
G431B_ESC_V1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00013abc  080001e0  080001e0  000101e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000014e8  08013ca0  08013ca0  00023ca0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08015188  08015188  00030200  2**0
                  CONTENTS
  4 .ARM          00000008  08015188  08015188  00025188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08015190  08015190  00030200  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08015190  08015190  00025190  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08015194  08015194  00025194  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000200  20000000  08015198  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004ff4  20000200  08015398  00030200  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200051f4  08015398  000351f4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00030200  2**0
                  CONTENTS, READONLY
 12 .debug_info   000279c7  00000000  00000000  00030230  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000056a1  00000000  00000000  00057bf7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001f48  00000000  00000000  0005d298  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001cf8  00000000  00000000  0005f1e0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00026672  00000000  00000000  00060ed8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00027941  00000000  00000000  0008754a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000e78c9  00000000  00000000  000aee8b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  00196754  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00009c78  00000000  00000000  001967a4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	; (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	; (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	; (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	20000200 	.word	0x20000200
 80001fc:	00000000 	.word	0x00000000
 8000200:	08013c84 	.word	0x08013c84

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	; (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	; (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	; (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	20000204 	.word	0x20000204
 800021c:	08013c84 	.word	0x08013c84

08000220 <strlen>:
 8000220:	4603      	mov	r3, r0
 8000222:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000226:	2a00      	cmp	r2, #0
 8000228:	d1fb      	bne.n	8000222 <strlen+0x2>
 800022a:	1a18      	subs	r0, r3, r0
 800022c:	3801      	subs	r0, #1
 800022e:	4770      	bx	lr

08000230 <memchr>:
 8000230:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000234:	2a10      	cmp	r2, #16
 8000236:	db2b      	blt.n	8000290 <memchr+0x60>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	d008      	beq.n	8000250 <memchr+0x20>
 800023e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000242:	3a01      	subs	r2, #1
 8000244:	428b      	cmp	r3, r1
 8000246:	d02d      	beq.n	80002a4 <memchr+0x74>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	b342      	cbz	r2, 80002a0 <memchr+0x70>
 800024e:	d1f6      	bne.n	800023e <memchr+0xe>
 8000250:	b4f0      	push	{r4, r5, r6, r7}
 8000252:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000256:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800025a:	f022 0407 	bic.w	r4, r2, #7
 800025e:	f07f 0700 	mvns.w	r7, #0
 8000262:	2300      	movs	r3, #0
 8000264:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000268:	3c08      	subs	r4, #8
 800026a:	ea85 0501 	eor.w	r5, r5, r1
 800026e:	ea86 0601 	eor.w	r6, r6, r1
 8000272:	fa85 f547 	uadd8	r5, r5, r7
 8000276:	faa3 f587 	sel	r5, r3, r7
 800027a:	fa86 f647 	uadd8	r6, r6, r7
 800027e:	faa5 f687 	sel	r6, r5, r7
 8000282:	b98e      	cbnz	r6, 80002a8 <memchr+0x78>
 8000284:	d1ee      	bne.n	8000264 <memchr+0x34>
 8000286:	bcf0      	pop	{r4, r5, r6, r7}
 8000288:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800028c:	f002 0207 	and.w	r2, r2, #7
 8000290:	b132      	cbz	r2, 80002a0 <memchr+0x70>
 8000292:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000296:	3a01      	subs	r2, #1
 8000298:	ea83 0301 	eor.w	r3, r3, r1
 800029c:	b113      	cbz	r3, 80002a4 <memchr+0x74>
 800029e:	d1f8      	bne.n	8000292 <memchr+0x62>
 80002a0:	2000      	movs	r0, #0
 80002a2:	4770      	bx	lr
 80002a4:	3801      	subs	r0, #1
 80002a6:	4770      	bx	lr
 80002a8:	2d00      	cmp	r5, #0
 80002aa:	bf06      	itte	eq
 80002ac:	4635      	moveq	r5, r6
 80002ae:	3803      	subeq	r0, #3
 80002b0:	3807      	subne	r0, #7
 80002b2:	f015 0f01 	tst.w	r5, #1
 80002b6:	d107      	bne.n	80002c8 <memchr+0x98>
 80002b8:	3001      	adds	r0, #1
 80002ba:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002be:	bf02      	ittt	eq
 80002c0:	3001      	addeq	r0, #1
 80002c2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002c6:	3001      	addeq	r0, #1
 80002c8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ca:	3801      	subs	r0, #1
 80002cc:	4770      	bx	lr
 80002ce:	bf00      	nop

080002d0 <__aeabi_drsub>:
 80002d0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002d4:	e002      	b.n	80002dc <__adddf3>
 80002d6:	bf00      	nop

080002d8 <__aeabi_dsub>:
 80002d8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002dc <__adddf3>:
 80002dc:	b530      	push	{r4, r5, lr}
 80002de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002e6:	ea94 0f05 	teq	r4, r5
 80002ea:	bf08      	it	eq
 80002ec:	ea90 0f02 	teqeq	r0, r2
 80002f0:	bf1f      	itttt	ne
 80002f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000302:	f000 80e2 	beq.w	80004ca <__adddf3+0x1ee>
 8000306:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800030a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800030e:	bfb8      	it	lt
 8000310:	426d      	neglt	r5, r5
 8000312:	dd0c      	ble.n	800032e <__adddf3+0x52>
 8000314:	442c      	add	r4, r5
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	ea82 0000 	eor.w	r0, r2, r0
 8000322:	ea83 0101 	eor.w	r1, r3, r1
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	2d36      	cmp	r5, #54	; 0x36
 8000330:	bf88      	it	hi
 8000332:	bd30      	pophi	{r4, r5, pc}
 8000334:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000338:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800033c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000340:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000344:	d002      	beq.n	800034c <__adddf3+0x70>
 8000346:	4240      	negs	r0, r0
 8000348:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800034c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000350:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000354:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000358:	d002      	beq.n	8000360 <__adddf3+0x84>
 800035a:	4252      	negs	r2, r2
 800035c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000360:	ea94 0f05 	teq	r4, r5
 8000364:	f000 80a7 	beq.w	80004b6 <__adddf3+0x1da>
 8000368:	f1a4 0401 	sub.w	r4, r4, #1
 800036c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000370:	db0d      	blt.n	800038e <__adddf3+0xb2>
 8000372:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000376:	fa22 f205 	lsr.w	r2, r2, r5
 800037a:	1880      	adds	r0, r0, r2
 800037c:	f141 0100 	adc.w	r1, r1, #0
 8000380:	fa03 f20e 	lsl.w	r2, r3, lr
 8000384:	1880      	adds	r0, r0, r2
 8000386:	fa43 f305 	asr.w	r3, r3, r5
 800038a:	4159      	adcs	r1, r3
 800038c:	e00e      	b.n	80003ac <__adddf3+0xd0>
 800038e:	f1a5 0520 	sub.w	r5, r5, #32
 8000392:	f10e 0e20 	add.w	lr, lr, #32
 8000396:	2a01      	cmp	r2, #1
 8000398:	fa03 fc0e 	lsl.w	ip, r3, lr
 800039c:	bf28      	it	cs
 800039e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003a2:	fa43 f305 	asr.w	r3, r3, r5
 80003a6:	18c0      	adds	r0, r0, r3
 80003a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003ac:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003b0:	d507      	bpl.n	80003c2 <__adddf3+0xe6>
 80003b2:	f04f 0e00 	mov.w	lr, #0
 80003b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003be:	eb6e 0101 	sbc.w	r1, lr, r1
 80003c2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003c6:	d31b      	bcc.n	8000400 <__adddf3+0x124>
 80003c8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003cc:	d30c      	bcc.n	80003e8 <__adddf3+0x10c>
 80003ce:	0849      	lsrs	r1, r1, #1
 80003d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003d8:	f104 0401 	add.w	r4, r4, #1
 80003dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003e0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003e4:	f080 809a 	bcs.w	800051c <__adddf3+0x240>
 80003e8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ec:	bf08      	it	eq
 80003ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003f2:	f150 0000 	adcs.w	r0, r0, #0
 80003f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003fa:	ea41 0105 	orr.w	r1, r1, r5
 80003fe:	bd30      	pop	{r4, r5, pc}
 8000400:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000404:	4140      	adcs	r0, r0
 8000406:	eb41 0101 	adc.w	r1, r1, r1
 800040a:	3c01      	subs	r4, #1
 800040c:	bf28      	it	cs
 800040e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000412:	d2e9      	bcs.n	80003e8 <__adddf3+0x10c>
 8000414:	f091 0f00 	teq	r1, #0
 8000418:	bf04      	itt	eq
 800041a:	4601      	moveq	r1, r0
 800041c:	2000      	moveq	r0, #0
 800041e:	fab1 f381 	clz	r3, r1
 8000422:	bf08      	it	eq
 8000424:	3320      	addeq	r3, #32
 8000426:	f1a3 030b 	sub.w	r3, r3, #11
 800042a:	f1b3 0220 	subs.w	r2, r3, #32
 800042e:	da0c      	bge.n	800044a <__adddf3+0x16e>
 8000430:	320c      	adds	r2, #12
 8000432:	dd08      	ble.n	8000446 <__adddf3+0x16a>
 8000434:	f102 0c14 	add.w	ip, r2, #20
 8000438:	f1c2 020c 	rsb	r2, r2, #12
 800043c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000440:	fa21 f102 	lsr.w	r1, r1, r2
 8000444:	e00c      	b.n	8000460 <__adddf3+0x184>
 8000446:	f102 0214 	add.w	r2, r2, #20
 800044a:	bfd8      	it	le
 800044c:	f1c2 0c20 	rsble	ip, r2, #32
 8000450:	fa01 f102 	lsl.w	r1, r1, r2
 8000454:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000458:	bfdc      	itt	le
 800045a:	ea41 010c 	orrle.w	r1, r1, ip
 800045e:	4090      	lslle	r0, r2
 8000460:	1ae4      	subs	r4, r4, r3
 8000462:	bfa2      	ittt	ge
 8000464:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000468:	4329      	orrge	r1, r5
 800046a:	bd30      	popge	{r4, r5, pc}
 800046c:	ea6f 0404 	mvn.w	r4, r4
 8000470:	3c1f      	subs	r4, #31
 8000472:	da1c      	bge.n	80004ae <__adddf3+0x1d2>
 8000474:	340c      	adds	r4, #12
 8000476:	dc0e      	bgt.n	8000496 <__adddf3+0x1ba>
 8000478:	f104 0414 	add.w	r4, r4, #20
 800047c:	f1c4 0220 	rsb	r2, r4, #32
 8000480:	fa20 f004 	lsr.w	r0, r0, r4
 8000484:	fa01 f302 	lsl.w	r3, r1, r2
 8000488:	ea40 0003 	orr.w	r0, r0, r3
 800048c:	fa21 f304 	lsr.w	r3, r1, r4
 8000490:	ea45 0103 	orr.w	r1, r5, r3
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f1c4 040c 	rsb	r4, r4, #12
 800049a:	f1c4 0220 	rsb	r2, r4, #32
 800049e:	fa20 f002 	lsr.w	r0, r0, r2
 80004a2:	fa01 f304 	lsl.w	r3, r1, r4
 80004a6:	ea40 0003 	orr.w	r0, r0, r3
 80004aa:	4629      	mov	r1, r5
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	fa21 f004 	lsr.w	r0, r1, r4
 80004b2:	4629      	mov	r1, r5
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f094 0f00 	teq	r4, #0
 80004ba:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004be:	bf06      	itte	eq
 80004c0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004c4:	3401      	addeq	r4, #1
 80004c6:	3d01      	subne	r5, #1
 80004c8:	e74e      	b.n	8000368 <__adddf3+0x8c>
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf18      	it	ne
 80004d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004d4:	d029      	beq.n	800052a <__adddf3+0x24e>
 80004d6:	ea94 0f05 	teq	r4, r5
 80004da:	bf08      	it	eq
 80004dc:	ea90 0f02 	teqeq	r0, r2
 80004e0:	d005      	beq.n	80004ee <__adddf3+0x212>
 80004e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004e6:	bf04      	itt	eq
 80004e8:	4619      	moveq	r1, r3
 80004ea:	4610      	moveq	r0, r2
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	ea91 0f03 	teq	r1, r3
 80004f2:	bf1e      	ittt	ne
 80004f4:	2100      	movne	r1, #0
 80004f6:	2000      	movne	r0, #0
 80004f8:	bd30      	popne	{r4, r5, pc}
 80004fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004fe:	d105      	bne.n	800050c <__adddf3+0x230>
 8000500:	0040      	lsls	r0, r0, #1
 8000502:	4149      	adcs	r1, r1
 8000504:	bf28      	it	cs
 8000506:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800050a:	bd30      	pop	{r4, r5, pc}
 800050c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000510:	bf3c      	itt	cc
 8000512:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000516:	bd30      	popcc	{r4, r5, pc}
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800051c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000520:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000524:	f04f 0000 	mov.w	r0, #0
 8000528:	bd30      	pop	{r4, r5, pc}
 800052a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800052e:	bf1a      	itte	ne
 8000530:	4619      	movne	r1, r3
 8000532:	4610      	movne	r0, r2
 8000534:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000538:	bf1c      	itt	ne
 800053a:	460b      	movne	r3, r1
 800053c:	4602      	movne	r2, r0
 800053e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000542:	bf06      	itte	eq
 8000544:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000548:	ea91 0f03 	teqeq	r1, r3
 800054c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000550:	bd30      	pop	{r4, r5, pc}
 8000552:	bf00      	nop

08000554 <__aeabi_ui2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000568:	f04f 0500 	mov.w	r5, #0
 800056c:	f04f 0100 	mov.w	r1, #0
 8000570:	e750      	b.n	8000414 <__adddf3+0x138>
 8000572:	bf00      	nop

08000574 <__aeabi_i2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000588:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800058c:	bf48      	it	mi
 800058e:	4240      	negmi	r0, r0
 8000590:	f04f 0100 	mov.w	r1, #0
 8000594:	e73e      	b.n	8000414 <__adddf3+0x138>
 8000596:	bf00      	nop

08000598 <__aeabi_f2d>:
 8000598:	0042      	lsls	r2, r0, #1
 800059a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800059e:	ea4f 0131 	mov.w	r1, r1, rrx
 80005a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005a6:	bf1f      	itttt	ne
 80005a8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80005ac:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005b0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005b4:	4770      	bxne	lr
 80005b6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005ba:	bf08      	it	eq
 80005bc:	4770      	bxeq	lr
 80005be:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005c2:	bf04      	itt	eq
 80005c4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005c8:	4770      	bxeq	lr
 80005ca:	b530      	push	{r4, r5, lr}
 80005cc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005d0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005d4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005d8:	e71c      	b.n	8000414 <__adddf3+0x138>
 80005da:	bf00      	nop

080005dc <__aeabi_ul2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f04f 0500 	mov.w	r5, #0
 80005ea:	e00a      	b.n	8000602 <__aeabi_l2d+0x16>

080005ec <__aeabi_l2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005fa:	d502      	bpl.n	8000602 <__aeabi_l2d+0x16>
 80005fc:	4240      	negs	r0, r0
 80005fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000602:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000606:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800060a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800060e:	f43f aed8 	beq.w	80003c2 <__adddf3+0xe6>
 8000612:	f04f 0203 	mov.w	r2, #3
 8000616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800061a:	bf18      	it	ne
 800061c:	3203      	addne	r2, #3
 800061e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000622:	bf18      	it	ne
 8000624:	3203      	addne	r2, #3
 8000626:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800062a:	f1c2 0320 	rsb	r3, r2, #32
 800062e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000632:	fa20 f002 	lsr.w	r0, r0, r2
 8000636:	fa01 fe03 	lsl.w	lr, r1, r3
 800063a:	ea40 000e 	orr.w	r0, r0, lr
 800063e:	fa21 f102 	lsr.w	r1, r1, r2
 8000642:	4414      	add	r4, r2
 8000644:	e6bd      	b.n	80003c2 <__adddf3+0xe6>
 8000646:	bf00      	nop

08000648 <__aeabi_dmul>:
 8000648:	b570      	push	{r4, r5, r6, lr}
 800064a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800064e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000652:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000656:	bf1d      	ittte	ne
 8000658:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800065c:	ea94 0f0c 	teqne	r4, ip
 8000660:	ea95 0f0c 	teqne	r5, ip
 8000664:	f000 f8de 	bleq	8000824 <__aeabi_dmul+0x1dc>
 8000668:	442c      	add	r4, r5
 800066a:	ea81 0603 	eor.w	r6, r1, r3
 800066e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000672:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000676:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800067a:	bf18      	it	ne
 800067c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000680:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000684:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000688:	d038      	beq.n	80006fc <__aeabi_dmul+0xb4>
 800068a:	fba0 ce02 	umull	ip, lr, r0, r2
 800068e:	f04f 0500 	mov.w	r5, #0
 8000692:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000696:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800069a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800069e:	f04f 0600 	mov.w	r6, #0
 80006a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006a6:	f09c 0f00 	teq	ip, #0
 80006aa:	bf18      	it	ne
 80006ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80006b0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006b4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006b8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006bc:	d204      	bcs.n	80006c8 <__aeabi_dmul+0x80>
 80006be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006c2:	416d      	adcs	r5, r5
 80006c4:	eb46 0606 	adc.w	r6, r6, r6
 80006c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006dc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006e0:	bf88      	it	hi
 80006e2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006e6:	d81e      	bhi.n	8000726 <__aeabi_dmul+0xde>
 80006e8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ec:	bf08      	it	eq
 80006ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006f2:	f150 0000 	adcs.w	r0, r0, #0
 80006f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000700:	ea46 0101 	orr.w	r1, r6, r1
 8000704:	ea40 0002 	orr.w	r0, r0, r2
 8000708:	ea81 0103 	eor.w	r1, r1, r3
 800070c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000710:	bfc2      	ittt	gt
 8000712:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000716:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800071a:	bd70      	popgt	{r4, r5, r6, pc}
 800071c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000720:	f04f 0e00 	mov.w	lr, #0
 8000724:	3c01      	subs	r4, #1
 8000726:	f300 80ab 	bgt.w	8000880 <__aeabi_dmul+0x238>
 800072a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800072e:	bfde      	ittt	le
 8000730:	2000      	movle	r0, #0
 8000732:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000736:	bd70      	pople	{r4, r5, r6, pc}
 8000738:	f1c4 0400 	rsb	r4, r4, #0
 800073c:	3c20      	subs	r4, #32
 800073e:	da35      	bge.n	80007ac <__aeabi_dmul+0x164>
 8000740:	340c      	adds	r4, #12
 8000742:	dc1b      	bgt.n	800077c <__aeabi_dmul+0x134>
 8000744:	f104 0414 	add.w	r4, r4, #20
 8000748:	f1c4 0520 	rsb	r5, r4, #32
 800074c:	fa00 f305 	lsl.w	r3, r0, r5
 8000750:	fa20 f004 	lsr.w	r0, r0, r4
 8000754:	fa01 f205 	lsl.w	r2, r1, r5
 8000758:	ea40 0002 	orr.w	r0, r0, r2
 800075c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000760:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000764:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000768:	fa21 f604 	lsr.w	r6, r1, r4
 800076c:	eb42 0106 	adc.w	r1, r2, r6
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 040c 	rsb	r4, r4, #12
 8000780:	f1c4 0520 	rsb	r5, r4, #32
 8000784:	fa00 f304 	lsl.w	r3, r0, r4
 8000788:	fa20 f005 	lsr.w	r0, r0, r5
 800078c:	fa01 f204 	lsl.w	r2, r1, r4
 8000790:	ea40 0002 	orr.w	r0, r0, r2
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000798:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800079c:	f141 0100 	adc.w	r1, r1, #0
 80007a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007a4:	bf08      	it	eq
 80007a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007aa:	bd70      	pop	{r4, r5, r6, pc}
 80007ac:	f1c4 0520 	rsb	r5, r4, #32
 80007b0:	fa00 f205 	lsl.w	r2, r0, r5
 80007b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007b8:	fa20 f304 	lsr.w	r3, r0, r4
 80007bc:	fa01 f205 	lsl.w	r2, r1, r5
 80007c0:	ea43 0302 	orr.w	r3, r3, r2
 80007c4:	fa21 f004 	lsr.w	r0, r1, r4
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007cc:	fa21 f204 	lsr.w	r2, r1, r4
 80007d0:	ea20 0002 	bic.w	r0, r0, r2
 80007d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007dc:	bf08      	it	eq
 80007de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007e2:	bd70      	pop	{r4, r5, r6, pc}
 80007e4:	f094 0f00 	teq	r4, #0
 80007e8:	d10f      	bne.n	800080a <__aeabi_dmul+0x1c2>
 80007ea:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ee:	0040      	lsls	r0, r0, #1
 80007f0:	eb41 0101 	adc.w	r1, r1, r1
 80007f4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3c01      	subeq	r4, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1a6>
 80007fe:	ea41 0106 	orr.w	r1, r1, r6
 8000802:	f095 0f00 	teq	r5, #0
 8000806:	bf18      	it	ne
 8000808:	4770      	bxne	lr
 800080a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800080e:	0052      	lsls	r2, r2, #1
 8000810:	eb43 0303 	adc.w	r3, r3, r3
 8000814:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000818:	bf08      	it	eq
 800081a:	3d01      	subeq	r5, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1c6>
 800081e:	ea43 0306 	orr.w	r3, r3, r6
 8000822:	4770      	bx	lr
 8000824:	ea94 0f0c 	teq	r4, ip
 8000828:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800082c:	bf18      	it	ne
 800082e:	ea95 0f0c 	teqne	r5, ip
 8000832:	d00c      	beq.n	800084e <__aeabi_dmul+0x206>
 8000834:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000838:	bf18      	it	ne
 800083a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083e:	d1d1      	bne.n	80007e4 <__aeabi_dmul+0x19c>
 8000840:	ea81 0103 	eor.w	r1, r1, r3
 8000844:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000848:	f04f 0000 	mov.w	r0, #0
 800084c:	bd70      	pop	{r4, r5, r6, pc}
 800084e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000852:	bf06      	itte	eq
 8000854:	4610      	moveq	r0, r2
 8000856:	4619      	moveq	r1, r3
 8000858:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085c:	d019      	beq.n	8000892 <__aeabi_dmul+0x24a>
 800085e:	ea94 0f0c 	teq	r4, ip
 8000862:	d102      	bne.n	800086a <__aeabi_dmul+0x222>
 8000864:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000868:	d113      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800086a:	ea95 0f0c 	teq	r5, ip
 800086e:	d105      	bne.n	800087c <__aeabi_dmul+0x234>
 8000870:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000874:	bf1c      	itt	ne
 8000876:	4610      	movne	r0, r2
 8000878:	4619      	movne	r1, r3
 800087a:	d10a      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800087c:	ea81 0103 	eor.w	r1, r1, r3
 8000880:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000884:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000888:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800088c:	f04f 0000 	mov.w	r0, #0
 8000890:	bd70      	pop	{r4, r5, r6, pc}
 8000892:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000896:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800089a:	bd70      	pop	{r4, r5, r6, pc}

0800089c <__aeabi_ddiv>:
 800089c:	b570      	push	{r4, r5, r6, lr}
 800089e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80008a2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80008a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008aa:	bf1d      	ittte	ne
 80008ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008b0:	ea94 0f0c 	teqne	r4, ip
 80008b4:	ea95 0f0c 	teqne	r5, ip
 80008b8:	f000 f8a7 	bleq	8000a0a <__aeabi_ddiv+0x16e>
 80008bc:	eba4 0405 	sub.w	r4, r4, r5
 80008c0:	ea81 0e03 	eor.w	lr, r1, r3
 80008c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008cc:	f000 8088 	beq.w	80009e0 <__aeabi_ddiv+0x144>
 80008d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008d4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008f0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008f4:	429d      	cmp	r5, r3
 80008f6:	bf08      	it	eq
 80008f8:	4296      	cmpeq	r6, r2
 80008fa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008fe:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000902:	d202      	bcs.n	800090a <__aeabi_ddiv+0x6e>
 8000904:	085b      	lsrs	r3, r3, #1
 8000906:	ea4f 0232 	mov.w	r2, r2, rrx
 800090a:	1ab6      	subs	r6, r6, r2
 800090c:	eb65 0503 	sbc.w	r5, r5, r3
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800091a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000960:	085b      	lsrs	r3, r3, #1
 8000962:	ea4f 0232 	mov.w	r2, r2, rrx
 8000966:	ebb6 0e02 	subs.w	lr, r6, r2
 800096a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800096e:	bf22      	ittt	cs
 8000970:	1ab6      	subcs	r6, r6, r2
 8000972:	4675      	movcs	r5, lr
 8000974:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000978:	ea55 0e06 	orrs.w	lr, r5, r6
 800097c:	d018      	beq.n	80009b0 <__aeabi_ddiv+0x114>
 800097e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000982:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000986:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800098a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800098e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000992:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000996:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800099a:	d1c0      	bne.n	800091e <__aeabi_ddiv+0x82>
 800099c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a0:	d10b      	bne.n	80009ba <__aeabi_ddiv+0x11e>
 80009a2:	ea41 0100 	orr.w	r1, r1, r0
 80009a6:	f04f 0000 	mov.w	r0, #0
 80009aa:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80009ae:	e7b6      	b.n	800091e <__aeabi_ddiv+0x82>
 80009b0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009b4:	bf04      	itt	eq
 80009b6:	4301      	orreq	r1, r0
 80009b8:	2000      	moveq	r0, #0
 80009ba:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009be:	bf88      	it	hi
 80009c0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009c4:	f63f aeaf 	bhi.w	8000726 <__aeabi_dmul+0xde>
 80009c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009cc:	bf04      	itt	eq
 80009ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009d6:	f150 0000 	adcs.w	r0, r0, #0
 80009da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009de:	bd70      	pop	{r4, r5, r6, pc}
 80009e0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ec:	bfc2      	ittt	gt
 80009ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009f6:	bd70      	popgt	{r4, r5, r6, pc}
 80009f8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009fc:	f04f 0e00 	mov.w	lr, #0
 8000a00:	3c01      	subs	r4, #1
 8000a02:	e690      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a04:	ea45 0e06 	orr.w	lr, r5, r6
 8000a08:	e68d      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a0a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a0e:	ea94 0f0c 	teq	r4, ip
 8000a12:	bf08      	it	eq
 8000a14:	ea95 0f0c 	teqeq	r5, ip
 8000a18:	f43f af3b 	beq.w	8000892 <__aeabi_dmul+0x24a>
 8000a1c:	ea94 0f0c 	teq	r4, ip
 8000a20:	d10a      	bne.n	8000a38 <__aeabi_ddiv+0x19c>
 8000a22:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a26:	f47f af34 	bne.w	8000892 <__aeabi_dmul+0x24a>
 8000a2a:	ea95 0f0c 	teq	r5, ip
 8000a2e:	f47f af25 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a32:	4610      	mov	r0, r2
 8000a34:	4619      	mov	r1, r3
 8000a36:	e72c      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a38:	ea95 0f0c 	teq	r5, ip
 8000a3c:	d106      	bne.n	8000a4c <__aeabi_ddiv+0x1b0>
 8000a3e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a42:	f43f aefd 	beq.w	8000840 <__aeabi_dmul+0x1f8>
 8000a46:	4610      	mov	r0, r2
 8000a48:	4619      	mov	r1, r3
 8000a4a:	e722      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a4c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a56:	f47f aec5 	bne.w	80007e4 <__aeabi_dmul+0x19c>
 8000a5a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a5e:	f47f af0d 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a62:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a66:	f47f aeeb 	bne.w	8000840 <__aeabi_dmul+0x1f8>
 8000a6a:	e712      	b.n	8000892 <__aeabi_dmul+0x24a>

08000a6c <__gedf2>:
 8000a6c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a70:	e006      	b.n	8000a80 <__cmpdf2+0x4>
 8000a72:	bf00      	nop

08000a74 <__ledf2>:
 8000a74:	f04f 0c01 	mov.w	ip, #1
 8000a78:	e002      	b.n	8000a80 <__cmpdf2+0x4>
 8000a7a:	bf00      	nop

08000a7c <__cmpdf2>:
 8000a7c:	f04f 0c01 	mov.w	ip, #1
 8000a80:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a90:	bf18      	it	ne
 8000a92:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a96:	d01b      	beq.n	8000ad0 <__cmpdf2+0x54>
 8000a98:	b001      	add	sp, #4
 8000a9a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a9e:	bf0c      	ite	eq
 8000aa0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000aa4:	ea91 0f03 	teqne	r1, r3
 8000aa8:	bf02      	ittt	eq
 8000aaa:	ea90 0f02 	teqeq	r0, r2
 8000aae:	2000      	moveq	r0, #0
 8000ab0:	4770      	bxeq	lr
 8000ab2:	f110 0f00 	cmn.w	r0, #0
 8000ab6:	ea91 0f03 	teq	r1, r3
 8000aba:	bf58      	it	pl
 8000abc:	4299      	cmppl	r1, r3
 8000abe:	bf08      	it	eq
 8000ac0:	4290      	cmpeq	r0, r2
 8000ac2:	bf2c      	ite	cs
 8000ac4:	17d8      	asrcs	r0, r3, #31
 8000ac6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aca:	f040 0001 	orr.w	r0, r0, #1
 8000ace:	4770      	bx	lr
 8000ad0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d102      	bne.n	8000ae0 <__cmpdf2+0x64>
 8000ada:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ade:	d107      	bne.n	8000af0 <__cmpdf2+0x74>
 8000ae0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d1d6      	bne.n	8000a98 <__cmpdf2+0x1c>
 8000aea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aee:	d0d3      	beq.n	8000a98 <__cmpdf2+0x1c>
 8000af0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdrcmple>:
 8000af8:	4684      	mov	ip, r0
 8000afa:	4610      	mov	r0, r2
 8000afc:	4662      	mov	r2, ip
 8000afe:	468c      	mov	ip, r1
 8000b00:	4619      	mov	r1, r3
 8000b02:	4663      	mov	r3, ip
 8000b04:	e000      	b.n	8000b08 <__aeabi_cdcmpeq>
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdcmpeq>:
 8000b08:	b501      	push	{r0, lr}
 8000b0a:	f7ff ffb7 	bl	8000a7c <__cmpdf2>
 8000b0e:	2800      	cmp	r0, #0
 8000b10:	bf48      	it	mi
 8000b12:	f110 0f00 	cmnmi.w	r0, #0
 8000b16:	bd01      	pop	{r0, pc}

08000b18 <__aeabi_dcmpeq>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff fff4 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b20:	bf0c      	ite	eq
 8000b22:	2001      	moveq	r0, #1
 8000b24:	2000      	movne	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmplt>:
 8000b2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b30:	f7ff ffea 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b34:	bf34      	ite	cc
 8000b36:	2001      	movcc	r0, #1
 8000b38:	2000      	movcs	r0, #0
 8000b3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3e:	bf00      	nop

08000b40 <__aeabi_dcmple>:
 8000b40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b44:	f7ff ffe0 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b48:	bf94      	ite	ls
 8000b4a:	2001      	movls	r0, #1
 8000b4c:	2000      	movhi	r0, #0
 8000b4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b52:	bf00      	nop

08000b54 <__aeabi_dcmpge>:
 8000b54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b58:	f7ff ffce 	bl	8000af8 <__aeabi_cdrcmple>
 8000b5c:	bf94      	ite	ls
 8000b5e:	2001      	movls	r0, #1
 8000b60:	2000      	movhi	r0, #0
 8000b62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b66:	bf00      	nop

08000b68 <__aeabi_dcmpgt>:
 8000b68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b6c:	f7ff ffc4 	bl	8000af8 <__aeabi_cdrcmple>
 8000b70:	bf34      	ite	cc
 8000b72:	2001      	movcc	r0, #1
 8000b74:	2000      	movcs	r0, #0
 8000b76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b7a:	bf00      	nop

08000b7c <__aeabi_dcmpun>:
 8000b7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x10>
 8000b86:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b8a:	d10a      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d102      	bne.n	8000b9c <__aeabi_dcmpun+0x20>
 8000b96:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b9a:	d102      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b9c:	f04f 0000 	mov.w	r0, #0
 8000ba0:	4770      	bx	lr
 8000ba2:	f04f 0001 	mov.w	r0, #1
 8000ba6:	4770      	bx	lr

08000ba8 <__aeabi_d2iz>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb0:	d215      	bcs.n	8000bde <__aeabi_d2iz+0x36>
 8000bb2:	d511      	bpl.n	8000bd8 <__aeabi_d2iz+0x30>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d912      	bls.n	8000be4 <__aeabi_d2iz+0x3c>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bce:	fa23 f002 	lsr.w	r0, r3, r2
 8000bd2:	bf18      	it	ne
 8000bd4:	4240      	negne	r0, r0
 8000bd6:	4770      	bx	lr
 8000bd8:	f04f 0000 	mov.w	r0, #0
 8000bdc:	4770      	bx	lr
 8000bde:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000be2:	d105      	bne.n	8000bf0 <__aeabi_d2iz+0x48>
 8000be4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000be8:	bf08      	it	eq
 8000bea:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop

08000bf8 <__aeabi_d2uiz>:
 8000bf8:	004a      	lsls	r2, r1, #1
 8000bfa:	d211      	bcs.n	8000c20 <__aeabi_d2uiz+0x28>
 8000bfc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000c00:	d211      	bcs.n	8000c26 <__aeabi_d2uiz+0x2e>
 8000c02:	d50d      	bpl.n	8000c20 <__aeabi_d2uiz+0x28>
 8000c04:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000c08:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000c0c:	d40e      	bmi.n	8000c2c <__aeabi_d2uiz+0x34>
 8000c0e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c12:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000c16:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c1a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c1e:	4770      	bx	lr
 8000c20:	f04f 0000 	mov.w	r0, #0
 8000c24:	4770      	bx	lr
 8000c26:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c2a:	d102      	bne.n	8000c32 <__aeabi_d2uiz+0x3a>
 8000c2c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c30:	4770      	bx	lr
 8000c32:	f04f 0000 	mov.w	r0, #0
 8000c36:	4770      	bx	lr

08000c38 <__aeabi_d2f>:
 8000c38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c3c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c40:	bf24      	itt	cs
 8000c42:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c46:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c4a:	d90d      	bls.n	8000c68 <__aeabi_d2f+0x30>
 8000c4c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c50:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c54:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c58:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c5c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c60:	bf08      	it	eq
 8000c62:	f020 0001 	biceq.w	r0, r0, #1
 8000c66:	4770      	bx	lr
 8000c68:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c6c:	d121      	bne.n	8000cb2 <__aeabi_d2f+0x7a>
 8000c6e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c72:	bfbc      	itt	lt
 8000c74:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c78:	4770      	bxlt	lr
 8000c7a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c7e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c82:	f1c2 0218 	rsb	r2, r2, #24
 8000c86:	f1c2 0c20 	rsb	ip, r2, #32
 8000c8a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c8e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c92:	bf18      	it	ne
 8000c94:	f040 0001 	orrne.w	r0, r0, #1
 8000c98:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c9c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000ca0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000ca4:	ea40 000c 	orr.w	r0, r0, ip
 8000ca8:	fa23 f302 	lsr.w	r3, r3, r2
 8000cac:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000cb0:	e7cc      	b.n	8000c4c <__aeabi_d2f+0x14>
 8000cb2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000cb6:	d107      	bne.n	8000cc8 <__aeabi_d2f+0x90>
 8000cb8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000cbc:	bf1e      	ittt	ne
 8000cbe:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000cc2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000cc6:	4770      	bxne	lr
 8000cc8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000ccc:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000cd0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cd4:	4770      	bx	lr
 8000cd6:	bf00      	nop

08000cd8 <__aeabi_uldivmod>:
 8000cd8:	b953      	cbnz	r3, 8000cf0 <__aeabi_uldivmod+0x18>
 8000cda:	b94a      	cbnz	r2, 8000cf0 <__aeabi_uldivmod+0x18>
 8000cdc:	2900      	cmp	r1, #0
 8000cde:	bf08      	it	eq
 8000ce0:	2800      	cmpeq	r0, #0
 8000ce2:	bf1c      	itt	ne
 8000ce4:	f04f 31ff 	movne.w	r1, #4294967295
 8000ce8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cec:	f000 b9aa 	b.w	8001044 <__aeabi_idiv0>
 8000cf0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cf4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cf8:	f000 f83c 	bl	8000d74 <__udivmoddi4>
 8000cfc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d00:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d04:	b004      	add	sp, #16
 8000d06:	4770      	bx	lr

08000d08 <__aeabi_d2lz>:
 8000d08:	b538      	push	{r3, r4, r5, lr}
 8000d0a:	2200      	movs	r2, #0
 8000d0c:	2300      	movs	r3, #0
 8000d0e:	4604      	mov	r4, r0
 8000d10:	460d      	mov	r5, r1
 8000d12:	f7ff ff0b 	bl	8000b2c <__aeabi_dcmplt>
 8000d16:	b928      	cbnz	r0, 8000d24 <__aeabi_d2lz+0x1c>
 8000d18:	4620      	mov	r0, r4
 8000d1a:	4629      	mov	r1, r5
 8000d1c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000d20:	f000 b80a 	b.w	8000d38 <__aeabi_d2ulz>
 8000d24:	4620      	mov	r0, r4
 8000d26:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000d2a:	f000 f805 	bl	8000d38 <__aeabi_d2ulz>
 8000d2e:	4240      	negs	r0, r0
 8000d30:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d34:	bd38      	pop	{r3, r4, r5, pc}
 8000d36:	bf00      	nop

08000d38 <__aeabi_d2ulz>:
 8000d38:	b5d0      	push	{r4, r6, r7, lr}
 8000d3a:	4b0c      	ldr	r3, [pc, #48]	; (8000d6c <__aeabi_d2ulz+0x34>)
 8000d3c:	2200      	movs	r2, #0
 8000d3e:	4606      	mov	r6, r0
 8000d40:	460f      	mov	r7, r1
 8000d42:	f7ff fc81 	bl	8000648 <__aeabi_dmul>
 8000d46:	f7ff ff57 	bl	8000bf8 <__aeabi_d2uiz>
 8000d4a:	4604      	mov	r4, r0
 8000d4c:	f7ff fc02 	bl	8000554 <__aeabi_ui2d>
 8000d50:	4b07      	ldr	r3, [pc, #28]	; (8000d70 <__aeabi_d2ulz+0x38>)
 8000d52:	2200      	movs	r2, #0
 8000d54:	f7ff fc78 	bl	8000648 <__aeabi_dmul>
 8000d58:	4602      	mov	r2, r0
 8000d5a:	460b      	mov	r3, r1
 8000d5c:	4630      	mov	r0, r6
 8000d5e:	4639      	mov	r1, r7
 8000d60:	f7ff faba 	bl	80002d8 <__aeabi_dsub>
 8000d64:	f7ff ff48 	bl	8000bf8 <__aeabi_d2uiz>
 8000d68:	4621      	mov	r1, r4
 8000d6a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d6c:	3df00000 	.word	0x3df00000
 8000d70:	41f00000 	.word	0x41f00000

08000d74 <__udivmoddi4>:
 8000d74:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d78:	9d08      	ldr	r5, [sp, #32]
 8000d7a:	4604      	mov	r4, r0
 8000d7c:	468e      	mov	lr, r1
 8000d7e:	2b00      	cmp	r3, #0
 8000d80:	d14d      	bne.n	8000e1e <__udivmoddi4+0xaa>
 8000d82:	428a      	cmp	r2, r1
 8000d84:	4694      	mov	ip, r2
 8000d86:	d969      	bls.n	8000e5c <__udivmoddi4+0xe8>
 8000d88:	fab2 f282 	clz	r2, r2
 8000d8c:	b152      	cbz	r2, 8000da4 <__udivmoddi4+0x30>
 8000d8e:	fa01 f302 	lsl.w	r3, r1, r2
 8000d92:	f1c2 0120 	rsb	r1, r2, #32
 8000d96:	fa20 f101 	lsr.w	r1, r0, r1
 8000d9a:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d9e:	ea41 0e03 	orr.w	lr, r1, r3
 8000da2:	4094      	lsls	r4, r2
 8000da4:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000da8:	0c21      	lsrs	r1, r4, #16
 8000daa:	fbbe f6f8 	udiv	r6, lr, r8
 8000dae:	fa1f f78c 	uxth.w	r7, ip
 8000db2:	fb08 e316 	mls	r3, r8, r6, lr
 8000db6:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000dba:	fb06 f107 	mul.w	r1, r6, r7
 8000dbe:	4299      	cmp	r1, r3
 8000dc0:	d90a      	bls.n	8000dd8 <__udivmoddi4+0x64>
 8000dc2:	eb1c 0303 	adds.w	r3, ip, r3
 8000dc6:	f106 30ff 	add.w	r0, r6, #4294967295
 8000dca:	f080 811f 	bcs.w	800100c <__udivmoddi4+0x298>
 8000dce:	4299      	cmp	r1, r3
 8000dd0:	f240 811c 	bls.w	800100c <__udivmoddi4+0x298>
 8000dd4:	3e02      	subs	r6, #2
 8000dd6:	4463      	add	r3, ip
 8000dd8:	1a5b      	subs	r3, r3, r1
 8000dda:	b2a4      	uxth	r4, r4
 8000ddc:	fbb3 f0f8 	udiv	r0, r3, r8
 8000de0:	fb08 3310 	mls	r3, r8, r0, r3
 8000de4:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000de8:	fb00 f707 	mul.w	r7, r0, r7
 8000dec:	42a7      	cmp	r7, r4
 8000dee:	d90a      	bls.n	8000e06 <__udivmoddi4+0x92>
 8000df0:	eb1c 0404 	adds.w	r4, ip, r4
 8000df4:	f100 33ff 	add.w	r3, r0, #4294967295
 8000df8:	f080 810a 	bcs.w	8001010 <__udivmoddi4+0x29c>
 8000dfc:	42a7      	cmp	r7, r4
 8000dfe:	f240 8107 	bls.w	8001010 <__udivmoddi4+0x29c>
 8000e02:	4464      	add	r4, ip
 8000e04:	3802      	subs	r0, #2
 8000e06:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000e0a:	1be4      	subs	r4, r4, r7
 8000e0c:	2600      	movs	r6, #0
 8000e0e:	b11d      	cbz	r5, 8000e18 <__udivmoddi4+0xa4>
 8000e10:	40d4      	lsrs	r4, r2
 8000e12:	2300      	movs	r3, #0
 8000e14:	e9c5 4300 	strd	r4, r3, [r5]
 8000e18:	4631      	mov	r1, r6
 8000e1a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e1e:	428b      	cmp	r3, r1
 8000e20:	d909      	bls.n	8000e36 <__udivmoddi4+0xc2>
 8000e22:	2d00      	cmp	r5, #0
 8000e24:	f000 80ef 	beq.w	8001006 <__udivmoddi4+0x292>
 8000e28:	2600      	movs	r6, #0
 8000e2a:	e9c5 0100 	strd	r0, r1, [r5]
 8000e2e:	4630      	mov	r0, r6
 8000e30:	4631      	mov	r1, r6
 8000e32:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e36:	fab3 f683 	clz	r6, r3
 8000e3a:	2e00      	cmp	r6, #0
 8000e3c:	d14a      	bne.n	8000ed4 <__udivmoddi4+0x160>
 8000e3e:	428b      	cmp	r3, r1
 8000e40:	d302      	bcc.n	8000e48 <__udivmoddi4+0xd4>
 8000e42:	4282      	cmp	r2, r0
 8000e44:	f200 80f9 	bhi.w	800103a <__udivmoddi4+0x2c6>
 8000e48:	1a84      	subs	r4, r0, r2
 8000e4a:	eb61 0303 	sbc.w	r3, r1, r3
 8000e4e:	2001      	movs	r0, #1
 8000e50:	469e      	mov	lr, r3
 8000e52:	2d00      	cmp	r5, #0
 8000e54:	d0e0      	beq.n	8000e18 <__udivmoddi4+0xa4>
 8000e56:	e9c5 4e00 	strd	r4, lr, [r5]
 8000e5a:	e7dd      	b.n	8000e18 <__udivmoddi4+0xa4>
 8000e5c:	b902      	cbnz	r2, 8000e60 <__udivmoddi4+0xec>
 8000e5e:	deff      	udf	#255	; 0xff
 8000e60:	fab2 f282 	clz	r2, r2
 8000e64:	2a00      	cmp	r2, #0
 8000e66:	f040 8092 	bne.w	8000f8e <__udivmoddi4+0x21a>
 8000e6a:	eba1 010c 	sub.w	r1, r1, ip
 8000e6e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e72:	fa1f fe8c 	uxth.w	lr, ip
 8000e76:	2601      	movs	r6, #1
 8000e78:	0c20      	lsrs	r0, r4, #16
 8000e7a:	fbb1 f3f7 	udiv	r3, r1, r7
 8000e7e:	fb07 1113 	mls	r1, r7, r3, r1
 8000e82:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e86:	fb0e f003 	mul.w	r0, lr, r3
 8000e8a:	4288      	cmp	r0, r1
 8000e8c:	d908      	bls.n	8000ea0 <__udivmoddi4+0x12c>
 8000e8e:	eb1c 0101 	adds.w	r1, ip, r1
 8000e92:	f103 38ff 	add.w	r8, r3, #4294967295
 8000e96:	d202      	bcs.n	8000e9e <__udivmoddi4+0x12a>
 8000e98:	4288      	cmp	r0, r1
 8000e9a:	f200 80cb 	bhi.w	8001034 <__udivmoddi4+0x2c0>
 8000e9e:	4643      	mov	r3, r8
 8000ea0:	1a09      	subs	r1, r1, r0
 8000ea2:	b2a4      	uxth	r4, r4
 8000ea4:	fbb1 f0f7 	udiv	r0, r1, r7
 8000ea8:	fb07 1110 	mls	r1, r7, r0, r1
 8000eac:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000eb0:	fb0e fe00 	mul.w	lr, lr, r0
 8000eb4:	45a6      	cmp	lr, r4
 8000eb6:	d908      	bls.n	8000eca <__udivmoddi4+0x156>
 8000eb8:	eb1c 0404 	adds.w	r4, ip, r4
 8000ebc:	f100 31ff 	add.w	r1, r0, #4294967295
 8000ec0:	d202      	bcs.n	8000ec8 <__udivmoddi4+0x154>
 8000ec2:	45a6      	cmp	lr, r4
 8000ec4:	f200 80bb 	bhi.w	800103e <__udivmoddi4+0x2ca>
 8000ec8:	4608      	mov	r0, r1
 8000eca:	eba4 040e 	sub.w	r4, r4, lr
 8000ece:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000ed2:	e79c      	b.n	8000e0e <__udivmoddi4+0x9a>
 8000ed4:	f1c6 0720 	rsb	r7, r6, #32
 8000ed8:	40b3      	lsls	r3, r6
 8000eda:	fa22 fc07 	lsr.w	ip, r2, r7
 8000ede:	ea4c 0c03 	orr.w	ip, ip, r3
 8000ee2:	fa20 f407 	lsr.w	r4, r0, r7
 8000ee6:	fa01 f306 	lsl.w	r3, r1, r6
 8000eea:	431c      	orrs	r4, r3
 8000eec:	40f9      	lsrs	r1, r7
 8000eee:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000ef2:	fa00 f306 	lsl.w	r3, r0, r6
 8000ef6:	fbb1 f8f9 	udiv	r8, r1, r9
 8000efa:	0c20      	lsrs	r0, r4, #16
 8000efc:	fa1f fe8c 	uxth.w	lr, ip
 8000f00:	fb09 1118 	mls	r1, r9, r8, r1
 8000f04:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000f08:	fb08 f00e 	mul.w	r0, r8, lr
 8000f0c:	4288      	cmp	r0, r1
 8000f0e:	fa02 f206 	lsl.w	r2, r2, r6
 8000f12:	d90b      	bls.n	8000f2c <__udivmoddi4+0x1b8>
 8000f14:	eb1c 0101 	adds.w	r1, ip, r1
 8000f18:	f108 3aff 	add.w	sl, r8, #4294967295
 8000f1c:	f080 8088 	bcs.w	8001030 <__udivmoddi4+0x2bc>
 8000f20:	4288      	cmp	r0, r1
 8000f22:	f240 8085 	bls.w	8001030 <__udivmoddi4+0x2bc>
 8000f26:	f1a8 0802 	sub.w	r8, r8, #2
 8000f2a:	4461      	add	r1, ip
 8000f2c:	1a09      	subs	r1, r1, r0
 8000f2e:	b2a4      	uxth	r4, r4
 8000f30:	fbb1 f0f9 	udiv	r0, r1, r9
 8000f34:	fb09 1110 	mls	r1, r9, r0, r1
 8000f38:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000f3c:	fb00 fe0e 	mul.w	lr, r0, lr
 8000f40:	458e      	cmp	lr, r1
 8000f42:	d908      	bls.n	8000f56 <__udivmoddi4+0x1e2>
 8000f44:	eb1c 0101 	adds.w	r1, ip, r1
 8000f48:	f100 34ff 	add.w	r4, r0, #4294967295
 8000f4c:	d26c      	bcs.n	8001028 <__udivmoddi4+0x2b4>
 8000f4e:	458e      	cmp	lr, r1
 8000f50:	d96a      	bls.n	8001028 <__udivmoddi4+0x2b4>
 8000f52:	3802      	subs	r0, #2
 8000f54:	4461      	add	r1, ip
 8000f56:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000f5a:	fba0 9402 	umull	r9, r4, r0, r2
 8000f5e:	eba1 010e 	sub.w	r1, r1, lr
 8000f62:	42a1      	cmp	r1, r4
 8000f64:	46c8      	mov	r8, r9
 8000f66:	46a6      	mov	lr, r4
 8000f68:	d356      	bcc.n	8001018 <__udivmoddi4+0x2a4>
 8000f6a:	d053      	beq.n	8001014 <__udivmoddi4+0x2a0>
 8000f6c:	b15d      	cbz	r5, 8000f86 <__udivmoddi4+0x212>
 8000f6e:	ebb3 0208 	subs.w	r2, r3, r8
 8000f72:	eb61 010e 	sbc.w	r1, r1, lr
 8000f76:	fa01 f707 	lsl.w	r7, r1, r7
 8000f7a:	fa22 f306 	lsr.w	r3, r2, r6
 8000f7e:	40f1      	lsrs	r1, r6
 8000f80:	431f      	orrs	r7, r3
 8000f82:	e9c5 7100 	strd	r7, r1, [r5]
 8000f86:	2600      	movs	r6, #0
 8000f88:	4631      	mov	r1, r6
 8000f8a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f8e:	f1c2 0320 	rsb	r3, r2, #32
 8000f92:	40d8      	lsrs	r0, r3
 8000f94:	fa0c fc02 	lsl.w	ip, ip, r2
 8000f98:	fa21 f303 	lsr.w	r3, r1, r3
 8000f9c:	4091      	lsls	r1, r2
 8000f9e:	4301      	orrs	r1, r0
 8000fa0:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000fa4:	fa1f fe8c 	uxth.w	lr, ip
 8000fa8:	fbb3 f0f7 	udiv	r0, r3, r7
 8000fac:	fb07 3610 	mls	r6, r7, r0, r3
 8000fb0:	0c0b      	lsrs	r3, r1, #16
 8000fb2:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000fb6:	fb00 f60e 	mul.w	r6, r0, lr
 8000fba:	429e      	cmp	r6, r3
 8000fbc:	fa04 f402 	lsl.w	r4, r4, r2
 8000fc0:	d908      	bls.n	8000fd4 <__udivmoddi4+0x260>
 8000fc2:	eb1c 0303 	adds.w	r3, ip, r3
 8000fc6:	f100 38ff 	add.w	r8, r0, #4294967295
 8000fca:	d22f      	bcs.n	800102c <__udivmoddi4+0x2b8>
 8000fcc:	429e      	cmp	r6, r3
 8000fce:	d92d      	bls.n	800102c <__udivmoddi4+0x2b8>
 8000fd0:	3802      	subs	r0, #2
 8000fd2:	4463      	add	r3, ip
 8000fd4:	1b9b      	subs	r3, r3, r6
 8000fd6:	b289      	uxth	r1, r1
 8000fd8:	fbb3 f6f7 	udiv	r6, r3, r7
 8000fdc:	fb07 3316 	mls	r3, r7, r6, r3
 8000fe0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000fe4:	fb06 f30e 	mul.w	r3, r6, lr
 8000fe8:	428b      	cmp	r3, r1
 8000fea:	d908      	bls.n	8000ffe <__udivmoddi4+0x28a>
 8000fec:	eb1c 0101 	adds.w	r1, ip, r1
 8000ff0:	f106 38ff 	add.w	r8, r6, #4294967295
 8000ff4:	d216      	bcs.n	8001024 <__udivmoddi4+0x2b0>
 8000ff6:	428b      	cmp	r3, r1
 8000ff8:	d914      	bls.n	8001024 <__udivmoddi4+0x2b0>
 8000ffa:	3e02      	subs	r6, #2
 8000ffc:	4461      	add	r1, ip
 8000ffe:	1ac9      	subs	r1, r1, r3
 8001000:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8001004:	e738      	b.n	8000e78 <__udivmoddi4+0x104>
 8001006:	462e      	mov	r6, r5
 8001008:	4628      	mov	r0, r5
 800100a:	e705      	b.n	8000e18 <__udivmoddi4+0xa4>
 800100c:	4606      	mov	r6, r0
 800100e:	e6e3      	b.n	8000dd8 <__udivmoddi4+0x64>
 8001010:	4618      	mov	r0, r3
 8001012:	e6f8      	b.n	8000e06 <__udivmoddi4+0x92>
 8001014:	454b      	cmp	r3, r9
 8001016:	d2a9      	bcs.n	8000f6c <__udivmoddi4+0x1f8>
 8001018:	ebb9 0802 	subs.w	r8, r9, r2
 800101c:	eb64 0e0c 	sbc.w	lr, r4, ip
 8001020:	3801      	subs	r0, #1
 8001022:	e7a3      	b.n	8000f6c <__udivmoddi4+0x1f8>
 8001024:	4646      	mov	r6, r8
 8001026:	e7ea      	b.n	8000ffe <__udivmoddi4+0x28a>
 8001028:	4620      	mov	r0, r4
 800102a:	e794      	b.n	8000f56 <__udivmoddi4+0x1e2>
 800102c:	4640      	mov	r0, r8
 800102e:	e7d1      	b.n	8000fd4 <__udivmoddi4+0x260>
 8001030:	46d0      	mov	r8, sl
 8001032:	e77b      	b.n	8000f2c <__udivmoddi4+0x1b8>
 8001034:	3b02      	subs	r3, #2
 8001036:	4461      	add	r1, ip
 8001038:	e732      	b.n	8000ea0 <__udivmoddi4+0x12c>
 800103a:	4630      	mov	r0, r6
 800103c:	e709      	b.n	8000e52 <__udivmoddi4+0xde>
 800103e:	4464      	add	r4, ip
 8001040:	3802      	subs	r0, #2
 8001042:	e742      	b.n	8000eca <__udivmoddi4+0x156>

08001044 <__aeabi_idiv0>:
 8001044:	4770      	bx	lr
 8001046:	bf00      	nop

08001048 <MX_ADC1_Init>:
DMA_HandleTypeDef hdma_adc1;
DMA_HandleTypeDef hdma_adc2;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8001048:	b580      	push	{r7, lr}
 800104a:	b08c      	sub	sp, #48	; 0x30
 800104c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 800104e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001052:	2200      	movs	r2, #0
 8001054:	601a      	str	r2, [r3, #0]
 8001056:	605a      	str	r2, [r3, #4]
 8001058:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 800105a:	1d3b      	adds	r3, r7, #4
 800105c:	2220      	movs	r2, #32
 800105e:	2100      	movs	r1, #0
 8001060:	4618      	mov	r0, r3
 8001062:	f00e f869 	bl	800f138 <memset>
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Common config
  */
  hadc1.Instance = ADC1;
 8001066:	4b40      	ldr	r3, [pc, #256]	; (8001168 <MX_ADC1_Init+0x120>)
 8001068:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 800106c:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 800106e:	4b3e      	ldr	r3, [pc, #248]	; (8001168 <MX_ADC1_Init+0x120>)
 8001070:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8001074:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001076:	4b3c      	ldr	r3, [pc, #240]	; (8001168 <MX_ADC1_Init+0x120>)
 8001078:	2200      	movs	r2, #0
 800107a:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800107c:	4b3a      	ldr	r3, [pc, #232]	; (8001168 <MX_ADC1_Init+0x120>)
 800107e:	2200      	movs	r2, #0
 8001080:	60da      	str	r2, [r3, #12]
  hadc1.Init.GainCompensation = 0;
 8001082:	4b39      	ldr	r3, [pc, #228]	; (8001168 <MX_ADC1_Init+0x120>)
 8001084:	2200      	movs	r2, #0
 8001086:	611a      	str	r2, [r3, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8001088:	4b37      	ldr	r3, [pc, #220]	; (8001168 <MX_ADC1_Init+0x120>)
 800108a:	2201      	movs	r2, #1
 800108c:	615a      	str	r2, [r3, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 800108e:	4b36      	ldr	r3, [pc, #216]	; (8001168 <MX_ADC1_Init+0x120>)
 8001090:	2208      	movs	r2, #8
 8001092:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8001094:	4b34      	ldr	r3, [pc, #208]	; (8001168 <MX_ADC1_Init+0x120>)
 8001096:	2200      	movs	r2, #0
 8001098:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800109a:	4b33      	ldr	r3, [pc, #204]	; (8001168 <MX_ADC1_Init+0x120>)
 800109c:	2200      	movs	r2, #0
 800109e:	775a      	strb	r2, [r3, #29]
  hadc1.Init.NbrOfConversion = 3;
 80010a0:	4b31      	ldr	r3, [pc, #196]	; (8001168 <MX_ADC1_Init+0x120>)
 80010a2:	2203      	movs	r2, #3
 80010a4:	621a      	str	r2, [r3, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80010a6:	4b30      	ldr	r3, [pc, #192]	; (8001168 <MX_ADC1_Init+0x120>)
 80010a8:	2200      	movs	r2, #0
 80010aa:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80010ae:	4b2e      	ldr	r3, [pc, #184]	; (8001168 <MX_ADC1_Init+0x120>)
 80010b0:	2200      	movs	r2, #0
 80010b2:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80010b4:	4b2c      	ldr	r3, [pc, #176]	; (8001168 <MX_ADC1_Init+0x120>)
 80010b6:	2200      	movs	r2, #0
 80010b8:	631a      	str	r2, [r3, #48]	; 0x30
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80010ba:	4b2b      	ldr	r3, [pc, #172]	; (8001168 <MX_ADC1_Init+0x120>)
 80010bc:	2200      	movs	r2, #0
 80010be:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 80010c2:	4b29      	ldr	r3, [pc, #164]	; (8001168 <MX_ADC1_Init+0x120>)
 80010c4:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80010c8:	63da      	str	r2, [r3, #60]	; 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 80010ca:	4b27      	ldr	r3, [pc, #156]	; (8001168 <MX_ADC1_Init+0x120>)
 80010cc:	2200      	movs	r2, #0
 80010ce:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80010d2:	4825      	ldr	r0, [pc, #148]	; (8001168 <MX_ADC1_Init+0x120>)
 80010d4:	f005 f8e0 	bl	8006298 <HAL_ADC_Init>
 80010d8:	4603      	mov	r3, r0
 80010da:	2b00      	cmp	r3, #0
 80010dc:	d001      	beq.n	80010e2 <MX_ADC1_Init+0x9a>
  {
    Error_Handler();
 80010de:	f003 fc52 	bl	8004986 <Error_Handler>
  }
  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 80010e2:	2300      	movs	r3, #0
 80010e4:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 80010e6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80010ea:	4619      	mov	r1, r3
 80010ec:	481e      	ldr	r0, [pc, #120]	; (8001168 <MX_ADC1_Init+0x120>)
 80010ee:	f006 f83b 	bl	8007168 <HAL_ADCEx_MultiModeConfigChannel>
 80010f2:	4603      	mov	r3, r0
 80010f4:	2b00      	cmp	r3, #0
 80010f6:	d001      	beq.n	80010fc <MX_ADC1_Init+0xb4>
  {
    Error_Handler();
 80010f8:	f003 fc45 	bl	8004986 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_VOPAMP1;
 80010fc:	4b1b      	ldr	r3, [pc, #108]	; (800116c <MX_ADC1_Init+0x124>)
 80010fe:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001100:	2306      	movs	r3, #6
 8001102:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8001104:	2300      	movs	r3, #0
 8001106:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8001108:	237f      	movs	r3, #127	; 0x7f
 800110a:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800110c:	2304      	movs	r3, #4
 800110e:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8001110:	2300      	movs	r3, #0
 8001112:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001114:	1d3b      	adds	r3, r7, #4
 8001116:	4619      	mov	r1, r3
 8001118:	4813      	ldr	r0, [pc, #76]	; (8001168 <MX_ADC1_Init+0x120>)
 800111a:	f005 fb19 	bl	8006750 <HAL_ADC_ConfigChannel>
 800111e:	4603      	mov	r3, r0
 8001120:	2b00      	cmp	r3, #0
 8001122:	d001      	beq.n	8001128 <MX_ADC1_Init+0xe0>
  {
    Error_Handler();
 8001124:	f003 fc2f 	bl	8004986 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8001128:	4b11      	ldr	r3, [pc, #68]	; (8001170 <MX_ADC1_Init+0x128>)
 800112a:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 800112c:	230c      	movs	r3, #12
 800112e:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001130:	1d3b      	adds	r3, r7, #4
 8001132:	4619      	mov	r1, r3
 8001134:	480c      	ldr	r0, [pc, #48]	; (8001168 <MX_ADC1_Init+0x120>)
 8001136:	f005 fb0b 	bl	8006750 <HAL_ADC_ConfigChannel>
 800113a:	4603      	mov	r3, r0
 800113c:	2b00      	cmp	r3, #0
 800113e:	d001      	beq.n	8001144 <MX_ADC1_Init+0xfc>
  {
    Error_Handler();
 8001140:	f003 fc21 	bl	8004986 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_5;
 8001144:	4b0b      	ldr	r3, [pc, #44]	; (8001174 <MX_ADC1_Init+0x12c>)
 8001146:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 8001148:	2312      	movs	r3, #18
 800114a:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800114c:	1d3b      	adds	r3, r7, #4
 800114e:	4619      	mov	r1, r3
 8001150:	4805      	ldr	r0, [pc, #20]	; (8001168 <MX_ADC1_Init+0x120>)
 8001152:	f005 fafd 	bl	8006750 <HAL_ADC_ConfigChannel>
 8001156:	4603      	mov	r3, r0
 8001158:	2b00      	cmp	r3, #0
 800115a:	d001      	beq.n	8001160 <MX_ADC1_Init+0x118>
  {
    Error_Handler();
 800115c:	f003 fc13 	bl	8004986 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001160:	bf00      	nop
 8001162:	3730      	adds	r7, #48	; 0x30
 8001164:	46bd      	mov	sp, r7
 8001166:	bd80      	pop	{r7, pc}
 8001168:	2000021c 	.word	0x2000021c
 800116c:	b6902000 	.word	0xb6902000
 8001170:	04300002 	.word	0x04300002
 8001174:	14f00020 	.word	0x14f00020

08001178 <MX_ADC2_Init>:
/* ADC2 init function */
void MX_ADC2_Init(void)
{
 8001178:	b580      	push	{r7, lr}
 800117a:	b088      	sub	sp, #32
 800117c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800117e:	463b      	mov	r3, r7
 8001180:	2220      	movs	r2, #32
 8001182:	2100      	movs	r1, #0
 8001184:	4618      	mov	r0, r3
 8001186:	f00d ffd7 	bl	800f138 <memset>
  /* USER CODE BEGIN ADC2_Init 1 */

  /* USER CODE END ADC2_Init 1 */
  /** Common config
  */
  hadc2.Instance = ADC2;
 800118a:	4b32      	ldr	r3, [pc, #200]	; (8001254 <MX_ADC2_Init+0xdc>)
 800118c:	4a32      	ldr	r2, [pc, #200]	; (8001258 <MX_ADC2_Init+0xe0>)
 800118e:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001190:	4b30      	ldr	r3, [pc, #192]	; (8001254 <MX_ADC2_Init+0xdc>)
 8001192:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8001196:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 8001198:	4b2e      	ldr	r3, [pc, #184]	; (8001254 <MX_ADC2_Init+0xdc>)
 800119a:	2200      	movs	r2, #0
 800119c:	609a      	str	r2, [r3, #8]
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800119e:	4b2d      	ldr	r3, [pc, #180]	; (8001254 <MX_ADC2_Init+0xdc>)
 80011a0:	2200      	movs	r2, #0
 80011a2:	60da      	str	r2, [r3, #12]
  hadc2.Init.GainCompensation = 0;
 80011a4:	4b2b      	ldr	r3, [pc, #172]	; (8001254 <MX_ADC2_Init+0xdc>)
 80011a6:	2200      	movs	r2, #0
 80011a8:	611a      	str	r2, [r3, #16]
  hadc2.Init.ScanConvMode = ADC_SCAN_ENABLE;
 80011aa:	4b2a      	ldr	r3, [pc, #168]	; (8001254 <MX_ADC2_Init+0xdc>)
 80011ac:	2201      	movs	r2, #1
 80011ae:	615a      	str	r2, [r3, #20]
  hadc2.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 80011b0:	4b28      	ldr	r3, [pc, #160]	; (8001254 <MX_ADC2_Init+0xdc>)
 80011b2:	2208      	movs	r2, #8
 80011b4:	619a      	str	r2, [r3, #24]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 80011b6:	4b27      	ldr	r3, [pc, #156]	; (8001254 <MX_ADC2_Init+0xdc>)
 80011b8:	2200      	movs	r2, #0
 80011ba:	771a      	strb	r2, [r3, #28]
  hadc2.Init.ContinuousConvMode = DISABLE;
 80011bc:	4b25      	ldr	r3, [pc, #148]	; (8001254 <MX_ADC2_Init+0xdc>)
 80011be:	2200      	movs	r2, #0
 80011c0:	775a      	strb	r2, [r3, #29]
  hadc2.Init.NbrOfConversion = 2;
 80011c2:	4b24      	ldr	r3, [pc, #144]	; (8001254 <MX_ADC2_Init+0xdc>)
 80011c4:	2202      	movs	r2, #2
 80011c6:	621a      	str	r2, [r3, #32]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 80011c8:	4b22      	ldr	r3, [pc, #136]	; (8001254 <MX_ADC2_Init+0xdc>)
 80011ca:	2200      	movs	r2, #0
 80011cc:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80011d0:	4b20      	ldr	r3, [pc, #128]	; (8001254 <MX_ADC2_Init+0xdc>)
 80011d2:	2200      	movs	r2, #0
 80011d4:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80011d6:	4b1f      	ldr	r3, [pc, #124]	; (8001254 <MX_ADC2_Init+0xdc>)
 80011d8:	2200      	movs	r2, #0
 80011da:	631a      	str	r2, [r3, #48]	; 0x30
  hadc2.Init.DMAContinuousRequests = DISABLE;
 80011dc:	4b1d      	ldr	r3, [pc, #116]	; (8001254 <MX_ADC2_Init+0xdc>)
 80011de:	2200      	movs	r2, #0
 80011e0:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hadc2.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 80011e4:	4b1b      	ldr	r3, [pc, #108]	; (8001254 <MX_ADC2_Init+0xdc>)
 80011e6:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80011ea:	63da      	str	r2, [r3, #60]	; 0x3c
  hadc2.Init.OversamplingMode = DISABLE;
 80011ec:	4b19      	ldr	r3, [pc, #100]	; (8001254 <MX_ADC2_Init+0xdc>)
 80011ee:	2200      	movs	r2, #0
 80011f0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 80011f4:	4817      	ldr	r0, [pc, #92]	; (8001254 <MX_ADC2_Init+0xdc>)
 80011f6:	f005 f84f 	bl	8006298 <HAL_ADC_Init>
 80011fa:	4603      	mov	r3, r0
 80011fc:	2b00      	cmp	r3, #0
 80011fe:	d001      	beq.n	8001204 <MX_ADC2_Init+0x8c>
  {
    Error_Handler();
 8001200:	f003 fbc1 	bl	8004986 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_VOPAMP2;
 8001204:	4b15      	ldr	r3, [pc, #84]	; (800125c <MX_ADC2_Init+0xe4>)
 8001206:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001208:	2306      	movs	r3, #6
 800120a:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 800120c:	2300      	movs	r3, #0
 800120e:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8001210:	237f      	movs	r3, #127	; 0x7f
 8001212:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8001214:	2304      	movs	r3, #4
 8001216:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8001218:	2300      	movs	r3, #0
 800121a:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 800121c:	463b      	mov	r3, r7
 800121e:	4619      	mov	r1, r3
 8001220:	480c      	ldr	r0, [pc, #48]	; (8001254 <MX_ADC2_Init+0xdc>)
 8001222:	f005 fa95 	bl	8006750 <HAL_ADC_ConfigChannel>
 8001226:	4603      	mov	r3, r0
 8001228:	2b00      	cmp	r3, #0
 800122a:	d001      	beq.n	8001230 <MX_ADC2_Init+0xb8>
  {
    Error_Handler();
 800122c:	f003 fbab 	bl	8004986 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_VOPAMP3_ADC2;
 8001230:	4b0b      	ldr	r3, [pc, #44]	; (8001260 <MX_ADC2_Init+0xe8>)
 8001232:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8001234:	230c      	movs	r3, #12
 8001236:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8001238:	463b      	mov	r3, r7
 800123a:	4619      	mov	r1, r3
 800123c:	4805      	ldr	r0, [pc, #20]	; (8001254 <MX_ADC2_Init+0xdc>)
 800123e:	f005 fa87 	bl	8006750 <HAL_ADC_ConfigChannel>
 8001242:	4603      	mov	r3, r0
 8001244:	2b00      	cmp	r3, #0
 8001246:	d001      	beq.n	800124c <MX_ADC2_Init+0xd4>
  {
    Error_Handler();
 8001248:	f003 fb9d 	bl	8004986 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 800124c:	bf00      	nop
 800124e:	3720      	adds	r7, #32
 8001250:	46bd      	mov	sp, r7
 8001252:	bd80      	pop	{r7, pc}
 8001254:	20000288 	.word	0x20000288
 8001258:	50000100 	.word	0x50000100
 800125c:	c3290000 	.word	0xc3290000
 8001260:	cb8c0000 	.word	0xcb8c0000

08001264 <HAL_ADC_MspInit>:

static uint32_t HAL_RCC_ADC12_CLK_ENABLED=0;

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8001264:	b580      	push	{r7, lr}
 8001266:	b08c      	sub	sp, #48	; 0x30
 8001268:	af00      	add	r7, sp, #0
 800126a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800126c:	f107 031c 	add.w	r3, r7, #28
 8001270:	2200      	movs	r2, #0
 8001272:	601a      	str	r2, [r3, #0]
 8001274:	605a      	str	r2, [r3, #4]
 8001276:	609a      	str	r2, [r3, #8]
 8001278:	60da      	str	r2, [r3, #12]
 800127a:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 800127c:	687b      	ldr	r3, [r7, #4]
 800127e:	681b      	ldr	r3, [r3, #0]
 8001280:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001284:	d172      	bne.n	800136c <HAL_ADC_MspInit+0x108>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    HAL_RCC_ADC12_CLK_ENABLED++;
 8001286:	4b5e      	ldr	r3, [pc, #376]	; (8001400 <HAL_ADC_MspInit+0x19c>)
 8001288:	681b      	ldr	r3, [r3, #0]
 800128a:	3301      	adds	r3, #1
 800128c:	4a5c      	ldr	r2, [pc, #368]	; (8001400 <HAL_ADC_MspInit+0x19c>)
 800128e:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8001290:	4b5b      	ldr	r3, [pc, #364]	; (8001400 <HAL_ADC_MspInit+0x19c>)
 8001292:	681b      	ldr	r3, [r3, #0]
 8001294:	2b01      	cmp	r3, #1
 8001296:	d10b      	bne.n	80012b0 <HAL_ADC_MspInit+0x4c>
      __HAL_RCC_ADC12_CLK_ENABLE();
 8001298:	4b5a      	ldr	r3, [pc, #360]	; (8001404 <HAL_ADC_MspInit+0x1a0>)
 800129a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800129c:	4a59      	ldr	r2, [pc, #356]	; (8001404 <HAL_ADC_MspInit+0x1a0>)
 800129e:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80012a2:	64d3      	str	r3, [r2, #76]	; 0x4c
 80012a4:	4b57      	ldr	r3, [pc, #348]	; (8001404 <HAL_ADC_MspInit+0x1a0>)
 80012a6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80012a8:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80012ac:	61bb      	str	r3, [r7, #24]
 80012ae:	69bb      	ldr	r3, [r7, #24]
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80012b0:	4b54      	ldr	r3, [pc, #336]	; (8001404 <HAL_ADC_MspInit+0x1a0>)
 80012b2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80012b4:	4a53      	ldr	r2, [pc, #332]	; (8001404 <HAL_ADC_MspInit+0x1a0>)
 80012b6:	f043 0301 	orr.w	r3, r3, #1
 80012ba:	64d3      	str	r3, [r2, #76]	; 0x4c
 80012bc:	4b51      	ldr	r3, [pc, #324]	; (8001404 <HAL_ADC_MspInit+0x1a0>)
 80012be:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80012c0:	f003 0301 	and.w	r3, r3, #1
 80012c4:	617b      	str	r3, [r7, #20]
 80012c6:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80012c8:	4b4e      	ldr	r3, [pc, #312]	; (8001404 <HAL_ADC_MspInit+0x1a0>)
 80012ca:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80012cc:	4a4d      	ldr	r2, [pc, #308]	; (8001404 <HAL_ADC_MspInit+0x1a0>)
 80012ce:	f043 0302 	orr.w	r3, r3, #2
 80012d2:	64d3      	str	r3, [r2, #76]	; 0x4c
 80012d4:	4b4b      	ldr	r3, [pc, #300]	; (8001404 <HAL_ADC_MspInit+0x1a0>)
 80012d6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80012d8:	f003 0302 	and.w	r3, r3, #2
 80012dc:	613b      	str	r3, [r7, #16]
 80012de:	693b      	ldr	r3, [r7, #16]
    /**ADC1 GPIO Configuration
    PA0     ------> ADC1_IN1
    PB14     ------> ADC1_IN5
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80012e0:	2301      	movs	r3, #1
 80012e2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80012e4:	2303      	movs	r3, #3
 80012e6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012e8:	2300      	movs	r3, #0
 80012ea:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80012ec:	f107 031c 	add.w	r3, r7, #28
 80012f0:	4619      	mov	r1, r3
 80012f2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80012f6:	f007 fa9b 	bl	8008830 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_14;
 80012fa:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80012fe:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001300:	2303      	movs	r3, #3
 8001302:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001304:	2300      	movs	r3, #0
 8001306:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001308:	f107 031c 	add.w	r3, r7, #28
 800130c:	4619      	mov	r1, r3
 800130e:	483e      	ldr	r0, [pc, #248]	; (8001408 <HAL_ADC_MspInit+0x1a4>)
 8001310:	f007 fa8e 	bl	8008830 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8001314:	4b3d      	ldr	r3, [pc, #244]	; (800140c <HAL_ADC_MspInit+0x1a8>)
 8001316:	4a3e      	ldr	r2, [pc, #248]	; (8001410 <HAL_ADC_MspInit+0x1ac>)
 8001318:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 800131a:	4b3c      	ldr	r3, [pc, #240]	; (800140c <HAL_ADC_MspInit+0x1a8>)
 800131c:	2205      	movs	r2, #5
 800131e:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001320:	4b3a      	ldr	r3, [pc, #232]	; (800140c <HAL_ADC_MspInit+0x1a8>)
 8001322:	2200      	movs	r2, #0
 8001324:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001326:	4b39      	ldr	r3, [pc, #228]	; (800140c <HAL_ADC_MspInit+0x1a8>)
 8001328:	2200      	movs	r2, #0
 800132a:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 800132c:	4b37      	ldr	r3, [pc, #220]	; (800140c <HAL_ADC_MspInit+0x1a8>)
 800132e:	2280      	movs	r2, #128	; 0x80
 8001330:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001332:	4b36      	ldr	r3, [pc, #216]	; (800140c <HAL_ADC_MspInit+0x1a8>)
 8001334:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001338:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800133a:	4b34      	ldr	r3, [pc, #208]	; (800140c <HAL_ADC_MspInit+0x1a8>)
 800133c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001340:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_NORMAL;
 8001342:	4b32      	ldr	r3, [pc, #200]	; (800140c <HAL_ADC_MspInit+0x1a8>)
 8001344:	2200      	movs	r2, #0
 8001346:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8001348:	4b30      	ldr	r3, [pc, #192]	; (800140c <HAL_ADC_MspInit+0x1a8>)
 800134a:	2200      	movs	r2, #0
 800134c:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 800134e:	482f      	ldr	r0, [pc, #188]	; (800140c <HAL_ADC_MspInit+0x1a8>)
 8001350:	f006 f8be 	bl	80074d0 <HAL_DMA_Init>
 8001354:	4603      	mov	r3, r0
 8001356:	2b00      	cmp	r3, #0
 8001358:	d001      	beq.n	800135e <HAL_ADC_MspInit+0xfa>
    {
      Error_Handler();
 800135a:	f003 fb14 	bl	8004986 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 800135e:	687b      	ldr	r3, [r7, #4]
 8001360:	4a2a      	ldr	r2, [pc, #168]	; (800140c <HAL_ADC_MspInit+0x1a8>)
 8001362:	655a      	str	r2, [r3, #84]	; 0x54
 8001364:	4a29      	ldr	r2, [pc, #164]	; (800140c <HAL_ADC_MspInit+0x1a8>)
 8001366:	687b      	ldr	r3, [r7, #4]
 8001368:	6293      	str	r3, [r2, #40]	; 0x28

  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }
}
 800136a:	e044      	b.n	80013f6 <HAL_ADC_MspInit+0x192>
  else if(adcHandle->Instance==ADC2)
 800136c:	687b      	ldr	r3, [r7, #4]
 800136e:	681b      	ldr	r3, [r3, #0]
 8001370:	4a28      	ldr	r2, [pc, #160]	; (8001414 <HAL_ADC_MspInit+0x1b0>)
 8001372:	4293      	cmp	r3, r2
 8001374:	d13f      	bne.n	80013f6 <HAL_ADC_MspInit+0x192>
    HAL_RCC_ADC12_CLK_ENABLED++;
 8001376:	4b22      	ldr	r3, [pc, #136]	; (8001400 <HAL_ADC_MspInit+0x19c>)
 8001378:	681b      	ldr	r3, [r3, #0]
 800137a:	3301      	adds	r3, #1
 800137c:	4a20      	ldr	r2, [pc, #128]	; (8001400 <HAL_ADC_MspInit+0x19c>)
 800137e:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8001380:	4b1f      	ldr	r3, [pc, #124]	; (8001400 <HAL_ADC_MspInit+0x19c>)
 8001382:	681b      	ldr	r3, [r3, #0]
 8001384:	2b01      	cmp	r3, #1
 8001386:	d10b      	bne.n	80013a0 <HAL_ADC_MspInit+0x13c>
      __HAL_RCC_ADC12_CLK_ENABLE();
 8001388:	4b1e      	ldr	r3, [pc, #120]	; (8001404 <HAL_ADC_MspInit+0x1a0>)
 800138a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800138c:	4a1d      	ldr	r2, [pc, #116]	; (8001404 <HAL_ADC_MspInit+0x1a0>)
 800138e:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8001392:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001394:	4b1b      	ldr	r3, [pc, #108]	; (8001404 <HAL_ADC_MspInit+0x1a0>)
 8001396:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001398:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800139c:	60fb      	str	r3, [r7, #12]
 800139e:	68fb      	ldr	r3, [r7, #12]
    hdma_adc2.Instance = DMA1_Channel2;
 80013a0:	4b1d      	ldr	r3, [pc, #116]	; (8001418 <HAL_ADC_MspInit+0x1b4>)
 80013a2:	4a1e      	ldr	r2, [pc, #120]	; (800141c <HAL_ADC_MspInit+0x1b8>)
 80013a4:	601a      	str	r2, [r3, #0]
    hdma_adc2.Init.Request = DMA_REQUEST_ADC2;
 80013a6:	4b1c      	ldr	r3, [pc, #112]	; (8001418 <HAL_ADC_MspInit+0x1b4>)
 80013a8:	2224      	movs	r2, #36	; 0x24
 80013aa:	605a      	str	r2, [r3, #4]
    hdma_adc2.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80013ac:	4b1a      	ldr	r3, [pc, #104]	; (8001418 <HAL_ADC_MspInit+0x1b4>)
 80013ae:	2200      	movs	r2, #0
 80013b0:	609a      	str	r2, [r3, #8]
    hdma_adc2.Init.PeriphInc = DMA_PINC_DISABLE;
 80013b2:	4b19      	ldr	r3, [pc, #100]	; (8001418 <HAL_ADC_MspInit+0x1b4>)
 80013b4:	2200      	movs	r2, #0
 80013b6:	60da      	str	r2, [r3, #12]
    hdma_adc2.Init.MemInc = DMA_MINC_ENABLE;
 80013b8:	4b17      	ldr	r3, [pc, #92]	; (8001418 <HAL_ADC_MspInit+0x1b4>)
 80013ba:	2280      	movs	r2, #128	; 0x80
 80013bc:	611a      	str	r2, [r3, #16]
    hdma_adc2.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80013be:	4b16      	ldr	r3, [pc, #88]	; (8001418 <HAL_ADC_MspInit+0x1b4>)
 80013c0:	f44f 7280 	mov.w	r2, #256	; 0x100
 80013c4:	615a      	str	r2, [r3, #20]
    hdma_adc2.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80013c6:	4b14      	ldr	r3, [pc, #80]	; (8001418 <HAL_ADC_MspInit+0x1b4>)
 80013c8:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80013cc:	619a      	str	r2, [r3, #24]
    hdma_adc2.Init.Mode = DMA_NORMAL;
 80013ce:	4b12      	ldr	r3, [pc, #72]	; (8001418 <HAL_ADC_MspInit+0x1b4>)
 80013d0:	2200      	movs	r2, #0
 80013d2:	61da      	str	r2, [r3, #28]
    hdma_adc2.Init.Priority = DMA_PRIORITY_LOW;
 80013d4:	4b10      	ldr	r3, [pc, #64]	; (8001418 <HAL_ADC_MspInit+0x1b4>)
 80013d6:	2200      	movs	r2, #0
 80013d8:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc2) != HAL_OK)
 80013da:	480f      	ldr	r0, [pc, #60]	; (8001418 <HAL_ADC_MspInit+0x1b4>)
 80013dc:	f006 f878 	bl	80074d0 <HAL_DMA_Init>
 80013e0:	4603      	mov	r3, r0
 80013e2:	2b00      	cmp	r3, #0
 80013e4:	d001      	beq.n	80013ea <HAL_ADC_MspInit+0x186>
      Error_Handler();
 80013e6:	f003 face 	bl	8004986 <Error_Handler>
    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc2);
 80013ea:	687b      	ldr	r3, [r7, #4]
 80013ec:	4a0a      	ldr	r2, [pc, #40]	; (8001418 <HAL_ADC_MspInit+0x1b4>)
 80013ee:	655a      	str	r2, [r3, #84]	; 0x54
 80013f0:	4a09      	ldr	r2, [pc, #36]	; (8001418 <HAL_ADC_MspInit+0x1b4>)
 80013f2:	687b      	ldr	r3, [r7, #4]
 80013f4:	6293      	str	r3, [r2, #40]	; 0x28
}
 80013f6:	bf00      	nop
 80013f8:	3730      	adds	r7, #48	; 0x30
 80013fa:	46bd      	mov	sp, r7
 80013fc:	bd80      	pop	{r7, pc}
 80013fe:	bf00      	nop
 8001400:	200003b4 	.word	0x200003b4
 8001404:	40021000 	.word	0x40021000
 8001408:	48000400 	.word	0x48000400
 800140c:	200002f4 	.word	0x200002f4
 8001410:	40020008 	.word	0x40020008
 8001414:	50000100 	.word	0x50000100
 8001418:	20000354 	.word	0x20000354
 800141c:	4002001c 	.word	0x4002001c

08001420 <order_phases>:
#include <stdlib.h>
#include "usart.h"
#include "math_ops.h"
#include "tim.h"

void order_phases(EncoderStruct *encoder, ControllerStruct *controller, CalStruct * cal, int loop_count){
 8001420:	b5b0      	push	{r4, r5, r7, lr}
 8001422:	b088      	sub	sp, #32
 8001424:	af02      	add	r7, sp, #8
 8001426:	60f8      	str	r0, [r7, #12]
 8001428:	60b9      	str	r1, [r7, #8]
 800142a:	607a      	str	r2, [r7, #4]
 800142c:	603b      	str	r3, [r7, #0]
	/* Checks phase order, to ensure that positive Q current produces
	   torque in the positive direction wrt the position sensor */
	PHASE_ORDER = 0;
 800142e:	4b7d      	ldr	r3, [pc, #500]	; (8001624 <order_phases+0x204>)
 8001430:	2200      	movs	r2, #0
 8001432:	601a      	str	r2, [r3, #0]
	if(!cal->started){
 8001434:	687b      	ldr	r3, [r7, #4]
 8001436:	7c1b      	ldrb	r3, [r3, #16]
 8001438:	2b00      	cmp	r3, #0
 800143a:	d108      	bne.n	800144e <order_phases+0x2e>
		printf("Checking phase sign, pole pairs\r\n");
 800143c:	487a      	ldr	r0, [pc, #488]	; (8001628 <order_phases+0x208>)
 800143e:	f00e fb73 	bl	800fb28 <puts>
		cal->started = 1;
 8001442:	687b      	ldr	r3, [r7, #4]
 8001444:	2201      	movs	r2, #1
 8001446:	741a      	strb	r2, [r3, #16]
		cal->start_count = loop_count;
 8001448:	687b      	ldr	r3, [r7, #4]
 800144a:	683a      	ldr	r2, [r7, #0]
 800144c:	60da      	str	r2, [r3, #12]
	}
	cal->time = (float)(loop_count - cal->start_count)*DT;
 800144e:	687b      	ldr	r3, [r7, #4]
 8001450:	68db      	ldr	r3, [r3, #12]
 8001452:	683a      	ldr	r2, [r7, #0]
 8001454:	1ad3      	subs	r3, r2, r3
 8001456:	ee07 3a90 	vmov	s15, r3
 800145a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800145e:	ed9f 7a73 	vldr	s14, [pc, #460]	; 800162c <order_phases+0x20c>
 8001462:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001466:	687b      	ldr	r3, [r7, #4]
 8001468:	edc3 7a05 	vstr	s15, [r3, #20]

    if(cal->time < T1){
 800146c:	687b      	ldr	r3, [r7, #4]
 800146e:	edd3 7a05 	vldr	s15, [r3, #20]
 8001472:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8001476:	eef4 7ac7 	vcmpe.f32	s15, s14
 800147a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800147e:	d529      	bpl.n	80014d4 <order_phases+0xb4>
        // Set voltage angle to zero, wait for rotor position to settle
        cal->theta_ref = 0;//W_CAL*cal->time;
 8001480:	687b      	ldr	r3, [r7, #4]
 8001482:	f04f 0200 	mov.w	r2, #0
 8001486:	609a      	str	r2, [r3, #8]
        cal->cal_position.elec_angle = cal->theta_ref;
 8001488:	687b      	ldr	r3, [r7, #4]
 800148a:	689b      	ldr	r3, [r3, #8]
 800148c:	687a      	ldr	r2, [r7, #4]
 800148e:	f502 4280 	add.w	r2, r2, #16384	; 0x4000
 8001492:	f8c2 3188 	str.w	r3, [r2, #392]	; 0x188
        cal->cal_position.elec_velocity = 0;
 8001496:	687b      	ldr	r3, [r7, #4]
 8001498:	f503 4380 	add.w	r3, r3, #16384	; 0x4000
 800149c:	461a      	mov	r2, r3
 800149e:	f04f 0300 	mov.w	r3, #0
 80014a2:	f8c2 3190 	str.w	r3, [r2, #400]	; 0x190
        controller->i_d_des = I_CAL;
 80014a6:	4b62      	ldr	r3, [pc, #392]	; (8001630 <order_phases+0x210>)
 80014a8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80014aa:	68bb      	ldr	r3, [r7, #8]
 80014ac:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
        controller->i_q_des = 0.0f;
 80014b0:	68bb      	ldr	r3, [r7, #8]
 80014b2:	f04f 0200 	mov.w	r2, #0
 80014b6:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
        commutate(controller, &cal->cal_position);
 80014ba:	687b      	ldr	r3, [r7, #4]
 80014bc:	f503 4382 	add.w	r3, r3, #16640	; 0x4100
 80014c0:	332c      	adds	r3, #44	; 0x2c
 80014c2:	4619      	mov	r1, r3
 80014c4:	68b8      	ldr	r0, [r7, #8]
 80014c6:	f001 fba3 	bl	8002c10 <commutate>
    	cal->theta_start = encoder->angle_multiturn[0];
 80014ca:	68fb      	ldr	r3, [r7, #12]
 80014cc:	68da      	ldr	r2, [r3, #12]
 80014ce:	687b      	ldr	r3, [r7, #4]
 80014d0:	619a      	str	r2, [r3, #24]
    	return;
 80014d2:	e0a4      	b.n	800161e <order_phases+0x1fe>
    }
    else if(cal->time < T1+2.0f*PI_F/W_CAL){
 80014d4:	687b      	ldr	r3, [r7, #4]
 80014d6:	edd3 7a05 	vldr	s15, [r3, #20]
 80014da:	ed9f 7a56 	vldr	s14, [pc, #344]	; 8001634 <order_phases+0x214>
 80014de:	eef4 7ac7 	vcmpe.f32	s15, s14
 80014e2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80014e6:	d51d      	bpl.n	8001524 <order_phases+0x104>
    	// rotate voltage vector through one electrical cycle
    	cal->theta_ref = W_CAL*(cal->time-T1);
 80014e8:	687b      	ldr	r3, [r7, #4]
 80014ea:	edd3 7a05 	vldr	s15, [r3, #20]
 80014ee:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80014f2:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80014f6:	ed9f 7a50 	vldr	s14, [pc, #320]	; 8001638 <order_phases+0x218>
 80014fa:	ee67 7a87 	vmul.f32	s15, s15, s14
 80014fe:	687b      	ldr	r3, [r7, #4]
 8001500:	edc3 7a02 	vstr	s15, [r3, #8]
    	cal->cal_position.elec_angle = cal->theta_ref;
 8001504:	687b      	ldr	r3, [r7, #4]
 8001506:	689b      	ldr	r3, [r3, #8]
 8001508:	687a      	ldr	r2, [r7, #4]
 800150a:	f502 4280 	add.w	r2, r2, #16384	; 0x4000
 800150e:	f8c2 3188 	str.w	r3, [r2, #392]	; 0x188
		commutate(controller, &cal->cal_position);
 8001512:	687b      	ldr	r3, [r7, #4]
 8001514:	f503 4382 	add.w	r3, r3, #16640	; 0x4100
 8001518:	332c      	adds	r3, #44	; 0x2c
 800151a:	4619      	mov	r1, r3
 800151c:	68b8      	ldr	r0, [r7, #8]
 800151e:	f001 fb77 	bl	8002c10 <commutate>
    	return;
 8001522:	e07c      	b.n	800161e <order_phases+0x1fe>
    }
	reset_foc(controller);
 8001524:	68b8      	ldr	r0, [r7, #8]
 8001526:	f001 faff 	bl	8002b28 <reset_foc>

	float theta_end = encoder->angle_multiturn[0];
 800152a:	68fb      	ldr	r3, [r7, #12]
 800152c:	68db      	ldr	r3, [r3, #12]
 800152e:	617b      	str	r3, [r7, #20]
	cal->ppairs = round(2.0f*PI_F/fabsf(theta_end-cal->theta_start));
 8001530:	687b      	ldr	r3, [r7, #4]
 8001532:	edd3 7a06 	vldr	s15, [r3, #24]
 8001536:	ed97 7a05 	vldr	s14, [r7, #20]
 800153a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800153e:	eef0 7ae7 	vabs.f32	s15, s15
 8001542:	ed9f 7a3e 	vldr	s14, [pc, #248]	; 800163c <order_phases+0x21c>
 8001546:	eec7 6a27 	vdiv.f32	s13, s14, s15
 800154a:	ee16 0a90 	vmov	r0, s13
 800154e:	f7ff f823 	bl	8000598 <__aeabi_f2d>
 8001552:	4602      	mov	r2, r0
 8001554:	460b      	mov	r3, r1
 8001556:	ec43 2b10 	vmov	d0, r2, r3
 800155a:	f011 ff13 	bl	8013384 <round>
 800155e:	ec53 2b10 	vmov	r2, r3, d0
 8001562:	4610      	mov	r0, r2
 8001564:	4619      	mov	r1, r3
 8001566:	f7ff fb47 	bl	8000bf8 <__aeabi_d2uiz>
 800156a:	4603      	mov	r3, r0
 800156c:	b2da      	uxtb	r2, r3
 800156e:	687b      	ldr	r3, [r7, #4]
 8001570:	701a      	strb	r2, [r3, #0]

	if(cal->theta_start < theta_end){
 8001572:	687b      	ldr	r3, [r7, #4]
 8001574:	edd3 7a06 	vldr	s15, [r3, #24]
 8001578:	ed97 7a05 	vldr	s14, [r7, #20]
 800157c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001580:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001584:	dd07      	ble.n	8001596 <order_phases+0x176>
		cal->phase_order = 0;
 8001586:	687b      	ldr	r3, [r7, #4]
 8001588:	2200      	movs	r2, #0
 800158a:	f883 2020 	strb.w	r2, [r3, #32]
		printf("Phase order correct\r\n");
 800158e:	482c      	ldr	r0, [pc, #176]	; (8001640 <order_phases+0x220>)
 8001590:	f00e faca 	bl	800fb28 <puts>
 8001594:	e014      	b.n	80015c0 <order_phases+0x1a0>
	}
	else{
		cal->phase_order = 1;
 8001596:	687b      	ldr	r3, [r7, #4]
 8001598:	2201      	movs	r2, #1
 800159a:	f883 2020 	strb.w	r2, [r3, #32]
		int offsetATemp = controller->adc_a_offset;
 800159e:	68bb      	ldr	r3, [r7, #8]
 80015a0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80015a4:	613b      	str	r3, [r7, #16]
		controller->adc_a_offset = controller->adc_b_offset;
 80015a6:	68bb      	ldr	r3, [r7, #8]
 80015a8:	f8d3 2094 	ldr.w	r2, [r3, #148]	; 0x94
 80015ac:	68bb      	ldr	r3, [r7, #8]
 80015ae:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
		controller->adc_b_offset = offsetATemp;
 80015b2:	68bb      	ldr	r3, [r7, #8]
 80015b4:	693a      	ldr	r2, [r7, #16]
 80015b6:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
		printf("Swapping phase sign\r\n");
 80015ba:	4822      	ldr	r0, [pc, #136]	; (8001644 <order_phases+0x224>)
 80015bc:	f00e fab4 	bl	800fb28 <puts>
	}
    printf("Pole Pairs: %d\r\n", cal->ppairs);
 80015c0:	687b      	ldr	r3, [r7, #4]
 80015c2:	781b      	ldrb	r3, [r3, #0]
 80015c4:	4619      	mov	r1, r3
 80015c6:	4820      	ldr	r0, [pc, #128]	; (8001648 <order_phases+0x228>)
 80015c8:	f00e fa28 	bl	800fa1c <iprintf>
    printf("Start: %.3f   End: %.3f\r\n", cal->theta_start, theta_end);
 80015cc:	687b      	ldr	r3, [r7, #4]
 80015ce:	699b      	ldr	r3, [r3, #24]
 80015d0:	4618      	mov	r0, r3
 80015d2:	f7fe ffe1 	bl	8000598 <__aeabi_f2d>
 80015d6:	4604      	mov	r4, r0
 80015d8:	460d      	mov	r5, r1
 80015da:	6978      	ldr	r0, [r7, #20]
 80015dc:	f7fe ffdc 	bl	8000598 <__aeabi_f2d>
 80015e0:	4602      	mov	r2, r0
 80015e2:	460b      	mov	r3, r1
 80015e4:	e9cd 2300 	strd	r2, r3, [sp]
 80015e8:	4622      	mov	r2, r4
 80015ea:	462b      	mov	r3, r5
 80015ec:	4817      	ldr	r0, [pc, #92]	; (800164c <order_phases+0x22c>)
 80015ee:	f00e fa15 	bl	800fa1c <iprintf>
    PHASE_ORDER = cal->phase_order;
 80015f2:	687b      	ldr	r3, [r7, #4]
 80015f4:	f893 3020 	ldrb.w	r3, [r3, #32]
 80015f8:	461a      	mov	r2, r3
 80015fa:	4b0a      	ldr	r3, [pc, #40]	; (8001624 <order_phases+0x204>)
 80015fc:	601a      	str	r2, [r3, #0]
    PPAIRS = (float)cal->ppairs;
 80015fe:	687b      	ldr	r3, [r7, #4]
 8001600:	781b      	ldrb	r3, [r3, #0]
 8001602:	ee07 3a90 	vmov	s15, r3
 8001606:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800160a:	4b09      	ldr	r3, [pc, #36]	; (8001630 <order_phases+0x210>)
 800160c:	edc3 7a0a 	vstr	s15, [r3, #40]	; 0x28
    cal->started = 0;
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	2200      	movs	r2, #0
 8001614:	741a      	strb	r2, [r3, #16]
    cal->done_ordering = 1;	// Finished checking phase order
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	2201      	movs	r2, #1
 800161a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
}
 800161e:	3718      	adds	r7, #24
 8001620:	46bd      	mov	sp, r7
 8001622:	bdb0      	pop	{r4, r5, r7, pc}
 8001624:	20004e4c 	.word	0x20004e4c
 8001628:	08013ca0 	.word	0x08013ca0
 800162c:	388bcf64 	.word	0x388bcf64
 8001630:	20004d4c 	.word	0x20004d4c
 8001634:	3f8d6775 	.word	0x3f8d6775
 8001638:	42700000 	.word	0x42700000
 800163c:	40c90fdb 	.word	0x40c90fdb
 8001640:	08013cc4 	.word	0x08013cc4
 8001644:	08013cdc 	.word	0x08013cdc
 8001648:	08013cf4 	.word	0x08013cf4
 800164c:	08013d08 	.word	0x08013d08

08001650 <calibrate_encoder>:

void calibrate_encoder(EncoderStruct *encoder, ControllerStruct *controller, CalStruct * cal, int loop_count){
 8001650:	b5b0      	push	{r4, r5, r7, lr}
 8001652:	b094      	sub	sp, #80	; 0x50
 8001654:	af02      	add	r7, sp, #8
 8001656:	60f8      	str	r0, [r7, #12]
 8001658:	60b9      	str	r1, [r7, #8]
 800165a:	607a      	str	r2, [r7, #4]
 800165c:	603b      	str	r3, [r7, #0]
	/* Calibrates e-zero and encoder nonliearity */

	if(!cal->started){
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	7c1b      	ldrb	r3, [r3, #16]
 8001662:	2b00      	cmp	r3, #0
 8001664:	d10f      	bne.n	8001686 <calibrate_encoder+0x36>
		printf("Starting offset cal and linearization\r\n");
 8001666:	489e      	ldr	r0, [pc, #632]	; (80018e0 <calibrate_encoder+0x290>)
 8001668:	f00e fa5e 	bl	800fb28 <puts>
		cal->started = 1;
 800166c:	687b      	ldr	r3, [r7, #4]
 800166e:	2201      	movs	r2, #1
 8001670:	741a      	strb	r2, [r3, #16]
		cal->start_count = loop_count;
 8001672:	687b      	ldr	r3, [r7, #4]
 8001674:	683a      	ldr	r2, [r7, #0]
 8001676:	60da      	str	r2, [r3, #12]
		cal->next_sample_time = T1;
 8001678:	687b      	ldr	r3, [r7, #4]
 800167a:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 800167e:	629a      	str	r2, [r3, #40]	; 0x28
		cal->sample_count = 0;
 8001680:	687b      	ldr	r3, [r7, #4]
 8001682:	2200      	movs	r2, #0
 8001684:	849a      	strh	r2, [r3, #36]	; 0x24
	}

	cal->time = (float)(loop_count - cal->start_count)*DT;
 8001686:	687b      	ldr	r3, [r7, #4]
 8001688:	68db      	ldr	r3, [r3, #12]
 800168a:	683a      	ldr	r2, [r7, #0]
 800168c:	1ad3      	subs	r3, r2, r3
 800168e:	ee07 3a90 	vmov	s15, r3
 8001692:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001696:	ed9f 7a93 	vldr	s14, [pc, #588]	; 80018e4 <calibrate_encoder+0x294>
 800169a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800169e:	687b      	ldr	r3, [r7, #4]
 80016a0:	edc3 7a05 	vstr	s15, [r3, #20]

    if(cal->time < T1){
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	edd3 7a05 	vldr	s15, [r3, #20]
 80016aa:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80016ae:	eef4 7ac7 	vcmpe.f32	s15, s14
 80016b2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80016b6:	d525      	bpl.n	8001704 <calibrate_encoder+0xb4>
        // Set voltage angle to zero, wait for rotor position to settle
        cal->theta_ref = 0;//W_CAL*cal->time;
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	f04f 0200 	mov.w	r2, #0
 80016be:	609a      	str	r2, [r3, #8]
        cal->cal_position.elec_angle = cal->theta_ref;
 80016c0:	687b      	ldr	r3, [r7, #4]
 80016c2:	689b      	ldr	r3, [r3, #8]
 80016c4:	687a      	ldr	r2, [r7, #4]
 80016c6:	f502 4280 	add.w	r2, r2, #16384	; 0x4000
 80016ca:	f8c2 3188 	str.w	r3, [r2, #392]	; 0x188
        controller->i_d_des = I_CAL;
 80016ce:	4b86      	ldr	r3, [pc, #536]	; (80018e8 <calibrate_encoder+0x298>)
 80016d0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80016d2:	68bb      	ldr	r3, [r7, #8]
 80016d4:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
        controller->i_q_des = 0.0f;
 80016d8:	68bb      	ldr	r3, [r7, #8]
 80016da:	f04f 0200 	mov.w	r2, #0
 80016de:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
        commutate(controller, &cal->cal_position);
 80016e2:	687b      	ldr	r3, [r7, #4]
 80016e4:	f503 4382 	add.w	r3, r3, #16640	; 0x4100
 80016e8:	332c      	adds	r3, #44	; 0x2c
 80016ea:	4619      	mov	r1, r3
 80016ec:	68b8      	ldr	r0, [r7, #8]
 80016ee:	f001 fa8f 	bl	8002c10 <commutate>
    	cal->theta_start = encoder->angle_multiturn[0];
 80016f2:	68fb      	ldr	r3, [r7, #12]
 80016f4:	68da      	ldr	r2, [r3, #12]
 80016f6:	687b      	ldr	r3, [r7, #4]
 80016f8:	619a      	str	r2, [r3, #24]
    	cal->next_sample_time = cal->time;
 80016fa:	687b      	ldr	r3, [r7, #4]
 80016fc:	695a      	ldr	r2, [r3, #20]
 80016fe:	687b      	ldr	r3, [r7, #4]
 8001700:	629a      	str	r2, [r3, #40]	; 0x28
    	return;
 8001702:	e258      	b.n	8001bb6 <calibrate_encoder+0x566>
    }
    else if (cal->time < T1+2.0f*PI_F*PPAIRS/W_CAL){
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	ed93 7a05 	vldr	s14, [r3, #20]
 800170a:	4b77      	ldr	r3, [pc, #476]	; (80018e8 <calibrate_encoder+0x298>)
 800170c:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 8001710:	eddf 6a76 	vldr	s13, [pc, #472]	; 80018ec <calibrate_encoder+0x29c>
 8001714:	ee67 6aa6 	vmul.f32	s13, s15, s13
 8001718:	ed9f 6a75 	vldr	s12, [pc, #468]	; 80018f0 <calibrate_encoder+0x2a0>
 800171c:	eec6 7a86 	vdiv.f32	s15, s13, s12
 8001720:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8001724:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8001728:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800172c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001730:	f140 808f 	bpl.w	8001852 <calibrate_encoder+0x202>
    	// rotate voltage vector through one mechanical rotation in the positive direction
		cal->theta_ref += W_CAL*DT;//(cal->time-T1);
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	edd3 7a02 	vldr	s15, [r3, #8]
 800173a:	ed9f 7a6e 	vldr	s14, [pc, #440]	; 80018f4 <calibrate_encoder+0x2a4>
 800173e:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001742:	687b      	ldr	r3, [r7, #4]
 8001744:	edc3 7a02 	vstr	s15, [r3, #8]
		cal->cal_position.elec_angle = cal->theta_ref;
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	689b      	ldr	r3, [r3, #8]
 800174c:	687a      	ldr	r2, [r7, #4]
 800174e:	f502 4280 	add.w	r2, r2, #16384	; 0x4000
 8001752:	f8c2 3188 	str.w	r3, [r2, #392]	; 0x188
		commutate(controller, &cal->cal_position);
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	f503 4382 	add.w	r3, r3, #16640	; 0x4100
 800175c:	332c      	adds	r3, #44	; 0x2c
 800175e:	4619      	mov	r1, r3
 8001760:	68b8      	ldr	r0, [r7, #8]
 8001762:	f001 fa55 	bl	8002c10 <commutate>

		// sample SAMPLES_PER_PPAIR times per pole-pair
		if(cal->time > cal->next_sample_time){
 8001766:	687b      	ldr	r3, [r7, #4]
 8001768:	ed93 7a05 	vldr	s14, [r3, #20]
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 8001772:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001776:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800177a:	dc00      	bgt.n	800177e <calibrate_encoder+0x12e>
				return;
			}
			cal->sample_count++;

		}
		return;
 800177c:	e21b      	b.n	8001bb6 <calibrate_encoder+0x566>
			int count_ref = cal->theta_ref * (float)ENC_CPR/(2.0f*PI_F*PPAIRS);
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	edd3 7a02 	vldr	s15, [r3, #8]
 8001784:	ed9f 7a60 	vldr	s14, [pc, #384]	; 8001908 <calibrate_encoder+0x2b8>
 8001788:	ee67 6a87 	vmul.f32	s13, s15, s14
 800178c:	4b56      	ldr	r3, [pc, #344]	; (80018e8 <calibrate_encoder+0x298>)
 800178e:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 8001792:	ed9f 7a56 	vldr	s14, [pc, #344]	; 80018ec <calibrate_encoder+0x29c>
 8001796:	ee27 7a87 	vmul.f32	s14, s15, s14
 800179a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800179e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80017a2:	ee17 3a90 	vmov	r3, s15
 80017a6:	61bb      	str	r3, [r7, #24]
			int error = encoder->raw - count_ref;//- encoder->raw;
 80017a8:	68fb      	ldr	r3, [r7, #12]
 80017aa:	6f5a      	ldr	r2, [r3, #116]	; 0x74
 80017ac:	69bb      	ldr	r3, [r7, #24]
 80017ae:	1ad3      	subs	r3, r2, r3
 80017b0:	617b      	str	r3, [r7, #20]
			cal->error_arr[cal->sample_count] = error + ENC_CPR*(error<0);
 80017b2:	697b      	ldr	r3, [r7, #20]
 80017b4:	14db      	asrs	r3, r3, #19
 80017b6:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 80017be:	4618      	mov	r0, r3
 80017c0:	697b      	ldr	r3, [r7, #20]
 80017c2:	441a      	add	r2, r3
 80017c4:	6879      	ldr	r1, [r7, #4]
 80017c6:	f100 030a 	add.w	r3, r0, #10
 80017ca:	009b      	lsls	r3, r3, #2
 80017cc:	440b      	add	r3, r1
 80017ce:	605a      	str	r2, [r3, #4]
			printf("%d %d %d %.3f\r\n", cal->sample_count, count_ref, cal->error_arr[cal->sample_count], cal->theta_ref);
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 80017d4:	461d      	mov	r5, r3
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 80017da:	687a      	ldr	r2, [r7, #4]
 80017dc:	330a      	adds	r3, #10
 80017de:	009b      	lsls	r3, r3, #2
 80017e0:	4413      	add	r3, r2
 80017e2:	685c      	ldr	r4, [r3, #4]
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	689b      	ldr	r3, [r3, #8]
 80017e8:	4618      	mov	r0, r3
 80017ea:	f7fe fed5 	bl	8000598 <__aeabi_f2d>
 80017ee:	4602      	mov	r2, r0
 80017f0:	460b      	mov	r3, r1
 80017f2:	e9cd 2300 	strd	r2, r3, [sp]
 80017f6:	4623      	mov	r3, r4
 80017f8:	69ba      	ldr	r2, [r7, #24]
 80017fa:	4629      	mov	r1, r5
 80017fc:	483e      	ldr	r0, [pc, #248]	; (80018f8 <calibrate_encoder+0x2a8>)
 80017fe:	f00e f90d 	bl	800fa1c <iprintf>
			cal->next_sample_time += 2.0f*PI_F/(W_CAL*SAMPLES_PER_PPAIR);
 8001802:	687b      	ldr	r3, [r7, #4]
 8001804:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 8001808:	ed9f 7a3c 	vldr	s14, [pc, #240]	; 80018fc <calibrate_encoder+0x2ac>
 800180c:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	edc3 7a0a 	vstr	s15, [r3, #40]	; 0x28
			if(cal->sample_count == PPAIRS*SAMPLES_PER_PPAIR-1){
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 800181a:	ee07 3a90 	vmov	s15, r3
 800181e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001822:	4b31      	ldr	r3, [pc, #196]	; (80018e8 <calibrate_encoder+0x298>)
 8001824:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 8001828:	eddf 6a35 	vldr	s13, [pc, #212]	; 8001900 <calibrate_encoder+0x2b0>
 800182c:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8001830:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8001834:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8001838:	eeb4 7a67 	vcmp.f32	s14, s15
 800183c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001840:	f000 81b6 	beq.w	8001bb0 <calibrate_encoder+0x560>
			cal->sample_count++;
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8001848:	3301      	adds	r3, #1
 800184a:	b29a      	uxth	r2, r3
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	849a      	strh	r2, [r3, #36]	; 0x24
		return;
 8001850:	e1b1      	b.n	8001bb6 <calibrate_encoder+0x566>
    }
	else if (cal->time < T1+4.0f*PI_F*PPAIRS/W_CAL){
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	ed93 7a05 	vldr	s14, [r3, #20]
 8001858:	4b23      	ldr	r3, [pc, #140]	; (80018e8 <calibrate_encoder+0x298>)
 800185a:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 800185e:	eddf 6a29 	vldr	s13, [pc, #164]	; 8001904 <calibrate_encoder+0x2b4>
 8001862:	ee67 6aa6 	vmul.f32	s13, s15, s13
 8001866:	ed9f 6a22 	vldr	s12, [pc, #136]	; 80018f0 <calibrate_encoder+0x2a0>
 800186a:	eec6 7a86 	vdiv.f32	s15, s13, s12
 800186e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8001872:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8001876:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800187a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800187e:	f140 80ab 	bpl.w	80019d8 <calibrate_encoder+0x388>
		// rotate voltage vector through one mechanical rotation in the negative direction
		cal->theta_ref -= W_CAL*DT;//(cal->time-T1);
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	edd3 7a02 	vldr	s15, [r3, #8]
 8001888:	ed9f 7a1a 	vldr	s14, [pc, #104]	; 80018f4 <calibrate_encoder+0x2a4>
 800188c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	edc3 7a02 	vstr	s15, [r3, #8]
		controller->i_d_des = I_CAL;
 8001896:	4b14      	ldr	r3, [pc, #80]	; (80018e8 <calibrate_encoder+0x298>)
 8001898:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800189a:	68bb      	ldr	r3, [r7, #8]
 800189c:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		controller->i_q_des = 0.0f;
 80018a0:	68bb      	ldr	r3, [r7, #8]
 80018a2:	f04f 0200 	mov.w	r2, #0
 80018a6:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
		cal->cal_position.elec_angle = cal->theta_ref;
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	689b      	ldr	r3, [r3, #8]
 80018ae:	687a      	ldr	r2, [r7, #4]
 80018b0:	f502 4280 	add.w	r2, r2, #16384	; 0x4000
 80018b4:	f8c2 3188 	str.w	r3, [r2, #392]	; 0x188
		commutate(controller, &cal->cal_position);
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	f503 4382 	add.w	r3, r3, #16640	; 0x4100
 80018be:	332c      	adds	r3, #44	; 0x2c
 80018c0:	4619      	mov	r1, r3
 80018c2:	68b8      	ldr	r0, [r7, #8]
 80018c4:	f001 f9a4 	bl	8002c10 <commutate>

		// sample SAMPLES_PER_PPAIR times per pole-pair
		if((cal->time > cal->next_sample_time)&&(cal->sample_count>0)){
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	ed93 7a05 	vldr	s14, [r3, #20]
 80018ce:	687b      	ldr	r3, [r7, #4]
 80018d0:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 80018d4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80018d8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80018dc:	dc16      	bgt.n	800190c <calibrate_encoder+0x2bc>
			cal->error_arr[cal->sample_count] = (cal->error_arr[cal->sample_count] + error)/2;
			printf("%d %d %d %.3f\r\n", cal->sample_count, count_ref, cal->error_arr[cal->sample_count], cal->theta_ref);
			cal->sample_count--;
			cal->next_sample_time += 2.0f*PI_F/(W_CAL*SAMPLES_PER_PPAIR);
		}
		return;
 80018de:	e169      	b.n	8001bb4 <calibrate_encoder+0x564>
 80018e0:	08013d24 	.word	0x08013d24
 80018e4:	388bcf64 	.word	0x388bcf64
 80018e8:	20004d4c 	.word	0x20004d4c
 80018ec:	40c90fdb 	.word	0x40c90fdb
 80018f0:	42700000 	.word	0x42700000
 80018f4:	3b83126e 	.word	0x3b83126e
 80018f8:	08013d4c 	.word	0x08013d4c
 80018fc:	3ad67750 	.word	0x3ad67750
 8001900:	42800000 	.word	0x42800000
 8001904:	41490fdb 	.word	0x41490fdb
 8001908:	45800000 	.word	0x45800000
		if((cal->time > cal->next_sample_time)&&(cal->sample_count>0)){
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8001910:	2b00      	cmp	r3, #0
 8001912:	f000 814f 	beq.w	8001bb4 <calibrate_encoder+0x564>
			int count_ref = cal->theta_ref * (float)ENC_CPR/(2.0f*PI_F*PPAIRS);
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	edd3 7a02 	vldr	s15, [r3, #8]
 800191c:	ed1f 7a06 	vldr	s14, [pc, #-24]	; 8001908 <calibrate_encoder+0x2b8>
 8001920:	ee67 6a87 	vmul.f32	s13, s15, s14
 8001924:	4ba5      	ldr	r3, [pc, #660]	; (8001bbc <calibrate_encoder+0x56c>)
 8001926:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 800192a:	ed9f 7aa5 	vldr	s14, [pc, #660]	; 8001bc0 <calibrate_encoder+0x570>
 800192e:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001932:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001936:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800193a:	ee17 3a90 	vmov	r3, s15
 800193e:	623b      	str	r3, [r7, #32]
			int error = encoder->raw - count_ref;// - encoder->raw;
 8001940:	68fb      	ldr	r3, [r7, #12]
 8001942:	6f5a      	ldr	r2, [r3, #116]	; 0x74
 8001944:	6a3b      	ldr	r3, [r7, #32]
 8001946:	1ad3      	subs	r3, r2, r3
 8001948:	61fb      	str	r3, [r7, #28]
			error = error + ENC_CPR*(error<0);
 800194a:	69fb      	ldr	r3, [r7, #28]
 800194c:	14db      	asrs	r3, r3, #19
 800194e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001952:	69fa      	ldr	r2, [r7, #28]
 8001954:	4413      	add	r3, r2
 8001956:	61fb      	str	r3, [r7, #28]
			cal->error_arr[cal->sample_count] = (cal->error_arr[cal->sample_count] + error)/2;
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 800195c:	687a      	ldr	r2, [r7, #4]
 800195e:	330a      	adds	r3, #10
 8001960:	009b      	lsls	r3, r3, #2
 8001962:	4413      	add	r3, r2
 8001964:	685a      	ldr	r2, [r3, #4]
 8001966:	69fb      	ldr	r3, [r7, #28]
 8001968:	4413      	add	r3, r2
 800196a:	687a      	ldr	r2, [r7, #4]
 800196c:	8c92      	ldrh	r2, [r2, #36]	; 0x24
 800196e:	4610      	mov	r0, r2
 8001970:	0fda      	lsrs	r2, r3, #31
 8001972:	4413      	add	r3, r2
 8001974:	105b      	asrs	r3, r3, #1
 8001976:	4619      	mov	r1, r3
 8001978:	687a      	ldr	r2, [r7, #4]
 800197a:	f100 030a 	add.w	r3, r0, #10
 800197e:	009b      	lsls	r3, r3, #2
 8001980:	4413      	add	r3, r2
 8001982:	6059      	str	r1, [r3, #4]
			printf("%d %d %d %.3f\r\n", cal->sample_count, count_ref, cal->error_arr[cal->sample_count], cal->theta_ref);
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8001988:	461d      	mov	r5, r3
 800198a:	687b      	ldr	r3, [r7, #4]
 800198c:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 800198e:	687a      	ldr	r2, [r7, #4]
 8001990:	330a      	adds	r3, #10
 8001992:	009b      	lsls	r3, r3, #2
 8001994:	4413      	add	r3, r2
 8001996:	685c      	ldr	r4, [r3, #4]
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	689b      	ldr	r3, [r3, #8]
 800199c:	4618      	mov	r0, r3
 800199e:	f7fe fdfb 	bl	8000598 <__aeabi_f2d>
 80019a2:	4602      	mov	r2, r0
 80019a4:	460b      	mov	r3, r1
 80019a6:	e9cd 2300 	strd	r2, r3, [sp]
 80019aa:	4623      	mov	r3, r4
 80019ac:	6a3a      	ldr	r2, [r7, #32]
 80019ae:	4629      	mov	r1, r5
 80019b0:	4884      	ldr	r0, [pc, #528]	; (8001bc4 <calibrate_encoder+0x574>)
 80019b2:	f00e f833 	bl	800fa1c <iprintf>
			cal->sample_count--;
 80019b6:	687b      	ldr	r3, [r7, #4]
 80019b8:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 80019ba:	3b01      	subs	r3, #1
 80019bc:	b29a      	uxth	r2, r3
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	849a      	strh	r2, [r3, #36]	; 0x24
			cal->next_sample_time += 2.0f*PI_F/(W_CAL*SAMPLES_PER_PPAIR);
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 80019c8:	ed9f 7a7f 	vldr	s14, [pc, #508]	; 8001bc8 <calibrate_encoder+0x578>
 80019cc:	ee77 7a87 	vadd.f32	s15, s15, s14
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	edc3 7a0a 	vstr	s15, [r3, #40]	; 0x28
		return;
 80019d6:	e0ed      	b.n	8001bb4 <calibrate_encoder+0x564>
    }

    reset_foc(controller);
 80019d8:	68b8      	ldr	r0, [r7, #8]
 80019da:	f001 f8a5 	bl	8002b28 <reset_foc>

    // Calculate average offset
    int ezero_mean = 0;
 80019de:	2300      	movs	r3, #0
 80019e0:	647b      	str	r3, [r7, #68]	; 0x44
	for(int i = 0; i<((int)PPAIRS*SAMPLES_PER_PPAIR); i++){
 80019e2:	2300      	movs	r3, #0
 80019e4:	643b      	str	r3, [r7, #64]	; 0x40
 80019e6:	e00b      	b.n	8001a00 <calibrate_encoder+0x3b0>
		ezero_mean += cal->error_arr[i];
 80019e8:	687a      	ldr	r2, [r7, #4]
 80019ea:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80019ec:	330a      	adds	r3, #10
 80019ee:	009b      	lsls	r3, r3, #2
 80019f0:	4413      	add	r3, r2
 80019f2:	685b      	ldr	r3, [r3, #4]
 80019f4:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80019f6:	4413      	add	r3, r2
 80019f8:	647b      	str	r3, [r7, #68]	; 0x44
	for(int i = 0; i<((int)PPAIRS*SAMPLES_PER_PPAIR); i++){
 80019fa:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80019fc:	3301      	adds	r3, #1
 80019fe:	643b      	str	r3, [r7, #64]	; 0x40
 8001a00:	4b6e      	ldr	r3, [pc, #440]	; (8001bbc <calibrate_encoder+0x56c>)
 8001a02:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 8001a06:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001a0a:	ee17 3a90 	vmov	r3, s15
 8001a0e:	019b      	lsls	r3, r3, #6
 8001a10:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8001a12:	429a      	cmp	r2, r3
 8001a14:	dbe8      	blt.n	80019e8 <calibrate_encoder+0x398>
	}
	cal->ezero = ezero_mean/(SAMPLES_PER_PPAIR*PPAIRS);
 8001a16:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001a18:	ee07 3a90 	vmov	s15, r3
 8001a1c:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001a20:	4b66      	ldr	r3, [pc, #408]	; (8001bbc <calibrate_encoder+0x56c>)
 8001a22:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 8001a26:	ed9f 7a69 	vldr	s14, [pc, #420]	; 8001bcc <calibrate_encoder+0x57c>
 8001a2a:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001a2e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001a32:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001a36:	ee17 2a90 	vmov	r2, s15
 8001a3a:	687b      	ldr	r3, [r7, #4]
 8001a3c:	61da      	str	r2, [r3, #28]

	// Moving average to filter out cogging ripple

	int window = SAMPLES_PER_PPAIR;
 8001a3e:	2340      	movs	r3, #64	; 0x40
 8001a40:	62bb      	str	r3, [r7, #40]	; 0x28
	int lut_offset = (cal->error_arr[0])*N_LUT/ENC_CPR;
 8001a42:	687b      	ldr	r3, [r7, #4]
 8001a44:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001a46:	2b00      	cmp	r3, #0
 8001a48:	da00      	bge.n	8001a4c <calibrate_encoder+0x3fc>
 8001a4a:	333f      	adds	r3, #63	; 0x3f
 8001a4c:	119b      	asrs	r3, r3, #6
 8001a4e:	627b      	str	r3, [r7, #36]	; 0x24
	for(int i = 0; i<N_LUT; i++){
 8001a50:	2300      	movs	r3, #0
 8001a52:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001a54:	e0a0      	b.n	8001b98 <calibrate_encoder+0x548>
			int moving_avg = 0;
 8001a56:	2300      	movs	r3, #0
 8001a58:	63bb      	str	r3, [r7, #56]	; 0x38
			for(int j = (-window)/2; j<(window)/2; j++){
 8001a5a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001a5c:	0fda      	lsrs	r2, r3, #31
 8001a5e:	4413      	add	r3, r2
 8001a60:	105b      	asrs	r3, r3, #1
 8001a62:	425b      	negs	r3, r3
 8001a64:	637b      	str	r3, [r7, #52]	; 0x34
 8001a66:	e068      	b.n	8001b3a <calibrate_encoder+0x4ea>
				int index = i*PPAIRS*SAMPLES_PER_PPAIR/N_LUT + j;
 8001a68:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001a6a:	ee07 3a90 	vmov	s15, r3
 8001a6e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001a72:	4b52      	ldr	r3, [pc, #328]	; (8001bbc <calibrate_encoder+0x56c>)
 8001a74:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 8001a78:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001a7c:	ed9f 7a53 	vldr	s14, [pc, #332]	; 8001bcc <calibrate_encoder+0x57c>
 8001a80:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001a84:	eddf 6a51 	vldr	s13, [pc, #324]	; 8001bcc <calibrate_encoder+0x57c>
 8001a88:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8001a8c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001a8e:	ee07 3a90 	vmov	s15, r3
 8001a92:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001a96:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001a9a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001a9e:	ee17 3a90 	vmov	r3, s15
 8001aa2:	633b      	str	r3, [r7, #48]	; 0x30
				if(index<0){index += (SAMPLES_PER_PPAIR*PPAIRS);}
 8001aa4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001aa6:	2b00      	cmp	r3, #0
 8001aa8:	da13      	bge.n	8001ad2 <calibrate_encoder+0x482>
 8001aaa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001aac:	ee07 3a90 	vmov	s15, r3
 8001ab0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001ab4:	4b41      	ldr	r3, [pc, #260]	; (8001bbc <calibrate_encoder+0x56c>)
 8001ab6:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 8001aba:	eddf 6a44 	vldr	s13, [pc, #272]	; 8001bcc <calibrate_encoder+0x57c>
 8001abe:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8001ac2:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001ac6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001aca:	ee17 3a90 	vmov	r3, s15
 8001ace:	633b      	str	r3, [r7, #48]	; 0x30
 8001ad0:	e027      	b.n	8001b22 <calibrate_encoder+0x4d2>
				else if(index>(SAMPLES_PER_PPAIR*PPAIRS-1)){index -= (SAMPLES_PER_PPAIR*PPAIRS);}
 8001ad2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001ad4:	ee07 3a90 	vmov	s15, r3
 8001ad8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001adc:	4b37      	ldr	r3, [pc, #220]	; (8001bbc <calibrate_encoder+0x56c>)
 8001ade:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 8001ae2:	eddf 6a3a 	vldr	s13, [pc, #232]	; 8001bcc <calibrate_encoder+0x57c>
 8001ae6:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8001aea:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8001aee:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8001af2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001af6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001afa:	dd12      	ble.n	8001b22 <calibrate_encoder+0x4d2>
 8001afc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001afe:	ee07 3a90 	vmov	s15, r3
 8001b02:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001b06:	4b2d      	ldr	r3, [pc, #180]	; (8001bbc <calibrate_encoder+0x56c>)
 8001b08:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 8001b0c:	eddf 6a2f 	vldr	s13, [pc, #188]	; 8001bcc <calibrate_encoder+0x57c>
 8001b10:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8001b14:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001b18:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001b1c:	ee17 3a90 	vmov	r3, s15
 8001b20:	633b      	str	r3, [r7, #48]	; 0x30
				moving_avg += cal->error_arr[index];
 8001b22:	687a      	ldr	r2, [r7, #4]
 8001b24:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001b26:	330a      	adds	r3, #10
 8001b28:	009b      	lsls	r3, r3, #2
 8001b2a:	4413      	add	r3, r2
 8001b2c:	685b      	ldr	r3, [r3, #4]
 8001b2e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8001b30:	4413      	add	r3, r2
 8001b32:	63bb      	str	r3, [r7, #56]	; 0x38
			for(int j = (-window)/2; j<(window)/2; j++){
 8001b34:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001b36:	3301      	adds	r3, #1
 8001b38:	637b      	str	r3, [r7, #52]	; 0x34
 8001b3a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001b3c:	0fda      	lsrs	r2, r3, #31
 8001b3e:	4413      	add	r3, r2
 8001b40:	105b      	asrs	r3, r3, #1
 8001b42:	461a      	mov	r2, r3
 8001b44:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001b46:	4293      	cmp	r3, r2
 8001b48:	db8e      	blt.n	8001a68 <calibrate_encoder+0x418>
			}
			moving_avg = moving_avg/window;
 8001b4a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8001b4c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001b4e:	fb92 f3f3 	sdiv	r3, r2, r3
 8001b52:	63bb      	str	r3, [r7, #56]	; 0x38
			int lut_index = lut_offset + i;
 8001b54:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001b56:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001b58:	4413      	add	r3, r2
 8001b5a:	62fb      	str	r3, [r7, #44]	; 0x2c
			if(lut_index>(N_LUT-1)){lut_index -= N_LUT;}
 8001b5c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001b5e:	2b3f      	cmp	r3, #63	; 0x3f
 8001b60:	dd02      	ble.n	8001b68 <calibrate_encoder+0x518>
 8001b62:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001b64:	3b40      	subs	r3, #64	; 0x40
 8001b66:	62fb      	str	r3, [r7, #44]	; 0x2c
			cal->lut_arr[lut_index] = moving_avg - cal->ezero;
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	69db      	ldr	r3, [r3, #28]
 8001b6c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8001b6e:	1ad2      	subs	r2, r2, r3
 8001b70:	6879      	ldr	r1, [r7, #4]
 8001b72:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001b74:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001b78:	330a      	adds	r3, #10
 8001b7a:	009b      	lsls	r3, r3, #2
 8001b7c:	440b      	add	r3, r1
 8001b7e:	605a      	str	r2, [r3, #4]
			printf("%d  %d\r\n", lut_index, moving_avg - cal->ezero);
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	69db      	ldr	r3, [r3, #28]
 8001b84:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8001b86:	1ad3      	subs	r3, r2, r3
 8001b88:	461a      	mov	r2, r3
 8001b8a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8001b8c:	4810      	ldr	r0, [pc, #64]	; (8001bd0 <calibrate_encoder+0x580>)
 8001b8e:	f00d ff45 	bl	800fa1c <iprintf>
	for(int i = 0; i<N_LUT; i++){
 8001b92:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001b94:	3301      	adds	r3, #1
 8001b96:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001b98:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001b9a:	2b3f      	cmp	r3, #63	; 0x3f
 8001b9c:	f77f af5b 	ble.w	8001a56 <calibrate_encoder+0x406>

		}

	cal->started = 0;
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	2200      	movs	r2, #0
 8001ba4:	741a      	strb	r2, [r3, #16]
	cal->done_cal = 1;
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	2201      	movs	r2, #1
 8001baa:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
 8001bae:	e002      	b.n	8001bb6 <calibrate_encoder+0x566>
				return;
 8001bb0:	bf00      	nop
 8001bb2:	e000      	b.n	8001bb6 <calibrate_encoder+0x566>
		return;
 8001bb4:	bf00      	nop
}
 8001bb6:	3748      	adds	r7, #72	; 0x48
 8001bb8:	46bd      	mov	sp, r7
 8001bba:	bdb0      	pop	{r4, r5, r7, pc}
 8001bbc:	20004d4c 	.word	0x20004d4c
 8001bc0:	40c90fdb 	.word	0x40c90fdb
 8001bc4:	08013d4c 	.word	0x08013d4c
 8001bc8:	3ad67750 	.word	0x3ad67750
 8001bcc:	42800000 	.word	0x42800000
 8001bd0:	08013d5c 	.word	0x08013d5c

08001bd4 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8001bd4:	b580      	push	{r7, lr}
 8001bd6:	b082      	sub	sp, #8
 8001bd8:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8001bda:	4b1a      	ldr	r3, [pc, #104]	; (8001c44 <MX_DMA_Init+0x70>)
 8001bdc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001bde:	4a19      	ldr	r2, [pc, #100]	; (8001c44 <MX_DMA_Init+0x70>)
 8001be0:	f043 0304 	orr.w	r3, r3, #4
 8001be4:	6493      	str	r3, [r2, #72]	; 0x48
 8001be6:	4b17      	ldr	r3, [pc, #92]	; (8001c44 <MX_DMA_Init+0x70>)
 8001be8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001bea:	f003 0304 	and.w	r3, r3, #4
 8001bee:	607b      	str	r3, [r7, #4]
 8001bf0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001bf2:	4b14      	ldr	r3, [pc, #80]	; (8001c44 <MX_DMA_Init+0x70>)
 8001bf4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001bf6:	4a13      	ldr	r2, [pc, #76]	; (8001c44 <MX_DMA_Init+0x70>)
 8001bf8:	f043 0301 	orr.w	r3, r3, #1
 8001bfc:	6493      	str	r3, [r2, #72]	; 0x48
 8001bfe:	4b11      	ldr	r3, [pc, #68]	; (8001c44 <MX_DMA_Init+0x70>)
 8001c00:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001c02:	f003 0301 	and.w	r3, r3, #1
 8001c06:	603b      	str	r3, [r7, #0]
 8001c08:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8001c0a:	2200      	movs	r2, #0
 8001c0c:	2100      	movs	r1, #0
 8001c0e:	200b      	movs	r0, #11
 8001c10:	f005 fc29 	bl	8007466 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8001c14:	200b      	movs	r0, #11
 8001c16:	f005 fc40 	bl	800749a <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 8001c1a:	2200      	movs	r2, #0
 8001c1c:	2100      	movs	r1, #0
 8001c1e:	200c      	movs	r0, #12
 8001c20:	f005 fc21 	bl	8007466 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8001c24:	200c      	movs	r0, #12
 8001c26:	f005 fc38 	bl	800749a <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 8001c2a:	2200      	movs	r2, #0
 8001c2c:	2100      	movs	r1, #0
 8001c2e:	200d      	movs	r0, #13
 8001c30:	f005 fc19 	bl	8007466 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 8001c34:	200d      	movs	r0, #13
 8001c36:	f005 fc30 	bl	800749a <HAL_NVIC_EnableIRQ>

}
 8001c3a:	bf00      	nop
 8001c3c:	3708      	adds	r7, #8
 8001c3e:	46bd      	mov	sp, r7
 8001c40:	bd80      	pop	{r7, pc}
 8001c42:	bf00      	nop
 8001c44:	40021000 	.word	0x40021000

08001c48 <eeprom_restore>:

static uint32_t const page_nb = 58U; //(uint32_t)FLASH_PAGE_NB-1;
static uint32_t const start_address = 0x08000000UL+58*0x800U; //(FLASH_BASE)+page_nb*(FLASH_PAGE_SIZE);

HAL_StatusTypeDef eeprom_restore(float * float_regs, uint32_t float_size, int * int_regs, uint32_t int_size)
{
 8001c48:	b580      	push	{r7, lr}
 8001c4a:	b090      	sub	sp, #64	; 0x40
 8001c4c:	af00      	add	r7, sp, #0
 8001c4e:	60f8      	str	r0, [r7, #12]
 8001c50:	60b9      	str	r1, [r7, #8]
 8001c52:	607a      	str	r2, [r7, #4]
 8001c54:	603b      	str	r3, [r7, #0]
	uint64_t data = 0xDEADBEEF;
 8001c56:	a33b      	add	r3, pc, #236	; (adr r3, 8001d44 <eeprom_restore+0xfc>)
 8001c58:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001c5c:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
	for(uint32_t index=0; index<float_size;index+=2) // 64 bits
 8001c60:	2300      	movs	r3, #0
 8001c62:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001c64:	e02c      	b.n	8001cc0 <eeprom_restore+0x78>
	{
		memcpy(&data, (uint32_t *)(start_address+32*index), sizeof(uint64_t));
 8001c66:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001c68:	015b      	lsls	r3, r3, #5
 8001c6a:	4a35      	ldr	r2, [pc, #212]	; (8001d40 <eeprom_restore+0xf8>)
 8001c6c:	4413      	add	r3, r2
 8001c6e:	4619      	mov	r1, r3
 8001c70:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001c74:	2208      	movs	r2, #8
 8001c76:	4618      	mov	r0, r3
 8001c78:	f00d fa36 	bl	800f0e8 <memcpy>
		uint32_t temp = data&0xFFFFFFFF;
 8001c7c:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8001c80:	4613      	mov	r3, r2
 8001c82:	62fb      	str	r3, [r7, #44]	; 0x2c
		uint32_t temp2 = data>>32;
 8001c84:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 8001c88:	f04f 0200 	mov.w	r2, #0
 8001c8c:	f04f 0300 	mov.w	r3, #0
 8001c90:	000a      	movs	r2, r1
 8001c92:	2300      	movs	r3, #0
 8001c94:	4613      	mov	r3, r2
 8001c96:	62bb      	str	r3, [r7, #40]	; 0x28
 8001c98:	6afb      	ldr	r3, [r7, #44]	; 0x2c
		float value;
		float value2;
		memcpy(&value,&temp,sizeof(uint32_t));
 8001c9a:	627b      	str	r3, [r7, #36]	; 0x24
 8001c9c:	6abb      	ldr	r3, [r7, #40]	; 0x28
		memcpy(&value2,&temp2,sizeof(uint32_t));
 8001c9e:	623b      	str	r3, [r7, #32]
		float_regs[index] = value;
 8001ca0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001ca2:	009b      	lsls	r3, r3, #2
 8001ca4:	68fa      	ldr	r2, [r7, #12]
 8001ca6:	4413      	add	r3, r2
 8001ca8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001caa:	601a      	str	r2, [r3, #0]
		float_regs[index+1] = value2;
 8001cac:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001cae:	3301      	adds	r3, #1
 8001cb0:	009b      	lsls	r3, r3, #2
 8001cb2:	68fa      	ldr	r2, [r7, #12]
 8001cb4:	4413      	add	r3, r2
 8001cb6:	6a3a      	ldr	r2, [r7, #32]
 8001cb8:	601a      	str	r2, [r3, #0]
	for(uint32_t index=0; index<float_size;index+=2) // 64 bits
 8001cba:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001cbc:	3302      	adds	r3, #2
 8001cbe:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001cc0:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8001cc2:	68bb      	ldr	r3, [r7, #8]
 8001cc4:	429a      	cmp	r2, r3
 8001cc6:	d3ce      	bcc.n	8001c66 <eeprom_restore+0x1e>
	}
	for(uint32_t index=0; index<int_size;index+=2) // 64 bits
 8001cc8:	2300      	movs	r3, #0
 8001cca:	63bb      	str	r3, [r7, #56]	; 0x38
 8001ccc:	e02e      	b.n	8001d2c <eeprom_restore+0xe4>
	{

		memcpy(&data, (uint32_t *)(start_address+32*(index+float_size)), sizeof(uint64_t));
 8001cce:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8001cd0:	68bb      	ldr	r3, [r7, #8]
 8001cd2:	4413      	add	r3, r2
 8001cd4:	015b      	lsls	r3, r3, #5
 8001cd6:	4a1a      	ldr	r2, [pc, #104]	; (8001d40 <eeprom_restore+0xf8>)
 8001cd8:	4413      	add	r3, r2
 8001cda:	4619      	mov	r1, r3
 8001cdc:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001ce0:	2208      	movs	r2, #8
 8001ce2:	4618      	mov	r0, r3
 8001ce4:	f00d fa00 	bl	800f0e8 <memcpy>
		uint32_t temp = data&0xFFFFFFFF;
 8001ce8:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8001cec:	4613      	mov	r3, r2
 8001cee:	61fb      	str	r3, [r7, #28]
		uint32_t temp2 = data>>32;
 8001cf0:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 8001cf4:	f04f 0200 	mov.w	r2, #0
 8001cf8:	f04f 0300 	mov.w	r3, #0
 8001cfc:	000a      	movs	r2, r1
 8001cfe:	2300      	movs	r3, #0
 8001d00:	4613      	mov	r3, r2
 8001d02:	61bb      	str	r3, [r7, #24]
 8001d04:	69fb      	ldr	r3, [r7, #28]
		int value;
		int value2;
		memcpy(&value,&temp,sizeof(uint32_t));
 8001d06:	617b      	str	r3, [r7, #20]
 8001d08:	69bb      	ldr	r3, [r7, #24]
		memcpy(&value2,&temp2,sizeof(uint32_t));
 8001d0a:	613b      	str	r3, [r7, #16]
		int_regs[index] = value;
 8001d0c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001d0e:	009b      	lsls	r3, r3, #2
 8001d10:	687a      	ldr	r2, [r7, #4]
 8001d12:	4413      	add	r3, r2
 8001d14:	697a      	ldr	r2, [r7, #20]
 8001d16:	601a      	str	r2, [r3, #0]
		int_regs[index+1] = value2;
 8001d18:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001d1a:	3301      	adds	r3, #1
 8001d1c:	009b      	lsls	r3, r3, #2
 8001d1e:	687a      	ldr	r2, [r7, #4]
 8001d20:	4413      	add	r3, r2
 8001d22:	693a      	ldr	r2, [r7, #16]
 8001d24:	601a      	str	r2, [r3, #0]
	for(uint32_t index=0; index<int_size;index+=2) // 64 bits
 8001d26:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001d28:	3302      	adds	r3, #2
 8001d2a:	63bb      	str	r3, [r7, #56]	; 0x38
 8001d2c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8001d2e:	683b      	ldr	r3, [r7, #0]
 8001d30:	429a      	cmp	r2, r3
 8001d32:	d3cc      	bcc.n	8001cce <eeprom_restore+0x86>
	}

	return HAL_OK;
 8001d34:	2300      	movs	r3, #0
}
 8001d36:	4618      	mov	r0, r3
 8001d38:	3740      	adds	r7, #64	; 0x40
 8001d3a:	46bd      	mov	sp, r7
 8001d3c:	bd80      	pop	{r7, pc}
 8001d3e:	bf00      	nop
 8001d40:	0801d000 	.word	0x0801d000
 8001d44:	deadbeef 	.word	0xdeadbeef
	...

08001d50 <eeprom_store>:

HAL_StatusTypeDef eeprom_store(float const * float_regs, uint32_t float_size, int const * int_regs, uint32_t int_size)
{
 8001d50:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001d54:	b0a2      	sub	sp, #136	; 0x88
 8001d56:	af00      	add	r7, sp, #0
 8001d58:	6278      	str	r0, [r7, #36]	; 0x24
 8001d5a:	6239      	str	r1, [r7, #32]
 8001d5c:	61fa      	str	r2, [r7, #28]
 8001d5e:	61bb      	str	r3, [r7, #24]
	HAL_FLASH_Unlock();
 8001d60:	f006 fb4a 	bl	80083f8 <HAL_FLASH_Unlock>
	// erase the last page of bank1 (STM32G43x : 1 bank, 64 pages, 2kB per page, 64-bit data)
	{
		FLASH_EraseInitTypeDef erase ={FLASH_TYPEERASE_PAGES,FLASH_BANK_1,page_nb,5};
 8001d64:	2300      	movs	r3, #0
 8001d66:	643b      	str	r3, [r7, #64]	; 0x40
 8001d68:	2301      	movs	r3, #1
 8001d6a:	647b      	str	r3, [r7, #68]	; 0x44
 8001d6c:	233a      	movs	r3, #58	; 0x3a
 8001d6e:	64bb      	str	r3, [r7, #72]	; 0x48
 8001d70:	2305      	movs	r3, #5
 8001d72:	64fb      	str	r3, [r7, #76]	; 0x4c
		uint32_t page_error = 0;
 8001d74:	2300      	movs	r3, #0
 8001d76:	63fb      	str	r3, [r7, #60]	; 0x3c
		HAL_StatusTypeDef result = HAL_FLASHEx_Erase(&erase, &page_error);
 8001d78:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8001d7c:	f107 0240 	add.w	r2, r7, #64	; 0x40
 8001d80:	4619      	mov	r1, r3
 8001d82:	4610      	mov	r0, r2
 8001d84:	f006 fc30 	bl	80085e8 <HAL_FLASHEx_Erase>
 8001d88:	4603      	mov	r3, r0
 8001d8a:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
		if(result!=HAL_OK)
 8001d8e:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 8001d92:	2b00      	cmp	r3, #0
 8001d94:	d004      	beq.n	8001da0 <eeprom_store+0x50>
		{
			HAL_FLASH_Lock();
 8001d96:	f006 fb51 	bl	800843c <HAL_FLASH_Lock>
			return result;
 8001d9a:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 8001d9e:	e0bd      	b.n	8001f1c <eeprom_store+0x1cc>
		}
	}
	// write the last page
	{
		uint64_t data = 0xDEADBEEF;
 8001da0:	a362      	add	r3, pc, #392	; (adr r3, 8001f2c <eeprom_store+0x1dc>)
 8001da2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001da6:	e9c7 231c 	strd	r2, r3, [r7, #112]	; 0x70
		for(uint32_t index=0; index<float_size;index+=2)
 8001daa:	2300      	movs	r3, #0
 8001dac:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8001db0:	e052      	b.n	8001e58 <eeprom_store+0x108>
		{
			union UN {float a; uint32_t b;};
			union UN un1;
			union UN un2;
			un1.a = float_regs[index];
 8001db2:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8001db6:	009b      	lsls	r3, r3, #2
 8001db8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001dba:	4413      	add	r3, r2
 8001dbc:	681b      	ldr	r3, [r3, #0]
 8001dbe:	63bb      	str	r3, [r7, #56]	; 0x38
			un2.a = float_regs[index+1];
 8001dc0:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8001dc4:	3301      	adds	r3, #1
 8001dc6:	009b      	lsls	r3, r3, #2
 8001dc8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001dca:	4413      	add	r3, r2
 8001dcc:	681b      	ldr	r3, [r3, #0]
 8001dce:	637b      	str	r3, [r7, #52]	; 0x34
			uint64_t temp = un2.b;
 8001dd0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001dd2:	2200      	movs	r2, #0
 8001dd4:	613b      	str	r3, [r7, #16]
 8001dd6:	617a      	str	r2, [r7, #20]
 8001dd8:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8001ddc:	e9c7 2316 	strd	r2, r3, [r7, #88]	; 0x58
			data = (temp<<32)|un1.b;
 8001de0:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8001de4:	f04f 0000 	mov.w	r0, #0
 8001de8:	f04f 0100 	mov.w	r1, #0
 8001dec:	0011      	movs	r1, r2
 8001dee:	2000      	movs	r0, #0
 8001df0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001df2:	2200      	movs	r2, #0
 8001df4:	4698      	mov	r8, r3
 8001df6:	4691      	mov	r9, r2
 8001df8:	ea40 0308 	orr.w	r3, r0, r8
 8001dfc:	60bb      	str	r3, [r7, #8]
 8001dfe:	ea41 0309 	orr.w	r3, r1, r9
 8001e02:	60fb      	str	r3, [r7, #12]
 8001e04:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001e08:	e9c7 231c 	strd	r2, r3, [r7, #112]	; 0x70
			HAL_StatusTypeDef result = HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD,start_address+index*32,data);
 8001e0c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8001e10:	015b      	lsls	r3, r3, #5
 8001e12:	4a45      	ldr	r2, [pc, #276]	; (8001f28 <eeprom_store+0x1d8>)
 8001e14:	1899      	adds	r1, r3, r2
 8001e16:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 8001e1a:	2000      	movs	r0, #0
 8001e1c:	f006 fa96 	bl	800834c <HAL_FLASH_Program>
 8001e20:	4603      	mov	r3, r0
 8001e22:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			if(result!=HAL_OK)
 8001e26:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8001e2a:	2b00      	cmp	r3, #0
 8001e2c:	d00f      	beq.n	8001e4e <eeprom_store+0xfe>
			{
				uint32_t error = HAL_FLASH_GetError();
 8001e2e:	f006 fb1f 	bl	8008470 <HAL_FLASH_GetError>
 8001e32:	6538      	str	r0, [r7, #80]	; 0x50
				if(error)
 8001e34:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8001e36:	2b00      	cmp	r3, #0
 8001e38:	d004      	beq.n	8001e44 <eeprom_store+0xf4>
				{
					HAL_FLASH_Lock();
 8001e3a:	f006 faff 	bl	800843c <HAL_FLASH_Lock>
					return error;
 8001e3e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8001e40:	b2db      	uxtb	r3, r3
 8001e42:	e06b      	b.n	8001f1c <eeprom_store+0x1cc>
				}
				HAL_FLASH_Lock();
 8001e44:	f006 fafa 	bl	800843c <HAL_FLASH_Lock>
				return result;
 8001e48:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8001e4c:	e066      	b.n	8001f1c <eeprom_store+0x1cc>
		for(uint32_t index=0; index<float_size;index+=2)
 8001e4e:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8001e52:	3302      	adds	r3, #2
 8001e54:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8001e58:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 8001e5c:	6a3b      	ldr	r3, [r7, #32]
 8001e5e:	429a      	cmp	r2, r3
 8001e60:	d3a7      	bcc.n	8001db2 <eeprom_store+0x62>
			}
		}
		for(uint32_t index=0; index<int_size;index+=2)
 8001e62:	2300      	movs	r3, #0
 8001e64:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8001e68:	e050      	b.n	8001f0c <eeprom_store+0x1bc>
		{
			union UN {int a; uint32_t b;};
			union UN un1;
			union UN un2;
			un1.a = int_regs[index];
 8001e6a:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8001e6e:	009b      	lsls	r3, r3, #2
 8001e70:	69fa      	ldr	r2, [r7, #28]
 8001e72:	4413      	add	r3, r2
 8001e74:	681b      	ldr	r3, [r3, #0]
 8001e76:	633b      	str	r3, [r7, #48]	; 0x30
			un2.a = int_regs[index+1];
 8001e78:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8001e7c:	3301      	adds	r3, #1
 8001e7e:	009b      	lsls	r3, r3, #2
 8001e80:	69fa      	ldr	r2, [r7, #28]
 8001e82:	4413      	add	r3, r2
 8001e84:	681b      	ldr	r3, [r3, #0]
 8001e86:	62fb      	str	r3, [r7, #44]	; 0x2c
			uint64_t temp = un2.b;
 8001e88:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001e8a:	2200      	movs	r2, #0
 8001e8c:	603b      	str	r3, [r7, #0]
 8001e8e:	607a      	str	r2, [r7, #4]
 8001e90:	e9d7 2300 	ldrd	r2, r3, [r7]
 8001e94:	e9c7 231a 	strd	r2, r3, [r7, #104]	; 0x68
			data = (temp<<32)|un1.b;
 8001e98:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8001e9c:	f04f 0200 	mov.w	r2, #0
 8001ea0:	f04f 0300 	mov.w	r3, #0
 8001ea4:	0003      	movs	r3, r0
 8001ea6:	2200      	movs	r2, #0
 8001ea8:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8001eaa:	2000      	movs	r0, #0
 8001eac:	460c      	mov	r4, r1
 8001eae:	4605      	mov	r5, r0
 8001eb0:	ea42 0a04 	orr.w	sl, r2, r4
 8001eb4:	ea43 0b05 	orr.w	fp, r3, r5
 8001eb8:	e9c7 ab1c 	strd	sl, fp, [r7, #112]	; 0x70
			HAL_StatusTypeDef result = HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD,start_address+(float_size+index)*32,data);
 8001ebc:	6a3a      	ldr	r2, [r7, #32]
 8001ebe:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8001ec2:	4413      	add	r3, r2
 8001ec4:	015b      	lsls	r3, r3, #5
 8001ec6:	4a18      	ldr	r2, [pc, #96]	; (8001f28 <eeprom_store+0x1d8>)
 8001ec8:	1899      	adds	r1, r3, r2
 8001eca:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 8001ece:	2000      	movs	r0, #0
 8001ed0:	f006 fa3c 	bl	800834c <HAL_FLASH_Program>
 8001ed4:	4603      	mov	r3, r0
 8001ed6:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
			if(result!=HAL_OK)
 8001eda:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8001ede:	2b00      	cmp	r3, #0
 8001ee0:	d00f      	beq.n	8001f02 <eeprom_store+0x1b2>
			{
				uint32_t error = HAL_FLASH_GetError();
 8001ee2:	f006 fac5 	bl	8008470 <HAL_FLASH_GetError>
 8001ee6:	6638      	str	r0, [r7, #96]	; 0x60
				if(error)
 8001ee8:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001eea:	2b00      	cmp	r3, #0
 8001eec:	d004      	beq.n	8001ef8 <eeprom_store+0x1a8>
				{
					HAL_FLASH_Lock();
 8001eee:	f006 faa5 	bl	800843c <HAL_FLASH_Lock>
					return error;
 8001ef2:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001ef4:	b2db      	uxtb	r3, r3
 8001ef6:	e011      	b.n	8001f1c <eeprom_store+0x1cc>
				}
				HAL_FLASH_Lock();
 8001ef8:	f006 faa0 	bl	800843c <HAL_FLASH_Lock>
				return result;
 8001efc:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8001f00:	e00c      	b.n	8001f1c <eeprom_store+0x1cc>
		for(uint32_t index=0; index<int_size;index+=2)
 8001f02:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8001f06:	3302      	adds	r3, #2
 8001f08:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8001f0c:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8001f10:	69bb      	ldr	r3, [r7, #24]
 8001f12:	429a      	cmp	r2, r3
 8001f14:	d3a9      	bcc.n	8001e6a <eeprom_store+0x11a>
			}
		}
	}
	HAL_FLASH_Lock();
 8001f16:	f006 fa91 	bl	800843c <HAL_FLASH_Lock>
	return HAL_OK;
 8001f1a:	2300      	movs	r3, #0
}
 8001f1c:	4618      	mov	r0, r3
 8001f1e:	3788      	adds	r7, #136	; 0x88
 8001f20:	46bd      	mov	sp, r7
 8001f22:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001f26:	bf00      	nop
 8001f28:	0801d000 	.word	0x0801d000
 8001f2c:	deadbeef 	.word	0xdeadbeef
 8001f30:	00000000 	.word	0x00000000

08001f34 <MX_FDCAN1_Init>:

FDCAN_HandleTypeDef hfdcan1;

/* FDCAN1 init function */
void MX_FDCAN1_Init(void)
{
 8001f34:	b580      	push	{r7, lr}
 8001f36:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN1_Init 0 */

  /* USER CODE BEGIN FDCAN1_Init 1 */

  /* USER CODE END FDCAN1_Init 1 */
  hfdcan1.Instance = FDCAN1;
 8001f38:	4b1f      	ldr	r3, [pc, #124]	; (8001fb8 <MX_FDCAN1_Init+0x84>)
 8001f3a:	4a20      	ldr	r2, [pc, #128]	; (8001fbc <MX_FDCAN1_Init+0x88>)
 8001f3c:	601a      	str	r2, [r3, #0]
  hfdcan1.Init.ClockDivider = FDCAN_CLOCK_DIV4;
 8001f3e:	4b1e      	ldr	r3, [pc, #120]	; (8001fb8 <MX_FDCAN1_Init+0x84>)
 8001f40:	2202      	movs	r2, #2
 8001f42:	605a      	str	r2, [r3, #4]
  hfdcan1.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 8001f44:	4b1c      	ldr	r3, [pc, #112]	; (8001fb8 <MX_FDCAN1_Init+0x84>)
 8001f46:	2200      	movs	r2, #0
 8001f48:	609a      	str	r2, [r3, #8]
  hfdcan1.Init.Mode = FDCAN_MODE_NORMAL;
 8001f4a:	4b1b      	ldr	r3, [pc, #108]	; (8001fb8 <MX_FDCAN1_Init+0x84>)
 8001f4c:	2200      	movs	r2, #0
 8001f4e:	60da      	str	r2, [r3, #12]
  hfdcan1.Init.AutoRetransmission = ENABLE;
 8001f50:	4b19      	ldr	r3, [pc, #100]	; (8001fb8 <MX_FDCAN1_Init+0x84>)
 8001f52:	2201      	movs	r2, #1
 8001f54:	741a      	strb	r2, [r3, #16]
  hfdcan1.Init.TransmitPause = ENABLE;
 8001f56:	4b18      	ldr	r3, [pc, #96]	; (8001fb8 <MX_FDCAN1_Init+0x84>)
 8001f58:	2201      	movs	r2, #1
 8001f5a:	745a      	strb	r2, [r3, #17]
  hfdcan1.Init.ProtocolException = DISABLE;
 8001f5c:	4b16      	ldr	r3, [pc, #88]	; (8001fb8 <MX_FDCAN1_Init+0x84>)
 8001f5e:	2200      	movs	r2, #0
 8001f60:	749a      	strb	r2, [r3, #18]
  hfdcan1.Init.NominalPrescaler = 3;
 8001f62:	4b15      	ldr	r3, [pc, #84]	; (8001fb8 <MX_FDCAN1_Init+0x84>)
 8001f64:	2203      	movs	r2, #3
 8001f66:	615a      	str	r2, [r3, #20]
  hfdcan1.Init.NominalSyncJumpWidth = 1;
 8001f68:	4b13      	ldr	r3, [pc, #76]	; (8001fb8 <MX_FDCAN1_Init+0x84>)
 8001f6a:	2201      	movs	r2, #1
 8001f6c:	619a      	str	r2, [r3, #24]
  hfdcan1.Init.NominalTimeSeg1 = 11;
 8001f6e:	4b12      	ldr	r3, [pc, #72]	; (8001fb8 <MX_FDCAN1_Init+0x84>)
 8001f70:	220b      	movs	r2, #11
 8001f72:	61da      	str	r2, [r3, #28]
  hfdcan1.Init.NominalTimeSeg2 = 2;
 8001f74:	4b10      	ldr	r3, [pc, #64]	; (8001fb8 <MX_FDCAN1_Init+0x84>)
 8001f76:	2202      	movs	r2, #2
 8001f78:	621a      	str	r2, [r3, #32]
  hfdcan1.Init.DataPrescaler = 1;
 8001f7a:	4b0f      	ldr	r3, [pc, #60]	; (8001fb8 <MX_FDCAN1_Init+0x84>)
 8001f7c:	2201      	movs	r2, #1
 8001f7e:	625a      	str	r2, [r3, #36]	; 0x24
  hfdcan1.Init.DataSyncJumpWidth = 1;
 8001f80:	4b0d      	ldr	r3, [pc, #52]	; (8001fb8 <MX_FDCAN1_Init+0x84>)
 8001f82:	2201      	movs	r2, #1
 8001f84:	629a      	str	r2, [r3, #40]	; 0x28
  hfdcan1.Init.DataTimeSeg1 = 1;
 8001f86:	4b0c      	ldr	r3, [pc, #48]	; (8001fb8 <MX_FDCAN1_Init+0x84>)
 8001f88:	2201      	movs	r2, #1
 8001f8a:	62da      	str	r2, [r3, #44]	; 0x2c
  hfdcan1.Init.DataTimeSeg2 = 1;
 8001f8c:	4b0a      	ldr	r3, [pc, #40]	; (8001fb8 <MX_FDCAN1_Init+0x84>)
 8001f8e:	2201      	movs	r2, #1
 8001f90:	631a      	str	r2, [r3, #48]	; 0x30
  hfdcan1.Init.StdFiltersNbr = 1;
 8001f92:	4b09      	ldr	r3, [pc, #36]	; (8001fb8 <MX_FDCAN1_Init+0x84>)
 8001f94:	2201      	movs	r2, #1
 8001f96:	635a      	str	r2, [r3, #52]	; 0x34
  hfdcan1.Init.ExtFiltersNbr = 0;
 8001f98:	4b07      	ldr	r3, [pc, #28]	; (8001fb8 <MX_FDCAN1_Init+0x84>)
 8001f9a:	2200      	movs	r2, #0
 8001f9c:	639a      	str	r2, [r3, #56]	; 0x38
  hfdcan1.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 8001f9e:	4b06      	ldr	r3, [pc, #24]	; (8001fb8 <MX_FDCAN1_Init+0x84>)
 8001fa0:	2200      	movs	r2, #0
 8001fa2:	63da      	str	r2, [r3, #60]	; 0x3c
  if (HAL_FDCAN_Init(&hfdcan1) != HAL_OK)
 8001fa4:	4804      	ldr	r0, [pc, #16]	; (8001fb8 <MX_FDCAN1_Init+0x84>)
 8001fa6:	f005 fdd3 	bl	8007b50 <HAL_FDCAN_Init>
 8001faa:	4603      	mov	r3, r0
 8001fac:	2b00      	cmp	r3, #0
 8001fae:	d001      	beq.n	8001fb4 <MX_FDCAN1_Init+0x80>
  {
    Error_Handler();
 8001fb0:	f002 fce9 	bl	8004986 <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN1_Init 2 */

  /* USER CODE END FDCAN1_Init 2 */

}
 8001fb4:	bf00      	nop
 8001fb6:	bd80      	pop	{r7, pc}
 8001fb8:	200003b8 	.word	0x200003b8
 8001fbc:	40006400 	.word	0x40006400

08001fc0 <HAL_FDCAN_MspInit>:

void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* fdcanHandle)
{
 8001fc0:	b580      	push	{r7, lr}
 8001fc2:	b08a      	sub	sp, #40	; 0x28
 8001fc4:	af00      	add	r7, sp, #0
 8001fc6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001fc8:	f107 0314 	add.w	r3, r7, #20
 8001fcc:	2200      	movs	r2, #0
 8001fce:	601a      	str	r2, [r3, #0]
 8001fd0:	605a      	str	r2, [r3, #4]
 8001fd2:	609a      	str	r2, [r3, #8]
 8001fd4:	60da      	str	r2, [r3, #12]
 8001fd6:	611a      	str	r2, [r3, #16]
  if(fdcanHandle->Instance==FDCAN1)
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	681b      	ldr	r3, [r3, #0]
 8001fdc:	4a26      	ldr	r2, [pc, #152]	; (8002078 <HAL_FDCAN_MspInit+0xb8>)
 8001fde:	4293      	cmp	r3, r2
 8001fe0:	d146      	bne.n	8002070 <HAL_FDCAN_MspInit+0xb0>
  {
  /* USER CODE BEGIN FDCAN1_MspInit 0 */

  /* USER CODE END FDCAN1_MspInit 0 */
    /* FDCAN1 clock enable */
    __HAL_RCC_FDCAN_CLK_ENABLE();
 8001fe2:	4b26      	ldr	r3, [pc, #152]	; (800207c <HAL_FDCAN_MspInit+0xbc>)
 8001fe4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001fe6:	4a25      	ldr	r2, [pc, #148]	; (800207c <HAL_FDCAN_MspInit+0xbc>)
 8001fe8:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001fec:	6593      	str	r3, [r2, #88]	; 0x58
 8001fee:	4b23      	ldr	r3, [pc, #140]	; (800207c <HAL_FDCAN_MspInit+0xbc>)
 8001ff0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001ff2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001ff6:	613b      	str	r3, [r7, #16]
 8001ff8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ffa:	4b20      	ldr	r3, [pc, #128]	; (800207c <HAL_FDCAN_MspInit+0xbc>)
 8001ffc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001ffe:	4a1f      	ldr	r2, [pc, #124]	; (800207c <HAL_FDCAN_MspInit+0xbc>)
 8002000:	f043 0301 	orr.w	r3, r3, #1
 8002004:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002006:	4b1d      	ldr	r3, [pc, #116]	; (800207c <HAL_FDCAN_MspInit+0xbc>)
 8002008:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800200a:	f003 0301 	and.w	r3, r3, #1
 800200e:	60fb      	str	r3, [r7, #12]
 8002010:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002012:	4b1a      	ldr	r3, [pc, #104]	; (800207c <HAL_FDCAN_MspInit+0xbc>)
 8002014:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002016:	4a19      	ldr	r2, [pc, #100]	; (800207c <HAL_FDCAN_MspInit+0xbc>)
 8002018:	f043 0302 	orr.w	r3, r3, #2
 800201c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800201e:	4b17      	ldr	r3, [pc, #92]	; (800207c <HAL_FDCAN_MspInit+0xbc>)
 8002020:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002022:	f003 0302 	and.w	r3, r3, #2
 8002026:	60bb      	str	r3, [r7, #8]
 8002028:	68bb      	ldr	r3, [r7, #8]
    /**FDCAN1 GPIO Configuration
    PA11     ------> FDCAN1_RX
    PB9     ------> FDCAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 800202a:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800202e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002030:	2302      	movs	r3, #2
 8002032:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002034:	2300      	movs	r3, #0
 8002036:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002038:	2300      	movs	r3, #0
 800203a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 800203c:	2309      	movs	r3, #9
 800203e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002040:	f107 0314 	add.w	r3, r7, #20
 8002044:	4619      	mov	r1, r3
 8002046:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800204a:	f006 fbf1 	bl	8008830 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_9;
 800204e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002052:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002054:	2302      	movs	r3, #2
 8002056:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002058:	2300      	movs	r3, #0
 800205a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800205c:	2300      	movs	r3, #0
 800205e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 8002060:	2309      	movs	r3, #9
 8002062:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002064:	f107 0314 	add.w	r3, r7, #20
 8002068:	4619      	mov	r1, r3
 800206a:	4805      	ldr	r0, [pc, #20]	; (8002080 <HAL_FDCAN_MspInit+0xc0>)
 800206c:	f006 fbe0 	bl	8008830 <HAL_GPIO_Init>

  /* USER CODE BEGIN FDCAN1_MspInit 1 */

  /* USER CODE END FDCAN1_MspInit 1 */
  }
}
 8002070:	bf00      	nop
 8002072:	3728      	adds	r7, #40	; 0x28
 8002074:	46bd      	mov	sp, r7
 8002076:	bd80      	pop	{r7, pc}
 8002078:	40006400 	.word	0x40006400
 800207c:	40021000 	.word	0x40021000
 8002080:	48000400 	.word	0x48000400

08002084 <can_rx_init>:
  /* USER CODE END FDCAN1_MspDeInit 1 */
  }
}

/* USER CODE BEGIN 1 */
void can_rx_init(CANRxMessage *msg){
 8002084:	b580      	push	{r7, lr}
 8002086:	b084      	sub	sp, #16
 8002088:	af02      	add	r7, sp, #8
 800208a:	6078      	str	r0, [r7, #4]
	msg->filter.IdType = FDCAN_STANDARD_ID;
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	2200      	movs	r2, #0
 8002090:	635a      	str	r2, [r3, #52]	; 0x34
	msg->filter.FilterIndex = 0;
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	2200      	movs	r2, #0
 8002096:	639a      	str	r2, [r3, #56]	; 0x38
	msg->filter.FilterType = FDCAN_FILTER_RANGE;
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	2200      	movs	r2, #0
 800209c:	63da      	str	r2, [r3, #60]	; 0x3c
	msg->filter.FilterConfig = FDCAN_FILTER_TO_RXFIFO0;
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	2201      	movs	r2, #1
 80020a2:	641a      	str	r2, [r3, #64]	; 0x40
	msg->filter.FilterID1 = CAN_ID;
 80020a4:	4b0d      	ldr	r3, [pc, #52]	; (80020dc <can_rx_init+0x58>)
 80020a6:	685b      	ldr	r3, [r3, #4]
 80020a8:	461a      	mov	r2, r3
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	645a      	str	r2, [r3, #68]	; 0x44
	msg->filter.FilterID2 = CAN_ID;
 80020ae:	4b0b      	ldr	r3, [pc, #44]	; (80020dc <can_rx_init+0x58>)
 80020b0:	685b      	ldr	r3, [r3, #4]
 80020b2:	461a      	mov	r2, r3
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	649a      	str	r2, [r3, #72]	; 0x48
	HAL_FDCAN_ConfigFilter(&CAN_H, &msg->filter);
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	3334      	adds	r3, #52	; 0x34
 80020bc:	4619      	mov	r1, r3
 80020be:	4808      	ldr	r0, [pc, #32]	; (80020e0 <can_rx_init+0x5c>)
 80020c0:	f005 fea0 	bl	8007e04 <HAL_FDCAN_ConfigFilter>
	HAL_FDCAN_ConfigGlobalFilter(&CAN_H,3,3,0,1);
 80020c4:	2301      	movs	r3, #1
 80020c6:	9300      	str	r3, [sp, #0]
 80020c8:	2300      	movs	r3, #0
 80020ca:	2203      	movs	r2, #3
 80020cc:	2103      	movs	r1, #3
 80020ce:	4804      	ldr	r0, [pc, #16]	; (80020e0 <can_rx_init+0x5c>)
 80020d0:	f005 fef2 	bl	8007eb8 <HAL_FDCAN_ConfigGlobalFilter>
}
 80020d4:	bf00      	nop
 80020d6:	3708      	adds	r7, #8
 80020d8:	46bd      	mov	sp, r7
 80020da:	bd80      	pop	{r7, pc}
 80020dc:	20004e4c 	.word	0x20004e4c
 80020e0:	200003b8 	.word	0x200003b8

080020e4 <can_tx_init>:

void can_tx_init(CANTxMessage *msg){
 80020e4:	b480      	push	{r7}
 80020e6:	b083      	sub	sp, #12
 80020e8:	af00      	add	r7, sp, #0
 80020ea:	6078      	str	r0, [r7, #4]
	msg->tx_header.Identifier = CAN_MASTER;
 80020ec:	4b11      	ldr	r3, [pc, #68]	; (8002134 <can_tx_init+0x50>)
 80020ee:	689b      	ldr	r3, [r3, #8]
 80020f0:	461a      	mov	r2, r3
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	609a      	str	r2, [r3, #8]
	msg->tx_header.DataLength = FDCAN_DLC_BYTES_6;
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	f44f 22c0 	mov.w	r2, #393216	; 0x60000
 80020fc:	615a      	str	r2, [r3, #20]
	msg->tx_header.IdType = FDCAN_STANDARD_ID;
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	2200      	movs	r2, #0
 8002102:	60da      	str	r2, [r3, #12]
	msg->tx_header.TxFrameType = FDCAN_DATA_FRAME;
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	2200      	movs	r2, #0
 8002108:	611a      	str	r2, [r3, #16]
	msg->tx_header.ErrorStateIndicator = FDCAN_ESI_ACTIVE;
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	2200      	movs	r2, #0
 800210e:	619a      	str	r2, [r3, #24]
	msg->tx_header.BitRateSwitch = FDCAN_BRS_OFF;
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	2200      	movs	r2, #0
 8002114:	61da      	str	r2, [r3, #28]
	msg->tx_header.FDFormat = FDCAN_CLASSIC_CAN;
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	2200      	movs	r2, #0
 800211a:	621a      	str	r2, [r3, #32]
	msg->tx_header.TxEventFifoControl = FDCAN_NO_TX_EVENTS;
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	2200      	movs	r2, #0
 8002120:	625a      	str	r2, [r3, #36]	; 0x24
	msg->tx_header.MessageMarker = 0;
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	2200      	movs	r2, #0
 8002126:	629a      	str	r2, [r3, #40]	; 0x28
}
 8002128:	bf00      	nop
 800212a:	370c      	adds	r7, #12
 800212c:	46bd      	mov	sp, r7
 800212e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002132:	4770      	bx	lr
 8002134:	20004e4c 	.word	0x20004e4c

08002138 <pack_reply>:
/// 0: [position[15-8]]
/// 1: [position[7-0]]
/// 2: [velocity[11-4]]
/// 3: [velocity[3-0], current[11-8]]
/// 4: [current[7-0]]
void pack_reply(CANTxMessage *msg, uint8_t id, float p, float v, float t){
 8002138:	b580      	push	{r7, lr}
 800213a:	b08a      	sub	sp, #40	; 0x28
 800213c:	af00      	add	r7, sp, #0
 800213e:	6178      	str	r0, [r7, #20]
 8002140:	460b      	mov	r3, r1
 8002142:	ed87 0a03 	vstr	s0, [r7, #12]
 8002146:	edc7 0a02 	vstr	s1, [r7, #8]
 800214a:	ed87 1a01 	vstr	s2, [r7, #4]
 800214e:	74fb      	strb	r3, [r7, #19]
    int p_int = float_to_uint(p, P_MIN, P_MAX, 16);
 8002150:	4b2a      	ldr	r3, [pc, #168]	; (80021fc <pack_reply+0xc4>)
 8002152:	edd3 7a11 	vldr	s15, [r3, #68]	; 0x44
 8002156:	4b29      	ldr	r3, [pc, #164]	; (80021fc <pack_reply+0xc4>)
 8002158:	ed93 7a12 	vldr	s14, [r3, #72]	; 0x48
 800215c:	2010      	movs	r0, #16
 800215e:	eeb0 1a47 	vmov.f32	s2, s14
 8002162:	eef0 0a67 	vmov.f32	s1, s15
 8002166:	ed97 0a03 	vldr	s0, [r7, #12]
 800216a:	f002 fcfa 	bl	8004b62 <float_to_uint>
 800216e:	6278      	str	r0, [r7, #36]	; 0x24
    int v_int = float_to_uint(v, V_MIN, V_MAX, 12);
 8002170:	4b22      	ldr	r3, [pc, #136]	; (80021fc <pack_reply+0xc4>)
 8002172:	edd3 7a13 	vldr	s15, [r3, #76]	; 0x4c
 8002176:	4b21      	ldr	r3, [pc, #132]	; (80021fc <pack_reply+0xc4>)
 8002178:	ed93 7a14 	vldr	s14, [r3, #80]	; 0x50
 800217c:	200c      	movs	r0, #12
 800217e:	eeb0 1a47 	vmov.f32	s2, s14
 8002182:	eef0 0a67 	vmov.f32	s1, s15
 8002186:	ed97 0a02 	vldr	s0, [r7, #8]
 800218a:	f002 fcea 	bl	8004b62 <float_to_uint>
 800218e:	6238      	str	r0, [r7, #32]
    int t_int = float_to_uint(t, -T_MAX, T_MAX, 12);
 8002190:	4b1a      	ldr	r3, [pc, #104]	; (80021fc <pack_reply+0xc4>)
 8002192:	edd3 7a18 	vldr	s15, [r3, #96]	; 0x60
 8002196:	eef1 7a67 	vneg.f32	s15, s15
 800219a:	4b18      	ldr	r3, [pc, #96]	; (80021fc <pack_reply+0xc4>)
 800219c:	ed93 7a18 	vldr	s14, [r3, #96]	; 0x60
 80021a0:	200c      	movs	r0, #12
 80021a2:	eeb0 1a47 	vmov.f32	s2, s14
 80021a6:	eef0 0a67 	vmov.f32	s1, s15
 80021aa:	ed97 0a01 	vldr	s0, [r7, #4]
 80021ae:	f002 fcd8 	bl	8004b62 <float_to_uint>
 80021b2:	61f8      	str	r0, [r7, #28]
    msg->data[0] = id;
 80021b4:	697b      	ldr	r3, [r7, #20]
 80021b6:	7cfa      	ldrb	r2, [r7, #19]
 80021b8:	705a      	strb	r2, [r3, #1]
    msg->data[1] = p_int>>8;
 80021ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80021bc:	121b      	asrs	r3, r3, #8
 80021be:	b2da      	uxtb	r2, r3
 80021c0:	697b      	ldr	r3, [r7, #20]
 80021c2:	709a      	strb	r2, [r3, #2]
    msg->data[2] = p_int&0xFF;
 80021c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80021c6:	b2da      	uxtb	r2, r3
 80021c8:	697b      	ldr	r3, [r7, #20]
 80021ca:	70da      	strb	r2, [r3, #3]
    msg->data[3] = v_int>>4;
 80021cc:	6a3b      	ldr	r3, [r7, #32]
 80021ce:	111b      	asrs	r3, r3, #4
 80021d0:	b2da      	uxtb	r2, r3
 80021d2:	697b      	ldr	r3, [r7, #20]
 80021d4:	711a      	strb	r2, [r3, #4]
    msg->data[4] = ((v_int&0xF)<<4) + (t_int>>8);
 80021d6:	6a3b      	ldr	r3, [r7, #32]
 80021d8:	011b      	lsls	r3, r3, #4
 80021da:	b2da      	uxtb	r2, r3
 80021dc:	69fb      	ldr	r3, [r7, #28]
 80021de:	121b      	asrs	r3, r3, #8
 80021e0:	b2db      	uxtb	r3, r3
 80021e2:	4413      	add	r3, r2
 80021e4:	b2da      	uxtb	r2, r3
 80021e6:	697b      	ldr	r3, [r7, #20]
 80021e8:	715a      	strb	r2, [r3, #5]
    msg->data[5] = t_int&0xFF;
 80021ea:	69fb      	ldr	r3, [r7, #28]
 80021ec:	b2da      	uxtb	r2, r3
 80021ee:	697b      	ldr	r3, [r7, #20]
 80021f0:	719a      	strb	r2, [r3, #6]
    }
 80021f2:	bf00      	nop
 80021f4:	3728      	adds	r7, #40	; 0x28
 80021f6:	46bd      	mov	sp, r7
 80021f8:	bd80      	pop	{r7, pc}
 80021fa:	bf00      	nop
 80021fc:	20004d4c 	.word	0x20004d4c

08002200 <unpack_cmd>:
/// 3: [velocity[3-0], kp[11-8]]
/// 4: [kp[7-0]]
/// 5: [kd[11-4]]
/// 6: [kd[3-0], torque[11-8]]
/// 7: [torque[7-0]]
void unpack_cmd(CANRxMessage msg, float *commands){// ControllerStruct * controller){
 8002200:	b084      	sub	sp, #16
 8002202:	b590      	push	{r4, r7, lr}
 8002204:	b087      	sub	sp, #28
 8002206:	af00      	add	r7, sp, #0
 8002208:	f107 0428 	add.w	r4, r7, #40	; 0x28
 800220c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
        int p_int = (msg.data[0]<<8)|msg.data[1];
 8002210:	f897 3029 	ldrb.w	r3, [r7, #41]	; 0x29
 8002214:	021b      	lsls	r3, r3, #8
 8002216:	f897 202a 	ldrb.w	r2, [r7, #42]	; 0x2a
 800221a:	4313      	orrs	r3, r2
 800221c:	617b      	str	r3, [r7, #20]
        int v_int = (msg.data[2]<<4)|(msg.data[3]>>4);
 800221e:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8002222:	011b      	lsls	r3, r3, #4
 8002224:	f897 202c 	ldrb.w	r2, [r7, #44]	; 0x2c
 8002228:	0912      	lsrs	r2, r2, #4
 800222a:	b2d2      	uxtb	r2, r2
 800222c:	4313      	orrs	r3, r2
 800222e:	613b      	str	r3, [r7, #16]
        int kp_int = ((msg.data[3]&0xF)<<8)|msg.data[4];
 8002230:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8002234:	021b      	lsls	r3, r3, #8
 8002236:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 800223a:	f897 202d 	ldrb.w	r2, [r7, #45]	; 0x2d
 800223e:	4313      	orrs	r3, r2
 8002240:	60fb      	str	r3, [r7, #12]
        int kd_int = (msg.data[5]<<4)|(msg.data[6]>>4);
 8002242:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8002246:	011b      	lsls	r3, r3, #4
 8002248:	f897 202f 	ldrb.w	r2, [r7, #47]	; 0x2f
 800224c:	0912      	lsrs	r2, r2, #4
 800224e:	b2d2      	uxtb	r2, r2
 8002250:	4313      	orrs	r3, r2
 8002252:	60bb      	str	r3, [r7, #8]
        int t_int = ((msg.data[6]&0xF)<<8)|msg.data[7];
 8002254:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8002258:	021b      	lsls	r3, r3, #8
 800225a:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 800225e:	f897 2030 	ldrb.w	r2, [r7, #48]	; 0x30
 8002262:	4313      	orrs	r3, r2
 8002264:	607b      	str	r3, [r7, #4]

        commands[0] = uint_to_float(p_int, P_MIN, P_MAX, 16);
 8002266:	4b34      	ldr	r3, [pc, #208]	; (8002338 <unpack_cmd+0x138>)
 8002268:	edd3 7a11 	vldr	s15, [r3, #68]	; 0x44
 800226c:	4b32      	ldr	r3, [pc, #200]	; (8002338 <unpack_cmd+0x138>)
 800226e:	ed93 7a12 	vldr	s14, [r3, #72]	; 0x48
 8002272:	2110      	movs	r1, #16
 8002274:	eef0 0a47 	vmov.f32	s1, s14
 8002278:	eeb0 0a67 	vmov.f32	s0, s15
 800227c:	6978      	ldr	r0, [r7, #20]
 800227e:	f002 fca3 	bl	8004bc8 <uint_to_float>
 8002282:	eef0 7a40 	vmov.f32	s15, s0
 8002286:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002288:	edc3 7a00 	vstr	s15, [r3]
        commands[1] = uint_to_float(v_int, V_MIN, V_MAX, 12);
 800228c:	4b2a      	ldr	r3, [pc, #168]	; (8002338 <unpack_cmd+0x138>)
 800228e:	edd3 7a13 	vldr	s15, [r3, #76]	; 0x4c
 8002292:	4b29      	ldr	r3, [pc, #164]	; (8002338 <unpack_cmd+0x138>)
 8002294:	ed93 7a14 	vldr	s14, [r3, #80]	; 0x50
 8002298:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800229a:	1d1c      	adds	r4, r3, #4
 800229c:	210c      	movs	r1, #12
 800229e:	eef0 0a47 	vmov.f32	s1, s14
 80022a2:	eeb0 0a67 	vmov.f32	s0, s15
 80022a6:	6938      	ldr	r0, [r7, #16]
 80022a8:	f002 fc8e 	bl	8004bc8 <uint_to_float>
 80022ac:	eef0 7a40 	vmov.f32	s15, s0
 80022b0:	edc4 7a00 	vstr	s15, [r4]
        commands[2] = uint_to_float(kp_int, KP_MIN, KP_MAX, 12);
 80022b4:	4b20      	ldr	r3, [pc, #128]	; (8002338 <unpack_cmd+0x138>)
 80022b6:	edd3 7a15 	vldr	s15, [r3, #84]	; 0x54
 80022ba:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80022bc:	f103 0408 	add.w	r4, r3, #8
 80022c0:	210c      	movs	r1, #12
 80022c2:	eef0 0a67 	vmov.f32	s1, s15
 80022c6:	ed9f 0a1d 	vldr	s0, [pc, #116]	; 800233c <unpack_cmd+0x13c>
 80022ca:	68f8      	ldr	r0, [r7, #12]
 80022cc:	f002 fc7c 	bl	8004bc8 <uint_to_float>
 80022d0:	eef0 7a40 	vmov.f32	s15, s0
 80022d4:	edc4 7a00 	vstr	s15, [r4]
        commands[3] = uint_to_float(kd_int, KD_MIN, KD_MAX, 12);
 80022d8:	4b17      	ldr	r3, [pc, #92]	; (8002338 <unpack_cmd+0x138>)
 80022da:	edd3 7a16 	vldr	s15, [r3, #88]	; 0x58
 80022de:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80022e0:	f103 040c 	add.w	r4, r3, #12
 80022e4:	210c      	movs	r1, #12
 80022e6:	eef0 0a67 	vmov.f32	s1, s15
 80022ea:	ed9f 0a14 	vldr	s0, [pc, #80]	; 800233c <unpack_cmd+0x13c>
 80022ee:	68b8      	ldr	r0, [r7, #8]
 80022f0:	f002 fc6a 	bl	8004bc8 <uint_to_float>
 80022f4:	eef0 7a40 	vmov.f32	s15, s0
 80022f8:	edc4 7a00 	vstr	s15, [r4]
        commands[4] = uint_to_float(t_int, -T_MAX, T_MAX, 12);
 80022fc:	4b0e      	ldr	r3, [pc, #56]	; (8002338 <unpack_cmd+0x138>)
 80022fe:	edd3 7a18 	vldr	s15, [r3, #96]	; 0x60
 8002302:	eef1 7a67 	vneg.f32	s15, s15
 8002306:	4b0c      	ldr	r3, [pc, #48]	; (8002338 <unpack_cmd+0x138>)
 8002308:	ed93 7a18 	vldr	s14, [r3, #96]	; 0x60
 800230c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800230e:	f103 0410 	add.w	r4, r3, #16
 8002312:	210c      	movs	r1, #12
 8002314:	eef0 0a47 	vmov.f32	s1, s14
 8002318:	eeb0 0a67 	vmov.f32	s0, s15
 800231c:	6878      	ldr	r0, [r7, #4]
 800231e:	f002 fc53 	bl	8004bc8 <uint_to_float>
 8002322:	eef0 7a40 	vmov.f32	s15, s0
 8002326:	edc4 7a00 	vstr	s15, [r4]

//    printf("Received   ");
//    printf("%.3f  %.3f  %.3f  %.3f  %.3f",commands[0], commands[1], commands[2], commands[3], commands[4]);
//    printf("\n\r");
    }
 800232a:	bf00      	nop
 800232c:	371c      	adds	r7, #28
 800232e:	46bd      	mov	sp, r7
 8002330:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
 8002334:	b004      	add	sp, #16
 8002336:	4770      	bx	lr
 8002338:	20004d4c 	.word	0x20004d4c
 800233c:	00000000 	.word	0x00000000

08002340 <set_dtc>:
#include "position_sensor.h"
#include "math_ops.h"
#include "hw_config.h"
#include "user_config.h"

void set_dtc(ControllerStruct *controller){
 8002340:	b480      	push	{r7}
 8002342:	b087      	sub	sp, #28
 8002344:	af00      	add	r7, sp, #0
 8002346:	6078      	str	r0, [r7, #4]

	/* Invert duty cycle if that's how hardware is configured */

	float dtc_u = controller->dtc_u;
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800234c:	617b      	str	r3, [r7, #20]
	float dtc_v = controller->dtc_v;
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002352:	613b      	str	r3, [r7, #16]
	float dtc_w = controller->dtc_w;
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002358:	60fb      	str	r3, [r7, #12]

	if(INVERT_DTC){
		dtc_u = 1.0f - controller->dtc_u;
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	edd3 7a16 	vldr	s15, [r3, #88]	; 0x58
 8002360:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8002364:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002368:	edc7 7a05 	vstr	s15, [r7, #20]
		dtc_v = 1.0f - controller->dtc_v;
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	edd3 7a17 	vldr	s15, [r3, #92]	; 0x5c
 8002372:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8002376:	ee77 7a67 	vsub.f32	s15, s14, s15
 800237a:	edc7 7a04 	vstr	s15, [r7, #16]
		dtc_w = 1.0f - controller->dtc_w;
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	edd3 7a18 	vldr	s15, [r3, #96]	; 0x60
 8002384:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8002388:	ee77 7a67 	vsub.f32	s15, s14, s15
 800238c:	edc7 7a03 	vstr	s15, [r7, #12]
	}
	/* Handle phase order swapping so that voltage/current/torque match encoder direction */
	if(!PHASE_ORDER){
 8002390:	4b3b      	ldr	r3, [pc, #236]	; (8002480 <set_dtc+0x140>)
 8002392:	681b      	ldr	r3, [r3, #0]
 8002394:	2b00      	cmp	r3, #0
 8002396:	d136      	bne.n	8002406 <set_dtc+0xc6>
		__HAL_TIM_SET_COMPARE(&TIM_PWM, TIM_CH_U, ((TIM_PWM.Instance->ARR))*dtc_u);
 8002398:	4b3a      	ldr	r3, [pc, #232]	; (8002484 <set_dtc+0x144>)
 800239a:	681b      	ldr	r3, [r3, #0]
 800239c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800239e:	ee07 3a90 	vmov	s15, r3
 80023a2:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80023a6:	edd7 7a05 	vldr	s15, [r7, #20]
 80023aa:	ee67 7a27 	vmul.f32	s15, s14, s15
 80023ae:	4b35      	ldr	r3, [pc, #212]	; (8002484 <set_dtc+0x144>)
 80023b0:	681b      	ldr	r3, [r3, #0]
 80023b2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80023b6:	ee17 2a90 	vmov	r2, s15
 80023ba:	635a      	str	r2, [r3, #52]	; 0x34
		__HAL_TIM_SET_COMPARE(&TIM_PWM, TIM_CH_V, ((TIM_PWM.Instance->ARR))*dtc_v);
 80023bc:	4b31      	ldr	r3, [pc, #196]	; (8002484 <set_dtc+0x144>)
 80023be:	681b      	ldr	r3, [r3, #0]
 80023c0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80023c2:	ee07 3a90 	vmov	s15, r3
 80023c6:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80023ca:	edd7 7a04 	vldr	s15, [r7, #16]
 80023ce:	ee67 7a27 	vmul.f32	s15, s14, s15
 80023d2:	4b2c      	ldr	r3, [pc, #176]	; (8002484 <set_dtc+0x144>)
 80023d4:	681b      	ldr	r3, [r3, #0]
 80023d6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80023da:	ee17 2a90 	vmov	r2, s15
 80023de:	639a      	str	r2, [r3, #56]	; 0x38
		__HAL_TIM_SET_COMPARE(&TIM_PWM, TIM_CH_W, ((TIM_PWM.Instance->ARR))*dtc_w);
 80023e0:	4b28      	ldr	r3, [pc, #160]	; (8002484 <set_dtc+0x144>)
 80023e2:	681b      	ldr	r3, [r3, #0]
 80023e4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80023e6:	ee07 3a90 	vmov	s15, r3
 80023ea:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80023ee:	edd7 7a03 	vldr	s15, [r7, #12]
 80023f2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80023f6:	4b23      	ldr	r3, [pc, #140]	; (8002484 <set_dtc+0x144>)
 80023f8:	681b      	ldr	r3, [r3, #0]
 80023fa:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80023fe:	ee17 2a90 	vmov	r2, s15
 8002402:	63da      	str	r2, [r3, #60]	; 0x3c
	else{
		__HAL_TIM_SET_COMPARE(&TIM_PWM, TIM_CH_V, ((TIM_PWM.Instance->ARR))*dtc_u);
		__HAL_TIM_SET_COMPARE(&TIM_PWM, TIM_CH_U, ((TIM_PWM.Instance->ARR))*dtc_v);
		__HAL_TIM_SET_COMPARE(&TIM_PWM, TIM_CH_W, ((TIM_PWM.Instance->ARR))*dtc_w);
	}
}
 8002404:	e035      	b.n	8002472 <set_dtc+0x132>
		__HAL_TIM_SET_COMPARE(&TIM_PWM, TIM_CH_V, ((TIM_PWM.Instance->ARR))*dtc_u);
 8002406:	4b1f      	ldr	r3, [pc, #124]	; (8002484 <set_dtc+0x144>)
 8002408:	681b      	ldr	r3, [r3, #0]
 800240a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800240c:	ee07 3a90 	vmov	s15, r3
 8002410:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002414:	edd7 7a05 	vldr	s15, [r7, #20]
 8002418:	ee67 7a27 	vmul.f32	s15, s14, s15
 800241c:	4b19      	ldr	r3, [pc, #100]	; (8002484 <set_dtc+0x144>)
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002424:	ee17 2a90 	vmov	r2, s15
 8002428:	639a      	str	r2, [r3, #56]	; 0x38
		__HAL_TIM_SET_COMPARE(&TIM_PWM, TIM_CH_U, ((TIM_PWM.Instance->ARR))*dtc_v);
 800242a:	4b16      	ldr	r3, [pc, #88]	; (8002484 <set_dtc+0x144>)
 800242c:	681b      	ldr	r3, [r3, #0]
 800242e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002430:	ee07 3a90 	vmov	s15, r3
 8002434:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002438:	edd7 7a04 	vldr	s15, [r7, #16]
 800243c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002440:	4b10      	ldr	r3, [pc, #64]	; (8002484 <set_dtc+0x144>)
 8002442:	681b      	ldr	r3, [r3, #0]
 8002444:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002448:	ee17 2a90 	vmov	r2, s15
 800244c:	635a      	str	r2, [r3, #52]	; 0x34
		__HAL_TIM_SET_COMPARE(&TIM_PWM, TIM_CH_W, ((TIM_PWM.Instance->ARR))*dtc_w);
 800244e:	4b0d      	ldr	r3, [pc, #52]	; (8002484 <set_dtc+0x144>)
 8002450:	681b      	ldr	r3, [r3, #0]
 8002452:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002454:	ee07 3a90 	vmov	s15, r3
 8002458:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800245c:	edd7 7a03 	vldr	s15, [r7, #12]
 8002460:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002464:	4b07      	ldr	r3, [pc, #28]	; (8002484 <set_dtc+0x144>)
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800246c:	ee17 2a90 	vmov	r2, s15
 8002470:	63da      	str	r2, [r3, #60]	; 0x3c
}
 8002472:	bf00      	nop
 8002474:	371c      	adds	r7, #28
 8002476:	46bd      	mov	sp, r7
 8002478:	f85d 7b04 	ldr.w	r7, [sp], #4
 800247c:	4770      	bx	lr
 800247e:	bf00      	nop
 8002480:	20004e4c 	.word	0x20004e4c
 8002484:	20005104 	.word	0x20005104

08002488 <analog_sample>:

void analog_sample (ControllerStruct *controller){
 8002488:	b580      	push	{r7, lr}
 800248a:	b082      	sub	sp, #8
 800248c:	af00      	add	r7, sp, #0
 800248e:	6078      	str	r0, [r7, #4]
	/* Sample ADCs */
	/* Handle phase order swapping so that voltage/current/torque match encoder direction */
	if(!PHASE_ORDER){
 8002490:	4b41      	ldr	r3, [pc, #260]	; (8002598 <analog_sample+0x110>)
 8002492:	681b      	ldr	r3, [r3, #0]
 8002494:	2b00      	cmp	r3, #0
 8002496:	d112      	bne.n	80024be <analog_sample+0x36>
		controller->adc_a_raw = controller->ADC1_Val[0];
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	f8b3 32f8 	ldrh.w	r3, [r3, #760]	; 0x2f8
 800249e:	461a      	mov	r2, r3
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	605a      	str	r2, [r3, #4]
		controller->adc_b_raw = controller->ADC2_Val[0];
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	f8b3 32fe 	ldrh.w	r3, [r3, #766]	; 0x2fe
 80024aa:	461a      	mov	r2, r3
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	609a      	str	r2, [r3, #8]
		controller->adc_c_raw = controller->ADC2_Val[1];
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	f8b3 3300 	ldrh.w	r3, [r3, #768]	; 0x300
 80024b6:	461a      	mov	r2, r3
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	60da      	str	r2, [r3, #12]
 80024bc:	e011      	b.n	80024e2 <analog_sample+0x5a>
	}
	else{
		controller->adc_a_raw = controller->ADC2_Val[0];
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	f8b3 32fe 	ldrh.w	r3, [r3, #766]	; 0x2fe
 80024c4:	461a      	mov	r2, r3
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	605a      	str	r2, [r3, #4]
		controller->adc_b_raw = controller->ADC1_Val[0];
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	f8b3 32f8 	ldrh.w	r3, [r3, #760]	; 0x2f8
 80024d0:	461a      	mov	r2, r3
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	609a      	str	r2, [r3, #8]
		controller->adc_c_raw = controller->ADC2_Val[1];
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	f8b3 3300 	ldrh.w	r3, [r3, #768]	; 0x300
 80024dc:	461a      	mov	r2, r3
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	60da      	str	r2, [r3, #12]
	}
    HAL_ADC_Start_DMA(&hadc1, (uint32_t *)controller->ADC1_Val, 3);
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	f503 733e 	add.w	r3, r3, #760	; 0x2f8
 80024e8:	2203      	movs	r2, #3
 80024ea:	4619      	mov	r1, r3
 80024ec:	482b      	ldr	r0, [pc, #172]	; (800259c <analog_sample+0x114>)
 80024ee:	f004 f85d 	bl	80065ac <HAL_ADC_Start_DMA>
    HAL_ADC_Start_DMA(&hadc2, (uint32_t *)controller->ADC2_Val, 2);
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	f203 23fe 	addw	r3, r3, #766	; 0x2fe
 80024f8:	2202      	movs	r2, #2
 80024fa:	4619      	mov	r1, r3
 80024fc:	4828      	ldr	r0, [pc, #160]	; (80025a0 <analog_sample+0x118>)
 80024fe:	f004 f855 	bl	80065ac <HAL_ADC_Start_DMA>

	controller->adc_vbus_raw = controller->ADC1_Val[1];
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	f8b3 32fa 	ldrh.w	r3, [r3, #762]	; 0x2fa
 8002508:	461a      	mov	r2, r3
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	611a      	str	r2, [r3, #16]
	controller->v_bus = (float)controller->adc_vbus_raw*V_SCALE;
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	691b      	ldr	r3, [r3, #16]
 8002512:	ee07 3a90 	vmov	s15, r3
 8002516:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800251a:	ed9f 7a22 	vldr	s14, [pc, #136]	; 80025a4 <analog_sample+0x11c>
 800251e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	edc3 7a08 	vstr	s15, [r3, #32]

	controller->i_a = I_SCALE*(float)(controller->adc_a_raw - controller->adc_a_offset);    // Calculate phase currents from ADC readings
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	685a      	ldr	r2, [r3, #4]
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002532:	1ad3      	subs	r3, r2, r3
 8002534:	ee07 3a90 	vmov	s15, r3
 8002538:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800253c:	ed9f 7a1a 	vldr	s14, [pc, #104]	; 80025a8 <analog_sample+0x120>
 8002540:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	edc3 7a05 	vstr	s15, [r3, #20]
	controller->i_b = I_SCALE*(float)(controller->adc_b_raw - controller->adc_b_offset);
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	689a      	ldr	r2, [r3, #8]
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002554:	1ad3      	subs	r3, r2, r3
 8002556:	ee07 3a90 	vmov	s15, r3
 800255a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800255e:	ed9f 7a12 	vldr	s14, [pc, #72]	; 80025a8 <analog_sample+0x120>
 8002562:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	edc3 7a06 	vstr	s15, [r3, #24]
	controller->i_c = I_SCALE*(float)(controller->adc_c_raw - controller->adc_c_offset);
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	68da      	ldr	r2, [r3, #12]
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8002576:	1ad3      	subs	r3, r2, r3
 8002578:	ee07 3a90 	vmov	s15, r3
 800257c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002580:	ed9f 7a09 	vldr	s14, [pc, #36]	; 80025a8 <analog_sample+0x120>
 8002584:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	edc3 7a07 	vstr	s15, [r3, #28]

}
 800258e:	bf00      	nop
 8002590:	3708      	adds	r7, #8
 8002592:	46bd      	mov	sp, r7
 8002594:	bd80      	pop	{r7, pc}
 8002596:	bf00      	nop
 8002598:	20004e4c 	.word	0x20004e4c
 800259c:	2000021c 	.word	0x2000021c
 80025a0:	20000288 	.word	0x20000288
 80025a4:	3c092822 	.word	0x3c092822
 80025a8:	bcf0aa87 	.word	0xbcf0aa87

080025ac <abc>:

void abc( float theta, float d, float q, float *a, float *b, float *c){
 80025ac:	b580      	push	{r7, lr}
 80025ae:	b088      	sub	sp, #32
 80025b0:	af00      	add	r7, sp, #0
 80025b2:	ed87 0a05 	vstr	s0, [r7, #20]
 80025b6:	edc7 0a04 	vstr	s1, [r7, #16]
 80025ba:	ed87 1a03 	vstr	s2, [r7, #12]
 80025be:	60b8      	str	r0, [r7, #8]
 80025c0:	6079      	str	r1, [r7, #4]
 80025c2:	603a      	str	r2, [r7, #0]
    /* Inverse DQ0 Transform
    Phase current amplitude = lengh of dq vector
    i.e. iq = 1, id = 0, peak phase current of 1 */

    float cf = cos_lut(theta);
 80025c4:	ed97 0a05 	vldr	s0, [r7, #20]
 80025c8:	f002 fb6a 	bl	8004ca0 <cos_lut>
 80025cc:	ed87 0a07 	vstr	s0, [r7, #28]
    float sf = sin_lut(theta);
 80025d0:	ed97 0a05 	vldr	s0, [r7, #20]
 80025d4:	f002 fb2a 	bl	8004c2c <sin_lut>
 80025d8:	ed87 0a06 	vstr	s0, [r7, #24]

    *a = cf*d - sf*q;
 80025dc:	ed97 7a07 	vldr	s14, [r7, #28]
 80025e0:	edd7 7a04 	vldr	s15, [r7, #16]
 80025e4:	ee27 7a27 	vmul.f32	s14, s14, s15
 80025e8:	edd7 6a06 	vldr	s13, [r7, #24]
 80025ec:	edd7 7a03 	vldr	s15, [r7, #12]
 80025f0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80025f4:	ee77 7a67 	vsub.f32	s15, s14, s15
 80025f8:	68bb      	ldr	r3, [r7, #8]
 80025fa:	edc3 7a00 	vstr	s15, [r3]
    *b = (SQRT3_2*sf-.5f*cf)*d - (-SQRT3_2*cf-.5f*sf)*q;
 80025fe:	edd7 7a06 	vldr	s15, [r7, #24]
 8002602:	ed9f 7a2a 	vldr	s14, [pc, #168]	; 80026ac <abc+0x100>
 8002606:	ee27 7a87 	vmul.f32	s14, s15, s14
 800260a:	edd7 7a07 	vldr	s15, [r7, #28]
 800260e:	eef6 6a00 	vmov.f32	s13, #96	; 0x3f000000  0.5
 8002612:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8002616:	ee37 7a67 	vsub.f32	s14, s14, s15
 800261a:	edd7 7a04 	vldr	s15, [r7, #16]
 800261e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002622:	edd7 7a07 	vldr	s15, [r7, #28]
 8002626:	eddf 6a22 	vldr	s13, [pc, #136]	; 80026b0 <abc+0x104>
 800262a:	ee67 6aa6 	vmul.f32	s13, s15, s13
 800262e:	edd7 7a06 	vldr	s15, [r7, #24]
 8002632:	eeb6 6a00 	vmov.f32	s12, #96	; 0x3f000000  0.5
 8002636:	ee67 7a86 	vmul.f32	s15, s15, s12
 800263a:	ee76 6ae7 	vsub.f32	s13, s13, s15
 800263e:	edd7 7a03 	vldr	s15, [r7, #12]
 8002642:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002646:	ee77 7a67 	vsub.f32	s15, s14, s15
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	edc3 7a00 	vstr	s15, [r3]
    *c = (-SQRT3_2*sf-.5f*cf)*d - (SQRT3_2*cf-.5f*sf)*q;
 8002650:	edd7 7a06 	vldr	s15, [r7, #24]
 8002654:	ed9f 7a16 	vldr	s14, [pc, #88]	; 80026b0 <abc+0x104>
 8002658:	ee27 7a87 	vmul.f32	s14, s15, s14
 800265c:	edd7 7a07 	vldr	s15, [r7, #28]
 8002660:	eef6 6a00 	vmov.f32	s13, #96	; 0x3f000000  0.5
 8002664:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8002668:	ee37 7a67 	vsub.f32	s14, s14, s15
 800266c:	edd7 7a04 	vldr	s15, [r7, #16]
 8002670:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002674:	edd7 7a07 	vldr	s15, [r7, #28]
 8002678:	eddf 6a0c 	vldr	s13, [pc, #48]	; 80026ac <abc+0x100>
 800267c:	ee67 6aa6 	vmul.f32	s13, s15, s13
 8002680:	edd7 7a06 	vldr	s15, [r7, #24]
 8002684:	eeb6 6a00 	vmov.f32	s12, #96	; 0x3f000000  0.5
 8002688:	ee67 7a86 	vmul.f32	s15, s15, s12
 800268c:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8002690:	edd7 7a03 	vldr	s15, [r7, #12]
 8002694:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002698:	ee77 7a67 	vsub.f32	s15, s14, s15
 800269c:	683b      	ldr	r3, [r7, #0]
 800269e:	edc3 7a00 	vstr	s15, [r3]
    }
 80026a2:	bf00      	nop
 80026a4:	3720      	adds	r7, #32
 80026a6:	46bd      	mov	sp, r7
 80026a8:	bd80      	pop	{r7, pc}
 80026aa:	bf00      	nop
 80026ac:	3f5db3d7 	.word	0x3f5db3d7
 80026b0:	bf5db3d7 	.word	0xbf5db3d7

080026b4 <dq0>:


void dq0(float theta, float a, float b, float c, float *d, float *q){
 80026b4:	b580      	push	{r7, lr}
 80026b6:	b088      	sub	sp, #32
 80026b8:	af00      	add	r7, sp, #0
 80026ba:	ed87 0a05 	vstr	s0, [r7, #20]
 80026be:	edc7 0a04 	vstr	s1, [r7, #16]
 80026c2:	ed87 1a03 	vstr	s2, [r7, #12]
 80026c6:	edc7 1a02 	vstr	s3, [r7, #8]
 80026ca:	6078      	str	r0, [r7, #4]
 80026cc:	6039      	str	r1, [r7, #0]
    /* DQ0 Transform
    Phase current amplitude = lengh of dq vector
    i.e. iq = 1, id = 0, peak phase current of 1*/

    float cf = cos_lut(theta);
 80026ce:	ed97 0a05 	vldr	s0, [r7, #20]
 80026d2:	f002 fae5 	bl	8004ca0 <cos_lut>
 80026d6:	ed87 0a07 	vstr	s0, [r7, #28]
    float sf = sin_lut(theta);
 80026da:	ed97 0a05 	vldr	s0, [r7, #20]
 80026de:	f002 faa5 	bl	8004c2c <sin_lut>
 80026e2:	ed87 0a06 	vstr	s0, [r7, #24]

    *d = 0.6666667f*(cf*a + (SQRT3_2*sf-.5f*cf)*b + (-SQRT3_2*sf-.5f*cf)*c);   ///Faster DQ0 Transform
 80026e6:	ed97 7a07 	vldr	s14, [r7, #28]
 80026ea:	edd7 7a04 	vldr	s15, [r7, #16]
 80026ee:	ee27 7a27 	vmul.f32	s14, s14, s15
 80026f2:	edd7 7a06 	vldr	s15, [r7, #24]
 80026f6:	eddf 6a34 	vldr	s13, [pc, #208]	; 80027c8 <dq0+0x114>
 80026fa:	ee67 6aa6 	vmul.f32	s13, s15, s13
 80026fe:	edd7 7a07 	vldr	s15, [r7, #28]
 8002702:	eeb6 6a00 	vmov.f32	s12, #96	; 0x3f000000  0.5
 8002706:	ee67 7a86 	vmul.f32	s15, s15, s12
 800270a:	ee76 6ae7 	vsub.f32	s13, s13, s15
 800270e:	edd7 7a03 	vldr	s15, [r7, #12]
 8002712:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002716:	ee37 7a27 	vadd.f32	s14, s14, s15
 800271a:	edd7 7a06 	vldr	s15, [r7, #24]
 800271e:	eddf 6a2b 	vldr	s13, [pc, #172]	; 80027cc <dq0+0x118>
 8002722:	ee67 6aa6 	vmul.f32	s13, s15, s13
 8002726:	edd7 7a07 	vldr	s15, [r7, #28]
 800272a:	eeb6 6a00 	vmov.f32	s12, #96	; 0x3f000000  0.5
 800272e:	ee67 7a86 	vmul.f32	s15, s15, s12
 8002732:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8002736:	edd7 7a02 	vldr	s15, [r7, #8]
 800273a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800273e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002742:	ed9f 7a23 	vldr	s14, [pc, #140]	; 80027d0 <dq0+0x11c>
 8002746:	ee67 7a87 	vmul.f32	s15, s15, s14
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	edc3 7a00 	vstr	s15, [r3]
    *q = 0.6666667f*(-sf*a - (-SQRT3_2*cf-.5f*sf)*b - (SQRT3_2*cf-.5f*sf)*c);
 8002750:	edd7 7a06 	vldr	s15, [r7, #24]
 8002754:	eeb1 7a67 	vneg.f32	s14, s15
 8002758:	edd7 7a04 	vldr	s15, [r7, #16]
 800275c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002760:	edd7 7a07 	vldr	s15, [r7, #28]
 8002764:	eddf 6a19 	vldr	s13, [pc, #100]	; 80027cc <dq0+0x118>
 8002768:	ee67 6aa6 	vmul.f32	s13, s15, s13
 800276c:	edd7 7a06 	vldr	s15, [r7, #24]
 8002770:	eeb6 6a00 	vmov.f32	s12, #96	; 0x3f000000  0.5
 8002774:	ee67 7a86 	vmul.f32	s15, s15, s12
 8002778:	ee76 6ae7 	vsub.f32	s13, s13, s15
 800277c:	edd7 7a03 	vldr	s15, [r7, #12]
 8002780:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002784:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002788:	edd7 7a07 	vldr	s15, [r7, #28]
 800278c:	eddf 6a0e 	vldr	s13, [pc, #56]	; 80027c8 <dq0+0x114>
 8002790:	ee67 6aa6 	vmul.f32	s13, s15, s13
 8002794:	edd7 7a06 	vldr	s15, [r7, #24]
 8002798:	eeb6 6a00 	vmov.f32	s12, #96	; 0x3f000000  0.5
 800279c:	ee67 7a86 	vmul.f32	s15, s15, s12
 80027a0:	ee76 6ae7 	vsub.f32	s13, s13, s15
 80027a4:	edd7 7a02 	vldr	s15, [r7, #8]
 80027a8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80027ac:	ee77 7a67 	vsub.f32	s15, s14, s15
 80027b0:	ed9f 7a07 	vldr	s14, [pc, #28]	; 80027d0 <dq0+0x11c>
 80027b4:	ee67 7a87 	vmul.f32	s15, s15, s14
 80027b8:	683b      	ldr	r3, [r7, #0]
 80027ba:	edc3 7a00 	vstr	s15, [r3]

    }
 80027be:	bf00      	nop
 80027c0:	3720      	adds	r7, #32
 80027c2:	46bd      	mov	sp, r7
 80027c4:	bd80      	pop	{r7, pc}
 80027c6:	bf00      	nop
 80027c8:	3f5db3d7 	.word	0x3f5db3d7
 80027cc:	bf5db3d7 	.word	0xbf5db3d7
 80027d0:	3f2aaaab 	.word	0x3f2aaaab

080027d4 <svm>:

void svm(float v_max, float u, float v, float w, float *dtc_u, float *dtc_v, float *dtc_w){
 80027d4:	b580      	push	{r7, lr}
 80027d6:	ed2d 8b02 	vpush	{d8}
 80027da:	b08a      	sub	sp, #40	; 0x28
 80027dc:	af00      	add	r7, sp, #0
 80027de:	ed87 0a07 	vstr	s0, [r7, #28]
 80027e2:	edc7 0a06 	vstr	s1, [r7, #24]
 80027e6:	ed87 1a05 	vstr	s2, [r7, #20]
 80027ea:	edc7 1a04 	vstr	s3, [r7, #16]
 80027ee:	60f8      	str	r0, [r7, #12]
 80027f0:	60b9      	str	r1, [r7, #8]
 80027f2:	607a      	str	r2, [r7, #4]
    /* Space Vector Modulation
     u,v,w amplitude = v_bus for full modulation depth */

    float v_offset = (fminf3(u, v, w) + fmaxf3(u, v, w))*0.5f;
 80027f4:	ed97 1a04 	vldr	s2, [r7, #16]
 80027f8:	edd7 0a05 	vldr	s1, [r7, #20]
 80027fc:	ed97 0a06 	vldr	s0, [r7, #24]
 8002800:	f002 f932 	bl	8004a68 <fminf3>
 8002804:	eeb0 8a40 	vmov.f32	s16, s0
 8002808:	ed97 1a04 	vldr	s2, [r7, #16]
 800280c:	edd7 0a05 	vldr	s1, [r7, #20]
 8002810:	ed97 0a06 	vldr	s0, [r7, #24]
 8002814:	f002 f8f4 	bl	8004a00 <fmaxf3>
 8002818:	eef0 7a40 	vmov.f32	s15, s0
 800281c:	ee78 7a27 	vadd.f32	s15, s16, s15
 8002820:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8002824:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002828:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
    float v_midpoint = .5f*(DTC_MAX+DTC_MIN);
 800282c:	4b41      	ldr	r3, [pc, #260]	; (8002934 <svm+0x160>)
 800282e:	623b      	str	r3, [r7, #32]

    *dtc_u = fast_fminf(fast_fmaxf((.5f*(u -v_offset)*OVERMODULATION/v_max + v_midpoint ), DTC_MIN), DTC_MAX);
 8002830:	ed97 7a06 	vldr	s14, [r7, #24]
 8002834:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8002838:	ee77 7a67 	vsub.f32	s15, s14, s15
 800283c:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8002840:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002844:	ed9f 7a3c 	vldr	s14, [pc, #240]	; 8002938 <svm+0x164>
 8002848:	ee67 6a87 	vmul.f32	s13, s15, s14
 800284c:	edd7 7a07 	vldr	s15, [r7, #28]
 8002850:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002854:	edd7 7a08 	vldr	s15, [r7, #32]
 8002858:	ee77 7a27 	vadd.f32	s15, s14, s15
 800285c:	eddf 0a37 	vldr	s1, [pc, #220]	; 800293c <svm+0x168>
 8002860:	eeb0 0a67 	vmov.f32	s0, s15
 8002864:	f002 f894 	bl	8004990 <fast_fmaxf>
 8002868:	eef0 7a40 	vmov.f32	s15, s0
 800286c:	eddf 0a34 	vldr	s1, [pc, #208]	; 8002940 <svm+0x16c>
 8002870:	eeb0 0a67 	vmov.f32	s0, s15
 8002874:	f002 f8a8 	bl	80049c8 <fast_fminf>
 8002878:	eef0 7a40 	vmov.f32	s15, s0
 800287c:	68fb      	ldr	r3, [r7, #12]
 800287e:	edc3 7a00 	vstr	s15, [r3]
    *dtc_v = fast_fminf(fast_fmaxf((.5f*(v -v_offset)*OVERMODULATION/v_max + v_midpoint ), DTC_MIN), DTC_MAX);
 8002882:	ed97 7a05 	vldr	s14, [r7, #20]
 8002886:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 800288a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800288e:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8002892:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002896:	ed9f 7a28 	vldr	s14, [pc, #160]	; 8002938 <svm+0x164>
 800289a:	ee67 6a87 	vmul.f32	s13, s15, s14
 800289e:	edd7 7a07 	vldr	s15, [r7, #28]
 80028a2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80028a6:	edd7 7a08 	vldr	s15, [r7, #32]
 80028aa:	ee77 7a27 	vadd.f32	s15, s14, s15
 80028ae:	eddf 0a23 	vldr	s1, [pc, #140]	; 800293c <svm+0x168>
 80028b2:	eeb0 0a67 	vmov.f32	s0, s15
 80028b6:	f002 f86b 	bl	8004990 <fast_fmaxf>
 80028ba:	eef0 7a40 	vmov.f32	s15, s0
 80028be:	eddf 0a20 	vldr	s1, [pc, #128]	; 8002940 <svm+0x16c>
 80028c2:	eeb0 0a67 	vmov.f32	s0, s15
 80028c6:	f002 f87f 	bl	80049c8 <fast_fminf>
 80028ca:	eef0 7a40 	vmov.f32	s15, s0
 80028ce:	68bb      	ldr	r3, [r7, #8]
 80028d0:	edc3 7a00 	vstr	s15, [r3]
    *dtc_w = fast_fminf(fast_fmaxf((.5f*(w -v_offset)*OVERMODULATION/v_max + v_midpoint ), DTC_MIN), DTC_MAX);
 80028d4:	ed97 7a04 	vldr	s14, [r7, #16]
 80028d8:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 80028dc:	ee77 7a67 	vsub.f32	s15, s14, s15
 80028e0:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 80028e4:	ee67 7a87 	vmul.f32	s15, s15, s14
 80028e8:	ed9f 7a13 	vldr	s14, [pc, #76]	; 8002938 <svm+0x164>
 80028ec:	ee67 6a87 	vmul.f32	s13, s15, s14
 80028f0:	edd7 7a07 	vldr	s15, [r7, #28]
 80028f4:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80028f8:	edd7 7a08 	vldr	s15, [r7, #32]
 80028fc:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002900:	eddf 0a0e 	vldr	s1, [pc, #56]	; 800293c <svm+0x168>
 8002904:	eeb0 0a67 	vmov.f32	s0, s15
 8002908:	f002 f842 	bl	8004990 <fast_fmaxf>
 800290c:	eef0 7a40 	vmov.f32	s15, s0
 8002910:	eddf 0a0b 	vldr	s1, [pc, #44]	; 8002940 <svm+0x16c>
 8002914:	eeb0 0a67 	vmov.f32	s0, s15
 8002918:	f002 f856 	bl	80049c8 <fast_fminf>
 800291c:	eef0 7a40 	vmov.f32	s15, s0
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	edc3 7a00 	vstr	s15, [r3]

    }
 8002926:	bf00      	nop
 8002928:	3728      	adds	r7, #40	; 0x28
 800292a:	46bd      	mov	sp, r7
 800292c:	ecbd 8b02 	vpop	{d8}
 8002930:	bd80      	pop	{r7, pc}
 8002932:	bf00      	nop
 8002934:	3ef0a3d7 	.word	0x3ef0a3d7
 8002938:	3f933333 	.word	0x3f933333
 800293c:	00000000 	.word	0x00000000
 8002940:	3f70a3d7 	.word	0x3f70a3d7

08002944 <zero_current>:

void zero_current(ControllerStruct *controller){
 8002944:	b580      	push	{r7, lr}
 8002946:	b088      	sub	sp, #32
 8002948:	af00      	add	r7, sp, #0
 800294a:	6078      	str	r0, [r7, #4]
	/* Measure zero-current ADC offset */

    int adc_a_offset = 0;
 800294c:	2300      	movs	r3, #0
 800294e:	61fb      	str	r3, [r7, #28]
    int adc_b_offset = 0;
 8002950:	2300      	movs	r3, #0
 8002952:	61bb      	str	r3, [r7, #24]
    int adc_c_offset = 0;
 8002954:	2300      	movs	r3, #0
 8002956:	617b      	str	r3, [r7, #20]
    int n = 1000;
 8002958:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800295c:	60fb      	str	r3, [r7, #12]
    controller->dtc_u = 0.f;
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	f04f 0200 	mov.w	r2, #0
 8002964:	659a      	str	r2, [r3, #88]	; 0x58
    controller->dtc_v = 0.f;
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	f04f 0200 	mov.w	r2, #0
 800296c:	65da      	str	r2, [r3, #92]	; 0x5c
    controller->dtc_w = 0.f;
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	f04f 0200 	mov.w	r2, #0
 8002974:	661a      	str	r2, [r3, #96]	; 0x60
    set_dtc(controller);
 8002976:	6878      	ldr	r0, [r7, #4]
 8002978:	f7ff fce2 	bl	8002340 <set_dtc>

    for (int i = 0; i<n; i++){               // Average n samples
 800297c:	2300      	movs	r3, #0
 800297e:	613b      	str	r3, [r7, #16]
 8002980:	e014      	b.n	80029ac <zero_current+0x68>
    	analog_sample(controller);
 8002982:	6878      	ldr	r0, [r7, #4]
 8002984:	f7ff fd80 	bl	8002488 <analog_sample>
    	adc_a_offset += controller->adc_a_raw;
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	685b      	ldr	r3, [r3, #4]
 800298c:	69fa      	ldr	r2, [r7, #28]
 800298e:	4413      	add	r3, r2
 8002990:	61fb      	str	r3, [r7, #28]
    	adc_b_offset += controller->adc_b_raw;
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	689b      	ldr	r3, [r3, #8]
 8002996:	69ba      	ldr	r2, [r7, #24]
 8002998:	4413      	add	r3, r2
 800299a:	61bb      	str	r3, [r7, #24]
    	adc_c_offset += controller->adc_c_raw;
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	68db      	ldr	r3, [r3, #12]
 80029a0:	697a      	ldr	r2, [r7, #20]
 80029a2:	4413      	add	r3, r2
 80029a4:	617b      	str	r3, [r7, #20]
    for (int i = 0; i<n; i++){               // Average n samples
 80029a6:	693b      	ldr	r3, [r7, #16]
 80029a8:	3301      	adds	r3, #1
 80029aa:	613b      	str	r3, [r7, #16]
 80029ac:	693a      	ldr	r2, [r7, #16]
 80029ae:	68fb      	ldr	r3, [r7, #12]
 80029b0:	429a      	cmp	r2, r3
 80029b2:	dbe6      	blt.n	8002982 <zero_current+0x3e>
     }
    controller->adc_a_offset = adc_a_offset/n;
 80029b4:	69fa      	ldr	r2, [r7, #28]
 80029b6:	68fb      	ldr	r3, [r7, #12]
 80029b8:	fb92 f2f3 	sdiv	r2, r2, r3
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    controller->adc_b_offset = adc_b_offset/n;
 80029c2:	69ba      	ldr	r2, [r7, #24]
 80029c4:	68fb      	ldr	r3, [r7, #12]
 80029c6:	fb92 f2f3 	sdiv	r2, r2, r3
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
    controller->adc_c_offset = adc_c_offset/n;
 80029d0:	697a      	ldr	r2, [r7, #20]
 80029d2:	68fb      	ldr	r3, [r7, #12]
 80029d4:	fb92 f2f3 	sdiv	r2, r2, r3
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98

    }
 80029de:	bf00      	nop
 80029e0:	3720      	adds	r7, #32
 80029e2:	46bd      	mov	sp, r7
 80029e4:	bd80      	pop	{r7, pc}
	...

080029e8 <init_controller_params>:

void init_controller_params(ControllerStruct *controller){
 80029e8:	b580      	push	{r7, lr}
 80029ea:	b084      	sub	sp, #16
 80029ec:	af00      	add	r7, sp, #0
 80029ee:	6078      	str	r0, [r7, #4]

	controller->ki_d = KI_D;
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	4a42      	ldr	r2, [pc, #264]	; (8002afc <init_controller_params+0x114>)
 80029f4:	679a      	str	r2, [r3, #120]	; 0x78
    controller->ki_q = KI_Q;
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	4a40      	ldr	r2, [pc, #256]	; (8002afc <init_controller_params+0x114>)
 80029fa:	67da      	str	r2, [r3, #124]	; 0x7c
    controller->k_d = K_SCALE*I_BW;
 80029fc:	4b40      	ldr	r3, [pc, #256]	; (8002b00 <init_controller_params+0x118>)
 80029fe:	edd3 7a02 	vldr	s15, [r3, #8]
 8002a02:	ed9f 7a40 	vldr	s14, [pc, #256]	; 8002b04 <init_controller_params+0x11c>
 8002a06:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	edc3 7a1c 	vstr	s15, [r3, #112]	; 0x70
    controller->k_q = K_SCALE*I_BW;
 8002a10:	4b3b      	ldr	r3, [pc, #236]	; (8002b00 <init_controller_params+0x118>)
 8002a12:	edd3 7a02 	vldr	s15, [r3, #8]
 8002a16:	ed9f 7a3b 	vldr	s14, [pc, #236]	; 8002b04 <init_controller_params+0x11c>
 8002a1a:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	edc3 7a1d 	vstr	s15, [r3, #116]	; 0x74
    controller->alpha = 1.0f - 1.0f/(1.0f - DT*I_BW*TWO_PI_F);
 8002a24:	4b36      	ldr	r3, [pc, #216]	; (8002b00 <init_controller_params+0x118>)
 8002a26:	edd3 7a02 	vldr	s15, [r3, #8]
 8002a2a:	ed9f 7a37 	vldr	s14, [pc, #220]	; 8002b08 <init_controller_params+0x120>
 8002a2e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002a32:	ed9f 7a36 	vldr	s14, [pc, #216]	; 8002b0c <init_controller_params+0x124>
 8002a36:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002a3a:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8002a3e:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002a42:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8002a46:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002a4a:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8002a4e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	edc3 7a21 	vstr	s15, [r3, #132]	; 0x84
    controller->ki_fw = .1f*controller->ki_d;
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	edd3 7a1e 	vldr	s15, [r3, #120]	; 0x78
 8002a5e:	ed9f 7a2c 	vldr	s14, [pc, #176]	; 8002b10 <init_controller_params+0x128>
 8002a62:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	edc3 7a20 	vstr	s15, [r3, #128]	; 0x80
    controller->phase_order = PHASE_ORDER;
 8002a6c:	4b29      	ldr	r3, [pc, #164]	; (8002b14 <init_controller_params+0x12c>)
 8002a6e:	681a      	ldr	r2, [r3, #0]
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
    for(int i = 0; i<128; i++)	// Approximate duty cycle linearization
 8002a76:	2300      	movs	r3, #0
 8002a78:	60fb      	str	r3, [r7, #12]
 8002a7a:	e036      	b.n	8002aea <init_controller_params+0x102>
    {
        controller->inverter_tab[i] = 1.0f + 1.2f*exp(-0.0078125f*i/.032f);
 8002a7c:	68fb      	ldr	r3, [r7, #12]
 8002a7e:	ee07 3a90 	vmov	s15, r3
 8002a82:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002a86:	ed9f 7a24 	vldr	s14, [pc, #144]	; 8002b18 <init_controller_params+0x130>
 8002a8a:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002a8e:	ed9f 7a23 	vldr	s14, [pc, #140]	; 8002b1c <init_controller_params+0x134>
 8002a92:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8002a96:	ee16 0a90 	vmov	r0, s13
 8002a9a:	f7fd fd7d 	bl	8000598 <__aeabi_f2d>
 8002a9e:	4602      	mov	r2, r0
 8002aa0:	460b      	mov	r3, r1
 8002aa2:	ec43 2b10 	vmov	d0, r2, r3
 8002aa6:	f010 fd07 	bl	80134b8 <exp>
 8002aaa:	ec51 0b10 	vmov	r0, r1, d0
 8002aae:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002ab2:	4b1b      	ldr	r3, [pc, #108]	; (8002b20 <init_controller_params+0x138>)
 8002ab4:	f7fd fdc8 	bl	8000648 <__aeabi_dmul>
 8002ab8:	4602      	mov	r2, r0
 8002aba:	460b      	mov	r3, r1
 8002abc:	4610      	mov	r0, r2
 8002abe:	4619      	mov	r1, r3
 8002ac0:	f04f 0200 	mov.w	r2, #0
 8002ac4:	4b17      	ldr	r3, [pc, #92]	; (8002b24 <init_controller_params+0x13c>)
 8002ac6:	f7fd fc09 	bl	80002dc <__adddf3>
 8002aca:	4602      	mov	r2, r0
 8002acc:	460b      	mov	r3, r1
 8002ace:	4610      	mov	r0, r2
 8002ad0:	4619      	mov	r1, r3
 8002ad2:	f7fe f8b1 	bl	8000c38 <__aeabi_d2f>
 8002ad6:	4601      	mov	r1, r0
 8002ad8:	687a      	ldr	r2, [r7, #4]
 8002ada:	68fb      	ldr	r3, [r7, #12]
 8002adc:	333c      	adds	r3, #60	; 0x3c
 8002ade:	009b      	lsls	r3, r3, #2
 8002ae0:	4413      	add	r3, r2
 8002ae2:	6019      	str	r1, [r3, #0]
    for(int i = 0; i<128; i++)	// Approximate duty cycle linearization
 8002ae4:	68fb      	ldr	r3, [r7, #12]
 8002ae6:	3301      	adds	r3, #1
 8002ae8:	60fb      	str	r3, [r7, #12]
 8002aea:	68fb      	ldr	r3, [r7, #12]
 8002aec:	2b7f      	cmp	r3, #127	; 0x7f
 8002aee:	ddc5      	ble.n	8002a7c <init_controller_params+0x94>
    }
}
 8002af0:	bf00      	nop
 8002af2:	bf00      	nop
 8002af4:	3710      	adds	r7, #16
 8002af6:	46bd      	mov	sp, r7
 8002af8:	bd80      	pop	{r7, pc}
 8002afa:	bf00      	nop
 8002afc:	3d3851ec 	.word	0x3d3851ec
 8002b00:	20004d4c 	.word	0x20004d4c
 8002b04:	38d1b717 	.word	0x38d1b717
 8002b08:	388bcf64 	.word	0x388bcf64
 8002b0c:	40c90fdb 	.word	0x40c90fdb
 8002b10:	3dcccccd 	.word	0x3dcccccd
 8002b14:	20004e4c 	.word	0x20004e4c
 8002b18:	bc000000 	.word	0xbc000000
 8002b1c:	3d03126f 	.word	0x3d03126f
 8002b20:	3ff33333 	.word	0x3ff33333
 8002b24:	3ff00000 	.word	0x3ff00000

08002b28 <reset_foc>:

void reset_foc(ControllerStruct *controller){
 8002b28:	b480      	push	{r7}
 8002b2a:	b083      	sub	sp, #12
 8002b2c:	af00      	add	r7, sp, #0
 8002b2e:	6078      	str	r0, [r7, #4]
	TIM_PWM.Instance->CCR3 = ((TIM_PWM.Instance->ARR))*(0.5f);
 8002b30:	4b36      	ldr	r3, [pc, #216]	; (8002c0c <reset_foc+0xe4>)
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b36:	ee07 3a90 	vmov	s15, r3
 8002b3a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002b3e:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8002b42:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002b46:	4b31      	ldr	r3, [pc, #196]	; (8002c0c <reset_foc+0xe4>)
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002b4e:	ee17 2a90 	vmov	r2, s15
 8002b52:	63da      	str	r2, [r3, #60]	; 0x3c
	TIM_PWM.Instance->CCR1 = ((TIM_PWM.Instance->ARR))*(0.5f);
 8002b54:	4b2d      	ldr	r3, [pc, #180]	; (8002c0c <reset_foc+0xe4>)
 8002b56:	681b      	ldr	r3, [r3, #0]
 8002b58:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b5a:	ee07 3a90 	vmov	s15, r3
 8002b5e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002b62:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8002b66:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002b6a:	4b28      	ldr	r3, [pc, #160]	; (8002c0c <reset_foc+0xe4>)
 8002b6c:	681b      	ldr	r3, [r3, #0]
 8002b6e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002b72:	ee17 2a90 	vmov	r2, s15
 8002b76:	635a      	str	r2, [r3, #52]	; 0x34
	TIM_PWM.Instance->CCR2 = ((TIM_PWM.Instance->ARR))*(0.5f);
 8002b78:	4b24      	ldr	r3, [pc, #144]	; (8002c0c <reset_foc+0xe4>)
 8002b7a:	681b      	ldr	r3, [r3, #0]
 8002b7c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b7e:	ee07 3a90 	vmov	s15, r3
 8002b82:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002b86:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8002b8a:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002b8e:	4b1f      	ldr	r3, [pc, #124]	; (8002c0c <reset_foc+0xe4>)
 8002b90:	681b      	ldr	r3, [r3, #0]
 8002b92:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002b96:	ee17 2a90 	vmov	r2, s15
 8002b9a:	639a      	str	r2, [r3, #56]	; 0x38
    controller->i_d_des = 0;
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	f04f 0200 	mov.w	r2, #0
 8002ba2:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
    controller->i_q_des = 0;
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	f04f 0200 	mov.w	r2, #0
 8002bac:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
    controller->i_d = 0;
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	f04f 0200 	mov.w	r2, #0
 8002bb6:	63da      	str	r2, [r3, #60]	; 0x3c
    controller->i_q = 0;
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	f04f 0200 	mov.w	r2, #0
 8002bbe:	641a      	str	r2, [r3, #64]	; 0x40
    controller->i_q_filt = 0;
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	f04f 0200 	mov.w	r2, #0
 8002bc6:	645a      	str	r2, [r3, #68]	; 0x44
    controller->q_int = 0;
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	f04f 0200 	mov.w	r2, #0
 8002bce:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    controller->d_int = 0;
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	f04f 0200 	mov.w	r2, #0
 8002bd8:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
    controller->v_q = 0;
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	f04f 0200 	mov.w	r2, #0
 8002be2:	655a      	str	r2, [r3, #84]	; 0x54
    controller->v_d = 0;
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	f04f 0200 	mov.w	r2, #0
 8002bea:	651a      	str	r2, [r3, #80]	; 0x50
    controller->fw_int = 0;
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	f04f 0200 	mov.w	r2, #0
 8002bf2:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
    controller->otw_flag = 0;
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	2200      	movs	r2, #0
 8002bfa:	f8c3 20e8 	str.w	r2, [r3, #232]	; 0xe8

    }
 8002bfe:	bf00      	nop
 8002c00:	370c      	adds	r7, #12
 8002c02:	46bd      	mov	sp, r7
 8002c04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c08:	4770      	bx	lr
 8002c0a:	bf00      	nop
 8002c0c:	20005104 	.word	0x20005104

08002c10 <commutate>:


}

void commutate(ControllerStruct *controller, EncoderStruct *encoder)
{
 8002c10:	b580      	push	{r7, lr}
 8002c12:	b088      	sub	sp, #32
 8002c14:	af00      	add	r7, sp, #0
 8002c16:	6078      	str	r0, [r7, #4]
 8002c18:	6039      	str	r1, [r7, #0]
	/* Do Field Oriented Control */

		controller->theta_elec = encoder->elec_angle;
 8002c1a:	683b      	ldr	r3, [r7, #0]
 8002c1c:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	62da      	str	r2, [r3, #44]	; 0x2c
		controller->dtheta_elec = encoder->elec_velocity;
 8002c22:	683b      	ldr	r3, [r7, #0]
 8002c24:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	635a      	str	r2, [r3, #52]	; 0x34
		controller->dtheta_mech = encoder->velocity/GR;
 8002c2a:	683b      	ldr	r3, [r7, #0]
 8002c2c:	edd3 6a18 	vldr	s13, [r3, #96]	; 0x60
 8002c30:	4bd7      	ldr	r3, [pc, #860]	; (8002f90 <commutate+0x380>)
 8002c32:	ed93 7a0f 	vldr	s14, [r3, #60]	; 0x3c
 8002c36:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	edc3 7a0c 	vstr	s15, [r3, #48]	; 0x30
		controller->theta_mech = encoder->angle_multiturn[0]/GR;
 8002c40:	683b      	ldr	r3, [r7, #0]
 8002c42:	edd3 6a03 	vldr	s13, [r3, #12]
 8002c46:	4bd2      	ldr	r3, [pc, #840]	; (8002f90 <commutate+0x380>)
 8002c48:	ed93 7a0f 	vldr	s14, [r3, #60]	; 0x3c
 8002c4c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	edc3 7a0a 	vstr	s15, [r3, #40]	; 0x28

       /// Commutation  ///
       dq0(controller->theta_elec, controller->i_a, controller->i_b, controller->i_c, &controller->i_d, &controller->i_q);    //dq0 transform on currents - 3.8 us
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	edd3 7a0b 	vldr	s15, [r3, #44]	; 0x2c
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	ed93 7a05 	vldr	s14, [r3, #20]
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	edd3 6a06 	vldr	s13, [r3, #24]
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	ed93 6a07 	vldr	s12, [r3, #28]
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	f103 023c 	add.w	r2, r3, #60	; 0x3c
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	3340      	adds	r3, #64	; 0x40
 8002c78:	4619      	mov	r1, r3
 8002c7a:	4610      	mov	r0, r2
 8002c7c:	eef0 1a46 	vmov.f32	s3, s12
 8002c80:	eeb0 1a66 	vmov.f32	s2, s13
 8002c84:	eef0 0a47 	vmov.f32	s1, s14
 8002c88:	eeb0 0a67 	vmov.f32	s0, s15
 8002c8c:	f7ff fd12 	bl	80026b4 <dq0>

       controller->i_q_filt = (1.0f-CURRENT_FILT_ALPHA)*controller->i_q_filt + CURRENT_FILT_ALPHA*controller->i_q;	// these aren't used for control but are sometimes nice for debugging
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	edd3 7a11 	vldr	s15, [r3, #68]	; 0x44
 8002c96:	ed9f 7abf 	vldr	s14, [pc, #764]	; 8002f94 <commutate+0x384>
 8002c9a:	ee27 7a87 	vmul.f32	s14, s15, s14
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	edd3 7a10 	vldr	s15, [r3, #64]	; 0x40
 8002ca4:	eddf 6abc 	vldr	s13, [pc, #752]	; 8002f98 <commutate+0x388>
 8002ca8:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8002cac:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	edc3 7a11 	vstr	s15, [r3, #68]	; 0x44
       controller->i_d_filt = (1.0f-CURRENT_FILT_ALPHA)*controller->i_d_filt + CURRENT_FILT_ALPHA*controller->i_d;
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	edd3 7a12 	vldr	s15, [r3, #72]	; 0x48
 8002cbc:	ed9f 7ab5 	vldr	s14, [pc, #724]	; 8002f94 <commutate+0x384>
 8002cc0:	ee27 7a87 	vmul.f32	s14, s15, s14
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	edd3 7a0f 	vldr	s15, [r3, #60]	; 0x3c
 8002cca:	eddf 6ab3 	vldr	s13, [pc, #716]	; 8002f98 <commutate+0x388>
 8002cce:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8002cd2:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	edc3 7a12 	vstr	s15, [r3, #72]	; 0x48
       controller->v_bus_filt = (1.0f-VBUS_FILT_ALPHA)*controller->v_bus_filt + VBUS_FILT_ALPHA*controller->v_bus;	// used for voltage saturation
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 8002ce2:	ed9f 7aae 	vldr	s14, [pc, #696]	; 8002f9c <commutate+0x38c>
 8002ce6:	ee27 7a87 	vmul.f32	s14, s15, s14
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	edd3 7a08 	vldr	s15, [r3, #32]
 8002cf0:	eddf 6aab 	vldr	s13, [pc, #684]	; 8002fa0 <commutate+0x390>
 8002cf4:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8002cf8:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	edc3 7a09 	vstr	s15, [r3, #36]	; 0x24

       controller->v_max = OVERMODULATION*controller->v_bus_filt*(DTC_MAX-DTC_MIN)*SQRT1_3;
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 8002d08:	ed9f 7aa6 	vldr	s14, [pc, #664]	; 8002fa4 <commutate+0x394>
 8002d0c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002d10:	ed9f 7aa5 	vldr	s14, [pc, #660]	; 8002fa8 <commutate+0x398>
 8002d14:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002d18:	ed9f 7aa4 	vldr	s14, [pc, #656]	; 8002fac <commutate+0x39c>
 8002d1c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	edc3 7a37 	vstr	s15, [r3, #220]	; 0xdc
       controller->i_max = I_MAX; //I_MAX*(!controller->otw_flag) + I_MAX_CONT*controller->otw_flag;
 8002d26:	4b9a      	ldr	r3, [pc, #616]	; (8002f90 <commutate+0x380>)
 8002d28:	68da      	ldr	r2, [r3, #12]
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	f8c3 20ec 	str.w	r2, [r3, #236]	; 0xec

       limit_norm(&controller->i_d_des, &controller->i_q_des, controller->i_max);	// 2.3 us
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	f103 02a0 	add.w	r2, r3, #160	; 0xa0
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	f103 01a4 	add.w	r1, r3, #164	; 0xa4
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	edd3 7a3b 	vldr	s15, [r3, #236]	; 0xec
 8002d42:	eeb0 0a67 	vmov.f32	s0, s15
 8002d46:	4610      	mov	r0, r2
 8002d48:	f001 fec2 	bl	8004ad0 <limit_norm>

       /// PI Controller ///
       float i_d_error = controller->i_d_des - controller->i_d;
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	ed93 7a28 	vldr	s14, [r3, #160]	; 0xa0
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	edd3 7a0f 	vldr	s15, [r3, #60]	; 0x3c
 8002d58:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002d5c:	edc7 7a07 	vstr	s15, [r7, #28]
       float i_q_error = controller->i_q_des - controller->i_q;
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	ed93 7a29 	vldr	s14, [r3, #164]	; 0xa4
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	edd3 7a10 	vldr	s15, [r3, #64]	; 0x40
 8002d6c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002d70:	edc7 7a06 	vstr	s15, [r7, #24]


       // Calculate decoupling feed-forward voltages //
       float v_d_ff = 0.0f;//-controller->dtheta_elec*L_Q*controller->i_q;
 8002d74:	f04f 0300 	mov.w	r3, #0
 8002d78:	617b      	str	r3, [r7, #20]
       float v_q_ff = 0.0f;//controller->dtheta_elec*L_D*controller->i_d;
 8002d7a:	f04f 0300 	mov.w	r3, #0
 8002d7e:	613b      	str	r3, [r7, #16]

       controller->v_d = controller->k_d*i_d_error + controller->d_int + v_d_ff;
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	ed93 7a1c 	vldr	s14, [r3, #112]	; 0x70
 8002d86:	edd7 7a07 	vldr	s15, [r7, #28]
 8002d8a:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	edd3 7a22 	vldr	s15, [r3, #136]	; 0x88
 8002d94:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002d98:	edd7 7a05 	vldr	s15, [r7, #20]
 8002d9c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	edc3 7a14 	vstr	s15, [r3, #80]	; 0x50

       controller->v_d = fast_fmaxf(fast_fminf(controller->v_d, controller->v_max), -controller->v_max);
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	edd3 7a14 	vldr	s15, [r3, #80]	; 0x50
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	ed93 7a37 	vldr	s14, [r3, #220]	; 0xdc
 8002db2:	eef0 0a47 	vmov.f32	s1, s14
 8002db6:	eeb0 0a67 	vmov.f32	s0, s15
 8002dba:	f001 fe05 	bl	80049c8 <fast_fminf>
 8002dbe:	eeb0 7a40 	vmov.f32	s14, s0
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	edd3 7a37 	vldr	s15, [r3, #220]	; 0xdc
 8002dc8:	eef1 7a67 	vneg.f32	s15, s15
 8002dcc:	eef0 0a67 	vmov.f32	s1, s15
 8002dd0:	eeb0 0a47 	vmov.f32	s0, s14
 8002dd4:	f001 fddc 	bl	8004990 <fast_fmaxf>
 8002dd8:	eef0 7a40 	vmov.f32	s15, s0
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	edc3 7a14 	vstr	s15, [r3, #80]	; 0x50

       controller->d_int += controller->k_d*controller->ki_d*i_d_error;
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	ed93 7a22 	vldr	s14, [r3, #136]	; 0x88
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	edd3 6a1c 	vldr	s13, [r3, #112]	; 0x70
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	edd3 7a1e 	vldr	s15, [r3, #120]	; 0x78
 8002df4:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8002df8:	edd7 7a07 	vldr	s15, [r7, #28]
 8002dfc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002e00:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	edc3 7a22 	vstr	s15, [r3, #136]	; 0x88
       controller->d_int = fast_fmaxf(fast_fminf(controller->d_int, controller->v_max), -controller->v_max);
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	edd3 7a22 	vldr	s15, [r3, #136]	; 0x88
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	ed93 7a37 	vldr	s14, [r3, #220]	; 0xdc
 8002e16:	eef0 0a47 	vmov.f32	s1, s14
 8002e1a:	eeb0 0a67 	vmov.f32	s0, s15
 8002e1e:	f001 fdd3 	bl	80049c8 <fast_fminf>
 8002e22:	eeb0 7a40 	vmov.f32	s14, s0
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	edd3 7a37 	vldr	s15, [r3, #220]	; 0xdc
 8002e2c:	eef1 7a67 	vneg.f32	s15, s15
 8002e30:	eef0 0a67 	vmov.f32	s1, s15
 8002e34:	eeb0 0a47 	vmov.f32	s0, s14
 8002e38:	f001 fdaa 	bl	8004990 <fast_fmaxf>
 8002e3c:	eef0 7a40 	vmov.f32	s15, s0
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	edc3 7a22 	vstr	s15, [r3, #136]	; 0x88
       float vq_max = sqrtf(controller->v_max*controller->v_max - controller->v_d*controller->v_d);
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	ed93 7a37 	vldr	s14, [r3, #220]	; 0xdc
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	edd3 7a37 	vldr	s15, [r3, #220]	; 0xdc
 8002e52:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	edd3 6a14 	vldr	s13, [r3, #80]	; 0x50
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	edd3 7a14 	vldr	s15, [r3, #80]	; 0x50
 8002e62:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002e66:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002e6a:	eeb0 0a67 	vmov.f32	s0, s15
 8002e6e:	f010 fbb9 	bl	80135e4 <sqrtf>
 8002e72:	ed87 0a03 	vstr	s0, [r7, #12]

       controller->v_q = controller->k_q*i_q_error + controller->q_int + v_q_ff;
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	ed93 7a1d 	vldr	s14, [r3, #116]	; 0x74
 8002e7c:	edd7 7a06 	vldr	s15, [r7, #24]
 8002e80:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	edd3 7a23 	vldr	s15, [r3, #140]	; 0x8c
 8002e8a:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002e8e:	edd7 7a04 	vldr	s15, [r7, #16]
 8002e92:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	edc3 7a15 	vstr	s15, [r3, #84]	; 0x54
       controller->q_int += controller->k_q*controller->ki_q*i_q_error;
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	ed93 7a23 	vldr	s14, [r3, #140]	; 0x8c
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	edd3 6a1d 	vldr	s13, [r3, #116]	; 0x74
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	edd3 7a1f 	vldr	s15, [r3, #124]	; 0x7c
 8002eae:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8002eb2:	edd7 7a06 	vldr	s15, [r7, #24]
 8002eb6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002eba:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	edc3 7a23 	vstr	s15, [r3, #140]	; 0x8c
       controller->q_int = fast_fmaxf(fast_fminf(controller->q_int, controller->v_max), -controller->v_max);
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	edd3 7a23 	vldr	s15, [r3, #140]	; 0x8c
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	ed93 7a37 	vldr	s14, [r3, #220]	; 0xdc
 8002ed0:	eef0 0a47 	vmov.f32	s1, s14
 8002ed4:	eeb0 0a67 	vmov.f32	s0, s15
 8002ed8:	f001 fd76 	bl	80049c8 <fast_fminf>
 8002edc:	eeb0 7a40 	vmov.f32	s14, s0
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	edd3 7a37 	vldr	s15, [r3, #220]	; 0xdc
 8002ee6:	eef1 7a67 	vneg.f32	s15, s15
 8002eea:	eef0 0a67 	vmov.f32	s1, s15
 8002eee:	eeb0 0a47 	vmov.f32	s0, s14
 8002ef2:	f001 fd4d 	bl	8004990 <fast_fmaxf>
 8002ef6:	eef0 7a40 	vmov.f32	s15, s0
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	edc3 7a23 	vstr	s15, [r3, #140]	; 0x8c
       controller->v_ref = sqrtf(controller->v_d*controller->v_d + controller->v_q*controller->v_q);
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	ed93 7a14 	vldr	s14, [r3, #80]	; 0x50
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	edd3 7a14 	vldr	s15, [r3, #80]	; 0x50
 8002f0c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	edd3 6a15 	vldr	s13, [r3, #84]	; 0x54
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	edd3 7a15 	vldr	s15, [r3, #84]	; 0x54
 8002f1c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002f20:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002f24:	eeb0 0a67 	vmov.f32	s0, s15
 8002f28:	f010 fb5c 	bl	80135e4 <sqrtf>
 8002f2c:	eef0 7a40 	vmov.f32	s15, s0
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	edc3 7a38 	vstr	s15, [r3, #224]	; 0xe0
       controller->v_q = fast_fmaxf(fast_fminf(controller->v_q, vq_max), -vq_max);
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	edd3 7a15 	vldr	s15, [r3, #84]	; 0x54
 8002f3c:	edd7 0a03 	vldr	s1, [r7, #12]
 8002f40:	eeb0 0a67 	vmov.f32	s0, s15
 8002f44:	f001 fd40 	bl	80049c8 <fast_fminf>
 8002f48:	eeb0 7a40 	vmov.f32	s14, s0
 8002f4c:	edd7 7a03 	vldr	s15, [r7, #12]
 8002f50:	eef1 7a67 	vneg.f32	s15, s15
 8002f54:	eef0 0a67 	vmov.f32	s1, s15
 8002f58:	eeb0 0a47 	vmov.f32	s0, s14
 8002f5c:	f001 fd18 	bl	8004990 <fast_fmaxf>
 8002f60:	eef0 7a40 	vmov.f32	s15, s0
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	edc3 7a15 	vstr	s15, [r3, #84]	; 0x54

       limit_norm(&controller->v_d, &controller->v_q, controller->v_max);
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	f103 0250 	add.w	r2, r3, #80	; 0x50
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	f103 0154 	add.w	r1, r3, #84	; 0x54
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	edd3 7a37 	vldr	s15, [r3, #220]	; 0xdc
 8002f7c:	eeb0 0a67 	vmov.f32	s0, s15
 8002f80:	4610      	mov	r0, r2
 8002f82:	f001 fda5 	bl	8004ad0 <limit_norm>

       abc(controller->theta_elec + 1.5f*DT*controller->dtheta_elec, controller->v_d, controller->v_q, &controller->v_u, &controller->v_v, &controller->v_w); //inverse dq0 transform on voltages
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	ed93 7a0b 	vldr	s14, [r3, #44]	; 0x2c
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	e011      	b.n	8002fb4 <commutate+0x3a4>
 8002f90:	20004d4c 	.word	0x20004d4c
 8002f94:	3f7d70a4 	.word	0x3f7d70a4
 8002f98:	3c23d70a 	.word	0x3c23d70a
 8002f9c:	3f666666 	.word	0x3f666666
 8002fa0:	3dcccccd 	.word	0x3dcccccd
 8002fa4:	3f933333 	.word	0x3f933333
 8002fa8:	3f70a3d7 	.word	0x3f70a3d7
 8002fac:	3f13cd3a 	.word	0x3f13cd3a
 8002fb0:	38d1b716 	.word	0x38d1b716
 8002fb4:	edd3 7a0d 	vldr	s15, [r3, #52]	; 0x34
 8002fb8:	ed5f 6a03 	vldr	s13, [pc, #-12]	; 8002fb0 <commutate+0x3a0>
 8002fbc:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8002fc0:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	ed93 7a14 	vldr	s14, [r3, #80]	; 0x50
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	edd3 6a15 	vldr	s13, [r3, #84]	; 0x54
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	f103 0064 	add.w	r0, r3, #100	; 0x64
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	f103 0168 	add.w	r1, r3, #104	; 0x68
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	336c      	adds	r3, #108	; 0x6c
 8002fe0:	461a      	mov	r2, r3
 8002fe2:	eeb0 1a66 	vmov.f32	s2, s13
 8002fe6:	eef0 0a47 	vmov.f32	s1, s14
 8002fea:	eeb0 0a67 	vmov.f32	s0, s15
 8002fee:	f7ff fadd 	bl	80025ac <abc>
       svm(controller->v_max, controller->v_u, controller->v_v, controller->v_w, &controller->dtc_u, &controller->dtc_v, &controller->dtc_w); //space vector modulation
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	edd3 7a37 	vldr	s15, [r3, #220]	; 0xdc
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	ed93 7a19 	vldr	s14, [r3, #100]	; 0x64
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	edd3 6a1a 	vldr	s13, [r3, #104]	; 0x68
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	ed93 6a1b 	vldr	s12, [r3, #108]	; 0x6c
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	f103 0058 	add.w	r0, r3, #88	; 0x58
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	f103 015c 	add.w	r1, r3, #92	; 0x5c
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	3360      	adds	r3, #96	; 0x60
 800301a:	461a      	mov	r2, r3
 800301c:	eef0 1a46 	vmov.f32	s3, s12
 8003020:	eeb0 1a66 	vmov.f32	s2, s13
 8003024:	eef0 0a47 	vmov.f32	s1, s14
 8003028:	eeb0 0a67 	vmov.f32	s0, s15
 800302c:	f7ff fbd2 	bl	80027d4 <svm>
       set_dtc(controller);
 8003030:	6878      	ldr	r0, [r7, #4]
 8003032:	f7ff f985 	bl	8002340 <set_dtc>

    }
 8003036:	bf00      	nop
 8003038:	3720      	adds	r7, #32
 800303a:	46bd      	mov	sp, r7
 800303c:	bd80      	pop	{r7, pc}
 800303e:	bf00      	nop

08003040 <torque_control>:
void torque_control(ControllerStruct *controller){
 8003040:	b480      	push	{r7}
 8003042:	b085      	sub	sp, #20
 8003044:	af00      	add	r7, sp, #0
 8003046:	6078      	str	r0, [r7, #4]

    float torque_des = controller->kp*(controller->p_des - controller->theta_mech) + controller->t_ff + controller->kd*(controller->v_des - controller->dtheta_mech);
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	ed93 7a34 	vldr	s14, [r3, #208]	; 0xd0
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	edd3 6a32 	vldr	s13, [r3, #200]	; 0xc8
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 800305a:	ee76 7ae7 	vsub.f32	s15, s13, s15
 800305e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	edd3 7a36 	vldr	s15, [r3, #216]	; 0xd8
 8003068:	ee37 7a27 	vadd.f32	s14, s14, s15
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	edd3 6a35 	vldr	s13, [r3, #212]	; 0xd4
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	ed93 6a33 	vldr	s12, [r3, #204]	; 0xcc
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	edd3 7a0c 	vldr	s15, [r3, #48]	; 0x30
 800307e:	ee76 7a67 	vsub.f32	s15, s12, s15
 8003082:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003086:	ee77 7a27 	vadd.f32	s15, s14, s15
 800308a:	edc7 7a03 	vstr	s15, [r7, #12]
    controller->i_q_des = torque_des/(KT*GR);
 800308e:	4b0d      	ldr	r3, [pc, #52]	; (80030c4 <torque_control+0x84>)
 8003090:	ed93 7a0c 	vldr	s14, [r3, #48]	; 0x30
 8003094:	4b0b      	ldr	r3, [pc, #44]	; (80030c4 <torque_control+0x84>)
 8003096:	edd3 7a0f 	vldr	s15, [r3, #60]	; 0x3c
 800309a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800309e:	edd7 6a03 	vldr	s13, [r7, #12]
 80030a2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	edc3 7a29 	vstr	s15, [r3, #164]	; 0xa4
    controller->i_d_des = 0.0f;
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	f04f 0200 	mov.w	r2, #0
 80030b2:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0

}
 80030b6:	bf00      	nop
 80030b8:	3714      	adds	r7, #20
 80030ba:	46bd      	mov	sp, r7
 80030bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030c0:	4770      	bx	lr
 80030c2:	bf00      	nop
 80030c4:	20004d4c 	.word	0x20004d4c

080030c8 <zero_commands>:



void zero_commands(ControllerStruct * controller){
 80030c8:	b480      	push	{r7}
 80030ca:	b083      	sub	sp, #12
 80030cc:	af00      	add	r7, sp, #0
 80030ce:	6078      	str	r0, [r7, #4]
	controller->t_ff = 0;
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	f04f 0200 	mov.w	r2, #0
 80030d6:	f8c3 20d8 	str.w	r2, [r3, #216]	; 0xd8
	controller->kp = 0;
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	f04f 0200 	mov.w	r2, #0
 80030e0:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
	controller->kd = 0;
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	f04f 0200 	mov.w	r2, #0
 80030ea:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
	controller->p_des = 0;
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	f04f 0200 	mov.w	r2, #0
 80030f4:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
	controller->v_des = 0;
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	f04f 0200 	mov.w	r2, #0
 80030fe:	f8c3 20cc 	str.w	r2, [r3, #204]	; 0xcc
	controller->i_q_des = 0;
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	f04f 0200 	mov.w	r2, #0
 8003108:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
}
 800310c:	bf00      	nop
 800310e:	370c      	adds	r7, #12
 8003110:	46bd      	mov	sp, r7
 8003112:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003116:	4770      	bx	lr

08003118 <run_fsm>:
#include "foc.h"
#include "math_ops.h"
#include "position_sensor.h"
#include "gatedrive.h"

 void run_fsm(FSMStruct * fsmstate){
 8003118:	b5f0      	push	{r4, r5, r6, r7, lr}
 800311a:	b085      	sub	sp, #20
 800311c:	af02      	add	r7, sp, #8
 800311e:	6078      	str	r0, [r7, #4]
	 /* run_fsm is run every commutation interrupt cycle */
	 /* state transition management */
	 if(fsmstate->next_state != fsmstate->state){
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	785a      	ldrb	r2, [r3, #1]
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	781b      	ldrb	r3, [r3, #0]
 8003128:	429a      	cmp	r2, r3
 800312a:	d00d      	beq.n	8003148 <run_fsm+0x30>
//		 printf("trans %i %i \r\n",fsmstate->state, fsmstate->next_state);
		 fsm_exit_state(fsmstate);		// safely exit the old state
 800312c:	6878      	ldr	r0, [r7, #4]
 800312e:	f000 f927 	bl	8003380 <fsm_exit_state>
		 if(fsmstate->ready){			// if the previous state is ready, enter the new state
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	78db      	ldrb	r3, [r3, #3]
 8003136:	2b00      	cmp	r3, #0
 8003138:	d006      	beq.n	8003148 <run_fsm+0x30>
			 fsmstate->state = fsmstate->next_state;
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	785a      	ldrb	r2, [r3, #1]
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	701a      	strb	r2, [r3, #0]
			 fsm_enter_state(fsmstate);
 8003142:	6878      	ldr	r0, [r7, #4]
 8003144:	f000 f8c2 	bl	80032cc <fsm_enter_state>
		 }

	 }

	 switch(fsmstate->state){
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	781b      	ldrb	r3, [r3, #0]
 800314c:	2b06      	cmp	r3, #6
 800314e:	f200 80a9 	bhi.w	80032a4 <run_fsm+0x18c>
 8003152:	a201      	add	r2, pc, #4	; (adr r2, 8003158 <run_fsm+0x40>)
 8003154:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003158:	080032a3 	.word	0x080032a3
 800315c:	08003175 	.word	0x08003175
 8003160:	0800325d 	.word	0x0800325d
 8003164:	080032a5 	.word	0x080032a5
 8003168:	080032a3 	.word	0x080032a3
 800316c:	08003299 	.word	0x08003299
 8003170:	080032a3 	.word	0x080032a3
		 case MENU_MODE:
			 break;

		 case CALIBRATION_MODE:
			 if(!comm_encoder_cal.done_ordering){
 8003174:	4b4d      	ldr	r3, [pc, #308]	; (80032ac <run_fsm+0x194>)
 8003176:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800317a:	2b00      	cmp	r3, #0
 800317c:	d108      	bne.n	8003190 <run_fsm+0x78>
				 order_phases(&comm_encoder, &controller, &comm_encoder_cal, controller.loop_count);
 800317e:	4b4c      	ldr	r3, [pc, #304]	; (80032b0 <run_fsm+0x198>)
 8003180:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8003184:	4a49      	ldr	r2, [pc, #292]	; (80032ac <run_fsm+0x194>)
 8003186:	494a      	ldr	r1, [pc, #296]	; (80032b0 <run_fsm+0x198>)
 8003188:	484a      	ldr	r0, [pc, #296]	; (80032b4 <run_fsm+0x19c>)
 800318a:	f7fe f949 	bl	8001420 <order_phases>
//				HAL_Delay(10);
//				zero_current(&controller);
//				HAL_Delay(100);
			 }

			 break;
 800318e:	e089      	b.n	80032a4 <run_fsm+0x18c>
			 else if(!comm_encoder_cal.done_cal){
 8003190:	4b46      	ldr	r3, [pc, #280]	; (80032ac <run_fsm+0x194>)
 8003192:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 8003196:	2b00      	cmp	r3, #0
 8003198:	d108      	bne.n	80031ac <run_fsm+0x94>
				 calibrate_encoder(&comm_encoder, &controller, &comm_encoder_cal, controller.loop_count);
 800319a:	4b45      	ldr	r3, [pc, #276]	; (80032b0 <run_fsm+0x198>)
 800319c:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 80031a0:	4a42      	ldr	r2, [pc, #264]	; (80032ac <run_fsm+0x194>)
 80031a2:	4943      	ldr	r1, [pc, #268]	; (80032b0 <run_fsm+0x198>)
 80031a4:	4843      	ldr	r0, [pc, #268]	; (80032b4 <run_fsm+0x19c>)
 80031a6:	f7fe fa53 	bl	8001650 <calibrate_encoder>
			 break;
 80031aa:	e07b      	b.n	80032a4 <run_fsm+0x18c>
				 E_ZERO = comm_encoder_cal.ezero;
 80031ac:	4b3f      	ldr	r3, [pc, #252]	; (80032ac <run_fsm+0x194>)
 80031ae:	69db      	ldr	r3, [r3, #28]
 80031b0:	4a41      	ldr	r2, [pc, #260]	; (80032b8 <run_fsm+0x1a0>)
 80031b2:	6113      	str	r3, [r2, #16]
				 printf("E_ZERO: %d  PP: %.3f %f\r\n", E_ZERO, PPAIRS, TWO_PI_F*fmodf((PPAIRS*(float)(-E_ZERO))/((float)ENC_CPR), 1.0f));
 80031b4:	4b40      	ldr	r3, [pc, #256]	; (80032b8 <run_fsm+0x1a0>)
 80031b6:	691e      	ldr	r6, [r3, #16]
 80031b8:	4b40      	ldr	r3, [pc, #256]	; (80032bc <run_fsm+0x1a4>)
 80031ba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80031bc:	4618      	mov	r0, r3
 80031be:	f7fd f9eb 	bl	8000598 <__aeabi_f2d>
 80031c2:	4604      	mov	r4, r0
 80031c4:	460d      	mov	r5, r1
 80031c6:	4b3d      	ldr	r3, [pc, #244]	; (80032bc <run_fsm+0x1a4>)
 80031c8:	ed93 7a0a 	vldr	s14, [r3, #40]	; 0x28
 80031cc:	4b3a      	ldr	r3, [pc, #232]	; (80032b8 <run_fsm+0x1a0>)
 80031ce:	691b      	ldr	r3, [r3, #16]
 80031d0:	425b      	negs	r3, r3
 80031d2:	ee07 3a90 	vmov	s15, r3
 80031d6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80031da:	ee67 7a27 	vmul.f32	s15, s14, s15
 80031de:	eddf 6a38 	vldr	s13, [pc, #224]	; 80032c0 <run_fsm+0x1a8>
 80031e2:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80031e6:	eef7 0a00 	vmov.f32	s1, #112	; 0x3f800000  1.0
 80031ea:	eeb0 0a47 	vmov.f32	s0, s14
 80031ee:	f010 f9ab 	bl	8013548 <fmodf>
 80031f2:	eef0 7a40 	vmov.f32	s15, s0
 80031f6:	ed9f 7a33 	vldr	s14, [pc, #204]	; 80032c4 <run_fsm+0x1ac>
 80031fa:	ee67 7a87 	vmul.f32	s15, s15, s14
 80031fe:	ee17 0a90 	vmov	r0, s15
 8003202:	f7fd f9c9 	bl	8000598 <__aeabi_f2d>
 8003206:	4602      	mov	r2, r0
 8003208:	460b      	mov	r3, r1
 800320a:	e9cd 2300 	strd	r2, r3, [sp]
 800320e:	4622      	mov	r2, r4
 8003210:	462b      	mov	r3, r5
 8003212:	4631      	mov	r1, r6
 8003214:	482c      	ldr	r0, [pc, #176]	; (80032c8 <run_fsm+0x1b0>)
 8003216:	f00c fc01 	bl	800fa1c <iprintf>
				 memcpy(&comm_encoder.offset_lut, comm_encoder_cal.lut_arr, sizeof(comm_encoder.offset_lut));
 800321a:	4b26      	ldr	r3, [pc, #152]	; (80032b4 <run_fsm+0x19c>)
 800321c:	4a23      	ldr	r2, [pc, #140]	; (80032ac <run_fsm+0x194>)
 800321e:	f502 4280 	add.w	r2, r2, #16384	; 0x4000
 8003222:	33d8      	adds	r3, #216	; 0xd8
 8003224:	f102 012c 	add.w	r1, r2, #44	; 0x2c
 8003228:	f44f 7280 	mov.w	r2, #256	; 0x100
 800322c:	4618      	mov	r0, r3
 800322e:	f00b ff5b 	bl	800f0e8 <memcpy>
				 memcpy(&ENCODER_LUT, comm_encoder_cal.lut_arr, sizeof(comm_encoder_cal.lut_arr));
 8003232:	4b21      	ldr	r3, [pc, #132]	; (80032b8 <run_fsm+0x1a0>)
 8003234:	4a1d      	ldr	r2, [pc, #116]	; (80032ac <run_fsm+0x194>)
 8003236:	f502 4280 	add.w	r2, r2, #16384	; 0x4000
 800323a:	3318      	adds	r3, #24
 800323c:	f102 012c 	add.w	r1, r2, #44	; 0x2c
 8003240:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003244:	4618      	mov	r0, r3
 8003246:	f00b ff4f 	bl	800f0e8 <memcpy>
				 store_eeprom_regs();
 800324a:	f002 fd2f 	bl	8005cac <store_eeprom_regs>
				 load_eeprom_regs();
 800324e:	f002 fd3b 	bl	8005cc8 <load_eeprom_regs>
				 update_fsm(fsmstate, 27);
 8003252:	211b      	movs	r1, #27
 8003254:	6878      	ldr	r0, [r7, #4]
 8003256:	f000 f8d9 	bl	800340c <update_fsm>
			 break;
 800325a:	e023      	b.n	80032a4 <run_fsm+0x18c>

		 case MOTOR_MODE:
			 /* If CAN has timed out, reset all commands */
			 if((CAN_TIMEOUT > 0 ) && (controller.timeout > CAN_TIMEOUT)){
 800325c:	4b16      	ldr	r3, [pc, #88]	; (80032b8 <run_fsm+0x1a0>)
 800325e:	68db      	ldr	r3, [r3, #12]
 8003260:	2b00      	cmp	r3, #0
 8003262:	dd0a      	ble.n	800327a <run_fsm+0x162>
 8003264:	4b12      	ldr	r3, [pc, #72]	; (80032b0 <run_fsm+0x198>)
 8003266:	f8d3 20b4 	ldr.w	r2, [r3, #180]	; 0xb4
 800326a:	4b13      	ldr	r3, [pc, #76]	; (80032b8 <run_fsm+0x1a0>)
 800326c:	68db      	ldr	r3, [r3, #12]
 800326e:	429a      	cmp	r2, r3
 8003270:	dd03      	ble.n	800327a <run_fsm+0x162>
				 zero_commands(&controller);
 8003272:	480f      	ldr	r0, [pc, #60]	; (80032b0 <run_fsm+0x198>)
 8003274:	f7ff ff28 	bl	80030c8 <zero_commands>
 8003278:	e002      	b.n	8003280 <run_fsm+0x168>
			 }
			 /* Otherwise, commutate */
			 else{
				 torque_control(&controller);
 800327a:	480d      	ldr	r0, [pc, #52]	; (80032b0 <run_fsm+0x198>)
 800327c:	f7ff fee0 	bl	8003040 <torque_control>
//				 field_weaken(&controller);
			 }
			 commutate(&controller, &comm_encoder);
 8003280:	490c      	ldr	r1, [pc, #48]	; (80032b4 <run_fsm+0x19c>)
 8003282:	480b      	ldr	r0, [pc, #44]	; (80032b0 <run_fsm+0x198>)
 8003284:	f7ff fcc4 	bl	8002c10 <commutate>
			 controller.timeout ++;
 8003288:	4b09      	ldr	r3, [pc, #36]	; (80032b0 <run_fsm+0x198>)
 800328a:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 800328e:	3301      	adds	r3, #1
 8003290:	4a07      	ldr	r2, [pc, #28]	; (80032b0 <run_fsm+0x198>)
 8003292:	f8c2 30b4 	str.w	r3, [r2, #180]	; 0xb4
			 break;
 8003296:	e005      	b.n	80032a4 <run_fsm+0x18c>

		 case SETUP_MODE:
			 break;

		 case ENCODER_MODE:
			 ps_print(&comm_encoder, 100);
 8003298:	2164      	movs	r1, #100	; 0x64
 800329a:	4806      	ldr	r0, [pc, #24]	; (80032b4 <run_fsm+0x19c>)
 800329c:	f001 ffca 	bl	8005234 <ps_print>
			 break;
 80032a0:	e000      	b.n	80032a4 <run_fsm+0x18c>
			 break;
 80032a2:	bf00      	nop

		 case INIT_TEMP_MODE:
			 break;
	 }

 }
 80032a4:	bf00      	nop
 80032a6:	370c      	adds	r7, #12
 80032a8:	46bd      	mov	sp, r7
 80032aa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80032ac:	200009c0 	.word	0x200009c0
 80032b0:	200004c8 	.word	0x200004c8
 80032b4:	200007e0 	.word	0x200007e0
 80032b8:	20004e4c 	.word	0x20004e4c
 80032bc:	20004d4c 	.word	0x20004d4c
 80032c0:	45800000 	.word	0x45800000
 80032c4:	40c90fdb 	.word	0x40c90fdb
 80032c8:	08013d68 	.word	0x08013d68

080032cc <fsm_enter_state>:

 void fsm_enter_state(FSMStruct * fsmstate){
 80032cc:	b580      	push	{r7, lr}
 80032ce:	b082      	sub	sp, #8
 80032d0:	af00      	add	r7, sp, #0
 80032d2:	6078      	str	r0, [r7, #4]
	 /* Called when entering a new state
	  * Do necessary setup   */

		switch(fsmstate->state){
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	781b      	ldrb	r3, [r3, #0]
 80032d8:	2b05      	cmp	r3, #5
 80032da:	d841      	bhi.n	8003360 <fsm_enter_state+0x94>
 80032dc:	a201      	add	r2, pc, #4	; (adr r2, 80032e4 <fsm_enter_state+0x18>)
 80032de:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80032e2:	bf00      	nop
 80032e4:	080032fd 	.word	0x080032fd
 80032e8:	08003321 	.word	0x08003321
 80032ec:	08003309 	.word	0x08003309
 80032f0:	08003361 	.word	0x08003361
 80032f4:	08003303 	.word	0x08003303
 80032f8:	0800335f 	.word	0x0800335f
				case MENU_MODE:
//				printf("Entering Main Menu\r\n");
				enter_menu_state();
 80032fc:	f000 f94c 	bl	8003598 <enter_menu_state>
				break;
 8003300:	e02e      	b.n	8003360 <fsm_enter_state+0x94>
			case SETUP_MODE:
//				printf("Entering Setup\r\n");
				enter_setup_state();
 8003302:	f000 f975 	bl	80035f0 <enter_setup_state>
				break;
 8003306:	e02b      	b.n	8003360 <fsm_enter_state+0x94>
			case ENCODER_MODE:
//				printf("Entering Encoder Mode\r\n");
				break;
			case MOTOR_MODE:
//				printf("Entering Motor Mode\r\n");
				HAL_GPIO_WritePin(LED, GPIO_PIN_SET );
 8003308:	2201      	movs	r2, #1
 800330a:	2140      	movs	r1, #64	; 0x40
 800330c:	4816      	ldr	r0, [pc, #88]	; (8003368 <fsm_enter_state+0x9c>)
 800330e:	f005 fc11 	bl	8008b34 <HAL_GPIO_WritePin>
				reset_foc(&controller);
 8003312:	4816      	ldr	r0, [pc, #88]	; (800336c <fsm_enter_state+0xa0>)
 8003314:	f7ff fc08 	bl	8002b28 <reset_foc>
//				drv_enable_gd(drv);
				enable_gd(&controller);
 8003318:	4814      	ldr	r0, [pc, #80]	; (800336c <fsm_enter_state+0xa0>)
 800331a:	f000 fd9d 	bl	8003e58 <enable_gd>

				break;
 800331e:	e01f      	b.n	8003360 <fsm_enter_state+0x94>
			case CALIBRATION_MODE:
//				printf("Entering Calibration Mode\r\n");
				/* zero out all calibrations before starting */

				comm_encoder_cal.done_cal = 0;
 8003320:	4b13      	ldr	r3, [pc, #76]	; (8003370 <fsm_enter_state+0xa4>)
 8003322:	2200      	movs	r2, #0
 8003324:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
				comm_encoder_cal.done_ordering = 0;
 8003328:	4b11      	ldr	r3, [pc, #68]	; (8003370 <fsm_enter_state+0xa4>)
 800332a:	2200      	movs	r2, #0
 800332c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
				comm_encoder_cal.started = 0;
 8003330:	4b0f      	ldr	r3, [pc, #60]	; (8003370 <fsm_enter_state+0xa4>)
 8003332:	2200      	movs	r2, #0
 8003334:	741a      	strb	r2, [r3, #16]
				comm_encoder.e_zero = 0;
 8003336:	4b0f      	ldr	r3, [pc, #60]	; (8003374 <fsm_enter_state+0xa8>)
 8003338:	2200      	movs	r2, #0
 800333a:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
				memset(&comm_encoder.offset_lut, 0, sizeof(comm_encoder.offset_lut));
 800333e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003342:	2100      	movs	r1, #0
 8003344:	480c      	ldr	r0, [pc, #48]	; (8003378 <fsm_enter_state+0xac>)
 8003346:	f00b fef7 	bl	800f138 <memset>
				PHASE_ORDER = 0;
 800334a:	4b0c      	ldr	r3, [pc, #48]	; (800337c <fsm_enter_state+0xb0>)
 800334c:	2200      	movs	r2, #0
 800334e:	601a      	str	r2, [r3, #0]
//			   disable_gd(&controller);
//			   HAL_Delay(10);
			   zero_current(&controller);
 8003350:	4806      	ldr	r0, [pc, #24]	; (800336c <fsm_enter_state+0xa0>)
 8003352:	f7ff faf7 	bl	8002944 <zero_current>
//			   HAL_Delay(100);

//				drv_enable_gd(drv);
				enable_gd(&controller);
 8003356:	4805      	ldr	r0, [pc, #20]	; (800336c <fsm_enter_state+0xa0>)
 8003358:	f000 fd7e 	bl	8003e58 <enable_gd>
				break;
 800335c:	e000      	b.n	8003360 <fsm_enter_state+0x94>
				break;
 800335e:	bf00      	nop

		}
 }
 8003360:	bf00      	nop
 8003362:	3708      	adds	r7, #8
 8003364:	46bd      	mov	sp, r7
 8003366:	bd80      	pop	{r7, pc}
 8003368:	48000800 	.word	0x48000800
 800336c:	200004c8 	.word	0x200004c8
 8003370:	200009c0 	.word	0x200009c0
 8003374:	200007e0 	.word	0x200007e0
 8003378:	200008b8 	.word	0x200008b8
 800337c:	20004e4c 	.word	0x20004e4c

08003380 <fsm_exit_state>:

 void fsm_exit_state(FSMStruct * fsmstate){
 8003380:	b580      	push	{r7, lr}
 8003382:	b082      	sub	sp, #8
 8003384:	af00      	add	r7, sp, #0
 8003386:	6078      	str	r0, [r7, #4]
	 /* Called when exiting the current state
	  * Do necessary cleanup  */

		switch(fsmstate->state){
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	781b      	ldrb	r3, [r3, #0]
 800338c:	2b05      	cmp	r3, #5
 800338e:	d834      	bhi.n	80033fa <fsm_exit_state+0x7a>
 8003390:	a201      	add	r2, pc, #4	; (adr r2, 8003398 <fsm_exit_state+0x18>)
 8003392:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003396:	bf00      	nop
 8003398:	080033b1 	.word	0x080033b1
 800339c:	080033ed 	.word	0x080033ed
 80033a0:	080033c9 	.word	0x080033c9
 80033a4:	080033fb 	.word	0x080033fb
 80033a8:	080033b9 	.word	0x080033b9
 80033ac:	080033c1 	.word	0x080033c1
			case MENU_MODE:
//				printf("Leaving Main Menu\r\n");
				fsmstate->ready = 1;
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	2201      	movs	r2, #1
 80033b4:	70da      	strb	r2, [r3, #3]
				break;
 80033b6:	e020      	b.n	80033fa <fsm_exit_state+0x7a>
			case SETUP_MODE:
//				printf("Leaving Setup Menu\r\n");
				fsmstate->ready = 1;
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	2201      	movs	r2, #1
 80033bc:	70da      	strb	r2, [r3, #3]
				break;
 80033be:	e01c      	b.n	80033fa <fsm_exit_state+0x7a>
			case ENCODER_MODE:
//				printf("Leaving Encoder Mode\r\n");
				fsmstate->ready = 1;
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	2201      	movs	r2, #1
 80033c4:	70da      	strb	r2, [r3, #3]
				break;
 80033c6:	e018      	b.n	80033fa <fsm_exit_state+0x7a>
			case MOTOR_MODE:
				/* Don't stop commutating if there are high currents or FW happening */
//				if( (fabs(controller.i_q_filt)<1.0f) && (fabs(controller.i_d_filt)<1.0f) ){
					fsmstate->ready = 1;
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	2201      	movs	r2, #1
 80033cc:	70da      	strb	r2, [r3, #3]
//					drv_disable_gd(drv);
					reset_foc(&controller);
 80033ce:	480d      	ldr	r0, [pc, #52]	; (8003404 <fsm_exit_state+0x84>)
 80033d0:	f7ff fbaa 	bl	8002b28 <reset_foc>
					disable_gd(&controller);
 80033d4:	480b      	ldr	r0, [pc, #44]	; (8003404 <fsm_exit_state+0x84>)
 80033d6:	f000 fd65 	bl	8003ea4 <disable_gd>
					HAL_GPIO_WritePin(LED, GPIO_PIN_RESET );
 80033da:	2200      	movs	r2, #0
 80033dc:	2140      	movs	r1, #64	; 0x40
 80033de:	480a      	ldr	r0, [pc, #40]	; (8003408 <fsm_exit_state+0x88>)
 80033e0:	f005 fba8 	bl	8008b34 <HAL_GPIO_WritePin>
//				}
				zero_commands(&controller);		// Set commands to zero
 80033e4:	4807      	ldr	r0, [pc, #28]	; (8003404 <fsm_exit_state+0x84>)
 80033e6:	f7ff fe6f 	bl	80030c8 <zero_commands>
//				printf("Exiting Motor Mode\r\n");

				break;
 80033ea:	e006      	b.n	80033fa <fsm_exit_state+0x7a>
			case CALIBRATION_MODE:
//				printf("Exiting Calibration Mode\r\n");
//				drv_disable_gd(drv);
				disable_gd(&controller);
 80033ec:	4805      	ldr	r0, [pc, #20]	; (8003404 <fsm_exit_state+0x84>)
 80033ee:	f000 fd59 	bl	8003ea4 <disable_gd>
				//free(error_array);
				//free(lut_array);
				fsmstate->ready = 1;
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	2201      	movs	r2, #1
 80033f6:	70da      	strb	r2, [r3, #3]
				break;
 80033f8:	bf00      	nop
		}

 }
 80033fa:	bf00      	nop
 80033fc:	3708      	adds	r7, #8
 80033fe:	46bd      	mov	sp, r7
 8003400:	bd80      	pop	{r7, pc}
 8003402:	bf00      	nop
 8003404:	200004c8 	.word	0x200004c8
 8003408:	48000800 	.word	0x48000800

0800340c <update_fsm>:

 void update_fsm(FSMStruct * fsmstate, char fsm_input){
 800340c:	b580      	push	{r7, lr}
 800340e:	b082      	sub	sp, #8
 8003410:	af00      	add	r7, sp, #0
 8003412:	6078      	str	r0, [r7, #4]
 8003414:	460b      	mov	r3, r1
 8003416:	70fb      	strb	r3, [r7, #3]
	 /*update_fsm is only run when new state-change information is received
	  * on serial terminal input or CAN input
	  */
//	 printf("%i %i %i\r\n",fsmstate->state, fsm_input, fsmstate->next_state);
	if(fsm_input == MENU_CMD){	// escape to exit do rest mode
 8003418:	78fb      	ldrb	r3, [r7, #3]
 800341a:	2b1b      	cmp	r3, #27
 800341c:	d106      	bne.n	800342c <update_fsm+0x20>
		fsmstate->next_state = MENU_MODE;
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	2200      	movs	r2, #0
 8003422:	705a      	strb	r2, [r3, #1]
		fsmstate->ready = 0;
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	2200      	movs	r2, #0
 8003428:	70da      	strb	r2, [r3, #3]
		return;
 800342a:	e0a9      	b.n	8003580 <update_fsm+0x174>
	}
	switch(fsmstate->state){
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	781b      	ldrb	r3, [r3, #0]
 8003430:	2b05      	cmp	r3, #5
 8003432:	f200 80a5 	bhi.w	8003580 <update_fsm+0x174>
 8003436:	a201      	add	r2, pc, #4	; (adr r2, 800343c <update_fsm+0x30>)
 8003438:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800343c:	08003455 	.word	0x08003455
 8003440:	08003581 	.word	0x08003581
 8003444:	08003581 	.word	0x08003581
 8003448:	08003581 	.word	0x08003581
 800344c:	08003545 	.word	0x08003545
 8003450:	08003581 	.word	0x08003581
		case MENU_MODE:
			switch (fsm_input){
 8003454:	78fb      	ldrb	r3, [r7, #3]
 8003456:	3b63      	subs	r3, #99	; 0x63
 8003458:	2b17      	cmp	r3, #23
 800345a:	f200 8090 	bhi.w	800357e <update_fsm+0x172>
 800345e:	a201      	add	r2, pc, #4	; (adr r2, 8003464 <update_fsm+0x58>)
 8003460:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003464:	080034c5 	.word	0x080034c5
 8003468:	0800357f 	.word	0x0800357f
 800346c:	080034e1 	.word	0x080034e1
 8003470:	0800357f 	.word	0x0800357f
 8003474:	0800357f 	.word	0x0800357f
 8003478:	0800357f 	.word	0x0800357f
 800347c:	0800357f 	.word	0x0800357f
 8003480:	0800357f 	.word	0x0800357f
 8003484:	0800357f 	.word	0x0800357f
 8003488:	0800357f 	.word	0x0800357f
 800348c:	080034d3 	.word	0x080034d3
 8003490:	0800357f 	.word	0x0800357f
 8003494:	0800357f 	.word	0x0800357f
 8003498:	0800357f 	.word	0x0800357f
 800349c:	0800357f 	.word	0x0800357f
 80034a0:	0800357f 	.word	0x0800357f
 80034a4:	080034ef 	.word	0x080034ef
 80034a8:	0800357f 	.word	0x0800357f
 80034ac:	0800357f 	.word	0x0800357f
 80034b0:	0800357f 	.word	0x0800357f
 80034b4:	0800357f 	.word	0x0800357f
 80034b8:	0800357f 	.word	0x0800357f
 80034bc:	0800357f 	.word	0x0800357f
 80034c0:	080034fd 	.word	0x080034fd
				case CAL_CMD:
					fsmstate->next_state = CALIBRATION_MODE;
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	2201      	movs	r2, #1
 80034c8:	705a      	strb	r2, [r3, #1]
					fsmstate->ready = 0;
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	2200      	movs	r2, #0
 80034ce:	70da      	strb	r2, [r3, #3]
					break;
 80034d0:	e037      	b.n	8003542 <update_fsm+0x136>
				case MOTOR_CMD:
					fsmstate->next_state = MOTOR_MODE;
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	2202      	movs	r2, #2
 80034d6:	705a      	strb	r2, [r3, #1]
					fsmstate->ready = 0;
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	2200      	movs	r2, #0
 80034dc:	70da      	strb	r2, [r3, #3]
					break;
 80034de:	e030      	b.n	8003542 <update_fsm+0x136>
				case ENCODER_CMD:
					fsmstate->next_state = ENCODER_MODE;
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	2205      	movs	r2, #5
 80034e4:	705a      	strb	r2, [r3, #1]
					fsmstate->ready = 0;
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	2200      	movs	r2, #0
 80034ea:	70da      	strb	r2, [r3, #3]
					break;
 80034ec:	e029      	b.n	8003542 <update_fsm+0x136>
				case SETUP_CMD:
					fsmstate->next_state = SETUP_MODE;
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	2204      	movs	r2, #4
 80034f2:	705a      	strb	r2, [r3, #1]
					fsmstate->ready = 0;
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	2200      	movs	r2, #0
 80034f8:	70da      	strb	r2, [r3, #3]
					break;
 80034fa:	e022      	b.n	8003542 <update_fsm+0x136>
				case ZERO_CMD:
					comm_encoder.mech_zero = 0.0f;
 80034fc:	4b22      	ldr	r3, [pc, #136]	; (8003588 <update_fsm+0x17c>)
 80034fe:	f04f 0200 	mov.w	r2, #0
 8003502:	f8c3 21dc 	str.w	r2, [r3, #476]	; 0x1dc
					ps_sample(&comm_encoder, DT);
 8003506:	ed9f 0a21 	vldr	s0, [pc, #132]	; 800358c <update_fsm+0x180>
 800350a:	481f      	ldr	r0, [pc, #124]	; (8003588 <update_fsm+0x17c>)
 800350c:	f001 fd38 	bl	8004f80 <ps_sample>
					MECH_ZERO = comm_encoder.angle_multiturn[0];
 8003510:	4b1d      	ldr	r3, [pc, #116]	; (8003588 <update_fsm+0x17c>)
 8003512:	68db      	ldr	r3, [r3, #12]
 8003514:	4a1e      	ldr	r2, [pc, #120]	; (8003590 <update_fsm+0x184>)
 8003516:	65d3      	str	r3, [r2, #92]	; 0x5c
					comm_encoder.mech_zero = MECH_ZERO;
 8003518:	4b1d      	ldr	r3, [pc, #116]	; (8003590 <update_fsm+0x184>)
 800351a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800351c:	4a1a      	ldr	r2, [pc, #104]	; (8003588 <update_fsm+0x17c>)
 800351e:	f8c2 31dc 	str.w	r3, [r2, #476]	; 0x1dc
					store_eeprom_regs();
 8003522:	f002 fbc3 	bl	8005cac <store_eeprom_regs>
					load_eeprom_regs();
 8003526:	f002 fbcf 	bl	8005cc8 <load_eeprom_regs>
					printf("\n\r  Saved new zero position:  %.3f\n\r\n\r", comm_encoder.mech_zero);
 800352a:	4b17      	ldr	r3, [pc, #92]	; (8003588 <update_fsm+0x17c>)
 800352c:	f8d3 31dc 	ldr.w	r3, [r3, #476]	; 0x1dc
 8003530:	4618      	mov	r0, r3
 8003532:	f7fd f831 	bl	8000598 <__aeabi_f2d>
 8003536:	4602      	mov	r2, r0
 8003538:	460b      	mov	r3, r1
 800353a:	4816      	ldr	r0, [pc, #88]	; (8003594 <update_fsm+0x188>)
 800353c:	f00c fa6e 	bl	800fa1c <iprintf>
					break;
 8003540:	bf00      	nop
				}
			break;
 8003542:	e01c      	b.n	800357e <update_fsm+0x172>
		case SETUP_MODE:
			if(fsm_input == ENTER_CMD){
 8003544:	78fb      	ldrb	r3, [r7, #3]
 8003546:	2b0d      	cmp	r3, #13
 8003548:	d103      	bne.n	8003552 <update_fsm+0x146>
				process_user_input(fsmstate);
 800354a:	6878      	ldr	r0, [r7, #4]
 800354c:	f000 f9c4 	bl	80038d8 <process_user_input>
				break;
 8003550:	e016      	b.n	8003580 <update_fsm+0x174>
			}
			if(fsmstate->bytecount == 0){fsmstate->cmd_id = fsm_input;}
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	7b1b      	ldrb	r3, [r3, #12]
 8003556:	2b00      	cmp	r3, #0
 8003558:	d103      	bne.n	8003562 <update_fsm+0x156>
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	78fa      	ldrb	r2, [r7, #3]
 800355e:	735a      	strb	r2, [r3, #13]
 8003560:	e006      	b.n	8003570 <update_fsm+0x164>
			else{
				fsmstate->cmd_buff[fsmstate->bytecount-1] = fsm_input;
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	7b1b      	ldrb	r3, [r3, #12]
 8003566:	3b01      	subs	r3, #1
 8003568:	687a      	ldr	r2, [r7, #4]
 800356a:	4413      	add	r3, r2
 800356c:	78fa      	ldrb	r2, [r7, #3]
 800356e:	711a      	strb	r2, [r3, #4]
				//fsmstate->bytecount = fsmstate->bytecount%(sizeof(fsmstate->cmd_buff)/sizeof(fsmstate->cmd_buff[0])); // reset when buffer is full
			}
			fsmstate->bytecount++;
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	7b1b      	ldrb	r3, [r3, #12]
 8003574:	3301      	adds	r3, #1
 8003576:	b2da      	uxtb	r2, r3
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	731a      	strb	r2, [r3, #12]
			/* If enter is typed, process user input */

			break;
 800357c:	e000      	b.n	8003580 <update_fsm+0x174>
			break;
 800357e:	bf00      	nop
			break;
		case MOTOR_MODE:
			break;
	}
	//printf("FSM State: %d  %d\r\n", fsmstate.state, fsmstate.state_change);
 }
 8003580:	3708      	adds	r7, #8
 8003582:	46bd      	mov	sp, r7
 8003584:	bd80      	pop	{r7, pc}
 8003586:	bf00      	nop
 8003588:	200007e0 	.word	0x200007e0
 800358c:	388bcf64 	.word	0x388bcf64
 8003590:	20004d4c 	.word	0x20004d4c
 8003594:	08013d84 	.word	0x08013d84

08003598 <enter_menu_state>:


 void enter_menu_state(void){
 8003598:	b580      	push	{r7, lr}
 800359a:	af00      	add	r7, sp, #0
	    //drv.disable_gd();
	    //reset_foc(&controller);
	    //gpio.enable->write(0);
	    printf("\n\r\n\r");
 800359c:	480c      	ldr	r0, [pc, #48]	; (80035d0 <enter_menu_state+0x38>)
 800359e:	f00c fa3d 	bl	800fa1c <iprintf>
	    printf(" Commands:\n\r");
 80035a2:	480c      	ldr	r0, [pc, #48]	; (80035d4 <enter_menu_state+0x3c>)
 80035a4:	f00c fa3a 	bl	800fa1c <iprintf>
	    printf(" m - Motor Mode\n\r");
 80035a8:	480b      	ldr	r0, [pc, #44]	; (80035d8 <enter_menu_state+0x40>)
 80035aa:	f00c fa37 	bl	800fa1c <iprintf>
	    printf(" c - Calibrate Encoder\n\r");
 80035ae:	480b      	ldr	r0, [pc, #44]	; (80035dc <enter_menu_state+0x44>)
 80035b0:	f00c fa34 	bl	800fa1c <iprintf>
	    printf(" s - Setup\n\r");
 80035b4:	480a      	ldr	r0, [pc, #40]	; (80035e0 <enter_menu_state+0x48>)
 80035b6:	f00c fa31 	bl	800fa1c <iprintf>
	    printf(" e - Display Encoder\n\r");
 80035ba:	480a      	ldr	r0, [pc, #40]	; (80035e4 <enter_menu_state+0x4c>)
 80035bc:	f00c fa2e 	bl	800fa1c <iprintf>
	    printf(" z - Set Zero Position\n\r");
 80035c0:	4809      	ldr	r0, [pc, #36]	; (80035e8 <enter_menu_state+0x50>)
 80035c2:	f00c fa2b 	bl	800fa1c <iprintf>
	    printf(" esc - Exit to Menu\n\r");
 80035c6:	4809      	ldr	r0, [pc, #36]	; (80035ec <enter_menu_state+0x54>)
 80035c8:	f00c fa28 	bl	800fa1c <iprintf>

	    //gpio.led->write(0);
 }
 80035cc:	bf00      	nop
 80035ce:	bd80      	pop	{r7, pc}
 80035d0:	08013dac 	.word	0x08013dac
 80035d4:	08013db4 	.word	0x08013db4
 80035d8:	08013dc4 	.word	0x08013dc4
 80035dc:	08013dd8 	.word	0x08013dd8
 80035e0:	08013df4 	.word	0x08013df4
 80035e4:	08013e04 	.word	0x08013e04
 80035e8:	08013e1c 	.word	0x08013e1c
 80035ec:	08013e38 	.word	0x08013e38

080035f0 <enter_setup_state>:

 void enter_setup_state(void){
 80035f0:	b580      	push	{r7, lr}
 80035f2:	b084      	sub	sp, #16
 80035f4:	af04      	add	r7, sp, #16
	    printf("\r\n Configuration Options \n\r");
 80035f6:	487d      	ldr	r0, [pc, #500]	; (80037ec <enter_setup_state+0x1fc>)
 80035f8:	f00c fa10 	bl	800fa1c <iprintf>
	    printf(" %-4s %-31s %-5s %-6s %-2s\r\n", "prefix", "parameter", "min", "max", "current value");
 80035fc:	4b7c      	ldr	r3, [pc, #496]	; (80037f0 <enter_setup_state+0x200>)
 80035fe:	9301      	str	r3, [sp, #4]
 8003600:	4b7c      	ldr	r3, [pc, #496]	; (80037f4 <enter_setup_state+0x204>)
 8003602:	9300      	str	r3, [sp, #0]
 8003604:	4b7c      	ldr	r3, [pc, #496]	; (80037f8 <enter_setup_state+0x208>)
 8003606:	4a7d      	ldr	r2, [pc, #500]	; (80037fc <enter_setup_state+0x20c>)
 8003608:	497d      	ldr	r1, [pc, #500]	; (8003800 <enter_setup_state+0x210>)
 800360a:	487e      	ldr	r0, [pc, #504]	; (8003804 <enter_setup_state+0x214>)
 800360c:	f00c fa06 	bl	800fa1c <iprintf>
	    printf("\r\n Motor:\r\n");
 8003610:	487d      	ldr	r0, [pc, #500]	; (8003808 <enter_setup_state+0x218>)
 8003612:	f00c fa89 	bl	800fb28 <puts>
	    printf(" %-4s %-31s %-5s %-6s %.3f\n\r", "g", "Gear Ratio", "0", "-", GR);
 8003616:	4b7d      	ldr	r3, [pc, #500]	; (800380c <enter_setup_state+0x21c>)
 8003618:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800361a:	4618      	mov	r0, r3
 800361c:	f7fc ffbc 	bl	8000598 <__aeabi_f2d>
 8003620:	4602      	mov	r2, r0
 8003622:	460b      	mov	r3, r1
 8003624:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8003628:	4b79      	ldr	r3, [pc, #484]	; (8003810 <enter_setup_state+0x220>)
 800362a:	9300      	str	r3, [sp, #0]
 800362c:	4b79      	ldr	r3, [pc, #484]	; (8003814 <enter_setup_state+0x224>)
 800362e:	4a7a      	ldr	r2, [pc, #488]	; (8003818 <enter_setup_state+0x228>)
 8003630:	497a      	ldr	r1, [pc, #488]	; (800381c <enter_setup_state+0x22c>)
 8003632:	487b      	ldr	r0, [pc, #492]	; (8003820 <enter_setup_state+0x230>)
 8003634:	f00c f9f2 	bl	800fa1c <iprintf>
	    printf(" %-4s %-31s %-5s %-6s %.5f\n\r", "k", "Torque Constant (N-m/A)", "0", "-", KT);
 8003638:	4b74      	ldr	r3, [pc, #464]	; (800380c <enter_setup_state+0x21c>)
 800363a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800363c:	4618      	mov	r0, r3
 800363e:	f7fc ffab 	bl	8000598 <__aeabi_f2d>
 8003642:	4602      	mov	r2, r0
 8003644:	460b      	mov	r3, r1
 8003646:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800364a:	4b71      	ldr	r3, [pc, #452]	; (8003810 <enter_setup_state+0x220>)
 800364c:	9300      	str	r3, [sp, #0]
 800364e:	4b71      	ldr	r3, [pc, #452]	; (8003814 <enter_setup_state+0x224>)
 8003650:	4a74      	ldr	r2, [pc, #464]	; (8003824 <enter_setup_state+0x234>)
 8003652:	4975      	ldr	r1, [pc, #468]	; (8003828 <enter_setup_state+0x238>)
 8003654:	4875      	ldr	r0, [pc, #468]	; (800382c <enter_setup_state+0x23c>)
 8003656:	f00c f9e1 	bl	800fa1c <iprintf>
	    printf("\r\n Control:\r\n");
 800365a:	4875      	ldr	r0, [pc, #468]	; (8003830 <enter_setup_state+0x240>)
 800365c:	f00c fa64 	bl	800fb28 <puts>
	    printf(" %-4s %-31s %-5s %-6s %.1f\n\r", "b", "Current Bandwidth (Hz)", "100", "2000", I_BW);
 8003660:	4b6a      	ldr	r3, [pc, #424]	; (800380c <enter_setup_state+0x21c>)
 8003662:	689b      	ldr	r3, [r3, #8]
 8003664:	4618      	mov	r0, r3
 8003666:	f7fc ff97 	bl	8000598 <__aeabi_f2d>
 800366a:	4602      	mov	r2, r0
 800366c:	460b      	mov	r3, r1
 800366e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8003672:	4b70      	ldr	r3, [pc, #448]	; (8003834 <enter_setup_state+0x244>)
 8003674:	9300      	str	r3, [sp, #0]
 8003676:	4b70      	ldr	r3, [pc, #448]	; (8003838 <enter_setup_state+0x248>)
 8003678:	4a70      	ldr	r2, [pc, #448]	; (800383c <enter_setup_state+0x24c>)
 800367a:	4971      	ldr	r1, [pc, #452]	; (8003840 <enter_setup_state+0x250>)
 800367c:	4871      	ldr	r0, [pc, #452]	; (8003844 <enter_setup_state+0x254>)
 800367e:	f00c f9cd 	bl	800fa1c <iprintf>
	    printf(" %-4s %-31s %-5s %-6s %.1f\n\r", "l", "Current Limit (A)", "0.0", "60.0", I_MAX);
 8003682:	4b62      	ldr	r3, [pc, #392]	; (800380c <enter_setup_state+0x21c>)
 8003684:	68db      	ldr	r3, [r3, #12]
 8003686:	4618      	mov	r0, r3
 8003688:	f7fc ff86 	bl	8000598 <__aeabi_f2d>
 800368c:	4602      	mov	r2, r0
 800368e:	460b      	mov	r3, r1
 8003690:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8003694:	4b6c      	ldr	r3, [pc, #432]	; (8003848 <enter_setup_state+0x258>)
 8003696:	9300      	str	r3, [sp, #0]
 8003698:	4b6c      	ldr	r3, [pc, #432]	; (800384c <enter_setup_state+0x25c>)
 800369a:	4a6d      	ldr	r2, [pc, #436]	; (8003850 <enter_setup_state+0x260>)
 800369c:	496d      	ldr	r1, [pc, #436]	; (8003854 <enter_setup_state+0x264>)
 800369e:	4869      	ldr	r0, [pc, #420]	; (8003844 <enter_setup_state+0x254>)
 80036a0:	f00c f9bc 	bl	800fa1c <iprintf>
	    printf(" %-4s %-31s %-5s %-6s %.1f\n\r", "p", "Max Position Setpoint (rad)", "-", "-", P_MAX);
 80036a4:	4b59      	ldr	r3, [pc, #356]	; (800380c <enter_setup_state+0x21c>)
 80036a6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80036a8:	4618      	mov	r0, r3
 80036aa:	f7fc ff75 	bl	8000598 <__aeabi_f2d>
 80036ae:	4602      	mov	r2, r0
 80036b0:	460b      	mov	r3, r1
 80036b2:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80036b6:	4b56      	ldr	r3, [pc, #344]	; (8003810 <enter_setup_state+0x220>)
 80036b8:	9300      	str	r3, [sp, #0]
 80036ba:	4b55      	ldr	r3, [pc, #340]	; (8003810 <enter_setup_state+0x220>)
 80036bc:	4a66      	ldr	r2, [pc, #408]	; (8003858 <enter_setup_state+0x268>)
 80036be:	4967      	ldr	r1, [pc, #412]	; (800385c <enter_setup_state+0x26c>)
 80036c0:	4860      	ldr	r0, [pc, #384]	; (8003844 <enter_setup_state+0x254>)
 80036c2:	f00c f9ab 	bl	800fa1c <iprintf>
	    printf(" %-4s %-31s %-5s %-6s %.1f\n\r", "v", "Max Velocity Setpoint (rad)/s", "-", "-", V_MAX);
 80036c6:	4b51      	ldr	r3, [pc, #324]	; (800380c <enter_setup_state+0x21c>)
 80036c8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80036ca:	4618      	mov	r0, r3
 80036cc:	f7fc ff64 	bl	8000598 <__aeabi_f2d>
 80036d0:	4602      	mov	r2, r0
 80036d2:	460b      	mov	r3, r1
 80036d4:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80036d8:	4b4d      	ldr	r3, [pc, #308]	; (8003810 <enter_setup_state+0x220>)
 80036da:	9300      	str	r3, [sp, #0]
 80036dc:	4b4c      	ldr	r3, [pc, #304]	; (8003810 <enter_setup_state+0x220>)
 80036de:	4a60      	ldr	r2, [pc, #384]	; (8003860 <enter_setup_state+0x270>)
 80036e0:	4960      	ldr	r1, [pc, #384]	; (8003864 <enter_setup_state+0x274>)
 80036e2:	4858      	ldr	r0, [pc, #352]	; (8003844 <enter_setup_state+0x254>)
 80036e4:	f00c f99a 	bl	800fa1c <iprintf>
	    printf(" %-4s %-31s %-5s %-6s %.1f\n\r", "x", "Max Position Gain (N-m/rad)", "0.0", "1000.0", KP_MAX);
 80036e8:	4b48      	ldr	r3, [pc, #288]	; (800380c <enter_setup_state+0x21c>)
 80036ea:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80036ec:	4618      	mov	r0, r3
 80036ee:	f7fc ff53 	bl	8000598 <__aeabi_f2d>
 80036f2:	4602      	mov	r2, r0
 80036f4:	460b      	mov	r3, r1
 80036f6:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80036fa:	4b5b      	ldr	r3, [pc, #364]	; (8003868 <enter_setup_state+0x278>)
 80036fc:	9300      	str	r3, [sp, #0]
 80036fe:	4b53      	ldr	r3, [pc, #332]	; (800384c <enter_setup_state+0x25c>)
 8003700:	4a5a      	ldr	r2, [pc, #360]	; (800386c <enter_setup_state+0x27c>)
 8003702:	495b      	ldr	r1, [pc, #364]	; (8003870 <enter_setup_state+0x280>)
 8003704:	484f      	ldr	r0, [pc, #316]	; (8003844 <enter_setup_state+0x254>)
 8003706:	f00c f989 	bl	800fa1c <iprintf>
	    printf(" %-4s %-31s %-5s %-6s %.1f\n\r", "d", "Max Velocity Gain (N-m/rad/s)", "0.0", "5.0", KD_MAX);
 800370a:	4b40      	ldr	r3, [pc, #256]	; (800380c <enter_setup_state+0x21c>)
 800370c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800370e:	4618      	mov	r0, r3
 8003710:	f7fc ff42 	bl	8000598 <__aeabi_f2d>
 8003714:	4602      	mov	r2, r0
 8003716:	460b      	mov	r3, r1
 8003718:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800371c:	4b55      	ldr	r3, [pc, #340]	; (8003874 <enter_setup_state+0x284>)
 800371e:	9300      	str	r3, [sp, #0]
 8003720:	4b4a      	ldr	r3, [pc, #296]	; (800384c <enter_setup_state+0x25c>)
 8003722:	4a55      	ldr	r2, [pc, #340]	; (8003878 <enter_setup_state+0x288>)
 8003724:	4955      	ldr	r1, [pc, #340]	; (800387c <enter_setup_state+0x28c>)
 8003726:	4847      	ldr	r0, [pc, #284]	; (8003844 <enter_setup_state+0x254>)
 8003728:	f00c f978 	bl	800fa1c <iprintf>
	    printf(" %-4s %-31s %-5s %-6s %.1f\n\r", "f", "FW Current Limit (A)", "0.0", "33.0", I_FW_MAX);
 800372c:	4b37      	ldr	r3, [pc, #220]	; (800380c <enter_setup_state+0x21c>)
 800372e:	699b      	ldr	r3, [r3, #24]
 8003730:	4618      	mov	r0, r3
 8003732:	f7fc ff31 	bl	8000598 <__aeabi_f2d>
 8003736:	4602      	mov	r2, r0
 8003738:	460b      	mov	r3, r1
 800373a:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800373e:	4b50      	ldr	r3, [pc, #320]	; (8003880 <enter_setup_state+0x290>)
 8003740:	9300      	str	r3, [sp, #0]
 8003742:	4b42      	ldr	r3, [pc, #264]	; (800384c <enter_setup_state+0x25c>)
 8003744:	4a4f      	ldr	r2, [pc, #316]	; (8003884 <enter_setup_state+0x294>)
 8003746:	4950      	ldr	r1, [pc, #320]	; (8003888 <enter_setup_state+0x298>)
 8003748:	483e      	ldr	r0, [pc, #248]	; (8003844 <enter_setup_state+0x254>)
 800374a:	f00c f967 	bl	800fa1c <iprintf>
	    //printf(" %-4s %-31s %-5s %-6s %.1f\n\r", "h", "Temp Cutoff (C) (0 = none)", "0", "150", TEMP_MAX);
//	    printf(" %-4s %-31s %-5s %-6s %.1f\n\r", "c", "Continuous Current (A)", "0.0", "40.0", I_MAX_CONT);
	    printf(" %-4s %-31s %-5s %-6s %.1f\n\r", "a", "Calibration Current (A)", "0.0", "20.0", I_CAL);
 800374e:	4b2f      	ldr	r3, [pc, #188]	; (800380c <enter_setup_state+0x21c>)
 8003750:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003752:	4618      	mov	r0, r3
 8003754:	f7fc ff20 	bl	8000598 <__aeabi_f2d>
 8003758:	4602      	mov	r2, r0
 800375a:	460b      	mov	r3, r1
 800375c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8003760:	4b4a      	ldr	r3, [pc, #296]	; (800388c <enter_setup_state+0x29c>)
 8003762:	9300      	str	r3, [sp, #0]
 8003764:	4b39      	ldr	r3, [pc, #228]	; (800384c <enter_setup_state+0x25c>)
 8003766:	4a4a      	ldr	r2, [pc, #296]	; (8003890 <enter_setup_state+0x2a0>)
 8003768:	494a      	ldr	r1, [pc, #296]	; (8003894 <enter_setup_state+0x2a4>)
 800376a:	4836      	ldr	r0, [pc, #216]	; (8003844 <enter_setup_state+0x254>)
 800376c:	f00c f956 	bl	800fa1c <iprintf>
	    printf(" %-4s %-31s %-5s %-6s %.1f\n\r", "o", "Max Torque Setpoint (N-m)", "0.0", "-", T_MAX);
 8003770:	4b26      	ldr	r3, [pc, #152]	; (800380c <enter_setup_state+0x21c>)
 8003772:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003774:	4618      	mov	r0, r3
 8003776:	f7fc ff0f 	bl	8000598 <__aeabi_f2d>
 800377a:	4602      	mov	r2, r0
 800377c:	460b      	mov	r3, r1
 800377e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8003782:	4b23      	ldr	r3, [pc, #140]	; (8003810 <enter_setup_state+0x220>)
 8003784:	9300      	str	r3, [sp, #0]
 8003786:	4b31      	ldr	r3, [pc, #196]	; (800384c <enter_setup_state+0x25c>)
 8003788:	4a43      	ldr	r2, [pc, #268]	; (8003898 <enter_setup_state+0x2a8>)
 800378a:	4944      	ldr	r1, [pc, #272]	; (800389c <enter_setup_state+0x2ac>)
 800378c:	482d      	ldr	r0, [pc, #180]	; (8003844 <enter_setup_state+0x254>)
 800378e:	f00c f945 	bl	800fa1c <iprintf>
	    printf("\r\n CAN:\r\n");
 8003792:	4843      	ldr	r0, [pc, #268]	; (80038a0 <enter_setup_state+0x2b0>)
 8003794:	f00c f9c8 	bl	800fb28 <puts>
	    printf(" %-4s %-31s %-5s %-6s %-5i\n\r", "i", "CAN ID", "0", "127", CAN_ID);
 8003798:	4b42      	ldr	r3, [pc, #264]	; (80038a4 <enter_setup_state+0x2b4>)
 800379a:	685b      	ldr	r3, [r3, #4]
 800379c:	9301      	str	r3, [sp, #4]
 800379e:	4b42      	ldr	r3, [pc, #264]	; (80038a8 <enter_setup_state+0x2b8>)
 80037a0:	9300      	str	r3, [sp, #0]
 80037a2:	4b1c      	ldr	r3, [pc, #112]	; (8003814 <enter_setup_state+0x224>)
 80037a4:	4a41      	ldr	r2, [pc, #260]	; (80038ac <enter_setup_state+0x2bc>)
 80037a6:	4942      	ldr	r1, [pc, #264]	; (80038b0 <enter_setup_state+0x2c0>)
 80037a8:	4842      	ldr	r0, [pc, #264]	; (80038b4 <enter_setup_state+0x2c4>)
 80037aa:	f00c f937 	bl	800fa1c <iprintf>
	    printf(" %-4s %-31s %-5s %-6s %-5i\n\r", "m", "CAN Master ID", "0", "127", CAN_MASTER);
 80037ae:	4b3d      	ldr	r3, [pc, #244]	; (80038a4 <enter_setup_state+0x2b4>)
 80037b0:	689b      	ldr	r3, [r3, #8]
 80037b2:	9301      	str	r3, [sp, #4]
 80037b4:	4b3c      	ldr	r3, [pc, #240]	; (80038a8 <enter_setup_state+0x2b8>)
 80037b6:	9300      	str	r3, [sp, #0]
 80037b8:	4b16      	ldr	r3, [pc, #88]	; (8003814 <enter_setup_state+0x224>)
 80037ba:	4a3f      	ldr	r2, [pc, #252]	; (80038b8 <enter_setup_state+0x2c8>)
 80037bc:	493f      	ldr	r1, [pc, #252]	; (80038bc <enter_setup_state+0x2cc>)
 80037be:	483d      	ldr	r0, [pc, #244]	; (80038b4 <enter_setup_state+0x2c4>)
 80037c0:	f00c f92c 	bl	800fa1c <iprintf>
	    printf(" %-4s %-31s %-5s %-6s %d\n\r", "t", "CAN Timeout (cycles)(0 = none)", "0", "100000", CAN_TIMEOUT);
 80037c4:	4b37      	ldr	r3, [pc, #220]	; (80038a4 <enter_setup_state+0x2b4>)
 80037c6:	68db      	ldr	r3, [r3, #12]
 80037c8:	9301      	str	r3, [sp, #4]
 80037ca:	4b3d      	ldr	r3, [pc, #244]	; (80038c0 <enter_setup_state+0x2d0>)
 80037cc:	9300      	str	r3, [sp, #0]
 80037ce:	4b11      	ldr	r3, [pc, #68]	; (8003814 <enter_setup_state+0x224>)
 80037d0:	4a3c      	ldr	r2, [pc, #240]	; (80038c4 <enter_setup_state+0x2d4>)
 80037d2:	493d      	ldr	r1, [pc, #244]	; (80038c8 <enter_setup_state+0x2d8>)
 80037d4:	483d      	ldr	r0, [pc, #244]	; (80038cc <enter_setup_state+0x2dc>)
 80037d6:	f00c f921 	bl	800fa1c <iprintf>
	    printf(" \n\r To change a value, type 'prefix''value''ENTER'\n\r e.g. 'b1000''ENTER'\r\n ");
 80037da:	483d      	ldr	r0, [pc, #244]	; (80038d0 <enter_setup_state+0x2e0>)
 80037dc:	f00c f91e 	bl	800fa1c <iprintf>
	    printf("VALUES NOT ACTIVE UNTIL POWER CYCLE! \n\r\n\r");
 80037e0:	483c      	ldr	r0, [pc, #240]	; (80038d4 <enter_setup_state+0x2e4>)
 80037e2:	f00c f91b 	bl	800fa1c <iprintf>
 }
 80037e6:	bf00      	nop
 80037e8:	46bd      	mov	sp, r7
 80037ea:	bd80      	pop	{r7, pc}
 80037ec:	08013e50 	.word	0x08013e50
 80037f0:	08013ea4 	.word	0x08013ea4
 80037f4:	08013eb4 	.word	0x08013eb4
 80037f8:	08013e6c 	.word	0x08013e6c
 80037fc:	08013e70 	.word	0x08013e70
 8003800:	08013e7c 	.word	0x08013e7c
 8003804:	08013e84 	.word	0x08013e84
 8003808:	08013eb8 	.word	0x08013eb8
 800380c:	20004d4c 	.word	0x20004d4c
 8003810:	08013ef8 	.word	0x08013ef8
 8003814:	08013ec4 	.word	0x08013ec4
 8003818:	08013ec8 	.word	0x08013ec8
 800381c:	08013ed4 	.word	0x08013ed4
 8003820:	08013ed8 	.word	0x08013ed8
 8003824:	08013efc 	.word	0x08013efc
 8003828:	08013f14 	.word	0x08013f14
 800382c:	08013f18 	.word	0x08013f18
 8003830:	08013f38 	.word	0x08013f38
 8003834:	08013f88 	.word	0x08013f88
 8003838:	08013f48 	.word	0x08013f48
 800383c:	08013f4c 	.word	0x08013f4c
 8003840:	08013f64 	.word	0x08013f64
 8003844:	08013f68 	.word	0x08013f68
 8003848:	08013fac 	.word	0x08013fac
 800384c:	08013f90 	.word	0x08013f90
 8003850:	08013f94 	.word	0x08013f94
 8003854:	08013fa8 	.word	0x08013fa8
 8003858:	08013fb4 	.word	0x08013fb4
 800385c:	08013fd0 	.word	0x08013fd0
 8003860:	08013fd4 	.word	0x08013fd4
 8003864:	08013ff4 	.word	0x08013ff4
 8003868:	08014018 	.word	0x08014018
 800386c:	08013ff8 	.word	0x08013ff8
 8003870:	08014014 	.word	0x08014014
 8003874:	08014044 	.word	0x08014044
 8003878:	08014020 	.word	0x08014020
 800387c:	08014040 	.word	0x08014040
 8003880:	08014064 	.word	0x08014064
 8003884:	08014048 	.word	0x08014048
 8003888:	08014060 	.word	0x08014060
 800388c:	08014088 	.word	0x08014088
 8003890:	0801406c 	.word	0x0801406c
 8003894:	08014084 	.word	0x08014084
 8003898:	08014090 	.word	0x08014090
 800389c:	080140ac 	.word	0x080140ac
 80038a0:	080140b0 	.word	0x080140b0
 80038a4:	20004e4c 	.word	0x20004e4c
 80038a8:	080140e8 	.word	0x080140e8
 80038ac:	080140bc 	.word	0x080140bc
 80038b0:	080140c4 	.word	0x080140c4
 80038b4:	080140c8 	.word	0x080140c8
 80038b8:	080140ec 	.word	0x080140ec
 80038bc:	080140fc 	.word	0x080140fc
 80038c0:	08014140 	.word	0x08014140
 80038c4:	08014100 	.word	0x08014100
 80038c8:	08014120 	.word	0x08014120
 80038cc:	08014124 	.word	0x08014124
 80038d0:	08014148 	.word	0x08014148
 80038d4:	08014194 	.word	0x08014194

080038d8 <process_user_input>:

 void process_user_input(FSMStruct * fsmstate){
 80038d8:	b580      	push	{r7, lr}
 80038da:	b082      	sub	sp, #8
 80038dc:	af00      	add	r7, sp, #0
 80038de:	6078      	str	r0, [r7, #4]
	 /* Collects user input from serial (maybe eventually CAN) and updates settings */

	 switch (fsmstate->cmd_id){
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	7b5b      	ldrb	r3, [r3, #13]
 80038e4:	3b61      	subs	r3, #97	; 0x61
 80038e6:	2b17      	cmp	r3, #23
 80038e8:	f200 828a 	bhi.w	8003e00 <process_user_input+0x528>
 80038ec:	a201      	add	r2, pc, #4	; (adr r2, 80038f4 <process_user_input+0x1c>)
 80038ee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80038f2:	bf00      	nop
 80038f4:	08003b53 	.word	0x08003b53
 80038f8:	08003955 	.word	0x08003955
 80038fc:	08003aff 	.word	0x08003aff
 8003900:	08003cd1 	.word	0x08003cd1
 8003904:	08003e01 	.word	0x08003e01
 8003908:	08003a39 	.word	0x08003a39
 800390c:	08003ba7 	.word	0x08003ba7
 8003910:	08003aab 	.word	0x08003aab
 8003914:	080039a9 	.word	0x080039a9
 8003918:	08003e01 	.word	0x08003e01
 800391c:	08003beb 	.word	0x08003beb
 8003920:	080039e5 	.word	0x080039e5
 8003924:	080039c7 	.word	0x080039c7
 8003928:	08003e01 	.word	0x08003e01
 800392c:	08003dbd 	.word	0x08003dbd
 8003930:	08003d15 	.word	0x08003d15
 8003934:	08003e01 	.word	0x08003e01
 8003938:	08003e01 	.word	0x08003e01
 800393c:	08003e01 	.word	0x08003e01
 8003940:	08003a8d 	.word	0x08003a8d
 8003944:	08003e01 	.word	0x08003e01
 8003948:	08003d69 	.word	0x08003d69
 800394c:	08003e01 	.word	0x08003e01
 8003950:	08003c2f 	.word	0x08003c2f
		 case 'b':
			 I_BW = fmaxf(fminf(atof(fsmstate->cmd_buff), 2000.0f), 100.0f);
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	3304      	adds	r3, #4
 8003958:	4618      	mov	r0, r3
 800395a:	f00b fb93 	bl	800f084 <atof>
 800395e:	ec53 2b10 	vmov	r2, r3, d0
 8003962:	4610      	mov	r0, r2
 8003964:	4619      	mov	r1, r3
 8003966:	f7fd f967 	bl	8000c38 <__aeabi_d2f>
 800396a:	4603      	mov	r3, r0
 800396c:	eddf 0ac1 	vldr	s1, [pc, #772]	; 8003c74 <process_user_input+0x39c>
 8003970:	ee00 3a10 	vmov	s0, r3
 8003974:	f00f fd67 	bl	8013446 <fminf>
 8003978:	eef0 7a40 	vmov.f32	s15, s0
 800397c:	eddf 0abe 	vldr	s1, [pc, #760]	; 8003c78 <process_user_input+0x3a0>
 8003980:	eeb0 0a67 	vmov.f32	s0, s15
 8003984:	f00f fd44 	bl	8013410 <fmaxf>
 8003988:	eef0 7a40 	vmov.f32	s15, s0
 800398c:	4bbb      	ldr	r3, [pc, #748]	; (8003c7c <process_user_input+0x3a4>)
 800398e:	edc3 7a02 	vstr	s15, [r3, #8]
			 printf("I_BW set to %f\r\n", I_BW);
 8003992:	4bba      	ldr	r3, [pc, #744]	; (8003c7c <process_user_input+0x3a4>)
 8003994:	689b      	ldr	r3, [r3, #8]
 8003996:	4618      	mov	r0, r3
 8003998:	f7fc fdfe 	bl	8000598 <__aeabi_f2d>
 800399c:	4602      	mov	r2, r0
 800399e:	460b      	mov	r3, r1
 80039a0:	48b7      	ldr	r0, [pc, #732]	; (8003c80 <process_user_input+0x3a8>)
 80039a2:	f00c f83b 	bl	800fa1c <iprintf>
			 break;
 80039a6:	e232      	b.n	8003e0e <process_user_input+0x536>
		 case 'i':
			 CAN_ID = atoi(fsmstate->cmd_buff);
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	3304      	adds	r3, #4
 80039ac:	4618      	mov	r0, r3
 80039ae:	f00b fb6c 	bl	800f08a <atoi>
 80039b2:	4603      	mov	r3, r0
 80039b4:	4ab3      	ldr	r2, [pc, #716]	; (8003c84 <process_user_input+0x3ac>)
 80039b6:	6053      	str	r3, [r2, #4]
			 printf("CAN_ID set to %d\r\n", CAN_ID);
 80039b8:	4bb2      	ldr	r3, [pc, #712]	; (8003c84 <process_user_input+0x3ac>)
 80039ba:	685b      	ldr	r3, [r3, #4]
 80039bc:	4619      	mov	r1, r3
 80039be:	48b2      	ldr	r0, [pc, #712]	; (8003c88 <process_user_input+0x3b0>)
 80039c0:	f00c f82c 	bl	800fa1c <iprintf>
			 break;
 80039c4:	e223      	b.n	8003e0e <process_user_input+0x536>
		 case 'm':
			 CAN_MASTER = atoi(fsmstate->cmd_buff);
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	3304      	adds	r3, #4
 80039ca:	4618      	mov	r0, r3
 80039cc:	f00b fb5d 	bl	800f08a <atoi>
 80039d0:	4603      	mov	r3, r0
 80039d2:	4aac      	ldr	r2, [pc, #688]	; (8003c84 <process_user_input+0x3ac>)
 80039d4:	6093      	str	r3, [r2, #8]
			 printf("CAN_MASTER set to %d\r\n", CAN_MASTER);
 80039d6:	4bab      	ldr	r3, [pc, #684]	; (8003c84 <process_user_input+0x3ac>)
 80039d8:	689b      	ldr	r3, [r3, #8]
 80039da:	4619      	mov	r1, r3
 80039dc:	48ab      	ldr	r0, [pc, #684]	; (8003c8c <process_user_input+0x3b4>)
 80039de:	f00c f81d 	bl	800fa1c <iprintf>
			 break;
 80039e2:	e214      	b.n	8003e0e <process_user_input+0x536>
		 case 'l':
			 I_MAX = fmaxf(fminf(atof(fsmstate->cmd_buff), 60.0f), 0.0f);
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	3304      	adds	r3, #4
 80039e8:	4618      	mov	r0, r3
 80039ea:	f00b fb4b 	bl	800f084 <atof>
 80039ee:	ec53 2b10 	vmov	r2, r3, d0
 80039f2:	4610      	mov	r0, r2
 80039f4:	4619      	mov	r1, r3
 80039f6:	f7fd f91f 	bl	8000c38 <__aeabi_d2f>
 80039fa:	4603      	mov	r3, r0
 80039fc:	eddf 0aa4 	vldr	s1, [pc, #656]	; 8003c90 <process_user_input+0x3b8>
 8003a00:	ee00 3a10 	vmov	s0, r3
 8003a04:	f00f fd1f 	bl	8013446 <fminf>
 8003a08:	eef0 7a40 	vmov.f32	s15, s0
 8003a0c:	eddf 0aaf 	vldr	s1, [pc, #700]	; 8003ccc <process_user_input+0x3f4>
 8003a10:	eeb0 0a67 	vmov.f32	s0, s15
 8003a14:	f00f fcfc 	bl	8013410 <fmaxf>
 8003a18:	eef0 7a40 	vmov.f32	s15, s0
 8003a1c:	4b97      	ldr	r3, [pc, #604]	; (8003c7c <process_user_input+0x3a4>)
 8003a1e:	edc3 7a03 	vstr	s15, [r3, #12]
			 printf("I_MAX set to %f\r\n", I_MAX);
 8003a22:	4b96      	ldr	r3, [pc, #600]	; (8003c7c <process_user_input+0x3a4>)
 8003a24:	68db      	ldr	r3, [r3, #12]
 8003a26:	4618      	mov	r0, r3
 8003a28:	f7fc fdb6 	bl	8000598 <__aeabi_f2d>
 8003a2c:	4602      	mov	r2, r0
 8003a2e:	460b      	mov	r3, r1
 8003a30:	4898      	ldr	r0, [pc, #608]	; (8003c94 <process_user_input+0x3bc>)
 8003a32:	f00b fff3 	bl	800fa1c <iprintf>
			 break;
 8003a36:	e1ea      	b.n	8003e0e <process_user_input+0x536>
		 case 'f':
			 I_FW_MAX = fmaxf(fminf(atof(fsmstate->cmd_buff), 33.0f), 0.0f);
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	3304      	adds	r3, #4
 8003a3c:	4618      	mov	r0, r3
 8003a3e:	f00b fb21 	bl	800f084 <atof>
 8003a42:	ec53 2b10 	vmov	r2, r3, d0
 8003a46:	4610      	mov	r0, r2
 8003a48:	4619      	mov	r1, r3
 8003a4a:	f7fd f8f5 	bl	8000c38 <__aeabi_d2f>
 8003a4e:	4603      	mov	r3, r0
 8003a50:	eddf 0a91 	vldr	s1, [pc, #580]	; 8003c98 <process_user_input+0x3c0>
 8003a54:	ee00 3a10 	vmov	s0, r3
 8003a58:	f00f fcf5 	bl	8013446 <fminf>
 8003a5c:	eef0 7a40 	vmov.f32	s15, s0
 8003a60:	eddf 0a9a 	vldr	s1, [pc, #616]	; 8003ccc <process_user_input+0x3f4>
 8003a64:	eeb0 0a67 	vmov.f32	s0, s15
 8003a68:	f00f fcd2 	bl	8013410 <fmaxf>
 8003a6c:	eef0 7a40 	vmov.f32	s15, s0
 8003a70:	4b82      	ldr	r3, [pc, #520]	; (8003c7c <process_user_input+0x3a4>)
 8003a72:	edc3 7a06 	vstr	s15, [r3, #24]
			 printf("I_FW_MAX set to %f\r\n", I_FW_MAX);
 8003a76:	4b81      	ldr	r3, [pc, #516]	; (8003c7c <process_user_input+0x3a4>)
 8003a78:	699b      	ldr	r3, [r3, #24]
 8003a7a:	4618      	mov	r0, r3
 8003a7c:	f7fc fd8c 	bl	8000598 <__aeabi_f2d>
 8003a80:	4602      	mov	r2, r0
 8003a82:	460b      	mov	r3, r1
 8003a84:	4885      	ldr	r0, [pc, #532]	; (8003c9c <process_user_input+0x3c4>)
 8003a86:	f00b ffc9 	bl	800fa1c <iprintf>
			 break;
 8003a8a:	e1c0      	b.n	8003e0e <process_user_input+0x536>
		 case 't':
			 CAN_TIMEOUT = atoi(fsmstate->cmd_buff);
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	3304      	adds	r3, #4
 8003a90:	4618      	mov	r0, r3
 8003a92:	f00b fafa 	bl	800f08a <atoi>
 8003a96:	4603      	mov	r3, r0
 8003a98:	4a7a      	ldr	r2, [pc, #488]	; (8003c84 <process_user_input+0x3ac>)
 8003a9a:	60d3      	str	r3, [r2, #12]
			 printf("CAN_TIMEOUT set to %d\r\n", CAN_TIMEOUT);
 8003a9c:	4b79      	ldr	r3, [pc, #484]	; (8003c84 <process_user_input+0x3ac>)
 8003a9e:	68db      	ldr	r3, [r3, #12]
 8003aa0:	4619      	mov	r1, r3
 8003aa2:	487f      	ldr	r0, [pc, #508]	; (8003ca0 <process_user_input+0x3c8>)
 8003aa4:	f00b ffba 	bl	800fa1c <iprintf>
			 break;
 8003aa8:	e1b1      	b.n	8003e0e <process_user_input+0x536>
		 case 'h':
			 TEMP_MAX = fmaxf(fminf(atof(fsmstate->cmd_buff), 150.0f), 0.0f);
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	3304      	adds	r3, #4
 8003aae:	4618      	mov	r0, r3
 8003ab0:	f00b fae8 	bl	800f084 <atof>
 8003ab4:	ec53 2b10 	vmov	r2, r3, d0
 8003ab8:	4610      	mov	r0, r2
 8003aba:	4619      	mov	r1, r3
 8003abc:	f7fd f8bc 	bl	8000c38 <__aeabi_d2f>
 8003ac0:	4603      	mov	r3, r0
 8003ac2:	eddf 0a78 	vldr	s1, [pc, #480]	; 8003ca4 <process_user_input+0x3cc>
 8003ac6:	ee00 3a10 	vmov	s0, r3
 8003aca:	f00f fcbc 	bl	8013446 <fminf>
 8003ace:	eef0 7a40 	vmov.f32	s15, s0
 8003ad2:	eddf 0a7e 	vldr	s1, [pc, #504]	; 8003ccc <process_user_input+0x3f4>
 8003ad6:	eeb0 0a67 	vmov.f32	s0, s15
 8003ada:	f00f fc99 	bl	8013410 <fmaxf>
 8003ade:	eef0 7a40 	vmov.f32	s15, s0
 8003ae2:	4b66      	ldr	r3, [pc, #408]	; (8003c7c <process_user_input+0x3a4>)
 8003ae4:	edc3 7a08 	vstr	s15, [r3, #32]
			 printf("TEMP_MAX set to %f\r\n", TEMP_MAX);
 8003ae8:	4b64      	ldr	r3, [pc, #400]	; (8003c7c <process_user_input+0x3a4>)
 8003aea:	6a1b      	ldr	r3, [r3, #32]
 8003aec:	4618      	mov	r0, r3
 8003aee:	f7fc fd53 	bl	8000598 <__aeabi_f2d>
 8003af2:	4602      	mov	r2, r0
 8003af4:	460b      	mov	r3, r1
 8003af6:	486c      	ldr	r0, [pc, #432]	; (8003ca8 <process_user_input+0x3d0>)
 8003af8:	f00b ff90 	bl	800fa1c <iprintf>
			 break;
 8003afc:	e187      	b.n	8003e0e <process_user_input+0x536>
		 case 'c':
			 I_MAX_CONT = fmaxf(fminf(atof(fsmstate->cmd_buff), 40.0f), 0.0f);
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	3304      	adds	r3, #4
 8003b02:	4618      	mov	r0, r3
 8003b04:	f00b fabe 	bl	800f084 <atof>
 8003b08:	ec53 2b10 	vmov	r2, r3, d0
 8003b0c:	4610      	mov	r0, r2
 8003b0e:	4619      	mov	r1, r3
 8003b10:	f7fd f892 	bl	8000c38 <__aeabi_d2f>
 8003b14:	4603      	mov	r3, r0
 8003b16:	eddf 0a65 	vldr	s1, [pc, #404]	; 8003cac <process_user_input+0x3d4>
 8003b1a:	ee00 3a10 	vmov	s0, r3
 8003b1e:	f00f fc92 	bl	8013446 <fminf>
 8003b22:	eef0 7a40 	vmov.f32	s15, s0
 8003b26:	eddf 0a69 	vldr	s1, [pc, #420]	; 8003ccc <process_user_input+0x3f4>
 8003b2a:	eeb0 0a67 	vmov.f32	s0, s15
 8003b2e:	f00f fc6f 	bl	8013410 <fmaxf>
 8003b32:	eef0 7a40 	vmov.f32	s15, s0
 8003b36:	4b51      	ldr	r3, [pc, #324]	; (8003c7c <process_user_input+0x3a4>)
 8003b38:	edc3 7a09 	vstr	s15, [r3, #36]	; 0x24
			 printf("I_MAX_CONT set to %f\r\n", I_MAX_CONT);
 8003b3c:	4b4f      	ldr	r3, [pc, #316]	; (8003c7c <process_user_input+0x3a4>)
 8003b3e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b40:	4618      	mov	r0, r3
 8003b42:	f7fc fd29 	bl	8000598 <__aeabi_f2d>
 8003b46:	4602      	mov	r2, r0
 8003b48:	460b      	mov	r3, r1
 8003b4a:	4859      	ldr	r0, [pc, #356]	; (8003cb0 <process_user_input+0x3d8>)
 8003b4c:	f00b ff66 	bl	800fa1c <iprintf>
			 break;
 8003b50:	e15d      	b.n	8003e0e <process_user_input+0x536>
		 case 'a':
			 I_CAL = fmaxf(fminf(atof(fsmstate->cmd_buff), 20.0f), 0.0f);
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	3304      	adds	r3, #4
 8003b56:	4618      	mov	r0, r3
 8003b58:	f00b fa94 	bl	800f084 <atof>
 8003b5c:	ec53 2b10 	vmov	r2, r3, d0
 8003b60:	4610      	mov	r0, r2
 8003b62:	4619      	mov	r1, r3
 8003b64:	f7fd f868 	bl	8000c38 <__aeabi_d2f>
 8003b68:	4603      	mov	r3, r0
 8003b6a:	eef3 0a04 	vmov.f32	s1, #52	; 0x41a00000  20.0
 8003b6e:	ee00 3a10 	vmov	s0, r3
 8003b72:	f00f fc68 	bl	8013446 <fminf>
 8003b76:	eef0 7a40 	vmov.f32	s15, s0
 8003b7a:	eddf 0a54 	vldr	s1, [pc, #336]	; 8003ccc <process_user_input+0x3f4>
 8003b7e:	eeb0 0a67 	vmov.f32	s0, s15
 8003b82:	f00f fc45 	bl	8013410 <fmaxf>
 8003b86:	eef0 7a40 	vmov.f32	s15, s0
 8003b8a:	4b3c      	ldr	r3, [pc, #240]	; (8003c7c <process_user_input+0x3a4>)
 8003b8c:	edc3 7a10 	vstr	s15, [r3, #64]	; 0x40
			 printf("I_CAL set to %f\r\n", I_CAL);
 8003b90:	4b3a      	ldr	r3, [pc, #232]	; (8003c7c <process_user_input+0x3a4>)
 8003b92:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b94:	4618      	mov	r0, r3
 8003b96:	f7fc fcff 	bl	8000598 <__aeabi_f2d>
 8003b9a:	4602      	mov	r2, r0
 8003b9c:	460b      	mov	r3, r1
 8003b9e:	4845      	ldr	r0, [pc, #276]	; (8003cb4 <process_user_input+0x3dc>)
 8003ba0:	f00b ff3c 	bl	800fa1c <iprintf>
			 break;
 8003ba4:	e133      	b.n	8003e0e <process_user_input+0x536>
		 case 'g':
			 GR = fmaxf(atof(fsmstate->cmd_buff), .001f);	// Limit prevents divide by zero if user tries to enter zero
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	3304      	adds	r3, #4
 8003baa:	4618      	mov	r0, r3
 8003bac:	f00b fa6a 	bl	800f084 <atof>
 8003bb0:	ec53 2b10 	vmov	r2, r3, d0
 8003bb4:	4610      	mov	r0, r2
 8003bb6:	4619      	mov	r1, r3
 8003bb8:	f7fd f83e 	bl	8000c38 <__aeabi_d2f>
 8003bbc:	4603      	mov	r3, r0
 8003bbe:	eddf 0a3e 	vldr	s1, [pc, #248]	; 8003cb8 <process_user_input+0x3e0>
 8003bc2:	ee00 3a10 	vmov	s0, r3
 8003bc6:	f00f fc23 	bl	8013410 <fmaxf>
 8003bca:	eef0 7a40 	vmov.f32	s15, s0
 8003bce:	4b2b      	ldr	r3, [pc, #172]	; (8003c7c <process_user_input+0x3a4>)
 8003bd0:	edc3 7a0f 	vstr	s15, [r3, #60]	; 0x3c
			 printf("GR set to %f\r\n", GR);
 8003bd4:	4b29      	ldr	r3, [pc, #164]	; (8003c7c <process_user_input+0x3a4>)
 8003bd6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003bd8:	4618      	mov	r0, r3
 8003bda:	f7fc fcdd 	bl	8000598 <__aeabi_f2d>
 8003bde:	4602      	mov	r2, r0
 8003be0:	460b      	mov	r3, r1
 8003be2:	4836      	ldr	r0, [pc, #216]	; (8003cbc <process_user_input+0x3e4>)
 8003be4:	f00b ff1a 	bl	800fa1c <iprintf>
			 break;
 8003be8:	e111      	b.n	8003e0e <process_user_input+0x536>
		 case 'k':
			 KT = fmaxf(atof(fsmstate->cmd_buff), 0.0001f);	// Limit prevents divide by zero.  Seems like a reasonable LB?
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	3304      	adds	r3, #4
 8003bee:	4618      	mov	r0, r3
 8003bf0:	f00b fa48 	bl	800f084 <atof>
 8003bf4:	ec53 2b10 	vmov	r2, r3, d0
 8003bf8:	4610      	mov	r0, r2
 8003bfa:	4619      	mov	r1, r3
 8003bfc:	f7fd f81c 	bl	8000c38 <__aeabi_d2f>
 8003c00:	4603      	mov	r3, r0
 8003c02:	eddf 0a2f 	vldr	s1, [pc, #188]	; 8003cc0 <process_user_input+0x3e8>
 8003c06:	ee00 3a10 	vmov	s0, r3
 8003c0a:	f00f fc01 	bl	8013410 <fmaxf>
 8003c0e:	eef0 7a40 	vmov.f32	s15, s0
 8003c12:	4b1a      	ldr	r3, [pc, #104]	; (8003c7c <process_user_input+0x3a4>)
 8003c14:	edc3 7a0c 	vstr	s15, [r3, #48]	; 0x30
			 printf("KT set to %f\r\n", KT);
 8003c18:	4b18      	ldr	r3, [pc, #96]	; (8003c7c <process_user_input+0x3a4>)
 8003c1a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c1c:	4618      	mov	r0, r3
 8003c1e:	f7fc fcbb 	bl	8000598 <__aeabi_f2d>
 8003c22:	4602      	mov	r2, r0
 8003c24:	460b      	mov	r3, r1
 8003c26:	4827      	ldr	r0, [pc, #156]	; (8003cc4 <process_user_input+0x3ec>)
 8003c28:	f00b fef8 	bl	800fa1c <iprintf>
			 break;
 8003c2c:	e0ef      	b.n	8003e0e <process_user_input+0x536>
		 case 'x':
			 KP_MAX = fmaxf(atof(fsmstate->cmd_buff), 0.0f);
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	3304      	adds	r3, #4
 8003c32:	4618      	mov	r0, r3
 8003c34:	f00b fa26 	bl	800f084 <atof>
 8003c38:	ec53 2b10 	vmov	r2, r3, d0
 8003c3c:	4610      	mov	r0, r2
 8003c3e:	4619      	mov	r1, r3
 8003c40:	f7fc fffa 	bl	8000c38 <__aeabi_d2f>
 8003c44:	4603      	mov	r3, r0
 8003c46:	eddf 0a21 	vldr	s1, [pc, #132]	; 8003ccc <process_user_input+0x3f4>
 8003c4a:	ee00 3a10 	vmov	s0, r3
 8003c4e:	f00f fbdf 	bl	8013410 <fmaxf>
 8003c52:	eef0 7a40 	vmov.f32	s15, s0
 8003c56:	4b09      	ldr	r3, [pc, #36]	; (8003c7c <process_user_input+0x3a4>)
 8003c58:	edc3 7a15 	vstr	s15, [r3, #84]	; 0x54
			 printf("KP_MAX set to %f\r\n", KP_MAX);
 8003c5c:	4b07      	ldr	r3, [pc, #28]	; (8003c7c <process_user_input+0x3a4>)
 8003c5e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003c60:	4618      	mov	r0, r3
 8003c62:	f7fc fc99 	bl	8000598 <__aeabi_f2d>
 8003c66:	4602      	mov	r2, r0
 8003c68:	460b      	mov	r3, r1
 8003c6a:	4817      	ldr	r0, [pc, #92]	; (8003cc8 <process_user_input+0x3f0>)
 8003c6c:	f00b fed6 	bl	800fa1c <iprintf>
			 break;
 8003c70:	e0cd      	b.n	8003e0e <process_user_input+0x536>
 8003c72:	bf00      	nop
 8003c74:	44fa0000 	.word	0x44fa0000
 8003c78:	42c80000 	.word	0x42c80000
 8003c7c:	20004d4c 	.word	0x20004d4c
 8003c80:	080141c0 	.word	0x080141c0
 8003c84:	20004e4c 	.word	0x20004e4c
 8003c88:	080141d4 	.word	0x080141d4
 8003c8c:	080141e8 	.word	0x080141e8
 8003c90:	42700000 	.word	0x42700000
 8003c94:	08014200 	.word	0x08014200
 8003c98:	42040000 	.word	0x42040000
 8003c9c:	08014214 	.word	0x08014214
 8003ca0:	0801422c 	.word	0x0801422c
 8003ca4:	43160000 	.word	0x43160000
 8003ca8:	08014244 	.word	0x08014244
 8003cac:	42200000 	.word	0x42200000
 8003cb0:	0801425c 	.word	0x0801425c
 8003cb4:	08014274 	.word	0x08014274
 8003cb8:	3a83126f 	.word	0x3a83126f
 8003cbc:	08014288 	.word	0x08014288
 8003cc0:	38d1b717 	.word	0x38d1b717
 8003cc4:	08014298 	.word	0x08014298
 8003cc8:	080142a8 	.word	0x080142a8
 8003ccc:	00000000 	.word	0x00000000
		 case 'd':
			 KD_MAX = fmaxf(atof(fsmstate->cmd_buff), 0.0f);
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	3304      	adds	r3, #4
 8003cd4:	4618      	mov	r0, r3
 8003cd6:	f00b f9d5 	bl	800f084 <atof>
 8003cda:	ec53 2b10 	vmov	r2, r3, d0
 8003cde:	4610      	mov	r0, r2
 8003ce0:	4619      	mov	r1, r3
 8003ce2:	f7fc ffa9 	bl	8000c38 <__aeabi_d2f>
 8003ce6:	4603      	mov	r3, r0
 8003ce8:	ed5f 0a08 	vldr	s1, [pc, #-32]	; 8003ccc <process_user_input+0x3f4>
 8003cec:	ee00 3a10 	vmov	s0, r3
 8003cf0:	f00f fb8e 	bl	8013410 <fmaxf>
 8003cf4:	eef0 7a40 	vmov.f32	s15, s0
 8003cf8:	4b50      	ldr	r3, [pc, #320]	; (8003e3c <process_user_input+0x564>)
 8003cfa:	edc3 7a16 	vstr	s15, [r3, #88]	; 0x58
			 printf("KD_MAX set to %f\r\n", KD_MAX);
 8003cfe:	4b4f      	ldr	r3, [pc, #316]	; (8003e3c <process_user_input+0x564>)
 8003d00:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003d02:	4618      	mov	r0, r3
 8003d04:	f7fc fc48 	bl	8000598 <__aeabi_f2d>
 8003d08:	4602      	mov	r2, r0
 8003d0a:	460b      	mov	r3, r1
 8003d0c:	484c      	ldr	r0, [pc, #304]	; (8003e40 <process_user_input+0x568>)
 8003d0e:	f00b fe85 	bl	800fa1c <iprintf>
			 break;
 8003d12:	e07c      	b.n	8003e0e <process_user_input+0x536>
		 case 'p':
			 P_MAX = fmaxf(atof(fsmstate->cmd_buff), 0.0f);
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	3304      	adds	r3, #4
 8003d18:	4618      	mov	r0, r3
 8003d1a:	f00b f9b3 	bl	800f084 <atof>
 8003d1e:	ec53 2b10 	vmov	r2, r3, d0
 8003d22:	4610      	mov	r0, r2
 8003d24:	4619      	mov	r1, r3
 8003d26:	f7fc ff87 	bl	8000c38 <__aeabi_d2f>
 8003d2a:	4603      	mov	r3, r0
 8003d2c:	eddf 0a45 	vldr	s1, [pc, #276]	; 8003e44 <process_user_input+0x56c>
 8003d30:	ee00 3a10 	vmov	s0, r3
 8003d34:	f00f fb6c 	bl	8013410 <fmaxf>
 8003d38:	eef0 7a40 	vmov.f32	s15, s0
 8003d3c:	4b3f      	ldr	r3, [pc, #252]	; (8003e3c <process_user_input+0x564>)
 8003d3e:	edc3 7a12 	vstr	s15, [r3, #72]	; 0x48
			 P_MIN = -P_MAX;
 8003d42:	4b3e      	ldr	r3, [pc, #248]	; (8003e3c <process_user_input+0x564>)
 8003d44:	edd3 7a12 	vldr	s15, [r3, #72]	; 0x48
 8003d48:	eef1 7a67 	vneg.f32	s15, s15
 8003d4c:	4b3b      	ldr	r3, [pc, #236]	; (8003e3c <process_user_input+0x564>)
 8003d4e:	edc3 7a11 	vstr	s15, [r3, #68]	; 0x44
			 printf("P_MAX set to %f\r\n", P_MAX);
 8003d52:	4b3a      	ldr	r3, [pc, #232]	; (8003e3c <process_user_input+0x564>)
 8003d54:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003d56:	4618      	mov	r0, r3
 8003d58:	f7fc fc1e 	bl	8000598 <__aeabi_f2d>
 8003d5c:	4602      	mov	r2, r0
 8003d5e:	460b      	mov	r3, r1
 8003d60:	4839      	ldr	r0, [pc, #228]	; (8003e48 <process_user_input+0x570>)
 8003d62:	f00b fe5b 	bl	800fa1c <iprintf>
			 break;
 8003d66:	e052      	b.n	8003e0e <process_user_input+0x536>
		 case 'v':
			 V_MAX = fmaxf(atof(fsmstate->cmd_buff), 0.0f);
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	3304      	adds	r3, #4
 8003d6c:	4618      	mov	r0, r3
 8003d6e:	f00b f989 	bl	800f084 <atof>
 8003d72:	ec53 2b10 	vmov	r2, r3, d0
 8003d76:	4610      	mov	r0, r2
 8003d78:	4619      	mov	r1, r3
 8003d7a:	f7fc ff5d 	bl	8000c38 <__aeabi_d2f>
 8003d7e:	4603      	mov	r3, r0
 8003d80:	eddf 0a30 	vldr	s1, [pc, #192]	; 8003e44 <process_user_input+0x56c>
 8003d84:	ee00 3a10 	vmov	s0, r3
 8003d88:	f00f fb42 	bl	8013410 <fmaxf>
 8003d8c:	eef0 7a40 	vmov.f32	s15, s0
 8003d90:	4b2a      	ldr	r3, [pc, #168]	; (8003e3c <process_user_input+0x564>)
 8003d92:	edc3 7a14 	vstr	s15, [r3, #80]	; 0x50
			 V_MIN = -V_MAX;
 8003d96:	4b29      	ldr	r3, [pc, #164]	; (8003e3c <process_user_input+0x564>)
 8003d98:	edd3 7a14 	vldr	s15, [r3, #80]	; 0x50
 8003d9c:	eef1 7a67 	vneg.f32	s15, s15
 8003da0:	4b26      	ldr	r3, [pc, #152]	; (8003e3c <process_user_input+0x564>)
 8003da2:	edc3 7a13 	vstr	s15, [r3, #76]	; 0x4c
			 printf("V_MAX set to %f\r\n", V_MAX);
 8003da6:	4b25      	ldr	r3, [pc, #148]	; (8003e3c <process_user_input+0x564>)
 8003da8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003daa:	4618      	mov	r0, r3
 8003dac:	f7fc fbf4 	bl	8000598 <__aeabi_f2d>
 8003db0:	4602      	mov	r2, r0
 8003db2:	460b      	mov	r3, r1
 8003db4:	4825      	ldr	r0, [pc, #148]	; (8003e4c <process_user_input+0x574>)
 8003db6:	f00b fe31 	bl	800fa1c <iprintf>
			 break;
 8003dba:	e028      	b.n	8003e0e <process_user_input+0x536>
		 case 'o':
			 T_MAX = fmaxf(atof(fsmstate->cmd_buff), 0.0f);
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	3304      	adds	r3, #4
 8003dc0:	4618      	mov	r0, r3
 8003dc2:	f00b f95f 	bl	800f084 <atof>
 8003dc6:	ec53 2b10 	vmov	r2, r3, d0
 8003dca:	4610      	mov	r0, r2
 8003dcc:	4619      	mov	r1, r3
 8003dce:	f7fc ff33 	bl	8000c38 <__aeabi_d2f>
 8003dd2:	4603      	mov	r3, r0
 8003dd4:	eddf 0a1b 	vldr	s1, [pc, #108]	; 8003e44 <process_user_input+0x56c>
 8003dd8:	ee00 3a10 	vmov	s0, r3
 8003ddc:	f00f fb18 	bl	8013410 <fmaxf>
 8003de0:	eef0 7a40 	vmov.f32	s15, s0
 8003de4:	4b15      	ldr	r3, [pc, #84]	; (8003e3c <process_user_input+0x564>)
 8003de6:	edc3 7a18 	vstr	s15, [r3, #96]	; 0x60
			 printf("T_MAX set to %f\r\n", T_MAX);
 8003dea:	4b14      	ldr	r3, [pc, #80]	; (8003e3c <process_user_input+0x564>)
 8003dec:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003dee:	4618      	mov	r0, r3
 8003df0:	f7fc fbd2 	bl	8000598 <__aeabi_f2d>
 8003df4:	4602      	mov	r2, r0
 8003df6:	460b      	mov	r3, r1
 8003df8:	4815      	ldr	r0, [pc, #84]	; (8003e50 <process_user_input+0x578>)
 8003dfa:	f00b fe0f 	bl	800fa1c <iprintf>
			 break;
 8003dfe:	e006      	b.n	8003e0e <process_user_input+0x536>
		 default:
			 printf("\n\r '%c' Not a valid command prefix\n\r\n\r", fsmstate->cmd_buff);
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	3304      	adds	r3, #4
 8003e04:	4619      	mov	r1, r3
 8003e06:	4813      	ldr	r0, [pc, #76]	; (8003e54 <process_user_input+0x57c>)
 8003e08:	f00b fe08 	bl	800fa1c <iprintf>
			 break;
 8003e0c:	bf00      	nop

		 }

	 /* Write new settings to flash */
	 store_eeprom_regs();
 8003e0e:	f001 ff4d 	bl	8005cac <store_eeprom_regs>
	 load_eeprom_regs();
 8003e12:	f001 ff59 	bl	8005cc8 <load_eeprom_regs>

	 enter_setup_state();
 8003e16:	f7ff fbeb 	bl	80035f0 <enter_setup_state>

	 fsmstate->bytecount = 0;
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	2200      	movs	r2, #0
 8003e1e:	731a      	strb	r2, [r3, #12]
	 fsmstate->cmd_id = 0;
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	2200      	movs	r2, #0
 8003e24:	735a      	strb	r2, [r3, #13]
	 memset(&fsmstate->cmd_buff, 0, sizeof(fsmstate->cmd_buff));
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	3304      	adds	r3, #4
 8003e2a:	2208      	movs	r2, #8
 8003e2c:	2100      	movs	r1, #0
 8003e2e:	4618      	mov	r0, r3
 8003e30:	f00b f982 	bl	800f138 <memset>
 }
 8003e34:	bf00      	nop
 8003e36:	3708      	adds	r7, #8
 8003e38:	46bd      	mov	sp, r7
 8003e3a:	bd80      	pop	{r7, pc}
 8003e3c:	20004d4c 	.word	0x20004d4c
 8003e40:	080142bc 	.word	0x080142bc
 8003e44:	00000000 	.word	0x00000000
 8003e48:	080142d0 	.word	0x080142d0
 8003e4c:	080142e4 	.word	0x080142e4
 8003e50:	080142f8 	.word	0x080142f8
 8003e54:	0801430c 	.word	0x0801430c

08003e58 <enable_gd>:
 */
#include "gatedrive.h"
#include <stdio.h>


void enable_gd(ControllerStruct *controller){
 8003e58:	b580      	push	{r7, lr}
 8003e5a:	b082      	sub	sp, #8
 8003e5c:	af00      	add	r7, sp, #0
 8003e5e:	6078      	str	r0, [r7, #4]
	//Restart PWM
	controller->isEnabled = 1;
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	2201      	movs	r2, #1
 8003e64:	f883 22f1 	strb.w	r2, [r3, #753]	; 0x2f1
    HAL_TIM_PWM_Start(&TIM_PWM, TIM_CHANNEL_1);
 8003e68:	2100      	movs	r1, #0
 8003e6a:	480d      	ldr	r0, [pc, #52]	; (8003ea0 <enable_gd+0x48>)
 8003e6c:	f008 f8de 	bl	800c02c <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&TIM_PWM, TIM_CHANNEL_2);
 8003e70:	2104      	movs	r1, #4
 8003e72:	480b      	ldr	r0, [pc, #44]	; (8003ea0 <enable_gd+0x48>)
 8003e74:	f008 f8da 	bl	800c02c <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&TIM_PWM, TIM_CHANNEL_3);
 8003e78:	2108      	movs	r1, #8
 8003e7a:	4809      	ldr	r0, [pc, #36]	; (8003ea0 <enable_gd+0x48>)
 8003e7c:	f008 f8d6 	bl	800c02c <HAL_TIM_PWM_Start>
    HAL_TIMEx_PWMN_Start(&TIM_PWM, TIM_CHANNEL_1);
 8003e80:	2100      	movs	r1, #0
 8003e82:	4807      	ldr	r0, [pc, #28]	; (8003ea0 <enable_gd+0x48>)
 8003e84:	f009 f9d2 	bl	800d22c <HAL_TIMEx_PWMN_Start>
    HAL_TIMEx_PWMN_Start(&TIM_PWM, TIM_CHANNEL_2);
 8003e88:	2104      	movs	r1, #4
 8003e8a:	4805      	ldr	r0, [pc, #20]	; (8003ea0 <enable_gd+0x48>)
 8003e8c:	f009 f9ce 	bl	800d22c <HAL_TIMEx_PWMN_Start>
    HAL_TIMEx_PWMN_Start(&TIM_PWM, TIM_CHANNEL_3);
 8003e90:	2108      	movs	r1, #8
 8003e92:	4803      	ldr	r0, [pc, #12]	; (8003ea0 <enable_gd+0x48>)
 8003e94:	f009 f9ca 	bl	800d22c <HAL_TIMEx_PWMN_Start>
}
 8003e98:	bf00      	nop
 8003e9a:	3708      	adds	r7, #8
 8003e9c:	46bd      	mov	sp, r7
 8003e9e:	bd80      	pop	{r7, pc}
 8003ea0:	20005104 	.word	0x20005104

08003ea4 <disable_gd>:
void disable_gd(ControllerStruct *controller){
 8003ea4:	b580      	push	{r7, lr}
 8003ea6:	b082      	sub	sp, #8
 8003ea8:	af00      	add	r7, sp, #0
 8003eaa:	6078      	str	r0, [r7, #4]
	//Drive all gates low
	controller->isEnabled = 0;
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	2200      	movs	r2, #0
 8003eb0:	f883 22f1 	strb.w	r2, [r3, #753]	; 0x2f1
	TIM_PWM.Instance->CCR3 = ((TIM_PWM.Instance->ARR))*(0.0f);
 8003eb4:	4b30      	ldr	r3, [pc, #192]	; (8003f78 <disable_gd+0xd4>)
 8003eb6:	681b      	ldr	r3, [r3, #0]
 8003eb8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003eba:	ee07 3a90 	vmov	s15, r3
 8003ebe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003ec2:	ed9f 7a2e 	vldr	s14, [pc, #184]	; 8003f7c <disable_gd+0xd8>
 8003ec6:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003eca:	4b2b      	ldr	r3, [pc, #172]	; (8003f78 <disable_gd+0xd4>)
 8003ecc:	681b      	ldr	r3, [r3, #0]
 8003ece:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003ed2:	ee17 2a90 	vmov	r2, s15
 8003ed6:	63da      	str	r2, [r3, #60]	; 0x3c
	TIM_PWM.Instance->CCR1 = ((TIM_PWM.Instance->ARR))*(0.0f);
 8003ed8:	4b27      	ldr	r3, [pc, #156]	; (8003f78 <disable_gd+0xd4>)
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003ede:	ee07 3a90 	vmov	s15, r3
 8003ee2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003ee6:	ed9f 7a25 	vldr	s14, [pc, #148]	; 8003f7c <disable_gd+0xd8>
 8003eea:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003eee:	4b22      	ldr	r3, [pc, #136]	; (8003f78 <disable_gd+0xd4>)
 8003ef0:	681b      	ldr	r3, [r3, #0]
 8003ef2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003ef6:	ee17 2a90 	vmov	r2, s15
 8003efa:	635a      	str	r2, [r3, #52]	; 0x34
	TIM_PWM.Instance->CCR2 = ((TIM_PWM.Instance->ARR))*(0.0f);
 8003efc:	4b1e      	ldr	r3, [pc, #120]	; (8003f78 <disable_gd+0xd4>)
 8003efe:	681b      	ldr	r3, [r3, #0]
 8003f00:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f02:	ee07 3a90 	vmov	s15, r3
 8003f06:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003f0a:	ed9f 7a1c 	vldr	s14, [pc, #112]	; 8003f7c <disable_gd+0xd8>
 8003f0e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003f12:	4b19      	ldr	r3, [pc, #100]	; (8003f78 <disable_gd+0xd4>)
 8003f14:	681b      	ldr	r3, [r3, #0]
 8003f16:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003f1a:	ee17 2a90 	vmov	r2, s15
 8003f1e:	639a      	str	r2, [r3, #56]	; 0x38
	HAL_GPIO_WritePin(DRV_HA, GPIO_PIN_RESET );
 8003f20:	2200      	movs	r2, #0
 8003f22:	f44f 7180 	mov.w	r1, #256	; 0x100
 8003f26:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003f2a:	f004 fe03 	bl	8008b34 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(DRV_HB, GPIO_PIN_RESET );
 8003f2e:	2200      	movs	r2, #0
 8003f30:	f44f 7100 	mov.w	r1, #512	; 0x200
 8003f34:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003f38:	f004 fdfc 	bl	8008b34 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(DRV_HC, GPIO_PIN_RESET );
 8003f3c:	2200      	movs	r2, #0
 8003f3e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8003f42:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003f46:	f004 fdf5 	bl	8008b34 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(DRV_LA, GPIO_PIN_RESET );
 8003f4a:	2200      	movs	r2, #0
 8003f4c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8003f50:	480b      	ldr	r0, [pc, #44]	; (8003f80 <disable_gd+0xdc>)
 8003f52:	f004 fdef 	bl	8008b34 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(DRV_LB, GPIO_PIN_RESET );
 8003f56:	2200      	movs	r2, #0
 8003f58:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003f5c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003f60:	f004 fde8 	bl	8008b34 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(DRV_LC, GPIO_PIN_RESET );
 8003f64:	2200      	movs	r2, #0
 8003f66:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8003f6a:	4806      	ldr	r0, [pc, #24]	; (8003f84 <disable_gd+0xe0>)
 8003f6c:	f004 fde2 	bl	8008b34 <HAL_GPIO_WritePin>

}
 8003f70:	bf00      	nop
 8003f72:	3708      	adds	r7, #8
 8003f74:	46bd      	mov	sp, r7
 8003f76:	bd80      	pop	{r7, pc}
 8003f78:	20005104 	.word	0x20005104
 8003f7c:	00000000 	.word	0x00000000
 8003f80:	48000800 	.word	0x48000800
 8003f84:	48000400 	.word	0x48000400

08003f88 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8003f88:	b580      	push	{r7, lr}
 8003f8a:	b08a      	sub	sp, #40	; 0x28
 8003f8c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003f8e:	f107 0314 	add.w	r3, r7, #20
 8003f92:	2200      	movs	r2, #0
 8003f94:	601a      	str	r2, [r3, #0]
 8003f96:	605a      	str	r2, [r3, #4]
 8003f98:	609a      	str	r2, [r3, #8]
 8003f9a:	60da      	str	r2, [r3, #12]
 8003f9c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003f9e:	4b30      	ldr	r3, [pc, #192]	; (8004060 <MX_GPIO_Init+0xd8>)
 8003fa0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003fa2:	4a2f      	ldr	r2, [pc, #188]	; (8004060 <MX_GPIO_Init+0xd8>)
 8003fa4:	f043 0304 	orr.w	r3, r3, #4
 8003fa8:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003faa:	4b2d      	ldr	r3, [pc, #180]	; (8004060 <MX_GPIO_Init+0xd8>)
 8003fac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003fae:	f003 0304 	and.w	r3, r3, #4
 8003fb2:	613b      	str	r3, [r7, #16]
 8003fb4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8003fb6:	4b2a      	ldr	r3, [pc, #168]	; (8004060 <MX_GPIO_Init+0xd8>)
 8003fb8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003fba:	4a29      	ldr	r2, [pc, #164]	; (8004060 <MX_GPIO_Init+0xd8>)
 8003fbc:	f043 0320 	orr.w	r3, r3, #32
 8003fc0:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003fc2:	4b27      	ldr	r3, [pc, #156]	; (8004060 <MX_GPIO_Init+0xd8>)
 8003fc4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003fc6:	f003 0320 	and.w	r3, r3, #32
 8003fca:	60fb      	str	r3, [r7, #12]
 8003fcc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003fce:	4b24      	ldr	r3, [pc, #144]	; (8004060 <MX_GPIO_Init+0xd8>)
 8003fd0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003fd2:	4a23      	ldr	r2, [pc, #140]	; (8004060 <MX_GPIO_Init+0xd8>)
 8003fd4:	f043 0301 	orr.w	r3, r3, #1
 8003fd8:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003fda:	4b21      	ldr	r3, [pc, #132]	; (8004060 <MX_GPIO_Init+0xd8>)
 8003fdc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003fde:	f003 0301 	and.w	r3, r3, #1
 8003fe2:	60bb      	str	r3, [r7, #8]
 8003fe4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003fe6:	4b1e      	ldr	r3, [pc, #120]	; (8004060 <MX_GPIO_Init+0xd8>)
 8003fe8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003fea:	4a1d      	ldr	r2, [pc, #116]	; (8004060 <MX_GPIO_Init+0xd8>)
 8003fec:	f043 0302 	orr.w	r3, r3, #2
 8003ff0:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003ff2:	4b1b      	ldr	r3, [pc, #108]	; (8004060 <MX_GPIO_Init+0xd8>)
 8003ff4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003ff6:	f003 0302 	and.w	r3, r3, #2
 8003ffa:	607b      	str	r3, [r7, #4]
 8003ffc:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_14|GPIO_PIN_6|GPIO_PIN_11, GPIO_PIN_RESET);
 8003ffe:	2200      	movs	r2, #0
 8004000:	f644 0140 	movw	r1, #18496	; 0x4840
 8004004:	4817      	ldr	r0, [pc, #92]	; (8004064 <MX_GPIO_Init+0xdc>)
 8004006:	f004 fd95 	bl	8008b34 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, GPIO_PIN_RESET);
 800400a:	2200      	movs	r2, #0
 800400c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8004010:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8004014:	f004 fd8e 	bl	8008b34 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PC14 PC6 PC11 */
  GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_6|GPIO_PIN_11;
 8004018:	f644 0340 	movw	r3, #18496	; 0x4840
 800401c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800401e:	2301      	movs	r3, #1
 8004020:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004022:	2300      	movs	r3, #0
 8004024:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004026:	2300      	movs	r3, #0
 8004028:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800402a:	f107 0314 	add.w	r3, r7, #20
 800402e:	4619      	mov	r1, r3
 8004030:	480c      	ldr	r0, [pc, #48]	; (8004064 <MX_GPIO_Init+0xdc>)
 8004032:	f004 fbfd 	bl	8008830 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_15;
 8004036:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800403a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800403c:	2301      	movs	r3, #1
 800403e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004040:	2300      	movs	r3, #0
 8004042:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004044:	2300      	movs	r3, #0
 8004046:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004048:	f107 0314 	add.w	r3, r7, #20
 800404c:	4619      	mov	r1, r3
 800404e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8004052:	f004 fbed 	bl	8008830 <HAL_GPIO_Init>

}
 8004056:	bf00      	nop
 8004058:	3728      	adds	r7, #40	; 0x28
 800405a:	46bd      	mov	sp, r7
 800405c:	bd80      	pop	{r7, pc}
 800405e:	bf00      	nop
 8004060:	40021000 	.word	0x40021000
 8004064:	48000800 	.word	0x48000800

08004068 <MX_I2C1_Init>:
I2C_HandleTypeDef hi2c1;
DMA_HandleTypeDef hdma_i2c1_rx;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8004068:	b580      	push	{r7, lr}
 800406a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800406c:	4b1e      	ldr	r3, [pc, #120]	; (80040e8 <MX_I2C1_Init+0x80>)
 800406e:	4a1f      	ldr	r2, [pc, #124]	; (80040ec <MX_I2C1_Init+0x84>)
 8004070:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00802F62;
 8004072:	4b1d      	ldr	r3, [pc, #116]	; (80040e8 <MX_I2C1_Init+0x80>)
 8004074:	4a1e      	ldr	r2, [pc, #120]	; (80040f0 <MX_I2C1_Init+0x88>)
 8004076:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8004078:	4b1b      	ldr	r3, [pc, #108]	; (80040e8 <MX_I2C1_Init+0x80>)
 800407a:	2200      	movs	r2, #0
 800407c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800407e:	4b1a      	ldr	r3, [pc, #104]	; (80040e8 <MX_I2C1_Init+0x80>)
 8004080:	2201      	movs	r2, #1
 8004082:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8004084:	4b18      	ldr	r3, [pc, #96]	; (80040e8 <MX_I2C1_Init+0x80>)
 8004086:	2200      	movs	r2, #0
 8004088:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 800408a:	4b17      	ldr	r3, [pc, #92]	; (80040e8 <MX_I2C1_Init+0x80>)
 800408c:	2200      	movs	r2, #0
 800408e:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8004090:	4b15      	ldr	r3, [pc, #84]	; (80040e8 <MX_I2C1_Init+0x80>)
 8004092:	2200      	movs	r2, #0
 8004094:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8004096:	4b14      	ldr	r3, [pc, #80]	; (80040e8 <MX_I2C1_Init+0x80>)
 8004098:	2200      	movs	r2, #0
 800409a:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800409c:	4b12      	ldr	r3, [pc, #72]	; (80040e8 <MX_I2C1_Init+0x80>)
 800409e:	2200      	movs	r2, #0
 80040a0:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80040a2:	4811      	ldr	r0, [pc, #68]	; (80040e8 <MX_I2C1_Init+0x80>)
 80040a4:	f004 fd5e 	bl	8008b64 <HAL_I2C_Init>
 80040a8:	4603      	mov	r3, r0
 80040aa:	2b00      	cmp	r3, #0
 80040ac:	d001      	beq.n	80040b2 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 80040ae:	f000 fc6a 	bl	8004986 <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80040b2:	2100      	movs	r1, #0
 80040b4:	480c      	ldr	r0, [pc, #48]	; (80040e8 <MX_I2C1_Init+0x80>)
 80040b6:	f006 fd23 	bl	800ab00 <HAL_I2CEx_ConfigAnalogFilter>
 80040ba:	4603      	mov	r3, r0
 80040bc:	2b00      	cmp	r3, #0
 80040be:	d001      	beq.n	80040c4 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 80040c0:	f000 fc61 	bl	8004986 <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80040c4:	2100      	movs	r1, #0
 80040c6:	4808      	ldr	r0, [pc, #32]	; (80040e8 <MX_I2C1_Init+0x80>)
 80040c8:	f006 fd65 	bl	800ab96 <HAL_I2CEx_ConfigDigitalFilter>
 80040cc:	4603      	mov	r3, r0
 80040ce:	2b00      	cmp	r3, #0
 80040d0:	d001      	beq.n	80040d6 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 80040d2:	f000 fc58 	bl	8004986 <Error_Handler>
  }
  /** I2C Fast mode Plus enable
  */
  __HAL_SYSCFG_FASTMODEPLUS_ENABLE(I2C_FASTMODEPLUS_I2C1);
 80040d6:	4b07      	ldr	r3, [pc, #28]	; (80040f4 <MX_I2C1_Init+0x8c>)
 80040d8:	685b      	ldr	r3, [r3, #4]
 80040da:	4a06      	ldr	r2, [pc, #24]	; (80040f4 <MX_I2C1_Init+0x8c>)
 80040dc:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80040e0:	6053      	str	r3, [r2, #4]
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80040e2:	bf00      	nop
 80040e4:	bd80      	pop	{r7, pc}
 80040e6:	bf00      	nop
 80040e8:	2000041c 	.word	0x2000041c
 80040ec:	40005400 	.word	0x40005400
 80040f0:	00802f62 	.word	0x00802f62
 80040f4:	40010000 	.word	0x40010000

080040f8 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80040f8:	b580      	push	{r7, lr}
 80040fa:	b08a      	sub	sp, #40	; 0x28
 80040fc:	af00      	add	r7, sp, #0
 80040fe:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004100:	f107 0314 	add.w	r3, r7, #20
 8004104:	2200      	movs	r2, #0
 8004106:	601a      	str	r2, [r3, #0]
 8004108:	605a      	str	r2, [r3, #4]
 800410a:	609a      	str	r2, [r3, #8]
 800410c:	60da      	str	r2, [r3, #12]
 800410e:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	681b      	ldr	r3, [r3, #0]
 8004114:	4a30      	ldr	r2, [pc, #192]	; (80041d8 <HAL_I2C_MspInit+0xe0>)
 8004116:	4293      	cmp	r3, r2
 8004118:	d159      	bne.n	80041ce <HAL_I2C_MspInit+0xd6>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800411a:	4b30      	ldr	r3, [pc, #192]	; (80041dc <HAL_I2C_MspInit+0xe4>)
 800411c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800411e:	4a2f      	ldr	r2, [pc, #188]	; (80041dc <HAL_I2C_MspInit+0xe4>)
 8004120:	f043 0302 	orr.w	r3, r3, #2
 8004124:	64d3      	str	r3, [r2, #76]	; 0x4c
 8004126:	4b2d      	ldr	r3, [pc, #180]	; (80041dc <HAL_I2C_MspInit+0xe4>)
 8004128:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800412a:	f003 0302 	and.w	r3, r3, #2
 800412e:	613b      	str	r3, [r7, #16]
 8004130:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB7     ------> I2C1_SDA
    PB8-BOOT0     ------> I2C1_SCL
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8;
 8004132:	f44f 73c0 	mov.w	r3, #384	; 0x180
 8004136:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8004138:	2312      	movs	r3, #18
 800413a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800413c:	2301      	movs	r3, #1
 800413e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004140:	2300      	movs	r3, #0
 8004142:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8004144:	2304      	movs	r3, #4
 8004146:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004148:	f107 0314 	add.w	r3, r7, #20
 800414c:	4619      	mov	r1, r3
 800414e:	4824      	ldr	r0, [pc, #144]	; (80041e0 <HAL_I2C_MspInit+0xe8>)
 8004150:	f004 fb6e 	bl	8008830 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8004154:	4b21      	ldr	r3, [pc, #132]	; (80041dc <HAL_I2C_MspInit+0xe4>)
 8004156:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004158:	4a20      	ldr	r2, [pc, #128]	; (80041dc <HAL_I2C_MspInit+0xe4>)
 800415a:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800415e:	6593      	str	r3, [r2, #88]	; 0x58
 8004160:	4b1e      	ldr	r3, [pc, #120]	; (80041dc <HAL_I2C_MspInit+0xe4>)
 8004162:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004164:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004168:	60fb      	str	r3, [r7, #12]
 800416a:	68fb      	ldr	r3, [r7, #12]

    /* I2C1 DMA Init */
    /* I2C1_RX Init */
    hdma_i2c1_rx.Instance = DMA1_Channel3;
 800416c:	4b1d      	ldr	r3, [pc, #116]	; (80041e4 <HAL_I2C_MspInit+0xec>)
 800416e:	4a1e      	ldr	r2, [pc, #120]	; (80041e8 <HAL_I2C_MspInit+0xf0>)
 8004170:	601a      	str	r2, [r3, #0]
    hdma_i2c1_rx.Init.Request = DMA_REQUEST_I2C1_RX;
 8004172:	4b1c      	ldr	r3, [pc, #112]	; (80041e4 <HAL_I2C_MspInit+0xec>)
 8004174:	2210      	movs	r2, #16
 8004176:	605a      	str	r2, [r3, #4]
    hdma_i2c1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8004178:	4b1a      	ldr	r3, [pc, #104]	; (80041e4 <HAL_I2C_MspInit+0xec>)
 800417a:	2200      	movs	r2, #0
 800417c:	609a      	str	r2, [r3, #8]
    hdma_i2c1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800417e:	4b19      	ldr	r3, [pc, #100]	; (80041e4 <HAL_I2C_MspInit+0xec>)
 8004180:	2200      	movs	r2, #0
 8004182:	60da      	str	r2, [r3, #12]
    hdma_i2c1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8004184:	4b17      	ldr	r3, [pc, #92]	; (80041e4 <HAL_I2C_MspInit+0xec>)
 8004186:	2280      	movs	r2, #128	; 0x80
 8004188:	611a      	str	r2, [r3, #16]
    hdma_i2c1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800418a:	4b16      	ldr	r3, [pc, #88]	; (80041e4 <HAL_I2C_MspInit+0xec>)
 800418c:	2200      	movs	r2, #0
 800418e:	615a      	str	r2, [r3, #20]
    hdma_i2c1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8004190:	4b14      	ldr	r3, [pc, #80]	; (80041e4 <HAL_I2C_MspInit+0xec>)
 8004192:	2200      	movs	r2, #0
 8004194:	619a      	str	r2, [r3, #24]
    hdma_i2c1_rx.Init.Mode = DMA_NORMAL;
 8004196:	4b13      	ldr	r3, [pc, #76]	; (80041e4 <HAL_I2C_MspInit+0xec>)
 8004198:	2200      	movs	r2, #0
 800419a:	61da      	str	r2, [r3, #28]
    hdma_i2c1_rx.Init.Priority = DMA_PRIORITY_LOW;
 800419c:	4b11      	ldr	r3, [pc, #68]	; (80041e4 <HAL_I2C_MspInit+0xec>)
 800419e:	2200      	movs	r2, #0
 80041a0:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_i2c1_rx) != HAL_OK)
 80041a2:	4810      	ldr	r0, [pc, #64]	; (80041e4 <HAL_I2C_MspInit+0xec>)
 80041a4:	f003 f994 	bl	80074d0 <HAL_DMA_Init>
 80041a8:	4603      	mov	r3, r0
 80041aa:	2b00      	cmp	r3, #0
 80041ac:	d001      	beq.n	80041b2 <HAL_I2C_MspInit+0xba>
    {
      Error_Handler();
 80041ae:	f000 fbea 	bl	8004986 <Error_Handler>
    }

    __HAL_LINKDMA(i2cHandle,hdmarx,hdma_i2c1_rx);
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	4a0b      	ldr	r2, [pc, #44]	; (80041e4 <HAL_I2C_MspInit+0xec>)
 80041b6:	63da      	str	r2, [r3, #60]	; 0x3c
 80041b8:	4a0a      	ldr	r2, [pc, #40]	; (80041e4 <HAL_I2C_MspInit+0xec>)
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	6293      	str	r3, [r2, #40]	; 0x28

    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 80041be:	2200      	movs	r2, #0
 80041c0:	2100      	movs	r1, #0
 80041c2:	201f      	movs	r0, #31
 80041c4:	f003 f94f 	bl	8007466 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 80041c8:	201f      	movs	r0, #31
 80041ca:	f003 f966 	bl	800749a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 80041ce:	bf00      	nop
 80041d0:	3728      	adds	r7, #40	; 0x28
 80041d2:	46bd      	mov	sp, r7
 80041d4:	bd80      	pop	{r7, pc}
 80041d6:	bf00      	nop
 80041d8:	40005400 	.word	0x40005400
 80041dc:	40021000 	.word	0x40021000
 80041e0:	48000400 	.word	0x48000400
 80041e4:	20000468 	.word	0x20000468
 80041e8:	40020030 	.word	0x40020030

080041ec <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80041ec:	b480      	push	{r7}
 80041ee:	b083      	sub	sp, #12
 80041f0:	af00      	add	r7, sp, #0
 80041f2:	4603      	mov	r3, r0
 80041f4:	6039      	str	r1, [r7, #0]
 80041f6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80041f8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80041fc:	2b00      	cmp	r3, #0
 80041fe:	db0a      	blt.n	8004216 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004200:	683b      	ldr	r3, [r7, #0]
 8004202:	b2da      	uxtb	r2, r3
 8004204:	490c      	ldr	r1, [pc, #48]	; (8004238 <__NVIC_SetPriority+0x4c>)
 8004206:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800420a:	0112      	lsls	r2, r2, #4
 800420c:	b2d2      	uxtb	r2, r2
 800420e:	440b      	add	r3, r1
 8004210:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004214:	e00a      	b.n	800422c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004216:	683b      	ldr	r3, [r7, #0]
 8004218:	b2da      	uxtb	r2, r3
 800421a:	4908      	ldr	r1, [pc, #32]	; (800423c <__NVIC_SetPriority+0x50>)
 800421c:	79fb      	ldrb	r3, [r7, #7]
 800421e:	f003 030f 	and.w	r3, r3, #15
 8004222:	3b04      	subs	r3, #4
 8004224:	0112      	lsls	r2, r2, #4
 8004226:	b2d2      	uxtb	r2, r2
 8004228:	440b      	add	r3, r1
 800422a:	761a      	strb	r2, [r3, #24]
}
 800422c:	bf00      	nop
 800422e:	370c      	adds	r7, #12
 8004230:	46bd      	mov	sp, r7
 8004232:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004236:	4770      	bx	lr
 8004238:	e000e100 	.word	0xe000e100
 800423c:	e000ed00 	.word	0xe000ed00

08004240 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8004240:	b580      	push	{r7, lr}
 8004242:	ed2d 8b02 	vpush	{d8}
 8004246:	b082      	sub	sp, #8
 8004248:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800424a:	f001 fd74 	bl	8005d36 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800424e:	f000 fb2f 	bl	80048b0 <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
	HAL_Delay(100);
 8004252:	2064      	movs	r0, #100	; 0x64
 8004254:	f001 fde0 	bl	8005e18 <HAL_Delay>
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8004258:	f7ff fe96 	bl	8003f88 <MX_GPIO_Init>
  MX_DMA_Init();
 800425c:	f7fd fcba 	bl	8001bd4 <MX_DMA_Init>
  MX_USART2_UART_Init();
 8004260:	f001 fc68 	bl	8005b34 <MX_USART2_UART_Init>
  MX_TIM1_Init();
 8004264:	f001 fafc 	bl	8005860 <MX_TIM1_Init>
  MX_I2C1_Init();
 8004268:	f7ff fefe 	bl	8004068 <MX_I2C1_Init>
  MX_OPAMP1_Init();
 800426c:	f000 fd30 	bl	8004cd0 <MX_OPAMP1_Init>
  MX_OPAMP2_Init();
 8004270:	f000 fd5c 	bl	8004d2c <MX_OPAMP2_Init>
  MX_OPAMP3_Init();
 8004274:	f000 fd88 	bl	8004d88 <MX_OPAMP3_Init>
  MX_ADC1_Init();
 8004278:	f7fc fee6 	bl	8001048 <MX_ADC1_Init>
  MX_ADC2_Init();
 800427c:	f7fc ff7c 	bl	8001178 <MX_ADC2_Init>
  MX_FDCAN1_Init();
 8004280:	f7fd fe58 	bl	8001f34 <MX_FDCAN1_Init>
  /* USER CODE BEGIN 2 */
	load_eeprom_regs();
 8004284:	f001 fd20 	bl	8005cc8 <load_eeprom_regs>
	/* Sanitize configs in case flash is empty*/
	if(E_ZERO==-1){E_ZERO = 0;}
 8004288:	4bae      	ldr	r3, [pc, #696]	; (8004544 <main+0x304>)
 800428a:	691b      	ldr	r3, [r3, #16]
 800428c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004290:	d102      	bne.n	8004298 <main+0x58>
 8004292:	4bac      	ldr	r3, [pc, #688]	; (8004544 <main+0x304>)
 8004294:	2200      	movs	r2, #0
 8004296:	611a      	str	r2, [r3, #16]
	if(isnan(I_BW) || I_BW==-1){I_BW = 1000;}
 8004298:	4bab      	ldr	r3, [pc, #684]	; (8004548 <main+0x308>)
 800429a:	edd3 7a02 	vldr	s15, [r3, #8]
 800429e:	eef4 7a67 	vcmp.f32	s15, s15
 80042a2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80042a6:	d609      	bvs.n	80042bc <main+0x7c>
 80042a8:	4ba7      	ldr	r3, [pc, #668]	; (8004548 <main+0x308>)
 80042aa:	edd3 7a02 	vldr	s15, [r3, #8]
 80042ae:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 80042b2:	eef4 7a47 	vcmp.f32	s15, s14
 80042b6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80042ba:	d102      	bne.n	80042c2 <main+0x82>
 80042bc:	4ba2      	ldr	r3, [pc, #648]	; (8004548 <main+0x308>)
 80042be:	4aa3      	ldr	r2, [pc, #652]	; (800454c <main+0x30c>)
 80042c0:	609a      	str	r2, [r3, #8]
	if(isnan(I_MAX) || I_MAX ==-1){I_MAX=40;}
 80042c2:	4ba1      	ldr	r3, [pc, #644]	; (8004548 <main+0x308>)
 80042c4:	edd3 7a03 	vldr	s15, [r3, #12]
 80042c8:	eef4 7a67 	vcmp.f32	s15, s15
 80042cc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80042d0:	d609      	bvs.n	80042e6 <main+0xa6>
 80042d2:	4b9d      	ldr	r3, [pc, #628]	; (8004548 <main+0x308>)
 80042d4:	edd3 7a03 	vldr	s15, [r3, #12]
 80042d8:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 80042dc:	eef4 7a47 	vcmp.f32	s15, s14
 80042e0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80042e4:	d102      	bne.n	80042ec <main+0xac>
 80042e6:	4b98      	ldr	r3, [pc, #608]	; (8004548 <main+0x308>)
 80042e8:	4a99      	ldr	r2, [pc, #612]	; (8004550 <main+0x310>)
 80042ea:	60da      	str	r2, [r3, #12]
	if(isnan(I_FW_MAX) || I_FW_MAX ==-1){I_FW_MAX=0;}
 80042ec:	4b96      	ldr	r3, [pc, #600]	; (8004548 <main+0x308>)
 80042ee:	edd3 7a06 	vldr	s15, [r3, #24]
 80042f2:	eef4 7a67 	vcmp.f32	s15, s15
 80042f6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80042fa:	d609      	bvs.n	8004310 <main+0xd0>
 80042fc:	4b92      	ldr	r3, [pc, #584]	; (8004548 <main+0x308>)
 80042fe:	edd3 7a06 	vldr	s15, [r3, #24]
 8004302:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 8004306:	eef4 7a47 	vcmp.f32	s15, s14
 800430a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800430e:	d103      	bne.n	8004318 <main+0xd8>
 8004310:	4b8d      	ldr	r3, [pc, #564]	; (8004548 <main+0x308>)
 8004312:	f04f 0200 	mov.w	r2, #0
 8004316:	619a      	str	r2, [r3, #24]
	if(CAN_ID==-1){CAN_ID = 1;}
 8004318:	4b8a      	ldr	r3, [pc, #552]	; (8004544 <main+0x304>)
 800431a:	685b      	ldr	r3, [r3, #4]
 800431c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004320:	d102      	bne.n	8004328 <main+0xe8>
 8004322:	4b88      	ldr	r3, [pc, #544]	; (8004544 <main+0x304>)
 8004324:	2201      	movs	r2, #1
 8004326:	605a      	str	r2, [r3, #4]
	if(CAN_MASTER==-1){CAN_MASTER = 0;}
 8004328:	4b86      	ldr	r3, [pc, #536]	; (8004544 <main+0x304>)
 800432a:	689b      	ldr	r3, [r3, #8]
 800432c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004330:	d102      	bne.n	8004338 <main+0xf8>
 8004332:	4b84      	ldr	r3, [pc, #528]	; (8004544 <main+0x304>)
 8004334:	2200      	movs	r2, #0
 8004336:	609a      	str	r2, [r3, #8]
	if(CAN_TIMEOUT==-1){CAN_TIMEOUT = 0;}
 8004338:	4b82      	ldr	r3, [pc, #520]	; (8004544 <main+0x304>)
 800433a:	68db      	ldr	r3, [r3, #12]
 800433c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004340:	d102      	bne.n	8004348 <main+0x108>
 8004342:	4b80      	ldr	r3, [pc, #512]	; (8004544 <main+0x304>)
 8004344:	2200      	movs	r2, #0
 8004346:	60da      	str	r2, [r3, #12]
	if(isnan(R_NOMINAL) || R_NOMINAL==-1){R_NOMINAL = 0.0f;}
 8004348:	4b7f      	ldr	r3, [pc, #508]	; (8004548 <main+0x308>)
 800434a:	edd3 7a07 	vldr	s15, [r3, #28]
 800434e:	eef4 7a67 	vcmp.f32	s15, s15
 8004352:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004356:	d609      	bvs.n	800436c <main+0x12c>
 8004358:	4b7b      	ldr	r3, [pc, #492]	; (8004548 <main+0x308>)
 800435a:	edd3 7a07 	vldr	s15, [r3, #28]
 800435e:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 8004362:	eef4 7a47 	vcmp.f32	s15, s14
 8004366:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800436a:	d103      	bne.n	8004374 <main+0x134>
 800436c:	4b76      	ldr	r3, [pc, #472]	; (8004548 <main+0x308>)
 800436e:	f04f 0200 	mov.w	r2, #0
 8004372:	61da      	str	r2, [r3, #28]
	if(isnan(TEMP_MAX) || TEMP_MAX==-1){TEMP_MAX = 125.0f;}
 8004374:	4b74      	ldr	r3, [pc, #464]	; (8004548 <main+0x308>)
 8004376:	edd3 7a08 	vldr	s15, [r3, #32]
 800437a:	eef4 7a67 	vcmp.f32	s15, s15
 800437e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004382:	d609      	bvs.n	8004398 <main+0x158>
 8004384:	4b70      	ldr	r3, [pc, #448]	; (8004548 <main+0x308>)
 8004386:	edd3 7a08 	vldr	s15, [r3, #32]
 800438a:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 800438e:	eef4 7a47 	vcmp.f32	s15, s14
 8004392:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004396:	d102      	bne.n	800439e <main+0x15e>
 8004398:	4b6b      	ldr	r3, [pc, #428]	; (8004548 <main+0x308>)
 800439a:	4a6e      	ldr	r2, [pc, #440]	; (8004554 <main+0x314>)
 800439c:	621a      	str	r2, [r3, #32]
	if(isnan(I_MAX_CONT) || I_MAX_CONT==-1){I_MAX_CONT = 14.0f;}
 800439e:	4b6a      	ldr	r3, [pc, #424]	; (8004548 <main+0x308>)
 80043a0:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 80043a4:	eef4 7a67 	vcmp.f32	s15, s15
 80043a8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80043ac:	d609      	bvs.n	80043c2 <main+0x182>
 80043ae:	4b66      	ldr	r3, [pc, #408]	; (8004548 <main+0x308>)
 80043b0:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 80043b4:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 80043b8:	eef4 7a47 	vcmp.f32	s15, s14
 80043bc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80043c0:	d102      	bne.n	80043c8 <main+0x188>
 80043c2:	4b61      	ldr	r3, [pc, #388]	; (8004548 <main+0x308>)
 80043c4:	4a64      	ldr	r2, [pc, #400]	; (8004558 <main+0x318>)
 80043c6:	625a      	str	r2, [r3, #36]	; 0x24
	if(isnan(I_CAL)||I_CAL==-1){I_CAL = 5.0f;}
 80043c8:	4b5f      	ldr	r3, [pc, #380]	; (8004548 <main+0x308>)
 80043ca:	edd3 7a10 	vldr	s15, [r3, #64]	; 0x40
 80043ce:	eef4 7a67 	vcmp.f32	s15, s15
 80043d2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80043d6:	d609      	bvs.n	80043ec <main+0x1ac>
 80043d8:	4b5b      	ldr	r3, [pc, #364]	; (8004548 <main+0x308>)
 80043da:	edd3 7a10 	vldr	s15, [r3, #64]	; 0x40
 80043de:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 80043e2:	eef4 7a47 	vcmp.f32	s15, s14
 80043e6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80043ea:	d102      	bne.n	80043f2 <main+0x1b2>
 80043ec:	4b56      	ldr	r3, [pc, #344]	; (8004548 <main+0x308>)
 80043ee:	4a5b      	ldr	r2, [pc, #364]	; (800455c <main+0x31c>)
 80043f0:	641a      	str	r2, [r3, #64]	; 0x40
	if(isnan(PPAIRS) || PPAIRS==-1){PPAIRS = 21.0f;}
 80043f2:	4b55      	ldr	r3, [pc, #340]	; (8004548 <main+0x308>)
 80043f4:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 80043f8:	eef4 7a67 	vcmp.f32	s15, s15
 80043fc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004400:	d609      	bvs.n	8004416 <main+0x1d6>
 8004402:	4b51      	ldr	r3, [pc, #324]	; (8004548 <main+0x308>)
 8004404:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 8004408:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 800440c:	eef4 7a47 	vcmp.f32	s15, s14
 8004410:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004414:	d102      	bne.n	800441c <main+0x1dc>
 8004416:	4b4c      	ldr	r3, [pc, #304]	; (8004548 <main+0x308>)
 8004418:	4a51      	ldr	r2, [pc, #324]	; (8004560 <main+0x320>)
 800441a:	629a      	str	r2, [r3, #40]	; 0x28
	if(isnan(GR) || GR==-1){GR = 1.0f;}
 800441c:	4b4a      	ldr	r3, [pc, #296]	; (8004548 <main+0x308>)
 800441e:	edd3 7a0f 	vldr	s15, [r3, #60]	; 0x3c
 8004422:	eef4 7a67 	vcmp.f32	s15, s15
 8004426:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800442a:	d609      	bvs.n	8004440 <main+0x200>
 800442c:	4b46      	ldr	r3, [pc, #280]	; (8004548 <main+0x308>)
 800442e:	edd3 7a0f 	vldr	s15, [r3, #60]	; 0x3c
 8004432:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 8004436:	eef4 7a47 	vcmp.f32	s15, s14
 800443a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800443e:	d103      	bne.n	8004448 <main+0x208>
 8004440:	4b41      	ldr	r3, [pc, #260]	; (8004548 <main+0x308>)
 8004442:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8004446:	63da      	str	r2, [r3, #60]	; 0x3c
	if(isnan(KT) || KT==-1){KT = 1.0f;}
 8004448:	4b3f      	ldr	r3, [pc, #252]	; (8004548 <main+0x308>)
 800444a:	edd3 7a0c 	vldr	s15, [r3, #48]	; 0x30
 800444e:	eef4 7a67 	vcmp.f32	s15, s15
 8004452:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004456:	d609      	bvs.n	800446c <main+0x22c>
 8004458:	4b3b      	ldr	r3, [pc, #236]	; (8004548 <main+0x308>)
 800445a:	edd3 7a0c 	vldr	s15, [r3, #48]	; 0x30
 800445e:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 8004462:	eef4 7a47 	vcmp.f32	s15, s14
 8004466:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800446a:	d103      	bne.n	8004474 <main+0x234>
 800446c:	4b36      	ldr	r3, [pc, #216]	; (8004548 <main+0x308>)
 800446e:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8004472:	631a      	str	r2, [r3, #48]	; 0x30
	if(isnan(KP_MAX) || KP_MAX==-1){KP_MAX = 500.0f;}
 8004474:	4b34      	ldr	r3, [pc, #208]	; (8004548 <main+0x308>)
 8004476:	edd3 7a15 	vldr	s15, [r3, #84]	; 0x54
 800447a:	eef4 7a67 	vcmp.f32	s15, s15
 800447e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004482:	d609      	bvs.n	8004498 <main+0x258>
 8004484:	4b30      	ldr	r3, [pc, #192]	; (8004548 <main+0x308>)
 8004486:	edd3 7a15 	vldr	s15, [r3, #84]	; 0x54
 800448a:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 800448e:	eef4 7a47 	vcmp.f32	s15, s14
 8004492:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004496:	d102      	bne.n	800449e <main+0x25e>
 8004498:	4b2b      	ldr	r3, [pc, #172]	; (8004548 <main+0x308>)
 800449a:	4a32      	ldr	r2, [pc, #200]	; (8004564 <main+0x324>)
 800449c:	655a      	str	r2, [r3, #84]	; 0x54
	if(isnan(KD_MAX) || KD_MAX==-1){KD_MAX = 5.0f;}
 800449e:	4b2a      	ldr	r3, [pc, #168]	; (8004548 <main+0x308>)
 80044a0:	edd3 7a16 	vldr	s15, [r3, #88]	; 0x58
 80044a4:	eef4 7a67 	vcmp.f32	s15, s15
 80044a8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80044ac:	d609      	bvs.n	80044c2 <main+0x282>
 80044ae:	4b26      	ldr	r3, [pc, #152]	; (8004548 <main+0x308>)
 80044b0:	edd3 7a16 	vldr	s15, [r3, #88]	; 0x58
 80044b4:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 80044b8:	eef4 7a47 	vcmp.f32	s15, s14
 80044bc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80044c0:	d102      	bne.n	80044c8 <main+0x288>
 80044c2:	4b21      	ldr	r3, [pc, #132]	; (8004548 <main+0x308>)
 80044c4:	4a25      	ldr	r2, [pc, #148]	; (800455c <main+0x31c>)
 80044c6:	659a      	str	r2, [r3, #88]	; 0x58
	if(isnan(P_MAX)){P_MAX = 12.5f;}
 80044c8:	4b1f      	ldr	r3, [pc, #124]	; (8004548 <main+0x308>)
 80044ca:	edd3 7a12 	vldr	s15, [r3, #72]	; 0x48
 80044ce:	eef4 7a67 	vcmp.f32	s15, s15
 80044d2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80044d6:	d702      	bvc.n	80044de <main+0x29e>
 80044d8:	4b1b      	ldr	r3, [pc, #108]	; (8004548 <main+0x308>)
 80044da:	4a23      	ldr	r2, [pc, #140]	; (8004568 <main+0x328>)
 80044dc:	649a      	str	r2, [r3, #72]	; 0x48
	if(isnan(P_MIN)){P_MIN = -12.5f;}
 80044de:	4b1a      	ldr	r3, [pc, #104]	; (8004548 <main+0x308>)
 80044e0:	edd3 7a11 	vldr	s15, [r3, #68]	; 0x44
 80044e4:	eef4 7a67 	vcmp.f32	s15, s15
 80044e8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80044ec:	d702      	bvc.n	80044f4 <main+0x2b4>
 80044ee:	4b16      	ldr	r3, [pc, #88]	; (8004548 <main+0x308>)
 80044f0:	4a1e      	ldr	r2, [pc, #120]	; (800456c <main+0x32c>)
 80044f2:	645a      	str	r2, [r3, #68]	; 0x44
	if(isnan(V_MAX)){V_MAX = 200.0f;}
 80044f4:	4b14      	ldr	r3, [pc, #80]	; (8004548 <main+0x308>)
 80044f6:	edd3 7a14 	vldr	s15, [r3, #80]	; 0x50
 80044fa:	eef4 7a67 	vcmp.f32	s15, s15
 80044fe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004502:	d702      	bvc.n	800450a <main+0x2ca>
 8004504:	4b10      	ldr	r3, [pc, #64]	; (8004548 <main+0x308>)
 8004506:	4a1a      	ldr	r2, [pc, #104]	; (8004570 <main+0x330>)
 8004508:	651a      	str	r2, [r3, #80]	; 0x50
	if(isnan(V_MIN)){V_MIN = -200.0f;}
 800450a:	4b0f      	ldr	r3, [pc, #60]	; (8004548 <main+0x308>)
 800450c:	edd3 7a13 	vldr	s15, [r3, #76]	; 0x4c
 8004510:	eef4 7a67 	vcmp.f32	s15, s15
 8004514:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004518:	d702      	bvc.n	8004520 <main+0x2e0>
 800451a:	4b0b      	ldr	r3, [pc, #44]	; (8004548 <main+0x308>)
 800451c:	4a15      	ldr	r2, [pc, #84]	; (8004574 <main+0x334>)
 800451e:	64da      	str	r2, [r3, #76]	; 0x4c
	if(isnan(MECH_ZERO)){MECH_ZERO = 0.0f;}
 8004520:	4b09      	ldr	r3, [pc, #36]	; (8004548 <main+0x308>)
 8004522:	edd3 7a17 	vldr	s15, [r3, #92]	; 0x5c
 8004526:	eef4 7a67 	vcmp.f32	s15, s15
 800452a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800452e:	d703      	bvc.n	8004538 <main+0x2f8>
 8004530:	4b05      	ldr	r3, [pc, #20]	; (8004548 <main+0x308>)
 8004532:	f04f 0200 	mov.w	r2, #0
 8004536:	65da      	str	r2, [r3, #92]	; 0x5c
	if(isnan(T_MAX)){T_MAX = 10.0f;}
 8004538:	4b03      	ldr	r3, [pc, #12]	; (8004548 <main+0x308>)
 800453a:	edd3 7a18 	vldr	s15, [r3, #96]	; 0x60
 800453e:	eef4 7a67 	vcmp.f32	s15, s15
 8004542:	e019      	b.n	8004578 <main+0x338>
 8004544:	20004e4c 	.word	0x20004e4c
 8004548:	20004d4c 	.word	0x20004d4c
 800454c:	447a0000 	.word	0x447a0000
 8004550:	42200000 	.word	0x42200000
 8004554:	42fa0000 	.word	0x42fa0000
 8004558:	41600000 	.word	0x41600000
 800455c:	40a00000 	.word	0x40a00000
 8004560:	41a80000 	.word	0x41a80000
 8004564:	43fa0000 	.word	0x43fa0000
 8004568:	41480000 	.word	0x41480000
 800456c:	c1480000 	.word	0xc1480000
 8004570:	43480000 	.word	0x43480000
 8004574:	c3480000 	.word	0xc3480000
 8004578:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800457c:	d702      	bvc.n	8004584 <main+0x344>
 800457e:	4ba5      	ldr	r3, [pc, #660]	; (8004814 <main+0x5d4>)
 8004580:	4aa5      	ldr	r2, [pc, #660]	; (8004818 <main+0x5d8>)
 8004582:	661a      	str	r2, [r3, #96]	; 0x60

	printf("\r\nFirmware Version Number: %.2f\r\n", VERSION_NUM);
 8004584:	f04f 0200 	mov.w	r2, #0
 8004588:	4ba4      	ldr	r3, [pc, #656]	; (800481c <main+0x5dc>)
 800458a:	48a5      	ldr	r0, [pc, #660]	; (8004820 <main+0x5e0>)
 800458c:	f00b fa46 	bl	800fa1c <iprintf>
	/* Controller Setup */
	init_controller_params(&controller);
 8004590:	48a4      	ldr	r0, [pc, #656]	; (8004824 <main+0x5e4>)
 8004592:	f7fe fa29 	bl	80029e8 <init_controller_params>

	/* calibration "encoder" zeroing */
	memset(&comm_encoder_cal.cal_position, 0, sizeof(EncoderStruct));
 8004596:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 800459a:	2100      	movs	r1, #0
 800459c:	48a2      	ldr	r0, [pc, #648]	; (8004828 <main+0x5e8>)
 800459e:	f00a fdcb 	bl	800f138 <memset>

	/* commutation encoder setup */
	comm_encoder.e_zero = E_ZERO;
 80045a2:	4ba2      	ldr	r3, [pc, #648]	; (800482c <main+0x5ec>)
 80045a4:	691b      	ldr	r3, [r3, #16]
 80045a6:	4aa2      	ldr	r2, [pc, #648]	; (8004830 <main+0x5f0>)
 80045a8:	f8c2 30d4 	str.w	r3, [r2, #212]	; 0xd4
	comm_encoder.ppairs = PPAIRS;
 80045ac:	4b99      	ldr	r3, [pc, #612]	; (8004814 <main+0x5d4>)
 80045ae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80045b0:	4a9f      	ldr	r2, [pc, #636]	; (8004830 <main+0x5f0>)
 80045b2:	6693      	str	r3, [r2, #104]	; 0x68
	comm_encoder.mech_zero = MECH_ZERO;
 80045b4:	4b97      	ldr	r3, [pc, #604]	; (8004814 <main+0x5d4>)
 80045b6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80045b8:	4a9d      	ldr	r2, [pc, #628]	; (8004830 <main+0x5f0>)
 80045ba:	f8c2 31dc 	str.w	r3, [r2, #476]	; 0x1dc
	ps_warmup(&comm_encoder, 100);			// clear the noisy data when the encoder first turns on
 80045be:	2164      	movs	r1, #100	; 0x64
 80045c0:	489b      	ldr	r0, [pc, #620]	; (8004830 <main+0x5f0>)
 80045c2:	f000 fc85 	bl	8004ed0 <ps_warmup>
	ps_sample(&comm_encoder, DT);
 80045c6:	ed9f 0a9b 	vldr	s0, [pc, #620]	; 8004834 <main+0x5f4>
 80045ca:	4899      	ldr	r0, [pc, #612]	; (8004830 <main+0x5f0>)
 80045cc:	f000 fcd8 	bl	8004f80 <ps_sample>
	ps_sample(&comm_encoder, DT);
 80045d0:	ed9f 0a98 	vldr	s0, [pc, #608]	; 8004834 <main+0x5f4>
 80045d4:	4896      	ldr	r0, [pc, #600]	; (8004830 <main+0x5f0>)
 80045d6:	f000 fcd3 	bl	8004f80 <ps_sample>
	ps_sample(&comm_encoder, DT);
 80045da:	ed9f 0a96 	vldr	s0, [pc, #600]	; 8004834 <main+0x5f4>
 80045de:	4894      	ldr	r0, [pc, #592]	; (8004830 <main+0x5f0>)
 80045e0:	f000 fcce 	bl	8004f80 <ps_sample>
	if(comm_encoder.angle_multiturn[0]>PI_F){
 80045e4:	4b92      	ldr	r3, [pc, #584]	; (8004830 <main+0x5f0>)
 80045e6:	edd3 7a03 	vldr	s15, [r3, #12]
 80045ea:	ed9f 7a93 	vldr	s14, [pc, #588]	; 8004838 <main+0x5f8>
 80045ee:	eef4 7ac7 	vcmpe.f32	s15, s14
 80045f2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80045f6:	dd14      	ble.n	8004622 <main+0x3e2>
	comm_encoder.angle_multiturn[0]-=TWO_PI_F;
 80045f8:	4b8d      	ldr	r3, [pc, #564]	; (8004830 <main+0x5f0>)
 80045fa:	edd3 7a03 	vldr	s15, [r3, #12]
 80045fe:	ed9f 7a8f 	vldr	s14, [pc, #572]	; 800483c <main+0x5fc>
 8004602:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8004606:	4b8a      	ldr	r3, [pc, #552]	; (8004830 <main+0x5f0>)
 8004608:	edc3 7a03 	vstr	s15, [r3, #12]
	comm_encoder.turns--;
 800460c:	4b88      	ldr	r3, [pc, #544]	; (8004830 <main+0x5f0>)
 800460e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004612:	3b01      	subs	r3, #1
 8004614:	4a86      	ldr	r2, [pc, #536]	; (8004830 <main+0x5f0>)
 8004616:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
	printf("Added\r\n");
 800461a:	4889      	ldr	r0, [pc, #548]	; (8004840 <main+0x600>)
 800461c:	f00b fa84 	bl	800fb28 <puts>
 8004620:	e01d      	b.n	800465e <main+0x41e>
	}
	else if(comm_encoder.angle_multiturn[0]<-PI_F){
 8004622:	4b83      	ldr	r3, [pc, #524]	; (8004830 <main+0x5f0>)
 8004624:	edd3 7a03 	vldr	s15, [r3, #12]
 8004628:	ed9f 7a86 	vldr	s14, [pc, #536]	; 8004844 <main+0x604>
 800462c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004630:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004634:	d513      	bpl.n	800465e <main+0x41e>
	comm_encoder.angle_multiturn[0] += TWO_PI_F;
 8004636:	4b7e      	ldr	r3, [pc, #504]	; (8004830 <main+0x5f0>)
 8004638:	edd3 7a03 	vldr	s15, [r3, #12]
 800463c:	ed9f 7a7f 	vldr	s14, [pc, #508]	; 800483c <main+0x5fc>
 8004640:	ee77 7a87 	vadd.f32	s15, s15, s14
 8004644:	4b7a      	ldr	r3, [pc, #488]	; (8004830 <main+0x5f0>)
 8004646:	edc3 7a03 	vstr	s15, [r3, #12]
	comm_encoder.turns++;
 800464a:	4b79      	ldr	r3, [pc, #484]	; (8004830 <main+0x5f0>)
 800464c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004650:	3301      	adds	r3, #1
 8004652:	4a77      	ldr	r2, [pc, #476]	; (8004830 <main+0x5f0>)
 8004654:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
	printf("Subtracted\r\n");
 8004658:	487b      	ldr	r0, [pc, #492]	; (8004848 <main+0x608>)
 800465a:	f00b fa65 	bl	800fb28 <puts>
	}


	if(EN_ENC_LINEARIZATION){memcpy(&comm_encoder.offset_lut, &ENCODER_LUT, sizeof(comm_encoder.offset_lut));}	// Copy the linearization lookup table
 800465e:	4b74      	ldr	r3, [pc, #464]	; (8004830 <main+0x5f0>)
 8004660:	4a72      	ldr	r2, [pc, #456]	; (800482c <main+0x5ec>)
 8004662:	33d8      	adds	r3, #216	; 0xd8
 8004664:	f102 0118 	add.w	r1, r2, #24
 8004668:	f44f 7280 	mov.w	r2, #256	; 0x100
 800466c:	4618      	mov	r0, r3
 800466e:	f00a fd3b 	bl	800f0e8 <memcpy>
	else{memset(&comm_encoder.offset_lut, 0, sizeof(comm_encoder.offset_lut));}

	/* Turn on ADCs */
	HAL_OPAMP_Start(&hopamp1);
 8004672:	4876      	ldr	r0, [pc, #472]	; (800484c <main+0x60c>)
 8004674:	f006 fbac 	bl	800add0 <HAL_OPAMP_Start>
	HAL_OPAMP_Start(&hopamp2);
 8004678:	4875      	ldr	r0, [pc, #468]	; (8004850 <main+0x610>)
 800467a:	f006 fba9 	bl	800add0 <HAL_OPAMP_Start>
	HAL_OPAMP_Start(&hopamp3);
 800467e:	4875      	ldr	r0, [pc, #468]	; (8004854 <main+0x614>)
 8004680:	f006 fba6 	bl	800add0 <HAL_OPAMP_Start>
	HAL_ADC_Start_DMA(&hadc1, (uint32_t *)controller.ADC1_Val, 2);
 8004684:	2202      	movs	r2, #2
 8004686:	4974      	ldr	r1, [pc, #464]	; (8004858 <main+0x618>)
 8004688:	4874      	ldr	r0, [pc, #464]	; (800485c <main+0x61c>)
 800468a:	f001 ff8f 	bl	80065ac <HAL_ADC_Start_DMA>
	HAL_ADC_Start_DMA(&hadc2, (uint32_t *)controller.ADC2_Val, 2);
 800468e:	2202      	movs	r2, #2
 8004690:	4973      	ldr	r1, [pc, #460]	; (8004860 <main+0x620>)
 8004692:	4874      	ldr	r0, [pc, #464]	; (8004864 <main+0x624>)
 8004694:	f001 ff8a 	bl	80065ac <HAL_ADC_Start_DMA>

	disable_gd(&controller);
 8004698:	4862      	ldr	r0, [pc, #392]	; (8004824 <main+0x5e4>)
 800469a:	f7ff fc03 	bl	8003ea4 <disable_gd>
	HAL_Delay(10);
 800469e:	200a      	movs	r0, #10
 80046a0:	f001 fbba 	bl	8005e18 <HAL_Delay>

	zero_current(&controller);
 80046a4:	485f      	ldr	r0, [pc, #380]	; (8004824 <main+0x5e4>)
 80046a6:	f7fe f94d 	bl	8002944 <zero_current>
	HAL_Delay(100);
 80046aa:	2064      	movs	r0, #100	; 0x64
 80046ac:	f001 fbb4 	bl	8005e18 <HAL_Delay>
	printf("ADC A OFFSET: %d     ADC B OFFSET: %d     ADC C OFFSET: %d\r\n", controller.adc_a_offset, controller.adc_b_offset, controller.adc_c_offset);
 80046b0:	4b5c      	ldr	r3, [pc, #368]	; (8004824 <main+0x5e4>)
 80046b2:	f8d3 1090 	ldr.w	r1, [r3, #144]	; 0x90
 80046b6:	4b5b      	ldr	r3, [pc, #364]	; (8004824 <main+0x5e4>)
 80046b8:	f8d3 2094 	ldr.w	r2, [r3, #148]	; 0x94
 80046bc:	4b59      	ldr	r3, [pc, #356]	; (8004824 <main+0x5e4>)
 80046be:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80046c2:	4869      	ldr	r0, [pc, #420]	; (8004868 <main+0x628>)
 80046c4:	f00b f9aa 	bl	800fa1c <iprintf>
	printf("Vbus: %f\r\n",controller.v_bus);
 80046c8:	4b56      	ldr	r3, [pc, #344]	; (8004824 <main+0x5e4>)
 80046ca:	6a1b      	ldr	r3, [r3, #32]
 80046cc:	4618      	mov	r0, r3
 80046ce:	f7fb ff63 	bl	8000598 <__aeabi_f2d>
 80046d2:	4602      	mov	r2, r0
 80046d4:	460b      	mov	r3, r1
 80046d6:	4865      	ldr	r0, [pc, #404]	; (800486c <main+0x62c>)
 80046d8:	f00b f9a0 	bl	800fa1c <iprintf>
	/* Turn on PWM */
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 80046dc:	2100      	movs	r1, #0
 80046de:	4864      	ldr	r0, [pc, #400]	; (8004870 <main+0x630>)
 80046e0:	f007 fca4 	bl	800c02c <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 80046e4:	2104      	movs	r1, #4
 80046e6:	4862      	ldr	r0, [pc, #392]	; (8004870 <main+0x630>)
 80046e8:	f007 fca0 	bl	800c02c <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3);
 80046ec:	2108      	movs	r1, #8
 80046ee:	4860      	ldr	r0, [pc, #384]	; (8004870 <main+0x630>)
 80046f0:	f007 fc9c 	bl	800c02c <HAL_TIM_PWM_Start>
	HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_1);
 80046f4:	2100      	movs	r1, #0
 80046f6:	485e      	ldr	r0, [pc, #376]	; (8004870 <main+0x630>)
 80046f8:	f008 fd98 	bl	800d22c <HAL_TIMEx_PWMN_Start>
	HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_2);
 80046fc:	2104      	movs	r1, #4
 80046fe:	485c      	ldr	r0, [pc, #368]	; (8004870 <main+0x630>)
 8004700:	f008 fd94 	bl	800d22c <HAL_TIMEx_PWMN_Start>
	HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_3);
 8004704:	2108      	movs	r1, #8
 8004706:	485a      	ldr	r0, [pc, #360]	; (8004870 <main+0x630>)
 8004708:	f008 fd90 	bl	800d22c <HAL_TIMEx_PWMN_Start>

	disable_gd(&controller);
 800470c:	4845      	ldr	r0, [pc, #276]	; (8004824 <main+0x5e4>)
 800470e:	f7ff fbc9 	bl	8003ea4 <disable_gd>

	/* CAN setup */
	HAL_GPIO_WritePin(CAN_SHDWN, GPIO_PIN_RESET); //Enable CAN
 8004712:	2200      	movs	r2, #0
 8004714:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8004718:	4856      	ldr	r0, [pc, #344]	; (8004874 <main+0x634>)
 800471a:	f004 fa0b 	bl	8008b34 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(CAN_TERM, GPIO_PIN_RESET ); //Disable CAN termination resistor
 800471e:	2200      	movs	r2, #0
 8004720:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8004724:	4853      	ldr	r0, [pc, #332]	; (8004874 <main+0x634>)
 8004726:	f004 fa05 	bl	8008b34 <HAL_GPIO_WritePin>


	can_rx_init(&can_rx);
 800472a:	4853      	ldr	r0, [pc, #332]	; (8004878 <main+0x638>)
 800472c:	f7fd fcaa 	bl	8002084 <can_rx_init>
	can_tx_init(&can_tx);
 8004730:	4852      	ldr	r0, [pc, #328]	; (800487c <main+0x63c>)
 8004732:	f7fd fcd7 	bl	80020e4 <can_tx_init>

	HAL_FDCAN_Start(&CAN_H); //start CAN
 8004736:	4852      	ldr	r0, [pc, #328]	; (8004880 <main+0x640>)
 8004738:	f003 fbef 	bl	8007f1a <HAL_FDCAN_Start>

	/* Set Interrupt Priorities */
	NVIC_SetPriority(PWM_ISR, 1);
 800473c:	2101      	movs	r1, #1
 800473e:	2019      	movs	r0, #25
 8004740:	f7ff fd54 	bl	80041ec <__NVIC_SetPriority>

	/* Start the FSM */
	state.state = MENU_MODE;
 8004744:	4b4f      	ldr	r3, [pc, #316]	; (8004884 <main+0x644>)
 8004746:	2200      	movs	r2, #0
 8004748:	701a      	strb	r2, [r3, #0]
	state.next_state = MENU_MODE;
 800474a:	4b4e      	ldr	r3, [pc, #312]	; (8004884 <main+0x644>)
 800474c:	2200      	movs	r2, #0
 800474e:	705a      	strb	r2, [r3, #1]
	state.ready = 1;
 8004750:	4b4c      	ldr	r3, [pc, #304]	; (8004884 <main+0x644>)
 8004752:	2201      	movs	r2, #1
 8004754:	70da      	strb	r2, [r3, #3]

	HAL_UART_Receive_IT(&huart2, (uint8_t *)Serial2RxBuffer, 1);
 8004756:	2201      	movs	r2, #1
 8004758:	494b      	ldr	r1, [pc, #300]	; (8004888 <main+0x648>)
 800475a:	484c      	ldr	r0, [pc, #304]	; (800488c <main+0x64c>)
 800475c:	f009 f8a0 	bl	800d8a0 <HAL_UART_Receive_IT>
	HAL_TIM_Base_Start_IT(&htim1);
 8004760:	4843      	ldr	r0, [pc, #268]	; (8004870 <main+0x630>)
 8004762:	f007 fb97 	bl	800be94 <HAL_TIM_Base_Start_IT>
    /* USER CODE BEGIN 3 */
//	printf("A:%f B:%f C:%f V:%f \r\n",controller.i_a, controller.i_b, controller.i_c, controller.v_bus);
//	  printf("%f %f\r\n",controller.i_q, controller.i_q_des);
		static float const R60 = 4700.0f; // ohm
		static float const eps = 0.1f; // epsilon (avoid divide by zero)
		float const R_NTC = R60*(4096.0f/(controller.ADC1_Val[2]+eps)-1.0f); // 10kohm NTC at 25°C
 8004766:	4b2f      	ldr	r3, [pc, #188]	; (8004824 <main+0x5e4>)
 8004768:	f8b3 32fc 	ldrh.w	r3, [r3, #764]	; 0x2fc
 800476c:	ee07 3a90 	vmov	s15, r3
 8004770:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8004774:	4b46      	ldr	r3, [pc, #280]	; (8004890 <main+0x650>)
 8004776:	edd3 7a00 	vldr	s15, [r3]
 800477a:	ee37 7a27 	vadd.f32	s14, s14, s15
 800477e:	eddf 6a45 	vldr	s13, [pc, #276]	; 8004894 <main+0x654>
 8004782:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004786:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800478a:	ee37 7ac7 	vsub.f32	s14, s15, s14
 800478e:	4b42      	ldr	r3, [pc, #264]	; (8004898 <main+0x658>)
 8004790:	edd3 7a00 	vldr	s15, [r3]
 8004794:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004798:	edc7 7a01 	vstr	s15, [r7, #4]
		static float const Beta = 3455.0f; // for a 10k NTC
		static float const Kelvin = 273.15f; //°C
		static float const T0 = 273.15f + 25.0f;
		static float const R0 = 10000.0f; // 10kohm at 25° for 10k NTC
		float const present_temperature_K = Beta * T0 / ( Beta - T0*logf(R0/R_NTC) );
 800479c:	4b3f      	ldr	r3, [pc, #252]	; (800489c <main+0x65c>)
 800479e:	ed93 7a00 	vldr	s14, [r3]
 80047a2:	4b3f      	ldr	r3, [pc, #252]	; (80048a0 <main+0x660>)
 80047a4:	edd3 7a00 	vldr	s15, [r3]
 80047a8:	ee27 8a27 	vmul.f32	s16, s14, s15
 80047ac:	4b3b      	ldr	r3, [pc, #236]	; (800489c <main+0x65c>)
 80047ae:	edd3 8a00 	vldr	s17, [r3]
 80047b2:	4b3c      	ldr	r3, [pc, #240]	; (80048a4 <main+0x664>)
 80047b4:	ed93 7a00 	vldr	s14, [r3]
 80047b8:	edd7 7a01 	vldr	s15, [r7, #4]
 80047bc:	eec7 6a27 	vdiv.f32	s13, s14, s15
 80047c0:	eeb0 0a66 	vmov.f32	s0, s13
 80047c4:	f00e fee0 	bl	8013588 <logf>
 80047c8:	eeb0 7a40 	vmov.f32	s14, s0
 80047cc:	4b34      	ldr	r3, [pc, #208]	; (80048a0 <main+0x660>)
 80047ce:	edd3 7a00 	vldr	s15, [r3]
 80047d2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80047d6:	ee38 7ae7 	vsub.f32	s14, s17, s15
 80047da:	eec8 7a07 	vdiv.f32	s15, s16, s14
 80047de:	edc7 7a00 	vstr	s15, [r7]
		controller.fet_temp_C = present_temperature_K-Kelvin;
 80047e2:	4b31      	ldr	r3, [pc, #196]	; (80048a8 <main+0x668>)
 80047e4:	edd3 7a00 	vldr	s15, [r3]
 80047e8:	ed97 7a00 	vldr	s14, [r7]
 80047ec:	ee77 7a67 	vsub.f32	s15, s14, s15
 80047f0:	4b0c      	ldr	r3, [pc, #48]	; (8004824 <main+0x5e4>)
 80047f2:	edc3 7ac1 	vstr	s15, [r3, #772]	; 0x304
		printf("%f\r\n",controller.fet_temp_C);
 80047f6:	4b0b      	ldr	r3, [pc, #44]	; (8004824 <main+0x5e4>)
 80047f8:	f8d3 3304 	ldr.w	r3, [r3, #772]	; 0x304
 80047fc:	4618      	mov	r0, r3
 80047fe:	f7fb fecb 	bl	8000598 <__aeabi_f2d>
 8004802:	4602      	mov	r2, r0
 8004804:	460b      	mov	r3, r1
 8004806:	4829      	ldr	r0, [pc, #164]	; (80048ac <main+0x66c>)
 8004808:	f00b f908 	bl	800fa1c <iprintf>
		HAL_Delay(100);
 800480c:	2064      	movs	r0, #100	; 0x64
 800480e:	f001 fb03 	bl	8005e18 <HAL_Delay>
  {
 8004812:	e7a8      	b.n	8004766 <main+0x526>
 8004814:	20004d4c 	.word	0x20004d4c
 8004818:	41200000 	.word	0x41200000
 800481c:	3ff00000 	.word	0x3ff00000
 8004820:	08014334 	.word	0x08014334
 8004824:	200004c8 	.word	0x200004c8
 8004828:	20004aec 	.word	0x20004aec
 800482c:	20004e4c 	.word	0x20004e4c
 8004830:	200007e0 	.word	0x200007e0
 8004834:	388bcf64 	.word	0x388bcf64
 8004838:	40490fdb 	.word	0x40490fdb
 800483c:	40c90fdb 	.word	0x40c90fdb
 8004840:	08014358 	.word	0x08014358
 8004844:	c0490fdb 	.word	0xc0490fdb
 8004848:	08014360 	.word	0x08014360
 800484c:	2000504c 	.word	0x2000504c
 8004850:	20005088 	.word	0x20005088
 8004854:	200050c4 	.word	0x200050c4
 8004858:	200007c0 	.word	0x200007c0
 800485c:	2000021c 	.word	0x2000021c
 8004860:	200007c6 	.word	0x200007c6
 8004864:	20000288 	.word	0x20000288
 8004868:	0801436c 	.word	0x0801436c
 800486c:	080143ac 	.word	0x080143ac
 8004870:	20005104 	.word	0x20005104
 8004874:	48000800 	.word	0x48000800
 8004878:	20004cfc 	.word	0x20004cfc
 800487c:	20004cd0 	.word	0x20004cd0
 8004880:	200003b8 	.word	0x200003b8
 8004884:	200007d0 	.word	0x200007d0
 8004888:	20004d48 	.word	0x20004d48
 800488c:	20005150 	.word	0x20005150
 8004890:	0801443c 	.word	0x0801443c
 8004894:	45800000 	.word	0x45800000
 8004898:	08014440 	.word	0x08014440
 800489c:	08014444 	.word	0x08014444
 80048a0:	08014448 	.word	0x08014448
 80048a4:	0801444c 	.word	0x0801444c
 80048a8:	08014450 	.word	0x08014450
 80048ac:	080143b8 	.word	0x080143b8

080048b0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80048b0:	b580      	push	{r7, lr}
 80048b2:	b0a4      	sub	sp, #144	; 0x90
 80048b4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80048b6:	f107 0358 	add.w	r3, r7, #88	; 0x58
 80048ba:	2238      	movs	r2, #56	; 0x38
 80048bc:	2100      	movs	r1, #0
 80048be:	4618      	mov	r0, r3
 80048c0:	f00a fc3a 	bl	800f138 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80048c4:	f107 0344 	add.w	r3, r7, #68	; 0x44
 80048c8:	2200      	movs	r2, #0
 80048ca:	601a      	str	r2, [r3, #0]
 80048cc:	605a      	str	r2, [r3, #4]
 80048ce:	609a      	str	r2, [r3, #8]
 80048d0:	60da      	str	r2, [r3, #12]
 80048d2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80048d4:	463b      	mov	r3, r7
 80048d6:	2244      	movs	r2, #68	; 0x44
 80048d8:	2100      	movs	r1, #0
 80048da:	4618      	mov	r0, r3
 80048dc:	f00a fc2c 	bl	800f138 <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 80048e0:	2000      	movs	r0, #0
 80048e2:	f006 faa7 	bl	800ae34 <HAL_PWREx_ControlVoltageScaling>
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80048e6:	2301      	movs	r3, #1
 80048e8:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80048ea:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80048ee:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80048f0:	2302      	movs	r3, #2
 80048f2:	677b      	str	r3, [r7, #116]	; 0x74
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80048f4:	2303      	movs	r3, #3
 80048f6:	67bb      	str	r3, [r7, #120]	; 0x78
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV2;
 80048f8:	2302      	movs	r3, #2
 80048fa:	67fb      	str	r3, [r7, #124]	; 0x7c
  RCC_OscInitStruct.PLL.PLLN = 84;
 80048fc:	2354      	movs	r3, #84	; 0x54
 80048fe:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8004902:	2302      	movs	r3, #2
 8004904:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8004908:	2302      	movs	r3, #2
 800490a:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800490e:	2302      	movs	r3, #2
 8004910:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8004914:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8004918:	4618      	mov	r0, r3
 800491a:	f006 fb3f 	bl	800af9c <HAL_RCC_OscConfig>
 800491e:	4603      	mov	r3, r0
 8004920:	2b00      	cmp	r3, #0
 8004922:	d001      	beq.n	8004928 <SystemClock_Config+0x78>
  {
    Error_Handler();
 8004924:	f000 f82f 	bl	8004986 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8004928:	230f      	movs	r3, #15
 800492a:	647b      	str	r3, [r7, #68]	; 0x44
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800492c:	2303      	movs	r3, #3
 800492e:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8004930:	2300      	movs	r3, #0
 8004932:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8004934:	2300      	movs	r3, #0
 8004936:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8004938:	2300      	movs	r3, #0
 800493a:	657b      	str	r3, [r7, #84]	; 0x54

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 800493c:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8004940:	2104      	movs	r1, #4
 8004942:	4618      	mov	r0, r3
 8004944:	f006 fe42 	bl	800b5cc <HAL_RCC_ClockConfig>
 8004948:	4603      	mov	r3, r0
 800494a:	2b00      	cmp	r3, #0
 800494c:	d001      	beq.n	8004952 <SystemClock_Config+0xa2>
  {
    Error_Handler();
 800494e:	f000 f81a 	bl	8004986 <Error_Handler>
  }
  /** Initializes the peripherals clocks
  */
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2|RCC_PERIPHCLK_I2C1
 8004952:	f249 0342 	movw	r3, #36930	; 0x9042
 8004956:	603b      	str	r3, [r7, #0]
                              |RCC_PERIPHCLK_ADC12|RCC_PERIPHCLK_FDCAN;
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8004958:	2300      	movs	r3, #0
 800495a:	60bb      	str	r3, [r7, #8]
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 800495c:	2300      	movs	r3, #0
 800495e:	61bb      	str	r3, [r7, #24]
  PeriphClkInit.FdcanClockSelection = RCC_FDCANCLKSOURCE_PCLK1;
 8004960:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8004964:	633b      	str	r3, [r7, #48]	; 0x30
  PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 8004966:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 800496a:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800496c:	463b      	mov	r3, r7
 800496e:	4618      	mov	r0, r3
 8004970:	f007 f848 	bl	800ba04 <HAL_RCCEx_PeriphCLKConfig>
 8004974:	4603      	mov	r3, r0
 8004976:	2b00      	cmp	r3, #0
 8004978:	d001      	beq.n	800497e <SystemClock_Config+0xce>
  {
    Error_Handler();
 800497a:	f000 f804 	bl	8004986 <Error_Handler>
  }
}
 800497e:	bf00      	nop
 8004980:	3790      	adds	r7, #144	; 0x90
 8004982:	46bd      	mov	sp, r7
 8004984:	bd80      	pop	{r7, pc}

08004986 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8004986:	b480      	push	{r7}
 8004988:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800498a:	b672      	cpsid	i
}
 800498c:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800498e:	e7fe      	b.n	800498e <Error_Handler+0x8>

08004990 <fast_fmaxf>:

#include "math_ops.h"
#include "lookup.h"


float fast_fmaxf(float x, float y){
 8004990:	b480      	push	{r7}
 8004992:	b083      	sub	sp, #12
 8004994:	af00      	add	r7, sp, #0
 8004996:	ed87 0a01 	vstr	s0, [r7, #4]
 800499a:	edc7 0a00 	vstr	s1, [r7]
    /// Returns maximum of x, y ///
    return (((x)>(y))?(x):(y));
 800499e:	ed97 7a01 	vldr	s14, [r7, #4]
 80049a2:	edd7 7a00 	vldr	s15, [r7]
 80049a6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80049aa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80049ae:	dd01      	ble.n	80049b4 <fast_fmaxf+0x24>
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	e000      	b.n	80049b6 <fast_fmaxf+0x26>
 80049b4:	683b      	ldr	r3, [r7, #0]
 80049b6:	ee07 3a90 	vmov	s15, r3
    }
 80049ba:	eeb0 0a67 	vmov.f32	s0, s15
 80049be:	370c      	adds	r7, #12
 80049c0:	46bd      	mov	sp, r7
 80049c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049c6:	4770      	bx	lr

080049c8 <fast_fminf>:

float fast_fminf(float x, float y){
 80049c8:	b480      	push	{r7}
 80049ca:	b083      	sub	sp, #12
 80049cc:	af00      	add	r7, sp, #0
 80049ce:	ed87 0a01 	vstr	s0, [r7, #4]
 80049d2:	edc7 0a00 	vstr	s1, [r7]
    /// Returns minimum of x, y ///
    return (((x)<(y))?(x):(y));
 80049d6:	ed97 7a01 	vldr	s14, [r7, #4]
 80049da:	edd7 7a00 	vldr	s15, [r7]
 80049de:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80049e2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80049e6:	d501      	bpl.n	80049ec <fast_fminf+0x24>
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	e000      	b.n	80049ee <fast_fminf+0x26>
 80049ec:	683b      	ldr	r3, [r7, #0]
 80049ee:	ee07 3a90 	vmov	s15, r3
    }
 80049f2:	eeb0 0a67 	vmov.f32	s0, s15
 80049f6:	370c      	adds	r7, #12
 80049f8:	46bd      	mov	sp, r7
 80049fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049fe:	4770      	bx	lr

08004a00 <fmaxf3>:

float fmaxf3(float x, float y, float z){
 8004a00:	b480      	push	{r7}
 8004a02:	b085      	sub	sp, #20
 8004a04:	af00      	add	r7, sp, #0
 8004a06:	ed87 0a03 	vstr	s0, [r7, #12]
 8004a0a:	edc7 0a02 	vstr	s1, [r7, #8]
 8004a0e:	ed87 1a01 	vstr	s2, [r7, #4]
    /// Returns maximum of x, y, z ///
    return (x > y ? (x > z ? x : z) : (y > z ? y : z));
 8004a12:	ed97 7a03 	vldr	s14, [r7, #12]
 8004a16:	edd7 7a02 	vldr	s15, [r7, #8]
 8004a1a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004a1e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004a22:	dd0c      	ble.n	8004a3e <fmaxf3+0x3e>
 8004a24:	ed97 7a03 	vldr	s14, [r7, #12]
 8004a28:	edd7 7a01 	vldr	s15, [r7, #4]
 8004a2c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004a30:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004a34:	dd01      	ble.n	8004a3a <fmaxf3+0x3a>
 8004a36:	68fb      	ldr	r3, [r7, #12]
 8004a38:	e00d      	b.n	8004a56 <fmaxf3+0x56>
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	e00b      	b.n	8004a56 <fmaxf3+0x56>
 8004a3e:	ed97 7a02 	vldr	s14, [r7, #8]
 8004a42:	edd7 7a01 	vldr	s15, [r7, #4]
 8004a46:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004a4a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004a4e:	dd01      	ble.n	8004a54 <fmaxf3+0x54>
 8004a50:	68bb      	ldr	r3, [r7, #8]
 8004a52:	e000      	b.n	8004a56 <fmaxf3+0x56>
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	ee07 3a90 	vmov	s15, r3
    }
 8004a5a:	eeb0 0a67 	vmov.f32	s0, s15
 8004a5e:	3714      	adds	r7, #20
 8004a60:	46bd      	mov	sp, r7
 8004a62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a66:	4770      	bx	lr

08004a68 <fminf3>:

float fminf3(float x, float y, float z){
 8004a68:	b480      	push	{r7}
 8004a6a:	b085      	sub	sp, #20
 8004a6c:	af00      	add	r7, sp, #0
 8004a6e:	ed87 0a03 	vstr	s0, [r7, #12]
 8004a72:	edc7 0a02 	vstr	s1, [r7, #8]
 8004a76:	ed87 1a01 	vstr	s2, [r7, #4]
    /// Returns minimum of x, y, z ///
    return (x < y ? (x < z ? x : z) : (y < z ? y : z));
 8004a7a:	ed97 7a03 	vldr	s14, [r7, #12]
 8004a7e:	edd7 7a02 	vldr	s15, [r7, #8]
 8004a82:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004a86:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004a8a:	d50c      	bpl.n	8004aa6 <fminf3+0x3e>
 8004a8c:	ed97 7a03 	vldr	s14, [r7, #12]
 8004a90:	edd7 7a01 	vldr	s15, [r7, #4]
 8004a94:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004a98:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004a9c:	d501      	bpl.n	8004aa2 <fminf3+0x3a>
 8004a9e:	68fb      	ldr	r3, [r7, #12]
 8004aa0:	e00d      	b.n	8004abe <fminf3+0x56>
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	e00b      	b.n	8004abe <fminf3+0x56>
 8004aa6:	ed97 7a02 	vldr	s14, [r7, #8]
 8004aaa:	edd7 7a01 	vldr	s15, [r7, #4]
 8004aae:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004ab2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004ab6:	d501      	bpl.n	8004abc <fminf3+0x54>
 8004ab8:	68bb      	ldr	r3, [r7, #8]
 8004aba:	e000      	b.n	8004abe <fminf3+0x56>
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	ee07 3a90 	vmov	s15, r3
    }
 8004ac2:	eeb0 0a67 	vmov.f32	s0, s15
 8004ac6:	3714      	adds	r7, #20
 8004ac8:	46bd      	mov	sp, r7
 8004aca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ace:	4770      	bx	lr

08004ad0 <limit_norm>:
float roundf(float x){
    /// Returns nearest integer ///
    return x < 0.0f ? ceilf(x - 0.5f) : floorf(x + 0.5f);
    }
  */
void limit_norm(float *x, float *y, float limit){
 8004ad0:	b580      	push	{r7, lr}
 8004ad2:	b086      	sub	sp, #24
 8004ad4:	af00      	add	r7, sp, #0
 8004ad6:	60f8      	str	r0, [r7, #12]
 8004ad8:	60b9      	str	r1, [r7, #8]
 8004ada:	ed87 0a01 	vstr	s0, [r7, #4]
    /// Scales the lenght of vector (x, y) to be <= limit ///
    float norm = sqrtf(*x * *x + *y * *y);
 8004ade:	68fb      	ldr	r3, [r7, #12]
 8004ae0:	ed93 7a00 	vldr	s14, [r3]
 8004ae4:	68fb      	ldr	r3, [r7, #12]
 8004ae6:	edd3 7a00 	vldr	s15, [r3]
 8004aea:	ee27 7a27 	vmul.f32	s14, s14, s15
 8004aee:	68bb      	ldr	r3, [r7, #8]
 8004af0:	edd3 6a00 	vldr	s13, [r3]
 8004af4:	68bb      	ldr	r3, [r7, #8]
 8004af6:	edd3 7a00 	vldr	s15, [r3]
 8004afa:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8004afe:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004b02:	eeb0 0a67 	vmov.f32	s0, s15
 8004b06:	f00e fd6d 	bl	80135e4 <sqrtf>
 8004b0a:	ed87 0a05 	vstr	s0, [r7, #20]
    if(norm > limit){
 8004b0e:	ed97 7a05 	vldr	s14, [r7, #20]
 8004b12:	edd7 7a01 	vldr	s15, [r7, #4]
 8004b16:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004b1a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004b1e:	dc00      	bgt.n	8004b22 <limit_norm+0x52>
        *x = *x * limit/norm;
        *y = *y * limit/norm;
        }
    }
 8004b20:	e01b      	b.n	8004b5a <limit_norm+0x8a>
        *x = *x * limit/norm;
 8004b22:	68fb      	ldr	r3, [r7, #12]
 8004b24:	ed93 7a00 	vldr	s14, [r3]
 8004b28:	edd7 7a01 	vldr	s15, [r7, #4]
 8004b2c:	ee67 6a27 	vmul.f32	s13, s14, s15
 8004b30:	ed97 7a05 	vldr	s14, [r7, #20]
 8004b34:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004b38:	68fb      	ldr	r3, [r7, #12]
 8004b3a:	edc3 7a00 	vstr	s15, [r3]
        *y = *y * limit/norm;
 8004b3e:	68bb      	ldr	r3, [r7, #8]
 8004b40:	ed93 7a00 	vldr	s14, [r3]
 8004b44:	edd7 7a01 	vldr	s15, [r7, #4]
 8004b48:	ee67 6a27 	vmul.f32	s13, s14, s15
 8004b4c:	ed97 7a05 	vldr	s14, [r7, #20]
 8004b50:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004b54:	68bb      	ldr	r3, [r7, #8]
 8004b56:	edc3 7a00 	vstr	s15, [r3]
    }
 8004b5a:	bf00      	nop
 8004b5c:	3718      	adds	r7, #24
 8004b5e:	46bd      	mov	sp, r7
 8004b60:	bd80      	pop	{r7, pc}

08004b62 <float_to_uint>:
    
void limit(float *x, float min, float max){
    *x = fast_fmaxf(fast_fminf(*x, max), min);
    }

int float_to_uint(float x, float x_min, float x_max, int bits){
 8004b62:	b480      	push	{r7}
 8004b64:	b087      	sub	sp, #28
 8004b66:	af00      	add	r7, sp, #0
 8004b68:	ed87 0a03 	vstr	s0, [r7, #12]
 8004b6c:	edc7 0a02 	vstr	s1, [r7, #8]
 8004b70:	ed87 1a01 	vstr	s2, [r7, #4]
 8004b74:	6038      	str	r0, [r7, #0]
    /// Converts a float to an unsigned int, given range and number of bits ///
    float span = x_max - x_min;
 8004b76:	ed97 7a01 	vldr	s14, [r7, #4]
 8004b7a:	edd7 7a02 	vldr	s15, [r7, #8]
 8004b7e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004b82:	edc7 7a05 	vstr	s15, [r7, #20]
    float offset = x_min;
 8004b86:	68bb      	ldr	r3, [r7, #8]
 8004b88:	613b      	str	r3, [r7, #16]
    return (int) ((x-offset)*((float)((1<<bits)-1))/span);
 8004b8a:	ed97 7a03 	vldr	s14, [r7, #12]
 8004b8e:	edd7 7a04 	vldr	s15, [r7, #16]
 8004b92:	ee37 7a67 	vsub.f32	s14, s14, s15
 8004b96:	2201      	movs	r2, #1
 8004b98:	683b      	ldr	r3, [r7, #0]
 8004b9a:	fa02 f303 	lsl.w	r3, r2, r3
 8004b9e:	3b01      	subs	r3, #1
 8004ba0:	ee07 3a90 	vmov	s15, r3
 8004ba4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004ba8:	ee67 6a27 	vmul.f32	s13, s14, s15
 8004bac:	ed97 7a05 	vldr	s14, [r7, #20]
 8004bb0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004bb4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8004bb8:	ee17 3a90 	vmov	r3, s15
    }
 8004bbc:	4618      	mov	r0, r3
 8004bbe:	371c      	adds	r7, #28
 8004bc0:	46bd      	mov	sp, r7
 8004bc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bc6:	4770      	bx	lr

08004bc8 <uint_to_float>:
    
    
float uint_to_float(int x_int, float x_min, float x_max, int bits){
 8004bc8:	b480      	push	{r7}
 8004bca:	b087      	sub	sp, #28
 8004bcc:	af00      	add	r7, sp, #0
 8004bce:	60f8      	str	r0, [r7, #12]
 8004bd0:	ed87 0a02 	vstr	s0, [r7, #8]
 8004bd4:	edc7 0a01 	vstr	s1, [r7, #4]
 8004bd8:	6039      	str	r1, [r7, #0]
    /// converts unsigned int to float, given range and number of bits ///
    float span = x_max - x_min;
 8004bda:	ed97 7a01 	vldr	s14, [r7, #4]
 8004bde:	edd7 7a02 	vldr	s15, [r7, #8]
 8004be2:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004be6:	edc7 7a05 	vstr	s15, [r7, #20]
    float offset = x_min;
 8004bea:	68bb      	ldr	r3, [r7, #8]
 8004bec:	613b      	str	r3, [r7, #16]
    return ((float)x_int)*span/((float)((1<<bits)-1)) + offset;
 8004bee:	68fb      	ldr	r3, [r7, #12]
 8004bf0:	ee07 3a90 	vmov	s15, r3
 8004bf4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8004bf8:	edd7 7a05 	vldr	s15, [r7, #20]
 8004bfc:	ee67 6a27 	vmul.f32	s13, s14, s15
 8004c00:	2201      	movs	r2, #1
 8004c02:	683b      	ldr	r3, [r7, #0]
 8004c04:	fa02 f303 	lsl.w	r3, r2, r3
 8004c08:	3b01      	subs	r3, #1
 8004c0a:	ee07 3a90 	vmov	s15, r3
 8004c0e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004c12:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004c16:	edd7 7a04 	vldr	s15, [r7, #16]
 8004c1a:	ee77 7a27 	vadd.f32	s15, s14, s15
    }
 8004c1e:	eeb0 0a67 	vmov.f32	s0, s15
 8004c22:	371c      	adds	r7, #28
 8004c24:	46bd      	mov	sp, r7
 8004c26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c2a:	4770      	bx	lr

08004c2c <sin_lut>:

float sin_lut(float theta){
 8004c2c:	b580      	push	{r7, lr}
 8004c2e:	b082      	sub	sp, #8
 8004c30:	af00      	add	r7, sp, #0
 8004c32:	ed87 0a01 	vstr	s0, [r7, #4]
	theta = fmodf(theta, TWO_PI_F);
 8004c36:	eddf 0a17 	vldr	s1, [pc, #92]	; 8004c94 <sin_lut+0x68>
 8004c3a:	ed97 0a01 	vldr	s0, [r7, #4]
 8004c3e:	f00e fc83 	bl	8013548 <fmodf>
 8004c42:	ed87 0a01 	vstr	s0, [r7, #4]
	theta = theta<0 ? theta + TWO_PI_F : theta;
 8004c46:	edd7 7a01 	vldr	s15, [r7, #4]
 8004c4a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8004c4e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004c52:	d506      	bpl.n	8004c62 <sin_lut+0x36>
 8004c54:	edd7 7a01 	vldr	s15, [r7, #4]
 8004c58:	ed9f 7a0e 	vldr	s14, [pc, #56]	; 8004c94 <sin_lut+0x68>
 8004c5c:	ee77 7a87 	vadd.f32	s15, s15, s14
 8004c60:	e001      	b.n	8004c66 <sin_lut+0x3a>
 8004c62:	edd7 7a01 	vldr	s15, [r7, #4]
 8004c66:	edc7 7a01 	vstr	s15, [r7, #4]

	return sin_tab[(int) (LUT_MULT*theta)];
 8004c6a:	edd7 7a01 	vldr	s15, [r7, #4]
 8004c6e:	ed9f 7a0a 	vldr	s14, [pc, #40]	; 8004c98 <sin_lut+0x6c>
 8004c72:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004c76:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8004c7a:	ee17 3a90 	vmov	r3, s15
 8004c7e:	4a07      	ldr	r2, [pc, #28]	; (8004c9c <sin_lut+0x70>)
 8004c80:	009b      	lsls	r3, r3, #2
 8004c82:	4413      	add	r3, r2
 8004c84:	681b      	ldr	r3, [r3, #0]
 8004c86:	ee07 3a90 	vmov	s15, r3
}
 8004c8a:	eeb0 0a67 	vmov.f32	s0, s15
 8004c8e:	3708      	adds	r7, #8
 8004c90:	46bd      	mov	sp, r7
 8004c92:	bd80      	pop	{r7, pc}
 8004c94:	40c90fdb 	.word	0x40c90fdb
 8004c98:	42a2f983 	.word	0x42a2f983
 8004c9c:	08014454 	.word	0x08014454

08004ca0 <cos_lut>:

float cos_lut(float theta){
 8004ca0:	b580      	push	{r7, lr}
 8004ca2:	b082      	sub	sp, #8
 8004ca4:	af00      	add	r7, sp, #0
 8004ca6:	ed87 0a01 	vstr	s0, [r7, #4]
	return sin_lut(PI_OVER_2_F - theta);
 8004caa:	ed9f 7a08 	vldr	s14, [pc, #32]	; 8004ccc <cos_lut+0x2c>
 8004cae:	edd7 7a01 	vldr	s15, [r7, #4]
 8004cb2:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004cb6:	eeb0 0a67 	vmov.f32	s0, s15
 8004cba:	f7ff ffb7 	bl	8004c2c <sin_lut>
 8004cbe:	eef0 7a40 	vmov.f32	s15, s0
}
 8004cc2:	eeb0 0a67 	vmov.f32	s0, s15
 8004cc6:	3708      	adds	r7, #8
 8004cc8:	46bd      	mov	sp, r7
 8004cca:	bd80      	pop	{r7, pc}
 8004ccc:	3fc90fdb 	.word	0x3fc90fdb

08004cd0 <MX_OPAMP1_Init>:
OPAMP_HandleTypeDef hopamp2;
OPAMP_HandleTypeDef hopamp3;

/* OPAMP1 init function */
void MX_OPAMP1_Init(void)
{
 8004cd0:	b580      	push	{r7, lr}
 8004cd2:	af00      	add	r7, sp, #0
  /* USER CODE END OPAMP1_Init 0 */

  /* USER CODE BEGIN OPAMP1_Init 1 */

  /* USER CODE END OPAMP1_Init 1 */
  hopamp1.Instance = OPAMP1;
 8004cd4:	4b13      	ldr	r3, [pc, #76]	; (8004d24 <MX_OPAMP1_Init+0x54>)
 8004cd6:	4a14      	ldr	r2, [pc, #80]	; (8004d28 <MX_OPAMP1_Init+0x58>)
 8004cd8:	601a      	str	r2, [r3, #0]
  hopamp1.Init.PowerMode = OPAMP_POWERMODE_HIGHSPEED;
 8004cda:	4b12      	ldr	r3, [pc, #72]	; (8004d24 <MX_OPAMP1_Init+0x54>)
 8004cdc:	2280      	movs	r2, #128	; 0x80
 8004cde:	605a      	str	r2, [r3, #4]
  hopamp1.Init.Mode = OPAMP_PGA_MODE;
 8004ce0:	4b10      	ldr	r3, [pc, #64]	; (8004d24 <MX_OPAMP1_Init+0x54>)
 8004ce2:	2240      	movs	r2, #64	; 0x40
 8004ce4:	609a      	str	r2, [r3, #8]
  hopamp1.Init.NonInvertingInput = OPAMP_NONINVERTINGINPUT_IO0;
 8004ce6:	4b0f      	ldr	r3, [pc, #60]	; (8004d24 <MX_OPAMP1_Init+0x54>)
 8004ce8:	2200      	movs	r2, #0
 8004cea:	611a      	str	r2, [r3, #16]
  hopamp1.Init.InternalOutput = ENABLE;
 8004cec:	4b0d      	ldr	r3, [pc, #52]	; (8004d24 <MX_OPAMP1_Init+0x54>)
 8004cee:	2201      	movs	r2, #1
 8004cf0:	751a      	strb	r2, [r3, #20]
  hopamp1.Init.TimerControlledMuxmode = OPAMP_TIMERCONTROLLEDMUXMODE_DISABLE;
 8004cf2:	4b0c      	ldr	r3, [pc, #48]	; (8004d24 <MX_OPAMP1_Init+0x54>)
 8004cf4:	2200      	movs	r2, #0
 8004cf6:	619a      	str	r2, [r3, #24]
  hopamp1.Init.PgaConnect = OPAMP_PGA_CONNECT_INVERTINGINPUT_IO0_BIAS;
 8004cf8:	4b0a      	ldr	r3, [pc, #40]	; (8004d24 <MX_OPAMP1_Init+0x54>)
 8004cfa:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8004cfe:	625a      	str	r2, [r3, #36]	; 0x24
  hopamp1.Init.PgaGain = OPAMP_PGA_GAIN_16_OR_MINUS_15;
 8004d00:	4b08      	ldr	r3, [pc, #32]	; (8004d24 <MX_OPAMP1_Init+0x54>)
 8004d02:	f44f 4240 	mov.w	r2, #49152	; 0xc000
 8004d06:	629a      	str	r2, [r3, #40]	; 0x28
  hopamp1.Init.UserTrimming = OPAMP_TRIMMING_FACTORY;
 8004d08:	4b06      	ldr	r3, [pc, #24]	; (8004d24 <MX_OPAMP1_Init+0x54>)
 8004d0a:	2200      	movs	r2, #0
 8004d0c:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_OPAMP_Init(&hopamp1) != HAL_OK)
 8004d0e:	4805      	ldr	r0, [pc, #20]	; (8004d24 <MX_OPAMP1_Init+0x54>)
 8004d10:	f005 ff8e 	bl	800ac30 <HAL_OPAMP_Init>
 8004d14:	4603      	mov	r3, r0
 8004d16:	2b00      	cmp	r3, #0
 8004d18:	d001      	beq.n	8004d1e <MX_OPAMP1_Init+0x4e>
  {
    Error_Handler();
 8004d1a:	f7ff fe34 	bl	8004986 <Error_Handler>
  }
  /* USER CODE BEGIN OPAMP1_Init 2 */

  /* USER CODE END OPAMP1_Init 2 */

}
 8004d1e:	bf00      	nop
 8004d20:	bd80      	pop	{r7, pc}
 8004d22:	bf00      	nop
 8004d24:	2000504c 	.word	0x2000504c
 8004d28:	40010300 	.word	0x40010300

08004d2c <MX_OPAMP2_Init>:
/* OPAMP2 init function */
void MX_OPAMP2_Init(void)
{
 8004d2c:	b580      	push	{r7, lr}
 8004d2e:	af00      	add	r7, sp, #0
  /* USER CODE END OPAMP2_Init 0 */

  /* USER CODE BEGIN OPAMP2_Init 1 */

  /* USER CODE END OPAMP2_Init 1 */
  hopamp2.Instance = OPAMP2;
 8004d30:	4b13      	ldr	r3, [pc, #76]	; (8004d80 <MX_OPAMP2_Init+0x54>)
 8004d32:	4a14      	ldr	r2, [pc, #80]	; (8004d84 <MX_OPAMP2_Init+0x58>)
 8004d34:	601a      	str	r2, [r3, #0]
  hopamp2.Init.PowerMode = OPAMP_POWERMODE_HIGHSPEED;
 8004d36:	4b12      	ldr	r3, [pc, #72]	; (8004d80 <MX_OPAMP2_Init+0x54>)
 8004d38:	2280      	movs	r2, #128	; 0x80
 8004d3a:	605a      	str	r2, [r3, #4]
  hopamp2.Init.Mode = OPAMP_PGA_MODE;
 8004d3c:	4b10      	ldr	r3, [pc, #64]	; (8004d80 <MX_OPAMP2_Init+0x54>)
 8004d3e:	2240      	movs	r2, #64	; 0x40
 8004d40:	609a      	str	r2, [r3, #8]
  hopamp2.Init.NonInvertingInput = OPAMP_NONINVERTINGINPUT_IO0;
 8004d42:	4b0f      	ldr	r3, [pc, #60]	; (8004d80 <MX_OPAMP2_Init+0x54>)
 8004d44:	2200      	movs	r2, #0
 8004d46:	611a      	str	r2, [r3, #16]
  hopamp2.Init.InternalOutput = ENABLE;
 8004d48:	4b0d      	ldr	r3, [pc, #52]	; (8004d80 <MX_OPAMP2_Init+0x54>)
 8004d4a:	2201      	movs	r2, #1
 8004d4c:	751a      	strb	r2, [r3, #20]
  hopamp2.Init.TimerControlledMuxmode = OPAMP_TIMERCONTROLLEDMUXMODE_DISABLE;
 8004d4e:	4b0c      	ldr	r3, [pc, #48]	; (8004d80 <MX_OPAMP2_Init+0x54>)
 8004d50:	2200      	movs	r2, #0
 8004d52:	619a      	str	r2, [r3, #24]
  hopamp2.Init.PgaConnect = OPAMP_PGA_CONNECT_INVERTINGINPUT_IO0_BIAS;
 8004d54:	4b0a      	ldr	r3, [pc, #40]	; (8004d80 <MX_OPAMP2_Init+0x54>)
 8004d56:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8004d5a:	625a      	str	r2, [r3, #36]	; 0x24
  hopamp2.Init.PgaGain = OPAMP_PGA_GAIN_16_OR_MINUS_15;
 8004d5c:	4b08      	ldr	r3, [pc, #32]	; (8004d80 <MX_OPAMP2_Init+0x54>)
 8004d5e:	f44f 4240 	mov.w	r2, #49152	; 0xc000
 8004d62:	629a      	str	r2, [r3, #40]	; 0x28
  hopamp2.Init.UserTrimming = OPAMP_TRIMMING_FACTORY;
 8004d64:	4b06      	ldr	r3, [pc, #24]	; (8004d80 <MX_OPAMP2_Init+0x54>)
 8004d66:	2200      	movs	r2, #0
 8004d68:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_OPAMP_Init(&hopamp2) != HAL_OK)
 8004d6a:	4805      	ldr	r0, [pc, #20]	; (8004d80 <MX_OPAMP2_Init+0x54>)
 8004d6c:	f005 ff60 	bl	800ac30 <HAL_OPAMP_Init>
 8004d70:	4603      	mov	r3, r0
 8004d72:	2b00      	cmp	r3, #0
 8004d74:	d001      	beq.n	8004d7a <MX_OPAMP2_Init+0x4e>
  {
    Error_Handler();
 8004d76:	f7ff fe06 	bl	8004986 <Error_Handler>
  }
  /* USER CODE BEGIN OPAMP2_Init 2 */

  /* USER CODE END OPAMP2_Init 2 */

}
 8004d7a:	bf00      	nop
 8004d7c:	bd80      	pop	{r7, pc}
 8004d7e:	bf00      	nop
 8004d80:	20005088 	.word	0x20005088
 8004d84:	40010304 	.word	0x40010304

08004d88 <MX_OPAMP3_Init>:
/* OPAMP3 init function */
void MX_OPAMP3_Init(void)
{
 8004d88:	b580      	push	{r7, lr}
 8004d8a:	af00      	add	r7, sp, #0
  /* USER CODE END OPAMP3_Init 0 */

  /* USER CODE BEGIN OPAMP3_Init 1 */

  /* USER CODE END OPAMP3_Init 1 */
  hopamp3.Instance = OPAMP3;
 8004d8c:	4b13      	ldr	r3, [pc, #76]	; (8004ddc <MX_OPAMP3_Init+0x54>)
 8004d8e:	4a14      	ldr	r2, [pc, #80]	; (8004de0 <MX_OPAMP3_Init+0x58>)
 8004d90:	601a      	str	r2, [r3, #0]
  hopamp3.Init.PowerMode = OPAMP_POWERMODE_HIGHSPEED;
 8004d92:	4b12      	ldr	r3, [pc, #72]	; (8004ddc <MX_OPAMP3_Init+0x54>)
 8004d94:	2280      	movs	r2, #128	; 0x80
 8004d96:	605a      	str	r2, [r3, #4]
  hopamp3.Init.Mode = OPAMP_PGA_MODE;
 8004d98:	4b10      	ldr	r3, [pc, #64]	; (8004ddc <MX_OPAMP3_Init+0x54>)
 8004d9a:	2240      	movs	r2, #64	; 0x40
 8004d9c:	609a      	str	r2, [r3, #8]
  hopamp3.Init.NonInvertingInput = OPAMP_NONINVERTINGINPUT_IO0;
 8004d9e:	4b0f      	ldr	r3, [pc, #60]	; (8004ddc <MX_OPAMP3_Init+0x54>)
 8004da0:	2200      	movs	r2, #0
 8004da2:	611a      	str	r2, [r3, #16]
  hopamp3.Init.InternalOutput = ENABLE;
 8004da4:	4b0d      	ldr	r3, [pc, #52]	; (8004ddc <MX_OPAMP3_Init+0x54>)
 8004da6:	2201      	movs	r2, #1
 8004da8:	751a      	strb	r2, [r3, #20]
  hopamp3.Init.TimerControlledMuxmode = OPAMP_TIMERCONTROLLEDMUXMODE_DISABLE;
 8004daa:	4b0c      	ldr	r3, [pc, #48]	; (8004ddc <MX_OPAMP3_Init+0x54>)
 8004dac:	2200      	movs	r2, #0
 8004dae:	619a      	str	r2, [r3, #24]
  hopamp3.Init.PgaConnect = OPAMP_PGA_CONNECT_INVERTINGINPUT_IO0_BIAS;
 8004db0:	4b0a      	ldr	r3, [pc, #40]	; (8004ddc <MX_OPAMP3_Init+0x54>)
 8004db2:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8004db6:	625a      	str	r2, [r3, #36]	; 0x24
  hopamp3.Init.PgaGain = OPAMP_PGA_GAIN_16_OR_MINUS_15;
 8004db8:	4b08      	ldr	r3, [pc, #32]	; (8004ddc <MX_OPAMP3_Init+0x54>)
 8004dba:	f44f 4240 	mov.w	r2, #49152	; 0xc000
 8004dbe:	629a      	str	r2, [r3, #40]	; 0x28
  hopamp3.Init.UserTrimming = OPAMP_TRIMMING_FACTORY;
 8004dc0:	4b06      	ldr	r3, [pc, #24]	; (8004ddc <MX_OPAMP3_Init+0x54>)
 8004dc2:	2200      	movs	r2, #0
 8004dc4:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_OPAMP_Init(&hopamp3) != HAL_OK)
 8004dc6:	4805      	ldr	r0, [pc, #20]	; (8004ddc <MX_OPAMP3_Init+0x54>)
 8004dc8:	f005 ff32 	bl	800ac30 <HAL_OPAMP_Init>
 8004dcc:	4603      	mov	r3, r0
 8004dce:	2b00      	cmp	r3, #0
 8004dd0:	d001      	beq.n	8004dd6 <MX_OPAMP3_Init+0x4e>
  {
    Error_Handler();
 8004dd2:	f7ff fdd8 	bl	8004986 <Error_Handler>
  }
  /* USER CODE BEGIN OPAMP3_Init 2 */

  /* USER CODE END OPAMP3_Init 2 */

}
 8004dd6:	bf00      	nop
 8004dd8:	bd80      	pop	{r7, pc}
 8004dda:	bf00      	nop
 8004ddc:	200050c4 	.word	0x200050c4
 8004de0:	40010308 	.word	0x40010308

08004de4 <HAL_OPAMP_MspInit>:

void HAL_OPAMP_MspInit(OPAMP_HandleTypeDef* opampHandle)
{
 8004de4:	b580      	push	{r7, lr}
 8004de6:	b08a      	sub	sp, #40	; 0x28
 8004de8:	af00      	add	r7, sp, #0
 8004dea:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004dec:	f107 0314 	add.w	r3, r7, #20
 8004df0:	2200      	movs	r2, #0
 8004df2:	601a      	str	r2, [r3, #0]
 8004df4:	605a      	str	r2, [r3, #4]
 8004df6:	609a      	str	r2, [r3, #8]
 8004df8:	60da      	str	r2, [r3, #12]
 8004dfa:	611a      	str	r2, [r3, #16]
  if(opampHandle->Instance==OPAMP1)
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	681b      	ldr	r3, [r3, #0]
 8004e00:	4a2e      	ldr	r2, [pc, #184]	; (8004ebc <HAL_OPAMP_MspInit+0xd8>)
 8004e02:	4293      	cmp	r3, r2
 8004e04:	d119      	bne.n	8004e3a <HAL_OPAMP_MspInit+0x56>
  {
  /* USER CODE BEGIN OPAMP1_MspInit 0 */

  /* USER CODE END OPAMP1_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004e06:	4b2e      	ldr	r3, [pc, #184]	; (8004ec0 <HAL_OPAMP_MspInit+0xdc>)
 8004e08:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004e0a:	4a2d      	ldr	r2, [pc, #180]	; (8004ec0 <HAL_OPAMP_MspInit+0xdc>)
 8004e0c:	f043 0301 	orr.w	r3, r3, #1
 8004e10:	64d3      	str	r3, [r2, #76]	; 0x4c
 8004e12:	4b2b      	ldr	r3, [pc, #172]	; (8004ec0 <HAL_OPAMP_MspInit+0xdc>)
 8004e14:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004e16:	f003 0301 	and.w	r3, r3, #1
 8004e1a:	613b      	str	r3, [r7, #16]
 8004e1c:	693b      	ldr	r3, [r7, #16]
    /**OPAMP1 GPIO Configuration
    PA1     ------> OPAMP1_VINP
    PA3     ------> OPAMP1_VINM0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_3;
 8004e1e:	230a      	movs	r3, #10
 8004e20:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8004e22:	2303      	movs	r3, #3
 8004e24:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004e26:	2300      	movs	r3, #0
 8004e28:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004e2a:	f107 0314 	add.w	r3, r7, #20
 8004e2e:	4619      	mov	r1, r3
 8004e30:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8004e34:	f003 fcfc 	bl	8008830 <HAL_GPIO_Init>

  /* USER CODE BEGIN OPAMP3_MspInit 1 */

  /* USER CODE END OPAMP3_MspInit 1 */
  }
}
 8004e38:	e03b      	b.n	8004eb2 <HAL_OPAMP_MspInit+0xce>
  else if(opampHandle->Instance==OPAMP2)
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	681b      	ldr	r3, [r3, #0]
 8004e3e:	4a21      	ldr	r2, [pc, #132]	; (8004ec4 <HAL_OPAMP_MspInit+0xe0>)
 8004e40:	4293      	cmp	r3, r2
 8004e42:	d119      	bne.n	8004e78 <HAL_OPAMP_MspInit+0x94>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004e44:	4b1e      	ldr	r3, [pc, #120]	; (8004ec0 <HAL_OPAMP_MspInit+0xdc>)
 8004e46:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004e48:	4a1d      	ldr	r2, [pc, #116]	; (8004ec0 <HAL_OPAMP_MspInit+0xdc>)
 8004e4a:	f043 0301 	orr.w	r3, r3, #1
 8004e4e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8004e50:	4b1b      	ldr	r3, [pc, #108]	; (8004ec0 <HAL_OPAMP_MspInit+0xdc>)
 8004e52:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004e54:	f003 0301 	and.w	r3, r3, #1
 8004e58:	60fb      	str	r3, [r7, #12]
 8004e5a:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 8004e5c:	23a0      	movs	r3, #160	; 0xa0
 8004e5e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8004e60:	2303      	movs	r3, #3
 8004e62:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004e64:	2300      	movs	r3, #0
 8004e66:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004e68:	f107 0314 	add.w	r3, r7, #20
 8004e6c:	4619      	mov	r1, r3
 8004e6e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8004e72:	f003 fcdd 	bl	8008830 <HAL_GPIO_Init>
}
 8004e76:	e01c      	b.n	8004eb2 <HAL_OPAMP_MspInit+0xce>
  else if(opampHandle->Instance==OPAMP3)
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	681b      	ldr	r3, [r3, #0]
 8004e7c:	4a12      	ldr	r2, [pc, #72]	; (8004ec8 <HAL_OPAMP_MspInit+0xe4>)
 8004e7e:	4293      	cmp	r3, r2
 8004e80:	d117      	bne.n	8004eb2 <HAL_OPAMP_MspInit+0xce>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004e82:	4b0f      	ldr	r3, [pc, #60]	; (8004ec0 <HAL_OPAMP_MspInit+0xdc>)
 8004e84:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004e86:	4a0e      	ldr	r2, [pc, #56]	; (8004ec0 <HAL_OPAMP_MspInit+0xdc>)
 8004e88:	f043 0302 	orr.w	r3, r3, #2
 8004e8c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8004e8e:	4b0c      	ldr	r3, [pc, #48]	; (8004ec0 <HAL_OPAMP_MspInit+0xdc>)
 8004e90:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004e92:	f003 0302 	and.w	r3, r3, #2
 8004e96:	60bb      	str	r3, [r7, #8]
 8004e98:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_2;
 8004e9a:	2305      	movs	r3, #5
 8004e9c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8004e9e:	2303      	movs	r3, #3
 8004ea0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004ea2:	2300      	movs	r3, #0
 8004ea4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004ea6:	f107 0314 	add.w	r3, r7, #20
 8004eaa:	4619      	mov	r1, r3
 8004eac:	4807      	ldr	r0, [pc, #28]	; (8004ecc <HAL_OPAMP_MspInit+0xe8>)
 8004eae:	f003 fcbf 	bl	8008830 <HAL_GPIO_Init>
}
 8004eb2:	bf00      	nop
 8004eb4:	3728      	adds	r7, #40	; 0x28
 8004eb6:	46bd      	mov	sp, r7
 8004eb8:	bd80      	pop	{r7, pc}
 8004eba:	bf00      	nop
 8004ebc:	40010300 	.word	0x40010300
 8004ec0:	40021000 	.word	0x40021000
 8004ec4:	40010304 	.word	0x40010304
 8004ec8:	40010308 	.word	0x40010308
 8004ecc:	48000400 	.word	0x48000400

08004ed0 <ps_warmup>:
#include "position_sensor.h"
#include "math_ops.h"
#include "hw_config.h"
#include "user_config.h"

void ps_warmup(EncoderStruct * encoder, int n){
 8004ed0:	b580      	push	{r7, lr}
 8004ed2:	b088      	sub	sp, #32
 8004ed4:	af04      	add	r7, sp, #16
 8004ed6:	6078      	str	r0, [r7, #4]
 8004ed8:	6039      	str	r1, [r7, #0]
	encoder->config.raw = 0;
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	2200      	movs	r2, #0
 8004ede:	801a      	strh	r2, [r3, #0]
	encoder->config.bit.PM = 0;
 8004ee0:	687a      	ldr	r2, [r7, #4]
 8004ee2:	8813      	ldrh	r3, [r2, #0]
 8004ee4:	f36f 2309 	bfc	r3, #8, #2
 8004ee8:	8013      	strh	r3, [r2, #0]
	encoder->config.bit.HYST = 0;
 8004eea:	687a      	ldr	r2, [r7, #4]
 8004eec:	8813      	ldrh	r3, [r2, #0]
 8004eee:	f36f 238b 	bfc	r3, #10, #2
 8004ef2:	8013      	strh	r3, [r2, #0]
	encoder->config.bit.OUTS = 0;
 8004ef4:	687a      	ldr	r2, [r7, #4]
 8004ef6:	8813      	ldrh	r3, [r2, #0]
 8004ef8:	f36f 330d 	bfc	r3, #12, #2
 8004efc:	8013      	strh	r3, [r2, #0]
	encoder->config.bit.PWMF = 0;
 8004efe:	687a      	ldr	r2, [r7, #4]
 8004f00:	8813      	ldrh	r3, [r2, #0]
 8004f02:	f36f 338f 	bfc	r3, #14, #2
 8004f06:	8013      	strh	r3, [r2, #0]
	encoder->config.bit.SF = 3;
 8004f08:	687a      	ldr	r2, [r7, #4]
 8004f0a:	8813      	ldrh	r3, [r2, #0]
 8004f0c:	f043 0303 	orr.w	r3, r3, #3
 8004f10:	8013      	strh	r3, [r2, #0]
	encoder->config.bit.FTH = 7;
 8004f12:	687a      	ldr	r2, [r7, #4]
 8004f14:	8813      	ldrh	r3, [r2, #0]
 8004f16:	f043 031c 	orr.w	r3, r3, #28
 8004f1a:	8013      	strh	r3, [r2, #0]
	encoder->config.bit.WD = 0;
 8004f1c:	687a      	ldr	r2, [r7, #4]
 8004f1e:	8813      	ldrh	r3, [r2, #0]
 8004f20:	f36f 1345 	bfc	r3, #5, #1
 8004f24:	8013      	strh	r3, [r2, #0]
	HAL_I2C_Mem_Write(&ENC_I2C, ENC_ADDRESS,0x01,I2C_MEMADD_SIZE_8BIT, (uint8_t*)&encoder->config.raw, 2,2);
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	2202      	movs	r2, #2
 8004f2a:	9202      	str	r2, [sp, #8]
 8004f2c:	2202      	movs	r2, #2
 8004f2e:	9201      	str	r2, [sp, #4]
 8004f30:	9300      	str	r3, [sp, #0]
 8004f32:	2301      	movs	r3, #1
 8004f34:	2201      	movs	r2, #1
 8004f36:	216c      	movs	r1, #108	; 0x6c
 8004f38:	4810      	ldr	r0, [pc, #64]	; (8004f7c <ps_warmup+0xac>)
 8004f3a:	f003 ff93 	bl	8008e64 <HAL_I2C_Mem_Write>
	/* Hall position sensors noisy on startup.  Take a bunch of samples to clear this data */
	for(int i = 0; i<n; i++){
 8004f3e:	2300      	movs	r3, #0
 8004f40:	60fb      	str	r3, [r7, #12]
 8004f42:	e012      	b.n	8004f6a <ps_warmup+0x9a>
		encoder->data.raw = 0;
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	2200      	movs	r2, #0
 8004f48:	805a      	strh	r2, [r3, #2]
		HAL_I2C_Mem_Read(&ENC_I2C, ENC_ADDRESS,0x0C,I2C_MEMADD_SIZE_8BIT,(uint8_t*)&encoder->data.raw, 2,2);
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	3302      	adds	r3, #2
 8004f4e:	2202      	movs	r2, #2
 8004f50:	9202      	str	r2, [sp, #8]
 8004f52:	2202      	movs	r2, #2
 8004f54:	9201      	str	r2, [sp, #4]
 8004f56:	9300      	str	r3, [sp, #0]
 8004f58:	2301      	movs	r3, #1
 8004f5a:	220c      	movs	r2, #12
 8004f5c:	216c      	movs	r1, #108	; 0x6c
 8004f5e:	4807      	ldr	r0, [pc, #28]	; (8004f7c <ps_warmup+0xac>)
 8004f60:	f004 f894 	bl	800908c <HAL_I2C_Mem_Read>
	for(int i = 0; i<n; i++){
 8004f64:	68fb      	ldr	r3, [r7, #12]
 8004f66:	3301      	adds	r3, #1
 8004f68:	60fb      	str	r3, [r7, #12]
 8004f6a:	68fa      	ldr	r2, [r7, #12]
 8004f6c:	683b      	ldr	r3, [r7, #0]
 8004f6e:	429a      	cmp	r2, r3
 8004f70:	dbe8      	blt.n	8004f44 <ps_warmup+0x74>
	}
}
 8004f72:	bf00      	nop
 8004f74:	bf00      	nop
 8004f76:	3710      	adds	r7, #16
 8004f78:	46bd      	mov	sp, r7
 8004f7a:	bd80      	pop	{r7, pc}
 8004f7c:	2000041c 	.word	0x2000041c

08004f80 <ps_sample>:

void ps_sample(EncoderStruct * encoder, float dt){
 8004f80:	b580      	push	{r7, lr}
 8004f82:	b08a      	sub	sp, #40	; 0x28
 8004f84:	af00      	add	r7, sp, #0
 8004f86:	6078      	str	r0, [r7, #4]
 8004f88:	ed87 0a00 	vstr	s0, [r7]
	/* updates EncoderStruct encoder with the latest sample
	 * after elapsed time dt */

	/* Shift around previous samples */
	encoder->old_angle = encoder->angle_singleturn;
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	685a      	ldr	r2, [r3, #4]
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	609a      	str	r2, [r3, #8]
//	for(int i = N_POS_SAMPLES-1; i>0; i--){encoder->angle_multiturn[i] = encoder->angle_multiturn[i-1];}
	memmove(&encoder->angle_multiturn[1], &encoder->angle_multiturn[0], (N_POS_SAMPLES-1)*sizeof(float));
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	f103 0010 	add.w	r0, r3, #16
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	330c      	adds	r3, #12
 8004f9e:	224c      	movs	r2, #76	; 0x4c
 8004fa0:	4619      	mov	r1, r3
 8004fa2:	f00a f8af 	bl	800f104 <memmove>

	/* SPI read/write */
	HAL_I2C_Master_Receive_DMA(&ENC_I2C, ENC_ADDRESS,(uint8_t*)&encoder->data.raw, 2);
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	1c9a      	adds	r2, r3, #2
 8004faa:	2302      	movs	r3, #2
 8004fac:	216c      	movs	r1, #108	; 0x6c
 8004fae:	489b      	ldr	r0, [pc, #620]	; (800521c <ps_sample+0x29c>)
 8004fb0:	f003 fe68 	bl	8008c84 <HAL_I2C_Master_Receive_DMA>
	uint16_t angle = ((encoder->data.bit.angle8_12<<8)&0xF00)|encoder->data.bit.angle0_7;
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	885b      	ldrh	r3, [r3, #2]
 8004fb8:	f3c3 0303 	ubfx	r3, r3, #0, #4
 8004fbc:	b2db      	uxtb	r3, r3
 8004fbe:	021b      	lsls	r3, r3, #8
 8004fc0:	b21b      	sxth	r3, r3
 8004fc2:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8004fc6:	b21a      	sxth	r2, r3
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	885b      	ldrh	r3, [r3, #2]
 8004fcc:	f3c3 2307 	ubfx	r3, r3, #8, #8
 8004fd0:	b2db      	uxtb	r3, r3
 8004fd2:	b21b      	sxth	r3, r3
 8004fd4:	4313      	orrs	r3, r2
 8004fd6:	b21b      	sxth	r3, r3
 8004fd8:	847b      	strh	r3, [r7, #34]	; 0x22
	encoder->raw = angle;
 8004fda:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	675a      	str	r2, [r3, #116]	; 0x74

	/* Linearization */
	int off_1 = encoder->offset_lut[(encoder->raw)>>7];				// lookup table lower entry
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004fe4:	11da      	asrs	r2, r3, #7
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	3236      	adds	r2, #54	; 0x36
 8004fea:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004fee:	61fb      	str	r3, [r7, #28]
	int off_2 = encoder->offset_lut[((encoder->raw>>7)+1)%128];		// lookup table higher entry
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004ff4:	11db      	asrs	r3, r3, #7
 8004ff6:	3301      	adds	r3, #1
 8004ff8:	425a      	negs	r2, r3
 8004ffa:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004ffe:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8005002:	bf58      	it	pl
 8005004:	4253      	negpl	r3, r2
 8005006:	687a      	ldr	r2, [r7, #4]
 8005008:	3336      	adds	r3, #54	; 0x36
 800500a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800500e:	61bb      	str	r3, [r7, #24]
	int off_interp = off_1 + ((off_2 - off_1)*(encoder->raw - ((encoder->raw>>7)<<7))>>7);     // Interpolate between lookup table entries
 8005010:	69ba      	ldr	r2, [r7, #24]
 8005012:	69fb      	ldr	r3, [r7, #28]
 8005014:	1ad3      	subs	r3, r2, r3
 8005016:	687a      	ldr	r2, [r7, #4]
 8005018:	6f52      	ldr	r2, [r2, #116]	; 0x74
 800501a:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800501e:	fb02 f303 	mul.w	r3, r2, r3
 8005022:	11db      	asrs	r3, r3, #7
 8005024:	69fa      	ldr	r2, [r7, #28]
 8005026:	4413      	add	r3, r2
 8005028:	617b      	str	r3, [r7, #20]
	encoder->count = encoder->raw - off_interp;
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	6f5a      	ldr	r2, [r3, #116]	; 0x74
 800502e:	697b      	ldr	r3, [r7, #20]
 8005030:	1ad2      	subs	r2, r2, r3
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	679a      	str	r2, [r3, #120]	; 0x78


	/* Real angles in radians */
	encoder->angle_singleturn = ((float)(encoder->count))/((float)ENC_CPR);
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800503a:	ee07 3a90 	vmov	s15, r3
 800503e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8005042:	eddf 6a77 	vldr	s13, [pc, #476]	; 8005220 <ps_sample+0x2a0>
 8005046:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	edc3 7a01 	vstr	s15, [r3, #4]
	int int_angle = encoder->angle_singleturn;
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	edd3 7a01 	vldr	s15, [r3, #4]
 8005056:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800505a:	ee17 3a90 	vmov	r3, s15
 800505e:	613b      	str	r3, [r7, #16]
	encoder->angle_singleturn = TWO_PI_F*(encoder->angle_singleturn - (float)int_angle);
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	ed93 7a01 	vldr	s14, [r3, #4]
 8005066:	693b      	ldr	r3, [r7, #16]
 8005068:	ee07 3a90 	vmov	s15, r3
 800506c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005070:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005074:	ed9f 7a6b 	vldr	s14, [pc, #428]	; 8005224 <ps_sample+0x2a4>
 8005078:	ee67 7a87 	vmul.f32	s15, s15, s14
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	edc3 7a01 	vstr	s15, [r3, #4]
	//encoder->angle_singleturn = TWO_PI_F*fmodf(((float)(encoder->count-M_ZERO))/((float)ENC_CPR), 1.0f);
	encoder->angle_singleturn = encoder->angle_singleturn<0 ? encoder->angle_singleturn + TWO_PI_F : encoder->angle_singleturn;
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	edd3 7a01 	vldr	s15, [r3, #4]
 8005088:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800508c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005090:	d507      	bpl.n	80050a2 <ps_sample+0x122>
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	edd3 7a01 	vldr	s15, [r3, #4]
 8005098:	ed9f 7a62 	vldr	s14, [pc, #392]	; 8005224 <ps_sample+0x2a4>
 800509c:	ee77 7a87 	vadd.f32	s15, s15, s14
 80050a0:	e002      	b.n	80050a8 <ps_sample+0x128>
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	edd3 7a01 	vldr	s15, [r3, #4]
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	edc3 7a01 	vstr	s15, [r3, #4]

	encoder->elec_angle = (encoder->ppairs*(float)(encoder->count-E_ZERO))/((float)ENC_CPR);
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	ed93 7a1a 	vldr	s14, [r3, #104]	; 0x68
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	6f9a      	ldr	r2, [r3, #120]	; 0x78
 80050b8:	4b5b      	ldr	r3, [pc, #364]	; (8005228 <ps_sample+0x2a8>)
 80050ba:	691b      	ldr	r3, [r3, #16]
 80050bc:	1ad3      	subs	r3, r2, r3
 80050be:	ee07 3a90 	vmov	s15, r3
 80050c2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80050c6:	ee27 7a27 	vmul.f32	s14, s14, s15
 80050ca:	eddf 6a55 	vldr	s13, [pc, #340]	; 8005220 <ps_sample+0x2a0>
 80050ce:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	edc3 7a17 	vstr	s15, [r3, #92]	; 0x5c
	int_angle = (int)encoder->elec_angle;
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	edd3 7a17 	vldr	s15, [r3, #92]	; 0x5c
 80050de:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80050e2:	ee17 3a90 	vmov	r3, s15
 80050e6:	613b      	str	r3, [r7, #16]
	encoder->elec_angle = TWO_PI_F*(encoder->elec_angle - (float)int_angle);
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	ed93 7a17 	vldr	s14, [r3, #92]	; 0x5c
 80050ee:	693b      	ldr	r3, [r7, #16]
 80050f0:	ee07 3a90 	vmov	s15, r3
 80050f4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80050f8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80050fc:	ed9f 7a49 	vldr	s14, [pc, #292]	; 8005224 <ps_sample+0x2a4>
 8005100:	ee67 7a87 	vmul.f32	s15, s15, s14
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	edc3 7a17 	vstr	s15, [r3, #92]	; 0x5c
	//encoder->elec_angle = TWO_PI_F*fmodf((encoder->ppairs*(float)(encoder->count-E_ZERO))/((float)ENC_CPR), 1.0f);
	encoder->elec_angle = encoder->elec_angle<0 ? encoder->elec_angle + TWO_PI_F : encoder->elec_angle;	// Add 2*pi to negative numbers
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	edd3 7a17 	vldr	s15, [r3, #92]	; 0x5c
 8005110:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8005114:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005118:	d507      	bpl.n	800512a <ps_sample+0x1aa>
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	edd3 7a17 	vldr	s15, [r3, #92]	; 0x5c
 8005120:	ed9f 7a40 	vldr	s14, [pc, #256]	; 8005224 <ps_sample+0x2a4>
 8005124:	ee77 7a87 	vadd.f32	s15, s15, s14
 8005128:	e002      	b.n	8005130 <ps_sample+0x1b0>
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	edd3 7a17 	vldr	s15, [r3, #92]	; 0x5c
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	edc3 7a17 	vstr	s15, [r3, #92]	; 0x5c
	/* Rollover */
	int rollover = 0;
 8005136:	2300      	movs	r3, #0
 8005138:	627b      	str	r3, [r7, #36]	; 0x24
	float angle_diff = encoder->angle_singleturn - encoder->old_angle;
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	ed93 7a01 	vldr	s14, [r3, #4]
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	edd3 7a02 	vldr	s15, [r3, #8]
 8005146:	ee77 7a67 	vsub.f32	s15, s14, s15
 800514a:	edc7 7a03 	vstr	s15, [r7, #12]
	if(angle_diff > PI_F){rollover = -1;}
 800514e:	edd7 7a03 	vldr	s15, [r7, #12]
 8005152:	ed9f 7a36 	vldr	s14, [pc, #216]	; 800522c <ps_sample+0x2ac>
 8005156:	eef4 7ac7 	vcmpe.f32	s15, s14
 800515a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800515e:	dd03      	ble.n	8005168 <ps_sample+0x1e8>
 8005160:	f04f 33ff 	mov.w	r3, #4294967295
 8005164:	627b      	str	r3, [r7, #36]	; 0x24
 8005166:	e00a      	b.n	800517e <ps_sample+0x1fe>
	else if(angle_diff < -PI_F){rollover = 1;}
 8005168:	edd7 7a03 	vldr	s15, [r7, #12]
 800516c:	ed9f 7a30 	vldr	s14, [pc, #192]	; 8005230 <ps_sample+0x2b0>
 8005170:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005174:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005178:	d501      	bpl.n	800517e <ps_sample+0x1fe>
 800517a:	2301      	movs	r3, #1
 800517c:	627b      	str	r3, [r7, #36]	; 0x24
	encoder->turns += rollover;
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	f8d3 2080 	ldr.w	r2, [r3, #128]	; 0x80
 8005184:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005186:	441a      	add	r2, r3
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
	if(!encoder->first_sample){
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	f893 31d8 	ldrb.w	r3, [r3, #472]	; 0x1d8
 8005194:	2b00      	cmp	r3, #0
 8005196:	d107      	bne.n	80051a8 <ps_sample+0x228>
		encoder->turns = 0;
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	2200      	movs	r2, #0
 800519c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
		encoder->first_sample = 1;
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	2201      	movs	r2, #1
 80051a4:	f883 21d8 	strb.w	r2, [r3, #472]	; 0x1d8
	}

	/* Multi-turn position */
	encoder->angle_multiturn[0] = encoder->angle_singleturn + TWO_PI_F*(float)encoder->turns-encoder->mech_zero;
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	ed93 7a01 	vldr	s14, [r3, #4]
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80051b4:	ee07 3a90 	vmov	s15, r3
 80051b8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80051bc:	eddf 6a19 	vldr	s13, [pc, #100]	; 8005224 <ps_sample+0x2a4>
 80051c0:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80051c4:	ee37 7a27 	vadd.f32	s14, s14, s15
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	edd3 7a77 	vldr	s15, [r3, #476]	; 0x1dc
 80051ce:	ee77 7a67 	vsub.f32	s15, s14, s15
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	edc3 7a03 	vstr	s15, [r3, #12]

	encoder->velocity = (encoder->angle_multiturn[0] - encoder->angle_multiturn[N_POS_SAMPLES-1])/(dt*(float)(N_POS_SAMPLES-1));
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	ed93 7a03 	vldr	s14, [r3, #12]
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	edd3 7a16 	vldr	s15, [r3, #88]	; 0x58
 80051e4:	ee77 6a67 	vsub.f32	s13, s14, s15
 80051e8:	edd7 7a00 	vldr	s15, [r7]
 80051ec:	eeb3 7a03 	vmov.f32	s14, #51	; 0x41980000  19.0
 80051f0:	ee27 7a87 	vmul.f32	s14, s15, s14
 80051f4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	edc3 7a18 	vstr	s15, [r3, #96]	; 0x60
	encoder->elec_velocity = encoder->ppairs*encoder->velocity;
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	ed93 7a1a 	vldr	s14, [r3, #104]	; 0x68
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	edd3 7a18 	vldr	s15, [r3, #96]	; 0x60
 800520a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	edc3 7a19 	vstr	s15, [r3, #100]	; 0x64

}
 8005214:	bf00      	nop
 8005216:	3728      	adds	r7, #40	; 0x28
 8005218:	46bd      	mov	sp, r7
 800521a:	bd80      	pop	{r7, pc}
 800521c:	2000041c 	.word	0x2000041c
 8005220:	45800000 	.word	0x45800000
 8005224:	40c90fdb 	.word	0x40c90fdb
 8005228:	20004e4c 	.word	0x20004e4c
 800522c:	40490fdb 	.word	0x40490fdb
 8005230:	c0490fdb 	.word	0xc0490fdb

08005234 <ps_print>:

void ps_print(EncoderStruct * encoder, int dt_ms){
 8005234:	b580      	push	{r7, lr}
 8005236:	b082      	sub	sp, #8
 8005238:	af00      	add	r7, sp, #0
 800523a:	6078      	str	r0, [r7, #4]
 800523c:	6039      	str	r1, [r7, #0]
//	printf("Raw: %d\r\n", encoder->raw);
	printf("Raw: %d", encoder->raw);
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005242:	4619      	mov	r1, r3
 8005244:	481d      	ldr	r0, [pc, #116]	; (80052bc <ps_print+0x88>)
 8005246:	f00a fbe9 	bl	800fa1c <iprintf>
	printf("   Linearized Count: %d", encoder->count);
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800524e:	4619      	mov	r1, r3
 8005250:	481b      	ldr	r0, [pc, #108]	; (80052c0 <ps_print+0x8c>)
 8005252:	f00a fbe3 	bl	800fa1c <iprintf>
	printf("   Single Turn: %f", encoder->angle_singleturn);
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	685b      	ldr	r3, [r3, #4]
 800525a:	4618      	mov	r0, r3
 800525c:	f7fb f99c 	bl	8000598 <__aeabi_f2d>
 8005260:	4602      	mov	r2, r0
 8005262:	460b      	mov	r3, r1
 8005264:	4817      	ldr	r0, [pc, #92]	; (80052c4 <ps_print+0x90>)
 8005266:	f00a fbd9 	bl	800fa1c <iprintf>
	printf("   Multiturn: %f", encoder->angle_multiturn[0]);
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	68db      	ldr	r3, [r3, #12]
 800526e:	4618      	mov	r0, r3
 8005270:	f7fb f992 	bl	8000598 <__aeabi_f2d>
 8005274:	4602      	mov	r2, r0
 8005276:	460b      	mov	r3, r1
 8005278:	4813      	ldr	r0, [pc, #76]	; (80052c8 <ps_print+0x94>)
 800527a:	f00a fbcf 	bl	800fa1c <iprintf>
	printf("   Electrical: %f", encoder->elec_angle);
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005282:	4618      	mov	r0, r3
 8005284:	f7fb f988 	bl	8000598 <__aeabi_f2d>
 8005288:	4602      	mov	r2, r0
 800528a:	460b      	mov	r3, r1
 800528c:	480f      	ldr	r0, [pc, #60]	; (80052cc <ps_print+0x98>)
 800528e:	f00a fbc5 	bl	800fa1c <iprintf>
	printf("   Turns:  %d", encoder->turns);
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005298:	4619      	mov	r1, r3
 800529a:	480d      	ldr	r0, [pc, #52]	; (80052d0 <ps_print+0x9c>)
 800529c:	f00a fbbe 	bl	800fa1c <iprintf>
	printf("   CAN:   %f\r\n", encoder->angle_multiturn[0]);
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	68db      	ldr	r3, [r3, #12]
 80052a4:	4618      	mov	r0, r3
 80052a6:	f7fb f977 	bl	8000598 <__aeabi_f2d>
 80052aa:	4602      	mov	r2, r0
 80052ac:	460b      	mov	r3, r1
 80052ae:	4809      	ldr	r0, [pc, #36]	; (80052d4 <ps_print+0xa0>)
 80052b0:	f00a fbb4 	bl	800fa1c <iprintf>
	//HAL_Delay(dt_ms);
}
 80052b4:	bf00      	nop
 80052b6:	3708      	adds	r7, #8
 80052b8:	46bd      	mov	sp, r7
 80052ba:	bd80      	pop	{r7, pc}
 80052bc:	080143c0 	.word	0x080143c0
 80052c0:	080143c8 	.word	0x080143c8
 80052c4:	080143e0 	.word	0x080143e0
 80052c8:	080143f4 	.word	0x080143f4
 80052cc:	08014408 	.word	0x08014408
 80052d0:	0801441c 	.word	0x0801441c
 80052d4:	0801442c 	.word	0x0801442c

080052d8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80052d8:	b580      	push	{r7, lr}
 80052da:	b082      	sub	sp, #8
 80052dc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80052de:	4b0f      	ldr	r3, [pc, #60]	; (800531c <HAL_MspInit+0x44>)
 80052e0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80052e2:	4a0e      	ldr	r2, [pc, #56]	; (800531c <HAL_MspInit+0x44>)
 80052e4:	f043 0301 	orr.w	r3, r3, #1
 80052e8:	6613      	str	r3, [r2, #96]	; 0x60
 80052ea:	4b0c      	ldr	r3, [pc, #48]	; (800531c <HAL_MspInit+0x44>)
 80052ec:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80052ee:	f003 0301 	and.w	r3, r3, #1
 80052f2:	607b      	str	r3, [r7, #4]
 80052f4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80052f6:	4b09      	ldr	r3, [pc, #36]	; (800531c <HAL_MspInit+0x44>)
 80052f8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80052fa:	4a08      	ldr	r2, [pc, #32]	; (800531c <HAL_MspInit+0x44>)
 80052fc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005300:	6593      	str	r3, [r2, #88]	; 0x58
 8005302:	4b06      	ldr	r3, [pc, #24]	; (800531c <HAL_MspInit+0x44>)
 8005304:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005306:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800530a:	603b      	str	r3, [r7, #0]
 800530c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 800530e:	f005 fe35 	bl	800af7c <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8005312:	bf00      	nop
 8005314:	3708      	adds	r7, #8
 8005316:	46bd      	mov	sp, r7
 8005318:	bd80      	pop	{r7, pc}
 800531a:	bf00      	nop
 800531c:	40021000 	.word	0x40021000

08005320 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8005320:	b480      	push	{r7}
 8005322:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8005324:	e7fe      	b.n	8005324 <NMI_Handler+0x4>

08005326 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8005326:	b480      	push	{r7}
 8005328:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800532a:	e7fe      	b.n	800532a <HardFault_Handler+0x4>

0800532c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800532c:	b480      	push	{r7}
 800532e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8005330:	e7fe      	b.n	8005330 <MemManage_Handler+0x4>

08005332 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8005332:	b480      	push	{r7}
 8005334:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8005336:	e7fe      	b.n	8005336 <BusFault_Handler+0x4>

08005338 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8005338:	b480      	push	{r7}
 800533a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800533c:	e7fe      	b.n	800533c <UsageFault_Handler+0x4>

0800533e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800533e:	b480      	push	{r7}
 8005340:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8005342:	bf00      	nop
 8005344:	46bd      	mov	sp, r7
 8005346:	f85d 7b04 	ldr.w	r7, [sp], #4
 800534a:	4770      	bx	lr

0800534c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800534c:	b480      	push	{r7}
 800534e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8005350:	bf00      	nop
 8005352:	46bd      	mov	sp, r7
 8005354:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005358:	4770      	bx	lr

0800535a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800535a:	b480      	push	{r7}
 800535c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800535e:	bf00      	nop
 8005360:	46bd      	mov	sp, r7
 8005362:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005366:	4770      	bx	lr

08005368 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8005368:	b580      	push	{r7, lr}
 800536a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800536c:	f000 fd36 	bl	8005ddc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8005370:	bf00      	nop
 8005372:	bd80      	pop	{r7, pc}

08005374 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8005374:	b580      	push	{r7, lr}
 8005376:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8005378:	4802      	ldr	r0, [pc, #8]	; (8005384 <DMA1_Channel1_IRQHandler+0x10>)
 800537a:	f002 fa8c 	bl	8007896 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 800537e:	bf00      	nop
 8005380:	bd80      	pop	{r7, pc}
 8005382:	bf00      	nop
 8005384:	200002f4 	.word	0x200002f4

08005388 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8005388:	b580      	push	{r7, lr}
 800538a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc2);
 800538c:	4802      	ldr	r0, [pc, #8]	; (8005398 <DMA1_Channel2_IRQHandler+0x10>)
 800538e:	f002 fa82 	bl	8007896 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 8005392:	bf00      	nop
 8005394:	bd80      	pop	{r7, pc}
 8005396:	bf00      	nop
 8005398:	20000354 	.word	0x20000354

0800539c <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 800539c:	b580      	push	{r7, lr}
 800539e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_rx);
 80053a0:	4802      	ldr	r0, [pc, #8]	; (80053ac <DMA1_Channel3_IRQHandler+0x10>)
 80053a2:	f002 fa78 	bl	8007896 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 80053a6:	bf00      	nop
 80053a8:	bd80      	pop	{r7, pc}
 80053aa:	bf00      	nop
 80053ac:	20000468 	.word	0x20000468

080053b0 <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM16 global interrupt.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 80053b0:	b580      	push	{r7, lr}
 80053b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */
	HAL_GPIO_WritePin(PWM_PIN, GPIO_PIN_SET );	// Useful for timing
 80053b4:	2201      	movs	r2, #1
 80053b6:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80053ba:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80053be:	f003 fbb9 	bl	8008b34 <HAL_GPIO_WritePin>
	analog_sample(&controller); //19us
 80053c2:	4810      	ldr	r0, [pc, #64]	; (8005404 <TIM1_UP_TIM16_IRQHandler+0x54>)
 80053c4:	f7fd f860 	bl	8002488 <analog_sample>
	/* Sample position sensor */
	ps_sample(&comm_encoder, DT);
 80053c8:	ed9f 0a0f 	vldr	s0, [pc, #60]	; 8005408 <TIM1_UP_TIM16_IRQHandler+0x58>
 80053cc:	480f      	ldr	r0, [pc, #60]	; (800540c <TIM1_UP_TIM16_IRQHandler+0x5c>)
 80053ce:	f7ff fdd7 	bl	8004f80 <ps_sample>
	/* Run Finite State Machine */
	run_fsm(&state);
 80053d2:	480f      	ldr	r0, [pc, #60]	; (8005410 <TIM1_UP_TIM16_IRQHandler+0x60>)
 80053d4:	f7fd fea0 	bl	8003118 <run_fsm>
	can_tx_rx();
 80053d8:	f000 f844 	bl	8005464 <can_tx_rx>
	/* increment loop count */
	controller.loop_count++;
 80053dc:	4b09      	ldr	r3, [pc, #36]	; (8005404 <TIM1_UP_TIM16_IRQHandler+0x54>)
 80053de:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 80053e2:	3301      	adds	r3, #1
 80053e4:	4a07      	ldr	r2, [pc, #28]	; (8005404 <TIM1_UP_TIM16_IRQHandler+0x54>)
 80053e6:	f8c2 30b0 	str.w	r3, [r2, #176]	; 0xb0
  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80053ea:	480a      	ldr	r0, [pc, #40]	; (8005414 <TIM1_UP_TIM16_IRQHandler+0x64>)
 80053ec:	f006 ff1e 	bl	800c22c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */
	HAL_GPIO_WritePin(PWM_PIN, GPIO_PIN_RESET );	// Useful for timing
 80053f0:	2200      	movs	r2, #0
 80053f2:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80053f6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80053fa:	f003 fb9b 	bl	8008b34 <HAL_GPIO_WritePin>
  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 80053fe:	bf00      	nop
 8005400:	bd80      	pop	{r7, pc}
 8005402:	bf00      	nop
 8005404:	200004c8 	.word	0x200004c8
 8005408:	388bcf64 	.word	0x388bcf64
 800540c:	200007e0 	.word	0x200007e0
 8005410:	200007d0 	.word	0x200007d0
 8005414:	20005104 	.word	0x20005104

08005418 <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt / I2C1 wake-up interrupt through EXTI line 23.
  */
void I2C1_EV_IRQHandler(void)
{
 8005418:	b580      	push	{r7, lr}
 800541a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 800541c:	4802      	ldr	r0, [pc, #8]	; (8005428 <I2C1_EV_IRQHandler+0x10>)
 800541e:	f003 ff4f 	bl	80092c0 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 8005422:	bf00      	nop
 8005424:	bd80      	pop	{r7, pc}
 8005426:	bf00      	nop
 8005428:	2000041c 	.word	0x2000041c

0800542c <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXTI line 26.
  */
void USART2_IRQHandler(void)
{
 800542c:	b580      	push	{r7, lr}
 800542e:	b082      	sub	sp, #8
 8005430:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8005432:	4809      	ldr	r0, [pc, #36]	; (8005458 <USART2_IRQHandler+0x2c>)
 8005434:	f008 fa7a 	bl	800d92c <HAL_UART_IRQHandler>

  char c = Serial2RxBuffer[0];
 8005438:	4b08      	ldr	r3, [pc, #32]	; (800545c <USART2_IRQHandler+0x30>)
 800543a:	781b      	ldrb	r3, [r3, #0]
 800543c:	71fb      	strb	r3, [r7, #7]
  update_fsm(&state, c);
 800543e:	79fb      	ldrb	r3, [r7, #7]
 8005440:	4619      	mov	r1, r3
 8005442:	4807      	ldr	r0, [pc, #28]	; (8005460 <USART2_IRQHandler+0x34>)
 8005444:	f7fd ffe2 	bl	800340c <update_fsm>
  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8005448:	4803      	ldr	r0, [pc, #12]	; (8005458 <USART2_IRQHandler+0x2c>)
 800544a:	f008 fa6f 	bl	800d92c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 800544e:	bf00      	nop
 8005450:	3708      	adds	r7, #8
 8005452:	46bd      	mov	sp, r7
 8005454:	bd80      	pop	{r7, pc}
 8005456:	bf00      	nop
 8005458:	20005150 	.word	0x20005150
 800545c:	20004d48 	.word	0x20004d48
 8005460:	200007d0 	.word	0x200007d0

08005464 <can_tx_rx>:

/* USER CODE BEGIN 1 */
void can_tx_rx(void){
 8005464:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005466:	b093      	sub	sp, #76	; 0x4c
 8005468:	af10      	add	r7, sp, #64	; 0x40
	int no_message = HAL_FDCAN_GetRxMessage(&CAN_H, FDCAN_RX_FIFO0, &can_rx.rx_header, can_rx.data);
 800546a:	4b84      	ldr	r3, [pc, #528]	; (800567c <can_tx_rx+0x218>)
 800546c:	4a84      	ldr	r2, [pc, #528]	; (8005680 <can_tx_rx+0x21c>)
 800546e:	2140      	movs	r1, #64	; 0x40
 8005470:	4884      	ldr	r0, [pc, #528]	; (8005684 <can_tx_rx+0x220>)
 8005472:	f002 fdbf 	bl	8007ff4 <HAL_FDCAN_GetRxMessage>
 8005476:	4603      	mov	r3, r0
 8005478:	607b      	str	r3, [r7, #4]
	if(!no_message){
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	2b00      	cmp	r3, #0
 800547e:	f040 80f8 	bne.w	8005672 <can_tx_rx+0x20e>
//		printf("%d\r\n",can_rx.rx_header.Identifier);
		pack_reply(&can_tx, CAN_ID,  comm_encoder.angle_multiturn[0]/GR, comm_encoder.velocity/GR, controller.i_q_filt*KT*GR);	// Pack response
 8005482:	4b81      	ldr	r3, [pc, #516]	; (8005688 <can_tx_rx+0x224>)
 8005484:	685b      	ldr	r3, [r3, #4]
 8005486:	b2db      	uxtb	r3, r3
 8005488:	4a80      	ldr	r2, [pc, #512]	; (800568c <can_tx_rx+0x228>)
 800548a:	ed92 7a03 	vldr	s14, [r2, #12]
 800548e:	4a80      	ldr	r2, [pc, #512]	; (8005690 <can_tx_rx+0x22c>)
 8005490:	edd2 7a0f 	vldr	s15, [r2, #60]	; 0x3c
 8005494:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8005498:	4a7c      	ldr	r2, [pc, #496]	; (800568c <can_tx_rx+0x228>)
 800549a:	ed92 7a18 	vldr	s14, [r2, #96]	; 0x60
 800549e:	4a7c      	ldr	r2, [pc, #496]	; (8005690 <can_tx_rx+0x22c>)
 80054a0:	edd2 7a0f 	vldr	s15, [r2, #60]	; 0x3c
 80054a4:	ee87 6a27 	vdiv.f32	s12, s14, s15
 80054a8:	4a7a      	ldr	r2, [pc, #488]	; (8005694 <can_tx_rx+0x230>)
 80054aa:	ed92 7a11 	vldr	s14, [r2, #68]	; 0x44
 80054ae:	4a78      	ldr	r2, [pc, #480]	; (8005690 <can_tx_rx+0x22c>)
 80054b0:	edd2 7a0c 	vldr	s15, [r2, #48]	; 0x30
 80054b4:	ee27 7a27 	vmul.f32	s14, s14, s15
 80054b8:	4a75      	ldr	r2, [pc, #468]	; (8005690 <can_tx_rx+0x22c>)
 80054ba:	edd2 7a0f 	vldr	s15, [r2, #60]	; 0x3c
 80054be:	ee67 7a27 	vmul.f32	s15, s14, s15
 80054c2:	eeb0 1a67 	vmov.f32	s2, s15
 80054c6:	eef0 0a46 	vmov.f32	s1, s12
 80054ca:	eeb0 0a66 	vmov.f32	s0, s13
 80054ce:	4619      	mov	r1, r3
 80054d0:	4871      	ldr	r0, [pc, #452]	; (8005698 <can_tx_rx+0x234>)
 80054d2:	f7fc fe31 	bl	8002138 <pack_reply>
		HAL_FDCAN_AddMessageToTxFifoQ(&CAN_H, &can_tx.tx_header, can_tx.data);	// Send response
 80054d6:	4a71      	ldr	r2, [pc, #452]	; (800569c <can_tx_rx+0x238>)
 80054d8:	4971      	ldr	r1, [pc, #452]	; (80056a0 <can_tx_rx+0x23c>)
 80054da:	486a      	ldr	r0, [pc, #424]	; (8005684 <can_tx_rx+0x220>)
 80054dc:	f002 fd45 	bl	8007f6a <HAL_FDCAN_AddMessageToTxFifoQ>
	  if(((can_rx.data[0]==0xFF) & (can_rx.data[1]==0xFF) & (can_rx.data[2]==0xFF) & (can_rx.data[3]==0xFF) & (can_rx.data[4]==0xFF) & (can_rx.data[5]==0xFF) & (can_rx.data[6]==0xFF) & (can_rx.data[7]==0xFC))){
 80054e0:	4b70      	ldr	r3, [pc, #448]	; (80056a4 <can_tx_rx+0x240>)
 80054e2:	785a      	ldrb	r2, [r3, #1]
 80054e4:	4b6f      	ldr	r3, [pc, #444]	; (80056a4 <can_tx_rx+0x240>)
 80054e6:	789b      	ldrb	r3, [r3, #2]
 80054e8:	4013      	ands	r3, r2
 80054ea:	b2da      	uxtb	r2, r3
 80054ec:	4b6d      	ldr	r3, [pc, #436]	; (80056a4 <can_tx_rx+0x240>)
 80054ee:	78db      	ldrb	r3, [r3, #3]
 80054f0:	4013      	ands	r3, r2
 80054f2:	b2da      	uxtb	r2, r3
 80054f4:	4b6b      	ldr	r3, [pc, #428]	; (80056a4 <can_tx_rx+0x240>)
 80054f6:	791b      	ldrb	r3, [r3, #4]
 80054f8:	4013      	ands	r3, r2
 80054fa:	b2da      	uxtb	r2, r3
 80054fc:	4b69      	ldr	r3, [pc, #420]	; (80056a4 <can_tx_rx+0x240>)
 80054fe:	795b      	ldrb	r3, [r3, #5]
 8005500:	4013      	ands	r3, r2
 8005502:	b2da      	uxtb	r2, r3
 8005504:	4b67      	ldr	r3, [pc, #412]	; (80056a4 <can_tx_rx+0x240>)
 8005506:	799b      	ldrb	r3, [r3, #6]
 8005508:	4013      	ands	r3, r2
 800550a:	b2da      	uxtb	r2, r3
 800550c:	4b65      	ldr	r3, [pc, #404]	; (80056a4 <can_tx_rx+0x240>)
 800550e:	79db      	ldrb	r3, [r3, #7]
 8005510:	4013      	ands	r3, r2
 8005512:	b2db      	uxtb	r3, r3
 8005514:	2bff      	cmp	r3, #255	; 0xff
 8005516:	bf0c      	ite	eq
 8005518:	2301      	moveq	r3, #1
 800551a:	2300      	movne	r3, #0
 800551c:	b2da      	uxtb	r2, r3
 800551e:	4b61      	ldr	r3, [pc, #388]	; (80056a4 <can_tx_rx+0x240>)
 8005520:	7a1b      	ldrb	r3, [r3, #8]
 8005522:	2bfc      	cmp	r3, #252	; 0xfc
 8005524:	bf0c      	ite	eq
 8005526:	2301      	moveq	r3, #1
 8005528:	2300      	movne	r3, #0
 800552a:	b2db      	uxtb	r3, r3
 800552c:	4013      	ands	r3, r2
 800552e:	b2db      	uxtb	r3, r3
 8005530:	2b00      	cmp	r3, #0
 8005532:	d004      	beq.n	800553e <can_tx_rx+0xda>
		  update_fsm(&state, MOTOR_CMD);
 8005534:	216d      	movs	r1, #109	; 0x6d
 8005536:	485c      	ldr	r0, [pc, #368]	; (80056a8 <can_tx_rx+0x244>)
 8005538:	f7fd ff68 	bl	800340c <update_fsm>
	  else{
		  unpack_cmd(can_rx, controller.commands);	// Unpack commands
		  controller.timeout = 0;					// Reset timeout counter
	  }
	}
}
 800553c:	e099      	b.n	8005672 <can_tx_rx+0x20e>
	  else if(((can_rx.data[0]==0xFF) & (can_rx.data[1]==0xFF) & (can_rx.data[2]==0xFF) & (can_rx.data[3]==0xFF) * (can_rx.data[4]==0xFF) & (can_rx.data[5]==0xFF) & (can_rx.data[6]==0xFF) & (can_rx.data[7]==0xFD))){
 800553e:	4b59      	ldr	r3, [pc, #356]	; (80056a4 <can_tx_rx+0x240>)
 8005540:	785a      	ldrb	r2, [r3, #1]
 8005542:	4b58      	ldr	r3, [pc, #352]	; (80056a4 <can_tx_rx+0x240>)
 8005544:	789b      	ldrb	r3, [r3, #2]
 8005546:	4013      	ands	r3, r2
 8005548:	b2da      	uxtb	r2, r3
 800554a:	4b56      	ldr	r3, [pc, #344]	; (80056a4 <can_tx_rx+0x240>)
 800554c:	78db      	ldrb	r3, [r3, #3]
 800554e:	4013      	ands	r3, r2
 8005550:	b2db      	uxtb	r3, r3
 8005552:	2bff      	cmp	r3, #255	; 0xff
 8005554:	bf0c      	ite	eq
 8005556:	2301      	moveq	r3, #1
 8005558:	2300      	movne	r3, #0
 800555a:	b2db      	uxtb	r3, r3
 800555c:	461a      	mov	r2, r3
 800555e:	4b51      	ldr	r3, [pc, #324]	; (80056a4 <can_tx_rx+0x240>)
 8005560:	791b      	ldrb	r3, [r3, #4]
 8005562:	2bff      	cmp	r3, #255	; 0xff
 8005564:	bf0c      	ite	eq
 8005566:	2301      	moveq	r3, #1
 8005568:	2300      	movne	r3, #0
 800556a:	b2db      	uxtb	r3, r3
 800556c:	4619      	mov	r1, r3
 800556e:	4b4d      	ldr	r3, [pc, #308]	; (80056a4 <can_tx_rx+0x240>)
 8005570:	795b      	ldrb	r3, [r3, #5]
 8005572:	2bff      	cmp	r3, #255	; 0xff
 8005574:	bf0c      	ite	eq
 8005576:	2301      	moveq	r3, #1
 8005578:	2300      	movne	r3, #0
 800557a:	b2db      	uxtb	r3, r3
 800557c:	fb01 f303 	mul.w	r3, r1, r3
 8005580:	4013      	ands	r3, r2
 8005582:	4a48      	ldr	r2, [pc, #288]	; (80056a4 <can_tx_rx+0x240>)
 8005584:	7992      	ldrb	r2, [r2, #6]
 8005586:	2aff      	cmp	r2, #255	; 0xff
 8005588:	bf0c      	ite	eq
 800558a:	2201      	moveq	r2, #1
 800558c:	2200      	movne	r2, #0
 800558e:	b2d2      	uxtb	r2, r2
 8005590:	4013      	ands	r3, r2
 8005592:	4a44      	ldr	r2, [pc, #272]	; (80056a4 <can_tx_rx+0x240>)
 8005594:	79d2      	ldrb	r2, [r2, #7]
 8005596:	2aff      	cmp	r2, #255	; 0xff
 8005598:	bf0c      	ite	eq
 800559a:	2201      	moveq	r2, #1
 800559c:	2200      	movne	r2, #0
 800559e:	b2d2      	uxtb	r2, r2
 80055a0:	4013      	ands	r3, r2
 80055a2:	4a40      	ldr	r2, [pc, #256]	; (80056a4 <can_tx_rx+0x240>)
 80055a4:	7a12      	ldrb	r2, [r2, #8]
 80055a6:	2afd      	cmp	r2, #253	; 0xfd
 80055a8:	bf0c      	ite	eq
 80055aa:	2201      	moveq	r2, #1
 80055ac:	2200      	movne	r2, #0
 80055ae:	b2d2      	uxtb	r2, r2
 80055b0:	4013      	ands	r3, r2
 80055b2:	2b00      	cmp	r3, #0
 80055b4:	d004      	beq.n	80055c0 <can_tx_rx+0x15c>
		  update_fsm(&state, MENU_CMD);
 80055b6:	211b      	movs	r1, #27
 80055b8:	483b      	ldr	r0, [pc, #236]	; (80056a8 <can_tx_rx+0x244>)
 80055ba:	f7fd ff27 	bl	800340c <update_fsm>
}
 80055be:	e058      	b.n	8005672 <can_tx_rx+0x20e>
	  else if(((can_rx.data[0]==0xFF) & (can_rx.data[1]==0xFF) & (can_rx.data[2]==0xFF) & (can_rx.data[3]==0xFF) * (can_rx.data[4]==0xFF) & (can_rx.data[5]==0xFF) & (can_rx.data[6]==0xFF) & (can_rx.data[7]==0xFE))){
 80055c0:	4b38      	ldr	r3, [pc, #224]	; (80056a4 <can_tx_rx+0x240>)
 80055c2:	785a      	ldrb	r2, [r3, #1]
 80055c4:	4b37      	ldr	r3, [pc, #220]	; (80056a4 <can_tx_rx+0x240>)
 80055c6:	789b      	ldrb	r3, [r3, #2]
 80055c8:	4013      	ands	r3, r2
 80055ca:	b2da      	uxtb	r2, r3
 80055cc:	4b35      	ldr	r3, [pc, #212]	; (80056a4 <can_tx_rx+0x240>)
 80055ce:	78db      	ldrb	r3, [r3, #3]
 80055d0:	4013      	ands	r3, r2
 80055d2:	b2db      	uxtb	r3, r3
 80055d4:	2bff      	cmp	r3, #255	; 0xff
 80055d6:	bf0c      	ite	eq
 80055d8:	2301      	moveq	r3, #1
 80055da:	2300      	movne	r3, #0
 80055dc:	b2db      	uxtb	r3, r3
 80055de:	461a      	mov	r2, r3
 80055e0:	4b30      	ldr	r3, [pc, #192]	; (80056a4 <can_tx_rx+0x240>)
 80055e2:	791b      	ldrb	r3, [r3, #4]
 80055e4:	2bff      	cmp	r3, #255	; 0xff
 80055e6:	bf0c      	ite	eq
 80055e8:	2301      	moveq	r3, #1
 80055ea:	2300      	movne	r3, #0
 80055ec:	b2db      	uxtb	r3, r3
 80055ee:	4619      	mov	r1, r3
 80055f0:	4b2c      	ldr	r3, [pc, #176]	; (80056a4 <can_tx_rx+0x240>)
 80055f2:	795b      	ldrb	r3, [r3, #5]
 80055f4:	2bff      	cmp	r3, #255	; 0xff
 80055f6:	bf0c      	ite	eq
 80055f8:	2301      	moveq	r3, #1
 80055fa:	2300      	movne	r3, #0
 80055fc:	b2db      	uxtb	r3, r3
 80055fe:	fb01 f303 	mul.w	r3, r1, r3
 8005602:	4013      	ands	r3, r2
 8005604:	4a27      	ldr	r2, [pc, #156]	; (80056a4 <can_tx_rx+0x240>)
 8005606:	7992      	ldrb	r2, [r2, #6]
 8005608:	2aff      	cmp	r2, #255	; 0xff
 800560a:	bf0c      	ite	eq
 800560c:	2201      	moveq	r2, #1
 800560e:	2200      	movne	r2, #0
 8005610:	b2d2      	uxtb	r2, r2
 8005612:	4013      	ands	r3, r2
 8005614:	4a23      	ldr	r2, [pc, #140]	; (80056a4 <can_tx_rx+0x240>)
 8005616:	79d2      	ldrb	r2, [r2, #7]
 8005618:	2aff      	cmp	r2, #255	; 0xff
 800561a:	bf0c      	ite	eq
 800561c:	2201      	moveq	r2, #1
 800561e:	2200      	movne	r2, #0
 8005620:	b2d2      	uxtb	r2, r2
 8005622:	4013      	ands	r3, r2
 8005624:	4a1f      	ldr	r2, [pc, #124]	; (80056a4 <can_tx_rx+0x240>)
 8005626:	7a12      	ldrb	r2, [r2, #8]
 8005628:	2afe      	cmp	r2, #254	; 0xfe
 800562a:	bf0c      	ite	eq
 800562c:	2201      	moveq	r2, #1
 800562e:	2200      	movne	r2, #0
 8005630:	b2d2      	uxtb	r2, r2
 8005632:	4013      	ands	r3, r2
 8005634:	2b00      	cmp	r3, #0
 8005636:	d004      	beq.n	8005642 <can_tx_rx+0x1de>
		  update_fsm(&state, ZERO_CMD);
 8005638:	217a      	movs	r1, #122	; 0x7a
 800563a:	481b      	ldr	r0, [pc, #108]	; (80056a8 <can_tx_rx+0x244>)
 800563c:	f7fd fee6 	bl	800340c <update_fsm>
}
 8005640:	e017      	b.n	8005672 <can_tx_rx+0x20e>
		  unpack_cmd(can_rx, controller.commands);	// Unpack commands
 8005642:	4e18      	ldr	r6, [pc, #96]	; (80056a4 <can_tx_rx+0x240>)
 8005644:	4b19      	ldr	r3, [pc, #100]	; (80056ac <can_tx_rx+0x248>)
 8005646:	930f      	str	r3, [sp, #60]	; 0x3c
 8005648:	466d      	mov	r5, sp
 800564a:	f106 0410 	add.w	r4, r6, #16
 800564e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8005650:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8005652:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8005654:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8005656:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8005658:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800565a:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 800565e:	e885 0007 	stmia.w	r5, {r0, r1, r2}
 8005662:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 8005666:	f7fc fdcb 	bl	8002200 <unpack_cmd>
		  controller.timeout = 0;					// Reset timeout counter
 800566a:	4b0a      	ldr	r3, [pc, #40]	; (8005694 <can_tx_rx+0x230>)
 800566c:	2200      	movs	r2, #0
 800566e:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
}
 8005672:	bf00      	nop
 8005674:	370c      	adds	r7, #12
 8005676:	46bd      	mov	sp, r7
 8005678:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800567a:	bf00      	nop
 800567c:	20004cfd 	.word	0x20004cfd
 8005680:	20004d08 	.word	0x20004d08
 8005684:	200003b8 	.word	0x200003b8
 8005688:	20004e4c 	.word	0x20004e4c
 800568c:	200007e0 	.word	0x200007e0
 8005690:	20004d4c 	.word	0x20004d4c
 8005694:	200004c8 	.word	0x200004c8
 8005698:	20004cd0 	.word	0x20004cd0
 800569c:	20004cd1 	.word	0x20004cd1
 80056a0:	20004cd8 	.word	0x20004cd8
 80056a4:	20004cfc 	.word	0x20004cfc
 80056a8:	200007d0 	.word	0x200007d0
 80056ac:	20000590 	.word	0x20000590

080056b0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80056b0:	b480      	push	{r7}
 80056b2:	af00      	add	r7, sp, #0
	return 1;
 80056b4:	2301      	movs	r3, #1
}
 80056b6:	4618      	mov	r0, r3
 80056b8:	46bd      	mov	sp, r7
 80056ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056be:	4770      	bx	lr

080056c0 <_kill>:

int _kill(int pid, int sig)
{
 80056c0:	b580      	push	{r7, lr}
 80056c2:	b082      	sub	sp, #8
 80056c4:	af00      	add	r7, sp, #0
 80056c6:	6078      	str	r0, [r7, #4]
 80056c8:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 80056ca:	f009 fce3 	bl	800f094 <__errno>
 80056ce:	4603      	mov	r3, r0
 80056d0:	2216      	movs	r2, #22
 80056d2:	601a      	str	r2, [r3, #0]
	return -1;
 80056d4:	f04f 33ff 	mov.w	r3, #4294967295
}
 80056d8:	4618      	mov	r0, r3
 80056da:	3708      	adds	r7, #8
 80056dc:	46bd      	mov	sp, r7
 80056de:	bd80      	pop	{r7, pc}

080056e0 <_exit>:

void _exit (int status)
{
 80056e0:	b580      	push	{r7, lr}
 80056e2:	b082      	sub	sp, #8
 80056e4:	af00      	add	r7, sp, #0
 80056e6:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 80056e8:	f04f 31ff 	mov.w	r1, #4294967295
 80056ec:	6878      	ldr	r0, [r7, #4]
 80056ee:	f7ff ffe7 	bl	80056c0 <_kill>
	while (1) {}		/* Make sure we hang here */
 80056f2:	e7fe      	b.n	80056f2 <_exit+0x12>

080056f4 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80056f4:	b580      	push	{r7, lr}
 80056f6:	b086      	sub	sp, #24
 80056f8:	af00      	add	r7, sp, #0
 80056fa:	60f8      	str	r0, [r7, #12]
 80056fc:	60b9      	str	r1, [r7, #8]
 80056fe:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005700:	2300      	movs	r3, #0
 8005702:	617b      	str	r3, [r7, #20]
 8005704:	e00a      	b.n	800571c <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8005706:	f3af 8000 	nop.w
 800570a:	4601      	mov	r1, r0
 800570c:	68bb      	ldr	r3, [r7, #8]
 800570e:	1c5a      	adds	r2, r3, #1
 8005710:	60ba      	str	r2, [r7, #8]
 8005712:	b2ca      	uxtb	r2, r1
 8005714:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005716:	697b      	ldr	r3, [r7, #20]
 8005718:	3301      	adds	r3, #1
 800571a:	617b      	str	r3, [r7, #20]
 800571c:	697a      	ldr	r2, [r7, #20]
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	429a      	cmp	r2, r3
 8005722:	dbf0      	blt.n	8005706 <_read+0x12>
	}

return len;
 8005724:	687b      	ldr	r3, [r7, #4]
}
 8005726:	4618      	mov	r0, r3
 8005728:	3718      	adds	r7, #24
 800572a:	46bd      	mov	sp, r7
 800572c:	bd80      	pop	{r7, pc}

0800572e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800572e:	b580      	push	{r7, lr}
 8005730:	b086      	sub	sp, #24
 8005732:	af00      	add	r7, sp, #0
 8005734:	60f8      	str	r0, [r7, #12]
 8005736:	60b9      	str	r1, [r7, #8]
 8005738:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800573a:	2300      	movs	r3, #0
 800573c:	617b      	str	r3, [r7, #20]
 800573e:	e009      	b.n	8005754 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8005740:	68bb      	ldr	r3, [r7, #8]
 8005742:	1c5a      	adds	r2, r3, #1
 8005744:	60ba      	str	r2, [r7, #8]
 8005746:	781b      	ldrb	r3, [r3, #0]
 8005748:	4618      	mov	r0, r3
 800574a:	f000 fa8b 	bl	8005c64 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800574e:	697b      	ldr	r3, [r7, #20]
 8005750:	3301      	adds	r3, #1
 8005752:	617b      	str	r3, [r7, #20]
 8005754:	697a      	ldr	r2, [r7, #20]
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	429a      	cmp	r2, r3
 800575a:	dbf1      	blt.n	8005740 <_write+0x12>
	}
	return len;
 800575c:	687b      	ldr	r3, [r7, #4]
}
 800575e:	4618      	mov	r0, r3
 8005760:	3718      	adds	r7, #24
 8005762:	46bd      	mov	sp, r7
 8005764:	bd80      	pop	{r7, pc}

08005766 <_close>:

int _close(int file)
{
 8005766:	b480      	push	{r7}
 8005768:	b083      	sub	sp, #12
 800576a:	af00      	add	r7, sp, #0
 800576c:	6078      	str	r0, [r7, #4]
	return -1;
 800576e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8005772:	4618      	mov	r0, r3
 8005774:	370c      	adds	r7, #12
 8005776:	46bd      	mov	sp, r7
 8005778:	f85d 7b04 	ldr.w	r7, [sp], #4
 800577c:	4770      	bx	lr

0800577e <_fstat>:


int _fstat(int file, struct stat *st)
{
 800577e:	b480      	push	{r7}
 8005780:	b083      	sub	sp, #12
 8005782:	af00      	add	r7, sp, #0
 8005784:	6078      	str	r0, [r7, #4]
 8005786:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8005788:	683b      	ldr	r3, [r7, #0]
 800578a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800578e:	605a      	str	r2, [r3, #4]
	return 0;
 8005790:	2300      	movs	r3, #0
}
 8005792:	4618      	mov	r0, r3
 8005794:	370c      	adds	r7, #12
 8005796:	46bd      	mov	sp, r7
 8005798:	f85d 7b04 	ldr.w	r7, [sp], #4
 800579c:	4770      	bx	lr

0800579e <_isatty>:

int _isatty(int file)
{
 800579e:	b480      	push	{r7}
 80057a0:	b083      	sub	sp, #12
 80057a2:	af00      	add	r7, sp, #0
 80057a4:	6078      	str	r0, [r7, #4]
	return 1;
 80057a6:	2301      	movs	r3, #1
}
 80057a8:	4618      	mov	r0, r3
 80057aa:	370c      	adds	r7, #12
 80057ac:	46bd      	mov	sp, r7
 80057ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057b2:	4770      	bx	lr

080057b4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80057b4:	b480      	push	{r7}
 80057b6:	b085      	sub	sp, #20
 80057b8:	af00      	add	r7, sp, #0
 80057ba:	60f8      	str	r0, [r7, #12]
 80057bc:	60b9      	str	r1, [r7, #8]
 80057be:	607a      	str	r2, [r7, #4]
	return 0;
 80057c0:	2300      	movs	r3, #0
}
 80057c2:	4618      	mov	r0, r3
 80057c4:	3714      	adds	r7, #20
 80057c6:	46bd      	mov	sp, r7
 80057c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057cc:	4770      	bx	lr
	...

080057d0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80057d0:	b580      	push	{r7, lr}
 80057d2:	b086      	sub	sp, #24
 80057d4:	af00      	add	r7, sp, #0
 80057d6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80057d8:	4a14      	ldr	r2, [pc, #80]	; (800582c <_sbrk+0x5c>)
 80057da:	4b15      	ldr	r3, [pc, #84]	; (8005830 <_sbrk+0x60>)
 80057dc:	1ad3      	subs	r3, r2, r3
 80057de:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80057e0:	697b      	ldr	r3, [r7, #20]
 80057e2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80057e4:	4b13      	ldr	r3, [pc, #76]	; (8005834 <_sbrk+0x64>)
 80057e6:	681b      	ldr	r3, [r3, #0]
 80057e8:	2b00      	cmp	r3, #0
 80057ea:	d102      	bne.n	80057f2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80057ec:	4b11      	ldr	r3, [pc, #68]	; (8005834 <_sbrk+0x64>)
 80057ee:	4a12      	ldr	r2, [pc, #72]	; (8005838 <_sbrk+0x68>)
 80057f0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80057f2:	4b10      	ldr	r3, [pc, #64]	; (8005834 <_sbrk+0x64>)
 80057f4:	681a      	ldr	r2, [r3, #0]
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	4413      	add	r3, r2
 80057fa:	693a      	ldr	r2, [r7, #16]
 80057fc:	429a      	cmp	r2, r3
 80057fe:	d207      	bcs.n	8005810 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8005800:	f009 fc48 	bl	800f094 <__errno>
 8005804:	4603      	mov	r3, r0
 8005806:	220c      	movs	r2, #12
 8005808:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800580a:	f04f 33ff 	mov.w	r3, #4294967295
 800580e:	e009      	b.n	8005824 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8005810:	4b08      	ldr	r3, [pc, #32]	; (8005834 <_sbrk+0x64>)
 8005812:	681b      	ldr	r3, [r3, #0]
 8005814:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8005816:	4b07      	ldr	r3, [pc, #28]	; (8005834 <_sbrk+0x64>)
 8005818:	681a      	ldr	r2, [r3, #0]
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	4413      	add	r3, r2
 800581e:	4a05      	ldr	r2, [pc, #20]	; (8005834 <_sbrk+0x64>)
 8005820:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8005822:	68fb      	ldr	r3, [r7, #12]
}
 8005824:	4618      	mov	r0, r3
 8005826:	3718      	adds	r7, #24
 8005828:	46bd      	mov	sp, r7
 800582a:	bd80      	pop	{r7, pc}
 800582c:	20008000 	.word	0x20008000
 8005830:	00000400 	.word	0x00000400
 8005834:	20005100 	.word	0x20005100
 8005838:	200051f8 	.word	0x200051f8

0800583c <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 800583c:	b480      	push	{r7}
 800583e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8005840:	4b06      	ldr	r3, [pc, #24]	; (800585c <SystemInit+0x20>)
 8005842:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005846:	4a05      	ldr	r2, [pc, #20]	; (800585c <SystemInit+0x20>)
 8005848:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800584c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8005850:	bf00      	nop
 8005852:	46bd      	mov	sp, r7
 8005854:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005858:	4770      	bx	lr
 800585a:	bf00      	nop
 800585c:	e000ed00 	.word	0xe000ed00

08005860 <MX_TIM1_Init>:

TIM_HandleTypeDef htim1;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8005860:	b580      	push	{r7, lr}
 8005862:	b09c      	sub	sp, #112	; 0x70
 8005864:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8005866:	f107 0360 	add.w	r3, r7, #96	; 0x60
 800586a:	2200      	movs	r2, #0
 800586c:	601a      	str	r2, [r3, #0]
 800586e:	605a      	str	r2, [r3, #4]
 8005870:	609a      	str	r2, [r3, #8]
 8005872:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8005874:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8005878:	2200      	movs	r2, #0
 800587a:	601a      	str	r2, [r3, #0]
 800587c:	605a      	str	r2, [r3, #4]
 800587e:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8005880:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8005884:	2200      	movs	r2, #0
 8005886:	601a      	str	r2, [r3, #0]
 8005888:	605a      	str	r2, [r3, #4]
 800588a:	609a      	str	r2, [r3, #8]
 800588c:	60da      	str	r2, [r3, #12]
 800588e:	611a      	str	r2, [r3, #16]
 8005890:	615a      	str	r2, [r3, #20]
 8005892:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8005894:	1d3b      	adds	r3, r7, #4
 8005896:	2234      	movs	r2, #52	; 0x34
 8005898:	2100      	movs	r1, #0
 800589a:	4618      	mov	r0, r3
 800589c:	f009 fc4c 	bl	800f138 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80058a0:	4b54      	ldr	r3, [pc, #336]	; (80059f4 <MX_TIM1_Init+0x194>)
 80058a2:	4a55      	ldr	r2, [pc, #340]	; (80059f8 <MX_TIM1_Init+0x198>)
 80058a4:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 80058a6:	4b53      	ldr	r3, [pc, #332]	; (80059f4 <MX_TIM1_Init+0x194>)
 80058a8:	2200      	movs	r2, #0
 80058aa:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_CENTERALIGNED1;
 80058ac:	4b51      	ldr	r3, [pc, #324]	; (80059f4 <MX_TIM1_Init+0x194>)
 80058ae:	2220      	movs	r2, #32
 80058b0:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 5600;
 80058b2:	4b50      	ldr	r3, [pc, #320]	; (80059f4 <MX_TIM1_Init+0x194>)
 80058b4:	f44f 52af 	mov.w	r2, #5600	; 0x15e0
 80058b8:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80058ba:	4b4e      	ldr	r3, [pc, #312]	; (80059f4 <MX_TIM1_Init+0x194>)
 80058bc:	2200      	movs	r2, #0
 80058be:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 1;
 80058c0:	4b4c      	ldr	r3, [pc, #304]	; (80059f4 <MX_TIM1_Init+0x194>)
 80058c2:	2201      	movs	r2, #1
 80058c4:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80058c6:	4b4b      	ldr	r3, [pc, #300]	; (80059f4 <MX_TIM1_Init+0x194>)
 80058c8:	2280      	movs	r2, #128	; 0x80
 80058ca:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80058cc:	4849      	ldr	r0, [pc, #292]	; (80059f4 <MX_TIM1_Init+0x194>)
 80058ce:	f006 fa89 	bl	800bde4 <HAL_TIM_Base_Init>
 80058d2:	4603      	mov	r3, r0
 80058d4:	2b00      	cmp	r3, #0
 80058d6:	d001      	beq.n	80058dc <MX_TIM1_Init+0x7c>
  {
    Error_Handler();
 80058d8:	f7ff f855 	bl	8004986 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80058dc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80058e0:	663b      	str	r3, [r7, #96]	; 0x60
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80058e2:	f107 0360 	add.w	r3, r7, #96	; 0x60
 80058e6:	4619      	mov	r1, r3
 80058e8:	4842      	ldr	r0, [pc, #264]	; (80059f4 <MX_TIM1_Init+0x194>)
 80058ea:	f006 ff2f 	bl	800c74c <HAL_TIM_ConfigClockSource>
 80058ee:	4603      	mov	r3, r0
 80058f0:	2b00      	cmp	r3, #0
 80058f2:	d001      	beq.n	80058f8 <MX_TIM1_Init+0x98>
  {
    Error_Handler();
 80058f4:	f7ff f847 	bl	8004986 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80058f8:	483e      	ldr	r0, [pc, #248]	; (80059f4 <MX_TIM1_Init+0x194>)
 80058fa:	f006 fb35 	bl	800bf68 <HAL_TIM_PWM_Init>
 80058fe:	4603      	mov	r3, r0
 8005900:	2b00      	cmp	r3, #0
 8005902:	d001      	beq.n	8005908 <MX_TIM1_Init+0xa8>
  {
    Error_Handler();
 8005904:	f7ff f83f 	bl	8004986 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8005908:	2300      	movs	r3, #0
 800590a:	657b      	str	r3, [r7, #84]	; 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 800590c:	2300      	movs	r3, #0
 800590e:	65bb      	str	r3, [r7, #88]	; 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8005910:	2300      	movs	r3, #0
 8005912:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8005914:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8005918:	4619      	mov	r1, r3
 800591a:	4836      	ldr	r0, [pc, #216]	; (80059f4 <MX_TIM1_Init+0x194>)
 800591c:	f007 fd3a 	bl	800d394 <HAL_TIMEx_MasterConfigSynchronization>
 8005920:	4603      	mov	r3, r0
 8005922:	2b00      	cmp	r3, #0
 8005924:	d001      	beq.n	800592a <MX_TIM1_Init+0xca>
  {
    Error_Handler();
 8005926:	f7ff f82e 	bl	8004986 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800592a:	2360      	movs	r3, #96	; 0x60
 800592c:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.Pulse = 0;
 800592e:	2300      	movs	r3, #0
 8005930:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_LOW;
 8005932:	2302      	movs	r3, #2
 8005934:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_LOW;
 8005936:	2308      	movs	r3, #8
 8005938:	647b      	str	r3, [r7, #68]	; 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_ENABLE;
 800593a:	2304      	movs	r3, #4
 800593c:	64bb      	str	r3, [r7, #72]	; 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800593e:	2300      	movs	r3, #0
 8005940:	64fb      	str	r3, [r7, #76]	; 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8005942:	2300      	movs	r3, #0
 8005944:	653b      	str	r3, [r7, #80]	; 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8005946:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800594a:	2200      	movs	r2, #0
 800594c:	4619      	mov	r1, r3
 800594e:	4829      	ldr	r0, [pc, #164]	; (80059f4 <MX_TIM1_Init+0x194>)
 8005950:	f006 fdec 	bl	800c52c <HAL_TIM_PWM_ConfigChannel>
 8005954:	4603      	mov	r3, r0
 8005956:	2b00      	cmp	r3, #0
 8005958:	d001      	beq.n	800595e <MX_TIM1_Init+0xfe>
  {
    Error_Handler();
 800595a:	f7ff f814 	bl	8004986 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800595e:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8005962:	2204      	movs	r2, #4
 8005964:	4619      	mov	r1, r3
 8005966:	4823      	ldr	r0, [pc, #140]	; (80059f4 <MX_TIM1_Init+0x194>)
 8005968:	f006 fde0 	bl	800c52c <HAL_TIM_PWM_ConfigChannel>
 800596c:	4603      	mov	r3, r0
 800596e:	2b00      	cmp	r3, #0
 8005970:	d001      	beq.n	8005976 <MX_TIM1_Init+0x116>
  {
    Error_Handler();
 8005972:	f7ff f808 	bl	8004986 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8005976:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800597a:	2208      	movs	r2, #8
 800597c:	4619      	mov	r1, r3
 800597e:	481d      	ldr	r0, [pc, #116]	; (80059f4 <MX_TIM1_Init+0x194>)
 8005980:	f006 fdd4 	bl	800c52c <HAL_TIM_PWM_ConfigChannel>
 8005984:	4603      	mov	r3, r0
 8005986:	2b00      	cmp	r3, #0
 8005988:	d001      	beq.n	800598e <MX_TIM1_Init+0x12e>
  {
    Error_Handler();
 800598a:	f7fe fffc 	bl	8004986 <Error_Handler>
  }
  HAL_TIMEx_EnableDeadTimePreload(&htim1);
 800598e:	4819      	ldr	r0, [pc, #100]	; (80059f4 <MX_TIM1_Init+0x194>)
 8005990:	f007 fe22 	bl	800d5d8 <HAL_TIMEx_EnableDeadTimePreload>
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_ENABLE;
 8005994:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8005998:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_ENABLE;
 800599a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800599e:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80059a0:	2300      	movs	r3, #0
 80059a2:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 100;
 80059a4:	2364      	movs	r3, #100	; 0x64
 80059a6:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80059a8:	2300      	movs	r3, #0
 80059aa:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80059ac:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80059b0:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 80059b2:	2300      	movs	r3, #0
 80059b4:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 80059b6:	2300      	movs	r3, #0
 80059b8:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 80059ba:	2300      	movs	r3, #0
 80059bc:	627b      	str	r3, [r7, #36]	; 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 80059be:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80059c2:	62bb      	str	r3, [r7, #40]	; 0x28
  sBreakDeadTimeConfig.Break2Filter = 0;
 80059c4:	2300      	movs	r3, #0
 80059c6:	62fb      	str	r3, [r7, #44]	; 0x2c
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 80059c8:	2300      	movs	r3, #0
 80059ca:	633b      	str	r3, [r7, #48]	; 0x30
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80059cc:	2300      	movs	r3, #0
 80059ce:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80059d0:	1d3b      	adds	r3, r7, #4
 80059d2:	4619      	mov	r1, r3
 80059d4:	4807      	ldr	r0, [pc, #28]	; (80059f4 <MX_TIM1_Init+0x194>)
 80059d6:	f007 fd5f 	bl	800d498 <HAL_TIMEx_ConfigBreakDeadTime>
 80059da:	4603      	mov	r3, r0
 80059dc:	2b00      	cmp	r3, #0
 80059de:	d001      	beq.n	80059e4 <MX_TIM1_Init+0x184>
  {
    Error_Handler();
 80059e0:	f7fe ffd1 	bl	8004986 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 80059e4:	4803      	ldr	r0, [pc, #12]	; (80059f4 <MX_TIM1_Init+0x194>)
 80059e6:	f000 f82f 	bl	8005a48 <HAL_TIM_MspPostInit>

}
 80059ea:	bf00      	nop
 80059ec:	3770      	adds	r7, #112	; 0x70
 80059ee:	46bd      	mov	sp, r7
 80059f0:	bd80      	pop	{r7, pc}
 80059f2:	bf00      	nop
 80059f4:	20005104 	.word	0x20005104
 80059f8:	40012c00 	.word	0x40012c00

080059fc <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80059fc:	b580      	push	{r7, lr}
 80059fe:	b084      	sub	sp, #16
 8005a00:	af00      	add	r7, sp, #0
 8005a02:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	681b      	ldr	r3, [r3, #0]
 8005a08:	4a0d      	ldr	r2, [pc, #52]	; (8005a40 <HAL_TIM_Base_MspInit+0x44>)
 8005a0a:	4293      	cmp	r3, r2
 8005a0c:	d113      	bne.n	8005a36 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8005a0e:	4b0d      	ldr	r3, [pc, #52]	; (8005a44 <HAL_TIM_Base_MspInit+0x48>)
 8005a10:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005a12:	4a0c      	ldr	r2, [pc, #48]	; (8005a44 <HAL_TIM_Base_MspInit+0x48>)
 8005a14:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8005a18:	6613      	str	r3, [r2, #96]	; 0x60
 8005a1a:	4b0a      	ldr	r3, [pc, #40]	; (8005a44 <HAL_TIM_Base_MspInit+0x48>)
 8005a1c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005a1e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005a22:	60fb      	str	r3, [r7, #12]
 8005a24:	68fb      	ldr	r3, [r7, #12]

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 0, 0);
 8005a26:	2200      	movs	r2, #0
 8005a28:	2100      	movs	r1, #0
 8005a2a:	2019      	movs	r0, #25
 8005a2c:	f001 fd1b 	bl	8007466 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 8005a30:	2019      	movs	r0, #25
 8005a32:	f001 fd32 	bl	800749a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 8005a36:	bf00      	nop
 8005a38:	3710      	adds	r7, #16
 8005a3a:	46bd      	mov	sp, r7
 8005a3c:	bd80      	pop	{r7, pc}
 8005a3e:	bf00      	nop
 8005a40:	40012c00 	.word	0x40012c00
 8005a44:	40021000 	.word	0x40021000

08005a48 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8005a48:	b580      	push	{r7, lr}
 8005a4a:	b08a      	sub	sp, #40	; 0x28
 8005a4c:	af00      	add	r7, sp, #0
 8005a4e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005a50:	f107 0314 	add.w	r3, r7, #20
 8005a54:	2200      	movs	r2, #0
 8005a56:	601a      	str	r2, [r3, #0]
 8005a58:	605a      	str	r2, [r3, #4]
 8005a5a:	609a      	str	r2, [r3, #8]
 8005a5c:	60da      	str	r2, [r3, #12]
 8005a5e:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	681b      	ldr	r3, [r3, #0]
 8005a64:	4a2f      	ldr	r2, [pc, #188]	; (8005b24 <HAL_TIM_MspPostInit+0xdc>)
 8005a66:	4293      	cmp	r3, r2
 8005a68:	d157      	bne.n	8005b1a <HAL_TIM_MspPostInit+0xd2>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8005a6a:	4b2f      	ldr	r3, [pc, #188]	; (8005b28 <HAL_TIM_MspPostInit+0xe0>)
 8005a6c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005a6e:	4a2e      	ldr	r2, [pc, #184]	; (8005b28 <HAL_TIM_MspPostInit+0xe0>)
 8005a70:	f043 0304 	orr.w	r3, r3, #4
 8005a74:	64d3      	str	r3, [r2, #76]	; 0x4c
 8005a76:	4b2c      	ldr	r3, [pc, #176]	; (8005b28 <HAL_TIM_MspPostInit+0xe0>)
 8005a78:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005a7a:	f003 0304 	and.w	r3, r3, #4
 8005a7e:	613b      	str	r3, [r7, #16]
 8005a80:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005a82:	4b29      	ldr	r3, [pc, #164]	; (8005b28 <HAL_TIM_MspPostInit+0xe0>)
 8005a84:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005a86:	4a28      	ldr	r2, [pc, #160]	; (8005b28 <HAL_TIM_MspPostInit+0xe0>)
 8005a88:	f043 0302 	orr.w	r3, r3, #2
 8005a8c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8005a8e:	4b26      	ldr	r3, [pc, #152]	; (8005b28 <HAL_TIM_MspPostInit+0xe0>)
 8005a90:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005a92:	f003 0302 	and.w	r3, r3, #2
 8005a96:	60fb      	str	r3, [r7, #12]
 8005a98:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005a9a:	4b23      	ldr	r3, [pc, #140]	; (8005b28 <HAL_TIM_MspPostInit+0xe0>)
 8005a9c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005a9e:	4a22      	ldr	r2, [pc, #136]	; (8005b28 <HAL_TIM_MspPostInit+0xe0>)
 8005aa0:	f043 0301 	orr.w	r3, r3, #1
 8005aa4:	64d3      	str	r3, [r2, #76]	; 0x4c
 8005aa6:	4b20      	ldr	r3, [pc, #128]	; (8005b28 <HAL_TIM_MspPostInit+0xe0>)
 8005aa8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005aaa:	f003 0301 	and.w	r3, r3, #1
 8005aae:	60bb      	str	r3, [r7, #8]
 8005ab0:	68bb      	ldr	r3, [r7, #8]
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    PA10     ------> TIM1_CH3
    PA12     ------> TIM1_CH2N
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13;
 8005ab2:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8005ab6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005ab8:	2302      	movs	r3, #2
 8005aba:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005abc:	2300      	movs	r3, #0
 8005abe:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005ac0:	2300      	movs	r3, #0
 8005ac2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_TIM1;
 8005ac4:	2304      	movs	r3, #4
 8005ac6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8005ac8:	f107 0314 	add.w	r3, r7, #20
 8005acc:	4619      	mov	r1, r3
 8005ace:	4817      	ldr	r0, [pc, #92]	; (8005b2c <HAL_TIM_MspPostInit+0xe4>)
 8005ad0:	f002 feae 	bl	8008830 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8005ad4:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005ad8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005ada:	2302      	movs	r3, #2
 8005adc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005ade:	2300      	movs	r3, #0
 8005ae0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005ae2:	2300      	movs	r3, #0
 8005ae4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_TIM1;
 8005ae6:	2304      	movs	r3, #4
 8005ae8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005aea:	f107 0314 	add.w	r3, r7, #20
 8005aee:	4619      	mov	r1, r3
 8005af0:	480f      	ldr	r0, [pc, #60]	; (8005b30 <HAL_TIM_MspPostInit+0xe8>)
 8005af2:	f002 fe9d 	bl	8008830 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_12;
 8005af6:	f44f 53b8 	mov.w	r3, #5888	; 0x1700
 8005afa:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005afc:	2302      	movs	r3, #2
 8005afe:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005b00:	2300      	movs	r3, #0
 8005b02:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005b04:	2300      	movs	r3, #0
 8005b06:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 8005b08:	2306      	movs	r3, #6
 8005b0a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005b0c:	f107 0314 	add.w	r3, r7, #20
 8005b10:	4619      	mov	r1, r3
 8005b12:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8005b16:	f002 fe8b 	bl	8008830 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8005b1a:	bf00      	nop
 8005b1c:	3728      	adds	r7, #40	; 0x28
 8005b1e:	46bd      	mov	sp, r7
 8005b20:	bd80      	pop	{r7, pc}
 8005b22:	bf00      	nop
 8005b24:	40012c00 	.word	0x40012c00
 8005b28:	40021000 	.word	0x40021000
 8005b2c:	48000800 	.word	0x48000800
 8005b30:	48000400 	.word	0x48000400

08005b34 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8005b34:	b580      	push	{r7, lr}
 8005b36:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8005b38:	4b22      	ldr	r3, [pc, #136]	; (8005bc4 <MX_USART2_UART_Init+0x90>)
 8005b3a:	4a23      	ldr	r2, [pc, #140]	; (8005bc8 <MX_USART2_UART_Init+0x94>)
 8005b3c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 921600;
 8005b3e:	4b21      	ldr	r3, [pc, #132]	; (8005bc4 <MX_USART2_UART_Init+0x90>)
 8005b40:	f44f 2261 	mov.w	r2, #921600	; 0xe1000
 8005b44:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8005b46:	4b1f      	ldr	r3, [pc, #124]	; (8005bc4 <MX_USART2_UART_Init+0x90>)
 8005b48:	2200      	movs	r2, #0
 8005b4a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8005b4c:	4b1d      	ldr	r3, [pc, #116]	; (8005bc4 <MX_USART2_UART_Init+0x90>)
 8005b4e:	2200      	movs	r2, #0
 8005b50:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8005b52:	4b1c      	ldr	r3, [pc, #112]	; (8005bc4 <MX_USART2_UART_Init+0x90>)
 8005b54:	2200      	movs	r2, #0
 8005b56:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8005b58:	4b1a      	ldr	r3, [pc, #104]	; (8005bc4 <MX_USART2_UART_Init+0x90>)
 8005b5a:	220c      	movs	r2, #12
 8005b5c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8005b5e:	4b19      	ldr	r3, [pc, #100]	; (8005bc4 <MX_USART2_UART_Init+0x90>)
 8005b60:	2200      	movs	r2, #0
 8005b62:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8005b64:	4b17      	ldr	r3, [pc, #92]	; (8005bc4 <MX_USART2_UART_Init+0x90>)
 8005b66:	2200      	movs	r2, #0
 8005b68:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8005b6a:	4b16      	ldr	r3, [pc, #88]	; (8005bc4 <MX_USART2_UART_Init+0x90>)
 8005b6c:	2200      	movs	r2, #0
 8005b6e:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8005b70:	4b14      	ldr	r3, [pc, #80]	; (8005bc4 <MX_USART2_UART_Init+0x90>)
 8005b72:	2200      	movs	r2, #0
 8005b74:	625a      	str	r2, [r3, #36]	; 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8005b76:	4b13      	ldr	r3, [pc, #76]	; (8005bc4 <MX_USART2_UART_Init+0x90>)
 8005b78:	2200      	movs	r2, #0
 8005b7a:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8005b7c:	4811      	ldr	r0, [pc, #68]	; (8005bc4 <MX_USART2_UART_Init+0x90>)
 8005b7e:	f007 fda9 	bl	800d6d4 <HAL_UART_Init>
 8005b82:	4603      	mov	r3, r0
 8005b84:	2b00      	cmp	r3, #0
 8005b86:	d001      	beq.n	8005b8c <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8005b88:	f7fe fefd 	bl	8004986 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8005b8c:	2100      	movs	r1, #0
 8005b8e:	480d      	ldr	r0, [pc, #52]	; (8005bc4 <MX_USART2_UART_Init+0x90>)
 8005b90:	f009 f9ad 	bl	800eeee <HAL_UARTEx_SetTxFifoThreshold>
 8005b94:	4603      	mov	r3, r0
 8005b96:	2b00      	cmp	r3, #0
 8005b98:	d001      	beq.n	8005b9e <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 8005b9a:	f7fe fef4 	bl	8004986 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8005b9e:	2100      	movs	r1, #0
 8005ba0:	4808      	ldr	r0, [pc, #32]	; (8005bc4 <MX_USART2_UART_Init+0x90>)
 8005ba2:	f009 f9e2 	bl	800ef6a <HAL_UARTEx_SetRxFifoThreshold>
 8005ba6:	4603      	mov	r3, r0
 8005ba8:	2b00      	cmp	r3, #0
 8005baa:	d001      	beq.n	8005bb0 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 8005bac:	f7fe feeb 	bl	8004986 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8005bb0:	4804      	ldr	r0, [pc, #16]	; (8005bc4 <MX_USART2_UART_Init+0x90>)
 8005bb2:	f009 f963 	bl	800ee7c <HAL_UARTEx_DisableFifoMode>
 8005bb6:	4603      	mov	r3, r0
 8005bb8:	2b00      	cmp	r3, #0
 8005bba:	d001      	beq.n	8005bc0 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 8005bbc:	f7fe fee3 	bl	8004986 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8005bc0:	bf00      	nop
 8005bc2:	bd80      	pop	{r7, pc}
 8005bc4:	20005150 	.word	0x20005150
 8005bc8:	40004400 	.word	0x40004400

08005bcc <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8005bcc:	b580      	push	{r7, lr}
 8005bce:	b08a      	sub	sp, #40	; 0x28
 8005bd0:	af00      	add	r7, sp, #0
 8005bd2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005bd4:	f107 0314 	add.w	r3, r7, #20
 8005bd8:	2200      	movs	r2, #0
 8005bda:	601a      	str	r2, [r3, #0]
 8005bdc:	605a      	str	r2, [r3, #4]
 8005bde:	609a      	str	r2, [r3, #8]
 8005be0:	60da      	str	r2, [r3, #12]
 8005be2:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	681b      	ldr	r3, [r3, #0]
 8005be8:	4a1b      	ldr	r2, [pc, #108]	; (8005c58 <HAL_UART_MspInit+0x8c>)
 8005bea:	4293      	cmp	r3, r2
 8005bec:	d12f      	bne.n	8005c4e <HAL_UART_MspInit+0x82>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8005bee:	4b1b      	ldr	r3, [pc, #108]	; (8005c5c <HAL_UART_MspInit+0x90>)
 8005bf0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005bf2:	4a1a      	ldr	r2, [pc, #104]	; (8005c5c <HAL_UART_MspInit+0x90>)
 8005bf4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005bf8:	6593      	str	r3, [r2, #88]	; 0x58
 8005bfa:	4b18      	ldr	r3, [pc, #96]	; (8005c5c <HAL_UART_MspInit+0x90>)
 8005bfc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005bfe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005c02:	613b      	str	r3, [r7, #16]
 8005c04:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005c06:	4b15      	ldr	r3, [pc, #84]	; (8005c5c <HAL_UART_MspInit+0x90>)
 8005c08:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005c0a:	4a14      	ldr	r2, [pc, #80]	; (8005c5c <HAL_UART_MspInit+0x90>)
 8005c0c:	f043 0302 	orr.w	r3, r3, #2
 8005c10:	64d3      	str	r3, [r2, #76]	; 0x4c
 8005c12:	4b12      	ldr	r3, [pc, #72]	; (8005c5c <HAL_UART_MspInit+0x90>)
 8005c14:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005c16:	f003 0302 	and.w	r3, r3, #2
 8005c1a:	60fb      	str	r3, [r7, #12]
 8005c1c:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PB3     ------> USART2_TX
    PB4     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4;
 8005c1e:	2318      	movs	r3, #24
 8005c20:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005c22:	2302      	movs	r3, #2
 8005c24:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005c26:	2300      	movs	r3, #0
 8005c28:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005c2a:	2300      	movs	r3, #0
 8005c2c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8005c2e:	2307      	movs	r3, #7
 8005c30:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005c32:	f107 0314 	add.w	r3, r7, #20
 8005c36:	4619      	mov	r1, r3
 8005c38:	4809      	ldr	r0, [pc, #36]	; (8005c60 <HAL_UART_MspInit+0x94>)
 8005c3a:	f002 fdf9 	bl	8008830 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8005c3e:	2200      	movs	r2, #0
 8005c40:	2100      	movs	r1, #0
 8005c42:	2026      	movs	r0, #38	; 0x26
 8005c44:	f001 fc0f 	bl	8007466 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8005c48:	2026      	movs	r0, #38	; 0x26
 8005c4a:	f001 fc26 	bl	800749a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8005c4e:	bf00      	nop
 8005c50:	3728      	adds	r7, #40	; 0x28
 8005c52:	46bd      	mov	sp, r7
 8005c54:	bd80      	pop	{r7, pc}
 8005c56:	bf00      	nop
 8005c58:	40004400 	.word	0x40004400
 8005c5c:	40021000 	.word	0x40021000
 8005c60:	48000400 	.word	0x48000400

08005c64 <__io_putchar>:
  /* USER CODE END USART2_MspDeInit 1 */
  }
}

/* USER CODE BEGIN 1 */
int __io_putchar(int ch) {
 8005c64:	b580      	push	{r7, lr}
 8005c66:	b082      	sub	sp, #8
 8005c68:	af00      	add	r7, sp, #0
 8005c6a:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart2, (uint8_t*)&ch, 1, 0xffff);
 8005c6c:	1d39      	adds	r1, r7, #4
 8005c6e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8005c72:	2201      	movs	r2, #1
 8005c74:	4803      	ldr	r0, [pc, #12]	; (8005c84 <__io_putchar+0x20>)
 8005c76:	f007 fd7d 	bl	800d774 <HAL_UART_Transmit>
return 0;
 8005c7a:	2300      	movs	r3, #0
}
 8005c7c:	4618      	mov	r0, r3
 8005c7e:	3708      	adds	r7, #8
 8005c80:	46bd      	mov	sp, r7
 8005c82:	bd80      	pop	{r7, pc}
 8005c84:	20005150 	.word	0x20005150

08005c88 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8005c88:	b580      	push	{r7, lr}
 8005c8a:	b082      	sub	sp, #8
 8005c8c:	af00      	add	r7, sp, #0
 8005c8e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
	HAL_UART_Receive_IT(&huart2, (uint8_t *)Serial2RxBuffer, 1);
 8005c90:	2201      	movs	r2, #1
 8005c92:	4904      	ldr	r1, [pc, #16]	; (8005ca4 <HAL_UART_RxCpltCallback+0x1c>)
 8005c94:	4804      	ldr	r0, [pc, #16]	; (8005ca8 <HAL_UART_RxCpltCallback+0x20>)
 8005c96:	f007 fe03 	bl	800d8a0 <HAL_UART_Receive_IT>
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8005c9a:	bf00      	nop
 8005c9c:	3708      	adds	r7, #8
 8005c9e:	46bd      	mov	sp, r7
 8005ca0:	bd80      	pop	{r7, pc}
 8005ca2:	bf00      	nop
 8005ca4:	20004d48 	.word	0x20004d48
 8005ca8:	20005150 	.word	0x20005150

08005cac <store_eeprom_regs>:

#include "user_config.h"
#include "eeprom.h"

void store_eeprom_regs()
{
 8005cac:	b580      	push	{r7, lr}
 8005cae:	af00      	add	r7, sp, #0
	eeprom_store(__float_reg, FLOAT_REG_LEN, __int_reg, INT_REG_LEN);
 8005cb0:	2380      	movs	r3, #128	; 0x80
 8005cb2:	4a03      	ldr	r2, [pc, #12]	; (8005cc0 <store_eeprom_regs+0x14>)
 8005cb4:	2140      	movs	r1, #64	; 0x40
 8005cb6:	4803      	ldr	r0, [pc, #12]	; (8005cc4 <store_eeprom_regs+0x18>)
 8005cb8:	f7fc f84a 	bl	8001d50 <eeprom_store>
}
 8005cbc:	bf00      	nop
 8005cbe:	bd80      	pop	{r7, pc}
 8005cc0:	20004e4c 	.word	0x20004e4c
 8005cc4:	20004d4c 	.word	0x20004d4c

08005cc8 <load_eeprom_regs>:

void load_eeprom_regs()
{
 8005cc8:	b580      	push	{r7, lr}
 8005cca:	af00      	add	r7, sp, #0
	eeprom_restore(__float_reg, FLOAT_REG_LEN, __int_reg, INT_REG_LEN);
 8005ccc:	2380      	movs	r3, #128	; 0x80
 8005cce:	4a03      	ldr	r2, [pc, #12]	; (8005cdc <load_eeprom_regs+0x14>)
 8005cd0:	2140      	movs	r1, #64	; 0x40
 8005cd2:	4803      	ldr	r0, [pc, #12]	; (8005ce0 <load_eeprom_regs+0x18>)
 8005cd4:	f7fb ffb8 	bl	8001c48 <eeprom_restore>
}
 8005cd8:	bf00      	nop
 8005cda:	bd80      	pop	{r7, pc}
 8005cdc:	20004e4c 	.word	0x20004e4c
 8005ce0:	20004d4c 	.word	0x20004d4c

08005ce4 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8005ce4:	480d      	ldr	r0, [pc, #52]	; (8005d1c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8005ce6:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8005ce8:	480d      	ldr	r0, [pc, #52]	; (8005d20 <LoopForever+0x6>)
  ldr r1, =_edata
 8005cea:	490e      	ldr	r1, [pc, #56]	; (8005d24 <LoopForever+0xa>)
  ldr r2, =_sidata
 8005cec:	4a0e      	ldr	r2, [pc, #56]	; (8005d28 <LoopForever+0xe>)
  movs r3, #0
 8005cee:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8005cf0:	e002      	b.n	8005cf8 <LoopCopyDataInit>

08005cf2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8005cf2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8005cf4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8005cf6:	3304      	adds	r3, #4

08005cf8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8005cf8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8005cfa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8005cfc:	d3f9      	bcc.n	8005cf2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8005cfe:	4a0b      	ldr	r2, [pc, #44]	; (8005d2c <LoopForever+0x12>)
  ldr r4, =_ebss
 8005d00:	4c0b      	ldr	r4, [pc, #44]	; (8005d30 <LoopForever+0x16>)
  movs r3, #0
 8005d02:	2300      	movs	r3, #0
  b LoopFillZerobss
 8005d04:	e001      	b.n	8005d0a <LoopFillZerobss>

08005d06 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8005d06:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8005d08:	3204      	adds	r2, #4

08005d0a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8005d0a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8005d0c:	d3fb      	bcc.n	8005d06 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8005d0e:	f7ff fd95 	bl	800583c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8005d12:	f009 f9c5 	bl	800f0a0 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8005d16:	f7fe fa93 	bl	8004240 <main>

08005d1a <LoopForever>:

LoopForever:
    b LoopForever
 8005d1a:	e7fe      	b.n	8005d1a <LoopForever>
  ldr   r0, =_estack
 8005d1c:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 8005d20:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8005d24:	20000200 	.word	0x20000200
  ldr r2, =_sidata
 8005d28:	08015198 	.word	0x08015198
  ldr r2, =_sbss
 8005d2c:	20000200 	.word	0x20000200
  ldr r4, =_ebss
 8005d30:	200051f4 	.word	0x200051f4

08005d34 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8005d34:	e7fe      	b.n	8005d34 <ADC1_2_IRQHandler>

08005d36 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8005d36:	b580      	push	{r7, lr}
 8005d38:	b082      	sub	sp, #8
 8005d3a:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8005d3c:	2300      	movs	r3, #0
 8005d3e:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8005d40:	2003      	movs	r0, #3
 8005d42:	f001 fb85 	bl	8007450 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8005d46:	2000      	movs	r0, #0
 8005d48:	f000 f80e 	bl	8005d68 <HAL_InitTick>
 8005d4c:	4603      	mov	r3, r0
 8005d4e:	2b00      	cmp	r3, #0
 8005d50:	d002      	beq.n	8005d58 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8005d52:	2301      	movs	r3, #1
 8005d54:	71fb      	strb	r3, [r7, #7]
 8005d56:	e001      	b.n	8005d5c <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8005d58:	f7ff fabe 	bl	80052d8 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8005d5c:	79fb      	ldrb	r3, [r7, #7]

}
 8005d5e:	4618      	mov	r0, r3
 8005d60:	3708      	adds	r7, #8
 8005d62:	46bd      	mov	sp, r7
 8005d64:	bd80      	pop	{r7, pc}
	...

08005d68 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8005d68:	b580      	push	{r7, lr}
 8005d6a:	b084      	sub	sp, #16
 8005d6c:	af00      	add	r7, sp, #0
 8005d6e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8005d70:	2300      	movs	r3, #0
 8005d72:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8005d74:	4b16      	ldr	r3, [pc, #88]	; (8005dd0 <HAL_InitTick+0x68>)
 8005d76:	681b      	ldr	r3, [r3, #0]
 8005d78:	2b00      	cmp	r3, #0
 8005d7a:	d022      	beq.n	8005dc2 <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8005d7c:	4b15      	ldr	r3, [pc, #84]	; (8005dd4 <HAL_InitTick+0x6c>)
 8005d7e:	681a      	ldr	r2, [r3, #0]
 8005d80:	4b13      	ldr	r3, [pc, #76]	; (8005dd0 <HAL_InitTick+0x68>)
 8005d82:	681b      	ldr	r3, [r3, #0]
 8005d84:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8005d88:	fbb1 f3f3 	udiv	r3, r1, r3
 8005d8c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005d90:	4618      	mov	r0, r3
 8005d92:	f001 fb90 	bl	80074b6 <HAL_SYSTICK_Config>
 8005d96:	4603      	mov	r3, r0
 8005d98:	2b00      	cmp	r3, #0
 8005d9a:	d10f      	bne.n	8005dbc <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	2b0f      	cmp	r3, #15
 8005da0:	d809      	bhi.n	8005db6 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8005da2:	2200      	movs	r2, #0
 8005da4:	6879      	ldr	r1, [r7, #4]
 8005da6:	f04f 30ff 	mov.w	r0, #4294967295
 8005daa:	f001 fb5c 	bl	8007466 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8005dae:	4a0a      	ldr	r2, [pc, #40]	; (8005dd8 <HAL_InitTick+0x70>)
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	6013      	str	r3, [r2, #0]
 8005db4:	e007      	b.n	8005dc6 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8005db6:	2301      	movs	r3, #1
 8005db8:	73fb      	strb	r3, [r7, #15]
 8005dba:	e004      	b.n	8005dc6 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8005dbc:	2301      	movs	r3, #1
 8005dbe:	73fb      	strb	r3, [r7, #15]
 8005dc0:	e001      	b.n	8005dc6 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8005dc2:	2301      	movs	r3, #1
 8005dc4:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8005dc6:	7bfb      	ldrb	r3, [r7, #15]
}
 8005dc8:	4618      	mov	r0, r3
 8005dca:	3710      	adds	r7, #16
 8005dcc:	46bd      	mov	sp, r7
 8005dce:	bd80      	pop	{r7, pc}
 8005dd0:	20000008 	.word	0x20000008
 8005dd4:	20000000 	.word	0x20000000
 8005dd8:	20000004 	.word	0x20000004

08005ddc <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8005ddc:	b480      	push	{r7}
 8005dde:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8005de0:	4b05      	ldr	r3, [pc, #20]	; (8005df8 <HAL_IncTick+0x1c>)
 8005de2:	681a      	ldr	r2, [r3, #0]
 8005de4:	4b05      	ldr	r3, [pc, #20]	; (8005dfc <HAL_IncTick+0x20>)
 8005de6:	681b      	ldr	r3, [r3, #0]
 8005de8:	4413      	add	r3, r2
 8005dea:	4a03      	ldr	r2, [pc, #12]	; (8005df8 <HAL_IncTick+0x1c>)
 8005dec:	6013      	str	r3, [r2, #0]
}
 8005dee:	bf00      	nop
 8005df0:	46bd      	mov	sp, r7
 8005df2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005df6:	4770      	bx	lr
 8005df8:	200051e0 	.word	0x200051e0
 8005dfc:	20000008 	.word	0x20000008

08005e00 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8005e00:	b480      	push	{r7}
 8005e02:	af00      	add	r7, sp, #0
  return uwTick;
 8005e04:	4b03      	ldr	r3, [pc, #12]	; (8005e14 <HAL_GetTick+0x14>)
 8005e06:	681b      	ldr	r3, [r3, #0]
}
 8005e08:	4618      	mov	r0, r3
 8005e0a:	46bd      	mov	sp, r7
 8005e0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e10:	4770      	bx	lr
 8005e12:	bf00      	nop
 8005e14:	200051e0 	.word	0x200051e0

08005e18 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8005e18:	b580      	push	{r7, lr}
 8005e1a:	b084      	sub	sp, #16
 8005e1c:	af00      	add	r7, sp, #0
 8005e1e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8005e20:	f7ff ffee 	bl	8005e00 <HAL_GetTick>
 8005e24:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8005e2a:	68fb      	ldr	r3, [r7, #12]
 8005e2c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005e30:	d004      	beq.n	8005e3c <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8005e32:	4b09      	ldr	r3, [pc, #36]	; (8005e58 <HAL_Delay+0x40>)
 8005e34:	681b      	ldr	r3, [r3, #0]
 8005e36:	68fa      	ldr	r2, [r7, #12]
 8005e38:	4413      	add	r3, r2
 8005e3a:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8005e3c:	bf00      	nop
 8005e3e:	f7ff ffdf 	bl	8005e00 <HAL_GetTick>
 8005e42:	4602      	mov	r2, r0
 8005e44:	68bb      	ldr	r3, [r7, #8]
 8005e46:	1ad3      	subs	r3, r2, r3
 8005e48:	68fa      	ldr	r2, [r7, #12]
 8005e4a:	429a      	cmp	r2, r3
 8005e4c:	d8f7      	bhi.n	8005e3e <HAL_Delay+0x26>
  {
  }
}
 8005e4e:	bf00      	nop
 8005e50:	bf00      	nop
 8005e52:	3710      	adds	r7, #16
 8005e54:	46bd      	mov	sp, r7
 8005e56:	bd80      	pop	{r7, pc}
 8005e58:	20000008 	.word	0x20000008

08005e5c <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8005e5c:	b480      	push	{r7}
 8005e5e:	b083      	sub	sp, #12
 8005e60:	af00      	add	r7, sp, #0
 8005e62:	6078      	str	r0, [r7, #4]
 8005e64:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8005e66:	687b      	ldr	r3, [r7, #4]
 8005e68:	689b      	ldr	r3, [r3, #8]
 8005e6a:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 8005e6e:	683b      	ldr	r3, [r7, #0]
 8005e70:	431a      	orrs	r2, r3
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	609a      	str	r2, [r3, #8]
}
 8005e76:	bf00      	nop
 8005e78:	370c      	adds	r7, #12
 8005e7a:	46bd      	mov	sp, r7
 8005e7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e80:	4770      	bx	lr

08005e82 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8005e82:	b480      	push	{r7}
 8005e84:	b083      	sub	sp, #12
 8005e86:	af00      	add	r7, sp, #0
 8005e88:	6078      	str	r0, [r7, #4]
 8005e8a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	689b      	ldr	r3, [r3, #8]
 8005e90:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 8005e94:	683b      	ldr	r3, [r7, #0]
 8005e96:	431a      	orrs	r2, r3
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	609a      	str	r2, [r3, #8]
}
 8005e9c:	bf00      	nop
 8005e9e:	370c      	adds	r7, #12
 8005ea0:	46bd      	mov	sp, r7
 8005ea2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ea6:	4770      	bx	lr

08005ea8 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8005ea8:	b480      	push	{r7}
 8005eaa:	b083      	sub	sp, #12
 8005eac:	af00      	add	r7, sp, #0
 8005eae:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	689b      	ldr	r3, [r3, #8]
 8005eb4:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 8005eb8:	4618      	mov	r0, r3
 8005eba:	370c      	adds	r7, #12
 8005ebc:	46bd      	mov	sp, r7
 8005ebe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ec2:	4770      	bx	lr

08005ec4 <LL_ADC_SetOffset>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8005ec4:	b480      	push	{r7}
 8005ec6:	b087      	sub	sp, #28
 8005ec8:	af00      	add	r7, sp, #0
 8005eca:	60f8      	str	r0, [r7, #12]
 8005ecc:	60b9      	str	r1, [r7, #8]
 8005ece:	607a      	str	r2, [r7, #4]
 8005ed0:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8005ed2:	68fb      	ldr	r3, [r7, #12]
 8005ed4:	3360      	adds	r3, #96	; 0x60
 8005ed6:	461a      	mov	r2, r3
 8005ed8:	68bb      	ldr	r3, [r7, #8]
 8005eda:	009b      	lsls	r3, r3, #2
 8005edc:	4413      	add	r3, r2
 8005ede:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8005ee0:	697b      	ldr	r3, [r7, #20]
 8005ee2:	681a      	ldr	r2, [r3, #0]
 8005ee4:	4b08      	ldr	r3, [pc, #32]	; (8005f08 <LL_ADC_SetOffset+0x44>)
 8005ee6:	4013      	ands	r3, r2
 8005ee8:	687a      	ldr	r2, [r7, #4]
 8005eea:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 8005eee:	683a      	ldr	r2, [r7, #0]
 8005ef0:	430a      	orrs	r2, r1
 8005ef2:	4313      	orrs	r3, r2
 8005ef4:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8005ef8:	697b      	ldr	r3, [r7, #20]
 8005efa:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8005efc:	bf00      	nop
 8005efe:	371c      	adds	r7, #28
 8005f00:	46bd      	mov	sp, r7
 8005f02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f06:	4770      	bx	lr
 8005f08:	03fff000 	.word	0x03fff000

08005f0c <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8005f0c:	b480      	push	{r7}
 8005f0e:	b085      	sub	sp, #20
 8005f10:	af00      	add	r7, sp, #0
 8005f12:	6078      	str	r0, [r7, #4]
 8005f14:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	3360      	adds	r3, #96	; 0x60
 8005f1a:	461a      	mov	r2, r3
 8005f1c:	683b      	ldr	r3, [r7, #0]
 8005f1e:	009b      	lsls	r3, r3, #2
 8005f20:	4413      	add	r3, r2
 8005f22:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8005f24:	68fb      	ldr	r3, [r7, #12]
 8005f26:	681b      	ldr	r3, [r3, #0]
 8005f28:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 8005f2c:	4618      	mov	r0, r3
 8005f2e:	3714      	adds	r7, #20
 8005f30:	46bd      	mov	sp, r7
 8005f32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f36:	4770      	bx	lr

08005f38 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8005f38:	b480      	push	{r7}
 8005f3a:	b087      	sub	sp, #28
 8005f3c:	af00      	add	r7, sp, #0
 8005f3e:	60f8      	str	r0, [r7, #12]
 8005f40:	60b9      	str	r1, [r7, #8]
 8005f42:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8005f44:	68fb      	ldr	r3, [r7, #12]
 8005f46:	3360      	adds	r3, #96	; 0x60
 8005f48:	461a      	mov	r2, r3
 8005f4a:	68bb      	ldr	r3, [r7, #8]
 8005f4c:	009b      	lsls	r3, r3, #2
 8005f4e:	4413      	add	r3, r2
 8005f50:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8005f52:	697b      	ldr	r3, [r7, #20]
 8005f54:	681b      	ldr	r3, [r3, #0]
 8005f56:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8005f5a:	687b      	ldr	r3, [r7, #4]
 8005f5c:	431a      	orrs	r2, r3
 8005f5e:	697b      	ldr	r3, [r7, #20]
 8005f60:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8005f62:	bf00      	nop
 8005f64:	371c      	adds	r7, #28
 8005f66:	46bd      	mov	sp, r7
 8005f68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f6c:	4770      	bx	lr

08005f6e <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 8005f6e:	b480      	push	{r7}
 8005f70:	b087      	sub	sp, #28
 8005f72:	af00      	add	r7, sp, #0
 8005f74:	60f8      	str	r0, [r7, #12]
 8005f76:	60b9      	str	r1, [r7, #8]
 8005f78:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8005f7a:	68fb      	ldr	r3, [r7, #12]
 8005f7c:	3360      	adds	r3, #96	; 0x60
 8005f7e:	461a      	mov	r2, r3
 8005f80:	68bb      	ldr	r3, [r7, #8]
 8005f82:	009b      	lsls	r3, r3, #2
 8005f84:	4413      	add	r3, r2
 8005f86:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8005f88:	697b      	ldr	r3, [r7, #20]
 8005f8a:	681b      	ldr	r3, [r3, #0]
 8005f8c:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8005f90:	687b      	ldr	r3, [r7, #4]
 8005f92:	431a      	orrs	r2, r3
 8005f94:	697b      	ldr	r3, [r7, #20]
 8005f96:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 8005f98:	bf00      	nop
 8005f9a:	371c      	adds	r7, #28
 8005f9c:	46bd      	mov	sp, r7
 8005f9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fa2:	4770      	bx	lr

08005fa4 <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 8005fa4:	b480      	push	{r7}
 8005fa6:	b087      	sub	sp, #28
 8005fa8:	af00      	add	r7, sp, #0
 8005faa:	60f8      	str	r0, [r7, #12]
 8005fac:	60b9      	str	r1, [r7, #8]
 8005fae:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8005fb0:	68fb      	ldr	r3, [r7, #12]
 8005fb2:	3360      	adds	r3, #96	; 0x60
 8005fb4:	461a      	mov	r2, r3
 8005fb6:	68bb      	ldr	r3, [r7, #8]
 8005fb8:	009b      	lsls	r3, r3, #2
 8005fba:	4413      	add	r3, r2
 8005fbc:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8005fbe:	697b      	ldr	r3, [r7, #20]
 8005fc0:	681b      	ldr	r3, [r3, #0]
 8005fc2:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	431a      	orrs	r2, r3
 8005fca:	697b      	ldr	r3, [r7, #20]
 8005fcc:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 8005fce:	bf00      	nop
 8005fd0:	371c      	adds	r7, #28
 8005fd2:	46bd      	mov	sp, r7
 8005fd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fd8:	4770      	bx	lr

08005fda <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 8005fda:	b480      	push	{r7}
 8005fdc:	b083      	sub	sp, #12
 8005fde:	af00      	add	r7, sp, #0
 8005fe0:	6078      	str	r0, [r7, #4]
 8005fe2:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	695b      	ldr	r3, [r3, #20]
 8005fe8:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8005fec:	683b      	ldr	r3, [r7, #0]
 8005fee:	431a      	orrs	r2, r3
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	615a      	str	r2, [r3, #20]
}
 8005ff4:	bf00      	nop
 8005ff6:	370c      	adds	r7, #12
 8005ff8:	46bd      	mov	sp, r7
 8005ffa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ffe:	4770      	bx	lr

08006000 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 8006000:	b480      	push	{r7}
 8006002:	b083      	sub	sp, #12
 8006004:	af00      	add	r7, sp, #0
 8006006:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	68db      	ldr	r3, [r3, #12]
 800600c:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8006010:	2b00      	cmp	r3, #0
 8006012:	d101      	bne.n	8006018 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8006014:	2301      	movs	r3, #1
 8006016:	e000      	b.n	800601a <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8006018:	2300      	movs	r3, #0
}
 800601a:	4618      	mov	r0, r3
 800601c:	370c      	adds	r7, #12
 800601e:	46bd      	mov	sp, r7
 8006020:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006024:	4770      	bx	lr

08006026 <LL_ADC_REG_SetSequencerRanks>:
  *         (8) On STM32G4, fast channel allows: 2.5 (sampling) + 12.5 (conversion) = 15 ADC clock cycles (fADC) to convert in 12-bit resolution.
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8006026:	b480      	push	{r7}
 8006028:	b087      	sub	sp, #28
 800602a:	af00      	add	r7, sp, #0
 800602c:	60f8      	str	r0, [r7, #12]
 800602e:	60b9      	str	r1, [r7, #8]
 8006030:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8006032:	68fb      	ldr	r3, [r7, #12]
 8006034:	3330      	adds	r3, #48	; 0x30
 8006036:	461a      	mov	r2, r3
 8006038:	68bb      	ldr	r3, [r7, #8]
 800603a:	0a1b      	lsrs	r3, r3, #8
 800603c:	009b      	lsls	r3, r3, #2
 800603e:	f003 030c 	and.w	r3, r3, #12
 8006042:	4413      	add	r3, r2
 8006044:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8006046:	697b      	ldr	r3, [r7, #20]
 8006048:	681a      	ldr	r2, [r3, #0]
 800604a:	68bb      	ldr	r3, [r7, #8]
 800604c:	f003 031f 	and.w	r3, r3, #31
 8006050:	211f      	movs	r1, #31
 8006052:	fa01 f303 	lsl.w	r3, r1, r3
 8006056:	43db      	mvns	r3, r3
 8006058:	401a      	ands	r2, r3
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	0e9b      	lsrs	r3, r3, #26
 800605e:	f003 011f 	and.w	r1, r3, #31
 8006062:	68bb      	ldr	r3, [r7, #8]
 8006064:	f003 031f 	and.w	r3, r3, #31
 8006068:	fa01 f303 	lsl.w	r3, r1, r3
 800606c:	431a      	orrs	r2, r3
 800606e:	697b      	ldr	r3, [r7, #20]
 8006070:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8006072:	bf00      	nop
 8006074:	371c      	adds	r7, #28
 8006076:	46bd      	mov	sp, r7
 8006078:	f85d 7b04 	ldr.w	r7, [sp], #4
 800607c:	4770      	bx	lr

0800607e <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 800607e:	b480      	push	{r7}
 8006080:	b087      	sub	sp, #28
 8006082:	af00      	add	r7, sp, #0
 8006084:	60f8      	str	r0, [r7, #12]
 8006086:	60b9      	str	r1, [r7, #8]
 8006088:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 800608a:	68fb      	ldr	r3, [r7, #12]
 800608c:	3314      	adds	r3, #20
 800608e:	461a      	mov	r2, r3
 8006090:	68bb      	ldr	r3, [r7, #8]
 8006092:	0e5b      	lsrs	r3, r3, #25
 8006094:	009b      	lsls	r3, r3, #2
 8006096:	f003 0304 	and.w	r3, r3, #4
 800609a:	4413      	add	r3, r2
 800609c:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800609e:	697b      	ldr	r3, [r7, #20]
 80060a0:	681a      	ldr	r2, [r3, #0]
 80060a2:	68bb      	ldr	r3, [r7, #8]
 80060a4:	0d1b      	lsrs	r3, r3, #20
 80060a6:	f003 031f 	and.w	r3, r3, #31
 80060aa:	2107      	movs	r1, #7
 80060ac:	fa01 f303 	lsl.w	r3, r1, r3
 80060b0:	43db      	mvns	r3, r3
 80060b2:	401a      	ands	r2, r3
 80060b4:	68bb      	ldr	r3, [r7, #8]
 80060b6:	0d1b      	lsrs	r3, r3, #20
 80060b8:	f003 031f 	and.w	r3, r3, #31
 80060bc:	6879      	ldr	r1, [r7, #4]
 80060be:	fa01 f303 	lsl.w	r3, r1, r3
 80060c2:	431a      	orrs	r2, r3
 80060c4:	697b      	ldr	r3, [r7, #20]
 80060c6:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 80060c8:	bf00      	nop
 80060ca:	371c      	adds	r7, #28
 80060cc:	46bd      	mov	sp, r7
 80060ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060d2:	4770      	bx	lr

080060d4 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 80060d4:	b480      	push	{r7}
 80060d6:	b085      	sub	sp, #20
 80060d8:	af00      	add	r7, sp, #0
 80060da:	60f8      	str	r0, [r7, #12]
 80060dc:	60b9      	str	r1, [r7, #8]
 80060de:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 80060e0:	68fb      	ldr	r3, [r7, #12]
 80060e2:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 80060e6:	68bb      	ldr	r3, [r7, #8]
 80060e8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80060ec:	43db      	mvns	r3, r3
 80060ee:	401a      	ands	r2, r3
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	f003 0318 	and.w	r3, r3, #24
 80060f6:	4908      	ldr	r1, [pc, #32]	; (8006118 <LL_ADC_SetChannelSingleDiff+0x44>)
 80060f8:	40d9      	lsrs	r1, r3
 80060fa:	68bb      	ldr	r3, [r7, #8]
 80060fc:	400b      	ands	r3, r1
 80060fe:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006102:	431a      	orrs	r2, r3
 8006104:	68fb      	ldr	r3, [r7, #12]
 8006106:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 800610a:	bf00      	nop
 800610c:	3714      	adds	r7, #20
 800610e:	46bd      	mov	sp, r7
 8006110:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006114:	4770      	bx	lr
 8006116:	bf00      	nop
 8006118:	0007ffff 	.word	0x0007ffff

0800611c <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(ADC_Common_TypeDef *ADCxy_COMMON)
{
 800611c:	b480      	push	{r7}
 800611e:	b083      	sub	sp, #12
 8006120:	af00      	add	r7, sp, #0
 8006122:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	689b      	ldr	r3, [r3, #8]
 8006128:	f003 031f 	and.w	r3, r3, #31
}
 800612c:	4618      	mov	r0, r3
 800612e:	370c      	adds	r7, #12
 8006130:	46bd      	mov	sp, r7
 8006132:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006136:	4770      	bx	lr

08006138 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8006138:	b480      	push	{r7}
 800613a:	b083      	sub	sp, #12
 800613c:	af00      	add	r7, sp, #0
 800613e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	689b      	ldr	r3, [r3, #8]
 8006144:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 8006148:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800614c:	687a      	ldr	r2, [r7, #4]
 800614e:	6093      	str	r3, [r2, #8]
}
 8006150:	bf00      	nop
 8006152:	370c      	adds	r7, #12
 8006154:	46bd      	mov	sp, r7
 8006156:	f85d 7b04 	ldr.w	r7, [sp], #4
 800615a:	4770      	bx	lr

0800615c <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 800615c:	b480      	push	{r7}
 800615e:	b083      	sub	sp, #12
 8006160:	af00      	add	r7, sp, #0
 8006162:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	689b      	ldr	r3, [r3, #8]
 8006168:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800616c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8006170:	d101      	bne.n	8006176 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8006172:	2301      	movs	r3, #1
 8006174:	e000      	b.n	8006178 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8006176:	2300      	movs	r3, #0
}
 8006178:	4618      	mov	r0, r3
 800617a:	370c      	adds	r7, #12
 800617c:	46bd      	mov	sp, r7
 800617e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006182:	4770      	bx	lr

08006184 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8006184:	b480      	push	{r7}
 8006186:	b083      	sub	sp, #12
 8006188:	af00      	add	r7, sp, #0
 800618a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	689b      	ldr	r3, [r3, #8]
 8006190:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 8006194:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8006198:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 800619c:	687b      	ldr	r3, [r7, #4]
 800619e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 80061a0:	bf00      	nop
 80061a2:	370c      	adds	r7, #12
 80061a4:	46bd      	mov	sp, r7
 80061a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061aa:	4770      	bx	lr

080061ac <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 80061ac:	b480      	push	{r7}
 80061ae:	b083      	sub	sp, #12
 80061b0:	af00      	add	r7, sp, #0
 80061b2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	689b      	ldr	r3, [r3, #8]
 80061b8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80061bc:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80061c0:	d101      	bne.n	80061c6 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 80061c2:	2301      	movs	r3, #1
 80061c4:	e000      	b.n	80061c8 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 80061c6:	2300      	movs	r3, #0
}
 80061c8:	4618      	mov	r0, r3
 80061ca:	370c      	adds	r7, #12
 80061cc:	46bd      	mov	sp, r7
 80061ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061d2:	4770      	bx	lr

080061d4 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 80061d4:	b480      	push	{r7}
 80061d6:	b083      	sub	sp, #12
 80061d8:	af00      	add	r7, sp, #0
 80061da:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	689b      	ldr	r3, [r3, #8]
 80061e0:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80061e4:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80061e8:	f043 0201 	orr.w	r2, r3, #1
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 80061f0:	bf00      	nop
 80061f2:	370c      	adds	r7, #12
 80061f4:	46bd      	mov	sp, r7
 80061f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061fa:	4770      	bx	lr

080061fc <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 80061fc:	b480      	push	{r7}
 80061fe:	b083      	sub	sp, #12
 8006200:	af00      	add	r7, sp, #0
 8006202:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8006204:	687b      	ldr	r3, [r7, #4]
 8006206:	689b      	ldr	r3, [r3, #8]
 8006208:	f003 0301 	and.w	r3, r3, #1
 800620c:	2b01      	cmp	r3, #1
 800620e:	d101      	bne.n	8006214 <LL_ADC_IsEnabled+0x18>
 8006210:	2301      	movs	r3, #1
 8006212:	e000      	b.n	8006216 <LL_ADC_IsEnabled+0x1a>
 8006214:	2300      	movs	r3, #0
}
 8006216:	4618      	mov	r0, r3
 8006218:	370c      	adds	r7, #12
 800621a:	46bd      	mov	sp, r7
 800621c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006220:	4770      	bx	lr

08006222 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8006222:	b480      	push	{r7}
 8006224:	b083      	sub	sp, #12
 8006226:	af00      	add	r7, sp, #0
 8006228:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800622a:	687b      	ldr	r3, [r7, #4]
 800622c:	689b      	ldr	r3, [r3, #8]
 800622e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8006232:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8006236:	f043 0204 	orr.w	r2, r3, #4
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 800623e:	bf00      	nop
 8006240:	370c      	adds	r7, #12
 8006242:	46bd      	mov	sp, r7
 8006244:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006248:	4770      	bx	lr

0800624a <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 800624a:	b480      	push	{r7}
 800624c:	b083      	sub	sp, #12
 800624e:	af00      	add	r7, sp, #0
 8006250:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8006252:	687b      	ldr	r3, [r7, #4]
 8006254:	689b      	ldr	r3, [r3, #8]
 8006256:	f003 0304 	and.w	r3, r3, #4
 800625a:	2b04      	cmp	r3, #4
 800625c:	d101      	bne.n	8006262 <LL_ADC_REG_IsConversionOngoing+0x18>
 800625e:	2301      	movs	r3, #1
 8006260:	e000      	b.n	8006264 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8006262:	2300      	movs	r3, #0
}
 8006264:	4618      	mov	r0, r3
 8006266:	370c      	adds	r7, #12
 8006268:	46bd      	mov	sp, r7
 800626a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800626e:	4770      	bx	lr

08006270 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8006270:	b480      	push	{r7}
 8006272:	b083      	sub	sp, #12
 8006274:	af00      	add	r7, sp, #0
 8006276:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	689b      	ldr	r3, [r3, #8]
 800627c:	f003 0308 	and.w	r3, r3, #8
 8006280:	2b08      	cmp	r3, #8
 8006282:	d101      	bne.n	8006288 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8006284:	2301      	movs	r3, #1
 8006286:	e000      	b.n	800628a <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8006288:	2300      	movs	r3, #0
}
 800628a:	4618      	mov	r0, r3
 800628c:	370c      	adds	r7, #12
 800628e:	46bd      	mov	sp, r7
 8006290:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006294:	4770      	bx	lr
	...

08006298 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8006298:	b590      	push	{r4, r7, lr}
 800629a:	b089      	sub	sp, #36	; 0x24
 800629c:	af00      	add	r7, sp, #0
 800629e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80062a0:	2300      	movs	r3, #0
 80062a2:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 80062a4:	2300      	movs	r3, #0
 80062a6:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	2b00      	cmp	r3, #0
 80062ac:	d101      	bne.n	80062b2 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 80062ae:	2301      	movs	r3, #1
 80062b0:	e177      	b.n	80065a2 <HAL_ADC_Init+0x30a>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80062b2:	687b      	ldr	r3, [r7, #4]
 80062b4:	695b      	ldr	r3, [r3, #20]
 80062b6:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80062bc:	2b00      	cmp	r3, #0
 80062be:	d109      	bne.n	80062d4 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80062c0:	6878      	ldr	r0, [r7, #4]
 80062c2:	f7fa ffcf 	bl	8001264 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80062c6:	687b      	ldr	r3, [r7, #4]
 80062c8:	2200      	movs	r2, #0
 80062ca:	661a      	str	r2, [r3, #96]	; 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 80062cc:	687b      	ldr	r3, [r7, #4]
 80062ce:	2200      	movs	r2, #0
 80062d0:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	681b      	ldr	r3, [r3, #0]
 80062d8:	4618      	mov	r0, r3
 80062da:	f7ff ff3f 	bl	800615c <LL_ADC_IsDeepPowerDownEnabled>
 80062de:	4603      	mov	r3, r0
 80062e0:	2b00      	cmp	r3, #0
 80062e2:	d004      	beq.n	80062ee <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	681b      	ldr	r3, [r3, #0]
 80062e8:	4618      	mov	r0, r3
 80062ea:	f7ff ff25 	bl	8006138 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80062ee:	687b      	ldr	r3, [r7, #4]
 80062f0:	681b      	ldr	r3, [r3, #0]
 80062f2:	4618      	mov	r0, r3
 80062f4:	f7ff ff5a 	bl	80061ac <LL_ADC_IsInternalRegulatorEnabled>
 80062f8:	4603      	mov	r3, r0
 80062fa:	2b00      	cmp	r3, #0
 80062fc:	d115      	bne.n	800632a <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 80062fe:	687b      	ldr	r3, [r7, #4]
 8006300:	681b      	ldr	r3, [r3, #0]
 8006302:	4618      	mov	r0, r3
 8006304:	f7ff ff3e 	bl	8006184 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8006308:	4b9c      	ldr	r3, [pc, #624]	; (800657c <HAL_ADC_Init+0x2e4>)
 800630a:	681b      	ldr	r3, [r3, #0]
 800630c:	099b      	lsrs	r3, r3, #6
 800630e:	4a9c      	ldr	r2, [pc, #624]	; (8006580 <HAL_ADC_Init+0x2e8>)
 8006310:	fba2 2303 	umull	r2, r3, r2, r3
 8006314:	099b      	lsrs	r3, r3, #6
 8006316:	3301      	adds	r3, #1
 8006318:	005b      	lsls	r3, r3, #1
 800631a:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 800631c:	e002      	b.n	8006324 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 800631e:	68bb      	ldr	r3, [r7, #8]
 8006320:	3b01      	subs	r3, #1
 8006322:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8006324:	68bb      	ldr	r3, [r7, #8]
 8006326:	2b00      	cmp	r3, #0
 8006328:	d1f9      	bne.n	800631e <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800632a:	687b      	ldr	r3, [r7, #4]
 800632c:	681b      	ldr	r3, [r3, #0]
 800632e:	4618      	mov	r0, r3
 8006330:	f7ff ff3c 	bl	80061ac <LL_ADC_IsInternalRegulatorEnabled>
 8006334:	4603      	mov	r3, r0
 8006336:	2b00      	cmp	r3, #0
 8006338:	d10d      	bne.n	8006356 <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800633e:	f043 0210 	orr.w	r2, r3, #16
 8006342:	687b      	ldr	r3, [r7, #4]
 8006344:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8006346:	687b      	ldr	r3, [r7, #4]
 8006348:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800634a:	f043 0201 	orr.w	r2, r3, #1
 800634e:	687b      	ldr	r3, [r7, #4]
 8006350:	661a      	str	r2, [r3, #96]	; 0x60

    tmp_hal_status = HAL_ERROR;
 8006352:	2301      	movs	r3, #1
 8006354:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8006356:	687b      	ldr	r3, [r7, #4]
 8006358:	681b      	ldr	r3, [r3, #0]
 800635a:	4618      	mov	r0, r3
 800635c:	f7ff ff75 	bl	800624a <LL_ADC_REG_IsConversionOngoing>
 8006360:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8006362:	687b      	ldr	r3, [r7, #4]
 8006364:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006366:	f003 0310 	and.w	r3, r3, #16
 800636a:	2b00      	cmp	r3, #0
 800636c:	f040 8110 	bne.w	8006590 <HAL_ADC_Init+0x2f8>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8006370:	697b      	ldr	r3, [r7, #20]
 8006372:	2b00      	cmp	r3, #0
 8006374:	f040 810c 	bne.w	8006590 <HAL_ADC_Init+0x2f8>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800637c:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8006380:	f043 0202 	orr.w	r2, r3, #2
 8006384:	687b      	ldr	r3, [r7, #4]
 8006386:	65da      	str	r2, [r3, #92]	; 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	681b      	ldr	r3, [r3, #0]
 800638c:	4618      	mov	r0, r3
 800638e:	f7ff ff35 	bl	80061fc <LL_ADC_IsEnabled>
 8006392:	4603      	mov	r3, r0
 8006394:	2b00      	cmp	r3, #0
 8006396:	d111      	bne.n	80063bc <HAL_ADC_Init+0x124>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8006398:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 800639c:	f7ff ff2e 	bl	80061fc <LL_ADC_IsEnabled>
 80063a0:	4604      	mov	r4, r0
 80063a2:	4878      	ldr	r0, [pc, #480]	; (8006584 <HAL_ADC_Init+0x2ec>)
 80063a4:	f7ff ff2a 	bl	80061fc <LL_ADC_IsEnabled>
 80063a8:	4603      	mov	r3, r0
 80063aa:	4323      	orrs	r3, r4
 80063ac:	2b00      	cmp	r3, #0
 80063ae:	d105      	bne.n	80063bc <HAL_ADC_Init+0x124>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	685b      	ldr	r3, [r3, #4]
 80063b4:	4619      	mov	r1, r3
 80063b6:	4874      	ldr	r0, [pc, #464]	; (8006588 <HAL_ADC_Init+0x2f0>)
 80063b8:	f7ff fd50 	bl	8005e5c <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	7f5b      	ldrb	r3, [r3, #29]
 80063c0:	035a      	lsls	r2, r3, #13
                hadc->Init.Overrun                                                     |
 80063c2:	687b      	ldr	r3, [r7, #4]
 80063c4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80063c6:	431a      	orrs	r2, r3
                hadc->Init.DataAlign                                                   |
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	68db      	ldr	r3, [r3, #12]
                hadc->Init.Overrun                                                     |
 80063cc:	431a      	orrs	r2, r3
                hadc->Init.Resolution                                                  |
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	689b      	ldr	r3, [r3, #8]
                hadc->Init.DataAlign                                                   |
 80063d2:	431a      	orrs	r2, r3
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80063da:	041b      	lsls	r3, r3, #16
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80063dc:	4313      	orrs	r3, r2
 80063de:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80063e0:	687b      	ldr	r3, [r7, #4]
 80063e2:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80063e6:	2b01      	cmp	r3, #1
 80063e8:	d106      	bne.n	80063f8 <HAL_ADC_Init+0x160>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 80063ea:	687b      	ldr	r3, [r7, #4]
 80063ec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80063ee:	3b01      	subs	r3, #1
 80063f0:	045b      	lsls	r3, r3, #17
 80063f2:	69ba      	ldr	r2, [r7, #24]
 80063f4:	4313      	orrs	r3, r2
 80063f6:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80063f8:	687b      	ldr	r3, [r7, #4]
 80063fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80063fc:	2b00      	cmp	r3, #0
 80063fe:	d009      	beq.n	8006414 <HAL_ADC_Init+0x17c>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8006400:	687b      	ldr	r3, [r7, #4]
 8006402:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006404:	f403 7278 	and.w	r2, r3, #992	; 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800640c:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800640e:	69ba      	ldr	r2, [r7, #24]
 8006410:	4313      	orrs	r3, r2
 8006412:	61bb      	str	r3, [r7, #24]
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8006414:	687b      	ldr	r3, [r7, #4]
 8006416:	681b      	ldr	r3, [r3, #0]
 8006418:	68da      	ldr	r2, [r3, #12]
 800641a:	4b5c      	ldr	r3, [pc, #368]	; (800658c <HAL_ADC_Init+0x2f4>)
 800641c:	4013      	ands	r3, r2
 800641e:	687a      	ldr	r2, [r7, #4]
 8006420:	6812      	ldr	r2, [r2, #0]
 8006422:	69b9      	ldr	r1, [r7, #24]
 8006424:	430b      	orrs	r3, r1
 8006426:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	681b      	ldr	r3, [r3, #0]
 800642c:	691b      	ldr	r3, [r3, #16]
 800642e:	f023 6140 	bic.w	r1, r3, #201326592	; 0xc000000
 8006432:	687b      	ldr	r3, [r7, #4]
 8006434:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006436:	687b      	ldr	r3, [r7, #4]
 8006438:	681b      	ldr	r3, [r3, #0]
 800643a:	430a      	orrs	r2, r1
 800643c:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	681b      	ldr	r3, [r3, #0]
 8006442:	4618      	mov	r0, r3
 8006444:	f7ff ff01 	bl	800624a <LL_ADC_REG_IsConversionOngoing>
 8006448:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	681b      	ldr	r3, [r3, #0]
 800644e:	4618      	mov	r0, r3
 8006450:	f7ff ff0e 	bl	8006270 <LL_ADC_INJ_IsConversionOngoing>
 8006454:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8006456:	693b      	ldr	r3, [r7, #16]
 8006458:	2b00      	cmp	r3, #0
 800645a:	d16d      	bne.n	8006538 <HAL_ADC_Init+0x2a0>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800645c:	68fb      	ldr	r3, [r7, #12]
 800645e:	2b00      	cmp	r3, #0
 8006460:	d16a      	bne.n	8006538 <HAL_ADC_Init+0x2a0>
       )
    {
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	7f1b      	ldrb	r3, [r3, #28]
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8006466:	039a      	lsls	r2, r3, #14
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800646e:	005b      	lsls	r3, r3, #1
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8006470:	4313      	orrs	r3, r2
 8006472:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8006474:	687b      	ldr	r3, [r7, #4]
 8006476:	681b      	ldr	r3, [r3, #0]
 8006478:	68db      	ldr	r3, [r3, #12]
 800647a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800647e:	f023 0302 	bic.w	r3, r3, #2
 8006482:	687a      	ldr	r2, [r7, #4]
 8006484:	6812      	ldr	r2, [r2, #0]
 8006486:	69b9      	ldr	r1, [r7, #24]
 8006488:	430b      	orrs	r3, r1
 800648a:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 800648c:	687b      	ldr	r3, [r7, #4]
 800648e:	691b      	ldr	r3, [r3, #16]
 8006490:	2b00      	cmp	r3, #0
 8006492:	d017      	beq.n	80064c4 <HAL_ADC_Init+0x22c>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8006494:	687b      	ldr	r3, [r7, #4]
 8006496:	681b      	ldr	r3, [r3, #0]
 8006498:	691a      	ldr	r2, [r3, #16]
 800649a:	687b      	ldr	r3, [r7, #4]
 800649c:	681b      	ldr	r3, [r3, #0]
 800649e:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 80064a2:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 80064a4:	687b      	ldr	r3, [r7, #4]
 80064a6:	681b      	ldr	r3, [r3, #0]
 80064a8:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 80064ac:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 80064b0:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80064b4:	687a      	ldr	r2, [r7, #4]
 80064b6:	6911      	ldr	r1, [r2, #16]
 80064b8:	687a      	ldr	r2, [r7, #4]
 80064ba:	6812      	ldr	r2, [r2, #0]
 80064bc:	430b      	orrs	r3, r1
 80064be:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
 80064c2:	e013      	b.n	80064ec <HAL_ADC_Init+0x254>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 80064c4:	687b      	ldr	r3, [r7, #4]
 80064c6:	681b      	ldr	r3, [r3, #0]
 80064c8:	691a      	ldr	r2, [r3, #16]
 80064ca:	687b      	ldr	r3, [r7, #4]
 80064cc:	681b      	ldr	r3, [r3, #0]
 80064ce:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80064d2:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	681b      	ldr	r3, [r3, #0]
 80064d8:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 80064dc:	687a      	ldr	r2, [r7, #4]
 80064de:	6812      	ldr	r2, [r2, #0]
 80064e0:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 80064e4:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80064e8:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80064f2:	2b01      	cmp	r3, #1
 80064f4:	d118      	bne.n	8006528 <HAL_ADC_Init+0x290>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 80064f6:	687b      	ldr	r3, [r7, #4]
 80064f8:	681b      	ldr	r3, [r3, #0]
 80064fa:	691b      	ldr	r3, [r3, #16]
 80064fc:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8006500:	f023 0304 	bic.w	r3, r3, #4
 8006504:	687a      	ldr	r2, [r7, #4]
 8006506:	6c51      	ldr	r1, [r2, #68]	; 0x44
 8006508:	687a      	ldr	r2, [r7, #4]
 800650a:	6c92      	ldr	r2, [r2, #72]	; 0x48
 800650c:	4311      	orrs	r1, r2
 800650e:	687a      	ldr	r2, [r7, #4]
 8006510:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 8006512:	4311      	orrs	r1, r2
 8006514:	687a      	ldr	r2, [r7, #4]
 8006516:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8006518:	430a      	orrs	r2, r1
 800651a:	431a      	orrs	r2, r3
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	681b      	ldr	r3, [r3, #0]
 8006520:	f042 0201 	orr.w	r2, r2, #1
 8006524:	611a      	str	r2, [r3, #16]
 8006526:	e007      	b.n	8006538 <HAL_ADC_Init+0x2a0>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	681b      	ldr	r3, [r3, #0]
 800652c:	691a      	ldr	r2, [r3, #16]
 800652e:	687b      	ldr	r3, [r7, #4]
 8006530:	681b      	ldr	r3, [r3, #0]
 8006532:	f022 0201 	bic.w	r2, r2, #1
 8006536:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	695b      	ldr	r3, [r3, #20]
 800653c:	2b01      	cmp	r3, #1
 800653e:	d10c      	bne.n	800655a <HAL_ADC_Init+0x2c2>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	681b      	ldr	r3, [r3, #0]
 8006544:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006546:	f023 010f 	bic.w	r1, r3, #15
 800654a:	687b      	ldr	r3, [r7, #4]
 800654c:	6a1b      	ldr	r3, [r3, #32]
 800654e:	1e5a      	subs	r2, r3, #1
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	681b      	ldr	r3, [r3, #0]
 8006554:	430a      	orrs	r2, r1
 8006556:	631a      	str	r2, [r3, #48]	; 0x30
 8006558:	e007      	b.n	800656a <HAL_ADC_Init+0x2d2>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	681b      	ldr	r3, [r3, #0]
 800655e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	681b      	ldr	r3, [r3, #0]
 8006564:	f022 020f 	bic.w	r2, r2, #15
 8006568:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 800656a:	687b      	ldr	r3, [r7, #4]
 800656c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800656e:	f023 0303 	bic.w	r3, r3, #3
 8006572:	f043 0201 	orr.w	r2, r3, #1
 8006576:	687b      	ldr	r3, [r7, #4]
 8006578:	65da      	str	r2, [r3, #92]	; 0x5c
 800657a:	e011      	b.n	80065a0 <HAL_ADC_Init+0x308>
 800657c:	20000000 	.word	0x20000000
 8006580:	053e2d63 	.word	0x053e2d63
 8006584:	50000100 	.word	0x50000100
 8006588:	50000300 	.word	0x50000300
 800658c:	fff04007 	.word	0xfff04007
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006594:	f043 0210 	orr.w	r2, r3, #16
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 800659c:	2301      	movs	r3, #1
 800659e:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 80065a0:	7ffb      	ldrb	r3, [r7, #31]
}
 80065a2:	4618      	mov	r0, r3
 80065a4:	3724      	adds	r7, #36	; 0x24
 80065a6:	46bd      	mov	sp, r7
 80065a8:	bd90      	pop	{r4, r7, pc}
 80065aa:	bf00      	nop

080065ac <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 80065ac:	b580      	push	{r7, lr}
 80065ae:	b086      	sub	sp, #24
 80065b0:	af00      	add	r7, sp, #0
 80065b2:	60f8      	str	r0, [r7, #12]
 80065b4:	60b9      	str	r1, [r7, #8]
 80065b6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80065b8:	4851      	ldr	r0, [pc, #324]	; (8006700 <HAL_ADC_Start_DMA+0x154>)
 80065ba:	f7ff fdaf 	bl	800611c <LL_ADC_GetMultimode>
 80065be:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80065c0:	68fb      	ldr	r3, [r7, #12]
 80065c2:	681b      	ldr	r3, [r3, #0]
 80065c4:	4618      	mov	r0, r3
 80065c6:	f7ff fe40 	bl	800624a <LL_ADC_REG_IsConversionOngoing>
 80065ca:	4603      	mov	r3, r0
 80065cc:	2b00      	cmp	r3, #0
 80065ce:	f040 808f 	bne.w	80066f0 <HAL_ADC_Start_DMA+0x144>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 80065d2:	68fb      	ldr	r3, [r7, #12]
 80065d4:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 80065d8:	2b01      	cmp	r3, #1
 80065da:	d101      	bne.n	80065e0 <HAL_ADC_Start_DMA+0x34>
 80065dc:	2302      	movs	r3, #2
 80065de:	e08a      	b.n	80066f6 <HAL_ADC_Start_DMA+0x14a>
 80065e0:	68fb      	ldr	r3, [r7, #12]
 80065e2:	2201      	movs	r2, #1
 80065e4:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

#if defined(ADC_MULTIMODE_SUPPORT)
    /* Ensure that multimode regular conversions are not enabled.   */
    /* Otherwise, dedicated API HAL_ADCEx_MultiModeStart_DMA() must be used.  */
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80065e8:	693b      	ldr	r3, [r7, #16]
 80065ea:	2b00      	cmp	r3, #0
 80065ec:	d005      	beq.n	80065fa <HAL_ADC_Start_DMA+0x4e>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 80065ee:	693b      	ldr	r3, [r7, #16]
 80065f0:	2b05      	cmp	r3, #5
 80065f2:	d002      	beq.n	80065fa <HAL_ADC_Start_DMA+0x4e>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 80065f4:	693b      	ldr	r3, [r7, #16]
 80065f6:	2b09      	cmp	r3, #9
 80065f8:	d173      	bne.n	80066e2 <HAL_ADC_Start_DMA+0x136>
       )
#endif
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 80065fa:	68f8      	ldr	r0, [r7, #12]
 80065fc:	f000 fc98 	bl	8006f30 <ADC_Enable>
 8006600:	4603      	mov	r3, r0
 8006602:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 8006604:	7dfb      	ldrb	r3, [r7, #23]
 8006606:	2b00      	cmp	r3, #0
 8006608:	d166      	bne.n	80066d8 <HAL_ADC_Start_DMA+0x12c>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 800660a:	68fb      	ldr	r3, [r7, #12]
 800660c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800660e:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8006612:	f023 0301 	bic.w	r3, r3, #1
 8006616:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800661a:	68fb      	ldr	r3, [r7, #12]
 800661c:	65da      	str	r2, [r3, #92]	; 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
        /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
          - if ADC instance is master or if multimode feature is not available
          - if multimode setting is disabled (ADC instance slave in independent mode) */
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800661e:	68fb      	ldr	r3, [r7, #12]
 8006620:	681b      	ldr	r3, [r3, #0]
 8006622:	4a38      	ldr	r2, [pc, #224]	; (8006704 <HAL_ADC_Start_DMA+0x158>)
 8006624:	4293      	cmp	r3, r2
 8006626:	d002      	beq.n	800662e <HAL_ADC_Start_DMA+0x82>
 8006628:	68fb      	ldr	r3, [r7, #12]
 800662a:	681b      	ldr	r3, [r3, #0]
 800662c:	e001      	b.n	8006632 <HAL_ADC_Start_DMA+0x86>
 800662e:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8006632:	68fa      	ldr	r2, [r7, #12]
 8006634:	6812      	ldr	r2, [r2, #0]
 8006636:	4293      	cmp	r3, r2
 8006638:	d002      	beq.n	8006640 <HAL_ADC_Start_DMA+0x94>
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800663a:	693b      	ldr	r3, [r7, #16]
 800663c:	2b00      	cmp	r3, #0
 800663e:	d105      	bne.n	800664c <HAL_ADC_Start_DMA+0xa0>
           )
        {
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8006640:	68fb      	ldr	r3, [r7, #12]
 8006642:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006644:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8006648:	68fb      	ldr	r3, [r7, #12]
 800664a:	65da      	str	r2, [r3, #92]	; 0x5c
        }
#endif

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 800664c:	68fb      	ldr	r3, [r7, #12]
 800664e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006650:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8006654:	2b00      	cmp	r3, #0
 8006656:	d006      	beq.n	8006666 <HAL_ADC_Start_DMA+0xba>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8006658:	68fb      	ldr	r3, [r7, #12]
 800665a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800665c:	f023 0206 	bic.w	r2, r3, #6
 8006660:	68fb      	ldr	r3, [r7, #12]
 8006662:	661a      	str	r2, [r3, #96]	; 0x60
 8006664:	e002      	b.n	800666c <HAL_ADC_Start_DMA+0xc0>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 8006666:	68fb      	ldr	r3, [r7, #12]
 8006668:	2200      	movs	r2, #0
 800666a:	661a      	str	r2, [r3, #96]	; 0x60
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800666c:	68fb      	ldr	r3, [r7, #12]
 800666e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006670:	4a25      	ldr	r2, [pc, #148]	; (8006708 <HAL_ADC_Start_DMA+0x15c>)
 8006672:	62da      	str	r2, [r3, #44]	; 0x2c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8006674:	68fb      	ldr	r3, [r7, #12]
 8006676:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006678:	4a24      	ldr	r2, [pc, #144]	; (800670c <HAL_ADC_Start_DMA+0x160>)
 800667a:	631a      	str	r2, [r3, #48]	; 0x30

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 800667c:	68fb      	ldr	r3, [r7, #12]
 800667e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006680:	4a23      	ldr	r2, [pc, #140]	; (8006710 <HAL_ADC_Start_DMA+0x164>)
 8006682:	635a      	str	r2, [r3, #52]	; 0x34
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8006684:	68fb      	ldr	r3, [r7, #12]
 8006686:	681b      	ldr	r3, [r3, #0]
 8006688:	221c      	movs	r2, #28
 800668a:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 800668c:	68fb      	ldr	r3, [r7, #12]
 800668e:	2200      	movs	r2, #0
 8006690:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8006694:	68fb      	ldr	r3, [r7, #12]
 8006696:	681b      	ldr	r3, [r3, #0]
 8006698:	685a      	ldr	r2, [r3, #4]
 800669a:	68fb      	ldr	r3, [r7, #12]
 800669c:	681b      	ldr	r3, [r3, #0]
 800669e:	f042 0210 	orr.w	r2, r2, #16
 80066a2:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 80066a4:	68fb      	ldr	r3, [r7, #12]
 80066a6:	681b      	ldr	r3, [r3, #0]
 80066a8:	68da      	ldr	r2, [r3, #12]
 80066aa:	68fb      	ldr	r3, [r7, #12]
 80066ac:	681b      	ldr	r3, [r3, #0]
 80066ae:	f042 0201 	orr.w	r2, r2, #1
 80066b2:	60da      	str	r2, [r3, #12]

        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80066b4:	68fb      	ldr	r3, [r7, #12]
 80066b6:	6d58      	ldr	r0, [r3, #84]	; 0x54
 80066b8:	68fb      	ldr	r3, [r7, #12]
 80066ba:	681b      	ldr	r3, [r3, #0]
 80066bc:	3340      	adds	r3, #64	; 0x40
 80066be:	4619      	mov	r1, r3
 80066c0:	68ba      	ldr	r2, [r7, #8]
 80066c2:	687b      	ldr	r3, [r7, #4]
 80066c4:	f000 ffac 	bl	8007620 <HAL_DMA_Start_IT>
 80066c8:	4603      	mov	r3, r0
 80066ca:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 80066cc:	68fb      	ldr	r3, [r7, #12]
 80066ce:	681b      	ldr	r3, [r3, #0]
 80066d0:	4618      	mov	r0, r3
 80066d2:	f7ff fda6 	bl	8006222 <LL_ADC_REG_StartConversion>
      if (tmp_hal_status == HAL_OK)
 80066d6:	e00d      	b.n	80066f4 <HAL_ADC_Start_DMA+0x148>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 80066d8:	68fb      	ldr	r3, [r7, #12]
 80066da:	2200      	movs	r2, #0
 80066dc:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
      if (tmp_hal_status == HAL_OK)
 80066e0:	e008      	b.n	80066f4 <HAL_ADC_Start_DMA+0x148>

    }
#if defined(ADC_MULTIMODE_SUPPORT)
    else
    {
      tmp_hal_status = HAL_ERROR;
 80066e2:	2301      	movs	r3, #1
 80066e4:	75fb      	strb	r3, [r7, #23]
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 80066e6:	68fb      	ldr	r3, [r7, #12]
 80066e8:	2200      	movs	r2, #0
 80066ea:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
 80066ee:	e001      	b.n	80066f4 <HAL_ADC_Start_DMA+0x148>
    }
#endif
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 80066f0:	2302      	movs	r3, #2
 80066f2:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 80066f4:	7dfb      	ldrb	r3, [r7, #23]
}
 80066f6:	4618      	mov	r0, r3
 80066f8:	3718      	adds	r7, #24
 80066fa:	46bd      	mov	sp, r7
 80066fc:	bd80      	pop	{r7, pc}
 80066fe:	bf00      	nop
 8006700:	50000300 	.word	0x50000300
 8006704:	50000100 	.word	0x50000100
 8006708:	08006ff5 	.word	0x08006ff5
 800670c:	080070cd 	.word	0x080070cd
 8006710:	080070e9 	.word	0x080070e9

08006714 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8006714:	b480      	push	{r7}
 8006716:	b083      	sub	sp, #12
 8006718:	af00      	add	r7, sp, #0
 800671a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 800671c:	bf00      	nop
 800671e:	370c      	adds	r7, #12
 8006720:	46bd      	mov	sp, r7
 8006722:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006726:	4770      	bx	lr

08006728 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8006728:	b480      	push	{r7}
 800672a:	b083      	sub	sp, #12
 800672c:	af00      	add	r7, sp, #0
 800672e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8006730:	bf00      	nop
 8006732:	370c      	adds	r7, #12
 8006734:	46bd      	mov	sp, r7
 8006736:	f85d 7b04 	ldr.w	r7, [sp], #4
 800673a:	4770      	bx	lr

0800673c <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 800673c:	b480      	push	{r7}
 800673e:	b083      	sub	sp, #12
 8006740:	af00      	add	r7, sp, #0
 8006742:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8006744:	bf00      	nop
 8006746:	370c      	adds	r7, #12
 8006748:	46bd      	mov	sp, r7
 800674a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800674e:	4770      	bx	lr

08006750 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8006750:	b580      	push	{r7, lr}
 8006752:	b0b6      	sub	sp, #216	; 0xd8
 8006754:	af00      	add	r7, sp, #0
 8006756:	6078      	str	r0, [r7, #4]
 8006758:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800675a:	2300      	movs	r3, #0
 800675c:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8006760:	2300      	movs	r3, #0
 8006762:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8006764:	687b      	ldr	r3, [r7, #4]
 8006766:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 800676a:	2b01      	cmp	r3, #1
 800676c:	d101      	bne.n	8006772 <HAL_ADC_ConfigChannel+0x22>
 800676e:	2302      	movs	r3, #2
 8006770:	e3c8      	b.n	8006f04 <HAL_ADC_ConfigChannel+0x7b4>
 8006772:	687b      	ldr	r3, [r7, #4]
 8006774:	2201      	movs	r2, #1
 8006776:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800677a:	687b      	ldr	r3, [r7, #4]
 800677c:	681b      	ldr	r3, [r3, #0]
 800677e:	4618      	mov	r0, r3
 8006780:	f7ff fd63 	bl	800624a <LL_ADC_REG_IsConversionOngoing>
 8006784:	4603      	mov	r3, r0
 8006786:	2b00      	cmp	r3, #0
 8006788:	f040 83ad 	bne.w	8006ee6 <HAL_ADC_ConfigChannel+0x796>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 800678c:	687b      	ldr	r3, [r7, #4]
 800678e:	6818      	ldr	r0, [r3, #0]
 8006790:	683b      	ldr	r3, [r7, #0]
 8006792:	6859      	ldr	r1, [r3, #4]
 8006794:	683b      	ldr	r3, [r7, #0]
 8006796:	681b      	ldr	r3, [r3, #0]
 8006798:	461a      	mov	r2, r3
 800679a:	f7ff fc44 	bl	8006026 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	681b      	ldr	r3, [r3, #0]
 80067a2:	4618      	mov	r0, r3
 80067a4:	f7ff fd51 	bl	800624a <LL_ADC_REG_IsConversionOngoing>
 80067a8:	f8c7 00d0 	str.w	r0, [r7, #208]	; 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80067ac:	687b      	ldr	r3, [r7, #4]
 80067ae:	681b      	ldr	r3, [r3, #0]
 80067b0:	4618      	mov	r0, r3
 80067b2:	f7ff fd5d 	bl	8006270 <LL_ADC_INJ_IsConversionOngoing>
 80067b6:	f8c7 00cc 	str.w	r0, [r7, #204]	; 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80067ba:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 80067be:	2b00      	cmp	r3, #0
 80067c0:	f040 81d9 	bne.w	8006b76 <HAL_ADC_ConfigChannel+0x426>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80067c4:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 80067c8:	2b00      	cmp	r3, #0
 80067ca:	f040 81d4 	bne.w	8006b76 <HAL_ADC_ConfigChannel+0x426>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (sConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 80067ce:	683b      	ldr	r3, [r7, #0]
 80067d0:	689b      	ldr	r3, [r3, #8]
 80067d2:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80067d6:	d10f      	bne.n	80067f8 <HAL_ADC_ConfigChannel+0xa8>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	6818      	ldr	r0, [r3, #0]
 80067dc:	683b      	ldr	r3, [r7, #0]
 80067de:	681b      	ldr	r3, [r3, #0]
 80067e0:	2200      	movs	r2, #0
 80067e2:	4619      	mov	r1, r3
 80067e4:	f7ff fc4b 	bl	800607e <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 80067e8:	687b      	ldr	r3, [r7, #4]
 80067ea:	681b      	ldr	r3, [r3, #0]
 80067ec:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 80067f0:	4618      	mov	r0, r3
 80067f2:	f7ff fbf2 	bl	8005fda <LL_ADC_SetSamplingTimeCommonConfig>
 80067f6:	e00e      	b.n	8006816 <HAL_ADC_ConfigChannel+0xc6>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 80067f8:	687b      	ldr	r3, [r7, #4]
 80067fa:	6818      	ldr	r0, [r3, #0]
 80067fc:	683b      	ldr	r3, [r7, #0]
 80067fe:	6819      	ldr	r1, [r3, #0]
 8006800:	683b      	ldr	r3, [r7, #0]
 8006802:	689b      	ldr	r3, [r3, #8]
 8006804:	461a      	mov	r2, r3
 8006806:	f7ff fc3a 	bl	800607e <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 800680a:	687b      	ldr	r3, [r7, #4]
 800680c:	681b      	ldr	r3, [r3, #0]
 800680e:	2100      	movs	r1, #0
 8006810:	4618      	mov	r0, r3
 8006812:	f7ff fbe2 	bl	8005fda <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8006816:	683b      	ldr	r3, [r7, #0]
 8006818:	695a      	ldr	r2, [r3, #20]
 800681a:	687b      	ldr	r3, [r7, #4]
 800681c:	681b      	ldr	r3, [r3, #0]
 800681e:	68db      	ldr	r3, [r3, #12]
 8006820:	08db      	lsrs	r3, r3, #3
 8006822:	f003 0303 	and.w	r3, r3, #3
 8006826:	005b      	lsls	r3, r3, #1
 8006828:	fa02 f303 	lsl.w	r3, r2, r3
 800682c:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8006830:	683b      	ldr	r3, [r7, #0]
 8006832:	691b      	ldr	r3, [r3, #16]
 8006834:	2b04      	cmp	r3, #4
 8006836:	d022      	beq.n	800687e <HAL_ADC_ConfigChannel+0x12e>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 8006838:	687b      	ldr	r3, [r7, #4]
 800683a:	6818      	ldr	r0, [r3, #0]
 800683c:	683b      	ldr	r3, [r7, #0]
 800683e:	6919      	ldr	r1, [r3, #16]
 8006840:	683b      	ldr	r3, [r7, #0]
 8006842:	681a      	ldr	r2, [r3, #0]
 8006844:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8006848:	f7ff fb3c 	bl	8005ec4 <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(sConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, sConfig->OffsetNumber, sConfig->OffsetSign);
 800684c:	687b      	ldr	r3, [r7, #4]
 800684e:	6818      	ldr	r0, [r3, #0]
 8006850:	683b      	ldr	r3, [r7, #0]
 8006852:	6919      	ldr	r1, [r3, #16]
 8006854:	683b      	ldr	r3, [r7, #0]
 8006856:	699b      	ldr	r3, [r3, #24]
 8006858:	461a      	mov	r2, r3
 800685a:	f7ff fb88 	bl	8005f6e <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSaturation == ENABLE) ? LL_ADC_OFFSET_SATURATION_ENABLE : LL_ADC_OFFSET_SATURATION_DISABLE);
 800685e:	687b      	ldr	r3, [r7, #4]
 8006860:	6818      	ldr	r0, [r3, #0]
 8006862:	683b      	ldr	r3, [r7, #0]
 8006864:	6919      	ldr	r1, [r3, #16]
 8006866:	683b      	ldr	r3, [r7, #0]
 8006868:	7f1b      	ldrb	r3, [r3, #28]
 800686a:	2b01      	cmp	r3, #1
 800686c:	d102      	bne.n	8006874 <HAL_ADC_ConfigChannel+0x124>
 800686e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8006872:	e000      	b.n	8006876 <HAL_ADC_ConfigChannel+0x126>
 8006874:	2300      	movs	r3, #0
 8006876:	461a      	mov	r2, r3
 8006878:	f7ff fb94 	bl	8005fa4 <LL_ADC_SetOffsetSaturation>
 800687c:	e17b      	b.n	8006b76 <HAL_ADC_ConfigChannel+0x426>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 800687e:	687b      	ldr	r3, [r7, #4]
 8006880:	681b      	ldr	r3, [r3, #0]
 8006882:	2100      	movs	r1, #0
 8006884:	4618      	mov	r0, r3
 8006886:	f7ff fb41 	bl	8005f0c <LL_ADC_GetOffsetChannel>
 800688a:	4603      	mov	r3, r0
 800688c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006890:	2b00      	cmp	r3, #0
 8006892:	d10a      	bne.n	80068aa <HAL_ADC_ConfigChannel+0x15a>
 8006894:	687b      	ldr	r3, [r7, #4]
 8006896:	681b      	ldr	r3, [r3, #0]
 8006898:	2100      	movs	r1, #0
 800689a:	4618      	mov	r0, r3
 800689c:	f7ff fb36 	bl	8005f0c <LL_ADC_GetOffsetChannel>
 80068a0:	4603      	mov	r3, r0
 80068a2:	0e9b      	lsrs	r3, r3, #26
 80068a4:	f003 021f 	and.w	r2, r3, #31
 80068a8:	e01e      	b.n	80068e8 <HAL_ADC_ConfigChannel+0x198>
 80068aa:	687b      	ldr	r3, [r7, #4]
 80068ac:	681b      	ldr	r3, [r3, #0]
 80068ae:	2100      	movs	r1, #0
 80068b0:	4618      	mov	r0, r3
 80068b2:	f7ff fb2b 	bl	8005f0c <LL_ADC_GetOffsetChannel>
 80068b6:	4603      	mov	r3, r0
 80068b8:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80068bc:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 80068c0:	fa93 f3a3 	rbit	r3, r3
 80068c4:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80068c8:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 80068cc:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 80068d0:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80068d4:	2b00      	cmp	r3, #0
 80068d6:	d101      	bne.n	80068dc <HAL_ADC_ConfigChannel+0x18c>
  {
    return 32U;
 80068d8:	2320      	movs	r3, #32
 80068da:	e004      	b.n	80068e6 <HAL_ADC_ConfigChannel+0x196>
  }
  return __builtin_clz(value);
 80068dc:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80068e0:	fab3 f383 	clz	r3, r3
 80068e4:	b2db      	uxtb	r3, r3
 80068e6:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80068e8:	683b      	ldr	r3, [r7, #0]
 80068ea:	681b      	ldr	r3, [r3, #0]
 80068ec:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80068f0:	2b00      	cmp	r3, #0
 80068f2:	d105      	bne.n	8006900 <HAL_ADC_ConfigChannel+0x1b0>
 80068f4:	683b      	ldr	r3, [r7, #0]
 80068f6:	681b      	ldr	r3, [r3, #0]
 80068f8:	0e9b      	lsrs	r3, r3, #26
 80068fa:	f003 031f 	and.w	r3, r3, #31
 80068fe:	e018      	b.n	8006932 <HAL_ADC_ConfigChannel+0x1e2>
 8006900:	683b      	ldr	r3, [r7, #0]
 8006902:	681b      	ldr	r3, [r3, #0]
 8006904:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006908:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 800690c:	fa93 f3a3 	rbit	r3, r3
 8006910:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  return result;
 8006914:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8006918:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  if (value == 0U)
 800691c:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8006920:	2b00      	cmp	r3, #0
 8006922:	d101      	bne.n	8006928 <HAL_ADC_ConfigChannel+0x1d8>
    return 32U;
 8006924:	2320      	movs	r3, #32
 8006926:	e004      	b.n	8006932 <HAL_ADC_ConfigChannel+0x1e2>
  return __builtin_clz(value);
 8006928:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 800692c:	fab3 f383 	clz	r3, r3
 8006930:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8006932:	429a      	cmp	r2, r3
 8006934:	d106      	bne.n	8006944 <HAL_ADC_ConfigChannel+0x1f4>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8006936:	687b      	ldr	r3, [r7, #4]
 8006938:	681b      	ldr	r3, [r3, #0]
 800693a:	2200      	movs	r2, #0
 800693c:	2100      	movs	r1, #0
 800693e:	4618      	mov	r0, r3
 8006940:	f7ff fafa 	bl	8005f38 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8006944:	687b      	ldr	r3, [r7, #4]
 8006946:	681b      	ldr	r3, [r3, #0]
 8006948:	2101      	movs	r1, #1
 800694a:	4618      	mov	r0, r3
 800694c:	f7ff fade 	bl	8005f0c <LL_ADC_GetOffsetChannel>
 8006950:	4603      	mov	r3, r0
 8006952:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006956:	2b00      	cmp	r3, #0
 8006958:	d10a      	bne.n	8006970 <HAL_ADC_ConfigChannel+0x220>
 800695a:	687b      	ldr	r3, [r7, #4]
 800695c:	681b      	ldr	r3, [r3, #0]
 800695e:	2101      	movs	r1, #1
 8006960:	4618      	mov	r0, r3
 8006962:	f7ff fad3 	bl	8005f0c <LL_ADC_GetOffsetChannel>
 8006966:	4603      	mov	r3, r0
 8006968:	0e9b      	lsrs	r3, r3, #26
 800696a:	f003 021f 	and.w	r2, r3, #31
 800696e:	e01e      	b.n	80069ae <HAL_ADC_ConfigChannel+0x25e>
 8006970:	687b      	ldr	r3, [r7, #4]
 8006972:	681b      	ldr	r3, [r3, #0]
 8006974:	2101      	movs	r1, #1
 8006976:	4618      	mov	r0, r3
 8006978:	f7ff fac8 	bl	8005f0c <LL_ADC_GetOffsetChannel>
 800697c:	4603      	mov	r3, r0
 800697e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006982:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8006986:	fa93 f3a3 	rbit	r3, r3
 800698a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  return result;
 800698e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8006992:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  if (value == 0U)
 8006996:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800699a:	2b00      	cmp	r3, #0
 800699c:	d101      	bne.n	80069a2 <HAL_ADC_ConfigChannel+0x252>
    return 32U;
 800699e:	2320      	movs	r3, #32
 80069a0:	e004      	b.n	80069ac <HAL_ADC_ConfigChannel+0x25c>
  return __builtin_clz(value);
 80069a2:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 80069a6:	fab3 f383 	clz	r3, r3
 80069aa:	b2db      	uxtb	r3, r3
 80069ac:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80069ae:	683b      	ldr	r3, [r7, #0]
 80069b0:	681b      	ldr	r3, [r3, #0]
 80069b2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80069b6:	2b00      	cmp	r3, #0
 80069b8:	d105      	bne.n	80069c6 <HAL_ADC_ConfigChannel+0x276>
 80069ba:	683b      	ldr	r3, [r7, #0]
 80069bc:	681b      	ldr	r3, [r3, #0]
 80069be:	0e9b      	lsrs	r3, r3, #26
 80069c0:	f003 031f 	and.w	r3, r3, #31
 80069c4:	e018      	b.n	80069f8 <HAL_ADC_ConfigChannel+0x2a8>
 80069c6:	683b      	ldr	r3, [r7, #0]
 80069c8:	681b      	ldr	r3, [r3, #0]
 80069ca:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80069ce:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80069d2:	fa93 f3a3 	rbit	r3, r3
 80069d6:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  return result;
 80069da:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 80069de:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  if (value == 0U)
 80069e2:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80069e6:	2b00      	cmp	r3, #0
 80069e8:	d101      	bne.n	80069ee <HAL_ADC_ConfigChannel+0x29e>
    return 32U;
 80069ea:	2320      	movs	r3, #32
 80069ec:	e004      	b.n	80069f8 <HAL_ADC_ConfigChannel+0x2a8>
  return __builtin_clz(value);
 80069ee:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80069f2:	fab3 f383 	clz	r3, r3
 80069f6:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80069f8:	429a      	cmp	r2, r3
 80069fa:	d106      	bne.n	8006a0a <HAL_ADC_ConfigChannel+0x2ba>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	681b      	ldr	r3, [r3, #0]
 8006a00:	2200      	movs	r2, #0
 8006a02:	2101      	movs	r1, #1
 8006a04:	4618      	mov	r0, r3
 8006a06:	f7ff fa97 	bl	8005f38 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8006a0a:	687b      	ldr	r3, [r7, #4]
 8006a0c:	681b      	ldr	r3, [r3, #0]
 8006a0e:	2102      	movs	r1, #2
 8006a10:	4618      	mov	r0, r3
 8006a12:	f7ff fa7b 	bl	8005f0c <LL_ADC_GetOffsetChannel>
 8006a16:	4603      	mov	r3, r0
 8006a18:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006a1c:	2b00      	cmp	r3, #0
 8006a1e:	d10a      	bne.n	8006a36 <HAL_ADC_ConfigChannel+0x2e6>
 8006a20:	687b      	ldr	r3, [r7, #4]
 8006a22:	681b      	ldr	r3, [r3, #0]
 8006a24:	2102      	movs	r1, #2
 8006a26:	4618      	mov	r0, r3
 8006a28:	f7ff fa70 	bl	8005f0c <LL_ADC_GetOffsetChannel>
 8006a2c:	4603      	mov	r3, r0
 8006a2e:	0e9b      	lsrs	r3, r3, #26
 8006a30:	f003 021f 	and.w	r2, r3, #31
 8006a34:	e01e      	b.n	8006a74 <HAL_ADC_ConfigChannel+0x324>
 8006a36:	687b      	ldr	r3, [r7, #4]
 8006a38:	681b      	ldr	r3, [r3, #0]
 8006a3a:	2102      	movs	r1, #2
 8006a3c:	4618      	mov	r0, r3
 8006a3e:	f7ff fa65 	bl	8005f0c <LL_ADC_GetOffsetChannel>
 8006a42:	4603      	mov	r3, r0
 8006a44:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006a48:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8006a4c:	fa93 f3a3 	rbit	r3, r3
 8006a50:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  return result;
 8006a54:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8006a58:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  if (value == 0U)
 8006a5c:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8006a60:	2b00      	cmp	r3, #0
 8006a62:	d101      	bne.n	8006a68 <HAL_ADC_ConfigChannel+0x318>
    return 32U;
 8006a64:	2320      	movs	r3, #32
 8006a66:	e004      	b.n	8006a72 <HAL_ADC_ConfigChannel+0x322>
  return __builtin_clz(value);
 8006a68:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8006a6c:	fab3 f383 	clz	r3, r3
 8006a70:	b2db      	uxtb	r3, r3
 8006a72:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8006a74:	683b      	ldr	r3, [r7, #0]
 8006a76:	681b      	ldr	r3, [r3, #0]
 8006a78:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006a7c:	2b00      	cmp	r3, #0
 8006a7e:	d105      	bne.n	8006a8c <HAL_ADC_ConfigChannel+0x33c>
 8006a80:	683b      	ldr	r3, [r7, #0]
 8006a82:	681b      	ldr	r3, [r3, #0]
 8006a84:	0e9b      	lsrs	r3, r3, #26
 8006a86:	f003 031f 	and.w	r3, r3, #31
 8006a8a:	e016      	b.n	8006aba <HAL_ADC_ConfigChannel+0x36a>
 8006a8c:	683b      	ldr	r3, [r7, #0]
 8006a8e:	681b      	ldr	r3, [r3, #0]
 8006a90:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006a94:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8006a98:	fa93 f3a3 	rbit	r3, r3
 8006a9c:	67fb      	str	r3, [r7, #124]	; 0x7c
  return result;
 8006a9e:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8006aa0:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  if (value == 0U)
 8006aa4:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8006aa8:	2b00      	cmp	r3, #0
 8006aaa:	d101      	bne.n	8006ab0 <HAL_ADC_ConfigChannel+0x360>
    return 32U;
 8006aac:	2320      	movs	r3, #32
 8006aae:	e004      	b.n	8006aba <HAL_ADC_ConfigChannel+0x36a>
  return __builtin_clz(value);
 8006ab0:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8006ab4:	fab3 f383 	clz	r3, r3
 8006ab8:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8006aba:	429a      	cmp	r2, r3
 8006abc:	d106      	bne.n	8006acc <HAL_ADC_ConfigChannel+0x37c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8006abe:	687b      	ldr	r3, [r7, #4]
 8006ac0:	681b      	ldr	r3, [r3, #0]
 8006ac2:	2200      	movs	r2, #0
 8006ac4:	2102      	movs	r1, #2
 8006ac6:	4618      	mov	r0, r3
 8006ac8:	f7ff fa36 	bl	8005f38 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8006acc:	687b      	ldr	r3, [r7, #4]
 8006ace:	681b      	ldr	r3, [r3, #0]
 8006ad0:	2103      	movs	r1, #3
 8006ad2:	4618      	mov	r0, r3
 8006ad4:	f7ff fa1a 	bl	8005f0c <LL_ADC_GetOffsetChannel>
 8006ad8:	4603      	mov	r3, r0
 8006ada:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006ade:	2b00      	cmp	r3, #0
 8006ae0:	d10a      	bne.n	8006af8 <HAL_ADC_ConfigChannel+0x3a8>
 8006ae2:	687b      	ldr	r3, [r7, #4]
 8006ae4:	681b      	ldr	r3, [r3, #0]
 8006ae6:	2103      	movs	r1, #3
 8006ae8:	4618      	mov	r0, r3
 8006aea:	f7ff fa0f 	bl	8005f0c <LL_ADC_GetOffsetChannel>
 8006aee:	4603      	mov	r3, r0
 8006af0:	0e9b      	lsrs	r3, r3, #26
 8006af2:	f003 021f 	and.w	r2, r3, #31
 8006af6:	e017      	b.n	8006b28 <HAL_ADC_ConfigChannel+0x3d8>
 8006af8:	687b      	ldr	r3, [r7, #4]
 8006afa:	681b      	ldr	r3, [r3, #0]
 8006afc:	2103      	movs	r1, #3
 8006afe:	4618      	mov	r0, r3
 8006b00:	f7ff fa04 	bl	8005f0c <LL_ADC_GetOffsetChannel>
 8006b04:	4603      	mov	r3, r0
 8006b06:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006b08:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006b0a:	fa93 f3a3 	rbit	r3, r3
 8006b0e:	673b      	str	r3, [r7, #112]	; 0x70
  return result;
 8006b10:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8006b12:	67bb      	str	r3, [r7, #120]	; 0x78
  if (value == 0U)
 8006b14:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8006b16:	2b00      	cmp	r3, #0
 8006b18:	d101      	bne.n	8006b1e <HAL_ADC_ConfigChannel+0x3ce>
    return 32U;
 8006b1a:	2320      	movs	r3, #32
 8006b1c:	e003      	b.n	8006b26 <HAL_ADC_ConfigChannel+0x3d6>
  return __builtin_clz(value);
 8006b1e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8006b20:	fab3 f383 	clz	r3, r3
 8006b24:	b2db      	uxtb	r3, r3
 8006b26:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8006b28:	683b      	ldr	r3, [r7, #0]
 8006b2a:	681b      	ldr	r3, [r3, #0]
 8006b2c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006b30:	2b00      	cmp	r3, #0
 8006b32:	d105      	bne.n	8006b40 <HAL_ADC_ConfigChannel+0x3f0>
 8006b34:	683b      	ldr	r3, [r7, #0]
 8006b36:	681b      	ldr	r3, [r3, #0]
 8006b38:	0e9b      	lsrs	r3, r3, #26
 8006b3a:	f003 031f 	and.w	r3, r3, #31
 8006b3e:	e011      	b.n	8006b64 <HAL_ADC_ConfigChannel+0x414>
 8006b40:	683b      	ldr	r3, [r7, #0]
 8006b42:	681b      	ldr	r3, [r3, #0]
 8006b44:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006b46:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8006b48:	fa93 f3a3 	rbit	r3, r3
 8006b4c:	667b      	str	r3, [r7, #100]	; 0x64
  return result;
 8006b4e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8006b50:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (value == 0U)
 8006b52:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006b54:	2b00      	cmp	r3, #0
 8006b56:	d101      	bne.n	8006b5c <HAL_ADC_ConfigChannel+0x40c>
    return 32U;
 8006b58:	2320      	movs	r3, #32
 8006b5a:	e003      	b.n	8006b64 <HAL_ADC_ConfigChannel+0x414>
  return __builtin_clz(value);
 8006b5c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006b5e:	fab3 f383 	clz	r3, r3
 8006b62:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8006b64:	429a      	cmp	r2, r3
 8006b66:	d106      	bne.n	8006b76 <HAL_ADC_ConfigChannel+0x426>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8006b68:	687b      	ldr	r3, [r7, #4]
 8006b6a:	681b      	ldr	r3, [r3, #0]
 8006b6c:	2200      	movs	r2, #0
 8006b6e:	2103      	movs	r1, #3
 8006b70:	4618      	mov	r0, r3
 8006b72:	f7ff f9e1 	bl	8005f38 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8006b76:	687b      	ldr	r3, [r7, #4]
 8006b78:	681b      	ldr	r3, [r3, #0]
 8006b7a:	4618      	mov	r0, r3
 8006b7c:	f7ff fb3e 	bl	80061fc <LL_ADC_IsEnabled>
 8006b80:	4603      	mov	r3, r0
 8006b82:	2b00      	cmp	r3, #0
 8006b84:	f040 8140 	bne.w	8006e08 <HAL_ADC_ConfigChannel+0x6b8>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8006b88:	687b      	ldr	r3, [r7, #4]
 8006b8a:	6818      	ldr	r0, [r3, #0]
 8006b8c:	683b      	ldr	r3, [r7, #0]
 8006b8e:	6819      	ldr	r1, [r3, #0]
 8006b90:	683b      	ldr	r3, [r7, #0]
 8006b92:	68db      	ldr	r3, [r3, #12]
 8006b94:	461a      	mov	r2, r3
 8006b96:	f7ff fa9d 	bl	80060d4 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8006b9a:	683b      	ldr	r3, [r7, #0]
 8006b9c:	68db      	ldr	r3, [r3, #12]
 8006b9e:	4a8f      	ldr	r2, [pc, #572]	; (8006ddc <HAL_ADC_ConfigChannel+0x68c>)
 8006ba0:	4293      	cmp	r3, r2
 8006ba2:	f040 8131 	bne.w	8006e08 <HAL_ADC_ConfigChannel+0x6b8>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8006ba6:	687b      	ldr	r3, [r7, #4]
 8006ba8:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8006baa:	683b      	ldr	r3, [r7, #0]
 8006bac:	681b      	ldr	r3, [r3, #0]
 8006bae:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006bb2:	2b00      	cmp	r3, #0
 8006bb4:	d10b      	bne.n	8006bce <HAL_ADC_ConfigChannel+0x47e>
 8006bb6:	683b      	ldr	r3, [r7, #0]
 8006bb8:	681b      	ldr	r3, [r3, #0]
 8006bba:	0e9b      	lsrs	r3, r3, #26
 8006bbc:	3301      	adds	r3, #1
 8006bbe:	f003 031f 	and.w	r3, r3, #31
 8006bc2:	2b09      	cmp	r3, #9
 8006bc4:	bf94      	ite	ls
 8006bc6:	2301      	movls	r3, #1
 8006bc8:	2300      	movhi	r3, #0
 8006bca:	b2db      	uxtb	r3, r3
 8006bcc:	e019      	b.n	8006c02 <HAL_ADC_ConfigChannel+0x4b2>
 8006bce:	683b      	ldr	r3, [r7, #0]
 8006bd0:	681b      	ldr	r3, [r3, #0]
 8006bd2:	65fb      	str	r3, [r7, #92]	; 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006bd4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006bd6:	fa93 f3a3 	rbit	r3, r3
 8006bda:	65bb      	str	r3, [r7, #88]	; 0x58
  return result;
 8006bdc:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8006bde:	663b      	str	r3, [r7, #96]	; 0x60
  if (value == 0U)
 8006be0:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8006be2:	2b00      	cmp	r3, #0
 8006be4:	d101      	bne.n	8006bea <HAL_ADC_ConfigChannel+0x49a>
    return 32U;
 8006be6:	2320      	movs	r3, #32
 8006be8:	e003      	b.n	8006bf2 <HAL_ADC_ConfigChannel+0x4a2>
  return __builtin_clz(value);
 8006bea:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8006bec:	fab3 f383 	clz	r3, r3
 8006bf0:	b2db      	uxtb	r3, r3
 8006bf2:	3301      	adds	r3, #1
 8006bf4:	f003 031f 	and.w	r3, r3, #31
 8006bf8:	2b09      	cmp	r3, #9
 8006bfa:	bf94      	ite	ls
 8006bfc:	2301      	movls	r3, #1
 8006bfe:	2300      	movhi	r3, #0
 8006c00:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8006c02:	2b00      	cmp	r3, #0
 8006c04:	d079      	beq.n	8006cfa <HAL_ADC_ConfigChannel+0x5aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8006c06:	683b      	ldr	r3, [r7, #0]
 8006c08:	681b      	ldr	r3, [r3, #0]
 8006c0a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006c0e:	2b00      	cmp	r3, #0
 8006c10:	d107      	bne.n	8006c22 <HAL_ADC_ConfigChannel+0x4d2>
 8006c12:	683b      	ldr	r3, [r7, #0]
 8006c14:	681b      	ldr	r3, [r3, #0]
 8006c16:	0e9b      	lsrs	r3, r3, #26
 8006c18:	3301      	adds	r3, #1
 8006c1a:	069b      	lsls	r3, r3, #26
 8006c1c:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8006c20:	e015      	b.n	8006c4e <HAL_ADC_ConfigChannel+0x4fe>
 8006c22:	683b      	ldr	r3, [r7, #0]
 8006c24:	681b      	ldr	r3, [r3, #0]
 8006c26:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006c28:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006c2a:	fa93 f3a3 	rbit	r3, r3
 8006c2e:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8006c30:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006c32:	657b      	str	r3, [r7, #84]	; 0x54
  if (value == 0U)
 8006c34:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006c36:	2b00      	cmp	r3, #0
 8006c38:	d101      	bne.n	8006c3e <HAL_ADC_ConfigChannel+0x4ee>
    return 32U;
 8006c3a:	2320      	movs	r3, #32
 8006c3c:	e003      	b.n	8006c46 <HAL_ADC_ConfigChannel+0x4f6>
  return __builtin_clz(value);
 8006c3e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006c40:	fab3 f383 	clz	r3, r3
 8006c44:	b2db      	uxtb	r3, r3
 8006c46:	3301      	adds	r3, #1
 8006c48:	069b      	lsls	r3, r3, #26
 8006c4a:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8006c4e:	683b      	ldr	r3, [r7, #0]
 8006c50:	681b      	ldr	r3, [r3, #0]
 8006c52:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006c56:	2b00      	cmp	r3, #0
 8006c58:	d109      	bne.n	8006c6e <HAL_ADC_ConfigChannel+0x51e>
 8006c5a:	683b      	ldr	r3, [r7, #0]
 8006c5c:	681b      	ldr	r3, [r3, #0]
 8006c5e:	0e9b      	lsrs	r3, r3, #26
 8006c60:	3301      	adds	r3, #1
 8006c62:	f003 031f 	and.w	r3, r3, #31
 8006c66:	2101      	movs	r1, #1
 8006c68:	fa01 f303 	lsl.w	r3, r1, r3
 8006c6c:	e017      	b.n	8006c9e <HAL_ADC_ConfigChannel+0x54e>
 8006c6e:	683b      	ldr	r3, [r7, #0]
 8006c70:	681b      	ldr	r3, [r3, #0]
 8006c72:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006c74:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006c76:	fa93 f3a3 	rbit	r3, r3
 8006c7a:	643b      	str	r3, [r7, #64]	; 0x40
  return result;
 8006c7c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006c7e:	64bb      	str	r3, [r7, #72]	; 0x48
  if (value == 0U)
 8006c80:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006c82:	2b00      	cmp	r3, #0
 8006c84:	d101      	bne.n	8006c8a <HAL_ADC_ConfigChannel+0x53a>
    return 32U;
 8006c86:	2320      	movs	r3, #32
 8006c88:	e003      	b.n	8006c92 <HAL_ADC_ConfigChannel+0x542>
  return __builtin_clz(value);
 8006c8a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006c8c:	fab3 f383 	clz	r3, r3
 8006c90:	b2db      	uxtb	r3, r3
 8006c92:	3301      	adds	r3, #1
 8006c94:	f003 031f 	and.w	r3, r3, #31
 8006c98:	2101      	movs	r1, #1
 8006c9a:	fa01 f303 	lsl.w	r3, r1, r3
 8006c9e:	ea42 0103 	orr.w	r1, r2, r3
 8006ca2:	683b      	ldr	r3, [r7, #0]
 8006ca4:	681b      	ldr	r3, [r3, #0]
 8006ca6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006caa:	2b00      	cmp	r3, #0
 8006cac:	d10a      	bne.n	8006cc4 <HAL_ADC_ConfigChannel+0x574>
 8006cae:	683b      	ldr	r3, [r7, #0]
 8006cb0:	681b      	ldr	r3, [r3, #0]
 8006cb2:	0e9b      	lsrs	r3, r3, #26
 8006cb4:	3301      	adds	r3, #1
 8006cb6:	f003 021f 	and.w	r2, r3, #31
 8006cba:	4613      	mov	r3, r2
 8006cbc:	005b      	lsls	r3, r3, #1
 8006cbe:	4413      	add	r3, r2
 8006cc0:	051b      	lsls	r3, r3, #20
 8006cc2:	e018      	b.n	8006cf6 <HAL_ADC_ConfigChannel+0x5a6>
 8006cc4:	683b      	ldr	r3, [r7, #0]
 8006cc6:	681b      	ldr	r3, [r3, #0]
 8006cc8:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006cca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006ccc:	fa93 f3a3 	rbit	r3, r3
 8006cd0:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8006cd2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006cd4:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (value == 0U)
 8006cd6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006cd8:	2b00      	cmp	r3, #0
 8006cda:	d101      	bne.n	8006ce0 <HAL_ADC_ConfigChannel+0x590>
    return 32U;
 8006cdc:	2320      	movs	r3, #32
 8006cde:	e003      	b.n	8006ce8 <HAL_ADC_ConfigChannel+0x598>
  return __builtin_clz(value);
 8006ce0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006ce2:	fab3 f383 	clz	r3, r3
 8006ce6:	b2db      	uxtb	r3, r3
 8006ce8:	3301      	adds	r3, #1
 8006cea:	f003 021f 	and.w	r2, r3, #31
 8006cee:	4613      	mov	r3, r2
 8006cf0:	005b      	lsls	r3, r3, #1
 8006cf2:	4413      	add	r3, r2
 8006cf4:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8006cf6:	430b      	orrs	r3, r1
 8006cf8:	e081      	b.n	8006dfe <HAL_ADC_ConfigChannel+0x6ae>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8006cfa:	683b      	ldr	r3, [r7, #0]
 8006cfc:	681b      	ldr	r3, [r3, #0]
 8006cfe:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006d02:	2b00      	cmp	r3, #0
 8006d04:	d107      	bne.n	8006d16 <HAL_ADC_ConfigChannel+0x5c6>
 8006d06:	683b      	ldr	r3, [r7, #0]
 8006d08:	681b      	ldr	r3, [r3, #0]
 8006d0a:	0e9b      	lsrs	r3, r3, #26
 8006d0c:	3301      	adds	r3, #1
 8006d0e:	069b      	lsls	r3, r3, #26
 8006d10:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8006d14:	e015      	b.n	8006d42 <HAL_ADC_ConfigChannel+0x5f2>
 8006d16:	683b      	ldr	r3, [r7, #0]
 8006d18:	681b      	ldr	r3, [r3, #0]
 8006d1a:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006d1c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006d1e:	fa93 f3a3 	rbit	r3, r3
 8006d22:	62bb      	str	r3, [r7, #40]	; 0x28
  return result;
 8006d24:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006d26:	633b      	str	r3, [r7, #48]	; 0x30
  if (value == 0U)
 8006d28:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006d2a:	2b00      	cmp	r3, #0
 8006d2c:	d101      	bne.n	8006d32 <HAL_ADC_ConfigChannel+0x5e2>
    return 32U;
 8006d2e:	2320      	movs	r3, #32
 8006d30:	e003      	b.n	8006d3a <HAL_ADC_ConfigChannel+0x5ea>
  return __builtin_clz(value);
 8006d32:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006d34:	fab3 f383 	clz	r3, r3
 8006d38:	b2db      	uxtb	r3, r3
 8006d3a:	3301      	adds	r3, #1
 8006d3c:	069b      	lsls	r3, r3, #26
 8006d3e:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8006d42:	683b      	ldr	r3, [r7, #0]
 8006d44:	681b      	ldr	r3, [r3, #0]
 8006d46:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006d4a:	2b00      	cmp	r3, #0
 8006d4c:	d109      	bne.n	8006d62 <HAL_ADC_ConfigChannel+0x612>
 8006d4e:	683b      	ldr	r3, [r7, #0]
 8006d50:	681b      	ldr	r3, [r3, #0]
 8006d52:	0e9b      	lsrs	r3, r3, #26
 8006d54:	3301      	adds	r3, #1
 8006d56:	f003 031f 	and.w	r3, r3, #31
 8006d5a:	2101      	movs	r1, #1
 8006d5c:	fa01 f303 	lsl.w	r3, r1, r3
 8006d60:	e017      	b.n	8006d92 <HAL_ADC_ConfigChannel+0x642>
 8006d62:	683b      	ldr	r3, [r7, #0]
 8006d64:	681b      	ldr	r3, [r3, #0]
 8006d66:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006d68:	6a3b      	ldr	r3, [r7, #32]
 8006d6a:	fa93 f3a3 	rbit	r3, r3
 8006d6e:	61fb      	str	r3, [r7, #28]
  return result;
 8006d70:	69fb      	ldr	r3, [r7, #28]
 8006d72:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 8006d74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d76:	2b00      	cmp	r3, #0
 8006d78:	d101      	bne.n	8006d7e <HAL_ADC_ConfigChannel+0x62e>
    return 32U;
 8006d7a:	2320      	movs	r3, #32
 8006d7c:	e003      	b.n	8006d86 <HAL_ADC_ConfigChannel+0x636>
  return __builtin_clz(value);
 8006d7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d80:	fab3 f383 	clz	r3, r3
 8006d84:	b2db      	uxtb	r3, r3
 8006d86:	3301      	adds	r3, #1
 8006d88:	f003 031f 	and.w	r3, r3, #31
 8006d8c:	2101      	movs	r1, #1
 8006d8e:	fa01 f303 	lsl.w	r3, r1, r3
 8006d92:	ea42 0103 	orr.w	r1, r2, r3
 8006d96:	683b      	ldr	r3, [r7, #0]
 8006d98:	681b      	ldr	r3, [r3, #0]
 8006d9a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006d9e:	2b00      	cmp	r3, #0
 8006da0:	d10d      	bne.n	8006dbe <HAL_ADC_ConfigChannel+0x66e>
 8006da2:	683b      	ldr	r3, [r7, #0]
 8006da4:	681b      	ldr	r3, [r3, #0]
 8006da6:	0e9b      	lsrs	r3, r3, #26
 8006da8:	3301      	adds	r3, #1
 8006daa:	f003 021f 	and.w	r2, r3, #31
 8006dae:	4613      	mov	r3, r2
 8006db0:	005b      	lsls	r3, r3, #1
 8006db2:	4413      	add	r3, r2
 8006db4:	3b1e      	subs	r3, #30
 8006db6:	051b      	lsls	r3, r3, #20
 8006db8:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8006dbc:	e01e      	b.n	8006dfc <HAL_ADC_ConfigChannel+0x6ac>
 8006dbe:	683b      	ldr	r3, [r7, #0]
 8006dc0:	681b      	ldr	r3, [r3, #0]
 8006dc2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006dc4:	697b      	ldr	r3, [r7, #20]
 8006dc6:	fa93 f3a3 	rbit	r3, r3
 8006dca:	613b      	str	r3, [r7, #16]
  return result;
 8006dcc:	693b      	ldr	r3, [r7, #16]
 8006dce:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8006dd0:	69bb      	ldr	r3, [r7, #24]
 8006dd2:	2b00      	cmp	r3, #0
 8006dd4:	d104      	bne.n	8006de0 <HAL_ADC_ConfigChannel+0x690>
    return 32U;
 8006dd6:	2320      	movs	r3, #32
 8006dd8:	e006      	b.n	8006de8 <HAL_ADC_ConfigChannel+0x698>
 8006dda:	bf00      	nop
 8006ddc:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8006de0:	69bb      	ldr	r3, [r7, #24]
 8006de2:	fab3 f383 	clz	r3, r3
 8006de6:	b2db      	uxtb	r3, r3
 8006de8:	3301      	adds	r3, #1
 8006dea:	f003 021f 	and.w	r2, r3, #31
 8006dee:	4613      	mov	r3, r2
 8006df0:	005b      	lsls	r3, r3, #1
 8006df2:	4413      	add	r3, r2
 8006df4:	3b1e      	subs	r3, #30
 8006df6:	051b      	lsls	r3, r3, #20
 8006df8:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8006dfc:	430b      	orrs	r3, r1
 8006dfe:	683a      	ldr	r2, [r7, #0]
 8006e00:	6892      	ldr	r2, [r2, #8]
 8006e02:	4619      	mov	r1, r3
 8006e04:	f7ff f93b 	bl	800607e <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8006e08:	683b      	ldr	r3, [r7, #0]
 8006e0a:	681a      	ldr	r2, [r3, #0]
 8006e0c:	4b3f      	ldr	r3, [pc, #252]	; (8006f0c <HAL_ADC_ConfigChannel+0x7bc>)
 8006e0e:	4013      	ands	r3, r2
 8006e10:	2b00      	cmp	r3, #0
 8006e12:	d071      	beq.n	8006ef8 <HAL_ADC_ConfigChannel+0x7a8>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8006e14:	483e      	ldr	r0, [pc, #248]	; (8006f10 <HAL_ADC_ConfigChannel+0x7c0>)
 8006e16:	f7ff f847 	bl	8005ea8 <LL_ADC_GetCommonPathInternalCh>
 8006e1a:	f8c7 00c4 	str.w	r0, [r7, #196]	; 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 8006e1e:	683b      	ldr	r3, [r7, #0]
 8006e20:	681b      	ldr	r3, [r3, #0]
 8006e22:	4a3c      	ldr	r2, [pc, #240]	; (8006f14 <HAL_ADC_ConfigChannel+0x7c4>)
 8006e24:	4293      	cmp	r3, r2
 8006e26:	d004      	beq.n	8006e32 <HAL_ADC_ConfigChannel+0x6e2>
 8006e28:	683b      	ldr	r3, [r7, #0]
 8006e2a:	681b      	ldr	r3, [r3, #0]
 8006e2c:	4a3a      	ldr	r2, [pc, #232]	; (8006f18 <HAL_ADC_ConfigChannel+0x7c8>)
 8006e2e:	4293      	cmp	r3, r2
 8006e30:	d127      	bne.n	8006e82 <HAL_ADC_ConfigChannel+0x732>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8006e32:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8006e36:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8006e3a:	2b00      	cmp	r3, #0
 8006e3c:	d121      	bne.n	8006e82 <HAL_ADC_ConfigChannel+0x732>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8006e3e:	687b      	ldr	r3, [r7, #4]
 8006e40:	681b      	ldr	r3, [r3, #0]
 8006e42:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8006e46:	d157      	bne.n	8006ef8 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8006e48:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8006e4c:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8006e50:	4619      	mov	r1, r3
 8006e52:	482f      	ldr	r0, [pc, #188]	; (8006f10 <HAL_ADC_ConfigChannel+0x7c0>)
 8006e54:	f7ff f815 	bl	8005e82 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8006e58:	4b30      	ldr	r3, [pc, #192]	; (8006f1c <HAL_ADC_ConfigChannel+0x7cc>)
 8006e5a:	681b      	ldr	r3, [r3, #0]
 8006e5c:	099b      	lsrs	r3, r3, #6
 8006e5e:	4a30      	ldr	r2, [pc, #192]	; (8006f20 <HAL_ADC_ConfigChannel+0x7d0>)
 8006e60:	fba2 2303 	umull	r2, r3, r2, r3
 8006e64:	099b      	lsrs	r3, r3, #6
 8006e66:	1c5a      	adds	r2, r3, #1
 8006e68:	4613      	mov	r3, r2
 8006e6a:	005b      	lsls	r3, r3, #1
 8006e6c:	4413      	add	r3, r2
 8006e6e:	009b      	lsls	r3, r3, #2
 8006e70:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8006e72:	e002      	b.n	8006e7a <HAL_ADC_ConfigChannel+0x72a>
          {
            wait_loop_index--;
 8006e74:	68fb      	ldr	r3, [r7, #12]
 8006e76:	3b01      	subs	r3, #1
 8006e78:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8006e7a:	68fb      	ldr	r3, [r7, #12]
 8006e7c:	2b00      	cmp	r3, #0
 8006e7e:	d1f9      	bne.n	8006e74 <HAL_ADC_ConfigChannel+0x724>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8006e80:	e03a      	b.n	8006ef8 <HAL_ADC_ConfigChannel+0x7a8>
          }
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8006e82:	683b      	ldr	r3, [r7, #0]
 8006e84:	681b      	ldr	r3, [r3, #0]
 8006e86:	4a27      	ldr	r2, [pc, #156]	; (8006f24 <HAL_ADC_ConfigChannel+0x7d4>)
 8006e88:	4293      	cmp	r3, r2
 8006e8a:	d113      	bne.n	8006eb4 <HAL_ADC_ConfigChannel+0x764>
 8006e8c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8006e90:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8006e94:	2b00      	cmp	r3, #0
 8006e96:	d10d      	bne.n	8006eb4 <HAL_ADC_ConfigChannel+0x764>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8006e98:	687b      	ldr	r3, [r7, #4]
 8006e9a:	681b      	ldr	r3, [r3, #0]
 8006e9c:	4a22      	ldr	r2, [pc, #136]	; (8006f28 <HAL_ADC_ConfigChannel+0x7d8>)
 8006e9e:	4293      	cmp	r3, r2
 8006ea0:	d02a      	beq.n	8006ef8 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8006ea2:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8006ea6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8006eaa:	4619      	mov	r1, r3
 8006eac:	4818      	ldr	r0, [pc, #96]	; (8006f10 <HAL_ADC_ConfigChannel+0x7c0>)
 8006eae:	f7fe ffe8 	bl	8005e82 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8006eb2:	e021      	b.n	8006ef8 <HAL_ADC_ConfigChannel+0x7a8>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VREFINT)
 8006eb4:	683b      	ldr	r3, [r7, #0]
 8006eb6:	681b      	ldr	r3, [r3, #0]
 8006eb8:	4a1c      	ldr	r2, [pc, #112]	; (8006f2c <HAL_ADC_ConfigChannel+0x7dc>)
 8006eba:	4293      	cmp	r3, r2
 8006ebc:	d11c      	bne.n	8006ef8 <HAL_ADC_ConfigChannel+0x7a8>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8006ebe:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8006ec2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006ec6:	2b00      	cmp	r3, #0
 8006ec8:	d116      	bne.n	8006ef8 <HAL_ADC_ConfigChannel+0x7a8>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8006eca:	687b      	ldr	r3, [r7, #4]
 8006ecc:	681b      	ldr	r3, [r3, #0]
 8006ece:	4a16      	ldr	r2, [pc, #88]	; (8006f28 <HAL_ADC_ConfigChannel+0x7d8>)
 8006ed0:	4293      	cmp	r3, r2
 8006ed2:	d011      	beq.n	8006ef8 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8006ed4:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8006ed8:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8006edc:	4619      	mov	r1, r3
 8006ede:	480c      	ldr	r0, [pc, #48]	; (8006f10 <HAL_ADC_ConfigChannel+0x7c0>)
 8006ee0:	f7fe ffcf 	bl	8005e82 <LL_ADC_SetCommonPathInternalCh>
 8006ee4:	e008      	b.n	8006ef8 <HAL_ADC_ConfigChannel+0x7a8>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8006ee6:	687b      	ldr	r3, [r7, #4]
 8006ee8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006eea:	f043 0220 	orr.w	r2, r3, #32
 8006eee:	687b      	ldr	r3, [r7, #4]
 8006ef0:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 8006ef2:	2301      	movs	r3, #1
 8006ef4:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8006ef8:	687b      	ldr	r3, [r7, #4]
 8006efa:	2200      	movs	r2, #0
 8006efc:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
 8006f00:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
}
 8006f04:	4618      	mov	r0, r3
 8006f06:	37d8      	adds	r7, #216	; 0xd8
 8006f08:	46bd      	mov	sp, r7
 8006f0a:	bd80      	pop	{r7, pc}
 8006f0c:	80080000 	.word	0x80080000
 8006f10:	50000300 	.word	0x50000300
 8006f14:	c3210000 	.word	0xc3210000
 8006f18:	90c00010 	.word	0x90c00010
 8006f1c:	20000000 	.word	0x20000000
 8006f20:	053e2d63 	.word	0x053e2d63
 8006f24:	c7520000 	.word	0xc7520000
 8006f28:	50000100 	.word	0x50000100
 8006f2c:	cb840000 	.word	0xcb840000

08006f30 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8006f30:	b580      	push	{r7, lr}
 8006f32:	b084      	sub	sp, #16
 8006f34:	af00      	add	r7, sp, #0
 8006f36:	6078      	str	r0, [r7, #4]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8006f38:	687b      	ldr	r3, [r7, #4]
 8006f3a:	681b      	ldr	r3, [r3, #0]
 8006f3c:	4618      	mov	r0, r3
 8006f3e:	f7ff f95d 	bl	80061fc <LL_ADC_IsEnabled>
 8006f42:	4603      	mov	r3, r0
 8006f44:	2b00      	cmp	r3, #0
 8006f46:	d14d      	bne.n	8006fe4 <ADC_Enable+0xb4>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8006f48:	687b      	ldr	r3, [r7, #4]
 8006f4a:	681b      	ldr	r3, [r3, #0]
 8006f4c:	689a      	ldr	r2, [r3, #8]
 8006f4e:	4b28      	ldr	r3, [pc, #160]	; (8006ff0 <ADC_Enable+0xc0>)
 8006f50:	4013      	ands	r3, r2
 8006f52:	2b00      	cmp	r3, #0
 8006f54:	d00d      	beq.n	8006f72 <ADC_Enable+0x42>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006f56:	687b      	ldr	r3, [r7, #4]
 8006f58:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006f5a:	f043 0210 	orr.w	r2, r3, #16
 8006f5e:	687b      	ldr	r3, [r7, #4]
 8006f60:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8006f62:	687b      	ldr	r3, [r7, #4]
 8006f64:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006f66:	f043 0201 	orr.w	r2, r3, #1
 8006f6a:	687b      	ldr	r3, [r7, #4]
 8006f6c:	661a      	str	r2, [r3, #96]	; 0x60

      return HAL_ERROR;
 8006f6e:	2301      	movs	r3, #1
 8006f70:	e039      	b.n	8006fe6 <ADC_Enable+0xb6>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8006f72:	687b      	ldr	r3, [r7, #4]
 8006f74:	681b      	ldr	r3, [r3, #0]
 8006f76:	4618      	mov	r0, r3
 8006f78:	f7ff f92c 	bl	80061d4 <LL_ADC_Enable>

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8006f7c:	f7fe ff40 	bl	8005e00 <HAL_GetTick>
 8006f80:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8006f82:	e028      	b.n	8006fd6 <ADC_Enable+0xa6>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8006f84:	687b      	ldr	r3, [r7, #4]
 8006f86:	681b      	ldr	r3, [r3, #0]
 8006f88:	4618      	mov	r0, r3
 8006f8a:	f7ff f937 	bl	80061fc <LL_ADC_IsEnabled>
 8006f8e:	4603      	mov	r3, r0
 8006f90:	2b00      	cmp	r3, #0
 8006f92:	d104      	bne.n	8006f9e <ADC_Enable+0x6e>
      {
        LL_ADC_Enable(hadc->Instance);
 8006f94:	687b      	ldr	r3, [r7, #4]
 8006f96:	681b      	ldr	r3, [r3, #0]
 8006f98:	4618      	mov	r0, r3
 8006f9a:	f7ff f91b 	bl	80061d4 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8006f9e:	f7fe ff2f 	bl	8005e00 <HAL_GetTick>
 8006fa2:	4602      	mov	r2, r0
 8006fa4:	68fb      	ldr	r3, [r7, #12]
 8006fa6:	1ad3      	subs	r3, r2, r3
 8006fa8:	2b02      	cmp	r3, #2
 8006faa:	d914      	bls.n	8006fd6 <ADC_Enable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8006fac:	687b      	ldr	r3, [r7, #4]
 8006fae:	681b      	ldr	r3, [r3, #0]
 8006fb0:	681b      	ldr	r3, [r3, #0]
 8006fb2:	f003 0301 	and.w	r3, r3, #1
 8006fb6:	2b01      	cmp	r3, #1
 8006fb8:	d00d      	beq.n	8006fd6 <ADC_Enable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006fba:	687b      	ldr	r3, [r7, #4]
 8006fbc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006fbe:	f043 0210 	orr.w	r2, r3, #16
 8006fc2:	687b      	ldr	r3, [r7, #4]
 8006fc4:	65da      	str	r2, [r3, #92]	; 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8006fc6:	687b      	ldr	r3, [r7, #4]
 8006fc8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006fca:	f043 0201 	orr.w	r2, r3, #1
 8006fce:	687b      	ldr	r3, [r7, #4]
 8006fd0:	661a      	str	r2, [r3, #96]	; 0x60

          return HAL_ERROR;
 8006fd2:	2301      	movs	r3, #1
 8006fd4:	e007      	b.n	8006fe6 <ADC_Enable+0xb6>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8006fd6:	687b      	ldr	r3, [r7, #4]
 8006fd8:	681b      	ldr	r3, [r3, #0]
 8006fda:	681b      	ldr	r3, [r3, #0]
 8006fdc:	f003 0301 	and.w	r3, r3, #1
 8006fe0:	2b01      	cmp	r3, #1
 8006fe2:	d1cf      	bne.n	8006f84 <ADC_Enable+0x54>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8006fe4:	2300      	movs	r3, #0
}
 8006fe6:	4618      	mov	r0, r3
 8006fe8:	3710      	adds	r7, #16
 8006fea:	46bd      	mov	sp, r7
 8006fec:	bd80      	pop	{r7, pc}
 8006fee:	bf00      	nop
 8006ff0:	8000003f 	.word	0x8000003f

08006ff4 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8006ff4:	b580      	push	{r7, lr}
 8006ff6:	b084      	sub	sp, #16
 8006ff8:	af00      	add	r7, sp, #0
 8006ffa:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006ffc:	687b      	ldr	r3, [r7, #4]
 8006ffe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007000:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8007002:	68fb      	ldr	r3, [r7, #12]
 8007004:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007006:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800700a:	2b00      	cmp	r3, #0
 800700c:	d14b      	bne.n	80070a6 <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800700e:	68fb      	ldr	r3, [r7, #12]
 8007010:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007012:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8007016:	68fb      	ldr	r3, [r7, #12]
 8007018:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 800701a:	68fb      	ldr	r3, [r7, #12]
 800701c:	681b      	ldr	r3, [r3, #0]
 800701e:	681b      	ldr	r3, [r3, #0]
 8007020:	f003 0308 	and.w	r3, r3, #8
 8007024:	2b00      	cmp	r3, #0
 8007026:	d021      	beq.n	800706c <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8007028:	68fb      	ldr	r3, [r7, #12]
 800702a:	681b      	ldr	r3, [r3, #0]
 800702c:	4618      	mov	r0, r3
 800702e:	f7fe ffe7 	bl	8006000 <LL_ADC_REG_IsTriggerSourceSWStart>
 8007032:	4603      	mov	r3, r0
 8007034:	2b00      	cmp	r3, #0
 8007036:	d032      	beq.n	800709e <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 8007038:	68fb      	ldr	r3, [r7, #12]
 800703a:	681b      	ldr	r3, [r3, #0]
 800703c:	68db      	ldr	r3, [r3, #12]
 800703e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8007042:	2b00      	cmp	r3, #0
 8007044:	d12b      	bne.n	800709e <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8007046:	68fb      	ldr	r3, [r7, #12]
 8007048:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800704a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800704e:	68fb      	ldr	r3, [r7, #12]
 8007050:	65da      	str	r2, [r3, #92]	; 0x5c
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8007052:	68fb      	ldr	r3, [r7, #12]
 8007054:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007056:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800705a:	2b00      	cmp	r3, #0
 800705c:	d11f      	bne.n	800709e <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800705e:	68fb      	ldr	r3, [r7, #12]
 8007060:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007062:	f043 0201 	orr.w	r2, r3, #1
 8007066:	68fb      	ldr	r3, [r7, #12]
 8007068:	65da      	str	r2, [r3, #92]	; 0x5c
 800706a:	e018      	b.n	800709e <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 800706c:	68fb      	ldr	r3, [r7, #12]
 800706e:	681b      	ldr	r3, [r3, #0]
 8007070:	68db      	ldr	r3, [r3, #12]
 8007072:	f003 0302 	and.w	r3, r3, #2
 8007076:	2b00      	cmp	r3, #0
 8007078:	d111      	bne.n	800709e <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800707a:	68fb      	ldr	r3, [r7, #12]
 800707c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800707e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8007082:	68fb      	ldr	r3, [r7, #12]
 8007084:	65da      	str	r2, [r3, #92]	; 0x5c
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8007086:	68fb      	ldr	r3, [r7, #12]
 8007088:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800708a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800708e:	2b00      	cmp	r3, #0
 8007090:	d105      	bne.n	800709e <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8007092:	68fb      	ldr	r3, [r7, #12]
 8007094:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007096:	f043 0201 	orr.w	r2, r3, #1
 800709a:	68fb      	ldr	r3, [r7, #12]
 800709c:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 800709e:	68f8      	ldr	r0, [r7, #12]
 80070a0:	f7ff fb38 	bl	8006714 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 80070a4:	e00e      	b.n	80070c4 <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 80070a6:	68fb      	ldr	r3, [r7, #12]
 80070a8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80070aa:	f003 0310 	and.w	r3, r3, #16
 80070ae:	2b00      	cmp	r3, #0
 80070b0:	d003      	beq.n	80070ba <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 80070b2:	68f8      	ldr	r0, [r7, #12]
 80070b4:	f7ff fb42 	bl	800673c <HAL_ADC_ErrorCallback>
}
 80070b8:	e004      	b.n	80070c4 <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 80070ba:	68fb      	ldr	r3, [r7, #12]
 80070bc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80070be:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80070c0:	6878      	ldr	r0, [r7, #4]
 80070c2:	4798      	blx	r3
}
 80070c4:	bf00      	nop
 80070c6:	3710      	adds	r7, #16
 80070c8:	46bd      	mov	sp, r7
 80070ca:	bd80      	pop	{r7, pc}

080070cc <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 80070cc:	b580      	push	{r7, lr}
 80070ce:	b084      	sub	sp, #16
 80070d0:	af00      	add	r7, sp, #0
 80070d2:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80070d4:	687b      	ldr	r3, [r7, #4]
 80070d6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80070d8:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 80070da:	68f8      	ldr	r0, [r7, #12]
 80070dc:	f7ff fb24 	bl	8006728 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80070e0:	bf00      	nop
 80070e2:	3710      	adds	r7, #16
 80070e4:	46bd      	mov	sp, r7
 80070e6:	bd80      	pop	{r7, pc}

080070e8 <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 80070e8:	b580      	push	{r7, lr}
 80070ea:	b084      	sub	sp, #16
 80070ec:	af00      	add	r7, sp, #0
 80070ee:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80070f0:	687b      	ldr	r3, [r7, #4]
 80070f2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80070f4:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 80070f6:	68fb      	ldr	r3, [r7, #12]
 80070f8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80070fa:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80070fe:	68fb      	ldr	r3, [r7, #12]
 8007100:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8007102:	68fb      	ldr	r3, [r7, #12]
 8007104:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007106:	f043 0204 	orr.w	r2, r3, #4
 800710a:	68fb      	ldr	r3, [r7, #12]
 800710c:	661a      	str	r2, [r3, #96]	; 0x60

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 800710e:	68f8      	ldr	r0, [r7, #12]
 8007110:	f7ff fb14 	bl	800673c <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8007114:	bf00      	nop
 8007116:	3710      	adds	r7, #16
 8007118:	46bd      	mov	sp, r7
 800711a:	bd80      	pop	{r7, pc}

0800711c <LL_ADC_IsEnabled>:
{
 800711c:	b480      	push	{r7}
 800711e:	b083      	sub	sp, #12
 8007120:	af00      	add	r7, sp, #0
 8007122:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8007124:	687b      	ldr	r3, [r7, #4]
 8007126:	689b      	ldr	r3, [r3, #8]
 8007128:	f003 0301 	and.w	r3, r3, #1
 800712c:	2b01      	cmp	r3, #1
 800712e:	d101      	bne.n	8007134 <LL_ADC_IsEnabled+0x18>
 8007130:	2301      	movs	r3, #1
 8007132:	e000      	b.n	8007136 <LL_ADC_IsEnabled+0x1a>
 8007134:	2300      	movs	r3, #0
}
 8007136:	4618      	mov	r0, r3
 8007138:	370c      	adds	r7, #12
 800713a:	46bd      	mov	sp, r7
 800713c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007140:	4770      	bx	lr

08007142 <LL_ADC_REG_IsConversionOngoing>:
{
 8007142:	b480      	push	{r7}
 8007144:	b083      	sub	sp, #12
 8007146:	af00      	add	r7, sp, #0
 8007148:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800714a:	687b      	ldr	r3, [r7, #4]
 800714c:	689b      	ldr	r3, [r3, #8]
 800714e:	f003 0304 	and.w	r3, r3, #4
 8007152:	2b04      	cmp	r3, #4
 8007154:	d101      	bne.n	800715a <LL_ADC_REG_IsConversionOngoing+0x18>
 8007156:	2301      	movs	r3, #1
 8007158:	e000      	b.n	800715c <LL_ADC_REG_IsConversionOngoing+0x1a>
 800715a:	2300      	movs	r3, #0
}
 800715c:	4618      	mov	r0, r3
 800715e:	370c      	adds	r7, #12
 8007160:	46bd      	mov	sp, r7
 8007162:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007166:	4770      	bx	lr

08007168 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 8007168:	b590      	push	{r4, r7, lr}
 800716a:	b0a1      	sub	sp, #132	; 0x84
 800716c:	af00      	add	r7, sp, #0
 800716e:	6078      	str	r0, [r7, #4]
 8007170:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8007172:	2300      	movs	r3, #0
 8007174:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8007178:	687b      	ldr	r3, [r7, #4]
 800717a:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 800717e:	2b01      	cmp	r3, #1
 8007180:	d101      	bne.n	8007186 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8007182:	2302      	movs	r3, #2
 8007184:	e08b      	b.n	800729e <HAL_ADCEx_MultiModeConfigChannel+0x136>
 8007186:	687b      	ldr	r3, [r7, #4]
 8007188:	2201      	movs	r2, #1
 800718a:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmphadcSlave);
 800718e:	2300      	movs	r3, #0
 8007190:	667b      	str	r3, [r7, #100]	; 0x64
  ADC_CLEAR_ERRORCODE(&tmphadcSlave);
 8007192:	2300      	movs	r3, #0
 8007194:	66bb      	str	r3, [r7, #104]	; 0x68

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8007196:	687b      	ldr	r3, [r7, #4]
 8007198:	681b      	ldr	r3, [r3, #0]
 800719a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800719e:	d102      	bne.n	80071a6 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 80071a0:	4b41      	ldr	r3, [pc, #260]	; (80072a8 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 80071a2:	60bb      	str	r3, [r7, #8]
 80071a4:	e001      	b.n	80071aa <HAL_ADCEx_MultiModeConfigChannel+0x42>
 80071a6:	2300      	movs	r3, #0
 80071a8:	60bb      	str	r3, [r7, #8]

  if (tmphadcSlave.Instance == NULL)
 80071aa:	68bb      	ldr	r3, [r7, #8]
 80071ac:	2b00      	cmp	r3, #0
 80071ae:	d10b      	bne.n	80071c8 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80071b0:	687b      	ldr	r3, [r7, #4]
 80071b2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80071b4:	f043 0220 	orr.w	r2, r3, #32
 80071b8:	687b      	ldr	r3, [r7, #4]
 80071ba:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80071bc:	687b      	ldr	r3, [r7, #4]
 80071be:	2200      	movs	r2, #0
 80071c0:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

    return HAL_ERROR;
 80071c4:	2301      	movs	r3, #1
 80071c6:	e06a      	b.n	800729e <HAL_ADCEx_MultiModeConfigChannel+0x136>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 80071c8:	68bb      	ldr	r3, [r7, #8]
 80071ca:	4618      	mov	r0, r3
 80071cc:	f7ff ffb9 	bl	8007142 <LL_ADC_REG_IsConversionOngoing>
 80071d0:	67b8      	str	r0, [r7, #120]	; 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80071d2:	687b      	ldr	r3, [r7, #4]
 80071d4:	681b      	ldr	r3, [r3, #0]
 80071d6:	4618      	mov	r0, r3
 80071d8:	f7ff ffb3 	bl	8007142 <LL_ADC_REG_IsConversionOngoing>
 80071dc:	4603      	mov	r3, r0
 80071de:	2b00      	cmp	r3, #0
 80071e0:	d14c      	bne.n	800727c <HAL_ADCEx_MultiModeConfigChannel+0x114>
      && (tmphadcSlave_conversion_on_going == 0UL))
 80071e2:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80071e4:	2b00      	cmp	r3, #0
 80071e6:	d149      	bne.n	800727c <HAL_ADCEx_MultiModeConfigChannel+0x114>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 80071e8:	4b30      	ldr	r3, [pc, #192]	; (80072ac <HAL_ADCEx_MultiModeConfigChannel+0x144>)
 80071ea:	677b      	str	r3, [r7, #116]	; 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80071ec:	683b      	ldr	r3, [r7, #0]
 80071ee:	681b      	ldr	r3, [r3, #0]
 80071f0:	2b00      	cmp	r3, #0
 80071f2:	d028      	beq.n	8007246 <HAL_ADCEx_MultiModeConfigChannel+0xde>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 80071f4:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80071f6:	689b      	ldr	r3, [r3, #8]
 80071f8:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80071fc:	683b      	ldr	r3, [r7, #0]
 80071fe:	6859      	ldr	r1, [r3, #4]
 8007200:	687b      	ldr	r3, [r7, #4]
 8007202:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8007206:	035b      	lsls	r3, r3, #13
 8007208:	430b      	orrs	r3, r1
 800720a:	431a      	orrs	r2, r3
 800720c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800720e:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8007210:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8007214:	f7ff ff82 	bl	800711c <LL_ADC_IsEnabled>
 8007218:	4604      	mov	r4, r0
 800721a:	4823      	ldr	r0, [pc, #140]	; (80072a8 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 800721c:	f7ff ff7e 	bl	800711c <LL_ADC_IsEnabled>
 8007220:	4603      	mov	r3, r0
 8007222:	4323      	orrs	r3, r4
 8007224:	2b00      	cmp	r3, #0
 8007226:	d133      	bne.n	8007290 <HAL_ADCEx_MultiModeConfigChannel+0x128>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8007228:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800722a:	689b      	ldr	r3, [r3, #8]
 800722c:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8007230:	f023 030f 	bic.w	r3, r3, #15
 8007234:	683a      	ldr	r2, [r7, #0]
 8007236:	6811      	ldr	r1, [r2, #0]
 8007238:	683a      	ldr	r2, [r7, #0]
 800723a:	6892      	ldr	r2, [r2, #8]
 800723c:	430a      	orrs	r2, r1
 800723e:	431a      	orrs	r2, r3
 8007240:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007242:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8007244:	e024      	b.n	8007290 <HAL_ADCEx_MultiModeConfigChannel+0x128>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8007246:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007248:	689b      	ldr	r3, [r3, #8]
 800724a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800724e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007250:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8007252:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8007256:	f7ff ff61 	bl	800711c <LL_ADC_IsEnabled>
 800725a:	4604      	mov	r4, r0
 800725c:	4812      	ldr	r0, [pc, #72]	; (80072a8 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 800725e:	f7ff ff5d 	bl	800711c <LL_ADC_IsEnabled>
 8007262:	4603      	mov	r3, r0
 8007264:	4323      	orrs	r3, r4
 8007266:	2b00      	cmp	r3, #0
 8007268:	d112      	bne.n	8007290 <HAL_ADCEx_MultiModeConfigChannel+0x128>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 800726a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800726c:	689b      	ldr	r3, [r3, #8]
 800726e:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8007272:	f023 030f 	bic.w	r3, r3, #15
 8007276:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 8007278:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 800727a:	e009      	b.n	8007290 <HAL_ADCEx_MultiModeConfigChannel+0x128>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800727c:	687b      	ldr	r3, [r7, #4]
 800727e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007280:	f043 0220 	orr.w	r2, r3, #32
 8007284:	687b      	ldr	r3, [r7, #4]
 8007286:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 8007288:	2301      	movs	r3, #1
 800728a:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
 800728e:	e000      	b.n	8007292 <HAL_ADCEx_MultiModeConfigChannel+0x12a>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8007290:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8007292:	687b      	ldr	r3, [r7, #4]
 8007294:	2200      	movs	r2, #0
 8007296:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
 800729a:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
}
 800729e:	4618      	mov	r0, r3
 80072a0:	3784      	adds	r7, #132	; 0x84
 80072a2:	46bd      	mov	sp, r7
 80072a4:	bd90      	pop	{r4, r7, pc}
 80072a6:	bf00      	nop
 80072a8:	50000100 	.word	0x50000100
 80072ac:	50000300 	.word	0x50000300

080072b0 <__NVIC_SetPriorityGrouping>:
{
 80072b0:	b480      	push	{r7}
 80072b2:	b085      	sub	sp, #20
 80072b4:	af00      	add	r7, sp, #0
 80072b6:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80072b8:	687b      	ldr	r3, [r7, #4]
 80072ba:	f003 0307 	and.w	r3, r3, #7
 80072be:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80072c0:	4b0c      	ldr	r3, [pc, #48]	; (80072f4 <__NVIC_SetPriorityGrouping+0x44>)
 80072c2:	68db      	ldr	r3, [r3, #12]
 80072c4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80072c6:	68ba      	ldr	r2, [r7, #8]
 80072c8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80072cc:	4013      	ands	r3, r2
 80072ce:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80072d0:	68fb      	ldr	r3, [r7, #12]
 80072d2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80072d4:	68bb      	ldr	r3, [r7, #8]
 80072d6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80072d8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80072dc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80072e0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80072e2:	4a04      	ldr	r2, [pc, #16]	; (80072f4 <__NVIC_SetPriorityGrouping+0x44>)
 80072e4:	68bb      	ldr	r3, [r7, #8]
 80072e6:	60d3      	str	r3, [r2, #12]
}
 80072e8:	bf00      	nop
 80072ea:	3714      	adds	r7, #20
 80072ec:	46bd      	mov	sp, r7
 80072ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072f2:	4770      	bx	lr
 80072f4:	e000ed00 	.word	0xe000ed00

080072f8 <__NVIC_GetPriorityGrouping>:
{
 80072f8:	b480      	push	{r7}
 80072fa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80072fc:	4b04      	ldr	r3, [pc, #16]	; (8007310 <__NVIC_GetPriorityGrouping+0x18>)
 80072fe:	68db      	ldr	r3, [r3, #12]
 8007300:	0a1b      	lsrs	r3, r3, #8
 8007302:	f003 0307 	and.w	r3, r3, #7
}
 8007306:	4618      	mov	r0, r3
 8007308:	46bd      	mov	sp, r7
 800730a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800730e:	4770      	bx	lr
 8007310:	e000ed00 	.word	0xe000ed00

08007314 <__NVIC_EnableIRQ>:
{
 8007314:	b480      	push	{r7}
 8007316:	b083      	sub	sp, #12
 8007318:	af00      	add	r7, sp, #0
 800731a:	4603      	mov	r3, r0
 800731c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800731e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007322:	2b00      	cmp	r3, #0
 8007324:	db0b      	blt.n	800733e <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8007326:	79fb      	ldrb	r3, [r7, #7]
 8007328:	f003 021f 	and.w	r2, r3, #31
 800732c:	4907      	ldr	r1, [pc, #28]	; (800734c <__NVIC_EnableIRQ+0x38>)
 800732e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007332:	095b      	lsrs	r3, r3, #5
 8007334:	2001      	movs	r0, #1
 8007336:	fa00 f202 	lsl.w	r2, r0, r2
 800733a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800733e:	bf00      	nop
 8007340:	370c      	adds	r7, #12
 8007342:	46bd      	mov	sp, r7
 8007344:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007348:	4770      	bx	lr
 800734a:	bf00      	nop
 800734c:	e000e100 	.word	0xe000e100

08007350 <__NVIC_SetPriority>:
{
 8007350:	b480      	push	{r7}
 8007352:	b083      	sub	sp, #12
 8007354:	af00      	add	r7, sp, #0
 8007356:	4603      	mov	r3, r0
 8007358:	6039      	str	r1, [r7, #0]
 800735a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800735c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007360:	2b00      	cmp	r3, #0
 8007362:	db0a      	blt.n	800737a <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007364:	683b      	ldr	r3, [r7, #0]
 8007366:	b2da      	uxtb	r2, r3
 8007368:	490c      	ldr	r1, [pc, #48]	; (800739c <__NVIC_SetPriority+0x4c>)
 800736a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800736e:	0112      	lsls	r2, r2, #4
 8007370:	b2d2      	uxtb	r2, r2
 8007372:	440b      	add	r3, r1
 8007374:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8007378:	e00a      	b.n	8007390 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800737a:	683b      	ldr	r3, [r7, #0]
 800737c:	b2da      	uxtb	r2, r3
 800737e:	4908      	ldr	r1, [pc, #32]	; (80073a0 <__NVIC_SetPriority+0x50>)
 8007380:	79fb      	ldrb	r3, [r7, #7]
 8007382:	f003 030f 	and.w	r3, r3, #15
 8007386:	3b04      	subs	r3, #4
 8007388:	0112      	lsls	r2, r2, #4
 800738a:	b2d2      	uxtb	r2, r2
 800738c:	440b      	add	r3, r1
 800738e:	761a      	strb	r2, [r3, #24]
}
 8007390:	bf00      	nop
 8007392:	370c      	adds	r7, #12
 8007394:	46bd      	mov	sp, r7
 8007396:	f85d 7b04 	ldr.w	r7, [sp], #4
 800739a:	4770      	bx	lr
 800739c:	e000e100 	.word	0xe000e100
 80073a0:	e000ed00 	.word	0xe000ed00

080073a4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80073a4:	b480      	push	{r7}
 80073a6:	b089      	sub	sp, #36	; 0x24
 80073a8:	af00      	add	r7, sp, #0
 80073aa:	60f8      	str	r0, [r7, #12]
 80073ac:	60b9      	str	r1, [r7, #8]
 80073ae:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80073b0:	68fb      	ldr	r3, [r7, #12]
 80073b2:	f003 0307 	and.w	r3, r3, #7
 80073b6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80073b8:	69fb      	ldr	r3, [r7, #28]
 80073ba:	f1c3 0307 	rsb	r3, r3, #7
 80073be:	2b04      	cmp	r3, #4
 80073c0:	bf28      	it	cs
 80073c2:	2304      	movcs	r3, #4
 80073c4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80073c6:	69fb      	ldr	r3, [r7, #28]
 80073c8:	3304      	adds	r3, #4
 80073ca:	2b06      	cmp	r3, #6
 80073cc:	d902      	bls.n	80073d4 <NVIC_EncodePriority+0x30>
 80073ce:	69fb      	ldr	r3, [r7, #28]
 80073d0:	3b03      	subs	r3, #3
 80073d2:	e000      	b.n	80073d6 <NVIC_EncodePriority+0x32>
 80073d4:	2300      	movs	r3, #0
 80073d6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80073d8:	f04f 32ff 	mov.w	r2, #4294967295
 80073dc:	69bb      	ldr	r3, [r7, #24]
 80073de:	fa02 f303 	lsl.w	r3, r2, r3
 80073e2:	43da      	mvns	r2, r3
 80073e4:	68bb      	ldr	r3, [r7, #8]
 80073e6:	401a      	ands	r2, r3
 80073e8:	697b      	ldr	r3, [r7, #20]
 80073ea:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80073ec:	f04f 31ff 	mov.w	r1, #4294967295
 80073f0:	697b      	ldr	r3, [r7, #20]
 80073f2:	fa01 f303 	lsl.w	r3, r1, r3
 80073f6:	43d9      	mvns	r1, r3
 80073f8:	687b      	ldr	r3, [r7, #4]
 80073fa:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80073fc:	4313      	orrs	r3, r2
         );
}
 80073fe:	4618      	mov	r0, r3
 8007400:	3724      	adds	r7, #36	; 0x24
 8007402:	46bd      	mov	sp, r7
 8007404:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007408:	4770      	bx	lr
	...

0800740c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800740c:	b580      	push	{r7, lr}
 800740e:	b082      	sub	sp, #8
 8007410:	af00      	add	r7, sp, #0
 8007412:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8007414:	687b      	ldr	r3, [r7, #4]
 8007416:	3b01      	subs	r3, #1
 8007418:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800741c:	d301      	bcc.n	8007422 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800741e:	2301      	movs	r3, #1
 8007420:	e00f      	b.n	8007442 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8007422:	4a0a      	ldr	r2, [pc, #40]	; (800744c <SysTick_Config+0x40>)
 8007424:	687b      	ldr	r3, [r7, #4]
 8007426:	3b01      	subs	r3, #1
 8007428:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800742a:	210f      	movs	r1, #15
 800742c:	f04f 30ff 	mov.w	r0, #4294967295
 8007430:	f7ff ff8e 	bl	8007350 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8007434:	4b05      	ldr	r3, [pc, #20]	; (800744c <SysTick_Config+0x40>)
 8007436:	2200      	movs	r2, #0
 8007438:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800743a:	4b04      	ldr	r3, [pc, #16]	; (800744c <SysTick_Config+0x40>)
 800743c:	2207      	movs	r2, #7
 800743e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8007440:	2300      	movs	r3, #0
}
 8007442:	4618      	mov	r0, r3
 8007444:	3708      	adds	r7, #8
 8007446:	46bd      	mov	sp, r7
 8007448:	bd80      	pop	{r7, pc}
 800744a:	bf00      	nop
 800744c:	e000e010 	.word	0xe000e010

08007450 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8007450:	b580      	push	{r7, lr}
 8007452:	b082      	sub	sp, #8
 8007454:	af00      	add	r7, sp, #0
 8007456:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8007458:	6878      	ldr	r0, [r7, #4]
 800745a:	f7ff ff29 	bl	80072b0 <__NVIC_SetPriorityGrouping>
}
 800745e:	bf00      	nop
 8007460:	3708      	adds	r7, #8
 8007462:	46bd      	mov	sp, r7
 8007464:	bd80      	pop	{r7, pc}

08007466 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8007466:	b580      	push	{r7, lr}
 8007468:	b086      	sub	sp, #24
 800746a:	af00      	add	r7, sp, #0
 800746c:	4603      	mov	r3, r0
 800746e:	60b9      	str	r1, [r7, #8]
 8007470:	607a      	str	r2, [r7, #4]
 8007472:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8007474:	f7ff ff40 	bl	80072f8 <__NVIC_GetPriorityGrouping>
 8007478:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800747a:	687a      	ldr	r2, [r7, #4]
 800747c:	68b9      	ldr	r1, [r7, #8]
 800747e:	6978      	ldr	r0, [r7, #20]
 8007480:	f7ff ff90 	bl	80073a4 <NVIC_EncodePriority>
 8007484:	4602      	mov	r2, r0
 8007486:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800748a:	4611      	mov	r1, r2
 800748c:	4618      	mov	r0, r3
 800748e:	f7ff ff5f 	bl	8007350 <__NVIC_SetPriority>
}
 8007492:	bf00      	nop
 8007494:	3718      	adds	r7, #24
 8007496:	46bd      	mov	sp, r7
 8007498:	bd80      	pop	{r7, pc}

0800749a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800749a:	b580      	push	{r7, lr}
 800749c:	b082      	sub	sp, #8
 800749e:	af00      	add	r7, sp, #0
 80074a0:	4603      	mov	r3, r0
 80074a2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80074a4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80074a8:	4618      	mov	r0, r3
 80074aa:	f7ff ff33 	bl	8007314 <__NVIC_EnableIRQ>
}
 80074ae:	bf00      	nop
 80074b0:	3708      	adds	r7, #8
 80074b2:	46bd      	mov	sp, r7
 80074b4:	bd80      	pop	{r7, pc}

080074b6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80074b6:	b580      	push	{r7, lr}
 80074b8:	b082      	sub	sp, #8
 80074ba:	af00      	add	r7, sp, #0
 80074bc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80074be:	6878      	ldr	r0, [r7, #4]
 80074c0:	f7ff ffa4 	bl	800740c <SysTick_Config>
 80074c4:	4603      	mov	r3, r0
}
 80074c6:	4618      	mov	r0, r3
 80074c8:	3708      	adds	r7, #8
 80074ca:	46bd      	mov	sp, r7
 80074cc:	bd80      	pop	{r7, pc}
	...

080074d0 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80074d0:	b580      	push	{r7, lr}
 80074d2:	b084      	sub	sp, #16
 80074d4:	af00      	add	r7, sp, #0
 80074d6:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 80074d8:	687b      	ldr	r3, [r7, #4]
 80074da:	2b00      	cmp	r3, #0
 80074dc:	d101      	bne.n	80074e2 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 80074de:	2301      	movs	r3, #1
 80074e0:	e08d      	b.n	80075fe <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 80074e2:	687b      	ldr	r3, [r7, #4]
 80074e4:	681b      	ldr	r3, [r3, #0]
 80074e6:	461a      	mov	r2, r3
 80074e8:	4b47      	ldr	r3, [pc, #284]	; (8007608 <HAL_DMA_Init+0x138>)
 80074ea:	429a      	cmp	r2, r3
 80074ec:	d80f      	bhi.n	800750e <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 80074ee:	687b      	ldr	r3, [r7, #4]
 80074f0:	681b      	ldr	r3, [r3, #0]
 80074f2:	461a      	mov	r2, r3
 80074f4:	4b45      	ldr	r3, [pc, #276]	; (800760c <HAL_DMA_Init+0x13c>)
 80074f6:	4413      	add	r3, r2
 80074f8:	4a45      	ldr	r2, [pc, #276]	; (8007610 <HAL_DMA_Init+0x140>)
 80074fa:	fba2 2303 	umull	r2, r3, r2, r3
 80074fe:	091b      	lsrs	r3, r3, #4
 8007500:	009a      	lsls	r2, r3, #2
 8007502:	687b      	ldr	r3, [r7, #4]
 8007504:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 8007506:	687b      	ldr	r3, [r7, #4]
 8007508:	4a42      	ldr	r2, [pc, #264]	; (8007614 <HAL_DMA_Init+0x144>)
 800750a:	641a      	str	r2, [r3, #64]	; 0x40
 800750c:	e00e      	b.n	800752c <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 800750e:	687b      	ldr	r3, [r7, #4]
 8007510:	681b      	ldr	r3, [r3, #0]
 8007512:	461a      	mov	r2, r3
 8007514:	4b40      	ldr	r3, [pc, #256]	; (8007618 <HAL_DMA_Init+0x148>)
 8007516:	4413      	add	r3, r2
 8007518:	4a3d      	ldr	r2, [pc, #244]	; (8007610 <HAL_DMA_Init+0x140>)
 800751a:	fba2 2303 	umull	r2, r3, r2, r3
 800751e:	091b      	lsrs	r3, r3, #4
 8007520:	009a      	lsls	r2, r3, #2
 8007522:	687b      	ldr	r3, [r7, #4]
 8007524:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 8007526:	687b      	ldr	r3, [r7, #4]
 8007528:	4a3c      	ldr	r2, [pc, #240]	; (800761c <HAL_DMA_Init+0x14c>)
 800752a:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800752c:	687b      	ldr	r3, [r7, #4]
 800752e:	2202      	movs	r2, #2
 8007530:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8007534:	687b      	ldr	r3, [r7, #4]
 8007536:	681b      	ldr	r3, [r3, #0]
 8007538:	681b      	ldr	r3, [r3, #0]
 800753a:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 800753c:	68fb      	ldr	r3, [r7, #12]
 800753e:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8007542:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007546:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8007548:	687b      	ldr	r3, [r7, #4]
 800754a:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800754c:	687b      	ldr	r3, [r7, #4]
 800754e:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8007550:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8007552:	687b      	ldr	r3, [r7, #4]
 8007554:	691b      	ldr	r3, [r3, #16]
 8007556:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8007558:	687b      	ldr	r3, [r7, #4]
 800755a:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800755c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800755e:	687b      	ldr	r3, [r7, #4]
 8007560:	699b      	ldr	r3, [r3, #24]
 8007562:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8007564:	687b      	ldr	r3, [r7, #4]
 8007566:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8007568:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800756a:	687b      	ldr	r3, [r7, #4]
 800756c:	6a1b      	ldr	r3, [r3, #32]
 800756e:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8007570:	68fa      	ldr	r2, [r7, #12]
 8007572:	4313      	orrs	r3, r2
 8007574:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8007576:	687b      	ldr	r3, [r7, #4]
 8007578:	681b      	ldr	r3, [r3, #0]
 800757a:	68fa      	ldr	r2, [r7, #12]
 800757c:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 800757e:	6878      	ldr	r0, [r7, #4]
 8007580:	f000 fa84 	bl	8007a8c <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8007584:	687b      	ldr	r3, [r7, #4]
 8007586:	689b      	ldr	r3, [r3, #8]
 8007588:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800758c:	d102      	bne.n	8007594 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 800758e:	687b      	ldr	r3, [r7, #4]
 8007590:	2200      	movs	r2, #0
 8007592:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8007594:	687b      	ldr	r3, [r7, #4]
 8007596:	685a      	ldr	r2, [r3, #4]
 8007598:	687b      	ldr	r3, [r7, #4]
 800759a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800759c:	b2d2      	uxtb	r2, r2
 800759e:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80075a0:	687b      	ldr	r3, [r7, #4]
 80075a2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80075a4:	687a      	ldr	r2, [r7, #4]
 80075a6:	6d12      	ldr	r2, [r2, #80]	; 0x50
 80075a8:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 80075aa:	687b      	ldr	r3, [r7, #4]
 80075ac:	685b      	ldr	r3, [r3, #4]
 80075ae:	2b00      	cmp	r3, #0
 80075b0:	d010      	beq.n	80075d4 <HAL_DMA_Init+0x104>
 80075b2:	687b      	ldr	r3, [r7, #4]
 80075b4:	685b      	ldr	r3, [r3, #4]
 80075b6:	2b04      	cmp	r3, #4
 80075b8:	d80c      	bhi.n	80075d4 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 80075ba:	6878      	ldr	r0, [r7, #4]
 80075bc:	f000 faa4 	bl	8007b08 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 80075c0:	687b      	ldr	r3, [r7, #4]
 80075c2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80075c4:	2200      	movs	r2, #0
 80075c6:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80075c8:	687b      	ldr	r3, [r7, #4]
 80075ca:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80075cc:	687a      	ldr	r2, [r7, #4]
 80075ce:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 80075d0:	605a      	str	r2, [r3, #4]
 80075d2:	e008      	b.n	80075e6 <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 80075d4:	687b      	ldr	r3, [r7, #4]
 80075d6:	2200      	movs	r2, #0
 80075d8:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 80075da:	687b      	ldr	r3, [r7, #4]
 80075dc:	2200      	movs	r2, #0
 80075de:	659a      	str	r2, [r3, #88]	; 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 80075e0:	687b      	ldr	r3, [r7, #4]
 80075e2:	2200      	movs	r2, #0
 80075e4:	65da      	str	r2, [r3, #92]	; 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80075e6:	687b      	ldr	r3, [r7, #4]
 80075e8:	2200      	movs	r2, #0
 80075ea:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 80075ec:	687b      	ldr	r3, [r7, #4]
 80075ee:	2201      	movs	r2, #1
 80075f0:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80075f4:	687b      	ldr	r3, [r7, #4]
 80075f6:	2200      	movs	r2, #0
 80075f8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 80075fc:	2300      	movs	r3, #0
}
 80075fe:	4618      	mov	r0, r3
 8007600:	3710      	adds	r7, #16
 8007602:	46bd      	mov	sp, r7
 8007604:	bd80      	pop	{r7, pc}
 8007606:	bf00      	nop
 8007608:	40020407 	.word	0x40020407
 800760c:	bffdfff8 	.word	0xbffdfff8
 8007610:	cccccccd 	.word	0xcccccccd
 8007614:	40020000 	.word	0x40020000
 8007618:	bffdfbf8 	.word	0xbffdfbf8
 800761c:	40020400 	.word	0x40020400

08007620 <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 8007620:	b580      	push	{r7, lr}
 8007622:	b086      	sub	sp, #24
 8007624:	af00      	add	r7, sp, #0
 8007626:	60f8      	str	r0, [r7, #12]
 8007628:	60b9      	str	r1, [r7, #8]
 800762a:	607a      	str	r2, [r7, #4]
 800762c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800762e:	2300      	movs	r3, #0
 8007630:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8007632:	68fb      	ldr	r3, [r7, #12]
 8007634:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8007638:	2b01      	cmp	r3, #1
 800763a:	d101      	bne.n	8007640 <HAL_DMA_Start_IT+0x20>
 800763c:	2302      	movs	r3, #2
 800763e:	e066      	b.n	800770e <HAL_DMA_Start_IT+0xee>
 8007640:	68fb      	ldr	r3, [r7, #12]
 8007642:	2201      	movs	r2, #1
 8007644:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8007648:	68fb      	ldr	r3, [r7, #12]
 800764a:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800764e:	b2db      	uxtb	r3, r3
 8007650:	2b01      	cmp	r3, #1
 8007652:	d155      	bne.n	8007700 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8007654:	68fb      	ldr	r3, [r7, #12]
 8007656:	2202      	movs	r2, #2
 8007658:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800765c:	68fb      	ldr	r3, [r7, #12]
 800765e:	2200      	movs	r2, #0
 8007660:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8007662:	68fb      	ldr	r3, [r7, #12]
 8007664:	681b      	ldr	r3, [r3, #0]
 8007666:	681a      	ldr	r2, [r3, #0]
 8007668:	68fb      	ldr	r3, [r7, #12]
 800766a:	681b      	ldr	r3, [r3, #0]
 800766c:	f022 0201 	bic.w	r2, r2, #1
 8007670:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8007672:	683b      	ldr	r3, [r7, #0]
 8007674:	687a      	ldr	r2, [r7, #4]
 8007676:	68b9      	ldr	r1, [r7, #8]
 8007678:	68f8      	ldr	r0, [r7, #12]
 800767a:	f000 f9c9 	bl	8007a10 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 800767e:	68fb      	ldr	r3, [r7, #12]
 8007680:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007682:	2b00      	cmp	r3, #0
 8007684:	d008      	beq.n	8007698 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8007686:	68fb      	ldr	r3, [r7, #12]
 8007688:	681b      	ldr	r3, [r3, #0]
 800768a:	681a      	ldr	r2, [r3, #0]
 800768c:	68fb      	ldr	r3, [r7, #12]
 800768e:	681b      	ldr	r3, [r3, #0]
 8007690:	f042 020e 	orr.w	r2, r2, #14
 8007694:	601a      	str	r2, [r3, #0]
 8007696:	e00f      	b.n	80076b8 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8007698:	68fb      	ldr	r3, [r7, #12]
 800769a:	681b      	ldr	r3, [r3, #0]
 800769c:	681a      	ldr	r2, [r3, #0]
 800769e:	68fb      	ldr	r3, [r7, #12]
 80076a0:	681b      	ldr	r3, [r3, #0]
 80076a2:	f022 0204 	bic.w	r2, r2, #4
 80076a6:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80076a8:	68fb      	ldr	r3, [r7, #12]
 80076aa:	681b      	ldr	r3, [r3, #0]
 80076ac:	681a      	ldr	r2, [r3, #0]
 80076ae:	68fb      	ldr	r3, [r7, #12]
 80076b0:	681b      	ldr	r3, [r3, #0]
 80076b2:	f042 020a 	orr.w	r2, r2, #10
 80076b6:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 80076b8:	68fb      	ldr	r3, [r7, #12]
 80076ba:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80076bc:	681b      	ldr	r3, [r3, #0]
 80076be:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80076c2:	2b00      	cmp	r3, #0
 80076c4:	d007      	beq.n	80076d6 <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 80076c6:	68fb      	ldr	r3, [r7, #12]
 80076c8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80076ca:	681a      	ldr	r2, [r3, #0]
 80076cc:	68fb      	ldr	r3, [r7, #12]
 80076ce:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80076d0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80076d4:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 80076d6:	68fb      	ldr	r3, [r7, #12]
 80076d8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80076da:	2b00      	cmp	r3, #0
 80076dc:	d007      	beq.n	80076ee <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 80076de:	68fb      	ldr	r3, [r7, #12]
 80076e0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80076e2:	681a      	ldr	r2, [r3, #0]
 80076e4:	68fb      	ldr	r3, [r7, #12]
 80076e6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80076e8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80076ec:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80076ee:	68fb      	ldr	r3, [r7, #12]
 80076f0:	681b      	ldr	r3, [r3, #0]
 80076f2:	681a      	ldr	r2, [r3, #0]
 80076f4:	68fb      	ldr	r3, [r7, #12]
 80076f6:	681b      	ldr	r3, [r3, #0]
 80076f8:	f042 0201 	orr.w	r2, r2, #1
 80076fc:	601a      	str	r2, [r3, #0]
 80076fe:	e005      	b.n	800770c <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8007700:	68fb      	ldr	r3, [r7, #12]
 8007702:	2200      	movs	r2, #0
 8007704:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8007708:	2302      	movs	r3, #2
 800770a:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 800770c:	7dfb      	ldrb	r3, [r7, #23]
}
 800770e:	4618      	mov	r0, r3
 8007710:	3718      	adds	r7, #24
 8007712:	46bd      	mov	sp, r7
 8007714:	bd80      	pop	{r7, pc}

08007716 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8007716:	b480      	push	{r7}
 8007718:	b085      	sub	sp, #20
 800771a:	af00      	add	r7, sp, #0
 800771c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800771e:	2300      	movs	r3, #0
 8007720:	73fb      	strb	r3, [r7, #15]

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8007722:	687b      	ldr	r3, [r7, #4]
 8007724:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8007728:	b2db      	uxtb	r3, r3
 800772a:	2b02      	cmp	r3, #2
 800772c:	d005      	beq.n	800773a <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800772e:	687b      	ldr	r3, [r7, #4]
 8007730:	2204      	movs	r2, #4
 8007732:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 8007734:	2301      	movs	r3, #1
 8007736:	73fb      	strb	r3, [r7, #15]
 8007738:	e037      	b.n	80077aa <HAL_DMA_Abort+0x94>
  }
  else
  {
     /* Disable DMA IT */
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800773a:	687b      	ldr	r3, [r7, #4]
 800773c:	681b      	ldr	r3, [r3, #0]
 800773e:	681a      	ldr	r2, [r3, #0]
 8007740:	687b      	ldr	r3, [r7, #4]
 8007742:	681b      	ldr	r3, [r3, #0]
 8007744:	f022 020e 	bic.w	r2, r2, #14
 8007748:	601a      	str	r2, [r3, #0]
     
     /* disable the DMAMUX sync overrun IT*/
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800774a:	687b      	ldr	r3, [r7, #4]
 800774c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800774e:	681a      	ldr	r2, [r3, #0]
 8007750:	687b      	ldr	r3, [r7, #4]
 8007752:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007754:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8007758:	601a      	str	r2, [r3, #0]
     
     /* Disable the channel */
     __HAL_DMA_DISABLE(hdma);
 800775a:	687b      	ldr	r3, [r7, #4]
 800775c:	681b      	ldr	r3, [r3, #0]
 800775e:	681a      	ldr	r2, [r3, #0]
 8007760:	687b      	ldr	r3, [r7, #4]
 8007762:	681b      	ldr	r3, [r3, #0]
 8007764:	f022 0201 	bic.w	r2, r2, #1
 8007768:	601a      	str	r2, [r3, #0]
     
     /* Clear all flags */
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800776a:	687b      	ldr	r3, [r7, #4]
 800776c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800776e:	f003 021f 	and.w	r2, r3, #31
 8007772:	687b      	ldr	r3, [r7, #4]
 8007774:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007776:	2101      	movs	r1, #1
 8007778:	fa01 f202 	lsl.w	r2, r1, r2
 800777c:	605a      	str	r2, [r3, #4]
     
     /* Clear the DMAMUX synchro overrun flag */
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800777e:	687b      	ldr	r3, [r7, #4]
 8007780:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007782:	687a      	ldr	r2, [r7, #4]
 8007784:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8007786:	605a      	str	r2, [r3, #4]
     
     if (hdma->DMAmuxRequestGen != 0U)
 8007788:	687b      	ldr	r3, [r7, #4]
 800778a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800778c:	2b00      	cmp	r3, #0
 800778e:	d00c      	beq.n	80077aa <HAL_DMA_Abort+0x94>
     {
       /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
       /* disable the request gen overrun IT*/
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8007790:	687b      	ldr	r3, [r7, #4]
 8007792:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007794:	681a      	ldr	r2, [r3, #0]
 8007796:	687b      	ldr	r3, [r7, #4]
 8007798:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800779a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800779e:	601a      	str	r2, [r3, #0]
     
       /* Clear the DMAMUX request generator overrun flag */
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80077a0:	687b      	ldr	r3, [r7, #4]
 80077a2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80077a4:	687a      	ldr	r2, [r7, #4]
 80077a6:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 80077a8:	605a      	str	r2, [r3, #4]
     }
  }  
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80077aa:	687b      	ldr	r3, [r7, #4]
 80077ac:	2201      	movs	r2, #1
 80077ae:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 80077b2:	687b      	ldr	r3, [r7, #4]
 80077b4:	2200      	movs	r2, #0
 80077b6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return status;
 80077ba:	7bfb      	ldrb	r3, [r7, #15]
}
 80077bc:	4618      	mov	r0, r3
 80077be:	3714      	adds	r7, #20
 80077c0:	46bd      	mov	sp, r7
 80077c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077c6:	4770      	bx	lr

080077c8 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80077c8:	b580      	push	{r7, lr}
 80077ca:	b084      	sub	sp, #16
 80077cc:	af00      	add	r7, sp, #0
 80077ce:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80077d0:	2300      	movs	r3, #0
 80077d2:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 80077d4:	687b      	ldr	r3, [r7, #4]
 80077d6:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80077da:	b2db      	uxtb	r3, r3
 80077dc:	2b02      	cmp	r3, #2
 80077de:	d00d      	beq.n	80077fc <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80077e0:	687b      	ldr	r3, [r7, #4]
 80077e2:	2204      	movs	r2, #4
 80077e4:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80077e6:	687b      	ldr	r3, [r7, #4]
 80077e8:	2201      	movs	r2, #1
 80077ea:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80077ee:	687b      	ldr	r3, [r7, #4]
 80077f0:	2200      	movs	r2, #0
 80077f2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    status = HAL_ERROR;
 80077f6:	2301      	movs	r3, #1
 80077f8:	73fb      	strb	r3, [r7, #15]
 80077fa:	e047      	b.n	800788c <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80077fc:	687b      	ldr	r3, [r7, #4]
 80077fe:	681b      	ldr	r3, [r3, #0]
 8007800:	681a      	ldr	r2, [r3, #0]
 8007802:	687b      	ldr	r3, [r7, #4]
 8007804:	681b      	ldr	r3, [r3, #0]
 8007806:	f022 020e 	bic.w	r2, r2, #14
 800780a:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800780c:	687b      	ldr	r3, [r7, #4]
 800780e:	681b      	ldr	r3, [r3, #0]
 8007810:	681a      	ldr	r2, [r3, #0]
 8007812:	687b      	ldr	r3, [r7, #4]
 8007814:	681b      	ldr	r3, [r3, #0]
 8007816:	f022 0201 	bic.w	r2, r2, #1
 800781a:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800781c:	687b      	ldr	r3, [r7, #4]
 800781e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007820:	681a      	ldr	r2, [r3, #0]
 8007822:	687b      	ldr	r3, [r7, #4]
 8007824:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007826:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800782a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800782c:	687b      	ldr	r3, [r7, #4]
 800782e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007830:	f003 021f 	and.w	r2, r3, #31
 8007834:	687b      	ldr	r3, [r7, #4]
 8007836:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007838:	2101      	movs	r1, #1
 800783a:	fa01 f202 	lsl.w	r2, r1, r2
 800783e:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8007840:	687b      	ldr	r3, [r7, #4]
 8007842:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007844:	687a      	ldr	r2, [r7, #4]
 8007846:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8007848:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 800784a:	687b      	ldr	r3, [r7, #4]
 800784c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800784e:	2b00      	cmp	r3, #0
 8007850:	d00c      	beq.n	800786c <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8007852:	687b      	ldr	r3, [r7, #4]
 8007854:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007856:	681a      	ldr	r2, [r3, #0]
 8007858:	687b      	ldr	r3, [r7, #4]
 800785a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800785c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8007860:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8007862:	687b      	ldr	r3, [r7, #4]
 8007864:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007866:	687a      	ldr	r2, [r7, #4]
 8007868:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 800786a:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800786c:	687b      	ldr	r3, [r7, #4]
 800786e:	2201      	movs	r2, #1
 8007870:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8007874:	687b      	ldr	r3, [r7, #4]
 8007876:	2200      	movs	r2, #0
 8007878:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 800787c:	687b      	ldr	r3, [r7, #4]
 800787e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007880:	2b00      	cmp	r3, #0
 8007882:	d003      	beq.n	800788c <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 8007884:	687b      	ldr	r3, [r7, #4]
 8007886:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007888:	6878      	ldr	r0, [r7, #4]
 800788a:	4798      	blx	r3
    }
  }
  return status;
 800788c:	7bfb      	ldrb	r3, [r7, #15]
}
 800788e:	4618      	mov	r0, r3
 8007890:	3710      	adds	r7, #16
 8007892:	46bd      	mov	sp, r7
 8007894:	bd80      	pop	{r7, pc}

08007896 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8007896:	b580      	push	{r7, lr}
 8007898:	b084      	sub	sp, #16
 800789a:	af00      	add	r7, sp, #0
 800789c:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800789e:	687b      	ldr	r3, [r7, #4]
 80078a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80078a2:	681b      	ldr	r3, [r3, #0]
 80078a4:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80078a6:	687b      	ldr	r3, [r7, #4]
 80078a8:	681b      	ldr	r3, [r3, #0]
 80078aa:	681b      	ldr	r3, [r3, #0]
 80078ac:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 80078ae:	687b      	ldr	r3, [r7, #4]
 80078b0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80078b2:	f003 031f 	and.w	r3, r3, #31
 80078b6:	2204      	movs	r2, #4
 80078b8:	409a      	lsls	r2, r3
 80078ba:	68fb      	ldr	r3, [r7, #12]
 80078bc:	4013      	ands	r3, r2
 80078be:	2b00      	cmp	r3, #0
 80078c0:	d026      	beq.n	8007910 <HAL_DMA_IRQHandler+0x7a>
 80078c2:	68bb      	ldr	r3, [r7, #8]
 80078c4:	f003 0304 	and.w	r3, r3, #4
 80078c8:	2b00      	cmp	r3, #0
 80078ca:	d021      	beq.n	8007910 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80078cc:	687b      	ldr	r3, [r7, #4]
 80078ce:	681b      	ldr	r3, [r3, #0]
 80078d0:	681b      	ldr	r3, [r3, #0]
 80078d2:	f003 0320 	and.w	r3, r3, #32
 80078d6:	2b00      	cmp	r3, #0
 80078d8:	d107      	bne.n	80078ea <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80078da:	687b      	ldr	r3, [r7, #4]
 80078dc:	681b      	ldr	r3, [r3, #0]
 80078de:	681a      	ldr	r2, [r3, #0]
 80078e0:	687b      	ldr	r3, [r7, #4]
 80078e2:	681b      	ldr	r3, [r3, #0]
 80078e4:	f022 0204 	bic.w	r2, r2, #4
 80078e8:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 80078ea:	687b      	ldr	r3, [r7, #4]
 80078ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80078ee:	f003 021f 	and.w	r2, r3, #31
 80078f2:	687b      	ldr	r3, [r7, #4]
 80078f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80078f6:	2104      	movs	r1, #4
 80078f8:	fa01 f202 	lsl.w	r2, r1, r2
 80078fc:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 80078fe:	687b      	ldr	r3, [r7, #4]
 8007900:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007902:	2b00      	cmp	r3, #0
 8007904:	d071      	beq.n	80079ea <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8007906:	687b      	ldr	r3, [r7, #4]
 8007908:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800790a:	6878      	ldr	r0, [r7, #4]
 800790c:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 800790e:	e06c      	b.n	80079ea <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 8007910:	687b      	ldr	r3, [r7, #4]
 8007912:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007914:	f003 031f 	and.w	r3, r3, #31
 8007918:	2202      	movs	r2, #2
 800791a:	409a      	lsls	r2, r3
 800791c:	68fb      	ldr	r3, [r7, #12]
 800791e:	4013      	ands	r3, r2
 8007920:	2b00      	cmp	r3, #0
 8007922:	d02e      	beq.n	8007982 <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 8007924:	68bb      	ldr	r3, [r7, #8]
 8007926:	f003 0302 	and.w	r3, r3, #2
 800792a:	2b00      	cmp	r3, #0
 800792c:	d029      	beq.n	8007982 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800792e:	687b      	ldr	r3, [r7, #4]
 8007930:	681b      	ldr	r3, [r3, #0]
 8007932:	681b      	ldr	r3, [r3, #0]
 8007934:	f003 0320 	and.w	r3, r3, #32
 8007938:	2b00      	cmp	r3, #0
 800793a:	d10b      	bne.n	8007954 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 800793c:	687b      	ldr	r3, [r7, #4]
 800793e:	681b      	ldr	r3, [r3, #0]
 8007940:	681a      	ldr	r2, [r3, #0]
 8007942:	687b      	ldr	r3, [r7, #4]
 8007944:	681b      	ldr	r3, [r3, #0]
 8007946:	f022 020a 	bic.w	r2, r2, #10
 800794a:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800794c:	687b      	ldr	r3, [r7, #4]
 800794e:	2201      	movs	r2, #1
 8007950:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 8007954:	687b      	ldr	r3, [r7, #4]
 8007956:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007958:	f003 021f 	and.w	r2, r3, #31
 800795c:	687b      	ldr	r3, [r7, #4]
 800795e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007960:	2102      	movs	r1, #2
 8007962:	fa01 f202 	lsl.w	r2, r1, r2
 8007966:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8007968:	687b      	ldr	r3, [r7, #4]
 800796a:	2200      	movs	r2, #0
 800796c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferCpltCallback != NULL)
 8007970:	687b      	ldr	r3, [r7, #4]
 8007972:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007974:	2b00      	cmp	r3, #0
 8007976:	d038      	beq.n	80079ea <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8007978:	687b      	ldr	r3, [r7, #4]
 800797a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800797c:	6878      	ldr	r0, [r7, #4]
 800797e:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8007980:	e033      	b.n	80079ea <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 8007982:	687b      	ldr	r3, [r7, #4]
 8007984:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007986:	f003 031f 	and.w	r3, r3, #31
 800798a:	2208      	movs	r2, #8
 800798c:	409a      	lsls	r2, r3
 800798e:	68fb      	ldr	r3, [r7, #12]
 8007990:	4013      	ands	r3, r2
 8007992:	2b00      	cmp	r3, #0
 8007994:	d02a      	beq.n	80079ec <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 8007996:	68bb      	ldr	r3, [r7, #8]
 8007998:	f003 0308 	and.w	r3, r3, #8
 800799c:	2b00      	cmp	r3, #0
 800799e:	d025      	beq.n	80079ec <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80079a0:	687b      	ldr	r3, [r7, #4]
 80079a2:	681b      	ldr	r3, [r3, #0]
 80079a4:	681a      	ldr	r2, [r3, #0]
 80079a6:	687b      	ldr	r3, [r7, #4]
 80079a8:	681b      	ldr	r3, [r3, #0]
 80079aa:	f022 020e 	bic.w	r2, r2, #14
 80079ae:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 80079b0:	687b      	ldr	r3, [r7, #4]
 80079b2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80079b4:	f003 021f 	and.w	r2, r3, #31
 80079b8:	687b      	ldr	r3, [r7, #4]
 80079ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80079bc:	2101      	movs	r1, #1
 80079be:	fa01 f202 	lsl.w	r2, r1, r2
 80079c2:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80079c4:	687b      	ldr	r3, [r7, #4]
 80079c6:	2201      	movs	r2, #1
 80079c8:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80079ca:	687b      	ldr	r3, [r7, #4]
 80079cc:	2201      	movs	r2, #1
 80079ce:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80079d2:	687b      	ldr	r3, [r7, #4]
 80079d4:	2200      	movs	r2, #0
 80079d6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 80079da:	687b      	ldr	r3, [r7, #4]
 80079dc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80079de:	2b00      	cmp	r3, #0
 80079e0:	d004      	beq.n	80079ec <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80079e2:	687b      	ldr	r3, [r7, #4]
 80079e4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80079e6:	6878      	ldr	r0, [r7, #4]
 80079e8:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 80079ea:	bf00      	nop
 80079ec:	bf00      	nop
}
 80079ee:	3710      	adds	r7, #16
 80079f0:	46bd      	mov	sp, r7
 80079f2:	bd80      	pop	{r7, pc}

080079f4 <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 80079f4:	b480      	push	{r7}
 80079f6:	b083      	sub	sp, #12
 80079f8:	af00      	add	r7, sp, #0
 80079fa:	6078      	str	r0, [r7, #4]
  /* Return DMA handle state */
  return hdma->State;
 80079fc:	687b      	ldr	r3, [r7, #4]
 80079fe:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8007a02:	b2db      	uxtb	r3, r3
}
 8007a04:	4618      	mov	r0, r3
 8007a06:	370c      	adds	r7, #12
 8007a08:	46bd      	mov	sp, r7
 8007a0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a0e:	4770      	bx	lr

08007a10 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8007a10:	b480      	push	{r7}
 8007a12:	b085      	sub	sp, #20
 8007a14:	af00      	add	r7, sp, #0
 8007a16:	60f8      	str	r0, [r7, #12]
 8007a18:	60b9      	str	r1, [r7, #8]
 8007a1a:	607a      	str	r2, [r7, #4]
 8007a1c:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8007a1e:	68fb      	ldr	r3, [r7, #12]
 8007a20:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007a22:	68fa      	ldr	r2, [r7, #12]
 8007a24:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8007a26:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8007a28:	68fb      	ldr	r3, [r7, #12]
 8007a2a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007a2c:	2b00      	cmp	r3, #0
 8007a2e:	d004      	beq.n	8007a3a <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8007a30:	68fb      	ldr	r3, [r7, #12]
 8007a32:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007a34:	68fa      	ldr	r2, [r7, #12]
 8007a36:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8007a38:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8007a3a:	68fb      	ldr	r3, [r7, #12]
 8007a3c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007a3e:	f003 021f 	and.w	r2, r3, #31
 8007a42:	68fb      	ldr	r3, [r7, #12]
 8007a44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007a46:	2101      	movs	r1, #1
 8007a48:	fa01 f202 	lsl.w	r2, r1, r2
 8007a4c:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8007a4e:	68fb      	ldr	r3, [r7, #12]
 8007a50:	681b      	ldr	r3, [r3, #0]
 8007a52:	683a      	ldr	r2, [r7, #0]
 8007a54:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8007a56:	68fb      	ldr	r3, [r7, #12]
 8007a58:	689b      	ldr	r3, [r3, #8]
 8007a5a:	2b10      	cmp	r3, #16
 8007a5c:	d108      	bne.n	8007a70 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8007a5e:	68fb      	ldr	r3, [r7, #12]
 8007a60:	681b      	ldr	r3, [r3, #0]
 8007a62:	687a      	ldr	r2, [r7, #4]
 8007a64:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8007a66:	68fb      	ldr	r3, [r7, #12]
 8007a68:	681b      	ldr	r3, [r3, #0]
 8007a6a:	68ba      	ldr	r2, [r7, #8]
 8007a6c:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8007a6e:	e007      	b.n	8007a80 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 8007a70:	68fb      	ldr	r3, [r7, #12]
 8007a72:	681b      	ldr	r3, [r3, #0]
 8007a74:	68ba      	ldr	r2, [r7, #8]
 8007a76:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8007a78:	68fb      	ldr	r3, [r7, #12]
 8007a7a:	681b      	ldr	r3, [r3, #0]
 8007a7c:	687a      	ldr	r2, [r7, #4]
 8007a7e:	60da      	str	r2, [r3, #12]
}
 8007a80:	bf00      	nop
 8007a82:	3714      	adds	r7, #20
 8007a84:	46bd      	mov	sp, r7
 8007a86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a8a:	4770      	bx	lr

08007a8c <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8007a8c:	b480      	push	{r7}
 8007a8e:	b087      	sub	sp, #28
 8007a90:	af00      	add	r7, sp, #0
 8007a92:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8007a94:	687b      	ldr	r3, [r7, #4]
 8007a96:	681b      	ldr	r3, [r3, #0]
 8007a98:	461a      	mov	r2, r3
 8007a9a:	4b16      	ldr	r3, [pc, #88]	; (8007af4 <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 8007a9c:	429a      	cmp	r2, r3
 8007a9e:	d802      	bhi.n	8007aa6 <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 8007aa0:	4b15      	ldr	r3, [pc, #84]	; (8007af8 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 8007aa2:	617b      	str	r3, [r7, #20]
 8007aa4:	e001      	b.n	8007aaa <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
#elif defined (STM32G431xx) || defined (STM32G441xx) || defined (STM32GBK1CB)
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
 8007aa6:	4b15      	ldr	r3, [pc, #84]	; (8007afc <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 8007aa8:	617b      	str	r3, [r7, #20]
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 8007aaa:	697b      	ldr	r3, [r7, #20]
 8007aac:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8007aae:	687b      	ldr	r3, [r7, #4]
 8007ab0:	681b      	ldr	r3, [r3, #0]
 8007ab2:	b2db      	uxtb	r3, r3
 8007ab4:	3b08      	subs	r3, #8
 8007ab6:	4a12      	ldr	r2, [pc, #72]	; (8007b00 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 8007ab8:	fba2 2303 	umull	r2, r3, r2, r3
 8007abc:	091b      	lsrs	r3, r3, #4
 8007abe:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8007ac0:	687b      	ldr	r3, [r7, #4]
 8007ac2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007ac4:	089b      	lsrs	r3, r3, #2
 8007ac6:	009a      	lsls	r2, r3, #2
 8007ac8:	693b      	ldr	r3, [r7, #16]
 8007aca:	4413      	add	r3, r2
 8007acc:	461a      	mov	r2, r3
 8007ace:	687b      	ldr	r3, [r7, #4]
 8007ad0:	649a      	str	r2, [r3, #72]	; 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8007ad2:	687b      	ldr	r3, [r7, #4]
 8007ad4:	4a0b      	ldr	r2, [pc, #44]	; (8007b04 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 8007ad6:	64da      	str	r2, [r3, #76]	; 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8007ad8:	68fb      	ldr	r3, [r7, #12]
 8007ada:	f003 031f 	and.w	r3, r3, #31
 8007ade:	2201      	movs	r2, #1
 8007ae0:	409a      	lsls	r2, r3
 8007ae2:	687b      	ldr	r3, [r7, #4]
 8007ae4:	651a      	str	r2, [r3, #80]	; 0x50
}
 8007ae6:	bf00      	nop
 8007ae8:	371c      	adds	r7, #28
 8007aea:	46bd      	mov	sp, r7
 8007aec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007af0:	4770      	bx	lr
 8007af2:	bf00      	nop
 8007af4:	40020407 	.word	0x40020407
 8007af8:	40020800 	.word	0x40020800
 8007afc:	40020820 	.word	0x40020820
 8007b00:	cccccccd 	.word	0xcccccccd
 8007b04:	40020880 	.word	0x40020880

08007b08 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8007b08:	b480      	push	{r7}
 8007b0a:	b085      	sub	sp, #20
 8007b0c:	af00      	add	r7, sp, #0
 8007b0e:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8007b10:	687b      	ldr	r3, [r7, #4]
 8007b12:	685b      	ldr	r3, [r3, #4]
 8007b14:	b2db      	uxtb	r3, r3
 8007b16:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8007b18:	68fa      	ldr	r2, [r7, #12]
 8007b1a:	4b0b      	ldr	r3, [pc, #44]	; (8007b48 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8007b1c:	4413      	add	r3, r2
 8007b1e:	009b      	lsls	r3, r3, #2
 8007b20:	461a      	mov	r2, r3
 8007b22:	687b      	ldr	r3, [r7, #4]
 8007b24:	655a      	str	r2, [r3, #84]	; 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8007b26:	687b      	ldr	r3, [r7, #4]
 8007b28:	4a08      	ldr	r2, [pc, #32]	; (8007b4c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8007b2a:	659a      	str	r2, [r3, #88]	; 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 8007b2c:	68fb      	ldr	r3, [r7, #12]
 8007b2e:	3b01      	subs	r3, #1
 8007b30:	f003 031f 	and.w	r3, r3, #31
 8007b34:	2201      	movs	r2, #1
 8007b36:	409a      	lsls	r2, r3
 8007b38:	687b      	ldr	r3, [r7, #4]
 8007b3a:	65da      	str	r2, [r3, #92]	; 0x5c
}
 8007b3c:	bf00      	nop
 8007b3e:	3714      	adds	r7, #20
 8007b40:	46bd      	mov	sp, r7
 8007b42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b46:	4770      	bx	lr
 8007b48:	1000823f 	.word	0x1000823f
 8007b4c:	40020940 	.word	0x40020940

08007b50 <HAL_FDCAN_Init>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
{
 8007b50:	b580      	push	{r7, lr}
 8007b52:	b084      	sub	sp, #16
 8007b54:	af00      	add	r7, sp, #0
 8007b56:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check FDCAN handle */
  if (hfdcan == NULL)
 8007b58:	687b      	ldr	r3, [r7, #4]
 8007b5a:	2b00      	cmp	r3, #0
 8007b5c:	d101      	bne.n	8007b62 <HAL_FDCAN_Init+0x12>
  {
    return HAL_ERROR;
 8007b5e:	2301      	movs	r3, #1
 8007b60:	e147      	b.n	8007df2 <HAL_FDCAN_Init+0x2a2>

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
  }
#else
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 8007b62:	687b      	ldr	r3, [r7, #4]
 8007b64:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8007b68:	b2db      	uxtb	r3, r3
 8007b6a:	2b00      	cmp	r3, #0
 8007b6c:	d106      	bne.n	8007b7c <HAL_FDCAN_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hfdcan->Lock = HAL_UNLOCKED;
 8007b6e:	687b      	ldr	r3, [r7, #4]
 8007b70:	2200      	movs	r2, #0
 8007b72:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

    /* Init the low level hardware: CLOCK, NVIC */
    HAL_FDCAN_MspInit(hfdcan);
 8007b76:	6878      	ldr	r0, [r7, #4]
 8007b78:	f7fa fa22 	bl	8001fc0 <HAL_FDCAN_MspInit>
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 8007b7c:	687b      	ldr	r3, [r7, #4]
 8007b7e:	681b      	ldr	r3, [r3, #0]
 8007b80:	699a      	ldr	r2, [r3, #24]
 8007b82:	687b      	ldr	r3, [r7, #4]
 8007b84:	681b      	ldr	r3, [r3, #0]
 8007b86:	f022 0210 	bic.w	r2, r2, #16
 8007b8a:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8007b8c:	f7fe f938 	bl	8005e00 <HAL_GetTick>
 8007b90:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8007b92:	e012      	b.n	8007bba <HAL_FDCAN_Init+0x6a>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8007b94:	f7fe f934 	bl	8005e00 <HAL_GetTick>
 8007b98:	4602      	mov	r2, r0
 8007b9a:	68fb      	ldr	r3, [r7, #12]
 8007b9c:	1ad3      	subs	r3, r2, r3
 8007b9e:	2b0a      	cmp	r3, #10
 8007ba0:	d90b      	bls.n	8007bba <HAL_FDCAN_Init+0x6a>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8007ba2:	687b      	ldr	r3, [r7, #4]
 8007ba4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007ba6:	f043 0201 	orr.w	r2, r3, #1
 8007baa:	687b      	ldr	r3, [r7, #4]
 8007bac:	661a      	str	r2, [r3, #96]	; 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8007bae:	687b      	ldr	r3, [r7, #4]
 8007bb0:	2203      	movs	r2, #3
 8007bb2:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

      return HAL_ERROR;
 8007bb6:	2301      	movs	r3, #1
 8007bb8:	e11b      	b.n	8007df2 <HAL_FDCAN_Init+0x2a2>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8007bba:	687b      	ldr	r3, [r7, #4]
 8007bbc:	681b      	ldr	r3, [r3, #0]
 8007bbe:	699b      	ldr	r3, [r3, #24]
 8007bc0:	f003 0308 	and.w	r3, r3, #8
 8007bc4:	2b08      	cmp	r3, #8
 8007bc6:	d0e5      	beq.n	8007b94 <HAL_FDCAN_Init+0x44>
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8007bc8:	687b      	ldr	r3, [r7, #4]
 8007bca:	681b      	ldr	r3, [r3, #0]
 8007bcc:	699a      	ldr	r2, [r3, #24]
 8007bce:	687b      	ldr	r3, [r7, #4]
 8007bd0:	681b      	ldr	r3, [r3, #0]
 8007bd2:	f042 0201 	orr.w	r2, r2, #1
 8007bd6:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8007bd8:	f7fe f912 	bl	8005e00 <HAL_GetTick>
 8007bdc:	60f8      	str	r0, [r7, #12]

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8007bde:	e012      	b.n	8007c06 <HAL_FDCAN_Init+0xb6>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8007be0:	f7fe f90e 	bl	8005e00 <HAL_GetTick>
 8007be4:	4602      	mov	r2, r0
 8007be6:	68fb      	ldr	r3, [r7, #12]
 8007be8:	1ad3      	subs	r3, r2, r3
 8007bea:	2b0a      	cmp	r3, #10
 8007bec:	d90b      	bls.n	8007c06 <HAL_FDCAN_Init+0xb6>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8007bee:	687b      	ldr	r3, [r7, #4]
 8007bf0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007bf2:	f043 0201 	orr.w	r2, r3, #1
 8007bf6:	687b      	ldr	r3, [r7, #4]
 8007bf8:	661a      	str	r2, [r3, #96]	; 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8007bfa:	687b      	ldr	r3, [r7, #4]
 8007bfc:	2203      	movs	r2, #3
 8007bfe:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

      return HAL_ERROR;
 8007c02:	2301      	movs	r3, #1
 8007c04:	e0f5      	b.n	8007df2 <HAL_FDCAN_Init+0x2a2>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8007c06:	687b      	ldr	r3, [r7, #4]
 8007c08:	681b      	ldr	r3, [r3, #0]
 8007c0a:	699b      	ldr	r3, [r3, #24]
 8007c0c:	f003 0301 	and.w	r3, r3, #1
 8007c10:	2b00      	cmp	r3, #0
 8007c12:	d0e5      	beq.n	8007be0 <HAL_FDCAN_Init+0x90>
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 8007c14:	687b      	ldr	r3, [r7, #4]
 8007c16:	681b      	ldr	r3, [r3, #0]
 8007c18:	699a      	ldr	r2, [r3, #24]
 8007c1a:	687b      	ldr	r3, [r7, #4]
 8007c1c:	681b      	ldr	r3, [r3, #0]
 8007c1e:	f042 0202 	orr.w	r2, r2, #2
 8007c22:	619a      	str	r2, [r3, #24]

  /* Check FDCAN instance */
  if (hfdcan->Instance == FDCAN1)
 8007c24:	687b      	ldr	r3, [r7, #4]
 8007c26:	681b      	ldr	r3, [r3, #0]
 8007c28:	4a74      	ldr	r2, [pc, #464]	; (8007dfc <HAL_FDCAN_Init+0x2ac>)
 8007c2a:	4293      	cmp	r3, r2
 8007c2c:	d103      	bne.n	8007c36 <HAL_FDCAN_Init+0xe6>
  {
    /* Configure Clock divider */
    FDCAN_CONFIG->CKDIV = hfdcan->Init.ClockDivider;
 8007c2e:	4a74      	ldr	r2, [pc, #464]	; (8007e00 <HAL_FDCAN_Init+0x2b0>)
 8007c30:	687b      	ldr	r3, [r7, #4]
 8007c32:	685b      	ldr	r3, [r3, #4]
 8007c34:	6013      	str	r3, [r2, #0]
  }

  /* Set the no automatic retransmission */
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 8007c36:	687b      	ldr	r3, [r7, #4]
 8007c38:	7c1b      	ldrb	r3, [r3, #16]
 8007c3a:	2b01      	cmp	r3, #1
 8007c3c:	d108      	bne.n	8007c50 <HAL_FDCAN_Init+0x100>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8007c3e:	687b      	ldr	r3, [r7, #4]
 8007c40:	681b      	ldr	r3, [r3, #0]
 8007c42:	699a      	ldr	r2, [r3, #24]
 8007c44:	687b      	ldr	r3, [r7, #4]
 8007c46:	681b      	ldr	r3, [r3, #0]
 8007c48:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007c4c:	619a      	str	r2, [r3, #24]
 8007c4e:	e007      	b.n	8007c60 <HAL_FDCAN_Init+0x110>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8007c50:	687b      	ldr	r3, [r7, #4]
 8007c52:	681b      	ldr	r3, [r3, #0]
 8007c54:	699a      	ldr	r2, [r3, #24]
 8007c56:	687b      	ldr	r3, [r7, #4]
 8007c58:	681b      	ldr	r3, [r3, #0]
 8007c5a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007c5e:	619a      	str	r2, [r3, #24]
  }

  /* Set the transmit pause feature */
  if (hfdcan->Init.TransmitPause == ENABLE)
 8007c60:	687b      	ldr	r3, [r7, #4]
 8007c62:	7c5b      	ldrb	r3, [r3, #17]
 8007c64:	2b01      	cmp	r3, #1
 8007c66:	d108      	bne.n	8007c7a <HAL_FDCAN_Init+0x12a>
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8007c68:	687b      	ldr	r3, [r7, #4]
 8007c6a:	681b      	ldr	r3, [r3, #0]
 8007c6c:	699a      	ldr	r2, [r3, #24]
 8007c6e:	687b      	ldr	r3, [r7, #4]
 8007c70:	681b      	ldr	r3, [r3, #0]
 8007c72:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8007c76:	619a      	str	r2, [r3, #24]
 8007c78:	e007      	b.n	8007c8a <HAL_FDCAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8007c7a:	687b      	ldr	r3, [r7, #4]
 8007c7c:	681b      	ldr	r3, [r3, #0]
 8007c7e:	699a      	ldr	r2, [r3, #24]
 8007c80:	687b      	ldr	r3, [r7, #4]
 8007c82:	681b      	ldr	r3, [r3, #0]
 8007c84:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8007c88:	619a      	str	r2, [r3, #24]
  }

  /* Set the Protocol Exception Handling */
  if (hfdcan->Init.ProtocolException == ENABLE)
 8007c8a:	687b      	ldr	r3, [r7, #4]
 8007c8c:	7c9b      	ldrb	r3, [r3, #18]
 8007c8e:	2b01      	cmp	r3, #1
 8007c90:	d108      	bne.n	8007ca4 <HAL_FDCAN_Init+0x154>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8007c92:	687b      	ldr	r3, [r7, #4]
 8007c94:	681b      	ldr	r3, [r3, #0]
 8007c96:	699a      	ldr	r2, [r3, #24]
 8007c98:	687b      	ldr	r3, [r7, #4]
 8007c9a:	681b      	ldr	r3, [r3, #0]
 8007c9c:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8007ca0:	619a      	str	r2, [r3, #24]
 8007ca2:	e007      	b.n	8007cb4 <HAL_FDCAN_Init+0x164>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8007ca4:	687b      	ldr	r3, [r7, #4]
 8007ca6:	681b      	ldr	r3, [r3, #0]
 8007ca8:	699a      	ldr	r2, [r3, #24]
 8007caa:	687b      	ldr	r3, [r7, #4]
 8007cac:	681b      	ldr	r3, [r3, #0]
 8007cae:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8007cb2:	619a      	str	r2, [r3, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 8007cb4:	687b      	ldr	r3, [r7, #4]
 8007cb6:	681b      	ldr	r3, [r3, #0]
 8007cb8:	699b      	ldr	r3, [r3, #24]
 8007cba:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8007cbe:	687b      	ldr	r3, [r7, #4]
 8007cc0:	689a      	ldr	r2, [r3, #8]
 8007cc2:	687b      	ldr	r3, [r7, #4]
 8007cc4:	681b      	ldr	r3, [r3, #0]
 8007cc6:	430a      	orrs	r2, r1
 8007cc8:	619a      	str	r2, [r3, #24]

  /* Reset FDCAN Operation Mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 8007cca:	687b      	ldr	r3, [r7, #4]
 8007ccc:	681b      	ldr	r3, [r3, #0]
 8007cce:	699a      	ldr	r2, [r3, #24]
 8007cd0:	687b      	ldr	r3, [r7, #4]
 8007cd2:	681b      	ldr	r3, [r3, #0]
 8007cd4:	f022 02a4 	bic.w	r2, r2, #164	; 0xa4
 8007cd8:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8007cda:	687b      	ldr	r3, [r7, #4]
 8007cdc:	681b      	ldr	r3, [r3, #0]
 8007cde:	691a      	ldr	r2, [r3, #16]
 8007ce0:	687b      	ldr	r3, [r7, #4]
 8007ce2:	681b      	ldr	r3, [r3, #0]
 8007ce4:	f022 0210 	bic.w	r2, r2, #16
 8007ce8:	611a      	str	r2, [r3, #16]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 8007cea:	687b      	ldr	r3, [r7, #4]
 8007cec:	68db      	ldr	r3, [r3, #12]
 8007cee:	2b01      	cmp	r3, #1
 8007cf0:	d108      	bne.n	8007d04 <HAL_FDCAN_Init+0x1b4>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 8007cf2:	687b      	ldr	r3, [r7, #4]
 8007cf4:	681b      	ldr	r3, [r3, #0]
 8007cf6:	699a      	ldr	r2, [r3, #24]
 8007cf8:	687b      	ldr	r3, [r7, #4]
 8007cfa:	681b      	ldr	r3, [r3, #0]
 8007cfc:	f042 0204 	orr.w	r2, r2, #4
 8007d00:	619a      	str	r2, [r3, #24]
 8007d02:	e02c      	b.n	8007d5e <HAL_FDCAN_Init+0x20e>
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 8007d04:	687b      	ldr	r3, [r7, #4]
 8007d06:	68db      	ldr	r3, [r3, #12]
 8007d08:	2b00      	cmp	r3, #0
 8007d0a:	d028      	beq.n	8007d5e <HAL_FDCAN_Init+0x20e>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 8007d0c:	687b      	ldr	r3, [r7, #4]
 8007d0e:	68db      	ldr	r3, [r3, #12]
 8007d10:	2b02      	cmp	r3, #2
 8007d12:	d01c      	beq.n	8007d4e <HAL_FDCAN_Init+0x1fe>
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 8007d14:	687b      	ldr	r3, [r7, #4]
 8007d16:	681b      	ldr	r3, [r3, #0]
 8007d18:	699a      	ldr	r2, [r3, #24]
 8007d1a:	687b      	ldr	r3, [r7, #4]
 8007d1c:	681b      	ldr	r3, [r3, #0]
 8007d1e:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8007d22:	619a      	str	r2, [r3, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8007d24:	687b      	ldr	r3, [r7, #4]
 8007d26:	681b      	ldr	r3, [r3, #0]
 8007d28:	691a      	ldr	r2, [r3, #16]
 8007d2a:	687b      	ldr	r3, [r7, #4]
 8007d2c:	681b      	ldr	r3, [r3, #0]
 8007d2e:	f042 0210 	orr.w	r2, r2, #16
 8007d32:	611a      	str	r2, [r3, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 8007d34:	687b      	ldr	r3, [r7, #4]
 8007d36:	68db      	ldr	r3, [r3, #12]
 8007d38:	2b03      	cmp	r3, #3
 8007d3a:	d110      	bne.n	8007d5e <HAL_FDCAN_Init+0x20e>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8007d3c:	687b      	ldr	r3, [r7, #4]
 8007d3e:	681b      	ldr	r3, [r3, #0]
 8007d40:	699a      	ldr	r2, [r3, #24]
 8007d42:	687b      	ldr	r3, [r7, #4]
 8007d44:	681b      	ldr	r3, [r3, #0]
 8007d46:	f042 0220 	orr.w	r2, r2, #32
 8007d4a:	619a      	str	r2, [r3, #24]
 8007d4c:	e007      	b.n	8007d5e <HAL_FDCAN_Init+0x20e>
      }
    }
    else
    {
      /* Enable bus monitoring mode */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8007d4e:	687b      	ldr	r3, [r7, #4]
 8007d50:	681b      	ldr	r3, [r3, #0]
 8007d52:	699a      	ldr	r2, [r3, #24]
 8007d54:	687b      	ldr	r3, [r7, #4]
 8007d56:	681b      	ldr	r3, [r3, #0]
 8007d58:	f042 0220 	orr.w	r2, r2, #32
 8007d5c:	619a      	str	r2, [r3, #24]
  {
    /* Nothing to do: normal mode */
  }

  /* Set the nominal bit timing register */
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8007d5e:	687b      	ldr	r3, [r7, #4]
 8007d60:	699b      	ldr	r3, [r3, #24]
 8007d62:	3b01      	subs	r3, #1
 8007d64:	065a      	lsls	r2, r3, #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8007d66:	687b      	ldr	r3, [r7, #4]
 8007d68:	69db      	ldr	r3, [r3, #28]
 8007d6a:	3b01      	subs	r3, #1
 8007d6c:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8007d6e:	431a      	orrs	r2, r3
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8007d70:	687b      	ldr	r3, [r7, #4]
 8007d72:	6a1b      	ldr	r3, [r3, #32]
 8007d74:	3b01      	subs	r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8007d76:	ea42 0103 	orr.w	r1, r2, r3
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 8007d7a:	687b      	ldr	r3, [r7, #4]
 8007d7c:	695b      	ldr	r3, [r3, #20]
 8007d7e:	3b01      	subs	r3, #1
 8007d80:	041a      	lsls	r2, r3, #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8007d82:	687b      	ldr	r3, [r7, #4]
 8007d84:	681b      	ldr	r3, [r3, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8007d86:	430a      	orrs	r2, r1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8007d88:	61da      	str	r2, [r3, #28]

  /* If FD operation with BRS is selected, set the data bit timing register */
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 8007d8a:	687b      	ldr	r3, [r7, #4]
 8007d8c:	689b      	ldr	r3, [r3, #8]
 8007d8e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8007d92:	d115      	bne.n	8007dc0 <HAL_FDCAN_Init+0x270>
  {
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8007d94:	687b      	ldr	r3, [r7, #4]
 8007d96:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007d98:	1e5a      	subs	r2, r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8007d9a:	687b      	ldr	r3, [r7, #4]
 8007d9c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007d9e:	3b01      	subs	r3, #1
 8007da0:	021b      	lsls	r3, r3, #8
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8007da2:	431a      	orrs	r2, r3
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8007da4:	687b      	ldr	r3, [r7, #4]
 8007da6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007da8:	3b01      	subs	r3, #1
 8007daa:	011b      	lsls	r3, r3, #4
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8007dac:	ea42 0103 	orr.w	r1, r2, r3
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 8007db0:	687b      	ldr	r3, [r7, #4]
 8007db2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007db4:	3b01      	subs	r3, #1
 8007db6:	041a      	lsls	r2, r3, #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8007db8:	687b      	ldr	r3, [r7, #4]
 8007dba:	681b      	ldr	r3, [r3, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8007dbc:	430a      	orrs	r2, r1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8007dbe:	60da      	str	r2, [r3, #12]
  }

  /* Select between Tx FIFO and Tx Queue operation modes */
  SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 8007dc0:	687b      	ldr	r3, [r7, #4]
 8007dc2:	681b      	ldr	r3, [r3, #0]
 8007dc4:	f8d3 10c0 	ldr.w	r1, [r3, #192]	; 0xc0
 8007dc8:	687b      	ldr	r3, [r7, #4]
 8007dca:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8007dcc:	687b      	ldr	r3, [r7, #4]
 8007dce:	681b      	ldr	r3, [r3, #0]
 8007dd0:	430a      	orrs	r2, r1
 8007dd2:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0

  /* Calculate each RAM block address */
  FDCAN_CalcultateRamBlockAddresses(hfdcan);
 8007dd6:	6878      	ldr	r0, [r7, #4]
 8007dd8:	f000 f9e6 	bl	80081a8 <FDCAN_CalcultateRamBlockAddresses>

  /* Initialize the Latest Tx request buffer index */
  hfdcan->LatestTxFifoQRequest = 0U;
 8007ddc:	687b      	ldr	r3, [r7, #4]
 8007dde:	2200      	movs	r2, #0
 8007de0:	659a      	str	r2, [r3, #88]	; 0x58

  /* Initialize the error code */
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8007de2:	687b      	ldr	r3, [r7, #4]
 8007de4:	2200      	movs	r2, #0
 8007de6:	661a      	str	r2, [r3, #96]	; 0x60

  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;
 8007de8:	687b      	ldr	r3, [r7, #4]
 8007dea:	2201      	movs	r2, #1
 8007dec:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Return function status */
  return HAL_OK;
 8007df0:	2300      	movs	r3, #0
}
 8007df2:	4618      	mov	r0, r3
 8007df4:	3710      	adds	r7, #16
 8007df6:	46bd      	mov	sp, r7
 8007df8:	bd80      	pop	{r7, pc}
 8007dfa:	bf00      	nop
 8007dfc:	40006400 	.word	0x40006400
 8007e00:	40006500 	.word	0x40006500

08007e04 <HAL_FDCAN_ConfigFilter>:
  * @param  sFilterConfig pointer to an FDCAN_FilterTypeDef structure that
  *         contains the filter configuration information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ConfigFilter(FDCAN_HandleTypeDef *hfdcan, FDCAN_FilterTypeDef *sFilterConfig)
{
 8007e04:	b480      	push	{r7}
 8007e06:	b087      	sub	sp, #28
 8007e08:	af00      	add	r7, sp, #0
 8007e0a:	6078      	str	r0, [r7, #4]
 8007e0c:	6039      	str	r1, [r7, #0]
  uint32_t FilterElementW1;
  uint32_t FilterElementW2;
  uint32_t *FilterAddress;
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 8007e0e:	687b      	ldr	r3, [r7, #4]
 8007e10:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8007e14:	75fb      	strb	r3, [r7, #23]

  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 8007e16:	7dfb      	ldrb	r3, [r7, #23]
 8007e18:	2b01      	cmp	r3, #1
 8007e1a:	d002      	beq.n	8007e22 <HAL_FDCAN_ConfigFilter+0x1e>
 8007e1c:	7dfb      	ldrb	r3, [r7, #23]
 8007e1e:	2b02      	cmp	r3, #2
 8007e20:	d13d      	bne.n	8007e9e <HAL_FDCAN_ConfigFilter+0x9a>
  {
    /* Check function parameters */
    assert_param(IS_FDCAN_ID_TYPE(sFilterConfig->IdType));
    assert_param(IS_FDCAN_FILTER_CFG(sFilterConfig->FilterConfig));

    if (sFilterConfig->IdType == FDCAN_STANDARD_ID)
 8007e22:	683b      	ldr	r3, [r7, #0]
 8007e24:	681b      	ldr	r3, [r3, #0]
 8007e26:	2b00      	cmp	r3, #0
 8007e28:	d119      	bne.n	8007e5e <HAL_FDCAN_ConfigFilter+0x5a>
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID1, 0x7FFU));
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID2, 0x7FFU));
      assert_param(IS_FDCAN_STD_FILTER_TYPE(sFilterConfig->FilterType));

      /* Build filter element */
      FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 8007e2a:	683b      	ldr	r3, [r7, #0]
 8007e2c:	689b      	ldr	r3, [r3, #8]
 8007e2e:	079a      	lsls	r2, r3, #30
                         (sFilterConfig->FilterConfig << 27U) |
 8007e30:	683b      	ldr	r3, [r7, #0]
 8007e32:	68db      	ldr	r3, [r3, #12]
 8007e34:	06db      	lsls	r3, r3, #27
      FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 8007e36:	431a      	orrs	r2, r3
                         (sFilterConfig->FilterID1 << 16U)    |
 8007e38:	683b      	ldr	r3, [r7, #0]
 8007e3a:	691b      	ldr	r3, [r3, #16]
 8007e3c:	041b      	lsls	r3, r3, #16
                         (sFilterConfig->FilterConfig << 27U) |
 8007e3e:	431a      	orrs	r2, r3
                         sFilterConfig->FilterID2);
 8007e40:	683b      	ldr	r3, [r7, #0]
 8007e42:	695b      	ldr	r3, [r3, #20]
      FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 8007e44:	4313      	orrs	r3, r2
 8007e46:	613b      	str	r3, [r7, #16]

      /* Calculate filter address */
      FilterAddress = (uint32_t *)(hfdcan->msgRam.StandardFilterSA + (sFilterConfig->FilterIndex * SRAMCAN_FLS_SIZE));
 8007e48:	687b      	ldr	r3, [r7, #4]
 8007e4a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8007e4c:	683b      	ldr	r3, [r7, #0]
 8007e4e:	685b      	ldr	r3, [r3, #4]
 8007e50:	009b      	lsls	r3, r3, #2
 8007e52:	4413      	add	r3, r2
 8007e54:	60bb      	str	r3, [r7, #8]

      /* Write filter element to the message RAM */
      *FilterAddress = FilterElementW1;
 8007e56:	68bb      	ldr	r3, [r7, #8]
 8007e58:	693a      	ldr	r2, [r7, #16]
 8007e5a:	601a      	str	r2, [r3, #0]
 8007e5c:	e01d      	b.n	8007e9a <HAL_FDCAN_ConfigFilter+0x96>
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID1, 0x1FFFFFFFU));
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID2, 0x1FFFFFFFU));
      assert_param(IS_FDCAN_EXT_FILTER_TYPE(sFilterConfig->FilterType));

      /* Build first word of filter element */
      FilterElementW1 = ((sFilterConfig->FilterConfig << 29U) | sFilterConfig->FilterID1);
 8007e5e:	683b      	ldr	r3, [r7, #0]
 8007e60:	68db      	ldr	r3, [r3, #12]
 8007e62:	075a      	lsls	r2, r3, #29
 8007e64:	683b      	ldr	r3, [r7, #0]
 8007e66:	691b      	ldr	r3, [r3, #16]
 8007e68:	4313      	orrs	r3, r2
 8007e6a:	613b      	str	r3, [r7, #16]

      /* Build second word of filter element */
      FilterElementW2 = ((sFilterConfig->FilterType << 30U) | sFilterConfig->FilterID2);
 8007e6c:	683b      	ldr	r3, [r7, #0]
 8007e6e:	689b      	ldr	r3, [r3, #8]
 8007e70:	079a      	lsls	r2, r3, #30
 8007e72:	683b      	ldr	r3, [r7, #0]
 8007e74:	695b      	ldr	r3, [r3, #20]
 8007e76:	4313      	orrs	r3, r2
 8007e78:	60fb      	str	r3, [r7, #12]

      /* Calculate filter address */
      FilterAddress = (uint32_t *)(hfdcan->msgRam.ExtendedFilterSA + (sFilterConfig->FilterIndex * SRAMCAN_FLE_SIZE));
 8007e7a:	687b      	ldr	r3, [r7, #4]
 8007e7c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007e7e:	683b      	ldr	r3, [r7, #0]
 8007e80:	685b      	ldr	r3, [r3, #4]
 8007e82:	00db      	lsls	r3, r3, #3
 8007e84:	4413      	add	r3, r2
 8007e86:	60bb      	str	r3, [r7, #8]

      /* Write filter element to the message RAM */
      *FilterAddress = FilterElementW1;
 8007e88:	68bb      	ldr	r3, [r7, #8]
 8007e8a:	693a      	ldr	r2, [r7, #16]
 8007e8c:	601a      	str	r2, [r3, #0]
      FilterAddress++;
 8007e8e:	68bb      	ldr	r3, [r7, #8]
 8007e90:	3304      	adds	r3, #4
 8007e92:	60bb      	str	r3, [r7, #8]
      *FilterAddress = FilterElementW2;
 8007e94:	68bb      	ldr	r3, [r7, #8]
 8007e96:	68fa      	ldr	r2, [r7, #12]
 8007e98:	601a      	str	r2, [r3, #0]
    }

    /* Return function status */
    return HAL_OK;
 8007e9a:	2300      	movs	r3, #0
 8007e9c:	e006      	b.n	8007eac <HAL_FDCAN_ConfigFilter+0xa8>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 8007e9e:	687b      	ldr	r3, [r7, #4]
 8007ea0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007ea2:	f043 0202 	orr.w	r2, r3, #2
 8007ea6:	687b      	ldr	r3, [r7, #4]
 8007ea8:	661a      	str	r2, [r3, #96]	; 0x60

    return HAL_ERROR;
 8007eaa:	2301      	movs	r3, #1
  }
}
 8007eac:	4618      	mov	r0, r3
 8007eae:	371c      	adds	r7, #28
 8007eb0:	46bd      	mov	sp, r7
 8007eb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007eb6:	4770      	bx	lr

08007eb8 <HAL_FDCAN_ConfigGlobalFilter>:
HAL_StatusTypeDef HAL_FDCAN_ConfigGlobalFilter(FDCAN_HandleTypeDef *hfdcan,
                                               uint32_t NonMatchingStd,
                                               uint32_t NonMatchingExt,
                                               uint32_t RejectRemoteStd,
                                               uint32_t RejectRemoteExt)
{
 8007eb8:	b480      	push	{r7}
 8007eba:	b085      	sub	sp, #20
 8007ebc:	af00      	add	r7, sp, #0
 8007ebe:	60f8      	str	r0, [r7, #12]
 8007ec0:	60b9      	str	r1, [r7, #8]
 8007ec2:	607a      	str	r2, [r7, #4]
 8007ec4:	603b      	str	r3, [r7, #0]
  assert_param(IS_FDCAN_NON_MATCHING(NonMatchingStd));
  assert_param(IS_FDCAN_NON_MATCHING(NonMatchingExt));
  assert_param(IS_FDCAN_REJECT_REMOTE(RejectRemoteStd));
  assert_param(IS_FDCAN_REJECT_REMOTE(RejectRemoteExt));

  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 8007ec6:	68fb      	ldr	r3, [r7, #12]
 8007ec8:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8007ecc:	b2db      	uxtb	r3, r3
 8007ece:	2b01      	cmp	r3, #1
 8007ed0:	d116      	bne.n	8007f00 <HAL_FDCAN_ConfigGlobalFilter+0x48>
  {
    /* Configure global filter */
    MODIFY_REG(hfdcan->Instance->RXGFC, (FDCAN_RXGFC_ANFS |
 8007ed2:	68fb      	ldr	r3, [r7, #12]
 8007ed4:	681b      	ldr	r3, [r3, #0]
 8007ed6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007eda:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8007ede:	68bb      	ldr	r3, [r7, #8]
 8007ee0:	011a      	lsls	r2, r3, #4
 8007ee2:	687b      	ldr	r3, [r7, #4]
 8007ee4:	009b      	lsls	r3, r3, #2
 8007ee6:	431a      	orrs	r2, r3
 8007ee8:	683b      	ldr	r3, [r7, #0]
 8007eea:	005b      	lsls	r3, r3, #1
 8007eec:	431a      	orrs	r2, r3
 8007eee:	69bb      	ldr	r3, [r7, #24]
 8007ef0:	431a      	orrs	r2, r3
 8007ef2:	68fb      	ldr	r3, [r7, #12]
 8007ef4:	681b      	ldr	r3, [r3, #0]
 8007ef6:	430a      	orrs	r2, r1
 8007ef8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
                (NonMatchingExt << FDCAN_RXGFC_ANFE_Pos)  |
                (RejectRemoteStd << FDCAN_RXGFC_RRFS_Pos) |
                (RejectRemoteExt << FDCAN_RXGFC_RRFE_Pos)));

    /* Return function status */
    return HAL_OK;
 8007efc:	2300      	movs	r3, #0
 8007efe:	e006      	b.n	8007f0e <HAL_FDCAN_ConfigGlobalFilter+0x56>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 8007f00:	68fb      	ldr	r3, [r7, #12]
 8007f02:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007f04:	f043 0204 	orr.w	r2, r3, #4
 8007f08:	68fb      	ldr	r3, [r7, #12]
 8007f0a:	661a      	str	r2, [r3, #96]	; 0x60

    return HAL_ERROR;
 8007f0c:	2301      	movs	r3, #1
  }
}
 8007f0e:	4618      	mov	r0, r3
 8007f10:	3714      	adds	r7, #20
 8007f12:	46bd      	mov	sp, r7
 8007f14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f18:	4770      	bx	lr

08007f1a <HAL_FDCAN_Start>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Start(FDCAN_HandleTypeDef *hfdcan)
{
 8007f1a:	b480      	push	{r7}
 8007f1c:	b083      	sub	sp, #12
 8007f1e:	af00      	add	r7, sp, #0
 8007f20:	6078      	str	r0, [r7, #4]
  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 8007f22:	687b      	ldr	r3, [r7, #4]
 8007f24:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8007f28:	b2db      	uxtb	r3, r3
 8007f2a:	2b01      	cmp	r3, #1
 8007f2c:	d110      	bne.n	8007f50 <HAL_FDCAN_Start+0x36>
  {
    /* Change FDCAN peripheral state */
    hfdcan->State = HAL_FDCAN_STATE_BUSY;
 8007f2e:	687b      	ldr	r3, [r7, #4]
 8007f30:	2202      	movs	r2, #2
 8007f32:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Request leave initialisation */
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8007f36:	687b      	ldr	r3, [r7, #4]
 8007f38:	681b      	ldr	r3, [r3, #0]
 8007f3a:	699a      	ldr	r2, [r3, #24]
 8007f3c:	687b      	ldr	r3, [r7, #4]
 8007f3e:	681b      	ldr	r3, [r3, #0]
 8007f40:	f022 0201 	bic.w	r2, r2, #1
 8007f44:	619a      	str	r2, [r3, #24]

    /* Reset the FDCAN ErrorCode */
    hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8007f46:	687b      	ldr	r3, [r7, #4]
 8007f48:	2200      	movs	r2, #0
 8007f4a:	661a      	str	r2, [r3, #96]	; 0x60

    /* Return function status */
    return HAL_OK;
 8007f4c:	2300      	movs	r3, #0
 8007f4e:	e006      	b.n	8007f5e <HAL_FDCAN_Start+0x44>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 8007f50:	687b      	ldr	r3, [r7, #4]
 8007f52:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007f54:	f043 0204 	orr.w	r2, r3, #4
 8007f58:	687b      	ldr	r3, [r7, #4]
 8007f5a:	661a      	str	r2, [r3, #96]	; 0x60

    return HAL_ERROR;
 8007f5c:	2301      	movs	r3, #1
  }
}
 8007f5e:	4618      	mov	r0, r3
 8007f60:	370c      	adds	r7, #12
 8007f62:	46bd      	mov	sp, r7
 8007f64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f68:	4770      	bx	lr

08007f6a <HAL_FDCAN_AddMessageToTxFifoQ>:
  * @param  pTxData pointer to a buffer containing the payload of the Tx frame.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_AddMessageToTxFifoQ(FDCAN_HandleTypeDef *hfdcan, FDCAN_TxHeaderTypeDef *pTxHeader,
                                                uint8_t *pTxData)
{
 8007f6a:	b580      	push	{r7, lr}
 8007f6c:	b086      	sub	sp, #24
 8007f6e:	af00      	add	r7, sp, #0
 8007f70:	60f8      	str	r0, [r7, #12]
 8007f72:	60b9      	str	r1, [r7, #8]
 8007f74:	607a      	str	r2, [r7, #4]
  assert_param(IS_FDCAN_BRS(pTxHeader->BitRateSwitch));
  assert_param(IS_FDCAN_FDF(pTxHeader->FDFormat));
  assert_param(IS_FDCAN_EFC(pTxHeader->TxEventFifoControl));
  assert_param(IS_FDCAN_MAX_VALUE(pTxHeader->MessageMarker, 0xFFU));

  if (hfdcan->State == HAL_FDCAN_STATE_BUSY)
 8007f76:	68fb      	ldr	r3, [r7, #12]
 8007f78:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8007f7c:	b2db      	uxtb	r3, r3
 8007f7e:	2b02      	cmp	r3, #2
 8007f80:	d12c      	bne.n	8007fdc <HAL_FDCAN_AddMessageToTxFifoQ+0x72>
  {
    /* Check that the Tx FIFO/Queue is not full */
    if ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQF) != 0U)
 8007f82:	68fb      	ldr	r3, [r7, #12]
 8007f84:	681b      	ldr	r3, [r3, #0]
 8007f86:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 8007f8a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8007f8e:	2b00      	cmp	r3, #0
 8007f90:	d007      	beq.n	8007fa2 <HAL_FDCAN_AddMessageToTxFifoQ+0x38>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_FULL;
 8007f92:	68fb      	ldr	r3, [r7, #12]
 8007f94:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007f96:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8007f9a:	68fb      	ldr	r3, [r7, #12]
 8007f9c:	661a      	str	r2, [r3, #96]	; 0x60

      return HAL_ERROR;
 8007f9e:	2301      	movs	r3, #1
 8007fa0:	e023      	b.n	8007fea <HAL_FDCAN_AddMessageToTxFifoQ+0x80>
    }
    else
    {
      /* Retrieve the Tx FIFO PutIndex */
      PutIndex = ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQPI) >> FDCAN_TXFQS_TFQPI_Pos);
 8007fa2:	68fb      	ldr	r3, [r7, #12]
 8007fa4:	681b      	ldr	r3, [r3, #0]
 8007fa6:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 8007faa:	0c1b      	lsrs	r3, r3, #16
 8007fac:	f003 0303 	and.w	r3, r3, #3
 8007fb0:	617b      	str	r3, [r7, #20]

      /* Add the message to the Tx FIFO/Queue */
      FDCAN_CopyMessageToRAM(hfdcan, pTxHeader, pTxData, PutIndex);
 8007fb2:	697b      	ldr	r3, [r7, #20]
 8007fb4:	687a      	ldr	r2, [r7, #4]
 8007fb6:	68b9      	ldr	r1, [r7, #8]
 8007fb8:	68f8      	ldr	r0, [r7, #12]
 8007fba:	f000 f94b 	bl	8008254 <FDCAN_CopyMessageToRAM>

      /* Activate the corresponding transmission request */
      hfdcan->Instance->TXBAR = ((uint32_t)1 << PutIndex);
 8007fbe:	68fb      	ldr	r3, [r7, #12]
 8007fc0:	681b      	ldr	r3, [r3, #0]
 8007fc2:	2101      	movs	r1, #1
 8007fc4:	697a      	ldr	r2, [r7, #20]
 8007fc6:	fa01 f202 	lsl.w	r2, r1, r2
 8007fca:	f8c3 20cc 	str.w	r2, [r3, #204]	; 0xcc

      /* Store the Latest Tx FIFO/Queue Request Buffer Index */
      hfdcan->LatestTxFifoQRequest = ((uint32_t)1 << PutIndex);
 8007fce:	2201      	movs	r2, #1
 8007fd0:	697b      	ldr	r3, [r7, #20]
 8007fd2:	409a      	lsls	r2, r3
 8007fd4:	68fb      	ldr	r3, [r7, #12]
 8007fd6:	659a      	str	r2, [r3, #88]	; 0x58
    }

    /* Return function status */
    return HAL_OK;
 8007fd8:	2300      	movs	r3, #0
 8007fda:	e006      	b.n	8007fea <HAL_FDCAN_AddMessageToTxFifoQ+0x80>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 8007fdc:	68fb      	ldr	r3, [r7, #12]
 8007fde:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007fe0:	f043 0208 	orr.w	r2, r3, #8
 8007fe4:	68fb      	ldr	r3, [r7, #12]
 8007fe6:	661a      	str	r2, [r3, #96]	; 0x60

    return HAL_ERROR;
 8007fe8:	2301      	movs	r3, #1
  }
}
 8007fea:	4618      	mov	r0, r3
 8007fec:	3718      	adds	r7, #24
 8007fee:	46bd      	mov	sp, r7
 8007ff0:	bd80      	pop	{r7, pc}
	...

08007ff4 <HAL_FDCAN_GetRxMessage>:
  * @param  pRxData pointer to a buffer where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_GetRxMessage(FDCAN_HandleTypeDef *hfdcan, uint32_t RxLocation,
                                         FDCAN_RxHeaderTypeDef *pRxHeader, uint8_t *pRxData)
{
 8007ff4:	b480      	push	{r7}
 8007ff6:	b08b      	sub	sp, #44	; 0x2c
 8007ff8:	af00      	add	r7, sp, #0
 8007ffa:	60f8      	str	r0, [r7, #12]
 8007ffc:	60b9      	str	r1, [r7, #8]
 8007ffe:	607a      	str	r2, [r7, #4]
 8008000:	603b      	str	r3, [r7, #0]
  uint32_t *RxAddress;
  uint8_t  *pData;
  uint32_t ByteCounter;
  uint32_t GetIndex;
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 8008002:	68fb      	ldr	r3, [r7, #12]
 8008004:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8008008:	76fb      	strb	r3, [r7, #27]

  /* Check function parameters */
  assert_param(IS_FDCAN_RX_FIFO(RxLocation));

  if (state == HAL_FDCAN_STATE_BUSY)
 800800a:	7efb      	ldrb	r3, [r7, #27]
 800800c:	2b02      	cmp	r3, #2
 800800e:	f040 80bc 	bne.w	800818a <HAL_FDCAN_GetRxMessage+0x196>
  {
    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 8008012:	68bb      	ldr	r3, [r7, #8]
 8008014:	2b40      	cmp	r3, #64	; 0x40
 8008016:	d121      	bne.n	800805c <HAL_FDCAN_GetRxMessage+0x68>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0FL) == 0U)
 8008018:	68fb      	ldr	r3, [r7, #12]
 800801a:	681b      	ldr	r3, [r3, #0]
 800801c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008020:	f003 030f 	and.w	r3, r3, #15
 8008024:	2b00      	cmp	r3, #0
 8008026:	d107      	bne.n	8008038 <HAL_FDCAN_GetRxMessage+0x44>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 8008028:	68fb      	ldr	r3, [r7, #12]
 800802a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800802c:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8008030:	68fb      	ldr	r3, [r7, #12]
 8008032:	661a      	str	r2, [r3, #96]	; 0x60

        return HAL_ERROR;
 8008034:	2301      	movs	r3, #1
 8008036:	e0af      	b.n	8008198 <HAL_FDCAN_GetRxMessage+0x1a4>
      }
      else
      {
        /* Calculate Rx FIFO 0 element address */
        GetIndex = ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0GI) >> FDCAN_RXF0S_F0GI_Pos);
 8008038:	68fb      	ldr	r3, [r7, #12]
 800803a:	681b      	ldr	r3, [r3, #0]
 800803c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008040:	0a1b      	lsrs	r3, r3, #8
 8008042:	f003 0303 	and.w	r3, r3, #3
 8008046:	61fb      	str	r3, [r7, #28]
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO0SA + (GetIndex * SRAMCAN_RF0_SIZE));
 8008048:	68fb      	ldr	r3, [r7, #12]
 800804a:	6c99      	ldr	r1, [r3, #72]	; 0x48
 800804c:	69fa      	ldr	r2, [r7, #28]
 800804e:	4613      	mov	r3, r2
 8008050:	00db      	lsls	r3, r3, #3
 8008052:	4413      	add	r3, r2
 8008054:	00db      	lsls	r3, r3, #3
 8008056:	440b      	add	r3, r1
 8008058:	627b      	str	r3, [r7, #36]	; 0x24
 800805a:	e020      	b.n	800809e <HAL_FDCAN_GetRxMessage+0xaa>
      }
    }
    else /* Rx element is assigned to the Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1FL) == 0U)
 800805c:	68fb      	ldr	r3, [r7, #12]
 800805e:	681b      	ldr	r3, [r3, #0]
 8008060:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8008064:	f003 030f 	and.w	r3, r3, #15
 8008068:	2b00      	cmp	r3, #0
 800806a:	d107      	bne.n	800807c <HAL_FDCAN_GetRxMessage+0x88>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 800806c:	68fb      	ldr	r3, [r7, #12]
 800806e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008070:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8008074:	68fb      	ldr	r3, [r7, #12]
 8008076:	661a      	str	r2, [r3, #96]	; 0x60

        return HAL_ERROR;
 8008078:	2301      	movs	r3, #1
 800807a:	e08d      	b.n	8008198 <HAL_FDCAN_GetRxMessage+0x1a4>
      }
      else
      {
        /* Calculate Rx FIFO 1 element address */
        GetIndex = ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1GI) >> FDCAN_RXF1S_F1GI_Pos);
 800807c:	68fb      	ldr	r3, [r7, #12]
 800807e:	681b      	ldr	r3, [r3, #0]
 8008080:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8008084:	0a1b      	lsrs	r3, r3, #8
 8008086:	f003 0303 	and.w	r3, r3, #3
 800808a:	61fb      	str	r3, [r7, #28]
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO1SA + (GetIndex * SRAMCAN_RF1_SIZE));
 800808c:	68fb      	ldr	r3, [r7, #12]
 800808e:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
 8008090:	69fa      	ldr	r2, [r7, #28]
 8008092:	4613      	mov	r3, r2
 8008094:	00db      	lsls	r3, r3, #3
 8008096:	4413      	add	r3, r2
 8008098:	00db      	lsls	r3, r3, #3
 800809a:	440b      	add	r3, r1
 800809c:	627b      	str	r3, [r7, #36]	; 0x24
      }
    }

    /* Retrieve IdType */
    pRxHeader->IdType = *RxAddress & FDCAN_ELEMENT_MASK_XTD;
 800809e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80080a0:	681b      	ldr	r3, [r3, #0]
 80080a2:	f003 4280 	and.w	r2, r3, #1073741824	; 0x40000000
 80080a6:	687b      	ldr	r3, [r7, #4]
 80080a8:	605a      	str	r2, [r3, #4]

    /* Retrieve Identifier */
    if (pRxHeader->IdType == FDCAN_STANDARD_ID) /* Standard ID element */
 80080aa:	687b      	ldr	r3, [r7, #4]
 80080ac:	685b      	ldr	r3, [r3, #4]
 80080ae:	2b00      	cmp	r3, #0
 80080b0:	d107      	bne.n	80080c2 <HAL_FDCAN_GetRxMessage+0xce>
    {
      pRxHeader->Identifier = ((*RxAddress & FDCAN_ELEMENT_MASK_STDID) >> 18U);
 80080b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80080b4:	681b      	ldr	r3, [r3, #0]
 80080b6:	0c9b      	lsrs	r3, r3, #18
 80080b8:	f3c3 020a 	ubfx	r2, r3, #0, #11
 80080bc:	687b      	ldr	r3, [r7, #4]
 80080be:	601a      	str	r2, [r3, #0]
 80080c0:	e005      	b.n	80080ce <HAL_FDCAN_GetRxMessage+0xda>
    }
    else /* Extended ID element */
    {
      pRxHeader->Identifier = (*RxAddress & FDCAN_ELEMENT_MASK_EXTID);
 80080c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80080c4:	681b      	ldr	r3, [r3, #0]
 80080c6:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 80080ca:	687b      	ldr	r3, [r7, #4]
 80080cc:	601a      	str	r2, [r3, #0]
    }

    /* Retrieve RxFrameType */
    pRxHeader->RxFrameType = (*RxAddress & FDCAN_ELEMENT_MASK_RTR);
 80080ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80080d0:	681b      	ldr	r3, [r3, #0]
 80080d2:	f003 5200 	and.w	r2, r3, #536870912	; 0x20000000
 80080d6:	687b      	ldr	r3, [r7, #4]
 80080d8:	609a      	str	r2, [r3, #8]

    /* Retrieve ErrorStateIndicator */
    pRxHeader->ErrorStateIndicator = (*RxAddress & FDCAN_ELEMENT_MASK_ESI);
 80080da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80080dc:	681b      	ldr	r3, [r3, #0]
 80080de:	f003 4200 	and.w	r2, r3, #2147483648	; 0x80000000
 80080e2:	687b      	ldr	r3, [r7, #4]
 80080e4:	611a      	str	r2, [r3, #16]

    /* Increment RxAddress pointer to second word of Rx FIFO element */
    RxAddress++;
 80080e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80080e8:	3304      	adds	r3, #4
 80080ea:	627b      	str	r3, [r7, #36]	; 0x24

    /* Retrieve RxTimestamp */
    pRxHeader->RxTimestamp = (*RxAddress & FDCAN_ELEMENT_MASK_TS);
 80080ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80080ee:	681b      	ldr	r3, [r3, #0]
 80080f0:	b29a      	uxth	r2, r3
 80080f2:	687b      	ldr	r3, [r7, #4]
 80080f4:	61da      	str	r2, [r3, #28]

    /* Retrieve DataLength */
    pRxHeader->DataLength = (*RxAddress & FDCAN_ELEMENT_MASK_DLC);
 80080f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80080f8:	681b      	ldr	r3, [r3, #0]
 80080fa:	f403 2270 	and.w	r2, r3, #983040	; 0xf0000
 80080fe:	687b      	ldr	r3, [r7, #4]
 8008100:	60da      	str	r2, [r3, #12]

    /* Retrieve BitRateSwitch */
    pRxHeader->BitRateSwitch = (*RxAddress & FDCAN_ELEMENT_MASK_BRS);
 8008102:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008104:	681b      	ldr	r3, [r3, #0]
 8008106:	f403 1280 	and.w	r2, r3, #1048576	; 0x100000
 800810a:	687b      	ldr	r3, [r7, #4]
 800810c:	615a      	str	r2, [r3, #20]

    /* Retrieve FDFormat */
    pRxHeader->FDFormat = (*RxAddress & FDCAN_ELEMENT_MASK_FDF);
 800810e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008110:	681b      	ldr	r3, [r3, #0]
 8008112:	f403 1200 	and.w	r2, r3, #2097152	; 0x200000
 8008116:	687b      	ldr	r3, [r7, #4]
 8008118:	619a      	str	r2, [r3, #24]

    /* Retrieve FilterIndex */
    pRxHeader->FilterIndex = ((*RxAddress & FDCAN_ELEMENT_MASK_FIDX) >> 24U);
 800811a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800811c:	681b      	ldr	r3, [r3, #0]
 800811e:	0e1b      	lsrs	r3, r3, #24
 8008120:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8008124:	687b      	ldr	r3, [r7, #4]
 8008126:	621a      	str	r2, [r3, #32]

    /* Retrieve NonMatchingFrame */
    pRxHeader->IsFilterMatchingFrame = ((*RxAddress & FDCAN_ELEMENT_MASK_ANMF) >> 31U);
 8008128:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800812a:	681b      	ldr	r3, [r3, #0]
 800812c:	0fda      	lsrs	r2, r3, #31
 800812e:	687b      	ldr	r3, [r7, #4]
 8008130:	625a      	str	r2, [r3, #36]	; 0x24

    /* Increment RxAddress pointer to payload of Rx FIFO element */
    RxAddress++;
 8008132:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008134:	3304      	adds	r3, #4
 8008136:	627b      	str	r3, [r7, #36]	; 0x24

    /* Retrieve Rx payload */
    pData = (uint8_t *)RxAddress;
 8008138:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800813a:	617b      	str	r3, [r7, #20]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength >> 16U]; ByteCounter++)
 800813c:	2300      	movs	r3, #0
 800813e:	623b      	str	r3, [r7, #32]
 8008140:	e00a      	b.n	8008158 <HAL_FDCAN_GetRxMessage+0x164>
    {
      pRxData[ByteCounter] = pData[ByteCounter];
 8008142:	697a      	ldr	r2, [r7, #20]
 8008144:	6a3b      	ldr	r3, [r7, #32]
 8008146:	441a      	add	r2, r3
 8008148:	6839      	ldr	r1, [r7, #0]
 800814a:	6a3b      	ldr	r3, [r7, #32]
 800814c:	440b      	add	r3, r1
 800814e:	7812      	ldrb	r2, [r2, #0]
 8008150:	701a      	strb	r2, [r3, #0]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength >> 16U]; ByteCounter++)
 8008152:	6a3b      	ldr	r3, [r7, #32]
 8008154:	3301      	adds	r3, #1
 8008156:	623b      	str	r3, [r7, #32]
 8008158:	687b      	ldr	r3, [r7, #4]
 800815a:	68db      	ldr	r3, [r3, #12]
 800815c:	0c1b      	lsrs	r3, r3, #16
 800815e:	4a11      	ldr	r2, [pc, #68]	; (80081a4 <HAL_FDCAN_GetRxMessage+0x1b0>)
 8008160:	5cd3      	ldrb	r3, [r2, r3]
 8008162:	461a      	mov	r2, r3
 8008164:	6a3b      	ldr	r3, [r7, #32]
 8008166:	4293      	cmp	r3, r2
 8008168:	d3eb      	bcc.n	8008142 <HAL_FDCAN_GetRxMessage+0x14e>
    }

    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 800816a:	68bb      	ldr	r3, [r7, #8]
 800816c:	2b40      	cmp	r3, #64	; 0x40
 800816e:	d105      	bne.n	800817c <HAL_FDCAN_GetRxMessage+0x188>
    {
      /* Acknowledge the Rx FIFO 0 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF0A = GetIndex;
 8008170:	68fb      	ldr	r3, [r7, #12]
 8008172:	681b      	ldr	r3, [r3, #0]
 8008174:	69fa      	ldr	r2, [r7, #28]
 8008176:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
 800817a:	e004      	b.n	8008186 <HAL_FDCAN_GetRxMessage+0x192>
    }
    else /* Rx element is assigned to the Rx FIFO 1 */
    {
      /* Acknowledge the Rx FIFO 1 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF1A = GetIndex;
 800817c:	68fb      	ldr	r3, [r7, #12]
 800817e:	681b      	ldr	r3, [r3, #0]
 8008180:	69fa      	ldr	r2, [r7, #28]
 8008182:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
    }

    /* Return function status */
    return HAL_OK;
 8008186:	2300      	movs	r3, #0
 8008188:	e006      	b.n	8008198 <HAL_FDCAN_GetRxMessage+0x1a4>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 800818a:	68fb      	ldr	r3, [r7, #12]
 800818c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800818e:	f043 0208 	orr.w	r2, r3, #8
 8008192:	68fb      	ldr	r3, [r7, #12]
 8008194:	661a      	str	r2, [r3, #96]	; 0x60

    return HAL_ERROR;
 8008196:	2301      	movs	r3, #1
  }
}
 8008198:	4618      	mov	r0, r3
 800819a:	372c      	adds	r7, #44	; 0x2c
 800819c:	46bd      	mov	sp, r7
 800819e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081a2:	4770      	bx	lr
 80081a4:	08014c6c 	.word	0x08014c6c

080081a8 <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval none
 */
static void FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 80081a8:	b480      	push	{r7}
 80081aa:	b085      	sub	sp, #20
 80081ac:	af00      	add	r7, sp, #0
 80081ae:	6078      	str	r0, [r7, #4]
  uint32_t RAMcounter;
  uint32_t SramCanInstanceBase = SRAMCAN_BASE;
 80081b0:	4b27      	ldr	r3, [pc, #156]	; (8008250 <FDCAN_CalcultateRamBlockAddresses+0xa8>)
 80081b2:	60bb      	str	r3, [r7, #8]
    SramCanInstanceBase += SRAMCAN_SIZE * 2U;
  }
#endif /* FDCAN3 */

  /* Standard filter list start address */
  hfdcan->msgRam.StandardFilterSA = SramCanInstanceBase + SRAMCAN_FLSSA;
 80081b4:	687b      	ldr	r3, [r7, #4]
 80081b6:	68ba      	ldr	r2, [r7, #8]
 80081b8:	641a      	str	r2, [r3, #64]	; 0x40

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_RXGFC_LSS_Pos));
 80081ba:	687b      	ldr	r3, [r7, #4]
 80081bc:	681b      	ldr	r3, [r3, #0]
 80081be:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80081c2:	f423 11f8 	bic.w	r1, r3, #2031616	; 0x1f0000
 80081c6:	687b      	ldr	r3, [r7, #4]
 80081c8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80081ca:	041a      	lsls	r2, r3, #16
 80081cc:	687b      	ldr	r3, [r7, #4]
 80081ce:	681b      	ldr	r3, [r3, #0]
 80081d0:	430a      	orrs	r2, r1
 80081d2:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Extended filter list start address */
  hfdcan->msgRam.ExtendedFilterSA = SramCanInstanceBase + SRAMCAN_FLESA;
 80081d6:	68bb      	ldr	r3, [r7, #8]
 80081d8:	f103 0270 	add.w	r2, r3, #112	; 0x70
 80081dc:	687b      	ldr	r3, [r7, #4]
 80081de:	645a      	str	r2, [r3, #68]	; 0x44

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_RXGFC_LSE_Pos));
 80081e0:	687b      	ldr	r3, [r7, #4]
 80081e2:	681b      	ldr	r3, [r3, #0]
 80081e4:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80081e8:	f023 6170 	bic.w	r1, r3, #251658240	; 0xf000000
 80081ec:	687b      	ldr	r3, [r7, #4]
 80081ee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80081f0:	061a      	lsls	r2, r3, #24
 80081f2:	687b      	ldr	r3, [r7, #4]
 80081f4:	681b      	ldr	r3, [r3, #0]
 80081f6:	430a      	orrs	r2, r1
 80081f8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Rx FIFO 0 start address */
  hfdcan->msgRam.RxFIFO0SA = SramCanInstanceBase + SRAMCAN_RF0SA;
 80081fc:	68bb      	ldr	r3, [r7, #8]
 80081fe:	f103 02b0 	add.w	r2, r3, #176	; 0xb0
 8008202:	687b      	ldr	r3, [r7, #4]
 8008204:	649a      	str	r2, [r3, #72]	; 0x48

  /* Rx FIFO 1 start address */
  hfdcan->msgRam.RxFIFO1SA = SramCanInstanceBase + SRAMCAN_RF1SA;
 8008206:	68bb      	ldr	r3, [r7, #8]
 8008208:	f503 72c4 	add.w	r2, r3, #392	; 0x188
 800820c:	687b      	ldr	r3, [r7, #4]
 800820e:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Tx event FIFO start address */
  hfdcan->msgRam.TxEventFIFOSA = SramCanInstanceBase + SRAMCAN_TEFSA;
 8008210:	68bb      	ldr	r3, [r7, #8]
 8008212:	f503 7218 	add.w	r2, r3, #608	; 0x260
 8008216:	687b      	ldr	r3, [r7, #4]
 8008218:	651a      	str	r2, [r3, #80]	; 0x50

  /* Tx FIFO/queue start address */
  hfdcan->msgRam.TxFIFOQSA = SramCanInstanceBase + SRAMCAN_TFQSA;
 800821a:	68bb      	ldr	r3, [r7, #8]
 800821c:	f503 721e 	add.w	r2, r3, #632	; 0x278
 8008220:	687b      	ldr	r3, [r7, #4]
 8008222:	655a      	str	r2, [r3, #84]	; 0x54

  /* Flush the allocated Message RAM area */
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 8008224:	68bb      	ldr	r3, [r7, #8]
 8008226:	60fb      	str	r3, [r7, #12]
 8008228:	e005      	b.n	8008236 <FDCAN_CalcultateRamBlockAddresses+0x8e>
  {
    *(uint32_t *)(RAMcounter) = 0x00000000U;
 800822a:	68fb      	ldr	r3, [r7, #12]
 800822c:	2200      	movs	r2, #0
 800822e:	601a      	str	r2, [r3, #0]
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 8008230:	68fb      	ldr	r3, [r7, #12]
 8008232:	3304      	adds	r3, #4
 8008234:	60fb      	str	r3, [r7, #12]
 8008236:	68bb      	ldr	r3, [r7, #8]
 8008238:	f503 7354 	add.w	r3, r3, #848	; 0x350
 800823c:	68fa      	ldr	r2, [r7, #12]
 800823e:	429a      	cmp	r2, r3
 8008240:	d3f3      	bcc.n	800822a <FDCAN_CalcultateRamBlockAddresses+0x82>
  }
}
 8008242:	bf00      	nop
 8008244:	bf00      	nop
 8008246:	3714      	adds	r7, #20
 8008248:	46bd      	mov	sp, r7
 800824a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800824e:	4770      	bx	lr
 8008250:	4000a400 	.word	0x4000a400

08008254 <FDCAN_CopyMessageToRAM>:
  * @param  BufferIndex index of the buffer to be configured.
  * @retval none
 */
static void FDCAN_CopyMessageToRAM(FDCAN_HandleTypeDef *hfdcan, FDCAN_TxHeaderTypeDef *pTxHeader, uint8_t *pTxData,
                                   uint32_t BufferIndex)
{
 8008254:	b480      	push	{r7}
 8008256:	b089      	sub	sp, #36	; 0x24
 8008258:	af00      	add	r7, sp, #0
 800825a:	60f8      	str	r0, [r7, #12]
 800825c:	60b9      	str	r1, [r7, #8]
 800825e:	607a      	str	r2, [r7, #4]
 8008260:	603b      	str	r3, [r7, #0]
  uint32_t TxElementW2;
  uint32_t *TxAddress;
  uint32_t ByteCounter;

  /* Build first word of Tx header element */
  if (pTxHeader->IdType == FDCAN_STANDARD_ID)
 8008262:	68bb      	ldr	r3, [r7, #8]
 8008264:	685b      	ldr	r3, [r3, #4]
 8008266:	2b00      	cmp	r3, #0
 8008268:	d10a      	bne.n	8008280 <FDCAN_CopyMessageToRAM+0x2c>
  {
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 800826a:	68bb      	ldr	r3, [r7, #8]
 800826c:	691a      	ldr	r2, [r3, #16]
                   FDCAN_STANDARD_ID |
                   pTxHeader->TxFrameType |
 800826e:	68bb      	ldr	r3, [r7, #8]
 8008270:	689b      	ldr	r3, [r3, #8]
                   FDCAN_STANDARD_ID |
 8008272:	431a      	orrs	r2, r3
                   (pTxHeader->Identifier << 18U));
 8008274:	68bb      	ldr	r3, [r7, #8]
 8008276:	681b      	ldr	r3, [r3, #0]
 8008278:	049b      	lsls	r3, r3, #18
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 800827a:	4313      	orrs	r3, r2
 800827c:	61fb      	str	r3, [r7, #28]
 800827e:	e00a      	b.n	8008296 <FDCAN_CopyMessageToRAM+0x42>
  }
  else /* pTxHeader->IdType == FDCAN_EXTENDED_ID */
  {
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8008280:	68bb      	ldr	r3, [r7, #8]
 8008282:	691a      	ldr	r2, [r3, #16]
                   FDCAN_EXTENDED_ID |
                   pTxHeader->TxFrameType |
 8008284:	68bb      	ldr	r3, [r7, #8]
 8008286:	689b      	ldr	r3, [r3, #8]
                   FDCAN_EXTENDED_ID |
 8008288:	431a      	orrs	r2, r3
                   pTxHeader->Identifier);
 800828a:	68bb      	ldr	r3, [r7, #8]
 800828c:	681b      	ldr	r3, [r3, #0]
                   pTxHeader->TxFrameType |
 800828e:	4313      	orrs	r3, r2
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8008290:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8008294:	61fb      	str	r3, [r7, #28]
  }

  /* Build second word of Tx header element */
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 8008296:	68bb      	ldr	r3, [r7, #8]
 8008298:	6a1b      	ldr	r3, [r3, #32]
 800829a:	061a      	lsls	r2, r3, #24
                 pTxHeader->TxEventFifoControl |
 800829c:	68bb      	ldr	r3, [r7, #8]
 800829e:	69db      	ldr	r3, [r3, #28]
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 80082a0:	431a      	orrs	r2, r3
                 pTxHeader->FDFormat |
 80082a2:	68bb      	ldr	r3, [r7, #8]
 80082a4:	699b      	ldr	r3, [r3, #24]
                 pTxHeader->TxEventFifoControl |
 80082a6:	431a      	orrs	r2, r3
                 pTxHeader->BitRateSwitch |
 80082a8:	68bb      	ldr	r3, [r7, #8]
 80082aa:	695b      	ldr	r3, [r3, #20]
                 pTxHeader->FDFormat |
 80082ac:	431a      	orrs	r2, r3
                 pTxHeader->DataLength);
 80082ae:	68bb      	ldr	r3, [r7, #8]
 80082b0:	68db      	ldr	r3, [r3, #12]
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 80082b2:	4313      	orrs	r3, r2
 80082b4:	613b      	str	r3, [r7, #16]

  /* Calculate Tx element address */
  TxAddress = (uint32_t *)(hfdcan->msgRam.TxFIFOQSA + (BufferIndex * SRAMCAN_TFQ_SIZE));
 80082b6:	68fb      	ldr	r3, [r7, #12]
 80082b8:	6d59      	ldr	r1, [r3, #84]	; 0x54
 80082ba:	683a      	ldr	r2, [r7, #0]
 80082bc:	4613      	mov	r3, r2
 80082be:	00db      	lsls	r3, r3, #3
 80082c0:	4413      	add	r3, r2
 80082c2:	00db      	lsls	r3, r3, #3
 80082c4:	440b      	add	r3, r1
 80082c6:	61bb      	str	r3, [r7, #24]

  /* Write Tx element header to the message RAM */
  *TxAddress = TxElementW1;
 80082c8:	69bb      	ldr	r3, [r7, #24]
 80082ca:	69fa      	ldr	r2, [r7, #28]
 80082cc:	601a      	str	r2, [r3, #0]
  TxAddress++;
 80082ce:	69bb      	ldr	r3, [r7, #24]
 80082d0:	3304      	adds	r3, #4
 80082d2:	61bb      	str	r3, [r7, #24]
  *TxAddress = TxElementW2;
 80082d4:	69bb      	ldr	r3, [r7, #24]
 80082d6:	693a      	ldr	r2, [r7, #16]
 80082d8:	601a      	str	r2, [r3, #0]
  TxAddress++;
 80082da:	69bb      	ldr	r3, [r7, #24]
 80082dc:	3304      	adds	r3, #4
 80082de:	61bb      	str	r3, [r7, #24]

  /* Write Tx payload to the message RAM */
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength >> 16U]; ByteCounter += 4U)
 80082e0:	2300      	movs	r3, #0
 80082e2:	617b      	str	r3, [r7, #20]
 80082e4:	e020      	b.n	8008328 <FDCAN_CopyMessageToRAM+0xd4>
  {
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 80082e6:	697b      	ldr	r3, [r7, #20]
 80082e8:	3303      	adds	r3, #3
 80082ea:	687a      	ldr	r2, [r7, #4]
 80082ec:	4413      	add	r3, r2
 80082ee:	781b      	ldrb	r3, [r3, #0]
 80082f0:	061a      	lsls	r2, r3, #24
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16U) |
 80082f2:	697b      	ldr	r3, [r7, #20]
 80082f4:	3302      	adds	r3, #2
 80082f6:	6879      	ldr	r1, [r7, #4]
 80082f8:	440b      	add	r3, r1
 80082fa:	781b      	ldrb	r3, [r3, #0]
 80082fc:	041b      	lsls	r3, r3, #16
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 80082fe:	431a      	orrs	r2, r3
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8U)  |
 8008300:	697b      	ldr	r3, [r7, #20]
 8008302:	3301      	adds	r3, #1
 8008304:	6879      	ldr	r1, [r7, #4]
 8008306:	440b      	add	r3, r1
 8008308:	781b      	ldrb	r3, [r3, #0]
 800830a:	021b      	lsls	r3, r3, #8
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16U) |
 800830c:	4313      	orrs	r3, r2
                  (uint32_t)pTxData[ByteCounter]);
 800830e:	6879      	ldr	r1, [r7, #4]
 8008310:	697a      	ldr	r2, [r7, #20]
 8008312:	440a      	add	r2, r1
 8008314:	7812      	ldrb	r2, [r2, #0]
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8U)  |
 8008316:	431a      	orrs	r2, r3
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 8008318:	69bb      	ldr	r3, [r7, #24]
 800831a:	601a      	str	r2, [r3, #0]
    TxAddress++;
 800831c:	69bb      	ldr	r3, [r7, #24]
 800831e:	3304      	adds	r3, #4
 8008320:	61bb      	str	r3, [r7, #24]
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength >> 16U]; ByteCounter += 4U)
 8008322:	697b      	ldr	r3, [r7, #20]
 8008324:	3304      	adds	r3, #4
 8008326:	617b      	str	r3, [r7, #20]
 8008328:	68bb      	ldr	r3, [r7, #8]
 800832a:	68db      	ldr	r3, [r3, #12]
 800832c:	0c1b      	lsrs	r3, r3, #16
 800832e:	4a06      	ldr	r2, [pc, #24]	; (8008348 <FDCAN_CopyMessageToRAM+0xf4>)
 8008330:	5cd3      	ldrb	r3, [r2, r3]
 8008332:	461a      	mov	r2, r3
 8008334:	697b      	ldr	r3, [r7, #20]
 8008336:	4293      	cmp	r3, r2
 8008338:	d3d5      	bcc.n	80082e6 <FDCAN_CopyMessageToRAM+0x92>
  }
}
 800833a:	bf00      	nop
 800833c:	bf00      	nop
 800833e:	3724      	adds	r7, #36	; 0x24
 8008340:	46bd      	mov	sp, r7
 8008342:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008346:	4770      	bx	lr
 8008348:	08014c6c 	.word	0x08014c6c

0800834c <HAL_FLASH_Program>:
  *         are stored the data for the row fast program.
  *
  * @retval HAL_Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 800834c:	b580      	push	{r7, lr}
 800834e:	b086      	sub	sp, #24
 8008350:	af00      	add	r7, sp, #0
 8008352:	60f8      	str	r0, [r7, #12]
 8008354:	60b9      	str	r1, [r7, #8]
 8008356:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status;
  uint32_t prog_bit = 0;
 800835a:	2300      	movs	r3, #0
 800835c:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 800835e:	4b24      	ldr	r3, [pc, #144]	; (80083f0 <HAL_FLASH_Program+0xa4>)
 8008360:	781b      	ldrb	r3, [r3, #0]
 8008362:	2b01      	cmp	r3, #1
 8008364:	d101      	bne.n	800836a <HAL_FLASH_Program+0x1e>
 8008366:	2302      	movs	r3, #2
 8008368:	e03e      	b.n	80083e8 <HAL_FLASH_Program+0x9c>
 800836a:	4b21      	ldr	r3, [pc, #132]	; (80083f0 <HAL_FLASH_Program+0xa4>)
 800836c:	2201      	movs	r2, #1
 800836e:	701a      	strb	r2, [r3, #0]

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8008370:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8008374:	f000 f888 	bl	8008488 <FLASH_WaitForLastOperation>
 8008378:	4603      	mov	r3, r0
 800837a:	75fb      	strb	r3, [r7, #23]

  if (status == HAL_OK)
 800837c:	7dfb      	ldrb	r3, [r7, #23]
 800837e:	2b00      	cmp	r3, #0
 8008380:	d12e      	bne.n	80083e0 <HAL_FLASH_Program+0x94>
  {
    pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8008382:	4b1b      	ldr	r3, [pc, #108]	; (80083f0 <HAL_FLASH_Program+0xa4>)
 8008384:	2200      	movs	r2, #0
 8008386:	605a      	str	r2, [r3, #4]

    if (TypeProgram == FLASH_TYPEPROGRAM_DOUBLEWORD)
 8008388:	68fb      	ldr	r3, [r7, #12]
 800838a:	2b00      	cmp	r3, #0
 800838c:	d107      	bne.n	800839e <HAL_FLASH_Program+0x52>
    {
      /* Program double-word (64-bit) at a specified address */
      FLASH_Program_DoubleWord(Address, Data);
 800838e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008392:	68b8      	ldr	r0, [r7, #8]
 8008394:	f000 f8cc 	bl	8008530 <FLASH_Program_DoubleWord>
      prog_bit = FLASH_CR_PG;
 8008398:	2301      	movs	r3, #1
 800839a:	613b      	str	r3, [r7, #16]
 800839c:	e010      	b.n	80083c0 <HAL_FLASH_Program+0x74>
    }
    else if ((TypeProgram == FLASH_TYPEPROGRAM_FAST) || (TypeProgram == FLASH_TYPEPROGRAM_FAST_AND_LAST))
 800839e:	68fb      	ldr	r3, [r7, #12]
 80083a0:	2b01      	cmp	r3, #1
 80083a2:	d002      	beq.n	80083aa <HAL_FLASH_Program+0x5e>
 80083a4:	68fb      	ldr	r3, [r7, #12]
 80083a6:	2b02      	cmp	r3, #2
 80083a8:	d10a      	bne.n	80083c0 <HAL_FLASH_Program+0x74>
    {
      /* Fast program a 32 row double-word (64-bit) at a specified address */
      FLASH_Program_Fast(Address, (uint32_t)Data);
 80083aa:	683b      	ldr	r3, [r7, #0]
 80083ac:	4619      	mov	r1, r3
 80083ae:	68b8      	ldr	r0, [r7, #8]
 80083b0:	f000 f8e4 	bl	800857c <FLASH_Program_Fast>

      /* If it is the last row, the bit will be cleared at the end of the operation */
      if (TypeProgram == FLASH_TYPEPROGRAM_FAST_AND_LAST)
 80083b4:	68fb      	ldr	r3, [r7, #12]
 80083b6:	2b02      	cmp	r3, #2
 80083b8:	d102      	bne.n	80083c0 <HAL_FLASH_Program+0x74>
      {
        prog_bit = FLASH_CR_FSTPG;
 80083ba:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80083be:	613b      	str	r3, [r7, #16]
    {
      /* Nothing to do */
    }

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80083c0:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80083c4:	f000 f860 	bl	8008488 <FLASH_WaitForLastOperation>
 80083c8:	4603      	mov	r3, r0
 80083ca:	75fb      	strb	r3, [r7, #23]

    /* If the program operation is completed, disable the PG or FSTPG Bit */
    if (prog_bit != 0U)
 80083cc:	693b      	ldr	r3, [r7, #16]
 80083ce:	2b00      	cmp	r3, #0
 80083d0:	d006      	beq.n	80083e0 <HAL_FLASH_Program+0x94>
    {
      CLEAR_BIT(FLASH->CR, prog_bit);
 80083d2:	4b08      	ldr	r3, [pc, #32]	; (80083f4 <HAL_FLASH_Program+0xa8>)
 80083d4:	695a      	ldr	r2, [r3, #20]
 80083d6:	693b      	ldr	r3, [r7, #16]
 80083d8:	43db      	mvns	r3, r3
 80083da:	4906      	ldr	r1, [pc, #24]	; (80083f4 <HAL_FLASH_Program+0xa8>)
 80083dc:	4013      	ands	r3, r2
 80083de:	614b      	str	r3, [r1, #20]
    }
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 80083e0:	4b03      	ldr	r3, [pc, #12]	; (80083f0 <HAL_FLASH_Program+0xa4>)
 80083e2:	2200      	movs	r2, #0
 80083e4:	701a      	strb	r2, [r3, #0]

  /* return status */
  return status;
 80083e6:	7dfb      	ldrb	r3, [r7, #23]
}
 80083e8:	4618      	mov	r0, r3
 80083ea:	3718      	adds	r7, #24
 80083ec:	46bd      	mov	sp, r7
 80083ee:	bd80      	pop	{r7, pc}
 80083f0:	2000000c 	.word	0x2000000c
 80083f4:	40022000 	.word	0x40022000

080083f8 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access.
  * @retval HAL_Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 80083f8:	b480      	push	{r7}
 80083fa:	b083      	sub	sp, #12
 80083fc:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 80083fe:	2300      	movs	r3, #0
 8008400:	71fb      	strb	r3, [r7, #7]

  if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0U)
 8008402:	4b0b      	ldr	r3, [pc, #44]	; (8008430 <HAL_FLASH_Unlock+0x38>)
 8008404:	695b      	ldr	r3, [r3, #20]
 8008406:	2b00      	cmp	r3, #0
 8008408:	da0b      	bge.n	8008422 <HAL_FLASH_Unlock+0x2a>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 800840a:	4b09      	ldr	r3, [pc, #36]	; (8008430 <HAL_FLASH_Unlock+0x38>)
 800840c:	4a09      	ldr	r2, [pc, #36]	; (8008434 <HAL_FLASH_Unlock+0x3c>)
 800840e:	609a      	str	r2, [r3, #8]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8008410:	4b07      	ldr	r3, [pc, #28]	; (8008430 <HAL_FLASH_Unlock+0x38>)
 8008412:	4a09      	ldr	r2, [pc, #36]	; (8008438 <HAL_FLASH_Unlock+0x40>)
 8008414:	609a      	str	r2, [r3, #8]

    /* verify Flash is unlocked */
    if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0U)
 8008416:	4b06      	ldr	r3, [pc, #24]	; (8008430 <HAL_FLASH_Unlock+0x38>)
 8008418:	695b      	ldr	r3, [r3, #20]
 800841a:	2b00      	cmp	r3, #0
 800841c:	da01      	bge.n	8008422 <HAL_FLASH_Unlock+0x2a>
    {
      status = HAL_ERROR;
 800841e:	2301      	movs	r3, #1
 8008420:	71fb      	strb	r3, [r7, #7]
    }
  }

  return status;
 8008422:	79fb      	ldrb	r3, [r7, #7]
}
 8008424:	4618      	mov	r0, r3
 8008426:	370c      	adds	r7, #12
 8008428:	46bd      	mov	sp, r7
 800842a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800842e:	4770      	bx	lr
 8008430:	40022000 	.word	0x40022000
 8008434:	45670123 	.word	0x45670123
 8008438:	cdef89ab 	.word	0xcdef89ab

0800843c <HAL_FLASH_Lock>:
/**
  * @brief  Lock the FLASH control register access.
  * @retval HAL_Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 800843c:	b480      	push	{r7}
 800843e:	b083      	sub	sp, #12
 8008440:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_ERROR;
 8008442:	2301      	movs	r3, #1
 8008444:	71fb      	strb	r3, [r7, #7]

  /* Set the LOCK Bit to lock the FLASH Registers access */
  SET_BIT(FLASH->CR, FLASH_CR_LOCK);
 8008446:	4b09      	ldr	r3, [pc, #36]	; (800846c <HAL_FLASH_Lock+0x30>)
 8008448:	695b      	ldr	r3, [r3, #20]
 800844a:	4a08      	ldr	r2, [pc, #32]	; (800846c <HAL_FLASH_Lock+0x30>)
 800844c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8008450:	6153      	str	r3, [r2, #20]

  /* verify Flash is locked */
  if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0U)
 8008452:	4b06      	ldr	r3, [pc, #24]	; (800846c <HAL_FLASH_Lock+0x30>)
 8008454:	695b      	ldr	r3, [r3, #20]
 8008456:	2b00      	cmp	r3, #0
 8008458:	da01      	bge.n	800845e <HAL_FLASH_Lock+0x22>
  {
    status = HAL_OK;
 800845a:	2300      	movs	r3, #0
 800845c:	71fb      	strb	r3, [r7, #7]
  }

  return status;
 800845e:	79fb      	ldrb	r3, [r7, #7]
}
 8008460:	4618      	mov	r0, r3
 8008462:	370c      	adds	r7, #12
 8008464:	46bd      	mov	sp, r7
 8008466:	f85d 7b04 	ldr.w	r7, [sp], #4
 800846a:	4770      	bx	lr
 800846c:	40022000 	.word	0x40022000

08008470 <HAL_FLASH_GetError>:
  *            @arg HAL_FLASH_ERROR_FAST: FLASH Fast programming error
  *            @arg HAL_FLASH_ERROR_RD: FLASH PCROP read error
  *            @arg HAL_FLASH_ERROR_OPTV: FLASH Option validity error
  */
uint32_t HAL_FLASH_GetError(void)
{
 8008470:	b480      	push	{r7}
 8008472:	af00      	add	r7, sp, #0
  return pFlash.ErrorCode;
 8008474:	4b03      	ldr	r3, [pc, #12]	; (8008484 <HAL_FLASH_GetError+0x14>)
 8008476:	685b      	ldr	r3, [r3, #4]
}
 8008478:	4618      	mov	r0, r3
 800847a:	46bd      	mov	sp, r7
 800847c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008480:	4770      	bx	lr
 8008482:	bf00      	nop
 8008484:	2000000c 	.word	0x2000000c

08008488 <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout maximum flash operation timeout.
  * @retval HAL_Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{
 8008488:	b580      	push	{r7, lr}
 800848a:	b084      	sub	sp, #16
 800848c:	af00      	add	r7, sp, #0
 800848e:	6078      	str	r0, [r7, #4]
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */

  uint32_t tickstart = HAL_GetTick();
 8008490:	f7fd fcb6 	bl	8005e00 <HAL_GetTick>
 8008494:	60f8      	str	r0, [r7, #12]
  uint32_t error;

  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY))
 8008496:	e009      	b.n	80084ac <FLASH_WaitForLastOperation+0x24>
  {
    if ((HAL_GetTick() - tickstart) > Timeout)
 8008498:	f7fd fcb2 	bl	8005e00 <HAL_GetTick>
 800849c:	4602      	mov	r2, r0
 800849e:	68fb      	ldr	r3, [r7, #12]
 80084a0:	1ad3      	subs	r3, r2, r3
 80084a2:	687a      	ldr	r2, [r7, #4]
 80084a4:	429a      	cmp	r2, r3
 80084a6:	d201      	bcs.n	80084ac <FLASH_WaitForLastOperation+0x24>
    {
      return HAL_TIMEOUT;
 80084a8:	2303      	movs	r3, #3
 80084aa:	e038      	b.n	800851e <FLASH_WaitForLastOperation+0x96>
  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY))
 80084ac:	4b1e      	ldr	r3, [pc, #120]	; (8008528 <FLASH_WaitForLastOperation+0xa0>)
 80084ae:	691b      	ldr	r3, [r3, #16]
 80084b0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80084b4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80084b8:	d0ee      	beq.n	8008498 <FLASH_WaitForLastOperation+0x10>
    }
  }

  /* Check FLASH operation error flags */
  error = (FLASH->SR & FLASH_FLAG_SR_ERRORS);
 80084ba:	4b1b      	ldr	r3, [pc, #108]	; (8008528 <FLASH_WaitForLastOperation+0xa0>)
 80084bc:	691a      	ldr	r2, [r3, #16]
 80084be:	f24c 33fa 	movw	r3, #50170	; 0xc3fa
 80084c2:	4013      	ands	r3, r2
 80084c4:	60bb      	str	r3, [r7, #8]
  if (error != 0u)
 80084c6:	68bb      	ldr	r3, [r7, #8]
 80084c8:	2b00      	cmp	r3, #0
 80084ca:	d01e      	beq.n	800850a <FLASH_WaitForLastOperation+0x82>
  {
    /* Save the error code */
    pFlash.ErrorCode |= error;
 80084cc:	4b17      	ldr	r3, [pc, #92]	; (800852c <FLASH_WaitForLastOperation+0xa4>)
 80084ce:	685a      	ldr	r2, [r3, #4]
 80084d0:	68bb      	ldr	r3, [r7, #8]
 80084d2:	4313      	orrs	r3, r2
 80084d4:	4a15      	ldr	r2, [pc, #84]	; (800852c <FLASH_WaitForLastOperation+0xa4>)
 80084d6:	6053      	str	r3, [r2, #4]

    /* Clear error programming flags */
    __HAL_FLASH_CLEAR_FLAG(error);
 80084d8:	68bb      	ldr	r3, [r7, #8]
 80084da:	f003 4340 	and.w	r3, r3, #3221225472	; 0xc0000000
 80084de:	2b00      	cmp	r3, #0
 80084e0:	d007      	beq.n	80084f2 <FLASH_WaitForLastOperation+0x6a>
 80084e2:	4b11      	ldr	r3, [pc, #68]	; (8008528 <FLASH_WaitForLastOperation+0xa0>)
 80084e4:	699a      	ldr	r2, [r3, #24]
 80084e6:	68bb      	ldr	r3, [r7, #8]
 80084e8:	f003 4340 	and.w	r3, r3, #3221225472	; 0xc0000000
 80084ec:	490e      	ldr	r1, [pc, #56]	; (8008528 <FLASH_WaitForLastOperation+0xa0>)
 80084ee:	4313      	orrs	r3, r2
 80084f0:	618b      	str	r3, [r1, #24]
 80084f2:	68bb      	ldr	r3, [r7, #8]
 80084f4:	f023 4340 	bic.w	r3, r3, #3221225472	; 0xc0000000
 80084f8:	2b00      	cmp	r3, #0
 80084fa:	d004      	beq.n	8008506 <FLASH_WaitForLastOperation+0x7e>
 80084fc:	4a0a      	ldr	r2, [pc, #40]	; (8008528 <FLASH_WaitForLastOperation+0xa0>)
 80084fe:	68bb      	ldr	r3, [r7, #8]
 8008500:	f023 4340 	bic.w	r3, r3, #3221225472	; 0xc0000000
 8008504:	6113      	str	r3, [r2, #16]

    return HAL_ERROR;
 8008506:	2301      	movs	r3, #1
 8008508:	e009      	b.n	800851e <FLASH_WaitForLastOperation+0x96>
  }

  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP))
 800850a:	4b07      	ldr	r3, [pc, #28]	; (8008528 <FLASH_WaitForLastOperation+0xa0>)
 800850c:	691b      	ldr	r3, [r3, #16]
 800850e:	f003 0301 	and.w	r3, r3, #1
 8008512:	2b01      	cmp	r3, #1
 8008514:	d102      	bne.n	800851c <FLASH_WaitForLastOperation+0x94>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8008516:	4b04      	ldr	r3, [pc, #16]	; (8008528 <FLASH_WaitForLastOperation+0xa0>)
 8008518:	2201      	movs	r2, #1
 800851a:	611a      	str	r2, [r3, #16]
  }

  /* If there is an error flag set */
  return HAL_OK;
 800851c:	2300      	movs	r3, #0
}
 800851e:	4618      	mov	r0, r3
 8008520:	3710      	adds	r7, #16
 8008522:	46bd      	mov	sp, r7
 8008524:	bd80      	pop	{r7, pc}
 8008526:	bf00      	nop
 8008528:	40022000 	.word	0x40022000
 800852c:	2000000c 	.word	0x2000000c

08008530 <FLASH_Program_DoubleWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_DoubleWord(uint32_t Address, uint64_t Data)
{
 8008530:	b480      	push	{r7}
 8008532:	b085      	sub	sp, #20
 8008534:	af00      	add	r7, sp, #0
 8008536:	60f8      	str	r0, [r7, #12]
 8008538:	e9c7 2300 	strd	r2, r3, [r7]
  /* Check the parameters */
  assert_param(IS_FLASH_PROGRAM_ADDRESS(Address));

  /* Set PG bit */
  SET_BIT(FLASH->CR, FLASH_CR_PG);
 800853c:	4b0e      	ldr	r3, [pc, #56]	; (8008578 <FLASH_Program_DoubleWord+0x48>)
 800853e:	695b      	ldr	r3, [r3, #20]
 8008540:	4a0d      	ldr	r2, [pc, #52]	; (8008578 <FLASH_Program_DoubleWord+0x48>)
 8008542:	f043 0301 	orr.w	r3, r3, #1
 8008546:	6153      	str	r3, [r2, #20]

  /* Program first word */
  *(uint32_t *)Address = (uint32_t)Data;
 8008548:	68fb      	ldr	r3, [r7, #12]
 800854a:	683a      	ldr	r2, [r7, #0]
 800854c:	601a      	str	r2, [r3, #0]
  __ASM volatile ("isb 0xF":::"memory");
 800854e:	f3bf 8f6f 	isb	sy
}
 8008552:	bf00      	nop
  /* Barrier to ensure programming is performed in 2 steps, in right order
    (independently of compiler optimization behavior) */
  __ISB();

  /* Program second word */
  *(uint32_t *)(Address + 4U) = (uint32_t)(Data >> 32U);
 8008554:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008558:	f04f 0200 	mov.w	r2, #0
 800855c:	f04f 0300 	mov.w	r3, #0
 8008560:	000a      	movs	r2, r1
 8008562:	2300      	movs	r3, #0
 8008564:	68f9      	ldr	r1, [r7, #12]
 8008566:	3104      	adds	r1, #4
 8008568:	4613      	mov	r3, r2
 800856a:	600b      	str	r3, [r1, #0]
}
 800856c:	bf00      	nop
 800856e:	3714      	adds	r7, #20
 8008570:	46bd      	mov	sp, r7
 8008572:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008576:	4770      	bx	lr
 8008578:	40022000 	.word	0x40022000

0800857c <FLASH_Program_Fast>:
  * @param  Address specifies the address to be programmed.
  * @param  DataAddress specifies the address where the data are stored.
  * @retval None
  */
static void FLASH_Program_Fast(uint32_t Address, uint32_t DataAddress)
{
 800857c:	b480      	push	{r7}
 800857e:	b089      	sub	sp, #36	; 0x24
 8008580:	af00      	add	r7, sp, #0
 8008582:	6078      	str	r0, [r7, #4]
 8008584:	6039      	str	r1, [r7, #0]
  uint8_t row_index = (2 * FLASH_NB_DOUBLE_WORDS_IN_ROW);
 8008586:	2340      	movs	r3, #64	; 0x40
 8008588:	77fb      	strb	r3, [r7, #31]
  uint32_t *dest_addr = (uint32_t *)Address;
 800858a:	687b      	ldr	r3, [r7, #4]
 800858c:	61bb      	str	r3, [r7, #24]
  uint32_t *src_addr = (uint32_t *)DataAddress;
 800858e:	683b      	ldr	r3, [r7, #0]
 8008590:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_FLASH_MAIN_MEM_ADDRESS(Address));

  /* Set FSTPG bit */
  SET_BIT(FLASH->CR, FLASH_CR_FSTPG);
 8008592:	4b14      	ldr	r3, [pc, #80]	; (80085e4 <FLASH_Program_Fast+0x68>)
 8008594:	695b      	ldr	r3, [r3, #20]
 8008596:	4a13      	ldr	r2, [pc, #76]	; (80085e4 <FLASH_Program_Fast+0x68>)
 8008598:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800859c:	6153      	str	r3, [r2, #20]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800859e:	f3ef 8310 	mrs	r3, PRIMASK
 80085a2:	60fb      	str	r3, [r7, #12]
  return(result);
 80085a4:	68fb      	ldr	r3, [r7, #12]

  /* Enter critical section: Disable interrupts to avoid any interruption during the loop */
  primask_bit = __get_PRIMASK();
 80085a6:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 80085a8:	b672      	cpsid	i
}
 80085aa:	bf00      	nop
  __disable_irq();

  /* Program the double words of the row */
  do
  {
    *dest_addr = *src_addr;
 80085ac:	697b      	ldr	r3, [r7, #20]
 80085ae:	681a      	ldr	r2, [r3, #0]
 80085b0:	69bb      	ldr	r3, [r7, #24]
 80085b2:	601a      	str	r2, [r3, #0]
    dest_addr++;
 80085b4:	69bb      	ldr	r3, [r7, #24]
 80085b6:	3304      	adds	r3, #4
 80085b8:	61bb      	str	r3, [r7, #24]
    src_addr++;
 80085ba:	697b      	ldr	r3, [r7, #20]
 80085bc:	3304      	adds	r3, #4
 80085be:	617b      	str	r3, [r7, #20]
    row_index--;
 80085c0:	7ffb      	ldrb	r3, [r7, #31]
 80085c2:	3b01      	subs	r3, #1
 80085c4:	77fb      	strb	r3, [r7, #31]
  }
  while (row_index != 0U);
 80085c6:	7ffb      	ldrb	r3, [r7, #31]
 80085c8:	2b00      	cmp	r3, #0
 80085ca:	d1ef      	bne.n	80085ac <FLASH_Program_Fast+0x30>
 80085cc:	693b      	ldr	r3, [r7, #16]
 80085ce:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80085d0:	68bb      	ldr	r3, [r7, #8]
 80085d2:	f383 8810 	msr	PRIMASK, r3
}
 80085d6:	bf00      	nop

  /* Exit critical section: restore previous priority mask */
  __set_PRIMASK(primask_bit);
}
 80085d8:	bf00      	nop
 80085da:	3724      	adds	r7, #36	; 0x24
 80085dc:	46bd      	mov	sp, r7
 80085de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085e2:	4770      	bx	lr
 80085e4:	40022000 	.word	0x40022000

080085e8 <HAL_FLASHEx_Erase>:
  *         information on faulty page in case of error (0xFFFFFFFF means that all
  *         the pages have been correctly erased).
  * @retval HAL_Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *PageError)
{
 80085e8:	b580      	push	{r7, lr}
 80085ea:	b084      	sub	sp, #16
 80085ec:	af00      	add	r7, sp, #0
 80085ee:	6078      	str	r0, [r7, #4]
 80085f0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 80085f2:	4b4a      	ldr	r3, [pc, #296]	; (800871c <HAL_FLASHEx_Erase+0x134>)
 80085f4:	781b      	ldrb	r3, [r3, #0]
 80085f6:	2b01      	cmp	r3, #1
 80085f8:	d101      	bne.n	80085fe <HAL_FLASHEx_Erase+0x16>
 80085fa:	2302      	movs	r3, #2
 80085fc:	e089      	b.n	8008712 <HAL_FLASHEx_Erase+0x12a>
 80085fe:	4b47      	ldr	r3, [pc, #284]	; (800871c <HAL_FLASHEx_Erase+0x134>)
 8008600:	2201      	movs	r2, #1
 8008602:	701a      	strb	r2, [r3, #0]

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8008604:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8008608:	f7ff ff3e 	bl	8008488 <FLASH_WaitForLastOperation>
 800860c:	4603      	mov	r3, r0
 800860e:	73fb      	strb	r3, [r7, #15]

  if (status == HAL_OK)
 8008610:	7bfb      	ldrb	r3, [r7, #15]
 8008612:	2b00      	cmp	r3, #0
 8008614:	d179      	bne.n	800870a <HAL_FLASHEx_Erase+0x122>
  {
    pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8008616:	4b41      	ldr	r3, [pc, #260]	; (800871c <HAL_FLASHEx_Erase+0x134>)
 8008618:	2200      	movs	r2, #0
 800861a:	605a      	str	r2, [r3, #4]

    /* Deactivate the cache if they are activated to avoid data misbehavior */
    if (READ_BIT(FLASH->ACR, FLASH_ACR_ICEN) != 0U)
 800861c:	4b40      	ldr	r3, [pc, #256]	; (8008720 <HAL_FLASHEx_Erase+0x138>)
 800861e:	681b      	ldr	r3, [r3, #0]
 8008620:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8008624:	2b00      	cmp	r3, #0
 8008626:	d019      	beq.n	800865c <HAL_FLASHEx_Erase+0x74>
    {
      /* Disable instruction cache  */
      __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
 8008628:	4b3d      	ldr	r3, [pc, #244]	; (8008720 <HAL_FLASHEx_Erase+0x138>)
 800862a:	681b      	ldr	r3, [r3, #0]
 800862c:	4a3c      	ldr	r2, [pc, #240]	; (8008720 <HAL_FLASHEx_Erase+0x138>)
 800862e:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8008632:	6013      	str	r3, [r2, #0]

      if (READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != 0U)
 8008634:	4b3a      	ldr	r3, [pc, #232]	; (8008720 <HAL_FLASHEx_Erase+0x138>)
 8008636:	681b      	ldr	r3, [r3, #0]
 8008638:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800863c:	2b00      	cmp	r3, #0
 800863e:	d009      	beq.n	8008654 <HAL_FLASHEx_Erase+0x6c>
      {
        /* Disable data cache  */
        __HAL_FLASH_DATA_CACHE_DISABLE();
 8008640:	4b37      	ldr	r3, [pc, #220]	; (8008720 <HAL_FLASHEx_Erase+0x138>)
 8008642:	681b      	ldr	r3, [r3, #0]
 8008644:	4a36      	ldr	r2, [pc, #216]	; (8008720 <HAL_FLASHEx_Erase+0x138>)
 8008646:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800864a:	6013      	str	r3, [r2, #0]
        pFlash.CacheToReactivate = FLASH_CACHE_ICACHE_DCACHE_ENABLED;
 800864c:	4b33      	ldr	r3, [pc, #204]	; (800871c <HAL_FLASHEx_Erase+0x134>)
 800864e:	2203      	movs	r2, #3
 8008650:	771a      	strb	r2, [r3, #28]
 8008652:	e016      	b.n	8008682 <HAL_FLASHEx_Erase+0x9a>
      }
      else
      {
        pFlash.CacheToReactivate = FLASH_CACHE_ICACHE_ENABLED;
 8008654:	4b31      	ldr	r3, [pc, #196]	; (800871c <HAL_FLASHEx_Erase+0x134>)
 8008656:	2201      	movs	r2, #1
 8008658:	771a      	strb	r2, [r3, #28]
 800865a:	e012      	b.n	8008682 <HAL_FLASHEx_Erase+0x9a>
      }
    }
    else if (READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != 0U)
 800865c:	4b30      	ldr	r3, [pc, #192]	; (8008720 <HAL_FLASHEx_Erase+0x138>)
 800865e:	681b      	ldr	r3, [r3, #0]
 8008660:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008664:	2b00      	cmp	r3, #0
 8008666:	d009      	beq.n	800867c <HAL_FLASHEx_Erase+0x94>
    {
      /* Disable data cache  */
      __HAL_FLASH_DATA_CACHE_DISABLE();
 8008668:	4b2d      	ldr	r3, [pc, #180]	; (8008720 <HAL_FLASHEx_Erase+0x138>)
 800866a:	681b      	ldr	r3, [r3, #0]
 800866c:	4a2c      	ldr	r2, [pc, #176]	; (8008720 <HAL_FLASHEx_Erase+0x138>)
 800866e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8008672:	6013      	str	r3, [r2, #0]
      pFlash.CacheToReactivate = FLASH_CACHE_DCACHE_ENABLED;
 8008674:	4b29      	ldr	r3, [pc, #164]	; (800871c <HAL_FLASHEx_Erase+0x134>)
 8008676:	2202      	movs	r2, #2
 8008678:	771a      	strb	r2, [r3, #28]
 800867a:	e002      	b.n	8008682 <HAL_FLASHEx_Erase+0x9a>
    }
    else
    {
      pFlash.CacheToReactivate = FLASH_CACHE_DISABLED;
 800867c:	4b27      	ldr	r3, [pc, #156]	; (800871c <HAL_FLASHEx_Erase+0x134>)
 800867e:	2200      	movs	r2, #0
 8008680:	771a      	strb	r2, [r3, #28]
    }

    if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 8008682:	687b      	ldr	r3, [r7, #4]
 8008684:	681b      	ldr	r3, [r3, #0]
 8008686:	2b01      	cmp	r3, #1
 8008688:	d111      	bne.n	80086ae <HAL_FLASHEx_Erase+0xc6>
    {
      /* Mass erase to be done */
      FLASH_MassErase(pEraseInit->Banks);
 800868a:	687b      	ldr	r3, [r7, #4]
 800868c:	685b      	ldr	r3, [r3, #4]
 800868e:	4618      	mov	r0, r3
 8008690:	f000 f848 	bl	8008724 <FLASH_MassErase>

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8008694:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8008698:	f7ff fef6 	bl	8008488 <FLASH_WaitForLastOperation>
 800869c:	4603      	mov	r3, r0
 800869e:	73fb      	strb	r3, [r7, #15]
#if defined (FLASH_OPTR_DBANK)
      /* If the erase operation is completed, disable the MER1 and MER2 Bits */
      CLEAR_BIT(FLASH->CR, (FLASH_CR_MER1 | FLASH_CR_MER2));
#else
      /* If the erase operation is completed, disable the MER1 Bit */
      CLEAR_BIT(FLASH->CR, (FLASH_CR_MER1));
 80086a0:	4b1f      	ldr	r3, [pc, #124]	; (8008720 <HAL_FLASHEx_Erase+0x138>)
 80086a2:	695b      	ldr	r3, [r3, #20]
 80086a4:	4a1e      	ldr	r2, [pc, #120]	; (8008720 <HAL_FLASHEx_Erase+0x138>)
 80086a6:	f023 0304 	bic.w	r3, r3, #4
 80086aa:	6153      	str	r3, [r2, #20]
 80086ac:	e02b      	b.n	8008706 <HAL_FLASHEx_Erase+0x11e>
#endif
    }
    else
    {
      /*Initialization of PageError variable*/
      *PageError = 0xFFFFFFFFU;
 80086ae:	683b      	ldr	r3, [r7, #0]
 80086b0:	f04f 32ff 	mov.w	r2, #4294967295
 80086b4:	601a      	str	r2, [r3, #0]

      for (page_index = pEraseInit->Page; page_index < (pEraseInit->Page + pEraseInit->NbPages); page_index++)
 80086b6:	687b      	ldr	r3, [r7, #4]
 80086b8:	689b      	ldr	r3, [r3, #8]
 80086ba:	60bb      	str	r3, [r7, #8]
 80086bc:	e01b      	b.n	80086f6 <HAL_FLASHEx_Erase+0x10e>
      {
        FLASH_PageErase(page_index, pEraseInit->Banks);
 80086be:	687b      	ldr	r3, [r7, #4]
 80086c0:	685b      	ldr	r3, [r3, #4]
 80086c2:	4619      	mov	r1, r3
 80086c4:	68b8      	ldr	r0, [r7, #8]
 80086c6:	f000 f84b 	bl	8008760 <FLASH_PageErase>

        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80086ca:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80086ce:	f7ff fedb 	bl	8008488 <FLASH_WaitForLastOperation>
 80086d2:	4603      	mov	r3, r0
 80086d4:	73fb      	strb	r3, [r7, #15]

        /* If the erase operation is completed, disable the PER Bit */
        CLEAR_BIT(FLASH->CR, (FLASH_CR_PER | FLASH_CR_PNB));
 80086d6:	4b12      	ldr	r3, [pc, #72]	; (8008720 <HAL_FLASHEx_Erase+0x138>)
 80086d8:	695b      	ldr	r3, [r3, #20]
 80086da:	4a11      	ldr	r2, [pc, #68]	; (8008720 <HAL_FLASHEx_Erase+0x138>)
 80086dc:	f423 73fd 	bic.w	r3, r3, #506	; 0x1fa
 80086e0:	6153      	str	r3, [r2, #20]

        if (status != HAL_OK)
 80086e2:	7bfb      	ldrb	r3, [r7, #15]
 80086e4:	2b00      	cmp	r3, #0
 80086e6:	d003      	beq.n	80086f0 <HAL_FLASHEx_Erase+0x108>
        {
          /* In case of error, stop erase procedure and return the faulty page */
          *PageError = page_index;
 80086e8:	683b      	ldr	r3, [r7, #0]
 80086ea:	68ba      	ldr	r2, [r7, #8]
 80086ec:	601a      	str	r2, [r3, #0]
          break;
 80086ee:	e00a      	b.n	8008706 <HAL_FLASHEx_Erase+0x11e>
      for (page_index = pEraseInit->Page; page_index < (pEraseInit->Page + pEraseInit->NbPages); page_index++)
 80086f0:	68bb      	ldr	r3, [r7, #8]
 80086f2:	3301      	adds	r3, #1
 80086f4:	60bb      	str	r3, [r7, #8]
 80086f6:	687b      	ldr	r3, [r7, #4]
 80086f8:	689a      	ldr	r2, [r3, #8]
 80086fa:	687b      	ldr	r3, [r7, #4]
 80086fc:	68db      	ldr	r3, [r3, #12]
 80086fe:	4413      	add	r3, r2
 8008700:	68ba      	ldr	r2, [r7, #8]
 8008702:	429a      	cmp	r2, r3
 8008704:	d3db      	bcc.n	80086be <HAL_FLASHEx_Erase+0xd6>
        }
      }
    }

    /* Flush the caches to be sure of the data consistency */
    FLASH_FlushCaches();
 8008706:	f000 f84f 	bl	80087a8 <FLASH_FlushCaches>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 800870a:	4b04      	ldr	r3, [pc, #16]	; (800871c <HAL_FLASHEx_Erase+0x134>)
 800870c:	2200      	movs	r2, #0
 800870e:	701a      	strb	r2, [r3, #0]

  return status;
 8008710:	7bfb      	ldrb	r3, [r7, #15]
}
 8008712:	4618      	mov	r0, r3
 8008714:	3710      	adds	r7, #16
 8008716:	46bd      	mov	sp, r7
 8008718:	bd80      	pop	{r7, pc}
 800871a:	bf00      	nop
 800871c:	2000000c 	.word	0x2000000c
 8008720:	40022000 	.word	0x40022000

08008724 <FLASH_MassErase>:
  *            @arg FLASH_BANK_BOTH: Bank1 and Bank2 to be erased (*)
  * @note   (*) availability depends on devices
  * @retval None
  */
static void FLASH_MassErase(uint32_t Banks)
{
 8008724:	b480      	push	{r7}
 8008726:	b083      	sub	sp, #12
 8008728:	af00      	add	r7, sp, #0
 800872a:	6078      	str	r0, [r7, #4]
  {
    /* Check the parameters */
    assert_param(IS_FLASH_BANK(Banks));

    /* Set the Mass Erase Bit for the bank 1 if requested */
    if ((Banks & FLASH_BANK_1) != 0U)
 800872c:	687b      	ldr	r3, [r7, #4]
 800872e:	f003 0301 	and.w	r3, r3, #1
 8008732:	2b00      	cmp	r3, #0
 8008734:	d005      	beq.n	8008742 <FLASH_MassErase+0x1e>
    {
      SET_BIT(FLASH->CR, FLASH_CR_MER1);
 8008736:	4b09      	ldr	r3, [pc, #36]	; (800875c <FLASH_MassErase+0x38>)
 8008738:	695b      	ldr	r3, [r3, #20]
 800873a:	4a08      	ldr	r2, [pc, #32]	; (800875c <FLASH_MassErase+0x38>)
 800873c:	f043 0304 	orr.w	r3, r3, #4
 8008740:	6153      	str	r3, [r2, #20]
    SET_BIT(FLASH->CR, (FLASH_CR_MER1 | FLASH_CR_MER2));
  }
#endif

  /* Proceed to erase all sectors */
  SET_BIT(FLASH->CR, FLASH_CR_STRT);
 8008742:	4b06      	ldr	r3, [pc, #24]	; (800875c <FLASH_MassErase+0x38>)
 8008744:	695b      	ldr	r3, [r3, #20]
 8008746:	4a05      	ldr	r2, [pc, #20]	; (800875c <FLASH_MassErase+0x38>)
 8008748:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800874c:	6153      	str	r3, [r2, #20]
}
 800874e:	bf00      	nop
 8008750:	370c      	adds	r7, #12
 8008752:	46bd      	mov	sp, r7
 8008754:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008758:	4770      	bx	lr
 800875a:	bf00      	nop
 800875c:	40022000 	.word	0x40022000

08008760 <FLASH_PageErase>:
  *            @arg FLASH_BANK_2: Page in bank 2 to be erased (*)
  * @note   (*) availability depends on devices
  * @retval None
  */
void FLASH_PageErase(uint32_t Page, uint32_t Banks)
{
 8008760:	b480      	push	{r7}
 8008762:	b083      	sub	sp, #12
 8008764:	af00      	add	r7, sp, #0
 8008766:	6078      	str	r0, [r7, #4]
 8008768:	6039      	str	r1, [r7, #0]
    }
  }
#endif

  /* Proceed to erase the page */
  MODIFY_REG(FLASH->CR, FLASH_CR_PNB, ((Page & 0xFFU) << FLASH_CR_PNB_Pos));
 800876a:	4b0e      	ldr	r3, [pc, #56]	; (80087a4 <FLASH_PageErase+0x44>)
 800876c:	695b      	ldr	r3, [r3, #20]
 800876e:	f423 72fc 	bic.w	r2, r3, #504	; 0x1f8
 8008772:	687b      	ldr	r3, [r7, #4]
 8008774:	00db      	lsls	r3, r3, #3
 8008776:	f403 63ff 	and.w	r3, r3, #2040	; 0x7f8
 800877a:	490a      	ldr	r1, [pc, #40]	; (80087a4 <FLASH_PageErase+0x44>)
 800877c:	4313      	orrs	r3, r2
 800877e:	614b      	str	r3, [r1, #20]
  SET_BIT(FLASH->CR, FLASH_CR_PER);
 8008780:	4b08      	ldr	r3, [pc, #32]	; (80087a4 <FLASH_PageErase+0x44>)
 8008782:	695b      	ldr	r3, [r3, #20]
 8008784:	4a07      	ldr	r2, [pc, #28]	; (80087a4 <FLASH_PageErase+0x44>)
 8008786:	f043 0302 	orr.w	r3, r3, #2
 800878a:	6153      	str	r3, [r2, #20]
  SET_BIT(FLASH->CR, FLASH_CR_STRT);
 800878c:	4b05      	ldr	r3, [pc, #20]	; (80087a4 <FLASH_PageErase+0x44>)
 800878e:	695b      	ldr	r3, [r3, #20]
 8008790:	4a04      	ldr	r2, [pc, #16]	; (80087a4 <FLASH_PageErase+0x44>)
 8008792:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8008796:	6153      	str	r3, [r2, #20]
}
 8008798:	bf00      	nop
 800879a:	370c      	adds	r7, #12
 800879c:	46bd      	mov	sp, r7
 800879e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087a2:	4770      	bx	lr
 80087a4:	40022000 	.word	0x40022000

080087a8 <FLASH_FlushCaches>:
/**
  * @brief  Flush the instruction and data caches.
  * @retval None
  */
void FLASH_FlushCaches(void)
{
 80087a8:	b480      	push	{r7}
 80087aa:	b083      	sub	sp, #12
 80087ac:	af00      	add	r7, sp, #0
  FLASH_CacheTypeDef cache = pFlash.CacheToReactivate;
 80087ae:	4b1e      	ldr	r3, [pc, #120]	; (8008828 <FLASH_FlushCaches+0x80>)
 80087b0:	7f1b      	ldrb	r3, [r3, #28]
 80087b2:	71fb      	strb	r3, [r7, #7]

  /* Flush instruction cache  */
  if ((cache == FLASH_CACHE_ICACHE_ENABLED) ||
 80087b4:	79fb      	ldrb	r3, [r7, #7]
 80087b6:	2b01      	cmp	r3, #1
 80087b8:	d002      	beq.n	80087c0 <FLASH_FlushCaches+0x18>
 80087ba:	79fb      	ldrb	r3, [r7, #7]
 80087bc:	2b03      	cmp	r3, #3
 80087be:	d111      	bne.n	80087e4 <FLASH_FlushCaches+0x3c>
      (cache == FLASH_CACHE_ICACHE_DCACHE_ENABLED))
  {
    /* Reset instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_RESET();
 80087c0:	4b1a      	ldr	r3, [pc, #104]	; (800882c <FLASH_FlushCaches+0x84>)
 80087c2:	681b      	ldr	r3, [r3, #0]
 80087c4:	4a19      	ldr	r2, [pc, #100]	; (800882c <FLASH_FlushCaches+0x84>)
 80087c6:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80087ca:	6013      	str	r3, [r2, #0]
 80087cc:	4b17      	ldr	r3, [pc, #92]	; (800882c <FLASH_FlushCaches+0x84>)
 80087ce:	681b      	ldr	r3, [r3, #0]
 80087d0:	4a16      	ldr	r2, [pc, #88]	; (800882c <FLASH_FlushCaches+0x84>)
 80087d2:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80087d6:	6013      	str	r3, [r2, #0]
    /* Enable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80087d8:	4b14      	ldr	r3, [pc, #80]	; (800882c <FLASH_FlushCaches+0x84>)
 80087da:	681b      	ldr	r3, [r3, #0]
 80087dc:	4a13      	ldr	r2, [pc, #76]	; (800882c <FLASH_FlushCaches+0x84>)
 80087de:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80087e2:	6013      	str	r3, [r2, #0]
  }

  /* Flush data cache */
  if ((cache == FLASH_CACHE_DCACHE_ENABLED) ||
 80087e4:	79fb      	ldrb	r3, [r7, #7]
 80087e6:	2b02      	cmp	r3, #2
 80087e8:	d002      	beq.n	80087f0 <FLASH_FlushCaches+0x48>
 80087ea:	79fb      	ldrb	r3, [r7, #7]
 80087ec:	2b03      	cmp	r3, #3
 80087ee:	d111      	bne.n	8008814 <FLASH_FlushCaches+0x6c>
      (cache == FLASH_CACHE_ICACHE_DCACHE_ENABLED))
  {
    /* Reset data cache */
    __HAL_FLASH_DATA_CACHE_RESET();
 80087f0:	4b0e      	ldr	r3, [pc, #56]	; (800882c <FLASH_FlushCaches+0x84>)
 80087f2:	681b      	ldr	r3, [r3, #0]
 80087f4:	4a0d      	ldr	r2, [pc, #52]	; (800882c <FLASH_FlushCaches+0x84>)
 80087f6:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80087fa:	6013      	str	r3, [r2, #0]
 80087fc:	4b0b      	ldr	r3, [pc, #44]	; (800882c <FLASH_FlushCaches+0x84>)
 80087fe:	681b      	ldr	r3, [r3, #0]
 8008800:	4a0a      	ldr	r2, [pc, #40]	; (800882c <FLASH_FlushCaches+0x84>)
 8008802:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8008806:	6013      	str	r3, [r2, #0]
    /* Enable data cache */
    __HAL_FLASH_DATA_CACHE_ENABLE();
 8008808:	4b08      	ldr	r3, [pc, #32]	; (800882c <FLASH_FlushCaches+0x84>)
 800880a:	681b      	ldr	r3, [r3, #0]
 800880c:	4a07      	ldr	r2, [pc, #28]	; (800882c <FLASH_FlushCaches+0x84>)
 800880e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8008812:	6013      	str	r3, [r2, #0]
  }

  /* Reset internal variable */
  pFlash.CacheToReactivate = FLASH_CACHE_DISABLED;
 8008814:	4b04      	ldr	r3, [pc, #16]	; (8008828 <FLASH_FlushCaches+0x80>)
 8008816:	2200      	movs	r2, #0
 8008818:	771a      	strb	r2, [r3, #28]
}
 800881a:	bf00      	nop
 800881c:	370c      	adds	r7, #12
 800881e:	46bd      	mov	sp, r7
 8008820:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008824:	4770      	bx	lr
 8008826:	bf00      	nop
 8008828:	2000000c 	.word	0x2000000c
 800882c:	40022000 	.word	0x40022000

08008830 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8008830:	b480      	push	{r7}
 8008832:	b087      	sub	sp, #28
 8008834:	af00      	add	r7, sp, #0
 8008836:	6078      	str	r0, [r7, #4]
 8008838:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800883a:	2300      	movs	r3, #0
 800883c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 800883e:	e15a      	b.n	8008af6 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8008840:	683b      	ldr	r3, [r7, #0]
 8008842:	681a      	ldr	r2, [r3, #0]
 8008844:	2101      	movs	r1, #1
 8008846:	697b      	ldr	r3, [r7, #20]
 8008848:	fa01 f303 	lsl.w	r3, r1, r3
 800884c:	4013      	ands	r3, r2
 800884e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8008850:	68fb      	ldr	r3, [r7, #12]
 8008852:	2b00      	cmp	r3, #0
 8008854:	f000 814c 	beq.w	8008af0 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8008858:	683b      	ldr	r3, [r7, #0]
 800885a:	685b      	ldr	r3, [r3, #4]
 800885c:	2b01      	cmp	r3, #1
 800885e:	d00b      	beq.n	8008878 <HAL_GPIO_Init+0x48>
 8008860:	683b      	ldr	r3, [r7, #0]
 8008862:	685b      	ldr	r3, [r3, #4]
 8008864:	2b02      	cmp	r3, #2
 8008866:	d007      	beq.n	8008878 <HAL_GPIO_Init+0x48>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8008868:	683b      	ldr	r3, [r7, #0]
 800886a:	685b      	ldr	r3, [r3, #4]
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800886c:	2b11      	cmp	r3, #17
 800886e:	d003      	beq.n	8008878 <HAL_GPIO_Init+0x48>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8008870:	683b      	ldr	r3, [r7, #0]
 8008872:	685b      	ldr	r3, [r3, #4]
 8008874:	2b12      	cmp	r3, #18
 8008876:	d130      	bne.n	80088da <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8008878:	687b      	ldr	r3, [r7, #4]
 800887a:	689b      	ldr	r3, [r3, #8]
 800887c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800887e:	697b      	ldr	r3, [r7, #20]
 8008880:	005b      	lsls	r3, r3, #1
 8008882:	2203      	movs	r2, #3
 8008884:	fa02 f303 	lsl.w	r3, r2, r3
 8008888:	43db      	mvns	r3, r3
 800888a:	693a      	ldr	r2, [r7, #16]
 800888c:	4013      	ands	r3, r2
 800888e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8008890:	683b      	ldr	r3, [r7, #0]
 8008892:	68da      	ldr	r2, [r3, #12]
 8008894:	697b      	ldr	r3, [r7, #20]
 8008896:	005b      	lsls	r3, r3, #1
 8008898:	fa02 f303 	lsl.w	r3, r2, r3
 800889c:	693a      	ldr	r2, [r7, #16]
 800889e:	4313      	orrs	r3, r2
 80088a0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80088a2:	687b      	ldr	r3, [r7, #4]
 80088a4:	693a      	ldr	r2, [r7, #16]
 80088a6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80088a8:	687b      	ldr	r3, [r7, #4]
 80088aa:	685b      	ldr	r3, [r3, #4]
 80088ac:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80088ae:	2201      	movs	r2, #1
 80088b0:	697b      	ldr	r3, [r7, #20]
 80088b2:	fa02 f303 	lsl.w	r3, r2, r3
 80088b6:	43db      	mvns	r3, r3
 80088b8:	693a      	ldr	r2, [r7, #16]
 80088ba:	4013      	ands	r3, r2
 80088bc:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80088be:	683b      	ldr	r3, [r7, #0]
 80088c0:	685b      	ldr	r3, [r3, #4]
 80088c2:	091b      	lsrs	r3, r3, #4
 80088c4:	f003 0201 	and.w	r2, r3, #1
 80088c8:	697b      	ldr	r3, [r7, #20]
 80088ca:	fa02 f303 	lsl.w	r3, r2, r3
 80088ce:	693a      	ldr	r2, [r7, #16]
 80088d0:	4313      	orrs	r3, r2
 80088d2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80088d4:	687b      	ldr	r3, [r7, #4]
 80088d6:	693a      	ldr	r2, [r7, #16]
 80088d8:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80088da:	687b      	ldr	r3, [r7, #4]
 80088dc:	68db      	ldr	r3, [r3, #12]
 80088de:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80088e0:	697b      	ldr	r3, [r7, #20]
 80088e2:	005b      	lsls	r3, r3, #1
 80088e4:	2203      	movs	r2, #3
 80088e6:	fa02 f303 	lsl.w	r3, r2, r3
 80088ea:	43db      	mvns	r3, r3
 80088ec:	693a      	ldr	r2, [r7, #16]
 80088ee:	4013      	ands	r3, r2
 80088f0:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80088f2:	683b      	ldr	r3, [r7, #0]
 80088f4:	689a      	ldr	r2, [r3, #8]
 80088f6:	697b      	ldr	r3, [r7, #20]
 80088f8:	005b      	lsls	r3, r3, #1
 80088fa:	fa02 f303 	lsl.w	r3, r2, r3
 80088fe:	693a      	ldr	r2, [r7, #16]
 8008900:	4313      	orrs	r3, r2
 8008902:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8008904:	687b      	ldr	r3, [r7, #4]
 8008906:	693a      	ldr	r2, [r7, #16]
 8008908:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800890a:	683b      	ldr	r3, [r7, #0]
 800890c:	685b      	ldr	r3, [r3, #4]
 800890e:	2b02      	cmp	r3, #2
 8008910:	d003      	beq.n	800891a <HAL_GPIO_Init+0xea>
 8008912:	683b      	ldr	r3, [r7, #0]
 8008914:	685b      	ldr	r3, [r3, #4]
 8008916:	2b12      	cmp	r3, #18
 8008918:	d123      	bne.n	8008962 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800891a:	697b      	ldr	r3, [r7, #20]
 800891c:	08da      	lsrs	r2, r3, #3
 800891e:	687b      	ldr	r3, [r7, #4]
 8008920:	3208      	adds	r2, #8
 8008922:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008926:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8008928:	697b      	ldr	r3, [r7, #20]
 800892a:	f003 0307 	and.w	r3, r3, #7
 800892e:	009b      	lsls	r3, r3, #2
 8008930:	220f      	movs	r2, #15
 8008932:	fa02 f303 	lsl.w	r3, r2, r3
 8008936:	43db      	mvns	r3, r3
 8008938:	693a      	ldr	r2, [r7, #16]
 800893a:	4013      	ands	r3, r2
 800893c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800893e:	683b      	ldr	r3, [r7, #0]
 8008940:	691a      	ldr	r2, [r3, #16]
 8008942:	697b      	ldr	r3, [r7, #20]
 8008944:	f003 0307 	and.w	r3, r3, #7
 8008948:	009b      	lsls	r3, r3, #2
 800894a:	fa02 f303 	lsl.w	r3, r2, r3
 800894e:	693a      	ldr	r2, [r7, #16]
 8008950:	4313      	orrs	r3, r2
 8008952:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8008954:	697b      	ldr	r3, [r7, #20]
 8008956:	08da      	lsrs	r2, r3, #3
 8008958:	687b      	ldr	r3, [r7, #4]
 800895a:	3208      	adds	r2, #8
 800895c:	6939      	ldr	r1, [r7, #16]
 800895e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8008962:	687b      	ldr	r3, [r7, #4]
 8008964:	681b      	ldr	r3, [r3, #0]
 8008966:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8008968:	697b      	ldr	r3, [r7, #20]
 800896a:	005b      	lsls	r3, r3, #1
 800896c:	2203      	movs	r2, #3
 800896e:	fa02 f303 	lsl.w	r3, r2, r3
 8008972:	43db      	mvns	r3, r3
 8008974:	693a      	ldr	r2, [r7, #16]
 8008976:	4013      	ands	r3, r2
 8008978:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800897a:	683b      	ldr	r3, [r7, #0]
 800897c:	685b      	ldr	r3, [r3, #4]
 800897e:	f003 0203 	and.w	r2, r3, #3
 8008982:	697b      	ldr	r3, [r7, #20]
 8008984:	005b      	lsls	r3, r3, #1
 8008986:	fa02 f303 	lsl.w	r3, r2, r3
 800898a:	693a      	ldr	r2, [r7, #16]
 800898c:	4313      	orrs	r3, r2
 800898e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8008990:	687b      	ldr	r3, [r7, #4]
 8008992:	693a      	ldr	r2, [r7, #16]
 8008994:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8008996:	683b      	ldr	r3, [r7, #0]
 8008998:	685b      	ldr	r3, [r3, #4]
 800899a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800899e:	2b00      	cmp	r3, #0
 80089a0:	f000 80a6 	beq.w	8008af0 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80089a4:	4b5b      	ldr	r3, [pc, #364]	; (8008b14 <HAL_GPIO_Init+0x2e4>)
 80089a6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80089a8:	4a5a      	ldr	r2, [pc, #360]	; (8008b14 <HAL_GPIO_Init+0x2e4>)
 80089aa:	f043 0301 	orr.w	r3, r3, #1
 80089ae:	6613      	str	r3, [r2, #96]	; 0x60
 80089b0:	4b58      	ldr	r3, [pc, #352]	; (8008b14 <HAL_GPIO_Init+0x2e4>)
 80089b2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80089b4:	f003 0301 	and.w	r3, r3, #1
 80089b8:	60bb      	str	r3, [r7, #8]
 80089ba:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 80089bc:	4a56      	ldr	r2, [pc, #344]	; (8008b18 <HAL_GPIO_Init+0x2e8>)
 80089be:	697b      	ldr	r3, [r7, #20]
 80089c0:	089b      	lsrs	r3, r3, #2
 80089c2:	3302      	adds	r3, #2
 80089c4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80089c8:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80089ca:	697b      	ldr	r3, [r7, #20]
 80089cc:	f003 0303 	and.w	r3, r3, #3
 80089d0:	009b      	lsls	r3, r3, #2
 80089d2:	220f      	movs	r2, #15
 80089d4:	fa02 f303 	lsl.w	r3, r2, r3
 80089d8:	43db      	mvns	r3, r3
 80089da:	693a      	ldr	r2, [r7, #16]
 80089dc:	4013      	ands	r3, r2
 80089de:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80089e0:	687b      	ldr	r3, [r7, #4]
 80089e2:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80089e6:	d01f      	beq.n	8008a28 <HAL_GPIO_Init+0x1f8>
 80089e8:	687b      	ldr	r3, [r7, #4]
 80089ea:	4a4c      	ldr	r2, [pc, #304]	; (8008b1c <HAL_GPIO_Init+0x2ec>)
 80089ec:	4293      	cmp	r3, r2
 80089ee:	d019      	beq.n	8008a24 <HAL_GPIO_Init+0x1f4>
 80089f0:	687b      	ldr	r3, [r7, #4]
 80089f2:	4a4b      	ldr	r2, [pc, #300]	; (8008b20 <HAL_GPIO_Init+0x2f0>)
 80089f4:	4293      	cmp	r3, r2
 80089f6:	d013      	beq.n	8008a20 <HAL_GPIO_Init+0x1f0>
 80089f8:	687b      	ldr	r3, [r7, #4]
 80089fa:	4a4a      	ldr	r2, [pc, #296]	; (8008b24 <HAL_GPIO_Init+0x2f4>)
 80089fc:	4293      	cmp	r3, r2
 80089fe:	d00d      	beq.n	8008a1c <HAL_GPIO_Init+0x1ec>
 8008a00:	687b      	ldr	r3, [r7, #4]
 8008a02:	4a49      	ldr	r2, [pc, #292]	; (8008b28 <HAL_GPIO_Init+0x2f8>)
 8008a04:	4293      	cmp	r3, r2
 8008a06:	d007      	beq.n	8008a18 <HAL_GPIO_Init+0x1e8>
 8008a08:	687b      	ldr	r3, [r7, #4]
 8008a0a:	4a48      	ldr	r2, [pc, #288]	; (8008b2c <HAL_GPIO_Init+0x2fc>)
 8008a0c:	4293      	cmp	r3, r2
 8008a0e:	d101      	bne.n	8008a14 <HAL_GPIO_Init+0x1e4>
 8008a10:	2305      	movs	r3, #5
 8008a12:	e00a      	b.n	8008a2a <HAL_GPIO_Init+0x1fa>
 8008a14:	2306      	movs	r3, #6
 8008a16:	e008      	b.n	8008a2a <HAL_GPIO_Init+0x1fa>
 8008a18:	2304      	movs	r3, #4
 8008a1a:	e006      	b.n	8008a2a <HAL_GPIO_Init+0x1fa>
 8008a1c:	2303      	movs	r3, #3
 8008a1e:	e004      	b.n	8008a2a <HAL_GPIO_Init+0x1fa>
 8008a20:	2302      	movs	r3, #2
 8008a22:	e002      	b.n	8008a2a <HAL_GPIO_Init+0x1fa>
 8008a24:	2301      	movs	r3, #1
 8008a26:	e000      	b.n	8008a2a <HAL_GPIO_Init+0x1fa>
 8008a28:	2300      	movs	r3, #0
 8008a2a:	697a      	ldr	r2, [r7, #20]
 8008a2c:	f002 0203 	and.w	r2, r2, #3
 8008a30:	0092      	lsls	r2, r2, #2
 8008a32:	4093      	lsls	r3, r2
 8008a34:	693a      	ldr	r2, [r7, #16]
 8008a36:	4313      	orrs	r3, r2
 8008a38:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8008a3a:	4937      	ldr	r1, [pc, #220]	; (8008b18 <HAL_GPIO_Init+0x2e8>)
 8008a3c:	697b      	ldr	r3, [r7, #20]
 8008a3e:	089b      	lsrs	r3, r3, #2
 8008a40:	3302      	adds	r3, #2
 8008a42:	693a      	ldr	r2, [r7, #16]
 8008a44:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8008a48:	4b39      	ldr	r3, [pc, #228]	; (8008b30 <HAL_GPIO_Init+0x300>)
 8008a4a:	681b      	ldr	r3, [r3, #0]
 8008a4c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8008a4e:	68fb      	ldr	r3, [r7, #12]
 8008a50:	43db      	mvns	r3, r3
 8008a52:	693a      	ldr	r2, [r7, #16]
 8008a54:	4013      	ands	r3, r2
 8008a56:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8008a58:	683b      	ldr	r3, [r7, #0]
 8008a5a:	685b      	ldr	r3, [r3, #4]
 8008a5c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8008a60:	2b00      	cmp	r3, #0
 8008a62:	d003      	beq.n	8008a6c <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8008a64:	693a      	ldr	r2, [r7, #16]
 8008a66:	68fb      	ldr	r3, [r7, #12]
 8008a68:	4313      	orrs	r3, r2
 8008a6a:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8008a6c:	4a30      	ldr	r2, [pc, #192]	; (8008b30 <HAL_GPIO_Init+0x300>)
 8008a6e:	693b      	ldr	r3, [r7, #16]
 8008a70:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 8008a72:	4b2f      	ldr	r3, [pc, #188]	; (8008b30 <HAL_GPIO_Init+0x300>)
 8008a74:	685b      	ldr	r3, [r3, #4]
 8008a76:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8008a78:	68fb      	ldr	r3, [r7, #12]
 8008a7a:	43db      	mvns	r3, r3
 8008a7c:	693a      	ldr	r2, [r7, #16]
 8008a7e:	4013      	ands	r3, r2
 8008a80:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8008a82:	683b      	ldr	r3, [r7, #0]
 8008a84:	685b      	ldr	r3, [r3, #4]
 8008a86:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008a8a:	2b00      	cmp	r3, #0
 8008a8c:	d003      	beq.n	8008a96 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8008a8e:	693a      	ldr	r2, [r7, #16]
 8008a90:	68fb      	ldr	r3, [r7, #12]
 8008a92:	4313      	orrs	r3, r2
 8008a94:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8008a96:	4a26      	ldr	r2, [pc, #152]	; (8008b30 <HAL_GPIO_Init+0x300>)
 8008a98:	693b      	ldr	r3, [r7, #16]
 8008a9a:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8008a9c:	4b24      	ldr	r3, [pc, #144]	; (8008b30 <HAL_GPIO_Init+0x300>)
 8008a9e:	689b      	ldr	r3, [r3, #8]
 8008aa0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8008aa2:	68fb      	ldr	r3, [r7, #12]
 8008aa4:	43db      	mvns	r3, r3
 8008aa6:	693a      	ldr	r2, [r7, #16]
 8008aa8:	4013      	ands	r3, r2
 8008aaa:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8008aac:	683b      	ldr	r3, [r7, #0]
 8008aae:	685b      	ldr	r3, [r3, #4]
 8008ab0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8008ab4:	2b00      	cmp	r3, #0
 8008ab6:	d003      	beq.n	8008ac0 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8008ab8:	693a      	ldr	r2, [r7, #16]
 8008aba:	68fb      	ldr	r3, [r7, #12]
 8008abc:	4313      	orrs	r3, r2
 8008abe:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8008ac0:	4a1b      	ldr	r2, [pc, #108]	; (8008b30 <HAL_GPIO_Init+0x300>)
 8008ac2:	693b      	ldr	r3, [r7, #16]
 8008ac4:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8008ac6:	4b1a      	ldr	r3, [pc, #104]	; (8008b30 <HAL_GPIO_Init+0x300>)
 8008ac8:	68db      	ldr	r3, [r3, #12]
 8008aca:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8008acc:	68fb      	ldr	r3, [r7, #12]
 8008ace:	43db      	mvns	r3, r3
 8008ad0:	693a      	ldr	r2, [r7, #16]
 8008ad2:	4013      	ands	r3, r2
 8008ad4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8008ad6:	683b      	ldr	r3, [r7, #0]
 8008ad8:	685b      	ldr	r3, [r3, #4]
 8008ada:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8008ade:	2b00      	cmp	r3, #0
 8008ae0:	d003      	beq.n	8008aea <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8008ae2:	693a      	ldr	r2, [r7, #16]
 8008ae4:	68fb      	ldr	r3, [r7, #12]
 8008ae6:	4313      	orrs	r3, r2
 8008ae8:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8008aea:	4a11      	ldr	r2, [pc, #68]	; (8008b30 <HAL_GPIO_Init+0x300>)
 8008aec:	693b      	ldr	r3, [r7, #16]
 8008aee:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8008af0:	697b      	ldr	r3, [r7, #20]
 8008af2:	3301      	adds	r3, #1
 8008af4:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8008af6:	683b      	ldr	r3, [r7, #0]
 8008af8:	681a      	ldr	r2, [r3, #0]
 8008afa:	697b      	ldr	r3, [r7, #20]
 8008afc:	fa22 f303 	lsr.w	r3, r2, r3
 8008b00:	2b00      	cmp	r3, #0
 8008b02:	f47f ae9d 	bne.w	8008840 <HAL_GPIO_Init+0x10>
  }
}
 8008b06:	bf00      	nop
 8008b08:	bf00      	nop
 8008b0a:	371c      	adds	r7, #28
 8008b0c:	46bd      	mov	sp, r7
 8008b0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b12:	4770      	bx	lr
 8008b14:	40021000 	.word	0x40021000
 8008b18:	40010000 	.word	0x40010000
 8008b1c:	48000400 	.word	0x48000400
 8008b20:	48000800 	.word	0x48000800
 8008b24:	48000c00 	.word	0x48000c00
 8008b28:	48001000 	.word	0x48001000
 8008b2c:	48001400 	.word	0x48001400
 8008b30:	40010400 	.word	0x40010400

08008b34 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8008b34:	b480      	push	{r7}
 8008b36:	b083      	sub	sp, #12
 8008b38:	af00      	add	r7, sp, #0
 8008b3a:	6078      	str	r0, [r7, #4]
 8008b3c:	460b      	mov	r3, r1
 8008b3e:	807b      	strh	r3, [r7, #2]
 8008b40:	4613      	mov	r3, r2
 8008b42:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8008b44:	787b      	ldrb	r3, [r7, #1]
 8008b46:	2b00      	cmp	r3, #0
 8008b48:	d003      	beq.n	8008b52 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8008b4a:	887a      	ldrh	r2, [r7, #2]
 8008b4c:	687b      	ldr	r3, [r7, #4]
 8008b4e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8008b50:	e002      	b.n	8008b58 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8008b52:	887a      	ldrh	r2, [r7, #2]
 8008b54:	687b      	ldr	r3, [r7, #4]
 8008b56:	629a      	str	r2, [r3, #40]	; 0x28
}
 8008b58:	bf00      	nop
 8008b5a:	370c      	adds	r7, #12
 8008b5c:	46bd      	mov	sp, r7
 8008b5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b62:	4770      	bx	lr

08008b64 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8008b64:	b580      	push	{r7, lr}
 8008b66:	b082      	sub	sp, #8
 8008b68:	af00      	add	r7, sp, #0
 8008b6a:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8008b6c:	687b      	ldr	r3, [r7, #4]
 8008b6e:	2b00      	cmp	r3, #0
 8008b70:	d101      	bne.n	8008b76 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8008b72:	2301      	movs	r3, #1
 8008b74:	e081      	b.n	8008c7a <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8008b76:	687b      	ldr	r3, [r7, #4]
 8008b78:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008b7c:	b2db      	uxtb	r3, r3
 8008b7e:	2b00      	cmp	r3, #0
 8008b80:	d106      	bne.n	8008b90 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8008b82:	687b      	ldr	r3, [r7, #4]
 8008b84:	2200      	movs	r2, #0
 8008b86:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8008b8a:	6878      	ldr	r0, [r7, #4]
 8008b8c:	f7fb fab4 	bl	80040f8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8008b90:	687b      	ldr	r3, [r7, #4]
 8008b92:	2224      	movs	r2, #36	; 0x24
 8008b94:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8008b98:	687b      	ldr	r3, [r7, #4]
 8008b9a:	681b      	ldr	r3, [r3, #0]
 8008b9c:	681a      	ldr	r2, [r3, #0]
 8008b9e:	687b      	ldr	r3, [r7, #4]
 8008ba0:	681b      	ldr	r3, [r3, #0]
 8008ba2:	f022 0201 	bic.w	r2, r2, #1
 8008ba6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8008ba8:	687b      	ldr	r3, [r7, #4]
 8008baa:	685a      	ldr	r2, [r3, #4]
 8008bac:	687b      	ldr	r3, [r7, #4]
 8008bae:	681b      	ldr	r3, [r3, #0]
 8008bb0:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8008bb4:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8008bb6:	687b      	ldr	r3, [r7, #4]
 8008bb8:	681b      	ldr	r3, [r3, #0]
 8008bba:	689a      	ldr	r2, [r3, #8]
 8008bbc:	687b      	ldr	r3, [r7, #4]
 8008bbe:	681b      	ldr	r3, [r3, #0]
 8008bc0:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8008bc4:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8008bc6:	687b      	ldr	r3, [r7, #4]
 8008bc8:	68db      	ldr	r3, [r3, #12]
 8008bca:	2b01      	cmp	r3, #1
 8008bcc:	d107      	bne.n	8008bde <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8008bce:	687b      	ldr	r3, [r7, #4]
 8008bd0:	689a      	ldr	r2, [r3, #8]
 8008bd2:	687b      	ldr	r3, [r7, #4]
 8008bd4:	681b      	ldr	r3, [r3, #0]
 8008bd6:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8008bda:	609a      	str	r2, [r3, #8]
 8008bdc:	e006      	b.n	8008bec <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8008bde:	687b      	ldr	r3, [r7, #4]
 8008be0:	689a      	ldr	r2, [r3, #8]
 8008be2:	687b      	ldr	r3, [r7, #4]
 8008be4:	681b      	ldr	r3, [r3, #0]
 8008be6:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8008bea:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8008bec:	687b      	ldr	r3, [r7, #4]
 8008bee:	68db      	ldr	r3, [r3, #12]
 8008bf0:	2b02      	cmp	r3, #2
 8008bf2:	d104      	bne.n	8008bfe <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8008bf4:	687b      	ldr	r3, [r7, #4]
 8008bf6:	681b      	ldr	r3, [r3, #0]
 8008bf8:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8008bfc:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8008bfe:	687b      	ldr	r3, [r7, #4]
 8008c00:	681b      	ldr	r3, [r3, #0]
 8008c02:	685b      	ldr	r3, [r3, #4]
 8008c04:	687a      	ldr	r2, [r7, #4]
 8008c06:	6812      	ldr	r2, [r2, #0]
 8008c08:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8008c0c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8008c10:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8008c12:	687b      	ldr	r3, [r7, #4]
 8008c14:	681b      	ldr	r3, [r3, #0]
 8008c16:	68da      	ldr	r2, [r3, #12]
 8008c18:	687b      	ldr	r3, [r7, #4]
 8008c1a:	681b      	ldr	r3, [r3, #0]
 8008c1c:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8008c20:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 8008c22:	687b      	ldr	r3, [r7, #4]
 8008c24:	691a      	ldr	r2, [r3, #16]
 8008c26:	687b      	ldr	r3, [r7, #4]
 8008c28:	695b      	ldr	r3, [r3, #20]
 8008c2a:	ea42 0103 	orr.w	r1, r2, r3
 8008c2e:	687b      	ldr	r3, [r7, #4]
 8008c30:	699b      	ldr	r3, [r3, #24]
 8008c32:	021a      	lsls	r2, r3, #8
 8008c34:	687b      	ldr	r3, [r7, #4]
 8008c36:	681b      	ldr	r3, [r3, #0]
 8008c38:	430a      	orrs	r2, r1
 8008c3a:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8008c3c:	687b      	ldr	r3, [r7, #4]
 8008c3e:	69d9      	ldr	r1, [r3, #28]
 8008c40:	687b      	ldr	r3, [r7, #4]
 8008c42:	6a1a      	ldr	r2, [r3, #32]
 8008c44:	687b      	ldr	r3, [r7, #4]
 8008c46:	681b      	ldr	r3, [r3, #0]
 8008c48:	430a      	orrs	r2, r1
 8008c4a:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8008c4c:	687b      	ldr	r3, [r7, #4]
 8008c4e:	681b      	ldr	r3, [r3, #0]
 8008c50:	681a      	ldr	r2, [r3, #0]
 8008c52:	687b      	ldr	r3, [r7, #4]
 8008c54:	681b      	ldr	r3, [r3, #0]
 8008c56:	f042 0201 	orr.w	r2, r2, #1
 8008c5a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8008c5c:	687b      	ldr	r3, [r7, #4]
 8008c5e:	2200      	movs	r2, #0
 8008c60:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8008c62:	687b      	ldr	r3, [r7, #4]
 8008c64:	2220      	movs	r2, #32
 8008c66:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8008c6a:	687b      	ldr	r3, [r7, #4]
 8008c6c:	2200      	movs	r2, #0
 8008c6e:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8008c70:	687b      	ldr	r3, [r7, #4]
 8008c72:	2200      	movs	r2, #0
 8008c74:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8008c78:	2300      	movs	r3, #0
}
 8008c7a:	4618      	mov	r0, r3
 8008c7c:	3708      	adds	r7, #8
 8008c7e:	46bd      	mov	sp, r7
 8008c80:	bd80      	pop	{r7, pc}
	...

08008c84 <HAL_I2C_Master_Receive_DMA>:
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                             uint16_t Size)
{
 8008c84:	b580      	push	{r7, lr}
 8008c86:	b088      	sub	sp, #32
 8008c88:	af02      	add	r7, sp, #8
 8008c8a:	60f8      	str	r0, [r7, #12]
 8008c8c:	607a      	str	r2, [r7, #4]
 8008c8e:	461a      	mov	r2, r3
 8008c90:	460b      	mov	r3, r1
 8008c92:	817b      	strh	r3, [r7, #10]
 8008c94:	4613      	mov	r3, r2
 8008c96:	813b      	strh	r3, [r7, #8]
  uint32_t xfermode;
  HAL_StatusTypeDef dmaxferstatus;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8008c98:	68fb      	ldr	r3, [r7, #12]
 8008c9a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008c9e:	b2db      	uxtb	r3, r3
 8008ca0:	2b20      	cmp	r3, #32
 8008ca2:	f040 80cd 	bne.w	8008e40 <HAL_I2C_Master_Receive_DMA+0x1bc>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 8008ca6:	68fb      	ldr	r3, [r7, #12]
 8008ca8:	681b      	ldr	r3, [r3, #0]
 8008caa:	699b      	ldr	r3, [r3, #24]
 8008cac:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8008cb0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008cb4:	d101      	bne.n	8008cba <HAL_I2C_Master_Receive_DMA+0x36>
    {
      return HAL_BUSY;
 8008cb6:	2302      	movs	r3, #2
 8008cb8:	e0c3      	b.n	8008e42 <HAL_I2C_Master_Receive_DMA+0x1be>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8008cba:	68fb      	ldr	r3, [r7, #12]
 8008cbc:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8008cc0:	2b01      	cmp	r3, #1
 8008cc2:	d101      	bne.n	8008cc8 <HAL_I2C_Master_Receive_DMA+0x44>
 8008cc4:	2302      	movs	r3, #2
 8008cc6:	e0bc      	b.n	8008e42 <HAL_I2C_Master_Receive_DMA+0x1be>
 8008cc8:	68fb      	ldr	r3, [r7, #12]
 8008cca:	2201      	movs	r2, #1
 8008ccc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8008cd0:	68fb      	ldr	r3, [r7, #12]
 8008cd2:	2222      	movs	r2, #34	; 0x22
 8008cd4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8008cd8:	68fb      	ldr	r3, [r7, #12]
 8008cda:	2210      	movs	r2, #16
 8008cdc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8008ce0:	68fb      	ldr	r3, [r7, #12]
 8008ce2:	2200      	movs	r2, #0
 8008ce4:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8008ce6:	68fb      	ldr	r3, [r7, #12]
 8008ce8:	687a      	ldr	r2, [r7, #4]
 8008cea:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8008cec:	68fb      	ldr	r3, [r7, #12]
 8008cee:	893a      	ldrh	r2, [r7, #8]
 8008cf0:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8008cf2:	68fb      	ldr	r3, [r7, #12]
 8008cf4:	4a55      	ldr	r2, [pc, #340]	; (8008e4c <HAL_I2C_Master_Receive_DMA+0x1c8>)
 8008cf6:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->XferISR     = I2C_Master_ISR_DMA;
 8008cf8:	68fb      	ldr	r3, [r7, #12]
 8008cfa:	4a55      	ldr	r2, [pc, #340]	; (8008e50 <HAL_I2C_Master_Receive_DMA+0x1cc>)
 8008cfc:	635a      	str	r2, [r3, #52]	; 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8008cfe:	68fb      	ldr	r3, [r7, #12]
 8008d00:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008d02:	b29b      	uxth	r3, r3
 8008d04:	2bff      	cmp	r3, #255	; 0xff
 8008d06:	d906      	bls.n	8008d16 <HAL_I2C_Master_Receive_DMA+0x92>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8008d08:	68fb      	ldr	r3, [r7, #12]
 8008d0a:	22ff      	movs	r2, #255	; 0xff
 8008d0c:	851a      	strh	r2, [r3, #40]	; 0x28
      xfermode = I2C_RELOAD_MODE;
 8008d0e:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8008d12:	617b      	str	r3, [r7, #20]
 8008d14:	e007      	b.n	8008d26 <HAL_I2C_Master_Receive_DMA+0xa2>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8008d16:	68fb      	ldr	r3, [r7, #12]
 8008d18:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008d1a:	b29a      	uxth	r2, r3
 8008d1c:	68fb      	ldr	r3, [r7, #12]
 8008d1e:	851a      	strh	r2, [r3, #40]	; 0x28
      xfermode = I2C_AUTOEND_MODE;
 8008d20:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8008d24:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 8008d26:	68fb      	ldr	r3, [r7, #12]
 8008d28:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008d2a:	2b00      	cmp	r3, #0
 8008d2c:	d070      	beq.n	8008e10 <HAL_I2C_Master_Receive_DMA+0x18c>
    {
      if (hi2c->hdmarx != NULL)
 8008d2e:	68fb      	ldr	r3, [r7, #12]
 8008d30:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008d32:	2b00      	cmp	r3, #0
 8008d34:	d020      	beq.n	8008d78 <HAL_I2C_Master_Receive_DMA+0xf4>
      {
        /* Set the I2C DMA transfer complete callback */
        hi2c->hdmarx->XferCpltCallback = I2C_DMAMasterReceiveCplt;
 8008d36:	68fb      	ldr	r3, [r7, #12]
 8008d38:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008d3a:	4a46      	ldr	r2, [pc, #280]	; (8008e54 <HAL_I2C_Master_Receive_DMA+0x1d0>)
 8008d3c:	62da      	str	r2, [r3, #44]	; 0x2c

        /* Set the DMA error callback */
        hi2c->hdmarx->XferErrorCallback = I2C_DMAError;
 8008d3e:	68fb      	ldr	r3, [r7, #12]
 8008d40:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008d42:	4a45      	ldr	r2, [pc, #276]	; (8008e58 <HAL_I2C_Master_Receive_DMA+0x1d4>)
 8008d44:	635a      	str	r2, [r3, #52]	; 0x34

        /* Set the unused DMA callbacks to NULL */
        hi2c->hdmarx->XferHalfCpltCallback = NULL;
 8008d46:	68fb      	ldr	r3, [r7, #12]
 8008d48:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008d4a:	2200      	movs	r2, #0
 8008d4c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->hdmarx->XferAbortCallback = NULL;
 8008d4e:	68fb      	ldr	r3, [r7, #12]
 8008d50:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008d52:	2200      	movs	r2, #0
 8008d54:	639a      	str	r2, [r3, #56]	; 0x38

        /* Enable the DMA channel */
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->RXDR, (uint32_t)pData, hi2c->XferSize);
 8008d56:	68fb      	ldr	r3, [r7, #12]
 8008d58:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
 8008d5a:	68fb      	ldr	r3, [r7, #12]
 8008d5c:	681b      	ldr	r3, [r3, #0]
 8008d5e:	3324      	adds	r3, #36	; 0x24
 8008d60:	4619      	mov	r1, r3
 8008d62:	687a      	ldr	r2, [r7, #4]
 8008d64:	68fb      	ldr	r3, [r7, #12]
 8008d66:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008d68:	f7fe fc5a 	bl	8007620 <HAL_DMA_Start_IT>
 8008d6c:	4603      	mov	r3, r0
 8008d6e:	74fb      	strb	r3, [r7, #19]
        __HAL_UNLOCK(hi2c);

        return HAL_ERROR;
      }

      if (dmaxferstatus == HAL_OK)
 8008d70:	7cfb      	ldrb	r3, [r7, #19]
 8008d72:	2b00      	cmp	r3, #0
 8008d74:	d138      	bne.n	8008de8 <HAL_I2C_Master_Receive_DMA+0x164>
 8008d76:	e013      	b.n	8008da0 <HAL_I2C_Master_Receive_DMA+0x11c>
        hi2c->State     = HAL_I2C_STATE_READY;
 8008d78:	68fb      	ldr	r3, [r7, #12]
 8008d7a:	2220      	movs	r2, #32
 8008d7c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 8008d80:	68fb      	ldr	r3, [r7, #12]
 8008d82:	2200      	movs	r2, #0
 8008d84:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM;
 8008d88:	68fb      	ldr	r3, [r7, #12]
 8008d8a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008d8c:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8008d90:	68fb      	ldr	r3, [r7, #12]
 8008d92:	645a      	str	r2, [r3, #68]	; 0x44
        __HAL_UNLOCK(hi2c);
 8008d94:	68fb      	ldr	r3, [r7, #12]
 8008d96:	2200      	movs	r2, #0
 8008d98:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 8008d9c:	2301      	movs	r3, #1
 8008d9e:	e050      	b.n	8008e42 <HAL_I2C_Master_Receive_DMA+0x1be>
      {
        /* Send Slave Address */
        /* Set NBYTES to read and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
        I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode, I2C_GENERATE_START_READ);
 8008da0:	68fb      	ldr	r3, [r7, #12]
 8008da2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008da4:	b2da      	uxtb	r2, r3
 8008da6:	8979      	ldrh	r1, [r7, #10]
 8008da8:	4b2c      	ldr	r3, [pc, #176]	; (8008e5c <HAL_I2C_Master_Receive_DMA+0x1d8>)
 8008daa:	9300      	str	r3, [sp, #0]
 8008dac:	697b      	ldr	r3, [r7, #20]
 8008dae:	68f8      	ldr	r0, [r7, #12]
 8008db0:	f001 fdb6 	bl	800a920 <I2C_TransferConfig>

        /* Update XferCount value */
        hi2c->XferCount -= hi2c->XferSize;
 8008db4:	68fb      	ldr	r3, [r7, #12]
 8008db6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008db8:	b29a      	uxth	r2, r3
 8008dba:	68fb      	ldr	r3, [r7, #12]
 8008dbc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008dbe:	1ad3      	subs	r3, r2, r3
 8008dc0:	b29a      	uxth	r2, r3
 8008dc2:	68fb      	ldr	r3, [r7, #12]
 8008dc4:	855a      	strh	r2, [r3, #42]	; 0x2a

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8008dc6:	68fb      	ldr	r3, [r7, #12]
 8008dc8:	2200      	movs	r2, #0
 8008dca:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        /* Note : The I2C interrupts must be enabled after unlocking current process
                  to avoid the risk of I2C interrupt handle execution before current
                  process unlock */
        /* Enable ERR and NACK interrupts */
        I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT);
 8008dce:	2110      	movs	r1, #16
 8008dd0:	68f8      	ldr	r0, [r7, #12]
 8008dd2:	f001 fdd3 	bl	800a97c <I2C_Enable_IRQ>

        /* Enable DMA Request */
        hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 8008dd6:	68fb      	ldr	r3, [r7, #12]
 8008dd8:	681b      	ldr	r3, [r3, #0]
 8008dda:	681a      	ldr	r2, [r3, #0]
 8008ddc:	68fb      	ldr	r3, [r7, #12]
 8008dde:	681b      	ldr	r3, [r3, #0]
 8008de0:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8008de4:	601a      	str	r2, [r3, #0]
 8008de6:	e029      	b.n	8008e3c <HAL_I2C_Master_Receive_DMA+0x1b8>
      }
      else
      {
        /* Update I2C state */
        hi2c->State     = HAL_I2C_STATE_READY;
 8008de8:	68fb      	ldr	r3, [r7, #12]
 8008dea:	2220      	movs	r2, #32
 8008dec:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 8008df0:	68fb      	ldr	r3, [r7, #12]
 8008df2:	2200      	movs	r2, #0
 8008df4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Update I2C error code */
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 8008df8:	68fb      	ldr	r3, [r7, #12]
 8008dfa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008dfc:	f043 0210 	orr.w	r2, r3, #16
 8008e00:	68fb      	ldr	r3, [r7, #12]
 8008e02:	645a      	str	r2, [r3, #68]	; 0x44

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8008e04:	68fb      	ldr	r3, [r7, #12]
 8008e06:	2200      	movs	r2, #0
 8008e08:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8008e0c:	2301      	movs	r3, #1
 8008e0e:	e018      	b.n	8008e42 <HAL_I2C_Master_Receive_DMA+0x1be>
      }
    }
    else
    {
      /* Update Transfer ISR function pointer */
      hi2c->XferISR = I2C_Master_ISR_IT;
 8008e10:	68fb      	ldr	r3, [r7, #12]
 8008e12:	4a13      	ldr	r2, [pc, #76]	; (8008e60 <HAL_I2C_Master_Receive_DMA+0x1dc>)
 8008e14:	635a      	str	r2, [r3, #52]	; 0x34

      /* Send Slave Address */
      /* Set NBYTES to read and generate START condition */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_READ);
 8008e16:	68fb      	ldr	r3, [r7, #12]
 8008e18:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008e1a:	b2da      	uxtb	r2, r3
 8008e1c:	8979      	ldrh	r1, [r7, #10]
 8008e1e:	4b0f      	ldr	r3, [pc, #60]	; (8008e5c <HAL_I2C_Master_Receive_DMA+0x1d8>)
 8008e20:	9300      	str	r3, [sp, #0]
 8008e22:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8008e26:	68f8      	ldr	r0, [r7, #12]
 8008e28:	f001 fd7a 	bl	800a920 <I2C_TransferConfig>

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8008e2c:	68fb      	ldr	r3, [r7, #12]
 8008e2e:	2200      	movs	r2, #0
 8008e30:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
                to avoid the risk of I2C interrupt handle execution before current
                process unlock */
      /* Enable ERR, TC, STOP, NACK, TXI interrupt */
      /* possible to enable all of these */
      /* I2C_IT_ERRI | I2C_IT_TCI| I2C_IT_STOPI| I2C_IT_NACKI | I2C_IT_ADDRI | I2C_IT_RXI | I2C_IT_TXI */
      I2C_Enable_IRQ(hi2c, I2C_XFER_TX_IT);
 8008e34:	2101      	movs	r1, #1
 8008e36:	68f8      	ldr	r0, [r7, #12]
 8008e38:	f001 fda0 	bl	800a97c <I2C_Enable_IRQ>
    }

    return HAL_OK;
 8008e3c:	2300      	movs	r3, #0
 8008e3e:	e000      	b.n	8008e42 <HAL_I2C_Master_Receive_DMA+0x1be>
  }
  else
  {
    return HAL_BUSY;
 8008e40:	2302      	movs	r3, #2
  }
}
 8008e42:	4618      	mov	r0, r3
 8008e44:	3718      	adds	r7, #24
 8008e46:	46bd      	mov	sp, r7
 8008e48:	bd80      	pop	{r7, pc}
 8008e4a:	bf00      	nop
 8008e4c:	ffff0000 	.word	0xffff0000
 8008e50:	0800981b 	.word	0x0800981b
 8008e54:	0800a5db 	.word	0x0800a5db
 8008e58:	0800a671 	.word	0x0800a671
 8008e5c:	80002400 	.word	0x80002400
 8008e60:	080093c5 	.word	0x080093c5

08008e64 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008e64:	b580      	push	{r7, lr}
 8008e66:	b088      	sub	sp, #32
 8008e68:	af02      	add	r7, sp, #8
 8008e6a:	60f8      	str	r0, [r7, #12]
 8008e6c:	4608      	mov	r0, r1
 8008e6e:	4611      	mov	r1, r2
 8008e70:	461a      	mov	r2, r3
 8008e72:	4603      	mov	r3, r0
 8008e74:	817b      	strh	r3, [r7, #10]
 8008e76:	460b      	mov	r3, r1
 8008e78:	813b      	strh	r3, [r7, #8]
 8008e7a:	4613      	mov	r3, r2
 8008e7c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8008e7e:	68fb      	ldr	r3, [r7, #12]
 8008e80:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008e84:	b2db      	uxtb	r3, r3
 8008e86:	2b20      	cmp	r3, #32
 8008e88:	f040 80f9 	bne.w	800907e <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8008e8c:	6a3b      	ldr	r3, [r7, #32]
 8008e8e:	2b00      	cmp	r3, #0
 8008e90:	d002      	beq.n	8008e98 <HAL_I2C_Mem_Write+0x34>
 8008e92:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8008e94:	2b00      	cmp	r3, #0
 8008e96:	d105      	bne.n	8008ea4 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8008e98:	68fb      	ldr	r3, [r7, #12]
 8008e9a:	f44f 7200 	mov.w	r2, #512	; 0x200
 8008e9e:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8008ea0:	2301      	movs	r3, #1
 8008ea2:	e0ed      	b.n	8009080 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8008ea4:	68fb      	ldr	r3, [r7, #12]
 8008ea6:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8008eaa:	2b01      	cmp	r3, #1
 8008eac:	d101      	bne.n	8008eb2 <HAL_I2C_Mem_Write+0x4e>
 8008eae:	2302      	movs	r3, #2
 8008eb0:	e0e6      	b.n	8009080 <HAL_I2C_Mem_Write+0x21c>
 8008eb2:	68fb      	ldr	r3, [r7, #12]
 8008eb4:	2201      	movs	r2, #1
 8008eb6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8008eba:	f7fc ffa1 	bl	8005e00 <HAL_GetTick>
 8008ebe:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8008ec0:	697b      	ldr	r3, [r7, #20]
 8008ec2:	9300      	str	r3, [sp, #0]
 8008ec4:	2319      	movs	r3, #25
 8008ec6:	2201      	movs	r2, #1
 8008ec8:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8008ecc:	68f8      	ldr	r0, [r7, #12]
 8008ece:	f001 fc04 	bl	800a6da <I2C_WaitOnFlagUntilTimeout>
 8008ed2:	4603      	mov	r3, r0
 8008ed4:	2b00      	cmp	r3, #0
 8008ed6:	d001      	beq.n	8008edc <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8008ed8:	2301      	movs	r3, #1
 8008eda:	e0d1      	b.n	8009080 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8008edc:	68fb      	ldr	r3, [r7, #12]
 8008ede:	2221      	movs	r2, #33	; 0x21
 8008ee0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8008ee4:	68fb      	ldr	r3, [r7, #12]
 8008ee6:	2240      	movs	r2, #64	; 0x40
 8008ee8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8008eec:	68fb      	ldr	r3, [r7, #12]
 8008eee:	2200      	movs	r2, #0
 8008ef0:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8008ef2:	68fb      	ldr	r3, [r7, #12]
 8008ef4:	6a3a      	ldr	r2, [r7, #32]
 8008ef6:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8008ef8:	68fb      	ldr	r3, [r7, #12]
 8008efa:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8008efc:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8008efe:	68fb      	ldr	r3, [r7, #12]
 8008f00:	2200      	movs	r2, #0
 8008f02:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8008f04:	88f8      	ldrh	r0, [r7, #6]
 8008f06:	893a      	ldrh	r2, [r7, #8]
 8008f08:	8979      	ldrh	r1, [r7, #10]
 8008f0a:	697b      	ldr	r3, [r7, #20]
 8008f0c:	9301      	str	r3, [sp, #4]
 8008f0e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008f10:	9300      	str	r3, [sp, #0]
 8008f12:	4603      	mov	r3, r0
 8008f14:	68f8      	ldr	r0, [r7, #12]
 8008f16:	f000 fe53 	bl	8009bc0 <I2C_RequestMemoryWrite>
 8008f1a:	4603      	mov	r3, r0
 8008f1c:	2b00      	cmp	r3, #0
 8008f1e:	d005      	beq.n	8008f2c <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8008f20:	68fb      	ldr	r3, [r7, #12]
 8008f22:	2200      	movs	r2, #0
 8008f24:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8008f28:	2301      	movs	r3, #1
 8008f2a:	e0a9      	b.n	8009080 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8008f2c:	68fb      	ldr	r3, [r7, #12]
 8008f2e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008f30:	b29b      	uxth	r3, r3
 8008f32:	2bff      	cmp	r3, #255	; 0xff
 8008f34:	d90e      	bls.n	8008f54 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8008f36:	68fb      	ldr	r3, [r7, #12]
 8008f38:	22ff      	movs	r2, #255	; 0xff
 8008f3a:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8008f3c:	68fb      	ldr	r3, [r7, #12]
 8008f3e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008f40:	b2da      	uxtb	r2, r3
 8008f42:	8979      	ldrh	r1, [r7, #10]
 8008f44:	2300      	movs	r3, #0
 8008f46:	9300      	str	r3, [sp, #0]
 8008f48:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8008f4c:	68f8      	ldr	r0, [r7, #12]
 8008f4e:	f001 fce7 	bl	800a920 <I2C_TransferConfig>
 8008f52:	e00f      	b.n	8008f74 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8008f54:	68fb      	ldr	r3, [r7, #12]
 8008f56:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008f58:	b29a      	uxth	r2, r3
 8008f5a:	68fb      	ldr	r3, [r7, #12]
 8008f5c:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8008f5e:	68fb      	ldr	r3, [r7, #12]
 8008f60:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008f62:	b2da      	uxtb	r2, r3
 8008f64:	8979      	ldrh	r1, [r7, #10]
 8008f66:	2300      	movs	r3, #0
 8008f68:	9300      	str	r3, [sp, #0]
 8008f6a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8008f6e:	68f8      	ldr	r0, [r7, #12]
 8008f70:	f001 fcd6 	bl	800a920 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8008f74:	697a      	ldr	r2, [r7, #20]
 8008f76:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8008f78:	68f8      	ldr	r0, [r7, #12]
 8008f7a:	f001 fbee 	bl	800a75a <I2C_WaitOnTXISFlagUntilTimeout>
 8008f7e:	4603      	mov	r3, r0
 8008f80:	2b00      	cmp	r3, #0
 8008f82:	d001      	beq.n	8008f88 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8008f84:	2301      	movs	r3, #1
 8008f86:	e07b      	b.n	8009080 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8008f88:	68fb      	ldr	r3, [r7, #12]
 8008f8a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008f8c:	781a      	ldrb	r2, [r3, #0]
 8008f8e:	68fb      	ldr	r3, [r7, #12]
 8008f90:	681b      	ldr	r3, [r3, #0]
 8008f92:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8008f94:	68fb      	ldr	r3, [r7, #12]
 8008f96:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008f98:	1c5a      	adds	r2, r3, #1
 8008f9a:	68fb      	ldr	r3, [r7, #12]
 8008f9c:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8008f9e:	68fb      	ldr	r3, [r7, #12]
 8008fa0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008fa2:	b29b      	uxth	r3, r3
 8008fa4:	3b01      	subs	r3, #1
 8008fa6:	b29a      	uxth	r2, r3
 8008fa8:	68fb      	ldr	r3, [r7, #12]
 8008faa:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8008fac:	68fb      	ldr	r3, [r7, #12]
 8008fae:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008fb0:	3b01      	subs	r3, #1
 8008fb2:	b29a      	uxth	r2, r3
 8008fb4:	68fb      	ldr	r3, [r7, #12]
 8008fb6:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8008fb8:	68fb      	ldr	r3, [r7, #12]
 8008fba:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008fbc:	b29b      	uxth	r3, r3
 8008fbe:	2b00      	cmp	r3, #0
 8008fc0:	d034      	beq.n	800902c <HAL_I2C_Mem_Write+0x1c8>
 8008fc2:	68fb      	ldr	r3, [r7, #12]
 8008fc4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008fc6:	2b00      	cmp	r3, #0
 8008fc8:	d130      	bne.n	800902c <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8008fca:	697b      	ldr	r3, [r7, #20]
 8008fcc:	9300      	str	r3, [sp, #0]
 8008fce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008fd0:	2200      	movs	r2, #0
 8008fd2:	2180      	movs	r1, #128	; 0x80
 8008fd4:	68f8      	ldr	r0, [r7, #12]
 8008fd6:	f001 fb80 	bl	800a6da <I2C_WaitOnFlagUntilTimeout>
 8008fda:	4603      	mov	r3, r0
 8008fdc:	2b00      	cmp	r3, #0
 8008fde:	d001      	beq.n	8008fe4 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8008fe0:	2301      	movs	r3, #1
 8008fe2:	e04d      	b.n	8009080 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8008fe4:	68fb      	ldr	r3, [r7, #12]
 8008fe6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008fe8:	b29b      	uxth	r3, r3
 8008fea:	2bff      	cmp	r3, #255	; 0xff
 8008fec:	d90e      	bls.n	800900c <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8008fee:	68fb      	ldr	r3, [r7, #12]
 8008ff0:	22ff      	movs	r2, #255	; 0xff
 8008ff2:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8008ff4:	68fb      	ldr	r3, [r7, #12]
 8008ff6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008ff8:	b2da      	uxtb	r2, r3
 8008ffa:	8979      	ldrh	r1, [r7, #10]
 8008ffc:	2300      	movs	r3, #0
 8008ffe:	9300      	str	r3, [sp, #0]
 8009000:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8009004:	68f8      	ldr	r0, [r7, #12]
 8009006:	f001 fc8b 	bl	800a920 <I2C_TransferConfig>
 800900a:	e00f      	b.n	800902c <HAL_I2C_Mem_Write+0x1c8>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800900c:	68fb      	ldr	r3, [r7, #12]
 800900e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009010:	b29a      	uxth	r2, r3
 8009012:	68fb      	ldr	r3, [r7, #12]
 8009014:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8009016:	68fb      	ldr	r3, [r7, #12]
 8009018:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800901a:	b2da      	uxtb	r2, r3
 800901c:	8979      	ldrh	r1, [r7, #10]
 800901e:	2300      	movs	r3, #0
 8009020:	9300      	str	r3, [sp, #0]
 8009022:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8009026:	68f8      	ldr	r0, [r7, #12]
 8009028:	f001 fc7a 	bl	800a920 <I2C_TransferConfig>
        }
      }

    } while (hi2c->XferCount > 0U);
 800902c:	68fb      	ldr	r3, [r7, #12]
 800902e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009030:	b29b      	uxth	r3, r3
 8009032:	2b00      	cmp	r3, #0
 8009034:	d19e      	bne.n	8008f74 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8009036:	697a      	ldr	r2, [r7, #20]
 8009038:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800903a:	68f8      	ldr	r0, [r7, #12]
 800903c:	f001 fbcd 	bl	800a7da <I2C_WaitOnSTOPFlagUntilTimeout>
 8009040:	4603      	mov	r3, r0
 8009042:	2b00      	cmp	r3, #0
 8009044:	d001      	beq.n	800904a <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8009046:	2301      	movs	r3, #1
 8009048:	e01a      	b.n	8009080 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800904a:	68fb      	ldr	r3, [r7, #12]
 800904c:	681b      	ldr	r3, [r3, #0]
 800904e:	2220      	movs	r2, #32
 8009050:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8009052:	68fb      	ldr	r3, [r7, #12]
 8009054:	681b      	ldr	r3, [r3, #0]
 8009056:	6859      	ldr	r1, [r3, #4]
 8009058:	68fb      	ldr	r3, [r7, #12]
 800905a:	681a      	ldr	r2, [r3, #0]
 800905c:	4b0a      	ldr	r3, [pc, #40]	; (8009088 <HAL_I2C_Mem_Write+0x224>)
 800905e:	400b      	ands	r3, r1
 8009060:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8009062:	68fb      	ldr	r3, [r7, #12]
 8009064:	2220      	movs	r2, #32
 8009066:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800906a:	68fb      	ldr	r3, [r7, #12]
 800906c:	2200      	movs	r2, #0
 800906e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8009072:	68fb      	ldr	r3, [r7, #12]
 8009074:	2200      	movs	r2, #0
 8009076:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800907a:	2300      	movs	r3, #0
 800907c:	e000      	b.n	8009080 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 800907e:	2302      	movs	r3, #2
  }
}
 8009080:	4618      	mov	r0, r3
 8009082:	3718      	adds	r7, #24
 8009084:	46bd      	mov	sp, r7
 8009086:	bd80      	pop	{r7, pc}
 8009088:	fe00e800 	.word	0xfe00e800

0800908c <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800908c:	b580      	push	{r7, lr}
 800908e:	b088      	sub	sp, #32
 8009090:	af02      	add	r7, sp, #8
 8009092:	60f8      	str	r0, [r7, #12]
 8009094:	4608      	mov	r0, r1
 8009096:	4611      	mov	r1, r2
 8009098:	461a      	mov	r2, r3
 800909a:	4603      	mov	r3, r0
 800909c:	817b      	strh	r3, [r7, #10]
 800909e:	460b      	mov	r3, r1
 80090a0:	813b      	strh	r3, [r7, #8]
 80090a2:	4613      	mov	r3, r2
 80090a4:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80090a6:	68fb      	ldr	r3, [r7, #12]
 80090a8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80090ac:	b2db      	uxtb	r3, r3
 80090ae:	2b20      	cmp	r3, #32
 80090b0:	f040 80fd 	bne.w	80092ae <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 80090b4:	6a3b      	ldr	r3, [r7, #32]
 80090b6:	2b00      	cmp	r3, #0
 80090b8:	d002      	beq.n	80090c0 <HAL_I2C_Mem_Read+0x34>
 80090ba:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80090bc:	2b00      	cmp	r3, #0
 80090be:	d105      	bne.n	80090cc <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80090c0:	68fb      	ldr	r3, [r7, #12]
 80090c2:	f44f 7200 	mov.w	r2, #512	; 0x200
 80090c6:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 80090c8:	2301      	movs	r3, #1
 80090ca:	e0f1      	b.n	80092b0 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80090cc:	68fb      	ldr	r3, [r7, #12]
 80090ce:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80090d2:	2b01      	cmp	r3, #1
 80090d4:	d101      	bne.n	80090da <HAL_I2C_Mem_Read+0x4e>
 80090d6:	2302      	movs	r3, #2
 80090d8:	e0ea      	b.n	80092b0 <HAL_I2C_Mem_Read+0x224>
 80090da:	68fb      	ldr	r3, [r7, #12]
 80090dc:	2201      	movs	r2, #1
 80090de:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80090e2:	f7fc fe8d 	bl	8005e00 <HAL_GetTick>
 80090e6:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80090e8:	697b      	ldr	r3, [r7, #20]
 80090ea:	9300      	str	r3, [sp, #0]
 80090ec:	2319      	movs	r3, #25
 80090ee:	2201      	movs	r2, #1
 80090f0:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80090f4:	68f8      	ldr	r0, [r7, #12]
 80090f6:	f001 faf0 	bl	800a6da <I2C_WaitOnFlagUntilTimeout>
 80090fa:	4603      	mov	r3, r0
 80090fc:	2b00      	cmp	r3, #0
 80090fe:	d001      	beq.n	8009104 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8009100:	2301      	movs	r3, #1
 8009102:	e0d5      	b.n	80092b0 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8009104:	68fb      	ldr	r3, [r7, #12]
 8009106:	2222      	movs	r2, #34	; 0x22
 8009108:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800910c:	68fb      	ldr	r3, [r7, #12]
 800910e:	2240      	movs	r2, #64	; 0x40
 8009110:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8009114:	68fb      	ldr	r3, [r7, #12]
 8009116:	2200      	movs	r2, #0
 8009118:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800911a:	68fb      	ldr	r3, [r7, #12]
 800911c:	6a3a      	ldr	r2, [r7, #32]
 800911e:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8009120:	68fb      	ldr	r3, [r7, #12]
 8009122:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8009124:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8009126:	68fb      	ldr	r3, [r7, #12]
 8009128:	2200      	movs	r2, #0
 800912a:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800912c:	88f8      	ldrh	r0, [r7, #6]
 800912e:	893a      	ldrh	r2, [r7, #8]
 8009130:	8979      	ldrh	r1, [r7, #10]
 8009132:	697b      	ldr	r3, [r7, #20]
 8009134:	9301      	str	r3, [sp, #4]
 8009136:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009138:	9300      	str	r3, [sp, #0]
 800913a:	4603      	mov	r3, r0
 800913c:	68f8      	ldr	r0, [r7, #12]
 800913e:	f000 fd93 	bl	8009c68 <I2C_RequestMemoryRead>
 8009142:	4603      	mov	r3, r0
 8009144:	2b00      	cmp	r3, #0
 8009146:	d005      	beq.n	8009154 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8009148:	68fb      	ldr	r3, [r7, #12]
 800914a:	2200      	movs	r2, #0
 800914c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8009150:	2301      	movs	r3, #1
 8009152:	e0ad      	b.n	80092b0 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8009154:	68fb      	ldr	r3, [r7, #12]
 8009156:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009158:	b29b      	uxth	r3, r3
 800915a:	2bff      	cmp	r3, #255	; 0xff
 800915c:	d90e      	bls.n	800917c <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800915e:	68fb      	ldr	r3, [r7, #12]
 8009160:	22ff      	movs	r2, #255	; 0xff
 8009162:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_READ);
 8009164:	68fb      	ldr	r3, [r7, #12]
 8009166:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009168:	b2da      	uxtb	r2, r3
 800916a:	8979      	ldrh	r1, [r7, #10]
 800916c:	4b52      	ldr	r3, [pc, #328]	; (80092b8 <HAL_I2C_Mem_Read+0x22c>)
 800916e:	9300      	str	r3, [sp, #0]
 8009170:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8009174:	68f8      	ldr	r0, [r7, #12]
 8009176:	f001 fbd3 	bl	800a920 <I2C_TransferConfig>
 800917a:	e00f      	b.n	800919c <HAL_I2C_Mem_Read+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800917c:	68fb      	ldr	r3, [r7, #12]
 800917e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009180:	b29a      	uxth	r2, r3
 8009182:	68fb      	ldr	r3, [r7, #12]
 8009184:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_READ);
 8009186:	68fb      	ldr	r3, [r7, #12]
 8009188:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800918a:	b2da      	uxtb	r2, r3
 800918c:	8979      	ldrh	r1, [r7, #10]
 800918e:	4b4a      	ldr	r3, [pc, #296]	; (80092b8 <HAL_I2C_Mem_Read+0x22c>)
 8009190:	9300      	str	r3, [sp, #0]
 8009192:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8009196:	68f8      	ldr	r0, [r7, #12]
 8009198:	f001 fbc2 	bl	800a920 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 800919c:	697b      	ldr	r3, [r7, #20]
 800919e:	9300      	str	r3, [sp, #0]
 80091a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80091a2:	2200      	movs	r2, #0
 80091a4:	2104      	movs	r1, #4
 80091a6:	68f8      	ldr	r0, [r7, #12]
 80091a8:	f001 fa97 	bl	800a6da <I2C_WaitOnFlagUntilTimeout>
 80091ac:	4603      	mov	r3, r0
 80091ae:	2b00      	cmp	r3, #0
 80091b0:	d001      	beq.n	80091b6 <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 80091b2:	2301      	movs	r3, #1
 80091b4:	e07c      	b.n	80092b0 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80091b6:	68fb      	ldr	r3, [r7, #12]
 80091b8:	681b      	ldr	r3, [r3, #0]
 80091ba:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80091bc:	68fb      	ldr	r3, [r7, #12]
 80091be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80091c0:	b2d2      	uxtb	r2, r2
 80091c2:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80091c4:	68fb      	ldr	r3, [r7, #12]
 80091c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80091c8:	1c5a      	adds	r2, r3, #1
 80091ca:	68fb      	ldr	r3, [r7, #12]
 80091cc:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 80091ce:	68fb      	ldr	r3, [r7, #12]
 80091d0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80091d2:	3b01      	subs	r3, #1
 80091d4:	b29a      	uxth	r2, r3
 80091d6:	68fb      	ldr	r3, [r7, #12]
 80091d8:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 80091da:	68fb      	ldr	r3, [r7, #12]
 80091dc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80091de:	b29b      	uxth	r3, r3
 80091e0:	3b01      	subs	r3, #1
 80091e2:	b29a      	uxth	r2, r3
 80091e4:	68fb      	ldr	r3, [r7, #12]
 80091e6:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80091e8:	68fb      	ldr	r3, [r7, #12]
 80091ea:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80091ec:	b29b      	uxth	r3, r3
 80091ee:	2b00      	cmp	r3, #0
 80091f0:	d034      	beq.n	800925c <HAL_I2C_Mem_Read+0x1d0>
 80091f2:	68fb      	ldr	r3, [r7, #12]
 80091f4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80091f6:	2b00      	cmp	r3, #0
 80091f8:	d130      	bne.n	800925c <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80091fa:	697b      	ldr	r3, [r7, #20]
 80091fc:	9300      	str	r3, [sp, #0]
 80091fe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009200:	2200      	movs	r2, #0
 8009202:	2180      	movs	r1, #128	; 0x80
 8009204:	68f8      	ldr	r0, [r7, #12]
 8009206:	f001 fa68 	bl	800a6da <I2C_WaitOnFlagUntilTimeout>
 800920a:	4603      	mov	r3, r0
 800920c:	2b00      	cmp	r3, #0
 800920e:	d001      	beq.n	8009214 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8009210:	2301      	movs	r3, #1
 8009212:	e04d      	b.n	80092b0 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8009214:	68fb      	ldr	r3, [r7, #12]
 8009216:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009218:	b29b      	uxth	r3, r3
 800921a:	2bff      	cmp	r3, #255	; 0xff
 800921c:	d90e      	bls.n	800923c <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800921e:	68fb      	ldr	r3, [r7, #12]
 8009220:	22ff      	movs	r2, #255	; 0xff
 8009222:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8009224:	68fb      	ldr	r3, [r7, #12]
 8009226:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009228:	b2da      	uxtb	r2, r3
 800922a:	8979      	ldrh	r1, [r7, #10]
 800922c:	2300      	movs	r3, #0
 800922e:	9300      	str	r3, [sp, #0]
 8009230:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8009234:	68f8      	ldr	r0, [r7, #12]
 8009236:	f001 fb73 	bl	800a920 <I2C_TransferConfig>
 800923a:	e00f      	b.n	800925c <HAL_I2C_Mem_Read+0x1d0>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800923c:	68fb      	ldr	r3, [r7, #12]
 800923e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009240:	b29a      	uxth	r2, r3
 8009242:	68fb      	ldr	r3, [r7, #12]
 8009244:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8009246:	68fb      	ldr	r3, [r7, #12]
 8009248:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800924a:	b2da      	uxtb	r2, r3
 800924c:	8979      	ldrh	r1, [r7, #10]
 800924e:	2300      	movs	r3, #0
 8009250:	9300      	str	r3, [sp, #0]
 8009252:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8009256:	68f8      	ldr	r0, [r7, #12]
 8009258:	f001 fb62 	bl	800a920 <I2C_TransferConfig>
        }
      }
    } while (hi2c->XferCount > 0U);
 800925c:	68fb      	ldr	r3, [r7, #12]
 800925e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009260:	b29b      	uxth	r3, r3
 8009262:	2b00      	cmp	r3, #0
 8009264:	d19a      	bne.n	800919c <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8009266:	697a      	ldr	r2, [r7, #20]
 8009268:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800926a:	68f8      	ldr	r0, [r7, #12]
 800926c:	f001 fab5 	bl	800a7da <I2C_WaitOnSTOPFlagUntilTimeout>
 8009270:	4603      	mov	r3, r0
 8009272:	2b00      	cmp	r3, #0
 8009274:	d001      	beq.n	800927a <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 8009276:	2301      	movs	r3, #1
 8009278:	e01a      	b.n	80092b0 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800927a:	68fb      	ldr	r3, [r7, #12]
 800927c:	681b      	ldr	r3, [r3, #0]
 800927e:	2220      	movs	r2, #32
 8009280:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8009282:	68fb      	ldr	r3, [r7, #12]
 8009284:	681b      	ldr	r3, [r3, #0]
 8009286:	6859      	ldr	r1, [r3, #4]
 8009288:	68fb      	ldr	r3, [r7, #12]
 800928a:	681a      	ldr	r2, [r3, #0]
 800928c:	4b0b      	ldr	r3, [pc, #44]	; (80092bc <HAL_I2C_Mem_Read+0x230>)
 800928e:	400b      	ands	r3, r1
 8009290:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8009292:	68fb      	ldr	r3, [r7, #12]
 8009294:	2220      	movs	r2, #32
 8009296:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800929a:	68fb      	ldr	r3, [r7, #12]
 800929c:	2200      	movs	r2, #0
 800929e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80092a2:	68fb      	ldr	r3, [r7, #12]
 80092a4:	2200      	movs	r2, #0
 80092a6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80092aa:	2300      	movs	r3, #0
 80092ac:	e000      	b.n	80092b0 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 80092ae:	2302      	movs	r3, #2
  }
}
 80092b0:	4618      	mov	r0, r3
 80092b2:	3718      	adds	r7, #24
 80092b4:	46bd      	mov	sp, r7
 80092b6:	bd80      	pop	{r7, pc}
 80092b8:	80002400 	.word	0x80002400
 80092bc:	fe00e800 	.word	0xfe00e800

080092c0 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 80092c0:	b580      	push	{r7, lr}
 80092c2:	b084      	sub	sp, #16
 80092c4:	af00      	add	r7, sp, #0
 80092c6:	6078      	str	r0, [r7, #4]
  /* Get current IT Flags and IT sources value */
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 80092c8:	687b      	ldr	r3, [r7, #4]
 80092ca:	681b      	ldr	r3, [r3, #0]
 80092cc:	699b      	ldr	r3, [r3, #24]
 80092ce:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 80092d0:	687b      	ldr	r3, [r7, #4]
 80092d2:	681b      	ldr	r3, [r3, #0]
 80092d4:	681b      	ldr	r3, [r3, #0]
 80092d6:	60bb      	str	r3, [r7, #8]

  /* I2C events treatment -------------------------------------*/
  if (hi2c->XferISR != NULL)
 80092d8:	687b      	ldr	r3, [r7, #4]
 80092da:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80092dc:	2b00      	cmp	r3, #0
 80092de:	d005      	beq.n	80092ec <HAL_I2C_EV_IRQHandler+0x2c>
  {
    hi2c->XferISR(hi2c, itflags, itsources);
 80092e0:	687b      	ldr	r3, [r7, #4]
 80092e2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80092e4:	68ba      	ldr	r2, [r7, #8]
 80092e6:	68f9      	ldr	r1, [r7, #12]
 80092e8:	6878      	ldr	r0, [r7, #4]
 80092ea:	4798      	blx	r3
  }
}
 80092ec:	bf00      	nop
 80092ee:	3710      	adds	r7, #16
 80092f0:	46bd      	mov	sp, r7
 80092f2:	bd80      	pop	{r7, pc}

080092f4 <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80092f4:	b480      	push	{r7}
 80092f6:	b083      	sub	sp, #12
 80092f8:	af00      	add	r7, sp, #0
 80092fa:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 80092fc:	bf00      	nop
 80092fe:	370c      	adds	r7, #12
 8009300:	46bd      	mov	sp, r7
 8009302:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009306:	4770      	bx	lr

08009308 <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8009308:	b480      	push	{r7}
 800930a:	b083      	sub	sp, #12
 800930c:	af00      	add	r7, sp, #0
 800930e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 8009310:	bf00      	nop
 8009312:	370c      	adds	r7, #12
 8009314:	46bd      	mov	sp, r7
 8009316:	f85d 7b04 	ldr.w	r7, [sp], #4
 800931a:	4770      	bx	lr

0800931c <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800931c:	b480      	push	{r7}
 800931e:	b083      	sub	sp, #12
 8009320:	af00      	add	r7, sp, #0
 8009322:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8009324:	bf00      	nop
 8009326:	370c      	adds	r7, #12
 8009328:	46bd      	mov	sp, r7
 800932a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800932e:	4770      	bx	lr

08009330 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8009330:	b480      	push	{r7}
 8009332:	b083      	sub	sp, #12
 8009334:	af00      	add	r7, sp, #0
 8009336:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8009338:	bf00      	nop
 800933a:	370c      	adds	r7, #12
 800933c:	46bd      	mov	sp, r7
 800933e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009342:	4770      	bx	lr

08009344 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XFERDIRECTION
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8009344:	b480      	push	{r7}
 8009346:	b083      	sub	sp, #12
 8009348:	af00      	add	r7, sp, #0
 800934a:	6078      	str	r0, [r7, #4]
 800934c:	460b      	mov	r3, r1
 800934e:	70fb      	strb	r3, [r7, #3]
 8009350:	4613      	mov	r3, r2
 8009352:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 8009354:	bf00      	nop
 8009356:	370c      	adds	r7, #12
 8009358:	46bd      	mov	sp, r7
 800935a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800935e:	4770      	bx	lr

08009360 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8009360:	b480      	push	{r7}
 8009362:	b083      	sub	sp, #12
 8009364:	af00      	add	r7, sp, #0
 8009366:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
   */
}
 8009368:	bf00      	nop
 800936a:	370c      	adds	r7, #12
 800936c:	46bd      	mov	sp, r7
 800936e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009372:	4770      	bx	lr

08009374 <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8009374:	b480      	push	{r7}
 8009376:	b083      	sub	sp, #12
 8009378:	af00      	add	r7, sp, #0
 800937a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 800937c:	bf00      	nop
 800937e:	370c      	adds	r7, #12
 8009380:	46bd      	mov	sp, r7
 8009382:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009386:	4770      	bx	lr

08009388 <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8009388:	b480      	push	{r7}
 800938a:	b083      	sub	sp, #12
 800938c:	af00      	add	r7, sp, #0
 800938e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 8009390:	bf00      	nop
 8009392:	370c      	adds	r7, #12
 8009394:	46bd      	mov	sp, r7
 8009396:	f85d 7b04 	ldr.w	r7, [sp], #4
 800939a:	4770      	bx	lr

0800939c <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 800939c:	b480      	push	{r7}
 800939e:	b083      	sub	sp, #12
 80093a0:	af00      	add	r7, sp, #0
 80093a2:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 80093a4:	bf00      	nop
 80093a6:	370c      	adds	r7, #12
 80093a8:	46bd      	mov	sp, r7
 80093aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093ae:	4770      	bx	lr

080093b0 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80093b0:	b480      	push	{r7}
 80093b2:	b083      	sub	sp, #12
 80093b4:	af00      	add	r7, sp, #0
 80093b6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 80093b8:	bf00      	nop
 80093ba:	370c      	adds	r7, #12
 80093bc:	46bd      	mov	sp, r7
 80093be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093c2:	4770      	bx	lr

080093c4 <I2C_Master_ISR_IT>:
  * @param  ITFlags Interrupt flags to handle.
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Master_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags, uint32_t ITSources)
{
 80093c4:	b580      	push	{r7, lr}
 80093c6:	b088      	sub	sp, #32
 80093c8:	af02      	add	r7, sp, #8
 80093ca:	60f8      	str	r0, [r7, #12]
 80093cc:	60b9      	str	r1, [r7, #8]
 80093ce:	607a      	str	r2, [r7, #4]
  uint16_t devaddress;
  uint32_t tmpITFlags = ITFlags;
 80093d0:	68bb      	ldr	r3, [r7, #8]
 80093d2:	617b      	str	r3, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hi2c);
 80093d4:	68fb      	ldr	r3, [r7, #12]
 80093d6:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80093da:	2b01      	cmp	r3, #1
 80093dc:	d101      	bne.n	80093e2 <I2C_Master_ISR_IT+0x1e>
 80093de:	2302      	movs	r3, #2
 80093e0:	e114      	b.n	800960c <I2C_Master_ISR_IT+0x248>
 80093e2:	68fb      	ldr	r3, [r7, #12]
 80093e4:	2201      	movs	r2, #1
 80093e6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 80093ea:	697b      	ldr	r3, [r7, #20]
 80093ec:	091b      	lsrs	r3, r3, #4
 80093ee:	f003 0301 	and.w	r3, r3, #1
 80093f2:	2b00      	cmp	r3, #0
 80093f4:	d013      	beq.n	800941e <I2C_Master_ISR_IT+0x5a>
 80093f6:	687b      	ldr	r3, [r7, #4]
 80093f8:	091b      	lsrs	r3, r3, #4
 80093fa:	f003 0301 	and.w	r3, r3, #1
 80093fe:	2b00      	cmp	r3, #0
 8009400:	d00d      	beq.n	800941e <I2C_Master_ISR_IT+0x5a>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8009402:	68fb      	ldr	r3, [r7, #12]
 8009404:	681b      	ldr	r3, [r3, #0]
 8009406:	2210      	movs	r2, #16
 8009408:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    /* No need to generate STOP, it is automatically done */
    /* Error callback will be send during stop flag treatment */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800940a:	68fb      	ldr	r3, [r7, #12]
 800940c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800940e:	f043 0204 	orr.w	r2, r3, #4
 8009412:	68fb      	ldr	r3, [r7, #12]
 8009414:	645a      	str	r2, [r3, #68]	; 0x44

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8009416:	68f8      	ldr	r0, [r7, #12]
 8009418:	f001 f8bb 	bl	800a592 <I2C_Flush_TXDR>
 800941c:	e0e1      	b.n	80095e2 <I2C_Master_ISR_IT+0x21e>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 800941e:	697b      	ldr	r3, [r7, #20]
 8009420:	089b      	lsrs	r3, r3, #2
 8009422:	f003 0301 	and.w	r3, r3, #1
 8009426:	2b00      	cmp	r3, #0
 8009428:	d023      	beq.n	8009472 <I2C_Master_ISR_IT+0xae>
 800942a:	687b      	ldr	r3, [r7, #4]
 800942c:	089b      	lsrs	r3, r3, #2
 800942e:	f003 0301 	and.w	r3, r3, #1
 8009432:	2b00      	cmp	r3, #0
 8009434:	d01d      	beq.n	8009472 <I2C_Master_ISR_IT+0xae>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 8009436:	697b      	ldr	r3, [r7, #20]
 8009438:	f023 0304 	bic.w	r3, r3, #4
 800943c:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800943e:	68fb      	ldr	r3, [r7, #12]
 8009440:	681b      	ldr	r3, [r3, #0]
 8009442:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8009444:	68fb      	ldr	r3, [r7, #12]
 8009446:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009448:	b2d2      	uxtb	r2, r2
 800944a:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800944c:	68fb      	ldr	r3, [r7, #12]
 800944e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009450:	1c5a      	adds	r2, r3, #1
 8009452:	68fb      	ldr	r3, [r7, #12]
 8009454:	625a      	str	r2, [r3, #36]	; 0x24

    hi2c->XferSize--;
 8009456:	68fb      	ldr	r3, [r7, #12]
 8009458:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800945a:	3b01      	subs	r3, #1
 800945c:	b29a      	uxth	r2, r3
 800945e:	68fb      	ldr	r3, [r7, #12]
 8009460:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferCount--;
 8009462:	68fb      	ldr	r3, [r7, #12]
 8009464:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009466:	b29b      	uxth	r3, r3
 8009468:	3b01      	subs	r3, #1
 800946a:	b29a      	uxth	r2, r3
 800946c:	68fb      	ldr	r3, [r7, #12]
 800946e:	855a      	strh	r2, [r3, #42]	; 0x2a
 8009470:	e0b7      	b.n	80095e2 <I2C_Master_ISR_IT+0x21e>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 8009472:	697b      	ldr	r3, [r7, #20]
 8009474:	085b      	lsrs	r3, r3, #1
 8009476:	f003 0301 	and.w	r3, r3, #1
 800947a:	2b00      	cmp	r3, #0
 800947c:	d01e      	beq.n	80094bc <I2C_Master_ISR_IT+0xf8>
 800947e:	687b      	ldr	r3, [r7, #4]
 8009480:	085b      	lsrs	r3, r3, #1
 8009482:	f003 0301 	and.w	r3, r3, #1
 8009486:	2b00      	cmp	r3, #0
 8009488:	d018      	beq.n	80094bc <I2C_Master_ISR_IT+0xf8>
  {
    /* Write data to TXDR */
    hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800948a:	68fb      	ldr	r3, [r7, #12]
 800948c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800948e:	781a      	ldrb	r2, [r3, #0]
 8009490:	68fb      	ldr	r3, [r7, #12]
 8009492:	681b      	ldr	r3, [r3, #0]
 8009494:	629a      	str	r2, [r3, #40]	; 0x28

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8009496:	68fb      	ldr	r3, [r7, #12]
 8009498:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800949a:	1c5a      	adds	r2, r3, #1
 800949c:	68fb      	ldr	r3, [r7, #12]
 800949e:	625a      	str	r2, [r3, #36]	; 0x24

    hi2c->XferSize--;
 80094a0:	68fb      	ldr	r3, [r7, #12]
 80094a2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80094a4:	3b01      	subs	r3, #1
 80094a6:	b29a      	uxth	r2, r3
 80094a8:	68fb      	ldr	r3, [r7, #12]
 80094aa:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferCount--;
 80094ac:	68fb      	ldr	r3, [r7, #12]
 80094ae:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80094b0:	b29b      	uxth	r3, r3
 80094b2:	3b01      	subs	r3, #1
 80094b4:	b29a      	uxth	r2, r3
 80094b6:	68fb      	ldr	r3, [r7, #12]
 80094b8:	855a      	strh	r2, [r3, #42]	; 0x2a
 80094ba:	e092      	b.n	80095e2 <I2C_Master_ISR_IT+0x21e>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TCR) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 80094bc:	697b      	ldr	r3, [r7, #20]
 80094be:	09db      	lsrs	r3, r3, #7
 80094c0:	f003 0301 	and.w	r3, r3, #1
 80094c4:	2b00      	cmp	r3, #0
 80094c6:	d05d      	beq.n	8009584 <I2C_Master_ISR_IT+0x1c0>
 80094c8:	687b      	ldr	r3, [r7, #4]
 80094ca:	099b      	lsrs	r3, r3, #6
 80094cc:	f003 0301 	and.w	r3, r3, #1
 80094d0:	2b00      	cmp	r3, #0
 80094d2:	d057      	beq.n	8009584 <I2C_Master_ISR_IT+0x1c0>
  {
    if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80094d4:	68fb      	ldr	r3, [r7, #12]
 80094d6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80094d8:	b29b      	uxth	r3, r3
 80094da:	2b00      	cmp	r3, #0
 80094dc:	d040      	beq.n	8009560 <I2C_Master_ISR_IT+0x19c>
 80094de:	68fb      	ldr	r3, [r7, #12]
 80094e0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80094e2:	2b00      	cmp	r3, #0
 80094e4:	d13c      	bne.n	8009560 <I2C_Master_ISR_IT+0x19c>
    {
      devaddress = (uint16_t)(hi2c->Instance->CR2 & I2C_CR2_SADD);
 80094e6:	68fb      	ldr	r3, [r7, #12]
 80094e8:	681b      	ldr	r3, [r3, #0]
 80094ea:	685b      	ldr	r3, [r3, #4]
 80094ec:	b29b      	uxth	r3, r3
 80094ee:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80094f2:	827b      	strh	r3, [r7, #18]

      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80094f4:	68fb      	ldr	r3, [r7, #12]
 80094f6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80094f8:	b29b      	uxth	r3, r3
 80094fa:	2bff      	cmp	r3, #255	; 0xff
 80094fc:	d90e      	bls.n	800951c <I2C_Master_ISR_IT+0x158>
      {
        hi2c->XferSize = MAX_NBYTE_SIZE;
 80094fe:	68fb      	ldr	r3, [r7, #12]
 8009500:	22ff      	movs	r2, #255	; 0xff
 8009502:	851a      	strh	r2, [r3, #40]	; 0x28
        I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8009504:	68fb      	ldr	r3, [r7, #12]
 8009506:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009508:	b2da      	uxtb	r2, r3
 800950a:	8a79      	ldrh	r1, [r7, #18]
 800950c:	2300      	movs	r3, #0
 800950e:	9300      	str	r3, [sp, #0]
 8009510:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8009514:	68f8      	ldr	r0, [r7, #12]
 8009516:	f001 fa03 	bl	800a920 <I2C_TransferConfig>
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800951a:	e032      	b.n	8009582 <I2C_Master_ISR_IT+0x1be>
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 800951c:	68fb      	ldr	r3, [r7, #12]
 800951e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009520:	b29a      	uxth	r2, r3
 8009522:	68fb      	ldr	r3, [r7, #12]
 8009524:	851a      	strh	r2, [r3, #40]	; 0x28
        if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8009526:	68fb      	ldr	r3, [r7, #12]
 8009528:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800952a:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800952e:	d00b      	beq.n	8009548 <I2C_Master_ISR_IT+0x184>
        {
          I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize, hi2c->XferOptions, I2C_NO_STARTSTOP);
 8009530:	68fb      	ldr	r3, [r7, #12]
 8009532:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009534:	b2da      	uxtb	r2, r3
 8009536:	68fb      	ldr	r3, [r7, #12]
 8009538:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800953a:	8a79      	ldrh	r1, [r7, #18]
 800953c:	2000      	movs	r0, #0
 800953e:	9000      	str	r0, [sp, #0]
 8009540:	68f8      	ldr	r0, [r7, #12]
 8009542:	f001 f9ed 	bl	800a920 <I2C_TransferConfig>
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8009546:	e01c      	b.n	8009582 <I2C_Master_ISR_IT+0x1be>
        }
        else
        {
          I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8009548:	68fb      	ldr	r3, [r7, #12]
 800954a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800954c:	b2da      	uxtb	r2, r3
 800954e:	8a79      	ldrh	r1, [r7, #18]
 8009550:	2300      	movs	r3, #0
 8009552:	9300      	str	r3, [sp, #0]
 8009554:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8009558:	68f8      	ldr	r0, [r7, #12]
 800955a:	f001 f9e1 	bl	800a920 <I2C_TransferConfig>
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800955e:	e010      	b.n	8009582 <I2C_Master_ISR_IT+0x1be>
      }
    }
    else
    {
      /* Call TxCpltCallback() if no stop mode is set */
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 8009560:	68fb      	ldr	r3, [r7, #12]
 8009562:	681b      	ldr	r3, [r3, #0]
 8009564:	685b      	ldr	r3, [r3, #4]
 8009566:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800956a:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800956e:	d003      	beq.n	8009578 <I2C_Master_ISR_IT+0x1b4>
      {
        /* Call I2C Master Sequential complete process */
        I2C_ITMasterSeqCplt(hi2c);
 8009570:	68f8      	ldr	r0, [r7, #12]
 8009572:	f000 fc51 	bl	8009e18 <I2C_ITMasterSeqCplt>
    if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8009576:	e034      	b.n	80095e2 <I2C_Master_ISR_IT+0x21e>
      }
      else
      {
        /* Wrong size Status regarding TCR flag event */
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 8009578:	2140      	movs	r1, #64	; 0x40
 800957a:	68f8      	ldr	r0, [r7, #12]
 800957c:	f000 ff12 	bl	800a3a4 <I2C_ITError>
    if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8009580:	e02f      	b.n	80095e2 <I2C_Master_ISR_IT+0x21e>
 8009582:	e02e      	b.n	80095e2 <I2C_Master_ISR_IT+0x21e>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TC) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8009584:	697b      	ldr	r3, [r7, #20]
 8009586:	099b      	lsrs	r3, r3, #6
 8009588:	f003 0301 	and.w	r3, r3, #1
 800958c:	2b00      	cmp	r3, #0
 800958e:	d028      	beq.n	80095e2 <I2C_Master_ISR_IT+0x21e>
 8009590:	687b      	ldr	r3, [r7, #4]
 8009592:	099b      	lsrs	r3, r3, #6
 8009594:	f003 0301 	and.w	r3, r3, #1
 8009598:	2b00      	cmp	r3, #0
 800959a:	d022      	beq.n	80095e2 <I2C_Master_ISR_IT+0x21e>
  {
    if (hi2c->XferCount == 0U)
 800959c:	68fb      	ldr	r3, [r7, #12]
 800959e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80095a0:	b29b      	uxth	r3, r3
 80095a2:	2b00      	cmp	r3, #0
 80095a4:	d119      	bne.n	80095da <I2C_Master_ISR_IT+0x216>
    {
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 80095a6:	68fb      	ldr	r3, [r7, #12]
 80095a8:	681b      	ldr	r3, [r3, #0]
 80095aa:	685b      	ldr	r3, [r3, #4]
 80095ac:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80095b0:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80095b4:	d015      	beq.n	80095e2 <I2C_Master_ISR_IT+0x21e>
      {
        /* Generate a stop condition in case of no transfer option */
        if (hi2c->XferOptions == I2C_NO_OPTION_FRAME)
 80095b6:	68fb      	ldr	r3, [r7, #12]
 80095b8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80095ba:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80095be:	d108      	bne.n	80095d2 <I2C_Master_ISR_IT+0x20e>
        {
          /* Generate Stop */
          hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80095c0:	68fb      	ldr	r3, [r7, #12]
 80095c2:	681b      	ldr	r3, [r3, #0]
 80095c4:	685a      	ldr	r2, [r3, #4]
 80095c6:	68fb      	ldr	r3, [r7, #12]
 80095c8:	681b      	ldr	r3, [r3, #0]
 80095ca:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80095ce:	605a      	str	r2, [r3, #4]
 80095d0:	e007      	b.n	80095e2 <I2C_Master_ISR_IT+0x21e>
        }
        else
        {
          /* Call I2C Master Sequential complete process */
          I2C_ITMasterSeqCplt(hi2c);
 80095d2:	68f8      	ldr	r0, [r7, #12]
 80095d4:	f000 fc20 	bl	8009e18 <I2C_ITMasterSeqCplt>
 80095d8:	e003      	b.n	80095e2 <I2C_Master_ISR_IT+0x21e>
    }
    else
    {
      /* Wrong size Status regarding TC flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 80095da:	2140      	movs	r1, #64	; 0x40
 80095dc:	68f8      	ldr	r0, [r7, #12]
 80095de:	f000 fee1 	bl	800a3a4 <I2C_ITError>
  else
  {
    /* Nothing to do */
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 80095e2:	697b      	ldr	r3, [r7, #20]
 80095e4:	095b      	lsrs	r3, r3, #5
 80095e6:	f003 0301 	and.w	r3, r3, #1
 80095ea:	2b00      	cmp	r3, #0
 80095ec:	d009      	beq.n	8009602 <I2C_Master_ISR_IT+0x23e>
 80095ee:	687b      	ldr	r3, [r7, #4]
 80095f0:	095b      	lsrs	r3, r3, #5
 80095f2:	f003 0301 	and.w	r3, r3, #1
 80095f6:	2b00      	cmp	r3, #0
 80095f8:	d003      	beq.n	8009602 <I2C_Master_ISR_IT+0x23e>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, tmpITFlags);
 80095fa:	6979      	ldr	r1, [r7, #20]
 80095fc:	68f8      	ldr	r0, [r7, #12]
 80095fe:	f000 fca7 	bl	8009f50 <I2C_ITMasterCplt>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8009602:	68fb      	ldr	r3, [r7, #12]
 8009604:	2200      	movs	r2, #0
 8009606:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 800960a:	2300      	movs	r3, #0
}
 800960c:	4618      	mov	r0, r3
 800960e:	3718      	adds	r7, #24
 8009610:	46bd      	mov	sp, r7
 8009612:	bd80      	pop	{r7, pc}

08009614 <I2C_Slave_ISR_IT>:
  * @param  ITFlags Interrupt flags to handle.
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags, uint32_t ITSources)
{
 8009614:	b580      	push	{r7, lr}
 8009616:	b086      	sub	sp, #24
 8009618:	af00      	add	r7, sp, #0
 800961a:	60f8      	str	r0, [r7, #12]
 800961c:	60b9      	str	r1, [r7, #8]
 800961e:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 8009620:	68fb      	ldr	r3, [r7, #12]
 8009622:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009624:	617b      	str	r3, [r7, #20]
  uint32_t tmpITFlags = ITFlags;
 8009626:	68bb      	ldr	r3, [r7, #8]
 8009628:	613b      	str	r3, [r7, #16]

  /* Process locked */
  __HAL_LOCK(hi2c);
 800962a:	68fb      	ldr	r3, [r7, #12]
 800962c:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8009630:	2b01      	cmp	r3, #1
 8009632:	d101      	bne.n	8009638 <I2C_Slave_ISR_IT+0x24>
 8009634:	2302      	movs	r3, #2
 8009636:	e0ec      	b.n	8009812 <I2C_Slave_ISR_IT+0x1fe>
 8009638:	68fb      	ldr	r3, [r7, #12]
 800963a:	2201      	movs	r2, #1
 800963c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8009640:	693b      	ldr	r3, [r7, #16]
 8009642:	095b      	lsrs	r3, r3, #5
 8009644:	f003 0301 	and.w	r3, r3, #1
 8009648:	2b00      	cmp	r3, #0
 800964a:	d009      	beq.n	8009660 <I2C_Slave_ISR_IT+0x4c>
 800964c:	687b      	ldr	r3, [r7, #4]
 800964e:	095b      	lsrs	r3, r3, #5
 8009650:	f003 0301 	and.w	r3, r3, #1
 8009654:	2b00      	cmp	r3, #0
 8009656:	d003      	beq.n	8009660 <I2C_Slave_ISR_IT+0x4c>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, tmpITFlags);
 8009658:	6939      	ldr	r1, [r7, #16]
 800965a:	68f8      	ldr	r0, [r7, #12]
 800965c:	f000 fd42 	bl	800a0e4 <I2C_ITSlaveCplt>
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8009660:	693b      	ldr	r3, [r7, #16]
 8009662:	091b      	lsrs	r3, r3, #4
 8009664:	f003 0301 	and.w	r3, r3, #1
 8009668:	2b00      	cmp	r3, #0
 800966a:	d04d      	beq.n	8009708 <I2C_Slave_ISR_IT+0xf4>
 800966c:	687b      	ldr	r3, [r7, #4]
 800966e:	091b      	lsrs	r3, r3, #4
 8009670:	f003 0301 	and.w	r3, r3, #1
 8009674:	2b00      	cmp	r3, #0
 8009676:	d047      	beq.n	8009708 <I2C_Slave_ISR_IT+0xf4>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 8009678:	68fb      	ldr	r3, [r7, #12]
 800967a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800967c:	b29b      	uxth	r3, r3
 800967e:	2b00      	cmp	r3, #0
 8009680:	d128      	bne.n	80096d4 <I2C_Slave_ISR_IT+0xc0>
    {
      /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for Warning[Pa134]: left and right operands are identical */
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 8009682:	68fb      	ldr	r3, [r7, #12]
 8009684:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8009688:	b2db      	uxtb	r3, r3
 800968a:	2b28      	cmp	r3, #40	; 0x28
 800968c:	d108      	bne.n	80096a0 <I2C_Slave_ISR_IT+0x8c>
 800968e:	697b      	ldr	r3, [r7, #20]
 8009690:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8009694:	d104      	bne.n	80096a0 <I2C_Slave_ISR_IT+0x8c>
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 8009696:	6939      	ldr	r1, [r7, #16]
 8009698:	68f8      	ldr	r0, [r7, #12]
 800969a:	f000 fe2d 	bl	800a2f8 <I2C_ITListenCplt>
 800969e:	e032      	b.n	8009706 <I2C_Slave_ISR_IT+0xf2>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 80096a0:	68fb      	ldr	r3, [r7, #12]
 80096a2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80096a6:	b2db      	uxtb	r3, r3
 80096a8:	2b29      	cmp	r3, #41	; 0x29
 80096aa:	d10e      	bne.n	80096ca <I2C_Slave_ISR_IT+0xb6>
 80096ac:	697b      	ldr	r3, [r7, #20]
 80096ae:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80096b2:	d00a      	beq.n	80096ca <I2C_Slave_ISR_IT+0xb6>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80096b4:	68fb      	ldr	r3, [r7, #12]
 80096b6:	681b      	ldr	r3, [r3, #0]
 80096b8:	2210      	movs	r2, #16
 80096ba:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 80096bc:	68f8      	ldr	r0, [r7, #12]
 80096be:	f000 ff68 	bl	800a592 <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 80096c2:	68f8      	ldr	r0, [r7, #12]
 80096c4:	f000 fbe5 	bl	8009e92 <I2C_ITSlaveSeqCplt>
 80096c8:	e01d      	b.n	8009706 <I2C_Slave_ISR_IT+0xf2>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80096ca:	68fb      	ldr	r3, [r7, #12]
 80096cc:	681b      	ldr	r3, [r3, #0]
 80096ce:	2210      	movs	r2, #16
 80096d0:	61da      	str	r2, [r3, #28]
    if (hi2c->XferCount == 0U)
 80096d2:	e096      	b.n	8009802 <I2C_Slave_ISR_IT+0x1ee>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80096d4:	68fb      	ldr	r3, [r7, #12]
 80096d6:	681b      	ldr	r3, [r3, #0]
 80096d8:	2210      	movs	r2, #16
 80096da:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80096dc:	68fb      	ldr	r3, [r7, #12]
 80096de:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80096e0:	f043 0204 	orr.w	r2, r3, #4
 80096e4:	68fb      	ldr	r3, [r7, #12]
 80096e6:	645a      	str	r2, [r3, #68]	; 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 80096e8:	697b      	ldr	r3, [r7, #20]
 80096ea:	2b00      	cmp	r3, #0
 80096ec:	d004      	beq.n	80096f8 <I2C_Slave_ISR_IT+0xe4>
 80096ee:	697b      	ldr	r3, [r7, #20]
 80096f0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80096f4:	f040 8085 	bne.w	8009802 <I2C_Slave_ISR_IT+0x1ee>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 80096f8:	68fb      	ldr	r3, [r7, #12]
 80096fa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80096fc:	4619      	mov	r1, r3
 80096fe:	68f8      	ldr	r0, [r7, #12]
 8009700:	f000 fe50 	bl	800a3a4 <I2C_ITError>
    if (hi2c->XferCount == 0U)
 8009704:	e07d      	b.n	8009802 <I2C_Slave_ISR_IT+0x1ee>
 8009706:	e07c      	b.n	8009802 <I2C_Slave_ISR_IT+0x1ee>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 8009708:	693b      	ldr	r3, [r7, #16]
 800970a:	089b      	lsrs	r3, r3, #2
 800970c:	f003 0301 	and.w	r3, r3, #1
 8009710:	2b00      	cmp	r3, #0
 8009712:	d030      	beq.n	8009776 <I2C_Slave_ISR_IT+0x162>
 8009714:	687b      	ldr	r3, [r7, #4]
 8009716:	089b      	lsrs	r3, r3, #2
 8009718:	f003 0301 	and.w	r3, r3, #1
 800971c:	2b00      	cmp	r3, #0
 800971e:	d02a      	beq.n	8009776 <I2C_Slave_ISR_IT+0x162>
  {
    if (hi2c->XferCount > 0U)
 8009720:	68fb      	ldr	r3, [r7, #12]
 8009722:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009724:	b29b      	uxth	r3, r3
 8009726:	2b00      	cmp	r3, #0
 8009728:	d018      	beq.n	800975c <I2C_Slave_ISR_IT+0x148>
    {
      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800972a:	68fb      	ldr	r3, [r7, #12]
 800972c:	681b      	ldr	r3, [r3, #0]
 800972e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8009730:	68fb      	ldr	r3, [r7, #12]
 8009732:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009734:	b2d2      	uxtb	r2, r2
 8009736:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8009738:	68fb      	ldr	r3, [r7, #12]
 800973a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800973c:	1c5a      	adds	r2, r3, #1
 800973e:	68fb      	ldr	r3, [r7, #12]
 8009740:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8009742:	68fb      	ldr	r3, [r7, #12]
 8009744:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009746:	3b01      	subs	r3, #1
 8009748:	b29a      	uxth	r2, r3
 800974a:	68fb      	ldr	r3, [r7, #12]
 800974c:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 800974e:	68fb      	ldr	r3, [r7, #12]
 8009750:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009752:	b29b      	uxth	r3, r3
 8009754:	3b01      	subs	r3, #1
 8009756:	b29a      	uxth	r2, r3
 8009758:	68fb      	ldr	r3, [r7, #12]
 800975a:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    if ((hi2c->XferCount == 0U) && \
 800975c:	68fb      	ldr	r3, [r7, #12]
 800975e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009760:	b29b      	uxth	r3, r3
 8009762:	2b00      	cmp	r3, #0
 8009764:	d14f      	bne.n	8009806 <I2C_Slave_ISR_IT+0x1f2>
 8009766:	697b      	ldr	r3, [r7, #20]
 8009768:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800976c:	d04b      	beq.n	8009806 <I2C_Slave_ISR_IT+0x1f2>
        (tmpoptions != I2C_NO_OPTION_FRAME))
    {
      /* Call I2C Slave Sequential complete process */
      I2C_ITSlaveSeqCplt(hi2c);
 800976e:	68f8      	ldr	r0, [r7, #12]
 8009770:	f000 fb8f 	bl	8009e92 <I2C_ITSlaveSeqCplt>
    if ((hi2c->XferCount == 0U) && \
 8009774:	e047      	b.n	8009806 <I2C_Slave_ISR_IT+0x1f2>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 8009776:	693b      	ldr	r3, [r7, #16]
 8009778:	08db      	lsrs	r3, r3, #3
 800977a:	f003 0301 	and.w	r3, r3, #1
 800977e:	2b00      	cmp	r3, #0
 8009780:	d00a      	beq.n	8009798 <I2C_Slave_ISR_IT+0x184>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 8009782:	687b      	ldr	r3, [r7, #4]
 8009784:	08db      	lsrs	r3, r3, #3
 8009786:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 800978a:	2b00      	cmp	r3, #0
 800978c:	d004      	beq.n	8009798 <I2C_Slave_ISR_IT+0x184>
  {
    I2C_ITAddrCplt(hi2c, tmpITFlags);
 800978e:	6939      	ldr	r1, [r7, #16]
 8009790:	68f8      	ldr	r0, [r7, #12]
 8009792:	f000 fabd 	bl	8009d10 <I2C_ITAddrCplt>
 8009796:	e037      	b.n	8009808 <I2C_Slave_ISR_IT+0x1f4>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 8009798:	693b      	ldr	r3, [r7, #16]
 800979a:	085b      	lsrs	r3, r3, #1
 800979c:	f003 0301 	and.w	r3, r3, #1
 80097a0:	2b00      	cmp	r3, #0
 80097a2:	d031      	beq.n	8009808 <I2C_Slave_ISR_IT+0x1f4>
 80097a4:	687b      	ldr	r3, [r7, #4]
 80097a6:	085b      	lsrs	r3, r3, #1
 80097a8:	f003 0301 	and.w	r3, r3, #1
 80097ac:	2b00      	cmp	r3, #0
 80097ae:	d02b      	beq.n	8009808 <I2C_Slave_ISR_IT+0x1f4>
  {
    /* Write data to TXDR only if XferCount not reach "0" */
    /* A TXIS flag can be set, during STOP treatment      */
    /* Check if all Data have already been sent */
    /* If it is the case, this last write in TXDR is not sent, correspond to a dummy TXIS event */
    if (hi2c->XferCount > 0U)
 80097b0:	68fb      	ldr	r3, [r7, #12]
 80097b2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80097b4:	b29b      	uxth	r3, r3
 80097b6:	2b00      	cmp	r3, #0
 80097b8:	d018      	beq.n	80097ec <I2C_Slave_ISR_IT+0x1d8>
    {
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80097ba:	68fb      	ldr	r3, [r7, #12]
 80097bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80097be:	781a      	ldrb	r2, [r3, #0]
 80097c0:	68fb      	ldr	r3, [r7, #12]
 80097c2:	681b      	ldr	r3, [r3, #0]
 80097c4:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80097c6:	68fb      	ldr	r3, [r7, #12]
 80097c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80097ca:	1c5a      	adds	r2, r3, #1
 80097cc:	68fb      	ldr	r3, [r7, #12]
 80097ce:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 80097d0:	68fb      	ldr	r3, [r7, #12]
 80097d2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80097d4:	b29b      	uxth	r3, r3
 80097d6:	3b01      	subs	r3, #1
 80097d8:	b29a      	uxth	r2, r3
 80097da:	68fb      	ldr	r3, [r7, #12]
 80097dc:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80097de:	68fb      	ldr	r3, [r7, #12]
 80097e0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80097e2:	3b01      	subs	r3, #1
 80097e4:	b29a      	uxth	r2, r3
 80097e6:	68fb      	ldr	r3, [r7, #12]
 80097e8:	851a      	strh	r2, [r3, #40]	; 0x28
 80097ea:	e00d      	b.n	8009808 <I2C_Slave_ISR_IT+0x1f4>
    }
    else
    {
      if ((tmpoptions == I2C_NEXT_FRAME) || (tmpoptions == I2C_FIRST_FRAME))
 80097ec:	697b      	ldr	r3, [r7, #20]
 80097ee:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80097f2:	d002      	beq.n	80097fa <I2C_Slave_ISR_IT+0x1e6>
 80097f4:	697b      	ldr	r3, [r7, #20]
 80097f6:	2b00      	cmp	r3, #0
 80097f8:	d106      	bne.n	8009808 <I2C_Slave_ISR_IT+0x1f4>
      {
        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 80097fa:	68f8      	ldr	r0, [r7, #12]
 80097fc:	f000 fb49 	bl	8009e92 <I2C_ITSlaveSeqCplt>
 8009800:	e002      	b.n	8009808 <I2C_Slave_ISR_IT+0x1f4>
    if (hi2c->XferCount == 0U)
 8009802:	bf00      	nop
 8009804:	e000      	b.n	8009808 <I2C_Slave_ISR_IT+0x1f4>
    if ((hi2c->XferCount == 0U) && \
 8009806:	bf00      	nop
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8009808:	68fb      	ldr	r3, [r7, #12]
 800980a:	2200      	movs	r2, #0
 800980c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8009810:	2300      	movs	r3, #0
}
 8009812:	4618      	mov	r0, r3
 8009814:	3718      	adds	r7, #24
 8009816:	46bd      	mov	sp, r7
 8009818:	bd80      	pop	{r7, pc}

0800981a <I2C_Master_ISR_DMA>:
  * @param  ITFlags Interrupt flags to handle.
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Master_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags, uint32_t ITSources)
{
 800981a:	b580      	push	{r7, lr}
 800981c:	b088      	sub	sp, #32
 800981e:	af02      	add	r7, sp, #8
 8009820:	60f8      	str	r0, [r7, #12]
 8009822:	60b9      	str	r1, [r7, #8]
 8009824:	607a      	str	r2, [r7, #4]
  uint16_t devaddress;
  uint32_t xfermode;

  /* Process Locked */
  __HAL_LOCK(hi2c);
 8009826:	68fb      	ldr	r3, [r7, #12]
 8009828:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800982c:	2b01      	cmp	r3, #1
 800982e:	d101      	bne.n	8009834 <I2C_Master_ISR_DMA+0x1a>
 8009830:	2302      	movs	r3, #2
 8009832:	e0e1      	b.n	80099f8 <I2C_Master_ISR_DMA+0x1de>
 8009834:	68fb      	ldr	r3, [r7, #12]
 8009836:	2201      	movs	r2, #1
 8009838:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 800983c:	68bb      	ldr	r3, [r7, #8]
 800983e:	091b      	lsrs	r3, r3, #4
 8009840:	f003 0301 	and.w	r3, r3, #1
 8009844:	2b00      	cmp	r3, #0
 8009846:	d017      	beq.n	8009878 <I2C_Master_ISR_DMA+0x5e>
 8009848:	687b      	ldr	r3, [r7, #4]
 800984a:	091b      	lsrs	r3, r3, #4
 800984c:	f003 0301 	and.w	r3, r3, #1
 8009850:	2b00      	cmp	r3, #0
 8009852:	d011      	beq.n	8009878 <I2C_Master_ISR_DMA+0x5e>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8009854:	68fb      	ldr	r3, [r7, #12]
 8009856:	681b      	ldr	r3, [r3, #0]
 8009858:	2210      	movs	r2, #16
 800985a:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800985c:	68fb      	ldr	r3, [r7, #12]
 800985e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009860:	f043 0204 	orr.w	r2, r3, #4
 8009864:	68fb      	ldr	r3, [r7, #12]
 8009866:	645a      	str	r2, [r3, #68]	; 0x44

    /* No need to generate STOP, it is automatically done */
    /* But enable STOP interrupt, to treat it */
    /* Error callback will be send during stop flag treatment */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 8009868:	2120      	movs	r1, #32
 800986a:	68f8      	ldr	r0, [r7, #12]
 800986c:	f001 f886 	bl	800a97c <I2C_Enable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8009870:	68f8      	ldr	r0, [r7, #12]
 8009872:	f000 fe8e 	bl	800a592 <I2C_Flush_TXDR>
 8009876:	e0ba      	b.n	80099ee <I2C_Master_ISR_DMA+0x1d4>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8009878:	68bb      	ldr	r3, [r7, #8]
 800987a:	09db      	lsrs	r3, r3, #7
 800987c:	f003 0301 	and.w	r3, r3, #1
 8009880:	2b00      	cmp	r3, #0
 8009882:	d072      	beq.n	800996a <I2C_Master_ISR_DMA+0x150>
 8009884:	687b      	ldr	r3, [r7, #4]
 8009886:	099b      	lsrs	r3, r3, #6
 8009888:	f003 0301 	and.w	r3, r3, #1
 800988c:	2b00      	cmp	r3, #0
 800988e:	d06c      	beq.n	800996a <I2C_Master_ISR_DMA+0x150>
  {
    /* Disable TC interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_TCI);
 8009890:	68fb      	ldr	r3, [r7, #12]
 8009892:	681b      	ldr	r3, [r3, #0]
 8009894:	681a      	ldr	r2, [r3, #0]
 8009896:	68fb      	ldr	r3, [r7, #12]
 8009898:	681b      	ldr	r3, [r3, #0]
 800989a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800989e:	601a      	str	r2, [r3, #0]

    if (hi2c->XferCount != 0U)
 80098a0:	68fb      	ldr	r3, [r7, #12]
 80098a2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80098a4:	b29b      	uxth	r3, r3
 80098a6:	2b00      	cmp	r3, #0
 80098a8:	d04e      	beq.n	8009948 <I2C_Master_ISR_DMA+0x12e>
    {
      /* Recover Slave address */
      devaddress = (uint16_t)(hi2c->Instance->CR2 & I2C_CR2_SADD);
 80098aa:	68fb      	ldr	r3, [r7, #12]
 80098ac:	681b      	ldr	r3, [r3, #0]
 80098ae:	685b      	ldr	r3, [r3, #4]
 80098b0:	b29b      	uxth	r3, r3
 80098b2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80098b6:	827b      	strh	r3, [r7, #18]

      /* Prepare the new XferSize to transfer */
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80098b8:	68fb      	ldr	r3, [r7, #12]
 80098ba:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80098bc:	b29b      	uxth	r3, r3
 80098be:	2bff      	cmp	r3, #255	; 0xff
 80098c0:	d906      	bls.n	80098d0 <I2C_Master_ISR_DMA+0xb6>
      {
        hi2c->XferSize = MAX_NBYTE_SIZE;
 80098c2:	68fb      	ldr	r3, [r7, #12]
 80098c4:	22ff      	movs	r2, #255	; 0xff
 80098c6:	851a      	strh	r2, [r3, #40]	; 0x28
        xfermode = I2C_RELOAD_MODE;
 80098c8:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80098cc:	617b      	str	r3, [r7, #20]
 80098ce:	e010      	b.n	80098f2 <I2C_Master_ISR_DMA+0xd8>
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 80098d0:	68fb      	ldr	r3, [r7, #12]
 80098d2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80098d4:	b29a      	uxth	r2, r3
 80098d6:	68fb      	ldr	r3, [r7, #12]
 80098d8:	851a      	strh	r2, [r3, #40]	; 0x28
        if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 80098da:	68fb      	ldr	r3, [r7, #12]
 80098dc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80098de:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80098e2:	d003      	beq.n	80098ec <I2C_Master_ISR_DMA+0xd2>
        {
          xfermode = hi2c->XferOptions;
 80098e4:	68fb      	ldr	r3, [r7, #12]
 80098e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80098e8:	617b      	str	r3, [r7, #20]
 80098ea:	e002      	b.n	80098f2 <I2C_Master_ISR_DMA+0xd8>
        }
        else
        {
          xfermode = I2C_AUTOEND_MODE;
 80098ec:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80098f0:	617b      	str	r3, [r7, #20]
        }
      }

      /* Set the new XferSize in Nbytes register */
      I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize, xfermode, I2C_NO_STARTSTOP);
 80098f2:	68fb      	ldr	r3, [r7, #12]
 80098f4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80098f6:	b2da      	uxtb	r2, r3
 80098f8:	8a79      	ldrh	r1, [r7, #18]
 80098fa:	2300      	movs	r3, #0
 80098fc:	9300      	str	r3, [sp, #0]
 80098fe:	697b      	ldr	r3, [r7, #20]
 8009900:	68f8      	ldr	r0, [r7, #12]
 8009902:	f001 f80d 	bl	800a920 <I2C_TransferConfig>

      /* Update XferCount value */
      hi2c->XferCount -= hi2c->XferSize;
 8009906:	68fb      	ldr	r3, [r7, #12]
 8009908:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800990a:	b29a      	uxth	r2, r3
 800990c:	68fb      	ldr	r3, [r7, #12]
 800990e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009910:	1ad3      	subs	r3, r2, r3
 8009912:	b29a      	uxth	r2, r3
 8009914:	68fb      	ldr	r3, [r7, #12]
 8009916:	855a      	strh	r2, [r3, #42]	; 0x2a

      /* Enable DMA Request */
      if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8009918:	68fb      	ldr	r3, [r7, #12]
 800991a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800991e:	b2db      	uxtb	r3, r3
 8009920:	2b22      	cmp	r3, #34	; 0x22
 8009922:	d108      	bne.n	8009936 <I2C_Master_ISR_DMA+0x11c>
      {
        hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 8009924:	68fb      	ldr	r3, [r7, #12]
 8009926:	681b      	ldr	r3, [r3, #0]
 8009928:	681a      	ldr	r2, [r3, #0]
 800992a:	68fb      	ldr	r3, [r7, #12]
 800992c:	681b      	ldr	r3, [r3, #0]
 800992e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8009932:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 8009934:	e05b      	b.n	80099ee <I2C_Master_ISR_DMA+0x1d4>
      }
      else
      {
        hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 8009936:	68fb      	ldr	r3, [r7, #12]
 8009938:	681b      	ldr	r3, [r3, #0]
 800993a:	681a      	ldr	r2, [r3, #0]
 800993c:	68fb      	ldr	r3, [r7, #12]
 800993e:	681b      	ldr	r3, [r3, #0]
 8009940:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8009944:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 8009946:	e052      	b.n	80099ee <I2C_Master_ISR_DMA+0x1d4>
      }
    }
    else
    {
      /* Call TxCpltCallback() if no stop mode is set */
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 8009948:	68fb      	ldr	r3, [r7, #12]
 800994a:	681b      	ldr	r3, [r3, #0]
 800994c:	685b      	ldr	r3, [r3, #4]
 800994e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009952:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8009956:	d003      	beq.n	8009960 <I2C_Master_ISR_DMA+0x146>
      {
        /* Call I2C Master Sequential complete process */
        I2C_ITMasterSeqCplt(hi2c);
 8009958:	68f8      	ldr	r0, [r7, #12]
 800995a:	f000 fa5d 	bl	8009e18 <I2C_ITMasterSeqCplt>
    if (hi2c->XferCount != 0U)
 800995e:	e046      	b.n	80099ee <I2C_Master_ISR_DMA+0x1d4>
      }
      else
      {
        /* Wrong size Status regarding TCR flag event */
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 8009960:	2140      	movs	r1, #64	; 0x40
 8009962:	68f8      	ldr	r0, [r7, #12]
 8009964:	f000 fd1e 	bl	800a3a4 <I2C_ITError>
    if (hi2c->XferCount != 0U)
 8009968:	e041      	b.n	80099ee <I2C_Master_ISR_DMA+0x1d4>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 800996a:	68bb      	ldr	r3, [r7, #8]
 800996c:	099b      	lsrs	r3, r3, #6
 800996e:	f003 0301 	and.w	r3, r3, #1
 8009972:	2b00      	cmp	r3, #0
 8009974:	d029      	beq.n	80099ca <I2C_Master_ISR_DMA+0x1b0>
 8009976:	687b      	ldr	r3, [r7, #4]
 8009978:	099b      	lsrs	r3, r3, #6
 800997a:	f003 0301 	and.w	r3, r3, #1
 800997e:	2b00      	cmp	r3, #0
 8009980:	d023      	beq.n	80099ca <I2C_Master_ISR_DMA+0x1b0>
  {
    if (hi2c->XferCount == 0U)
 8009982:	68fb      	ldr	r3, [r7, #12]
 8009984:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009986:	b29b      	uxth	r3, r3
 8009988:	2b00      	cmp	r3, #0
 800998a:	d119      	bne.n	80099c0 <I2C_Master_ISR_DMA+0x1a6>
    {
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 800998c:	68fb      	ldr	r3, [r7, #12]
 800998e:	681b      	ldr	r3, [r3, #0]
 8009990:	685b      	ldr	r3, [r3, #4]
 8009992:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009996:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800999a:	d027      	beq.n	80099ec <I2C_Master_ISR_DMA+0x1d2>
      {
        /* Generate a stop condition in case of no transfer option */
        if (hi2c->XferOptions == I2C_NO_OPTION_FRAME)
 800999c:	68fb      	ldr	r3, [r7, #12]
 800999e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80099a0:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80099a4:	d108      	bne.n	80099b8 <I2C_Master_ISR_DMA+0x19e>
        {
          /* Generate Stop */
          hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80099a6:	68fb      	ldr	r3, [r7, #12]
 80099a8:	681b      	ldr	r3, [r3, #0]
 80099aa:	685a      	ldr	r2, [r3, #4]
 80099ac:	68fb      	ldr	r3, [r7, #12]
 80099ae:	681b      	ldr	r3, [r3, #0]
 80099b0:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80099b4:	605a      	str	r2, [r3, #4]
    if (hi2c->XferCount == 0U)
 80099b6:	e019      	b.n	80099ec <I2C_Master_ISR_DMA+0x1d2>
        }
        else
        {
          /* Call I2C Master Sequential complete process */
          I2C_ITMasterSeqCplt(hi2c);
 80099b8:	68f8      	ldr	r0, [r7, #12]
 80099ba:	f000 fa2d 	bl	8009e18 <I2C_ITMasterSeqCplt>
    if (hi2c->XferCount == 0U)
 80099be:	e015      	b.n	80099ec <I2C_Master_ISR_DMA+0x1d2>
    }
    else
    {
      /* Wrong size Status regarding TC flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 80099c0:	2140      	movs	r1, #64	; 0x40
 80099c2:	68f8      	ldr	r0, [r7, #12]
 80099c4:	f000 fcee 	bl	800a3a4 <I2C_ITError>
    if (hi2c->XferCount == 0U)
 80099c8:	e010      	b.n	80099ec <I2C_Master_ISR_DMA+0x1d2>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 80099ca:	68bb      	ldr	r3, [r7, #8]
 80099cc:	095b      	lsrs	r3, r3, #5
 80099ce:	f003 0301 	and.w	r3, r3, #1
 80099d2:	2b00      	cmp	r3, #0
 80099d4:	d00b      	beq.n	80099ee <I2C_Master_ISR_DMA+0x1d4>
 80099d6:	687b      	ldr	r3, [r7, #4]
 80099d8:	095b      	lsrs	r3, r3, #5
 80099da:	f003 0301 	and.w	r3, r3, #1
 80099de:	2b00      	cmp	r3, #0
 80099e0:	d005      	beq.n	80099ee <I2C_Master_ISR_DMA+0x1d4>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, ITFlags);
 80099e2:	68b9      	ldr	r1, [r7, #8]
 80099e4:	68f8      	ldr	r0, [r7, #12]
 80099e6:	f000 fab3 	bl	8009f50 <I2C_ITMasterCplt>
 80099ea:	e000      	b.n	80099ee <I2C_Master_ISR_DMA+0x1d4>
    if (hi2c->XferCount == 0U)
 80099ec:	bf00      	nop
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 80099ee:	68fb      	ldr	r3, [r7, #12]
 80099f0:	2200      	movs	r2, #0
 80099f2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 80099f6:	2300      	movs	r3, #0
}
 80099f8:	4618      	mov	r0, r3
 80099fa:	3718      	adds	r7, #24
 80099fc:	46bd      	mov	sp, r7
 80099fe:	bd80      	pop	{r7, pc}

08009a00 <I2C_Slave_ISR_DMA>:
  * @param  ITFlags Interrupt flags to handle.
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags, uint32_t ITSources)
{
 8009a00:	b580      	push	{r7, lr}
 8009a02:	b088      	sub	sp, #32
 8009a04:	af00      	add	r7, sp, #0
 8009a06:	60f8      	str	r0, [r7, #12]
 8009a08:	60b9      	str	r1, [r7, #8]
 8009a0a:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 8009a0c:	68fb      	ldr	r3, [r7, #12]
 8009a0e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009a10:	61bb      	str	r3, [r7, #24]
  uint32_t treatdmanack = 0U;
 8009a12:	2300      	movs	r3, #0
 8009a14:	61fb      	str	r3, [r7, #28]
  HAL_I2C_StateTypeDef tmpstate;

  /* Process locked */
  __HAL_LOCK(hi2c);
 8009a16:	68fb      	ldr	r3, [r7, #12]
 8009a18:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8009a1c:	2b01      	cmp	r3, #1
 8009a1e:	d101      	bne.n	8009a24 <I2C_Slave_ISR_DMA+0x24>
 8009a20:	2302      	movs	r3, #2
 8009a22:	e0c9      	b.n	8009bb8 <I2C_Slave_ISR_DMA+0x1b8>
 8009a24:	68fb      	ldr	r3, [r7, #12]
 8009a26:	2201      	movs	r2, #1
 8009a28:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8009a2c:	68bb      	ldr	r3, [r7, #8]
 8009a2e:	095b      	lsrs	r3, r3, #5
 8009a30:	f003 0301 	and.w	r3, r3, #1
 8009a34:	2b00      	cmp	r3, #0
 8009a36:	d009      	beq.n	8009a4c <I2C_Slave_ISR_DMA+0x4c>
 8009a38:	687b      	ldr	r3, [r7, #4]
 8009a3a:	095b      	lsrs	r3, r3, #5
 8009a3c:	f003 0301 	and.w	r3, r3, #1
 8009a40:	2b00      	cmp	r3, #0
 8009a42:	d003      	beq.n	8009a4c <I2C_Slave_ISR_DMA+0x4c>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, ITFlags);
 8009a44:	68b9      	ldr	r1, [r7, #8]
 8009a46:	68f8      	ldr	r0, [r7, #12]
 8009a48:	f000 fb4c 	bl	800a0e4 <I2C_ITSlaveCplt>
  }

  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8009a4c:	68bb      	ldr	r3, [r7, #8]
 8009a4e:	091b      	lsrs	r3, r3, #4
 8009a50:	f003 0301 	and.w	r3, r3, #1
 8009a54:	2b00      	cmp	r3, #0
 8009a56:	f000 809a 	beq.w	8009b8e <I2C_Slave_ISR_DMA+0x18e>
 8009a5a:	687b      	ldr	r3, [r7, #4]
 8009a5c:	091b      	lsrs	r3, r3, #4
 8009a5e:	f003 0301 	and.w	r3, r3, #1
 8009a62:	2b00      	cmp	r3, #0
 8009a64:	f000 8093 	beq.w	8009b8e <I2C_Slave_ISR_DMA+0x18e>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0 */
    /* So clear Flag NACKF only */
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 8009a68:	687b      	ldr	r3, [r7, #4]
 8009a6a:	0b9b      	lsrs	r3, r3, #14
 8009a6c:	f003 0301 	and.w	r3, r3, #1
 8009a70:	2b00      	cmp	r3, #0
 8009a72:	d105      	bne.n	8009a80 <I2C_Slave_ISR_DMA+0x80>
        (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_RXDMAEN) != RESET))
 8009a74:	687b      	ldr	r3, [r7, #4]
 8009a76:	0bdb      	lsrs	r3, r3, #15
 8009a78:	f003 0301 	and.w	r3, r3, #1
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 8009a7c:	2b00      	cmp	r3, #0
 8009a7e:	d07f      	beq.n	8009b80 <I2C_Slave_ISR_DMA+0x180>
    {
      /* Split check of hdmarx, for MISRA compliance */
      if (hi2c->hdmarx != NULL)
 8009a80:	68fb      	ldr	r3, [r7, #12]
 8009a82:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009a84:	2b00      	cmp	r3, #0
 8009a86:	d00d      	beq.n	8009aa4 <I2C_Slave_ISR_DMA+0xa4>
      {
        if (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_RXDMAEN) != RESET)
 8009a88:	687b      	ldr	r3, [r7, #4]
 8009a8a:	0bdb      	lsrs	r3, r3, #15
 8009a8c:	f003 0301 	and.w	r3, r3, #1
 8009a90:	2b00      	cmp	r3, #0
 8009a92:	d007      	beq.n	8009aa4 <I2C_Slave_ISR_DMA+0xa4>
        {
          if (__HAL_DMA_GET_COUNTER(hi2c->hdmarx) == 0U)
 8009a94:	68fb      	ldr	r3, [r7, #12]
 8009a96:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009a98:	681b      	ldr	r3, [r3, #0]
 8009a9a:	685b      	ldr	r3, [r3, #4]
 8009a9c:	2b00      	cmp	r3, #0
 8009a9e:	d101      	bne.n	8009aa4 <I2C_Slave_ISR_DMA+0xa4>
          {
            treatdmanack = 1U;
 8009aa0:	2301      	movs	r3, #1
 8009aa2:	61fb      	str	r3, [r7, #28]
          }
        }
      }

      /* Split check of hdmatx, for MISRA compliance  */
      if (hi2c->hdmatx != NULL)
 8009aa4:	68fb      	ldr	r3, [r7, #12]
 8009aa6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009aa8:	2b00      	cmp	r3, #0
 8009aaa:	d00d      	beq.n	8009ac8 <I2C_Slave_ISR_DMA+0xc8>
      {
        if (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET)
 8009aac:	687b      	ldr	r3, [r7, #4]
 8009aae:	0b9b      	lsrs	r3, r3, #14
 8009ab0:	f003 0301 	and.w	r3, r3, #1
 8009ab4:	2b00      	cmp	r3, #0
 8009ab6:	d007      	beq.n	8009ac8 <I2C_Slave_ISR_DMA+0xc8>
        {
          if (__HAL_DMA_GET_COUNTER(hi2c->hdmatx) == 0U)
 8009ab8:	68fb      	ldr	r3, [r7, #12]
 8009aba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009abc:	681b      	ldr	r3, [r3, #0]
 8009abe:	685b      	ldr	r3, [r3, #4]
 8009ac0:	2b00      	cmp	r3, #0
 8009ac2:	d101      	bne.n	8009ac8 <I2C_Slave_ISR_DMA+0xc8>
          {
            treatdmanack = 1U;
 8009ac4:	2301      	movs	r3, #1
 8009ac6:	61fb      	str	r3, [r7, #28]
          }
        }
      }

      if (treatdmanack == 1U)
 8009ac8:	69fb      	ldr	r3, [r7, #28]
 8009aca:	2b01      	cmp	r3, #1
 8009acc:	d128      	bne.n	8009b20 <I2C_Slave_ISR_DMA+0x120>
      {
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for Warning[Pa134]: left and right operands are identical */
        if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 8009ace:	68fb      	ldr	r3, [r7, #12]
 8009ad0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8009ad4:	b2db      	uxtb	r3, r3
 8009ad6:	2b28      	cmp	r3, #40	; 0x28
 8009ad8:	d108      	bne.n	8009aec <I2C_Slave_ISR_DMA+0xec>
 8009ada:	69bb      	ldr	r3, [r7, #24]
 8009adc:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8009ae0:	d104      	bne.n	8009aec <I2C_Slave_ISR_DMA+0xec>
        {
          /* Call I2C Listen complete process */
          I2C_ITListenCplt(hi2c, ITFlags);
 8009ae2:	68b9      	ldr	r1, [r7, #8]
 8009ae4:	68f8      	ldr	r0, [r7, #12]
 8009ae6:	f000 fc07 	bl	800a2f8 <I2C_ITListenCplt>
 8009aea:	e048      	b.n	8009b7e <I2C_Slave_ISR_DMA+0x17e>
        }
        else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 8009aec:	68fb      	ldr	r3, [r7, #12]
 8009aee:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8009af2:	b2db      	uxtb	r3, r3
 8009af4:	2b29      	cmp	r3, #41	; 0x29
 8009af6:	d10e      	bne.n	8009b16 <I2C_Slave_ISR_DMA+0x116>
 8009af8:	69bb      	ldr	r3, [r7, #24]
 8009afa:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8009afe:	d00a      	beq.n	8009b16 <I2C_Slave_ISR_DMA+0x116>
        {
          /* Clear NACK Flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8009b00:	68fb      	ldr	r3, [r7, #12]
 8009b02:	681b      	ldr	r3, [r3, #0]
 8009b04:	2210      	movs	r2, #16
 8009b06:	61da      	str	r2, [r3, #28]

          /* Flush TX register */
          I2C_Flush_TXDR(hi2c);
 8009b08:	68f8      	ldr	r0, [r7, #12]
 8009b0a:	f000 fd42 	bl	800a592 <I2C_Flush_TXDR>

          /* Last Byte is Transmitted */
          /* Call I2C Slave Sequential complete process */
          I2C_ITSlaveSeqCplt(hi2c);
 8009b0e:	68f8      	ldr	r0, [r7, #12]
 8009b10:	f000 f9bf 	bl	8009e92 <I2C_ITSlaveSeqCplt>
 8009b14:	e033      	b.n	8009b7e <I2C_Slave_ISR_DMA+0x17e>
        }
        else
        {
          /* Clear NACK Flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8009b16:	68fb      	ldr	r3, [r7, #12]
 8009b18:	681b      	ldr	r3, [r3, #0]
 8009b1a:	2210      	movs	r2, #16
 8009b1c:	61da      	str	r2, [r3, #28]
      if (treatdmanack == 1U)
 8009b1e:	e034      	b.n	8009b8a <I2C_Slave_ISR_DMA+0x18a>
      }
      else
      {
        /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8009b20:	68fb      	ldr	r3, [r7, #12]
 8009b22:	681b      	ldr	r3, [r3, #0]
 8009b24:	2210      	movs	r2, #16
 8009b26:	61da      	str	r2, [r3, #28]

        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8009b28:	68fb      	ldr	r3, [r7, #12]
 8009b2a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009b2c:	f043 0204 	orr.w	r2, r3, #4
 8009b30:	68fb      	ldr	r3, [r7, #12]
 8009b32:	645a      	str	r2, [r3, #68]	; 0x44

        /* Store current hi2c->State, solve MISRA2012-Rule-13.5 */
        tmpstate = hi2c->State;
 8009b34:	68fb      	ldr	r3, [r7, #12]
 8009b36:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8009b3a:	75fb      	strb	r3, [r7, #23]

        if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 8009b3c:	69bb      	ldr	r3, [r7, #24]
 8009b3e:	2b00      	cmp	r3, #0
 8009b40:	d003      	beq.n	8009b4a <I2C_Slave_ISR_DMA+0x14a>
 8009b42:	69bb      	ldr	r3, [r7, #24]
 8009b44:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8009b48:	d11f      	bne.n	8009b8a <I2C_Slave_ISR_DMA+0x18a>
        {
          if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8009b4a:	7dfb      	ldrb	r3, [r7, #23]
 8009b4c:	2b21      	cmp	r3, #33	; 0x21
 8009b4e:	d002      	beq.n	8009b56 <I2C_Slave_ISR_DMA+0x156>
 8009b50:	7dfb      	ldrb	r3, [r7, #23]
 8009b52:	2b29      	cmp	r3, #41	; 0x29
 8009b54:	d103      	bne.n	8009b5e <I2C_Slave_ISR_DMA+0x15e>
          {
            hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8009b56:	68fb      	ldr	r3, [r7, #12]
 8009b58:	2221      	movs	r2, #33	; 0x21
 8009b5a:	631a      	str	r2, [r3, #48]	; 0x30
 8009b5c:	e008      	b.n	8009b70 <I2C_Slave_ISR_DMA+0x170>
          }
          else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8009b5e:	7dfb      	ldrb	r3, [r7, #23]
 8009b60:	2b22      	cmp	r3, #34	; 0x22
 8009b62:	d002      	beq.n	8009b6a <I2C_Slave_ISR_DMA+0x16a>
 8009b64:	7dfb      	ldrb	r3, [r7, #23]
 8009b66:	2b2a      	cmp	r3, #42	; 0x2a
 8009b68:	d102      	bne.n	8009b70 <I2C_Slave_ISR_DMA+0x170>
          {
            hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8009b6a:	68fb      	ldr	r3, [r7, #12]
 8009b6c:	2222      	movs	r2, #34	; 0x22
 8009b6e:	631a      	str	r2, [r3, #48]	; 0x30
          {
            /* Do nothing */
          }

          /* Call the corresponding callback to inform upper layer of End of Transfer */
          I2C_ITError(hi2c, hi2c->ErrorCode);
 8009b70:	68fb      	ldr	r3, [r7, #12]
 8009b72:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009b74:	4619      	mov	r1, r3
 8009b76:	68f8      	ldr	r0, [r7, #12]
 8009b78:	f000 fc14 	bl	800a3a4 <I2C_ITError>
      if (treatdmanack == 1U)
 8009b7c:	e005      	b.n	8009b8a <I2C_Slave_ISR_DMA+0x18a>
 8009b7e:	e004      	b.n	8009b8a <I2C_Slave_ISR_DMA+0x18a>
      }
    }
    else
    {
      /* Only Clear NACK Flag, no DMA treatment is pending */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8009b80:	68fb      	ldr	r3, [r7, #12]
 8009b82:	681b      	ldr	r3, [r3, #0]
 8009b84:	2210      	movs	r2, #16
 8009b86:	61da      	str	r2, [r3, #28]
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 8009b88:	e011      	b.n	8009bae <I2C_Slave_ISR_DMA+0x1ae>
      if (treatdmanack == 1U)
 8009b8a:	bf00      	nop
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 8009b8c:	e00f      	b.n	8009bae <I2C_Slave_ISR_DMA+0x1ae>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 8009b8e:	68bb      	ldr	r3, [r7, #8]
 8009b90:	08db      	lsrs	r3, r3, #3
 8009b92:	f003 0301 	and.w	r3, r3, #1
 8009b96:	2b00      	cmp	r3, #0
 8009b98:	d009      	beq.n	8009bae <I2C_Slave_ISR_DMA+0x1ae>
 8009b9a:	687b      	ldr	r3, [r7, #4]
 8009b9c:	08db      	lsrs	r3, r3, #3
 8009b9e:	f003 0301 	and.w	r3, r3, #1
 8009ba2:	2b00      	cmp	r3, #0
 8009ba4:	d003      	beq.n	8009bae <I2C_Slave_ISR_DMA+0x1ae>
  {
    I2C_ITAddrCplt(hi2c, ITFlags);
 8009ba6:	68b9      	ldr	r1, [r7, #8]
 8009ba8:	68f8      	ldr	r0, [r7, #12]
 8009baa:	f000 f8b1 	bl	8009d10 <I2C_ITAddrCplt>
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8009bae:	68fb      	ldr	r3, [r7, #12]
 8009bb0:	2200      	movs	r2, #0
 8009bb2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8009bb6:	2300      	movs	r3, #0
}
 8009bb8:	4618      	mov	r0, r3
 8009bba:	3720      	adds	r7, #32
 8009bbc:	46bd      	mov	sp, r7
 8009bbe:	bd80      	pop	{r7, pc}

08009bc0 <I2C_RequestMemoryWrite>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                                uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8009bc0:	b580      	push	{r7, lr}
 8009bc2:	b086      	sub	sp, #24
 8009bc4:	af02      	add	r7, sp, #8
 8009bc6:	60f8      	str	r0, [r7, #12]
 8009bc8:	4608      	mov	r0, r1
 8009bca:	4611      	mov	r1, r2
 8009bcc:	461a      	mov	r2, r3
 8009bce:	4603      	mov	r3, r0
 8009bd0:	817b      	strh	r3, [r7, #10]
 8009bd2:	460b      	mov	r3, r1
 8009bd4:	813b      	strh	r3, [r7, #8]
 8009bd6:	4613      	mov	r3, r2
 8009bd8:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8009bda:	88fb      	ldrh	r3, [r7, #6]
 8009bdc:	b2da      	uxtb	r2, r3
 8009bde:	8979      	ldrh	r1, [r7, #10]
 8009be0:	4b20      	ldr	r3, [pc, #128]	; (8009c64 <I2C_RequestMemoryWrite+0xa4>)
 8009be2:	9300      	str	r3, [sp, #0]
 8009be4:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8009be8:	68f8      	ldr	r0, [r7, #12]
 8009bea:	f000 fe99 	bl	800a920 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8009bee:	69fa      	ldr	r2, [r7, #28]
 8009bf0:	69b9      	ldr	r1, [r7, #24]
 8009bf2:	68f8      	ldr	r0, [r7, #12]
 8009bf4:	f000 fdb1 	bl	800a75a <I2C_WaitOnTXISFlagUntilTimeout>
 8009bf8:	4603      	mov	r3, r0
 8009bfa:	2b00      	cmp	r3, #0
 8009bfc:	d001      	beq.n	8009c02 <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 8009bfe:	2301      	movs	r3, #1
 8009c00:	e02c      	b.n	8009c5c <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8009c02:	88fb      	ldrh	r3, [r7, #6]
 8009c04:	2b01      	cmp	r3, #1
 8009c06:	d105      	bne.n	8009c14 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8009c08:	893b      	ldrh	r3, [r7, #8]
 8009c0a:	b2da      	uxtb	r2, r3
 8009c0c:	68fb      	ldr	r3, [r7, #12]
 8009c0e:	681b      	ldr	r3, [r3, #0]
 8009c10:	629a      	str	r2, [r3, #40]	; 0x28
 8009c12:	e015      	b.n	8009c40 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8009c14:	893b      	ldrh	r3, [r7, #8]
 8009c16:	0a1b      	lsrs	r3, r3, #8
 8009c18:	b29b      	uxth	r3, r3
 8009c1a:	b2da      	uxtb	r2, r3
 8009c1c:	68fb      	ldr	r3, [r7, #12]
 8009c1e:	681b      	ldr	r3, [r3, #0]
 8009c20:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8009c22:	69fa      	ldr	r2, [r7, #28]
 8009c24:	69b9      	ldr	r1, [r7, #24]
 8009c26:	68f8      	ldr	r0, [r7, #12]
 8009c28:	f000 fd97 	bl	800a75a <I2C_WaitOnTXISFlagUntilTimeout>
 8009c2c:	4603      	mov	r3, r0
 8009c2e:	2b00      	cmp	r3, #0
 8009c30:	d001      	beq.n	8009c36 <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 8009c32:	2301      	movs	r3, #1
 8009c34:	e012      	b.n	8009c5c <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8009c36:	893b      	ldrh	r3, [r7, #8]
 8009c38:	b2da      	uxtb	r2, r3
 8009c3a:	68fb      	ldr	r3, [r7, #12]
 8009c3c:	681b      	ldr	r3, [r3, #0]
 8009c3e:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8009c40:	69fb      	ldr	r3, [r7, #28]
 8009c42:	9300      	str	r3, [sp, #0]
 8009c44:	69bb      	ldr	r3, [r7, #24]
 8009c46:	2200      	movs	r2, #0
 8009c48:	2180      	movs	r1, #128	; 0x80
 8009c4a:	68f8      	ldr	r0, [r7, #12]
 8009c4c:	f000 fd45 	bl	800a6da <I2C_WaitOnFlagUntilTimeout>
 8009c50:	4603      	mov	r3, r0
 8009c52:	2b00      	cmp	r3, #0
 8009c54:	d001      	beq.n	8009c5a <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 8009c56:	2301      	movs	r3, #1
 8009c58:	e000      	b.n	8009c5c <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8009c5a:	2300      	movs	r3, #0
}
 8009c5c:	4618      	mov	r0, r3
 8009c5e:	3710      	adds	r7, #16
 8009c60:	46bd      	mov	sp, r7
 8009c62:	bd80      	pop	{r7, pc}
 8009c64:	80002000 	.word	0x80002000

08009c68 <I2C_RequestMemoryRead>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                               uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8009c68:	b580      	push	{r7, lr}
 8009c6a:	b086      	sub	sp, #24
 8009c6c:	af02      	add	r7, sp, #8
 8009c6e:	60f8      	str	r0, [r7, #12]
 8009c70:	4608      	mov	r0, r1
 8009c72:	4611      	mov	r1, r2
 8009c74:	461a      	mov	r2, r3
 8009c76:	4603      	mov	r3, r0
 8009c78:	817b      	strh	r3, [r7, #10]
 8009c7a:	460b      	mov	r3, r1
 8009c7c:	813b      	strh	r3, [r7, #8]
 8009c7e:	4613      	mov	r3, r2
 8009c80:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8009c82:	88fb      	ldrh	r3, [r7, #6]
 8009c84:	b2da      	uxtb	r2, r3
 8009c86:	8979      	ldrh	r1, [r7, #10]
 8009c88:	4b20      	ldr	r3, [pc, #128]	; (8009d0c <I2C_RequestMemoryRead+0xa4>)
 8009c8a:	9300      	str	r3, [sp, #0]
 8009c8c:	2300      	movs	r3, #0
 8009c8e:	68f8      	ldr	r0, [r7, #12]
 8009c90:	f000 fe46 	bl	800a920 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8009c94:	69fa      	ldr	r2, [r7, #28]
 8009c96:	69b9      	ldr	r1, [r7, #24]
 8009c98:	68f8      	ldr	r0, [r7, #12]
 8009c9a:	f000 fd5e 	bl	800a75a <I2C_WaitOnTXISFlagUntilTimeout>
 8009c9e:	4603      	mov	r3, r0
 8009ca0:	2b00      	cmp	r3, #0
 8009ca2:	d001      	beq.n	8009ca8 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8009ca4:	2301      	movs	r3, #1
 8009ca6:	e02c      	b.n	8009d02 <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8009ca8:	88fb      	ldrh	r3, [r7, #6]
 8009caa:	2b01      	cmp	r3, #1
 8009cac:	d105      	bne.n	8009cba <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8009cae:	893b      	ldrh	r3, [r7, #8]
 8009cb0:	b2da      	uxtb	r2, r3
 8009cb2:	68fb      	ldr	r3, [r7, #12]
 8009cb4:	681b      	ldr	r3, [r3, #0]
 8009cb6:	629a      	str	r2, [r3, #40]	; 0x28
 8009cb8:	e015      	b.n	8009ce6 <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8009cba:	893b      	ldrh	r3, [r7, #8]
 8009cbc:	0a1b      	lsrs	r3, r3, #8
 8009cbe:	b29b      	uxth	r3, r3
 8009cc0:	b2da      	uxtb	r2, r3
 8009cc2:	68fb      	ldr	r3, [r7, #12]
 8009cc4:	681b      	ldr	r3, [r3, #0]
 8009cc6:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8009cc8:	69fa      	ldr	r2, [r7, #28]
 8009cca:	69b9      	ldr	r1, [r7, #24]
 8009ccc:	68f8      	ldr	r0, [r7, #12]
 8009cce:	f000 fd44 	bl	800a75a <I2C_WaitOnTXISFlagUntilTimeout>
 8009cd2:	4603      	mov	r3, r0
 8009cd4:	2b00      	cmp	r3, #0
 8009cd6:	d001      	beq.n	8009cdc <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8009cd8:	2301      	movs	r3, #1
 8009cda:	e012      	b.n	8009d02 <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8009cdc:	893b      	ldrh	r3, [r7, #8]
 8009cde:	b2da      	uxtb	r2, r3
 8009ce0:	68fb      	ldr	r3, [r7, #12]
 8009ce2:	681b      	ldr	r3, [r3, #0]
 8009ce4:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8009ce6:	69fb      	ldr	r3, [r7, #28]
 8009ce8:	9300      	str	r3, [sp, #0]
 8009cea:	69bb      	ldr	r3, [r7, #24]
 8009cec:	2200      	movs	r2, #0
 8009cee:	2140      	movs	r1, #64	; 0x40
 8009cf0:	68f8      	ldr	r0, [r7, #12]
 8009cf2:	f000 fcf2 	bl	800a6da <I2C_WaitOnFlagUntilTimeout>
 8009cf6:	4603      	mov	r3, r0
 8009cf8:	2b00      	cmp	r3, #0
 8009cfa:	d001      	beq.n	8009d00 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8009cfc:	2301      	movs	r3, #1
 8009cfe:	e000      	b.n	8009d02 <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8009d00:	2300      	movs	r3, #0
}
 8009d02:	4618      	mov	r0, r3
 8009d04:	3710      	adds	r7, #16
 8009d06:	46bd      	mov	sp, r7
 8009d08:	bd80      	pop	{r7, pc}
 8009d0a:	bf00      	nop
 8009d0c:	80002000 	.word	0x80002000

08009d10 <I2C_ITAddrCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITAddrCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8009d10:	b580      	push	{r7, lr}
 8009d12:	b084      	sub	sp, #16
 8009d14:	af00      	add	r7, sp, #0
 8009d16:	6078      	str	r0, [r7, #4]
 8009d18:	6039      	str	r1, [r7, #0]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(ITFlags);

  /* In case of Listen state, need to inform upper layer of address match code event */
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8009d1a:	687b      	ldr	r3, [r7, #4]
 8009d1c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8009d20:	b2db      	uxtb	r3, r3
 8009d22:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8009d26:	2b28      	cmp	r3, #40	; 0x28
 8009d28:	d16a      	bne.n	8009e00 <I2C_ITAddrCplt+0xf0>
  {
    transferdirection = I2C_GET_DIR(hi2c);
 8009d2a:	687b      	ldr	r3, [r7, #4]
 8009d2c:	681b      	ldr	r3, [r3, #0]
 8009d2e:	699b      	ldr	r3, [r3, #24]
 8009d30:	0c1b      	lsrs	r3, r3, #16
 8009d32:	b2db      	uxtb	r3, r3
 8009d34:	f003 0301 	and.w	r3, r3, #1
 8009d38:	73fb      	strb	r3, [r7, #15]
    slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
 8009d3a:	687b      	ldr	r3, [r7, #4]
 8009d3c:	681b      	ldr	r3, [r3, #0]
 8009d3e:	699b      	ldr	r3, [r3, #24]
 8009d40:	0c1b      	lsrs	r3, r3, #16
 8009d42:	b29b      	uxth	r3, r3
 8009d44:	f003 03fe 	and.w	r3, r3, #254	; 0xfe
 8009d48:	81bb      	strh	r3, [r7, #12]
    ownadd1code       = I2C_GET_OWN_ADDRESS1(hi2c);
 8009d4a:	687b      	ldr	r3, [r7, #4]
 8009d4c:	681b      	ldr	r3, [r3, #0]
 8009d4e:	689b      	ldr	r3, [r3, #8]
 8009d50:	b29b      	uxth	r3, r3
 8009d52:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8009d56:	817b      	strh	r3, [r7, #10]
    ownadd2code       = I2C_GET_OWN_ADDRESS2(hi2c);
 8009d58:	687b      	ldr	r3, [r7, #4]
 8009d5a:	681b      	ldr	r3, [r3, #0]
 8009d5c:	68db      	ldr	r3, [r3, #12]
 8009d5e:	b29b      	uxth	r3, r3
 8009d60:	f003 03fe 	and.w	r3, r3, #254	; 0xfe
 8009d64:	813b      	strh	r3, [r7, #8]

    /* If 10bits addressing mode is selected */
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8009d66:	687b      	ldr	r3, [r7, #4]
 8009d68:	68db      	ldr	r3, [r3, #12]
 8009d6a:	2b02      	cmp	r3, #2
 8009d6c:	d138      	bne.n	8009de0 <I2C_ITAddrCplt+0xd0>
    {
      if ((slaveaddrcode & SlaveAddr_MSK) == ((ownadd1code >> SlaveAddr_SHIFT) & SlaveAddr_MSK))
 8009d6e:	897b      	ldrh	r3, [r7, #10]
 8009d70:	09db      	lsrs	r3, r3, #7
 8009d72:	b29a      	uxth	r2, r3
 8009d74:	89bb      	ldrh	r3, [r7, #12]
 8009d76:	4053      	eors	r3, r2
 8009d78:	b29b      	uxth	r3, r3
 8009d7a:	f003 0306 	and.w	r3, r3, #6
 8009d7e:	2b00      	cmp	r3, #0
 8009d80:	d11c      	bne.n	8009dbc <I2C_ITAddrCplt+0xac>
      {
        slaveaddrcode = ownadd1code;
 8009d82:	897b      	ldrh	r3, [r7, #10]
 8009d84:	81bb      	strh	r3, [r7, #12]
        hi2c->AddrEventCount++;
 8009d86:	687b      	ldr	r3, [r7, #4]
 8009d88:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8009d8a:	1c5a      	adds	r2, r3, #1
 8009d8c:	687b      	ldr	r3, [r7, #4]
 8009d8e:	649a      	str	r2, [r3, #72]	; 0x48
        if (hi2c->AddrEventCount == 2U)
 8009d90:	687b      	ldr	r3, [r7, #4]
 8009d92:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8009d94:	2b02      	cmp	r3, #2
 8009d96:	d13b      	bne.n	8009e10 <I2C_ITAddrCplt+0x100>
        {
          /* Reset Address Event counter */
          hi2c->AddrEventCount = 0U;
 8009d98:	687b      	ldr	r3, [r7, #4]
 8009d9a:	2200      	movs	r2, #0
 8009d9c:	649a      	str	r2, [r3, #72]	; 0x48

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8009d9e:	687b      	ldr	r3, [r7, #4]
 8009da0:	681b      	ldr	r3, [r3, #0]
 8009da2:	2208      	movs	r2, #8
 8009da4:	61da      	str	r2, [r3, #28]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8009da6:	687b      	ldr	r3, [r7, #4]
 8009da8:	2200      	movs	r2, #0
 8009daa:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
          hi2c->AddrCallback(hi2c, transferdirection, slaveaddrcode);
#else
          HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8009dae:	89ba      	ldrh	r2, [r7, #12]
 8009db0:	7bfb      	ldrb	r3, [r7, #15]
 8009db2:	4619      	mov	r1, r3
 8009db4:	6878      	ldr	r0, [r7, #4]
 8009db6:	f7ff fac5 	bl	8009344 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8009dba:	e029      	b.n	8009e10 <I2C_ITAddrCplt+0x100>
        slaveaddrcode = ownadd2code;
 8009dbc:	893b      	ldrh	r3, [r7, #8]
 8009dbe:	81bb      	strh	r3, [r7, #12]
        I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8009dc0:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8009dc4:	6878      	ldr	r0, [r7, #4]
 8009dc6:	f000 fe3d 	bl	800aa44 <I2C_Disable_IRQ>
        __HAL_UNLOCK(hi2c);
 8009dca:	687b      	ldr	r3, [r7, #4]
 8009dcc:	2200      	movs	r2, #0
 8009dce:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8009dd2:	89ba      	ldrh	r2, [r7, #12]
 8009dd4:	7bfb      	ldrb	r3, [r7, #15]
 8009dd6:	4619      	mov	r1, r3
 8009dd8:	6878      	ldr	r0, [r7, #4]
 8009dda:	f7ff fab3 	bl	8009344 <HAL_I2C_AddrCallback>
}
 8009dde:	e017      	b.n	8009e10 <I2C_ITAddrCplt+0x100>
      I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8009de0:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8009de4:	6878      	ldr	r0, [r7, #4]
 8009de6:	f000 fe2d 	bl	800aa44 <I2C_Disable_IRQ>
      __HAL_UNLOCK(hi2c);
 8009dea:	687b      	ldr	r3, [r7, #4]
 8009dec:	2200      	movs	r2, #0
 8009dee:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8009df2:	89ba      	ldrh	r2, [r7, #12]
 8009df4:	7bfb      	ldrb	r3, [r7, #15]
 8009df6:	4619      	mov	r1, r3
 8009df8:	6878      	ldr	r0, [r7, #4]
 8009dfa:	f7ff faa3 	bl	8009344 <HAL_I2C_AddrCallback>
}
 8009dfe:	e007      	b.n	8009e10 <I2C_ITAddrCplt+0x100>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8009e00:	687b      	ldr	r3, [r7, #4]
 8009e02:	681b      	ldr	r3, [r3, #0]
 8009e04:	2208      	movs	r2, #8
 8009e06:	61da      	str	r2, [r3, #28]
    __HAL_UNLOCK(hi2c);
 8009e08:	687b      	ldr	r3, [r7, #4]
 8009e0a:	2200      	movs	r2, #0
 8009e0c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
}
 8009e10:	bf00      	nop
 8009e12:	3710      	adds	r7, #16
 8009e14:	46bd      	mov	sp, r7
 8009e16:	bd80      	pop	{r7, pc}

08009e18 <I2C_ITMasterSeqCplt>:
  * @brief  I2C Master sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITMasterSeqCplt(I2C_HandleTypeDef *hi2c)
{
 8009e18:	b580      	push	{r7, lr}
 8009e1a:	b082      	sub	sp, #8
 8009e1c:	af00      	add	r7, sp, #0
 8009e1e:	6078      	str	r0, [r7, #4]
  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8009e20:	687b      	ldr	r3, [r7, #4]
 8009e22:	2200      	movs	r2, #0
 8009e24:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  /* No Generate Stop, to permit restart mode */
  /* The stop will be done at the end of transfer, when I2C_AUTOEND_MODE enable */
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8009e28:	687b      	ldr	r3, [r7, #4]
 8009e2a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8009e2e:	b2db      	uxtb	r3, r3
 8009e30:	2b21      	cmp	r3, #33	; 0x21
 8009e32:	d115      	bne.n	8009e60 <I2C_ITMasterSeqCplt+0x48>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 8009e34:	687b      	ldr	r3, [r7, #4]
 8009e36:	2220      	movs	r2, #32
 8009e38:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8009e3c:	687b      	ldr	r3, [r7, #4]
 8009e3e:	2211      	movs	r2, #17
 8009e40:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->XferISR       = NULL;
 8009e42:	687b      	ldr	r3, [r7, #4]
 8009e44:	2200      	movs	r2, #0
 8009e46:	635a      	str	r2, [r3, #52]	; 0x34

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8009e48:	2101      	movs	r1, #1
 8009e4a:	6878      	ldr	r0, [r7, #4]
 8009e4c:	f000 fdfa 	bl	800aa44 <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8009e50:	687b      	ldr	r3, [r7, #4]
 8009e52:	2200      	movs	r2, #0
 8009e54:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->MasterTxCpltCallback(hi2c);
#else
    HAL_I2C_MasterTxCpltCallback(hi2c);
 8009e58:	6878      	ldr	r0, [r7, #4]
 8009e5a:	f7ff fa4b 	bl	80092f4 <HAL_I2C_MasterTxCpltCallback>
    hi2c->MasterRxCpltCallback(hi2c);
#else
    HAL_I2C_MasterRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8009e5e:	e014      	b.n	8009e8a <I2C_ITMasterSeqCplt+0x72>
    hi2c->State         = HAL_I2C_STATE_READY;
 8009e60:	687b      	ldr	r3, [r7, #4]
 8009e62:	2220      	movs	r2, #32
 8009e64:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8009e68:	687b      	ldr	r3, [r7, #4]
 8009e6a:	2212      	movs	r2, #18
 8009e6c:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->XferISR       = NULL;
 8009e6e:	687b      	ldr	r3, [r7, #4]
 8009e70:	2200      	movs	r2, #0
 8009e72:	635a      	str	r2, [r3, #52]	; 0x34
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 8009e74:	2102      	movs	r1, #2
 8009e76:	6878      	ldr	r0, [r7, #4]
 8009e78:	f000 fde4 	bl	800aa44 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 8009e7c:	687b      	ldr	r3, [r7, #4]
 8009e7e:	2200      	movs	r2, #0
 8009e80:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_MasterRxCpltCallback(hi2c);
 8009e84:	6878      	ldr	r0, [r7, #4]
 8009e86:	f7ff fa3f 	bl	8009308 <HAL_I2C_MasterRxCpltCallback>
}
 8009e8a:	bf00      	nop
 8009e8c:	3708      	adds	r7, #8
 8009e8e:	46bd      	mov	sp, r7
 8009e90:	bd80      	pop	{r7, pc}

08009e92 <I2C_ITSlaveSeqCplt>:
  * @brief  I2C Slave sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITSlaveSeqCplt(I2C_HandleTypeDef *hi2c)
{
 8009e92:	b580      	push	{r7, lr}
 8009e94:	b084      	sub	sp, #16
 8009e96:	af00      	add	r7, sp, #0
 8009e98:	6078      	str	r0, [r7, #4]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8009e9a:	687b      	ldr	r3, [r7, #4]
 8009e9c:	681b      	ldr	r3, [r3, #0]
 8009e9e:	681b      	ldr	r3, [r3, #0]
 8009ea0:	60fb      	str	r3, [r7, #12]

  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8009ea2:	687b      	ldr	r3, [r7, #4]
 8009ea4:	2200      	movs	r2, #0
 8009ea6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8009eaa:	68fb      	ldr	r3, [r7, #12]
 8009eac:	0b9b      	lsrs	r3, r3, #14
 8009eae:	f003 0301 	and.w	r3, r3, #1
 8009eb2:	2b00      	cmp	r3, #0
 8009eb4:	d008      	beq.n	8009ec8 <I2C_ITSlaveSeqCplt+0x36>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8009eb6:	687b      	ldr	r3, [r7, #4]
 8009eb8:	681b      	ldr	r3, [r3, #0]
 8009eba:	681a      	ldr	r2, [r3, #0]
 8009ebc:	687b      	ldr	r3, [r7, #4]
 8009ebe:	681b      	ldr	r3, [r3, #0]
 8009ec0:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8009ec4:	601a      	str	r2, [r3, #0]
 8009ec6:	e00d      	b.n	8009ee4 <I2C_ITSlaveSeqCplt+0x52>
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 8009ec8:	68fb      	ldr	r3, [r7, #12]
 8009eca:	0bdb      	lsrs	r3, r3, #15
 8009ecc:	f003 0301 	and.w	r3, r3, #1
 8009ed0:	2b00      	cmp	r3, #0
 8009ed2:	d007      	beq.n	8009ee4 <I2C_ITSlaveSeqCplt+0x52>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8009ed4:	687b      	ldr	r3, [r7, #4]
 8009ed6:	681b      	ldr	r3, [r3, #0]
 8009ed8:	681a      	ldr	r2, [r3, #0]
 8009eda:	687b      	ldr	r3, [r7, #4]
 8009edc:	681b      	ldr	r3, [r3, #0]
 8009ede:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8009ee2:	601a      	str	r2, [r3, #0]
  else
  {
    /* Do nothing */
  }

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 8009ee4:	687b      	ldr	r3, [r7, #4]
 8009ee6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8009eea:	b2db      	uxtb	r3, r3
 8009eec:	2b29      	cmp	r3, #41	; 0x29
 8009eee:	d112      	bne.n	8009f16 <I2C_ITSlaveSeqCplt+0x84>
  {
    /* Remove HAL_I2C_STATE_SLAVE_BUSY_TX, keep only HAL_I2C_STATE_LISTEN */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8009ef0:	687b      	ldr	r3, [r7, #4]
 8009ef2:	2228      	movs	r2, #40	; 0x28
 8009ef4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8009ef8:	687b      	ldr	r3, [r7, #4]
 8009efa:	2221      	movs	r2, #33	; 0x21
 8009efc:	631a      	str	r2, [r3, #48]	; 0x30

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8009efe:	2101      	movs	r1, #1
 8009f00:	6878      	ldr	r0, [r7, #4]
 8009f02:	f000 fd9f 	bl	800aa44 <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8009f06:	687b      	ldr	r3, [r7, #4]
 8009f08:	2200      	movs	r2, #0
 8009f0a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8009f0e:	6878      	ldr	r0, [r7, #4]
 8009f10:	f7ff fa04 	bl	800931c <HAL_I2C_SlaveTxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 8009f14:	e017      	b.n	8009f46 <I2C_ITSlaveSeqCplt+0xb4>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8009f16:	687b      	ldr	r3, [r7, #4]
 8009f18:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8009f1c:	b2db      	uxtb	r3, r3
 8009f1e:	2b2a      	cmp	r3, #42	; 0x2a
 8009f20:	d111      	bne.n	8009f46 <I2C_ITSlaveSeqCplt+0xb4>
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8009f22:	687b      	ldr	r3, [r7, #4]
 8009f24:	2228      	movs	r2, #40	; 0x28
 8009f26:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8009f2a:	687b      	ldr	r3, [r7, #4]
 8009f2c:	2222      	movs	r2, #34	; 0x22
 8009f2e:	631a      	str	r2, [r3, #48]	; 0x30
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 8009f30:	2102      	movs	r1, #2
 8009f32:	6878      	ldr	r0, [r7, #4]
 8009f34:	f000 fd86 	bl	800aa44 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 8009f38:	687b      	ldr	r3, [r7, #4]
 8009f3a:	2200      	movs	r2, #0
 8009f3c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 8009f40:	6878      	ldr	r0, [r7, #4]
 8009f42:	f7ff f9f5 	bl	8009330 <HAL_I2C_SlaveRxCpltCallback>
}
 8009f46:	bf00      	nop
 8009f48:	3710      	adds	r7, #16
 8009f4a:	46bd      	mov	sp, r7
 8009f4c:	bd80      	pop	{r7, pc}
	...

08009f50 <I2C_ITMasterCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITMasterCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8009f50:	b580      	push	{r7, lr}
 8009f52:	b086      	sub	sp, #24
 8009f54:	af00      	add	r7, sp, #0
 8009f56:	6078      	str	r0, [r7, #4]
 8009f58:	6039      	str	r1, [r7, #0]
  uint32_t tmperror;
  uint32_t tmpITFlags = ITFlags;
 8009f5a:	683b      	ldr	r3, [r7, #0]
 8009f5c:	617b      	str	r3, [r7, #20]
  __IO uint32_t tmpreg;

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8009f5e:	687b      	ldr	r3, [r7, #4]
 8009f60:	681b      	ldr	r3, [r3, #0]
 8009f62:	2220      	movs	r2, #32
 8009f64:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8009f66:	687b      	ldr	r3, [r7, #4]
 8009f68:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8009f6c:	b2db      	uxtb	r3, r3
 8009f6e:	2b21      	cmp	r3, #33	; 0x21
 8009f70:	d107      	bne.n	8009f82 <I2C_ITMasterCplt+0x32>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8009f72:	2101      	movs	r1, #1
 8009f74:	6878      	ldr	r0, [r7, #4]
 8009f76:	f000 fd65 	bl	800aa44 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8009f7a:	687b      	ldr	r3, [r7, #4]
 8009f7c:	2211      	movs	r2, #17
 8009f7e:	631a      	str	r2, [r3, #48]	; 0x30
 8009f80:	e00c      	b.n	8009f9c <I2C_ITMasterCplt+0x4c>
  }
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8009f82:	687b      	ldr	r3, [r7, #4]
 8009f84:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8009f88:	b2db      	uxtb	r3, r3
 8009f8a:	2b22      	cmp	r3, #34	; 0x22
 8009f8c:	d106      	bne.n	8009f9c <I2C_ITMasterCplt+0x4c>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 8009f8e:	2102      	movs	r1, #2
 8009f90:	6878      	ldr	r0, [r7, #4]
 8009f92:	f000 fd57 	bl	800aa44 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8009f96:	687b      	ldr	r3, [r7, #4]
 8009f98:	2212      	movs	r2, #18
 8009f9a:	631a      	str	r2, [r3, #48]	; 0x30
  {
    /* Do nothing */
  }

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 8009f9c:	687b      	ldr	r3, [r7, #4]
 8009f9e:	681b      	ldr	r3, [r3, #0]
 8009fa0:	6859      	ldr	r1, [r3, #4]
 8009fa2:	687b      	ldr	r3, [r7, #4]
 8009fa4:	681a      	ldr	r2, [r3, #0]
 8009fa6:	4b4d      	ldr	r3, [pc, #308]	; (800a0dc <I2C_ITMasterCplt+0x18c>)
 8009fa8:	400b      	ands	r3, r1
 8009faa:	6053      	str	r3, [r2, #4]

  /* Reset handle parameters */
  hi2c->XferISR       = NULL;
 8009fac:	687b      	ldr	r3, [r7, #4]
 8009fae:	2200      	movs	r2, #0
 8009fb0:	635a      	str	r2, [r3, #52]	; 0x34
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8009fb2:	687b      	ldr	r3, [r7, #4]
 8009fb4:	4a4a      	ldr	r2, [pc, #296]	; (800a0e0 <I2C_ITMasterCplt+0x190>)
 8009fb6:	62da      	str	r2, [r3, #44]	; 0x2c

  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET)
 8009fb8:	697b      	ldr	r3, [r7, #20]
 8009fba:	091b      	lsrs	r3, r3, #4
 8009fbc:	f003 0301 	and.w	r3, r3, #1
 8009fc0:	2b00      	cmp	r3, #0
 8009fc2:	d009      	beq.n	8009fd8 <I2C_ITMasterCplt+0x88>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8009fc4:	687b      	ldr	r3, [r7, #4]
 8009fc6:	681b      	ldr	r3, [r3, #0]
 8009fc8:	2210      	movs	r2, #16
 8009fca:	61da      	str	r2, [r3, #28]

    /* Set acknowledge error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8009fcc:	687b      	ldr	r3, [r7, #4]
 8009fce:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009fd0:	f043 0204 	orr.w	r2, r3, #4
 8009fd4:	687b      	ldr	r3, [r7, #4]
 8009fd6:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Fetch Last receive data if any */
  if ((hi2c->State == HAL_I2C_STATE_ABORT) && (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET))
 8009fd8:	687b      	ldr	r3, [r7, #4]
 8009fda:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8009fde:	b2db      	uxtb	r3, r3
 8009fe0:	2b60      	cmp	r3, #96	; 0x60
 8009fe2:	d10b      	bne.n	8009ffc <I2C_ITMasterCplt+0xac>
 8009fe4:	697b      	ldr	r3, [r7, #20]
 8009fe6:	089b      	lsrs	r3, r3, #2
 8009fe8:	f003 0301 	and.w	r3, r3, #1
 8009fec:	2b00      	cmp	r3, #0
 8009fee:	d005      	beq.n	8009ffc <I2C_ITMasterCplt+0xac>
  {
    /* Read data from RXDR */
    tmpreg = (uint8_t)hi2c->Instance->RXDR;
 8009ff0:	687b      	ldr	r3, [r7, #4]
 8009ff2:	681b      	ldr	r3, [r3, #0]
 8009ff4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009ff6:	b2db      	uxtb	r3, r3
 8009ff8:	60fb      	str	r3, [r7, #12]
    UNUSED(tmpreg);
 8009ffa:	68fb      	ldr	r3, [r7, #12]
  }

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 8009ffc:	6878      	ldr	r0, [r7, #4]
 8009ffe:	f000 fac8 	bl	800a592 <I2C_Flush_TXDR>

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 800a002:	687b      	ldr	r3, [r7, #4]
 800a004:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a006:	613b      	str	r3, [r7, #16]

  /* Call the corresponding callback to inform upper layer of End of Transfer */
  if ((hi2c->State == HAL_I2C_STATE_ABORT) || (tmperror != HAL_I2C_ERROR_NONE))
 800a008:	687b      	ldr	r3, [r7, #4]
 800a00a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800a00e:	b2db      	uxtb	r3, r3
 800a010:	2b60      	cmp	r3, #96	; 0x60
 800a012:	d002      	beq.n	800a01a <I2C_ITMasterCplt+0xca>
 800a014:	693b      	ldr	r3, [r7, #16]
 800a016:	2b00      	cmp	r3, #0
 800a018:	d006      	beq.n	800a028 <I2C_ITMasterCplt+0xd8>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 800a01a:	687b      	ldr	r3, [r7, #4]
 800a01c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a01e:	4619      	mov	r1, r3
 800a020:	6878      	ldr	r0, [r7, #4]
 800a022:	f000 f9bf 	bl	800a3a4 <I2C_ITError>
  }
  else
  {
    /* Nothing to do */
  }
}
 800a026:	e054      	b.n	800a0d2 <I2C_ITMasterCplt+0x182>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 800a028:	687b      	ldr	r3, [r7, #4]
 800a02a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800a02e:	b2db      	uxtb	r3, r3
 800a030:	2b21      	cmp	r3, #33	; 0x21
 800a032:	d124      	bne.n	800a07e <I2C_ITMasterCplt+0x12e>
    hi2c->State = HAL_I2C_STATE_READY;
 800a034:	687b      	ldr	r3, [r7, #4]
 800a036:	2220      	movs	r2, #32
 800a038:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 800a03c:	687b      	ldr	r3, [r7, #4]
 800a03e:	2200      	movs	r2, #0
 800a040:	631a      	str	r2, [r3, #48]	; 0x30
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800a042:	687b      	ldr	r3, [r7, #4]
 800a044:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800a048:	b2db      	uxtb	r3, r3
 800a04a:	2b40      	cmp	r3, #64	; 0x40
 800a04c:	d10b      	bne.n	800a066 <I2C_ITMasterCplt+0x116>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800a04e:	687b      	ldr	r3, [r7, #4]
 800a050:	2200      	movs	r2, #0
 800a052:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      __HAL_UNLOCK(hi2c);
 800a056:	687b      	ldr	r3, [r7, #4]
 800a058:	2200      	movs	r2, #0
 800a05a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      HAL_I2C_MemTxCpltCallback(hi2c);
 800a05e:	6878      	ldr	r0, [r7, #4]
 800a060:	f7ff f988 	bl	8009374 <HAL_I2C_MemTxCpltCallback>
}
 800a064:	e035      	b.n	800a0d2 <I2C_ITMasterCplt+0x182>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800a066:	687b      	ldr	r3, [r7, #4]
 800a068:	2200      	movs	r2, #0
 800a06a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      __HAL_UNLOCK(hi2c);
 800a06e:	687b      	ldr	r3, [r7, #4]
 800a070:	2200      	movs	r2, #0
 800a072:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      HAL_I2C_MasterTxCpltCallback(hi2c);
 800a076:	6878      	ldr	r0, [r7, #4]
 800a078:	f7ff f93c 	bl	80092f4 <HAL_I2C_MasterTxCpltCallback>
}
 800a07c:	e029      	b.n	800a0d2 <I2C_ITMasterCplt+0x182>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800a07e:	687b      	ldr	r3, [r7, #4]
 800a080:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800a084:	b2db      	uxtb	r3, r3
 800a086:	2b22      	cmp	r3, #34	; 0x22
 800a088:	d123      	bne.n	800a0d2 <I2C_ITMasterCplt+0x182>
    hi2c->State = HAL_I2C_STATE_READY;
 800a08a:	687b      	ldr	r3, [r7, #4]
 800a08c:	2220      	movs	r2, #32
 800a08e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 800a092:	687b      	ldr	r3, [r7, #4]
 800a094:	2200      	movs	r2, #0
 800a096:	631a      	str	r2, [r3, #48]	; 0x30
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800a098:	687b      	ldr	r3, [r7, #4]
 800a09a:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800a09e:	b2db      	uxtb	r3, r3
 800a0a0:	2b40      	cmp	r3, #64	; 0x40
 800a0a2:	d10b      	bne.n	800a0bc <I2C_ITMasterCplt+0x16c>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800a0a4:	687b      	ldr	r3, [r7, #4]
 800a0a6:	2200      	movs	r2, #0
 800a0a8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      __HAL_UNLOCK(hi2c);
 800a0ac:	687b      	ldr	r3, [r7, #4]
 800a0ae:	2200      	movs	r2, #0
 800a0b0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      HAL_I2C_MemRxCpltCallback(hi2c);
 800a0b4:	6878      	ldr	r0, [r7, #4]
 800a0b6:	f7ff f967 	bl	8009388 <HAL_I2C_MemRxCpltCallback>
}
 800a0ba:	e00a      	b.n	800a0d2 <I2C_ITMasterCplt+0x182>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800a0bc:	687b      	ldr	r3, [r7, #4]
 800a0be:	2200      	movs	r2, #0
 800a0c0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      __HAL_UNLOCK(hi2c);
 800a0c4:	687b      	ldr	r3, [r7, #4]
 800a0c6:	2200      	movs	r2, #0
 800a0c8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      HAL_I2C_MasterRxCpltCallback(hi2c);
 800a0cc:	6878      	ldr	r0, [r7, #4]
 800a0ce:	f7ff f91b 	bl	8009308 <HAL_I2C_MasterRxCpltCallback>
}
 800a0d2:	bf00      	nop
 800a0d4:	3718      	adds	r7, #24
 800a0d6:	46bd      	mov	sp, r7
 800a0d8:	bd80      	pop	{r7, pc}
 800a0da:	bf00      	nop
 800a0dc:	fe00e800 	.word	0xfe00e800
 800a0e0:	ffff0000 	.word	0xffff0000

0800a0e4 <I2C_ITSlaveCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITSlaveCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 800a0e4:	b580      	push	{r7, lr}
 800a0e6:	b086      	sub	sp, #24
 800a0e8:	af00      	add	r7, sp, #0
 800a0ea:	6078      	str	r0, [r7, #4]
 800a0ec:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 800a0ee:	687b      	ldr	r3, [r7, #4]
 800a0f0:	681b      	ldr	r3, [r3, #0]
 800a0f2:	681b      	ldr	r3, [r3, #0]
 800a0f4:	613b      	str	r3, [r7, #16]
  uint32_t tmpITFlags = ITFlags;
 800a0f6:	683b      	ldr	r3, [r7, #0]
 800a0f8:	617b      	str	r3, [r7, #20]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 800a0fa:	687b      	ldr	r3, [r7, #4]
 800a0fc:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800a100:	73fb      	strb	r3, [r7, #15]

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800a102:	687b      	ldr	r3, [r7, #4]
 800a104:	681b      	ldr	r3, [r3, #0]
 800a106:	2220      	movs	r2, #32
 800a108:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 800a10a:	7bfb      	ldrb	r3, [r7, #15]
 800a10c:	2b21      	cmp	r3, #33	; 0x21
 800a10e:	d002      	beq.n	800a116 <I2C_ITSlaveCplt+0x32>
 800a110:	7bfb      	ldrb	r3, [r7, #15]
 800a112:	2b29      	cmp	r3, #41	; 0x29
 800a114:	d108      	bne.n	800a128 <I2C_ITSlaveCplt+0x44>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT);
 800a116:	f248 0101 	movw	r1, #32769	; 0x8001
 800a11a:	6878      	ldr	r0, [r7, #4]
 800a11c:	f000 fc92 	bl	800aa44 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 800a120:	687b      	ldr	r3, [r7, #4]
 800a122:	2221      	movs	r2, #33	; 0x21
 800a124:	631a      	str	r2, [r3, #48]	; 0x30
 800a126:	e00d      	b.n	800a144 <I2C_ITSlaveCplt+0x60>
  }
  else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 800a128:	7bfb      	ldrb	r3, [r7, #15]
 800a12a:	2b22      	cmp	r3, #34	; 0x22
 800a12c:	d002      	beq.n	800a134 <I2C_ITSlaveCplt+0x50>
 800a12e:	7bfb      	ldrb	r3, [r7, #15]
 800a130:	2b2a      	cmp	r3, #42	; 0x2a
 800a132:	d107      	bne.n	800a144 <I2C_ITSlaveCplt+0x60>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT);
 800a134:	f248 0102 	movw	r1, #32770	; 0x8002
 800a138:	6878      	ldr	r0, [r7, #4]
 800a13a:	f000 fc83 	bl	800aa44 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 800a13e:	687b      	ldr	r3, [r7, #4]
 800a140:	2222      	movs	r2, #34	; 0x22
 800a142:	631a      	str	r2, [r3, #48]	; 0x30
  {
    /* Do nothing */
  }

  /* Disable Address Acknowledge */
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 800a144:	687b      	ldr	r3, [r7, #4]
 800a146:	681b      	ldr	r3, [r3, #0]
 800a148:	685a      	ldr	r2, [r3, #4]
 800a14a:	687b      	ldr	r3, [r7, #4]
 800a14c:	681b      	ldr	r3, [r3, #0]
 800a14e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800a152:	605a      	str	r2, [r3, #4]

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 800a154:	687b      	ldr	r3, [r7, #4]
 800a156:	681b      	ldr	r3, [r3, #0]
 800a158:	6859      	ldr	r1, [r3, #4]
 800a15a:	687b      	ldr	r3, [r7, #4]
 800a15c:	681a      	ldr	r2, [r3, #0]
 800a15e:	4b64      	ldr	r3, [pc, #400]	; (800a2f0 <I2C_ITSlaveCplt+0x20c>)
 800a160:	400b      	ands	r3, r1
 800a162:	6053      	str	r3, [r2, #4]

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 800a164:	6878      	ldr	r0, [r7, #4]
 800a166:	f000 fa14 	bl	800a592 <I2C_Flush_TXDR>

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 800a16a:	693b      	ldr	r3, [r7, #16]
 800a16c:	0b9b      	lsrs	r3, r3, #14
 800a16e:	f003 0301 	and.w	r3, r3, #1
 800a172:	2b00      	cmp	r3, #0
 800a174:	d013      	beq.n	800a19e <I2C_ITSlaveCplt+0xba>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 800a176:	687b      	ldr	r3, [r7, #4]
 800a178:	681b      	ldr	r3, [r3, #0]
 800a17a:	681a      	ldr	r2, [r3, #0]
 800a17c:	687b      	ldr	r3, [r7, #4]
 800a17e:	681b      	ldr	r3, [r3, #0]
 800a180:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800a184:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmatx != NULL)
 800a186:	687b      	ldr	r3, [r7, #4]
 800a188:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a18a:	2b00      	cmp	r3, #0
 800a18c:	d020      	beq.n	800a1d0 <I2C_ITSlaveCplt+0xec>
    {
      hi2c->XferCount = (uint16_t)__HAL_DMA_GET_COUNTER(hi2c->hdmatx);
 800a18e:	687b      	ldr	r3, [r7, #4]
 800a190:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a192:	681b      	ldr	r3, [r3, #0]
 800a194:	685b      	ldr	r3, [r3, #4]
 800a196:	b29a      	uxth	r2, r3
 800a198:	687b      	ldr	r3, [r7, #4]
 800a19a:	855a      	strh	r2, [r3, #42]	; 0x2a
 800a19c:	e018      	b.n	800a1d0 <I2C_ITSlaveCplt+0xec>
    }
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 800a19e:	693b      	ldr	r3, [r7, #16]
 800a1a0:	0bdb      	lsrs	r3, r3, #15
 800a1a2:	f003 0301 	and.w	r3, r3, #1
 800a1a6:	2b00      	cmp	r3, #0
 800a1a8:	d012      	beq.n	800a1d0 <I2C_ITSlaveCplt+0xec>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 800a1aa:	687b      	ldr	r3, [r7, #4]
 800a1ac:	681b      	ldr	r3, [r3, #0]
 800a1ae:	681a      	ldr	r2, [r3, #0]
 800a1b0:	687b      	ldr	r3, [r7, #4]
 800a1b2:	681b      	ldr	r3, [r3, #0]
 800a1b4:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800a1b8:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmarx != NULL)
 800a1ba:	687b      	ldr	r3, [r7, #4]
 800a1bc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a1be:	2b00      	cmp	r3, #0
 800a1c0:	d006      	beq.n	800a1d0 <I2C_ITSlaveCplt+0xec>
    {
      hi2c->XferCount = (uint16_t)__HAL_DMA_GET_COUNTER(hi2c->hdmarx);
 800a1c2:	687b      	ldr	r3, [r7, #4]
 800a1c4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a1c6:	681b      	ldr	r3, [r3, #0]
 800a1c8:	685b      	ldr	r3, [r3, #4]
 800a1ca:	b29a      	uxth	r2, r3
 800a1cc:	687b      	ldr	r3, [r7, #4]
 800a1ce:	855a      	strh	r2, [r3, #42]	; 0x2a
  {
    /* Do nothing */
  }

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET)
 800a1d0:	697b      	ldr	r3, [r7, #20]
 800a1d2:	089b      	lsrs	r3, r3, #2
 800a1d4:	f003 0301 	and.w	r3, r3, #1
 800a1d8:	2b00      	cmp	r3, #0
 800a1da:	d020      	beq.n	800a21e <I2C_ITSlaveCplt+0x13a>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 800a1dc:	697b      	ldr	r3, [r7, #20]
 800a1de:	f023 0304 	bic.w	r3, r3, #4
 800a1e2:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800a1e4:	687b      	ldr	r3, [r7, #4]
 800a1e6:	681b      	ldr	r3, [r3, #0]
 800a1e8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800a1ea:	687b      	ldr	r3, [r7, #4]
 800a1ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a1ee:	b2d2      	uxtb	r2, r2
 800a1f0:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800a1f2:	687b      	ldr	r3, [r7, #4]
 800a1f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a1f6:	1c5a      	adds	r2, r3, #1
 800a1f8:	687b      	ldr	r3, [r7, #4]
 800a1fa:	625a      	str	r2, [r3, #36]	; 0x24

    if ((hi2c->XferSize > 0U))
 800a1fc:	687b      	ldr	r3, [r7, #4]
 800a1fe:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800a200:	2b00      	cmp	r3, #0
 800a202:	d00c      	beq.n	800a21e <I2C_ITSlaveCplt+0x13a>
    {
      hi2c->XferSize--;
 800a204:	687b      	ldr	r3, [r7, #4]
 800a206:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800a208:	3b01      	subs	r3, #1
 800a20a:	b29a      	uxth	r2, r3
 800a20c:	687b      	ldr	r3, [r7, #4]
 800a20e:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 800a210:	687b      	ldr	r3, [r7, #4]
 800a212:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800a214:	b29b      	uxth	r3, r3
 800a216:	3b01      	subs	r3, #1
 800a218:	b29a      	uxth	r2, r3
 800a21a:	687b      	ldr	r3, [r7, #4]
 800a21c:	855a      	strh	r2, [r3, #42]	; 0x2a
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 800a21e:	687b      	ldr	r3, [r7, #4]
 800a220:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800a222:	b29b      	uxth	r3, r3
 800a224:	2b00      	cmp	r3, #0
 800a226:	d005      	beq.n	800a234 <I2C_ITSlaveCplt+0x150>
  {
    /* Set ErrorCode corresponding to a Non-Acknowledge */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800a228:	687b      	ldr	r3, [r7, #4]
 800a22a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a22c:	f043 0204 	orr.w	r2, r3, #4
 800a230:	687b      	ldr	r3, [r7, #4]
 800a232:	645a      	str	r2, [r3, #68]	; 0x44
  }

  hi2c->Mode = HAL_I2C_MODE_NONE;
 800a234:	687b      	ldr	r3, [r7, #4]
 800a236:	2200      	movs	r2, #0
 800a238:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  hi2c->XferISR = NULL;
 800a23c:	687b      	ldr	r3, [r7, #4]
 800a23e:	2200      	movs	r2, #0
 800a240:	635a      	str	r2, [r3, #52]	; 0x34

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 800a242:	687b      	ldr	r3, [r7, #4]
 800a244:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a246:	2b00      	cmp	r3, #0
 800a248:	d010      	beq.n	800a26c <I2C_ITSlaveCplt+0x188>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 800a24a:	687b      	ldr	r3, [r7, #4]
 800a24c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a24e:	4619      	mov	r1, r3
 800a250:	6878      	ldr	r0, [r7, #4]
 800a252:	f000 f8a7 	bl	800a3a4 <I2C_ITError>

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 800a256:	687b      	ldr	r3, [r7, #4]
 800a258:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800a25c:	b2db      	uxtb	r3, r3
 800a25e:	2b28      	cmp	r3, #40	; 0x28
 800a260:	d141      	bne.n	800a2e6 <I2C_ITSlaveCplt+0x202>
    {
      /* Call I2C Listen complete process */
      I2C_ITListenCplt(hi2c, tmpITFlags);
 800a262:	6979      	ldr	r1, [r7, #20]
 800a264:	6878      	ldr	r0, [r7, #4]
 800a266:	f000 f847 	bl	800a2f8 <I2C_ITListenCplt>
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 800a26a:	e03c      	b.n	800a2e6 <I2C_ITSlaveCplt+0x202>
  else if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 800a26c:	687b      	ldr	r3, [r7, #4]
 800a26e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a270:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800a274:	d014      	beq.n	800a2a0 <I2C_ITSlaveCplt+0x1bc>
    I2C_ITSlaveSeqCplt(hi2c);
 800a276:	6878      	ldr	r0, [r7, #4]
 800a278:	f7ff fe0b 	bl	8009e92 <I2C_ITSlaveSeqCplt>
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800a27c:	687b      	ldr	r3, [r7, #4]
 800a27e:	4a1d      	ldr	r2, [pc, #116]	; (800a2f4 <I2C_ITSlaveCplt+0x210>)
 800a280:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->State = HAL_I2C_STATE_READY;
 800a282:	687b      	ldr	r3, [r7, #4]
 800a284:	2220      	movs	r2, #32
 800a286:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 800a28a:	687b      	ldr	r3, [r7, #4]
 800a28c:	2200      	movs	r2, #0
 800a28e:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 800a290:	687b      	ldr	r3, [r7, #4]
 800a292:	2200      	movs	r2, #0
 800a294:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_ListenCpltCallback(hi2c);
 800a298:	6878      	ldr	r0, [r7, #4]
 800a29a:	f7ff f861 	bl	8009360 <HAL_I2C_ListenCpltCallback>
}
 800a29e:	e022      	b.n	800a2e6 <I2C_ITSlaveCplt+0x202>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800a2a0:	687b      	ldr	r3, [r7, #4]
 800a2a2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800a2a6:	b2db      	uxtb	r3, r3
 800a2a8:	2b22      	cmp	r3, #34	; 0x22
 800a2aa:	d10e      	bne.n	800a2ca <I2C_ITSlaveCplt+0x1e6>
    hi2c->State = HAL_I2C_STATE_READY;
 800a2ac:	687b      	ldr	r3, [r7, #4]
 800a2ae:	2220      	movs	r2, #32
 800a2b0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 800a2b4:	687b      	ldr	r3, [r7, #4]
 800a2b6:	2200      	movs	r2, #0
 800a2b8:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 800a2ba:	687b      	ldr	r3, [r7, #4]
 800a2bc:	2200      	movs	r2, #0
 800a2be:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 800a2c2:	6878      	ldr	r0, [r7, #4]
 800a2c4:	f7ff f834 	bl	8009330 <HAL_I2C_SlaveRxCpltCallback>
}
 800a2c8:	e00d      	b.n	800a2e6 <I2C_ITSlaveCplt+0x202>
    hi2c->State = HAL_I2C_STATE_READY;
 800a2ca:	687b      	ldr	r3, [r7, #4]
 800a2cc:	2220      	movs	r2, #32
 800a2ce:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 800a2d2:	687b      	ldr	r3, [r7, #4]
 800a2d4:	2200      	movs	r2, #0
 800a2d6:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 800a2d8:	687b      	ldr	r3, [r7, #4]
 800a2da:	2200      	movs	r2, #0
 800a2dc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 800a2e0:	6878      	ldr	r0, [r7, #4]
 800a2e2:	f7ff f81b 	bl	800931c <HAL_I2C_SlaveTxCpltCallback>
}
 800a2e6:	bf00      	nop
 800a2e8:	3718      	adds	r7, #24
 800a2ea:	46bd      	mov	sp, r7
 800a2ec:	bd80      	pop	{r7, pc}
 800a2ee:	bf00      	nop
 800a2f0:	fe00e800 	.word	0xfe00e800
 800a2f4:	ffff0000 	.word	0xffff0000

0800a2f8 <I2C_ITListenCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITListenCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 800a2f8:	b580      	push	{r7, lr}
 800a2fa:	b082      	sub	sp, #8
 800a2fc:	af00      	add	r7, sp, #0
 800a2fe:	6078      	str	r0, [r7, #4]
 800a300:	6039      	str	r1, [r7, #0]
  /* Reset handle parameters */
  hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800a302:	687b      	ldr	r3, [r7, #4]
 800a304:	4a26      	ldr	r2, [pc, #152]	; (800a3a0 <I2C_ITListenCplt+0xa8>)
 800a306:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2c->PreviousState = I2C_STATE_NONE;
 800a308:	687b      	ldr	r3, [r7, #4]
 800a30a:	2200      	movs	r2, #0
 800a30c:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->State = HAL_I2C_STATE_READY;
 800a30e:	687b      	ldr	r3, [r7, #4]
 800a310:	2220      	movs	r2, #32
 800a312:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800a316:	687b      	ldr	r3, [r7, #4]
 800a318:	2200      	movs	r2, #0
 800a31a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  hi2c->XferISR = NULL;
 800a31e:	687b      	ldr	r3, [r7, #4]
 800a320:	2200      	movs	r2, #0
 800a322:	635a      	str	r2, [r3, #52]	; 0x34

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(ITFlags, I2C_FLAG_RXNE) != RESET)
 800a324:	683b      	ldr	r3, [r7, #0]
 800a326:	089b      	lsrs	r3, r3, #2
 800a328:	f003 0301 	and.w	r3, r3, #1
 800a32c:	2b00      	cmp	r3, #0
 800a32e:	d022      	beq.n	800a376 <I2C_ITListenCplt+0x7e>
  {
    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800a330:	687b      	ldr	r3, [r7, #4]
 800a332:	681b      	ldr	r3, [r3, #0]
 800a334:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800a336:	687b      	ldr	r3, [r7, #4]
 800a338:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a33a:	b2d2      	uxtb	r2, r2
 800a33c:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800a33e:	687b      	ldr	r3, [r7, #4]
 800a340:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a342:	1c5a      	adds	r2, r3, #1
 800a344:	687b      	ldr	r3, [r7, #4]
 800a346:	625a      	str	r2, [r3, #36]	; 0x24

    if ((hi2c->XferSize > 0U))
 800a348:	687b      	ldr	r3, [r7, #4]
 800a34a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800a34c:	2b00      	cmp	r3, #0
 800a34e:	d012      	beq.n	800a376 <I2C_ITListenCplt+0x7e>
    {
      hi2c->XferSize--;
 800a350:	687b      	ldr	r3, [r7, #4]
 800a352:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800a354:	3b01      	subs	r3, #1
 800a356:	b29a      	uxth	r2, r3
 800a358:	687b      	ldr	r3, [r7, #4]
 800a35a:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 800a35c:	687b      	ldr	r3, [r7, #4]
 800a35e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800a360:	b29b      	uxth	r3, r3
 800a362:	3b01      	subs	r3, #1
 800a364:	b29a      	uxth	r2, r3
 800a366:	687b      	ldr	r3, [r7, #4]
 800a368:	855a      	strh	r2, [r3, #42]	; 0x2a

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800a36a:	687b      	ldr	r3, [r7, #4]
 800a36c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a36e:	f043 0204 	orr.w	r2, r3, #4
 800a372:	687b      	ldr	r3, [r7, #4]
 800a374:	645a      	str	r2, [r3, #68]	; 0x44
    }
  }

  /* Disable all Interrupts*/
  I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 800a376:	f248 0103 	movw	r1, #32771	; 0x8003
 800a37a:	6878      	ldr	r0, [r7, #4]
 800a37c:	f000 fb62 	bl	800aa44 <I2C_Disable_IRQ>

  /* Clear NACK Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800a380:	687b      	ldr	r3, [r7, #4]
 800a382:	681b      	ldr	r3, [r3, #0]
 800a384:	2210      	movs	r2, #16
 800a386:	61da      	str	r2, [r3, #28]

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 800a388:	687b      	ldr	r3, [r7, #4]
 800a38a:	2200      	movs	r2, #0
 800a38c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
  hi2c->ListenCpltCallback(hi2c);
#else
  HAL_I2C_ListenCpltCallback(hi2c);
 800a390:	6878      	ldr	r0, [r7, #4]
 800a392:	f7fe ffe5 	bl	8009360 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
}
 800a396:	bf00      	nop
 800a398:	3708      	adds	r7, #8
 800a39a:	46bd      	mov	sp, r7
 800a39c:	bd80      	pop	{r7, pc}
 800a39e:	bf00      	nop
 800a3a0:	ffff0000 	.word	0xffff0000

0800a3a4 <I2C_ITError>:
  * @param  hi2c I2C handle.
  * @param  ErrorCode Error code to handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c, uint32_t ErrorCode)
{
 800a3a4:	b580      	push	{r7, lr}
 800a3a6:	b084      	sub	sp, #16
 800a3a8:	af00      	add	r7, sp, #0
 800a3aa:	6078      	str	r0, [r7, #4]
 800a3ac:	6039      	str	r1, [r7, #0]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 800a3ae:	687b      	ldr	r3, [r7, #4]
 800a3b0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800a3b4:	73fb      	strb	r3, [r7, #15]
  uint32_t tmppreviousstate;

  /* Reset handle parameters */
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 800a3b6:	687b      	ldr	r3, [r7, #4]
 800a3b8:	2200      	movs	r2, #0
 800a3ba:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 800a3be:	687b      	ldr	r3, [r7, #4]
 800a3c0:	4a5d      	ldr	r2, [pc, #372]	; (800a538 <I2C_ITError+0x194>)
 800a3c2:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2c->XferCount     = 0U;
 800a3c4:	687b      	ldr	r3, [r7, #4]
 800a3c6:	2200      	movs	r2, #0
 800a3c8:	855a      	strh	r2, [r3, #42]	; 0x2a

  /* Set new error code */
  hi2c->ErrorCode |= ErrorCode;
 800a3ca:	687b      	ldr	r3, [r7, #4]
 800a3cc:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800a3ce:	683b      	ldr	r3, [r7, #0]
 800a3d0:	431a      	orrs	r2, r3
 800a3d2:	687b      	ldr	r3, [r7, #4]
 800a3d4:	645a      	str	r2, [r3, #68]	; 0x44

  /* Disable Interrupts */
  if ((tmpstate == HAL_I2C_STATE_LISTEN)         ||
 800a3d6:	7bfb      	ldrb	r3, [r7, #15]
 800a3d8:	2b28      	cmp	r3, #40	; 0x28
 800a3da:	d005      	beq.n	800a3e8 <I2C_ITError+0x44>
 800a3dc:	7bfb      	ldrb	r3, [r7, #15]
 800a3de:	2b29      	cmp	r3, #41	; 0x29
 800a3e0:	d002      	beq.n	800a3e8 <I2C_ITError+0x44>
      (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN) ||
 800a3e2:	7bfb      	ldrb	r3, [r7, #15]
 800a3e4:	2b2a      	cmp	r3, #42	; 0x2a
 800a3e6:	d10b      	bne.n	800a400 <I2C_ITError+0x5c>
      (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
  {
    /* Disable all interrupts, except interrupts related to LISTEN state */
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 800a3e8:	2103      	movs	r1, #3
 800a3ea:	6878      	ldr	r0, [r7, #4]
 800a3ec:	f000 fb2a 	bl	800aa44 <I2C_Disable_IRQ>

    /* keep HAL_I2C_STATE_LISTEN if set */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 800a3f0:	687b      	ldr	r3, [r7, #4]
 800a3f2:	2228      	movs	r2, #40	; 0x28
 800a3f4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->XferISR       = I2C_Slave_ISR_IT;
 800a3f8:	687b      	ldr	r3, [r7, #4]
 800a3fa:	4a50      	ldr	r2, [pc, #320]	; (800a53c <I2C_ITError+0x198>)
 800a3fc:	635a      	str	r2, [r3, #52]	; 0x34
 800a3fe:	e011      	b.n	800a424 <I2C_ITError+0x80>
  }
  else
  {
    /* Disable all interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 800a400:	f248 0103 	movw	r1, #32771	; 0x8003
 800a404:	6878      	ldr	r0, [r7, #4]
 800a406:	f000 fb1d 	bl	800aa44 <I2C_Disable_IRQ>

    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if (hi2c->State != HAL_I2C_STATE_ABORT)
 800a40a:	687b      	ldr	r3, [r7, #4]
 800a40c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800a410:	b2db      	uxtb	r3, r3
 800a412:	2b60      	cmp	r3, #96	; 0x60
 800a414:	d003      	beq.n	800a41e <I2C_ITError+0x7a>
    {
      /* Set HAL_I2C_STATE_READY */
      hi2c->State         = HAL_I2C_STATE_READY;
 800a416:	687b      	ldr	r3, [r7, #4]
 800a418:	2220      	movs	r2, #32
 800a41a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    }
    hi2c->XferISR       = NULL;
 800a41e:	687b      	ldr	r3, [r7, #4]
 800a420:	2200      	movs	r2, #0
 800a422:	635a      	str	r2, [r3, #52]	; 0x34
  }

  /* Abort DMA TX transfer if any */
  tmppreviousstate = hi2c->PreviousState;
 800a424:	687b      	ldr	r3, [r7, #4]
 800a426:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a428:	60bb      	str	r3, [r7, #8]
  if ((hi2c->hdmatx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_TX) || \
 800a42a:	687b      	ldr	r3, [r7, #4]
 800a42c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a42e:	2b00      	cmp	r3, #0
 800a430:	d039      	beq.n	800a4a6 <I2C_ITError+0x102>
 800a432:	68bb      	ldr	r3, [r7, #8]
 800a434:	2b11      	cmp	r3, #17
 800a436:	d002      	beq.n	800a43e <I2C_ITError+0x9a>
 800a438:	68bb      	ldr	r3, [r7, #8]
 800a43a:	2b21      	cmp	r3, #33	; 0x21
 800a43c:	d133      	bne.n	800a4a6 <I2C_ITError+0x102>
                                 (tmppreviousstate == I2C_STATE_SLAVE_BUSY_TX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
 800a43e:	687b      	ldr	r3, [r7, #4]
 800a440:	681b      	ldr	r3, [r3, #0]
 800a442:	681b      	ldr	r3, [r3, #0]
 800a444:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800a448:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800a44c:	d107      	bne.n	800a45e <I2C_ITError+0xba>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 800a44e:	687b      	ldr	r3, [r7, #4]
 800a450:	681b      	ldr	r3, [r3, #0]
 800a452:	681a      	ldr	r2, [r3, #0]
 800a454:	687b      	ldr	r3, [r7, #4]
 800a456:	681b      	ldr	r3, [r3, #0]
 800a458:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800a45c:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 800a45e:	687b      	ldr	r3, [r7, #4]
 800a460:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a462:	4618      	mov	r0, r3
 800a464:	f7fd fac6 	bl	80079f4 <HAL_DMA_GetState>
 800a468:	4603      	mov	r3, r0
 800a46a:	2b01      	cmp	r3, #1
 800a46c:	d017      	beq.n	800a49e <I2C_ITError+0xfa>
    {
      /* Set the I2C DMA Abort callback :
       will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 800a46e:	687b      	ldr	r3, [r7, #4]
 800a470:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a472:	4a33      	ldr	r2, [pc, #204]	; (800a540 <I2C_ITError+0x19c>)
 800a474:	639a      	str	r2, [r3, #56]	; 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800a476:	687b      	ldr	r3, [r7, #4]
 800a478:	2200      	movs	r2, #0
 800a47a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      /* Abort DMA TX */
      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 800a47e:	687b      	ldr	r3, [r7, #4]
 800a480:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a482:	4618      	mov	r0, r3
 800a484:	f7fd f9a0 	bl	80077c8 <HAL_DMA_Abort_IT>
 800a488:	4603      	mov	r3, r0
 800a48a:	2b00      	cmp	r3, #0
 800a48c:	d04d      	beq.n	800a52a <I2C_ITError+0x186>
      {
        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 800a48e:	687b      	ldr	r3, [r7, #4]
 800a490:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a492:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a494:	687a      	ldr	r2, [r7, #4]
 800a496:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800a498:	4610      	mov	r0, r2
 800a49a:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 800a49c:	e045      	b.n	800a52a <I2C_ITError+0x186>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 800a49e:	6878      	ldr	r0, [r7, #4]
 800a4a0:	f000 f850 	bl	800a544 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 800a4a4:	e041      	b.n	800a52a <I2C_ITError+0x186>
    }
  }
  /* Abort DMA RX transfer if any */
  else if ((hi2c->hdmarx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_RX) || \
 800a4a6:	687b      	ldr	r3, [r7, #4]
 800a4a8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a4aa:	2b00      	cmp	r3, #0
 800a4ac:	d039      	beq.n	800a522 <I2C_ITError+0x17e>
 800a4ae:	68bb      	ldr	r3, [r7, #8]
 800a4b0:	2b12      	cmp	r3, #18
 800a4b2:	d002      	beq.n	800a4ba <I2C_ITError+0x116>
 800a4b4:	68bb      	ldr	r3, [r7, #8]
 800a4b6:	2b22      	cmp	r3, #34	; 0x22
 800a4b8:	d133      	bne.n	800a522 <I2C_ITError+0x17e>
                                      (tmppreviousstate == I2C_STATE_SLAVE_BUSY_RX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN)
 800a4ba:	687b      	ldr	r3, [r7, #4]
 800a4bc:	681b      	ldr	r3, [r3, #0]
 800a4be:	681b      	ldr	r3, [r3, #0]
 800a4c0:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800a4c4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800a4c8:	d107      	bne.n	800a4da <I2C_ITError+0x136>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 800a4ca:	687b      	ldr	r3, [r7, #4]
 800a4cc:	681b      	ldr	r3, [r3, #0]
 800a4ce:	681a      	ldr	r2, [r3, #0]
 800a4d0:	687b      	ldr	r3, [r7, #4]
 800a4d2:	681b      	ldr	r3, [r3, #0]
 800a4d4:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800a4d8:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800a4da:	687b      	ldr	r3, [r7, #4]
 800a4dc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a4de:	4618      	mov	r0, r3
 800a4e0:	f7fd fa88 	bl	80079f4 <HAL_DMA_GetState>
 800a4e4:	4603      	mov	r3, r0
 800a4e6:	2b01      	cmp	r3, #1
 800a4e8:	d017      	beq.n	800a51a <I2C_ITError+0x176>
    {
      /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 800a4ea:	687b      	ldr	r3, [r7, #4]
 800a4ec:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a4ee:	4a14      	ldr	r2, [pc, #80]	; (800a540 <I2C_ITError+0x19c>)
 800a4f0:	639a      	str	r2, [r3, #56]	; 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800a4f2:	687b      	ldr	r3, [r7, #4]
 800a4f4:	2200      	movs	r2, #0
 800a4f6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 800a4fa:	687b      	ldr	r3, [r7, #4]
 800a4fc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a4fe:	4618      	mov	r0, r3
 800a500:	f7fd f962 	bl	80077c8 <HAL_DMA_Abort_IT>
 800a504:	4603      	mov	r3, r0
 800a506:	2b00      	cmp	r3, #0
 800a508:	d011      	beq.n	800a52e <I2C_ITError+0x18a>
      {
        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 800a50a:	687b      	ldr	r3, [r7, #4]
 800a50c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a50e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a510:	687a      	ldr	r2, [r7, #4]
 800a512:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 800a514:	4610      	mov	r0, r2
 800a516:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800a518:	e009      	b.n	800a52e <I2C_ITError+0x18a>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 800a51a:	6878      	ldr	r0, [r7, #4]
 800a51c:	f000 f812 	bl	800a544 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800a520:	e005      	b.n	800a52e <I2C_ITError+0x18a>
    }
  }
  else
  {
    I2C_TreatErrorCallback(hi2c);
 800a522:	6878      	ldr	r0, [r7, #4]
 800a524:	f000 f80e 	bl	800a544 <I2C_TreatErrorCallback>
  }
}
 800a528:	e002      	b.n	800a530 <I2C_ITError+0x18c>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 800a52a:	bf00      	nop
 800a52c:	e000      	b.n	800a530 <I2C_ITError+0x18c>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800a52e:	bf00      	nop
}
 800a530:	bf00      	nop
 800a532:	3710      	adds	r7, #16
 800a534:	46bd      	mov	sp, r7
 800a536:	bd80      	pop	{r7, pc}
 800a538:	ffff0000 	.word	0xffff0000
 800a53c:	08009615 	.word	0x08009615
 800a540:	0800a69f 	.word	0x0800a69f

0800a544 <I2C_TreatErrorCallback>:
  * @brief  I2C Error callback treatment.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_TreatErrorCallback(I2C_HandleTypeDef *hi2c)
{
 800a544:	b580      	push	{r7, lr}
 800a546:	b082      	sub	sp, #8
 800a548:	af00      	add	r7, sp, #0
 800a54a:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 800a54c:	687b      	ldr	r3, [r7, #4]
 800a54e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800a552:	b2db      	uxtb	r3, r3
 800a554:	2b60      	cmp	r3, #96	; 0x60
 800a556:	d10e      	bne.n	800a576 <I2C_TreatErrorCallback+0x32>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 800a558:	687b      	ldr	r3, [r7, #4]
 800a55a:	2220      	movs	r2, #32
 800a55c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 800a560:	687b      	ldr	r3, [r7, #4]
 800a562:	2200      	movs	r2, #0
 800a564:	631a      	str	r2, [r3, #48]	; 0x30

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800a566:	687b      	ldr	r3, [r7, #4]
 800a568:	2200      	movs	r2, #0
 800a56a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 800a56e:	6878      	ldr	r0, [r7, #4]
 800a570:	f7fe ff1e 	bl	80093b0 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 800a574:	e009      	b.n	800a58a <I2C_TreatErrorCallback+0x46>
    hi2c->PreviousState = I2C_STATE_NONE;
 800a576:	687b      	ldr	r3, [r7, #4]
 800a578:	2200      	movs	r2, #0
 800a57a:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 800a57c:	687b      	ldr	r3, [r7, #4]
 800a57e:	2200      	movs	r2, #0
 800a580:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_ErrorCallback(hi2c);
 800a584:	6878      	ldr	r0, [r7, #4]
 800a586:	f7fe ff09 	bl	800939c <HAL_I2C_ErrorCallback>
}
 800a58a:	bf00      	nop
 800a58c:	3708      	adds	r7, #8
 800a58e:	46bd      	mov	sp, r7
 800a590:	bd80      	pop	{r7, pc}

0800a592 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 800a592:	b480      	push	{r7}
 800a594:	b083      	sub	sp, #12
 800a596:	af00      	add	r7, sp, #0
 800a598:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 800a59a:	687b      	ldr	r3, [r7, #4]
 800a59c:	681b      	ldr	r3, [r3, #0]
 800a59e:	699b      	ldr	r3, [r3, #24]
 800a5a0:	f003 0302 	and.w	r3, r3, #2
 800a5a4:	2b02      	cmp	r3, #2
 800a5a6:	d103      	bne.n	800a5b0 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 800a5a8:	687b      	ldr	r3, [r7, #4]
 800a5aa:	681b      	ldr	r3, [r3, #0]
 800a5ac:	2200      	movs	r2, #0
 800a5ae:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800a5b0:	687b      	ldr	r3, [r7, #4]
 800a5b2:	681b      	ldr	r3, [r3, #0]
 800a5b4:	699b      	ldr	r3, [r3, #24]
 800a5b6:	f003 0301 	and.w	r3, r3, #1
 800a5ba:	2b01      	cmp	r3, #1
 800a5bc:	d007      	beq.n	800a5ce <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 800a5be:	687b      	ldr	r3, [r7, #4]
 800a5c0:	681b      	ldr	r3, [r3, #0]
 800a5c2:	699a      	ldr	r2, [r3, #24]
 800a5c4:	687b      	ldr	r3, [r7, #4]
 800a5c6:	681b      	ldr	r3, [r3, #0]
 800a5c8:	f042 0201 	orr.w	r2, r2, #1
 800a5cc:	619a      	str	r2, [r3, #24]
  }
}
 800a5ce:	bf00      	nop
 800a5d0:	370c      	adds	r7, #12
 800a5d2:	46bd      	mov	sp, r7
 800a5d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5d8:	4770      	bx	lr

0800a5da <I2C_DMAMasterReceiveCplt>:
  * @brief DMA I2C master receive process complete callback.
  * @param  hdma DMA handle
  * @retval None
  */
static void I2C_DMAMasterReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800a5da:	b580      	push	{r7, lr}
 800a5dc:	b084      	sub	sp, #16
 800a5de:	af00      	add	r7, sp, #0
 800a5e0:	6078      	str	r0, [r7, #4]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800a5e2:	687b      	ldr	r3, [r7, #4]
 800a5e4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a5e6:	60fb      	str	r3, [r7, #12]

  /* Disable DMA Request */
  hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 800a5e8:	68fb      	ldr	r3, [r7, #12]
 800a5ea:	681b      	ldr	r3, [r3, #0]
 800a5ec:	681a      	ldr	r2, [r3, #0]
 800a5ee:	68fb      	ldr	r3, [r7, #12]
 800a5f0:	681b      	ldr	r3, [r3, #0]
 800a5f2:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800a5f6:	601a      	str	r2, [r3, #0]

  /* If last transfer, enable STOP interrupt */
  if (hi2c->XferCount == 0U)
 800a5f8:	68fb      	ldr	r3, [r7, #12]
 800a5fa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800a5fc:	b29b      	uxth	r3, r3
 800a5fe:	2b00      	cmp	r3, #0
 800a600:	d104      	bne.n	800a60c <I2C_DMAMasterReceiveCplt+0x32>
  {
    /* Enable STOP interrupt */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 800a602:	2120      	movs	r1, #32
 800a604:	68f8      	ldr	r0, [r7, #12]
 800a606:	f000 f9b9 	bl	800a97c <I2C_Enable_IRQ>
    {
      /* Enable TC interrupts */
      I2C_Enable_IRQ(hi2c, I2C_XFER_RELOAD_IT);
    }
  }
}
 800a60a:	e02d      	b.n	800a668 <I2C_DMAMasterReceiveCplt+0x8e>
    hi2c->pBuffPtr += hi2c->XferSize;
 800a60c:	68fb      	ldr	r3, [r7, #12]
 800a60e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a610:	68fa      	ldr	r2, [r7, #12]
 800a612:	8d12      	ldrh	r2, [r2, #40]	; 0x28
 800a614:	441a      	add	r2, r3
 800a616:	68fb      	ldr	r3, [r7, #12]
 800a618:	625a      	str	r2, [r3, #36]	; 0x24
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800a61a:	68fb      	ldr	r3, [r7, #12]
 800a61c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800a61e:	b29b      	uxth	r3, r3
 800a620:	2bff      	cmp	r3, #255	; 0xff
 800a622:	d903      	bls.n	800a62c <I2C_DMAMasterReceiveCplt+0x52>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800a624:	68fb      	ldr	r3, [r7, #12]
 800a626:	22ff      	movs	r2, #255	; 0xff
 800a628:	851a      	strh	r2, [r3, #40]	; 0x28
 800a62a:	e004      	b.n	800a636 <I2C_DMAMasterReceiveCplt+0x5c>
      hi2c->XferSize = hi2c->XferCount;
 800a62c:	68fb      	ldr	r3, [r7, #12]
 800a62e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800a630:	b29a      	uxth	r2, r3
 800a632:	68fb      	ldr	r3, [r7, #12]
 800a634:	851a      	strh	r2, [r3, #40]	; 0x28
    if (HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->RXDR, (uint32_t)hi2c->pBuffPtr, hi2c->XferSize) != HAL_OK)
 800a636:	68fb      	ldr	r3, [r7, #12]
 800a638:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
 800a63a:	68fb      	ldr	r3, [r7, #12]
 800a63c:	681b      	ldr	r3, [r3, #0]
 800a63e:	3324      	adds	r3, #36	; 0x24
 800a640:	4619      	mov	r1, r3
 800a642:	68fb      	ldr	r3, [r7, #12]
 800a644:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a646:	461a      	mov	r2, r3
 800a648:	68fb      	ldr	r3, [r7, #12]
 800a64a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800a64c:	f7fc ffe8 	bl	8007620 <HAL_DMA_Start_IT>
 800a650:	4603      	mov	r3, r0
 800a652:	2b00      	cmp	r3, #0
 800a654:	d004      	beq.n	800a660 <I2C_DMAMasterReceiveCplt+0x86>
      I2C_ITError(hi2c, HAL_I2C_ERROR_DMA);
 800a656:	2110      	movs	r1, #16
 800a658:	68f8      	ldr	r0, [r7, #12]
 800a65a:	f7ff fea3 	bl	800a3a4 <I2C_ITError>
}
 800a65e:	e003      	b.n	800a668 <I2C_DMAMasterReceiveCplt+0x8e>
      I2C_Enable_IRQ(hi2c, I2C_XFER_RELOAD_IT);
 800a660:	2140      	movs	r1, #64	; 0x40
 800a662:	68f8      	ldr	r0, [r7, #12]
 800a664:	f000 f98a 	bl	800a97c <I2C_Enable_IRQ>
}
 800a668:	bf00      	nop
 800a66a:	3710      	adds	r7, #16
 800a66c:	46bd      	mov	sp, r7
 800a66e:	bd80      	pop	{r7, pc}

0800a670 <I2C_DMAError>:
  * @brief  DMA I2C communication error callback.
  * @param hdma DMA handle
  * @retval None
  */
static void I2C_DMAError(DMA_HandleTypeDef *hdma)
{
 800a670:	b580      	push	{r7, lr}
 800a672:	b084      	sub	sp, #16
 800a674:	af00      	add	r7, sp, #0
 800a676:	6078      	str	r0, [r7, #4]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800a678:	687b      	ldr	r3, [r7, #4]
 800a67a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a67c:	60fb      	str	r3, [r7, #12]

  /* Disable Acknowledge */
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 800a67e:	68fb      	ldr	r3, [r7, #12]
 800a680:	681b      	ldr	r3, [r3, #0]
 800a682:	685a      	ldr	r2, [r3, #4]
 800a684:	68fb      	ldr	r3, [r7, #12]
 800a686:	681b      	ldr	r3, [r3, #0]
 800a688:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800a68c:	605a      	str	r2, [r3, #4]

  /* Call the corresponding callback to inform upper layer of End of Transfer */
  I2C_ITError(hi2c, HAL_I2C_ERROR_DMA);
 800a68e:	2110      	movs	r1, #16
 800a690:	68f8      	ldr	r0, [r7, #12]
 800a692:	f7ff fe87 	bl	800a3a4 <I2C_ITError>
}
 800a696:	bf00      	nop
 800a698:	3710      	adds	r7, #16
 800a69a:	46bd      	mov	sp, r7
 800a69c:	bd80      	pop	{r7, pc}

0800a69e <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 800a69e:	b580      	push	{r7, lr}
 800a6a0:	b084      	sub	sp, #16
 800a6a2:	af00      	add	r7, sp, #0
 800a6a4:	6078      	str	r0, [r7, #4]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800a6a6:	687b      	ldr	r3, [r7, #4]
 800a6a8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a6aa:	60fb      	str	r3, [r7, #12]

  /* Reset AbortCpltCallback */
  if (hi2c->hdmatx != NULL)
 800a6ac:	68fb      	ldr	r3, [r7, #12]
 800a6ae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a6b0:	2b00      	cmp	r3, #0
 800a6b2:	d003      	beq.n	800a6bc <I2C_DMAAbort+0x1e>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 800a6b4:	68fb      	ldr	r3, [r7, #12]
 800a6b6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a6b8:	2200      	movs	r2, #0
 800a6ba:	639a      	str	r2, [r3, #56]	; 0x38
  }
  if (hi2c->hdmarx != NULL)
 800a6bc:	68fb      	ldr	r3, [r7, #12]
 800a6be:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a6c0:	2b00      	cmp	r3, #0
 800a6c2:	d003      	beq.n	800a6cc <I2C_DMAAbort+0x2e>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 800a6c4:	68fb      	ldr	r3, [r7, #12]
 800a6c6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a6c8:	2200      	movs	r2, #0
 800a6ca:	639a      	str	r2, [r3, #56]	; 0x38
  }

  I2C_TreatErrorCallback(hi2c);
 800a6cc:	68f8      	ldr	r0, [r7, #12]
 800a6ce:	f7ff ff39 	bl	800a544 <I2C_TreatErrorCallback>
}
 800a6d2:	bf00      	nop
 800a6d4:	3710      	adds	r7, #16
 800a6d6:	46bd      	mov	sp, r7
 800a6d8:	bd80      	pop	{r7, pc}

0800a6da <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 800a6da:	b580      	push	{r7, lr}
 800a6dc:	b084      	sub	sp, #16
 800a6de:	af00      	add	r7, sp, #0
 800a6e0:	60f8      	str	r0, [r7, #12]
 800a6e2:	60b9      	str	r1, [r7, #8]
 800a6e4:	603b      	str	r3, [r7, #0]
 800a6e6:	4613      	mov	r3, r2
 800a6e8:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800a6ea:	e022      	b.n	800a732 <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800a6ec:	683b      	ldr	r3, [r7, #0]
 800a6ee:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a6f2:	d01e      	beq.n	800a732 <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800a6f4:	f7fb fb84 	bl	8005e00 <HAL_GetTick>
 800a6f8:	4602      	mov	r2, r0
 800a6fa:	69bb      	ldr	r3, [r7, #24]
 800a6fc:	1ad3      	subs	r3, r2, r3
 800a6fe:	683a      	ldr	r2, [r7, #0]
 800a700:	429a      	cmp	r2, r3
 800a702:	d302      	bcc.n	800a70a <I2C_WaitOnFlagUntilTimeout+0x30>
 800a704:	683b      	ldr	r3, [r7, #0]
 800a706:	2b00      	cmp	r3, #0
 800a708:	d113      	bne.n	800a732 <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800a70a:	68fb      	ldr	r3, [r7, #12]
 800a70c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a70e:	f043 0220 	orr.w	r2, r3, #32
 800a712:	68fb      	ldr	r3, [r7, #12]
 800a714:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800a716:	68fb      	ldr	r3, [r7, #12]
 800a718:	2220      	movs	r2, #32
 800a71a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800a71e:	68fb      	ldr	r3, [r7, #12]
 800a720:	2200      	movs	r2, #0
 800a722:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800a726:	68fb      	ldr	r3, [r7, #12]
 800a728:	2200      	movs	r2, #0
 800a72a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 800a72e:	2301      	movs	r3, #1
 800a730:	e00f      	b.n	800a752 <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800a732:	68fb      	ldr	r3, [r7, #12]
 800a734:	681b      	ldr	r3, [r3, #0]
 800a736:	699a      	ldr	r2, [r3, #24]
 800a738:	68bb      	ldr	r3, [r7, #8]
 800a73a:	4013      	ands	r3, r2
 800a73c:	68ba      	ldr	r2, [r7, #8]
 800a73e:	429a      	cmp	r2, r3
 800a740:	bf0c      	ite	eq
 800a742:	2301      	moveq	r3, #1
 800a744:	2300      	movne	r3, #0
 800a746:	b2db      	uxtb	r3, r3
 800a748:	461a      	mov	r2, r3
 800a74a:	79fb      	ldrb	r3, [r7, #7]
 800a74c:	429a      	cmp	r2, r3
 800a74e:	d0cd      	beq.n	800a6ec <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800a750:	2300      	movs	r3, #0
}
 800a752:	4618      	mov	r0, r3
 800a754:	3710      	adds	r7, #16
 800a756:	46bd      	mov	sp, r7
 800a758:	bd80      	pop	{r7, pc}

0800a75a <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800a75a:	b580      	push	{r7, lr}
 800a75c:	b084      	sub	sp, #16
 800a75e:	af00      	add	r7, sp, #0
 800a760:	60f8      	str	r0, [r7, #12]
 800a762:	60b9      	str	r1, [r7, #8]
 800a764:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800a766:	e02c      	b.n	800a7c2 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 800a768:	687a      	ldr	r2, [r7, #4]
 800a76a:	68b9      	ldr	r1, [r7, #8]
 800a76c:	68f8      	ldr	r0, [r7, #12]
 800a76e:	f000 f871 	bl	800a854 <I2C_IsAcknowledgeFailed>
 800a772:	4603      	mov	r3, r0
 800a774:	2b00      	cmp	r3, #0
 800a776:	d001      	beq.n	800a77c <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800a778:	2301      	movs	r3, #1
 800a77a:	e02a      	b.n	800a7d2 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800a77c:	68bb      	ldr	r3, [r7, #8]
 800a77e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a782:	d01e      	beq.n	800a7c2 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800a784:	f7fb fb3c 	bl	8005e00 <HAL_GetTick>
 800a788:	4602      	mov	r2, r0
 800a78a:	687b      	ldr	r3, [r7, #4]
 800a78c:	1ad3      	subs	r3, r2, r3
 800a78e:	68ba      	ldr	r2, [r7, #8]
 800a790:	429a      	cmp	r2, r3
 800a792:	d302      	bcc.n	800a79a <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 800a794:	68bb      	ldr	r3, [r7, #8]
 800a796:	2b00      	cmp	r3, #0
 800a798:	d113      	bne.n	800a7c2 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800a79a:	68fb      	ldr	r3, [r7, #12]
 800a79c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a79e:	f043 0220 	orr.w	r2, r3, #32
 800a7a2:	68fb      	ldr	r3, [r7, #12]
 800a7a4:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800a7a6:	68fb      	ldr	r3, [r7, #12]
 800a7a8:	2220      	movs	r2, #32
 800a7aa:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800a7ae:	68fb      	ldr	r3, [r7, #12]
 800a7b0:	2200      	movs	r2, #0
 800a7b2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800a7b6:	68fb      	ldr	r3, [r7, #12]
 800a7b8:	2200      	movs	r2, #0
 800a7ba:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 800a7be:	2301      	movs	r3, #1
 800a7c0:	e007      	b.n	800a7d2 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800a7c2:	68fb      	ldr	r3, [r7, #12]
 800a7c4:	681b      	ldr	r3, [r3, #0]
 800a7c6:	699b      	ldr	r3, [r3, #24]
 800a7c8:	f003 0302 	and.w	r3, r3, #2
 800a7cc:	2b02      	cmp	r3, #2
 800a7ce:	d1cb      	bne.n	800a768 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800a7d0:	2300      	movs	r3, #0
}
 800a7d2:	4618      	mov	r0, r3
 800a7d4:	3710      	adds	r7, #16
 800a7d6:	46bd      	mov	sp, r7
 800a7d8:	bd80      	pop	{r7, pc}

0800a7da <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800a7da:	b580      	push	{r7, lr}
 800a7dc:	b084      	sub	sp, #16
 800a7de:	af00      	add	r7, sp, #0
 800a7e0:	60f8      	str	r0, [r7, #12]
 800a7e2:	60b9      	str	r1, [r7, #8]
 800a7e4:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800a7e6:	e028      	b.n	800a83a <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 800a7e8:	687a      	ldr	r2, [r7, #4]
 800a7ea:	68b9      	ldr	r1, [r7, #8]
 800a7ec:	68f8      	ldr	r0, [r7, #12]
 800a7ee:	f000 f831 	bl	800a854 <I2C_IsAcknowledgeFailed>
 800a7f2:	4603      	mov	r3, r0
 800a7f4:	2b00      	cmp	r3, #0
 800a7f6:	d001      	beq.n	800a7fc <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800a7f8:	2301      	movs	r3, #1
 800a7fa:	e026      	b.n	800a84a <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800a7fc:	f7fb fb00 	bl	8005e00 <HAL_GetTick>
 800a800:	4602      	mov	r2, r0
 800a802:	687b      	ldr	r3, [r7, #4]
 800a804:	1ad3      	subs	r3, r2, r3
 800a806:	68ba      	ldr	r2, [r7, #8]
 800a808:	429a      	cmp	r2, r3
 800a80a:	d302      	bcc.n	800a812 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 800a80c:	68bb      	ldr	r3, [r7, #8]
 800a80e:	2b00      	cmp	r3, #0
 800a810:	d113      	bne.n	800a83a <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800a812:	68fb      	ldr	r3, [r7, #12]
 800a814:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a816:	f043 0220 	orr.w	r2, r3, #32
 800a81a:	68fb      	ldr	r3, [r7, #12]
 800a81c:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 800a81e:	68fb      	ldr	r3, [r7, #12]
 800a820:	2220      	movs	r2, #32
 800a822:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800a826:	68fb      	ldr	r3, [r7, #12]
 800a828:	2200      	movs	r2, #0
 800a82a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800a82e:	68fb      	ldr	r3, [r7, #12]
 800a830:	2200      	movs	r2, #0
 800a832:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 800a836:	2301      	movs	r3, #1
 800a838:	e007      	b.n	800a84a <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800a83a:	68fb      	ldr	r3, [r7, #12]
 800a83c:	681b      	ldr	r3, [r3, #0]
 800a83e:	699b      	ldr	r3, [r3, #24]
 800a840:	f003 0320 	and.w	r3, r3, #32
 800a844:	2b20      	cmp	r3, #32
 800a846:	d1cf      	bne.n	800a7e8 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 800a848:	2300      	movs	r3, #0
}
 800a84a:	4618      	mov	r0, r3
 800a84c:	3710      	adds	r7, #16
 800a84e:	46bd      	mov	sp, r7
 800a850:	bd80      	pop	{r7, pc}
	...

0800a854 <I2C_IsAcknowledgeFailed>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800a854:	b580      	push	{r7, lr}
 800a856:	b084      	sub	sp, #16
 800a858:	af00      	add	r7, sp, #0
 800a85a:	60f8      	str	r0, [r7, #12]
 800a85c:	60b9      	str	r1, [r7, #8]
 800a85e:	607a      	str	r2, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800a860:	68fb      	ldr	r3, [r7, #12]
 800a862:	681b      	ldr	r3, [r3, #0]
 800a864:	699b      	ldr	r3, [r3, #24]
 800a866:	f003 0310 	and.w	r3, r3, #16
 800a86a:	2b10      	cmp	r3, #16
 800a86c:	d151      	bne.n	800a912 <I2C_IsAcknowledgeFailed+0xbe>
  {
    /* Wait until STOP Flag is reset */
    /* AutoEnd should be initiate after AF */
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800a86e:	e022      	b.n	800a8b6 <I2C_IsAcknowledgeFailed+0x62>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800a870:	68bb      	ldr	r3, [r7, #8]
 800a872:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a876:	d01e      	beq.n	800a8b6 <I2C_IsAcknowledgeFailed+0x62>
      {
        if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800a878:	f7fb fac2 	bl	8005e00 <HAL_GetTick>
 800a87c:	4602      	mov	r2, r0
 800a87e:	687b      	ldr	r3, [r7, #4]
 800a880:	1ad3      	subs	r3, r2, r3
 800a882:	68ba      	ldr	r2, [r7, #8]
 800a884:	429a      	cmp	r2, r3
 800a886:	d302      	bcc.n	800a88e <I2C_IsAcknowledgeFailed+0x3a>
 800a888:	68bb      	ldr	r3, [r7, #8]
 800a88a:	2b00      	cmp	r3, #0
 800a88c:	d113      	bne.n	800a8b6 <I2C_IsAcknowledgeFailed+0x62>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800a88e:	68fb      	ldr	r3, [r7, #12]
 800a890:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a892:	f043 0220 	orr.w	r2, r3, #32
 800a896:	68fb      	ldr	r3, [r7, #12]
 800a898:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800a89a:	68fb      	ldr	r3, [r7, #12]
 800a89c:	2220      	movs	r2, #32
 800a89e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800a8a2:	68fb      	ldr	r3, [r7, #12]
 800a8a4:	2200      	movs	r2, #0
 800a8a6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800a8aa:	68fb      	ldr	r3, [r7, #12]
 800a8ac:	2200      	movs	r2, #0
 800a8ae:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 800a8b2:	2301      	movs	r3, #1
 800a8b4:	e02e      	b.n	800a914 <I2C_IsAcknowledgeFailed+0xc0>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800a8b6:	68fb      	ldr	r3, [r7, #12]
 800a8b8:	681b      	ldr	r3, [r3, #0]
 800a8ba:	699b      	ldr	r3, [r3, #24]
 800a8bc:	f003 0320 	and.w	r3, r3, #32
 800a8c0:	2b20      	cmp	r3, #32
 800a8c2:	d1d5      	bne.n	800a870 <I2C_IsAcknowledgeFailed+0x1c>
        }
      }
    }

    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800a8c4:	68fb      	ldr	r3, [r7, #12]
 800a8c6:	681b      	ldr	r3, [r3, #0]
 800a8c8:	2210      	movs	r2, #16
 800a8ca:	61da      	str	r2, [r3, #28]

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800a8cc:	68fb      	ldr	r3, [r7, #12]
 800a8ce:	681b      	ldr	r3, [r3, #0]
 800a8d0:	2220      	movs	r2, #32
 800a8d2:	61da      	str	r2, [r3, #28]

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800a8d4:	68f8      	ldr	r0, [r7, #12]
 800a8d6:	f7ff fe5c 	bl	800a592 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800a8da:	68fb      	ldr	r3, [r7, #12]
 800a8dc:	681b      	ldr	r3, [r3, #0]
 800a8de:	6859      	ldr	r1, [r3, #4]
 800a8e0:	68fb      	ldr	r3, [r7, #12]
 800a8e2:	681a      	ldr	r2, [r3, #0]
 800a8e4:	4b0d      	ldr	r3, [pc, #52]	; (800a91c <I2C_IsAcknowledgeFailed+0xc8>)
 800a8e6:	400b      	ands	r3, r1
 800a8e8:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800a8ea:	68fb      	ldr	r3, [r7, #12]
 800a8ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a8ee:	f043 0204 	orr.w	r2, r3, #4
 800a8f2:	68fb      	ldr	r3, [r7, #12]
 800a8f4:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800a8f6:	68fb      	ldr	r3, [r7, #12]
 800a8f8:	2220      	movs	r2, #32
 800a8fa:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800a8fe:	68fb      	ldr	r3, [r7, #12]
 800a900:	2200      	movs	r2, #0
 800a902:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800a906:	68fb      	ldr	r3, [r7, #12]
 800a908:	2200      	movs	r2, #0
 800a90a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_ERROR;
 800a90e:	2301      	movs	r3, #1
 800a910:	e000      	b.n	800a914 <I2C_IsAcknowledgeFailed+0xc0>
  }
  return HAL_OK;
 800a912:	2300      	movs	r3, #0
}
 800a914:	4618      	mov	r0, r3
 800a916:	3710      	adds	r7, #16
 800a918:	46bd      	mov	sp, r7
 800a91a:	bd80      	pop	{r7, pc}
 800a91c:	fe00e800 	.word	0xfe00e800

0800a920 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 800a920:	b480      	push	{r7}
 800a922:	b085      	sub	sp, #20
 800a924:	af00      	add	r7, sp, #0
 800a926:	60f8      	str	r0, [r7, #12]
 800a928:	607b      	str	r3, [r7, #4]
 800a92a:	460b      	mov	r3, r1
 800a92c:	817b      	strh	r3, [r7, #10]
 800a92e:	4613      	mov	r3, r2
 800a930:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2,
 800a932:	68fb      	ldr	r3, [r7, #12]
 800a934:	681b      	ldr	r3, [r3, #0]
 800a936:	685a      	ldr	r2, [r3, #4]
 800a938:	69bb      	ldr	r3, [r7, #24]
 800a93a:	0d5b      	lsrs	r3, r3, #21
 800a93c:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 800a940:	4b0d      	ldr	r3, [pc, #52]	; (800a978 <I2C_TransferConfig+0x58>)
 800a942:	430b      	orrs	r3, r1
 800a944:	43db      	mvns	r3, r3
 800a946:	ea02 0103 	and.w	r1, r2, r3
 800a94a:	897b      	ldrh	r3, [r7, #10]
 800a94c:	f3c3 0209 	ubfx	r2, r3, #0, #10
 800a950:	7a7b      	ldrb	r3, [r7, #9]
 800a952:	041b      	lsls	r3, r3, #16
 800a954:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800a958:	431a      	orrs	r2, r3
 800a95a:	687b      	ldr	r3, [r7, #4]
 800a95c:	431a      	orrs	r2, r3
 800a95e:	69bb      	ldr	r3, [r7, #24]
 800a960:	431a      	orrs	r2, r3
 800a962:	68fb      	ldr	r3, [r7, #12]
 800a964:	681b      	ldr	r3, [r3, #0]
 800a966:	430a      	orrs	r2, r1
 800a968:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
             (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) |
                        (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | (uint32_t)Mode | (uint32_t)Request));
}
 800a96a:	bf00      	nop
 800a96c:	3714      	adds	r7, #20
 800a96e:	46bd      	mov	sp, r7
 800a970:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a974:	4770      	bx	lr
 800a976:	bf00      	nop
 800a978:	03ff63ff 	.word	0x03ff63ff

0800a97c <I2C_Enable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Enable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 800a97c:	b480      	push	{r7}
 800a97e:	b085      	sub	sp, #20
 800a980:	af00      	add	r7, sp, #0
 800a982:	6078      	str	r0, [r7, #4]
 800a984:	460b      	mov	r3, r1
 800a986:	807b      	strh	r3, [r7, #2]
  uint32_t tmpisr = 0U;
 800a988:	2300      	movs	r3, #0
 800a98a:	60fb      	str	r3, [r7, #12]

  if ((hi2c->XferISR == I2C_Master_ISR_DMA) || \
 800a98c:	687b      	ldr	r3, [r7, #4]
 800a98e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a990:	4a2a      	ldr	r2, [pc, #168]	; (800aa3c <I2C_Enable_IRQ+0xc0>)
 800a992:	4293      	cmp	r3, r2
 800a994:	d004      	beq.n	800a9a0 <I2C_Enable_IRQ+0x24>
      (hi2c->XferISR == I2C_Slave_ISR_DMA))
 800a996:	687b      	ldr	r3, [r7, #4]
 800a998:	6b5b      	ldr	r3, [r3, #52]	; 0x34
  if ((hi2c->XferISR == I2C_Master_ISR_DMA) || \
 800a99a:	4a29      	ldr	r2, [pc, #164]	; (800aa40 <I2C_Enable_IRQ+0xc4>)
 800a99c:	4293      	cmp	r3, r2
 800a99e:	d11d      	bne.n	800a9dc <I2C_Enable_IRQ+0x60>
  {
    if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 800a9a0:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800a9a4:	2b00      	cmp	r3, #0
 800a9a6:	da03      	bge.n	800a9b0 <I2C_Enable_IRQ+0x34>
    {
      /* Enable ERR, STOP, NACK and ADDR interrupts */
      tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 800a9a8:	68fb      	ldr	r3, [r7, #12]
 800a9aa:	f043 03b8 	orr.w	r3, r3, #184	; 0xb8
 800a9ae:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_ERROR_IT)
 800a9b0:	887b      	ldrh	r3, [r7, #2]
 800a9b2:	2b10      	cmp	r3, #16
 800a9b4:	d103      	bne.n	800a9be <I2C_Enable_IRQ+0x42>
    {
      /* Enable ERR and NACK interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 800a9b6:	68fb      	ldr	r3, [r7, #12]
 800a9b8:	f043 0390 	orr.w	r3, r3, #144	; 0x90
 800a9bc:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_CPLT_IT)
 800a9be:	887b      	ldrh	r3, [r7, #2]
 800a9c0:	2b20      	cmp	r3, #32
 800a9c2:	d103      	bne.n	800a9cc <I2C_Enable_IRQ+0x50>
    {
      /* Enable STOP interrupts */
      tmpisr |= (I2C_IT_STOPI | I2C_IT_TCI);
 800a9c4:	68fb      	ldr	r3, [r7, #12]
 800a9c6:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 800a9ca:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_RELOAD_IT)
 800a9cc:	887b      	ldrh	r3, [r7, #2]
 800a9ce:	2b40      	cmp	r3, #64	; 0x40
 800a9d0:	d125      	bne.n	800aa1e <I2C_Enable_IRQ+0xa2>
    {
      /* Enable TC interrupts */
      tmpisr |= I2C_IT_TCI;
 800a9d2:	68fb      	ldr	r3, [r7, #12]
 800a9d4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a9d8:	60fb      	str	r3, [r7, #12]
    if (InterruptRequest == I2C_XFER_RELOAD_IT)
 800a9da:	e020      	b.n	800aa1e <I2C_Enable_IRQ+0xa2>
    }
  }
  else
  {
    if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 800a9dc:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800a9e0:	2b00      	cmp	r3, #0
 800a9e2:	da03      	bge.n	800a9ec <I2C_Enable_IRQ+0x70>
    {
      /* Enable ERR, STOP, NACK, and ADDR interrupts */
      tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 800a9e4:	68fb      	ldr	r3, [r7, #12]
 800a9e6:	f043 03b8 	orr.w	r3, r3, #184	; 0xb8
 800a9ea:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 800a9ec:	887b      	ldrh	r3, [r7, #2]
 800a9ee:	f003 0301 	and.w	r3, r3, #1
 800a9f2:	2b00      	cmp	r3, #0
 800a9f4:	d003      	beq.n	800a9fe <I2C_Enable_IRQ+0x82>
    {
      /* Enable ERR, TC, STOP, NACK and RXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_TXI;
 800a9f6:	68fb      	ldr	r3, [r7, #12]
 800a9f8:	f043 03f2 	orr.w	r3, r3, #242	; 0xf2
 800a9fc:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 800a9fe:	887b      	ldrh	r3, [r7, #2]
 800aa00:	f003 0302 	and.w	r3, r3, #2
 800aa04:	2b00      	cmp	r3, #0
 800aa06:	d003      	beq.n	800aa10 <I2C_Enable_IRQ+0x94>
    {
      /* Enable ERR, TC, STOP, NACK and TXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_RXI;
 800aa08:	68fb      	ldr	r3, [r7, #12]
 800aa0a:	f043 03f4 	orr.w	r3, r3, #244	; 0xf4
 800aa0e:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_CPLT_IT)
 800aa10:	887b      	ldrh	r3, [r7, #2]
 800aa12:	2b20      	cmp	r3, #32
 800aa14:	d103      	bne.n	800aa1e <I2C_Enable_IRQ+0xa2>
    {
      /* Enable STOP interrupts */
      tmpisr |= I2C_IT_STOPI;
 800aa16:	68fb      	ldr	r3, [r7, #12]
 800aa18:	f043 0320 	orr.w	r3, r3, #32
 800aa1c:	60fb      	str	r3, [r7, #12]
  }

  /* Enable interrupts only at the end */
  /* to avoid the risk of I2C interrupt handle execution before */
  /* all interrupts requested done */
  __HAL_I2C_ENABLE_IT(hi2c, tmpisr);
 800aa1e:	687b      	ldr	r3, [r7, #4]
 800aa20:	681b      	ldr	r3, [r3, #0]
 800aa22:	6819      	ldr	r1, [r3, #0]
 800aa24:	687b      	ldr	r3, [r7, #4]
 800aa26:	681b      	ldr	r3, [r3, #0]
 800aa28:	68fa      	ldr	r2, [r7, #12]
 800aa2a:	430a      	orrs	r2, r1
 800aa2c:	601a      	str	r2, [r3, #0]
}
 800aa2e:	bf00      	nop
 800aa30:	3714      	adds	r7, #20
 800aa32:	46bd      	mov	sp, r7
 800aa34:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa38:	4770      	bx	lr
 800aa3a:	bf00      	nop
 800aa3c:	0800981b 	.word	0x0800981b
 800aa40:	08009a01 	.word	0x08009a01

0800aa44 <I2C_Disable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Disable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 800aa44:	b480      	push	{r7}
 800aa46:	b085      	sub	sp, #20
 800aa48:	af00      	add	r7, sp, #0
 800aa4a:	6078      	str	r0, [r7, #4]
 800aa4c:	460b      	mov	r3, r1
 800aa4e:	807b      	strh	r3, [r7, #2]
  uint32_t tmpisr = 0U;
 800aa50:	2300      	movs	r3, #0
 800aa52:	60fb      	str	r3, [r7, #12]

  if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 800aa54:	887b      	ldrh	r3, [r7, #2]
 800aa56:	f003 0301 	and.w	r3, r3, #1
 800aa5a:	2b00      	cmp	r3, #0
 800aa5c:	d00f      	beq.n	800aa7e <I2C_Disable_IRQ+0x3a>
  {
    /* Disable TC and TXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_TXI;
 800aa5e:	68fb      	ldr	r3, [r7, #12]
 800aa60:	f043 0342 	orr.w	r3, r3, #66	; 0x42
 800aa64:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 800aa66:	687b      	ldr	r3, [r7, #4]
 800aa68:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800aa6c:	b2db      	uxtb	r3, r3
 800aa6e:	f003 0328 	and.w	r3, r3, #40	; 0x28
 800aa72:	2b28      	cmp	r3, #40	; 0x28
 800aa74:	d003      	beq.n	800aa7e <I2C_Disable_IRQ+0x3a>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 800aa76:	68fb      	ldr	r3, [r7, #12]
 800aa78:	f043 03b0 	orr.w	r3, r3, #176	; 0xb0
 800aa7c:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 800aa7e:	887b      	ldrh	r3, [r7, #2]
 800aa80:	f003 0302 	and.w	r3, r3, #2
 800aa84:	2b00      	cmp	r3, #0
 800aa86:	d00f      	beq.n	800aaa8 <I2C_Disable_IRQ+0x64>
  {
    /* Disable TC and RXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_RXI;
 800aa88:	68fb      	ldr	r3, [r7, #12]
 800aa8a:	f043 0344 	orr.w	r3, r3, #68	; 0x44
 800aa8e:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 800aa90:	687b      	ldr	r3, [r7, #4]
 800aa92:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800aa96:	b2db      	uxtb	r3, r3
 800aa98:	f003 0328 	and.w	r3, r3, #40	; 0x28
 800aa9c:	2b28      	cmp	r3, #40	; 0x28
 800aa9e:	d003      	beq.n	800aaa8 <I2C_Disable_IRQ+0x64>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 800aaa0:	68fb      	ldr	r3, [r7, #12]
 800aaa2:	f043 03b0 	orr.w	r3, r3, #176	; 0xb0
 800aaa6:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 800aaa8:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800aaac:	2b00      	cmp	r3, #0
 800aaae:	da03      	bge.n	800aab8 <I2C_Disable_IRQ+0x74>
  {
    /* Disable ADDR, NACK and STOP interrupts */
    tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 800aab0:	68fb      	ldr	r3, [r7, #12]
 800aab2:	f043 03b8 	orr.w	r3, r3, #184	; 0xb8
 800aab6:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_ERROR_IT)
 800aab8:	887b      	ldrh	r3, [r7, #2]
 800aaba:	2b10      	cmp	r3, #16
 800aabc:	d103      	bne.n	800aac6 <I2C_Disable_IRQ+0x82>
  {
    /* Enable ERR and NACK interrupts */
    tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 800aabe:	68fb      	ldr	r3, [r7, #12]
 800aac0:	f043 0390 	orr.w	r3, r3, #144	; 0x90
 800aac4:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_CPLT_IT)
 800aac6:	887b      	ldrh	r3, [r7, #2]
 800aac8:	2b20      	cmp	r3, #32
 800aaca:	d103      	bne.n	800aad4 <I2C_Disable_IRQ+0x90>
  {
    /* Enable STOP interrupts */
    tmpisr |= I2C_IT_STOPI;
 800aacc:	68fb      	ldr	r3, [r7, #12]
 800aace:	f043 0320 	orr.w	r3, r3, #32
 800aad2:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_RELOAD_IT)
 800aad4:	887b      	ldrh	r3, [r7, #2]
 800aad6:	2b40      	cmp	r3, #64	; 0x40
 800aad8:	d103      	bne.n	800aae2 <I2C_Disable_IRQ+0x9e>
  {
    /* Enable TC interrupts */
    tmpisr |= I2C_IT_TCI;
 800aada:	68fb      	ldr	r3, [r7, #12]
 800aadc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800aae0:	60fb      	str	r3, [r7, #12]
  }

  /* Disable interrupts only at the end */
  /* to avoid a breaking situation like at "t" time */
  /* all disable interrupts request are not done */
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 800aae2:	687b      	ldr	r3, [r7, #4]
 800aae4:	681b      	ldr	r3, [r3, #0]
 800aae6:	6819      	ldr	r1, [r3, #0]
 800aae8:	68fb      	ldr	r3, [r7, #12]
 800aaea:	43da      	mvns	r2, r3
 800aaec:	687b      	ldr	r3, [r7, #4]
 800aaee:	681b      	ldr	r3, [r3, #0]
 800aaf0:	400a      	ands	r2, r1
 800aaf2:	601a      	str	r2, [r3, #0]
}
 800aaf4:	bf00      	nop
 800aaf6:	3714      	adds	r7, #20
 800aaf8:	46bd      	mov	sp, r7
 800aafa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aafe:	4770      	bx	lr

0800ab00 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800ab00:	b480      	push	{r7}
 800ab02:	b083      	sub	sp, #12
 800ab04:	af00      	add	r7, sp, #0
 800ab06:	6078      	str	r0, [r7, #4]
 800ab08:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800ab0a:	687b      	ldr	r3, [r7, #4]
 800ab0c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800ab10:	b2db      	uxtb	r3, r3
 800ab12:	2b20      	cmp	r3, #32
 800ab14:	d138      	bne.n	800ab88 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800ab16:	687b      	ldr	r3, [r7, #4]
 800ab18:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800ab1c:	2b01      	cmp	r3, #1
 800ab1e:	d101      	bne.n	800ab24 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 800ab20:	2302      	movs	r3, #2
 800ab22:	e032      	b.n	800ab8a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 800ab24:	687b      	ldr	r3, [r7, #4]
 800ab26:	2201      	movs	r2, #1
 800ab28:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800ab2c:	687b      	ldr	r3, [r7, #4]
 800ab2e:	2224      	movs	r2, #36	; 0x24
 800ab30:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800ab34:	687b      	ldr	r3, [r7, #4]
 800ab36:	681b      	ldr	r3, [r3, #0]
 800ab38:	681a      	ldr	r2, [r3, #0]
 800ab3a:	687b      	ldr	r3, [r7, #4]
 800ab3c:	681b      	ldr	r3, [r3, #0]
 800ab3e:	f022 0201 	bic.w	r2, r2, #1
 800ab42:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800ab44:	687b      	ldr	r3, [r7, #4]
 800ab46:	681b      	ldr	r3, [r3, #0]
 800ab48:	681a      	ldr	r2, [r3, #0]
 800ab4a:	687b      	ldr	r3, [r7, #4]
 800ab4c:	681b      	ldr	r3, [r3, #0]
 800ab4e:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800ab52:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800ab54:	687b      	ldr	r3, [r7, #4]
 800ab56:	681b      	ldr	r3, [r3, #0]
 800ab58:	6819      	ldr	r1, [r3, #0]
 800ab5a:	687b      	ldr	r3, [r7, #4]
 800ab5c:	681b      	ldr	r3, [r3, #0]
 800ab5e:	683a      	ldr	r2, [r7, #0]
 800ab60:	430a      	orrs	r2, r1
 800ab62:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800ab64:	687b      	ldr	r3, [r7, #4]
 800ab66:	681b      	ldr	r3, [r3, #0]
 800ab68:	681a      	ldr	r2, [r3, #0]
 800ab6a:	687b      	ldr	r3, [r7, #4]
 800ab6c:	681b      	ldr	r3, [r3, #0]
 800ab6e:	f042 0201 	orr.w	r2, r2, #1
 800ab72:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800ab74:	687b      	ldr	r3, [r7, #4]
 800ab76:	2220      	movs	r2, #32
 800ab78:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800ab7c:	687b      	ldr	r3, [r7, #4]
 800ab7e:	2200      	movs	r2, #0
 800ab80:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800ab84:	2300      	movs	r3, #0
 800ab86:	e000      	b.n	800ab8a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800ab88:	2302      	movs	r3, #2
  }
}
 800ab8a:	4618      	mov	r0, r3
 800ab8c:	370c      	adds	r7, #12
 800ab8e:	46bd      	mov	sp, r7
 800ab90:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab94:	4770      	bx	lr

0800ab96 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800ab96:	b480      	push	{r7}
 800ab98:	b085      	sub	sp, #20
 800ab9a:	af00      	add	r7, sp, #0
 800ab9c:	6078      	str	r0, [r7, #4]
 800ab9e:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800aba0:	687b      	ldr	r3, [r7, #4]
 800aba2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800aba6:	b2db      	uxtb	r3, r3
 800aba8:	2b20      	cmp	r3, #32
 800abaa:	d139      	bne.n	800ac20 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800abac:	687b      	ldr	r3, [r7, #4]
 800abae:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800abb2:	2b01      	cmp	r3, #1
 800abb4:	d101      	bne.n	800abba <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800abb6:	2302      	movs	r3, #2
 800abb8:	e033      	b.n	800ac22 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800abba:	687b      	ldr	r3, [r7, #4]
 800abbc:	2201      	movs	r2, #1
 800abbe:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800abc2:	687b      	ldr	r3, [r7, #4]
 800abc4:	2224      	movs	r2, #36	; 0x24
 800abc6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800abca:	687b      	ldr	r3, [r7, #4]
 800abcc:	681b      	ldr	r3, [r3, #0]
 800abce:	681a      	ldr	r2, [r3, #0]
 800abd0:	687b      	ldr	r3, [r7, #4]
 800abd2:	681b      	ldr	r3, [r3, #0]
 800abd4:	f022 0201 	bic.w	r2, r2, #1
 800abd8:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800abda:	687b      	ldr	r3, [r7, #4]
 800abdc:	681b      	ldr	r3, [r3, #0]
 800abde:	681b      	ldr	r3, [r3, #0]
 800abe0:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800abe2:	68fb      	ldr	r3, [r7, #12]
 800abe4:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 800abe8:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800abea:	683b      	ldr	r3, [r7, #0]
 800abec:	021b      	lsls	r3, r3, #8
 800abee:	68fa      	ldr	r2, [r7, #12]
 800abf0:	4313      	orrs	r3, r2
 800abf2:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800abf4:	687b      	ldr	r3, [r7, #4]
 800abf6:	681b      	ldr	r3, [r3, #0]
 800abf8:	68fa      	ldr	r2, [r7, #12]
 800abfa:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800abfc:	687b      	ldr	r3, [r7, #4]
 800abfe:	681b      	ldr	r3, [r3, #0]
 800ac00:	681a      	ldr	r2, [r3, #0]
 800ac02:	687b      	ldr	r3, [r7, #4]
 800ac04:	681b      	ldr	r3, [r3, #0]
 800ac06:	f042 0201 	orr.w	r2, r2, #1
 800ac0a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800ac0c:	687b      	ldr	r3, [r7, #4]
 800ac0e:	2220      	movs	r2, #32
 800ac10:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800ac14:	687b      	ldr	r3, [r7, #4]
 800ac16:	2200      	movs	r2, #0
 800ac18:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800ac1c:	2300      	movs	r3, #0
 800ac1e:	e000      	b.n	800ac22 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 800ac20:	2302      	movs	r3, #2
  }
}
 800ac22:	4618      	mov	r0, r3
 800ac24:	3714      	adds	r7, #20
 800ac26:	46bd      	mov	sp, r7
 800ac28:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac2c:	4770      	bx	lr
	...

0800ac30 <HAL_OPAMP_Init>:
  *         To unlock the configuration, perform a system reset.
  * @param  hopamp OPAMP handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OPAMP_Init(OPAMP_HandleTypeDef *hopamp)
{
 800ac30:	b580      	push	{r7, lr}
 800ac32:	b084      	sub	sp, #16
 800ac34:	af00      	add	r7, sp, #0
 800ac36:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800ac38:	2300      	movs	r3, #0
 800ac3a:	73fb      	strb	r3, [r7, #15]

  /* Check the OPAMP handle allocation and lock status */
  /* Init not allowed if calibration is ongoing */
  if (hopamp == NULL)
 800ac3c:	687b      	ldr	r3, [r7, #4]
 800ac3e:	2b00      	cmp	r3, #0
 800ac40:	d101      	bne.n	800ac46 <HAL_OPAMP_Init+0x16>
  {
    return HAL_ERROR;
 800ac42:	2301      	movs	r3, #1
 800ac44:	e0bb      	b.n	800adbe <HAL_OPAMP_Init+0x18e>
  }
  else if (hopamp->State == HAL_OPAMP_STATE_BUSYLOCKED)
 800ac46:	687b      	ldr	r3, [r7, #4]
 800ac48:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 800ac4c:	b2db      	uxtb	r3, r3
 800ac4e:	2b05      	cmp	r3, #5
 800ac50:	d101      	bne.n	800ac56 <HAL_OPAMP_Init+0x26>
  {
    return HAL_ERROR;
 800ac52:	2301      	movs	r3, #1
 800ac54:	e0b3      	b.n	800adbe <HAL_OPAMP_Init+0x18e>
  }
  else if (hopamp->State == HAL_OPAMP_STATE_CALIBBUSY)
 800ac56:	687b      	ldr	r3, [r7, #4]
 800ac58:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 800ac5c:	b2db      	uxtb	r3, r3
 800ac5e:	2b02      	cmp	r3, #2
 800ac60:	d101      	bne.n	800ac66 <HAL_OPAMP_Init+0x36>
  {
    return HAL_ERROR;
 800ac62:	2301      	movs	r3, #1
 800ac64:	e0ab      	b.n	800adbe <HAL_OPAMP_Init+0x18e>
      assert_param(IS_OPAMP_TRIMMINGVALUE(hopamp->Init.TrimmingValueP));
      assert_param(IS_OPAMP_TRIMMINGVALUE(hopamp->Init.TrimmingValueN));
    }

    /* Init SYSCFG and the low level hardware to access opamp */
    __HAL_RCC_SYSCFG_CLK_ENABLE();
 800ac66:	4b58      	ldr	r3, [pc, #352]	; (800adc8 <HAL_OPAMP_Init+0x198>)
 800ac68:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800ac6a:	4a57      	ldr	r2, [pc, #348]	; (800adc8 <HAL_OPAMP_Init+0x198>)
 800ac6c:	f043 0301 	orr.w	r3, r3, #1
 800ac70:	6613      	str	r3, [r2, #96]	; 0x60
 800ac72:	4b55      	ldr	r3, [pc, #340]	; (800adc8 <HAL_OPAMP_Init+0x198>)
 800ac74:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800ac76:	f003 0301 	and.w	r3, r3, #1
 800ac7a:	60bb      	str	r3, [r7, #8]
 800ac7c:	68bb      	ldr	r3, [r7, #8]

    if (hopamp->State == HAL_OPAMP_STATE_RESET)
 800ac7e:	687b      	ldr	r3, [r7, #4]
 800ac80:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 800ac84:	b2db      	uxtb	r3, r3
 800ac86:	2b00      	cmp	r3, #0
 800ac88:	d103      	bne.n	800ac92 <HAL_OPAMP_Init+0x62>
    {
      /* Allocate lock resource and initialize it */
      hopamp->Lock = HAL_UNLOCKED;
 800ac8a:	687b      	ldr	r3, [r7, #4]
 800ac8c:	2200      	movs	r2, #0
 800ac8e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

#if (USE_HAL_OPAMP_REGISTER_CALLBACKS == 1)
    hopamp->MspInitCallback(hopamp);
#else
    /* Call MSP init function */
    HAL_OPAMP_MspInit(hopamp);
 800ac92:	6878      	ldr	r0, [r7, #4]
 800ac94:	f7fa f8a6 	bl	8004de4 <HAL_OPAMP_MspInit>

    /* check if OPAMP_PGA_MODE & in Follower mode */
    /*   - InvertingInput                         */
    /* is Not Applicable                          */

    if ((hopamp->Init.Mode == OPAMP_PGA_MODE) || (hopamp->Init.Mode == OPAMP_FOLLOWER_MODE))
 800ac98:	687b      	ldr	r3, [r7, #4]
 800ac9a:	689b      	ldr	r3, [r3, #8]
 800ac9c:	2b40      	cmp	r3, #64	; 0x40
 800ac9e:	d003      	beq.n	800aca8 <HAL_OPAMP_Init+0x78>
 800aca0:	687b      	ldr	r3, [r7, #4]
 800aca2:	689b      	ldr	r3, [r3, #8]
 800aca4:	2b60      	cmp	r3, #96	; 0x60
 800aca6:	d133      	bne.n	800ad10 <HAL_OPAMP_Init+0xe0>
    {
      /* Update User Trim config first to be able to modify trimming value afterwards */
      MODIFY_REG(hopamp->Instance->CSR,
 800aca8:	687b      	ldr	r3, [r7, #4]
 800acaa:	681b      	ldr	r3, [r3, #0]
 800acac:	681b      	ldr	r3, [r3, #0]
 800acae:	f023 0110 	bic.w	r1, r3, #16
 800acb2:	687b      	ldr	r3, [r7, #4]
 800acb4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800acb6:	687b      	ldr	r3, [r7, #4]
 800acb8:	681b      	ldr	r3, [r3, #0]
 800acba:	430a      	orrs	r2, r1
 800acbc:	601a      	str	r2, [r3, #0]
                 OPAMP_CSR_USERTRIM,
                 hopamp->Init.UserTrimming);
      MODIFY_REG(hopamp->Instance->CSR,
 800acbe:	687b      	ldr	r3, [r7, #4]
 800acc0:	681b      	ldr	r3, [r3, #0]
 800acc2:	681a      	ldr	r2, [r3, #0]
 800acc4:	4b41      	ldr	r3, [pc, #260]	; (800adcc <HAL_OPAMP_Init+0x19c>)
 800acc6:	4013      	ands	r3, r2
 800acc8:	687a      	ldr	r2, [r7, #4]
 800acca:	6851      	ldr	r1, [r2, #4]
 800accc:	687a      	ldr	r2, [r7, #4]
 800acce:	6892      	ldr	r2, [r2, #8]
 800acd0:	4311      	orrs	r1, r2
 800acd2:	687a      	ldr	r2, [r7, #4]
 800acd4:	6912      	ldr	r2, [r2, #16]
 800acd6:	430a      	orrs	r2, r1
 800acd8:	6879      	ldr	r1, [r7, #4]
 800acda:	7d09      	ldrb	r1, [r1, #20]
 800acdc:	2901      	cmp	r1, #1
 800acde:	d102      	bne.n	800ace6 <HAL_OPAMP_Init+0xb6>
 800ace0:	f44f 7180 	mov.w	r1, #256	; 0x100
 800ace4:	e000      	b.n	800ace8 <HAL_OPAMP_Init+0xb8>
 800ace6:	2100      	movs	r1, #0
 800ace8:	4311      	orrs	r1, r2
 800acea:	687a      	ldr	r2, [r7, #4]
 800acec:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800acee:	4311      	orrs	r1, r2
 800acf0:	687a      	ldr	r2, [r7, #4]
 800acf2:	6a92      	ldr	r2, [r2, #40]	; 0x28
 800acf4:	4311      	orrs	r1, r2
 800acf6:	687a      	ldr	r2, [r7, #4]
 800acf8:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800acfa:	04d2      	lsls	r2, r2, #19
 800acfc:	4311      	orrs	r1, r2
 800acfe:	687a      	ldr	r2, [r7, #4]
 800ad00:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800ad02:	0612      	lsls	r2, r2, #24
 800ad04:	4311      	orrs	r1, r2
 800ad06:	687a      	ldr	r2, [r7, #4]
 800ad08:	6812      	ldr	r2, [r2, #0]
 800ad0a:	430b      	orrs	r3, r1
 800ad0c:	6013      	str	r3, [r2, #0]
 800ad0e:	e035      	b.n	800ad7c <HAL_OPAMP_Init+0x14c>
                 (hopamp->Init.TrimmingValueN << OPAMP_INPUT_INVERTING));
    }
    else /* OPAMP_STANDALONE_MODE */
    {
      /* Update User Trim config first to be able to modify trimming value afterwards */
      MODIFY_REG(hopamp->Instance->CSR,
 800ad10:	687b      	ldr	r3, [r7, #4]
 800ad12:	681b      	ldr	r3, [r3, #0]
 800ad14:	681b      	ldr	r3, [r3, #0]
 800ad16:	f023 0110 	bic.w	r1, r3, #16
 800ad1a:	687b      	ldr	r3, [r7, #4]
 800ad1c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ad1e:	687b      	ldr	r3, [r7, #4]
 800ad20:	681b      	ldr	r3, [r3, #0]
 800ad22:	430a      	orrs	r2, r1
 800ad24:	601a      	str	r2, [r3, #0]
                 OPAMP_CSR_USERTRIM,
                 hopamp->Init.UserTrimming);
      MODIFY_REG(hopamp->Instance->CSR,
 800ad26:	687b      	ldr	r3, [r7, #4]
 800ad28:	681b      	ldr	r3, [r3, #0]
 800ad2a:	681a      	ldr	r2, [r3, #0]
 800ad2c:	4b27      	ldr	r3, [pc, #156]	; (800adcc <HAL_OPAMP_Init+0x19c>)
 800ad2e:	4013      	ands	r3, r2
 800ad30:	687a      	ldr	r2, [r7, #4]
 800ad32:	6851      	ldr	r1, [r2, #4]
 800ad34:	687a      	ldr	r2, [r7, #4]
 800ad36:	6892      	ldr	r2, [r2, #8]
 800ad38:	4311      	orrs	r1, r2
 800ad3a:	687a      	ldr	r2, [r7, #4]
 800ad3c:	68d2      	ldr	r2, [r2, #12]
 800ad3e:	4311      	orrs	r1, r2
 800ad40:	687a      	ldr	r2, [r7, #4]
 800ad42:	6912      	ldr	r2, [r2, #16]
 800ad44:	430a      	orrs	r2, r1
 800ad46:	6879      	ldr	r1, [r7, #4]
 800ad48:	7d09      	ldrb	r1, [r1, #20]
 800ad4a:	2901      	cmp	r1, #1
 800ad4c:	d102      	bne.n	800ad54 <HAL_OPAMP_Init+0x124>
 800ad4e:	f44f 7180 	mov.w	r1, #256	; 0x100
 800ad52:	e000      	b.n	800ad56 <HAL_OPAMP_Init+0x126>
 800ad54:	2100      	movs	r1, #0
 800ad56:	4311      	orrs	r1, r2
 800ad58:	687a      	ldr	r2, [r7, #4]
 800ad5a:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800ad5c:	4311      	orrs	r1, r2
 800ad5e:	687a      	ldr	r2, [r7, #4]
 800ad60:	6a92      	ldr	r2, [r2, #40]	; 0x28
 800ad62:	4311      	orrs	r1, r2
 800ad64:	687a      	ldr	r2, [r7, #4]
 800ad66:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800ad68:	04d2      	lsls	r2, r2, #19
 800ad6a:	4311      	orrs	r1, r2
 800ad6c:	687a      	ldr	r2, [r7, #4]
 800ad6e:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800ad70:	0612      	lsls	r2, r2, #24
 800ad72:	4311      	orrs	r1, r2
 800ad74:	687a      	ldr	r2, [r7, #4]
 800ad76:	6812      	ldr	r2, [r2, #0]
 800ad78:	430b      	orrs	r3, r1
 800ad7a:	6013      	str	r3, [r2, #0]
                 hopamp->Init.PgaGain |
                 (hopamp->Init.TrimmingValueP << OPAMP_INPUT_NONINVERTING) |
                 (hopamp->Init.TrimmingValueN << OPAMP_INPUT_INVERTING));
    }

    if ((READ_BIT(hopamp->Instance->TCMR, OPAMP_TCMR_LOCK)) == 0UL)
 800ad7c:	687b      	ldr	r3, [r7, #4]
 800ad7e:	681b      	ldr	r3, [r3, #0]
 800ad80:	699b      	ldr	r3, [r3, #24]
 800ad82:	2b00      	cmp	r3, #0
 800ad84:	db10      	blt.n	800ada8 <HAL_OPAMP_Init+0x178>
    {
      MODIFY_REG(hopamp->Instance->TCMR,
 800ad86:	687b      	ldr	r3, [r7, #4]
 800ad88:	681b      	ldr	r3, [r3, #0]
 800ad8a:	699b      	ldr	r3, [r3, #24]
 800ad8c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 800ad90:	687b      	ldr	r3, [r7, #4]
 800ad92:	699a      	ldr	r2, [r3, #24]
 800ad94:	687b      	ldr	r3, [r7, #4]
 800ad96:	69db      	ldr	r3, [r3, #28]
 800ad98:	431a      	orrs	r2, r3
 800ad9a:	687b      	ldr	r3, [r7, #4]
 800ad9c:	6a1b      	ldr	r3, [r3, #32]
 800ad9e:	431a      	orrs	r2, r3
 800ada0:	687b      	ldr	r3, [r7, #4]
 800ada2:	681b      	ldr	r3, [r3, #0]
 800ada4:	430a      	orrs	r2, r1
 800ada6:	619a      	str	r2, [r3, #24]
                 hopamp->Init.InvertingInputSecondary  |
                 hopamp->Init.NonInvertingInputSecondary);
    }

    /* Update the OPAMP state*/
    if (hopamp->State == HAL_OPAMP_STATE_RESET)
 800ada8:	687b      	ldr	r3, [r7, #4]
 800adaa:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 800adae:	b2db      	uxtb	r3, r3
 800adb0:	2b00      	cmp	r3, #0
 800adb2:	d103      	bne.n	800adbc <HAL_OPAMP_Init+0x18c>
    {
      /* From RESET state to READY State */
      hopamp->State = HAL_OPAMP_STATE_READY;
 800adb4:	687b      	ldr	r3, [r7, #4]
 800adb6:	2201      	movs	r2, #1
 800adb8:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
    }
    /* else: remain in READY or BUSY state (no update) */

    return status;
 800adbc:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 800adbe:	4618      	mov	r0, r3
 800adc0:	3710      	adds	r7, #16
 800adc2:	46bd      	mov	sp, r7
 800adc4:	bd80      	pop	{r7, pc}
 800adc6:	bf00      	nop
 800adc8:	40021000 	.word	0x40021000
 800adcc:	e0003e11 	.word	0xe0003e11

0800add0 <HAL_OPAMP_Start>:
  * @param  hopamp OPAMP handle
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_OPAMP_Start(OPAMP_HandleTypeDef *hopamp)
{
 800add0:	b480      	push	{r7}
 800add2:	b085      	sub	sp, #20
 800add4:	af00      	add	r7, sp, #0
 800add6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800add8:	2300      	movs	r3, #0
 800adda:	73fb      	strb	r3, [r7, #15]

  /* Check the OPAMP handle allocation */
  /* Check if OPAMP locked */
  if (hopamp == NULL)
 800addc:	687b      	ldr	r3, [r7, #4]
 800adde:	2b00      	cmp	r3, #0
 800ade0:	d102      	bne.n	800ade8 <HAL_OPAMP_Start+0x18>
  {
    status = HAL_ERROR;
 800ade2:	2301      	movs	r3, #1
 800ade4:	73fb      	strb	r3, [r7, #15]
 800ade6:	e01d      	b.n	800ae24 <HAL_OPAMP_Start+0x54>
  }
  else if (hopamp->State == HAL_OPAMP_STATE_BUSYLOCKED)
 800ade8:	687b      	ldr	r3, [r7, #4]
 800adea:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 800adee:	b2db      	uxtb	r3, r3
 800adf0:	2b05      	cmp	r3, #5
 800adf2:	d102      	bne.n	800adfa <HAL_OPAMP_Start+0x2a>
  {
    status = HAL_ERROR;
 800adf4:	2301      	movs	r3, #1
 800adf6:	73fb      	strb	r3, [r7, #15]
 800adf8:	e014      	b.n	800ae24 <HAL_OPAMP_Start+0x54>
  else
  {
    /* Check the parameter */
    assert_param(IS_OPAMP_ALL_INSTANCE(hopamp->Instance));

    if (hopamp->State == HAL_OPAMP_STATE_READY)
 800adfa:	687b      	ldr	r3, [r7, #4]
 800adfc:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 800ae00:	b2db      	uxtb	r3, r3
 800ae02:	2b01      	cmp	r3, #1
 800ae04:	d10c      	bne.n	800ae20 <HAL_OPAMP_Start+0x50>
    {
      /* Enable the selected opamp */
      SET_BIT(hopamp->Instance->CSR, OPAMP_CSR_OPAMPxEN);
 800ae06:	687b      	ldr	r3, [r7, #4]
 800ae08:	681b      	ldr	r3, [r3, #0]
 800ae0a:	681a      	ldr	r2, [r3, #0]
 800ae0c:	687b      	ldr	r3, [r7, #4]
 800ae0e:	681b      	ldr	r3, [r3, #0]
 800ae10:	f042 0201 	orr.w	r2, r2, #1
 800ae14:	601a      	str	r2, [r3, #0]

      /* Update the OPAMP state*/
      /* From HAL_OPAMP_STATE_READY to HAL_OPAMP_STATE_BUSY */
      hopamp->State = HAL_OPAMP_STATE_BUSY;
 800ae16:	687b      	ldr	r3, [r7, #4]
 800ae18:	2204      	movs	r2, #4
 800ae1a:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
 800ae1e:	e001      	b.n	800ae24 <HAL_OPAMP_Start+0x54>
    }
    else
    {
      status = HAL_ERROR;
 800ae20:	2301      	movs	r3, #1
 800ae22:	73fb      	strb	r3, [r7, #15]
    }


  }
  return status;
 800ae24:	7bfb      	ldrb	r3, [r7, #15]
}
 800ae26:	4618      	mov	r0, r3
 800ae28:	3714      	adds	r7, #20
 800ae2a:	46bd      	mov	sp, r7
 800ae2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae30:	4770      	bx	lr
	...

0800ae34 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800ae34:	b480      	push	{r7}
 800ae36:	b085      	sub	sp, #20
 800ae38:	af00      	add	r7, sp, #0
 800ae3a:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 800ae3c:	687b      	ldr	r3, [r7, #4]
 800ae3e:	2b00      	cmp	r3, #0
 800ae40:	d141      	bne.n	800aec6 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800ae42:	4b4b      	ldr	r3, [pc, #300]	; (800af70 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800ae44:	681b      	ldr	r3, [r3, #0]
 800ae46:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800ae4a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800ae4e:	d131      	bne.n	800aeb4 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800ae50:	4b47      	ldr	r3, [pc, #284]	; (800af70 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800ae52:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800ae56:	4a46      	ldr	r2, [pc, #280]	; (800af70 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800ae58:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800ae5c:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800ae60:	4b43      	ldr	r3, [pc, #268]	; (800af70 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800ae62:	681b      	ldr	r3, [r3, #0]
 800ae64:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800ae68:	4a41      	ldr	r2, [pc, #260]	; (800af70 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800ae6a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800ae6e:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800ae70:	4b40      	ldr	r3, [pc, #256]	; (800af74 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800ae72:	681b      	ldr	r3, [r3, #0]
 800ae74:	2232      	movs	r2, #50	; 0x32
 800ae76:	fb02 f303 	mul.w	r3, r2, r3
 800ae7a:	4a3f      	ldr	r2, [pc, #252]	; (800af78 <HAL_PWREx_ControlVoltageScaling+0x144>)
 800ae7c:	fba2 2303 	umull	r2, r3, r2, r3
 800ae80:	0c9b      	lsrs	r3, r3, #18
 800ae82:	3301      	adds	r3, #1
 800ae84:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800ae86:	e002      	b.n	800ae8e <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 800ae88:	68fb      	ldr	r3, [r7, #12]
 800ae8a:	3b01      	subs	r3, #1
 800ae8c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800ae8e:	4b38      	ldr	r3, [pc, #224]	; (800af70 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800ae90:	695b      	ldr	r3, [r3, #20]
 800ae92:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800ae96:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800ae9a:	d102      	bne.n	800aea2 <HAL_PWREx_ControlVoltageScaling+0x6e>
 800ae9c:	68fb      	ldr	r3, [r7, #12]
 800ae9e:	2b00      	cmp	r3, #0
 800aea0:	d1f2      	bne.n	800ae88 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800aea2:	4b33      	ldr	r3, [pc, #204]	; (800af70 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800aea4:	695b      	ldr	r3, [r3, #20]
 800aea6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800aeaa:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800aeae:	d158      	bne.n	800af62 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800aeb0:	2303      	movs	r3, #3
 800aeb2:	e057      	b.n	800af64 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800aeb4:	4b2e      	ldr	r3, [pc, #184]	; (800af70 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800aeb6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800aeba:	4a2d      	ldr	r2, [pc, #180]	; (800af70 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800aebc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800aec0:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 800aec4:	e04d      	b.n	800af62 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800aec6:	687b      	ldr	r3, [r7, #4]
 800aec8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800aecc:	d141      	bne.n	800af52 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800aece:	4b28      	ldr	r3, [pc, #160]	; (800af70 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800aed0:	681b      	ldr	r3, [r3, #0]
 800aed2:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800aed6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800aeda:	d131      	bne.n	800af40 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800aedc:	4b24      	ldr	r3, [pc, #144]	; (800af70 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800aede:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800aee2:	4a23      	ldr	r2, [pc, #140]	; (800af70 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800aee4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800aee8:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800aeec:	4b20      	ldr	r3, [pc, #128]	; (800af70 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800aeee:	681b      	ldr	r3, [r3, #0]
 800aef0:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800aef4:	4a1e      	ldr	r2, [pc, #120]	; (800af70 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800aef6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800aefa:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800aefc:	4b1d      	ldr	r3, [pc, #116]	; (800af74 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800aefe:	681b      	ldr	r3, [r3, #0]
 800af00:	2232      	movs	r2, #50	; 0x32
 800af02:	fb02 f303 	mul.w	r3, r2, r3
 800af06:	4a1c      	ldr	r2, [pc, #112]	; (800af78 <HAL_PWREx_ControlVoltageScaling+0x144>)
 800af08:	fba2 2303 	umull	r2, r3, r2, r3
 800af0c:	0c9b      	lsrs	r3, r3, #18
 800af0e:	3301      	adds	r3, #1
 800af10:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800af12:	e002      	b.n	800af1a <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 800af14:	68fb      	ldr	r3, [r7, #12]
 800af16:	3b01      	subs	r3, #1
 800af18:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800af1a:	4b15      	ldr	r3, [pc, #84]	; (800af70 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800af1c:	695b      	ldr	r3, [r3, #20]
 800af1e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800af22:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800af26:	d102      	bne.n	800af2e <HAL_PWREx_ControlVoltageScaling+0xfa>
 800af28:	68fb      	ldr	r3, [r7, #12]
 800af2a:	2b00      	cmp	r3, #0
 800af2c:	d1f2      	bne.n	800af14 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800af2e:	4b10      	ldr	r3, [pc, #64]	; (800af70 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800af30:	695b      	ldr	r3, [r3, #20]
 800af32:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800af36:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800af3a:	d112      	bne.n	800af62 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800af3c:	2303      	movs	r3, #3
 800af3e:	e011      	b.n	800af64 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800af40:	4b0b      	ldr	r3, [pc, #44]	; (800af70 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800af42:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800af46:	4a0a      	ldr	r2, [pc, #40]	; (800af70 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800af48:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800af4c:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 800af50:	e007      	b.n	800af62 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800af52:	4b07      	ldr	r3, [pc, #28]	; (800af70 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800af54:	681b      	ldr	r3, [r3, #0]
 800af56:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800af5a:	4a05      	ldr	r2, [pc, #20]	; (800af70 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800af5c:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800af60:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 800af62:	2300      	movs	r3, #0
}
 800af64:	4618      	mov	r0, r3
 800af66:	3714      	adds	r7, #20
 800af68:	46bd      	mov	sp, r7
 800af6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af6e:	4770      	bx	lr
 800af70:	40007000 	.word	0x40007000
 800af74:	20000000 	.word	0x20000000
 800af78:	431bde83 	.word	0x431bde83

0800af7c <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 800af7c:	b480      	push	{r7}
 800af7e:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 800af80:	4b05      	ldr	r3, [pc, #20]	; (800af98 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800af82:	689b      	ldr	r3, [r3, #8]
 800af84:	4a04      	ldr	r2, [pc, #16]	; (800af98 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800af86:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800af8a:	6093      	str	r3, [r2, #8]
}
 800af8c:	bf00      	nop
 800af8e:	46bd      	mov	sp, r7
 800af90:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af94:	4770      	bx	lr
 800af96:	bf00      	nop
 800af98:	40007000 	.word	0x40007000

0800af9c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800af9c:	b580      	push	{r7, lr}
 800af9e:	b088      	sub	sp, #32
 800afa0:	af00      	add	r7, sp, #0
 800afa2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800afa4:	687b      	ldr	r3, [r7, #4]
 800afa6:	2b00      	cmp	r3, #0
 800afa8:	d101      	bne.n	800afae <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800afaa:	2301      	movs	r3, #1
 800afac:	e306      	b.n	800b5bc <HAL_RCC_OscConfig+0x620>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800afae:	687b      	ldr	r3, [r7, #4]
 800afb0:	681b      	ldr	r3, [r3, #0]
 800afb2:	f003 0301 	and.w	r3, r3, #1
 800afb6:	2b00      	cmp	r3, #0
 800afb8:	d075      	beq.n	800b0a6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800afba:	4b97      	ldr	r3, [pc, #604]	; (800b218 <HAL_RCC_OscConfig+0x27c>)
 800afbc:	689b      	ldr	r3, [r3, #8]
 800afbe:	f003 030c 	and.w	r3, r3, #12
 800afc2:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800afc4:	4b94      	ldr	r3, [pc, #592]	; (800b218 <HAL_RCC_OscConfig+0x27c>)
 800afc6:	68db      	ldr	r3, [r3, #12]
 800afc8:	f003 0303 	and.w	r3, r3, #3
 800afcc:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 800afce:	69bb      	ldr	r3, [r7, #24]
 800afd0:	2b0c      	cmp	r3, #12
 800afd2:	d102      	bne.n	800afda <HAL_RCC_OscConfig+0x3e>
 800afd4:	697b      	ldr	r3, [r7, #20]
 800afd6:	2b03      	cmp	r3, #3
 800afd8:	d002      	beq.n	800afe0 <HAL_RCC_OscConfig+0x44>
 800afda:	69bb      	ldr	r3, [r7, #24]
 800afdc:	2b08      	cmp	r3, #8
 800afde:	d10b      	bne.n	800aff8 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800afe0:	4b8d      	ldr	r3, [pc, #564]	; (800b218 <HAL_RCC_OscConfig+0x27c>)
 800afe2:	681b      	ldr	r3, [r3, #0]
 800afe4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800afe8:	2b00      	cmp	r3, #0
 800afea:	d05b      	beq.n	800b0a4 <HAL_RCC_OscConfig+0x108>
 800afec:	687b      	ldr	r3, [r7, #4]
 800afee:	685b      	ldr	r3, [r3, #4]
 800aff0:	2b00      	cmp	r3, #0
 800aff2:	d157      	bne.n	800b0a4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800aff4:	2301      	movs	r3, #1
 800aff6:	e2e1      	b.n	800b5bc <HAL_RCC_OscConfig+0x620>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800aff8:	687b      	ldr	r3, [r7, #4]
 800affa:	685b      	ldr	r3, [r3, #4]
 800affc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800b000:	d106      	bne.n	800b010 <HAL_RCC_OscConfig+0x74>
 800b002:	4b85      	ldr	r3, [pc, #532]	; (800b218 <HAL_RCC_OscConfig+0x27c>)
 800b004:	681b      	ldr	r3, [r3, #0]
 800b006:	4a84      	ldr	r2, [pc, #528]	; (800b218 <HAL_RCC_OscConfig+0x27c>)
 800b008:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800b00c:	6013      	str	r3, [r2, #0]
 800b00e:	e01d      	b.n	800b04c <HAL_RCC_OscConfig+0xb0>
 800b010:	687b      	ldr	r3, [r7, #4]
 800b012:	685b      	ldr	r3, [r3, #4]
 800b014:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800b018:	d10c      	bne.n	800b034 <HAL_RCC_OscConfig+0x98>
 800b01a:	4b7f      	ldr	r3, [pc, #508]	; (800b218 <HAL_RCC_OscConfig+0x27c>)
 800b01c:	681b      	ldr	r3, [r3, #0]
 800b01e:	4a7e      	ldr	r2, [pc, #504]	; (800b218 <HAL_RCC_OscConfig+0x27c>)
 800b020:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800b024:	6013      	str	r3, [r2, #0]
 800b026:	4b7c      	ldr	r3, [pc, #496]	; (800b218 <HAL_RCC_OscConfig+0x27c>)
 800b028:	681b      	ldr	r3, [r3, #0]
 800b02a:	4a7b      	ldr	r2, [pc, #492]	; (800b218 <HAL_RCC_OscConfig+0x27c>)
 800b02c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800b030:	6013      	str	r3, [r2, #0]
 800b032:	e00b      	b.n	800b04c <HAL_RCC_OscConfig+0xb0>
 800b034:	4b78      	ldr	r3, [pc, #480]	; (800b218 <HAL_RCC_OscConfig+0x27c>)
 800b036:	681b      	ldr	r3, [r3, #0]
 800b038:	4a77      	ldr	r2, [pc, #476]	; (800b218 <HAL_RCC_OscConfig+0x27c>)
 800b03a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800b03e:	6013      	str	r3, [r2, #0]
 800b040:	4b75      	ldr	r3, [pc, #468]	; (800b218 <HAL_RCC_OscConfig+0x27c>)
 800b042:	681b      	ldr	r3, [r3, #0]
 800b044:	4a74      	ldr	r2, [pc, #464]	; (800b218 <HAL_RCC_OscConfig+0x27c>)
 800b046:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800b04a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800b04c:	687b      	ldr	r3, [r7, #4]
 800b04e:	685b      	ldr	r3, [r3, #4]
 800b050:	2b00      	cmp	r3, #0
 800b052:	d013      	beq.n	800b07c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b054:	f7fa fed4 	bl	8005e00 <HAL_GetTick>
 800b058:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800b05a:	e008      	b.n	800b06e <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800b05c:	f7fa fed0 	bl	8005e00 <HAL_GetTick>
 800b060:	4602      	mov	r2, r0
 800b062:	693b      	ldr	r3, [r7, #16]
 800b064:	1ad3      	subs	r3, r2, r3
 800b066:	2b64      	cmp	r3, #100	; 0x64
 800b068:	d901      	bls.n	800b06e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800b06a:	2303      	movs	r3, #3
 800b06c:	e2a6      	b.n	800b5bc <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800b06e:	4b6a      	ldr	r3, [pc, #424]	; (800b218 <HAL_RCC_OscConfig+0x27c>)
 800b070:	681b      	ldr	r3, [r3, #0]
 800b072:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800b076:	2b00      	cmp	r3, #0
 800b078:	d0f0      	beq.n	800b05c <HAL_RCC_OscConfig+0xc0>
 800b07a:	e014      	b.n	800b0a6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b07c:	f7fa fec0 	bl	8005e00 <HAL_GetTick>
 800b080:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800b082:	e008      	b.n	800b096 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800b084:	f7fa febc 	bl	8005e00 <HAL_GetTick>
 800b088:	4602      	mov	r2, r0
 800b08a:	693b      	ldr	r3, [r7, #16]
 800b08c:	1ad3      	subs	r3, r2, r3
 800b08e:	2b64      	cmp	r3, #100	; 0x64
 800b090:	d901      	bls.n	800b096 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800b092:	2303      	movs	r3, #3
 800b094:	e292      	b.n	800b5bc <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800b096:	4b60      	ldr	r3, [pc, #384]	; (800b218 <HAL_RCC_OscConfig+0x27c>)
 800b098:	681b      	ldr	r3, [r3, #0]
 800b09a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800b09e:	2b00      	cmp	r3, #0
 800b0a0:	d1f0      	bne.n	800b084 <HAL_RCC_OscConfig+0xe8>
 800b0a2:	e000      	b.n	800b0a6 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800b0a4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800b0a6:	687b      	ldr	r3, [r7, #4]
 800b0a8:	681b      	ldr	r3, [r3, #0]
 800b0aa:	f003 0302 	and.w	r3, r3, #2
 800b0ae:	2b00      	cmp	r3, #0
 800b0b0:	d075      	beq.n	800b19e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800b0b2:	4b59      	ldr	r3, [pc, #356]	; (800b218 <HAL_RCC_OscConfig+0x27c>)
 800b0b4:	689b      	ldr	r3, [r3, #8]
 800b0b6:	f003 030c 	and.w	r3, r3, #12
 800b0ba:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800b0bc:	4b56      	ldr	r3, [pc, #344]	; (800b218 <HAL_RCC_OscConfig+0x27c>)
 800b0be:	68db      	ldr	r3, [r3, #12]
 800b0c0:	f003 0303 	and.w	r3, r3, #3
 800b0c4:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 800b0c6:	69bb      	ldr	r3, [r7, #24]
 800b0c8:	2b0c      	cmp	r3, #12
 800b0ca:	d102      	bne.n	800b0d2 <HAL_RCC_OscConfig+0x136>
 800b0cc:	697b      	ldr	r3, [r7, #20]
 800b0ce:	2b02      	cmp	r3, #2
 800b0d0:	d002      	beq.n	800b0d8 <HAL_RCC_OscConfig+0x13c>
 800b0d2:	69bb      	ldr	r3, [r7, #24]
 800b0d4:	2b04      	cmp	r3, #4
 800b0d6:	d11f      	bne.n	800b118 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800b0d8:	4b4f      	ldr	r3, [pc, #316]	; (800b218 <HAL_RCC_OscConfig+0x27c>)
 800b0da:	681b      	ldr	r3, [r3, #0]
 800b0dc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800b0e0:	2b00      	cmp	r3, #0
 800b0e2:	d005      	beq.n	800b0f0 <HAL_RCC_OscConfig+0x154>
 800b0e4:	687b      	ldr	r3, [r7, #4]
 800b0e6:	68db      	ldr	r3, [r3, #12]
 800b0e8:	2b00      	cmp	r3, #0
 800b0ea:	d101      	bne.n	800b0f0 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 800b0ec:	2301      	movs	r3, #1
 800b0ee:	e265      	b.n	800b5bc <HAL_RCC_OscConfig+0x620>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800b0f0:	4b49      	ldr	r3, [pc, #292]	; (800b218 <HAL_RCC_OscConfig+0x27c>)
 800b0f2:	685b      	ldr	r3, [r3, #4]
 800b0f4:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 800b0f8:	687b      	ldr	r3, [r7, #4]
 800b0fa:	691b      	ldr	r3, [r3, #16]
 800b0fc:	061b      	lsls	r3, r3, #24
 800b0fe:	4946      	ldr	r1, [pc, #280]	; (800b218 <HAL_RCC_OscConfig+0x27c>)
 800b100:	4313      	orrs	r3, r2
 800b102:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 800b104:	4b45      	ldr	r3, [pc, #276]	; (800b21c <HAL_RCC_OscConfig+0x280>)
 800b106:	681b      	ldr	r3, [r3, #0]
 800b108:	4618      	mov	r0, r3
 800b10a:	f7fa fe2d 	bl	8005d68 <HAL_InitTick>
 800b10e:	4603      	mov	r3, r0
 800b110:	2b00      	cmp	r3, #0
 800b112:	d043      	beq.n	800b19c <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 800b114:	2301      	movs	r3, #1
 800b116:	e251      	b.n	800b5bc <HAL_RCC_OscConfig+0x620>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800b118:	687b      	ldr	r3, [r7, #4]
 800b11a:	68db      	ldr	r3, [r3, #12]
 800b11c:	2b00      	cmp	r3, #0
 800b11e:	d023      	beq.n	800b168 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800b120:	4b3d      	ldr	r3, [pc, #244]	; (800b218 <HAL_RCC_OscConfig+0x27c>)
 800b122:	681b      	ldr	r3, [r3, #0]
 800b124:	4a3c      	ldr	r2, [pc, #240]	; (800b218 <HAL_RCC_OscConfig+0x27c>)
 800b126:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800b12a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b12c:	f7fa fe68 	bl	8005e00 <HAL_GetTick>
 800b130:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800b132:	e008      	b.n	800b146 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800b134:	f7fa fe64 	bl	8005e00 <HAL_GetTick>
 800b138:	4602      	mov	r2, r0
 800b13a:	693b      	ldr	r3, [r7, #16]
 800b13c:	1ad3      	subs	r3, r2, r3
 800b13e:	2b02      	cmp	r3, #2
 800b140:	d901      	bls.n	800b146 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 800b142:	2303      	movs	r3, #3
 800b144:	e23a      	b.n	800b5bc <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800b146:	4b34      	ldr	r3, [pc, #208]	; (800b218 <HAL_RCC_OscConfig+0x27c>)
 800b148:	681b      	ldr	r3, [r3, #0]
 800b14a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800b14e:	2b00      	cmp	r3, #0
 800b150:	d0f0      	beq.n	800b134 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800b152:	4b31      	ldr	r3, [pc, #196]	; (800b218 <HAL_RCC_OscConfig+0x27c>)
 800b154:	685b      	ldr	r3, [r3, #4]
 800b156:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 800b15a:	687b      	ldr	r3, [r7, #4]
 800b15c:	691b      	ldr	r3, [r3, #16]
 800b15e:	061b      	lsls	r3, r3, #24
 800b160:	492d      	ldr	r1, [pc, #180]	; (800b218 <HAL_RCC_OscConfig+0x27c>)
 800b162:	4313      	orrs	r3, r2
 800b164:	604b      	str	r3, [r1, #4]
 800b166:	e01a      	b.n	800b19e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800b168:	4b2b      	ldr	r3, [pc, #172]	; (800b218 <HAL_RCC_OscConfig+0x27c>)
 800b16a:	681b      	ldr	r3, [r3, #0]
 800b16c:	4a2a      	ldr	r2, [pc, #168]	; (800b218 <HAL_RCC_OscConfig+0x27c>)
 800b16e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800b172:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b174:	f7fa fe44 	bl	8005e00 <HAL_GetTick>
 800b178:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800b17a:	e008      	b.n	800b18e <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800b17c:	f7fa fe40 	bl	8005e00 <HAL_GetTick>
 800b180:	4602      	mov	r2, r0
 800b182:	693b      	ldr	r3, [r7, #16]
 800b184:	1ad3      	subs	r3, r2, r3
 800b186:	2b02      	cmp	r3, #2
 800b188:	d901      	bls.n	800b18e <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 800b18a:	2303      	movs	r3, #3
 800b18c:	e216      	b.n	800b5bc <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800b18e:	4b22      	ldr	r3, [pc, #136]	; (800b218 <HAL_RCC_OscConfig+0x27c>)
 800b190:	681b      	ldr	r3, [r3, #0]
 800b192:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800b196:	2b00      	cmp	r3, #0
 800b198:	d1f0      	bne.n	800b17c <HAL_RCC_OscConfig+0x1e0>
 800b19a:	e000      	b.n	800b19e <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800b19c:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800b19e:	687b      	ldr	r3, [r7, #4]
 800b1a0:	681b      	ldr	r3, [r3, #0]
 800b1a2:	f003 0308 	and.w	r3, r3, #8
 800b1a6:	2b00      	cmp	r3, #0
 800b1a8:	d041      	beq.n	800b22e <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800b1aa:	687b      	ldr	r3, [r7, #4]
 800b1ac:	695b      	ldr	r3, [r3, #20]
 800b1ae:	2b00      	cmp	r3, #0
 800b1b0:	d01c      	beq.n	800b1ec <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800b1b2:	4b19      	ldr	r3, [pc, #100]	; (800b218 <HAL_RCC_OscConfig+0x27c>)
 800b1b4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800b1b8:	4a17      	ldr	r2, [pc, #92]	; (800b218 <HAL_RCC_OscConfig+0x27c>)
 800b1ba:	f043 0301 	orr.w	r3, r3, #1
 800b1be:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800b1c2:	f7fa fe1d 	bl	8005e00 <HAL_GetTick>
 800b1c6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800b1c8:	e008      	b.n	800b1dc <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800b1ca:	f7fa fe19 	bl	8005e00 <HAL_GetTick>
 800b1ce:	4602      	mov	r2, r0
 800b1d0:	693b      	ldr	r3, [r7, #16]
 800b1d2:	1ad3      	subs	r3, r2, r3
 800b1d4:	2b02      	cmp	r3, #2
 800b1d6:	d901      	bls.n	800b1dc <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 800b1d8:	2303      	movs	r3, #3
 800b1da:	e1ef      	b.n	800b5bc <HAL_RCC_OscConfig+0x620>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800b1dc:	4b0e      	ldr	r3, [pc, #56]	; (800b218 <HAL_RCC_OscConfig+0x27c>)
 800b1de:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800b1e2:	f003 0302 	and.w	r3, r3, #2
 800b1e6:	2b00      	cmp	r3, #0
 800b1e8:	d0ef      	beq.n	800b1ca <HAL_RCC_OscConfig+0x22e>
 800b1ea:	e020      	b.n	800b22e <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800b1ec:	4b0a      	ldr	r3, [pc, #40]	; (800b218 <HAL_RCC_OscConfig+0x27c>)
 800b1ee:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800b1f2:	4a09      	ldr	r2, [pc, #36]	; (800b218 <HAL_RCC_OscConfig+0x27c>)
 800b1f4:	f023 0301 	bic.w	r3, r3, #1
 800b1f8:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800b1fc:	f7fa fe00 	bl	8005e00 <HAL_GetTick>
 800b200:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800b202:	e00d      	b.n	800b220 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800b204:	f7fa fdfc 	bl	8005e00 <HAL_GetTick>
 800b208:	4602      	mov	r2, r0
 800b20a:	693b      	ldr	r3, [r7, #16]
 800b20c:	1ad3      	subs	r3, r2, r3
 800b20e:	2b02      	cmp	r3, #2
 800b210:	d906      	bls.n	800b220 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 800b212:	2303      	movs	r3, #3
 800b214:	e1d2      	b.n	800b5bc <HAL_RCC_OscConfig+0x620>
 800b216:	bf00      	nop
 800b218:	40021000 	.word	0x40021000
 800b21c:	20000004 	.word	0x20000004
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800b220:	4b8c      	ldr	r3, [pc, #560]	; (800b454 <HAL_RCC_OscConfig+0x4b8>)
 800b222:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800b226:	f003 0302 	and.w	r3, r3, #2
 800b22a:	2b00      	cmp	r3, #0
 800b22c:	d1ea      	bne.n	800b204 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800b22e:	687b      	ldr	r3, [r7, #4]
 800b230:	681b      	ldr	r3, [r3, #0]
 800b232:	f003 0304 	and.w	r3, r3, #4
 800b236:	2b00      	cmp	r3, #0
 800b238:	f000 80a6 	beq.w	800b388 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 800b23c:	2300      	movs	r3, #0
 800b23e:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800b240:	4b84      	ldr	r3, [pc, #528]	; (800b454 <HAL_RCC_OscConfig+0x4b8>)
 800b242:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b244:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800b248:	2b00      	cmp	r3, #0
 800b24a:	d101      	bne.n	800b250 <HAL_RCC_OscConfig+0x2b4>
 800b24c:	2301      	movs	r3, #1
 800b24e:	e000      	b.n	800b252 <HAL_RCC_OscConfig+0x2b6>
 800b250:	2300      	movs	r3, #0
 800b252:	2b00      	cmp	r3, #0
 800b254:	d00d      	beq.n	800b272 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800b256:	4b7f      	ldr	r3, [pc, #508]	; (800b454 <HAL_RCC_OscConfig+0x4b8>)
 800b258:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b25a:	4a7e      	ldr	r2, [pc, #504]	; (800b454 <HAL_RCC_OscConfig+0x4b8>)
 800b25c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800b260:	6593      	str	r3, [r2, #88]	; 0x58
 800b262:	4b7c      	ldr	r3, [pc, #496]	; (800b454 <HAL_RCC_OscConfig+0x4b8>)
 800b264:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b266:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800b26a:	60fb      	str	r3, [r7, #12]
 800b26c:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800b26e:	2301      	movs	r3, #1
 800b270:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800b272:	4b79      	ldr	r3, [pc, #484]	; (800b458 <HAL_RCC_OscConfig+0x4bc>)
 800b274:	681b      	ldr	r3, [r3, #0]
 800b276:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800b27a:	2b00      	cmp	r3, #0
 800b27c:	d118      	bne.n	800b2b0 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800b27e:	4b76      	ldr	r3, [pc, #472]	; (800b458 <HAL_RCC_OscConfig+0x4bc>)
 800b280:	681b      	ldr	r3, [r3, #0]
 800b282:	4a75      	ldr	r2, [pc, #468]	; (800b458 <HAL_RCC_OscConfig+0x4bc>)
 800b284:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800b288:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800b28a:	f7fa fdb9 	bl	8005e00 <HAL_GetTick>
 800b28e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800b290:	e008      	b.n	800b2a4 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800b292:	f7fa fdb5 	bl	8005e00 <HAL_GetTick>
 800b296:	4602      	mov	r2, r0
 800b298:	693b      	ldr	r3, [r7, #16]
 800b29a:	1ad3      	subs	r3, r2, r3
 800b29c:	2b02      	cmp	r3, #2
 800b29e:	d901      	bls.n	800b2a4 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 800b2a0:	2303      	movs	r3, #3
 800b2a2:	e18b      	b.n	800b5bc <HAL_RCC_OscConfig+0x620>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800b2a4:	4b6c      	ldr	r3, [pc, #432]	; (800b458 <HAL_RCC_OscConfig+0x4bc>)
 800b2a6:	681b      	ldr	r3, [r3, #0]
 800b2a8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800b2ac:	2b00      	cmp	r3, #0
 800b2ae:	d0f0      	beq.n	800b292 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800b2b0:	687b      	ldr	r3, [r7, #4]
 800b2b2:	689b      	ldr	r3, [r3, #8]
 800b2b4:	2b01      	cmp	r3, #1
 800b2b6:	d108      	bne.n	800b2ca <HAL_RCC_OscConfig+0x32e>
 800b2b8:	4b66      	ldr	r3, [pc, #408]	; (800b454 <HAL_RCC_OscConfig+0x4b8>)
 800b2ba:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800b2be:	4a65      	ldr	r2, [pc, #404]	; (800b454 <HAL_RCC_OscConfig+0x4b8>)
 800b2c0:	f043 0301 	orr.w	r3, r3, #1
 800b2c4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800b2c8:	e024      	b.n	800b314 <HAL_RCC_OscConfig+0x378>
 800b2ca:	687b      	ldr	r3, [r7, #4]
 800b2cc:	689b      	ldr	r3, [r3, #8]
 800b2ce:	2b05      	cmp	r3, #5
 800b2d0:	d110      	bne.n	800b2f4 <HAL_RCC_OscConfig+0x358>
 800b2d2:	4b60      	ldr	r3, [pc, #384]	; (800b454 <HAL_RCC_OscConfig+0x4b8>)
 800b2d4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800b2d8:	4a5e      	ldr	r2, [pc, #376]	; (800b454 <HAL_RCC_OscConfig+0x4b8>)
 800b2da:	f043 0304 	orr.w	r3, r3, #4
 800b2de:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800b2e2:	4b5c      	ldr	r3, [pc, #368]	; (800b454 <HAL_RCC_OscConfig+0x4b8>)
 800b2e4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800b2e8:	4a5a      	ldr	r2, [pc, #360]	; (800b454 <HAL_RCC_OscConfig+0x4b8>)
 800b2ea:	f043 0301 	orr.w	r3, r3, #1
 800b2ee:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800b2f2:	e00f      	b.n	800b314 <HAL_RCC_OscConfig+0x378>
 800b2f4:	4b57      	ldr	r3, [pc, #348]	; (800b454 <HAL_RCC_OscConfig+0x4b8>)
 800b2f6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800b2fa:	4a56      	ldr	r2, [pc, #344]	; (800b454 <HAL_RCC_OscConfig+0x4b8>)
 800b2fc:	f023 0301 	bic.w	r3, r3, #1
 800b300:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800b304:	4b53      	ldr	r3, [pc, #332]	; (800b454 <HAL_RCC_OscConfig+0x4b8>)
 800b306:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800b30a:	4a52      	ldr	r2, [pc, #328]	; (800b454 <HAL_RCC_OscConfig+0x4b8>)
 800b30c:	f023 0304 	bic.w	r3, r3, #4
 800b310:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800b314:	687b      	ldr	r3, [r7, #4]
 800b316:	689b      	ldr	r3, [r3, #8]
 800b318:	2b00      	cmp	r3, #0
 800b31a:	d016      	beq.n	800b34a <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800b31c:	f7fa fd70 	bl	8005e00 <HAL_GetTick>
 800b320:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800b322:	e00a      	b.n	800b33a <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800b324:	f7fa fd6c 	bl	8005e00 <HAL_GetTick>
 800b328:	4602      	mov	r2, r0
 800b32a:	693b      	ldr	r3, [r7, #16]
 800b32c:	1ad3      	subs	r3, r2, r3
 800b32e:	f241 3288 	movw	r2, #5000	; 0x1388
 800b332:	4293      	cmp	r3, r2
 800b334:	d901      	bls.n	800b33a <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 800b336:	2303      	movs	r3, #3
 800b338:	e140      	b.n	800b5bc <HAL_RCC_OscConfig+0x620>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800b33a:	4b46      	ldr	r3, [pc, #280]	; (800b454 <HAL_RCC_OscConfig+0x4b8>)
 800b33c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800b340:	f003 0302 	and.w	r3, r3, #2
 800b344:	2b00      	cmp	r3, #0
 800b346:	d0ed      	beq.n	800b324 <HAL_RCC_OscConfig+0x388>
 800b348:	e015      	b.n	800b376 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800b34a:	f7fa fd59 	bl	8005e00 <HAL_GetTick>
 800b34e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800b350:	e00a      	b.n	800b368 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800b352:	f7fa fd55 	bl	8005e00 <HAL_GetTick>
 800b356:	4602      	mov	r2, r0
 800b358:	693b      	ldr	r3, [r7, #16]
 800b35a:	1ad3      	subs	r3, r2, r3
 800b35c:	f241 3288 	movw	r2, #5000	; 0x1388
 800b360:	4293      	cmp	r3, r2
 800b362:	d901      	bls.n	800b368 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 800b364:	2303      	movs	r3, #3
 800b366:	e129      	b.n	800b5bc <HAL_RCC_OscConfig+0x620>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800b368:	4b3a      	ldr	r3, [pc, #232]	; (800b454 <HAL_RCC_OscConfig+0x4b8>)
 800b36a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800b36e:	f003 0302 	and.w	r3, r3, #2
 800b372:	2b00      	cmp	r3, #0
 800b374:	d1ed      	bne.n	800b352 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800b376:	7ffb      	ldrb	r3, [r7, #31]
 800b378:	2b01      	cmp	r3, #1
 800b37a:	d105      	bne.n	800b388 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800b37c:	4b35      	ldr	r3, [pc, #212]	; (800b454 <HAL_RCC_OscConfig+0x4b8>)
 800b37e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b380:	4a34      	ldr	r2, [pc, #208]	; (800b454 <HAL_RCC_OscConfig+0x4b8>)
 800b382:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800b386:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800b388:	687b      	ldr	r3, [r7, #4]
 800b38a:	681b      	ldr	r3, [r3, #0]
 800b38c:	f003 0320 	and.w	r3, r3, #32
 800b390:	2b00      	cmp	r3, #0
 800b392:	d03c      	beq.n	800b40e <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800b394:	687b      	ldr	r3, [r7, #4]
 800b396:	699b      	ldr	r3, [r3, #24]
 800b398:	2b00      	cmp	r3, #0
 800b39a:	d01c      	beq.n	800b3d6 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800b39c:	4b2d      	ldr	r3, [pc, #180]	; (800b454 <HAL_RCC_OscConfig+0x4b8>)
 800b39e:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800b3a2:	4a2c      	ldr	r2, [pc, #176]	; (800b454 <HAL_RCC_OscConfig+0x4b8>)
 800b3a4:	f043 0301 	orr.w	r3, r3, #1
 800b3a8:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800b3ac:	f7fa fd28 	bl	8005e00 <HAL_GetTick>
 800b3b0:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800b3b2:	e008      	b.n	800b3c6 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800b3b4:	f7fa fd24 	bl	8005e00 <HAL_GetTick>
 800b3b8:	4602      	mov	r2, r0
 800b3ba:	693b      	ldr	r3, [r7, #16]
 800b3bc:	1ad3      	subs	r3, r2, r3
 800b3be:	2b02      	cmp	r3, #2
 800b3c0:	d901      	bls.n	800b3c6 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 800b3c2:	2303      	movs	r3, #3
 800b3c4:	e0fa      	b.n	800b5bc <HAL_RCC_OscConfig+0x620>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800b3c6:	4b23      	ldr	r3, [pc, #140]	; (800b454 <HAL_RCC_OscConfig+0x4b8>)
 800b3c8:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800b3cc:	f003 0302 	and.w	r3, r3, #2
 800b3d0:	2b00      	cmp	r3, #0
 800b3d2:	d0ef      	beq.n	800b3b4 <HAL_RCC_OscConfig+0x418>
 800b3d4:	e01b      	b.n	800b40e <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800b3d6:	4b1f      	ldr	r3, [pc, #124]	; (800b454 <HAL_RCC_OscConfig+0x4b8>)
 800b3d8:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800b3dc:	4a1d      	ldr	r2, [pc, #116]	; (800b454 <HAL_RCC_OscConfig+0x4b8>)
 800b3de:	f023 0301 	bic.w	r3, r3, #1
 800b3e2:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800b3e6:	f7fa fd0b 	bl	8005e00 <HAL_GetTick>
 800b3ea:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800b3ec:	e008      	b.n	800b400 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800b3ee:	f7fa fd07 	bl	8005e00 <HAL_GetTick>
 800b3f2:	4602      	mov	r2, r0
 800b3f4:	693b      	ldr	r3, [r7, #16]
 800b3f6:	1ad3      	subs	r3, r2, r3
 800b3f8:	2b02      	cmp	r3, #2
 800b3fa:	d901      	bls.n	800b400 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 800b3fc:	2303      	movs	r3, #3
 800b3fe:	e0dd      	b.n	800b5bc <HAL_RCC_OscConfig+0x620>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800b400:	4b14      	ldr	r3, [pc, #80]	; (800b454 <HAL_RCC_OscConfig+0x4b8>)
 800b402:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800b406:	f003 0302 	and.w	r3, r3, #2
 800b40a:	2b00      	cmp	r3, #0
 800b40c:	d1ef      	bne.n	800b3ee <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800b40e:	687b      	ldr	r3, [r7, #4]
 800b410:	69db      	ldr	r3, [r3, #28]
 800b412:	2b00      	cmp	r3, #0
 800b414:	f000 80d1 	beq.w	800b5ba <HAL_RCC_OscConfig+0x61e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800b418:	4b0e      	ldr	r3, [pc, #56]	; (800b454 <HAL_RCC_OscConfig+0x4b8>)
 800b41a:	689b      	ldr	r3, [r3, #8]
 800b41c:	f003 030c 	and.w	r3, r3, #12
 800b420:	2b0c      	cmp	r3, #12
 800b422:	f000 808b 	beq.w	800b53c <HAL_RCC_OscConfig+0x5a0>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800b426:	687b      	ldr	r3, [r7, #4]
 800b428:	69db      	ldr	r3, [r3, #28]
 800b42a:	2b02      	cmp	r3, #2
 800b42c:	d15e      	bne.n	800b4ec <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800b42e:	4b09      	ldr	r3, [pc, #36]	; (800b454 <HAL_RCC_OscConfig+0x4b8>)
 800b430:	681b      	ldr	r3, [r3, #0]
 800b432:	4a08      	ldr	r2, [pc, #32]	; (800b454 <HAL_RCC_OscConfig+0x4b8>)
 800b434:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800b438:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b43a:	f7fa fce1 	bl	8005e00 <HAL_GetTick>
 800b43e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800b440:	e00c      	b.n	800b45c <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800b442:	f7fa fcdd 	bl	8005e00 <HAL_GetTick>
 800b446:	4602      	mov	r2, r0
 800b448:	693b      	ldr	r3, [r7, #16]
 800b44a:	1ad3      	subs	r3, r2, r3
 800b44c:	2b02      	cmp	r3, #2
 800b44e:	d905      	bls.n	800b45c <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 800b450:	2303      	movs	r3, #3
 800b452:	e0b3      	b.n	800b5bc <HAL_RCC_OscConfig+0x620>
 800b454:	40021000 	.word	0x40021000
 800b458:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800b45c:	4b59      	ldr	r3, [pc, #356]	; (800b5c4 <HAL_RCC_OscConfig+0x628>)
 800b45e:	681b      	ldr	r3, [r3, #0]
 800b460:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800b464:	2b00      	cmp	r3, #0
 800b466:	d1ec      	bne.n	800b442 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800b468:	4b56      	ldr	r3, [pc, #344]	; (800b5c4 <HAL_RCC_OscConfig+0x628>)
 800b46a:	68da      	ldr	r2, [r3, #12]
 800b46c:	4b56      	ldr	r3, [pc, #344]	; (800b5c8 <HAL_RCC_OscConfig+0x62c>)
 800b46e:	4013      	ands	r3, r2
 800b470:	687a      	ldr	r2, [r7, #4]
 800b472:	6a11      	ldr	r1, [r2, #32]
 800b474:	687a      	ldr	r2, [r7, #4]
 800b476:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800b478:	3a01      	subs	r2, #1
 800b47a:	0112      	lsls	r2, r2, #4
 800b47c:	4311      	orrs	r1, r2
 800b47e:	687a      	ldr	r2, [r7, #4]
 800b480:	6a92      	ldr	r2, [r2, #40]	; 0x28
 800b482:	0212      	lsls	r2, r2, #8
 800b484:	4311      	orrs	r1, r2
 800b486:	687a      	ldr	r2, [r7, #4]
 800b488:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800b48a:	0852      	lsrs	r2, r2, #1
 800b48c:	3a01      	subs	r2, #1
 800b48e:	0552      	lsls	r2, r2, #21
 800b490:	4311      	orrs	r1, r2
 800b492:	687a      	ldr	r2, [r7, #4]
 800b494:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800b496:	0852      	lsrs	r2, r2, #1
 800b498:	3a01      	subs	r2, #1
 800b49a:	0652      	lsls	r2, r2, #25
 800b49c:	4311      	orrs	r1, r2
 800b49e:	687a      	ldr	r2, [r7, #4]
 800b4a0:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 800b4a2:	06d2      	lsls	r2, r2, #27
 800b4a4:	430a      	orrs	r2, r1
 800b4a6:	4947      	ldr	r1, [pc, #284]	; (800b5c4 <HAL_RCC_OscConfig+0x628>)
 800b4a8:	4313      	orrs	r3, r2
 800b4aa:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800b4ac:	4b45      	ldr	r3, [pc, #276]	; (800b5c4 <HAL_RCC_OscConfig+0x628>)
 800b4ae:	681b      	ldr	r3, [r3, #0]
 800b4b0:	4a44      	ldr	r2, [pc, #272]	; (800b5c4 <HAL_RCC_OscConfig+0x628>)
 800b4b2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800b4b6:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800b4b8:	4b42      	ldr	r3, [pc, #264]	; (800b5c4 <HAL_RCC_OscConfig+0x628>)
 800b4ba:	68db      	ldr	r3, [r3, #12]
 800b4bc:	4a41      	ldr	r2, [pc, #260]	; (800b5c4 <HAL_RCC_OscConfig+0x628>)
 800b4be:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800b4c2:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b4c4:	f7fa fc9c 	bl	8005e00 <HAL_GetTick>
 800b4c8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800b4ca:	e008      	b.n	800b4de <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800b4cc:	f7fa fc98 	bl	8005e00 <HAL_GetTick>
 800b4d0:	4602      	mov	r2, r0
 800b4d2:	693b      	ldr	r3, [r7, #16]
 800b4d4:	1ad3      	subs	r3, r2, r3
 800b4d6:	2b02      	cmp	r3, #2
 800b4d8:	d901      	bls.n	800b4de <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 800b4da:	2303      	movs	r3, #3
 800b4dc:	e06e      	b.n	800b5bc <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800b4de:	4b39      	ldr	r3, [pc, #228]	; (800b5c4 <HAL_RCC_OscConfig+0x628>)
 800b4e0:	681b      	ldr	r3, [r3, #0]
 800b4e2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800b4e6:	2b00      	cmp	r3, #0
 800b4e8:	d0f0      	beq.n	800b4cc <HAL_RCC_OscConfig+0x530>
 800b4ea:	e066      	b.n	800b5ba <HAL_RCC_OscConfig+0x61e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800b4ec:	4b35      	ldr	r3, [pc, #212]	; (800b5c4 <HAL_RCC_OscConfig+0x628>)
 800b4ee:	681b      	ldr	r3, [r3, #0]
 800b4f0:	4a34      	ldr	r2, [pc, #208]	; (800b5c4 <HAL_RCC_OscConfig+0x628>)
 800b4f2:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800b4f6:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 800b4f8:	4b32      	ldr	r3, [pc, #200]	; (800b5c4 <HAL_RCC_OscConfig+0x628>)
 800b4fa:	68db      	ldr	r3, [r3, #12]
 800b4fc:	4a31      	ldr	r2, [pc, #196]	; (800b5c4 <HAL_RCC_OscConfig+0x628>)
 800b4fe:	f023 0303 	bic.w	r3, r3, #3
 800b502:	60d3      	str	r3, [r2, #12]
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 800b504:	4b2f      	ldr	r3, [pc, #188]	; (800b5c4 <HAL_RCC_OscConfig+0x628>)
 800b506:	68db      	ldr	r3, [r3, #12]
 800b508:	4a2e      	ldr	r2, [pc, #184]	; (800b5c4 <HAL_RCC_OscConfig+0x628>)
 800b50a:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 800b50e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800b512:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b514:	f7fa fc74 	bl	8005e00 <HAL_GetTick>
 800b518:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800b51a:	e008      	b.n	800b52e <HAL_RCC_OscConfig+0x592>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800b51c:	f7fa fc70 	bl	8005e00 <HAL_GetTick>
 800b520:	4602      	mov	r2, r0
 800b522:	693b      	ldr	r3, [r7, #16]
 800b524:	1ad3      	subs	r3, r2, r3
 800b526:	2b02      	cmp	r3, #2
 800b528:	d901      	bls.n	800b52e <HAL_RCC_OscConfig+0x592>
          {
            return HAL_TIMEOUT;
 800b52a:	2303      	movs	r3, #3
 800b52c:	e046      	b.n	800b5bc <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800b52e:	4b25      	ldr	r3, [pc, #148]	; (800b5c4 <HAL_RCC_OscConfig+0x628>)
 800b530:	681b      	ldr	r3, [r3, #0]
 800b532:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800b536:	2b00      	cmp	r3, #0
 800b538:	d1f0      	bne.n	800b51c <HAL_RCC_OscConfig+0x580>
 800b53a:	e03e      	b.n	800b5ba <HAL_RCC_OscConfig+0x61e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800b53c:	687b      	ldr	r3, [r7, #4]
 800b53e:	69db      	ldr	r3, [r3, #28]
 800b540:	2b01      	cmp	r3, #1
 800b542:	d101      	bne.n	800b548 <HAL_RCC_OscConfig+0x5ac>
      {
        return HAL_ERROR;
 800b544:	2301      	movs	r3, #1
 800b546:	e039      	b.n	800b5bc <HAL_RCC_OscConfig+0x620>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 800b548:	4b1e      	ldr	r3, [pc, #120]	; (800b5c4 <HAL_RCC_OscConfig+0x628>)
 800b54a:	68db      	ldr	r3, [r3, #12]
 800b54c:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800b54e:	697b      	ldr	r3, [r7, #20]
 800b550:	f003 0203 	and.w	r2, r3, #3
 800b554:	687b      	ldr	r3, [r7, #4]
 800b556:	6a1b      	ldr	r3, [r3, #32]
 800b558:	429a      	cmp	r2, r3
 800b55a:	d12c      	bne.n	800b5b6 <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800b55c:	697b      	ldr	r3, [r7, #20]
 800b55e:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 800b562:	687b      	ldr	r3, [r7, #4]
 800b564:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b566:	3b01      	subs	r3, #1
 800b568:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800b56a:	429a      	cmp	r2, r3
 800b56c:	d123      	bne.n	800b5b6 <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800b56e:	697b      	ldr	r3, [r7, #20]
 800b570:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 800b574:	687b      	ldr	r3, [r7, #4]
 800b576:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b578:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800b57a:	429a      	cmp	r2, r3
 800b57c:	d11b      	bne.n	800b5b6 <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800b57e:	697b      	ldr	r3, [r7, #20]
 800b580:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 800b584:	687b      	ldr	r3, [r7, #4]
 800b586:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b588:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800b58a:	429a      	cmp	r2, r3
 800b58c:	d113      	bne.n	800b5b6 <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800b58e:	697b      	ldr	r3, [r7, #20]
 800b590:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 800b594:	687b      	ldr	r3, [r7, #4]
 800b596:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b598:	085b      	lsrs	r3, r3, #1
 800b59a:	3b01      	subs	r3, #1
 800b59c:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800b59e:	429a      	cmp	r2, r3
 800b5a0:	d109      	bne.n	800b5b6 <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800b5a2:	697b      	ldr	r3, [r7, #20]
 800b5a4:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 800b5a8:	687b      	ldr	r3, [r7, #4]
 800b5aa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b5ac:	085b      	lsrs	r3, r3, #1
 800b5ae:	3b01      	subs	r3, #1
 800b5b0:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800b5b2:	429a      	cmp	r2, r3
 800b5b4:	d001      	beq.n	800b5ba <HAL_RCC_OscConfig+0x61e>
      {
        return HAL_ERROR;
 800b5b6:	2301      	movs	r3, #1
 800b5b8:	e000      	b.n	800b5bc <HAL_RCC_OscConfig+0x620>
      }
    }
  }
  }

  return HAL_OK;
 800b5ba:	2300      	movs	r3, #0
}
 800b5bc:	4618      	mov	r0, r3
 800b5be:	3720      	adds	r7, #32
 800b5c0:	46bd      	mov	sp, r7
 800b5c2:	bd80      	pop	{r7, pc}
 800b5c4:	40021000 	.word	0x40021000
 800b5c8:	019f800c 	.word	0x019f800c

0800b5cc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800b5cc:	b580      	push	{r7, lr}
 800b5ce:	b086      	sub	sp, #24
 800b5d0:	af00      	add	r7, sp, #0
 800b5d2:	6078      	str	r0, [r7, #4]
 800b5d4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 800b5d6:	2300      	movs	r3, #0
 800b5d8:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800b5da:	687b      	ldr	r3, [r7, #4]
 800b5dc:	2b00      	cmp	r3, #0
 800b5de:	d101      	bne.n	800b5e4 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 800b5e0:	2301      	movs	r3, #1
 800b5e2:	e11e      	b.n	800b822 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800b5e4:	4b91      	ldr	r3, [pc, #580]	; (800b82c <HAL_RCC_ClockConfig+0x260>)
 800b5e6:	681b      	ldr	r3, [r3, #0]
 800b5e8:	f003 030f 	and.w	r3, r3, #15
 800b5ec:	683a      	ldr	r2, [r7, #0]
 800b5ee:	429a      	cmp	r2, r3
 800b5f0:	d910      	bls.n	800b614 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800b5f2:	4b8e      	ldr	r3, [pc, #568]	; (800b82c <HAL_RCC_ClockConfig+0x260>)
 800b5f4:	681b      	ldr	r3, [r3, #0]
 800b5f6:	f023 020f 	bic.w	r2, r3, #15
 800b5fa:	498c      	ldr	r1, [pc, #560]	; (800b82c <HAL_RCC_ClockConfig+0x260>)
 800b5fc:	683b      	ldr	r3, [r7, #0]
 800b5fe:	4313      	orrs	r3, r2
 800b600:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800b602:	4b8a      	ldr	r3, [pc, #552]	; (800b82c <HAL_RCC_ClockConfig+0x260>)
 800b604:	681b      	ldr	r3, [r3, #0]
 800b606:	f003 030f 	and.w	r3, r3, #15
 800b60a:	683a      	ldr	r2, [r7, #0]
 800b60c:	429a      	cmp	r2, r3
 800b60e:	d001      	beq.n	800b614 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 800b610:	2301      	movs	r3, #1
 800b612:	e106      	b.n	800b822 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800b614:	687b      	ldr	r3, [r7, #4]
 800b616:	681b      	ldr	r3, [r3, #0]
 800b618:	f003 0301 	and.w	r3, r3, #1
 800b61c:	2b00      	cmp	r3, #0
 800b61e:	d073      	beq.n	800b708 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800b620:	687b      	ldr	r3, [r7, #4]
 800b622:	685b      	ldr	r3, [r3, #4]
 800b624:	2b03      	cmp	r3, #3
 800b626:	d129      	bne.n	800b67c <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800b628:	4b81      	ldr	r3, [pc, #516]	; (800b830 <HAL_RCC_ClockConfig+0x264>)
 800b62a:	681b      	ldr	r3, [r3, #0]
 800b62c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800b630:	2b00      	cmp	r3, #0
 800b632:	d101      	bne.n	800b638 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 800b634:	2301      	movs	r3, #1
 800b636:	e0f4      	b.n	800b822 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 800b638:	f000 f99e 	bl	800b978 <RCC_GetSysClockFreqFromPLLSource>
 800b63c:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 800b63e:	693b      	ldr	r3, [r7, #16]
 800b640:	4a7c      	ldr	r2, [pc, #496]	; (800b834 <HAL_RCC_ClockConfig+0x268>)
 800b642:	4293      	cmp	r3, r2
 800b644:	d93f      	bls.n	800b6c6 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800b646:	4b7a      	ldr	r3, [pc, #488]	; (800b830 <HAL_RCC_ClockConfig+0x264>)
 800b648:	689b      	ldr	r3, [r3, #8]
 800b64a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800b64e:	2b00      	cmp	r3, #0
 800b650:	d009      	beq.n	800b666 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800b652:	687b      	ldr	r3, [r7, #4]
 800b654:	681b      	ldr	r3, [r3, #0]
 800b656:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800b65a:	2b00      	cmp	r3, #0
 800b65c:	d033      	beq.n	800b6c6 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 800b65e:	687b      	ldr	r3, [r7, #4]
 800b660:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800b662:	2b00      	cmp	r3, #0
 800b664:	d12f      	bne.n	800b6c6 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800b666:	4b72      	ldr	r3, [pc, #456]	; (800b830 <HAL_RCC_ClockConfig+0x264>)
 800b668:	689b      	ldr	r3, [r3, #8]
 800b66a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800b66e:	4a70      	ldr	r2, [pc, #448]	; (800b830 <HAL_RCC_ClockConfig+0x264>)
 800b670:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b674:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 800b676:	2380      	movs	r3, #128	; 0x80
 800b678:	617b      	str	r3, [r7, #20]
 800b67a:	e024      	b.n	800b6c6 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800b67c:	687b      	ldr	r3, [r7, #4]
 800b67e:	685b      	ldr	r3, [r3, #4]
 800b680:	2b02      	cmp	r3, #2
 800b682:	d107      	bne.n	800b694 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800b684:	4b6a      	ldr	r3, [pc, #424]	; (800b830 <HAL_RCC_ClockConfig+0x264>)
 800b686:	681b      	ldr	r3, [r3, #0]
 800b688:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800b68c:	2b00      	cmp	r3, #0
 800b68e:	d109      	bne.n	800b6a4 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 800b690:	2301      	movs	r3, #1
 800b692:	e0c6      	b.n	800b822 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800b694:	4b66      	ldr	r3, [pc, #408]	; (800b830 <HAL_RCC_ClockConfig+0x264>)
 800b696:	681b      	ldr	r3, [r3, #0]
 800b698:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800b69c:	2b00      	cmp	r3, #0
 800b69e:	d101      	bne.n	800b6a4 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 800b6a0:	2301      	movs	r3, #1
 800b6a2:	e0be      	b.n	800b822 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 800b6a4:	f000 f8ce 	bl	800b844 <HAL_RCC_GetSysClockFreq>
 800b6a8:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 800b6aa:	693b      	ldr	r3, [r7, #16]
 800b6ac:	4a61      	ldr	r2, [pc, #388]	; (800b834 <HAL_RCC_ClockConfig+0x268>)
 800b6ae:	4293      	cmp	r3, r2
 800b6b0:	d909      	bls.n	800b6c6 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800b6b2:	4b5f      	ldr	r3, [pc, #380]	; (800b830 <HAL_RCC_ClockConfig+0x264>)
 800b6b4:	689b      	ldr	r3, [r3, #8]
 800b6b6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800b6ba:	4a5d      	ldr	r2, [pc, #372]	; (800b830 <HAL_RCC_ClockConfig+0x264>)
 800b6bc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b6c0:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 800b6c2:	2380      	movs	r3, #128	; 0x80
 800b6c4:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800b6c6:	4b5a      	ldr	r3, [pc, #360]	; (800b830 <HAL_RCC_ClockConfig+0x264>)
 800b6c8:	689b      	ldr	r3, [r3, #8]
 800b6ca:	f023 0203 	bic.w	r2, r3, #3
 800b6ce:	687b      	ldr	r3, [r7, #4]
 800b6d0:	685b      	ldr	r3, [r3, #4]
 800b6d2:	4957      	ldr	r1, [pc, #348]	; (800b830 <HAL_RCC_ClockConfig+0x264>)
 800b6d4:	4313      	orrs	r3, r2
 800b6d6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800b6d8:	f7fa fb92 	bl	8005e00 <HAL_GetTick>
 800b6dc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800b6de:	e00a      	b.n	800b6f6 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800b6e0:	f7fa fb8e 	bl	8005e00 <HAL_GetTick>
 800b6e4:	4602      	mov	r2, r0
 800b6e6:	68fb      	ldr	r3, [r7, #12]
 800b6e8:	1ad3      	subs	r3, r2, r3
 800b6ea:	f241 3288 	movw	r2, #5000	; 0x1388
 800b6ee:	4293      	cmp	r3, r2
 800b6f0:	d901      	bls.n	800b6f6 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 800b6f2:	2303      	movs	r3, #3
 800b6f4:	e095      	b.n	800b822 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800b6f6:	4b4e      	ldr	r3, [pc, #312]	; (800b830 <HAL_RCC_ClockConfig+0x264>)
 800b6f8:	689b      	ldr	r3, [r3, #8]
 800b6fa:	f003 020c 	and.w	r2, r3, #12
 800b6fe:	687b      	ldr	r3, [r7, #4]
 800b700:	685b      	ldr	r3, [r3, #4]
 800b702:	009b      	lsls	r3, r3, #2
 800b704:	429a      	cmp	r2, r3
 800b706:	d1eb      	bne.n	800b6e0 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800b708:	687b      	ldr	r3, [r7, #4]
 800b70a:	681b      	ldr	r3, [r3, #0]
 800b70c:	f003 0302 	and.w	r3, r3, #2
 800b710:	2b00      	cmp	r3, #0
 800b712:	d023      	beq.n	800b75c <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800b714:	687b      	ldr	r3, [r7, #4]
 800b716:	681b      	ldr	r3, [r3, #0]
 800b718:	f003 0304 	and.w	r3, r3, #4
 800b71c:	2b00      	cmp	r3, #0
 800b71e:	d005      	beq.n	800b72c <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800b720:	4b43      	ldr	r3, [pc, #268]	; (800b830 <HAL_RCC_ClockConfig+0x264>)
 800b722:	689b      	ldr	r3, [r3, #8]
 800b724:	4a42      	ldr	r2, [pc, #264]	; (800b830 <HAL_RCC_ClockConfig+0x264>)
 800b726:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800b72a:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800b72c:	687b      	ldr	r3, [r7, #4]
 800b72e:	681b      	ldr	r3, [r3, #0]
 800b730:	f003 0308 	and.w	r3, r3, #8
 800b734:	2b00      	cmp	r3, #0
 800b736:	d007      	beq.n	800b748 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 800b738:	4b3d      	ldr	r3, [pc, #244]	; (800b830 <HAL_RCC_ClockConfig+0x264>)
 800b73a:	689b      	ldr	r3, [r3, #8]
 800b73c:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 800b740:	4a3b      	ldr	r2, [pc, #236]	; (800b830 <HAL_RCC_ClockConfig+0x264>)
 800b742:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800b746:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800b748:	4b39      	ldr	r3, [pc, #228]	; (800b830 <HAL_RCC_ClockConfig+0x264>)
 800b74a:	689b      	ldr	r3, [r3, #8]
 800b74c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800b750:	687b      	ldr	r3, [r7, #4]
 800b752:	689b      	ldr	r3, [r3, #8]
 800b754:	4936      	ldr	r1, [pc, #216]	; (800b830 <HAL_RCC_ClockConfig+0x264>)
 800b756:	4313      	orrs	r3, r2
 800b758:	608b      	str	r3, [r1, #8]
 800b75a:	e008      	b.n	800b76e <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 800b75c:	697b      	ldr	r3, [r7, #20]
 800b75e:	2b80      	cmp	r3, #128	; 0x80
 800b760:	d105      	bne.n	800b76e <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 800b762:	4b33      	ldr	r3, [pc, #204]	; (800b830 <HAL_RCC_ClockConfig+0x264>)
 800b764:	689b      	ldr	r3, [r3, #8]
 800b766:	4a32      	ldr	r2, [pc, #200]	; (800b830 <HAL_RCC_ClockConfig+0x264>)
 800b768:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800b76c:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800b76e:	4b2f      	ldr	r3, [pc, #188]	; (800b82c <HAL_RCC_ClockConfig+0x260>)
 800b770:	681b      	ldr	r3, [r3, #0]
 800b772:	f003 030f 	and.w	r3, r3, #15
 800b776:	683a      	ldr	r2, [r7, #0]
 800b778:	429a      	cmp	r2, r3
 800b77a:	d21d      	bcs.n	800b7b8 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800b77c:	4b2b      	ldr	r3, [pc, #172]	; (800b82c <HAL_RCC_ClockConfig+0x260>)
 800b77e:	681b      	ldr	r3, [r3, #0]
 800b780:	f023 020f 	bic.w	r2, r3, #15
 800b784:	4929      	ldr	r1, [pc, #164]	; (800b82c <HAL_RCC_ClockConfig+0x260>)
 800b786:	683b      	ldr	r3, [r7, #0]
 800b788:	4313      	orrs	r3, r2
 800b78a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800b78c:	f7fa fb38 	bl	8005e00 <HAL_GetTick>
 800b790:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800b792:	e00a      	b.n	800b7aa <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800b794:	f7fa fb34 	bl	8005e00 <HAL_GetTick>
 800b798:	4602      	mov	r2, r0
 800b79a:	68fb      	ldr	r3, [r7, #12]
 800b79c:	1ad3      	subs	r3, r2, r3
 800b79e:	f241 3288 	movw	r2, #5000	; 0x1388
 800b7a2:	4293      	cmp	r3, r2
 800b7a4:	d901      	bls.n	800b7aa <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 800b7a6:	2303      	movs	r3, #3
 800b7a8:	e03b      	b.n	800b822 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800b7aa:	4b20      	ldr	r3, [pc, #128]	; (800b82c <HAL_RCC_ClockConfig+0x260>)
 800b7ac:	681b      	ldr	r3, [r3, #0]
 800b7ae:	f003 030f 	and.w	r3, r3, #15
 800b7b2:	683a      	ldr	r2, [r7, #0]
 800b7b4:	429a      	cmp	r2, r3
 800b7b6:	d1ed      	bne.n	800b794 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800b7b8:	687b      	ldr	r3, [r7, #4]
 800b7ba:	681b      	ldr	r3, [r3, #0]
 800b7bc:	f003 0304 	and.w	r3, r3, #4
 800b7c0:	2b00      	cmp	r3, #0
 800b7c2:	d008      	beq.n	800b7d6 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800b7c4:	4b1a      	ldr	r3, [pc, #104]	; (800b830 <HAL_RCC_ClockConfig+0x264>)
 800b7c6:	689b      	ldr	r3, [r3, #8]
 800b7c8:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800b7cc:	687b      	ldr	r3, [r7, #4]
 800b7ce:	68db      	ldr	r3, [r3, #12]
 800b7d0:	4917      	ldr	r1, [pc, #92]	; (800b830 <HAL_RCC_ClockConfig+0x264>)
 800b7d2:	4313      	orrs	r3, r2
 800b7d4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800b7d6:	687b      	ldr	r3, [r7, #4]
 800b7d8:	681b      	ldr	r3, [r3, #0]
 800b7da:	f003 0308 	and.w	r3, r3, #8
 800b7de:	2b00      	cmp	r3, #0
 800b7e0:	d009      	beq.n	800b7f6 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800b7e2:	4b13      	ldr	r3, [pc, #76]	; (800b830 <HAL_RCC_ClockConfig+0x264>)
 800b7e4:	689b      	ldr	r3, [r3, #8]
 800b7e6:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800b7ea:	687b      	ldr	r3, [r7, #4]
 800b7ec:	691b      	ldr	r3, [r3, #16]
 800b7ee:	00db      	lsls	r3, r3, #3
 800b7f0:	490f      	ldr	r1, [pc, #60]	; (800b830 <HAL_RCC_ClockConfig+0x264>)
 800b7f2:	4313      	orrs	r3, r2
 800b7f4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800b7f6:	f000 f825 	bl	800b844 <HAL_RCC_GetSysClockFreq>
 800b7fa:	4602      	mov	r2, r0
 800b7fc:	4b0c      	ldr	r3, [pc, #48]	; (800b830 <HAL_RCC_ClockConfig+0x264>)
 800b7fe:	689b      	ldr	r3, [r3, #8]
 800b800:	091b      	lsrs	r3, r3, #4
 800b802:	f003 030f 	and.w	r3, r3, #15
 800b806:	490c      	ldr	r1, [pc, #48]	; (800b838 <HAL_RCC_ClockConfig+0x26c>)
 800b808:	5ccb      	ldrb	r3, [r1, r3]
 800b80a:	f003 031f 	and.w	r3, r3, #31
 800b80e:	fa22 f303 	lsr.w	r3, r2, r3
 800b812:	4a0a      	ldr	r2, [pc, #40]	; (800b83c <HAL_RCC_ClockConfig+0x270>)
 800b814:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 800b816:	4b0a      	ldr	r3, [pc, #40]	; (800b840 <HAL_RCC_ClockConfig+0x274>)
 800b818:	681b      	ldr	r3, [r3, #0]
 800b81a:	4618      	mov	r0, r3
 800b81c:	f7fa faa4 	bl	8005d68 <HAL_InitTick>
 800b820:	4603      	mov	r3, r0
}
 800b822:	4618      	mov	r0, r3
 800b824:	3718      	adds	r7, #24
 800b826:	46bd      	mov	sp, r7
 800b828:	bd80      	pop	{r7, pc}
 800b82a:	bf00      	nop
 800b82c:	40022000 	.word	0x40022000
 800b830:	40021000 	.word	0x40021000
 800b834:	04c4b400 	.word	0x04c4b400
 800b838:	08014c54 	.word	0x08014c54
 800b83c:	20000000 	.word	0x20000000
 800b840:	20000004 	.word	0x20000004

0800b844 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800b844:	b480      	push	{r7}
 800b846:	b087      	sub	sp, #28
 800b848:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 800b84a:	4b2c      	ldr	r3, [pc, #176]	; (800b8fc <HAL_RCC_GetSysClockFreq+0xb8>)
 800b84c:	689b      	ldr	r3, [r3, #8]
 800b84e:	f003 030c 	and.w	r3, r3, #12
 800b852:	2b04      	cmp	r3, #4
 800b854:	d102      	bne.n	800b85c <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800b856:	4b2a      	ldr	r3, [pc, #168]	; (800b900 <HAL_RCC_GetSysClockFreq+0xbc>)
 800b858:	613b      	str	r3, [r7, #16]
 800b85a:	e047      	b.n	800b8ec <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 800b85c:	4b27      	ldr	r3, [pc, #156]	; (800b8fc <HAL_RCC_GetSysClockFreq+0xb8>)
 800b85e:	689b      	ldr	r3, [r3, #8]
 800b860:	f003 030c 	and.w	r3, r3, #12
 800b864:	2b08      	cmp	r3, #8
 800b866:	d102      	bne.n	800b86e <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800b868:	4b26      	ldr	r3, [pc, #152]	; (800b904 <HAL_RCC_GetSysClockFreq+0xc0>)
 800b86a:	613b      	str	r3, [r7, #16]
 800b86c:	e03e      	b.n	800b8ec <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 800b86e:	4b23      	ldr	r3, [pc, #140]	; (800b8fc <HAL_RCC_GetSysClockFreq+0xb8>)
 800b870:	689b      	ldr	r3, [r3, #8]
 800b872:	f003 030c 	and.w	r3, r3, #12
 800b876:	2b0c      	cmp	r3, #12
 800b878:	d136      	bne.n	800b8e8 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800b87a:	4b20      	ldr	r3, [pc, #128]	; (800b8fc <HAL_RCC_GetSysClockFreq+0xb8>)
 800b87c:	68db      	ldr	r3, [r3, #12]
 800b87e:	f003 0303 	and.w	r3, r3, #3
 800b882:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800b884:	4b1d      	ldr	r3, [pc, #116]	; (800b8fc <HAL_RCC_GetSysClockFreq+0xb8>)
 800b886:	68db      	ldr	r3, [r3, #12]
 800b888:	091b      	lsrs	r3, r3, #4
 800b88a:	f003 030f 	and.w	r3, r3, #15
 800b88e:	3301      	adds	r3, #1
 800b890:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800b892:	68fb      	ldr	r3, [r7, #12]
 800b894:	2b03      	cmp	r3, #3
 800b896:	d10c      	bne.n	800b8b2 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800b898:	4a1a      	ldr	r2, [pc, #104]	; (800b904 <HAL_RCC_GetSysClockFreq+0xc0>)
 800b89a:	68bb      	ldr	r3, [r7, #8]
 800b89c:	fbb2 f3f3 	udiv	r3, r2, r3
 800b8a0:	4a16      	ldr	r2, [pc, #88]	; (800b8fc <HAL_RCC_GetSysClockFreq+0xb8>)
 800b8a2:	68d2      	ldr	r2, [r2, #12]
 800b8a4:	0a12      	lsrs	r2, r2, #8
 800b8a6:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800b8aa:	fb02 f303 	mul.w	r3, r2, r3
 800b8ae:	617b      	str	r3, [r7, #20]
      break;
 800b8b0:	e00c      	b.n	800b8cc <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800b8b2:	4a13      	ldr	r2, [pc, #76]	; (800b900 <HAL_RCC_GetSysClockFreq+0xbc>)
 800b8b4:	68bb      	ldr	r3, [r7, #8]
 800b8b6:	fbb2 f3f3 	udiv	r3, r2, r3
 800b8ba:	4a10      	ldr	r2, [pc, #64]	; (800b8fc <HAL_RCC_GetSysClockFreq+0xb8>)
 800b8bc:	68d2      	ldr	r2, [r2, #12]
 800b8be:	0a12      	lsrs	r2, r2, #8
 800b8c0:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800b8c4:	fb02 f303 	mul.w	r3, r2, r3
 800b8c8:	617b      	str	r3, [r7, #20]
      break;
 800b8ca:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800b8cc:	4b0b      	ldr	r3, [pc, #44]	; (800b8fc <HAL_RCC_GetSysClockFreq+0xb8>)
 800b8ce:	68db      	ldr	r3, [r3, #12]
 800b8d0:	0e5b      	lsrs	r3, r3, #25
 800b8d2:	f003 0303 	and.w	r3, r3, #3
 800b8d6:	3301      	adds	r3, #1
 800b8d8:	005b      	lsls	r3, r3, #1
 800b8da:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 800b8dc:	697a      	ldr	r2, [r7, #20]
 800b8de:	687b      	ldr	r3, [r7, #4]
 800b8e0:	fbb2 f3f3 	udiv	r3, r2, r3
 800b8e4:	613b      	str	r3, [r7, #16]
 800b8e6:	e001      	b.n	800b8ec <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 800b8e8:	2300      	movs	r3, #0
 800b8ea:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 800b8ec:	693b      	ldr	r3, [r7, #16]
}
 800b8ee:	4618      	mov	r0, r3
 800b8f0:	371c      	adds	r7, #28
 800b8f2:	46bd      	mov	sp, r7
 800b8f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8f8:	4770      	bx	lr
 800b8fa:	bf00      	nop
 800b8fc:	40021000 	.word	0x40021000
 800b900:	00f42400 	.word	0x00f42400
 800b904:	007a1200 	.word	0x007a1200

0800b908 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800b908:	b480      	push	{r7}
 800b90a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800b90c:	4b03      	ldr	r3, [pc, #12]	; (800b91c <HAL_RCC_GetHCLKFreq+0x14>)
 800b90e:	681b      	ldr	r3, [r3, #0]
}
 800b910:	4618      	mov	r0, r3
 800b912:	46bd      	mov	sp, r7
 800b914:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b918:	4770      	bx	lr
 800b91a:	bf00      	nop
 800b91c:	20000000 	.word	0x20000000

0800b920 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800b920:	b580      	push	{r7, lr}
 800b922:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 800b924:	f7ff fff0 	bl	800b908 <HAL_RCC_GetHCLKFreq>
 800b928:	4602      	mov	r2, r0
 800b92a:	4b06      	ldr	r3, [pc, #24]	; (800b944 <HAL_RCC_GetPCLK1Freq+0x24>)
 800b92c:	689b      	ldr	r3, [r3, #8]
 800b92e:	0a1b      	lsrs	r3, r3, #8
 800b930:	f003 0307 	and.w	r3, r3, #7
 800b934:	4904      	ldr	r1, [pc, #16]	; (800b948 <HAL_RCC_GetPCLK1Freq+0x28>)
 800b936:	5ccb      	ldrb	r3, [r1, r3]
 800b938:	f003 031f 	and.w	r3, r3, #31
 800b93c:	fa22 f303 	lsr.w	r3, r2, r3
}
 800b940:	4618      	mov	r0, r3
 800b942:	bd80      	pop	{r7, pc}
 800b944:	40021000 	.word	0x40021000
 800b948:	08014c64 	.word	0x08014c64

0800b94c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800b94c:	b580      	push	{r7, lr}
 800b94e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 800b950:	f7ff ffda 	bl	800b908 <HAL_RCC_GetHCLKFreq>
 800b954:	4602      	mov	r2, r0
 800b956:	4b06      	ldr	r3, [pc, #24]	; (800b970 <HAL_RCC_GetPCLK2Freq+0x24>)
 800b958:	689b      	ldr	r3, [r3, #8]
 800b95a:	0adb      	lsrs	r3, r3, #11
 800b95c:	f003 0307 	and.w	r3, r3, #7
 800b960:	4904      	ldr	r1, [pc, #16]	; (800b974 <HAL_RCC_GetPCLK2Freq+0x28>)
 800b962:	5ccb      	ldrb	r3, [r1, r3]
 800b964:	f003 031f 	and.w	r3, r3, #31
 800b968:	fa22 f303 	lsr.w	r3, r2, r3
}
 800b96c:	4618      	mov	r0, r3
 800b96e:	bd80      	pop	{r7, pc}
 800b970:	40021000 	.word	0x40021000
 800b974:	08014c64 	.word	0x08014c64

0800b978 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 800b978:	b480      	push	{r7}
 800b97a:	b087      	sub	sp, #28
 800b97c:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800b97e:	4b1e      	ldr	r3, [pc, #120]	; (800b9f8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800b980:	68db      	ldr	r3, [r3, #12]
 800b982:	f003 0303 	and.w	r3, r3, #3
 800b986:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800b988:	4b1b      	ldr	r3, [pc, #108]	; (800b9f8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800b98a:	68db      	ldr	r3, [r3, #12]
 800b98c:	091b      	lsrs	r3, r3, #4
 800b98e:	f003 030f 	and.w	r3, r3, #15
 800b992:	3301      	adds	r3, #1
 800b994:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 800b996:	693b      	ldr	r3, [r7, #16]
 800b998:	2b03      	cmp	r3, #3
 800b99a:	d10c      	bne.n	800b9b6 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800b99c:	4a17      	ldr	r2, [pc, #92]	; (800b9fc <RCC_GetSysClockFreqFromPLLSource+0x84>)
 800b99e:	68fb      	ldr	r3, [r7, #12]
 800b9a0:	fbb2 f3f3 	udiv	r3, r2, r3
 800b9a4:	4a14      	ldr	r2, [pc, #80]	; (800b9f8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800b9a6:	68d2      	ldr	r2, [r2, #12]
 800b9a8:	0a12      	lsrs	r2, r2, #8
 800b9aa:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800b9ae:	fb02 f303 	mul.w	r3, r2, r3
 800b9b2:	617b      	str	r3, [r7, #20]
    break;
 800b9b4:	e00c      	b.n	800b9d0 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800b9b6:	4a12      	ldr	r2, [pc, #72]	; (800ba00 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 800b9b8:	68fb      	ldr	r3, [r7, #12]
 800b9ba:	fbb2 f3f3 	udiv	r3, r2, r3
 800b9be:	4a0e      	ldr	r2, [pc, #56]	; (800b9f8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800b9c0:	68d2      	ldr	r2, [r2, #12]
 800b9c2:	0a12      	lsrs	r2, r2, #8
 800b9c4:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800b9c8:	fb02 f303 	mul.w	r3, r2, r3
 800b9cc:	617b      	str	r3, [r7, #20]
    break;
 800b9ce:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800b9d0:	4b09      	ldr	r3, [pc, #36]	; (800b9f8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800b9d2:	68db      	ldr	r3, [r3, #12]
 800b9d4:	0e5b      	lsrs	r3, r3, #25
 800b9d6:	f003 0303 	and.w	r3, r3, #3
 800b9da:	3301      	adds	r3, #1
 800b9dc:	005b      	lsls	r3, r3, #1
 800b9de:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 800b9e0:	697a      	ldr	r2, [r7, #20]
 800b9e2:	68bb      	ldr	r3, [r7, #8]
 800b9e4:	fbb2 f3f3 	udiv	r3, r2, r3
 800b9e8:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 800b9ea:	687b      	ldr	r3, [r7, #4]
}
 800b9ec:	4618      	mov	r0, r3
 800b9ee:	371c      	adds	r7, #28
 800b9f0:	46bd      	mov	sp, r7
 800b9f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9f6:	4770      	bx	lr
 800b9f8:	40021000 	.word	0x40021000
 800b9fc:	007a1200 	.word	0x007a1200
 800ba00:	00f42400 	.word	0x00f42400

0800ba04 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800ba04:	b580      	push	{r7, lr}
 800ba06:	b086      	sub	sp, #24
 800ba08:	af00      	add	r7, sp, #0
 800ba0a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800ba0c:	2300      	movs	r3, #0
 800ba0e:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800ba10:	2300      	movs	r3, #0
 800ba12:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800ba14:	687b      	ldr	r3, [r7, #4]
 800ba16:	681b      	ldr	r3, [r3, #0]
 800ba18:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800ba1c:	2b00      	cmp	r3, #0
 800ba1e:	f000 8098 	beq.w	800bb52 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800ba22:	2300      	movs	r3, #0
 800ba24:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800ba26:	4b43      	ldr	r3, [pc, #268]	; (800bb34 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800ba28:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800ba2a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800ba2e:	2b00      	cmp	r3, #0
 800ba30:	d10d      	bne.n	800ba4e <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800ba32:	4b40      	ldr	r3, [pc, #256]	; (800bb34 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800ba34:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800ba36:	4a3f      	ldr	r2, [pc, #252]	; (800bb34 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800ba38:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800ba3c:	6593      	str	r3, [r2, #88]	; 0x58
 800ba3e:	4b3d      	ldr	r3, [pc, #244]	; (800bb34 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800ba40:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800ba42:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800ba46:	60bb      	str	r3, [r7, #8]
 800ba48:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800ba4a:	2301      	movs	r3, #1
 800ba4c:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800ba4e:	4b3a      	ldr	r3, [pc, #232]	; (800bb38 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800ba50:	681b      	ldr	r3, [r3, #0]
 800ba52:	4a39      	ldr	r2, [pc, #228]	; (800bb38 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800ba54:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800ba58:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800ba5a:	f7fa f9d1 	bl	8005e00 <HAL_GetTick>
 800ba5e:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800ba60:	e009      	b.n	800ba76 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800ba62:	f7fa f9cd 	bl	8005e00 <HAL_GetTick>
 800ba66:	4602      	mov	r2, r0
 800ba68:	68fb      	ldr	r3, [r7, #12]
 800ba6a:	1ad3      	subs	r3, r2, r3
 800ba6c:	2b02      	cmp	r3, #2
 800ba6e:	d902      	bls.n	800ba76 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 800ba70:	2303      	movs	r3, #3
 800ba72:	74fb      	strb	r3, [r7, #19]
        break;
 800ba74:	e005      	b.n	800ba82 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800ba76:	4b30      	ldr	r3, [pc, #192]	; (800bb38 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800ba78:	681b      	ldr	r3, [r3, #0]
 800ba7a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800ba7e:	2b00      	cmp	r3, #0
 800ba80:	d0ef      	beq.n	800ba62 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 800ba82:	7cfb      	ldrb	r3, [r7, #19]
 800ba84:	2b00      	cmp	r3, #0
 800ba86:	d159      	bne.n	800bb3c <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800ba88:	4b2a      	ldr	r3, [pc, #168]	; (800bb34 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800ba8a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800ba8e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800ba92:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800ba94:	697b      	ldr	r3, [r7, #20]
 800ba96:	2b00      	cmp	r3, #0
 800ba98:	d01e      	beq.n	800bad8 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800ba9a:	687b      	ldr	r3, [r7, #4]
 800ba9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ba9e:	697a      	ldr	r2, [r7, #20]
 800baa0:	429a      	cmp	r2, r3
 800baa2:	d019      	beq.n	800bad8 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800baa4:	4b23      	ldr	r3, [pc, #140]	; (800bb34 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800baa6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800baaa:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800baae:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800bab0:	4b20      	ldr	r3, [pc, #128]	; (800bb34 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800bab2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800bab6:	4a1f      	ldr	r2, [pc, #124]	; (800bb34 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800bab8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800babc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800bac0:	4b1c      	ldr	r3, [pc, #112]	; (800bb34 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800bac2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800bac6:	4a1b      	ldr	r2, [pc, #108]	; (800bb34 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800bac8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800bacc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800bad0:	4a18      	ldr	r2, [pc, #96]	; (800bb34 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800bad2:	697b      	ldr	r3, [r7, #20]
 800bad4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800bad8:	697b      	ldr	r3, [r7, #20]
 800bada:	f003 0301 	and.w	r3, r3, #1
 800bade:	2b00      	cmp	r3, #0
 800bae0:	d016      	beq.n	800bb10 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800bae2:	f7fa f98d 	bl	8005e00 <HAL_GetTick>
 800bae6:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800bae8:	e00b      	b.n	800bb02 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800baea:	f7fa f989 	bl	8005e00 <HAL_GetTick>
 800baee:	4602      	mov	r2, r0
 800baf0:	68fb      	ldr	r3, [r7, #12]
 800baf2:	1ad3      	subs	r3, r2, r3
 800baf4:	f241 3288 	movw	r2, #5000	; 0x1388
 800baf8:	4293      	cmp	r3, r2
 800bafa:	d902      	bls.n	800bb02 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 800bafc:	2303      	movs	r3, #3
 800bafe:	74fb      	strb	r3, [r7, #19]
            break;
 800bb00:	e006      	b.n	800bb10 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800bb02:	4b0c      	ldr	r3, [pc, #48]	; (800bb34 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800bb04:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800bb08:	f003 0302 	and.w	r3, r3, #2
 800bb0c:	2b00      	cmp	r3, #0
 800bb0e:	d0ec      	beq.n	800baea <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 800bb10:	7cfb      	ldrb	r3, [r7, #19]
 800bb12:	2b00      	cmp	r3, #0
 800bb14:	d10b      	bne.n	800bb2e <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800bb16:	4b07      	ldr	r3, [pc, #28]	; (800bb34 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800bb18:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800bb1c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800bb20:	687b      	ldr	r3, [r7, #4]
 800bb22:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bb24:	4903      	ldr	r1, [pc, #12]	; (800bb34 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800bb26:	4313      	orrs	r3, r2
 800bb28:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 800bb2c:	e008      	b.n	800bb40 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800bb2e:	7cfb      	ldrb	r3, [r7, #19]
 800bb30:	74bb      	strb	r3, [r7, #18]
 800bb32:	e005      	b.n	800bb40 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 800bb34:	40021000 	.word	0x40021000
 800bb38:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800bb3c:	7cfb      	ldrb	r3, [r7, #19]
 800bb3e:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800bb40:	7c7b      	ldrb	r3, [r7, #17]
 800bb42:	2b01      	cmp	r3, #1
 800bb44:	d105      	bne.n	800bb52 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800bb46:	4ba6      	ldr	r3, [pc, #664]	; (800bde0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800bb48:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800bb4a:	4aa5      	ldr	r2, [pc, #660]	; (800bde0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800bb4c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800bb50:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800bb52:	687b      	ldr	r3, [r7, #4]
 800bb54:	681b      	ldr	r3, [r3, #0]
 800bb56:	f003 0301 	and.w	r3, r3, #1
 800bb5a:	2b00      	cmp	r3, #0
 800bb5c:	d00a      	beq.n	800bb74 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800bb5e:	4ba0      	ldr	r3, [pc, #640]	; (800bde0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800bb60:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800bb64:	f023 0203 	bic.w	r2, r3, #3
 800bb68:	687b      	ldr	r3, [r7, #4]
 800bb6a:	685b      	ldr	r3, [r3, #4]
 800bb6c:	499c      	ldr	r1, [pc, #624]	; (800bde0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800bb6e:	4313      	orrs	r3, r2
 800bb70:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800bb74:	687b      	ldr	r3, [r7, #4]
 800bb76:	681b      	ldr	r3, [r3, #0]
 800bb78:	f003 0302 	and.w	r3, r3, #2
 800bb7c:	2b00      	cmp	r3, #0
 800bb7e:	d00a      	beq.n	800bb96 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800bb80:	4b97      	ldr	r3, [pc, #604]	; (800bde0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800bb82:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800bb86:	f023 020c 	bic.w	r2, r3, #12
 800bb8a:	687b      	ldr	r3, [r7, #4]
 800bb8c:	689b      	ldr	r3, [r3, #8]
 800bb8e:	4994      	ldr	r1, [pc, #592]	; (800bde0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800bb90:	4313      	orrs	r3, r2
 800bb92:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800bb96:	687b      	ldr	r3, [r7, #4]
 800bb98:	681b      	ldr	r3, [r3, #0]
 800bb9a:	f003 0304 	and.w	r3, r3, #4
 800bb9e:	2b00      	cmp	r3, #0
 800bba0:	d00a      	beq.n	800bbb8 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800bba2:	4b8f      	ldr	r3, [pc, #572]	; (800bde0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800bba4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800bba8:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 800bbac:	687b      	ldr	r3, [r7, #4]
 800bbae:	68db      	ldr	r3, [r3, #12]
 800bbb0:	498b      	ldr	r1, [pc, #556]	; (800bde0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800bbb2:	4313      	orrs	r3, r2
 800bbb4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800bbb8:	687b      	ldr	r3, [r7, #4]
 800bbba:	681b      	ldr	r3, [r3, #0]
 800bbbc:	f003 0308 	and.w	r3, r3, #8
 800bbc0:	2b00      	cmp	r3, #0
 800bbc2:	d00a      	beq.n	800bbda <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800bbc4:	4b86      	ldr	r3, [pc, #536]	; (800bde0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800bbc6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800bbca:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 800bbce:	687b      	ldr	r3, [r7, #4]
 800bbd0:	691b      	ldr	r3, [r3, #16]
 800bbd2:	4983      	ldr	r1, [pc, #524]	; (800bde0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800bbd4:	4313      	orrs	r3, r2
 800bbd6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800bbda:	687b      	ldr	r3, [r7, #4]
 800bbdc:	681b      	ldr	r3, [r3, #0]
 800bbde:	f003 0320 	and.w	r3, r3, #32
 800bbe2:	2b00      	cmp	r3, #0
 800bbe4:	d00a      	beq.n	800bbfc <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800bbe6:	4b7e      	ldr	r3, [pc, #504]	; (800bde0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800bbe8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800bbec:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800bbf0:	687b      	ldr	r3, [r7, #4]
 800bbf2:	695b      	ldr	r3, [r3, #20]
 800bbf4:	497a      	ldr	r1, [pc, #488]	; (800bde0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800bbf6:	4313      	orrs	r3, r2
 800bbf8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800bbfc:	687b      	ldr	r3, [r7, #4]
 800bbfe:	681b      	ldr	r3, [r3, #0]
 800bc00:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800bc04:	2b00      	cmp	r3, #0
 800bc06:	d00a      	beq.n	800bc1e <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800bc08:	4b75      	ldr	r3, [pc, #468]	; (800bde0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800bc0a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800bc0e:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 800bc12:	687b      	ldr	r3, [r7, #4]
 800bc14:	699b      	ldr	r3, [r3, #24]
 800bc16:	4972      	ldr	r1, [pc, #456]	; (800bde0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800bc18:	4313      	orrs	r3, r2
 800bc1a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800bc1e:	687b      	ldr	r3, [r7, #4]
 800bc20:	681b      	ldr	r3, [r3, #0]
 800bc22:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800bc26:	2b00      	cmp	r3, #0
 800bc28:	d00a      	beq.n	800bc40 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800bc2a:	4b6d      	ldr	r3, [pc, #436]	; (800bde0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800bc2c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800bc30:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 800bc34:	687b      	ldr	r3, [r7, #4]
 800bc36:	69db      	ldr	r3, [r3, #28]
 800bc38:	4969      	ldr	r1, [pc, #420]	; (800bde0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800bc3a:	4313      	orrs	r3, r2
 800bc3c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800bc40:	687b      	ldr	r3, [r7, #4]
 800bc42:	681b      	ldr	r3, [r3, #0]
 800bc44:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800bc48:	2b00      	cmp	r3, #0
 800bc4a:	d00a      	beq.n	800bc62 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800bc4c:	4b64      	ldr	r3, [pc, #400]	; (800bde0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800bc4e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800bc52:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800bc56:	687b      	ldr	r3, [r7, #4]
 800bc58:	6a1b      	ldr	r3, [r3, #32]
 800bc5a:	4961      	ldr	r1, [pc, #388]	; (800bde0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800bc5c:	4313      	orrs	r3, r2
 800bc5e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800bc62:	687b      	ldr	r3, [r7, #4]
 800bc64:	681b      	ldr	r3, [r3, #0]
 800bc66:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800bc6a:	2b00      	cmp	r3, #0
 800bc6c:	d00a      	beq.n	800bc84 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800bc6e:	4b5c      	ldr	r3, [pc, #368]	; (800bde0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800bc70:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800bc74:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 800bc78:	687b      	ldr	r3, [r7, #4]
 800bc7a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bc7c:	4958      	ldr	r1, [pc, #352]	; (800bde0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800bc7e:	4313      	orrs	r3, r2
 800bc80:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800bc84:	687b      	ldr	r3, [r7, #4]
 800bc86:	681b      	ldr	r3, [r3, #0]
 800bc88:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800bc8c:	2b00      	cmp	r3, #0
 800bc8e:	d015      	beq.n	800bcbc <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800bc90:	4b53      	ldr	r3, [pc, #332]	; (800bde0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800bc92:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800bc96:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800bc9a:	687b      	ldr	r3, [r7, #4]
 800bc9c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800bc9e:	4950      	ldr	r1, [pc, #320]	; (800bde0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800bca0:	4313      	orrs	r3, r2
 800bca2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 800bca6:	687b      	ldr	r3, [r7, #4]
 800bca8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800bcaa:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800bcae:	d105      	bne.n	800bcbc <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800bcb0:	4b4b      	ldr	r3, [pc, #300]	; (800bde0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800bcb2:	68db      	ldr	r3, [r3, #12]
 800bcb4:	4a4a      	ldr	r2, [pc, #296]	; (800bde0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800bcb6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800bcba:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 800bcbc:	687b      	ldr	r3, [r7, #4]
 800bcbe:	681b      	ldr	r3, [r3, #0]
 800bcc0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800bcc4:	2b00      	cmp	r3, #0
 800bcc6:	d015      	beq.n	800bcf4 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800bcc8:	4b45      	ldr	r3, [pc, #276]	; (800bde0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800bcca:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800bcce:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800bcd2:	687b      	ldr	r3, [r7, #4]
 800bcd4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bcd6:	4942      	ldr	r1, [pc, #264]	; (800bde0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800bcd8:	4313      	orrs	r3, r2
 800bcda:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 800bcde:	687b      	ldr	r3, [r7, #4]
 800bce0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bce2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800bce6:	d105      	bne.n	800bcf4 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800bce8:	4b3d      	ldr	r3, [pc, #244]	; (800bde0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800bcea:	68db      	ldr	r3, [r3, #12]
 800bcec:	4a3c      	ldr	r2, [pc, #240]	; (800bde0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800bcee:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800bcf2:	60d3      	str	r3, [r2, #12]
    }
  }

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800bcf4:	687b      	ldr	r3, [r7, #4]
 800bcf6:	681b      	ldr	r3, [r3, #0]
 800bcf8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800bcfc:	2b00      	cmp	r3, #0
 800bcfe:	d015      	beq.n	800bd2c <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800bd00:	4b37      	ldr	r3, [pc, #220]	; (800bde0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800bd02:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800bd06:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 800bd0a:	687b      	ldr	r3, [r7, #4]
 800bd0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bd0e:	4934      	ldr	r1, [pc, #208]	; (800bde0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800bd10:	4313      	orrs	r3, r2
 800bd12:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 800bd16:	687b      	ldr	r3, [r7, #4]
 800bd18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bd1a:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800bd1e:	d105      	bne.n	800bd2c <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800bd20:	4b2f      	ldr	r3, [pc, #188]	; (800bde0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800bd22:	68db      	ldr	r3, [r3, #12]
 800bd24:	4a2e      	ldr	r2, [pc, #184]	; (800bde0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800bd26:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800bd2a:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800bd2c:	687b      	ldr	r3, [r7, #4]
 800bd2e:	681b      	ldr	r3, [r3, #0]
 800bd30:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800bd34:	2b00      	cmp	r3, #0
 800bd36:	d015      	beq.n	800bd64 <HAL_RCCEx_PeriphCLKConfig+0x360>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800bd38:	4b29      	ldr	r3, [pc, #164]	; (800bde0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800bd3a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800bd3e:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800bd42:	687b      	ldr	r3, [r7, #4]
 800bd44:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800bd46:	4926      	ldr	r1, [pc, #152]	; (800bde0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800bd48:	4313      	orrs	r3, r2
 800bd4a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800bd4e:	687b      	ldr	r3, [r7, #4]
 800bd50:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800bd52:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800bd56:	d105      	bne.n	800bd64 <HAL_RCCEx_PeriphCLKConfig+0x360>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800bd58:	4b21      	ldr	r3, [pc, #132]	; (800bde0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800bd5a:	68db      	ldr	r3, [r3, #12]
 800bd5c:	4a20      	ldr	r2, [pc, #128]	; (800bde0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800bd5e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800bd62:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800bd64:	687b      	ldr	r3, [r7, #4]
 800bd66:	681b      	ldr	r3, [r3, #0]
 800bd68:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800bd6c:	2b00      	cmp	r3, #0
 800bd6e:	d015      	beq.n	800bd9c <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800bd70:	4b1b      	ldr	r3, [pc, #108]	; (800bde0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800bd72:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800bd76:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800bd7a:	687b      	ldr	r3, [r7, #4]
 800bd7c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bd7e:	4918      	ldr	r1, [pc, #96]	; (800bde0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800bd80:	4313      	orrs	r3, r2
 800bd82:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800bd86:	687b      	ldr	r3, [r7, #4]
 800bd88:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bd8a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800bd8e:	d105      	bne.n	800bd9c <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800bd90:	4b13      	ldr	r3, [pc, #76]	; (800bde0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800bd92:	68db      	ldr	r3, [r3, #12]
 800bd94:	4a12      	ldr	r2, [pc, #72]	; (800bde0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800bd96:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800bd9a:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 800bd9c:	687b      	ldr	r3, [r7, #4]
 800bd9e:	681b      	ldr	r3, [r3, #0]
 800bda0:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800bda4:	2b00      	cmp	r3, #0
 800bda6:	d015      	beq.n	800bdd4 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 800bda8:	4b0d      	ldr	r3, [pc, #52]	; (800bde0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800bdaa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800bdae:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 800bdb2:	687b      	ldr	r3, [r7, #4]
 800bdb4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800bdb6:	490a      	ldr	r1, [pc, #40]	; (800bde0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800bdb8:	4313      	orrs	r3, r2
 800bdba:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 800bdbe:	687b      	ldr	r3, [r7, #4]
 800bdc0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800bdc2:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800bdc6:	d105      	bne.n	800bdd4 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 800bdc8:	4b05      	ldr	r3, [pc, #20]	; (800bde0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800bdca:	68db      	ldr	r3, [r3, #12]
 800bdcc:	4a04      	ldr	r2, [pc, #16]	; (800bde0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800bdce:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800bdd2:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 800bdd4:	7cbb      	ldrb	r3, [r7, #18]
}
 800bdd6:	4618      	mov	r0, r3
 800bdd8:	3718      	adds	r7, #24
 800bdda:	46bd      	mov	sp, r7
 800bddc:	bd80      	pop	{r7, pc}
 800bdde:	bf00      	nop
 800bde0:	40021000 	.word	0x40021000

0800bde4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800bde4:	b580      	push	{r7, lr}
 800bde6:	b082      	sub	sp, #8
 800bde8:	af00      	add	r7, sp, #0
 800bdea:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800bdec:	687b      	ldr	r3, [r7, #4]
 800bdee:	2b00      	cmp	r3, #0
 800bdf0:	d101      	bne.n	800bdf6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800bdf2:	2301      	movs	r3, #1
 800bdf4:	e049      	b.n	800be8a <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800bdf6:	687b      	ldr	r3, [r7, #4]
 800bdf8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800bdfc:	b2db      	uxtb	r3, r3
 800bdfe:	2b00      	cmp	r3, #0
 800be00:	d106      	bne.n	800be10 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800be02:	687b      	ldr	r3, [r7, #4]
 800be04:	2200      	movs	r2, #0
 800be06:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800be0a:	6878      	ldr	r0, [r7, #4]
 800be0c:	f7f9 fdf6 	bl	80059fc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800be10:	687b      	ldr	r3, [r7, #4]
 800be12:	2202      	movs	r2, #2
 800be14:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800be18:	687b      	ldr	r3, [r7, #4]
 800be1a:	681a      	ldr	r2, [r3, #0]
 800be1c:	687b      	ldr	r3, [r7, #4]
 800be1e:	3304      	adds	r3, #4
 800be20:	4619      	mov	r1, r3
 800be22:	4610      	mov	r0, r2
 800be24:	f000 fdba 	bl	800c99c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800be28:	687b      	ldr	r3, [r7, #4]
 800be2a:	2201      	movs	r2, #1
 800be2c:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800be30:	687b      	ldr	r3, [r7, #4]
 800be32:	2201      	movs	r2, #1
 800be34:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800be38:	687b      	ldr	r3, [r7, #4]
 800be3a:	2201      	movs	r2, #1
 800be3c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800be40:	687b      	ldr	r3, [r7, #4]
 800be42:	2201      	movs	r2, #1
 800be44:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800be48:	687b      	ldr	r3, [r7, #4]
 800be4a:	2201      	movs	r2, #1
 800be4c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800be50:	687b      	ldr	r3, [r7, #4]
 800be52:	2201      	movs	r2, #1
 800be54:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800be58:	687b      	ldr	r3, [r7, #4]
 800be5a:	2201      	movs	r2, #1
 800be5c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800be60:	687b      	ldr	r3, [r7, #4]
 800be62:	2201      	movs	r2, #1
 800be64:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800be68:	687b      	ldr	r3, [r7, #4]
 800be6a:	2201      	movs	r2, #1
 800be6c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800be70:	687b      	ldr	r3, [r7, #4]
 800be72:	2201      	movs	r2, #1
 800be74:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800be78:	687b      	ldr	r3, [r7, #4]
 800be7a:	2201      	movs	r2, #1
 800be7c:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800be80:	687b      	ldr	r3, [r7, #4]
 800be82:	2201      	movs	r2, #1
 800be84:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800be88:	2300      	movs	r3, #0
}
 800be8a:	4618      	mov	r0, r3
 800be8c:	3708      	adds	r7, #8
 800be8e:	46bd      	mov	sp, r7
 800be90:	bd80      	pop	{r7, pc}
	...

0800be94 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800be94:	b480      	push	{r7}
 800be96:	b085      	sub	sp, #20
 800be98:	af00      	add	r7, sp, #0
 800be9a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800be9c:	687b      	ldr	r3, [r7, #4]
 800be9e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800bea2:	b2db      	uxtb	r3, r3
 800bea4:	2b01      	cmp	r3, #1
 800bea6:	d001      	beq.n	800beac <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800bea8:	2301      	movs	r3, #1
 800beaa:	e04a      	b.n	800bf42 <HAL_TIM_Base_Start_IT+0xae>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800beac:	687b      	ldr	r3, [r7, #4]
 800beae:	2202      	movs	r2, #2
 800beb0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800beb4:	687b      	ldr	r3, [r7, #4]
 800beb6:	681b      	ldr	r3, [r3, #0]
 800beb8:	68da      	ldr	r2, [r3, #12]
 800beba:	687b      	ldr	r3, [r7, #4]
 800bebc:	681b      	ldr	r3, [r3, #0]
 800bebe:	f042 0201 	orr.w	r2, r2, #1
 800bec2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800bec4:	687b      	ldr	r3, [r7, #4]
 800bec6:	681b      	ldr	r3, [r3, #0]
 800bec8:	4a21      	ldr	r2, [pc, #132]	; (800bf50 <HAL_TIM_Base_Start_IT+0xbc>)
 800beca:	4293      	cmp	r3, r2
 800becc:	d018      	beq.n	800bf00 <HAL_TIM_Base_Start_IT+0x6c>
 800bece:	687b      	ldr	r3, [r7, #4]
 800bed0:	681b      	ldr	r3, [r3, #0]
 800bed2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800bed6:	d013      	beq.n	800bf00 <HAL_TIM_Base_Start_IT+0x6c>
 800bed8:	687b      	ldr	r3, [r7, #4]
 800beda:	681b      	ldr	r3, [r3, #0]
 800bedc:	4a1d      	ldr	r2, [pc, #116]	; (800bf54 <HAL_TIM_Base_Start_IT+0xc0>)
 800bede:	4293      	cmp	r3, r2
 800bee0:	d00e      	beq.n	800bf00 <HAL_TIM_Base_Start_IT+0x6c>
 800bee2:	687b      	ldr	r3, [r7, #4]
 800bee4:	681b      	ldr	r3, [r3, #0]
 800bee6:	4a1c      	ldr	r2, [pc, #112]	; (800bf58 <HAL_TIM_Base_Start_IT+0xc4>)
 800bee8:	4293      	cmp	r3, r2
 800beea:	d009      	beq.n	800bf00 <HAL_TIM_Base_Start_IT+0x6c>
 800beec:	687b      	ldr	r3, [r7, #4]
 800beee:	681b      	ldr	r3, [r3, #0]
 800bef0:	4a1a      	ldr	r2, [pc, #104]	; (800bf5c <HAL_TIM_Base_Start_IT+0xc8>)
 800bef2:	4293      	cmp	r3, r2
 800bef4:	d004      	beq.n	800bf00 <HAL_TIM_Base_Start_IT+0x6c>
 800bef6:	687b      	ldr	r3, [r7, #4]
 800bef8:	681b      	ldr	r3, [r3, #0]
 800befa:	4a19      	ldr	r2, [pc, #100]	; (800bf60 <HAL_TIM_Base_Start_IT+0xcc>)
 800befc:	4293      	cmp	r3, r2
 800befe:	d115      	bne.n	800bf2c <HAL_TIM_Base_Start_IT+0x98>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800bf00:	687b      	ldr	r3, [r7, #4]
 800bf02:	681b      	ldr	r3, [r3, #0]
 800bf04:	689a      	ldr	r2, [r3, #8]
 800bf06:	4b17      	ldr	r3, [pc, #92]	; (800bf64 <HAL_TIM_Base_Start_IT+0xd0>)
 800bf08:	4013      	ands	r3, r2
 800bf0a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800bf0c:	68fb      	ldr	r3, [r7, #12]
 800bf0e:	2b06      	cmp	r3, #6
 800bf10:	d015      	beq.n	800bf3e <HAL_TIM_Base_Start_IT+0xaa>
 800bf12:	68fb      	ldr	r3, [r7, #12]
 800bf14:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800bf18:	d011      	beq.n	800bf3e <HAL_TIM_Base_Start_IT+0xaa>
    {
      __HAL_TIM_ENABLE(htim);
 800bf1a:	687b      	ldr	r3, [r7, #4]
 800bf1c:	681b      	ldr	r3, [r3, #0]
 800bf1e:	681a      	ldr	r2, [r3, #0]
 800bf20:	687b      	ldr	r3, [r7, #4]
 800bf22:	681b      	ldr	r3, [r3, #0]
 800bf24:	f042 0201 	orr.w	r2, r2, #1
 800bf28:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800bf2a:	e008      	b.n	800bf3e <HAL_TIM_Base_Start_IT+0xaa>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800bf2c:	687b      	ldr	r3, [r7, #4]
 800bf2e:	681b      	ldr	r3, [r3, #0]
 800bf30:	681a      	ldr	r2, [r3, #0]
 800bf32:	687b      	ldr	r3, [r7, #4]
 800bf34:	681b      	ldr	r3, [r3, #0]
 800bf36:	f042 0201 	orr.w	r2, r2, #1
 800bf3a:	601a      	str	r2, [r3, #0]
 800bf3c:	e000      	b.n	800bf40 <HAL_TIM_Base_Start_IT+0xac>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800bf3e:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800bf40:	2300      	movs	r3, #0
}
 800bf42:	4618      	mov	r0, r3
 800bf44:	3714      	adds	r7, #20
 800bf46:	46bd      	mov	sp, r7
 800bf48:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf4c:	4770      	bx	lr
 800bf4e:	bf00      	nop
 800bf50:	40012c00 	.word	0x40012c00
 800bf54:	40000400 	.word	0x40000400
 800bf58:	40000800 	.word	0x40000800
 800bf5c:	40013400 	.word	0x40013400
 800bf60:	40014000 	.word	0x40014000
 800bf64:	00010007 	.word	0x00010007

0800bf68 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800bf68:	b580      	push	{r7, lr}
 800bf6a:	b082      	sub	sp, #8
 800bf6c:	af00      	add	r7, sp, #0
 800bf6e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800bf70:	687b      	ldr	r3, [r7, #4]
 800bf72:	2b00      	cmp	r3, #0
 800bf74:	d101      	bne.n	800bf7a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800bf76:	2301      	movs	r3, #1
 800bf78:	e049      	b.n	800c00e <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800bf7a:	687b      	ldr	r3, [r7, #4]
 800bf7c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800bf80:	b2db      	uxtb	r3, r3
 800bf82:	2b00      	cmp	r3, #0
 800bf84:	d106      	bne.n	800bf94 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800bf86:	687b      	ldr	r3, [r7, #4]
 800bf88:	2200      	movs	r2, #0
 800bf8a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800bf8e:	6878      	ldr	r0, [r7, #4]
 800bf90:	f000 f841 	bl	800c016 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800bf94:	687b      	ldr	r3, [r7, #4]
 800bf96:	2202      	movs	r2, #2
 800bf98:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800bf9c:	687b      	ldr	r3, [r7, #4]
 800bf9e:	681a      	ldr	r2, [r3, #0]
 800bfa0:	687b      	ldr	r3, [r7, #4]
 800bfa2:	3304      	adds	r3, #4
 800bfa4:	4619      	mov	r1, r3
 800bfa6:	4610      	mov	r0, r2
 800bfa8:	f000 fcf8 	bl	800c99c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800bfac:	687b      	ldr	r3, [r7, #4]
 800bfae:	2201      	movs	r2, #1
 800bfb0:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800bfb4:	687b      	ldr	r3, [r7, #4]
 800bfb6:	2201      	movs	r2, #1
 800bfb8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800bfbc:	687b      	ldr	r3, [r7, #4]
 800bfbe:	2201      	movs	r2, #1
 800bfc0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800bfc4:	687b      	ldr	r3, [r7, #4]
 800bfc6:	2201      	movs	r2, #1
 800bfc8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800bfcc:	687b      	ldr	r3, [r7, #4]
 800bfce:	2201      	movs	r2, #1
 800bfd0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800bfd4:	687b      	ldr	r3, [r7, #4]
 800bfd6:	2201      	movs	r2, #1
 800bfd8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800bfdc:	687b      	ldr	r3, [r7, #4]
 800bfde:	2201      	movs	r2, #1
 800bfe0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800bfe4:	687b      	ldr	r3, [r7, #4]
 800bfe6:	2201      	movs	r2, #1
 800bfe8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800bfec:	687b      	ldr	r3, [r7, #4]
 800bfee:	2201      	movs	r2, #1
 800bff0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800bff4:	687b      	ldr	r3, [r7, #4]
 800bff6:	2201      	movs	r2, #1
 800bff8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800bffc:	687b      	ldr	r3, [r7, #4]
 800bffe:	2201      	movs	r2, #1
 800c000:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800c004:	687b      	ldr	r3, [r7, #4]
 800c006:	2201      	movs	r2, #1
 800c008:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800c00c:	2300      	movs	r3, #0
}
 800c00e:	4618      	mov	r0, r3
 800c010:	3708      	adds	r7, #8
 800c012:	46bd      	mov	sp, r7
 800c014:	bd80      	pop	{r7, pc}

0800c016 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800c016:	b480      	push	{r7}
 800c018:	b083      	sub	sp, #12
 800c01a:	af00      	add	r7, sp, #0
 800c01c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800c01e:	bf00      	nop
 800c020:	370c      	adds	r7, #12
 800c022:	46bd      	mov	sp, r7
 800c024:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c028:	4770      	bx	lr
	...

0800c02c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800c02c:	b580      	push	{r7, lr}
 800c02e:	b084      	sub	sp, #16
 800c030:	af00      	add	r7, sp, #0
 800c032:	6078      	str	r0, [r7, #4]
 800c034:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800c036:	683b      	ldr	r3, [r7, #0]
 800c038:	2b00      	cmp	r3, #0
 800c03a:	d109      	bne.n	800c050 <HAL_TIM_PWM_Start+0x24>
 800c03c:	687b      	ldr	r3, [r7, #4]
 800c03e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800c042:	b2db      	uxtb	r3, r3
 800c044:	2b01      	cmp	r3, #1
 800c046:	bf14      	ite	ne
 800c048:	2301      	movne	r3, #1
 800c04a:	2300      	moveq	r3, #0
 800c04c:	b2db      	uxtb	r3, r3
 800c04e:	e03c      	b.n	800c0ca <HAL_TIM_PWM_Start+0x9e>
 800c050:	683b      	ldr	r3, [r7, #0]
 800c052:	2b04      	cmp	r3, #4
 800c054:	d109      	bne.n	800c06a <HAL_TIM_PWM_Start+0x3e>
 800c056:	687b      	ldr	r3, [r7, #4]
 800c058:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800c05c:	b2db      	uxtb	r3, r3
 800c05e:	2b01      	cmp	r3, #1
 800c060:	bf14      	ite	ne
 800c062:	2301      	movne	r3, #1
 800c064:	2300      	moveq	r3, #0
 800c066:	b2db      	uxtb	r3, r3
 800c068:	e02f      	b.n	800c0ca <HAL_TIM_PWM_Start+0x9e>
 800c06a:	683b      	ldr	r3, [r7, #0]
 800c06c:	2b08      	cmp	r3, #8
 800c06e:	d109      	bne.n	800c084 <HAL_TIM_PWM_Start+0x58>
 800c070:	687b      	ldr	r3, [r7, #4]
 800c072:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800c076:	b2db      	uxtb	r3, r3
 800c078:	2b01      	cmp	r3, #1
 800c07a:	bf14      	ite	ne
 800c07c:	2301      	movne	r3, #1
 800c07e:	2300      	moveq	r3, #0
 800c080:	b2db      	uxtb	r3, r3
 800c082:	e022      	b.n	800c0ca <HAL_TIM_PWM_Start+0x9e>
 800c084:	683b      	ldr	r3, [r7, #0]
 800c086:	2b0c      	cmp	r3, #12
 800c088:	d109      	bne.n	800c09e <HAL_TIM_PWM_Start+0x72>
 800c08a:	687b      	ldr	r3, [r7, #4]
 800c08c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800c090:	b2db      	uxtb	r3, r3
 800c092:	2b01      	cmp	r3, #1
 800c094:	bf14      	ite	ne
 800c096:	2301      	movne	r3, #1
 800c098:	2300      	moveq	r3, #0
 800c09a:	b2db      	uxtb	r3, r3
 800c09c:	e015      	b.n	800c0ca <HAL_TIM_PWM_Start+0x9e>
 800c09e:	683b      	ldr	r3, [r7, #0]
 800c0a0:	2b10      	cmp	r3, #16
 800c0a2:	d109      	bne.n	800c0b8 <HAL_TIM_PWM_Start+0x8c>
 800c0a4:	687b      	ldr	r3, [r7, #4]
 800c0a6:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800c0aa:	b2db      	uxtb	r3, r3
 800c0ac:	2b01      	cmp	r3, #1
 800c0ae:	bf14      	ite	ne
 800c0b0:	2301      	movne	r3, #1
 800c0b2:	2300      	moveq	r3, #0
 800c0b4:	b2db      	uxtb	r3, r3
 800c0b6:	e008      	b.n	800c0ca <HAL_TIM_PWM_Start+0x9e>
 800c0b8:	687b      	ldr	r3, [r7, #4]
 800c0ba:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 800c0be:	b2db      	uxtb	r3, r3
 800c0c0:	2b01      	cmp	r3, #1
 800c0c2:	bf14      	ite	ne
 800c0c4:	2301      	movne	r3, #1
 800c0c6:	2300      	moveq	r3, #0
 800c0c8:	b2db      	uxtb	r3, r3
 800c0ca:	2b00      	cmp	r3, #0
 800c0cc:	d001      	beq.n	800c0d2 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 800c0ce:	2301      	movs	r3, #1
 800c0d0:	e097      	b.n	800c202 <HAL_TIM_PWM_Start+0x1d6>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800c0d2:	683b      	ldr	r3, [r7, #0]
 800c0d4:	2b00      	cmp	r3, #0
 800c0d6:	d104      	bne.n	800c0e2 <HAL_TIM_PWM_Start+0xb6>
 800c0d8:	687b      	ldr	r3, [r7, #4]
 800c0da:	2202      	movs	r2, #2
 800c0dc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800c0e0:	e023      	b.n	800c12a <HAL_TIM_PWM_Start+0xfe>
 800c0e2:	683b      	ldr	r3, [r7, #0]
 800c0e4:	2b04      	cmp	r3, #4
 800c0e6:	d104      	bne.n	800c0f2 <HAL_TIM_PWM_Start+0xc6>
 800c0e8:	687b      	ldr	r3, [r7, #4]
 800c0ea:	2202      	movs	r2, #2
 800c0ec:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800c0f0:	e01b      	b.n	800c12a <HAL_TIM_PWM_Start+0xfe>
 800c0f2:	683b      	ldr	r3, [r7, #0]
 800c0f4:	2b08      	cmp	r3, #8
 800c0f6:	d104      	bne.n	800c102 <HAL_TIM_PWM_Start+0xd6>
 800c0f8:	687b      	ldr	r3, [r7, #4]
 800c0fa:	2202      	movs	r2, #2
 800c0fc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800c100:	e013      	b.n	800c12a <HAL_TIM_PWM_Start+0xfe>
 800c102:	683b      	ldr	r3, [r7, #0]
 800c104:	2b0c      	cmp	r3, #12
 800c106:	d104      	bne.n	800c112 <HAL_TIM_PWM_Start+0xe6>
 800c108:	687b      	ldr	r3, [r7, #4]
 800c10a:	2202      	movs	r2, #2
 800c10c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800c110:	e00b      	b.n	800c12a <HAL_TIM_PWM_Start+0xfe>
 800c112:	683b      	ldr	r3, [r7, #0]
 800c114:	2b10      	cmp	r3, #16
 800c116:	d104      	bne.n	800c122 <HAL_TIM_PWM_Start+0xf6>
 800c118:	687b      	ldr	r3, [r7, #4]
 800c11a:	2202      	movs	r2, #2
 800c11c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800c120:	e003      	b.n	800c12a <HAL_TIM_PWM_Start+0xfe>
 800c122:	687b      	ldr	r3, [r7, #4]
 800c124:	2202      	movs	r2, #2
 800c126:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800c12a:	687b      	ldr	r3, [r7, #4]
 800c12c:	681b      	ldr	r3, [r3, #0]
 800c12e:	2201      	movs	r2, #1
 800c130:	6839      	ldr	r1, [r7, #0]
 800c132:	4618      	mov	r0, r3
 800c134:	f001 f854 	bl	800d1e0 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800c138:	687b      	ldr	r3, [r7, #4]
 800c13a:	681b      	ldr	r3, [r3, #0]
 800c13c:	4a33      	ldr	r2, [pc, #204]	; (800c20c <HAL_TIM_PWM_Start+0x1e0>)
 800c13e:	4293      	cmp	r3, r2
 800c140:	d013      	beq.n	800c16a <HAL_TIM_PWM_Start+0x13e>
 800c142:	687b      	ldr	r3, [r7, #4]
 800c144:	681b      	ldr	r3, [r3, #0]
 800c146:	4a32      	ldr	r2, [pc, #200]	; (800c210 <HAL_TIM_PWM_Start+0x1e4>)
 800c148:	4293      	cmp	r3, r2
 800c14a:	d00e      	beq.n	800c16a <HAL_TIM_PWM_Start+0x13e>
 800c14c:	687b      	ldr	r3, [r7, #4]
 800c14e:	681b      	ldr	r3, [r3, #0]
 800c150:	4a30      	ldr	r2, [pc, #192]	; (800c214 <HAL_TIM_PWM_Start+0x1e8>)
 800c152:	4293      	cmp	r3, r2
 800c154:	d009      	beq.n	800c16a <HAL_TIM_PWM_Start+0x13e>
 800c156:	687b      	ldr	r3, [r7, #4]
 800c158:	681b      	ldr	r3, [r3, #0]
 800c15a:	4a2f      	ldr	r2, [pc, #188]	; (800c218 <HAL_TIM_PWM_Start+0x1ec>)
 800c15c:	4293      	cmp	r3, r2
 800c15e:	d004      	beq.n	800c16a <HAL_TIM_PWM_Start+0x13e>
 800c160:	687b      	ldr	r3, [r7, #4]
 800c162:	681b      	ldr	r3, [r3, #0]
 800c164:	4a2d      	ldr	r2, [pc, #180]	; (800c21c <HAL_TIM_PWM_Start+0x1f0>)
 800c166:	4293      	cmp	r3, r2
 800c168:	d101      	bne.n	800c16e <HAL_TIM_PWM_Start+0x142>
 800c16a:	2301      	movs	r3, #1
 800c16c:	e000      	b.n	800c170 <HAL_TIM_PWM_Start+0x144>
 800c16e:	2300      	movs	r3, #0
 800c170:	2b00      	cmp	r3, #0
 800c172:	d007      	beq.n	800c184 <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800c174:	687b      	ldr	r3, [r7, #4]
 800c176:	681b      	ldr	r3, [r3, #0]
 800c178:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800c17a:	687b      	ldr	r3, [r7, #4]
 800c17c:	681b      	ldr	r3, [r3, #0]
 800c17e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800c182:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800c184:	687b      	ldr	r3, [r7, #4]
 800c186:	681b      	ldr	r3, [r3, #0]
 800c188:	4a20      	ldr	r2, [pc, #128]	; (800c20c <HAL_TIM_PWM_Start+0x1e0>)
 800c18a:	4293      	cmp	r3, r2
 800c18c:	d018      	beq.n	800c1c0 <HAL_TIM_PWM_Start+0x194>
 800c18e:	687b      	ldr	r3, [r7, #4]
 800c190:	681b      	ldr	r3, [r3, #0]
 800c192:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800c196:	d013      	beq.n	800c1c0 <HAL_TIM_PWM_Start+0x194>
 800c198:	687b      	ldr	r3, [r7, #4]
 800c19a:	681b      	ldr	r3, [r3, #0]
 800c19c:	4a20      	ldr	r2, [pc, #128]	; (800c220 <HAL_TIM_PWM_Start+0x1f4>)
 800c19e:	4293      	cmp	r3, r2
 800c1a0:	d00e      	beq.n	800c1c0 <HAL_TIM_PWM_Start+0x194>
 800c1a2:	687b      	ldr	r3, [r7, #4]
 800c1a4:	681b      	ldr	r3, [r3, #0]
 800c1a6:	4a1f      	ldr	r2, [pc, #124]	; (800c224 <HAL_TIM_PWM_Start+0x1f8>)
 800c1a8:	4293      	cmp	r3, r2
 800c1aa:	d009      	beq.n	800c1c0 <HAL_TIM_PWM_Start+0x194>
 800c1ac:	687b      	ldr	r3, [r7, #4]
 800c1ae:	681b      	ldr	r3, [r3, #0]
 800c1b0:	4a17      	ldr	r2, [pc, #92]	; (800c210 <HAL_TIM_PWM_Start+0x1e4>)
 800c1b2:	4293      	cmp	r3, r2
 800c1b4:	d004      	beq.n	800c1c0 <HAL_TIM_PWM_Start+0x194>
 800c1b6:	687b      	ldr	r3, [r7, #4]
 800c1b8:	681b      	ldr	r3, [r3, #0]
 800c1ba:	4a16      	ldr	r2, [pc, #88]	; (800c214 <HAL_TIM_PWM_Start+0x1e8>)
 800c1bc:	4293      	cmp	r3, r2
 800c1be:	d115      	bne.n	800c1ec <HAL_TIM_PWM_Start+0x1c0>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800c1c0:	687b      	ldr	r3, [r7, #4]
 800c1c2:	681b      	ldr	r3, [r3, #0]
 800c1c4:	689a      	ldr	r2, [r3, #8]
 800c1c6:	4b18      	ldr	r3, [pc, #96]	; (800c228 <HAL_TIM_PWM_Start+0x1fc>)
 800c1c8:	4013      	ands	r3, r2
 800c1ca:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800c1cc:	68fb      	ldr	r3, [r7, #12]
 800c1ce:	2b06      	cmp	r3, #6
 800c1d0:	d015      	beq.n	800c1fe <HAL_TIM_PWM_Start+0x1d2>
 800c1d2:	68fb      	ldr	r3, [r7, #12]
 800c1d4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800c1d8:	d011      	beq.n	800c1fe <HAL_TIM_PWM_Start+0x1d2>
    {
      __HAL_TIM_ENABLE(htim);
 800c1da:	687b      	ldr	r3, [r7, #4]
 800c1dc:	681b      	ldr	r3, [r3, #0]
 800c1de:	681a      	ldr	r2, [r3, #0]
 800c1e0:	687b      	ldr	r3, [r7, #4]
 800c1e2:	681b      	ldr	r3, [r3, #0]
 800c1e4:	f042 0201 	orr.w	r2, r2, #1
 800c1e8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800c1ea:	e008      	b.n	800c1fe <HAL_TIM_PWM_Start+0x1d2>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800c1ec:	687b      	ldr	r3, [r7, #4]
 800c1ee:	681b      	ldr	r3, [r3, #0]
 800c1f0:	681a      	ldr	r2, [r3, #0]
 800c1f2:	687b      	ldr	r3, [r7, #4]
 800c1f4:	681b      	ldr	r3, [r3, #0]
 800c1f6:	f042 0201 	orr.w	r2, r2, #1
 800c1fa:	601a      	str	r2, [r3, #0]
 800c1fc:	e000      	b.n	800c200 <HAL_TIM_PWM_Start+0x1d4>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800c1fe:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800c200:	2300      	movs	r3, #0
}
 800c202:	4618      	mov	r0, r3
 800c204:	3710      	adds	r7, #16
 800c206:	46bd      	mov	sp, r7
 800c208:	bd80      	pop	{r7, pc}
 800c20a:	bf00      	nop
 800c20c:	40012c00 	.word	0x40012c00
 800c210:	40013400 	.word	0x40013400
 800c214:	40014000 	.word	0x40014000
 800c218:	40014400 	.word	0x40014400
 800c21c:	40014800 	.word	0x40014800
 800c220:	40000400 	.word	0x40000400
 800c224:	40000800 	.word	0x40000800
 800c228:	00010007 	.word	0x00010007

0800c22c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800c22c:	b580      	push	{r7, lr}
 800c22e:	b082      	sub	sp, #8
 800c230:	af00      	add	r7, sp, #0
 800c232:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800c234:	687b      	ldr	r3, [r7, #4]
 800c236:	681b      	ldr	r3, [r3, #0]
 800c238:	691b      	ldr	r3, [r3, #16]
 800c23a:	f003 0302 	and.w	r3, r3, #2
 800c23e:	2b02      	cmp	r3, #2
 800c240:	d122      	bne.n	800c288 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800c242:	687b      	ldr	r3, [r7, #4]
 800c244:	681b      	ldr	r3, [r3, #0]
 800c246:	68db      	ldr	r3, [r3, #12]
 800c248:	f003 0302 	and.w	r3, r3, #2
 800c24c:	2b02      	cmp	r3, #2
 800c24e:	d11b      	bne.n	800c288 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800c250:	687b      	ldr	r3, [r7, #4]
 800c252:	681b      	ldr	r3, [r3, #0]
 800c254:	f06f 0202 	mvn.w	r2, #2
 800c258:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800c25a:	687b      	ldr	r3, [r7, #4]
 800c25c:	2201      	movs	r2, #1
 800c25e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800c260:	687b      	ldr	r3, [r7, #4]
 800c262:	681b      	ldr	r3, [r3, #0]
 800c264:	699b      	ldr	r3, [r3, #24]
 800c266:	f003 0303 	and.w	r3, r3, #3
 800c26a:	2b00      	cmp	r3, #0
 800c26c:	d003      	beq.n	800c276 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800c26e:	6878      	ldr	r0, [r7, #4]
 800c270:	f000 fb76 	bl	800c960 <HAL_TIM_IC_CaptureCallback>
 800c274:	e005      	b.n	800c282 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800c276:	6878      	ldr	r0, [r7, #4]
 800c278:	f000 fb68 	bl	800c94c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800c27c:	6878      	ldr	r0, [r7, #4]
 800c27e:	f000 fb79 	bl	800c974 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800c282:	687b      	ldr	r3, [r7, #4]
 800c284:	2200      	movs	r2, #0
 800c286:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800c288:	687b      	ldr	r3, [r7, #4]
 800c28a:	681b      	ldr	r3, [r3, #0]
 800c28c:	691b      	ldr	r3, [r3, #16]
 800c28e:	f003 0304 	and.w	r3, r3, #4
 800c292:	2b04      	cmp	r3, #4
 800c294:	d122      	bne.n	800c2dc <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800c296:	687b      	ldr	r3, [r7, #4]
 800c298:	681b      	ldr	r3, [r3, #0]
 800c29a:	68db      	ldr	r3, [r3, #12]
 800c29c:	f003 0304 	and.w	r3, r3, #4
 800c2a0:	2b04      	cmp	r3, #4
 800c2a2:	d11b      	bne.n	800c2dc <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800c2a4:	687b      	ldr	r3, [r7, #4]
 800c2a6:	681b      	ldr	r3, [r3, #0]
 800c2a8:	f06f 0204 	mvn.w	r2, #4
 800c2ac:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800c2ae:	687b      	ldr	r3, [r7, #4]
 800c2b0:	2202      	movs	r2, #2
 800c2b2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800c2b4:	687b      	ldr	r3, [r7, #4]
 800c2b6:	681b      	ldr	r3, [r3, #0]
 800c2b8:	699b      	ldr	r3, [r3, #24]
 800c2ba:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800c2be:	2b00      	cmp	r3, #0
 800c2c0:	d003      	beq.n	800c2ca <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800c2c2:	6878      	ldr	r0, [r7, #4]
 800c2c4:	f000 fb4c 	bl	800c960 <HAL_TIM_IC_CaptureCallback>
 800c2c8:	e005      	b.n	800c2d6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800c2ca:	6878      	ldr	r0, [r7, #4]
 800c2cc:	f000 fb3e 	bl	800c94c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800c2d0:	6878      	ldr	r0, [r7, #4]
 800c2d2:	f000 fb4f 	bl	800c974 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800c2d6:	687b      	ldr	r3, [r7, #4]
 800c2d8:	2200      	movs	r2, #0
 800c2da:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800c2dc:	687b      	ldr	r3, [r7, #4]
 800c2de:	681b      	ldr	r3, [r3, #0]
 800c2e0:	691b      	ldr	r3, [r3, #16]
 800c2e2:	f003 0308 	and.w	r3, r3, #8
 800c2e6:	2b08      	cmp	r3, #8
 800c2e8:	d122      	bne.n	800c330 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800c2ea:	687b      	ldr	r3, [r7, #4]
 800c2ec:	681b      	ldr	r3, [r3, #0]
 800c2ee:	68db      	ldr	r3, [r3, #12]
 800c2f0:	f003 0308 	and.w	r3, r3, #8
 800c2f4:	2b08      	cmp	r3, #8
 800c2f6:	d11b      	bne.n	800c330 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800c2f8:	687b      	ldr	r3, [r7, #4]
 800c2fa:	681b      	ldr	r3, [r3, #0]
 800c2fc:	f06f 0208 	mvn.w	r2, #8
 800c300:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800c302:	687b      	ldr	r3, [r7, #4]
 800c304:	2204      	movs	r2, #4
 800c306:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800c308:	687b      	ldr	r3, [r7, #4]
 800c30a:	681b      	ldr	r3, [r3, #0]
 800c30c:	69db      	ldr	r3, [r3, #28]
 800c30e:	f003 0303 	and.w	r3, r3, #3
 800c312:	2b00      	cmp	r3, #0
 800c314:	d003      	beq.n	800c31e <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800c316:	6878      	ldr	r0, [r7, #4]
 800c318:	f000 fb22 	bl	800c960 <HAL_TIM_IC_CaptureCallback>
 800c31c:	e005      	b.n	800c32a <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800c31e:	6878      	ldr	r0, [r7, #4]
 800c320:	f000 fb14 	bl	800c94c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800c324:	6878      	ldr	r0, [r7, #4]
 800c326:	f000 fb25 	bl	800c974 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800c32a:	687b      	ldr	r3, [r7, #4]
 800c32c:	2200      	movs	r2, #0
 800c32e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800c330:	687b      	ldr	r3, [r7, #4]
 800c332:	681b      	ldr	r3, [r3, #0]
 800c334:	691b      	ldr	r3, [r3, #16]
 800c336:	f003 0310 	and.w	r3, r3, #16
 800c33a:	2b10      	cmp	r3, #16
 800c33c:	d122      	bne.n	800c384 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800c33e:	687b      	ldr	r3, [r7, #4]
 800c340:	681b      	ldr	r3, [r3, #0]
 800c342:	68db      	ldr	r3, [r3, #12]
 800c344:	f003 0310 	and.w	r3, r3, #16
 800c348:	2b10      	cmp	r3, #16
 800c34a:	d11b      	bne.n	800c384 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800c34c:	687b      	ldr	r3, [r7, #4]
 800c34e:	681b      	ldr	r3, [r3, #0]
 800c350:	f06f 0210 	mvn.w	r2, #16
 800c354:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800c356:	687b      	ldr	r3, [r7, #4]
 800c358:	2208      	movs	r2, #8
 800c35a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800c35c:	687b      	ldr	r3, [r7, #4]
 800c35e:	681b      	ldr	r3, [r3, #0]
 800c360:	69db      	ldr	r3, [r3, #28]
 800c362:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800c366:	2b00      	cmp	r3, #0
 800c368:	d003      	beq.n	800c372 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800c36a:	6878      	ldr	r0, [r7, #4]
 800c36c:	f000 faf8 	bl	800c960 <HAL_TIM_IC_CaptureCallback>
 800c370:	e005      	b.n	800c37e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800c372:	6878      	ldr	r0, [r7, #4]
 800c374:	f000 faea 	bl	800c94c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800c378:	6878      	ldr	r0, [r7, #4]
 800c37a:	f000 fafb 	bl	800c974 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800c37e:	687b      	ldr	r3, [r7, #4]
 800c380:	2200      	movs	r2, #0
 800c382:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800c384:	687b      	ldr	r3, [r7, #4]
 800c386:	681b      	ldr	r3, [r3, #0]
 800c388:	691b      	ldr	r3, [r3, #16]
 800c38a:	f003 0301 	and.w	r3, r3, #1
 800c38e:	2b01      	cmp	r3, #1
 800c390:	d10e      	bne.n	800c3b0 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800c392:	687b      	ldr	r3, [r7, #4]
 800c394:	681b      	ldr	r3, [r3, #0]
 800c396:	68db      	ldr	r3, [r3, #12]
 800c398:	f003 0301 	and.w	r3, r3, #1
 800c39c:	2b01      	cmp	r3, #1
 800c39e:	d107      	bne.n	800c3b0 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800c3a0:	687b      	ldr	r3, [r7, #4]
 800c3a2:	681b      	ldr	r3, [r3, #0]
 800c3a4:	f06f 0201 	mvn.w	r2, #1
 800c3a8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800c3aa:	6878      	ldr	r0, [r7, #4]
 800c3ac:	f000 fac4 	bl	800c938 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800c3b0:	687b      	ldr	r3, [r7, #4]
 800c3b2:	681b      	ldr	r3, [r3, #0]
 800c3b4:	691b      	ldr	r3, [r3, #16]
 800c3b6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800c3ba:	2b80      	cmp	r3, #128	; 0x80
 800c3bc:	d10e      	bne.n	800c3dc <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800c3be:	687b      	ldr	r3, [r7, #4]
 800c3c0:	681b      	ldr	r3, [r3, #0]
 800c3c2:	68db      	ldr	r3, [r3, #12]
 800c3c4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800c3c8:	2b80      	cmp	r3, #128	; 0x80
 800c3ca:	d107      	bne.n	800c3dc <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800c3cc:	687b      	ldr	r3, [r7, #4]
 800c3ce:	681b      	ldr	r3, [r3, #0]
 800c3d0:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800c3d4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800c3d6:	6878      	ldr	r0, [r7, #4]
 800c3d8:	f001 f91b 	bl	800d612 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 800c3dc:	687b      	ldr	r3, [r7, #4]
 800c3de:	681b      	ldr	r3, [r3, #0]
 800c3e0:	691b      	ldr	r3, [r3, #16]
 800c3e2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800c3e6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800c3ea:	d10e      	bne.n	800c40a <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800c3ec:	687b      	ldr	r3, [r7, #4]
 800c3ee:	681b      	ldr	r3, [r3, #0]
 800c3f0:	68db      	ldr	r3, [r3, #12]
 800c3f2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800c3f6:	2b80      	cmp	r3, #128	; 0x80
 800c3f8:	d107      	bne.n	800c40a <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800c3fa:	687b      	ldr	r3, [r7, #4]
 800c3fc:	681b      	ldr	r3, [r3, #0]
 800c3fe:	f46f 7280 	mvn.w	r2, #256	; 0x100
 800c402:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800c404:	6878      	ldr	r0, [r7, #4]
 800c406:	f001 f90e 	bl	800d626 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800c40a:	687b      	ldr	r3, [r7, #4]
 800c40c:	681b      	ldr	r3, [r3, #0]
 800c40e:	691b      	ldr	r3, [r3, #16]
 800c410:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c414:	2b40      	cmp	r3, #64	; 0x40
 800c416:	d10e      	bne.n	800c436 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800c418:	687b      	ldr	r3, [r7, #4]
 800c41a:	681b      	ldr	r3, [r3, #0]
 800c41c:	68db      	ldr	r3, [r3, #12]
 800c41e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c422:	2b40      	cmp	r3, #64	; 0x40
 800c424:	d107      	bne.n	800c436 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800c426:	687b      	ldr	r3, [r7, #4]
 800c428:	681b      	ldr	r3, [r3, #0]
 800c42a:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800c42e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800c430:	6878      	ldr	r0, [r7, #4]
 800c432:	f000 faa9 	bl	800c988 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800c436:	687b      	ldr	r3, [r7, #4]
 800c438:	681b      	ldr	r3, [r3, #0]
 800c43a:	691b      	ldr	r3, [r3, #16]
 800c43c:	f003 0320 	and.w	r3, r3, #32
 800c440:	2b20      	cmp	r3, #32
 800c442:	d10e      	bne.n	800c462 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800c444:	687b      	ldr	r3, [r7, #4]
 800c446:	681b      	ldr	r3, [r3, #0]
 800c448:	68db      	ldr	r3, [r3, #12]
 800c44a:	f003 0320 	and.w	r3, r3, #32
 800c44e:	2b20      	cmp	r3, #32
 800c450:	d107      	bne.n	800c462 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800c452:	687b      	ldr	r3, [r7, #4]
 800c454:	681b      	ldr	r3, [r3, #0]
 800c456:	f06f 0220 	mvn.w	r2, #32
 800c45a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800c45c:	6878      	ldr	r0, [r7, #4]
 800c45e:	f001 f8ce 	bl	800d5fe <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_IDX) != RESET)
 800c462:	687b      	ldr	r3, [r7, #4]
 800c464:	681b      	ldr	r3, [r3, #0]
 800c466:	691b      	ldr	r3, [r3, #16]
 800c468:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800c46c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800c470:	d10f      	bne.n	800c492 <HAL_TIM_IRQHandler+0x266>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_IDX) != RESET)
 800c472:	687b      	ldr	r3, [r7, #4]
 800c474:	681b      	ldr	r3, [r3, #0]
 800c476:	68db      	ldr	r3, [r3, #12]
 800c478:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800c47c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800c480:	d107      	bne.n	800c492 <HAL_TIM_IRQHandler+0x266>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_IDX);
 800c482:	687b      	ldr	r3, [r7, #4]
 800c484:	681b      	ldr	r3, [r3, #0]
 800c486:	f46f 1280 	mvn.w	r2, #1048576	; 0x100000
 800c48a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 800c48c:	6878      	ldr	r0, [r7, #4]
 800c48e:	f001 f8d4 	bl	800d63a <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_DIR) != RESET)
 800c492:	687b      	ldr	r3, [r7, #4]
 800c494:	681b      	ldr	r3, [r3, #0]
 800c496:	691b      	ldr	r3, [r3, #16]
 800c498:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800c49c:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800c4a0:	d10f      	bne.n	800c4c2 <HAL_TIM_IRQHandler+0x296>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_DIR) != RESET)
 800c4a2:	687b      	ldr	r3, [r7, #4]
 800c4a4:	681b      	ldr	r3, [r3, #0]
 800c4a6:	68db      	ldr	r3, [r3, #12]
 800c4a8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800c4ac:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800c4b0:	d107      	bne.n	800c4c2 <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_DIR);
 800c4b2:	687b      	ldr	r3, [r7, #4]
 800c4b4:	681b      	ldr	r3, [r3, #0]
 800c4b6:	f46f 1200 	mvn.w	r2, #2097152	; 0x200000
 800c4ba:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 800c4bc:	6878      	ldr	r0, [r7, #4]
 800c4be:	f001 f8c6 	bl	800d64e <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_IERR) != RESET)
 800c4c2:	687b      	ldr	r3, [r7, #4]
 800c4c4:	681b      	ldr	r3, [r3, #0]
 800c4c6:	691b      	ldr	r3, [r3, #16]
 800c4c8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800c4cc:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800c4d0:	d10f      	bne.n	800c4f2 <HAL_TIM_IRQHandler+0x2c6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_IERR) != RESET)
 800c4d2:	687b      	ldr	r3, [r7, #4]
 800c4d4:	681b      	ldr	r3, [r3, #0]
 800c4d6:	68db      	ldr	r3, [r3, #12]
 800c4d8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800c4dc:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800c4e0:	d107      	bne.n	800c4f2 <HAL_TIM_IRQHandler+0x2c6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_IERR);
 800c4e2:	687b      	ldr	r3, [r7, #4]
 800c4e4:	681b      	ldr	r3, [r3, #0]
 800c4e6:	f46f 0280 	mvn.w	r2, #4194304	; 0x400000
 800c4ea:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 800c4ec:	6878      	ldr	r0, [r7, #4]
 800c4ee:	f001 f8b8 	bl	800d662 <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TERR) != RESET)
 800c4f2:	687b      	ldr	r3, [r7, #4]
 800c4f4:	681b      	ldr	r3, [r3, #0]
 800c4f6:	691b      	ldr	r3, [r3, #16]
 800c4f8:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800c4fc:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800c500:	d10f      	bne.n	800c522 <HAL_TIM_IRQHandler+0x2f6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TERR) != RESET)
 800c502:	687b      	ldr	r3, [r7, #4]
 800c504:	681b      	ldr	r3, [r3, #0]
 800c506:	68db      	ldr	r3, [r3, #12]
 800c508:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800c50c:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800c510:	d107      	bne.n	800c522 <HAL_TIM_IRQHandler+0x2f6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_TERR);
 800c512:	687b      	ldr	r3, [r7, #4]
 800c514:	681b      	ldr	r3, [r3, #0]
 800c516:	f46f 0200 	mvn.w	r2, #8388608	; 0x800000
 800c51a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 800c51c:	6878      	ldr	r0, [r7, #4]
 800c51e:	f001 f8aa 	bl	800d676 <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800c522:	bf00      	nop
 800c524:	3708      	adds	r7, #8
 800c526:	46bd      	mov	sp, r7
 800c528:	bd80      	pop	{r7, pc}
	...

0800c52c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800c52c:	b580      	push	{r7, lr}
 800c52e:	b084      	sub	sp, #16
 800c530:	af00      	add	r7, sp, #0
 800c532:	60f8      	str	r0, [r7, #12]
 800c534:	60b9      	str	r1, [r7, #8]
 800c536:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800c538:	68fb      	ldr	r3, [r7, #12]
 800c53a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800c53e:	2b01      	cmp	r3, #1
 800c540:	d101      	bne.n	800c546 <HAL_TIM_PWM_ConfigChannel+0x1a>
 800c542:	2302      	movs	r3, #2
 800c544:	e0fd      	b.n	800c742 <HAL_TIM_PWM_ConfigChannel+0x216>
 800c546:	68fb      	ldr	r3, [r7, #12]
 800c548:	2201      	movs	r2, #1
 800c54a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 800c54e:	687b      	ldr	r3, [r7, #4]
 800c550:	2b14      	cmp	r3, #20
 800c552:	f200 80f0 	bhi.w	800c736 <HAL_TIM_PWM_ConfigChannel+0x20a>
 800c556:	a201      	add	r2, pc, #4	; (adr r2, 800c55c <HAL_TIM_PWM_ConfigChannel+0x30>)
 800c558:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c55c:	0800c5b1 	.word	0x0800c5b1
 800c560:	0800c737 	.word	0x0800c737
 800c564:	0800c737 	.word	0x0800c737
 800c568:	0800c737 	.word	0x0800c737
 800c56c:	0800c5f1 	.word	0x0800c5f1
 800c570:	0800c737 	.word	0x0800c737
 800c574:	0800c737 	.word	0x0800c737
 800c578:	0800c737 	.word	0x0800c737
 800c57c:	0800c633 	.word	0x0800c633
 800c580:	0800c737 	.word	0x0800c737
 800c584:	0800c737 	.word	0x0800c737
 800c588:	0800c737 	.word	0x0800c737
 800c58c:	0800c673 	.word	0x0800c673
 800c590:	0800c737 	.word	0x0800c737
 800c594:	0800c737 	.word	0x0800c737
 800c598:	0800c737 	.word	0x0800c737
 800c59c:	0800c6b5 	.word	0x0800c6b5
 800c5a0:	0800c737 	.word	0x0800c737
 800c5a4:	0800c737 	.word	0x0800c737
 800c5a8:	0800c737 	.word	0x0800c737
 800c5ac:	0800c6f5 	.word	0x0800c6f5
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800c5b0:	68fb      	ldr	r3, [r7, #12]
 800c5b2:	681b      	ldr	r3, [r3, #0]
 800c5b4:	68b9      	ldr	r1, [r7, #8]
 800c5b6:	4618      	mov	r0, r3
 800c5b8:	f000 fa80 	bl	800cabc <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800c5bc:	68fb      	ldr	r3, [r7, #12]
 800c5be:	681b      	ldr	r3, [r3, #0]
 800c5c0:	699a      	ldr	r2, [r3, #24]
 800c5c2:	68fb      	ldr	r3, [r7, #12]
 800c5c4:	681b      	ldr	r3, [r3, #0]
 800c5c6:	f042 0208 	orr.w	r2, r2, #8
 800c5ca:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800c5cc:	68fb      	ldr	r3, [r7, #12]
 800c5ce:	681b      	ldr	r3, [r3, #0]
 800c5d0:	699a      	ldr	r2, [r3, #24]
 800c5d2:	68fb      	ldr	r3, [r7, #12]
 800c5d4:	681b      	ldr	r3, [r3, #0]
 800c5d6:	f022 0204 	bic.w	r2, r2, #4
 800c5da:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800c5dc:	68fb      	ldr	r3, [r7, #12]
 800c5de:	681b      	ldr	r3, [r3, #0]
 800c5e0:	6999      	ldr	r1, [r3, #24]
 800c5e2:	68bb      	ldr	r3, [r7, #8]
 800c5e4:	691a      	ldr	r2, [r3, #16]
 800c5e6:	68fb      	ldr	r3, [r7, #12]
 800c5e8:	681b      	ldr	r3, [r3, #0]
 800c5ea:	430a      	orrs	r2, r1
 800c5ec:	619a      	str	r2, [r3, #24]
      break;
 800c5ee:	e0a3      	b.n	800c738 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800c5f0:	68fb      	ldr	r3, [r7, #12]
 800c5f2:	681b      	ldr	r3, [r3, #0]
 800c5f4:	68b9      	ldr	r1, [r7, #8]
 800c5f6:	4618      	mov	r0, r3
 800c5f8:	f000 faf0 	bl	800cbdc <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800c5fc:	68fb      	ldr	r3, [r7, #12]
 800c5fe:	681b      	ldr	r3, [r3, #0]
 800c600:	699a      	ldr	r2, [r3, #24]
 800c602:	68fb      	ldr	r3, [r7, #12]
 800c604:	681b      	ldr	r3, [r3, #0]
 800c606:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800c60a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800c60c:	68fb      	ldr	r3, [r7, #12]
 800c60e:	681b      	ldr	r3, [r3, #0]
 800c610:	699a      	ldr	r2, [r3, #24]
 800c612:	68fb      	ldr	r3, [r7, #12]
 800c614:	681b      	ldr	r3, [r3, #0]
 800c616:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800c61a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800c61c:	68fb      	ldr	r3, [r7, #12]
 800c61e:	681b      	ldr	r3, [r3, #0]
 800c620:	6999      	ldr	r1, [r3, #24]
 800c622:	68bb      	ldr	r3, [r7, #8]
 800c624:	691b      	ldr	r3, [r3, #16]
 800c626:	021a      	lsls	r2, r3, #8
 800c628:	68fb      	ldr	r3, [r7, #12]
 800c62a:	681b      	ldr	r3, [r3, #0]
 800c62c:	430a      	orrs	r2, r1
 800c62e:	619a      	str	r2, [r3, #24]
      break;
 800c630:	e082      	b.n	800c738 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800c632:	68fb      	ldr	r3, [r7, #12]
 800c634:	681b      	ldr	r3, [r3, #0]
 800c636:	68b9      	ldr	r1, [r7, #8]
 800c638:	4618      	mov	r0, r3
 800c63a:	f000 fb59 	bl	800ccf0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800c63e:	68fb      	ldr	r3, [r7, #12]
 800c640:	681b      	ldr	r3, [r3, #0]
 800c642:	69da      	ldr	r2, [r3, #28]
 800c644:	68fb      	ldr	r3, [r7, #12]
 800c646:	681b      	ldr	r3, [r3, #0]
 800c648:	f042 0208 	orr.w	r2, r2, #8
 800c64c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800c64e:	68fb      	ldr	r3, [r7, #12]
 800c650:	681b      	ldr	r3, [r3, #0]
 800c652:	69da      	ldr	r2, [r3, #28]
 800c654:	68fb      	ldr	r3, [r7, #12]
 800c656:	681b      	ldr	r3, [r3, #0]
 800c658:	f022 0204 	bic.w	r2, r2, #4
 800c65c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800c65e:	68fb      	ldr	r3, [r7, #12]
 800c660:	681b      	ldr	r3, [r3, #0]
 800c662:	69d9      	ldr	r1, [r3, #28]
 800c664:	68bb      	ldr	r3, [r7, #8]
 800c666:	691a      	ldr	r2, [r3, #16]
 800c668:	68fb      	ldr	r3, [r7, #12]
 800c66a:	681b      	ldr	r3, [r3, #0]
 800c66c:	430a      	orrs	r2, r1
 800c66e:	61da      	str	r2, [r3, #28]
      break;
 800c670:	e062      	b.n	800c738 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800c672:	68fb      	ldr	r3, [r7, #12]
 800c674:	681b      	ldr	r3, [r3, #0]
 800c676:	68b9      	ldr	r1, [r7, #8]
 800c678:	4618      	mov	r0, r3
 800c67a:	f000 fbc1 	bl	800ce00 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800c67e:	68fb      	ldr	r3, [r7, #12]
 800c680:	681b      	ldr	r3, [r3, #0]
 800c682:	69da      	ldr	r2, [r3, #28]
 800c684:	68fb      	ldr	r3, [r7, #12]
 800c686:	681b      	ldr	r3, [r3, #0]
 800c688:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800c68c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800c68e:	68fb      	ldr	r3, [r7, #12]
 800c690:	681b      	ldr	r3, [r3, #0]
 800c692:	69da      	ldr	r2, [r3, #28]
 800c694:	68fb      	ldr	r3, [r7, #12]
 800c696:	681b      	ldr	r3, [r3, #0]
 800c698:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800c69c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800c69e:	68fb      	ldr	r3, [r7, #12]
 800c6a0:	681b      	ldr	r3, [r3, #0]
 800c6a2:	69d9      	ldr	r1, [r3, #28]
 800c6a4:	68bb      	ldr	r3, [r7, #8]
 800c6a6:	691b      	ldr	r3, [r3, #16]
 800c6a8:	021a      	lsls	r2, r3, #8
 800c6aa:	68fb      	ldr	r3, [r7, #12]
 800c6ac:	681b      	ldr	r3, [r3, #0]
 800c6ae:	430a      	orrs	r2, r1
 800c6b0:	61da      	str	r2, [r3, #28]
      break;
 800c6b2:	e041      	b.n	800c738 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800c6b4:	68fb      	ldr	r3, [r7, #12]
 800c6b6:	681b      	ldr	r3, [r3, #0]
 800c6b8:	68b9      	ldr	r1, [r7, #8]
 800c6ba:	4618      	mov	r0, r3
 800c6bc:	f000 fc2a 	bl	800cf14 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800c6c0:	68fb      	ldr	r3, [r7, #12]
 800c6c2:	681b      	ldr	r3, [r3, #0]
 800c6c4:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800c6c6:	68fb      	ldr	r3, [r7, #12]
 800c6c8:	681b      	ldr	r3, [r3, #0]
 800c6ca:	f042 0208 	orr.w	r2, r2, #8
 800c6ce:	651a      	str	r2, [r3, #80]	; 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800c6d0:	68fb      	ldr	r3, [r7, #12]
 800c6d2:	681b      	ldr	r3, [r3, #0]
 800c6d4:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800c6d6:	68fb      	ldr	r3, [r7, #12]
 800c6d8:	681b      	ldr	r3, [r3, #0]
 800c6da:	f022 0204 	bic.w	r2, r2, #4
 800c6de:	651a      	str	r2, [r3, #80]	; 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800c6e0:	68fb      	ldr	r3, [r7, #12]
 800c6e2:	681b      	ldr	r3, [r3, #0]
 800c6e4:	6d19      	ldr	r1, [r3, #80]	; 0x50
 800c6e6:	68bb      	ldr	r3, [r7, #8]
 800c6e8:	691a      	ldr	r2, [r3, #16]
 800c6ea:	68fb      	ldr	r3, [r7, #12]
 800c6ec:	681b      	ldr	r3, [r3, #0]
 800c6ee:	430a      	orrs	r2, r1
 800c6f0:	651a      	str	r2, [r3, #80]	; 0x50
      break;
 800c6f2:	e021      	b.n	800c738 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800c6f4:	68fb      	ldr	r3, [r7, #12]
 800c6f6:	681b      	ldr	r3, [r3, #0]
 800c6f8:	68b9      	ldr	r1, [r7, #8]
 800c6fa:	4618      	mov	r0, r3
 800c6fc:	f000 fc6e 	bl	800cfdc <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800c700:	68fb      	ldr	r3, [r7, #12]
 800c702:	681b      	ldr	r3, [r3, #0]
 800c704:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800c706:	68fb      	ldr	r3, [r7, #12]
 800c708:	681b      	ldr	r3, [r3, #0]
 800c70a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800c70e:	651a      	str	r2, [r3, #80]	; 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800c710:	68fb      	ldr	r3, [r7, #12]
 800c712:	681b      	ldr	r3, [r3, #0]
 800c714:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800c716:	68fb      	ldr	r3, [r7, #12]
 800c718:	681b      	ldr	r3, [r3, #0]
 800c71a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800c71e:	651a      	str	r2, [r3, #80]	; 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800c720:	68fb      	ldr	r3, [r7, #12]
 800c722:	681b      	ldr	r3, [r3, #0]
 800c724:	6d19      	ldr	r1, [r3, #80]	; 0x50
 800c726:	68bb      	ldr	r3, [r7, #8]
 800c728:	691b      	ldr	r3, [r3, #16]
 800c72a:	021a      	lsls	r2, r3, #8
 800c72c:	68fb      	ldr	r3, [r7, #12]
 800c72e:	681b      	ldr	r3, [r3, #0]
 800c730:	430a      	orrs	r2, r1
 800c732:	651a      	str	r2, [r3, #80]	; 0x50
      break;
 800c734:	e000      	b.n	800c738 <HAL_TIM_PWM_ConfigChannel+0x20c>
    }

    default:
      break;
 800c736:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800c738:	68fb      	ldr	r3, [r7, #12]
 800c73a:	2200      	movs	r2, #0
 800c73c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800c740:	2300      	movs	r3, #0
}
 800c742:	4618      	mov	r0, r3
 800c744:	3710      	adds	r7, #16
 800c746:	46bd      	mov	sp, r7
 800c748:	bd80      	pop	{r7, pc}
 800c74a:	bf00      	nop

0800c74c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800c74c:	b580      	push	{r7, lr}
 800c74e:	b084      	sub	sp, #16
 800c750:	af00      	add	r7, sp, #0
 800c752:	6078      	str	r0, [r7, #4]
 800c754:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800c756:	687b      	ldr	r3, [r7, #4]
 800c758:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800c75c:	2b01      	cmp	r3, #1
 800c75e:	d101      	bne.n	800c764 <HAL_TIM_ConfigClockSource+0x18>
 800c760:	2302      	movs	r3, #2
 800c762:	e0dd      	b.n	800c920 <HAL_TIM_ConfigClockSource+0x1d4>
 800c764:	687b      	ldr	r3, [r7, #4]
 800c766:	2201      	movs	r2, #1
 800c768:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800c76c:	687b      	ldr	r3, [r7, #4]
 800c76e:	2202      	movs	r2, #2
 800c770:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800c774:	687b      	ldr	r3, [r7, #4]
 800c776:	681b      	ldr	r3, [r3, #0]
 800c778:	689b      	ldr	r3, [r3, #8]
 800c77a:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800c77c:	68fb      	ldr	r3, [r7, #12]
 800c77e:	f423 1344 	bic.w	r3, r3, #3211264	; 0x310000
 800c782:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800c786:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800c788:	68fb      	ldr	r3, [r7, #12]
 800c78a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800c78e:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 800c790:	687b      	ldr	r3, [r7, #4]
 800c792:	681b      	ldr	r3, [r3, #0]
 800c794:	68fa      	ldr	r2, [r7, #12]
 800c796:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800c798:	683b      	ldr	r3, [r7, #0]
 800c79a:	681b      	ldr	r3, [r3, #0]
 800c79c:	4a62      	ldr	r2, [pc, #392]	; (800c928 <HAL_TIM_ConfigClockSource+0x1dc>)
 800c79e:	4293      	cmp	r3, r2
 800c7a0:	f000 80a9 	beq.w	800c8f6 <HAL_TIM_ConfigClockSource+0x1aa>
 800c7a4:	4a60      	ldr	r2, [pc, #384]	; (800c928 <HAL_TIM_ConfigClockSource+0x1dc>)
 800c7a6:	4293      	cmp	r3, r2
 800c7a8:	f200 80ae 	bhi.w	800c908 <HAL_TIM_ConfigClockSource+0x1bc>
 800c7ac:	4a5f      	ldr	r2, [pc, #380]	; (800c92c <HAL_TIM_ConfigClockSource+0x1e0>)
 800c7ae:	4293      	cmp	r3, r2
 800c7b0:	f000 80a1 	beq.w	800c8f6 <HAL_TIM_ConfigClockSource+0x1aa>
 800c7b4:	4a5d      	ldr	r2, [pc, #372]	; (800c92c <HAL_TIM_ConfigClockSource+0x1e0>)
 800c7b6:	4293      	cmp	r3, r2
 800c7b8:	f200 80a6 	bhi.w	800c908 <HAL_TIM_ConfigClockSource+0x1bc>
 800c7bc:	4a5c      	ldr	r2, [pc, #368]	; (800c930 <HAL_TIM_ConfigClockSource+0x1e4>)
 800c7be:	4293      	cmp	r3, r2
 800c7c0:	f000 8099 	beq.w	800c8f6 <HAL_TIM_ConfigClockSource+0x1aa>
 800c7c4:	4a5a      	ldr	r2, [pc, #360]	; (800c930 <HAL_TIM_ConfigClockSource+0x1e4>)
 800c7c6:	4293      	cmp	r3, r2
 800c7c8:	f200 809e 	bhi.w	800c908 <HAL_TIM_ConfigClockSource+0x1bc>
 800c7cc:	4a59      	ldr	r2, [pc, #356]	; (800c934 <HAL_TIM_ConfigClockSource+0x1e8>)
 800c7ce:	4293      	cmp	r3, r2
 800c7d0:	f000 8091 	beq.w	800c8f6 <HAL_TIM_ConfigClockSource+0x1aa>
 800c7d4:	4a57      	ldr	r2, [pc, #348]	; (800c934 <HAL_TIM_ConfigClockSource+0x1e8>)
 800c7d6:	4293      	cmp	r3, r2
 800c7d8:	f200 8096 	bhi.w	800c908 <HAL_TIM_ConfigClockSource+0x1bc>
 800c7dc:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 800c7e0:	f000 8089 	beq.w	800c8f6 <HAL_TIM_ConfigClockSource+0x1aa>
 800c7e4:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 800c7e8:	f200 808e 	bhi.w	800c908 <HAL_TIM_ConfigClockSource+0x1bc>
 800c7ec:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800c7f0:	d03e      	beq.n	800c870 <HAL_TIM_ConfigClockSource+0x124>
 800c7f2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800c7f6:	f200 8087 	bhi.w	800c908 <HAL_TIM_ConfigClockSource+0x1bc>
 800c7fa:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800c7fe:	f000 8085 	beq.w	800c90c <HAL_TIM_ConfigClockSource+0x1c0>
 800c802:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800c806:	d87f      	bhi.n	800c908 <HAL_TIM_ConfigClockSource+0x1bc>
 800c808:	2b70      	cmp	r3, #112	; 0x70
 800c80a:	d01a      	beq.n	800c842 <HAL_TIM_ConfigClockSource+0xf6>
 800c80c:	2b70      	cmp	r3, #112	; 0x70
 800c80e:	d87b      	bhi.n	800c908 <HAL_TIM_ConfigClockSource+0x1bc>
 800c810:	2b60      	cmp	r3, #96	; 0x60
 800c812:	d050      	beq.n	800c8b6 <HAL_TIM_ConfigClockSource+0x16a>
 800c814:	2b60      	cmp	r3, #96	; 0x60
 800c816:	d877      	bhi.n	800c908 <HAL_TIM_ConfigClockSource+0x1bc>
 800c818:	2b50      	cmp	r3, #80	; 0x50
 800c81a:	d03c      	beq.n	800c896 <HAL_TIM_ConfigClockSource+0x14a>
 800c81c:	2b50      	cmp	r3, #80	; 0x50
 800c81e:	d873      	bhi.n	800c908 <HAL_TIM_ConfigClockSource+0x1bc>
 800c820:	2b40      	cmp	r3, #64	; 0x40
 800c822:	d058      	beq.n	800c8d6 <HAL_TIM_ConfigClockSource+0x18a>
 800c824:	2b40      	cmp	r3, #64	; 0x40
 800c826:	d86f      	bhi.n	800c908 <HAL_TIM_ConfigClockSource+0x1bc>
 800c828:	2b30      	cmp	r3, #48	; 0x30
 800c82a:	d064      	beq.n	800c8f6 <HAL_TIM_ConfigClockSource+0x1aa>
 800c82c:	2b30      	cmp	r3, #48	; 0x30
 800c82e:	d86b      	bhi.n	800c908 <HAL_TIM_ConfigClockSource+0x1bc>
 800c830:	2b20      	cmp	r3, #32
 800c832:	d060      	beq.n	800c8f6 <HAL_TIM_ConfigClockSource+0x1aa>
 800c834:	2b20      	cmp	r3, #32
 800c836:	d867      	bhi.n	800c908 <HAL_TIM_ConfigClockSource+0x1bc>
 800c838:	2b00      	cmp	r3, #0
 800c83a:	d05c      	beq.n	800c8f6 <HAL_TIM_ConfigClockSource+0x1aa>
 800c83c:	2b10      	cmp	r3, #16
 800c83e:	d05a      	beq.n	800c8f6 <HAL_TIM_ConfigClockSource+0x1aa>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 800c840:	e062      	b.n	800c908 <HAL_TIM_ConfigClockSource+0x1bc>
      TIM_ETR_SetConfig(htim->Instance,
 800c842:	687b      	ldr	r3, [r7, #4]
 800c844:	6818      	ldr	r0, [r3, #0]
 800c846:	683b      	ldr	r3, [r7, #0]
 800c848:	6899      	ldr	r1, [r3, #8]
 800c84a:	683b      	ldr	r3, [r7, #0]
 800c84c:	685a      	ldr	r2, [r3, #4]
 800c84e:	683b      	ldr	r3, [r7, #0]
 800c850:	68db      	ldr	r3, [r3, #12]
 800c852:	f000 fca5 	bl	800d1a0 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 800c856:	687b      	ldr	r3, [r7, #4]
 800c858:	681b      	ldr	r3, [r3, #0]
 800c85a:	689b      	ldr	r3, [r3, #8]
 800c85c:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800c85e:	68fb      	ldr	r3, [r7, #12]
 800c860:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800c864:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 800c866:	687b      	ldr	r3, [r7, #4]
 800c868:	681b      	ldr	r3, [r3, #0]
 800c86a:	68fa      	ldr	r2, [r7, #12]
 800c86c:	609a      	str	r2, [r3, #8]
      break;
 800c86e:	e04e      	b.n	800c90e <HAL_TIM_ConfigClockSource+0x1c2>
      TIM_ETR_SetConfig(htim->Instance,
 800c870:	687b      	ldr	r3, [r7, #4]
 800c872:	6818      	ldr	r0, [r3, #0]
 800c874:	683b      	ldr	r3, [r7, #0]
 800c876:	6899      	ldr	r1, [r3, #8]
 800c878:	683b      	ldr	r3, [r7, #0]
 800c87a:	685a      	ldr	r2, [r3, #4]
 800c87c:	683b      	ldr	r3, [r7, #0]
 800c87e:	68db      	ldr	r3, [r3, #12]
 800c880:	f000 fc8e 	bl	800d1a0 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800c884:	687b      	ldr	r3, [r7, #4]
 800c886:	681b      	ldr	r3, [r3, #0]
 800c888:	689a      	ldr	r2, [r3, #8]
 800c88a:	687b      	ldr	r3, [r7, #4]
 800c88c:	681b      	ldr	r3, [r3, #0]
 800c88e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800c892:	609a      	str	r2, [r3, #8]
      break;
 800c894:	e03b      	b.n	800c90e <HAL_TIM_ConfigClockSource+0x1c2>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800c896:	687b      	ldr	r3, [r7, #4]
 800c898:	6818      	ldr	r0, [r3, #0]
 800c89a:	683b      	ldr	r3, [r7, #0]
 800c89c:	6859      	ldr	r1, [r3, #4]
 800c89e:	683b      	ldr	r3, [r7, #0]
 800c8a0:	68db      	ldr	r3, [r3, #12]
 800c8a2:	461a      	mov	r2, r3
 800c8a4:	f000 fc00 	bl	800d0a8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800c8a8:	687b      	ldr	r3, [r7, #4]
 800c8aa:	681b      	ldr	r3, [r3, #0]
 800c8ac:	2150      	movs	r1, #80	; 0x50
 800c8ae:	4618      	mov	r0, r3
 800c8b0:	f000 fc59 	bl	800d166 <TIM_ITRx_SetConfig>
      break;
 800c8b4:	e02b      	b.n	800c90e <HAL_TIM_ConfigClockSource+0x1c2>
      TIM_TI2_ConfigInputStage(htim->Instance,
 800c8b6:	687b      	ldr	r3, [r7, #4]
 800c8b8:	6818      	ldr	r0, [r3, #0]
 800c8ba:	683b      	ldr	r3, [r7, #0]
 800c8bc:	6859      	ldr	r1, [r3, #4]
 800c8be:	683b      	ldr	r3, [r7, #0]
 800c8c0:	68db      	ldr	r3, [r3, #12]
 800c8c2:	461a      	mov	r2, r3
 800c8c4:	f000 fc1f 	bl	800d106 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800c8c8:	687b      	ldr	r3, [r7, #4]
 800c8ca:	681b      	ldr	r3, [r3, #0]
 800c8cc:	2160      	movs	r1, #96	; 0x60
 800c8ce:	4618      	mov	r0, r3
 800c8d0:	f000 fc49 	bl	800d166 <TIM_ITRx_SetConfig>
      break;
 800c8d4:	e01b      	b.n	800c90e <HAL_TIM_ConfigClockSource+0x1c2>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800c8d6:	687b      	ldr	r3, [r7, #4]
 800c8d8:	6818      	ldr	r0, [r3, #0]
 800c8da:	683b      	ldr	r3, [r7, #0]
 800c8dc:	6859      	ldr	r1, [r3, #4]
 800c8de:	683b      	ldr	r3, [r7, #0]
 800c8e0:	68db      	ldr	r3, [r3, #12]
 800c8e2:	461a      	mov	r2, r3
 800c8e4:	f000 fbe0 	bl	800d0a8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800c8e8:	687b      	ldr	r3, [r7, #4]
 800c8ea:	681b      	ldr	r3, [r3, #0]
 800c8ec:	2140      	movs	r1, #64	; 0x40
 800c8ee:	4618      	mov	r0, r3
 800c8f0:	f000 fc39 	bl	800d166 <TIM_ITRx_SetConfig>
      break;
 800c8f4:	e00b      	b.n	800c90e <HAL_TIM_ConfigClockSource+0x1c2>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800c8f6:	687b      	ldr	r3, [r7, #4]
 800c8f8:	681a      	ldr	r2, [r3, #0]
 800c8fa:	683b      	ldr	r3, [r7, #0]
 800c8fc:	681b      	ldr	r3, [r3, #0]
 800c8fe:	4619      	mov	r1, r3
 800c900:	4610      	mov	r0, r2
 800c902:	f000 fc30 	bl	800d166 <TIM_ITRx_SetConfig>
        break;
 800c906:	e002      	b.n	800c90e <HAL_TIM_ConfigClockSource+0x1c2>
      break;
 800c908:	bf00      	nop
 800c90a:	e000      	b.n	800c90e <HAL_TIM_ConfigClockSource+0x1c2>
      break;
 800c90c:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800c90e:	687b      	ldr	r3, [r7, #4]
 800c910:	2201      	movs	r2, #1
 800c912:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800c916:	687b      	ldr	r3, [r7, #4]
 800c918:	2200      	movs	r2, #0
 800c91a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800c91e:	2300      	movs	r3, #0
}
 800c920:	4618      	mov	r0, r3
 800c922:	3710      	adds	r7, #16
 800c924:	46bd      	mov	sp, r7
 800c926:	bd80      	pop	{r7, pc}
 800c928:	00100070 	.word	0x00100070
 800c92c:	00100040 	.word	0x00100040
 800c930:	00100030 	.word	0x00100030
 800c934:	00100020 	.word	0x00100020

0800c938 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800c938:	b480      	push	{r7}
 800c93a:	b083      	sub	sp, #12
 800c93c:	af00      	add	r7, sp, #0
 800c93e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 800c940:	bf00      	nop
 800c942:	370c      	adds	r7, #12
 800c944:	46bd      	mov	sp, r7
 800c946:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c94a:	4770      	bx	lr

0800c94c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800c94c:	b480      	push	{r7}
 800c94e:	b083      	sub	sp, #12
 800c950:	af00      	add	r7, sp, #0
 800c952:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800c954:	bf00      	nop
 800c956:	370c      	adds	r7, #12
 800c958:	46bd      	mov	sp, r7
 800c95a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c95e:	4770      	bx	lr

0800c960 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800c960:	b480      	push	{r7}
 800c962:	b083      	sub	sp, #12
 800c964:	af00      	add	r7, sp, #0
 800c966:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800c968:	bf00      	nop
 800c96a:	370c      	adds	r7, #12
 800c96c:	46bd      	mov	sp, r7
 800c96e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c972:	4770      	bx	lr

0800c974 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800c974:	b480      	push	{r7}
 800c976:	b083      	sub	sp, #12
 800c978:	af00      	add	r7, sp, #0
 800c97a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800c97c:	bf00      	nop
 800c97e:	370c      	adds	r7, #12
 800c980:	46bd      	mov	sp, r7
 800c982:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c986:	4770      	bx	lr

0800c988 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800c988:	b480      	push	{r7}
 800c98a:	b083      	sub	sp, #12
 800c98c:	af00      	add	r7, sp, #0
 800c98e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800c990:	bf00      	nop
 800c992:	370c      	adds	r7, #12
 800c994:	46bd      	mov	sp, r7
 800c996:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c99a:	4770      	bx	lr

0800c99c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800c99c:	b480      	push	{r7}
 800c99e:	b085      	sub	sp, #20
 800c9a0:	af00      	add	r7, sp, #0
 800c9a2:	6078      	str	r0, [r7, #4]
 800c9a4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800c9a6:	687b      	ldr	r3, [r7, #4]
 800c9a8:	681b      	ldr	r3, [r3, #0]
 800c9aa:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800c9ac:	687b      	ldr	r3, [r7, #4]
 800c9ae:	4a3c      	ldr	r2, [pc, #240]	; (800caa0 <TIM_Base_SetConfig+0x104>)
 800c9b0:	4293      	cmp	r3, r2
 800c9b2:	d00f      	beq.n	800c9d4 <TIM_Base_SetConfig+0x38>
 800c9b4:	687b      	ldr	r3, [r7, #4]
 800c9b6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800c9ba:	d00b      	beq.n	800c9d4 <TIM_Base_SetConfig+0x38>
 800c9bc:	687b      	ldr	r3, [r7, #4]
 800c9be:	4a39      	ldr	r2, [pc, #228]	; (800caa4 <TIM_Base_SetConfig+0x108>)
 800c9c0:	4293      	cmp	r3, r2
 800c9c2:	d007      	beq.n	800c9d4 <TIM_Base_SetConfig+0x38>
 800c9c4:	687b      	ldr	r3, [r7, #4]
 800c9c6:	4a38      	ldr	r2, [pc, #224]	; (800caa8 <TIM_Base_SetConfig+0x10c>)
 800c9c8:	4293      	cmp	r3, r2
 800c9ca:	d003      	beq.n	800c9d4 <TIM_Base_SetConfig+0x38>
 800c9cc:	687b      	ldr	r3, [r7, #4]
 800c9ce:	4a37      	ldr	r2, [pc, #220]	; (800caac <TIM_Base_SetConfig+0x110>)
 800c9d0:	4293      	cmp	r3, r2
 800c9d2:	d108      	bne.n	800c9e6 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800c9d4:	68fb      	ldr	r3, [r7, #12]
 800c9d6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800c9da:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800c9dc:	683b      	ldr	r3, [r7, #0]
 800c9de:	685b      	ldr	r3, [r3, #4]
 800c9e0:	68fa      	ldr	r2, [r7, #12]
 800c9e2:	4313      	orrs	r3, r2
 800c9e4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800c9e6:	687b      	ldr	r3, [r7, #4]
 800c9e8:	4a2d      	ldr	r2, [pc, #180]	; (800caa0 <TIM_Base_SetConfig+0x104>)
 800c9ea:	4293      	cmp	r3, r2
 800c9ec:	d01b      	beq.n	800ca26 <TIM_Base_SetConfig+0x8a>
 800c9ee:	687b      	ldr	r3, [r7, #4]
 800c9f0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800c9f4:	d017      	beq.n	800ca26 <TIM_Base_SetConfig+0x8a>
 800c9f6:	687b      	ldr	r3, [r7, #4]
 800c9f8:	4a2a      	ldr	r2, [pc, #168]	; (800caa4 <TIM_Base_SetConfig+0x108>)
 800c9fa:	4293      	cmp	r3, r2
 800c9fc:	d013      	beq.n	800ca26 <TIM_Base_SetConfig+0x8a>
 800c9fe:	687b      	ldr	r3, [r7, #4]
 800ca00:	4a29      	ldr	r2, [pc, #164]	; (800caa8 <TIM_Base_SetConfig+0x10c>)
 800ca02:	4293      	cmp	r3, r2
 800ca04:	d00f      	beq.n	800ca26 <TIM_Base_SetConfig+0x8a>
 800ca06:	687b      	ldr	r3, [r7, #4]
 800ca08:	4a28      	ldr	r2, [pc, #160]	; (800caac <TIM_Base_SetConfig+0x110>)
 800ca0a:	4293      	cmp	r3, r2
 800ca0c:	d00b      	beq.n	800ca26 <TIM_Base_SetConfig+0x8a>
 800ca0e:	687b      	ldr	r3, [r7, #4]
 800ca10:	4a27      	ldr	r2, [pc, #156]	; (800cab0 <TIM_Base_SetConfig+0x114>)
 800ca12:	4293      	cmp	r3, r2
 800ca14:	d007      	beq.n	800ca26 <TIM_Base_SetConfig+0x8a>
 800ca16:	687b      	ldr	r3, [r7, #4]
 800ca18:	4a26      	ldr	r2, [pc, #152]	; (800cab4 <TIM_Base_SetConfig+0x118>)
 800ca1a:	4293      	cmp	r3, r2
 800ca1c:	d003      	beq.n	800ca26 <TIM_Base_SetConfig+0x8a>
 800ca1e:	687b      	ldr	r3, [r7, #4]
 800ca20:	4a25      	ldr	r2, [pc, #148]	; (800cab8 <TIM_Base_SetConfig+0x11c>)
 800ca22:	4293      	cmp	r3, r2
 800ca24:	d108      	bne.n	800ca38 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800ca26:	68fb      	ldr	r3, [r7, #12]
 800ca28:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800ca2c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800ca2e:	683b      	ldr	r3, [r7, #0]
 800ca30:	68db      	ldr	r3, [r3, #12]
 800ca32:	68fa      	ldr	r2, [r7, #12]
 800ca34:	4313      	orrs	r3, r2
 800ca36:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800ca38:	68fb      	ldr	r3, [r7, #12]
 800ca3a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800ca3e:	683b      	ldr	r3, [r7, #0]
 800ca40:	695b      	ldr	r3, [r3, #20]
 800ca42:	4313      	orrs	r3, r2
 800ca44:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800ca46:	687b      	ldr	r3, [r7, #4]
 800ca48:	68fa      	ldr	r2, [r7, #12]
 800ca4a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800ca4c:	683b      	ldr	r3, [r7, #0]
 800ca4e:	689a      	ldr	r2, [r3, #8]
 800ca50:	687b      	ldr	r3, [r7, #4]
 800ca52:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800ca54:	683b      	ldr	r3, [r7, #0]
 800ca56:	681a      	ldr	r2, [r3, #0]
 800ca58:	687b      	ldr	r3, [r7, #4]
 800ca5a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800ca5c:	687b      	ldr	r3, [r7, #4]
 800ca5e:	4a10      	ldr	r2, [pc, #64]	; (800caa0 <TIM_Base_SetConfig+0x104>)
 800ca60:	4293      	cmp	r3, r2
 800ca62:	d00f      	beq.n	800ca84 <TIM_Base_SetConfig+0xe8>
 800ca64:	687b      	ldr	r3, [r7, #4]
 800ca66:	4a11      	ldr	r2, [pc, #68]	; (800caac <TIM_Base_SetConfig+0x110>)
 800ca68:	4293      	cmp	r3, r2
 800ca6a:	d00b      	beq.n	800ca84 <TIM_Base_SetConfig+0xe8>
 800ca6c:	687b      	ldr	r3, [r7, #4]
 800ca6e:	4a10      	ldr	r2, [pc, #64]	; (800cab0 <TIM_Base_SetConfig+0x114>)
 800ca70:	4293      	cmp	r3, r2
 800ca72:	d007      	beq.n	800ca84 <TIM_Base_SetConfig+0xe8>
 800ca74:	687b      	ldr	r3, [r7, #4]
 800ca76:	4a0f      	ldr	r2, [pc, #60]	; (800cab4 <TIM_Base_SetConfig+0x118>)
 800ca78:	4293      	cmp	r3, r2
 800ca7a:	d003      	beq.n	800ca84 <TIM_Base_SetConfig+0xe8>
 800ca7c:	687b      	ldr	r3, [r7, #4]
 800ca7e:	4a0e      	ldr	r2, [pc, #56]	; (800cab8 <TIM_Base_SetConfig+0x11c>)
 800ca80:	4293      	cmp	r3, r2
 800ca82:	d103      	bne.n	800ca8c <TIM_Base_SetConfig+0xf0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800ca84:	683b      	ldr	r3, [r7, #0]
 800ca86:	691a      	ldr	r2, [r3, #16]
 800ca88:	687b      	ldr	r3, [r7, #4]
 800ca8a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800ca8c:	687b      	ldr	r3, [r7, #4]
 800ca8e:	2201      	movs	r2, #1
 800ca90:	615a      	str	r2, [r3, #20]
}
 800ca92:	bf00      	nop
 800ca94:	3714      	adds	r7, #20
 800ca96:	46bd      	mov	sp, r7
 800ca98:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca9c:	4770      	bx	lr
 800ca9e:	bf00      	nop
 800caa0:	40012c00 	.word	0x40012c00
 800caa4:	40000400 	.word	0x40000400
 800caa8:	40000800 	.word	0x40000800
 800caac:	40013400 	.word	0x40013400
 800cab0:	40014000 	.word	0x40014000
 800cab4:	40014400 	.word	0x40014400
 800cab8:	40014800 	.word	0x40014800

0800cabc <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800cabc:	b480      	push	{r7}
 800cabe:	b087      	sub	sp, #28
 800cac0:	af00      	add	r7, sp, #0
 800cac2:	6078      	str	r0, [r7, #4]
 800cac4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800cac6:	687b      	ldr	r3, [r7, #4]
 800cac8:	6a1b      	ldr	r3, [r3, #32]
 800caca:	f023 0201 	bic.w	r2, r3, #1
 800cace:	687b      	ldr	r3, [r7, #4]
 800cad0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800cad2:	687b      	ldr	r3, [r7, #4]
 800cad4:	6a1b      	ldr	r3, [r3, #32]
 800cad6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800cad8:	687b      	ldr	r3, [r7, #4]
 800cada:	685b      	ldr	r3, [r3, #4]
 800cadc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800cade:	687b      	ldr	r3, [r7, #4]
 800cae0:	699b      	ldr	r3, [r3, #24]
 800cae2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800cae4:	68fb      	ldr	r3, [r7, #12]
 800cae6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800caea:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800caee:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800caf0:	68fb      	ldr	r3, [r7, #12]
 800caf2:	f023 0303 	bic.w	r3, r3, #3
 800caf6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800caf8:	683b      	ldr	r3, [r7, #0]
 800cafa:	681b      	ldr	r3, [r3, #0]
 800cafc:	68fa      	ldr	r2, [r7, #12]
 800cafe:	4313      	orrs	r3, r2
 800cb00:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800cb02:	697b      	ldr	r3, [r7, #20]
 800cb04:	f023 0302 	bic.w	r3, r3, #2
 800cb08:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800cb0a:	683b      	ldr	r3, [r7, #0]
 800cb0c:	689b      	ldr	r3, [r3, #8]
 800cb0e:	697a      	ldr	r2, [r7, #20]
 800cb10:	4313      	orrs	r3, r2
 800cb12:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800cb14:	687b      	ldr	r3, [r7, #4]
 800cb16:	4a2c      	ldr	r2, [pc, #176]	; (800cbc8 <TIM_OC1_SetConfig+0x10c>)
 800cb18:	4293      	cmp	r3, r2
 800cb1a:	d00f      	beq.n	800cb3c <TIM_OC1_SetConfig+0x80>
 800cb1c:	687b      	ldr	r3, [r7, #4]
 800cb1e:	4a2b      	ldr	r2, [pc, #172]	; (800cbcc <TIM_OC1_SetConfig+0x110>)
 800cb20:	4293      	cmp	r3, r2
 800cb22:	d00b      	beq.n	800cb3c <TIM_OC1_SetConfig+0x80>
 800cb24:	687b      	ldr	r3, [r7, #4]
 800cb26:	4a2a      	ldr	r2, [pc, #168]	; (800cbd0 <TIM_OC1_SetConfig+0x114>)
 800cb28:	4293      	cmp	r3, r2
 800cb2a:	d007      	beq.n	800cb3c <TIM_OC1_SetConfig+0x80>
 800cb2c:	687b      	ldr	r3, [r7, #4]
 800cb2e:	4a29      	ldr	r2, [pc, #164]	; (800cbd4 <TIM_OC1_SetConfig+0x118>)
 800cb30:	4293      	cmp	r3, r2
 800cb32:	d003      	beq.n	800cb3c <TIM_OC1_SetConfig+0x80>
 800cb34:	687b      	ldr	r3, [r7, #4]
 800cb36:	4a28      	ldr	r2, [pc, #160]	; (800cbd8 <TIM_OC1_SetConfig+0x11c>)
 800cb38:	4293      	cmp	r3, r2
 800cb3a:	d10c      	bne.n	800cb56 <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800cb3c:	697b      	ldr	r3, [r7, #20]
 800cb3e:	f023 0308 	bic.w	r3, r3, #8
 800cb42:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800cb44:	683b      	ldr	r3, [r7, #0]
 800cb46:	68db      	ldr	r3, [r3, #12]
 800cb48:	697a      	ldr	r2, [r7, #20]
 800cb4a:	4313      	orrs	r3, r2
 800cb4c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800cb4e:	697b      	ldr	r3, [r7, #20]
 800cb50:	f023 0304 	bic.w	r3, r3, #4
 800cb54:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800cb56:	687b      	ldr	r3, [r7, #4]
 800cb58:	4a1b      	ldr	r2, [pc, #108]	; (800cbc8 <TIM_OC1_SetConfig+0x10c>)
 800cb5a:	4293      	cmp	r3, r2
 800cb5c:	d00f      	beq.n	800cb7e <TIM_OC1_SetConfig+0xc2>
 800cb5e:	687b      	ldr	r3, [r7, #4]
 800cb60:	4a1a      	ldr	r2, [pc, #104]	; (800cbcc <TIM_OC1_SetConfig+0x110>)
 800cb62:	4293      	cmp	r3, r2
 800cb64:	d00b      	beq.n	800cb7e <TIM_OC1_SetConfig+0xc2>
 800cb66:	687b      	ldr	r3, [r7, #4]
 800cb68:	4a19      	ldr	r2, [pc, #100]	; (800cbd0 <TIM_OC1_SetConfig+0x114>)
 800cb6a:	4293      	cmp	r3, r2
 800cb6c:	d007      	beq.n	800cb7e <TIM_OC1_SetConfig+0xc2>
 800cb6e:	687b      	ldr	r3, [r7, #4]
 800cb70:	4a18      	ldr	r2, [pc, #96]	; (800cbd4 <TIM_OC1_SetConfig+0x118>)
 800cb72:	4293      	cmp	r3, r2
 800cb74:	d003      	beq.n	800cb7e <TIM_OC1_SetConfig+0xc2>
 800cb76:	687b      	ldr	r3, [r7, #4]
 800cb78:	4a17      	ldr	r2, [pc, #92]	; (800cbd8 <TIM_OC1_SetConfig+0x11c>)
 800cb7a:	4293      	cmp	r3, r2
 800cb7c:	d111      	bne.n	800cba2 <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800cb7e:	693b      	ldr	r3, [r7, #16]
 800cb80:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800cb84:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800cb86:	693b      	ldr	r3, [r7, #16]
 800cb88:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800cb8c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800cb8e:	683b      	ldr	r3, [r7, #0]
 800cb90:	695b      	ldr	r3, [r3, #20]
 800cb92:	693a      	ldr	r2, [r7, #16]
 800cb94:	4313      	orrs	r3, r2
 800cb96:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800cb98:	683b      	ldr	r3, [r7, #0]
 800cb9a:	699b      	ldr	r3, [r3, #24]
 800cb9c:	693a      	ldr	r2, [r7, #16]
 800cb9e:	4313      	orrs	r3, r2
 800cba0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800cba2:	687b      	ldr	r3, [r7, #4]
 800cba4:	693a      	ldr	r2, [r7, #16]
 800cba6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800cba8:	687b      	ldr	r3, [r7, #4]
 800cbaa:	68fa      	ldr	r2, [r7, #12]
 800cbac:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800cbae:	683b      	ldr	r3, [r7, #0]
 800cbb0:	685a      	ldr	r2, [r3, #4]
 800cbb2:	687b      	ldr	r3, [r7, #4]
 800cbb4:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800cbb6:	687b      	ldr	r3, [r7, #4]
 800cbb8:	697a      	ldr	r2, [r7, #20]
 800cbba:	621a      	str	r2, [r3, #32]
}
 800cbbc:	bf00      	nop
 800cbbe:	371c      	adds	r7, #28
 800cbc0:	46bd      	mov	sp, r7
 800cbc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cbc6:	4770      	bx	lr
 800cbc8:	40012c00 	.word	0x40012c00
 800cbcc:	40013400 	.word	0x40013400
 800cbd0:	40014000 	.word	0x40014000
 800cbd4:	40014400 	.word	0x40014400
 800cbd8:	40014800 	.word	0x40014800

0800cbdc <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800cbdc:	b480      	push	{r7}
 800cbde:	b087      	sub	sp, #28
 800cbe0:	af00      	add	r7, sp, #0
 800cbe2:	6078      	str	r0, [r7, #4]
 800cbe4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800cbe6:	687b      	ldr	r3, [r7, #4]
 800cbe8:	6a1b      	ldr	r3, [r3, #32]
 800cbea:	f023 0210 	bic.w	r2, r3, #16
 800cbee:	687b      	ldr	r3, [r7, #4]
 800cbf0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800cbf2:	687b      	ldr	r3, [r7, #4]
 800cbf4:	6a1b      	ldr	r3, [r3, #32]
 800cbf6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800cbf8:	687b      	ldr	r3, [r7, #4]
 800cbfa:	685b      	ldr	r3, [r3, #4]
 800cbfc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800cbfe:	687b      	ldr	r3, [r7, #4]
 800cc00:	699b      	ldr	r3, [r3, #24]
 800cc02:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800cc04:	68fb      	ldr	r3, [r7, #12]
 800cc06:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800cc0a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800cc0e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800cc10:	68fb      	ldr	r3, [r7, #12]
 800cc12:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800cc16:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800cc18:	683b      	ldr	r3, [r7, #0]
 800cc1a:	681b      	ldr	r3, [r3, #0]
 800cc1c:	021b      	lsls	r3, r3, #8
 800cc1e:	68fa      	ldr	r2, [r7, #12]
 800cc20:	4313      	orrs	r3, r2
 800cc22:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800cc24:	697b      	ldr	r3, [r7, #20]
 800cc26:	f023 0320 	bic.w	r3, r3, #32
 800cc2a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800cc2c:	683b      	ldr	r3, [r7, #0]
 800cc2e:	689b      	ldr	r3, [r3, #8]
 800cc30:	011b      	lsls	r3, r3, #4
 800cc32:	697a      	ldr	r2, [r7, #20]
 800cc34:	4313      	orrs	r3, r2
 800cc36:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800cc38:	687b      	ldr	r3, [r7, #4]
 800cc3a:	4a28      	ldr	r2, [pc, #160]	; (800ccdc <TIM_OC2_SetConfig+0x100>)
 800cc3c:	4293      	cmp	r3, r2
 800cc3e:	d003      	beq.n	800cc48 <TIM_OC2_SetConfig+0x6c>
 800cc40:	687b      	ldr	r3, [r7, #4]
 800cc42:	4a27      	ldr	r2, [pc, #156]	; (800cce0 <TIM_OC2_SetConfig+0x104>)
 800cc44:	4293      	cmp	r3, r2
 800cc46:	d10d      	bne.n	800cc64 <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800cc48:	697b      	ldr	r3, [r7, #20]
 800cc4a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800cc4e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800cc50:	683b      	ldr	r3, [r7, #0]
 800cc52:	68db      	ldr	r3, [r3, #12]
 800cc54:	011b      	lsls	r3, r3, #4
 800cc56:	697a      	ldr	r2, [r7, #20]
 800cc58:	4313      	orrs	r3, r2
 800cc5a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800cc5c:	697b      	ldr	r3, [r7, #20]
 800cc5e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800cc62:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800cc64:	687b      	ldr	r3, [r7, #4]
 800cc66:	4a1d      	ldr	r2, [pc, #116]	; (800ccdc <TIM_OC2_SetConfig+0x100>)
 800cc68:	4293      	cmp	r3, r2
 800cc6a:	d00f      	beq.n	800cc8c <TIM_OC2_SetConfig+0xb0>
 800cc6c:	687b      	ldr	r3, [r7, #4]
 800cc6e:	4a1c      	ldr	r2, [pc, #112]	; (800cce0 <TIM_OC2_SetConfig+0x104>)
 800cc70:	4293      	cmp	r3, r2
 800cc72:	d00b      	beq.n	800cc8c <TIM_OC2_SetConfig+0xb0>
 800cc74:	687b      	ldr	r3, [r7, #4]
 800cc76:	4a1b      	ldr	r2, [pc, #108]	; (800cce4 <TIM_OC2_SetConfig+0x108>)
 800cc78:	4293      	cmp	r3, r2
 800cc7a:	d007      	beq.n	800cc8c <TIM_OC2_SetConfig+0xb0>
 800cc7c:	687b      	ldr	r3, [r7, #4]
 800cc7e:	4a1a      	ldr	r2, [pc, #104]	; (800cce8 <TIM_OC2_SetConfig+0x10c>)
 800cc80:	4293      	cmp	r3, r2
 800cc82:	d003      	beq.n	800cc8c <TIM_OC2_SetConfig+0xb0>
 800cc84:	687b      	ldr	r3, [r7, #4]
 800cc86:	4a19      	ldr	r2, [pc, #100]	; (800ccec <TIM_OC2_SetConfig+0x110>)
 800cc88:	4293      	cmp	r3, r2
 800cc8a:	d113      	bne.n	800ccb4 <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800cc8c:	693b      	ldr	r3, [r7, #16]
 800cc8e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800cc92:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800cc94:	693b      	ldr	r3, [r7, #16]
 800cc96:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800cc9a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800cc9c:	683b      	ldr	r3, [r7, #0]
 800cc9e:	695b      	ldr	r3, [r3, #20]
 800cca0:	009b      	lsls	r3, r3, #2
 800cca2:	693a      	ldr	r2, [r7, #16]
 800cca4:	4313      	orrs	r3, r2
 800cca6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800cca8:	683b      	ldr	r3, [r7, #0]
 800ccaa:	699b      	ldr	r3, [r3, #24]
 800ccac:	009b      	lsls	r3, r3, #2
 800ccae:	693a      	ldr	r2, [r7, #16]
 800ccb0:	4313      	orrs	r3, r2
 800ccb2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800ccb4:	687b      	ldr	r3, [r7, #4]
 800ccb6:	693a      	ldr	r2, [r7, #16]
 800ccb8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800ccba:	687b      	ldr	r3, [r7, #4]
 800ccbc:	68fa      	ldr	r2, [r7, #12]
 800ccbe:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800ccc0:	683b      	ldr	r3, [r7, #0]
 800ccc2:	685a      	ldr	r2, [r3, #4]
 800ccc4:	687b      	ldr	r3, [r7, #4]
 800ccc6:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800ccc8:	687b      	ldr	r3, [r7, #4]
 800ccca:	697a      	ldr	r2, [r7, #20]
 800cccc:	621a      	str	r2, [r3, #32]
}
 800ccce:	bf00      	nop
 800ccd0:	371c      	adds	r7, #28
 800ccd2:	46bd      	mov	sp, r7
 800ccd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ccd8:	4770      	bx	lr
 800ccda:	bf00      	nop
 800ccdc:	40012c00 	.word	0x40012c00
 800cce0:	40013400 	.word	0x40013400
 800cce4:	40014000 	.word	0x40014000
 800cce8:	40014400 	.word	0x40014400
 800ccec:	40014800 	.word	0x40014800

0800ccf0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800ccf0:	b480      	push	{r7}
 800ccf2:	b087      	sub	sp, #28
 800ccf4:	af00      	add	r7, sp, #0
 800ccf6:	6078      	str	r0, [r7, #4]
 800ccf8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800ccfa:	687b      	ldr	r3, [r7, #4]
 800ccfc:	6a1b      	ldr	r3, [r3, #32]
 800ccfe:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800cd02:	687b      	ldr	r3, [r7, #4]
 800cd04:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800cd06:	687b      	ldr	r3, [r7, #4]
 800cd08:	6a1b      	ldr	r3, [r3, #32]
 800cd0a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800cd0c:	687b      	ldr	r3, [r7, #4]
 800cd0e:	685b      	ldr	r3, [r3, #4]
 800cd10:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800cd12:	687b      	ldr	r3, [r7, #4]
 800cd14:	69db      	ldr	r3, [r3, #28]
 800cd16:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800cd18:	68fb      	ldr	r3, [r7, #12]
 800cd1a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800cd1e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800cd22:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800cd24:	68fb      	ldr	r3, [r7, #12]
 800cd26:	f023 0303 	bic.w	r3, r3, #3
 800cd2a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800cd2c:	683b      	ldr	r3, [r7, #0]
 800cd2e:	681b      	ldr	r3, [r3, #0]
 800cd30:	68fa      	ldr	r2, [r7, #12]
 800cd32:	4313      	orrs	r3, r2
 800cd34:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800cd36:	697b      	ldr	r3, [r7, #20]
 800cd38:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800cd3c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800cd3e:	683b      	ldr	r3, [r7, #0]
 800cd40:	689b      	ldr	r3, [r3, #8]
 800cd42:	021b      	lsls	r3, r3, #8
 800cd44:	697a      	ldr	r2, [r7, #20]
 800cd46:	4313      	orrs	r3, r2
 800cd48:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800cd4a:	687b      	ldr	r3, [r7, #4]
 800cd4c:	4a27      	ldr	r2, [pc, #156]	; (800cdec <TIM_OC3_SetConfig+0xfc>)
 800cd4e:	4293      	cmp	r3, r2
 800cd50:	d003      	beq.n	800cd5a <TIM_OC3_SetConfig+0x6a>
 800cd52:	687b      	ldr	r3, [r7, #4]
 800cd54:	4a26      	ldr	r2, [pc, #152]	; (800cdf0 <TIM_OC3_SetConfig+0x100>)
 800cd56:	4293      	cmp	r3, r2
 800cd58:	d10d      	bne.n	800cd76 <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800cd5a:	697b      	ldr	r3, [r7, #20]
 800cd5c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800cd60:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800cd62:	683b      	ldr	r3, [r7, #0]
 800cd64:	68db      	ldr	r3, [r3, #12]
 800cd66:	021b      	lsls	r3, r3, #8
 800cd68:	697a      	ldr	r2, [r7, #20]
 800cd6a:	4313      	orrs	r3, r2
 800cd6c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800cd6e:	697b      	ldr	r3, [r7, #20]
 800cd70:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800cd74:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800cd76:	687b      	ldr	r3, [r7, #4]
 800cd78:	4a1c      	ldr	r2, [pc, #112]	; (800cdec <TIM_OC3_SetConfig+0xfc>)
 800cd7a:	4293      	cmp	r3, r2
 800cd7c:	d00f      	beq.n	800cd9e <TIM_OC3_SetConfig+0xae>
 800cd7e:	687b      	ldr	r3, [r7, #4]
 800cd80:	4a1b      	ldr	r2, [pc, #108]	; (800cdf0 <TIM_OC3_SetConfig+0x100>)
 800cd82:	4293      	cmp	r3, r2
 800cd84:	d00b      	beq.n	800cd9e <TIM_OC3_SetConfig+0xae>
 800cd86:	687b      	ldr	r3, [r7, #4]
 800cd88:	4a1a      	ldr	r2, [pc, #104]	; (800cdf4 <TIM_OC3_SetConfig+0x104>)
 800cd8a:	4293      	cmp	r3, r2
 800cd8c:	d007      	beq.n	800cd9e <TIM_OC3_SetConfig+0xae>
 800cd8e:	687b      	ldr	r3, [r7, #4]
 800cd90:	4a19      	ldr	r2, [pc, #100]	; (800cdf8 <TIM_OC3_SetConfig+0x108>)
 800cd92:	4293      	cmp	r3, r2
 800cd94:	d003      	beq.n	800cd9e <TIM_OC3_SetConfig+0xae>
 800cd96:	687b      	ldr	r3, [r7, #4]
 800cd98:	4a18      	ldr	r2, [pc, #96]	; (800cdfc <TIM_OC3_SetConfig+0x10c>)
 800cd9a:	4293      	cmp	r3, r2
 800cd9c:	d113      	bne.n	800cdc6 <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800cd9e:	693b      	ldr	r3, [r7, #16]
 800cda0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800cda4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800cda6:	693b      	ldr	r3, [r7, #16]
 800cda8:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800cdac:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800cdae:	683b      	ldr	r3, [r7, #0]
 800cdb0:	695b      	ldr	r3, [r3, #20]
 800cdb2:	011b      	lsls	r3, r3, #4
 800cdb4:	693a      	ldr	r2, [r7, #16]
 800cdb6:	4313      	orrs	r3, r2
 800cdb8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800cdba:	683b      	ldr	r3, [r7, #0]
 800cdbc:	699b      	ldr	r3, [r3, #24]
 800cdbe:	011b      	lsls	r3, r3, #4
 800cdc0:	693a      	ldr	r2, [r7, #16]
 800cdc2:	4313      	orrs	r3, r2
 800cdc4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800cdc6:	687b      	ldr	r3, [r7, #4]
 800cdc8:	693a      	ldr	r2, [r7, #16]
 800cdca:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800cdcc:	687b      	ldr	r3, [r7, #4]
 800cdce:	68fa      	ldr	r2, [r7, #12]
 800cdd0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800cdd2:	683b      	ldr	r3, [r7, #0]
 800cdd4:	685a      	ldr	r2, [r3, #4]
 800cdd6:	687b      	ldr	r3, [r7, #4]
 800cdd8:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800cdda:	687b      	ldr	r3, [r7, #4]
 800cddc:	697a      	ldr	r2, [r7, #20]
 800cdde:	621a      	str	r2, [r3, #32]
}
 800cde0:	bf00      	nop
 800cde2:	371c      	adds	r7, #28
 800cde4:	46bd      	mov	sp, r7
 800cde6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cdea:	4770      	bx	lr
 800cdec:	40012c00 	.word	0x40012c00
 800cdf0:	40013400 	.word	0x40013400
 800cdf4:	40014000 	.word	0x40014000
 800cdf8:	40014400 	.word	0x40014400
 800cdfc:	40014800 	.word	0x40014800

0800ce00 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800ce00:	b480      	push	{r7}
 800ce02:	b087      	sub	sp, #28
 800ce04:	af00      	add	r7, sp, #0
 800ce06:	6078      	str	r0, [r7, #4]
 800ce08:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800ce0a:	687b      	ldr	r3, [r7, #4]
 800ce0c:	6a1b      	ldr	r3, [r3, #32]
 800ce0e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800ce12:	687b      	ldr	r3, [r7, #4]
 800ce14:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800ce16:	687b      	ldr	r3, [r7, #4]
 800ce18:	6a1b      	ldr	r3, [r3, #32]
 800ce1a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800ce1c:	687b      	ldr	r3, [r7, #4]
 800ce1e:	685b      	ldr	r3, [r3, #4]
 800ce20:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800ce22:	687b      	ldr	r3, [r7, #4]
 800ce24:	69db      	ldr	r3, [r3, #28]
 800ce26:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800ce28:	68fb      	ldr	r3, [r7, #12]
 800ce2a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800ce2e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800ce32:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800ce34:	68fb      	ldr	r3, [r7, #12]
 800ce36:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800ce3a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800ce3c:	683b      	ldr	r3, [r7, #0]
 800ce3e:	681b      	ldr	r3, [r3, #0]
 800ce40:	021b      	lsls	r3, r3, #8
 800ce42:	68fa      	ldr	r2, [r7, #12]
 800ce44:	4313      	orrs	r3, r2
 800ce46:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800ce48:	697b      	ldr	r3, [r7, #20]
 800ce4a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800ce4e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800ce50:	683b      	ldr	r3, [r7, #0]
 800ce52:	689b      	ldr	r3, [r3, #8]
 800ce54:	031b      	lsls	r3, r3, #12
 800ce56:	697a      	ldr	r2, [r7, #20]
 800ce58:	4313      	orrs	r3, r2
 800ce5a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 800ce5c:	687b      	ldr	r3, [r7, #4]
 800ce5e:	4a28      	ldr	r2, [pc, #160]	; (800cf00 <TIM_OC4_SetConfig+0x100>)
 800ce60:	4293      	cmp	r3, r2
 800ce62:	d003      	beq.n	800ce6c <TIM_OC4_SetConfig+0x6c>
 800ce64:	687b      	ldr	r3, [r7, #4]
 800ce66:	4a27      	ldr	r2, [pc, #156]	; (800cf04 <TIM_OC4_SetConfig+0x104>)
 800ce68:	4293      	cmp	r3, r2
 800ce6a:	d10d      	bne.n	800ce88 <TIM_OC4_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 800ce6c:	697b      	ldr	r3, [r7, #20]
 800ce6e:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800ce72:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 800ce74:	683b      	ldr	r3, [r7, #0]
 800ce76:	68db      	ldr	r3, [r3, #12]
 800ce78:	031b      	lsls	r3, r3, #12
 800ce7a:	697a      	ldr	r2, [r7, #20]
 800ce7c:	4313      	orrs	r3, r2
 800ce7e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 800ce80:	697b      	ldr	r3, [r7, #20]
 800ce82:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800ce86:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800ce88:	687b      	ldr	r3, [r7, #4]
 800ce8a:	4a1d      	ldr	r2, [pc, #116]	; (800cf00 <TIM_OC4_SetConfig+0x100>)
 800ce8c:	4293      	cmp	r3, r2
 800ce8e:	d00f      	beq.n	800ceb0 <TIM_OC4_SetConfig+0xb0>
 800ce90:	687b      	ldr	r3, [r7, #4]
 800ce92:	4a1c      	ldr	r2, [pc, #112]	; (800cf04 <TIM_OC4_SetConfig+0x104>)
 800ce94:	4293      	cmp	r3, r2
 800ce96:	d00b      	beq.n	800ceb0 <TIM_OC4_SetConfig+0xb0>
 800ce98:	687b      	ldr	r3, [r7, #4]
 800ce9a:	4a1b      	ldr	r2, [pc, #108]	; (800cf08 <TIM_OC4_SetConfig+0x108>)
 800ce9c:	4293      	cmp	r3, r2
 800ce9e:	d007      	beq.n	800ceb0 <TIM_OC4_SetConfig+0xb0>
 800cea0:	687b      	ldr	r3, [r7, #4]
 800cea2:	4a1a      	ldr	r2, [pc, #104]	; (800cf0c <TIM_OC4_SetConfig+0x10c>)
 800cea4:	4293      	cmp	r3, r2
 800cea6:	d003      	beq.n	800ceb0 <TIM_OC4_SetConfig+0xb0>
 800cea8:	687b      	ldr	r3, [r7, #4]
 800ceaa:	4a19      	ldr	r2, [pc, #100]	; (800cf10 <TIM_OC4_SetConfig+0x110>)
 800ceac:	4293      	cmp	r3, r2
 800ceae:	d113      	bne.n	800ced8 <TIM_OC4_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800ceb0:	693b      	ldr	r3, [r7, #16]
 800ceb2:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800ceb6:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 800ceb8:	693b      	ldr	r3, [r7, #16]
 800ceba:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800cebe:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800cec0:	683b      	ldr	r3, [r7, #0]
 800cec2:	695b      	ldr	r3, [r3, #20]
 800cec4:	019b      	lsls	r3, r3, #6
 800cec6:	693a      	ldr	r2, [r7, #16]
 800cec8:	4313      	orrs	r3, r2
 800ceca:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 800cecc:	683b      	ldr	r3, [r7, #0]
 800cece:	699b      	ldr	r3, [r3, #24]
 800ced0:	019b      	lsls	r3, r3, #6
 800ced2:	693a      	ldr	r2, [r7, #16]
 800ced4:	4313      	orrs	r3, r2
 800ced6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800ced8:	687b      	ldr	r3, [r7, #4]
 800ceda:	693a      	ldr	r2, [r7, #16]
 800cedc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800cede:	687b      	ldr	r3, [r7, #4]
 800cee0:	68fa      	ldr	r2, [r7, #12]
 800cee2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800cee4:	683b      	ldr	r3, [r7, #0]
 800cee6:	685a      	ldr	r2, [r3, #4]
 800cee8:	687b      	ldr	r3, [r7, #4]
 800ceea:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800ceec:	687b      	ldr	r3, [r7, #4]
 800ceee:	697a      	ldr	r2, [r7, #20]
 800cef0:	621a      	str	r2, [r3, #32]
}
 800cef2:	bf00      	nop
 800cef4:	371c      	adds	r7, #28
 800cef6:	46bd      	mov	sp, r7
 800cef8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cefc:	4770      	bx	lr
 800cefe:	bf00      	nop
 800cf00:	40012c00 	.word	0x40012c00
 800cf04:	40013400 	.word	0x40013400
 800cf08:	40014000 	.word	0x40014000
 800cf0c:	40014400 	.word	0x40014400
 800cf10:	40014800 	.word	0x40014800

0800cf14 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 800cf14:	b480      	push	{r7}
 800cf16:	b087      	sub	sp, #28
 800cf18:	af00      	add	r7, sp, #0
 800cf1a:	6078      	str	r0, [r7, #4]
 800cf1c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800cf1e:	687b      	ldr	r3, [r7, #4]
 800cf20:	6a1b      	ldr	r3, [r3, #32]
 800cf22:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800cf26:	687b      	ldr	r3, [r7, #4]
 800cf28:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800cf2a:	687b      	ldr	r3, [r7, #4]
 800cf2c:	6a1b      	ldr	r3, [r3, #32]
 800cf2e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800cf30:	687b      	ldr	r3, [r7, #4]
 800cf32:	685b      	ldr	r3, [r3, #4]
 800cf34:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800cf36:	687b      	ldr	r3, [r7, #4]
 800cf38:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800cf3a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800cf3c:	68fb      	ldr	r3, [r7, #12]
 800cf3e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800cf42:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800cf46:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800cf48:	683b      	ldr	r3, [r7, #0]
 800cf4a:	681b      	ldr	r3, [r3, #0]
 800cf4c:	68fa      	ldr	r2, [r7, #12]
 800cf4e:	4313      	orrs	r3, r2
 800cf50:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800cf52:	693b      	ldr	r3, [r7, #16]
 800cf54:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 800cf58:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800cf5a:	683b      	ldr	r3, [r7, #0]
 800cf5c:	689b      	ldr	r3, [r3, #8]
 800cf5e:	041b      	lsls	r3, r3, #16
 800cf60:	693a      	ldr	r2, [r7, #16]
 800cf62:	4313      	orrs	r3, r2
 800cf64:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800cf66:	687b      	ldr	r3, [r7, #4]
 800cf68:	4a17      	ldr	r2, [pc, #92]	; (800cfc8 <TIM_OC5_SetConfig+0xb4>)
 800cf6a:	4293      	cmp	r3, r2
 800cf6c:	d00f      	beq.n	800cf8e <TIM_OC5_SetConfig+0x7a>
 800cf6e:	687b      	ldr	r3, [r7, #4]
 800cf70:	4a16      	ldr	r2, [pc, #88]	; (800cfcc <TIM_OC5_SetConfig+0xb8>)
 800cf72:	4293      	cmp	r3, r2
 800cf74:	d00b      	beq.n	800cf8e <TIM_OC5_SetConfig+0x7a>
 800cf76:	687b      	ldr	r3, [r7, #4]
 800cf78:	4a15      	ldr	r2, [pc, #84]	; (800cfd0 <TIM_OC5_SetConfig+0xbc>)
 800cf7a:	4293      	cmp	r3, r2
 800cf7c:	d007      	beq.n	800cf8e <TIM_OC5_SetConfig+0x7a>
 800cf7e:	687b      	ldr	r3, [r7, #4]
 800cf80:	4a14      	ldr	r2, [pc, #80]	; (800cfd4 <TIM_OC5_SetConfig+0xc0>)
 800cf82:	4293      	cmp	r3, r2
 800cf84:	d003      	beq.n	800cf8e <TIM_OC5_SetConfig+0x7a>
 800cf86:	687b      	ldr	r3, [r7, #4]
 800cf88:	4a13      	ldr	r2, [pc, #76]	; (800cfd8 <TIM_OC5_SetConfig+0xc4>)
 800cf8a:	4293      	cmp	r3, r2
 800cf8c:	d109      	bne.n	800cfa2 <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800cf8e:	697b      	ldr	r3, [r7, #20]
 800cf90:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800cf94:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800cf96:	683b      	ldr	r3, [r7, #0]
 800cf98:	695b      	ldr	r3, [r3, #20]
 800cf9a:	021b      	lsls	r3, r3, #8
 800cf9c:	697a      	ldr	r2, [r7, #20]
 800cf9e:	4313      	orrs	r3, r2
 800cfa0:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800cfa2:	687b      	ldr	r3, [r7, #4]
 800cfa4:	697a      	ldr	r2, [r7, #20]
 800cfa6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800cfa8:	687b      	ldr	r3, [r7, #4]
 800cfaa:	68fa      	ldr	r2, [r7, #12]
 800cfac:	651a      	str	r2, [r3, #80]	; 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800cfae:	683b      	ldr	r3, [r7, #0]
 800cfb0:	685a      	ldr	r2, [r3, #4]
 800cfb2:	687b      	ldr	r3, [r7, #4]
 800cfb4:	649a      	str	r2, [r3, #72]	; 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800cfb6:	687b      	ldr	r3, [r7, #4]
 800cfb8:	693a      	ldr	r2, [r7, #16]
 800cfba:	621a      	str	r2, [r3, #32]
}
 800cfbc:	bf00      	nop
 800cfbe:	371c      	adds	r7, #28
 800cfc0:	46bd      	mov	sp, r7
 800cfc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cfc6:	4770      	bx	lr
 800cfc8:	40012c00 	.word	0x40012c00
 800cfcc:	40013400 	.word	0x40013400
 800cfd0:	40014000 	.word	0x40014000
 800cfd4:	40014400 	.word	0x40014400
 800cfd8:	40014800 	.word	0x40014800

0800cfdc <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 800cfdc:	b480      	push	{r7}
 800cfde:	b087      	sub	sp, #28
 800cfe0:	af00      	add	r7, sp, #0
 800cfe2:	6078      	str	r0, [r7, #4]
 800cfe4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800cfe6:	687b      	ldr	r3, [r7, #4]
 800cfe8:	6a1b      	ldr	r3, [r3, #32]
 800cfea:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 800cfee:	687b      	ldr	r3, [r7, #4]
 800cff0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800cff2:	687b      	ldr	r3, [r7, #4]
 800cff4:	6a1b      	ldr	r3, [r3, #32]
 800cff6:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800cff8:	687b      	ldr	r3, [r7, #4]
 800cffa:	685b      	ldr	r3, [r3, #4]
 800cffc:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800cffe:	687b      	ldr	r3, [r7, #4]
 800d000:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800d002:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800d004:	68fb      	ldr	r3, [r7, #12]
 800d006:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800d00a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800d00e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800d010:	683b      	ldr	r3, [r7, #0]
 800d012:	681b      	ldr	r3, [r3, #0]
 800d014:	021b      	lsls	r3, r3, #8
 800d016:	68fa      	ldr	r2, [r7, #12]
 800d018:	4313      	orrs	r3, r2
 800d01a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800d01c:	693b      	ldr	r3, [r7, #16]
 800d01e:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800d022:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800d024:	683b      	ldr	r3, [r7, #0]
 800d026:	689b      	ldr	r3, [r3, #8]
 800d028:	051b      	lsls	r3, r3, #20
 800d02a:	693a      	ldr	r2, [r7, #16]
 800d02c:	4313      	orrs	r3, r2
 800d02e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800d030:	687b      	ldr	r3, [r7, #4]
 800d032:	4a18      	ldr	r2, [pc, #96]	; (800d094 <TIM_OC6_SetConfig+0xb8>)
 800d034:	4293      	cmp	r3, r2
 800d036:	d00f      	beq.n	800d058 <TIM_OC6_SetConfig+0x7c>
 800d038:	687b      	ldr	r3, [r7, #4]
 800d03a:	4a17      	ldr	r2, [pc, #92]	; (800d098 <TIM_OC6_SetConfig+0xbc>)
 800d03c:	4293      	cmp	r3, r2
 800d03e:	d00b      	beq.n	800d058 <TIM_OC6_SetConfig+0x7c>
 800d040:	687b      	ldr	r3, [r7, #4]
 800d042:	4a16      	ldr	r2, [pc, #88]	; (800d09c <TIM_OC6_SetConfig+0xc0>)
 800d044:	4293      	cmp	r3, r2
 800d046:	d007      	beq.n	800d058 <TIM_OC6_SetConfig+0x7c>
 800d048:	687b      	ldr	r3, [r7, #4]
 800d04a:	4a15      	ldr	r2, [pc, #84]	; (800d0a0 <TIM_OC6_SetConfig+0xc4>)
 800d04c:	4293      	cmp	r3, r2
 800d04e:	d003      	beq.n	800d058 <TIM_OC6_SetConfig+0x7c>
 800d050:	687b      	ldr	r3, [r7, #4]
 800d052:	4a14      	ldr	r2, [pc, #80]	; (800d0a4 <TIM_OC6_SetConfig+0xc8>)
 800d054:	4293      	cmp	r3, r2
 800d056:	d109      	bne.n	800d06c <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800d058:	697b      	ldr	r3, [r7, #20]
 800d05a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800d05e:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800d060:	683b      	ldr	r3, [r7, #0]
 800d062:	695b      	ldr	r3, [r3, #20]
 800d064:	029b      	lsls	r3, r3, #10
 800d066:	697a      	ldr	r2, [r7, #20]
 800d068:	4313      	orrs	r3, r2
 800d06a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800d06c:	687b      	ldr	r3, [r7, #4]
 800d06e:	697a      	ldr	r2, [r7, #20]
 800d070:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800d072:	687b      	ldr	r3, [r7, #4]
 800d074:	68fa      	ldr	r2, [r7, #12]
 800d076:	651a      	str	r2, [r3, #80]	; 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800d078:	683b      	ldr	r3, [r7, #0]
 800d07a:	685a      	ldr	r2, [r3, #4]
 800d07c:	687b      	ldr	r3, [r7, #4]
 800d07e:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800d080:	687b      	ldr	r3, [r7, #4]
 800d082:	693a      	ldr	r2, [r7, #16]
 800d084:	621a      	str	r2, [r3, #32]
}
 800d086:	bf00      	nop
 800d088:	371c      	adds	r7, #28
 800d08a:	46bd      	mov	sp, r7
 800d08c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d090:	4770      	bx	lr
 800d092:	bf00      	nop
 800d094:	40012c00 	.word	0x40012c00
 800d098:	40013400 	.word	0x40013400
 800d09c:	40014000 	.word	0x40014000
 800d0a0:	40014400 	.word	0x40014400
 800d0a4:	40014800 	.word	0x40014800

0800d0a8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800d0a8:	b480      	push	{r7}
 800d0aa:	b087      	sub	sp, #28
 800d0ac:	af00      	add	r7, sp, #0
 800d0ae:	60f8      	str	r0, [r7, #12]
 800d0b0:	60b9      	str	r1, [r7, #8]
 800d0b2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800d0b4:	68fb      	ldr	r3, [r7, #12]
 800d0b6:	6a1b      	ldr	r3, [r3, #32]
 800d0b8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800d0ba:	68fb      	ldr	r3, [r7, #12]
 800d0bc:	6a1b      	ldr	r3, [r3, #32]
 800d0be:	f023 0201 	bic.w	r2, r3, #1
 800d0c2:	68fb      	ldr	r3, [r7, #12]
 800d0c4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800d0c6:	68fb      	ldr	r3, [r7, #12]
 800d0c8:	699b      	ldr	r3, [r3, #24]
 800d0ca:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800d0cc:	693b      	ldr	r3, [r7, #16]
 800d0ce:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800d0d2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800d0d4:	687b      	ldr	r3, [r7, #4]
 800d0d6:	011b      	lsls	r3, r3, #4
 800d0d8:	693a      	ldr	r2, [r7, #16]
 800d0da:	4313      	orrs	r3, r2
 800d0dc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800d0de:	697b      	ldr	r3, [r7, #20]
 800d0e0:	f023 030a 	bic.w	r3, r3, #10
 800d0e4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800d0e6:	697a      	ldr	r2, [r7, #20]
 800d0e8:	68bb      	ldr	r3, [r7, #8]
 800d0ea:	4313      	orrs	r3, r2
 800d0ec:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800d0ee:	68fb      	ldr	r3, [r7, #12]
 800d0f0:	693a      	ldr	r2, [r7, #16]
 800d0f2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800d0f4:	68fb      	ldr	r3, [r7, #12]
 800d0f6:	697a      	ldr	r2, [r7, #20]
 800d0f8:	621a      	str	r2, [r3, #32]
}
 800d0fa:	bf00      	nop
 800d0fc:	371c      	adds	r7, #28
 800d0fe:	46bd      	mov	sp, r7
 800d100:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d104:	4770      	bx	lr

0800d106 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800d106:	b480      	push	{r7}
 800d108:	b087      	sub	sp, #28
 800d10a:	af00      	add	r7, sp, #0
 800d10c:	60f8      	str	r0, [r7, #12]
 800d10e:	60b9      	str	r1, [r7, #8]
 800d110:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800d112:	68fb      	ldr	r3, [r7, #12]
 800d114:	6a1b      	ldr	r3, [r3, #32]
 800d116:	f023 0210 	bic.w	r2, r3, #16
 800d11a:	68fb      	ldr	r3, [r7, #12]
 800d11c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800d11e:	68fb      	ldr	r3, [r7, #12]
 800d120:	699b      	ldr	r3, [r3, #24]
 800d122:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800d124:	68fb      	ldr	r3, [r7, #12]
 800d126:	6a1b      	ldr	r3, [r3, #32]
 800d128:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800d12a:	697b      	ldr	r3, [r7, #20]
 800d12c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800d130:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800d132:	687b      	ldr	r3, [r7, #4]
 800d134:	031b      	lsls	r3, r3, #12
 800d136:	697a      	ldr	r2, [r7, #20]
 800d138:	4313      	orrs	r3, r2
 800d13a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800d13c:	693b      	ldr	r3, [r7, #16]
 800d13e:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800d142:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800d144:	68bb      	ldr	r3, [r7, #8]
 800d146:	011b      	lsls	r3, r3, #4
 800d148:	693a      	ldr	r2, [r7, #16]
 800d14a:	4313      	orrs	r3, r2
 800d14c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800d14e:	68fb      	ldr	r3, [r7, #12]
 800d150:	697a      	ldr	r2, [r7, #20]
 800d152:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800d154:	68fb      	ldr	r3, [r7, #12]
 800d156:	693a      	ldr	r2, [r7, #16]
 800d158:	621a      	str	r2, [r3, #32]
}
 800d15a:	bf00      	nop
 800d15c:	371c      	adds	r7, #28
 800d15e:	46bd      	mov	sp, r7
 800d160:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d164:	4770      	bx	lr

0800d166 <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800d166:	b480      	push	{r7}
 800d168:	b085      	sub	sp, #20
 800d16a:	af00      	add	r7, sp, #0
 800d16c:	6078      	str	r0, [r7, #4]
 800d16e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800d170:	687b      	ldr	r3, [r7, #4]
 800d172:	689b      	ldr	r3, [r3, #8]
 800d174:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800d176:	68fb      	ldr	r3, [r7, #12]
 800d178:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 800d17c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800d180:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800d182:	683a      	ldr	r2, [r7, #0]
 800d184:	68fb      	ldr	r3, [r7, #12]
 800d186:	4313      	orrs	r3, r2
 800d188:	f043 0307 	orr.w	r3, r3, #7
 800d18c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800d18e:	687b      	ldr	r3, [r7, #4]
 800d190:	68fa      	ldr	r2, [r7, #12]
 800d192:	609a      	str	r2, [r3, #8]
}
 800d194:	bf00      	nop
 800d196:	3714      	adds	r7, #20
 800d198:	46bd      	mov	sp, r7
 800d19a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d19e:	4770      	bx	lr

0800d1a0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800d1a0:	b480      	push	{r7}
 800d1a2:	b087      	sub	sp, #28
 800d1a4:	af00      	add	r7, sp, #0
 800d1a6:	60f8      	str	r0, [r7, #12]
 800d1a8:	60b9      	str	r1, [r7, #8]
 800d1aa:	607a      	str	r2, [r7, #4]
 800d1ac:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800d1ae:	68fb      	ldr	r3, [r7, #12]
 800d1b0:	689b      	ldr	r3, [r3, #8]
 800d1b2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800d1b4:	697b      	ldr	r3, [r7, #20]
 800d1b6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800d1ba:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800d1bc:	683b      	ldr	r3, [r7, #0]
 800d1be:	021a      	lsls	r2, r3, #8
 800d1c0:	687b      	ldr	r3, [r7, #4]
 800d1c2:	431a      	orrs	r2, r3
 800d1c4:	68bb      	ldr	r3, [r7, #8]
 800d1c6:	4313      	orrs	r3, r2
 800d1c8:	697a      	ldr	r2, [r7, #20]
 800d1ca:	4313      	orrs	r3, r2
 800d1cc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800d1ce:	68fb      	ldr	r3, [r7, #12]
 800d1d0:	697a      	ldr	r2, [r7, #20]
 800d1d2:	609a      	str	r2, [r3, #8]
}
 800d1d4:	bf00      	nop
 800d1d6:	371c      	adds	r7, #28
 800d1d8:	46bd      	mov	sp, r7
 800d1da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d1de:	4770      	bx	lr

0800d1e0 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800d1e0:	b480      	push	{r7}
 800d1e2:	b087      	sub	sp, #28
 800d1e4:	af00      	add	r7, sp, #0
 800d1e6:	60f8      	str	r0, [r7, #12]
 800d1e8:	60b9      	str	r1, [r7, #8]
 800d1ea:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800d1ec:	68bb      	ldr	r3, [r7, #8]
 800d1ee:	f003 031f 	and.w	r3, r3, #31
 800d1f2:	2201      	movs	r2, #1
 800d1f4:	fa02 f303 	lsl.w	r3, r2, r3
 800d1f8:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800d1fa:	68fb      	ldr	r3, [r7, #12]
 800d1fc:	6a1a      	ldr	r2, [r3, #32]
 800d1fe:	697b      	ldr	r3, [r7, #20]
 800d200:	43db      	mvns	r3, r3
 800d202:	401a      	ands	r2, r3
 800d204:	68fb      	ldr	r3, [r7, #12]
 800d206:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800d208:	68fb      	ldr	r3, [r7, #12]
 800d20a:	6a1a      	ldr	r2, [r3, #32]
 800d20c:	68bb      	ldr	r3, [r7, #8]
 800d20e:	f003 031f 	and.w	r3, r3, #31
 800d212:	6879      	ldr	r1, [r7, #4]
 800d214:	fa01 f303 	lsl.w	r3, r1, r3
 800d218:	431a      	orrs	r2, r3
 800d21a:	68fb      	ldr	r3, [r7, #12]
 800d21c:	621a      	str	r2, [r3, #32]
}
 800d21e:	bf00      	nop
 800d220:	371c      	adds	r7, #28
 800d222:	46bd      	mov	sp, r7
 800d224:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d228:	4770      	bx	lr
	...

0800d22c <HAL_TIMEx_PWMN_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_PWMN_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800d22c:	b580      	push	{r7, lr}
 800d22e:	b084      	sub	sp, #16
 800d230:	af00      	add	r7, sp, #0
 800d232:	6078      	str	r0, [r7, #4]
 800d234:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  /* Check the TIM complementary channel state */
  if (TIM_CHANNEL_N_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800d236:	683b      	ldr	r3, [r7, #0]
 800d238:	2b00      	cmp	r3, #0
 800d23a:	d109      	bne.n	800d250 <HAL_TIMEx_PWMN_Start+0x24>
 800d23c:	687b      	ldr	r3, [r7, #4]
 800d23e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800d242:	b2db      	uxtb	r3, r3
 800d244:	2b01      	cmp	r3, #1
 800d246:	bf14      	ite	ne
 800d248:	2301      	movne	r3, #1
 800d24a:	2300      	moveq	r3, #0
 800d24c:	b2db      	uxtb	r3, r3
 800d24e:	e022      	b.n	800d296 <HAL_TIMEx_PWMN_Start+0x6a>
 800d250:	683b      	ldr	r3, [r7, #0]
 800d252:	2b04      	cmp	r3, #4
 800d254:	d109      	bne.n	800d26a <HAL_TIMEx_PWMN_Start+0x3e>
 800d256:	687b      	ldr	r3, [r7, #4]
 800d258:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800d25c:	b2db      	uxtb	r3, r3
 800d25e:	2b01      	cmp	r3, #1
 800d260:	bf14      	ite	ne
 800d262:	2301      	movne	r3, #1
 800d264:	2300      	moveq	r3, #0
 800d266:	b2db      	uxtb	r3, r3
 800d268:	e015      	b.n	800d296 <HAL_TIMEx_PWMN_Start+0x6a>
 800d26a:	683b      	ldr	r3, [r7, #0]
 800d26c:	2b08      	cmp	r3, #8
 800d26e:	d109      	bne.n	800d284 <HAL_TIMEx_PWMN_Start+0x58>
 800d270:	687b      	ldr	r3, [r7, #4]
 800d272:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 800d276:	b2db      	uxtb	r3, r3
 800d278:	2b01      	cmp	r3, #1
 800d27a:	bf14      	ite	ne
 800d27c:	2301      	movne	r3, #1
 800d27e:	2300      	moveq	r3, #0
 800d280:	b2db      	uxtb	r3, r3
 800d282:	e008      	b.n	800d296 <HAL_TIMEx_PWMN_Start+0x6a>
 800d284:	687b      	ldr	r3, [r7, #4]
 800d286:	f893 3047 	ldrb.w	r3, [r3, #71]	; 0x47
 800d28a:	b2db      	uxtb	r3, r3
 800d28c:	2b01      	cmp	r3, #1
 800d28e:	bf14      	ite	ne
 800d290:	2301      	movne	r3, #1
 800d292:	2300      	moveq	r3, #0
 800d294:	b2db      	uxtb	r3, r3
 800d296:	2b00      	cmp	r3, #0
 800d298:	d001      	beq.n	800d29e <HAL_TIMEx_PWMN_Start+0x72>
  {
    return HAL_ERROR;
 800d29a:	2301      	movs	r3, #1
 800d29c:	e069      	b.n	800d372 <HAL_TIMEx_PWMN_Start+0x146>
  }

  /* Set the TIM complementary channel state */
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800d29e:	683b      	ldr	r3, [r7, #0]
 800d2a0:	2b00      	cmp	r3, #0
 800d2a2:	d104      	bne.n	800d2ae <HAL_TIMEx_PWMN_Start+0x82>
 800d2a4:	687b      	ldr	r3, [r7, #4]
 800d2a6:	2202      	movs	r2, #2
 800d2a8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800d2ac:	e013      	b.n	800d2d6 <HAL_TIMEx_PWMN_Start+0xaa>
 800d2ae:	683b      	ldr	r3, [r7, #0]
 800d2b0:	2b04      	cmp	r3, #4
 800d2b2:	d104      	bne.n	800d2be <HAL_TIMEx_PWMN_Start+0x92>
 800d2b4:	687b      	ldr	r3, [r7, #4]
 800d2b6:	2202      	movs	r2, #2
 800d2b8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800d2bc:	e00b      	b.n	800d2d6 <HAL_TIMEx_PWMN_Start+0xaa>
 800d2be:	683b      	ldr	r3, [r7, #0]
 800d2c0:	2b08      	cmp	r3, #8
 800d2c2:	d104      	bne.n	800d2ce <HAL_TIMEx_PWMN_Start+0xa2>
 800d2c4:	687b      	ldr	r3, [r7, #4]
 800d2c6:	2202      	movs	r2, #2
 800d2c8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800d2cc:	e003      	b.n	800d2d6 <HAL_TIMEx_PWMN_Start+0xaa>
 800d2ce:	687b      	ldr	r3, [r7, #4]
 800d2d0:	2202      	movs	r2, #2
 800d2d2:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Enable the complementary PWM output  */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 800d2d6:	687b      	ldr	r3, [r7, #4]
 800d2d8:	681b      	ldr	r3, [r3, #0]
 800d2da:	2204      	movs	r2, #4
 800d2dc:	6839      	ldr	r1, [r7, #0]
 800d2de:	4618      	mov	r0, r3
 800d2e0:	f000 f9d3 	bl	800d68a <TIM_CCxNChannelCmd>

  /* Enable the Main Output */
  __HAL_TIM_MOE_ENABLE(htim);
 800d2e4:	687b      	ldr	r3, [r7, #4]
 800d2e6:	681b      	ldr	r3, [r3, #0]
 800d2e8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800d2ea:	687b      	ldr	r3, [r7, #4]
 800d2ec:	681b      	ldr	r3, [r3, #0]
 800d2ee:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800d2f2:	645a      	str	r2, [r3, #68]	; 0x44

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800d2f4:	687b      	ldr	r3, [r7, #4]
 800d2f6:	681b      	ldr	r3, [r3, #0]
 800d2f8:	4a20      	ldr	r2, [pc, #128]	; (800d37c <HAL_TIMEx_PWMN_Start+0x150>)
 800d2fa:	4293      	cmp	r3, r2
 800d2fc:	d018      	beq.n	800d330 <HAL_TIMEx_PWMN_Start+0x104>
 800d2fe:	687b      	ldr	r3, [r7, #4]
 800d300:	681b      	ldr	r3, [r3, #0]
 800d302:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800d306:	d013      	beq.n	800d330 <HAL_TIMEx_PWMN_Start+0x104>
 800d308:	687b      	ldr	r3, [r7, #4]
 800d30a:	681b      	ldr	r3, [r3, #0]
 800d30c:	4a1c      	ldr	r2, [pc, #112]	; (800d380 <HAL_TIMEx_PWMN_Start+0x154>)
 800d30e:	4293      	cmp	r3, r2
 800d310:	d00e      	beq.n	800d330 <HAL_TIMEx_PWMN_Start+0x104>
 800d312:	687b      	ldr	r3, [r7, #4]
 800d314:	681b      	ldr	r3, [r3, #0]
 800d316:	4a1b      	ldr	r2, [pc, #108]	; (800d384 <HAL_TIMEx_PWMN_Start+0x158>)
 800d318:	4293      	cmp	r3, r2
 800d31a:	d009      	beq.n	800d330 <HAL_TIMEx_PWMN_Start+0x104>
 800d31c:	687b      	ldr	r3, [r7, #4]
 800d31e:	681b      	ldr	r3, [r3, #0]
 800d320:	4a19      	ldr	r2, [pc, #100]	; (800d388 <HAL_TIMEx_PWMN_Start+0x15c>)
 800d322:	4293      	cmp	r3, r2
 800d324:	d004      	beq.n	800d330 <HAL_TIMEx_PWMN_Start+0x104>
 800d326:	687b      	ldr	r3, [r7, #4]
 800d328:	681b      	ldr	r3, [r3, #0]
 800d32a:	4a18      	ldr	r2, [pc, #96]	; (800d38c <HAL_TIMEx_PWMN_Start+0x160>)
 800d32c:	4293      	cmp	r3, r2
 800d32e:	d115      	bne.n	800d35c <HAL_TIMEx_PWMN_Start+0x130>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800d330:	687b      	ldr	r3, [r7, #4]
 800d332:	681b      	ldr	r3, [r3, #0]
 800d334:	689a      	ldr	r2, [r3, #8]
 800d336:	4b16      	ldr	r3, [pc, #88]	; (800d390 <HAL_TIMEx_PWMN_Start+0x164>)
 800d338:	4013      	ands	r3, r2
 800d33a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800d33c:	68fb      	ldr	r3, [r7, #12]
 800d33e:	2b06      	cmp	r3, #6
 800d340:	d015      	beq.n	800d36e <HAL_TIMEx_PWMN_Start+0x142>
 800d342:	68fb      	ldr	r3, [r7, #12]
 800d344:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800d348:	d011      	beq.n	800d36e <HAL_TIMEx_PWMN_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 800d34a:	687b      	ldr	r3, [r7, #4]
 800d34c:	681b      	ldr	r3, [r3, #0]
 800d34e:	681a      	ldr	r2, [r3, #0]
 800d350:	687b      	ldr	r3, [r7, #4]
 800d352:	681b      	ldr	r3, [r3, #0]
 800d354:	f042 0201 	orr.w	r2, r2, #1
 800d358:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800d35a:	e008      	b.n	800d36e <HAL_TIMEx_PWMN_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800d35c:	687b      	ldr	r3, [r7, #4]
 800d35e:	681b      	ldr	r3, [r3, #0]
 800d360:	681a      	ldr	r2, [r3, #0]
 800d362:	687b      	ldr	r3, [r7, #4]
 800d364:	681b      	ldr	r3, [r3, #0]
 800d366:	f042 0201 	orr.w	r2, r2, #1
 800d36a:	601a      	str	r2, [r3, #0]
 800d36c:	e000      	b.n	800d370 <HAL_TIMEx_PWMN_Start+0x144>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800d36e:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800d370:	2300      	movs	r3, #0
}
 800d372:	4618      	mov	r0, r3
 800d374:	3710      	adds	r7, #16
 800d376:	46bd      	mov	sp, r7
 800d378:	bd80      	pop	{r7, pc}
 800d37a:	bf00      	nop
 800d37c:	40012c00 	.word	0x40012c00
 800d380:	40000400 	.word	0x40000400
 800d384:	40000800 	.word	0x40000800
 800d388:	40013400 	.word	0x40013400
 800d38c:	40014000 	.word	0x40014000
 800d390:	00010007 	.word	0x00010007

0800d394 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800d394:	b480      	push	{r7}
 800d396:	b085      	sub	sp, #20
 800d398:	af00      	add	r7, sp, #0
 800d39a:	6078      	str	r0, [r7, #4]
 800d39c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800d39e:	687b      	ldr	r3, [r7, #4]
 800d3a0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800d3a4:	2b01      	cmp	r3, #1
 800d3a6:	d101      	bne.n	800d3ac <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800d3a8:	2302      	movs	r3, #2
 800d3aa:	e065      	b.n	800d478 <HAL_TIMEx_MasterConfigSynchronization+0xe4>
 800d3ac:	687b      	ldr	r3, [r7, #4]
 800d3ae:	2201      	movs	r2, #1
 800d3b0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800d3b4:	687b      	ldr	r3, [r7, #4]
 800d3b6:	2202      	movs	r2, #2
 800d3b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800d3bc:	687b      	ldr	r3, [r7, #4]
 800d3be:	681b      	ldr	r3, [r3, #0]
 800d3c0:	685b      	ldr	r3, [r3, #4]
 800d3c2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800d3c4:	687b      	ldr	r3, [r7, #4]
 800d3c6:	681b      	ldr	r3, [r3, #0]
 800d3c8:	689b      	ldr	r3, [r3, #8]
 800d3ca:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800d3cc:	687b      	ldr	r3, [r7, #4]
 800d3ce:	681b      	ldr	r3, [r3, #0]
 800d3d0:	4a2c      	ldr	r2, [pc, #176]	; (800d484 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800d3d2:	4293      	cmp	r3, r2
 800d3d4:	d004      	beq.n	800d3e0 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800d3d6:	687b      	ldr	r3, [r7, #4]
 800d3d8:	681b      	ldr	r3, [r3, #0]
 800d3da:	4a2b      	ldr	r2, [pc, #172]	; (800d488 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800d3dc:	4293      	cmp	r3, r2
 800d3de:	d108      	bne.n	800d3f2 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800d3e0:	68fb      	ldr	r3, [r7, #12]
 800d3e2:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800d3e6:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800d3e8:	683b      	ldr	r3, [r7, #0]
 800d3ea:	685b      	ldr	r3, [r3, #4]
 800d3ec:	68fa      	ldr	r2, [r7, #12]
 800d3ee:	4313      	orrs	r3, r2
 800d3f0:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800d3f2:	68fb      	ldr	r3, [r7, #12]
 800d3f4:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 800d3f8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800d3fc:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800d3fe:	683b      	ldr	r3, [r7, #0]
 800d400:	681b      	ldr	r3, [r3, #0]
 800d402:	68fa      	ldr	r2, [r7, #12]
 800d404:	4313      	orrs	r3, r2
 800d406:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800d408:	687b      	ldr	r3, [r7, #4]
 800d40a:	681b      	ldr	r3, [r3, #0]
 800d40c:	68fa      	ldr	r2, [r7, #12]
 800d40e:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800d410:	687b      	ldr	r3, [r7, #4]
 800d412:	681b      	ldr	r3, [r3, #0]
 800d414:	4a1b      	ldr	r2, [pc, #108]	; (800d484 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800d416:	4293      	cmp	r3, r2
 800d418:	d018      	beq.n	800d44c <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800d41a:	687b      	ldr	r3, [r7, #4]
 800d41c:	681b      	ldr	r3, [r3, #0]
 800d41e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800d422:	d013      	beq.n	800d44c <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800d424:	687b      	ldr	r3, [r7, #4]
 800d426:	681b      	ldr	r3, [r3, #0]
 800d428:	4a18      	ldr	r2, [pc, #96]	; (800d48c <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 800d42a:	4293      	cmp	r3, r2
 800d42c:	d00e      	beq.n	800d44c <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800d42e:	687b      	ldr	r3, [r7, #4]
 800d430:	681b      	ldr	r3, [r3, #0]
 800d432:	4a17      	ldr	r2, [pc, #92]	; (800d490 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 800d434:	4293      	cmp	r3, r2
 800d436:	d009      	beq.n	800d44c <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800d438:	687b      	ldr	r3, [r7, #4]
 800d43a:	681b      	ldr	r3, [r3, #0]
 800d43c:	4a12      	ldr	r2, [pc, #72]	; (800d488 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800d43e:	4293      	cmp	r3, r2
 800d440:	d004      	beq.n	800d44c <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800d442:	687b      	ldr	r3, [r7, #4]
 800d444:	681b      	ldr	r3, [r3, #0]
 800d446:	4a13      	ldr	r2, [pc, #76]	; (800d494 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800d448:	4293      	cmp	r3, r2
 800d44a:	d10c      	bne.n	800d466 <HAL_TIMEx_MasterConfigSynchronization+0xd2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800d44c:	68bb      	ldr	r3, [r7, #8]
 800d44e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800d452:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800d454:	683b      	ldr	r3, [r7, #0]
 800d456:	689b      	ldr	r3, [r3, #8]
 800d458:	68ba      	ldr	r2, [r7, #8]
 800d45a:	4313      	orrs	r3, r2
 800d45c:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800d45e:	687b      	ldr	r3, [r7, #4]
 800d460:	681b      	ldr	r3, [r3, #0]
 800d462:	68ba      	ldr	r2, [r7, #8]
 800d464:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800d466:	687b      	ldr	r3, [r7, #4]
 800d468:	2201      	movs	r2, #1
 800d46a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800d46e:	687b      	ldr	r3, [r7, #4]
 800d470:	2200      	movs	r2, #0
 800d472:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800d476:	2300      	movs	r3, #0
}
 800d478:	4618      	mov	r0, r3
 800d47a:	3714      	adds	r7, #20
 800d47c:	46bd      	mov	sp, r7
 800d47e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d482:	4770      	bx	lr
 800d484:	40012c00 	.word	0x40012c00
 800d488:	40013400 	.word	0x40013400
 800d48c:	40000400 	.word	0x40000400
 800d490:	40000800 	.word	0x40000800
 800d494:	40014000 	.word	0x40014000

0800d498 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800d498:	b480      	push	{r7}
 800d49a:	b085      	sub	sp, #20
 800d49c:	af00      	add	r7, sp, #0
 800d49e:	6078      	str	r0, [r7, #4]
 800d4a0:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800d4a2:	2300      	movs	r3, #0
 800d4a4:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800d4a6:	687b      	ldr	r3, [r7, #4]
 800d4a8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800d4ac:	2b01      	cmp	r3, #1
 800d4ae:	d101      	bne.n	800d4b4 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800d4b0:	2302      	movs	r3, #2
 800d4b2:	e087      	b.n	800d5c4 <HAL_TIMEx_ConfigBreakDeadTime+0x12c>
 800d4b4:	687b      	ldr	r3, [r7, #4]
 800d4b6:	2201      	movs	r2, #1
 800d4b8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800d4bc:	68fb      	ldr	r3, [r7, #12]
 800d4be:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 800d4c2:	683b      	ldr	r3, [r7, #0]
 800d4c4:	68db      	ldr	r3, [r3, #12]
 800d4c6:	4313      	orrs	r3, r2
 800d4c8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800d4ca:	68fb      	ldr	r3, [r7, #12]
 800d4cc:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800d4d0:	683b      	ldr	r3, [r7, #0]
 800d4d2:	689b      	ldr	r3, [r3, #8]
 800d4d4:	4313      	orrs	r3, r2
 800d4d6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800d4d8:	68fb      	ldr	r3, [r7, #12]
 800d4da:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800d4de:	683b      	ldr	r3, [r7, #0]
 800d4e0:	685b      	ldr	r3, [r3, #4]
 800d4e2:	4313      	orrs	r3, r2
 800d4e4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800d4e6:	68fb      	ldr	r3, [r7, #12]
 800d4e8:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800d4ec:	683b      	ldr	r3, [r7, #0]
 800d4ee:	681b      	ldr	r3, [r3, #0]
 800d4f0:	4313      	orrs	r3, r2
 800d4f2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800d4f4:	68fb      	ldr	r3, [r7, #12]
 800d4f6:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800d4fa:	683b      	ldr	r3, [r7, #0]
 800d4fc:	691b      	ldr	r3, [r3, #16]
 800d4fe:	4313      	orrs	r3, r2
 800d500:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800d502:	68fb      	ldr	r3, [r7, #12]
 800d504:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 800d508:	683b      	ldr	r3, [r7, #0]
 800d50a:	695b      	ldr	r3, [r3, #20]
 800d50c:	4313      	orrs	r3, r2
 800d50e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800d510:	68fb      	ldr	r3, [r7, #12]
 800d512:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800d516:	683b      	ldr	r3, [r7, #0]
 800d518:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d51a:	4313      	orrs	r3, r2
 800d51c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800d51e:	68fb      	ldr	r3, [r7, #12]
 800d520:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
 800d524:	683b      	ldr	r3, [r7, #0]
 800d526:	699b      	ldr	r3, [r3, #24]
 800d528:	041b      	lsls	r3, r3, #16
 800d52a:	4313      	orrs	r3, r2
 800d52c:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 800d52e:	687b      	ldr	r3, [r7, #4]
 800d530:	681b      	ldr	r3, [r3, #0]
 800d532:	4a27      	ldr	r2, [pc, #156]	; (800d5d0 <HAL_TIMEx_ConfigBreakDeadTime+0x138>)
 800d534:	4293      	cmp	r3, r2
 800d536:	d004      	beq.n	800d542 <HAL_TIMEx_ConfigBreakDeadTime+0xaa>
 800d538:	687b      	ldr	r3, [r7, #4]
 800d53a:	681b      	ldr	r3, [r3, #0]
 800d53c:	4a25      	ldr	r2, [pc, #148]	; (800d5d4 <HAL_TIMEx_ConfigBreakDeadTime+0x13c>)
 800d53e:	4293      	cmp	r3, r2
 800d540:	d106      	bne.n	800d550 <HAL_TIMEx_ConfigBreakDeadTime+0xb8>
  {
    /* Check the parameters */
    assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

    /* Set BREAK AF mode */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 800d542:	68fb      	ldr	r3, [r7, #12]
 800d544:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 800d548:	683b      	ldr	r3, [r7, #0]
 800d54a:	69db      	ldr	r3, [r3, #28]
 800d54c:	4313      	orrs	r3, r2
 800d54e:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800d550:	687b      	ldr	r3, [r7, #4]
 800d552:	681b      	ldr	r3, [r3, #0]
 800d554:	4a1e      	ldr	r2, [pc, #120]	; (800d5d0 <HAL_TIMEx_ConfigBreakDeadTime+0x138>)
 800d556:	4293      	cmp	r3, r2
 800d558:	d004      	beq.n	800d564 <HAL_TIMEx_ConfigBreakDeadTime+0xcc>
 800d55a:	687b      	ldr	r3, [r7, #4]
 800d55c:	681b      	ldr	r3, [r3, #0]
 800d55e:	4a1d      	ldr	r2, [pc, #116]	; (800d5d4 <HAL_TIMEx_ConfigBreakDeadTime+0x13c>)
 800d560:	4293      	cmp	r3, r2
 800d562:	d126      	bne.n	800d5b2 <HAL_TIMEx_ConfigBreakDeadTime+0x11a>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800d564:	68fb      	ldr	r3, [r7, #12]
 800d566:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 800d56a:	683b      	ldr	r3, [r7, #0]
 800d56c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d56e:	051b      	lsls	r3, r3, #20
 800d570:	4313      	orrs	r3, r2
 800d572:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800d574:	68fb      	ldr	r3, [r7, #12]
 800d576:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 800d57a:	683b      	ldr	r3, [r7, #0]
 800d57c:	6a1b      	ldr	r3, [r3, #32]
 800d57e:	4313      	orrs	r3, r2
 800d580:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800d582:	68fb      	ldr	r3, [r7, #12]
 800d584:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 800d588:	683b      	ldr	r3, [r7, #0]
 800d58a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d58c:	4313      	orrs	r3, r2
 800d58e:	60fb      	str	r3, [r7, #12]

    if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 800d590:	687b      	ldr	r3, [r7, #4]
 800d592:	681b      	ldr	r3, [r3, #0]
 800d594:	4a0e      	ldr	r2, [pc, #56]	; (800d5d0 <HAL_TIMEx_ConfigBreakDeadTime+0x138>)
 800d596:	4293      	cmp	r3, r2
 800d598:	d004      	beq.n	800d5a4 <HAL_TIMEx_ConfigBreakDeadTime+0x10c>
 800d59a:	687b      	ldr	r3, [r7, #4]
 800d59c:	681b      	ldr	r3, [r3, #0]
 800d59e:	4a0d      	ldr	r2, [pc, #52]	; (800d5d4 <HAL_TIMEx_ConfigBreakDeadTime+0x13c>)
 800d5a0:	4293      	cmp	r3, r2
 800d5a2:	d106      	bne.n	800d5b2 <HAL_TIMEx_ConfigBreakDeadTime+0x11a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

      /* Set BREAK2 AF mode */
      MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 800d5a4:	68fb      	ldr	r3, [r7, #12]
 800d5a6:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 800d5aa:	683b      	ldr	r3, [r7, #0]
 800d5ac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d5ae:	4313      	orrs	r3, r2
 800d5b0:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800d5b2:	687b      	ldr	r3, [r7, #4]
 800d5b4:	681b      	ldr	r3, [r3, #0]
 800d5b6:	68fa      	ldr	r2, [r7, #12]
 800d5b8:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 800d5ba:	687b      	ldr	r3, [r7, #4]
 800d5bc:	2200      	movs	r2, #0
 800d5be:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800d5c2:	2300      	movs	r3, #0
}
 800d5c4:	4618      	mov	r0, r3
 800d5c6:	3714      	adds	r7, #20
 800d5c8:	46bd      	mov	sp, r7
 800d5ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d5ce:	4770      	bx	lr
 800d5d0:	40012c00 	.word	0x40012c00
 800d5d4:	40013400 	.word	0x40013400

0800d5d8 <HAL_TIMEx_EnableDeadTimePreload>:
  * @brief  Enable deadtime preload
  * @param  htim TIM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_EnableDeadTimePreload(TIM_HandleTypeDef *htim)
{
 800d5d8:	b480      	push	{r7}
 800d5da:	b083      	sub	sp, #12
 800d5dc:	af00      	add	r7, sp, #0
 800d5de:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_BREAK_INSTANCE(htim->Instance));

  SET_BIT(htim->Instance->DTR2, TIM_DTR2_DTPE);
 800d5e0:	687b      	ldr	r3, [r7, #4]
 800d5e2:	681b      	ldr	r3, [r3, #0]
 800d5e4:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800d5e6:	687b      	ldr	r3, [r7, #4]
 800d5e8:	681b      	ldr	r3, [r3, #0]
 800d5ea:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 800d5ee:	655a      	str	r2, [r3, #84]	; 0x54
  return HAL_OK;
 800d5f0:	2300      	movs	r3, #0
}
 800d5f2:	4618      	mov	r0, r3
 800d5f4:	370c      	adds	r7, #12
 800d5f6:	46bd      	mov	sp, r7
 800d5f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d5fc:	4770      	bx	lr

0800d5fe <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800d5fe:	b480      	push	{r7}
 800d600:	b083      	sub	sp, #12
 800d602:	af00      	add	r7, sp, #0
 800d604:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800d606:	bf00      	nop
 800d608:	370c      	adds	r7, #12
 800d60a:	46bd      	mov	sp, r7
 800d60c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d610:	4770      	bx	lr

0800d612 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800d612:	b480      	push	{r7}
 800d614:	b083      	sub	sp, #12
 800d616:	af00      	add	r7, sp, #0
 800d618:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800d61a:	bf00      	nop
 800d61c:	370c      	adds	r7, #12
 800d61e:	46bd      	mov	sp, r7
 800d620:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d624:	4770      	bx	lr

0800d626 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800d626:	b480      	push	{r7}
 800d628:	b083      	sub	sp, #12
 800d62a:	af00      	add	r7, sp, #0
 800d62c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800d62e:	bf00      	nop
 800d630:	370c      	adds	r7, #12
 800d632:	46bd      	mov	sp, r7
 800d634:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d638:	4770      	bx	lr

0800d63a <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 800d63a:	b480      	push	{r7}
 800d63c:	b083      	sub	sp, #12
 800d63e:	af00      	add	r7, sp, #0
 800d640:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 800d642:	bf00      	nop
 800d644:	370c      	adds	r7, #12
 800d646:	46bd      	mov	sp, r7
 800d648:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d64c:	4770      	bx	lr

0800d64e <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 800d64e:	b480      	push	{r7}
 800d650:	b083      	sub	sp, #12
 800d652:	af00      	add	r7, sp, #0
 800d654:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 800d656:	bf00      	nop
 800d658:	370c      	adds	r7, #12
 800d65a:	46bd      	mov	sp, r7
 800d65c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d660:	4770      	bx	lr

0800d662 <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 800d662:	b480      	push	{r7}
 800d664:	b083      	sub	sp, #12
 800d666:	af00      	add	r7, sp, #0
 800d668:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 800d66a:	bf00      	nop
 800d66c:	370c      	adds	r7, #12
 800d66e:	46bd      	mov	sp, r7
 800d670:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d674:	4770      	bx	lr

0800d676 <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 800d676:	b480      	push	{r7}
 800d678:	b083      	sub	sp, #12
 800d67a:	af00      	add	r7, sp, #0
 800d67c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 800d67e:	bf00      	nop
 800d680:	370c      	adds	r7, #12
 800d682:	46bd      	mov	sp, r7
 800d684:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d688:	4770      	bx	lr

0800d68a <TIM_CCxNChannelCmd>:
  * @param  ChannelNState specifies the TIM Channel CCxNE bit new state.
  *          This parameter can be: TIM_CCxN_ENABLE or TIM_CCxN_Disable.
  * @retval None
  */
static void TIM_CCxNChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelNState)
{
 800d68a:	b480      	push	{r7}
 800d68c:	b087      	sub	sp, #28
 800d68e:	af00      	add	r7, sp, #0
 800d690:	60f8      	str	r0, [r7, #12]
 800d692:	60b9      	str	r1, [r7, #8]
 800d694:	607a      	str	r2, [r7, #4]
  uint32_t tmp;

  tmp = TIM_CCER_CC1NE << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800d696:	68bb      	ldr	r3, [r7, #8]
 800d698:	f003 031f 	and.w	r3, r3, #31
 800d69c:	2204      	movs	r2, #4
 800d69e:	fa02 f303 	lsl.w	r3, r2, r3
 800d6a2:	617b      	str	r3, [r7, #20]

  /* Reset the CCxNE Bit */
  TIMx->CCER &=  ~tmp;
 800d6a4:	68fb      	ldr	r3, [r7, #12]
 800d6a6:	6a1a      	ldr	r2, [r3, #32]
 800d6a8:	697b      	ldr	r3, [r7, #20]
 800d6aa:	43db      	mvns	r3, r3
 800d6ac:	401a      	ands	r2, r3
 800d6ae:	68fb      	ldr	r3, [r7, #12]
 800d6b0:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxNE Bit */
  TIMx->CCER |= (uint32_t)(ChannelNState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800d6b2:	68fb      	ldr	r3, [r7, #12]
 800d6b4:	6a1a      	ldr	r2, [r3, #32]
 800d6b6:	68bb      	ldr	r3, [r7, #8]
 800d6b8:	f003 031f 	and.w	r3, r3, #31
 800d6bc:	6879      	ldr	r1, [r7, #4]
 800d6be:	fa01 f303 	lsl.w	r3, r1, r3
 800d6c2:	431a      	orrs	r2, r3
 800d6c4:	68fb      	ldr	r3, [r7, #12]
 800d6c6:	621a      	str	r2, [r3, #32]
}
 800d6c8:	bf00      	nop
 800d6ca:	371c      	adds	r7, #28
 800d6cc:	46bd      	mov	sp, r7
 800d6ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d6d2:	4770      	bx	lr

0800d6d4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800d6d4:	b580      	push	{r7, lr}
 800d6d6:	b082      	sub	sp, #8
 800d6d8:	af00      	add	r7, sp, #0
 800d6da:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800d6dc:	687b      	ldr	r3, [r7, #4]
 800d6de:	2b00      	cmp	r3, #0
 800d6e0:	d101      	bne.n	800d6e6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800d6e2:	2301      	movs	r3, #1
 800d6e4:	e042      	b.n	800d76c <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800d6e6:	687b      	ldr	r3, [r7, #4]
 800d6e8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800d6ec:	2b00      	cmp	r3, #0
 800d6ee:	d106      	bne.n	800d6fe <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800d6f0:	687b      	ldr	r3, [r7, #4]
 800d6f2:	2200      	movs	r2, #0
 800d6f4:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800d6f8:	6878      	ldr	r0, [r7, #4]
 800d6fa:	f7f8 fa67 	bl	8005bcc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800d6fe:	687b      	ldr	r3, [r7, #4]
 800d700:	2224      	movs	r2, #36	; 0x24
 800d702:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UART_DISABLE(huart);
 800d706:	687b      	ldr	r3, [r7, #4]
 800d708:	681b      	ldr	r3, [r3, #0]
 800d70a:	681a      	ldr	r2, [r3, #0]
 800d70c:	687b      	ldr	r3, [r7, #4]
 800d70e:	681b      	ldr	r3, [r3, #0]
 800d710:	f022 0201 	bic.w	r2, r2, #1
 800d714:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800d716:	6878      	ldr	r0, [r7, #4]
 800d718:	f000 fb5c 	bl	800ddd4 <UART_SetConfig>
 800d71c:	4603      	mov	r3, r0
 800d71e:	2b01      	cmp	r3, #1
 800d720:	d101      	bne.n	800d726 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 800d722:	2301      	movs	r3, #1
 800d724:	e022      	b.n	800d76c <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800d726:	687b      	ldr	r3, [r7, #4]
 800d728:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d72a:	2b00      	cmp	r3, #0
 800d72c:	d002      	beq.n	800d734 <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 800d72e:	6878      	ldr	r0, [r7, #4]
 800d730:	f000 fe1c 	bl	800e36c <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800d734:	687b      	ldr	r3, [r7, #4]
 800d736:	681b      	ldr	r3, [r3, #0]
 800d738:	685a      	ldr	r2, [r3, #4]
 800d73a:	687b      	ldr	r3, [r7, #4]
 800d73c:	681b      	ldr	r3, [r3, #0]
 800d73e:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800d742:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800d744:	687b      	ldr	r3, [r7, #4]
 800d746:	681b      	ldr	r3, [r3, #0]
 800d748:	689a      	ldr	r2, [r3, #8]
 800d74a:	687b      	ldr	r3, [r7, #4]
 800d74c:	681b      	ldr	r3, [r3, #0]
 800d74e:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800d752:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800d754:	687b      	ldr	r3, [r7, #4]
 800d756:	681b      	ldr	r3, [r3, #0]
 800d758:	681a      	ldr	r2, [r3, #0]
 800d75a:	687b      	ldr	r3, [r7, #4]
 800d75c:	681b      	ldr	r3, [r3, #0]
 800d75e:	f042 0201 	orr.w	r2, r2, #1
 800d762:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800d764:	6878      	ldr	r0, [r7, #4]
 800d766:	f000 fea3 	bl	800e4b0 <UART_CheckIdleState>
 800d76a:	4603      	mov	r3, r0
}
 800d76c:	4618      	mov	r0, r3
 800d76e:	3708      	adds	r7, #8
 800d770:	46bd      	mov	sp, r7
 800d772:	bd80      	pop	{r7, pc}

0800d774 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800d774:	b580      	push	{r7, lr}
 800d776:	b08a      	sub	sp, #40	; 0x28
 800d778:	af02      	add	r7, sp, #8
 800d77a:	60f8      	str	r0, [r7, #12]
 800d77c:	60b9      	str	r1, [r7, #8]
 800d77e:	603b      	str	r3, [r7, #0]
 800d780:	4613      	mov	r3, r2
 800d782:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800d784:	68fb      	ldr	r3, [r7, #12]
 800d786:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800d78a:	2b20      	cmp	r3, #32
 800d78c:	f040 8083 	bne.w	800d896 <HAL_UART_Transmit+0x122>
  {
    if ((pData == NULL) || (Size == 0U))
 800d790:	68bb      	ldr	r3, [r7, #8]
 800d792:	2b00      	cmp	r3, #0
 800d794:	d002      	beq.n	800d79c <HAL_UART_Transmit+0x28>
 800d796:	88fb      	ldrh	r3, [r7, #6]
 800d798:	2b00      	cmp	r3, #0
 800d79a:	d101      	bne.n	800d7a0 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 800d79c:	2301      	movs	r3, #1
 800d79e:	e07b      	b.n	800d898 <HAL_UART_Transmit+0x124>
    }

    __HAL_LOCK(huart);
 800d7a0:	68fb      	ldr	r3, [r7, #12]
 800d7a2:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800d7a6:	2b01      	cmp	r3, #1
 800d7a8:	d101      	bne.n	800d7ae <HAL_UART_Transmit+0x3a>
 800d7aa:	2302      	movs	r3, #2
 800d7ac:	e074      	b.n	800d898 <HAL_UART_Transmit+0x124>
 800d7ae:	68fb      	ldr	r3, [r7, #12]
 800d7b0:	2201      	movs	r2, #1
 800d7b2:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800d7b6:	68fb      	ldr	r3, [r7, #12]
 800d7b8:	2200      	movs	r2, #0
 800d7ba:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800d7be:	68fb      	ldr	r3, [r7, #12]
 800d7c0:	2221      	movs	r2, #33	; 0x21
 800d7c2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800d7c6:	f7f8 fb1b 	bl	8005e00 <HAL_GetTick>
 800d7ca:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800d7cc:	68fb      	ldr	r3, [r7, #12]
 800d7ce:	88fa      	ldrh	r2, [r7, #6]
 800d7d0:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 800d7d4:	68fb      	ldr	r3, [r7, #12]
 800d7d6:	88fa      	ldrh	r2, [r7, #6]
 800d7d8:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800d7dc:	68fb      	ldr	r3, [r7, #12]
 800d7de:	689b      	ldr	r3, [r3, #8]
 800d7e0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800d7e4:	d108      	bne.n	800d7f8 <HAL_UART_Transmit+0x84>
 800d7e6:	68fb      	ldr	r3, [r7, #12]
 800d7e8:	691b      	ldr	r3, [r3, #16]
 800d7ea:	2b00      	cmp	r3, #0
 800d7ec:	d104      	bne.n	800d7f8 <HAL_UART_Transmit+0x84>
    {
      pdata8bits  = NULL;
 800d7ee:	2300      	movs	r3, #0
 800d7f0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800d7f2:	68bb      	ldr	r3, [r7, #8]
 800d7f4:	61bb      	str	r3, [r7, #24]
 800d7f6:	e003      	b.n	800d800 <HAL_UART_Transmit+0x8c>
    }
    else
    {
      pdata8bits  = pData;
 800d7f8:	68bb      	ldr	r3, [r7, #8]
 800d7fa:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800d7fc:	2300      	movs	r3, #0
 800d7fe:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 800d800:	68fb      	ldr	r3, [r7, #12]
 800d802:	2200      	movs	r2, #0
 800d804:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    while (huart->TxXferCount > 0U)
 800d808:	e02c      	b.n	800d864 <HAL_UART_Transmit+0xf0>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800d80a:	683b      	ldr	r3, [r7, #0]
 800d80c:	9300      	str	r3, [sp, #0]
 800d80e:	697b      	ldr	r3, [r7, #20]
 800d810:	2200      	movs	r2, #0
 800d812:	2180      	movs	r1, #128	; 0x80
 800d814:	68f8      	ldr	r0, [r7, #12]
 800d816:	f000 fe96 	bl	800e546 <UART_WaitOnFlagUntilTimeout>
 800d81a:	4603      	mov	r3, r0
 800d81c:	2b00      	cmp	r3, #0
 800d81e:	d001      	beq.n	800d824 <HAL_UART_Transmit+0xb0>
      {
        return HAL_TIMEOUT;
 800d820:	2303      	movs	r3, #3
 800d822:	e039      	b.n	800d898 <HAL_UART_Transmit+0x124>
      }
      if (pdata8bits == NULL)
 800d824:	69fb      	ldr	r3, [r7, #28]
 800d826:	2b00      	cmp	r3, #0
 800d828:	d10b      	bne.n	800d842 <HAL_UART_Transmit+0xce>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800d82a:	69bb      	ldr	r3, [r7, #24]
 800d82c:	881b      	ldrh	r3, [r3, #0]
 800d82e:	461a      	mov	r2, r3
 800d830:	68fb      	ldr	r3, [r7, #12]
 800d832:	681b      	ldr	r3, [r3, #0]
 800d834:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800d838:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 800d83a:	69bb      	ldr	r3, [r7, #24]
 800d83c:	3302      	adds	r3, #2
 800d83e:	61bb      	str	r3, [r7, #24]
 800d840:	e007      	b.n	800d852 <HAL_UART_Transmit+0xde>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800d842:	69fb      	ldr	r3, [r7, #28]
 800d844:	781a      	ldrb	r2, [r3, #0]
 800d846:	68fb      	ldr	r3, [r7, #12]
 800d848:	681b      	ldr	r3, [r3, #0]
 800d84a:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 800d84c:	69fb      	ldr	r3, [r7, #28]
 800d84e:	3301      	adds	r3, #1
 800d850:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800d852:	68fb      	ldr	r3, [r7, #12]
 800d854:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 800d858:	b29b      	uxth	r3, r3
 800d85a:	3b01      	subs	r3, #1
 800d85c:	b29a      	uxth	r2, r3
 800d85e:	68fb      	ldr	r3, [r7, #12]
 800d860:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    while (huart->TxXferCount > 0U)
 800d864:	68fb      	ldr	r3, [r7, #12]
 800d866:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 800d86a:	b29b      	uxth	r3, r3
 800d86c:	2b00      	cmp	r3, #0
 800d86e:	d1cc      	bne.n	800d80a <HAL_UART_Transmit+0x96>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800d870:	683b      	ldr	r3, [r7, #0]
 800d872:	9300      	str	r3, [sp, #0]
 800d874:	697b      	ldr	r3, [r7, #20]
 800d876:	2200      	movs	r2, #0
 800d878:	2140      	movs	r1, #64	; 0x40
 800d87a:	68f8      	ldr	r0, [r7, #12]
 800d87c:	f000 fe63 	bl	800e546 <UART_WaitOnFlagUntilTimeout>
 800d880:	4603      	mov	r3, r0
 800d882:	2b00      	cmp	r3, #0
 800d884:	d001      	beq.n	800d88a <HAL_UART_Transmit+0x116>
    {
      return HAL_TIMEOUT;
 800d886:	2303      	movs	r3, #3
 800d888:	e006      	b.n	800d898 <HAL_UART_Transmit+0x124>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800d88a:	68fb      	ldr	r3, [r7, #12]
 800d88c:	2220      	movs	r2, #32
 800d88e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    return HAL_OK;
 800d892:	2300      	movs	r3, #0
 800d894:	e000      	b.n	800d898 <HAL_UART_Transmit+0x124>
  }
  else
  {
    return HAL_BUSY;
 800d896:	2302      	movs	r3, #2
  }
}
 800d898:	4618      	mov	r0, r3
 800d89a:	3720      	adds	r7, #32
 800d89c:	46bd      	mov	sp, r7
 800d89e:	bd80      	pop	{r7, pc}

0800d8a0 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800d8a0:	b580      	push	{r7, lr}
 800d8a2:	b084      	sub	sp, #16
 800d8a4:	af00      	add	r7, sp, #0
 800d8a6:	60f8      	str	r0, [r7, #12]
 800d8a8:	60b9      	str	r1, [r7, #8]
 800d8aa:	4613      	mov	r3, r2
 800d8ac:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800d8ae:	68fb      	ldr	r3, [r7, #12]
 800d8b0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800d8b4:	2b20      	cmp	r3, #32
 800d8b6:	d131      	bne.n	800d91c <HAL_UART_Receive_IT+0x7c>
  {
    if ((pData == NULL) || (Size == 0U))
 800d8b8:	68bb      	ldr	r3, [r7, #8]
 800d8ba:	2b00      	cmp	r3, #0
 800d8bc:	d002      	beq.n	800d8c4 <HAL_UART_Receive_IT+0x24>
 800d8be:	88fb      	ldrh	r3, [r7, #6]
 800d8c0:	2b00      	cmp	r3, #0
 800d8c2:	d101      	bne.n	800d8c8 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 800d8c4:	2301      	movs	r3, #1
 800d8c6:	e02a      	b.n	800d91e <HAL_UART_Receive_IT+0x7e>
    }

    __HAL_LOCK(huart);
 800d8c8:	68fb      	ldr	r3, [r7, #12]
 800d8ca:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800d8ce:	2b01      	cmp	r3, #1
 800d8d0:	d101      	bne.n	800d8d6 <HAL_UART_Receive_IT+0x36>
 800d8d2:	2302      	movs	r3, #2
 800d8d4:	e023      	b.n	800d91e <HAL_UART_Receive_IT+0x7e>
 800d8d6:	68fb      	ldr	r3, [r7, #12]
 800d8d8:	2201      	movs	r2, #1
 800d8da:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d8de:	68fb      	ldr	r3, [r7, #12]
 800d8e0:	2200      	movs	r2, #0
 800d8e2:	66da      	str	r2, [r3, #108]	; 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800d8e4:	68fb      	ldr	r3, [r7, #12]
 800d8e6:	681b      	ldr	r3, [r3, #0]
 800d8e8:	4a0f      	ldr	r2, [pc, #60]	; (800d928 <HAL_UART_Receive_IT+0x88>)
 800d8ea:	4293      	cmp	r3, r2
 800d8ec:	d00e      	beq.n	800d90c <HAL_UART_Receive_IT+0x6c>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800d8ee:	68fb      	ldr	r3, [r7, #12]
 800d8f0:	681b      	ldr	r3, [r3, #0]
 800d8f2:	685b      	ldr	r3, [r3, #4]
 800d8f4:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800d8f8:	2b00      	cmp	r3, #0
 800d8fa:	d007      	beq.n	800d90c <HAL_UART_Receive_IT+0x6c>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800d8fc:	68fb      	ldr	r3, [r7, #12]
 800d8fe:	681b      	ldr	r3, [r3, #0]
 800d900:	681a      	ldr	r2, [r3, #0]
 800d902:	68fb      	ldr	r3, [r7, #12]
 800d904:	681b      	ldr	r3, [r3, #0]
 800d906:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 800d90a:	601a      	str	r2, [r3, #0]
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 800d90c:	88fb      	ldrh	r3, [r7, #6]
 800d90e:	461a      	mov	r2, r3
 800d910:	68b9      	ldr	r1, [r7, #8]
 800d912:	68f8      	ldr	r0, [r7, #12]
 800d914:	f000 fe98 	bl	800e648 <UART_Start_Receive_IT>
 800d918:	4603      	mov	r3, r0
 800d91a:	e000      	b.n	800d91e <HAL_UART_Receive_IT+0x7e>
  }
  else
  {
    return HAL_BUSY;
 800d91c:	2302      	movs	r3, #2
  }
}
 800d91e:	4618      	mov	r0, r3
 800d920:	3710      	adds	r7, #16
 800d922:	46bd      	mov	sp, r7
 800d924:	bd80      	pop	{r7, pc}
 800d926:	bf00      	nop
 800d928:	40008000 	.word	0x40008000

0800d92c <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800d92c:	b580      	push	{r7, lr}
 800d92e:	b088      	sub	sp, #32
 800d930:	af00      	add	r7, sp, #0
 800d932:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800d934:	687b      	ldr	r3, [r7, #4]
 800d936:	681b      	ldr	r3, [r3, #0]
 800d938:	69db      	ldr	r3, [r3, #28]
 800d93a:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800d93c:	687b      	ldr	r3, [r7, #4]
 800d93e:	681b      	ldr	r3, [r3, #0]
 800d940:	681b      	ldr	r3, [r3, #0]
 800d942:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800d944:	687b      	ldr	r3, [r7, #4]
 800d946:	681b      	ldr	r3, [r3, #0]
 800d948:	689b      	ldr	r3, [r3, #8]
 800d94a:	617b      	str	r3, [r7, #20]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800d94c:	69fa      	ldr	r2, [r7, #28]
 800d94e:	f640 030f 	movw	r3, #2063	; 0x80f
 800d952:	4013      	ands	r3, r2
 800d954:	613b      	str	r3, [r7, #16]
  if (errorflags == 0U)
 800d956:	693b      	ldr	r3, [r7, #16]
 800d958:	2b00      	cmp	r3, #0
 800d95a:	d118      	bne.n	800d98e <HAL_UART_IRQHandler+0x62>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800d95c:	69fb      	ldr	r3, [r7, #28]
 800d95e:	f003 0320 	and.w	r3, r3, #32
 800d962:	2b00      	cmp	r3, #0
 800d964:	d013      	beq.n	800d98e <HAL_UART_IRQHandler+0x62>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800d966:	69bb      	ldr	r3, [r7, #24]
 800d968:	f003 0320 	and.w	r3, r3, #32
 800d96c:	2b00      	cmp	r3, #0
 800d96e:	d104      	bne.n	800d97a <HAL_UART_IRQHandler+0x4e>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800d970:	697b      	ldr	r3, [r7, #20]
 800d972:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800d976:	2b00      	cmp	r3, #0
 800d978:	d009      	beq.n	800d98e <HAL_UART_IRQHandler+0x62>
    {
      if (huart->RxISR != NULL)
 800d97a:	687b      	ldr	r3, [r7, #4]
 800d97c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800d97e:	2b00      	cmp	r3, #0
 800d980:	f000 81fb 	beq.w	800dd7a <HAL_UART_IRQHandler+0x44e>
      {
        huart->RxISR(huart);
 800d984:	687b      	ldr	r3, [r7, #4]
 800d986:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800d988:	6878      	ldr	r0, [r7, #4]
 800d98a:	4798      	blx	r3
      }
      return;
 800d98c:	e1f5      	b.n	800dd7a <HAL_UART_IRQHandler+0x44e>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800d98e:	693b      	ldr	r3, [r7, #16]
 800d990:	2b00      	cmp	r3, #0
 800d992:	f000 80ef 	beq.w	800db74 <HAL_UART_IRQHandler+0x248>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800d996:	697a      	ldr	r2, [r7, #20]
 800d998:	4b73      	ldr	r3, [pc, #460]	; (800db68 <HAL_UART_IRQHandler+0x23c>)
 800d99a:	4013      	ands	r3, r2
 800d99c:	2b00      	cmp	r3, #0
 800d99e:	d105      	bne.n	800d9ac <HAL_UART_IRQHandler+0x80>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800d9a0:	69ba      	ldr	r2, [r7, #24]
 800d9a2:	4b72      	ldr	r3, [pc, #456]	; (800db6c <HAL_UART_IRQHandler+0x240>)
 800d9a4:	4013      	ands	r3, r2
 800d9a6:	2b00      	cmp	r3, #0
 800d9a8:	f000 80e4 	beq.w	800db74 <HAL_UART_IRQHandler+0x248>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800d9ac:	69fb      	ldr	r3, [r7, #28]
 800d9ae:	f003 0301 	and.w	r3, r3, #1
 800d9b2:	2b00      	cmp	r3, #0
 800d9b4:	d010      	beq.n	800d9d8 <HAL_UART_IRQHandler+0xac>
 800d9b6:	69bb      	ldr	r3, [r7, #24]
 800d9b8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800d9bc:	2b00      	cmp	r3, #0
 800d9be:	d00b      	beq.n	800d9d8 <HAL_UART_IRQHandler+0xac>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800d9c0:	687b      	ldr	r3, [r7, #4]
 800d9c2:	681b      	ldr	r3, [r3, #0]
 800d9c4:	2201      	movs	r2, #1
 800d9c6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800d9c8:	687b      	ldr	r3, [r7, #4]
 800d9ca:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800d9ce:	f043 0201 	orr.w	r2, r3, #1
 800d9d2:	687b      	ldr	r3, [r7, #4]
 800d9d4:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800d9d8:	69fb      	ldr	r3, [r7, #28]
 800d9da:	f003 0302 	and.w	r3, r3, #2
 800d9de:	2b00      	cmp	r3, #0
 800d9e0:	d010      	beq.n	800da04 <HAL_UART_IRQHandler+0xd8>
 800d9e2:	697b      	ldr	r3, [r7, #20]
 800d9e4:	f003 0301 	and.w	r3, r3, #1
 800d9e8:	2b00      	cmp	r3, #0
 800d9ea:	d00b      	beq.n	800da04 <HAL_UART_IRQHandler+0xd8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800d9ec:	687b      	ldr	r3, [r7, #4]
 800d9ee:	681b      	ldr	r3, [r3, #0]
 800d9f0:	2202      	movs	r2, #2
 800d9f2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800d9f4:	687b      	ldr	r3, [r7, #4]
 800d9f6:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800d9fa:	f043 0204 	orr.w	r2, r3, #4
 800d9fe:	687b      	ldr	r3, [r7, #4]
 800da00:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800da04:	69fb      	ldr	r3, [r7, #28]
 800da06:	f003 0304 	and.w	r3, r3, #4
 800da0a:	2b00      	cmp	r3, #0
 800da0c:	d010      	beq.n	800da30 <HAL_UART_IRQHandler+0x104>
 800da0e:	697b      	ldr	r3, [r7, #20]
 800da10:	f003 0301 	and.w	r3, r3, #1
 800da14:	2b00      	cmp	r3, #0
 800da16:	d00b      	beq.n	800da30 <HAL_UART_IRQHandler+0x104>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800da18:	687b      	ldr	r3, [r7, #4]
 800da1a:	681b      	ldr	r3, [r3, #0]
 800da1c:	2204      	movs	r2, #4
 800da1e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800da20:	687b      	ldr	r3, [r7, #4]
 800da22:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800da26:	f043 0202 	orr.w	r2, r3, #2
 800da2a:	687b      	ldr	r3, [r7, #4]
 800da2c:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800da30:	69fb      	ldr	r3, [r7, #28]
 800da32:	f003 0308 	and.w	r3, r3, #8
 800da36:	2b00      	cmp	r3, #0
 800da38:	d015      	beq.n	800da66 <HAL_UART_IRQHandler+0x13a>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800da3a:	69bb      	ldr	r3, [r7, #24]
 800da3c:	f003 0320 	and.w	r3, r3, #32
 800da40:	2b00      	cmp	r3, #0
 800da42:	d104      	bne.n	800da4e <HAL_UART_IRQHandler+0x122>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 800da44:	697a      	ldr	r2, [r7, #20]
 800da46:	4b48      	ldr	r3, [pc, #288]	; (800db68 <HAL_UART_IRQHandler+0x23c>)
 800da48:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800da4a:	2b00      	cmp	r3, #0
 800da4c:	d00b      	beq.n	800da66 <HAL_UART_IRQHandler+0x13a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800da4e:	687b      	ldr	r3, [r7, #4]
 800da50:	681b      	ldr	r3, [r3, #0]
 800da52:	2208      	movs	r2, #8
 800da54:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800da56:	687b      	ldr	r3, [r7, #4]
 800da58:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800da5c:	f043 0208 	orr.w	r2, r3, #8
 800da60:	687b      	ldr	r3, [r7, #4]
 800da62:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800da66:	69fb      	ldr	r3, [r7, #28]
 800da68:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800da6c:	2b00      	cmp	r3, #0
 800da6e:	d011      	beq.n	800da94 <HAL_UART_IRQHandler+0x168>
 800da70:	69bb      	ldr	r3, [r7, #24]
 800da72:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800da76:	2b00      	cmp	r3, #0
 800da78:	d00c      	beq.n	800da94 <HAL_UART_IRQHandler+0x168>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800da7a:	687b      	ldr	r3, [r7, #4]
 800da7c:	681b      	ldr	r3, [r3, #0]
 800da7e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800da82:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800da84:	687b      	ldr	r3, [r7, #4]
 800da86:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800da8a:	f043 0220 	orr.w	r2, r3, #32
 800da8e:	687b      	ldr	r3, [r7, #4]
 800da90:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800da94:	687b      	ldr	r3, [r7, #4]
 800da96:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800da9a:	2b00      	cmp	r3, #0
 800da9c:	f000 816f 	beq.w	800dd7e <HAL_UART_IRQHandler+0x452>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800daa0:	69fb      	ldr	r3, [r7, #28]
 800daa2:	f003 0320 	and.w	r3, r3, #32
 800daa6:	2b00      	cmp	r3, #0
 800daa8:	d011      	beq.n	800dace <HAL_UART_IRQHandler+0x1a2>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800daaa:	69bb      	ldr	r3, [r7, #24]
 800daac:	f003 0320 	and.w	r3, r3, #32
 800dab0:	2b00      	cmp	r3, #0
 800dab2:	d104      	bne.n	800dabe <HAL_UART_IRQHandler+0x192>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800dab4:	697b      	ldr	r3, [r7, #20]
 800dab6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800daba:	2b00      	cmp	r3, #0
 800dabc:	d007      	beq.n	800dace <HAL_UART_IRQHandler+0x1a2>
      {
        if (huart->RxISR != NULL)
 800dabe:	687b      	ldr	r3, [r7, #4]
 800dac0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800dac2:	2b00      	cmp	r3, #0
 800dac4:	d003      	beq.n	800dace <HAL_UART_IRQHandler+0x1a2>
        {
          huart->RxISR(huart);
 800dac6:	687b      	ldr	r3, [r7, #4]
 800dac8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800daca:	6878      	ldr	r0, [r7, #4]
 800dacc:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800dace:	687b      	ldr	r3, [r7, #4]
 800dad0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800dad4:	60fb      	str	r3, [r7, #12]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800dad6:	687b      	ldr	r3, [r7, #4]
 800dad8:	681b      	ldr	r3, [r3, #0]
 800dada:	689b      	ldr	r3, [r3, #8]
 800dadc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800dae0:	2b40      	cmp	r3, #64	; 0x40
 800dae2:	d004      	beq.n	800daee <HAL_UART_IRQHandler+0x1c2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800dae4:	68fb      	ldr	r3, [r7, #12]
 800dae6:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800daea:	2b00      	cmp	r3, #0
 800daec:	d031      	beq.n	800db52 <HAL_UART_IRQHandler+0x226>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800daee:	6878      	ldr	r0, [r7, #4]
 800daf0:	f000 fe68 	bl	800e7c4 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800daf4:	687b      	ldr	r3, [r7, #4]
 800daf6:	681b      	ldr	r3, [r3, #0]
 800daf8:	689b      	ldr	r3, [r3, #8]
 800dafa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800dafe:	2b40      	cmp	r3, #64	; 0x40
 800db00:	d123      	bne.n	800db4a <HAL_UART_IRQHandler+0x21e>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800db02:	687b      	ldr	r3, [r7, #4]
 800db04:	681b      	ldr	r3, [r3, #0]
 800db06:	689a      	ldr	r2, [r3, #8]
 800db08:	687b      	ldr	r3, [r7, #4]
 800db0a:	681b      	ldr	r3, [r3, #0]
 800db0c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800db10:	609a      	str	r2, [r3, #8]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800db12:	687b      	ldr	r3, [r7, #4]
 800db14:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800db16:	2b00      	cmp	r3, #0
 800db18:	d013      	beq.n	800db42 <HAL_UART_IRQHandler+0x216>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800db1a:	687b      	ldr	r3, [r7, #4]
 800db1c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800db1e:	4a14      	ldr	r2, [pc, #80]	; (800db70 <HAL_UART_IRQHandler+0x244>)
 800db20:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800db22:	687b      	ldr	r3, [r7, #4]
 800db24:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800db26:	4618      	mov	r0, r3
 800db28:	f7f9 fe4e 	bl	80077c8 <HAL_DMA_Abort_IT>
 800db2c:	4603      	mov	r3, r0
 800db2e:	2b00      	cmp	r3, #0
 800db30:	d017      	beq.n	800db62 <HAL_UART_IRQHandler+0x236>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800db32:	687b      	ldr	r3, [r7, #4]
 800db34:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800db36:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800db38:	687a      	ldr	r2, [r7, #4]
 800db3a:	6fd2      	ldr	r2, [r2, #124]	; 0x7c
 800db3c:	4610      	mov	r0, r2
 800db3e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800db40:	e00f      	b.n	800db62 <HAL_UART_IRQHandler+0x236>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800db42:	6878      	ldr	r0, [r7, #4]
 800db44:	f000 f930 	bl	800dda8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800db48:	e00b      	b.n	800db62 <HAL_UART_IRQHandler+0x236>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800db4a:	6878      	ldr	r0, [r7, #4]
 800db4c:	f000 f92c 	bl	800dda8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800db50:	e007      	b.n	800db62 <HAL_UART_IRQHandler+0x236>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800db52:	6878      	ldr	r0, [r7, #4]
 800db54:	f000 f928 	bl	800dda8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800db58:	687b      	ldr	r3, [r7, #4]
 800db5a:	2200      	movs	r2, #0
 800db5c:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
      }
    }
    return;
 800db60:	e10d      	b.n	800dd7e <HAL_UART_IRQHandler+0x452>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800db62:	bf00      	nop
    return;
 800db64:	e10b      	b.n	800dd7e <HAL_UART_IRQHandler+0x452>
 800db66:	bf00      	nop
 800db68:	10000001 	.word	0x10000001
 800db6c:	04000120 	.word	0x04000120
 800db70:	0800e829 	.word	0x0800e829

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800db74:	687b      	ldr	r3, [r7, #4]
 800db76:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800db78:	2b01      	cmp	r3, #1
 800db7a:	f040 80ab 	bne.w	800dcd4 <HAL_UART_IRQHandler+0x3a8>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800db7e:	69fb      	ldr	r3, [r7, #28]
 800db80:	f003 0310 	and.w	r3, r3, #16
 800db84:	2b00      	cmp	r3, #0
 800db86:	f000 80a5 	beq.w	800dcd4 <HAL_UART_IRQHandler+0x3a8>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800db8a:	69bb      	ldr	r3, [r7, #24]
 800db8c:	f003 0310 	and.w	r3, r3, #16
 800db90:	2b00      	cmp	r3, #0
 800db92:	f000 809f 	beq.w	800dcd4 <HAL_UART_IRQHandler+0x3a8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800db96:	687b      	ldr	r3, [r7, #4]
 800db98:	681b      	ldr	r3, [r3, #0]
 800db9a:	2210      	movs	r2, #16
 800db9c:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800db9e:	687b      	ldr	r3, [r7, #4]
 800dba0:	681b      	ldr	r3, [r3, #0]
 800dba2:	689b      	ldr	r3, [r3, #8]
 800dba4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800dba8:	2b40      	cmp	r3, #64	; 0x40
 800dbaa:	d155      	bne.n	800dc58 <HAL_UART_IRQHandler+0x32c>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800dbac:	687b      	ldr	r3, [r7, #4]
 800dbae:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800dbb0:	681b      	ldr	r3, [r3, #0]
 800dbb2:	685b      	ldr	r3, [r3, #4]
 800dbb4:	813b      	strh	r3, [r7, #8]
      if ((nb_remaining_rx_data > 0U)
 800dbb6:	893b      	ldrh	r3, [r7, #8]
 800dbb8:	2b00      	cmp	r3, #0
 800dbba:	f000 80e2 	beq.w	800dd82 <HAL_UART_IRQHandler+0x456>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800dbbe:	687b      	ldr	r3, [r7, #4]
 800dbc0:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800dbc4:	893a      	ldrh	r2, [r7, #8]
 800dbc6:	429a      	cmp	r2, r3
 800dbc8:	f080 80db 	bcs.w	800dd82 <HAL_UART_IRQHandler+0x456>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800dbcc:	687b      	ldr	r3, [r7, #4]
 800dbce:	893a      	ldrh	r2, [r7, #8]
 800dbd0:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800dbd4:	687b      	ldr	r3, [r7, #4]
 800dbd6:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800dbd8:	681b      	ldr	r3, [r3, #0]
 800dbda:	681b      	ldr	r3, [r3, #0]
 800dbdc:	f003 0320 	and.w	r3, r3, #32
 800dbe0:	2b00      	cmp	r3, #0
 800dbe2:	d12b      	bne.n	800dc3c <HAL_UART_IRQHandler+0x310>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800dbe4:	687b      	ldr	r3, [r7, #4]
 800dbe6:	681b      	ldr	r3, [r3, #0]
 800dbe8:	681a      	ldr	r2, [r3, #0]
 800dbea:	687b      	ldr	r3, [r7, #4]
 800dbec:	681b      	ldr	r3, [r3, #0]
 800dbee:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800dbf2:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800dbf4:	687b      	ldr	r3, [r7, #4]
 800dbf6:	681b      	ldr	r3, [r3, #0]
 800dbf8:	689a      	ldr	r2, [r3, #8]
 800dbfa:	687b      	ldr	r3, [r7, #4]
 800dbfc:	681b      	ldr	r3, [r3, #0]
 800dbfe:	f022 0201 	bic.w	r2, r2, #1
 800dc02:	609a      	str	r2, [r3, #8]

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800dc04:	687b      	ldr	r3, [r7, #4]
 800dc06:	681b      	ldr	r3, [r3, #0]
 800dc08:	689a      	ldr	r2, [r3, #8]
 800dc0a:	687b      	ldr	r3, [r7, #4]
 800dc0c:	681b      	ldr	r3, [r3, #0]
 800dc0e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800dc12:	609a      	str	r2, [r3, #8]

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800dc14:	687b      	ldr	r3, [r7, #4]
 800dc16:	2220      	movs	r2, #32
 800dc18:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800dc1c:	687b      	ldr	r3, [r7, #4]
 800dc1e:	2200      	movs	r2, #0
 800dc20:	66da      	str	r2, [r3, #108]	; 0x6c

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800dc22:	687b      	ldr	r3, [r7, #4]
 800dc24:	681b      	ldr	r3, [r3, #0]
 800dc26:	681a      	ldr	r2, [r3, #0]
 800dc28:	687b      	ldr	r3, [r7, #4]
 800dc2a:	681b      	ldr	r3, [r3, #0]
 800dc2c:	f022 0210 	bic.w	r2, r2, #16
 800dc30:	601a      	str	r2, [r3, #0]

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800dc32:	687b      	ldr	r3, [r7, #4]
 800dc34:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800dc36:	4618      	mov	r0, r3
 800dc38:	f7f9 fd6d 	bl	8007716 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800dc3c:	687b      	ldr	r3, [r7, #4]
 800dc3e:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 800dc42:	687b      	ldr	r3, [r7, #4]
 800dc44:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800dc48:	b29b      	uxth	r3, r3
 800dc4a:	1ad3      	subs	r3, r2, r3
 800dc4c:	b29b      	uxth	r3, r3
 800dc4e:	4619      	mov	r1, r3
 800dc50:	6878      	ldr	r0, [r7, #4]
 800dc52:	f000 f8b3 	bl	800ddbc <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800dc56:	e094      	b.n	800dd82 <HAL_UART_IRQHandler+0x456>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800dc58:	687b      	ldr	r3, [r7, #4]
 800dc5a:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 800dc5e:	687b      	ldr	r3, [r7, #4]
 800dc60:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800dc64:	b29b      	uxth	r3, r3
 800dc66:	1ad3      	subs	r3, r2, r3
 800dc68:	817b      	strh	r3, [r7, #10]
      if ((huart->RxXferCount > 0U)
 800dc6a:	687b      	ldr	r3, [r7, #4]
 800dc6c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800dc70:	b29b      	uxth	r3, r3
 800dc72:	2b00      	cmp	r3, #0
 800dc74:	f000 8087 	beq.w	800dd86 <HAL_UART_IRQHandler+0x45a>
          && (nb_rx_data > 0U))
 800dc78:	897b      	ldrh	r3, [r7, #10]
 800dc7a:	2b00      	cmp	r3, #0
 800dc7c:	f000 8083 	beq.w	800dd86 <HAL_UART_IRQHandler+0x45a>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800dc80:	687b      	ldr	r3, [r7, #4]
 800dc82:	681b      	ldr	r3, [r3, #0]
 800dc84:	681a      	ldr	r2, [r3, #0]
 800dc86:	687b      	ldr	r3, [r7, #4]
 800dc88:	681b      	ldr	r3, [r3, #0]
 800dc8a:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800dc8e:	601a      	str	r2, [r3, #0]

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800dc90:	687b      	ldr	r3, [r7, #4]
 800dc92:	681b      	ldr	r3, [r3, #0]
 800dc94:	689b      	ldr	r3, [r3, #8]
 800dc96:	687a      	ldr	r2, [r7, #4]
 800dc98:	6812      	ldr	r2, [r2, #0]
 800dc9a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800dc9e:	f023 0301 	bic.w	r3, r3, #1
 800dca2:	6093      	str	r3, [r2, #8]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800dca4:	687b      	ldr	r3, [r7, #4]
 800dca6:	2220      	movs	r2, #32
 800dca8:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800dcac:	687b      	ldr	r3, [r7, #4]
 800dcae:	2200      	movs	r2, #0
 800dcb0:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800dcb2:	687b      	ldr	r3, [r7, #4]
 800dcb4:	2200      	movs	r2, #0
 800dcb6:	671a      	str	r2, [r3, #112]	; 0x70

        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800dcb8:	687b      	ldr	r3, [r7, #4]
 800dcba:	681b      	ldr	r3, [r3, #0]
 800dcbc:	681a      	ldr	r2, [r3, #0]
 800dcbe:	687b      	ldr	r3, [r7, #4]
 800dcc0:	681b      	ldr	r3, [r3, #0]
 800dcc2:	f022 0210 	bic.w	r2, r2, #16
 800dcc6:	601a      	str	r2, [r3, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800dcc8:	897b      	ldrh	r3, [r7, #10]
 800dcca:	4619      	mov	r1, r3
 800dccc:	6878      	ldr	r0, [r7, #4]
 800dcce:	f000 f875 	bl	800ddbc <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800dcd2:	e058      	b.n	800dd86 <HAL_UART_IRQHandler+0x45a>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800dcd4:	69fb      	ldr	r3, [r7, #28]
 800dcd6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800dcda:	2b00      	cmp	r3, #0
 800dcdc:	d00d      	beq.n	800dcfa <HAL_UART_IRQHandler+0x3ce>
 800dcde:	697b      	ldr	r3, [r7, #20]
 800dce0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800dce4:	2b00      	cmp	r3, #0
 800dce6:	d008      	beq.n	800dcfa <HAL_UART_IRQHandler+0x3ce>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800dce8:	687b      	ldr	r3, [r7, #4]
 800dcea:	681b      	ldr	r3, [r3, #0]
 800dcec:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 800dcf0:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800dcf2:	6878      	ldr	r0, [r7, #4]
 800dcf4:	f001 f8a4 	bl	800ee40 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800dcf8:	e048      	b.n	800dd8c <HAL_UART_IRQHandler+0x460>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 800dcfa:	69fb      	ldr	r3, [r7, #28]
 800dcfc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800dd00:	2b00      	cmp	r3, #0
 800dd02:	d012      	beq.n	800dd2a <HAL_UART_IRQHandler+0x3fe>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800dd04:	69bb      	ldr	r3, [r7, #24]
 800dd06:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800dd0a:	2b00      	cmp	r3, #0
 800dd0c:	d104      	bne.n	800dd18 <HAL_UART_IRQHandler+0x3ec>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800dd0e:	697b      	ldr	r3, [r7, #20]
 800dd10:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800dd14:	2b00      	cmp	r3, #0
 800dd16:	d008      	beq.n	800dd2a <HAL_UART_IRQHandler+0x3fe>
  {
    if (huart->TxISR != NULL)
 800dd18:	687b      	ldr	r3, [r7, #4]
 800dd1a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800dd1c:	2b00      	cmp	r3, #0
 800dd1e:	d034      	beq.n	800dd8a <HAL_UART_IRQHandler+0x45e>
    {
      huart->TxISR(huart);
 800dd20:	687b      	ldr	r3, [r7, #4]
 800dd22:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800dd24:	6878      	ldr	r0, [r7, #4]
 800dd26:	4798      	blx	r3
    }
    return;
 800dd28:	e02f      	b.n	800dd8a <HAL_UART_IRQHandler+0x45e>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800dd2a:	69fb      	ldr	r3, [r7, #28]
 800dd2c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800dd30:	2b00      	cmp	r3, #0
 800dd32:	d008      	beq.n	800dd46 <HAL_UART_IRQHandler+0x41a>
 800dd34:	69bb      	ldr	r3, [r7, #24]
 800dd36:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800dd3a:	2b00      	cmp	r3, #0
 800dd3c:	d003      	beq.n	800dd46 <HAL_UART_IRQHandler+0x41a>
  {
    UART_EndTransmit_IT(huart);
 800dd3e:	6878      	ldr	r0, [r7, #4]
 800dd40:	f000 fd88 	bl	800e854 <UART_EndTransmit_IT>
    return;
 800dd44:	e022      	b.n	800dd8c <HAL_UART_IRQHandler+0x460>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 800dd46:	69fb      	ldr	r3, [r7, #28]
 800dd48:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800dd4c:	2b00      	cmp	r3, #0
 800dd4e:	d008      	beq.n	800dd62 <HAL_UART_IRQHandler+0x436>
 800dd50:	69bb      	ldr	r3, [r7, #24]
 800dd52:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800dd56:	2b00      	cmp	r3, #0
 800dd58:	d003      	beq.n	800dd62 <HAL_UART_IRQHandler+0x436>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 800dd5a:	6878      	ldr	r0, [r7, #4]
 800dd5c:	f001 f884 	bl	800ee68 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800dd60:	e014      	b.n	800dd8c <HAL_UART_IRQHandler+0x460>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 800dd62:	69fb      	ldr	r3, [r7, #28]
 800dd64:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800dd68:	2b00      	cmp	r3, #0
 800dd6a:	d00f      	beq.n	800dd8c <HAL_UART_IRQHandler+0x460>
 800dd6c:	69bb      	ldr	r3, [r7, #24]
 800dd6e:	2b00      	cmp	r3, #0
 800dd70:	da0c      	bge.n	800dd8c <HAL_UART_IRQHandler+0x460>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 800dd72:	6878      	ldr	r0, [r7, #4]
 800dd74:	f001 f86e 	bl	800ee54 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800dd78:	e008      	b.n	800dd8c <HAL_UART_IRQHandler+0x460>
      return;
 800dd7a:	bf00      	nop
 800dd7c:	e006      	b.n	800dd8c <HAL_UART_IRQHandler+0x460>
    return;
 800dd7e:	bf00      	nop
 800dd80:	e004      	b.n	800dd8c <HAL_UART_IRQHandler+0x460>
      return;
 800dd82:	bf00      	nop
 800dd84:	e002      	b.n	800dd8c <HAL_UART_IRQHandler+0x460>
      return;
 800dd86:	bf00      	nop
 800dd88:	e000      	b.n	800dd8c <HAL_UART_IRQHandler+0x460>
    return;
 800dd8a:	bf00      	nop
  }
}
 800dd8c:	3720      	adds	r7, #32
 800dd8e:	46bd      	mov	sp, r7
 800dd90:	bd80      	pop	{r7, pc}
 800dd92:	bf00      	nop

0800dd94 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800dd94:	b480      	push	{r7}
 800dd96:	b083      	sub	sp, #12
 800dd98:	af00      	add	r7, sp, #0
 800dd9a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800dd9c:	bf00      	nop
 800dd9e:	370c      	adds	r7, #12
 800dda0:	46bd      	mov	sp, r7
 800dda2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dda6:	4770      	bx	lr

0800dda8 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800dda8:	b480      	push	{r7}
 800ddaa:	b083      	sub	sp, #12
 800ddac:	af00      	add	r7, sp, #0
 800ddae:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800ddb0:	bf00      	nop
 800ddb2:	370c      	adds	r7, #12
 800ddb4:	46bd      	mov	sp, r7
 800ddb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ddba:	4770      	bx	lr

0800ddbc <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800ddbc:	b480      	push	{r7}
 800ddbe:	b083      	sub	sp, #12
 800ddc0:	af00      	add	r7, sp, #0
 800ddc2:	6078      	str	r0, [r7, #4]
 800ddc4:	460b      	mov	r3, r1
 800ddc6:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800ddc8:	bf00      	nop
 800ddca:	370c      	adds	r7, #12
 800ddcc:	46bd      	mov	sp, r7
 800ddce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ddd2:	4770      	bx	lr

0800ddd4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800ddd4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800ddd8:	b08c      	sub	sp, #48	; 0x30
 800ddda:	af00      	add	r7, sp, #0
 800dddc:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800ddde:	2300      	movs	r3, #0
 800dde0:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800dde4:	697b      	ldr	r3, [r7, #20]
 800dde6:	689a      	ldr	r2, [r3, #8]
 800dde8:	697b      	ldr	r3, [r7, #20]
 800ddea:	691b      	ldr	r3, [r3, #16]
 800ddec:	431a      	orrs	r2, r3
 800ddee:	697b      	ldr	r3, [r7, #20]
 800ddf0:	695b      	ldr	r3, [r3, #20]
 800ddf2:	431a      	orrs	r2, r3
 800ddf4:	697b      	ldr	r3, [r7, #20]
 800ddf6:	69db      	ldr	r3, [r3, #28]
 800ddf8:	4313      	orrs	r3, r2
 800ddfa:	62fb      	str	r3, [r7, #44]	; 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800ddfc:	697b      	ldr	r3, [r7, #20]
 800ddfe:	681b      	ldr	r3, [r3, #0]
 800de00:	681a      	ldr	r2, [r3, #0]
 800de02:	4bab      	ldr	r3, [pc, #684]	; (800e0b0 <UART_SetConfig+0x2dc>)
 800de04:	4013      	ands	r3, r2
 800de06:	697a      	ldr	r2, [r7, #20]
 800de08:	6812      	ldr	r2, [r2, #0]
 800de0a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800de0c:	430b      	orrs	r3, r1
 800de0e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800de10:	697b      	ldr	r3, [r7, #20]
 800de12:	681b      	ldr	r3, [r3, #0]
 800de14:	685b      	ldr	r3, [r3, #4]
 800de16:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800de1a:	697b      	ldr	r3, [r7, #20]
 800de1c:	68da      	ldr	r2, [r3, #12]
 800de1e:	697b      	ldr	r3, [r7, #20]
 800de20:	681b      	ldr	r3, [r3, #0]
 800de22:	430a      	orrs	r2, r1
 800de24:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800de26:	697b      	ldr	r3, [r7, #20]
 800de28:	699b      	ldr	r3, [r3, #24]
 800de2a:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800de2c:	697b      	ldr	r3, [r7, #20]
 800de2e:	681b      	ldr	r3, [r3, #0]
 800de30:	4aa0      	ldr	r2, [pc, #640]	; (800e0b4 <UART_SetConfig+0x2e0>)
 800de32:	4293      	cmp	r3, r2
 800de34:	d004      	beq.n	800de40 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800de36:	697b      	ldr	r3, [r7, #20]
 800de38:	6a1b      	ldr	r3, [r3, #32]
 800de3a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800de3c:	4313      	orrs	r3, r2
 800de3e:	62fb      	str	r3, [r7, #44]	; 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800de40:	697b      	ldr	r3, [r7, #20]
 800de42:	681b      	ldr	r3, [r3, #0]
 800de44:	689b      	ldr	r3, [r3, #8]
 800de46:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 800de4a:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 800de4e:	697a      	ldr	r2, [r7, #20]
 800de50:	6812      	ldr	r2, [r2, #0]
 800de52:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800de54:	430b      	orrs	r3, r1
 800de56:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800de58:	697b      	ldr	r3, [r7, #20]
 800de5a:	681b      	ldr	r3, [r3, #0]
 800de5c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800de5e:	f023 010f 	bic.w	r1, r3, #15
 800de62:	697b      	ldr	r3, [r7, #20]
 800de64:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800de66:	697b      	ldr	r3, [r7, #20]
 800de68:	681b      	ldr	r3, [r3, #0]
 800de6a:	430a      	orrs	r2, r1
 800de6c:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800de6e:	697b      	ldr	r3, [r7, #20]
 800de70:	681b      	ldr	r3, [r3, #0]
 800de72:	4a91      	ldr	r2, [pc, #580]	; (800e0b8 <UART_SetConfig+0x2e4>)
 800de74:	4293      	cmp	r3, r2
 800de76:	d125      	bne.n	800dec4 <UART_SetConfig+0xf0>
 800de78:	4b90      	ldr	r3, [pc, #576]	; (800e0bc <UART_SetConfig+0x2e8>)
 800de7a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800de7e:	f003 0303 	and.w	r3, r3, #3
 800de82:	2b03      	cmp	r3, #3
 800de84:	d81a      	bhi.n	800debc <UART_SetConfig+0xe8>
 800de86:	a201      	add	r2, pc, #4	; (adr r2, 800de8c <UART_SetConfig+0xb8>)
 800de88:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800de8c:	0800de9d 	.word	0x0800de9d
 800de90:	0800dead 	.word	0x0800dead
 800de94:	0800dea5 	.word	0x0800dea5
 800de98:	0800deb5 	.word	0x0800deb5
 800de9c:	2301      	movs	r3, #1
 800de9e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800dea2:	e0d6      	b.n	800e052 <UART_SetConfig+0x27e>
 800dea4:	2302      	movs	r3, #2
 800dea6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800deaa:	e0d2      	b.n	800e052 <UART_SetConfig+0x27e>
 800deac:	2304      	movs	r3, #4
 800deae:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800deb2:	e0ce      	b.n	800e052 <UART_SetConfig+0x27e>
 800deb4:	2308      	movs	r3, #8
 800deb6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800deba:	e0ca      	b.n	800e052 <UART_SetConfig+0x27e>
 800debc:	2310      	movs	r3, #16
 800debe:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800dec2:	e0c6      	b.n	800e052 <UART_SetConfig+0x27e>
 800dec4:	697b      	ldr	r3, [r7, #20]
 800dec6:	681b      	ldr	r3, [r3, #0]
 800dec8:	4a7d      	ldr	r2, [pc, #500]	; (800e0c0 <UART_SetConfig+0x2ec>)
 800deca:	4293      	cmp	r3, r2
 800decc:	d138      	bne.n	800df40 <UART_SetConfig+0x16c>
 800dece:	4b7b      	ldr	r3, [pc, #492]	; (800e0bc <UART_SetConfig+0x2e8>)
 800ded0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800ded4:	f003 030c 	and.w	r3, r3, #12
 800ded8:	2b0c      	cmp	r3, #12
 800deda:	d82d      	bhi.n	800df38 <UART_SetConfig+0x164>
 800dedc:	a201      	add	r2, pc, #4	; (adr r2, 800dee4 <UART_SetConfig+0x110>)
 800dede:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800dee2:	bf00      	nop
 800dee4:	0800df19 	.word	0x0800df19
 800dee8:	0800df39 	.word	0x0800df39
 800deec:	0800df39 	.word	0x0800df39
 800def0:	0800df39 	.word	0x0800df39
 800def4:	0800df29 	.word	0x0800df29
 800def8:	0800df39 	.word	0x0800df39
 800defc:	0800df39 	.word	0x0800df39
 800df00:	0800df39 	.word	0x0800df39
 800df04:	0800df21 	.word	0x0800df21
 800df08:	0800df39 	.word	0x0800df39
 800df0c:	0800df39 	.word	0x0800df39
 800df10:	0800df39 	.word	0x0800df39
 800df14:	0800df31 	.word	0x0800df31
 800df18:	2300      	movs	r3, #0
 800df1a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800df1e:	e098      	b.n	800e052 <UART_SetConfig+0x27e>
 800df20:	2302      	movs	r3, #2
 800df22:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800df26:	e094      	b.n	800e052 <UART_SetConfig+0x27e>
 800df28:	2304      	movs	r3, #4
 800df2a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800df2e:	e090      	b.n	800e052 <UART_SetConfig+0x27e>
 800df30:	2308      	movs	r3, #8
 800df32:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800df36:	e08c      	b.n	800e052 <UART_SetConfig+0x27e>
 800df38:	2310      	movs	r3, #16
 800df3a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800df3e:	e088      	b.n	800e052 <UART_SetConfig+0x27e>
 800df40:	697b      	ldr	r3, [r7, #20]
 800df42:	681b      	ldr	r3, [r3, #0]
 800df44:	4a5f      	ldr	r2, [pc, #380]	; (800e0c4 <UART_SetConfig+0x2f0>)
 800df46:	4293      	cmp	r3, r2
 800df48:	d125      	bne.n	800df96 <UART_SetConfig+0x1c2>
 800df4a:	4b5c      	ldr	r3, [pc, #368]	; (800e0bc <UART_SetConfig+0x2e8>)
 800df4c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800df50:	f003 0330 	and.w	r3, r3, #48	; 0x30
 800df54:	2b30      	cmp	r3, #48	; 0x30
 800df56:	d016      	beq.n	800df86 <UART_SetConfig+0x1b2>
 800df58:	2b30      	cmp	r3, #48	; 0x30
 800df5a:	d818      	bhi.n	800df8e <UART_SetConfig+0x1ba>
 800df5c:	2b20      	cmp	r3, #32
 800df5e:	d00a      	beq.n	800df76 <UART_SetConfig+0x1a2>
 800df60:	2b20      	cmp	r3, #32
 800df62:	d814      	bhi.n	800df8e <UART_SetConfig+0x1ba>
 800df64:	2b00      	cmp	r3, #0
 800df66:	d002      	beq.n	800df6e <UART_SetConfig+0x19a>
 800df68:	2b10      	cmp	r3, #16
 800df6a:	d008      	beq.n	800df7e <UART_SetConfig+0x1aa>
 800df6c:	e00f      	b.n	800df8e <UART_SetConfig+0x1ba>
 800df6e:	2300      	movs	r3, #0
 800df70:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800df74:	e06d      	b.n	800e052 <UART_SetConfig+0x27e>
 800df76:	2302      	movs	r3, #2
 800df78:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800df7c:	e069      	b.n	800e052 <UART_SetConfig+0x27e>
 800df7e:	2304      	movs	r3, #4
 800df80:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800df84:	e065      	b.n	800e052 <UART_SetConfig+0x27e>
 800df86:	2308      	movs	r3, #8
 800df88:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800df8c:	e061      	b.n	800e052 <UART_SetConfig+0x27e>
 800df8e:	2310      	movs	r3, #16
 800df90:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800df94:	e05d      	b.n	800e052 <UART_SetConfig+0x27e>
 800df96:	697b      	ldr	r3, [r7, #20]
 800df98:	681b      	ldr	r3, [r3, #0]
 800df9a:	4a4b      	ldr	r2, [pc, #300]	; (800e0c8 <UART_SetConfig+0x2f4>)
 800df9c:	4293      	cmp	r3, r2
 800df9e:	d125      	bne.n	800dfec <UART_SetConfig+0x218>
 800dfa0:	4b46      	ldr	r3, [pc, #280]	; (800e0bc <UART_SetConfig+0x2e8>)
 800dfa2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800dfa6:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 800dfaa:	2bc0      	cmp	r3, #192	; 0xc0
 800dfac:	d016      	beq.n	800dfdc <UART_SetConfig+0x208>
 800dfae:	2bc0      	cmp	r3, #192	; 0xc0
 800dfb0:	d818      	bhi.n	800dfe4 <UART_SetConfig+0x210>
 800dfb2:	2b80      	cmp	r3, #128	; 0x80
 800dfb4:	d00a      	beq.n	800dfcc <UART_SetConfig+0x1f8>
 800dfb6:	2b80      	cmp	r3, #128	; 0x80
 800dfb8:	d814      	bhi.n	800dfe4 <UART_SetConfig+0x210>
 800dfba:	2b00      	cmp	r3, #0
 800dfbc:	d002      	beq.n	800dfc4 <UART_SetConfig+0x1f0>
 800dfbe:	2b40      	cmp	r3, #64	; 0x40
 800dfc0:	d008      	beq.n	800dfd4 <UART_SetConfig+0x200>
 800dfc2:	e00f      	b.n	800dfe4 <UART_SetConfig+0x210>
 800dfc4:	2300      	movs	r3, #0
 800dfc6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800dfca:	e042      	b.n	800e052 <UART_SetConfig+0x27e>
 800dfcc:	2302      	movs	r3, #2
 800dfce:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800dfd2:	e03e      	b.n	800e052 <UART_SetConfig+0x27e>
 800dfd4:	2304      	movs	r3, #4
 800dfd6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800dfda:	e03a      	b.n	800e052 <UART_SetConfig+0x27e>
 800dfdc:	2308      	movs	r3, #8
 800dfde:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800dfe2:	e036      	b.n	800e052 <UART_SetConfig+0x27e>
 800dfe4:	2310      	movs	r3, #16
 800dfe6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800dfea:	e032      	b.n	800e052 <UART_SetConfig+0x27e>
 800dfec:	697b      	ldr	r3, [r7, #20]
 800dfee:	681b      	ldr	r3, [r3, #0]
 800dff0:	4a30      	ldr	r2, [pc, #192]	; (800e0b4 <UART_SetConfig+0x2e0>)
 800dff2:	4293      	cmp	r3, r2
 800dff4:	d12a      	bne.n	800e04c <UART_SetConfig+0x278>
 800dff6:	4b31      	ldr	r3, [pc, #196]	; (800e0bc <UART_SetConfig+0x2e8>)
 800dff8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800dffc:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800e000:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800e004:	d01a      	beq.n	800e03c <UART_SetConfig+0x268>
 800e006:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800e00a:	d81b      	bhi.n	800e044 <UART_SetConfig+0x270>
 800e00c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800e010:	d00c      	beq.n	800e02c <UART_SetConfig+0x258>
 800e012:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800e016:	d815      	bhi.n	800e044 <UART_SetConfig+0x270>
 800e018:	2b00      	cmp	r3, #0
 800e01a:	d003      	beq.n	800e024 <UART_SetConfig+0x250>
 800e01c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800e020:	d008      	beq.n	800e034 <UART_SetConfig+0x260>
 800e022:	e00f      	b.n	800e044 <UART_SetConfig+0x270>
 800e024:	2300      	movs	r3, #0
 800e026:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800e02a:	e012      	b.n	800e052 <UART_SetConfig+0x27e>
 800e02c:	2302      	movs	r3, #2
 800e02e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800e032:	e00e      	b.n	800e052 <UART_SetConfig+0x27e>
 800e034:	2304      	movs	r3, #4
 800e036:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800e03a:	e00a      	b.n	800e052 <UART_SetConfig+0x27e>
 800e03c:	2308      	movs	r3, #8
 800e03e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800e042:	e006      	b.n	800e052 <UART_SetConfig+0x27e>
 800e044:	2310      	movs	r3, #16
 800e046:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800e04a:	e002      	b.n	800e052 <UART_SetConfig+0x27e>
 800e04c:	2310      	movs	r3, #16
 800e04e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800e052:	697b      	ldr	r3, [r7, #20]
 800e054:	681b      	ldr	r3, [r3, #0]
 800e056:	4a17      	ldr	r2, [pc, #92]	; (800e0b4 <UART_SetConfig+0x2e0>)
 800e058:	4293      	cmp	r3, r2
 800e05a:	f040 80a8 	bne.w	800e1ae <UART_SetConfig+0x3da>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800e05e:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800e062:	2b08      	cmp	r3, #8
 800e064:	d834      	bhi.n	800e0d0 <UART_SetConfig+0x2fc>
 800e066:	a201      	add	r2, pc, #4	; (adr r2, 800e06c <UART_SetConfig+0x298>)
 800e068:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e06c:	0800e091 	.word	0x0800e091
 800e070:	0800e0d1 	.word	0x0800e0d1
 800e074:	0800e099 	.word	0x0800e099
 800e078:	0800e0d1 	.word	0x0800e0d1
 800e07c:	0800e09f 	.word	0x0800e09f
 800e080:	0800e0d1 	.word	0x0800e0d1
 800e084:	0800e0d1 	.word	0x0800e0d1
 800e088:	0800e0d1 	.word	0x0800e0d1
 800e08c:	0800e0a7 	.word	0x0800e0a7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800e090:	f7fd fc46 	bl	800b920 <HAL_RCC_GetPCLK1Freq>
 800e094:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800e096:	e021      	b.n	800e0dc <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800e098:	4b0c      	ldr	r3, [pc, #48]	; (800e0cc <UART_SetConfig+0x2f8>)
 800e09a:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800e09c:	e01e      	b.n	800e0dc <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800e09e:	f7fd fbd1 	bl	800b844 <HAL_RCC_GetSysClockFreq>
 800e0a2:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800e0a4:	e01a      	b.n	800e0dc <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800e0a6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800e0aa:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800e0ac:	e016      	b.n	800e0dc <UART_SetConfig+0x308>
 800e0ae:	bf00      	nop
 800e0b0:	cfff69f3 	.word	0xcfff69f3
 800e0b4:	40008000 	.word	0x40008000
 800e0b8:	40013800 	.word	0x40013800
 800e0bc:	40021000 	.word	0x40021000
 800e0c0:	40004400 	.word	0x40004400
 800e0c4:	40004800 	.word	0x40004800
 800e0c8:	40004c00 	.word	0x40004c00
 800e0cc:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 800e0d0:	2300      	movs	r3, #0
 800e0d2:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 800e0d4:	2301      	movs	r3, #1
 800e0d6:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 800e0da:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800e0dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e0de:	2b00      	cmp	r3, #0
 800e0e0:	f000 812a 	beq.w	800e338 <UART_SetConfig+0x564>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800e0e4:	697b      	ldr	r3, [r7, #20]
 800e0e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e0e8:	4a9e      	ldr	r2, [pc, #632]	; (800e364 <UART_SetConfig+0x590>)
 800e0ea:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800e0ee:	461a      	mov	r2, r3
 800e0f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e0f2:	fbb3 f3f2 	udiv	r3, r3, r2
 800e0f6:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800e0f8:	697b      	ldr	r3, [r7, #20]
 800e0fa:	685a      	ldr	r2, [r3, #4]
 800e0fc:	4613      	mov	r3, r2
 800e0fe:	005b      	lsls	r3, r3, #1
 800e100:	4413      	add	r3, r2
 800e102:	69ba      	ldr	r2, [r7, #24]
 800e104:	429a      	cmp	r2, r3
 800e106:	d305      	bcc.n	800e114 <UART_SetConfig+0x340>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800e108:	697b      	ldr	r3, [r7, #20]
 800e10a:	685b      	ldr	r3, [r3, #4]
 800e10c:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800e10e:	69ba      	ldr	r2, [r7, #24]
 800e110:	429a      	cmp	r2, r3
 800e112:	d903      	bls.n	800e11c <UART_SetConfig+0x348>
      {
        ret = HAL_ERROR;
 800e114:	2301      	movs	r3, #1
 800e116:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 800e11a:	e10d      	b.n	800e338 <UART_SetConfig+0x564>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800e11c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e11e:	2200      	movs	r2, #0
 800e120:	60bb      	str	r3, [r7, #8]
 800e122:	60fa      	str	r2, [r7, #12]
 800e124:	697b      	ldr	r3, [r7, #20]
 800e126:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e128:	4a8e      	ldr	r2, [pc, #568]	; (800e364 <UART_SetConfig+0x590>)
 800e12a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800e12e:	b29b      	uxth	r3, r3
 800e130:	2200      	movs	r2, #0
 800e132:	603b      	str	r3, [r7, #0]
 800e134:	607a      	str	r2, [r7, #4]
 800e136:	e9d7 2300 	ldrd	r2, r3, [r7]
 800e13a:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800e13e:	f7f2 fdcb 	bl	8000cd8 <__aeabi_uldivmod>
 800e142:	4602      	mov	r2, r0
 800e144:	460b      	mov	r3, r1
 800e146:	4610      	mov	r0, r2
 800e148:	4619      	mov	r1, r3
 800e14a:	f04f 0200 	mov.w	r2, #0
 800e14e:	f04f 0300 	mov.w	r3, #0
 800e152:	020b      	lsls	r3, r1, #8
 800e154:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800e158:	0202      	lsls	r2, r0, #8
 800e15a:	6979      	ldr	r1, [r7, #20]
 800e15c:	6849      	ldr	r1, [r1, #4]
 800e15e:	0849      	lsrs	r1, r1, #1
 800e160:	2000      	movs	r0, #0
 800e162:	460c      	mov	r4, r1
 800e164:	4605      	mov	r5, r0
 800e166:	eb12 0804 	adds.w	r8, r2, r4
 800e16a:	eb43 0905 	adc.w	r9, r3, r5
 800e16e:	697b      	ldr	r3, [r7, #20]
 800e170:	685b      	ldr	r3, [r3, #4]
 800e172:	2200      	movs	r2, #0
 800e174:	469a      	mov	sl, r3
 800e176:	4693      	mov	fp, r2
 800e178:	4652      	mov	r2, sl
 800e17a:	465b      	mov	r3, fp
 800e17c:	4640      	mov	r0, r8
 800e17e:	4649      	mov	r1, r9
 800e180:	f7f2 fdaa 	bl	8000cd8 <__aeabi_uldivmod>
 800e184:	4602      	mov	r2, r0
 800e186:	460b      	mov	r3, r1
 800e188:	4613      	mov	r3, r2
 800e18a:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800e18c:	6a3b      	ldr	r3, [r7, #32]
 800e18e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800e192:	d308      	bcc.n	800e1a6 <UART_SetConfig+0x3d2>
 800e194:	6a3b      	ldr	r3, [r7, #32]
 800e196:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800e19a:	d204      	bcs.n	800e1a6 <UART_SetConfig+0x3d2>
        {
          huart->Instance->BRR = usartdiv;
 800e19c:	697b      	ldr	r3, [r7, #20]
 800e19e:	681b      	ldr	r3, [r3, #0]
 800e1a0:	6a3a      	ldr	r2, [r7, #32]
 800e1a2:	60da      	str	r2, [r3, #12]
 800e1a4:	e0c8      	b.n	800e338 <UART_SetConfig+0x564>
        }
        else
        {
          ret = HAL_ERROR;
 800e1a6:	2301      	movs	r3, #1
 800e1a8:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 800e1ac:	e0c4      	b.n	800e338 <UART_SetConfig+0x564>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800e1ae:	697b      	ldr	r3, [r7, #20]
 800e1b0:	69db      	ldr	r3, [r3, #28]
 800e1b2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800e1b6:	d168      	bne.n	800e28a <UART_SetConfig+0x4b6>
  {
    switch (clocksource)
 800e1b8:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800e1bc:	2b08      	cmp	r3, #8
 800e1be:	d828      	bhi.n	800e212 <UART_SetConfig+0x43e>
 800e1c0:	a201      	add	r2, pc, #4	; (adr r2, 800e1c8 <UART_SetConfig+0x3f4>)
 800e1c2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e1c6:	bf00      	nop
 800e1c8:	0800e1ed 	.word	0x0800e1ed
 800e1cc:	0800e1f5 	.word	0x0800e1f5
 800e1d0:	0800e1fd 	.word	0x0800e1fd
 800e1d4:	0800e213 	.word	0x0800e213
 800e1d8:	0800e203 	.word	0x0800e203
 800e1dc:	0800e213 	.word	0x0800e213
 800e1e0:	0800e213 	.word	0x0800e213
 800e1e4:	0800e213 	.word	0x0800e213
 800e1e8:	0800e20b 	.word	0x0800e20b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800e1ec:	f7fd fb98 	bl	800b920 <HAL_RCC_GetPCLK1Freq>
 800e1f0:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800e1f2:	e014      	b.n	800e21e <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800e1f4:	f7fd fbaa 	bl	800b94c <HAL_RCC_GetPCLK2Freq>
 800e1f8:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800e1fa:	e010      	b.n	800e21e <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800e1fc:	4b5a      	ldr	r3, [pc, #360]	; (800e368 <UART_SetConfig+0x594>)
 800e1fe:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800e200:	e00d      	b.n	800e21e <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800e202:	f7fd fb1f 	bl	800b844 <HAL_RCC_GetSysClockFreq>
 800e206:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800e208:	e009      	b.n	800e21e <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800e20a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800e20e:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800e210:	e005      	b.n	800e21e <UART_SetConfig+0x44a>
      default:
        pclk = 0U;
 800e212:	2300      	movs	r3, #0
 800e214:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 800e216:	2301      	movs	r3, #1
 800e218:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 800e21c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800e21e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e220:	2b00      	cmp	r3, #0
 800e222:	f000 8089 	beq.w	800e338 <UART_SetConfig+0x564>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800e226:	697b      	ldr	r3, [r7, #20]
 800e228:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e22a:	4a4e      	ldr	r2, [pc, #312]	; (800e364 <UART_SetConfig+0x590>)
 800e22c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800e230:	461a      	mov	r2, r3
 800e232:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e234:	fbb3 f3f2 	udiv	r3, r3, r2
 800e238:	005a      	lsls	r2, r3, #1
 800e23a:	697b      	ldr	r3, [r7, #20]
 800e23c:	685b      	ldr	r3, [r3, #4]
 800e23e:	085b      	lsrs	r3, r3, #1
 800e240:	441a      	add	r2, r3
 800e242:	697b      	ldr	r3, [r7, #20]
 800e244:	685b      	ldr	r3, [r3, #4]
 800e246:	fbb2 f3f3 	udiv	r3, r2, r3
 800e24a:	b29b      	uxth	r3, r3
 800e24c:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800e24e:	6a3b      	ldr	r3, [r7, #32]
 800e250:	2b0f      	cmp	r3, #15
 800e252:	d916      	bls.n	800e282 <UART_SetConfig+0x4ae>
 800e254:	6a3b      	ldr	r3, [r7, #32]
 800e256:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800e25a:	d212      	bcs.n	800e282 <UART_SetConfig+0x4ae>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800e25c:	6a3b      	ldr	r3, [r7, #32]
 800e25e:	b29b      	uxth	r3, r3
 800e260:	f023 030f 	bic.w	r3, r3, #15
 800e264:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800e266:	6a3b      	ldr	r3, [r7, #32]
 800e268:	085b      	lsrs	r3, r3, #1
 800e26a:	b29b      	uxth	r3, r3
 800e26c:	f003 0307 	and.w	r3, r3, #7
 800e270:	b29a      	uxth	r2, r3
 800e272:	8bfb      	ldrh	r3, [r7, #30]
 800e274:	4313      	orrs	r3, r2
 800e276:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 800e278:	697b      	ldr	r3, [r7, #20]
 800e27a:	681b      	ldr	r3, [r3, #0]
 800e27c:	8bfa      	ldrh	r2, [r7, #30]
 800e27e:	60da      	str	r2, [r3, #12]
 800e280:	e05a      	b.n	800e338 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 800e282:	2301      	movs	r3, #1
 800e284:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 800e288:	e056      	b.n	800e338 <UART_SetConfig+0x564>
      }
    }
  }
  else
  {
    switch (clocksource)
 800e28a:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800e28e:	2b08      	cmp	r3, #8
 800e290:	d827      	bhi.n	800e2e2 <UART_SetConfig+0x50e>
 800e292:	a201      	add	r2, pc, #4	; (adr r2, 800e298 <UART_SetConfig+0x4c4>)
 800e294:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e298:	0800e2bd 	.word	0x0800e2bd
 800e29c:	0800e2c5 	.word	0x0800e2c5
 800e2a0:	0800e2cd 	.word	0x0800e2cd
 800e2a4:	0800e2e3 	.word	0x0800e2e3
 800e2a8:	0800e2d3 	.word	0x0800e2d3
 800e2ac:	0800e2e3 	.word	0x0800e2e3
 800e2b0:	0800e2e3 	.word	0x0800e2e3
 800e2b4:	0800e2e3 	.word	0x0800e2e3
 800e2b8:	0800e2db 	.word	0x0800e2db
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800e2bc:	f7fd fb30 	bl	800b920 <HAL_RCC_GetPCLK1Freq>
 800e2c0:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800e2c2:	e014      	b.n	800e2ee <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800e2c4:	f7fd fb42 	bl	800b94c <HAL_RCC_GetPCLK2Freq>
 800e2c8:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800e2ca:	e010      	b.n	800e2ee <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800e2cc:	4b26      	ldr	r3, [pc, #152]	; (800e368 <UART_SetConfig+0x594>)
 800e2ce:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800e2d0:	e00d      	b.n	800e2ee <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800e2d2:	f7fd fab7 	bl	800b844 <HAL_RCC_GetSysClockFreq>
 800e2d6:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800e2d8:	e009      	b.n	800e2ee <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800e2da:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800e2de:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800e2e0:	e005      	b.n	800e2ee <UART_SetConfig+0x51a>
      default:
        pclk = 0U;
 800e2e2:	2300      	movs	r3, #0
 800e2e4:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 800e2e6:	2301      	movs	r3, #1
 800e2e8:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 800e2ec:	bf00      	nop
    }

    if (pclk != 0U)
 800e2ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e2f0:	2b00      	cmp	r3, #0
 800e2f2:	d021      	beq.n	800e338 <UART_SetConfig+0x564>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800e2f4:	697b      	ldr	r3, [r7, #20]
 800e2f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e2f8:	4a1a      	ldr	r2, [pc, #104]	; (800e364 <UART_SetConfig+0x590>)
 800e2fa:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800e2fe:	461a      	mov	r2, r3
 800e300:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e302:	fbb3 f2f2 	udiv	r2, r3, r2
 800e306:	697b      	ldr	r3, [r7, #20]
 800e308:	685b      	ldr	r3, [r3, #4]
 800e30a:	085b      	lsrs	r3, r3, #1
 800e30c:	441a      	add	r2, r3
 800e30e:	697b      	ldr	r3, [r7, #20]
 800e310:	685b      	ldr	r3, [r3, #4]
 800e312:	fbb2 f3f3 	udiv	r3, r2, r3
 800e316:	b29b      	uxth	r3, r3
 800e318:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800e31a:	6a3b      	ldr	r3, [r7, #32]
 800e31c:	2b0f      	cmp	r3, #15
 800e31e:	d908      	bls.n	800e332 <UART_SetConfig+0x55e>
 800e320:	6a3b      	ldr	r3, [r7, #32]
 800e322:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800e326:	d204      	bcs.n	800e332 <UART_SetConfig+0x55e>
      {
        huart->Instance->BRR = usartdiv;
 800e328:	697b      	ldr	r3, [r7, #20]
 800e32a:	681b      	ldr	r3, [r3, #0]
 800e32c:	6a3a      	ldr	r2, [r7, #32]
 800e32e:	60da      	str	r2, [r3, #12]
 800e330:	e002      	b.n	800e338 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 800e332:	2301      	movs	r3, #1
 800e334:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800e338:	697b      	ldr	r3, [r7, #20]
 800e33a:	2201      	movs	r2, #1
 800e33c:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 800e340:	697b      	ldr	r3, [r7, #20]
 800e342:	2201      	movs	r2, #1
 800e344:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800e348:	697b      	ldr	r3, [r7, #20]
 800e34a:	2200      	movs	r2, #0
 800e34c:	671a      	str	r2, [r3, #112]	; 0x70
  huart->TxISR = NULL;
 800e34e:	697b      	ldr	r3, [r7, #20]
 800e350:	2200      	movs	r2, #0
 800e352:	675a      	str	r2, [r3, #116]	; 0x74

  return ret;
 800e354:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
}
 800e358:	4618      	mov	r0, r3
 800e35a:	3730      	adds	r7, #48	; 0x30
 800e35c:	46bd      	mov	sp, r7
 800e35e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800e362:	bf00      	nop
 800e364:	08014c7c 	.word	0x08014c7c
 800e368:	00f42400 	.word	0x00f42400

0800e36c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800e36c:	b480      	push	{r7}
 800e36e:	b083      	sub	sp, #12
 800e370:	af00      	add	r7, sp, #0
 800e372:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800e374:	687b      	ldr	r3, [r7, #4]
 800e376:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e378:	f003 0301 	and.w	r3, r3, #1
 800e37c:	2b00      	cmp	r3, #0
 800e37e:	d00a      	beq.n	800e396 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800e380:	687b      	ldr	r3, [r7, #4]
 800e382:	681b      	ldr	r3, [r3, #0]
 800e384:	685b      	ldr	r3, [r3, #4]
 800e386:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800e38a:	687b      	ldr	r3, [r7, #4]
 800e38c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e38e:	687b      	ldr	r3, [r7, #4]
 800e390:	681b      	ldr	r3, [r3, #0]
 800e392:	430a      	orrs	r2, r1
 800e394:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800e396:	687b      	ldr	r3, [r7, #4]
 800e398:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e39a:	f003 0302 	and.w	r3, r3, #2
 800e39e:	2b00      	cmp	r3, #0
 800e3a0:	d00a      	beq.n	800e3b8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800e3a2:	687b      	ldr	r3, [r7, #4]
 800e3a4:	681b      	ldr	r3, [r3, #0]
 800e3a6:	685b      	ldr	r3, [r3, #4]
 800e3a8:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800e3ac:	687b      	ldr	r3, [r7, #4]
 800e3ae:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800e3b0:	687b      	ldr	r3, [r7, #4]
 800e3b2:	681b      	ldr	r3, [r3, #0]
 800e3b4:	430a      	orrs	r2, r1
 800e3b6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800e3b8:	687b      	ldr	r3, [r7, #4]
 800e3ba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e3bc:	f003 0304 	and.w	r3, r3, #4
 800e3c0:	2b00      	cmp	r3, #0
 800e3c2:	d00a      	beq.n	800e3da <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800e3c4:	687b      	ldr	r3, [r7, #4]
 800e3c6:	681b      	ldr	r3, [r3, #0]
 800e3c8:	685b      	ldr	r3, [r3, #4]
 800e3ca:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800e3ce:	687b      	ldr	r3, [r7, #4]
 800e3d0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800e3d2:	687b      	ldr	r3, [r7, #4]
 800e3d4:	681b      	ldr	r3, [r3, #0]
 800e3d6:	430a      	orrs	r2, r1
 800e3d8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800e3da:	687b      	ldr	r3, [r7, #4]
 800e3dc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e3de:	f003 0308 	and.w	r3, r3, #8
 800e3e2:	2b00      	cmp	r3, #0
 800e3e4:	d00a      	beq.n	800e3fc <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800e3e6:	687b      	ldr	r3, [r7, #4]
 800e3e8:	681b      	ldr	r3, [r3, #0]
 800e3ea:	685b      	ldr	r3, [r3, #4]
 800e3ec:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800e3f0:	687b      	ldr	r3, [r7, #4]
 800e3f2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800e3f4:	687b      	ldr	r3, [r7, #4]
 800e3f6:	681b      	ldr	r3, [r3, #0]
 800e3f8:	430a      	orrs	r2, r1
 800e3fa:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800e3fc:	687b      	ldr	r3, [r7, #4]
 800e3fe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e400:	f003 0310 	and.w	r3, r3, #16
 800e404:	2b00      	cmp	r3, #0
 800e406:	d00a      	beq.n	800e41e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800e408:	687b      	ldr	r3, [r7, #4]
 800e40a:	681b      	ldr	r3, [r3, #0]
 800e40c:	689b      	ldr	r3, [r3, #8]
 800e40e:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800e412:	687b      	ldr	r3, [r7, #4]
 800e414:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800e416:	687b      	ldr	r3, [r7, #4]
 800e418:	681b      	ldr	r3, [r3, #0]
 800e41a:	430a      	orrs	r2, r1
 800e41c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800e41e:	687b      	ldr	r3, [r7, #4]
 800e420:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e422:	f003 0320 	and.w	r3, r3, #32
 800e426:	2b00      	cmp	r3, #0
 800e428:	d00a      	beq.n	800e440 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800e42a:	687b      	ldr	r3, [r7, #4]
 800e42c:	681b      	ldr	r3, [r3, #0]
 800e42e:	689b      	ldr	r3, [r3, #8]
 800e430:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 800e434:	687b      	ldr	r3, [r7, #4]
 800e436:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800e438:	687b      	ldr	r3, [r7, #4]
 800e43a:	681b      	ldr	r3, [r3, #0]
 800e43c:	430a      	orrs	r2, r1
 800e43e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800e440:	687b      	ldr	r3, [r7, #4]
 800e442:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e444:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800e448:	2b00      	cmp	r3, #0
 800e44a:	d01a      	beq.n	800e482 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800e44c:	687b      	ldr	r3, [r7, #4]
 800e44e:	681b      	ldr	r3, [r3, #0]
 800e450:	685b      	ldr	r3, [r3, #4]
 800e452:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800e456:	687b      	ldr	r3, [r7, #4]
 800e458:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800e45a:	687b      	ldr	r3, [r7, #4]
 800e45c:	681b      	ldr	r3, [r3, #0]
 800e45e:	430a      	orrs	r2, r1
 800e460:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800e462:	687b      	ldr	r3, [r7, #4]
 800e464:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800e466:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800e46a:	d10a      	bne.n	800e482 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800e46c:	687b      	ldr	r3, [r7, #4]
 800e46e:	681b      	ldr	r3, [r3, #0]
 800e470:	685b      	ldr	r3, [r3, #4]
 800e472:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800e476:	687b      	ldr	r3, [r7, #4]
 800e478:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800e47a:	687b      	ldr	r3, [r7, #4]
 800e47c:	681b      	ldr	r3, [r3, #0]
 800e47e:	430a      	orrs	r2, r1
 800e480:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800e482:	687b      	ldr	r3, [r7, #4]
 800e484:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e486:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800e48a:	2b00      	cmp	r3, #0
 800e48c:	d00a      	beq.n	800e4a4 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800e48e:	687b      	ldr	r3, [r7, #4]
 800e490:	681b      	ldr	r3, [r3, #0]
 800e492:	685b      	ldr	r3, [r3, #4]
 800e494:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 800e498:	687b      	ldr	r3, [r7, #4]
 800e49a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800e49c:	687b      	ldr	r3, [r7, #4]
 800e49e:	681b      	ldr	r3, [r3, #0]
 800e4a0:	430a      	orrs	r2, r1
 800e4a2:	605a      	str	r2, [r3, #4]
  }
}
 800e4a4:	bf00      	nop
 800e4a6:	370c      	adds	r7, #12
 800e4a8:	46bd      	mov	sp, r7
 800e4aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e4ae:	4770      	bx	lr

0800e4b0 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800e4b0:	b580      	push	{r7, lr}
 800e4b2:	b086      	sub	sp, #24
 800e4b4:	af02      	add	r7, sp, #8
 800e4b6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800e4b8:	687b      	ldr	r3, [r7, #4]
 800e4ba:	2200      	movs	r2, #0
 800e4bc:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800e4c0:	f7f7 fc9e 	bl	8005e00 <HAL_GetTick>
 800e4c4:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800e4c6:	687b      	ldr	r3, [r7, #4]
 800e4c8:	681b      	ldr	r3, [r3, #0]
 800e4ca:	681b      	ldr	r3, [r3, #0]
 800e4cc:	f003 0308 	and.w	r3, r3, #8
 800e4d0:	2b08      	cmp	r3, #8
 800e4d2:	d10e      	bne.n	800e4f2 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800e4d4:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800e4d8:	9300      	str	r3, [sp, #0]
 800e4da:	68fb      	ldr	r3, [r7, #12]
 800e4dc:	2200      	movs	r2, #0
 800e4de:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800e4e2:	6878      	ldr	r0, [r7, #4]
 800e4e4:	f000 f82f 	bl	800e546 <UART_WaitOnFlagUntilTimeout>
 800e4e8:	4603      	mov	r3, r0
 800e4ea:	2b00      	cmp	r3, #0
 800e4ec:	d001      	beq.n	800e4f2 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800e4ee:	2303      	movs	r3, #3
 800e4f0:	e025      	b.n	800e53e <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800e4f2:	687b      	ldr	r3, [r7, #4]
 800e4f4:	681b      	ldr	r3, [r3, #0]
 800e4f6:	681b      	ldr	r3, [r3, #0]
 800e4f8:	f003 0304 	and.w	r3, r3, #4
 800e4fc:	2b04      	cmp	r3, #4
 800e4fe:	d10e      	bne.n	800e51e <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800e500:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800e504:	9300      	str	r3, [sp, #0]
 800e506:	68fb      	ldr	r3, [r7, #12]
 800e508:	2200      	movs	r2, #0
 800e50a:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800e50e:	6878      	ldr	r0, [r7, #4]
 800e510:	f000 f819 	bl	800e546 <UART_WaitOnFlagUntilTimeout>
 800e514:	4603      	mov	r3, r0
 800e516:	2b00      	cmp	r3, #0
 800e518:	d001      	beq.n	800e51e <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800e51a:	2303      	movs	r3, #3
 800e51c:	e00f      	b.n	800e53e <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800e51e:	687b      	ldr	r3, [r7, #4]
 800e520:	2220      	movs	r2, #32
 800e522:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_READY;
 800e526:	687b      	ldr	r3, [r7, #4]
 800e528:	2220      	movs	r2, #32
 800e52a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800e52e:	687b      	ldr	r3, [r7, #4]
 800e530:	2200      	movs	r2, #0
 800e532:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_UNLOCK(huart);
 800e534:	687b      	ldr	r3, [r7, #4]
 800e536:	2200      	movs	r2, #0
 800e538:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800e53c:	2300      	movs	r3, #0
}
 800e53e:	4618      	mov	r0, r3
 800e540:	3710      	adds	r7, #16
 800e542:	46bd      	mov	sp, r7
 800e544:	bd80      	pop	{r7, pc}

0800e546 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800e546:	b580      	push	{r7, lr}
 800e548:	b084      	sub	sp, #16
 800e54a:	af00      	add	r7, sp, #0
 800e54c:	60f8      	str	r0, [r7, #12]
 800e54e:	60b9      	str	r1, [r7, #8]
 800e550:	603b      	str	r3, [r7, #0]
 800e552:	4613      	mov	r3, r2
 800e554:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800e556:	e062      	b.n	800e61e <UART_WaitOnFlagUntilTimeout+0xd8>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800e558:	69bb      	ldr	r3, [r7, #24]
 800e55a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e55e:	d05e      	beq.n	800e61e <UART_WaitOnFlagUntilTimeout+0xd8>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800e560:	f7f7 fc4e 	bl	8005e00 <HAL_GetTick>
 800e564:	4602      	mov	r2, r0
 800e566:	683b      	ldr	r3, [r7, #0]
 800e568:	1ad3      	subs	r3, r2, r3
 800e56a:	69ba      	ldr	r2, [r7, #24]
 800e56c:	429a      	cmp	r2, r3
 800e56e:	d302      	bcc.n	800e576 <UART_WaitOnFlagUntilTimeout+0x30>
 800e570:	69bb      	ldr	r3, [r7, #24]
 800e572:	2b00      	cmp	r3, #0
 800e574:	d11d      	bne.n	800e5b2 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 800e576:	68fb      	ldr	r3, [r7, #12]
 800e578:	681b      	ldr	r3, [r3, #0]
 800e57a:	681a      	ldr	r2, [r3, #0]
 800e57c:	68fb      	ldr	r3, [r7, #12]
 800e57e:	681b      	ldr	r3, [r3, #0]
 800e580:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800e584:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800e586:	68fb      	ldr	r3, [r7, #12]
 800e588:	681b      	ldr	r3, [r3, #0]
 800e58a:	689a      	ldr	r2, [r3, #8]
 800e58c:	68fb      	ldr	r3, [r7, #12]
 800e58e:	681b      	ldr	r3, [r3, #0]
 800e590:	f022 0201 	bic.w	r2, r2, #1
 800e594:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 800e596:	68fb      	ldr	r3, [r7, #12]
 800e598:	2220      	movs	r2, #32
 800e59a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        huart->RxState = HAL_UART_STATE_READY;
 800e59e:	68fb      	ldr	r3, [r7, #12]
 800e5a0:	2220      	movs	r2, #32
 800e5a2:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        __HAL_UNLOCK(huart);
 800e5a6:	68fb      	ldr	r3, [r7, #12]
 800e5a8:	2200      	movs	r2, #0
 800e5aa:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        return HAL_TIMEOUT;
 800e5ae:	2303      	movs	r3, #3
 800e5b0:	e045      	b.n	800e63e <UART_WaitOnFlagUntilTimeout+0xf8>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800e5b2:	68fb      	ldr	r3, [r7, #12]
 800e5b4:	681b      	ldr	r3, [r3, #0]
 800e5b6:	681b      	ldr	r3, [r3, #0]
 800e5b8:	f003 0304 	and.w	r3, r3, #4
 800e5bc:	2b00      	cmp	r3, #0
 800e5be:	d02e      	beq.n	800e61e <UART_WaitOnFlagUntilTimeout+0xd8>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800e5c0:	68fb      	ldr	r3, [r7, #12]
 800e5c2:	681b      	ldr	r3, [r3, #0]
 800e5c4:	69db      	ldr	r3, [r3, #28]
 800e5c6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800e5ca:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800e5ce:	d126      	bne.n	800e61e <UART_WaitOnFlagUntilTimeout+0xd8>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800e5d0:	68fb      	ldr	r3, [r7, #12]
 800e5d2:	681b      	ldr	r3, [r3, #0]
 800e5d4:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800e5d8:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 800e5da:	68fb      	ldr	r3, [r7, #12]
 800e5dc:	681b      	ldr	r3, [r3, #0]
 800e5de:	681a      	ldr	r2, [r3, #0]
 800e5e0:	68fb      	ldr	r3, [r7, #12]
 800e5e2:	681b      	ldr	r3, [r3, #0]
 800e5e4:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800e5e8:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800e5ea:	68fb      	ldr	r3, [r7, #12]
 800e5ec:	681b      	ldr	r3, [r3, #0]
 800e5ee:	689a      	ldr	r2, [r3, #8]
 800e5f0:	68fb      	ldr	r3, [r7, #12]
 800e5f2:	681b      	ldr	r3, [r3, #0]
 800e5f4:	f022 0201 	bic.w	r2, r2, #1
 800e5f8:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 800e5fa:	68fb      	ldr	r3, [r7, #12]
 800e5fc:	2220      	movs	r2, #32
 800e5fe:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->RxState = HAL_UART_STATE_READY;
 800e602:	68fb      	ldr	r3, [r7, #12]
 800e604:	2220      	movs	r2, #32
 800e606:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800e60a:	68fb      	ldr	r3, [r7, #12]
 800e60c:	2220      	movs	r2, #32
 800e60e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800e612:	68fb      	ldr	r3, [r7, #12]
 800e614:	2200      	movs	r2, #0
 800e616:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          return HAL_TIMEOUT;
 800e61a:	2303      	movs	r3, #3
 800e61c:	e00f      	b.n	800e63e <UART_WaitOnFlagUntilTimeout+0xf8>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800e61e:	68fb      	ldr	r3, [r7, #12]
 800e620:	681b      	ldr	r3, [r3, #0]
 800e622:	69da      	ldr	r2, [r3, #28]
 800e624:	68bb      	ldr	r3, [r7, #8]
 800e626:	4013      	ands	r3, r2
 800e628:	68ba      	ldr	r2, [r7, #8]
 800e62a:	429a      	cmp	r2, r3
 800e62c:	bf0c      	ite	eq
 800e62e:	2301      	moveq	r3, #1
 800e630:	2300      	movne	r3, #0
 800e632:	b2db      	uxtb	r3, r3
 800e634:	461a      	mov	r2, r3
 800e636:	79fb      	ldrb	r3, [r7, #7]
 800e638:	429a      	cmp	r2, r3
 800e63a:	d08d      	beq.n	800e558 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800e63c:	2300      	movs	r3, #0
}
 800e63e:	4618      	mov	r0, r3
 800e640:	3710      	adds	r7, #16
 800e642:	46bd      	mov	sp, r7
 800e644:	bd80      	pop	{r7, pc}
	...

0800e648 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800e648:	b480      	push	{r7}
 800e64a:	b085      	sub	sp, #20
 800e64c:	af00      	add	r7, sp, #0
 800e64e:	60f8      	str	r0, [r7, #12]
 800e650:	60b9      	str	r1, [r7, #8]
 800e652:	4613      	mov	r3, r2
 800e654:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 800e656:	68fb      	ldr	r3, [r7, #12]
 800e658:	68ba      	ldr	r2, [r7, #8]
 800e65a:	659a      	str	r2, [r3, #88]	; 0x58
  huart->RxXferSize  = Size;
 800e65c:	68fb      	ldr	r3, [r7, #12]
 800e65e:	88fa      	ldrh	r2, [r7, #6]
 800e660:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
  huart->RxXferCount = Size;
 800e664:	68fb      	ldr	r3, [r7, #12]
 800e666:	88fa      	ldrh	r2, [r7, #6]
 800e668:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
  huart->RxISR       = NULL;
 800e66c:	68fb      	ldr	r3, [r7, #12]
 800e66e:	2200      	movs	r2, #0
 800e670:	671a      	str	r2, [r3, #112]	; 0x70

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 800e672:	68fb      	ldr	r3, [r7, #12]
 800e674:	689b      	ldr	r3, [r3, #8]
 800e676:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800e67a:	d10e      	bne.n	800e69a <UART_Start_Receive_IT+0x52>
 800e67c:	68fb      	ldr	r3, [r7, #12]
 800e67e:	691b      	ldr	r3, [r3, #16]
 800e680:	2b00      	cmp	r3, #0
 800e682:	d105      	bne.n	800e690 <UART_Start_Receive_IT+0x48>
 800e684:	68fb      	ldr	r3, [r7, #12]
 800e686:	f240 12ff 	movw	r2, #511	; 0x1ff
 800e68a:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 800e68e:	e02d      	b.n	800e6ec <UART_Start_Receive_IT+0xa4>
 800e690:	68fb      	ldr	r3, [r7, #12]
 800e692:	22ff      	movs	r2, #255	; 0xff
 800e694:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 800e698:	e028      	b.n	800e6ec <UART_Start_Receive_IT+0xa4>
 800e69a:	68fb      	ldr	r3, [r7, #12]
 800e69c:	689b      	ldr	r3, [r3, #8]
 800e69e:	2b00      	cmp	r3, #0
 800e6a0:	d10d      	bne.n	800e6be <UART_Start_Receive_IT+0x76>
 800e6a2:	68fb      	ldr	r3, [r7, #12]
 800e6a4:	691b      	ldr	r3, [r3, #16]
 800e6a6:	2b00      	cmp	r3, #0
 800e6a8:	d104      	bne.n	800e6b4 <UART_Start_Receive_IT+0x6c>
 800e6aa:	68fb      	ldr	r3, [r7, #12]
 800e6ac:	22ff      	movs	r2, #255	; 0xff
 800e6ae:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 800e6b2:	e01b      	b.n	800e6ec <UART_Start_Receive_IT+0xa4>
 800e6b4:	68fb      	ldr	r3, [r7, #12]
 800e6b6:	227f      	movs	r2, #127	; 0x7f
 800e6b8:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 800e6bc:	e016      	b.n	800e6ec <UART_Start_Receive_IT+0xa4>
 800e6be:	68fb      	ldr	r3, [r7, #12]
 800e6c0:	689b      	ldr	r3, [r3, #8]
 800e6c2:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800e6c6:	d10d      	bne.n	800e6e4 <UART_Start_Receive_IT+0x9c>
 800e6c8:	68fb      	ldr	r3, [r7, #12]
 800e6ca:	691b      	ldr	r3, [r3, #16]
 800e6cc:	2b00      	cmp	r3, #0
 800e6ce:	d104      	bne.n	800e6da <UART_Start_Receive_IT+0x92>
 800e6d0:	68fb      	ldr	r3, [r7, #12]
 800e6d2:	227f      	movs	r2, #127	; 0x7f
 800e6d4:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 800e6d8:	e008      	b.n	800e6ec <UART_Start_Receive_IT+0xa4>
 800e6da:	68fb      	ldr	r3, [r7, #12]
 800e6dc:	223f      	movs	r2, #63	; 0x3f
 800e6de:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 800e6e2:	e003      	b.n	800e6ec <UART_Start_Receive_IT+0xa4>
 800e6e4:	68fb      	ldr	r3, [r7, #12]
 800e6e6:	2200      	movs	r2, #0
 800e6e8:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800e6ec:	68fb      	ldr	r3, [r7, #12]
 800e6ee:	2200      	movs	r2, #0
 800e6f0:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800e6f4:	68fb      	ldr	r3, [r7, #12]
 800e6f6:	2222      	movs	r2, #34	; 0x22
 800e6f8:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800e6fc:	68fb      	ldr	r3, [r7, #12]
 800e6fe:	681b      	ldr	r3, [r3, #0]
 800e700:	689a      	ldr	r2, [r3, #8]
 800e702:	68fb      	ldr	r3, [r7, #12]
 800e704:	681b      	ldr	r3, [r3, #0]
 800e706:	f042 0201 	orr.w	r2, r2, #1
 800e70a:	609a      	str	r2, [r3, #8]

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 800e70c:	68fb      	ldr	r3, [r7, #12]
 800e70e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800e710:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800e714:	d12a      	bne.n	800e76c <UART_Start_Receive_IT+0x124>
 800e716:	68fb      	ldr	r3, [r7, #12]
 800e718:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 800e71c:	88fa      	ldrh	r2, [r7, #6]
 800e71e:	429a      	cmp	r2, r3
 800e720:	d324      	bcc.n	800e76c <UART_Start_Receive_IT+0x124>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800e722:	68fb      	ldr	r3, [r7, #12]
 800e724:	689b      	ldr	r3, [r3, #8]
 800e726:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800e72a:	d107      	bne.n	800e73c <UART_Start_Receive_IT+0xf4>
 800e72c:	68fb      	ldr	r3, [r7, #12]
 800e72e:	691b      	ldr	r3, [r3, #16]
 800e730:	2b00      	cmp	r3, #0
 800e732:	d103      	bne.n	800e73c <UART_Start_Receive_IT+0xf4>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 800e734:	68fb      	ldr	r3, [r7, #12]
 800e736:	4a1f      	ldr	r2, [pc, #124]	; (800e7b4 <UART_Start_Receive_IT+0x16c>)
 800e738:	671a      	str	r2, [r3, #112]	; 0x70
 800e73a:	e002      	b.n	800e742 <UART_Start_Receive_IT+0xfa>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 800e73c:	68fb      	ldr	r3, [r7, #12]
 800e73e:	4a1e      	ldr	r2, [pc, #120]	; (800e7b8 <UART_Start_Receive_IT+0x170>)
 800e740:	671a      	str	r2, [r3, #112]	; 0x70
    }

    __HAL_UNLOCK(huart);
 800e742:	68fb      	ldr	r3, [r7, #12]
 800e744:	2200      	movs	r2, #0
 800e746:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800e74a:	68fb      	ldr	r3, [r7, #12]
 800e74c:	681b      	ldr	r3, [r3, #0]
 800e74e:	681a      	ldr	r2, [r3, #0]
 800e750:	68fb      	ldr	r3, [r7, #12]
 800e752:	681b      	ldr	r3, [r3, #0]
 800e754:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800e758:	601a      	str	r2, [r3, #0]
    SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800e75a:	68fb      	ldr	r3, [r7, #12]
 800e75c:	681b      	ldr	r3, [r3, #0]
 800e75e:	689a      	ldr	r2, [r3, #8]
 800e760:	68fb      	ldr	r3, [r7, #12]
 800e762:	681b      	ldr	r3, [r3, #0]
 800e764:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 800e768:	609a      	str	r2, [r3, #8]
 800e76a:	e01b      	b.n	800e7a4 <UART_Start_Receive_IT+0x15c>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800e76c:	68fb      	ldr	r3, [r7, #12]
 800e76e:	689b      	ldr	r3, [r3, #8]
 800e770:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800e774:	d107      	bne.n	800e786 <UART_Start_Receive_IT+0x13e>
 800e776:	68fb      	ldr	r3, [r7, #12]
 800e778:	691b      	ldr	r3, [r3, #16]
 800e77a:	2b00      	cmp	r3, #0
 800e77c:	d103      	bne.n	800e786 <UART_Start_Receive_IT+0x13e>
    {
      huart->RxISR = UART_RxISR_16BIT;
 800e77e:	68fb      	ldr	r3, [r7, #12]
 800e780:	4a0e      	ldr	r2, [pc, #56]	; (800e7bc <UART_Start_Receive_IT+0x174>)
 800e782:	671a      	str	r2, [r3, #112]	; 0x70
 800e784:	e002      	b.n	800e78c <UART_Start_Receive_IT+0x144>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 800e786:	68fb      	ldr	r3, [r7, #12]
 800e788:	4a0d      	ldr	r2, [pc, #52]	; (800e7c0 <UART_Start_Receive_IT+0x178>)
 800e78a:	671a      	str	r2, [r3, #112]	; 0x70
    }

    __HAL_UNLOCK(huart);
 800e78c:	68fb      	ldr	r3, [r7, #12]
 800e78e:	2200      	movs	r2, #0
 800e790:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 800e794:	68fb      	ldr	r3, [r7, #12]
 800e796:	681b      	ldr	r3, [r3, #0]
 800e798:	681a      	ldr	r2, [r3, #0]
 800e79a:	68fb      	ldr	r3, [r7, #12]
 800e79c:	681b      	ldr	r3, [r3, #0]
 800e79e:	f442 7290 	orr.w	r2, r2, #288	; 0x120
 800e7a2:	601a      	str	r2, [r3, #0]
  }
  return HAL_OK;
 800e7a4:	2300      	movs	r3, #0
}
 800e7a6:	4618      	mov	r0, r3
 800e7a8:	3714      	adds	r7, #20
 800e7aa:	46bd      	mov	sp, r7
 800e7ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e7b0:	4770      	bx	lr
 800e7b2:	bf00      	nop
 800e7b4:	0800ec3d 	.word	0x0800ec3d
 800e7b8:	0800ea39 	.word	0x0800ea39
 800e7bc:	0800e961 	.word	0x0800e961
 800e7c0:	0800e889 	.word	0x0800e889

0800e7c4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800e7c4:	b480      	push	{r7}
 800e7c6:	b083      	sub	sp, #12
 800e7c8:	af00      	add	r7, sp, #0
 800e7ca:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800e7cc:	687b      	ldr	r3, [r7, #4]
 800e7ce:	681b      	ldr	r3, [r3, #0]
 800e7d0:	681a      	ldr	r2, [r3, #0]
 800e7d2:	687b      	ldr	r3, [r7, #4]
 800e7d4:	681b      	ldr	r3, [r3, #0]
 800e7d6:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800e7da:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800e7dc:	687b      	ldr	r3, [r7, #4]
 800e7de:	681b      	ldr	r3, [r3, #0]
 800e7e0:	689b      	ldr	r3, [r3, #8]
 800e7e2:	687a      	ldr	r2, [r7, #4]
 800e7e4:	6812      	ldr	r2, [r2, #0]
 800e7e6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800e7ea:	f023 0301 	bic.w	r3, r3, #1
 800e7ee:	6093      	str	r3, [r2, #8]

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800e7f0:	687b      	ldr	r3, [r7, #4]
 800e7f2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800e7f4:	2b01      	cmp	r3, #1
 800e7f6:	d107      	bne.n	800e808 <UART_EndRxTransfer+0x44>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800e7f8:	687b      	ldr	r3, [r7, #4]
 800e7fa:	681b      	ldr	r3, [r3, #0]
 800e7fc:	681a      	ldr	r2, [r3, #0]
 800e7fe:	687b      	ldr	r3, [r7, #4]
 800e800:	681b      	ldr	r3, [r3, #0]
 800e802:	f022 0210 	bic.w	r2, r2, #16
 800e806:	601a      	str	r2, [r3, #0]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800e808:	687b      	ldr	r3, [r7, #4]
 800e80a:	2220      	movs	r2, #32
 800e80c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800e810:	687b      	ldr	r3, [r7, #4]
 800e812:	2200      	movs	r2, #0
 800e814:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800e816:	687b      	ldr	r3, [r7, #4]
 800e818:	2200      	movs	r2, #0
 800e81a:	671a      	str	r2, [r3, #112]	; 0x70
}
 800e81c:	bf00      	nop
 800e81e:	370c      	adds	r7, #12
 800e820:	46bd      	mov	sp, r7
 800e822:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e826:	4770      	bx	lr

0800e828 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800e828:	b580      	push	{r7, lr}
 800e82a:	b084      	sub	sp, #16
 800e82c:	af00      	add	r7, sp, #0
 800e82e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800e830:	687b      	ldr	r3, [r7, #4]
 800e832:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e834:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800e836:	68fb      	ldr	r3, [r7, #12]
 800e838:	2200      	movs	r2, #0
 800e83a:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
  huart->TxXferCount = 0U;
 800e83e:	68fb      	ldr	r3, [r7, #12]
 800e840:	2200      	movs	r2, #0
 800e842:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800e846:	68f8      	ldr	r0, [r7, #12]
 800e848:	f7ff faae 	bl	800dda8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800e84c:	bf00      	nop
 800e84e:	3710      	adds	r7, #16
 800e850:	46bd      	mov	sp, r7
 800e852:	bd80      	pop	{r7, pc}

0800e854 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800e854:	b580      	push	{r7, lr}
 800e856:	b082      	sub	sp, #8
 800e858:	af00      	add	r7, sp, #0
 800e85a:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800e85c:	687b      	ldr	r3, [r7, #4]
 800e85e:	681b      	ldr	r3, [r3, #0]
 800e860:	681a      	ldr	r2, [r3, #0]
 800e862:	687b      	ldr	r3, [r7, #4]
 800e864:	681b      	ldr	r3, [r3, #0]
 800e866:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800e86a:	601a      	str	r2, [r3, #0]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800e86c:	687b      	ldr	r3, [r7, #4]
 800e86e:	2220      	movs	r2, #32
 800e870:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800e874:	687b      	ldr	r3, [r7, #4]
 800e876:	2200      	movs	r2, #0
 800e878:	675a      	str	r2, [r3, #116]	; 0x74
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800e87a:	6878      	ldr	r0, [r7, #4]
 800e87c:	f7ff fa8a 	bl	800dd94 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800e880:	bf00      	nop
 800e882:	3708      	adds	r7, #8
 800e884:	46bd      	mov	sp, r7
 800e886:	bd80      	pop	{r7, pc}

0800e888 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 800e888:	b580      	push	{r7, lr}
 800e88a:	b084      	sub	sp, #16
 800e88c:	af00      	add	r7, sp, #0
 800e88e:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 800e890:	687b      	ldr	r3, [r7, #4]
 800e892:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 800e896:	81fb      	strh	r3, [r7, #14]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800e898:	687b      	ldr	r3, [r7, #4]
 800e89a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800e89e:	2b22      	cmp	r3, #34	; 0x22
 800e8a0:	d152      	bne.n	800e948 <UART_RxISR_8BIT+0xc0>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800e8a2:	687b      	ldr	r3, [r7, #4]
 800e8a4:	681b      	ldr	r3, [r3, #0]
 800e8a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e8a8:	81bb      	strh	r3, [r7, #12]
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800e8aa:	89bb      	ldrh	r3, [r7, #12]
 800e8ac:	b2d9      	uxtb	r1, r3
 800e8ae:	89fb      	ldrh	r3, [r7, #14]
 800e8b0:	b2da      	uxtb	r2, r3
 800e8b2:	687b      	ldr	r3, [r7, #4]
 800e8b4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800e8b6:	400a      	ands	r2, r1
 800e8b8:	b2d2      	uxtb	r2, r2
 800e8ba:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 800e8bc:	687b      	ldr	r3, [r7, #4]
 800e8be:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800e8c0:	1c5a      	adds	r2, r3, #1
 800e8c2:	687b      	ldr	r3, [r7, #4]
 800e8c4:	659a      	str	r2, [r3, #88]	; 0x58
    huart->RxXferCount--;
 800e8c6:	687b      	ldr	r3, [r7, #4]
 800e8c8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800e8cc:	b29b      	uxth	r3, r3
 800e8ce:	3b01      	subs	r3, #1
 800e8d0:	b29a      	uxth	r2, r3
 800e8d2:	687b      	ldr	r3, [r7, #4]
 800e8d4:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

    if (huart->RxXferCount == 0U)
 800e8d8:	687b      	ldr	r3, [r7, #4]
 800e8da:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800e8de:	b29b      	uxth	r3, r3
 800e8e0:	2b00      	cmp	r3, #0
 800e8e2:	d139      	bne.n	800e958 <UART_RxISR_8BIT+0xd0>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800e8e4:	687b      	ldr	r3, [r7, #4]
 800e8e6:	681b      	ldr	r3, [r3, #0]
 800e8e8:	681a      	ldr	r2, [r3, #0]
 800e8ea:	687b      	ldr	r3, [r7, #4]
 800e8ec:	681b      	ldr	r3, [r3, #0]
 800e8ee:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800e8f2:	601a      	str	r2, [r3, #0]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800e8f4:	687b      	ldr	r3, [r7, #4]
 800e8f6:	681b      	ldr	r3, [r3, #0]
 800e8f8:	689a      	ldr	r2, [r3, #8]
 800e8fa:	687b      	ldr	r3, [r7, #4]
 800e8fc:	681b      	ldr	r3, [r3, #0]
 800e8fe:	f022 0201 	bic.w	r2, r2, #1
 800e902:	609a      	str	r2, [r3, #8]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800e904:	687b      	ldr	r3, [r7, #4]
 800e906:	2220      	movs	r2, #32
 800e908:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800e90c:	687b      	ldr	r3, [r7, #4]
 800e90e:	2200      	movs	r2, #0
 800e910:	671a      	str	r2, [r3, #112]	; 0x70

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800e912:	687b      	ldr	r3, [r7, #4]
 800e914:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800e916:	2b01      	cmp	r3, #1
 800e918:	d10f      	bne.n	800e93a <UART_RxISR_8BIT+0xb2>
      {
        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800e91a:	687b      	ldr	r3, [r7, #4]
 800e91c:	681b      	ldr	r3, [r3, #0]
 800e91e:	681a      	ldr	r2, [r3, #0]
 800e920:	687b      	ldr	r3, [r7, #4]
 800e922:	681b      	ldr	r3, [r3, #0]
 800e924:	f022 0210 	bic.w	r2, r2, #16
 800e928:	601a      	str	r2, [r3, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800e92a:	687b      	ldr	r3, [r7, #4]
 800e92c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800e930:	4619      	mov	r1, r3
 800e932:	6878      	ldr	r0, [r7, #4]
 800e934:	f7ff fa42 	bl	800ddbc <HAL_UARTEx_RxEventCallback>
 800e938:	e002      	b.n	800e940 <UART_RxISR_8BIT+0xb8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800e93a:	6878      	ldr	r0, [r7, #4]
 800e93c:	f7f7 f9a4 	bl	8005c88 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800e940:	687b      	ldr	r3, [r7, #4]
 800e942:	2200      	movs	r2, #0
 800e944:	66da      	str	r2, [r3, #108]	; 0x6c
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800e946:	e007      	b.n	800e958 <UART_RxISR_8BIT+0xd0>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800e948:	687b      	ldr	r3, [r7, #4]
 800e94a:	681b      	ldr	r3, [r3, #0]
 800e94c:	699a      	ldr	r2, [r3, #24]
 800e94e:	687b      	ldr	r3, [r7, #4]
 800e950:	681b      	ldr	r3, [r3, #0]
 800e952:	f042 0208 	orr.w	r2, r2, #8
 800e956:	619a      	str	r2, [r3, #24]
}
 800e958:	bf00      	nop
 800e95a:	3710      	adds	r7, #16
 800e95c:	46bd      	mov	sp, r7
 800e95e:	bd80      	pop	{r7, pc}

0800e960 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 800e960:	b580      	push	{r7, lr}
 800e962:	b084      	sub	sp, #16
 800e964:	af00      	add	r7, sp, #0
 800e966:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 800e968:	687b      	ldr	r3, [r7, #4]
 800e96a:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 800e96e:	81fb      	strh	r3, [r7, #14]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800e970:	687b      	ldr	r3, [r7, #4]
 800e972:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800e976:	2b22      	cmp	r3, #34	; 0x22
 800e978:	d152      	bne.n	800ea20 <UART_RxISR_16BIT+0xc0>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800e97a:	687b      	ldr	r3, [r7, #4]
 800e97c:	681b      	ldr	r3, [r3, #0]
 800e97e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e980:	81bb      	strh	r3, [r7, #12]
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 800e982:	687b      	ldr	r3, [r7, #4]
 800e984:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800e986:	60bb      	str	r3, [r7, #8]
    *tmp = (uint16_t)(uhdata & uhMask);
 800e988:	89ba      	ldrh	r2, [r7, #12]
 800e98a:	89fb      	ldrh	r3, [r7, #14]
 800e98c:	4013      	ands	r3, r2
 800e98e:	b29a      	uxth	r2, r3
 800e990:	68bb      	ldr	r3, [r7, #8]
 800e992:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 800e994:	687b      	ldr	r3, [r7, #4]
 800e996:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800e998:	1c9a      	adds	r2, r3, #2
 800e99a:	687b      	ldr	r3, [r7, #4]
 800e99c:	659a      	str	r2, [r3, #88]	; 0x58
    huart->RxXferCount--;
 800e99e:	687b      	ldr	r3, [r7, #4]
 800e9a0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800e9a4:	b29b      	uxth	r3, r3
 800e9a6:	3b01      	subs	r3, #1
 800e9a8:	b29a      	uxth	r2, r3
 800e9aa:	687b      	ldr	r3, [r7, #4]
 800e9ac:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

    if (huart->RxXferCount == 0U)
 800e9b0:	687b      	ldr	r3, [r7, #4]
 800e9b2:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800e9b6:	b29b      	uxth	r3, r3
 800e9b8:	2b00      	cmp	r3, #0
 800e9ba:	d139      	bne.n	800ea30 <UART_RxISR_16BIT+0xd0>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800e9bc:	687b      	ldr	r3, [r7, #4]
 800e9be:	681b      	ldr	r3, [r3, #0]
 800e9c0:	681a      	ldr	r2, [r3, #0]
 800e9c2:	687b      	ldr	r3, [r7, #4]
 800e9c4:	681b      	ldr	r3, [r3, #0]
 800e9c6:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800e9ca:	601a      	str	r2, [r3, #0]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800e9cc:	687b      	ldr	r3, [r7, #4]
 800e9ce:	681b      	ldr	r3, [r3, #0]
 800e9d0:	689a      	ldr	r2, [r3, #8]
 800e9d2:	687b      	ldr	r3, [r7, #4]
 800e9d4:	681b      	ldr	r3, [r3, #0]
 800e9d6:	f022 0201 	bic.w	r2, r2, #1
 800e9da:	609a      	str	r2, [r3, #8]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800e9dc:	687b      	ldr	r3, [r7, #4]
 800e9de:	2220      	movs	r2, #32
 800e9e0:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800e9e4:	687b      	ldr	r3, [r7, #4]
 800e9e6:	2200      	movs	r2, #0
 800e9e8:	671a      	str	r2, [r3, #112]	; 0x70

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800e9ea:	687b      	ldr	r3, [r7, #4]
 800e9ec:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800e9ee:	2b01      	cmp	r3, #1
 800e9f0:	d10f      	bne.n	800ea12 <UART_RxISR_16BIT+0xb2>
      {
        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800e9f2:	687b      	ldr	r3, [r7, #4]
 800e9f4:	681b      	ldr	r3, [r3, #0]
 800e9f6:	681a      	ldr	r2, [r3, #0]
 800e9f8:	687b      	ldr	r3, [r7, #4]
 800e9fa:	681b      	ldr	r3, [r3, #0]
 800e9fc:	f022 0210 	bic.w	r2, r2, #16
 800ea00:	601a      	str	r2, [r3, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800ea02:	687b      	ldr	r3, [r7, #4]
 800ea04:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800ea08:	4619      	mov	r1, r3
 800ea0a:	6878      	ldr	r0, [r7, #4]
 800ea0c:	f7ff f9d6 	bl	800ddbc <HAL_UARTEx_RxEventCallback>
 800ea10:	e002      	b.n	800ea18 <UART_RxISR_16BIT+0xb8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800ea12:	6878      	ldr	r0, [r7, #4]
 800ea14:	f7f7 f938 	bl	8005c88 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ea18:	687b      	ldr	r3, [r7, #4]
 800ea1a:	2200      	movs	r2, #0
 800ea1c:	66da      	str	r2, [r3, #108]	; 0x6c
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800ea1e:	e007      	b.n	800ea30 <UART_RxISR_16BIT+0xd0>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800ea20:	687b      	ldr	r3, [r7, #4]
 800ea22:	681b      	ldr	r3, [r3, #0]
 800ea24:	699a      	ldr	r2, [r3, #24]
 800ea26:	687b      	ldr	r3, [r7, #4]
 800ea28:	681b      	ldr	r3, [r3, #0]
 800ea2a:	f042 0208 	orr.w	r2, r2, #8
 800ea2e:	619a      	str	r2, [r3, #24]
}
 800ea30:	bf00      	nop
 800ea32:	3710      	adds	r7, #16
 800ea34:	46bd      	mov	sp, r7
 800ea36:	bd80      	pop	{r7, pc}

0800ea38 <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800ea38:	b580      	push	{r7, lr}
 800ea3a:	b088      	sub	sp, #32
 800ea3c:	af00      	add	r7, sp, #0
 800ea3e:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 800ea40:	687b      	ldr	r3, [r7, #4]
 800ea42:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 800ea46:	837b      	strh	r3, [r7, #26]
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 800ea48:	687b      	ldr	r3, [r7, #4]
 800ea4a:	681b      	ldr	r3, [r3, #0]
 800ea4c:	69db      	ldr	r3, [r3, #28]
 800ea4e:	61fb      	str	r3, [r7, #28]
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 800ea50:	687b      	ldr	r3, [r7, #4]
 800ea52:	681b      	ldr	r3, [r3, #0]
 800ea54:	681b      	ldr	r3, [r3, #0]
 800ea56:	617b      	str	r3, [r7, #20]
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 800ea58:	687b      	ldr	r3, [r7, #4]
 800ea5a:	681b      	ldr	r3, [r3, #0]
 800ea5c:	689b      	ldr	r3, [r3, #8]
 800ea5e:	613b      	str	r3, [r7, #16]

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800ea60:	687b      	ldr	r3, [r7, #4]
 800ea62:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800ea66:	2b22      	cmp	r3, #34	; 0x22
 800ea68:	f040 80da 	bne.w	800ec20 <UART_RxISR_8BIT_FIFOEN+0x1e8>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 800ea6c:	687b      	ldr	r3, [r7, #4]
 800ea6e:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 800ea72:	81fb      	strh	r3, [r7, #14]
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800ea74:	e0aa      	b.n	800ebcc <UART_RxISR_8BIT_FIFOEN+0x194>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800ea76:	687b      	ldr	r3, [r7, #4]
 800ea78:	681b      	ldr	r3, [r3, #0]
 800ea7a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ea7c:	81bb      	strh	r3, [r7, #12]
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800ea7e:	89bb      	ldrh	r3, [r7, #12]
 800ea80:	b2d9      	uxtb	r1, r3
 800ea82:	8b7b      	ldrh	r3, [r7, #26]
 800ea84:	b2da      	uxtb	r2, r3
 800ea86:	687b      	ldr	r3, [r7, #4]
 800ea88:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800ea8a:	400a      	ands	r2, r1
 800ea8c:	b2d2      	uxtb	r2, r2
 800ea8e:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 800ea90:	687b      	ldr	r3, [r7, #4]
 800ea92:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800ea94:	1c5a      	adds	r2, r3, #1
 800ea96:	687b      	ldr	r3, [r7, #4]
 800ea98:	659a      	str	r2, [r3, #88]	; 0x58
      huart->RxXferCount--;
 800ea9a:	687b      	ldr	r3, [r7, #4]
 800ea9c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800eaa0:	b29b      	uxth	r3, r3
 800eaa2:	3b01      	subs	r3, #1
 800eaa4:	b29a      	uxth	r2, r3
 800eaa6:	687b      	ldr	r3, [r7, #4]
 800eaa8:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 800eaac:	687b      	ldr	r3, [r7, #4]
 800eaae:	681b      	ldr	r3, [r3, #0]
 800eab0:	69db      	ldr	r3, [r3, #28]
 800eab2:	61fb      	str	r3, [r7, #28]

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 800eab4:	69fb      	ldr	r3, [r7, #28]
 800eab6:	f003 0307 	and.w	r3, r3, #7
 800eaba:	2b00      	cmp	r3, #0
 800eabc:	d04d      	beq.n	800eb5a <UART_RxISR_8BIT_FIFOEN+0x122>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800eabe:	69fb      	ldr	r3, [r7, #28]
 800eac0:	f003 0301 	and.w	r3, r3, #1
 800eac4:	2b00      	cmp	r3, #0
 800eac6:	d010      	beq.n	800eaea <UART_RxISR_8BIT_FIFOEN+0xb2>
 800eac8:	697b      	ldr	r3, [r7, #20]
 800eaca:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800eace:	2b00      	cmp	r3, #0
 800ead0:	d00b      	beq.n	800eaea <UART_RxISR_8BIT_FIFOEN+0xb2>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800ead2:	687b      	ldr	r3, [r7, #4]
 800ead4:	681b      	ldr	r3, [r3, #0]
 800ead6:	2201      	movs	r2, #1
 800ead8:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 800eada:	687b      	ldr	r3, [r7, #4]
 800eadc:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800eae0:	f043 0201 	orr.w	r2, r3, #1
 800eae4:	687b      	ldr	r3, [r7, #4]
 800eae6:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800eaea:	69fb      	ldr	r3, [r7, #28]
 800eaec:	f003 0302 	and.w	r3, r3, #2
 800eaf0:	2b00      	cmp	r3, #0
 800eaf2:	d010      	beq.n	800eb16 <UART_RxISR_8BIT_FIFOEN+0xde>
 800eaf4:	693b      	ldr	r3, [r7, #16]
 800eaf6:	f003 0301 	and.w	r3, r3, #1
 800eafa:	2b00      	cmp	r3, #0
 800eafc:	d00b      	beq.n	800eb16 <UART_RxISR_8BIT_FIFOEN+0xde>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800eafe:	687b      	ldr	r3, [r7, #4]
 800eb00:	681b      	ldr	r3, [r3, #0]
 800eb02:	2202      	movs	r2, #2
 800eb04:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800eb06:	687b      	ldr	r3, [r7, #4]
 800eb08:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800eb0c:	f043 0204 	orr.w	r2, r3, #4
 800eb10:	687b      	ldr	r3, [r7, #4]
 800eb12:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800eb16:	69fb      	ldr	r3, [r7, #28]
 800eb18:	f003 0304 	and.w	r3, r3, #4
 800eb1c:	2b00      	cmp	r3, #0
 800eb1e:	d010      	beq.n	800eb42 <UART_RxISR_8BIT_FIFOEN+0x10a>
 800eb20:	693b      	ldr	r3, [r7, #16]
 800eb22:	f003 0301 	and.w	r3, r3, #1
 800eb26:	2b00      	cmp	r3, #0
 800eb28:	d00b      	beq.n	800eb42 <UART_RxISR_8BIT_FIFOEN+0x10a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800eb2a:	687b      	ldr	r3, [r7, #4]
 800eb2c:	681b      	ldr	r3, [r3, #0]
 800eb2e:	2204      	movs	r2, #4
 800eb30:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800eb32:	687b      	ldr	r3, [r7, #4]
 800eb34:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800eb38:	f043 0202 	orr.w	r2, r3, #2
 800eb3c:	687b      	ldr	r3, [r7, #4]
 800eb3e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800eb42:	687b      	ldr	r3, [r7, #4]
 800eb44:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800eb48:	2b00      	cmp	r3, #0
 800eb4a:	d006      	beq.n	800eb5a <UART_RxISR_8BIT_FIFOEN+0x122>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800eb4c:	6878      	ldr	r0, [r7, #4]
 800eb4e:	f7ff f92b 	bl	800dda8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800eb52:	687b      	ldr	r3, [r7, #4]
 800eb54:	2200      	movs	r2, #0
 800eb56:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }
      }

      if (huart->RxXferCount == 0U)
 800eb5a:	687b      	ldr	r3, [r7, #4]
 800eb5c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800eb60:	b29b      	uxth	r3, r3
 800eb62:	2b00      	cmp	r3, #0
 800eb64:	d132      	bne.n	800ebcc <UART_RxISR_8BIT_FIFOEN+0x194>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800eb66:	687b      	ldr	r3, [r7, #4]
 800eb68:	681b      	ldr	r3, [r3, #0]
 800eb6a:	681a      	ldr	r2, [r3, #0]
 800eb6c:	687b      	ldr	r3, [r7, #4]
 800eb6e:	681b      	ldr	r3, [r3, #0]
 800eb70:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800eb74:	601a      	str	r2, [r3, #0]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800eb76:	687b      	ldr	r3, [r7, #4]
 800eb78:	681b      	ldr	r3, [r3, #0]
 800eb7a:	689b      	ldr	r3, [r3, #8]
 800eb7c:	687a      	ldr	r2, [r7, #4]
 800eb7e:	6812      	ldr	r2, [r2, #0]
 800eb80:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800eb84:	f023 0301 	bic.w	r3, r3, #1
 800eb88:	6093      	str	r3, [r2, #8]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800eb8a:	687b      	ldr	r3, [r7, #4]
 800eb8c:	2220      	movs	r2, #32
 800eb8e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800eb92:	687b      	ldr	r3, [r7, #4]
 800eb94:	2200      	movs	r2, #0
 800eb96:	671a      	str	r2, [r3, #112]	; 0x70

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800eb98:	687b      	ldr	r3, [r7, #4]
 800eb9a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800eb9c:	2b01      	cmp	r3, #1
 800eb9e:	d10f      	bne.n	800ebc0 <UART_RxISR_8BIT_FIFOEN+0x188>
        {
          /* Disable IDLE interrupt */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800eba0:	687b      	ldr	r3, [r7, #4]
 800eba2:	681b      	ldr	r3, [r3, #0]
 800eba4:	681a      	ldr	r2, [r3, #0]
 800eba6:	687b      	ldr	r3, [r7, #4]
 800eba8:	681b      	ldr	r3, [r3, #0]
 800ebaa:	f022 0210 	bic.w	r2, r2, #16
 800ebae:	601a      	str	r2, [r3, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800ebb0:	687b      	ldr	r3, [r7, #4]
 800ebb2:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800ebb6:	4619      	mov	r1, r3
 800ebb8:	6878      	ldr	r0, [r7, #4]
 800ebba:	f7ff f8ff 	bl	800ddbc <HAL_UARTEx_RxEventCallback>
 800ebbe:	e002      	b.n	800ebc6 <UART_RxISR_8BIT_FIFOEN+0x18e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 800ebc0:	6878      	ldr	r0, [r7, #4]
 800ebc2:	f7f7 f861 	bl	8005c88 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ebc6:	687b      	ldr	r3, [r7, #4]
 800ebc8:	2200      	movs	r2, #0
 800ebca:	66da      	str	r2, [r3, #108]	; 0x6c
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800ebcc:	89fb      	ldrh	r3, [r7, #14]
 800ebce:	2b00      	cmp	r3, #0
 800ebd0:	d005      	beq.n	800ebde <UART_RxISR_8BIT_FIFOEN+0x1a6>
 800ebd2:	69fb      	ldr	r3, [r7, #28]
 800ebd4:	f003 0320 	and.w	r3, r3, #32
 800ebd8:	2b00      	cmp	r3, #0
 800ebda:	f47f af4c 	bne.w	800ea76 <UART_RxISR_8BIT_FIFOEN+0x3e>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 800ebde:	687b      	ldr	r3, [r7, #4]
 800ebe0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800ebe4:	817b      	strh	r3, [r7, #10]
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800ebe6:	897b      	ldrh	r3, [r7, #10]
 800ebe8:	2b00      	cmp	r3, #0
 800ebea:	d021      	beq.n	800ec30 <UART_RxISR_8BIT_FIFOEN+0x1f8>
 800ebec:	687b      	ldr	r3, [r7, #4]
 800ebee:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 800ebf2:	897a      	ldrh	r2, [r7, #10]
 800ebf4:	429a      	cmp	r2, r3
 800ebf6:	d21b      	bcs.n	800ec30 <UART_RxISR_8BIT_FIFOEN+0x1f8>
    {
      /* Disable the UART RXFT interrupt*/
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800ebf8:	687b      	ldr	r3, [r7, #4]
 800ebfa:	681b      	ldr	r3, [r3, #0]
 800ebfc:	689a      	ldr	r2, [r3, #8]
 800ebfe:	687b      	ldr	r3, [r7, #4]
 800ec00:	681b      	ldr	r3, [r3, #0]
 800ec02:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
 800ec06:	609a      	str	r2, [r3, #8]

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 800ec08:	687b      	ldr	r3, [r7, #4]
 800ec0a:	4a0b      	ldr	r2, [pc, #44]	; (800ec38 <UART_RxISR_8BIT_FIFOEN+0x200>)
 800ec0c:	671a      	str	r2, [r3, #112]	; 0x70

      /* Enable the UART Data Register Not Empty interrupt */
      SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800ec0e:	687b      	ldr	r3, [r7, #4]
 800ec10:	681b      	ldr	r3, [r3, #0]
 800ec12:	681a      	ldr	r2, [r3, #0]
 800ec14:	687b      	ldr	r3, [r7, #4]
 800ec16:	681b      	ldr	r3, [r3, #0]
 800ec18:	f042 0220 	orr.w	r2, r2, #32
 800ec1c:	601a      	str	r2, [r3, #0]
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800ec1e:	e007      	b.n	800ec30 <UART_RxISR_8BIT_FIFOEN+0x1f8>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800ec20:	687b      	ldr	r3, [r7, #4]
 800ec22:	681b      	ldr	r3, [r3, #0]
 800ec24:	699a      	ldr	r2, [r3, #24]
 800ec26:	687b      	ldr	r3, [r7, #4]
 800ec28:	681b      	ldr	r3, [r3, #0]
 800ec2a:	f042 0208 	orr.w	r2, r2, #8
 800ec2e:	619a      	str	r2, [r3, #24]
}
 800ec30:	bf00      	nop
 800ec32:	3720      	adds	r7, #32
 800ec34:	46bd      	mov	sp, r7
 800ec36:	bd80      	pop	{r7, pc}
 800ec38:	0800e889 	.word	0x0800e889

0800ec3c <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800ec3c:	b580      	push	{r7, lr}
 800ec3e:	b08a      	sub	sp, #40	; 0x28
 800ec40:	af00      	add	r7, sp, #0
 800ec42:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 800ec44:	687b      	ldr	r3, [r7, #4]
 800ec46:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 800ec4a:	847b      	strh	r3, [r7, #34]	; 0x22
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 800ec4c:	687b      	ldr	r3, [r7, #4]
 800ec4e:	681b      	ldr	r3, [r3, #0]
 800ec50:	69db      	ldr	r3, [r3, #28]
 800ec52:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 800ec54:	687b      	ldr	r3, [r7, #4]
 800ec56:	681b      	ldr	r3, [r3, #0]
 800ec58:	681b      	ldr	r3, [r3, #0]
 800ec5a:	61fb      	str	r3, [r7, #28]
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 800ec5c:	687b      	ldr	r3, [r7, #4]
 800ec5e:	681b      	ldr	r3, [r3, #0]
 800ec60:	689b      	ldr	r3, [r3, #8]
 800ec62:	61bb      	str	r3, [r7, #24]

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800ec64:	687b      	ldr	r3, [r7, #4]
 800ec66:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800ec6a:	2b22      	cmp	r3, #34	; 0x22
 800ec6c:	f040 80da 	bne.w	800ee24 <UART_RxISR_16BIT_FIFOEN+0x1e8>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 800ec70:	687b      	ldr	r3, [r7, #4]
 800ec72:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 800ec76:	82fb      	strh	r3, [r7, #22]
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800ec78:	e0aa      	b.n	800edd0 <UART_RxISR_16BIT_FIFOEN+0x194>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800ec7a:	687b      	ldr	r3, [r7, #4]
 800ec7c:	681b      	ldr	r3, [r3, #0]
 800ec7e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ec80:	82bb      	strh	r3, [r7, #20]
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 800ec82:	687b      	ldr	r3, [r7, #4]
 800ec84:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800ec86:	613b      	str	r3, [r7, #16]
      *tmp = (uint16_t)(uhdata & uhMask);
 800ec88:	8aba      	ldrh	r2, [r7, #20]
 800ec8a:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800ec8c:	4013      	ands	r3, r2
 800ec8e:	b29a      	uxth	r2, r3
 800ec90:	693b      	ldr	r3, [r7, #16]
 800ec92:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800ec94:	687b      	ldr	r3, [r7, #4]
 800ec96:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800ec98:	1c9a      	adds	r2, r3, #2
 800ec9a:	687b      	ldr	r3, [r7, #4]
 800ec9c:	659a      	str	r2, [r3, #88]	; 0x58
      huart->RxXferCount--;
 800ec9e:	687b      	ldr	r3, [r7, #4]
 800eca0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800eca4:	b29b      	uxth	r3, r3
 800eca6:	3b01      	subs	r3, #1
 800eca8:	b29a      	uxth	r2, r3
 800ecaa:	687b      	ldr	r3, [r7, #4]
 800ecac:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 800ecb0:	687b      	ldr	r3, [r7, #4]
 800ecb2:	681b      	ldr	r3, [r3, #0]
 800ecb4:	69db      	ldr	r3, [r3, #28]
 800ecb6:	627b      	str	r3, [r7, #36]	; 0x24

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 800ecb8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ecba:	f003 0307 	and.w	r3, r3, #7
 800ecbe:	2b00      	cmp	r3, #0
 800ecc0:	d04d      	beq.n	800ed5e <UART_RxISR_16BIT_FIFOEN+0x122>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800ecc2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ecc4:	f003 0301 	and.w	r3, r3, #1
 800ecc8:	2b00      	cmp	r3, #0
 800ecca:	d010      	beq.n	800ecee <UART_RxISR_16BIT_FIFOEN+0xb2>
 800eccc:	69fb      	ldr	r3, [r7, #28]
 800ecce:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800ecd2:	2b00      	cmp	r3, #0
 800ecd4:	d00b      	beq.n	800ecee <UART_RxISR_16BIT_FIFOEN+0xb2>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800ecd6:	687b      	ldr	r3, [r7, #4]
 800ecd8:	681b      	ldr	r3, [r3, #0]
 800ecda:	2201      	movs	r2, #1
 800ecdc:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 800ecde:	687b      	ldr	r3, [r7, #4]
 800ece0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800ece4:	f043 0201 	orr.w	r2, r3, #1
 800ece8:	687b      	ldr	r3, [r7, #4]
 800ecea:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800ecee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ecf0:	f003 0302 	and.w	r3, r3, #2
 800ecf4:	2b00      	cmp	r3, #0
 800ecf6:	d010      	beq.n	800ed1a <UART_RxISR_16BIT_FIFOEN+0xde>
 800ecf8:	69bb      	ldr	r3, [r7, #24]
 800ecfa:	f003 0301 	and.w	r3, r3, #1
 800ecfe:	2b00      	cmp	r3, #0
 800ed00:	d00b      	beq.n	800ed1a <UART_RxISR_16BIT_FIFOEN+0xde>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800ed02:	687b      	ldr	r3, [r7, #4]
 800ed04:	681b      	ldr	r3, [r3, #0]
 800ed06:	2202      	movs	r2, #2
 800ed08:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800ed0a:	687b      	ldr	r3, [r7, #4]
 800ed0c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800ed10:	f043 0204 	orr.w	r2, r3, #4
 800ed14:	687b      	ldr	r3, [r7, #4]
 800ed16:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800ed1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ed1c:	f003 0304 	and.w	r3, r3, #4
 800ed20:	2b00      	cmp	r3, #0
 800ed22:	d010      	beq.n	800ed46 <UART_RxISR_16BIT_FIFOEN+0x10a>
 800ed24:	69bb      	ldr	r3, [r7, #24]
 800ed26:	f003 0301 	and.w	r3, r3, #1
 800ed2a:	2b00      	cmp	r3, #0
 800ed2c:	d00b      	beq.n	800ed46 <UART_RxISR_16BIT_FIFOEN+0x10a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800ed2e:	687b      	ldr	r3, [r7, #4]
 800ed30:	681b      	ldr	r3, [r3, #0]
 800ed32:	2204      	movs	r2, #4
 800ed34:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800ed36:	687b      	ldr	r3, [r7, #4]
 800ed38:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800ed3c:	f043 0202 	orr.w	r2, r3, #2
 800ed40:	687b      	ldr	r3, [r7, #4]
 800ed42:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800ed46:	687b      	ldr	r3, [r7, #4]
 800ed48:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800ed4c:	2b00      	cmp	r3, #0
 800ed4e:	d006      	beq.n	800ed5e <UART_RxISR_16BIT_FIFOEN+0x122>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800ed50:	6878      	ldr	r0, [r7, #4]
 800ed52:	f7ff f829 	bl	800dda8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800ed56:	687b      	ldr	r3, [r7, #4]
 800ed58:	2200      	movs	r2, #0
 800ed5a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }
      }

      if (huart->RxXferCount == 0U)
 800ed5e:	687b      	ldr	r3, [r7, #4]
 800ed60:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800ed64:	b29b      	uxth	r3, r3
 800ed66:	2b00      	cmp	r3, #0
 800ed68:	d132      	bne.n	800edd0 <UART_RxISR_16BIT_FIFOEN+0x194>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800ed6a:	687b      	ldr	r3, [r7, #4]
 800ed6c:	681b      	ldr	r3, [r3, #0]
 800ed6e:	681a      	ldr	r2, [r3, #0]
 800ed70:	687b      	ldr	r3, [r7, #4]
 800ed72:	681b      	ldr	r3, [r3, #0]
 800ed74:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800ed78:	601a      	str	r2, [r3, #0]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800ed7a:	687b      	ldr	r3, [r7, #4]
 800ed7c:	681b      	ldr	r3, [r3, #0]
 800ed7e:	689b      	ldr	r3, [r3, #8]
 800ed80:	687a      	ldr	r2, [r7, #4]
 800ed82:	6812      	ldr	r2, [r2, #0]
 800ed84:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800ed88:	f023 0301 	bic.w	r3, r3, #1
 800ed8c:	6093      	str	r3, [r2, #8]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800ed8e:	687b      	ldr	r3, [r7, #4]
 800ed90:	2220      	movs	r2, #32
 800ed92:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800ed96:	687b      	ldr	r3, [r7, #4]
 800ed98:	2200      	movs	r2, #0
 800ed9a:	671a      	str	r2, [r3, #112]	; 0x70

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800ed9c:	687b      	ldr	r3, [r7, #4]
 800ed9e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800eda0:	2b01      	cmp	r3, #1
 800eda2:	d10f      	bne.n	800edc4 <UART_RxISR_16BIT_FIFOEN+0x188>
        {
          /* Disable IDLE interrupt */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800eda4:	687b      	ldr	r3, [r7, #4]
 800eda6:	681b      	ldr	r3, [r3, #0]
 800eda8:	681a      	ldr	r2, [r3, #0]
 800edaa:	687b      	ldr	r3, [r7, #4]
 800edac:	681b      	ldr	r3, [r3, #0]
 800edae:	f022 0210 	bic.w	r2, r2, #16
 800edb2:	601a      	str	r2, [r3, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800edb4:	687b      	ldr	r3, [r7, #4]
 800edb6:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800edba:	4619      	mov	r1, r3
 800edbc:	6878      	ldr	r0, [r7, #4]
 800edbe:	f7fe fffd 	bl	800ddbc <HAL_UARTEx_RxEventCallback>
 800edc2:	e002      	b.n	800edca <UART_RxISR_16BIT_FIFOEN+0x18e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 800edc4:	6878      	ldr	r0, [r7, #4]
 800edc6:	f7f6 ff5f 	bl	8005c88 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800edca:	687b      	ldr	r3, [r7, #4]
 800edcc:	2200      	movs	r2, #0
 800edce:	66da      	str	r2, [r3, #108]	; 0x6c
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800edd0:	8afb      	ldrh	r3, [r7, #22]
 800edd2:	2b00      	cmp	r3, #0
 800edd4:	d005      	beq.n	800ede2 <UART_RxISR_16BIT_FIFOEN+0x1a6>
 800edd6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800edd8:	f003 0320 	and.w	r3, r3, #32
 800eddc:	2b00      	cmp	r3, #0
 800edde:	f47f af4c 	bne.w	800ec7a <UART_RxISR_16BIT_FIFOEN+0x3e>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 800ede2:	687b      	ldr	r3, [r7, #4]
 800ede4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800ede8:	81fb      	strh	r3, [r7, #14]
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800edea:	89fb      	ldrh	r3, [r7, #14]
 800edec:	2b00      	cmp	r3, #0
 800edee:	d021      	beq.n	800ee34 <UART_RxISR_16BIT_FIFOEN+0x1f8>
 800edf0:	687b      	ldr	r3, [r7, #4]
 800edf2:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 800edf6:	89fa      	ldrh	r2, [r7, #14]
 800edf8:	429a      	cmp	r2, r3
 800edfa:	d21b      	bcs.n	800ee34 <UART_RxISR_16BIT_FIFOEN+0x1f8>
    {
      /* Disable the UART RXFT interrupt*/
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800edfc:	687b      	ldr	r3, [r7, #4]
 800edfe:	681b      	ldr	r3, [r3, #0]
 800ee00:	689a      	ldr	r2, [r3, #8]
 800ee02:	687b      	ldr	r3, [r7, #4]
 800ee04:	681b      	ldr	r3, [r3, #0]
 800ee06:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
 800ee0a:	609a      	str	r2, [r3, #8]

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 800ee0c:	687b      	ldr	r3, [r7, #4]
 800ee0e:	4a0b      	ldr	r2, [pc, #44]	; (800ee3c <UART_RxISR_16BIT_FIFOEN+0x200>)
 800ee10:	671a      	str	r2, [r3, #112]	; 0x70

      /* Enable the UART Data Register Not Empty interrupt */
      SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800ee12:	687b      	ldr	r3, [r7, #4]
 800ee14:	681b      	ldr	r3, [r3, #0]
 800ee16:	681a      	ldr	r2, [r3, #0]
 800ee18:	687b      	ldr	r3, [r7, #4]
 800ee1a:	681b      	ldr	r3, [r3, #0]
 800ee1c:	f042 0220 	orr.w	r2, r2, #32
 800ee20:	601a      	str	r2, [r3, #0]
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800ee22:	e007      	b.n	800ee34 <UART_RxISR_16BIT_FIFOEN+0x1f8>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800ee24:	687b      	ldr	r3, [r7, #4]
 800ee26:	681b      	ldr	r3, [r3, #0]
 800ee28:	699a      	ldr	r2, [r3, #24]
 800ee2a:	687b      	ldr	r3, [r7, #4]
 800ee2c:	681b      	ldr	r3, [r3, #0]
 800ee2e:	f042 0208 	orr.w	r2, r2, #8
 800ee32:	619a      	str	r2, [r3, #24]
}
 800ee34:	bf00      	nop
 800ee36:	3728      	adds	r7, #40	; 0x28
 800ee38:	46bd      	mov	sp, r7
 800ee3a:	bd80      	pop	{r7, pc}
 800ee3c:	0800e961 	.word	0x0800e961

0800ee40 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800ee40:	b480      	push	{r7}
 800ee42:	b083      	sub	sp, #12
 800ee44:	af00      	add	r7, sp, #0
 800ee46:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800ee48:	bf00      	nop
 800ee4a:	370c      	adds	r7, #12
 800ee4c:	46bd      	mov	sp, r7
 800ee4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ee52:	4770      	bx	lr

0800ee54 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 800ee54:	b480      	push	{r7}
 800ee56:	b083      	sub	sp, #12
 800ee58:	af00      	add	r7, sp, #0
 800ee5a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 800ee5c:	bf00      	nop
 800ee5e:	370c      	adds	r7, #12
 800ee60:	46bd      	mov	sp, r7
 800ee62:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ee66:	4770      	bx	lr

0800ee68 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 800ee68:	b480      	push	{r7}
 800ee6a:	b083      	sub	sp, #12
 800ee6c:	af00      	add	r7, sp, #0
 800ee6e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 800ee70:	bf00      	nop
 800ee72:	370c      	adds	r7, #12
 800ee74:	46bd      	mov	sp, r7
 800ee76:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ee7a:	4770      	bx	lr

0800ee7c <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800ee7c:	b480      	push	{r7}
 800ee7e:	b085      	sub	sp, #20
 800ee80:	af00      	add	r7, sp, #0
 800ee82:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800ee84:	687b      	ldr	r3, [r7, #4]
 800ee86:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800ee8a:	2b01      	cmp	r3, #1
 800ee8c:	d101      	bne.n	800ee92 <HAL_UARTEx_DisableFifoMode+0x16>
 800ee8e:	2302      	movs	r3, #2
 800ee90:	e027      	b.n	800eee2 <HAL_UARTEx_DisableFifoMode+0x66>
 800ee92:	687b      	ldr	r3, [r7, #4]
 800ee94:	2201      	movs	r2, #1
 800ee96:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 800ee9a:	687b      	ldr	r3, [r7, #4]
 800ee9c:	2224      	movs	r2, #36	; 0x24
 800ee9e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800eea2:	687b      	ldr	r3, [r7, #4]
 800eea4:	681b      	ldr	r3, [r3, #0]
 800eea6:	681b      	ldr	r3, [r3, #0]
 800eea8:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800eeaa:	687b      	ldr	r3, [r7, #4]
 800eeac:	681b      	ldr	r3, [r3, #0]
 800eeae:	681a      	ldr	r2, [r3, #0]
 800eeb0:	687b      	ldr	r3, [r7, #4]
 800eeb2:	681b      	ldr	r3, [r3, #0]
 800eeb4:	f022 0201 	bic.w	r2, r2, #1
 800eeb8:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800eeba:	68fb      	ldr	r3, [r7, #12]
 800eebc:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 800eec0:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800eec2:	687b      	ldr	r3, [r7, #4]
 800eec4:	2200      	movs	r2, #0
 800eec6:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800eec8:	687b      	ldr	r3, [r7, #4]
 800eeca:	681b      	ldr	r3, [r3, #0]
 800eecc:	68fa      	ldr	r2, [r7, #12]
 800eece:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800eed0:	687b      	ldr	r3, [r7, #4]
 800eed2:	2220      	movs	r2, #32
 800eed4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800eed8:	687b      	ldr	r3, [r7, #4]
 800eeda:	2200      	movs	r2, #0
 800eedc:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800eee0:	2300      	movs	r3, #0
}
 800eee2:	4618      	mov	r0, r3
 800eee4:	3714      	adds	r7, #20
 800eee6:	46bd      	mov	sp, r7
 800eee8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eeec:	4770      	bx	lr

0800eeee <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800eeee:	b580      	push	{r7, lr}
 800eef0:	b084      	sub	sp, #16
 800eef2:	af00      	add	r7, sp, #0
 800eef4:	6078      	str	r0, [r7, #4]
 800eef6:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800eef8:	687b      	ldr	r3, [r7, #4]
 800eefa:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800eefe:	2b01      	cmp	r3, #1
 800ef00:	d101      	bne.n	800ef06 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800ef02:	2302      	movs	r3, #2
 800ef04:	e02d      	b.n	800ef62 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800ef06:	687b      	ldr	r3, [r7, #4]
 800ef08:	2201      	movs	r2, #1
 800ef0a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 800ef0e:	687b      	ldr	r3, [r7, #4]
 800ef10:	2224      	movs	r2, #36	; 0x24
 800ef12:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800ef16:	687b      	ldr	r3, [r7, #4]
 800ef18:	681b      	ldr	r3, [r3, #0]
 800ef1a:	681b      	ldr	r3, [r3, #0]
 800ef1c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800ef1e:	687b      	ldr	r3, [r7, #4]
 800ef20:	681b      	ldr	r3, [r3, #0]
 800ef22:	681a      	ldr	r2, [r3, #0]
 800ef24:	687b      	ldr	r3, [r7, #4]
 800ef26:	681b      	ldr	r3, [r3, #0]
 800ef28:	f022 0201 	bic.w	r2, r2, #1
 800ef2c:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800ef2e:	687b      	ldr	r3, [r7, #4]
 800ef30:	681b      	ldr	r3, [r3, #0]
 800ef32:	689b      	ldr	r3, [r3, #8]
 800ef34:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 800ef38:	687b      	ldr	r3, [r7, #4]
 800ef3a:	681b      	ldr	r3, [r3, #0]
 800ef3c:	683a      	ldr	r2, [r7, #0]
 800ef3e:	430a      	orrs	r2, r1
 800ef40:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800ef42:	6878      	ldr	r0, [r7, #4]
 800ef44:	f000 f850 	bl	800efe8 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800ef48:	687b      	ldr	r3, [r7, #4]
 800ef4a:	681b      	ldr	r3, [r3, #0]
 800ef4c:	68fa      	ldr	r2, [r7, #12]
 800ef4e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800ef50:	687b      	ldr	r3, [r7, #4]
 800ef52:	2220      	movs	r2, #32
 800ef54:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800ef58:	687b      	ldr	r3, [r7, #4]
 800ef5a:	2200      	movs	r2, #0
 800ef5c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800ef60:	2300      	movs	r3, #0
}
 800ef62:	4618      	mov	r0, r3
 800ef64:	3710      	adds	r7, #16
 800ef66:	46bd      	mov	sp, r7
 800ef68:	bd80      	pop	{r7, pc}

0800ef6a <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800ef6a:	b580      	push	{r7, lr}
 800ef6c:	b084      	sub	sp, #16
 800ef6e:	af00      	add	r7, sp, #0
 800ef70:	6078      	str	r0, [r7, #4]
 800ef72:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800ef74:	687b      	ldr	r3, [r7, #4]
 800ef76:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800ef7a:	2b01      	cmp	r3, #1
 800ef7c:	d101      	bne.n	800ef82 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800ef7e:	2302      	movs	r3, #2
 800ef80:	e02d      	b.n	800efde <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800ef82:	687b      	ldr	r3, [r7, #4]
 800ef84:	2201      	movs	r2, #1
 800ef86:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 800ef8a:	687b      	ldr	r3, [r7, #4]
 800ef8c:	2224      	movs	r2, #36	; 0x24
 800ef8e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800ef92:	687b      	ldr	r3, [r7, #4]
 800ef94:	681b      	ldr	r3, [r3, #0]
 800ef96:	681b      	ldr	r3, [r3, #0]
 800ef98:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800ef9a:	687b      	ldr	r3, [r7, #4]
 800ef9c:	681b      	ldr	r3, [r3, #0]
 800ef9e:	681a      	ldr	r2, [r3, #0]
 800efa0:	687b      	ldr	r3, [r7, #4]
 800efa2:	681b      	ldr	r3, [r3, #0]
 800efa4:	f022 0201 	bic.w	r2, r2, #1
 800efa8:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800efaa:	687b      	ldr	r3, [r7, #4]
 800efac:	681b      	ldr	r3, [r3, #0]
 800efae:	689b      	ldr	r3, [r3, #8]
 800efb0:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 800efb4:	687b      	ldr	r3, [r7, #4]
 800efb6:	681b      	ldr	r3, [r3, #0]
 800efb8:	683a      	ldr	r2, [r7, #0]
 800efba:	430a      	orrs	r2, r1
 800efbc:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800efbe:	6878      	ldr	r0, [r7, #4]
 800efc0:	f000 f812 	bl	800efe8 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800efc4:	687b      	ldr	r3, [r7, #4]
 800efc6:	681b      	ldr	r3, [r3, #0]
 800efc8:	68fa      	ldr	r2, [r7, #12]
 800efca:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800efcc:	687b      	ldr	r3, [r7, #4]
 800efce:	2220      	movs	r2, #32
 800efd0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800efd4:	687b      	ldr	r3, [r7, #4]
 800efd6:	2200      	movs	r2, #0
 800efd8:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800efdc:	2300      	movs	r3, #0
}
 800efde:	4618      	mov	r0, r3
 800efe0:	3710      	adds	r7, #16
 800efe2:	46bd      	mov	sp, r7
 800efe4:	bd80      	pop	{r7, pc}
	...

0800efe8 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800efe8:	b480      	push	{r7}
 800efea:	b085      	sub	sp, #20
 800efec:	af00      	add	r7, sp, #0
 800efee:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800eff0:	687b      	ldr	r3, [r7, #4]
 800eff2:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800eff4:	2b00      	cmp	r3, #0
 800eff6:	d108      	bne.n	800f00a <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800eff8:	687b      	ldr	r3, [r7, #4]
 800effa:	2201      	movs	r2, #1
 800effc:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 800f000:	687b      	ldr	r3, [r7, #4]
 800f002:	2201      	movs	r2, #1
 800f004:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800f008:	e031      	b.n	800f06e <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800f00a:	2308      	movs	r3, #8
 800f00c:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800f00e:	2308      	movs	r3, #8
 800f010:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800f012:	687b      	ldr	r3, [r7, #4]
 800f014:	681b      	ldr	r3, [r3, #0]
 800f016:	689b      	ldr	r3, [r3, #8]
 800f018:	0e5b      	lsrs	r3, r3, #25
 800f01a:	b2db      	uxtb	r3, r3
 800f01c:	f003 0307 	and.w	r3, r3, #7
 800f020:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800f022:	687b      	ldr	r3, [r7, #4]
 800f024:	681b      	ldr	r3, [r3, #0]
 800f026:	689b      	ldr	r3, [r3, #8]
 800f028:	0f5b      	lsrs	r3, r3, #29
 800f02a:	b2db      	uxtb	r3, r3
 800f02c:	f003 0307 	and.w	r3, r3, #7
 800f030:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800f032:	7bbb      	ldrb	r3, [r7, #14]
 800f034:	7b3a      	ldrb	r2, [r7, #12]
 800f036:	4911      	ldr	r1, [pc, #68]	; (800f07c <UARTEx_SetNbDataToProcess+0x94>)
 800f038:	5c8a      	ldrb	r2, [r1, r2]
 800f03a:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800f03e:	7b3a      	ldrb	r2, [r7, #12]
 800f040:	490f      	ldr	r1, [pc, #60]	; (800f080 <UARTEx_SetNbDataToProcess+0x98>)
 800f042:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800f044:	fb93 f3f2 	sdiv	r3, r3, r2
 800f048:	b29a      	uxth	r2, r3
 800f04a:	687b      	ldr	r3, [r7, #4]
 800f04c:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800f050:	7bfb      	ldrb	r3, [r7, #15]
 800f052:	7b7a      	ldrb	r2, [r7, #13]
 800f054:	4909      	ldr	r1, [pc, #36]	; (800f07c <UARTEx_SetNbDataToProcess+0x94>)
 800f056:	5c8a      	ldrb	r2, [r1, r2]
 800f058:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800f05c:	7b7a      	ldrb	r2, [r7, #13]
 800f05e:	4908      	ldr	r1, [pc, #32]	; (800f080 <UARTEx_SetNbDataToProcess+0x98>)
 800f060:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800f062:	fb93 f3f2 	sdiv	r3, r3, r2
 800f066:	b29a      	uxth	r2, r3
 800f068:	687b      	ldr	r3, [r7, #4]
 800f06a:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 800f06e:	bf00      	nop
 800f070:	3714      	adds	r7, #20
 800f072:	46bd      	mov	sp, r7
 800f074:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f078:	4770      	bx	lr
 800f07a:	bf00      	nop
 800f07c:	08014c94 	.word	0x08014c94
 800f080:	08014c9c 	.word	0x08014c9c

0800f084 <atof>:
 800f084:	2100      	movs	r1, #0
 800f086:	f001 bb79 	b.w	801077c <strtod>

0800f08a <atoi>:
 800f08a:	220a      	movs	r2, #10
 800f08c:	2100      	movs	r1, #0
 800f08e:	f001 bc03 	b.w	8010898 <strtol>
	...

0800f094 <__errno>:
 800f094:	4b01      	ldr	r3, [pc, #4]	; (800f09c <__errno+0x8>)
 800f096:	6818      	ldr	r0, [r3, #0]
 800f098:	4770      	bx	lr
 800f09a:	bf00      	nop
 800f09c:	2000002c 	.word	0x2000002c

0800f0a0 <__libc_init_array>:
 800f0a0:	b570      	push	{r4, r5, r6, lr}
 800f0a2:	4d0d      	ldr	r5, [pc, #52]	; (800f0d8 <__libc_init_array+0x38>)
 800f0a4:	4c0d      	ldr	r4, [pc, #52]	; (800f0dc <__libc_init_array+0x3c>)
 800f0a6:	1b64      	subs	r4, r4, r5
 800f0a8:	10a4      	asrs	r4, r4, #2
 800f0aa:	2600      	movs	r6, #0
 800f0ac:	42a6      	cmp	r6, r4
 800f0ae:	d109      	bne.n	800f0c4 <__libc_init_array+0x24>
 800f0b0:	4d0b      	ldr	r5, [pc, #44]	; (800f0e0 <__libc_init_array+0x40>)
 800f0b2:	4c0c      	ldr	r4, [pc, #48]	; (800f0e4 <__libc_init_array+0x44>)
 800f0b4:	f004 fde6 	bl	8013c84 <_init>
 800f0b8:	1b64      	subs	r4, r4, r5
 800f0ba:	10a4      	asrs	r4, r4, #2
 800f0bc:	2600      	movs	r6, #0
 800f0be:	42a6      	cmp	r6, r4
 800f0c0:	d105      	bne.n	800f0ce <__libc_init_array+0x2e>
 800f0c2:	bd70      	pop	{r4, r5, r6, pc}
 800f0c4:	f855 3b04 	ldr.w	r3, [r5], #4
 800f0c8:	4798      	blx	r3
 800f0ca:	3601      	adds	r6, #1
 800f0cc:	e7ee      	b.n	800f0ac <__libc_init_array+0xc>
 800f0ce:	f855 3b04 	ldr.w	r3, [r5], #4
 800f0d2:	4798      	blx	r3
 800f0d4:	3601      	adds	r6, #1
 800f0d6:	e7f2      	b.n	800f0be <__libc_init_array+0x1e>
 800f0d8:	08015190 	.word	0x08015190
 800f0dc:	08015190 	.word	0x08015190
 800f0e0:	08015190 	.word	0x08015190
 800f0e4:	08015194 	.word	0x08015194

0800f0e8 <memcpy>:
 800f0e8:	440a      	add	r2, r1
 800f0ea:	4291      	cmp	r1, r2
 800f0ec:	f100 33ff 	add.w	r3, r0, #4294967295
 800f0f0:	d100      	bne.n	800f0f4 <memcpy+0xc>
 800f0f2:	4770      	bx	lr
 800f0f4:	b510      	push	{r4, lr}
 800f0f6:	f811 4b01 	ldrb.w	r4, [r1], #1
 800f0fa:	f803 4f01 	strb.w	r4, [r3, #1]!
 800f0fe:	4291      	cmp	r1, r2
 800f100:	d1f9      	bne.n	800f0f6 <memcpy+0xe>
 800f102:	bd10      	pop	{r4, pc}

0800f104 <memmove>:
 800f104:	4288      	cmp	r0, r1
 800f106:	b510      	push	{r4, lr}
 800f108:	eb01 0402 	add.w	r4, r1, r2
 800f10c:	d902      	bls.n	800f114 <memmove+0x10>
 800f10e:	4284      	cmp	r4, r0
 800f110:	4623      	mov	r3, r4
 800f112:	d807      	bhi.n	800f124 <memmove+0x20>
 800f114:	1e43      	subs	r3, r0, #1
 800f116:	42a1      	cmp	r1, r4
 800f118:	d008      	beq.n	800f12c <memmove+0x28>
 800f11a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800f11e:	f803 2f01 	strb.w	r2, [r3, #1]!
 800f122:	e7f8      	b.n	800f116 <memmove+0x12>
 800f124:	4402      	add	r2, r0
 800f126:	4601      	mov	r1, r0
 800f128:	428a      	cmp	r2, r1
 800f12a:	d100      	bne.n	800f12e <memmove+0x2a>
 800f12c:	bd10      	pop	{r4, pc}
 800f12e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800f132:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800f136:	e7f7      	b.n	800f128 <memmove+0x24>

0800f138 <memset>:
 800f138:	4402      	add	r2, r0
 800f13a:	4603      	mov	r3, r0
 800f13c:	4293      	cmp	r3, r2
 800f13e:	d100      	bne.n	800f142 <memset+0xa>
 800f140:	4770      	bx	lr
 800f142:	f803 1b01 	strb.w	r1, [r3], #1
 800f146:	e7f9      	b.n	800f13c <memset+0x4>

0800f148 <__cvt>:
 800f148:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800f14c:	ec55 4b10 	vmov	r4, r5, d0
 800f150:	2d00      	cmp	r5, #0
 800f152:	460e      	mov	r6, r1
 800f154:	4619      	mov	r1, r3
 800f156:	462b      	mov	r3, r5
 800f158:	bfbb      	ittet	lt
 800f15a:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800f15e:	461d      	movlt	r5, r3
 800f160:	2300      	movge	r3, #0
 800f162:	232d      	movlt	r3, #45	; 0x2d
 800f164:	700b      	strb	r3, [r1, #0]
 800f166:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800f168:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800f16c:	4691      	mov	r9, r2
 800f16e:	f023 0820 	bic.w	r8, r3, #32
 800f172:	bfbc      	itt	lt
 800f174:	4622      	movlt	r2, r4
 800f176:	4614      	movlt	r4, r2
 800f178:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800f17c:	d005      	beq.n	800f18a <__cvt+0x42>
 800f17e:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800f182:	d100      	bne.n	800f186 <__cvt+0x3e>
 800f184:	3601      	adds	r6, #1
 800f186:	2102      	movs	r1, #2
 800f188:	e000      	b.n	800f18c <__cvt+0x44>
 800f18a:	2103      	movs	r1, #3
 800f18c:	ab03      	add	r3, sp, #12
 800f18e:	9301      	str	r3, [sp, #4]
 800f190:	ab02      	add	r3, sp, #8
 800f192:	9300      	str	r3, [sp, #0]
 800f194:	ec45 4b10 	vmov	d0, r4, r5
 800f198:	4653      	mov	r3, sl
 800f19a:	4632      	mov	r2, r6
 800f19c:	f001 fcd4 	bl	8010b48 <_dtoa_r>
 800f1a0:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800f1a4:	4607      	mov	r7, r0
 800f1a6:	d102      	bne.n	800f1ae <__cvt+0x66>
 800f1a8:	f019 0f01 	tst.w	r9, #1
 800f1ac:	d022      	beq.n	800f1f4 <__cvt+0xac>
 800f1ae:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800f1b2:	eb07 0906 	add.w	r9, r7, r6
 800f1b6:	d110      	bne.n	800f1da <__cvt+0x92>
 800f1b8:	783b      	ldrb	r3, [r7, #0]
 800f1ba:	2b30      	cmp	r3, #48	; 0x30
 800f1bc:	d10a      	bne.n	800f1d4 <__cvt+0x8c>
 800f1be:	2200      	movs	r2, #0
 800f1c0:	2300      	movs	r3, #0
 800f1c2:	4620      	mov	r0, r4
 800f1c4:	4629      	mov	r1, r5
 800f1c6:	f7f1 fca7 	bl	8000b18 <__aeabi_dcmpeq>
 800f1ca:	b918      	cbnz	r0, 800f1d4 <__cvt+0x8c>
 800f1cc:	f1c6 0601 	rsb	r6, r6, #1
 800f1d0:	f8ca 6000 	str.w	r6, [sl]
 800f1d4:	f8da 3000 	ldr.w	r3, [sl]
 800f1d8:	4499      	add	r9, r3
 800f1da:	2200      	movs	r2, #0
 800f1dc:	2300      	movs	r3, #0
 800f1de:	4620      	mov	r0, r4
 800f1e0:	4629      	mov	r1, r5
 800f1e2:	f7f1 fc99 	bl	8000b18 <__aeabi_dcmpeq>
 800f1e6:	b108      	cbz	r0, 800f1ec <__cvt+0xa4>
 800f1e8:	f8cd 900c 	str.w	r9, [sp, #12]
 800f1ec:	2230      	movs	r2, #48	; 0x30
 800f1ee:	9b03      	ldr	r3, [sp, #12]
 800f1f0:	454b      	cmp	r3, r9
 800f1f2:	d307      	bcc.n	800f204 <__cvt+0xbc>
 800f1f4:	9b03      	ldr	r3, [sp, #12]
 800f1f6:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800f1f8:	1bdb      	subs	r3, r3, r7
 800f1fa:	4638      	mov	r0, r7
 800f1fc:	6013      	str	r3, [r2, #0]
 800f1fe:	b004      	add	sp, #16
 800f200:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f204:	1c59      	adds	r1, r3, #1
 800f206:	9103      	str	r1, [sp, #12]
 800f208:	701a      	strb	r2, [r3, #0]
 800f20a:	e7f0      	b.n	800f1ee <__cvt+0xa6>

0800f20c <__exponent>:
 800f20c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800f20e:	4603      	mov	r3, r0
 800f210:	2900      	cmp	r1, #0
 800f212:	bfb8      	it	lt
 800f214:	4249      	neglt	r1, r1
 800f216:	f803 2b02 	strb.w	r2, [r3], #2
 800f21a:	bfb4      	ite	lt
 800f21c:	222d      	movlt	r2, #45	; 0x2d
 800f21e:	222b      	movge	r2, #43	; 0x2b
 800f220:	2909      	cmp	r1, #9
 800f222:	7042      	strb	r2, [r0, #1]
 800f224:	dd2a      	ble.n	800f27c <__exponent+0x70>
 800f226:	f10d 0407 	add.w	r4, sp, #7
 800f22a:	46a4      	mov	ip, r4
 800f22c:	270a      	movs	r7, #10
 800f22e:	46a6      	mov	lr, r4
 800f230:	460a      	mov	r2, r1
 800f232:	fb91 f6f7 	sdiv	r6, r1, r7
 800f236:	fb07 1516 	mls	r5, r7, r6, r1
 800f23a:	3530      	adds	r5, #48	; 0x30
 800f23c:	2a63      	cmp	r2, #99	; 0x63
 800f23e:	f104 34ff 	add.w	r4, r4, #4294967295
 800f242:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800f246:	4631      	mov	r1, r6
 800f248:	dcf1      	bgt.n	800f22e <__exponent+0x22>
 800f24a:	3130      	adds	r1, #48	; 0x30
 800f24c:	f1ae 0502 	sub.w	r5, lr, #2
 800f250:	f804 1c01 	strb.w	r1, [r4, #-1]
 800f254:	1c44      	adds	r4, r0, #1
 800f256:	4629      	mov	r1, r5
 800f258:	4561      	cmp	r1, ip
 800f25a:	d30a      	bcc.n	800f272 <__exponent+0x66>
 800f25c:	f10d 0209 	add.w	r2, sp, #9
 800f260:	eba2 020e 	sub.w	r2, r2, lr
 800f264:	4565      	cmp	r5, ip
 800f266:	bf88      	it	hi
 800f268:	2200      	movhi	r2, #0
 800f26a:	4413      	add	r3, r2
 800f26c:	1a18      	subs	r0, r3, r0
 800f26e:	b003      	add	sp, #12
 800f270:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800f272:	f811 2b01 	ldrb.w	r2, [r1], #1
 800f276:	f804 2f01 	strb.w	r2, [r4, #1]!
 800f27a:	e7ed      	b.n	800f258 <__exponent+0x4c>
 800f27c:	2330      	movs	r3, #48	; 0x30
 800f27e:	3130      	adds	r1, #48	; 0x30
 800f280:	7083      	strb	r3, [r0, #2]
 800f282:	70c1      	strb	r1, [r0, #3]
 800f284:	1d03      	adds	r3, r0, #4
 800f286:	e7f1      	b.n	800f26c <__exponent+0x60>

0800f288 <_printf_float>:
 800f288:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f28c:	ed2d 8b02 	vpush	{d8}
 800f290:	b08d      	sub	sp, #52	; 0x34
 800f292:	460c      	mov	r4, r1
 800f294:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800f298:	4616      	mov	r6, r2
 800f29a:	461f      	mov	r7, r3
 800f29c:	4605      	mov	r5, r0
 800f29e:	f002 ff67 	bl	8012170 <_localeconv_r>
 800f2a2:	f8d0 a000 	ldr.w	sl, [r0]
 800f2a6:	4650      	mov	r0, sl
 800f2a8:	f7f0 ffba 	bl	8000220 <strlen>
 800f2ac:	2300      	movs	r3, #0
 800f2ae:	930a      	str	r3, [sp, #40]	; 0x28
 800f2b0:	6823      	ldr	r3, [r4, #0]
 800f2b2:	9305      	str	r3, [sp, #20]
 800f2b4:	f8d8 3000 	ldr.w	r3, [r8]
 800f2b8:	f894 b018 	ldrb.w	fp, [r4, #24]
 800f2bc:	3307      	adds	r3, #7
 800f2be:	f023 0307 	bic.w	r3, r3, #7
 800f2c2:	f103 0208 	add.w	r2, r3, #8
 800f2c6:	f8c8 2000 	str.w	r2, [r8]
 800f2ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f2ce:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800f2d2:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800f2d6:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800f2da:	9307      	str	r3, [sp, #28]
 800f2dc:	f8cd 8018 	str.w	r8, [sp, #24]
 800f2e0:	ee08 0a10 	vmov	s16, r0
 800f2e4:	4b9f      	ldr	r3, [pc, #636]	; (800f564 <_printf_float+0x2dc>)
 800f2e6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800f2ea:	f04f 32ff 	mov.w	r2, #4294967295
 800f2ee:	f7f1 fc45 	bl	8000b7c <__aeabi_dcmpun>
 800f2f2:	bb88      	cbnz	r0, 800f358 <_printf_float+0xd0>
 800f2f4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800f2f8:	4b9a      	ldr	r3, [pc, #616]	; (800f564 <_printf_float+0x2dc>)
 800f2fa:	f04f 32ff 	mov.w	r2, #4294967295
 800f2fe:	f7f1 fc1f 	bl	8000b40 <__aeabi_dcmple>
 800f302:	bb48      	cbnz	r0, 800f358 <_printf_float+0xd0>
 800f304:	2200      	movs	r2, #0
 800f306:	2300      	movs	r3, #0
 800f308:	4640      	mov	r0, r8
 800f30a:	4649      	mov	r1, r9
 800f30c:	f7f1 fc0e 	bl	8000b2c <__aeabi_dcmplt>
 800f310:	b110      	cbz	r0, 800f318 <_printf_float+0x90>
 800f312:	232d      	movs	r3, #45	; 0x2d
 800f314:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800f318:	4b93      	ldr	r3, [pc, #588]	; (800f568 <_printf_float+0x2e0>)
 800f31a:	4894      	ldr	r0, [pc, #592]	; (800f56c <_printf_float+0x2e4>)
 800f31c:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 800f320:	bf94      	ite	ls
 800f322:	4698      	movls	r8, r3
 800f324:	4680      	movhi	r8, r0
 800f326:	2303      	movs	r3, #3
 800f328:	6123      	str	r3, [r4, #16]
 800f32a:	9b05      	ldr	r3, [sp, #20]
 800f32c:	f023 0204 	bic.w	r2, r3, #4
 800f330:	6022      	str	r2, [r4, #0]
 800f332:	f04f 0900 	mov.w	r9, #0
 800f336:	9700      	str	r7, [sp, #0]
 800f338:	4633      	mov	r3, r6
 800f33a:	aa0b      	add	r2, sp, #44	; 0x2c
 800f33c:	4621      	mov	r1, r4
 800f33e:	4628      	mov	r0, r5
 800f340:	f000 f9d8 	bl	800f6f4 <_printf_common>
 800f344:	3001      	adds	r0, #1
 800f346:	f040 8090 	bne.w	800f46a <_printf_float+0x1e2>
 800f34a:	f04f 30ff 	mov.w	r0, #4294967295
 800f34e:	b00d      	add	sp, #52	; 0x34
 800f350:	ecbd 8b02 	vpop	{d8}
 800f354:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f358:	4642      	mov	r2, r8
 800f35a:	464b      	mov	r3, r9
 800f35c:	4640      	mov	r0, r8
 800f35e:	4649      	mov	r1, r9
 800f360:	f7f1 fc0c 	bl	8000b7c <__aeabi_dcmpun>
 800f364:	b140      	cbz	r0, 800f378 <_printf_float+0xf0>
 800f366:	464b      	mov	r3, r9
 800f368:	2b00      	cmp	r3, #0
 800f36a:	bfbc      	itt	lt
 800f36c:	232d      	movlt	r3, #45	; 0x2d
 800f36e:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800f372:	487f      	ldr	r0, [pc, #508]	; (800f570 <_printf_float+0x2e8>)
 800f374:	4b7f      	ldr	r3, [pc, #508]	; (800f574 <_printf_float+0x2ec>)
 800f376:	e7d1      	b.n	800f31c <_printf_float+0x94>
 800f378:	6863      	ldr	r3, [r4, #4]
 800f37a:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800f37e:	9206      	str	r2, [sp, #24]
 800f380:	1c5a      	adds	r2, r3, #1
 800f382:	d13f      	bne.n	800f404 <_printf_float+0x17c>
 800f384:	2306      	movs	r3, #6
 800f386:	6063      	str	r3, [r4, #4]
 800f388:	9b05      	ldr	r3, [sp, #20]
 800f38a:	6861      	ldr	r1, [r4, #4]
 800f38c:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800f390:	2300      	movs	r3, #0
 800f392:	9303      	str	r3, [sp, #12]
 800f394:	ab0a      	add	r3, sp, #40	; 0x28
 800f396:	e9cd b301 	strd	fp, r3, [sp, #4]
 800f39a:	ab09      	add	r3, sp, #36	; 0x24
 800f39c:	ec49 8b10 	vmov	d0, r8, r9
 800f3a0:	9300      	str	r3, [sp, #0]
 800f3a2:	6022      	str	r2, [r4, #0]
 800f3a4:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800f3a8:	4628      	mov	r0, r5
 800f3aa:	f7ff fecd 	bl	800f148 <__cvt>
 800f3ae:	9b06      	ldr	r3, [sp, #24]
 800f3b0:	9909      	ldr	r1, [sp, #36]	; 0x24
 800f3b2:	2b47      	cmp	r3, #71	; 0x47
 800f3b4:	4680      	mov	r8, r0
 800f3b6:	d108      	bne.n	800f3ca <_printf_float+0x142>
 800f3b8:	1cc8      	adds	r0, r1, #3
 800f3ba:	db02      	blt.n	800f3c2 <_printf_float+0x13a>
 800f3bc:	6863      	ldr	r3, [r4, #4]
 800f3be:	4299      	cmp	r1, r3
 800f3c0:	dd41      	ble.n	800f446 <_printf_float+0x1be>
 800f3c2:	f1ab 0b02 	sub.w	fp, fp, #2
 800f3c6:	fa5f fb8b 	uxtb.w	fp, fp
 800f3ca:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800f3ce:	d820      	bhi.n	800f412 <_printf_float+0x18a>
 800f3d0:	3901      	subs	r1, #1
 800f3d2:	465a      	mov	r2, fp
 800f3d4:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800f3d8:	9109      	str	r1, [sp, #36]	; 0x24
 800f3da:	f7ff ff17 	bl	800f20c <__exponent>
 800f3de:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800f3e0:	1813      	adds	r3, r2, r0
 800f3e2:	2a01      	cmp	r2, #1
 800f3e4:	4681      	mov	r9, r0
 800f3e6:	6123      	str	r3, [r4, #16]
 800f3e8:	dc02      	bgt.n	800f3f0 <_printf_float+0x168>
 800f3ea:	6822      	ldr	r2, [r4, #0]
 800f3ec:	07d2      	lsls	r2, r2, #31
 800f3ee:	d501      	bpl.n	800f3f4 <_printf_float+0x16c>
 800f3f0:	3301      	adds	r3, #1
 800f3f2:	6123      	str	r3, [r4, #16]
 800f3f4:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800f3f8:	2b00      	cmp	r3, #0
 800f3fa:	d09c      	beq.n	800f336 <_printf_float+0xae>
 800f3fc:	232d      	movs	r3, #45	; 0x2d
 800f3fe:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800f402:	e798      	b.n	800f336 <_printf_float+0xae>
 800f404:	9a06      	ldr	r2, [sp, #24]
 800f406:	2a47      	cmp	r2, #71	; 0x47
 800f408:	d1be      	bne.n	800f388 <_printf_float+0x100>
 800f40a:	2b00      	cmp	r3, #0
 800f40c:	d1bc      	bne.n	800f388 <_printf_float+0x100>
 800f40e:	2301      	movs	r3, #1
 800f410:	e7b9      	b.n	800f386 <_printf_float+0xfe>
 800f412:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800f416:	d118      	bne.n	800f44a <_printf_float+0x1c2>
 800f418:	2900      	cmp	r1, #0
 800f41a:	6863      	ldr	r3, [r4, #4]
 800f41c:	dd0b      	ble.n	800f436 <_printf_float+0x1ae>
 800f41e:	6121      	str	r1, [r4, #16]
 800f420:	b913      	cbnz	r3, 800f428 <_printf_float+0x1a0>
 800f422:	6822      	ldr	r2, [r4, #0]
 800f424:	07d0      	lsls	r0, r2, #31
 800f426:	d502      	bpl.n	800f42e <_printf_float+0x1a6>
 800f428:	3301      	adds	r3, #1
 800f42a:	440b      	add	r3, r1
 800f42c:	6123      	str	r3, [r4, #16]
 800f42e:	65a1      	str	r1, [r4, #88]	; 0x58
 800f430:	f04f 0900 	mov.w	r9, #0
 800f434:	e7de      	b.n	800f3f4 <_printf_float+0x16c>
 800f436:	b913      	cbnz	r3, 800f43e <_printf_float+0x1b6>
 800f438:	6822      	ldr	r2, [r4, #0]
 800f43a:	07d2      	lsls	r2, r2, #31
 800f43c:	d501      	bpl.n	800f442 <_printf_float+0x1ba>
 800f43e:	3302      	adds	r3, #2
 800f440:	e7f4      	b.n	800f42c <_printf_float+0x1a4>
 800f442:	2301      	movs	r3, #1
 800f444:	e7f2      	b.n	800f42c <_printf_float+0x1a4>
 800f446:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800f44a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f44c:	4299      	cmp	r1, r3
 800f44e:	db05      	blt.n	800f45c <_printf_float+0x1d4>
 800f450:	6823      	ldr	r3, [r4, #0]
 800f452:	6121      	str	r1, [r4, #16]
 800f454:	07d8      	lsls	r0, r3, #31
 800f456:	d5ea      	bpl.n	800f42e <_printf_float+0x1a6>
 800f458:	1c4b      	adds	r3, r1, #1
 800f45a:	e7e7      	b.n	800f42c <_printf_float+0x1a4>
 800f45c:	2900      	cmp	r1, #0
 800f45e:	bfd4      	ite	le
 800f460:	f1c1 0202 	rsble	r2, r1, #2
 800f464:	2201      	movgt	r2, #1
 800f466:	4413      	add	r3, r2
 800f468:	e7e0      	b.n	800f42c <_printf_float+0x1a4>
 800f46a:	6823      	ldr	r3, [r4, #0]
 800f46c:	055a      	lsls	r2, r3, #21
 800f46e:	d407      	bmi.n	800f480 <_printf_float+0x1f8>
 800f470:	6923      	ldr	r3, [r4, #16]
 800f472:	4642      	mov	r2, r8
 800f474:	4631      	mov	r1, r6
 800f476:	4628      	mov	r0, r5
 800f478:	47b8      	blx	r7
 800f47a:	3001      	adds	r0, #1
 800f47c:	d12c      	bne.n	800f4d8 <_printf_float+0x250>
 800f47e:	e764      	b.n	800f34a <_printf_float+0xc2>
 800f480:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800f484:	f240 80e0 	bls.w	800f648 <_printf_float+0x3c0>
 800f488:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800f48c:	2200      	movs	r2, #0
 800f48e:	2300      	movs	r3, #0
 800f490:	f7f1 fb42 	bl	8000b18 <__aeabi_dcmpeq>
 800f494:	2800      	cmp	r0, #0
 800f496:	d034      	beq.n	800f502 <_printf_float+0x27a>
 800f498:	4a37      	ldr	r2, [pc, #220]	; (800f578 <_printf_float+0x2f0>)
 800f49a:	2301      	movs	r3, #1
 800f49c:	4631      	mov	r1, r6
 800f49e:	4628      	mov	r0, r5
 800f4a0:	47b8      	blx	r7
 800f4a2:	3001      	adds	r0, #1
 800f4a4:	f43f af51 	beq.w	800f34a <_printf_float+0xc2>
 800f4a8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800f4ac:	429a      	cmp	r2, r3
 800f4ae:	db02      	blt.n	800f4b6 <_printf_float+0x22e>
 800f4b0:	6823      	ldr	r3, [r4, #0]
 800f4b2:	07d8      	lsls	r0, r3, #31
 800f4b4:	d510      	bpl.n	800f4d8 <_printf_float+0x250>
 800f4b6:	ee18 3a10 	vmov	r3, s16
 800f4ba:	4652      	mov	r2, sl
 800f4bc:	4631      	mov	r1, r6
 800f4be:	4628      	mov	r0, r5
 800f4c0:	47b8      	blx	r7
 800f4c2:	3001      	adds	r0, #1
 800f4c4:	f43f af41 	beq.w	800f34a <_printf_float+0xc2>
 800f4c8:	f04f 0800 	mov.w	r8, #0
 800f4cc:	f104 091a 	add.w	r9, r4, #26
 800f4d0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f4d2:	3b01      	subs	r3, #1
 800f4d4:	4543      	cmp	r3, r8
 800f4d6:	dc09      	bgt.n	800f4ec <_printf_float+0x264>
 800f4d8:	6823      	ldr	r3, [r4, #0]
 800f4da:	079b      	lsls	r3, r3, #30
 800f4dc:	f100 8105 	bmi.w	800f6ea <_printf_float+0x462>
 800f4e0:	68e0      	ldr	r0, [r4, #12]
 800f4e2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800f4e4:	4298      	cmp	r0, r3
 800f4e6:	bfb8      	it	lt
 800f4e8:	4618      	movlt	r0, r3
 800f4ea:	e730      	b.n	800f34e <_printf_float+0xc6>
 800f4ec:	2301      	movs	r3, #1
 800f4ee:	464a      	mov	r2, r9
 800f4f0:	4631      	mov	r1, r6
 800f4f2:	4628      	mov	r0, r5
 800f4f4:	47b8      	blx	r7
 800f4f6:	3001      	adds	r0, #1
 800f4f8:	f43f af27 	beq.w	800f34a <_printf_float+0xc2>
 800f4fc:	f108 0801 	add.w	r8, r8, #1
 800f500:	e7e6      	b.n	800f4d0 <_printf_float+0x248>
 800f502:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f504:	2b00      	cmp	r3, #0
 800f506:	dc39      	bgt.n	800f57c <_printf_float+0x2f4>
 800f508:	4a1b      	ldr	r2, [pc, #108]	; (800f578 <_printf_float+0x2f0>)
 800f50a:	2301      	movs	r3, #1
 800f50c:	4631      	mov	r1, r6
 800f50e:	4628      	mov	r0, r5
 800f510:	47b8      	blx	r7
 800f512:	3001      	adds	r0, #1
 800f514:	f43f af19 	beq.w	800f34a <_printf_float+0xc2>
 800f518:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800f51c:	4313      	orrs	r3, r2
 800f51e:	d102      	bne.n	800f526 <_printf_float+0x29e>
 800f520:	6823      	ldr	r3, [r4, #0]
 800f522:	07d9      	lsls	r1, r3, #31
 800f524:	d5d8      	bpl.n	800f4d8 <_printf_float+0x250>
 800f526:	ee18 3a10 	vmov	r3, s16
 800f52a:	4652      	mov	r2, sl
 800f52c:	4631      	mov	r1, r6
 800f52e:	4628      	mov	r0, r5
 800f530:	47b8      	blx	r7
 800f532:	3001      	adds	r0, #1
 800f534:	f43f af09 	beq.w	800f34a <_printf_float+0xc2>
 800f538:	f04f 0900 	mov.w	r9, #0
 800f53c:	f104 0a1a 	add.w	sl, r4, #26
 800f540:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f542:	425b      	negs	r3, r3
 800f544:	454b      	cmp	r3, r9
 800f546:	dc01      	bgt.n	800f54c <_printf_float+0x2c4>
 800f548:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f54a:	e792      	b.n	800f472 <_printf_float+0x1ea>
 800f54c:	2301      	movs	r3, #1
 800f54e:	4652      	mov	r2, sl
 800f550:	4631      	mov	r1, r6
 800f552:	4628      	mov	r0, r5
 800f554:	47b8      	blx	r7
 800f556:	3001      	adds	r0, #1
 800f558:	f43f aef7 	beq.w	800f34a <_printf_float+0xc2>
 800f55c:	f109 0901 	add.w	r9, r9, #1
 800f560:	e7ee      	b.n	800f540 <_printf_float+0x2b8>
 800f562:	bf00      	nop
 800f564:	7fefffff 	.word	0x7fefffff
 800f568:	08014ca8 	.word	0x08014ca8
 800f56c:	08014cac 	.word	0x08014cac
 800f570:	08014cb4 	.word	0x08014cb4
 800f574:	08014cb0 	.word	0x08014cb0
 800f578:	08014cb8 	.word	0x08014cb8
 800f57c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800f57e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800f580:	429a      	cmp	r2, r3
 800f582:	bfa8      	it	ge
 800f584:	461a      	movge	r2, r3
 800f586:	2a00      	cmp	r2, #0
 800f588:	4691      	mov	r9, r2
 800f58a:	dc37      	bgt.n	800f5fc <_printf_float+0x374>
 800f58c:	f04f 0b00 	mov.w	fp, #0
 800f590:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800f594:	f104 021a 	add.w	r2, r4, #26
 800f598:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800f59a:	9305      	str	r3, [sp, #20]
 800f59c:	eba3 0309 	sub.w	r3, r3, r9
 800f5a0:	455b      	cmp	r3, fp
 800f5a2:	dc33      	bgt.n	800f60c <_printf_float+0x384>
 800f5a4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800f5a8:	429a      	cmp	r2, r3
 800f5aa:	db3b      	blt.n	800f624 <_printf_float+0x39c>
 800f5ac:	6823      	ldr	r3, [r4, #0]
 800f5ae:	07da      	lsls	r2, r3, #31
 800f5b0:	d438      	bmi.n	800f624 <_printf_float+0x39c>
 800f5b2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f5b4:	9a05      	ldr	r2, [sp, #20]
 800f5b6:	9909      	ldr	r1, [sp, #36]	; 0x24
 800f5b8:	1a9a      	subs	r2, r3, r2
 800f5ba:	eba3 0901 	sub.w	r9, r3, r1
 800f5be:	4591      	cmp	r9, r2
 800f5c0:	bfa8      	it	ge
 800f5c2:	4691      	movge	r9, r2
 800f5c4:	f1b9 0f00 	cmp.w	r9, #0
 800f5c8:	dc35      	bgt.n	800f636 <_printf_float+0x3ae>
 800f5ca:	f04f 0800 	mov.w	r8, #0
 800f5ce:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800f5d2:	f104 0a1a 	add.w	sl, r4, #26
 800f5d6:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800f5da:	1a9b      	subs	r3, r3, r2
 800f5dc:	eba3 0309 	sub.w	r3, r3, r9
 800f5e0:	4543      	cmp	r3, r8
 800f5e2:	f77f af79 	ble.w	800f4d8 <_printf_float+0x250>
 800f5e6:	2301      	movs	r3, #1
 800f5e8:	4652      	mov	r2, sl
 800f5ea:	4631      	mov	r1, r6
 800f5ec:	4628      	mov	r0, r5
 800f5ee:	47b8      	blx	r7
 800f5f0:	3001      	adds	r0, #1
 800f5f2:	f43f aeaa 	beq.w	800f34a <_printf_float+0xc2>
 800f5f6:	f108 0801 	add.w	r8, r8, #1
 800f5fa:	e7ec      	b.n	800f5d6 <_printf_float+0x34e>
 800f5fc:	4613      	mov	r3, r2
 800f5fe:	4631      	mov	r1, r6
 800f600:	4642      	mov	r2, r8
 800f602:	4628      	mov	r0, r5
 800f604:	47b8      	blx	r7
 800f606:	3001      	adds	r0, #1
 800f608:	d1c0      	bne.n	800f58c <_printf_float+0x304>
 800f60a:	e69e      	b.n	800f34a <_printf_float+0xc2>
 800f60c:	2301      	movs	r3, #1
 800f60e:	4631      	mov	r1, r6
 800f610:	4628      	mov	r0, r5
 800f612:	9205      	str	r2, [sp, #20]
 800f614:	47b8      	blx	r7
 800f616:	3001      	adds	r0, #1
 800f618:	f43f ae97 	beq.w	800f34a <_printf_float+0xc2>
 800f61c:	9a05      	ldr	r2, [sp, #20]
 800f61e:	f10b 0b01 	add.w	fp, fp, #1
 800f622:	e7b9      	b.n	800f598 <_printf_float+0x310>
 800f624:	ee18 3a10 	vmov	r3, s16
 800f628:	4652      	mov	r2, sl
 800f62a:	4631      	mov	r1, r6
 800f62c:	4628      	mov	r0, r5
 800f62e:	47b8      	blx	r7
 800f630:	3001      	adds	r0, #1
 800f632:	d1be      	bne.n	800f5b2 <_printf_float+0x32a>
 800f634:	e689      	b.n	800f34a <_printf_float+0xc2>
 800f636:	9a05      	ldr	r2, [sp, #20]
 800f638:	464b      	mov	r3, r9
 800f63a:	4442      	add	r2, r8
 800f63c:	4631      	mov	r1, r6
 800f63e:	4628      	mov	r0, r5
 800f640:	47b8      	blx	r7
 800f642:	3001      	adds	r0, #1
 800f644:	d1c1      	bne.n	800f5ca <_printf_float+0x342>
 800f646:	e680      	b.n	800f34a <_printf_float+0xc2>
 800f648:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800f64a:	2a01      	cmp	r2, #1
 800f64c:	dc01      	bgt.n	800f652 <_printf_float+0x3ca>
 800f64e:	07db      	lsls	r3, r3, #31
 800f650:	d538      	bpl.n	800f6c4 <_printf_float+0x43c>
 800f652:	2301      	movs	r3, #1
 800f654:	4642      	mov	r2, r8
 800f656:	4631      	mov	r1, r6
 800f658:	4628      	mov	r0, r5
 800f65a:	47b8      	blx	r7
 800f65c:	3001      	adds	r0, #1
 800f65e:	f43f ae74 	beq.w	800f34a <_printf_float+0xc2>
 800f662:	ee18 3a10 	vmov	r3, s16
 800f666:	4652      	mov	r2, sl
 800f668:	4631      	mov	r1, r6
 800f66a:	4628      	mov	r0, r5
 800f66c:	47b8      	blx	r7
 800f66e:	3001      	adds	r0, #1
 800f670:	f43f ae6b 	beq.w	800f34a <_printf_float+0xc2>
 800f674:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800f678:	2200      	movs	r2, #0
 800f67a:	2300      	movs	r3, #0
 800f67c:	f7f1 fa4c 	bl	8000b18 <__aeabi_dcmpeq>
 800f680:	b9d8      	cbnz	r0, 800f6ba <_printf_float+0x432>
 800f682:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f684:	f108 0201 	add.w	r2, r8, #1
 800f688:	3b01      	subs	r3, #1
 800f68a:	4631      	mov	r1, r6
 800f68c:	4628      	mov	r0, r5
 800f68e:	47b8      	blx	r7
 800f690:	3001      	adds	r0, #1
 800f692:	d10e      	bne.n	800f6b2 <_printf_float+0x42a>
 800f694:	e659      	b.n	800f34a <_printf_float+0xc2>
 800f696:	2301      	movs	r3, #1
 800f698:	4652      	mov	r2, sl
 800f69a:	4631      	mov	r1, r6
 800f69c:	4628      	mov	r0, r5
 800f69e:	47b8      	blx	r7
 800f6a0:	3001      	adds	r0, #1
 800f6a2:	f43f ae52 	beq.w	800f34a <_printf_float+0xc2>
 800f6a6:	f108 0801 	add.w	r8, r8, #1
 800f6aa:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f6ac:	3b01      	subs	r3, #1
 800f6ae:	4543      	cmp	r3, r8
 800f6b0:	dcf1      	bgt.n	800f696 <_printf_float+0x40e>
 800f6b2:	464b      	mov	r3, r9
 800f6b4:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800f6b8:	e6dc      	b.n	800f474 <_printf_float+0x1ec>
 800f6ba:	f04f 0800 	mov.w	r8, #0
 800f6be:	f104 0a1a 	add.w	sl, r4, #26
 800f6c2:	e7f2      	b.n	800f6aa <_printf_float+0x422>
 800f6c4:	2301      	movs	r3, #1
 800f6c6:	4642      	mov	r2, r8
 800f6c8:	e7df      	b.n	800f68a <_printf_float+0x402>
 800f6ca:	2301      	movs	r3, #1
 800f6cc:	464a      	mov	r2, r9
 800f6ce:	4631      	mov	r1, r6
 800f6d0:	4628      	mov	r0, r5
 800f6d2:	47b8      	blx	r7
 800f6d4:	3001      	adds	r0, #1
 800f6d6:	f43f ae38 	beq.w	800f34a <_printf_float+0xc2>
 800f6da:	f108 0801 	add.w	r8, r8, #1
 800f6de:	68e3      	ldr	r3, [r4, #12]
 800f6e0:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800f6e2:	1a5b      	subs	r3, r3, r1
 800f6e4:	4543      	cmp	r3, r8
 800f6e6:	dcf0      	bgt.n	800f6ca <_printf_float+0x442>
 800f6e8:	e6fa      	b.n	800f4e0 <_printf_float+0x258>
 800f6ea:	f04f 0800 	mov.w	r8, #0
 800f6ee:	f104 0919 	add.w	r9, r4, #25
 800f6f2:	e7f4      	b.n	800f6de <_printf_float+0x456>

0800f6f4 <_printf_common>:
 800f6f4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f6f8:	4616      	mov	r6, r2
 800f6fa:	4699      	mov	r9, r3
 800f6fc:	688a      	ldr	r2, [r1, #8]
 800f6fe:	690b      	ldr	r3, [r1, #16]
 800f700:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800f704:	4293      	cmp	r3, r2
 800f706:	bfb8      	it	lt
 800f708:	4613      	movlt	r3, r2
 800f70a:	6033      	str	r3, [r6, #0]
 800f70c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800f710:	4607      	mov	r7, r0
 800f712:	460c      	mov	r4, r1
 800f714:	b10a      	cbz	r2, 800f71a <_printf_common+0x26>
 800f716:	3301      	adds	r3, #1
 800f718:	6033      	str	r3, [r6, #0]
 800f71a:	6823      	ldr	r3, [r4, #0]
 800f71c:	0699      	lsls	r1, r3, #26
 800f71e:	bf42      	ittt	mi
 800f720:	6833      	ldrmi	r3, [r6, #0]
 800f722:	3302      	addmi	r3, #2
 800f724:	6033      	strmi	r3, [r6, #0]
 800f726:	6825      	ldr	r5, [r4, #0]
 800f728:	f015 0506 	ands.w	r5, r5, #6
 800f72c:	d106      	bne.n	800f73c <_printf_common+0x48>
 800f72e:	f104 0a19 	add.w	sl, r4, #25
 800f732:	68e3      	ldr	r3, [r4, #12]
 800f734:	6832      	ldr	r2, [r6, #0]
 800f736:	1a9b      	subs	r3, r3, r2
 800f738:	42ab      	cmp	r3, r5
 800f73a:	dc26      	bgt.n	800f78a <_printf_common+0x96>
 800f73c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800f740:	1e13      	subs	r3, r2, #0
 800f742:	6822      	ldr	r2, [r4, #0]
 800f744:	bf18      	it	ne
 800f746:	2301      	movne	r3, #1
 800f748:	0692      	lsls	r2, r2, #26
 800f74a:	d42b      	bmi.n	800f7a4 <_printf_common+0xb0>
 800f74c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800f750:	4649      	mov	r1, r9
 800f752:	4638      	mov	r0, r7
 800f754:	47c0      	blx	r8
 800f756:	3001      	adds	r0, #1
 800f758:	d01e      	beq.n	800f798 <_printf_common+0xa4>
 800f75a:	6823      	ldr	r3, [r4, #0]
 800f75c:	68e5      	ldr	r5, [r4, #12]
 800f75e:	6832      	ldr	r2, [r6, #0]
 800f760:	f003 0306 	and.w	r3, r3, #6
 800f764:	2b04      	cmp	r3, #4
 800f766:	bf08      	it	eq
 800f768:	1aad      	subeq	r5, r5, r2
 800f76a:	68a3      	ldr	r3, [r4, #8]
 800f76c:	6922      	ldr	r2, [r4, #16]
 800f76e:	bf0c      	ite	eq
 800f770:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800f774:	2500      	movne	r5, #0
 800f776:	4293      	cmp	r3, r2
 800f778:	bfc4      	itt	gt
 800f77a:	1a9b      	subgt	r3, r3, r2
 800f77c:	18ed      	addgt	r5, r5, r3
 800f77e:	2600      	movs	r6, #0
 800f780:	341a      	adds	r4, #26
 800f782:	42b5      	cmp	r5, r6
 800f784:	d11a      	bne.n	800f7bc <_printf_common+0xc8>
 800f786:	2000      	movs	r0, #0
 800f788:	e008      	b.n	800f79c <_printf_common+0xa8>
 800f78a:	2301      	movs	r3, #1
 800f78c:	4652      	mov	r2, sl
 800f78e:	4649      	mov	r1, r9
 800f790:	4638      	mov	r0, r7
 800f792:	47c0      	blx	r8
 800f794:	3001      	adds	r0, #1
 800f796:	d103      	bne.n	800f7a0 <_printf_common+0xac>
 800f798:	f04f 30ff 	mov.w	r0, #4294967295
 800f79c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f7a0:	3501      	adds	r5, #1
 800f7a2:	e7c6      	b.n	800f732 <_printf_common+0x3e>
 800f7a4:	18e1      	adds	r1, r4, r3
 800f7a6:	1c5a      	adds	r2, r3, #1
 800f7a8:	2030      	movs	r0, #48	; 0x30
 800f7aa:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800f7ae:	4422      	add	r2, r4
 800f7b0:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800f7b4:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800f7b8:	3302      	adds	r3, #2
 800f7ba:	e7c7      	b.n	800f74c <_printf_common+0x58>
 800f7bc:	2301      	movs	r3, #1
 800f7be:	4622      	mov	r2, r4
 800f7c0:	4649      	mov	r1, r9
 800f7c2:	4638      	mov	r0, r7
 800f7c4:	47c0      	blx	r8
 800f7c6:	3001      	adds	r0, #1
 800f7c8:	d0e6      	beq.n	800f798 <_printf_common+0xa4>
 800f7ca:	3601      	adds	r6, #1
 800f7cc:	e7d9      	b.n	800f782 <_printf_common+0x8e>
	...

0800f7d0 <_printf_i>:
 800f7d0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800f7d4:	7e0f      	ldrb	r7, [r1, #24]
 800f7d6:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800f7d8:	2f78      	cmp	r7, #120	; 0x78
 800f7da:	4691      	mov	r9, r2
 800f7dc:	4680      	mov	r8, r0
 800f7de:	460c      	mov	r4, r1
 800f7e0:	469a      	mov	sl, r3
 800f7e2:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800f7e6:	d807      	bhi.n	800f7f8 <_printf_i+0x28>
 800f7e8:	2f62      	cmp	r7, #98	; 0x62
 800f7ea:	d80a      	bhi.n	800f802 <_printf_i+0x32>
 800f7ec:	2f00      	cmp	r7, #0
 800f7ee:	f000 80d8 	beq.w	800f9a2 <_printf_i+0x1d2>
 800f7f2:	2f58      	cmp	r7, #88	; 0x58
 800f7f4:	f000 80a3 	beq.w	800f93e <_printf_i+0x16e>
 800f7f8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800f7fc:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800f800:	e03a      	b.n	800f878 <_printf_i+0xa8>
 800f802:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800f806:	2b15      	cmp	r3, #21
 800f808:	d8f6      	bhi.n	800f7f8 <_printf_i+0x28>
 800f80a:	a101      	add	r1, pc, #4	; (adr r1, 800f810 <_printf_i+0x40>)
 800f80c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800f810:	0800f869 	.word	0x0800f869
 800f814:	0800f87d 	.word	0x0800f87d
 800f818:	0800f7f9 	.word	0x0800f7f9
 800f81c:	0800f7f9 	.word	0x0800f7f9
 800f820:	0800f7f9 	.word	0x0800f7f9
 800f824:	0800f7f9 	.word	0x0800f7f9
 800f828:	0800f87d 	.word	0x0800f87d
 800f82c:	0800f7f9 	.word	0x0800f7f9
 800f830:	0800f7f9 	.word	0x0800f7f9
 800f834:	0800f7f9 	.word	0x0800f7f9
 800f838:	0800f7f9 	.word	0x0800f7f9
 800f83c:	0800f989 	.word	0x0800f989
 800f840:	0800f8ad 	.word	0x0800f8ad
 800f844:	0800f96b 	.word	0x0800f96b
 800f848:	0800f7f9 	.word	0x0800f7f9
 800f84c:	0800f7f9 	.word	0x0800f7f9
 800f850:	0800f9ab 	.word	0x0800f9ab
 800f854:	0800f7f9 	.word	0x0800f7f9
 800f858:	0800f8ad 	.word	0x0800f8ad
 800f85c:	0800f7f9 	.word	0x0800f7f9
 800f860:	0800f7f9 	.word	0x0800f7f9
 800f864:	0800f973 	.word	0x0800f973
 800f868:	682b      	ldr	r3, [r5, #0]
 800f86a:	1d1a      	adds	r2, r3, #4
 800f86c:	681b      	ldr	r3, [r3, #0]
 800f86e:	602a      	str	r2, [r5, #0]
 800f870:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800f874:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800f878:	2301      	movs	r3, #1
 800f87a:	e0a3      	b.n	800f9c4 <_printf_i+0x1f4>
 800f87c:	6820      	ldr	r0, [r4, #0]
 800f87e:	6829      	ldr	r1, [r5, #0]
 800f880:	0606      	lsls	r6, r0, #24
 800f882:	f101 0304 	add.w	r3, r1, #4
 800f886:	d50a      	bpl.n	800f89e <_printf_i+0xce>
 800f888:	680e      	ldr	r6, [r1, #0]
 800f88a:	602b      	str	r3, [r5, #0]
 800f88c:	2e00      	cmp	r6, #0
 800f88e:	da03      	bge.n	800f898 <_printf_i+0xc8>
 800f890:	232d      	movs	r3, #45	; 0x2d
 800f892:	4276      	negs	r6, r6
 800f894:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800f898:	485e      	ldr	r0, [pc, #376]	; (800fa14 <_printf_i+0x244>)
 800f89a:	230a      	movs	r3, #10
 800f89c:	e019      	b.n	800f8d2 <_printf_i+0x102>
 800f89e:	680e      	ldr	r6, [r1, #0]
 800f8a0:	602b      	str	r3, [r5, #0]
 800f8a2:	f010 0f40 	tst.w	r0, #64	; 0x40
 800f8a6:	bf18      	it	ne
 800f8a8:	b236      	sxthne	r6, r6
 800f8aa:	e7ef      	b.n	800f88c <_printf_i+0xbc>
 800f8ac:	682b      	ldr	r3, [r5, #0]
 800f8ae:	6820      	ldr	r0, [r4, #0]
 800f8b0:	1d19      	adds	r1, r3, #4
 800f8b2:	6029      	str	r1, [r5, #0]
 800f8b4:	0601      	lsls	r1, r0, #24
 800f8b6:	d501      	bpl.n	800f8bc <_printf_i+0xec>
 800f8b8:	681e      	ldr	r6, [r3, #0]
 800f8ba:	e002      	b.n	800f8c2 <_printf_i+0xf2>
 800f8bc:	0646      	lsls	r6, r0, #25
 800f8be:	d5fb      	bpl.n	800f8b8 <_printf_i+0xe8>
 800f8c0:	881e      	ldrh	r6, [r3, #0]
 800f8c2:	4854      	ldr	r0, [pc, #336]	; (800fa14 <_printf_i+0x244>)
 800f8c4:	2f6f      	cmp	r7, #111	; 0x6f
 800f8c6:	bf0c      	ite	eq
 800f8c8:	2308      	moveq	r3, #8
 800f8ca:	230a      	movne	r3, #10
 800f8cc:	2100      	movs	r1, #0
 800f8ce:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800f8d2:	6865      	ldr	r5, [r4, #4]
 800f8d4:	60a5      	str	r5, [r4, #8]
 800f8d6:	2d00      	cmp	r5, #0
 800f8d8:	bfa2      	ittt	ge
 800f8da:	6821      	ldrge	r1, [r4, #0]
 800f8dc:	f021 0104 	bicge.w	r1, r1, #4
 800f8e0:	6021      	strge	r1, [r4, #0]
 800f8e2:	b90e      	cbnz	r6, 800f8e8 <_printf_i+0x118>
 800f8e4:	2d00      	cmp	r5, #0
 800f8e6:	d04d      	beq.n	800f984 <_printf_i+0x1b4>
 800f8e8:	4615      	mov	r5, r2
 800f8ea:	fbb6 f1f3 	udiv	r1, r6, r3
 800f8ee:	fb03 6711 	mls	r7, r3, r1, r6
 800f8f2:	5dc7      	ldrb	r7, [r0, r7]
 800f8f4:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800f8f8:	4637      	mov	r7, r6
 800f8fa:	42bb      	cmp	r3, r7
 800f8fc:	460e      	mov	r6, r1
 800f8fe:	d9f4      	bls.n	800f8ea <_printf_i+0x11a>
 800f900:	2b08      	cmp	r3, #8
 800f902:	d10b      	bne.n	800f91c <_printf_i+0x14c>
 800f904:	6823      	ldr	r3, [r4, #0]
 800f906:	07de      	lsls	r6, r3, #31
 800f908:	d508      	bpl.n	800f91c <_printf_i+0x14c>
 800f90a:	6923      	ldr	r3, [r4, #16]
 800f90c:	6861      	ldr	r1, [r4, #4]
 800f90e:	4299      	cmp	r1, r3
 800f910:	bfde      	ittt	le
 800f912:	2330      	movle	r3, #48	; 0x30
 800f914:	f805 3c01 	strble.w	r3, [r5, #-1]
 800f918:	f105 35ff 	addle.w	r5, r5, #4294967295
 800f91c:	1b52      	subs	r2, r2, r5
 800f91e:	6122      	str	r2, [r4, #16]
 800f920:	f8cd a000 	str.w	sl, [sp]
 800f924:	464b      	mov	r3, r9
 800f926:	aa03      	add	r2, sp, #12
 800f928:	4621      	mov	r1, r4
 800f92a:	4640      	mov	r0, r8
 800f92c:	f7ff fee2 	bl	800f6f4 <_printf_common>
 800f930:	3001      	adds	r0, #1
 800f932:	d14c      	bne.n	800f9ce <_printf_i+0x1fe>
 800f934:	f04f 30ff 	mov.w	r0, #4294967295
 800f938:	b004      	add	sp, #16
 800f93a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f93e:	4835      	ldr	r0, [pc, #212]	; (800fa14 <_printf_i+0x244>)
 800f940:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800f944:	6829      	ldr	r1, [r5, #0]
 800f946:	6823      	ldr	r3, [r4, #0]
 800f948:	f851 6b04 	ldr.w	r6, [r1], #4
 800f94c:	6029      	str	r1, [r5, #0]
 800f94e:	061d      	lsls	r5, r3, #24
 800f950:	d514      	bpl.n	800f97c <_printf_i+0x1ac>
 800f952:	07df      	lsls	r7, r3, #31
 800f954:	bf44      	itt	mi
 800f956:	f043 0320 	orrmi.w	r3, r3, #32
 800f95a:	6023      	strmi	r3, [r4, #0]
 800f95c:	b91e      	cbnz	r6, 800f966 <_printf_i+0x196>
 800f95e:	6823      	ldr	r3, [r4, #0]
 800f960:	f023 0320 	bic.w	r3, r3, #32
 800f964:	6023      	str	r3, [r4, #0]
 800f966:	2310      	movs	r3, #16
 800f968:	e7b0      	b.n	800f8cc <_printf_i+0xfc>
 800f96a:	6823      	ldr	r3, [r4, #0]
 800f96c:	f043 0320 	orr.w	r3, r3, #32
 800f970:	6023      	str	r3, [r4, #0]
 800f972:	2378      	movs	r3, #120	; 0x78
 800f974:	4828      	ldr	r0, [pc, #160]	; (800fa18 <_printf_i+0x248>)
 800f976:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800f97a:	e7e3      	b.n	800f944 <_printf_i+0x174>
 800f97c:	0659      	lsls	r1, r3, #25
 800f97e:	bf48      	it	mi
 800f980:	b2b6      	uxthmi	r6, r6
 800f982:	e7e6      	b.n	800f952 <_printf_i+0x182>
 800f984:	4615      	mov	r5, r2
 800f986:	e7bb      	b.n	800f900 <_printf_i+0x130>
 800f988:	682b      	ldr	r3, [r5, #0]
 800f98a:	6826      	ldr	r6, [r4, #0]
 800f98c:	6961      	ldr	r1, [r4, #20]
 800f98e:	1d18      	adds	r0, r3, #4
 800f990:	6028      	str	r0, [r5, #0]
 800f992:	0635      	lsls	r5, r6, #24
 800f994:	681b      	ldr	r3, [r3, #0]
 800f996:	d501      	bpl.n	800f99c <_printf_i+0x1cc>
 800f998:	6019      	str	r1, [r3, #0]
 800f99a:	e002      	b.n	800f9a2 <_printf_i+0x1d2>
 800f99c:	0670      	lsls	r0, r6, #25
 800f99e:	d5fb      	bpl.n	800f998 <_printf_i+0x1c8>
 800f9a0:	8019      	strh	r1, [r3, #0]
 800f9a2:	2300      	movs	r3, #0
 800f9a4:	6123      	str	r3, [r4, #16]
 800f9a6:	4615      	mov	r5, r2
 800f9a8:	e7ba      	b.n	800f920 <_printf_i+0x150>
 800f9aa:	682b      	ldr	r3, [r5, #0]
 800f9ac:	1d1a      	adds	r2, r3, #4
 800f9ae:	602a      	str	r2, [r5, #0]
 800f9b0:	681d      	ldr	r5, [r3, #0]
 800f9b2:	6862      	ldr	r2, [r4, #4]
 800f9b4:	2100      	movs	r1, #0
 800f9b6:	4628      	mov	r0, r5
 800f9b8:	f7f0 fc3a 	bl	8000230 <memchr>
 800f9bc:	b108      	cbz	r0, 800f9c2 <_printf_i+0x1f2>
 800f9be:	1b40      	subs	r0, r0, r5
 800f9c0:	6060      	str	r0, [r4, #4]
 800f9c2:	6863      	ldr	r3, [r4, #4]
 800f9c4:	6123      	str	r3, [r4, #16]
 800f9c6:	2300      	movs	r3, #0
 800f9c8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800f9cc:	e7a8      	b.n	800f920 <_printf_i+0x150>
 800f9ce:	6923      	ldr	r3, [r4, #16]
 800f9d0:	462a      	mov	r2, r5
 800f9d2:	4649      	mov	r1, r9
 800f9d4:	4640      	mov	r0, r8
 800f9d6:	47d0      	blx	sl
 800f9d8:	3001      	adds	r0, #1
 800f9da:	d0ab      	beq.n	800f934 <_printf_i+0x164>
 800f9dc:	6823      	ldr	r3, [r4, #0]
 800f9de:	079b      	lsls	r3, r3, #30
 800f9e0:	d413      	bmi.n	800fa0a <_printf_i+0x23a>
 800f9e2:	68e0      	ldr	r0, [r4, #12]
 800f9e4:	9b03      	ldr	r3, [sp, #12]
 800f9e6:	4298      	cmp	r0, r3
 800f9e8:	bfb8      	it	lt
 800f9ea:	4618      	movlt	r0, r3
 800f9ec:	e7a4      	b.n	800f938 <_printf_i+0x168>
 800f9ee:	2301      	movs	r3, #1
 800f9f0:	4632      	mov	r2, r6
 800f9f2:	4649      	mov	r1, r9
 800f9f4:	4640      	mov	r0, r8
 800f9f6:	47d0      	blx	sl
 800f9f8:	3001      	adds	r0, #1
 800f9fa:	d09b      	beq.n	800f934 <_printf_i+0x164>
 800f9fc:	3501      	adds	r5, #1
 800f9fe:	68e3      	ldr	r3, [r4, #12]
 800fa00:	9903      	ldr	r1, [sp, #12]
 800fa02:	1a5b      	subs	r3, r3, r1
 800fa04:	42ab      	cmp	r3, r5
 800fa06:	dcf2      	bgt.n	800f9ee <_printf_i+0x21e>
 800fa08:	e7eb      	b.n	800f9e2 <_printf_i+0x212>
 800fa0a:	2500      	movs	r5, #0
 800fa0c:	f104 0619 	add.w	r6, r4, #25
 800fa10:	e7f5      	b.n	800f9fe <_printf_i+0x22e>
 800fa12:	bf00      	nop
 800fa14:	08014cba 	.word	0x08014cba
 800fa18:	08014ccb 	.word	0x08014ccb

0800fa1c <iprintf>:
 800fa1c:	b40f      	push	{r0, r1, r2, r3}
 800fa1e:	4b0a      	ldr	r3, [pc, #40]	; (800fa48 <iprintf+0x2c>)
 800fa20:	b513      	push	{r0, r1, r4, lr}
 800fa22:	681c      	ldr	r4, [r3, #0]
 800fa24:	b124      	cbz	r4, 800fa30 <iprintf+0x14>
 800fa26:	69a3      	ldr	r3, [r4, #24]
 800fa28:	b913      	cbnz	r3, 800fa30 <iprintf+0x14>
 800fa2a:	4620      	mov	r0, r4
 800fa2c:	f001 ff94 	bl	8011958 <__sinit>
 800fa30:	ab05      	add	r3, sp, #20
 800fa32:	9a04      	ldr	r2, [sp, #16]
 800fa34:	68a1      	ldr	r1, [r4, #8]
 800fa36:	9301      	str	r3, [sp, #4]
 800fa38:	4620      	mov	r0, r4
 800fa3a:	f003 fa01 	bl	8012e40 <_vfiprintf_r>
 800fa3e:	b002      	add	sp, #8
 800fa40:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800fa44:	b004      	add	sp, #16
 800fa46:	4770      	bx	lr
 800fa48:	2000002c 	.word	0x2000002c

0800fa4c <_puts_r>:
 800fa4c:	b570      	push	{r4, r5, r6, lr}
 800fa4e:	460e      	mov	r6, r1
 800fa50:	4605      	mov	r5, r0
 800fa52:	b118      	cbz	r0, 800fa5c <_puts_r+0x10>
 800fa54:	6983      	ldr	r3, [r0, #24]
 800fa56:	b90b      	cbnz	r3, 800fa5c <_puts_r+0x10>
 800fa58:	f001 ff7e 	bl	8011958 <__sinit>
 800fa5c:	69ab      	ldr	r3, [r5, #24]
 800fa5e:	68ac      	ldr	r4, [r5, #8]
 800fa60:	b913      	cbnz	r3, 800fa68 <_puts_r+0x1c>
 800fa62:	4628      	mov	r0, r5
 800fa64:	f001 ff78 	bl	8011958 <__sinit>
 800fa68:	4b2c      	ldr	r3, [pc, #176]	; (800fb1c <_puts_r+0xd0>)
 800fa6a:	429c      	cmp	r4, r3
 800fa6c:	d120      	bne.n	800fab0 <_puts_r+0x64>
 800fa6e:	686c      	ldr	r4, [r5, #4]
 800fa70:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800fa72:	07db      	lsls	r3, r3, #31
 800fa74:	d405      	bmi.n	800fa82 <_puts_r+0x36>
 800fa76:	89a3      	ldrh	r3, [r4, #12]
 800fa78:	0598      	lsls	r0, r3, #22
 800fa7a:	d402      	bmi.n	800fa82 <_puts_r+0x36>
 800fa7c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800fa7e:	f002 fb7c 	bl	801217a <__retarget_lock_acquire_recursive>
 800fa82:	89a3      	ldrh	r3, [r4, #12]
 800fa84:	0719      	lsls	r1, r3, #28
 800fa86:	d51d      	bpl.n	800fac4 <_puts_r+0x78>
 800fa88:	6923      	ldr	r3, [r4, #16]
 800fa8a:	b1db      	cbz	r3, 800fac4 <_puts_r+0x78>
 800fa8c:	3e01      	subs	r6, #1
 800fa8e:	68a3      	ldr	r3, [r4, #8]
 800fa90:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800fa94:	3b01      	subs	r3, #1
 800fa96:	60a3      	str	r3, [r4, #8]
 800fa98:	bb39      	cbnz	r1, 800faea <_puts_r+0x9e>
 800fa9a:	2b00      	cmp	r3, #0
 800fa9c:	da38      	bge.n	800fb10 <_puts_r+0xc4>
 800fa9e:	4622      	mov	r2, r4
 800faa0:	210a      	movs	r1, #10
 800faa2:	4628      	mov	r0, r5
 800faa4:	f000 ff02 	bl	80108ac <__swbuf_r>
 800faa8:	3001      	adds	r0, #1
 800faaa:	d011      	beq.n	800fad0 <_puts_r+0x84>
 800faac:	250a      	movs	r5, #10
 800faae:	e011      	b.n	800fad4 <_puts_r+0x88>
 800fab0:	4b1b      	ldr	r3, [pc, #108]	; (800fb20 <_puts_r+0xd4>)
 800fab2:	429c      	cmp	r4, r3
 800fab4:	d101      	bne.n	800faba <_puts_r+0x6e>
 800fab6:	68ac      	ldr	r4, [r5, #8]
 800fab8:	e7da      	b.n	800fa70 <_puts_r+0x24>
 800faba:	4b1a      	ldr	r3, [pc, #104]	; (800fb24 <_puts_r+0xd8>)
 800fabc:	429c      	cmp	r4, r3
 800fabe:	bf08      	it	eq
 800fac0:	68ec      	ldreq	r4, [r5, #12]
 800fac2:	e7d5      	b.n	800fa70 <_puts_r+0x24>
 800fac4:	4621      	mov	r1, r4
 800fac6:	4628      	mov	r0, r5
 800fac8:	f000 ff42 	bl	8010950 <__swsetup_r>
 800facc:	2800      	cmp	r0, #0
 800face:	d0dd      	beq.n	800fa8c <_puts_r+0x40>
 800fad0:	f04f 35ff 	mov.w	r5, #4294967295
 800fad4:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800fad6:	07da      	lsls	r2, r3, #31
 800fad8:	d405      	bmi.n	800fae6 <_puts_r+0x9a>
 800fada:	89a3      	ldrh	r3, [r4, #12]
 800fadc:	059b      	lsls	r3, r3, #22
 800fade:	d402      	bmi.n	800fae6 <_puts_r+0x9a>
 800fae0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800fae2:	f002 fb4b 	bl	801217c <__retarget_lock_release_recursive>
 800fae6:	4628      	mov	r0, r5
 800fae8:	bd70      	pop	{r4, r5, r6, pc}
 800faea:	2b00      	cmp	r3, #0
 800faec:	da04      	bge.n	800faf8 <_puts_r+0xac>
 800faee:	69a2      	ldr	r2, [r4, #24]
 800faf0:	429a      	cmp	r2, r3
 800faf2:	dc06      	bgt.n	800fb02 <_puts_r+0xb6>
 800faf4:	290a      	cmp	r1, #10
 800faf6:	d004      	beq.n	800fb02 <_puts_r+0xb6>
 800faf8:	6823      	ldr	r3, [r4, #0]
 800fafa:	1c5a      	adds	r2, r3, #1
 800fafc:	6022      	str	r2, [r4, #0]
 800fafe:	7019      	strb	r1, [r3, #0]
 800fb00:	e7c5      	b.n	800fa8e <_puts_r+0x42>
 800fb02:	4622      	mov	r2, r4
 800fb04:	4628      	mov	r0, r5
 800fb06:	f000 fed1 	bl	80108ac <__swbuf_r>
 800fb0a:	3001      	adds	r0, #1
 800fb0c:	d1bf      	bne.n	800fa8e <_puts_r+0x42>
 800fb0e:	e7df      	b.n	800fad0 <_puts_r+0x84>
 800fb10:	6823      	ldr	r3, [r4, #0]
 800fb12:	250a      	movs	r5, #10
 800fb14:	1c5a      	adds	r2, r3, #1
 800fb16:	6022      	str	r2, [r4, #0]
 800fb18:	701d      	strb	r5, [r3, #0]
 800fb1a:	e7db      	b.n	800fad4 <_puts_r+0x88>
 800fb1c:	08014ee4 	.word	0x08014ee4
 800fb20:	08014f04 	.word	0x08014f04
 800fb24:	08014ec4 	.word	0x08014ec4

0800fb28 <puts>:
 800fb28:	4b02      	ldr	r3, [pc, #8]	; (800fb34 <puts+0xc>)
 800fb2a:	4601      	mov	r1, r0
 800fb2c:	6818      	ldr	r0, [r3, #0]
 800fb2e:	f7ff bf8d 	b.w	800fa4c <_puts_r>
 800fb32:	bf00      	nop
 800fb34:	2000002c 	.word	0x2000002c

0800fb38 <sulp>:
 800fb38:	b570      	push	{r4, r5, r6, lr}
 800fb3a:	4604      	mov	r4, r0
 800fb3c:	460d      	mov	r5, r1
 800fb3e:	ec45 4b10 	vmov	d0, r4, r5
 800fb42:	4616      	mov	r6, r2
 800fb44:	f002 ff0c 	bl	8012960 <__ulp>
 800fb48:	ec51 0b10 	vmov	r0, r1, d0
 800fb4c:	b17e      	cbz	r6, 800fb6e <sulp+0x36>
 800fb4e:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800fb52:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800fb56:	2b00      	cmp	r3, #0
 800fb58:	dd09      	ble.n	800fb6e <sulp+0x36>
 800fb5a:	051b      	lsls	r3, r3, #20
 800fb5c:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 800fb60:	2400      	movs	r4, #0
 800fb62:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 800fb66:	4622      	mov	r2, r4
 800fb68:	462b      	mov	r3, r5
 800fb6a:	f7f0 fd6d 	bl	8000648 <__aeabi_dmul>
 800fb6e:	bd70      	pop	{r4, r5, r6, pc}

0800fb70 <_strtod_l>:
 800fb70:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fb74:	ed2d 8b02 	vpush	{d8}
 800fb78:	b09d      	sub	sp, #116	; 0x74
 800fb7a:	461f      	mov	r7, r3
 800fb7c:	2300      	movs	r3, #0
 800fb7e:	9318      	str	r3, [sp, #96]	; 0x60
 800fb80:	4ba2      	ldr	r3, [pc, #648]	; (800fe0c <_strtod_l+0x29c>)
 800fb82:	9213      	str	r2, [sp, #76]	; 0x4c
 800fb84:	681b      	ldr	r3, [r3, #0]
 800fb86:	9305      	str	r3, [sp, #20]
 800fb88:	4604      	mov	r4, r0
 800fb8a:	4618      	mov	r0, r3
 800fb8c:	4688      	mov	r8, r1
 800fb8e:	f7f0 fb47 	bl	8000220 <strlen>
 800fb92:	f04f 0a00 	mov.w	sl, #0
 800fb96:	4605      	mov	r5, r0
 800fb98:	f04f 0b00 	mov.w	fp, #0
 800fb9c:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 800fba0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800fba2:	781a      	ldrb	r2, [r3, #0]
 800fba4:	2a2b      	cmp	r2, #43	; 0x2b
 800fba6:	d04e      	beq.n	800fc46 <_strtod_l+0xd6>
 800fba8:	d83b      	bhi.n	800fc22 <_strtod_l+0xb2>
 800fbaa:	2a0d      	cmp	r2, #13
 800fbac:	d834      	bhi.n	800fc18 <_strtod_l+0xa8>
 800fbae:	2a08      	cmp	r2, #8
 800fbb0:	d834      	bhi.n	800fc1c <_strtod_l+0xac>
 800fbb2:	2a00      	cmp	r2, #0
 800fbb4:	d03e      	beq.n	800fc34 <_strtod_l+0xc4>
 800fbb6:	2300      	movs	r3, #0
 800fbb8:	930a      	str	r3, [sp, #40]	; 0x28
 800fbba:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 800fbbc:	7833      	ldrb	r3, [r6, #0]
 800fbbe:	2b30      	cmp	r3, #48	; 0x30
 800fbc0:	f040 80b0 	bne.w	800fd24 <_strtod_l+0x1b4>
 800fbc4:	7873      	ldrb	r3, [r6, #1]
 800fbc6:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800fbca:	2b58      	cmp	r3, #88	; 0x58
 800fbcc:	d168      	bne.n	800fca0 <_strtod_l+0x130>
 800fbce:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800fbd0:	9301      	str	r3, [sp, #4]
 800fbd2:	ab18      	add	r3, sp, #96	; 0x60
 800fbd4:	9702      	str	r7, [sp, #8]
 800fbd6:	9300      	str	r3, [sp, #0]
 800fbd8:	4a8d      	ldr	r2, [pc, #564]	; (800fe10 <_strtod_l+0x2a0>)
 800fbda:	ab19      	add	r3, sp, #100	; 0x64
 800fbdc:	a917      	add	r1, sp, #92	; 0x5c
 800fbde:	4620      	mov	r0, r4
 800fbe0:	f001 ffbe 	bl	8011b60 <__gethex>
 800fbe4:	f010 0707 	ands.w	r7, r0, #7
 800fbe8:	4605      	mov	r5, r0
 800fbea:	d005      	beq.n	800fbf8 <_strtod_l+0x88>
 800fbec:	2f06      	cmp	r7, #6
 800fbee:	d12c      	bne.n	800fc4a <_strtod_l+0xda>
 800fbf0:	3601      	adds	r6, #1
 800fbf2:	2300      	movs	r3, #0
 800fbf4:	9617      	str	r6, [sp, #92]	; 0x5c
 800fbf6:	930a      	str	r3, [sp, #40]	; 0x28
 800fbf8:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800fbfa:	2b00      	cmp	r3, #0
 800fbfc:	f040 8590 	bne.w	8010720 <_strtod_l+0xbb0>
 800fc00:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800fc02:	b1eb      	cbz	r3, 800fc40 <_strtod_l+0xd0>
 800fc04:	4652      	mov	r2, sl
 800fc06:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800fc0a:	ec43 2b10 	vmov	d0, r2, r3
 800fc0e:	b01d      	add	sp, #116	; 0x74
 800fc10:	ecbd 8b02 	vpop	{d8}
 800fc14:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fc18:	2a20      	cmp	r2, #32
 800fc1a:	d1cc      	bne.n	800fbb6 <_strtod_l+0x46>
 800fc1c:	3301      	adds	r3, #1
 800fc1e:	9317      	str	r3, [sp, #92]	; 0x5c
 800fc20:	e7be      	b.n	800fba0 <_strtod_l+0x30>
 800fc22:	2a2d      	cmp	r2, #45	; 0x2d
 800fc24:	d1c7      	bne.n	800fbb6 <_strtod_l+0x46>
 800fc26:	2201      	movs	r2, #1
 800fc28:	920a      	str	r2, [sp, #40]	; 0x28
 800fc2a:	1c5a      	adds	r2, r3, #1
 800fc2c:	9217      	str	r2, [sp, #92]	; 0x5c
 800fc2e:	785b      	ldrb	r3, [r3, #1]
 800fc30:	2b00      	cmp	r3, #0
 800fc32:	d1c2      	bne.n	800fbba <_strtod_l+0x4a>
 800fc34:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800fc36:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 800fc3a:	2b00      	cmp	r3, #0
 800fc3c:	f040 856e 	bne.w	801071c <_strtod_l+0xbac>
 800fc40:	4652      	mov	r2, sl
 800fc42:	465b      	mov	r3, fp
 800fc44:	e7e1      	b.n	800fc0a <_strtod_l+0x9a>
 800fc46:	2200      	movs	r2, #0
 800fc48:	e7ee      	b.n	800fc28 <_strtod_l+0xb8>
 800fc4a:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800fc4c:	b13a      	cbz	r2, 800fc5e <_strtod_l+0xee>
 800fc4e:	2135      	movs	r1, #53	; 0x35
 800fc50:	a81a      	add	r0, sp, #104	; 0x68
 800fc52:	f002 ff90 	bl	8012b76 <__copybits>
 800fc56:	9918      	ldr	r1, [sp, #96]	; 0x60
 800fc58:	4620      	mov	r0, r4
 800fc5a:	f002 fb4f 	bl	80122fc <_Bfree>
 800fc5e:	3f01      	subs	r7, #1
 800fc60:	2f04      	cmp	r7, #4
 800fc62:	d806      	bhi.n	800fc72 <_strtod_l+0x102>
 800fc64:	e8df f007 	tbb	[pc, r7]
 800fc68:	1714030a 	.word	0x1714030a
 800fc6c:	0a          	.byte	0x0a
 800fc6d:	00          	.byte	0x00
 800fc6e:	e9dd ab1a 	ldrd	sl, fp, [sp, #104]	; 0x68
 800fc72:	0728      	lsls	r0, r5, #28
 800fc74:	d5c0      	bpl.n	800fbf8 <_strtod_l+0x88>
 800fc76:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 800fc7a:	e7bd      	b.n	800fbf8 <_strtod_l+0x88>
 800fc7c:	e9dd a31a 	ldrd	sl, r3, [sp, #104]	; 0x68
 800fc80:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800fc82:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800fc86:	f202 4233 	addw	r2, r2, #1075	; 0x433
 800fc8a:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800fc8e:	e7f0      	b.n	800fc72 <_strtod_l+0x102>
 800fc90:	f8df b180 	ldr.w	fp, [pc, #384]	; 800fe14 <_strtod_l+0x2a4>
 800fc94:	e7ed      	b.n	800fc72 <_strtod_l+0x102>
 800fc96:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 800fc9a:	f04f 3aff 	mov.w	sl, #4294967295
 800fc9e:	e7e8      	b.n	800fc72 <_strtod_l+0x102>
 800fca0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800fca2:	1c5a      	adds	r2, r3, #1
 800fca4:	9217      	str	r2, [sp, #92]	; 0x5c
 800fca6:	785b      	ldrb	r3, [r3, #1]
 800fca8:	2b30      	cmp	r3, #48	; 0x30
 800fcaa:	d0f9      	beq.n	800fca0 <_strtod_l+0x130>
 800fcac:	2b00      	cmp	r3, #0
 800fcae:	d0a3      	beq.n	800fbf8 <_strtod_l+0x88>
 800fcb0:	2301      	movs	r3, #1
 800fcb2:	f04f 0900 	mov.w	r9, #0
 800fcb6:	9304      	str	r3, [sp, #16]
 800fcb8:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800fcba:	9308      	str	r3, [sp, #32]
 800fcbc:	f8cd 901c 	str.w	r9, [sp, #28]
 800fcc0:	464f      	mov	r7, r9
 800fcc2:	220a      	movs	r2, #10
 800fcc4:	9817      	ldr	r0, [sp, #92]	; 0x5c
 800fcc6:	7806      	ldrb	r6, [r0, #0]
 800fcc8:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 800fccc:	b2d9      	uxtb	r1, r3
 800fcce:	2909      	cmp	r1, #9
 800fcd0:	d92a      	bls.n	800fd28 <_strtod_l+0x1b8>
 800fcd2:	9905      	ldr	r1, [sp, #20]
 800fcd4:	462a      	mov	r2, r5
 800fcd6:	f003 fa44 	bl	8013162 <strncmp>
 800fcda:	b398      	cbz	r0, 800fd44 <_strtod_l+0x1d4>
 800fcdc:	2000      	movs	r0, #0
 800fcde:	4632      	mov	r2, r6
 800fce0:	463d      	mov	r5, r7
 800fce2:	9005      	str	r0, [sp, #20]
 800fce4:	4603      	mov	r3, r0
 800fce6:	2a65      	cmp	r2, #101	; 0x65
 800fce8:	d001      	beq.n	800fcee <_strtod_l+0x17e>
 800fcea:	2a45      	cmp	r2, #69	; 0x45
 800fcec:	d118      	bne.n	800fd20 <_strtod_l+0x1b0>
 800fcee:	b91d      	cbnz	r5, 800fcf8 <_strtod_l+0x188>
 800fcf0:	9a04      	ldr	r2, [sp, #16]
 800fcf2:	4302      	orrs	r2, r0
 800fcf4:	d09e      	beq.n	800fc34 <_strtod_l+0xc4>
 800fcf6:	2500      	movs	r5, #0
 800fcf8:	f8dd 805c 	ldr.w	r8, [sp, #92]	; 0x5c
 800fcfc:	f108 0201 	add.w	r2, r8, #1
 800fd00:	9217      	str	r2, [sp, #92]	; 0x5c
 800fd02:	f898 2001 	ldrb.w	r2, [r8, #1]
 800fd06:	2a2b      	cmp	r2, #43	; 0x2b
 800fd08:	d075      	beq.n	800fdf6 <_strtod_l+0x286>
 800fd0a:	2a2d      	cmp	r2, #45	; 0x2d
 800fd0c:	d07b      	beq.n	800fe06 <_strtod_l+0x296>
 800fd0e:	f04f 0c00 	mov.w	ip, #0
 800fd12:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 800fd16:	2909      	cmp	r1, #9
 800fd18:	f240 8082 	bls.w	800fe20 <_strtod_l+0x2b0>
 800fd1c:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 800fd20:	2600      	movs	r6, #0
 800fd22:	e09d      	b.n	800fe60 <_strtod_l+0x2f0>
 800fd24:	2300      	movs	r3, #0
 800fd26:	e7c4      	b.n	800fcb2 <_strtod_l+0x142>
 800fd28:	2f08      	cmp	r7, #8
 800fd2a:	bfd8      	it	le
 800fd2c:	9907      	ldrle	r1, [sp, #28]
 800fd2e:	f100 0001 	add.w	r0, r0, #1
 800fd32:	bfda      	itte	le
 800fd34:	fb02 3301 	mlale	r3, r2, r1, r3
 800fd38:	9307      	strle	r3, [sp, #28]
 800fd3a:	fb02 3909 	mlagt	r9, r2, r9, r3
 800fd3e:	3701      	adds	r7, #1
 800fd40:	9017      	str	r0, [sp, #92]	; 0x5c
 800fd42:	e7bf      	b.n	800fcc4 <_strtod_l+0x154>
 800fd44:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800fd46:	195a      	adds	r2, r3, r5
 800fd48:	9217      	str	r2, [sp, #92]	; 0x5c
 800fd4a:	5d5a      	ldrb	r2, [r3, r5]
 800fd4c:	2f00      	cmp	r7, #0
 800fd4e:	d037      	beq.n	800fdc0 <_strtod_l+0x250>
 800fd50:	9005      	str	r0, [sp, #20]
 800fd52:	463d      	mov	r5, r7
 800fd54:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 800fd58:	2b09      	cmp	r3, #9
 800fd5a:	d912      	bls.n	800fd82 <_strtod_l+0x212>
 800fd5c:	2301      	movs	r3, #1
 800fd5e:	e7c2      	b.n	800fce6 <_strtod_l+0x176>
 800fd60:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800fd62:	1c5a      	adds	r2, r3, #1
 800fd64:	9217      	str	r2, [sp, #92]	; 0x5c
 800fd66:	785a      	ldrb	r2, [r3, #1]
 800fd68:	3001      	adds	r0, #1
 800fd6a:	2a30      	cmp	r2, #48	; 0x30
 800fd6c:	d0f8      	beq.n	800fd60 <_strtod_l+0x1f0>
 800fd6e:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 800fd72:	2b08      	cmp	r3, #8
 800fd74:	f200 84d9 	bhi.w	801072a <_strtod_l+0xbba>
 800fd78:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800fd7a:	9005      	str	r0, [sp, #20]
 800fd7c:	2000      	movs	r0, #0
 800fd7e:	9308      	str	r3, [sp, #32]
 800fd80:	4605      	mov	r5, r0
 800fd82:	3a30      	subs	r2, #48	; 0x30
 800fd84:	f100 0301 	add.w	r3, r0, #1
 800fd88:	d014      	beq.n	800fdb4 <_strtod_l+0x244>
 800fd8a:	9905      	ldr	r1, [sp, #20]
 800fd8c:	4419      	add	r1, r3
 800fd8e:	9105      	str	r1, [sp, #20]
 800fd90:	462b      	mov	r3, r5
 800fd92:	eb00 0e05 	add.w	lr, r0, r5
 800fd96:	210a      	movs	r1, #10
 800fd98:	4573      	cmp	r3, lr
 800fd9a:	d113      	bne.n	800fdc4 <_strtod_l+0x254>
 800fd9c:	182b      	adds	r3, r5, r0
 800fd9e:	2b08      	cmp	r3, #8
 800fda0:	f105 0501 	add.w	r5, r5, #1
 800fda4:	4405      	add	r5, r0
 800fda6:	dc1c      	bgt.n	800fde2 <_strtod_l+0x272>
 800fda8:	9907      	ldr	r1, [sp, #28]
 800fdaa:	230a      	movs	r3, #10
 800fdac:	fb03 2301 	mla	r3, r3, r1, r2
 800fdb0:	9307      	str	r3, [sp, #28]
 800fdb2:	2300      	movs	r3, #0
 800fdb4:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800fdb6:	1c51      	adds	r1, r2, #1
 800fdb8:	9117      	str	r1, [sp, #92]	; 0x5c
 800fdba:	7852      	ldrb	r2, [r2, #1]
 800fdbc:	4618      	mov	r0, r3
 800fdbe:	e7c9      	b.n	800fd54 <_strtod_l+0x1e4>
 800fdc0:	4638      	mov	r0, r7
 800fdc2:	e7d2      	b.n	800fd6a <_strtod_l+0x1fa>
 800fdc4:	2b08      	cmp	r3, #8
 800fdc6:	dc04      	bgt.n	800fdd2 <_strtod_l+0x262>
 800fdc8:	9e07      	ldr	r6, [sp, #28]
 800fdca:	434e      	muls	r6, r1
 800fdcc:	9607      	str	r6, [sp, #28]
 800fdce:	3301      	adds	r3, #1
 800fdd0:	e7e2      	b.n	800fd98 <_strtod_l+0x228>
 800fdd2:	f103 0c01 	add.w	ip, r3, #1
 800fdd6:	f1bc 0f10 	cmp.w	ip, #16
 800fdda:	bfd8      	it	le
 800fddc:	fb01 f909 	mulle.w	r9, r1, r9
 800fde0:	e7f5      	b.n	800fdce <_strtod_l+0x25e>
 800fde2:	2d10      	cmp	r5, #16
 800fde4:	bfdc      	itt	le
 800fde6:	230a      	movle	r3, #10
 800fde8:	fb03 2909 	mlale	r9, r3, r9, r2
 800fdec:	e7e1      	b.n	800fdb2 <_strtod_l+0x242>
 800fdee:	2300      	movs	r3, #0
 800fdf0:	9305      	str	r3, [sp, #20]
 800fdf2:	2301      	movs	r3, #1
 800fdf4:	e77c      	b.n	800fcf0 <_strtod_l+0x180>
 800fdf6:	f04f 0c00 	mov.w	ip, #0
 800fdfa:	f108 0202 	add.w	r2, r8, #2
 800fdfe:	9217      	str	r2, [sp, #92]	; 0x5c
 800fe00:	f898 2002 	ldrb.w	r2, [r8, #2]
 800fe04:	e785      	b.n	800fd12 <_strtod_l+0x1a2>
 800fe06:	f04f 0c01 	mov.w	ip, #1
 800fe0a:	e7f6      	b.n	800fdfa <_strtod_l+0x28a>
 800fe0c:	08014f8c 	.word	0x08014f8c
 800fe10:	08014cdc 	.word	0x08014cdc
 800fe14:	7ff00000 	.word	0x7ff00000
 800fe18:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800fe1a:	1c51      	adds	r1, r2, #1
 800fe1c:	9117      	str	r1, [sp, #92]	; 0x5c
 800fe1e:	7852      	ldrb	r2, [r2, #1]
 800fe20:	2a30      	cmp	r2, #48	; 0x30
 800fe22:	d0f9      	beq.n	800fe18 <_strtod_l+0x2a8>
 800fe24:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 800fe28:	2908      	cmp	r1, #8
 800fe2a:	f63f af79 	bhi.w	800fd20 <_strtod_l+0x1b0>
 800fe2e:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 800fe32:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800fe34:	9206      	str	r2, [sp, #24]
 800fe36:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800fe38:	1c51      	adds	r1, r2, #1
 800fe3a:	9117      	str	r1, [sp, #92]	; 0x5c
 800fe3c:	7852      	ldrb	r2, [r2, #1]
 800fe3e:	f1a2 0630 	sub.w	r6, r2, #48	; 0x30
 800fe42:	2e09      	cmp	r6, #9
 800fe44:	d937      	bls.n	800feb6 <_strtod_l+0x346>
 800fe46:	9e06      	ldr	r6, [sp, #24]
 800fe48:	1b89      	subs	r1, r1, r6
 800fe4a:	2908      	cmp	r1, #8
 800fe4c:	f644 661f 	movw	r6, #19999	; 0x4e1f
 800fe50:	dc02      	bgt.n	800fe58 <_strtod_l+0x2e8>
 800fe52:	4576      	cmp	r6, lr
 800fe54:	bfa8      	it	ge
 800fe56:	4676      	movge	r6, lr
 800fe58:	f1bc 0f00 	cmp.w	ip, #0
 800fe5c:	d000      	beq.n	800fe60 <_strtod_l+0x2f0>
 800fe5e:	4276      	negs	r6, r6
 800fe60:	2d00      	cmp	r5, #0
 800fe62:	d14d      	bne.n	800ff00 <_strtod_l+0x390>
 800fe64:	9904      	ldr	r1, [sp, #16]
 800fe66:	4301      	orrs	r1, r0
 800fe68:	f47f aec6 	bne.w	800fbf8 <_strtod_l+0x88>
 800fe6c:	2b00      	cmp	r3, #0
 800fe6e:	f47f aee1 	bne.w	800fc34 <_strtod_l+0xc4>
 800fe72:	2a69      	cmp	r2, #105	; 0x69
 800fe74:	d027      	beq.n	800fec6 <_strtod_l+0x356>
 800fe76:	dc24      	bgt.n	800fec2 <_strtod_l+0x352>
 800fe78:	2a49      	cmp	r2, #73	; 0x49
 800fe7a:	d024      	beq.n	800fec6 <_strtod_l+0x356>
 800fe7c:	2a4e      	cmp	r2, #78	; 0x4e
 800fe7e:	f47f aed9 	bne.w	800fc34 <_strtod_l+0xc4>
 800fe82:	499f      	ldr	r1, [pc, #636]	; (8010100 <_strtod_l+0x590>)
 800fe84:	a817      	add	r0, sp, #92	; 0x5c
 800fe86:	f002 f8c3 	bl	8012010 <__match>
 800fe8a:	2800      	cmp	r0, #0
 800fe8c:	f43f aed2 	beq.w	800fc34 <_strtod_l+0xc4>
 800fe90:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800fe92:	781b      	ldrb	r3, [r3, #0]
 800fe94:	2b28      	cmp	r3, #40	; 0x28
 800fe96:	d12d      	bne.n	800fef4 <_strtod_l+0x384>
 800fe98:	499a      	ldr	r1, [pc, #616]	; (8010104 <_strtod_l+0x594>)
 800fe9a:	aa1a      	add	r2, sp, #104	; 0x68
 800fe9c:	a817      	add	r0, sp, #92	; 0x5c
 800fe9e:	f002 f8cb 	bl	8012038 <__hexnan>
 800fea2:	2805      	cmp	r0, #5
 800fea4:	d126      	bne.n	800fef4 <_strtod_l+0x384>
 800fea6:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800fea8:	f8dd a068 	ldr.w	sl, [sp, #104]	; 0x68
 800feac:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 800feb0:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 800feb4:	e6a0      	b.n	800fbf8 <_strtod_l+0x88>
 800feb6:	210a      	movs	r1, #10
 800feb8:	fb01 2e0e 	mla	lr, r1, lr, r2
 800febc:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 800fec0:	e7b9      	b.n	800fe36 <_strtod_l+0x2c6>
 800fec2:	2a6e      	cmp	r2, #110	; 0x6e
 800fec4:	e7db      	b.n	800fe7e <_strtod_l+0x30e>
 800fec6:	4990      	ldr	r1, [pc, #576]	; (8010108 <_strtod_l+0x598>)
 800fec8:	a817      	add	r0, sp, #92	; 0x5c
 800feca:	f002 f8a1 	bl	8012010 <__match>
 800fece:	2800      	cmp	r0, #0
 800fed0:	f43f aeb0 	beq.w	800fc34 <_strtod_l+0xc4>
 800fed4:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800fed6:	498d      	ldr	r1, [pc, #564]	; (801010c <_strtod_l+0x59c>)
 800fed8:	3b01      	subs	r3, #1
 800feda:	a817      	add	r0, sp, #92	; 0x5c
 800fedc:	9317      	str	r3, [sp, #92]	; 0x5c
 800fede:	f002 f897 	bl	8012010 <__match>
 800fee2:	b910      	cbnz	r0, 800feea <_strtod_l+0x37a>
 800fee4:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800fee6:	3301      	adds	r3, #1
 800fee8:	9317      	str	r3, [sp, #92]	; 0x5c
 800feea:	f8df b230 	ldr.w	fp, [pc, #560]	; 801011c <_strtod_l+0x5ac>
 800feee:	f04f 0a00 	mov.w	sl, #0
 800fef2:	e681      	b.n	800fbf8 <_strtod_l+0x88>
 800fef4:	4886      	ldr	r0, [pc, #536]	; (8010110 <_strtod_l+0x5a0>)
 800fef6:	f003 f8d3 	bl	80130a0 <nan>
 800fefa:	ec5b ab10 	vmov	sl, fp, d0
 800fefe:	e67b      	b.n	800fbf8 <_strtod_l+0x88>
 800ff00:	9b05      	ldr	r3, [sp, #20]
 800ff02:	9807      	ldr	r0, [sp, #28]
 800ff04:	1af3      	subs	r3, r6, r3
 800ff06:	2f00      	cmp	r7, #0
 800ff08:	bf08      	it	eq
 800ff0a:	462f      	moveq	r7, r5
 800ff0c:	2d10      	cmp	r5, #16
 800ff0e:	9306      	str	r3, [sp, #24]
 800ff10:	46a8      	mov	r8, r5
 800ff12:	bfa8      	it	ge
 800ff14:	f04f 0810 	movge.w	r8, #16
 800ff18:	f7f0 fb1c 	bl	8000554 <__aeabi_ui2d>
 800ff1c:	2d09      	cmp	r5, #9
 800ff1e:	4682      	mov	sl, r0
 800ff20:	468b      	mov	fp, r1
 800ff22:	dd13      	ble.n	800ff4c <_strtod_l+0x3dc>
 800ff24:	4b7b      	ldr	r3, [pc, #492]	; (8010114 <_strtod_l+0x5a4>)
 800ff26:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 800ff2a:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 800ff2e:	f7f0 fb8b 	bl	8000648 <__aeabi_dmul>
 800ff32:	4682      	mov	sl, r0
 800ff34:	4648      	mov	r0, r9
 800ff36:	468b      	mov	fp, r1
 800ff38:	f7f0 fb0c 	bl	8000554 <__aeabi_ui2d>
 800ff3c:	4602      	mov	r2, r0
 800ff3e:	460b      	mov	r3, r1
 800ff40:	4650      	mov	r0, sl
 800ff42:	4659      	mov	r1, fp
 800ff44:	f7f0 f9ca 	bl	80002dc <__adddf3>
 800ff48:	4682      	mov	sl, r0
 800ff4a:	468b      	mov	fp, r1
 800ff4c:	2d0f      	cmp	r5, #15
 800ff4e:	dc38      	bgt.n	800ffc2 <_strtod_l+0x452>
 800ff50:	9b06      	ldr	r3, [sp, #24]
 800ff52:	2b00      	cmp	r3, #0
 800ff54:	f43f ae50 	beq.w	800fbf8 <_strtod_l+0x88>
 800ff58:	dd24      	ble.n	800ffa4 <_strtod_l+0x434>
 800ff5a:	2b16      	cmp	r3, #22
 800ff5c:	dc0b      	bgt.n	800ff76 <_strtod_l+0x406>
 800ff5e:	496d      	ldr	r1, [pc, #436]	; (8010114 <_strtod_l+0x5a4>)
 800ff60:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800ff64:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ff68:	4652      	mov	r2, sl
 800ff6a:	465b      	mov	r3, fp
 800ff6c:	f7f0 fb6c 	bl	8000648 <__aeabi_dmul>
 800ff70:	4682      	mov	sl, r0
 800ff72:	468b      	mov	fp, r1
 800ff74:	e640      	b.n	800fbf8 <_strtod_l+0x88>
 800ff76:	9a06      	ldr	r2, [sp, #24]
 800ff78:	f1c5 0325 	rsb	r3, r5, #37	; 0x25
 800ff7c:	4293      	cmp	r3, r2
 800ff7e:	db20      	blt.n	800ffc2 <_strtod_l+0x452>
 800ff80:	4c64      	ldr	r4, [pc, #400]	; (8010114 <_strtod_l+0x5a4>)
 800ff82:	f1c5 050f 	rsb	r5, r5, #15
 800ff86:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800ff8a:	4652      	mov	r2, sl
 800ff8c:	465b      	mov	r3, fp
 800ff8e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ff92:	f7f0 fb59 	bl	8000648 <__aeabi_dmul>
 800ff96:	9b06      	ldr	r3, [sp, #24]
 800ff98:	1b5d      	subs	r5, r3, r5
 800ff9a:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800ff9e:	e9d4 2300 	ldrd	r2, r3, [r4]
 800ffa2:	e7e3      	b.n	800ff6c <_strtod_l+0x3fc>
 800ffa4:	9b06      	ldr	r3, [sp, #24]
 800ffa6:	3316      	adds	r3, #22
 800ffa8:	db0b      	blt.n	800ffc2 <_strtod_l+0x452>
 800ffaa:	9b05      	ldr	r3, [sp, #20]
 800ffac:	1b9e      	subs	r6, r3, r6
 800ffae:	4b59      	ldr	r3, [pc, #356]	; (8010114 <_strtod_l+0x5a4>)
 800ffb0:	eb03 06c6 	add.w	r6, r3, r6, lsl #3
 800ffb4:	e9d6 2300 	ldrd	r2, r3, [r6]
 800ffb8:	4650      	mov	r0, sl
 800ffba:	4659      	mov	r1, fp
 800ffbc:	f7f0 fc6e 	bl	800089c <__aeabi_ddiv>
 800ffc0:	e7d6      	b.n	800ff70 <_strtod_l+0x400>
 800ffc2:	9b06      	ldr	r3, [sp, #24]
 800ffc4:	eba5 0808 	sub.w	r8, r5, r8
 800ffc8:	4498      	add	r8, r3
 800ffca:	f1b8 0f00 	cmp.w	r8, #0
 800ffce:	dd74      	ble.n	80100ba <_strtod_l+0x54a>
 800ffd0:	f018 030f 	ands.w	r3, r8, #15
 800ffd4:	d00a      	beq.n	800ffec <_strtod_l+0x47c>
 800ffd6:	494f      	ldr	r1, [pc, #316]	; (8010114 <_strtod_l+0x5a4>)
 800ffd8:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800ffdc:	4652      	mov	r2, sl
 800ffde:	465b      	mov	r3, fp
 800ffe0:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ffe4:	f7f0 fb30 	bl	8000648 <__aeabi_dmul>
 800ffe8:	4682      	mov	sl, r0
 800ffea:	468b      	mov	fp, r1
 800ffec:	f038 080f 	bics.w	r8, r8, #15
 800fff0:	d04f      	beq.n	8010092 <_strtod_l+0x522>
 800fff2:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 800fff6:	dd22      	ble.n	801003e <_strtod_l+0x4ce>
 800fff8:	2500      	movs	r5, #0
 800fffa:	462e      	mov	r6, r5
 800fffc:	9507      	str	r5, [sp, #28]
 800fffe:	9505      	str	r5, [sp, #20]
 8010000:	2322      	movs	r3, #34	; 0x22
 8010002:	f8df b118 	ldr.w	fp, [pc, #280]	; 801011c <_strtod_l+0x5ac>
 8010006:	6023      	str	r3, [r4, #0]
 8010008:	f04f 0a00 	mov.w	sl, #0
 801000c:	9b07      	ldr	r3, [sp, #28]
 801000e:	2b00      	cmp	r3, #0
 8010010:	f43f adf2 	beq.w	800fbf8 <_strtod_l+0x88>
 8010014:	9918      	ldr	r1, [sp, #96]	; 0x60
 8010016:	4620      	mov	r0, r4
 8010018:	f002 f970 	bl	80122fc <_Bfree>
 801001c:	9905      	ldr	r1, [sp, #20]
 801001e:	4620      	mov	r0, r4
 8010020:	f002 f96c 	bl	80122fc <_Bfree>
 8010024:	4631      	mov	r1, r6
 8010026:	4620      	mov	r0, r4
 8010028:	f002 f968 	bl	80122fc <_Bfree>
 801002c:	9907      	ldr	r1, [sp, #28]
 801002e:	4620      	mov	r0, r4
 8010030:	f002 f964 	bl	80122fc <_Bfree>
 8010034:	4629      	mov	r1, r5
 8010036:	4620      	mov	r0, r4
 8010038:	f002 f960 	bl	80122fc <_Bfree>
 801003c:	e5dc      	b.n	800fbf8 <_strtod_l+0x88>
 801003e:	4b36      	ldr	r3, [pc, #216]	; (8010118 <_strtod_l+0x5a8>)
 8010040:	9304      	str	r3, [sp, #16]
 8010042:	2300      	movs	r3, #0
 8010044:	ea4f 1828 	mov.w	r8, r8, asr #4
 8010048:	4650      	mov	r0, sl
 801004a:	4659      	mov	r1, fp
 801004c:	4699      	mov	r9, r3
 801004e:	f1b8 0f01 	cmp.w	r8, #1
 8010052:	dc21      	bgt.n	8010098 <_strtod_l+0x528>
 8010054:	b10b      	cbz	r3, 801005a <_strtod_l+0x4ea>
 8010056:	4682      	mov	sl, r0
 8010058:	468b      	mov	fp, r1
 801005a:	4b2f      	ldr	r3, [pc, #188]	; (8010118 <_strtod_l+0x5a8>)
 801005c:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 8010060:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
 8010064:	4652      	mov	r2, sl
 8010066:	465b      	mov	r3, fp
 8010068:	e9d9 0100 	ldrd	r0, r1, [r9]
 801006c:	f7f0 faec 	bl	8000648 <__aeabi_dmul>
 8010070:	4b2a      	ldr	r3, [pc, #168]	; (801011c <_strtod_l+0x5ac>)
 8010072:	460a      	mov	r2, r1
 8010074:	400b      	ands	r3, r1
 8010076:	492a      	ldr	r1, [pc, #168]	; (8010120 <_strtod_l+0x5b0>)
 8010078:	428b      	cmp	r3, r1
 801007a:	4682      	mov	sl, r0
 801007c:	d8bc      	bhi.n	800fff8 <_strtod_l+0x488>
 801007e:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 8010082:	428b      	cmp	r3, r1
 8010084:	bf86      	itte	hi
 8010086:	f8df b09c 	ldrhi.w	fp, [pc, #156]	; 8010124 <_strtod_l+0x5b4>
 801008a:	f04f 3aff 	movhi.w	sl, #4294967295
 801008e:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 8010092:	2300      	movs	r3, #0
 8010094:	9304      	str	r3, [sp, #16]
 8010096:	e084      	b.n	80101a2 <_strtod_l+0x632>
 8010098:	f018 0f01 	tst.w	r8, #1
 801009c:	d005      	beq.n	80100aa <_strtod_l+0x53a>
 801009e:	9b04      	ldr	r3, [sp, #16]
 80100a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80100a4:	f7f0 fad0 	bl	8000648 <__aeabi_dmul>
 80100a8:	2301      	movs	r3, #1
 80100aa:	9a04      	ldr	r2, [sp, #16]
 80100ac:	3208      	adds	r2, #8
 80100ae:	f109 0901 	add.w	r9, r9, #1
 80100b2:	ea4f 0868 	mov.w	r8, r8, asr #1
 80100b6:	9204      	str	r2, [sp, #16]
 80100b8:	e7c9      	b.n	801004e <_strtod_l+0x4de>
 80100ba:	d0ea      	beq.n	8010092 <_strtod_l+0x522>
 80100bc:	f1c8 0800 	rsb	r8, r8, #0
 80100c0:	f018 020f 	ands.w	r2, r8, #15
 80100c4:	d00a      	beq.n	80100dc <_strtod_l+0x56c>
 80100c6:	4b13      	ldr	r3, [pc, #76]	; (8010114 <_strtod_l+0x5a4>)
 80100c8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80100cc:	4650      	mov	r0, sl
 80100ce:	4659      	mov	r1, fp
 80100d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80100d4:	f7f0 fbe2 	bl	800089c <__aeabi_ddiv>
 80100d8:	4682      	mov	sl, r0
 80100da:	468b      	mov	fp, r1
 80100dc:	ea5f 1828 	movs.w	r8, r8, asr #4
 80100e0:	d0d7      	beq.n	8010092 <_strtod_l+0x522>
 80100e2:	f1b8 0f1f 	cmp.w	r8, #31
 80100e6:	dd1f      	ble.n	8010128 <_strtod_l+0x5b8>
 80100e8:	2500      	movs	r5, #0
 80100ea:	462e      	mov	r6, r5
 80100ec:	9507      	str	r5, [sp, #28]
 80100ee:	9505      	str	r5, [sp, #20]
 80100f0:	2322      	movs	r3, #34	; 0x22
 80100f2:	f04f 0a00 	mov.w	sl, #0
 80100f6:	f04f 0b00 	mov.w	fp, #0
 80100fa:	6023      	str	r3, [r4, #0]
 80100fc:	e786      	b.n	801000c <_strtod_l+0x49c>
 80100fe:	bf00      	nop
 8010100:	08014cb5 	.word	0x08014cb5
 8010104:	08014cf0 	.word	0x08014cf0
 8010108:	08014cad 	.word	0x08014cad
 801010c:	08014e34 	.word	0x08014e34
 8010110:	08015148 	.word	0x08015148
 8010114:	08015028 	.word	0x08015028
 8010118:	08015000 	.word	0x08015000
 801011c:	7ff00000 	.word	0x7ff00000
 8010120:	7ca00000 	.word	0x7ca00000
 8010124:	7fefffff 	.word	0x7fefffff
 8010128:	f018 0310 	ands.w	r3, r8, #16
 801012c:	bf18      	it	ne
 801012e:	236a      	movne	r3, #106	; 0x6a
 8010130:	f8df 93ac 	ldr.w	r9, [pc, #940]	; 80104e0 <_strtod_l+0x970>
 8010134:	9304      	str	r3, [sp, #16]
 8010136:	4650      	mov	r0, sl
 8010138:	4659      	mov	r1, fp
 801013a:	2300      	movs	r3, #0
 801013c:	f018 0f01 	tst.w	r8, #1
 8010140:	d004      	beq.n	801014c <_strtod_l+0x5dc>
 8010142:	e9d9 2300 	ldrd	r2, r3, [r9]
 8010146:	f7f0 fa7f 	bl	8000648 <__aeabi_dmul>
 801014a:	2301      	movs	r3, #1
 801014c:	ea5f 0868 	movs.w	r8, r8, asr #1
 8010150:	f109 0908 	add.w	r9, r9, #8
 8010154:	d1f2      	bne.n	801013c <_strtod_l+0x5cc>
 8010156:	b10b      	cbz	r3, 801015c <_strtod_l+0x5ec>
 8010158:	4682      	mov	sl, r0
 801015a:	468b      	mov	fp, r1
 801015c:	9b04      	ldr	r3, [sp, #16]
 801015e:	b1c3      	cbz	r3, 8010192 <_strtod_l+0x622>
 8010160:	f3cb 520a 	ubfx	r2, fp, #20, #11
 8010164:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 8010168:	2b00      	cmp	r3, #0
 801016a:	4659      	mov	r1, fp
 801016c:	dd11      	ble.n	8010192 <_strtod_l+0x622>
 801016e:	2b1f      	cmp	r3, #31
 8010170:	f340 8124 	ble.w	80103bc <_strtod_l+0x84c>
 8010174:	2b34      	cmp	r3, #52	; 0x34
 8010176:	bfde      	ittt	le
 8010178:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 801017c:	f04f 33ff 	movle.w	r3, #4294967295
 8010180:	fa03 f202 	lslle.w	r2, r3, r2
 8010184:	f04f 0a00 	mov.w	sl, #0
 8010188:	bfcc      	ite	gt
 801018a:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 801018e:	ea02 0b01 	andle.w	fp, r2, r1
 8010192:	2200      	movs	r2, #0
 8010194:	2300      	movs	r3, #0
 8010196:	4650      	mov	r0, sl
 8010198:	4659      	mov	r1, fp
 801019a:	f7f0 fcbd 	bl	8000b18 <__aeabi_dcmpeq>
 801019e:	2800      	cmp	r0, #0
 80101a0:	d1a2      	bne.n	80100e8 <_strtod_l+0x578>
 80101a2:	9b07      	ldr	r3, [sp, #28]
 80101a4:	9300      	str	r3, [sp, #0]
 80101a6:	9908      	ldr	r1, [sp, #32]
 80101a8:	462b      	mov	r3, r5
 80101aa:	463a      	mov	r2, r7
 80101ac:	4620      	mov	r0, r4
 80101ae:	f002 f90d 	bl	80123cc <__s2b>
 80101b2:	9007      	str	r0, [sp, #28]
 80101b4:	2800      	cmp	r0, #0
 80101b6:	f43f af1f 	beq.w	800fff8 <_strtod_l+0x488>
 80101ba:	9b05      	ldr	r3, [sp, #20]
 80101bc:	1b9e      	subs	r6, r3, r6
 80101be:	9b06      	ldr	r3, [sp, #24]
 80101c0:	2b00      	cmp	r3, #0
 80101c2:	bfb4      	ite	lt
 80101c4:	4633      	movlt	r3, r6
 80101c6:	2300      	movge	r3, #0
 80101c8:	930c      	str	r3, [sp, #48]	; 0x30
 80101ca:	9b06      	ldr	r3, [sp, #24]
 80101cc:	2500      	movs	r5, #0
 80101ce:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 80101d2:	9312      	str	r3, [sp, #72]	; 0x48
 80101d4:	462e      	mov	r6, r5
 80101d6:	9b07      	ldr	r3, [sp, #28]
 80101d8:	4620      	mov	r0, r4
 80101da:	6859      	ldr	r1, [r3, #4]
 80101dc:	f002 f84e 	bl	801227c <_Balloc>
 80101e0:	9005      	str	r0, [sp, #20]
 80101e2:	2800      	cmp	r0, #0
 80101e4:	f43f af0c 	beq.w	8010000 <_strtod_l+0x490>
 80101e8:	9b07      	ldr	r3, [sp, #28]
 80101ea:	691a      	ldr	r2, [r3, #16]
 80101ec:	3202      	adds	r2, #2
 80101ee:	f103 010c 	add.w	r1, r3, #12
 80101f2:	0092      	lsls	r2, r2, #2
 80101f4:	300c      	adds	r0, #12
 80101f6:	f7fe ff77 	bl	800f0e8 <memcpy>
 80101fa:	ec4b ab10 	vmov	d0, sl, fp
 80101fe:	aa1a      	add	r2, sp, #104	; 0x68
 8010200:	a919      	add	r1, sp, #100	; 0x64
 8010202:	4620      	mov	r0, r4
 8010204:	f002 fc28 	bl	8012a58 <__d2b>
 8010208:	ec4b ab18 	vmov	d8, sl, fp
 801020c:	9018      	str	r0, [sp, #96]	; 0x60
 801020e:	2800      	cmp	r0, #0
 8010210:	f43f aef6 	beq.w	8010000 <_strtod_l+0x490>
 8010214:	2101      	movs	r1, #1
 8010216:	4620      	mov	r0, r4
 8010218:	f002 f972 	bl	8012500 <__i2b>
 801021c:	4606      	mov	r6, r0
 801021e:	2800      	cmp	r0, #0
 8010220:	f43f aeee 	beq.w	8010000 <_strtod_l+0x490>
 8010224:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8010226:	9904      	ldr	r1, [sp, #16]
 8010228:	2b00      	cmp	r3, #0
 801022a:	bfab      	itete	ge
 801022c:	9a0c      	ldrge	r2, [sp, #48]	; 0x30
 801022e:	9a12      	ldrlt	r2, [sp, #72]	; 0x48
 8010230:	9f12      	ldrge	r7, [sp, #72]	; 0x48
 8010232:	f8dd 9030 	ldrlt.w	r9, [sp, #48]	; 0x30
 8010236:	bfac      	ite	ge
 8010238:	eb03 0902 	addge.w	r9, r3, r2
 801023c:	1ad7      	sublt	r7, r2, r3
 801023e:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8010240:	eba3 0801 	sub.w	r8, r3, r1
 8010244:	4490      	add	r8, r2
 8010246:	4ba1      	ldr	r3, [pc, #644]	; (80104cc <_strtod_l+0x95c>)
 8010248:	f108 38ff 	add.w	r8, r8, #4294967295
 801024c:	4598      	cmp	r8, r3
 801024e:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8010252:	f280 80c7 	bge.w	80103e4 <_strtod_l+0x874>
 8010256:	eba3 0308 	sub.w	r3, r3, r8
 801025a:	2b1f      	cmp	r3, #31
 801025c:	eba2 0203 	sub.w	r2, r2, r3
 8010260:	f04f 0101 	mov.w	r1, #1
 8010264:	f300 80b1 	bgt.w	80103ca <_strtod_l+0x85a>
 8010268:	fa01 f303 	lsl.w	r3, r1, r3
 801026c:	930d      	str	r3, [sp, #52]	; 0x34
 801026e:	2300      	movs	r3, #0
 8010270:	9308      	str	r3, [sp, #32]
 8010272:	eb09 0802 	add.w	r8, r9, r2
 8010276:	9b04      	ldr	r3, [sp, #16]
 8010278:	45c1      	cmp	r9, r8
 801027a:	4417      	add	r7, r2
 801027c:	441f      	add	r7, r3
 801027e:	464b      	mov	r3, r9
 8010280:	bfa8      	it	ge
 8010282:	4643      	movge	r3, r8
 8010284:	42bb      	cmp	r3, r7
 8010286:	bfa8      	it	ge
 8010288:	463b      	movge	r3, r7
 801028a:	2b00      	cmp	r3, #0
 801028c:	bfc2      	ittt	gt
 801028e:	eba8 0803 	subgt.w	r8, r8, r3
 8010292:	1aff      	subgt	r7, r7, r3
 8010294:	eba9 0903 	subgt.w	r9, r9, r3
 8010298:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 801029a:	2b00      	cmp	r3, #0
 801029c:	dd17      	ble.n	80102ce <_strtod_l+0x75e>
 801029e:	4631      	mov	r1, r6
 80102a0:	461a      	mov	r2, r3
 80102a2:	4620      	mov	r0, r4
 80102a4:	f002 f9ec 	bl	8012680 <__pow5mult>
 80102a8:	4606      	mov	r6, r0
 80102aa:	2800      	cmp	r0, #0
 80102ac:	f43f aea8 	beq.w	8010000 <_strtod_l+0x490>
 80102b0:	4601      	mov	r1, r0
 80102b2:	9a18      	ldr	r2, [sp, #96]	; 0x60
 80102b4:	4620      	mov	r0, r4
 80102b6:	f002 f939 	bl	801252c <__multiply>
 80102ba:	900b      	str	r0, [sp, #44]	; 0x2c
 80102bc:	2800      	cmp	r0, #0
 80102be:	f43f ae9f 	beq.w	8010000 <_strtod_l+0x490>
 80102c2:	9918      	ldr	r1, [sp, #96]	; 0x60
 80102c4:	4620      	mov	r0, r4
 80102c6:	f002 f819 	bl	80122fc <_Bfree>
 80102ca:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80102cc:	9318      	str	r3, [sp, #96]	; 0x60
 80102ce:	f1b8 0f00 	cmp.w	r8, #0
 80102d2:	f300 808c 	bgt.w	80103ee <_strtod_l+0x87e>
 80102d6:	9b06      	ldr	r3, [sp, #24]
 80102d8:	2b00      	cmp	r3, #0
 80102da:	dd08      	ble.n	80102ee <_strtod_l+0x77e>
 80102dc:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80102de:	9905      	ldr	r1, [sp, #20]
 80102e0:	4620      	mov	r0, r4
 80102e2:	f002 f9cd 	bl	8012680 <__pow5mult>
 80102e6:	9005      	str	r0, [sp, #20]
 80102e8:	2800      	cmp	r0, #0
 80102ea:	f43f ae89 	beq.w	8010000 <_strtod_l+0x490>
 80102ee:	2f00      	cmp	r7, #0
 80102f0:	dd08      	ble.n	8010304 <_strtod_l+0x794>
 80102f2:	9905      	ldr	r1, [sp, #20]
 80102f4:	463a      	mov	r2, r7
 80102f6:	4620      	mov	r0, r4
 80102f8:	f002 fa1c 	bl	8012734 <__lshift>
 80102fc:	9005      	str	r0, [sp, #20]
 80102fe:	2800      	cmp	r0, #0
 8010300:	f43f ae7e 	beq.w	8010000 <_strtod_l+0x490>
 8010304:	f1b9 0f00 	cmp.w	r9, #0
 8010308:	dd08      	ble.n	801031c <_strtod_l+0x7ac>
 801030a:	4631      	mov	r1, r6
 801030c:	464a      	mov	r2, r9
 801030e:	4620      	mov	r0, r4
 8010310:	f002 fa10 	bl	8012734 <__lshift>
 8010314:	4606      	mov	r6, r0
 8010316:	2800      	cmp	r0, #0
 8010318:	f43f ae72 	beq.w	8010000 <_strtod_l+0x490>
 801031c:	9a05      	ldr	r2, [sp, #20]
 801031e:	9918      	ldr	r1, [sp, #96]	; 0x60
 8010320:	4620      	mov	r0, r4
 8010322:	f002 fa93 	bl	801284c <__mdiff>
 8010326:	4605      	mov	r5, r0
 8010328:	2800      	cmp	r0, #0
 801032a:	f43f ae69 	beq.w	8010000 <_strtod_l+0x490>
 801032e:	68c3      	ldr	r3, [r0, #12]
 8010330:	930b      	str	r3, [sp, #44]	; 0x2c
 8010332:	2300      	movs	r3, #0
 8010334:	60c3      	str	r3, [r0, #12]
 8010336:	4631      	mov	r1, r6
 8010338:	f002 fa6c 	bl	8012814 <__mcmp>
 801033c:	2800      	cmp	r0, #0
 801033e:	da60      	bge.n	8010402 <_strtod_l+0x892>
 8010340:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8010342:	ea53 030a 	orrs.w	r3, r3, sl
 8010346:	f040 8082 	bne.w	801044e <_strtod_l+0x8de>
 801034a:	f3cb 0313 	ubfx	r3, fp, #0, #20
 801034e:	2b00      	cmp	r3, #0
 8010350:	d17d      	bne.n	801044e <_strtod_l+0x8de>
 8010352:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8010356:	0d1b      	lsrs	r3, r3, #20
 8010358:	051b      	lsls	r3, r3, #20
 801035a:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 801035e:	d976      	bls.n	801044e <_strtod_l+0x8de>
 8010360:	696b      	ldr	r3, [r5, #20]
 8010362:	b913      	cbnz	r3, 801036a <_strtod_l+0x7fa>
 8010364:	692b      	ldr	r3, [r5, #16]
 8010366:	2b01      	cmp	r3, #1
 8010368:	dd71      	ble.n	801044e <_strtod_l+0x8de>
 801036a:	4629      	mov	r1, r5
 801036c:	2201      	movs	r2, #1
 801036e:	4620      	mov	r0, r4
 8010370:	f002 f9e0 	bl	8012734 <__lshift>
 8010374:	4631      	mov	r1, r6
 8010376:	4605      	mov	r5, r0
 8010378:	f002 fa4c 	bl	8012814 <__mcmp>
 801037c:	2800      	cmp	r0, #0
 801037e:	dd66      	ble.n	801044e <_strtod_l+0x8de>
 8010380:	9904      	ldr	r1, [sp, #16]
 8010382:	4a53      	ldr	r2, [pc, #332]	; (80104d0 <_strtod_l+0x960>)
 8010384:	465b      	mov	r3, fp
 8010386:	2900      	cmp	r1, #0
 8010388:	f000 8081 	beq.w	801048e <_strtod_l+0x91e>
 801038c:	ea02 010b 	and.w	r1, r2, fp
 8010390:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 8010394:	dc7b      	bgt.n	801048e <_strtod_l+0x91e>
 8010396:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 801039a:	f77f aea9 	ble.w	80100f0 <_strtod_l+0x580>
 801039e:	4b4d      	ldr	r3, [pc, #308]	; (80104d4 <_strtod_l+0x964>)
 80103a0:	4650      	mov	r0, sl
 80103a2:	4659      	mov	r1, fp
 80103a4:	2200      	movs	r2, #0
 80103a6:	f7f0 f94f 	bl	8000648 <__aeabi_dmul>
 80103aa:	460b      	mov	r3, r1
 80103ac:	4303      	orrs	r3, r0
 80103ae:	bf08      	it	eq
 80103b0:	2322      	moveq	r3, #34	; 0x22
 80103b2:	4682      	mov	sl, r0
 80103b4:	468b      	mov	fp, r1
 80103b6:	bf08      	it	eq
 80103b8:	6023      	streq	r3, [r4, #0]
 80103ba:	e62b      	b.n	8010014 <_strtod_l+0x4a4>
 80103bc:	f04f 32ff 	mov.w	r2, #4294967295
 80103c0:	fa02 f303 	lsl.w	r3, r2, r3
 80103c4:	ea03 0a0a 	and.w	sl, r3, sl
 80103c8:	e6e3      	b.n	8010192 <_strtod_l+0x622>
 80103ca:	f1c8 487f 	rsb	r8, r8, #4278190080	; 0xff000000
 80103ce:	f508 087f 	add.w	r8, r8, #16711680	; 0xff0000
 80103d2:	f508 487b 	add.w	r8, r8, #64256	; 0xfb00
 80103d6:	f108 08e2 	add.w	r8, r8, #226	; 0xe2
 80103da:	fa01 f308 	lsl.w	r3, r1, r8
 80103de:	9308      	str	r3, [sp, #32]
 80103e0:	910d      	str	r1, [sp, #52]	; 0x34
 80103e2:	e746      	b.n	8010272 <_strtod_l+0x702>
 80103e4:	2300      	movs	r3, #0
 80103e6:	9308      	str	r3, [sp, #32]
 80103e8:	2301      	movs	r3, #1
 80103ea:	930d      	str	r3, [sp, #52]	; 0x34
 80103ec:	e741      	b.n	8010272 <_strtod_l+0x702>
 80103ee:	9918      	ldr	r1, [sp, #96]	; 0x60
 80103f0:	4642      	mov	r2, r8
 80103f2:	4620      	mov	r0, r4
 80103f4:	f002 f99e 	bl	8012734 <__lshift>
 80103f8:	9018      	str	r0, [sp, #96]	; 0x60
 80103fa:	2800      	cmp	r0, #0
 80103fc:	f47f af6b 	bne.w	80102d6 <_strtod_l+0x766>
 8010400:	e5fe      	b.n	8010000 <_strtod_l+0x490>
 8010402:	465f      	mov	r7, fp
 8010404:	d16e      	bne.n	80104e4 <_strtod_l+0x974>
 8010406:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8010408:	f3cb 0313 	ubfx	r3, fp, #0, #20
 801040c:	b342      	cbz	r2, 8010460 <_strtod_l+0x8f0>
 801040e:	4a32      	ldr	r2, [pc, #200]	; (80104d8 <_strtod_l+0x968>)
 8010410:	4293      	cmp	r3, r2
 8010412:	d128      	bne.n	8010466 <_strtod_l+0x8f6>
 8010414:	9b04      	ldr	r3, [sp, #16]
 8010416:	4651      	mov	r1, sl
 8010418:	b1eb      	cbz	r3, 8010456 <_strtod_l+0x8e6>
 801041a:	4b2d      	ldr	r3, [pc, #180]	; (80104d0 <_strtod_l+0x960>)
 801041c:	403b      	ands	r3, r7
 801041e:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8010422:	f04f 32ff 	mov.w	r2, #4294967295
 8010426:	d819      	bhi.n	801045c <_strtod_l+0x8ec>
 8010428:	0d1b      	lsrs	r3, r3, #20
 801042a:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 801042e:	fa02 f303 	lsl.w	r3, r2, r3
 8010432:	4299      	cmp	r1, r3
 8010434:	d117      	bne.n	8010466 <_strtod_l+0x8f6>
 8010436:	4b29      	ldr	r3, [pc, #164]	; (80104dc <_strtod_l+0x96c>)
 8010438:	429f      	cmp	r7, r3
 801043a:	d102      	bne.n	8010442 <_strtod_l+0x8d2>
 801043c:	3101      	adds	r1, #1
 801043e:	f43f addf 	beq.w	8010000 <_strtod_l+0x490>
 8010442:	4b23      	ldr	r3, [pc, #140]	; (80104d0 <_strtod_l+0x960>)
 8010444:	403b      	ands	r3, r7
 8010446:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 801044a:	f04f 0a00 	mov.w	sl, #0
 801044e:	9b04      	ldr	r3, [sp, #16]
 8010450:	2b00      	cmp	r3, #0
 8010452:	d1a4      	bne.n	801039e <_strtod_l+0x82e>
 8010454:	e5de      	b.n	8010014 <_strtod_l+0x4a4>
 8010456:	f04f 33ff 	mov.w	r3, #4294967295
 801045a:	e7ea      	b.n	8010432 <_strtod_l+0x8c2>
 801045c:	4613      	mov	r3, r2
 801045e:	e7e8      	b.n	8010432 <_strtod_l+0x8c2>
 8010460:	ea53 030a 	orrs.w	r3, r3, sl
 8010464:	d08c      	beq.n	8010380 <_strtod_l+0x810>
 8010466:	9b08      	ldr	r3, [sp, #32]
 8010468:	b1db      	cbz	r3, 80104a2 <_strtod_l+0x932>
 801046a:	423b      	tst	r3, r7
 801046c:	d0ef      	beq.n	801044e <_strtod_l+0x8de>
 801046e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8010470:	9a04      	ldr	r2, [sp, #16]
 8010472:	4650      	mov	r0, sl
 8010474:	4659      	mov	r1, fp
 8010476:	b1c3      	cbz	r3, 80104aa <_strtod_l+0x93a>
 8010478:	f7ff fb5e 	bl	800fb38 <sulp>
 801047c:	4602      	mov	r2, r0
 801047e:	460b      	mov	r3, r1
 8010480:	ec51 0b18 	vmov	r0, r1, d8
 8010484:	f7ef ff2a 	bl	80002dc <__adddf3>
 8010488:	4682      	mov	sl, r0
 801048a:	468b      	mov	fp, r1
 801048c:	e7df      	b.n	801044e <_strtod_l+0x8de>
 801048e:	4013      	ands	r3, r2
 8010490:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8010494:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8010498:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 801049c:	f04f 3aff 	mov.w	sl, #4294967295
 80104a0:	e7d5      	b.n	801044e <_strtod_l+0x8de>
 80104a2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80104a4:	ea13 0f0a 	tst.w	r3, sl
 80104a8:	e7e0      	b.n	801046c <_strtod_l+0x8fc>
 80104aa:	f7ff fb45 	bl	800fb38 <sulp>
 80104ae:	4602      	mov	r2, r0
 80104b0:	460b      	mov	r3, r1
 80104b2:	ec51 0b18 	vmov	r0, r1, d8
 80104b6:	f7ef ff0f 	bl	80002d8 <__aeabi_dsub>
 80104ba:	2200      	movs	r2, #0
 80104bc:	2300      	movs	r3, #0
 80104be:	4682      	mov	sl, r0
 80104c0:	468b      	mov	fp, r1
 80104c2:	f7f0 fb29 	bl	8000b18 <__aeabi_dcmpeq>
 80104c6:	2800      	cmp	r0, #0
 80104c8:	d0c1      	beq.n	801044e <_strtod_l+0x8de>
 80104ca:	e611      	b.n	80100f0 <_strtod_l+0x580>
 80104cc:	fffffc02 	.word	0xfffffc02
 80104d0:	7ff00000 	.word	0x7ff00000
 80104d4:	39500000 	.word	0x39500000
 80104d8:	000fffff 	.word	0x000fffff
 80104dc:	7fefffff 	.word	0x7fefffff
 80104e0:	08014d08 	.word	0x08014d08
 80104e4:	4631      	mov	r1, r6
 80104e6:	4628      	mov	r0, r5
 80104e8:	f002 fb12 	bl	8012b10 <__ratio>
 80104ec:	ec59 8b10 	vmov	r8, r9, d0
 80104f0:	ee10 0a10 	vmov	r0, s0
 80104f4:	2200      	movs	r2, #0
 80104f6:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80104fa:	4649      	mov	r1, r9
 80104fc:	f7f0 fb20 	bl	8000b40 <__aeabi_dcmple>
 8010500:	2800      	cmp	r0, #0
 8010502:	d07a      	beq.n	80105fa <_strtod_l+0xa8a>
 8010504:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8010506:	2b00      	cmp	r3, #0
 8010508:	d04a      	beq.n	80105a0 <_strtod_l+0xa30>
 801050a:	4b95      	ldr	r3, [pc, #596]	; (8010760 <_strtod_l+0xbf0>)
 801050c:	2200      	movs	r2, #0
 801050e:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8010512:	f8df 924c 	ldr.w	r9, [pc, #588]	; 8010760 <_strtod_l+0xbf0>
 8010516:	f04f 0800 	mov.w	r8, #0
 801051a:	4b92      	ldr	r3, [pc, #584]	; (8010764 <_strtod_l+0xbf4>)
 801051c:	403b      	ands	r3, r7
 801051e:	930d      	str	r3, [sp, #52]	; 0x34
 8010520:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8010522:	4b91      	ldr	r3, [pc, #580]	; (8010768 <_strtod_l+0xbf8>)
 8010524:	429a      	cmp	r2, r3
 8010526:	f040 80b0 	bne.w	801068a <_strtod_l+0xb1a>
 801052a:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 801052e:	f1a7 7b54 	sub.w	fp, r7, #55574528	; 0x3500000
 8010532:	ec4b ab10 	vmov	d0, sl, fp
 8010536:	e9cd 0108 	strd	r0, r1, [sp, #32]
 801053a:	f002 fa11 	bl	8012960 <__ulp>
 801053e:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8010542:	ec53 2b10 	vmov	r2, r3, d0
 8010546:	f7f0 f87f 	bl	8000648 <__aeabi_dmul>
 801054a:	4652      	mov	r2, sl
 801054c:	465b      	mov	r3, fp
 801054e:	f7ef fec5 	bl	80002dc <__adddf3>
 8010552:	460b      	mov	r3, r1
 8010554:	4983      	ldr	r1, [pc, #524]	; (8010764 <_strtod_l+0xbf4>)
 8010556:	4a85      	ldr	r2, [pc, #532]	; (801076c <_strtod_l+0xbfc>)
 8010558:	4019      	ands	r1, r3
 801055a:	4291      	cmp	r1, r2
 801055c:	4682      	mov	sl, r0
 801055e:	d960      	bls.n	8010622 <_strtod_l+0xab2>
 8010560:	ee18 3a90 	vmov	r3, s17
 8010564:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 8010568:	4293      	cmp	r3, r2
 801056a:	d104      	bne.n	8010576 <_strtod_l+0xa06>
 801056c:	ee18 3a10 	vmov	r3, s16
 8010570:	3301      	adds	r3, #1
 8010572:	f43f ad45 	beq.w	8010000 <_strtod_l+0x490>
 8010576:	f8df b200 	ldr.w	fp, [pc, #512]	; 8010778 <_strtod_l+0xc08>
 801057a:	f04f 3aff 	mov.w	sl, #4294967295
 801057e:	9918      	ldr	r1, [sp, #96]	; 0x60
 8010580:	4620      	mov	r0, r4
 8010582:	f001 febb 	bl	80122fc <_Bfree>
 8010586:	9905      	ldr	r1, [sp, #20]
 8010588:	4620      	mov	r0, r4
 801058a:	f001 feb7 	bl	80122fc <_Bfree>
 801058e:	4631      	mov	r1, r6
 8010590:	4620      	mov	r0, r4
 8010592:	f001 feb3 	bl	80122fc <_Bfree>
 8010596:	4629      	mov	r1, r5
 8010598:	4620      	mov	r0, r4
 801059a:	f001 feaf 	bl	80122fc <_Bfree>
 801059e:	e61a      	b.n	80101d6 <_strtod_l+0x666>
 80105a0:	f1ba 0f00 	cmp.w	sl, #0
 80105a4:	d11b      	bne.n	80105de <_strtod_l+0xa6e>
 80105a6:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80105aa:	b9f3      	cbnz	r3, 80105ea <_strtod_l+0xa7a>
 80105ac:	4b6c      	ldr	r3, [pc, #432]	; (8010760 <_strtod_l+0xbf0>)
 80105ae:	2200      	movs	r2, #0
 80105b0:	4640      	mov	r0, r8
 80105b2:	4649      	mov	r1, r9
 80105b4:	f7f0 faba 	bl	8000b2c <__aeabi_dcmplt>
 80105b8:	b9d0      	cbnz	r0, 80105f0 <_strtod_l+0xa80>
 80105ba:	4640      	mov	r0, r8
 80105bc:	4649      	mov	r1, r9
 80105be:	4b6c      	ldr	r3, [pc, #432]	; (8010770 <_strtod_l+0xc00>)
 80105c0:	2200      	movs	r2, #0
 80105c2:	f7f0 f841 	bl	8000648 <__aeabi_dmul>
 80105c6:	4680      	mov	r8, r0
 80105c8:	4689      	mov	r9, r1
 80105ca:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 80105ce:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
 80105d2:	9315      	str	r3, [sp, #84]	; 0x54
 80105d4:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 80105d8:	e9cd 2308 	strd	r2, r3, [sp, #32]
 80105dc:	e79d      	b.n	801051a <_strtod_l+0x9aa>
 80105de:	f1ba 0f01 	cmp.w	sl, #1
 80105e2:	d102      	bne.n	80105ea <_strtod_l+0xa7a>
 80105e4:	2f00      	cmp	r7, #0
 80105e6:	f43f ad83 	beq.w	80100f0 <_strtod_l+0x580>
 80105ea:	4b62      	ldr	r3, [pc, #392]	; (8010774 <_strtod_l+0xc04>)
 80105ec:	2200      	movs	r2, #0
 80105ee:	e78e      	b.n	801050e <_strtod_l+0x99e>
 80105f0:	f8df 917c 	ldr.w	r9, [pc, #380]	; 8010770 <_strtod_l+0xc00>
 80105f4:	f04f 0800 	mov.w	r8, #0
 80105f8:	e7e7      	b.n	80105ca <_strtod_l+0xa5a>
 80105fa:	4b5d      	ldr	r3, [pc, #372]	; (8010770 <_strtod_l+0xc00>)
 80105fc:	4640      	mov	r0, r8
 80105fe:	4649      	mov	r1, r9
 8010600:	2200      	movs	r2, #0
 8010602:	f7f0 f821 	bl	8000648 <__aeabi_dmul>
 8010606:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8010608:	4680      	mov	r8, r0
 801060a:	4689      	mov	r9, r1
 801060c:	b933      	cbnz	r3, 801061c <_strtod_l+0xaac>
 801060e:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8010612:	900e      	str	r0, [sp, #56]	; 0x38
 8010614:	930f      	str	r3, [sp, #60]	; 0x3c
 8010616:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 801061a:	e7dd      	b.n	80105d8 <_strtod_l+0xa68>
 801061c:	e9cd 890e 	strd	r8, r9, [sp, #56]	; 0x38
 8010620:	e7f9      	b.n	8010616 <_strtod_l+0xaa6>
 8010622:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 8010626:	9b04      	ldr	r3, [sp, #16]
 8010628:	2b00      	cmp	r3, #0
 801062a:	d1a8      	bne.n	801057e <_strtod_l+0xa0e>
 801062c:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8010630:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8010632:	0d1b      	lsrs	r3, r3, #20
 8010634:	051b      	lsls	r3, r3, #20
 8010636:	429a      	cmp	r2, r3
 8010638:	d1a1      	bne.n	801057e <_strtod_l+0xa0e>
 801063a:	4640      	mov	r0, r8
 801063c:	4649      	mov	r1, r9
 801063e:	f7f0 fb63 	bl	8000d08 <__aeabi_d2lz>
 8010642:	f7ef ffd3 	bl	80005ec <__aeabi_l2d>
 8010646:	4602      	mov	r2, r0
 8010648:	460b      	mov	r3, r1
 801064a:	4640      	mov	r0, r8
 801064c:	4649      	mov	r1, r9
 801064e:	f7ef fe43 	bl	80002d8 <__aeabi_dsub>
 8010652:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8010654:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8010658:	ea43 030a 	orr.w	r3, r3, sl
 801065c:	4313      	orrs	r3, r2
 801065e:	4680      	mov	r8, r0
 8010660:	4689      	mov	r9, r1
 8010662:	d055      	beq.n	8010710 <_strtod_l+0xba0>
 8010664:	a336      	add	r3, pc, #216	; (adr r3, 8010740 <_strtod_l+0xbd0>)
 8010666:	e9d3 2300 	ldrd	r2, r3, [r3]
 801066a:	f7f0 fa5f 	bl	8000b2c <__aeabi_dcmplt>
 801066e:	2800      	cmp	r0, #0
 8010670:	f47f acd0 	bne.w	8010014 <_strtod_l+0x4a4>
 8010674:	a334      	add	r3, pc, #208	; (adr r3, 8010748 <_strtod_l+0xbd8>)
 8010676:	e9d3 2300 	ldrd	r2, r3, [r3]
 801067a:	4640      	mov	r0, r8
 801067c:	4649      	mov	r1, r9
 801067e:	f7f0 fa73 	bl	8000b68 <__aeabi_dcmpgt>
 8010682:	2800      	cmp	r0, #0
 8010684:	f43f af7b 	beq.w	801057e <_strtod_l+0xa0e>
 8010688:	e4c4      	b.n	8010014 <_strtod_l+0x4a4>
 801068a:	9b04      	ldr	r3, [sp, #16]
 801068c:	b333      	cbz	r3, 80106dc <_strtod_l+0xb6c>
 801068e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8010690:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8010694:	d822      	bhi.n	80106dc <_strtod_l+0xb6c>
 8010696:	a32e      	add	r3, pc, #184	; (adr r3, 8010750 <_strtod_l+0xbe0>)
 8010698:	e9d3 2300 	ldrd	r2, r3, [r3]
 801069c:	4640      	mov	r0, r8
 801069e:	4649      	mov	r1, r9
 80106a0:	f7f0 fa4e 	bl	8000b40 <__aeabi_dcmple>
 80106a4:	b1a0      	cbz	r0, 80106d0 <_strtod_l+0xb60>
 80106a6:	4649      	mov	r1, r9
 80106a8:	4640      	mov	r0, r8
 80106aa:	f7f0 faa5 	bl	8000bf8 <__aeabi_d2uiz>
 80106ae:	2801      	cmp	r0, #1
 80106b0:	bf38      	it	cc
 80106b2:	2001      	movcc	r0, #1
 80106b4:	f7ef ff4e 	bl	8000554 <__aeabi_ui2d>
 80106b8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80106ba:	4680      	mov	r8, r0
 80106bc:	4689      	mov	r9, r1
 80106be:	bb23      	cbnz	r3, 801070a <_strtod_l+0xb9a>
 80106c0:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80106c4:	9010      	str	r0, [sp, #64]	; 0x40
 80106c6:	9311      	str	r3, [sp, #68]	; 0x44
 80106c8:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80106cc:	e9cd 2308 	strd	r2, r3, [sp, #32]
 80106d0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80106d2:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80106d4:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 80106d8:	1a9b      	subs	r3, r3, r2
 80106da:	9309      	str	r3, [sp, #36]	; 0x24
 80106dc:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80106e0:	eeb0 0a48 	vmov.f32	s0, s16
 80106e4:	eef0 0a68 	vmov.f32	s1, s17
 80106e8:	e9cd 0108 	strd	r0, r1, [sp, #32]
 80106ec:	f002 f938 	bl	8012960 <__ulp>
 80106f0:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80106f4:	ec53 2b10 	vmov	r2, r3, d0
 80106f8:	f7ef ffa6 	bl	8000648 <__aeabi_dmul>
 80106fc:	ec53 2b18 	vmov	r2, r3, d8
 8010700:	f7ef fdec 	bl	80002dc <__adddf3>
 8010704:	4682      	mov	sl, r0
 8010706:	468b      	mov	fp, r1
 8010708:	e78d      	b.n	8010626 <_strtod_l+0xab6>
 801070a:	e9cd 8910 	strd	r8, r9, [sp, #64]	; 0x40
 801070e:	e7db      	b.n	80106c8 <_strtod_l+0xb58>
 8010710:	a311      	add	r3, pc, #68	; (adr r3, 8010758 <_strtod_l+0xbe8>)
 8010712:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010716:	f7f0 fa09 	bl	8000b2c <__aeabi_dcmplt>
 801071a:	e7b2      	b.n	8010682 <_strtod_l+0xb12>
 801071c:	2300      	movs	r3, #0
 801071e:	930a      	str	r3, [sp, #40]	; 0x28
 8010720:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8010722:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8010724:	6013      	str	r3, [r2, #0]
 8010726:	f7ff ba6b 	b.w	800fc00 <_strtod_l+0x90>
 801072a:	2a65      	cmp	r2, #101	; 0x65
 801072c:	f43f ab5f 	beq.w	800fdee <_strtod_l+0x27e>
 8010730:	2a45      	cmp	r2, #69	; 0x45
 8010732:	f43f ab5c 	beq.w	800fdee <_strtod_l+0x27e>
 8010736:	2301      	movs	r3, #1
 8010738:	f7ff bb94 	b.w	800fe64 <_strtod_l+0x2f4>
 801073c:	f3af 8000 	nop.w
 8010740:	94a03595 	.word	0x94a03595
 8010744:	3fdfffff 	.word	0x3fdfffff
 8010748:	35afe535 	.word	0x35afe535
 801074c:	3fe00000 	.word	0x3fe00000
 8010750:	ffc00000 	.word	0xffc00000
 8010754:	41dfffff 	.word	0x41dfffff
 8010758:	94a03595 	.word	0x94a03595
 801075c:	3fcfffff 	.word	0x3fcfffff
 8010760:	3ff00000 	.word	0x3ff00000
 8010764:	7ff00000 	.word	0x7ff00000
 8010768:	7fe00000 	.word	0x7fe00000
 801076c:	7c9fffff 	.word	0x7c9fffff
 8010770:	3fe00000 	.word	0x3fe00000
 8010774:	bff00000 	.word	0xbff00000
 8010778:	7fefffff 	.word	0x7fefffff

0801077c <strtod>:
 801077c:	460a      	mov	r2, r1
 801077e:	4601      	mov	r1, r0
 8010780:	4802      	ldr	r0, [pc, #8]	; (801078c <strtod+0x10>)
 8010782:	4b03      	ldr	r3, [pc, #12]	; (8010790 <strtod+0x14>)
 8010784:	6800      	ldr	r0, [r0, #0]
 8010786:	f7ff b9f3 	b.w	800fb70 <_strtod_l>
 801078a:	bf00      	nop
 801078c:	2000002c 	.word	0x2000002c
 8010790:	20000094 	.word	0x20000094

08010794 <_strtol_l.constprop.0>:
 8010794:	2b01      	cmp	r3, #1
 8010796:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801079a:	d001      	beq.n	80107a0 <_strtol_l.constprop.0+0xc>
 801079c:	2b24      	cmp	r3, #36	; 0x24
 801079e:	d906      	bls.n	80107ae <_strtol_l.constprop.0+0x1a>
 80107a0:	f7fe fc78 	bl	800f094 <__errno>
 80107a4:	2316      	movs	r3, #22
 80107a6:	6003      	str	r3, [r0, #0]
 80107a8:	2000      	movs	r0, #0
 80107aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80107ae:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 8010894 <_strtol_l.constprop.0+0x100>
 80107b2:	460d      	mov	r5, r1
 80107b4:	462e      	mov	r6, r5
 80107b6:	f815 4b01 	ldrb.w	r4, [r5], #1
 80107ba:	f814 700c 	ldrb.w	r7, [r4, ip]
 80107be:	f017 0708 	ands.w	r7, r7, #8
 80107c2:	d1f7      	bne.n	80107b4 <_strtol_l.constprop.0+0x20>
 80107c4:	2c2d      	cmp	r4, #45	; 0x2d
 80107c6:	d132      	bne.n	801082e <_strtol_l.constprop.0+0x9a>
 80107c8:	782c      	ldrb	r4, [r5, #0]
 80107ca:	2701      	movs	r7, #1
 80107cc:	1cb5      	adds	r5, r6, #2
 80107ce:	2b00      	cmp	r3, #0
 80107d0:	d05b      	beq.n	801088a <_strtol_l.constprop.0+0xf6>
 80107d2:	2b10      	cmp	r3, #16
 80107d4:	d109      	bne.n	80107ea <_strtol_l.constprop.0+0x56>
 80107d6:	2c30      	cmp	r4, #48	; 0x30
 80107d8:	d107      	bne.n	80107ea <_strtol_l.constprop.0+0x56>
 80107da:	782c      	ldrb	r4, [r5, #0]
 80107dc:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 80107e0:	2c58      	cmp	r4, #88	; 0x58
 80107e2:	d14d      	bne.n	8010880 <_strtol_l.constprop.0+0xec>
 80107e4:	786c      	ldrb	r4, [r5, #1]
 80107e6:	2310      	movs	r3, #16
 80107e8:	3502      	adds	r5, #2
 80107ea:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 80107ee:	f108 38ff 	add.w	r8, r8, #4294967295
 80107f2:	f04f 0c00 	mov.w	ip, #0
 80107f6:	fbb8 f9f3 	udiv	r9, r8, r3
 80107fa:	4666      	mov	r6, ip
 80107fc:	fb03 8a19 	mls	sl, r3, r9, r8
 8010800:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 8010804:	f1be 0f09 	cmp.w	lr, #9
 8010808:	d816      	bhi.n	8010838 <_strtol_l.constprop.0+0xa4>
 801080a:	4674      	mov	r4, lr
 801080c:	42a3      	cmp	r3, r4
 801080e:	dd24      	ble.n	801085a <_strtol_l.constprop.0+0xc6>
 8010810:	f1bc 0f00 	cmp.w	ip, #0
 8010814:	db1e      	blt.n	8010854 <_strtol_l.constprop.0+0xc0>
 8010816:	45b1      	cmp	r9, r6
 8010818:	d31c      	bcc.n	8010854 <_strtol_l.constprop.0+0xc0>
 801081a:	d101      	bne.n	8010820 <_strtol_l.constprop.0+0x8c>
 801081c:	45a2      	cmp	sl, r4
 801081e:	db19      	blt.n	8010854 <_strtol_l.constprop.0+0xc0>
 8010820:	fb06 4603 	mla	r6, r6, r3, r4
 8010824:	f04f 0c01 	mov.w	ip, #1
 8010828:	f815 4b01 	ldrb.w	r4, [r5], #1
 801082c:	e7e8      	b.n	8010800 <_strtol_l.constprop.0+0x6c>
 801082e:	2c2b      	cmp	r4, #43	; 0x2b
 8010830:	bf04      	itt	eq
 8010832:	782c      	ldrbeq	r4, [r5, #0]
 8010834:	1cb5      	addeq	r5, r6, #2
 8010836:	e7ca      	b.n	80107ce <_strtol_l.constprop.0+0x3a>
 8010838:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 801083c:	f1be 0f19 	cmp.w	lr, #25
 8010840:	d801      	bhi.n	8010846 <_strtol_l.constprop.0+0xb2>
 8010842:	3c37      	subs	r4, #55	; 0x37
 8010844:	e7e2      	b.n	801080c <_strtol_l.constprop.0+0x78>
 8010846:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 801084a:	f1be 0f19 	cmp.w	lr, #25
 801084e:	d804      	bhi.n	801085a <_strtol_l.constprop.0+0xc6>
 8010850:	3c57      	subs	r4, #87	; 0x57
 8010852:	e7db      	b.n	801080c <_strtol_l.constprop.0+0x78>
 8010854:	f04f 3cff 	mov.w	ip, #4294967295
 8010858:	e7e6      	b.n	8010828 <_strtol_l.constprop.0+0x94>
 801085a:	f1bc 0f00 	cmp.w	ip, #0
 801085e:	da05      	bge.n	801086c <_strtol_l.constprop.0+0xd8>
 8010860:	2322      	movs	r3, #34	; 0x22
 8010862:	6003      	str	r3, [r0, #0]
 8010864:	4646      	mov	r6, r8
 8010866:	b942      	cbnz	r2, 801087a <_strtol_l.constprop.0+0xe6>
 8010868:	4630      	mov	r0, r6
 801086a:	e79e      	b.n	80107aa <_strtol_l.constprop.0+0x16>
 801086c:	b107      	cbz	r7, 8010870 <_strtol_l.constprop.0+0xdc>
 801086e:	4276      	negs	r6, r6
 8010870:	2a00      	cmp	r2, #0
 8010872:	d0f9      	beq.n	8010868 <_strtol_l.constprop.0+0xd4>
 8010874:	f1bc 0f00 	cmp.w	ip, #0
 8010878:	d000      	beq.n	801087c <_strtol_l.constprop.0+0xe8>
 801087a:	1e69      	subs	r1, r5, #1
 801087c:	6011      	str	r1, [r2, #0]
 801087e:	e7f3      	b.n	8010868 <_strtol_l.constprop.0+0xd4>
 8010880:	2430      	movs	r4, #48	; 0x30
 8010882:	2b00      	cmp	r3, #0
 8010884:	d1b1      	bne.n	80107ea <_strtol_l.constprop.0+0x56>
 8010886:	2308      	movs	r3, #8
 8010888:	e7af      	b.n	80107ea <_strtol_l.constprop.0+0x56>
 801088a:	2c30      	cmp	r4, #48	; 0x30
 801088c:	d0a5      	beq.n	80107da <_strtol_l.constprop.0+0x46>
 801088e:	230a      	movs	r3, #10
 8010890:	e7ab      	b.n	80107ea <_strtol_l.constprop.0+0x56>
 8010892:	bf00      	nop
 8010894:	08014d31 	.word	0x08014d31

08010898 <strtol>:
 8010898:	4613      	mov	r3, r2
 801089a:	460a      	mov	r2, r1
 801089c:	4601      	mov	r1, r0
 801089e:	4802      	ldr	r0, [pc, #8]	; (80108a8 <strtol+0x10>)
 80108a0:	6800      	ldr	r0, [r0, #0]
 80108a2:	f7ff bf77 	b.w	8010794 <_strtol_l.constprop.0>
 80108a6:	bf00      	nop
 80108a8:	2000002c 	.word	0x2000002c

080108ac <__swbuf_r>:
 80108ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80108ae:	460e      	mov	r6, r1
 80108b0:	4614      	mov	r4, r2
 80108b2:	4605      	mov	r5, r0
 80108b4:	b118      	cbz	r0, 80108be <__swbuf_r+0x12>
 80108b6:	6983      	ldr	r3, [r0, #24]
 80108b8:	b90b      	cbnz	r3, 80108be <__swbuf_r+0x12>
 80108ba:	f001 f84d 	bl	8011958 <__sinit>
 80108be:	4b21      	ldr	r3, [pc, #132]	; (8010944 <__swbuf_r+0x98>)
 80108c0:	429c      	cmp	r4, r3
 80108c2:	d12b      	bne.n	801091c <__swbuf_r+0x70>
 80108c4:	686c      	ldr	r4, [r5, #4]
 80108c6:	69a3      	ldr	r3, [r4, #24]
 80108c8:	60a3      	str	r3, [r4, #8]
 80108ca:	89a3      	ldrh	r3, [r4, #12]
 80108cc:	071a      	lsls	r2, r3, #28
 80108ce:	d52f      	bpl.n	8010930 <__swbuf_r+0x84>
 80108d0:	6923      	ldr	r3, [r4, #16]
 80108d2:	b36b      	cbz	r3, 8010930 <__swbuf_r+0x84>
 80108d4:	6923      	ldr	r3, [r4, #16]
 80108d6:	6820      	ldr	r0, [r4, #0]
 80108d8:	1ac0      	subs	r0, r0, r3
 80108da:	6963      	ldr	r3, [r4, #20]
 80108dc:	b2f6      	uxtb	r6, r6
 80108de:	4283      	cmp	r3, r0
 80108e0:	4637      	mov	r7, r6
 80108e2:	dc04      	bgt.n	80108ee <__swbuf_r+0x42>
 80108e4:	4621      	mov	r1, r4
 80108e6:	4628      	mov	r0, r5
 80108e8:	f000 ffa2 	bl	8011830 <_fflush_r>
 80108ec:	bb30      	cbnz	r0, 801093c <__swbuf_r+0x90>
 80108ee:	68a3      	ldr	r3, [r4, #8]
 80108f0:	3b01      	subs	r3, #1
 80108f2:	60a3      	str	r3, [r4, #8]
 80108f4:	6823      	ldr	r3, [r4, #0]
 80108f6:	1c5a      	adds	r2, r3, #1
 80108f8:	6022      	str	r2, [r4, #0]
 80108fa:	701e      	strb	r6, [r3, #0]
 80108fc:	6963      	ldr	r3, [r4, #20]
 80108fe:	3001      	adds	r0, #1
 8010900:	4283      	cmp	r3, r0
 8010902:	d004      	beq.n	801090e <__swbuf_r+0x62>
 8010904:	89a3      	ldrh	r3, [r4, #12]
 8010906:	07db      	lsls	r3, r3, #31
 8010908:	d506      	bpl.n	8010918 <__swbuf_r+0x6c>
 801090a:	2e0a      	cmp	r6, #10
 801090c:	d104      	bne.n	8010918 <__swbuf_r+0x6c>
 801090e:	4621      	mov	r1, r4
 8010910:	4628      	mov	r0, r5
 8010912:	f000 ff8d 	bl	8011830 <_fflush_r>
 8010916:	b988      	cbnz	r0, 801093c <__swbuf_r+0x90>
 8010918:	4638      	mov	r0, r7
 801091a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801091c:	4b0a      	ldr	r3, [pc, #40]	; (8010948 <__swbuf_r+0x9c>)
 801091e:	429c      	cmp	r4, r3
 8010920:	d101      	bne.n	8010926 <__swbuf_r+0x7a>
 8010922:	68ac      	ldr	r4, [r5, #8]
 8010924:	e7cf      	b.n	80108c6 <__swbuf_r+0x1a>
 8010926:	4b09      	ldr	r3, [pc, #36]	; (801094c <__swbuf_r+0xa0>)
 8010928:	429c      	cmp	r4, r3
 801092a:	bf08      	it	eq
 801092c:	68ec      	ldreq	r4, [r5, #12]
 801092e:	e7ca      	b.n	80108c6 <__swbuf_r+0x1a>
 8010930:	4621      	mov	r1, r4
 8010932:	4628      	mov	r0, r5
 8010934:	f000 f80c 	bl	8010950 <__swsetup_r>
 8010938:	2800      	cmp	r0, #0
 801093a:	d0cb      	beq.n	80108d4 <__swbuf_r+0x28>
 801093c:	f04f 37ff 	mov.w	r7, #4294967295
 8010940:	e7ea      	b.n	8010918 <__swbuf_r+0x6c>
 8010942:	bf00      	nop
 8010944:	08014ee4 	.word	0x08014ee4
 8010948:	08014f04 	.word	0x08014f04
 801094c:	08014ec4 	.word	0x08014ec4

08010950 <__swsetup_r>:
 8010950:	4b32      	ldr	r3, [pc, #200]	; (8010a1c <__swsetup_r+0xcc>)
 8010952:	b570      	push	{r4, r5, r6, lr}
 8010954:	681d      	ldr	r5, [r3, #0]
 8010956:	4606      	mov	r6, r0
 8010958:	460c      	mov	r4, r1
 801095a:	b125      	cbz	r5, 8010966 <__swsetup_r+0x16>
 801095c:	69ab      	ldr	r3, [r5, #24]
 801095e:	b913      	cbnz	r3, 8010966 <__swsetup_r+0x16>
 8010960:	4628      	mov	r0, r5
 8010962:	f000 fff9 	bl	8011958 <__sinit>
 8010966:	4b2e      	ldr	r3, [pc, #184]	; (8010a20 <__swsetup_r+0xd0>)
 8010968:	429c      	cmp	r4, r3
 801096a:	d10f      	bne.n	801098c <__swsetup_r+0x3c>
 801096c:	686c      	ldr	r4, [r5, #4]
 801096e:	89a3      	ldrh	r3, [r4, #12]
 8010970:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8010974:	0719      	lsls	r1, r3, #28
 8010976:	d42c      	bmi.n	80109d2 <__swsetup_r+0x82>
 8010978:	06dd      	lsls	r5, r3, #27
 801097a:	d411      	bmi.n	80109a0 <__swsetup_r+0x50>
 801097c:	2309      	movs	r3, #9
 801097e:	6033      	str	r3, [r6, #0]
 8010980:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8010984:	81a3      	strh	r3, [r4, #12]
 8010986:	f04f 30ff 	mov.w	r0, #4294967295
 801098a:	e03e      	b.n	8010a0a <__swsetup_r+0xba>
 801098c:	4b25      	ldr	r3, [pc, #148]	; (8010a24 <__swsetup_r+0xd4>)
 801098e:	429c      	cmp	r4, r3
 8010990:	d101      	bne.n	8010996 <__swsetup_r+0x46>
 8010992:	68ac      	ldr	r4, [r5, #8]
 8010994:	e7eb      	b.n	801096e <__swsetup_r+0x1e>
 8010996:	4b24      	ldr	r3, [pc, #144]	; (8010a28 <__swsetup_r+0xd8>)
 8010998:	429c      	cmp	r4, r3
 801099a:	bf08      	it	eq
 801099c:	68ec      	ldreq	r4, [r5, #12]
 801099e:	e7e6      	b.n	801096e <__swsetup_r+0x1e>
 80109a0:	0758      	lsls	r0, r3, #29
 80109a2:	d512      	bpl.n	80109ca <__swsetup_r+0x7a>
 80109a4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80109a6:	b141      	cbz	r1, 80109ba <__swsetup_r+0x6a>
 80109a8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80109ac:	4299      	cmp	r1, r3
 80109ae:	d002      	beq.n	80109b6 <__swsetup_r+0x66>
 80109b0:	4630      	mov	r0, r6
 80109b2:	f002 f93b 	bl	8012c2c <_free_r>
 80109b6:	2300      	movs	r3, #0
 80109b8:	6363      	str	r3, [r4, #52]	; 0x34
 80109ba:	89a3      	ldrh	r3, [r4, #12]
 80109bc:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80109c0:	81a3      	strh	r3, [r4, #12]
 80109c2:	2300      	movs	r3, #0
 80109c4:	6063      	str	r3, [r4, #4]
 80109c6:	6923      	ldr	r3, [r4, #16]
 80109c8:	6023      	str	r3, [r4, #0]
 80109ca:	89a3      	ldrh	r3, [r4, #12]
 80109cc:	f043 0308 	orr.w	r3, r3, #8
 80109d0:	81a3      	strh	r3, [r4, #12]
 80109d2:	6923      	ldr	r3, [r4, #16]
 80109d4:	b94b      	cbnz	r3, 80109ea <__swsetup_r+0x9a>
 80109d6:	89a3      	ldrh	r3, [r4, #12]
 80109d8:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80109dc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80109e0:	d003      	beq.n	80109ea <__swsetup_r+0x9a>
 80109e2:	4621      	mov	r1, r4
 80109e4:	4630      	mov	r0, r6
 80109e6:	f001 fbef 	bl	80121c8 <__smakebuf_r>
 80109ea:	89a0      	ldrh	r0, [r4, #12]
 80109ec:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80109f0:	f010 0301 	ands.w	r3, r0, #1
 80109f4:	d00a      	beq.n	8010a0c <__swsetup_r+0xbc>
 80109f6:	2300      	movs	r3, #0
 80109f8:	60a3      	str	r3, [r4, #8]
 80109fa:	6963      	ldr	r3, [r4, #20]
 80109fc:	425b      	negs	r3, r3
 80109fe:	61a3      	str	r3, [r4, #24]
 8010a00:	6923      	ldr	r3, [r4, #16]
 8010a02:	b943      	cbnz	r3, 8010a16 <__swsetup_r+0xc6>
 8010a04:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8010a08:	d1ba      	bne.n	8010980 <__swsetup_r+0x30>
 8010a0a:	bd70      	pop	{r4, r5, r6, pc}
 8010a0c:	0781      	lsls	r1, r0, #30
 8010a0e:	bf58      	it	pl
 8010a10:	6963      	ldrpl	r3, [r4, #20]
 8010a12:	60a3      	str	r3, [r4, #8]
 8010a14:	e7f4      	b.n	8010a00 <__swsetup_r+0xb0>
 8010a16:	2000      	movs	r0, #0
 8010a18:	e7f7      	b.n	8010a0a <__swsetup_r+0xba>
 8010a1a:	bf00      	nop
 8010a1c:	2000002c 	.word	0x2000002c
 8010a20:	08014ee4 	.word	0x08014ee4
 8010a24:	08014f04 	.word	0x08014f04
 8010a28:	08014ec4 	.word	0x08014ec4

08010a2c <quorem>:
 8010a2c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010a30:	6903      	ldr	r3, [r0, #16]
 8010a32:	690c      	ldr	r4, [r1, #16]
 8010a34:	42a3      	cmp	r3, r4
 8010a36:	4607      	mov	r7, r0
 8010a38:	f2c0 8081 	blt.w	8010b3e <quorem+0x112>
 8010a3c:	3c01      	subs	r4, #1
 8010a3e:	f101 0814 	add.w	r8, r1, #20
 8010a42:	f100 0514 	add.w	r5, r0, #20
 8010a46:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8010a4a:	9301      	str	r3, [sp, #4]
 8010a4c:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8010a50:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8010a54:	3301      	adds	r3, #1
 8010a56:	429a      	cmp	r2, r3
 8010a58:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8010a5c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8010a60:	fbb2 f6f3 	udiv	r6, r2, r3
 8010a64:	d331      	bcc.n	8010aca <quorem+0x9e>
 8010a66:	f04f 0e00 	mov.w	lr, #0
 8010a6a:	4640      	mov	r0, r8
 8010a6c:	46ac      	mov	ip, r5
 8010a6e:	46f2      	mov	sl, lr
 8010a70:	f850 2b04 	ldr.w	r2, [r0], #4
 8010a74:	b293      	uxth	r3, r2
 8010a76:	fb06 e303 	mla	r3, r6, r3, lr
 8010a7a:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8010a7e:	b29b      	uxth	r3, r3
 8010a80:	ebaa 0303 	sub.w	r3, sl, r3
 8010a84:	f8dc a000 	ldr.w	sl, [ip]
 8010a88:	0c12      	lsrs	r2, r2, #16
 8010a8a:	fa13 f38a 	uxtah	r3, r3, sl
 8010a8e:	fb06 e202 	mla	r2, r6, r2, lr
 8010a92:	9300      	str	r3, [sp, #0]
 8010a94:	9b00      	ldr	r3, [sp, #0]
 8010a96:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8010a9a:	b292      	uxth	r2, r2
 8010a9c:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8010aa0:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8010aa4:	f8bd 3000 	ldrh.w	r3, [sp]
 8010aa8:	4581      	cmp	r9, r0
 8010aaa:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8010aae:	f84c 3b04 	str.w	r3, [ip], #4
 8010ab2:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8010ab6:	d2db      	bcs.n	8010a70 <quorem+0x44>
 8010ab8:	f855 300b 	ldr.w	r3, [r5, fp]
 8010abc:	b92b      	cbnz	r3, 8010aca <quorem+0x9e>
 8010abe:	9b01      	ldr	r3, [sp, #4]
 8010ac0:	3b04      	subs	r3, #4
 8010ac2:	429d      	cmp	r5, r3
 8010ac4:	461a      	mov	r2, r3
 8010ac6:	d32e      	bcc.n	8010b26 <quorem+0xfa>
 8010ac8:	613c      	str	r4, [r7, #16]
 8010aca:	4638      	mov	r0, r7
 8010acc:	f001 fea2 	bl	8012814 <__mcmp>
 8010ad0:	2800      	cmp	r0, #0
 8010ad2:	db24      	blt.n	8010b1e <quorem+0xf2>
 8010ad4:	3601      	adds	r6, #1
 8010ad6:	4628      	mov	r0, r5
 8010ad8:	f04f 0c00 	mov.w	ip, #0
 8010adc:	f858 2b04 	ldr.w	r2, [r8], #4
 8010ae0:	f8d0 e000 	ldr.w	lr, [r0]
 8010ae4:	b293      	uxth	r3, r2
 8010ae6:	ebac 0303 	sub.w	r3, ip, r3
 8010aea:	0c12      	lsrs	r2, r2, #16
 8010aec:	fa13 f38e 	uxtah	r3, r3, lr
 8010af0:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8010af4:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8010af8:	b29b      	uxth	r3, r3
 8010afa:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8010afe:	45c1      	cmp	r9, r8
 8010b00:	f840 3b04 	str.w	r3, [r0], #4
 8010b04:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8010b08:	d2e8      	bcs.n	8010adc <quorem+0xb0>
 8010b0a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8010b0e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8010b12:	b922      	cbnz	r2, 8010b1e <quorem+0xf2>
 8010b14:	3b04      	subs	r3, #4
 8010b16:	429d      	cmp	r5, r3
 8010b18:	461a      	mov	r2, r3
 8010b1a:	d30a      	bcc.n	8010b32 <quorem+0x106>
 8010b1c:	613c      	str	r4, [r7, #16]
 8010b1e:	4630      	mov	r0, r6
 8010b20:	b003      	add	sp, #12
 8010b22:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010b26:	6812      	ldr	r2, [r2, #0]
 8010b28:	3b04      	subs	r3, #4
 8010b2a:	2a00      	cmp	r2, #0
 8010b2c:	d1cc      	bne.n	8010ac8 <quorem+0x9c>
 8010b2e:	3c01      	subs	r4, #1
 8010b30:	e7c7      	b.n	8010ac2 <quorem+0x96>
 8010b32:	6812      	ldr	r2, [r2, #0]
 8010b34:	3b04      	subs	r3, #4
 8010b36:	2a00      	cmp	r2, #0
 8010b38:	d1f0      	bne.n	8010b1c <quorem+0xf0>
 8010b3a:	3c01      	subs	r4, #1
 8010b3c:	e7eb      	b.n	8010b16 <quorem+0xea>
 8010b3e:	2000      	movs	r0, #0
 8010b40:	e7ee      	b.n	8010b20 <quorem+0xf4>
 8010b42:	0000      	movs	r0, r0
 8010b44:	0000      	movs	r0, r0
	...

08010b48 <_dtoa_r>:
 8010b48:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010b4c:	ed2d 8b04 	vpush	{d8-d9}
 8010b50:	ec57 6b10 	vmov	r6, r7, d0
 8010b54:	b093      	sub	sp, #76	; 0x4c
 8010b56:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8010b58:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8010b5c:	9106      	str	r1, [sp, #24]
 8010b5e:	ee10 aa10 	vmov	sl, s0
 8010b62:	4604      	mov	r4, r0
 8010b64:	9209      	str	r2, [sp, #36]	; 0x24
 8010b66:	930c      	str	r3, [sp, #48]	; 0x30
 8010b68:	46bb      	mov	fp, r7
 8010b6a:	b975      	cbnz	r5, 8010b8a <_dtoa_r+0x42>
 8010b6c:	2010      	movs	r0, #16
 8010b6e:	f001 fb6b 	bl	8012248 <malloc>
 8010b72:	4602      	mov	r2, r0
 8010b74:	6260      	str	r0, [r4, #36]	; 0x24
 8010b76:	b920      	cbnz	r0, 8010b82 <_dtoa_r+0x3a>
 8010b78:	4ba7      	ldr	r3, [pc, #668]	; (8010e18 <_dtoa_r+0x2d0>)
 8010b7a:	21ea      	movs	r1, #234	; 0xea
 8010b7c:	48a7      	ldr	r0, [pc, #668]	; (8010e1c <_dtoa_r+0x2d4>)
 8010b7e:	f002 fb23 	bl	80131c8 <__assert_func>
 8010b82:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8010b86:	6005      	str	r5, [r0, #0]
 8010b88:	60c5      	str	r5, [r0, #12]
 8010b8a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8010b8c:	6819      	ldr	r1, [r3, #0]
 8010b8e:	b151      	cbz	r1, 8010ba6 <_dtoa_r+0x5e>
 8010b90:	685a      	ldr	r2, [r3, #4]
 8010b92:	604a      	str	r2, [r1, #4]
 8010b94:	2301      	movs	r3, #1
 8010b96:	4093      	lsls	r3, r2
 8010b98:	608b      	str	r3, [r1, #8]
 8010b9a:	4620      	mov	r0, r4
 8010b9c:	f001 fbae 	bl	80122fc <_Bfree>
 8010ba0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8010ba2:	2200      	movs	r2, #0
 8010ba4:	601a      	str	r2, [r3, #0]
 8010ba6:	1e3b      	subs	r3, r7, #0
 8010ba8:	bfaa      	itet	ge
 8010baa:	2300      	movge	r3, #0
 8010bac:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 8010bb0:	f8c8 3000 	strge.w	r3, [r8]
 8010bb4:	4b9a      	ldr	r3, [pc, #616]	; (8010e20 <_dtoa_r+0x2d8>)
 8010bb6:	bfbc      	itt	lt
 8010bb8:	2201      	movlt	r2, #1
 8010bba:	f8c8 2000 	strlt.w	r2, [r8]
 8010bbe:	ea33 030b 	bics.w	r3, r3, fp
 8010bc2:	d11b      	bne.n	8010bfc <_dtoa_r+0xb4>
 8010bc4:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8010bc6:	f242 730f 	movw	r3, #9999	; 0x270f
 8010bca:	6013      	str	r3, [r2, #0]
 8010bcc:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8010bd0:	4333      	orrs	r3, r6
 8010bd2:	f000 8592 	beq.w	80116fa <_dtoa_r+0xbb2>
 8010bd6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8010bd8:	b963      	cbnz	r3, 8010bf4 <_dtoa_r+0xac>
 8010bda:	4b92      	ldr	r3, [pc, #584]	; (8010e24 <_dtoa_r+0x2dc>)
 8010bdc:	e022      	b.n	8010c24 <_dtoa_r+0xdc>
 8010bde:	4b92      	ldr	r3, [pc, #584]	; (8010e28 <_dtoa_r+0x2e0>)
 8010be0:	9301      	str	r3, [sp, #4]
 8010be2:	3308      	adds	r3, #8
 8010be4:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8010be6:	6013      	str	r3, [r2, #0]
 8010be8:	9801      	ldr	r0, [sp, #4]
 8010bea:	b013      	add	sp, #76	; 0x4c
 8010bec:	ecbd 8b04 	vpop	{d8-d9}
 8010bf0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010bf4:	4b8b      	ldr	r3, [pc, #556]	; (8010e24 <_dtoa_r+0x2dc>)
 8010bf6:	9301      	str	r3, [sp, #4]
 8010bf8:	3303      	adds	r3, #3
 8010bfa:	e7f3      	b.n	8010be4 <_dtoa_r+0x9c>
 8010bfc:	2200      	movs	r2, #0
 8010bfe:	2300      	movs	r3, #0
 8010c00:	4650      	mov	r0, sl
 8010c02:	4659      	mov	r1, fp
 8010c04:	f7ef ff88 	bl	8000b18 <__aeabi_dcmpeq>
 8010c08:	ec4b ab19 	vmov	d9, sl, fp
 8010c0c:	4680      	mov	r8, r0
 8010c0e:	b158      	cbz	r0, 8010c28 <_dtoa_r+0xe0>
 8010c10:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8010c12:	2301      	movs	r3, #1
 8010c14:	6013      	str	r3, [r2, #0]
 8010c16:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8010c18:	2b00      	cmp	r3, #0
 8010c1a:	f000 856b 	beq.w	80116f4 <_dtoa_r+0xbac>
 8010c1e:	4883      	ldr	r0, [pc, #524]	; (8010e2c <_dtoa_r+0x2e4>)
 8010c20:	6018      	str	r0, [r3, #0]
 8010c22:	1e43      	subs	r3, r0, #1
 8010c24:	9301      	str	r3, [sp, #4]
 8010c26:	e7df      	b.n	8010be8 <_dtoa_r+0xa0>
 8010c28:	ec4b ab10 	vmov	d0, sl, fp
 8010c2c:	aa10      	add	r2, sp, #64	; 0x40
 8010c2e:	a911      	add	r1, sp, #68	; 0x44
 8010c30:	4620      	mov	r0, r4
 8010c32:	f001 ff11 	bl	8012a58 <__d2b>
 8010c36:	f3cb 550a 	ubfx	r5, fp, #20, #11
 8010c3a:	ee08 0a10 	vmov	s16, r0
 8010c3e:	2d00      	cmp	r5, #0
 8010c40:	f000 8084 	beq.w	8010d4c <_dtoa_r+0x204>
 8010c44:	ee19 3a90 	vmov	r3, s19
 8010c48:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8010c4c:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8010c50:	4656      	mov	r6, sl
 8010c52:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 8010c56:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8010c5a:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 8010c5e:	4b74      	ldr	r3, [pc, #464]	; (8010e30 <_dtoa_r+0x2e8>)
 8010c60:	2200      	movs	r2, #0
 8010c62:	4630      	mov	r0, r6
 8010c64:	4639      	mov	r1, r7
 8010c66:	f7ef fb37 	bl	80002d8 <__aeabi_dsub>
 8010c6a:	a365      	add	r3, pc, #404	; (adr r3, 8010e00 <_dtoa_r+0x2b8>)
 8010c6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010c70:	f7ef fcea 	bl	8000648 <__aeabi_dmul>
 8010c74:	a364      	add	r3, pc, #400	; (adr r3, 8010e08 <_dtoa_r+0x2c0>)
 8010c76:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010c7a:	f7ef fb2f 	bl	80002dc <__adddf3>
 8010c7e:	4606      	mov	r6, r0
 8010c80:	4628      	mov	r0, r5
 8010c82:	460f      	mov	r7, r1
 8010c84:	f7ef fc76 	bl	8000574 <__aeabi_i2d>
 8010c88:	a361      	add	r3, pc, #388	; (adr r3, 8010e10 <_dtoa_r+0x2c8>)
 8010c8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010c8e:	f7ef fcdb 	bl	8000648 <__aeabi_dmul>
 8010c92:	4602      	mov	r2, r0
 8010c94:	460b      	mov	r3, r1
 8010c96:	4630      	mov	r0, r6
 8010c98:	4639      	mov	r1, r7
 8010c9a:	f7ef fb1f 	bl	80002dc <__adddf3>
 8010c9e:	4606      	mov	r6, r0
 8010ca0:	460f      	mov	r7, r1
 8010ca2:	f7ef ff81 	bl	8000ba8 <__aeabi_d2iz>
 8010ca6:	2200      	movs	r2, #0
 8010ca8:	9000      	str	r0, [sp, #0]
 8010caa:	2300      	movs	r3, #0
 8010cac:	4630      	mov	r0, r6
 8010cae:	4639      	mov	r1, r7
 8010cb0:	f7ef ff3c 	bl	8000b2c <__aeabi_dcmplt>
 8010cb4:	b150      	cbz	r0, 8010ccc <_dtoa_r+0x184>
 8010cb6:	9800      	ldr	r0, [sp, #0]
 8010cb8:	f7ef fc5c 	bl	8000574 <__aeabi_i2d>
 8010cbc:	4632      	mov	r2, r6
 8010cbe:	463b      	mov	r3, r7
 8010cc0:	f7ef ff2a 	bl	8000b18 <__aeabi_dcmpeq>
 8010cc4:	b910      	cbnz	r0, 8010ccc <_dtoa_r+0x184>
 8010cc6:	9b00      	ldr	r3, [sp, #0]
 8010cc8:	3b01      	subs	r3, #1
 8010cca:	9300      	str	r3, [sp, #0]
 8010ccc:	9b00      	ldr	r3, [sp, #0]
 8010cce:	2b16      	cmp	r3, #22
 8010cd0:	d85a      	bhi.n	8010d88 <_dtoa_r+0x240>
 8010cd2:	9a00      	ldr	r2, [sp, #0]
 8010cd4:	4b57      	ldr	r3, [pc, #348]	; (8010e34 <_dtoa_r+0x2ec>)
 8010cd6:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8010cda:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010cde:	ec51 0b19 	vmov	r0, r1, d9
 8010ce2:	f7ef ff23 	bl	8000b2c <__aeabi_dcmplt>
 8010ce6:	2800      	cmp	r0, #0
 8010ce8:	d050      	beq.n	8010d8c <_dtoa_r+0x244>
 8010cea:	9b00      	ldr	r3, [sp, #0]
 8010cec:	3b01      	subs	r3, #1
 8010cee:	9300      	str	r3, [sp, #0]
 8010cf0:	2300      	movs	r3, #0
 8010cf2:	930b      	str	r3, [sp, #44]	; 0x2c
 8010cf4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8010cf6:	1b5d      	subs	r5, r3, r5
 8010cf8:	1e6b      	subs	r3, r5, #1
 8010cfa:	9305      	str	r3, [sp, #20]
 8010cfc:	bf45      	ittet	mi
 8010cfe:	f1c5 0301 	rsbmi	r3, r5, #1
 8010d02:	9304      	strmi	r3, [sp, #16]
 8010d04:	2300      	movpl	r3, #0
 8010d06:	2300      	movmi	r3, #0
 8010d08:	bf4c      	ite	mi
 8010d0a:	9305      	strmi	r3, [sp, #20]
 8010d0c:	9304      	strpl	r3, [sp, #16]
 8010d0e:	9b00      	ldr	r3, [sp, #0]
 8010d10:	2b00      	cmp	r3, #0
 8010d12:	db3d      	blt.n	8010d90 <_dtoa_r+0x248>
 8010d14:	9b05      	ldr	r3, [sp, #20]
 8010d16:	9a00      	ldr	r2, [sp, #0]
 8010d18:	920a      	str	r2, [sp, #40]	; 0x28
 8010d1a:	4413      	add	r3, r2
 8010d1c:	9305      	str	r3, [sp, #20]
 8010d1e:	2300      	movs	r3, #0
 8010d20:	9307      	str	r3, [sp, #28]
 8010d22:	9b06      	ldr	r3, [sp, #24]
 8010d24:	2b09      	cmp	r3, #9
 8010d26:	f200 8089 	bhi.w	8010e3c <_dtoa_r+0x2f4>
 8010d2a:	2b05      	cmp	r3, #5
 8010d2c:	bfc4      	itt	gt
 8010d2e:	3b04      	subgt	r3, #4
 8010d30:	9306      	strgt	r3, [sp, #24]
 8010d32:	9b06      	ldr	r3, [sp, #24]
 8010d34:	f1a3 0302 	sub.w	r3, r3, #2
 8010d38:	bfcc      	ite	gt
 8010d3a:	2500      	movgt	r5, #0
 8010d3c:	2501      	movle	r5, #1
 8010d3e:	2b03      	cmp	r3, #3
 8010d40:	f200 8087 	bhi.w	8010e52 <_dtoa_r+0x30a>
 8010d44:	e8df f003 	tbb	[pc, r3]
 8010d48:	59383a2d 	.word	0x59383a2d
 8010d4c:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8010d50:	441d      	add	r5, r3
 8010d52:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8010d56:	2b20      	cmp	r3, #32
 8010d58:	bfc1      	itttt	gt
 8010d5a:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8010d5e:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8010d62:	fa0b f303 	lslgt.w	r3, fp, r3
 8010d66:	fa26 f000 	lsrgt.w	r0, r6, r0
 8010d6a:	bfda      	itte	le
 8010d6c:	f1c3 0320 	rsble	r3, r3, #32
 8010d70:	fa06 f003 	lslle.w	r0, r6, r3
 8010d74:	4318      	orrgt	r0, r3
 8010d76:	f7ef fbed 	bl	8000554 <__aeabi_ui2d>
 8010d7a:	2301      	movs	r3, #1
 8010d7c:	4606      	mov	r6, r0
 8010d7e:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8010d82:	3d01      	subs	r5, #1
 8010d84:	930e      	str	r3, [sp, #56]	; 0x38
 8010d86:	e76a      	b.n	8010c5e <_dtoa_r+0x116>
 8010d88:	2301      	movs	r3, #1
 8010d8a:	e7b2      	b.n	8010cf2 <_dtoa_r+0x1aa>
 8010d8c:	900b      	str	r0, [sp, #44]	; 0x2c
 8010d8e:	e7b1      	b.n	8010cf4 <_dtoa_r+0x1ac>
 8010d90:	9b04      	ldr	r3, [sp, #16]
 8010d92:	9a00      	ldr	r2, [sp, #0]
 8010d94:	1a9b      	subs	r3, r3, r2
 8010d96:	9304      	str	r3, [sp, #16]
 8010d98:	4253      	negs	r3, r2
 8010d9a:	9307      	str	r3, [sp, #28]
 8010d9c:	2300      	movs	r3, #0
 8010d9e:	930a      	str	r3, [sp, #40]	; 0x28
 8010da0:	e7bf      	b.n	8010d22 <_dtoa_r+0x1da>
 8010da2:	2300      	movs	r3, #0
 8010da4:	9308      	str	r3, [sp, #32]
 8010da6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8010da8:	2b00      	cmp	r3, #0
 8010daa:	dc55      	bgt.n	8010e58 <_dtoa_r+0x310>
 8010dac:	2301      	movs	r3, #1
 8010dae:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8010db2:	461a      	mov	r2, r3
 8010db4:	9209      	str	r2, [sp, #36]	; 0x24
 8010db6:	e00c      	b.n	8010dd2 <_dtoa_r+0x28a>
 8010db8:	2301      	movs	r3, #1
 8010dba:	e7f3      	b.n	8010da4 <_dtoa_r+0x25c>
 8010dbc:	2300      	movs	r3, #0
 8010dbe:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8010dc0:	9308      	str	r3, [sp, #32]
 8010dc2:	9b00      	ldr	r3, [sp, #0]
 8010dc4:	4413      	add	r3, r2
 8010dc6:	9302      	str	r3, [sp, #8]
 8010dc8:	3301      	adds	r3, #1
 8010dca:	2b01      	cmp	r3, #1
 8010dcc:	9303      	str	r3, [sp, #12]
 8010dce:	bfb8      	it	lt
 8010dd0:	2301      	movlt	r3, #1
 8010dd2:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8010dd4:	2200      	movs	r2, #0
 8010dd6:	6042      	str	r2, [r0, #4]
 8010dd8:	2204      	movs	r2, #4
 8010dda:	f102 0614 	add.w	r6, r2, #20
 8010dde:	429e      	cmp	r6, r3
 8010de0:	6841      	ldr	r1, [r0, #4]
 8010de2:	d93d      	bls.n	8010e60 <_dtoa_r+0x318>
 8010de4:	4620      	mov	r0, r4
 8010de6:	f001 fa49 	bl	801227c <_Balloc>
 8010dea:	9001      	str	r0, [sp, #4]
 8010dec:	2800      	cmp	r0, #0
 8010dee:	d13b      	bne.n	8010e68 <_dtoa_r+0x320>
 8010df0:	4b11      	ldr	r3, [pc, #68]	; (8010e38 <_dtoa_r+0x2f0>)
 8010df2:	4602      	mov	r2, r0
 8010df4:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8010df8:	e6c0      	b.n	8010b7c <_dtoa_r+0x34>
 8010dfa:	2301      	movs	r3, #1
 8010dfc:	e7df      	b.n	8010dbe <_dtoa_r+0x276>
 8010dfe:	bf00      	nop
 8010e00:	636f4361 	.word	0x636f4361
 8010e04:	3fd287a7 	.word	0x3fd287a7
 8010e08:	8b60c8b3 	.word	0x8b60c8b3
 8010e0c:	3fc68a28 	.word	0x3fc68a28
 8010e10:	509f79fb 	.word	0x509f79fb
 8010e14:	3fd34413 	.word	0x3fd34413
 8010e18:	08014e3e 	.word	0x08014e3e
 8010e1c:	08014e55 	.word	0x08014e55
 8010e20:	7ff00000 	.word	0x7ff00000
 8010e24:	08014e3a 	.word	0x08014e3a
 8010e28:	08014e31 	.word	0x08014e31
 8010e2c:	08014cb9 	.word	0x08014cb9
 8010e30:	3ff80000 	.word	0x3ff80000
 8010e34:	08015028 	.word	0x08015028
 8010e38:	08014eb0 	.word	0x08014eb0
 8010e3c:	2501      	movs	r5, #1
 8010e3e:	2300      	movs	r3, #0
 8010e40:	9306      	str	r3, [sp, #24]
 8010e42:	9508      	str	r5, [sp, #32]
 8010e44:	f04f 33ff 	mov.w	r3, #4294967295
 8010e48:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8010e4c:	2200      	movs	r2, #0
 8010e4e:	2312      	movs	r3, #18
 8010e50:	e7b0      	b.n	8010db4 <_dtoa_r+0x26c>
 8010e52:	2301      	movs	r3, #1
 8010e54:	9308      	str	r3, [sp, #32]
 8010e56:	e7f5      	b.n	8010e44 <_dtoa_r+0x2fc>
 8010e58:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8010e5a:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8010e5e:	e7b8      	b.n	8010dd2 <_dtoa_r+0x28a>
 8010e60:	3101      	adds	r1, #1
 8010e62:	6041      	str	r1, [r0, #4]
 8010e64:	0052      	lsls	r2, r2, #1
 8010e66:	e7b8      	b.n	8010dda <_dtoa_r+0x292>
 8010e68:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8010e6a:	9a01      	ldr	r2, [sp, #4]
 8010e6c:	601a      	str	r2, [r3, #0]
 8010e6e:	9b03      	ldr	r3, [sp, #12]
 8010e70:	2b0e      	cmp	r3, #14
 8010e72:	f200 809d 	bhi.w	8010fb0 <_dtoa_r+0x468>
 8010e76:	2d00      	cmp	r5, #0
 8010e78:	f000 809a 	beq.w	8010fb0 <_dtoa_r+0x468>
 8010e7c:	9b00      	ldr	r3, [sp, #0]
 8010e7e:	2b00      	cmp	r3, #0
 8010e80:	dd32      	ble.n	8010ee8 <_dtoa_r+0x3a0>
 8010e82:	4ab7      	ldr	r2, [pc, #732]	; (8011160 <_dtoa_r+0x618>)
 8010e84:	f003 030f 	and.w	r3, r3, #15
 8010e88:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8010e8c:	e9d3 8900 	ldrd	r8, r9, [r3]
 8010e90:	9b00      	ldr	r3, [sp, #0]
 8010e92:	05d8      	lsls	r0, r3, #23
 8010e94:	ea4f 1723 	mov.w	r7, r3, asr #4
 8010e98:	d516      	bpl.n	8010ec8 <_dtoa_r+0x380>
 8010e9a:	4bb2      	ldr	r3, [pc, #712]	; (8011164 <_dtoa_r+0x61c>)
 8010e9c:	ec51 0b19 	vmov	r0, r1, d9
 8010ea0:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8010ea4:	f7ef fcfa 	bl	800089c <__aeabi_ddiv>
 8010ea8:	f007 070f 	and.w	r7, r7, #15
 8010eac:	4682      	mov	sl, r0
 8010eae:	468b      	mov	fp, r1
 8010eb0:	2503      	movs	r5, #3
 8010eb2:	4eac      	ldr	r6, [pc, #688]	; (8011164 <_dtoa_r+0x61c>)
 8010eb4:	b957      	cbnz	r7, 8010ecc <_dtoa_r+0x384>
 8010eb6:	4642      	mov	r2, r8
 8010eb8:	464b      	mov	r3, r9
 8010eba:	4650      	mov	r0, sl
 8010ebc:	4659      	mov	r1, fp
 8010ebe:	f7ef fced 	bl	800089c <__aeabi_ddiv>
 8010ec2:	4682      	mov	sl, r0
 8010ec4:	468b      	mov	fp, r1
 8010ec6:	e028      	b.n	8010f1a <_dtoa_r+0x3d2>
 8010ec8:	2502      	movs	r5, #2
 8010eca:	e7f2      	b.n	8010eb2 <_dtoa_r+0x36a>
 8010ecc:	07f9      	lsls	r1, r7, #31
 8010ece:	d508      	bpl.n	8010ee2 <_dtoa_r+0x39a>
 8010ed0:	4640      	mov	r0, r8
 8010ed2:	4649      	mov	r1, r9
 8010ed4:	e9d6 2300 	ldrd	r2, r3, [r6]
 8010ed8:	f7ef fbb6 	bl	8000648 <__aeabi_dmul>
 8010edc:	3501      	adds	r5, #1
 8010ede:	4680      	mov	r8, r0
 8010ee0:	4689      	mov	r9, r1
 8010ee2:	107f      	asrs	r7, r7, #1
 8010ee4:	3608      	adds	r6, #8
 8010ee6:	e7e5      	b.n	8010eb4 <_dtoa_r+0x36c>
 8010ee8:	f000 809b 	beq.w	8011022 <_dtoa_r+0x4da>
 8010eec:	9b00      	ldr	r3, [sp, #0]
 8010eee:	4f9d      	ldr	r7, [pc, #628]	; (8011164 <_dtoa_r+0x61c>)
 8010ef0:	425e      	negs	r6, r3
 8010ef2:	4b9b      	ldr	r3, [pc, #620]	; (8011160 <_dtoa_r+0x618>)
 8010ef4:	f006 020f 	and.w	r2, r6, #15
 8010ef8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8010efc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010f00:	ec51 0b19 	vmov	r0, r1, d9
 8010f04:	f7ef fba0 	bl	8000648 <__aeabi_dmul>
 8010f08:	1136      	asrs	r6, r6, #4
 8010f0a:	4682      	mov	sl, r0
 8010f0c:	468b      	mov	fp, r1
 8010f0e:	2300      	movs	r3, #0
 8010f10:	2502      	movs	r5, #2
 8010f12:	2e00      	cmp	r6, #0
 8010f14:	d17a      	bne.n	801100c <_dtoa_r+0x4c4>
 8010f16:	2b00      	cmp	r3, #0
 8010f18:	d1d3      	bne.n	8010ec2 <_dtoa_r+0x37a>
 8010f1a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8010f1c:	2b00      	cmp	r3, #0
 8010f1e:	f000 8082 	beq.w	8011026 <_dtoa_r+0x4de>
 8010f22:	4b91      	ldr	r3, [pc, #580]	; (8011168 <_dtoa_r+0x620>)
 8010f24:	2200      	movs	r2, #0
 8010f26:	4650      	mov	r0, sl
 8010f28:	4659      	mov	r1, fp
 8010f2a:	f7ef fdff 	bl	8000b2c <__aeabi_dcmplt>
 8010f2e:	2800      	cmp	r0, #0
 8010f30:	d079      	beq.n	8011026 <_dtoa_r+0x4de>
 8010f32:	9b03      	ldr	r3, [sp, #12]
 8010f34:	2b00      	cmp	r3, #0
 8010f36:	d076      	beq.n	8011026 <_dtoa_r+0x4de>
 8010f38:	9b02      	ldr	r3, [sp, #8]
 8010f3a:	2b00      	cmp	r3, #0
 8010f3c:	dd36      	ble.n	8010fac <_dtoa_r+0x464>
 8010f3e:	9b00      	ldr	r3, [sp, #0]
 8010f40:	4650      	mov	r0, sl
 8010f42:	4659      	mov	r1, fp
 8010f44:	1e5f      	subs	r7, r3, #1
 8010f46:	2200      	movs	r2, #0
 8010f48:	4b88      	ldr	r3, [pc, #544]	; (801116c <_dtoa_r+0x624>)
 8010f4a:	f7ef fb7d 	bl	8000648 <__aeabi_dmul>
 8010f4e:	9e02      	ldr	r6, [sp, #8]
 8010f50:	4682      	mov	sl, r0
 8010f52:	468b      	mov	fp, r1
 8010f54:	3501      	adds	r5, #1
 8010f56:	4628      	mov	r0, r5
 8010f58:	f7ef fb0c 	bl	8000574 <__aeabi_i2d>
 8010f5c:	4652      	mov	r2, sl
 8010f5e:	465b      	mov	r3, fp
 8010f60:	f7ef fb72 	bl	8000648 <__aeabi_dmul>
 8010f64:	4b82      	ldr	r3, [pc, #520]	; (8011170 <_dtoa_r+0x628>)
 8010f66:	2200      	movs	r2, #0
 8010f68:	f7ef f9b8 	bl	80002dc <__adddf3>
 8010f6c:	46d0      	mov	r8, sl
 8010f6e:	46d9      	mov	r9, fp
 8010f70:	4682      	mov	sl, r0
 8010f72:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 8010f76:	2e00      	cmp	r6, #0
 8010f78:	d158      	bne.n	801102c <_dtoa_r+0x4e4>
 8010f7a:	4b7e      	ldr	r3, [pc, #504]	; (8011174 <_dtoa_r+0x62c>)
 8010f7c:	2200      	movs	r2, #0
 8010f7e:	4640      	mov	r0, r8
 8010f80:	4649      	mov	r1, r9
 8010f82:	f7ef f9a9 	bl	80002d8 <__aeabi_dsub>
 8010f86:	4652      	mov	r2, sl
 8010f88:	465b      	mov	r3, fp
 8010f8a:	4680      	mov	r8, r0
 8010f8c:	4689      	mov	r9, r1
 8010f8e:	f7ef fdeb 	bl	8000b68 <__aeabi_dcmpgt>
 8010f92:	2800      	cmp	r0, #0
 8010f94:	f040 8295 	bne.w	80114c2 <_dtoa_r+0x97a>
 8010f98:	4652      	mov	r2, sl
 8010f9a:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8010f9e:	4640      	mov	r0, r8
 8010fa0:	4649      	mov	r1, r9
 8010fa2:	f7ef fdc3 	bl	8000b2c <__aeabi_dcmplt>
 8010fa6:	2800      	cmp	r0, #0
 8010fa8:	f040 8289 	bne.w	80114be <_dtoa_r+0x976>
 8010fac:	ec5b ab19 	vmov	sl, fp, d9
 8010fb0:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8010fb2:	2b00      	cmp	r3, #0
 8010fb4:	f2c0 8148 	blt.w	8011248 <_dtoa_r+0x700>
 8010fb8:	9a00      	ldr	r2, [sp, #0]
 8010fba:	2a0e      	cmp	r2, #14
 8010fbc:	f300 8144 	bgt.w	8011248 <_dtoa_r+0x700>
 8010fc0:	4b67      	ldr	r3, [pc, #412]	; (8011160 <_dtoa_r+0x618>)
 8010fc2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8010fc6:	e9d3 8900 	ldrd	r8, r9, [r3]
 8010fca:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8010fcc:	2b00      	cmp	r3, #0
 8010fce:	f280 80d5 	bge.w	801117c <_dtoa_r+0x634>
 8010fd2:	9b03      	ldr	r3, [sp, #12]
 8010fd4:	2b00      	cmp	r3, #0
 8010fd6:	f300 80d1 	bgt.w	801117c <_dtoa_r+0x634>
 8010fda:	f040 826f 	bne.w	80114bc <_dtoa_r+0x974>
 8010fde:	4b65      	ldr	r3, [pc, #404]	; (8011174 <_dtoa_r+0x62c>)
 8010fe0:	2200      	movs	r2, #0
 8010fe2:	4640      	mov	r0, r8
 8010fe4:	4649      	mov	r1, r9
 8010fe6:	f7ef fb2f 	bl	8000648 <__aeabi_dmul>
 8010fea:	4652      	mov	r2, sl
 8010fec:	465b      	mov	r3, fp
 8010fee:	f7ef fdb1 	bl	8000b54 <__aeabi_dcmpge>
 8010ff2:	9e03      	ldr	r6, [sp, #12]
 8010ff4:	4637      	mov	r7, r6
 8010ff6:	2800      	cmp	r0, #0
 8010ff8:	f040 8245 	bne.w	8011486 <_dtoa_r+0x93e>
 8010ffc:	9d01      	ldr	r5, [sp, #4]
 8010ffe:	2331      	movs	r3, #49	; 0x31
 8011000:	f805 3b01 	strb.w	r3, [r5], #1
 8011004:	9b00      	ldr	r3, [sp, #0]
 8011006:	3301      	adds	r3, #1
 8011008:	9300      	str	r3, [sp, #0]
 801100a:	e240      	b.n	801148e <_dtoa_r+0x946>
 801100c:	07f2      	lsls	r2, r6, #31
 801100e:	d505      	bpl.n	801101c <_dtoa_r+0x4d4>
 8011010:	e9d7 2300 	ldrd	r2, r3, [r7]
 8011014:	f7ef fb18 	bl	8000648 <__aeabi_dmul>
 8011018:	3501      	adds	r5, #1
 801101a:	2301      	movs	r3, #1
 801101c:	1076      	asrs	r6, r6, #1
 801101e:	3708      	adds	r7, #8
 8011020:	e777      	b.n	8010f12 <_dtoa_r+0x3ca>
 8011022:	2502      	movs	r5, #2
 8011024:	e779      	b.n	8010f1a <_dtoa_r+0x3d2>
 8011026:	9f00      	ldr	r7, [sp, #0]
 8011028:	9e03      	ldr	r6, [sp, #12]
 801102a:	e794      	b.n	8010f56 <_dtoa_r+0x40e>
 801102c:	9901      	ldr	r1, [sp, #4]
 801102e:	4b4c      	ldr	r3, [pc, #304]	; (8011160 <_dtoa_r+0x618>)
 8011030:	4431      	add	r1, r6
 8011032:	910d      	str	r1, [sp, #52]	; 0x34
 8011034:	9908      	ldr	r1, [sp, #32]
 8011036:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 801103a:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 801103e:	2900      	cmp	r1, #0
 8011040:	d043      	beq.n	80110ca <_dtoa_r+0x582>
 8011042:	494d      	ldr	r1, [pc, #308]	; (8011178 <_dtoa_r+0x630>)
 8011044:	2000      	movs	r0, #0
 8011046:	f7ef fc29 	bl	800089c <__aeabi_ddiv>
 801104a:	4652      	mov	r2, sl
 801104c:	465b      	mov	r3, fp
 801104e:	f7ef f943 	bl	80002d8 <__aeabi_dsub>
 8011052:	9d01      	ldr	r5, [sp, #4]
 8011054:	4682      	mov	sl, r0
 8011056:	468b      	mov	fp, r1
 8011058:	4649      	mov	r1, r9
 801105a:	4640      	mov	r0, r8
 801105c:	f7ef fda4 	bl	8000ba8 <__aeabi_d2iz>
 8011060:	4606      	mov	r6, r0
 8011062:	f7ef fa87 	bl	8000574 <__aeabi_i2d>
 8011066:	4602      	mov	r2, r0
 8011068:	460b      	mov	r3, r1
 801106a:	4640      	mov	r0, r8
 801106c:	4649      	mov	r1, r9
 801106e:	f7ef f933 	bl	80002d8 <__aeabi_dsub>
 8011072:	3630      	adds	r6, #48	; 0x30
 8011074:	f805 6b01 	strb.w	r6, [r5], #1
 8011078:	4652      	mov	r2, sl
 801107a:	465b      	mov	r3, fp
 801107c:	4680      	mov	r8, r0
 801107e:	4689      	mov	r9, r1
 8011080:	f7ef fd54 	bl	8000b2c <__aeabi_dcmplt>
 8011084:	2800      	cmp	r0, #0
 8011086:	d163      	bne.n	8011150 <_dtoa_r+0x608>
 8011088:	4642      	mov	r2, r8
 801108a:	464b      	mov	r3, r9
 801108c:	4936      	ldr	r1, [pc, #216]	; (8011168 <_dtoa_r+0x620>)
 801108e:	2000      	movs	r0, #0
 8011090:	f7ef f922 	bl	80002d8 <__aeabi_dsub>
 8011094:	4652      	mov	r2, sl
 8011096:	465b      	mov	r3, fp
 8011098:	f7ef fd48 	bl	8000b2c <__aeabi_dcmplt>
 801109c:	2800      	cmp	r0, #0
 801109e:	f040 80b5 	bne.w	801120c <_dtoa_r+0x6c4>
 80110a2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80110a4:	429d      	cmp	r5, r3
 80110a6:	d081      	beq.n	8010fac <_dtoa_r+0x464>
 80110a8:	4b30      	ldr	r3, [pc, #192]	; (801116c <_dtoa_r+0x624>)
 80110aa:	2200      	movs	r2, #0
 80110ac:	4650      	mov	r0, sl
 80110ae:	4659      	mov	r1, fp
 80110b0:	f7ef faca 	bl	8000648 <__aeabi_dmul>
 80110b4:	4b2d      	ldr	r3, [pc, #180]	; (801116c <_dtoa_r+0x624>)
 80110b6:	4682      	mov	sl, r0
 80110b8:	468b      	mov	fp, r1
 80110ba:	4640      	mov	r0, r8
 80110bc:	4649      	mov	r1, r9
 80110be:	2200      	movs	r2, #0
 80110c0:	f7ef fac2 	bl	8000648 <__aeabi_dmul>
 80110c4:	4680      	mov	r8, r0
 80110c6:	4689      	mov	r9, r1
 80110c8:	e7c6      	b.n	8011058 <_dtoa_r+0x510>
 80110ca:	4650      	mov	r0, sl
 80110cc:	4659      	mov	r1, fp
 80110ce:	f7ef fabb 	bl	8000648 <__aeabi_dmul>
 80110d2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80110d4:	9d01      	ldr	r5, [sp, #4]
 80110d6:	930f      	str	r3, [sp, #60]	; 0x3c
 80110d8:	4682      	mov	sl, r0
 80110da:	468b      	mov	fp, r1
 80110dc:	4649      	mov	r1, r9
 80110de:	4640      	mov	r0, r8
 80110e0:	f7ef fd62 	bl	8000ba8 <__aeabi_d2iz>
 80110e4:	4606      	mov	r6, r0
 80110e6:	f7ef fa45 	bl	8000574 <__aeabi_i2d>
 80110ea:	3630      	adds	r6, #48	; 0x30
 80110ec:	4602      	mov	r2, r0
 80110ee:	460b      	mov	r3, r1
 80110f0:	4640      	mov	r0, r8
 80110f2:	4649      	mov	r1, r9
 80110f4:	f7ef f8f0 	bl	80002d8 <__aeabi_dsub>
 80110f8:	f805 6b01 	strb.w	r6, [r5], #1
 80110fc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80110fe:	429d      	cmp	r5, r3
 8011100:	4680      	mov	r8, r0
 8011102:	4689      	mov	r9, r1
 8011104:	f04f 0200 	mov.w	r2, #0
 8011108:	d124      	bne.n	8011154 <_dtoa_r+0x60c>
 801110a:	4b1b      	ldr	r3, [pc, #108]	; (8011178 <_dtoa_r+0x630>)
 801110c:	4650      	mov	r0, sl
 801110e:	4659      	mov	r1, fp
 8011110:	f7ef f8e4 	bl	80002dc <__adddf3>
 8011114:	4602      	mov	r2, r0
 8011116:	460b      	mov	r3, r1
 8011118:	4640      	mov	r0, r8
 801111a:	4649      	mov	r1, r9
 801111c:	f7ef fd24 	bl	8000b68 <__aeabi_dcmpgt>
 8011120:	2800      	cmp	r0, #0
 8011122:	d173      	bne.n	801120c <_dtoa_r+0x6c4>
 8011124:	4652      	mov	r2, sl
 8011126:	465b      	mov	r3, fp
 8011128:	4913      	ldr	r1, [pc, #76]	; (8011178 <_dtoa_r+0x630>)
 801112a:	2000      	movs	r0, #0
 801112c:	f7ef f8d4 	bl	80002d8 <__aeabi_dsub>
 8011130:	4602      	mov	r2, r0
 8011132:	460b      	mov	r3, r1
 8011134:	4640      	mov	r0, r8
 8011136:	4649      	mov	r1, r9
 8011138:	f7ef fcf8 	bl	8000b2c <__aeabi_dcmplt>
 801113c:	2800      	cmp	r0, #0
 801113e:	f43f af35 	beq.w	8010fac <_dtoa_r+0x464>
 8011142:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8011144:	1e6b      	subs	r3, r5, #1
 8011146:	930f      	str	r3, [sp, #60]	; 0x3c
 8011148:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 801114c:	2b30      	cmp	r3, #48	; 0x30
 801114e:	d0f8      	beq.n	8011142 <_dtoa_r+0x5fa>
 8011150:	9700      	str	r7, [sp, #0]
 8011152:	e049      	b.n	80111e8 <_dtoa_r+0x6a0>
 8011154:	4b05      	ldr	r3, [pc, #20]	; (801116c <_dtoa_r+0x624>)
 8011156:	f7ef fa77 	bl	8000648 <__aeabi_dmul>
 801115a:	4680      	mov	r8, r0
 801115c:	4689      	mov	r9, r1
 801115e:	e7bd      	b.n	80110dc <_dtoa_r+0x594>
 8011160:	08015028 	.word	0x08015028
 8011164:	08015000 	.word	0x08015000
 8011168:	3ff00000 	.word	0x3ff00000
 801116c:	40240000 	.word	0x40240000
 8011170:	401c0000 	.word	0x401c0000
 8011174:	40140000 	.word	0x40140000
 8011178:	3fe00000 	.word	0x3fe00000
 801117c:	9d01      	ldr	r5, [sp, #4]
 801117e:	4656      	mov	r6, sl
 8011180:	465f      	mov	r7, fp
 8011182:	4642      	mov	r2, r8
 8011184:	464b      	mov	r3, r9
 8011186:	4630      	mov	r0, r6
 8011188:	4639      	mov	r1, r7
 801118a:	f7ef fb87 	bl	800089c <__aeabi_ddiv>
 801118e:	f7ef fd0b 	bl	8000ba8 <__aeabi_d2iz>
 8011192:	4682      	mov	sl, r0
 8011194:	f7ef f9ee 	bl	8000574 <__aeabi_i2d>
 8011198:	4642      	mov	r2, r8
 801119a:	464b      	mov	r3, r9
 801119c:	f7ef fa54 	bl	8000648 <__aeabi_dmul>
 80111a0:	4602      	mov	r2, r0
 80111a2:	460b      	mov	r3, r1
 80111a4:	4630      	mov	r0, r6
 80111a6:	4639      	mov	r1, r7
 80111a8:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 80111ac:	f7ef f894 	bl	80002d8 <__aeabi_dsub>
 80111b0:	f805 6b01 	strb.w	r6, [r5], #1
 80111b4:	9e01      	ldr	r6, [sp, #4]
 80111b6:	9f03      	ldr	r7, [sp, #12]
 80111b8:	1bae      	subs	r6, r5, r6
 80111ba:	42b7      	cmp	r7, r6
 80111bc:	4602      	mov	r2, r0
 80111be:	460b      	mov	r3, r1
 80111c0:	d135      	bne.n	801122e <_dtoa_r+0x6e6>
 80111c2:	f7ef f88b 	bl	80002dc <__adddf3>
 80111c6:	4642      	mov	r2, r8
 80111c8:	464b      	mov	r3, r9
 80111ca:	4606      	mov	r6, r0
 80111cc:	460f      	mov	r7, r1
 80111ce:	f7ef fccb 	bl	8000b68 <__aeabi_dcmpgt>
 80111d2:	b9d0      	cbnz	r0, 801120a <_dtoa_r+0x6c2>
 80111d4:	4642      	mov	r2, r8
 80111d6:	464b      	mov	r3, r9
 80111d8:	4630      	mov	r0, r6
 80111da:	4639      	mov	r1, r7
 80111dc:	f7ef fc9c 	bl	8000b18 <__aeabi_dcmpeq>
 80111e0:	b110      	cbz	r0, 80111e8 <_dtoa_r+0x6a0>
 80111e2:	f01a 0f01 	tst.w	sl, #1
 80111e6:	d110      	bne.n	801120a <_dtoa_r+0x6c2>
 80111e8:	4620      	mov	r0, r4
 80111ea:	ee18 1a10 	vmov	r1, s16
 80111ee:	f001 f885 	bl	80122fc <_Bfree>
 80111f2:	2300      	movs	r3, #0
 80111f4:	9800      	ldr	r0, [sp, #0]
 80111f6:	702b      	strb	r3, [r5, #0]
 80111f8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80111fa:	3001      	adds	r0, #1
 80111fc:	6018      	str	r0, [r3, #0]
 80111fe:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8011200:	2b00      	cmp	r3, #0
 8011202:	f43f acf1 	beq.w	8010be8 <_dtoa_r+0xa0>
 8011206:	601d      	str	r5, [r3, #0]
 8011208:	e4ee      	b.n	8010be8 <_dtoa_r+0xa0>
 801120a:	9f00      	ldr	r7, [sp, #0]
 801120c:	462b      	mov	r3, r5
 801120e:	461d      	mov	r5, r3
 8011210:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8011214:	2a39      	cmp	r2, #57	; 0x39
 8011216:	d106      	bne.n	8011226 <_dtoa_r+0x6de>
 8011218:	9a01      	ldr	r2, [sp, #4]
 801121a:	429a      	cmp	r2, r3
 801121c:	d1f7      	bne.n	801120e <_dtoa_r+0x6c6>
 801121e:	9901      	ldr	r1, [sp, #4]
 8011220:	2230      	movs	r2, #48	; 0x30
 8011222:	3701      	adds	r7, #1
 8011224:	700a      	strb	r2, [r1, #0]
 8011226:	781a      	ldrb	r2, [r3, #0]
 8011228:	3201      	adds	r2, #1
 801122a:	701a      	strb	r2, [r3, #0]
 801122c:	e790      	b.n	8011150 <_dtoa_r+0x608>
 801122e:	4ba6      	ldr	r3, [pc, #664]	; (80114c8 <_dtoa_r+0x980>)
 8011230:	2200      	movs	r2, #0
 8011232:	f7ef fa09 	bl	8000648 <__aeabi_dmul>
 8011236:	2200      	movs	r2, #0
 8011238:	2300      	movs	r3, #0
 801123a:	4606      	mov	r6, r0
 801123c:	460f      	mov	r7, r1
 801123e:	f7ef fc6b 	bl	8000b18 <__aeabi_dcmpeq>
 8011242:	2800      	cmp	r0, #0
 8011244:	d09d      	beq.n	8011182 <_dtoa_r+0x63a>
 8011246:	e7cf      	b.n	80111e8 <_dtoa_r+0x6a0>
 8011248:	9a08      	ldr	r2, [sp, #32]
 801124a:	2a00      	cmp	r2, #0
 801124c:	f000 80d7 	beq.w	80113fe <_dtoa_r+0x8b6>
 8011250:	9a06      	ldr	r2, [sp, #24]
 8011252:	2a01      	cmp	r2, #1
 8011254:	f300 80ba 	bgt.w	80113cc <_dtoa_r+0x884>
 8011258:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 801125a:	2a00      	cmp	r2, #0
 801125c:	f000 80b2 	beq.w	80113c4 <_dtoa_r+0x87c>
 8011260:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8011264:	9e07      	ldr	r6, [sp, #28]
 8011266:	9d04      	ldr	r5, [sp, #16]
 8011268:	9a04      	ldr	r2, [sp, #16]
 801126a:	441a      	add	r2, r3
 801126c:	9204      	str	r2, [sp, #16]
 801126e:	9a05      	ldr	r2, [sp, #20]
 8011270:	2101      	movs	r1, #1
 8011272:	441a      	add	r2, r3
 8011274:	4620      	mov	r0, r4
 8011276:	9205      	str	r2, [sp, #20]
 8011278:	f001 f942 	bl	8012500 <__i2b>
 801127c:	4607      	mov	r7, r0
 801127e:	2d00      	cmp	r5, #0
 8011280:	dd0c      	ble.n	801129c <_dtoa_r+0x754>
 8011282:	9b05      	ldr	r3, [sp, #20]
 8011284:	2b00      	cmp	r3, #0
 8011286:	dd09      	ble.n	801129c <_dtoa_r+0x754>
 8011288:	42ab      	cmp	r3, r5
 801128a:	9a04      	ldr	r2, [sp, #16]
 801128c:	bfa8      	it	ge
 801128e:	462b      	movge	r3, r5
 8011290:	1ad2      	subs	r2, r2, r3
 8011292:	9204      	str	r2, [sp, #16]
 8011294:	9a05      	ldr	r2, [sp, #20]
 8011296:	1aed      	subs	r5, r5, r3
 8011298:	1ad3      	subs	r3, r2, r3
 801129a:	9305      	str	r3, [sp, #20]
 801129c:	9b07      	ldr	r3, [sp, #28]
 801129e:	b31b      	cbz	r3, 80112e8 <_dtoa_r+0x7a0>
 80112a0:	9b08      	ldr	r3, [sp, #32]
 80112a2:	2b00      	cmp	r3, #0
 80112a4:	f000 80af 	beq.w	8011406 <_dtoa_r+0x8be>
 80112a8:	2e00      	cmp	r6, #0
 80112aa:	dd13      	ble.n	80112d4 <_dtoa_r+0x78c>
 80112ac:	4639      	mov	r1, r7
 80112ae:	4632      	mov	r2, r6
 80112b0:	4620      	mov	r0, r4
 80112b2:	f001 f9e5 	bl	8012680 <__pow5mult>
 80112b6:	ee18 2a10 	vmov	r2, s16
 80112ba:	4601      	mov	r1, r0
 80112bc:	4607      	mov	r7, r0
 80112be:	4620      	mov	r0, r4
 80112c0:	f001 f934 	bl	801252c <__multiply>
 80112c4:	ee18 1a10 	vmov	r1, s16
 80112c8:	4680      	mov	r8, r0
 80112ca:	4620      	mov	r0, r4
 80112cc:	f001 f816 	bl	80122fc <_Bfree>
 80112d0:	ee08 8a10 	vmov	s16, r8
 80112d4:	9b07      	ldr	r3, [sp, #28]
 80112d6:	1b9a      	subs	r2, r3, r6
 80112d8:	d006      	beq.n	80112e8 <_dtoa_r+0x7a0>
 80112da:	ee18 1a10 	vmov	r1, s16
 80112de:	4620      	mov	r0, r4
 80112e0:	f001 f9ce 	bl	8012680 <__pow5mult>
 80112e4:	ee08 0a10 	vmov	s16, r0
 80112e8:	2101      	movs	r1, #1
 80112ea:	4620      	mov	r0, r4
 80112ec:	f001 f908 	bl	8012500 <__i2b>
 80112f0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80112f2:	2b00      	cmp	r3, #0
 80112f4:	4606      	mov	r6, r0
 80112f6:	f340 8088 	ble.w	801140a <_dtoa_r+0x8c2>
 80112fa:	461a      	mov	r2, r3
 80112fc:	4601      	mov	r1, r0
 80112fe:	4620      	mov	r0, r4
 8011300:	f001 f9be 	bl	8012680 <__pow5mult>
 8011304:	9b06      	ldr	r3, [sp, #24]
 8011306:	2b01      	cmp	r3, #1
 8011308:	4606      	mov	r6, r0
 801130a:	f340 8081 	ble.w	8011410 <_dtoa_r+0x8c8>
 801130e:	f04f 0800 	mov.w	r8, #0
 8011312:	6933      	ldr	r3, [r6, #16]
 8011314:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8011318:	6918      	ldr	r0, [r3, #16]
 801131a:	f001 f8a1 	bl	8012460 <__hi0bits>
 801131e:	f1c0 0020 	rsb	r0, r0, #32
 8011322:	9b05      	ldr	r3, [sp, #20]
 8011324:	4418      	add	r0, r3
 8011326:	f010 001f 	ands.w	r0, r0, #31
 801132a:	f000 8092 	beq.w	8011452 <_dtoa_r+0x90a>
 801132e:	f1c0 0320 	rsb	r3, r0, #32
 8011332:	2b04      	cmp	r3, #4
 8011334:	f340 808a 	ble.w	801144c <_dtoa_r+0x904>
 8011338:	f1c0 001c 	rsb	r0, r0, #28
 801133c:	9b04      	ldr	r3, [sp, #16]
 801133e:	4403      	add	r3, r0
 8011340:	9304      	str	r3, [sp, #16]
 8011342:	9b05      	ldr	r3, [sp, #20]
 8011344:	4403      	add	r3, r0
 8011346:	4405      	add	r5, r0
 8011348:	9305      	str	r3, [sp, #20]
 801134a:	9b04      	ldr	r3, [sp, #16]
 801134c:	2b00      	cmp	r3, #0
 801134e:	dd07      	ble.n	8011360 <_dtoa_r+0x818>
 8011350:	ee18 1a10 	vmov	r1, s16
 8011354:	461a      	mov	r2, r3
 8011356:	4620      	mov	r0, r4
 8011358:	f001 f9ec 	bl	8012734 <__lshift>
 801135c:	ee08 0a10 	vmov	s16, r0
 8011360:	9b05      	ldr	r3, [sp, #20]
 8011362:	2b00      	cmp	r3, #0
 8011364:	dd05      	ble.n	8011372 <_dtoa_r+0x82a>
 8011366:	4631      	mov	r1, r6
 8011368:	461a      	mov	r2, r3
 801136a:	4620      	mov	r0, r4
 801136c:	f001 f9e2 	bl	8012734 <__lshift>
 8011370:	4606      	mov	r6, r0
 8011372:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8011374:	2b00      	cmp	r3, #0
 8011376:	d06e      	beq.n	8011456 <_dtoa_r+0x90e>
 8011378:	ee18 0a10 	vmov	r0, s16
 801137c:	4631      	mov	r1, r6
 801137e:	f001 fa49 	bl	8012814 <__mcmp>
 8011382:	2800      	cmp	r0, #0
 8011384:	da67      	bge.n	8011456 <_dtoa_r+0x90e>
 8011386:	9b00      	ldr	r3, [sp, #0]
 8011388:	3b01      	subs	r3, #1
 801138a:	ee18 1a10 	vmov	r1, s16
 801138e:	9300      	str	r3, [sp, #0]
 8011390:	220a      	movs	r2, #10
 8011392:	2300      	movs	r3, #0
 8011394:	4620      	mov	r0, r4
 8011396:	f000 ffd3 	bl	8012340 <__multadd>
 801139a:	9b08      	ldr	r3, [sp, #32]
 801139c:	ee08 0a10 	vmov	s16, r0
 80113a0:	2b00      	cmp	r3, #0
 80113a2:	f000 81b1 	beq.w	8011708 <_dtoa_r+0xbc0>
 80113a6:	2300      	movs	r3, #0
 80113a8:	4639      	mov	r1, r7
 80113aa:	220a      	movs	r2, #10
 80113ac:	4620      	mov	r0, r4
 80113ae:	f000 ffc7 	bl	8012340 <__multadd>
 80113b2:	9b02      	ldr	r3, [sp, #8]
 80113b4:	2b00      	cmp	r3, #0
 80113b6:	4607      	mov	r7, r0
 80113b8:	f300 808e 	bgt.w	80114d8 <_dtoa_r+0x990>
 80113bc:	9b06      	ldr	r3, [sp, #24]
 80113be:	2b02      	cmp	r3, #2
 80113c0:	dc51      	bgt.n	8011466 <_dtoa_r+0x91e>
 80113c2:	e089      	b.n	80114d8 <_dtoa_r+0x990>
 80113c4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80113c6:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80113ca:	e74b      	b.n	8011264 <_dtoa_r+0x71c>
 80113cc:	9b03      	ldr	r3, [sp, #12]
 80113ce:	1e5e      	subs	r6, r3, #1
 80113d0:	9b07      	ldr	r3, [sp, #28]
 80113d2:	42b3      	cmp	r3, r6
 80113d4:	bfbf      	itttt	lt
 80113d6:	9b07      	ldrlt	r3, [sp, #28]
 80113d8:	9607      	strlt	r6, [sp, #28]
 80113da:	1af2      	sublt	r2, r6, r3
 80113dc:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 80113de:	bfb6      	itet	lt
 80113e0:	189b      	addlt	r3, r3, r2
 80113e2:	1b9e      	subge	r6, r3, r6
 80113e4:	930a      	strlt	r3, [sp, #40]	; 0x28
 80113e6:	9b03      	ldr	r3, [sp, #12]
 80113e8:	bfb8      	it	lt
 80113ea:	2600      	movlt	r6, #0
 80113ec:	2b00      	cmp	r3, #0
 80113ee:	bfb7      	itett	lt
 80113f0:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 80113f4:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 80113f8:	1a9d      	sublt	r5, r3, r2
 80113fa:	2300      	movlt	r3, #0
 80113fc:	e734      	b.n	8011268 <_dtoa_r+0x720>
 80113fe:	9e07      	ldr	r6, [sp, #28]
 8011400:	9d04      	ldr	r5, [sp, #16]
 8011402:	9f08      	ldr	r7, [sp, #32]
 8011404:	e73b      	b.n	801127e <_dtoa_r+0x736>
 8011406:	9a07      	ldr	r2, [sp, #28]
 8011408:	e767      	b.n	80112da <_dtoa_r+0x792>
 801140a:	9b06      	ldr	r3, [sp, #24]
 801140c:	2b01      	cmp	r3, #1
 801140e:	dc18      	bgt.n	8011442 <_dtoa_r+0x8fa>
 8011410:	f1ba 0f00 	cmp.w	sl, #0
 8011414:	d115      	bne.n	8011442 <_dtoa_r+0x8fa>
 8011416:	f3cb 0313 	ubfx	r3, fp, #0, #20
 801141a:	b993      	cbnz	r3, 8011442 <_dtoa_r+0x8fa>
 801141c:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8011420:	0d1b      	lsrs	r3, r3, #20
 8011422:	051b      	lsls	r3, r3, #20
 8011424:	b183      	cbz	r3, 8011448 <_dtoa_r+0x900>
 8011426:	9b04      	ldr	r3, [sp, #16]
 8011428:	3301      	adds	r3, #1
 801142a:	9304      	str	r3, [sp, #16]
 801142c:	9b05      	ldr	r3, [sp, #20]
 801142e:	3301      	adds	r3, #1
 8011430:	9305      	str	r3, [sp, #20]
 8011432:	f04f 0801 	mov.w	r8, #1
 8011436:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8011438:	2b00      	cmp	r3, #0
 801143a:	f47f af6a 	bne.w	8011312 <_dtoa_r+0x7ca>
 801143e:	2001      	movs	r0, #1
 8011440:	e76f      	b.n	8011322 <_dtoa_r+0x7da>
 8011442:	f04f 0800 	mov.w	r8, #0
 8011446:	e7f6      	b.n	8011436 <_dtoa_r+0x8ee>
 8011448:	4698      	mov	r8, r3
 801144a:	e7f4      	b.n	8011436 <_dtoa_r+0x8ee>
 801144c:	f43f af7d 	beq.w	801134a <_dtoa_r+0x802>
 8011450:	4618      	mov	r0, r3
 8011452:	301c      	adds	r0, #28
 8011454:	e772      	b.n	801133c <_dtoa_r+0x7f4>
 8011456:	9b03      	ldr	r3, [sp, #12]
 8011458:	2b00      	cmp	r3, #0
 801145a:	dc37      	bgt.n	80114cc <_dtoa_r+0x984>
 801145c:	9b06      	ldr	r3, [sp, #24]
 801145e:	2b02      	cmp	r3, #2
 8011460:	dd34      	ble.n	80114cc <_dtoa_r+0x984>
 8011462:	9b03      	ldr	r3, [sp, #12]
 8011464:	9302      	str	r3, [sp, #8]
 8011466:	9b02      	ldr	r3, [sp, #8]
 8011468:	b96b      	cbnz	r3, 8011486 <_dtoa_r+0x93e>
 801146a:	4631      	mov	r1, r6
 801146c:	2205      	movs	r2, #5
 801146e:	4620      	mov	r0, r4
 8011470:	f000 ff66 	bl	8012340 <__multadd>
 8011474:	4601      	mov	r1, r0
 8011476:	4606      	mov	r6, r0
 8011478:	ee18 0a10 	vmov	r0, s16
 801147c:	f001 f9ca 	bl	8012814 <__mcmp>
 8011480:	2800      	cmp	r0, #0
 8011482:	f73f adbb 	bgt.w	8010ffc <_dtoa_r+0x4b4>
 8011486:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8011488:	9d01      	ldr	r5, [sp, #4]
 801148a:	43db      	mvns	r3, r3
 801148c:	9300      	str	r3, [sp, #0]
 801148e:	f04f 0800 	mov.w	r8, #0
 8011492:	4631      	mov	r1, r6
 8011494:	4620      	mov	r0, r4
 8011496:	f000 ff31 	bl	80122fc <_Bfree>
 801149a:	2f00      	cmp	r7, #0
 801149c:	f43f aea4 	beq.w	80111e8 <_dtoa_r+0x6a0>
 80114a0:	f1b8 0f00 	cmp.w	r8, #0
 80114a4:	d005      	beq.n	80114b2 <_dtoa_r+0x96a>
 80114a6:	45b8      	cmp	r8, r7
 80114a8:	d003      	beq.n	80114b2 <_dtoa_r+0x96a>
 80114aa:	4641      	mov	r1, r8
 80114ac:	4620      	mov	r0, r4
 80114ae:	f000 ff25 	bl	80122fc <_Bfree>
 80114b2:	4639      	mov	r1, r7
 80114b4:	4620      	mov	r0, r4
 80114b6:	f000 ff21 	bl	80122fc <_Bfree>
 80114ba:	e695      	b.n	80111e8 <_dtoa_r+0x6a0>
 80114bc:	2600      	movs	r6, #0
 80114be:	4637      	mov	r7, r6
 80114c0:	e7e1      	b.n	8011486 <_dtoa_r+0x93e>
 80114c2:	9700      	str	r7, [sp, #0]
 80114c4:	4637      	mov	r7, r6
 80114c6:	e599      	b.n	8010ffc <_dtoa_r+0x4b4>
 80114c8:	40240000 	.word	0x40240000
 80114cc:	9b08      	ldr	r3, [sp, #32]
 80114ce:	2b00      	cmp	r3, #0
 80114d0:	f000 80ca 	beq.w	8011668 <_dtoa_r+0xb20>
 80114d4:	9b03      	ldr	r3, [sp, #12]
 80114d6:	9302      	str	r3, [sp, #8]
 80114d8:	2d00      	cmp	r5, #0
 80114da:	dd05      	ble.n	80114e8 <_dtoa_r+0x9a0>
 80114dc:	4639      	mov	r1, r7
 80114de:	462a      	mov	r2, r5
 80114e0:	4620      	mov	r0, r4
 80114e2:	f001 f927 	bl	8012734 <__lshift>
 80114e6:	4607      	mov	r7, r0
 80114e8:	f1b8 0f00 	cmp.w	r8, #0
 80114ec:	d05b      	beq.n	80115a6 <_dtoa_r+0xa5e>
 80114ee:	6879      	ldr	r1, [r7, #4]
 80114f0:	4620      	mov	r0, r4
 80114f2:	f000 fec3 	bl	801227c <_Balloc>
 80114f6:	4605      	mov	r5, r0
 80114f8:	b928      	cbnz	r0, 8011506 <_dtoa_r+0x9be>
 80114fa:	4b87      	ldr	r3, [pc, #540]	; (8011718 <_dtoa_r+0xbd0>)
 80114fc:	4602      	mov	r2, r0
 80114fe:	f240 21ea 	movw	r1, #746	; 0x2ea
 8011502:	f7ff bb3b 	b.w	8010b7c <_dtoa_r+0x34>
 8011506:	693a      	ldr	r2, [r7, #16]
 8011508:	3202      	adds	r2, #2
 801150a:	0092      	lsls	r2, r2, #2
 801150c:	f107 010c 	add.w	r1, r7, #12
 8011510:	300c      	adds	r0, #12
 8011512:	f7fd fde9 	bl	800f0e8 <memcpy>
 8011516:	2201      	movs	r2, #1
 8011518:	4629      	mov	r1, r5
 801151a:	4620      	mov	r0, r4
 801151c:	f001 f90a 	bl	8012734 <__lshift>
 8011520:	9b01      	ldr	r3, [sp, #4]
 8011522:	f103 0901 	add.w	r9, r3, #1
 8011526:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 801152a:	4413      	add	r3, r2
 801152c:	9305      	str	r3, [sp, #20]
 801152e:	f00a 0301 	and.w	r3, sl, #1
 8011532:	46b8      	mov	r8, r7
 8011534:	9304      	str	r3, [sp, #16]
 8011536:	4607      	mov	r7, r0
 8011538:	4631      	mov	r1, r6
 801153a:	ee18 0a10 	vmov	r0, s16
 801153e:	f7ff fa75 	bl	8010a2c <quorem>
 8011542:	4641      	mov	r1, r8
 8011544:	9002      	str	r0, [sp, #8]
 8011546:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 801154a:	ee18 0a10 	vmov	r0, s16
 801154e:	f001 f961 	bl	8012814 <__mcmp>
 8011552:	463a      	mov	r2, r7
 8011554:	9003      	str	r0, [sp, #12]
 8011556:	4631      	mov	r1, r6
 8011558:	4620      	mov	r0, r4
 801155a:	f001 f977 	bl	801284c <__mdiff>
 801155e:	68c2      	ldr	r2, [r0, #12]
 8011560:	f109 3bff 	add.w	fp, r9, #4294967295
 8011564:	4605      	mov	r5, r0
 8011566:	bb02      	cbnz	r2, 80115aa <_dtoa_r+0xa62>
 8011568:	4601      	mov	r1, r0
 801156a:	ee18 0a10 	vmov	r0, s16
 801156e:	f001 f951 	bl	8012814 <__mcmp>
 8011572:	4602      	mov	r2, r0
 8011574:	4629      	mov	r1, r5
 8011576:	4620      	mov	r0, r4
 8011578:	9207      	str	r2, [sp, #28]
 801157a:	f000 febf 	bl	80122fc <_Bfree>
 801157e:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 8011582:	ea43 0102 	orr.w	r1, r3, r2
 8011586:	9b04      	ldr	r3, [sp, #16]
 8011588:	430b      	orrs	r3, r1
 801158a:	464d      	mov	r5, r9
 801158c:	d10f      	bne.n	80115ae <_dtoa_r+0xa66>
 801158e:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8011592:	d02a      	beq.n	80115ea <_dtoa_r+0xaa2>
 8011594:	9b03      	ldr	r3, [sp, #12]
 8011596:	2b00      	cmp	r3, #0
 8011598:	dd02      	ble.n	80115a0 <_dtoa_r+0xa58>
 801159a:	9b02      	ldr	r3, [sp, #8]
 801159c:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 80115a0:	f88b a000 	strb.w	sl, [fp]
 80115a4:	e775      	b.n	8011492 <_dtoa_r+0x94a>
 80115a6:	4638      	mov	r0, r7
 80115a8:	e7ba      	b.n	8011520 <_dtoa_r+0x9d8>
 80115aa:	2201      	movs	r2, #1
 80115ac:	e7e2      	b.n	8011574 <_dtoa_r+0xa2c>
 80115ae:	9b03      	ldr	r3, [sp, #12]
 80115b0:	2b00      	cmp	r3, #0
 80115b2:	db04      	blt.n	80115be <_dtoa_r+0xa76>
 80115b4:	9906      	ldr	r1, [sp, #24]
 80115b6:	430b      	orrs	r3, r1
 80115b8:	9904      	ldr	r1, [sp, #16]
 80115ba:	430b      	orrs	r3, r1
 80115bc:	d122      	bne.n	8011604 <_dtoa_r+0xabc>
 80115be:	2a00      	cmp	r2, #0
 80115c0:	ddee      	ble.n	80115a0 <_dtoa_r+0xa58>
 80115c2:	ee18 1a10 	vmov	r1, s16
 80115c6:	2201      	movs	r2, #1
 80115c8:	4620      	mov	r0, r4
 80115ca:	f001 f8b3 	bl	8012734 <__lshift>
 80115ce:	4631      	mov	r1, r6
 80115d0:	ee08 0a10 	vmov	s16, r0
 80115d4:	f001 f91e 	bl	8012814 <__mcmp>
 80115d8:	2800      	cmp	r0, #0
 80115da:	dc03      	bgt.n	80115e4 <_dtoa_r+0xa9c>
 80115dc:	d1e0      	bne.n	80115a0 <_dtoa_r+0xa58>
 80115de:	f01a 0f01 	tst.w	sl, #1
 80115e2:	d0dd      	beq.n	80115a0 <_dtoa_r+0xa58>
 80115e4:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 80115e8:	d1d7      	bne.n	801159a <_dtoa_r+0xa52>
 80115ea:	2339      	movs	r3, #57	; 0x39
 80115ec:	f88b 3000 	strb.w	r3, [fp]
 80115f0:	462b      	mov	r3, r5
 80115f2:	461d      	mov	r5, r3
 80115f4:	3b01      	subs	r3, #1
 80115f6:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 80115fa:	2a39      	cmp	r2, #57	; 0x39
 80115fc:	d071      	beq.n	80116e2 <_dtoa_r+0xb9a>
 80115fe:	3201      	adds	r2, #1
 8011600:	701a      	strb	r2, [r3, #0]
 8011602:	e746      	b.n	8011492 <_dtoa_r+0x94a>
 8011604:	2a00      	cmp	r2, #0
 8011606:	dd07      	ble.n	8011618 <_dtoa_r+0xad0>
 8011608:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 801160c:	d0ed      	beq.n	80115ea <_dtoa_r+0xaa2>
 801160e:	f10a 0301 	add.w	r3, sl, #1
 8011612:	f88b 3000 	strb.w	r3, [fp]
 8011616:	e73c      	b.n	8011492 <_dtoa_r+0x94a>
 8011618:	9b05      	ldr	r3, [sp, #20]
 801161a:	f809 ac01 	strb.w	sl, [r9, #-1]
 801161e:	4599      	cmp	r9, r3
 8011620:	d047      	beq.n	80116b2 <_dtoa_r+0xb6a>
 8011622:	ee18 1a10 	vmov	r1, s16
 8011626:	2300      	movs	r3, #0
 8011628:	220a      	movs	r2, #10
 801162a:	4620      	mov	r0, r4
 801162c:	f000 fe88 	bl	8012340 <__multadd>
 8011630:	45b8      	cmp	r8, r7
 8011632:	ee08 0a10 	vmov	s16, r0
 8011636:	f04f 0300 	mov.w	r3, #0
 801163a:	f04f 020a 	mov.w	r2, #10
 801163e:	4641      	mov	r1, r8
 8011640:	4620      	mov	r0, r4
 8011642:	d106      	bne.n	8011652 <_dtoa_r+0xb0a>
 8011644:	f000 fe7c 	bl	8012340 <__multadd>
 8011648:	4680      	mov	r8, r0
 801164a:	4607      	mov	r7, r0
 801164c:	f109 0901 	add.w	r9, r9, #1
 8011650:	e772      	b.n	8011538 <_dtoa_r+0x9f0>
 8011652:	f000 fe75 	bl	8012340 <__multadd>
 8011656:	4639      	mov	r1, r7
 8011658:	4680      	mov	r8, r0
 801165a:	2300      	movs	r3, #0
 801165c:	220a      	movs	r2, #10
 801165e:	4620      	mov	r0, r4
 8011660:	f000 fe6e 	bl	8012340 <__multadd>
 8011664:	4607      	mov	r7, r0
 8011666:	e7f1      	b.n	801164c <_dtoa_r+0xb04>
 8011668:	9b03      	ldr	r3, [sp, #12]
 801166a:	9302      	str	r3, [sp, #8]
 801166c:	9d01      	ldr	r5, [sp, #4]
 801166e:	ee18 0a10 	vmov	r0, s16
 8011672:	4631      	mov	r1, r6
 8011674:	f7ff f9da 	bl	8010a2c <quorem>
 8011678:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 801167c:	9b01      	ldr	r3, [sp, #4]
 801167e:	f805 ab01 	strb.w	sl, [r5], #1
 8011682:	1aea      	subs	r2, r5, r3
 8011684:	9b02      	ldr	r3, [sp, #8]
 8011686:	4293      	cmp	r3, r2
 8011688:	dd09      	ble.n	801169e <_dtoa_r+0xb56>
 801168a:	ee18 1a10 	vmov	r1, s16
 801168e:	2300      	movs	r3, #0
 8011690:	220a      	movs	r2, #10
 8011692:	4620      	mov	r0, r4
 8011694:	f000 fe54 	bl	8012340 <__multadd>
 8011698:	ee08 0a10 	vmov	s16, r0
 801169c:	e7e7      	b.n	801166e <_dtoa_r+0xb26>
 801169e:	9b02      	ldr	r3, [sp, #8]
 80116a0:	2b00      	cmp	r3, #0
 80116a2:	bfc8      	it	gt
 80116a4:	461d      	movgt	r5, r3
 80116a6:	9b01      	ldr	r3, [sp, #4]
 80116a8:	bfd8      	it	le
 80116aa:	2501      	movle	r5, #1
 80116ac:	441d      	add	r5, r3
 80116ae:	f04f 0800 	mov.w	r8, #0
 80116b2:	ee18 1a10 	vmov	r1, s16
 80116b6:	2201      	movs	r2, #1
 80116b8:	4620      	mov	r0, r4
 80116ba:	f001 f83b 	bl	8012734 <__lshift>
 80116be:	4631      	mov	r1, r6
 80116c0:	ee08 0a10 	vmov	s16, r0
 80116c4:	f001 f8a6 	bl	8012814 <__mcmp>
 80116c8:	2800      	cmp	r0, #0
 80116ca:	dc91      	bgt.n	80115f0 <_dtoa_r+0xaa8>
 80116cc:	d102      	bne.n	80116d4 <_dtoa_r+0xb8c>
 80116ce:	f01a 0f01 	tst.w	sl, #1
 80116d2:	d18d      	bne.n	80115f0 <_dtoa_r+0xaa8>
 80116d4:	462b      	mov	r3, r5
 80116d6:	461d      	mov	r5, r3
 80116d8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80116dc:	2a30      	cmp	r2, #48	; 0x30
 80116de:	d0fa      	beq.n	80116d6 <_dtoa_r+0xb8e>
 80116e0:	e6d7      	b.n	8011492 <_dtoa_r+0x94a>
 80116e2:	9a01      	ldr	r2, [sp, #4]
 80116e4:	429a      	cmp	r2, r3
 80116e6:	d184      	bne.n	80115f2 <_dtoa_r+0xaaa>
 80116e8:	9b00      	ldr	r3, [sp, #0]
 80116ea:	3301      	adds	r3, #1
 80116ec:	9300      	str	r3, [sp, #0]
 80116ee:	2331      	movs	r3, #49	; 0x31
 80116f0:	7013      	strb	r3, [r2, #0]
 80116f2:	e6ce      	b.n	8011492 <_dtoa_r+0x94a>
 80116f4:	4b09      	ldr	r3, [pc, #36]	; (801171c <_dtoa_r+0xbd4>)
 80116f6:	f7ff ba95 	b.w	8010c24 <_dtoa_r+0xdc>
 80116fa:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80116fc:	2b00      	cmp	r3, #0
 80116fe:	f47f aa6e 	bne.w	8010bde <_dtoa_r+0x96>
 8011702:	4b07      	ldr	r3, [pc, #28]	; (8011720 <_dtoa_r+0xbd8>)
 8011704:	f7ff ba8e 	b.w	8010c24 <_dtoa_r+0xdc>
 8011708:	9b02      	ldr	r3, [sp, #8]
 801170a:	2b00      	cmp	r3, #0
 801170c:	dcae      	bgt.n	801166c <_dtoa_r+0xb24>
 801170e:	9b06      	ldr	r3, [sp, #24]
 8011710:	2b02      	cmp	r3, #2
 8011712:	f73f aea8 	bgt.w	8011466 <_dtoa_r+0x91e>
 8011716:	e7a9      	b.n	801166c <_dtoa_r+0xb24>
 8011718:	08014eb0 	.word	0x08014eb0
 801171c:	08014cb8 	.word	0x08014cb8
 8011720:	08014e31 	.word	0x08014e31

08011724 <__sflush_r>:
 8011724:	898a      	ldrh	r2, [r1, #12]
 8011726:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801172a:	4605      	mov	r5, r0
 801172c:	0710      	lsls	r0, r2, #28
 801172e:	460c      	mov	r4, r1
 8011730:	d458      	bmi.n	80117e4 <__sflush_r+0xc0>
 8011732:	684b      	ldr	r3, [r1, #4]
 8011734:	2b00      	cmp	r3, #0
 8011736:	dc05      	bgt.n	8011744 <__sflush_r+0x20>
 8011738:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 801173a:	2b00      	cmp	r3, #0
 801173c:	dc02      	bgt.n	8011744 <__sflush_r+0x20>
 801173e:	2000      	movs	r0, #0
 8011740:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011744:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8011746:	2e00      	cmp	r6, #0
 8011748:	d0f9      	beq.n	801173e <__sflush_r+0x1a>
 801174a:	2300      	movs	r3, #0
 801174c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8011750:	682f      	ldr	r7, [r5, #0]
 8011752:	602b      	str	r3, [r5, #0]
 8011754:	d032      	beq.n	80117bc <__sflush_r+0x98>
 8011756:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8011758:	89a3      	ldrh	r3, [r4, #12]
 801175a:	075a      	lsls	r2, r3, #29
 801175c:	d505      	bpl.n	801176a <__sflush_r+0x46>
 801175e:	6863      	ldr	r3, [r4, #4]
 8011760:	1ac0      	subs	r0, r0, r3
 8011762:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8011764:	b10b      	cbz	r3, 801176a <__sflush_r+0x46>
 8011766:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8011768:	1ac0      	subs	r0, r0, r3
 801176a:	2300      	movs	r3, #0
 801176c:	4602      	mov	r2, r0
 801176e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8011770:	6a21      	ldr	r1, [r4, #32]
 8011772:	4628      	mov	r0, r5
 8011774:	47b0      	blx	r6
 8011776:	1c43      	adds	r3, r0, #1
 8011778:	89a3      	ldrh	r3, [r4, #12]
 801177a:	d106      	bne.n	801178a <__sflush_r+0x66>
 801177c:	6829      	ldr	r1, [r5, #0]
 801177e:	291d      	cmp	r1, #29
 8011780:	d82c      	bhi.n	80117dc <__sflush_r+0xb8>
 8011782:	4a2a      	ldr	r2, [pc, #168]	; (801182c <__sflush_r+0x108>)
 8011784:	40ca      	lsrs	r2, r1
 8011786:	07d6      	lsls	r6, r2, #31
 8011788:	d528      	bpl.n	80117dc <__sflush_r+0xb8>
 801178a:	2200      	movs	r2, #0
 801178c:	6062      	str	r2, [r4, #4]
 801178e:	04d9      	lsls	r1, r3, #19
 8011790:	6922      	ldr	r2, [r4, #16]
 8011792:	6022      	str	r2, [r4, #0]
 8011794:	d504      	bpl.n	80117a0 <__sflush_r+0x7c>
 8011796:	1c42      	adds	r2, r0, #1
 8011798:	d101      	bne.n	801179e <__sflush_r+0x7a>
 801179a:	682b      	ldr	r3, [r5, #0]
 801179c:	b903      	cbnz	r3, 80117a0 <__sflush_r+0x7c>
 801179e:	6560      	str	r0, [r4, #84]	; 0x54
 80117a0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80117a2:	602f      	str	r7, [r5, #0]
 80117a4:	2900      	cmp	r1, #0
 80117a6:	d0ca      	beq.n	801173e <__sflush_r+0x1a>
 80117a8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80117ac:	4299      	cmp	r1, r3
 80117ae:	d002      	beq.n	80117b6 <__sflush_r+0x92>
 80117b0:	4628      	mov	r0, r5
 80117b2:	f001 fa3b 	bl	8012c2c <_free_r>
 80117b6:	2000      	movs	r0, #0
 80117b8:	6360      	str	r0, [r4, #52]	; 0x34
 80117ba:	e7c1      	b.n	8011740 <__sflush_r+0x1c>
 80117bc:	6a21      	ldr	r1, [r4, #32]
 80117be:	2301      	movs	r3, #1
 80117c0:	4628      	mov	r0, r5
 80117c2:	47b0      	blx	r6
 80117c4:	1c41      	adds	r1, r0, #1
 80117c6:	d1c7      	bne.n	8011758 <__sflush_r+0x34>
 80117c8:	682b      	ldr	r3, [r5, #0]
 80117ca:	2b00      	cmp	r3, #0
 80117cc:	d0c4      	beq.n	8011758 <__sflush_r+0x34>
 80117ce:	2b1d      	cmp	r3, #29
 80117d0:	d001      	beq.n	80117d6 <__sflush_r+0xb2>
 80117d2:	2b16      	cmp	r3, #22
 80117d4:	d101      	bne.n	80117da <__sflush_r+0xb6>
 80117d6:	602f      	str	r7, [r5, #0]
 80117d8:	e7b1      	b.n	801173e <__sflush_r+0x1a>
 80117da:	89a3      	ldrh	r3, [r4, #12]
 80117dc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80117e0:	81a3      	strh	r3, [r4, #12]
 80117e2:	e7ad      	b.n	8011740 <__sflush_r+0x1c>
 80117e4:	690f      	ldr	r7, [r1, #16]
 80117e6:	2f00      	cmp	r7, #0
 80117e8:	d0a9      	beq.n	801173e <__sflush_r+0x1a>
 80117ea:	0793      	lsls	r3, r2, #30
 80117ec:	680e      	ldr	r6, [r1, #0]
 80117ee:	bf08      	it	eq
 80117f0:	694b      	ldreq	r3, [r1, #20]
 80117f2:	600f      	str	r7, [r1, #0]
 80117f4:	bf18      	it	ne
 80117f6:	2300      	movne	r3, #0
 80117f8:	eba6 0807 	sub.w	r8, r6, r7
 80117fc:	608b      	str	r3, [r1, #8]
 80117fe:	f1b8 0f00 	cmp.w	r8, #0
 8011802:	dd9c      	ble.n	801173e <__sflush_r+0x1a>
 8011804:	6a21      	ldr	r1, [r4, #32]
 8011806:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8011808:	4643      	mov	r3, r8
 801180a:	463a      	mov	r2, r7
 801180c:	4628      	mov	r0, r5
 801180e:	47b0      	blx	r6
 8011810:	2800      	cmp	r0, #0
 8011812:	dc06      	bgt.n	8011822 <__sflush_r+0xfe>
 8011814:	89a3      	ldrh	r3, [r4, #12]
 8011816:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801181a:	81a3      	strh	r3, [r4, #12]
 801181c:	f04f 30ff 	mov.w	r0, #4294967295
 8011820:	e78e      	b.n	8011740 <__sflush_r+0x1c>
 8011822:	4407      	add	r7, r0
 8011824:	eba8 0800 	sub.w	r8, r8, r0
 8011828:	e7e9      	b.n	80117fe <__sflush_r+0xda>
 801182a:	bf00      	nop
 801182c:	20400001 	.word	0x20400001

08011830 <_fflush_r>:
 8011830:	b538      	push	{r3, r4, r5, lr}
 8011832:	690b      	ldr	r3, [r1, #16]
 8011834:	4605      	mov	r5, r0
 8011836:	460c      	mov	r4, r1
 8011838:	b913      	cbnz	r3, 8011840 <_fflush_r+0x10>
 801183a:	2500      	movs	r5, #0
 801183c:	4628      	mov	r0, r5
 801183e:	bd38      	pop	{r3, r4, r5, pc}
 8011840:	b118      	cbz	r0, 801184a <_fflush_r+0x1a>
 8011842:	6983      	ldr	r3, [r0, #24]
 8011844:	b90b      	cbnz	r3, 801184a <_fflush_r+0x1a>
 8011846:	f000 f887 	bl	8011958 <__sinit>
 801184a:	4b14      	ldr	r3, [pc, #80]	; (801189c <_fflush_r+0x6c>)
 801184c:	429c      	cmp	r4, r3
 801184e:	d11b      	bne.n	8011888 <_fflush_r+0x58>
 8011850:	686c      	ldr	r4, [r5, #4]
 8011852:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8011856:	2b00      	cmp	r3, #0
 8011858:	d0ef      	beq.n	801183a <_fflush_r+0xa>
 801185a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 801185c:	07d0      	lsls	r0, r2, #31
 801185e:	d404      	bmi.n	801186a <_fflush_r+0x3a>
 8011860:	0599      	lsls	r1, r3, #22
 8011862:	d402      	bmi.n	801186a <_fflush_r+0x3a>
 8011864:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8011866:	f000 fc88 	bl	801217a <__retarget_lock_acquire_recursive>
 801186a:	4628      	mov	r0, r5
 801186c:	4621      	mov	r1, r4
 801186e:	f7ff ff59 	bl	8011724 <__sflush_r>
 8011872:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8011874:	07da      	lsls	r2, r3, #31
 8011876:	4605      	mov	r5, r0
 8011878:	d4e0      	bmi.n	801183c <_fflush_r+0xc>
 801187a:	89a3      	ldrh	r3, [r4, #12]
 801187c:	059b      	lsls	r3, r3, #22
 801187e:	d4dd      	bmi.n	801183c <_fflush_r+0xc>
 8011880:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8011882:	f000 fc7b 	bl	801217c <__retarget_lock_release_recursive>
 8011886:	e7d9      	b.n	801183c <_fflush_r+0xc>
 8011888:	4b05      	ldr	r3, [pc, #20]	; (80118a0 <_fflush_r+0x70>)
 801188a:	429c      	cmp	r4, r3
 801188c:	d101      	bne.n	8011892 <_fflush_r+0x62>
 801188e:	68ac      	ldr	r4, [r5, #8]
 8011890:	e7df      	b.n	8011852 <_fflush_r+0x22>
 8011892:	4b04      	ldr	r3, [pc, #16]	; (80118a4 <_fflush_r+0x74>)
 8011894:	429c      	cmp	r4, r3
 8011896:	bf08      	it	eq
 8011898:	68ec      	ldreq	r4, [r5, #12]
 801189a:	e7da      	b.n	8011852 <_fflush_r+0x22>
 801189c:	08014ee4 	.word	0x08014ee4
 80118a0:	08014f04 	.word	0x08014f04
 80118a4:	08014ec4 	.word	0x08014ec4

080118a8 <std>:
 80118a8:	2300      	movs	r3, #0
 80118aa:	b510      	push	{r4, lr}
 80118ac:	4604      	mov	r4, r0
 80118ae:	e9c0 3300 	strd	r3, r3, [r0]
 80118b2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80118b6:	6083      	str	r3, [r0, #8]
 80118b8:	8181      	strh	r1, [r0, #12]
 80118ba:	6643      	str	r3, [r0, #100]	; 0x64
 80118bc:	81c2      	strh	r2, [r0, #14]
 80118be:	6183      	str	r3, [r0, #24]
 80118c0:	4619      	mov	r1, r3
 80118c2:	2208      	movs	r2, #8
 80118c4:	305c      	adds	r0, #92	; 0x5c
 80118c6:	f7fd fc37 	bl	800f138 <memset>
 80118ca:	4b05      	ldr	r3, [pc, #20]	; (80118e0 <std+0x38>)
 80118cc:	6263      	str	r3, [r4, #36]	; 0x24
 80118ce:	4b05      	ldr	r3, [pc, #20]	; (80118e4 <std+0x3c>)
 80118d0:	62a3      	str	r3, [r4, #40]	; 0x28
 80118d2:	4b05      	ldr	r3, [pc, #20]	; (80118e8 <std+0x40>)
 80118d4:	62e3      	str	r3, [r4, #44]	; 0x2c
 80118d6:	4b05      	ldr	r3, [pc, #20]	; (80118ec <std+0x44>)
 80118d8:	6224      	str	r4, [r4, #32]
 80118da:	6323      	str	r3, [r4, #48]	; 0x30
 80118dc:	bd10      	pop	{r4, pc}
 80118de:	bf00      	nop
 80118e0:	080130dd 	.word	0x080130dd
 80118e4:	080130ff 	.word	0x080130ff
 80118e8:	08013137 	.word	0x08013137
 80118ec:	0801315b 	.word	0x0801315b

080118f0 <_cleanup_r>:
 80118f0:	4901      	ldr	r1, [pc, #4]	; (80118f8 <_cleanup_r+0x8>)
 80118f2:	f000 b8af 	b.w	8011a54 <_fwalk_reent>
 80118f6:	bf00      	nop
 80118f8:	08011831 	.word	0x08011831

080118fc <__sfmoreglue>:
 80118fc:	b570      	push	{r4, r5, r6, lr}
 80118fe:	2268      	movs	r2, #104	; 0x68
 8011900:	1e4d      	subs	r5, r1, #1
 8011902:	4355      	muls	r5, r2
 8011904:	460e      	mov	r6, r1
 8011906:	f105 0174 	add.w	r1, r5, #116	; 0x74
 801190a:	f001 f9fb 	bl	8012d04 <_malloc_r>
 801190e:	4604      	mov	r4, r0
 8011910:	b140      	cbz	r0, 8011924 <__sfmoreglue+0x28>
 8011912:	2100      	movs	r1, #0
 8011914:	e9c0 1600 	strd	r1, r6, [r0]
 8011918:	300c      	adds	r0, #12
 801191a:	60a0      	str	r0, [r4, #8]
 801191c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8011920:	f7fd fc0a 	bl	800f138 <memset>
 8011924:	4620      	mov	r0, r4
 8011926:	bd70      	pop	{r4, r5, r6, pc}

08011928 <__sfp_lock_acquire>:
 8011928:	4801      	ldr	r0, [pc, #4]	; (8011930 <__sfp_lock_acquire+0x8>)
 801192a:	f000 bc26 	b.w	801217a <__retarget_lock_acquire_recursive>
 801192e:	bf00      	nop
 8011930:	200051e5 	.word	0x200051e5

08011934 <__sfp_lock_release>:
 8011934:	4801      	ldr	r0, [pc, #4]	; (801193c <__sfp_lock_release+0x8>)
 8011936:	f000 bc21 	b.w	801217c <__retarget_lock_release_recursive>
 801193a:	bf00      	nop
 801193c:	200051e5 	.word	0x200051e5

08011940 <__sinit_lock_acquire>:
 8011940:	4801      	ldr	r0, [pc, #4]	; (8011948 <__sinit_lock_acquire+0x8>)
 8011942:	f000 bc1a 	b.w	801217a <__retarget_lock_acquire_recursive>
 8011946:	bf00      	nop
 8011948:	200051e6 	.word	0x200051e6

0801194c <__sinit_lock_release>:
 801194c:	4801      	ldr	r0, [pc, #4]	; (8011954 <__sinit_lock_release+0x8>)
 801194e:	f000 bc15 	b.w	801217c <__retarget_lock_release_recursive>
 8011952:	bf00      	nop
 8011954:	200051e6 	.word	0x200051e6

08011958 <__sinit>:
 8011958:	b510      	push	{r4, lr}
 801195a:	4604      	mov	r4, r0
 801195c:	f7ff fff0 	bl	8011940 <__sinit_lock_acquire>
 8011960:	69a3      	ldr	r3, [r4, #24]
 8011962:	b11b      	cbz	r3, 801196c <__sinit+0x14>
 8011964:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8011968:	f7ff bff0 	b.w	801194c <__sinit_lock_release>
 801196c:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8011970:	6523      	str	r3, [r4, #80]	; 0x50
 8011972:	4b13      	ldr	r3, [pc, #76]	; (80119c0 <__sinit+0x68>)
 8011974:	4a13      	ldr	r2, [pc, #76]	; (80119c4 <__sinit+0x6c>)
 8011976:	681b      	ldr	r3, [r3, #0]
 8011978:	62a2      	str	r2, [r4, #40]	; 0x28
 801197a:	42a3      	cmp	r3, r4
 801197c:	bf04      	itt	eq
 801197e:	2301      	moveq	r3, #1
 8011980:	61a3      	streq	r3, [r4, #24]
 8011982:	4620      	mov	r0, r4
 8011984:	f000 f820 	bl	80119c8 <__sfp>
 8011988:	6060      	str	r0, [r4, #4]
 801198a:	4620      	mov	r0, r4
 801198c:	f000 f81c 	bl	80119c8 <__sfp>
 8011990:	60a0      	str	r0, [r4, #8]
 8011992:	4620      	mov	r0, r4
 8011994:	f000 f818 	bl	80119c8 <__sfp>
 8011998:	2200      	movs	r2, #0
 801199a:	60e0      	str	r0, [r4, #12]
 801199c:	2104      	movs	r1, #4
 801199e:	6860      	ldr	r0, [r4, #4]
 80119a0:	f7ff ff82 	bl	80118a8 <std>
 80119a4:	68a0      	ldr	r0, [r4, #8]
 80119a6:	2201      	movs	r2, #1
 80119a8:	2109      	movs	r1, #9
 80119aa:	f7ff ff7d 	bl	80118a8 <std>
 80119ae:	68e0      	ldr	r0, [r4, #12]
 80119b0:	2202      	movs	r2, #2
 80119b2:	2112      	movs	r1, #18
 80119b4:	f7ff ff78 	bl	80118a8 <std>
 80119b8:	2301      	movs	r3, #1
 80119ba:	61a3      	str	r3, [r4, #24]
 80119bc:	e7d2      	b.n	8011964 <__sinit+0xc>
 80119be:	bf00      	nop
 80119c0:	08014ca4 	.word	0x08014ca4
 80119c4:	080118f1 	.word	0x080118f1

080119c8 <__sfp>:
 80119c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80119ca:	4607      	mov	r7, r0
 80119cc:	f7ff ffac 	bl	8011928 <__sfp_lock_acquire>
 80119d0:	4b1e      	ldr	r3, [pc, #120]	; (8011a4c <__sfp+0x84>)
 80119d2:	681e      	ldr	r6, [r3, #0]
 80119d4:	69b3      	ldr	r3, [r6, #24]
 80119d6:	b913      	cbnz	r3, 80119de <__sfp+0x16>
 80119d8:	4630      	mov	r0, r6
 80119da:	f7ff ffbd 	bl	8011958 <__sinit>
 80119de:	3648      	adds	r6, #72	; 0x48
 80119e0:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80119e4:	3b01      	subs	r3, #1
 80119e6:	d503      	bpl.n	80119f0 <__sfp+0x28>
 80119e8:	6833      	ldr	r3, [r6, #0]
 80119ea:	b30b      	cbz	r3, 8011a30 <__sfp+0x68>
 80119ec:	6836      	ldr	r6, [r6, #0]
 80119ee:	e7f7      	b.n	80119e0 <__sfp+0x18>
 80119f0:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80119f4:	b9d5      	cbnz	r5, 8011a2c <__sfp+0x64>
 80119f6:	4b16      	ldr	r3, [pc, #88]	; (8011a50 <__sfp+0x88>)
 80119f8:	60e3      	str	r3, [r4, #12]
 80119fa:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80119fe:	6665      	str	r5, [r4, #100]	; 0x64
 8011a00:	f000 fbba 	bl	8012178 <__retarget_lock_init_recursive>
 8011a04:	f7ff ff96 	bl	8011934 <__sfp_lock_release>
 8011a08:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8011a0c:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8011a10:	6025      	str	r5, [r4, #0]
 8011a12:	61a5      	str	r5, [r4, #24]
 8011a14:	2208      	movs	r2, #8
 8011a16:	4629      	mov	r1, r5
 8011a18:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8011a1c:	f7fd fb8c 	bl	800f138 <memset>
 8011a20:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8011a24:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8011a28:	4620      	mov	r0, r4
 8011a2a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8011a2c:	3468      	adds	r4, #104	; 0x68
 8011a2e:	e7d9      	b.n	80119e4 <__sfp+0x1c>
 8011a30:	2104      	movs	r1, #4
 8011a32:	4638      	mov	r0, r7
 8011a34:	f7ff ff62 	bl	80118fc <__sfmoreglue>
 8011a38:	4604      	mov	r4, r0
 8011a3a:	6030      	str	r0, [r6, #0]
 8011a3c:	2800      	cmp	r0, #0
 8011a3e:	d1d5      	bne.n	80119ec <__sfp+0x24>
 8011a40:	f7ff ff78 	bl	8011934 <__sfp_lock_release>
 8011a44:	230c      	movs	r3, #12
 8011a46:	603b      	str	r3, [r7, #0]
 8011a48:	e7ee      	b.n	8011a28 <__sfp+0x60>
 8011a4a:	bf00      	nop
 8011a4c:	08014ca4 	.word	0x08014ca4
 8011a50:	ffff0001 	.word	0xffff0001

08011a54 <_fwalk_reent>:
 8011a54:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8011a58:	4606      	mov	r6, r0
 8011a5a:	4688      	mov	r8, r1
 8011a5c:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8011a60:	2700      	movs	r7, #0
 8011a62:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8011a66:	f1b9 0901 	subs.w	r9, r9, #1
 8011a6a:	d505      	bpl.n	8011a78 <_fwalk_reent+0x24>
 8011a6c:	6824      	ldr	r4, [r4, #0]
 8011a6e:	2c00      	cmp	r4, #0
 8011a70:	d1f7      	bne.n	8011a62 <_fwalk_reent+0xe>
 8011a72:	4638      	mov	r0, r7
 8011a74:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8011a78:	89ab      	ldrh	r3, [r5, #12]
 8011a7a:	2b01      	cmp	r3, #1
 8011a7c:	d907      	bls.n	8011a8e <_fwalk_reent+0x3a>
 8011a7e:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8011a82:	3301      	adds	r3, #1
 8011a84:	d003      	beq.n	8011a8e <_fwalk_reent+0x3a>
 8011a86:	4629      	mov	r1, r5
 8011a88:	4630      	mov	r0, r6
 8011a8a:	47c0      	blx	r8
 8011a8c:	4307      	orrs	r7, r0
 8011a8e:	3568      	adds	r5, #104	; 0x68
 8011a90:	e7e9      	b.n	8011a66 <_fwalk_reent+0x12>

08011a92 <rshift>:
 8011a92:	6903      	ldr	r3, [r0, #16]
 8011a94:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8011a98:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8011a9c:	ea4f 1261 	mov.w	r2, r1, asr #5
 8011aa0:	f100 0414 	add.w	r4, r0, #20
 8011aa4:	dd45      	ble.n	8011b32 <rshift+0xa0>
 8011aa6:	f011 011f 	ands.w	r1, r1, #31
 8011aaa:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8011aae:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8011ab2:	d10c      	bne.n	8011ace <rshift+0x3c>
 8011ab4:	f100 0710 	add.w	r7, r0, #16
 8011ab8:	4629      	mov	r1, r5
 8011aba:	42b1      	cmp	r1, r6
 8011abc:	d334      	bcc.n	8011b28 <rshift+0x96>
 8011abe:	1a9b      	subs	r3, r3, r2
 8011ac0:	009b      	lsls	r3, r3, #2
 8011ac2:	1eea      	subs	r2, r5, #3
 8011ac4:	4296      	cmp	r6, r2
 8011ac6:	bf38      	it	cc
 8011ac8:	2300      	movcc	r3, #0
 8011aca:	4423      	add	r3, r4
 8011acc:	e015      	b.n	8011afa <rshift+0x68>
 8011ace:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8011ad2:	f1c1 0820 	rsb	r8, r1, #32
 8011ad6:	40cf      	lsrs	r7, r1
 8011ad8:	f105 0e04 	add.w	lr, r5, #4
 8011adc:	46a1      	mov	r9, r4
 8011ade:	4576      	cmp	r6, lr
 8011ae0:	46f4      	mov	ip, lr
 8011ae2:	d815      	bhi.n	8011b10 <rshift+0x7e>
 8011ae4:	1a9a      	subs	r2, r3, r2
 8011ae6:	0092      	lsls	r2, r2, #2
 8011ae8:	3a04      	subs	r2, #4
 8011aea:	3501      	adds	r5, #1
 8011aec:	42ae      	cmp	r6, r5
 8011aee:	bf38      	it	cc
 8011af0:	2200      	movcc	r2, #0
 8011af2:	18a3      	adds	r3, r4, r2
 8011af4:	50a7      	str	r7, [r4, r2]
 8011af6:	b107      	cbz	r7, 8011afa <rshift+0x68>
 8011af8:	3304      	adds	r3, #4
 8011afa:	1b1a      	subs	r2, r3, r4
 8011afc:	42a3      	cmp	r3, r4
 8011afe:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8011b02:	bf08      	it	eq
 8011b04:	2300      	moveq	r3, #0
 8011b06:	6102      	str	r2, [r0, #16]
 8011b08:	bf08      	it	eq
 8011b0a:	6143      	streq	r3, [r0, #20]
 8011b0c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8011b10:	f8dc c000 	ldr.w	ip, [ip]
 8011b14:	fa0c fc08 	lsl.w	ip, ip, r8
 8011b18:	ea4c 0707 	orr.w	r7, ip, r7
 8011b1c:	f849 7b04 	str.w	r7, [r9], #4
 8011b20:	f85e 7b04 	ldr.w	r7, [lr], #4
 8011b24:	40cf      	lsrs	r7, r1
 8011b26:	e7da      	b.n	8011ade <rshift+0x4c>
 8011b28:	f851 cb04 	ldr.w	ip, [r1], #4
 8011b2c:	f847 cf04 	str.w	ip, [r7, #4]!
 8011b30:	e7c3      	b.n	8011aba <rshift+0x28>
 8011b32:	4623      	mov	r3, r4
 8011b34:	e7e1      	b.n	8011afa <rshift+0x68>

08011b36 <__hexdig_fun>:
 8011b36:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8011b3a:	2b09      	cmp	r3, #9
 8011b3c:	d802      	bhi.n	8011b44 <__hexdig_fun+0xe>
 8011b3e:	3820      	subs	r0, #32
 8011b40:	b2c0      	uxtb	r0, r0
 8011b42:	4770      	bx	lr
 8011b44:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 8011b48:	2b05      	cmp	r3, #5
 8011b4a:	d801      	bhi.n	8011b50 <__hexdig_fun+0x1a>
 8011b4c:	3847      	subs	r0, #71	; 0x47
 8011b4e:	e7f7      	b.n	8011b40 <__hexdig_fun+0xa>
 8011b50:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 8011b54:	2b05      	cmp	r3, #5
 8011b56:	d801      	bhi.n	8011b5c <__hexdig_fun+0x26>
 8011b58:	3827      	subs	r0, #39	; 0x27
 8011b5a:	e7f1      	b.n	8011b40 <__hexdig_fun+0xa>
 8011b5c:	2000      	movs	r0, #0
 8011b5e:	4770      	bx	lr

08011b60 <__gethex>:
 8011b60:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011b64:	ed2d 8b02 	vpush	{d8}
 8011b68:	b089      	sub	sp, #36	; 0x24
 8011b6a:	ee08 0a10 	vmov	s16, r0
 8011b6e:	9304      	str	r3, [sp, #16]
 8011b70:	4bb4      	ldr	r3, [pc, #720]	; (8011e44 <__gethex+0x2e4>)
 8011b72:	681b      	ldr	r3, [r3, #0]
 8011b74:	9301      	str	r3, [sp, #4]
 8011b76:	4618      	mov	r0, r3
 8011b78:	468b      	mov	fp, r1
 8011b7a:	4690      	mov	r8, r2
 8011b7c:	f7ee fb50 	bl	8000220 <strlen>
 8011b80:	9b01      	ldr	r3, [sp, #4]
 8011b82:	f8db 2000 	ldr.w	r2, [fp]
 8011b86:	4403      	add	r3, r0
 8011b88:	4682      	mov	sl, r0
 8011b8a:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 8011b8e:	9305      	str	r3, [sp, #20]
 8011b90:	1c93      	adds	r3, r2, #2
 8011b92:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 8011b96:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 8011b9a:	32fe      	adds	r2, #254	; 0xfe
 8011b9c:	18d1      	adds	r1, r2, r3
 8011b9e:	461f      	mov	r7, r3
 8011ba0:	f813 0b01 	ldrb.w	r0, [r3], #1
 8011ba4:	9100      	str	r1, [sp, #0]
 8011ba6:	2830      	cmp	r0, #48	; 0x30
 8011ba8:	d0f8      	beq.n	8011b9c <__gethex+0x3c>
 8011baa:	f7ff ffc4 	bl	8011b36 <__hexdig_fun>
 8011bae:	4604      	mov	r4, r0
 8011bb0:	2800      	cmp	r0, #0
 8011bb2:	d13a      	bne.n	8011c2a <__gethex+0xca>
 8011bb4:	9901      	ldr	r1, [sp, #4]
 8011bb6:	4652      	mov	r2, sl
 8011bb8:	4638      	mov	r0, r7
 8011bba:	f001 fad2 	bl	8013162 <strncmp>
 8011bbe:	4605      	mov	r5, r0
 8011bc0:	2800      	cmp	r0, #0
 8011bc2:	d168      	bne.n	8011c96 <__gethex+0x136>
 8011bc4:	f817 000a 	ldrb.w	r0, [r7, sl]
 8011bc8:	eb07 060a 	add.w	r6, r7, sl
 8011bcc:	f7ff ffb3 	bl	8011b36 <__hexdig_fun>
 8011bd0:	2800      	cmp	r0, #0
 8011bd2:	d062      	beq.n	8011c9a <__gethex+0x13a>
 8011bd4:	4633      	mov	r3, r6
 8011bd6:	7818      	ldrb	r0, [r3, #0]
 8011bd8:	2830      	cmp	r0, #48	; 0x30
 8011bda:	461f      	mov	r7, r3
 8011bdc:	f103 0301 	add.w	r3, r3, #1
 8011be0:	d0f9      	beq.n	8011bd6 <__gethex+0x76>
 8011be2:	f7ff ffa8 	bl	8011b36 <__hexdig_fun>
 8011be6:	2301      	movs	r3, #1
 8011be8:	fab0 f480 	clz	r4, r0
 8011bec:	0964      	lsrs	r4, r4, #5
 8011bee:	4635      	mov	r5, r6
 8011bf0:	9300      	str	r3, [sp, #0]
 8011bf2:	463a      	mov	r2, r7
 8011bf4:	4616      	mov	r6, r2
 8011bf6:	3201      	adds	r2, #1
 8011bf8:	7830      	ldrb	r0, [r6, #0]
 8011bfa:	f7ff ff9c 	bl	8011b36 <__hexdig_fun>
 8011bfe:	2800      	cmp	r0, #0
 8011c00:	d1f8      	bne.n	8011bf4 <__gethex+0x94>
 8011c02:	9901      	ldr	r1, [sp, #4]
 8011c04:	4652      	mov	r2, sl
 8011c06:	4630      	mov	r0, r6
 8011c08:	f001 faab 	bl	8013162 <strncmp>
 8011c0c:	b980      	cbnz	r0, 8011c30 <__gethex+0xd0>
 8011c0e:	b94d      	cbnz	r5, 8011c24 <__gethex+0xc4>
 8011c10:	eb06 050a 	add.w	r5, r6, sl
 8011c14:	462a      	mov	r2, r5
 8011c16:	4616      	mov	r6, r2
 8011c18:	3201      	adds	r2, #1
 8011c1a:	7830      	ldrb	r0, [r6, #0]
 8011c1c:	f7ff ff8b 	bl	8011b36 <__hexdig_fun>
 8011c20:	2800      	cmp	r0, #0
 8011c22:	d1f8      	bne.n	8011c16 <__gethex+0xb6>
 8011c24:	1bad      	subs	r5, r5, r6
 8011c26:	00ad      	lsls	r5, r5, #2
 8011c28:	e004      	b.n	8011c34 <__gethex+0xd4>
 8011c2a:	2400      	movs	r4, #0
 8011c2c:	4625      	mov	r5, r4
 8011c2e:	e7e0      	b.n	8011bf2 <__gethex+0x92>
 8011c30:	2d00      	cmp	r5, #0
 8011c32:	d1f7      	bne.n	8011c24 <__gethex+0xc4>
 8011c34:	7833      	ldrb	r3, [r6, #0]
 8011c36:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8011c3a:	2b50      	cmp	r3, #80	; 0x50
 8011c3c:	d13b      	bne.n	8011cb6 <__gethex+0x156>
 8011c3e:	7873      	ldrb	r3, [r6, #1]
 8011c40:	2b2b      	cmp	r3, #43	; 0x2b
 8011c42:	d02c      	beq.n	8011c9e <__gethex+0x13e>
 8011c44:	2b2d      	cmp	r3, #45	; 0x2d
 8011c46:	d02e      	beq.n	8011ca6 <__gethex+0x146>
 8011c48:	1c71      	adds	r1, r6, #1
 8011c4a:	f04f 0900 	mov.w	r9, #0
 8011c4e:	7808      	ldrb	r0, [r1, #0]
 8011c50:	f7ff ff71 	bl	8011b36 <__hexdig_fun>
 8011c54:	1e43      	subs	r3, r0, #1
 8011c56:	b2db      	uxtb	r3, r3
 8011c58:	2b18      	cmp	r3, #24
 8011c5a:	d82c      	bhi.n	8011cb6 <__gethex+0x156>
 8011c5c:	f1a0 0210 	sub.w	r2, r0, #16
 8011c60:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8011c64:	f7ff ff67 	bl	8011b36 <__hexdig_fun>
 8011c68:	1e43      	subs	r3, r0, #1
 8011c6a:	b2db      	uxtb	r3, r3
 8011c6c:	2b18      	cmp	r3, #24
 8011c6e:	d91d      	bls.n	8011cac <__gethex+0x14c>
 8011c70:	f1b9 0f00 	cmp.w	r9, #0
 8011c74:	d000      	beq.n	8011c78 <__gethex+0x118>
 8011c76:	4252      	negs	r2, r2
 8011c78:	4415      	add	r5, r2
 8011c7a:	f8cb 1000 	str.w	r1, [fp]
 8011c7e:	b1e4      	cbz	r4, 8011cba <__gethex+0x15a>
 8011c80:	9b00      	ldr	r3, [sp, #0]
 8011c82:	2b00      	cmp	r3, #0
 8011c84:	bf14      	ite	ne
 8011c86:	2700      	movne	r7, #0
 8011c88:	2706      	moveq	r7, #6
 8011c8a:	4638      	mov	r0, r7
 8011c8c:	b009      	add	sp, #36	; 0x24
 8011c8e:	ecbd 8b02 	vpop	{d8}
 8011c92:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011c96:	463e      	mov	r6, r7
 8011c98:	4625      	mov	r5, r4
 8011c9a:	2401      	movs	r4, #1
 8011c9c:	e7ca      	b.n	8011c34 <__gethex+0xd4>
 8011c9e:	f04f 0900 	mov.w	r9, #0
 8011ca2:	1cb1      	adds	r1, r6, #2
 8011ca4:	e7d3      	b.n	8011c4e <__gethex+0xee>
 8011ca6:	f04f 0901 	mov.w	r9, #1
 8011caa:	e7fa      	b.n	8011ca2 <__gethex+0x142>
 8011cac:	230a      	movs	r3, #10
 8011cae:	fb03 0202 	mla	r2, r3, r2, r0
 8011cb2:	3a10      	subs	r2, #16
 8011cb4:	e7d4      	b.n	8011c60 <__gethex+0x100>
 8011cb6:	4631      	mov	r1, r6
 8011cb8:	e7df      	b.n	8011c7a <__gethex+0x11a>
 8011cba:	1bf3      	subs	r3, r6, r7
 8011cbc:	3b01      	subs	r3, #1
 8011cbe:	4621      	mov	r1, r4
 8011cc0:	2b07      	cmp	r3, #7
 8011cc2:	dc0b      	bgt.n	8011cdc <__gethex+0x17c>
 8011cc4:	ee18 0a10 	vmov	r0, s16
 8011cc8:	f000 fad8 	bl	801227c <_Balloc>
 8011ccc:	4604      	mov	r4, r0
 8011cce:	b940      	cbnz	r0, 8011ce2 <__gethex+0x182>
 8011cd0:	4b5d      	ldr	r3, [pc, #372]	; (8011e48 <__gethex+0x2e8>)
 8011cd2:	4602      	mov	r2, r0
 8011cd4:	21de      	movs	r1, #222	; 0xde
 8011cd6:	485d      	ldr	r0, [pc, #372]	; (8011e4c <__gethex+0x2ec>)
 8011cd8:	f001 fa76 	bl	80131c8 <__assert_func>
 8011cdc:	3101      	adds	r1, #1
 8011cde:	105b      	asrs	r3, r3, #1
 8011ce0:	e7ee      	b.n	8011cc0 <__gethex+0x160>
 8011ce2:	f100 0914 	add.w	r9, r0, #20
 8011ce6:	f04f 0b00 	mov.w	fp, #0
 8011cea:	f1ca 0301 	rsb	r3, sl, #1
 8011cee:	f8cd 9008 	str.w	r9, [sp, #8]
 8011cf2:	f8cd b000 	str.w	fp, [sp]
 8011cf6:	9306      	str	r3, [sp, #24]
 8011cf8:	42b7      	cmp	r7, r6
 8011cfa:	d340      	bcc.n	8011d7e <__gethex+0x21e>
 8011cfc:	9802      	ldr	r0, [sp, #8]
 8011cfe:	9b00      	ldr	r3, [sp, #0]
 8011d00:	f840 3b04 	str.w	r3, [r0], #4
 8011d04:	eba0 0009 	sub.w	r0, r0, r9
 8011d08:	1080      	asrs	r0, r0, #2
 8011d0a:	0146      	lsls	r6, r0, #5
 8011d0c:	6120      	str	r0, [r4, #16]
 8011d0e:	4618      	mov	r0, r3
 8011d10:	f000 fba6 	bl	8012460 <__hi0bits>
 8011d14:	1a30      	subs	r0, r6, r0
 8011d16:	f8d8 6000 	ldr.w	r6, [r8]
 8011d1a:	42b0      	cmp	r0, r6
 8011d1c:	dd63      	ble.n	8011de6 <__gethex+0x286>
 8011d1e:	1b87      	subs	r7, r0, r6
 8011d20:	4639      	mov	r1, r7
 8011d22:	4620      	mov	r0, r4
 8011d24:	f000 ff4a 	bl	8012bbc <__any_on>
 8011d28:	4682      	mov	sl, r0
 8011d2a:	b1a8      	cbz	r0, 8011d58 <__gethex+0x1f8>
 8011d2c:	1e7b      	subs	r3, r7, #1
 8011d2e:	1159      	asrs	r1, r3, #5
 8011d30:	f003 021f 	and.w	r2, r3, #31
 8011d34:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 8011d38:	f04f 0a01 	mov.w	sl, #1
 8011d3c:	fa0a f202 	lsl.w	r2, sl, r2
 8011d40:	420a      	tst	r2, r1
 8011d42:	d009      	beq.n	8011d58 <__gethex+0x1f8>
 8011d44:	4553      	cmp	r3, sl
 8011d46:	dd05      	ble.n	8011d54 <__gethex+0x1f4>
 8011d48:	1eb9      	subs	r1, r7, #2
 8011d4a:	4620      	mov	r0, r4
 8011d4c:	f000 ff36 	bl	8012bbc <__any_on>
 8011d50:	2800      	cmp	r0, #0
 8011d52:	d145      	bne.n	8011de0 <__gethex+0x280>
 8011d54:	f04f 0a02 	mov.w	sl, #2
 8011d58:	4639      	mov	r1, r7
 8011d5a:	4620      	mov	r0, r4
 8011d5c:	f7ff fe99 	bl	8011a92 <rshift>
 8011d60:	443d      	add	r5, r7
 8011d62:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8011d66:	42ab      	cmp	r3, r5
 8011d68:	da4c      	bge.n	8011e04 <__gethex+0x2a4>
 8011d6a:	ee18 0a10 	vmov	r0, s16
 8011d6e:	4621      	mov	r1, r4
 8011d70:	f000 fac4 	bl	80122fc <_Bfree>
 8011d74:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8011d76:	2300      	movs	r3, #0
 8011d78:	6013      	str	r3, [r2, #0]
 8011d7a:	27a3      	movs	r7, #163	; 0xa3
 8011d7c:	e785      	b.n	8011c8a <__gethex+0x12a>
 8011d7e:	1e73      	subs	r3, r6, #1
 8011d80:	9a05      	ldr	r2, [sp, #20]
 8011d82:	9303      	str	r3, [sp, #12]
 8011d84:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8011d88:	4293      	cmp	r3, r2
 8011d8a:	d019      	beq.n	8011dc0 <__gethex+0x260>
 8011d8c:	f1bb 0f20 	cmp.w	fp, #32
 8011d90:	d107      	bne.n	8011da2 <__gethex+0x242>
 8011d92:	9b02      	ldr	r3, [sp, #8]
 8011d94:	9a00      	ldr	r2, [sp, #0]
 8011d96:	f843 2b04 	str.w	r2, [r3], #4
 8011d9a:	9302      	str	r3, [sp, #8]
 8011d9c:	2300      	movs	r3, #0
 8011d9e:	9300      	str	r3, [sp, #0]
 8011da0:	469b      	mov	fp, r3
 8011da2:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 8011da6:	f7ff fec6 	bl	8011b36 <__hexdig_fun>
 8011daa:	9b00      	ldr	r3, [sp, #0]
 8011dac:	f000 000f 	and.w	r0, r0, #15
 8011db0:	fa00 f00b 	lsl.w	r0, r0, fp
 8011db4:	4303      	orrs	r3, r0
 8011db6:	9300      	str	r3, [sp, #0]
 8011db8:	f10b 0b04 	add.w	fp, fp, #4
 8011dbc:	9b03      	ldr	r3, [sp, #12]
 8011dbe:	e00d      	b.n	8011ddc <__gethex+0x27c>
 8011dc0:	9b03      	ldr	r3, [sp, #12]
 8011dc2:	9a06      	ldr	r2, [sp, #24]
 8011dc4:	4413      	add	r3, r2
 8011dc6:	42bb      	cmp	r3, r7
 8011dc8:	d3e0      	bcc.n	8011d8c <__gethex+0x22c>
 8011dca:	4618      	mov	r0, r3
 8011dcc:	9901      	ldr	r1, [sp, #4]
 8011dce:	9307      	str	r3, [sp, #28]
 8011dd0:	4652      	mov	r2, sl
 8011dd2:	f001 f9c6 	bl	8013162 <strncmp>
 8011dd6:	9b07      	ldr	r3, [sp, #28]
 8011dd8:	2800      	cmp	r0, #0
 8011dda:	d1d7      	bne.n	8011d8c <__gethex+0x22c>
 8011ddc:	461e      	mov	r6, r3
 8011dde:	e78b      	b.n	8011cf8 <__gethex+0x198>
 8011de0:	f04f 0a03 	mov.w	sl, #3
 8011de4:	e7b8      	b.n	8011d58 <__gethex+0x1f8>
 8011de6:	da0a      	bge.n	8011dfe <__gethex+0x29e>
 8011de8:	1a37      	subs	r7, r6, r0
 8011dea:	4621      	mov	r1, r4
 8011dec:	ee18 0a10 	vmov	r0, s16
 8011df0:	463a      	mov	r2, r7
 8011df2:	f000 fc9f 	bl	8012734 <__lshift>
 8011df6:	1bed      	subs	r5, r5, r7
 8011df8:	4604      	mov	r4, r0
 8011dfa:	f100 0914 	add.w	r9, r0, #20
 8011dfe:	f04f 0a00 	mov.w	sl, #0
 8011e02:	e7ae      	b.n	8011d62 <__gethex+0x202>
 8011e04:	f8d8 0004 	ldr.w	r0, [r8, #4]
 8011e08:	42a8      	cmp	r0, r5
 8011e0a:	dd72      	ble.n	8011ef2 <__gethex+0x392>
 8011e0c:	1b45      	subs	r5, r0, r5
 8011e0e:	42ae      	cmp	r6, r5
 8011e10:	dc36      	bgt.n	8011e80 <__gethex+0x320>
 8011e12:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8011e16:	2b02      	cmp	r3, #2
 8011e18:	d02a      	beq.n	8011e70 <__gethex+0x310>
 8011e1a:	2b03      	cmp	r3, #3
 8011e1c:	d02c      	beq.n	8011e78 <__gethex+0x318>
 8011e1e:	2b01      	cmp	r3, #1
 8011e20:	d11c      	bne.n	8011e5c <__gethex+0x2fc>
 8011e22:	42ae      	cmp	r6, r5
 8011e24:	d11a      	bne.n	8011e5c <__gethex+0x2fc>
 8011e26:	2e01      	cmp	r6, #1
 8011e28:	d112      	bne.n	8011e50 <__gethex+0x2f0>
 8011e2a:	9a04      	ldr	r2, [sp, #16]
 8011e2c:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8011e30:	6013      	str	r3, [r2, #0]
 8011e32:	2301      	movs	r3, #1
 8011e34:	6123      	str	r3, [r4, #16]
 8011e36:	f8c9 3000 	str.w	r3, [r9]
 8011e3a:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8011e3c:	2762      	movs	r7, #98	; 0x62
 8011e3e:	601c      	str	r4, [r3, #0]
 8011e40:	e723      	b.n	8011c8a <__gethex+0x12a>
 8011e42:	bf00      	nop
 8011e44:	08014f8c 	.word	0x08014f8c
 8011e48:	08014eb0 	.word	0x08014eb0
 8011e4c:	08014f24 	.word	0x08014f24
 8011e50:	1e71      	subs	r1, r6, #1
 8011e52:	4620      	mov	r0, r4
 8011e54:	f000 feb2 	bl	8012bbc <__any_on>
 8011e58:	2800      	cmp	r0, #0
 8011e5a:	d1e6      	bne.n	8011e2a <__gethex+0x2ca>
 8011e5c:	ee18 0a10 	vmov	r0, s16
 8011e60:	4621      	mov	r1, r4
 8011e62:	f000 fa4b 	bl	80122fc <_Bfree>
 8011e66:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8011e68:	2300      	movs	r3, #0
 8011e6a:	6013      	str	r3, [r2, #0]
 8011e6c:	2750      	movs	r7, #80	; 0x50
 8011e6e:	e70c      	b.n	8011c8a <__gethex+0x12a>
 8011e70:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8011e72:	2b00      	cmp	r3, #0
 8011e74:	d1f2      	bne.n	8011e5c <__gethex+0x2fc>
 8011e76:	e7d8      	b.n	8011e2a <__gethex+0x2ca>
 8011e78:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8011e7a:	2b00      	cmp	r3, #0
 8011e7c:	d1d5      	bne.n	8011e2a <__gethex+0x2ca>
 8011e7e:	e7ed      	b.n	8011e5c <__gethex+0x2fc>
 8011e80:	1e6f      	subs	r7, r5, #1
 8011e82:	f1ba 0f00 	cmp.w	sl, #0
 8011e86:	d131      	bne.n	8011eec <__gethex+0x38c>
 8011e88:	b127      	cbz	r7, 8011e94 <__gethex+0x334>
 8011e8a:	4639      	mov	r1, r7
 8011e8c:	4620      	mov	r0, r4
 8011e8e:	f000 fe95 	bl	8012bbc <__any_on>
 8011e92:	4682      	mov	sl, r0
 8011e94:	117b      	asrs	r3, r7, #5
 8011e96:	2101      	movs	r1, #1
 8011e98:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 8011e9c:	f007 071f 	and.w	r7, r7, #31
 8011ea0:	fa01 f707 	lsl.w	r7, r1, r7
 8011ea4:	421f      	tst	r7, r3
 8011ea6:	4629      	mov	r1, r5
 8011ea8:	4620      	mov	r0, r4
 8011eaa:	bf18      	it	ne
 8011eac:	f04a 0a02 	orrne.w	sl, sl, #2
 8011eb0:	1b76      	subs	r6, r6, r5
 8011eb2:	f7ff fdee 	bl	8011a92 <rshift>
 8011eb6:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8011eba:	2702      	movs	r7, #2
 8011ebc:	f1ba 0f00 	cmp.w	sl, #0
 8011ec0:	d048      	beq.n	8011f54 <__gethex+0x3f4>
 8011ec2:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8011ec6:	2b02      	cmp	r3, #2
 8011ec8:	d015      	beq.n	8011ef6 <__gethex+0x396>
 8011eca:	2b03      	cmp	r3, #3
 8011ecc:	d017      	beq.n	8011efe <__gethex+0x39e>
 8011ece:	2b01      	cmp	r3, #1
 8011ed0:	d109      	bne.n	8011ee6 <__gethex+0x386>
 8011ed2:	f01a 0f02 	tst.w	sl, #2
 8011ed6:	d006      	beq.n	8011ee6 <__gethex+0x386>
 8011ed8:	f8d9 0000 	ldr.w	r0, [r9]
 8011edc:	ea4a 0a00 	orr.w	sl, sl, r0
 8011ee0:	f01a 0f01 	tst.w	sl, #1
 8011ee4:	d10e      	bne.n	8011f04 <__gethex+0x3a4>
 8011ee6:	f047 0710 	orr.w	r7, r7, #16
 8011eea:	e033      	b.n	8011f54 <__gethex+0x3f4>
 8011eec:	f04f 0a01 	mov.w	sl, #1
 8011ef0:	e7d0      	b.n	8011e94 <__gethex+0x334>
 8011ef2:	2701      	movs	r7, #1
 8011ef4:	e7e2      	b.n	8011ebc <__gethex+0x35c>
 8011ef6:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8011ef8:	f1c3 0301 	rsb	r3, r3, #1
 8011efc:	9315      	str	r3, [sp, #84]	; 0x54
 8011efe:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8011f00:	2b00      	cmp	r3, #0
 8011f02:	d0f0      	beq.n	8011ee6 <__gethex+0x386>
 8011f04:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8011f08:	f104 0314 	add.w	r3, r4, #20
 8011f0c:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8011f10:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8011f14:	f04f 0c00 	mov.w	ip, #0
 8011f18:	4618      	mov	r0, r3
 8011f1a:	f853 2b04 	ldr.w	r2, [r3], #4
 8011f1e:	f1b2 3fff 	cmp.w	r2, #4294967295
 8011f22:	d01c      	beq.n	8011f5e <__gethex+0x3fe>
 8011f24:	3201      	adds	r2, #1
 8011f26:	6002      	str	r2, [r0, #0]
 8011f28:	2f02      	cmp	r7, #2
 8011f2a:	f104 0314 	add.w	r3, r4, #20
 8011f2e:	d13f      	bne.n	8011fb0 <__gethex+0x450>
 8011f30:	f8d8 2000 	ldr.w	r2, [r8]
 8011f34:	3a01      	subs	r2, #1
 8011f36:	42b2      	cmp	r2, r6
 8011f38:	d10a      	bne.n	8011f50 <__gethex+0x3f0>
 8011f3a:	1171      	asrs	r1, r6, #5
 8011f3c:	2201      	movs	r2, #1
 8011f3e:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8011f42:	f006 061f 	and.w	r6, r6, #31
 8011f46:	fa02 f606 	lsl.w	r6, r2, r6
 8011f4a:	421e      	tst	r6, r3
 8011f4c:	bf18      	it	ne
 8011f4e:	4617      	movne	r7, r2
 8011f50:	f047 0720 	orr.w	r7, r7, #32
 8011f54:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8011f56:	601c      	str	r4, [r3, #0]
 8011f58:	9b04      	ldr	r3, [sp, #16]
 8011f5a:	601d      	str	r5, [r3, #0]
 8011f5c:	e695      	b.n	8011c8a <__gethex+0x12a>
 8011f5e:	4299      	cmp	r1, r3
 8011f60:	f843 cc04 	str.w	ip, [r3, #-4]
 8011f64:	d8d8      	bhi.n	8011f18 <__gethex+0x3b8>
 8011f66:	68a3      	ldr	r3, [r4, #8]
 8011f68:	459b      	cmp	fp, r3
 8011f6a:	db19      	blt.n	8011fa0 <__gethex+0x440>
 8011f6c:	6861      	ldr	r1, [r4, #4]
 8011f6e:	ee18 0a10 	vmov	r0, s16
 8011f72:	3101      	adds	r1, #1
 8011f74:	f000 f982 	bl	801227c <_Balloc>
 8011f78:	4681      	mov	r9, r0
 8011f7a:	b918      	cbnz	r0, 8011f84 <__gethex+0x424>
 8011f7c:	4b1a      	ldr	r3, [pc, #104]	; (8011fe8 <__gethex+0x488>)
 8011f7e:	4602      	mov	r2, r0
 8011f80:	2184      	movs	r1, #132	; 0x84
 8011f82:	e6a8      	b.n	8011cd6 <__gethex+0x176>
 8011f84:	6922      	ldr	r2, [r4, #16]
 8011f86:	3202      	adds	r2, #2
 8011f88:	f104 010c 	add.w	r1, r4, #12
 8011f8c:	0092      	lsls	r2, r2, #2
 8011f8e:	300c      	adds	r0, #12
 8011f90:	f7fd f8aa 	bl	800f0e8 <memcpy>
 8011f94:	4621      	mov	r1, r4
 8011f96:	ee18 0a10 	vmov	r0, s16
 8011f9a:	f000 f9af 	bl	80122fc <_Bfree>
 8011f9e:	464c      	mov	r4, r9
 8011fa0:	6923      	ldr	r3, [r4, #16]
 8011fa2:	1c5a      	adds	r2, r3, #1
 8011fa4:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8011fa8:	6122      	str	r2, [r4, #16]
 8011faa:	2201      	movs	r2, #1
 8011fac:	615a      	str	r2, [r3, #20]
 8011fae:	e7bb      	b.n	8011f28 <__gethex+0x3c8>
 8011fb0:	6922      	ldr	r2, [r4, #16]
 8011fb2:	455a      	cmp	r2, fp
 8011fb4:	dd0b      	ble.n	8011fce <__gethex+0x46e>
 8011fb6:	2101      	movs	r1, #1
 8011fb8:	4620      	mov	r0, r4
 8011fba:	f7ff fd6a 	bl	8011a92 <rshift>
 8011fbe:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8011fc2:	3501      	adds	r5, #1
 8011fc4:	42ab      	cmp	r3, r5
 8011fc6:	f6ff aed0 	blt.w	8011d6a <__gethex+0x20a>
 8011fca:	2701      	movs	r7, #1
 8011fcc:	e7c0      	b.n	8011f50 <__gethex+0x3f0>
 8011fce:	f016 061f 	ands.w	r6, r6, #31
 8011fd2:	d0fa      	beq.n	8011fca <__gethex+0x46a>
 8011fd4:	4453      	add	r3, sl
 8011fd6:	f1c6 0620 	rsb	r6, r6, #32
 8011fda:	f853 0c04 	ldr.w	r0, [r3, #-4]
 8011fde:	f000 fa3f 	bl	8012460 <__hi0bits>
 8011fe2:	42b0      	cmp	r0, r6
 8011fe4:	dbe7      	blt.n	8011fb6 <__gethex+0x456>
 8011fe6:	e7f0      	b.n	8011fca <__gethex+0x46a>
 8011fe8:	08014eb0 	.word	0x08014eb0

08011fec <L_shift>:
 8011fec:	f1c2 0208 	rsb	r2, r2, #8
 8011ff0:	0092      	lsls	r2, r2, #2
 8011ff2:	b570      	push	{r4, r5, r6, lr}
 8011ff4:	f1c2 0620 	rsb	r6, r2, #32
 8011ff8:	6843      	ldr	r3, [r0, #4]
 8011ffa:	6804      	ldr	r4, [r0, #0]
 8011ffc:	fa03 f506 	lsl.w	r5, r3, r6
 8012000:	432c      	orrs	r4, r5
 8012002:	40d3      	lsrs	r3, r2
 8012004:	6004      	str	r4, [r0, #0]
 8012006:	f840 3f04 	str.w	r3, [r0, #4]!
 801200a:	4288      	cmp	r0, r1
 801200c:	d3f4      	bcc.n	8011ff8 <L_shift+0xc>
 801200e:	bd70      	pop	{r4, r5, r6, pc}

08012010 <__match>:
 8012010:	b530      	push	{r4, r5, lr}
 8012012:	6803      	ldr	r3, [r0, #0]
 8012014:	3301      	adds	r3, #1
 8012016:	f811 4b01 	ldrb.w	r4, [r1], #1
 801201a:	b914      	cbnz	r4, 8012022 <__match+0x12>
 801201c:	6003      	str	r3, [r0, #0]
 801201e:	2001      	movs	r0, #1
 8012020:	bd30      	pop	{r4, r5, pc}
 8012022:	f813 2b01 	ldrb.w	r2, [r3], #1
 8012026:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 801202a:	2d19      	cmp	r5, #25
 801202c:	bf98      	it	ls
 801202e:	3220      	addls	r2, #32
 8012030:	42a2      	cmp	r2, r4
 8012032:	d0f0      	beq.n	8012016 <__match+0x6>
 8012034:	2000      	movs	r0, #0
 8012036:	e7f3      	b.n	8012020 <__match+0x10>

08012038 <__hexnan>:
 8012038:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801203c:	680b      	ldr	r3, [r1, #0]
 801203e:	115e      	asrs	r6, r3, #5
 8012040:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8012044:	f013 031f 	ands.w	r3, r3, #31
 8012048:	b087      	sub	sp, #28
 801204a:	bf18      	it	ne
 801204c:	3604      	addne	r6, #4
 801204e:	2500      	movs	r5, #0
 8012050:	1f37      	subs	r7, r6, #4
 8012052:	4690      	mov	r8, r2
 8012054:	6802      	ldr	r2, [r0, #0]
 8012056:	9301      	str	r3, [sp, #4]
 8012058:	4682      	mov	sl, r0
 801205a:	f846 5c04 	str.w	r5, [r6, #-4]
 801205e:	46b9      	mov	r9, r7
 8012060:	463c      	mov	r4, r7
 8012062:	9502      	str	r5, [sp, #8]
 8012064:	46ab      	mov	fp, r5
 8012066:	7851      	ldrb	r1, [r2, #1]
 8012068:	1c53      	adds	r3, r2, #1
 801206a:	9303      	str	r3, [sp, #12]
 801206c:	b341      	cbz	r1, 80120c0 <__hexnan+0x88>
 801206e:	4608      	mov	r0, r1
 8012070:	9205      	str	r2, [sp, #20]
 8012072:	9104      	str	r1, [sp, #16]
 8012074:	f7ff fd5f 	bl	8011b36 <__hexdig_fun>
 8012078:	2800      	cmp	r0, #0
 801207a:	d14f      	bne.n	801211c <__hexnan+0xe4>
 801207c:	9904      	ldr	r1, [sp, #16]
 801207e:	9a05      	ldr	r2, [sp, #20]
 8012080:	2920      	cmp	r1, #32
 8012082:	d818      	bhi.n	80120b6 <__hexnan+0x7e>
 8012084:	9b02      	ldr	r3, [sp, #8]
 8012086:	459b      	cmp	fp, r3
 8012088:	dd13      	ble.n	80120b2 <__hexnan+0x7a>
 801208a:	454c      	cmp	r4, r9
 801208c:	d206      	bcs.n	801209c <__hexnan+0x64>
 801208e:	2d07      	cmp	r5, #7
 8012090:	dc04      	bgt.n	801209c <__hexnan+0x64>
 8012092:	462a      	mov	r2, r5
 8012094:	4649      	mov	r1, r9
 8012096:	4620      	mov	r0, r4
 8012098:	f7ff ffa8 	bl	8011fec <L_shift>
 801209c:	4544      	cmp	r4, r8
 801209e:	d950      	bls.n	8012142 <__hexnan+0x10a>
 80120a0:	2300      	movs	r3, #0
 80120a2:	f1a4 0904 	sub.w	r9, r4, #4
 80120a6:	f844 3c04 	str.w	r3, [r4, #-4]
 80120aa:	f8cd b008 	str.w	fp, [sp, #8]
 80120ae:	464c      	mov	r4, r9
 80120b0:	461d      	mov	r5, r3
 80120b2:	9a03      	ldr	r2, [sp, #12]
 80120b4:	e7d7      	b.n	8012066 <__hexnan+0x2e>
 80120b6:	2929      	cmp	r1, #41	; 0x29
 80120b8:	d156      	bne.n	8012168 <__hexnan+0x130>
 80120ba:	3202      	adds	r2, #2
 80120bc:	f8ca 2000 	str.w	r2, [sl]
 80120c0:	f1bb 0f00 	cmp.w	fp, #0
 80120c4:	d050      	beq.n	8012168 <__hexnan+0x130>
 80120c6:	454c      	cmp	r4, r9
 80120c8:	d206      	bcs.n	80120d8 <__hexnan+0xa0>
 80120ca:	2d07      	cmp	r5, #7
 80120cc:	dc04      	bgt.n	80120d8 <__hexnan+0xa0>
 80120ce:	462a      	mov	r2, r5
 80120d0:	4649      	mov	r1, r9
 80120d2:	4620      	mov	r0, r4
 80120d4:	f7ff ff8a 	bl	8011fec <L_shift>
 80120d8:	4544      	cmp	r4, r8
 80120da:	d934      	bls.n	8012146 <__hexnan+0x10e>
 80120dc:	f1a8 0204 	sub.w	r2, r8, #4
 80120e0:	4623      	mov	r3, r4
 80120e2:	f853 1b04 	ldr.w	r1, [r3], #4
 80120e6:	f842 1f04 	str.w	r1, [r2, #4]!
 80120ea:	429f      	cmp	r7, r3
 80120ec:	d2f9      	bcs.n	80120e2 <__hexnan+0xaa>
 80120ee:	1b3b      	subs	r3, r7, r4
 80120f0:	f023 0303 	bic.w	r3, r3, #3
 80120f4:	3304      	adds	r3, #4
 80120f6:	3401      	adds	r4, #1
 80120f8:	3e03      	subs	r6, #3
 80120fa:	42b4      	cmp	r4, r6
 80120fc:	bf88      	it	hi
 80120fe:	2304      	movhi	r3, #4
 8012100:	4443      	add	r3, r8
 8012102:	2200      	movs	r2, #0
 8012104:	f843 2b04 	str.w	r2, [r3], #4
 8012108:	429f      	cmp	r7, r3
 801210a:	d2fb      	bcs.n	8012104 <__hexnan+0xcc>
 801210c:	683b      	ldr	r3, [r7, #0]
 801210e:	b91b      	cbnz	r3, 8012118 <__hexnan+0xe0>
 8012110:	4547      	cmp	r7, r8
 8012112:	d127      	bne.n	8012164 <__hexnan+0x12c>
 8012114:	2301      	movs	r3, #1
 8012116:	603b      	str	r3, [r7, #0]
 8012118:	2005      	movs	r0, #5
 801211a:	e026      	b.n	801216a <__hexnan+0x132>
 801211c:	3501      	adds	r5, #1
 801211e:	2d08      	cmp	r5, #8
 8012120:	f10b 0b01 	add.w	fp, fp, #1
 8012124:	dd06      	ble.n	8012134 <__hexnan+0xfc>
 8012126:	4544      	cmp	r4, r8
 8012128:	d9c3      	bls.n	80120b2 <__hexnan+0x7a>
 801212a:	2300      	movs	r3, #0
 801212c:	f844 3c04 	str.w	r3, [r4, #-4]
 8012130:	2501      	movs	r5, #1
 8012132:	3c04      	subs	r4, #4
 8012134:	6822      	ldr	r2, [r4, #0]
 8012136:	f000 000f 	and.w	r0, r0, #15
 801213a:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 801213e:	6022      	str	r2, [r4, #0]
 8012140:	e7b7      	b.n	80120b2 <__hexnan+0x7a>
 8012142:	2508      	movs	r5, #8
 8012144:	e7b5      	b.n	80120b2 <__hexnan+0x7a>
 8012146:	9b01      	ldr	r3, [sp, #4]
 8012148:	2b00      	cmp	r3, #0
 801214a:	d0df      	beq.n	801210c <__hexnan+0xd4>
 801214c:	f04f 32ff 	mov.w	r2, #4294967295
 8012150:	f1c3 0320 	rsb	r3, r3, #32
 8012154:	fa22 f303 	lsr.w	r3, r2, r3
 8012158:	f856 2c04 	ldr.w	r2, [r6, #-4]
 801215c:	401a      	ands	r2, r3
 801215e:	f846 2c04 	str.w	r2, [r6, #-4]
 8012162:	e7d3      	b.n	801210c <__hexnan+0xd4>
 8012164:	3f04      	subs	r7, #4
 8012166:	e7d1      	b.n	801210c <__hexnan+0xd4>
 8012168:	2004      	movs	r0, #4
 801216a:	b007      	add	sp, #28
 801216c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08012170 <_localeconv_r>:
 8012170:	4800      	ldr	r0, [pc, #0]	; (8012174 <_localeconv_r+0x4>)
 8012172:	4770      	bx	lr
 8012174:	20000184 	.word	0x20000184

08012178 <__retarget_lock_init_recursive>:
 8012178:	4770      	bx	lr

0801217a <__retarget_lock_acquire_recursive>:
 801217a:	4770      	bx	lr

0801217c <__retarget_lock_release_recursive>:
 801217c:	4770      	bx	lr

0801217e <__swhatbuf_r>:
 801217e:	b570      	push	{r4, r5, r6, lr}
 8012180:	460e      	mov	r6, r1
 8012182:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012186:	2900      	cmp	r1, #0
 8012188:	b096      	sub	sp, #88	; 0x58
 801218a:	4614      	mov	r4, r2
 801218c:	461d      	mov	r5, r3
 801218e:	da08      	bge.n	80121a2 <__swhatbuf_r+0x24>
 8012190:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8012194:	2200      	movs	r2, #0
 8012196:	602a      	str	r2, [r5, #0]
 8012198:	061a      	lsls	r2, r3, #24
 801219a:	d410      	bmi.n	80121be <__swhatbuf_r+0x40>
 801219c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80121a0:	e00e      	b.n	80121c0 <__swhatbuf_r+0x42>
 80121a2:	466a      	mov	r2, sp
 80121a4:	f001 f850 	bl	8013248 <_fstat_r>
 80121a8:	2800      	cmp	r0, #0
 80121aa:	dbf1      	blt.n	8012190 <__swhatbuf_r+0x12>
 80121ac:	9a01      	ldr	r2, [sp, #4]
 80121ae:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80121b2:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80121b6:	425a      	negs	r2, r3
 80121b8:	415a      	adcs	r2, r3
 80121ba:	602a      	str	r2, [r5, #0]
 80121bc:	e7ee      	b.n	801219c <__swhatbuf_r+0x1e>
 80121be:	2340      	movs	r3, #64	; 0x40
 80121c0:	2000      	movs	r0, #0
 80121c2:	6023      	str	r3, [r4, #0]
 80121c4:	b016      	add	sp, #88	; 0x58
 80121c6:	bd70      	pop	{r4, r5, r6, pc}

080121c8 <__smakebuf_r>:
 80121c8:	898b      	ldrh	r3, [r1, #12]
 80121ca:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80121cc:	079d      	lsls	r5, r3, #30
 80121ce:	4606      	mov	r6, r0
 80121d0:	460c      	mov	r4, r1
 80121d2:	d507      	bpl.n	80121e4 <__smakebuf_r+0x1c>
 80121d4:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80121d8:	6023      	str	r3, [r4, #0]
 80121da:	6123      	str	r3, [r4, #16]
 80121dc:	2301      	movs	r3, #1
 80121de:	6163      	str	r3, [r4, #20]
 80121e0:	b002      	add	sp, #8
 80121e2:	bd70      	pop	{r4, r5, r6, pc}
 80121e4:	ab01      	add	r3, sp, #4
 80121e6:	466a      	mov	r2, sp
 80121e8:	f7ff ffc9 	bl	801217e <__swhatbuf_r>
 80121ec:	9900      	ldr	r1, [sp, #0]
 80121ee:	4605      	mov	r5, r0
 80121f0:	4630      	mov	r0, r6
 80121f2:	f000 fd87 	bl	8012d04 <_malloc_r>
 80121f6:	b948      	cbnz	r0, 801220c <__smakebuf_r+0x44>
 80121f8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80121fc:	059a      	lsls	r2, r3, #22
 80121fe:	d4ef      	bmi.n	80121e0 <__smakebuf_r+0x18>
 8012200:	f023 0303 	bic.w	r3, r3, #3
 8012204:	f043 0302 	orr.w	r3, r3, #2
 8012208:	81a3      	strh	r3, [r4, #12]
 801220a:	e7e3      	b.n	80121d4 <__smakebuf_r+0xc>
 801220c:	4b0d      	ldr	r3, [pc, #52]	; (8012244 <__smakebuf_r+0x7c>)
 801220e:	62b3      	str	r3, [r6, #40]	; 0x28
 8012210:	89a3      	ldrh	r3, [r4, #12]
 8012212:	6020      	str	r0, [r4, #0]
 8012214:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8012218:	81a3      	strh	r3, [r4, #12]
 801221a:	9b00      	ldr	r3, [sp, #0]
 801221c:	6163      	str	r3, [r4, #20]
 801221e:	9b01      	ldr	r3, [sp, #4]
 8012220:	6120      	str	r0, [r4, #16]
 8012222:	b15b      	cbz	r3, 801223c <__smakebuf_r+0x74>
 8012224:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8012228:	4630      	mov	r0, r6
 801222a:	f001 f81f 	bl	801326c <_isatty_r>
 801222e:	b128      	cbz	r0, 801223c <__smakebuf_r+0x74>
 8012230:	89a3      	ldrh	r3, [r4, #12]
 8012232:	f023 0303 	bic.w	r3, r3, #3
 8012236:	f043 0301 	orr.w	r3, r3, #1
 801223a:	81a3      	strh	r3, [r4, #12]
 801223c:	89a0      	ldrh	r0, [r4, #12]
 801223e:	4305      	orrs	r5, r0
 8012240:	81a5      	strh	r5, [r4, #12]
 8012242:	e7cd      	b.n	80121e0 <__smakebuf_r+0x18>
 8012244:	080118f1 	.word	0x080118f1

08012248 <malloc>:
 8012248:	4b02      	ldr	r3, [pc, #8]	; (8012254 <malloc+0xc>)
 801224a:	4601      	mov	r1, r0
 801224c:	6818      	ldr	r0, [r3, #0]
 801224e:	f000 bd59 	b.w	8012d04 <_malloc_r>
 8012252:	bf00      	nop
 8012254:	2000002c 	.word	0x2000002c

08012258 <__ascii_mbtowc>:
 8012258:	b082      	sub	sp, #8
 801225a:	b901      	cbnz	r1, 801225e <__ascii_mbtowc+0x6>
 801225c:	a901      	add	r1, sp, #4
 801225e:	b142      	cbz	r2, 8012272 <__ascii_mbtowc+0x1a>
 8012260:	b14b      	cbz	r3, 8012276 <__ascii_mbtowc+0x1e>
 8012262:	7813      	ldrb	r3, [r2, #0]
 8012264:	600b      	str	r3, [r1, #0]
 8012266:	7812      	ldrb	r2, [r2, #0]
 8012268:	1e10      	subs	r0, r2, #0
 801226a:	bf18      	it	ne
 801226c:	2001      	movne	r0, #1
 801226e:	b002      	add	sp, #8
 8012270:	4770      	bx	lr
 8012272:	4610      	mov	r0, r2
 8012274:	e7fb      	b.n	801226e <__ascii_mbtowc+0x16>
 8012276:	f06f 0001 	mvn.w	r0, #1
 801227a:	e7f8      	b.n	801226e <__ascii_mbtowc+0x16>

0801227c <_Balloc>:
 801227c:	b570      	push	{r4, r5, r6, lr}
 801227e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8012280:	4604      	mov	r4, r0
 8012282:	460d      	mov	r5, r1
 8012284:	b976      	cbnz	r6, 80122a4 <_Balloc+0x28>
 8012286:	2010      	movs	r0, #16
 8012288:	f7ff ffde 	bl	8012248 <malloc>
 801228c:	4602      	mov	r2, r0
 801228e:	6260      	str	r0, [r4, #36]	; 0x24
 8012290:	b920      	cbnz	r0, 801229c <_Balloc+0x20>
 8012292:	4b18      	ldr	r3, [pc, #96]	; (80122f4 <_Balloc+0x78>)
 8012294:	4818      	ldr	r0, [pc, #96]	; (80122f8 <_Balloc+0x7c>)
 8012296:	2166      	movs	r1, #102	; 0x66
 8012298:	f000 ff96 	bl	80131c8 <__assert_func>
 801229c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80122a0:	6006      	str	r6, [r0, #0]
 80122a2:	60c6      	str	r6, [r0, #12]
 80122a4:	6a66      	ldr	r6, [r4, #36]	; 0x24
 80122a6:	68f3      	ldr	r3, [r6, #12]
 80122a8:	b183      	cbz	r3, 80122cc <_Balloc+0x50>
 80122aa:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80122ac:	68db      	ldr	r3, [r3, #12]
 80122ae:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80122b2:	b9b8      	cbnz	r0, 80122e4 <_Balloc+0x68>
 80122b4:	2101      	movs	r1, #1
 80122b6:	fa01 f605 	lsl.w	r6, r1, r5
 80122ba:	1d72      	adds	r2, r6, #5
 80122bc:	0092      	lsls	r2, r2, #2
 80122be:	4620      	mov	r0, r4
 80122c0:	f000 fc9d 	bl	8012bfe <_calloc_r>
 80122c4:	b160      	cbz	r0, 80122e0 <_Balloc+0x64>
 80122c6:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80122ca:	e00e      	b.n	80122ea <_Balloc+0x6e>
 80122cc:	2221      	movs	r2, #33	; 0x21
 80122ce:	2104      	movs	r1, #4
 80122d0:	4620      	mov	r0, r4
 80122d2:	f000 fc94 	bl	8012bfe <_calloc_r>
 80122d6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80122d8:	60f0      	str	r0, [r6, #12]
 80122da:	68db      	ldr	r3, [r3, #12]
 80122dc:	2b00      	cmp	r3, #0
 80122de:	d1e4      	bne.n	80122aa <_Balloc+0x2e>
 80122e0:	2000      	movs	r0, #0
 80122e2:	bd70      	pop	{r4, r5, r6, pc}
 80122e4:	6802      	ldr	r2, [r0, #0]
 80122e6:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80122ea:	2300      	movs	r3, #0
 80122ec:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80122f0:	e7f7      	b.n	80122e2 <_Balloc+0x66>
 80122f2:	bf00      	nop
 80122f4:	08014e3e 	.word	0x08014e3e
 80122f8:	08014fa0 	.word	0x08014fa0

080122fc <_Bfree>:
 80122fc:	b570      	push	{r4, r5, r6, lr}
 80122fe:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8012300:	4605      	mov	r5, r0
 8012302:	460c      	mov	r4, r1
 8012304:	b976      	cbnz	r6, 8012324 <_Bfree+0x28>
 8012306:	2010      	movs	r0, #16
 8012308:	f7ff ff9e 	bl	8012248 <malloc>
 801230c:	4602      	mov	r2, r0
 801230e:	6268      	str	r0, [r5, #36]	; 0x24
 8012310:	b920      	cbnz	r0, 801231c <_Bfree+0x20>
 8012312:	4b09      	ldr	r3, [pc, #36]	; (8012338 <_Bfree+0x3c>)
 8012314:	4809      	ldr	r0, [pc, #36]	; (801233c <_Bfree+0x40>)
 8012316:	218a      	movs	r1, #138	; 0x8a
 8012318:	f000 ff56 	bl	80131c8 <__assert_func>
 801231c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8012320:	6006      	str	r6, [r0, #0]
 8012322:	60c6      	str	r6, [r0, #12]
 8012324:	b13c      	cbz	r4, 8012336 <_Bfree+0x3a>
 8012326:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8012328:	6862      	ldr	r2, [r4, #4]
 801232a:	68db      	ldr	r3, [r3, #12]
 801232c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8012330:	6021      	str	r1, [r4, #0]
 8012332:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8012336:	bd70      	pop	{r4, r5, r6, pc}
 8012338:	08014e3e 	.word	0x08014e3e
 801233c:	08014fa0 	.word	0x08014fa0

08012340 <__multadd>:
 8012340:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012344:	690d      	ldr	r5, [r1, #16]
 8012346:	4607      	mov	r7, r0
 8012348:	460c      	mov	r4, r1
 801234a:	461e      	mov	r6, r3
 801234c:	f101 0c14 	add.w	ip, r1, #20
 8012350:	2000      	movs	r0, #0
 8012352:	f8dc 3000 	ldr.w	r3, [ip]
 8012356:	b299      	uxth	r1, r3
 8012358:	fb02 6101 	mla	r1, r2, r1, r6
 801235c:	0c1e      	lsrs	r6, r3, #16
 801235e:	0c0b      	lsrs	r3, r1, #16
 8012360:	fb02 3306 	mla	r3, r2, r6, r3
 8012364:	b289      	uxth	r1, r1
 8012366:	3001      	adds	r0, #1
 8012368:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 801236c:	4285      	cmp	r5, r0
 801236e:	f84c 1b04 	str.w	r1, [ip], #4
 8012372:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8012376:	dcec      	bgt.n	8012352 <__multadd+0x12>
 8012378:	b30e      	cbz	r6, 80123be <__multadd+0x7e>
 801237a:	68a3      	ldr	r3, [r4, #8]
 801237c:	42ab      	cmp	r3, r5
 801237e:	dc19      	bgt.n	80123b4 <__multadd+0x74>
 8012380:	6861      	ldr	r1, [r4, #4]
 8012382:	4638      	mov	r0, r7
 8012384:	3101      	adds	r1, #1
 8012386:	f7ff ff79 	bl	801227c <_Balloc>
 801238a:	4680      	mov	r8, r0
 801238c:	b928      	cbnz	r0, 801239a <__multadd+0x5a>
 801238e:	4602      	mov	r2, r0
 8012390:	4b0c      	ldr	r3, [pc, #48]	; (80123c4 <__multadd+0x84>)
 8012392:	480d      	ldr	r0, [pc, #52]	; (80123c8 <__multadd+0x88>)
 8012394:	21b5      	movs	r1, #181	; 0xb5
 8012396:	f000 ff17 	bl	80131c8 <__assert_func>
 801239a:	6922      	ldr	r2, [r4, #16]
 801239c:	3202      	adds	r2, #2
 801239e:	f104 010c 	add.w	r1, r4, #12
 80123a2:	0092      	lsls	r2, r2, #2
 80123a4:	300c      	adds	r0, #12
 80123a6:	f7fc fe9f 	bl	800f0e8 <memcpy>
 80123aa:	4621      	mov	r1, r4
 80123ac:	4638      	mov	r0, r7
 80123ae:	f7ff ffa5 	bl	80122fc <_Bfree>
 80123b2:	4644      	mov	r4, r8
 80123b4:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80123b8:	3501      	adds	r5, #1
 80123ba:	615e      	str	r6, [r3, #20]
 80123bc:	6125      	str	r5, [r4, #16]
 80123be:	4620      	mov	r0, r4
 80123c0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80123c4:	08014eb0 	.word	0x08014eb0
 80123c8:	08014fa0 	.word	0x08014fa0

080123cc <__s2b>:
 80123cc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80123d0:	460c      	mov	r4, r1
 80123d2:	4615      	mov	r5, r2
 80123d4:	461f      	mov	r7, r3
 80123d6:	2209      	movs	r2, #9
 80123d8:	3308      	adds	r3, #8
 80123da:	4606      	mov	r6, r0
 80123dc:	fb93 f3f2 	sdiv	r3, r3, r2
 80123e0:	2100      	movs	r1, #0
 80123e2:	2201      	movs	r2, #1
 80123e4:	429a      	cmp	r2, r3
 80123e6:	db09      	blt.n	80123fc <__s2b+0x30>
 80123e8:	4630      	mov	r0, r6
 80123ea:	f7ff ff47 	bl	801227c <_Balloc>
 80123ee:	b940      	cbnz	r0, 8012402 <__s2b+0x36>
 80123f0:	4602      	mov	r2, r0
 80123f2:	4b19      	ldr	r3, [pc, #100]	; (8012458 <__s2b+0x8c>)
 80123f4:	4819      	ldr	r0, [pc, #100]	; (801245c <__s2b+0x90>)
 80123f6:	21ce      	movs	r1, #206	; 0xce
 80123f8:	f000 fee6 	bl	80131c8 <__assert_func>
 80123fc:	0052      	lsls	r2, r2, #1
 80123fe:	3101      	adds	r1, #1
 8012400:	e7f0      	b.n	80123e4 <__s2b+0x18>
 8012402:	9b08      	ldr	r3, [sp, #32]
 8012404:	6143      	str	r3, [r0, #20]
 8012406:	2d09      	cmp	r5, #9
 8012408:	f04f 0301 	mov.w	r3, #1
 801240c:	6103      	str	r3, [r0, #16]
 801240e:	dd16      	ble.n	801243e <__s2b+0x72>
 8012410:	f104 0909 	add.w	r9, r4, #9
 8012414:	46c8      	mov	r8, r9
 8012416:	442c      	add	r4, r5
 8012418:	f818 3b01 	ldrb.w	r3, [r8], #1
 801241c:	4601      	mov	r1, r0
 801241e:	3b30      	subs	r3, #48	; 0x30
 8012420:	220a      	movs	r2, #10
 8012422:	4630      	mov	r0, r6
 8012424:	f7ff ff8c 	bl	8012340 <__multadd>
 8012428:	45a0      	cmp	r8, r4
 801242a:	d1f5      	bne.n	8012418 <__s2b+0x4c>
 801242c:	f1a5 0408 	sub.w	r4, r5, #8
 8012430:	444c      	add	r4, r9
 8012432:	1b2d      	subs	r5, r5, r4
 8012434:	1963      	adds	r3, r4, r5
 8012436:	42bb      	cmp	r3, r7
 8012438:	db04      	blt.n	8012444 <__s2b+0x78>
 801243a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801243e:	340a      	adds	r4, #10
 8012440:	2509      	movs	r5, #9
 8012442:	e7f6      	b.n	8012432 <__s2b+0x66>
 8012444:	f814 3b01 	ldrb.w	r3, [r4], #1
 8012448:	4601      	mov	r1, r0
 801244a:	3b30      	subs	r3, #48	; 0x30
 801244c:	220a      	movs	r2, #10
 801244e:	4630      	mov	r0, r6
 8012450:	f7ff ff76 	bl	8012340 <__multadd>
 8012454:	e7ee      	b.n	8012434 <__s2b+0x68>
 8012456:	bf00      	nop
 8012458:	08014eb0 	.word	0x08014eb0
 801245c:	08014fa0 	.word	0x08014fa0

08012460 <__hi0bits>:
 8012460:	0c03      	lsrs	r3, r0, #16
 8012462:	041b      	lsls	r3, r3, #16
 8012464:	b9d3      	cbnz	r3, 801249c <__hi0bits+0x3c>
 8012466:	0400      	lsls	r0, r0, #16
 8012468:	2310      	movs	r3, #16
 801246a:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 801246e:	bf04      	itt	eq
 8012470:	0200      	lsleq	r0, r0, #8
 8012472:	3308      	addeq	r3, #8
 8012474:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8012478:	bf04      	itt	eq
 801247a:	0100      	lsleq	r0, r0, #4
 801247c:	3304      	addeq	r3, #4
 801247e:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8012482:	bf04      	itt	eq
 8012484:	0080      	lsleq	r0, r0, #2
 8012486:	3302      	addeq	r3, #2
 8012488:	2800      	cmp	r0, #0
 801248a:	db05      	blt.n	8012498 <__hi0bits+0x38>
 801248c:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8012490:	f103 0301 	add.w	r3, r3, #1
 8012494:	bf08      	it	eq
 8012496:	2320      	moveq	r3, #32
 8012498:	4618      	mov	r0, r3
 801249a:	4770      	bx	lr
 801249c:	2300      	movs	r3, #0
 801249e:	e7e4      	b.n	801246a <__hi0bits+0xa>

080124a0 <__lo0bits>:
 80124a0:	6803      	ldr	r3, [r0, #0]
 80124a2:	f013 0207 	ands.w	r2, r3, #7
 80124a6:	4601      	mov	r1, r0
 80124a8:	d00b      	beq.n	80124c2 <__lo0bits+0x22>
 80124aa:	07da      	lsls	r2, r3, #31
 80124ac:	d423      	bmi.n	80124f6 <__lo0bits+0x56>
 80124ae:	0798      	lsls	r0, r3, #30
 80124b0:	bf49      	itett	mi
 80124b2:	085b      	lsrmi	r3, r3, #1
 80124b4:	089b      	lsrpl	r3, r3, #2
 80124b6:	2001      	movmi	r0, #1
 80124b8:	600b      	strmi	r3, [r1, #0]
 80124ba:	bf5c      	itt	pl
 80124bc:	600b      	strpl	r3, [r1, #0]
 80124be:	2002      	movpl	r0, #2
 80124c0:	4770      	bx	lr
 80124c2:	b298      	uxth	r0, r3
 80124c4:	b9a8      	cbnz	r0, 80124f2 <__lo0bits+0x52>
 80124c6:	0c1b      	lsrs	r3, r3, #16
 80124c8:	2010      	movs	r0, #16
 80124ca:	b2da      	uxtb	r2, r3
 80124cc:	b90a      	cbnz	r2, 80124d2 <__lo0bits+0x32>
 80124ce:	3008      	adds	r0, #8
 80124d0:	0a1b      	lsrs	r3, r3, #8
 80124d2:	071a      	lsls	r2, r3, #28
 80124d4:	bf04      	itt	eq
 80124d6:	091b      	lsreq	r3, r3, #4
 80124d8:	3004      	addeq	r0, #4
 80124da:	079a      	lsls	r2, r3, #30
 80124dc:	bf04      	itt	eq
 80124de:	089b      	lsreq	r3, r3, #2
 80124e0:	3002      	addeq	r0, #2
 80124e2:	07da      	lsls	r2, r3, #31
 80124e4:	d403      	bmi.n	80124ee <__lo0bits+0x4e>
 80124e6:	085b      	lsrs	r3, r3, #1
 80124e8:	f100 0001 	add.w	r0, r0, #1
 80124ec:	d005      	beq.n	80124fa <__lo0bits+0x5a>
 80124ee:	600b      	str	r3, [r1, #0]
 80124f0:	4770      	bx	lr
 80124f2:	4610      	mov	r0, r2
 80124f4:	e7e9      	b.n	80124ca <__lo0bits+0x2a>
 80124f6:	2000      	movs	r0, #0
 80124f8:	4770      	bx	lr
 80124fa:	2020      	movs	r0, #32
 80124fc:	4770      	bx	lr
	...

08012500 <__i2b>:
 8012500:	b510      	push	{r4, lr}
 8012502:	460c      	mov	r4, r1
 8012504:	2101      	movs	r1, #1
 8012506:	f7ff feb9 	bl	801227c <_Balloc>
 801250a:	4602      	mov	r2, r0
 801250c:	b928      	cbnz	r0, 801251a <__i2b+0x1a>
 801250e:	4b05      	ldr	r3, [pc, #20]	; (8012524 <__i2b+0x24>)
 8012510:	4805      	ldr	r0, [pc, #20]	; (8012528 <__i2b+0x28>)
 8012512:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8012516:	f000 fe57 	bl	80131c8 <__assert_func>
 801251a:	2301      	movs	r3, #1
 801251c:	6144      	str	r4, [r0, #20]
 801251e:	6103      	str	r3, [r0, #16]
 8012520:	bd10      	pop	{r4, pc}
 8012522:	bf00      	nop
 8012524:	08014eb0 	.word	0x08014eb0
 8012528:	08014fa0 	.word	0x08014fa0

0801252c <__multiply>:
 801252c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012530:	4691      	mov	r9, r2
 8012532:	690a      	ldr	r2, [r1, #16]
 8012534:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8012538:	429a      	cmp	r2, r3
 801253a:	bfb8      	it	lt
 801253c:	460b      	movlt	r3, r1
 801253e:	460c      	mov	r4, r1
 8012540:	bfbc      	itt	lt
 8012542:	464c      	movlt	r4, r9
 8012544:	4699      	movlt	r9, r3
 8012546:	6927      	ldr	r7, [r4, #16]
 8012548:	f8d9 a010 	ldr.w	sl, [r9, #16]
 801254c:	68a3      	ldr	r3, [r4, #8]
 801254e:	6861      	ldr	r1, [r4, #4]
 8012550:	eb07 060a 	add.w	r6, r7, sl
 8012554:	42b3      	cmp	r3, r6
 8012556:	b085      	sub	sp, #20
 8012558:	bfb8      	it	lt
 801255a:	3101      	addlt	r1, #1
 801255c:	f7ff fe8e 	bl	801227c <_Balloc>
 8012560:	b930      	cbnz	r0, 8012570 <__multiply+0x44>
 8012562:	4602      	mov	r2, r0
 8012564:	4b44      	ldr	r3, [pc, #272]	; (8012678 <__multiply+0x14c>)
 8012566:	4845      	ldr	r0, [pc, #276]	; (801267c <__multiply+0x150>)
 8012568:	f240 115d 	movw	r1, #349	; 0x15d
 801256c:	f000 fe2c 	bl	80131c8 <__assert_func>
 8012570:	f100 0514 	add.w	r5, r0, #20
 8012574:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8012578:	462b      	mov	r3, r5
 801257a:	2200      	movs	r2, #0
 801257c:	4543      	cmp	r3, r8
 801257e:	d321      	bcc.n	80125c4 <__multiply+0x98>
 8012580:	f104 0314 	add.w	r3, r4, #20
 8012584:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8012588:	f109 0314 	add.w	r3, r9, #20
 801258c:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8012590:	9202      	str	r2, [sp, #8]
 8012592:	1b3a      	subs	r2, r7, r4
 8012594:	3a15      	subs	r2, #21
 8012596:	f022 0203 	bic.w	r2, r2, #3
 801259a:	3204      	adds	r2, #4
 801259c:	f104 0115 	add.w	r1, r4, #21
 80125a0:	428f      	cmp	r7, r1
 80125a2:	bf38      	it	cc
 80125a4:	2204      	movcc	r2, #4
 80125a6:	9201      	str	r2, [sp, #4]
 80125a8:	9a02      	ldr	r2, [sp, #8]
 80125aa:	9303      	str	r3, [sp, #12]
 80125ac:	429a      	cmp	r2, r3
 80125ae:	d80c      	bhi.n	80125ca <__multiply+0x9e>
 80125b0:	2e00      	cmp	r6, #0
 80125b2:	dd03      	ble.n	80125bc <__multiply+0x90>
 80125b4:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80125b8:	2b00      	cmp	r3, #0
 80125ba:	d05a      	beq.n	8012672 <__multiply+0x146>
 80125bc:	6106      	str	r6, [r0, #16]
 80125be:	b005      	add	sp, #20
 80125c0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80125c4:	f843 2b04 	str.w	r2, [r3], #4
 80125c8:	e7d8      	b.n	801257c <__multiply+0x50>
 80125ca:	f8b3 a000 	ldrh.w	sl, [r3]
 80125ce:	f1ba 0f00 	cmp.w	sl, #0
 80125d2:	d024      	beq.n	801261e <__multiply+0xf2>
 80125d4:	f104 0e14 	add.w	lr, r4, #20
 80125d8:	46a9      	mov	r9, r5
 80125da:	f04f 0c00 	mov.w	ip, #0
 80125de:	f85e 2b04 	ldr.w	r2, [lr], #4
 80125e2:	f8d9 1000 	ldr.w	r1, [r9]
 80125e6:	fa1f fb82 	uxth.w	fp, r2
 80125ea:	b289      	uxth	r1, r1
 80125ec:	fb0a 110b 	mla	r1, sl, fp, r1
 80125f0:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 80125f4:	f8d9 2000 	ldr.w	r2, [r9]
 80125f8:	4461      	add	r1, ip
 80125fa:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 80125fe:	fb0a c20b 	mla	r2, sl, fp, ip
 8012602:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8012606:	b289      	uxth	r1, r1
 8012608:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 801260c:	4577      	cmp	r7, lr
 801260e:	f849 1b04 	str.w	r1, [r9], #4
 8012612:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8012616:	d8e2      	bhi.n	80125de <__multiply+0xb2>
 8012618:	9a01      	ldr	r2, [sp, #4]
 801261a:	f845 c002 	str.w	ip, [r5, r2]
 801261e:	9a03      	ldr	r2, [sp, #12]
 8012620:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8012624:	3304      	adds	r3, #4
 8012626:	f1b9 0f00 	cmp.w	r9, #0
 801262a:	d020      	beq.n	801266e <__multiply+0x142>
 801262c:	6829      	ldr	r1, [r5, #0]
 801262e:	f104 0c14 	add.w	ip, r4, #20
 8012632:	46ae      	mov	lr, r5
 8012634:	f04f 0a00 	mov.w	sl, #0
 8012638:	f8bc b000 	ldrh.w	fp, [ip]
 801263c:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8012640:	fb09 220b 	mla	r2, r9, fp, r2
 8012644:	4492      	add	sl, r2
 8012646:	b289      	uxth	r1, r1
 8012648:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 801264c:	f84e 1b04 	str.w	r1, [lr], #4
 8012650:	f85c 2b04 	ldr.w	r2, [ip], #4
 8012654:	f8be 1000 	ldrh.w	r1, [lr]
 8012658:	0c12      	lsrs	r2, r2, #16
 801265a:	fb09 1102 	mla	r1, r9, r2, r1
 801265e:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 8012662:	4567      	cmp	r7, ip
 8012664:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8012668:	d8e6      	bhi.n	8012638 <__multiply+0x10c>
 801266a:	9a01      	ldr	r2, [sp, #4]
 801266c:	50a9      	str	r1, [r5, r2]
 801266e:	3504      	adds	r5, #4
 8012670:	e79a      	b.n	80125a8 <__multiply+0x7c>
 8012672:	3e01      	subs	r6, #1
 8012674:	e79c      	b.n	80125b0 <__multiply+0x84>
 8012676:	bf00      	nop
 8012678:	08014eb0 	.word	0x08014eb0
 801267c:	08014fa0 	.word	0x08014fa0

08012680 <__pow5mult>:
 8012680:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8012684:	4615      	mov	r5, r2
 8012686:	f012 0203 	ands.w	r2, r2, #3
 801268a:	4606      	mov	r6, r0
 801268c:	460f      	mov	r7, r1
 801268e:	d007      	beq.n	80126a0 <__pow5mult+0x20>
 8012690:	4c25      	ldr	r4, [pc, #148]	; (8012728 <__pow5mult+0xa8>)
 8012692:	3a01      	subs	r2, #1
 8012694:	2300      	movs	r3, #0
 8012696:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 801269a:	f7ff fe51 	bl	8012340 <__multadd>
 801269e:	4607      	mov	r7, r0
 80126a0:	10ad      	asrs	r5, r5, #2
 80126a2:	d03d      	beq.n	8012720 <__pow5mult+0xa0>
 80126a4:	6a74      	ldr	r4, [r6, #36]	; 0x24
 80126a6:	b97c      	cbnz	r4, 80126c8 <__pow5mult+0x48>
 80126a8:	2010      	movs	r0, #16
 80126aa:	f7ff fdcd 	bl	8012248 <malloc>
 80126ae:	4602      	mov	r2, r0
 80126b0:	6270      	str	r0, [r6, #36]	; 0x24
 80126b2:	b928      	cbnz	r0, 80126c0 <__pow5mult+0x40>
 80126b4:	4b1d      	ldr	r3, [pc, #116]	; (801272c <__pow5mult+0xac>)
 80126b6:	481e      	ldr	r0, [pc, #120]	; (8012730 <__pow5mult+0xb0>)
 80126b8:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 80126bc:	f000 fd84 	bl	80131c8 <__assert_func>
 80126c0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80126c4:	6004      	str	r4, [r0, #0]
 80126c6:	60c4      	str	r4, [r0, #12]
 80126c8:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 80126cc:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80126d0:	b94c      	cbnz	r4, 80126e6 <__pow5mult+0x66>
 80126d2:	f240 2171 	movw	r1, #625	; 0x271
 80126d6:	4630      	mov	r0, r6
 80126d8:	f7ff ff12 	bl	8012500 <__i2b>
 80126dc:	2300      	movs	r3, #0
 80126de:	f8c8 0008 	str.w	r0, [r8, #8]
 80126e2:	4604      	mov	r4, r0
 80126e4:	6003      	str	r3, [r0, #0]
 80126e6:	f04f 0900 	mov.w	r9, #0
 80126ea:	07eb      	lsls	r3, r5, #31
 80126ec:	d50a      	bpl.n	8012704 <__pow5mult+0x84>
 80126ee:	4639      	mov	r1, r7
 80126f0:	4622      	mov	r2, r4
 80126f2:	4630      	mov	r0, r6
 80126f4:	f7ff ff1a 	bl	801252c <__multiply>
 80126f8:	4639      	mov	r1, r7
 80126fa:	4680      	mov	r8, r0
 80126fc:	4630      	mov	r0, r6
 80126fe:	f7ff fdfd 	bl	80122fc <_Bfree>
 8012702:	4647      	mov	r7, r8
 8012704:	106d      	asrs	r5, r5, #1
 8012706:	d00b      	beq.n	8012720 <__pow5mult+0xa0>
 8012708:	6820      	ldr	r0, [r4, #0]
 801270a:	b938      	cbnz	r0, 801271c <__pow5mult+0x9c>
 801270c:	4622      	mov	r2, r4
 801270e:	4621      	mov	r1, r4
 8012710:	4630      	mov	r0, r6
 8012712:	f7ff ff0b 	bl	801252c <__multiply>
 8012716:	6020      	str	r0, [r4, #0]
 8012718:	f8c0 9000 	str.w	r9, [r0]
 801271c:	4604      	mov	r4, r0
 801271e:	e7e4      	b.n	80126ea <__pow5mult+0x6a>
 8012720:	4638      	mov	r0, r7
 8012722:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8012726:	bf00      	nop
 8012728:	080150f0 	.word	0x080150f0
 801272c:	08014e3e 	.word	0x08014e3e
 8012730:	08014fa0 	.word	0x08014fa0

08012734 <__lshift>:
 8012734:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8012738:	460c      	mov	r4, r1
 801273a:	6849      	ldr	r1, [r1, #4]
 801273c:	6923      	ldr	r3, [r4, #16]
 801273e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8012742:	68a3      	ldr	r3, [r4, #8]
 8012744:	4607      	mov	r7, r0
 8012746:	4691      	mov	r9, r2
 8012748:	ea4f 1a62 	mov.w	sl, r2, asr #5
 801274c:	f108 0601 	add.w	r6, r8, #1
 8012750:	42b3      	cmp	r3, r6
 8012752:	db0b      	blt.n	801276c <__lshift+0x38>
 8012754:	4638      	mov	r0, r7
 8012756:	f7ff fd91 	bl	801227c <_Balloc>
 801275a:	4605      	mov	r5, r0
 801275c:	b948      	cbnz	r0, 8012772 <__lshift+0x3e>
 801275e:	4602      	mov	r2, r0
 8012760:	4b2a      	ldr	r3, [pc, #168]	; (801280c <__lshift+0xd8>)
 8012762:	482b      	ldr	r0, [pc, #172]	; (8012810 <__lshift+0xdc>)
 8012764:	f240 11d9 	movw	r1, #473	; 0x1d9
 8012768:	f000 fd2e 	bl	80131c8 <__assert_func>
 801276c:	3101      	adds	r1, #1
 801276e:	005b      	lsls	r3, r3, #1
 8012770:	e7ee      	b.n	8012750 <__lshift+0x1c>
 8012772:	2300      	movs	r3, #0
 8012774:	f100 0114 	add.w	r1, r0, #20
 8012778:	f100 0210 	add.w	r2, r0, #16
 801277c:	4618      	mov	r0, r3
 801277e:	4553      	cmp	r3, sl
 8012780:	db37      	blt.n	80127f2 <__lshift+0xbe>
 8012782:	6920      	ldr	r0, [r4, #16]
 8012784:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8012788:	f104 0314 	add.w	r3, r4, #20
 801278c:	f019 091f 	ands.w	r9, r9, #31
 8012790:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8012794:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8012798:	d02f      	beq.n	80127fa <__lshift+0xc6>
 801279a:	f1c9 0e20 	rsb	lr, r9, #32
 801279e:	468a      	mov	sl, r1
 80127a0:	f04f 0c00 	mov.w	ip, #0
 80127a4:	681a      	ldr	r2, [r3, #0]
 80127a6:	fa02 f209 	lsl.w	r2, r2, r9
 80127aa:	ea42 020c 	orr.w	r2, r2, ip
 80127ae:	f84a 2b04 	str.w	r2, [sl], #4
 80127b2:	f853 2b04 	ldr.w	r2, [r3], #4
 80127b6:	4298      	cmp	r0, r3
 80127b8:	fa22 fc0e 	lsr.w	ip, r2, lr
 80127bc:	d8f2      	bhi.n	80127a4 <__lshift+0x70>
 80127be:	1b03      	subs	r3, r0, r4
 80127c0:	3b15      	subs	r3, #21
 80127c2:	f023 0303 	bic.w	r3, r3, #3
 80127c6:	3304      	adds	r3, #4
 80127c8:	f104 0215 	add.w	r2, r4, #21
 80127cc:	4290      	cmp	r0, r2
 80127ce:	bf38      	it	cc
 80127d0:	2304      	movcc	r3, #4
 80127d2:	f841 c003 	str.w	ip, [r1, r3]
 80127d6:	f1bc 0f00 	cmp.w	ip, #0
 80127da:	d001      	beq.n	80127e0 <__lshift+0xac>
 80127dc:	f108 0602 	add.w	r6, r8, #2
 80127e0:	3e01      	subs	r6, #1
 80127e2:	4638      	mov	r0, r7
 80127e4:	612e      	str	r6, [r5, #16]
 80127e6:	4621      	mov	r1, r4
 80127e8:	f7ff fd88 	bl	80122fc <_Bfree>
 80127ec:	4628      	mov	r0, r5
 80127ee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80127f2:	f842 0f04 	str.w	r0, [r2, #4]!
 80127f6:	3301      	adds	r3, #1
 80127f8:	e7c1      	b.n	801277e <__lshift+0x4a>
 80127fa:	3904      	subs	r1, #4
 80127fc:	f853 2b04 	ldr.w	r2, [r3], #4
 8012800:	f841 2f04 	str.w	r2, [r1, #4]!
 8012804:	4298      	cmp	r0, r3
 8012806:	d8f9      	bhi.n	80127fc <__lshift+0xc8>
 8012808:	e7ea      	b.n	80127e0 <__lshift+0xac>
 801280a:	bf00      	nop
 801280c:	08014eb0 	.word	0x08014eb0
 8012810:	08014fa0 	.word	0x08014fa0

08012814 <__mcmp>:
 8012814:	b530      	push	{r4, r5, lr}
 8012816:	6902      	ldr	r2, [r0, #16]
 8012818:	690c      	ldr	r4, [r1, #16]
 801281a:	1b12      	subs	r2, r2, r4
 801281c:	d10e      	bne.n	801283c <__mcmp+0x28>
 801281e:	f100 0314 	add.w	r3, r0, #20
 8012822:	3114      	adds	r1, #20
 8012824:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8012828:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 801282c:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8012830:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8012834:	42a5      	cmp	r5, r4
 8012836:	d003      	beq.n	8012840 <__mcmp+0x2c>
 8012838:	d305      	bcc.n	8012846 <__mcmp+0x32>
 801283a:	2201      	movs	r2, #1
 801283c:	4610      	mov	r0, r2
 801283e:	bd30      	pop	{r4, r5, pc}
 8012840:	4283      	cmp	r3, r0
 8012842:	d3f3      	bcc.n	801282c <__mcmp+0x18>
 8012844:	e7fa      	b.n	801283c <__mcmp+0x28>
 8012846:	f04f 32ff 	mov.w	r2, #4294967295
 801284a:	e7f7      	b.n	801283c <__mcmp+0x28>

0801284c <__mdiff>:
 801284c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012850:	460c      	mov	r4, r1
 8012852:	4606      	mov	r6, r0
 8012854:	4611      	mov	r1, r2
 8012856:	4620      	mov	r0, r4
 8012858:	4690      	mov	r8, r2
 801285a:	f7ff ffdb 	bl	8012814 <__mcmp>
 801285e:	1e05      	subs	r5, r0, #0
 8012860:	d110      	bne.n	8012884 <__mdiff+0x38>
 8012862:	4629      	mov	r1, r5
 8012864:	4630      	mov	r0, r6
 8012866:	f7ff fd09 	bl	801227c <_Balloc>
 801286a:	b930      	cbnz	r0, 801287a <__mdiff+0x2e>
 801286c:	4b3a      	ldr	r3, [pc, #232]	; (8012958 <__mdiff+0x10c>)
 801286e:	4602      	mov	r2, r0
 8012870:	f240 2132 	movw	r1, #562	; 0x232
 8012874:	4839      	ldr	r0, [pc, #228]	; (801295c <__mdiff+0x110>)
 8012876:	f000 fca7 	bl	80131c8 <__assert_func>
 801287a:	2301      	movs	r3, #1
 801287c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8012880:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012884:	bfa4      	itt	ge
 8012886:	4643      	movge	r3, r8
 8012888:	46a0      	movge	r8, r4
 801288a:	4630      	mov	r0, r6
 801288c:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8012890:	bfa6      	itte	ge
 8012892:	461c      	movge	r4, r3
 8012894:	2500      	movge	r5, #0
 8012896:	2501      	movlt	r5, #1
 8012898:	f7ff fcf0 	bl	801227c <_Balloc>
 801289c:	b920      	cbnz	r0, 80128a8 <__mdiff+0x5c>
 801289e:	4b2e      	ldr	r3, [pc, #184]	; (8012958 <__mdiff+0x10c>)
 80128a0:	4602      	mov	r2, r0
 80128a2:	f44f 7110 	mov.w	r1, #576	; 0x240
 80128a6:	e7e5      	b.n	8012874 <__mdiff+0x28>
 80128a8:	f8d8 7010 	ldr.w	r7, [r8, #16]
 80128ac:	6926      	ldr	r6, [r4, #16]
 80128ae:	60c5      	str	r5, [r0, #12]
 80128b0:	f104 0914 	add.w	r9, r4, #20
 80128b4:	f108 0514 	add.w	r5, r8, #20
 80128b8:	f100 0e14 	add.w	lr, r0, #20
 80128bc:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 80128c0:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 80128c4:	f108 0210 	add.w	r2, r8, #16
 80128c8:	46f2      	mov	sl, lr
 80128ca:	2100      	movs	r1, #0
 80128cc:	f859 3b04 	ldr.w	r3, [r9], #4
 80128d0:	f852 bf04 	ldr.w	fp, [r2, #4]!
 80128d4:	fa1f f883 	uxth.w	r8, r3
 80128d8:	fa11 f18b 	uxtah	r1, r1, fp
 80128dc:	0c1b      	lsrs	r3, r3, #16
 80128de:	eba1 0808 	sub.w	r8, r1, r8
 80128e2:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 80128e6:	eb03 4328 	add.w	r3, r3, r8, asr #16
 80128ea:	fa1f f888 	uxth.w	r8, r8
 80128ee:	1419      	asrs	r1, r3, #16
 80128f0:	454e      	cmp	r6, r9
 80128f2:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 80128f6:	f84a 3b04 	str.w	r3, [sl], #4
 80128fa:	d8e7      	bhi.n	80128cc <__mdiff+0x80>
 80128fc:	1b33      	subs	r3, r6, r4
 80128fe:	3b15      	subs	r3, #21
 8012900:	f023 0303 	bic.w	r3, r3, #3
 8012904:	3304      	adds	r3, #4
 8012906:	3415      	adds	r4, #21
 8012908:	42a6      	cmp	r6, r4
 801290a:	bf38      	it	cc
 801290c:	2304      	movcc	r3, #4
 801290e:	441d      	add	r5, r3
 8012910:	4473      	add	r3, lr
 8012912:	469e      	mov	lr, r3
 8012914:	462e      	mov	r6, r5
 8012916:	4566      	cmp	r6, ip
 8012918:	d30e      	bcc.n	8012938 <__mdiff+0xec>
 801291a:	f10c 0203 	add.w	r2, ip, #3
 801291e:	1b52      	subs	r2, r2, r5
 8012920:	f022 0203 	bic.w	r2, r2, #3
 8012924:	3d03      	subs	r5, #3
 8012926:	45ac      	cmp	ip, r5
 8012928:	bf38      	it	cc
 801292a:	2200      	movcc	r2, #0
 801292c:	441a      	add	r2, r3
 801292e:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 8012932:	b17b      	cbz	r3, 8012954 <__mdiff+0x108>
 8012934:	6107      	str	r7, [r0, #16]
 8012936:	e7a3      	b.n	8012880 <__mdiff+0x34>
 8012938:	f856 8b04 	ldr.w	r8, [r6], #4
 801293c:	fa11 f288 	uxtah	r2, r1, r8
 8012940:	1414      	asrs	r4, r2, #16
 8012942:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8012946:	b292      	uxth	r2, r2
 8012948:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 801294c:	f84e 2b04 	str.w	r2, [lr], #4
 8012950:	1421      	asrs	r1, r4, #16
 8012952:	e7e0      	b.n	8012916 <__mdiff+0xca>
 8012954:	3f01      	subs	r7, #1
 8012956:	e7ea      	b.n	801292e <__mdiff+0xe2>
 8012958:	08014eb0 	.word	0x08014eb0
 801295c:	08014fa0 	.word	0x08014fa0

08012960 <__ulp>:
 8012960:	b082      	sub	sp, #8
 8012962:	ed8d 0b00 	vstr	d0, [sp]
 8012966:	9b01      	ldr	r3, [sp, #4]
 8012968:	4912      	ldr	r1, [pc, #72]	; (80129b4 <__ulp+0x54>)
 801296a:	4019      	ands	r1, r3
 801296c:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 8012970:	2900      	cmp	r1, #0
 8012972:	dd05      	ble.n	8012980 <__ulp+0x20>
 8012974:	2200      	movs	r2, #0
 8012976:	460b      	mov	r3, r1
 8012978:	ec43 2b10 	vmov	d0, r2, r3
 801297c:	b002      	add	sp, #8
 801297e:	4770      	bx	lr
 8012980:	4249      	negs	r1, r1
 8012982:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 8012986:	ea4f 5021 	mov.w	r0, r1, asr #20
 801298a:	f04f 0200 	mov.w	r2, #0
 801298e:	f04f 0300 	mov.w	r3, #0
 8012992:	da04      	bge.n	801299e <__ulp+0x3e>
 8012994:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 8012998:	fa41 f300 	asr.w	r3, r1, r0
 801299c:	e7ec      	b.n	8012978 <__ulp+0x18>
 801299e:	f1a0 0114 	sub.w	r1, r0, #20
 80129a2:	291e      	cmp	r1, #30
 80129a4:	bfda      	itte	le
 80129a6:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 80129aa:	fa20 f101 	lsrle.w	r1, r0, r1
 80129ae:	2101      	movgt	r1, #1
 80129b0:	460a      	mov	r2, r1
 80129b2:	e7e1      	b.n	8012978 <__ulp+0x18>
 80129b4:	7ff00000 	.word	0x7ff00000

080129b8 <__b2d>:
 80129b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80129ba:	6905      	ldr	r5, [r0, #16]
 80129bc:	f100 0714 	add.w	r7, r0, #20
 80129c0:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 80129c4:	1f2e      	subs	r6, r5, #4
 80129c6:	f855 4c04 	ldr.w	r4, [r5, #-4]
 80129ca:	4620      	mov	r0, r4
 80129cc:	f7ff fd48 	bl	8012460 <__hi0bits>
 80129d0:	f1c0 0320 	rsb	r3, r0, #32
 80129d4:	280a      	cmp	r0, #10
 80129d6:	f8df c07c 	ldr.w	ip, [pc, #124]	; 8012a54 <__b2d+0x9c>
 80129da:	600b      	str	r3, [r1, #0]
 80129dc:	dc14      	bgt.n	8012a08 <__b2d+0x50>
 80129de:	f1c0 0e0b 	rsb	lr, r0, #11
 80129e2:	fa24 f10e 	lsr.w	r1, r4, lr
 80129e6:	42b7      	cmp	r7, r6
 80129e8:	ea41 030c 	orr.w	r3, r1, ip
 80129ec:	bf34      	ite	cc
 80129ee:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 80129f2:	2100      	movcs	r1, #0
 80129f4:	3015      	adds	r0, #21
 80129f6:	fa04 f000 	lsl.w	r0, r4, r0
 80129fa:	fa21 f10e 	lsr.w	r1, r1, lr
 80129fe:	ea40 0201 	orr.w	r2, r0, r1
 8012a02:	ec43 2b10 	vmov	d0, r2, r3
 8012a06:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8012a08:	42b7      	cmp	r7, r6
 8012a0a:	bf3a      	itte	cc
 8012a0c:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8012a10:	f1a5 0608 	subcc.w	r6, r5, #8
 8012a14:	2100      	movcs	r1, #0
 8012a16:	380b      	subs	r0, #11
 8012a18:	d017      	beq.n	8012a4a <__b2d+0x92>
 8012a1a:	f1c0 0c20 	rsb	ip, r0, #32
 8012a1e:	fa04 f500 	lsl.w	r5, r4, r0
 8012a22:	42be      	cmp	r6, r7
 8012a24:	fa21 f40c 	lsr.w	r4, r1, ip
 8012a28:	ea45 0504 	orr.w	r5, r5, r4
 8012a2c:	bf8c      	ite	hi
 8012a2e:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 8012a32:	2400      	movls	r4, #0
 8012a34:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 8012a38:	fa01 f000 	lsl.w	r0, r1, r0
 8012a3c:	fa24 f40c 	lsr.w	r4, r4, ip
 8012a40:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8012a44:	ea40 0204 	orr.w	r2, r0, r4
 8012a48:	e7db      	b.n	8012a02 <__b2d+0x4a>
 8012a4a:	ea44 030c 	orr.w	r3, r4, ip
 8012a4e:	460a      	mov	r2, r1
 8012a50:	e7d7      	b.n	8012a02 <__b2d+0x4a>
 8012a52:	bf00      	nop
 8012a54:	3ff00000 	.word	0x3ff00000

08012a58 <__d2b>:
 8012a58:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8012a5c:	4689      	mov	r9, r1
 8012a5e:	2101      	movs	r1, #1
 8012a60:	ec57 6b10 	vmov	r6, r7, d0
 8012a64:	4690      	mov	r8, r2
 8012a66:	f7ff fc09 	bl	801227c <_Balloc>
 8012a6a:	4604      	mov	r4, r0
 8012a6c:	b930      	cbnz	r0, 8012a7c <__d2b+0x24>
 8012a6e:	4602      	mov	r2, r0
 8012a70:	4b25      	ldr	r3, [pc, #148]	; (8012b08 <__d2b+0xb0>)
 8012a72:	4826      	ldr	r0, [pc, #152]	; (8012b0c <__d2b+0xb4>)
 8012a74:	f240 310a 	movw	r1, #778	; 0x30a
 8012a78:	f000 fba6 	bl	80131c8 <__assert_func>
 8012a7c:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8012a80:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8012a84:	bb35      	cbnz	r5, 8012ad4 <__d2b+0x7c>
 8012a86:	2e00      	cmp	r6, #0
 8012a88:	9301      	str	r3, [sp, #4]
 8012a8a:	d028      	beq.n	8012ade <__d2b+0x86>
 8012a8c:	4668      	mov	r0, sp
 8012a8e:	9600      	str	r6, [sp, #0]
 8012a90:	f7ff fd06 	bl	80124a0 <__lo0bits>
 8012a94:	9900      	ldr	r1, [sp, #0]
 8012a96:	b300      	cbz	r0, 8012ada <__d2b+0x82>
 8012a98:	9a01      	ldr	r2, [sp, #4]
 8012a9a:	f1c0 0320 	rsb	r3, r0, #32
 8012a9e:	fa02 f303 	lsl.w	r3, r2, r3
 8012aa2:	430b      	orrs	r3, r1
 8012aa4:	40c2      	lsrs	r2, r0
 8012aa6:	6163      	str	r3, [r4, #20]
 8012aa8:	9201      	str	r2, [sp, #4]
 8012aaa:	9b01      	ldr	r3, [sp, #4]
 8012aac:	61a3      	str	r3, [r4, #24]
 8012aae:	2b00      	cmp	r3, #0
 8012ab0:	bf14      	ite	ne
 8012ab2:	2202      	movne	r2, #2
 8012ab4:	2201      	moveq	r2, #1
 8012ab6:	6122      	str	r2, [r4, #16]
 8012ab8:	b1d5      	cbz	r5, 8012af0 <__d2b+0x98>
 8012aba:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8012abe:	4405      	add	r5, r0
 8012ac0:	f8c9 5000 	str.w	r5, [r9]
 8012ac4:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8012ac8:	f8c8 0000 	str.w	r0, [r8]
 8012acc:	4620      	mov	r0, r4
 8012ace:	b003      	add	sp, #12
 8012ad0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8012ad4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8012ad8:	e7d5      	b.n	8012a86 <__d2b+0x2e>
 8012ada:	6161      	str	r1, [r4, #20]
 8012adc:	e7e5      	b.n	8012aaa <__d2b+0x52>
 8012ade:	a801      	add	r0, sp, #4
 8012ae0:	f7ff fcde 	bl	80124a0 <__lo0bits>
 8012ae4:	9b01      	ldr	r3, [sp, #4]
 8012ae6:	6163      	str	r3, [r4, #20]
 8012ae8:	2201      	movs	r2, #1
 8012aea:	6122      	str	r2, [r4, #16]
 8012aec:	3020      	adds	r0, #32
 8012aee:	e7e3      	b.n	8012ab8 <__d2b+0x60>
 8012af0:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8012af4:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8012af8:	f8c9 0000 	str.w	r0, [r9]
 8012afc:	6918      	ldr	r0, [r3, #16]
 8012afe:	f7ff fcaf 	bl	8012460 <__hi0bits>
 8012b02:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8012b06:	e7df      	b.n	8012ac8 <__d2b+0x70>
 8012b08:	08014eb0 	.word	0x08014eb0
 8012b0c:	08014fa0 	.word	0x08014fa0

08012b10 <__ratio>:
 8012b10:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012b14:	4688      	mov	r8, r1
 8012b16:	4669      	mov	r1, sp
 8012b18:	4681      	mov	r9, r0
 8012b1a:	f7ff ff4d 	bl	80129b8 <__b2d>
 8012b1e:	a901      	add	r1, sp, #4
 8012b20:	4640      	mov	r0, r8
 8012b22:	ec55 4b10 	vmov	r4, r5, d0
 8012b26:	f7ff ff47 	bl	80129b8 <__b2d>
 8012b2a:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8012b2e:	f8d8 2010 	ldr.w	r2, [r8, #16]
 8012b32:	eba3 0c02 	sub.w	ip, r3, r2
 8012b36:	e9dd 3200 	ldrd	r3, r2, [sp]
 8012b3a:	1a9b      	subs	r3, r3, r2
 8012b3c:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 8012b40:	ec51 0b10 	vmov	r0, r1, d0
 8012b44:	2b00      	cmp	r3, #0
 8012b46:	bfd6      	itet	le
 8012b48:	460a      	movle	r2, r1
 8012b4a:	462a      	movgt	r2, r5
 8012b4c:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8012b50:	468b      	mov	fp, r1
 8012b52:	462f      	mov	r7, r5
 8012b54:	bfd4      	ite	le
 8012b56:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 8012b5a:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 8012b5e:	4620      	mov	r0, r4
 8012b60:	ee10 2a10 	vmov	r2, s0
 8012b64:	465b      	mov	r3, fp
 8012b66:	4639      	mov	r1, r7
 8012b68:	f7ed fe98 	bl	800089c <__aeabi_ddiv>
 8012b6c:	ec41 0b10 	vmov	d0, r0, r1
 8012b70:	b003      	add	sp, #12
 8012b72:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08012b76 <__copybits>:
 8012b76:	3901      	subs	r1, #1
 8012b78:	b570      	push	{r4, r5, r6, lr}
 8012b7a:	1149      	asrs	r1, r1, #5
 8012b7c:	6914      	ldr	r4, [r2, #16]
 8012b7e:	3101      	adds	r1, #1
 8012b80:	f102 0314 	add.w	r3, r2, #20
 8012b84:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8012b88:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8012b8c:	1f05      	subs	r5, r0, #4
 8012b8e:	42a3      	cmp	r3, r4
 8012b90:	d30c      	bcc.n	8012bac <__copybits+0x36>
 8012b92:	1aa3      	subs	r3, r4, r2
 8012b94:	3b11      	subs	r3, #17
 8012b96:	f023 0303 	bic.w	r3, r3, #3
 8012b9a:	3211      	adds	r2, #17
 8012b9c:	42a2      	cmp	r2, r4
 8012b9e:	bf88      	it	hi
 8012ba0:	2300      	movhi	r3, #0
 8012ba2:	4418      	add	r0, r3
 8012ba4:	2300      	movs	r3, #0
 8012ba6:	4288      	cmp	r0, r1
 8012ba8:	d305      	bcc.n	8012bb6 <__copybits+0x40>
 8012baa:	bd70      	pop	{r4, r5, r6, pc}
 8012bac:	f853 6b04 	ldr.w	r6, [r3], #4
 8012bb0:	f845 6f04 	str.w	r6, [r5, #4]!
 8012bb4:	e7eb      	b.n	8012b8e <__copybits+0x18>
 8012bb6:	f840 3b04 	str.w	r3, [r0], #4
 8012bba:	e7f4      	b.n	8012ba6 <__copybits+0x30>

08012bbc <__any_on>:
 8012bbc:	f100 0214 	add.w	r2, r0, #20
 8012bc0:	6900      	ldr	r0, [r0, #16]
 8012bc2:	114b      	asrs	r3, r1, #5
 8012bc4:	4298      	cmp	r0, r3
 8012bc6:	b510      	push	{r4, lr}
 8012bc8:	db11      	blt.n	8012bee <__any_on+0x32>
 8012bca:	dd0a      	ble.n	8012be2 <__any_on+0x26>
 8012bcc:	f011 011f 	ands.w	r1, r1, #31
 8012bd0:	d007      	beq.n	8012be2 <__any_on+0x26>
 8012bd2:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8012bd6:	fa24 f001 	lsr.w	r0, r4, r1
 8012bda:	fa00 f101 	lsl.w	r1, r0, r1
 8012bde:	428c      	cmp	r4, r1
 8012be0:	d10b      	bne.n	8012bfa <__any_on+0x3e>
 8012be2:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8012be6:	4293      	cmp	r3, r2
 8012be8:	d803      	bhi.n	8012bf2 <__any_on+0x36>
 8012bea:	2000      	movs	r0, #0
 8012bec:	bd10      	pop	{r4, pc}
 8012bee:	4603      	mov	r3, r0
 8012bf0:	e7f7      	b.n	8012be2 <__any_on+0x26>
 8012bf2:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8012bf6:	2900      	cmp	r1, #0
 8012bf8:	d0f5      	beq.n	8012be6 <__any_on+0x2a>
 8012bfa:	2001      	movs	r0, #1
 8012bfc:	e7f6      	b.n	8012bec <__any_on+0x30>

08012bfe <_calloc_r>:
 8012bfe:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8012c00:	fba1 2402 	umull	r2, r4, r1, r2
 8012c04:	b94c      	cbnz	r4, 8012c1a <_calloc_r+0x1c>
 8012c06:	4611      	mov	r1, r2
 8012c08:	9201      	str	r2, [sp, #4]
 8012c0a:	f000 f87b 	bl	8012d04 <_malloc_r>
 8012c0e:	9a01      	ldr	r2, [sp, #4]
 8012c10:	4605      	mov	r5, r0
 8012c12:	b930      	cbnz	r0, 8012c22 <_calloc_r+0x24>
 8012c14:	4628      	mov	r0, r5
 8012c16:	b003      	add	sp, #12
 8012c18:	bd30      	pop	{r4, r5, pc}
 8012c1a:	220c      	movs	r2, #12
 8012c1c:	6002      	str	r2, [r0, #0]
 8012c1e:	2500      	movs	r5, #0
 8012c20:	e7f8      	b.n	8012c14 <_calloc_r+0x16>
 8012c22:	4621      	mov	r1, r4
 8012c24:	f7fc fa88 	bl	800f138 <memset>
 8012c28:	e7f4      	b.n	8012c14 <_calloc_r+0x16>
	...

08012c2c <_free_r>:
 8012c2c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8012c2e:	2900      	cmp	r1, #0
 8012c30:	d044      	beq.n	8012cbc <_free_r+0x90>
 8012c32:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8012c36:	9001      	str	r0, [sp, #4]
 8012c38:	2b00      	cmp	r3, #0
 8012c3a:	f1a1 0404 	sub.w	r4, r1, #4
 8012c3e:	bfb8      	it	lt
 8012c40:	18e4      	addlt	r4, r4, r3
 8012c42:	f000 fb35 	bl	80132b0 <__malloc_lock>
 8012c46:	4a1e      	ldr	r2, [pc, #120]	; (8012cc0 <_free_r+0x94>)
 8012c48:	9801      	ldr	r0, [sp, #4]
 8012c4a:	6813      	ldr	r3, [r2, #0]
 8012c4c:	b933      	cbnz	r3, 8012c5c <_free_r+0x30>
 8012c4e:	6063      	str	r3, [r4, #4]
 8012c50:	6014      	str	r4, [r2, #0]
 8012c52:	b003      	add	sp, #12
 8012c54:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8012c58:	f000 bb30 	b.w	80132bc <__malloc_unlock>
 8012c5c:	42a3      	cmp	r3, r4
 8012c5e:	d908      	bls.n	8012c72 <_free_r+0x46>
 8012c60:	6825      	ldr	r5, [r4, #0]
 8012c62:	1961      	adds	r1, r4, r5
 8012c64:	428b      	cmp	r3, r1
 8012c66:	bf01      	itttt	eq
 8012c68:	6819      	ldreq	r1, [r3, #0]
 8012c6a:	685b      	ldreq	r3, [r3, #4]
 8012c6c:	1949      	addeq	r1, r1, r5
 8012c6e:	6021      	streq	r1, [r4, #0]
 8012c70:	e7ed      	b.n	8012c4e <_free_r+0x22>
 8012c72:	461a      	mov	r2, r3
 8012c74:	685b      	ldr	r3, [r3, #4]
 8012c76:	b10b      	cbz	r3, 8012c7c <_free_r+0x50>
 8012c78:	42a3      	cmp	r3, r4
 8012c7a:	d9fa      	bls.n	8012c72 <_free_r+0x46>
 8012c7c:	6811      	ldr	r1, [r2, #0]
 8012c7e:	1855      	adds	r5, r2, r1
 8012c80:	42a5      	cmp	r5, r4
 8012c82:	d10b      	bne.n	8012c9c <_free_r+0x70>
 8012c84:	6824      	ldr	r4, [r4, #0]
 8012c86:	4421      	add	r1, r4
 8012c88:	1854      	adds	r4, r2, r1
 8012c8a:	42a3      	cmp	r3, r4
 8012c8c:	6011      	str	r1, [r2, #0]
 8012c8e:	d1e0      	bne.n	8012c52 <_free_r+0x26>
 8012c90:	681c      	ldr	r4, [r3, #0]
 8012c92:	685b      	ldr	r3, [r3, #4]
 8012c94:	6053      	str	r3, [r2, #4]
 8012c96:	4421      	add	r1, r4
 8012c98:	6011      	str	r1, [r2, #0]
 8012c9a:	e7da      	b.n	8012c52 <_free_r+0x26>
 8012c9c:	d902      	bls.n	8012ca4 <_free_r+0x78>
 8012c9e:	230c      	movs	r3, #12
 8012ca0:	6003      	str	r3, [r0, #0]
 8012ca2:	e7d6      	b.n	8012c52 <_free_r+0x26>
 8012ca4:	6825      	ldr	r5, [r4, #0]
 8012ca6:	1961      	adds	r1, r4, r5
 8012ca8:	428b      	cmp	r3, r1
 8012caa:	bf04      	itt	eq
 8012cac:	6819      	ldreq	r1, [r3, #0]
 8012cae:	685b      	ldreq	r3, [r3, #4]
 8012cb0:	6063      	str	r3, [r4, #4]
 8012cb2:	bf04      	itt	eq
 8012cb4:	1949      	addeq	r1, r1, r5
 8012cb6:	6021      	streq	r1, [r4, #0]
 8012cb8:	6054      	str	r4, [r2, #4]
 8012cba:	e7ca      	b.n	8012c52 <_free_r+0x26>
 8012cbc:	b003      	add	sp, #12
 8012cbe:	bd30      	pop	{r4, r5, pc}
 8012cc0:	200051e8 	.word	0x200051e8

08012cc4 <sbrk_aligned>:
 8012cc4:	b570      	push	{r4, r5, r6, lr}
 8012cc6:	4e0e      	ldr	r6, [pc, #56]	; (8012d00 <sbrk_aligned+0x3c>)
 8012cc8:	460c      	mov	r4, r1
 8012cca:	6831      	ldr	r1, [r6, #0]
 8012ccc:	4605      	mov	r5, r0
 8012cce:	b911      	cbnz	r1, 8012cd6 <sbrk_aligned+0x12>
 8012cd0:	f000 f9ee 	bl	80130b0 <_sbrk_r>
 8012cd4:	6030      	str	r0, [r6, #0]
 8012cd6:	4621      	mov	r1, r4
 8012cd8:	4628      	mov	r0, r5
 8012cda:	f000 f9e9 	bl	80130b0 <_sbrk_r>
 8012cde:	1c43      	adds	r3, r0, #1
 8012ce0:	d00a      	beq.n	8012cf8 <sbrk_aligned+0x34>
 8012ce2:	1cc4      	adds	r4, r0, #3
 8012ce4:	f024 0403 	bic.w	r4, r4, #3
 8012ce8:	42a0      	cmp	r0, r4
 8012cea:	d007      	beq.n	8012cfc <sbrk_aligned+0x38>
 8012cec:	1a21      	subs	r1, r4, r0
 8012cee:	4628      	mov	r0, r5
 8012cf0:	f000 f9de 	bl	80130b0 <_sbrk_r>
 8012cf4:	3001      	adds	r0, #1
 8012cf6:	d101      	bne.n	8012cfc <sbrk_aligned+0x38>
 8012cf8:	f04f 34ff 	mov.w	r4, #4294967295
 8012cfc:	4620      	mov	r0, r4
 8012cfe:	bd70      	pop	{r4, r5, r6, pc}
 8012d00:	200051ec 	.word	0x200051ec

08012d04 <_malloc_r>:
 8012d04:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012d08:	1ccd      	adds	r5, r1, #3
 8012d0a:	f025 0503 	bic.w	r5, r5, #3
 8012d0e:	3508      	adds	r5, #8
 8012d10:	2d0c      	cmp	r5, #12
 8012d12:	bf38      	it	cc
 8012d14:	250c      	movcc	r5, #12
 8012d16:	2d00      	cmp	r5, #0
 8012d18:	4607      	mov	r7, r0
 8012d1a:	db01      	blt.n	8012d20 <_malloc_r+0x1c>
 8012d1c:	42a9      	cmp	r1, r5
 8012d1e:	d905      	bls.n	8012d2c <_malloc_r+0x28>
 8012d20:	230c      	movs	r3, #12
 8012d22:	603b      	str	r3, [r7, #0]
 8012d24:	2600      	movs	r6, #0
 8012d26:	4630      	mov	r0, r6
 8012d28:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012d2c:	4e2e      	ldr	r6, [pc, #184]	; (8012de8 <_malloc_r+0xe4>)
 8012d2e:	f000 fabf 	bl	80132b0 <__malloc_lock>
 8012d32:	6833      	ldr	r3, [r6, #0]
 8012d34:	461c      	mov	r4, r3
 8012d36:	bb34      	cbnz	r4, 8012d86 <_malloc_r+0x82>
 8012d38:	4629      	mov	r1, r5
 8012d3a:	4638      	mov	r0, r7
 8012d3c:	f7ff ffc2 	bl	8012cc4 <sbrk_aligned>
 8012d40:	1c43      	adds	r3, r0, #1
 8012d42:	4604      	mov	r4, r0
 8012d44:	d14d      	bne.n	8012de2 <_malloc_r+0xde>
 8012d46:	6834      	ldr	r4, [r6, #0]
 8012d48:	4626      	mov	r6, r4
 8012d4a:	2e00      	cmp	r6, #0
 8012d4c:	d140      	bne.n	8012dd0 <_malloc_r+0xcc>
 8012d4e:	6823      	ldr	r3, [r4, #0]
 8012d50:	4631      	mov	r1, r6
 8012d52:	4638      	mov	r0, r7
 8012d54:	eb04 0803 	add.w	r8, r4, r3
 8012d58:	f000 f9aa 	bl	80130b0 <_sbrk_r>
 8012d5c:	4580      	cmp	r8, r0
 8012d5e:	d13a      	bne.n	8012dd6 <_malloc_r+0xd2>
 8012d60:	6821      	ldr	r1, [r4, #0]
 8012d62:	3503      	adds	r5, #3
 8012d64:	1a6d      	subs	r5, r5, r1
 8012d66:	f025 0503 	bic.w	r5, r5, #3
 8012d6a:	3508      	adds	r5, #8
 8012d6c:	2d0c      	cmp	r5, #12
 8012d6e:	bf38      	it	cc
 8012d70:	250c      	movcc	r5, #12
 8012d72:	4629      	mov	r1, r5
 8012d74:	4638      	mov	r0, r7
 8012d76:	f7ff ffa5 	bl	8012cc4 <sbrk_aligned>
 8012d7a:	3001      	adds	r0, #1
 8012d7c:	d02b      	beq.n	8012dd6 <_malloc_r+0xd2>
 8012d7e:	6823      	ldr	r3, [r4, #0]
 8012d80:	442b      	add	r3, r5
 8012d82:	6023      	str	r3, [r4, #0]
 8012d84:	e00e      	b.n	8012da4 <_malloc_r+0xa0>
 8012d86:	6822      	ldr	r2, [r4, #0]
 8012d88:	1b52      	subs	r2, r2, r5
 8012d8a:	d41e      	bmi.n	8012dca <_malloc_r+0xc6>
 8012d8c:	2a0b      	cmp	r2, #11
 8012d8e:	d916      	bls.n	8012dbe <_malloc_r+0xba>
 8012d90:	1961      	adds	r1, r4, r5
 8012d92:	42a3      	cmp	r3, r4
 8012d94:	6025      	str	r5, [r4, #0]
 8012d96:	bf18      	it	ne
 8012d98:	6059      	strne	r1, [r3, #4]
 8012d9a:	6863      	ldr	r3, [r4, #4]
 8012d9c:	bf08      	it	eq
 8012d9e:	6031      	streq	r1, [r6, #0]
 8012da0:	5162      	str	r2, [r4, r5]
 8012da2:	604b      	str	r3, [r1, #4]
 8012da4:	4638      	mov	r0, r7
 8012da6:	f104 060b 	add.w	r6, r4, #11
 8012daa:	f000 fa87 	bl	80132bc <__malloc_unlock>
 8012dae:	f026 0607 	bic.w	r6, r6, #7
 8012db2:	1d23      	adds	r3, r4, #4
 8012db4:	1af2      	subs	r2, r6, r3
 8012db6:	d0b6      	beq.n	8012d26 <_malloc_r+0x22>
 8012db8:	1b9b      	subs	r3, r3, r6
 8012dba:	50a3      	str	r3, [r4, r2]
 8012dbc:	e7b3      	b.n	8012d26 <_malloc_r+0x22>
 8012dbe:	6862      	ldr	r2, [r4, #4]
 8012dc0:	42a3      	cmp	r3, r4
 8012dc2:	bf0c      	ite	eq
 8012dc4:	6032      	streq	r2, [r6, #0]
 8012dc6:	605a      	strne	r2, [r3, #4]
 8012dc8:	e7ec      	b.n	8012da4 <_malloc_r+0xa0>
 8012dca:	4623      	mov	r3, r4
 8012dcc:	6864      	ldr	r4, [r4, #4]
 8012dce:	e7b2      	b.n	8012d36 <_malloc_r+0x32>
 8012dd0:	4634      	mov	r4, r6
 8012dd2:	6876      	ldr	r6, [r6, #4]
 8012dd4:	e7b9      	b.n	8012d4a <_malloc_r+0x46>
 8012dd6:	230c      	movs	r3, #12
 8012dd8:	603b      	str	r3, [r7, #0]
 8012dda:	4638      	mov	r0, r7
 8012ddc:	f000 fa6e 	bl	80132bc <__malloc_unlock>
 8012de0:	e7a1      	b.n	8012d26 <_malloc_r+0x22>
 8012de2:	6025      	str	r5, [r4, #0]
 8012de4:	e7de      	b.n	8012da4 <_malloc_r+0xa0>
 8012de6:	bf00      	nop
 8012de8:	200051e8 	.word	0x200051e8

08012dec <__sfputc_r>:
 8012dec:	6893      	ldr	r3, [r2, #8]
 8012dee:	3b01      	subs	r3, #1
 8012df0:	2b00      	cmp	r3, #0
 8012df2:	b410      	push	{r4}
 8012df4:	6093      	str	r3, [r2, #8]
 8012df6:	da08      	bge.n	8012e0a <__sfputc_r+0x1e>
 8012df8:	6994      	ldr	r4, [r2, #24]
 8012dfa:	42a3      	cmp	r3, r4
 8012dfc:	db01      	blt.n	8012e02 <__sfputc_r+0x16>
 8012dfe:	290a      	cmp	r1, #10
 8012e00:	d103      	bne.n	8012e0a <__sfputc_r+0x1e>
 8012e02:	f85d 4b04 	ldr.w	r4, [sp], #4
 8012e06:	f7fd bd51 	b.w	80108ac <__swbuf_r>
 8012e0a:	6813      	ldr	r3, [r2, #0]
 8012e0c:	1c58      	adds	r0, r3, #1
 8012e0e:	6010      	str	r0, [r2, #0]
 8012e10:	7019      	strb	r1, [r3, #0]
 8012e12:	4608      	mov	r0, r1
 8012e14:	f85d 4b04 	ldr.w	r4, [sp], #4
 8012e18:	4770      	bx	lr

08012e1a <__sfputs_r>:
 8012e1a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012e1c:	4606      	mov	r6, r0
 8012e1e:	460f      	mov	r7, r1
 8012e20:	4614      	mov	r4, r2
 8012e22:	18d5      	adds	r5, r2, r3
 8012e24:	42ac      	cmp	r4, r5
 8012e26:	d101      	bne.n	8012e2c <__sfputs_r+0x12>
 8012e28:	2000      	movs	r0, #0
 8012e2a:	e007      	b.n	8012e3c <__sfputs_r+0x22>
 8012e2c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8012e30:	463a      	mov	r2, r7
 8012e32:	4630      	mov	r0, r6
 8012e34:	f7ff ffda 	bl	8012dec <__sfputc_r>
 8012e38:	1c43      	adds	r3, r0, #1
 8012e3a:	d1f3      	bne.n	8012e24 <__sfputs_r+0xa>
 8012e3c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08012e40 <_vfiprintf_r>:
 8012e40:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012e44:	460d      	mov	r5, r1
 8012e46:	b09d      	sub	sp, #116	; 0x74
 8012e48:	4614      	mov	r4, r2
 8012e4a:	4698      	mov	r8, r3
 8012e4c:	4606      	mov	r6, r0
 8012e4e:	b118      	cbz	r0, 8012e58 <_vfiprintf_r+0x18>
 8012e50:	6983      	ldr	r3, [r0, #24]
 8012e52:	b90b      	cbnz	r3, 8012e58 <_vfiprintf_r+0x18>
 8012e54:	f7fe fd80 	bl	8011958 <__sinit>
 8012e58:	4b89      	ldr	r3, [pc, #548]	; (8013080 <_vfiprintf_r+0x240>)
 8012e5a:	429d      	cmp	r5, r3
 8012e5c:	d11b      	bne.n	8012e96 <_vfiprintf_r+0x56>
 8012e5e:	6875      	ldr	r5, [r6, #4]
 8012e60:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8012e62:	07d9      	lsls	r1, r3, #31
 8012e64:	d405      	bmi.n	8012e72 <_vfiprintf_r+0x32>
 8012e66:	89ab      	ldrh	r3, [r5, #12]
 8012e68:	059a      	lsls	r2, r3, #22
 8012e6a:	d402      	bmi.n	8012e72 <_vfiprintf_r+0x32>
 8012e6c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8012e6e:	f7ff f984 	bl	801217a <__retarget_lock_acquire_recursive>
 8012e72:	89ab      	ldrh	r3, [r5, #12]
 8012e74:	071b      	lsls	r3, r3, #28
 8012e76:	d501      	bpl.n	8012e7c <_vfiprintf_r+0x3c>
 8012e78:	692b      	ldr	r3, [r5, #16]
 8012e7a:	b9eb      	cbnz	r3, 8012eb8 <_vfiprintf_r+0x78>
 8012e7c:	4629      	mov	r1, r5
 8012e7e:	4630      	mov	r0, r6
 8012e80:	f7fd fd66 	bl	8010950 <__swsetup_r>
 8012e84:	b1c0      	cbz	r0, 8012eb8 <_vfiprintf_r+0x78>
 8012e86:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8012e88:	07dc      	lsls	r4, r3, #31
 8012e8a:	d50e      	bpl.n	8012eaa <_vfiprintf_r+0x6a>
 8012e8c:	f04f 30ff 	mov.w	r0, #4294967295
 8012e90:	b01d      	add	sp, #116	; 0x74
 8012e92:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012e96:	4b7b      	ldr	r3, [pc, #492]	; (8013084 <_vfiprintf_r+0x244>)
 8012e98:	429d      	cmp	r5, r3
 8012e9a:	d101      	bne.n	8012ea0 <_vfiprintf_r+0x60>
 8012e9c:	68b5      	ldr	r5, [r6, #8]
 8012e9e:	e7df      	b.n	8012e60 <_vfiprintf_r+0x20>
 8012ea0:	4b79      	ldr	r3, [pc, #484]	; (8013088 <_vfiprintf_r+0x248>)
 8012ea2:	429d      	cmp	r5, r3
 8012ea4:	bf08      	it	eq
 8012ea6:	68f5      	ldreq	r5, [r6, #12]
 8012ea8:	e7da      	b.n	8012e60 <_vfiprintf_r+0x20>
 8012eaa:	89ab      	ldrh	r3, [r5, #12]
 8012eac:	0598      	lsls	r0, r3, #22
 8012eae:	d4ed      	bmi.n	8012e8c <_vfiprintf_r+0x4c>
 8012eb0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8012eb2:	f7ff f963 	bl	801217c <__retarget_lock_release_recursive>
 8012eb6:	e7e9      	b.n	8012e8c <_vfiprintf_r+0x4c>
 8012eb8:	2300      	movs	r3, #0
 8012eba:	9309      	str	r3, [sp, #36]	; 0x24
 8012ebc:	2320      	movs	r3, #32
 8012ebe:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8012ec2:	f8cd 800c 	str.w	r8, [sp, #12]
 8012ec6:	2330      	movs	r3, #48	; 0x30
 8012ec8:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 801308c <_vfiprintf_r+0x24c>
 8012ecc:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8012ed0:	f04f 0901 	mov.w	r9, #1
 8012ed4:	4623      	mov	r3, r4
 8012ed6:	469a      	mov	sl, r3
 8012ed8:	f813 2b01 	ldrb.w	r2, [r3], #1
 8012edc:	b10a      	cbz	r2, 8012ee2 <_vfiprintf_r+0xa2>
 8012ede:	2a25      	cmp	r2, #37	; 0x25
 8012ee0:	d1f9      	bne.n	8012ed6 <_vfiprintf_r+0x96>
 8012ee2:	ebba 0b04 	subs.w	fp, sl, r4
 8012ee6:	d00b      	beq.n	8012f00 <_vfiprintf_r+0xc0>
 8012ee8:	465b      	mov	r3, fp
 8012eea:	4622      	mov	r2, r4
 8012eec:	4629      	mov	r1, r5
 8012eee:	4630      	mov	r0, r6
 8012ef0:	f7ff ff93 	bl	8012e1a <__sfputs_r>
 8012ef4:	3001      	adds	r0, #1
 8012ef6:	f000 80aa 	beq.w	801304e <_vfiprintf_r+0x20e>
 8012efa:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8012efc:	445a      	add	r2, fp
 8012efe:	9209      	str	r2, [sp, #36]	; 0x24
 8012f00:	f89a 3000 	ldrb.w	r3, [sl]
 8012f04:	2b00      	cmp	r3, #0
 8012f06:	f000 80a2 	beq.w	801304e <_vfiprintf_r+0x20e>
 8012f0a:	2300      	movs	r3, #0
 8012f0c:	f04f 32ff 	mov.w	r2, #4294967295
 8012f10:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8012f14:	f10a 0a01 	add.w	sl, sl, #1
 8012f18:	9304      	str	r3, [sp, #16]
 8012f1a:	9307      	str	r3, [sp, #28]
 8012f1c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8012f20:	931a      	str	r3, [sp, #104]	; 0x68
 8012f22:	4654      	mov	r4, sl
 8012f24:	2205      	movs	r2, #5
 8012f26:	f814 1b01 	ldrb.w	r1, [r4], #1
 8012f2a:	4858      	ldr	r0, [pc, #352]	; (801308c <_vfiprintf_r+0x24c>)
 8012f2c:	f7ed f980 	bl	8000230 <memchr>
 8012f30:	9a04      	ldr	r2, [sp, #16]
 8012f32:	b9d8      	cbnz	r0, 8012f6c <_vfiprintf_r+0x12c>
 8012f34:	06d1      	lsls	r1, r2, #27
 8012f36:	bf44      	itt	mi
 8012f38:	2320      	movmi	r3, #32
 8012f3a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8012f3e:	0713      	lsls	r3, r2, #28
 8012f40:	bf44      	itt	mi
 8012f42:	232b      	movmi	r3, #43	; 0x2b
 8012f44:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8012f48:	f89a 3000 	ldrb.w	r3, [sl]
 8012f4c:	2b2a      	cmp	r3, #42	; 0x2a
 8012f4e:	d015      	beq.n	8012f7c <_vfiprintf_r+0x13c>
 8012f50:	9a07      	ldr	r2, [sp, #28]
 8012f52:	4654      	mov	r4, sl
 8012f54:	2000      	movs	r0, #0
 8012f56:	f04f 0c0a 	mov.w	ip, #10
 8012f5a:	4621      	mov	r1, r4
 8012f5c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8012f60:	3b30      	subs	r3, #48	; 0x30
 8012f62:	2b09      	cmp	r3, #9
 8012f64:	d94e      	bls.n	8013004 <_vfiprintf_r+0x1c4>
 8012f66:	b1b0      	cbz	r0, 8012f96 <_vfiprintf_r+0x156>
 8012f68:	9207      	str	r2, [sp, #28]
 8012f6a:	e014      	b.n	8012f96 <_vfiprintf_r+0x156>
 8012f6c:	eba0 0308 	sub.w	r3, r0, r8
 8012f70:	fa09 f303 	lsl.w	r3, r9, r3
 8012f74:	4313      	orrs	r3, r2
 8012f76:	9304      	str	r3, [sp, #16]
 8012f78:	46a2      	mov	sl, r4
 8012f7a:	e7d2      	b.n	8012f22 <_vfiprintf_r+0xe2>
 8012f7c:	9b03      	ldr	r3, [sp, #12]
 8012f7e:	1d19      	adds	r1, r3, #4
 8012f80:	681b      	ldr	r3, [r3, #0]
 8012f82:	9103      	str	r1, [sp, #12]
 8012f84:	2b00      	cmp	r3, #0
 8012f86:	bfbb      	ittet	lt
 8012f88:	425b      	neglt	r3, r3
 8012f8a:	f042 0202 	orrlt.w	r2, r2, #2
 8012f8e:	9307      	strge	r3, [sp, #28]
 8012f90:	9307      	strlt	r3, [sp, #28]
 8012f92:	bfb8      	it	lt
 8012f94:	9204      	strlt	r2, [sp, #16]
 8012f96:	7823      	ldrb	r3, [r4, #0]
 8012f98:	2b2e      	cmp	r3, #46	; 0x2e
 8012f9a:	d10c      	bne.n	8012fb6 <_vfiprintf_r+0x176>
 8012f9c:	7863      	ldrb	r3, [r4, #1]
 8012f9e:	2b2a      	cmp	r3, #42	; 0x2a
 8012fa0:	d135      	bne.n	801300e <_vfiprintf_r+0x1ce>
 8012fa2:	9b03      	ldr	r3, [sp, #12]
 8012fa4:	1d1a      	adds	r2, r3, #4
 8012fa6:	681b      	ldr	r3, [r3, #0]
 8012fa8:	9203      	str	r2, [sp, #12]
 8012faa:	2b00      	cmp	r3, #0
 8012fac:	bfb8      	it	lt
 8012fae:	f04f 33ff 	movlt.w	r3, #4294967295
 8012fb2:	3402      	adds	r4, #2
 8012fb4:	9305      	str	r3, [sp, #20]
 8012fb6:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 801309c <_vfiprintf_r+0x25c>
 8012fba:	7821      	ldrb	r1, [r4, #0]
 8012fbc:	2203      	movs	r2, #3
 8012fbe:	4650      	mov	r0, sl
 8012fc0:	f7ed f936 	bl	8000230 <memchr>
 8012fc4:	b140      	cbz	r0, 8012fd8 <_vfiprintf_r+0x198>
 8012fc6:	2340      	movs	r3, #64	; 0x40
 8012fc8:	eba0 000a 	sub.w	r0, r0, sl
 8012fcc:	fa03 f000 	lsl.w	r0, r3, r0
 8012fd0:	9b04      	ldr	r3, [sp, #16]
 8012fd2:	4303      	orrs	r3, r0
 8012fd4:	3401      	adds	r4, #1
 8012fd6:	9304      	str	r3, [sp, #16]
 8012fd8:	f814 1b01 	ldrb.w	r1, [r4], #1
 8012fdc:	482c      	ldr	r0, [pc, #176]	; (8013090 <_vfiprintf_r+0x250>)
 8012fde:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8012fe2:	2206      	movs	r2, #6
 8012fe4:	f7ed f924 	bl	8000230 <memchr>
 8012fe8:	2800      	cmp	r0, #0
 8012fea:	d03f      	beq.n	801306c <_vfiprintf_r+0x22c>
 8012fec:	4b29      	ldr	r3, [pc, #164]	; (8013094 <_vfiprintf_r+0x254>)
 8012fee:	bb1b      	cbnz	r3, 8013038 <_vfiprintf_r+0x1f8>
 8012ff0:	9b03      	ldr	r3, [sp, #12]
 8012ff2:	3307      	adds	r3, #7
 8012ff4:	f023 0307 	bic.w	r3, r3, #7
 8012ff8:	3308      	adds	r3, #8
 8012ffa:	9303      	str	r3, [sp, #12]
 8012ffc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8012ffe:	443b      	add	r3, r7
 8013000:	9309      	str	r3, [sp, #36]	; 0x24
 8013002:	e767      	b.n	8012ed4 <_vfiprintf_r+0x94>
 8013004:	fb0c 3202 	mla	r2, ip, r2, r3
 8013008:	460c      	mov	r4, r1
 801300a:	2001      	movs	r0, #1
 801300c:	e7a5      	b.n	8012f5a <_vfiprintf_r+0x11a>
 801300e:	2300      	movs	r3, #0
 8013010:	3401      	adds	r4, #1
 8013012:	9305      	str	r3, [sp, #20]
 8013014:	4619      	mov	r1, r3
 8013016:	f04f 0c0a 	mov.w	ip, #10
 801301a:	4620      	mov	r0, r4
 801301c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8013020:	3a30      	subs	r2, #48	; 0x30
 8013022:	2a09      	cmp	r2, #9
 8013024:	d903      	bls.n	801302e <_vfiprintf_r+0x1ee>
 8013026:	2b00      	cmp	r3, #0
 8013028:	d0c5      	beq.n	8012fb6 <_vfiprintf_r+0x176>
 801302a:	9105      	str	r1, [sp, #20]
 801302c:	e7c3      	b.n	8012fb6 <_vfiprintf_r+0x176>
 801302e:	fb0c 2101 	mla	r1, ip, r1, r2
 8013032:	4604      	mov	r4, r0
 8013034:	2301      	movs	r3, #1
 8013036:	e7f0      	b.n	801301a <_vfiprintf_r+0x1da>
 8013038:	ab03      	add	r3, sp, #12
 801303a:	9300      	str	r3, [sp, #0]
 801303c:	462a      	mov	r2, r5
 801303e:	4b16      	ldr	r3, [pc, #88]	; (8013098 <_vfiprintf_r+0x258>)
 8013040:	a904      	add	r1, sp, #16
 8013042:	4630      	mov	r0, r6
 8013044:	f7fc f920 	bl	800f288 <_printf_float>
 8013048:	4607      	mov	r7, r0
 801304a:	1c78      	adds	r0, r7, #1
 801304c:	d1d6      	bne.n	8012ffc <_vfiprintf_r+0x1bc>
 801304e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8013050:	07d9      	lsls	r1, r3, #31
 8013052:	d405      	bmi.n	8013060 <_vfiprintf_r+0x220>
 8013054:	89ab      	ldrh	r3, [r5, #12]
 8013056:	059a      	lsls	r2, r3, #22
 8013058:	d402      	bmi.n	8013060 <_vfiprintf_r+0x220>
 801305a:	6da8      	ldr	r0, [r5, #88]	; 0x58
 801305c:	f7ff f88e 	bl	801217c <__retarget_lock_release_recursive>
 8013060:	89ab      	ldrh	r3, [r5, #12]
 8013062:	065b      	lsls	r3, r3, #25
 8013064:	f53f af12 	bmi.w	8012e8c <_vfiprintf_r+0x4c>
 8013068:	9809      	ldr	r0, [sp, #36]	; 0x24
 801306a:	e711      	b.n	8012e90 <_vfiprintf_r+0x50>
 801306c:	ab03      	add	r3, sp, #12
 801306e:	9300      	str	r3, [sp, #0]
 8013070:	462a      	mov	r2, r5
 8013072:	4b09      	ldr	r3, [pc, #36]	; (8013098 <_vfiprintf_r+0x258>)
 8013074:	a904      	add	r1, sp, #16
 8013076:	4630      	mov	r0, r6
 8013078:	f7fc fbaa 	bl	800f7d0 <_printf_i>
 801307c:	e7e4      	b.n	8013048 <_vfiprintf_r+0x208>
 801307e:	bf00      	nop
 8013080:	08014ee4 	.word	0x08014ee4
 8013084:	08014f04 	.word	0x08014f04
 8013088:	08014ec4 	.word	0x08014ec4
 801308c:	080150fc 	.word	0x080150fc
 8013090:	08015106 	.word	0x08015106
 8013094:	0800f289 	.word	0x0800f289
 8013098:	08012e1b 	.word	0x08012e1b
 801309c:	08015102 	.word	0x08015102

080130a0 <nan>:
 80130a0:	ed9f 0b01 	vldr	d0, [pc, #4]	; 80130a8 <nan+0x8>
 80130a4:	4770      	bx	lr
 80130a6:	bf00      	nop
 80130a8:	00000000 	.word	0x00000000
 80130ac:	7ff80000 	.word	0x7ff80000

080130b0 <_sbrk_r>:
 80130b0:	b538      	push	{r3, r4, r5, lr}
 80130b2:	4d06      	ldr	r5, [pc, #24]	; (80130cc <_sbrk_r+0x1c>)
 80130b4:	2300      	movs	r3, #0
 80130b6:	4604      	mov	r4, r0
 80130b8:	4608      	mov	r0, r1
 80130ba:	602b      	str	r3, [r5, #0]
 80130bc:	f7f2 fb88 	bl	80057d0 <_sbrk>
 80130c0:	1c43      	adds	r3, r0, #1
 80130c2:	d102      	bne.n	80130ca <_sbrk_r+0x1a>
 80130c4:	682b      	ldr	r3, [r5, #0]
 80130c6:	b103      	cbz	r3, 80130ca <_sbrk_r+0x1a>
 80130c8:	6023      	str	r3, [r4, #0]
 80130ca:	bd38      	pop	{r3, r4, r5, pc}
 80130cc:	200051f0 	.word	0x200051f0

080130d0 <nanf>:
 80130d0:	ed9f 0a01 	vldr	s0, [pc, #4]	; 80130d8 <nanf+0x8>
 80130d4:	4770      	bx	lr
 80130d6:	bf00      	nop
 80130d8:	7fc00000 	.word	0x7fc00000

080130dc <__sread>:
 80130dc:	b510      	push	{r4, lr}
 80130de:	460c      	mov	r4, r1
 80130e0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80130e4:	f000 f8f0 	bl	80132c8 <_read_r>
 80130e8:	2800      	cmp	r0, #0
 80130ea:	bfab      	itete	ge
 80130ec:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80130ee:	89a3      	ldrhlt	r3, [r4, #12]
 80130f0:	181b      	addge	r3, r3, r0
 80130f2:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80130f6:	bfac      	ite	ge
 80130f8:	6563      	strge	r3, [r4, #84]	; 0x54
 80130fa:	81a3      	strhlt	r3, [r4, #12]
 80130fc:	bd10      	pop	{r4, pc}

080130fe <__swrite>:
 80130fe:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013102:	461f      	mov	r7, r3
 8013104:	898b      	ldrh	r3, [r1, #12]
 8013106:	05db      	lsls	r3, r3, #23
 8013108:	4605      	mov	r5, r0
 801310a:	460c      	mov	r4, r1
 801310c:	4616      	mov	r6, r2
 801310e:	d505      	bpl.n	801311c <__swrite+0x1e>
 8013110:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8013114:	2302      	movs	r3, #2
 8013116:	2200      	movs	r2, #0
 8013118:	f000 f8b8 	bl	801328c <_lseek_r>
 801311c:	89a3      	ldrh	r3, [r4, #12]
 801311e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8013122:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8013126:	81a3      	strh	r3, [r4, #12]
 8013128:	4632      	mov	r2, r6
 801312a:	463b      	mov	r3, r7
 801312c:	4628      	mov	r0, r5
 801312e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8013132:	f000 b837 	b.w	80131a4 <_write_r>

08013136 <__sseek>:
 8013136:	b510      	push	{r4, lr}
 8013138:	460c      	mov	r4, r1
 801313a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801313e:	f000 f8a5 	bl	801328c <_lseek_r>
 8013142:	1c43      	adds	r3, r0, #1
 8013144:	89a3      	ldrh	r3, [r4, #12]
 8013146:	bf15      	itete	ne
 8013148:	6560      	strne	r0, [r4, #84]	; 0x54
 801314a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 801314e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8013152:	81a3      	strheq	r3, [r4, #12]
 8013154:	bf18      	it	ne
 8013156:	81a3      	strhne	r3, [r4, #12]
 8013158:	bd10      	pop	{r4, pc}

0801315a <__sclose>:
 801315a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801315e:	f000 b851 	b.w	8013204 <_close_r>

08013162 <strncmp>:
 8013162:	b510      	push	{r4, lr}
 8013164:	b17a      	cbz	r2, 8013186 <strncmp+0x24>
 8013166:	4603      	mov	r3, r0
 8013168:	3901      	subs	r1, #1
 801316a:	1884      	adds	r4, r0, r2
 801316c:	f813 0b01 	ldrb.w	r0, [r3], #1
 8013170:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 8013174:	4290      	cmp	r0, r2
 8013176:	d101      	bne.n	801317c <strncmp+0x1a>
 8013178:	42a3      	cmp	r3, r4
 801317a:	d101      	bne.n	8013180 <strncmp+0x1e>
 801317c:	1a80      	subs	r0, r0, r2
 801317e:	bd10      	pop	{r4, pc}
 8013180:	2800      	cmp	r0, #0
 8013182:	d1f3      	bne.n	801316c <strncmp+0xa>
 8013184:	e7fa      	b.n	801317c <strncmp+0x1a>
 8013186:	4610      	mov	r0, r2
 8013188:	e7f9      	b.n	801317e <strncmp+0x1c>

0801318a <__ascii_wctomb>:
 801318a:	b149      	cbz	r1, 80131a0 <__ascii_wctomb+0x16>
 801318c:	2aff      	cmp	r2, #255	; 0xff
 801318e:	bf85      	ittet	hi
 8013190:	238a      	movhi	r3, #138	; 0x8a
 8013192:	6003      	strhi	r3, [r0, #0]
 8013194:	700a      	strbls	r2, [r1, #0]
 8013196:	f04f 30ff 	movhi.w	r0, #4294967295
 801319a:	bf98      	it	ls
 801319c:	2001      	movls	r0, #1
 801319e:	4770      	bx	lr
 80131a0:	4608      	mov	r0, r1
 80131a2:	4770      	bx	lr

080131a4 <_write_r>:
 80131a4:	b538      	push	{r3, r4, r5, lr}
 80131a6:	4d07      	ldr	r5, [pc, #28]	; (80131c4 <_write_r+0x20>)
 80131a8:	4604      	mov	r4, r0
 80131aa:	4608      	mov	r0, r1
 80131ac:	4611      	mov	r1, r2
 80131ae:	2200      	movs	r2, #0
 80131b0:	602a      	str	r2, [r5, #0]
 80131b2:	461a      	mov	r2, r3
 80131b4:	f7f2 fabb 	bl	800572e <_write>
 80131b8:	1c43      	adds	r3, r0, #1
 80131ba:	d102      	bne.n	80131c2 <_write_r+0x1e>
 80131bc:	682b      	ldr	r3, [r5, #0]
 80131be:	b103      	cbz	r3, 80131c2 <_write_r+0x1e>
 80131c0:	6023      	str	r3, [r4, #0]
 80131c2:	bd38      	pop	{r3, r4, r5, pc}
 80131c4:	200051f0 	.word	0x200051f0

080131c8 <__assert_func>:
 80131c8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80131ca:	4614      	mov	r4, r2
 80131cc:	461a      	mov	r2, r3
 80131ce:	4b09      	ldr	r3, [pc, #36]	; (80131f4 <__assert_func+0x2c>)
 80131d0:	681b      	ldr	r3, [r3, #0]
 80131d2:	4605      	mov	r5, r0
 80131d4:	68d8      	ldr	r0, [r3, #12]
 80131d6:	b14c      	cbz	r4, 80131ec <__assert_func+0x24>
 80131d8:	4b07      	ldr	r3, [pc, #28]	; (80131f8 <__assert_func+0x30>)
 80131da:	9100      	str	r1, [sp, #0]
 80131dc:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80131e0:	4906      	ldr	r1, [pc, #24]	; (80131fc <__assert_func+0x34>)
 80131e2:	462b      	mov	r3, r5
 80131e4:	f000 f81e 	bl	8013224 <fiprintf>
 80131e8:	f000 f880 	bl	80132ec <abort>
 80131ec:	4b04      	ldr	r3, [pc, #16]	; (8013200 <__assert_func+0x38>)
 80131ee:	461c      	mov	r4, r3
 80131f0:	e7f3      	b.n	80131da <__assert_func+0x12>
 80131f2:	bf00      	nop
 80131f4:	2000002c 	.word	0x2000002c
 80131f8:	0801510d 	.word	0x0801510d
 80131fc:	0801511a 	.word	0x0801511a
 8013200:	08015148 	.word	0x08015148

08013204 <_close_r>:
 8013204:	b538      	push	{r3, r4, r5, lr}
 8013206:	4d06      	ldr	r5, [pc, #24]	; (8013220 <_close_r+0x1c>)
 8013208:	2300      	movs	r3, #0
 801320a:	4604      	mov	r4, r0
 801320c:	4608      	mov	r0, r1
 801320e:	602b      	str	r3, [r5, #0]
 8013210:	f7f2 faa9 	bl	8005766 <_close>
 8013214:	1c43      	adds	r3, r0, #1
 8013216:	d102      	bne.n	801321e <_close_r+0x1a>
 8013218:	682b      	ldr	r3, [r5, #0]
 801321a:	b103      	cbz	r3, 801321e <_close_r+0x1a>
 801321c:	6023      	str	r3, [r4, #0]
 801321e:	bd38      	pop	{r3, r4, r5, pc}
 8013220:	200051f0 	.word	0x200051f0

08013224 <fiprintf>:
 8013224:	b40e      	push	{r1, r2, r3}
 8013226:	b503      	push	{r0, r1, lr}
 8013228:	4601      	mov	r1, r0
 801322a:	ab03      	add	r3, sp, #12
 801322c:	4805      	ldr	r0, [pc, #20]	; (8013244 <fiprintf+0x20>)
 801322e:	f853 2b04 	ldr.w	r2, [r3], #4
 8013232:	6800      	ldr	r0, [r0, #0]
 8013234:	9301      	str	r3, [sp, #4]
 8013236:	f7ff fe03 	bl	8012e40 <_vfiprintf_r>
 801323a:	b002      	add	sp, #8
 801323c:	f85d eb04 	ldr.w	lr, [sp], #4
 8013240:	b003      	add	sp, #12
 8013242:	4770      	bx	lr
 8013244:	2000002c 	.word	0x2000002c

08013248 <_fstat_r>:
 8013248:	b538      	push	{r3, r4, r5, lr}
 801324a:	4d07      	ldr	r5, [pc, #28]	; (8013268 <_fstat_r+0x20>)
 801324c:	2300      	movs	r3, #0
 801324e:	4604      	mov	r4, r0
 8013250:	4608      	mov	r0, r1
 8013252:	4611      	mov	r1, r2
 8013254:	602b      	str	r3, [r5, #0]
 8013256:	f7f2 fa92 	bl	800577e <_fstat>
 801325a:	1c43      	adds	r3, r0, #1
 801325c:	d102      	bne.n	8013264 <_fstat_r+0x1c>
 801325e:	682b      	ldr	r3, [r5, #0]
 8013260:	b103      	cbz	r3, 8013264 <_fstat_r+0x1c>
 8013262:	6023      	str	r3, [r4, #0]
 8013264:	bd38      	pop	{r3, r4, r5, pc}
 8013266:	bf00      	nop
 8013268:	200051f0 	.word	0x200051f0

0801326c <_isatty_r>:
 801326c:	b538      	push	{r3, r4, r5, lr}
 801326e:	4d06      	ldr	r5, [pc, #24]	; (8013288 <_isatty_r+0x1c>)
 8013270:	2300      	movs	r3, #0
 8013272:	4604      	mov	r4, r0
 8013274:	4608      	mov	r0, r1
 8013276:	602b      	str	r3, [r5, #0]
 8013278:	f7f2 fa91 	bl	800579e <_isatty>
 801327c:	1c43      	adds	r3, r0, #1
 801327e:	d102      	bne.n	8013286 <_isatty_r+0x1a>
 8013280:	682b      	ldr	r3, [r5, #0]
 8013282:	b103      	cbz	r3, 8013286 <_isatty_r+0x1a>
 8013284:	6023      	str	r3, [r4, #0]
 8013286:	bd38      	pop	{r3, r4, r5, pc}
 8013288:	200051f0 	.word	0x200051f0

0801328c <_lseek_r>:
 801328c:	b538      	push	{r3, r4, r5, lr}
 801328e:	4d07      	ldr	r5, [pc, #28]	; (80132ac <_lseek_r+0x20>)
 8013290:	4604      	mov	r4, r0
 8013292:	4608      	mov	r0, r1
 8013294:	4611      	mov	r1, r2
 8013296:	2200      	movs	r2, #0
 8013298:	602a      	str	r2, [r5, #0]
 801329a:	461a      	mov	r2, r3
 801329c:	f7f2 fa8a 	bl	80057b4 <_lseek>
 80132a0:	1c43      	adds	r3, r0, #1
 80132a2:	d102      	bne.n	80132aa <_lseek_r+0x1e>
 80132a4:	682b      	ldr	r3, [r5, #0]
 80132a6:	b103      	cbz	r3, 80132aa <_lseek_r+0x1e>
 80132a8:	6023      	str	r3, [r4, #0]
 80132aa:	bd38      	pop	{r3, r4, r5, pc}
 80132ac:	200051f0 	.word	0x200051f0

080132b0 <__malloc_lock>:
 80132b0:	4801      	ldr	r0, [pc, #4]	; (80132b8 <__malloc_lock+0x8>)
 80132b2:	f7fe bf62 	b.w	801217a <__retarget_lock_acquire_recursive>
 80132b6:	bf00      	nop
 80132b8:	200051e4 	.word	0x200051e4

080132bc <__malloc_unlock>:
 80132bc:	4801      	ldr	r0, [pc, #4]	; (80132c4 <__malloc_unlock+0x8>)
 80132be:	f7fe bf5d 	b.w	801217c <__retarget_lock_release_recursive>
 80132c2:	bf00      	nop
 80132c4:	200051e4 	.word	0x200051e4

080132c8 <_read_r>:
 80132c8:	b538      	push	{r3, r4, r5, lr}
 80132ca:	4d07      	ldr	r5, [pc, #28]	; (80132e8 <_read_r+0x20>)
 80132cc:	4604      	mov	r4, r0
 80132ce:	4608      	mov	r0, r1
 80132d0:	4611      	mov	r1, r2
 80132d2:	2200      	movs	r2, #0
 80132d4:	602a      	str	r2, [r5, #0]
 80132d6:	461a      	mov	r2, r3
 80132d8:	f7f2 fa0c 	bl	80056f4 <_read>
 80132dc:	1c43      	adds	r3, r0, #1
 80132de:	d102      	bne.n	80132e6 <_read_r+0x1e>
 80132e0:	682b      	ldr	r3, [r5, #0]
 80132e2:	b103      	cbz	r3, 80132e6 <_read_r+0x1e>
 80132e4:	6023      	str	r3, [r4, #0]
 80132e6:	bd38      	pop	{r3, r4, r5, pc}
 80132e8:	200051f0 	.word	0x200051f0

080132ec <abort>:
 80132ec:	b508      	push	{r3, lr}
 80132ee:	2006      	movs	r0, #6
 80132f0:	f000 f82c 	bl	801334c <raise>
 80132f4:	2001      	movs	r0, #1
 80132f6:	f7f2 f9f3 	bl	80056e0 <_exit>

080132fa <_raise_r>:
 80132fa:	291f      	cmp	r1, #31
 80132fc:	b538      	push	{r3, r4, r5, lr}
 80132fe:	4604      	mov	r4, r0
 8013300:	460d      	mov	r5, r1
 8013302:	d904      	bls.n	801330e <_raise_r+0x14>
 8013304:	2316      	movs	r3, #22
 8013306:	6003      	str	r3, [r0, #0]
 8013308:	f04f 30ff 	mov.w	r0, #4294967295
 801330c:	bd38      	pop	{r3, r4, r5, pc}
 801330e:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8013310:	b112      	cbz	r2, 8013318 <_raise_r+0x1e>
 8013312:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8013316:	b94b      	cbnz	r3, 801332c <_raise_r+0x32>
 8013318:	4620      	mov	r0, r4
 801331a:	f000 f831 	bl	8013380 <_getpid_r>
 801331e:	462a      	mov	r2, r5
 8013320:	4601      	mov	r1, r0
 8013322:	4620      	mov	r0, r4
 8013324:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8013328:	f000 b818 	b.w	801335c <_kill_r>
 801332c:	2b01      	cmp	r3, #1
 801332e:	d00a      	beq.n	8013346 <_raise_r+0x4c>
 8013330:	1c59      	adds	r1, r3, #1
 8013332:	d103      	bne.n	801333c <_raise_r+0x42>
 8013334:	2316      	movs	r3, #22
 8013336:	6003      	str	r3, [r0, #0]
 8013338:	2001      	movs	r0, #1
 801333a:	e7e7      	b.n	801330c <_raise_r+0x12>
 801333c:	2400      	movs	r4, #0
 801333e:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8013342:	4628      	mov	r0, r5
 8013344:	4798      	blx	r3
 8013346:	2000      	movs	r0, #0
 8013348:	e7e0      	b.n	801330c <_raise_r+0x12>
	...

0801334c <raise>:
 801334c:	4b02      	ldr	r3, [pc, #8]	; (8013358 <raise+0xc>)
 801334e:	4601      	mov	r1, r0
 8013350:	6818      	ldr	r0, [r3, #0]
 8013352:	f7ff bfd2 	b.w	80132fa <_raise_r>
 8013356:	bf00      	nop
 8013358:	2000002c 	.word	0x2000002c

0801335c <_kill_r>:
 801335c:	b538      	push	{r3, r4, r5, lr}
 801335e:	4d07      	ldr	r5, [pc, #28]	; (801337c <_kill_r+0x20>)
 8013360:	2300      	movs	r3, #0
 8013362:	4604      	mov	r4, r0
 8013364:	4608      	mov	r0, r1
 8013366:	4611      	mov	r1, r2
 8013368:	602b      	str	r3, [r5, #0]
 801336a:	f7f2 f9a9 	bl	80056c0 <_kill>
 801336e:	1c43      	adds	r3, r0, #1
 8013370:	d102      	bne.n	8013378 <_kill_r+0x1c>
 8013372:	682b      	ldr	r3, [r5, #0]
 8013374:	b103      	cbz	r3, 8013378 <_kill_r+0x1c>
 8013376:	6023      	str	r3, [r4, #0]
 8013378:	bd38      	pop	{r3, r4, r5, pc}
 801337a:	bf00      	nop
 801337c:	200051f0 	.word	0x200051f0

08013380 <_getpid_r>:
 8013380:	f7f2 b996 	b.w	80056b0 <_getpid>

08013384 <round>:
 8013384:	ec51 0b10 	vmov	r0, r1, d0
 8013388:	b570      	push	{r4, r5, r6, lr}
 801338a:	f3c1 550a 	ubfx	r5, r1, #20, #11
 801338e:	f2a5 34ff 	subw	r4, r5, #1023	; 0x3ff
 8013392:	2c13      	cmp	r4, #19
 8013394:	ee10 2a10 	vmov	r2, s0
 8013398:	460b      	mov	r3, r1
 801339a:	dc19      	bgt.n	80133d0 <round+0x4c>
 801339c:	2c00      	cmp	r4, #0
 801339e:	da09      	bge.n	80133b4 <round+0x30>
 80133a0:	3401      	adds	r4, #1
 80133a2:	f001 4300 	and.w	r3, r1, #2147483648	; 0x80000000
 80133a6:	d103      	bne.n	80133b0 <round+0x2c>
 80133a8:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 80133ac:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 80133b0:	2200      	movs	r2, #0
 80133b2:	e028      	b.n	8013406 <round+0x82>
 80133b4:	4d15      	ldr	r5, [pc, #84]	; (801340c <round+0x88>)
 80133b6:	4125      	asrs	r5, r4
 80133b8:	ea01 0605 	and.w	r6, r1, r5
 80133bc:	4332      	orrs	r2, r6
 80133be:	d00e      	beq.n	80133de <round+0x5a>
 80133c0:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 80133c4:	fa42 f404 	asr.w	r4, r2, r4
 80133c8:	4423      	add	r3, r4
 80133ca:	ea23 0305 	bic.w	r3, r3, r5
 80133ce:	e7ef      	b.n	80133b0 <round+0x2c>
 80133d0:	2c33      	cmp	r4, #51	; 0x33
 80133d2:	dd07      	ble.n	80133e4 <round+0x60>
 80133d4:	f5b4 6f80 	cmp.w	r4, #1024	; 0x400
 80133d8:	d101      	bne.n	80133de <round+0x5a>
 80133da:	f7ec ff7f 	bl	80002dc <__adddf3>
 80133de:	ec41 0b10 	vmov	d0, r0, r1
 80133e2:	bd70      	pop	{r4, r5, r6, pc}
 80133e4:	f2a5 4613 	subw	r6, r5, #1043	; 0x413
 80133e8:	f04f 35ff 	mov.w	r5, #4294967295
 80133ec:	40f5      	lsrs	r5, r6
 80133ee:	4228      	tst	r0, r5
 80133f0:	d0f5      	beq.n	80133de <round+0x5a>
 80133f2:	2101      	movs	r1, #1
 80133f4:	f1c4 0433 	rsb	r4, r4, #51	; 0x33
 80133f8:	fa01 f404 	lsl.w	r4, r1, r4
 80133fc:	1912      	adds	r2, r2, r4
 80133fe:	bf28      	it	cs
 8013400:	185b      	addcs	r3, r3, r1
 8013402:	ea22 0205 	bic.w	r2, r2, r5
 8013406:	4619      	mov	r1, r3
 8013408:	4610      	mov	r0, r2
 801340a:	e7e8      	b.n	80133de <round+0x5a>
 801340c:	000fffff 	.word	0x000fffff

08013410 <fmaxf>:
 8013410:	b508      	push	{r3, lr}
 8013412:	ed2d 8b02 	vpush	{d8}
 8013416:	eeb0 8a40 	vmov.f32	s16, s0
 801341a:	eef0 8a60 	vmov.f32	s17, s1
 801341e:	f000 f82d 	bl	801347c <__fpclassifyf>
 8013422:	b148      	cbz	r0, 8013438 <fmaxf+0x28>
 8013424:	eeb0 0a68 	vmov.f32	s0, s17
 8013428:	f000 f828 	bl	801347c <__fpclassifyf>
 801342c:	b130      	cbz	r0, 801343c <fmaxf+0x2c>
 801342e:	eeb4 8ae8 	vcmpe.f32	s16, s17
 8013432:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013436:	dc01      	bgt.n	801343c <fmaxf+0x2c>
 8013438:	eeb0 8a68 	vmov.f32	s16, s17
 801343c:	eeb0 0a48 	vmov.f32	s0, s16
 8013440:	ecbd 8b02 	vpop	{d8}
 8013444:	bd08      	pop	{r3, pc}

08013446 <fminf>:
 8013446:	b508      	push	{r3, lr}
 8013448:	ed2d 8b02 	vpush	{d8}
 801344c:	eeb0 8a40 	vmov.f32	s16, s0
 8013450:	eef0 8a60 	vmov.f32	s17, s1
 8013454:	f000 f812 	bl	801347c <__fpclassifyf>
 8013458:	b148      	cbz	r0, 801346e <fminf+0x28>
 801345a:	eeb0 0a68 	vmov.f32	s0, s17
 801345e:	f000 f80d 	bl	801347c <__fpclassifyf>
 8013462:	b130      	cbz	r0, 8013472 <fminf+0x2c>
 8013464:	eeb4 8ae8 	vcmpe.f32	s16, s17
 8013468:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801346c:	d401      	bmi.n	8013472 <fminf+0x2c>
 801346e:	eeb0 8a68 	vmov.f32	s16, s17
 8013472:	eeb0 0a48 	vmov.f32	s0, s16
 8013476:	ecbd 8b02 	vpop	{d8}
 801347a:	bd08      	pop	{r3, pc}

0801347c <__fpclassifyf>:
 801347c:	ee10 3a10 	vmov	r3, s0
 8013480:	f033 4000 	bics.w	r0, r3, #2147483648	; 0x80000000
 8013484:	d00d      	beq.n	80134a2 <__fpclassifyf+0x26>
 8013486:	f5a0 0300 	sub.w	r3, r0, #8388608	; 0x800000
 801348a:	f1b3 4ffe 	cmp.w	r3, #2130706432	; 0x7f000000
 801348e:	d30a      	bcc.n	80134a6 <__fpclassifyf+0x2a>
 8013490:	4b07      	ldr	r3, [pc, #28]	; (80134b0 <__fpclassifyf+0x34>)
 8013492:	1e42      	subs	r2, r0, #1
 8013494:	429a      	cmp	r2, r3
 8013496:	d908      	bls.n	80134aa <__fpclassifyf+0x2e>
 8013498:	f1a0 43ff 	sub.w	r3, r0, #2139095040	; 0x7f800000
 801349c:	4258      	negs	r0, r3
 801349e:	4158      	adcs	r0, r3
 80134a0:	4770      	bx	lr
 80134a2:	2002      	movs	r0, #2
 80134a4:	4770      	bx	lr
 80134a6:	2004      	movs	r0, #4
 80134a8:	4770      	bx	lr
 80134aa:	2003      	movs	r0, #3
 80134ac:	4770      	bx	lr
 80134ae:	bf00      	nop
 80134b0:	007ffffe 	.word	0x007ffffe
 80134b4:	00000000 	.word	0x00000000

080134b8 <exp>:
 80134b8:	b538      	push	{r3, r4, r5, lr}
 80134ba:	ed2d 8b02 	vpush	{d8}
 80134be:	ec55 4b10 	vmov	r4, r5, d0
 80134c2:	f000 f8ad 	bl	8013620 <__ieee754_exp>
 80134c6:	eeb0 8a40 	vmov.f32	s16, s0
 80134ca:	eef0 8a60 	vmov.f32	s17, s1
 80134ce:	ec45 4b10 	vmov	d0, r4, r5
 80134d2:	f000 fbcc 	bl	8013c6e <finite>
 80134d6:	b168      	cbz	r0, 80134f4 <exp+0x3c>
 80134d8:	a317      	add	r3, pc, #92	; (adr r3, 8013538 <exp+0x80>)
 80134da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80134de:	4620      	mov	r0, r4
 80134e0:	4629      	mov	r1, r5
 80134e2:	f7ed fb41 	bl	8000b68 <__aeabi_dcmpgt>
 80134e6:	b160      	cbz	r0, 8013502 <exp+0x4a>
 80134e8:	f7fb fdd4 	bl	800f094 <__errno>
 80134ec:	ed9f 8b0e 	vldr	d8, [pc, #56]	; 8013528 <exp+0x70>
 80134f0:	2322      	movs	r3, #34	; 0x22
 80134f2:	6003      	str	r3, [r0, #0]
 80134f4:	eeb0 0a48 	vmov.f32	s0, s16
 80134f8:	eef0 0a68 	vmov.f32	s1, s17
 80134fc:	ecbd 8b02 	vpop	{d8}
 8013500:	bd38      	pop	{r3, r4, r5, pc}
 8013502:	a30f      	add	r3, pc, #60	; (adr r3, 8013540 <exp+0x88>)
 8013504:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013508:	4620      	mov	r0, r4
 801350a:	4629      	mov	r1, r5
 801350c:	f7ed fb0e 	bl	8000b2c <__aeabi_dcmplt>
 8013510:	2800      	cmp	r0, #0
 8013512:	d0ef      	beq.n	80134f4 <exp+0x3c>
 8013514:	f7fb fdbe 	bl	800f094 <__errno>
 8013518:	2322      	movs	r3, #34	; 0x22
 801351a:	ed9f 8b05 	vldr	d8, [pc, #20]	; 8013530 <exp+0x78>
 801351e:	6003      	str	r3, [r0, #0]
 8013520:	e7e8      	b.n	80134f4 <exp+0x3c>
 8013522:	bf00      	nop
 8013524:	f3af 8000 	nop.w
 8013528:	00000000 	.word	0x00000000
 801352c:	7ff00000 	.word	0x7ff00000
	...
 8013538:	fefa39ef 	.word	0xfefa39ef
 801353c:	40862e42 	.word	0x40862e42
 8013540:	d52d3051 	.word	0xd52d3051
 8013544:	c0874910 	.word	0xc0874910

08013548 <fmodf>:
 8013548:	b508      	push	{r3, lr}
 801354a:	ed2d 8b02 	vpush	{d8}
 801354e:	eef0 8a40 	vmov.f32	s17, s0
 8013552:	eeb0 8a60 	vmov.f32	s16, s1
 8013556:	f000 f9e5 	bl	8013924 <__ieee754_fmodf>
 801355a:	eef4 8a48 	vcmp.f32	s17, s16
 801355e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013562:	d60c      	bvs.n	801357e <fmodf+0x36>
 8013564:	eddf 8a07 	vldr	s17, [pc, #28]	; 8013584 <fmodf+0x3c>
 8013568:	eeb4 8a68 	vcmp.f32	s16, s17
 801356c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013570:	d105      	bne.n	801357e <fmodf+0x36>
 8013572:	f7fb fd8f 	bl	800f094 <__errno>
 8013576:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 801357a:	2321      	movs	r3, #33	; 0x21
 801357c:	6003      	str	r3, [r0, #0]
 801357e:	ecbd 8b02 	vpop	{d8}
 8013582:	bd08      	pop	{r3, pc}
 8013584:	00000000 	.word	0x00000000

08013588 <logf>:
 8013588:	b508      	push	{r3, lr}
 801358a:	ed2d 8b02 	vpush	{d8}
 801358e:	eeb0 8a40 	vmov.f32	s16, s0
 8013592:	f000 fa49 	bl	8013a28 <__ieee754_logf>
 8013596:	eeb4 8a48 	vcmp.f32	s16, s16
 801359a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801359e:	d60f      	bvs.n	80135c0 <logf+0x38>
 80135a0:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 80135a4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80135a8:	dc0a      	bgt.n	80135c0 <logf+0x38>
 80135aa:	eeb5 8a40 	vcmp.f32	s16, #0.0
 80135ae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80135b2:	d108      	bne.n	80135c6 <logf+0x3e>
 80135b4:	f7fb fd6e 	bl	800f094 <__errno>
 80135b8:	2322      	movs	r3, #34	; 0x22
 80135ba:	ed9f 0a08 	vldr	s0, [pc, #32]	; 80135dc <logf+0x54>
 80135be:	6003      	str	r3, [r0, #0]
 80135c0:	ecbd 8b02 	vpop	{d8}
 80135c4:	bd08      	pop	{r3, pc}
 80135c6:	f7fb fd65 	bl	800f094 <__errno>
 80135ca:	ecbd 8b02 	vpop	{d8}
 80135ce:	2321      	movs	r3, #33	; 0x21
 80135d0:	6003      	str	r3, [r0, #0]
 80135d2:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 80135d6:	4802      	ldr	r0, [pc, #8]	; (80135e0 <logf+0x58>)
 80135d8:	f7ff bd7a 	b.w	80130d0 <nanf>
 80135dc:	ff800000 	.word	0xff800000
 80135e0:	08015148 	.word	0x08015148

080135e4 <sqrtf>:
 80135e4:	b508      	push	{r3, lr}
 80135e6:	ed2d 8b02 	vpush	{d8}
 80135ea:	eeb0 8a40 	vmov.f32	s16, s0
 80135ee:	f000 fb0b 	bl	8013c08 <__ieee754_sqrtf>
 80135f2:	eeb4 8a48 	vcmp.f32	s16, s16
 80135f6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80135fa:	d60c      	bvs.n	8013616 <sqrtf+0x32>
 80135fc:	eddf 8a07 	vldr	s17, [pc, #28]	; 801361c <sqrtf+0x38>
 8013600:	eeb4 8ae8 	vcmpe.f32	s16, s17
 8013604:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013608:	d505      	bpl.n	8013616 <sqrtf+0x32>
 801360a:	f7fb fd43 	bl	800f094 <__errno>
 801360e:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 8013612:	2321      	movs	r3, #33	; 0x21
 8013614:	6003      	str	r3, [r0, #0]
 8013616:	ecbd 8b02 	vpop	{d8}
 801361a:	bd08      	pop	{r3, pc}
 801361c:	00000000 	.word	0x00000000

08013620 <__ieee754_exp>:
 8013620:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8013624:	ec55 4b10 	vmov	r4, r5, d0
 8013628:	49b5      	ldr	r1, [pc, #724]	; (8013900 <__ieee754_exp+0x2e0>)
 801362a:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 801362e:	428b      	cmp	r3, r1
 8013630:	ed2d 8b04 	vpush	{d8-d9}
 8013634:	ea4f 76d5 	mov.w	r6, r5, lsr #31
 8013638:	d93d      	bls.n	80136b6 <__ieee754_exp+0x96>
 801363a:	49b2      	ldr	r1, [pc, #712]	; (8013904 <__ieee754_exp+0x2e4>)
 801363c:	428b      	cmp	r3, r1
 801363e:	d918      	bls.n	8013672 <__ieee754_exp+0x52>
 8013640:	ee10 3a10 	vmov	r3, s0
 8013644:	f3c5 0213 	ubfx	r2, r5, #0, #20
 8013648:	4313      	orrs	r3, r2
 801364a:	d009      	beq.n	8013660 <__ieee754_exp+0x40>
 801364c:	ee10 2a10 	vmov	r2, s0
 8013650:	462b      	mov	r3, r5
 8013652:	4620      	mov	r0, r4
 8013654:	4629      	mov	r1, r5
 8013656:	f7ec fe41 	bl	80002dc <__adddf3>
 801365a:	4604      	mov	r4, r0
 801365c:	460d      	mov	r5, r1
 801365e:	e002      	b.n	8013666 <__ieee754_exp+0x46>
 8013660:	b10e      	cbz	r6, 8013666 <__ieee754_exp+0x46>
 8013662:	2400      	movs	r4, #0
 8013664:	2500      	movs	r5, #0
 8013666:	ecbd 8b04 	vpop	{d8-d9}
 801366a:	ec45 4b10 	vmov	d0, r4, r5
 801366e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8013672:	a38d      	add	r3, pc, #564	; (adr r3, 80138a8 <__ieee754_exp+0x288>)
 8013674:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013678:	ee10 0a10 	vmov	r0, s0
 801367c:	4629      	mov	r1, r5
 801367e:	f7ed fa73 	bl	8000b68 <__aeabi_dcmpgt>
 8013682:	4607      	mov	r7, r0
 8013684:	b130      	cbz	r0, 8013694 <__ieee754_exp+0x74>
 8013686:	ecbd 8b04 	vpop	{d8-d9}
 801368a:	2000      	movs	r0, #0
 801368c:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8013690:	f000 bae4 	b.w	8013c5c <__math_oflow>
 8013694:	a386      	add	r3, pc, #536	; (adr r3, 80138b0 <__ieee754_exp+0x290>)
 8013696:	e9d3 2300 	ldrd	r2, r3, [r3]
 801369a:	4620      	mov	r0, r4
 801369c:	4629      	mov	r1, r5
 801369e:	f7ed fa45 	bl	8000b2c <__aeabi_dcmplt>
 80136a2:	2800      	cmp	r0, #0
 80136a4:	f000 808b 	beq.w	80137be <__ieee754_exp+0x19e>
 80136a8:	ecbd 8b04 	vpop	{d8-d9}
 80136ac:	4638      	mov	r0, r7
 80136ae:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80136b2:	f000 baca 	b.w	8013c4a <__math_uflow>
 80136b6:	4a94      	ldr	r2, [pc, #592]	; (8013908 <__ieee754_exp+0x2e8>)
 80136b8:	4293      	cmp	r3, r2
 80136ba:	f240 80ac 	bls.w	8013816 <__ieee754_exp+0x1f6>
 80136be:	4a93      	ldr	r2, [pc, #588]	; (801390c <__ieee754_exp+0x2ec>)
 80136c0:	4293      	cmp	r3, r2
 80136c2:	d87c      	bhi.n	80137be <__ieee754_exp+0x19e>
 80136c4:	4b92      	ldr	r3, [pc, #584]	; (8013910 <__ieee754_exp+0x2f0>)
 80136c6:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 80136ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80136ce:	ee10 0a10 	vmov	r0, s0
 80136d2:	4629      	mov	r1, r5
 80136d4:	f7ec fe00 	bl	80002d8 <__aeabi_dsub>
 80136d8:	4b8e      	ldr	r3, [pc, #568]	; (8013914 <__ieee754_exp+0x2f4>)
 80136da:	00f7      	lsls	r7, r6, #3
 80136dc:	443b      	add	r3, r7
 80136de:	ed93 7b00 	vldr	d7, [r3]
 80136e2:	f1c6 0a01 	rsb	sl, r6, #1
 80136e6:	4680      	mov	r8, r0
 80136e8:	4689      	mov	r9, r1
 80136ea:	ebaa 0a06 	sub.w	sl, sl, r6
 80136ee:	eeb0 8a47 	vmov.f32	s16, s14
 80136f2:	eef0 8a67 	vmov.f32	s17, s15
 80136f6:	ec53 2b18 	vmov	r2, r3, d8
 80136fa:	4640      	mov	r0, r8
 80136fc:	4649      	mov	r1, r9
 80136fe:	f7ec fdeb 	bl	80002d8 <__aeabi_dsub>
 8013702:	4604      	mov	r4, r0
 8013704:	460d      	mov	r5, r1
 8013706:	4622      	mov	r2, r4
 8013708:	462b      	mov	r3, r5
 801370a:	4620      	mov	r0, r4
 801370c:	4629      	mov	r1, r5
 801370e:	f7ec ff9b 	bl	8000648 <__aeabi_dmul>
 8013712:	a369      	add	r3, pc, #420	; (adr r3, 80138b8 <__ieee754_exp+0x298>)
 8013714:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013718:	4606      	mov	r6, r0
 801371a:	460f      	mov	r7, r1
 801371c:	f7ec ff94 	bl	8000648 <__aeabi_dmul>
 8013720:	a367      	add	r3, pc, #412	; (adr r3, 80138c0 <__ieee754_exp+0x2a0>)
 8013722:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013726:	f7ec fdd7 	bl	80002d8 <__aeabi_dsub>
 801372a:	4632      	mov	r2, r6
 801372c:	463b      	mov	r3, r7
 801372e:	f7ec ff8b 	bl	8000648 <__aeabi_dmul>
 8013732:	a365      	add	r3, pc, #404	; (adr r3, 80138c8 <__ieee754_exp+0x2a8>)
 8013734:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013738:	f7ec fdd0 	bl	80002dc <__adddf3>
 801373c:	4632      	mov	r2, r6
 801373e:	463b      	mov	r3, r7
 8013740:	f7ec ff82 	bl	8000648 <__aeabi_dmul>
 8013744:	a362      	add	r3, pc, #392	; (adr r3, 80138d0 <__ieee754_exp+0x2b0>)
 8013746:	e9d3 2300 	ldrd	r2, r3, [r3]
 801374a:	f7ec fdc5 	bl	80002d8 <__aeabi_dsub>
 801374e:	4632      	mov	r2, r6
 8013750:	463b      	mov	r3, r7
 8013752:	f7ec ff79 	bl	8000648 <__aeabi_dmul>
 8013756:	a360      	add	r3, pc, #384	; (adr r3, 80138d8 <__ieee754_exp+0x2b8>)
 8013758:	e9d3 2300 	ldrd	r2, r3, [r3]
 801375c:	f7ec fdbe 	bl	80002dc <__adddf3>
 8013760:	4632      	mov	r2, r6
 8013762:	463b      	mov	r3, r7
 8013764:	f7ec ff70 	bl	8000648 <__aeabi_dmul>
 8013768:	4602      	mov	r2, r0
 801376a:	460b      	mov	r3, r1
 801376c:	4620      	mov	r0, r4
 801376e:	4629      	mov	r1, r5
 8013770:	f7ec fdb2 	bl	80002d8 <__aeabi_dsub>
 8013774:	4602      	mov	r2, r0
 8013776:	460b      	mov	r3, r1
 8013778:	4606      	mov	r6, r0
 801377a:	460f      	mov	r7, r1
 801377c:	4620      	mov	r0, r4
 801377e:	4629      	mov	r1, r5
 8013780:	f7ec ff62 	bl	8000648 <__aeabi_dmul>
 8013784:	ec41 0b19 	vmov	d9, r0, r1
 8013788:	f1ba 0f00 	cmp.w	sl, #0
 801378c:	d15d      	bne.n	801384a <__ieee754_exp+0x22a>
 801378e:	2200      	movs	r2, #0
 8013790:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8013794:	4630      	mov	r0, r6
 8013796:	4639      	mov	r1, r7
 8013798:	f7ec fd9e 	bl	80002d8 <__aeabi_dsub>
 801379c:	4602      	mov	r2, r0
 801379e:	460b      	mov	r3, r1
 80137a0:	ec51 0b19 	vmov	r0, r1, d9
 80137a4:	f7ed f87a 	bl	800089c <__aeabi_ddiv>
 80137a8:	4622      	mov	r2, r4
 80137aa:	462b      	mov	r3, r5
 80137ac:	f7ec fd94 	bl	80002d8 <__aeabi_dsub>
 80137b0:	4602      	mov	r2, r0
 80137b2:	460b      	mov	r3, r1
 80137b4:	2000      	movs	r0, #0
 80137b6:	4958      	ldr	r1, [pc, #352]	; (8013918 <__ieee754_exp+0x2f8>)
 80137b8:	f7ec fd8e 	bl	80002d8 <__aeabi_dsub>
 80137bc:	e74d      	b.n	801365a <__ieee754_exp+0x3a>
 80137be:	4857      	ldr	r0, [pc, #348]	; (801391c <__ieee754_exp+0x2fc>)
 80137c0:	a347      	add	r3, pc, #284	; (adr r3, 80138e0 <__ieee754_exp+0x2c0>)
 80137c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80137c6:	eb00 06c6 	add.w	r6, r0, r6, lsl #3
 80137ca:	4629      	mov	r1, r5
 80137cc:	4620      	mov	r0, r4
 80137ce:	f7ec ff3b 	bl	8000648 <__aeabi_dmul>
 80137d2:	e9d6 2300 	ldrd	r2, r3, [r6]
 80137d6:	f7ec fd81 	bl	80002dc <__adddf3>
 80137da:	f7ed f9e5 	bl	8000ba8 <__aeabi_d2iz>
 80137de:	4682      	mov	sl, r0
 80137e0:	f7ec fec8 	bl	8000574 <__aeabi_i2d>
 80137e4:	a340      	add	r3, pc, #256	; (adr r3, 80138e8 <__ieee754_exp+0x2c8>)
 80137e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80137ea:	4606      	mov	r6, r0
 80137ec:	460f      	mov	r7, r1
 80137ee:	f7ec ff2b 	bl	8000648 <__aeabi_dmul>
 80137f2:	4602      	mov	r2, r0
 80137f4:	460b      	mov	r3, r1
 80137f6:	4620      	mov	r0, r4
 80137f8:	4629      	mov	r1, r5
 80137fa:	f7ec fd6d 	bl	80002d8 <__aeabi_dsub>
 80137fe:	a33c      	add	r3, pc, #240	; (adr r3, 80138f0 <__ieee754_exp+0x2d0>)
 8013800:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013804:	4680      	mov	r8, r0
 8013806:	4689      	mov	r9, r1
 8013808:	4630      	mov	r0, r6
 801380a:	4639      	mov	r1, r7
 801380c:	f7ec ff1c 	bl	8000648 <__aeabi_dmul>
 8013810:	ec41 0b18 	vmov	d8, r0, r1
 8013814:	e76f      	b.n	80136f6 <__ieee754_exp+0xd6>
 8013816:	4a42      	ldr	r2, [pc, #264]	; (8013920 <__ieee754_exp+0x300>)
 8013818:	4293      	cmp	r3, r2
 801381a:	d811      	bhi.n	8013840 <__ieee754_exp+0x220>
 801381c:	a336      	add	r3, pc, #216	; (adr r3, 80138f8 <__ieee754_exp+0x2d8>)
 801381e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013822:	ee10 0a10 	vmov	r0, s0
 8013826:	4629      	mov	r1, r5
 8013828:	f7ec fd58 	bl	80002dc <__adddf3>
 801382c:	4b3a      	ldr	r3, [pc, #232]	; (8013918 <__ieee754_exp+0x2f8>)
 801382e:	2200      	movs	r2, #0
 8013830:	f7ed f99a 	bl	8000b68 <__aeabi_dcmpgt>
 8013834:	b138      	cbz	r0, 8013846 <__ieee754_exp+0x226>
 8013836:	4b38      	ldr	r3, [pc, #224]	; (8013918 <__ieee754_exp+0x2f8>)
 8013838:	2200      	movs	r2, #0
 801383a:	4620      	mov	r0, r4
 801383c:	4629      	mov	r1, r5
 801383e:	e70a      	b.n	8013656 <__ieee754_exp+0x36>
 8013840:	f04f 0a00 	mov.w	sl, #0
 8013844:	e75f      	b.n	8013706 <__ieee754_exp+0xe6>
 8013846:	4682      	mov	sl, r0
 8013848:	e75d      	b.n	8013706 <__ieee754_exp+0xe6>
 801384a:	4632      	mov	r2, r6
 801384c:	463b      	mov	r3, r7
 801384e:	2000      	movs	r0, #0
 8013850:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8013854:	f7ec fd40 	bl	80002d8 <__aeabi_dsub>
 8013858:	4602      	mov	r2, r0
 801385a:	460b      	mov	r3, r1
 801385c:	ec51 0b19 	vmov	r0, r1, d9
 8013860:	f7ed f81c 	bl	800089c <__aeabi_ddiv>
 8013864:	4602      	mov	r2, r0
 8013866:	460b      	mov	r3, r1
 8013868:	ec51 0b18 	vmov	r0, r1, d8
 801386c:	f7ec fd34 	bl	80002d8 <__aeabi_dsub>
 8013870:	4642      	mov	r2, r8
 8013872:	464b      	mov	r3, r9
 8013874:	f7ec fd30 	bl	80002d8 <__aeabi_dsub>
 8013878:	4602      	mov	r2, r0
 801387a:	460b      	mov	r3, r1
 801387c:	2000      	movs	r0, #0
 801387e:	4926      	ldr	r1, [pc, #152]	; (8013918 <__ieee754_exp+0x2f8>)
 8013880:	f7ec fd2a 	bl	80002d8 <__aeabi_dsub>
 8013884:	f46f 727f 	mvn.w	r2, #1020	; 0x3fc
 8013888:	4592      	cmp	sl, r2
 801388a:	db02      	blt.n	8013892 <__ieee754_exp+0x272>
 801388c:	eb01 510a 	add.w	r1, r1, sl, lsl #20
 8013890:	e6e3      	b.n	801365a <__ieee754_exp+0x3a>
 8013892:	f50a 7a7a 	add.w	sl, sl, #1000	; 0x3e8
 8013896:	eb01 510a 	add.w	r1, r1, sl, lsl #20
 801389a:	2200      	movs	r2, #0
 801389c:	f04f 73b8 	mov.w	r3, #24117248	; 0x1700000
 80138a0:	f7ec fed2 	bl	8000648 <__aeabi_dmul>
 80138a4:	e6d9      	b.n	801365a <__ieee754_exp+0x3a>
 80138a6:	bf00      	nop
 80138a8:	fefa39ef 	.word	0xfefa39ef
 80138ac:	40862e42 	.word	0x40862e42
 80138b0:	d52d3051 	.word	0xd52d3051
 80138b4:	c0874910 	.word	0xc0874910
 80138b8:	72bea4d0 	.word	0x72bea4d0
 80138bc:	3e663769 	.word	0x3e663769
 80138c0:	c5d26bf1 	.word	0xc5d26bf1
 80138c4:	3ebbbd41 	.word	0x3ebbbd41
 80138c8:	af25de2c 	.word	0xaf25de2c
 80138cc:	3f11566a 	.word	0x3f11566a
 80138d0:	16bebd93 	.word	0x16bebd93
 80138d4:	3f66c16c 	.word	0x3f66c16c
 80138d8:	5555553e 	.word	0x5555553e
 80138dc:	3fc55555 	.word	0x3fc55555
 80138e0:	652b82fe 	.word	0x652b82fe
 80138e4:	3ff71547 	.word	0x3ff71547
 80138e8:	fee00000 	.word	0xfee00000
 80138ec:	3fe62e42 	.word	0x3fe62e42
 80138f0:	35793c76 	.word	0x35793c76
 80138f4:	3dea39ef 	.word	0x3dea39ef
 80138f8:	8800759c 	.word	0x8800759c
 80138fc:	7e37e43c 	.word	0x7e37e43c
 8013900:	40862e41 	.word	0x40862e41
 8013904:	7fefffff 	.word	0x7fefffff
 8013908:	3fd62e42 	.word	0x3fd62e42
 801390c:	3ff0a2b1 	.word	0x3ff0a2b1
 8013910:	08015160 	.word	0x08015160
 8013914:	08015170 	.word	0x08015170
 8013918:	3ff00000 	.word	0x3ff00000
 801391c:	08015150 	.word	0x08015150
 8013920:	3defffff 	.word	0x3defffff

08013924 <__ieee754_fmodf>:
 8013924:	b5f0      	push	{r4, r5, r6, r7, lr}
 8013926:	ee10 5a90 	vmov	r5, s1
 801392a:	f035 4400 	bics.w	r4, r5, #2147483648	; 0x80000000
 801392e:	d009      	beq.n	8013944 <__ieee754_fmodf+0x20>
 8013930:	ee10 2a10 	vmov	r2, s0
 8013934:	f022 4300 	bic.w	r3, r2, #2147483648	; 0x80000000
 8013938:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 801393c:	da02      	bge.n	8013944 <__ieee754_fmodf+0x20>
 801393e:	f1b4 4fff 	cmp.w	r4, #2139095040	; 0x7f800000
 8013942:	dd04      	ble.n	801394e <__ieee754_fmodf+0x2a>
 8013944:	ee60 0a20 	vmul.f32	s1, s0, s1
 8013948:	ee80 0aa0 	vdiv.f32	s0, s1, s1
 801394c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801394e:	42a3      	cmp	r3, r4
 8013950:	dbfc      	blt.n	801394c <__ieee754_fmodf+0x28>
 8013952:	f002 4600 	and.w	r6, r2, #2147483648	; 0x80000000
 8013956:	d105      	bne.n	8013964 <__ieee754_fmodf+0x40>
 8013958:	4b32      	ldr	r3, [pc, #200]	; (8013a24 <__ieee754_fmodf+0x100>)
 801395a:	eb03 7356 	add.w	r3, r3, r6, lsr #29
 801395e:	ed93 0a00 	vldr	s0, [r3]
 8013962:	e7f3      	b.n	801394c <__ieee754_fmodf+0x28>
 8013964:	f012 4fff 	tst.w	r2, #2139095040	; 0x7f800000
 8013968:	d13f      	bne.n	80139ea <__ieee754_fmodf+0xc6>
 801396a:	0219      	lsls	r1, r3, #8
 801396c:	f06f 007d 	mvn.w	r0, #125	; 0x7d
 8013970:	2900      	cmp	r1, #0
 8013972:	dc37      	bgt.n	80139e4 <__ieee754_fmodf+0xc0>
 8013974:	f015 4fff 	tst.w	r5, #2139095040	; 0x7f800000
 8013978:	d13d      	bne.n	80139f6 <__ieee754_fmodf+0xd2>
 801397a:	0227      	lsls	r7, r4, #8
 801397c:	f06f 017d 	mvn.w	r1, #125	; 0x7d
 8013980:	2f00      	cmp	r7, #0
 8013982:	da35      	bge.n	80139f0 <__ieee754_fmodf+0xcc>
 8013984:	f110 0f7e 	cmn.w	r0, #126	; 0x7e
 8013988:	bfbb      	ittet	lt
 801398a:	f06f 027d 	mvnlt.w	r2, #125	; 0x7d
 801398e:	1a12      	sublt	r2, r2, r0
 8013990:	f3c2 0316 	ubfxge	r3, r2, #0, #23
 8013994:	4093      	lsllt	r3, r2
 8013996:	bfa8      	it	ge
 8013998:	f443 0300 	orrge.w	r3, r3, #8388608	; 0x800000
 801399c:	f111 0f7e 	cmn.w	r1, #126	; 0x7e
 80139a0:	bfb5      	itete	lt
 80139a2:	f06f 027d 	mvnlt.w	r2, #125	; 0x7d
 80139a6:	f3c5 0416 	ubfxge	r4, r5, #0, #23
 80139aa:	1a52      	sublt	r2, r2, r1
 80139ac:	f444 0400 	orrge.w	r4, r4, #8388608	; 0x800000
 80139b0:	bfb8      	it	lt
 80139b2:	4094      	lsllt	r4, r2
 80139b4:	1a40      	subs	r0, r0, r1
 80139b6:	1b1a      	subs	r2, r3, r4
 80139b8:	bb00      	cbnz	r0, 80139fc <__ieee754_fmodf+0xd8>
 80139ba:	ea13 0322 	ands.w	r3, r3, r2, asr #32
 80139be:	bf38      	it	cc
 80139c0:	4613      	movcc	r3, r2
 80139c2:	2b00      	cmp	r3, #0
 80139c4:	d0c8      	beq.n	8013958 <__ieee754_fmodf+0x34>
 80139c6:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80139ca:	db1f      	blt.n	8013a0c <__ieee754_fmodf+0xe8>
 80139cc:	f111 0f7e 	cmn.w	r1, #126	; 0x7e
 80139d0:	db1f      	blt.n	8013a12 <__ieee754_fmodf+0xee>
 80139d2:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 80139d6:	317f      	adds	r1, #127	; 0x7f
 80139d8:	4333      	orrs	r3, r6
 80139da:	ea43 53c1 	orr.w	r3, r3, r1, lsl #23
 80139de:	ee00 3a10 	vmov	s0, r3
 80139e2:	e7b3      	b.n	801394c <__ieee754_fmodf+0x28>
 80139e4:	3801      	subs	r0, #1
 80139e6:	0049      	lsls	r1, r1, #1
 80139e8:	e7c2      	b.n	8013970 <__ieee754_fmodf+0x4c>
 80139ea:	15d8      	asrs	r0, r3, #23
 80139ec:	387f      	subs	r0, #127	; 0x7f
 80139ee:	e7c1      	b.n	8013974 <__ieee754_fmodf+0x50>
 80139f0:	3901      	subs	r1, #1
 80139f2:	007f      	lsls	r7, r7, #1
 80139f4:	e7c4      	b.n	8013980 <__ieee754_fmodf+0x5c>
 80139f6:	15e1      	asrs	r1, r4, #23
 80139f8:	397f      	subs	r1, #127	; 0x7f
 80139fa:	e7c3      	b.n	8013984 <__ieee754_fmodf+0x60>
 80139fc:	2a00      	cmp	r2, #0
 80139fe:	da02      	bge.n	8013a06 <__ieee754_fmodf+0xe2>
 8013a00:	005b      	lsls	r3, r3, #1
 8013a02:	3801      	subs	r0, #1
 8013a04:	e7d7      	b.n	80139b6 <__ieee754_fmodf+0x92>
 8013a06:	d0a7      	beq.n	8013958 <__ieee754_fmodf+0x34>
 8013a08:	0053      	lsls	r3, r2, #1
 8013a0a:	e7fa      	b.n	8013a02 <__ieee754_fmodf+0xde>
 8013a0c:	005b      	lsls	r3, r3, #1
 8013a0e:	3901      	subs	r1, #1
 8013a10:	e7d9      	b.n	80139c6 <__ieee754_fmodf+0xa2>
 8013a12:	f1c1 21ff 	rsb	r1, r1, #4278255360	; 0xff00ff00
 8013a16:	f501 017f 	add.w	r1, r1, #16711680	; 0xff0000
 8013a1a:	3182      	adds	r1, #130	; 0x82
 8013a1c:	410b      	asrs	r3, r1
 8013a1e:	4333      	orrs	r3, r6
 8013a20:	e7dd      	b.n	80139de <__ieee754_fmodf+0xba>
 8013a22:	bf00      	nop
 8013a24:	08015180 	.word	0x08015180

08013a28 <__ieee754_logf>:
 8013a28:	ee10 3a10 	vmov	r3, s0
 8013a2c:	f033 4200 	bics.w	r2, r3, #2147483648	; 0x80000000
 8013a30:	d106      	bne.n	8013a40 <__ieee754_logf+0x18>
 8013a32:	ed9f 7a65 	vldr	s14, [pc, #404]	; 8013bc8 <__ieee754_logf+0x1a0>
 8013a36:	eddf 7a65 	vldr	s15, [pc, #404]	; 8013bcc <__ieee754_logf+0x1a4>
 8013a3a:	ee87 0a27 	vdiv.f32	s0, s14, s15
 8013a3e:	4770      	bx	lr
 8013a40:	2b00      	cmp	r3, #0
 8013a42:	da02      	bge.n	8013a4a <__ieee754_logf+0x22>
 8013a44:	ee30 7a40 	vsub.f32	s14, s0, s0
 8013a48:	e7f5      	b.n	8013a36 <__ieee754_logf+0xe>
 8013a4a:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 8013a4e:	db02      	blt.n	8013a56 <__ieee754_logf+0x2e>
 8013a50:	ee30 0a00 	vadd.f32	s0, s0, s0
 8013a54:	4770      	bx	lr
 8013a56:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8013a5a:	bfb8      	it	lt
 8013a5c:	eddf 7a5c 	vldrlt	s15, [pc, #368]	; 8013bd0 <__ieee754_logf+0x1a8>
 8013a60:	485c      	ldr	r0, [pc, #368]	; (8013bd4 <__ieee754_logf+0x1ac>)
 8013a62:	bfbe      	ittt	lt
 8013a64:	ee60 7a27 	vmullt.f32	s15, s0, s15
 8013a68:	f06f 0118 	mvnlt.w	r1, #24
 8013a6c:	ee17 3a90 	vmovlt	r3, s15
 8013a70:	ea4f 52e3 	mov.w	r2, r3, asr #23
 8013a74:	f3c3 0316 	ubfx	r3, r3, #0, #23
 8013a78:	4418      	add	r0, r3
 8013a7a:	bfa8      	it	ge
 8013a7c:	2100      	movge	r1, #0
 8013a7e:	3a7f      	subs	r2, #127	; 0x7f
 8013a80:	440a      	add	r2, r1
 8013a82:	f400 0100 	and.w	r1, r0, #8388608	; 0x800000
 8013a86:	f081 517e 	eor.w	r1, r1, #1065353216	; 0x3f800000
 8013a8a:	4319      	orrs	r1, r3
 8013a8c:	ee00 1a10 	vmov	s0, r1
 8013a90:	4951      	ldr	r1, [pc, #324]	; (8013bd8 <__ieee754_logf+0x1b0>)
 8013a92:	eb02 52d0 	add.w	r2, r2, r0, lsr #23
 8013a96:	f103 000f 	add.w	r0, r3, #15
 8013a9a:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 8013a9e:	4001      	ands	r1, r0
 8013aa0:	ee30 0a67 	vsub.f32	s0, s0, s15
 8013aa4:	bb89      	cbnz	r1, 8013b0a <__ieee754_logf+0xe2>
 8013aa6:	eeb5 0a40 	vcmp.f32	s0, #0.0
 8013aaa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013aae:	d10f      	bne.n	8013ad0 <__ieee754_logf+0xa8>
 8013ab0:	2a00      	cmp	r2, #0
 8013ab2:	f000 8085 	beq.w	8013bc0 <__ieee754_logf+0x198>
 8013ab6:	ee07 2a90 	vmov	s15, r2
 8013aba:	ed9f 0a48 	vldr	s0, [pc, #288]	; 8013bdc <__ieee754_logf+0x1b4>
 8013abe:	ed9f 7a48 	vldr	s14, [pc, #288]	; 8013be0 <__ieee754_logf+0x1b8>
 8013ac2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8013ac6:	ee27 0a80 	vmul.f32	s0, s15, s0
 8013aca:	eea7 0a87 	vfma.f32	s0, s15, s14
 8013ace:	4770      	bx	lr
 8013ad0:	eddf 6a44 	vldr	s13, [pc, #272]	; 8013be4 <__ieee754_logf+0x1bc>
 8013ad4:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 8013ad8:	eee0 7a66 	vfms.f32	s15, s0, s13
 8013adc:	ee20 7a00 	vmul.f32	s14, s0, s0
 8013ae0:	ee27 7a27 	vmul.f32	s14, s14, s15
 8013ae4:	b912      	cbnz	r2, 8013aec <__ieee754_logf+0xc4>
 8013ae6:	ee30 0a47 	vsub.f32	s0, s0, s14
 8013aea:	4770      	bx	lr
 8013aec:	ee07 2a90 	vmov	s15, r2
 8013af0:	eddf 6a3a 	vldr	s13, [pc, #232]	; 8013bdc <__ieee754_logf+0x1b4>
 8013af4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8013af8:	eea7 7ae6 	vfms.f32	s14, s15, s13
 8013afc:	ee37 0a40 	vsub.f32	s0, s14, s0
 8013b00:	ed9f 7a37 	vldr	s14, [pc, #220]	; 8013be0 <__ieee754_logf+0x1b8>
 8013b04:	ee97 0a87 	vfnms.f32	s0, s15, s14
 8013b08:	4770      	bx	lr
 8013b0a:	eef0 7a00 	vmov.f32	s15, #0	; 0x40000000  2.0
 8013b0e:	ee70 7a27 	vadd.f32	s15, s0, s15
 8013b12:	eddf 5a35 	vldr	s11, [pc, #212]	; 8013be8 <__ieee754_logf+0x1c0>
 8013b16:	eddf 4a35 	vldr	s9, [pc, #212]	; 8013bec <__ieee754_logf+0x1c4>
 8013b1a:	4935      	ldr	r1, [pc, #212]	; (8013bf0 <__ieee754_logf+0x1c8>)
 8013b1c:	ee80 6a27 	vdiv.f32	s12, s0, s15
 8013b20:	4419      	add	r1, r3
 8013b22:	f5c3 1357 	rsb	r3, r3, #3522560	; 0x35c000
 8013b26:	f503 7322 	add.w	r3, r3, #648	; 0x288
 8013b2a:	430b      	orrs	r3, r1
 8013b2c:	2b00      	cmp	r3, #0
 8013b2e:	ee07 2a90 	vmov	s15, r2
 8013b32:	ee26 5a06 	vmul.f32	s10, s12, s12
 8013b36:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8013b3a:	ee25 7a05 	vmul.f32	s14, s10, s10
 8013b3e:	eddf 7a2d 	vldr	s15, [pc, #180]	; 8013bf4 <__ieee754_logf+0x1cc>
 8013b42:	eee7 7a25 	vfma.f32	s15, s14, s11
 8013b46:	eddf 5a2c 	vldr	s11, [pc, #176]	; 8013bf8 <__ieee754_logf+0x1d0>
 8013b4a:	eee7 5a87 	vfma.f32	s11, s15, s14
 8013b4e:	eddf 7a2b 	vldr	s15, [pc, #172]	; 8013bfc <__ieee754_logf+0x1d4>
 8013b52:	eee7 7a24 	vfma.f32	s15, s14, s9
 8013b56:	eddf 4a2a 	vldr	s9, [pc, #168]	; 8013c00 <__ieee754_logf+0x1d8>
 8013b5a:	eee7 4a87 	vfma.f32	s9, s15, s14
 8013b5e:	eddf 7a29 	vldr	s15, [pc, #164]	; 8013c04 <__ieee754_logf+0x1dc>
 8013b62:	eee4 7a87 	vfma.f32	s15, s9, s14
 8013b66:	ee67 7a85 	vmul.f32	s15, s15, s10
 8013b6a:	eee5 7a87 	vfma.f32	s15, s11, s14
 8013b6e:	dd1c      	ble.n	8013baa <__ieee754_logf+0x182>
 8013b70:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8013b74:	ee20 7a07 	vmul.f32	s14, s0, s14
 8013b78:	ee27 7a00 	vmul.f32	s14, s14, s0
 8013b7c:	ee77 7a87 	vadd.f32	s15, s15, s14
 8013b80:	ee67 7a86 	vmul.f32	s15, s15, s12
 8013b84:	b922      	cbnz	r2, 8013b90 <__ieee754_logf+0x168>
 8013b86:	ee77 7a67 	vsub.f32	s15, s14, s15
 8013b8a:	ee30 0a67 	vsub.f32	s0, s0, s15
 8013b8e:	4770      	bx	lr
 8013b90:	ed9f 6a12 	vldr	s12, [pc, #72]	; 8013bdc <__ieee754_logf+0x1b4>
 8013b94:	eee6 7a86 	vfma.f32	s15, s13, s12
 8013b98:	ee77 7a67 	vsub.f32	s15, s14, s15
 8013b9c:	ee37 0ac0 	vsub.f32	s0, s15, s0
 8013ba0:	eddf 7a0f 	vldr	s15, [pc, #60]	; 8013be0 <__ieee754_logf+0x1b8>
 8013ba4:	ee96 0aa7 	vfnms.f32	s0, s13, s15
 8013ba8:	4770      	bx	lr
 8013baa:	ee70 7a67 	vsub.f32	s15, s0, s15
 8013bae:	ee67 7a86 	vmul.f32	s15, s15, s12
 8013bb2:	2a00      	cmp	r2, #0
 8013bb4:	d0e9      	beq.n	8013b8a <__ieee754_logf+0x162>
 8013bb6:	ed9f 7a09 	vldr	s14, [pc, #36]	; 8013bdc <__ieee754_logf+0x1b4>
 8013bba:	eee6 7ac7 	vfms.f32	s15, s13, s14
 8013bbe:	e7ed      	b.n	8013b9c <__ieee754_logf+0x174>
 8013bc0:	ed9f 0a02 	vldr	s0, [pc, #8]	; 8013bcc <__ieee754_logf+0x1a4>
 8013bc4:	4770      	bx	lr
 8013bc6:	bf00      	nop
 8013bc8:	cc000000 	.word	0xcc000000
 8013bcc:	00000000 	.word	0x00000000
 8013bd0:	4c000000 	.word	0x4c000000
 8013bd4:	004afb20 	.word	0x004afb20
 8013bd8:	007ffff0 	.word	0x007ffff0
 8013bdc:	3717f7d1 	.word	0x3717f7d1
 8013be0:	3f317180 	.word	0x3f317180
 8013be4:	3eaaaaab 	.word	0x3eaaaaab
 8013be8:	3e1cd04f 	.word	0x3e1cd04f
 8013bec:	3e178897 	.word	0x3e178897
 8013bf0:	ffcf5c30 	.word	0xffcf5c30
 8013bf4:	3e638e29 	.word	0x3e638e29
 8013bf8:	3ecccccd 	.word	0x3ecccccd
 8013bfc:	3e3a3325 	.word	0x3e3a3325
 8013c00:	3e924925 	.word	0x3e924925
 8013c04:	3f2aaaab 	.word	0x3f2aaaab

08013c08 <__ieee754_sqrtf>:
 8013c08:	eeb1 0ac0 	vsqrt.f32	s0, s0
 8013c0c:	4770      	bx	lr

08013c0e <with_errno>:
 8013c0e:	b570      	push	{r4, r5, r6, lr}
 8013c10:	4604      	mov	r4, r0
 8013c12:	460d      	mov	r5, r1
 8013c14:	4616      	mov	r6, r2
 8013c16:	f7fb fa3d 	bl	800f094 <__errno>
 8013c1a:	4629      	mov	r1, r5
 8013c1c:	6006      	str	r6, [r0, #0]
 8013c1e:	4620      	mov	r0, r4
 8013c20:	bd70      	pop	{r4, r5, r6, pc}

08013c22 <xflow>:
 8013c22:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8013c24:	4614      	mov	r4, r2
 8013c26:	461d      	mov	r5, r3
 8013c28:	b108      	cbz	r0, 8013c2e <xflow+0xc>
 8013c2a:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8013c2e:	e9cd 2300 	strd	r2, r3, [sp]
 8013c32:	e9dd 2300 	ldrd	r2, r3, [sp]
 8013c36:	4620      	mov	r0, r4
 8013c38:	4629      	mov	r1, r5
 8013c3a:	f7ec fd05 	bl	8000648 <__aeabi_dmul>
 8013c3e:	2222      	movs	r2, #34	; 0x22
 8013c40:	b003      	add	sp, #12
 8013c42:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8013c46:	f7ff bfe2 	b.w	8013c0e <with_errno>

08013c4a <__math_uflow>:
 8013c4a:	b508      	push	{r3, lr}
 8013c4c:	2200      	movs	r2, #0
 8013c4e:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8013c52:	f7ff ffe6 	bl	8013c22 <xflow>
 8013c56:	ec41 0b10 	vmov	d0, r0, r1
 8013c5a:	bd08      	pop	{r3, pc}

08013c5c <__math_oflow>:
 8013c5c:	b508      	push	{r3, lr}
 8013c5e:	2200      	movs	r2, #0
 8013c60:	f04f 43e0 	mov.w	r3, #1879048192	; 0x70000000
 8013c64:	f7ff ffdd 	bl	8013c22 <xflow>
 8013c68:	ec41 0b10 	vmov	d0, r0, r1
 8013c6c:	bd08      	pop	{r3, pc}

08013c6e <finite>:
 8013c6e:	b082      	sub	sp, #8
 8013c70:	ed8d 0b00 	vstr	d0, [sp]
 8013c74:	9801      	ldr	r0, [sp, #4]
 8013c76:	f040 4000 	orr.w	r0, r0, #2147483648	; 0x80000000
 8013c7a:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 8013c7e:	0fc0      	lsrs	r0, r0, #31
 8013c80:	b002      	add	sp, #8
 8013c82:	4770      	bx	lr

08013c84 <_init>:
 8013c84:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8013c86:	bf00      	nop
 8013c88:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8013c8a:	bc08      	pop	{r3}
 8013c8c:	469e      	mov	lr, r3
 8013c8e:	4770      	bx	lr

08013c90 <_fini>:
 8013c90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8013c92:	bf00      	nop
 8013c94:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8013c96:	bc08      	pop	{r3}
 8013c98:	469e      	mov	lr, r3
 8013c9a:	4770      	bx	lr
