Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Sat Mar 11 12:40:44 2017
| Host         : TiagoHenriques running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file ex3_1_timing_summary_routed.rpt -rpx ex3_1_timing_summary_routed.rpx
| Design       : ex3_1
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.16 2016-11-09
---------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.906        0.000                      0                   37        0.214        0.000                      0                   37        4.500        0.000                       0                    20  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.906        0.000                      0                   37        0.214        0.000                      0                   37        4.500        0.000                       0                    20  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.906ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.214ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.906ns  (required time - arrival time)
  Source:                 index_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            n_o_ones_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.113ns  (logic 1.406ns (45.170%)  route 1.707ns (54.830%))
  Logic Levels:           4  (LUT2=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.318ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.715     5.318    clk_IBUF_BUFG
    SLICE_X88Y72         FDRE                                         r  index_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y72         FDRE (Prop_fdre_C_Q)         0.478     5.796 r  index_reg[3]/Q
                         net (fo=6, routed)           0.861     6.657    index_reg__0[3]
    SLICE_X89Y71         LUT6 (Prop_lut6_I4_O)        0.301     6.958 r  n_o_ones[4]_i_8/O
                         net (fo=1, routed)           0.000     6.958    n_o_ones[4]_i_8_n_0
    SLICE_X89Y71         MUXF7 (Prop_muxf7_I1_O)      0.217     7.175 r  n_o_ones_reg[4]_i_4/O
                         net (fo=1, routed)           0.000     7.175    n_o_ones_reg[4]_i_4_n_0
    SLICE_X89Y71         MUXF8 (Prop_muxf8_I1_O)      0.094     7.269 r  n_o_ones_reg[4]_i_2/O
                         net (fo=5, routed)           0.846     8.114    n_o_ones_reg[4]_i_2_n_0
    SLICE_X88Y73         LUT2 (Prop_lut2_I0_O)        0.316     8.430 r  n_o_ones[0]_i_1/O
                         net (fo=1, routed)           0.000     8.430    p_0_in__0[0]
    SLICE_X88Y73         FDRE                                         r  n_o_ones_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.597    15.020    clk_IBUF_BUFG
    SLICE_X88Y73         FDRE                                         r  n_o_ones_reg[0]/C
                         clock pessimism              0.275    15.295    
                         clock uncertainty           -0.035    15.259    
    SLICE_X88Y73         FDRE (Setup_fdre_C_D)        0.077    15.336    n_o_ones_reg[0]
  -------------------------------------------------------------------
                         required time                         15.336    
                         arrival time                          -8.430    
  -------------------------------------------------------------------
                         slack                                  6.906    

Slack (MET) :             6.920ns  (required time - arrival time)
  Source:                 index_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            n_o_ones_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.103ns  (logic 1.406ns (45.315%)  route 1.697ns (54.685%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.318ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.715     5.318    clk_IBUF_BUFG
    SLICE_X88Y72         FDRE                                         r  index_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y72         FDRE (Prop_fdre_C_Q)         0.478     5.796 r  index_reg[3]/Q
                         net (fo=6, routed)           0.861     6.657    index_reg__0[3]
    SLICE_X89Y71         LUT6 (Prop_lut6_I4_O)        0.301     6.958 r  n_o_ones[4]_i_8/O
                         net (fo=1, routed)           0.000     6.958    n_o_ones[4]_i_8_n_0
    SLICE_X89Y71         MUXF7 (Prop_muxf7_I1_O)      0.217     7.175 r  n_o_ones_reg[4]_i_4/O
                         net (fo=1, routed)           0.000     7.175    n_o_ones_reg[4]_i_4_n_0
    SLICE_X89Y71         MUXF8 (Prop_muxf8_I1_O)      0.094     7.269 r  n_o_ones_reg[4]_i_2/O
                         net (fo=5, routed)           0.836     8.104    n_o_ones_reg[4]_i_2_n_0
    SLICE_X88Y73         LUT4 (Prop_lut4_I1_O)        0.316     8.420 r  n_o_ones[2]_i_1/O
                         net (fo=1, routed)           0.000     8.420    p_0_in__0[2]
    SLICE_X88Y73         FDRE                                         r  n_o_ones_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.597    15.020    clk_IBUF_BUFG
    SLICE_X88Y73         FDRE                                         r  n_o_ones_reg[2]/C
                         clock pessimism              0.275    15.295    
                         clock uncertainty           -0.035    15.259    
    SLICE_X88Y73         FDRE (Setup_fdre_C_D)        0.081    15.340    n_o_ones_reg[2]
  -------------------------------------------------------------------
                         required time                         15.340    
                         arrival time                          -8.420    
  -------------------------------------------------------------------
                         slack                                  6.920    

Slack (MET) :             6.921ns  (required time - arrival time)
  Source:                 index_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            n_o_ones_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.139ns  (logic 1.432ns (45.624%)  route 1.707ns (54.376%))
  Logic Levels:           4  (LUT3=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.318ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.715     5.318    clk_IBUF_BUFG
    SLICE_X88Y72         FDRE                                         r  index_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y72         FDRE (Prop_fdre_C_Q)         0.478     5.796 r  index_reg[3]/Q
                         net (fo=6, routed)           0.861     6.657    index_reg__0[3]
    SLICE_X89Y71         LUT6 (Prop_lut6_I4_O)        0.301     6.958 r  n_o_ones[4]_i_8/O
                         net (fo=1, routed)           0.000     6.958    n_o_ones[4]_i_8_n_0
    SLICE_X89Y71         MUXF7 (Prop_muxf7_I1_O)      0.217     7.175 r  n_o_ones_reg[4]_i_4/O
                         net (fo=1, routed)           0.000     7.175    n_o_ones_reg[4]_i_4_n_0
    SLICE_X89Y71         MUXF8 (Prop_muxf8_I1_O)      0.094     7.269 r  n_o_ones_reg[4]_i_2/O
                         net (fo=5, routed)           0.846     8.114    n_o_ones_reg[4]_i_2_n_0
    SLICE_X88Y73         LUT3 (Prop_lut3_I1_O)        0.342     8.456 r  n_o_ones[1]_i_1/O
                         net (fo=1, routed)           0.000     8.456    p_0_in__0[1]
    SLICE_X88Y73         FDRE                                         r  n_o_ones_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.597    15.020    clk_IBUF_BUFG
    SLICE_X88Y73         FDRE                                         r  n_o_ones_reg[1]/C
                         clock pessimism              0.275    15.295    
                         clock uncertainty           -0.035    15.259    
    SLICE_X88Y73         FDRE (Setup_fdre_C_D)        0.118    15.377    n_o_ones_reg[1]
  -------------------------------------------------------------------
                         required time                         15.377    
                         arrival time                          -8.456    
  -------------------------------------------------------------------
                         slack                                  6.921    

Slack (MET) :             6.929ns  (required time - arrival time)
  Source:                 index_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            n_o_ones_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.131ns  (logic 1.434ns (45.804%)  route 1.697ns (54.196%))
  Logic Levels:           4  (LUT5=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.318ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.715     5.318    clk_IBUF_BUFG
    SLICE_X88Y72         FDRE                                         r  index_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y72         FDRE (Prop_fdre_C_Q)         0.478     5.796 r  index_reg[3]/Q
                         net (fo=6, routed)           0.861     6.657    index_reg__0[3]
    SLICE_X89Y71         LUT6 (Prop_lut6_I4_O)        0.301     6.958 r  n_o_ones[4]_i_8/O
                         net (fo=1, routed)           0.000     6.958    n_o_ones[4]_i_8_n_0
    SLICE_X89Y71         MUXF7 (Prop_muxf7_I1_O)      0.217     7.175 r  n_o_ones_reg[4]_i_4/O
                         net (fo=1, routed)           0.000     7.175    n_o_ones_reg[4]_i_4_n_0
    SLICE_X89Y71         MUXF8 (Prop_muxf8_I1_O)      0.094     7.269 r  n_o_ones_reg[4]_i_2/O
                         net (fo=5, routed)           0.836     8.104    n_o_ones_reg[4]_i_2_n_0
    SLICE_X88Y73         LUT5 (Prop_lut5_I2_O)        0.344     8.448 r  n_o_ones[3]_i_1/O
                         net (fo=1, routed)           0.000     8.448    p_0_in__0[3]
    SLICE_X88Y73         FDRE                                         r  n_o_ones_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.597    15.020    clk_IBUF_BUFG
    SLICE_X88Y73         FDRE                                         r  n_o_ones_reg[3]/C
                         clock pessimism              0.275    15.295    
                         clock uncertainty           -0.035    15.259    
    SLICE_X88Y73         FDRE (Setup_fdre_C_D)        0.118    15.377    n_o_ones_reg[3]
  -------------------------------------------------------------------
                         required time                         15.377    
                         arrival time                          -8.448    
  -------------------------------------------------------------------
                         slack                                  6.929    

Slack (MET) :             7.071ns  (required time - arrival time)
  Source:                 index_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            n_o_ones_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.950ns  (logic 1.406ns (47.666%)  route 1.544ns (52.334%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.318ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.715     5.318    clk_IBUF_BUFG
    SLICE_X88Y72         FDRE                                         r  index_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y72         FDRE (Prop_fdre_C_Q)         0.478     5.796 r  index_reg[3]/Q
                         net (fo=6, routed)           0.861     6.657    index_reg__0[3]
    SLICE_X89Y71         LUT6 (Prop_lut6_I4_O)        0.301     6.958 r  n_o_ones[4]_i_8/O
                         net (fo=1, routed)           0.000     6.958    n_o_ones[4]_i_8_n_0
    SLICE_X89Y71         MUXF7 (Prop_muxf7_I1_O)      0.217     7.175 r  n_o_ones_reg[4]_i_4/O
                         net (fo=1, routed)           0.000     7.175    n_o_ones_reg[4]_i_4_n_0
    SLICE_X89Y71         MUXF8 (Prop_muxf8_I1_O)      0.094     7.269 r  n_o_ones_reg[4]_i_2/O
                         net (fo=5, routed)           0.683     7.951    n_o_ones_reg[4]_i_2_n_0
    SLICE_X88Y73         LUT6 (Prop_lut6_I2_O)        0.316     8.267 r  n_o_ones[4]_i_1/O
                         net (fo=1, routed)           0.000     8.267    p_0_in__0[4]
    SLICE_X88Y73         FDRE                                         r  n_o_ones_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.597    15.020    clk_IBUF_BUFG
    SLICE_X88Y73         FDRE                                         r  n_o_ones_reg[4]/C
                         clock pessimism              0.275    15.295    
                         clock uncertainty           -0.035    15.259    
    SLICE_X88Y73         FDRE (Setup_fdre_C_D)        0.079    15.338    n_o_ones_reg[4]
  -------------------------------------------------------------------
                         required time                         15.338    
                         arrival time                          -8.267    
  -------------------------------------------------------------------
                         slack                                  7.071    

Slack (MET) :             7.343ns  (required time - arrival time)
  Source:                 C_S_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            index_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.072ns  (logic 0.642ns (30.980%)  route 1.430ns (69.020%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.718     5.321    clk_IBUF_BUFG
    SLICE_X88Y71         FDRE                                         r  C_S_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y71         FDRE (Prop_fdre_C_Q)         0.518     5.839 r  C_S_reg/Q
                         net (fo=11, routed)          0.842     6.681    C_S
    SLICE_X88Y72         LUT2 (Prop_lut2_I0_O)        0.124     6.805 r  index[3]_i_1/O
                         net (fo=9, routed)           0.588     7.393    n_o_ones
    SLICE_X88Y72         FDRE                                         r  index_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.598    15.021    clk_IBUF_BUFG
    SLICE_X88Y72         FDRE                                         r  index_reg[0]/C
                         clock pessimism              0.275    15.296    
                         clock uncertainty           -0.035    15.260    
    SLICE_X88Y72         FDRE (Setup_fdre_C_R)       -0.524    14.736    index_reg[0]
  -------------------------------------------------------------------
                         required time                         14.736    
                         arrival time                          -7.393    
  -------------------------------------------------------------------
                         slack                                  7.343    

Slack (MET) :             7.343ns  (required time - arrival time)
  Source:                 C_S_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            index_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.072ns  (logic 0.642ns (30.980%)  route 1.430ns (69.020%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.718     5.321    clk_IBUF_BUFG
    SLICE_X88Y71         FDRE                                         r  C_S_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y71         FDRE (Prop_fdre_C_Q)         0.518     5.839 r  C_S_reg/Q
                         net (fo=11, routed)          0.842     6.681    C_S
    SLICE_X88Y72         LUT2 (Prop_lut2_I0_O)        0.124     6.805 r  index[3]_i_1/O
                         net (fo=9, routed)           0.588     7.393    n_o_ones
    SLICE_X88Y72         FDRE                                         r  index_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.598    15.021    clk_IBUF_BUFG
    SLICE_X88Y72         FDRE                                         r  index_reg[1]/C
                         clock pessimism              0.275    15.296    
                         clock uncertainty           -0.035    15.260    
    SLICE_X88Y72         FDRE (Setup_fdre_C_R)       -0.524    14.736    index_reg[1]
  -------------------------------------------------------------------
                         required time                         14.736    
                         arrival time                          -7.393    
  -------------------------------------------------------------------
                         slack                                  7.343    

Slack (MET) :             7.343ns  (required time - arrival time)
  Source:                 C_S_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            index_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.072ns  (logic 0.642ns (30.980%)  route 1.430ns (69.020%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.718     5.321    clk_IBUF_BUFG
    SLICE_X88Y71         FDRE                                         r  C_S_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y71         FDRE (Prop_fdre_C_Q)         0.518     5.839 r  C_S_reg/Q
                         net (fo=11, routed)          0.842     6.681    C_S
    SLICE_X88Y72         LUT2 (Prop_lut2_I0_O)        0.124     6.805 r  index[3]_i_1/O
                         net (fo=9, routed)           0.588     7.393    n_o_ones
    SLICE_X88Y72         FDRE                                         r  index_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.598    15.021    clk_IBUF_BUFG
    SLICE_X88Y72         FDRE                                         r  index_reg[2]/C
                         clock pessimism              0.275    15.296    
                         clock uncertainty           -0.035    15.260    
    SLICE_X88Y72         FDRE (Setup_fdre_C_R)       -0.524    14.736    index_reg[2]
  -------------------------------------------------------------------
                         required time                         14.736    
                         arrival time                          -7.393    
  -------------------------------------------------------------------
                         slack                                  7.343    

Slack (MET) :             7.343ns  (required time - arrival time)
  Source:                 C_S_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            index_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.072ns  (logic 0.642ns (30.980%)  route 1.430ns (69.020%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.718     5.321    clk_IBUF_BUFG
    SLICE_X88Y71         FDRE                                         r  C_S_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y71         FDRE (Prop_fdre_C_Q)         0.518     5.839 r  C_S_reg/Q
                         net (fo=11, routed)          0.842     6.681    C_S
    SLICE_X88Y72         LUT2 (Prop_lut2_I0_O)        0.124     6.805 r  index[3]_i_1/O
                         net (fo=9, routed)           0.588     7.393    n_o_ones
    SLICE_X88Y72         FDRE                                         r  index_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.598    15.021    clk_IBUF_BUFG
    SLICE_X88Y72         FDRE                                         r  index_reg[3]/C
                         clock pessimism              0.275    15.296    
                         clock uncertainty           -0.035    15.260    
    SLICE_X88Y72         FDRE (Setup_fdre_C_R)       -0.524    14.736    index_reg[3]
  -------------------------------------------------------------------
                         required time                         14.736    
                         arrival time                          -7.393    
  -------------------------------------------------------------------
                         slack                                  7.343    

Slack (MET) :             7.581ns  (required time - arrival time)
  Source:                 C_S_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            n_o_ones_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.834ns  (logic 0.642ns (35.005%)  route 1.192ns (64.995%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.718     5.321    clk_IBUF_BUFG
    SLICE_X88Y71         FDRE                                         r  C_S_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y71         FDRE (Prop_fdre_C_Q)         0.518     5.839 r  C_S_reg/Q
                         net (fo=11, routed)          0.842     6.681    C_S
    SLICE_X88Y72         LUT2 (Prop_lut2_I0_O)        0.124     6.805 r  index[3]_i_1/O
                         net (fo=9, routed)           0.350     7.155    n_o_ones
    SLICE_X88Y73         FDRE                                         r  n_o_ones_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.597    15.020    clk_IBUF_BUFG
    SLICE_X88Y73         FDRE                                         r  n_o_ones_reg[0]/C
                         clock pessimism              0.275    15.295    
                         clock uncertainty           -0.035    15.259    
    SLICE_X88Y73         FDRE (Setup_fdre_C_R)       -0.524    14.735    n_o_ones_reg[0]
  -------------------------------------------------------------------
                         required time                         14.735    
                         arrival time                          -7.155    
  -------------------------------------------------------------------
                         slack                                  7.581    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 n_o_ones_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            res_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.164ns (54.274%)  route 0.138ns (45.726%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.595     1.514    clk_IBUF_BUFG
    SLICE_X88Y73         FDRE                                         r  n_o_ones_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y73         FDRE (Prop_fdre_C_Q)         0.164     1.678 r  n_o_ones_reg[2]/Q
                         net (fo=5, routed)           0.138     1.816    n_o_ones_reg__0[2]
    SLICE_X89Y73         FDRE                                         r  res_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.864     2.029    clk_IBUF_BUFG
    SLICE_X89Y73         FDRE                                         r  res_reg[2]/C
                         clock pessimism             -0.501     1.527    
    SLICE_X89Y73         FDRE (Hold_fdre_C_D)         0.075     1.602    res_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 n_o_ones_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            res_reg[2]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.164ns (52.288%)  route 0.150ns (47.712%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.595     1.514    clk_IBUF_BUFG
    SLICE_X88Y73         FDRE                                         r  n_o_ones_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y73         FDRE (Prop_fdre_C_Q)         0.164     1.678 r  n_o_ones_reg[2]/Q
                         net (fo=5, routed)           0.150     1.828    n_o_ones_reg__0[2]
    SLICE_X89Y73         FDRE                                         r  res_reg[2]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.864     2.029    clk_IBUF_BUFG
    SLICE_X89Y73         FDRE                                         r  res_reg[2]_lopt_replica/C
                         clock pessimism             -0.501     1.527    
    SLICE_X89Y73         FDRE (Hold_fdre_C_D)         0.071     1.598    res_reg[2]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 n_o_ones_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            res_reg[0]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.164ns (53.381%)  route 0.143ns (46.619%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.595     1.514    clk_IBUF_BUFG
    SLICE_X88Y73         FDRE                                         r  n_o_ones_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y73         FDRE (Prop_fdre_C_Q)         0.164     1.678 r  n_o_ones_reg[0]/Q
                         net (fo=7, routed)           0.143     1.822    n_o_ones_reg__0[0]
    SLICE_X89Y73         FDRE                                         r  res_reg[0]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.864     2.029    clk_IBUF_BUFG
    SLICE_X89Y73         FDRE                                         r  res_reg[0]_lopt_replica/C
                         clock pessimism             -0.501     1.527    
    SLICE_X89Y73         FDRE (Hold_fdre_C_D)         0.047     1.574    res_reg[0]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 n_o_ones_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            n_o_ones_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.209ns (56.540%)  route 0.161ns (43.460%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.595     1.514    clk_IBUF_BUFG
    SLICE_X88Y73         FDRE                                         r  n_o_ones_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y73         FDRE (Prop_fdre_C_Q)         0.164     1.678 r  n_o_ones_reg[4]/Q
                         net (fo=2, routed)           0.161     1.839    n_o_ones_reg__0[4]
    SLICE_X88Y73         LUT6 (Prop_lut6_I5_O)        0.045     1.884 r  n_o_ones[4]_i_1/O
                         net (fo=1, routed)           0.000     1.884    p_0_in__0[4]
    SLICE_X88Y73         FDRE                                         r  n_o_ones_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.864     2.029    clk_IBUF_BUFG
    SLICE_X88Y73         FDRE                                         r  n_o_ones_reg[4]/C
                         clock pessimism             -0.514     1.514    
    SLICE_X88Y73         FDRE (Hold_fdre_C_D)         0.121     1.635    n_o_ones_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.635    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 n_o_ones_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            res_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.164ns (53.207%)  route 0.144ns (46.793%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.595     1.514    clk_IBUF_BUFG
    SLICE_X88Y73         FDRE                                         r  n_o_ones_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y73         FDRE (Prop_fdre_C_Q)         0.164     1.678 r  n_o_ones_reg[0]/Q
                         net (fo=7, routed)           0.144     1.823    n_o_ones_reg__0[0]
    SLICE_X89Y73         FDRE                                         r  res_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.864     2.029    clk_IBUF_BUFG
    SLICE_X89Y73         FDRE                                         r  res_reg[0]/C
                         clock pessimism             -0.501     1.527    
    SLICE_X89Y73         FDRE (Hold_fdre_C_D)         0.046     1.573    res_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C_S_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.209ns (54.354%)  route 0.176ns (45.646%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.597     1.516    clk_IBUF_BUFG
    SLICE_X88Y72         FDRE                                         r  index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y72         FDRE (Prop_fdre_C_Q)         0.164     1.680 r  index_reg[0]/Q
                         net (fo=6, routed)           0.176     1.856    index_reg__0[0]
    SLICE_X88Y71         LUT6 (Prop_lut6_I1_O)        0.045     1.901 r  C_S_i_1/O
                         net (fo=1, routed)           0.000     1.901    C_S_i_1_n_0
    SLICE_X88Y71         FDRE                                         r  C_S_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.867     2.032    clk_IBUF_BUFG
    SLICE_X88Y71         FDRE                                         r  C_S_reg/C
                         clock pessimism             -0.501     1.530    
    SLICE_X88Y71         FDRE (Hold_fdre_C_D)         0.120     1.650    C_S_reg
  -------------------------------------------------------------------
                         required time                         -1.650    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 n_o_ones_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            n_o_ones_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.155%)  route 0.175ns (45.845%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.595     1.514    clk_IBUF_BUFG
    SLICE_X88Y73         FDRE                                         r  n_o_ones_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y73         FDRE (Prop_fdre_C_Q)         0.164     1.678 r  n_o_ones_reg[0]/Q
                         net (fo=7, routed)           0.175     1.854    n_o_ones_reg__0[0]
    SLICE_X88Y73         LUT5 (Prop_lut5_I1_O)        0.043     1.897 r  n_o_ones[3]_i_1/O
                         net (fo=1, routed)           0.000     1.897    p_0_in__0[3]
    SLICE_X88Y73         FDRE                                         r  n_o_ones_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.864     2.029    clk_IBUF_BUFG
    SLICE_X88Y73         FDRE                                         r  n_o_ones_reg[3]/C
                         clock pessimism             -0.514     1.514    
    SLICE_X88Y73         FDRE (Hold_fdre_C_D)         0.131     1.645    n_o_ones_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 n_o_ones_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            res_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.164ns (46.602%)  route 0.188ns (53.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.595     1.514    clk_IBUF_BUFG
    SLICE_X88Y73         FDRE                                         r  n_o_ones_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y73         FDRE (Prop_fdre_C_Q)         0.164     1.678 r  n_o_ones_reg[4]/Q
                         net (fo=2, routed)           0.188     1.866    n_o_ones_reg__0[4]
    SLICE_X89Y73         FDRE                                         r  res_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.864     2.029    clk_IBUF_BUFG
    SLICE_X89Y73         FDRE                                         r  res_reg[4]/C
                         clock pessimism             -0.501     1.527    
    SLICE_X89Y73         FDRE (Hold_fdre_C_D)         0.078     1.605    res_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 n_o_ones_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            n_o_ones_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.595     1.514    clk_IBUF_BUFG
    SLICE_X88Y73         FDRE                                         r  n_o_ones_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y73         FDRE (Prop_fdre_C_Q)         0.164     1.678 r  n_o_ones_reg[0]/Q
                         net (fo=7, routed)           0.175     1.854    n_o_ones_reg__0[0]
    SLICE_X88Y73         LUT4 (Prop_lut4_I2_O)        0.045     1.899 r  n_o_ones[2]_i_1/O
                         net (fo=1, routed)           0.000     1.899    p_0_in__0[2]
    SLICE_X88Y73         FDRE                                         r  n_o_ones_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.864     2.029    clk_IBUF_BUFG
    SLICE_X88Y73         FDRE                                         r  n_o_ones_reg[2]/C
                         clock pessimism             -0.514     1.514    
    SLICE_X88Y73         FDRE (Hold_fdre_C_D)         0.121     1.635    n_o_ones_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.635    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            index_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.207ns (51.051%)  route 0.198ns (48.949%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.597     1.516    clk_IBUF_BUFG
    SLICE_X88Y72         FDRE                                         r  index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y72         FDRE (Prop_fdre_C_Q)         0.164     1.680 r  index_reg[0]/Q
                         net (fo=6, routed)           0.198     1.879    index_reg__0[0]
    SLICE_X88Y72         LUT2 (Prop_lut2_I0_O)        0.043     1.922 r  index[1]_i_1/O
                         net (fo=1, routed)           0.000     1.922    p_0_in[1]
    SLICE_X88Y72         FDRE                                         r  index_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.866     2.031    clk_IBUF_BUFG
    SLICE_X88Y72         FDRE                                         r  index_reg[1]/C
                         clock pessimism             -0.514     1.516    
    SLICE_X88Y72         FDRE (Hold_fdre_C_D)         0.131     1.647    index_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.647    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.274    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y71    C_S_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y72    index_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y72    index_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y72    index_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y72    index_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y73    n_o_ones_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y73    n_o_ones_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y73    n_o_ones_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y73    n_o_ones_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y71    C_S_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y72    index_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y72    index_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y72    index_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y72    index_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y72    res_reg[3]_lopt_replica/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y72    index_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y72    index_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y72    index_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y72    index_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y71    C_S_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y71    C_S_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y72    index_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y72    index_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y72    index_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y72    index_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y72    index_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y72    index_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y72    index_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y72    index_reg[3]/C



