{
   "ActiveEmotionalView":"No Loops",
   "Default View_ScaleFactor":"0.876443",
   "Default View_TopLeft":"-143,-26",
   "DisplayTieOff":"1",
   "ExpandedHierarchyInLayout":"",
   "No Loops_ExpandedHierarchyInLayout":"",
   "No Loops_Layout":"# # String gsaved with Nlview 7.8.0 2024-04-26 e1825d835c VDI=44 GEI=38 GUI=JA:21.0 TLS
#  -string -flagsOSRD
preplace port M_AXI_FPD -pg 1 -lvl 4 -x 1250 -y 10 -defaultsOSRD
preplace port lpddr4_clk1 -pg 1 -lvl 0 -x 0 -y 660 -defaultsOSRD
preplace port ch0_lpddr4_trip1 -pg 1 -lvl 4 -x 1250 -y 170 -defaultsOSRD
preplace port ch1_lpddr4_trip1 -pg 1 -lvl 4 -x 1250 -y 190 -defaultsOSRD
preplace port lpddr4_clk2 -pg 1 -lvl 0 -x 0 -y 680 -defaultsOSRD
preplace port ch0_lpddr4_trip2 -pg 1 -lvl 4 -x 1250 -y 380 -defaultsOSRD
preplace port ch1_lpddr4_trip2 -pg 1 -lvl 4 -x 1250 -y 400 -defaultsOSRD
preplace port lpddr4_clk3 -pg 1 -lvl 0 -x 0 -y 700 -defaultsOSRD
preplace port ch0_lpddr4_trip3 -pg 1 -lvl 4 -x 1250 -y 420 -defaultsOSRD
preplace port ch1_lpddr4_trip3 -pg 1 -lvl 4 -x 1250 -y 440 -defaultsOSRD
preplace port port-id_clk_out1 -pg 1 -lvl 4 -x 1250 -y 940 -defaultsOSRD
preplace port port-id_pl_ps_irq0 -pg 1 -lvl 0 -x 0 -y 60 -defaultsOSRD
preplace portBus peripheral_aresetn -pg 1 -lvl 4 -x 1250 -y 800 -defaultsOSRD
preplace inst CIPS -pg 1 -lvl 1 -x 250 -y 40 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 325 326 327 328 329 330 331 332 333 334 335 336 337 338 339 340 341 342 343 344 345 346 347 348 349 350 351 352 353 354 355 356 357 358 359 360 361 362 363 364 365 366 367 368 369 381 379 376 370 371 372 373 374 375 377 378 380 382} -defaultsOSRD -pinDir M_AXI_FPD right -pinY M_AXI_FPD 20R -pinDir FPD_CCI_NOC_0 right -pinY FPD_CCI_NOC_0 80R -pinDir FPD_CCI_NOC_1 right -pinY FPD_CCI_NOC_1 100R -pinDir FPD_CCI_NOC_2 right -pinY FPD_CCI_NOC_2 120R -pinDir FPD_CCI_NOC_3 right -pinY FPD_CCI_NOC_3 140R -pinDir FPD_AXI_NOC_0 right -pinY FPD_AXI_NOC_0 160R -pinDir FPD_AXI_NOC_1 right -pinY FPD_AXI_NOC_1 180R -pinDir LPD_AXI_NOC_0 right -pinY LPD_AXI_NOC_0 200R -pinDir PMC_NOC_AXI_0 right -pinY PMC_NOC_AXI_0 220R -pinDir pl0_ref_clk right -pinY pl0_ref_clk 540R -pinDir pl0_resetn right -pinY pl0_resetn 460R -pinDir m_axi_fpd_aclk right -pinY m_axi_fpd_aclk 360R -pinDir fpd_cci_noc_axi0_clk right -pinY fpd_cci_noc_axi0_clk 240R -pinDir fpd_cci_noc_axi1_clk right -pinY fpd_cci_noc_axi1_clk 260R -pinDir fpd_cci_noc_axi2_clk right -pinY fpd_cci_noc_axi2_clk 280R -pinDir fpd_cci_noc_axi3_clk right -pinY fpd_cci_noc_axi3_clk 300R -pinDir fpd_axi_noc_axi0_clk right -pinY fpd_axi_noc_axi0_clk 320R -pinDir fpd_axi_noc_axi1_clk right -pinY fpd_axi_noc_axi1_clk 340R -pinDir lpd_axi_noc_clk right -pinY lpd_axi_noc_clk 380R -pinDir pmc_axi_noc_axi0_clk right -pinY pmc_axi_noc_axi0_clk 400R -pinBusDir gem0_tsu_timer_cnt right -pinBusY gem0_tsu_timer_cnt 480R -pinDir pl_ps_irq0 left -pinY pl_ps_irq0 20L
preplace inst proc_sys_reset -pg 1 -lvl 3 -x 1050 -y 780 -swap {4 0 2 3 1 6 7 8 9 5} -defaultsOSRD -pinDir slowest_sync_clk left -pinY slowest_sync_clk 100L -pinDir ext_reset_in left -pinY ext_reset_in 20L -pinDir aux_reset_in left -pinY aux_reset_in 60L -pinDir mb_debug_sys_rst left -pinY mb_debug_sys_rst 80L -pinDir dcm_locked left -pinY dcm_locked 40L -pinDir mb_reset right -pinY mb_reset 40R -pinBusDir bus_struct_reset right -pinBusY bus_struct_reset 60R -pinBusDir peripheral_reset right -pinBusY peripheral_reset 80R -pinBusDir interconnect_aresetn right -pinBusY interconnect_aresetn 100R -pinBusDir peripheral_aresetn right -pinBusY peripheral_aresetn 20R
preplace inst noc_lpddr4_0 -pg 1 -lvl 3 -x 1050 -y 140 -defaultsOSRD -pinDir S00_INI left -pinY S00_INI 30L -pinDir S01_INI left -pinY S01_INI 50L -pinDir S02_INI left -pinY S02_INI 70L -pinDir S03_INI left -pinY S03_INI 90L -pinDir sys_clk0 left -pinY sys_clk0 120L -pinDir CH0_LPDDR4_0 right -pinY CH0_LPDDR4_0 30R -pinDir CH1_LPDDR4_0 right -pinY CH1_LPDDR4_0 50R
preplace inst clk_wizard -pg 1 -lvl 2 -x 650 -y 540 -defaultsOSRD -pinDir resetn left -pinY resetn 20L -pinDir locked right -pinY locked 20R -pinDir clk_in1 left -pinY clk_in1 40L -pinDir clk_out1 right -pinY clk_out1 40R
preplace inst cips_noc -pg 1 -lvl 2 -x 650 -y 100 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 325 326 327 328 329 330 331 332 333 334 335 336 337 338 339 340 341 342 343 344 345 346 347 348 349 350 351 352 353 354 355 356 357 358 359 360 361 362 363 364 365 366 367 368 375 369 370 371 372 373 374 376 377} -defaultsOSRD -pinDir S00_AXI left -pinY S00_AXI 20L -pinDir S01_AXI left -pinY S01_AXI 40L -pinDir S02_AXI left -pinY S02_AXI 60L -pinDir S03_AXI left -pinY S03_AXI 80L -pinDir S04_AXI left -pinY S04_AXI 100L -pinDir S05_AXI left -pinY S05_AXI 120L -pinDir S06_AXI left -pinY S06_AXI 140L -pinDir S07_AXI left -pinY S07_AXI 160L -pinDir M00_INI right -pinY M00_INI 70R -pinDir M01_INI right -pinY M01_INI 90R -pinDir M02_INI right -pinY M02_INI 110R -pinDir M03_INI right -pinY M03_INI 130R -pinDir M04_INI right -pinY M04_INI 280R -pinDir M05_INI right -pinY M05_INI 300R -pinDir M06_INI right -pinY M06_INI 320R -pinDir M07_INI right -pinY M07_INI 340R -pinDir aclk0 left -pinY aclk0 300L -pinDir aclk1 left -pinY aclk1 180L -pinDir aclk2 left -pinY aclk2 200L -pinDir aclk3 left -pinY aclk3 220L -pinDir aclk4 left -pinY aclk4 240L -pinDir aclk5 left -pinY aclk5 260L -pinDir aclk6 left -pinY aclk6 280L -pinDir aclk7 left -pinY aclk7 320L -pinDir aclk8 left -pinY aclk8 340L
preplace inst noc_lpddr4_1 -pg 1 -lvl 3 -x 1050 -y 360 -defaultsOSRD -pinDir S00_INI left -pinY S00_INI 20L -pinDir S01_INI left -pinY S01_INI 40L -pinDir S02_INI left -pinY S02_INI 60L -pinDir S03_INI left -pinY S03_INI 80L -pinDir sys_clk0 left -pinY sys_clk0 320L -pinDir CH0_LPDDR4_0 right -pinY CH0_LPDDR4_0 20R -pinDir CH1_LPDDR4_0 right -pinY CH1_LPDDR4_0 40R -pinDir sys_clk1 left -pinY sys_clk1 340L -pinDir CH0_LPDDR4_1 right -pinY CH0_LPDDR4_1 60R -pinDir CH1_LPDDR4_1 right -pinY CH1_LPDDR4_1 80R
preplace netloc CIPS_0_fpd_axi_noc_axi0_clk 1 1 1 N 360
preplace netloc CIPS_0_fpd_axi_noc_axi1_clk 1 1 1 N 380
preplace netloc CIPS_0_fpd_cci_noc_axi0_clk 1 1 1 N 280
preplace netloc CIPS_0_fpd_cci_noc_axi1_clk 1 1 1 N 300
preplace netloc CIPS_0_fpd_cci_noc_axi2_clk 1 1 1 N 320
preplace netloc CIPS_0_fpd_cci_noc_axi3_clk 1 1 1 N 340
preplace netloc CIPS_0_lpd_axi_noc_clk 1 1 1 N 420
preplace netloc CIPS_0_pl_clk0 1 1 1 N 580
preplace netloc CIPS_0_pl_resetn1 1 1 2 480 500 860
preplace netloc CIPS_0_pmc_axi_noc_axi0_clk 1 1 1 N 440
preplace netloc axi_intc_0_irq 1 0 1 NJ 60
preplace netloc clk_wizard_0_clk_out1 1 1 3 500 640 800 940 NJ
preplace netloc clk_wizard_0_locked 1 2 1 820 560n
preplace netloc proc_sys_reset_0_peripheral_aresetn 1 3 1 NJ 800
preplace netloc CIPS_0_FPD_AXI_NOC_0 1 1 1 N 200
preplace netloc CIPS_0_FPD_AXI_NOC_1 1 1 1 N 220
preplace netloc CIPS_0_FPD_CCI_NOC_0 1 1 1 N 120
preplace netloc CIPS_0_FPD_CCI_NOC_1 1 1 1 N 140
preplace netloc CIPS_0_FPD_CCI_NOC_2 1 1 1 N 160
preplace netloc CIPS_0_FPD_CCI_NOC_3 1 1 1 N 180
preplace netloc CIPS_0_LPD_AXI_NOC_0 1 1 1 N 240
preplace netloc CIPS_0_M_AXI_GP0 1 1 3 NJ 60 840J 10 NJ
preplace netloc CIPS_0_PMC_NOC_AXI_0 1 1 1 N 260
preplace netloc cips_noc_M00_INI 1 2 1 N 170
preplace netloc cips_noc_M01_INI 1 2 1 N 190
preplace netloc cips_noc_M02_INI 1 2 1 N 210
preplace netloc cips_noc_M03_INI 1 2 1 N 230
preplace netloc cips_noc_M04_INI 1 2 1 N 380
preplace netloc cips_noc_M05_INI 1 2 1 N 400
preplace netloc cips_noc_M06_INI 1 2 1 N 420
preplace netloc cips_noc_M07_INI 1 2 1 N 440
preplace netloc lpddr4_clk1_1 1 0 3 NJ 660 NJ 660 840J
preplace netloc lpddr4_clk2_1 1 0 3 NJ 680 NJ 680 NJ
preplace netloc lpddr4_clk3_1 1 0 3 NJ 700 NJ 700 NJ
preplace netloc noc_lpddr4_0_CH0_LPDDR4_0 1 3 1 NJ 170
preplace netloc noc_lpddr4_0_CH1_LPDDR4_0 1 3 1 NJ 190
preplace netloc noc_lpddr4_1_CH0_LPDDR4_0 1 3 1 NJ 380
preplace netloc noc_lpddr4_1_CH0_LPDDR4_1 1 3 1 NJ 420
preplace netloc noc_lpddr4_1_CH1_LPDDR4_0 1 3 1 NJ 400
preplace netloc noc_lpddr4_1_CH1_LPDDR4_1 1 3 1 NJ 440
levelinfo -pg 1 0 250 650 1050 1250
pagesize -pg 1 -db -bbox -sgen -140 -10 1470 960
",
   "No Loops_ScaleFactor":"0.907455",
   "No Loops_TopLeft":"-58,181",
   "guistr":"# # String gsaved with Nlview 7.8.0 2024-04-26 e1825d835c VDI=44 GEI=38 GUI=JA:21.0 TLS
#  -string -flagsOSRD
preplace port M_AXI_FPD -pg 1 -lvl 4 -x 1330 -y 340 -defaultsOSRD
preplace port lpddr4_clk1 -pg 1 -lvl 0 -x 0 -y 490 -defaultsOSRD
preplace port ch0_lpddr4_trip1 -pg 1 -lvl 4 -x 1330 -y 230 -defaultsOSRD
preplace port ch1_lpddr4_trip1 -pg 1 -lvl 4 -x 1330 -y 250 -defaultsOSRD
preplace port lpddr4_clk2 -pg 1 -lvl 0 -x 0 -y 510 -defaultsOSRD
preplace port ch0_lpddr4_trip2 -pg 1 -lvl 4 -x 1330 -y 450 -defaultsOSRD
preplace port ch1_lpddr4_trip2 -pg 1 -lvl 4 -x 1330 -y 470 -defaultsOSRD
preplace port lpddr4_clk3 -pg 1 -lvl 0 -x 0 -y 530 -defaultsOSRD
preplace port ch0_lpddr4_trip3 -pg 1 -lvl 4 -x 1330 -y 490 -defaultsOSRD
preplace port ch1_lpddr4_trip3 -pg 1 -lvl 4 -x 1330 -y 510 -defaultsOSRD
preplace port port-id_clk_out1 -pg 1 -lvl 4 -x 1330 -y 770 -defaultsOSRD
preplace port port-id_pl_ps_irq0 -pg 1 -lvl 0 -x 0 -y 250 -defaultsOSRD
preplace portBus peripheral_aresetn -pg 1 -lvl 4 -x 1330 -y 710 -defaultsOSRD
preplace inst CIPS -pg 1 -lvl 1 -x 260 -y 240 -defaultsOSRD
preplace inst proc_sys_reset -pg 1 -lvl 3 -x 1140 -y 670 -defaultsOSRD
preplace inst noc_lpddr4_0 -pg 1 -lvl 3 -x 1140 -y 240 -defaultsOSRD
preplace inst clk_wizard -pg 1 -lvl 2 -x 770 -y 720 -defaultsOSRD
preplace inst cips_noc -pg 1 -lvl 2 -x 770 -y 270 -defaultsOSRD
preplace inst noc_lpddr4_1 -pg 1 -lvl 3 -x 1140 -y 480 -defaultsOSRD
preplace netloc CIPS_0_pl_clk0 1 1 1 540 230n
preplace netloc CIPS_0_pl_resetn1 1 1 2 530 650 NJ
preplace netloc CIPS_0_fpd_cci_noc_axi0_clk 1 1 1 600 270n
preplace netloc CIPS_0_fpd_cci_noc_axi1_clk 1 1 1 580 290n
preplace netloc CIPS_0_fpd_cci_noc_axi2_clk 1 1 1 560 310n
preplace netloc CIPS_0_fpd_cci_noc_axi3_clk 1 1 1 550 330n
preplace netloc CIPS_0_fpd_axi_noc_axi0_clk 1 1 1 520 350n
preplace netloc CIPS_0_fpd_axi_noc_axi1_clk 1 1 1 510 370n
preplace netloc CIPS_0_lpd_axi_noc_clk 1 1 1 500 390n
preplace netloc CIPS_0_pmc_axi_noc_axi0_clk 1 1 1 490 410n
preplace netloc clk_wizard_0_locked 1 2 1 N 710
preplace netloc clk_wizard_0_clk_out1 1 0 4 30 490 620 540 970 770 NJ
preplace netloc axi_intc_0_irq 1 0 1 NJ 250
preplace netloc proc_sys_reset_0_peripheral_aresetn 1 3 1 NJ 710
preplace netloc CIPS_0_FPD_CCI_NOC_0 1 1 1 620 70n
preplace netloc CIPS_0_FPD_CCI_NOC_1 1 1 1 610 90n
preplace netloc CIPS_0_FPD_CCI_NOC_2 1 1 1 600 110n
preplace netloc CIPS_0_FPD_CCI_NOC_3 1 1 1 590 130n
preplace netloc CIPS_0_FPD_AXI_NOC_0 1 1 1 580 150n
preplace netloc CIPS_0_FPD_AXI_NOC_1 1 1 1 570 170n
preplace netloc CIPS_0_LPD_AXI_NOC_0 1 1 1 560 190n
preplace netloc CIPS_0_PMC_NOC_AXI_0 1 1 1 550 210n
preplace netloc cips_noc_M00_INI 1 2 1 N 200
preplace netloc cips_noc_M01_INI 1 2 1 N 220
preplace netloc cips_noc_M02_INI 1 2 1 N 240
preplace netloc cips_noc_M03_INI 1 2 1 N 260
preplace netloc cips_noc_M04_INI 1 2 1 930 280n
preplace netloc cips_noc_M05_INI 1 2 1 960 300n
preplace netloc cips_noc_M06_INI 1 2 1 940 320n
preplace netloc cips_noc_M07_INI 1 2 1 920 340n
preplace netloc CIPS_0_M_AXI_GP0 1 1 3 NJ 50 970J 340 NJ
preplace netloc lpddr4_clk1_1 1 0 3 20J 500 NJ 500 950J
preplace netloc noc_lpddr4_0_CH0_LPDDR4_0 1 3 1 NJ 230
preplace netloc noc_lpddr4_0_CH1_LPDDR4_0 1 3 1 NJ 250
preplace netloc lpddr4_clk2_1 1 0 3 NJ 510 NJ 510 NJ
preplace netloc noc_lpddr4_1_CH0_LPDDR4_0 1 3 1 NJ 450
preplace netloc noc_lpddr4_1_CH1_LPDDR4_0 1 3 1 NJ 470
preplace netloc lpddr4_clk3_1 1 0 3 NJ 530 NJ 530 NJ
preplace netloc noc_lpddr4_1_CH0_LPDDR4_1 1 3 1 NJ 490
preplace netloc noc_lpddr4_1_CH1_LPDDR4_1 1 3 1 NJ 510
levelinfo -pg 1 0 260 770 1140 1330
pagesize -pg 1 -db -bbox -sgen -130 0 1550 790
"
}
0
