20:58:10 INFO  : Registering command handlers for SDK TCF services
20:58:10 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\VLSILAB\Documents\GitHub\FPGA_Design\Lab03\Lab3-2\vivado_prj\vivado_prj.sdk\temp_xsdb_launch_script.tcl
20:58:12 INFO  : XSCT server has started successfully.
20:58:13 INFO  : Successfully done setting XSCT server connection channel  
20:58:13 INFO  : Processing command line option -hwspec C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab03/Lab3-2/vivado_prj/vivado_prj.sdk/led_ctrl_wrapper.hdf.
20:58:13 INFO  : Successfully done setting SDK workspace  
21:05:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:05:54 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:05:54 INFO  : 'jtag frequency' command is executed.
21:05:55 INFO  : Sourcing of 'C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab03/Lab3-2/vivado_prj/vivado_prj.sdk/led_ctrl_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:05:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:05:57 INFO  : FPGA configured successfully with bitstream "C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab03/Lab3-2/vivado_prj/vivado_prj.sdk/led_ctrl_wrapper_hw_platform_0/led_ctrl_wrapper.bit"
21:05:57 INFO  : Context for 'APU' is selected.
21:05:57 INFO  : Hardware design information is loaded from 'C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab03/Lab3-2/vivado_prj/vivado_prj.sdk/led_ctrl_wrapper_hw_platform_0/system.hdf'.
21:05:57 INFO  : 'configparams force-mem-access 1' command is executed.
21:05:57 INFO  : Context for 'APU' is selected.
21:05:57 INFO  : 'stop' command is executed.
21:05:58 INFO  : 'ps7_init' command is executed.
21:05:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:05:58 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:05:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:05:58 INFO  : The application 'C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab03/Lab3-2/vivado_prj/vivado_prj.sdk/led_ctrl/Debug/led_ctrl.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:05:58 INFO  : 'configparams force-mem-access 0' command is executed.
21:05:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab03/Lab3-2/vivado_prj/vivado_prj.sdk/led_ctrl_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab03/Lab3-2/vivado_prj/vivado_prj.sdk/led_ctrl_wrapper_hw_platform_0/led_ctrl_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab03/Lab3-2/vivado_prj/vivado_prj.sdk/led_ctrl_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab03/Lab3-2/vivado_prj/vivado_prj.sdk/led_ctrl/Debug/led_ctrl.elf
configparams force-mem-access 0
----------------End of Script----------------

21:05:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:05:58 INFO  : 'con' command is executed.
21:05:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:05:58 INFO  : Disconnected from the channel tcfchan#1.
21:06:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:06:34 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:06:34 INFO  : 'jtag frequency' command is executed.
21:06:34 INFO  : Sourcing of 'C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab03/Lab3-2/vivado_prj/vivado_prj.sdk/led_ctrl_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:06:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:06:37 INFO  : FPGA configured successfully with bitstream "C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab03/Lab3-2/vivado_prj/vivado_prj.sdk/led_ctrl_wrapper_hw_platform_0/led_ctrl_wrapper.bit"
21:06:37 INFO  : Context for 'APU' is selected.
21:06:38 INFO  : Hardware design information is loaded from 'C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab03/Lab3-2/vivado_prj/vivado_prj.sdk/led_ctrl_wrapper_hw_platform_0/system.hdf'.
21:06:38 INFO  : 'configparams force-mem-access 1' command is executed.
21:06:39 INFO  : Context for 'APU' is selected.
21:06:39 INFO  : 'stop' command is executed.
21:06:39 INFO  : 'ps7_init' command is executed.
21:06:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:06:39 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:06:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:06:39 INFO  : The application 'C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab03/Lab3-2/vivado_prj/vivado_prj.sdk/led_ctrl/Debug/led_ctrl.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:06:39 INFO  : 'configparams force-mem-access 0' command is executed.
21:06:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab03/Lab3-2/vivado_prj/vivado_prj.sdk/led_ctrl_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab03/Lab3-2/vivado_prj/vivado_prj.sdk/led_ctrl_wrapper_hw_platform_0/led_ctrl_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab03/Lab3-2/vivado_prj/vivado_prj.sdk/led_ctrl_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab03/Lab3-2/vivado_prj/vivado_prj.sdk/led_ctrl/Debug/led_ctrl.elf
configparams force-mem-access 0
----------------End of Script----------------

21:06:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:06:39 INFO  : 'con' command is executed.
21:06:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:06:39 INFO  : Disconnected from the channel tcfchan#2.
21:26:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:26:07 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:26:07 INFO  : 'jtag frequency' command is executed.
21:26:07 INFO  : Sourcing of 'C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab03/Lab3-2/vivado_prj/vivado_prj.sdk/led_ctrl_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:26:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:26:09 INFO  : FPGA configured successfully with bitstream "C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab03/Lab3-2/vivado_prj/vivado_prj.sdk/led_ctrl_wrapper_hw_platform_0/led_ctrl_wrapper.bit"
21:26:09 INFO  : Context for 'APU' is selected.
21:26:11 INFO  : Hardware design information is loaded from 'C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab03/Lab3-2/vivado_prj/vivado_prj.sdk/led_ctrl_wrapper_hw_platform_0/system.hdf'.
21:26:11 INFO  : 'configparams force-mem-access 1' command is executed.
21:26:11 INFO  : Context for 'APU' is selected.
21:26:11 INFO  : 'stop' command is executed.
21:26:11 INFO  : 'ps7_init' command is executed.
21:26:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:26:11 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:26:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:26:11 INFO  : The application 'C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab03/Lab3-2/vivado_prj/vivado_prj.sdk/led_ctrl/Debug/led_ctrl.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:26:11 INFO  : 'configparams force-mem-access 0' command is executed.
21:26:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab03/Lab3-2/vivado_prj/vivado_prj.sdk/led_ctrl_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab03/Lab3-2/vivado_prj/vivado_prj.sdk/led_ctrl_wrapper_hw_platform_0/led_ctrl_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab03/Lab3-2/vivado_prj/vivado_prj.sdk/led_ctrl_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab03/Lab3-2/vivado_prj/vivado_prj.sdk/led_ctrl/Debug/led_ctrl.elf
configparams force-mem-access 0
----------------End of Script----------------

21:26:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:26:12 INFO  : 'con' command is executed.
21:26:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:26:12 INFO  : Disconnected from the channel tcfchan#3.
