.comment from next-pnr
.device 1k
.io_tile 1 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 3 0
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 0
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000110010
000000000000010000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000011000000000
000000001000000000
000000000000000000
000000000000000000

.io_tile 5 0
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000110010
000000000000010000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000110010
000000000000110000
000001111000000000
000000001000000001
000000000000000010
000011110000000000

.io_tile 6 0
000010000000000010
000111110000000000
000000000000000000
000000000000000001
000000000000000110
000000000000011000
001100111000000000
000000001000000000
000000000000000000
000111010000000000
000000000000010010
000000000000110000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 7 0
000000000000000010
000000000000001000
000000000000000000
000000110000000001
000000000000001110
000000000000111000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000010000000000000
000000110000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 8 0
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 9 0
000010000000000010
000101010000000000
000000000000000000
000000000000000001
000000000000010010
000000000000110000
001110000000000000
000000110000000000
000000000000000000
000100000000000000
000000000000000010
000000000001000000
000000000000000000
000000000000000001
000000000000000001
000000000000000000

.io_tile 10 0
000000000001000000
000100000000000000
100001111000000000
000000000000000001
000000000000000000
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000010
000000000000110000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 11 0
000000000000000010
000100000000000000
000001011000000000
000000000000000001
000000000000010001
000000000011110000
001010000000000000
000000110000000000
000000000000000000
000100000000000000
010000000000000000
010000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 12 0
010000000000000000
000100000000000000
010000000000000000
000000000000000001
000000000000000000
000000000000000000
001000000000000000
000000000000000000
110000000000000000
000000000000000000
010000000000000000
100000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 0 1
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 1
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000001000011100000001010100000001
000000000000000000000000000111010000000010100000000000
010000000000000001100000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010101011100000001010100000000
000000000000000000000011110000010000000001010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000001000000000000000000000000000000000000000
100000000000000101000000000000000000000000000000000000

.logic_tile 2 1
100000000000000001100000010000000000001001000100000000
000000000000001101000010001001001101000110000000000000
111000000000000000000110000011000000010000100100000000
000000000000000000000000000000101110010000100000000000
010000000010001000000000000011100000001001000100000000
100000000000000111000000000000001101001001000000000000
000000000000000000000000000000001100000000110100000000
000000000000000000000000000000011000000000110000000000
000000000000000000000000010101000000000000000100000000
000000000000000000000010111011000000101001010000000000
000000000000000001100000010011101100000001010100000000
000000000000000000000010000000110000000001010000000000
000000000000001000000000000000011000001100000100000000
000000000000000001000000000000011101001100000000000000
010000000000100000000000000001001100000001010100000000
100000000001000000000000000000010000000001010010000000

.ramb_tile 3 1
000000000000000111000111111111011000000001
000000000000000001000011100001010000000000
111000000000001101100111101011111010000001
000000000000000111000100000101010000000000
010000000000000000000111100011011000000001
110000000000000000000111100111110000000000
000000000000000000000111110011011010000000
000000000000001111000110101101010000000000
000000000000000000000011110101111000000001
000000000000000001000110100001110000000000
000000000000000000000000000111111010000000
000000001100001101000000000001110000000000
000000000000000001000000000001111000000000
000010000000001101000000001001010000000000
110000000000000111000110100011011010000000
110000000000000000000000001001110000000001

.logic_tile 4 1
100000000000000000000000001101000000000000000100000000
000000000000000000000000000011100000101001010001000000
111000000000001011100000000000000000000000000000000000
000000000000001111100000000000000000000000000000000000
010000000000000000000000011011100000000000000100000000
100000000000000000000010000011100000101001010000000000
000000000000001000000000001000000000000000000000000000
000000000000000001000000000111000000000010000000000000
000000000000000000000000000000011001001100000100000000
000000000000000000000000000000001100001100000000100000
000000000001010111000110000001100001100000010000000000
000000000000101111000000000000001100100000010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000001000011100000001010100000000
100000001110000101000000000101000000000010100000000000

.logic_tile 5 1
000000000000000101000000000000000000000000001000000000
000000000000000000100000000000001101000000000000001000
000000000000000000000000000101101100001100111000000000
000000000000000000000000000000110000110011000010100000
000000000000000000000000000000001001001100111000000001
000000000000000000000010110000001110110011000000000000
000000000000000000000010100000001000001100111000000000
000000000000000000000100000000001000110011000000000000
000000000000000001000000000111101000001100111000000000
000000000000000001000010110000100000110011000000000000
000000000000000000000000000000001000001100111000000000
000000000000000000000000000000001011110011000010000000
000000000000000000000000000011001000001100111000000000
000000000000000000000000000000000000110011000010000000
000000000000000101100000010011001000001100110000000000
000000000000000000000010100000000000110011000010000000

.logic_tile 6 1
000000000000000000000110100101101000010101010010000000
000000000000000000000000000000010000010101010000000000
001010001100001101100000001000000001011001100000000000
000001000000000111000000000001001010100110010010000000
110000000100000101000110010011001101000010010000000000
110000000000000000100010101101011010011000000000000000
000010000000001001100000010101000001011001100000000000
000001000000000101000010000000001101011001100000000000
000000000001000101000110100011011011100101100000000000
000000000000000000100000000000011000100101100000000000
000000000000000000000010100000000000000000100110000000
000010100000000000000100000000001011000000000001000000
000000000100000000000010000101100000000000000110000100
000001000000000000000000000000000000000001000000000000
010000001100000000000000000000000000011001100000000000
100000000000000000000000001101001001100110010010000000

.logic_tile 7 1
000000000000000000000000000000011110000100000100000000
000000000000101101000000000000000000000000000000100000
001000000000001011100000010011100000000000000100000000
000000000000000101100010000000100000000001000000000000
000000000000000000000000001111000000000000000000000000
000000000000000000000010110011100000111111110010000000
000000001110000101000000000000011000000100000100000000
000000000000000000100000000000010000000000000000000000
000000000000000000000000000101000000000000000100000000
000000000000000000000000000000100000000001000000000000
000000000000001000000000001111011001000011000000000000
000000000000000111000010110001001111000000110000000000
000000000000000001000000010000000000000000000100000000
000000000000000000000011100001000000000010000000000000
000000001110101000000000010101100000000000000100000000
000000000001010001000010100000000000000001000000000000

.logic_tile 8 1
000000000000000101100110111001011100100010000000000000
000000000000000000000010101001001001000100010000000000
001000000000000000000110110101101100100000000000000000
000000000000000000000010001101101110000000010000000000
000000000000000111000000010000011000000100000100000000
000000100000000000000010000000010000000000000001000000
000000000000000000000110001000000000000000000100000000
000000000000001001000000001111000000000010000000000000
000000000000001000000110001000000000000000000110000000
000000000000001111000011110011000000000010000000000000
000000000000000001100111110101000001100110010000000000
000000000000001101000011100000001101100110010000000000
000000000000001000000000000011000000000000000100000000
000010100000000001000000000000100000000001000000000000
000000000000000000000000001011011100110011000000000000
000000000000000000000010110101111001000000000000000000

.logic_tile 9 1
000000001010000000000000000000000000000000000100000000
000000000000000000000000000101000000000010000000000000
001000000000001000000000010001111000010101010100000000
000000000000001111000011100000100000010101010000000000
110000000000000111000000000000000001000000100100000000
010000000000000000100000000000001100000000000000000000
000000000000000101100000000001100000000000000100000000
000000000000000000000011110000100000000001000001100001
000011000000000000000000000000011010000100000100000000
000010000000000000000010000000010000000000000000000000
000000000000000000000000000101100000000000000100000000
000000000000001111000000000000000000000001000000000100
000000000000000000000000001000000000000000000100000000
000000000000000000000000000001000000000010000001000011
010000000000000000000111100000011110000100000100000000
100000000000000000000000000000010000000000000000000000

.ramb_tile 10 1
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 1
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000010110100100000000
100000000001000000000000000001000000101001010010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 1
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 2
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 2
100000000000000000000000000101000001001001000100000000
000000000000000000000000000000101101001001000000000000
111000000000000001100000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
010000000000000000000000011000000001010000100100000000
100000000000000000000010001011001011100000010000000001
000000000000000000000010100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000101000000000000000000000001100001001001000110000000
000000100000000000000000000000001101001001000000000000
000000000000000000000000000001111100000001010100000001
000000000000000000000010000000010000000001010000000000
000000000000000000000000001000000000000000000000000000
000000000000000000000000000111000000000010000000000000
010000000000000001100000000000000000000000000000000000
100000000000000000100000000000000000000000000000000000

.ramt_tile 3 2
000000000000001000000000000111001010000000
000000000000001001000011110101100000000000
001000000000000000000000011001001000000001
000000000000000000000010101101010000000000
010000000000001111100111110111001010000010
010000000010000111000111101011000000000000
000000000000001111100000000011101000000000
000000000000000111100011111101010000000000
000000000000000001100110001011001010000000
000000001000000000100111101111000000000000
000000000000001000000011101101001000000010
000000000000001001000100000101110000000000
000000000000001000000000011011001010000000
000000000000001001000010010101100000000000
110000000000000111000010001001101000000000
110000000000000000100100001011110000000000

.logic_tile 4 2
000010000000000000000110111011111010101000110000000000
000011000000000000000010000111011101011000110000000000
001000000000001000000000000111101101101100010000000000
000000000000000001000011111101111011011100010000000000
010000000000000000000010110000000000001111000110000000
110000000010001111000011000000001001001111000010000000
000010100000000000000110101001111000101000010000000000
000001000000000000000011111011011001101010110000000001
000000000000000011100010110101101100100000010000000000
000010000000000000000111001011111111111110100000000000
000000000000000101000111000000000000100000010010000000
000000000000000000100010111111001100010000100000000000
000000000000000001100110001101101010100100010000000001
000000000000000000000111101101101110110100110000000000
010000000000000001100010111011101101110101010000000000
100000001110000000100110011101111111111000000000000000

.logic_tile 5 2
000000001110100101000000001101111101000010010000000000
000000000001010000000011110011101011011000000000000000
001000000000000101000000010101000000000000000100000000
000000000000000000000011100000100000000001000001000100
010000000000000000000010100001100000000000000110000000
010000000000000000000010100000000000000001000001000000
000000000000100000000010100011100000100000010000000000
000000000001000000000010100000101110100000010010000000
000000000000000000000000001000000001111001110010000000
000000000000000000000000001001001110110110110010100001
000000001010001111000000010000000000000000000000000000
000000000000000101100010000000000000000000000000000000
000000000000001101100000001001001010001000010000000000
000000000000000001000000000111011110010010000000000000
010000000000000011100000000000000000000000100110000000
100000000000000000100000000000001000000000000000000100

.logic_tile 6 2
000000000000011000000110000011001110111101010001000001
000000000000101001000010100000110000111101010010000000
001000000000000001100000010000011110000100000100000000
000000000000000000100011110000010000000000000000000000
000000000000000001100000011001011010011110000000000000
000000000000000000100010101001101000111000010010000000
000000000000001000000000000000001010001100110000000000
000000000000000001000000000000001011001100110010000000
000000000000100000000011100011100000000000000100000000
000000000001000000000110100000000000000001000000000000
000010100000100011100000001111001000101000000000000000
000001000000010000100000000001010000000000000010000000
000000000000000101000110100000000000000000000100000000
000000000000000000100011101011000000000010000000000000
000000000000000000000110000111000000000000000100000000
000000000000000000000000000000100000000001000000000000

.logic_tile 7 2
000010100000000000000000000000001100001100110100000000
000001000000000000000000000000011101001100110000000000
111000000000100000000000000000000000000000000100100000
000000000001000000000000001011000000000010000000100000
010000000000000000000011000000000001000000100100000000
110000000000000000000000000000001100000000000000000000
000000000000100000000000000000000001000000100100000000
000000000000000000000000000000001101000000000000000000
000010100000000000000010101000000000000000000100000100
000001000000000000000110111111000000000010000000000100
000000000010101000000111000000011110000100000100000000
000000000001011011000100000000000000000000000000000000
000000000000000000000000000111100000000000000100000000
000000000000000000000000000000100000000001000000000000
010000000000100011100010100000001100000100000100000000
100000000001010000100110000000010000000000000001100100

.logic_tile 8 2
000000000000000101100000000011000000000000001000000000
000000000000000000000000000000000000000000000000001000
001000000000001000000000000101100000000000001000000000
000000000000000101000000000000100000000000000000000000
000000000000000101000000000001001000001100111000000000
000000001100000000000000000000000000110011000000000100
000001000000000000000110100000001001001100111000000000
000010100000000000000000000000001100110011000000000000
000000000000000101000111100111101000001100111000000000
000000000000000000100100000000000000110011000000000000
000000000000000101000000000011101000001100111000000000
000000000000000000100010110000100000110011000000000000
000000000000000000000110110000001001001100110000000000
000000000000000000000011100000001000110011000000000000
010000000000000000000000000111001010111001010100000000
100000000000001101000000001111101101110000001000000001

.logic_tile 9 2
000000000000000000000000000000000000000000100100000000
000000000000000101000000000000001010000000000000000000
111000000000000000000010100001000000000000000100000000
000000000000000101000000000000000000000001000000000000
000000000110000101000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000001000001110100100000000000000
000000000000000000000010101101001101011000000000000000
000000000000000000000111100000000001000000100100000001
000000000000000000000100000000001000000000000000000000
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001001000000000000000000
000000000000100111100000000000000000000000000000000000
000000000000010000100000000000000000000000000000000000
000000000000100000000000000000000000000000100100000000
000000000000000000000000000000001011000000000000000000

.ramt_tile 10 2
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000000000000000001101100000000000000100000000
000000000000000000000000000011100000111111110000000000
000000000000000000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 12 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 2
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000001000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 3
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 3
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000001000000000001001000100000000
000000000000000000000000001101001111000110000001000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 2 3
100000000000000001100000000011100000001001000100000000
000000000000000000000000000000001011001001000000000000
111000000000000000000000000011001010000001010100000000
000000000000000000000000000000110000000001010000000000
010000000000001000000010000000000001010000100100000000
100000000000000001000000001101001111100000010000000000
000000000000000000000000000000001010000000110100000000
000000000000000000000000000000011000000000110000000000
000000000000000000000110010011000000001001000100000000
000000000000000000000010000000101011001001000000000000
000000001100000001100000010101000000000000000100000000
000000000000000000000010000111100000010110100000000000
000000000000000000000000000000001010001100000100000000
000000000000000011000000000000001011001100000000000000
010000000000000000000110100101011100010100000100000000
100000000000000000000100000000110000010100000000000000

.ramb_tile 3 3
010000000000001000000011011011001000000000
001000001010000111000110101101110000100000
111000000000000101100011100001101010000010
000000000000001001000100001101010000000000
010010100000000111100011010111001000000000
111000000000000111100110110001010000000000
000000100000000111000111101101001010000000
001000000000001111000011111001010000000000
000000000000000000000010000101101000000000
001000000000001111000111111011110000000000
000000000000000000000000001111001010000000
001000000000000000000000000101110000000000
000000000100000000000011100001101000000000
001000000000000001000000000011010000000000
010000000000000000000000000001001010000000
111000000000000000000000000101110000000000

.logic_tile 4 3
000001100000100101000011101011011100110001010000000000
000000000001010000100000001001001110110001100000000000
000000000000001000000010100101101010111001100000000000
000000000000000001000011101001111000110000100000000000
000001000000000111000111011101011011111001110000000000
000010100000000101000110101101011110101000000000000000
000000000000001011100111011101111101111101010000000000
000000000000000101100011011001111111010000100000000000
000000000000001101000000001001011010100000010000000000
000000001010001001100000001101001010111101010000000000
000000000000000001000000000101111010101000110000000000
000000000000001101100010111101011000100100110000000000
000000000000000001100000001011111111110000010000000001
000000000000001101000000000011001000110110010000000000
000000000000001101000000010101101100000110100000000000
000000000000001001100010010111101000000000100000000000

.logic_tile 5 3
000000000000000000000010001000001100101010100010000000
000000000000001101000010100001000000010101010000000001
111000000000001101100111111101001001000000110000000000
000010100001000001000011100111011011110000000000000000
110000000000000001000000001001111001101000010000000000
110000000000000000000000000101011110101110010000000000
000000000000001111100011110001001100101000000000100000
000000000000001001000110000000010000101000000000000000
000000000000000101100000010000000001001111000100000001
000000000000000000000011100000001000001111000000000010
000000000000000011100000000000000000000000000000000000
000000000000000000100010110000000000000000000000000000
000000000000000101000010001101101001001000000000000000
000000000000001111100100001101011101000110000000000000
010000000000000011100000001001101110000001000000000000
100000000000000001100000000011101110010110000000000000

.logic_tile 6 3
000000000000000001100000000000000001000000001000000000
000000001000000000100000000000001000000000000000001000
000100000000001000000000000000011000001100111000000000
000000000000010101000000000000001100110011000000000000
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001011110011000000000000
000000001000001000000110000000001000001100111000000000
000000000000001001000100000000001000110011000000000000
000000000000000101100000000011101000001100111000000000
000000000000000000000000000000000000110011000000000000
000000000000000101100000000000001001001100111000000000
000000000000000000000000000000001110110011000000000000
000000000000000000000000000111101000001100111000000000
000000000000000000000000000000100000110011000000000000
000000000000001000000000011000001000001100110000000000
000000000000000101000010100101000000110011000000000000

.logic_tile 7 3
000000000110000000000000010000001010000100000100000000
000000000000000000000011100000000000000000000010000000
111000000000001101100000010101000000000000000101000000
000000000000000101000010010000000000000001000000000100
010000000000000101100000000000000000000000100100000000
010000000000001101000000000000001101000000000000000000
000000001010000001100110010111011010100000000000000000
000000000000000000100010100000111111100000000000000000
000000000000000000000111000000011000000100000100000100
000000000000000000000110110000000000000000000010000000
000001000100000000000000000001100000000000000110000000
000010000000010000000000000000000000000001000001000000
000000001110001000000110110000011010000100000110000000
000000000000000101000010100000010000000000000000000100
010000000000000000000000000001111010000010010000000000
100000000000000000000000000111101101100100000000000000

.logic_tile 8 3
000000000000001001100000000000000000000000000100000000
000000000000001001000010100001000000000010000000000000
111000000000000001100110000000000001000000100100000000
000000000000000101100100000000001001000000000000000100
000000000000000001100010101001011101001100000000000000
000000000000000000100010000101001000110000000000000000
000000000000000101000000001101011001000010010000000000
000000000000000000000000001011101110100100000000000000
000000000000000000000000000000000001011001100000000000
000000000000000000000000001001001110100110010000000000
000000000000000001000110000101000000000000000100000000
000000001100000000000000000000000000000001000000000100
000000000001010000000000000000001010000100000100000000
000000000000100000000000000000010000000000000000000000
000000000000001001100000001000000000000000000100000000
000000001110000001000000000001000000000010000000000000

.logic_tile 9 3
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001010000000000000000000000000000000000000000100000000
000001000000000000000000000111000000000010000000000000
000000000000000001100000000000000000000000000100100000
000000000000000000000000000101000000000010000001000000
000000000000000111100000000011100000000000000100000000
000000000000000000000000000000100000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000010111000000100000010000000000
000000000000000000000010000000001000100000010000000010
000000000000000111000000000000000001000000100100000000
000000000000001111100000000000001111000000000000000000
000000000000000000000110000000011010000100000100000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 10 3
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000110000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 11 3
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000101000000000010000001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 3
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 3
000000000000000000
000100000001000000
000000000000000000
000000000000000000
000010000000000000
000010110000000000
000100000000001000
000000000000100000
000000000000000000
000000000000000000
000010000010100010
000000110001110000
000000000000000000
000000000000000001
000000000000000001
000000000000000000

.io_tile 0 4
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 4
110000000000000000000000001111000000000000000100000001
001000000000000000000000001101100000010110100000000000
111000000000000000000110000011000000001001000100000000
000000000000000000000010110000101111001001000000000001
010000000000000101000000000000001111000000110100000000
001000000000001101000000000000011001000000110000100000
000000000000000000000010100101000000000000000110000000
001000000000000000000100001111000000101001010000000000
000000000000000001100000010111000001010000100100000000
001000000000000000000010000000101110010000100000000001
000000000000000000000000000000000000010000100100000001
001000000000000000000000001111001010100000010000000000
000000000000000000000000000001101110000001010110000000
001000000000000000000010010000110000000001010000000000
010000000000000001100000000000000000001001000100000000
101000000000000000000000000011001111000110000000000100

.logic_tile 2 4
110000000000100001000010001001011100000111000000000000
001000000000001101100100001101001000000010000000000000
111000000000000011100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
101000000000000001000000000000000000000000000000000000
000000000000000000000111101000000000001001000100000000
001000000000001001000000000001001101000110000010000000
000000000000000000000011101111011010000010000000000000
001000000000000101000000001101101000000111000000000000
000000000000000101000000000001011100000110100010000000
001000000000000101010000001001001110000000100000000000
000000000000001000000000000101011110000110100000000000
001000000000000011000010100000001100000110100010100000
010000000000000000000000000000000000000000000000000000
101000000000000001000000000000000000000000000000000000

.ramt_tile 3 4
000000000000000000000010010111001010000000
000001000000000000000011111011000000000000
001000000000000011100011100111011010000000
000000000000001001100000001011010000000000
010000000000000111100111001111111000000001
010000000000100111100000000111110000000000
000000000000000000000011110111011010000000
000000000000000000000011101111110000000001
000000000000010000000111101011101010000000
000000000000000000000010011111100000000000
000000000000001000000110000011111010000000
000000000000001001000100001001010000000000
000000000000001001100110010001101010000000
000000000000011001100111100101000000000000
010000100000000001000010011101011010000010
010000000000000000000010011101110000000000

.logic_tile 4 4
010000000000001000000111110000000001000000001000000000
001000001000000111000110000000001001000000000000001000
111000000000000001100000000101111000001100111000100000
100000000000001001000010110000011100110011000000000000
110000000001000000000010100011001000001100110000000000
111000000000000000000110110111100000110011000000000100
000000000000000101000000010011001000000001010000000000
001000000010000000100011111001010000010110100000000000
000000000001001111000010001001101010101001010000000000
001000000000011001100110010011011000010100100000000000
000000000000001000000111001011011111000110000000000000
001000000010000111000100001111111101000001010000000000
000000000000000111000010101101101110101000000100000001
001000000000001001100011110001100000010110100000000110
010000000000000000000010100011101010101001010000000000
101000000000000000000110001111011011101000010000000000

.logic_tile 5 4
010001000000000000000110110011101000010010100100000000
001000000000000000000010101001111100000010100000000000
111000000000101000000010110000000000000000000000000000
100000000001001011000011010000000000000000000000000000
110000000000000111000000001001111111010111000100000000
011000000000000000000010101111111110000011000000000010
000000000000001011100110100001011000000010100100000000
001000000000000101000000001001101011000001110000000000
000000000000001000000110000000000000100000010000000000
001000000000001001000111111111001010010000100000100000
000000000000000000000010000001011000000011000100000000
001000001100000000000000001111111001000011100010000000
000000000000000000000110011001011010000011100100000000
001000000000000000000010010101101001000010100010000000
000000000100000001000110000001011010000010100100000000
001000000000010000100111111001111101000001110010000000

.logic_tile 6 4
010000000000000101000110000111101110001000010000000000
001000000000000000000111100000011010001000010000000000
111000001110000101000000000001100000110110110110000000
000000000000001101100010100111001001010110100000000000
000000000000000001100010101000000001011001100000000000
001000000000000000100010101001001010100110010000000000
000000001010000101000010100111001011000000110000000000
001010100000000101000010001101011100110000000000000000
000000000000000001100110100101101101000001100000000000
001000000000000000000000000101111111011000000000000000
000000001100000001110000001101101000000000110000000000
001000000000000000000000000001111100000000000000000000
000001000000001101100000000000011010010101010000000000
001010000000000001000010001101000000101010100000000010
010000000000001000000110100000000000011001100000000000
101000000000000001000000000001001011100110010000000010

.logic_tile 7 4
010000000000001000000000001111100000000000000000000000
001000000000000001000000000111000000111111110000000000
111001000000101000000110000000011000000100000100000000
000000100001010111000100000000000000000000000000000000
000000000000001000000000010101000000000000000100000000
001000000000001001000011110000100000000001000000000000
000000000000000000000000010011100000000000000000000000
001000000000010000000010010011000000111111110000000000
000000000000000001100000000001101011110011000000000000
001000000000000000000000000001101101000000000000000000
000001000000000000000000010000000001000000100100000000
001010100000000001000010000000001011000000000000000000
000000000000000000000000000111100001011001100000000000
001000000000000000000010010000101111011001100000100000
000000000000001001100110010000000000000000000100000000
001000000000001001100110011111000000000010000000000000

.logic_tile 8 4
010000000000000000000110000000000001000000001000000000
001000000000000000000000000000001101000000000000001000
001000000000000000000000000011100000000000001000000000
000010100000000000000000000000000000000000000000000000
110000000000000000000000001111001000000001011100000000
111000000000000000000000000101100000010100000000000000
000000000000000001100000010101101000001000010100000000
001000000000000000000010000000001001001000010000000000
000000000000000000000000001000011011010000010100000000
001000000000000000000000000011011010100000100000000000
000000000000001000000000010011111100011111110000000001
001000000000000001000010001001011111111111110000000000
000000000000000000000110110000000001001111000100000000
001000000000000000000110000000001101001111000000000000
110010000000000111000000000000000000000000000000000000
111001000000000000000000000000000000000000000000000000

.logic_tile 9 4
010010000000100000000000000000000001000000001000000000
001001000001010000000011110000001001000000000000001000
001000000000000000000000010111000001000000001000000000
000000000000000000000010000000101101000000000000000000
010000000000000000000010100111001001001100110100000000
011000001110000000000000000000101100110011001000000000
000000000000000001100000000111011001001100110100000000
001000000000000000000010100000111101110011001000000000
000000000000000000000000001101100000011111100000000000
001010000000000000000000001111101011101001010010100000
000010100000000000000010000000011110000011110000000000
001001000000000001000000000000010000000011110000000000
000000000000000000000110010000000001001111000100000000
001000000000000000000010000000001001001111000000000000
010000000000000000000111001001101010000000000000000000
111000000000000000000100001101111111000010000000000000

.ramt_tile 10 4
000001000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 4
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 12 4
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000001010000000000000001000000000000000000000000000
001000000000000000000000000011000000000010000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
001000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.io_tile 13 4
000000000101000010
010011110100000000
000000000100000000
000000000100000001
000000000100000010
000000000100010000
001100000100000000
000000000100100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000

.io_tile 0 5
000000000100001010
000100000100000000
000000000100000000
000000000100000001
000000000100000010
000000000100000000
001100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.logic_tile 1 5
110000000000000000000010101000000000010000100100000001
001000000000000000000000001101001011100000010000000000
111000000000000000000000000101100000010000100100000000
000000000000000000000000000000101101010000100000100000
010000000000000001100110001000001000010100000110000000
001000000000000000000000001101010000101000000000000000
000000000000000000000010000101011010000001010100000001
001000000000000000000100000000010000000001010000000000
000000000000000000000110100111000001001001000100000000
001000000000000101000000000000101011001001000010000000
000000000000001000000000000101101100010100000100000001
001000000000000001000000000000100000010100000000000000
000001000100000000000010001000000001001001000101000000
001000100000010000000010000011001011000110000000000000
010000000000000000000000000101101110010100000100000000
101000000000000000000000000000110000010100000010000000

.logic_tile 2 5
110010001100000000000010110001111110001100110010000000
001000000000000101000111100000001001110011000000100001
111000000000001011100000011101111001101001010010000000
000000000000000111100010001101001010010100100000000000
010001001100100000000000000001101100000010000000000000
001000000000000011000010111111011100001011000000000000
000000000000000111010010100000011110000001010100000000
001000000000000101000110100111010000000010100000000000
000000000000001101100010111101011011111000000000000000
001010000000000001000010001001111000111100000010000000
000000000000000000000000000101101101110000010001000000
001000000000000000000000000101111011110000110000000000
000001000000001101000110100001101100000111000000000000
001000000000001001000000000111001100000001000000000000
010000000000000000000111000001011001110000010000000000
101000000000000001000000001001001011110000110010000000

.ramb_tile 3 5
010000000000000111100110101111111000000000
001000000000010011100011110101010000000000
111000000000001000000011101001111010000000
000000000000001111000111101101110000000000
010100000101011000000111101111101010000000
011000000110011111000111110001110000000000
000000000000000111000111110011011010000000
001000000000001111100111101111010000000000
000001000010001000000000000001001010000000
001000000000000111000000001101010000000000
000000000000000000000000001001011010000000
001000000000000000000000000101010000000000
000000000000100111100111110001001010000000
001001000110000000000011101111110000000000
110000000000001011100000010111011010000000
111000000000001011100011100101010000000000

.logic_tile 4 5
010000000000000000000111110000000001000000001000000000
001000000000000000000110000000001110000000000000001000
111000000000001001000000010011100000000000001000000000
100000000000000111100010100000101001000000000000000000
110000000000000101000111100111001000001100110011000000
011000000100000000000100000000001011110011000001000100
000000000000000000000010111001101101000010100000000000
001000000000000000000111111111101100000001100000000000
000000000000001111000000011011001110101001010000000000
001000001110001111100010101101011001101000010000000000
000000000000000101000000001101000001001001000100000000
001000000000000000000010101101001000000000000000000000
000000000001001000000000001101111000000000000100000000
001000000000101011000011100001100000000001010010100110
010000000000000101000000000000000000000000000000000000
101001000000000000000010110000000000000000000000000000

.logic_tile 5 5
010000000000000000000011100000000000000000000000000000
001000001110000000000000000000000000000000000000000000
111000000000001011100000001001101100000110000100000000
100000000000000101000000000001011101000110100010000000
010010000000000011000110110001001111101101010000000000
111001000100000000000111000000111011101101010000000000
000000000000000101100010110000000000111001110000000000
001000000000000000000110101001001111110110110000000000
000001000000000011100110010011100000010110100000000000
001010100000000000100110010000000000010110100000000000
000000000000000101000000001111111010000010000000000000
001000000000000000100000001101001100000000000000000000
000000000001010000000000010000000001001111000000000000
001000000000100000000010100000001010001111000000000000
000000000000000101000000000101001100010110100100000000
001000000000000000100000001011011011000000100010000000

.logic_tile 6 5
010000000001010011100010100000000000000000000000000000
001000000000100000000010100000000000000000000000000000
111000000000000001100110001011001000100010000000000000
000000000000001101100110111101111111001000100000000000
000000000000000011100111111011111110000000000000000000
001000000000000000100110010001011100101000010000000000
000000000000001001100010100101100000000000000000000000
001000000000001001100010100001000000111111110000000010
000000000000001000000000010101101001011111110000000000
001000001010000011000011100111011111111111110000000000
000000000000000001000000000000000000000000100100000000
001000000000000000100000000000001011000000000000000010
000000000000001001100000000111011111100000010001000000
001000000000000101000011111101001001100000000000000001
000000000100000000000110011101011011110011000000000000
001000000000001101000011110001011001000000000000000000

.logic_tile 7 5
010000000000000000000000000111111101000000000000000000
001000000000000011000000000001001011010100100000000000
001000000000000000000000001001000000101001010000000100
000000000000000000000000001111000000000000000000000000
010000000000001000000010100101000000000000000100000000
111010000000000111000100000000000000000001000000000000
000000000000000000000011110000000000000000000100000000
001000000000000000000111011011000000000010000010000000
000000001010000000000011100000001110101000000010000000
001000000000010000000000000001010000010100000000000000
000000000000000101100000000000000000000000000000000000
001000000000000000100000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
001000000000000000000011111111000000000010000010000000
000000000000000000000110111000000000000000000100000000
001000000000000001000111101101000000000010000000000000

.logic_tile 8 5
010000000000000000000010111000000001111001110000000100
001000000000000000000110101001001010110110110000000000
001000000000100101000000010000000000000000000000000000
000000000000000000100011100000000000000000000000000000
110000000000000101000000000001000000000000000100000000
111000000000000000100010110000100000000001000000000000
000000000000000101000110100000000000000000000100000000
001000000000000000000000001101000000000010000000000000
000000000000000000000000000000011000000100000100000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000101000000000000000100000000
001000000000000101000000000000000000000001000000000000
000000000000000000000110100000000001000000100100000000
001000000000000000000000000000001011000000000000000000
110000000100000000000000000001000000000000000100000000
011000000000000000000000000000100000000001000000000000

.logic_tile 9 5
010000000000000000000010100101111001010100000000000000
001000000000000000000010101001101001010000100000000000
001000000000000101100110110011101001101100010000000000
000000000000001101000010101101011011101100100000000000
110000000000000000000110111101111000101000010000000000
111000000000000000000010101011111001001000000000000000
000000000000001000000010100101111110001011110000000000
001000000000000101000010100000111001001011110000000000
000010100000001000000000010111100000000000000100000000
001001000000000001000010000000000000000001000000000000
000010100000001000000110010011001101111001110000000000
001000000000000001000010001001011101110100010010000000
000000000000000001100110000000011110000100000100000000
001000000000000000000000000000010000000000000000000000
010000000000001000000010101111001011111001110000000000
011000000000000111000111111101011010101000000000000000

.ramb_tile 10 5
010000000001010000000000000000000000000000
001000011010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 11 5
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
001000000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
010000000000000000000110000000000000000000000000000000
111000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000011110000000000000000000000000000
000000000000000000000000010000000000000000000000000000
001000100000000000000011100000000000000000000000000000
000000000000000000000000001001101100101000000100000000
001000000000000000000000001101110000111110100000100000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 12 5
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.io_tile 13 5
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 6
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 6
100000001110000000000000000000001110000001010100000000
000000000000000000000010101101010000000010100000000100
111000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
010000000000000000000110001111000000000000000100000000
000000000000000000000000001101100000010110100000000000
000000000000000101000110000000011010001100000100000000
000000000000000000100000000000001111001100000000000000
000001000000000000000000010111000001010000100100000000
000000100000000000000010000000101001010000100000000100
000000000000000000000000000001000000001001000110000000
000000000000000000000000000000101111001001000000000000
000000000000000000000000000000001110000001010100000000
000000000000000000000010001011010000000010100000000100
010000000000000001100000000000011110001100000100000000
100000000000000000000000000000001111001100000000000010

.logic_tile 2 6
100100100000000111000000000001001010000001010100000000
000100000000000101000010000000010000000001010000000000
111000000000001000000011100001100000000000000100000000
000000001110000101000100001101000000101001010000000001
010000001110101000000000000001101100000001010000000000
000000000001011001000011100001101001000110000000000000
000000000000000000000011101001001101000001000000000000
000000000000001001000100000011011001100001010000000000
000000000000000101000010101111011010000000100000000000
000000001010010101000010011101101000010000110000100000
000000000000000101000000001001011101001001000000000000
000000000000001001000000001001001111000001010000000100
000001001110100000000010000101011000010100110000000000
000010100001010000000010100011011000100100110000000000
010000000000000000000000000001001111000001000000000000
100000000000000000000010101011011001100001010000000000

.ramt_tile 3 6
000000000000001111100010000011011110000000
000000000000001111100110001001000000000000
001000000000001000000111110001011110000000
000000000000100111000111011001010000000000
010000000000000000000111100001011110000000
110010000000000000000000000011000000001000
000000000000001111100000000011111110000000
000000000000001111100000000111110000000000
000000100000000111000000001001111110000000
000000000000000111100000000101100000000100
000000000000000000010111001111011110000000
000000000000001001000011111011010000000100
000000100001000011100000011101111110000000
000000000000101111100011100001000000000000
110000000000000000000111000001111110000000
010000000000000111000100001111110000000001

.logic_tile 4 6
000000000000000000000000010000000001000000001000000000
000000000000000000000010010000001101000000000000001000
111000000000001000000000010000000000000000001000000000
100000000000001011000011110000001100000000000000000000
010000000000000000000010100000000000000000001000000000
010000000000000000000100000000001011000000000000000000
000000000000000101000000000001101000111100001000000000
000000000000000000100000000000100000111100000010000000
000000000000000101000000000111001001001000000000000000
000000000000000000000000000000001010001000000000000000
000010000000000101100000010000011000111111010100000000
000001000000000000000010000111001111111111101000000010
000000000000000011100111100011100000010110100000000000
000000000000000001100010000000000000010110100000000000
010000000000000000000000001111001111001001000000000000
100000000000001101000000000011101110000001010000000000

.logic_tile 5 6
000000000000000000000110100101100000000000001000000000
000000000000000000000011100000100000000000000000001000
111001000000000001100000000001100000000000001000000000
100000100000000101000000000000000000000000000000000000
110000000000000000000000000000001000111100001000000000
110000000010000000000000000000000000111100000000000000
000000000000000000000000000000011100000011110000000000
000000000000000000000010100000010000000011110000000000
000000000000000000000110111011101001000001010000000000
000001000000000000000010000011011110111001110000000000
000000000000001001000000011001000001000000000100000000
000000000000001011000010010001101100001001000001100100
000000000000000000000111100011111110010000000110000000
000000000000000000000100000000011001010000000000000000
010000001110000011100000010011001001011000100000000000
100000000000000000100011111011111100101000010000000000

.logic_tile 6 6
000000000000000000000110100001000000000000001000000000
000000000000000000000011100000100000000000000000001000
001000001100001011100000000011100000000000001000000000
000000000000000111100000000000100000000000000000000000
110000000000000000000000000000000001000000001000000000
010000000000000000000000000000001100000000000000000000
000000000000011001000000000111001000111100001010000000
000000000000100101100000000000100000111100000000000000
000000000000000000000110000001101001001000000000000000
000000000000000000000010100000001110001000000000000000
000001000000001000000000010001100000000000000100000000
000000100000001001000010010000000000000001000010000000
000000000000000000000011000101101101011001100000000000
000000000000000000000100001001011111000000010000000000
010000000000000001100010000000000000000000000000000000
110000000000000000100000000000000000000000000000000000

.logic_tile 7 6
000000000001000000000000000000011110110011110110000000
000000000000110000000011110000011010110011110000100000
001000001010000011100000000000000000000000000000000000
000000000000001101100000000000000000000000000000000000
010000100000000001000000000000000000000000000000000000
010001000000000000000000000000000000000000000000000000
000000000000000000000000001000001100010100000000000000
000000000000000000000000000001000000101000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
010000000000100000000000000000000000000000000000000000
010000000001000000000010000000000000000000000000000000

.logic_tile 8 6
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
001000000000000000000011100000000000000000100100000000
000000000000000000000000000000001101000000000000000000
010000000000000000000110100000011100000100000100000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000001110000100000100000000
000000000000000000000000000000010000000000000000000000
000000000000000000000111000001100000010110100000000001
000000000000000000000000000000100000010110100000000100
000000000000000011100000000111100000000000000100000000
000000000000000000100000000000100000000001000000000000
000000100000000000000111010000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000011101000000000000110000000000000
000000000000000000000000001001001111001001000010000010

.logic_tile 9 6
000000000000000000000000000101000000000000001000000000
000000000000000000000000000000100000000000000000001000
011010001100000000000110100000000001000000001000000000
100001000000000000000000000000001011000000000000000000
000000000000000000000000000000001000001100110100000000
000000000000000000000010111011000000110011000100000000
000010000000000011100000000000000000000000000000000000
000000000000000000100010110000000000000000000000000000
000000000000000000000000010000011000000100000000000000
000000000000000000000010000000010000000000000000000000
000001000000000000000000000011000001110000110000000000
000000100000000000000000001101101011000000000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000

.ramt_tile 10 6
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110010000000000000000000000000000000000000000000000000
010001000000000000000000000000000000000000000000000000
000000000000000001000111000000000000000000000000000000
000000000001010000000100000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
010000000000000000000000000101100000000000000100000000
110000000000000000000000000000100000000001000100000000

.logic_tile 12 6
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000001100000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000001011000000000000000100000000
000000000000000000000000001101000000101001010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.io_tile 13 6
000000000000000010
000100000000000000
100000000000000000
000000000000000001
000010011000010010
000001011000010000
001000000000000000
000000000000100000
100000000000000010
000000000000000000
000000000000010010
000000000000010000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 0 7
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 7
100000000000001000000010100001111010001010000000000000
000000000000000111000110110011011101010000010000000000
111000000000000101000010100111101110010100000100000000
000000000000000000100111110000110000010100000000100000
010100000010000000000010000011001111100000000000000000
000000000000000101000000000000101011100000000000000000
000000000000000000000110000111100000010000100100000001
000000000000000000000010110000101010010000100000000000
000000000000000000000010100000000000000000000000000000
000010000000010101000010000000000000000000000000000000
000000000000000000000000000101011110000001010100000000
000000000000000101000000000000110000000001010010000000
000000000000001000000110001000000000011001100000000000
000000000000000001000000001001001000100110010000000001
010000000000000000000111100011101001000000110000000000
100000000000000000000100001001011001110000000000000000

.logic_tile 2 7
000100000100101000000000000011000000000000000000000000
000100000001001001000000000000100000000001000000000000
111000000000000000000011100000001010000100000110000001
100000000000000000000100000000010000000000001000000001
000001000010101000000110001000011000010101010000000000
000000000000001111000000001111010000101010100000000000
000000000000000001000000000000000000000000100111000000
000000000000000000000010100000001010000000001010000000
000010000010000000000110001111011010111110000000000000
000000001010000000000100000011011000010101000010000000
000000000000001000000000000000000000000000100000000000
000000000000001011000000000000001111000000000000000000
000001001110000000000010110000000001011001100000000000
000010100100000101000110011111001010100110010000000000
010000001110000000000111000000000000000000000000000000
100000000000000000000100000000000000000000000000000000

.ramb_tile 3 7
000000000000000111100010000001111110000000
000010000000001001100010010011110000000000
111000000000001000000111100111001100000000
000000000000000111000100000001010000000000
110001000001011000000000001111011110000000
010010100000001111000000000001010000000000
000000000000001001000111111001011100000000
000000000000001111100011101101110000000000
000000100010001000000000010101111110000000
000001000100000011000011000001010000000000
000000000000000000000000010111111100000000
000000000000001111000011000101110000000000
000000000000001001000000011111011110000000
000000000000011001000011100101110000000000
110000000000000000000111010101111100000000
010000000000000000000111001001110000000000

.logic_tile 4 7
000000000000000000000010110011000000000000001000000000
000000000000000000000010000000000000000000000000001000
111000000000001000000011110101000000000000001000000000
100000000000001011000110010000100000000000000000000000
110000000000000000000110000000001000111100001000000000
010000000000000000000000000000000000111100000000000000
000000000000001001100110111000000000010110100000000000
000000000000000001100011100101000000101001010000000000
000000000010000101100000001111000001111111110100000000
000000000000000000000010001011101000110110111000100000
000000000000000000000010101001111011000010000000000000
000000000000000000000111110101101001000000000000000000
000000000000000000000000010111001001001001110000000000
000000000000000000000011111001111101000000110000000000
010000000000000000000000001101111011010000100000000000
100000000000000000000000001011101011010000010000100000

.logic_tile 5 7
000000000000000000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
111000100000001000000011111000000000010110100000000000
100000000000001011000110101101000000101001010000000000
110000000001011000000000000101000000000000000100000001
010000000000101111000011100000100000000001000000000000
000000000000000000000000000000000001000000100100000000
000000000001001111000010100000001010000000001000000000
000000001000000000000111100011100000000000000100000000
000000001100000000000011110000100000000001000000000000
000000000000000000000011110001111100111101010000000000
000000000000001111000110000101110000010110100000100001
000000100000000000000111101111111000000000000000000000
000000000000000000000100001111011111010100100000000000
010000000000001000000110000001011100000001010000000000
010000000000101001000000001011000000000000000000000000

.logic_tile 6 7
000010100000000000000010000000000000000000000000000000
000001000000000000000100000000000000000000000000000000
001000000000000000000000000000000001000000100100000000
000000001100000000000000000000001110000000000000000100
000000000000000000000011000000011010000100000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000001000000000000000000100000000
000000000000000101000011100011000000000010000000000100
000000000000010000000000000101100000000000000100000000
000000001000100000000000000000100000000001000000000000
000000000000000111000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000000000000000001000001000001000000000000000
000000000000000000000000001011011011000100000000000010
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000

.logic_tile 7 7
000010000000000000000000000000000000000000000000000000
000000100000000000000010110000000000000000000000000000
011000000000100000000000000111000000000000000100000000
100000000001010000000000000000100000000001000000000001
111001000000000000000011101101100000110000110000000000
010000000000010000000100000101101011111001110000000000
000000001110010111000000010111100000000000000100000000
000000000000000000100011010000000000000001000000000100
000000000000000000000000000000000001001111000000000000
000100000000000000000010100000001010001111000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110100101100001100000010000000100
000000000000000000000000001001101010010110100000000000
000000000000000101100110100000011110000100000100000000
000000000000000000000000000000010000000000000000000001

.logic_tile 8 7
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000011110000100000100000000
000000000001010000000000000000010000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000010101001000000000010000000000000
000000000001000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110000000011100000100000100000000
000000000000000000000000000000010000000000000000000000

.logic_tile 9 7
000000000000000000000000010000000000000000000000000000
000000001010000000000010000000000000000000000000000000
011000000000000000000000010000000000000000000000000000
100000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000010110100100000000
000000000000000000000010101001000000101001010100000000
000000001110000111100000000000011100000100000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000001000000000000001101000101000000010000000
000001000000001001000000001101110000000000000000000000
000000000000000000000000000000000001001100110100000000
000000000000000000000000001001001001110011000100000000
010000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000

.ramb_tile 10 7
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000001010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 7
000000000000010000000000001000000001001001000010000000
000000000000100000000000000001001010000110000010000100
001000000000001000000000000000000000000000000000000000
000000000010000001000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000001100010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001011000000000000000000
000000000000000000000000000000011000000100000100000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 7
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000111011000011000000001010100000000
000010000000000000000111101001010000000010100000000000
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010001000000000000000000000000000000000000000000000000
100000100000000000000000000000000000000000000000000000

.io_tile 13 7
000000011000000010
000100001000000000
000000000000000000
100000000000000001
000000000000010010
000011010000010000
001000000000000000
000000000001100000
000000000000000010
000000000000000000
000000000000000010
010000000000010000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 0 8
000000000000000000
000000000000001000
000000000000000000
000000000000000000
000000000000000100
000000000000001000
000100000000000000
000000000000000000
000000000000000000
000111010000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 8
100000001110101000000000000000000000000000001000000000
000000000001010111000000000000001010000000000000001000
111000000000000111000000000000001011001100111000000000
000000000000000000100000000000001010110011000000000000
110000000000000101000010100000001001001100111000000000
110000000000011101100110110000001010110011000000000000
000000000000000101000000000000001000001100111000000000
000000000000001101100010110000001010110011000000000000
000001000000100000000000000101101000001100111000000000
000010100000000000000000000000100000110011000000000000
000000000000000000000000000101001000001100111000000000
000000000000000000000000000000100000110011000000000000
000000001110000000000010000101001000001100110000000000
000000000000000000000000000000100000110011000000000000
010000000000000000000000001001000001000000000110000101
100000000000000000000010001111001000001001000000000000

.logic_tile 2 8
000000000000001111100000000000000000000000100100000000
000000000000000111000010100000001110000000000000000000
111000000000001101100000000000000000000000000100000000
000000000001000101000010110001000000000010000000000000
000000001110000101100000011011101110101000000000000000
000000000000011111000010101101010000000000000000000001
000000000000000000000110000111101010000011110000000000
000000000000000000000010101101000000111100000000000000
000000000000000101000000000111100000000000000100000000
000000000000010000100000000000100000000001000000000000
000000000000000001100000001001011001000011000000000000
000000000010000000000000000001001011110000000000000000
000000000000000001100000010000000001000000100100000000
000000000000000000000010010000001001000000000000000000
000000000000000111000000010101001000000000110000000000
000000000000000000000010000101011100001100000000000000

.ramt_tile 3 8
000010100000000111100011111111001000000000
000001000100000111100011110001010000000000
001000000000001000000000001111111010000000
000000000000000111000000001101010000001000
010000000000000000000111000111001000000000
010000000000001111000111110001110000001000
000000000000001000000111010011011010001000
000000000000001111000111110101110000000000
000000000000010111010000011001001000000000
000000000010001111100011101111010000000001
000000000000000000000000000011111010000000
000000000000000001000011111101110000000100
000000000000001000000000000011001000000000
000000000000001001000011110011010000000100
110000000000000001100010101101011010000000
010000000000000000100100000101110000000000

.logic_tile 4 8
000000000001000000000010110000000000000000000000000000
000000000000000000000110000000000000000000000000000000
111000000000000000000010010001001111100000000000000000
100000000000000000000110010101101010000000000010000000
110000000000000000000110001001111100000011000000000000
010000000000001101000000000111111011110000000000000000
000000000000001000000000011000000000011001100000000000
000000000000000001000010000111001111100110010000000000
000000000001000001000000011001001111001000010000000000
000000000000000000100011110011101110100001000000000000
000000000001011001000110110000000001111001110010000000
000000000000100101100011000011001011110110110010000001
000000000000001101100000010011111111110000100100000000
000000000000000011000010100000011101110000100000100010
010000000000000001000000000001100000111001110000000000
100000000000000001000010010000101100111001110001000000

.logic_tile 5 8
000010000000001101000110000001001111000010010000000000
000000001000000001100100000101111001011000000000000000
001001000000000000000000011001011100000000000000000000
000010100000000000000010001101010000101000000000000000
110000000000000001100010100000000000010110100110000000
110000000000000000100110111011000000101001010001000100
000000000000000101000010110000001010100101100000000000
000000000000000000100110101101011100011010010000000000
000000000000000011100000010000000000000000100110000000
000000000000000000000010000000001011000000000000000100
000000001010000000000000010101100000000000000110000000
000000000000000000000011010000000000000001000000000000
000000000000000000000011100000000001000000100100000000
000000000001000000000010000000001011000000000001000100
010000000000000000000000000000000000000000100100000000
100000001010000000000000000000001000000000000011000000

.logic_tile 6 8
000000000000100000000000011001111110010111100000000000
000000000001010000000010111001001001000111010000000000
001001000000000101000000000000000000000000000000000000
000010100000000111100010111011000000000010000000000000
110000000000000101000000000000000000000000000000000000
110000000000000000100000000000000000000000000000000000
000000000000000000000000000111101110000001010100000000
000000000000000001000000000000000000000001010000000000
000000000000000000000110001000000000100000010100000000
000000001010000000000100000111001110010000100000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010101000111100101100000100000010010000000
000000000000100000000100000000001010100000010000000001
010000000000000101000000000111011110000001010100000100
010000000000000111000000000000000000000001010000000000

.logic_tile 7 8
000000000000000001000111100101011100101001010100000100
000000000000001101000100000001100000111110100000000000
111000000000000000000000000001000000111111110100000000
100000000000001101000011110101000000101001010000000010
110000000000011000000000001111111010011111100000000000
110001001010000101000011110111011100101011010000000000
000000000000000111100111101001000000101001010100100000
000000000000000000100010110011001000111001110000000000
000000000000000000010000010011100001100000010100000000
000000000000000101000010010000001001100000010000000100
000001000000000101000000001011111011111001010100000000
000000100000000000100011100011111111110000000000000010
000000000010000000000011100001011100101000000100000000
000000000000000000000000000000100000101000000000000010
010000000000000011100000001011011011101000010100000000
010000000000000001100010110011101111110100010000100000

.logic_tile 8 8
000000000000000000000111100000001010000100000100000000
000010100000000000000000000000000000000000000000000101
001000000000000001100111100000000000000000000000000000
000000000000000000100100000000000000000000000000000000
110000000000000011100111100000011000010100000000000000
110000000000001101100000000101000000101000000000000000
000000100000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000001001001110000000000000000001
000010100000000000000000000101100000000010100000100000
000000000000001000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000001000100000000000000000000000000000000
110000000000000000000000001101101010011010100000000000
010000000000000000000000001001011110101010110000000000

.logic_tile 9 8
000000000000000000000000001000000000000000000100000000
000010000000000000000000001101000000000010000000000000
011000001110000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000111100000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000000000000000000110011000000000000000000100000000
000000000000000000000011001101000000000010000000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110000000000000000000000100000000
000000000000000000000000000011000000000010000000000000
000000000000000000000000000111000000000000000100000000
000000000000000000000000000000100000000001000000000000

.ramt_tile 10 8
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000100000000000000000000000000000
000000100001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 8
000000000000000000000000000000011111111111010000000000
000000000000000000000010111101001011111111100010000000
001000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
010000000000000000000010100000000000000000000000000000
010000000000000000000100000000000000000000000000000000
000001000000001000000110000000000000000000000000000000
000010000000000001000000000000000000000000000000000000
000000000000000000000000000000011111111011100000000000
000000000000000000000000001101001011110111010000000000
000001000000001000000000000000000000000000000000000000
000000100000001011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000001000000100100000001
010000000000000101000000000000001010000000000001100000

.logic_tile 12 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010001000000000000000011100000000000000000000000000000
110010000000000000000100000000000000000000000000000000
000000000000000000000000001000000000000000000101000000
000000000000000000000000001011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000111100000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000

.io_tile 13 8
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000001100
000000000000000000
000000000000000000
000000000000000000
100100000000000000
000000000000000000
000000000000000000
000010000000000000
000000110000000001
000000000000000000
000000000000000000

.io_tile 0 9
000001111000000000
000000001000001000
000000000000000000
000000000000000000
000000000000000100
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 9
000000000000000000000010100000011010000100000110000000
000000000000000000000110110000000000000000000000000010
111000000000000101000000000000001010000100000100000000
000000000000000000100000000000000000000000000000000011
010000000000000101000011101000000000000000000110000000
110000000000000000100000001101000000000010000000000011
000000001100000000000010100000000001000000100110100000
000000000000001101000110110000001011000000000000000000
000000000100000000000000000000000000000000100100000001
000000000000000000000000000000001001000000000000000010
000000000000000000000000000000000000000000100100000001
000000000000000000000000000000001001000000000000100000
000000000000000000000000000000011000000100000110000001
000000000000000000000000000000000000000000000000000000
010000000000000000000110000000011110000011110110000000
100000000000000000000000000000010000000011110000000010

.logic_tile 2 9
000000000100000001100000010011001110100011000000000000
000001000000001001000010000011111001110010000000000000
001000000000000111000000001101111110000000010000000000
000000000000000101000000001011111010000001000000000000
110000000000000111100010100011000000000000000000000000
010000000000000101100100000101000000111111110000000000
000000000000001111000010100001001011100110000000000000
000000000000001111100100000111011000100100010000000000
000000100000001101000010101001001101001000010000000000
000000000000001011100111100001011100100001000000000000
000000000000000000000010100000000000000000000000000000
000000000000001101000100000000000000000000000000000000
000000000000011000000000000000011010000100000100000000
000000000000001011000010110000000000000000000000000000
010000000000000000000110000101100000000000000100000000
100000000000000000000100000000000000000001000010100000

.ramb_tile 3 9
000010100001010000000000000000000000000000
000001010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 9
100000000000000101000000001101101101001010000000000000
000000000000000000100000000101101001010000010000000000
111000000000001001000011101011100000000000000000000000
000000000000001001100011101001100000111111110000000000
010010100001010000000000000000001110001100000100100000
100001000000100000000000000000001100001100000000000000
000000000000000001100000000001111100011010010000000000
000000000000000000100010000000011000011010010000000000
000000000000001001100000010111000000000000000110000000
000000000000001011000010000011100000101001010000100000
000000000000000000000000010000001101001100000110000000
000000000000000000000011100000011000001100000000000000
000000000001011000000110110000011110010101010000000000
000000000000100011000011011111000000101010100001000000
010000000000001000000000000000000000000000000000000000
100000000000000101000000000000000000000000000000000000

.logic_tile 5 9
000001000010000111000111100000000000000000001000000000
000000101110000000100010100000001001000000000000001000
000000000000000101000010100000001001001100111000000000
000000000000000101000000000000011001110011000000000000
000000000000000000000011100001001000001100111000000000
000000101010000000000100000000000000110011000010000000
000000001110000000000000000001101000001100111000000000
000000001100000000000010100000000000110011000000100000
000010000000010000000000000000001000001100111000000000
000000000000000000000000000000001011110011000001000000
000000000000000000000000000000001001001100111000000110
000000000000000000000000000000001000110011000000000000
000010000000000000000000000001001000001100111000000110
000000000000010000000000000000100000110011000000000000
000000000000000000000000001000001000001100110000000000
000000000000000000000000001101000000110011000000000000

.logic_tile 6 9
000000000000000000000010100000000000000000000000000000
000000000000000111000010000000000000000000000000000000
001000000000000000000110111001001000000000000000000000
000000000000000101000010101011011001000000010000000000
010000000000100000000010010011100000000110000000000000
110000000100010000000111010000001110000110000010000000
000000000000000111100010101000011000010101010000000000
000000000000000101000000001001010000101010100000000000
000000000000000000000000000000001110000100000100000001
000000000100000000000000000000010000000000000000000000
000000000000001101100010001101111000000000000000000000
000000000000000001000000000111101001000001000000000000
000000100000000101100110011001011011000000000000000000
000000000000000000000110000011101011000001000000000000
000000000000001000000000001101101110000000010000000000
000000000000000001000000001001011011000001000000000000

.logic_tile 7 9
000000000000000000000000001011111010000000000000000000
000000000000000000000000000011101111000010000000000000
001000000000000000000110010000011110000100000100000000
000000000000000000000110100000010000000000000001000000
010000000000000000000111101111101101000110100000000000
110000000000000000000000000101001001001111110000000000
000000000000001101100000010000000001000000100000000000
000000000000000101000011010000001001000000000000000000
000000000000000001100010000101111101111001010000000000
000000000000000000100000001111011100111101110000000000
000000000000001000000110000000000000000000000100000001
000000000000001001000100001011000000000010000000000000
000000000000000000000110000000011010000100000100000001
000000001010000000000100000000010000000000000010000000
000000000000001000000010001111011101000110100000000000
000000000000000011000000000101101101000011000010000100

.logic_tile 8 9
000000000000001000000000000000000001111001110000000000
000000000000000101000000001101001001110110110000100000
111000000000000000000000010000000000000000000000000000
100000000000000000000011100000000000000000000000000000
110000000000000000000011110000000000000000000000000000
110000000000000000000110100000000000000000000000000000
000000000000001111100000000000000000000000000000000000
000000000000000101100000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001001011010101111010100000000
000000000000000000000000000101001011111111010000100000
000000100000000000000011100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 9
000000000000000000000010100000011000000100000100000000
000000000000000000000000000000000000000000000000000000
011000000000000011100000000000000000000000100100000000
100000000000000000100000000000001010000000000000000000
110000000000000000000000000001000000000000000100000000
010000000000100101000000000000100000000001000000000000
000000000000010000000010100000000000000000000000000000
000000000000100000000010100000000000000000000000000000
000001000000000000000000010000000001000000100100000000
000000100000000000000010010000001011000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000101100000000000000100000000
000000000000000000000000000000100000000001000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000

.ramb_tile 10 9
000000001010000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000100000000000000000000000000000000
000000000100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 9
000000000000000111100000010000000000000000000000000000
000000000000000101100010000000000000000000000000000000
001000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000001001101101000100100000000000
010000000000000000000000000011111111100001100000000000
000001000000000000000000001001011110100010100100000000
000000000000000101000000000101011000010010100001100000
000000000000100000000110000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000101000000000000000000000000000000000000000
000000000001010101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000010000000000000000000000000000000
000000000000010000000000000000000000000000000000000000

.logic_tile 12 9
000000000000000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000111000000000111000000010110100000000100
010000000000000000100000000101100000111111110000000100
000000001010000011100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000001110000100000100000000
000000000000000000000000000000000000000000000011000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000010000000000000000000000000000
000000000000001001000011010000000000000000000000000000
010000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000

.io_tile 13 9
000000000000001010
000000000000010000
000010000000000000
000001110000000001
000000000000001110
000000000000111000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000010000000000000
000000010000000000
000000000000100000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 10
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000000010
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.logic_tile 1 10
000000000000000101000010100000000001000000001000000000
000000000000000101000000000000001011000000000000001000
000001000000000000000000000000011010001100111000000000
000010000000000000000000000000011000110011000010000000
000000000000000000000000000101101000001100111000000000
000000000000000000000010100000000000110011000010000000
000000000000000101000010100101101000001100111000000000
000000000000000101000010100000000000110011000010000000
000010100000000000000000000000001000001100111000000000
000001000000000000000000000000001000110011000010000000
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001011110011000000000000
000000000000000000000000000001001000001100111000000000
000000000000000000000000000000100000110011000000100000
000000000000000000000000000000001000001100110000000000
000000000000000000000000000000001011110011000000100000

.logic_tile 2 10
000000001110100101000110110001011111100010000000000000
000000000001011101100010101011011011001000100000000000
111000000000000000000000010011001011100000000000000000
000000000000000000000010100101011010000000000000000000
000000000000000101100010101000000001011001100000000000
000000000100000101000000000101001001100110010000000001
000000000000000101100010100001000000011001100000000000
000000000000000101000100000000101001011001100000000100
000000000000001000000000010000000000000000000000000000
000000000000000001000010000000000000000000000000000000
000000000000000001000110000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000001100000000011100000100110010000000100
000000000000000000000000000000101010100110010000000000
010000000000000000000000011001001111111100110100000100
100000000000000001000010000111001100110000110000000010

.ramt_tile 3 10
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000010000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 10
000000000000000000000000000000000001000000100100100000
000000000000000000000000000000001111000000000000000010
001000000000000000000000000000011010000100000100000000
000000000000000000000010100000010000000000000000000000
000000000000000000000110010000011110100100000000000000
000000000000010000000011101101001100011000000000000000
000000000000000111000110000000000000000000100100000000
000000000000000000100010000000001011000000000000000010
000000000000001001100000001011101101110011000000000000
000000000000000101000000000111101001000000000000000000
000000000000001000000110100000011010000100000100000000
000000000000000101000000000000000000000000000000100000
000000000001000111000000000101100000111001110010000100
000000000000100000100000000000101110111001110001000000
000000000000001001100011100000011100000100000100000000
000000000000000001000000000000000000000000000000000000

.logic_tile 5 10
000000000000000101000110000001000000000000000000000000
000000000000000000000110101001000000111111110010000000
111000000000001000000011101000000000000000000100000000
000000001100001011000111111011000000000010000000000000
110000000000001000000010011001000000100000010000000000
010000000000000111000011101101101011000110000000000000
000000000000000101000110000000000000000000000000000000
000000000000000101000100000000000000000000000000000000
000000100110000000000000000101000001011001100100000000
000000100001000000000010000000001001011001100000000000
000010100000000000000111101000000000011001100100000000
000001000110000000000000001001001011100110010000000000
000000101010000000000000000001000001100110010000000001
000000000000000000000000000000001000100110010000000000
010000000000000000000000000101100001011001100000000000
100000000000000000000000000000001010011001100010000000

.logic_tile 6 10
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
001000000000001101100000001000000000000000000100000000
000000000000001011000000000001000000000010000001000000
000000000000001101100000001101100001000000000010000000
000000000000001101000000000101101011100000010000000000
000000000000000011100111100000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000101000000000010000000100000
000000000000000000000000000101100001000000000000000000
000000000000000000000000000101001011100000010000000000
000000000000000000000000001000000000000000000110000001
000000001110000000000000000001000000000010000000000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 10
000000000001001000000000000000011110000100000100000001
000000000000001001000000000000010000000000000000000000
001000000000000000000000000000011001100000000000000000
000000000000000000000010110101011110010000000010000000
010000000000000000000010000111101011010110110000000000
110000000000000111000100000011001100010110100000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000100000100
000000000000000001000000001111000000000010000000000000
000000000000001000010000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000001000000000110000000000000000000000000000000
000000000000100000000100000000000000000000000000000000
010000000000001000000010011001011110000000000000000000
100000000000001001000011101101010000000010100000100100

.logic_tile 8 10
000000000000000000000000010000000000000000000100000000
000010101000000000000010011001000000000010000000000000
001000000000001000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
110000001000101001100000000101000000000000000100000000
110000000000001001100000000000000000000001000000000000
000000000000000000000000010000000001000000100100000000
000000000000000000000010010000001011000000000000000000
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001010000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000011110000011110000000000
000000000000000000000000000000000000000011110010000000
000000000000000000000000000000011000000100000100000000
000000000000000001000000000000000000000000000000000000

.logic_tile 9 10
000000000000000101000000000111001010000000000000000000
000000000000001101100000000101011111010000000000100000
001000001001000000000000000001000000000000000100000000
000000000000011101000010110000000000000001000010000000
110000000000000111100010110000000001000000100100000000
010000000000000000100111110000001000000000000000000001
000000000110000000000000000000011000000100000100000100
000000000000000000000000000000010000000000000000000000
000000100000000000000000010001000000000000000110000000
000000000000000000000011000000000000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000111100000000000000000000000000000
000010100000000111000000000000000000000000000000000000
000000000000000000000000000101000000000000000100000000
000000000000000000000000000000100000000001000000000010

.ramt_tile 10 10
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 10
000000000000000000000111100000000000000000000000000000
000000000000010000000111110000000000000000000000000000
001000000000001000000010100000000000000000000000000000
000001000000001111000100000000000000000000000000000000
010000000000000000000000000101001000111111100100000000
010000000000001101000010111011011100111110100001000000
000000000000000111100000000000000000000000000000000000
000000000000000111000011100000000000000000000000000000
000000001100001000000000000000000000000000000000000000
000000001110001111000011110000000000000000000000000000
000000000000001000000000001101111101101111010100000000
000000000010000011000000000101001001111111010000000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000100001000000001001111100101111010100000000
110000100000000000000000001101001011111111010000000100

.logic_tile 12 10
000010000000000000000000010000000000000000000000000000
000001000000000000000011110000000000000000000000000000
001000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
010000000000000000000000000000000001000000100111100100
010000000000000000000000000000001000000000001001100100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000100
000000000100001000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000

.io_tile 13 10
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 11
000000000000000000
100100000000000000
000000000000000000
000000000000000000
000001010000000000
010000001000000000
001100000000000000
000000000000000000
001000000000101000
000100000000000100
000000000000001100
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 11
100000000000001101100111110011000000000000000101000001
000000000000000001000111100000100000000001000010000000
111000000000000000000000000000000000000000100100000001
000000000000000000000000000000001111000000000010000000
010000000000000001100011100000000000000000000000000000
010000000000001101000100000000000000000000000000000000
000000000000001101000110000000000000000000000000000000
000000000000000101100000000000000000000000000000000000
000000000000000000000110100101001001111110000000000001
000000000000000000000000000000011010111110000000000000
000000000000000000000000000101101010110100110000000000
000000000000000000000000000000111001110100110010000000
000000000000000000000000000000001001111111000000000000
000000000000000000000010100000011011111111000000000100
010000000000000000000000001001001010101010100000000000
100000000000000000000000000101001000101000100000000000

.logic_tile 2 11
000000000000000000000111100000011111001100110000000000
000000000000000111000000000000001110001100110000000001
111000000000000111000000000111100000000000000100100000
000000000000000000100000000000100000000001000000000000
000000000000001101100000000111000001100110010000100000
000000000000000101000000000000001100100110010000000100
000000000000000000000000000101000000111111110010100100
000000000000000000000000000101000000000000000000100011
000000000000000000000000000001000000000000000100000000
000000000000000000000000000000100000000001000000100000
000000000000000000000000000001000000000000000100000000
000000000000001101000000000000000000000001000000100010
000000000000000000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
000000000000001001100010001000000000000000000100000000
000000000000001001100000000001000000000010000000100000

.ramb_tile 3 11
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000100000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 4 11
000010000000000000000000010000000000000000000000000000
000001000000000000000010010000000000000000000000000000
001000000000000111000000011001001100101001010100100000
000000000000001101000010010001111011110110101010000010
000000000000000000000000001111101111001000010000000000
000000000000001101000010100101011110010010000000000000
000000000000000001100011000111111001100111010000000000
000000000000001101000000000101101100110110010001000000
000000000000000000000000011101101011101110010000000000
000000000000000000000010001101001111011001100000100000
000000000000000111100000000000011000101010100000000000
000010100000000000000000000111010000010101010000000000
000000000000001000000000000000000000000000000000000000
000000001100001011000010000000000000000000000000000000
010000000000000111000111100111111000101001000000000000
100000000000000001000000000000101010101001000000000000

.logic_tile 5 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000001010000000000000000011100000100000100000001
000000000000000000000000000000010000000000000000000100
000000000001010111100000000000000000000000000000000000
000000000000100000100000000000000000000000000000000000
000000000000000000000000000101000000000000000100000000
000000000000000000000000000000000000000001000000000000
000000000000000000000010010000000000000000100100000000
000000000000000000000111000000001101000000000001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000110000000000000000000000110000000
000000000000000000000000001111000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001011000000000010000001000000

.logic_tile 6 11
000000000000000000000000010000000000001111000000000000
000000000000000000000010010000001010001111000010000000
001000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000001000001000000001000011000111000000010000000
010000000000000000000000001011001101110100000011000000
000000000000000011100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000001110000000000010100000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000001000000000111100000000000000110000001
110000000000000000100000000000000000000001000010000000

.logic_tile 7 11
000000000000001000000110000001100000000000000100000000
000000000000001001000100000000100000000001000000000000
001000000000001000000110000001000000000000000100100000
000000000000001001000100000000000000000001000000000000
010000000000001001100111010011101010000100000010000000
110000001010000001000010010101101111000000000010000101
000000000000000000000010000000011000000100000100000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000001111001100000000000000
000000000000000000000000000000011011001100000000000000
000000100000000000000110000000000000000000000100000101
000000000000000000000000001101000000000010000010000101
000000000001010000000110010000001011000010000000000000
000000000000000000000010011111001111000001000000100000
000000000000000000000110000000000000000000100100000000
000000000000000000000000000000001001000000000000000000

.logic_tile 8 11
000010100010000000000000000011000000000000000110000000
000001000000000000000011100000100000000001000000000000
001000000000000000000000000000001100000100000110000000
000000000000000000000000000000000000000000000000000000
010001000000000101100000010000000000000000100110000000
010000100000000000000010100000001110000000000000000000
000000000100001000000000010111100000000000000100000000
000000000000000101000010100000100000000001000000000100
000000000000001000000110100101101010000010100000000000
000000000010000101000000000101110000000011110010000000
000000000000001000000000000011100000000000000100000001
000000000000000101000010110000000000000001000000000000
000000001010100101100000000000011110000100000100000000
000000000011010000000000000000010000000000000000000001
000010001010000000000110111011100000000000000000000000
000001000000000000000010100101100000010110100000000011

.logic_tile 9 11
000000000000000000000000000000011010000100000100000000
000000000000000000000000000000010000000000000000000000
001000000001000000000000010011000000000000000100000000
000000000000000000000011100000100000000001000000000000
010000000000000000000111100000001110000100000110000000
110000000000000000000000000000000000000000000001000100
000000000000000000000000010001100000000000000100000000
000000000000000000000011110000100000000001000000000000
000000000100000000000110010011000000000000000100000000
000000000000000000000111010000100000000001000000000100
000000000000001000000000000111100000000000000100000101
000000000000001001000000000000100000000001000000000100
000010100000101000000000010000000001000000100100000100
000001000011011001000010010000001100000000000000000000
000000000000000000000110000000000000000000100100000100
000000000000000000000100000000001111000000000000000000

.ramb_tile 10 11
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000100000000000000000000000000000
001000000001010000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001001000000000000000000000000000000000000

.logic_tile 11 11
000000000000000111100010101101001001010110110000000000
000000000000000000100100001101111001101111110000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
110000000000000000000000011011011011000111010000000000
010000000000000000000011100011111010010111100000000000
000000000000000111100011100001111010101000000000000000
000000000000000000100110110000110000101000000000100000
000000000110000000000110000000000000000000000000000000
000010100000000000000011100000000000000000000000000000
000000000000001000000011100011100000000000000100000000
000000000000000111000100000000000000000001000000000100
000010000111010000000010000001000000100000010000000100
000001000000100000000000000000001111100000010000000000
000000000000000011100000001011111110001011100000000000
000000000000000000100000001011001101101011010000000000

.logic_tile 12 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 11
000000000000000010
000100000000000000
010000000000000000
100000000000000001
000010000000100010
000001010000110000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000001011010000010
000000000001000000
000000000000000000
000000000000000001
000000000000000001
000000000000000000

.io_tile 0 12
000000000100000000
000100000100000000
000010000100000000
010001110100010001
000000000100000000
000000000100000000
001100000100000000
000000000100000000
001000000000000000
000100000000000000
000000000000000100
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 12
110000000000001000000110100101000000000000000100100000
001000000000000001000111110000100000000001000000000000
111000000000000000000010101011111010110010110000000000
000000000000000000000100001001101001110000110010000000
010000000000001000000010110101000001001001000000000000
011000000000000001000110010000001100001001000000000000
000000000000001001100000000001000001111111110000000000
001000000000000001000000001001001010011111100000000000
000000000000000000000000010000000000000000100100000000
001000000000001101000010000000001101000000000000100000
000000000000001000000000011000001010000001010000000000
001000000000000001000010000101010000000010100000000000
000000000000000000000000001101101010101010000000000000
001000000000000000000000000111001100101010100000000000
010000000000000101000000000011100001001111000000000000
101000000000000000100000000101001001000110000000000000

.logic_tile 2 12
110000000000000000000000000000011001001100000100000100
001000000000000000000000000000011011001100000000000010
111000000000000000000011110000000000000000000000000000
000000000000000000000010100000000000000000000000000000
010000000001100000000000000011000000010000100000000000
001000000001010000000000000000001100010000100010000000
000000000000001000000110100000000000000000000000000000
001000000000001101000000000000000000000000000000000000
000001000000001001100000001000011010111110100000000000
001000100000001001100000001001000000111101010000000001
000000001000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000001110000000000000000111100001001001000100000001
001000000000000000000000000000101011001001000000000100
010000000110000000000000000000000000000000000000000000
101000000000000000000010000000000000000000000000000000

.ramt_tile 3 12
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 12
110000000000000101000000000000000000100000010000000000
001000000000000000100000001011001010010000100000000000
111000000000000000000010100001111101010110100100000000
000000000000000101000000001101001001000010000000000000
010000000000000001100010001001011001000110000100000000
111000000000000011000010110011011000000111000000000000
000000000000001000000000000000000000000000000000000000
001000000000000001000000000000000000000000000000000000
000000000000000000000000010000011011000011000100000000
001000000000000000000010000000001110000011000000000000
000000000000000000000000001000000000010110100000000000
001000000000001111000011110101000000101001010000000000
000000000000000000000000010101001111101111110000000000
001000000000000000000011100000011101101111110001000000
010000000000000111000000000000000000000000000000000000
101000000000000000100000000000000000000000000000000000

.logic_tile 5 12
110000000000000000000000011011000000000000000100100001
001000000000000000000011011111101001001001000001000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010010100000000000000010000000000000000000000000000000
111001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000100000000011100111100000000000000000000000000000
001001000000000000000100000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
001000000000000000000100000000000000000000000000000000
000000000000000000000000001011011100101011110000000000
001000000000000000000000001111010000101001010001000000
010000000000000000000111100000000000000000000000000000
101000000000000000000100000000000000000000000000000000

.logic_tile 6 12
010000000000000000000000010111000000000000000100000000
001000000100000000000010010000000000000001000010000000
111000000000000001100000010000000000000000000000000000
000000100000000000100010010000000000000000000000000000
000010100000100001100000000001101010101100000000000000
001001001011000000100010100000011010101100000000000000
000000000000000000000000000000000001000000100000000000
001000000000000000000000000000001100000000000000000000
000000000000000000000000000000000001000000100100000000
001000000000000000000000000000001100000000000001000000
000000001110001101100000000000000000000000000000000000
001000000000000101000000000000000000000000000000000000
000000000000000000000000000000001110000100000100000000
001000000000000001000010110000010000000000000000000000
000000000000000000000000000001011001000110100000000000
001000000000000000000000000000111000000110100000000000

.logic_tile 7 12
010000000000000000000000000000000000000000000000000000
001000000000000000000010100000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
010000000000001101000010010000000001001001000000100000
111000000000001111000010001001001010000110000010000000
000000000000000101000000001000000000000000000000000000
001000000000000000000010100111000000000010000000000000
000000000000000000000000000101000000000000000100000000
001000000000000000000000000000000000000001000000000000
000000000000000000000000000001100000101001010000000000
001000000000000000000000001101000000000000000001000000
000000000000000000000000001101100000011111100000000001
001000000000000000000000000101101010111111110000100101
010000000000001000000000000000000000000000000000000000
101000000000000101000000000000000000000000000000000000

.logic_tile 8 12
010000000000000000000000001011100001001001000000000001
001000000000000000000010000001001101010110100000000100
001000000000000000000110010111001001110100110000000001
000000000000000101000011110000111010110100110000000000
110000000000000000000011110000011000111000110000000000
011000000000000000000010011001011011110100110000000000
000000000000001000000110000011101111111111100000000000
001000000000001011000100000000101100111111100010000010
000000000000000000000000010000011111110000000001000000
001000001100000000000010000000001001110000000000000000
000000000000000001100000010000000000000000100100000001
001000000000000000100010010000001011000000000000000000
000000000100000001100110001000000000000000000100000000
001000000000000000100000001101000000000010000010000000
010000000000001000000000000011101111001000000000000000
101000000000001001000000000000101100001000000000000000

.logic_tile 9 12
010000000000000000000010100000011001110000000000000000
001000000000000101000000000000011000110000000000000001
001000000000001000000110100001000000000000000100000000
000000000000001011000000000000000000000001000010000000
010000000000000101000110100000011010000100000100000000
111000000000000000000111100000010000000000000000000100
000000000000000000000010100000000000000000000100000000
001000000000000101000010101001000000000010000010000000
000000000000000000000000000000000000000000000100000000
001000000000000000000000000101000000000010000000000100
000000000000000000000000000101100000000000000100000001
001000000000000000000000000000100000000001000000000000
000000000000000000000000000101100000000000000100000001
001000000000000000000000000000000000000001000000000000
000000000000000000000000000000000001100000010000000001
001000000000000000000000001101001001010000100000000000

.ramt_tile 10 12
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
001000000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
110000000000000000000000000000000000000000000000000000
011000001100000000000000000000000000000000000000000000
000000000000000000000000001001100000010000100100000001
001000000000000000000000001111101111101001010000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000010000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
001000000000000000000011110000000000000000000000000000
000000000000000000000000001000011111111101000100000000
001000000000000000000011111011011001111110000000000001
000000000000100000000000000000000000000000000000000000
001000000000000000000010000000000000000000000000000000

.logic_tile 12 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000011001110000000000000000000000000000000000000000000
001011100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.io_tile 13 12
000000000100000010
000000000100000000
000000000100000000
000000000100000001
000000000101110001
000000000101110000
000000000100000000
000000000100000000
000010000000000000
000001010000000000
000000000000110010
000000000000110000
000000000000000000
000000000000000001
000010111000000010
000000110000000000

.io_tile 0 13
100000000100000000
000100000100001000
000000000100000000
000000000100000000
000000000100000000
001000000100000000
001100000100000000
000000000100000000
001000000000101000
000100000000000100
000000000000001100
000000000000001100
000001111000000000
000000001000000000
000000000000000000
000000000000000000

.logic_tile 1 13
110000000000000000000000000000000001000000001000000000
001000000000000000000010100000001000000000000000001000
111000000000000101000000010111011001001100111000000000
000000000000001101100010000000001000110011000000000000
010000000000000000000010100111101000110011000000000000
111000000000000000000010100111000000001100110000000000
000000000000000101000010101000011001001000000000000000
001000000000000000000000000111011100000100000000000000
000000000000000001100000001101001111000110100100000000
001000001010000000000000001101111010000001010000000000
000000000000000001100000001000011100000010100100000000
001000000001010001000000000011000000000001010000000000
000000000000000111000000011101001101000110100100000000
001000000000000000100010001101101010000001010000000000
010000000000001000000000001001011001001001010000000000
101000000000000001000000000011111110101001010000000000

.logic_tile 2 13
010000000000000011100111000000000000000000000000000000
001000000000000000100000000000000000000000000000000000
111000000000000000000000000000000000000000000100000000
000000000000000000000000000011000000000010000000000000
110000000000000000000000000000000000000000000000000000
011000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
001000000000000000000000001001000000000010000010000000
000000000000000001000000000000000000000000000000000000
001000000000000000000011110000000000000000000000000000
000000000000000000000000000000000000000000000100000000
001000000000000000000000000001000000000010000000000000
000000000000000000000000000000000000000000000000000000
001000001100000000000000000000000000000000000000000000
010000000000000000000000000000000000000000100100000000
101000000000000000000000000000001010000000000000000000

.ramb_tile 3 13
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000101000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000100000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000001010000000000000000000000000000
001000000000100000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 4 13
010000000000000111100000000001100000000000001000000000
001000000000000000100010100000000000000000000000001000
001000000000000101000000000111011011001100111000000000
000000000000010000000000000000101010110011000000000000
000000000000000101000000000101101000110011000000000000
001000000000000000000000000000001010001100110000000000
000000000000001101000000000000001000000011110000000000
001000000000000111000000000000010000000011110000000000
000000000000000000000000000001000000000000000100000000
001000000000000000000000000000000000000001000000100010
000000000000000000000000000011100000000000000100000000
001000000000000000000011110000100000000001000000100000
000000000000000000000110000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 5 13
010000000000000000000000000000000000000000000000000000
001000000100000000000011100000000000000000000000000000
001001000000001000000000000000011100001100110100100000
000010000000000011000000000000001111001100110000000000
110000000000000000000011100000000000000000100100000000
011000000000000000000000000000001011000000000000000000
000000000000000000000000000011100000000000000100100001
001000000000000000000000000000000000000001000000000110
000000000000000000000000010000000001000000100110000000
001000000000000000000011000000001000000000000000100000
000000000000001000000000000001101000010101010100000000
001000000000001101000000000000010000010101010000000010
000000000000000000000000010000000000000000000000000000
001000000000000000000010110000000000000000000000000000
010000000000000000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000

.logic_tile 6 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
001000000000000000000111101000000000000000000100000000
000000000000000000000000001001000000000010000000000000
010000000000000000000010100000000000000010000010000101
111000000000000000000010100000000000000000000011000100
000000000000000000000010100000000000000000000000000000
001000000000000000000000001101000000000010000000000000
000000000000000000000000000000000001000000100000000000
001000000000000000000000000000001011000000000000000000
000000000000000000000111000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
001000000000000000000000001011000000000010000000000000

.logic_tile 7 13
010000000000000000000110000011000000000000000100000000
001000000000000000000100000000000000000001000000000100
001000000000000001100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
010000000000000000000010100111101000000001010000000000
111000000000000000000000000000110000000001010000000000
000000000000000111100110000101100000000000000100000000
001000000000000000100100000000000000000001000000000100
000000001110101001000000001001011000000111010000000000
001000000001010101100000001101101111101011010000000000
000000000000000101100000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000110100000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000001000000000011011001111000011110000000010
001000000000000101000010100011011110000011010000100001

.logic_tile 8 13
010000000000001000000010100111100000000000000100000000
001000001000000001000000000000100000000001000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000100000000000000000001011011001111110000000000
111000000000000001000010000001111011001001010000000000
000000000000000000000010100000011100000100000100000000
001000000000000000000010100000000000000000000000000000
000000100000000000000110000000001010000100000100000000
001000000000000000000000000000000000000000000000000010
000000000000000000000000000000000001000000100100000100
001000000000000001000000000000001110000000000000000000
000001000000001000000111100101000000000000000100000000
001010100000000001000100000000100000000001000000000000
010000000000000000000000000000000000000110000000000100
101000000000000001000010001011001110001001000010000000

.logic_tile 9 13
010000000000000111100010100001111001101001000010000000
001000000100000000100110110101101001100001010000000000
001000000000101101100110110111100000101001010000000001
000000000000000011000010100001100000000000000000000000
110000000000000011100111001011111110010111110100000000
011000000000000001100000001101101110111011110000000001
000000000000001111000110000111101010010010100000000000
001000000000001111000000000111101101110011110000000000
000000000000001001000110010001001101000111110000000000
001000001010000111100111000011101010011111110000000000
000001000000000000000011110111011101011111110100000000
001000000000000001000110000101111101010111110000000001
000000000000000101100110000011011010011110100000000000
001000000000001011100000001101001001011111110000000000
010000000000001000000110000111111101000111010000000000
011000000000000001000100001011101000010111100000000000

.ramb_tile 10 13
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000010000000000000000000000000000
000000000000000000000000000000000000000000
001000001110000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 11 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
001001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 12 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
001000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.io_tile 13 13
000000000100000000
000100000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000110010
000000000000010000
000010000000000000
000000110000000001
000000000000000010
000000000000000000

.io_tile 0 14
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001100000010110100000000000
000000000000000000000000000000000000010110100000000000
000000000000000000000000000001100000010110100000000000
000000000000000000000000000000100000010110100000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000010101000000000000000000100000000
000000000000000000000000001001000000000010000010000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000101000000000010000000000001
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000001010000100000110000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 3 14
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 14
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000111000000000000000100000000
000000000000000000000000000000100000000001000000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 14
000000000000000101000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
010000000000000001000010110000000000000000000000000000
110000000000000000000010010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000101011010010111100000000000
000000000000000000000000001011011000111111100000000000
000000000000000000000000000101101011111111000100000000
000000000000000000000000001001011110111111100000100000
010000000000000001100000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000

.logic_tile 7 14
000000000000000011100000010000000000000000000000000000
000000000000000000000010010000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
010001000000000000000011101001011101011111100000000000
110000100000000000000000001101011000010111110000000000
000000000000000000000111000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000101100000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000001000000110000000000000000000000000000000
000000000000000111000100000000000000000000000000000000
000000000000000000000000000111111111011111110100000000
000000000000000000000000001001011110101011111000100000
110000000000001001000000010111101101001111110100000000
010000000000000101000010100011011010011111110000100000

.logic_tile 8 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000010000000000000000000001010000100000100000000
000000000000000101000000000000000000000000000000000000
110000000000001001000111000000000000000000000000000000
010000000000000011000000000000000000000000000000000000
000000000000000000000010010001100000000000000000000000
000000000000000000000011000000000000000001000000000000
000000000000000000000010000011000000000000000100000000
000000000000000000000010000000100000000001000000000000
000000000000000000000000000101100000000000000100000000
000000000000000000000000000000100000000001000001000000
000000000000000000000000001101011010010111100000000000
000000000000000000000000000111011011111111100000000000
000000000000000101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000001000000000001111111110010100110100000000
000000000000001011000000000101011010000000110010100000
110000000000001000000010001011111011111001010100000001
110000000000000011000000000101001111110110010000000000
000000000000001001000000001111111001011101000100000000
000000000000000001000000000011101110110100010010000000
000000000000000000000000000111111110000010100000000000
000000000000000000000000000000010000000010100000000000
000000100000000001100000001101011111011001010100000000
000001000000000000100000000111111100100101010000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000001001100110010000000000000000000000000000
000000000000001001100110010000000000000000000000000000

.ramt_tile 10 14
000000000000000000000000000000000000000000
000000000100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 14
000000000000000010
000100000000001000
000001111000000000
000000001000000001
000000000000110010
000000000000110000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000010
000000000000110000
000000000000000000
000000000000000001
000001111000000010
000000000000000000

.io_tile 0 15
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 3 15
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 15
000000000000001000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
001000000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
110000000000000000000110000000000000000000000000000000
010000000000000000000100000000000000000000000000000000
000000000000000000000000000101011001111100110110000000
000000000000000000000000001111111111011100100000000000
000000000000000000000000000111011110010101010100000000
000000000000000000000011000001110000010110100001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000010000000000000000000000000000000

.logic_tile 8 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 10 15
000000000000100000000000000000000000000000
000000010001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 15
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 15
000000000000000010
000100000000000000
000010000000000000
000000110000000001
000000000000000010
000000000000110000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000100010
000011110000110000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 0 16
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 3 16
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 10 16
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 16
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 1 17
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
100100000000000010
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 2 17
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000100010
000011110000110000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 3 17
000000000000000000
000000000000000001
010000000000000000
011000000000000001
000000000000000000
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 17
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000110010
000000000000010000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000001110000000000
000000001000000000
000000000000000000
000000000000000000

.io_tile 5 17
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 6 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 7 17
000000000000000000
000000000000001001
000000000000000001
000000000000000001
000000000000001100
000000000000001000
001100000000000000
000000000000000000
000000000000000000
000000000000000000
000010000000000000
000001110000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 8 17
000000000000000000
000000000000000000
000000000000000000
001000000000000001
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
100000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 9 17
000000000000001000
000000000000000000
000000000000000001
000000000000000001
000000000000000000
000000000000000000
001000000000000000
000000000000000000
000000000000000000
100100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000011001
000000000000000000
000000000000000000

.io_tile 10 17
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000110010
000000000000110000
000000000000000000
000000000000000000
000000000000000000
010000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000001010000000000
000000001000000000

.io_tile 11 17
000000000000000010
000000000000001000
000000000000000000
000000000000000001
000000000000100010
000000000000110000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000001111000000000
000000001000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 12 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.ram_data 3 5
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 3 7
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 3 3
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 3 1
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.sym 1 r_counter[0]_$glb_clk
.sym 2 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_I3_O_$glb_ce
.sym 3 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I2_O[2]_$glb_sr
.sym 4 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_I3_O_$glb_ce
.sym 6 i_sck$SB_IO_IN_$glb_clk
.sym 7 lvds_clock_buf
.sym 8 i_glob_clock$SB_IO_IN_$glb_clk
.sym 40 lvds_rx_09_inst.o_fifo_data[29]
.sym 44 lvds_rx_09_inst.o_fifo_data[31]
.sym 108 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 178 w_rx_24_fifo_data[15]
.sym 209 lvds_rx_09_inst.o_fifo_data[17]
.sym 291 w_rx_24_fifo_data[4]
.sym 292 w_rx_24_fifo_data[9]
.sym 293 w_rx_24_fifo_data[7]
.sym 294 w_rx_24_fifo_data[17]
.sym 295 w_rx_24_fifo_data[16]
.sym 296 w_rx_24_fifo_data[14]
.sym 297 w_rx_24_fifo_data[13]
.sym 298 w_rx_24_fifo_data[11]
.sym 303 $PACKER_VCC_NET
.sym 339 w_rx_24_fifo_data[15]
.sym 348 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 405 w_rx_24_fifo_data[12]
.sym 406 w_rx_24_fifo_data[8]
.sym 407 w_rx_24_fifo_data[19]
.sym 408 w_rx_24_fifo_data[10]
.sym 409 w_rx_24_fifo_data[3]
.sym 410 w_rx_24_fifo_data[20]
.sym 411 w_rx_24_fifo_data[5]
.sym 412 w_rx_24_fifo_data[2]
.sym 440 w_rx_24_fifo_data[17]
.sym 446 w_rx_24_fifo_data[13]
.sym 449 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 485 lvds_clock
.sym 519 w_rx_24_fifo_data[26]
.sym 521 w_rx_24_fifo_data[25]
.sym 522 w_rx_24_fifo_data[24]
.sym 523 w_rx_24_fifo_data[29]
.sym 524 w_rx_24_fifo_data[21]
.sym 525 w_rx_24_fifo_data[27]
.sym 526 w_rx_24_fifo_data[23]
.sym 544 w_rx_24_fifo_data[5]
.sym 545 i_smi_a1_SB_LUT4_I2_O[1]
.sym 552 i_smi_a3$SB_IO_IN
.sym 574 w_rx_24_fifo_data[2]
.sym 598 w_rx_24_fifo_data[19]
.sym 599 i_smi_a3$SB_IO_IN
.sym 633 lvds_rx_24_inst.r_push_SB_LUT4_I3_O[2]
.sym 634 w_rx_24_fifo_data[30]
.sym 635 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_O_I1[0]
.sym 636 w_rx_24_fifo_data[28]
.sym 638 w_rx_24_fifo_data[22]
.sym 639 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_5_D[2]
.sym 640 lvds_rx_24_inst.r_push_SB_LUT4_I3_O[0]
.sym 672 w_rx_24_fifo_data[21]
.sym 747 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[1]
.sym 748 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[2]
.sym 749 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[3]
.sym 750 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[4]
.sym 751 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[5]
.sym 752 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[6]
.sym 753 w_rx_24_fifo_push
.sym 756 i_smi_a1_SB_LUT4_I1_O[1]
.sym 806 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 830 lvds_clock
.sym 852 lvds_clock
.sym 860 rx_24_fifo.wr_addr[4]
.sym 861 rx_24_fifo.wr_addr[1]
.sym 862 rx_24_fifo.wr_addr[7]
.sym 863 rx_24_fifo.wr_addr[6]
.sym 864 rx_24_fifo.wr_addr[2]
.sym 865 rx_24_fifo.wr_addr[3]
.sym 866 rx_24_fifo.wr_addr[5]
.sym 867 rx_24_fifo.wr_addr[0]
.sym 903 w_rx_24_fifo_push
.sym 911 smi_ctrl_ins.r_fifo_24_pull_SB_LUT4_I3_1_O
.sym 940 lvds_clock
.sym 941 $PACKER_VCC_NET
.sym 944 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 959 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 975 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[1]
.sym 976 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 977 rx_24_fifo.full_o_SB_LUT4_I3_O[1]
.sym 978 rx_24_fifo.full_o_SB_LUT4_I3_O[2]
.sym 979 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[5]
.sym 980 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[6]
.sym 981 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[7]
.sym 1009 rx_24_fifo.wr_addr[6]
.sym 1015 rx_24_fifo.wr_addr[5]
.sym 1017 rx_24_fifo.wr_addr[0]
.sym 1042 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 1049 rx_24_fifo.wr_addr[4]
.sym 1053 rx_24_fifo.wr_addr[7]
.sym 1054 i_smi_a3$SB_IO_IN
.sym 1088 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 1089 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 1092 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E
.sym 1093 lvds_rx_09_inst.r_state_if_SB_DFFNESR_Q_E
.sym 1094 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 1095 w_lvds_rx_09_d1_SB_LUT4_I0_O[0]
.sym 1151 lvds_rx_24_inst.r_push_SB_LUT4_I3_1_O
.sym 1173 w_lvds_rx_09_d0
.sym 1174 w_lvds_rx_09_d1
.sym 1183 $PACKER_VCC_NET
.sym 1184 lvds_clock_buf
.sym 1191 $PACKER_VCC_NET
.sym 1202 lvds_rx_24_inst.r_state_if[0]
.sym 1203 lvds_rx_24_inst.r_state_if_SB_DFFNESR_Q_E
.sym 1204 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3[3]
.sym 1205 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFNESR_Q_E
.sym 1206 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 1207 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[0]
.sym 1208 w_lvds_rx_24_d1_SB_LUT4_I0_O[1]
.sym 1209 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[3]
.sym 1231 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 1234 w_lvds_rx_09_d0
.sym 1236 w_lvds_rx_09_d1
.sym 1278 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 1287 lvds_clock
.sym 1297 $PACKER_VCC_NET
.sym 1302 $PACKER_VCC_NET
.sym 1317 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_1_I3[1]
.sym 1318 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_1_I3[2]
.sym 1319 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 1320 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3[0]
.sym 1321 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_1_I3[0]
.sym 1322 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3[2]
.sym 1323 lvds_rx_24_inst.r_state_if_SB_DFFNESR_Q_E_SB_LUT4_O_I0[2]
.sym 1324 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 1373 $PACKER_VCC_NET
.sym 1376 $PACKER_VCC_NET
.sym 1401 w_lvds_rx_24_d0
.sym 1402 w_lvds_rx_24_d1
.sym 1411 $PACKER_VCC_NET
.sym 1412 lvds_clock_buf
.sym 1427 $PACKER_VCC_NET
.sym 1434 lvds_rx_24_inst.r_phase_count[0]
.sym 1435 lvds_rx_24_inst.r_phase_count[1]
.sym 1466 $PACKER_VCC_NET
.sym 1470 w_lvds_rx_24_d0
.sym 1474 lvds_rx_24_inst.r_push_SB_LUT4_I3_1_O
.sym 1490 w_lvds_rx_24_d1
.sym 1502 $PACKER_VCC_NET
.sym 1510 i_smi_a3$SB_IO_IN
.sym 1620 rx_24_fifo.wr_addr_gray_rd[4]
.sym 1879 lvds_rx_09_inst.o_fifo_data[26]
.sym 1880 lvds_rx_09_inst.o_fifo_data[28]
.sym 1881 lvds_rx_09_inst.o_fifo_data[24]
.sym 1882 lvds_rx_09_inst.o_fifo_data[30]
.sym 1883 lvds_rx_09_inst.o_fifo_data[27]
.sym 1884 lvds_rx_09_inst.o_fifo_data[22]
.sym 1885 lvds_rx_09_inst.o_fifo_data[20]
.sym 1886 lvds_rx_09_inst.o_fifo_data[18]
.sym 1978 lvds_rx_09_inst.o_fifo_data[29]
.sym 1991 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 1997 lvds_rx_09_inst.o_fifo_data[27]
.sym 2008 lvds_rx_09_inst.o_fifo_data[27]
.sym 2011 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 2033 lvds_rx_09_inst.o_fifo_data[29]
.sym 2035 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 2048 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_I3_O_$glb_ce
.sym 2049 lvds_clock_buf
.sym 2050 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I2_O[2]_$glb_sr
.sym 2063 lvds_rx_09_inst.o_fifo_data[16]
.sym 2065 lvds_rx_09_inst.o_fifo_data[14]
.sym 2067 lvds_rx_09_inst.o_fifo_data[17]
.sym 2068 lvds_rx_09_inst.o_fifo_data[15]
.sym 2069 lvds_rx_09_inst.o_fifo_data[31]
.sym 2080 lvds_rx_09_inst.o_fifo_data[18]
.sym 2098 lvds_rx_09_inst.o_fifo_data[29]
.sym 2143 w_rx_24_fifo_data[7]
.sym 2234 lvds_rx_09_inst.o_fifo_data[8]
.sym 2235 lvds_rx_09_inst.o_fifo_data[9]
.sym 2236 lvds_rx_09_inst.o_fifo_data[7]
.sym 2237 lvds_rx_09_inst.o_fifo_data[11]
.sym 2238 lvds_rx_09_inst.o_fifo_data[13]
.sym 2239 lvds_rx_09_inst.o_fifo_data[6]
.sym 2240 lvds_rx_09_inst.o_fifo_data[10]
.sym 2241 lvds_rx_09_inst.o_fifo_data[12]
.sym 2253 i_smi_a1_SB_LUT4_I3_O[1]
.sym 2255 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I1[1]
.sym 2258 i_smi_a1_SB_LUT4_I2_O_SB_LUT4_I3_1_O[3]
.sym 2259 w_rx_09_fifo_data[0]
.sym 2263 w_rx_24_fifo_data[4]
.sym 2268 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 2276 w_rx_24_fifo_data[8]
.sym 2277 w_rx_24_fifo_data[11]
.sym 2301 w_rx_24_fifo_data[13]
.sym 2313 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 2326 w_rx_24_fifo_data[13]
.sym 2328 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 2366 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_I3_O_$glb_ce
.sym 2367 lvds_clock_buf
.sym 2368 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I2_O[2]_$glb_sr
.sym 2369 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 2372 $io_pmod[4]$iobuf_i
.sym 2373 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 2374 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 2375 i_smi_a1_SB_LUT4_I2_O_SB_LUT4_I3_1_O[3]
.sym 2381 rx_09_fifo.wr_addr[6]
.sym 2385 rx_09_fifo.wr_addr[4]
.sym 2394 i_smi_a1_SB_LUT4_I2_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 2395 w_rx_24_fifo_data[14]
.sym 2397 i_smi_a1_SB_LUT4_I2_O_SB_LUT4_I3_1_I2[1]
.sym 2398 w_rx_24_fifo_data[12]
.sym 2399 w_rx_24_fifo_data[1]
.sym 2400 w_rx_24_fifo_data[0]
.sym 2402 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 2403 w_rx_24_fifo_data[9]
.sym 2404 w_rx_24_fifo_data[10]
.sym 2428 w_rx_24_fifo_data[5]
.sym 2429 w_rx_24_fifo_data[11]
.sym 2430 w_rx_24_fifo_data[12]
.sym 2431 w_rx_24_fifo_data[15]
.sym 2437 w_rx_24_fifo_data[2]
.sym 2439 w_rx_24_fifo_data[9]
.sym 2440 w_rx_24_fifo_data[7]
.sym 2448 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 2451 w_rx_24_fifo_data[14]
.sym 2455 w_rx_24_fifo_data[2]
.sym 2456 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 2462 w_rx_24_fifo_data[7]
.sym 2463 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 2469 w_rx_24_fifo_data[5]
.sym 2470 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 2473 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 2474 w_rx_24_fifo_data[15]
.sym 2480 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 2481 w_rx_24_fifo_data[14]
.sym 2485 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 2487 w_rx_24_fifo_data[12]
.sym 2492 w_rx_24_fifo_data[11]
.sym 2494 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 2497 w_rx_24_fifo_data[9]
.sym 2499 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 2501 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_I3_O_$glb_ce
.sym 2502 lvds_clock_buf
.sym 2503 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I2_O[2]_$glb_sr
.sym 2504 i_smi_a1_SB_LUT4_I2_O_SB_LUT4_I3_1_I2[1]
.sym 2505 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_5_D_SB_LUT4_O_I1[3]
.sym 2506 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 2507 w_rx_24_fifo_data[6]
.sym 2508 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_6_D_SB_LUT4_O_I1[3]
.sym 2509 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_4_D_SB_LUT4_O_I1[3]
.sym 2510 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 2511 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_2_D_SB_LUT4_O_I1[3]
.sym 2517 i_smi_a1_SB_LUT4_I2_O_SB_LUT4_I3_1_O[3]
.sym 2518 rx_09_fifo.rd_addr[3]
.sym 2519 rx_09_fifo.rd_addr[1]
.sym 2520 i_smi_a1_SB_LUT4_I2_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 2530 w_rx_24_fifo_data[20]
.sym 2531 w_rx_24_fifo_data[23]
.sym 2533 w_rx_24_fifo_data[16]
.sym 2534 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 2535 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 2539 rx_24_fifo.rd_addr_gray_wr_r[6]
.sym 2541 w_rx_24_fifo_data[29]
.sym 2545 w_rx_24_fifo_data[27]
.sym 2546 w_rx_24_fifo_data[30]
.sym 2549 w_rx_24_fifo_data[26]
.sym 2560 w_rx_24_fifo_data[17]
.sym 2566 w_rx_24_fifo_data[8]
.sym 2568 w_rx_24_fifo_data[10]
.sym 2572 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 2573 w_rx_24_fifo_data[18]
.sym 2576 w_rx_24_fifo_data[6]
.sym 2577 w_rx_24_fifo_data[3]
.sym 2583 w_rx_24_fifo_data[1]
.sym 2584 w_rx_24_fifo_data[0]
.sym 2590 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 2592 w_rx_24_fifo_data[10]
.sym 2597 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 2598 w_rx_24_fifo_data[6]
.sym 2602 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 2605 w_rx_24_fifo_data[17]
.sym 2609 w_rx_24_fifo_data[8]
.sym 2611 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 2615 w_rx_24_fifo_data[1]
.sym 2616 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 2621 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 2623 w_rx_24_fifo_data[18]
.sym 2626 w_rx_24_fifo_data[3]
.sym 2628 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 2633 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 2635 w_rx_24_fifo_data[0]
.sym 2636 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_I3_O_$glb_ce
.sym 2637 lvds_clock_buf
.sym 2638 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I2_O[2]_$glb_sr
.sym 2639 w_rx_24_fifo_data[18]
.sym 2640 w_rx_24_fifo_data[31]
.sym 2641 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 2642 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 2643 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 2644 i_smi_a1_SB_LUT4_I2_O_SB_LUT4_I3_1_O[2]
.sym 2645 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_7_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 2646 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 2648 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_4_D_SB_LUT4_O_I1[3]
.sym 2652 i_smi_a1_SB_LUT4_I2_O[1]
.sym 2653 rx_24_fifo.wr_addr[3]
.sym 2654 rx_24_fifo.wr_addr[6]
.sym 2656 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_2_D_SB_LUT4_O_I1[3]
.sym 2658 i_smi_a1_SB_LUT4_I2_O_SB_LUT4_I3_1_I2[1]
.sym 2660 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_5_D_SB_LUT4_O_I1[3]
.sym 2661 w_rx_24_fifo_data[3]
.sym 2662 w_rx_24_fifo_data[7]
.sym 2666 i_smi_a1_SB_LUT4_I2_O_SB_LUT4_I3_1_O[2]
.sym 2674 w_rx_24_fifo_data[28]
.sym 2682 rx_24_fifo.wr_addr[6]
.sym 2686 rx_24_fifo.wr_addr[3]
.sym 2694 w_rx_24_fifo_data[19]
.sym 2698 w_rx_24_fifo_data[27]
.sym 2703 w_rx_24_fifo_data[24]
.sym 2705 w_rx_24_fifo_data[22]
.sym 2707 w_rx_24_fifo_data[23]
.sym 2710 w_rx_24_fifo_data[25]
.sym 2718 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 2721 w_rx_24_fifo_data[21]
.sym 2725 w_rx_24_fifo_data[24]
.sym 2728 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 2737 w_rx_24_fifo_data[23]
.sym 2738 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 2745 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 2746 w_rx_24_fifo_data[22]
.sym 2750 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 2751 w_rx_24_fifo_data[27]
.sym 2756 w_rx_24_fifo_data[19]
.sym 2757 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 2761 w_rx_24_fifo_data[25]
.sym 2764 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 2769 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 2770 w_rx_24_fifo_data[21]
.sym 2771 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_I3_O_$glb_ce
.sym 2772 lvds_clock_buf
.sym 2773 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I2_O[2]_$glb_sr
.sym 2774 w_rx_24_fifo_data[24]
.sym 2775 i_smi_a1_SB_LUT4_I1_O[0]
.sym 2776 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 2777 i_smi_a1_SB_LUT4_I1_O[1]
.sym 2778 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_7_D_SB_LUT4_O_I0[2]
.sym 2779 w_rx_24_fifo_data[25]
.sym 2780 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 2786 rx_24_fifo.rd_addr[3]
.sym 2787 w_rx_24_fifo_data[8]
.sym 2788 rx_24_fifo.rd_addr[7]
.sym 2794 w_rx_24_fifo_data[11]
.sym 2798 rx_24_fifo.wr_addr[4]
.sym 2799 w_rx_09_fifo_data[0]
.sym 2800 rx_24_fifo.wr_addr[1]
.sym 2802 rx_24_fifo.wr_addr[7]
.sym 2805 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E
.sym 2806 rx_24_fifo.wr_addr[2]
.sym 2808 w_rx_24_fifo_full
.sym 2817 lvds_rx_24_inst.r_push_SB_LUT4_I3_1_O
.sym 2827 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[7]
.sym 2829 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[2]
.sym 2830 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[3]
.sym 2832 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[5]
.sym 2833 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[6]
.sym 2834 w_rx_24_fifo_push
.sym 2835 w_rx_24_fifo_data[26]
.sym 2838 w_rx_24_fifo_data[20]
.sym 2841 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[6]
.sym 2842 lvds_rx_24_inst.r_push_SB_LUT4_I3_O[0]
.sym 2843 rx_24_fifo.rd_addr_gray_wr_r[7]
.sym 2845 rx_24_fifo.rd_addr_gray_wr_r[6]
.sym 2846 lvds_rx_24_inst.r_push_SB_LUT4_I3_O[1]
.sym 2847 rx_24_fifo.full_o_SB_LUT4_I3_O[0]
.sym 2851 lvds_rx_24_inst.r_push_SB_LUT4_I3_O[2]
.sym 2854 w_rx_24_fifo_data[28]
.sym 2858 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 2860 rx_24_fifo.rd_addr_gray_wr_r[7]
.sym 2861 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[5]
.sym 2862 rx_24_fifo.rd_addr_gray_wr_r[6]
.sym 2863 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[6]
.sym 2867 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 2869 w_rx_24_fifo_data[28]
.sym 2873 lvds_rx_24_inst.r_push_SB_LUT4_I3_O[1]
.sym 2874 lvds_rx_24_inst.r_push_SB_LUT4_I3_O[0]
.sym 2875 lvds_rx_24_inst.r_push_SB_LUT4_I3_O[2]
.sym 2879 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 2880 w_rx_24_fifo_data[26]
.sym 2891 w_rx_24_fifo_data[20]
.sym 2893 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 2896 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[6]
.sym 2898 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[7]
.sym 2902 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[3]
.sym 2903 rx_24_fifo.full_o_SB_LUT4_I3_O[0]
.sym 2904 w_rx_24_fifo_push
.sym 2905 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[2]
.sym 2906 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_I3_O_$glb_ce
.sym 2907 lvds_clock_buf
.sym 2908 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I2_O[2]_$glb_sr
.sym 2909 rx_24_fifo.rd_addr_gray_wr_r[7]
.sym 2910 rx_24_fifo.rd_addr_gray_wr[7]
.sym 2911 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_3_D[0]
.sym 2912 lvds_rx_24_inst.r_push_SB_LUT4_I3_O[1]
.sym 2913 rx_24_fifo.full_o_SB_LUT4_I3_O[0]
.sym 2914 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_O_I1[2]
.sym 2915 rx_24_fifo.rd_addr_gray_wr[3]
.sym 2916 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_O_I1[1]
.sym 2917 i_smi_a2$SB_IO_IN
.sym 2920 i_smi_a2$SB_IO_IN
.sym 2923 w_rx_24_fifo_data[22]
.sym 2924 i_smi_a1_SB_LUT4_I1_O[1]
.sym 2927 w_rx_24_fifo_push
.sym 2928 i_smi_soe_se$rename$0
.sym 2929 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[6]
.sym 2930 i_smi_a1_SB_LUT4_I1_O[0]
.sym 2931 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[7]
.sym 2933 i_smi_a1_SB_LUT4_I2_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 2935 rx_24_fifo.rd_addr[4]
.sym 2936 rx_24_fifo.wr_addr[0]
.sym 2938 w_rx_24_fifo_data[1]
.sym 2939 w_rx_24_fifo_push
.sym 2942 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_5_D[2]
.sym 2945 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[6]
.sym 2947 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[7]
.sym 2955 w_rx_24_fifo_push
.sym 2962 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 2967 lvds_rx_24_inst.r_state_if[0]
.sym 2970 rx_24_fifo.wr_addr[4]
.sym 2971 rx_24_fifo.wr_addr[1]
.sym 2972 rx_24_fifo.wr_addr[7]
.sym 2973 rx_24_fifo.wr_addr[6]
.sym 2974 rx_24_fifo.wr_addr[2]
.sym 2975 rx_24_fifo.wr_addr[3]
.sym 2976 rx_24_fifo.wr_addr[5]
.sym 2989 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E
.sym 2992 w_rx_24_fifo_full
.sym 2994 $nextpnr_ICESTORM_LC_9$O
.sym 2997 rx_24_fifo.wr_addr[1]
.sym 3000 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[2]
.sym 3003 rx_24_fifo.wr_addr[2]
.sym 3004 rx_24_fifo.wr_addr[1]
.sym 3006 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[3]
.sym 3009 rx_24_fifo.wr_addr[3]
.sym 3010 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[2]
.sym 3012 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[4]
.sym 3015 rx_24_fifo.wr_addr[4]
.sym 3016 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[3]
.sym 3018 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[5]
.sym 3020 rx_24_fifo.wr_addr[5]
.sym 3022 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[4]
.sym 3024 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[6]
.sym 3026 rx_24_fifo.wr_addr[6]
.sym 3028 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[5]
.sym 3032 rx_24_fifo.wr_addr[7]
.sym 3034 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[6]
.sym 3037 w_rx_24_fifo_full
.sym 3038 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 3039 lvds_rx_24_inst.r_state_if[0]
.sym 3041 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E
.sym 3042 lvds_clock_buf
.sym 3043 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I2_O[2]_$glb_sr
.sym 3044 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 3045 rx_24_fifo.full_o_SB_LUT4_I3_O[3]
.sym 3046 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I3[3]
.sym 3047 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 3048 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 3050 rx_24_fifo.rd_addr_gray[3]
.sym 3051 rx_24_fifo.rd_addr[4]
.sym 3056 rx_24_fifo.rd_addr[6]
.sym 3057 w_rx_24_fifo_data[30]
.sym 3058 w_rx_24_fifo_data[27]
.sym 3059 smi_ctrl_ins.r_fifo_24_pull_SB_DFFESR_Q_E
.sym 3060 w_rx_24_fifo_data[26]
.sym 3063 lvds_rx_24_inst.r_state_if[0]
.sym 3064 w_rx_24_fifo_data[29]
.sym 3065 smi_ctrl_ins.r_fifo_24_pull_SB_DFFESR_Q_E
.sym 3066 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 3068 rx_24_fifo.wr_addr[2]
.sym 3070 rx_24_fifo.wr_addr[3]
.sym 3071 rx_24_fifo.rd_addr_gray_wr_r[0]
.sym 3072 rx_24_fifo.wr_addr[5]
.sym 3073 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 3075 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 3077 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 3078 rx_24_fifo.wr_addr[1]
.sym 3079 rx_24_fifo.rd_addr_gray_wr_r[6]
.sym 3081 lvds_rx_24_inst.r_state_if[0]
.sym 3089 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 3099 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 3100 rx_24_fifo.full_o_SB_LUT4_I3_O[1]
.sym 3102 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[5]
.sym 3106 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[1]
.sym 3108 lvds_rx_24_inst.r_push_SB_LUT4_I3_1_O
.sym 3109 rx_24_fifo.full_o_SB_LUT4_I3_O[2]
.sym 3111 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[6]
.sym 3112 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[7]
.sym 3128 rx_24_fifo.wr_addr[0]
.sym 3133 rx_24_fifo.full_o_SB_LUT4_I3_O[2]
.sym 3139 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[1]
.sym 3142 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[7]
.sym 3150 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[6]
.sym 3156 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 3162 rx_24_fifo.full_o_SB_LUT4_I3_O[1]
.sym 3169 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[5]
.sym 3175 rx_24_fifo.wr_addr[0]
.sym 3176 lvds_rx_24_inst.r_push_SB_LUT4_I3_1_O
.sym 3177 lvds_clock_buf
.sym 3178 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I2_O[2]_$glb_sr
.sym 3179 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 3180 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_3_D[3]
.sym 3181 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[3]
.sym 3182 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_5_D[0]
.sym 3185 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[1]
.sym 3186 w_rx_24_fifo_full
.sym 3196 rx_24_fifo.rd_addr[4]
.sym 3197 rx_24_fifo.rd_addr_gray_wr_r[1]
.sym 3200 i_smi_a2$SB_IO_IN
.sym 3202 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[1]
.sym 3204 rx_24_fifo.wr_addr[7]
.sym 3205 rx_24_fifo.rd_addr_gray_wr_r[5]
.sym 3207 rx_24_fifo.rd_addr_gray_wr[6]
.sym 3208 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 3209 smi_ctrl_ins.r_fifo_24_pull_SB_LUT4_I3_1_O
.sym 3210 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 3213 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 3220 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 3221 i_smi_a2$SB_IO_IN
.sym 3232 rx_24_fifo.wr_addr[4]
.sym 3233 rx_24_fifo.wr_addr[1]
.sym 3235 rx_24_fifo.wr_addr[6]
.sym 3242 rx_24_fifo.wr_addr[7]
.sym 3244 rx_24_fifo.wr_addr[2]
.sym 3245 rx_24_fifo.wr_addr[3]
.sym 3246 rx_24_fifo.wr_addr[5]
.sym 3247 rx_24_fifo.wr_addr[0]
.sym 3264 $nextpnr_ICESTORM_LC_13$O
.sym 3267 rx_24_fifo.wr_addr[0]
.sym 3270 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_I3[2]
.sym 3273 rx_24_fifo.wr_addr[1]
.sym 3274 rx_24_fifo.wr_addr[0]
.sym 3276 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_I3[3]
.sym 3278 rx_24_fifo.wr_addr[2]
.sym 3280 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_I3[2]
.sym 3282 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_I3[4]
.sym 3284 rx_24_fifo.wr_addr[3]
.sym 3286 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_I3[3]
.sym 3288 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_I3[5]
.sym 3291 rx_24_fifo.wr_addr[4]
.sym 3292 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_I3[4]
.sym 3294 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_I3[6]
.sym 3297 rx_24_fifo.wr_addr[5]
.sym 3298 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_I3[5]
.sym 3300 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_I3[7]
.sym 3302 rx_24_fifo.wr_addr[6]
.sym 3304 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_I3[6]
.sym 3309 rx_24_fifo.wr_addr[7]
.sym 3310 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_I3[7]
.sym 3314 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_3_D[2]
.sym 3315 rx_24_fifo.rd_addr_gray_wr_r[0]
.sym 3316 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 3317 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 3318 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 3319 rx_24_fifo.rd_addr_gray_wr_r[6]
.sym 3321 rx_24_fifo.rd_addr_gray_wr_r[5]
.sym 3330 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[1]
.sym 3332 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 3334 rx_24_fifo.full_o_SB_LUT4_I3_O[1]
.sym 3336 rx_24_fifo.full_o_SB_LUT4_I3_O[2]
.sym 3337 lvds_rx_24_inst.r_push_SB_LUT4_I3_1_O
.sym 3338 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E
.sym 3340 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_5_D[0]
.sym 3346 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[1]
.sym 3348 w_rx_24_fifo_full
.sym 3349 w_lvds_rx_24_d1
.sym 3367 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 3368 w_lvds_rx_09_d1
.sym 3369 lvds_rx_09_inst.r_state_if_SB_DFFNESR_Q_E
.sym 3370 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 3375 lvds_rx_24_inst.r_state_if[0]
.sym 3376 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 3378 w_lvds_rx_09_d1_SB_LUT4_I0_O[1]
.sym 3379 w_lvds_rx_09_d0
.sym 3380 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[0]
.sym 3382 w_lvds_rx_09_d1_SB_LUT4_I0_O[0]
.sym 3386 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 3393 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I0_O[1]
.sym 3401 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 3408 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I0_O[1]
.sym 3425 lvds_rx_24_inst.r_state_if[0]
.sym 3426 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[0]
.sym 3427 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 3431 w_lvds_rx_09_d1_SB_LUT4_I0_O[0]
.sym 3432 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 3433 w_lvds_rx_09_d1_SB_LUT4_I0_O[1]
.sym 3438 w_lvds_rx_09_d1_SB_LUT4_I0_O[0]
.sym 3439 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 3442 w_lvds_rx_09_d0
.sym 3443 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 3444 w_lvds_rx_09_d1
.sym 3445 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 3446 lvds_rx_09_inst.r_state_if_SB_DFFNESR_Q_E
.sym 3447 lvds_clock_buf
.sym 3448 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I2_O[2]_$glb_sr
.sym 3449 w_rx_24_fifo_data[0]
.sym 3451 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I0_O[1]
.sym 3453 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 3455 w_rx_24_fifo_data[1]
.sym 3461 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 3463 lvds_rx_09_inst.r_state_if_SB_DFFNESR_Q_E
.sym 3464 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 3465 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 3466 w_lvds_rx_09_d1_SB_LUT4_I0_O[1]
.sym 3473 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 3478 w_rx_24_fifo_data[1]
.sym 3502 lvds_rx_24_inst.r_state_if[0]
.sym 3504 lvds_rx_24_inst.r_state_if_SB_DFFNESR_Q_E
.sym 3505 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 3509 lvds_rx_24_inst.r_state_if_SB_DFFNESR_Q_E_SB_LUT4_O_I0[2]
.sym 3510 lvds_rx_24_inst.r_state_if[0]
.sym 3512 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 3513 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 3514 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 3515 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[0]
.sym 3518 w_lvds_rx_24_d0
.sym 3520 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3[3]
.sym 3522 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 3524 w_lvds_rx_24_d1_SB_LUT4_I0_O[1]
.sym 3531 w_lvds_rx_24_d1
.sym 3536 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 3541 lvds_rx_24_inst.r_state_if_SB_DFFNESR_Q_E_SB_LUT4_O_I0[2]
.sym 3542 w_lvds_rx_24_d1_SB_LUT4_I0_O[1]
.sym 3543 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 3544 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[0]
.sym 3548 lvds_rx_24_inst.r_state_if[0]
.sym 3549 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 3553 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 3554 lvds_rx_24_inst.r_state_if[0]
.sym 3555 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 3561 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3[3]
.sym 3565 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 3568 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 3571 w_lvds_rx_24_d1
.sym 3572 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 3573 w_lvds_rx_24_d0
.sym 3574 lvds_rx_24_inst.r_state_if[0]
.sym 3577 lvds_rx_24_inst.r_state_if[0]
.sym 3578 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 3579 lvds_rx_24_inst.r_state_if_SB_DFFNESR_Q_E_SB_LUT4_O_I0[2]
.sym 3581 lvds_rx_24_inst.r_state_if_SB_DFFNESR_Q_E
.sym 3582 lvds_clock_buf
.sym 3583 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I2_O[2]_$glb_sr
.sym 3585 rx_24_fifo.wr_addr_gray[4]
.sym 3587 rx_24_fifo.wr_addr_gray[2]
.sym 3589 rx_24_fifo.wr_addr_gray[0]
.sym 3591 rx_24_fifo.wr_addr_gray[5]
.sym 3600 lvds_rx_24_inst.r_state_if_SB_DFFNESR_Q_E
.sym 3607 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_DFFNESR_Q_E
.sym 3639 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3[3]
.sym 3641 lvds_rx_24_inst.r_phase_count[0]
.sym 3642 lvds_rx_24_inst.r_phase_count[1]
.sym 3643 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3[2]
.sym 3647 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3[3]
.sym 3648 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFNESR_Q_E
.sym 3650 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[0]
.sym 3652 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[3]
.sym 3654 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_1_I3[1]
.sym 3657 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 3658 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_1_I3[0]
.sym 3662 $PACKER_VCC_NET
.sym 3663 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_1_I3[2]
.sym 3665 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3[0]
.sym 3669 $nextpnr_ICESTORM_LC_8$O
.sym 3672 lvds_rx_24_inst.r_phase_count[0]
.sym 3675 lvds_rx_24_inst.r_phase_count_SB_CARRY_CI_CO[2]
.sym 3677 $PACKER_VCC_NET
.sym 3678 lvds_rx_24_inst.r_phase_count[1]
.sym 3679 lvds_rx_24_inst.r_phase_count[0]
.sym 3682 $PACKER_VCC_NET
.sym 3683 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3[0]
.sym 3685 lvds_rx_24_inst.r_phase_count_SB_CARRY_CI_CO[2]
.sym 3688 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3[0]
.sym 3690 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_1_I3[0]
.sym 3691 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3[2]
.sym 3694 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[3]
.sym 3695 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3[3]
.sym 3696 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[0]
.sym 3697 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_1_I3[2]
.sym 3700 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_1_I3[0]
.sym 3703 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 3706 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[3]
.sym 3707 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3[3]
.sym 3708 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[0]
.sym 3709 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_1_I3[1]
.sym 3712 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_1_I3[0]
.sym 3713 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3[3]
.sym 3714 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3[0]
.sym 3715 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3[2]
.sym 3716 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFNESR_Q_E
.sym 3717 lvds_clock_buf
.sym 3718 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I2_O[2]_$glb_sr
.sym 3720 rx_24_fifo.wr_addr_gray_rd[5]
.sym 3723 rx_24_fifo.wr_addr_gray_rd[0]
.sym 3726 rx_24_fifo.wr_addr_gray_rd[4]
.sym 3731 $PACKER_VCC_NET
.sym 3760 i_smi_a2$SB_IO_IN
.sym 3777 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_1_I3[0]
.sym 3778 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3[2]
.sym 3830 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_1_I3[0]
.sym 3836 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3[2]
.sym 4138 i_smi_a2$SB_IO_IN
.sym 4159 o_shdn_tx_lna$SB_IO_OUT
.sym 4207 i_smi_a3$SB_IO_IN
.sym 4237 w_rx_09_fifo_pulled_data[16]
.sym 4238 w_rx_09_fifo_pulled_data[17]
.sym 4239 w_rx_09_fifo_pulled_data[18]
.sym 4240 w_rx_09_fifo_pulled_data[19]
.sym 4241 w_rx_09_fifo_pulled_data[20]
.sym 4242 w_rx_09_fifo_pulled_data[21]
.sym 4243 w_rx_09_fifo_pulled_data[22]
.sym 4244 w_rx_09_fifo_pulled_data[23]
.sym 4248 io_pmod[7]$SB_IO_IN
.sym 4249 io_pmod[6]$SB_IO_IN
.sym 4257 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 4261 w_rx_24_fifo_data[0]
.sym 4279 lvds_rx_09_inst.o_fifo_data[16]
.sym 4280 lvds_rx_09_inst.o_fifo_data[28]
.sym 4281 lvds_rx_09_inst.o_fifo_data[24]
.sym 4286 lvds_rx_09_inst.o_fifo_data[18]
.sym 4287 lvds_rx_09_inst.o_fifo_data[25]
.sym 4297 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 4300 lvds_rx_09_inst.o_fifo_data[22]
.sym 4301 lvds_rx_09_inst.o_fifo_data[20]
.sym 4303 lvds_rx_09_inst.o_fifo_data[26]
.sym 4312 lvds_rx_09_inst.o_fifo_data[24]
.sym 4314 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 4319 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 4320 lvds_rx_09_inst.o_fifo_data[26]
.sym 4325 lvds_rx_09_inst.o_fifo_data[22]
.sym 4326 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 4332 lvds_rx_09_inst.o_fifo_data[28]
.sym 4333 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 4336 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 4337 lvds_rx_09_inst.o_fifo_data[25]
.sym 4343 lvds_rx_09_inst.o_fifo_data[20]
.sym 4345 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 4350 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 4351 lvds_rx_09_inst.o_fifo_data[18]
.sym 4355 lvds_rx_09_inst.o_fifo_data[16]
.sym 4357 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 4358 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_I3_O_$glb_ce
.sym 4359 lvds_clock_buf
.sym 4360 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I2_O[2]_$glb_sr
.sym 4365 w_rx_09_fifo_pulled_data[24]
.sym 4366 w_rx_09_fifo_pulled_data[25]
.sym 4367 w_rx_09_fifo_pulled_data[26]
.sym 4368 w_rx_09_fifo_pulled_data[27]
.sym 4369 w_rx_09_fifo_pulled_data[28]
.sym 4370 w_rx_09_fifo_pulled_data[29]
.sym 4371 i_smi_a1_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 4372 w_rx_09_fifo_pulled_data[31]
.sym 4378 rx_09_fifo.wr_addr[0]
.sym 4379 $PACKER_VCC_NET
.sym 4383 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 4385 $PACKER_VCC_NET
.sym 4387 lvds_rx_09_inst.o_fifo_data[25]
.sym 4398 rx_09_fifo.wr_addr[5]
.sym 4399 rx_09_fifo.wr_addr[3]
.sym 4407 i_smi_a3$SB_IO_IN
.sym 4409 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 4420 i_smi_a1_SB_LUT4_I2_O[2]
.sym 4421 lvds_rx_09_inst.o_fifo_data[15]
.sym 4424 rx_09_fifo.wr_addr[7]
.sym 4429 w_rx_09_fifo_push
.sym 4446 lvds_rx_09_inst.o_fifo_data[13]
.sym 4447 lvds_rx_09_inst.o_fifo_data[15]
.sym 4452 lvds_rx_09_inst.o_fifo_data[14]
.sym 4457 lvds_rx_09_inst.o_fifo_data[12]
.sym 4464 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 4471 lvds_rx_09_inst.o_fifo_data[31]
.sym 4476 lvds_rx_09_inst.o_fifo_data[14]
.sym 4477 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 4487 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 4489 lvds_rx_09_inst.o_fifo_data[12]
.sym 4500 lvds_rx_09_inst.o_fifo_data[15]
.sym 4501 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 4506 lvds_rx_09_inst.o_fifo_data[13]
.sym 4508 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 4511 lvds_rx_09_inst.o_fifo_data[31]
.sym 4521 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_I3_O_$glb_ce
.sym 4522 lvds_clock_buf
.sym 4523 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I2_O[2]_$glb_sr
.sym 4524 w_rx_09_fifo_pulled_data[0]
.sym 4525 w_rx_09_fifo_pulled_data[1]
.sym 4526 w_rx_09_fifo_pulled_data[2]
.sym 4527 w_rx_09_fifo_pulled_data[3]
.sym 4528 w_rx_09_fifo_pulled_data[4]
.sym 4529 w_rx_09_fifo_pulled_data[5]
.sym 4530 w_rx_09_fifo_pulled_data[6]
.sym 4531 w_rx_09_fifo_pulled_data[7]
.sym 4532 lvds_rx_09_inst.r_push_SB_LUT4_I3_1_O
.sym 4534 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 4537 rx_09_fifo.rd_addr[5]
.sym 4540 io_smi_data[7]$SB_IO_OUT
.sym 4544 lvds_rx_09_inst.o_fifo_data[29]
.sym 4546 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3[1]
.sym 4549 lvds_rx_09_inst.o_fifo_data[14]
.sym 4552 $PACKER_VCC_NET
.sym 4553 i_smi_a3$SB_IO_IN
.sym 4554 rx_09_fifo.rd_addr[2]
.sym 4556 i_smi_a1_SB_LUT4_I2_O[1]
.sym 4559 $PACKER_VCC_NET
.sym 4566 lvds_rx_09_inst.o_fifo_data[9]
.sym 4573 lvds_rx_09_inst.o_fifo_data[8]
.sym 4576 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 4583 lvds_rx_09_inst.o_fifo_data[7]
.sym 4584 lvds_rx_09_inst.o_fifo_data[11]
.sym 4586 lvds_rx_09_inst.o_fifo_data[6]
.sym 4587 lvds_rx_09_inst.o_fifo_data[10]
.sym 4589 io_pmod[6]$SB_IO_IN
.sym 4596 io_pmod[7]$SB_IO_IN
.sym 4599 lvds_rx_09_inst.o_fifo_data[6]
.sym 4600 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 4605 lvds_rx_09_inst.o_fifo_data[7]
.sym 4607 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 4610 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 4612 io_pmod[7]$SB_IO_IN
.sym 4618 lvds_rx_09_inst.o_fifo_data[9]
.sym 4619 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 4623 lvds_rx_09_inst.o_fifo_data[11]
.sym 4624 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 4628 io_pmod[6]$SB_IO_IN
.sym 4629 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 4636 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 4637 lvds_rx_09_inst.o_fifo_data[8]
.sym 4641 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 4643 lvds_rx_09_inst.o_fifo_data[10]
.sym 4644 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_I3_O_$glb_ce
.sym 4645 lvds_clock_buf
.sym 4646 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I2_O[2]_$glb_sr
.sym 4647 w_rx_09_fifo_pulled_data[8]
.sym 4648 w_rx_09_fifo_pulled_data[9]
.sym 4649 w_rx_09_fifo_pulled_data[10]
.sym 4650 w_rx_09_fifo_pulled_data[11]
.sym 4651 w_rx_09_fifo_pulled_data[12]
.sym 4652 w_rx_09_fifo_pulled_data[13]
.sym 4653 i_smi_a1_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 4654 w_rx_09_fifo_pulled_data[15]
.sym 4656 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 4663 rx_09_fifo.wr_addr[0]
.sym 4665 io_pmod[5]$SB_IO_IN
.sym 4676 w_rx_24_fifo_pulled_data[10]
.sym 4678 io_pmod[7]$SB_IO_IN
.sym 4679 smi_ctrl_ins.int_cnt_24[4]
.sym 4680 w_rx_24_fifo_pulled_data[12]
.sym 4681 w_rx_24_fifo_data[1]
.sym 4682 w_rx_24_fifo_pulled_data[13]
.sym 4688 i_smi_a1_SB_LUT4_I2_O_SB_LUT4_I3_1_I2[1]
.sym 4689 w_rx_24_fifo_pulled_data[13]
.sym 4691 w_rx_24_fifo_pulled_data[12]
.sym 4693 w_rx_09_fifo_data[0]
.sym 4696 i_smi_a1_SB_LUT4_I2_O[2]
.sym 4700 w_rx_24_fifo_pulled_data[10]
.sym 4703 i_smi_a1_SB_LUT4_I2_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 4704 i_smi_a1_SB_LUT4_I2_O[0]
.sym 4707 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 4708 w_rx_24_fifo_pulled_data[4]
.sym 4709 w_rx_24_fifo_pulled_data[5]
.sym 4712 i_smi_a1_SB_LUT4_I2_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 4714 w_rx_24_fifo_pulled_data[2]
.sym 4716 i_smi_a1_SB_LUT4_I2_O[1]
.sym 4721 i_smi_a1_SB_LUT4_I2_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 4722 w_rx_24_fifo_pulled_data[13]
.sym 4723 i_smi_a1_SB_LUT4_I2_O_SB_LUT4_I3_1_I2[1]
.sym 4724 w_rx_24_fifo_pulled_data[5]
.sym 4739 w_rx_09_fifo_data[0]
.sym 4741 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 4745 i_smi_a1_SB_LUT4_I2_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 4746 w_rx_24_fifo_pulled_data[2]
.sym 4747 i_smi_a1_SB_LUT4_I2_O_SB_LUT4_I3_1_I2[1]
.sym 4748 w_rx_24_fifo_pulled_data[10]
.sym 4751 w_rx_24_fifo_pulled_data[12]
.sym 4752 i_smi_a1_SB_LUT4_I2_O_SB_LUT4_I3_1_I2[1]
.sym 4753 i_smi_a1_SB_LUT4_I2_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 4754 w_rx_24_fifo_pulled_data[4]
.sym 4758 i_smi_a1_SB_LUT4_I2_O[2]
.sym 4759 i_smi_a1_SB_LUT4_I2_O[0]
.sym 4760 i_smi_a1_SB_LUT4_I2_O[1]
.sym 4767 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_I3_O_$glb_ce
.sym 4768 lvds_clock_buf
.sym 4769 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I2_O[2]_$glb_sr
.sym 4770 i_smi_a1_SB_LUT4_I2_O[0]
.sym 4771 w_rx_24_fifo_pulled_data[1]
.sym 4772 w_rx_24_fifo_pulled_data[2]
.sym 4773 w_rx_24_fifo_pulled_data[3]
.sym 4774 w_rx_24_fifo_pulled_data[4]
.sym 4775 w_rx_24_fifo_pulled_data[5]
.sym 4776 w_rx_24_fifo_pulled_data[6]
.sym 4777 w_rx_24_fifo_pulled_data[7]
.sym 4783 $PACKER_VCC_NET
.sym 4786 i_smi_a1_SB_LUT4_I2_O_SB_LUT4_I3_1_O[2]
.sym 4787 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I1[1]
.sym 4788 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3[1]
.sym 4790 $io_pmod[4]$iobuf_i
.sym 4791 $PACKER_VCC_NET
.sym 4796 w_rx_24_fifo_data[15]
.sym 4798 rx_24_fifo.rd_addr_gray_wr_r[4]
.sym 4800 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 4801 w_rx_24_fifo_pulled_data[27]
.sym 4802 i_smi_a1_SB_LUT4_I2_O_SB_LUT4_I3_1_I2[1]
.sym 4805 i_smi_a3$SB_IO_IN
.sym 4811 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 4813 $PACKER_VCC_NET
.sym 4814 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 4815 i_smi_a1_SB_LUT4_I2_O[1]
.sym 4816 i_smi_a1_SB_LUT4_I2_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 4817 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 4819 i_smi_a1_SB_LUT4_I2_O[1]
.sym 4821 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 4823 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 4824 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 4825 i_smi_a1_SB_LUT4_I2_O_SB_LUT4_I3_1_O[3]
.sym 4826 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 4827 i_smi_a1_SB_LUT4_I2_O_SB_LUT4_I3_1_I2[1]
.sym 4828 w_rx_24_fifo_pulled_data[1]
.sym 4829 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 4830 w_rx_24_fifo_pulled_data[11]
.sym 4835 w_rx_24_fifo_data[4]
.sym 4836 w_rx_24_fifo_pulled_data[9]
.sym 4838 w_rx_24_fifo_pulled_data[3]
.sym 4839 smi_ctrl_ins.int_cnt_24[4]
.sym 4842 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 4845 i_smi_a1_SB_LUT4_I2_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 4846 $PACKER_VCC_NET
.sym 4847 smi_ctrl_ins.int_cnt_24[4]
.sym 4850 i_smi_a1_SB_LUT4_I2_O_SB_LUT4_I3_1_O[3]
.sym 4851 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 4852 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 4853 i_smi_a1_SB_LUT4_I2_O[1]
.sym 4856 w_rx_24_fifo_pulled_data[3]
.sym 4857 i_smi_a1_SB_LUT4_I2_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 4858 i_smi_a1_SB_LUT4_I2_O_SB_LUT4_I3_1_I2[1]
.sym 4859 w_rx_24_fifo_pulled_data[11]
.sym 4862 w_rx_24_fifo_data[4]
.sym 4865 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 4868 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 4869 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 4870 i_smi_a1_SB_LUT4_I2_O[1]
.sym 4871 i_smi_a1_SB_LUT4_I2_O_SB_LUT4_I3_1_O[3]
.sym 4874 i_smi_a1_SB_LUT4_I2_O[1]
.sym 4875 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 4876 i_smi_a1_SB_LUT4_I2_O_SB_LUT4_I3_1_O[3]
.sym 4877 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 4880 w_rx_24_fifo_pulled_data[9]
.sym 4881 i_smi_a1_SB_LUT4_I2_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 4882 i_smi_a1_SB_LUT4_I2_O_SB_LUT4_I3_1_I2[1]
.sym 4883 w_rx_24_fifo_pulled_data[1]
.sym 4886 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 4887 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 4888 i_smi_a1_SB_LUT4_I2_O_SB_LUT4_I3_1_O[3]
.sym 4889 i_smi_a1_SB_LUT4_I2_O[1]
.sym 4890 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_I3_O_$glb_ce
.sym 4891 lvds_clock_buf
.sym 4892 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I2_O[2]_$glb_sr
.sym 4893 w_rx_24_fifo_pulled_data[8]
.sym 4894 w_rx_24_fifo_pulled_data[9]
.sym 4895 w_rx_24_fifo_pulled_data[10]
.sym 4896 w_rx_24_fifo_pulled_data[11]
.sym 4897 w_rx_24_fifo_pulled_data[12]
.sym 4898 w_rx_24_fifo_pulled_data[13]
.sym 4899 w_rx_24_fifo_pulled_data[14]
.sym 4900 w_rx_24_fifo_pulled_data[15]
.sym 4906 i_smi_a1_SB_LUT4_I2_O_SB_LUT4_I3_1_O[3]
.sym 4907 $PACKER_VCC_NET
.sym 4910 rx_24_fifo.wr_addr[1]
.sym 4911 w_rx_24_fifo_data[4]
.sym 4912 rx_24_fifo.wr_addr[7]
.sym 4913 rx_24_fifo.wr_addr[4]
.sym 4915 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_6_D_SB_LUT4_O_I1[3]
.sym 4916 rx_24_fifo.wr_addr[2]
.sym 4917 w_rx_24_fifo_data[0]
.sym 4918 w_rx_24_fifo_push
.sym 4920 w_rx_24_fifo_pulled_data[25]
.sym 4922 w_rx_24_fifo_pulled_data[26]
.sym 4923 rx_24_fifo.rd_addr[5]
.sym 4924 i_smi_a1_SB_LUT4_I1_O[0]
.sym 4925 w_rx_24_fifo_data[13]
.sym 4926 w_rx_09_fifo_push
.sym 4927 w_rx_24_fifo_data[31]
.sym 4928 w_rx_24_fifo_pulled_data[29]
.sym 4934 i_smi_a1_SB_LUT4_I2_O_SB_LUT4_I3_1_I2[1]
.sym 4935 w_rx_24_fifo_data[16]
.sym 4936 w_rx_24_fifo_pulled_data[25]
.sym 4938 w_rx_24_fifo_data[29]
.sym 4941 i_smi_a1_SB_LUT4_I2_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 4942 i_smi_a1_SB_LUT4_I2_O[0]
.sym 4944 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 4946 w_rx_24_fifo_pulled_data[26]
.sym 4949 i_smi_a1_SB_LUT4_I2_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 4950 w_rx_24_fifo_pulled_data[16]
.sym 4951 w_rx_24_fifo_pulled_data[17]
.sym 4952 w_rx_24_fifo_pulled_data[29]
.sym 4953 w_rx_24_fifo_pulled_data[19]
.sym 4954 w_rx_24_fifo_pulled_data[30]
.sym 4955 w_rx_24_fifo_pulled_data[21]
.sym 4960 w_rx_24_fifo_pulled_data[18]
.sym 4961 w_rx_24_fifo_pulled_data[27]
.sym 4964 w_rx_24_fifo_pulled_data[22]
.sym 4968 w_rx_24_fifo_data[16]
.sym 4970 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 4973 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 4974 w_rx_24_fifo_data[29]
.sym 4979 i_smi_a1_SB_LUT4_I2_O_SB_LUT4_I3_1_I2[1]
.sym 4980 i_smi_a1_SB_LUT4_I2_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 4981 w_rx_24_fifo_pulled_data[25]
.sym 4982 w_rx_24_fifo_pulled_data[17]
.sym 4985 w_rx_24_fifo_pulled_data[21]
.sym 4986 i_smi_a1_SB_LUT4_I2_O_SB_LUT4_I3_1_I2[1]
.sym 4987 i_smi_a1_SB_LUT4_I2_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 4988 w_rx_24_fifo_pulled_data[29]
.sym 4991 i_smi_a1_SB_LUT4_I2_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 4992 w_rx_24_fifo_pulled_data[18]
.sym 4993 i_smi_a1_SB_LUT4_I2_O_SB_LUT4_I3_1_I2[1]
.sym 4994 w_rx_24_fifo_pulled_data[26]
.sym 4997 i_smi_a1_SB_LUT4_I2_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 4998 i_smi_a1_SB_LUT4_I2_O_SB_LUT4_I3_1_I2[1]
.sym 4999 w_rx_24_fifo_pulled_data[22]
.sym 5000 w_rx_24_fifo_pulled_data[30]
.sym 5003 w_rx_24_fifo_pulled_data[16]
.sym 5004 i_smi_a1_SB_LUT4_I2_O[0]
.sym 5005 i_smi_a1_SB_LUT4_I2_O_SB_LUT4_I3_1_I2[1]
.sym 5006 i_smi_a1_SB_LUT4_I2_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 5009 w_rx_24_fifo_pulled_data[19]
.sym 5010 i_smi_a1_SB_LUT4_I2_O_SB_LUT4_I3_1_I2[1]
.sym 5011 i_smi_a1_SB_LUT4_I2_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 5012 w_rx_24_fifo_pulled_data[27]
.sym 5013 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_I3_O_$glb_ce
.sym 5014 lvds_clock_buf
.sym 5015 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I2_O[2]_$glb_sr
.sym 5016 w_rx_24_fifo_pulled_data[16]
.sym 5017 w_rx_24_fifo_pulled_data[17]
.sym 5018 w_rx_24_fifo_pulled_data[18]
.sym 5019 w_rx_24_fifo_pulled_data[19]
.sym 5020 w_rx_24_fifo_pulled_data[20]
.sym 5021 w_rx_24_fifo_pulled_data[21]
.sym 5022 w_rx_24_fifo_pulled_data[22]
.sym 5023 w_rx_24_fifo_pulled_data[23]
.sym 5024 io_pmod[7]$SB_IO_IN
.sym 5029 rx_24_fifo.rd_addr[6]
.sym 5030 w_rx_24_fifo_data[12]
.sym 5031 i_smi_a1_SB_LUT4_I2_O_SB_LUT4_I3_1_I2[1]
.sym 5034 w_rx_24_fifo_data[10]
.sym 5035 w_rx_24_fifo_data[9]
.sym 5036 smi_ctrl_ins.int_cnt_24_SB_DFFESR_Q_E
.sym 5037 i_smi_a1_SB_LUT4_I2_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 5038 rx_24_fifo.rd_addr[4]
.sym 5039 w_rx_24_fifo_data[14]
.sym 5040 w_rx_24_fifo_pulled_data[30]
.sym 5041 rx_24_fifo.wr_addr[0]
.sym 5043 $PACKER_VCC_NET
.sym 5044 rx_24_fifo.rd_addr[2]
.sym 5045 rx_24_fifo.wr_addr[5]
.sym 5047 $PACKER_VCC_NET
.sym 5048 $PACKER_VCC_NET
.sym 5049 i_smi_a3$SB_IO_IN
.sym 5050 i_smi_a1_SB_LUT4_I1_O[0]
.sym 5057 w_rx_24_fifo_pulled_data[8]
.sym 5064 rx_24_fifo.rd_addr_gray_wr_r[0]
.sym 5065 i_smi_soe_se$rename$0
.sym 5068 i_smi_a1_SB_LUT4_I1_O[1]
.sym 5070 rx_24_fifo.rd_addr_gray_wr_r[4]
.sym 5071 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_7_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 5076 w_rx_24_fifo_data[24]
.sym 5077 i_smi_a1_SB_LUT4_I2_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 5081 w_rx_24_fifo_pulled_data[24]
.sym 5083 w_rx_24_fifo_data[25]
.sym 5084 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[3]
.sym 5088 rx_24_fifo.wr_addr[0]
.sym 5091 w_rx_24_fifo_data[24]
.sym 5099 i_smi_a1_SB_LUT4_I1_O[1]
.sym 5102 rx_24_fifo.wr_addr[0]
.sym 5105 rx_24_fifo.rd_addr_gray_wr_r[0]
.sym 5110 i_smi_soe_se$rename$0
.sym 5114 i_smi_a1_SB_LUT4_I2_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 5115 w_rx_24_fifo_pulled_data[24]
.sym 5116 w_rx_24_fifo_pulled_data[8]
.sym 5117 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_7_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 5122 w_rx_24_fifo_data[25]
.sym 5126 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[3]
.sym 5128 rx_24_fifo.rd_addr_gray_wr_r[4]
.sym 5137 i_glob_clock$SB_IO_IN_$glb_clk
.sym 5138 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I2_O[2]_$glb_sr
.sym 5139 w_rx_24_fifo_pulled_data[24]
.sym 5140 w_rx_24_fifo_pulled_data[25]
.sym 5141 w_rx_24_fifo_pulled_data[26]
.sym 5142 w_rx_24_fifo_pulled_data[27]
.sym 5143 w_rx_24_fifo_pulled_data[28]
.sym 5144 w_rx_24_fifo_pulled_data[29]
.sym 5145 w_rx_24_fifo_pulled_data[30]
.sym 5146 w_rx_24_fifo_pulled_data[31]
.sym 5147 io_pmod[6]$SB_IO_IN
.sym 5152 rx_24_fifo.wr_addr[2]
.sym 5153 w_rx_24_fifo_data[16]
.sym 5155 w_rx_24_fifo_data[23]
.sym 5156 rx_24_fifo.wr_addr[3]
.sym 5157 rx_24_fifo.wr_addr[1]
.sym 5158 rx_24_fifo.wr_addr[5]
.sym 5159 i_smi_a1_SB_LUT4_I1_O[1]
.sym 5160 rx_24_fifo.rd_addr_gray_wr_r[0]
.sym 5161 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_7_D_SB_LUT4_O_I0[2]
.sym 5162 w_rx_24_fifo_data[20]
.sym 5166 w_rx_24_fifo_data[21]
.sym 5172 w_rx_24_fifo_data[1]
.sym 5174 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 5180 rx_24_fifo.rd_addr_gray_wr_r[5]
.sym 5181 rx_24_fifo.rd_addr[7]
.sym 5182 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 5184 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[4]
.sym 5185 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[5]
.sym 5186 rx_24_fifo.rd_addr_gray[3]
.sym 5188 rx_24_fifo.rd_addr_gray_wr_r[1]
.sym 5189 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[1]
.sym 5190 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[2]
.sym 5194 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 5195 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_O_I1[1]
.sym 5197 rx_24_fifo.wr_addr[1]
.sym 5201 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_O_I1[2]
.sym 5205 rx_24_fifo.rd_addr_gray_wr[7]
.sym 5206 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_O_I1[0]
.sym 5209 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 5210 rx_24_fifo.rd_addr_gray_wr[3]
.sym 5215 rx_24_fifo.rd_addr_gray_wr[7]
.sym 5219 rx_24_fifo.rd_addr[7]
.sym 5225 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_O_I1[1]
.sym 5226 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_O_I1[2]
.sym 5228 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_O_I1[0]
.sym 5231 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[2]
.sym 5232 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 5234 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[1]
.sym 5238 rx_24_fifo.rd_addr_gray_wr[3]
.sym 5243 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[5]
.sym 5244 rx_24_fifo.rd_addr_gray_wr_r[5]
.sym 5245 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 5246 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[4]
.sym 5251 rx_24_fifo.rd_addr_gray[3]
.sym 5255 rx_24_fifo.rd_addr_gray_wr_r[1]
.sym 5256 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[1]
.sym 5257 rx_24_fifo.wr_addr[1]
.sym 5258 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 5260 lvds_clock_buf
.sym 5274 rx_24_fifo.rd_addr_gray_wr_r[1]
.sym 5275 rx_24_fifo.rd_addr[0]
.sym 5277 rx_24_fifo.rd_addr[1]
.sym 5278 smi_ctrl_ins.r_fifo_24_pull_SB_LUT4_I3_1_O
.sym 5280 w_rx_24_fifo_data[28]
.sym 5281 rx_24_fifo.wr_addr[7]
.sym 5283 $PACKER_VCC_NET
.sym 5284 rx_24_fifo.rd_addr_gray_wr_r[5]
.sym 5285 rx_24_fifo.rd_addr[7]
.sym 5287 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_3_D[0]
.sym 5288 w_rx_24_fifo_pulled_data[27]
.sym 5289 w_rx_24_fifo_full
.sym 5292 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 5293 i_smi_a3$SB_IO_IN
.sym 5294 rx_24_fifo.rd_addr_gray_wr_r[4]
.sym 5296 rx_24_fifo.rd_addr_gray_wr_r[6]
.sym 5303 rx_24_fifo.rd_addr_gray_wr_r[6]
.sym 5304 rx_24_fifo.full_o_SB_LUT4_I3_O[3]
.sym 5305 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I3[3]
.sym 5307 rx_24_fifo.full_o_SB_LUT4_I3_O[0]
.sym 5308 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_5_D[2]
.sym 5311 rx_24_fifo.rd_addr_gray_wr_r[7]
.sym 5312 rx_24_fifo.rd_addr_gray_wr_r[1]
.sym 5314 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_5_D[0]
.sym 5315 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[1]
.sym 5316 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[4]
.sym 5318 w_rx_24_fifo_full
.sym 5319 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 5320 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[1]
.sym 5321 smi_ctrl_ins.r_fifo_24_pull_SB_LUT4_I3_1_O
.sym 5322 rx_24_fifo.full_o_SB_LUT4_I3_O[1]
.sym 5323 rx_24_fifo.full_o_SB_LUT4_I3_O[2]
.sym 5326 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[7]
.sym 5327 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 5329 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 5334 w_rx_24_fifo_push
.sym 5336 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 5337 rx_24_fifo.full_o_SB_LUT4_I3_O[1]
.sym 5338 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I3[3]
.sym 5339 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 5342 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[7]
.sym 5343 w_rx_24_fifo_full
.sym 5344 rx_24_fifo.rd_addr_gray_wr_r[7]
.sym 5345 w_rx_24_fifo_push
.sym 5348 rx_24_fifo.rd_addr_gray_wr_r[1]
.sym 5349 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[1]
.sym 5354 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 5355 rx_24_fifo.rd_addr_gray_wr_r[6]
.sym 5356 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_5_D[2]
.sym 5357 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_5_D[0]
.sym 5360 rx_24_fifo.full_o_SB_LUT4_I3_O[0]
.sym 5361 rx_24_fifo.full_o_SB_LUT4_I3_O[3]
.sym 5362 rx_24_fifo.full_o_SB_LUT4_I3_O[2]
.sym 5363 rx_24_fifo.full_o_SB_LUT4_I3_O[1]
.sym 5375 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[1]
.sym 5379 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[4]
.sym 5382 smi_ctrl_ins.r_fifo_24_pull_SB_LUT4_I3_1_O
.sym 5383 r_counter[0]_$glb_clk
.sym 5384 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I2_O[2]_$glb_sr
.sym 5397 w_rx_09_fifo_data[0]
.sym 5398 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E
.sym 5401 $io_pmod[5]$iobuf_i
.sym 5404 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[4]
.sym 5409 w_rx_24_fifo_data[0]
.sym 5418 w_rx_09_fifo_push
.sym 5420 rx_24_fifo.rd_addr_gray_wr[0]
.sym 5426 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_3_D[2]
.sym 5427 rx_24_fifo.rd_addr_gray_wr_r[0]
.sym 5428 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 5429 rx_24_fifo.full_o_SB_LUT4_I3_O[1]
.sym 5432 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[6]
.sym 5434 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 5435 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[1]
.sym 5437 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 5438 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 5439 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[5]
.sym 5441 rx_24_fifo.rd_addr_gray_wr_r[5]
.sym 5442 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 5444 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[3]
.sym 5447 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_3_D[0]
.sym 5449 rx_24_fifo.wr_addr[0]
.sym 5451 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_3_D[3]
.sym 5454 rx_24_fifo.rd_addr_gray_wr_r[4]
.sym 5456 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[1]
.sym 5459 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[3]
.sym 5460 rx_24_fifo.rd_addr_gray_wr_r[0]
.sym 5461 rx_24_fifo.rd_addr_gray_wr_r[5]
.sym 5462 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[1]
.sym 5465 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 5466 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 5467 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 5468 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 5471 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[5]
.sym 5473 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[6]
.sym 5478 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 5479 rx_24_fifo.full_o_SB_LUT4_I3_O[1]
.sym 5496 rx_24_fifo.wr_addr[0]
.sym 5497 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[1]
.sym 5501 rx_24_fifo.rd_addr_gray_wr_r[4]
.sym 5502 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_3_D[2]
.sym 5503 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_3_D[0]
.sym 5504 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_3_D[3]
.sym 5506 lvds_clock_buf
.sym 5507 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I2_O[2]_$glb_sr
.sym 5521 w_rx_24_fifo_push
.sym 5524 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_5_D[2]
.sym 5526 lvds_rx_24_inst.r_push_SB_LUT4_I3_1_O
.sym 5533 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[3]
.sym 5536 rx_24_fifo.rd_addr[2]
.sym 5539 $PACKER_VCC_NET
.sym 5540 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_3_D[2]
.sym 5542 w_lvds_rx_24_d0
.sym 5549 rx_24_fifo.rd_addr_gray_wr[6]
.sym 5552 rx_24_fifo.rd_addr_gray_wr[2]
.sym 5554 rx_24_fifo.rd_addr_gray_wr[5]
.sym 5557 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 5558 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 5569 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 5573 lvds_rx_24_inst.r_state_if[0]
.sym 5577 rx_24_fifo.full_o_SB_LUT4_I3_O[2]
.sym 5578 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[5]
.sym 5580 rx_24_fifo.rd_addr_gray_wr[0]
.sym 5584 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[5]
.sym 5585 rx_24_fifo.full_o_SB_LUT4_I3_O[2]
.sym 5589 rx_24_fifo.rd_addr_gray_wr[0]
.sym 5595 lvds_rx_24_inst.r_state_if[0]
.sym 5596 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 5600 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 5601 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 5607 rx_24_fifo.rd_addr_gray_wr[2]
.sym 5613 rx_24_fifo.rd_addr_gray_wr[6]
.sym 5624 rx_24_fifo.rd_addr_gray_wr[5]
.sym 5629 lvds_clock_buf
.sym 5646 rx_24_fifo.rd_addr_gray_wr[2]
.sym 5650 rx_24_fifo.rd_addr_gray_wr[5]
.sym 5658 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 5659 w_rx_24_fifo_data[1]
.sym 5678 w_lvds_rx_24_d1_SB_LUT4_I0_O[1]
.sym 5679 w_lvds_rx_24_d1
.sym 5684 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 5687 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[3]
.sym 5688 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 5689 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 5702 w_lvds_rx_24_d0
.sym 5707 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[3]
.sym 5708 w_lvds_rx_24_d1
.sym 5718 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 5719 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 5729 w_lvds_rx_24_d1_SB_LUT4_I0_O[1]
.sym 5732 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 5742 w_lvds_rx_24_d0
.sym 5743 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[3]
.sym 5751 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_I3_O_$glb_ce
.sym 5752 lvds_clock_buf
.sym 5753 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I2_O[2]_$glb_sr
.sym 5766 rx_24_fifo.rd_addr_gray_wr[6]
.sym 5768 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 5772 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I0_O[1]
.sym 5773 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 5774 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 5775 $PACKER_VCC_NET
.sym 5777 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E
.sym 5783 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 5796 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[1]
.sym 5798 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_5_D[0]
.sym 5803 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[3]
.sym 5812 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_3_D[2]
.sym 5813 lvds_rx_24_inst.r_push_SB_LUT4_I3_1_O
.sym 5834 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_3_D[2]
.sym 5846 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_5_D[0]
.sym 5858 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[1]
.sym 5872 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[3]
.sym 5874 lvds_rx_24_inst.r_push_SB_LUT4_I3_1_O
.sym 5875 lvds_clock_buf
.sym 5876 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I2_O[2]_$glb_sr
.sym 5897 rx_24_fifo.wr_addr_gray[2]
.sym 5925 rx_24_fifo.wr_addr_gray[5]
.sym 5927 rx_24_fifo.wr_addr_gray[4]
.sym 5931 rx_24_fifo.wr_addr_gray[0]
.sym 5957 rx_24_fifo.wr_addr_gray[5]
.sym 5975 rx_24_fifo.wr_addr_gray[0]
.sym 5996 rx_24_fifo.wr_addr_gray[4]
.sym 5998 r_counter[0]_$glb_clk
.sym 6016 rx_24_fifo.wr_addr_gray_rd[5]
.sym 6029 rx_24_fifo.wr_addr_gray_rd[0]
.sym 6139 o_shdn_tx_lna$SB_IO_OUT
.sym 6246 i_smi_a3$SB_IO_IN
.sym 6294 o_shdn_tx_lna$SB_IO_OUT
.sym 6310 o_shdn_tx_lna$SB_IO_OUT
.sym 6346 lvds_rx_09_inst.o_fifo_data[25]
.sym 6348 lvds_rx_09_inst.o_fifo_data[23]
.sym 6349 smi_ctrl_ins.r_fifo_09_pull_SB_LUT4_I3_1_O
.sym 6350 lvds_rx_09_inst.o_fifo_data[19]
.sym 6351 io_smi_data[6]$SB_IO_OUT
.sym 6353 lvds_rx_09_inst.o_fifo_data[21]
.sym 6378 i_smi_a3$SB_IO_IN
.sym 6386 rx_09_fifo.wr_addr[4]
.sym 6387 rx_09_fifo.wr_addr[5]
.sym 6388 rx_09_fifo.wr_addr[6]
.sym 6389 rx_09_fifo.wr_addr[7]
.sym 6390 rx_09_fifo.wr_addr[0]
.sym 6391 lvds_rx_09_inst.o_fifo_data[22]
.sym 6393 $PACKER_VCC_NET
.sym 6396 rx_09_fifo.wr_addr[3]
.sym 6397 $PACKER_VCC_NET
.sym 6398 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 6400 lvds_rx_09_inst.o_fifo_data[20]
.sym 6401 $PACKER_VCC_NET
.sym 6402 lvds_rx_09_inst.o_fifo_data[19]
.sym 6404 lvds_rx_09_inst.o_fifo_data[23]
.sym 6405 lvds_rx_09_inst.o_fifo_data[18]
.sym 6406 lvds_rx_09_inst.o_fifo_data[17]
.sym 6410 lvds_rx_09_inst.o_fifo_data[16]
.sym 6411 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 6415 w_rx_09_fifo_push
.sym 6417 lvds_rx_09_inst.o_fifo_data[21]
.sym 6422 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 6423 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 6424 rx_09_fifo.rd_addr[0]
.sym 6425 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_4_D_SB_LUT4_O_I1[1]
.sym 6426 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 6427 io_smi_data[7]$SB_IO_OUT
.sym 6428 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 6429 i_smi_a1_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I3[3]
.sym 6430 $PACKER_VCC_NET
.sym 6431 $PACKER_VCC_NET
.sym 6432 $PACKER_VCC_NET
.sym 6433 $PACKER_VCC_NET
.sym 6434 $PACKER_VCC_NET
.sym 6435 $PACKER_VCC_NET
.sym 6436 $PACKER_VCC_NET
.sym 6437 $PACKER_VCC_NET
.sym 6438 rx_09_fifo.wr_addr[0]
.sym 6439 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 6441 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 6442 rx_09_fifo.wr_addr[3]
.sym 6443 rx_09_fifo.wr_addr[4]
.sym 6444 rx_09_fifo.wr_addr[5]
.sym 6445 rx_09_fifo.wr_addr[6]
.sym 6446 rx_09_fifo.wr_addr[7]
.sym 6449 lvds_clock_buf
.sym 6450 $PACKER_VCC_NET
.sym 6451 lvds_rx_09_inst.o_fifo_data[16]
.sym 6452 lvds_rx_09_inst.o_fifo_data[17]
.sym 6453 lvds_rx_09_inst.o_fifo_data[18]
.sym 6454 lvds_rx_09_inst.o_fifo_data[19]
.sym 6455 lvds_rx_09_inst.o_fifo_data[20]
.sym 6456 lvds_rx_09_inst.o_fifo_data[21]
.sym 6457 lvds_rx_09_inst.o_fifo_data[22]
.sym 6458 lvds_rx_09_inst.o_fifo_data[23]
.sym 6459 w_rx_09_fifo_push
.sym 6466 rx_09_fifo.wr_addr[6]
.sym 6467 rx_09_fifo.wr_addr[7]
.sym 6470 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 6473 rx_09_fifo.rd_addr[2]
.sym 6475 i_smi_a3$SB_IO_IN
.sym 6481 lvds_rx_09_inst.o_fifo_data[17]
.sym 6483 w_rx_09_fifo_pulled_data[23]
.sym 6485 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 6493 rx_09_fifo.wr_addr[4]
.sym 6501 i_smi_a1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 6502 w_rx_09_fifo_pulled_data[26]
.sym 6503 w_rx_09_fifo_pulled_data[16]
.sym 6505 w_rx_09_fifo_pulled_data[17]
.sym 6506 w_smi_data_output[7]
.sym 6507 w_rx_09_fifo_pulled_data[18]
.sym 6508 w_rx_09_fifo_pulled_data[29]
.sym 6509 i_smi_a1_SB_LUT4_I2_O_SB_LUT4_I3_I2[1]
.sym 6511 io_pmod[4]$SB_IO_IN
.sym 6512 w_rx_09_fifo_pulled_data[20]
.sym 6513 w_rx_09_fifo_pulled_data[11]
.sym 6514 w_rx_09_fifo_pulled_data[1]
.sym 6516 w_smi_data_output[6]
.sym 6517 w_rx_09_fifo_pulled_data[25]
.sym 6522 lvds_rx_09_inst.o_fifo_data[19]
.sym 6528 lvds_rx_09_inst.o_fifo_data[25]
.sym 6530 $PACKER_VCC_NET
.sym 6534 lvds_rx_09_inst.o_fifo_data[31]
.sym 6536 $PACKER_VCC_NET
.sym 6537 rx_09_fifo.rd_addr[0]
.sym 6538 rx_09_fifo.rd_addr[3]
.sym 6539 lvds_rx_09_inst.o_fifo_data[29]
.sym 6540 rx_09_fifo.rd_addr[5]
.sym 6541 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3[1]
.sym 6542 rx_09_fifo.rd_addr[1]
.sym 6545 lvds_rx_09_inst.o_fifo_data[28]
.sym 6546 rx_09_fifo.rd_addr[2]
.sym 6547 lvds_rx_09_inst.o_fifo_data[30]
.sym 6548 lvds_rx_09_inst.o_fifo_data[27]
.sym 6551 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I1[1]
.sym 6552 lvds_rx_09_inst.o_fifo_data[26]
.sym 6554 lvds_rx_09_inst.o_fifo_data[24]
.sym 6557 i_smi_a1_SB_LUT4_I3_O[1]
.sym 6559 rx_09_fifo.rd_addr[4]
.sym 6560 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_6_D_SB_LUT4_O_I1[1]
.sym 6561 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 6562 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_2_D_SB_LUT4_O_I1[1]
.sym 6563 i_smi_a1_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 6564 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 6565 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 6566 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_3_D_SB_LUT4_O_I1[1]
.sym 6567 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_7_D_SB_LUT4_O_I0[1]
.sym 6568 $PACKER_VCC_NET
.sym 6569 $PACKER_VCC_NET
.sym 6570 $PACKER_VCC_NET
.sym 6571 $PACKER_VCC_NET
.sym 6572 $PACKER_VCC_NET
.sym 6573 $PACKER_VCC_NET
.sym 6574 $PACKER_VCC_NET
.sym 6575 $PACKER_VCC_NET
.sym 6576 rx_09_fifo.rd_addr[0]
.sym 6577 rx_09_fifo.rd_addr[1]
.sym 6579 rx_09_fifo.rd_addr[2]
.sym 6580 rx_09_fifo.rd_addr[3]
.sym 6581 rx_09_fifo.rd_addr[4]
.sym 6582 rx_09_fifo.rd_addr[5]
.sym 6583 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3[1]
.sym 6584 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I1[1]
.sym 6587 r_counter[0]_$glb_clk
.sym 6588 $PACKER_VCC_NET
.sym 6589 i_smi_a1_SB_LUT4_I3_O[1]
.sym 6590 lvds_rx_09_inst.o_fifo_data[26]
.sym 6591 lvds_rx_09_inst.o_fifo_data[27]
.sym 6592 lvds_rx_09_inst.o_fifo_data[28]
.sym 6593 lvds_rx_09_inst.o_fifo_data[29]
.sym 6594 lvds_rx_09_inst.o_fifo_data[30]
.sym 6595 lvds_rx_09_inst.o_fifo_data[31]
.sym 6596 lvds_rx_09_inst.o_fifo_data[24]
.sym 6597 lvds_rx_09_inst.o_fifo_data[25]
.sym 6602 smi_ctrl_ins.r_fifo_09_pull_SB_LUT4_I3_1_O
.sym 6604 rx_09_fifo.rd_addr[3]
.sym 6605 rx_09_fifo.wr_addr[5]
.sym 6606 $PACKER_VCC_NET
.sym 6609 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I1[3]
.sym 6610 rx_09_fifo.rd_addr[1]
.sym 6611 rx_09_fifo.wr_addr[3]
.sym 6612 $PACKER_VCC_NET
.sym 6613 rx_09_fifo.rd_addr[0]
.sym 6619 w_rx_09_fifo_data[1]
.sym 6620 i_smi_a3$SB_IO_IN
.sym 6623 rx_09_fifo.rd_addr[2]
.sym 6624 w_rx_09_fifo_data[0]
.sym 6625 rx_09_fifo.rd_addr[4]
.sym 6630 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 6632 lvds_rx_09_inst.o_fifo_data[7]
.sym 6633 $PACKER_VCC_NET
.sym 6634 w_rx_09_fifo_data[1]
.sym 6635 lvds_rx_09_inst.o_fifo_data[6]
.sym 6637 rx_09_fifo.wr_addr[3]
.sym 6638 rx_09_fifo.wr_addr[7]
.sym 6639 io_pmod[5]$SB_IO_IN
.sym 6640 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 6641 $PACKER_VCC_NET
.sym 6642 rx_09_fifo.wr_addr[5]
.sym 6643 w_rx_09_fifo_push
.sym 6644 io_pmod[6]$SB_IO_IN
.sym 6645 rx_09_fifo.wr_addr[0]
.sym 6646 rx_09_fifo.wr_addr[6]
.sym 6648 rx_09_fifo.wr_addr[4]
.sym 6649 w_rx_09_fifo_data[0]
.sym 6654 io_pmod[4]$SB_IO_IN
.sym 6657 io_pmod[7]$SB_IO_IN
.sym 6663 i_smi_a1_SB_LUT4_I2_O_SB_LUT4_I3_I2[1]
.sym 6664 i_smi_a1_SB_LUT4_I2_O_SB_LUT4_I3_I2[2]
.sym 6665 i_smi_a1_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 6666 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 6667 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 6668 i_smi_a1_SB_LUT4_I3_O[1]
.sym 6669 i_smi_a1_SB_LUT4_I2_O_SB_LUT4_I3_O[3]
.sym 6670 $PACKER_VCC_NET
.sym 6671 $PACKER_VCC_NET
.sym 6672 $PACKER_VCC_NET
.sym 6673 $PACKER_VCC_NET
.sym 6674 $PACKER_VCC_NET
.sym 6675 $PACKER_VCC_NET
.sym 6676 $PACKER_VCC_NET
.sym 6677 $PACKER_VCC_NET
.sym 6678 rx_09_fifo.wr_addr[0]
.sym 6679 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 6681 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 6682 rx_09_fifo.wr_addr[3]
.sym 6683 rx_09_fifo.wr_addr[4]
.sym 6684 rx_09_fifo.wr_addr[5]
.sym 6685 rx_09_fifo.wr_addr[6]
.sym 6686 rx_09_fifo.wr_addr[7]
.sym 6689 lvds_clock_buf
.sym 6690 $PACKER_VCC_NET
.sym 6691 w_rx_09_fifo_data[0]
.sym 6692 w_rx_09_fifo_data[1]
.sym 6693 io_pmod[4]$SB_IO_IN
.sym 6694 io_pmod[5]$SB_IO_IN
.sym 6695 io_pmod[6]$SB_IO_IN
.sym 6696 io_pmod[7]$SB_IO_IN
.sym 6697 lvds_rx_09_inst.o_fifo_data[6]
.sym 6698 lvds_rx_09_inst.o_fifo_data[7]
.sym 6699 w_rx_09_fifo_push
.sym 6704 w_rx_09_fifo_pulled_data[0]
.sym 6706 i_smi_a3$SB_IO_IN
.sym 6710 rx_09_fifo.wr_addr[5]
.sym 6712 io_pmod[6]$SB_IO_IN
.sym 6713 rx_09_fifo.wr_addr[3]
.sym 6714 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 6716 i_smi_a1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 6718 rx_09_fifo.rd_addr[5]
.sym 6721 i_smi_a1_SB_LUT4_I3_O[1]
.sym 6722 w_rx_09_fifo_pulled_data[15]
.sym 6727 rx_09_fifo.rd_addr[0]
.sym 6734 $PACKER_VCC_NET
.sym 6735 rx_09_fifo.rd_addr[5]
.sym 6736 i_smi_a1_SB_LUT4_I3_O[1]
.sym 6737 lvds_rx_09_inst.o_fifo_data[14]
.sym 6739 $PACKER_VCC_NET
.sym 6740 $PACKER_VCC_NET
.sym 6741 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3[1]
.sym 6743 lvds_rx_09_inst.o_fifo_data[15]
.sym 6746 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I1[1]
.sym 6747 $PACKER_VCC_NET
.sym 6750 rx_09_fifo.rd_addr[0]
.sym 6751 rx_09_fifo.rd_addr[1]
.sym 6752 lvds_rx_09_inst.o_fifo_data[13]
.sym 6755 lvds_rx_09_inst.o_fifo_data[12]
.sym 6756 lvds_rx_09_inst.o_fifo_data[8]
.sym 6757 lvds_rx_09_inst.o_fifo_data[9]
.sym 6758 rx_09_fifo.rd_addr[3]
.sym 6759 lvds_rx_09_inst.o_fifo_data[11]
.sym 6761 rx_09_fifo.rd_addr[2]
.sym 6762 lvds_rx_09_inst.o_fifo_data[10]
.sym 6763 rx_09_fifo.rd_addr[4]
.sym 6766 i_smi_a1_SB_LUT4_I2_O[1]
.sym 6767 i_smi_a1_SB_LUT4_I2_O_SB_LUT4_I3_1_O[1]
.sym 6768 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_3_D_SB_LUT4_O_I1[3]
.sym 6769 smi_ctrl_ins.int_cnt_09[4]
.sym 6770 i_smi_a1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 6772 $PACKER_VCC_NET
.sym 6773 $PACKER_VCC_NET
.sym 6774 $PACKER_VCC_NET
.sym 6775 $PACKER_VCC_NET
.sym 6776 $PACKER_VCC_NET
.sym 6777 $PACKER_VCC_NET
.sym 6778 $PACKER_VCC_NET
.sym 6779 $PACKER_VCC_NET
.sym 6780 rx_09_fifo.rd_addr[0]
.sym 6781 rx_09_fifo.rd_addr[1]
.sym 6783 rx_09_fifo.rd_addr[2]
.sym 6784 rx_09_fifo.rd_addr[3]
.sym 6785 rx_09_fifo.rd_addr[4]
.sym 6786 rx_09_fifo.rd_addr[5]
.sym 6787 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3[1]
.sym 6788 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I1[1]
.sym 6791 r_counter[0]_$glb_clk
.sym 6792 $PACKER_VCC_NET
.sym 6793 i_smi_a1_SB_LUT4_I3_O[1]
.sym 6794 lvds_rx_09_inst.o_fifo_data[10]
.sym 6795 lvds_rx_09_inst.o_fifo_data[11]
.sym 6796 lvds_rx_09_inst.o_fifo_data[12]
.sym 6797 lvds_rx_09_inst.o_fifo_data[13]
.sym 6798 lvds_rx_09_inst.o_fifo_data[14]
.sym 6799 lvds_rx_09_inst.o_fifo_data[15]
.sym 6800 lvds_rx_09_inst.o_fifo_data[8]
.sym 6801 lvds_rx_09_inst.o_fifo_data[9]
.sym 6806 i_smi_a1_SB_LUT4_I2_O[2]
.sym 6809 i_smi_a1_SB_LUT4_I1_O[0]
.sym 6810 i_smi_a2_SB_LUT4_I2_O_SB_LUT4_I0_O
.sym 6813 rx_09_fifo.wr_addr[7]
.sym 6814 i_smi_a1_SB_LUT4_I2_O[2]
.sym 6818 i_smi_a1_SB_LUT4_I2_O_SB_LUT4_I3_I2[2]
.sym 6819 w_rx_09_fifo_pulled_data[10]
.sym 6821 w_rx_24_fifo_pulled_data[15]
.sym 6823 i_smi_a1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 6827 smi_ctrl_ins.int_cnt_24[5]
.sym 6834 w_rx_24_fifo_data[5]
.sym 6835 w_rx_24_fifo_data[4]
.sym 6836 $PACKER_VCC_NET
.sym 6837 w_rx_24_fifo_data[6]
.sym 6838 rx_24_fifo.wr_addr[2]
.sym 6840 w_rx_24_fifo_data[1]
.sym 6841 $PACKER_VCC_NET
.sym 6842 rx_24_fifo.wr_addr[7]
.sym 6844 $PACKER_VCC_NET
.sym 6845 rx_24_fifo.wr_addr[4]
.sym 6846 rx_24_fifo.wr_addr[5]
.sym 6847 rx_24_fifo.wr_addr[0]
.sym 6848 rx_24_fifo.wr_addr[1]
.sym 6849 $PACKER_VCC_NET
.sym 6850 w_rx_24_fifo_data[3]
.sym 6859 w_rx_24_fifo_data[7]
.sym 6860 rx_24_fifo.wr_addr[3]
.sym 6861 rx_24_fifo.wr_addr[6]
.sym 6862 w_rx_24_fifo_data[0]
.sym 6863 w_rx_24_fifo_push
.sym 6864 w_rx_24_fifo_data[2]
.sym 6869 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 6870 i_smi_a1_SB_LUT4_I1_O[2]
.sym 6871 smi_ctrl_ins.int_cnt_09[5]
.sym 6872 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_CARRY_CO_CI[3]
.sym 6873 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 6874 $PACKER_VCC_NET
.sym 6875 $PACKER_VCC_NET
.sym 6876 $PACKER_VCC_NET
.sym 6877 $PACKER_VCC_NET
.sym 6878 $PACKER_VCC_NET
.sym 6879 $PACKER_VCC_NET
.sym 6880 $PACKER_VCC_NET
.sym 6881 $PACKER_VCC_NET
.sym 6882 rx_24_fifo.wr_addr[0]
.sym 6883 rx_24_fifo.wr_addr[1]
.sym 6885 rx_24_fifo.wr_addr[2]
.sym 6886 rx_24_fifo.wr_addr[3]
.sym 6887 rx_24_fifo.wr_addr[4]
.sym 6888 rx_24_fifo.wr_addr[5]
.sym 6889 rx_24_fifo.wr_addr[6]
.sym 6890 rx_24_fifo.wr_addr[7]
.sym 6893 lvds_clock_buf
.sym 6894 $PACKER_VCC_NET
.sym 6895 w_rx_24_fifo_data[0]
.sym 6896 w_rx_24_fifo_data[1]
.sym 6897 w_rx_24_fifo_data[2]
.sym 6898 w_rx_24_fifo_data[3]
.sym 6899 w_rx_24_fifo_data[4]
.sym 6900 w_rx_24_fifo_data[5]
.sym 6901 w_rx_24_fifo_data[6]
.sym 6902 w_rx_24_fifo_data[7]
.sym 6903 w_rx_24_fifo_push
.sym 6904 i_smi_a3$SB_IO_IN
.sym 6907 i_smi_a3$SB_IO_IN
.sym 6909 i_smi_a1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 6911 i_smi_a1_SB_LUT4_I1_O[0]
.sym 6912 $PACKER_VCC_NET
.sym 6914 rx_24_fifo.wr_addr[5]
.sym 6915 rx_24_fifo.wr_addr[0]
.sym 6916 $PACKER_VCC_NET
.sym 6917 $PACKER_VCC_NET
.sym 6919 i_smi_a1_SB_LUT4_I2_O[1]
.sym 6920 i_smi_a1_SB_LUT4_I2_O[1]
.sym 6922 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 6923 rx_24_fifo.rd_addr[0]
.sym 6925 w_rx_24_fifo_data[17]
.sym 6926 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 6928 w_rx_24_fifo_pulled_data[28]
.sym 6929 rx_24_fifo.rd_addr[1]
.sym 6936 w_rx_24_fifo_data[9]
.sym 6937 w_rx_24_fifo_data[10]
.sym 6938 rx_24_fifo.rd_addr[0]
.sym 6939 rx_24_fifo.rd_addr[1]
.sym 6940 rx_24_fifo.rd_addr[6]
.sym 6942 w_rx_24_fifo_data[15]
.sym 6943 w_rx_24_fifo_data[12]
.sym 6947 $PACKER_VCC_NET
.sym 6948 w_rx_24_fifo_data[14]
.sym 6949 rx_24_fifo.rd_addr[4]
.sym 6952 rx_24_fifo.rd_addr[2]
.sym 6953 w_rx_24_fifo_data[8]
.sym 6956 w_rx_24_fifo_pull
.sym 6958 w_rx_24_fifo_data[11]
.sym 6959 rx_24_fifo.rd_addr[5]
.sym 6960 rx_24_fifo.rd_addr[3]
.sym 6961 w_rx_24_fifo_data[13]
.sym 6962 rx_24_fifo.rd_addr[7]
.sym 6964 $PACKER_VCC_NET
.sym 6967 $PACKER_VCC_NET
.sym 6970 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I1[5]
.sym 6971 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_CARRY_CO_CI[5]
.sym 6972 smi_ctrl_ins.int_cnt_24[5]
.sym 6973 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I1[0]
.sym 6974 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 6975 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 6976 $PACKER_VCC_NET
.sym 6977 $PACKER_VCC_NET
.sym 6978 $PACKER_VCC_NET
.sym 6979 $PACKER_VCC_NET
.sym 6980 $PACKER_VCC_NET
.sym 6981 $PACKER_VCC_NET
.sym 6982 $PACKER_VCC_NET
.sym 6983 $PACKER_VCC_NET
.sym 6984 rx_24_fifo.rd_addr[0]
.sym 6985 rx_24_fifo.rd_addr[1]
.sym 6987 rx_24_fifo.rd_addr[2]
.sym 6988 rx_24_fifo.rd_addr[3]
.sym 6989 rx_24_fifo.rd_addr[4]
.sym 6990 rx_24_fifo.rd_addr[5]
.sym 6991 rx_24_fifo.rd_addr[6]
.sym 6992 rx_24_fifo.rd_addr[7]
.sym 6995 r_counter[0]_$glb_clk
.sym 6996 $PACKER_VCC_NET
.sym 6997 w_rx_24_fifo_pull
.sym 6998 w_rx_24_fifo_data[10]
.sym 6999 w_rx_24_fifo_data[11]
.sym 7000 w_rx_24_fifo_data[12]
.sym 7001 w_rx_24_fifo_data[13]
.sym 7002 w_rx_24_fifo_data[14]
.sym 7003 w_rx_24_fifo_data[15]
.sym 7004 w_rx_24_fifo_data[8]
.sym 7005 w_rx_24_fifo_data[9]
.sym 7011 io_pmod[7]$SB_IO_IN
.sym 7013 $PACKER_VCC_NET
.sym 7015 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 7016 smi_ctrl_ins.int_cnt_24[4]
.sym 7022 w_rx_24_fifo_pull
.sym 7024 rx_24_fifo.wr_addr[7]
.sym 7026 rx_24_fifo.wr_addr[6]
.sym 7027 w_rx_09_fifo_data[1]
.sym 7030 w_rx_24_fifo_data[19]
.sym 7031 w_rx_09_fifo_data[0]
.sym 7032 rx_24_fifo.wr_addr[4]
.sym 7038 rx_24_fifo.wr_addr[4]
.sym 7039 rx_24_fifo.wr_addr[1]
.sym 7040 w_rx_24_fifo_data[19]
.sym 7041 rx_24_fifo.wr_addr[7]
.sym 7042 rx_24_fifo.wr_addr[2]
.sym 7045 w_rx_24_fifo_data[16]
.sym 7046 rx_24_fifo.wr_addr[5]
.sym 7050 w_rx_24_fifo_data[20]
.sym 7051 rx_24_fifo.wr_addr[6]
.sym 7052 rx_24_fifo.wr_addr[3]
.sym 7053 w_rx_24_fifo_data[23]
.sym 7054 rx_24_fifo.wr_addr[0]
.sym 7056 $PACKER_VCC_NET
.sym 7058 w_rx_24_fifo_push
.sym 7060 $PACKER_VCC_NET
.sym 7062 w_rx_24_fifo_data[18]
.sym 7063 w_rx_24_fifo_data[17]
.sym 7064 w_rx_24_fifo_data[22]
.sym 7068 $PACKER_VCC_NET
.sym 7069 w_rx_24_fifo_data[21]
.sym 7071 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I2_O_SB_LUT4_I3_O[3]
.sym 7072 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I0[3]
.sym 7073 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.sym 7074 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 7075 smi_ctrl_ins.r_fifo_24_pull_SB_LUT4_I3_1_O
.sym 7076 w_rx_24_fifo_pull
.sym 7077 smi_ctrl_ins.r_fifo_24_pull_SB_DFFESR_Q_E
.sym 7078 $PACKER_VCC_NET
.sym 7079 $PACKER_VCC_NET
.sym 7080 $PACKER_VCC_NET
.sym 7081 $PACKER_VCC_NET
.sym 7082 $PACKER_VCC_NET
.sym 7083 $PACKER_VCC_NET
.sym 7084 $PACKER_VCC_NET
.sym 7085 $PACKER_VCC_NET
.sym 7086 rx_24_fifo.wr_addr[0]
.sym 7087 rx_24_fifo.wr_addr[1]
.sym 7089 rx_24_fifo.wr_addr[2]
.sym 7090 rx_24_fifo.wr_addr[3]
.sym 7091 rx_24_fifo.wr_addr[4]
.sym 7092 rx_24_fifo.wr_addr[5]
.sym 7093 rx_24_fifo.wr_addr[6]
.sym 7094 rx_24_fifo.wr_addr[7]
.sym 7097 lvds_clock_buf
.sym 7098 $PACKER_VCC_NET
.sym 7099 w_rx_24_fifo_data[16]
.sym 7100 w_rx_24_fifo_data[17]
.sym 7101 w_rx_24_fifo_data[18]
.sym 7102 w_rx_24_fifo_data[19]
.sym 7103 w_rx_24_fifo_data[20]
.sym 7104 w_rx_24_fifo_data[21]
.sym 7105 w_rx_24_fifo_data[22]
.sym 7106 w_rx_24_fifo_data[23]
.sym 7107 w_rx_24_fifo_push
.sym 7112 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 7115 i_smi_a3$SB_IO_IN
.sym 7116 smi_ctrl_ins.o_data_out_SB_DFFESS_Q_E
.sym 7117 i_smi_a1_SB_LUT4_I2_O_SB_LUT4_I3_1_I2[1]
.sym 7118 i_smi_a1$SB_IO_IN
.sym 7121 w_rx_24_fifo_full
.sym 7125 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 7131 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 7134 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I2_O[0]
.sym 7135 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[2]
.sym 7140 rx_24_fifo.rd_addr[2]
.sym 7141 w_rx_24_fifo_data[28]
.sym 7142 $PACKER_VCC_NET
.sym 7143 $PACKER_VCC_NET
.sym 7144 rx_24_fifo.rd_addr[0]
.sym 7148 rx_24_fifo.rd_addr[3]
.sym 7150 rx_24_fifo.rd_addr[5]
.sym 7151 w_rx_24_fifo_data[31]
.sym 7152 rx_24_fifo.rd_addr[7]
.sym 7154 rx_24_fifo.rd_addr[1]
.sym 7155 $PACKER_VCC_NET
.sym 7156 rx_24_fifo.rd_addr[6]
.sym 7157 w_rx_24_fifo_data[30]
.sym 7158 w_rx_24_fifo_data[27]
.sym 7160 w_rx_24_fifo_pull
.sym 7162 w_rx_24_fifo_data[29]
.sym 7164 w_rx_24_fifo_data[24]
.sym 7166 w_rx_24_fifo_data[26]
.sym 7169 w_rx_24_fifo_data[25]
.sym 7171 rx_24_fifo.rd_addr[4]
.sym 7172 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 7173 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 7174 w_rx_09_fifo_data[1]
.sym 7175 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 7176 w_rx_09_fifo_data[0]
.sym 7177 $io_pmod[5]$iobuf_i
.sym 7178 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[1]
.sym 7180 $PACKER_VCC_NET
.sym 7181 $PACKER_VCC_NET
.sym 7182 $PACKER_VCC_NET
.sym 7183 $PACKER_VCC_NET
.sym 7184 $PACKER_VCC_NET
.sym 7185 $PACKER_VCC_NET
.sym 7186 $PACKER_VCC_NET
.sym 7187 $PACKER_VCC_NET
.sym 7188 rx_24_fifo.rd_addr[0]
.sym 7189 rx_24_fifo.rd_addr[1]
.sym 7191 rx_24_fifo.rd_addr[2]
.sym 7192 rx_24_fifo.rd_addr[3]
.sym 7193 rx_24_fifo.rd_addr[4]
.sym 7194 rx_24_fifo.rd_addr[5]
.sym 7195 rx_24_fifo.rd_addr[6]
.sym 7196 rx_24_fifo.rd_addr[7]
.sym 7199 r_counter[0]_$glb_clk
.sym 7200 $PACKER_VCC_NET
.sym 7201 w_rx_24_fifo_pull
.sym 7202 w_rx_24_fifo_data[26]
.sym 7203 w_rx_24_fifo_data[27]
.sym 7204 w_rx_24_fifo_data[28]
.sym 7205 w_rx_24_fifo_data[29]
.sym 7206 w_rx_24_fifo_data[30]
.sym 7207 w_rx_24_fifo_data[31]
.sym 7208 w_rx_24_fifo_data[24]
.sym 7209 w_rx_24_fifo_data[25]
.sym 7214 rx_24_fifo.rd_addr[3]
.sym 7218 rx_24_fifo.rd_addr[5]
.sym 7222 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[2]
.sym 7227 w_lvds_rx_09_d0
.sym 7229 w_rx_24_fifo_empty
.sym 7235 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I0_O[3]
.sym 7237 w_lvds_rx_09_d1
.sym 7274 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 7275 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[0]
.sym 7276 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 7277 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[0]
.sym 7278 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[2]
.sym 7279 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[2]
.sym 7280 lvds_rx_24_inst.r_push_SB_LUT4_I3_1_O
.sym 7281 rx_24_fifo.wr_addr_gray_rd[3]
.sym 7337 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I2_O_SB_LUT4_I3_O[3]
.sym 7377 w_rx_24_fifo_empty
.sym 7378 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I2_O_SB_LUT4_I3_O[0]
.sym 7379 w_lvds_rx_09_d1_SB_LUT4_I0_O[1]
.sym 7380 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I0_O[3]
.sym 7381 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I2_O[3]
.sym 7383 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 7438 lvds_rx_24_inst.r_push_SB_LUT4_I3_1_O
.sym 7439 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[1]
.sym 7441 rx_24_fifo.wr_addr_gray_rd[2]
.sym 7478 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 7479 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3[1]
.sym 7480 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3[0]
.sym 7482 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 7483 lvds_rx_09_inst.r_phase_count[0]
.sym 7484 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_DFFNESR_Q_E
.sym 7521 io_ctrl_ins.led0_state_SB_LUT4_I3_I0[0]
.sym 7526 rx_24_fifo.rd_addr_gray_wr_r[4]
.sym 7533 rx_24_fifo.wr_addr_gray_rd[4]
.sym 7541 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I2_O[0]
.sym 7581 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I1[1]
.sym 7582 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I1[2]
.sym 7583 lvds_rx_09_inst.r_phase_count[1]
.sym 7584 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[1]
.sym 7585 rx_24_fifo.wr_addr_gray_rd[2]
.sym 7629 rx_24_fifo.rd_addr_gray_wr[0]
.sym 7632 w_rx_09_fifo_push
.sym 7686 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I2_O[0]
.sym 7724 rx_24_fifo.rd_addr[2]
.sym 7725 $PACKER_VCC_NET
.sym 7730 rx_24_fifo.wr_addr_gray_rd[0]
.sym 7930 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 8042 o_shdn_rx_lna$SB_IO_OUT
.sym 8088 i_smi_a3$SB_IO_IN
.sym 8093 io_smi_data[6]$SB_IO_OUT
.sym 8115 io_smi_data[6]$SB_IO_OUT
.sym 8119 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 8120 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 8121 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 8122 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[4]
.sym 8123 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[5]
.sym 8124 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 8125 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 8164 i_smi_a3$SB_IO_IN
.sym 8165 lvds_rx_09_inst.o_fifo_data[17]
.sym 8170 lvds_rx_09_inst.o_fifo_data[23]
.sym 8172 lvds_rx_09_inst.o_fifo_data[19]
.sym 8180 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 8181 w_smi_data_output[6]
.sym 8183 lvds_rx_09_inst.o_fifo_data[21]
.sym 8188 smi_ctrl_ins.r_fifo_09_pull_SB_LUT4_I3_1_O
.sym 8193 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 8194 lvds_rx_09_inst.o_fifo_data[23]
.sym 8205 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 8206 lvds_rx_09_inst.o_fifo_data[21]
.sym 8211 smi_ctrl_ins.r_fifo_09_pull_SB_LUT4_I3_1_O
.sym 8219 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 8220 lvds_rx_09_inst.o_fifo_data[17]
.sym 8224 i_smi_a3$SB_IO_IN
.sym 8225 w_smi_data_output[6]
.sym 8235 lvds_rx_09_inst.o_fifo_data[19]
.sym 8238 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 8239 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_I3_O_$glb_ce
.sym 8240 lvds_clock_buf
.sym 8241 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I2_O[2]_$glb_sr
.sym 8246 smi_ctrl_ins.r_fifo_09_pull_SB_LUT4_I3_O[1]
.sym 8247 rx_09_fifo.rd_addr[3]
.sym 8248 rx_09_fifo.rd_addr[5]
.sym 8249 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0[2]
.sym 8250 smi_ctrl_ins.r_fifo_09_pull_SB_LUT4_I3_1_O
.sym 8252 smi_ctrl_ins.r_fifo_09_pull_SB_LUT4_I3_O[0]
.sym 8253 rx_09_fifo.rd_addr[1]
.sym 8259 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 8262 rx_09_fifo.rd_addr[2]
.sym 8263 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 8264 rx_09_fifo.rd_addr[4]
.sym 8280 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 8284 smi_ctrl_ins.r_fifo_09_pull_SB_LUT4_I3_1_O
.sym 8294 io_smi_data[1]$SB_IO_OUT
.sym 8305 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 8308 rx_09_fifo.rd_addr[1]
.sym 8310 io_smi_data[2]$SB_IO_OUT
.sym 8312 rx_09_fifo.rd_addr[3]
.sym 8325 rx_09_fifo.rd_addr[0]
.sym 8326 w_rx_09_fifo_pulled_data[27]
.sym 8327 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 8329 i_smi_a1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 8331 w_rx_09_fifo_pulled_data[15]
.sym 8333 w_rx_09_fifo_pulled_data[23]
.sym 8334 smi_ctrl_ins.r_fifo_09_pull_SB_LUT4_I3_1_O
.sym 8337 i_smi_a1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 8338 w_rx_09_fifo_pulled_data[31]
.sym 8340 w_smi_data_output[7]
.sym 8341 i_smi_a1_SB_LUT4_I2_O_SB_LUT4_I3_I2[1]
.sym 8342 w_rx_09_fifo_pulled_data[3]
.sym 8344 w_rx_09_fifo_pulled_data[5]
.sym 8345 w_rx_09_fifo_pulled_data[6]
.sym 8346 w_rx_09_fifo_pulled_data[11]
.sym 8348 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 8349 i_smi_a3$SB_IO_IN
.sym 8350 w_rx_09_fifo_pulled_data[19]
.sym 8352 w_rx_09_fifo_pulled_data[21]
.sym 8353 w_rx_09_fifo_pulled_data[22]
.sym 8354 w_rx_09_fifo_pulled_data[7]
.sym 8356 w_rx_09_fifo_pulled_data[21]
.sym 8357 w_rx_09_fifo_pulled_data[5]
.sym 8358 i_smi_a1_SB_LUT4_I2_O_SB_LUT4_I3_I2[1]
.sym 8359 i_smi_a1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 8362 w_rx_09_fifo_pulled_data[23]
.sym 8363 w_rx_09_fifo_pulled_data[7]
.sym 8364 i_smi_a1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 8365 i_smi_a1_SB_LUT4_I2_O_SB_LUT4_I3_I2[1]
.sym 8370 rx_09_fifo.rd_addr[0]
.sym 8374 w_rx_09_fifo_pulled_data[11]
.sym 8375 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 8376 w_rx_09_fifo_pulled_data[27]
.sym 8377 i_smi_a1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 8380 i_smi_a1_SB_LUT4_I2_O_SB_LUT4_I3_I2[1]
.sym 8381 i_smi_a1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 8382 w_rx_09_fifo_pulled_data[19]
.sym 8383 w_rx_09_fifo_pulled_data[3]
.sym 8386 i_smi_a3$SB_IO_IN
.sym 8388 w_smi_data_output[7]
.sym 8392 w_rx_09_fifo_pulled_data[31]
.sym 8393 i_smi_a1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 8394 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 8395 w_rx_09_fifo_pulled_data[15]
.sym 8398 i_smi_a1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 8399 w_rx_09_fifo_pulled_data[6]
.sym 8400 w_rx_09_fifo_pulled_data[22]
.sym 8401 i_smi_a1_SB_LUT4_I2_O_SB_LUT4_I3_I2[1]
.sym 8402 smi_ctrl_ins.r_fifo_09_pull_SB_LUT4_I3_1_O
.sym 8403 r_counter[0]_$glb_clk
.sym 8404 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I2_O[2]_$glb_sr
.sym 8405 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[1]
.sym 8406 smi_ctrl_ins.r_fifo_09_pull_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 8407 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_5_D_SB_LUT4_O_I1[1]
.sym 8408 io_smi_data[1]$SB_IO_OUT
.sym 8409 rx_09_fifo.wr_addr[0]
.sym 8411 smi_ctrl_ins.r_fifo_09_pull_SB_LUT4_I2_O[3]
.sym 8412 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_7_D_SB_LUT4_O_I0[0]
.sym 8417 w_rx_09_fifo_pulled_data[15]
.sym 8420 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 8422 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 8423 rx_09_fifo.rd_addr[0]
.sym 8425 i_smi_a1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 8428 rx_09_fifo.rd_addr[5]
.sym 8429 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_5_D_SB_LUT4_O_I1[3]
.sym 8430 i_smi_a1_SB_LUT4_I3_O[1]
.sym 8431 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_2_D_SB_LUT4_O_I1[3]
.sym 8432 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_4_D_SB_LUT4_O_I1[1]
.sym 8433 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_3_D_SB_LUT4_O_I1[1]
.sym 8434 i_smi_a3$SB_IO_IN
.sym 8439 i_smi_a1_SB_LUT4_I2_O_SB_LUT4_I3_1_I2[1]
.sym 8447 i_smi_a1_SB_LUT4_I2_O_SB_LUT4_I3_I2[1]
.sym 8449 w_rx_09_fifo_pulled_data[1]
.sym 8450 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 8452 w_rx_09_fifo_pulled_data[25]
.sym 8453 i_smi_a1_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I3[3]
.sym 8454 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 8455 w_rx_09_fifo_pulled_data[20]
.sym 8456 w_rx_09_fifo_pulled_data[2]
.sym 8457 w_rx_09_fifo_pulled_data[17]
.sym 8458 w_rx_09_fifo_pulled_data[4]
.sym 8459 w_rx_09_fifo_pulled_data[18]
.sym 8460 w_rx_09_fifo_pulled_data[29]
.sym 8461 i_smi_a1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 8462 w_rx_09_fifo_pulled_data[24]
.sym 8463 w_rx_09_fifo_pulled_data[9]
.sym 8466 w_rx_09_fifo_pulled_data[12]
.sym 8467 i_smi_a1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 8468 i_smi_a1_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 8470 w_rx_09_fifo_pulled_data[8]
.sym 8471 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 8474 w_rx_09_fifo_pulled_data[28]
.sym 8475 w_rx_09_fifo_pulled_data[13]
.sym 8476 i_smi_a1_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 8479 w_rx_09_fifo_pulled_data[25]
.sym 8480 w_rx_09_fifo_pulled_data[9]
.sym 8481 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 8482 i_smi_a1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 8485 w_rx_09_fifo_pulled_data[1]
.sym 8486 i_smi_a1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 8487 i_smi_a1_SB_LUT4_I2_O_SB_LUT4_I3_I2[1]
.sym 8488 w_rx_09_fifo_pulled_data[17]
.sym 8491 i_smi_a1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 8492 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 8493 w_rx_09_fifo_pulled_data[13]
.sym 8494 w_rx_09_fifo_pulled_data[29]
.sym 8497 i_smi_a1_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I3[3]
.sym 8498 i_smi_a1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 8499 i_smi_a1_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 8500 i_smi_a1_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 8503 i_smi_a1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 8504 i_smi_a1_SB_LUT4_I2_O_SB_LUT4_I3_I2[1]
.sym 8505 w_rx_09_fifo_pulled_data[20]
.sym 8506 w_rx_09_fifo_pulled_data[4]
.sym 8509 w_rx_09_fifo_pulled_data[2]
.sym 8510 w_rx_09_fifo_pulled_data[18]
.sym 8511 i_smi_a1_SB_LUT4_I2_O_SB_LUT4_I3_I2[1]
.sym 8512 i_smi_a1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 8515 w_rx_09_fifo_pulled_data[12]
.sym 8516 i_smi_a1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 8517 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 8518 w_rx_09_fifo_pulled_data[28]
.sym 8521 w_rx_09_fifo_pulled_data[8]
.sym 8522 i_smi_a1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 8523 i_smi_a1_SB_LUT4_I2_O_SB_LUT4_I3_I2[1]
.sym 8524 w_rx_09_fifo_pulled_data[24]
.sym 8528 w_smi_data_output[1]
.sym 8530 io_smi_data[0]$SB_IO_OUT
.sym 8531 w_smi_data_output[2]
.sym 8532 io_smi_data[2]$SB_IO_OUT
.sym 8533 w_smi_data_output[5]
.sym 8534 w_smi_data_output[7]
.sym 8535 w_smi_data_output[6]
.sym 8540 w_rx_09_fifo_pulled_data[10]
.sym 8544 w_rx_09_fifo_pulled_data[26]
.sym 8545 w_rx_09_fifo_pulled_data[16]
.sym 8547 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[1]
.sym 8549 rx_09_fifo.wr_addr[4]
.sym 8553 i_smi_a1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 8556 i_smi_a1_SB_LUT4_I3_O[1]
.sym 8557 i_smi_a1_SB_LUT4_I2_O_SB_LUT4_I3_2_I2_SB_LUT4_O_I1[2]
.sym 8559 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 8562 smi_ctrl_ins.int_cnt_09[5]
.sym 8563 i_smi_a1_SB_LUT4_I2_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 8569 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 8571 i_smi_a1_SB_LUT4_I2_O_SB_LUT4_I3_I2[2]
.sym 8572 i_smi_a1_SB_LUT4_I2_O[2]
.sym 8573 i_smi_a1_SB_LUT4_I2_O_SB_LUT4_I3_2_I2_SB_LUT4_O_I1[2]
.sym 8574 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 8575 i_smi_a1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 8579 i_smi_a1_SB_LUT4_I2_O[1]
.sym 8580 i_smi_a1_SB_LUT4_I2_O_SB_LUT4_I3_1_O[1]
.sym 8582 smi_ctrl_ins.int_cnt_09[4]
.sym 8583 i_smi_a1_SB_LUT4_I1_O[0]
.sym 8585 w_rx_09_fifo_pulled_data[0]
.sym 8586 $PACKER_VCC_NET
.sym 8587 i_smi_a1_SB_LUT4_I2_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 8588 smi_ctrl_ins.int_cnt_09[5]
.sym 8589 i_smi_a1_SB_LUT4_I2_O_SB_LUT4_I3_1_O[3]
.sym 8592 w_rx_24_fifo_pulled_data[15]
.sym 8593 i_smi_a1_SB_LUT4_I1_O[1]
.sym 8594 $PACKER_VCC_NET
.sym 8595 i_smi_a1_SB_LUT4_I2_O_SB_LUT4_I3_1_O[2]
.sym 8596 smi_ctrl_ins.r_fifo_09_pull_SB_DFFESR_Q_E
.sym 8599 i_smi_a1_SB_LUT4_I2_O_SB_LUT4_I3_1_I2[1]
.sym 8600 w_rx_24_fifo_pulled_data[7]
.sym 8601 $nextpnr_ICESTORM_LC_5$O
.sym 8604 i_smi_a1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 8607 i_smi_a1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[2]
.sym 8609 smi_ctrl_ins.int_cnt_09[4]
.sym 8610 $PACKER_VCC_NET
.sym 8611 i_smi_a1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 8614 $PACKER_VCC_NET
.sym 8615 smi_ctrl_ins.int_cnt_09[5]
.sym 8617 i_smi_a1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[2]
.sym 8620 i_smi_a1_SB_LUT4_I2_O[2]
.sym 8621 w_rx_09_fifo_pulled_data[0]
.sym 8623 i_smi_a1_SB_LUT4_I2_O_SB_LUT4_I3_I2[2]
.sym 8626 i_smi_a1_SB_LUT4_I2_O_SB_LUT4_I3_1_O[3]
.sym 8627 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 8628 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 8629 i_smi_a1_SB_LUT4_I2_O[1]
.sym 8632 i_smi_a1_SB_LUT4_I2_O_SB_LUT4_I3_1_I2[1]
.sym 8633 i_smi_a1_SB_LUT4_I2_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 8634 w_rx_24_fifo_pulled_data[15]
.sym 8635 w_rx_24_fifo_pulled_data[7]
.sym 8638 i_smi_a1_SB_LUT4_I2_O_SB_LUT4_I3_2_I2_SB_LUT4_O_I1[2]
.sym 8639 i_smi_a1_SB_LUT4_I1_O[0]
.sym 8641 i_smi_a1_SB_LUT4_I1_O[1]
.sym 8644 i_smi_a1_SB_LUT4_I2_O_SB_LUT4_I3_1_O[2]
.sym 8645 i_smi_a1_SB_LUT4_I2_O_SB_LUT4_I3_1_O[3]
.sym 8646 i_smi_a1_SB_LUT4_I2_O[1]
.sym 8647 i_smi_a1_SB_LUT4_I2_O_SB_LUT4_I3_1_O[1]
.sym 8648 smi_ctrl_ins.r_fifo_09_pull_SB_DFFESR_Q_E
.sym 8649 i_glob_clock$SB_IO_IN_$glb_clk
.sym 8650 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I2_O[2]_$glb_sr
.sym 8652 w_smi_data_output[4]
.sym 8653 smi_ctrl_ins.int_cnt_09_SB_DFFESR_Q_E
.sym 8654 smi_ctrl_ins.r_fifo_09_pull_SB_DFFESR_Q_E
.sym 8655 i_smi_a1_SB_LUT4_I3_I0_SB_CARRY_CO_I1[5]
.sym 8656 i_smi_a1_SB_LUT4_I2_O_SB_LUT4_I3_2_I2_SB_LUT4_O_I1[0]
.sym 8657 i_smi_a1_SB_LUT4_I3_I0_SB_CARRY_CO_I1[4]
.sym 8658 w_smi_data_output[3]
.sym 8663 io_pmod[4]$SB_IO_IN
.sym 8664 w_smi_data_output[7]
.sym 8668 w_smi_data_output[6]
.sym 8673 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 8679 i_smi_a1_SB_LUT4_I1_O[1]
.sym 8681 i_smi_a1_SB_LUT4_I1_O[0]
.sym 8683 io_pmod[2]$SB_IO_IN
.sym 8686 smi_ctrl_ins.int_cnt_24_SB_DFFESR_Q_E
.sym 8694 i_smi_a1_SB_LUT4_I2_O[1]
.sym 8695 $PACKER_VCC_NET
.sym 8696 i_smi_a1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 8697 i_smi_a1_SB_LUT4_I1_O[1]
.sym 8698 w_rx_24_fifo_pulled_data[6]
.sym 8701 i_smi_a1_SB_LUT4_I2_O_SB_LUT4_I3_I2[1]
.sym 8703 $PACKER_VCC_NET
.sym 8706 i_smi_a1_SB_LUT4_I1_O[0]
.sym 8707 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 8708 i_smi_a1_SB_LUT4_I2_O_SB_LUT4_I3_1_I2[1]
.sym 8709 i_smi_a1_SB_LUT4_I2_O_SB_LUT4_I3_1_O[3]
.sym 8710 smi_ctrl_ins.int_cnt_09_SB_DFFESR_Q_E
.sym 8713 i_smi_a1_SB_LUT4_I2_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 8714 smi_ctrl_ins.int_cnt_24[4]
.sym 8716 smi_ctrl_ins.int_cnt_24[5]
.sym 8718 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 8721 i_smi_a1_SB_LUT4_I2_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 8722 w_rx_24_fifo_pulled_data[14]
.sym 8724 $nextpnr_ICESTORM_LC_2$O
.sym 8727 i_smi_a1_SB_LUT4_I2_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 8730 i_smi_a1_SB_LUT4_I2_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[2]
.sym 8732 smi_ctrl_ins.int_cnt_24[4]
.sym 8733 $PACKER_VCC_NET
.sym 8738 smi_ctrl_ins.int_cnt_24[5]
.sym 8739 $PACKER_VCC_NET
.sym 8740 i_smi_a1_SB_LUT4_I2_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[2]
.sym 8743 w_rx_24_fifo_pulled_data[14]
.sym 8744 w_rx_24_fifo_pulled_data[6]
.sym 8745 i_smi_a1_SB_LUT4_I2_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 8746 i_smi_a1_SB_LUT4_I2_O_SB_LUT4_I3_1_I2[1]
.sym 8749 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 8750 i_smi_a1_SB_LUT4_I2_O_SB_LUT4_I3_1_O[3]
.sym 8751 i_smi_a1_SB_LUT4_I2_O[1]
.sym 8752 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 8755 i_smi_a1_SB_LUT4_I1_O[0]
.sym 8756 i_smi_a1_SB_LUT4_I2_O_SB_LUT4_I3_I2[1]
.sym 8757 i_smi_a1_SB_LUT4_I1_O[1]
.sym 8761 i_smi_a1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 8762 i_smi_a1_SB_LUT4_I1_O[0]
.sym 8764 i_smi_a1_SB_LUT4_I1_O[1]
.sym 8771 smi_ctrl_ins.int_cnt_09_SB_DFFESR_Q_E
.sym 8772 i_glob_clock$SB_IO_IN_$glb_clk
.sym 8773 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I2_O[2]_$glb_sr
.sym 8776 smi_ctrl_ins.int_cnt_09_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1[5]
.sym 8777 i_smi_a1_SB_LUT4_I2_O_SB_LUT4_I3_I2[0]
.sym 8778 i_smi_a1_SB_LUT4_I3_O[0]
.sym 8779 i_smi_a1_SB_LUT4_I2_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 8780 smi_ctrl_ins.int_cnt_24[4]
.sym 8781 smi_ctrl_ins.int_cnt_09_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 8782 i_smi_a2_SB_LUT4_I2_O_SB_LUT4_I0_O
.sym 8788 rx_09_fifo.rd_addr_gray_wr_r[5]
.sym 8790 rx_09_fifo.rd_addr_gray_wr_r[3]
.sym 8791 w_smi_data_output[3]
.sym 8798 i_button_SB_LUT4_I3_I2[0]
.sym 8799 w_rx_09_fifo_push
.sym 8801 i_smi_a1_SB_LUT4_I2_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 8804 w_rx_09_fifo_full
.sym 8817 smi_ctrl_ins.int_cnt_09_SB_DFFESR_Q_E
.sym 8819 i_smi_a1_SB_LUT4_I2_O_SB_LUT4_I3_I2[2]
.sym 8821 $PACKER_VCC_NET
.sym 8826 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_CARRY_CO_CI[5]
.sym 8828 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I1[0]
.sym 8832 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I1[4]
.sym 8836 i_smi_a1_SB_LUT4_I2_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 8837 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_CARRY_CO_CI[3]
.sym 8839 i_smi_a1_SB_LUT4_I1_O[1]
.sym 8840 w_rx_24_fifo_pulled_data[28]
.sym 8841 i_smi_a1_SB_LUT4_I1_O[0]
.sym 8842 i_smi_a1_SB_LUT4_I2_O_SB_LUT4_I3_1_I2[1]
.sym 8843 w_rx_24_fifo_pulled_data[20]
.sym 8847 $nextpnr_ICESTORM_LC_0$O
.sym 8850 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_CARRY_CO_CI[3]
.sym 8853 i_smi_a2_SB_LUT4_I2_I1[4]
.sym 8856 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I1[4]
.sym 8859 $nextpnr_ICESTORM_LC_1$I3
.sym 8862 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_CARRY_CO_CI[5]
.sym 8865 $nextpnr_ICESTORM_LC_1$COUT
.sym 8867 $PACKER_VCC_NET
.sym 8869 $nextpnr_ICESTORM_LC_1$I3
.sym 8873 i_smi_a1_SB_LUT4_I1_O[1]
.sym 8874 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I1[0]
.sym 8875 $nextpnr_ICESTORM_LC_1$COUT
.sym 8878 i_smi_a1_SB_LUT4_I1_O[1]
.sym 8880 i_smi_a1_SB_LUT4_I1_O[0]
.sym 8881 i_smi_a1_SB_LUT4_I2_O_SB_LUT4_I3_I2[2]
.sym 8885 i_smi_a1_SB_LUT4_I2_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 8890 i_smi_a1_SB_LUT4_I2_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 8891 i_smi_a1_SB_LUT4_I2_O_SB_LUT4_I3_1_I2[1]
.sym 8892 w_rx_24_fifo_pulled_data[20]
.sym 8893 w_rx_24_fifo_pulled_data[28]
.sym 8894 smi_ctrl_ins.int_cnt_09_SB_DFFESR_Q_E
.sym 8895 i_glob_clock$SB_IO_IN_$glb_clk
.sym 8896 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I2_O[2]_$glb_sr
.sym 8898 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I1[4]
.sym 8899 w_tx_data_smi[1]
.sym 8900 w_tx_data_smi[0]
.sym 8901 w_tx_data_smi[3]
.sym 8902 smi_ctrl_ins.int_cnt_24_SB_DFFESR_Q_E
.sym 8903 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 8904 i_smi_a1_SB_LUT4_I1_O[3]
.sym 8917 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 8921 i_smi_a2$SB_IO_IN
.sym 8922 w_rx_24_fifo_pull
.sym 8926 i_smi_a3$SB_IO_IN
.sym 8928 rx_24_fifo.rd_addr[6]
.sym 8929 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[1]
.sym 8930 rx_24_fifo.rd_addr[2]
.sym 8940 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I1[5]
.sym 8941 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 8942 i_smi_a1_SB_LUT4_I2_O[1]
.sym 8944 smi_ctrl_ins.int_cnt_24[4]
.sym 8945 w_rx_24_fifo_empty
.sym 8949 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_CARRY_CO_CI[5]
.sym 8950 smi_ctrl_ins.int_cnt_24[5]
.sym 8951 i_smi_a1_SB_LUT4_I2_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 8952 i_smi_a1_SB_LUT4_I2_O_SB_LUT4_I3_1_I2[1]
.sym 8953 w_rx_24_fifo_pulled_data[23]
.sym 8955 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I1[4]
.sym 8956 smi_ctrl_ins.int_cnt_24_SB_DFFESR_Q_E
.sym 8960 i_smi_a1_SB_LUT4_I1_O[1]
.sym 8961 w_rx_24_fifo_pulled_data[31]
.sym 8964 i_smi_a1_SB_LUT4_I1_O[0]
.sym 8970 $nextpnr_ICESTORM_LC_17$O
.sym 8972 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I1[4]
.sym 8976 $nextpnr_ICESTORM_LC_18$I3
.sym 8978 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_CARRY_CO_CI[5]
.sym 8986 $nextpnr_ICESTORM_LC_18$I3
.sym 8989 smi_ctrl_ins.int_cnt_24[5]
.sym 8995 i_smi_a1_SB_LUT4_I1_O[1]
.sym 8996 i_smi_a1_SB_LUT4_I1_O[0]
.sym 8997 i_smi_a1_SB_LUT4_I2_O[1]
.sym 9001 smi_ctrl_ins.int_cnt_24[5]
.sym 9002 smi_ctrl_ins.int_cnt_24[4]
.sym 9003 w_rx_24_fifo_empty
.sym 9004 i_smi_a1_SB_LUT4_I2_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 9007 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I1[5]
.sym 9008 i_smi_a1_SB_LUT4_I1_O[0]
.sym 9009 i_smi_a1_SB_LUT4_I1_O[1]
.sym 9010 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 9013 w_rx_24_fifo_pulled_data[31]
.sym 9014 w_rx_24_fifo_pulled_data[23]
.sym 9015 i_smi_a1_SB_LUT4_I2_O_SB_LUT4_I3_1_I2[1]
.sym 9016 i_smi_a1_SB_LUT4_I2_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 9017 smi_ctrl_ins.int_cnt_24_SB_DFFESR_Q_E
.sym 9018 i_glob_clock$SB_IO_IN_$glb_clk
.sym 9019 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I2_O[2]_$glb_sr
.sym 9020 rx_24_fifo.empty_o_SB_LUT4_I2_I3[2]
.sym 9021 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I0[2]
.sym 9022 rx_24_fifo.rd_addr[0]
.sym 9023 smi_ctrl_ins.r_fifo_24_pull_SB_LUT4_I3_I0[0]
.sym 9024 rx_24_fifo.rd_addr[3]
.sym 9025 rx_24_fifo.rd_addr[5]
.sym 9026 rx_24_fifo.rd_addr[7]
.sym 9027 rx_24_fifo.rd_addr[1]
.sym 9039 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 9041 w_rx_24_fifo_empty
.sym 9044 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 9045 rx_24_fifo.rd_addr[3]
.sym 9049 rx_24_fifo.rd_addr[7]
.sym 9050 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[0]
.sym 9051 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 9052 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 9054 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 9063 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I0[3]
.sym 9064 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 9067 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 9068 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[0]
.sym 9069 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 9072 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.sym 9073 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 9075 w_rx_24_fifo_pull
.sym 9078 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 9079 smi_ctrl_ins.r_fifo_24_pull_SB_DFFESR_Q_E
.sym 9081 rx_24_fifo.rd_addr[3]
.sym 9082 i_smi_a1_SB_LUT4_I1_O[0]
.sym 9083 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 9084 rx_24_fifo.rd_addr[1]
.sym 9085 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 9086 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I0[2]
.sym 9087 rx_24_fifo.rd_addr[0]
.sym 9089 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[1]
.sym 9090 rx_24_fifo.rd_addr[2]
.sym 9091 i_smi_a1_SB_LUT4_I1_O[1]
.sym 9100 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 9101 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I0[3]
.sym 9102 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 9103 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I0[2]
.sym 9106 rx_24_fifo.rd_addr[2]
.sym 9107 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[0]
.sym 9108 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.sym 9109 rx_24_fifo.rd_addr[1]
.sym 9112 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[1]
.sym 9114 rx_24_fifo.rd_addr[0]
.sym 9118 rx_24_fifo.rd_addr[3]
.sym 9119 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 9120 rx_24_fifo.rd_addr[2]
.sym 9121 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 9124 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 9126 w_rx_24_fifo_pull
.sym 9131 i_smi_a1_SB_LUT4_I1_O[0]
.sym 9132 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 9133 i_smi_a1_SB_LUT4_I1_O[1]
.sym 9137 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 9138 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 9140 smi_ctrl_ins.r_fifo_24_pull_SB_DFFESR_Q_E
.sym 9141 i_glob_clock$SB_IO_IN_$glb_clk
.sym 9142 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I2_O[2]_$glb_sr
.sym 9144 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 9145 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 9146 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 9147 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[4]
.sym 9148 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I2_O[1]
.sym 9149 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I2_O[2]
.sym 9150 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 9157 smi_ctrl_ins.r_fifo_24_pull_SB_LUT4_I3_1_O
.sym 9159 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I2_O_SB_LUT4_I3_O[3]
.sym 9160 rx_24_fifo.rd_addr[1]
.sym 9161 smi_ctrl_ins.o_data_out_SB_DFFESS_Q_E
.sym 9166 rx_24_fifo.rd_addr[0]
.sym 9167 rx_24_fifo.rd_addr[0]
.sym 9168 i_smi_a1_SB_LUT4_I1_O[0]
.sym 9169 w_rx_24_fifo_empty
.sym 9171 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 9174 smi_ctrl_ins.r_fifo_24_pull_SB_LUT4_I3_1_O
.sym 9177 i_smi_a1_SB_LUT4_I1_O[1]
.sym 9185 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[0]
.sym 9188 rx_24_fifo.rd_addr[3]
.sym 9189 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 9190 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I2_O[0]
.sym 9191 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[2]
.sym 9197 rx_24_fifo.rd_addr[5]
.sym 9198 rx_24_fifo.rd_addr[6]
.sym 9200 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I0_O[3]
.sym 9201 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 9202 w_rx_09_fifo_data[1]
.sym 9206 rx_24_fifo.rd_addr[4]
.sym 9208 w_lvds_rx_09_d0
.sym 9210 w_lvds_rx_09_d1
.sym 9211 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 9212 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[4]
.sym 9217 rx_24_fifo.rd_addr[5]
.sym 9218 rx_24_fifo.rd_addr[6]
.sym 9219 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I2_O[0]
.sym 9220 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 9223 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[2]
.sym 9224 rx_24_fifo.rd_addr[4]
.sym 9231 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I0_O[3]
.sym 9232 w_lvds_rx_09_d0
.sym 9236 rx_24_fifo.rd_addr[3]
.sym 9237 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[0]
.sym 9238 rx_24_fifo.rd_addr[4]
.sym 9241 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I0_O[3]
.sym 9242 w_lvds_rx_09_d1
.sym 9249 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 9250 w_rx_09_fifo_data[1]
.sym 9253 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 9256 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[4]
.sym 9263 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_I3_O_$glb_ce
.sym 9264 lvds_clock_buf
.sym 9265 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I2_O[2]_$glb_sr
.sym 9266 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[1]
.sym 9267 rx_24_fifo.wr_addr_gray[6]
.sym 9268 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 9270 rx_24_fifo.wr_addr_gray[3]
.sym 9271 rx_24_fifo.wr_addr_gray[1]
.sym 9272 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[0]
.sym 9273 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[3]
.sym 9291 w_rx_09_fifo_push
.sym 9292 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_DFFNESR_Q_E
.sym 9296 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I2_O[1]
.sym 9297 rx_24_fifo.rd_addr[6]
.sym 9298 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I2_O[2]
.sym 9301 w_rx_09_fifo_full
.sym 9313 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[1]
.sym 9317 rx_24_fifo.wr_addr_gray_rd[1]
.sym 9318 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[0]
.sym 9320 rx_24_fifo.wr_addr_gray_rd[4]
.sym 9321 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 9322 rx_24_fifo.wr_addr_gray_rd[3]
.sym 9323 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[1]
.sym 9324 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[0]
.sym 9327 rx_24_fifo.wr_addr_gray[3]
.sym 9330 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[3]
.sym 9332 w_rx_24_fifo_push
.sym 9335 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[2]
.sym 9336 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[2]
.sym 9338 rx_24_fifo.wr_addr_gray_rd[2]
.sym 9342 rx_24_fifo.wr_addr_gray_rd[2]
.sym 9349 rx_24_fifo.wr_addr_gray_rd[3]
.sym 9352 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[0]
.sym 9354 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[1]
.sym 9355 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[2]
.sym 9360 rx_24_fifo.wr_addr_gray_rd[1]
.sym 9364 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[2]
.sym 9365 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[3]
.sym 9366 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[1]
.sym 9367 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[0]
.sym 9373 rx_24_fifo.wr_addr_gray_rd[4]
.sym 9377 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 9378 w_rx_24_fifo_push
.sym 9385 rx_24_fifo.wr_addr_gray[3]
.sym 9387 r_counter[0]_$glb_clk
.sym 9390 rx_24_fifo.rd_addr_gray_wr_r[1]
.sym 9392 rx_24_fifo.rd_addr_gray_wr[4]
.sym 9393 rx_24_fifo.rd_addr_gray_wr[5]
.sym 9395 rx_24_fifo.rd_addr_gray_wr_r[4]
.sym 9396 rx_24_fifo.rd_addr_gray_wr[2]
.sym 9403 rx_24_fifo.wr_addr_gray_rd[1]
.sym 9406 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[3]
.sym 9407 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 9408 rx_24_fifo.wr_addr_gray_rd[4]
.sym 9413 i_smi_a3$SB_IO_IN
.sym 9416 rx_24_fifo.rd_addr_gray[5]
.sym 9418 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 9420 rx_24_fifo.rd_addr[6]
.sym 9421 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[1]
.sym 9422 rx_24_fifo.rd_addr[2]
.sym 9424 rx_24_fifo.rd_addr_gray_wr_r[1]
.sym 9432 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 9434 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 9435 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I2_O_SB_LUT4_I3_O[3]
.sym 9436 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[0]
.sym 9438 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 9440 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 9442 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 9443 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I2_O[3]
.sym 9445 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 9448 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I2_O_SB_LUT4_I3_O[0]
.sym 9451 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 9454 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[1]
.sym 9456 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I2_O[1]
.sym 9458 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I2_O[2]
.sym 9459 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I2_O[0]
.sym 9461 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 9469 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I2_O_SB_LUT4_I3_O[3]
.sym 9470 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 9471 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 9472 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I2_O_SB_LUT4_I3_O[0]
.sym 9475 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I2_O[3]
.sym 9476 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I2_O[2]
.sym 9477 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I2_O[0]
.sym 9478 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I2_O[1]
.sym 9481 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 9482 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 9483 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 9484 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 9487 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 9488 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 9489 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 9490 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 9493 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[1]
.sym 9496 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[0]
.sym 9506 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 9507 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 9508 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 9510 r_counter[0]_$glb_clk
.sym 9511 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I2_O[2]_$glb_sr
.sym 9512 w_rx_09_fifo_push
.sym 9518 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E
.sym 9526 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 9528 w_rx_24_fifo_empty
.sym 9530 rx_24_fifo.rd_addr_gray[4]
.sym 9532 sys_ctrl_ins.reset_cmd
.sym 9536 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 9542 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 9543 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[1]
.sym 9554 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I1[1]
.sym 9557 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I0_O[3]
.sym 9560 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 9561 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 9562 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3[1]
.sym 9563 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I1[2]
.sym 9564 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_DFFNESR_Q_E
.sym 9565 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 9571 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3[0]
.sym 9573 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I0_O[1]
.sym 9575 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 9579 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 9582 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 9586 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3[0]
.sym 9588 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3[1]
.sym 9592 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I1[2]
.sym 9593 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I0_O[3]
.sym 9594 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 9595 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I0_O[1]
.sym 9598 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I0_O[1]
.sym 9599 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I1[1]
.sym 9600 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I0_O[3]
.sym 9601 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 9612 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 9613 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 9616 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 9623 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 9624 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 9625 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 9632 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_DFFNESR_Q_E
.sym 9633 lvds_clock_buf
.sym 9634 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I2_O[2]_$glb_sr
.sym 9636 rx_24_fifo.rd_addr_gray[5]
.sym 9637 rx_24_fifo.rd_addr_gray[1]
.sym 9638 rx_24_fifo.rd_addr[6]
.sym 9639 rx_24_fifo.rd_addr[2]
.sym 9640 rx_24_fifo.rd_addr_gray[2]
.sym 9656 io_ctrl_ins.pmod_state_SB_DFFE_Q_E
.sym 9662 smi_ctrl_ins.r_fifo_24_pull_SB_LUT4_I3_1_O
.sym 9677 rx_24_fifo.wr_addr_gray_rd[0]
.sym 9678 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3[0]
.sym 9681 lvds_rx_09_inst.r_phase_count[0]
.sym 9685 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3[1]
.sym 9688 $PACKER_VCC_NET
.sym 9689 lvds_rx_09_inst.r_phase_count[0]
.sym 9698 rx_24_fifo.wr_addr_gray[2]
.sym 9703 lvds_rx_09_inst.r_phase_count[1]
.sym 9708 $nextpnr_ICESTORM_LC_6$O
.sym 9710 lvds_rx_09_inst.r_phase_count[0]
.sym 9714 lvds_rx_09_inst.r_phase_count_SB_CARRY_CI_CO[2]
.sym 9716 lvds_rx_09_inst.r_phase_count[1]
.sym 9717 $PACKER_VCC_NET
.sym 9718 lvds_rx_09_inst.r_phase_count[0]
.sym 9722 $PACKER_VCC_NET
.sym 9723 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3[1]
.sym 9724 lvds_rx_09_inst.r_phase_count_SB_CARRY_CI_CO[2]
.sym 9730 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3[0]
.sym 9734 rx_24_fifo.wr_addr_gray_rd[0]
.sym 9740 rx_24_fifo.wr_addr_gray[2]
.sym 9756 r_counter[0]_$glb_clk
.sym 9784 rx_24_fifo.rd_addr[6]
.sym 9825 rx_24_fifo.wr_addr_gray_rd[5]
.sym 9857 rx_24_fifo.wr_addr_gray_rd[5]
.sym 9879 r_counter[0]_$glb_clk
.sym 9894 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R
.sym 9905 i_smi_a3$SB_IO_IN
.sym 10023 o_shdn_rx_lna$SB_IO_OUT
.sym 10172 o_shdn_rx_lna$SB_IO_OUT
.sym 10194 o_shdn_rx_lna$SB_IO_OUT
.sym 10201 io_smi_data[2]$SB_IO_OUT
.sym 10204 io_smi_data[1]$SB_IO_OUT
.sym 10223 io_smi_data[2]$SB_IO_OUT
.sym 10224 io_smi_data[1]$SB_IO_OUT
.sym 10226 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[1]
.sym 10227 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[0]
.sym 10228 smi_ctrl_ins.r_fifo_09_pull_SB_LUT4_I2_O_SB_LUT4_I3_O[0]
.sym 10229 smi_ctrl_ins.r_fifo_09_pull_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 10230 smi_ctrl_ins.r_fifo_09_pull_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0[0]
.sym 10231 rx_09_fifo.rd_addr[2]
.sym 10232 rx_09_fifo.rd_addr[4]
.sym 10233 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[3]
.sym 10269 rx_09_fifo.rd_addr[3]
.sym 10278 rx_09_fifo.rd_addr[5]
.sym 10283 rx_09_fifo.rd_addr[1]
.sym 10284 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I1[1]
.sym 10285 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3[1]
.sym 10286 rx_09_fifo.rd_addr[0]
.sym 10297 rx_09_fifo.rd_addr[2]
.sym 10298 rx_09_fifo.rd_addr[4]
.sym 10300 $nextpnr_ICESTORM_LC_10$O
.sym 10303 rx_09_fifo.rd_addr[0]
.sym 10306 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[2]
.sym 10308 rx_09_fifo.rd_addr[1]
.sym 10310 rx_09_fifo.rd_addr[0]
.sym 10312 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[3]
.sym 10315 rx_09_fifo.rd_addr[2]
.sym 10316 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[2]
.sym 10318 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[4]
.sym 10321 rx_09_fifo.rd_addr[3]
.sym 10322 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[3]
.sym 10324 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[5]
.sym 10326 rx_09_fifo.rd_addr[4]
.sym 10328 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[4]
.sym 10330 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[6]
.sym 10333 rx_09_fifo.rd_addr[5]
.sym 10334 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[5]
.sym 10336 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[7]
.sym 10338 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3[1]
.sym 10340 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[6]
.sym 10344 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I1[1]
.sym 10346 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[7]
.sym 10354 lvds_rx_09_inst.r_push_SB_LUT4_I3_1_O
.sym 10355 rx_09_fifo.wr_addr_gray_rd_r[1]
.sym 10356 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3[2]
.sym 10357 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I1[2]
.sym 10358 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I1[0]
.sym 10359 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0[1]
.sym 10360 rx_09_fifo.wr_addr_gray_rd[5]
.sym 10361 rx_09_fifo.wr_addr_gray_rd[1]
.sym 10367 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[0]
.sym 10368 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[5]
.sym 10370 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 10371 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[3]
.sym 10373 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[1]
.sym 10385 io_smi_data[7]$SB_IO_OUT
.sym 10392 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 10396 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[1]
.sym 10405 rx_09_fifo.wr_addr[0]
.sym 10413 io_smi_data[0]$SB_IO_OUT
.sym 10417 rx_09_fifo.rd_addr[4]
.sym 10424 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I1[1]
.sym 10425 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3[1]
.sym 10432 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 10433 smi_ctrl_ins.r_fifo_09_pull_SB_LUT4_I3_1_O
.sym 10436 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[5]
.sym 10437 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 10441 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 10442 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 10445 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 10446 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 10451 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I1[0]
.sym 10452 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I1[3]
.sym 10453 smi_ctrl_ins.r_fifo_09_pull_SB_LUT4_I3_O[0]
.sym 10455 smi_ctrl_ins.r_fifo_09_pull_SB_LUT4_I3_O[1]
.sym 10456 rx_09_fifo.wr_addr_gray_rd_r[1]
.sym 10460 i_smi_a1_SB_LUT4_I3_O[1]
.sym 10464 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I1[0]
.sym 10465 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 10466 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 10467 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I1[3]
.sym 10471 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 10477 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[5]
.sym 10483 smi_ctrl_ins.r_fifo_09_pull_SB_LUT4_I3_O[0]
.sym 10484 smi_ctrl_ins.r_fifo_09_pull_SB_LUT4_I3_O[1]
.sym 10488 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 10490 i_smi_a1_SB_LUT4_I3_O[1]
.sym 10500 i_smi_a1_SB_LUT4_I3_O[1]
.sym 10501 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 10502 rx_09_fifo.wr_addr_gray_rd_r[1]
.sym 10503 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 10508 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 10510 smi_ctrl_ins.r_fifo_09_pull_SB_LUT4_I3_1_O
.sym 10511 r_counter[0]_$glb_clk
.sym 10512 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I2_O[2]_$glb_sr
.sym 10514 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[1]
.sym 10515 rx_09_fifo.full_o_SB_LUT4_I3_O[1]
.sym 10516 rx_09_fifo.full_o_SB_LUT4_I3_O[2]
.sym 10517 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[4]
.sym 10518 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[5]
.sym 10519 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[6]
.sym 10520 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[7]
.sym 10523 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I2_O[1]
.sym 10526 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 10528 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I1[1]
.sym 10529 smi_ctrl_ins.r_fifo_09_pull_SB_LUT4_I3_1_O
.sym 10533 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0[2]
.sym 10535 smi_ctrl_ins.r_fifo_09_pull_SB_LUT4_I3_1_O
.sym 10537 rx_09_fifo.wr_addr[0]
.sym 10538 rx_09_fifo.wr_addr_gray_rd[7]
.sym 10539 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I1[1]
.sym 10540 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_6_D_SB_LUT4_O_I1[3]
.sym 10542 smi_ctrl_ins.r_fifo_09_pull_SB_LUT4_I3_1_O
.sym 10543 w_rx_09_fifo_push
.sym 10545 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[1]
.sym 10548 $PACKER_VCC_NET
.sym 10554 w_smi_data_output[1]
.sym 10556 rx_09_fifo.rd_addr[5]
.sym 10557 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I1[1]
.sym 10558 rx_09_fifo.wr_addr[0]
.sym 10559 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 10560 w_rx_09_fifo_pulled_data[16]
.sym 10561 w_rx_09_fifo_pulled_data[26]
.sym 10563 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[1]
.sym 10566 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I1[0]
.sym 10567 w_rx_09_fifo_pulled_data[10]
.sym 10568 smi_ctrl_ins.r_fifo_09_pull_SB_LUT4_I2_O[3]
.sym 10569 io_pmod[2]$SB_IO_IN
.sym 10571 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[1]
.sym 10572 i_smi_a3$SB_IO_IN
.sym 10575 i_smi_a1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 10576 i_smi_a1_SB_LUT4_I3_O[1]
.sym 10578 w_rx_09_fifo_pulled_data[0]
.sym 10579 i_smi_a1_SB_LUT4_I2_O_SB_LUT4_I3_I2[1]
.sym 10581 lvds_rx_09_inst.r_push_SB_LUT4_I3_1_O
.sym 10582 rx_09_fifo.rd_addr[4]
.sym 10583 i_smi_a1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 10587 rx_09_fifo.wr_addr[0]
.sym 10590 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[1]
.sym 10593 rx_09_fifo.rd_addr[4]
.sym 10594 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[1]
.sym 10595 smi_ctrl_ins.r_fifo_09_pull_SB_LUT4_I2_O[3]
.sym 10596 rx_09_fifo.rd_addr[5]
.sym 10599 w_rx_09_fifo_pulled_data[10]
.sym 10600 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 10601 i_smi_a1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 10602 w_rx_09_fifo_pulled_data[26]
.sym 10606 w_smi_data_output[1]
.sym 10608 i_smi_a3$SB_IO_IN
.sym 10613 rx_09_fifo.wr_addr[0]
.sym 10623 io_pmod[2]$SB_IO_IN
.sym 10624 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I1[0]
.sym 10625 i_smi_a1_SB_LUT4_I3_O[1]
.sym 10626 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I1[1]
.sym 10629 i_smi_a1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 10630 w_rx_09_fifo_pulled_data[16]
.sym 10631 w_rx_09_fifo_pulled_data[0]
.sym 10632 i_smi_a1_SB_LUT4_I2_O_SB_LUT4_I3_I2[1]
.sym 10633 lvds_rx_09_inst.r_push_SB_LUT4_I3_1_O
.sym 10634 lvds_clock_buf
.sym 10635 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I2_O[2]_$glb_sr
.sym 10636 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1[1]
.sym 10637 w_rx_09_fifo_full
.sym 10638 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[2]
.sym 10639 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 10640 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 10641 rx_09_fifo.full_o_SB_LUT4_I3_O[3]
.sym 10642 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[1]
.sym 10643 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[3]
.sym 10647 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I2_O[2]
.sym 10652 rx_09_fifo.wr_addr[4]
.sym 10654 rx_09_fifo.wr_addr[6]
.sym 10657 io_pmod[2]$SB_IO_IN
.sym 10667 lvds_rx_09_inst.r_push_SB_LUT4_I3_1_O
.sym 10679 i_smi_a1_SB_LUT4_I2_O_SB_LUT4_I3_I2[2]
.sym 10680 i_smi_a1_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 10681 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_5_D_SB_LUT4_O_I1[3]
.sym 10683 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_2_D_SB_LUT4_O_I1[3]
.sym 10684 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_7_D_SB_LUT4_O_I0[0]
.sym 10686 i_smi_a3$SB_IO_IN
.sym 10687 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_5_D_SB_LUT4_O_I1[1]
.sym 10689 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 10690 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 10692 i_smi_a1_SB_LUT4_I2_O_SB_LUT4_I3_O[3]
.sym 10693 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_6_D_SB_LUT4_O_I1[1]
.sym 10695 i_smi_a2_SB_LUT4_I2_O_SB_LUT4_I0_O
.sym 10696 i_smi_a1_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 10700 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_6_D_SB_LUT4_O_I1[3]
.sym 10703 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_2_D_SB_LUT4_O_I1[1]
.sym 10704 w_smi_data_output[2]
.sym 10706 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_7_D_SB_LUT4_O_I0[2]
.sym 10707 i_smi_a1_SB_LUT4_I2_O[2]
.sym 10708 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_7_D_SB_LUT4_O_I0[1]
.sym 10710 i_smi_a1_SB_LUT4_I2_O_SB_LUT4_I3_I2[2]
.sym 10711 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_6_D_SB_LUT4_O_I1[3]
.sym 10712 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_6_D_SB_LUT4_O_I1[1]
.sym 10713 i_smi_a1_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 10722 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_7_D_SB_LUT4_O_I0[1]
.sym 10723 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_7_D_SB_LUT4_O_I0[0]
.sym 10724 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_7_D_SB_LUT4_O_I0[2]
.sym 10725 i_smi_a1_SB_LUT4_I2_O[2]
.sym 10728 i_smi_a1_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 10729 i_smi_a1_SB_LUT4_I2_O_SB_LUT4_I3_I2[2]
.sym 10730 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_5_D_SB_LUT4_O_I1[1]
.sym 10731 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_5_D_SB_LUT4_O_I1[3]
.sym 10734 w_smi_data_output[2]
.sym 10736 i_smi_a3$SB_IO_IN
.sym 10740 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_2_D_SB_LUT4_O_I1[1]
.sym 10741 i_smi_a1_SB_LUT4_I2_O_SB_LUT4_I3_I2[2]
.sym 10742 i_smi_a1_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 10743 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_2_D_SB_LUT4_O_I1[3]
.sym 10746 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 10747 i_smi_a1_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 10748 i_smi_a1_SB_LUT4_I2_O_SB_LUT4_I3_I2[2]
.sym 10749 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 10752 i_smi_a1_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 10753 i_smi_a1_SB_LUT4_I2_O_SB_LUT4_I3_I2[2]
.sym 10754 i_smi_a1_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 10755 i_smi_a1_SB_LUT4_I2_O_SB_LUT4_I3_O[3]
.sym 10756 i_smi_a2_SB_LUT4_I2_O_SB_LUT4_I0_O
.sym 10757 i_glob_clock$SB_IO_IN_$glb_clk
.sym 10760 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 10761 smi_ctrl_ins.int_cnt_09_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 10762 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 10763 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1[2]
.sym 10764 rx_09_fifo.rd_addr_gray_wr_r[7]
.sym 10765 i_smi_a2_SB_LUT4_I2_O_SB_LUT4_I0_O
.sym 10766 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 10771 w_rx_09_fifo_push
.sym 10773 w_smi_data_output[5]
.sym 10780 w_rx_09_fifo_full
.sym 10784 i_smi_a1_SB_LUT4_I1_O[1]
.sym 10789 i_smi_a2$SB_IO_IN
.sym 10792 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_7_D_SB_LUT4_O_I0[2]
.sym 10803 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 10804 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_3_D_SB_LUT4_O_I1[3]
.sym 10805 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_3_D_SB_LUT4_O_I1[1]
.sym 10809 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_4_D_SB_LUT4_O_I1[3]
.sym 10810 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_4_D_SB_LUT4_O_I1[1]
.sym 10811 i_smi_a2_SB_LUT4_I2_O_SB_LUT4_I0_O
.sym 10813 smi_ctrl_ins.int_cnt_09[4]
.sym 10814 i_smi_a1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 10815 smi_ctrl_ins.int_cnt_09_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 10817 io_pmod[2]$SB_IO_IN
.sym 10818 i_smi_a1_SB_LUT4_I2_O_SB_LUT4_I3_I2[2]
.sym 10819 i_smi_a1_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 10821 smi_ctrl_ins.int_cnt_09[5]
.sym 10826 smi_ctrl_ins.int_cnt_09_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 10829 smi_ctrl_ins.int_cnt_09[5]
.sym 10839 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_3_D_SB_LUT4_O_I1[1]
.sym 10840 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_3_D_SB_LUT4_O_I1[3]
.sym 10841 i_smi_a1_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 10842 i_smi_a1_SB_LUT4_I2_O_SB_LUT4_I3_I2[2]
.sym 10846 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 10847 smi_ctrl_ins.int_cnt_09_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 10848 smi_ctrl_ins.int_cnt_09_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 10851 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 10853 smi_ctrl_ins.int_cnt_09_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 10858 smi_ctrl_ins.int_cnt_09[5]
.sym 10863 i_smi_a1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 10864 smi_ctrl_ins.int_cnt_09[5]
.sym 10865 io_pmod[2]$SB_IO_IN
.sym 10866 smi_ctrl_ins.int_cnt_09[4]
.sym 10871 smi_ctrl_ins.int_cnt_09[4]
.sym 10875 i_smi_a1_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 10876 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_4_D_SB_LUT4_O_I1[3]
.sym 10877 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_4_D_SB_LUT4_O_I1[1]
.sym 10878 i_smi_a1_SB_LUT4_I2_O_SB_LUT4_I3_I2[2]
.sym 10879 i_smi_a2_SB_LUT4_I2_O_SB_LUT4_I0_O
.sym 10880 i_glob_clock$SB_IO_IN_$glb_clk
.sym 10885 i_smi_a1_SB_LUT4_I2_O_SB_LUT4_I3_2_I2_SB_LUT4_O_I1[2]
.sym 10886 i_smi_a1_SB_LUT4_I2_O_SB_LUT4_I3_2_I2[2]
.sym 10887 spi_if_ins.r_tx_data_valid
.sym 10888 i_smi_a1_SB_LUT4_I3_O[3]
.sym 10894 io_smi_data[4]$SB_IO_OUT
.sym 10898 w_smi_data_output[4]
.sym 10902 i_smi_a1_SB_LUT4_I3_O[1]
.sym 10912 $PACKER_VCC_NET
.sym 10915 w_tx_data_smi[1]
.sym 10916 rx_24_fifo.wr_addr[7]
.sym 10925 i_smi_a1_SB_LUT4_I1_O[0]
.sym 10926 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 10927 i_smi_a1_SB_LUT4_I3_I0_SB_CARRY_CO_I1[5]
.sym 10928 i_smi_a1_SB_LUT4_I2_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 10937 i_smi_a1_SB_LUT4_I3_I0_SB_CARRY_CO_I1[4]
.sym 10941 smi_ctrl_ins.int_cnt_09_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1[5]
.sym 10942 i_smi_a1_SB_LUT4_I2_O_SB_LUT4_I3_2_I2_SB_LUT4_O_I1[2]
.sym 10943 i_smi_a2$SB_IO_IN
.sym 10944 i_smi_a1_SB_LUT4_I1_O[1]
.sym 10945 i_smi_a1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 10950 smi_ctrl_ins.int_cnt_24_SB_DFFESR_Q_E
.sym 10952 w_rx_24_fifo_pull
.sym 10953 i_smi_a1_SB_LUT4_I2_O_SB_LUT4_I3_1_I2[1]
.sym 10955 $nextpnr_ICESTORM_LC_19$O
.sym 10957 i_smi_a1_SB_LUT4_I3_I0_SB_CARRY_CO_I1[4]
.sym 10961 $nextpnr_ICESTORM_LC_20$I3
.sym 10963 i_smi_a1_SB_LUT4_I3_I0_SB_CARRY_CO_I1[5]
.sym 10971 $nextpnr_ICESTORM_LC_20$I3
.sym 10977 i_smi_a1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 10980 i_smi_a2$SB_IO_IN
.sym 10981 i_smi_a1_SB_LUT4_I1_O[1]
.sym 10982 w_rx_24_fifo_pull
.sym 10983 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 10986 i_smi_a1_SB_LUT4_I2_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 10987 i_smi_a1_SB_LUT4_I1_O[0]
.sym 10988 i_smi_a1_SB_LUT4_I1_O[1]
.sym 10993 i_smi_a1_SB_LUT4_I1_O[1]
.sym 10994 i_smi_a1_SB_LUT4_I1_O[0]
.sym 10995 i_smi_a1_SB_LUT4_I2_O_SB_LUT4_I3_1_I2[1]
.sym 10998 i_smi_a1_SB_LUT4_I2_O_SB_LUT4_I3_2_I2_SB_LUT4_O_I1[2]
.sym 10999 smi_ctrl_ins.int_cnt_09_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1[5]
.sym 11000 i_smi_a1_SB_LUT4_I1_O[1]
.sym 11001 i_smi_a1_SB_LUT4_I1_O[0]
.sym 11002 smi_ctrl_ins.int_cnt_24_SB_DFFESR_Q_E
.sym 11003 i_glob_clock$SB_IO_IN_$glb_clk
.sym 11004 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I2_O[2]_$glb_sr
.sym 11006 rx_24_fifo.wr_addr_gray_rd_r[7]
.sym 11007 w_tx_data_smi[3]
.sym 11008 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_1_D[1]
.sym 11009 rx_24_fifo.wr_addr_gray_rd[7]
.sym 11011 i_smi_a1_SB_LUT4_I2_O[2]
.sym 11018 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 11020 i_smi_a1_SB_LUT4_I2_O_SB_LUT4_I3_2_I2_SB_LUT4_O_I1[2]
.sym 11025 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 11034 w_rx_09_fifo_push
.sym 11035 rx_24_fifo.rd_addr[6]
.sym 11037 spi_if_ins.o_cs_SB_DFFESR_Q_R[0]
.sym 11040 rx_24_fifo.wr_addr_gray_rd_r[7]
.sym 11046 i_smi_a2$SB_IO_IN
.sym 11050 i_button_SB_LUT4_I3_I2[0]
.sym 11052 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 11053 i_smi_a1_SB_LUT4_I1_O[0]
.sym 11054 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 11056 w_rx_09_fifo_full
.sym 11058 io_pmod[2]$SB_IO_IN
.sym 11060 smi_ctrl_ins.int_cnt_24[4]
.sym 11064 smi_ctrl_ins.o_data_out_SB_DFFESS_Q_E
.sym 11065 i_smi_a3$SB_IO_IN
.sym 11066 i_smi_a1$SB_IO_IN
.sym 11068 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 11069 w_rx_24_fifo_full
.sym 11073 i_smi_a1_SB_LUT4_I1_O[1]
.sym 11074 i_smi_a1_SB_LUT4_I1_O[2]
.sym 11077 i_smi_a1_SB_LUT4_I1_O[3]
.sym 11085 smi_ctrl_ins.int_cnt_24[4]
.sym 11092 w_rx_09_fifo_full
.sym 11099 io_pmod[2]$SB_IO_IN
.sym 11104 w_rx_24_fifo_full
.sym 11109 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 11110 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 11112 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 11115 i_smi_a1_SB_LUT4_I1_O[3]
.sym 11116 i_smi_a1_SB_LUT4_I1_O[2]
.sym 11117 i_smi_a1_SB_LUT4_I1_O[1]
.sym 11118 i_smi_a1_SB_LUT4_I1_O[0]
.sym 11121 i_smi_a3$SB_IO_IN
.sym 11122 i_smi_a2$SB_IO_IN
.sym 11124 i_smi_a1$SB_IO_IN
.sym 11125 smi_ctrl_ins.o_data_out_SB_DFFESS_Q_E
.sym 11126 i_glob_clock$SB_IO_IN_$glb_clk
.sym 11127 i_button_SB_LUT4_I3_I2[0]
.sym 11128 sys_ctrl_ins.o_data_out_SB_LUT4_I0_I2[1]
.sym 11129 w_tx_data_smi[0]
.sym 11131 w_cs[2]
.sym 11132 w_cs[3]
.sym 11134 smi_ctrl_ins.o_data_out_SB_DFFESS_Q_E
.sym 11135 w_cs[1]
.sym 11146 io_pmod[2]$SB_IO_IN
.sym 11147 i_smi_soe_se$rename$0
.sym 11149 i_smi_a1_SB_LUT4_I1_O[0]
.sym 11152 rx_24_fifo.rd_addr[6]
.sym 11154 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_1_D[1]
.sym 11156 w_fetch
.sym 11159 smi_ctrl_ins.int_cnt_24_SB_DFFESR_Q_E
.sym 11161 rx_24_fifo.wr_addr_gray_rd[6]
.sym 11163 lvds_rx_24_inst.r_push_SB_LUT4_I3_1_O
.sym 11169 rx_24_fifo.empty_o_SB_LUT4_I2_I3[2]
.sym 11170 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 11172 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_1_D[1]
.sym 11175 rx_24_fifo.rd_addr[7]
.sym 11178 rx_24_fifo.wr_addr_gray_rd_r[7]
.sym 11179 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 11180 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 11182 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I2_O[1]
.sym 11183 w_rx_24_fifo_pull
.sym 11184 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 11186 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 11187 rx_24_fifo.rd_addr[0]
.sym 11191 w_rx_24_fifo_empty
.sym 11195 rx_24_fifo.rd_addr[6]
.sym 11196 smi_ctrl_ins.r_fifo_24_pull_SB_LUT4_I3_1_O
.sym 11202 rx_24_fifo.wr_addr_gray_rd_r[7]
.sym 11203 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_1_D[1]
.sym 11204 rx_24_fifo.rd_addr[7]
.sym 11205 rx_24_fifo.rd_addr[6]
.sym 11208 w_rx_24_fifo_pull
.sym 11209 rx_24_fifo.empty_o_SB_LUT4_I2_I3[2]
.sym 11211 w_rx_24_fifo_empty
.sym 11214 rx_24_fifo.rd_addr[0]
.sym 11220 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 11222 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 11223 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 11228 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 11233 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I2_O[1]
.sym 11240 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 11246 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 11248 smi_ctrl_ins.r_fifo_24_pull_SB_LUT4_I3_1_O
.sym 11249 r_counter[0]_$glb_clk
.sym 11250 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I2_O[2]_$glb_sr
.sym 11252 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_1_O[1]
.sym 11253 spi_if_ins.o_cs_SB_DFFESR_Q_R[0]
.sym 11254 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_1_D[0]
.sym 11255 w_cs[0]
.sym 11256 spi_if_ins.o_cs_SB_LUT4_I2_O[2]
.sym 11257 spi_if_ins.o_cs_SB_LUT4_I2_O[1]
.sym 11258 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_1_D[2]
.sym 11260 w_tx_data_smi[2]
.sym 11264 i_button_SB_LUT4_I3_I2[0]
.sym 11266 smi_ctrl_ins.r_fifo_24_pull_SB_DFFESR_Q_E
.sym 11275 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 11279 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_R
.sym 11283 w_tx_data_io[2]
.sym 11285 w_cs[1]
.sym 11293 rx_24_fifo.rd_addr[2]
.sym 11294 rx_24_fifo.rd_addr[0]
.sym 11295 rx_24_fifo.rd_addr[6]
.sym 11296 rx_24_fifo.rd_addr[3]
.sym 11297 rx_24_fifo.rd_addr[5]
.sym 11299 rx_24_fifo.rd_addr[1]
.sym 11303 rx_24_fifo.rd_addr[4]
.sym 11306 rx_24_fifo.rd_addr[7]
.sym 11324 $nextpnr_ICESTORM_LC_12$O
.sym 11327 rx_24_fifo.rd_addr[0]
.sym 11330 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_I3[2]
.sym 11333 rx_24_fifo.rd_addr[1]
.sym 11334 rx_24_fifo.rd_addr[0]
.sym 11336 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_I3[3]
.sym 11338 rx_24_fifo.rd_addr[2]
.sym 11340 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_I3[2]
.sym 11342 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_I3[4]
.sym 11344 rx_24_fifo.rd_addr[3]
.sym 11346 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_I3[3]
.sym 11348 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_I3[5]
.sym 11351 rx_24_fifo.rd_addr[4]
.sym 11352 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_I3[4]
.sym 11354 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_I3[6]
.sym 11357 rx_24_fifo.rd_addr[5]
.sym 11358 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_I3[5]
.sym 11360 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_I3[7]
.sym 11362 rx_24_fifo.rd_addr[6]
.sym 11364 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_I3[6]
.sym 11367 rx_24_fifo.rd_addr[7]
.sym 11370 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_I3[7]
.sym 11375 rx_24_fifo.wr_addr_gray_rd[1]
.sym 11376 spi_if_ins.o_load_cmd_SB_LUT4_I2_O[1]
.sym 11378 rx_24_fifo.wr_addr_gray_rd[6]
.sym 11379 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O[2]
.sym 11380 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 11386 w_rx_24_fifo_pull
.sym 11387 rx_24_fifo.rd_addr[2]
.sym 11388 spi_if_ins.w_rx_data[5]
.sym 11389 rx_24_fifo.rd_addr[6]
.sym 11391 rx_24_fifo.rd_addr[4]
.sym 11392 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 11398 $PACKER_VCC_NET
.sym 11400 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E
.sym 11402 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[0]
.sym 11403 $PACKER_VCC_NET
.sym 11405 rx_24_fifo.rd_addr_gray_wr_r[1]
.sym 11416 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 11417 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 11418 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_1_D[0]
.sym 11419 rx_24_fifo.rd_addr[0]
.sym 11421 rx_24_fifo.full_o_SB_LUT4_I3_O[1]
.sym 11422 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 11423 rx_24_fifo.full_o_SB_LUT4_I3_O[2]
.sym 11425 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[1]
.sym 11426 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_1_D[1]
.sym 11427 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[4]
.sym 11428 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I2_O[1]
.sym 11430 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_1_D[2]
.sym 11433 lvds_rx_24_inst.r_push_SB_LUT4_I3_1_O
.sym 11438 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_5_D[2]
.sym 11448 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 11449 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 11454 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_5_D[2]
.sym 11460 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_1_D[2]
.sym 11461 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_1_D[0]
.sym 11462 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_1_D[1]
.sym 11473 rx_24_fifo.full_o_SB_LUT4_I3_O[2]
.sym 11474 rx_24_fifo.full_o_SB_LUT4_I3_O[1]
.sym 11478 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 11480 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[1]
.sym 11485 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 11486 rx_24_fifo.rd_addr[0]
.sym 11491 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I2_O[1]
.sym 11492 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[4]
.sym 11494 lvds_rx_24_inst.r_push_SB_LUT4_I3_1_O
.sym 11495 lvds_clock_buf
.sym 11496 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I2_O[2]_$glb_sr
.sym 11497 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_R
.sym 11499 io_ctrl_ins.led0_state_SB_LUT4_I3_I0[0]
.sym 11504 sys_ctrl_ins.reset_cmd
.sym 11509 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[1]
.sym 11510 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 11511 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[1]
.sym 11513 w_load
.sym 11515 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 11517 rx_24_fifo.full_o_SB_LUT4_I3_O[1]
.sym 11518 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 11519 rx_24_fifo.full_o_SB_LUT4_I3_O[2]
.sym 11520 spi_if_ins.o_load_cmd_SB_LUT4_I2_O[1]
.sym 11526 w_rx_09_fifo_push
.sym 11527 rx_24_fifo.rd_addr[6]
.sym 11531 rx_24_fifo.rd_addr_gray[2]
.sym 11547 rx_24_fifo.rd_addr_gray[4]
.sym 11556 rx_24_fifo.rd_addr_gray[5]
.sym 11557 rx_24_fifo.rd_addr_gray[2]
.sym 11560 rx_24_fifo.rd_addr_gray_wr[1]
.sym 11565 rx_24_fifo.rd_addr_gray_wr[4]
.sym 11580 rx_24_fifo.rd_addr_gray_wr[1]
.sym 11590 rx_24_fifo.rd_addr_gray[4]
.sym 11597 rx_24_fifo.rd_addr_gray[5]
.sym 11607 rx_24_fifo.rd_addr_gray_wr[4]
.sym 11613 rx_24_fifo.rd_addr_gray[2]
.sym 11618 lvds_clock_buf
.sym 11620 rx_24_fifo.rd_addr_gray_wr[6]
.sym 11622 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_E
.sym 11623 io_ctrl_ins.pmod_state_SB_DFFE_Q_E
.sym 11624 rx_24_fifo.rd_addr_gray_wr[0]
.sym 11626 rx_24_fifo.rd_addr_gray_wr[1]
.sym 11627 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_R
.sym 11637 sys_ctrl_ins.reset_cmd
.sym 11643 io_ctrl_ins.led0_state_SB_LUT4_I3_I0[0]
.sym 11655 rx_24_fifo.rd_addr[6]
.sym 11663 w_rx_09_fifo_full
.sym 11672 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E
.sym 11678 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 11680 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 11684 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 11692 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 11694 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 11695 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 11696 w_rx_09_fifo_full
.sym 11730 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 11731 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 11733 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 11740 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E
.sym 11741 lvds_clock_buf
.sym 11742 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I2_O[2]_$glb_sr
.sym 11744 io_ctrl_ins.o_pmod[2]
.sym 11745 $PACKER_VCC_NET
.sym 11746 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_E
.sym 11747 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_R
.sym 11750 io_ctrl_ins.o_pmod[1]
.sym 11767 w_tx_data_io[2]
.sym 11773 w_rx_data[1]
.sym 11786 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 11788 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 11795 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[1]
.sym 11802 smi_ctrl_ins.r_fifo_24_pull_SB_LUT4_I3_1_O
.sym 11804 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I2_O[2]
.sym 11810 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I2_O[1]
.sym 11825 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I2_O[1]
.sym 11826 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I2_O[2]
.sym 11831 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[1]
.sym 11836 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I2_O[2]
.sym 11843 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 11848 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 11850 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 11863 smi_ctrl_ins.r_fifo_24_pull_SB_LUT4_I3_1_O
.sym 11864 r_counter[0]_$glb_clk
.sym 11865 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I2_O[2]_$glb_sr
.sym 11871 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[3]
.sym 11872 w_tx_data_io[2]
.sym 11882 w_rx_data[2]
.sym 11886 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 11889 $PACKER_VCC_NET
.sym 11890 $PACKER_VCC_NET
.sym 12010 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[0]
.sym 12305 i_config[3]$SB_IO_IN
.sym 12309 i_sck$SB_IO_IN
.sym 12310 io_smi_data[0]$SB_IO_OUT
.sym 12313 io_smi_data[7]$SB_IO_OUT
.sym 12319 io_smi_data[0]$SB_IO_OUT
.sym 12326 io_smi_data[7]$SB_IO_OUT
.sym 12327 i_sck$SB_IO_IN
.sym 12335 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I1[3]
.sym 12336 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[2]
.sym 12337 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[3]
.sym 12338 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[2]
.sym 12339 rx_09_fifo.wr_addr_gray_rd[6]
.sym 12340 smi_ctrl_ins.r_fifo_09_pull_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 12341 rx_09_fifo.wr_addr_gray_rd[2]
.sym 12342 rx_09_fifo.wr_addr_gray_rd[3]
.sym 12367 i_sck$SB_IO_IN
.sym 12380 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 12381 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[0]
.sym 12382 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[5]
.sym 12386 rx_09_fifo.wr_addr_gray_rd_r[1]
.sym 12387 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 12388 smi_ctrl_ins.r_fifo_09_pull_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 12389 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[4]
.sym 12390 rx_09_fifo.rd_addr[2]
.sym 12391 rx_09_fifo.rd_addr[4]
.sym 12394 rx_09_fifo.rd_addr[3]
.sym 12396 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[2]
.sym 12400 rx_09_fifo.rd_addr[1]
.sym 12404 smi_ctrl_ins.r_fifo_09_pull_SB_LUT4_I3_1_O
.sym 12411 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[4]
.sym 12413 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 12416 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[5]
.sym 12418 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[4]
.sym 12422 smi_ctrl_ins.r_fifo_09_pull_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 12423 rx_09_fifo.rd_addr[3]
.sym 12424 rx_09_fifo.rd_addr[2]
.sym 12425 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[2]
.sym 12429 rx_09_fifo.wr_addr_gray_rd_r[1]
.sym 12430 rx_09_fifo.rd_addr[1]
.sym 12435 rx_09_fifo.rd_addr[3]
.sym 12436 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[0]
.sym 12437 rx_09_fifo.rd_addr[4]
.sym 12442 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 12447 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[4]
.sym 12452 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 12454 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 12456 smi_ctrl_ins.r_fifo_09_pull_SB_LUT4_I3_1_O
.sym 12457 r_counter[0]_$glb_clk
.sym 12458 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I2_O[2]_$glb_sr
.sym 12463 rx_09_fifo.wr_addr_gray[2]
.sym 12464 rx_09_fifo.wr_addr[3]
.sym 12465 rx_09_fifo.wr_addr_gray[6]
.sym 12466 rx_09_fifo.wr_addr_gray[1]
.sym 12467 rx_09_fifo.wr_addr[7]
.sym 12468 rx_09_fifo.wr_addr_gray[3]
.sym 12469 rx_09_fifo.wr_addr_gray[0]
.sym 12470 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 12475 rx_09_fifo.wr_addr_gray_rd[7]
.sym 12477 $PACKER_VCC_NET
.sym 12479 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[0]
.sym 12480 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I1[1]
.sym 12481 smi_ctrl_ins.r_fifo_09_pull_SB_LUT4_I3_1_O
.sym 12486 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3[1]
.sym 12492 rx_09_fifo.rd_addr[1]
.sym 12494 rx_09_fifo.wr_addr[3]
.sym 12495 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I1[3]
.sym 12498 smi_ctrl_ins.r_fifo_09_pull_SB_LUT4_I3_1_O
.sym 12499 r_counter[0]
.sym 12507 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 12508 lvds_rx_09_inst.r_push_SB_LUT4_I3_1_O
.sym 12512 rx_09_fifo.wr_addr[3]
.sym 12518 rx_09_fifo.wr_addr[7]
.sym 12525 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 12540 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I1[3]
.sym 12542 smi_ctrl_ins.r_fifo_09_pull_SB_LUT4_I2_O_SB_LUT4_I3_O[0]
.sym 12543 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I1[2]
.sym 12545 smi_ctrl_ins.r_fifo_09_pull_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 12546 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I1[1]
.sym 12549 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[2]
.sym 12550 rx_09_fifo.rd_addr[5]
.sym 12552 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I1[0]
.sym 12558 rx_09_fifo.wr_addr_gray[5]
.sym 12559 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 12561 rx_09_fifo.wr_addr_gray_rd[7]
.sym 12565 smi_ctrl_ins.r_fifo_09_pull_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 12566 w_rx_09_fifo_push
.sym 12567 rx_09_fifo.wr_addr_gray[1]
.sym 12571 rx_09_fifo.wr_addr_gray_rd[1]
.sym 12574 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 12576 w_rx_09_fifo_push
.sym 12582 rx_09_fifo.wr_addr_gray_rd[1]
.sym 12585 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I1[1]
.sym 12586 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I1[2]
.sym 12587 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I1[3]
.sym 12588 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I1[0]
.sym 12593 rx_09_fifo.rd_addr[5]
.sym 12594 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[2]
.sym 12598 rx_09_fifo.wr_addr_gray_rd[7]
.sym 12603 smi_ctrl_ins.r_fifo_09_pull_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 12604 smi_ctrl_ins.r_fifo_09_pull_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 12606 smi_ctrl_ins.r_fifo_09_pull_SB_LUT4_I2_O_SB_LUT4_I3_O[0]
.sym 12609 rx_09_fifo.wr_addr_gray[5]
.sym 12616 rx_09_fifo.wr_addr_gray[1]
.sym 12620 r_counter[0]_$glb_clk
.sym 12622 rx_09_fifo.wr_addr_gray[4]
.sym 12623 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 12624 rx_09_fifo.wr_addr_gray[5]
.sym 12625 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1[0]
.sym 12626 rx_09_fifo.wr_addr[5]
.sym 12627 rx_09_fifo.wr_addr[4]
.sym 12628 rx_09_fifo.wr_addr[6]
.sym 12629 lvds_rx_09_inst.r_push_SB_LUT4_I3_O[2]
.sym 12634 lvds_rx_09_inst.r_push_SB_LUT4_I3_1_O
.sym 12636 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0[1]
.sym 12640 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3[2]
.sym 12641 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3[1]
.sym 12642 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I1[2]
.sym 12644 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 12646 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_3_D[2]
.sym 12647 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[1]
.sym 12649 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[3]
.sym 12650 rx_09_fifo.wr_addr[7]
.sym 12651 rx_09_fifo.wr_addr[6]
.sym 12652 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 12656 rx_09_fifo.rd_addr_gray_wr_r[7]
.sym 12657 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 12664 rx_09_fifo.wr_addr[3]
.sym 12667 rx_09_fifo.wr_addr[0]
.sym 12675 rx_09_fifo.wr_addr[7]
.sym 12678 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 12680 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 12684 rx_09_fifo.wr_addr[4]
.sym 12691 rx_09_fifo.wr_addr[5]
.sym 12693 rx_09_fifo.wr_addr[6]
.sym 12695 $nextpnr_ICESTORM_LC_11$O
.sym 12698 rx_09_fifo.wr_addr[0]
.sym 12701 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[2]
.sym 12704 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 12705 rx_09_fifo.wr_addr[0]
.sym 12707 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[3]
.sym 12710 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 12711 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[2]
.sym 12713 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[4]
.sym 12716 rx_09_fifo.wr_addr[3]
.sym 12717 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[3]
.sym 12719 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[5]
.sym 12721 rx_09_fifo.wr_addr[4]
.sym 12723 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[4]
.sym 12725 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[6]
.sym 12728 rx_09_fifo.wr_addr[5]
.sym 12729 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[5]
.sym 12731 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[7]
.sym 12733 rx_09_fifo.wr_addr[6]
.sym 12735 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[6]
.sym 12738 rx_09_fifo.wr_addr[7]
.sym 12741 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[7]
.sym 12745 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_3_D[1]
.sym 12746 rx_09_fifo.full_o_SB_LUT4_I3_O[0]
.sym 12747 rx_09_fifo.rd_addr_gray_wr[7]
.sym 12748 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 12749 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 12750 rx_09_fifo.rd_addr_gray_wr_r[0]
.sym 12751 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_3_D[2]
.sym 12752 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 12756 $PACKER_VCC_NET
.sym 12758 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[1]
.sym 12763 io_pmod[5]$SB_IO_IN
.sym 12771 r_tx_data[6]
.sym 12772 $PACKER_VCC_NET
.sym 12773 rx_09_fifo.wr_addr[5]
.sym 12787 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[1]
.sym 12788 w_rx_09_fifo_push
.sym 12789 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1[0]
.sym 12790 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1[2]
.sym 12791 rx_09_fifo.rd_addr_gray_wr_r[7]
.sym 12792 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[6]
.sym 12795 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 12796 rx_09_fifo.full_o_SB_LUT4_I3_O[1]
.sym 12797 rx_09_fifo.full_o_SB_LUT4_I3_O[2]
.sym 12798 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[4]
.sym 12799 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[5]
.sym 12800 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 12801 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[7]
.sym 12803 w_rx_09_fifo_full
.sym 12805 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 12807 rx_09_fifo.full_o_SB_LUT4_I3_O[3]
.sym 12810 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1[1]
.sym 12811 rx_09_fifo.full_o_SB_LUT4_I3_O[0]
.sym 12812 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 12814 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 12817 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 12820 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 12821 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 12822 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 12825 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1[1]
.sym 12826 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1[2]
.sym 12827 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1[0]
.sym 12831 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[6]
.sym 12833 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[5]
.sym 12837 rx_09_fifo.full_o_SB_LUT4_I3_O[1]
.sym 12838 rx_09_fifo.full_o_SB_LUT4_I3_O[0]
.sym 12839 rx_09_fifo.full_o_SB_LUT4_I3_O[3]
.sym 12840 rx_09_fifo.full_o_SB_LUT4_I3_O[2]
.sym 12843 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 12844 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 12845 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 12846 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 12849 rx_09_fifo.rd_addr_gray_wr_r[7]
.sym 12850 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[7]
.sym 12851 w_rx_09_fifo_full
.sym 12852 w_rx_09_fifo_push
.sym 12855 rx_09_fifo.full_o_SB_LUT4_I3_O[2]
.sym 12858 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[4]
.sym 12861 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[1]
.sym 12863 rx_09_fifo.full_o_SB_LUT4_I3_O[1]
.sym 12866 lvds_clock_buf
.sym 12867 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I2_O[2]_$glb_sr
.sym 12868 i_smi_a1_SB_LUT4_I3_O[2]
.sym 12869 io_smi_data[3]$SB_IO_OUT
.sym 12870 spi_if_ins.r_tx_byte[3]
.sym 12871 spi_if_ins.r_tx_byte[7]
.sym 12872 io_smi_data[4]$SB_IO_OUT
.sym 12874 spi_if_ins.r_tx_byte[5]
.sym 12875 spi_if_ins.r_tx_byte[6]
.sym 12881 rx_09_fifo.rd_addr_gray_wr[2]
.sym 12889 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I1[1]
.sym 12890 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3[1]
.sym 12891 $io_pmod[4]$iobuf_i
.sym 12893 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 12896 w_fetch
.sym 12903 i_smi_a1$SB_IO_IN
.sym 12910 rx_09_fifo.wr_addr[0]
.sym 12911 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[2]
.sym 12912 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 12913 i_smi_a1_SB_LUT4_I2_O_SB_LUT4_I3_2_I2[2]
.sym 12914 rx_09_fifo.rd_addr_gray_wr_r[0]
.sym 12915 i_smi_a1_SB_LUT4_I3_O[3]
.sym 12916 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 12918 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[1]
.sym 12919 rx_09_fifo.rd_addr_gray_wr[7]
.sym 12920 i_smi_a1_SB_LUT4_I3_O[1]
.sym 12921 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 12922 rx_09_fifo.rd_addr_gray_wr_r[0]
.sym 12923 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[1]
.sym 12924 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[3]
.sym 12925 i_smi_a1_SB_LUT4_I1_O[1]
.sym 12927 rx_09_fifo.rd_addr_gray_wr_r[5]
.sym 12930 i_smi_a1_SB_LUT4_I2_O[2]
.sym 12933 i_smi_a1_SB_LUT4_I3_O[2]
.sym 12934 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 12935 rx_09_fifo.rd_addr_gray_wr_r[3]
.sym 12937 i_smi_a1_SB_LUT4_I3_O[0]
.sym 12939 i_smi_a1_SB_LUT4_I1_O[0]
.sym 12940 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 12948 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[1]
.sym 12949 rx_09_fifo.rd_addr_gray_wr_r[5]
.sym 12950 rx_09_fifo.rd_addr_gray_wr_r[3]
.sym 12951 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[2]
.sym 12954 i_smi_a1_SB_LUT4_I2_O_SB_LUT4_I3_2_I2[2]
.sym 12955 i_smi_a1_SB_LUT4_I2_O[2]
.sym 12956 i_smi_a1_SB_LUT4_I1_O[1]
.sym 12957 i_smi_a1_SB_LUT4_I1_O[0]
.sym 12960 rx_09_fifo.wr_addr[0]
.sym 12961 rx_09_fifo.rd_addr_gray_wr_r[0]
.sym 12966 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 12967 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 12968 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 12969 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 12974 rx_09_fifo.rd_addr_gray_wr[7]
.sym 12978 i_smi_a1_SB_LUT4_I3_O[1]
.sym 12979 i_smi_a1_SB_LUT4_I3_O[2]
.sym 12980 i_smi_a1_SB_LUT4_I3_O[3]
.sym 12981 i_smi_a1_SB_LUT4_I3_O[0]
.sym 12984 rx_09_fifo.rd_addr_gray_wr_r[0]
.sym 12985 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[1]
.sym 12986 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 12987 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[3]
.sym 12989 lvds_clock_buf
.sym 12991 w_fetch
.sym 12994 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 13004 spi_if_ins.r_tx_byte[5]
.sym 13016 i_smi_a1_SB_LUT4_I2_O[2]
.sym 13017 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 13019 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 13020 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R[1]
.sym 13022 r_tx_data[7]
.sym 13024 i_smi_a2_SB_LUT4_I2_O_SB_LUT4_I0_O
.sym 13034 i_smi_a2$SB_IO_IN
.sym 13035 i_smi_a1_SB_LUT4_I2_O_SB_LUT4_I3_I2[0]
.sym 13036 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 13037 i_smi_a1_SB_LUT4_I1_O[1]
.sym 13044 i_smi_a1_SB_LUT4_I3_O[0]
.sym 13045 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 13050 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_E
.sym 13051 i_smi_a1_SB_LUT4_I2_O_SB_LUT4_I3_2_I2_SB_LUT4_O_I1[2]
.sym 13052 i_smi_a1_SB_LUT4_I3_I0_SB_CARRY_CO_I1[5]
.sym 13054 i_smi_a1_SB_LUT4_I3_I0_SB_CARRY_CO_I1[4]
.sym 13059 $PACKER_VCC_NET
.sym 13061 i_smi_a1_SB_LUT4_I2_O_SB_LUT4_I3_2_I2_SB_LUT4_O_I1[0]
.sym 13063 i_smi_a1$SB_IO_IN
.sym 13064 $nextpnr_ICESTORM_LC_3$O
.sym 13066 i_smi_a1_SB_LUT4_I2_O_SB_LUT4_I3_I2[0]
.sym 13070 i_smi_a1_SB_LUT4_I3_I0[4]
.sym 13072 i_smi_a1_SB_LUT4_I3_I0_SB_CARRY_CO_I1[4]
.sym 13076 $nextpnr_ICESTORM_LC_4$I3
.sym 13079 i_smi_a1_SB_LUT4_I3_I0_SB_CARRY_CO_I1[5]
.sym 13082 $nextpnr_ICESTORM_LC_4$COUT
.sym 13084 $PACKER_VCC_NET
.sym 13086 $nextpnr_ICESTORM_LC_4$I3
.sym 13090 i_smi_a1_SB_LUT4_I1_O[1]
.sym 13091 i_smi_a1_SB_LUT4_I2_O_SB_LUT4_I3_2_I2_SB_LUT4_O_I1[0]
.sym 13092 $nextpnr_ICESTORM_LC_4$COUT
.sym 13096 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 13101 i_smi_a2$SB_IO_IN
.sym 13102 i_smi_a1_SB_LUT4_I3_O[0]
.sym 13103 i_smi_a1$SB_IO_IN
.sym 13104 i_smi_a1_SB_LUT4_I2_O_SB_LUT4_I3_2_I2_SB_LUT4_O_I1[2]
.sym 13111 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_E
.sym 13112 r_counter[0]_$glb_clk
.sym 13113 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 13115 spi_if_ins.spi.r_rx_byte[6]
.sym 13116 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_E
.sym 13117 spi_if_ins.spi.r_rx_byte[7]
.sym 13118 spi_if_ins.state_if_SB_DFFESR_Q_1_R
.sym 13120 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E
.sym 13121 spi_if_ins.spi.r_rx_byte[5]
.sym 13128 spi_if_ins.r_tx_data_valid
.sym 13133 w_fetch
.sym 13140 r_tx_data[3]
.sym 13147 i_smi_a1$SB_IO_IN
.sym 13149 sys_ctrl_ins.reset_cmd
.sym 13158 i_smi_a1$SB_IO_IN
.sym 13166 i_smi_a2$SB_IO_IN
.sym 13167 w_tx_data_smi[3]
.sym 13169 rx_24_fifo.wr_addr[7]
.sym 13176 rx_24_fifo.wr_addr_gray_rd[6]
.sym 13177 i_smi_a3$SB_IO_IN
.sym 13183 rx_24_fifo.wr_addr_gray_rd[7]
.sym 13196 rx_24_fifo.wr_addr_gray_rd[7]
.sym 13203 w_tx_data_smi[3]
.sym 13206 rx_24_fifo.wr_addr_gray_rd[6]
.sym 13213 rx_24_fifo.wr_addr[7]
.sym 13224 i_smi_a3$SB_IO_IN
.sym 13226 i_smi_a2$SB_IO_IN
.sym 13227 i_smi_a1$SB_IO_IN
.sym 13235 r_counter[0]_$glb_clk
.sym 13237 r_tx_data[5]
.sym 13238 r_tx_data[2]
.sym 13239 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 13240 r_tx_data[7]
.sym 13241 r_tx_data[6]
.sym 13242 r_tx_data[1]
.sym 13243 r_tx_data[4]
.sym 13244 r_tx_data[3]
.sym 13250 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 13258 i_smi_a2$SB_IO_IN
.sym 13262 r_tx_data[6]
.sym 13263 spi_if_ins.spi.r_rx_byte[7]
.sym 13264 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 13269 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E
.sym 13271 $PACKER_VCC_NET
.sym 13280 w_tx_data_smi[2]
.sym 13282 spi_if_ins.o_cs_SB_DFFESR_Q_R[0]
.sym 13283 spi_if_ins.o_cs_SB_LUT4_I2_O[2]
.sym 13284 spi_if_ins.o_cs_SB_LUT4_I2_O[1]
.sym 13287 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_1_O[1]
.sym 13290 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R[1]
.sym 13297 w_tx_data_smi[0]
.sym 13303 spi_if_ins.w_rx_data[5]
.sym 13305 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[2]
.sym 13306 w_tx_data_io[2]
.sym 13307 spi_if_ins.w_rx_data[6]
.sym 13311 spi_if_ins.o_cs_SB_LUT4_I2_O[1]
.sym 13312 spi_if_ins.o_cs_SB_LUT4_I2_O[2]
.sym 13313 w_tx_data_smi[2]
.sym 13314 w_tx_data_io[2]
.sym 13317 w_tx_data_smi[0]
.sym 13330 spi_if_ins.w_rx_data[6]
.sym 13332 spi_if_ins.w_rx_data[5]
.sym 13335 spi_if_ins.w_rx_data[6]
.sym 13337 spi_if_ins.w_rx_data[5]
.sym 13348 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R[1]
.sym 13349 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_1_O[1]
.sym 13354 spi_if_ins.w_rx_data[5]
.sym 13356 spi_if_ins.w_rx_data[6]
.sym 13357 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[2]
.sym 13358 r_counter[0]_$glb_clk
.sym 13359 spi_if_ins.o_cs_SB_DFFESR_Q_R[0]
.sym 13360 spi_if_ins.o_cs_SB_LUT4_I2_2_O[2]
.sym 13361 spi_if_ins.w_rx_data[5]
.sym 13362 spi_if_ins.o_cs_SB_LUT4_I2_2_O[3]
.sym 13363 spi_if_ins.o_load_cmd_SB_DFFESR_Q_E
.sym 13364 spi_if_ins.o_cs_SB_LUT4_I2_2_O[1]
.sym 13365 spi_if_ins.w_rx_data[6]
.sym 13366 spi_if_ins.state_if_SB_DFFESR_Q_1_D[1]
.sym 13367 r_tx_data_SB_DFFE_Q_E
.sym 13376 w_tx_data_smi[1]
.sym 13380 w_tx_data_io[4]
.sym 13382 w_tx_data_io[3]
.sym 13384 w_cs[0]
.sym 13385 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 13386 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[2]
.sym 13387 w_ioc[1]
.sym 13388 w_fetch
.sym 13389 w_tx_data_io[0]
.sym 13391 r_tx_data_SB_DFFE_Q_E
.sym 13393 smi_ctrl_ins.o_data_out_SB_DFFESS_Q_E
.sym 13394 w_tx_data_io[1]
.sym 13395 i_smi_a1$SB_IO_IN
.sym 13401 w_fetch
.sym 13403 w_ioc[1]
.sym 13404 w_cs[2]
.sym 13405 w_cs[3]
.sym 13407 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I2_O[2]
.sym 13408 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 13411 rx_24_fifo.wr_addr_gray_rd_r[7]
.sym 13412 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[2]
.sym 13413 w_cs[3]
.sym 13414 w_rx_24_fifo_pull
.sym 13416 w_cs[1]
.sym 13421 w_cs[0]
.sym 13422 spi_if_ins.w_rx_data[6]
.sym 13424 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 13426 spi_if_ins.w_rx_data[5]
.sym 13427 spi_if_ins.o_cs_SB_DFFESR_Q_R[0]
.sym 13428 smi_ctrl_ins.r_fifo_24_pull_SB_LUT4_I3_I0[0]
.sym 13429 w_cs[0]
.sym 13440 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 13441 w_fetch
.sym 13442 w_cs[2]
.sym 13443 w_ioc[1]
.sym 13447 spi_if_ins.w_rx_data[6]
.sym 13448 spi_if_ins.w_rx_data[5]
.sym 13452 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 13455 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I2_O[2]
.sym 13461 spi_if_ins.o_cs_SB_DFFESR_Q_R[0]
.sym 13464 w_cs[0]
.sym 13465 w_cs[1]
.sym 13466 w_cs[2]
.sym 13467 w_cs[3]
.sym 13470 w_cs[0]
.sym 13471 w_cs[2]
.sym 13472 w_cs[1]
.sym 13473 w_cs[3]
.sym 13476 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 13477 w_rx_24_fifo_pull
.sym 13478 rx_24_fifo.wr_addr_gray_rd_r[7]
.sym 13479 smi_ctrl_ins.r_fifo_24_pull_SB_LUT4_I3_I0[0]
.sym 13480 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[2]
.sym 13481 r_counter[0]_$glb_clk
.sym 13483 rx_24_fifo.rd_addr_gray[4]
.sym 13484 sys_ctrl_ins.o_data_out_SB_DFFE_Q_E
.sym 13485 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_E
.sym 13487 rx_24_fifo.rd_addr_gray[6]
.sym 13490 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[2]
.sym 13496 spi_if_ins.state_if_SB_DFFESR_Q_1_D[1]
.sym 13500 r_tx_data_SB_DFFE_Q_E
.sym 13501 spi_if_ins.o_cs_SB_DFFESR_Q_R[0]
.sym 13502 $io_pmod[5]$iobuf_i
.sym 13507 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R[1]
.sym 13511 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 13512 io_ctrl_ins.rx_h_b_state_SB_LUT4_I3_O[1]
.sym 13514 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[2]
.sym 13528 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 13529 rx_24_fifo.wr_addr_gray[1]
.sym 13532 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 13533 rx_24_fifo.wr_addr_gray[6]
.sym 13537 w_fetch
.sym 13538 w_cs[1]
.sym 13539 w_load
.sym 13563 rx_24_fifo.wr_addr_gray[1]
.sym 13569 w_fetch
.sym 13570 w_cs[1]
.sym 13571 w_load
.sym 13581 rx_24_fifo.wr_addr_gray[6]
.sym 13587 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 13588 w_fetch
.sym 13589 w_cs[1]
.sym 13593 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 13604 r_counter[0]_$glb_clk
.sym 13606 w_ioc[2]
.sym 13607 w_ioc[1]
.sym 13608 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[1]
.sym 13609 w_ioc[3]
.sym 13610 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 13611 w_ioc[0]
.sym 13612 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R[1]
.sym 13613 w_ioc[4]
.sym 13614 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 13630 i_button_SB_LUT4_I3_O[1]
.sym 13633 w_ioc[0]
.sym 13634 rx_24_fifo.rd_addr_gray[6]
.sym 13636 sys_ctrl_ins.reset_cmd
.sym 13649 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_E
.sym 13652 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O[2]
.sym 13656 w_cs[0]
.sym 13660 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_R
.sym 13665 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[1]
.sym 13669 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R[1]
.sym 13676 $PACKER_VCC_NET
.sym 13682 w_cs[0]
.sym 13692 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R[1]
.sym 13694 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[1]
.sym 13695 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O[2]
.sym 13723 $PACKER_VCC_NET
.sym 13726 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_E
.sym 13727 r_counter[0]_$glb_clk
.sym 13728 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_R
.sym 13731 io_ctrl_ins.rx_h_b_state_SB_LUT4_I3_O[1]
.sym 13732 io_ctrl_ins.rx_h_b_state_SB_LUT4_I3_I2_SB_LUT4_I2_O
.sym 13733 rx_24_fifo.rd_addr_gray[0]
.sym 13734 io_ctrl_ins.pmod_state_SB_DFFE_Q_E
.sym 13735 i_button_SB_LUT4_I3_O[1]
.sym 13741 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_R
.sym 13742 w_rx_data[1]
.sym 13747 io_ctrl_ins.led0_state_SB_LUT4_I3_I0[0]
.sym 13752 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[1]
.sym 13753 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[1]
.sym 13755 io_ctrl_ins.rx_h_state_SB_DFFE_Q_E
.sym 13758 i_button_SB_LUT4_I3_O[1]
.sym 13759 w_ioc[0]
.sym 13762 $PACKER_VCC_NET
.sym 13772 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[1]
.sym 13775 w_ioc[0]
.sym 13776 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R[1]
.sym 13779 w_ioc[1]
.sym 13780 io_ctrl_ins.led0_state_SB_LUT4_I3_I0[0]
.sym 13790 rx_24_fifo.rd_addr_gray[0]
.sym 13791 io_ctrl_ins.pmod_state_SB_DFFE_Q_E
.sym 13794 rx_24_fifo.rd_addr_gray[6]
.sym 13796 rx_24_fifo.rd_addr_gray[1]
.sym 13804 rx_24_fifo.rd_addr_gray[6]
.sym 13816 w_ioc[0]
.sym 13817 w_ioc[1]
.sym 13818 io_ctrl_ins.led0_state_SB_LUT4_I3_I0[0]
.sym 13823 io_ctrl_ins.pmod_state_SB_DFFE_Q_E
.sym 13829 rx_24_fifo.rd_addr_gray[0]
.sym 13842 rx_24_fifo.rd_addr_gray[1]
.sym 13846 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[1]
.sym 13847 w_ioc[0]
.sym 13848 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R[1]
.sym 13850 lvds_clock_buf
.sym 13852 io_ctrl_ins.rf_pin_state[1]
.sym 13854 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[2]
.sym 13855 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 13856 io_ctrl_ins.led1_state_SB_LUT4_I3_O[3]
.sym 13859 io_ctrl_ins.rx_h_state_SB_DFFE_Q_E
.sym 13864 rx_24_fifo.rd_addr_gray_wr[6]
.sym 13871 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[0]
.sym 13876 w_tx_data_io[0]
.sym 13878 w_tx_data_io[1]
.sym 13883 io_ctrl_ins.led0_state_SB_LUT4_I3_I0[0]
.sym 13885 io_ctrl_ins.rf_pin_state[1]
.sym 13900 w_rx_data[2]
.sym 13903 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_E
.sym 13904 io_ctrl_ins.pmod_state_SB_DFFE_Q_E
.sym 13908 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_R
.sym 13916 w_rx_data[1]
.sym 13932 w_rx_data[2]
.sym 13944 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_E
.sym 13952 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_R
.sym 13968 w_rx_data[1]
.sym 13972 io_ctrl_ins.pmod_state_SB_DFFE_Q_E
.sym 13973 r_counter[0]_$glb_clk
.sym 13977 io_ctrl_ins.led1_state_SB_LUT4_I3_O[2]
.sym 13981 w_tx_data_io[0]
.sym 13982 w_tx_data_io[1]
.sym 13993 $PACKER_VCC_NET
.sym 13997 w_rx_data[2]
.sym 14001 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 14017 io_ctrl_ins.o_pmod[2]
.sym 14018 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[0]
.sym 14020 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_R
.sym 14025 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[1]
.sym 14026 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[2]
.sym 14027 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_E
.sym 14028 i_button_SB_LUT4_I3_O[1]
.sym 14031 w_ioc[0]
.sym 14035 o_shdn_tx_lna$SB_IO_OUT
.sym 14045 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[3]
.sym 14079 o_shdn_tx_lna$SB_IO_OUT
.sym 14080 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[1]
.sym 14081 io_ctrl_ins.o_pmod[2]
.sym 14082 w_ioc[0]
.sym 14085 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[0]
.sym 14086 i_button_SB_LUT4_I3_O[1]
.sym 14087 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[3]
.sym 14088 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[2]
.sym 14095 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_E
.sym 14096 r_counter[0]_$glb_clk
.sym 14097 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_R
.sym 14101 o_shdn_tx_lna$SB_IO_OUT
.sym 14102 o_shdn_rx_lna$SB_IO_OUT
.sym 14236 o_shdn_tx_lna$SB_IO_OUT
.sym 14344 i_smi_a1$SB_IO_IN
.sym 14375 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 14418 r_counter[0]
.sym 14419 io_smi_data[3]$SB_IO_OUT
.sym 14430 io_smi_data[3]$SB_IO_OUT
.sym 14438 r_counter[0]
.sym 14444 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[3]
.sym 14445 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0[3]
.sym 14446 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[0]
.sym 14447 rx_09_fifo.wr_addr_gray_rd[0]
.sym 14448 rx_09_fifo.wr_addr_gray_rd[7]
.sym 14449 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[1]
.sym 14450 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[0]
.sym 14451 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[2]
.sym 14454 io_smi_data[3]$SB_IO_OUT
.sym 14457 i_smi_a1_SB_LUT4_I1_O[1]
.sym 14459 r_tx_data[5]
.sym 14476 i_smi_a3$SB_IO_IN
.sym 14486 rx_09_fifo.wr_addr_gray[2]
.sym 14490 smi_ctrl_ins.r_fifo_09_pull_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0[0]
.sym 14491 rx_09_fifo.rd_addr[1]
.sym 14492 rx_09_fifo.wr_addr_gray_rd[2]
.sym 14496 rx_09_fifo.wr_addr_gray[6]
.sym 14499 rx_09_fifo.wr_addr_gray[3]
.sym 14506 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 14508 rx_09_fifo.wr_addr_gray_rd[5]
.sym 14511 rx_09_fifo.rd_addr[0]
.sym 14512 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[5]
.sym 14514 rx_09_fifo.wr_addr_gray_rd[6]
.sym 14516 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[0]
.sym 14522 rx_09_fifo.wr_addr_gray_rd[6]
.sym 14526 rx_09_fifo.wr_addr_gray_rd[5]
.sym 14531 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 14532 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[5]
.sym 14540 rx_09_fifo.wr_addr_gray_rd[2]
.sym 14544 rx_09_fifo.wr_addr_gray[6]
.sym 14549 rx_09_fifo.rd_addr[1]
.sym 14550 rx_09_fifo.rd_addr[0]
.sym 14551 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[0]
.sym 14552 smi_ctrl_ins.r_fifo_09_pull_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0[0]
.sym 14555 rx_09_fifo.wr_addr_gray[2]
.sym 14562 rx_09_fifo.wr_addr_gray[3]
.sym 14566 r_counter[0]_$glb_clk
.sym 14574 lvds_rx_09_inst.r_push_SB_LUT4_I3_I1[2]
.sym 14575 lvds_rx_09_inst.r_push_SB_LUT4_I3_I1[3]
.sym 14576 lvds_rx_09_inst.r_push_SB_LUT4_I3_I1[4]
.sym 14577 lvds_rx_09_inst.r_push_SB_LUT4_I3_I1[5]
.sym 14578 lvds_rx_09_inst.r_push_SB_LUT4_I3_I1[6]
.sym 14579 $io_pmod[2]$iobuf_i
.sym 14588 r_counter[0]
.sym 14590 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[3]
.sym 14605 rx_09_fifo.rd_addr[0]
.sym 14625 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[1]
.sym 14660 lvds_rx_09_inst.r_push_SB_LUT4_I3_1_O
.sym 14667 rx_09_fifo.full_o_SB_LUT4_I3_O[1]
.sym 14668 rx_09_fifo.full_o_SB_LUT4_I3_O[2]
.sym 14669 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_3_D[2]
.sym 14672 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[3]
.sym 14678 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[1]
.sym 14679 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[1]
.sym 14680 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[7]
.sym 14684 rx_09_fifo.full_o_SB_LUT4_I3_O[1]
.sym 14685 rx_09_fifo.full_o_SB_LUT4_I3_O[2]
.sym 14688 rx_09_fifo.full_o_SB_LUT4_I3_O[2]
.sym 14696 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_3_D[2]
.sym 14702 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[3]
.sym 14706 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[7]
.sym 14715 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[1]
.sym 14719 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[1]
.sym 14727 rx_09_fifo.full_o_SB_LUT4_I3_O[1]
.sym 14728 lvds_rx_09_inst.r_push_SB_LUT4_I3_1_O
.sym 14729 lvds_clock_buf
.sym 14730 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I2_O[2]_$glb_sr
.sym 14731 rx_09_fifo.rd_addr_gray_wr_r[6]
.sym 14732 rx_09_fifo.rd_addr_gray_wr_r[5]
.sym 14733 lvds_rx_09_inst.r_push_SB_LUT4_I3_O[0]
.sym 14734 lvds_rx_09_inst.r_push_SB_LUT4_I3_O[1]
.sym 14735 lvds_rx_09_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_1_I0[0]
.sym 14736 rx_09_fifo.rd_addr_gray_wr_r[3]
.sym 14737 rx_09_fifo.rd_addr_gray_wr[0]
.sym 14738 lvds_rx_09_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_1_I0[2]
.sym 14755 lvds_rx_09_inst.r_push_SB_LUT4_I3_I1[2]
.sym 14758 rx_09_fifo.rd_addr_gray_wr_r[3]
.sym 14766 rx_09_fifo.rd_addr_gray_wr_r[5]
.sym 14774 lvds_rx_09_inst.r_push_SB_LUT4_I3_1_O
.sym 14776 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[4]
.sym 14777 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[5]
.sym 14778 lvds_rx_09_inst.r_push_SB_LUT4_I3_I1[6]
.sym 14780 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_3_D[1]
.sym 14781 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[1]
.sym 14785 lvds_rx_09_inst.r_push_SB_LUT4_I3_I1[5]
.sym 14786 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[6]
.sym 14787 lvds_rx_09_inst.r_push_SB_LUT4_I3_O[2]
.sym 14790 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[2]
.sym 14791 rx_09_fifo.rd_addr_gray_wr_r[7]
.sym 14796 rx_09_fifo.rd_addr_gray_wr_r[6]
.sym 14798 lvds_rx_09_inst.r_push_SB_LUT4_I3_O[0]
.sym 14799 lvds_rx_09_inst.r_push_SB_LUT4_I3_O[1]
.sym 14808 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_3_D[1]
.sym 14812 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[1]
.sym 14819 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[2]
.sym 14824 lvds_rx_09_inst.r_push_SB_LUT4_I3_O[1]
.sym 14825 lvds_rx_09_inst.r_push_SB_LUT4_I3_O[0]
.sym 14826 lvds_rx_09_inst.r_push_SB_LUT4_I3_O[2]
.sym 14832 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[5]
.sym 14836 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[4]
.sym 14844 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[6]
.sym 14847 rx_09_fifo.rd_addr_gray_wr_r[6]
.sym 14848 lvds_rx_09_inst.r_push_SB_LUT4_I3_I1[6]
.sym 14849 rx_09_fifo.rd_addr_gray_wr_r[7]
.sym 14850 lvds_rx_09_inst.r_push_SB_LUT4_I3_I1[5]
.sym 14851 lvds_rx_09_inst.r_push_SB_LUT4_I3_1_O
.sym 14852 lvds_clock_buf
.sym 14853 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I2_O[2]_$glb_sr
.sym 14856 sys_ctrl_ins.reset_count[2]
.sym 14857 sys_ctrl_ins.reset_count[3]
.sym 14858 sys_ctrl_ins.reset_count[1]
.sym 14859 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 14860 sys_ctrl_ins.reset_count[0]
.sym 14866 rx_09_fifo.wr_addr_gray[4]
.sym 14867 i_smi_a3$SB_IO_IN
.sym 14868 lvds_rx_09_inst.r_push_SB_LUT4_I3_1_O
.sym 14871 io_pmod[6]$SB_IO_IN
.sym 14876 rx_09_fifo.wr_addr[5]
.sym 14878 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 14886 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 14895 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_3_D[1]
.sym 14899 rx_09_fifo.rd_addr_gray_wr[2]
.sym 14902 lvds_rx_09_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_1_I0[2]
.sym 14903 rx_09_fifo.rd_addr_gray_wr_r[6]
.sym 14905 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I1[1]
.sym 14909 rx_09_fifo.rd_addr_gray_wr[0]
.sym 14912 rx_09_fifo.full_o_SB_LUT4_I3_O[0]
.sym 14915 lvds_rx_09_inst.r_push_SB_LUT4_I3_I1[2]
.sym 14917 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_3_D[2]
.sym 14921 rx_09_fifo.rd_addr_gray_wr[1]
.sym 14923 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[4]
.sym 14924 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[5]
.sym 14925 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[6]
.sym 14926 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[7]
.sym 14928 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[5]
.sym 14929 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[4]
.sym 14937 rx_09_fifo.rd_addr_gray_wr[2]
.sym 14941 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I1[1]
.sym 14946 rx_09_fifo.full_o_SB_LUT4_I3_O[0]
.sym 14947 lvds_rx_09_inst.r_push_SB_LUT4_I3_I1[2]
.sym 14952 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_3_D[1]
.sym 14953 lvds_rx_09_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_1_I0[2]
.sym 14954 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_3_D[2]
.sym 14955 rx_09_fifo.rd_addr_gray_wr_r[6]
.sym 14960 rx_09_fifo.rd_addr_gray_wr[0]
.sym 14965 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[6]
.sym 14966 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[7]
.sym 14970 rx_09_fifo.rd_addr_gray_wr[1]
.sym 14975 lvds_clock_buf
.sym 14977 sys_ctrl_ins.reset_count_SB_DFFESR_Q_E
.sym 14979 spi_if_ins.spi.r_tx_byte[1]
.sym 14980 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 14981 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 14982 spi_if_ins.spi.r_tx_byte[2]
.sym 14983 spi_if_ins.spi.r_tx_byte[6]
.sym 14984 spi_if_ins.spi.r_tx_byte[3]
.sym 15007 rx_09_fifo.rd_addr_gray_wr[1]
.sym 15010 sys_ctrl_ins.reset_cmd
.sym 15011 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 15012 i_ss$SB_IO_IN
.sym 15018 i_smi_a3$SB_IO_IN
.sym 15026 r_tx_data[3]
.sym 15029 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 15032 r_tx_data[6]
.sym 15033 i_smi_a1_SB_LUT4_I1_O[0]
.sym 15037 r_tx_data[7]
.sym 15039 i_smi_a1_SB_LUT4_I1_O[1]
.sym 15044 w_smi_data_output[4]
.sym 15046 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 15048 w_smi_data_output[3]
.sym 15049 r_tx_data[5]
.sym 15051 i_smi_a3$SB_IO_IN
.sym 15052 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 15053 i_smi_a1_SB_LUT4_I1_O[0]
.sym 15054 i_smi_a1_SB_LUT4_I1_O[1]
.sym 15057 w_smi_data_output[3]
.sym 15058 i_smi_a3$SB_IO_IN
.sym 15064 r_tx_data[3]
.sym 15069 r_tx_data[7]
.sym 15075 i_smi_a3$SB_IO_IN
.sym 15078 w_smi_data_output[4]
.sym 15087 r_tx_data[5]
.sym 15093 r_tx_data[6]
.sym 15097 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 15098 r_counter[0]_$glb_clk
.sym 15101 spi_if_ins.r_tx_byte[2]
.sym 15102 spi_if_ins.r_tx_byte[4]
.sym 15103 spi_if_ins.r_tx_byte[1]
.sym 15104 o_miso_$_TBUF__Y_E
.sym 15105 spi_if_ins.r_tx_byte[0]
.sym 15107 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 15111 i_smi_a1$SB_IO_IN
.sym 15117 sys_ctrl_ins.reset_cmd
.sym 15120 spi_if_ins.r_tx_byte[7]
.sym 15121 i_smi_a1_SB_LUT4_I1_O[0]
.sym 15122 r_tx_data[3]
.sym 15125 o_miso_$_TBUF__Y_E
.sym 15126 r_tx_data[2]
.sym 15132 i_ss$SB_IO_IN
.sym 15133 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 15134 r_tx_data[1]
.sym 15143 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E
.sym 15145 spi_if_ins.state_if_SB_DFFESR_Q_1_R
.sym 15146 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 15150 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 15157 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 15171 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 15176 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 15177 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 15192 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 15195 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 15220 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E
.sym 15221 r_counter[0]_$glb_clk
.sym 15222 spi_if_ins.state_if_SB_DFFESR_Q_1_R
.sym 15226 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 15228 spi_if_ins.spi.r_temp_rx_byte[6]
.sym 15230 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 15238 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 15239 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E
.sym 15240 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 15242 io_pmod[7]$SB_IO_IN
.sym 15248 r_tx_data[4]
.sym 15255 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 15256 spi_if_ins.state_if[1]
.sym 15257 spi_if_ins.spi.r_rx_byte[6]
.sym 15258 r_tx_data[0]
.sym 15266 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 15275 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[2]
.sym 15277 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 15278 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 15282 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D_SB_LUT4_I3_O
.sym 15291 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 15293 spi_if_ins.spi.r_temp_rx_byte[6]
.sym 15295 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 15304 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 15309 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 15310 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 15311 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[2]
.sym 15316 spi_if_ins.spi.r_temp_rx_byte[6]
.sym 15323 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 15333 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 15334 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 15335 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 15342 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 15343 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D_SB_LUT4_I3_O
.sym 15344 i_sck$SB_IO_IN_$glb_clk
.sym 15346 w_load
.sym 15348 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D_SB_LUT4_I3_O
.sym 15350 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 15353 spi_if_ins.o_load_cmd_SB_DFFESR_Q_E
.sym 15358 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 15362 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D[1]
.sym 15363 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[2]
.sym 15365 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 15368 spi_if_ins.state_if_SB_DFFESR_Q_1_R
.sym 15370 w_tx_data_io[7]
.sym 15374 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 15379 w_load
.sym 15381 spi_if_ins.spi.r_rx_byte[5]
.sym 15387 spi_if_ins.o_cs_SB_LUT4_I2_2_O[2]
.sym 15388 w_tx_data_io[7]
.sym 15390 w_tx_data_io[4]
.sym 15391 spi_if_ins.o_cs_SB_LUT4_I2_2_O[1]
.sym 15393 w_tx_data_io[6]
.sym 15395 sys_ctrl_ins.o_data_out_SB_LUT4_I0_I2[1]
.sym 15397 w_tx_data_io[5]
.sym 15400 w_tx_data_io[3]
.sym 15401 spi_if_ins.state_if_SB_DFFESR_Q_1_D[1]
.sym 15402 w_tx_data_smi[1]
.sym 15403 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 15405 w_tx_data_smi[3]
.sym 15408 spi_if_ins.o_cs_SB_LUT4_I2_O[2]
.sym 15409 w_tx_data_io[1]
.sym 15414 r_tx_data_SB_DFFE_Q_E
.sym 15415 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 15416 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 15417 spi_if_ins.o_cs_SB_LUT4_I2_O[1]
.sym 15420 spi_if_ins.o_cs_SB_LUT4_I2_2_O[2]
.sym 15421 w_tx_data_io[5]
.sym 15423 spi_if_ins.o_cs_SB_LUT4_I2_O[2]
.sym 15426 sys_ctrl_ins.o_data_out_SB_LUT4_I0_I2[1]
.sym 15427 spi_if_ins.o_cs_SB_LUT4_I2_2_O[2]
.sym 15432 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 15433 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 15434 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 15435 spi_if_ins.state_if_SB_DFFESR_Q_1_D[1]
.sym 15438 spi_if_ins.o_cs_SB_LUT4_I2_O[2]
.sym 15439 spi_if_ins.o_cs_SB_LUT4_I2_2_O[2]
.sym 15440 w_tx_data_io[7]
.sym 15445 spi_if_ins.o_cs_SB_LUT4_I2_O[2]
.sym 15446 w_tx_data_io[6]
.sym 15450 spi_if_ins.o_cs_SB_LUT4_I2_O[2]
.sym 15451 w_tx_data_io[1]
.sym 15452 spi_if_ins.o_cs_SB_LUT4_I2_O[1]
.sym 15453 w_tx_data_smi[1]
.sym 15457 w_tx_data_io[4]
.sym 15459 spi_if_ins.o_cs_SB_LUT4_I2_O[2]
.sym 15462 spi_if_ins.o_cs_SB_LUT4_I2_O[2]
.sym 15463 w_tx_data_smi[3]
.sym 15464 spi_if_ins.o_cs_SB_LUT4_I2_O[1]
.sym 15465 w_tx_data_io[3]
.sym 15466 r_tx_data_SB_DFFE_Q_E
.sym 15467 i_glob_clock$SB_IO_IN_$glb_clk
.sym 15468 spi_if_ins.o_cs_SB_LUT4_I2_2_O[1]
.sym 15469 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 15474 r_tx_data[0]
.sym 15479 io_ctrl_ins.rx_h_state_SB_DFFE_Q_E
.sym 15483 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 15485 w_tx_data_io[5]
.sym 15486 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 15489 w_tx_data_io[6]
.sym 15494 sys_ctrl_ins.reset_cmd
.sym 15495 spi_if_ins.w_rx_data[6]
.sym 15497 spi_if_ins.state_if_SB_DFFESR_Q_1_D[1]
.sym 15498 rx_24_fifo.rd_addr_gray[4]
.sym 15499 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 15504 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 15516 spi_if_ins.o_cs_SB_LUT4_I2_O[1]
.sym 15517 spi_if_ins.o_load_cmd_SB_DFFESR_Q_E
.sym 15521 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 15522 w_cs[0]
.sym 15523 spi_if_ins.o_cs_SB_LUT4_I2_O[2]
.sym 15524 spi_if_ins.spi.r_rx_byte[7]
.sym 15527 w_tx_data_smi[0]
.sym 15529 spi_if_ins.spi.r_rx_byte[6]
.sym 15530 w_cs[3]
.sym 15533 w_cs[1]
.sym 15537 w_cs[2]
.sym 15538 w_tx_data_io[0]
.sym 15541 spi_if_ins.spi.r_rx_byte[5]
.sym 15543 w_cs[3]
.sym 15544 w_cs[1]
.sym 15545 w_cs[2]
.sym 15546 w_cs[0]
.sym 15552 spi_if_ins.spi.r_rx_byte[5]
.sym 15555 spi_if_ins.o_cs_SB_LUT4_I2_O[2]
.sym 15556 w_tx_data_io[0]
.sym 15557 spi_if_ins.o_cs_SB_LUT4_I2_O[1]
.sym 15558 w_tx_data_smi[0]
.sym 15563 spi_if_ins.o_load_cmd_SB_DFFESR_Q_E
.sym 15567 w_cs[2]
.sym 15568 w_cs[0]
.sym 15569 w_cs[3]
.sym 15570 w_cs[1]
.sym 15573 spi_if_ins.spi.r_rx_byte[6]
.sym 15582 spi_if_ins.spi.r_rx_byte[7]
.sym 15585 w_cs[0]
.sym 15586 w_cs[2]
.sym 15587 w_cs[1]
.sym 15588 w_cs[3]
.sym 15589 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 15590 r_counter[0]_$glb_clk
.sym 15592 spi_if_ins.w_rx_data[1]
.sym 15594 spi_if_ins.w_rx_data[0]
.sym 15595 spi_if_ins.w_rx_data[4]
.sym 15596 spi_if_ins.w_rx_data[3]
.sym 15598 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_E
.sym 15599 spi_if_ins.w_rx_data[2]
.sym 15603 i_smi_a1$SB_IO_IN
.sym 15607 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 15609 spi_if_ins.state_if[0]
.sym 15614 w_tx_data_sys[0]
.sym 15618 smi_ctrl_ins.r_fifo_24_pull_SB_LUT4_I3_1_O
.sym 15622 io_ctrl_ins.pmod_state_SB_DFFE_Q_E
.sym 15633 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 15639 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R[1]
.sym 15641 w_fetch
.sym 15644 smi_ctrl_ins.r_fifo_24_pull_SB_LUT4_I3_1_O
.sym 15647 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 15649 w_load
.sym 15653 io_ctrl_ins.rx_h_b_state_SB_LUT4_I3_O[1]
.sym 15660 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_1_D[0]
.sym 15661 w_cs[0]
.sym 15663 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[3]
.sym 15664 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 15669 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[3]
.sym 15672 w_fetch
.sym 15674 w_cs[0]
.sym 15675 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R[1]
.sym 15678 w_load
.sym 15679 w_cs[0]
.sym 15680 io_ctrl_ins.rx_h_b_state_SB_LUT4_I3_O[1]
.sym 15681 w_fetch
.sym 15690 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_1_D[0]
.sym 15708 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 15709 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 15711 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 15712 smi_ctrl_ins.r_fifo_24_pull_SB_LUT4_I3_1_O
.sym 15713 r_counter[0]_$glb_clk
.sym 15714 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I2_O[2]_$glb_sr
.sym 15715 io_ctrl_ins.o_pmod[6]
.sym 15716 io_ctrl_ins.o_pmod[7]
.sym 15717 io_ctrl_ins.o_pmod[5]
.sym 15718 io_ctrl_ins.o_pmod[0]
.sym 15719 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R[2]
.sym 15720 io_ctrl_ins.o_pmod[4]
.sym 15721 io_ctrl_ins.o_pmod[3]
.sym 15722 io_ctrl_ins.pmod_dir_state_SB_DFFE_Q_E
.sym 15727 io_ctrl_ins.pmod_dir_state[5]
.sym 15728 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_E
.sym 15730 spi_if_ins.state_if[1]
.sym 15731 sys_ctrl_ins.o_data_out_SB_DFFE_Q_E
.sym 15738 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 15739 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 15741 w_ioc[0]
.sym 15746 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 15756 spi_if_ins.w_rx_data[1]
.sym 15759 spi_if_ins.w_rx_data[4]
.sym 15760 spi_if_ins.w_rx_data[3]
.sym 15763 spi_if_ins.w_rx_data[2]
.sym 15764 w_ioc[2]
.sym 15765 w_ioc[1]
.sym 15766 spi_if_ins.w_rx_data[0]
.sym 15767 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[2]
.sym 15771 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 15779 w_ioc[4]
.sym 15782 spi_if_ins.o_load_cmd_SB_LUT4_I2_O[1]
.sym 15783 w_ioc[3]
.sym 15787 w_ioc[4]
.sym 15790 spi_if_ins.w_rx_data[2]
.sym 15796 spi_if_ins.w_rx_data[1]
.sym 15801 w_ioc[1]
.sym 15802 w_ioc[4]
.sym 15803 w_ioc[3]
.sym 15804 w_ioc[2]
.sym 15810 spi_if_ins.w_rx_data[3]
.sym 15815 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 15816 spi_if_ins.o_load_cmd_SB_LUT4_I2_O[1]
.sym 15819 spi_if_ins.w_rx_data[0]
.sym 15825 w_ioc[3]
.sym 15827 w_ioc[4]
.sym 15828 w_ioc[2]
.sym 15833 spi_if_ins.w_rx_data[4]
.sym 15835 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[2]
.sym 15836 r_counter[0]_$glb_clk
.sym 15838 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R
.sym 15839 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 15840 io_ctrl_ins.led1_state_SB_DFFESR_Q_E
.sym 15841 i_button_SB_LUT4_I3_I2[0]
.sym 15842 io_ctrl_ins.rx_h_b_state_SB_LUT4_I3_I2_SB_LUT4_I2_O
.sym 15843 o_led1$SB_IO_OUT
.sym 15844 o_led0$SB_IO_OUT
.sym 15845 i_button_SB_LUT4_I3_I2[2]
.sym 15852 w_ioc[0]
.sym 15856 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[1]
.sym 15857 io_ctrl_ins.o_pmod[6]
.sym 15859 io_ctrl_ins.o_pmod[7]
.sym 15861 io_ctrl_ins.o_pmod[5]
.sym 15863 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[1]
.sym 15864 io_ctrl_ins.o_pmod[0]
.sym 15866 i_button_SB_LUT4_I3_O[1]
.sym 15869 w_ioc[0]
.sym 15871 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R
.sym 15881 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[1]
.sym 15883 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 15887 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[0]
.sym 15888 w_ioc[1]
.sym 15889 io_ctrl_ins.rx_h_b_state_SB_LUT4_I3_O[1]
.sym 15890 smi_ctrl_ins.r_fifo_24_pull_SB_LUT4_I3_1_O
.sym 15892 w_ioc[0]
.sym 15893 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R[1]
.sym 15907 io_ctrl_ins.rx_h_b_state_SB_LUT4_I3_I2_SB_LUT4_I2_O
.sym 15924 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[1]
.sym 15926 w_ioc[0]
.sym 15930 io_ctrl_ins.rx_h_b_state_SB_LUT4_I3_I2_SB_LUT4_I2_O
.sym 15937 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[0]
.sym 15942 io_ctrl_ins.rx_h_b_state_SB_LUT4_I3_O[1]
.sym 15943 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 15948 w_ioc[0]
.sym 15949 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R[1]
.sym 15950 w_ioc[1]
.sym 15958 smi_ctrl_ins.r_fifo_24_pull_SB_LUT4_I3_1_O
.sym 15959 r_counter[0]_$glb_clk
.sym 15960 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I2_O[2]_$glb_sr
.sym 15961 i_button_SB_LUT4_I3_I2[1]
.sym 15963 io_ctrl_ins.led0_state_SB_LUT4_I3_O[3]
.sym 15964 io_ctrl_ins.debug_mode[1]
.sym 15965 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 15966 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 15967 io_ctrl_ins.rf_mode[0]
.sym 15968 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 15974 o_led0$SB_IO_OUT
.sym 15976 io_ctrl_ins.rx_h_b_state_SB_LUT4_I3_I2[2]
.sym 15979 io_ctrl_ins.rx_h_b_state_SB_LUT4_I3_O[1]
.sym 15993 w_rx_data[1]
.sym 15994 i_button_SB_LUT4_I3_O[1]
.sym 16005 i_button_SB_LUT4_I3_I2[0]
.sym 16007 o_led1$SB_IO_OUT
.sym 16013 io_ctrl_ins.rx_h_b_state_SB_LUT4_I3_I2_SB_LUT4_I2_O
.sym 16015 w_rx_data[2]
.sym 16017 i_button_SB_LUT4_I3_I2[2]
.sym 16018 i_button_SB_LUT4_I3_I2[1]
.sym 16019 w_rx_data[1]
.sym 16023 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 16029 io_ctrl_ins.debug_mode[1]
.sym 16030 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 16032 io_ctrl_ins.rf_mode[0]
.sym 16036 w_rx_data[1]
.sym 16048 io_ctrl_ins.rf_mode[0]
.sym 16050 i_button_SB_LUT4_I3_I2[0]
.sym 16054 w_rx_data[2]
.sym 16059 i_button_SB_LUT4_I3_I2[2]
.sym 16060 i_button_SB_LUT4_I3_I2[0]
.sym 16061 io_ctrl_ins.debug_mode[1]
.sym 16062 o_led1$SB_IO_OUT
.sym 16077 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 16078 i_button_SB_LUT4_I3_I2[1]
.sym 16079 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 16080 io_ctrl_ins.debug_mode[1]
.sym 16081 io_ctrl_ins.rx_h_b_state_SB_LUT4_I3_I2_SB_LUT4_I2_O
.sym 16082 r_counter[0]_$glb_clk
.sym 16085 io_ctrl_ins.led1_state_SB_LUT4_I3_O[0]
.sym 16087 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 16088 io_ctrl_ins.led0_state_SB_LUT4_I3_O[0]
.sym 16089 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[0]
.sym 16090 io_ctrl_ins.led0_state_SB_LUT4_I3_O[2]
.sym 16101 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 16105 i_button_SB_LUT4_I3_O[1]
.sym 16106 w_ioc[0]
.sym 16114 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 16118 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 16119 io_ctrl_ins.rx_h_state_SB_DFFE_Q_E
.sym 16126 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[1]
.sym 16127 io_ctrl_ins.led0_state_SB_LUT4_I3_O[3]
.sym 16129 o_shdn_rx_lna$SB_IO_OUT
.sym 16136 io_ctrl_ins.led0_state_SB_LUT4_I3_I0[0]
.sym 16137 io_ctrl_ins.led1_state_SB_LUT4_I3_O[3]
.sym 16140 w_ioc[0]
.sym 16142 io_ctrl_ins.led1_state_SB_LUT4_I3_O[0]
.sym 16143 io_ctrl_ins.led1_state_SB_LUT4_I3_O[2]
.sym 16145 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R
.sym 16148 io_ctrl_ins.o_pmod[1]
.sym 16153 io_ctrl_ins.led0_state_SB_LUT4_I3_O[0]
.sym 16154 i_button_SB_LUT4_I3_O[1]
.sym 16155 io_ctrl_ins.led0_state_SB_LUT4_I3_O[2]
.sym 16170 w_ioc[0]
.sym 16171 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[1]
.sym 16172 o_shdn_rx_lna$SB_IO_OUT
.sym 16173 io_ctrl_ins.o_pmod[1]
.sym 16194 io_ctrl_ins.led0_state_SB_LUT4_I3_O[3]
.sym 16195 io_ctrl_ins.led0_state_SB_LUT4_I3_O[0]
.sym 16196 i_button_SB_LUT4_I3_O[1]
.sym 16197 io_ctrl_ins.led0_state_SB_LUT4_I3_O[2]
.sym 16200 io_ctrl_ins.led1_state_SB_LUT4_I3_O[0]
.sym 16201 i_button_SB_LUT4_I3_O[1]
.sym 16202 io_ctrl_ins.led1_state_SB_LUT4_I3_O[3]
.sym 16203 io_ctrl_ins.led1_state_SB_LUT4_I3_O[2]
.sym 16204 io_ctrl_ins.led0_state_SB_LUT4_I3_I0[0]
.sym 16205 r_counter[0]_$glb_clk
.sym 16206 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R
.sym 16224 io_ctrl_ins.rx_h_state_SB_DFFE_Q_E
.sym 16236 i_button$SB_IO_IN
.sym 16248 io_ctrl_ins.rf_pin_state[1]
.sym 16254 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 16259 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 16266 io_ctrl_ins.rx_h_state_SB_DFFE_Q_E
.sym 16274 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 16278 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 16299 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 16300 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 16301 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 16302 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 16305 io_ctrl_ins.rf_pin_state[1]
.sym 16306 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 16308 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 16327 io_ctrl_ins.rx_h_state_SB_DFFE_Q_E
.sym 16328 r_counter[0]_$glb_clk
.sym 16453 i_config[3]$SB_IO_IN
.sym 16455 i_button$SB_IO_IN
.sym 16497 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 16517 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 16523 i_smi_a3$SB_IO_IN
.sym 16553 rx_09_fifo.rd_addr_gray[3]
.sym 16554 rx_09_fifo.rd_addr_gray[6]
.sym 16555 rx_09_fifo.rd_addr_gray[5]
.sym 16556 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I1[1]
.sym 16557 rx_09_fifo.rd_addr_gray[2]
.sym 16558 rx_09_fifo.rd_addr_gray[0]
.sym 16559 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3[1]
.sym 16560 rx_09_fifo.rd_addr_gray[4]
.sym 16583 sys_ctrl_ins.reset_count_SB_DFFESR_Q_E
.sym 16596 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[2]
.sym 16597 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[3]
.sym 16598 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[2]
.sym 16601 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[0]
.sym 16602 rx_09_fifo.wr_addr_gray_rd[3]
.sym 16604 rx_09_fifo.rd_addr[0]
.sym 16605 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[0]
.sym 16607 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[1]
.sym 16610 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[2]
.sym 16611 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[1]
.sym 16613 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[0]
.sym 16614 rx_09_fifo.wr_addr_gray_rd[0]
.sym 16615 rx_09_fifo.wr_addr[7]
.sym 16616 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[1]
.sym 16617 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[3]
.sym 16618 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 16619 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[3]
.sym 16625 rx_09_fifo.wr_addr_gray[0]
.sym 16628 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[0]
.sym 16629 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[2]
.sym 16630 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[3]
.sym 16631 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[1]
.sym 16634 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[0]
.sym 16635 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[2]
.sym 16636 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[3]
.sym 16637 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[1]
.sym 16643 rx_09_fifo.wr_addr_gray_rd[3]
.sym 16646 rx_09_fifo.wr_addr_gray[0]
.sym 16652 rx_09_fifo.wr_addr[7]
.sym 16659 rx_09_fifo.rd_addr[0]
.sym 16660 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 16665 rx_09_fifo.wr_addr_gray_rd[0]
.sym 16670 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[1]
.sym 16671 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[0]
.sym 16672 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[2]
.sym 16673 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[3]
.sym 16675 r_counter[0]_$glb_clk
.sym 16681 rx_09_fifo.rd_addr_gray_wr[6]
.sym 16682 rx_09_fifo.rd_addr_gray_wr[3]
.sym 16684 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0[0]
.sym 16685 rx_09_fifo.rd_addr_gray_wr[2]
.sym 16686 rx_09_fifo.rd_addr_gray_wr[4]
.sym 16688 rx_09_fifo.rd_addr_gray_wr[5]
.sym 16698 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 16704 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 16720 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I1[1]
.sym 16724 rx_09_fifo.rd_addr_gray[0]
.sym 16726 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[1]
.sym 16736 w_rx_09_fifo_push
.sym 16741 w_smi_data_output[5]
.sym 16745 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 16749 io_smi_data[4]$SB_IO_OUT
.sym 16759 rx_09_fifo.wr_addr[3]
.sym 16762 rx_09_fifo.wr_addr[7]
.sym 16767 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0[3]
.sym 16773 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 16775 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 16777 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0[2]
.sym 16779 rx_09_fifo.wr_addr[4]
.sym 16780 rx_09_fifo.wr_addr[6]
.sym 16784 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0[1]
.sym 16785 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0[0]
.sym 16786 rx_09_fifo.wr_addr[5]
.sym 16790 $nextpnr_ICESTORM_LC_7$O
.sym 16792 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 16796 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[2]
.sym 16798 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 16802 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[3]
.sym 16804 rx_09_fifo.wr_addr[3]
.sym 16806 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[2]
.sym 16808 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[4]
.sym 16811 rx_09_fifo.wr_addr[4]
.sym 16812 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[3]
.sym 16814 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[5]
.sym 16816 rx_09_fifo.wr_addr[5]
.sym 16818 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[4]
.sym 16820 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[6]
.sym 16822 rx_09_fifo.wr_addr[6]
.sym 16824 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[5]
.sym 16829 rx_09_fifo.wr_addr[7]
.sym 16830 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[6]
.sym 16833 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0[1]
.sym 16834 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0[0]
.sym 16835 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0[2]
.sym 16836 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0[3]
.sym 16838 r_counter[0]_$glb_clk
.sym 16839 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I2_O[2]_$glb_sr
.sym 16841 rx_09_fifo.wr_addr_gray_rd[4]
.sym 16842 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[1]
.sym 16843 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[0]
.sym 16845 io_smi_data[5]$SB_IO_OUT
.sym 16846 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[1]
.sym 16847 spi_if_ins.spi.SCKr[0]
.sym 16871 io_smi_data[4]$SB_IO_OUT
.sym 16875 $io_pmod[2]$iobuf_i
.sym 16881 rx_09_fifo.rd_addr_gray_wr[6]
.sym 16882 rx_09_fifo.rd_addr_gray_wr_r[5]
.sym 16883 lvds_rx_09_inst.r_push_SB_LUT4_I3_I1[2]
.sym 16885 lvds_rx_09_inst.r_push_SB_LUT4_I3_I1[4]
.sym 16886 rx_09_fifo.rd_addr_gray_wr[4]
.sym 16888 rx_09_fifo.rd_addr_gray_wr[5]
.sym 16890 rx_09_fifo.rd_addr_gray_wr[3]
.sym 16891 rx_09_fifo.rd_addr_gray[0]
.sym 16892 lvds_rx_09_inst.r_push_SB_LUT4_I3_I1[3]
.sym 16894 lvds_rx_09_inst.r_push_SB_LUT4_I3_I1[5]
.sym 16902 w_rx_09_fifo_push
.sym 16904 lvds_rx_09_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_1_I0[2]
.sym 16909 lvds_rx_09_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_1_I0[0]
.sym 16910 rx_09_fifo.rd_addr_gray_wr_r[3]
.sym 16914 rx_09_fifo.rd_addr_gray_wr[6]
.sym 16922 rx_09_fifo.rd_addr_gray_wr[5]
.sym 16926 lvds_rx_09_inst.r_push_SB_LUT4_I3_I1[5]
.sym 16927 rx_09_fifo.rd_addr_gray_wr_r[5]
.sym 16928 lvds_rx_09_inst.r_push_SB_LUT4_I3_I1[4]
.sym 16929 w_rx_09_fifo_push
.sym 16932 lvds_rx_09_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_1_I0[2]
.sym 16933 lvds_rx_09_inst.r_push_SB_LUT4_I3_I1[3]
.sym 16934 lvds_rx_09_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_1_I0[0]
.sym 16935 lvds_rx_09_inst.r_push_SB_LUT4_I3_I1[4]
.sym 16938 lvds_rx_09_inst.r_push_SB_LUT4_I3_I1[2]
.sym 16940 rx_09_fifo.rd_addr_gray_wr_r[3]
.sym 16945 rx_09_fifo.rd_addr_gray_wr[3]
.sym 16953 rx_09_fifo.rd_addr_gray[0]
.sym 16956 rx_09_fifo.rd_addr_gray_wr[4]
.sym 16961 lvds_clock_buf
.sym 16965 spi_if_ins.spi.r_tx_bit_count[2]
.sym 16966 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 16967 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 16968 spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_R
.sym 16969 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 16970 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[1]
.sym 16975 i_sck$SB_IO_IN
.sym 16981 i_ss$SB_IO_IN
.sym 16984 rx_09_fifo.rd_addr_gray_wr[1]
.sym 16989 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 17007 sys_ctrl_ins.reset_count[3]
.sym 17017 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 17018 sys_ctrl_ins.reset_count[0]
.sym 17024 sys_ctrl_ins.reset_count[1]
.sym 17026 sys_ctrl_ins.reset_count[0]
.sym 17030 sys_ctrl_ins.reset_count[2]
.sym 17031 sys_ctrl_ins.reset_count_SB_DFFESR_Q_E
.sym 17033 sys_ctrl_ins.reset_cmd
.sym 17036 $nextpnr_ICESTORM_LC_16$O
.sym 17039 sys_ctrl_ins.reset_count[0]
.sym 17042 sys_ctrl_ins.reset_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 17044 sys_ctrl_ins.reset_count[1]
.sym 17048 sys_ctrl_ins.reset_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 17049 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 17050 sys_ctrl_ins.reset_count[2]
.sym 17052 sys_ctrl_ins.reset_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 17056 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 17057 sys_ctrl_ins.reset_count[3]
.sym 17058 sys_ctrl_ins.reset_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 17061 sys_ctrl_ins.reset_count[1]
.sym 17063 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 17064 sys_ctrl_ins.reset_count[0]
.sym 17067 sys_ctrl_ins.reset_count[3]
.sym 17068 sys_ctrl_ins.reset_count[1]
.sym 17069 sys_ctrl_ins.reset_count[2]
.sym 17070 sys_ctrl_ins.reset_count[0]
.sym 17075 sys_ctrl_ins.reset_count[0]
.sym 17083 sys_ctrl_ins.reset_count_SB_DFFESR_Q_E
.sym 17084 r_counter[0]_$glb_clk
.sym 17085 sys_ctrl_ins.reset_cmd
.sym 17086 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 17087 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 17088 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 17089 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 17090 spi_if_ins.spi.r_tx_byte[5]
.sym 17091 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 17092 spi_if_ins.spi.r_tx_byte[7]
.sym 17093 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 17104 io_pmod[4]$SB_IO_IN
.sym 17109 i_ss$SB_IO_IN
.sym 17110 io_pmod[2]$SB_IO_IN
.sym 17111 i_ss$SB_IO_IN
.sym 17113 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 17129 spi_if_ins.r_tx_byte[3]
.sym 17130 spi_if_ins.r_tx_byte[1]
.sym 17132 spi_if_ins.r_tx_byte[0]
.sym 17133 sys_ctrl_ins.reset_cmd
.sym 17136 spi_if_ins.r_tx_byte[2]
.sym 17137 spi_if_ins.r_tx_byte[4]
.sym 17140 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 17142 spi_if_ins.r_tx_byte[6]
.sym 17147 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 17154 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 17160 sys_ctrl_ins.reset_cmd
.sym 17162 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 17173 spi_if_ins.r_tx_byte[1]
.sym 17178 spi_if_ins.r_tx_byte[4]
.sym 17187 spi_if_ins.r_tx_byte[0]
.sym 17191 spi_if_ins.r_tx_byte[2]
.sym 17198 spi_if_ins.r_tx_byte[6]
.sym 17203 spi_if_ins.r_tx_byte[3]
.sym 17206 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 17207 r_counter[0]_$glb_clk
.sym 17208 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 17211 spi_if_ins.spi.r_rx_bit_count[2]
.sym 17213 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 17214 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_E
.sym 17233 o_miso_$_TBUF__Y_E
.sym 17240 i_mosi$SB_IO_IN
.sym 17257 i_ss$SB_IO_IN
.sym 17261 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 17269 r_tx_data[2]
.sym 17271 r_tx_data[4]
.sym 17276 spi_if_ins.r_tx_data_valid
.sym 17277 r_tx_data[1]
.sym 17281 r_tx_data[0]
.sym 17291 r_tx_data[2]
.sym 17298 r_tx_data[4]
.sym 17304 r_tx_data[1]
.sym 17308 i_ss$SB_IO_IN
.sym 17314 r_tx_data[0]
.sym 17325 i_ss$SB_IO_IN
.sym 17327 spi_if_ins.r_tx_data_valid
.sym 17329 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 17330 r_counter[0]_$glb_clk
.sym 17334 spi_if_ins.spi.r_rx_bit_count[0]
.sym 17335 o_miso_$_TBUF__Y_E
.sym 17337 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D[1]
.sym 17338 spi_if_ins.spi.r_rx_bit_count[1]
.sym 17350 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 17360 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 17363 $io_pmod[2]$iobuf_i
.sym 17376 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 17395 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 17400 o_miso_$_TBUF__Y_E
.sym 17404 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 17427 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 17436 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 17451 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 17452 o_miso_$_TBUF__Y_E
.sym 17453 i_sck$SB_IO_IN_$glb_clk
.sym 17455 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 17458 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 17461 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 17462 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 17467 i_ss$SB_IO_IN
.sym 17475 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 17478 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 17479 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 17480 i_mosi$SB_IO_IN
.sym 17481 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 17486 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 17487 w_load
.sym 17499 spi_if_ins.state_if[0]
.sym 17501 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D[1]
.sym 17503 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 17504 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 17505 i_ss$SB_IO_IN
.sym 17507 spi_if_ins.state_if[0]
.sym 17509 spi_if_ins.state_if[1]
.sym 17516 spi_if_ins.state_if_SB_DFFESR_Q_1_R
.sym 17520 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 17523 spi_if_ins.o_load_cmd_SB_DFFESR_Q_E
.sym 17532 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 17541 i_ss$SB_IO_IN
.sym 17544 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D[1]
.sym 17553 spi_if_ins.state_if[1]
.sym 17554 spi_if_ins.state_if[0]
.sym 17556 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 17571 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 17572 spi_if_ins.state_if[1]
.sym 17573 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 17574 spi_if_ins.state_if[0]
.sym 17575 spi_if_ins.o_load_cmd_SB_DFFESR_Q_E
.sym 17576 r_counter[0]_$glb_clk
.sym 17577 spi_if_ins.state_if_SB_DFFESR_Q_1_R
.sym 17578 spi_if_ins.spi.r_rx_byte[0]
.sym 17579 spi_if_ins.spi.r_rx_byte[3]
.sym 17580 spi_if_ins.spi.r_rx_byte[1]
.sym 17582 spi_if_ins.spi.r_rx_byte[2]
.sym 17584 spi_if_ins.spi.r_rx_byte[4]
.sym 17590 smi_ctrl_ins.o_data_out_SB_DFFESS_Q_E
.sym 17593 spi_if_ins.state_if[0]
.sym 17598 o_miso_$_TBUF__Y_E
.sym 17606 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 17609 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 17610 sys_ctrl_ins.reset_cmd
.sym 17613 io_pmod[2]$SB_IO_IN
.sym 17619 spi_if_ins.o_cs_SB_LUT4_I2_2_O[2]
.sym 17625 spi_if_ins.state_if[0]
.sym 17629 spi_if_ins.o_cs_SB_LUT4_I2_2_O[3]
.sym 17630 spi_if_ins.state_if[1]
.sym 17631 spi_if_ins.o_cs_SB_LUT4_I2_2_O[1]
.sym 17632 w_tx_data_sys[0]
.sym 17646 r_tx_data_SB_DFFE_Q_E
.sym 17652 spi_if_ins.state_if[1]
.sym 17654 spi_if_ins.state_if[0]
.sym 17682 spi_if_ins.o_cs_SB_LUT4_I2_2_O[1]
.sym 17683 spi_if_ins.o_cs_SB_LUT4_I2_2_O[2]
.sym 17684 spi_if_ins.o_cs_SB_LUT4_I2_2_O[3]
.sym 17685 w_tx_data_sys[0]
.sym 17698 r_tx_data_SB_DFFE_Q_E
.sym 17699 i_glob_clock$SB_IO_IN_$glb_clk
.sym 17701 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 17702 i_button_SB_LUT4_I3_O[0]
.sym 17703 io_ctrl_ins.pmod_dir_state[4]
.sym 17704 io_ctrl_ins.pmod_dir_state[3]
.sym 17705 io_ctrl_ins.pmod_dir_state[5]
.sym 17708 io_ctrl_ins.pmod_dir_state[6]
.sym 17718 spi_if_ins.state_if[1]
.sym 17719 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 17728 io_ctrl_ins.pmod_dir_state_SB_DFFE_Q_E
.sym 17731 i_button_SB_LUT4_I3_I2[0]
.sym 17744 spi_if_ins.spi.r_rx_byte[1]
.sym 17746 spi_if_ins.spi.r_rx_byte[2]
.sym 17750 spi_if_ins.spi.r_rx_byte[0]
.sym 17751 spi_if_ins.spi.r_rx_byte[3]
.sym 17756 spi_if_ins.spi.r_rx_byte[4]
.sym 17769 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 17770 sys_ctrl_ins.reset_cmd
.sym 17775 spi_if_ins.spi.r_rx_byte[1]
.sym 17788 spi_if_ins.spi.r_rx_byte[0]
.sym 17795 spi_if_ins.spi.r_rx_byte[4]
.sym 17801 spi_if_ins.spi.r_rx_byte[3]
.sym 17814 sys_ctrl_ins.reset_cmd
.sym 17820 spi_if_ins.spi.r_rx_byte[2]
.sym 17821 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 17822 r_counter[0]_$glb_clk
.sym 17824 w_rx_data[7]
.sym 17825 w_rx_data[5]
.sym 17826 w_rx_data[1]
.sym 17827 w_rx_data[6]
.sym 17828 w_rx_data[4]
.sym 17829 w_rx_data[2]
.sym 17830 w_rx_data[3]
.sym 17831 w_rx_data[0]
.sym 17836 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 17837 w_tx_data_io[7]
.sym 17842 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 17843 i_button_SB_LUT4_I3_O[1]
.sym 17845 spi_if_ins.state_if[0]
.sym 17848 i_config[3]$SB_IO_IN
.sym 17849 w_rx_data[4]
.sym 17850 io_ctrl_ins.o_pmod[4]
.sym 17851 w_rx_data[2]
.sym 17852 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 17853 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R
.sym 17854 i_config[2]$SB_IO_IN
.sym 17855 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 17856 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 17859 spi_if_ins.w_rx_data[5]
.sym 17867 io_ctrl_ins.pmod_state_SB_DFFE_Q_E
.sym 17874 w_ioc[1]
.sym 17875 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[1]
.sym 17877 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 17879 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R[1]
.sym 17881 w_rx_data[7]
.sym 17884 w_rx_data[6]
.sym 17885 w_rx_data[4]
.sym 17887 i_button_SB_LUT4_I3_O[1]
.sym 17890 w_rx_data[5]
.sym 17895 w_rx_data[3]
.sym 17896 w_rx_data[0]
.sym 17899 w_rx_data[6]
.sym 17907 w_rx_data[7]
.sym 17912 w_rx_data[5]
.sym 17917 w_rx_data[0]
.sym 17922 w_ioc[1]
.sym 17923 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R[1]
.sym 17925 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[1]
.sym 17929 w_rx_data[4]
.sym 17937 w_rx_data[3]
.sym 17940 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 17941 i_button_SB_LUT4_I3_O[1]
.sym 17944 io_ctrl_ins.pmod_state_SB_DFFE_Q_E
.sym 17945 r_counter[0]_$glb_clk
.sym 17947 io_ctrl_ins.rx_h_b_state_SB_LUT4_I3_O[2]
.sym 17948 io_ctrl_ins.rf_pin_state[7]
.sym 17949 io_ctrl_ins.rf_pin_state[3]
.sym 17950 io_ctrl_ins.rf_pin_state[6]
.sym 17951 io_ctrl_ins.rf_pin_state[5]
.sym 17952 io_ctrl_ins.rf_pin_state[0]
.sym 17953 io_ctrl_ins.rf_pin_state[4]
.sym 17954 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I3_O[2]
.sym 17960 i_button_SB_LUT4_I3_O[1]
.sym 17961 w_rx_24_fifo_empty
.sym 17962 spi_if_ins.state_if_SB_DFFESR_Q_1_D[1]
.sym 17963 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 17964 spi_if_ins.w_rx_data[6]
.sym 17966 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 17969 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R[2]
.sym 17970 w_rx_data[1]
.sym 17971 w_rx_data[1]
.sym 17972 io_ctrl_ins.rf_pin_state[5]
.sym 17973 o_led1$SB_IO_OUT
.sym 17974 spi_if_ins.o_load_cmd_SB_LUT4_I2_O[1]
.sym 17977 w_rx_data[2]
.sym 17979 w_rx_data[3]
.sym 17980 io_ctrl_ins.o_pmod[3]
.sym 17981 w_rx_data[0]
.sym 17982 io_ctrl_ins.pmod_dir_state_SB_DFFE_Q_E
.sym 17990 spi_if_ins.o_load_cmd_SB_LUT4_I2_O[1]
.sym 17992 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R[2]
.sym 17994 io_ctrl_ins.rx_h_b_state_SB_LUT4_I3_I2[2]
.sym 17995 i_button_SB_LUT4_I3_I2[2]
.sym 17998 w_rx_data[1]
.sym 17999 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 18000 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 18003 w_rx_data[0]
.sym 18006 io_ctrl_ins.led1_state_SB_DFFESR_Q_E
.sym 18009 w_ioc[0]
.sym 18010 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R[1]
.sym 18013 w_ioc[1]
.sym 18015 i_button_SB_LUT4_I3_I2[0]
.sym 18016 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 18021 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R[2]
.sym 18022 w_ioc[0]
.sym 18023 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R[1]
.sym 18028 i_button_SB_LUT4_I3_I2[0]
.sym 18029 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 18030 spi_if_ins.o_load_cmd_SB_LUT4_I2_O[1]
.sym 18033 spi_if_ins.o_load_cmd_SB_LUT4_I2_O[1]
.sym 18035 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 18036 i_button_SB_LUT4_I3_I2[2]
.sym 18040 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R[1]
.sym 18041 w_ioc[0]
.sym 18042 w_ioc[1]
.sym 18047 io_ctrl_ins.rx_h_b_state_SB_LUT4_I3_I2[2]
.sym 18048 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 18053 w_rx_data[1]
.sym 18057 w_rx_data[0]
.sym 18064 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R[1]
.sym 18065 w_ioc[0]
.sym 18066 w_ioc[1]
.sym 18067 io_ctrl_ins.led1_state_SB_DFFESR_Q_E
.sym 18068 r_counter[0]_$glb_clk
.sym 18069 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I2_O[2]_$glb_sr
.sym 18070 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 18071 i_button_SB_LUT4_I3_O[2]
.sym 18072 w_tx_data_io[3]
.sym 18073 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I1_O[3]
.sym 18074 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_O[2]
.sym 18075 w_tx_data_io[4]
.sym 18076 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I1_O[2]
.sym 18077 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_O[3]
.sym 18078 io_ctrl_ins.rx_h_b_state_SB_LUT4_I3_I2_SB_LUT4_I2_O
.sym 18084 io_ctrl_ins.rx_h_state_SB_DFFE_Q_E
.sym 18090 i_button_SB_LUT4_I3_I2[0]
.sym 18094 io_ctrl_ins.rf_pin_state[3]
.sym 18097 io_ctrl_ins.led0_state_SB_LUT4_I3_I0[0]
.sym 18100 o_tr_vc1$SB_IO_OUT
.sym 18111 i_button_SB_LUT4_I3_I2[1]
.sym 18114 i_button_SB_LUT4_I3_I2[0]
.sym 18119 w_rx_data[4]
.sym 18121 w_rx_data[2]
.sym 18125 o_led0$SB_IO_OUT
.sym 18126 i_button_SB_LUT4_I3_I2[2]
.sym 18130 io_ctrl_ins.debug_mode[1]
.sym 18131 w_rx_data[1]
.sym 18135 i_button_SB_LUT4_I3_I2[1]
.sym 18138 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 18139 w_rx_data[3]
.sym 18141 w_rx_data[0]
.sym 18145 w_rx_data[0]
.sym 18156 i_button_SB_LUT4_I3_I2[1]
.sym 18157 i_button_SB_LUT4_I3_I2[0]
.sym 18158 i_button_SB_LUT4_I3_I2[2]
.sym 18159 o_led0$SB_IO_OUT
.sym 18165 w_rx_data[1]
.sym 18171 w_rx_data[4]
.sym 18176 w_rx_data[3]
.sym 18181 w_rx_data[2]
.sym 18186 io_ctrl_ins.debug_mode[1]
.sym 18188 i_button_SB_LUT4_I3_I2[1]
.sym 18190 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 18191 r_counter[0]_$glb_clk
.sym 18192 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I2_O[2]_$glb_sr
.sym 18194 o_tr_vc1$SB_IO_OUT
.sym 18195 o_tr_vc1_b$SB_IO_OUT
.sym 18196 o_tr_vc2$SB_IO_OUT
.sym 18197 io_ctrl_ins.tr_vc_1_state_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 18198 io_ctrl_ins.mixer_en_state
.sym 18206 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 18211 i_button$SB_IO_IN
.sym 18212 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 18216 w_ioc[0]
.sym 18238 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 18242 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[1]
.sym 18243 w_rx_data[1]
.sym 18245 io_ctrl_ins.o_pmod[0]
.sym 18248 w_ioc[0]
.sym 18249 w_rx_data[2]
.sym 18252 io_ctrl_ins.pmod_dir_state_SB_DFFE_Q_E
.sym 18253 w_rx_data[0]
.sym 18263 io_ctrl_ins.mixer_en_state
.sym 18276 w_rx_data[1]
.sym 18286 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 18292 w_rx_data[0]
.sym 18298 w_rx_data[2]
.sym 18303 io_ctrl_ins.mixer_en_state
.sym 18304 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[1]
.sym 18305 io_ctrl_ins.o_pmod[0]
.sym 18306 w_ioc[0]
.sym 18313 io_ctrl_ins.pmod_dir_state_SB_DFFE_Q_E
.sym 18314 r_counter[0]_$glb_clk
.sym 18340 i_config[3]$SB_IO_IN
.sym 18345 i_config[2]$SB_IO_IN
.sym 18470 o_led1$SB_IO_OUT
.sym 18562 i_config[1]$SB_IO_IN
.sym 18564 i_config[2]$SB_IO_IN
.sym 18636 io_smi_data[4]$SB_IO_OUT
.sym 18641 i_smi_a3$SB_IO_IN
.sym 18645 i_smi_a3$SB_IO_IN
.sym 18651 io_smi_data[4]$SB_IO_OUT
.sym 18693 $io_pmod[3]$iobuf_i
.sym 18695 i_mosi$SB_IO_IN
.sym 18696 o_miso_$_TBUF__Y_E
.sym 18707 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 18709 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 18712 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[1]
.sym 18716 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[1]
.sym 18717 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[3]
.sym 18721 smi_ctrl_ins.r_fifo_09_pull_SB_LUT4_I3_1_O
.sym 18723 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[3]
.sym 18734 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[0]
.sym 18736 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[1]
.sym 18743 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 18745 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 18750 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[3]
.sym 18755 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 18763 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[3]
.sym 18767 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[1]
.sym 18772 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 18781 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[0]
.sym 18782 smi_ctrl_ins.r_fifo_09_pull_SB_LUT4_I3_1_O
.sym 18783 r_counter[0]_$glb_clk
.sym 18784 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I2_O[2]_$glb_sr
.sym 18785 $io_pmod[3]$iobuf_i
.sym 18799 io_ctrl_ins.pmod_dir_state[3]
.sym 18802 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[1]
.sym 18809 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[3]
.sym 18815 smi_ctrl_ins.r_fifo_09_pull_SB_LUT4_I3_1_O
.sym 18818 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3[1]
.sym 18842 io_smi_data[5]$SB_IO_OUT
.sym 18843 rx_09_fifo.rd_addr_gray_wr[2]
.sym 18846 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I1[1]
.sym 18853 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3[1]
.sym 18866 rx_09_fifo.rd_addr_gray[3]
.sym 18870 rx_09_fifo.rd_addr_gray[2]
.sym 18873 rx_09_fifo.rd_addr_gray[4]
.sym 18875 rx_09_fifo.rd_addr_gray[6]
.sym 18876 rx_09_fifo.rd_addr_gray[5]
.sym 18880 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3[1]
.sym 18885 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I1[2]
.sym 18891 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3[2]
.sym 18901 rx_09_fifo.rd_addr_gray[6]
.sym 18906 rx_09_fifo.rd_addr_gray[3]
.sym 18917 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3[1]
.sym 18919 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I1[2]
.sym 18920 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3[2]
.sym 18925 rx_09_fifo.rd_addr_gray[2]
.sym 18931 rx_09_fifo.rd_addr_gray[4]
.sym 18943 rx_09_fifo.rd_addr_gray[5]
.sym 18946 lvds_clock_buf
.sym 18963 smi_ctrl_ins.r_fifo_09_pull_SB_LUT4_I3_1_O
.sym 18966 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 18972 $PACKER_VCC_NET
.sym 18975 $PACKER_VCC_NET
.sym 18990 w_smi_data_output[5]
.sym 18998 rx_09_fifo.wr_addr_gray_rd[4]
.sym 19002 i_sck$SB_IO_IN
.sym 19011 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[1]
.sym 19013 rx_09_fifo.wr_addr_gray[4]
.sym 19014 i_smi_a3$SB_IO_IN
.sym 19020 spi_if_ins.spi.SCKr[0]
.sym 19028 rx_09_fifo.wr_addr_gray[4]
.sym 19034 rx_09_fifo.wr_addr_gray_rd[4]
.sym 19041 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[1]
.sym 19053 i_smi_a3$SB_IO_IN
.sym 19054 w_smi_data_output[5]
.sym 19060 spi_if_ins.spi.SCKr[0]
.sym 19067 i_sck$SB_IO_IN
.sym 19069 r_counter[0]_$glb_clk
.sym 19083 i_ss$SB_IO_IN
.sym 19114 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 19118 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 19123 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[0]
.sym 19125 spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_R
.sym 19126 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[1]
.sym 19132 $PACKER_VCC_NET
.sym 19135 $PACKER_VCC_NET
.sym 19138 spi_if_ins.spi.r_tx_bit_count[2]
.sym 19139 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 19143 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 19144 $nextpnr_ICESTORM_LC_15$O
.sym 19147 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 19150 spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 19152 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 19153 $PACKER_VCC_NET
.sym 19158 spi_if_ins.spi.r_tx_bit_count[2]
.sym 19159 $PACKER_VCC_NET
.sym 19160 spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 19164 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 19165 $PACKER_VCC_NET
.sym 19166 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 19169 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 19170 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[1]
.sym 19171 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[0]
.sym 19178 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 19183 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 19187 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[1]
.sym 19188 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 19189 spi_if_ins.spi.r_tx_bit_count[2]
.sym 19190 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[0]
.sym 19191 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 19192 r_counter[0]_$glb_clk
.sym 19193 spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_R
.sym 19206 i_mosi$SB_IO_IN
.sym 19210 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 19214 o_miso_$_TBUF__Y_E
.sym 19216 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 19237 spi_if_ins.spi.r_tx_bit_count[2]
.sym 19238 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 19239 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 19240 spi_if_ins.spi.r_tx_byte[2]
.sym 19241 spi_if_ins.spi.r_tx_byte[6]
.sym 19242 spi_if_ins.spi.r_tx_byte[3]
.sym 19245 spi_if_ins.spi.r_tx_byte[1]
.sym 19246 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 19247 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 19249 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 19250 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[1]
.sym 19251 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 19253 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 19255 spi_if_ins.spi.r_tx_byte[5]
.sym 19257 spi_if_ins.spi.r_tx_byte[7]
.sym 19258 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 19260 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 19262 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 19263 spi_if_ins.r_tx_byte[5]
.sym 19265 spi_if_ins.r_tx_byte[7]
.sym 19266 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 19268 spi_if_ins.spi.r_tx_bit_count[2]
.sym 19269 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 19270 spi_if_ins.spi.r_tx_byte[6]
.sym 19271 spi_if_ins.spi.r_tx_byte[2]
.sym 19274 spi_if_ins.spi.r_tx_byte[1]
.sym 19275 spi_if_ins.spi.r_tx_byte[5]
.sym 19276 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 19277 spi_if_ins.spi.r_tx_bit_count[2]
.sym 19280 spi_if_ins.spi.r_tx_byte[7]
.sym 19281 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 19282 spi_if_ins.spi.r_tx_bit_count[2]
.sym 19283 spi_if_ins.spi.r_tx_byte[3]
.sym 19287 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[1]
.sym 19288 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 19289 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 19293 spi_if_ins.r_tx_byte[5]
.sym 19298 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 19299 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 19300 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 19301 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 19307 spi_if_ins.r_tx_byte[7]
.sym 19310 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 19311 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 19312 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 19313 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 19314 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 19315 r_counter[0]_$glb_clk
.sym 19316 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 19331 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 19365 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 19368 spi_if_ins.spi.r_rx_bit_count[0]
.sym 19371 i_ss$SB_IO_IN
.sym 19372 spi_if_ins.spi.r_rx_bit_count[1]
.sym 19376 spi_if_ins.spi.r_rx_bit_count[2]
.sym 19390 $nextpnr_ICESTORM_LC_14$O
.sym 19392 spi_if_ins.spi.r_rx_bit_count[0]
.sym 19396 spi_if_ins.spi.r_rx_bit_count_SB_DFFR_Q_D_SB_LUT4_O_I3[2]
.sym 19399 spi_if_ins.spi.r_rx_bit_count[1]
.sym 19403 spi_if_ins.spi.r_rx_bit_count[2]
.sym 19406 spi_if_ins.spi.r_rx_bit_count_SB_DFFR_Q_D_SB_LUT4_O_I3[2]
.sym 19418 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 19421 spi_if_ins.spi.r_rx_bit_count[0]
.sym 19422 spi_if_ins.spi.r_rx_bit_count[2]
.sym 19423 spi_if_ins.spi.r_rx_bit_count[1]
.sym 19438 i_sck$SB_IO_IN_$glb_clk
.sym 19439 i_ss$SB_IO_IN
.sym 19452 i_mosi$SB_IO_IN
.sym 19454 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_E
.sym 19471 $PACKER_VCC_NET
.sym 19475 $PACKER_VCC_NET
.sym 19483 spi_if_ins.spi.r_rx_bit_count[0]
.sym 19487 spi_if_ins.spi.r_rx_bit_count[1]
.sym 19491 spi_if_ins.spi.r_rx_bit_count[2]
.sym 19494 i_ss$SB_IO_IN
.sym 19501 o_miso_$_TBUF__Y_E
.sym 19526 spi_if_ins.spi.r_rx_bit_count[0]
.sym 19535 o_miso_$_TBUF__Y_E
.sym 19544 spi_if_ins.spi.r_rx_bit_count[2]
.sym 19545 spi_if_ins.spi.r_rx_bit_count[1]
.sym 19547 spi_if_ins.spi.r_rx_bit_count[0]
.sym 19550 spi_if_ins.spi.r_rx_bit_count[0]
.sym 19552 spi_if_ins.spi.r_rx_bit_count[1]
.sym 19561 i_sck$SB_IO_IN_$glb_clk
.sym 19562 i_ss$SB_IO_IN
.sym 19575 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 19582 i_smi_soe_se$rename$0
.sym 19615 o_miso_$_TBUF__Y_E
.sym 19618 i_mosi$SB_IO_IN
.sym 19619 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 19620 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 19631 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 19637 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 19655 i_mosi$SB_IO_IN
.sym 19673 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 19680 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 19683 o_miso_$_TBUF__Y_E
.sym 19684 i_sck$SB_IO_IN_$glb_clk
.sym 19698 i_button_SB_LUT4_I3_I2[0]
.sym 19713 io_ctrl_ins.pmod_dir_state[6]
.sym 19730 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 19732 i_mosi$SB_IO_IN
.sym 19735 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 19741 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 19742 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 19745 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D_SB_LUT4_I3_O
.sym 19763 i_mosi$SB_IO_IN
.sym 19768 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 19773 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 19786 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 19797 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 19806 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D_SB_LUT4_I3_O
.sym 19807 i_sck$SB_IO_IN_$glb_clk
.sym 19820 i_config[1]$SB_IO_IN
.sym 19828 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 19829 $io_pmod[2]$iobuf_i
.sym 19840 w_tx_data_io[4]
.sym 19842 w_tx_data_io[3]
.sym 19850 w_rx_data[7]
.sym 19851 w_rx_data[5]
.sym 19854 w_rx_data[4]
.sym 19856 w_rx_data[3]
.sym 19859 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 19860 spi_if_ins.state_if[0]
.sym 19861 w_rx_data[6]
.sym 19868 io_ctrl_ins.pmod_dir_state_SB_DFFE_Q_E
.sym 19874 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 19877 spi_if_ins.state_if[1]
.sym 19883 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 19884 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 19885 spi_if_ins.state_if[1]
.sym 19886 spi_if_ins.state_if[0]
.sym 19890 w_rx_data[7]
.sym 19897 w_rx_data[4]
.sym 19904 w_rx_data[3]
.sym 19908 w_rx_data[5]
.sym 19926 w_rx_data[6]
.sym 19929 io_ctrl_ins.pmod_dir_state_SB_DFFE_Q_E
.sym 19930 r_counter[0]_$glb_clk
.sym 19945 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 19948 i_button_SB_LUT4_I3_O[0]
.sym 19955 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 19957 io_ctrl_ins.pmod_dir_state[4]
.sym 19958 w_rx_data[2]
.sym 19967 $PACKER_VCC_NET
.sym 19979 spi_if_ins.w_rx_data[6]
.sym 19984 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 19987 spi_if_ins.state_if_SB_DFFESR_Q_1_D[1]
.sym 19991 spi_if_ins.w_rx_data[5]
.sym 19992 spi_if_ins.w_rx_data[4]
.sym 19993 spi_if_ins.w_rx_data[3]
.sym 19997 spi_if_ins.w_rx_data[1]
.sym 19999 spi_if_ins.w_rx_data[0]
.sym 20004 spi_if_ins.w_rx_data[2]
.sym 20009 spi_if_ins.state_if_SB_DFFESR_Q_1_D[1]
.sym 20013 spi_if_ins.w_rx_data[5]
.sym 20021 spi_if_ins.w_rx_data[1]
.sym 20025 spi_if_ins.w_rx_data[6]
.sym 20031 spi_if_ins.w_rx_data[4]
.sym 20037 spi_if_ins.w_rx_data[2]
.sym 20044 spi_if_ins.w_rx_data[3]
.sym 20050 spi_if_ins.w_rx_data[0]
.sym 20052 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 20053 r_counter[0]_$glb_clk
.sym 20070 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 20074 io_pmod[2]$SB_IO_IN
.sym 20076 o_tr_vc1$SB_IO_OUT
.sym 20079 i_config[0]$SB_IO_IN
.sym 20081 io_ctrl_ins.rf_pin_state[0]
.sym 20083 io_ctrl_ins.rf_pin_state[4]
.sym 20085 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I3_O[2]
.sym 20086 i_button_SB_LUT4_I3_O[2]
.sym 20087 io_ctrl_ins.rx_h_b_state_SB_LUT4_I3_O[2]
.sym 20096 w_rx_data[7]
.sym 20099 w_rx_data[6]
.sym 20100 i_config[3]$SB_IO_IN
.sym 20103 i_button_SB_LUT4_I3_I2[2]
.sym 20105 w_rx_data[5]
.sym 20106 i_config[2]$SB_IO_IN
.sym 20107 io_ctrl_ins.rx_h_b_state_SB_LUT4_I3_I2_SB_LUT4_I2_O
.sym 20108 w_rx_data[4]
.sym 20110 w_rx_data[3]
.sym 20111 w_rx_data[0]
.sym 20131 i_config[3]$SB_IO_IN
.sym 20132 i_button_SB_LUT4_I3_I2[2]
.sym 20136 w_rx_data[7]
.sym 20144 w_rx_data[3]
.sym 20147 w_rx_data[6]
.sym 20153 w_rx_data[5]
.sym 20160 w_rx_data[0]
.sym 20166 w_rx_data[4]
.sym 20171 i_config[2]$SB_IO_IN
.sym 20173 i_button_SB_LUT4_I3_I2[2]
.sym 20175 io_ctrl_ins.rx_h_b_state_SB_LUT4_I3_I2_SB_LUT4_I2_O
.sym 20176 r_counter[0]_$glb_clk
.sym 20194 io_ctrl_ins.rf_pin_state[7]
.sym 20198 io_ctrl_ins.rf_pin_state[6]
.sym 20210 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[1]
.sym 20211 o_tr_vc1_b$SB_IO_OUT
.sym 20220 i_button$SB_IO_IN
.sym 20221 o_tr_vc1_b$SB_IO_OUT
.sym 20222 o_tr_vc2$SB_IO_OUT
.sym 20223 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R
.sym 20224 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 20225 io_ctrl_ins.rf_mode[0]
.sym 20226 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 20227 io_ctrl_ins.pmod_dir_state[4]
.sym 20228 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 20230 io_ctrl_ins.o_pmod[4]
.sym 20231 w_ioc[0]
.sym 20232 io_ctrl_ins.o_pmod[3]
.sym 20234 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_O[3]
.sym 20235 w_ioc[0]
.sym 20236 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[1]
.sym 20237 io_ctrl_ins.led0_state_SB_LUT4_I3_I0[0]
.sym 20238 i_button_SB_LUT4_I3_I2[0]
.sym 20239 i_config[0]$SB_IO_IN
.sym 20241 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I1_O[2]
.sym 20242 i_button_SB_LUT4_I3_O[1]
.sym 20243 i_config[1]$SB_IO_IN
.sym 20244 io_ctrl_ins.pmod_dir_state[3]
.sym 20246 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I1_O[3]
.sym 20247 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_O[2]
.sym 20250 i_button_SB_LUT4_I3_I2[2]
.sym 20252 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 20253 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 20254 io_ctrl_ins.rf_mode[0]
.sym 20255 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 20258 i_button$SB_IO_IN
.sym 20259 i_button_SB_LUT4_I3_I2[2]
.sym 20264 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_O[3]
.sym 20265 i_button_SB_LUT4_I3_O[1]
.sym 20266 io_ctrl_ins.pmod_dir_state[3]
.sym 20267 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_O[2]
.sym 20270 i_config[1]$SB_IO_IN
.sym 20271 i_button_SB_LUT4_I3_I2[2]
.sym 20272 i_button_SB_LUT4_I3_I2[0]
.sym 20273 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 20276 w_ioc[0]
.sym 20277 o_tr_vc2$SB_IO_OUT
.sym 20278 io_ctrl_ins.o_pmod[3]
.sym 20279 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[1]
.sym 20282 io_ctrl_ins.pmod_dir_state[4]
.sym 20283 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I1_O[3]
.sym 20284 i_button_SB_LUT4_I3_O[1]
.sym 20285 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I1_O[2]
.sym 20288 io_ctrl_ins.o_pmod[4]
.sym 20289 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[1]
.sym 20290 o_tr_vc1_b$SB_IO_OUT
.sym 20291 w_ioc[0]
.sym 20294 i_button_SB_LUT4_I3_I2[0]
.sym 20295 i_button_SB_LUT4_I3_I2[2]
.sym 20296 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 20297 i_config[0]$SB_IO_IN
.sym 20298 io_ctrl_ins.led0_state_SB_LUT4_I3_I0[0]
.sym 20299 r_counter[0]_$glb_clk
.sym 20300 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R
.sym 20326 w_tx_data_io[3]
.sym 20332 w_tx_data_io[4]
.sym 20346 io_ctrl_ins.rf_pin_state[3]
.sym 20350 io_ctrl_ins.rf_pin_state[5]
.sym 20353 io_ctrl_ins.rf_pin_state[0]
.sym 20354 io_ctrl_ins.tr_vc_1_state_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 20355 io_ctrl_ins.rf_pin_state[4]
.sym 20363 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 20369 io_ctrl_ins.rx_h_state_SB_DFFE_Q_E
.sym 20370 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 20371 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 20372 io_ctrl_ins.rf_mode[0]
.sym 20373 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 20381 io_ctrl_ins.tr_vc_1_state_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 20382 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 20383 io_ctrl_ins.rf_pin_state[5]
.sym 20384 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 20387 io_ctrl_ins.rf_pin_state[4]
.sym 20388 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 20389 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 20390 io_ctrl_ins.tr_vc_1_state_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 20393 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 20394 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 20395 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 20396 io_ctrl_ins.rf_pin_state[3]
.sym 20400 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 20402 io_ctrl_ins.rf_mode[0]
.sym 20405 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 20406 io_ctrl_ins.rf_pin_state[0]
.sym 20407 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 20408 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 20421 io_ctrl_ins.rx_h_state_SB_DFFE_Q_E
.sym 20422 r_counter[0]_$glb_clk
.sym 20440 o_tr_vc1$SB_IO_OUT
.sym 20444 o_tr_vc2$SB_IO_OUT
.sym 20571 i_config[0]$SB_IO_IN
.sym 20672 i_config[0]$SB_IO_IN
.sym 20743 o_led1$SB_IO_OUT
.sym 20748 io_smi_data[5]$SB_IO_OUT
.sym 20757 io_smi_data[5]$SB_IO_OUT
.sym 20771 r_counter[0]
.sym 20802 i_sck$SB_IO_IN
.sym 20804 i_ss$SB_IO_IN
.sym 20844 i_mosi$SB_IO_IN
.sym 20850 rx_09_fifo.rd_addr_gray[1]
.sym 20944 int_miso
.sym 20989 rx_09_fifo.rd_addr_gray_wr[1]
.sym 21029 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 21049 int_miso
.sym 21129 io_pmod[5]$SB_IO_IN
.sym 21142 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 21193 int_miso
.sym 21230 $io_pmod[4]$iobuf_i
.sym 21245 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D[1]
.sym 21297 spi_if_ins.spi.r_rx_done
.sym 21392 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 21396 spi_if_ins.spi.r2_rx_done
.sym 21397 spi_if_ins.spi.r3_rx_done
.sym 21448 spi_if_ins.state_if[0]
.sym 21455 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 21494 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 21498 spi_if_ins.state_if_SB_DFFESR_Q_1_D[0]
.sym 21501 spi_if_ins.state_if[0]
.sym 21543 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 21554 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_E
.sym 21558 spi_if_ins.state_if[1]
.sym 21598 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 21599 spi_if_ins.state_if[1]
.sym 21650 spi_if_ins.state_if_SB_DFFESR_Q_1_R
.sym 21658 io_ctrl_ins.o_pmod[5]
.sym 21660 io_ctrl_ins.o_pmod[6]
.sym 21700 w_tx_data_io[7]
.sym 21703 w_tx_data_io[5]
.sym 21705 w_tx_data_io[6]
.sym 21741 $io_pmod[5]$iobuf_i
.sym 21742 $PACKER_VCC_NET
.sym 21746 spi_if_ins.state_if_SB_DFFESR_Q_1_D[1]
.sym 21755 w_tx_data_io[5]
.sym 21757 io_ctrl_ins.rx_h_b_state_SB_LUT4_I3_O[1]
.sym 21759 w_tx_data_io[6]
.sym 21762 io_ctrl_ins.rx_h_b_state_SB_LUT4_I3_I2[2]
.sym 21800 i_button_SB_LUT4_I3_O[3]
.sym 21802 io_ctrl_ins.rx_h_b_state_SB_LUT4_I3_O[3]
.sym 21803 io_ctrl_ins.rx_h_b_state_SB_LUT4_I3_I2[2]
.sym 21805 w_tx_data_sys[0]
.sym 21806 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E
.sym 21807 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I3_O[3]
.sym 21842 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I3_O[2]
.sym 21850 i_button_SB_LUT4_I3_O[2]
.sym 21853 io_ctrl_ins.rx_h_b_state_SB_LUT4_I3_O[2]
.sym 21856 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 21857 w_tx_data_sys[0]
.sym 21905 o_rx_h_tx_l$SB_IO_OUT
.sym 21908 o_rx_h_tx_l_b$SB_IO_OUT
.sym 21950 io_ctrl_ins.led0_state_SB_LUT4_I3_I0[0]
.sym 21954 io_ctrl_ins.pmod_dir_state[6]
.sym 21957 io_ctrl_ins.pmod_dir_state[5]
.sym 21962 sys_ctrl_ins.o_data_out_SB_DFFE_Q_E
.sym 21964 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E
.sym 22167 o_led0$SB_IO_OUT
.sym 22356 o_tr_vc1_b$SB_IO_OUT
.sym 22487 o_led1$SB_IO_OUT
.sym 22511 o_led1$SB_IO_OUT
.sym 22517 int_miso
.sym 22519 o_miso_$_TBUF__Y_E
.sym 22529 o_miso_$_TBUF__Y_E
.sym 22532 int_miso
.sym 22576 i_mosi$SB_IO_IN
.sym 22585 r_counter[0]
.sym 22623 r_counter[0]
.sym 22664 i_glob_clock$SB_IO_IN_$glb_clk
.sym 22666 i_sck$SB_IO_IN
.sym 22668 i_ss$SB_IO_IN
.sym 22686 r_counter[0]
.sym 22707 i_ss$SB_IO_IN
.sym 22711 i_sck$SB_IO_IN
.sym 22715 i_ss$SB_IO_IN
.sym 22720 w_smi_read_req
.sym 22733 i_ss$SB_IO_IN
.sym 22761 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 22767 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 22774 smi_ctrl_ins.r_fifo_09_pull_SB_LUT4_I3_1_O
.sym 22804 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 22805 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 22826 smi_ctrl_ins.r_fifo_09_pull_SB_LUT4_I3_1_O
.sym 22827 r_counter[0]_$glb_clk
.sym 22828 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I2_O[2]_$glb_sr
.sym 22882 rx_09_fifo.rd_addr_gray[1]
.sym 22933 rx_09_fifo.rd_addr_gray[1]
.sym 22950 lvds_clock_buf
.sym 22955 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 22964 io_pmod[6]$SB_IO_IN
.sym 22965 i_smi_a3$SB_IO_IN
.sym 22980 i_ss$SB_IO_IN
.sym 23105 i_ss$SB_IO_IN
.sym 23122 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 23127 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 23130 spi_if_ins.r_tx_byte[7]
.sym 23134 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 23179 spi_if_ins.r_tx_byte[7]
.sym 23180 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 23182 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 23195 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 23196 r_counter[0]_$glb_clk
.sym 23203 $io_pmod[7]$iobuf_i
.sym 23218 spi_if_ins.r_tx_byte[7]
.sym 23225 io_pmod[4]$SB_IO_IN
.sym 23252 i_ss$SB_IO_IN
.sym 23254 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D[1]
.sym 23257 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_E
.sym 23315 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D[1]
.sym 23318 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_E
.sym 23319 i_sck$SB_IO_IN_$glb_clk
.sym 23320 i_ss$SB_IO_IN
.sym 23322 $io_pmod[6]$iobuf_i
.sym 23336 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 23344 io_pmod[7]$SB_IO_IN
.sym 23366 spi_if_ins.spi.r2_rx_done
.sym 23375 spi_if_ins.spi.r3_rx_done
.sym 23377 spi_if_ins.spi.r_rx_done
.sym 23395 spi_if_ins.spi.r2_rx_done
.sym 23397 spi_if_ins.spi.r3_rx_done
.sym 23421 spi_if_ins.spi.r_rx_done
.sym 23428 spi_if_ins.spi.r2_rx_done
.sym 23442 r_counter[0]_$glb_clk
.sym 23447 w_tx_data_smi[2]
.sym 23456 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 23461 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 23469 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 23473 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 23474 spi_if_ins.state_if[0]
.sym 23479 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 23487 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 23496 spi_if_ins.state_if[1]
.sym 23497 spi_if_ins.state_if_SB_DFFESR_Q_1_D[0]
.sym 23500 spi_if_ins.state_if[0]
.sym 23505 spi_if_ins.state_if_SB_DFFESR_Q_1_R
.sym 23513 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 23518 spi_if_ins.state_if[1]
.sym 23520 spi_if_ins.state_if[0]
.sym 23521 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 23542 spi_if_ins.state_if[1]
.sym 23544 spi_if_ins.state_if[0]
.sym 23545 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 23562 spi_if_ins.state_if_SB_DFFESR_Q_1_D[0]
.sym 23564 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 23565 r_counter[0]_$glb_clk
.sym 23566 spi_if_ins.state_if_SB_DFFESR_Q_1_R
.sym 23569 w_smi_read_req
.sym 23571 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 23579 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 23592 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 23599 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 23600 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R[2]
.sym 23602 w_rx_24_fifo_empty
.sym 23608 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 23609 spi_if_ins.state_if_SB_DFFESR_Q_1_D[1]
.sym 23610 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 23615 spi_if_ins.state_if[0]
.sym 23620 spi_if_ins.state_if_SB_DFFESR_Q_1_D[0]
.sym 23627 spi_if_ins.state_if[1]
.sym 23628 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 23639 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 23653 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 23654 spi_if_ins.state_if[0]
.sym 23655 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 23656 spi_if_ins.state_if[1]
.sym 23659 spi_if_ins.state_if_SB_DFFESR_Q_1_D[0]
.sym 23660 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 23661 spi_if_ins.state_if_SB_DFFESR_Q_1_D[1]
.sym 23662 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 23687 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 23688 r_counter[0]_$glb_clk
.sym 23692 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 23694 $PACKER_GND_NET
.sym 23712 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 23714 w_smi_read_req
.sym 23715 $PACKER_GND_NET
.sym 23721 i_button_SB_LUT4_I3_I2[0]
.sym 23725 io_ctrl_ins.rx_h_state_SB_DFFE_Q_E
.sym 23733 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E
.sym 23734 i_button_SB_LUT4_I3_O[2]
.sym 23735 io_ctrl_ins.rx_h_b_state_SB_LUT4_I3_O[2]
.sym 23738 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I3_O[3]
.sym 23739 i_button_SB_LUT4_I3_O[3]
.sym 23741 io_ctrl_ins.rx_h_b_state_SB_LUT4_I3_O[3]
.sym 23743 io_ctrl_ins.o_pmod[5]
.sym 23744 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I3_O[2]
.sym 23745 io_ctrl_ins.o_pmod[6]
.sym 23747 i_button_SB_LUT4_I3_O[1]
.sym 23749 i_button_SB_LUT4_I3_O[0]
.sym 23751 io_ctrl_ins.rx_h_b_state_SB_LUT4_I3_O[1]
.sym 23760 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R[2]
.sym 23776 i_button_SB_LUT4_I3_O[0]
.sym 23777 i_button_SB_LUT4_I3_O[3]
.sym 23778 i_button_SB_LUT4_I3_O[1]
.sym 23779 i_button_SB_LUT4_I3_O[2]
.sym 23794 io_ctrl_ins.o_pmod[5]
.sym 23795 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I3_O[2]
.sym 23796 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I3_O[3]
.sym 23797 io_ctrl_ins.rx_h_b_state_SB_LUT4_I3_O[1]
.sym 23806 io_ctrl_ins.o_pmod[6]
.sym 23807 io_ctrl_ins.rx_h_b_state_SB_LUT4_I3_O[2]
.sym 23808 io_ctrl_ins.rx_h_b_state_SB_LUT4_I3_O[3]
.sym 23809 io_ctrl_ins.rx_h_b_state_SB_LUT4_I3_O[1]
.sym 23810 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E
.sym 23811 r_counter[0]_$glb_clk
.sym 23812 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R[2]
.sym 23829 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E
.sym 23834 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_E
.sym 23836 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 23837 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 23847 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 23848 o_rx_h_tx_l$SB_IO_OUT
.sym 23855 io_ctrl_ins.led0_state_SB_LUT4_I3_I0[0]
.sym 23857 o_rx_h_tx_l$SB_IO_OUT
.sym 23860 w_ioc[0]
.sym 23864 io_ctrl_ins.o_pmod[7]
.sym 23867 io_ctrl_ins.pmod_dir_state[6]
.sym 23868 o_rx_h_tx_l_b$SB_IO_OUT
.sym 23869 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[1]
.sym 23872 sys_ctrl_ins.o_data_out_SB_DFFE_Q_E
.sym 23873 io_ctrl_ins.rx_h_b_state_SB_LUT4_I3_I2[2]
.sym 23874 i_button_SB_LUT4_I3_O[1]
.sym 23877 o_tr_vc1$SB_IO_OUT
.sym 23881 i_button_SB_LUT4_I3_I2[0]
.sym 23883 io_ctrl_ins.pmod_dir_state[5]
.sym 23887 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[1]
.sym 23888 io_ctrl_ins.o_pmod[7]
.sym 23889 w_ioc[0]
.sym 23890 o_rx_h_tx_l$SB_IO_OUT
.sym 23899 i_button_SB_LUT4_I3_O[1]
.sym 23900 io_ctrl_ins.rx_h_b_state_SB_LUT4_I3_I2[2]
.sym 23901 io_ctrl_ins.pmod_dir_state[6]
.sym 23902 o_rx_h_tx_l_b$SB_IO_OUT
.sym 23906 w_ioc[0]
.sym 23908 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[1]
.sym 23918 i_button_SB_LUT4_I3_O[1]
.sym 23924 io_ctrl_ins.led0_state_SB_LUT4_I3_I0[0]
.sym 23925 i_button_SB_LUT4_I3_I2[0]
.sym 23929 o_tr_vc1$SB_IO_OUT
.sym 23930 i_button_SB_LUT4_I3_O[1]
.sym 23931 io_ctrl_ins.rx_h_b_state_SB_LUT4_I3_I2[2]
.sym 23932 io_ctrl_ins.pmod_dir_state[5]
.sym 23933 sys_ctrl_ins.o_data_out_SB_DFFE_Q_E
.sym 23934 r_counter[0]_$glb_clk
.sym 23950 io_ctrl_ins.o_pmod[7]
.sym 23956 w_ioc[0]
.sym 23957 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[1]
.sym 23983 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 23995 io_ctrl_ins.rx_h_state_SB_DFFE_Q_E
.sym 23999 io_ctrl_ins.rf_pin_state[6]
.sym 24003 io_ctrl_ins.rf_pin_state[7]
.sym 24007 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 24028 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 24029 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 24030 io_ctrl_ins.rf_pin_state[7]
.sym 24046 io_ctrl_ins.rf_pin_state[6]
.sym 24048 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 24049 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 24056 io_ctrl_ins.rx_h_state_SB_DFFE_Q_E
.sym 24057 r_counter[0]_$glb_clk
.sym 24092 o_rx_h_tx_l_b$SB_IO_OUT
.sym 24590 o_led0$SB_IO_OUT
.sym 24596 o_led0$SB_IO_OUT
.sym 24616 o_led0$SB_IO_OUT
.sym 24621 i_smi_a3$SB_IO_IN
.sym 24664 w_smi_read_req
.sym 24667 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 25089 io_pmod[4]$SB_IO_IN
.sym 25101 w_smi_read_req
.sym 25183 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 25213 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 25262 io_pmod[4]$SB_IO_IN
.sym 25399 io_pmod[5]$SB_IO_IN
.sym 25401 io_pmod[7]$SB_IO_IN
.sym 25486 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 25488 io_pmod[5]$SB_IO_IN
.sym 25535 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 25536 io_pmod[5]$SB_IO_IN
.sym 25551 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_I3_O_$glb_ce
.sym 25552 lvds_clock_buf
.sym 25553 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I2_O[2]_$glb_sr
.sym 25554 i_smi_soe_se$rename$0
.sym 25556 io_pmod[6]$SB_IO_IN
.sym 25633 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 25634 io_pmod[4]$SB_IO_IN
.sym 25666 io_pmod[4]$SB_IO_IN
.sym 25669 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 25706 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_I3_O_$glb_ce
.sym 25707 lvds_clock_buf
.sym 25708 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I2_O[2]_$glb_sr
.sym 25711 i_glob_clock$SB_IO_IN
.sym 25793 smi_ctrl_ins.o_data_out_SB_DFFESS_Q_E
.sym 25805 w_rx_24_fifo_empty
.sym 25811 i_button_SB_LUT4_I3_I2[0]
.sym 25833 w_rx_24_fifo_empty
.sym 25861 smi_ctrl_ins.o_data_out_SB_DFFESS_Q_E
.sym 25862 i_glob_clock$SB_IO_IN_$glb_clk
.sym 25863 i_button_SB_LUT4_I3_I2[0]
.sym 25877 smi_ctrl_ins.o_data_out_SB_DFFESS_Q_E
.sym 25878 i_glob_clock$SB_IO_IN
.sym 25939 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 25946 io_pmod[2]$SB_IO_IN
.sym 25950 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 25961 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 25963 w_rx_24_fifo_empty
.sym 25982 io_pmod[2]$SB_IO_IN
.sym 25983 w_rx_24_fifo_empty
.sym 25997 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 26016 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 26017 r_counter[0]_$glb_clk
.sym 26018 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 26028 io_pmod[2]$SB_IO_IN
.sym 26037 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 26094 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_E
.sym 26096 $PACKER_GND_NET
.sym 26112 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 26139 $PACKER_GND_NET
.sym 26171 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_E
.sym 26172 r_counter[0]_$glb_clk
.sym 26173 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 26174 io_pmod[2]$SB_IO_IN
.sym 26500 $PACKER_GND_NET
.sym 26501 w_smi_read_req
.sym 26653 o_rx_h_tx_l$SB_IO_OUT
.sym 26961 o_rx_h_tx_l_b$SB_IO_OUT
.sym 27277 i_mosi$SB_IO_IN
.sym 27283 w_smi_read_req
.sym 27285 i_smi_a3$SB_IO_IN
.sym 27293 i_smi_a3$SB_IO_IN
.sym 27299 w_smi_read_req
.sym 27305 io_pmod[5]$SB_IO_IN
.sym 27307 io_pmod[6]$SB_IO_IN
.sym 27310 $io_pmod[4]$iobuf_i
.sym 27319 $io_pmod[4]$iobuf_i
.sym 27335 $io_pmod[3]$iobuf_i
.sym 27365 $io_pmod[5]$iobuf_i
.sym 27370 $io_pmod[5]$iobuf_i
.sym 27373 $io_pmod[7]$iobuf_i
.sym 27383 $io_pmod[5]$iobuf_i
.sym 27384 $io_pmod[7]$iobuf_i
.sym 27400 $io_pmod[3]$iobuf_i
.sym 27403 $io_pmod[6]$iobuf_i
.sym 27410 $io_pmod[6]$iobuf_i
.sym 27413 $io_pmod[3]$iobuf_i
.sym 27429 i_glob_clock$SB_IO_IN
.sym 27451 i_glob_clock$SB_IO_IN
.sym 27459 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 27460 $PACKER_VCC_NET
.sym 27471 $PACKER_VCC_NET
.sym 27479 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 27485 io_pmod[2]$SB_IO_IN
.sym 27488 $io_pmod[2]$iobuf_i
.sym 27514 i_smi_a3$SB_IO_IN
.sym 27519 $io_pmod[2]$iobuf_i
.sym 27524 i_smi_a3$SB_IO_IN
.sym 27532 i_smi_a3$SB_IO_IN
.sym 27539 $io_pmod[2]$iobuf_i
.sym 27549 w_smi_read_req
.sym 27551 i_smi_a3$SB_IO_IN
.sym 27552 $PACKER_GND_NET
.sym 27566 i_smi_a3$SB_IO_IN
.sym 27572 $PACKER_GND_NET
.sym 27573 w_smi_read_req
.sym 27582 o_rx_h_tx_l$SB_IO_OUT
.sym 27600 o_rx_h_tx_l$SB_IO_OUT
.sym 27605 o_tr_vc1$SB_IO_OUT
.sym 27608 o_tr_vc2$SB_IO_OUT
.sym 27617 o_tr_vc2$SB_IO_OUT
.sym 27629 o_tr_vc1$SB_IO_OUT
.sym 27631 o_rx_h_tx_l_b$SB_IO_OUT
.sym 27634 o_tr_vc1_b$SB_IO_OUT
.sym 27642 o_rx_h_tx_l_b$SB_IO_OUT
.sym 27650 o_tr_vc1_b$SB_IO_OUT
.sym 27688 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 27689 lvds_rx_09_inst.o_fifo_data[27]
.sym 27704 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 27705 lvds_rx_09_inst.o_fifo_data[29]
.sym 27752 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 27753 w_rx_24_fifo_data[13]
.sym 27780 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 27781 w_rx_24_fifo_data[2]
.sym 27784 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 27785 w_rx_24_fifo_data[7]
.sym 27788 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 27789 w_rx_24_fifo_data[5]
.sym 27792 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 27793 w_rx_24_fifo_data[15]
.sym 27796 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 27797 w_rx_24_fifo_data[14]
.sym 27800 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 27801 w_rx_24_fifo_data[12]
.sym 27804 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 27805 w_rx_24_fifo_data[11]
.sym 27808 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 27809 w_rx_24_fifo_data[9]
.sym 27812 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 27813 w_rx_24_fifo_data[10]
.sym 27816 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 27817 w_rx_24_fifo_data[6]
.sym 27820 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 27821 w_rx_24_fifo_data[17]
.sym 27824 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 27825 w_rx_24_fifo_data[8]
.sym 27828 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 27829 w_rx_24_fifo_data[1]
.sym 27832 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 27833 w_rx_24_fifo_data[18]
.sym 27836 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 27837 w_rx_24_fifo_data[3]
.sym 27840 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 27841 w_rx_24_fifo_data[0]
.sym 27844 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 27845 w_rx_24_fifo_data[24]
.sym 27852 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 27853 w_rx_24_fifo_data[23]
.sym 27856 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 27857 w_rx_24_fifo_data[22]
.sym 27860 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 27861 w_rx_24_fifo_data[27]
.sym 27864 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 27865 w_rx_24_fifo_data[19]
.sym 27868 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 27869 w_rx_24_fifo_data[25]
.sym 27872 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 27873 w_rx_24_fifo_data[21]
.sym 27874 rx_24_fifo.rd_addr_gray_wr_r[6]
.sym 27875 rx_24_fifo.rd_addr_gray_wr_r[7]
.sym 27876 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[6]
.sym 27877 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[5]
.sym 27880 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 27881 w_rx_24_fifo_data[28]
.sym 27883 lvds_rx_24_inst.r_push_SB_LUT4_I3_O[0]
.sym 27884 lvds_rx_24_inst.r_push_SB_LUT4_I3_O[1]
.sym 27885 lvds_rx_24_inst.r_push_SB_LUT4_I3_O[2]
.sym 27888 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 27889 w_rx_24_fifo_data[26]
.sym 27896 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 27897 w_rx_24_fifo_data[20]
.sym 27900 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[7]
.sym 27901 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[6]
.sym 27902 rx_24_fifo.full_o_SB_LUT4_I3_O[0]
.sym 27903 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[2]
.sym 27904 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[3]
.sym 27905 w_rx_24_fifo_push
.sym 27907 rx_24_fifo.wr_addr[1]
.sym 27912 rx_24_fifo.wr_addr[2]
.sym 27913 rx_24_fifo.wr_addr[1]
.sym 27916 rx_24_fifo.wr_addr[3]
.sym 27917 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[2]
.sym 27920 rx_24_fifo.wr_addr[4]
.sym 27921 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[3]
.sym 27924 rx_24_fifo.wr_addr[5]
.sym 27925 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[4]
.sym 27928 rx_24_fifo.wr_addr[6]
.sym 27929 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[5]
.sym 27932 rx_24_fifo.wr_addr[7]
.sym 27933 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[6]
.sym 27935 lvds_rx_24_inst.r_state_if[0]
.sym 27936 w_rx_24_fifo_full
.sym 27937 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 27938 rx_24_fifo.full_o_SB_LUT4_I3_O[2]
.sym 27942 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[1]
.sym 27946 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[7]
.sym 27950 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[6]
.sym 27954 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 27958 rx_24_fifo.full_o_SB_LUT4_I3_O[1]
.sym 27962 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[5]
.sym 27969 rx_24_fifo.wr_addr[0]
.sym 27971 rx_24_fifo.wr_addr[0]
.sym 27976 rx_24_fifo.wr_addr[1]
.sym 27977 rx_24_fifo.wr_addr[0]
.sym 27980 rx_24_fifo.wr_addr[2]
.sym 27981 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_I3[2]
.sym 27984 rx_24_fifo.wr_addr[3]
.sym 27985 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_I3[3]
.sym 27988 rx_24_fifo.wr_addr[4]
.sym 27989 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_I3[4]
.sym 27992 rx_24_fifo.wr_addr[5]
.sym 27993 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_I3[5]
.sym 27996 rx_24_fifo.wr_addr[6]
.sym 27997 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_I3[6]
.sym 28000 rx_24_fifo.wr_addr[7]
.sym 28001 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_I3[7]
.sym 28002 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28006 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I0_O[1]
.sym 28019 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[0]
.sym 28020 lvds_rx_24_inst.r_state_if[0]
.sym 28021 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 28023 w_lvds_rx_09_d1_SB_LUT4_I0_O[0]
.sym 28024 w_lvds_rx_09_d1_SB_LUT4_I0_O[1]
.sym 28025 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 28028 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 28029 w_lvds_rx_09_d1_SB_LUT4_I0_O[0]
.sym 28030 w_lvds_rx_09_d1
.sym 28031 w_lvds_rx_09_d0
.sym 28032 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 28033 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 28034 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28038 lvds_rx_24_inst.r_state_if_SB_DFFNESR_Q_E_SB_LUT4_O_I0[2]
.sym 28039 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[0]
.sym 28040 w_lvds_rx_24_d1_SB_LUT4_I0_O[1]
.sym 28041 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 28044 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 28045 lvds_rx_24_inst.r_state_if[0]
.sym 28047 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 28048 lvds_rx_24_inst.r_state_if[0]
.sym 28049 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 28050 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3[3]
.sym 28056 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 28057 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 28058 w_lvds_rx_24_d1
.sym 28059 w_lvds_rx_24_d0
.sym 28060 lvds_rx_24_inst.r_state_if[0]
.sym 28061 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 28063 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 28064 lvds_rx_24_inst.r_state_if[0]
.sym 28065 lvds_rx_24_inst.r_state_if_SB_DFFNESR_Q_E_SB_LUT4_O_I0[2]
.sym 28067 lvds_rx_24_inst.r_phase_count[0]
.sym 28071 lvds_rx_24_inst.r_phase_count[1]
.sym 28072 $PACKER_VCC_NET
.sym 28073 lvds_rx_24_inst.r_phase_count[0]
.sym 28074 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3[0]
.sym 28076 $PACKER_VCC_NET
.sym 28077 lvds_rx_24_inst.r_phase_count_SB_CARRY_CI_CO[2]
.sym 28079 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_1_I3[0]
.sym 28080 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3[2]
.sym 28081 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3[0]
.sym 28082 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[0]
.sym 28083 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3[3]
.sym 28084 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_1_I3[2]
.sym 28085 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[3]
.sym 28088 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28089 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_1_I3[0]
.sym 28090 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[0]
.sym 28091 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3[3]
.sym 28092 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_1_I3[1]
.sym 28093 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[3]
.sym 28094 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3[0]
.sym 28095 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_1_I3[0]
.sym 28096 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3[2]
.sym 28097 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3[3]
.sym 28117 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_1_I3[0]
.sym 28121 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3[2]
.sym 28196 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28197 lvds_rx_09_inst.o_fifo_data[24]
.sym 28200 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28201 lvds_rx_09_inst.o_fifo_data[26]
.sym 28204 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28205 lvds_rx_09_inst.o_fifo_data[22]
.sym 28208 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28209 lvds_rx_09_inst.o_fifo_data[28]
.sym 28212 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28213 lvds_rx_09_inst.o_fifo_data[25]
.sym 28216 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28217 lvds_rx_09_inst.o_fifo_data[20]
.sym 28220 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28221 lvds_rx_09_inst.o_fifo_data[18]
.sym 28224 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28225 lvds_rx_09_inst.o_fifo_data[16]
.sym 28228 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28229 lvds_rx_09_inst.o_fifo_data[14]
.sym 28236 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28237 lvds_rx_09_inst.o_fifo_data[12]
.sym 28244 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28245 lvds_rx_09_inst.o_fifo_data[15]
.sym 28248 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28249 lvds_rx_09_inst.o_fifo_data[13]
.sym 28253 lvds_rx_09_inst.o_fifo_data[31]
.sym 28260 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28261 lvds_rx_09_inst.o_fifo_data[6]
.sym 28264 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28265 lvds_rx_09_inst.o_fifo_data[7]
.sym 28268 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28269 io_pmod[7]$SB_IO_IN
.sym 28272 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28273 lvds_rx_09_inst.o_fifo_data[9]
.sym 28276 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28277 lvds_rx_09_inst.o_fifo_data[11]
.sym 28280 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28281 io_pmod[6]$SB_IO_IN
.sym 28284 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28285 lvds_rx_09_inst.o_fifo_data[8]
.sym 28288 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28289 lvds_rx_09_inst.o_fifo_data[10]
.sym 28290 w_rx_24_fifo_pulled_data[13]
.sym 28291 w_rx_24_fifo_pulled_data[5]
.sym 28292 i_smi_a1_SB_LUT4_I2_O_SB_LUT4_I3_1_I2[1]
.sym 28293 i_smi_a1_SB_LUT4_I2_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 28304 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28305 w_rx_09_fifo_data[0]
.sym 28306 w_rx_24_fifo_pulled_data[10]
.sym 28307 w_rx_24_fifo_pulled_data[2]
.sym 28308 i_smi_a1_SB_LUT4_I2_O_SB_LUT4_I3_1_I2[1]
.sym 28309 i_smi_a1_SB_LUT4_I2_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 28310 w_rx_24_fifo_pulled_data[12]
.sym 28311 w_rx_24_fifo_pulled_data[4]
.sym 28312 i_smi_a1_SB_LUT4_I2_O_SB_LUT4_I3_1_I2[1]
.sym 28313 i_smi_a1_SB_LUT4_I2_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 28315 i_smi_a1_SB_LUT4_I2_O[0]
.sym 28316 i_smi_a1_SB_LUT4_I2_O[1]
.sym 28317 i_smi_a1_SB_LUT4_I2_O[2]
.sym 28323 smi_ctrl_ins.int_cnt_24[4]
.sym 28324 $PACKER_VCC_NET
.sym 28325 i_smi_a1_SB_LUT4_I2_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 28326 i_smi_a1_SB_LUT4_I2_O[1]
.sym 28327 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 28328 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 28329 i_smi_a1_SB_LUT4_I2_O_SB_LUT4_I3_1_O[3]
.sym 28330 w_rx_24_fifo_pulled_data[11]
.sym 28331 w_rx_24_fifo_pulled_data[3]
.sym 28332 i_smi_a1_SB_LUT4_I2_O_SB_LUT4_I3_1_I2[1]
.sym 28333 i_smi_a1_SB_LUT4_I2_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 28336 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28337 w_rx_24_fifo_data[4]
.sym 28338 i_smi_a1_SB_LUT4_I2_O[1]
.sym 28339 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 28340 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 28341 i_smi_a1_SB_LUT4_I2_O_SB_LUT4_I3_1_O[3]
.sym 28342 i_smi_a1_SB_LUT4_I2_O[1]
.sym 28343 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 28344 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 28345 i_smi_a1_SB_LUT4_I2_O_SB_LUT4_I3_1_O[3]
.sym 28346 w_rx_24_fifo_pulled_data[9]
.sym 28347 w_rx_24_fifo_pulled_data[1]
.sym 28348 i_smi_a1_SB_LUT4_I2_O_SB_LUT4_I3_1_I2[1]
.sym 28349 i_smi_a1_SB_LUT4_I2_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 28350 i_smi_a1_SB_LUT4_I2_O[1]
.sym 28351 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 28352 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 28353 i_smi_a1_SB_LUT4_I2_O_SB_LUT4_I3_1_O[3]
.sym 28356 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28357 w_rx_24_fifo_data[16]
.sym 28360 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28361 w_rx_24_fifo_data[29]
.sym 28362 w_rx_24_fifo_pulled_data[25]
.sym 28363 w_rx_24_fifo_pulled_data[17]
.sym 28364 i_smi_a1_SB_LUT4_I2_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 28365 i_smi_a1_SB_LUT4_I2_O_SB_LUT4_I3_1_I2[1]
.sym 28366 w_rx_24_fifo_pulled_data[29]
.sym 28367 w_rx_24_fifo_pulled_data[21]
.sym 28368 i_smi_a1_SB_LUT4_I2_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 28369 i_smi_a1_SB_LUT4_I2_O_SB_LUT4_I3_1_I2[1]
.sym 28370 w_rx_24_fifo_pulled_data[26]
.sym 28371 w_rx_24_fifo_pulled_data[18]
.sym 28372 i_smi_a1_SB_LUT4_I2_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 28373 i_smi_a1_SB_LUT4_I2_O_SB_LUT4_I3_1_I2[1]
.sym 28374 w_rx_24_fifo_pulled_data[30]
.sym 28375 w_rx_24_fifo_pulled_data[22]
.sym 28376 i_smi_a1_SB_LUT4_I2_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 28377 i_smi_a1_SB_LUT4_I2_O_SB_LUT4_I3_1_I2[1]
.sym 28378 i_smi_a1_SB_LUT4_I2_O[0]
.sym 28379 w_rx_24_fifo_pulled_data[16]
.sym 28380 i_smi_a1_SB_LUT4_I2_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 28381 i_smi_a1_SB_LUT4_I2_O_SB_LUT4_I3_1_I2[1]
.sym 28382 w_rx_24_fifo_pulled_data[27]
.sym 28383 w_rx_24_fifo_pulled_data[19]
.sym 28384 i_smi_a1_SB_LUT4_I2_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 28385 i_smi_a1_SB_LUT4_I2_O_SB_LUT4_I3_1_I2[1]
.sym 28389 w_rx_24_fifo_data[24]
.sym 28390 i_smi_a1_SB_LUT4_I1_O[1]
.sym 28396 rx_24_fifo.wr_addr[0]
.sym 28397 rx_24_fifo.rd_addr_gray_wr_r[0]
.sym 28398 i_smi_soe_se$rename$0
.sym 28402 w_rx_24_fifo_pulled_data[8]
.sym 28403 w_rx_24_fifo_pulled_data[24]
.sym 28404 i_smi_a1_SB_LUT4_I2_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 28405 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_7_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 28409 w_rx_24_fifo_data[25]
.sym 28412 rx_24_fifo.rd_addr_gray_wr_r[4]
.sym 28413 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[3]
.sym 28418 rx_24_fifo.rd_addr_gray_wr[7]
.sym 28422 rx_24_fifo.rd_addr[7]
.sym 28427 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_O_I1[0]
.sym 28428 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_O_I1[1]
.sym 28429 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_O_I1[2]
.sym 28431 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 28432 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[1]
.sym 28433 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[2]
.sym 28434 rx_24_fifo.rd_addr_gray_wr[3]
.sym 28438 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 28439 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[4]
.sym 28440 rx_24_fifo.rd_addr_gray_wr_r[5]
.sym 28441 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[5]
.sym 28442 rx_24_fifo.rd_addr_gray[3]
.sym 28446 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 28447 rx_24_fifo.rd_addr_gray_wr_r[1]
.sym 28448 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[1]
.sym 28449 rx_24_fifo.wr_addr[1]
.sym 28450 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 28451 rx_24_fifo.full_o_SB_LUT4_I3_O[1]
.sym 28452 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 28453 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I3[3]
.sym 28454 w_rx_24_fifo_push
.sym 28455 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[7]
.sym 28456 rx_24_fifo.rd_addr_gray_wr_r[7]
.sym 28457 w_rx_24_fifo_full
.sym 28460 rx_24_fifo.rd_addr_gray_wr_r[1]
.sym 28461 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[1]
.sym 28462 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_5_D[0]
.sym 28463 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 28464 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_5_D[2]
.sym 28465 rx_24_fifo.rd_addr_gray_wr_r[6]
.sym 28466 rx_24_fifo.full_o_SB_LUT4_I3_O[0]
.sym 28467 rx_24_fifo.full_o_SB_LUT4_I3_O[1]
.sym 28468 rx_24_fifo.full_o_SB_LUT4_I3_O[2]
.sym 28469 rx_24_fifo.full_o_SB_LUT4_I3_O[3]
.sym 28474 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[1]
.sym 28478 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[4]
.sym 28482 rx_24_fifo.rd_addr_gray_wr_r[0]
.sym 28483 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[1]
.sym 28484 rx_24_fifo.rd_addr_gray_wr_r[5]
.sym 28485 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[3]
.sym 28486 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 28487 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 28488 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 28489 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 28492 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[5]
.sym 28493 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[6]
.sym 28496 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 28497 rx_24_fifo.full_o_SB_LUT4_I3_O[1]
.sym 28508 rx_24_fifo.wr_addr[0]
.sym 28509 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[1]
.sym 28510 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_3_D[0]
.sym 28511 rx_24_fifo.rd_addr_gray_wr_r[4]
.sym 28512 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_3_D[2]
.sym 28513 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_3_D[3]
.sym 28516 rx_24_fifo.full_o_SB_LUT4_I3_O[2]
.sym 28517 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[5]
.sym 28518 rx_24_fifo.rd_addr_gray_wr[0]
.sym 28524 lvds_rx_24_inst.r_state_if[0]
.sym 28525 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 28528 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 28529 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 28530 rx_24_fifo.rd_addr_gray_wr[2]
.sym 28534 rx_24_fifo.rd_addr_gray_wr[6]
.sym 28542 rx_24_fifo.rd_addr_gray_wr[5]
.sym 28548 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[3]
.sym 28549 w_lvds_rx_24_d1
.sym 28556 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 28557 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 28564 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 28565 w_lvds_rx_24_d1_SB_LUT4_I0_O[1]
.sym 28572 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[3]
.sym 28573 w_lvds_rx_24_d0
.sym 28582 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_3_D[2]
.sym 28590 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_5_D[0]
.sym 28598 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[1]
.sym 28606 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[3]
.sym 28614 rx_24_fifo.wr_addr_gray[5]
.sym 28626 rx_24_fifo.wr_addr_gray[0]
.sym 28638 rx_24_fifo.wr_addr_gray[4]
.sym 28708 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28709 lvds_rx_09_inst.o_fifo_data[23]
.sym 28716 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28717 lvds_rx_09_inst.o_fifo_data[21]
.sym 28721 smi_ctrl_ins.r_fifo_09_pull_SB_LUT4_I3_1_O
.sym 28724 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28725 lvds_rx_09_inst.o_fifo_data[17]
.sym 28728 i_smi_a3$SB_IO_IN
.sym 28729 w_smi_data_output[6]
.sym 28736 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28737 lvds_rx_09_inst.o_fifo_data[19]
.sym 28738 w_rx_09_fifo_pulled_data[5]
.sym 28739 w_rx_09_fifo_pulled_data[21]
.sym 28740 i_smi_a1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 28741 i_smi_a1_SB_LUT4_I2_O_SB_LUT4_I3_I2[1]
.sym 28742 w_rx_09_fifo_pulled_data[7]
.sym 28743 w_rx_09_fifo_pulled_data[23]
.sym 28744 i_smi_a1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 28745 i_smi_a1_SB_LUT4_I2_O_SB_LUT4_I3_I2[1]
.sym 28749 rx_09_fifo.rd_addr[0]
.sym 28750 w_rx_09_fifo_pulled_data[11]
.sym 28751 w_rx_09_fifo_pulled_data[27]
.sym 28752 i_smi_a1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 28753 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 28754 w_rx_09_fifo_pulled_data[3]
.sym 28755 w_rx_09_fifo_pulled_data[19]
.sym 28756 i_smi_a1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 28757 i_smi_a1_SB_LUT4_I2_O_SB_LUT4_I3_I2[1]
.sym 28760 i_smi_a3$SB_IO_IN
.sym 28761 w_smi_data_output[7]
.sym 28762 w_rx_09_fifo_pulled_data[15]
.sym 28763 w_rx_09_fifo_pulled_data[31]
.sym 28764 i_smi_a1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 28765 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 28766 w_rx_09_fifo_pulled_data[6]
.sym 28767 w_rx_09_fifo_pulled_data[22]
.sym 28768 i_smi_a1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 28769 i_smi_a1_SB_LUT4_I2_O_SB_LUT4_I3_I2[1]
.sym 28770 w_rx_09_fifo_pulled_data[9]
.sym 28771 w_rx_09_fifo_pulled_data[25]
.sym 28772 i_smi_a1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 28773 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 28774 w_rx_09_fifo_pulled_data[1]
.sym 28775 w_rx_09_fifo_pulled_data[17]
.sym 28776 i_smi_a1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 28777 i_smi_a1_SB_LUT4_I2_O_SB_LUT4_I3_I2[1]
.sym 28778 w_rx_09_fifo_pulled_data[13]
.sym 28779 w_rx_09_fifo_pulled_data[29]
.sym 28780 i_smi_a1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 28781 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 28782 i_smi_a1_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 28783 i_smi_a1_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 28784 i_smi_a1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 28785 i_smi_a1_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I3[3]
.sym 28786 w_rx_09_fifo_pulled_data[4]
.sym 28787 w_rx_09_fifo_pulled_data[20]
.sym 28788 i_smi_a1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 28789 i_smi_a1_SB_LUT4_I2_O_SB_LUT4_I3_I2[1]
.sym 28790 w_rx_09_fifo_pulled_data[2]
.sym 28791 w_rx_09_fifo_pulled_data[18]
.sym 28792 i_smi_a1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 28793 i_smi_a1_SB_LUT4_I2_O_SB_LUT4_I3_I2[1]
.sym 28794 w_rx_09_fifo_pulled_data[12]
.sym 28795 w_rx_09_fifo_pulled_data[28]
.sym 28796 i_smi_a1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 28797 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 28798 w_rx_09_fifo_pulled_data[8]
.sym 28799 w_rx_09_fifo_pulled_data[24]
.sym 28800 i_smi_a1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 28801 i_smi_a1_SB_LUT4_I2_O_SB_LUT4_I3_I2[1]
.sym 28803 i_smi_a1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 28807 smi_ctrl_ins.int_cnt_09[4]
.sym 28808 $PACKER_VCC_NET
.sym 28809 i_smi_a1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 28811 smi_ctrl_ins.int_cnt_09[5]
.sym 28812 $PACKER_VCC_NET
.sym 28813 i_smi_a1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[2]
.sym 28815 w_rx_09_fifo_pulled_data[0]
.sym 28816 i_smi_a1_SB_LUT4_I2_O_SB_LUT4_I3_I2[2]
.sym 28817 i_smi_a1_SB_LUT4_I2_O[2]
.sym 28818 i_smi_a1_SB_LUT4_I2_O[1]
.sym 28819 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 28820 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 28821 i_smi_a1_SB_LUT4_I2_O_SB_LUT4_I3_1_O[3]
.sym 28822 w_rx_24_fifo_pulled_data[15]
.sym 28823 w_rx_24_fifo_pulled_data[7]
.sym 28824 i_smi_a1_SB_LUT4_I2_O_SB_LUT4_I3_1_I2[1]
.sym 28825 i_smi_a1_SB_LUT4_I2_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 28827 i_smi_a1_SB_LUT4_I1_O[0]
.sym 28828 i_smi_a1_SB_LUT4_I1_O[1]
.sym 28829 i_smi_a1_SB_LUT4_I2_O_SB_LUT4_I3_2_I2_SB_LUT4_O_I1[2]
.sym 28830 i_smi_a1_SB_LUT4_I2_O[1]
.sym 28831 i_smi_a1_SB_LUT4_I2_O_SB_LUT4_I3_1_O[1]
.sym 28832 i_smi_a1_SB_LUT4_I2_O_SB_LUT4_I3_1_O[2]
.sym 28833 i_smi_a1_SB_LUT4_I2_O_SB_LUT4_I3_1_O[3]
.sym 28835 i_smi_a1_SB_LUT4_I2_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 28839 smi_ctrl_ins.int_cnt_24[4]
.sym 28840 $PACKER_VCC_NET
.sym 28843 smi_ctrl_ins.int_cnt_24[5]
.sym 28844 $PACKER_VCC_NET
.sym 28845 i_smi_a1_SB_LUT4_I2_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[2]
.sym 28846 w_rx_24_fifo_pulled_data[14]
.sym 28847 w_rx_24_fifo_pulled_data[6]
.sym 28848 i_smi_a1_SB_LUT4_I2_O_SB_LUT4_I3_1_I2[1]
.sym 28849 i_smi_a1_SB_LUT4_I2_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 28850 i_smi_a1_SB_LUT4_I2_O[1]
.sym 28851 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 28852 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 28853 i_smi_a1_SB_LUT4_I2_O_SB_LUT4_I3_1_O[3]
.sym 28855 i_smi_a1_SB_LUT4_I1_O[1]
.sym 28856 i_smi_a1_SB_LUT4_I1_O[0]
.sym 28857 i_smi_a1_SB_LUT4_I2_O_SB_LUT4_I3_I2[1]
.sym 28859 i_smi_a1_SB_LUT4_I1_O[1]
.sym 28860 i_smi_a1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 28861 i_smi_a1_SB_LUT4_I1_O[0]
.sym 28867 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_CARRY_CO_CI[3]
.sym 28872 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I1[4]
.sym 28876 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_CARRY_CO_CI[5]
.sym 28879 $PACKER_VCC_NET
.sym 28881 $nextpnr_ICESTORM_LC_1$I3
.sym 28883 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I1[0]
.sym 28884 i_smi_a1_SB_LUT4_I1_O[1]
.sym 28885 $nextpnr_ICESTORM_LC_1$COUT
.sym 28887 i_smi_a1_SB_LUT4_I1_O[1]
.sym 28888 i_smi_a1_SB_LUT4_I2_O_SB_LUT4_I3_I2[2]
.sym 28889 i_smi_a1_SB_LUT4_I1_O[0]
.sym 28893 i_smi_a1_SB_LUT4_I2_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 28894 w_rx_24_fifo_pulled_data[28]
.sym 28895 w_rx_24_fifo_pulled_data[20]
.sym 28896 i_smi_a1_SB_LUT4_I2_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 28897 i_smi_a1_SB_LUT4_I2_O_SB_LUT4_I3_1_I2[1]
.sym 28899 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I1[4]
.sym 28904 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_CARRY_CO_CI[5]
.sym 28909 $nextpnr_ICESTORM_LC_18$I3
.sym 28913 smi_ctrl_ins.int_cnt_24[5]
.sym 28915 i_smi_a1_SB_LUT4_I1_O[1]
.sym 28916 i_smi_a1_SB_LUT4_I2_O[1]
.sym 28917 i_smi_a1_SB_LUT4_I1_O[0]
.sym 28918 smi_ctrl_ins.int_cnt_24[5]
.sym 28919 smi_ctrl_ins.int_cnt_24[4]
.sym 28920 i_smi_a1_SB_LUT4_I2_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 28921 w_rx_24_fifo_empty
.sym 28922 i_smi_a1_SB_LUT4_I1_O[0]
.sym 28923 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I1[5]
.sym 28924 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 28925 i_smi_a1_SB_LUT4_I1_O[1]
.sym 28926 w_rx_24_fifo_pulled_data[31]
.sym 28927 w_rx_24_fifo_pulled_data[23]
.sym 28928 i_smi_a1_SB_LUT4_I2_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 28929 i_smi_a1_SB_LUT4_I2_O_SB_LUT4_I3_1_I2[1]
.sym 28934 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 28935 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 28936 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I0[2]
.sym 28937 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I0[3]
.sym 28938 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.sym 28939 rx_24_fifo.rd_addr[1]
.sym 28940 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[0]
.sym 28941 rx_24_fifo.rd_addr[2]
.sym 28944 rx_24_fifo.rd_addr[0]
.sym 28945 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[1]
.sym 28946 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 28947 rx_24_fifo.rd_addr[2]
.sym 28948 rx_24_fifo.rd_addr[3]
.sym 28949 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 28952 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 28953 w_rx_24_fifo_pull
.sym 28955 i_smi_a1_SB_LUT4_I1_O[0]
.sym 28956 i_smi_a1_SB_LUT4_I1_O[1]
.sym 28957 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 28960 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 28961 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 28962 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 28963 rx_24_fifo.rd_addr[5]
.sym 28964 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I2_O[0]
.sym 28965 rx_24_fifo.rd_addr[6]
.sym 28968 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[2]
.sym 28969 rx_24_fifo.rd_addr[4]
.sym 28972 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I0_O[3]
.sym 28973 w_lvds_rx_09_d0
.sym 28975 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[0]
.sym 28976 rx_24_fifo.rd_addr[3]
.sym 28977 rx_24_fifo.rd_addr[4]
.sym 28980 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I0_O[3]
.sym 28981 w_lvds_rx_09_d1
.sym 28984 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28985 w_rx_09_fifo_data[1]
.sym 28988 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 28989 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[4]
.sym 28994 rx_24_fifo.wr_addr_gray_rd[2]
.sym 28998 rx_24_fifo.wr_addr_gray_rd[3]
.sym 29003 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[0]
.sym 29004 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[1]
.sym 29005 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[2]
.sym 29006 rx_24_fifo.wr_addr_gray_rd[1]
.sym 29010 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[0]
.sym 29011 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[1]
.sym 29012 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[2]
.sym 29013 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[3]
.sym 29014 rx_24_fifo.wr_addr_gray_rd[4]
.sym 29020 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 29021 w_rx_24_fifo_push
.sym 29022 rx_24_fifo.wr_addr_gray[3]
.sym 29030 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I2_O_SB_LUT4_I3_O[0]
.sym 29031 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 29032 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 29033 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I2_O_SB_LUT4_I3_O[3]
.sym 29034 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I2_O[0]
.sym 29035 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I2_O[1]
.sym 29036 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I2_O[2]
.sym 29037 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I2_O[3]
.sym 29038 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 29039 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 29040 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 29041 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 29042 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 29043 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 29044 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 29045 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 29048 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[0]
.sym 29049 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[1]
.sym 29055 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 29056 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 29057 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 29060 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3[0]
.sym 29061 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3[1]
.sym 29062 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 29063 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I0_O[1]
.sym 29064 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I1[2]
.sym 29065 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I0_O[3]
.sym 29066 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 29067 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I0_O[1]
.sym 29068 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I1[1]
.sym 29069 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I0_O[3]
.sym 29076 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 29077 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 29081 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 29083 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 29084 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 29085 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 29091 lvds_rx_09_inst.r_phase_count[0]
.sym 29095 lvds_rx_09_inst.r_phase_count[1]
.sym 29096 $PACKER_VCC_NET
.sym 29097 lvds_rx_09_inst.r_phase_count[0]
.sym 29098 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3[1]
.sym 29100 $PACKER_VCC_NET
.sym 29101 lvds_rx_09_inst.r_phase_count_SB_CARRY_CI_CO[2]
.sym 29105 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3[0]
.sym 29106 rx_24_fifo.wr_addr_gray_rd[0]
.sym 29110 rx_24_fifo.wr_addr_gray[2]
.sym 29138 rx_24_fifo.wr_addr_gray_rd[5]
.sym 29219 rx_09_fifo.rd_addr[0]
.sym 29224 rx_09_fifo.rd_addr[1]
.sym 29225 rx_09_fifo.rd_addr[0]
.sym 29228 rx_09_fifo.rd_addr[2]
.sym 29229 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[2]
.sym 29232 rx_09_fifo.rd_addr[3]
.sym 29233 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[3]
.sym 29236 rx_09_fifo.rd_addr[4]
.sym 29237 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[4]
.sym 29240 rx_09_fifo.rd_addr[5]
.sym 29241 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[5]
.sym 29244 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3[1]
.sym 29245 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[6]
.sym 29248 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I1[1]
.sym 29249 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[7]
.sym 29250 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I1[3]
.sym 29251 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I1[0]
.sym 29252 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 29253 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 29254 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 29258 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[5]
.sym 29264 smi_ctrl_ins.r_fifo_09_pull_SB_LUT4_I3_O[0]
.sym 29265 smi_ctrl_ins.r_fifo_09_pull_SB_LUT4_I3_O[1]
.sym 29268 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 29269 i_smi_a1_SB_LUT4_I3_O[1]
.sym 29274 rx_09_fifo.wr_addr_gray_rd_r[1]
.sym 29275 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 29276 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 29277 i_smi_a1_SB_LUT4_I3_O[1]
.sym 29278 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 29284 rx_09_fifo.wr_addr[0]
.sym 29285 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[1]
.sym 29286 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[1]
.sym 29287 rx_09_fifo.rd_addr[4]
.sym 29288 rx_09_fifo.rd_addr[5]
.sym 29289 smi_ctrl_ins.r_fifo_09_pull_SB_LUT4_I2_O[3]
.sym 29290 w_rx_09_fifo_pulled_data[10]
.sym 29291 w_rx_09_fifo_pulled_data[26]
.sym 29292 i_smi_a1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 29293 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 29296 i_smi_a3$SB_IO_IN
.sym 29297 w_smi_data_output[1]
.sym 29301 rx_09_fifo.wr_addr[0]
.sym 29306 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I1[0]
.sym 29307 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I1[1]
.sym 29308 i_smi_a1_SB_LUT4_I3_O[1]
.sym 29309 io_pmod[2]$SB_IO_IN
.sym 29310 w_rx_09_fifo_pulled_data[0]
.sym 29311 w_rx_09_fifo_pulled_data[16]
.sym 29312 i_smi_a1_SB_LUT4_I2_O_SB_LUT4_I3_I2[1]
.sym 29313 i_smi_a1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 29314 i_smi_a1_SB_LUT4_I2_O_SB_LUT4_I3_I2[2]
.sym 29315 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_6_D_SB_LUT4_O_I1[1]
.sym 29316 i_smi_a1_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 29317 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_6_D_SB_LUT4_O_I1[3]
.sym 29322 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_7_D_SB_LUT4_O_I0[0]
.sym 29323 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_7_D_SB_LUT4_O_I0[1]
.sym 29324 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_7_D_SB_LUT4_O_I0[2]
.sym 29325 i_smi_a1_SB_LUT4_I2_O[2]
.sym 29326 i_smi_a1_SB_LUT4_I2_O_SB_LUT4_I3_I2[2]
.sym 29327 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_5_D_SB_LUT4_O_I1[1]
.sym 29328 i_smi_a1_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 29329 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_5_D_SB_LUT4_O_I1[3]
.sym 29332 i_smi_a3$SB_IO_IN
.sym 29333 w_smi_data_output[2]
.sym 29334 i_smi_a1_SB_LUT4_I2_O_SB_LUT4_I3_I2[2]
.sym 29335 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_2_D_SB_LUT4_O_I1[1]
.sym 29336 i_smi_a1_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 29337 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_2_D_SB_LUT4_O_I1[3]
.sym 29338 i_smi_a1_SB_LUT4_I2_O_SB_LUT4_I3_I2[2]
.sym 29339 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 29340 i_smi_a1_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 29341 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 29342 i_smi_a1_SB_LUT4_I2_O_SB_LUT4_I3_I2[2]
.sym 29343 i_smi_a1_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 29344 i_smi_a1_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 29345 i_smi_a1_SB_LUT4_I2_O_SB_LUT4_I3_O[3]
.sym 29350 i_smi_a1_SB_LUT4_I2_O_SB_LUT4_I3_I2[2]
.sym 29351 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_3_D_SB_LUT4_O_I1[1]
.sym 29352 i_smi_a1_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 29353 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_3_D_SB_LUT4_O_I1[3]
.sym 29355 smi_ctrl_ins.int_cnt_09_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 29356 smi_ctrl_ins.int_cnt_09_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 29357 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 29360 smi_ctrl_ins.int_cnt_09_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 29361 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 29365 smi_ctrl_ins.int_cnt_09[5]
.sym 29366 smi_ctrl_ins.int_cnt_09[4]
.sym 29367 smi_ctrl_ins.int_cnt_09[5]
.sym 29368 i_smi_a1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 29369 io_pmod[2]$SB_IO_IN
.sym 29373 smi_ctrl_ins.int_cnt_09[4]
.sym 29374 i_smi_a1_SB_LUT4_I2_O_SB_LUT4_I3_I2[2]
.sym 29375 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_4_D_SB_LUT4_O_I1[1]
.sym 29376 i_smi_a1_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 29377 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_4_D_SB_LUT4_O_I1[3]
.sym 29379 i_smi_a1_SB_LUT4_I3_I0_SB_CARRY_CO_I1[4]
.sym 29384 i_smi_a1_SB_LUT4_I3_I0_SB_CARRY_CO_I1[5]
.sym 29389 $nextpnr_ICESTORM_LC_20$I3
.sym 29393 i_smi_a1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 29394 w_rx_24_fifo_pull
.sym 29395 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 29396 i_smi_a2$SB_IO_IN
.sym 29397 i_smi_a1_SB_LUT4_I1_O[1]
.sym 29399 i_smi_a1_SB_LUT4_I1_O[1]
.sym 29400 i_smi_a1_SB_LUT4_I2_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 29401 i_smi_a1_SB_LUT4_I1_O[0]
.sym 29403 i_smi_a1_SB_LUT4_I1_O[1]
.sym 29404 i_smi_a1_SB_LUT4_I1_O[0]
.sym 29405 i_smi_a1_SB_LUT4_I2_O_SB_LUT4_I3_1_I2[1]
.sym 29406 i_smi_a1_SB_LUT4_I1_O[0]
.sym 29407 smi_ctrl_ins.int_cnt_09_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1[5]
.sym 29408 i_smi_a1_SB_LUT4_I2_O_SB_LUT4_I3_2_I2_SB_LUT4_O_I1[2]
.sym 29409 i_smi_a1_SB_LUT4_I1_O[1]
.sym 29417 smi_ctrl_ins.int_cnt_24[4]
.sym 29418 w_rx_09_fifo_full
.sym 29422 io_pmod[2]$SB_IO_IN
.sym 29426 w_rx_24_fifo_full
.sym 29431 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 29432 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 29433 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 29434 i_smi_a1_SB_LUT4_I1_O[0]
.sym 29435 i_smi_a1_SB_LUT4_I1_O[1]
.sym 29436 i_smi_a1_SB_LUT4_I1_O[2]
.sym 29437 i_smi_a1_SB_LUT4_I1_O[3]
.sym 29439 i_smi_a1$SB_IO_IN
.sym 29440 i_smi_a2$SB_IO_IN
.sym 29441 i_smi_a3$SB_IO_IN
.sym 29442 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_1_D[1]
.sym 29443 rx_24_fifo.rd_addr[7]
.sym 29444 rx_24_fifo.wr_addr_gray_rd_r[7]
.sym 29445 rx_24_fifo.rd_addr[6]
.sym 29447 w_rx_24_fifo_pull
.sym 29448 w_rx_24_fifo_empty
.sym 29449 rx_24_fifo.empty_o_SB_LUT4_I2_I3[2]
.sym 29453 rx_24_fifo.rd_addr[0]
.sym 29455 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 29456 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 29457 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 29458 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 29462 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I2_O[1]
.sym 29466 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 29470 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 29475 rx_24_fifo.rd_addr[0]
.sym 29480 rx_24_fifo.rd_addr[1]
.sym 29481 rx_24_fifo.rd_addr[0]
.sym 29484 rx_24_fifo.rd_addr[2]
.sym 29485 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_I3[2]
.sym 29488 rx_24_fifo.rd_addr[3]
.sym 29489 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_I3[3]
.sym 29492 rx_24_fifo.rd_addr[4]
.sym 29493 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_I3[4]
.sym 29496 rx_24_fifo.rd_addr[5]
.sym 29497 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_I3[5]
.sym 29500 rx_24_fifo.rd_addr[6]
.sym 29501 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_I3[6]
.sym 29504 rx_24_fifo.rd_addr[7]
.sym 29505 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_I3[7]
.sym 29508 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 29509 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 29510 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_5_D[2]
.sym 29515 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_1_D[0]
.sym 29516 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_1_D[1]
.sym 29517 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_1_D[2]
.sym 29524 rx_24_fifo.full_o_SB_LUT4_I3_O[1]
.sym 29525 rx_24_fifo.full_o_SB_LUT4_I3_O[2]
.sym 29528 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[1]
.sym 29529 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 29532 rx_24_fifo.rd_addr[0]
.sym 29533 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 29536 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[4]
.sym 29537 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I2_O[1]
.sym 29542 rx_24_fifo.rd_addr_gray_wr[1]
.sym 29550 rx_24_fifo.rd_addr_gray[4]
.sym 29554 rx_24_fifo.rd_addr_gray[5]
.sym 29562 rx_24_fifo.rd_addr_gray_wr[4]
.sym 29566 rx_24_fifo.rd_addr_gray[2]
.sym 29571 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 29572 w_rx_09_fifo_full
.sym 29573 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 29595 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 29596 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 29597 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 29608 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I2_O[1]
.sym 29609 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I2_O[2]
.sym 29610 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[1]
.sym 29614 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I2_O[2]
.sym 29618 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 29624 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 29625 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 29732 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 29733 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[4]
.sym 29736 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[4]
.sym 29737 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[5]
.sym 29738 smi_ctrl_ins.r_fifo_09_pull_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 29739 rx_09_fifo.rd_addr[2]
.sym 29740 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[2]
.sym 29741 rx_09_fifo.rd_addr[3]
.sym 29744 rx_09_fifo.wr_addr_gray_rd_r[1]
.sym 29745 rx_09_fifo.rd_addr[1]
.sym 29747 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[0]
.sym 29748 rx_09_fifo.rd_addr[3]
.sym 29749 rx_09_fifo.rd_addr[4]
.sym 29750 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 29754 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[4]
.sym 29760 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 29761 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 29764 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 29765 w_rx_09_fifo_push
.sym 29766 rx_09_fifo.wr_addr_gray_rd[1]
.sym 29770 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I1[0]
.sym 29771 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I1[1]
.sym 29772 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I1[2]
.sym 29773 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I1[3]
.sym 29776 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[2]
.sym 29777 rx_09_fifo.rd_addr[5]
.sym 29778 rx_09_fifo.wr_addr_gray_rd[7]
.sym 29783 smi_ctrl_ins.r_fifo_09_pull_SB_LUT4_I2_O_SB_LUT4_I3_O[0]
.sym 29784 smi_ctrl_ins.r_fifo_09_pull_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 29785 smi_ctrl_ins.r_fifo_09_pull_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 29786 rx_09_fifo.wr_addr_gray[5]
.sym 29790 rx_09_fifo.wr_addr_gray[1]
.sym 29795 rx_09_fifo.wr_addr[0]
.sym 29800 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 29801 rx_09_fifo.wr_addr[0]
.sym 29804 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 29805 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[2]
.sym 29808 rx_09_fifo.wr_addr[3]
.sym 29809 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[3]
.sym 29812 rx_09_fifo.wr_addr[4]
.sym 29813 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[4]
.sym 29816 rx_09_fifo.wr_addr[5]
.sym 29817 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[5]
.sym 29820 rx_09_fifo.wr_addr[6]
.sym 29821 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[6]
.sym 29824 rx_09_fifo.wr_addr[7]
.sym 29825 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[7]
.sym 29827 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 29828 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 29829 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 29831 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1[0]
.sym 29832 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1[1]
.sym 29833 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1[2]
.sym 29836 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[5]
.sym 29837 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[6]
.sym 29838 rx_09_fifo.full_o_SB_LUT4_I3_O[0]
.sym 29839 rx_09_fifo.full_o_SB_LUT4_I3_O[1]
.sym 29840 rx_09_fifo.full_o_SB_LUT4_I3_O[2]
.sym 29841 rx_09_fifo.full_o_SB_LUT4_I3_O[3]
.sym 29842 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 29843 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 29844 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 29845 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 29846 w_rx_09_fifo_push
.sym 29847 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[7]
.sym 29848 rx_09_fifo.rd_addr_gray_wr_r[7]
.sym 29849 w_rx_09_fifo_full
.sym 29852 rx_09_fifo.full_o_SB_LUT4_I3_O[2]
.sym 29853 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[4]
.sym 29856 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[1]
.sym 29857 rx_09_fifo.full_o_SB_LUT4_I3_O[1]
.sym 29862 rx_09_fifo.rd_addr_gray_wr_r[3]
.sym 29863 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[1]
.sym 29864 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[2]
.sym 29865 rx_09_fifo.rd_addr_gray_wr_r[5]
.sym 29866 i_smi_a1_SB_LUT4_I1_O[0]
.sym 29867 i_smi_a1_SB_LUT4_I1_O[1]
.sym 29868 i_smi_a1_SB_LUT4_I2_O_SB_LUT4_I3_2_I2[2]
.sym 29869 i_smi_a1_SB_LUT4_I2_O[2]
.sym 29872 rx_09_fifo.wr_addr[0]
.sym 29873 rx_09_fifo.rd_addr_gray_wr_r[0]
.sym 29874 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 29875 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 29876 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 29877 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 29878 rx_09_fifo.rd_addr_gray_wr[7]
.sym 29882 i_smi_a1_SB_LUT4_I3_O[0]
.sym 29883 i_smi_a1_SB_LUT4_I3_O[1]
.sym 29884 i_smi_a1_SB_LUT4_I3_O[2]
.sym 29885 i_smi_a1_SB_LUT4_I3_O[3]
.sym 29886 rx_09_fifo.rd_addr_gray_wr_r[0]
.sym 29887 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[1]
.sym 29888 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 29889 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[3]
.sym 29891 i_smi_a1_SB_LUT4_I2_O_SB_LUT4_I3_I2[0]
.sym 29896 i_smi_a1_SB_LUT4_I3_I0_SB_CARRY_CO_I1[4]
.sym 29900 i_smi_a1_SB_LUT4_I3_I0_SB_CARRY_CO_I1[5]
.sym 29903 $PACKER_VCC_NET
.sym 29905 $nextpnr_ICESTORM_LC_4$I3
.sym 29907 i_smi_a1_SB_LUT4_I2_O_SB_LUT4_I3_2_I2_SB_LUT4_O_I1[0]
.sym 29908 i_smi_a1_SB_LUT4_I1_O[1]
.sym 29909 $nextpnr_ICESTORM_LC_4$COUT
.sym 29910 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 29914 i_smi_a1_SB_LUT4_I2_O_SB_LUT4_I3_2_I2_SB_LUT4_O_I1[2]
.sym 29915 i_smi_a1_SB_LUT4_I3_O[0]
.sym 29916 i_smi_a2$SB_IO_IN
.sym 29917 i_smi_a1$SB_IO_IN
.sym 29926 rx_24_fifo.wr_addr_gray_rd[7]
.sym 29933 w_tx_data_smi[3]
.sym 29934 rx_24_fifo.wr_addr_gray_rd[6]
.sym 29938 rx_24_fifo.wr_addr[7]
.sym 29947 i_smi_a2$SB_IO_IN
.sym 29948 i_smi_a1$SB_IO_IN
.sym 29949 i_smi_a3$SB_IO_IN
.sym 29954 w_tx_data_smi[2]
.sym 29955 spi_if_ins.o_cs_SB_LUT4_I2_O[1]
.sym 29956 spi_if_ins.o_cs_SB_LUT4_I2_O[2]
.sym 29957 w_tx_data_io[2]
.sym 29961 w_tx_data_smi[0]
.sym 29968 spi_if_ins.w_rx_data[5]
.sym 29969 spi_if_ins.w_rx_data[6]
.sym 29972 spi_if_ins.w_rx_data[5]
.sym 29973 spi_if_ins.w_rx_data[6]
.sym 29980 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R[1]
.sym 29981 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_1_O[1]
.sym 29984 spi_if_ins.w_rx_data[6]
.sym 29985 spi_if_ins.w_rx_data[5]
.sym 29990 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 29991 w_ioc[1]
.sym 29992 w_cs[2]
.sym 29993 w_fetch
.sym 29996 spi_if_ins.w_rx_data[5]
.sym 29997 spi_if_ins.w_rx_data[6]
.sym 30000 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 30001 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I2_O[2]
.sym 30002 spi_if_ins.o_cs_SB_DFFESR_Q_R[0]
.sym 30006 w_cs[0]
.sym 30007 w_cs[2]
.sym 30008 w_cs[3]
.sym 30009 w_cs[1]
.sym 30010 w_cs[0]
.sym 30011 w_cs[1]
.sym 30012 w_cs[3]
.sym 30013 w_cs[2]
.sym 30014 smi_ctrl_ins.r_fifo_24_pull_SB_LUT4_I3_I0[0]
.sym 30015 rx_24_fifo.wr_addr_gray_rd_r[7]
.sym 30016 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 30017 w_rx_24_fifo_pull
.sym 30022 rx_24_fifo.wr_addr_gray[1]
.sym 30027 w_fetch
.sym 30028 w_load
.sym 30029 w_cs[1]
.sym 30034 rx_24_fifo.wr_addr_gray[6]
.sym 30039 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 30040 w_cs[1]
.sym 30041 w_fetch
.sym 30042 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 30053 w_cs[0]
.sym 30059 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[1]
.sym 30060 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R[1]
.sym 30061 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O[2]
.sym 30078 $PACKER_VCC_NET
.sym 30082 rx_24_fifo.rd_addr_gray[6]
.sym 30091 w_ioc[0]
.sym 30092 w_ioc[1]
.sym 30093 io_ctrl_ins.led0_state_SB_LUT4_I3_I0[0]
.sym 30097 io_ctrl_ins.pmod_state_SB_DFFE_Q_E
.sym 30098 rx_24_fifo.rd_addr_gray[0]
.sym 30106 rx_24_fifo.rd_addr_gray[1]
.sym 30111 w_ioc[0]
.sym 30112 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R[1]
.sym 30113 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[1]
.sym 30118 w_rx_data[2]
.sym 30129 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_E
.sym 30133 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_R
.sym 30142 w_rx_data[1]
.sym 30166 io_ctrl_ins.o_pmod[2]
.sym 30167 o_shdn_tx_lna$SB_IO_OUT
.sym 30168 w_ioc[0]
.sym 30169 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[1]
.sym 30170 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[0]
.sym 30171 i_button_SB_LUT4_I3_O[1]
.sym 30172 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[2]
.sym 30173 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[3]
.sym 30242 rx_09_fifo.wr_addr_gray_rd[6]
.sym 30246 rx_09_fifo.wr_addr_gray_rd[5]
.sym 30252 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[5]
.sym 30253 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 30254 rx_09_fifo.wr_addr_gray_rd[2]
.sym 30258 rx_09_fifo.wr_addr_gray[6]
.sym 30262 smi_ctrl_ins.r_fifo_09_pull_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0[0]
.sym 30263 rx_09_fifo.rd_addr[0]
.sym 30264 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[0]
.sym 30265 rx_09_fifo.rd_addr[1]
.sym 30266 rx_09_fifo.wr_addr_gray[2]
.sym 30270 rx_09_fifo.wr_addr_gray[3]
.sym 30276 rx_09_fifo.full_o_SB_LUT4_I3_O[1]
.sym 30277 rx_09_fifo.full_o_SB_LUT4_I3_O[2]
.sym 30278 rx_09_fifo.full_o_SB_LUT4_I3_O[2]
.sym 30282 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_3_D[2]
.sym 30286 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[3]
.sym 30290 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[7]
.sym 30294 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[1]
.sym 30298 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[1]
.sym 30302 rx_09_fifo.full_o_SB_LUT4_I3_O[1]
.sym 30306 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_3_D[1]
.sym 30310 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[1]
.sym 30314 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[2]
.sym 30319 lvds_rx_09_inst.r_push_SB_LUT4_I3_O[0]
.sym 30320 lvds_rx_09_inst.r_push_SB_LUT4_I3_O[1]
.sym 30321 lvds_rx_09_inst.r_push_SB_LUT4_I3_O[2]
.sym 30322 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[5]
.sym 30326 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[4]
.sym 30330 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[6]
.sym 30334 rx_09_fifo.rd_addr_gray_wr_r[6]
.sym 30335 rx_09_fifo.rd_addr_gray_wr_r[7]
.sym 30336 lvds_rx_09_inst.r_push_SB_LUT4_I3_I1[6]
.sym 30337 lvds_rx_09_inst.r_push_SB_LUT4_I3_I1[5]
.sym 30340 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[4]
.sym 30341 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[5]
.sym 30342 rx_09_fifo.rd_addr_gray_wr[2]
.sym 30346 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I1[1]
.sym 30352 rx_09_fifo.full_o_SB_LUT4_I3_O[0]
.sym 30353 lvds_rx_09_inst.r_push_SB_LUT4_I3_I1[2]
.sym 30354 lvds_rx_09_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_1_I0[2]
.sym 30355 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_3_D[1]
.sym 30356 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_3_D[2]
.sym 30357 rx_09_fifo.rd_addr_gray_wr_r[6]
.sym 30358 rx_09_fifo.rd_addr_gray_wr[0]
.sym 30364 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[7]
.sym 30365 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[6]
.sym 30366 rx_09_fifo.rd_addr_gray_wr[1]
.sym 30370 i_smi_a1_SB_LUT4_I1_O[0]
.sym 30371 i_smi_a1_SB_LUT4_I1_O[1]
.sym 30372 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 30373 i_smi_a3$SB_IO_IN
.sym 30376 i_smi_a3$SB_IO_IN
.sym 30377 w_smi_data_output[3]
.sym 30378 r_tx_data[3]
.sym 30382 r_tx_data[7]
.sym 30388 i_smi_a3$SB_IO_IN
.sym 30389 w_smi_data_output[4]
.sym 30394 r_tx_data[5]
.sym 30398 r_tx_data[6]
.sym 30404 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 30405 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 30416 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 30417 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 30438 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 30443 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 30444 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 30445 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[2]
.sym 30446 spi_if_ins.spi.r_temp_rx_byte[6]
.sym 30453 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 30459 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 30460 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 30461 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 30462 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 30467 spi_if_ins.o_cs_SB_LUT4_I2_O[2]
.sym 30468 w_tx_data_io[5]
.sym 30469 spi_if_ins.o_cs_SB_LUT4_I2_2_O[2]
.sym 30472 spi_if_ins.o_cs_SB_LUT4_I2_2_O[2]
.sym 30473 sys_ctrl_ins.o_data_out_SB_LUT4_I0_I2[1]
.sym 30474 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 30475 spi_if_ins.state_if_SB_DFFESR_Q_1_D[1]
.sym 30476 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 30477 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 30479 spi_if_ins.o_cs_SB_LUT4_I2_O[2]
.sym 30480 w_tx_data_io[7]
.sym 30481 spi_if_ins.o_cs_SB_LUT4_I2_2_O[2]
.sym 30484 spi_if_ins.o_cs_SB_LUT4_I2_O[2]
.sym 30485 w_tx_data_io[6]
.sym 30486 w_tx_data_smi[1]
.sym 30487 spi_if_ins.o_cs_SB_LUT4_I2_O[1]
.sym 30488 spi_if_ins.o_cs_SB_LUT4_I2_O[2]
.sym 30489 w_tx_data_io[1]
.sym 30492 spi_if_ins.o_cs_SB_LUT4_I2_O[2]
.sym 30493 w_tx_data_io[4]
.sym 30494 w_tx_data_smi[3]
.sym 30495 spi_if_ins.o_cs_SB_LUT4_I2_O[1]
.sym 30496 spi_if_ins.o_cs_SB_LUT4_I2_O[2]
.sym 30497 w_tx_data_io[3]
.sym 30498 w_cs[0]
.sym 30499 w_cs[1]
.sym 30500 w_cs[2]
.sym 30501 w_cs[3]
.sym 30502 spi_if_ins.spi.r_rx_byte[5]
.sym 30506 w_tx_data_smi[0]
.sym 30507 spi_if_ins.o_cs_SB_LUT4_I2_O[1]
.sym 30508 spi_if_ins.o_cs_SB_LUT4_I2_O[2]
.sym 30509 w_tx_data_io[0]
.sym 30513 spi_if_ins.o_load_cmd_SB_DFFESR_Q_E
.sym 30514 w_cs[1]
.sym 30515 w_cs[2]
.sym 30516 w_cs[3]
.sym 30517 w_cs[0]
.sym 30518 spi_if_ins.spi.r_rx_byte[6]
.sym 30522 spi_if_ins.spi.r_rx_byte[7]
.sym 30526 w_cs[0]
.sym 30527 w_cs[1]
.sym 30528 w_cs[2]
.sym 30529 w_cs[3]
.sym 30530 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[3]
.sym 30535 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R[1]
.sym 30536 w_cs[0]
.sym 30537 w_fetch
.sym 30538 w_fetch
.sym 30539 w_load
.sym 30540 io_ctrl_ins.rx_h_b_state_SB_LUT4_I3_O[1]
.sym 30541 w_cs[0]
.sym 30546 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_1_D[0]
.sym 30559 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 30560 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 30561 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 30562 spi_if_ins.w_rx_data[2]
.sym 30566 spi_if_ins.w_rx_data[1]
.sym 30570 w_ioc[1]
.sym 30571 w_ioc[4]
.sym 30572 w_ioc[3]
.sym 30573 w_ioc[2]
.sym 30574 spi_if_ins.w_rx_data[3]
.sym 30580 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 30581 spi_if_ins.o_load_cmd_SB_LUT4_I2_O[1]
.sym 30582 spi_if_ins.w_rx_data[0]
.sym 30587 w_ioc[2]
.sym 30588 w_ioc[4]
.sym 30589 w_ioc[3]
.sym 30590 spi_if_ins.w_rx_data[4]
.sym 30604 w_ioc[0]
.sym 30605 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[1]
.sym 30609 io_ctrl_ins.rx_h_b_state_SB_LUT4_I3_I2_SB_LUT4_I2_O
.sym 30610 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[0]
.sym 30616 io_ctrl_ins.rx_h_b_state_SB_LUT4_I3_O[1]
.sym 30617 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 30619 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R[1]
.sym 30620 w_ioc[1]
.sym 30621 w_ioc[0]
.sym 30626 w_rx_data[1]
.sym 30636 i_button_SB_LUT4_I3_I2[0]
.sym 30637 io_ctrl_ins.rf_mode[0]
.sym 30638 w_rx_data[2]
.sym 30642 i_button_SB_LUT4_I3_I2[0]
.sym 30643 io_ctrl_ins.debug_mode[1]
.sym 30644 i_button_SB_LUT4_I3_I2[2]
.sym 30645 o_led1$SB_IO_OUT
.sym 30654 i_button_SB_LUT4_I3_I2[1]
.sym 30655 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 30656 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 30657 io_ctrl_ins.debug_mode[1]
.sym 30666 io_ctrl_ins.o_pmod[1]
.sym 30667 o_shdn_rx_lna$SB_IO_OUT
.sym 30668 w_ioc[0]
.sym 30669 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[1]
.sym 30682 io_ctrl_ins.led0_state_SB_LUT4_I3_O[0]
.sym 30683 i_button_SB_LUT4_I3_O[1]
.sym 30684 io_ctrl_ins.led0_state_SB_LUT4_I3_O[2]
.sym 30685 io_ctrl_ins.led0_state_SB_LUT4_I3_O[3]
.sym 30686 io_ctrl_ins.led1_state_SB_LUT4_I3_O[0]
.sym 30687 i_button_SB_LUT4_I3_O[1]
.sym 30688 io_ctrl_ins.led1_state_SB_LUT4_I3_O[2]
.sym 30689 io_ctrl_ins.led1_state_SB_LUT4_I3_O[3]
.sym 30702 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 30703 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 30704 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 30705 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 30707 io_ctrl_ins.rf_pin_state[1]
.sym 30708 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 30709 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 30754 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[0]
.sym 30755 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[1]
.sym 30756 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[2]
.sym 30757 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[3]
.sym 30758 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[0]
.sym 30759 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[1]
.sym 30760 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[2]
.sym 30761 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[3]
.sym 30762 rx_09_fifo.wr_addr_gray_rd[3]
.sym 30766 rx_09_fifo.wr_addr_gray[0]
.sym 30770 rx_09_fifo.wr_addr[7]
.sym 30776 rx_09_fifo.rd_addr[0]
.sym 30777 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 30778 rx_09_fifo.wr_addr_gray_rd[0]
.sym 30782 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[0]
.sym 30783 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[1]
.sym 30784 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[2]
.sym 30785 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[3]
.sym 30787 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 30792 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 30796 rx_09_fifo.wr_addr[3]
.sym 30797 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[2]
.sym 30800 rx_09_fifo.wr_addr[4]
.sym 30801 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[3]
.sym 30804 rx_09_fifo.wr_addr[5]
.sym 30805 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[4]
.sym 30808 rx_09_fifo.wr_addr[6]
.sym 30809 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[5]
.sym 30812 rx_09_fifo.wr_addr[7]
.sym 30813 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[6]
.sym 30814 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0[0]
.sym 30815 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0[1]
.sym 30816 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0[2]
.sym 30817 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0[3]
.sym 30818 rx_09_fifo.rd_addr_gray_wr[6]
.sym 30822 rx_09_fifo.rd_addr_gray_wr[5]
.sym 30826 rx_09_fifo.rd_addr_gray_wr_r[5]
.sym 30827 lvds_rx_09_inst.r_push_SB_LUT4_I3_I1[4]
.sym 30828 lvds_rx_09_inst.r_push_SB_LUT4_I3_I1[5]
.sym 30829 w_rx_09_fifo_push
.sym 30830 lvds_rx_09_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_1_I0[0]
.sym 30831 lvds_rx_09_inst.r_push_SB_LUT4_I3_I1[3]
.sym 30832 lvds_rx_09_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_1_I0[2]
.sym 30833 lvds_rx_09_inst.r_push_SB_LUT4_I3_I1[4]
.sym 30836 rx_09_fifo.rd_addr_gray_wr_r[3]
.sym 30837 lvds_rx_09_inst.r_push_SB_LUT4_I3_I1[2]
.sym 30838 rx_09_fifo.rd_addr_gray_wr[3]
.sym 30842 rx_09_fifo.rd_addr_gray[0]
.sym 30846 rx_09_fifo.rd_addr_gray_wr[4]
.sym 30851 sys_ctrl_ins.reset_count[0]
.sym 30856 sys_ctrl_ins.reset_count[1]
.sym 30858 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 30860 sys_ctrl_ins.reset_count[2]
.sym 30861 sys_ctrl_ins.reset_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 30862 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 30864 sys_ctrl_ins.reset_count[3]
.sym 30865 sys_ctrl_ins.reset_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 30866 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 30868 sys_ctrl_ins.reset_count[1]
.sym 30869 sys_ctrl_ins.reset_count[0]
.sym 30870 sys_ctrl_ins.reset_count[3]
.sym 30871 sys_ctrl_ins.reset_count[1]
.sym 30872 sys_ctrl_ins.reset_count[2]
.sym 30873 sys_ctrl_ins.reset_count[0]
.sym 30877 sys_ctrl_ins.reset_count[0]
.sym 30884 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 30885 sys_ctrl_ins.reset_cmd
.sym 30890 spi_if_ins.r_tx_byte[1]
.sym 30894 spi_if_ins.r_tx_byte[4]
.sym 30898 spi_if_ins.r_tx_byte[0]
.sym 30902 spi_if_ins.r_tx_byte[2]
.sym 30906 spi_if_ins.r_tx_byte[6]
.sym 30910 spi_if_ins.r_tx_byte[3]
.sym 30918 r_tx_data[2]
.sym 30922 r_tx_data[4]
.sym 30926 r_tx_data[1]
.sym 30933 i_ss$SB_IO_IN
.sym 30934 r_tx_data[0]
.sym 30944 i_ss$SB_IO_IN
.sym 30945 spi_if_ins.r_tx_data_valid
.sym 30958 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 30966 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 30974 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 30978 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 30988 i_ss$SB_IO_IN
.sym 30989 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D[1]
.sym 30995 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 30996 spi_if_ins.state_if[0]
.sym 30997 spi_if_ins.state_if[1]
.sym 31006 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 31007 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 31008 spi_if_ins.state_if[0]
.sym 31009 spi_if_ins.state_if[1]
.sym 31012 spi_if_ins.state_if[0]
.sym 31013 spi_if_ins.state_if[1]
.sym 31030 w_tx_data_sys[0]
.sym 31031 spi_if_ins.o_cs_SB_LUT4_I2_2_O[1]
.sym 31032 spi_if_ins.o_cs_SB_LUT4_I2_2_O[2]
.sym 31033 spi_if_ins.o_cs_SB_LUT4_I2_2_O[3]
.sym 31042 spi_if_ins.spi.r_rx_byte[1]
.sym 31050 spi_if_ins.spi.r_rx_byte[0]
.sym 31054 spi_if_ins.spi.r_rx_byte[4]
.sym 31058 spi_if_ins.spi.r_rx_byte[3]
.sym 31069 sys_ctrl_ins.reset_cmd
.sym 31070 spi_if_ins.spi.r_rx_byte[2]
.sym 31074 w_rx_data[6]
.sym 31078 w_rx_data[7]
.sym 31082 w_rx_data[5]
.sym 31086 w_rx_data[0]
.sym 31091 w_ioc[1]
.sym 31092 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R[1]
.sym 31093 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[1]
.sym 31094 w_rx_data[4]
.sym 31098 w_rx_data[3]
.sym 31104 i_button_SB_LUT4_I3_O[1]
.sym 31105 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 31107 w_ioc[0]
.sym 31108 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R[1]
.sym 31109 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R[2]
.sym 31111 i_button_SB_LUT4_I3_I2[0]
.sym 31112 spi_if_ins.o_load_cmd_SB_LUT4_I2_O[1]
.sym 31113 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 31115 spi_if_ins.o_load_cmd_SB_LUT4_I2_O[1]
.sym 31116 i_button_SB_LUT4_I3_I2[2]
.sym 31117 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 31119 w_ioc[1]
.sym 31120 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R[1]
.sym 31121 w_ioc[0]
.sym 31124 io_ctrl_ins.rx_h_b_state_SB_LUT4_I3_I2[2]
.sym 31125 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 31126 w_rx_data[1]
.sym 31130 w_rx_data[0]
.sym 31135 w_ioc[0]
.sym 31136 w_ioc[1]
.sym 31137 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R[1]
.sym 31138 w_rx_data[0]
.sym 31146 i_button_SB_LUT4_I3_I2[0]
.sym 31147 i_button_SB_LUT4_I3_I2[1]
.sym 31148 i_button_SB_LUT4_I3_I2[2]
.sym 31149 o_led0$SB_IO_OUT
.sym 31150 w_rx_data[1]
.sym 31154 w_rx_data[4]
.sym 31158 w_rx_data[3]
.sym 31162 w_rx_data[2]
.sym 31168 i_button_SB_LUT4_I3_I2[1]
.sym 31169 io_ctrl_ins.debug_mode[1]
.sym 31174 w_rx_data[1]
.sym 31185 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 31186 w_rx_data[0]
.sym 31190 w_rx_data[2]
.sym 31194 io_ctrl_ins.o_pmod[0]
.sym 31195 io_ctrl_ins.mixer_en_state
.sym 31196 w_ioc[0]
.sym 31197 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[1]
.sym 31266 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[1]
.sym 31272 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 31273 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 31274 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[3]
.sym 31278 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 31282 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[3]
.sym 31286 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[1]
.sym 31290 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 31294 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[0]
.sym 31298 rx_09_fifo.rd_addr_gray[6]
.sym 31302 rx_09_fifo.rd_addr_gray[3]
.sym 31311 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I1[2]
.sym 31312 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3[1]
.sym 31313 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3[2]
.sym 31314 rx_09_fifo.rd_addr_gray[2]
.sym 31318 rx_09_fifo.rd_addr_gray[4]
.sym 31326 rx_09_fifo.rd_addr_gray[5]
.sym 31334 rx_09_fifo.wr_addr_gray[4]
.sym 31338 rx_09_fifo.wr_addr_gray_rd[4]
.sym 31342 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[1]
.sym 31352 i_smi_a3$SB_IO_IN
.sym 31353 w_smi_data_output[5]
.sym 31354 spi_if_ins.spi.SCKr[0]
.sym 31358 i_sck$SB_IO_IN
.sym 31363 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 31367 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 31368 $PACKER_VCC_NET
.sym 31371 spi_if_ins.spi.r_tx_bit_count[2]
.sym 31372 $PACKER_VCC_NET
.sym 31373 spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 31375 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 31376 $PACKER_VCC_NET
.sym 31377 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 31379 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[0]
.sym 31380 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[1]
.sym 31381 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 31385 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 31389 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 31390 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[0]
.sym 31391 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 31392 spi_if_ins.spi.r_tx_bit_count[2]
.sym 31393 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[1]
.sym 31394 spi_if_ins.spi.r_tx_byte[2]
.sym 31395 spi_if_ins.spi.r_tx_byte[6]
.sym 31396 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 31397 spi_if_ins.spi.r_tx_bit_count[2]
.sym 31398 spi_if_ins.spi.r_tx_byte[1]
.sym 31399 spi_if_ins.spi.r_tx_byte[5]
.sym 31400 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 31401 spi_if_ins.spi.r_tx_bit_count[2]
.sym 31402 spi_if_ins.spi.r_tx_byte[3]
.sym 31403 spi_if_ins.spi.r_tx_byte[7]
.sym 31404 spi_if_ins.spi.r_tx_bit_count[2]
.sym 31405 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 31407 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 31408 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[1]
.sym 31409 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 31410 spi_if_ins.r_tx_byte[5]
.sym 31414 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 31415 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 31416 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 31417 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 31418 spi_if_ins.r_tx_byte[7]
.sym 31422 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 31423 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 31424 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 31425 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 31427 spi_if_ins.spi.r_rx_bit_count[0]
.sym 31432 spi_if_ins.spi.r_rx_bit_count[1]
.sym 31436 spi_if_ins.spi.r_rx_bit_count[2]
.sym 31437 spi_if_ins.spi.r_rx_bit_count_SB_DFFR_Q_D_SB_LUT4_O_I3[2]
.sym 31445 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 31447 spi_if_ins.spi.r_rx_bit_count[0]
.sym 31448 spi_if_ins.spi.r_rx_bit_count[2]
.sym 31449 spi_if_ins.spi.r_rx_bit_count[1]
.sym 31469 spi_if_ins.spi.r_rx_bit_count[0]
.sym 31473 o_miso_$_TBUF__Y_E
.sym 31479 spi_if_ins.spi.r_rx_bit_count[0]
.sym 31480 spi_if_ins.spi.r_rx_bit_count[2]
.sym 31481 spi_if_ins.spi.r_rx_bit_count[1]
.sym 31484 spi_if_ins.spi.r_rx_bit_count[1]
.sym 31485 spi_if_ins.spi.r_rx_bit_count[0]
.sym 31490 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 31502 i_mosi$SB_IO_IN
.sym 31514 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 31518 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 31522 i_mosi$SB_IO_IN
.sym 31526 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 31530 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 31538 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 31546 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 31554 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 31555 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 31556 spi_if_ins.state_if[0]
.sym 31557 spi_if_ins.state_if[1]
.sym 31558 w_rx_data[7]
.sym 31562 w_rx_data[4]
.sym 31566 w_rx_data[3]
.sym 31570 w_rx_data[5]
.sym 31582 w_rx_data[6]
.sym 31586 spi_if_ins.state_if_SB_DFFESR_Q_1_D[1]
.sym 31590 spi_if_ins.w_rx_data[5]
.sym 31594 spi_if_ins.w_rx_data[1]
.sym 31598 spi_if_ins.w_rx_data[6]
.sym 31602 spi_if_ins.w_rx_data[4]
.sym 31606 spi_if_ins.w_rx_data[2]
.sym 31610 spi_if_ins.w_rx_data[3]
.sym 31614 spi_if_ins.w_rx_data[0]
.sym 31620 i_button_SB_LUT4_I3_I2[2]
.sym 31621 i_config[3]$SB_IO_IN
.sym 31622 w_rx_data[7]
.sym 31626 w_rx_data[3]
.sym 31630 w_rx_data[6]
.sym 31634 w_rx_data[5]
.sym 31638 w_rx_data[0]
.sym 31642 w_rx_data[4]
.sym 31648 i_button_SB_LUT4_I3_I2[2]
.sym 31649 i_config[2]$SB_IO_IN
.sym 31650 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 31651 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 31652 io_ctrl_ins.rf_mode[0]
.sym 31653 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 31656 i_button_SB_LUT4_I3_I2[2]
.sym 31657 i_button$SB_IO_IN
.sym 31658 io_ctrl_ins.pmod_dir_state[3]
.sym 31659 i_button_SB_LUT4_I3_O[1]
.sym 31660 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_O[2]
.sym 31661 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_O[3]
.sym 31662 i_button_SB_LUT4_I3_I2[0]
.sym 31663 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 31664 i_button_SB_LUT4_I3_I2[2]
.sym 31665 i_config[1]$SB_IO_IN
.sym 31666 io_ctrl_ins.o_pmod[3]
.sym 31667 o_tr_vc2$SB_IO_OUT
.sym 31668 w_ioc[0]
.sym 31669 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[1]
.sym 31670 io_ctrl_ins.pmod_dir_state[4]
.sym 31671 i_button_SB_LUT4_I3_O[1]
.sym 31672 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I1_O[2]
.sym 31673 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I1_O[3]
.sym 31674 io_ctrl_ins.o_pmod[4]
.sym 31675 o_tr_vc1_b$SB_IO_OUT
.sym 31676 w_ioc[0]
.sym 31677 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[1]
.sym 31678 i_button_SB_LUT4_I3_I2[0]
.sym 31679 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 31680 i_button_SB_LUT4_I3_I2[2]
.sym 31681 i_config[0]$SB_IO_IN
.sym 31686 io_ctrl_ins.tr_vc_1_state_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 31687 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 31688 io_ctrl_ins.rf_pin_state[5]
.sym 31689 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 31690 io_ctrl_ins.tr_vc_1_state_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 31691 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 31692 io_ctrl_ins.rf_pin_state[4]
.sym 31693 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 31694 io_ctrl_ins.rf_pin_state[3]
.sym 31695 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 31696 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 31697 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 31700 io_ctrl_ins.rf_mode[0]
.sym 31701 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 31702 io_ctrl_ins.rf_pin_state[0]
.sym 31703 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 31704 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 31705 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 31785 r_counter[0]
.sym 31828 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 31829 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 31862 rx_09_fifo.rd_addr_gray[1]
.sym 31927 spi_if_ins.r_tx_byte[7]
.sym 31928 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 31929 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 31966 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D[1]
.sym 31972 spi_if_ins.spi.r3_rx_done
.sym 31973 spi_if_ins.spi.r2_rx_done
.sym 31986 spi_if_ins.spi.r_rx_done
.sym 31990 spi_if_ins.spi.r2_rx_done
.sym 32003 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 32004 spi_if_ins.state_if[1]
.sym 32005 spi_if_ins.state_if[0]
.sym 32019 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 32020 spi_if_ins.state_if[0]
.sym 32021 spi_if_ins.state_if[1]
.sym 32030 spi_if_ins.state_if_SB_DFFESR_Q_1_D[0]
.sym 32042 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 32043 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 32044 spi_if_ins.state_if[0]
.sym 32045 spi_if_ins.state_if[1]
.sym 32046 spi_if_ins.state_if_SB_DFFESR_Q_1_D[0]
.sym 32047 spi_if_ins.state_if_SB_DFFESR_Q_1_D[1]
.sym 32048 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 32049 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 32074 i_button_SB_LUT4_I3_O[0]
.sym 32075 i_button_SB_LUT4_I3_O[1]
.sym 32076 i_button_SB_LUT4_I3_O[2]
.sym 32077 i_button_SB_LUT4_I3_O[3]
.sym 32086 io_ctrl_ins.o_pmod[5]
.sym 32087 io_ctrl_ins.rx_h_b_state_SB_LUT4_I3_O[1]
.sym 32088 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I3_O[2]
.sym 32089 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I3_O[3]
.sym 32094 io_ctrl_ins.o_pmod[6]
.sym 32095 io_ctrl_ins.rx_h_b_state_SB_LUT4_I3_O[1]
.sym 32096 io_ctrl_ins.rx_h_b_state_SB_LUT4_I3_O[2]
.sym 32097 io_ctrl_ins.rx_h_b_state_SB_LUT4_I3_O[3]
.sym 32098 io_ctrl_ins.o_pmod[7]
.sym 32099 o_rx_h_tx_l$SB_IO_OUT
.sym 32100 w_ioc[0]
.sym 32101 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[1]
.sym 32106 i_button_SB_LUT4_I3_O[1]
.sym 32107 io_ctrl_ins.pmod_dir_state[6]
.sym 32108 io_ctrl_ins.rx_h_b_state_SB_LUT4_I3_I2[2]
.sym 32109 o_rx_h_tx_l_b$SB_IO_OUT
.sym 32112 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[1]
.sym 32113 w_ioc[0]
.sym 32118 i_button_SB_LUT4_I3_O[1]
.sym 32124 io_ctrl_ins.led0_state_SB_LUT4_I3_I0[0]
.sym 32125 i_button_SB_LUT4_I3_I2[0]
.sym 32126 i_button_SB_LUT4_I3_O[1]
.sym 32127 io_ctrl_ins.pmod_dir_state[5]
.sym 32128 io_ctrl_ins.rx_h_b_state_SB_LUT4_I3_I2[2]
.sym 32129 o_tr_vc1$SB_IO_OUT
.sym 32143 io_ctrl_ins.rf_pin_state[7]
.sym 32144 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 32145 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 32155 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 32156 io_ctrl_ins.rf_pin_state[6]
.sym 32157 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 32401 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 32472 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 32473 io_pmod[5]$SB_IO_IN
.sym 32488 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 32489 io_pmod[4]$SB_IO_IN
.sym 32526 w_rx_24_fifo_empty
.sym 32556 w_rx_24_fifo_empty
.sym 32557 io_pmod[2]$SB_IO_IN
.sym 32562 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 32586 $PACKER_GND_NET
