cocci_test_suite() {
	enum pch_ifreg{PCH_RX_IFREG, PCH_TX_IFREG,} cocci_id/* drivers/net/can/pch_can.c 98 */;
	enum pch_ifreg cocci_id/* drivers/net/can/pch_can.c 979 */;
	const struct net_device_ops cocci_id/* drivers/net/can/pch_can.c 938 */;
	netdev_tx_t cocci_id/* drivers/net/can/pch_can.c 880 */;
	enum can_mode cocci_id/* drivers/net/can/pch_can.c 815 */;
	struct net_device *cocci_id/* drivers/net/can/pch_can.c 815 */;
	const struct can_bittiming *cocci_id/* drivers/net/can/pch_can.c 775 */;
	struct napi_struct *cocci_id/* drivers/net/can/pch_can.c 726 */;
	u16 cocci_id/* drivers/net/can/pch_can.c 641 */;
	canid_t cocci_id/* drivers/net/can/pch_can.c 633 */;
	irqreturn_t cocci_id/* drivers/net/can/pch_can.c 569 */;
	void *cocci_id/* drivers/net/can/pch_can.c 569 */;
	enum can_state cocci_id/* drivers/net/can/pch_can.c 486 */;
	struct net_device_stats *cocci_id/* drivers/net/can/pch_can.c 485 */;
	struct can_frame *cocci_id/* drivers/net/can/pch_can.c 483 */;
	struct sk_buff *cocci_id/* drivers/net/can/pch_can.c 481 */;
	int cocci_id/* drivers/net/can/pch_can.c 329 */;
	struct pch_can_priv *cocci_id/* drivers/net/can/pch_can.c 327 */;
	enum pch_can_mode cocci_id/* drivers/net/can/pch_can.c 252 */;
	u32 cocci_id/* drivers/net/can/pch_can.c 197 */;
	void __iomem *cocci_id/* drivers/net/can/pch_can.c 197 */;
	void cocci_id/* drivers/net/can/pch_can.c 197 */;
	const struct pci_device_id cocci_id/* drivers/net/can/pch_can.c 186 */[];
	const struct can_bittiming_const cocci_id/* drivers/net/can/pch_can.c 174 */;
	struct pch_can_priv {
		struct can_priv can;
		struct pci_dev *dev;
		u32 tx_enable[PCH_TX_OBJ_END];
		u32 rx_enable[PCH_TX_OBJ_END];
		u32 rx_link[PCH_TX_OBJ_END];
		u32 int_enables;
		struct net_device *ndev;
		struct pch_can_regs __iomem *regs;
		struct napi_struct napi;
		int tx_obj;
		int use_msi;
	} cocci_id/* drivers/net/can/pch_can.c 160 */;
	struct pch_can_regs {
		u32 cont;
		u32 stat;
		u32 errc;
		u32 bitt;
		u32 intr;
		u32 opt;
		u32 brpe;
		u32 reserve;
		struct pch_can_if_regs ifregs[2];
		u32 reserve1[8];
		u32 treq1;
		u32 treq2;
		u32 reserve2[6];
		u32 data1;
		u32 data2;
		u32 reserve3[6];
		u32 canipend1;
		u32 canipend2;
		u32 reserve4[6];
		u32 canmval1;
		u32 canmval2;
		u32 reserve5[37];
		u32 srst;
	} cocci_id/* drivers/net/can/pch_can.c 134 */;
	struct pci_driver cocci_id/* drivers/net/can/pch_can.c 1255 */;
	struct pch_can_if_regs {
		u32 creq;
		u32 cmask;
		u32 mask1;
		u32 mask2;
		u32 id1;
		u32 id2;
		u32 mcont;
		u32 data[4];
		u32 rsv[13];
	} cocci_id/* drivers/net/can/pch_can.c 122 */;
	struct pch_can_priv cocci_id/* drivers/net/can/pch_can.c 1195 */;
	const struct pci_device_id *cocci_id/* drivers/net/can/pch_can.c 1169 */;
	struct pci_dev *cocci_id/* drivers/net/can/pch_can.c 1168 */;
	struct can_berr_counter *cocci_id/* drivers/net/can/pch_can.c 1157 */;
	const struct net_device *cocci_id/* drivers/net/can/pch_can.c 1156 */;
	enum pch_can_mode{PCH_CAN_ENABLE, PCH_CAN_DISABLE, PCH_CAN_ALL, PCH_CAN_NONE, PCH_CAN_STOP, PCH_CAN_RUN,} cocci_id/* drivers/net/can/pch_can.c 113 */;
	pm_message_t cocci_id/* drivers/net/can/pch_can.c 1036 */;
	enum pch_can_err{PCH_STUF_ERR=1, PCH_FORM_ERR, PCH_ACK_ERR, PCH_BIT1_ERR, PCH_BIT0_ERR, PCH_CRC_ERR, PCH_LEC_ALL,} cocci_id/* drivers/net/can/pch_can.c 103 */;
}
