{'out': {'CDeps': [[[], ['reset']],
                   [[], ['reset'], ['load'], ['amount']],
                   [[], ['reset'], ['load']]],
         'CLines': [[None, '11:C'],
                    [None, '11:C', '14:C', '17:C'],
                    [None, '11:C', '14:C']],
         'Clocked': True,
         'DDeps': [[], ['data'], ['data']],
         'DLines': ['12:D', '19:D', '15:D'],
         'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f036a0ce290>,
                         <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f036a126f50>,
                         <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f036a131050>]}}
