Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.3.1 (win64) Build 1056140 Thu Oct 30 17:03:40 MDT 2014
| Date         : Thu Dec 19 23:47:49 2019
| Host         : DESKTOP-1FKOVIF running 64-bit major release  (build 9200)
| Command      : report_clock_utilization -file TopLevel_clock_utilization_placed.rpt
| Design       : TopLevel
| Device       : xc7a100t
--------------------------------------------------------------------------------------

Clock Utilization Report

Table of Contents
-----------------
1. Clock Primitive Utilization
2. Details of Global Clocks
3. Details of Regional Clocks
4. Details of Multi-Regional Clocks
5. Details of I/O Clocks
6. Details of Local Clocks
7. Clock Regions : Key Resource Utilization
8. Net wise resources used in clock region X0Y1
9. Net wise resources used in clock region X1Y1
10. Net wise resources used in clock region X0Y2
11. Net wise resources used in clock region X1Y2
12. Net wise resources used in clock region X0Y3
13. Net wise resources used in clock region X1Y3

1. Clock Primitive Utilization
------------------------------

+-------+------+-----------+-----------+
| Type  | Used | Available | Num Fixed |
+-------+------+-----------+-----------+
| BUFG  |   12 |        32 |         0 |
| BUFH  |    0 |        96 |         0 |
| BUFIO |    0 |        24 |         0 |
| MMCM  |    2 |         6 |         0 |
| PLL   |    0 |         6 |         0 |
| BUFR  |    0 |        24 |         0 |
| BUFMR |    0 |        12 |         0 |
+-------+------+-----------+-----------+


2. Details of Global Clocks
---------------------------

+-------+-----------------------------------------+-----------------------------------------+---------------+-------+---------------+-----------+
|       |                                         |                                         |   Num Loads   |       |               |           |
+-------+-----------------------------------------+-----------------------------------------+-------+-------+-------+---------------+-----------+
| Index | BUFG Cell                               | Net Name                                |  BELs | Sites | Fixed | MaxDelay (ns) | Skew (ns) |
+-------+-----------------------------------------+-----------------------------------------+-------+-------+-------+---------------+-----------+
|     1 | ClockManager_0/MMCM_0/BUFG_CLK_FB_0     | ClockManager_0/MMCM_0/n_0_BUFG_CLK_FB_0 |     1 |     1 |    no |         1.598 |     0.080 |
|     2 | ClockManager_0/BUFG_AD9220_CLK_OUT      | ClockManager_0/EASIROC2_ADC_CLK_LG_OBUF |     4 |     4 |    no |         2.404 |     0.139 |
|     3 | ClockManager_0/BUFG_AD9220_CLK          | ClockManager_0/AD9220_CLK               |    34 |    14 |    no |         1.559 |     0.192 |
|     4 | ClockManager_0/MMCM_0/BUFG_CLK_66M      | ClockManager_0/MMCM_0/CLK               |    86 |    28 |    no |         2.079 |     0.689 |
|     5 | ClockManager_0/MMCM_0/BUFG_CLK_500M     | ClockManager_0/MMCM_0/FAST_CLK          |    91 |    32 |    no |         1.873 |     0.487 |
|     6 | ClockManager_0/MMCM_0/BUFG_CLK_250M_180 | ClockManager_0/MMCM_0/CLK_180           |   129 |    74 |    no |         1.687 |     0.346 |
|     7 | ClockManager_0/MMCM_0/BUFG_CLK_250M_270 | ClockManager_0/MMCM_0/CLK_270           |   129 |    86 |    no |         1.730 |     0.388 |
|     8 | ClockManager_0/MMCM_0/BUFG_CLK_250M_90  | ClockManager_0/MMCM_0/CLK_90            |   129 |    73 |    no |         1.693 |     0.352 |
|     9 | ClockManager_0/MMCM_0/BUFG_CLK_6M       | ClockManager_0/MMCM_0/I                 |   339 |   167 |    no |         2.065 |     0.745 |
|    10 | ClockManager_0/MMCM_0/BUFG_CLK_250M_0   | ClockManager_0/MMCM_0/CLK_0             |  1548 |   417 |    no |         1.723 |     0.382 |
|    11 | ClockManager_0/MMCM_0/BUFG_CLK_25M      | ClockManager_0/MMCM_0/SCK_DAC_OBUF      |  4836 |  1461 |    no |         2.423 |     1.112 |
|    12 | ClockManager_0/MMCM_0/BUFG_CLK_125M     | ClockManager_0/MMCM_0/SCALER_CLK        | 19883 |  4080 |    no |         1.734 |     0.413 |
+-------+-----------------------------------------+-----------------------------------------+-------+-------+-------+---------------+-----------+


+-------+------------------------------+-----------------------------------+--------------+-------+---------------+-----------+
|       |                              |                                   |   Num Loads  |       |               |           |
+-------+------------------------------+-----------------------------------+------+-------+-------+---------------+-----------+
| Index | MMCM Cell                    | Net Name                          | BELs | Sites | Fixed | MaxDelay (ns) | Skew (ns) |
+-------+------------------------------+-----------------------------------+------+-------+-------+---------------+-----------+
|     1 | ClockManager_0/MMCM_0/MMCM_1 | ClockManager_0/MMCM_0/CLKFBIN     |    1 |     1 |    no |         0.012 |     0.001 |
|     2 | ClockManager_0/MMCM_0/MMCM_0 | ClockManager_0/MMCM_0/CLKIN1      |    1 |     1 |    no |         0.903 |     0.045 |
|     3 | ClockManager_0/MMCM_0/MMCM_0 | ClockManager_0/MMCM_0/I_0         |    1 |     1 |    no |         1.507 |     0.075 |
|     4 | ClockManager_0/MMCM_0/MMCM_0 | ClockManager_0/MMCM_0/n_10_MMCM_0 |    1 |     1 |    no |         1.507 |     0.075 |
|     5 | ClockManager_0/MMCM_0/MMCM_0 | ClockManager_0/MMCM_0/n_11_MMCM_0 |    1 |     1 |    no |         1.507 |     0.075 |
|     6 | ClockManager_0/MMCM_0/MMCM_0 | ClockManager_0/MMCM_0/n_12_MMCM_0 |    1 |     1 |    no |         1.507 |     0.075 |
|     7 | ClockManager_0/MMCM_0/MMCM_1 | ClockManager_0/MMCM_0/n_2_MMCM_1  |    1 |     1 |    no |         1.441 |     0.072 |
|     8 | ClockManager_0/MMCM_0/MMCM_0 | ClockManager_0/MMCM_0/n_4_MMCM_0  |    1 |     1 |    no |         1.507 |     0.075 |
|     9 | ClockManager_0/MMCM_0/MMCM_1 | ClockManager_0/MMCM_0/n_4_MMCM_1  |    1 |     1 |    no |         1.441 |     0.072 |
|    10 | ClockManager_0/MMCM_0/MMCM_0 | ClockManager_0/MMCM_0/n_6_MMCM_0  |    1 |     1 |    no |         1.507 |     0.075 |
|    11 | ClockManager_0/MMCM_0/MMCM_1 | ClockManager_0/MMCM_0/n_6_MMCM_1  |    1 |     1 |    no |         1.441 |     0.072 |
|    12 | ClockManager_0/MMCM_0/MMCM_0 | ClockManager_0/MMCM_0/n_8_MMCM_0  |    1 |     1 |    no |         1.507 |     0.075 |
+-------+------------------------------+-----------------------------------+------+-------+-------+---------------+-----------+


3. Details of Regional Clocks
-----------------------------

4. Details of Multi-Regional Clocks
-----------------------------------

5. Details of I/O Clocks
------------------------

6. Details of Local Clocks
--------------------------

+-------+----------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+--------------+-------+---------------+-----------+
|       |                                                                                        |                                                                                            |   Num Loads  |       |               |           |
+-------+----------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+------+-------+-------+---------------+-----------+
| Index | Local Clk Src                                                                          | Net Name                                                                                   | BELs | Sites | Fixed | MaxDelay (ns) | Skew (ns) |
+-------+----------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+------+-------+-------+---------------+-----------+
|     1 | TriggerManager_0/Hold_Delayer/trigger_s_reg_i_2__64                                    | TriggerManager_0/Hold_Delayer/n_0_trigger_s_reg_i_2__64                                    |    1 |     1 |    no |         0.472 |     0.038 |
|     2 | TriggerManager_0/L1_Delayer/trigger_s_reg_i_2__65                                      | TriggerManager_0/L1_Delayer/n_0_trigger_s_reg_i_2__65                                      |    1 |     1 |    no |         0.688 |     0.054 |
|     3 | TriggerManager_0/Trigger_Delayer/trigger_s_reg_i_2__63                                 | TriggerManager_0/Trigger_Delayer/n_0_trigger_s_reg_i_2__63                                 |    1 |     1 |    no |         0.639 |     0.046 |
|     4 | TriggerManager_0/L1_tmp_reg_i_2                                                        | TriggerManager_0/n_0_L1_tmp_reg_i_2                                                        |    3 |     1 |    no |         0.667 |     0.071 |
|     5 | TriggerWidth_0/WidthAdjuster_GENERATE[0].Width_Adjuster_0/state_reg[0]                 | TriggerWidth_0/WidthAdjuster_GENERATE[0].Width_Adjuster_0/state[0]                         |    4 |     2 |    no |         0.689 |     0.240 |
|     6 | TriggerWidth_0/WidthAdjuster_GENERATE[0].Width_Adjuster_1/state_reg[0]                 | TriggerWidth_0/WidthAdjuster_GENERATE[0].Width_Adjuster_1/state[0]                         |    4 |     2 |    no |         0.543 |     0.209 |
|     7 | TriggerWidth_0/WidthAdjuster_GENERATE[10].Width_Adjuster_0/state_reg[0]                | TriggerWidth_0/WidthAdjuster_GENERATE[10].Width_Adjuster_0/state[0]                        |    4 |     2 |    no |         0.654 |     0.320 |
|     8 | TriggerWidth_0/WidthAdjuster_GENERATE[10].Width_Adjuster_1/state_reg[0]                | TriggerWidth_0/WidthAdjuster_GENERATE[10].Width_Adjuster_1/state[0]                        |    4 |     4 |    no |         0.770 |     0.436 |
|     9 | TriggerWidth_0/WidthAdjuster_GENERATE[11].Width_Adjuster_0/state_reg[0]                | TriggerWidth_0/WidthAdjuster_GENERATE[11].Width_Adjuster_0/state[0]                        |    4 |     2 |    no |         0.543 |     0.209 |
|    10 | TriggerWidth_0/WidthAdjuster_GENERATE[11].Width_Adjuster_1/state_reg[0]                | TriggerWidth_0/WidthAdjuster_GENERATE[11].Width_Adjuster_1/state[0]                        |    4 |     3 |    no |         0.789 |     0.475 |
|    11 | TriggerWidth_0/WidthAdjuster_GENERATE[12].Width_Adjuster_0/state_reg[0]                | TriggerWidth_0/WidthAdjuster_GENERATE[12].Width_Adjuster_0/state[0]                        |    4 |     3 |    no |         0.658 |     0.344 |
|    12 | TriggerWidth_0/WidthAdjuster_GENERATE[12].Width_Adjuster_1/state_reg[0]                | TriggerWidth_0/WidthAdjuster_GENERATE[12].Width_Adjuster_1/state[0]                        |    4 |     3 |    no |         0.800 |     0.466 |
|    13 | TriggerWidth_0/WidthAdjuster_GENERATE[13].Width_Adjuster_0/state_reg[0]                | TriggerWidth_0/WidthAdjuster_GENERATE[13].Width_Adjuster_0/state[0]                        |    4 |     2 |    no |         0.550 |     0.237 |
|    14 | TriggerWidth_0/WidthAdjuster_GENERATE[13].Width_Adjuster_1/state_reg[0]                | TriggerWidth_0/WidthAdjuster_GENERATE[13].Width_Adjuster_1/state[0]                        |    4 |     3 |    no |         0.688 |     0.354 |
|    15 | TriggerWidth_0/WidthAdjuster_GENERATE[14].Width_Adjuster_0/state_reg[0]                | TriggerWidth_0/WidthAdjuster_GENERATE[14].Width_Adjuster_0/state[0]                        |    4 |     3 |    no |         0.692 |     0.358 |
|    16 | TriggerWidth_0/WidthAdjuster_GENERATE[14].Width_Adjuster_1/state_reg[0]                | TriggerWidth_0/WidthAdjuster_GENERATE[14].Width_Adjuster_1/state[0]                        |    4 |     3 |    no |         0.807 |     0.473 |
|    17 | TriggerWidth_0/WidthAdjuster_GENERATE[15].Width_Adjuster_0/state_reg[0]                | TriggerWidth_0/WidthAdjuster_GENERATE[15].Width_Adjuster_0/state[0]                        |    4 |     2 |    no |         0.545 |     0.231 |
|    18 | TriggerWidth_0/WidthAdjuster_GENERATE[15].Width_Adjuster_1/state_reg[0]                | TriggerWidth_0/WidthAdjuster_GENERATE[15].Width_Adjuster_1/state[0]                        |    4 |     3 |    no |         0.654 |     0.206 |
|    19 | TriggerWidth_0/WidthAdjuster_GENERATE[16].Width_Adjuster_0/state_reg[0]                | TriggerWidth_0/WidthAdjuster_GENERATE[16].Width_Adjuster_0/state[0]                        |    4 |     3 |    no |         0.766 |     0.318 |
|    20 | TriggerWidth_0/WidthAdjuster_GENERATE[16].Width_Adjuster_1/state_reg[0]                | TriggerWidth_0/WidthAdjuster_GENERATE[16].Width_Adjuster_1/state[0]                        |    4 |     3 |    no |         0.779 |     0.432 |
|    21 | TriggerWidth_0/WidthAdjuster_GENERATE[17].Width_Adjuster_0/state_reg[0]                | TriggerWidth_0/WidthAdjuster_GENERATE[17].Width_Adjuster_0/state[0]                        |    4 |     3 |    no |         0.668 |     0.354 |
|    22 | TriggerWidth_0/WidthAdjuster_GENERATE[17].Width_Adjuster_1/state_reg[0]                | TriggerWidth_0/WidthAdjuster_GENERATE[17].Width_Adjuster_1/state[0]                        |    4 |     3 |    no |         0.673 |     0.359 |
|    23 | TriggerWidth_0/WidthAdjuster_GENERATE[18].Width_Adjuster_0/state_reg[0]                | TriggerWidth_0/WidthAdjuster_GENERATE[18].Width_Adjuster_0/state[0]                        |    4 |     3 |    no |         0.784 |     0.470 |
|    24 | TriggerWidth_0/WidthAdjuster_GENERATE[18].Width_Adjuster_1/state_reg[0]                | TriggerWidth_0/WidthAdjuster_GENERATE[18].Width_Adjuster_1/state[0]                        |    4 |     3 |    no |         0.770 |     0.457 |
|    25 | TriggerWidth_0/WidthAdjuster_GENERATE[19].Width_Adjuster_0/state_reg[0]                | TriggerWidth_0/WidthAdjuster_GENERATE[19].Width_Adjuster_0/state[0]                        |    4 |     3 |    no |         0.799 |     0.465 |
|    26 | TriggerWidth_0/WidthAdjuster_GENERATE[19].Width_Adjuster_1/state_reg[0]                | TriggerWidth_0/WidthAdjuster_GENERATE[19].Width_Adjuster_1/state[0]                        |    4 |     3 |    no |         0.654 |     0.320 |
|    27 | TriggerWidth_0/WidthAdjuster_GENERATE[1].Width_Adjuster_0/state_reg[0]                 | TriggerWidth_0/WidthAdjuster_GENERATE[1].Width_Adjuster_0/state[0]                         |    4 |     3 |    no |         0.769 |     0.433 |
|    28 | TriggerWidth_0/WidthAdjuster_GENERATE[1].Width_Adjuster_1/state_reg[0]                 | TriggerWidth_0/WidthAdjuster_GENERATE[1].Width_Adjuster_1/state[0]                         |    4 |     3 |    no |         0.686 |     0.352 |
|    29 | TriggerWidth_0/WidthAdjuster_GENERATE[20].Width_Adjuster_0/state_reg[0]                | TriggerWidth_0/WidthAdjuster_GENERATE[20].Width_Adjuster_0/state[0]                        |    4 |     3 |    no |         0.857 |     0.543 |
|    30 | TriggerWidth_0/WidthAdjuster_GENERATE[20].Width_Adjuster_1/state_reg[0]                | TriggerWidth_0/WidthAdjuster_GENERATE[20].Width_Adjuster_1/state[0]                        |    4 |     3 |    no |         0.807 |     0.471 |
|    31 | TriggerWidth_0/WidthAdjuster_GENERATE[21].Width_Adjuster_0/state_reg[0]                | TriggerWidth_0/WidthAdjuster_GENERATE[21].Width_Adjuster_0/state[0]                        |    4 |     3 |    no |         0.805 |     0.371 |
|    32 | TriggerWidth_0/WidthAdjuster_GENERATE[21].Width_Adjuster_1/state_reg[0]                | TriggerWidth_0/WidthAdjuster_GENERATE[21].Width_Adjuster_1/state[0]                        |    4 |     3 |    no |         0.802 |     0.466 |
|    33 | TriggerWidth_0/WidthAdjuster_GENERATE[22].Width_Adjuster_0/state_reg[0]                | TriggerWidth_0/WidthAdjuster_GENERATE[22].Width_Adjuster_0/state[0]                        |    4 |     3 |    no |         0.774 |     0.340 |
|    34 | TriggerWidth_0/WidthAdjuster_GENERATE[22].Width_Adjuster_1/state_reg[0]                | TriggerWidth_0/WidthAdjuster_GENERATE[22].Width_Adjuster_1/state[0]                        |    4 |     3 |    no |         0.656 |     0.342 |
|    35 | TriggerWidth_0/WidthAdjuster_GENERATE[23].Width_Adjuster_0/state_reg[0]                | TriggerWidth_0/WidthAdjuster_GENERATE[23].Width_Adjuster_0/state[0]                        |    4 |     3 |    no |         0.762 |     0.448 |
|    36 | TriggerWidth_0/WidthAdjuster_GENERATE[23].Width_Adjuster_1/state_reg[0]                | TriggerWidth_0/WidthAdjuster_GENERATE[23].Width_Adjuster_1/state[0]                        |    4 |     3 |    no |         0.762 |     0.328 |
|    37 | TriggerWidth_0/WidthAdjuster_GENERATE[24].Width_Adjuster_0/state_reg[0]                | TriggerWidth_0/WidthAdjuster_GENERATE[24].Width_Adjuster_0/state[0]                        |    4 |     3 |    no |         0.668 |     0.334 |
|    38 | TriggerWidth_0/WidthAdjuster_GENERATE[24].Width_Adjuster_1/state_reg[0]                | TriggerWidth_0/WidthAdjuster_GENERATE[24].Width_Adjuster_1/state[0]                        |    4 |     3 |    no |         0.692 |     0.346 |
|    39 | TriggerWidth_0/WidthAdjuster_GENERATE[25].Width_Adjuster_0/state_reg[0]                | TriggerWidth_0/WidthAdjuster_GENERATE[25].Width_Adjuster_0/state[0]                        |    4 |     3 |    no |         0.654 |     0.206 |
|    40 | TriggerWidth_0/WidthAdjuster_GENERATE[25].Width_Adjuster_1/state_reg[0]                | TriggerWidth_0/WidthAdjuster_GENERATE[25].Width_Adjuster_1/state[0]                        |    4 |     3 |    no |         0.692 |     0.358 |
|    41 | TriggerWidth_0/WidthAdjuster_GENERATE[26].Width_Adjuster_0/state_reg[0]                | TriggerWidth_0/WidthAdjuster_GENERATE[26].Width_Adjuster_0/state[0]                        |    4 |     2 |    no |         0.545 |     0.211 |
|    42 | TriggerWidth_0/WidthAdjuster_GENERATE[26].Width_Adjuster_1/state_reg[0]                | TriggerWidth_0/WidthAdjuster_GENERATE[26].Width_Adjuster_1/state[0]                        |    4 |     3 |    no |         0.690 |     0.376 |
|    43 | TriggerWidth_0/WidthAdjuster_GENERATE[27].Width_Adjuster_0/state_reg[0]                | TriggerWidth_0/WidthAdjuster_GENERATE[27].Width_Adjuster_0/state[0]                        |    4 |     2 |    no |         0.810 |     0.465 |
|    44 | TriggerWidth_0/WidthAdjuster_GENERATE[27].Width_Adjuster_1/state_reg[0]                | TriggerWidth_0/WidthAdjuster_GENERATE[27].Width_Adjuster_1/state[0]                        |    4 |     3 |    no |         0.662 |     0.328 |
|    45 | TriggerWidth_0/WidthAdjuster_GENERATE[28].Width_Adjuster_0/state_reg[0]                | TriggerWidth_0/WidthAdjuster_GENERATE[28].Width_Adjuster_0/state[0]                        |    4 |     3 |    no |         0.654 |     0.279 |
|    46 | TriggerWidth_0/WidthAdjuster_GENERATE[28].Width_Adjuster_1/state_reg[0]                | TriggerWidth_0/WidthAdjuster_GENERATE[28].Width_Adjuster_1/state[0]                        |    4 |     2 |    no |         0.789 |     0.340 |
|    47 | TriggerWidth_0/WidthAdjuster_GENERATE[29].Width_Adjuster_0/state_reg[0]                | TriggerWidth_0/WidthAdjuster_GENERATE[29].Width_Adjuster_0/state[0]                        |    4 |     3 |    no |         0.782 |     0.417 |
|    48 | TriggerWidth_0/WidthAdjuster_GENERATE[29].Width_Adjuster_1/state_reg[0]                | TriggerWidth_0/WidthAdjuster_GENERATE[29].Width_Adjuster_1/state[0]                        |    4 |     3 |    no |         0.800 |     0.453 |
|    49 | TriggerWidth_0/WidthAdjuster_GENERATE[2].Width_Adjuster_0/state_reg[0]                 | TriggerWidth_0/WidthAdjuster_GENERATE[2].Width_Adjuster_0/state[0]                         |    4 |     3 |    no |         0.543 |     0.209 |
|    50 | TriggerWidth_0/WidthAdjuster_GENERATE[2].Width_Adjuster_1/state_reg[0]                 | TriggerWidth_0/WidthAdjuster_GENERATE[2].Width_Adjuster_1/state[0]                         |    4 |     3 |    no |         0.670 |     0.325 |
|    51 | TriggerWidth_0/WidthAdjuster_GENERATE[30].Width_Adjuster_0/state_reg[0]                | TriggerWidth_0/WidthAdjuster_GENERATE[30].Width_Adjuster_0/state[0]                        |    4 |     2 |    no |         0.543 |     0.209 |
|    52 | TriggerWidth_0/WidthAdjuster_GENERATE[30].Width_Adjuster_1/state_reg[0]                | TriggerWidth_0/WidthAdjuster_GENERATE[30].Width_Adjuster_1/state[0]                        |    4 |     3 |    no |         0.654 |     0.220 |
|    53 | TriggerWidth_0/WidthAdjuster_GENERATE[31].Width_Adjuster_0/state_reg[0]                | TriggerWidth_0/WidthAdjuster_GENERATE[31].Width_Adjuster_0/state[0]                        |    4 |     3 |    no |         0.659 |     0.325 |
|    54 | TriggerWidth_0/WidthAdjuster_GENERATE[31].Width_Adjuster_1/state_reg[0]                | TriggerWidth_0/WidthAdjuster_GENERATE[31].Width_Adjuster_1/state[0]                        |    4 |     4 |    no |         0.779 |     0.479 |
|    55 | TriggerWidth_0/WidthAdjuster_GENERATE[3].Width_Adjuster_0/state_reg[0]                 | TriggerWidth_0/WidthAdjuster_GENERATE[3].Width_Adjuster_0/state[0]                         |    4 |     3 |    no |         0.693 |     0.359 |
|    56 | TriggerWidth_0/WidthAdjuster_GENERATE[3].Width_Adjuster_1/state_reg[0]                 | TriggerWidth_0/WidthAdjuster_GENERATE[3].Width_Adjuster_1/state[0]                         |    4 |     3 |    no |         0.804 |     0.470 |
|    57 | TriggerWidth_0/WidthAdjuster_GENERATE[4].Width_Adjuster_0/state_reg[0]                 | TriggerWidth_0/WidthAdjuster_GENERATE[4].Width_Adjuster_0/state[0]                         |    4 |     3 |    no |         0.776 |     0.462 |
|    58 | TriggerWidth_0/WidthAdjuster_GENERATE[4].Width_Adjuster_1/state_reg[0]                 | TriggerWidth_0/WidthAdjuster_GENERATE[4].Width_Adjuster_1/state[0]                         |    4 |     4 |    no |         0.943 |     0.643 |
|    59 | TriggerWidth_0/WidthAdjuster_GENERATE[5].Width_Adjuster_0/state_reg[0]                 | TriggerWidth_0/WidthAdjuster_GENERATE[5].Width_Adjuster_0/state[0]                         |    4 |     3 |    no |         0.801 |     0.367 |
|    60 | TriggerWidth_0/WidthAdjuster_GENERATE[5].Width_Adjuster_1/state_reg[0]                 | TriggerWidth_0/WidthAdjuster_GENERATE[5].Width_Adjuster_1/state[0]                         |    4 |     3 |    no |         0.770 |     0.438 |
|    61 | TriggerWidth_0/WidthAdjuster_GENERATE[6].Width_Adjuster_0/state_reg[0]                 | TriggerWidth_0/WidthAdjuster_GENERATE[6].Width_Adjuster_0/state[0]                         |    4 |     3 |    no |         0.670 |     0.236 |
|    62 | TriggerWidth_0/WidthAdjuster_GENERATE[6].Width_Adjuster_1/state_reg[0]                 | TriggerWidth_0/WidthAdjuster_GENERATE[6].Width_Adjuster_1/state[0]                         |    4 |     3 |    no |         0.654 |     0.320 |
|    63 | TriggerWidth_0/WidthAdjuster_GENERATE[7].Width_Adjuster_0/state_reg[0]                 | TriggerWidth_0/WidthAdjuster_GENERATE[7].Width_Adjuster_0/state[0]                         |    4 |     2 |    no |         0.686 |     0.252 |
|    64 | TriggerWidth_0/WidthAdjuster_GENERATE[7].Width_Adjuster_1/state_reg[0]                 | TriggerWidth_0/WidthAdjuster_GENERATE[7].Width_Adjuster_1/state[0]                         |    4 |     3 |    no |         0.885 |     0.436 |
|    65 | TriggerWidth_0/WidthAdjuster_GENERATE[8].Width_Adjuster_0/state_reg[0]                 | TriggerWidth_0/WidthAdjuster_GENERATE[8].Width_Adjuster_0/state[0]                         |    4 |     3 |    no |         0.692 |     0.258 |
|    66 | TriggerWidth_0/WidthAdjuster_GENERATE[8].Width_Adjuster_1/state_reg[0]                 | TriggerWidth_0/WidthAdjuster_GENERATE[8].Width_Adjuster_1/state[0]                         |    4 |     3 |    no |         0.963 |     0.629 |
|    67 | TriggerWidth_0/WidthAdjuster_GENERATE[9].Width_Adjuster_0/state_reg[0]                 | TriggerWidth_0/WidthAdjuster_GENERATE[9].Width_Adjuster_0/state[0]                         |    4 |     3 |    no |         0.657 |     0.344 |
|    68 | TriggerWidth_0/WidthAdjuster_GENERATE[9].Width_Adjuster_1/state_reg[0]                 | TriggerWidth_0/WidthAdjuster_GENERATE[9].Width_Adjuster_1/state[0]                         |    4 |     3 |    no |         0.774 |     0.460 |
|    69 | TriggerWidth_0/WidthAdjuster_GENERATE[0].Width_Adjuster_0/counter_next_reg[7]_i_2__2   | TriggerWidth_0/WidthAdjuster_GENERATE[0].Width_Adjuster_0/n_0_counter_next_reg[7]_i_2__2   |    8 |     2 |    no |         0.825 |     0.113 |
|    70 | TriggerWidth_0/WidthAdjuster_GENERATE[0].Width_Adjuster_1/counter_next_reg[7]_i_2__3   | TriggerWidth_0/WidthAdjuster_GENERATE[0].Width_Adjuster_1/n_0_counter_next_reg[7]_i_2__3   |    8 |     4 |    no |         0.825 |     0.227 |
|    71 | TriggerWidth_0/WidthAdjuster_GENERATE[10].Width_Adjuster_0/counter_next_reg[7]_i_2__22 | TriggerWidth_0/WidthAdjuster_GENERATE[10].Width_Adjuster_0/n_0_counter_next_reg[7]_i_2__22 |    8 |     3 |    no |         0.789 |     0.266 |
|    72 | TriggerWidth_0/WidthAdjuster_GENERATE[10].Width_Adjuster_1/counter_next_reg[7]_i_2__23 | TriggerWidth_0/WidthAdjuster_GENERATE[10].Width_Adjuster_1/n_0_counter_next_reg[7]_i_2__23 |    8 |     2 |    no |         0.559 |     0.065 |
|    73 | TriggerWidth_0/WidthAdjuster_GENERATE[11].Width_Adjuster_0/counter_next_reg[7]_i_2__24 | TriggerWidth_0/WidthAdjuster_GENERATE[11].Width_Adjuster_0/n_0_counter_next_reg[7]_i_2__24 |    8 |     3 |    no |         0.759 |     0.265 |
|    74 | TriggerWidth_0/WidthAdjuster_GENERATE[11].Width_Adjuster_1/counter_next_reg[7]_i_2__25 | TriggerWidth_0/WidthAdjuster_GENERATE[11].Width_Adjuster_1/n_0_counter_next_reg[7]_i_2__25 |    8 |     4 |    no |         0.936 |     0.305 |
|    75 | TriggerWidth_0/WidthAdjuster_GENERATE[12].Width_Adjuster_0/counter_next_reg[7]_i_2__26 | TriggerWidth_0/WidthAdjuster_GENERATE[12].Width_Adjuster_0/n_0_counter_next_reg[7]_i_2__26 |    8 |     2 |    no |         0.924 |     0.182 |
|    76 | TriggerWidth_0/WidthAdjuster_GENERATE[12].Width_Adjuster_1/counter_next_reg[7]_i_2__27 | TriggerWidth_0/WidthAdjuster_GENERATE[12].Width_Adjuster_1/n_0_counter_next_reg[7]_i_2__27 |    8 |     2 |    no |         0.784 |     0.100 |
|    77 | TriggerWidth_0/WidthAdjuster_GENERATE[13].Width_Adjuster_0/counter_next_reg[7]_i_2__28 | TriggerWidth_0/WidthAdjuster_GENERATE[13].Width_Adjuster_0/n_0_counter_next_reg[7]_i_2__28 |    8 |     3 |    no |         0.842 |     0.208 |
|    78 | TriggerWidth_0/WidthAdjuster_GENERATE[13].Width_Adjuster_1/counter_next_reg[7]_i_2__29 | TriggerWidth_0/WidthAdjuster_GENERATE[13].Width_Adjuster_1/n_0_counter_next_reg[7]_i_2__29 |    8 |     2 |    no |         0.705 |     0.213 |
|    79 | TriggerWidth_0/WidthAdjuster_GENERATE[14].Width_Adjuster_0/counter_next_reg[7]_i_2__30 | TriggerWidth_0/WidthAdjuster_GENERATE[14].Width_Adjuster_0/n_0_counter_next_reg[7]_i_2__30 |    8 |     2 |    no |         0.807 |     0.206 |
|    80 | TriggerWidth_0/WidthAdjuster_GENERATE[14].Width_Adjuster_1/counter_next_reg[7]_i_2__31 | TriggerWidth_0/WidthAdjuster_GENERATE[14].Width_Adjuster_1/n_0_counter_next_reg[7]_i_2__31 |    8 |     3 |    no |         0.669 |     0.103 |
|    81 | TriggerWidth_0/WidthAdjuster_GENERATE[15].Width_Adjuster_0/counter_next_reg[7]_i_2__32 | TriggerWidth_0/WidthAdjuster_GENERATE[15].Width_Adjuster_0/n_0_counter_next_reg[7]_i_2__32 |    8 |     2 |    no |         0.804 |     0.206 |
|    82 | TriggerWidth_0/WidthAdjuster_GENERATE[15].Width_Adjuster_1/counter_next_reg[7]_i_2__33 | TriggerWidth_0/WidthAdjuster_GENERATE[15].Width_Adjuster_1/n_0_counter_next_reg[7]_i_2__33 |    8 |     3 |    no |         0.679 |     0.083 |
|    83 | TriggerWidth_0/WidthAdjuster_GENERATE[16].Width_Adjuster_0/counter_next_reg[7]_i_2__34 | TriggerWidth_0/WidthAdjuster_GENERATE[16].Width_Adjuster_0/n_0_counter_next_reg[7]_i_2__34 |    8 |     2 |    no |         0.559 |     0.065 |
|    84 | TriggerWidth_0/WidthAdjuster_GENERATE[16].Width_Adjuster_1/counter_next_reg[7]_i_2__35 | TriggerWidth_0/WidthAdjuster_GENERATE[16].Width_Adjuster_1/n_0_counter_next_reg[7]_i_2__35 |    8 |     3 |    no |         0.878 |     0.272 |
|    85 | TriggerWidth_0/WidthAdjuster_GENERATE[17].Width_Adjuster_0/counter_next_reg[7]_i_2__36 | TriggerWidth_0/WidthAdjuster_GENERATE[17].Width_Adjuster_0/n_0_counter_next_reg[7]_i_2__36 |    8 |     4 |    no |         0.807 |     0.183 |
|    86 | TriggerWidth_0/WidthAdjuster_GENERATE[17].Width_Adjuster_1/counter_next_reg[7]_i_2__37 | TriggerWidth_0/WidthAdjuster_GENERATE[17].Width_Adjuster_1/n_0_counter_next_reg[7]_i_2__37 |    8 |     3 |    no |         0.842 |     0.218 |
|    87 | TriggerWidth_0/WidthAdjuster_GENERATE[18].Width_Adjuster_0/counter_next_reg[7]_i_2__38 | TriggerWidth_0/WidthAdjuster_GENERATE[18].Width_Adjuster_0/n_0_counter_next_reg[7]_i_2__38 |    8 |     3 |    no |         0.785 |     0.162 |
|    88 | TriggerWidth_0/WidthAdjuster_GENERATE[18].Width_Adjuster_1/counter_next_reg[7]_i_2__39 | TriggerWidth_0/WidthAdjuster_GENERATE[18].Width_Adjuster_1/n_0_counter_next_reg[7]_i_2__39 |    8 |     3 |    no |         0.695 |     0.097 |
|    89 | TriggerWidth_0/WidthAdjuster_GENERATE[19].Width_Adjuster_0/counter_next_reg[7]_i_2__40 | TriggerWidth_0/WidthAdjuster_GENERATE[19].Width_Adjuster_0/n_0_counter_next_reg[7]_i_2__40 |    8 |     2 |    no |         0.932 |     0.297 |
|    90 | TriggerWidth_0/WidthAdjuster_GENERATE[19].Width_Adjuster_1/counter_next_reg[7]_i_2__41 | TriggerWidth_0/WidthAdjuster_GENERATE[19].Width_Adjuster_1/n_0_counter_next_reg[7]_i_2__41 |    8 |     3 |    no |         0.802 |     0.204 |
|    91 | TriggerWidth_0/WidthAdjuster_GENERATE[1].Width_Adjuster_0/counter_next_reg[7]_i_2__4   | TriggerWidth_0/WidthAdjuster_GENERATE[1].Width_Adjuster_0/n_0_counter_next_reg[7]_i_2__4   |    8 |     3 |    no |         0.746 |     0.172 |
|    92 | TriggerWidth_0/WidthAdjuster_GENERATE[1].Width_Adjuster_1/counter_next_reg[7]_i_2__5   | TriggerWidth_0/WidthAdjuster_GENERATE[1].Width_Adjuster_1/n_0_counter_next_reg[7]_i_2__5   |    8 |     2 |    no |         0.845 |     0.236 |
|    93 | TriggerWidth_0/WidthAdjuster_GENERATE[20].Width_Adjuster_0/counter_next_reg[7]_i_2__42 | TriggerWidth_0/WidthAdjuster_GENERATE[20].Width_Adjuster_0/n_0_counter_next_reg[7]_i_2__42 |    8 |     3 |    no |         0.774 |     0.311 |
|    94 | TriggerWidth_0/WidthAdjuster_GENERATE[20].Width_Adjuster_1/counter_next_reg[7]_i_2__43 | TriggerWidth_0/WidthAdjuster_GENERATE[20].Width_Adjuster_1/n_0_counter_next_reg[7]_i_2__43 |    8 |     3 |    no |         0.712 |     0.081 |
|    95 | TriggerWidth_0/WidthAdjuster_GENERATE[21].Width_Adjuster_0/counter_next_reg[7]_i_2__44 | TriggerWidth_0/WidthAdjuster_GENERATE[21].Width_Adjuster_0/n_0_counter_next_reg[7]_i_2__44 |    8 |     2 |    no |         0.669 |     0.146 |
|    96 | TriggerWidth_0/WidthAdjuster_GENERATE[21].Width_Adjuster_1/counter_next_reg[7]_i_2__45 | TriggerWidth_0/WidthAdjuster_GENERATE[21].Width_Adjuster_1/n_0_counter_next_reg[7]_i_2__45 |    8 |     2 |    no |         0.845 |     0.079 |
|    97 | TriggerWidth_0/WidthAdjuster_GENERATE[22].Width_Adjuster_0/counter_next_reg[7]_i_2__46 | TriggerWidth_0/WidthAdjuster_GENERATE[22].Width_Adjuster_0/n_0_counter_next_reg[7]_i_2__46 |    8 |     3 |    no |         0.845 |     0.223 |
|    98 | TriggerWidth_0/WidthAdjuster_GENERATE[22].Width_Adjuster_1/counter_next_reg[7]_i_2__47 | TriggerWidth_0/WidthAdjuster_GENERATE[22].Width_Adjuster_1/n_0_counter_next_reg[7]_i_2__47 |    8 |     3 |    no |         0.837 |     0.202 |
|    99 | TriggerWidth_0/WidthAdjuster_GENERATE[23].Width_Adjuster_0/counter_next_reg[7]_i_2__48 | TriggerWidth_0/WidthAdjuster_GENERATE[23].Width_Adjuster_0/n_0_counter_next_reg[7]_i_2__48 |    8 |     4 |    no |         0.845 |     0.247 |
|   100 | TriggerWidth_0/WidthAdjuster_GENERATE[23].Width_Adjuster_1/counter_next_reg[7]_i_2__49 | TriggerWidth_0/WidthAdjuster_GENERATE[23].Width_Adjuster_1/n_0_counter_next_reg[7]_i_2__49 |    8 |     2 |    no |         0.746 |     0.111 |
|   101 | TriggerWidth_0/WidthAdjuster_GENERATE[24].Width_Adjuster_0/counter_next_reg[7]_i_2__50 | TriggerWidth_0/WidthAdjuster_GENERATE[24].Width_Adjuster_0/n_0_counter_next_reg[7]_i_2__50 |    8 |     3 |    no |         0.878 |     0.254 |
|   102 | TriggerWidth_0/WidthAdjuster_GENERATE[24].Width_Adjuster_1/counter_next_reg[7]_i_2__51 | TriggerWidth_0/WidthAdjuster_GENERATE[24].Width_Adjuster_1/n_0_counter_next_reg[7]_i_2__51 |    8 |     3 |    no |         0.807 |     0.119 |
|   103 | TriggerWidth_0/WidthAdjuster_GENERATE[25].Width_Adjuster_0/counter_next_reg[7]_i_2__52 | TriggerWidth_0/WidthAdjuster_GENERATE[25].Width_Adjuster_0/n_0_counter_next_reg[7]_i_2__52 |    8 |     3 |    no |         0.788 |     0.214 |
|   104 | TriggerWidth_0/WidthAdjuster_GENERATE[25].Width_Adjuster_1/counter_next_reg[7]_i_2__53 | TriggerWidth_0/WidthAdjuster_GENERATE[25].Width_Adjuster_1/n_0_counter_next_reg[7]_i_2__53 |    8 |     2 |    no |         0.878 |     0.120 |
|   105 | TriggerWidth_0/WidthAdjuster_GENERATE[26].Width_Adjuster_0/counter_next_reg[7]_i_2__54 | TriggerWidth_0/WidthAdjuster_GENERATE[26].Width_Adjuster_0/n_0_counter_next_reg[7]_i_2__54 |    8 |     3 |    no |         0.705 |     0.182 |
|   106 | TriggerWidth_0/WidthAdjuster_GENERATE[26].Width_Adjuster_1/counter_next_reg[7]_i_2__55 | TriggerWidth_0/WidthAdjuster_GENERATE[26].Width_Adjuster_1/n_0_counter_next_reg[7]_i_2__55 |    8 |     4 |    no |         0.669 |     0.206 |
|   107 | TriggerWidth_0/WidthAdjuster_GENERATE[27].Width_Adjuster_0/counter_next_reg[7]_i_2__56 | TriggerWidth_0/WidthAdjuster_GENERATE[27].Width_Adjuster_0/n_0_counter_next_reg[7]_i_2__56 |    8 |     2 |    no |         0.924 |     0.224 |
|   108 | TriggerWidth_0/WidthAdjuster_GENERATE[27].Width_Adjuster_1/counter_next_reg[7]_i_2__57 | TriggerWidth_0/WidthAdjuster_GENERATE[27].Width_Adjuster_1/n_0_counter_next_reg[7]_i_2__57 |    8 |     3 |    no |         0.811 |     0.097 |
|   109 | TriggerWidth_0/WidthAdjuster_GENERATE[28].Width_Adjuster_0/counter_next_reg[7]_i_2__58 | TriggerWidth_0/WidthAdjuster_GENERATE[28].Width_Adjuster_0/n_0_counter_next_reg[7]_i_2__58 |    8 |     2 |    no |         0.802 |     0.308 |
|   110 | TriggerWidth_0/WidthAdjuster_GENERATE[28].Width_Adjuster_1/counter_next_reg[7]_i_2__59 | TriggerWidth_0/WidthAdjuster_GENERATE[28].Width_Adjuster_1/n_0_counter_next_reg[7]_i_2__59 |    8 |     2 |    no |         0.754 |     0.146 |
|   111 | TriggerWidth_0/WidthAdjuster_GENERATE[29].Width_Adjuster_0/counter_next_reg[7]_i_2__60 | TriggerWidth_0/WidthAdjuster_GENERATE[29].Width_Adjuster_0/n_0_counter_next_reg[7]_i_2__60 |    8 |     3 |    no |         0.924 |     0.224 |
|   112 | TriggerWidth_0/WidthAdjuster_GENERATE[29].Width_Adjuster_1/counter_next_reg[7]_i_2__61 | TriggerWidth_0/WidthAdjuster_GENERATE[29].Width_Adjuster_1/n_0_counter_next_reg[7]_i_2__61 |    8 |     2 |    no |         0.842 |     0.164 |
|   113 | TriggerWidth_0/WidthAdjuster_GENERATE[2].Width_Adjuster_0/counter_next_reg[7]_i_2__6   | TriggerWidth_0/WidthAdjuster_GENERATE[2].Width_Adjuster_0/n_0_counter_next_reg[7]_i_2__6   |    8 |     2 |    no |         0.705 |     0.097 |
|   114 | TriggerWidth_0/WidthAdjuster_GENERATE[2].Width_Adjuster_1/counter_next_reg[7]_i_2__7   | TriggerWidth_0/WidthAdjuster_GENERATE[2].Width_Adjuster_1/n_0_counter_next_reg[7]_i_2__7   |    8 |     3 |    no |         0.845 |     0.247 |
|   115 | TriggerWidth_0/WidthAdjuster_GENERATE[30].Width_Adjuster_0/counter_next_reg[7]_i_2__62 | TriggerWidth_0/WidthAdjuster_GENERATE[30].Width_Adjuster_0/n_0_counter_next_reg[7]_i_2__62 |    8 |     3 |    no |         0.802 |     0.308 |
|   116 | TriggerWidth_0/WidthAdjuster_GENERATE[30].Width_Adjuster_1/counter_next_reg[7]_i_2__63 | TriggerWidth_0/WidthAdjuster_GENERATE[30].Width_Adjuster_1/n_0_counter_next_reg[7]_i_2__63 |    8 |     2 |    no |         0.789 |     0.295 |
|   117 | TriggerWidth_0/WidthAdjuster_GENERATE[31].Width_Adjuster_0/counter_next_reg[7]_i_2__64 | TriggerWidth_0/WidthAdjuster_GENERATE[31].Width_Adjuster_0/n_0_counter_next_reg[7]_i_2__64 |    8 |     2 |    no |         0.669 |     0.206 |
|   118 | TriggerWidth_0/WidthAdjuster_GENERATE[31].Width_Adjuster_1/counter_next_reg[7]_i_2__65 | TriggerWidth_0/WidthAdjuster_GENERATE[31].Width_Adjuster_1/n_0_counter_next_reg[7]_i_2__65 |    8 |     3 |    no |         0.677 |     0.081 |
|   119 | TriggerWidth_0/WidthAdjuster_GENERATE[3].Width_Adjuster_0/counter_next_reg[7]_i_2__8   | TriggerWidth_0/WidthAdjuster_GENERATE[3].Width_Adjuster_0/n_0_counter_next_reg[7]_i_2__8   |    8 |     2 |    no |         0.675 |     0.078 |
|   120 | TriggerWidth_0/WidthAdjuster_GENERATE[3].Width_Adjuster_1/counter_next_reg[7]_i_2__9   | TriggerWidth_0/WidthAdjuster_GENERATE[3].Width_Adjuster_1/n_0_counter_next_reg[7]_i_2__9   |    8 |     2 |    no |         0.784 |     0.100 |
|   121 | TriggerWidth_0/WidthAdjuster_GENERATE[4].Width_Adjuster_0/counter_next_reg[7]_i_2__10  | TriggerWidth_0/WidthAdjuster_GENERATE[4].Width_Adjuster_0/n_0_counter_next_reg[7]_i_2__10  |    8 |     3 |    no |         0.669 |     0.194 |
|   122 | TriggerWidth_0/WidthAdjuster_GENERATE[4].Width_Adjuster_1/counter_next_reg[7]_i_2__11  | TriggerWidth_0/WidthAdjuster_GENERATE[4].Width_Adjuster_1/n_0_counter_next_reg[7]_i_2__11  |    8 |     3 |    no |         0.977 |     0.367 |
|   123 | TriggerWidth_0/WidthAdjuster_GENERATE[5].Width_Adjuster_0/counter_next_reg[7]_i_2__12  | TriggerWidth_0/WidthAdjuster_GENERATE[5].Width_Adjuster_0/n_0_counter_next_reg[7]_i_2__12  |    8 |     2 |    no |         0.669 |     0.072 |
|   124 | TriggerWidth_0/WidthAdjuster_GENERATE[5].Width_Adjuster_1/counter_next_reg[7]_i_2__13  | TriggerWidth_0/WidthAdjuster_GENERATE[5].Width_Adjuster_1/n_0_counter_next_reg[7]_i_2__13  |    8 |     2 |    no |         0.789 |     0.266 |
|   125 | TriggerWidth_0/WidthAdjuster_GENERATE[6].Width_Adjuster_0/counter_next_reg[7]_i_2__14  | TriggerWidth_0/WidthAdjuster_GENERATE[6].Width_Adjuster_0/n_0_counter_next_reg[7]_i_2__14  |    8 |     2 |    no |         0.788 |     0.181 |
|   126 | TriggerWidth_0/WidthAdjuster_GENERATE[6].Width_Adjuster_1/counter_next_reg[7]_i_2__15  | TriggerWidth_0/WidthAdjuster_GENERATE[6].Width_Adjuster_1/n_0_counter_next_reg[7]_i_2__15  |    8 |     3 |    no |         0.679 |     0.185 |
|   127 | TriggerWidth_0/WidthAdjuster_GENERATE[7].Width_Adjuster_0/counter_next_reg[7]_i_2__16  | TriggerWidth_0/WidthAdjuster_GENERATE[7].Width_Adjuster_0/n_0_counter_next_reg[7]_i_2__16  |    8 |     2 |    no |         0.776 |     0.178 |
|   128 | TriggerWidth_0/WidthAdjuster_GENERATE[7].Width_Adjuster_1/counter_next_reg[7]_i_2__17  | TriggerWidth_0/WidthAdjuster_GENERATE[7].Width_Adjuster_1/n_0_counter_next_reg[7]_i_2__17  |    8 |     2 |    no |         0.755 |     0.120 |
|   129 | TriggerWidth_0/WidthAdjuster_GENERATE[8].Width_Adjuster_0/counter_next_reg[7]_i_2__18  | TriggerWidth_0/WidthAdjuster_GENERATE[8].Width_Adjuster_0/n_0_counter_next_reg[7]_i_2__18  |    8 |     2 |    no |         0.878 |     0.161 |
|   130 | TriggerWidth_0/WidthAdjuster_GENERATE[8].Width_Adjuster_1/counter_next_reg[7]_i_2__19  | TriggerWidth_0/WidthAdjuster_GENERATE[8].Width_Adjuster_1/n_0_counter_next_reg[7]_i_2__19  |    8 |     2 |    no |         0.878 |     0.254 |
|   131 | TriggerWidth_0/WidthAdjuster_GENERATE[9].Width_Adjuster_0/counter_next_reg[7]_i_2__20  | TriggerWidth_0/WidthAdjuster_GENERATE[9].Width_Adjuster_0/n_0_counter_next_reg[7]_i_2__20  |    8 |     3 |    no |         0.878 |     0.244 |
|   132 | TriggerWidth_0/WidthAdjuster_GENERATE[9].Width_Adjuster_1/counter_next_reg[7]_i_2__21  | TriggerWidth_0/WidthAdjuster_GENERATE[9].Width_Adjuster_1/n_0_counter_next_reg[7]_i_2__21  |    8 |     2 |    no |         0.669 |     0.175 |
|   133 | TriggerManager_0/Hold_Delayer/state_reg[1]                                             | TriggerManager_0/Hold_Delayer/state[1]                                                     |   19 |     7 |    no |         0.680 |     0.571 |
|   134 | TriggerManager_0/L1_Delayer/state_reg[1]                                               | TriggerManager_0/L1_Delayer/state[1]                                                       |   19 |     9 |    no |         0.607 |     0.297 |
|   135 | TriggerManager_0/Trigger_Delayer/state_reg[1]                                          | TriggerManager_0/Trigger_Delayer/state[1]                                                  |   19 |     8 |    no |         0.623 |     0.401 |
|   136 | TriggerManager_0/Hold_Delayer/state_reg[0]                                             | TriggerManager_0/Hold_Delayer/state[0]                                                     |   20 |     9 |    no |         0.650 |     0.316 |
|   137 | TriggerManager_0/L1_Delayer/state_reg[0]                                               | TriggerManager_0/L1_Delayer/state[0]                                                       |   20 |     9 |    no |         0.644 |     0.449 |
|   138 | TriggerManager_0/Trigger_Delayer/state_reg[0]                                          | TriggerManager_0/Trigger_Delayer/state[0]                                                  |   20 |     7 |    no |         0.615 |     0.312 |
|   139 | ETH_TX_CLK_IBUF_inst                                                                   | ETH_TX_CLK_IBUF                                                                            |  272 |    84 |   yes |         2.389 |     1.583 |
|   140 | ETH_RX_CLK_IBUF_inst                                                                   | ETH_RX_CLK_IBUF                                                                            |  333 |   101 |   yes |         3.641 |     2.759 |
+-------+----------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+------+-------+-------+---------------+-----------+


7. Clock Regions : Key Resource Utilization
-------------------------------------------

+-------------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
|                   | Global Clock |     BUFRs    |    BUFMRs    |    BUFIOs    |     MMCM     |      PLL     |      GT      |      PCI     |    ILOGIC    |    OLOGIC    |      FF      |     LUTM     |    RAMB18    |    RAMB36    |    DSP48E1   |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
| Clock Region Name | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
| X0Y0              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 | 20800 |    0 |  2400 |    0 |    20 |    0 |    10 |    0 |    20 |
| X1Y0              |    0 |    12 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     5 |    0 |     0 |    0 |     0 |    0 |     0 |    0 | 12000 |    0 |  2200 |    0 |    40 |    0 |    20 |    0 |    40 |
| X0Y1              |    7 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    1 |    50 |    4 |    50 | 1670 | 16000 | 1363 |  2400 |    0 |    20 |    0 |    10 |    0 |    20 |
| X1Y1              |    9 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 | 1407 | 15200 |  436 |  2600 |    3 |    60 |    0 |    30 |    0 |    40 |
| X0Y2              |    8 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    1 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |   26 |    50 |    0 |    50 | 5222 | 16000 | 3752 |  2400 |    4 |    20 |    4 |    10 |    0 |    20 |
| X1Y2              |   11 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |   26 |    50 |    0 |    50 | 5808 | 15200 | 1217 |  2600 |   13 |    60 |   15 |    30 |    0 |    40 |
| X0Y3              |    8 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    1 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 | 3089 | 20800 | 1539 |  2400 |    0 |    20 |    0 |    10 |    0 |    20 |
| X1Y3              |    7 |    12 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     5 |    0 |     1 |    0 |     0 |    0 |     0 | 2283 | 10800 |  527 |  2000 |    0 |    30 |    0 |    15 |    0 |    40 |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
* RAMB36 site can be used as two RAMB18/FIFO18 sites


8. Net wise resources used in clock region X0Y1
-----------------------------------------------

+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+------+-------+----------+------------------------------------+
| Source Type | BUFHCE Site | Fixed | MMCM Pins | PLL Pins | GT Pins | BRAM Pins | ILOGICs | OLOGICs |  FFs | LUTMs | DSP48E1s |           Clock Net Name           |
+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+------+-------+----------+------------------------------------+
| BUFG        |     ---     |   no  |         0 |        0 |       0 |         0 |       1 |       3 |    0 |     0 |        0 | ClockManager_0/MMCM_0/CLK          |
| BUFG        |     ---     |   no  |         0 |        0 |       0 |         0 |       0 |       1 |    0 |     0 |        0 | ClockManager_0/MMCM_0/SCK_DAC_OBUF |
| BUFG        |     ---     |   no  |         0 |        0 |       0 |         0 |       0 |       0 |    1 |     0 |        0 | ClockManager_0/MMCM_0/I            |
| BUFG        |     ---     |   no  |         0 |        0 |       0 |         0 |       0 |       0 |    4 |     0 |        0 | ClockManager_0/MMCM_0/CLK_180      |
| BUFG        |     ---     |   no  |         0 |        0 |       0 |         0 |       0 |       0 |    4 |     0 |        0 | ClockManager_0/MMCM_0/CLK_90       |
| BUFG        |     ---     |   no  |         0 |        0 |       0 |         0 |       0 |       0 |   37 |    19 |        0 | ClockManager_0/MMCM_0/CLK_0        |
| BUFG        |     ---     |   no  |         0 |        0 |       0 |         0 |       0 |       0 | 1624 |  1344 |        0 | ClockManager_0/MMCM_0/SCALER_CLK   |
+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+------+-------+----------+------------------------------------+


9. Net wise resources used in clock region X1Y1
-----------------------------------------------

+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+------------------------------------+
| Source Type | BUFHCE Site | Fixed | MMCM Pins | PLL Pins | GT Pins | BRAM Pins | ILOGICs | OLOGICs | FFs | LUTMs | DSP48E1s |           Clock Net Name           |
+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+------------------------------------+
| BUFG        |     ---     |   no  |         0 |        0 |       0 |         0 |       0 |       0 |   2 |     0 |        0 | ClockManager_0/MMCM_0/CLK_180      |
| BUFG        |     ---     |   no  |         0 |        0 |       0 |         0 |       0 |       0 |   2 |     0 |        0 | ClockManager_0/MMCM_0/CLK_90       |
| BUFG        |     ---     |   no  |         0 |        0 |       0 |         0 |       0 |       0 |   4 |     4 |        0 | ClockManager_0/MMCM_0/CLK_0        |
| BUFG        |     ---     |   no  |         0 |        0 |       0 |         0 |       0 |       0 |   8 |     0 |        0 | ClockManager_0/AD9220_CLK          |
| BUFG        |     ---     |   no  |         0 |        0 |       0 |         0 |       0 |       0 |  34 |    28 |        0 | ClockManager_0/MMCM_0/FAST_CLK     |
| BUFG        |     ---     |   no  |         0 |        0 |       0 |         0 |       0 |       0 |  50 |     0 |        0 | ClockManager_0/MMCM_0/CLK          |
| BUFG        |     ---     |   no  |         0 |        0 |       0 |         0 |       0 |       0 |  98 |     0 |        0 | ClockManager_0/MMCM_0/I            |
| BUFG        |     ---     |   no  |         0 |        0 |       0 |         0 |       0 |       0 | 407 |   336 |        0 | ClockManager_0/MMCM_0/SCALER_CLK   |
| BUFG        |     ---     |   no  |         0 |        0 |       0 |         2 |       0 |       0 | 544 |    67 |        0 | ClockManager_0/MMCM_0/SCK_DAC_OBUF |
+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+------------------------------------+


10. Net wise resources used in clock region X0Y2
------------------------------------------------

+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+------+-------+----------+------------------------------------+
| Source Type | BUFHCE Site | Fixed | MMCM Pins | PLL Pins | GT Pins | BRAM Pins | ILOGICs | OLOGICs |  FFs | LUTMs | DSP48E1s |           Clock Net Name           |
+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+------+-------+----------+------------------------------------+
| BUFG        |     ---     |   no  |         0 |        0 |       0 |         0 |      26 |       0 |    0 |     0 |        0 | ClockManager_0/MMCM_0/I            |
| BUFG        |     ---     |   no  |         0 |        0 |       0 |         0 |       0 |       0 |   47 |     0 |        0 | ClockManager_0/MMCM_0/CLK_180      |
| BUFG        |     ---     |   no  |         0 |        0 |       0 |         0 |       0 |       0 |   47 |     0 |        0 | ClockManager_0/MMCM_0/CLK_90       |
| BUFG        |     ---     |   no  |         0 |        0 |       0 |         8 |       0 |       0 |   48 |     0 |        0 | ClockManager_0/MMCM_0/SCK_DAC_OBUF |
| BUFG        |     ---     |   no  |         0 |        0 |       0 |         0 |       0 |       0 |   51 |     0 |        0 | ClockManager_0/MMCM_0/CLK_270      |
| BUFG        |     ---     |   no  |         0 |        0 |       0 |         0 |       0 |       0 |  573 |   160 |        0 | ClockManager_0/MMCM_0/CLK_0        |
| BUFG        |     ---     |   no  |         0 |        0 |       0 |         8 |       0 |       0 | 4456 |  3592 |        0 | ClockManager_0/MMCM_0/SCALER_CLK   |
+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+------+-------+----------+------------------------------------+


11. Net wise resources used in clock region X1Y2
------------------------------------------------

+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+------+-------+----------+------------------------------------+
| Source Type | BUFHCE Site | Fixed | MMCM Pins | PLL Pins | GT Pins | BRAM Pins | ILOGICs | OLOGICs |  FFs | LUTMs | DSP48E1s |           Clock Net Name           |
+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+------+-------+----------+------------------------------------+
| BUFG        |     ---     |   no  |         0 |        0 |       0 |         0 |       0 |       0 |   24 |     4 |        0 | ClockManager_0/MMCM_0/FAST_CLK     |
| BUFG        |     ---     |   no  |         0 |        0 |       0 |         0 |       0 |       0 |   25 |     0 |        0 | ClockManager_0/AD9220_CLK          |
| BUFG        |     ---     |   no  |         0 |        0 |       0 |         3 |       0 |       0 |   29 |     0 |        0 | ClockManager_0/MMCM_0/CLK          |
| BUFG        |     ---     |   no  |         0 |        0 |       0 |         0 |       0 |       0 |   44 |     0 |        0 | ClockManager_0/MMCM_0/CLK_270      |
| BUFG        |     ---     |   no  |         0 |        0 |       0 |         0 |       0 |       0 |   59 |     0 |        0 | ClockManager_0/MMCM_0/CLK_180      |
| BUFG        |     ---     |   no  |         0 |        0 |       0 |         0 |       0 |       0 |   59 |     0 |        0 | ClockManager_0/MMCM_0/CLK_90       |
| BUFG        |     ---     |   no  |         0 |        0 |       0 |         8 |      26 |       0 |  170 |     0 |        0 | ClockManager_0/MMCM_0/I            |
| BUFG        |     ---     |   no  |         0 |        0 |       0 |         0 |       0 |       0 |  353 |   156 |        0 | ClockManager_0/MMCM_0/CLK_0        |
| BUFG        |     ---     |   no  |         0 |        0 |       0 |        42 |       0 |       0 | 2116 |   105 |        0 | ClockManager_0/MMCM_0/SCK_DAC_OBUF |
| BUFG        |     ---     |   no  |         0 |        0 |       0 |         2 |       0 |       0 | 2555 |   952 |        0 | ClockManager_0/MMCM_0/SCALER_CLK   |
+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+------+-------+----------+------------------------------------+


12. Net wise resources used in clock region X0Y3
------------------------------------------------

+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+------+-------+----------+-----------------------------------------+
| Source Type | BUFHCE Site | Fixed | MMCM Pins | PLL Pins | GT Pins | BRAM Pins | ILOGICs | OLOGICs |  FFs | LUTMs | DSP48E1s |              Clock Net Name             |
+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+------+-------+----------+-----------------------------------------+
| BUFG        |     ---     |   no  |         1 |        0 |       0 |         0 |       0 |       0 |    0 |     0 |        0 | ClockManager_0/MMCM_0/n_0_BUFG_CLK_FB_0 |
| BUFG        |     ---     |   no  |         0 |        0 |       0 |         0 |       0 |       0 |    4 |     0 |        0 | ClockManager_0/MMCM_0/CLK_180           |
| BUFG        |     ---     |   no  |         0 |        0 |       0 |         0 |       0 |       0 |    4 |     0 |        0 | ClockManager_0/MMCM_0/CLK_90            |
| BUFG        |     ---     |   no  |         0 |        0 |       0 |         0 |       0 |       0 |    8 |     0 |        0 | ClockManager_0/MMCM_0/I                 |
| BUFG        |     ---     |   no  |         0 |        0 |       0 |         0 |       0 |       0 |   22 |     0 |        0 | ClockManager_0/MMCM_0/CLK_270           |
| BUFG        |     ---     |   no  |         0 |        0 |       0 |         0 |       0 |       0 |   93 |    11 |        0 | ClockManager_0/MMCM_0/CLK_0             |
| BUFG        |     ---     |   no  |         0 |        0 |       0 |         0 |       0 |       0 |  138 |     0 |        0 | ClockManager_0/MMCM_0/SCK_DAC_OBUF      |
| BUFG        |     ---     |   no  |         0 |        0 |       0 |         0 |       0 |       0 | 2244 |  1528 |        0 | ClockManager_0/MMCM_0/SCALER_CLK        |
+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+------+-------+----------+-----------------------------------------+


13. Net wise resources used in clock region X1Y3
------------------------------------------------

+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+------+-------+----------+------------------------------------+
| Source Type | BUFHCE Site | Fixed | MMCM Pins | PLL Pins | GT Pins | BRAM Pins | ILOGICs | OLOGICs |  FFs | LUTMs | DSP48E1s |           Clock Net Name           |
+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+------+-------+----------+------------------------------------+
| BUFG        |     ---     |   no  |         0 |        0 |       0 |         0 |       0 |       0 |    2 |     0 |        0 | ClockManager_0/MMCM_0/I            |
| BUFG        |     ---     |   no  |         0 |        0 |       0 |         0 |       0 |       0 |   12 |     0 |        0 | ClockManager_0/MMCM_0/CLK_270      |
| BUFG        |     ---     |   no  |         0 |        0 |       0 |         0 |       0 |       0 |   13 |     0 |        0 | ClockManager_0/MMCM_0/CLK_180      |
| BUFG        |     ---     |   no  |         0 |        0 |       0 |         0 |       0 |       0 |   13 |     0 |        0 | ClockManager_0/MMCM_0/CLK_90       |
| BUFG        |     ---     |   no  |         0 |        0 |       0 |         0 |       0 |       0 |  101 |    37 |        0 | ClockManager_0/MMCM_0/CLK_0        |
| BUFG        |     ---     |   no  |         0 |        0 |       0 |         0 |       0 |       0 |  394 |   440 |        0 | ClockManager_0/MMCM_0/SCALER_CLK   |
| BUFG        |     ---     |   no  |         0 |        0 |       0 |         0 |       0 |       0 | 1726 |    50 |        0 | ClockManager_0/MMCM_0/SCK_DAC_OBUF |
+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+------+-------+----------+------------------------------------+



# Location of BUFG Primitives 
set_property LOC BUFGCTRL_X0Y4 [get_cells ClockManager_0/BUFG_AD9220_CLK]
set_property LOC BUFGCTRL_X0Y3 [get_cells ClockManager_0/BUFG_AD9220_CLK_OUT]
set_property LOC BUFGCTRL_X0Y22 [get_cells ClockManager_0/MMCM_0/BUFG_CLK_66M]
set_property LOC BUFGCTRL_X0Y30 [get_cells ClockManager_0/MMCM_0/BUFG_CLK_250M_0]
set_property LOC BUFGCTRL_X0Y28 [get_cells ClockManager_0/MMCM_0/BUFG_CLK_250M_180]
set_property LOC BUFGCTRL_X0Y27 [get_cells ClockManager_0/MMCM_0/BUFG_CLK_250M_270]
set_property LOC BUFGCTRL_X0Y29 [get_cells ClockManager_0/MMCM_0/BUFG_CLK_250M_90]
set_property LOC BUFGCTRL_X0Y25 [get_cells ClockManager_0/MMCM_0/BUFG_CLK_500M]
set_property LOC BUFGCTRL_X0Y23 [get_cells ClockManager_0/MMCM_0/BUFG_CLK_6M]
set_property LOC BUFGCTRL_X0Y26 [get_cells ClockManager_0/MMCM_0/BUFG_CLK_125M]
set_property LOC BUFGCTRL_X0Y24 [get_cells ClockManager_0/MMCM_0/BUFG_CLK_25M]
set_property LOC BUFGCTRL_X0Y31 [get_cells ClockManager_0/MMCM_0/BUFG_CLK_FB_0]

# Location of IO Clock Primitives

# Location of MMCM Clock Primitives
set_property LOC MMCME2_ADV_X0Y2 [get_cells ClockManager_0/MMCM_0/MMCM_1]
set_property LOC MMCME2_ADV_X0Y3 [get_cells ClockManager_0/MMCM_0/MMCM_0]

# Location of BUFH Clock Primitives

# Location of BUFR Clock Primitives

# Location of BUFMR Clock Primitives

# Location of PLL Clock Primitives

# Location of IO Primitives which is load of clock spine
set_property LOC IOB_X1Y103 [get_cells EASIROC2_ADC_CLK_LG_OBUF_inst]
set_property LOC IOB_X0Y101 [get_cells EASIROC1_ADC_CLK_HG_OBUF_inst]
set_property LOC IOB_X1Y119 [get_cells EASIROC2_ADC_CLK_HG_OBUF_inst]
set_property LOC IOB_X0Y128 [get_cells EASIROC1_ADC_CLK_LG_OBUF_inst]
set_property LOC IOB_X1Y96 [get_cells SCK_DAC_OBUF_inst]

# Location of clock ports
set_property LOC IOB_X0Y176 [get_ports EXTCLK50M]

# Clock net "ClockManager_0/AD9220_CLK" driven by instance "ClockManager_0/BUFG_AD9220_CLK" located at site "BUFGCTRL_X0Y4"
#startgroup
create_pblock CLKAG_ClockManager_0/AD9220_CLK
add_cells_to_pblock [get_pblocks  CLKAG_ClockManager_0/AD9220_CLK] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="ClockManager_0/AD9220_CLK"}]]]
resize_pblock [get_pblocks CLKAG_ClockManager_0/AD9220_CLK] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X0Y3:CLOCKREGION_X0Y3 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2 CLOCKREGION_X1Y3:CLOCKREGION_X1Y3}
#endgroup

# Clock net "ClockManager_0/MMCM_0/CLK" driven by instance "ClockManager_0/MMCM_0/BUFG_CLK_66M" located at site "BUFGCTRL_X0Y22"
#startgroup
create_pblock CLKAG_ClockManager_0/MMCM_0/CLK
add_cells_to_pblock [get_pblocks  CLKAG_ClockManager_0/MMCM_0/CLK] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="ClockManager_0/MMCM_0/CLK"}]]]
resize_pblock [get_pblocks CLKAG_ClockManager_0/MMCM_0/CLK] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X0Y3:CLOCKREGION_X0Y3 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2 CLOCKREGION_X1Y3:CLOCKREGION_X1Y3}
#endgroup

# Clock net "ClockManager_0/MMCM_0/CLK_0" driven by instance "ClockManager_0/MMCM_0/BUFG_CLK_250M_0" located at site "BUFGCTRL_X0Y30"
#startgroup
create_pblock CLKAG_ClockManager_0/MMCM_0/CLK_0
add_cells_to_pblock [get_pblocks  CLKAG_ClockManager_0/MMCM_0/CLK_0] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="ClockManager_0/MMCM_0/CLK_0"}]]]
resize_pblock [get_pblocks CLKAG_ClockManager_0/MMCM_0/CLK_0] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X0Y3:CLOCKREGION_X0Y3 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2 CLOCKREGION_X1Y3:CLOCKREGION_X1Y3}
#endgroup

# Clock net "ClockManager_0/MMCM_0/CLK_180" driven by instance "ClockManager_0/MMCM_0/BUFG_CLK_250M_180" located at site "BUFGCTRL_X0Y28"
#startgroup
create_pblock CLKAG_ClockManager_0/MMCM_0/CLK_180
add_cells_to_pblock [get_pblocks  CLKAG_ClockManager_0/MMCM_0/CLK_180] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="ClockManager_0/MMCM_0/CLK_180"}]]]
resize_pblock [get_pblocks CLKAG_ClockManager_0/MMCM_0/CLK_180] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X0Y3:CLOCKREGION_X0Y3 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2 CLOCKREGION_X1Y3:CLOCKREGION_X1Y3}
#endgroup

# Clock net "ClockManager_0/MMCM_0/CLK_270" driven by instance "ClockManager_0/MMCM_0/BUFG_CLK_250M_270" located at site "BUFGCTRL_X0Y27"
#startgroup
create_pblock CLKAG_ClockManager_0/MMCM_0/CLK_270
add_cells_to_pblock [get_pblocks  CLKAG_ClockManager_0/MMCM_0/CLK_270] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="ClockManager_0/MMCM_0/CLK_270"}]]]
resize_pblock [get_pblocks CLKAG_ClockManager_0/MMCM_0/CLK_270] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X0Y3:CLOCKREGION_X0Y3 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2 CLOCKREGION_X1Y3:CLOCKREGION_X1Y3}
#endgroup

# Clock net "ClockManager_0/MMCM_0/CLK_90" driven by instance "ClockManager_0/MMCM_0/BUFG_CLK_250M_90" located at site "BUFGCTRL_X0Y29"
#startgroup
create_pblock CLKAG_ClockManager_0/MMCM_0/CLK_90
add_cells_to_pblock [get_pblocks  CLKAG_ClockManager_0/MMCM_0/CLK_90] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="ClockManager_0/MMCM_0/CLK_90"}]]]
resize_pblock [get_pblocks CLKAG_ClockManager_0/MMCM_0/CLK_90] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X0Y3:CLOCKREGION_X0Y3 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2 CLOCKREGION_X1Y3:CLOCKREGION_X1Y3}
#endgroup

# Clock net "ClockManager_0/MMCM_0/FAST_CLK" driven by instance "ClockManager_0/MMCM_0/BUFG_CLK_500M" located at site "BUFGCTRL_X0Y25"
#startgroup
create_pblock CLKAG_ClockManager_0/MMCM_0/FAST_CLK
add_cells_to_pblock [get_pblocks  CLKAG_ClockManager_0/MMCM_0/FAST_CLK] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="ClockManager_0/MMCM_0/FAST_CLK"}]]]
resize_pblock [get_pblocks CLKAG_ClockManager_0/MMCM_0/FAST_CLK] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X0Y3:CLOCKREGION_X0Y3 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2 CLOCKREGION_X1Y3:CLOCKREGION_X1Y3}
#endgroup

# Clock net "ClockManager_0/MMCM_0/I" driven by instance "ClockManager_0/MMCM_0/BUFG_CLK_6M" located at site "BUFGCTRL_X0Y23"
#startgroup
create_pblock CLKAG_ClockManager_0/MMCM_0/I
add_cells_to_pblock [get_pblocks  CLKAG_ClockManager_0/MMCM_0/I] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="ClockManager_0/MMCM_0/I"}]]]
resize_pblock [get_pblocks CLKAG_ClockManager_0/MMCM_0/I] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X0Y3:CLOCKREGION_X0Y3 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2 CLOCKREGION_X1Y3:CLOCKREGION_X1Y3}
#endgroup

# Clock net "ClockManager_0/MMCM_0/SCALER_CLK" driven by instance "ClockManager_0/MMCM_0/BUFG_CLK_125M" located at site "BUFGCTRL_X0Y26"
#startgroup
create_pblock CLKAG_ClockManager_0/MMCM_0/SCALER_CLK
add_cells_to_pblock [get_pblocks  CLKAG_ClockManager_0/MMCM_0/SCALER_CLK] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="ClockManager_0/MMCM_0/SCALER_CLK"}]]]
resize_pblock [get_pblocks CLKAG_ClockManager_0/MMCM_0/SCALER_CLK] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X0Y3:CLOCKREGION_X0Y3 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2 CLOCKREGION_X1Y3:CLOCKREGION_X1Y3}
#endgroup

# Clock net "ClockManager_0/MMCM_0/SCK_DAC_OBUF" driven by instance "ClockManager_0/MMCM_0/BUFG_CLK_25M" located at site "BUFGCTRL_X0Y24"
#startgroup
create_pblock CLKAG_ClockManager_0/MMCM_0/SCK_DAC_OBUF
add_cells_to_pblock [get_pblocks  CLKAG_ClockManager_0/MMCM_0/SCK_DAC_OBUF] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL && NAME!=SCK_DAC_OBUF_inst} -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="ClockManager_0/MMCM_0/SCK_DAC_OBUF"}]]]
resize_pblock [get_pblocks CLKAG_ClockManager_0/MMCM_0/SCK_DAC_OBUF] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X0Y3:CLOCKREGION_X0Y3 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2 CLOCKREGION_X1Y3:CLOCKREGION_X1Y3}
#endgroup

# Clock net "ETH_RX_CLK_IBUF" driven by instance "ETH_RX_CLK_IBUF_inst" located at site "IOB_X1Y74"
#startgroup
create_pblock CLKAG_ETH_RX_CLK_IBUF
add_cells_to_pblock [get_pblocks  CLKAG_ETH_RX_CLK_IBUF] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="ETH_RX_CLK_IBUF"}]]]
resize_pblock [get_pblocks CLKAG_ETH_RX_CLK_IBUF] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X0Y3:CLOCKREGION_X0Y3 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2 CLOCKREGION_X1Y3:CLOCKREGION_X1Y3}
#endgroup

# Clock net "ETH_TX_CLK_IBUF" driven by instance "ETH_TX_CLK_IBUF_inst" located at site "IOB_X1Y76"
#startgroup
create_pblock CLKAG_ETH_TX_CLK_IBUF
add_cells_to_pblock [get_pblocks  CLKAG_ETH_TX_CLK_IBUF] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="ETH_TX_CLK_IBUF"}]]]
resize_pblock [get_pblocks CLKAG_ETH_TX_CLK_IBUF] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X0Y3:CLOCKREGION_X0Y3 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2 CLOCKREGION_X1Y3:CLOCKREGION_X1Y3}
#endgroup

# Clock net "TriggerManager_0/Hold_Delayer/n_0_trigger_s_reg_i_2__64" driven by instance "TriggerManager_0/Hold_Delayer/trigger_s_reg_i_2__64" located at site "SLICE_X79Y97"
#startgroup
create_pblock CLKAG_TriggerManager_0/Hold_Delayer/n_0_trigger_s_reg_i_2__64
add_cells_to_pblock [get_pblocks  CLKAG_TriggerManager_0/Hold_Delayer/n_0_trigger_s_reg_i_2__64] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="TriggerManager_0/Hold_Delayer/n_0_trigger_s_reg_i_2__64"}]]]
resize_pblock [get_pblocks CLKAG_TriggerManager_0/Hold_Delayer/n_0_trigger_s_reg_i_2__64] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X0Y3:CLOCKREGION_X0Y3 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2 CLOCKREGION_X1Y3:CLOCKREGION_X1Y3}
#endgroup

# Clock net "TriggerManager_0/Hold_Delayer/state[0]" driven by instance "TriggerManager_0/Hold_Delayer/state_reg[0]" located at site "SLICE_X79Y97"
#startgroup
create_pblock CLKAG_TriggerManager_0/Hold_Delayer/state[0]
add_cells_to_pblock [get_pblocks  CLKAG_TriggerManager_0/Hold_Delayer/state[0]] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="TriggerManager_0/Hold_Delayer/state[0]"}]]]
resize_pblock [get_pblocks CLKAG_TriggerManager_0/Hold_Delayer/state[0]] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X0Y3:CLOCKREGION_X0Y3 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2 CLOCKREGION_X1Y3:CLOCKREGION_X1Y3}
#endgroup

# Clock net "TriggerManager_0/Hold_Delayer/state[1]" driven by instance "TriggerManager_0/Hold_Delayer/state_reg[1]" located at site "SLICE_X80Y97"
#startgroup
create_pblock CLKAG_TriggerManager_0/Hold_Delayer/state[1]
add_cells_to_pblock [get_pblocks  CLKAG_TriggerManager_0/Hold_Delayer/state[1]] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="TriggerManager_0/Hold_Delayer/state[1]"}]]]
resize_pblock [get_pblocks CLKAG_TriggerManager_0/Hold_Delayer/state[1]] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X0Y3:CLOCKREGION_X0Y3 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2 CLOCKREGION_X1Y3:CLOCKREGION_X1Y3}
#endgroup

# Clock net "TriggerManager_0/L1_Delayer/n_0_trigger_s_reg_i_2__65" driven by instance "TriggerManager_0/L1_Delayer/trigger_s_reg_i_2__65" located at site "SLICE_X84Y109"
#startgroup
create_pblock CLKAG_TriggerManager_0/L1_Delayer/n_0_trigger_s_reg_i_2__65
add_cells_to_pblock [get_pblocks  CLKAG_TriggerManager_0/L1_Delayer/n_0_trigger_s_reg_i_2__65] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="TriggerManager_0/L1_Delayer/n_0_trigger_s_reg_i_2__65"}]]]
resize_pblock [get_pblocks CLKAG_TriggerManager_0/L1_Delayer/n_0_trigger_s_reg_i_2__65] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X0Y3:CLOCKREGION_X0Y3 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2 CLOCKREGION_X1Y3:CLOCKREGION_X1Y3}
#endgroup

# Clock net "TriggerManager_0/L1_Delayer/state[0]" driven by instance "TriggerManager_0/L1_Delayer/state_reg[0]" located at site "SLICE_X84Y108"
#startgroup
create_pblock CLKAG_TriggerManager_0/L1_Delayer/state[0]
add_cells_to_pblock [get_pblocks  CLKAG_TriggerManager_0/L1_Delayer/state[0]] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="TriggerManager_0/L1_Delayer/state[0]"}]]]
resize_pblock [get_pblocks CLKAG_TriggerManager_0/L1_Delayer/state[0]] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X0Y3:CLOCKREGION_X0Y3 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2 CLOCKREGION_X1Y3:CLOCKREGION_X1Y3}
#endgroup

# Clock net "TriggerManager_0/L1_Delayer/state[1]" driven by instance "TriggerManager_0/L1_Delayer/state_reg[1]" located at site "SLICE_X84Y109"
#startgroup
create_pblock CLKAG_TriggerManager_0/L1_Delayer/state[1]
add_cells_to_pblock [get_pblocks  CLKAG_TriggerManager_0/L1_Delayer/state[1]] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="TriggerManager_0/L1_Delayer/state[1]"}]]]
resize_pblock [get_pblocks CLKAG_TriggerManager_0/L1_Delayer/state[1]] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X0Y3:CLOCKREGION_X0Y3 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2 CLOCKREGION_X1Y3:CLOCKREGION_X1Y3}
#endgroup

# Clock net "TriggerManager_0/Trigger_Delayer/n_0_trigger_s_reg_i_2__63" driven by instance "TriggerManager_0/Trigger_Delayer/trigger_s_reg_i_2__63" located at site "SLICE_X73Y95"
#startgroup
create_pblock CLKAG_TriggerManager_0/Trigger_Delayer/n_0_trigger_s_reg_i_2__63
add_cells_to_pblock [get_pblocks  CLKAG_TriggerManager_0/Trigger_Delayer/n_0_trigger_s_reg_i_2__63] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="TriggerManager_0/Trigger_Delayer/n_0_trigger_s_reg_i_2__63"}]]]
resize_pblock [get_pblocks CLKAG_TriggerManager_0/Trigger_Delayer/n_0_trigger_s_reg_i_2__63] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X0Y3:CLOCKREGION_X0Y3 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2 CLOCKREGION_X1Y3:CLOCKREGION_X1Y3}
#endgroup

# Clock net "TriggerManager_0/Trigger_Delayer/state[0]" driven by instance "TriggerManager_0/Trigger_Delayer/state_reg[0]" located at site "SLICE_X72Y96"
#startgroup
create_pblock CLKAG_TriggerManager_0/Trigger_Delayer/state[0]
add_cells_to_pblock [get_pblocks  CLKAG_TriggerManager_0/Trigger_Delayer/state[0]] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="TriggerManager_0/Trigger_Delayer/state[0]"}]]]
resize_pblock [get_pblocks CLKAG_TriggerManager_0/Trigger_Delayer/state[0]] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X0Y3:CLOCKREGION_X0Y3 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2 CLOCKREGION_X1Y3:CLOCKREGION_X1Y3}
#endgroup

# Clock net "TriggerManager_0/Trigger_Delayer/state[1]" driven by instance "TriggerManager_0/Trigger_Delayer/state_reg[1]" located at site "SLICE_X73Y95"
#startgroup
create_pblock CLKAG_TriggerManager_0/Trigger_Delayer/state[1]
add_cells_to_pblock [get_pblocks  CLKAG_TriggerManager_0/Trigger_Delayer/state[1]] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="TriggerManager_0/Trigger_Delayer/state[1]"}]]]
resize_pblock [get_pblocks CLKAG_TriggerManager_0/Trigger_Delayer/state[1]] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X0Y3:CLOCKREGION_X0Y3 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2 CLOCKREGION_X1Y3:CLOCKREGION_X1Y3}
#endgroup

# Clock net "TriggerManager_0/n_0_L1_tmp_reg_i_2" driven by instance "TriggerManager_0/L1_tmp_reg_i_2" located at site "SLICE_X79Y99"
#startgroup
create_pblock CLKAG_TriggerManager_0/n_0_L1_tmp_reg_i_2
add_cells_to_pblock [get_pblocks  CLKAG_TriggerManager_0/n_0_L1_tmp_reg_i_2] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="TriggerManager_0/n_0_L1_tmp_reg_i_2"}]]]
resize_pblock [get_pblocks CLKAG_TriggerManager_0/n_0_L1_tmp_reg_i_2] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X0Y3:CLOCKREGION_X0Y3 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2 CLOCKREGION_X1Y3:CLOCKREGION_X1Y3}
#endgroup

# Clock net "TriggerWidth_0/WidthAdjuster_GENERATE[0].Width_Adjuster_0/n_0_counter_next_reg[7]_i_2__2" driven by instance "TriggerWidth_0/WidthAdjuster_GENERATE[0].Width_Adjuster_0/counter_next_reg[7]_i_2__2" located at site "SLICE_X5Y174"
#startgroup
create_pblock CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[0].Width_Adjuster_0/n_0_counter_next_reg[7]_i_2__2
add_cells_to_pblock [get_pblocks  CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[0].Width_Adjuster_0/n_0_counter_next_reg[7]_i_2__2] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="TriggerWidth_0/WidthAdjuster_GENERATE[0].Width_Adjuster_0/n_0_counter_next_reg[7]_i_2__2"}]]]
resize_pblock [get_pblocks CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[0].Width_Adjuster_0/n_0_counter_next_reg[7]_i_2__2] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X0Y3:CLOCKREGION_X0Y3 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2 CLOCKREGION_X1Y3:CLOCKREGION_X1Y3}
#endgroup

# Clock net "TriggerWidth_0/WidthAdjuster_GENERATE[0].Width_Adjuster_0/state[0]" driven by instance "TriggerWidth_0/WidthAdjuster_GENERATE[0].Width_Adjuster_0/state_reg[0]" located at site "SLICE_X4Y174"
#startgroup
create_pblock CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[0].Width_Adjuster_0/state[0]
add_cells_to_pblock [get_pblocks  CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[0].Width_Adjuster_0/state[0]] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="TriggerWidth_0/WidthAdjuster_GENERATE[0].Width_Adjuster_0/state[0]"}]]]
resize_pblock [get_pblocks CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[0].Width_Adjuster_0/state[0]] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X0Y3:CLOCKREGION_X0Y3 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2 CLOCKREGION_X1Y3:CLOCKREGION_X1Y3}
#endgroup

# Clock net "TriggerWidth_0/WidthAdjuster_GENERATE[0].Width_Adjuster_1/n_0_counter_next_reg[7]_i_2__3" driven by instance "TriggerWidth_0/WidthAdjuster_GENERATE[0].Width_Adjuster_1/counter_next_reg[7]_i_2__3" located at site "SLICE_X5Y178"
#startgroup
create_pblock CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[0].Width_Adjuster_1/n_0_counter_next_reg[7]_i_2__3
add_cells_to_pblock [get_pblocks  CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[0].Width_Adjuster_1/n_0_counter_next_reg[7]_i_2__3] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="TriggerWidth_0/WidthAdjuster_GENERATE[0].Width_Adjuster_1/n_0_counter_next_reg[7]_i_2__3"}]]]
resize_pblock [get_pblocks CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[0].Width_Adjuster_1/n_0_counter_next_reg[7]_i_2__3] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X0Y3:CLOCKREGION_X0Y3 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2 CLOCKREGION_X1Y3:CLOCKREGION_X1Y3}
#endgroup

# Clock net "TriggerWidth_0/WidthAdjuster_GENERATE[0].Width_Adjuster_1/state[0]" driven by instance "TriggerWidth_0/WidthAdjuster_GENERATE[0].Width_Adjuster_1/state_reg[0]" located at site "SLICE_X5Y178"
#startgroup
create_pblock CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[0].Width_Adjuster_1/state[0]
add_cells_to_pblock [get_pblocks  CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[0].Width_Adjuster_1/state[0]] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="TriggerWidth_0/WidthAdjuster_GENERATE[0].Width_Adjuster_1/state[0]"}]]]
resize_pblock [get_pblocks CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[0].Width_Adjuster_1/state[0]] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X0Y3:CLOCKREGION_X0Y3 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2 CLOCKREGION_X1Y3:CLOCKREGION_X1Y3}
#endgroup

# Clock net "TriggerWidth_0/WidthAdjuster_GENERATE[10].Width_Adjuster_0/n_0_counter_next_reg[7]_i_2__22" driven by instance "TriggerWidth_0/WidthAdjuster_GENERATE[10].Width_Adjuster_0/counter_next_reg[7]_i_2__22" located at site "SLICE_X35Y178"
#startgroup
create_pblock CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[10].Width_Adjuster_0/n_0_counter_next_reg[7]_i_2__22
add_cells_to_pblock [get_pblocks  CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[10].Width_Adjuster_0/n_0_counter_next_reg[7]_i_2__22] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="TriggerWidth_0/WidthAdjuster_GENERATE[10].Width_Adjuster_0/n_0_counter_next_reg[7]_i_2__22"}]]]
resize_pblock [get_pblocks CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[10].Width_Adjuster_0/n_0_counter_next_reg[7]_i_2__22] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X0Y3:CLOCKREGION_X0Y3 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2 CLOCKREGION_X1Y3:CLOCKREGION_X1Y3}
#endgroup

# Clock net "TriggerWidth_0/WidthAdjuster_GENERATE[10].Width_Adjuster_0/state[0]" driven by instance "TriggerWidth_0/WidthAdjuster_GENERATE[10].Width_Adjuster_0/state_reg[0]" located at site "SLICE_X37Y178"
#startgroup
create_pblock CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[10].Width_Adjuster_0/state[0]
add_cells_to_pblock [get_pblocks  CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[10].Width_Adjuster_0/state[0]] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="TriggerWidth_0/WidthAdjuster_GENERATE[10].Width_Adjuster_0/state[0]"}]]]
resize_pblock [get_pblocks CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[10].Width_Adjuster_0/state[0]] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X0Y3:CLOCKREGION_X0Y3 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2 CLOCKREGION_X1Y3:CLOCKREGION_X1Y3}
#endgroup

# Clock net "TriggerWidth_0/WidthAdjuster_GENERATE[10].Width_Adjuster_1/n_0_counter_next_reg[7]_i_2__23" driven by instance "TriggerWidth_0/WidthAdjuster_GENERATE[10].Width_Adjuster_1/counter_next_reg[7]_i_2__23" located at site "SLICE_X23Y181"
#startgroup
create_pblock CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[10].Width_Adjuster_1/n_0_counter_next_reg[7]_i_2__23
add_cells_to_pblock [get_pblocks  CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[10].Width_Adjuster_1/n_0_counter_next_reg[7]_i_2__23] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="TriggerWidth_0/WidthAdjuster_GENERATE[10].Width_Adjuster_1/n_0_counter_next_reg[7]_i_2__23"}]]]
resize_pblock [get_pblocks CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[10].Width_Adjuster_1/n_0_counter_next_reg[7]_i_2__23] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X0Y3:CLOCKREGION_X0Y3 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2 CLOCKREGION_X1Y3:CLOCKREGION_X1Y3}
#endgroup

# Clock net "TriggerWidth_0/WidthAdjuster_GENERATE[10].Width_Adjuster_1/state[0]" driven by instance "TriggerWidth_0/WidthAdjuster_GENERATE[10].Width_Adjuster_1/state_reg[0]" located at site "SLICE_X21Y181"
#startgroup
create_pblock CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[10].Width_Adjuster_1/state[0]
add_cells_to_pblock [get_pblocks  CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[10].Width_Adjuster_1/state[0]] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="TriggerWidth_0/WidthAdjuster_GENERATE[10].Width_Adjuster_1/state[0]"}]]]
resize_pblock [get_pblocks CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[10].Width_Adjuster_1/state[0]] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X0Y3:CLOCKREGION_X0Y3 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2 CLOCKREGION_X1Y3:CLOCKREGION_X1Y3}
#endgroup

# Clock net "TriggerWidth_0/WidthAdjuster_GENERATE[11].Width_Adjuster_0/n_0_counter_next_reg[7]_i_2__24" driven by instance "TriggerWidth_0/WidthAdjuster_GENERATE[11].Width_Adjuster_0/counter_next_reg[7]_i_2__24" located at site "SLICE_X23Y184"
#startgroup
create_pblock CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[11].Width_Adjuster_0/n_0_counter_next_reg[7]_i_2__24
add_cells_to_pblock [get_pblocks  CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[11].Width_Adjuster_0/n_0_counter_next_reg[7]_i_2__24] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="TriggerWidth_0/WidthAdjuster_GENERATE[11].Width_Adjuster_0/n_0_counter_next_reg[7]_i_2__24"}]]]
resize_pblock [get_pblocks CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[11].Width_Adjuster_0/n_0_counter_next_reg[7]_i_2__24] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X0Y3:CLOCKREGION_X0Y3 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2 CLOCKREGION_X1Y3:CLOCKREGION_X1Y3}
#endgroup

# Clock net "TriggerWidth_0/WidthAdjuster_GENERATE[11].Width_Adjuster_0/state[0]" driven by instance "TriggerWidth_0/WidthAdjuster_GENERATE[11].Width_Adjuster_0/state_reg[0]" located at site "SLICE_X23Y184"
#startgroup
create_pblock CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[11].Width_Adjuster_0/state[0]
add_cells_to_pblock [get_pblocks  CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[11].Width_Adjuster_0/state[0]] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="TriggerWidth_0/WidthAdjuster_GENERATE[11].Width_Adjuster_0/state[0]"}]]]
resize_pblock [get_pblocks CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[11].Width_Adjuster_0/state[0]] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X0Y3:CLOCKREGION_X0Y3 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2 CLOCKREGION_X1Y3:CLOCKREGION_X1Y3}
#endgroup

# Clock net "TriggerWidth_0/WidthAdjuster_GENERATE[11].Width_Adjuster_1/n_0_counter_next_reg[7]_i_2__25" driven by instance "TriggerWidth_0/WidthAdjuster_GENERATE[11].Width_Adjuster_1/counter_next_reg[7]_i_2__25" located at site "SLICE_X4Y176"
#startgroup
create_pblock CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[11].Width_Adjuster_1/n_0_counter_next_reg[7]_i_2__25
add_cells_to_pblock [get_pblocks  CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[11].Width_Adjuster_1/n_0_counter_next_reg[7]_i_2__25] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="TriggerWidth_0/WidthAdjuster_GENERATE[11].Width_Adjuster_1/n_0_counter_next_reg[7]_i_2__25"}]]]
resize_pblock [get_pblocks CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[11].Width_Adjuster_1/n_0_counter_next_reg[7]_i_2__25] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X0Y3:CLOCKREGION_X0Y3 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2 CLOCKREGION_X1Y3:CLOCKREGION_X1Y3}
#endgroup

# Clock net "TriggerWidth_0/WidthAdjuster_GENERATE[11].Width_Adjuster_1/state[0]" driven by instance "TriggerWidth_0/WidthAdjuster_GENERATE[11].Width_Adjuster_1/state_reg[0]" located at site "SLICE_X2Y176"
#startgroup
create_pblock CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[11].Width_Adjuster_1/state[0]
add_cells_to_pblock [get_pblocks  CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[11].Width_Adjuster_1/state[0]] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="TriggerWidth_0/WidthAdjuster_GENERATE[11].Width_Adjuster_1/state[0]"}]]]
resize_pblock [get_pblocks CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[11].Width_Adjuster_1/state[0]] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X0Y3:CLOCKREGION_X0Y3 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2 CLOCKREGION_X1Y3:CLOCKREGION_X1Y3}
#endgroup

# Clock net "TriggerWidth_0/WidthAdjuster_GENERATE[12].Width_Adjuster_0/n_0_counter_next_reg[7]_i_2__26" driven by instance "TriggerWidth_0/WidthAdjuster_GENERATE[12].Width_Adjuster_0/counter_next_reg[7]_i_2__26" located at site "SLICE_X0Y164"
#startgroup
create_pblock CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[12].Width_Adjuster_0/n_0_counter_next_reg[7]_i_2__26
add_cells_to_pblock [get_pblocks  CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[12].Width_Adjuster_0/n_0_counter_next_reg[7]_i_2__26] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="TriggerWidth_0/WidthAdjuster_GENERATE[12].Width_Adjuster_0/n_0_counter_next_reg[7]_i_2__26"}]]]
resize_pblock [get_pblocks CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[12].Width_Adjuster_0/n_0_counter_next_reg[7]_i_2__26] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X0Y3:CLOCKREGION_X0Y3 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2 CLOCKREGION_X1Y3:CLOCKREGION_X1Y3}
#endgroup

# Clock net "TriggerWidth_0/WidthAdjuster_GENERATE[12].Width_Adjuster_0/state[0]" driven by instance "TriggerWidth_0/WidthAdjuster_GENERATE[12].Width_Adjuster_0/state_reg[0]" located at site "SLICE_X2Y164"
#startgroup
create_pblock CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[12].Width_Adjuster_0/state[0]
add_cells_to_pblock [get_pblocks  CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[12].Width_Adjuster_0/state[0]] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="TriggerWidth_0/WidthAdjuster_GENERATE[12].Width_Adjuster_0/state[0]"}]]]
resize_pblock [get_pblocks CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[12].Width_Adjuster_0/state[0]] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X0Y3:CLOCKREGION_X0Y3 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2 CLOCKREGION_X1Y3:CLOCKREGION_X1Y3}
#endgroup

# Clock net "TriggerWidth_0/WidthAdjuster_GENERATE[12].Width_Adjuster_1/n_0_counter_next_reg[7]_i_2__27" driven by instance "TriggerWidth_0/WidthAdjuster_GENERATE[12].Width_Adjuster_1/counter_next_reg[7]_i_2__27" located at site "SLICE_X26Y159"
#startgroup
create_pblock CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[12].Width_Adjuster_1/n_0_counter_next_reg[7]_i_2__27
add_cells_to_pblock [get_pblocks  CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[12].Width_Adjuster_1/n_0_counter_next_reg[7]_i_2__27] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="TriggerWidth_0/WidthAdjuster_GENERATE[12].Width_Adjuster_1/n_0_counter_next_reg[7]_i_2__27"}]]]
resize_pblock [get_pblocks CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[12].Width_Adjuster_1/n_0_counter_next_reg[7]_i_2__27] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X0Y3:CLOCKREGION_X0Y3 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2 CLOCKREGION_X1Y3:CLOCKREGION_X1Y3}
#endgroup

# Clock net "TriggerWidth_0/WidthAdjuster_GENERATE[12].Width_Adjuster_1/state[0]" driven by instance "TriggerWidth_0/WidthAdjuster_GENERATE[12].Width_Adjuster_1/state_reg[0]" located at site "SLICE_X27Y160"
#startgroup
create_pblock CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[12].Width_Adjuster_1/state[0]
add_cells_to_pblock [get_pblocks  CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[12].Width_Adjuster_1/state[0]] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="TriggerWidth_0/WidthAdjuster_GENERATE[12].Width_Adjuster_1/state[0]"}]]]
resize_pblock [get_pblocks CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[12].Width_Adjuster_1/state[0]] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X0Y3:CLOCKREGION_X0Y3 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2 CLOCKREGION_X1Y3:CLOCKREGION_X1Y3}
#endgroup

# Clock net "TriggerWidth_0/WidthAdjuster_GENERATE[13].Width_Adjuster_0/n_0_counter_next_reg[7]_i_2__28" driven by instance "TriggerWidth_0/WidthAdjuster_GENERATE[13].Width_Adjuster_0/counter_next_reg[7]_i_2__28" located at site "SLICE_X42Y181"
#startgroup
create_pblock CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[13].Width_Adjuster_0/n_0_counter_next_reg[7]_i_2__28
add_cells_to_pblock [get_pblocks  CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[13].Width_Adjuster_0/n_0_counter_next_reg[7]_i_2__28] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="TriggerWidth_0/WidthAdjuster_GENERATE[13].Width_Adjuster_0/n_0_counter_next_reg[7]_i_2__28"}]]]
resize_pblock [get_pblocks CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[13].Width_Adjuster_0/n_0_counter_next_reg[7]_i_2__28] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X0Y3:CLOCKREGION_X0Y3 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2 CLOCKREGION_X1Y3:CLOCKREGION_X1Y3}
#endgroup

# Clock net "TriggerWidth_0/WidthAdjuster_GENERATE[13].Width_Adjuster_0/state[0]" driven by instance "TriggerWidth_0/WidthAdjuster_GENERATE[13].Width_Adjuster_0/state_reg[0]" located at site "SLICE_X42Y181"
#startgroup
create_pblock CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[13].Width_Adjuster_0/state[0]
add_cells_to_pblock [get_pblocks  CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[13].Width_Adjuster_0/state[0]] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="TriggerWidth_0/WidthAdjuster_GENERATE[13].Width_Adjuster_0/state[0]"}]]]
resize_pblock [get_pblocks CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[13].Width_Adjuster_0/state[0]] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X0Y3:CLOCKREGION_X0Y3 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2 CLOCKREGION_X1Y3:CLOCKREGION_X1Y3}
#endgroup

# Clock net "TriggerWidth_0/WidthAdjuster_GENERATE[13].Width_Adjuster_1/n_0_counter_next_reg[7]_i_2__29" driven by instance "TriggerWidth_0/WidthAdjuster_GENERATE[13].Width_Adjuster_1/counter_next_reg[7]_i_2__29" located at site "SLICE_X38Y176"
#startgroup
create_pblock CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[13].Width_Adjuster_1/n_0_counter_next_reg[7]_i_2__29
add_cells_to_pblock [get_pblocks  CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[13].Width_Adjuster_1/n_0_counter_next_reg[7]_i_2__29] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="TriggerWidth_0/WidthAdjuster_GENERATE[13].Width_Adjuster_1/n_0_counter_next_reg[7]_i_2__29"}]]]
resize_pblock [get_pblocks CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[13].Width_Adjuster_1/n_0_counter_next_reg[7]_i_2__29] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X0Y3:CLOCKREGION_X0Y3 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2 CLOCKREGION_X1Y3:CLOCKREGION_X1Y3}
#endgroup

# Clock net "TriggerWidth_0/WidthAdjuster_GENERATE[13].Width_Adjuster_1/state[0]" driven by instance "TriggerWidth_0/WidthAdjuster_GENERATE[13].Width_Adjuster_1/state_reg[0]" located at site "SLICE_X39Y176"
#startgroup
create_pblock CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[13].Width_Adjuster_1/state[0]
add_cells_to_pblock [get_pblocks  CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[13].Width_Adjuster_1/state[0]] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="TriggerWidth_0/WidthAdjuster_GENERATE[13].Width_Adjuster_1/state[0]"}]]]
resize_pblock [get_pblocks CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[13].Width_Adjuster_1/state[0]] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X0Y3:CLOCKREGION_X0Y3 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2 CLOCKREGION_X1Y3:CLOCKREGION_X1Y3}
#endgroup

# Clock net "TriggerWidth_0/WidthAdjuster_GENERATE[14].Width_Adjuster_0/n_0_counter_next_reg[7]_i_2__30" driven by instance "TriggerWidth_0/WidthAdjuster_GENERATE[14].Width_Adjuster_0/counter_next_reg[7]_i_2__30" located at site "SLICE_X46Y178"
#startgroup
create_pblock CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[14].Width_Adjuster_0/n_0_counter_next_reg[7]_i_2__30
add_cells_to_pblock [get_pblocks  CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[14].Width_Adjuster_0/n_0_counter_next_reg[7]_i_2__30] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="TriggerWidth_0/WidthAdjuster_GENERATE[14].Width_Adjuster_0/n_0_counter_next_reg[7]_i_2__30"}]]]
resize_pblock [get_pblocks CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[14].Width_Adjuster_0/n_0_counter_next_reg[7]_i_2__30] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X0Y3:CLOCKREGION_X0Y3 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2 CLOCKREGION_X1Y3:CLOCKREGION_X1Y3}
#endgroup

# Clock net "TriggerWidth_0/WidthAdjuster_GENERATE[14].Width_Adjuster_0/state[0]" driven by instance "TriggerWidth_0/WidthAdjuster_GENERATE[14].Width_Adjuster_0/state_reg[0]" located at site "SLICE_X47Y178"
#startgroup
create_pblock CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[14].Width_Adjuster_0/state[0]
add_cells_to_pblock [get_pblocks  CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[14].Width_Adjuster_0/state[0]] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="TriggerWidth_0/WidthAdjuster_GENERATE[14].Width_Adjuster_0/state[0]"}]]]
resize_pblock [get_pblocks CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[14].Width_Adjuster_0/state[0]] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X0Y3:CLOCKREGION_X0Y3 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2 CLOCKREGION_X1Y3:CLOCKREGION_X1Y3}
#endgroup

# Clock net "TriggerWidth_0/WidthAdjuster_GENERATE[14].Width_Adjuster_1/n_0_counter_next_reg[7]_i_2__31" driven by instance "TriggerWidth_0/WidthAdjuster_GENERATE[14].Width_Adjuster_1/counter_next_reg[7]_i_2__31" located at site "SLICE_X1Y175"
#startgroup
create_pblock CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[14].Width_Adjuster_1/n_0_counter_next_reg[7]_i_2__31
add_cells_to_pblock [get_pblocks  CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[14].Width_Adjuster_1/n_0_counter_next_reg[7]_i_2__31] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="TriggerWidth_0/WidthAdjuster_GENERATE[14].Width_Adjuster_1/n_0_counter_next_reg[7]_i_2__31"}]]]
resize_pblock [get_pblocks CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[14].Width_Adjuster_1/n_0_counter_next_reg[7]_i_2__31] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X0Y3:CLOCKREGION_X0Y3 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2 CLOCKREGION_X1Y3:CLOCKREGION_X1Y3}
#endgroup

# Clock net "TriggerWidth_0/WidthAdjuster_GENERATE[14].Width_Adjuster_1/state[0]" driven by instance "TriggerWidth_0/WidthAdjuster_GENERATE[14].Width_Adjuster_1/state_reg[0]" located at site "SLICE_X1Y173"
#startgroup
create_pblock CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[14].Width_Adjuster_1/state[0]
add_cells_to_pblock [get_pblocks  CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[14].Width_Adjuster_1/state[0]] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="TriggerWidth_0/WidthAdjuster_GENERATE[14].Width_Adjuster_1/state[0]"}]]]
resize_pblock [get_pblocks CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[14].Width_Adjuster_1/state[0]] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X0Y3:CLOCKREGION_X0Y3 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2 CLOCKREGION_X1Y3:CLOCKREGION_X1Y3}
#endgroup

# Clock net "TriggerWidth_0/WidthAdjuster_GENERATE[15].Width_Adjuster_0/n_0_counter_next_reg[7]_i_2__32" driven by instance "TriggerWidth_0/WidthAdjuster_GENERATE[15].Width_Adjuster_0/counter_next_reg[7]_i_2__32" located at site "SLICE_X36Y175"
#startgroup
create_pblock CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[15].Width_Adjuster_0/n_0_counter_next_reg[7]_i_2__32
add_cells_to_pblock [get_pblocks  CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[15].Width_Adjuster_0/n_0_counter_next_reg[7]_i_2__32] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="TriggerWidth_0/WidthAdjuster_GENERATE[15].Width_Adjuster_0/n_0_counter_next_reg[7]_i_2__32"}]]]
resize_pblock [get_pblocks CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[15].Width_Adjuster_0/n_0_counter_next_reg[7]_i_2__32] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X0Y3:CLOCKREGION_X0Y3 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2 CLOCKREGION_X1Y3:CLOCKREGION_X1Y3}
#endgroup

# Clock net "TriggerWidth_0/WidthAdjuster_GENERATE[15].Width_Adjuster_0/state[0]" driven by instance "TriggerWidth_0/WidthAdjuster_GENERATE[15].Width_Adjuster_0/state_reg[0]" located at site "SLICE_X36Y175"
#startgroup
create_pblock CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[15].Width_Adjuster_0/state[0]
add_cells_to_pblock [get_pblocks  CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[15].Width_Adjuster_0/state[0]] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="TriggerWidth_0/WidthAdjuster_GENERATE[15].Width_Adjuster_0/state[0]"}]]]
resize_pblock [get_pblocks CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[15].Width_Adjuster_0/state[0]] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X0Y3:CLOCKREGION_X0Y3 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2 CLOCKREGION_X1Y3:CLOCKREGION_X1Y3}
#endgroup

# Clock net "TriggerWidth_0/WidthAdjuster_GENERATE[15].Width_Adjuster_1/n_0_counter_next_reg[7]_i_2__33" driven by instance "TriggerWidth_0/WidthAdjuster_GENERATE[15].Width_Adjuster_1/counter_next_reg[7]_i_2__33" located at site "SLICE_X0Y169"
#startgroup
create_pblock CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[15].Width_Adjuster_1/n_0_counter_next_reg[7]_i_2__33
add_cells_to_pblock [get_pblocks  CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[15].Width_Adjuster_1/n_0_counter_next_reg[7]_i_2__33] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="TriggerWidth_0/WidthAdjuster_GENERATE[15].Width_Adjuster_1/n_0_counter_next_reg[7]_i_2__33"}]]]
resize_pblock [get_pblocks CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[15].Width_Adjuster_1/n_0_counter_next_reg[7]_i_2__33] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X0Y3:CLOCKREGION_X0Y3 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2 CLOCKREGION_X1Y3:CLOCKREGION_X1Y3}
#endgroup

# Clock net "TriggerWidth_0/WidthAdjuster_GENERATE[15].Width_Adjuster_1/state[0]" driven by instance "TriggerWidth_0/WidthAdjuster_GENERATE[15].Width_Adjuster_1/state_reg[0]" located at site "SLICE_X2Y169"
#startgroup
create_pblock CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[15].Width_Adjuster_1/state[0]
add_cells_to_pblock [get_pblocks  CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[15].Width_Adjuster_1/state[0]] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="TriggerWidth_0/WidthAdjuster_GENERATE[15].Width_Adjuster_1/state[0]"}]]]
resize_pblock [get_pblocks CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[15].Width_Adjuster_1/state[0]] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X0Y3:CLOCKREGION_X0Y3 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2 CLOCKREGION_X1Y3:CLOCKREGION_X1Y3}
#endgroup

# Clock net "TriggerWidth_0/WidthAdjuster_GENERATE[16].Width_Adjuster_0/n_0_counter_next_reg[7]_i_2__34" driven by instance "TriggerWidth_0/WidthAdjuster_GENERATE[16].Width_Adjuster_0/counter_next_reg[7]_i_2__34" located at site "SLICE_X5Y170"
#startgroup
create_pblock CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[16].Width_Adjuster_0/n_0_counter_next_reg[7]_i_2__34
add_cells_to_pblock [get_pblocks  CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[16].Width_Adjuster_0/n_0_counter_next_reg[7]_i_2__34] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="TriggerWidth_0/WidthAdjuster_GENERATE[16].Width_Adjuster_0/n_0_counter_next_reg[7]_i_2__34"}]]]
resize_pblock [get_pblocks CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[16].Width_Adjuster_0/n_0_counter_next_reg[7]_i_2__34] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X0Y3:CLOCKREGION_X0Y3 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2 CLOCKREGION_X1Y3:CLOCKREGION_X1Y3}
#endgroup

# Clock net "TriggerWidth_0/WidthAdjuster_GENERATE[16].Width_Adjuster_0/state[0]" driven by instance "TriggerWidth_0/WidthAdjuster_GENERATE[16].Width_Adjuster_0/state_reg[0]" located at site "SLICE_X6Y169"
#startgroup
create_pblock CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[16].Width_Adjuster_0/state[0]
add_cells_to_pblock [get_pblocks  CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[16].Width_Adjuster_0/state[0]] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="TriggerWidth_0/WidthAdjuster_GENERATE[16].Width_Adjuster_0/state[0]"}]]]
resize_pblock [get_pblocks CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[16].Width_Adjuster_0/state[0]] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X0Y3:CLOCKREGION_X0Y3 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2 CLOCKREGION_X1Y3:CLOCKREGION_X1Y3}
#endgroup

# Clock net "TriggerWidth_0/WidthAdjuster_GENERATE[16].Width_Adjuster_1/n_0_counter_next_reg[7]_i_2__35" driven by instance "TriggerWidth_0/WidthAdjuster_GENERATE[16].Width_Adjuster_1/counter_next_reg[7]_i_2__35" located at site "SLICE_X38Y173"
#startgroup
create_pblock CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[16].Width_Adjuster_1/n_0_counter_next_reg[7]_i_2__35
add_cells_to_pblock [get_pblocks  CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[16].Width_Adjuster_1/n_0_counter_next_reg[7]_i_2__35] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="TriggerWidth_0/WidthAdjuster_GENERATE[16].Width_Adjuster_1/n_0_counter_next_reg[7]_i_2__35"}]]]
resize_pblock [get_pblocks CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[16].Width_Adjuster_1/n_0_counter_next_reg[7]_i_2__35] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X0Y3:CLOCKREGION_X0Y3 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2 CLOCKREGION_X1Y3:CLOCKREGION_X1Y3}
#endgroup

# Clock net "TriggerWidth_0/WidthAdjuster_GENERATE[16].Width_Adjuster_1/state[0]" driven by instance "TriggerWidth_0/WidthAdjuster_GENERATE[16].Width_Adjuster_1/state_reg[0]" located at site "SLICE_X38Y172"
#startgroup
create_pblock CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[16].Width_Adjuster_1/state[0]
add_cells_to_pblock [get_pblocks  CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[16].Width_Adjuster_1/state[0]] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="TriggerWidth_0/WidthAdjuster_GENERATE[16].Width_Adjuster_1/state[0]"}]]]
resize_pblock [get_pblocks CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[16].Width_Adjuster_1/state[0]] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X0Y3:CLOCKREGION_X0Y3 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2 CLOCKREGION_X1Y3:CLOCKREGION_X1Y3}
#endgroup

# Clock net "TriggerWidth_0/WidthAdjuster_GENERATE[17].Width_Adjuster_0/n_0_counter_next_reg[7]_i_2__36" driven by instance "TriggerWidth_0/WidthAdjuster_GENERATE[17].Width_Adjuster_0/counter_next_reg[7]_i_2__36" located at site "SLICE_X34Y183"
#startgroup
create_pblock CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[17].Width_Adjuster_0/n_0_counter_next_reg[7]_i_2__36
add_cells_to_pblock [get_pblocks  CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[17].Width_Adjuster_0/n_0_counter_next_reg[7]_i_2__36] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="TriggerWidth_0/WidthAdjuster_GENERATE[17].Width_Adjuster_0/n_0_counter_next_reg[7]_i_2__36"}]]]
resize_pblock [get_pblocks CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[17].Width_Adjuster_0/n_0_counter_next_reg[7]_i_2__36] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X0Y3:CLOCKREGION_X0Y3 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2 CLOCKREGION_X1Y3:CLOCKREGION_X1Y3}
#endgroup

# Clock net "TriggerWidth_0/WidthAdjuster_GENERATE[17].Width_Adjuster_0/state[0]" driven by instance "TriggerWidth_0/WidthAdjuster_GENERATE[17].Width_Adjuster_0/state_reg[0]" located at site "SLICE_X34Y181"
#startgroup
create_pblock CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[17].Width_Adjuster_0/state[0]
add_cells_to_pblock [get_pblocks  CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[17].Width_Adjuster_0/state[0]] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="TriggerWidth_0/WidthAdjuster_GENERATE[17].Width_Adjuster_0/state[0]"}]]]
resize_pblock [get_pblocks CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[17].Width_Adjuster_0/state[0]] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X0Y3:CLOCKREGION_X0Y3 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2 CLOCKREGION_X1Y3:CLOCKREGION_X1Y3}
#endgroup

# Clock net "TriggerWidth_0/WidthAdjuster_GENERATE[17].Width_Adjuster_1/n_0_counter_next_reg[7]_i_2__37" driven by instance "TriggerWidth_0/WidthAdjuster_GENERATE[17].Width_Adjuster_1/counter_next_reg[7]_i_2__37" located at site "SLICE_X2Y173"
#startgroup
create_pblock CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[17].Width_Adjuster_1/n_0_counter_next_reg[7]_i_2__37
add_cells_to_pblock [get_pblocks  CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[17].Width_Adjuster_1/n_0_counter_next_reg[7]_i_2__37] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="TriggerWidth_0/WidthAdjuster_GENERATE[17].Width_Adjuster_1/n_0_counter_next_reg[7]_i_2__37"}]]]
resize_pblock [get_pblocks CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[17].Width_Adjuster_1/n_0_counter_next_reg[7]_i_2__37] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X0Y3:CLOCKREGION_X0Y3 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2 CLOCKREGION_X1Y3:CLOCKREGION_X1Y3}
#endgroup

# Clock net "TriggerWidth_0/WidthAdjuster_GENERATE[17].Width_Adjuster_1/state[0]" driven by instance "TriggerWidth_0/WidthAdjuster_GENERATE[17].Width_Adjuster_1/state_reg[0]" located at site "SLICE_X4Y173"
#startgroup
create_pblock CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[17].Width_Adjuster_1/state[0]
add_cells_to_pblock [get_pblocks  CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[17].Width_Adjuster_1/state[0]] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="TriggerWidth_0/WidthAdjuster_GENERATE[17].Width_Adjuster_1/state[0]"}]]]
resize_pblock [get_pblocks CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[17].Width_Adjuster_1/state[0]] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X0Y3:CLOCKREGION_X0Y3 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2 CLOCKREGION_X1Y3:CLOCKREGION_X1Y3}
#endgroup

# Clock net "TriggerWidth_0/WidthAdjuster_GENERATE[18].Width_Adjuster_0/n_0_counter_next_reg[7]_i_2__38" driven by instance "TriggerWidth_0/WidthAdjuster_GENERATE[18].Width_Adjuster_0/counter_next_reg[7]_i_2__38" located at site "SLICE_X10Y172"
#startgroup
create_pblock CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[18].Width_Adjuster_0/n_0_counter_next_reg[7]_i_2__38
add_cells_to_pblock [get_pblocks  CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[18].Width_Adjuster_0/n_0_counter_next_reg[7]_i_2__38] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="TriggerWidth_0/WidthAdjuster_GENERATE[18].Width_Adjuster_0/n_0_counter_next_reg[7]_i_2__38"}]]]
resize_pblock [get_pblocks CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[18].Width_Adjuster_0/n_0_counter_next_reg[7]_i_2__38] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X0Y3:CLOCKREGION_X0Y3 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2 CLOCKREGION_X1Y3:CLOCKREGION_X1Y3}
#endgroup

# Clock net "TriggerWidth_0/WidthAdjuster_GENERATE[18].Width_Adjuster_0/state[0]" driven by instance "TriggerWidth_0/WidthAdjuster_GENERATE[18].Width_Adjuster_0/state_reg[0]" located at site "SLICE_X12Y172"
#startgroup
create_pblock CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[18].Width_Adjuster_0/state[0]
add_cells_to_pblock [get_pblocks  CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[18].Width_Adjuster_0/state[0]] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="TriggerWidth_0/WidthAdjuster_GENERATE[18].Width_Adjuster_0/state[0]"}]]]
resize_pblock [get_pblocks CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[18].Width_Adjuster_0/state[0]] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X0Y3:CLOCKREGION_X0Y3 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2 CLOCKREGION_X1Y3:CLOCKREGION_X1Y3}
#endgroup

# Clock net "TriggerWidth_0/WidthAdjuster_GENERATE[18].Width_Adjuster_1/n_0_counter_next_reg[7]_i_2__39" driven by instance "TriggerWidth_0/WidthAdjuster_GENERATE[18].Width_Adjuster_1/counter_next_reg[7]_i_2__39" located at site "SLICE_X36Y172"
#startgroup
create_pblock CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[18].Width_Adjuster_1/n_0_counter_next_reg[7]_i_2__39
add_cells_to_pblock [get_pblocks  CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[18].Width_Adjuster_1/n_0_counter_next_reg[7]_i_2__39] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="TriggerWidth_0/WidthAdjuster_GENERATE[18].Width_Adjuster_1/n_0_counter_next_reg[7]_i_2__39"}]]]
resize_pblock [get_pblocks CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[18].Width_Adjuster_1/n_0_counter_next_reg[7]_i_2__39] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X0Y3:CLOCKREGION_X0Y3 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2 CLOCKREGION_X1Y3:CLOCKREGION_X1Y3}
#endgroup

# Clock net "TriggerWidth_0/WidthAdjuster_GENERATE[18].Width_Adjuster_1/state[0]" driven by instance "TriggerWidth_0/WidthAdjuster_GENERATE[18].Width_Adjuster_1/state_reg[0]" located at site "SLICE_X34Y172"
#startgroup
create_pblock CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[18].Width_Adjuster_1/state[0]
add_cells_to_pblock [get_pblocks  CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[18].Width_Adjuster_1/state[0]] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="TriggerWidth_0/WidthAdjuster_GENERATE[18].Width_Adjuster_1/state[0]"}]]]
resize_pblock [get_pblocks CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[18].Width_Adjuster_1/state[0]] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X0Y3:CLOCKREGION_X0Y3 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2 CLOCKREGION_X1Y3:CLOCKREGION_X1Y3}
#endgroup

# Clock net "TriggerWidth_0/WidthAdjuster_GENERATE[19].Width_Adjuster_0/n_0_counter_next_reg[7]_i_2__40" driven by instance "TriggerWidth_0/WidthAdjuster_GENERATE[19].Width_Adjuster_0/counter_next_reg[7]_i_2__40" located at site "SLICE_X5Y168"
#startgroup
create_pblock CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[19].Width_Adjuster_0/n_0_counter_next_reg[7]_i_2__40
add_cells_to_pblock [get_pblocks  CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[19].Width_Adjuster_0/n_0_counter_next_reg[7]_i_2__40] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="TriggerWidth_0/WidthAdjuster_GENERATE[19].Width_Adjuster_0/n_0_counter_next_reg[7]_i_2__40"}]]]
resize_pblock [get_pblocks CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[19].Width_Adjuster_0/n_0_counter_next_reg[7]_i_2__40] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X0Y3:CLOCKREGION_X0Y3 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2 CLOCKREGION_X1Y3:CLOCKREGION_X1Y3}
#endgroup

# Clock net "TriggerWidth_0/WidthAdjuster_GENERATE[19].Width_Adjuster_0/state[0]" driven by instance "TriggerWidth_0/WidthAdjuster_GENERATE[19].Width_Adjuster_0/state_reg[0]" located at site "SLICE_X5Y169"
#startgroup
create_pblock CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[19].Width_Adjuster_0/state[0]
add_cells_to_pblock [get_pblocks  CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[19].Width_Adjuster_0/state[0]] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="TriggerWidth_0/WidthAdjuster_GENERATE[19].Width_Adjuster_0/state[0]"}]]]
resize_pblock [get_pblocks CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[19].Width_Adjuster_0/state[0]] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X0Y3:CLOCKREGION_X0Y3 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2 CLOCKREGION_X1Y3:CLOCKREGION_X1Y3}
#endgroup

# Clock net "TriggerWidth_0/WidthAdjuster_GENERATE[19].Width_Adjuster_1/n_0_counter_next_reg[7]_i_2__41" driven by instance "TriggerWidth_0/WidthAdjuster_GENERATE[19].Width_Adjuster_1/counter_next_reg[7]_i_2__41" located at site "SLICE_X19Y180"
#startgroup
create_pblock CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[19].Width_Adjuster_1/n_0_counter_next_reg[7]_i_2__41
add_cells_to_pblock [get_pblocks  CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[19].Width_Adjuster_1/n_0_counter_next_reg[7]_i_2__41] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="TriggerWidth_0/WidthAdjuster_GENERATE[19].Width_Adjuster_1/n_0_counter_next_reg[7]_i_2__41"}]]]
resize_pblock [get_pblocks CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[19].Width_Adjuster_1/n_0_counter_next_reg[7]_i_2__41] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X0Y3:CLOCKREGION_X0Y3 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2 CLOCKREGION_X1Y3:CLOCKREGION_X1Y3}
#endgroup

# Clock net "TriggerWidth_0/WidthAdjuster_GENERATE[19].Width_Adjuster_1/state[0]" driven by instance "TriggerWidth_0/WidthAdjuster_GENERATE[19].Width_Adjuster_1/state_reg[0]" located at site "SLICE_X19Y179"
#startgroup
create_pblock CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[19].Width_Adjuster_1/state[0]
add_cells_to_pblock [get_pblocks  CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[19].Width_Adjuster_1/state[0]] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="TriggerWidth_0/WidthAdjuster_GENERATE[19].Width_Adjuster_1/state[0]"}]]]
resize_pblock [get_pblocks CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[19].Width_Adjuster_1/state[0]] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X0Y3:CLOCKREGION_X0Y3 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2 CLOCKREGION_X1Y3:CLOCKREGION_X1Y3}
#endgroup

# Clock net "TriggerWidth_0/WidthAdjuster_GENERATE[1].Width_Adjuster_0/n_0_counter_next_reg[7]_i_2__4" driven by instance "TriggerWidth_0/WidthAdjuster_GENERATE[1].Width_Adjuster_0/counter_next_reg[7]_i_2__4" located at site "SLICE_X31Y178"
#startgroup
create_pblock CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[1].Width_Adjuster_0/n_0_counter_next_reg[7]_i_2__4
add_cells_to_pblock [get_pblocks  CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[1].Width_Adjuster_0/n_0_counter_next_reg[7]_i_2__4] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="TriggerWidth_0/WidthAdjuster_GENERATE[1].Width_Adjuster_0/n_0_counter_next_reg[7]_i_2__4"}]]]
resize_pblock [get_pblocks CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[1].Width_Adjuster_0/n_0_counter_next_reg[7]_i_2__4] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X0Y3:CLOCKREGION_X0Y3 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2 CLOCKREGION_X1Y3:CLOCKREGION_X1Y3}
#endgroup

# Clock net "TriggerWidth_0/WidthAdjuster_GENERATE[1].Width_Adjuster_0/state[0]" driven by instance "TriggerWidth_0/WidthAdjuster_GENERATE[1].Width_Adjuster_0/state_reg[0]" located at site "SLICE_X32Y179"
#startgroup
create_pblock CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[1].Width_Adjuster_0/state[0]
add_cells_to_pblock [get_pblocks  CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[1].Width_Adjuster_0/state[0]] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="TriggerWidth_0/WidthAdjuster_GENERATE[1].Width_Adjuster_0/state[0]"}]]]
resize_pblock [get_pblocks CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[1].Width_Adjuster_0/state[0]] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X0Y3:CLOCKREGION_X0Y3 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2 CLOCKREGION_X1Y3:CLOCKREGION_X1Y3}
#endgroup

# Clock net "TriggerWidth_0/WidthAdjuster_GENERATE[1].Width_Adjuster_1/n_0_counter_next_reg[7]_i_2__5" driven by instance "TriggerWidth_0/WidthAdjuster_GENERATE[1].Width_Adjuster_1/counter_next_reg[7]_i_2__5" located at site "SLICE_X26Y181"
#startgroup
create_pblock CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[1].Width_Adjuster_1/n_0_counter_next_reg[7]_i_2__5
add_cells_to_pblock [get_pblocks  CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[1].Width_Adjuster_1/n_0_counter_next_reg[7]_i_2__5] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="TriggerWidth_0/WidthAdjuster_GENERATE[1].Width_Adjuster_1/n_0_counter_next_reg[7]_i_2__5"}]]]
resize_pblock [get_pblocks CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[1].Width_Adjuster_1/n_0_counter_next_reg[7]_i_2__5] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X0Y3:CLOCKREGION_X0Y3 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2 CLOCKREGION_X1Y3:CLOCKREGION_X1Y3}
#endgroup

# Clock net "TriggerWidth_0/WidthAdjuster_GENERATE[1].Width_Adjuster_1/state[0]" driven by instance "TriggerWidth_0/WidthAdjuster_GENERATE[1].Width_Adjuster_1/state_reg[0]" located at site "SLICE_X27Y181"
#startgroup
create_pblock CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[1].Width_Adjuster_1/state[0]
add_cells_to_pblock [get_pblocks  CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[1].Width_Adjuster_1/state[0]] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="TriggerWidth_0/WidthAdjuster_GENERATE[1].Width_Adjuster_1/state[0]"}]]]
resize_pblock [get_pblocks CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[1].Width_Adjuster_1/state[0]] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X0Y3:CLOCKREGION_X0Y3 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2 CLOCKREGION_X1Y3:CLOCKREGION_X1Y3}
#endgroup

# Clock net "TriggerWidth_0/WidthAdjuster_GENERATE[20].Width_Adjuster_0/n_0_counter_next_reg[7]_i_2__42" driven by instance "TriggerWidth_0/WidthAdjuster_GENERATE[20].Width_Adjuster_0/counter_next_reg[7]_i_2__42" located at site "SLICE_X6Y173"
#startgroup
create_pblock CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[20].Width_Adjuster_0/n_0_counter_next_reg[7]_i_2__42
add_cells_to_pblock [get_pblocks  CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[20].Width_Adjuster_0/n_0_counter_next_reg[7]_i_2__42] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="TriggerWidth_0/WidthAdjuster_GENERATE[20].Width_Adjuster_0/n_0_counter_next_reg[7]_i_2__42"}]]]
resize_pblock [get_pblocks CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[20].Width_Adjuster_0/n_0_counter_next_reg[7]_i_2__42] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X0Y3:CLOCKREGION_X0Y3 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2 CLOCKREGION_X1Y3:CLOCKREGION_X1Y3}
#endgroup

# Clock net "TriggerWidth_0/WidthAdjuster_GENERATE[20].Width_Adjuster_0/state[0]" driven by instance "TriggerWidth_0/WidthAdjuster_GENERATE[20].Width_Adjuster_0/state_reg[0]" located at site "SLICE_X8Y173"
#startgroup
create_pblock CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[20].Width_Adjuster_0/state[0]
add_cells_to_pblock [get_pblocks  CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[20].Width_Adjuster_0/state[0]] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="TriggerWidth_0/WidthAdjuster_GENERATE[20].Width_Adjuster_0/state[0]"}]]]
resize_pblock [get_pblocks CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[20].Width_Adjuster_0/state[0]] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X0Y3:CLOCKREGION_X0Y3 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2 CLOCKREGION_X1Y3:CLOCKREGION_X1Y3}
#endgroup

# Clock net "TriggerWidth_0/WidthAdjuster_GENERATE[20].Width_Adjuster_1/n_0_counter_next_reg[7]_i_2__43" driven by instance "TriggerWidth_0/WidthAdjuster_GENERATE[20].Width_Adjuster_1/counter_next_reg[7]_i_2__43" located at site "SLICE_X37Y170"
#startgroup
create_pblock CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[20].Width_Adjuster_1/n_0_counter_next_reg[7]_i_2__43
add_cells_to_pblock [get_pblocks  CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[20].Width_Adjuster_1/n_0_counter_next_reg[7]_i_2__43] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="TriggerWidth_0/WidthAdjuster_GENERATE[20].Width_Adjuster_1/n_0_counter_next_reg[7]_i_2__43"}]]]
resize_pblock [get_pblocks CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[20].Width_Adjuster_1/n_0_counter_next_reg[7]_i_2__43] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X0Y3:CLOCKREGION_X0Y3 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2 CLOCKREGION_X1Y3:CLOCKREGION_X1Y3}
#endgroup

# Clock net "TriggerWidth_0/WidthAdjuster_GENERATE[20].Width_Adjuster_1/state[0]" driven by instance "TriggerWidth_0/WidthAdjuster_GENERATE[20].Width_Adjuster_1/state_reg[0]" located at site "SLICE_X32Y170"
#startgroup
create_pblock CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[20].Width_Adjuster_1/state[0]
add_cells_to_pblock [get_pblocks  CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[20].Width_Adjuster_1/state[0]] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="TriggerWidth_0/WidthAdjuster_GENERATE[20].Width_Adjuster_1/state[0]"}]]]
resize_pblock [get_pblocks CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[20].Width_Adjuster_1/state[0]] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X0Y3:CLOCKREGION_X0Y3 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2 CLOCKREGION_X1Y3:CLOCKREGION_X1Y3}
#endgroup

# Clock net "TriggerWidth_0/WidthAdjuster_GENERATE[21].Width_Adjuster_0/n_0_counter_next_reg[7]_i_2__44" driven by instance "TriggerWidth_0/WidthAdjuster_GENERATE[21].Width_Adjuster_0/counter_next_reg[7]_i_2__44" located at site "SLICE_X13Y177"
#startgroup
create_pblock CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[21].Width_Adjuster_0/n_0_counter_next_reg[7]_i_2__44
add_cells_to_pblock [get_pblocks  CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[21].Width_Adjuster_0/n_0_counter_next_reg[7]_i_2__44] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="TriggerWidth_0/WidthAdjuster_GENERATE[21].Width_Adjuster_0/n_0_counter_next_reg[7]_i_2__44"}]]]
resize_pblock [get_pblocks CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[21].Width_Adjuster_0/n_0_counter_next_reg[7]_i_2__44] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X0Y3:CLOCKREGION_X0Y3 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2 CLOCKREGION_X1Y3:CLOCKREGION_X1Y3}
#endgroup

# Clock net "TriggerWidth_0/WidthAdjuster_GENERATE[21].Width_Adjuster_0/state[0]" driven by instance "TriggerWidth_0/WidthAdjuster_GENERATE[21].Width_Adjuster_0/state_reg[0]" located at site "SLICE_X13Y175"
#startgroup
create_pblock CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[21].Width_Adjuster_0/state[0]
add_cells_to_pblock [get_pblocks  CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[21].Width_Adjuster_0/state[0]] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="TriggerWidth_0/WidthAdjuster_GENERATE[21].Width_Adjuster_0/state[0]"}]]]
resize_pblock [get_pblocks CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[21].Width_Adjuster_0/state[0]] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X0Y3:CLOCKREGION_X0Y3 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2 CLOCKREGION_X1Y3:CLOCKREGION_X1Y3}
#endgroup

# Clock net "TriggerWidth_0/WidthAdjuster_GENERATE[21].Width_Adjuster_1/n_0_counter_next_reg[7]_i_2__45" driven by instance "TriggerWidth_0/WidthAdjuster_GENERATE[21].Width_Adjuster_1/counter_next_reg[7]_i_2__45" located at site "SLICE_X32Y176"
#startgroup
create_pblock CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[21].Width_Adjuster_1/n_0_counter_next_reg[7]_i_2__45
add_cells_to_pblock [get_pblocks  CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[21].Width_Adjuster_1/n_0_counter_next_reg[7]_i_2__45] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="TriggerWidth_0/WidthAdjuster_GENERATE[21].Width_Adjuster_1/n_0_counter_next_reg[7]_i_2__45"}]]]
resize_pblock [get_pblocks CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[21].Width_Adjuster_1/n_0_counter_next_reg[7]_i_2__45] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X0Y3:CLOCKREGION_X0Y3 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2 CLOCKREGION_X1Y3:CLOCKREGION_X1Y3}
#endgroup

# Clock net "TriggerWidth_0/WidthAdjuster_GENERATE[21].Width_Adjuster_1/state[0]" driven by instance "TriggerWidth_0/WidthAdjuster_GENERATE[21].Width_Adjuster_1/state_reg[0]" located at site "SLICE_X32Y175"
#startgroup
create_pblock CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[21].Width_Adjuster_1/state[0]
add_cells_to_pblock [get_pblocks  CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[21].Width_Adjuster_1/state[0]] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="TriggerWidth_0/WidthAdjuster_GENERATE[21].Width_Adjuster_1/state[0]"}]]]
resize_pblock [get_pblocks CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[21].Width_Adjuster_1/state[0]] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X0Y3:CLOCKREGION_X0Y3 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2 CLOCKREGION_X1Y3:CLOCKREGION_X1Y3}
#endgroup

# Clock net "TriggerWidth_0/WidthAdjuster_GENERATE[22].Width_Adjuster_0/n_0_counter_next_reg[7]_i_2__46" driven by instance "TriggerWidth_0/WidthAdjuster_GENERATE[22].Width_Adjuster_0/counter_next_reg[7]_i_2__46" located at site "SLICE_X16Y171"
#startgroup
create_pblock CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[22].Width_Adjuster_0/n_0_counter_next_reg[7]_i_2__46
add_cells_to_pblock [get_pblocks  CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[22].Width_Adjuster_0/n_0_counter_next_reg[7]_i_2__46] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="TriggerWidth_0/WidthAdjuster_GENERATE[22].Width_Adjuster_0/n_0_counter_next_reg[7]_i_2__46"}]]]
resize_pblock [get_pblocks CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[22].Width_Adjuster_0/n_0_counter_next_reg[7]_i_2__46] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X0Y3:CLOCKREGION_X0Y3 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2 CLOCKREGION_X1Y3:CLOCKREGION_X1Y3}
#endgroup

# Clock net "TriggerWidth_0/WidthAdjuster_GENERATE[22].Width_Adjuster_0/state[0]" driven by instance "TriggerWidth_0/WidthAdjuster_GENERATE[22].Width_Adjuster_0/state_reg[0]" located at site "SLICE_X15Y171"
#startgroup
create_pblock CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[22].Width_Adjuster_0/state[0]
add_cells_to_pblock [get_pblocks  CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[22].Width_Adjuster_0/state[0]] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="TriggerWidth_0/WidthAdjuster_GENERATE[22].Width_Adjuster_0/state[0]"}]]]
resize_pblock [get_pblocks CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[22].Width_Adjuster_0/state[0]] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X0Y3:CLOCKREGION_X0Y3 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2 CLOCKREGION_X1Y3:CLOCKREGION_X1Y3}
#endgroup

# Clock net "TriggerWidth_0/WidthAdjuster_GENERATE[22].Width_Adjuster_1/n_0_counter_next_reg[7]_i_2__47" driven by instance "TriggerWidth_0/WidthAdjuster_GENERATE[22].Width_Adjuster_1/counter_next_reg[7]_i_2__47" located at site "SLICE_X33Y168"
#startgroup
create_pblock CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[22].Width_Adjuster_1/n_0_counter_next_reg[7]_i_2__47
add_cells_to_pblock [get_pblocks  CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[22].Width_Adjuster_1/n_0_counter_next_reg[7]_i_2__47] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="TriggerWidth_0/WidthAdjuster_GENERATE[22].Width_Adjuster_1/n_0_counter_next_reg[7]_i_2__47"}]]]
resize_pblock [get_pblocks CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[22].Width_Adjuster_1/n_0_counter_next_reg[7]_i_2__47] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X0Y3:CLOCKREGION_X0Y3 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2 CLOCKREGION_X1Y3:CLOCKREGION_X1Y3}
#endgroup

# Clock net "TriggerWidth_0/WidthAdjuster_GENERATE[22].Width_Adjuster_1/state[0]" driven by instance "TriggerWidth_0/WidthAdjuster_GENERATE[22].Width_Adjuster_1/state_reg[0]" located at site "SLICE_X32Y167"
#startgroup
create_pblock CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[22].Width_Adjuster_1/state[0]
add_cells_to_pblock [get_pblocks  CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[22].Width_Adjuster_1/state[0]] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="TriggerWidth_0/WidthAdjuster_GENERATE[22].Width_Adjuster_1/state[0]"}]]]
resize_pblock [get_pblocks CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[22].Width_Adjuster_1/state[0]] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X0Y3:CLOCKREGION_X0Y3 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2 CLOCKREGION_X1Y3:CLOCKREGION_X1Y3}
#endgroup

# Clock net "TriggerWidth_0/WidthAdjuster_GENERATE[23].Width_Adjuster_0/n_0_counter_next_reg[7]_i_2__48" driven by instance "TriggerWidth_0/WidthAdjuster_GENERATE[23].Width_Adjuster_0/counter_next_reg[7]_i_2__48" located at site "SLICE_X32Y185"
#startgroup
create_pblock CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[23].Width_Adjuster_0/n_0_counter_next_reg[7]_i_2__48
add_cells_to_pblock [get_pblocks  CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[23].Width_Adjuster_0/n_0_counter_next_reg[7]_i_2__48] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="TriggerWidth_0/WidthAdjuster_GENERATE[23].Width_Adjuster_0/n_0_counter_next_reg[7]_i_2__48"}]]]
resize_pblock [get_pblocks CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[23].Width_Adjuster_0/n_0_counter_next_reg[7]_i_2__48] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X0Y3:CLOCKREGION_X0Y3 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2 CLOCKREGION_X1Y3:CLOCKREGION_X1Y3}
#endgroup

# Clock net "TriggerWidth_0/WidthAdjuster_GENERATE[23].Width_Adjuster_0/state[0]" driven by instance "TriggerWidth_0/WidthAdjuster_GENERATE[23].Width_Adjuster_0/state_reg[0]" located at site "SLICE_X32Y187"
#startgroup
create_pblock CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[23].Width_Adjuster_0/state[0]
add_cells_to_pblock [get_pblocks  CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[23].Width_Adjuster_0/state[0]] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="TriggerWidth_0/WidthAdjuster_GENERATE[23].Width_Adjuster_0/state[0]"}]]]
resize_pblock [get_pblocks CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[23].Width_Adjuster_0/state[0]] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X0Y3:CLOCKREGION_X0Y3 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2 CLOCKREGION_X1Y3:CLOCKREGION_X1Y3}
#endgroup

# Clock net "TriggerWidth_0/WidthAdjuster_GENERATE[23].Width_Adjuster_1/n_0_counter_next_reg[7]_i_2__49" driven by instance "TriggerWidth_0/WidthAdjuster_GENERATE[23].Width_Adjuster_1/counter_next_reg[7]_i_2__49" located at site "SLICE_X13Y174"
#startgroup
create_pblock CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[23].Width_Adjuster_1/n_0_counter_next_reg[7]_i_2__49
add_cells_to_pblock [get_pblocks  CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[23].Width_Adjuster_1/n_0_counter_next_reg[7]_i_2__49] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="TriggerWidth_0/WidthAdjuster_GENERATE[23].Width_Adjuster_1/n_0_counter_next_reg[7]_i_2__49"}]]]
resize_pblock [get_pblocks CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[23].Width_Adjuster_1/n_0_counter_next_reg[7]_i_2__49] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X0Y3:CLOCKREGION_X0Y3 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2 CLOCKREGION_X1Y3:CLOCKREGION_X1Y3}
#endgroup

# Clock net "TriggerWidth_0/WidthAdjuster_GENERATE[23].Width_Adjuster_1/state[0]" driven by instance "TriggerWidth_0/WidthAdjuster_GENERATE[23].Width_Adjuster_1/state_reg[0]" located at site "SLICE_X13Y173"
#startgroup
create_pblock CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[23].Width_Adjuster_1/state[0]
add_cells_to_pblock [get_pblocks  CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[23].Width_Adjuster_1/state[0]] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="TriggerWidth_0/WidthAdjuster_GENERATE[23].Width_Adjuster_1/state[0]"}]]]
resize_pblock [get_pblocks CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[23].Width_Adjuster_1/state[0]] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X0Y3:CLOCKREGION_X0Y3 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2 CLOCKREGION_X1Y3:CLOCKREGION_X1Y3}
#endgroup

# Clock net "TriggerWidth_0/WidthAdjuster_GENERATE[24].Width_Adjuster_0/n_0_counter_next_reg[7]_i_2__50" driven by instance "TriggerWidth_0/WidthAdjuster_GENERATE[24].Width_Adjuster_0/counter_next_reg[7]_i_2__50" located at site "SLICE_X6Y183"
#startgroup
create_pblock CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[24].Width_Adjuster_0/n_0_counter_next_reg[7]_i_2__50
add_cells_to_pblock [get_pblocks  CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[24].Width_Adjuster_0/n_0_counter_next_reg[7]_i_2__50] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="TriggerWidth_0/WidthAdjuster_GENERATE[24].Width_Adjuster_0/n_0_counter_next_reg[7]_i_2__50"}]]]
resize_pblock [get_pblocks CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[24].Width_Adjuster_0/n_0_counter_next_reg[7]_i_2__50] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X0Y3:CLOCKREGION_X0Y3 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2 CLOCKREGION_X1Y3:CLOCKREGION_X1Y3}
#endgroup

# Clock net "TriggerWidth_0/WidthAdjuster_GENERATE[24].Width_Adjuster_0/state[0]" driven by instance "TriggerWidth_0/WidthAdjuster_GENERATE[24].Width_Adjuster_0/state_reg[0]" located at site "SLICE_X7Y181"
#startgroup
create_pblock CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[24].Width_Adjuster_0/state[0]
add_cells_to_pblock [get_pblocks  CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[24].Width_Adjuster_0/state[0]] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="TriggerWidth_0/WidthAdjuster_GENERATE[24].Width_Adjuster_0/state[0]"}]]]
resize_pblock [get_pblocks CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[24].Width_Adjuster_0/state[0]] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X0Y3:CLOCKREGION_X0Y3 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2 CLOCKREGION_X1Y3:CLOCKREGION_X1Y3}
#endgroup

# Clock net "TriggerWidth_0/WidthAdjuster_GENERATE[24].Width_Adjuster_1/n_0_counter_next_reg[7]_i_2__51" driven by instance "TriggerWidth_0/WidthAdjuster_GENERATE[24].Width_Adjuster_1/counter_next_reg[7]_i_2__51" located at site "SLICE_X34Y169"
#startgroup
create_pblock CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[24].Width_Adjuster_1/n_0_counter_next_reg[7]_i_2__51
add_cells_to_pblock [get_pblocks  CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[24].Width_Adjuster_1/n_0_counter_next_reg[7]_i_2__51] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="TriggerWidth_0/WidthAdjuster_GENERATE[24].Width_Adjuster_1/n_0_counter_next_reg[7]_i_2__51"}]]]
resize_pblock [get_pblocks CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[24].Width_Adjuster_1/n_0_counter_next_reg[7]_i_2__51] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X0Y3:CLOCKREGION_X0Y3 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2 CLOCKREGION_X1Y3:CLOCKREGION_X1Y3}
#endgroup

# Clock net "TriggerWidth_0/WidthAdjuster_GENERATE[24].Width_Adjuster_1/state[0]" driven by instance "TriggerWidth_0/WidthAdjuster_GENERATE[24].Width_Adjuster_1/state_reg[0]" located at site "SLICE_X35Y169"
#startgroup
create_pblock CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[24].Width_Adjuster_1/state[0]
add_cells_to_pblock [get_pblocks  CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[24].Width_Adjuster_1/state[0]] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="TriggerWidth_0/WidthAdjuster_GENERATE[24].Width_Adjuster_1/state[0]"}]]]
resize_pblock [get_pblocks CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[24].Width_Adjuster_1/state[0]] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X0Y3:CLOCKREGION_X0Y3 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2 CLOCKREGION_X1Y3:CLOCKREGION_X1Y3}
#endgroup

# Clock net "TriggerWidth_0/WidthAdjuster_GENERATE[25].Width_Adjuster_0/n_0_counter_next_reg[7]_i_2__52" driven by instance "TriggerWidth_0/WidthAdjuster_GENERATE[25].Width_Adjuster_0/counter_next_reg[7]_i_2__52" located at site "SLICE_X43Y171"
#startgroup
create_pblock CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[25].Width_Adjuster_0/n_0_counter_next_reg[7]_i_2__52
add_cells_to_pblock [get_pblocks  CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[25].Width_Adjuster_0/n_0_counter_next_reg[7]_i_2__52] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="TriggerWidth_0/WidthAdjuster_GENERATE[25].Width_Adjuster_0/n_0_counter_next_reg[7]_i_2__52"}]]]
resize_pblock [get_pblocks CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[25].Width_Adjuster_0/n_0_counter_next_reg[7]_i_2__52] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X0Y3:CLOCKREGION_X0Y3 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2 CLOCKREGION_X1Y3:CLOCKREGION_X1Y3}
#endgroup

# Clock net "TriggerWidth_0/WidthAdjuster_GENERATE[25].Width_Adjuster_0/state[0]" driven by instance "TriggerWidth_0/WidthAdjuster_GENERATE[25].Width_Adjuster_0/state_reg[0]" located at site "SLICE_X42Y172"
#startgroup
create_pblock CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[25].Width_Adjuster_0/state[0]
add_cells_to_pblock [get_pblocks  CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[25].Width_Adjuster_0/state[0]] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="TriggerWidth_0/WidthAdjuster_GENERATE[25].Width_Adjuster_0/state[0]"}]]]
resize_pblock [get_pblocks CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[25].Width_Adjuster_0/state[0]] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X0Y3:CLOCKREGION_X0Y3 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2 CLOCKREGION_X1Y3:CLOCKREGION_X1Y3}
#endgroup

# Clock net "TriggerWidth_0/WidthAdjuster_GENERATE[25].Width_Adjuster_1/n_0_counter_next_reg[7]_i_2__53" driven by instance "TriggerWidth_0/WidthAdjuster_GENERATE[25].Width_Adjuster_1/counter_next_reg[7]_i_2__53" located at site "SLICE_X10Y170"
#startgroup
create_pblock CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[25].Width_Adjuster_1/n_0_counter_next_reg[7]_i_2__53
add_cells_to_pblock [get_pblocks  CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[25].Width_Adjuster_1/n_0_counter_next_reg[7]_i_2__53] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="TriggerWidth_0/WidthAdjuster_GENERATE[25].Width_Adjuster_1/n_0_counter_next_reg[7]_i_2__53"}]]]
resize_pblock [get_pblocks CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[25].Width_Adjuster_1/n_0_counter_next_reg[7]_i_2__53] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X0Y3:CLOCKREGION_X0Y3 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2 CLOCKREGION_X1Y3:CLOCKREGION_X1Y3}
#endgroup

# Clock net "TriggerWidth_0/WidthAdjuster_GENERATE[25].Width_Adjuster_1/state[0]" driven by instance "TriggerWidth_0/WidthAdjuster_GENERATE[25].Width_Adjuster_1/state_reg[0]" located at site "SLICE_X11Y170"
#startgroup
create_pblock CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[25].Width_Adjuster_1/state[0]
add_cells_to_pblock [get_pblocks  CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[25].Width_Adjuster_1/state[0]] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="TriggerWidth_0/WidthAdjuster_GENERATE[25].Width_Adjuster_1/state[0]"}]]]
resize_pblock [get_pblocks CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[25].Width_Adjuster_1/state[0]] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X0Y3:CLOCKREGION_X0Y3 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2 CLOCKREGION_X1Y3:CLOCKREGION_X1Y3}
#endgroup

# Clock net "TriggerWidth_0/WidthAdjuster_GENERATE[26].Width_Adjuster_0/n_0_counter_next_reg[7]_i_2__54" driven by instance "TriggerWidth_0/WidthAdjuster_GENERATE[26].Width_Adjuster_0/counter_next_reg[7]_i_2__54" located at site "SLICE_X13Y184"
#startgroup
create_pblock CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[26].Width_Adjuster_0/n_0_counter_next_reg[7]_i_2__54
add_cells_to_pblock [get_pblocks  CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[26].Width_Adjuster_0/n_0_counter_next_reg[7]_i_2__54] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="TriggerWidth_0/WidthAdjuster_GENERATE[26].Width_Adjuster_0/n_0_counter_next_reg[7]_i_2__54"}]]]
resize_pblock [get_pblocks CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[26].Width_Adjuster_0/n_0_counter_next_reg[7]_i_2__54] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X0Y3:CLOCKREGION_X0Y3 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2 CLOCKREGION_X1Y3:CLOCKREGION_X1Y3}
#endgroup

# Clock net "TriggerWidth_0/WidthAdjuster_GENERATE[26].Width_Adjuster_0/state[0]" driven by instance "TriggerWidth_0/WidthAdjuster_GENERATE[26].Width_Adjuster_0/state_reg[0]" located at site "SLICE_X13Y184"
#startgroup
create_pblock CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[26].Width_Adjuster_0/state[0]
add_cells_to_pblock [get_pblocks  CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[26].Width_Adjuster_0/state[0]] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="TriggerWidth_0/WidthAdjuster_GENERATE[26].Width_Adjuster_0/state[0]"}]]]
resize_pblock [get_pblocks CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[26].Width_Adjuster_0/state[0]] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X0Y3:CLOCKREGION_X0Y3 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2 CLOCKREGION_X1Y3:CLOCKREGION_X1Y3}
#endgroup

# Clock net "TriggerWidth_0/WidthAdjuster_GENERATE[26].Width_Adjuster_1/n_0_counter_next_reg[7]_i_2__55" driven by instance "TriggerWidth_0/WidthAdjuster_GENERATE[26].Width_Adjuster_1/counter_next_reg[7]_i_2__55" located at site "SLICE_X25Y184"
#startgroup
create_pblock CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[26].Width_Adjuster_1/n_0_counter_next_reg[7]_i_2__55
add_cells_to_pblock [get_pblocks  CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[26].Width_Adjuster_1/n_0_counter_next_reg[7]_i_2__55] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="TriggerWidth_0/WidthAdjuster_GENERATE[26].Width_Adjuster_1/n_0_counter_next_reg[7]_i_2__55"}]]]
resize_pblock [get_pblocks CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[26].Width_Adjuster_1/n_0_counter_next_reg[7]_i_2__55] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X0Y3:CLOCKREGION_X0Y3 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2 CLOCKREGION_X1Y3:CLOCKREGION_X1Y3}
#endgroup

# Clock net "TriggerWidth_0/WidthAdjuster_GENERATE[26].Width_Adjuster_1/state[0]" driven by instance "TriggerWidth_0/WidthAdjuster_GENERATE[26].Width_Adjuster_1/state_reg[0]" located at site "SLICE_X24Y184"
#startgroup
create_pblock CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[26].Width_Adjuster_1/state[0]
add_cells_to_pblock [get_pblocks  CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[26].Width_Adjuster_1/state[0]] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="TriggerWidth_0/WidthAdjuster_GENERATE[26].Width_Adjuster_1/state[0]"}]]]
resize_pblock [get_pblocks CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[26].Width_Adjuster_1/state[0]] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X0Y3:CLOCKREGION_X0Y3 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2 CLOCKREGION_X1Y3:CLOCKREGION_X1Y3}
#endgroup

# Clock net "TriggerWidth_0/WidthAdjuster_GENERATE[27].Width_Adjuster_0/n_0_counter_next_reg[7]_i_2__56" driven by instance "TriggerWidth_0/WidthAdjuster_GENERATE[27].Width_Adjuster_0/counter_next_reg[7]_i_2__56" located at site "SLICE_X0Y169"
#startgroup
create_pblock CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[27].Width_Adjuster_0/n_0_counter_next_reg[7]_i_2__56
add_cells_to_pblock [get_pblocks  CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[27].Width_Adjuster_0/n_0_counter_next_reg[7]_i_2__56] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="TriggerWidth_0/WidthAdjuster_GENERATE[27].Width_Adjuster_0/n_0_counter_next_reg[7]_i_2__56"}]]]
resize_pblock [get_pblocks CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[27].Width_Adjuster_0/n_0_counter_next_reg[7]_i_2__56] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X0Y3:CLOCKREGION_X0Y3 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2 CLOCKREGION_X1Y3:CLOCKREGION_X1Y3}
#endgroup

# Clock net "TriggerWidth_0/WidthAdjuster_GENERATE[27].Width_Adjuster_0/state[0]" driven by instance "TriggerWidth_0/WidthAdjuster_GENERATE[27].Width_Adjuster_0/state_reg[0]" located at site "SLICE_X0Y169"
#startgroup
create_pblock CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[27].Width_Adjuster_0/state[0]
add_cells_to_pblock [get_pblocks  CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[27].Width_Adjuster_0/state[0]] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="TriggerWidth_0/WidthAdjuster_GENERATE[27].Width_Adjuster_0/state[0]"}]]]
resize_pblock [get_pblocks CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[27].Width_Adjuster_0/state[0]] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X0Y3:CLOCKREGION_X0Y3 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2 CLOCKREGION_X1Y3:CLOCKREGION_X1Y3}
#endgroup

# Clock net "TriggerWidth_0/WidthAdjuster_GENERATE[27].Width_Adjuster_1/n_0_counter_next_reg[7]_i_2__57" driven by instance "TriggerWidth_0/WidthAdjuster_GENERATE[27].Width_Adjuster_1/counter_next_reg[7]_i_2__57" located at site "SLICE_X14Y183"
#startgroup
create_pblock CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[27].Width_Adjuster_1/n_0_counter_next_reg[7]_i_2__57
add_cells_to_pblock [get_pblocks  CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[27].Width_Adjuster_1/n_0_counter_next_reg[7]_i_2__57] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="TriggerWidth_0/WidthAdjuster_GENERATE[27].Width_Adjuster_1/n_0_counter_next_reg[7]_i_2__57"}]]]
resize_pblock [get_pblocks CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[27].Width_Adjuster_1/n_0_counter_next_reg[7]_i_2__57] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X0Y3:CLOCKREGION_X0Y3 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2 CLOCKREGION_X1Y3:CLOCKREGION_X1Y3}
#endgroup

# Clock net "TriggerWidth_0/WidthAdjuster_GENERATE[27].Width_Adjuster_1/state[0]" driven by instance "TriggerWidth_0/WidthAdjuster_GENERATE[27].Width_Adjuster_1/state_reg[0]" located at site "SLICE_X15Y181"
#startgroup
create_pblock CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[27].Width_Adjuster_1/state[0]
add_cells_to_pblock [get_pblocks  CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[27].Width_Adjuster_1/state[0]] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="TriggerWidth_0/WidthAdjuster_GENERATE[27].Width_Adjuster_1/state[0]"}]]]
resize_pblock [get_pblocks CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[27].Width_Adjuster_1/state[0]] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X0Y3:CLOCKREGION_X0Y3 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2 CLOCKREGION_X1Y3:CLOCKREGION_X1Y3}
#endgroup

# Clock net "TriggerWidth_0/WidthAdjuster_GENERATE[28].Width_Adjuster_0/n_0_counter_next_reg[7]_i_2__58" driven by instance "TriggerWidth_0/WidthAdjuster_GENERATE[28].Width_Adjuster_0/counter_next_reg[7]_i_2__58" located at site "SLICE_X33Y165"
#startgroup
create_pblock CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[28].Width_Adjuster_0/n_0_counter_next_reg[7]_i_2__58
add_cells_to_pblock [get_pblocks  CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[28].Width_Adjuster_0/n_0_counter_next_reg[7]_i_2__58] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="TriggerWidth_0/WidthAdjuster_GENERATE[28].Width_Adjuster_0/n_0_counter_next_reg[7]_i_2__58"}]]]
resize_pblock [get_pblocks CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[28].Width_Adjuster_0/n_0_counter_next_reg[7]_i_2__58] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X0Y3:CLOCKREGION_X0Y3 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2 CLOCKREGION_X1Y3:CLOCKREGION_X1Y3}
#endgroup

# Clock net "TriggerWidth_0/WidthAdjuster_GENERATE[28].Width_Adjuster_0/state[0]" driven by instance "TriggerWidth_0/WidthAdjuster_GENERATE[28].Width_Adjuster_0/state_reg[0]" located at site "SLICE_X33Y166"
#startgroup
create_pblock CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[28].Width_Adjuster_0/state[0]
add_cells_to_pblock [get_pblocks  CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[28].Width_Adjuster_0/state[0]] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="TriggerWidth_0/WidthAdjuster_GENERATE[28].Width_Adjuster_0/state[0]"}]]]
resize_pblock [get_pblocks CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[28].Width_Adjuster_0/state[0]] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X0Y3:CLOCKREGION_X0Y3 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2 CLOCKREGION_X1Y3:CLOCKREGION_X1Y3}
#endgroup

# Clock net "TriggerWidth_0/WidthAdjuster_GENERATE[28].Width_Adjuster_1/n_0_counter_next_reg[7]_i_2__59" driven by instance "TriggerWidth_0/WidthAdjuster_GENERATE[28].Width_Adjuster_1/counter_next_reg[7]_i_2__59" located at site "SLICE_X37Y163"
#startgroup
create_pblock CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[28].Width_Adjuster_1/n_0_counter_next_reg[7]_i_2__59
add_cells_to_pblock [get_pblocks  CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[28].Width_Adjuster_1/n_0_counter_next_reg[7]_i_2__59] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="TriggerWidth_0/WidthAdjuster_GENERATE[28].Width_Adjuster_1/n_0_counter_next_reg[7]_i_2__59"}]]]
resize_pblock [get_pblocks CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[28].Width_Adjuster_1/n_0_counter_next_reg[7]_i_2__59] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X0Y3:CLOCKREGION_X0Y3 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2 CLOCKREGION_X1Y3:CLOCKREGION_X1Y3}
#endgroup

# Clock net "TriggerWidth_0/WidthAdjuster_GENERATE[28].Width_Adjuster_1/state[0]" driven by instance "TriggerWidth_0/WidthAdjuster_GENERATE[28].Width_Adjuster_1/state_reg[0]" located at site "SLICE_X32Y162"
#startgroup
create_pblock CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[28].Width_Adjuster_1/state[0]
add_cells_to_pblock [get_pblocks  CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[28].Width_Adjuster_1/state[0]] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="TriggerWidth_0/WidthAdjuster_GENERATE[28].Width_Adjuster_1/state[0]"}]]]
resize_pblock [get_pblocks CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[28].Width_Adjuster_1/state[0]] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X0Y3:CLOCKREGION_X0Y3 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2 CLOCKREGION_X1Y3:CLOCKREGION_X1Y3}
#endgroup

# Clock net "TriggerWidth_0/WidthAdjuster_GENERATE[29].Width_Adjuster_0/n_0_counter_next_reg[7]_i_2__60" driven by instance "TriggerWidth_0/WidthAdjuster_GENERATE[29].Width_Adjuster_0/counter_next_reg[7]_i_2__60" located at site "SLICE_X0Y182"
#startgroup
create_pblock CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[29].Width_Adjuster_0/n_0_counter_next_reg[7]_i_2__60
add_cells_to_pblock [get_pblocks  CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[29].Width_Adjuster_0/n_0_counter_next_reg[7]_i_2__60] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="TriggerWidth_0/WidthAdjuster_GENERATE[29].Width_Adjuster_0/n_0_counter_next_reg[7]_i_2__60"}]]]
resize_pblock [get_pblocks CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[29].Width_Adjuster_0/n_0_counter_next_reg[7]_i_2__60] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X0Y3:CLOCKREGION_X0Y3 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2 CLOCKREGION_X1Y3:CLOCKREGION_X1Y3}
#endgroup

# Clock net "TriggerWidth_0/WidthAdjuster_GENERATE[29].Width_Adjuster_0/state[0]" driven by instance "TriggerWidth_0/WidthAdjuster_GENERATE[29].Width_Adjuster_0/state_reg[0]" located at site "SLICE_X0Y181"
#startgroup
create_pblock CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[29].Width_Adjuster_0/state[0]
add_cells_to_pblock [get_pblocks  CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[29].Width_Adjuster_0/state[0]] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="TriggerWidth_0/WidthAdjuster_GENERATE[29].Width_Adjuster_0/state[0]"}]]]
resize_pblock [get_pblocks CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[29].Width_Adjuster_0/state[0]] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X0Y3:CLOCKREGION_X0Y3 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2 CLOCKREGION_X1Y3:CLOCKREGION_X1Y3}
#endgroup

# Clock net "TriggerWidth_0/WidthAdjuster_GENERATE[29].Width_Adjuster_1/n_0_counter_next_reg[7]_i_2__61" driven by instance "TriggerWidth_0/WidthAdjuster_GENERATE[29].Width_Adjuster_1/counter_next_reg[7]_i_2__61" located at site "SLICE_X38Y170"
#startgroup
create_pblock CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[29].Width_Adjuster_1/n_0_counter_next_reg[7]_i_2__61
add_cells_to_pblock [get_pblocks  CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[29].Width_Adjuster_1/n_0_counter_next_reg[7]_i_2__61] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="TriggerWidth_0/WidthAdjuster_GENERATE[29].Width_Adjuster_1/n_0_counter_next_reg[7]_i_2__61"}]]]
resize_pblock [get_pblocks CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[29].Width_Adjuster_1/n_0_counter_next_reg[7]_i_2__61] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X0Y3:CLOCKREGION_X0Y3 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2 CLOCKREGION_X1Y3:CLOCKREGION_X1Y3}
#endgroup

# Clock net "TriggerWidth_0/WidthAdjuster_GENERATE[29].Width_Adjuster_1/state[0]" driven by instance "TriggerWidth_0/WidthAdjuster_GENERATE[29].Width_Adjuster_1/state_reg[0]" located at site "SLICE_X38Y171"
#startgroup
create_pblock CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[29].Width_Adjuster_1/state[0]
add_cells_to_pblock [get_pblocks  CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[29].Width_Adjuster_1/state[0]] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="TriggerWidth_0/WidthAdjuster_GENERATE[29].Width_Adjuster_1/state[0]"}]]]
resize_pblock [get_pblocks CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[29].Width_Adjuster_1/state[0]] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X0Y3:CLOCKREGION_X0Y3 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2 CLOCKREGION_X1Y3:CLOCKREGION_X1Y3}
#endgroup

# Clock net "TriggerWidth_0/WidthAdjuster_GENERATE[2].Width_Adjuster_0/n_0_counter_next_reg[7]_i_2__6" driven by instance "TriggerWidth_0/WidthAdjuster_GENERATE[2].Width_Adjuster_0/counter_next_reg[7]_i_2__6" located at site "SLICE_X15Y177"
#startgroup
create_pblock CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[2].Width_Adjuster_0/n_0_counter_next_reg[7]_i_2__6
add_cells_to_pblock [get_pblocks  CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[2].Width_Adjuster_0/n_0_counter_next_reg[7]_i_2__6] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="TriggerWidth_0/WidthAdjuster_GENERATE[2].Width_Adjuster_0/n_0_counter_next_reg[7]_i_2__6"}]]]
resize_pblock [get_pblocks CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[2].Width_Adjuster_0/n_0_counter_next_reg[7]_i_2__6] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X0Y3:CLOCKREGION_X0Y3 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2 CLOCKREGION_X1Y3:CLOCKREGION_X1Y3}
#endgroup

# Clock net "TriggerWidth_0/WidthAdjuster_GENERATE[2].Width_Adjuster_0/state[0]" driven by instance "TriggerWidth_0/WidthAdjuster_GENERATE[2].Width_Adjuster_0/state_reg[0]" located at site "SLICE_X15Y177"
#startgroup
create_pblock CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[2].Width_Adjuster_0/state[0]
add_cells_to_pblock [get_pblocks  CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[2].Width_Adjuster_0/state[0]] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="TriggerWidth_0/WidthAdjuster_GENERATE[2].Width_Adjuster_0/state[0]"}]]]
resize_pblock [get_pblocks CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[2].Width_Adjuster_0/state[0]] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X0Y3:CLOCKREGION_X0Y3 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2 CLOCKREGION_X1Y3:CLOCKREGION_X1Y3}
#endgroup

# Clock net "TriggerWidth_0/WidthAdjuster_GENERATE[2].Width_Adjuster_1/n_0_counter_next_reg[7]_i_2__7" driven by instance "TriggerWidth_0/WidthAdjuster_GENERATE[2].Width_Adjuster_1/counter_next_reg[7]_i_2__7" located at site "SLICE_X24Y163"
#startgroup
create_pblock CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[2].Width_Adjuster_1/n_0_counter_next_reg[7]_i_2__7
add_cells_to_pblock [get_pblocks  CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[2].Width_Adjuster_1/n_0_counter_next_reg[7]_i_2__7] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="TriggerWidth_0/WidthAdjuster_GENERATE[2].Width_Adjuster_1/n_0_counter_next_reg[7]_i_2__7"}]]]
resize_pblock [get_pblocks CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[2].Width_Adjuster_1/n_0_counter_next_reg[7]_i_2__7] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X0Y3:CLOCKREGION_X0Y3 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2 CLOCKREGION_X1Y3:CLOCKREGION_X1Y3}
#endgroup

# Clock net "TriggerWidth_0/WidthAdjuster_GENERATE[2].Width_Adjuster_1/state[0]" driven by instance "TriggerWidth_0/WidthAdjuster_GENERATE[2].Width_Adjuster_1/state_reg[0]" located at site "SLICE_X22Y163"
#startgroup
create_pblock CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[2].Width_Adjuster_1/state[0]
add_cells_to_pblock [get_pblocks  CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[2].Width_Adjuster_1/state[0]] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="TriggerWidth_0/WidthAdjuster_GENERATE[2].Width_Adjuster_1/state[0]"}]]]
resize_pblock [get_pblocks CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[2].Width_Adjuster_1/state[0]] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X0Y3:CLOCKREGION_X0Y3 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2 CLOCKREGION_X1Y3:CLOCKREGION_X1Y3}
#endgroup

# Clock net "TriggerWidth_0/WidthAdjuster_GENERATE[30].Width_Adjuster_0/n_0_counter_next_reg[7]_i_2__62" driven by instance "TriggerWidth_0/WidthAdjuster_GENERATE[30].Width_Adjuster_0/counter_next_reg[7]_i_2__62" located at site "SLICE_X19Y176"
#startgroup
create_pblock CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[30].Width_Adjuster_0/n_0_counter_next_reg[7]_i_2__62
add_cells_to_pblock [get_pblocks  CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[30].Width_Adjuster_0/n_0_counter_next_reg[7]_i_2__62] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="TriggerWidth_0/WidthAdjuster_GENERATE[30].Width_Adjuster_0/n_0_counter_next_reg[7]_i_2__62"}]]]
resize_pblock [get_pblocks CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[30].Width_Adjuster_0/n_0_counter_next_reg[7]_i_2__62] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X0Y3:CLOCKREGION_X0Y3 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2 CLOCKREGION_X1Y3:CLOCKREGION_X1Y3}
#endgroup

# Clock net "TriggerWidth_0/WidthAdjuster_GENERATE[30].Width_Adjuster_0/state[0]" driven by instance "TriggerWidth_0/WidthAdjuster_GENERATE[30].Width_Adjuster_0/state_reg[0]" located at site "SLICE_X19Y176"
#startgroup
create_pblock CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[30].Width_Adjuster_0/state[0]
add_cells_to_pblock [get_pblocks  CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[30].Width_Adjuster_0/state[0]] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="TriggerWidth_0/WidthAdjuster_GENERATE[30].Width_Adjuster_0/state[0]"}]]]
resize_pblock [get_pblocks CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[30].Width_Adjuster_0/state[0]] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X0Y3:CLOCKREGION_X0Y3 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2 CLOCKREGION_X1Y3:CLOCKREGION_X1Y3}
#endgroup

# Clock net "TriggerWidth_0/WidthAdjuster_GENERATE[30].Width_Adjuster_1/n_0_counter_next_reg[7]_i_2__63" driven by instance "TriggerWidth_0/WidthAdjuster_GENERATE[30].Width_Adjuster_1/counter_next_reg[7]_i_2__63" located at site "SLICE_X31Y163"
#startgroup
create_pblock CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[30].Width_Adjuster_1/n_0_counter_next_reg[7]_i_2__63
add_cells_to_pblock [get_pblocks  CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[30].Width_Adjuster_1/n_0_counter_next_reg[7]_i_2__63] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="TriggerWidth_0/WidthAdjuster_GENERATE[30].Width_Adjuster_1/n_0_counter_next_reg[7]_i_2__63"}]]]
resize_pblock [get_pblocks CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[30].Width_Adjuster_1/n_0_counter_next_reg[7]_i_2__63] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X0Y3:CLOCKREGION_X0Y3 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2 CLOCKREGION_X1Y3:CLOCKREGION_X1Y3}
#endgroup

# Clock net "TriggerWidth_0/WidthAdjuster_GENERATE[30].Width_Adjuster_1/state[0]" driven by instance "TriggerWidth_0/WidthAdjuster_GENERATE[30].Width_Adjuster_1/state_reg[0]" located at site "SLICE_X31Y164"
#startgroup
create_pblock CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[30].Width_Adjuster_1/state[0]
add_cells_to_pblock [get_pblocks  CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[30].Width_Adjuster_1/state[0]] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="TriggerWidth_0/WidthAdjuster_GENERATE[30].Width_Adjuster_1/state[0]"}]]]
resize_pblock [get_pblocks CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[30].Width_Adjuster_1/state[0]] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X0Y3:CLOCKREGION_X0Y3 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2 CLOCKREGION_X1Y3:CLOCKREGION_X1Y3}
#endgroup

# Clock net "TriggerWidth_0/WidthAdjuster_GENERATE[31].Width_Adjuster_0/n_0_counter_next_reg[7]_i_2__64" driven by instance "TriggerWidth_0/WidthAdjuster_GENERATE[31].Width_Adjuster_0/counter_next_reg[7]_i_2__64" located at site "SLICE_X24Y179"
#startgroup
create_pblock CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[31].Width_Adjuster_0/n_0_counter_next_reg[7]_i_2__64
add_cells_to_pblock [get_pblocks  CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[31].Width_Adjuster_0/n_0_counter_next_reg[7]_i_2__64] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="TriggerWidth_0/WidthAdjuster_GENERATE[31].Width_Adjuster_0/n_0_counter_next_reg[7]_i_2__64"}]]]
resize_pblock [get_pblocks CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[31].Width_Adjuster_0/n_0_counter_next_reg[7]_i_2__64] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X0Y3:CLOCKREGION_X0Y3 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2 CLOCKREGION_X1Y3:CLOCKREGION_X1Y3}
#endgroup

# Clock net "TriggerWidth_0/WidthAdjuster_GENERATE[31].Width_Adjuster_0/state[0]" driven by instance "TriggerWidth_0/WidthAdjuster_GENERATE[31].Width_Adjuster_0/state_reg[0]" located at site "SLICE_X25Y179"
#startgroup
create_pblock CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[31].Width_Adjuster_0/state[0]
add_cells_to_pblock [get_pblocks  CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[31].Width_Adjuster_0/state[0]] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="TriggerWidth_0/WidthAdjuster_GENERATE[31].Width_Adjuster_0/state[0]"}]]]
resize_pblock [get_pblocks CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[31].Width_Adjuster_0/state[0]] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X0Y3:CLOCKREGION_X0Y3 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2 CLOCKREGION_X1Y3:CLOCKREGION_X1Y3}
#endgroup

# Clock net "TriggerWidth_0/WidthAdjuster_GENERATE[31].Width_Adjuster_1/n_0_counter_next_reg[7]_i_2__65" driven by instance "TriggerWidth_0/WidthAdjuster_GENERATE[31].Width_Adjuster_1/counter_next_reg[7]_i_2__65" located at site "SLICE_X24Y174"
#startgroup
create_pblock CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[31].Width_Adjuster_1/n_0_counter_next_reg[7]_i_2__65
add_cells_to_pblock [get_pblocks  CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[31].Width_Adjuster_1/n_0_counter_next_reg[7]_i_2__65] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="TriggerWidth_0/WidthAdjuster_GENERATE[31].Width_Adjuster_1/n_0_counter_next_reg[7]_i_2__65"}]]]
resize_pblock [get_pblocks CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[31].Width_Adjuster_1/n_0_counter_next_reg[7]_i_2__65] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X0Y3:CLOCKREGION_X0Y3 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2 CLOCKREGION_X1Y3:CLOCKREGION_X1Y3}
#endgroup

# Clock net "TriggerWidth_0/WidthAdjuster_GENERATE[31].Width_Adjuster_1/state[0]" driven by instance "TriggerWidth_0/WidthAdjuster_GENERATE[31].Width_Adjuster_1/state_reg[0]" located at site "SLICE_X23Y173"
#startgroup
create_pblock CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[31].Width_Adjuster_1/state[0]
add_cells_to_pblock [get_pblocks  CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[31].Width_Adjuster_1/state[0]] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="TriggerWidth_0/WidthAdjuster_GENERATE[31].Width_Adjuster_1/state[0]"}]]]
resize_pblock [get_pblocks CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[31].Width_Adjuster_1/state[0]] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X0Y3:CLOCKREGION_X0Y3 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2 CLOCKREGION_X1Y3:CLOCKREGION_X1Y3}
#endgroup

# Clock net "TriggerWidth_0/WidthAdjuster_GENERATE[3].Width_Adjuster_0/n_0_counter_next_reg[7]_i_2__8" driven by instance "TriggerWidth_0/WidthAdjuster_GENERATE[3].Width_Adjuster_0/counter_next_reg[7]_i_2__8" located at site "SLICE_X36Y166"
#startgroup
create_pblock CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[3].Width_Adjuster_0/n_0_counter_next_reg[7]_i_2__8
add_cells_to_pblock [get_pblocks  CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[3].Width_Adjuster_0/n_0_counter_next_reg[7]_i_2__8] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="TriggerWidth_0/WidthAdjuster_GENERATE[3].Width_Adjuster_0/n_0_counter_next_reg[7]_i_2__8"}]]]
resize_pblock [get_pblocks CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[3].Width_Adjuster_0/n_0_counter_next_reg[7]_i_2__8] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X0Y3:CLOCKREGION_X0Y3 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2 CLOCKREGION_X1Y3:CLOCKREGION_X1Y3}
#endgroup

# Clock net "TriggerWidth_0/WidthAdjuster_GENERATE[3].Width_Adjuster_0/state[0]" driven by instance "TriggerWidth_0/WidthAdjuster_GENERATE[3].Width_Adjuster_0/state_reg[0]" located at site "SLICE_X37Y166"
#startgroup
create_pblock CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[3].Width_Adjuster_0/state[0]
add_cells_to_pblock [get_pblocks  CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[3].Width_Adjuster_0/state[0]] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="TriggerWidth_0/WidthAdjuster_GENERATE[3].Width_Adjuster_0/state[0]"}]]]
resize_pblock [get_pblocks CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[3].Width_Adjuster_0/state[0]] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X0Y3:CLOCKREGION_X0Y3 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2 CLOCKREGION_X1Y3:CLOCKREGION_X1Y3}
#endgroup

# Clock net "TriggerWidth_0/WidthAdjuster_GENERATE[3].Width_Adjuster_1/n_0_counter_next_reg[7]_i_2__9" driven by instance "TriggerWidth_0/WidthAdjuster_GENERATE[3].Width_Adjuster_1/counter_next_reg[7]_i_2__9" located at site "SLICE_X26Y191"
#startgroup
create_pblock CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[3].Width_Adjuster_1/n_0_counter_next_reg[7]_i_2__9
add_cells_to_pblock [get_pblocks  CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[3].Width_Adjuster_1/n_0_counter_next_reg[7]_i_2__9] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="TriggerWidth_0/WidthAdjuster_GENERATE[3].Width_Adjuster_1/n_0_counter_next_reg[7]_i_2__9"}]]]
resize_pblock [get_pblocks CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[3].Width_Adjuster_1/n_0_counter_next_reg[7]_i_2__9] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X0Y3:CLOCKREGION_X0Y3 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2 CLOCKREGION_X1Y3:CLOCKREGION_X1Y3}
#endgroup

# Clock net "TriggerWidth_0/WidthAdjuster_GENERATE[3].Width_Adjuster_1/state[0]" driven by instance "TriggerWidth_0/WidthAdjuster_GENERATE[3].Width_Adjuster_1/state_reg[0]" located at site "SLICE_X27Y190"
#startgroup
create_pblock CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[3].Width_Adjuster_1/state[0]
add_cells_to_pblock [get_pblocks  CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[3].Width_Adjuster_1/state[0]] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="TriggerWidth_0/WidthAdjuster_GENERATE[3].Width_Adjuster_1/state[0]"}]]]
resize_pblock [get_pblocks CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[3].Width_Adjuster_1/state[0]] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X0Y3:CLOCKREGION_X0Y3 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2 CLOCKREGION_X1Y3:CLOCKREGION_X1Y3}
#endgroup

# Clock net "TriggerWidth_0/WidthAdjuster_GENERATE[4].Width_Adjuster_0/n_0_counter_next_reg[7]_i_2__10" driven by instance "TriggerWidth_0/WidthAdjuster_GENERATE[4].Width_Adjuster_0/counter_next_reg[7]_i_2__10" located at site "SLICE_X31Y160"
#startgroup
create_pblock CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[4].Width_Adjuster_0/n_0_counter_next_reg[7]_i_2__10
add_cells_to_pblock [get_pblocks  CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[4].Width_Adjuster_0/n_0_counter_next_reg[7]_i_2__10] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="TriggerWidth_0/WidthAdjuster_GENERATE[4].Width_Adjuster_0/n_0_counter_next_reg[7]_i_2__10"}]]]
resize_pblock [get_pblocks CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[4].Width_Adjuster_0/n_0_counter_next_reg[7]_i_2__10] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X0Y3:CLOCKREGION_X0Y3 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2 CLOCKREGION_X1Y3:CLOCKREGION_X1Y3}
#endgroup

# Clock net "TriggerWidth_0/WidthAdjuster_GENERATE[4].Width_Adjuster_0/state[0]" driven by instance "TriggerWidth_0/WidthAdjuster_GENERATE[4].Width_Adjuster_0/state_reg[0]" located at site "SLICE_X28Y160"
#startgroup
create_pblock CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[4].Width_Adjuster_0/state[0]
add_cells_to_pblock [get_pblocks  CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[4].Width_Adjuster_0/state[0]] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="TriggerWidth_0/WidthAdjuster_GENERATE[4].Width_Adjuster_0/state[0]"}]]]
resize_pblock [get_pblocks CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[4].Width_Adjuster_0/state[0]] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X0Y3:CLOCKREGION_X0Y3 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2 CLOCKREGION_X1Y3:CLOCKREGION_X1Y3}
#endgroup

# Clock net "TriggerWidth_0/WidthAdjuster_GENERATE[4].Width_Adjuster_1/n_0_counter_next_reg[7]_i_2__11" driven by instance "TriggerWidth_0/WidthAdjuster_GENERATE[4].Width_Adjuster_1/counter_next_reg[7]_i_2__11" located at site "SLICE_X6Y164"
#startgroup
create_pblock CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[4].Width_Adjuster_1/n_0_counter_next_reg[7]_i_2__11
add_cells_to_pblock [get_pblocks  CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[4].Width_Adjuster_1/n_0_counter_next_reg[7]_i_2__11] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="TriggerWidth_0/WidthAdjuster_GENERATE[4].Width_Adjuster_1/n_0_counter_next_reg[7]_i_2__11"}]]]
resize_pblock [get_pblocks CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[4].Width_Adjuster_1/n_0_counter_next_reg[7]_i_2__11] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X0Y3:CLOCKREGION_X0Y3 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2 CLOCKREGION_X1Y3:CLOCKREGION_X1Y3}
#endgroup

# Clock net "TriggerWidth_0/WidthAdjuster_GENERATE[4].Width_Adjuster_1/state[0]" driven by instance "TriggerWidth_0/WidthAdjuster_GENERATE[4].Width_Adjuster_1/state_reg[0]" located at site "SLICE_X5Y164"
#startgroup
create_pblock CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[4].Width_Adjuster_1/state[0]
add_cells_to_pblock [get_pblocks  CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[4].Width_Adjuster_1/state[0]] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="TriggerWidth_0/WidthAdjuster_GENERATE[4].Width_Adjuster_1/state[0]"}]]]
resize_pblock [get_pblocks CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[4].Width_Adjuster_1/state[0]] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X0Y3:CLOCKREGION_X0Y3 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2 CLOCKREGION_X1Y3:CLOCKREGION_X1Y3}
#endgroup

# Clock net "TriggerWidth_0/WidthAdjuster_GENERATE[5].Width_Adjuster_0/n_0_counter_next_reg[7]_i_2__12" driven by instance "TriggerWidth_0/WidthAdjuster_GENERATE[5].Width_Adjuster_0/counter_next_reg[7]_i_2__12" located at site "SLICE_X32Y160"
#startgroup
create_pblock CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[5].Width_Adjuster_0/n_0_counter_next_reg[7]_i_2__12
add_cells_to_pblock [get_pblocks  CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[5].Width_Adjuster_0/n_0_counter_next_reg[7]_i_2__12] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="TriggerWidth_0/WidthAdjuster_GENERATE[5].Width_Adjuster_0/n_0_counter_next_reg[7]_i_2__12"}]]]
resize_pblock [get_pblocks CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[5].Width_Adjuster_0/n_0_counter_next_reg[7]_i_2__12] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X0Y3:CLOCKREGION_X0Y3 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2 CLOCKREGION_X1Y3:CLOCKREGION_X1Y3}
#endgroup

# Clock net "TriggerWidth_0/WidthAdjuster_GENERATE[5].Width_Adjuster_0/state[0]" driven by instance "TriggerWidth_0/WidthAdjuster_GENERATE[5].Width_Adjuster_0/state_reg[0]" located at site "SLICE_X33Y161"
#startgroup
create_pblock CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[5].Width_Adjuster_0/state[0]
add_cells_to_pblock [get_pblocks  CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[5].Width_Adjuster_0/state[0]] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="TriggerWidth_0/WidthAdjuster_GENERATE[5].Width_Adjuster_0/state[0]"}]]]
resize_pblock [get_pblocks CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[5].Width_Adjuster_0/state[0]] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X0Y3:CLOCKREGION_X0Y3 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2 CLOCKREGION_X1Y3:CLOCKREGION_X1Y3}
#endgroup

# Clock net "TriggerWidth_0/WidthAdjuster_GENERATE[5].Width_Adjuster_1/n_0_counter_next_reg[7]_i_2__13" driven by instance "TriggerWidth_0/WidthAdjuster_GENERATE[5].Width_Adjuster_1/counter_next_reg[7]_i_2__13" located at site "SLICE_X13Y178"
#startgroup
create_pblock CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[5].Width_Adjuster_1/n_0_counter_next_reg[7]_i_2__13
add_cells_to_pblock [get_pblocks  CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[5].Width_Adjuster_1/n_0_counter_next_reg[7]_i_2__13] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="TriggerWidth_0/WidthAdjuster_GENERATE[5].Width_Adjuster_1/n_0_counter_next_reg[7]_i_2__13"}]]]
resize_pblock [get_pblocks CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[5].Width_Adjuster_1/n_0_counter_next_reg[7]_i_2__13] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X0Y3:CLOCKREGION_X0Y3 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2 CLOCKREGION_X1Y3:CLOCKREGION_X1Y3}
#endgroup

# Clock net "TriggerWidth_0/WidthAdjuster_GENERATE[5].Width_Adjuster_1/state[0]" driven by instance "TriggerWidth_0/WidthAdjuster_GENERATE[5].Width_Adjuster_1/state_reg[0]" located at site "SLICE_X13Y175"
#startgroup
create_pblock CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[5].Width_Adjuster_1/state[0]
add_cells_to_pblock [get_pblocks  CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[5].Width_Adjuster_1/state[0]] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="TriggerWidth_0/WidthAdjuster_GENERATE[5].Width_Adjuster_1/state[0]"}]]]
resize_pblock [get_pblocks CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[5].Width_Adjuster_1/state[0]] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X0Y3:CLOCKREGION_X0Y3 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2 CLOCKREGION_X1Y3:CLOCKREGION_X1Y3}
#endgroup

# Clock net "TriggerWidth_0/WidthAdjuster_GENERATE[6].Width_Adjuster_0/n_0_counter_next_reg[7]_i_2__14" driven by instance "TriggerWidth_0/WidthAdjuster_GENERATE[6].Width_Adjuster_0/counter_next_reg[7]_i_2__14" located at site "SLICE_X4Y166"
#startgroup
create_pblock CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[6].Width_Adjuster_0/n_0_counter_next_reg[7]_i_2__14
add_cells_to_pblock [get_pblocks  CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[6].Width_Adjuster_0/n_0_counter_next_reg[7]_i_2__14] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="TriggerWidth_0/WidthAdjuster_GENERATE[6].Width_Adjuster_0/n_0_counter_next_reg[7]_i_2__14"}]]]
resize_pblock [get_pblocks CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[6].Width_Adjuster_0/n_0_counter_next_reg[7]_i_2__14] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X0Y3:CLOCKREGION_X0Y3 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2 CLOCKREGION_X1Y3:CLOCKREGION_X1Y3}
#endgroup

# Clock net "TriggerWidth_0/WidthAdjuster_GENERATE[6].Width_Adjuster_0/state[0]" driven by instance "TriggerWidth_0/WidthAdjuster_GENERATE[6].Width_Adjuster_0/state_reg[0]" located at site "SLICE_X7Y166"
#startgroup
create_pblock CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[6].Width_Adjuster_0/state[0]
add_cells_to_pblock [get_pblocks  CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[6].Width_Adjuster_0/state[0]] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="TriggerWidth_0/WidthAdjuster_GENERATE[6].Width_Adjuster_0/state[0]"}]]]
resize_pblock [get_pblocks CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[6].Width_Adjuster_0/state[0]] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X0Y3:CLOCKREGION_X0Y3 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2 CLOCKREGION_X1Y3:CLOCKREGION_X1Y3}
#endgroup

# Clock net "TriggerWidth_0/WidthAdjuster_GENERATE[6].Width_Adjuster_1/n_0_counter_next_reg[7]_i_2__15" driven by instance "TriggerWidth_0/WidthAdjuster_GENERATE[6].Width_Adjuster_1/counter_next_reg[7]_i_2__15" located at site "SLICE_X17Y169"
#startgroup
create_pblock CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[6].Width_Adjuster_1/n_0_counter_next_reg[7]_i_2__15
add_cells_to_pblock [get_pblocks  CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[6].Width_Adjuster_1/n_0_counter_next_reg[7]_i_2__15] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="TriggerWidth_0/WidthAdjuster_GENERATE[6].Width_Adjuster_1/n_0_counter_next_reg[7]_i_2__15"}]]]
resize_pblock [get_pblocks CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[6].Width_Adjuster_1/n_0_counter_next_reg[7]_i_2__15] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X0Y3:CLOCKREGION_X0Y3 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2 CLOCKREGION_X1Y3:CLOCKREGION_X1Y3}
#endgroup

# Clock net "TriggerWidth_0/WidthAdjuster_GENERATE[6].Width_Adjuster_1/state[0]" driven by instance "TriggerWidth_0/WidthAdjuster_GENERATE[6].Width_Adjuster_1/state_reg[0]" located at site "SLICE_X17Y170"
#startgroup
create_pblock CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[6].Width_Adjuster_1/state[0]
add_cells_to_pblock [get_pblocks  CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[6].Width_Adjuster_1/state[0]] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="TriggerWidth_0/WidthAdjuster_GENERATE[6].Width_Adjuster_1/state[0]"}]]]
resize_pblock [get_pblocks CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[6].Width_Adjuster_1/state[0]] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X0Y3:CLOCKREGION_X0Y3 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2 CLOCKREGION_X1Y3:CLOCKREGION_X1Y3}
#endgroup

# Clock net "TriggerWidth_0/WidthAdjuster_GENERATE[7].Width_Adjuster_0/n_0_counter_next_reg[7]_i_2__16" driven by instance "TriggerWidth_0/WidthAdjuster_GENERATE[7].Width_Adjuster_0/counter_next_reg[7]_i_2__16" located at site "SLICE_X44Y173"
#startgroup
create_pblock CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[7].Width_Adjuster_0/n_0_counter_next_reg[7]_i_2__16
add_cells_to_pblock [get_pblocks  CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[7].Width_Adjuster_0/n_0_counter_next_reg[7]_i_2__16] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="TriggerWidth_0/WidthAdjuster_GENERATE[7].Width_Adjuster_0/n_0_counter_next_reg[7]_i_2__16"}]]]
resize_pblock [get_pblocks CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[7].Width_Adjuster_0/n_0_counter_next_reg[7]_i_2__16] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X0Y3:CLOCKREGION_X0Y3 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2 CLOCKREGION_X1Y3:CLOCKREGION_X1Y3}
#endgroup

# Clock net "TriggerWidth_0/WidthAdjuster_GENERATE[7].Width_Adjuster_0/state[0]" driven by instance "TriggerWidth_0/WidthAdjuster_GENERATE[7].Width_Adjuster_0/state_reg[0]" located at site "SLICE_X45Y173"
#startgroup
create_pblock CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[7].Width_Adjuster_0/state[0]
add_cells_to_pblock [get_pblocks  CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[7].Width_Adjuster_0/state[0]] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="TriggerWidth_0/WidthAdjuster_GENERATE[7].Width_Adjuster_0/state[0]"}]]]
resize_pblock [get_pblocks CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[7].Width_Adjuster_0/state[0]] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X0Y3:CLOCKREGION_X0Y3 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2 CLOCKREGION_X1Y3:CLOCKREGION_X1Y3}
#endgroup

# Clock net "TriggerWidth_0/WidthAdjuster_GENERATE[7].Width_Adjuster_1/n_0_counter_next_reg[7]_i_2__17" driven by instance "TriggerWidth_0/WidthAdjuster_GENERATE[7].Width_Adjuster_1/counter_next_reg[7]_i_2__17" located at site "SLICE_X1Y182"
#startgroup
create_pblock CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[7].Width_Adjuster_1/n_0_counter_next_reg[7]_i_2__17
add_cells_to_pblock [get_pblocks  CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[7].Width_Adjuster_1/n_0_counter_next_reg[7]_i_2__17] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="TriggerWidth_0/WidthAdjuster_GENERATE[7].Width_Adjuster_1/n_0_counter_next_reg[7]_i_2__17"}]]]
resize_pblock [get_pblocks CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[7].Width_Adjuster_1/n_0_counter_next_reg[7]_i_2__17] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X0Y3:CLOCKREGION_X0Y3 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2 CLOCKREGION_X1Y3:CLOCKREGION_X1Y3}
#endgroup

# Clock net "TriggerWidth_0/WidthAdjuster_GENERATE[7].Width_Adjuster_1/state[0]" driven by instance "TriggerWidth_0/WidthAdjuster_GENERATE[7].Width_Adjuster_1/state_reg[0]" located at site "SLICE_X0Y179"
#startgroup
create_pblock CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[7].Width_Adjuster_1/state[0]
add_cells_to_pblock [get_pblocks  CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[7].Width_Adjuster_1/state[0]] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="TriggerWidth_0/WidthAdjuster_GENERATE[7].Width_Adjuster_1/state[0]"}]]]
resize_pblock [get_pblocks CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[7].Width_Adjuster_1/state[0]] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X0Y3:CLOCKREGION_X0Y3 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2 CLOCKREGION_X1Y3:CLOCKREGION_X1Y3}
#endgroup

# Clock net "TriggerWidth_0/WidthAdjuster_GENERATE[8].Width_Adjuster_0/n_0_counter_next_reg[7]_i_2__18" driven by instance "TriggerWidth_0/WidthAdjuster_GENERATE[8].Width_Adjuster_0/counter_next_reg[7]_i_2__18" located at site "SLICE_X2Y166"
#startgroup
create_pblock CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[8].Width_Adjuster_0/n_0_counter_next_reg[7]_i_2__18
add_cells_to_pblock [get_pblocks  CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[8].Width_Adjuster_0/n_0_counter_next_reg[7]_i_2__18] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="TriggerWidth_0/WidthAdjuster_GENERATE[8].Width_Adjuster_0/n_0_counter_next_reg[7]_i_2__18"}]]]
resize_pblock [get_pblocks CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[8].Width_Adjuster_0/n_0_counter_next_reg[7]_i_2__18] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X0Y3:CLOCKREGION_X0Y3 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2 CLOCKREGION_X1Y3:CLOCKREGION_X1Y3}
#endgroup

# Clock net "TriggerWidth_0/WidthAdjuster_GENERATE[8].Width_Adjuster_0/state[0]" driven by instance "TriggerWidth_0/WidthAdjuster_GENERATE[8].Width_Adjuster_0/state_reg[0]" located at site "SLICE_X3Y166"
#startgroup
create_pblock CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[8].Width_Adjuster_0/state[0]
add_cells_to_pblock [get_pblocks  CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[8].Width_Adjuster_0/state[0]] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="TriggerWidth_0/WidthAdjuster_GENERATE[8].Width_Adjuster_0/state[0]"}]]]
resize_pblock [get_pblocks CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[8].Width_Adjuster_0/state[0]] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X0Y3:CLOCKREGION_X0Y3 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2 CLOCKREGION_X1Y3:CLOCKREGION_X1Y3}
#endgroup

# Clock net "TriggerWidth_0/WidthAdjuster_GENERATE[8].Width_Adjuster_1/n_0_counter_next_reg[7]_i_2__19" driven by instance "TriggerWidth_0/WidthAdjuster_GENERATE[8].Width_Adjuster_1/counter_next_reg[7]_i_2__19" located at site "SLICE_X6Y185"
#startgroup
create_pblock CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[8].Width_Adjuster_1/n_0_counter_next_reg[7]_i_2__19
add_cells_to_pblock [get_pblocks  CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[8].Width_Adjuster_1/n_0_counter_next_reg[7]_i_2__19] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="TriggerWidth_0/WidthAdjuster_GENERATE[8].Width_Adjuster_1/n_0_counter_next_reg[7]_i_2__19"}]]]
resize_pblock [get_pblocks CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[8].Width_Adjuster_1/n_0_counter_next_reg[7]_i_2__19] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X0Y3:CLOCKREGION_X0Y3 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2 CLOCKREGION_X1Y3:CLOCKREGION_X1Y3}
#endgroup

# Clock net "TriggerWidth_0/WidthAdjuster_GENERATE[8].Width_Adjuster_1/state[0]" driven by instance "TriggerWidth_0/WidthAdjuster_GENERATE[8].Width_Adjuster_1/state_reg[0]" located at site "SLICE_X7Y184"
#startgroup
create_pblock CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[8].Width_Adjuster_1/state[0]
add_cells_to_pblock [get_pblocks  CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[8].Width_Adjuster_1/state[0]] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="TriggerWidth_0/WidthAdjuster_GENERATE[8].Width_Adjuster_1/state[0]"}]]]
resize_pblock [get_pblocks CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[8].Width_Adjuster_1/state[0]] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X0Y3:CLOCKREGION_X0Y3 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2 CLOCKREGION_X1Y3:CLOCKREGION_X1Y3}
#endgroup

# Clock net "TriggerWidth_0/WidthAdjuster_GENERATE[9].Width_Adjuster_0/n_0_counter_next_reg[7]_i_2__20" driven by instance "TriggerWidth_0/WidthAdjuster_GENERATE[9].Width_Adjuster_0/counter_next_reg[7]_i_2__20" located at site "SLICE_X8Y176"
#startgroup
create_pblock CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[9].Width_Adjuster_0/n_0_counter_next_reg[7]_i_2__20
add_cells_to_pblock [get_pblocks  CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[9].Width_Adjuster_0/n_0_counter_next_reg[7]_i_2__20] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="TriggerWidth_0/WidthAdjuster_GENERATE[9].Width_Adjuster_0/n_0_counter_next_reg[7]_i_2__20"}]]]
resize_pblock [get_pblocks CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[9].Width_Adjuster_0/n_0_counter_next_reg[7]_i_2__20] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X0Y3:CLOCKREGION_X0Y3 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2 CLOCKREGION_X1Y3:CLOCKREGION_X1Y3}
#endgroup

# Clock net "TriggerWidth_0/WidthAdjuster_GENERATE[9].Width_Adjuster_0/state[0]" driven by instance "TriggerWidth_0/WidthAdjuster_GENERATE[9].Width_Adjuster_0/state_reg[0]" located at site "SLICE_X8Y177"
#startgroup
create_pblock CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[9].Width_Adjuster_0/state[0]
add_cells_to_pblock [get_pblocks  CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[9].Width_Adjuster_0/state[0]] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="TriggerWidth_0/WidthAdjuster_GENERATE[9].Width_Adjuster_0/state[0]"}]]]
resize_pblock [get_pblocks CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[9].Width_Adjuster_0/state[0]] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X0Y3:CLOCKREGION_X0Y3 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2 CLOCKREGION_X1Y3:CLOCKREGION_X1Y3}
#endgroup

# Clock net "TriggerWidth_0/WidthAdjuster_GENERATE[9].Width_Adjuster_1/n_0_counter_next_reg[7]_i_2__21" driven by instance "TriggerWidth_0/WidthAdjuster_GENERATE[9].Width_Adjuster_1/counter_next_reg[7]_i_2__21" located at site "SLICE_X1Y163"
#startgroup
create_pblock CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[9].Width_Adjuster_1/n_0_counter_next_reg[7]_i_2__21
add_cells_to_pblock [get_pblocks  CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[9].Width_Adjuster_1/n_0_counter_next_reg[7]_i_2__21] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="TriggerWidth_0/WidthAdjuster_GENERATE[9].Width_Adjuster_1/n_0_counter_next_reg[7]_i_2__21"}]]]
resize_pblock [get_pblocks CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[9].Width_Adjuster_1/n_0_counter_next_reg[7]_i_2__21] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X0Y3:CLOCKREGION_X0Y3 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2 CLOCKREGION_X1Y3:CLOCKREGION_X1Y3}
#endgroup

# Clock net "TriggerWidth_0/WidthAdjuster_GENERATE[9].Width_Adjuster_1/state[0]" driven by instance "TriggerWidth_0/WidthAdjuster_GENERATE[9].Width_Adjuster_1/state_reg[0]" located at site "SLICE_X2Y163"
#startgroup
create_pblock CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[9].Width_Adjuster_1/state[0]
add_cells_to_pblock [get_pblocks  CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[9].Width_Adjuster_1/state[0]] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="TriggerWidth_0/WidthAdjuster_GENERATE[9].Width_Adjuster_1/state[0]"}]]]
resize_pblock [get_pblocks CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[9].Width_Adjuster_1/state[0]] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X0Y3:CLOCKREGION_X0Y3 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2 CLOCKREGION_X1Y3:CLOCKREGION_X1Y3}
#endgroup
