Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o E:/fpga/fourby3multiplier/testbench_isim_beh.exe -prj E:/fpga/fourby3multiplier/testbench_beh.prj work.testbench work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "E:/fpga/fourby3multiplier/full_adder.v" into library work
Analyzing Verilog file "E:/fpga/fourby3multiplier/multiplier.v" into library work
Analyzing Verilog file "E:/fpga/fourby3multiplier/testbench.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:189 - "E:/fpga/fourby3multiplier/multiplier.v" Line 87: Size mismatch in connection of port <C>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "E:/fpga/fourby3multiplier/multiplier.v" Line 49: Size mismatch in connection of port <C>. Formal port size is 1-bit while actual signal size is 32-bit.
Completed static elaboration
Compiling module full_adder
Compiling module multiplier
Compiling module testbench
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 4 Verilog Units
Built simulation executable E:/fpga/fourby3multiplier/testbench_isim_beh.exe
Fuse Memory Usage: 28944 KB
Fuse CPU Usage: 577 ms
