<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<board schema_version="2.2" vendor="xilinx.com" name="au50" display_name="Alveo U50 Data Center Accelerator Card">
 
   <file_version>1.1</file_version>
 
   <compatible_board_revisions>
      <revision id="0">1.0</revision>
   </compatible_board_revisions>
 
   <power_rails>
      <power_rail name="BOARD_VCCINT" is_direct="true">
      	 <supply name="VCCINT"/>
      </power_rail>
      <power_rail name="VCCINT_BRAM" is_direct="true">
      	 <supply name="VCCINT_IO"/>
      	 <supply name="VCCBRAM"/>
      </power_rail>
      <power_rail name="MGT0V9AVCC" is_direct="true">
      	 <supply name="MGTYAVCC"/>
      </power_rail>
      <power_rail name="MGTAVTT" is_direct="true">
      	 <supply name="MGTYAVTT"/>
      </power_rail>
      <power_rail name="VCC1V8" is_direct="true">
      	 <supply name="VCCAUX"/>
      	 <supply name="VCCAUX_IO"/>
      	 <supply name="MGTYVCCAUX"/>
      	 <supply name="VCCO18"/>
      	 <supply name="VCCADC"/>
      </power_rail>
      <power_rail name="2V5_VPP" is_direct="true">
      	 <supply name="VCCAUX_HBM"/>
      </power_rail>
      <power_rail name="1V2_HBM" is_direct="true">
      	 <supply name="VCC_HBM"/>
      	 <supply name="VCC_IO_HBM"/>
      </power_rail>
      <power_rail name="12V_PEX" is_direct="false">
  	 <rail name="BOARD_VCCINT"/>
  	 <rail name="VCCINT_BRAM"/>
  	 <rail name="MGT0V9AVCC"/>
  	 <rail name="MGTAVTT"/>
  	 <rail name="VCC1V8"/>
      </power_rail>
      <power_rail name="3V3_PEX" is_direct="false">
  	 <rail name="2V5_VPP"/>
  	 <rail name="1V2_HBM"/>
      </power_rail>
   </power_rails>
 
   <data_properties>
      <data_property_group name="OPERATING_CONDITIONS">
  	 <data_property name="THETAJA" value="0.75"/>
  	 <data_property name="AMBIENT_TEMP" value="55"/>
  	 <data_property name="DESIGN_POWER_BUDGET" value="60"/>
  	 <data_property_group name="VOLTAGE">
  	    <data_property name="BOARD_VCCINT" value="0.85"/>
  	    <data_property name="VCCINT_BRAM" value="0.85"/>
  	    <data_property name="MGT0V9AVCC" value="0.9"/>
  	    <data_property name="MGTAVTT" value="1.2"/>
  	    <data_property name="VCC1V8" value="1.8"/>
  	    <data_property name="2V5_VPP" value="2.5"/>
  	    <data_property name="1V2_HBM" value="1.2"/>
  	    <data_property name="12V_PEX" value="12"/>
  	    <data_property name="3V3_PEX" value="3.3"/>
  	 </data_property_group>
  	 <data_property_group name="SUPPLY_CURRENT_BUDGET">
  	    <data_property name="BOARD_VCCINT" value="60"/>
  	    <data_property name="VCCINT_BRAM" value="60"/>
  	    <data_property name="MGT0V9AVCC" value="4"/>
  	    <data_property name="MGTAVTT" value="4"/>
  	    <data_property name="VCC1V8" value="4"/>
  	    <data_property name="2V5_VPP" value="0.25"/>
  	    <data_property name="1V2_HBM" value="10"/>
  	    <data_property name="12V_PEX" value="5.5"/>
  	    <data_property name="3V3_PEX" value="3"/>
  	 </data_property_group>
      </data_property_group>
   </data_properties>
 
   <components>
      <component name="part0" type="fpga" part_name="xcu50-fsvh2104-2-e" pin_map_file="part0_pins.xml">
         <interfaces>
 
    	    <interface mode="master" name="qsfp_4x" type="xilinx.com:interface:gt_rtl:1.0" of_component="qsfp">
               <port_maps>
                  <port_map logical_port="GTX_N" physical_port="qsfp0_txn4" dir="out" left="3" right="0">
                     <pin_maps>
                        <pin_map port_index="0" component_pin="qsfp0_TX_N0"/>
                        <pin_map port_index="1" component_pin="qsfp0_TX_N1"/>
                        <pin_map port_index="2" component_pin="qsfp0_TX_N2"/>
                        <pin_map port_index="3" component_pin="qsfp0_TX_N3"/>
                     </pin_maps>                	
                  </port_map>
                  <port_map logical_port="GTX_P" physical_port="qsfp0_txp4" dir="out" left="3" right="0">
                     <pin_maps>
                        <pin_map port_index="0" component_pin="qsfp0_TX_P0"/>
                        <pin_map port_index="1" component_pin="qsfp0_TX_P1"/>
                        <pin_map port_index="2" component_pin="qsfp0_TX_P2"/>
                        <pin_map port_index="3" component_pin="qsfp0_TX_P3"/>
                     </pin_maps>                	
                  </port_map>
                  <port_map logical_port="GRX_N" physical_port="qsfp0_rxn4" dir="in" left="3" right="0">
                     <pin_maps>
                        <pin_map port_index="0" component_pin="qsfp0_RX_N0"/>
                        <pin_map port_index="1" component_pin="qsfp0_RX_N1"/>
                        <pin_map port_index="2" component_pin="qsfp0_RX_N2"/>
                        <pin_map port_index="3" component_pin="qsfp0_RX_N3"/>
                     </pin_maps>                	
                  </port_map>
                  <port_map logical_port="GRX_P" physical_port="qsfp0_rxp4" dir="in" left="3" right="0">
                     <pin_maps>
                        <pin_map port_index="0" component_pin="qsfp0_RX_P0"/>
                        <pin_map port_index="1" component_pin="qsfp0_RX_P1"/>
                        <pin_map port_index="2" component_pin="qsfp0_RX_P2"/>
                        <pin_map port_index="3" component_pin="qsfp0_RX_P3"/>
                     </pin_maps>                	
                  </port_map>
               </port_maps>
            </interface>
 
	    <interface mode="master" name="rs232_fpga_msp" type="xilinx.com:interface:uart_rtl:1.0" of_component="rs232_fpga_msp">
               <port_maps>
                  <port_map logical_port="TxD" physical_port="rs232_uart_msp_txd" dir="out">
                     <pin_maps>
                        <pin_map port_index="0" component_pin="FPGA_TXD_MSP"/>
                     </pin_maps>
                  </port_map>
                  <port_map logical_port="RxD" physical_port="rs232_uart_msp_rxd" dir="in">
                     <pin_maps>
                        <pin_map port_index="0" component_pin="FPGA_RXD_MSP"/>
                     </pin_maps>
                  </port_map>
               </port_maps>
            </interface>

            <interface mode="master" name="rs232_cmc" type="xilinx.com:interface:uart_rtl:1.0" of_component="rs232_cmc">
               <port_maps>
                  <port_map logical_port="TxD" physical_port="rs232_cmc_txd" dir="out">
                     <pin_maps>
                        <pin_map port_index="0" component_pin="cmc_txd"/>
                     </pin_maps>
                  </port_map>
                  <port_map logical_port="RxD" physical_port="rs232_cmc_rxd" dir="in">
                     <pin_maps>
                        <pin_map port_index="0" component_pin="cmc_rxd"/>
                     </pin_maps>
                  </port_map>
               </port_maps>
            </interface>        

	    <interface mode="master" name="pci_express_x16" type="xilinx.com:interface:pcie_7x_mgt_rtl:1.0" of_component="pci_express">
               <parameters>
                 <parameter name="block_location" value="PCIE4C_X1Y1" />
               </parameters>			
               <port_maps>
                  <port_map logical_port="txn" physical_port="pcie_tx0_nx16" dir="out" left="15" right="0">
                     <pin_maps>
                        <pin_map port_index="0" component_pin="pcie_tx0_n"/>
	                <pin_map port_index="1" component_pin="pcie_tx1_n"/>
	                <pin_map port_index="2" component_pin="pcie_tx2_n"/>
	                <pin_map port_index="3" component_pin="pcie_tx3_n"/>
	                <pin_map port_index="4" component_pin="pcie_tx4_n"/>
	                <pin_map port_index="5" component_pin="pcie_tx5_n"/>
	                <pin_map port_index="6" component_pin="pcie_tx6_n"/>
	                <pin_map port_index="7" component_pin="pcie_tx7_n"/>
                        <pin_map port_index="8" component_pin="pcie_tx8_n"/>
	                <pin_map port_index="9" component_pin="pcie_tx9_n"/>
	                <pin_map port_index="10" component_pin="pcie_tx10_n"/>
	                <pin_map port_index="11" component_pin="pcie_tx11_n"/>
	                <pin_map port_index="12" component_pin="pcie_tx12_n"/>
	                <pin_map port_index="13" component_pin="pcie_tx13_n"/>
	                <pin_map port_index="14" component_pin="pcie_tx14_n"/>
	                <pin_map port_index="15" component_pin="pcie_tx15_n"/>
                     </pin_maps>
                  </port_map>

                  <port_map logical_port="rxn" physical_port="pcie_rx0_nx16" dir="in" left="15" right="0">
                     <pin_maps>
                        <pin_map port_index="0" component_pin="pcie_rx0_n"/>
	                <pin_map port_index="1" component_pin="pcie_rx1_n"/>
	                <pin_map port_index="2" component_pin="pcie_rx2_n"/>
	                <pin_map port_index="3" component_pin="pcie_rx3_n"/>
	                <pin_map port_index="4" component_pin="pcie_rx4_n"/>
	                <pin_map port_index="5" component_pin="pcie_rx5_n"/>
	                <pin_map port_index="6" component_pin="pcie_rx6_n"/>
	                <pin_map port_index="7" component_pin="pcie_rx7_n"/>
                        <pin_map port_index="8"  component_pin="pcie_rx8_n"/>
	                <pin_map port_index="9"  component_pin="pcie_rx9_n"/>
	                <pin_map port_index="10" component_pin="pcie_rx10_n"/>
	                <pin_map port_index="11" component_pin="pcie_rx11_n"/>
	                <pin_map port_index="12" component_pin="pcie_rx12_n"/>
	                <pin_map port_index="13" component_pin="pcie_rx13_n"/>
	                <pin_map port_index="14" component_pin="pcie_rx14_n"/>
	                <pin_map port_index="15" component_pin="pcie_rx15_n"/>
                     </pin_maps>
                  </port_map>

                  <port_map logical_port="txp" physical_port="pcie_tx0_px16" dir="out" left="15" right="0">
                     <pin_maps>
                        <pin_map port_index="0" component_pin="pcie_tx0_p"/>
	                <pin_map port_index="1" component_pin="pcie_tx1_p"/>
	                <pin_map port_index="2" component_pin="pcie_tx2_p"/>
	                <pin_map port_index="3" component_pin="pcie_tx3_p"/>
	                <pin_map port_index="4" component_pin="pcie_tx4_p"/>
	                <pin_map port_index="5" component_pin="pcie_tx5_p"/>
	                <pin_map port_index="6" component_pin="pcie_tx6_p"/>
	                <pin_map port_index="7" component_pin="pcie_tx7_p"/>
                        <pin_map port_index="8"  component_pin="pcie_tx8_p"/>
	                <pin_map port_index="9"  component_pin="pcie_tx9_p"/>
	                <pin_map port_index="10" component_pin="pcie_tx10_p"/>
	                <pin_map port_index="11" component_pin="pcie_tx11_p"/>
	                <pin_map port_index="12" component_pin="pcie_tx12_p"/>
	                <pin_map port_index="13" component_pin="pcie_tx13_p"/>
	                <pin_map port_index="14" component_pin="pcie_tx14_p"/>
	                <pin_map port_index="15" component_pin="pcie_tx15_p"/>
                     </pin_maps>
                  </port_map>

                  <port_map logical_port="rxp" physical_port="pcie_rx0_px16" dir="in" left="15" right="0">
                     <pin_maps>
                        <pin_map port_index="0" component_pin="pcie_rx0_p"/>
	                <pin_map port_index="1" component_pin="pcie_rx1_p"/>
	                <pin_map port_index="2" component_pin="pcie_rx2_p"/>
	                <pin_map port_index="3" component_pin="pcie_rx3_p"/>
	                <pin_map port_index="4" component_pin="pcie_rx4_p"/>
	                <pin_map port_index="5" component_pin="pcie_rx5_p"/>
	                <pin_map port_index="6" component_pin="pcie_rx6_p"/>
	                <pin_map port_index="7" component_pin="pcie_rx7_p"/>
                        <pin_map port_index="8"  component_pin="pcie_rx8_p"/>
	                <pin_map port_index="9"  component_pin="pcie_rx9_p"/>
	                <pin_map port_index="10" component_pin="pcie_rx10_p"/>
	                <pin_map port_index="11" component_pin="pcie_rx11_p"/>
	                <pin_map port_index="12" component_pin="pcie_rx12_p"/>
	                <pin_map port_index="13" component_pin="pcie_rx13_p"/>
	                <pin_map port_index="14" component_pin="pcie_rx14_p"/>
	                <pin_map port_index="15" component_pin="pcie_rx15_p"/>
                     </pin_maps>
                  </port_map>
               </port_maps>
            </interface>

	    <interface mode="slave" name="qsfp_refclk0" type="xilinx.com:interface:diff_clock_rtl:1.0" of_component="qsfp">
               <parameters>
                  <parameter name="frequency" value="161132812"/>
               </parameters>
               <port_maps>
                  <port_map logical_port="CLK_P" physical_port="sfp_gt_refclk0_P" dir="in">
                     <pin_maps>
                        <pin_map port_index="0" component_pin="sfp_gt_refclk0_P"/>
                     </pin_maps>
                  </port_map>
                  <port_map logical_port="CLK_N" physical_port="sfp_gt_refclk0_N" dir="in">
                     <pin_maps>
                        <pin_map port_index="0" component_pin="sfp_gt_refclk0_N"/>
                     </pin_maps>
                  </port_map>
               </port_maps>
            </interface>
 
	    <interface mode="slave" name="qsfp_refclk1" type="xilinx.com:interface:diff_clock_rtl:1.0" of_component="qsfp">
               <parameters>
                  <parameter name="frequency" value="322265625"/>
               </parameters>
               <port_maps>
                  <port_map logical_port="CLK_P" physical_port="sfp_gt_refclk1_P" dir="in">
                     <pin_maps>
                        <pin_map port_index="0" component_pin="sfp_gt_refclk1_P"/>
                     </pin_maps>
                  </port_map>
                  <port_map logical_port="CLK_N" physical_port="sfp_gt_refclk1_N" dir="in">
                     <pin_maps>
                        <pin_map port_index="0" component_pin="sfp_gt_refclk1_N"/>
                     </pin_maps>
                  </port_map>
               </port_maps>
            </interface>

	    <interface mode="slave" name="cmc_clk" type="xilinx.com:interface:diff_clock_rtl:1.0" of_component="cmc_clk">
	       <parameters>
                  <parameter name="frequency" value="100000000"/>
               </parameters>
               <port_maps>
                  <port_map logical_port="CLK_P" physical_port="cmc_clk_p" dir="in">
                     <pin_maps>
                        <pin_map port_index="0" component_pin="cmc_clk_p"/>
                     </pin_maps>
                  </port_map>
                  <port_map logical_port="CLK_N" physical_port="cmc_clk_n" dir="in">
                     <pin_maps>
                        <pin_map port_index="0" component_pin="cmc_clk_n"/>
                     </pin_maps>
                  </port_map>
               </port_maps>
            </interface>

	    <interface mode="slave" name="pcie_refclk" type="xilinx.com:interface:diff_clock_rtl:1.0" of_component="pcie_refclk">
	       <parameters>
	          <parameter name="frequency" value="100000000"/>
	       </parameters>
	       <port_maps>
	          <port_map logical_port="CLK_P" physical_port="pcie_mgt_clk_p" dir="in">
	             <pin_maps>
	                <pin_map port_index="0" component_pin="pcie_mgt_clk_p"/>
	             </pin_maps>
	          </port_map>
	          <port_map logical_port="CLK_N" physical_port="pcie_mgt_clk_n" dir="in">
	             <pin_maps>
	                <pin_map port_index="0" component_pin="pcie_mgt_clk_n"/>
	             </pin_maps>
	          </port_map>
	       </port_maps>
	    </interface>

	    <interface mode="slave" name="pcie_perstn" type="xilinx.com:signal:reset_rtl:1.0" of_component="pci_express">
               <parameters>
                  <parameter name="rst_polarity" value="0" />
                  <parameter name="type" value="PCIE_PERST" />
               </parameters>
               <port_maps>
                  <port_map logical_port="RST" physical_port="pcie_perstn_rst" dir="in">
                     <pin_maps>
                        <pin_map port_index="0" component_pin="pcie_perstn_rst"/>
                     </pin_maps>
                  </port_map>
               </port_maps>
            </interface>

         </interfaces>
      </component>
 
      <component name="qsfp" type="chip" major_group="High Speed Tranceivers" sub_type="sfp">
         <component_modes>
    	    <component_mode name="qsfp_4x_322" display_name="qsfp_4x_322">
               <interfaces>
    	          <interface name="qsfp_4x"/>
    	  	  <interface name="qsfp_refclk0" optional="true"/>
    	  	  <interface name="qsfp_refclk1" optional="true"/>
               </interfaces>
            </component_mode>
         </component_modes>
      </component>
 
      <component name="pci_express" type="chip" major_group="High Speed Tranceivers" sub_type="chip">
         <component_modes>
            <component_mode name="pci_express_x16" display_name="pci_express x16">
               <interfaces>
                  <interface name="pci_express_x16"/>
                  <interface name="pcie_perstn" optional="true"/>
               </interfaces>
            </component_mode> 
         </component_modes>
      </component> 
    
      <component name="cmc_clk" type="chip" major_group="Clock Sources" sub_type="system_clock">
         <parameters>
            <parameter name="frequency" value="100000000"/>
         </parameters>
      </component>

      <component name="pcie_refclk" type="chip" major_group="High Speed Tranceivers" sub_type="mgt_clock">
         <parameters>
            <parameter name="frequency" value="100000000"/>
         </parameters>
      </component>

      <component name="rs232_fpga_msp" type="chip" major_group="Miscellaneous" sub_type="uart">
         <pins>
            <pin index="0" name="rs232_fpga_uart_msp_TX" iostandard="LVCMOS18"/>
            <pin index="1" name="rs232_fpga_uart_msp_RX" iostandard="LVCMOS18"/>
         </pins>
      </component>

      <component name="rs232_cmc" type="chip" major_group="Miscellaneous" sub_type="uart">
         <pins>
            <pin index="0" name="rs232_cmc_uart_TX" iostandard="LVCMOS18"/>
            <pin index="1" name="rs232_cmc_uart_RX" iostandard="LVCMOS18"/>
         </pins>
      </component>    

   </components>
 
   <connections>
 
      <connection name="part0_pcie" component1="part0" component2="pci_express">
         <connection_map name="part0_pcie" c1_st_index="702" c1_end_index="765" c2_st_index="0" c2_end_index="63"/>
         <connection_map name="part0_pcie_perstn" c1_st_index="0" c1_end_index="0" c2_st_index="0" c2_end_index="0"/>
      </connection>

      <connection name="part0_qsfp" component1="part0" component2="qsfp">
         <connection_map name="part0_qsfp" c1_st_index="800" c1_end_index="815" c2_st_index="0" c2_end_index="15"/>
         <connection_map name="part0_qsfp_refclk0" c1_st_index="104" c1_end_index="105" c2_st_index="0" c2_end_index="1"/>
         <connection_map name="part0_qsfp_refclk1" c1_st_index="106" c1_end_index="107" c2_st_index="0" c2_end_index="1"/>
      </connection>

      <connection name="part0_cmc_clk_100MHZ" component1="part0" component2="cmc_clk">
         <connection_map name="part0_cmc_clk_100MHZ" c1_st_index="108" c1_end_index="109" c2_st_index="0" c2_end_index="1"/>
      </connection>

      <connection name="part0_pcie_refclk" component1="part0" component2="pcie_refclk">
         <connection_map name="part0_pcie_refclk" c1_st_index="700" c1_end_index="701" c2_st_index="0" c2_end_index="1"/>
      </connection>
 
      <connection name="part0_rs232_uart_msp" component1="part0" component2="rs232_fpga_msp">
         <connection_map name="part0_rs232_uart_msp" c1_st_index="9" c1_end_index="10" c2_st_index="0" c2_end_index="1"/>
      </connection>

      <connection name="part0_rs232_cmc" component1="part0" component2="rs232_cmc">
         <connection_map name="part0_rs232_cmc" c1_st_index="17" c1_end_index="18" c2_st_index="0" c2_end_index="1"/>
      </connection>    

   </connections>
 
</board>
