ISim log file
Running: D:\Workspace\CECS-341\Lab4B-RFALUDM-LoadOperation\Top4B_Tester_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb D:/Workspace/CECS-341/Lab4B-RFALUDM-LoadOperation/Top4B_Tester_isim_beh.wdb 
ISim P.20131013 (signature 0x7708f090)
This is a Full version of ISim.
WARNING: File "D:/Workspace/CECS-341/Lab4B-RFALUDM-LoadOperation/Top4B.v" Line 10.  For instance uut/DM/, width 8 of formal port Address is not equal to width 64 of actual signal ALUToDMAndMux2.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
Stopped at time : 130 ns :  in File "D:/Workspace/CECS-341/Lab4B-RFALUDM-LoadOperation/Top4B_Tester.v" Line 147 
ISim P.20131013 (signature 0x7708f090)
This is a Full version of ISim.
WARNING: File "D:/Workspace/CECS-341/Lab4B-RFALUDM-LoadOperation/Top4B.v" Line 10.  For instance uut/DM/, width 8 of formal port Address is not equal to width 64 of actual signal ALUToDMAndMux2.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
Stopped at time : 130 ns :  in File "D:/Workspace/CECS-341/Lab4B-RFALUDM-LoadOperation/Top4B_Tester.v" Line 147 
ISim P.20131013 (signature 0x7708f090)
This is a Full version of ISim.
WARNING: File "D:/Workspace/CECS-341/Lab4B-RFALUDM-LoadOperation/Top4B.v" Line 10.  For instance uut/DM/, width 8 of formal port Address is not equal to width 64 of actual signal ALUToDMAndMux2.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
Stopped at time : 130 ns :  in File "D:/Workspace/CECS-341/Lab4B-RFALUDM-LoadOperation/Top4B_Tester.v" Line 147 
ISim P.20131013 (signature 0x7708f090)
This is a Full version of ISim.
WARNING: File "D:/Workspace/CECS-341/Lab4B-RFALUDM-LoadOperation/Top4B.v" Line 10.  For instance uut/DM/, width 8 of formal port Address is not equal to width 64 of actual signal ALUToDMAndMux2.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
Stopped at time : 130 ns :  in File "D:/Workspace/CECS-341/Lab4B-RFALUDM-LoadOperation/Top4B_Tester.v" Line 147 
