Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.3 (win64) Build 1682563 Mon Oct 10 19:07:27 MDT 2016
| Date         : Wed Mar 25 18:51:19 2020
| Host         : Nelson running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file EggsD_timing_summary_routed.rpt -rpx EggsD_timing_summary_routed.rpx
| Design       : EggsD
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.15 2016-08-17
---------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 25 register/latch pins with no clock driven by root clock pin: reset (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: clk1HZ/clk_out_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: countDownTime/min_reg[0]_C/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: countDownTime/min_reg[0]_LDC/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: countDownTime/min_reg[0]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: countDownTime/min_reg[1]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: countDownTime/min_reg[1]_LDC/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: countDownTime/min_reg[1]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: countDownTime/min_reg[2]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: countDownTime/min_reg[2]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: countDownTime/min_reg[2]_P/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: countDownTime/sec_reg[0]_C/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: countDownTime/sec_reg[0]_LDC/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: countDownTime/sec_reg[0]_P/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: countDownTime/sec_reg[1]_C/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: countDownTime/sec_reg[1]_LDC/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: countDownTime/sec_reg[1]_P/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: countDownTime/sec_reg[2]_C/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: countDownTime/sec_reg[2]_LDC/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: countDownTime/sec_reg[2]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: countDownTime/sec_reg[3]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: countDownTime/sec_reg[3]_LDC/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: countDownTime/sec_reg[3]_P/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: countDownTime/sec_reg[4]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: countDownTime/sec_reg[4]_LDC/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: countDownTime/sec_reg[4]_P/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: countDownTime/sec_reg[5]_C/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: countDownTime/sec_reg[5]_P/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: incrementTime/SLOW_CLK/slow_clk_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: incrementTime/debounce_min/Q1_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: incrementTime/debounce_min/Q2_bar_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: incrementTime/debounce_sec/Q1_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: incrementTime/debounce_sec/Q2_bar_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: incrementTime/min_reg[0]_C/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: incrementTime/min_reg[0]_LDC/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: incrementTime/min_reg[0]_P/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: incrementTime/min_reg[1]_C/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: incrementTime/min_reg[1]_LDC/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: incrementTime/min_reg[1]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: incrementTime/min_reg[2]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: incrementTime/min_reg[2]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: incrementTime/min_reg[2]_P/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: incrementTime/min_reg[5]_C/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: incrementTime/min_reg[5]_LDC/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: incrementTime/min_reg[5]_P/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: incrementTime/sec_reg[0]_C/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: incrementTime/sec_reg[0]_LDC/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: incrementTime/sec_reg[0]_P/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: incrementTime/sec_reg[1]_C/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: incrementTime/sec_reg[1]_LDC/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: incrementTime/sec_reg[1]_P/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: incrementTime/sec_reg[2]_C/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: incrementTime/sec_reg[2]_LDC/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: incrementTime/sec_reg[2]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: incrementTime/sec_reg[3]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: incrementTime/sec_reg[3]_LDC/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: incrementTime/sec_reg[3]_P/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: incrementTime/sec_reg[4]_C/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: incrementTime/sec_reg[4]_P/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: incrementTime/sec_reg[5]_C/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: incrementTime/sec_reg[5]_LDC/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: incrementTime/sec_reg[5]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: set_min_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: set_min_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: set_min_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: set_min_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: set_min_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: set_min_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: set_sec_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: set_sec_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: set_sec_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: set_sec_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: set_sec_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: set_sec_reg[5]/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: state_reg[0]/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: state_reg[1]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 125 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 97 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    192.939        0.000                      0                  178        0.094        0.000                      0                  178        3.000        0.000                       0                   103  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
CLK100MHZ               {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 100.000}      200.000         5.000           
  clkfbout_clk_wiz_0    {0.000 25.000}       50.000          20.000          
sys_clk_pin             {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 100.000}      200.000         5.000           
  clkfbout_clk_wiz_0_1  {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                                 3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0        192.939        0.000                      0                  178        0.412        0.000                      0                  178       13.360        0.000                       0                    99  
  clkfbout_clk_wiz_0                                                                                                                                                     47.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1      192.967        0.000                      0                  178        0.412        0.000                      0                  178       13.360        0.000                       0                    99  
  clkfbout_clk_wiz_0_1                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0        192.939        0.000                      0                  178        0.094        0.000                      0                  178  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1      192.939        0.000                      0                  178        0.094        0.000                      0                  178  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk5MHZ/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk5MHZ/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk5MHZ/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk5MHZ/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk5MHZ/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk5MHZ/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack      192.939ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.412ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             192.939ns  (required time - arrival time)
  Source:                 clk1HZ/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1HZ/counter_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.820ns  (logic 2.552ns (37.419%)  route 4.268ns (62.581%))
  Logic Levels:           12  (CARRY4=8 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns = ( 198.571 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.822ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=97, routed)          1.718    -0.822    clk1HZ/clk_out1
    SLICE_X2Y65          FDCE                                         r  clk1HZ/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y65          FDCE (Prop_fdce_C_Q)         0.518    -0.304 r  clk1HZ/counter_reg[2]/Q
                         net (fo=2, routed)           1.246     0.942    clk1HZ/counter_reg[2]
    SLICE_X3Y65          LUT6 (Prop_lut6_I1_O)        0.124     1.066 r  clk1HZ/clk_out_i_9/O
                         net (fo=1, routed)           0.802     1.868    clk1HZ/clk_out_i_9_n_0
    SLICE_X3Y67          LUT5 (Prop_lut5_I0_O)        0.124     1.992 r  clk1HZ/clk_out_i_6/O
                         net (fo=1, routed)           0.806     2.798    clk1HZ/clk_out_i_6_n_0
    SLICE_X3Y68          LUT6 (Prop_lut6_I2_O)        0.124     2.922 f  clk1HZ/clk_out_i_3/O
                         net (fo=21, routed)          1.414     4.336    clk1HZ/clk_out_i_3_n_0
    SLICE_X2Y65          LUT5 (Prop_lut5_I3_O)        0.124     4.460 r  clk1HZ/counter[0]_i_7/O
                         net (fo=1, routed)           0.000     4.460    clk1HZ/counter[0]_i_7_n_0
    SLICE_X2Y65          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.973 r  clk1HZ/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.973    clk1HZ/counter_reg[0]_i_2_n_0
    SLICE_X2Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.090 r  clk1HZ/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.090    clk1HZ/counter_reg[4]_i_1_n_0
    SLICE_X2Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.207 r  clk1HZ/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.207    clk1HZ/counter_reg[8]_i_1_n_0
    SLICE_X2Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.324 r  clk1HZ/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.324    clk1HZ/counter_reg[12]_i_1_n_0
    SLICE_X2Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.441 r  clk1HZ/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.441    clk1HZ/counter_reg[16]_i_1_n_0
    SLICE_X2Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.558 r  clk1HZ/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.558    clk1HZ/counter_reg[20]_i_1_n_0
    SLICE_X2Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.675 r  clk1HZ/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.675    clk1HZ/counter_reg[24]_i_1_n_0
    SLICE_X2Y72          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.998 r  clk1HZ/counter_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.998    clk1HZ/counter_reg[28]_i_1_n_6
    SLICE_X2Y72          FDCE                                         r  clk1HZ/counter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=97, routed)          1.591   198.571    clk1HZ/clk_out1
    SLICE_X2Y72          FDCE                                         r  clk1HZ/counter_reg[29]/C
                         clock pessimism              0.575   199.146    
                         clock uncertainty           -0.318   198.829    
    SLICE_X2Y72          FDCE (Setup_fdce_C_D)        0.109   198.938    clk1HZ/counter_reg[29]
  -------------------------------------------------------------------
                         required time                        198.938    
                         arrival time                          -5.998    
  -------------------------------------------------------------------
                         slack                                192.939    

Slack (MET) :             192.947ns  (required time - arrival time)
  Source:                 clk1HZ/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1HZ/counter_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.812ns  (logic 2.544ns (37.345%)  route 4.268ns (62.655%))
  Logic Levels:           12  (CARRY4=8 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns = ( 198.571 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.822ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=97, routed)          1.718    -0.822    clk1HZ/clk_out1
    SLICE_X2Y65          FDCE                                         r  clk1HZ/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y65          FDCE (Prop_fdce_C_Q)         0.518    -0.304 r  clk1HZ/counter_reg[2]/Q
                         net (fo=2, routed)           1.246     0.942    clk1HZ/counter_reg[2]
    SLICE_X3Y65          LUT6 (Prop_lut6_I1_O)        0.124     1.066 r  clk1HZ/clk_out_i_9/O
                         net (fo=1, routed)           0.802     1.868    clk1HZ/clk_out_i_9_n_0
    SLICE_X3Y67          LUT5 (Prop_lut5_I0_O)        0.124     1.992 r  clk1HZ/clk_out_i_6/O
                         net (fo=1, routed)           0.806     2.798    clk1HZ/clk_out_i_6_n_0
    SLICE_X3Y68          LUT6 (Prop_lut6_I2_O)        0.124     2.922 f  clk1HZ/clk_out_i_3/O
                         net (fo=21, routed)          1.414     4.336    clk1HZ/clk_out_i_3_n_0
    SLICE_X2Y65          LUT5 (Prop_lut5_I3_O)        0.124     4.460 r  clk1HZ/counter[0]_i_7/O
                         net (fo=1, routed)           0.000     4.460    clk1HZ/counter[0]_i_7_n_0
    SLICE_X2Y65          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.973 r  clk1HZ/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.973    clk1HZ/counter_reg[0]_i_2_n_0
    SLICE_X2Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.090 r  clk1HZ/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.090    clk1HZ/counter_reg[4]_i_1_n_0
    SLICE_X2Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.207 r  clk1HZ/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.207    clk1HZ/counter_reg[8]_i_1_n_0
    SLICE_X2Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.324 r  clk1HZ/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.324    clk1HZ/counter_reg[12]_i_1_n_0
    SLICE_X2Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.441 r  clk1HZ/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.441    clk1HZ/counter_reg[16]_i_1_n_0
    SLICE_X2Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.558 r  clk1HZ/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.558    clk1HZ/counter_reg[20]_i_1_n_0
    SLICE_X2Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.675 r  clk1HZ/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.675    clk1HZ/counter_reg[24]_i_1_n_0
    SLICE_X2Y72          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.990 r  clk1HZ/counter_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.990    clk1HZ/counter_reg[28]_i_1_n_4
    SLICE_X2Y72          FDCE                                         r  clk1HZ/counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=97, routed)          1.591   198.571    clk1HZ/clk_out1
    SLICE_X2Y72          FDCE                                         r  clk1HZ/counter_reg[31]/C
                         clock pessimism              0.575   199.146    
                         clock uncertainty           -0.318   198.829    
    SLICE_X2Y72          FDCE (Setup_fdce_C_D)        0.109   198.938    clk1HZ/counter_reg[31]
  -------------------------------------------------------------------
                         required time                        198.938    
                         arrival time                          -5.990    
  -------------------------------------------------------------------
                         slack                                192.947    

Slack (MET) :             193.023ns  (required time - arrival time)
  Source:                 clk1HZ/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1HZ/counter_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.736ns  (logic 2.468ns (36.638%)  route 4.268ns (63.362%))
  Logic Levels:           12  (CARRY4=8 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns = ( 198.571 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.822ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=97, routed)          1.718    -0.822    clk1HZ/clk_out1
    SLICE_X2Y65          FDCE                                         r  clk1HZ/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y65          FDCE (Prop_fdce_C_Q)         0.518    -0.304 r  clk1HZ/counter_reg[2]/Q
                         net (fo=2, routed)           1.246     0.942    clk1HZ/counter_reg[2]
    SLICE_X3Y65          LUT6 (Prop_lut6_I1_O)        0.124     1.066 r  clk1HZ/clk_out_i_9/O
                         net (fo=1, routed)           0.802     1.868    clk1HZ/clk_out_i_9_n_0
    SLICE_X3Y67          LUT5 (Prop_lut5_I0_O)        0.124     1.992 r  clk1HZ/clk_out_i_6/O
                         net (fo=1, routed)           0.806     2.798    clk1HZ/clk_out_i_6_n_0
    SLICE_X3Y68          LUT6 (Prop_lut6_I2_O)        0.124     2.922 f  clk1HZ/clk_out_i_3/O
                         net (fo=21, routed)          1.414     4.336    clk1HZ/clk_out_i_3_n_0
    SLICE_X2Y65          LUT5 (Prop_lut5_I3_O)        0.124     4.460 r  clk1HZ/counter[0]_i_7/O
                         net (fo=1, routed)           0.000     4.460    clk1HZ/counter[0]_i_7_n_0
    SLICE_X2Y65          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.973 r  clk1HZ/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.973    clk1HZ/counter_reg[0]_i_2_n_0
    SLICE_X2Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.090 r  clk1HZ/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.090    clk1HZ/counter_reg[4]_i_1_n_0
    SLICE_X2Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.207 r  clk1HZ/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.207    clk1HZ/counter_reg[8]_i_1_n_0
    SLICE_X2Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.324 r  clk1HZ/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.324    clk1HZ/counter_reg[12]_i_1_n_0
    SLICE_X2Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.441 r  clk1HZ/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.441    clk1HZ/counter_reg[16]_i_1_n_0
    SLICE_X2Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.558 r  clk1HZ/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.558    clk1HZ/counter_reg[20]_i_1_n_0
    SLICE_X2Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.675 r  clk1HZ/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.675    clk1HZ/counter_reg[24]_i_1_n_0
    SLICE_X2Y72          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.914 r  clk1HZ/counter_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.914    clk1HZ/counter_reg[28]_i_1_n_5
    SLICE_X2Y72          FDCE                                         r  clk1HZ/counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=97, routed)          1.591   198.571    clk1HZ/clk_out1
    SLICE_X2Y72          FDCE                                         r  clk1HZ/counter_reg[30]/C
                         clock pessimism              0.575   199.146    
                         clock uncertainty           -0.318   198.829    
    SLICE_X2Y72          FDCE (Setup_fdce_C_D)        0.109   198.938    clk1HZ/counter_reg[30]
  -------------------------------------------------------------------
                         required time                        198.938    
                         arrival time                          -5.914    
  -------------------------------------------------------------------
                         slack                                193.023    

Slack (MET) :             193.043ns  (required time - arrival time)
  Source:                 clk1HZ/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1HZ/counter_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.716ns  (logic 2.448ns (36.450%)  route 4.268ns (63.550%))
  Logic Levels:           12  (CARRY4=8 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns = ( 198.571 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.822ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=97, routed)          1.718    -0.822    clk1HZ/clk_out1
    SLICE_X2Y65          FDCE                                         r  clk1HZ/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y65          FDCE (Prop_fdce_C_Q)         0.518    -0.304 r  clk1HZ/counter_reg[2]/Q
                         net (fo=2, routed)           1.246     0.942    clk1HZ/counter_reg[2]
    SLICE_X3Y65          LUT6 (Prop_lut6_I1_O)        0.124     1.066 r  clk1HZ/clk_out_i_9/O
                         net (fo=1, routed)           0.802     1.868    clk1HZ/clk_out_i_9_n_0
    SLICE_X3Y67          LUT5 (Prop_lut5_I0_O)        0.124     1.992 r  clk1HZ/clk_out_i_6/O
                         net (fo=1, routed)           0.806     2.798    clk1HZ/clk_out_i_6_n_0
    SLICE_X3Y68          LUT6 (Prop_lut6_I2_O)        0.124     2.922 f  clk1HZ/clk_out_i_3/O
                         net (fo=21, routed)          1.414     4.336    clk1HZ/clk_out_i_3_n_0
    SLICE_X2Y65          LUT5 (Prop_lut5_I3_O)        0.124     4.460 r  clk1HZ/counter[0]_i_7/O
                         net (fo=1, routed)           0.000     4.460    clk1HZ/counter[0]_i_7_n_0
    SLICE_X2Y65          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.973 r  clk1HZ/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.973    clk1HZ/counter_reg[0]_i_2_n_0
    SLICE_X2Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.090 r  clk1HZ/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.090    clk1HZ/counter_reg[4]_i_1_n_0
    SLICE_X2Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.207 r  clk1HZ/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.207    clk1HZ/counter_reg[8]_i_1_n_0
    SLICE_X2Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.324 r  clk1HZ/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.324    clk1HZ/counter_reg[12]_i_1_n_0
    SLICE_X2Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.441 r  clk1HZ/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.441    clk1HZ/counter_reg[16]_i_1_n_0
    SLICE_X2Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.558 r  clk1HZ/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.558    clk1HZ/counter_reg[20]_i_1_n_0
    SLICE_X2Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.675 r  clk1HZ/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.675    clk1HZ/counter_reg[24]_i_1_n_0
    SLICE_X2Y72          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.894 r  clk1HZ/counter_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.894    clk1HZ/counter_reg[28]_i_1_n_7
    SLICE_X2Y72          FDCE                                         r  clk1HZ/counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=97, routed)          1.591   198.571    clk1HZ/clk_out1
    SLICE_X2Y72          FDCE                                         r  clk1HZ/counter_reg[28]/C
                         clock pessimism              0.575   199.146    
                         clock uncertainty           -0.318   198.829    
    SLICE_X2Y72          FDCE (Setup_fdce_C_D)        0.109   198.938    clk1HZ/counter_reg[28]
  -------------------------------------------------------------------
                         required time                        198.938    
                         arrival time                          -5.894    
  -------------------------------------------------------------------
                         slack                                193.043    

Slack (MET) :             193.058ns  (required time - arrival time)
  Source:                 clk1HZ/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1HZ/counter_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.703ns  (logic 2.435ns (36.326%)  route 4.268ns (63.674%))
  Logic Levels:           11  (CARRY4=7 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns = ( 198.573 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.822ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=97, routed)          1.718    -0.822    clk1HZ/clk_out1
    SLICE_X2Y65          FDCE                                         r  clk1HZ/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y65          FDCE (Prop_fdce_C_Q)         0.518    -0.304 r  clk1HZ/counter_reg[2]/Q
                         net (fo=2, routed)           1.246     0.942    clk1HZ/counter_reg[2]
    SLICE_X3Y65          LUT6 (Prop_lut6_I1_O)        0.124     1.066 r  clk1HZ/clk_out_i_9/O
                         net (fo=1, routed)           0.802     1.868    clk1HZ/clk_out_i_9_n_0
    SLICE_X3Y67          LUT5 (Prop_lut5_I0_O)        0.124     1.992 r  clk1HZ/clk_out_i_6/O
                         net (fo=1, routed)           0.806     2.798    clk1HZ/clk_out_i_6_n_0
    SLICE_X3Y68          LUT6 (Prop_lut6_I2_O)        0.124     2.922 f  clk1HZ/clk_out_i_3/O
                         net (fo=21, routed)          1.414     4.336    clk1HZ/clk_out_i_3_n_0
    SLICE_X2Y65          LUT5 (Prop_lut5_I3_O)        0.124     4.460 r  clk1HZ/counter[0]_i_7/O
                         net (fo=1, routed)           0.000     4.460    clk1HZ/counter[0]_i_7_n_0
    SLICE_X2Y65          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.973 r  clk1HZ/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.973    clk1HZ/counter_reg[0]_i_2_n_0
    SLICE_X2Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.090 r  clk1HZ/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.090    clk1HZ/counter_reg[4]_i_1_n_0
    SLICE_X2Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.207 r  clk1HZ/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.207    clk1HZ/counter_reg[8]_i_1_n_0
    SLICE_X2Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.324 r  clk1HZ/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.324    clk1HZ/counter_reg[12]_i_1_n_0
    SLICE_X2Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.441 r  clk1HZ/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.441    clk1HZ/counter_reg[16]_i_1_n_0
    SLICE_X2Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.558 r  clk1HZ/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.558    clk1HZ/counter_reg[20]_i_1_n_0
    SLICE_X2Y71          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.881 r  clk1HZ/counter_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.881    clk1HZ/counter_reg[24]_i_1_n_6
    SLICE_X2Y71          FDCE                                         r  clk1HZ/counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=97, routed)          1.593   198.573    clk1HZ/clk_out1
    SLICE_X2Y71          FDCE                                         r  clk1HZ/counter_reg[25]/C
                         clock pessimism              0.575   199.148    
                         clock uncertainty           -0.318   198.831    
    SLICE_X2Y71          FDCE (Setup_fdce_C_D)        0.109   198.940    clk1HZ/counter_reg[25]
  -------------------------------------------------------------------
                         required time                        198.940    
                         arrival time                          -5.881    
  -------------------------------------------------------------------
                         slack                                193.058    

Slack (MET) :             193.066ns  (required time - arrival time)
  Source:                 clk1HZ/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1HZ/counter_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.695ns  (logic 2.427ns (36.250%)  route 4.268ns (63.750%))
  Logic Levels:           11  (CARRY4=7 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns = ( 198.573 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.822ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=97, routed)          1.718    -0.822    clk1HZ/clk_out1
    SLICE_X2Y65          FDCE                                         r  clk1HZ/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y65          FDCE (Prop_fdce_C_Q)         0.518    -0.304 r  clk1HZ/counter_reg[2]/Q
                         net (fo=2, routed)           1.246     0.942    clk1HZ/counter_reg[2]
    SLICE_X3Y65          LUT6 (Prop_lut6_I1_O)        0.124     1.066 r  clk1HZ/clk_out_i_9/O
                         net (fo=1, routed)           0.802     1.868    clk1HZ/clk_out_i_9_n_0
    SLICE_X3Y67          LUT5 (Prop_lut5_I0_O)        0.124     1.992 r  clk1HZ/clk_out_i_6/O
                         net (fo=1, routed)           0.806     2.798    clk1HZ/clk_out_i_6_n_0
    SLICE_X3Y68          LUT6 (Prop_lut6_I2_O)        0.124     2.922 f  clk1HZ/clk_out_i_3/O
                         net (fo=21, routed)          1.414     4.336    clk1HZ/clk_out_i_3_n_0
    SLICE_X2Y65          LUT5 (Prop_lut5_I3_O)        0.124     4.460 r  clk1HZ/counter[0]_i_7/O
                         net (fo=1, routed)           0.000     4.460    clk1HZ/counter[0]_i_7_n_0
    SLICE_X2Y65          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.973 r  clk1HZ/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.973    clk1HZ/counter_reg[0]_i_2_n_0
    SLICE_X2Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.090 r  clk1HZ/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.090    clk1HZ/counter_reg[4]_i_1_n_0
    SLICE_X2Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.207 r  clk1HZ/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.207    clk1HZ/counter_reg[8]_i_1_n_0
    SLICE_X2Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.324 r  clk1HZ/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.324    clk1HZ/counter_reg[12]_i_1_n_0
    SLICE_X2Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.441 r  clk1HZ/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.441    clk1HZ/counter_reg[16]_i_1_n_0
    SLICE_X2Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.558 r  clk1HZ/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.558    clk1HZ/counter_reg[20]_i_1_n_0
    SLICE_X2Y71          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.873 r  clk1HZ/counter_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.873    clk1HZ/counter_reg[24]_i_1_n_4
    SLICE_X2Y71          FDCE                                         r  clk1HZ/counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=97, routed)          1.593   198.573    clk1HZ/clk_out1
    SLICE_X2Y71          FDCE                                         r  clk1HZ/counter_reg[27]/C
                         clock pessimism              0.575   199.148    
                         clock uncertainty           -0.318   198.831    
    SLICE_X2Y71          FDCE (Setup_fdce_C_D)        0.109   198.940    clk1HZ/counter_reg[27]
  -------------------------------------------------------------------
                         required time                        198.940    
                         arrival time                          -5.873    
  -------------------------------------------------------------------
                         slack                                193.066    

Slack (MET) :             193.142ns  (required time - arrival time)
  Source:                 clk1HZ/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1HZ/counter_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.619ns  (logic 2.351ns (35.518%)  route 4.268ns (64.482%))
  Logic Levels:           11  (CARRY4=7 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns = ( 198.573 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.822ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=97, routed)          1.718    -0.822    clk1HZ/clk_out1
    SLICE_X2Y65          FDCE                                         r  clk1HZ/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y65          FDCE (Prop_fdce_C_Q)         0.518    -0.304 r  clk1HZ/counter_reg[2]/Q
                         net (fo=2, routed)           1.246     0.942    clk1HZ/counter_reg[2]
    SLICE_X3Y65          LUT6 (Prop_lut6_I1_O)        0.124     1.066 r  clk1HZ/clk_out_i_9/O
                         net (fo=1, routed)           0.802     1.868    clk1HZ/clk_out_i_9_n_0
    SLICE_X3Y67          LUT5 (Prop_lut5_I0_O)        0.124     1.992 r  clk1HZ/clk_out_i_6/O
                         net (fo=1, routed)           0.806     2.798    clk1HZ/clk_out_i_6_n_0
    SLICE_X3Y68          LUT6 (Prop_lut6_I2_O)        0.124     2.922 f  clk1HZ/clk_out_i_3/O
                         net (fo=21, routed)          1.414     4.336    clk1HZ/clk_out_i_3_n_0
    SLICE_X2Y65          LUT5 (Prop_lut5_I3_O)        0.124     4.460 r  clk1HZ/counter[0]_i_7/O
                         net (fo=1, routed)           0.000     4.460    clk1HZ/counter[0]_i_7_n_0
    SLICE_X2Y65          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.973 r  clk1HZ/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.973    clk1HZ/counter_reg[0]_i_2_n_0
    SLICE_X2Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.090 r  clk1HZ/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.090    clk1HZ/counter_reg[4]_i_1_n_0
    SLICE_X2Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.207 r  clk1HZ/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.207    clk1HZ/counter_reg[8]_i_1_n_0
    SLICE_X2Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.324 r  clk1HZ/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.324    clk1HZ/counter_reg[12]_i_1_n_0
    SLICE_X2Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.441 r  clk1HZ/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.441    clk1HZ/counter_reg[16]_i_1_n_0
    SLICE_X2Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.558 r  clk1HZ/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.558    clk1HZ/counter_reg[20]_i_1_n_0
    SLICE_X2Y71          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.797 r  clk1HZ/counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.797    clk1HZ/counter_reg[24]_i_1_n_5
    SLICE_X2Y71          FDCE                                         r  clk1HZ/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=97, routed)          1.593   198.573    clk1HZ/clk_out1
    SLICE_X2Y71          FDCE                                         r  clk1HZ/counter_reg[26]/C
                         clock pessimism              0.575   199.148    
                         clock uncertainty           -0.318   198.831    
    SLICE_X2Y71          FDCE (Setup_fdce_C_D)        0.109   198.940    clk1HZ/counter_reg[26]
  -------------------------------------------------------------------
                         required time                        198.940    
                         arrival time                          -5.797    
  -------------------------------------------------------------------
                         slack                                193.142    

Slack (MET) :             193.162ns  (required time - arrival time)
  Source:                 clk1HZ/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1HZ/counter_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.599ns  (logic 2.331ns (35.323%)  route 4.268ns (64.677%))
  Logic Levels:           11  (CARRY4=7 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns = ( 198.573 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.822ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=97, routed)          1.718    -0.822    clk1HZ/clk_out1
    SLICE_X2Y65          FDCE                                         r  clk1HZ/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y65          FDCE (Prop_fdce_C_Q)         0.518    -0.304 r  clk1HZ/counter_reg[2]/Q
                         net (fo=2, routed)           1.246     0.942    clk1HZ/counter_reg[2]
    SLICE_X3Y65          LUT6 (Prop_lut6_I1_O)        0.124     1.066 r  clk1HZ/clk_out_i_9/O
                         net (fo=1, routed)           0.802     1.868    clk1HZ/clk_out_i_9_n_0
    SLICE_X3Y67          LUT5 (Prop_lut5_I0_O)        0.124     1.992 r  clk1HZ/clk_out_i_6/O
                         net (fo=1, routed)           0.806     2.798    clk1HZ/clk_out_i_6_n_0
    SLICE_X3Y68          LUT6 (Prop_lut6_I2_O)        0.124     2.922 f  clk1HZ/clk_out_i_3/O
                         net (fo=21, routed)          1.414     4.336    clk1HZ/clk_out_i_3_n_0
    SLICE_X2Y65          LUT5 (Prop_lut5_I3_O)        0.124     4.460 r  clk1HZ/counter[0]_i_7/O
                         net (fo=1, routed)           0.000     4.460    clk1HZ/counter[0]_i_7_n_0
    SLICE_X2Y65          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.973 r  clk1HZ/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.973    clk1HZ/counter_reg[0]_i_2_n_0
    SLICE_X2Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.090 r  clk1HZ/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.090    clk1HZ/counter_reg[4]_i_1_n_0
    SLICE_X2Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.207 r  clk1HZ/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.207    clk1HZ/counter_reg[8]_i_1_n_0
    SLICE_X2Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.324 r  clk1HZ/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.324    clk1HZ/counter_reg[12]_i_1_n_0
    SLICE_X2Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.441 r  clk1HZ/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.441    clk1HZ/counter_reg[16]_i_1_n_0
    SLICE_X2Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.558 r  clk1HZ/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.558    clk1HZ/counter_reg[20]_i_1_n_0
    SLICE_X2Y71          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.777 r  clk1HZ/counter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.777    clk1HZ/counter_reg[24]_i_1_n_7
    SLICE_X2Y71          FDCE                                         r  clk1HZ/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=97, routed)          1.593   198.573    clk1HZ/clk_out1
    SLICE_X2Y71          FDCE                                         r  clk1HZ/counter_reg[24]/C
                         clock pessimism              0.575   199.148    
                         clock uncertainty           -0.318   198.831    
    SLICE_X2Y71          FDCE (Setup_fdce_C_D)        0.109   198.940    clk1HZ/counter_reg[24]
  -------------------------------------------------------------------
                         required time                        198.940    
                         arrival time                          -5.777    
  -------------------------------------------------------------------
                         slack                                193.162    

Slack (MET) :             193.176ns  (required time - arrival time)
  Source:                 clk1HZ/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1HZ/counter_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.586ns  (logic 2.318ns (35.195%)  route 4.268ns (64.805%))
  Logic Levels:           10  (CARRY4=6 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 198.574 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.822ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=97, routed)          1.718    -0.822    clk1HZ/clk_out1
    SLICE_X2Y65          FDCE                                         r  clk1HZ/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y65          FDCE (Prop_fdce_C_Q)         0.518    -0.304 r  clk1HZ/counter_reg[2]/Q
                         net (fo=2, routed)           1.246     0.942    clk1HZ/counter_reg[2]
    SLICE_X3Y65          LUT6 (Prop_lut6_I1_O)        0.124     1.066 r  clk1HZ/clk_out_i_9/O
                         net (fo=1, routed)           0.802     1.868    clk1HZ/clk_out_i_9_n_0
    SLICE_X3Y67          LUT5 (Prop_lut5_I0_O)        0.124     1.992 r  clk1HZ/clk_out_i_6/O
                         net (fo=1, routed)           0.806     2.798    clk1HZ/clk_out_i_6_n_0
    SLICE_X3Y68          LUT6 (Prop_lut6_I2_O)        0.124     2.922 f  clk1HZ/clk_out_i_3/O
                         net (fo=21, routed)          1.414     4.336    clk1HZ/clk_out_i_3_n_0
    SLICE_X2Y65          LUT5 (Prop_lut5_I3_O)        0.124     4.460 r  clk1HZ/counter[0]_i_7/O
                         net (fo=1, routed)           0.000     4.460    clk1HZ/counter[0]_i_7_n_0
    SLICE_X2Y65          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.973 r  clk1HZ/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.973    clk1HZ/counter_reg[0]_i_2_n_0
    SLICE_X2Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.090 r  clk1HZ/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.090    clk1HZ/counter_reg[4]_i_1_n_0
    SLICE_X2Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.207 r  clk1HZ/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.207    clk1HZ/counter_reg[8]_i_1_n_0
    SLICE_X2Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.324 r  clk1HZ/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.324    clk1HZ/counter_reg[12]_i_1_n_0
    SLICE_X2Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.441 r  clk1HZ/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.441    clk1HZ/counter_reg[16]_i_1_n_0
    SLICE_X2Y70          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.764 r  clk1HZ/counter_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.764    clk1HZ/counter_reg[20]_i_1_n_6
    SLICE_X2Y70          FDCE                                         r  clk1HZ/counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=97, routed)          1.594   198.574    clk1HZ/clk_out1
    SLICE_X2Y70          FDCE                                         r  clk1HZ/counter_reg[21]/C
                         clock pessimism              0.575   199.149    
                         clock uncertainty           -0.318   198.832    
    SLICE_X2Y70          FDCE (Setup_fdce_C_D)        0.109   198.941    clk1HZ/counter_reg[21]
  -------------------------------------------------------------------
                         required time                        198.941    
                         arrival time                          -5.764    
  -------------------------------------------------------------------
                         slack                                193.176    

Slack (MET) :             193.184ns  (required time - arrival time)
  Source:                 clk1HZ/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1HZ/counter_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.578ns  (logic 2.310ns (35.116%)  route 4.268ns (64.884%))
  Logic Levels:           10  (CARRY4=6 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 198.574 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.822ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=97, routed)          1.718    -0.822    clk1HZ/clk_out1
    SLICE_X2Y65          FDCE                                         r  clk1HZ/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y65          FDCE (Prop_fdce_C_Q)         0.518    -0.304 r  clk1HZ/counter_reg[2]/Q
                         net (fo=2, routed)           1.246     0.942    clk1HZ/counter_reg[2]
    SLICE_X3Y65          LUT6 (Prop_lut6_I1_O)        0.124     1.066 r  clk1HZ/clk_out_i_9/O
                         net (fo=1, routed)           0.802     1.868    clk1HZ/clk_out_i_9_n_0
    SLICE_X3Y67          LUT5 (Prop_lut5_I0_O)        0.124     1.992 r  clk1HZ/clk_out_i_6/O
                         net (fo=1, routed)           0.806     2.798    clk1HZ/clk_out_i_6_n_0
    SLICE_X3Y68          LUT6 (Prop_lut6_I2_O)        0.124     2.922 f  clk1HZ/clk_out_i_3/O
                         net (fo=21, routed)          1.414     4.336    clk1HZ/clk_out_i_3_n_0
    SLICE_X2Y65          LUT5 (Prop_lut5_I3_O)        0.124     4.460 r  clk1HZ/counter[0]_i_7/O
                         net (fo=1, routed)           0.000     4.460    clk1HZ/counter[0]_i_7_n_0
    SLICE_X2Y65          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.973 r  clk1HZ/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.973    clk1HZ/counter_reg[0]_i_2_n_0
    SLICE_X2Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.090 r  clk1HZ/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.090    clk1HZ/counter_reg[4]_i_1_n_0
    SLICE_X2Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.207 r  clk1HZ/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.207    clk1HZ/counter_reg[8]_i_1_n_0
    SLICE_X2Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.324 r  clk1HZ/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.324    clk1HZ/counter_reg[12]_i_1_n_0
    SLICE_X2Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.441 r  clk1HZ/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.441    clk1HZ/counter_reg[16]_i_1_n_0
    SLICE_X2Y70          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.756 r  clk1HZ/counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.756    clk1HZ/counter_reg[20]_i_1_n_4
    SLICE_X2Y70          FDCE                                         r  clk1HZ/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=97, routed)          1.594   198.574    clk1HZ/clk_out1
    SLICE_X2Y70          FDCE                                         r  clk1HZ/counter_reg[23]/C
                         clock pessimism              0.575   199.149    
                         clock uncertainty           -0.318   198.832    
    SLICE_X2Y70          FDCE (Setup_fdce_C_D)        0.109   198.941    clk1HZ/counter_reg[23]
  -------------------------------------------------------------------
                         required time                        198.941    
                         arrival time                          -5.756    
  -------------------------------------------------------------------
                         slack                                193.184    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.412ns  (arrival time - required time)
  Source:                 incrementTime/SLOW_CLK/slow_clk_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            incrementTime/SLOW_CLK/slow_clk_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.186ns (37.001%)  route 0.317ns (62.999%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=97, routed)          0.594    -0.570    incrementTime/SLOW_CLK/CLK
    SLICE_X4Y70          FDCE                                         r  incrementTime/SLOW_CLK/slow_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y70          FDCE (Prop_fdce_C_Q)         0.141    -0.429 r  incrementTime/SLOW_CLK/slow_clk_reg/Q
                         net (fo=25, routed)          0.317    -0.113    incrementTime/SLOW_CLK/slow_clk
    SLICE_X4Y70          LUT4 (Prop_lut4_I3_O)        0.045    -0.068 r  incrementTime/SLOW_CLK/slow_clk_i_1/O
                         net (fo=1, routed)           0.000    -0.068    incrementTime/SLOW_CLK/slow_clk_i_1_n_0
    SLICE_X4Y70          FDCE                                         r  incrementTime/SLOW_CLK/slow_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=97, routed)          0.863    -0.810    incrementTime/SLOW_CLK/CLK
    SLICE_X4Y70          FDCE                                         r  incrementTime/SLOW_CLK/slow_clk_reg/C
                         clock pessimism              0.240    -0.570    
    SLICE_X4Y70          FDCE (Hold_fdce_C_D)         0.091    -0.479    incrementTime/SLOW_CLK/slow_clk_reg
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.068    
  -------------------------------------------------------------------
                         slack                                  0.412    

Slack (MET) :             0.441ns  (arrival time - required time)
  Source:                 clk1HZ/counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1HZ/counter_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.588ns  (logic 0.320ns (54.463%)  route 0.268ns (45.537%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=97, routed)          0.597    -0.567    clk1HZ/clk_out1
    SLICE_X2Y68          FDCE                                         r  clk1HZ/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y68          FDCE (Prop_fdce_C_Q)         0.164    -0.403 r  clk1HZ/counter_reg[15]/Q
                         net (fo=2, routed)           0.096    -0.308    clk1HZ/counter_reg[15]
    SLICE_X3Y68          LUT3 (Prop_lut3_I2_O)        0.045    -0.263 r  clk1HZ/clk_out_i_2/O
                         net (fo=21, routed)          0.172    -0.091    clk1HZ/clk_out_i_2_n_0
    SLICE_X2Y69          LUT6 (Prop_lut6_I5_O)        0.045    -0.046 r  clk1HZ/counter[16]_i_4/O
                         net (fo=1, routed)           0.000    -0.046    clk1HZ/counter[16]_i_4_n_0
    SLICE_X2Y69          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     0.020 r  clk1HZ/counter_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.020    clk1HZ/counter_reg[16]_i_1_n_6
    SLICE_X2Y69          FDCE                                         r  clk1HZ/counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=97, routed)          0.867    -0.806    clk1HZ/clk_out1
    SLICE_X2Y69          FDCE                                         r  clk1HZ/counter_reg[17]/C
                         clock pessimism              0.252    -0.554    
    SLICE_X2Y69          FDCE (Hold_fdce_C_D)         0.134    -0.420    clk1HZ/counter_reg[17]
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                           0.020    
  -------------------------------------------------------------------
                         slack                                  0.441    

Slack (MET) :             0.463ns  (arrival time - required time)
  Source:                 clk1HZ/counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1HZ/counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.612ns  (logic 0.318ns (51.999%)  route 0.294ns (48.001%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=97, routed)          0.597    -0.567    clk1HZ/clk_out1
    SLICE_X2Y68          FDCE                                         r  clk1HZ/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y68          FDCE (Prop_fdce_C_Q)         0.164    -0.403 r  clk1HZ/counter_reg[15]/Q
                         net (fo=2, routed)           0.096    -0.308    clk1HZ/counter_reg[15]
    SLICE_X3Y68          LUT3 (Prop_lut3_I2_O)        0.045    -0.263 r  clk1HZ/clk_out_i_2/O
                         net (fo=21, routed)          0.198    -0.065    clk1HZ/clk_out_i_2_n_0
    SLICE_X2Y67          LUT5 (Prop_lut5_I4_O)        0.045    -0.020 r  clk1HZ/counter[8]_i_2/O
                         net (fo=1, routed)           0.000    -0.020    clk1HZ/counter[8]_i_2_n_0
    SLICE_X2Y67          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.044 r  clk1HZ/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.044    clk1HZ/counter_reg[8]_i_1_n_4
    SLICE_X2Y67          FDCE                                         r  clk1HZ/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=97, routed)          0.869    -0.804    clk1HZ/clk_out1
    SLICE_X2Y67          FDCE                                         r  clk1HZ/counter_reg[11]/C
                         clock pessimism              0.252    -0.552    
    SLICE_X2Y67          FDCE (Hold_fdce_C_D)         0.134    -0.418    clk1HZ/counter_reg[11]
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                           0.044    
  -------------------------------------------------------------------
                         slack                                  0.463    

Slack (MET) :             0.466ns  (arrival time - required time)
  Source:                 clk1HZ/counter_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1HZ/clk_out_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.570ns  (logic 0.254ns (44.561%)  route 0.316ns (55.439%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=97, routed)          0.595    -0.569    clk1HZ/clk_out1
    SLICE_X2Y70          FDCE                                         r  clk1HZ/counter_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y70          FDCE (Prop_fdce_C_Q)         0.164    -0.405 r  clk1HZ/counter_reg[21]/Q
                         net (fo=5, routed)           0.147    -0.258    clk1HZ/counter_reg[21]
    SLICE_X3Y70          LUT5 (Prop_lut5_I2_O)        0.045    -0.213 r  clk1HZ/clk_out_i_5/O
                         net (fo=24, routed)          0.169    -0.044    clk1HZ/clk_out_i_5_n_0
    SLICE_X3Y70          LUT6 (Prop_lut6_I4_O)        0.045     0.001 r  clk1HZ/clk_out_i_1/O
                         net (fo=1, routed)           0.000     0.001    clk1HZ/clk_out_i_1_n_0
    SLICE_X3Y70          FDCE                                         r  clk1HZ/clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=97, routed)          0.866    -0.807    clk1HZ/clk_out1
    SLICE_X3Y70          FDCE                                         r  clk1HZ/clk_out_reg/C
                         clock pessimism              0.251    -0.556    
    SLICE_X3Y70          FDCE (Hold_fdce_C_D)         0.091    -0.465    clk1HZ/clk_out_reg
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                           0.001    
  -------------------------------------------------------------------
                         slack                                  0.466    

Slack (MET) :             0.470ns  (arrival time - required time)
  Source:                 clk1HZ/counter_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1HZ/counter_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.604ns  (logic 0.279ns (46.210%)  route 0.325ns (53.790%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=97, routed)          0.596    -0.568    clk1HZ/clk_out1
    SLICE_X2Y69          FDCE                                         r  clk1HZ/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y69          FDCE (Prop_fdce_C_Q)         0.164    -0.404 r  clk1HZ/counter_reg[16]/Q
                         net (fo=2, routed)           0.325    -0.080    clk1HZ/counter_reg[16]
    SLICE_X2Y69          LUT3 (Prop_lut3_I2_O)        0.045    -0.035 r  clk1HZ/counter[16]_i_5/O
                         net (fo=1, routed)           0.000    -0.035    clk1HZ/counter[16]_i_5_n_0
    SLICE_X2Y69          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.035 r  clk1HZ/counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.035    clk1HZ/counter_reg[16]_i_1_n_7
    SLICE_X2Y69          FDCE                                         r  clk1HZ/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=97, routed)          0.867    -0.806    clk1HZ/clk_out1
    SLICE_X2Y69          FDCE                                         r  clk1HZ/counter_reg[16]/C
                         clock pessimism              0.238    -0.568    
    SLICE_X2Y69          FDCE (Hold_fdce_C_D)         0.134    -0.434    clk1HZ/counter_reg[16]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                           0.035    
  -------------------------------------------------------------------
                         slack                                  0.470    

Slack (MET) :             0.471ns  (arrival time - required time)
  Source:                 clk1HZ/counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1HZ/counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.605ns  (logic 0.279ns (46.089%)  route 0.326ns (53.911%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=97, routed)          0.598    -0.566    clk1HZ/clk_out1
    SLICE_X2Y67          FDCE                                         r  clk1HZ/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y67          FDCE (Prop_fdce_C_Q)         0.164    -0.402 r  clk1HZ/counter_reg[8]/Q
                         net (fo=2, routed)           0.326    -0.076    clk1HZ/counter_reg[8]
    SLICE_X2Y67          LUT5 (Prop_lut5_I0_O)        0.045    -0.031 r  clk1HZ/counter[8]_i_5/O
                         net (fo=1, routed)           0.000    -0.031    clk1HZ/counter[8]_i_5_n_0
    SLICE_X2Y67          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.039 r  clk1HZ/counter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.039    clk1HZ/counter_reg[8]_i_1_n_7
    SLICE_X2Y67          FDCE                                         r  clk1HZ/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=97, routed)          0.869    -0.804    clk1HZ/clk_out1
    SLICE_X2Y67          FDCE                                         r  clk1HZ/counter_reg[8]/C
                         clock pessimism              0.238    -0.566    
    SLICE_X2Y67          FDCE (Hold_fdce_C_D)         0.134    -0.432    clk1HZ/counter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                           0.039    
  -------------------------------------------------------------------
                         slack                                  0.471    

Slack (MET) :             0.472ns  (arrival time - required time)
  Source:                 clk1HZ/counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1HZ/counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.606ns  (logic 0.279ns (46.026%)  route 0.327ns (53.974%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=97, routed)          0.599    -0.565    clk1HZ/clk_out1
    SLICE_X2Y66          FDCE                                         r  clk1HZ/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y66          FDCE (Prop_fdce_C_Q)         0.164    -0.401 r  clk1HZ/counter_reg[4]/Q
                         net (fo=2, routed)           0.327    -0.074    clk1HZ/counter_reg[4]
    SLICE_X2Y66          LUT5 (Prop_lut5_I0_O)        0.045    -0.029 r  clk1HZ/counter[4]_i_5/O
                         net (fo=1, routed)           0.000    -0.029    clk1HZ/counter[4]_i_5_n_0
    SLICE_X2Y66          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.041 r  clk1HZ/counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.041    clk1HZ/counter_reg[4]_i_1_n_7
    SLICE_X2Y66          FDCE                                         r  clk1HZ/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=97, routed)          0.870    -0.803    clk1HZ/clk_out1
    SLICE_X2Y66          FDCE                                         r  clk1HZ/counter_reg[4]/C
                         clock pessimism              0.238    -0.565    
    SLICE_X2Y66          FDCE (Hold_fdce_C_D)         0.134    -0.431    clk1HZ/counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                           0.041    
  -------------------------------------------------------------------
                         slack                                  0.472    

Slack (MET) :             0.473ns  (arrival time - required time)
  Source:                 clk1HZ/counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1HZ/counter_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.622ns  (logic 0.319ns (51.323%)  route 0.303ns (48.677%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=97, routed)          0.597    -0.567    clk1HZ/clk_out1
    SLICE_X2Y68          FDCE                                         r  clk1HZ/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y68          FDCE (Prop_fdce_C_Q)         0.164    -0.403 r  clk1HZ/counter_reg[15]/Q
                         net (fo=2, routed)           0.096    -0.308    clk1HZ/counter_reg[15]
    SLICE_X3Y68          LUT3 (Prop_lut3_I2_O)        0.045    -0.263 r  clk1HZ/clk_out_i_2/O
                         net (fo=21, routed)          0.207    -0.056    clk1HZ/clk_out_i_2_n_0
    SLICE_X2Y67          LUT5 (Prop_lut5_I4_O)        0.045    -0.011 r  clk1HZ/counter[8]_i_3/O
                         net (fo=1, routed)           0.000    -0.011    clk1HZ/counter[8]_i_3_n_0
    SLICE_X2Y67          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     0.054 r  clk1HZ/counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.054    clk1HZ/counter_reg[8]_i_1_n_5
    SLICE_X2Y67          FDCE                                         r  clk1HZ/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=97, routed)          0.869    -0.804    clk1HZ/clk_out1
    SLICE_X2Y67          FDCE                                         r  clk1HZ/counter_reg[10]/C
                         clock pessimism              0.252    -0.552    
    SLICE_X2Y67          FDCE (Hold_fdce_C_D)         0.134    -0.418    clk1HZ/counter_reg[10]
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                           0.054    
  -------------------------------------------------------------------
                         slack                                  0.473    

Slack (MET) :             0.488ns  (arrival time - required time)
  Source:                 clk1HZ/counter_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1HZ/counter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.622ns  (logic 0.275ns (44.227%)  route 0.347ns (55.773%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=97, routed)          0.598    -0.566    clk1HZ/clk_out1
    SLICE_X2Y67          FDCE                                         r  clk1HZ/counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y67          FDCE (Prop_fdce_C_Q)         0.164    -0.402 r  clk1HZ/counter_reg[9]/Q
                         net (fo=2, routed)           0.347    -0.055    clk1HZ/counter_reg[9]
    SLICE_X2Y67          LUT5 (Prop_lut5_I0_O)        0.045    -0.010 r  clk1HZ/counter[8]_i_4/O
                         net (fo=1, routed)           0.000    -0.010    clk1HZ/counter[8]_i_4_n_0
    SLICE_X2Y67          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     0.056 r  clk1HZ/counter_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.056    clk1HZ/counter_reg[8]_i_1_n_6
    SLICE_X2Y67          FDCE                                         r  clk1HZ/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=97, routed)          0.869    -0.804    clk1HZ/clk_out1
    SLICE_X2Y67          FDCE                                         r  clk1HZ/counter_reg[9]/C
                         clock pessimism              0.238    -0.566    
    SLICE_X2Y67          FDCE (Hold_fdce_C_D)         0.134    -0.432    clk1HZ/counter_reg[9]
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                           0.056    
  -------------------------------------------------------------------
                         slack                                  0.488    

Slack (MET) :             0.489ns  (arrival time - required time)
  Source:                 set_min_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            segMGMT/seg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.616ns  (logic 0.231ns (37.516%)  route 0.385ns (62.484%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=97, routed)          0.599    -0.565    CLK5MHZ
    SLICE_X5Y63          FDRE                                         r  set_min_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y63          FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  set_min_reg[1]/Q
                         net (fo=16, routed)          0.164    -0.260    segMGMT/set_min_reg[5][1]
    SLICE_X3Y64          LUT6 (Prop_lut6_I2_O)        0.045    -0.215 f  segMGMT/seg[2]_i_5/O
                         net (fo=1, routed)           0.220     0.005    segMGMT/seg[2]_i_5_n_0
    SLICE_X3Y67          LUT6 (Prop_lut6_I5_O)        0.045     0.050 r  segMGMT/seg[2]_i_1/O
                         net (fo=1, routed)           0.000     0.050    segMGMT/seg[2]_i_1_n_0
    SLICE_X3Y67          FDRE                                         r  segMGMT/seg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=97, routed)          0.869    -0.804    segMGMT/clk_out1
    SLICE_X3Y67          FDRE                                         r  segMGMT/seg_reg[2]/C
                         clock pessimism              0.275    -0.529    
    SLICE_X3Y67          FDRE (Hold_fdre_C_D)         0.091    -0.438    segMGMT/seg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                           0.050    
  -------------------------------------------------------------------
                         slack                                  0.489    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { clk5MHZ/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         200.000     197.845    BUFGCTRL_X0Y16   clk5MHZ/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         200.000     198.751    MMCME2_ADV_X1Y2  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X0Y71      TimerOn_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X3Y70      clk1HZ/clk_out_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X2Y67      clk1HZ/counter_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X2Y67      clk1HZ/counter_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X2Y68      clk1HZ/counter_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X2Y68      clk1HZ/counter_reg[13]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X2Y68      clk1HZ/counter_reg[14]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X2Y68      clk1HZ/counter_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       200.000     13.360     MMCME2_ADV_X1Y2  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X6Y69      incrementTime/SLOW_CLK/counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X3Y64      set_min_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X3Y64      set_min_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X3Y64      set_min_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X7Y67      set_sec_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X7Y67      set_sec_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X7Y67      set_sec_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X7Y67      set_sec_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X7Y67      set_sec_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X7Y67      set_sec_reg[5]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X3Y70      clk1HZ/clk_out_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X2Y68      clk1HZ/counter_reg[12]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X2Y68      clk1HZ/counter_reg[12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X2Y68      clk1HZ/counter_reg[13]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X2Y68      clk1HZ/counter_reg[13]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X2Y68      clk1HZ/counter_reg[14]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X2Y68      clk1HZ/counter_reg[14]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X2Y68      clk1HZ/counter_reg[15]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X2Y68      clk1HZ/counter_reg[15]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X2Y69      clk1HZ/counter_reg[16]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clk5MHZ/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   clk5MHZ/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clk5MHZ/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clk5MHZ/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  clk5MHZ/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  clk5MHZ/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk5MHZ/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk5MHZ/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk5MHZ/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk5MHZ/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk5MHZ/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk5MHZ/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack      192.967ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.412ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             192.967ns  (required time - arrival time)
  Source:                 clk1HZ/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1HZ/counter_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.820ns  (logic 2.552ns (37.419%)  route 4.268ns (62.581%))
  Logic Levels:           12  (CARRY4=8 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns = ( 198.571 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.822ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=97, routed)          1.718    -0.822    clk1HZ/clk_out1
    SLICE_X2Y65          FDCE                                         r  clk1HZ/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y65          FDCE (Prop_fdce_C_Q)         0.518    -0.304 r  clk1HZ/counter_reg[2]/Q
                         net (fo=2, routed)           1.246     0.942    clk1HZ/counter_reg[2]
    SLICE_X3Y65          LUT6 (Prop_lut6_I1_O)        0.124     1.066 r  clk1HZ/clk_out_i_9/O
                         net (fo=1, routed)           0.802     1.868    clk1HZ/clk_out_i_9_n_0
    SLICE_X3Y67          LUT5 (Prop_lut5_I0_O)        0.124     1.992 r  clk1HZ/clk_out_i_6/O
                         net (fo=1, routed)           0.806     2.798    clk1HZ/clk_out_i_6_n_0
    SLICE_X3Y68          LUT6 (Prop_lut6_I2_O)        0.124     2.922 f  clk1HZ/clk_out_i_3/O
                         net (fo=21, routed)          1.414     4.336    clk1HZ/clk_out_i_3_n_0
    SLICE_X2Y65          LUT5 (Prop_lut5_I3_O)        0.124     4.460 r  clk1HZ/counter[0]_i_7/O
                         net (fo=1, routed)           0.000     4.460    clk1HZ/counter[0]_i_7_n_0
    SLICE_X2Y65          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.973 r  clk1HZ/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.973    clk1HZ/counter_reg[0]_i_2_n_0
    SLICE_X2Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.090 r  clk1HZ/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.090    clk1HZ/counter_reg[4]_i_1_n_0
    SLICE_X2Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.207 r  clk1HZ/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.207    clk1HZ/counter_reg[8]_i_1_n_0
    SLICE_X2Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.324 r  clk1HZ/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.324    clk1HZ/counter_reg[12]_i_1_n_0
    SLICE_X2Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.441 r  clk1HZ/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.441    clk1HZ/counter_reg[16]_i_1_n_0
    SLICE_X2Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.558 r  clk1HZ/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.558    clk1HZ/counter_reg[20]_i_1_n_0
    SLICE_X2Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.675 r  clk1HZ/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.675    clk1HZ/counter_reg[24]_i_1_n_0
    SLICE_X2Y72          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.998 r  clk1HZ/counter_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.998    clk1HZ/counter_reg[28]_i_1_n_6
    SLICE_X2Y72          FDCE                                         r  clk1HZ/counter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=97, routed)          1.591   198.571    clk1HZ/clk_out1
    SLICE_X2Y72          FDCE                                         r  clk1HZ/counter_reg[29]/C
                         clock pessimism              0.575   199.146    
                         clock uncertainty           -0.289   198.857    
    SLICE_X2Y72          FDCE (Setup_fdce_C_D)        0.109   198.966    clk1HZ/counter_reg[29]
  -------------------------------------------------------------------
                         required time                        198.966    
                         arrival time                          -5.998    
  -------------------------------------------------------------------
                         slack                                192.967    

Slack (MET) :             192.975ns  (required time - arrival time)
  Source:                 clk1HZ/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1HZ/counter_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.812ns  (logic 2.544ns (37.345%)  route 4.268ns (62.655%))
  Logic Levels:           12  (CARRY4=8 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns = ( 198.571 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.822ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=97, routed)          1.718    -0.822    clk1HZ/clk_out1
    SLICE_X2Y65          FDCE                                         r  clk1HZ/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y65          FDCE (Prop_fdce_C_Q)         0.518    -0.304 r  clk1HZ/counter_reg[2]/Q
                         net (fo=2, routed)           1.246     0.942    clk1HZ/counter_reg[2]
    SLICE_X3Y65          LUT6 (Prop_lut6_I1_O)        0.124     1.066 r  clk1HZ/clk_out_i_9/O
                         net (fo=1, routed)           0.802     1.868    clk1HZ/clk_out_i_9_n_0
    SLICE_X3Y67          LUT5 (Prop_lut5_I0_O)        0.124     1.992 r  clk1HZ/clk_out_i_6/O
                         net (fo=1, routed)           0.806     2.798    clk1HZ/clk_out_i_6_n_0
    SLICE_X3Y68          LUT6 (Prop_lut6_I2_O)        0.124     2.922 f  clk1HZ/clk_out_i_3/O
                         net (fo=21, routed)          1.414     4.336    clk1HZ/clk_out_i_3_n_0
    SLICE_X2Y65          LUT5 (Prop_lut5_I3_O)        0.124     4.460 r  clk1HZ/counter[0]_i_7/O
                         net (fo=1, routed)           0.000     4.460    clk1HZ/counter[0]_i_7_n_0
    SLICE_X2Y65          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.973 r  clk1HZ/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.973    clk1HZ/counter_reg[0]_i_2_n_0
    SLICE_X2Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.090 r  clk1HZ/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.090    clk1HZ/counter_reg[4]_i_1_n_0
    SLICE_X2Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.207 r  clk1HZ/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.207    clk1HZ/counter_reg[8]_i_1_n_0
    SLICE_X2Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.324 r  clk1HZ/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.324    clk1HZ/counter_reg[12]_i_1_n_0
    SLICE_X2Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.441 r  clk1HZ/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.441    clk1HZ/counter_reg[16]_i_1_n_0
    SLICE_X2Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.558 r  clk1HZ/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.558    clk1HZ/counter_reg[20]_i_1_n_0
    SLICE_X2Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.675 r  clk1HZ/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.675    clk1HZ/counter_reg[24]_i_1_n_0
    SLICE_X2Y72          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.990 r  clk1HZ/counter_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.990    clk1HZ/counter_reg[28]_i_1_n_4
    SLICE_X2Y72          FDCE                                         r  clk1HZ/counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=97, routed)          1.591   198.571    clk1HZ/clk_out1
    SLICE_X2Y72          FDCE                                         r  clk1HZ/counter_reg[31]/C
                         clock pessimism              0.575   199.146    
                         clock uncertainty           -0.289   198.857    
    SLICE_X2Y72          FDCE (Setup_fdce_C_D)        0.109   198.966    clk1HZ/counter_reg[31]
  -------------------------------------------------------------------
                         required time                        198.966    
                         arrival time                          -5.990    
  -------------------------------------------------------------------
                         slack                                192.975    

Slack (MET) :             193.051ns  (required time - arrival time)
  Source:                 clk1HZ/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1HZ/counter_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.736ns  (logic 2.468ns (36.638%)  route 4.268ns (63.362%))
  Logic Levels:           12  (CARRY4=8 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns = ( 198.571 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.822ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=97, routed)          1.718    -0.822    clk1HZ/clk_out1
    SLICE_X2Y65          FDCE                                         r  clk1HZ/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y65          FDCE (Prop_fdce_C_Q)         0.518    -0.304 r  clk1HZ/counter_reg[2]/Q
                         net (fo=2, routed)           1.246     0.942    clk1HZ/counter_reg[2]
    SLICE_X3Y65          LUT6 (Prop_lut6_I1_O)        0.124     1.066 r  clk1HZ/clk_out_i_9/O
                         net (fo=1, routed)           0.802     1.868    clk1HZ/clk_out_i_9_n_0
    SLICE_X3Y67          LUT5 (Prop_lut5_I0_O)        0.124     1.992 r  clk1HZ/clk_out_i_6/O
                         net (fo=1, routed)           0.806     2.798    clk1HZ/clk_out_i_6_n_0
    SLICE_X3Y68          LUT6 (Prop_lut6_I2_O)        0.124     2.922 f  clk1HZ/clk_out_i_3/O
                         net (fo=21, routed)          1.414     4.336    clk1HZ/clk_out_i_3_n_0
    SLICE_X2Y65          LUT5 (Prop_lut5_I3_O)        0.124     4.460 r  clk1HZ/counter[0]_i_7/O
                         net (fo=1, routed)           0.000     4.460    clk1HZ/counter[0]_i_7_n_0
    SLICE_X2Y65          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.973 r  clk1HZ/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.973    clk1HZ/counter_reg[0]_i_2_n_0
    SLICE_X2Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.090 r  clk1HZ/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.090    clk1HZ/counter_reg[4]_i_1_n_0
    SLICE_X2Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.207 r  clk1HZ/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.207    clk1HZ/counter_reg[8]_i_1_n_0
    SLICE_X2Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.324 r  clk1HZ/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.324    clk1HZ/counter_reg[12]_i_1_n_0
    SLICE_X2Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.441 r  clk1HZ/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.441    clk1HZ/counter_reg[16]_i_1_n_0
    SLICE_X2Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.558 r  clk1HZ/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.558    clk1HZ/counter_reg[20]_i_1_n_0
    SLICE_X2Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.675 r  clk1HZ/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.675    clk1HZ/counter_reg[24]_i_1_n_0
    SLICE_X2Y72          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.914 r  clk1HZ/counter_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.914    clk1HZ/counter_reg[28]_i_1_n_5
    SLICE_X2Y72          FDCE                                         r  clk1HZ/counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=97, routed)          1.591   198.571    clk1HZ/clk_out1
    SLICE_X2Y72          FDCE                                         r  clk1HZ/counter_reg[30]/C
                         clock pessimism              0.575   199.146    
                         clock uncertainty           -0.289   198.857    
    SLICE_X2Y72          FDCE (Setup_fdce_C_D)        0.109   198.966    clk1HZ/counter_reg[30]
  -------------------------------------------------------------------
                         required time                        198.966    
                         arrival time                          -5.914    
  -------------------------------------------------------------------
                         slack                                193.051    

Slack (MET) :             193.071ns  (required time - arrival time)
  Source:                 clk1HZ/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1HZ/counter_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.716ns  (logic 2.448ns (36.450%)  route 4.268ns (63.550%))
  Logic Levels:           12  (CARRY4=8 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns = ( 198.571 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.822ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=97, routed)          1.718    -0.822    clk1HZ/clk_out1
    SLICE_X2Y65          FDCE                                         r  clk1HZ/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y65          FDCE (Prop_fdce_C_Q)         0.518    -0.304 r  clk1HZ/counter_reg[2]/Q
                         net (fo=2, routed)           1.246     0.942    clk1HZ/counter_reg[2]
    SLICE_X3Y65          LUT6 (Prop_lut6_I1_O)        0.124     1.066 r  clk1HZ/clk_out_i_9/O
                         net (fo=1, routed)           0.802     1.868    clk1HZ/clk_out_i_9_n_0
    SLICE_X3Y67          LUT5 (Prop_lut5_I0_O)        0.124     1.992 r  clk1HZ/clk_out_i_6/O
                         net (fo=1, routed)           0.806     2.798    clk1HZ/clk_out_i_6_n_0
    SLICE_X3Y68          LUT6 (Prop_lut6_I2_O)        0.124     2.922 f  clk1HZ/clk_out_i_3/O
                         net (fo=21, routed)          1.414     4.336    clk1HZ/clk_out_i_3_n_0
    SLICE_X2Y65          LUT5 (Prop_lut5_I3_O)        0.124     4.460 r  clk1HZ/counter[0]_i_7/O
                         net (fo=1, routed)           0.000     4.460    clk1HZ/counter[0]_i_7_n_0
    SLICE_X2Y65          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.973 r  clk1HZ/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.973    clk1HZ/counter_reg[0]_i_2_n_0
    SLICE_X2Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.090 r  clk1HZ/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.090    clk1HZ/counter_reg[4]_i_1_n_0
    SLICE_X2Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.207 r  clk1HZ/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.207    clk1HZ/counter_reg[8]_i_1_n_0
    SLICE_X2Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.324 r  clk1HZ/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.324    clk1HZ/counter_reg[12]_i_1_n_0
    SLICE_X2Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.441 r  clk1HZ/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.441    clk1HZ/counter_reg[16]_i_1_n_0
    SLICE_X2Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.558 r  clk1HZ/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.558    clk1HZ/counter_reg[20]_i_1_n_0
    SLICE_X2Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.675 r  clk1HZ/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.675    clk1HZ/counter_reg[24]_i_1_n_0
    SLICE_X2Y72          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.894 r  clk1HZ/counter_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.894    clk1HZ/counter_reg[28]_i_1_n_7
    SLICE_X2Y72          FDCE                                         r  clk1HZ/counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=97, routed)          1.591   198.571    clk1HZ/clk_out1
    SLICE_X2Y72          FDCE                                         r  clk1HZ/counter_reg[28]/C
                         clock pessimism              0.575   199.146    
                         clock uncertainty           -0.289   198.857    
    SLICE_X2Y72          FDCE (Setup_fdce_C_D)        0.109   198.966    clk1HZ/counter_reg[28]
  -------------------------------------------------------------------
                         required time                        198.966    
                         arrival time                          -5.894    
  -------------------------------------------------------------------
                         slack                                193.071    

Slack (MET) :             193.086ns  (required time - arrival time)
  Source:                 clk1HZ/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1HZ/counter_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.703ns  (logic 2.435ns (36.326%)  route 4.268ns (63.674%))
  Logic Levels:           11  (CARRY4=7 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns = ( 198.573 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.822ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=97, routed)          1.718    -0.822    clk1HZ/clk_out1
    SLICE_X2Y65          FDCE                                         r  clk1HZ/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y65          FDCE (Prop_fdce_C_Q)         0.518    -0.304 r  clk1HZ/counter_reg[2]/Q
                         net (fo=2, routed)           1.246     0.942    clk1HZ/counter_reg[2]
    SLICE_X3Y65          LUT6 (Prop_lut6_I1_O)        0.124     1.066 r  clk1HZ/clk_out_i_9/O
                         net (fo=1, routed)           0.802     1.868    clk1HZ/clk_out_i_9_n_0
    SLICE_X3Y67          LUT5 (Prop_lut5_I0_O)        0.124     1.992 r  clk1HZ/clk_out_i_6/O
                         net (fo=1, routed)           0.806     2.798    clk1HZ/clk_out_i_6_n_0
    SLICE_X3Y68          LUT6 (Prop_lut6_I2_O)        0.124     2.922 f  clk1HZ/clk_out_i_3/O
                         net (fo=21, routed)          1.414     4.336    clk1HZ/clk_out_i_3_n_0
    SLICE_X2Y65          LUT5 (Prop_lut5_I3_O)        0.124     4.460 r  clk1HZ/counter[0]_i_7/O
                         net (fo=1, routed)           0.000     4.460    clk1HZ/counter[0]_i_7_n_0
    SLICE_X2Y65          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.973 r  clk1HZ/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.973    clk1HZ/counter_reg[0]_i_2_n_0
    SLICE_X2Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.090 r  clk1HZ/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.090    clk1HZ/counter_reg[4]_i_1_n_0
    SLICE_X2Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.207 r  clk1HZ/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.207    clk1HZ/counter_reg[8]_i_1_n_0
    SLICE_X2Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.324 r  clk1HZ/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.324    clk1HZ/counter_reg[12]_i_1_n_0
    SLICE_X2Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.441 r  clk1HZ/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.441    clk1HZ/counter_reg[16]_i_1_n_0
    SLICE_X2Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.558 r  clk1HZ/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.558    clk1HZ/counter_reg[20]_i_1_n_0
    SLICE_X2Y71          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.881 r  clk1HZ/counter_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.881    clk1HZ/counter_reg[24]_i_1_n_6
    SLICE_X2Y71          FDCE                                         r  clk1HZ/counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=97, routed)          1.593   198.573    clk1HZ/clk_out1
    SLICE_X2Y71          FDCE                                         r  clk1HZ/counter_reg[25]/C
                         clock pessimism              0.575   199.148    
                         clock uncertainty           -0.289   198.859    
    SLICE_X2Y71          FDCE (Setup_fdce_C_D)        0.109   198.968    clk1HZ/counter_reg[25]
  -------------------------------------------------------------------
                         required time                        198.968    
                         arrival time                          -5.881    
  -------------------------------------------------------------------
                         slack                                193.086    

Slack (MET) :             193.094ns  (required time - arrival time)
  Source:                 clk1HZ/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1HZ/counter_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.695ns  (logic 2.427ns (36.250%)  route 4.268ns (63.750%))
  Logic Levels:           11  (CARRY4=7 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns = ( 198.573 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.822ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=97, routed)          1.718    -0.822    clk1HZ/clk_out1
    SLICE_X2Y65          FDCE                                         r  clk1HZ/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y65          FDCE (Prop_fdce_C_Q)         0.518    -0.304 r  clk1HZ/counter_reg[2]/Q
                         net (fo=2, routed)           1.246     0.942    clk1HZ/counter_reg[2]
    SLICE_X3Y65          LUT6 (Prop_lut6_I1_O)        0.124     1.066 r  clk1HZ/clk_out_i_9/O
                         net (fo=1, routed)           0.802     1.868    clk1HZ/clk_out_i_9_n_0
    SLICE_X3Y67          LUT5 (Prop_lut5_I0_O)        0.124     1.992 r  clk1HZ/clk_out_i_6/O
                         net (fo=1, routed)           0.806     2.798    clk1HZ/clk_out_i_6_n_0
    SLICE_X3Y68          LUT6 (Prop_lut6_I2_O)        0.124     2.922 f  clk1HZ/clk_out_i_3/O
                         net (fo=21, routed)          1.414     4.336    clk1HZ/clk_out_i_3_n_0
    SLICE_X2Y65          LUT5 (Prop_lut5_I3_O)        0.124     4.460 r  clk1HZ/counter[0]_i_7/O
                         net (fo=1, routed)           0.000     4.460    clk1HZ/counter[0]_i_7_n_0
    SLICE_X2Y65          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.973 r  clk1HZ/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.973    clk1HZ/counter_reg[0]_i_2_n_0
    SLICE_X2Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.090 r  clk1HZ/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.090    clk1HZ/counter_reg[4]_i_1_n_0
    SLICE_X2Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.207 r  clk1HZ/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.207    clk1HZ/counter_reg[8]_i_1_n_0
    SLICE_X2Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.324 r  clk1HZ/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.324    clk1HZ/counter_reg[12]_i_1_n_0
    SLICE_X2Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.441 r  clk1HZ/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.441    clk1HZ/counter_reg[16]_i_1_n_0
    SLICE_X2Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.558 r  clk1HZ/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.558    clk1HZ/counter_reg[20]_i_1_n_0
    SLICE_X2Y71          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.873 r  clk1HZ/counter_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.873    clk1HZ/counter_reg[24]_i_1_n_4
    SLICE_X2Y71          FDCE                                         r  clk1HZ/counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=97, routed)          1.593   198.573    clk1HZ/clk_out1
    SLICE_X2Y71          FDCE                                         r  clk1HZ/counter_reg[27]/C
                         clock pessimism              0.575   199.148    
                         clock uncertainty           -0.289   198.859    
    SLICE_X2Y71          FDCE (Setup_fdce_C_D)        0.109   198.968    clk1HZ/counter_reg[27]
  -------------------------------------------------------------------
                         required time                        198.968    
                         arrival time                          -5.873    
  -------------------------------------------------------------------
                         slack                                193.094    

Slack (MET) :             193.170ns  (required time - arrival time)
  Source:                 clk1HZ/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1HZ/counter_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.619ns  (logic 2.351ns (35.518%)  route 4.268ns (64.482%))
  Logic Levels:           11  (CARRY4=7 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns = ( 198.573 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.822ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=97, routed)          1.718    -0.822    clk1HZ/clk_out1
    SLICE_X2Y65          FDCE                                         r  clk1HZ/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y65          FDCE (Prop_fdce_C_Q)         0.518    -0.304 r  clk1HZ/counter_reg[2]/Q
                         net (fo=2, routed)           1.246     0.942    clk1HZ/counter_reg[2]
    SLICE_X3Y65          LUT6 (Prop_lut6_I1_O)        0.124     1.066 r  clk1HZ/clk_out_i_9/O
                         net (fo=1, routed)           0.802     1.868    clk1HZ/clk_out_i_9_n_0
    SLICE_X3Y67          LUT5 (Prop_lut5_I0_O)        0.124     1.992 r  clk1HZ/clk_out_i_6/O
                         net (fo=1, routed)           0.806     2.798    clk1HZ/clk_out_i_6_n_0
    SLICE_X3Y68          LUT6 (Prop_lut6_I2_O)        0.124     2.922 f  clk1HZ/clk_out_i_3/O
                         net (fo=21, routed)          1.414     4.336    clk1HZ/clk_out_i_3_n_0
    SLICE_X2Y65          LUT5 (Prop_lut5_I3_O)        0.124     4.460 r  clk1HZ/counter[0]_i_7/O
                         net (fo=1, routed)           0.000     4.460    clk1HZ/counter[0]_i_7_n_0
    SLICE_X2Y65          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.973 r  clk1HZ/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.973    clk1HZ/counter_reg[0]_i_2_n_0
    SLICE_X2Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.090 r  clk1HZ/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.090    clk1HZ/counter_reg[4]_i_1_n_0
    SLICE_X2Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.207 r  clk1HZ/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.207    clk1HZ/counter_reg[8]_i_1_n_0
    SLICE_X2Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.324 r  clk1HZ/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.324    clk1HZ/counter_reg[12]_i_1_n_0
    SLICE_X2Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.441 r  clk1HZ/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.441    clk1HZ/counter_reg[16]_i_1_n_0
    SLICE_X2Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.558 r  clk1HZ/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.558    clk1HZ/counter_reg[20]_i_1_n_0
    SLICE_X2Y71          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.797 r  clk1HZ/counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.797    clk1HZ/counter_reg[24]_i_1_n_5
    SLICE_X2Y71          FDCE                                         r  clk1HZ/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=97, routed)          1.593   198.573    clk1HZ/clk_out1
    SLICE_X2Y71          FDCE                                         r  clk1HZ/counter_reg[26]/C
                         clock pessimism              0.575   199.148    
                         clock uncertainty           -0.289   198.859    
    SLICE_X2Y71          FDCE (Setup_fdce_C_D)        0.109   198.968    clk1HZ/counter_reg[26]
  -------------------------------------------------------------------
                         required time                        198.968    
                         arrival time                          -5.797    
  -------------------------------------------------------------------
                         slack                                193.170    

Slack (MET) :             193.190ns  (required time - arrival time)
  Source:                 clk1HZ/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1HZ/counter_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.599ns  (logic 2.331ns (35.323%)  route 4.268ns (64.677%))
  Logic Levels:           11  (CARRY4=7 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns = ( 198.573 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.822ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=97, routed)          1.718    -0.822    clk1HZ/clk_out1
    SLICE_X2Y65          FDCE                                         r  clk1HZ/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y65          FDCE (Prop_fdce_C_Q)         0.518    -0.304 r  clk1HZ/counter_reg[2]/Q
                         net (fo=2, routed)           1.246     0.942    clk1HZ/counter_reg[2]
    SLICE_X3Y65          LUT6 (Prop_lut6_I1_O)        0.124     1.066 r  clk1HZ/clk_out_i_9/O
                         net (fo=1, routed)           0.802     1.868    clk1HZ/clk_out_i_9_n_0
    SLICE_X3Y67          LUT5 (Prop_lut5_I0_O)        0.124     1.992 r  clk1HZ/clk_out_i_6/O
                         net (fo=1, routed)           0.806     2.798    clk1HZ/clk_out_i_6_n_0
    SLICE_X3Y68          LUT6 (Prop_lut6_I2_O)        0.124     2.922 f  clk1HZ/clk_out_i_3/O
                         net (fo=21, routed)          1.414     4.336    clk1HZ/clk_out_i_3_n_0
    SLICE_X2Y65          LUT5 (Prop_lut5_I3_O)        0.124     4.460 r  clk1HZ/counter[0]_i_7/O
                         net (fo=1, routed)           0.000     4.460    clk1HZ/counter[0]_i_7_n_0
    SLICE_X2Y65          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.973 r  clk1HZ/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.973    clk1HZ/counter_reg[0]_i_2_n_0
    SLICE_X2Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.090 r  clk1HZ/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.090    clk1HZ/counter_reg[4]_i_1_n_0
    SLICE_X2Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.207 r  clk1HZ/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.207    clk1HZ/counter_reg[8]_i_1_n_0
    SLICE_X2Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.324 r  clk1HZ/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.324    clk1HZ/counter_reg[12]_i_1_n_0
    SLICE_X2Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.441 r  clk1HZ/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.441    clk1HZ/counter_reg[16]_i_1_n_0
    SLICE_X2Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.558 r  clk1HZ/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.558    clk1HZ/counter_reg[20]_i_1_n_0
    SLICE_X2Y71          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.777 r  clk1HZ/counter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.777    clk1HZ/counter_reg[24]_i_1_n_7
    SLICE_X2Y71          FDCE                                         r  clk1HZ/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=97, routed)          1.593   198.573    clk1HZ/clk_out1
    SLICE_X2Y71          FDCE                                         r  clk1HZ/counter_reg[24]/C
                         clock pessimism              0.575   199.148    
                         clock uncertainty           -0.289   198.859    
    SLICE_X2Y71          FDCE (Setup_fdce_C_D)        0.109   198.968    clk1HZ/counter_reg[24]
  -------------------------------------------------------------------
                         required time                        198.968    
                         arrival time                          -5.777    
  -------------------------------------------------------------------
                         slack                                193.190    

Slack (MET) :             193.204ns  (required time - arrival time)
  Source:                 clk1HZ/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1HZ/counter_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.586ns  (logic 2.318ns (35.195%)  route 4.268ns (64.805%))
  Logic Levels:           10  (CARRY4=6 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 198.574 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.822ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=97, routed)          1.718    -0.822    clk1HZ/clk_out1
    SLICE_X2Y65          FDCE                                         r  clk1HZ/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y65          FDCE (Prop_fdce_C_Q)         0.518    -0.304 r  clk1HZ/counter_reg[2]/Q
                         net (fo=2, routed)           1.246     0.942    clk1HZ/counter_reg[2]
    SLICE_X3Y65          LUT6 (Prop_lut6_I1_O)        0.124     1.066 r  clk1HZ/clk_out_i_9/O
                         net (fo=1, routed)           0.802     1.868    clk1HZ/clk_out_i_9_n_0
    SLICE_X3Y67          LUT5 (Prop_lut5_I0_O)        0.124     1.992 r  clk1HZ/clk_out_i_6/O
                         net (fo=1, routed)           0.806     2.798    clk1HZ/clk_out_i_6_n_0
    SLICE_X3Y68          LUT6 (Prop_lut6_I2_O)        0.124     2.922 f  clk1HZ/clk_out_i_3/O
                         net (fo=21, routed)          1.414     4.336    clk1HZ/clk_out_i_3_n_0
    SLICE_X2Y65          LUT5 (Prop_lut5_I3_O)        0.124     4.460 r  clk1HZ/counter[0]_i_7/O
                         net (fo=1, routed)           0.000     4.460    clk1HZ/counter[0]_i_7_n_0
    SLICE_X2Y65          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.973 r  clk1HZ/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.973    clk1HZ/counter_reg[0]_i_2_n_0
    SLICE_X2Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.090 r  clk1HZ/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.090    clk1HZ/counter_reg[4]_i_1_n_0
    SLICE_X2Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.207 r  clk1HZ/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.207    clk1HZ/counter_reg[8]_i_1_n_0
    SLICE_X2Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.324 r  clk1HZ/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.324    clk1HZ/counter_reg[12]_i_1_n_0
    SLICE_X2Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.441 r  clk1HZ/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.441    clk1HZ/counter_reg[16]_i_1_n_0
    SLICE_X2Y70          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.764 r  clk1HZ/counter_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.764    clk1HZ/counter_reg[20]_i_1_n_6
    SLICE_X2Y70          FDCE                                         r  clk1HZ/counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=97, routed)          1.594   198.574    clk1HZ/clk_out1
    SLICE_X2Y70          FDCE                                         r  clk1HZ/counter_reg[21]/C
                         clock pessimism              0.575   199.149    
                         clock uncertainty           -0.289   198.860    
    SLICE_X2Y70          FDCE (Setup_fdce_C_D)        0.109   198.969    clk1HZ/counter_reg[21]
  -------------------------------------------------------------------
                         required time                        198.969    
                         arrival time                          -5.764    
  -------------------------------------------------------------------
                         slack                                193.204    

Slack (MET) :             193.212ns  (required time - arrival time)
  Source:                 clk1HZ/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1HZ/counter_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.578ns  (logic 2.310ns (35.116%)  route 4.268ns (64.884%))
  Logic Levels:           10  (CARRY4=6 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 198.574 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.822ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=97, routed)          1.718    -0.822    clk1HZ/clk_out1
    SLICE_X2Y65          FDCE                                         r  clk1HZ/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y65          FDCE (Prop_fdce_C_Q)         0.518    -0.304 r  clk1HZ/counter_reg[2]/Q
                         net (fo=2, routed)           1.246     0.942    clk1HZ/counter_reg[2]
    SLICE_X3Y65          LUT6 (Prop_lut6_I1_O)        0.124     1.066 r  clk1HZ/clk_out_i_9/O
                         net (fo=1, routed)           0.802     1.868    clk1HZ/clk_out_i_9_n_0
    SLICE_X3Y67          LUT5 (Prop_lut5_I0_O)        0.124     1.992 r  clk1HZ/clk_out_i_6/O
                         net (fo=1, routed)           0.806     2.798    clk1HZ/clk_out_i_6_n_0
    SLICE_X3Y68          LUT6 (Prop_lut6_I2_O)        0.124     2.922 f  clk1HZ/clk_out_i_3/O
                         net (fo=21, routed)          1.414     4.336    clk1HZ/clk_out_i_3_n_0
    SLICE_X2Y65          LUT5 (Prop_lut5_I3_O)        0.124     4.460 r  clk1HZ/counter[0]_i_7/O
                         net (fo=1, routed)           0.000     4.460    clk1HZ/counter[0]_i_7_n_0
    SLICE_X2Y65          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.973 r  clk1HZ/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.973    clk1HZ/counter_reg[0]_i_2_n_0
    SLICE_X2Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.090 r  clk1HZ/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.090    clk1HZ/counter_reg[4]_i_1_n_0
    SLICE_X2Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.207 r  clk1HZ/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.207    clk1HZ/counter_reg[8]_i_1_n_0
    SLICE_X2Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.324 r  clk1HZ/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.324    clk1HZ/counter_reg[12]_i_1_n_0
    SLICE_X2Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.441 r  clk1HZ/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.441    clk1HZ/counter_reg[16]_i_1_n_0
    SLICE_X2Y70          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.756 r  clk1HZ/counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.756    clk1HZ/counter_reg[20]_i_1_n_4
    SLICE_X2Y70          FDCE                                         r  clk1HZ/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=97, routed)          1.594   198.574    clk1HZ/clk_out1
    SLICE_X2Y70          FDCE                                         r  clk1HZ/counter_reg[23]/C
                         clock pessimism              0.575   199.149    
                         clock uncertainty           -0.289   198.860    
    SLICE_X2Y70          FDCE (Setup_fdce_C_D)        0.109   198.969    clk1HZ/counter_reg[23]
  -------------------------------------------------------------------
                         required time                        198.969    
                         arrival time                          -5.756    
  -------------------------------------------------------------------
                         slack                                193.212    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.412ns  (arrival time - required time)
  Source:                 incrementTime/SLOW_CLK/slow_clk_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            incrementTime/SLOW_CLK/slow_clk_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.186ns (37.001%)  route 0.317ns (62.999%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=97, routed)          0.594    -0.570    incrementTime/SLOW_CLK/CLK
    SLICE_X4Y70          FDCE                                         r  incrementTime/SLOW_CLK/slow_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y70          FDCE (Prop_fdce_C_Q)         0.141    -0.429 r  incrementTime/SLOW_CLK/slow_clk_reg/Q
                         net (fo=25, routed)          0.317    -0.113    incrementTime/SLOW_CLK/slow_clk
    SLICE_X4Y70          LUT4 (Prop_lut4_I3_O)        0.045    -0.068 r  incrementTime/SLOW_CLK/slow_clk_i_1/O
                         net (fo=1, routed)           0.000    -0.068    incrementTime/SLOW_CLK/slow_clk_i_1_n_0
    SLICE_X4Y70          FDCE                                         r  incrementTime/SLOW_CLK/slow_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=97, routed)          0.863    -0.810    incrementTime/SLOW_CLK/CLK
    SLICE_X4Y70          FDCE                                         r  incrementTime/SLOW_CLK/slow_clk_reg/C
                         clock pessimism              0.240    -0.570    
    SLICE_X4Y70          FDCE (Hold_fdce_C_D)         0.091    -0.479    incrementTime/SLOW_CLK/slow_clk_reg
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.068    
  -------------------------------------------------------------------
                         slack                                  0.412    

Slack (MET) :             0.441ns  (arrival time - required time)
  Source:                 clk1HZ/counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1HZ/counter_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.588ns  (logic 0.320ns (54.463%)  route 0.268ns (45.537%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=97, routed)          0.597    -0.567    clk1HZ/clk_out1
    SLICE_X2Y68          FDCE                                         r  clk1HZ/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y68          FDCE (Prop_fdce_C_Q)         0.164    -0.403 r  clk1HZ/counter_reg[15]/Q
                         net (fo=2, routed)           0.096    -0.308    clk1HZ/counter_reg[15]
    SLICE_X3Y68          LUT3 (Prop_lut3_I2_O)        0.045    -0.263 r  clk1HZ/clk_out_i_2/O
                         net (fo=21, routed)          0.172    -0.091    clk1HZ/clk_out_i_2_n_0
    SLICE_X2Y69          LUT6 (Prop_lut6_I5_O)        0.045    -0.046 r  clk1HZ/counter[16]_i_4/O
                         net (fo=1, routed)           0.000    -0.046    clk1HZ/counter[16]_i_4_n_0
    SLICE_X2Y69          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     0.020 r  clk1HZ/counter_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.020    clk1HZ/counter_reg[16]_i_1_n_6
    SLICE_X2Y69          FDCE                                         r  clk1HZ/counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=97, routed)          0.867    -0.806    clk1HZ/clk_out1
    SLICE_X2Y69          FDCE                                         r  clk1HZ/counter_reg[17]/C
                         clock pessimism              0.252    -0.554    
    SLICE_X2Y69          FDCE (Hold_fdce_C_D)         0.134    -0.420    clk1HZ/counter_reg[17]
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                           0.020    
  -------------------------------------------------------------------
                         slack                                  0.441    

Slack (MET) :             0.463ns  (arrival time - required time)
  Source:                 clk1HZ/counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1HZ/counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.612ns  (logic 0.318ns (51.999%)  route 0.294ns (48.001%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=97, routed)          0.597    -0.567    clk1HZ/clk_out1
    SLICE_X2Y68          FDCE                                         r  clk1HZ/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y68          FDCE (Prop_fdce_C_Q)         0.164    -0.403 r  clk1HZ/counter_reg[15]/Q
                         net (fo=2, routed)           0.096    -0.308    clk1HZ/counter_reg[15]
    SLICE_X3Y68          LUT3 (Prop_lut3_I2_O)        0.045    -0.263 r  clk1HZ/clk_out_i_2/O
                         net (fo=21, routed)          0.198    -0.065    clk1HZ/clk_out_i_2_n_0
    SLICE_X2Y67          LUT5 (Prop_lut5_I4_O)        0.045    -0.020 r  clk1HZ/counter[8]_i_2/O
                         net (fo=1, routed)           0.000    -0.020    clk1HZ/counter[8]_i_2_n_0
    SLICE_X2Y67          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.044 r  clk1HZ/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.044    clk1HZ/counter_reg[8]_i_1_n_4
    SLICE_X2Y67          FDCE                                         r  clk1HZ/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=97, routed)          0.869    -0.804    clk1HZ/clk_out1
    SLICE_X2Y67          FDCE                                         r  clk1HZ/counter_reg[11]/C
                         clock pessimism              0.252    -0.552    
    SLICE_X2Y67          FDCE (Hold_fdce_C_D)         0.134    -0.418    clk1HZ/counter_reg[11]
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                           0.044    
  -------------------------------------------------------------------
                         slack                                  0.463    

Slack (MET) :             0.466ns  (arrival time - required time)
  Source:                 clk1HZ/counter_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1HZ/clk_out_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.570ns  (logic 0.254ns (44.561%)  route 0.316ns (55.439%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=97, routed)          0.595    -0.569    clk1HZ/clk_out1
    SLICE_X2Y70          FDCE                                         r  clk1HZ/counter_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y70          FDCE (Prop_fdce_C_Q)         0.164    -0.405 r  clk1HZ/counter_reg[21]/Q
                         net (fo=5, routed)           0.147    -0.258    clk1HZ/counter_reg[21]
    SLICE_X3Y70          LUT5 (Prop_lut5_I2_O)        0.045    -0.213 r  clk1HZ/clk_out_i_5/O
                         net (fo=24, routed)          0.169    -0.044    clk1HZ/clk_out_i_5_n_0
    SLICE_X3Y70          LUT6 (Prop_lut6_I4_O)        0.045     0.001 r  clk1HZ/clk_out_i_1/O
                         net (fo=1, routed)           0.000     0.001    clk1HZ/clk_out_i_1_n_0
    SLICE_X3Y70          FDCE                                         r  clk1HZ/clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=97, routed)          0.866    -0.807    clk1HZ/clk_out1
    SLICE_X3Y70          FDCE                                         r  clk1HZ/clk_out_reg/C
                         clock pessimism              0.251    -0.556    
    SLICE_X3Y70          FDCE (Hold_fdce_C_D)         0.091    -0.465    clk1HZ/clk_out_reg
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                           0.001    
  -------------------------------------------------------------------
                         slack                                  0.466    

Slack (MET) :             0.470ns  (arrival time - required time)
  Source:                 clk1HZ/counter_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1HZ/counter_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.604ns  (logic 0.279ns (46.210%)  route 0.325ns (53.790%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=97, routed)          0.596    -0.568    clk1HZ/clk_out1
    SLICE_X2Y69          FDCE                                         r  clk1HZ/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y69          FDCE (Prop_fdce_C_Q)         0.164    -0.404 r  clk1HZ/counter_reg[16]/Q
                         net (fo=2, routed)           0.325    -0.080    clk1HZ/counter_reg[16]
    SLICE_X2Y69          LUT3 (Prop_lut3_I2_O)        0.045    -0.035 r  clk1HZ/counter[16]_i_5/O
                         net (fo=1, routed)           0.000    -0.035    clk1HZ/counter[16]_i_5_n_0
    SLICE_X2Y69          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.035 r  clk1HZ/counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.035    clk1HZ/counter_reg[16]_i_1_n_7
    SLICE_X2Y69          FDCE                                         r  clk1HZ/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=97, routed)          0.867    -0.806    clk1HZ/clk_out1
    SLICE_X2Y69          FDCE                                         r  clk1HZ/counter_reg[16]/C
                         clock pessimism              0.238    -0.568    
    SLICE_X2Y69          FDCE (Hold_fdce_C_D)         0.134    -0.434    clk1HZ/counter_reg[16]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                           0.035    
  -------------------------------------------------------------------
                         slack                                  0.470    

Slack (MET) :             0.471ns  (arrival time - required time)
  Source:                 clk1HZ/counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1HZ/counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.605ns  (logic 0.279ns (46.089%)  route 0.326ns (53.911%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=97, routed)          0.598    -0.566    clk1HZ/clk_out1
    SLICE_X2Y67          FDCE                                         r  clk1HZ/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y67          FDCE (Prop_fdce_C_Q)         0.164    -0.402 r  clk1HZ/counter_reg[8]/Q
                         net (fo=2, routed)           0.326    -0.076    clk1HZ/counter_reg[8]
    SLICE_X2Y67          LUT5 (Prop_lut5_I0_O)        0.045    -0.031 r  clk1HZ/counter[8]_i_5/O
                         net (fo=1, routed)           0.000    -0.031    clk1HZ/counter[8]_i_5_n_0
    SLICE_X2Y67          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.039 r  clk1HZ/counter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.039    clk1HZ/counter_reg[8]_i_1_n_7
    SLICE_X2Y67          FDCE                                         r  clk1HZ/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=97, routed)          0.869    -0.804    clk1HZ/clk_out1
    SLICE_X2Y67          FDCE                                         r  clk1HZ/counter_reg[8]/C
                         clock pessimism              0.238    -0.566    
    SLICE_X2Y67          FDCE (Hold_fdce_C_D)         0.134    -0.432    clk1HZ/counter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                           0.039    
  -------------------------------------------------------------------
                         slack                                  0.471    

Slack (MET) :             0.472ns  (arrival time - required time)
  Source:                 clk1HZ/counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1HZ/counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.606ns  (logic 0.279ns (46.026%)  route 0.327ns (53.974%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=97, routed)          0.599    -0.565    clk1HZ/clk_out1
    SLICE_X2Y66          FDCE                                         r  clk1HZ/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y66          FDCE (Prop_fdce_C_Q)         0.164    -0.401 r  clk1HZ/counter_reg[4]/Q
                         net (fo=2, routed)           0.327    -0.074    clk1HZ/counter_reg[4]
    SLICE_X2Y66          LUT5 (Prop_lut5_I0_O)        0.045    -0.029 r  clk1HZ/counter[4]_i_5/O
                         net (fo=1, routed)           0.000    -0.029    clk1HZ/counter[4]_i_5_n_0
    SLICE_X2Y66          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.041 r  clk1HZ/counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.041    clk1HZ/counter_reg[4]_i_1_n_7
    SLICE_X2Y66          FDCE                                         r  clk1HZ/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=97, routed)          0.870    -0.803    clk1HZ/clk_out1
    SLICE_X2Y66          FDCE                                         r  clk1HZ/counter_reg[4]/C
                         clock pessimism              0.238    -0.565    
    SLICE_X2Y66          FDCE (Hold_fdce_C_D)         0.134    -0.431    clk1HZ/counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                           0.041    
  -------------------------------------------------------------------
                         slack                                  0.472    

Slack (MET) :             0.473ns  (arrival time - required time)
  Source:                 clk1HZ/counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1HZ/counter_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.622ns  (logic 0.319ns (51.323%)  route 0.303ns (48.677%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=97, routed)          0.597    -0.567    clk1HZ/clk_out1
    SLICE_X2Y68          FDCE                                         r  clk1HZ/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y68          FDCE (Prop_fdce_C_Q)         0.164    -0.403 r  clk1HZ/counter_reg[15]/Q
                         net (fo=2, routed)           0.096    -0.308    clk1HZ/counter_reg[15]
    SLICE_X3Y68          LUT3 (Prop_lut3_I2_O)        0.045    -0.263 r  clk1HZ/clk_out_i_2/O
                         net (fo=21, routed)          0.207    -0.056    clk1HZ/clk_out_i_2_n_0
    SLICE_X2Y67          LUT5 (Prop_lut5_I4_O)        0.045    -0.011 r  clk1HZ/counter[8]_i_3/O
                         net (fo=1, routed)           0.000    -0.011    clk1HZ/counter[8]_i_3_n_0
    SLICE_X2Y67          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     0.054 r  clk1HZ/counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.054    clk1HZ/counter_reg[8]_i_1_n_5
    SLICE_X2Y67          FDCE                                         r  clk1HZ/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=97, routed)          0.869    -0.804    clk1HZ/clk_out1
    SLICE_X2Y67          FDCE                                         r  clk1HZ/counter_reg[10]/C
                         clock pessimism              0.252    -0.552    
    SLICE_X2Y67          FDCE (Hold_fdce_C_D)         0.134    -0.418    clk1HZ/counter_reg[10]
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                           0.054    
  -------------------------------------------------------------------
                         slack                                  0.473    

Slack (MET) :             0.488ns  (arrival time - required time)
  Source:                 clk1HZ/counter_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1HZ/counter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.622ns  (logic 0.275ns (44.227%)  route 0.347ns (55.773%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=97, routed)          0.598    -0.566    clk1HZ/clk_out1
    SLICE_X2Y67          FDCE                                         r  clk1HZ/counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y67          FDCE (Prop_fdce_C_Q)         0.164    -0.402 r  clk1HZ/counter_reg[9]/Q
                         net (fo=2, routed)           0.347    -0.055    clk1HZ/counter_reg[9]
    SLICE_X2Y67          LUT5 (Prop_lut5_I0_O)        0.045    -0.010 r  clk1HZ/counter[8]_i_4/O
                         net (fo=1, routed)           0.000    -0.010    clk1HZ/counter[8]_i_4_n_0
    SLICE_X2Y67          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     0.056 r  clk1HZ/counter_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.056    clk1HZ/counter_reg[8]_i_1_n_6
    SLICE_X2Y67          FDCE                                         r  clk1HZ/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=97, routed)          0.869    -0.804    clk1HZ/clk_out1
    SLICE_X2Y67          FDCE                                         r  clk1HZ/counter_reg[9]/C
                         clock pessimism              0.238    -0.566    
    SLICE_X2Y67          FDCE (Hold_fdce_C_D)         0.134    -0.432    clk1HZ/counter_reg[9]
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                           0.056    
  -------------------------------------------------------------------
                         slack                                  0.488    

Slack (MET) :             0.489ns  (arrival time - required time)
  Source:                 set_min_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            segMGMT/seg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.616ns  (logic 0.231ns (37.516%)  route 0.385ns (62.484%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=97, routed)          0.599    -0.565    CLK5MHZ
    SLICE_X5Y63          FDRE                                         r  set_min_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y63          FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  set_min_reg[1]/Q
                         net (fo=16, routed)          0.164    -0.260    segMGMT/set_min_reg[5][1]
    SLICE_X3Y64          LUT6 (Prop_lut6_I2_O)        0.045    -0.215 f  segMGMT/seg[2]_i_5/O
                         net (fo=1, routed)           0.220     0.005    segMGMT/seg[2]_i_5_n_0
    SLICE_X3Y67          LUT6 (Prop_lut6_I5_O)        0.045     0.050 r  segMGMT/seg[2]_i_1/O
                         net (fo=1, routed)           0.000     0.050    segMGMT/seg[2]_i_1_n_0
    SLICE_X3Y67          FDRE                                         r  segMGMT/seg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=97, routed)          0.869    -0.804    segMGMT/clk_out1
    SLICE_X3Y67          FDRE                                         r  segMGMT/seg_reg[2]/C
                         clock pessimism              0.275    -0.529    
    SLICE_X3Y67          FDRE (Hold_fdre_C_D)         0.091    -0.438    segMGMT/seg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                           0.050    
  -------------------------------------------------------------------
                         slack                                  0.489    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { clk5MHZ/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         200.000     197.845    BUFGCTRL_X0Y16   clk5MHZ/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         200.000     198.751    MMCME2_ADV_X1Y2  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X0Y71      TimerOn_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X3Y70      clk1HZ/clk_out_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X2Y67      clk1HZ/counter_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X2Y67      clk1HZ/counter_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X2Y68      clk1HZ/counter_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X2Y68      clk1HZ/counter_reg[13]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X2Y68      clk1HZ/counter_reg[14]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X2Y68      clk1HZ/counter_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       200.000     13.360     MMCME2_ADV_X1Y2  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X6Y69      incrementTime/SLOW_CLK/counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X3Y64      set_min_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X3Y64      set_min_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X3Y64      set_min_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X7Y67      set_sec_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X7Y67      set_sec_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X7Y67      set_sec_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X7Y67      set_sec_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X7Y67      set_sec_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X7Y67      set_sec_reg[5]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X3Y70      clk1HZ/clk_out_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X2Y68      clk1HZ/counter_reg[12]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X2Y68      clk1HZ/counter_reg[12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X2Y68      clk1HZ/counter_reg[13]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X2Y68      clk1HZ/counter_reg[13]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X2Y68      clk1HZ/counter_reg[14]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X2Y68      clk1HZ/counter_reg[14]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X2Y68      clk1HZ/counter_reg[15]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X2Y68      clk1HZ/counter_reg[15]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X2Y69      clk1HZ/counter_reg[16]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clk5MHZ/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   clk5MHZ/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clk5MHZ/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clk5MHZ/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  clk5MHZ/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  clk5MHZ/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack      192.939ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.094ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             192.939ns  (required time - arrival time)
  Source:                 clk1HZ/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1HZ/counter_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.820ns  (logic 2.552ns (37.419%)  route 4.268ns (62.581%))
  Logic Levels:           12  (CARRY4=8 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns = ( 198.571 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.822ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=97, routed)          1.718    -0.822    clk1HZ/clk_out1
    SLICE_X2Y65          FDCE                                         r  clk1HZ/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y65          FDCE (Prop_fdce_C_Q)         0.518    -0.304 r  clk1HZ/counter_reg[2]/Q
                         net (fo=2, routed)           1.246     0.942    clk1HZ/counter_reg[2]
    SLICE_X3Y65          LUT6 (Prop_lut6_I1_O)        0.124     1.066 r  clk1HZ/clk_out_i_9/O
                         net (fo=1, routed)           0.802     1.868    clk1HZ/clk_out_i_9_n_0
    SLICE_X3Y67          LUT5 (Prop_lut5_I0_O)        0.124     1.992 r  clk1HZ/clk_out_i_6/O
                         net (fo=1, routed)           0.806     2.798    clk1HZ/clk_out_i_6_n_0
    SLICE_X3Y68          LUT6 (Prop_lut6_I2_O)        0.124     2.922 f  clk1HZ/clk_out_i_3/O
                         net (fo=21, routed)          1.414     4.336    clk1HZ/clk_out_i_3_n_0
    SLICE_X2Y65          LUT5 (Prop_lut5_I3_O)        0.124     4.460 r  clk1HZ/counter[0]_i_7/O
                         net (fo=1, routed)           0.000     4.460    clk1HZ/counter[0]_i_7_n_0
    SLICE_X2Y65          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.973 r  clk1HZ/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.973    clk1HZ/counter_reg[0]_i_2_n_0
    SLICE_X2Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.090 r  clk1HZ/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.090    clk1HZ/counter_reg[4]_i_1_n_0
    SLICE_X2Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.207 r  clk1HZ/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.207    clk1HZ/counter_reg[8]_i_1_n_0
    SLICE_X2Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.324 r  clk1HZ/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.324    clk1HZ/counter_reg[12]_i_1_n_0
    SLICE_X2Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.441 r  clk1HZ/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.441    clk1HZ/counter_reg[16]_i_1_n_0
    SLICE_X2Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.558 r  clk1HZ/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.558    clk1HZ/counter_reg[20]_i_1_n_0
    SLICE_X2Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.675 r  clk1HZ/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.675    clk1HZ/counter_reg[24]_i_1_n_0
    SLICE_X2Y72          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.998 r  clk1HZ/counter_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.998    clk1HZ/counter_reg[28]_i_1_n_6
    SLICE_X2Y72          FDCE                                         r  clk1HZ/counter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=97, routed)          1.591   198.571    clk1HZ/clk_out1
    SLICE_X2Y72          FDCE                                         r  clk1HZ/counter_reg[29]/C
                         clock pessimism              0.575   199.146    
                         clock uncertainty           -0.318   198.829    
    SLICE_X2Y72          FDCE (Setup_fdce_C_D)        0.109   198.938    clk1HZ/counter_reg[29]
  -------------------------------------------------------------------
                         required time                        198.938    
                         arrival time                          -5.998    
  -------------------------------------------------------------------
                         slack                                192.939    

Slack (MET) :             192.947ns  (required time - arrival time)
  Source:                 clk1HZ/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1HZ/counter_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.812ns  (logic 2.544ns (37.345%)  route 4.268ns (62.655%))
  Logic Levels:           12  (CARRY4=8 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns = ( 198.571 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.822ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=97, routed)          1.718    -0.822    clk1HZ/clk_out1
    SLICE_X2Y65          FDCE                                         r  clk1HZ/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y65          FDCE (Prop_fdce_C_Q)         0.518    -0.304 r  clk1HZ/counter_reg[2]/Q
                         net (fo=2, routed)           1.246     0.942    clk1HZ/counter_reg[2]
    SLICE_X3Y65          LUT6 (Prop_lut6_I1_O)        0.124     1.066 r  clk1HZ/clk_out_i_9/O
                         net (fo=1, routed)           0.802     1.868    clk1HZ/clk_out_i_9_n_0
    SLICE_X3Y67          LUT5 (Prop_lut5_I0_O)        0.124     1.992 r  clk1HZ/clk_out_i_6/O
                         net (fo=1, routed)           0.806     2.798    clk1HZ/clk_out_i_6_n_0
    SLICE_X3Y68          LUT6 (Prop_lut6_I2_O)        0.124     2.922 f  clk1HZ/clk_out_i_3/O
                         net (fo=21, routed)          1.414     4.336    clk1HZ/clk_out_i_3_n_0
    SLICE_X2Y65          LUT5 (Prop_lut5_I3_O)        0.124     4.460 r  clk1HZ/counter[0]_i_7/O
                         net (fo=1, routed)           0.000     4.460    clk1HZ/counter[0]_i_7_n_0
    SLICE_X2Y65          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.973 r  clk1HZ/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.973    clk1HZ/counter_reg[0]_i_2_n_0
    SLICE_X2Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.090 r  clk1HZ/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.090    clk1HZ/counter_reg[4]_i_1_n_0
    SLICE_X2Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.207 r  clk1HZ/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.207    clk1HZ/counter_reg[8]_i_1_n_0
    SLICE_X2Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.324 r  clk1HZ/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.324    clk1HZ/counter_reg[12]_i_1_n_0
    SLICE_X2Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.441 r  clk1HZ/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.441    clk1HZ/counter_reg[16]_i_1_n_0
    SLICE_X2Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.558 r  clk1HZ/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.558    clk1HZ/counter_reg[20]_i_1_n_0
    SLICE_X2Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.675 r  clk1HZ/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.675    clk1HZ/counter_reg[24]_i_1_n_0
    SLICE_X2Y72          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.990 r  clk1HZ/counter_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.990    clk1HZ/counter_reg[28]_i_1_n_4
    SLICE_X2Y72          FDCE                                         r  clk1HZ/counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=97, routed)          1.591   198.571    clk1HZ/clk_out1
    SLICE_X2Y72          FDCE                                         r  clk1HZ/counter_reg[31]/C
                         clock pessimism              0.575   199.146    
                         clock uncertainty           -0.318   198.829    
    SLICE_X2Y72          FDCE (Setup_fdce_C_D)        0.109   198.938    clk1HZ/counter_reg[31]
  -------------------------------------------------------------------
                         required time                        198.938    
                         arrival time                          -5.990    
  -------------------------------------------------------------------
                         slack                                192.947    

Slack (MET) :             193.023ns  (required time - arrival time)
  Source:                 clk1HZ/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1HZ/counter_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.736ns  (logic 2.468ns (36.638%)  route 4.268ns (63.362%))
  Logic Levels:           12  (CARRY4=8 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns = ( 198.571 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.822ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=97, routed)          1.718    -0.822    clk1HZ/clk_out1
    SLICE_X2Y65          FDCE                                         r  clk1HZ/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y65          FDCE (Prop_fdce_C_Q)         0.518    -0.304 r  clk1HZ/counter_reg[2]/Q
                         net (fo=2, routed)           1.246     0.942    clk1HZ/counter_reg[2]
    SLICE_X3Y65          LUT6 (Prop_lut6_I1_O)        0.124     1.066 r  clk1HZ/clk_out_i_9/O
                         net (fo=1, routed)           0.802     1.868    clk1HZ/clk_out_i_9_n_0
    SLICE_X3Y67          LUT5 (Prop_lut5_I0_O)        0.124     1.992 r  clk1HZ/clk_out_i_6/O
                         net (fo=1, routed)           0.806     2.798    clk1HZ/clk_out_i_6_n_0
    SLICE_X3Y68          LUT6 (Prop_lut6_I2_O)        0.124     2.922 f  clk1HZ/clk_out_i_3/O
                         net (fo=21, routed)          1.414     4.336    clk1HZ/clk_out_i_3_n_0
    SLICE_X2Y65          LUT5 (Prop_lut5_I3_O)        0.124     4.460 r  clk1HZ/counter[0]_i_7/O
                         net (fo=1, routed)           0.000     4.460    clk1HZ/counter[0]_i_7_n_0
    SLICE_X2Y65          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.973 r  clk1HZ/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.973    clk1HZ/counter_reg[0]_i_2_n_0
    SLICE_X2Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.090 r  clk1HZ/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.090    clk1HZ/counter_reg[4]_i_1_n_0
    SLICE_X2Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.207 r  clk1HZ/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.207    clk1HZ/counter_reg[8]_i_1_n_0
    SLICE_X2Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.324 r  clk1HZ/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.324    clk1HZ/counter_reg[12]_i_1_n_0
    SLICE_X2Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.441 r  clk1HZ/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.441    clk1HZ/counter_reg[16]_i_1_n_0
    SLICE_X2Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.558 r  clk1HZ/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.558    clk1HZ/counter_reg[20]_i_1_n_0
    SLICE_X2Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.675 r  clk1HZ/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.675    clk1HZ/counter_reg[24]_i_1_n_0
    SLICE_X2Y72          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.914 r  clk1HZ/counter_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.914    clk1HZ/counter_reg[28]_i_1_n_5
    SLICE_X2Y72          FDCE                                         r  clk1HZ/counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=97, routed)          1.591   198.571    clk1HZ/clk_out1
    SLICE_X2Y72          FDCE                                         r  clk1HZ/counter_reg[30]/C
                         clock pessimism              0.575   199.146    
                         clock uncertainty           -0.318   198.829    
    SLICE_X2Y72          FDCE (Setup_fdce_C_D)        0.109   198.938    clk1HZ/counter_reg[30]
  -------------------------------------------------------------------
                         required time                        198.938    
                         arrival time                          -5.914    
  -------------------------------------------------------------------
                         slack                                193.023    

Slack (MET) :             193.043ns  (required time - arrival time)
  Source:                 clk1HZ/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1HZ/counter_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.716ns  (logic 2.448ns (36.450%)  route 4.268ns (63.550%))
  Logic Levels:           12  (CARRY4=8 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns = ( 198.571 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.822ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=97, routed)          1.718    -0.822    clk1HZ/clk_out1
    SLICE_X2Y65          FDCE                                         r  clk1HZ/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y65          FDCE (Prop_fdce_C_Q)         0.518    -0.304 r  clk1HZ/counter_reg[2]/Q
                         net (fo=2, routed)           1.246     0.942    clk1HZ/counter_reg[2]
    SLICE_X3Y65          LUT6 (Prop_lut6_I1_O)        0.124     1.066 r  clk1HZ/clk_out_i_9/O
                         net (fo=1, routed)           0.802     1.868    clk1HZ/clk_out_i_9_n_0
    SLICE_X3Y67          LUT5 (Prop_lut5_I0_O)        0.124     1.992 r  clk1HZ/clk_out_i_6/O
                         net (fo=1, routed)           0.806     2.798    clk1HZ/clk_out_i_6_n_0
    SLICE_X3Y68          LUT6 (Prop_lut6_I2_O)        0.124     2.922 f  clk1HZ/clk_out_i_3/O
                         net (fo=21, routed)          1.414     4.336    clk1HZ/clk_out_i_3_n_0
    SLICE_X2Y65          LUT5 (Prop_lut5_I3_O)        0.124     4.460 r  clk1HZ/counter[0]_i_7/O
                         net (fo=1, routed)           0.000     4.460    clk1HZ/counter[0]_i_7_n_0
    SLICE_X2Y65          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.973 r  clk1HZ/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.973    clk1HZ/counter_reg[0]_i_2_n_0
    SLICE_X2Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.090 r  clk1HZ/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.090    clk1HZ/counter_reg[4]_i_1_n_0
    SLICE_X2Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.207 r  clk1HZ/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.207    clk1HZ/counter_reg[8]_i_1_n_0
    SLICE_X2Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.324 r  clk1HZ/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.324    clk1HZ/counter_reg[12]_i_1_n_0
    SLICE_X2Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.441 r  clk1HZ/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.441    clk1HZ/counter_reg[16]_i_1_n_0
    SLICE_X2Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.558 r  clk1HZ/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.558    clk1HZ/counter_reg[20]_i_1_n_0
    SLICE_X2Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.675 r  clk1HZ/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.675    clk1HZ/counter_reg[24]_i_1_n_0
    SLICE_X2Y72          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.894 r  clk1HZ/counter_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.894    clk1HZ/counter_reg[28]_i_1_n_7
    SLICE_X2Y72          FDCE                                         r  clk1HZ/counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=97, routed)          1.591   198.571    clk1HZ/clk_out1
    SLICE_X2Y72          FDCE                                         r  clk1HZ/counter_reg[28]/C
                         clock pessimism              0.575   199.146    
                         clock uncertainty           -0.318   198.829    
    SLICE_X2Y72          FDCE (Setup_fdce_C_D)        0.109   198.938    clk1HZ/counter_reg[28]
  -------------------------------------------------------------------
                         required time                        198.938    
                         arrival time                          -5.894    
  -------------------------------------------------------------------
                         slack                                193.043    

Slack (MET) :             193.058ns  (required time - arrival time)
  Source:                 clk1HZ/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1HZ/counter_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.703ns  (logic 2.435ns (36.326%)  route 4.268ns (63.674%))
  Logic Levels:           11  (CARRY4=7 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns = ( 198.573 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.822ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=97, routed)          1.718    -0.822    clk1HZ/clk_out1
    SLICE_X2Y65          FDCE                                         r  clk1HZ/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y65          FDCE (Prop_fdce_C_Q)         0.518    -0.304 r  clk1HZ/counter_reg[2]/Q
                         net (fo=2, routed)           1.246     0.942    clk1HZ/counter_reg[2]
    SLICE_X3Y65          LUT6 (Prop_lut6_I1_O)        0.124     1.066 r  clk1HZ/clk_out_i_9/O
                         net (fo=1, routed)           0.802     1.868    clk1HZ/clk_out_i_9_n_0
    SLICE_X3Y67          LUT5 (Prop_lut5_I0_O)        0.124     1.992 r  clk1HZ/clk_out_i_6/O
                         net (fo=1, routed)           0.806     2.798    clk1HZ/clk_out_i_6_n_0
    SLICE_X3Y68          LUT6 (Prop_lut6_I2_O)        0.124     2.922 f  clk1HZ/clk_out_i_3/O
                         net (fo=21, routed)          1.414     4.336    clk1HZ/clk_out_i_3_n_0
    SLICE_X2Y65          LUT5 (Prop_lut5_I3_O)        0.124     4.460 r  clk1HZ/counter[0]_i_7/O
                         net (fo=1, routed)           0.000     4.460    clk1HZ/counter[0]_i_7_n_0
    SLICE_X2Y65          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.973 r  clk1HZ/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.973    clk1HZ/counter_reg[0]_i_2_n_0
    SLICE_X2Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.090 r  clk1HZ/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.090    clk1HZ/counter_reg[4]_i_1_n_0
    SLICE_X2Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.207 r  clk1HZ/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.207    clk1HZ/counter_reg[8]_i_1_n_0
    SLICE_X2Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.324 r  clk1HZ/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.324    clk1HZ/counter_reg[12]_i_1_n_0
    SLICE_X2Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.441 r  clk1HZ/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.441    clk1HZ/counter_reg[16]_i_1_n_0
    SLICE_X2Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.558 r  clk1HZ/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.558    clk1HZ/counter_reg[20]_i_1_n_0
    SLICE_X2Y71          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.881 r  clk1HZ/counter_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.881    clk1HZ/counter_reg[24]_i_1_n_6
    SLICE_X2Y71          FDCE                                         r  clk1HZ/counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=97, routed)          1.593   198.573    clk1HZ/clk_out1
    SLICE_X2Y71          FDCE                                         r  clk1HZ/counter_reg[25]/C
                         clock pessimism              0.575   199.148    
                         clock uncertainty           -0.318   198.831    
    SLICE_X2Y71          FDCE (Setup_fdce_C_D)        0.109   198.940    clk1HZ/counter_reg[25]
  -------------------------------------------------------------------
                         required time                        198.940    
                         arrival time                          -5.881    
  -------------------------------------------------------------------
                         slack                                193.058    

Slack (MET) :             193.066ns  (required time - arrival time)
  Source:                 clk1HZ/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1HZ/counter_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.695ns  (logic 2.427ns (36.250%)  route 4.268ns (63.750%))
  Logic Levels:           11  (CARRY4=7 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns = ( 198.573 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.822ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=97, routed)          1.718    -0.822    clk1HZ/clk_out1
    SLICE_X2Y65          FDCE                                         r  clk1HZ/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y65          FDCE (Prop_fdce_C_Q)         0.518    -0.304 r  clk1HZ/counter_reg[2]/Q
                         net (fo=2, routed)           1.246     0.942    clk1HZ/counter_reg[2]
    SLICE_X3Y65          LUT6 (Prop_lut6_I1_O)        0.124     1.066 r  clk1HZ/clk_out_i_9/O
                         net (fo=1, routed)           0.802     1.868    clk1HZ/clk_out_i_9_n_0
    SLICE_X3Y67          LUT5 (Prop_lut5_I0_O)        0.124     1.992 r  clk1HZ/clk_out_i_6/O
                         net (fo=1, routed)           0.806     2.798    clk1HZ/clk_out_i_6_n_0
    SLICE_X3Y68          LUT6 (Prop_lut6_I2_O)        0.124     2.922 f  clk1HZ/clk_out_i_3/O
                         net (fo=21, routed)          1.414     4.336    clk1HZ/clk_out_i_3_n_0
    SLICE_X2Y65          LUT5 (Prop_lut5_I3_O)        0.124     4.460 r  clk1HZ/counter[0]_i_7/O
                         net (fo=1, routed)           0.000     4.460    clk1HZ/counter[0]_i_7_n_0
    SLICE_X2Y65          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.973 r  clk1HZ/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.973    clk1HZ/counter_reg[0]_i_2_n_0
    SLICE_X2Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.090 r  clk1HZ/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.090    clk1HZ/counter_reg[4]_i_1_n_0
    SLICE_X2Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.207 r  clk1HZ/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.207    clk1HZ/counter_reg[8]_i_1_n_0
    SLICE_X2Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.324 r  clk1HZ/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.324    clk1HZ/counter_reg[12]_i_1_n_0
    SLICE_X2Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.441 r  clk1HZ/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.441    clk1HZ/counter_reg[16]_i_1_n_0
    SLICE_X2Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.558 r  clk1HZ/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.558    clk1HZ/counter_reg[20]_i_1_n_0
    SLICE_X2Y71          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.873 r  clk1HZ/counter_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.873    clk1HZ/counter_reg[24]_i_1_n_4
    SLICE_X2Y71          FDCE                                         r  clk1HZ/counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=97, routed)          1.593   198.573    clk1HZ/clk_out1
    SLICE_X2Y71          FDCE                                         r  clk1HZ/counter_reg[27]/C
                         clock pessimism              0.575   199.148    
                         clock uncertainty           -0.318   198.831    
    SLICE_X2Y71          FDCE (Setup_fdce_C_D)        0.109   198.940    clk1HZ/counter_reg[27]
  -------------------------------------------------------------------
                         required time                        198.940    
                         arrival time                          -5.873    
  -------------------------------------------------------------------
                         slack                                193.066    

Slack (MET) :             193.142ns  (required time - arrival time)
  Source:                 clk1HZ/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1HZ/counter_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.619ns  (logic 2.351ns (35.518%)  route 4.268ns (64.482%))
  Logic Levels:           11  (CARRY4=7 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns = ( 198.573 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.822ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=97, routed)          1.718    -0.822    clk1HZ/clk_out1
    SLICE_X2Y65          FDCE                                         r  clk1HZ/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y65          FDCE (Prop_fdce_C_Q)         0.518    -0.304 r  clk1HZ/counter_reg[2]/Q
                         net (fo=2, routed)           1.246     0.942    clk1HZ/counter_reg[2]
    SLICE_X3Y65          LUT6 (Prop_lut6_I1_O)        0.124     1.066 r  clk1HZ/clk_out_i_9/O
                         net (fo=1, routed)           0.802     1.868    clk1HZ/clk_out_i_9_n_0
    SLICE_X3Y67          LUT5 (Prop_lut5_I0_O)        0.124     1.992 r  clk1HZ/clk_out_i_6/O
                         net (fo=1, routed)           0.806     2.798    clk1HZ/clk_out_i_6_n_0
    SLICE_X3Y68          LUT6 (Prop_lut6_I2_O)        0.124     2.922 f  clk1HZ/clk_out_i_3/O
                         net (fo=21, routed)          1.414     4.336    clk1HZ/clk_out_i_3_n_0
    SLICE_X2Y65          LUT5 (Prop_lut5_I3_O)        0.124     4.460 r  clk1HZ/counter[0]_i_7/O
                         net (fo=1, routed)           0.000     4.460    clk1HZ/counter[0]_i_7_n_0
    SLICE_X2Y65          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.973 r  clk1HZ/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.973    clk1HZ/counter_reg[0]_i_2_n_0
    SLICE_X2Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.090 r  clk1HZ/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.090    clk1HZ/counter_reg[4]_i_1_n_0
    SLICE_X2Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.207 r  clk1HZ/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.207    clk1HZ/counter_reg[8]_i_1_n_0
    SLICE_X2Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.324 r  clk1HZ/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.324    clk1HZ/counter_reg[12]_i_1_n_0
    SLICE_X2Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.441 r  clk1HZ/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.441    clk1HZ/counter_reg[16]_i_1_n_0
    SLICE_X2Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.558 r  clk1HZ/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.558    clk1HZ/counter_reg[20]_i_1_n_0
    SLICE_X2Y71          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.797 r  clk1HZ/counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.797    clk1HZ/counter_reg[24]_i_1_n_5
    SLICE_X2Y71          FDCE                                         r  clk1HZ/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=97, routed)          1.593   198.573    clk1HZ/clk_out1
    SLICE_X2Y71          FDCE                                         r  clk1HZ/counter_reg[26]/C
                         clock pessimism              0.575   199.148    
                         clock uncertainty           -0.318   198.831    
    SLICE_X2Y71          FDCE (Setup_fdce_C_D)        0.109   198.940    clk1HZ/counter_reg[26]
  -------------------------------------------------------------------
                         required time                        198.940    
                         arrival time                          -5.797    
  -------------------------------------------------------------------
                         slack                                193.142    

Slack (MET) :             193.162ns  (required time - arrival time)
  Source:                 clk1HZ/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1HZ/counter_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.599ns  (logic 2.331ns (35.323%)  route 4.268ns (64.677%))
  Logic Levels:           11  (CARRY4=7 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns = ( 198.573 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.822ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=97, routed)          1.718    -0.822    clk1HZ/clk_out1
    SLICE_X2Y65          FDCE                                         r  clk1HZ/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y65          FDCE (Prop_fdce_C_Q)         0.518    -0.304 r  clk1HZ/counter_reg[2]/Q
                         net (fo=2, routed)           1.246     0.942    clk1HZ/counter_reg[2]
    SLICE_X3Y65          LUT6 (Prop_lut6_I1_O)        0.124     1.066 r  clk1HZ/clk_out_i_9/O
                         net (fo=1, routed)           0.802     1.868    clk1HZ/clk_out_i_9_n_0
    SLICE_X3Y67          LUT5 (Prop_lut5_I0_O)        0.124     1.992 r  clk1HZ/clk_out_i_6/O
                         net (fo=1, routed)           0.806     2.798    clk1HZ/clk_out_i_6_n_0
    SLICE_X3Y68          LUT6 (Prop_lut6_I2_O)        0.124     2.922 f  clk1HZ/clk_out_i_3/O
                         net (fo=21, routed)          1.414     4.336    clk1HZ/clk_out_i_3_n_0
    SLICE_X2Y65          LUT5 (Prop_lut5_I3_O)        0.124     4.460 r  clk1HZ/counter[0]_i_7/O
                         net (fo=1, routed)           0.000     4.460    clk1HZ/counter[0]_i_7_n_0
    SLICE_X2Y65          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.973 r  clk1HZ/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.973    clk1HZ/counter_reg[0]_i_2_n_0
    SLICE_X2Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.090 r  clk1HZ/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.090    clk1HZ/counter_reg[4]_i_1_n_0
    SLICE_X2Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.207 r  clk1HZ/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.207    clk1HZ/counter_reg[8]_i_1_n_0
    SLICE_X2Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.324 r  clk1HZ/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.324    clk1HZ/counter_reg[12]_i_1_n_0
    SLICE_X2Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.441 r  clk1HZ/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.441    clk1HZ/counter_reg[16]_i_1_n_0
    SLICE_X2Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.558 r  clk1HZ/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.558    clk1HZ/counter_reg[20]_i_1_n_0
    SLICE_X2Y71          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.777 r  clk1HZ/counter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.777    clk1HZ/counter_reg[24]_i_1_n_7
    SLICE_X2Y71          FDCE                                         r  clk1HZ/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=97, routed)          1.593   198.573    clk1HZ/clk_out1
    SLICE_X2Y71          FDCE                                         r  clk1HZ/counter_reg[24]/C
                         clock pessimism              0.575   199.148    
                         clock uncertainty           -0.318   198.831    
    SLICE_X2Y71          FDCE (Setup_fdce_C_D)        0.109   198.940    clk1HZ/counter_reg[24]
  -------------------------------------------------------------------
                         required time                        198.940    
                         arrival time                          -5.777    
  -------------------------------------------------------------------
                         slack                                193.162    

Slack (MET) :             193.176ns  (required time - arrival time)
  Source:                 clk1HZ/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1HZ/counter_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.586ns  (logic 2.318ns (35.195%)  route 4.268ns (64.805%))
  Logic Levels:           10  (CARRY4=6 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 198.574 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.822ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=97, routed)          1.718    -0.822    clk1HZ/clk_out1
    SLICE_X2Y65          FDCE                                         r  clk1HZ/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y65          FDCE (Prop_fdce_C_Q)         0.518    -0.304 r  clk1HZ/counter_reg[2]/Q
                         net (fo=2, routed)           1.246     0.942    clk1HZ/counter_reg[2]
    SLICE_X3Y65          LUT6 (Prop_lut6_I1_O)        0.124     1.066 r  clk1HZ/clk_out_i_9/O
                         net (fo=1, routed)           0.802     1.868    clk1HZ/clk_out_i_9_n_0
    SLICE_X3Y67          LUT5 (Prop_lut5_I0_O)        0.124     1.992 r  clk1HZ/clk_out_i_6/O
                         net (fo=1, routed)           0.806     2.798    clk1HZ/clk_out_i_6_n_0
    SLICE_X3Y68          LUT6 (Prop_lut6_I2_O)        0.124     2.922 f  clk1HZ/clk_out_i_3/O
                         net (fo=21, routed)          1.414     4.336    clk1HZ/clk_out_i_3_n_0
    SLICE_X2Y65          LUT5 (Prop_lut5_I3_O)        0.124     4.460 r  clk1HZ/counter[0]_i_7/O
                         net (fo=1, routed)           0.000     4.460    clk1HZ/counter[0]_i_7_n_0
    SLICE_X2Y65          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.973 r  clk1HZ/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.973    clk1HZ/counter_reg[0]_i_2_n_0
    SLICE_X2Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.090 r  clk1HZ/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.090    clk1HZ/counter_reg[4]_i_1_n_0
    SLICE_X2Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.207 r  clk1HZ/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.207    clk1HZ/counter_reg[8]_i_1_n_0
    SLICE_X2Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.324 r  clk1HZ/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.324    clk1HZ/counter_reg[12]_i_1_n_0
    SLICE_X2Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.441 r  clk1HZ/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.441    clk1HZ/counter_reg[16]_i_1_n_0
    SLICE_X2Y70          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.764 r  clk1HZ/counter_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.764    clk1HZ/counter_reg[20]_i_1_n_6
    SLICE_X2Y70          FDCE                                         r  clk1HZ/counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=97, routed)          1.594   198.574    clk1HZ/clk_out1
    SLICE_X2Y70          FDCE                                         r  clk1HZ/counter_reg[21]/C
                         clock pessimism              0.575   199.149    
                         clock uncertainty           -0.318   198.832    
    SLICE_X2Y70          FDCE (Setup_fdce_C_D)        0.109   198.941    clk1HZ/counter_reg[21]
  -------------------------------------------------------------------
                         required time                        198.941    
                         arrival time                          -5.764    
  -------------------------------------------------------------------
                         slack                                193.176    

Slack (MET) :             193.184ns  (required time - arrival time)
  Source:                 clk1HZ/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1HZ/counter_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.578ns  (logic 2.310ns (35.116%)  route 4.268ns (64.884%))
  Logic Levels:           10  (CARRY4=6 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 198.574 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.822ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=97, routed)          1.718    -0.822    clk1HZ/clk_out1
    SLICE_X2Y65          FDCE                                         r  clk1HZ/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y65          FDCE (Prop_fdce_C_Q)         0.518    -0.304 r  clk1HZ/counter_reg[2]/Q
                         net (fo=2, routed)           1.246     0.942    clk1HZ/counter_reg[2]
    SLICE_X3Y65          LUT6 (Prop_lut6_I1_O)        0.124     1.066 r  clk1HZ/clk_out_i_9/O
                         net (fo=1, routed)           0.802     1.868    clk1HZ/clk_out_i_9_n_0
    SLICE_X3Y67          LUT5 (Prop_lut5_I0_O)        0.124     1.992 r  clk1HZ/clk_out_i_6/O
                         net (fo=1, routed)           0.806     2.798    clk1HZ/clk_out_i_6_n_0
    SLICE_X3Y68          LUT6 (Prop_lut6_I2_O)        0.124     2.922 f  clk1HZ/clk_out_i_3/O
                         net (fo=21, routed)          1.414     4.336    clk1HZ/clk_out_i_3_n_0
    SLICE_X2Y65          LUT5 (Prop_lut5_I3_O)        0.124     4.460 r  clk1HZ/counter[0]_i_7/O
                         net (fo=1, routed)           0.000     4.460    clk1HZ/counter[0]_i_7_n_0
    SLICE_X2Y65          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.973 r  clk1HZ/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.973    clk1HZ/counter_reg[0]_i_2_n_0
    SLICE_X2Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.090 r  clk1HZ/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.090    clk1HZ/counter_reg[4]_i_1_n_0
    SLICE_X2Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.207 r  clk1HZ/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.207    clk1HZ/counter_reg[8]_i_1_n_0
    SLICE_X2Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.324 r  clk1HZ/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.324    clk1HZ/counter_reg[12]_i_1_n_0
    SLICE_X2Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.441 r  clk1HZ/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.441    clk1HZ/counter_reg[16]_i_1_n_0
    SLICE_X2Y70          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.756 r  clk1HZ/counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.756    clk1HZ/counter_reg[20]_i_1_n_4
    SLICE_X2Y70          FDCE                                         r  clk1HZ/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=97, routed)          1.594   198.574    clk1HZ/clk_out1
    SLICE_X2Y70          FDCE                                         r  clk1HZ/counter_reg[23]/C
                         clock pessimism              0.575   199.149    
                         clock uncertainty           -0.318   198.832    
    SLICE_X2Y70          FDCE (Setup_fdce_C_D)        0.109   198.941    clk1HZ/counter_reg[23]
  -------------------------------------------------------------------
                         required time                        198.941    
                         arrival time                          -5.756    
  -------------------------------------------------------------------
                         slack                                193.184    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 incrementTime/SLOW_CLK/slow_clk_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            incrementTime/SLOW_CLK/slow_clk_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.186ns (37.001%)  route 0.317ns (62.999%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=97, routed)          0.594    -0.570    incrementTime/SLOW_CLK/CLK
    SLICE_X4Y70          FDCE                                         r  incrementTime/SLOW_CLK/slow_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y70          FDCE (Prop_fdce_C_Q)         0.141    -0.429 r  incrementTime/SLOW_CLK/slow_clk_reg/Q
                         net (fo=25, routed)          0.317    -0.113    incrementTime/SLOW_CLK/slow_clk
    SLICE_X4Y70          LUT4 (Prop_lut4_I3_O)        0.045    -0.068 r  incrementTime/SLOW_CLK/slow_clk_i_1/O
                         net (fo=1, routed)           0.000    -0.068    incrementTime/SLOW_CLK/slow_clk_i_1_n_0
    SLICE_X4Y70          FDCE                                         r  incrementTime/SLOW_CLK/slow_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=97, routed)          0.863    -0.810    incrementTime/SLOW_CLK/CLK
    SLICE_X4Y70          FDCE                                         r  incrementTime/SLOW_CLK/slow_clk_reg/C
                         clock pessimism              0.240    -0.570    
                         clock uncertainty            0.318    -0.253    
    SLICE_X4Y70          FDCE (Hold_fdce_C_D)         0.091    -0.162    incrementTime/SLOW_CLK/slow_clk_reg
  -------------------------------------------------------------------
                         required time                          0.162    
                         arrival time                          -0.068    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 clk1HZ/counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1HZ/counter_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.588ns  (logic 0.320ns (54.463%)  route 0.268ns (45.537%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=97, routed)          0.597    -0.567    clk1HZ/clk_out1
    SLICE_X2Y68          FDCE                                         r  clk1HZ/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y68          FDCE (Prop_fdce_C_Q)         0.164    -0.403 r  clk1HZ/counter_reg[15]/Q
                         net (fo=2, routed)           0.096    -0.308    clk1HZ/counter_reg[15]
    SLICE_X3Y68          LUT3 (Prop_lut3_I2_O)        0.045    -0.263 r  clk1HZ/clk_out_i_2/O
                         net (fo=21, routed)          0.172    -0.091    clk1HZ/clk_out_i_2_n_0
    SLICE_X2Y69          LUT6 (Prop_lut6_I5_O)        0.045    -0.046 r  clk1HZ/counter[16]_i_4/O
                         net (fo=1, routed)           0.000    -0.046    clk1HZ/counter[16]_i_4_n_0
    SLICE_X2Y69          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     0.020 r  clk1HZ/counter_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.020    clk1HZ/counter_reg[16]_i_1_n_6
    SLICE_X2Y69          FDCE                                         r  clk1HZ/counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=97, routed)          0.867    -0.806    clk1HZ/clk_out1
    SLICE_X2Y69          FDCE                                         r  clk1HZ/counter_reg[17]/C
                         clock pessimism              0.252    -0.554    
                         clock uncertainty            0.318    -0.237    
    SLICE_X2Y69          FDCE (Hold_fdce_C_D)         0.134    -0.103    clk1HZ/counter_reg[17]
  -------------------------------------------------------------------
                         required time                          0.103    
                         arrival time                           0.020    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 clk1HZ/counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1HZ/counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.612ns  (logic 0.318ns (51.999%)  route 0.294ns (48.001%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=97, routed)          0.597    -0.567    clk1HZ/clk_out1
    SLICE_X2Y68          FDCE                                         r  clk1HZ/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y68          FDCE (Prop_fdce_C_Q)         0.164    -0.403 r  clk1HZ/counter_reg[15]/Q
                         net (fo=2, routed)           0.096    -0.308    clk1HZ/counter_reg[15]
    SLICE_X3Y68          LUT3 (Prop_lut3_I2_O)        0.045    -0.263 r  clk1HZ/clk_out_i_2/O
                         net (fo=21, routed)          0.198    -0.065    clk1HZ/clk_out_i_2_n_0
    SLICE_X2Y67          LUT5 (Prop_lut5_I4_O)        0.045    -0.020 r  clk1HZ/counter[8]_i_2/O
                         net (fo=1, routed)           0.000    -0.020    clk1HZ/counter[8]_i_2_n_0
    SLICE_X2Y67          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.044 r  clk1HZ/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.044    clk1HZ/counter_reg[8]_i_1_n_4
    SLICE_X2Y67          FDCE                                         r  clk1HZ/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=97, routed)          0.869    -0.804    clk1HZ/clk_out1
    SLICE_X2Y67          FDCE                                         r  clk1HZ/counter_reg[11]/C
                         clock pessimism              0.252    -0.552    
                         clock uncertainty            0.318    -0.235    
    SLICE_X2Y67          FDCE (Hold_fdce_C_D)         0.134    -0.101    clk1HZ/counter_reg[11]
  -------------------------------------------------------------------
                         required time                          0.101    
                         arrival time                           0.044    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 clk1HZ/counter_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1HZ/clk_out_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.570ns  (logic 0.254ns (44.561%)  route 0.316ns (55.439%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=97, routed)          0.595    -0.569    clk1HZ/clk_out1
    SLICE_X2Y70          FDCE                                         r  clk1HZ/counter_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y70          FDCE (Prop_fdce_C_Q)         0.164    -0.405 r  clk1HZ/counter_reg[21]/Q
                         net (fo=5, routed)           0.147    -0.258    clk1HZ/counter_reg[21]
    SLICE_X3Y70          LUT5 (Prop_lut5_I2_O)        0.045    -0.213 r  clk1HZ/clk_out_i_5/O
                         net (fo=24, routed)          0.169    -0.044    clk1HZ/clk_out_i_5_n_0
    SLICE_X3Y70          LUT6 (Prop_lut6_I4_O)        0.045     0.001 r  clk1HZ/clk_out_i_1/O
                         net (fo=1, routed)           0.000     0.001    clk1HZ/clk_out_i_1_n_0
    SLICE_X3Y70          FDCE                                         r  clk1HZ/clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=97, routed)          0.866    -0.807    clk1HZ/clk_out1
    SLICE_X3Y70          FDCE                                         r  clk1HZ/clk_out_reg/C
                         clock pessimism              0.251    -0.556    
                         clock uncertainty            0.318    -0.239    
    SLICE_X3Y70          FDCE (Hold_fdce_C_D)         0.091    -0.148    clk1HZ/clk_out_reg
  -------------------------------------------------------------------
                         required time                          0.148    
                         arrival time                           0.001    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 clk1HZ/counter_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1HZ/counter_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.604ns  (logic 0.279ns (46.210%)  route 0.325ns (53.790%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=97, routed)          0.596    -0.568    clk1HZ/clk_out1
    SLICE_X2Y69          FDCE                                         r  clk1HZ/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y69          FDCE (Prop_fdce_C_Q)         0.164    -0.404 r  clk1HZ/counter_reg[16]/Q
                         net (fo=2, routed)           0.325    -0.080    clk1HZ/counter_reg[16]
    SLICE_X2Y69          LUT3 (Prop_lut3_I2_O)        0.045    -0.035 r  clk1HZ/counter[16]_i_5/O
                         net (fo=1, routed)           0.000    -0.035    clk1HZ/counter[16]_i_5_n_0
    SLICE_X2Y69          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.035 r  clk1HZ/counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.035    clk1HZ/counter_reg[16]_i_1_n_7
    SLICE_X2Y69          FDCE                                         r  clk1HZ/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=97, routed)          0.867    -0.806    clk1HZ/clk_out1
    SLICE_X2Y69          FDCE                                         r  clk1HZ/counter_reg[16]/C
                         clock pessimism              0.238    -0.568    
                         clock uncertainty            0.318    -0.251    
    SLICE_X2Y69          FDCE (Hold_fdce_C_D)         0.134    -0.117    clk1HZ/counter_reg[16]
  -------------------------------------------------------------------
                         required time                          0.117    
                         arrival time                           0.035    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 clk1HZ/counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1HZ/counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.605ns  (logic 0.279ns (46.089%)  route 0.326ns (53.911%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=97, routed)          0.598    -0.566    clk1HZ/clk_out1
    SLICE_X2Y67          FDCE                                         r  clk1HZ/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y67          FDCE (Prop_fdce_C_Q)         0.164    -0.402 r  clk1HZ/counter_reg[8]/Q
                         net (fo=2, routed)           0.326    -0.076    clk1HZ/counter_reg[8]
    SLICE_X2Y67          LUT5 (Prop_lut5_I0_O)        0.045    -0.031 r  clk1HZ/counter[8]_i_5/O
                         net (fo=1, routed)           0.000    -0.031    clk1HZ/counter[8]_i_5_n_0
    SLICE_X2Y67          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.039 r  clk1HZ/counter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.039    clk1HZ/counter_reg[8]_i_1_n_7
    SLICE_X2Y67          FDCE                                         r  clk1HZ/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=97, routed)          0.869    -0.804    clk1HZ/clk_out1
    SLICE_X2Y67          FDCE                                         r  clk1HZ/counter_reg[8]/C
                         clock pessimism              0.238    -0.566    
                         clock uncertainty            0.318    -0.249    
    SLICE_X2Y67          FDCE (Hold_fdce_C_D)         0.134    -0.115    clk1HZ/counter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.115    
                         arrival time                           0.039    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 clk1HZ/counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1HZ/counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.606ns  (logic 0.279ns (46.026%)  route 0.327ns (53.974%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=97, routed)          0.599    -0.565    clk1HZ/clk_out1
    SLICE_X2Y66          FDCE                                         r  clk1HZ/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y66          FDCE (Prop_fdce_C_Q)         0.164    -0.401 r  clk1HZ/counter_reg[4]/Q
                         net (fo=2, routed)           0.327    -0.074    clk1HZ/counter_reg[4]
    SLICE_X2Y66          LUT5 (Prop_lut5_I0_O)        0.045    -0.029 r  clk1HZ/counter[4]_i_5/O
                         net (fo=1, routed)           0.000    -0.029    clk1HZ/counter[4]_i_5_n_0
    SLICE_X2Y66          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.041 r  clk1HZ/counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.041    clk1HZ/counter_reg[4]_i_1_n_7
    SLICE_X2Y66          FDCE                                         r  clk1HZ/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=97, routed)          0.870    -0.803    clk1HZ/clk_out1
    SLICE_X2Y66          FDCE                                         r  clk1HZ/counter_reg[4]/C
                         clock pessimism              0.238    -0.565    
                         clock uncertainty            0.318    -0.248    
    SLICE_X2Y66          FDCE (Hold_fdce_C_D)         0.134    -0.114    clk1HZ/counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.114    
                         arrival time                           0.041    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 clk1HZ/counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1HZ/counter_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.622ns  (logic 0.319ns (51.323%)  route 0.303ns (48.677%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=97, routed)          0.597    -0.567    clk1HZ/clk_out1
    SLICE_X2Y68          FDCE                                         r  clk1HZ/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y68          FDCE (Prop_fdce_C_Q)         0.164    -0.403 r  clk1HZ/counter_reg[15]/Q
                         net (fo=2, routed)           0.096    -0.308    clk1HZ/counter_reg[15]
    SLICE_X3Y68          LUT3 (Prop_lut3_I2_O)        0.045    -0.263 r  clk1HZ/clk_out_i_2/O
                         net (fo=21, routed)          0.207    -0.056    clk1HZ/clk_out_i_2_n_0
    SLICE_X2Y67          LUT5 (Prop_lut5_I4_O)        0.045    -0.011 r  clk1HZ/counter[8]_i_3/O
                         net (fo=1, routed)           0.000    -0.011    clk1HZ/counter[8]_i_3_n_0
    SLICE_X2Y67          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     0.054 r  clk1HZ/counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.054    clk1HZ/counter_reg[8]_i_1_n_5
    SLICE_X2Y67          FDCE                                         r  clk1HZ/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=97, routed)          0.869    -0.804    clk1HZ/clk_out1
    SLICE_X2Y67          FDCE                                         r  clk1HZ/counter_reg[10]/C
                         clock pessimism              0.252    -0.552    
                         clock uncertainty            0.318    -0.235    
    SLICE_X2Y67          FDCE (Hold_fdce_C_D)         0.134    -0.101    clk1HZ/counter_reg[10]
  -------------------------------------------------------------------
                         required time                          0.101    
                         arrival time                           0.054    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 clk1HZ/counter_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1HZ/counter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.622ns  (logic 0.275ns (44.227%)  route 0.347ns (55.773%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=97, routed)          0.598    -0.566    clk1HZ/clk_out1
    SLICE_X2Y67          FDCE                                         r  clk1HZ/counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y67          FDCE (Prop_fdce_C_Q)         0.164    -0.402 r  clk1HZ/counter_reg[9]/Q
                         net (fo=2, routed)           0.347    -0.055    clk1HZ/counter_reg[9]
    SLICE_X2Y67          LUT5 (Prop_lut5_I0_O)        0.045    -0.010 r  clk1HZ/counter[8]_i_4/O
                         net (fo=1, routed)           0.000    -0.010    clk1HZ/counter[8]_i_4_n_0
    SLICE_X2Y67          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     0.056 r  clk1HZ/counter_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.056    clk1HZ/counter_reg[8]_i_1_n_6
    SLICE_X2Y67          FDCE                                         r  clk1HZ/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=97, routed)          0.869    -0.804    clk1HZ/clk_out1
    SLICE_X2Y67          FDCE                                         r  clk1HZ/counter_reg[9]/C
                         clock pessimism              0.238    -0.566    
                         clock uncertainty            0.318    -0.249    
    SLICE_X2Y67          FDCE (Hold_fdce_C_D)         0.134    -0.115    clk1HZ/counter_reg[9]
  -------------------------------------------------------------------
                         required time                          0.115    
                         arrival time                           0.056    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 set_min_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            segMGMT/seg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.616ns  (logic 0.231ns (37.516%)  route 0.385ns (62.484%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=97, routed)          0.599    -0.565    CLK5MHZ
    SLICE_X5Y63          FDRE                                         r  set_min_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y63          FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  set_min_reg[1]/Q
                         net (fo=16, routed)          0.164    -0.260    segMGMT/set_min_reg[5][1]
    SLICE_X3Y64          LUT6 (Prop_lut6_I2_O)        0.045    -0.215 f  segMGMT/seg[2]_i_5/O
                         net (fo=1, routed)           0.220     0.005    segMGMT/seg[2]_i_5_n_0
    SLICE_X3Y67          LUT6 (Prop_lut6_I5_O)        0.045     0.050 r  segMGMT/seg[2]_i_1/O
                         net (fo=1, routed)           0.000     0.050    segMGMT/seg[2]_i_1_n_0
    SLICE_X3Y67          FDRE                                         r  segMGMT/seg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=97, routed)          0.869    -0.804    segMGMT/clk_out1
    SLICE_X3Y67          FDRE                                         r  segMGMT/seg_reg[2]/C
                         clock pessimism              0.275    -0.529    
                         clock uncertainty            0.318    -0.212    
    SLICE_X3Y67          FDRE (Hold_fdre_C_D)         0.091    -0.121    segMGMT/seg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.121    
                         arrival time                           0.050    
  -------------------------------------------------------------------
                         slack                                  0.171    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack      192.939ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.094ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             192.939ns  (required time - arrival time)
  Source:                 clk1HZ/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1HZ/counter_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.820ns  (logic 2.552ns (37.419%)  route 4.268ns (62.581%))
  Logic Levels:           12  (CARRY4=8 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns = ( 198.571 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.822ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=97, routed)          1.718    -0.822    clk1HZ/clk_out1
    SLICE_X2Y65          FDCE                                         r  clk1HZ/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y65          FDCE (Prop_fdce_C_Q)         0.518    -0.304 r  clk1HZ/counter_reg[2]/Q
                         net (fo=2, routed)           1.246     0.942    clk1HZ/counter_reg[2]
    SLICE_X3Y65          LUT6 (Prop_lut6_I1_O)        0.124     1.066 r  clk1HZ/clk_out_i_9/O
                         net (fo=1, routed)           0.802     1.868    clk1HZ/clk_out_i_9_n_0
    SLICE_X3Y67          LUT5 (Prop_lut5_I0_O)        0.124     1.992 r  clk1HZ/clk_out_i_6/O
                         net (fo=1, routed)           0.806     2.798    clk1HZ/clk_out_i_6_n_0
    SLICE_X3Y68          LUT6 (Prop_lut6_I2_O)        0.124     2.922 f  clk1HZ/clk_out_i_3/O
                         net (fo=21, routed)          1.414     4.336    clk1HZ/clk_out_i_3_n_0
    SLICE_X2Y65          LUT5 (Prop_lut5_I3_O)        0.124     4.460 r  clk1HZ/counter[0]_i_7/O
                         net (fo=1, routed)           0.000     4.460    clk1HZ/counter[0]_i_7_n_0
    SLICE_X2Y65          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.973 r  clk1HZ/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.973    clk1HZ/counter_reg[0]_i_2_n_0
    SLICE_X2Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.090 r  clk1HZ/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.090    clk1HZ/counter_reg[4]_i_1_n_0
    SLICE_X2Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.207 r  clk1HZ/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.207    clk1HZ/counter_reg[8]_i_1_n_0
    SLICE_X2Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.324 r  clk1HZ/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.324    clk1HZ/counter_reg[12]_i_1_n_0
    SLICE_X2Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.441 r  clk1HZ/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.441    clk1HZ/counter_reg[16]_i_1_n_0
    SLICE_X2Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.558 r  clk1HZ/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.558    clk1HZ/counter_reg[20]_i_1_n_0
    SLICE_X2Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.675 r  clk1HZ/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.675    clk1HZ/counter_reg[24]_i_1_n_0
    SLICE_X2Y72          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.998 r  clk1HZ/counter_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.998    clk1HZ/counter_reg[28]_i_1_n_6
    SLICE_X2Y72          FDCE                                         r  clk1HZ/counter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=97, routed)          1.591   198.571    clk1HZ/clk_out1
    SLICE_X2Y72          FDCE                                         r  clk1HZ/counter_reg[29]/C
                         clock pessimism              0.575   199.146    
                         clock uncertainty           -0.318   198.829    
    SLICE_X2Y72          FDCE (Setup_fdce_C_D)        0.109   198.938    clk1HZ/counter_reg[29]
  -------------------------------------------------------------------
                         required time                        198.938    
                         arrival time                          -5.998    
  -------------------------------------------------------------------
                         slack                                192.939    

Slack (MET) :             192.947ns  (required time - arrival time)
  Source:                 clk1HZ/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1HZ/counter_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.812ns  (logic 2.544ns (37.345%)  route 4.268ns (62.655%))
  Logic Levels:           12  (CARRY4=8 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns = ( 198.571 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.822ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=97, routed)          1.718    -0.822    clk1HZ/clk_out1
    SLICE_X2Y65          FDCE                                         r  clk1HZ/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y65          FDCE (Prop_fdce_C_Q)         0.518    -0.304 r  clk1HZ/counter_reg[2]/Q
                         net (fo=2, routed)           1.246     0.942    clk1HZ/counter_reg[2]
    SLICE_X3Y65          LUT6 (Prop_lut6_I1_O)        0.124     1.066 r  clk1HZ/clk_out_i_9/O
                         net (fo=1, routed)           0.802     1.868    clk1HZ/clk_out_i_9_n_0
    SLICE_X3Y67          LUT5 (Prop_lut5_I0_O)        0.124     1.992 r  clk1HZ/clk_out_i_6/O
                         net (fo=1, routed)           0.806     2.798    clk1HZ/clk_out_i_6_n_0
    SLICE_X3Y68          LUT6 (Prop_lut6_I2_O)        0.124     2.922 f  clk1HZ/clk_out_i_3/O
                         net (fo=21, routed)          1.414     4.336    clk1HZ/clk_out_i_3_n_0
    SLICE_X2Y65          LUT5 (Prop_lut5_I3_O)        0.124     4.460 r  clk1HZ/counter[0]_i_7/O
                         net (fo=1, routed)           0.000     4.460    clk1HZ/counter[0]_i_7_n_0
    SLICE_X2Y65          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.973 r  clk1HZ/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.973    clk1HZ/counter_reg[0]_i_2_n_0
    SLICE_X2Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.090 r  clk1HZ/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.090    clk1HZ/counter_reg[4]_i_1_n_0
    SLICE_X2Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.207 r  clk1HZ/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.207    clk1HZ/counter_reg[8]_i_1_n_0
    SLICE_X2Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.324 r  clk1HZ/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.324    clk1HZ/counter_reg[12]_i_1_n_0
    SLICE_X2Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.441 r  clk1HZ/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.441    clk1HZ/counter_reg[16]_i_1_n_0
    SLICE_X2Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.558 r  clk1HZ/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.558    clk1HZ/counter_reg[20]_i_1_n_0
    SLICE_X2Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.675 r  clk1HZ/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.675    clk1HZ/counter_reg[24]_i_1_n_0
    SLICE_X2Y72          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.990 r  clk1HZ/counter_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.990    clk1HZ/counter_reg[28]_i_1_n_4
    SLICE_X2Y72          FDCE                                         r  clk1HZ/counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=97, routed)          1.591   198.571    clk1HZ/clk_out1
    SLICE_X2Y72          FDCE                                         r  clk1HZ/counter_reg[31]/C
                         clock pessimism              0.575   199.146    
                         clock uncertainty           -0.318   198.829    
    SLICE_X2Y72          FDCE (Setup_fdce_C_D)        0.109   198.938    clk1HZ/counter_reg[31]
  -------------------------------------------------------------------
                         required time                        198.938    
                         arrival time                          -5.990    
  -------------------------------------------------------------------
                         slack                                192.947    

Slack (MET) :             193.023ns  (required time - arrival time)
  Source:                 clk1HZ/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1HZ/counter_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.736ns  (logic 2.468ns (36.638%)  route 4.268ns (63.362%))
  Logic Levels:           12  (CARRY4=8 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns = ( 198.571 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.822ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=97, routed)          1.718    -0.822    clk1HZ/clk_out1
    SLICE_X2Y65          FDCE                                         r  clk1HZ/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y65          FDCE (Prop_fdce_C_Q)         0.518    -0.304 r  clk1HZ/counter_reg[2]/Q
                         net (fo=2, routed)           1.246     0.942    clk1HZ/counter_reg[2]
    SLICE_X3Y65          LUT6 (Prop_lut6_I1_O)        0.124     1.066 r  clk1HZ/clk_out_i_9/O
                         net (fo=1, routed)           0.802     1.868    clk1HZ/clk_out_i_9_n_0
    SLICE_X3Y67          LUT5 (Prop_lut5_I0_O)        0.124     1.992 r  clk1HZ/clk_out_i_6/O
                         net (fo=1, routed)           0.806     2.798    clk1HZ/clk_out_i_6_n_0
    SLICE_X3Y68          LUT6 (Prop_lut6_I2_O)        0.124     2.922 f  clk1HZ/clk_out_i_3/O
                         net (fo=21, routed)          1.414     4.336    clk1HZ/clk_out_i_3_n_0
    SLICE_X2Y65          LUT5 (Prop_lut5_I3_O)        0.124     4.460 r  clk1HZ/counter[0]_i_7/O
                         net (fo=1, routed)           0.000     4.460    clk1HZ/counter[0]_i_7_n_0
    SLICE_X2Y65          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.973 r  clk1HZ/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.973    clk1HZ/counter_reg[0]_i_2_n_0
    SLICE_X2Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.090 r  clk1HZ/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.090    clk1HZ/counter_reg[4]_i_1_n_0
    SLICE_X2Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.207 r  clk1HZ/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.207    clk1HZ/counter_reg[8]_i_1_n_0
    SLICE_X2Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.324 r  clk1HZ/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.324    clk1HZ/counter_reg[12]_i_1_n_0
    SLICE_X2Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.441 r  clk1HZ/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.441    clk1HZ/counter_reg[16]_i_1_n_0
    SLICE_X2Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.558 r  clk1HZ/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.558    clk1HZ/counter_reg[20]_i_1_n_0
    SLICE_X2Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.675 r  clk1HZ/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.675    clk1HZ/counter_reg[24]_i_1_n_0
    SLICE_X2Y72          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.914 r  clk1HZ/counter_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.914    clk1HZ/counter_reg[28]_i_1_n_5
    SLICE_X2Y72          FDCE                                         r  clk1HZ/counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=97, routed)          1.591   198.571    clk1HZ/clk_out1
    SLICE_X2Y72          FDCE                                         r  clk1HZ/counter_reg[30]/C
                         clock pessimism              0.575   199.146    
                         clock uncertainty           -0.318   198.829    
    SLICE_X2Y72          FDCE (Setup_fdce_C_D)        0.109   198.938    clk1HZ/counter_reg[30]
  -------------------------------------------------------------------
                         required time                        198.938    
                         arrival time                          -5.914    
  -------------------------------------------------------------------
                         slack                                193.023    

Slack (MET) :             193.043ns  (required time - arrival time)
  Source:                 clk1HZ/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1HZ/counter_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.716ns  (logic 2.448ns (36.450%)  route 4.268ns (63.550%))
  Logic Levels:           12  (CARRY4=8 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns = ( 198.571 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.822ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=97, routed)          1.718    -0.822    clk1HZ/clk_out1
    SLICE_X2Y65          FDCE                                         r  clk1HZ/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y65          FDCE (Prop_fdce_C_Q)         0.518    -0.304 r  clk1HZ/counter_reg[2]/Q
                         net (fo=2, routed)           1.246     0.942    clk1HZ/counter_reg[2]
    SLICE_X3Y65          LUT6 (Prop_lut6_I1_O)        0.124     1.066 r  clk1HZ/clk_out_i_9/O
                         net (fo=1, routed)           0.802     1.868    clk1HZ/clk_out_i_9_n_0
    SLICE_X3Y67          LUT5 (Prop_lut5_I0_O)        0.124     1.992 r  clk1HZ/clk_out_i_6/O
                         net (fo=1, routed)           0.806     2.798    clk1HZ/clk_out_i_6_n_0
    SLICE_X3Y68          LUT6 (Prop_lut6_I2_O)        0.124     2.922 f  clk1HZ/clk_out_i_3/O
                         net (fo=21, routed)          1.414     4.336    clk1HZ/clk_out_i_3_n_0
    SLICE_X2Y65          LUT5 (Prop_lut5_I3_O)        0.124     4.460 r  clk1HZ/counter[0]_i_7/O
                         net (fo=1, routed)           0.000     4.460    clk1HZ/counter[0]_i_7_n_0
    SLICE_X2Y65          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.973 r  clk1HZ/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.973    clk1HZ/counter_reg[0]_i_2_n_0
    SLICE_X2Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.090 r  clk1HZ/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.090    clk1HZ/counter_reg[4]_i_1_n_0
    SLICE_X2Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.207 r  clk1HZ/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.207    clk1HZ/counter_reg[8]_i_1_n_0
    SLICE_X2Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.324 r  clk1HZ/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.324    clk1HZ/counter_reg[12]_i_1_n_0
    SLICE_X2Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.441 r  clk1HZ/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.441    clk1HZ/counter_reg[16]_i_1_n_0
    SLICE_X2Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.558 r  clk1HZ/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.558    clk1HZ/counter_reg[20]_i_1_n_0
    SLICE_X2Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.675 r  clk1HZ/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.675    clk1HZ/counter_reg[24]_i_1_n_0
    SLICE_X2Y72          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.894 r  clk1HZ/counter_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.894    clk1HZ/counter_reg[28]_i_1_n_7
    SLICE_X2Y72          FDCE                                         r  clk1HZ/counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=97, routed)          1.591   198.571    clk1HZ/clk_out1
    SLICE_X2Y72          FDCE                                         r  clk1HZ/counter_reg[28]/C
                         clock pessimism              0.575   199.146    
                         clock uncertainty           -0.318   198.829    
    SLICE_X2Y72          FDCE (Setup_fdce_C_D)        0.109   198.938    clk1HZ/counter_reg[28]
  -------------------------------------------------------------------
                         required time                        198.938    
                         arrival time                          -5.894    
  -------------------------------------------------------------------
                         slack                                193.043    

Slack (MET) :             193.058ns  (required time - arrival time)
  Source:                 clk1HZ/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1HZ/counter_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.703ns  (logic 2.435ns (36.326%)  route 4.268ns (63.674%))
  Logic Levels:           11  (CARRY4=7 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns = ( 198.573 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.822ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=97, routed)          1.718    -0.822    clk1HZ/clk_out1
    SLICE_X2Y65          FDCE                                         r  clk1HZ/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y65          FDCE (Prop_fdce_C_Q)         0.518    -0.304 r  clk1HZ/counter_reg[2]/Q
                         net (fo=2, routed)           1.246     0.942    clk1HZ/counter_reg[2]
    SLICE_X3Y65          LUT6 (Prop_lut6_I1_O)        0.124     1.066 r  clk1HZ/clk_out_i_9/O
                         net (fo=1, routed)           0.802     1.868    clk1HZ/clk_out_i_9_n_0
    SLICE_X3Y67          LUT5 (Prop_lut5_I0_O)        0.124     1.992 r  clk1HZ/clk_out_i_6/O
                         net (fo=1, routed)           0.806     2.798    clk1HZ/clk_out_i_6_n_0
    SLICE_X3Y68          LUT6 (Prop_lut6_I2_O)        0.124     2.922 f  clk1HZ/clk_out_i_3/O
                         net (fo=21, routed)          1.414     4.336    clk1HZ/clk_out_i_3_n_0
    SLICE_X2Y65          LUT5 (Prop_lut5_I3_O)        0.124     4.460 r  clk1HZ/counter[0]_i_7/O
                         net (fo=1, routed)           0.000     4.460    clk1HZ/counter[0]_i_7_n_0
    SLICE_X2Y65          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.973 r  clk1HZ/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.973    clk1HZ/counter_reg[0]_i_2_n_0
    SLICE_X2Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.090 r  clk1HZ/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.090    clk1HZ/counter_reg[4]_i_1_n_0
    SLICE_X2Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.207 r  clk1HZ/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.207    clk1HZ/counter_reg[8]_i_1_n_0
    SLICE_X2Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.324 r  clk1HZ/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.324    clk1HZ/counter_reg[12]_i_1_n_0
    SLICE_X2Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.441 r  clk1HZ/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.441    clk1HZ/counter_reg[16]_i_1_n_0
    SLICE_X2Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.558 r  clk1HZ/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.558    clk1HZ/counter_reg[20]_i_1_n_0
    SLICE_X2Y71          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.881 r  clk1HZ/counter_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.881    clk1HZ/counter_reg[24]_i_1_n_6
    SLICE_X2Y71          FDCE                                         r  clk1HZ/counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=97, routed)          1.593   198.573    clk1HZ/clk_out1
    SLICE_X2Y71          FDCE                                         r  clk1HZ/counter_reg[25]/C
                         clock pessimism              0.575   199.148    
                         clock uncertainty           -0.318   198.831    
    SLICE_X2Y71          FDCE (Setup_fdce_C_D)        0.109   198.940    clk1HZ/counter_reg[25]
  -------------------------------------------------------------------
                         required time                        198.940    
                         arrival time                          -5.881    
  -------------------------------------------------------------------
                         slack                                193.058    

Slack (MET) :             193.066ns  (required time - arrival time)
  Source:                 clk1HZ/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1HZ/counter_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.695ns  (logic 2.427ns (36.250%)  route 4.268ns (63.750%))
  Logic Levels:           11  (CARRY4=7 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns = ( 198.573 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.822ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=97, routed)          1.718    -0.822    clk1HZ/clk_out1
    SLICE_X2Y65          FDCE                                         r  clk1HZ/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y65          FDCE (Prop_fdce_C_Q)         0.518    -0.304 r  clk1HZ/counter_reg[2]/Q
                         net (fo=2, routed)           1.246     0.942    clk1HZ/counter_reg[2]
    SLICE_X3Y65          LUT6 (Prop_lut6_I1_O)        0.124     1.066 r  clk1HZ/clk_out_i_9/O
                         net (fo=1, routed)           0.802     1.868    clk1HZ/clk_out_i_9_n_0
    SLICE_X3Y67          LUT5 (Prop_lut5_I0_O)        0.124     1.992 r  clk1HZ/clk_out_i_6/O
                         net (fo=1, routed)           0.806     2.798    clk1HZ/clk_out_i_6_n_0
    SLICE_X3Y68          LUT6 (Prop_lut6_I2_O)        0.124     2.922 f  clk1HZ/clk_out_i_3/O
                         net (fo=21, routed)          1.414     4.336    clk1HZ/clk_out_i_3_n_0
    SLICE_X2Y65          LUT5 (Prop_lut5_I3_O)        0.124     4.460 r  clk1HZ/counter[0]_i_7/O
                         net (fo=1, routed)           0.000     4.460    clk1HZ/counter[0]_i_7_n_0
    SLICE_X2Y65          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.973 r  clk1HZ/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.973    clk1HZ/counter_reg[0]_i_2_n_0
    SLICE_X2Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.090 r  clk1HZ/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.090    clk1HZ/counter_reg[4]_i_1_n_0
    SLICE_X2Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.207 r  clk1HZ/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.207    clk1HZ/counter_reg[8]_i_1_n_0
    SLICE_X2Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.324 r  clk1HZ/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.324    clk1HZ/counter_reg[12]_i_1_n_0
    SLICE_X2Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.441 r  clk1HZ/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.441    clk1HZ/counter_reg[16]_i_1_n_0
    SLICE_X2Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.558 r  clk1HZ/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.558    clk1HZ/counter_reg[20]_i_1_n_0
    SLICE_X2Y71          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.873 r  clk1HZ/counter_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.873    clk1HZ/counter_reg[24]_i_1_n_4
    SLICE_X2Y71          FDCE                                         r  clk1HZ/counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=97, routed)          1.593   198.573    clk1HZ/clk_out1
    SLICE_X2Y71          FDCE                                         r  clk1HZ/counter_reg[27]/C
                         clock pessimism              0.575   199.148    
                         clock uncertainty           -0.318   198.831    
    SLICE_X2Y71          FDCE (Setup_fdce_C_D)        0.109   198.940    clk1HZ/counter_reg[27]
  -------------------------------------------------------------------
                         required time                        198.940    
                         arrival time                          -5.873    
  -------------------------------------------------------------------
                         slack                                193.066    

Slack (MET) :             193.142ns  (required time - arrival time)
  Source:                 clk1HZ/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1HZ/counter_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.619ns  (logic 2.351ns (35.518%)  route 4.268ns (64.482%))
  Logic Levels:           11  (CARRY4=7 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns = ( 198.573 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.822ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=97, routed)          1.718    -0.822    clk1HZ/clk_out1
    SLICE_X2Y65          FDCE                                         r  clk1HZ/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y65          FDCE (Prop_fdce_C_Q)         0.518    -0.304 r  clk1HZ/counter_reg[2]/Q
                         net (fo=2, routed)           1.246     0.942    clk1HZ/counter_reg[2]
    SLICE_X3Y65          LUT6 (Prop_lut6_I1_O)        0.124     1.066 r  clk1HZ/clk_out_i_9/O
                         net (fo=1, routed)           0.802     1.868    clk1HZ/clk_out_i_9_n_0
    SLICE_X3Y67          LUT5 (Prop_lut5_I0_O)        0.124     1.992 r  clk1HZ/clk_out_i_6/O
                         net (fo=1, routed)           0.806     2.798    clk1HZ/clk_out_i_6_n_0
    SLICE_X3Y68          LUT6 (Prop_lut6_I2_O)        0.124     2.922 f  clk1HZ/clk_out_i_3/O
                         net (fo=21, routed)          1.414     4.336    clk1HZ/clk_out_i_3_n_0
    SLICE_X2Y65          LUT5 (Prop_lut5_I3_O)        0.124     4.460 r  clk1HZ/counter[0]_i_7/O
                         net (fo=1, routed)           0.000     4.460    clk1HZ/counter[0]_i_7_n_0
    SLICE_X2Y65          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.973 r  clk1HZ/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.973    clk1HZ/counter_reg[0]_i_2_n_0
    SLICE_X2Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.090 r  clk1HZ/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.090    clk1HZ/counter_reg[4]_i_1_n_0
    SLICE_X2Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.207 r  clk1HZ/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.207    clk1HZ/counter_reg[8]_i_1_n_0
    SLICE_X2Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.324 r  clk1HZ/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.324    clk1HZ/counter_reg[12]_i_1_n_0
    SLICE_X2Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.441 r  clk1HZ/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.441    clk1HZ/counter_reg[16]_i_1_n_0
    SLICE_X2Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.558 r  clk1HZ/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.558    clk1HZ/counter_reg[20]_i_1_n_0
    SLICE_X2Y71          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.797 r  clk1HZ/counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.797    clk1HZ/counter_reg[24]_i_1_n_5
    SLICE_X2Y71          FDCE                                         r  clk1HZ/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=97, routed)          1.593   198.573    clk1HZ/clk_out1
    SLICE_X2Y71          FDCE                                         r  clk1HZ/counter_reg[26]/C
                         clock pessimism              0.575   199.148    
                         clock uncertainty           -0.318   198.831    
    SLICE_X2Y71          FDCE (Setup_fdce_C_D)        0.109   198.940    clk1HZ/counter_reg[26]
  -------------------------------------------------------------------
                         required time                        198.940    
                         arrival time                          -5.797    
  -------------------------------------------------------------------
                         slack                                193.142    

Slack (MET) :             193.162ns  (required time - arrival time)
  Source:                 clk1HZ/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1HZ/counter_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.599ns  (logic 2.331ns (35.323%)  route 4.268ns (64.677%))
  Logic Levels:           11  (CARRY4=7 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns = ( 198.573 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.822ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=97, routed)          1.718    -0.822    clk1HZ/clk_out1
    SLICE_X2Y65          FDCE                                         r  clk1HZ/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y65          FDCE (Prop_fdce_C_Q)         0.518    -0.304 r  clk1HZ/counter_reg[2]/Q
                         net (fo=2, routed)           1.246     0.942    clk1HZ/counter_reg[2]
    SLICE_X3Y65          LUT6 (Prop_lut6_I1_O)        0.124     1.066 r  clk1HZ/clk_out_i_9/O
                         net (fo=1, routed)           0.802     1.868    clk1HZ/clk_out_i_9_n_0
    SLICE_X3Y67          LUT5 (Prop_lut5_I0_O)        0.124     1.992 r  clk1HZ/clk_out_i_6/O
                         net (fo=1, routed)           0.806     2.798    clk1HZ/clk_out_i_6_n_0
    SLICE_X3Y68          LUT6 (Prop_lut6_I2_O)        0.124     2.922 f  clk1HZ/clk_out_i_3/O
                         net (fo=21, routed)          1.414     4.336    clk1HZ/clk_out_i_3_n_0
    SLICE_X2Y65          LUT5 (Prop_lut5_I3_O)        0.124     4.460 r  clk1HZ/counter[0]_i_7/O
                         net (fo=1, routed)           0.000     4.460    clk1HZ/counter[0]_i_7_n_0
    SLICE_X2Y65          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.973 r  clk1HZ/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.973    clk1HZ/counter_reg[0]_i_2_n_0
    SLICE_X2Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.090 r  clk1HZ/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.090    clk1HZ/counter_reg[4]_i_1_n_0
    SLICE_X2Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.207 r  clk1HZ/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.207    clk1HZ/counter_reg[8]_i_1_n_0
    SLICE_X2Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.324 r  clk1HZ/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.324    clk1HZ/counter_reg[12]_i_1_n_0
    SLICE_X2Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.441 r  clk1HZ/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.441    clk1HZ/counter_reg[16]_i_1_n_0
    SLICE_X2Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.558 r  clk1HZ/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.558    clk1HZ/counter_reg[20]_i_1_n_0
    SLICE_X2Y71          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.777 r  clk1HZ/counter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.777    clk1HZ/counter_reg[24]_i_1_n_7
    SLICE_X2Y71          FDCE                                         r  clk1HZ/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=97, routed)          1.593   198.573    clk1HZ/clk_out1
    SLICE_X2Y71          FDCE                                         r  clk1HZ/counter_reg[24]/C
                         clock pessimism              0.575   199.148    
                         clock uncertainty           -0.318   198.831    
    SLICE_X2Y71          FDCE (Setup_fdce_C_D)        0.109   198.940    clk1HZ/counter_reg[24]
  -------------------------------------------------------------------
                         required time                        198.940    
                         arrival time                          -5.777    
  -------------------------------------------------------------------
                         slack                                193.162    

Slack (MET) :             193.176ns  (required time - arrival time)
  Source:                 clk1HZ/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1HZ/counter_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.586ns  (logic 2.318ns (35.195%)  route 4.268ns (64.805%))
  Logic Levels:           10  (CARRY4=6 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 198.574 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.822ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=97, routed)          1.718    -0.822    clk1HZ/clk_out1
    SLICE_X2Y65          FDCE                                         r  clk1HZ/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y65          FDCE (Prop_fdce_C_Q)         0.518    -0.304 r  clk1HZ/counter_reg[2]/Q
                         net (fo=2, routed)           1.246     0.942    clk1HZ/counter_reg[2]
    SLICE_X3Y65          LUT6 (Prop_lut6_I1_O)        0.124     1.066 r  clk1HZ/clk_out_i_9/O
                         net (fo=1, routed)           0.802     1.868    clk1HZ/clk_out_i_9_n_0
    SLICE_X3Y67          LUT5 (Prop_lut5_I0_O)        0.124     1.992 r  clk1HZ/clk_out_i_6/O
                         net (fo=1, routed)           0.806     2.798    clk1HZ/clk_out_i_6_n_0
    SLICE_X3Y68          LUT6 (Prop_lut6_I2_O)        0.124     2.922 f  clk1HZ/clk_out_i_3/O
                         net (fo=21, routed)          1.414     4.336    clk1HZ/clk_out_i_3_n_0
    SLICE_X2Y65          LUT5 (Prop_lut5_I3_O)        0.124     4.460 r  clk1HZ/counter[0]_i_7/O
                         net (fo=1, routed)           0.000     4.460    clk1HZ/counter[0]_i_7_n_0
    SLICE_X2Y65          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.973 r  clk1HZ/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.973    clk1HZ/counter_reg[0]_i_2_n_0
    SLICE_X2Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.090 r  clk1HZ/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.090    clk1HZ/counter_reg[4]_i_1_n_0
    SLICE_X2Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.207 r  clk1HZ/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.207    clk1HZ/counter_reg[8]_i_1_n_0
    SLICE_X2Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.324 r  clk1HZ/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.324    clk1HZ/counter_reg[12]_i_1_n_0
    SLICE_X2Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.441 r  clk1HZ/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.441    clk1HZ/counter_reg[16]_i_1_n_0
    SLICE_X2Y70          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.764 r  clk1HZ/counter_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.764    clk1HZ/counter_reg[20]_i_1_n_6
    SLICE_X2Y70          FDCE                                         r  clk1HZ/counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=97, routed)          1.594   198.574    clk1HZ/clk_out1
    SLICE_X2Y70          FDCE                                         r  clk1HZ/counter_reg[21]/C
                         clock pessimism              0.575   199.149    
                         clock uncertainty           -0.318   198.832    
    SLICE_X2Y70          FDCE (Setup_fdce_C_D)        0.109   198.941    clk1HZ/counter_reg[21]
  -------------------------------------------------------------------
                         required time                        198.941    
                         arrival time                          -5.764    
  -------------------------------------------------------------------
                         slack                                193.176    

Slack (MET) :             193.184ns  (required time - arrival time)
  Source:                 clk1HZ/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1HZ/counter_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.578ns  (logic 2.310ns (35.116%)  route 4.268ns (64.884%))
  Logic Levels:           10  (CARRY4=6 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 198.574 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.822ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=97, routed)          1.718    -0.822    clk1HZ/clk_out1
    SLICE_X2Y65          FDCE                                         r  clk1HZ/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y65          FDCE (Prop_fdce_C_Q)         0.518    -0.304 r  clk1HZ/counter_reg[2]/Q
                         net (fo=2, routed)           1.246     0.942    clk1HZ/counter_reg[2]
    SLICE_X3Y65          LUT6 (Prop_lut6_I1_O)        0.124     1.066 r  clk1HZ/clk_out_i_9/O
                         net (fo=1, routed)           0.802     1.868    clk1HZ/clk_out_i_9_n_0
    SLICE_X3Y67          LUT5 (Prop_lut5_I0_O)        0.124     1.992 r  clk1HZ/clk_out_i_6/O
                         net (fo=1, routed)           0.806     2.798    clk1HZ/clk_out_i_6_n_0
    SLICE_X3Y68          LUT6 (Prop_lut6_I2_O)        0.124     2.922 f  clk1HZ/clk_out_i_3/O
                         net (fo=21, routed)          1.414     4.336    clk1HZ/clk_out_i_3_n_0
    SLICE_X2Y65          LUT5 (Prop_lut5_I3_O)        0.124     4.460 r  clk1HZ/counter[0]_i_7/O
                         net (fo=1, routed)           0.000     4.460    clk1HZ/counter[0]_i_7_n_0
    SLICE_X2Y65          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.973 r  clk1HZ/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.973    clk1HZ/counter_reg[0]_i_2_n_0
    SLICE_X2Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.090 r  clk1HZ/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.090    clk1HZ/counter_reg[4]_i_1_n_0
    SLICE_X2Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.207 r  clk1HZ/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.207    clk1HZ/counter_reg[8]_i_1_n_0
    SLICE_X2Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.324 r  clk1HZ/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.324    clk1HZ/counter_reg[12]_i_1_n_0
    SLICE_X2Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.441 r  clk1HZ/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.441    clk1HZ/counter_reg[16]_i_1_n_0
    SLICE_X2Y70          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.756 r  clk1HZ/counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.756    clk1HZ/counter_reg[20]_i_1_n_4
    SLICE_X2Y70          FDCE                                         r  clk1HZ/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=97, routed)          1.594   198.574    clk1HZ/clk_out1
    SLICE_X2Y70          FDCE                                         r  clk1HZ/counter_reg[23]/C
                         clock pessimism              0.575   199.149    
                         clock uncertainty           -0.318   198.832    
    SLICE_X2Y70          FDCE (Setup_fdce_C_D)        0.109   198.941    clk1HZ/counter_reg[23]
  -------------------------------------------------------------------
                         required time                        198.941    
                         arrival time                          -5.756    
  -------------------------------------------------------------------
                         slack                                193.184    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 incrementTime/SLOW_CLK/slow_clk_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            incrementTime/SLOW_CLK/slow_clk_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.186ns (37.001%)  route 0.317ns (62.999%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=97, routed)          0.594    -0.570    incrementTime/SLOW_CLK/CLK
    SLICE_X4Y70          FDCE                                         r  incrementTime/SLOW_CLK/slow_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y70          FDCE (Prop_fdce_C_Q)         0.141    -0.429 r  incrementTime/SLOW_CLK/slow_clk_reg/Q
                         net (fo=25, routed)          0.317    -0.113    incrementTime/SLOW_CLK/slow_clk
    SLICE_X4Y70          LUT4 (Prop_lut4_I3_O)        0.045    -0.068 r  incrementTime/SLOW_CLK/slow_clk_i_1/O
                         net (fo=1, routed)           0.000    -0.068    incrementTime/SLOW_CLK/slow_clk_i_1_n_0
    SLICE_X4Y70          FDCE                                         r  incrementTime/SLOW_CLK/slow_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=97, routed)          0.863    -0.810    incrementTime/SLOW_CLK/CLK
    SLICE_X4Y70          FDCE                                         r  incrementTime/SLOW_CLK/slow_clk_reg/C
                         clock pessimism              0.240    -0.570    
                         clock uncertainty            0.318    -0.253    
    SLICE_X4Y70          FDCE (Hold_fdce_C_D)         0.091    -0.162    incrementTime/SLOW_CLK/slow_clk_reg
  -------------------------------------------------------------------
                         required time                          0.162    
                         arrival time                          -0.068    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 clk1HZ/counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1HZ/counter_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.588ns  (logic 0.320ns (54.463%)  route 0.268ns (45.537%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=97, routed)          0.597    -0.567    clk1HZ/clk_out1
    SLICE_X2Y68          FDCE                                         r  clk1HZ/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y68          FDCE (Prop_fdce_C_Q)         0.164    -0.403 r  clk1HZ/counter_reg[15]/Q
                         net (fo=2, routed)           0.096    -0.308    clk1HZ/counter_reg[15]
    SLICE_X3Y68          LUT3 (Prop_lut3_I2_O)        0.045    -0.263 r  clk1HZ/clk_out_i_2/O
                         net (fo=21, routed)          0.172    -0.091    clk1HZ/clk_out_i_2_n_0
    SLICE_X2Y69          LUT6 (Prop_lut6_I5_O)        0.045    -0.046 r  clk1HZ/counter[16]_i_4/O
                         net (fo=1, routed)           0.000    -0.046    clk1HZ/counter[16]_i_4_n_0
    SLICE_X2Y69          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     0.020 r  clk1HZ/counter_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.020    clk1HZ/counter_reg[16]_i_1_n_6
    SLICE_X2Y69          FDCE                                         r  clk1HZ/counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=97, routed)          0.867    -0.806    clk1HZ/clk_out1
    SLICE_X2Y69          FDCE                                         r  clk1HZ/counter_reg[17]/C
                         clock pessimism              0.252    -0.554    
                         clock uncertainty            0.318    -0.237    
    SLICE_X2Y69          FDCE (Hold_fdce_C_D)         0.134    -0.103    clk1HZ/counter_reg[17]
  -------------------------------------------------------------------
                         required time                          0.103    
                         arrival time                           0.020    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 clk1HZ/counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1HZ/counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.612ns  (logic 0.318ns (51.999%)  route 0.294ns (48.001%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=97, routed)          0.597    -0.567    clk1HZ/clk_out1
    SLICE_X2Y68          FDCE                                         r  clk1HZ/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y68          FDCE (Prop_fdce_C_Q)         0.164    -0.403 r  clk1HZ/counter_reg[15]/Q
                         net (fo=2, routed)           0.096    -0.308    clk1HZ/counter_reg[15]
    SLICE_X3Y68          LUT3 (Prop_lut3_I2_O)        0.045    -0.263 r  clk1HZ/clk_out_i_2/O
                         net (fo=21, routed)          0.198    -0.065    clk1HZ/clk_out_i_2_n_0
    SLICE_X2Y67          LUT5 (Prop_lut5_I4_O)        0.045    -0.020 r  clk1HZ/counter[8]_i_2/O
                         net (fo=1, routed)           0.000    -0.020    clk1HZ/counter[8]_i_2_n_0
    SLICE_X2Y67          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.044 r  clk1HZ/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.044    clk1HZ/counter_reg[8]_i_1_n_4
    SLICE_X2Y67          FDCE                                         r  clk1HZ/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=97, routed)          0.869    -0.804    clk1HZ/clk_out1
    SLICE_X2Y67          FDCE                                         r  clk1HZ/counter_reg[11]/C
                         clock pessimism              0.252    -0.552    
                         clock uncertainty            0.318    -0.235    
    SLICE_X2Y67          FDCE (Hold_fdce_C_D)         0.134    -0.101    clk1HZ/counter_reg[11]
  -------------------------------------------------------------------
                         required time                          0.101    
                         arrival time                           0.044    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 clk1HZ/counter_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1HZ/clk_out_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.570ns  (logic 0.254ns (44.561%)  route 0.316ns (55.439%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=97, routed)          0.595    -0.569    clk1HZ/clk_out1
    SLICE_X2Y70          FDCE                                         r  clk1HZ/counter_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y70          FDCE (Prop_fdce_C_Q)         0.164    -0.405 r  clk1HZ/counter_reg[21]/Q
                         net (fo=5, routed)           0.147    -0.258    clk1HZ/counter_reg[21]
    SLICE_X3Y70          LUT5 (Prop_lut5_I2_O)        0.045    -0.213 r  clk1HZ/clk_out_i_5/O
                         net (fo=24, routed)          0.169    -0.044    clk1HZ/clk_out_i_5_n_0
    SLICE_X3Y70          LUT6 (Prop_lut6_I4_O)        0.045     0.001 r  clk1HZ/clk_out_i_1/O
                         net (fo=1, routed)           0.000     0.001    clk1HZ/clk_out_i_1_n_0
    SLICE_X3Y70          FDCE                                         r  clk1HZ/clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=97, routed)          0.866    -0.807    clk1HZ/clk_out1
    SLICE_X3Y70          FDCE                                         r  clk1HZ/clk_out_reg/C
                         clock pessimism              0.251    -0.556    
                         clock uncertainty            0.318    -0.239    
    SLICE_X3Y70          FDCE (Hold_fdce_C_D)         0.091    -0.148    clk1HZ/clk_out_reg
  -------------------------------------------------------------------
                         required time                          0.148    
                         arrival time                           0.001    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 clk1HZ/counter_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1HZ/counter_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.604ns  (logic 0.279ns (46.210%)  route 0.325ns (53.790%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=97, routed)          0.596    -0.568    clk1HZ/clk_out1
    SLICE_X2Y69          FDCE                                         r  clk1HZ/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y69          FDCE (Prop_fdce_C_Q)         0.164    -0.404 r  clk1HZ/counter_reg[16]/Q
                         net (fo=2, routed)           0.325    -0.080    clk1HZ/counter_reg[16]
    SLICE_X2Y69          LUT3 (Prop_lut3_I2_O)        0.045    -0.035 r  clk1HZ/counter[16]_i_5/O
                         net (fo=1, routed)           0.000    -0.035    clk1HZ/counter[16]_i_5_n_0
    SLICE_X2Y69          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.035 r  clk1HZ/counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.035    clk1HZ/counter_reg[16]_i_1_n_7
    SLICE_X2Y69          FDCE                                         r  clk1HZ/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=97, routed)          0.867    -0.806    clk1HZ/clk_out1
    SLICE_X2Y69          FDCE                                         r  clk1HZ/counter_reg[16]/C
                         clock pessimism              0.238    -0.568    
                         clock uncertainty            0.318    -0.251    
    SLICE_X2Y69          FDCE (Hold_fdce_C_D)         0.134    -0.117    clk1HZ/counter_reg[16]
  -------------------------------------------------------------------
                         required time                          0.117    
                         arrival time                           0.035    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 clk1HZ/counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1HZ/counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.605ns  (logic 0.279ns (46.089%)  route 0.326ns (53.911%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=97, routed)          0.598    -0.566    clk1HZ/clk_out1
    SLICE_X2Y67          FDCE                                         r  clk1HZ/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y67          FDCE (Prop_fdce_C_Q)         0.164    -0.402 r  clk1HZ/counter_reg[8]/Q
                         net (fo=2, routed)           0.326    -0.076    clk1HZ/counter_reg[8]
    SLICE_X2Y67          LUT5 (Prop_lut5_I0_O)        0.045    -0.031 r  clk1HZ/counter[8]_i_5/O
                         net (fo=1, routed)           0.000    -0.031    clk1HZ/counter[8]_i_5_n_0
    SLICE_X2Y67          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.039 r  clk1HZ/counter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.039    clk1HZ/counter_reg[8]_i_1_n_7
    SLICE_X2Y67          FDCE                                         r  clk1HZ/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=97, routed)          0.869    -0.804    clk1HZ/clk_out1
    SLICE_X2Y67          FDCE                                         r  clk1HZ/counter_reg[8]/C
                         clock pessimism              0.238    -0.566    
                         clock uncertainty            0.318    -0.249    
    SLICE_X2Y67          FDCE (Hold_fdce_C_D)         0.134    -0.115    clk1HZ/counter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.115    
                         arrival time                           0.039    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 clk1HZ/counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1HZ/counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.606ns  (logic 0.279ns (46.026%)  route 0.327ns (53.974%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=97, routed)          0.599    -0.565    clk1HZ/clk_out1
    SLICE_X2Y66          FDCE                                         r  clk1HZ/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y66          FDCE (Prop_fdce_C_Q)         0.164    -0.401 r  clk1HZ/counter_reg[4]/Q
                         net (fo=2, routed)           0.327    -0.074    clk1HZ/counter_reg[4]
    SLICE_X2Y66          LUT5 (Prop_lut5_I0_O)        0.045    -0.029 r  clk1HZ/counter[4]_i_5/O
                         net (fo=1, routed)           0.000    -0.029    clk1HZ/counter[4]_i_5_n_0
    SLICE_X2Y66          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.041 r  clk1HZ/counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.041    clk1HZ/counter_reg[4]_i_1_n_7
    SLICE_X2Y66          FDCE                                         r  clk1HZ/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=97, routed)          0.870    -0.803    clk1HZ/clk_out1
    SLICE_X2Y66          FDCE                                         r  clk1HZ/counter_reg[4]/C
                         clock pessimism              0.238    -0.565    
                         clock uncertainty            0.318    -0.248    
    SLICE_X2Y66          FDCE (Hold_fdce_C_D)         0.134    -0.114    clk1HZ/counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.114    
                         arrival time                           0.041    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 clk1HZ/counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1HZ/counter_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.622ns  (logic 0.319ns (51.323%)  route 0.303ns (48.677%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=97, routed)          0.597    -0.567    clk1HZ/clk_out1
    SLICE_X2Y68          FDCE                                         r  clk1HZ/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y68          FDCE (Prop_fdce_C_Q)         0.164    -0.403 r  clk1HZ/counter_reg[15]/Q
                         net (fo=2, routed)           0.096    -0.308    clk1HZ/counter_reg[15]
    SLICE_X3Y68          LUT3 (Prop_lut3_I2_O)        0.045    -0.263 r  clk1HZ/clk_out_i_2/O
                         net (fo=21, routed)          0.207    -0.056    clk1HZ/clk_out_i_2_n_0
    SLICE_X2Y67          LUT5 (Prop_lut5_I4_O)        0.045    -0.011 r  clk1HZ/counter[8]_i_3/O
                         net (fo=1, routed)           0.000    -0.011    clk1HZ/counter[8]_i_3_n_0
    SLICE_X2Y67          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     0.054 r  clk1HZ/counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.054    clk1HZ/counter_reg[8]_i_1_n_5
    SLICE_X2Y67          FDCE                                         r  clk1HZ/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=97, routed)          0.869    -0.804    clk1HZ/clk_out1
    SLICE_X2Y67          FDCE                                         r  clk1HZ/counter_reg[10]/C
                         clock pessimism              0.252    -0.552    
                         clock uncertainty            0.318    -0.235    
    SLICE_X2Y67          FDCE (Hold_fdce_C_D)         0.134    -0.101    clk1HZ/counter_reg[10]
  -------------------------------------------------------------------
                         required time                          0.101    
                         arrival time                           0.054    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 clk1HZ/counter_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1HZ/counter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.622ns  (logic 0.275ns (44.227%)  route 0.347ns (55.773%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=97, routed)          0.598    -0.566    clk1HZ/clk_out1
    SLICE_X2Y67          FDCE                                         r  clk1HZ/counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y67          FDCE (Prop_fdce_C_Q)         0.164    -0.402 r  clk1HZ/counter_reg[9]/Q
                         net (fo=2, routed)           0.347    -0.055    clk1HZ/counter_reg[9]
    SLICE_X2Y67          LUT5 (Prop_lut5_I0_O)        0.045    -0.010 r  clk1HZ/counter[8]_i_4/O
                         net (fo=1, routed)           0.000    -0.010    clk1HZ/counter[8]_i_4_n_0
    SLICE_X2Y67          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     0.056 r  clk1HZ/counter_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.056    clk1HZ/counter_reg[8]_i_1_n_6
    SLICE_X2Y67          FDCE                                         r  clk1HZ/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=97, routed)          0.869    -0.804    clk1HZ/clk_out1
    SLICE_X2Y67          FDCE                                         r  clk1HZ/counter_reg[9]/C
                         clock pessimism              0.238    -0.566    
                         clock uncertainty            0.318    -0.249    
    SLICE_X2Y67          FDCE (Hold_fdce_C_D)         0.134    -0.115    clk1HZ/counter_reg[9]
  -------------------------------------------------------------------
                         required time                          0.115    
                         arrival time                           0.056    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 set_min_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            segMGMT/seg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.616ns  (logic 0.231ns (37.516%)  route 0.385ns (62.484%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=97, routed)          0.599    -0.565    CLK5MHZ
    SLICE_X5Y63          FDRE                                         r  set_min_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y63          FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  set_min_reg[1]/Q
                         net (fo=16, routed)          0.164    -0.260    segMGMT/set_min_reg[5][1]
    SLICE_X3Y64          LUT6 (Prop_lut6_I2_O)        0.045    -0.215 f  segMGMT/seg[2]_i_5/O
                         net (fo=1, routed)           0.220     0.005    segMGMT/seg[2]_i_5_n_0
    SLICE_X3Y67          LUT6 (Prop_lut6_I5_O)        0.045     0.050 r  segMGMT/seg[2]_i_1/O
                         net (fo=1, routed)           0.000     0.050    segMGMT/seg[2]_i_1_n_0
    SLICE_X3Y67          FDRE                                         r  segMGMT/seg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=97, routed)          0.869    -0.804    segMGMT/clk_out1
    SLICE_X3Y67          FDRE                                         r  segMGMT/seg_reg[2]/C
                         clock pessimism              0.275    -0.529    
                         clock uncertainty            0.318    -0.212    
    SLICE_X3Y67          FDRE (Hold_fdre_C_D)         0.091    -0.121    segMGMT/seg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.121    
                         arrival time                           0.050    
  -------------------------------------------------------------------
                         slack                                  0.171    





