{
  "nbformat": 4,
  "nbformat_minor": 0,
  "metadata": {
    "colab": {
      "provenance": []
    },
    "kernelspec": {
      "name": "python3",
      "display_name": "Python 3"
    },
    "language_info": {
      "name": "python"
    }
  },
  "cells": [
    {
      "cell_type": "code",
      "source": [
        "import re\n",
        "\n",
        "# Define pipeline stages and latencies\n",
        "pipeline_stages = {\n",
        "    # integer\n",
        "    'IADD': {'IF': 1, 'ID': 1, 'ADD': 6, 'WB': 1},\n",
        "    'ISUB': {'IF': 1, 'ID': 1, 'ADD': 6, 'WB': 1},\n",
        "    'IMUL': {'IF': 1, 'ID': 1, 'MUL': 12, 'WB': 1},\n",
        "    'IDIV': {'IF': 1, 'ID': 1, 'DIV': 24, 'WB': 1},\n",
        "\n",
        "    # floating\n",
        "    'FADD': {'IF': 1, 'ID': 1, 'FADD': 18, 'WB': 1},\n",
        "    'FSUB': {'IF': 1, 'ID': 1, 'FADD': 18, 'WB': 1},\n",
        "    'FMUL': {'IF': 1, 'ID': 1, 'FMUL': 30, 'WB': 1},\n",
        "    'FDIV': {'IF': 1, 'ID': 1, 'FDIV': 60, 'WB': 1},\n",
        "\n",
        "    # logical operations\n",
        "    'AND': {'IF': 1, 'ID': 1, 'AND': 1, 'WB': 1},\n",
        "    'OR': {'IF': 1, 'ID': 1, 'OR': 1, 'WB': 1},\n",
        "    'XOR': {'IF': 1, 'ID': 1, 'XOR': 1, 'WB': 1},\n",
        "    'NOT': {'IF': 1, 'ID': 1, 'NOT': 1, 'WB': 1},\n",
        "\n",
        "    # load and store\n",
        "    'LD': {'IF': 1, 'ID': 1, 'MEM': 1, 'WB': 1},\n",
        "    'ST': {'IF': 1, 'ID': 1, 'MEM': 1, 'WB': 1},\n",
        "\n",
        "    # NOP\n",
        "    'NOP': {'IF': 1},\n",
        "\n",
        "    # move\n",
        "    'MOV': {'IF': 1, 'ID': 1, 'MOV': 1, 'WB': 1}\n",
        "}\n",
        "\n",
        "def get_functional_unit_and_latency(stages):\n",
        "    functional_units = ['ADD', 'MUL', 'DIV', 'FADD', 'FMUL', 'FDIV', 'MEM']\n",
        "    for stage, latency in stages.items():\n",
        "        if stage in functional_units:\n",
        "            return stage, latency\n",
        "    return None, None  # No functional unit found\n",
        "\n",
        "def display_clock_cycle_execution(updated_instructions, total_cycles):\n",
        "    # Initialize a timeline for each instruction\n",
        "    timeline = {}\n",
        "    for i, instr in enumerate(updated_instructions):\n",
        "        timeline[i] = [' '] * total_cycles  # Initialize with empty spaces for all clock cycles\n",
        "\n",
        "    # Track the start cycle for each instruction\n",
        "    for i, instr in enumerate(updated_instructions):\n",
        "        stages = instr['stages']\n",
        "        current_cycle = i  # Start at cycle i (0-based index)\n",
        "        for stage, latency in stages.items():\n",
        "            # Fill the timeline for the current stage\n",
        "            for cycle in range(current_cycle, current_cycle + latency):\n",
        "                if cycle < total_cycles:  # Ensure we don't exceed the total_cycles limit\n",
        "                    timeline[i][cycle] = stage\n",
        "            current_cycle += latency\n",
        "\n",
        "    # Determine maximum stage name length for uniform spacing\n",
        "    max_stage_length = max(len(stage) for instr in updated_instructions for stage in instr['stages'])\n",
        "    max_cycle_length = len(str(total_cycles))  # Maximum length of clock cycle numbers\n",
        "\n",
        "    # Define column width based on the maximum length\n",
        "    column_width = max(max_stage_length, max_cycle_length) + 2  # Add padding\n",
        "\n",
        "    # Determine the maximum instruction name length for dynamic spacing\n",
        "    max_instr_length = max(\n",
        "        len(f\"{i + 1}: {instr['op']} {instr['dest']}, {instr['src1']}, {instr['src2']}\")\n",
        "        if instr['op'] not in ['LD', 'ST', 'NOP']\n",
        "        else len(f\"{i + 1}: {instr['op']} {instr['dest']}, [{instr['src1']}]\")\n",
        "        if instr['op'] in ['LD', 'ST']\n",
        "        else len(f\"{i + 1}: NOP\")\n",
        "        for i, instr in enumerate(updated_instructions)\n",
        "    )\n",
        "\n",
        "    # Print the timeline\n",
        "    print(\"Clock Cycle Execution:\")\n",
        "    print(\" \" * (max_instr_length + 2) + \"|\", end=\"\")\n",
        "    for cycle in range(1, total_cycles + 1):\n",
        "        print(f\" {cycle:^{column_width}} |\", end=\"\")  # Center-align clock cycles\n",
        "    print()\n",
        "\n",
        "    for i, instr in enumerate(updated_instructions):\n",
        "        # Display the instruction name with index\n",
        "        if instr['op'] in ['LD', 'ST']:\n",
        "            instruction_name = f\"{i + 1}: {instr['op']} {instr['dest']}, [{instr['src1']}]\"\n",
        "        elif instr['op'] == 'NOP':\n",
        "            instruction_name = f\"{i + 1}: NOP\"\n",
        "        else:\n",
        "            instruction_name = f\"{i + 1}: {instr['op']} {instr['dest']}, {instr['src1']}, {instr['src2']}\"\n",
        "\n",
        "        # Print the instruction name and its stages\n",
        "        print(f\"{instruction_name: <{max_instr_length}} |\", end=\"\")\n",
        "        for cycle in range(total_cycles):\n",
        "            stage = timeline[i][cycle]\n",
        "            print(f\" {stage:^{column_width}} |\", end=\"\")  # Center-align stages\n",
        "        print()\n",
        "\n",
        "# Function to insert NOPs for structural hazards\n",
        "def insert_nops_for_structural_hazards(instructions):\n",
        "    updated_instructions = []\n",
        "    total_cycles = 0\n",
        "    prev_accum_latency = 0\n",
        "    curr_latency = 0\n",
        "\n",
        "    for i, instruction in enumerate(instructions):\n",
        "        if i > 0:\n",
        "            curr_instr = instructions[i]\n",
        "            curr_func_unit, curr_func_latency = get_functional_unit_and_latency(curr_instr['stages'])\n",
        "\n",
        "            # Iterate backward from i-1 to 0 to find the first conflicting instruction\n",
        "            conflict_found = False\n",
        "            for j in range(i - 1, -1, -1):\n",
        "                prev_instr = instructions[j]\n",
        "                prev_func_unit, prev_func_latency = get_functional_unit_and_latency(prev_instr['stages'])\n",
        "\n",
        "                # Check for structural hazard (same functional unit)\n",
        "                if prev_func_unit is not None and curr_func_unit == prev_func_unit:\n",
        "                    conflict_found = True\n",
        "                    # Update curr_latency based on the conflicting instruction's latency\n",
        "                    if prev_func_latency is not None:\n",
        "                        curr_latency = prev_func_latency - (i - j)\n",
        "                    break  # Stop after finding the first conflict\n",
        "\n",
        "            # If no conflict is found, reset curr_latency\n",
        "            if not conflict_found or curr_latency < 0:\n",
        "                curr_latency = 0\n",
        "\n",
        "            # print(\"curr_func_unit, curr_func_latency\", curr_func_unit, curr_func_latency)\n",
        "            # print(\"prev_func_unit, prev_func_latency\", prev_func_unit, prev_func_latency)\n",
        "            # print(\"curr_latency : \", curr_latency)\n",
        "            prev_accum_latency += curr_latency\n",
        "            # print(\"prev_accum_latency : \", prev_accum_latency)\n",
        "\n",
        "            # Insert NOPs for the accumulated latency\n",
        "            for _ in range(curr_latency):\n",
        "                updated_instructions.append({'op': 'NOP', 'stages': pipeline_stages['NOP']})\n",
        "\n",
        "        # Add the current instruction\n",
        "        updated_instructions.append(instruction)\n",
        "\n",
        "        # Update total_cycles\n",
        "        time = sum(instruction['stages'].values())\n",
        "        total_cycles = max(i + time + prev_accum_latency, total_cycles)\n",
        "\n",
        "    return updated_instructions, total_cycles\n",
        "\n",
        "def handle_waw_and_war(updated_instructions, total_cycles):\n",
        "    # Initialize a register counter to track availability\n",
        "    register_counter = {f'R{i}': 0 for i in range(32)}  # R0 to R31\n",
        "\n",
        "    # Function to find the next available register\n",
        "    def find_available_register():\n",
        "        for reg, counter in register_counter.items():\n",
        "            if counter == 0:\n",
        "                return reg\n",
        "        return None  # No available register (should not happen in normal cases)\n",
        "\n",
        "    # Iterate through instructions to handle WAW and WAR\n",
        "    i = 0\n",
        "    while i < len(updated_instructions):\n",
        "        curr_instr = updated_instructions[i]\n",
        "\n",
        "        # # Skip NOP instructions\n",
        "        # if curr_instr['op'] == 'NOP':\n",
        "        #     i += 1\n",
        "        #     continue\n",
        "\n",
        "        # Get the destination register of the current instruction\n",
        "        if 'dest' in curr_instr and curr_instr['op'] != 'ST':\n",
        "          dest_reg = curr_instr['dest']\n",
        "        else:\n",
        "          dest_reg = None\n",
        "\n",
        "        # Handle WAW (Write-After-Write) hazard\n",
        "        if dest_reg is not None:\n",
        "            # Check if any previous instruction reads from the destination register\n",
        "            for j in range(i - 1, -1, -1):\n",
        "                prev_instr = updated_instructions[j]\n",
        "                if ('dest' in prev_instr and prev_instr['dest'] == dest_reg and prev_instr['op'] != 'ST' and register_counter[dest_reg] != 0):\n",
        "                    # Find a new available register\n",
        "                    new_dest_reg = find_available_register()\n",
        "                    print(\"prev_instr : \", prev_instr)\n",
        "                    print(f\"{dest_reg} : {register_counter[dest_reg]}\")\n",
        "                    if new_dest_reg is None:\n",
        "                        print(\"Error: No available registers.\")\n",
        "                        return updated_instructions, total_cycles\n",
        "\n",
        "                    # Update the destination register of the current instruction\n",
        "                    print(\"curr_instr before : \", curr_instr)\n",
        "                    curr_instr['dest'] = new_dest_reg\n",
        "                    print(\"curr_instr after : \", curr_instr)\n",
        "                    print(\"new_dest_reg : \", new_dest_reg)\n",
        "\n",
        "                    # Update subsequent instructions that use the old destination register\n",
        "                    for k in range(i + 1, len(updated_instructions)):\n",
        "                        subsequent_instr = updated_instructions[k]\n",
        "                        if 'src1' in subsequent_instr and subsequent_instr['src1'] == dest_reg:\n",
        "                            subsequent_instr['src1'] = new_dest_reg\n",
        "                            print(\"subsequent_instr : \", subsequent_instr)\n",
        "                        if 'src2' in subsequent_instr and subsequent_instr['src2'] == dest_reg:\n",
        "                            subsequent_instr['src2'] = new_dest_reg\n",
        "                            print(\"subsequent_instr : \", subsequent_instr)\n",
        "                        if 'dest' in subsequent_instr and subsequent_instr['op'] == 'ST' and subsequent_instr['dest'] == dest_reg:\n",
        "                            subsequent_instr['dest'] = new_dest_reg\n",
        "                            print(\"subsequent_instr : \", subsequent_instr)\n",
        "\n",
        "                    # Update the register counter for the new destination register\n",
        "                    register_counter[new_dest_reg] = sum(curr_instr['stages'].values()) - 2  # Exclude IF and ID stages\n",
        "\n",
        "        # # Handle WAR (Write-After-Read) hazard\n",
        "        # if dest_reg is not None:\n",
        "        #     # Check if any previous instruction reads from the destination register\n",
        "        #     for j in range(i - 1, -1, -1):\n",
        "        #         prev_instr = updated_instructions[j]\n",
        "        #         if ('src1' in prev_instr and prev_instr['src1'] == dest_reg) or \\\n",
        "        #         ('src2' in prev_instr and prev_instr['src2'] == dest_reg) or \\\n",
        "        #         ('dest' in prev_instr and prev_instr['op'] == 'ST' and prev_instr['dest'] == dest_reg):\n",
        "        #             # Find a new available register\n",
        "        #             new_dest_reg = find_available_register()\n",
        "        #             if new_dest_reg is None:\n",
        "        #                 print(\"Error: No available registers.\")\n",
        "        #                 return updated_instructions, total_cycles\n",
        "\n",
        "        #             # Update the destination register of the current instruction\n",
        "        #             curr_instr['dest'] = new_dest_reg\n",
        "\n",
        "        #             # Update subsequent instructions that use the old destination register\n",
        "        #             for k in range(i + 1, len(updated_instructions)):\n",
        "        #                 subsequent_instr = updated_instructions[k]\n",
        "        #                 if 'src1' in subsequent_instr and subsequent_instr['src1'] == dest_reg:\n",
        "        #                     subsequent_instr['src1'] = new_dest_reg\n",
        "        #                 if 'src2' in subsequent_instr and subsequent_instr['src2'] == dest_reg:\n",
        "        #                     subsequent_instr['src2'] = new_dest_reg\n",
        "        #                 if 'dest' in subsequent_instr and subsequent_instr['op'] == 'ST' and subsequent_instr['dest'] == dest_reg:\n",
        "        #                     subsequent_instr['dest'] = new_dest_reg\n",
        "\n",
        "        #             # Update the register counter for the new destination register\n",
        "        #             register_counter[new_dest_reg] = sum(curr_instr['stages'].values()) - 2  # Exclude IF and ID stages\n",
        "        #             break\n",
        "\n",
        "        # # Update the register counter for the destination register\n",
        "        # if dest_reg is not None:\n",
        "        #     register_counter[dest_reg] = sum(curr_instr['stages'].values()) - 2  # Exclude IF and ID stages\n",
        "\n",
        "\n",
        "        # if 'src1' in curr_instr and curr_instr['src1'] is not None and \\\n",
        "        # curr_instr['src1'] in {'R{i}': 0 for i in range(32)} and register_counter[curr_instr['src1']] == 0:\n",
        "        #   register_counter[curr_instr['src1']] = sum(curr_instr['stages'].values()) - 2\n",
        "        # if 'src2' in curr_instr and curr_instr['src2'] is not None and register_counter[curr_instr['src2']] == 0:\n",
        "        #   register_counter[curr_instr['src2']] = sum(curr_instr['stages'].values()) - 2\n",
        "        if 'dest' in curr_instr and curr_instr['dest'] is not None and \\\n",
        "         curr_instr['op'] != 'ST' and register_counter[curr_instr['dest']] == 0:\n",
        "          register_counter[curr_instr['dest']] = sum(curr_instr['stages'].values()) - 2\n",
        "\n",
        "        # Decrement the counter for all registers at each clock cycle\n",
        "        for reg in register_counter:\n",
        "            print(f\"{reg} : {register_counter[reg]}\")\n",
        "            if register_counter[reg] > 0:\n",
        "                register_counter[reg] -= 1\n",
        "\n",
        "        i += 1\n",
        "\n",
        "    return updated_instructions, total_cycles\n",
        "\n",
        "# Function to insert NOPs for raw and waw dependencies\n",
        "# The while loop dynamically adjusts to the changing size of updated_instructions.\n",
        "# After inserting NOPs, the loop will not skip over the inserted NOPs and will continue to process all instructions (including the last one).\n",
        "def handle_raw_dependencies(updated_instructions, total_cycles):\n",
        "    i = 1  # Start from the second instruction\n",
        "    while i < len(updated_instructions):  # Use a while loop to adjust dynamically\n",
        "        curr_instr = updated_instructions[i]\n",
        "        # print(f\"{i} :  {curr_instr}\")\n",
        "\n",
        "        # print(\"len(updated_instructions) : \", len(updated_instructions))\n",
        "\n",
        "        # Collect valid source registers (src1 and src2, if they exist)\n",
        "        curr_registers = []\n",
        "        if 'src1' in curr_instr and curr_instr['src1'] is not None:\n",
        "            curr_registers.append(curr_instr['src1'])\n",
        "        if 'src2' in curr_instr and curr_instr['src2'] is not None:\n",
        "            curr_registers.append(curr_instr['src2'])\n",
        "        if 'dest' in curr_instr and curr_instr['dest'] is not None and curr_instr['op'] == 'ST':\n",
        "            curr_registers.append(curr_instr['dest'])\n",
        "\n",
        "        max_time = 0\n",
        "        max_time_index = -1\n",
        "\n",
        "        # Iterate backward from i-1 to 0\n",
        "        for j in range(i - 1, -1, -1):\n",
        "            prev_instr = updated_instructions[j]\n",
        "\n",
        "            # Check if the previous instruction has a destination register\n",
        "            if 'dest' in prev_instr and prev_instr['dest'] is not None and prev_instr['op'] != 'ST':\n",
        "                prev_dest_register = prev_instr['dest']  # Destination register of the previous instruction\n",
        "\n",
        "                # Check if any source register of the current instruction matches the destination register of the previous instruction\n",
        "                if prev_dest_register in curr_registers:\n",
        "                    # Calculate the completion time of the previous instruction\n",
        "                    prev_completion_time = j + sum(prev_instr['stages'].values())\n",
        "                    if prev_completion_time > max_time:\n",
        "                        max_time = prev_completion_time\n",
        "                        max_time_index = j\n",
        "\n",
        "        # If a dependency is found, calculate the number of NOPs needed\n",
        "        if max_time_index != -1:\n",
        "            # Calculate the number of NOPs\n",
        "            nops_needed = (max_time_index + sum(updated_instructions[max_time_index]['stages'].values())) - (i + 2)  # 2 for IF and ID\n",
        "            if nops_needed > 0:\n",
        "                # Insert NOPs\n",
        "                for _ in range(nops_needed):\n",
        "                    updated_instructions.insert(i, {'op': 'NOP', 'stages': pipeline_stages['NOP']})\n",
        "\n",
        "                # # Update total_cycles\n",
        "                # total_cycles += nops_needed\n",
        "\n",
        "                # After inserting NOPs, we do not increment i, as the newly inserted NOP will be processed next\n",
        "                i += nops_needed\n",
        "                continue  # Skip the normal increment and process the inserted NOP\n",
        "\n",
        "        total_cycles = max(i + sum(updated_instructions[i]['stages'].values()), total_cycles)\n",
        "\n",
        "        # Increment index to move to the next instruction\n",
        "        i += 1\n",
        "\n",
        "    return updated_instructions, total_cycles\n",
        "\n",
        "# Function to parse assembly code\n",
        "import re\n",
        "\n",
        "def parse_assembly(assembly):\n",
        "    instructions = []\n",
        "\n",
        "    for line in assembly:\n",
        "        line = line.strip()\n",
        "\n",
        "        # Regex for arithmetic/logic instructions (e.g., IADD R1, R2, R3)\n",
        "        match_arithmetic = re.match(r'^(IADD|ISUB|IMUL|IDIV|FADD|FSUB|FMUL|FDIV|AND|OR|XOR|NOT)\\s+(R\\d+),\\s*(R\\d+),\\s*(R\\d+)$', line)\n",
        "\n",
        "        # Regex for MOV instructions (e.g., MOV R8, R7 or MOV R8, 1000)\n",
        "        match_mov = re.match(r'^(MOV)\\s+(R\\d+),\\s*(R\\d+|\\d+)$', line)\n",
        "\n",
        "        # Regex for memory instructions with register or immediate address (e.g., LD R8, [R9] or LD R8, [1000])\n",
        "        match_memory = re.match(r'^(LD|ST)\\s+(R\\d+),\\s*\\[(R\\d+|\\d+)\\]$', line)\n",
        "\n",
        "        # Regex for NOP instruction\n",
        "        match_nop = re.match(r'^NOP$', line)\n",
        "\n",
        "        if match_arithmetic:\n",
        "            op = match_arithmetic.group(1)\n",
        "            dest = match_arithmetic.group(2)\n",
        "            src1 = match_arithmetic.group(3)\n",
        "            src2 = match_arithmetic.group(4)\n",
        "            instructions.append({'op': op, 'dest': dest, 'src1': src1, 'src2': src2, 'stages': pipeline_stages[op]})\n",
        "\n",
        "        elif match_mov:\n",
        "            op = match_mov.group(1)\n",
        "            dest = match_mov.group(2)\n",
        "            src1 = match_mov.group(3)\n",
        "            # For MOV, src2 is None\n",
        "            instructions.append({'op': op, 'dest': dest, 'src1': src1, 'src2': None, 'stages': pipeline_stages[op]})\n",
        "\n",
        "        elif match_memory:\n",
        "            op = match_memory.group(1)\n",
        "            dest = match_memory.group(2)\n",
        "            src1 = match_memory.group(3)\n",
        "            # For LD/ST, src2 is None\n",
        "            instructions.append({'op': op, 'dest': dest, 'src1': src1, 'src2': None, 'stages': pipeline_stages[op]})\n",
        "\n",
        "        elif match_nop:\n",
        "            instructions.append({'op': 'NOP', 'dest': None, 'src1': None, 'src2': None, 'stages': pipeline_stages['NOP']})\n",
        "\n",
        "    return instructions\n",
        "\n",
        "# Main function\n",
        "def main():\n",
        "    # assembly_code = [\n",
        "    #     \"IADD R1, R2, R3\",\n",
        "    #     \"IMUL R4, R5, R6\",\n",
        "    #     \"LD R7, [R8]\",\n",
        "    #     \"ST R9, [R10]\",\n",
        "    #     \"FADD R11, R12, R13\",\n",
        "    #     \"FMUL R14, R15, R16\"\n",
        "    # ]\n",
        "\n",
        "    # assembly_code = [\n",
        "    #     \"IADD R1, R2, R3\",\n",
        "    #     \"IMUL R4, R5, R6\",\n",
        "    #     \"LD R7, [R8]\",\n",
        "    #     \"ST R9, [R10]\",\n",
        "    #     \"FADD R11, R12, R13\",\n",
        "    #     \"FADD R14, R15, R16\"\n",
        "    # ]\n",
        "\n",
        "    # assembly_code = [\n",
        "    #     \"IADD R1, R2, R3\",\n",
        "    #     \"IMUL R4, R5, R6\",\n",
        "    #     \"LD R7, [R8]\",\n",
        "    #     \"ST R9, [R10]\",\n",
        "    #     \"FADD R11, R12, R13\",\n",
        "    #     \"FADD R14, R15, R16\",\n",
        "    #     \"FADD R17, R18, R19\"\n",
        "    # ]\n",
        "\n",
        "    # assembly_code = [\n",
        "    #     \"IADD R1, R2, R3\",\n",
        "    #     \"FDIV R4, R5, R6\",\n",
        "    #     \"LD R7, [R8]\",\n",
        "    #     \"ST R9, [R10]\",\n",
        "    #     \"FADD R11, R12, R13\",\n",
        "    #     \"FADD R14, R15, R16\",\n",
        "    #     \"FADD R17, R18, R19\"\n",
        "    # ]\n",
        "\n",
        "    # assembly_code = [\n",
        "    #     \"IADD R1, R2, R3\",\n",
        "    #     \"IMUL R4, R5, R6\",\n",
        "    #     \"IADD R7, R8, R9\"\n",
        "    # ]\n",
        "\n",
        "    # assembly_code = [\n",
        "    #     \"IADD R1, R2, R3\",\n",
        "    #     \"IMUL R4, R5, R6\",\n",
        "    #     \"IADD R7, R8, R9\",\n",
        "    #     \"IADD R10, R11, R12\"\n",
        "    # ]\n",
        "\n",
        "    # assembly_code = [\n",
        "    #     \"LD R7, [1000]\",\n",
        "    #     \"IADD R1, R2, R3\",\n",
        "    #     \"FMUL R4, R5, R6\",\n",
        "    #     \"IADD R7, R8, R9\",\n",
        "    #     \"IADD R10, R11, R12\"\n",
        "    # ]\n",
        "\n",
        "    # assembly_code = [\n",
        "    #     \"LD R2, [1000]\",\n",
        "    #     \"LD R3, [2000]\",\n",
        "    #     \"IADD R1, R2, R3\",\n",
        "    #     \"LD R2, [3000]\",\n",
        "    #     \"IADD R4, R1, R2\",\n",
        "    #     \"IADD R4, R4, R1\",\n",
        "    #     \"IADD R4, R5, R6\"\n",
        "    # ]\n",
        "\n",
        "    # assembly_code = [\n",
        "    #     \"IADD R1, R2, R3\",\n",
        "    #     \"ISUB R1, R1, R2\"\n",
        "    # ]\n",
        "\n",
        "    # assembly_code = [\n",
        "    #     \"IADD R1, R2, R3\",\n",
        "    #     \"ISUB R1, R4, R2\"\n",
        "    # ]\n",
        "\n",
        "    # assembly_code = [\n",
        "    #     \"IDIV R3, R1, R3\",\n",
        "    #     \"IADD R1, R2, R3\",\n",
        "    #     \"ISUB R1, R4, R3\"\n",
        "    # ]\n",
        "\n",
        "    # assembly_code = [\n",
        "    #     \"IADD R1, R2, R3\",\n",
        "    #     \"IDIV R3, R1, R3\",\n",
        "    #     \"ISUB R1, R4, R3\"\n",
        "    # ]\n",
        "\n",
        "    # assembly_code = [\n",
        "    #     \"IDIV R3, R1, R3\",\n",
        "    #     \"IMUL R1, R2, R4\",\n",
        "    #     \"ISUB R6, R4, R5\"\n",
        "    # ]\n",
        "\n",
        "    assembly_code = [\n",
        "        \"LD R2, [1000]\",\n",
        "        \"LD R3, [2000]\",\n",
        "        \"IADD R1, R2, R3\",\n",
        "        \"LD R2, [3000]\",\n",
        "        \"IADD R4, R1, R2\",\n",
        "        \"IADD R4, R4, R1\",\n",
        "        \"IADD R4, R5, R6\",\n",
        "        \"ST R4, [3000]\"\n",
        "    ]\n",
        "\n",
        "    # # calculator program\n",
        "    # assembly_code = [\n",
        "    #     \"LD R1, [1000]\",\n",
        "    #     \"LD R2, [2000]\",\n",
        "    #     \"IADD R3, R1, R2\",\n",
        "    #     \"ISUB R4, R1, R2\",\n",
        "    #     \"IMUL R5, R1, R2\",\n",
        "    #     \"IDIV R6, R1, R2\",\n",
        "    #     \"ST R3, [3000]\",\n",
        "    #     \"ST R4, [4000]\",\n",
        "    #     \"ST R5, [5000]\",\n",
        "    #     \"ST R6, [6000]\"\n",
        "    # ]\n",
        "\n",
        "    instructions = parse_assembly(assembly_code)\n",
        "    updated_instructions, total_cycles = insert_nops_for_structural_hazards(instructions)\n",
        "    updated_instructions, total_cycles = handle_raw_dependencies(updated_instructions, total_cycles)\n",
        "    updated_instructions, total_cycles = handle_waw_and_war(updated_instructions, total_cycles)\n",
        "\n",
        "    print(\"Updated Code with NOPs and Register Updates:\")\n",
        "    for instr in updated_instructions:\n",
        "        if instr['op'] == 'NOP':\n",
        "            print(\"NOP\")\n",
        "        else:\n",
        "            if instr['op'] in ['LD', 'ST']:\n",
        "                print(f\"{instr['op']} {instr['dest']}, [{instr['src1']}]\")\n",
        "            else:\n",
        "                print(f\"{instr['op']} {instr['dest']}, {instr['src1']}, {instr['src2']}\")\n",
        "\n",
        "    print(f\"\\nTotal clock cycles: {total_cycles}\")\n",
        "\n",
        "\n",
        "    # for i, instr in enumerate(updated_instructions):\n",
        "    #     if instr['op'] in ['LD', 'ST']:\n",
        "    #       print(f\"Instruction {i}: {instr['stages']} : {instr['op']} {instr['dest']}, [{instr['src1']}]\")\n",
        "    #     elif instr['op'] == 'NOP':\n",
        "    #       print(f\"Instruction {i}: {instr['stages']} : {instr['op']}\")\n",
        "    #     else:\n",
        "    #       print(f\"Instruction {i}: {instr['stages']} : {instr['op']} {instr['dest']}, {instr['src1']}, {instr['src2']}\")\n",
        "    display_clock_cycle_execution(updated_instructions, total_cycles)\n",
        "\n",
        "if __name__ == \"__main__\":\n",
        "    main()"
      ],
      "metadata": {
        "colab": {
          "base_uri": "https://localhost:8080/"
        },
        "id": "TZDIQ3xRgwhX",
        "outputId": "656d8441-16d4-4c04-8523-589f5ee758cf"
      },
      "execution_count": null,
      "outputs": [
        {
          "output_type": "stream",
          "name": "stdout",
          "text": [
            "R0 : 0\n",
            "R1 : 0\n",
            "R2 : 2\n",
            "R3 : 0\n",
            "R4 : 0\n",
            "R5 : 0\n",
            "R6 : 0\n",
            "R7 : 0\n",
            "R8 : 0\n",
            "R9 : 0\n",
            "R10 : 0\n",
            "R11 : 0\n",
            "R12 : 0\n",
            "R13 : 0\n",
            "R14 : 0\n",
            "R15 : 0\n",
            "R16 : 0\n",
            "R17 : 0\n",
            "R18 : 0\n",
            "R19 : 0\n",
            "R20 : 0\n",
            "R21 : 0\n",
            "R22 : 0\n",
            "R23 : 0\n",
            "R24 : 0\n",
            "R25 : 0\n",
            "R26 : 0\n",
            "R27 : 0\n",
            "R28 : 0\n",
            "R29 : 0\n",
            "R30 : 0\n",
            "R31 : 0\n",
            "R0 : 0\n",
            "R1 : 0\n",
            "R2 : 1\n",
            "R3 : 2\n",
            "R4 : 0\n",
            "R5 : 0\n",
            "R6 : 0\n",
            "R7 : 0\n",
            "R8 : 0\n",
            "R9 : 0\n",
            "R10 : 0\n",
            "R11 : 0\n",
            "R12 : 0\n",
            "R13 : 0\n",
            "R14 : 0\n",
            "R15 : 0\n",
            "R16 : 0\n",
            "R17 : 0\n",
            "R18 : 0\n",
            "R19 : 0\n",
            "R20 : 0\n",
            "R21 : 0\n",
            "R22 : 0\n",
            "R23 : 0\n",
            "R24 : 0\n",
            "R25 : 0\n",
            "R26 : 0\n",
            "R27 : 0\n",
            "R28 : 0\n",
            "R29 : 0\n",
            "R30 : 0\n",
            "R31 : 0\n",
            "R0 : 0\n",
            "R1 : 0\n",
            "R2 : 0\n",
            "R3 : 1\n",
            "R4 : 0\n",
            "R5 : 0\n",
            "R6 : 0\n",
            "R7 : 0\n",
            "R8 : 0\n",
            "R9 : 0\n",
            "R10 : 0\n",
            "R11 : 0\n",
            "R12 : 0\n",
            "R13 : 0\n",
            "R14 : 0\n",
            "R15 : 0\n",
            "R16 : 0\n",
            "R17 : 0\n",
            "R18 : 0\n",
            "R19 : 0\n",
            "R20 : 0\n",
            "R21 : 0\n",
            "R22 : 0\n",
            "R23 : 0\n",
            "R24 : 0\n",
            "R25 : 0\n",
            "R26 : 0\n",
            "R27 : 0\n",
            "R28 : 0\n",
            "R29 : 0\n",
            "R30 : 0\n",
            "R31 : 0\n",
            "R0 : 0\n",
            "R1 : 7\n",
            "R2 : 0\n",
            "R3 : 0\n",
            "R4 : 0\n",
            "R5 : 0\n",
            "R6 : 0\n",
            "R7 : 0\n",
            "R8 : 0\n",
            "R9 : 0\n",
            "R10 : 0\n",
            "R11 : 0\n",
            "R12 : 0\n",
            "R13 : 0\n",
            "R14 : 0\n",
            "R15 : 0\n",
            "R16 : 0\n",
            "R17 : 0\n",
            "R18 : 0\n",
            "R19 : 0\n",
            "R20 : 0\n",
            "R21 : 0\n",
            "R22 : 0\n",
            "R23 : 0\n",
            "R24 : 0\n",
            "R25 : 0\n",
            "R26 : 0\n",
            "R27 : 0\n",
            "R28 : 0\n",
            "R29 : 0\n",
            "R30 : 0\n",
            "R31 : 0\n",
            "R0 : 0\n",
            "R1 : 6\n",
            "R2 : 2\n",
            "R3 : 0\n",
            "R4 : 0\n",
            "R5 : 0\n",
            "R6 : 0\n",
            "R7 : 0\n",
            "R8 : 0\n",
            "R9 : 0\n",
            "R10 : 0\n",
            "R11 : 0\n",
            "R12 : 0\n",
            "R13 : 0\n",
            "R14 : 0\n",
            "R15 : 0\n",
            "R16 : 0\n",
            "R17 : 0\n",
            "R18 : 0\n",
            "R19 : 0\n",
            "R20 : 0\n",
            "R21 : 0\n",
            "R22 : 0\n",
            "R23 : 0\n",
            "R24 : 0\n",
            "R25 : 0\n",
            "R26 : 0\n",
            "R27 : 0\n",
            "R28 : 0\n",
            "R29 : 0\n",
            "R30 : 0\n",
            "R31 : 0\n",
            "R0 : 0\n",
            "R1 : 5\n",
            "R2 : 1\n",
            "R3 : 0\n",
            "R4 : 0\n",
            "R5 : 0\n",
            "R6 : 0\n",
            "R7 : 0\n",
            "R8 : 0\n",
            "R9 : 0\n",
            "R10 : 0\n",
            "R11 : 0\n",
            "R12 : 0\n",
            "R13 : 0\n",
            "R14 : 0\n",
            "R15 : 0\n",
            "R16 : 0\n",
            "R17 : 0\n",
            "R18 : 0\n",
            "R19 : 0\n",
            "R20 : 0\n",
            "R21 : 0\n",
            "R22 : 0\n",
            "R23 : 0\n",
            "R24 : 0\n",
            "R25 : 0\n",
            "R26 : 0\n",
            "R27 : 0\n",
            "R28 : 0\n",
            "R29 : 0\n",
            "R30 : 0\n",
            "R31 : 0\n",
            "R0 : 0\n",
            "R1 : 4\n",
            "R2 : 0\n",
            "R3 : 0\n",
            "R4 : 0\n",
            "R5 : 0\n",
            "R6 : 0\n",
            "R7 : 0\n",
            "R8 : 0\n",
            "R9 : 0\n",
            "R10 : 0\n",
            "R11 : 0\n",
            "R12 : 0\n",
            "R13 : 0\n",
            "R14 : 0\n",
            "R15 : 0\n",
            "R16 : 0\n",
            "R17 : 0\n",
            "R18 : 0\n",
            "R19 : 0\n",
            "R20 : 0\n",
            "R21 : 0\n",
            "R22 : 0\n",
            "R23 : 0\n",
            "R24 : 0\n",
            "R25 : 0\n",
            "R26 : 0\n",
            "R27 : 0\n",
            "R28 : 0\n",
            "R29 : 0\n",
            "R30 : 0\n",
            "R31 : 0\n",
            "R0 : 0\n",
            "R1 : 3\n",
            "R2 : 0\n",
            "R3 : 0\n",
            "R4 : 0\n",
            "R5 : 0\n",
            "R6 : 0\n",
            "R7 : 0\n",
            "R8 : 0\n",
            "R9 : 0\n",
            "R10 : 0\n",
            "R11 : 0\n",
            "R12 : 0\n",
            "R13 : 0\n",
            "R14 : 0\n",
            "R15 : 0\n",
            "R16 : 0\n",
            "R17 : 0\n",
            "R18 : 0\n",
            "R19 : 0\n",
            "R20 : 0\n",
            "R21 : 0\n",
            "R22 : 0\n",
            "R23 : 0\n",
            "R24 : 0\n",
            "R25 : 0\n",
            "R26 : 0\n",
            "R27 : 0\n",
            "R28 : 0\n",
            "R29 : 0\n",
            "R30 : 0\n",
            "R31 : 0\n",
            "R0 : 0\n",
            "R1 : 2\n",
            "R2 : 0\n",
            "R3 : 0\n",
            "R4 : 0\n",
            "R5 : 0\n",
            "R6 : 0\n",
            "R7 : 0\n",
            "R8 : 0\n",
            "R9 : 0\n",
            "R10 : 0\n",
            "R11 : 0\n",
            "R12 : 0\n",
            "R13 : 0\n",
            "R14 : 0\n",
            "R15 : 0\n",
            "R16 : 0\n",
            "R17 : 0\n",
            "R18 : 0\n",
            "R19 : 0\n",
            "R20 : 0\n",
            "R21 : 0\n",
            "R22 : 0\n",
            "R23 : 0\n",
            "R24 : 0\n",
            "R25 : 0\n",
            "R26 : 0\n",
            "R27 : 0\n",
            "R28 : 0\n",
            "R29 : 0\n",
            "R30 : 0\n",
            "R31 : 0\n",
            "R0 : 0\n",
            "R1 : 1\n",
            "R2 : 0\n",
            "R3 : 0\n",
            "R4 : 0\n",
            "R5 : 0\n",
            "R6 : 0\n",
            "R7 : 0\n",
            "R8 : 0\n",
            "R9 : 0\n",
            "R10 : 0\n",
            "R11 : 0\n",
            "R12 : 0\n",
            "R13 : 0\n",
            "R14 : 0\n",
            "R15 : 0\n",
            "R16 : 0\n",
            "R17 : 0\n",
            "R18 : 0\n",
            "R19 : 0\n",
            "R20 : 0\n",
            "R21 : 0\n",
            "R22 : 0\n",
            "R23 : 0\n",
            "R24 : 0\n",
            "R25 : 0\n",
            "R26 : 0\n",
            "R27 : 0\n",
            "R28 : 0\n",
            "R29 : 0\n",
            "R30 : 0\n",
            "R31 : 0\n",
            "R0 : 0\n",
            "R1 : 0\n",
            "R2 : 0\n",
            "R3 : 0\n",
            "R4 : 7\n",
            "R5 : 0\n",
            "R6 : 0\n",
            "R7 : 0\n",
            "R8 : 0\n",
            "R9 : 0\n",
            "R10 : 0\n",
            "R11 : 0\n",
            "R12 : 0\n",
            "R13 : 0\n",
            "R14 : 0\n",
            "R15 : 0\n",
            "R16 : 0\n",
            "R17 : 0\n",
            "R18 : 0\n",
            "R19 : 0\n",
            "R20 : 0\n",
            "R21 : 0\n",
            "R22 : 0\n",
            "R23 : 0\n",
            "R24 : 0\n",
            "R25 : 0\n",
            "R26 : 0\n",
            "R27 : 0\n",
            "R28 : 0\n",
            "R29 : 0\n",
            "R30 : 0\n",
            "R31 : 0\n",
            "R0 : 0\n",
            "R1 : 0\n",
            "R2 : 0\n",
            "R3 : 0\n",
            "R4 : 6\n",
            "R5 : 0\n",
            "R6 : 0\n",
            "R7 : 0\n",
            "R8 : 0\n",
            "R9 : 0\n",
            "R10 : 0\n",
            "R11 : 0\n",
            "R12 : 0\n",
            "R13 : 0\n",
            "R14 : 0\n",
            "R15 : 0\n",
            "R16 : 0\n",
            "R17 : 0\n",
            "R18 : 0\n",
            "R19 : 0\n",
            "R20 : 0\n",
            "R21 : 0\n",
            "R22 : 0\n",
            "R23 : 0\n",
            "R24 : 0\n",
            "R25 : 0\n",
            "R26 : 0\n",
            "R27 : 0\n",
            "R28 : 0\n",
            "R29 : 0\n",
            "R30 : 0\n",
            "R31 : 0\n",
            "R0 : 0\n",
            "R1 : 0\n",
            "R2 : 0\n",
            "R3 : 0\n",
            "R4 : 5\n",
            "R5 : 0\n",
            "R6 : 0\n",
            "R7 : 0\n",
            "R8 : 0\n",
            "R9 : 0\n",
            "R10 : 0\n",
            "R11 : 0\n",
            "R12 : 0\n",
            "R13 : 0\n",
            "R14 : 0\n",
            "R15 : 0\n",
            "R16 : 0\n",
            "R17 : 0\n",
            "R18 : 0\n",
            "R19 : 0\n",
            "R20 : 0\n",
            "R21 : 0\n",
            "R22 : 0\n",
            "R23 : 0\n",
            "R24 : 0\n",
            "R25 : 0\n",
            "R26 : 0\n",
            "R27 : 0\n",
            "R28 : 0\n",
            "R29 : 0\n",
            "R30 : 0\n",
            "R31 : 0\n",
            "R0 : 0\n",
            "R1 : 0\n",
            "R2 : 0\n",
            "R3 : 0\n",
            "R4 : 4\n",
            "R5 : 0\n",
            "R6 : 0\n",
            "R7 : 0\n",
            "R8 : 0\n",
            "R9 : 0\n",
            "R10 : 0\n",
            "R11 : 0\n",
            "R12 : 0\n",
            "R13 : 0\n",
            "R14 : 0\n",
            "R15 : 0\n",
            "R16 : 0\n",
            "R17 : 0\n",
            "R18 : 0\n",
            "R19 : 0\n",
            "R20 : 0\n",
            "R21 : 0\n",
            "R22 : 0\n",
            "R23 : 0\n",
            "R24 : 0\n",
            "R25 : 0\n",
            "R26 : 0\n",
            "R27 : 0\n",
            "R28 : 0\n",
            "R29 : 0\n",
            "R30 : 0\n",
            "R31 : 0\n",
            "R0 : 0\n",
            "R1 : 0\n",
            "R2 : 0\n",
            "R3 : 0\n",
            "R4 : 3\n",
            "R5 : 0\n",
            "R6 : 0\n",
            "R7 : 0\n",
            "R8 : 0\n",
            "R9 : 0\n",
            "R10 : 0\n",
            "R11 : 0\n",
            "R12 : 0\n",
            "R13 : 0\n",
            "R14 : 0\n",
            "R15 : 0\n",
            "R16 : 0\n",
            "R17 : 0\n",
            "R18 : 0\n",
            "R19 : 0\n",
            "R20 : 0\n",
            "R21 : 0\n",
            "R22 : 0\n",
            "R23 : 0\n",
            "R24 : 0\n",
            "R25 : 0\n",
            "R26 : 0\n",
            "R27 : 0\n",
            "R28 : 0\n",
            "R29 : 0\n",
            "R30 : 0\n",
            "R31 : 0\n",
            "R0 : 0\n",
            "R1 : 0\n",
            "R2 : 0\n",
            "R3 : 0\n",
            "R4 : 2\n",
            "R5 : 0\n",
            "R6 : 0\n",
            "R7 : 0\n",
            "R8 : 0\n",
            "R9 : 0\n",
            "R10 : 0\n",
            "R11 : 0\n",
            "R12 : 0\n",
            "R13 : 0\n",
            "R14 : 0\n",
            "R15 : 0\n",
            "R16 : 0\n",
            "R17 : 0\n",
            "R18 : 0\n",
            "R19 : 0\n",
            "R20 : 0\n",
            "R21 : 0\n",
            "R22 : 0\n",
            "R23 : 0\n",
            "R24 : 0\n",
            "R25 : 0\n",
            "R26 : 0\n",
            "R27 : 0\n",
            "R28 : 0\n",
            "R29 : 0\n",
            "R30 : 0\n",
            "R31 : 0\n",
            "R0 : 0\n",
            "R1 : 0\n",
            "R2 : 0\n",
            "R3 : 0\n",
            "R4 : 1\n",
            "R5 : 0\n",
            "R6 : 0\n",
            "R7 : 0\n",
            "R8 : 0\n",
            "R9 : 0\n",
            "R10 : 0\n",
            "R11 : 0\n",
            "R12 : 0\n",
            "R13 : 0\n",
            "R14 : 0\n",
            "R15 : 0\n",
            "R16 : 0\n",
            "R17 : 0\n",
            "R18 : 0\n",
            "R19 : 0\n",
            "R20 : 0\n",
            "R21 : 0\n",
            "R22 : 0\n",
            "R23 : 0\n",
            "R24 : 0\n",
            "R25 : 0\n",
            "R26 : 0\n",
            "R27 : 0\n",
            "R28 : 0\n",
            "R29 : 0\n",
            "R30 : 0\n",
            "R31 : 0\n",
            "R0 : 0\n",
            "R1 : 0\n",
            "R2 : 0\n",
            "R3 : 0\n",
            "R4 : 7\n",
            "R5 : 0\n",
            "R6 : 0\n",
            "R7 : 0\n",
            "R8 : 0\n",
            "R9 : 0\n",
            "R10 : 0\n",
            "R11 : 0\n",
            "R12 : 0\n",
            "R13 : 0\n",
            "R14 : 0\n",
            "R15 : 0\n",
            "R16 : 0\n",
            "R17 : 0\n",
            "R18 : 0\n",
            "R19 : 0\n",
            "R20 : 0\n",
            "R21 : 0\n",
            "R22 : 0\n",
            "R23 : 0\n",
            "R24 : 0\n",
            "R25 : 0\n",
            "R26 : 0\n",
            "R27 : 0\n",
            "R28 : 0\n",
            "R29 : 0\n",
            "R30 : 0\n",
            "R31 : 0\n",
            "R0 : 0\n",
            "R1 : 0\n",
            "R2 : 0\n",
            "R3 : 0\n",
            "R4 : 6\n",
            "R5 : 0\n",
            "R6 : 0\n",
            "R7 : 0\n",
            "R8 : 0\n",
            "R9 : 0\n",
            "R10 : 0\n",
            "R11 : 0\n",
            "R12 : 0\n",
            "R13 : 0\n",
            "R14 : 0\n",
            "R15 : 0\n",
            "R16 : 0\n",
            "R17 : 0\n",
            "R18 : 0\n",
            "R19 : 0\n",
            "R20 : 0\n",
            "R21 : 0\n",
            "R22 : 0\n",
            "R23 : 0\n",
            "R24 : 0\n",
            "R25 : 0\n",
            "R26 : 0\n",
            "R27 : 0\n",
            "R28 : 0\n",
            "R29 : 0\n",
            "R30 : 0\n",
            "R31 : 0\n",
            "R0 : 0\n",
            "R1 : 0\n",
            "R2 : 0\n",
            "R3 : 0\n",
            "R4 : 5\n",
            "R5 : 0\n",
            "R6 : 0\n",
            "R7 : 0\n",
            "R8 : 0\n",
            "R9 : 0\n",
            "R10 : 0\n",
            "R11 : 0\n",
            "R12 : 0\n",
            "R13 : 0\n",
            "R14 : 0\n",
            "R15 : 0\n",
            "R16 : 0\n",
            "R17 : 0\n",
            "R18 : 0\n",
            "R19 : 0\n",
            "R20 : 0\n",
            "R21 : 0\n",
            "R22 : 0\n",
            "R23 : 0\n",
            "R24 : 0\n",
            "R25 : 0\n",
            "R26 : 0\n",
            "R27 : 0\n",
            "R28 : 0\n",
            "R29 : 0\n",
            "R30 : 0\n",
            "R31 : 0\n",
            "R0 : 0\n",
            "R1 : 0\n",
            "R2 : 0\n",
            "R3 : 0\n",
            "R4 : 4\n",
            "R5 : 0\n",
            "R6 : 0\n",
            "R7 : 0\n",
            "R8 : 0\n",
            "R9 : 0\n",
            "R10 : 0\n",
            "R11 : 0\n",
            "R12 : 0\n",
            "R13 : 0\n",
            "R14 : 0\n",
            "R15 : 0\n",
            "R16 : 0\n",
            "R17 : 0\n",
            "R18 : 0\n",
            "R19 : 0\n",
            "R20 : 0\n",
            "R21 : 0\n",
            "R22 : 0\n",
            "R23 : 0\n",
            "R24 : 0\n",
            "R25 : 0\n",
            "R26 : 0\n",
            "R27 : 0\n",
            "R28 : 0\n",
            "R29 : 0\n",
            "R30 : 0\n",
            "R31 : 0\n",
            "R0 : 0\n",
            "R1 : 0\n",
            "R2 : 0\n",
            "R3 : 0\n",
            "R4 : 3\n",
            "R5 : 0\n",
            "R6 : 0\n",
            "R7 : 0\n",
            "R8 : 0\n",
            "R9 : 0\n",
            "R10 : 0\n",
            "R11 : 0\n",
            "R12 : 0\n",
            "R13 : 0\n",
            "R14 : 0\n",
            "R15 : 0\n",
            "R16 : 0\n",
            "R17 : 0\n",
            "R18 : 0\n",
            "R19 : 0\n",
            "R20 : 0\n",
            "R21 : 0\n",
            "R22 : 0\n",
            "R23 : 0\n",
            "R24 : 0\n",
            "R25 : 0\n",
            "R26 : 0\n",
            "R27 : 0\n",
            "R28 : 0\n",
            "R29 : 0\n",
            "R30 : 0\n",
            "R31 : 0\n",
            "R0 : 0\n",
            "R1 : 0\n",
            "R2 : 0\n",
            "R3 : 0\n",
            "R4 : 2\n",
            "R5 : 0\n",
            "R6 : 0\n",
            "R7 : 0\n",
            "R8 : 0\n",
            "R9 : 0\n",
            "R10 : 0\n",
            "R11 : 0\n",
            "R12 : 0\n",
            "R13 : 0\n",
            "R14 : 0\n",
            "R15 : 0\n",
            "R16 : 0\n",
            "R17 : 0\n",
            "R18 : 0\n",
            "R19 : 0\n",
            "R20 : 0\n",
            "R21 : 0\n",
            "R22 : 0\n",
            "R23 : 0\n",
            "R24 : 0\n",
            "R25 : 0\n",
            "R26 : 0\n",
            "R27 : 0\n",
            "R28 : 0\n",
            "R29 : 0\n",
            "R30 : 0\n",
            "R31 : 0\n",
            "prev_instr :  {'op': 'IADD', 'dest': 'R4', 'src1': 'R4', 'src2': 'R1', 'stages': {'IF': 1, 'ID': 1, 'ADD': 6, 'WB': 1}}\n",
            "R4 : 1\n",
            "curr_instr before :  {'op': 'IADD', 'dest': 'R4', 'src1': 'R5', 'src2': 'R6', 'stages': {'IF': 1, 'ID': 1, 'ADD': 6, 'WB': 1}}\n",
            "curr_instr after :  {'op': 'IADD', 'dest': 'R0', 'src1': 'R5', 'src2': 'R6', 'stages': {'IF': 1, 'ID': 1, 'ADD': 6, 'WB': 1}}\n",
            "new_dest_reg :  R0\n",
            "subsequent_instr :  {'op': 'ST', 'dest': 'R0', 'src1': '3000', 'src2': None, 'stages': {'IF': 1, 'ID': 1, 'MEM': 1, 'WB': 1}}\n",
            "prev_instr :  {'op': 'IADD', 'dest': 'R4', 'src1': 'R1', 'src2': 'R2', 'stages': {'IF': 1, 'ID': 1, 'ADD': 6, 'WB': 1}}\n",
            "R4 : 1\n",
            "curr_instr before :  {'op': 'IADD', 'dest': 'R0', 'src1': 'R5', 'src2': 'R6', 'stages': {'IF': 1, 'ID': 1, 'ADD': 6, 'WB': 1}}\n",
            "curr_instr after :  {'op': 'IADD', 'dest': 'R1', 'src1': 'R5', 'src2': 'R6', 'stages': {'IF': 1, 'ID': 1, 'ADD': 6, 'WB': 1}}\n",
            "new_dest_reg :  R1\n",
            "R0 : 7\n",
            "R1 : 7\n",
            "R2 : 0\n",
            "R3 : 0\n",
            "R4 : 1\n",
            "R5 : 0\n",
            "R6 : 0\n",
            "R7 : 0\n",
            "R8 : 0\n",
            "R9 : 0\n",
            "R10 : 0\n",
            "R11 : 0\n",
            "R12 : 0\n",
            "R13 : 0\n",
            "R14 : 0\n",
            "R15 : 0\n",
            "R16 : 0\n",
            "R17 : 0\n",
            "R18 : 0\n",
            "R19 : 0\n",
            "R20 : 0\n",
            "R21 : 0\n",
            "R22 : 0\n",
            "R23 : 0\n",
            "R24 : 0\n",
            "R25 : 0\n",
            "R26 : 0\n",
            "R27 : 0\n",
            "R28 : 0\n",
            "R29 : 0\n",
            "R30 : 0\n",
            "R31 : 0\n",
            "R0 : 6\n",
            "R1 : 6\n",
            "R2 : 0\n",
            "R3 : 0\n",
            "R4 : 0\n",
            "R5 : 0\n",
            "R6 : 0\n",
            "R7 : 0\n",
            "R8 : 0\n",
            "R9 : 0\n",
            "R10 : 0\n",
            "R11 : 0\n",
            "R12 : 0\n",
            "R13 : 0\n",
            "R14 : 0\n",
            "R15 : 0\n",
            "R16 : 0\n",
            "R17 : 0\n",
            "R18 : 0\n",
            "R19 : 0\n",
            "R20 : 0\n",
            "R21 : 0\n",
            "R22 : 0\n",
            "R23 : 0\n",
            "R24 : 0\n",
            "R25 : 0\n",
            "R26 : 0\n",
            "R27 : 0\n",
            "R28 : 0\n",
            "R29 : 0\n",
            "R30 : 0\n",
            "R31 : 0\n",
            "R0 : 5\n",
            "R1 : 5\n",
            "R2 : 0\n",
            "R3 : 0\n",
            "R4 : 0\n",
            "R5 : 0\n",
            "R6 : 0\n",
            "R7 : 0\n",
            "R8 : 0\n",
            "R9 : 0\n",
            "R10 : 0\n",
            "R11 : 0\n",
            "R12 : 0\n",
            "R13 : 0\n",
            "R14 : 0\n",
            "R15 : 0\n",
            "R16 : 0\n",
            "R17 : 0\n",
            "R18 : 0\n",
            "R19 : 0\n",
            "R20 : 0\n",
            "R21 : 0\n",
            "R22 : 0\n",
            "R23 : 0\n",
            "R24 : 0\n",
            "R25 : 0\n",
            "R26 : 0\n",
            "R27 : 0\n",
            "R28 : 0\n",
            "R29 : 0\n",
            "R30 : 0\n",
            "R31 : 0\n",
            "R0 : 4\n",
            "R1 : 4\n",
            "R2 : 0\n",
            "R3 : 0\n",
            "R4 : 0\n",
            "R5 : 0\n",
            "R6 : 0\n",
            "R7 : 0\n",
            "R8 : 0\n",
            "R9 : 0\n",
            "R10 : 0\n",
            "R11 : 0\n",
            "R12 : 0\n",
            "R13 : 0\n",
            "R14 : 0\n",
            "R15 : 0\n",
            "R16 : 0\n",
            "R17 : 0\n",
            "R18 : 0\n",
            "R19 : 0\n",
            "R20 : 0\n",
            "R21 : 0\n",
            "R22 : 0\n",
            "R23 : 0\n",
            "R24 : 0\n",
            "R25 : 0\n",
            "R26 : 0\n",
            "R27 : 0\n",
            "R28 : 0\n",
            "R29 : 0\n",
            "R30 : 0\n",
            "R31 : 0\n",
            "R0 : 3\n",
            "R1 : 3\n",
            "R2 : 0\n",
            "R3 : 0\n",
            "R4 : 0\n",
            "R5 : 0\n",
            "R6 : 0\n",
            "R7 : 0\n",
            "R8 : 0\n",
            "R9 : 0\n",
            "R10 : 0\n",
            "R11 : 0\n",
            "R12 : 0\n",
            "R13 : 0\n",
            "R14 : 0\n",
            "R15 : 0\n",
            "R16 : 0\n",
            "R17 : 0\n",
            "R18 : 0\n",
            "R19 : 0\n",
            "R20 : 0\n",
            "R21 : 0\n",
            "R22 : 0\n",
            "R23 : 0\n",
            "R24 : 0\n",
            "R25 : 0\n",
            "R26 : 0\n",
            "R27 : 0\n",
            "R28 : 0\n",
            "R29 : 0\n",
            "R30 : 0\n",
            "R31 : 0\n",
            "R0 : 2\n",
            "R1 : 2\n",
            "R2 : 0\n",
            "R3 : 0\n",
            "R4 : 0\n",
            "R5 : 0\n",
            "R6 : 0\n",
            "R7 : 0\n",
            "R8 : 0\n",
            "R9 : 0\n",
            "R10 : 0\n",
            "R11 : 0\n",
            "R12 : 0\n",
            "R13 : 0\n",
            "R14 : 0\n",
            "R15 : 0\n",
            "R16 : 0\n",
            "R17 : 0\n",
            "R18 : 0\n",
            "R19 : 0\n",
            "R20 : 0\n",
            "R21 : 0\n",
            "R22 : 0\n",
            "R23 : 0\n",
            "R24 : 0\n",
            "R25 : 0\n",
            "R26 : 0\n",
            "R27 : 0\n",
            "R28 : 0\n",
            "R29 : 0\n",
            "R30 : 0\n",
            "R31 : 0\n",
            "R0 : 1\n",
            "R1 : 1\n",
            "R2 : 0\n",
            "R3 : 0\n",
            "R4 : 0\n",
            "R5 : 0\n",
            "R6 : 0\n",
            "R7 : 0\n",
            "R8 : 0\n",
            "R9 : 0\n",
            "R10 : 0\n",
            "R11 : 0\n",
            "R12 : 0\n",
            "R13 : 0\n",
            "R14 : 0\n",
            "R15 : 0\n",
            "R16 : 0\n",
            "R17 : 0\n",
            "R18 : 0\n",
            "R19 : 0\n",
            "R20 : 0\n",
            "R21 : 0\n",
            "R22 : 0\n",
            "R23 : 0\n",
            "R24 : 0\n",
            "R25 : 0\n",
            "R26 : 0\n",
            "R27 : 0\n",
            "R28 : 0\n",
            "R29 : 0\n",
            "R30 : 0\n",
            "R31 : 0\n",
            "R0 : 0\n",
            "R1 : 0\n",
            "R2 : 0\n",
            "R3 : 0\n",
            "R4 : 0\n",
            "R5 : 0\n",
            "R6 : 0\n",
            "R7 : 0\n",
            "R8 : 0\n",
            "R9 : 0\n",
            "R10 : 0\n",
            "R11 : 0\n",
            "R12 : 0\n",
            "R13 : 0\n",
            "R14 : 0\n",
            "R15 : 0\n",
            "R16 : 0\n",
            "R17 : 0\n",
            "R18 : 0\n",
            "R19 : 0\n",
            "R20 : 0\n",
            "R21 : 0\n",
            "R22 : 0\n",
            "R23 : 0\n",
            "R24 : 0\n",
            "R25 : 0\n",
            "R26 : 0\n",
            "R27 : 0\n",
            "R28 : 0\n",
            "R29 : 0\n",
            "R30 : 0\n",
            "R31 : 0\n",
            "Updated Code with NOPs and Register Updates:\n",
            "LD R2, [1000]\n",
            "LD R3, [2000]\n",
            "NOP\n",
            "IADD R1, R2, R3\n",
            "LD R2, [3000]\n",
            "NOP\n",
            "NOP\n",
            "NOP\n",
            "NOP\n",
            "NOP\n",
            "IADD R4, R1, R2\n",
            "NOP\n",
            "NOP\n",
            "NOP\n",
            "NOP\n",
            "NOP\n",
            "NOP\n",
            "IADD R4, R4, R1\n",
            "NOP\n",
            "NOP\n",
            "NOP\n",
            "NOP\n",
            "NOP\n",
            "IADD R1, R5, R6\n",
            "NOP\n",
            "NOP\n",
            "NOP\n",
            "NOP\n",
            "NOP\n",
            "NOP\n",
            "ST R0, [3000]\n",
            "\n",
            "Total clock cycles: 34\n",
            "Clock Cycle Execution:\n",
            "                     |   1   |   2   |   3   |   4   |   5   |   6   |   7   |   8   |   9   |  10   |  11   |  12   |  13   |  14   |  15   |  16   |  17   |  18   |  19   |  20   |  21   |  22   |  23   |  24   |  25   |  26   |  27   |  28   |  29   |  30   |  31   |  32   |  33   |  34   |\n",
            "1: LD R2, [1000]    |  IF   |  ID   |  MEM  |  WB   |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |\n",
            "2: LD R3, [2000]    |       |  IF   |  ID   |  MEM  |  WB   |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |\n",
            "3: NOP              |       |       |  IF   |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |\n",
            "4: IADD R1, R2, R3  |       |       |       |  IF   |  ID   |  ADD  |  ADD  |  ADD  |  ADD  |  ADD  |  ADD  |  WB   |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |\n",
            "5: LD R2, [3000]    |       |       |       |       |  IF   |  ID   |  MEM  |  WB   |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |\n",
            "6: NOP              |       |       |       |       |       |  IF   |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |\n",
            "7: NOP              |       |       |       |       |       |       |  IF   |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |\n",
            "8: NOP              |       |       |       |       |       |       |       |  IF   |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |\n",
            "9: NOP              |       |       |       |       |       |       |       |       |  IF   |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |\n",
            "10: NOP             |       |       |       |       |       |       |       |       |       |  IF   |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |\n",
            "11: IADD R4, R1, R2 |       |       |       |       |       |       |       |       |       |       |  IF   |  ID   |  ADD  |  ADD  |  ADD  |  ADD  |  ADD  |  ADD  |  WB   |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |\n",
            "12: NOP             |       |       |       |       |       |       |       |       |       |       |       |  IF   |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |\n",
            "13: NOP             |       |       |       |       |       |       |       |       |       |       |       |       |  IF   |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |\n",
            "14: NOP             |       |       |       |       |       |       |       |       |       |       |       |       |       |  IF   |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |\n",
            "15: NOP             |       |       |       |       |       |       |       |       |       |       |       |       |       |       |  IF   |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |\n",
            "16: NOP             |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |  IF   |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |\n",
            "17: NOP             |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |  IF   |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |\n",
            "18: IADD R4, R4, R1 |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |  IF   |  ID   |  ADD  |  ADD  |  ADD  |  ADD  |  ADD  |  ADD  |  WB   |       |       |       |       |       |       |       |       |\n",
            "19: NOP             |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |  IF   |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |\n",
            "20: NOP             |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |  IF   |       |       |       |       |       |       |       |       |       |       |       |       |       |       |\n",
            "21: NOP             |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |  IF   |       |       |       |       |       |       |       |       |       |       |       |       |       |\n",
            "22: NOP             |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |  IF   |       |       |       |       |       |       |       |       |       |       |       |       |\n",
            "23: NOP             |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |  IF   |       |       |       |       |       |       |       |       |       |       |       |\n",
            "24: IADD R1, R5, R6 |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |  IF   |  ID   |  ADD  |  ADD  |  ADD  |  ADD  |  ADD  |  ADD  |  WB   |       |       |\n",
            "25: NOP             |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |  IF   |       |       |       |       |       |       |       |       |       |\n",
            "26: NOP             |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |  IF   |       |       |       |       |       |       |       |       |\n",
            "27: NOP             |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |  IF   |       |       |       |       |       |       |       |\n",
            "28: NOP             |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |  IF   |       |       |       |       |       |       |\n",
            "29: NOP             |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |  IF   |       |       |       |       |       |\n",
            "30: NOP             |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |  IF   |       |       |       |       |\n",
            "31: ST R0, [3000]   |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |  IF   |  ID   |  MEM  |  WB   |\n"
          ]
        }
      ]
    },
    {
      "cell_type": "code",
      "source": [
        "import re\n",
        "\n",
        "# Define pipeline stages and latencies\n",
        "pipeline_stages = {\n",
        "    # integer\n",
        "    'IADD': {'IF': 1, 'ID': 1, 'ADD': 6, 'WB': 1},\n",
        "    'ISUB': {'IF': 1, 'ID': 1, 'ADD': 6, 'WB': 1},\n",
        "    'IMUL': {'IF': 1, 'ID': 1, 'MUL': 12, 'WB': 1},\n",
        "    'IDIV': {'IF': 1, 'ID': 1, 'DIV': 24, 'WB': 1},\n",
        "\n",
        "    # floating\n",
        "    'FADD': {'IF': 1, 'ID': 1, 'FADD': 18, 'WB': 1},\n",
        "    'FSUB': {'IF': 1, 'ID': 1, 'FADD': 18, 'WB': 1},\n",
        "    'FMUL': {'IF': 1, 'ID': 1, 'FMUL': 30, 'WB': 1},\n",
        "    'FDIV': {'IF': 1, 'ID': 1, 'FDIV': 60, 'WB': 1},\n",
        "\n",
        "    # logical operations\n",
        "    'AND': {'IF': 1, 'ID': 1, 'AND': 1, 'WB': 1},\n",
        "    'OR': {'IF': 1, 'ID': 1, 'OR': 1, 'WB': 1},\n",
        "    'XOR': {'IF': 1, 'ID': 1, 'XOR': 1, 'WB': 1},\n",
        "    'NOT': {'IF': 1, 'ID': 1, 'NOT': 1, 'WB': 1},\n",
        "\n",
        "    # load and store\n",
        "    'LD': {'IF': 1, 'ID': 1, 'MEM': 1, 'WB': 1},\n",
        "    'ST': {'IF': 1, 'ID': 1, 'MEM': 1, 'WB': 1},\n",
        "\n",
        "    # NOP\n",
        "    'NOP': {'IF': 1},\n",
        "\n",
        "    # move\n",
        "    'MOV': {'IF': 1, 'ID': 1, 'MOV': 1, 'WB': 1}\n",
        "}\n",
        "\n",
        "def get_functional_unit_and_latency(stages):\n",
        "    functional_units = ['ADD', 'MUL', 'DIV', 'FADD', 'FMUL', 'FDIV', 'MEM']\n",
        "    for stage, latency in stages.items():\n",
        "        if stage in functional_units:\n",
        "            return stage, latency\n",
        "    return None, None  # No functional unit found\n",
        "\n",
        "def display_clock_cycle_execution(updated_instructions, total_cycles):\n",
        "    # Initialize a timeline for each instruction\n",
        "    timeline = {}\n",
        "    for i, instr in enumerate(updated_instructions):\n",
        "        timeline[i] = [' '] * total_cycles  # Initialize with empty spaces for all clock cycles\n",
        "\n",
        "    # Track the start cycle for each instruction\n",
        "    for i, instr in enumerate(updated_instructions):\n",
        "        stages = instr['stages']\n",
        "        current_cycle = i  # Start at cycle i (0-based index)\n",
        "        for stage, latency in stages.items():\n",
        "            # Fill the timeline for the current stage\n",
        "            for cycle in range(current_cycle, current_cycle + latency):\n",
        "                if cycle < total_cycles:  # Ensure we don't exceed the total_cycles limit\n",
        "                    timeline[i][cycle] = stage\n",
        "            current_cycle += latency\n",
        "\n",
        "    # Determine maximum stage name length for uniform spacing\n",
        "    max_stage_length = max(len(stage) for instr in updated_instructions for stage in instr['stages'])\n",
        "    max_cycle_length = len(str(total_cycles))  # Maximum length of clock cycle numbers\n",
        "\n",
        "    # Define column width based on the maximum length\n",
        "    column_width = max(max_stage_length, max_cycle_length) + 2  # Add padding\n",
        "\n",
        "    # Determine the maximum instruction name length for dynamic spacing\n",
        "    max_instr_length = max(\n",
        "        len(f\"{i + 1}: {instr['op']} {instr['dest']}, {instr['src1']}, {instr['src2']}\")\n",
        "        if instr['op'] not in ['LD', 'ST', 'NOP']\n",
        "        else len(f\"{i + 1}: {instr['op']} {instr['dest']}, [{instr['src1']}]\")\n",
        "        if instr['op'] in ['LD', 'ST']\n",
        "        else len(f\"{i + 1}: NOP\")\n",
        "        for i, instr in enumerate(updated_instructions)\n",
        "    )\n",
        "\n",
        "    # Print the timeline\n",
        "    print(\"Clock Cycle Execution:\")\n",
        "    print(\" \" * (max_instr_length + 2) + \"|\", end=\"\")\n",
        "    for cycle in range(1, total_cycles + 1):\n",
        "        print(f\" {cycle:^{column_width}} |\", end=\"\")  # Center-align clock cycles\n",
        "    print()\n",
        "\n",
        "    for i, instr in enumerate(updated_instructions):\n",
        "        # Display the instruction name with index\n",
        "        if instr['op'] in ['LD', 'ST']:\n",
        "            instruction_name = f\"{i + 1}: {instr['op']} {instr['dest']}, [{instr['src1']}]\"\n",
        "        elif instr['op'] == 'NOP':\n",
        "            instruction_name = f\"{i + 1}: NOP\"\n",
        "        else:\n",
        "            instruction_name = f\"{i + 1}: {instr['op']} {instr['dest']}, {instr['src1']}, {instr['src2']}\"\n",
        "\n",
        "        # Print the instruction name and its stages\n",
        "        print(f\"{instruction_name: <{max_instr_length}} |\", end=\"\")\n",
        "        for cycle in range(total_cycles):\n",
        "            stage = timeline[i][cycle]\n",
        "            print(f\" {stage:^{column_width}} |\", end=\"\")  # Center-align stages\n",
        "        print()\n",
        "\n",
        "# Function to insert NOPs for structural hazards\n",
        "def insert_nops_for_structural_hazards(instructions):\n",
        "    updated_instructions = []\n",
        "    total_cycles = 0\n",
        "    prev_accum_latency = 0\n",
        "    curr_latency = 0\n",
        "\n",
        "    for i, instruction in enumerate(instructions):\n",
        "        if i > 0:\n",
        "            curr_instr = instructions[i]\n",
        "            curr_func_unit, curr_func_latency = get_functional_unit_and_latency(curr_instr['stages'])\n",
        "\n",
        "            # Iterate backward from i-1 to 0 to find the first conflicting instruction\n",
        "            conflict_found = False\n",
        "            for j in range(i - 1, -1, -1):\n",
        "                prev_instr = instructions[j]\n",
        "                prev_func_unit, prev_func_latency = get_functional_unit_and_latency(prev_instr['stages'])\n",
        "\n",
        "                # Check for structural hazard (same functional unit)\n",
        "                if prev_func_unit is not None and curr_func_unit == prev_func_unit:\n",
        "                    conflict_found = True\n",
        "                    # Update curr_latency based on the conflicting instruction's latency\n",
        "                    if prev_func_latency is not None:\n",
        "                        curr_latency = prev_func_latency - (i - j)\n",
        "                    break  # Stop after finding the first conflict\n",
        "\n",
        "            # If no conflict is found, reset curr_latency\n",
        "            if not conflict_found or curr_latency < 0:\n",
        "                curr_latency = 0\n",
        "\n",
        "            # print(\"curr_func_unit, curr_func_latency\", curr_func_unit, curr_func_latency)\n",
        "            # print(\"prev_func_unit, prev_func_latency\", prev_func_unit, prev_func_latency)\n",
        "            # print(\"curr_latency : \", curr_latency)\n",
        "            prev_accum_latency += curr_latency\n",
        "            # print(\"prev_accum_latency : \", prev_accum_latency)\n",
        "\n",
        "            # Insert NOPs for the accumulated latency\n",
        "            for _ in range(curr_latency):\n",
        "                updated_instructions.append({'op': 'NOP', 'stages': pipeline_stages['NOP']})\n",
        "\n",
        "        # Add the current instruction\n",
        "        updated_instructions.append(instruction)\n",
        "\n",
        "        # Update total_cycles\n",
        "        time = sum(instruction['stages'].values())\n",
        "        total_cycles = max(i + time + prev_accum_latency, total_cycles)\n",
        "\n",
        "    return updated_instructions, total_cycles\n",
        "\n",
        "def handle_waw_and_war(updated_instructions, total_cycles):\n",
        "    # Initialize a register counter to track availability\n",
        "    # register_counter = {f'R{i}': 0 for i in range(32)}  # R0 to R31\n",
        "    register_counter = {f'R{i}': 0 for i in range(2)}  # R0 to R1\n",
        "\n",
        "    # Function to find the next available register\n",
        "    def find_available_register():\n",
        "        for reg, counter in register_counter.items():\n",
        "            if counter == 0:\n",
        "                return reg\n",
        "        return None  # No available register (should not happen in normal cases)\n",
        "\n",
        "    # Iterate through instructions to handle WAW and WAR\n",
        "    i = 0\n",
        "    while i < len(updated_instructions):\n",
        "        curr_instr = updated_instructions[i]\n",
        "\n",
        "        # # Skip NOP instructions\n",
        "        # if curr_instr['op'] == 'NOP':\n",
        "        #     i += 1\n",
        "        #     continue\n",
        "\n",
        "        # Get the destination register of the current instruction\n",
        "        if 'dest' in curr_instr and curr_instr['op'] != 'ST':\n",
        "          dest_reg = curr_instr['dest']\n",
        "        else:\n",
        "          dest_reg = None\n",
        "\n",
        "        # Handle WAW (Write-After-Write) hazard\n",
        "        if dest_reg is not None:\n",
        "            new_dest_reg = None\n",
        "\n",
        "            # Check if any previous instruction reads from the destination register\n",
        "            for j in range(i - 1, -1, -1):\n",
        "                prev_instr = updated_instructions[j]\n",
        "                if ('dest' in prev_instr and prev_instr['dest'] == dest_reg and prev_instr['op'] != 'ST' and register_counter[dest_reg] != 0):\n",
        "                    # Find a new available register\n",
        "                    new_dest_reg = find_available_register()\n",
        "                    print(\"prev_instr : \", prev_instr)\n",
        "                    print(f\"{dest_reg} : {register_counter[dest_reg]}\")\n",
        "                    if new_dest_reg is None:\n",
        "                        print(\"Error: No available registers.\")\n",
        "                        return updated_instructions, total_cycles\n",
        "\n",
        "                    # Update the destination register of the current instruction\n",
        "                    print(\"curr_instr before : \", curr_instr)\n",
        "                    curr_instr['dest'] = new_dest_reg\n",
        "                    print(\"curr_instr after : \", curr_instr)\n",
        "                    print(\"new_dest_reg : \", new_dest_reg)\n",
        "\n",
        "                    if new_dest_reg is not None:\n",
        "                        break\n",
        "\n",
        "            if new_dest_reg is not None:\n",
        "                # Update subsequent instructions that use the old destination register\n",
        "                for k in range(i + 1, len(updated_instructions)):\n",
        "                    subsequent_instr = updated_instructions[k]\n",
        "                    if 'src1' in subsequent_instr and subsequent_instr['src1'] == dest_reg:\n",
        "                        subsequent_instr['src1'] = new_dest_reg\n",
        "                        print(\"subsequent_instr : \", subsequent_instr)\n",
        "                    if 'src2' in subsequent_instr and subsequent_instr['src2'] == dest_reg:\n",
        "                        subsequent_instr['src2'] = new_dest_reg\n",
        "                        print(\"subsequent_instr : \", subsequent_instr)\n",
        "                    if 'dest' in subsequent_instr and subsequent_instr['op'] == 'ST' and subsequent_instr['dest'] == dest_reg:\n",
        "                        subsequent_instr['dest'] = new_dest_reg\n",
        "                        print(\"subsequent_instr : \", subsequent_instr)\n",
        "                    if 'dest' in subsequent_instr and subsequent_instr['op'] != 'ST' and subsequent_instr['dest'] == dest_reg:\n",
        "                        break\n",
        "\n",
        "\n",
        "            # Update the register counter for the new destination register\n",
        "            if new_dest_reg is not None:\n",
        "              register_counter[new_dest_reg] = sum(curr_instr['stages'].values()) - 2  # Exclude IF and ID stages\n",
        "\n",
        "        # # Handle WAR (Write-After-Read) hazard\n",
        "        # if dest_reg is not None:\n",
        "        #     # Check if any previous instruction reads from the destination register\n",
        "        #     for j in range(i - 1, -1, -1):\n",
        "        #         prev_instr = updated_instructions[j]\n",
        "        #         if ('src1' in prev_instr and prev_instr['src1'] == dest_reg) or \\\n",
        "        #         ('src2' in prev_instr and prev_instr['src2'] == dest_reg) or \\\n",
        "        #         ('dest' in prev_instr and prev_instr['op'] == 'ST' and prev_instr['dest'] == dest_reg):\n",
        "        #             # Find a new available register\n",
        "        #             new_dest_reg = find_available_register()\n",
        "        #             if new_dest_reg is None:\n",
        "        #                 print(\"Error: No available registers.\")\n",
        "        #                 return updated_instructions, total_cycles\n",
        "\n",
        "        #             # Update the destination register of the current instruction\n",
        "        #             curr_instr['dest'] = new_dest_reg\n",
        "\n",
        "        #             # Update subsequent instructions that use the old destination register\n",
        "        #             for k in range(i + 1, len(updated_instructions)):\n",
        "        #                 subsequent_instr = updated_instructions[k]\n",
        "        #                 if 'src1' in subsequent_instr and subsequent_instr['src1'] == dest_reg:\n",
        "        #                     subsequent_instr['src1'] = new_dest_reg\n",
        "        #                 if 'src2' in subsequent_instr and subsequent_instr['src2'] == dest_reg:\n",
        "        #                     subsequent_instr['src2'] = new_dest_reg\n",
        "        #                 if 'dest' in subsequent_instr and subsequent_instr['op'] == 'ST' and subsequent_instr['dest'] == dest_reg:\n",
        "        #                     subsequent_instr['dest'] = new_dest_reg\n",
        "\n",
        "        #             # Update the register counter for the new destination register\n",
        "        #             register_counter[new_dest_reg] = sum(curr_instr['stages'].values()) - 2  # Exclude IF and ID stages\n",
        "        #             break\n",
        "\n",
        "        # # Update the register counter for the destination register\n",
        "        # if dest_reg is not None:\n",
        "        #     register_counter[dest_reg] = sum(curr_instr['stages'].values()) - 2  # Exclude IF and ID stages\n",
        "\n",
        "\n",
        "        # if 'src1' in curr_instr and curr_instr['src1'] is not None and \\\n",
        "        # curr_instr['src1'] in {'R{i}': 0 for i in range(32)} and register_counter[curr_instr['src1']] == 0:\n",
        "        #   register_counter[curr_instr['src1']] = sum(curr_instr['stages'].values()) - 2\n",
        "        # if 'src2' in curr_instr and curr_instr['src2'] is not None and register_counter[curr_instr['src2']] == 0:\n",
        "        #   register_counter[curr_instr['src2']] = sum(curr_instr['stages'].values()) - 2\n",
        "        if 'dest' in curr_instr and curr_instr['dest'] is not None and \\\n",
        "         curr_instr['op'] != 'ST' and register_counter[curr_instr['dest']] == 0:\n",
        "          register_counter[curr_instr['dest']] = sum(curr_instr['stages'].values()) - 2\n",
        "\n",
        "        # Decrement the counter for all registers at each clock cycle\n",
        "        for reg in register_counter:\n",
        "            print(f\"{reg} : {register_counter[reg]}\")\n",
        "            if register_counter[reg] > 0:\n",
        "                register_counter[reg] -= 1\n",
        "\n",
        "        i += 1\n",
        "\n",
        "    return updated_instructions, total_cycles\n",
        "\n",
        "# Function to insert NOPs for raw and waw dependencies\n",
        "# The while loop dynamically adjusts to the changing size of updated_instructions.\n",
        "# After inserting NOPs, the loop will not skip over the inserted NOPs and will continue to process all instructions (including the last one).\n",
        "def handle_raw_dependencies(updated_instructions, total_cycles):\n",
        "    i = 1  # Start from the second instruction\n",
        "    while i < len(updated_instructions):  # Use a while loop to adjust dynamically\n",
        "        curr_instr = updated_instructions[i]\n",
        "        # print(f\"{i} :  {curr_instr}\")\n",
        "\n",
        "        # print(\"len(updated_instructions) : \", len(updated_instructions))\n",
        "\n",
        "        # Collect valid source registers (src1 and src2, if they exist)\n",
        "        curr_registers = []\n",
        "        if 'src1' in curr_instr and curr_instr['src1'] is not None:\n",
        "            curr_registers.append(curr_instr['src1'])\n",
        "        if 'src2' in curr_instr and curr_instr['src2'] is not None:\n",
        "            curr_registers.append(curr_instr['src2'])\n",
        "        if 'dest' in curr_instr and curr_instr['dest'] is not None and curr_instr['op'] == 'ST':\n",
        "            curr_registers.append(curr_instr['dest'])\n",
        "\n",
        "        max_time = 0\n",
        "        max_time_index = -1\n",
        "\n",
        "        # Iterate backward from i-1 to 0\n",
        "        for j in range(i - 1, -1, -1):\n",
        "            prev_instr = updated_instructions[j]\n",
        "\n",
        "            # Check if the previous instruction has a destination register\n",
        "            if 'dest' in prev_instr and prev_instr['dest'] is not None and prev_instr['op'] != 'ST':\n",
        "                prev_dest_register = prev_instr['dest']  # Destination register of the previous instruction\n",
        "\n",
        "                # Check if any source register of the current instruction matches the destination register of the previous instruction\n",
        "                if prev_dest_register in curr_registers:\n",
        "                    # Calculate the completion time of the previous instruction\n",
        "                    prev_completion_time = j + sum(prev_instr['stages'].values())\n",
        "                    if prev_completion_time > max_time:\n",
        "                        max_time = prev_completion_time\n",
        "                        max_time_index = j\n",
        "\n",
        "        # If a dependency is found, calculate the number of NOPs needed\n",
        "        if max_time_index != -1:\n",
        "            # Calculate the number of NOPs\n",
        "            nops_needed = (max_time_index + sum(updated_instructions[max_time_index]['stages'].values())) - (i + 2)  # 2 for IF and ID\n",
        "            if nops_needed > 0:\n",
        "                # Insert NOPs\n",
        "                for _ in range(nops_needed):\n",
        "                    updated_instructions.insert(i, {'op': 'NOP', 'stages': pipeline_stages['NOP']})\n",
        "\n",
        "                # # Update total_cycles\n",
        "                # total_cycles += nops_needed\n",
        "\n",
        "                # After inserting NOPs, we do not increment i, as the newly inserted NOP will be processed next\n",
        "                i += nops_needed\n",
        "                continue  # Skip the normal increment and process the inserted NOP\n",
        "\n",
        "        total_cycles = max(i + sum(updated_instructions[i]['stages'].values()), total_cycles)\n",
        "\n",
        "        # Increment index to move to the next instruction\n",
        "        i += 1\n",
        "\n",
        "    return updated_instructions, total_cycles\n",
        "\n",
        "# Function to parse assembly code\n",
        "import re\n",
        "\n",
        "def parse_assembly(assembly):\n",
        "    instructions = []\n",
        "    valid_ops = ['IADD', 'ISUB', 'IMUL', 'IDIV', 'FADD', 'FSUB', 'FMUL', 'FDIV', 'AND', 'OR', 'XOR', 'NOT', 'LD', 'ST', 'MOV', 'NOP']\n",
        "\n",
        "    for line in assembly:\n",
        "        line = line.strip()\n",
        "\n",
        "        # Skip empty lines\n",
        "        if not line:\n",
        "            continue\n",
        "\n",
        "        # Regex for arithmetic/logic instructions (e.g., IADD R1, R2, R3)\n",
        "        match_arithmetic = re.match(r'^(IADD|ISUB|IMUL|IDIV|FADD|FSUB|FMUL|FDIV|AND|OR|XOR|NOT)\\s+(R\\d+),\\s*(R\\d+),\\s*(R\\d+)$', line)\n",
        "\n",
        "        # Regex for MOV instructions (e.g., MOV R8, R7 or MOV R8, 1000)\n",
        "        match_mov = re.match(r'^(MOV)\\s+(R\\d+),\\s*(R\\d+|\\d+)$', line)\n",
        "\n",
        "        # Regex for memory instructions with register or immediate address (e.g., LD R8, [R9] or LD R8, [1000])\n",
        "        match_memory = re.match(r'^(LD|ST)\\s+(R\\d+),\\s*\\[(R\\d+|\\d+)\\]$', line)\n",
        "\n",
        "        # Regex for NOP instruction\n",
        "        match_nop = re.match(r'^NOP$', line)\n",
        "\n",
        "        # Check if the operation is valid\n",
        "        op = line.split()[0] if line else None\n",
        "        if op not in valid_ops:\n",
        "            print(f\"Error: Unknown instruction `{op}`.\")\n",
        "            return []\n",
        "\n",
        "        if match_arithmetic:\n",
        "            op = match_arithmetic.group(1)\n",
        "            dest = match_arithmetic.group(2)\n",
        "            src1 = match_arithmetic.group(3)\n",
        "            src2 = match_arithmetic.group(4)\n",
        "\n",
        "            # Check if registers are valid (R0 to R31)\n",
        "            if not (0 <= int(dest[1:]) <= 1):\n",
        "                print(f\"Error: Invalid register name `{dest}`.\")\n",
        "                return []\n",
        "            if not (0 <= int(src1[1:]) <= 1):\n",
        "                print(f\"Error: Invalid register name `{src1}`.\")\n",
        "                return []\n",
        "            if not (0 <= int(src2[1:]) <= 1):\n",
        "                print(f\"Error: Invalid register name `{src2}`.\")\n",
        "                return []\n",
        "\n",
        "            instructions.append({'op': op, 'dest': dest, 'src1': src1, 'src2': src2, 'stages': pipeline_stages[op]})\n",
        "\n",
        "        elif match_mov:\n",
        "            op = match_mov.group(1)\n",
        "            dest = match_mov.group(2)\n",
        "            src1 = match_mov.group(3)\n",
        "\n",
        "            # Check if destination register is valid (R0 to R31)\n",
        "            if not (0 <= int(dest[1:]) <= 31):\n",
        "                print(f\"Error: Invalid register name `{dest}`.\")\n",
        "                return []\n",
        "\n",
        "            # Check if source is a register and valid (R0 to R31)\n",
        "            if src1.startswith('R') and not (0 <= int(src1[1:]) <= 31):\n",
        "                print(f\"Error: Invalid register name `{src1}`.\")\n",
        "                return []\n",
        "\n",
        "            instructions.append({'op': op, 'dest': dest, 'src1': src1, 'src2': None, 'stages': pipeline_stages[op]})\n",
        "\n",
        "        elif match_memory:\n",
        "            op = match_memory.group(1)\n",
        "            dest = match_memory.group(2)\n",
        "            src1 = match_memory.group(3)\n",
        "\n",
        "            # Check if destination register is valid (R0 to R31)\n",
        "            if not (0 <= int(dest[1:]) <= 31):\n",
        "                print(f\"Error: Invalid register name `{dest}`.\")\n",
        "                return []\n",
        "\n",
        "            # Check if source is a register and valid (R0 to R31)\n",
        "            if src1.startswith('R') and not (0 <= int(src1[1:]) <= 31):\n",
        "                print(f\"Error: Invalid register name `{src1}`.\")\n",
        "                return []\n",
        "\n",
        "            instructions.append({'op': op, 'dest': dest, 'src1': src1, 'src2': None, 'stages': pipeline_stages[op]})\n",
        "\n",
        "        elif match_nop:\n",
        "            instructions.append({'op': 'NOP', 'dest': None, 'src1': None, 'src2': None, 'stages': pipeline_stages['NOP']})\n",
        "\n",
        "        else:\n",
        "            # If the line doesn't match any regex, it's an unknown instruction\n",
        "            print(f\"Error: Unknown instruction `{line.split()[0]}`.\")\n",
        "            return []\n",
        "\n",
        "    return instructions\n",
        "\n",
        "# Main function\n",
        "def main():\n",
        "    # assembly_code = [\n",
        "    #     \"IADD R1, R2, R3\",\n",
        "    #     \"IMUL R4, R5, R6\",\n",
        "    #     \"LD R7, [R8]\",\n",
        "    #     \"ST R9, [R10]\",\n",
        "    #     \"FADD R11, R12, R13\",\n",
        "    #     \"FMUL R14, R15, R16\"\n",
        "    # ]\n",
        "\n",
        "    # assembly_code = [\n",
        "    #     \"IADD R1, R2, R3\",\n",
        "    #     \"IMUL R4, R5, R6\",\n",
        "    #     \"LD R7, [R8]\",\n",
        "    #     \"ST R9, [R10]\",\n",
        "    #     \"FADD R11, R12, R13\",\n",
        "    #     \"FADD R14, R15, R16\"\n",
        "    # ]\n",
        "\n",
        "    # assembly_code = [\n",
        "    #     \"IADD R1, R2, R3\",\n",
        "    #     \"IMUL R4, R5, R6\",\n",
        "    #     \"LD R7, [R8]\",\n",
        "    #     \"ST R9, [R10]\",\n",
        "    #     \"FADD R11, R12, R13\",\n",
        "    #     \"FADD R14, R15, R16\",\n",
        "    #     \"FADD R17, R18, R19\"\n",
        "    # ]\n",
        "\n",
        "    # assembly_code = [\n",
        "    #     \"IADD R1, R2, R3\",\n",
        "    #     \"FDIV R4, R5, R6\",\n",
        "    #     \"LD R7, [R8]\",\n",
        "    #     \"ST R9, [R10]\",\n",
        "    #     \"FADD R11, R12, R13\",\n",
        "    #     \"FADD R14, R15, R16\",\n",
        "    #     \"FADD R17, R18, R19\"\n",
        "    # ]\n",
        "\n",
        "    # assembly_code = [\n",
        "    #     \"IADD R1, R2, R3\",\n",
        "    #     \"IMUL R4, R5, R6\",\n",
        "    #     \"IADD R7, R8, R9\"\n",
        "    # ]\n",
        "\n",
        "    # assembly_code = [\n",
        "    #     \"IADD R1, R2, R3\",\n",
        "    #     \"IMUL R4, R5, R6\",\n",
        "    #     \"IADD R7, R8, R9\",\n",
        "    #     \"IADD R10, R11, R12\"\n",
        "    # ]\n",
        "\n",
        "    # assembly_code = [\n",
        "    #     \"LD R7, [1000]\",\n",
        "    #     \"IADD R1, R2, R3\",\n",
        "    #     \"FMUL R4, R5, R6\",\n",
        "    #     \"IADD R7, R8, R9\",\n",
        "    #     \"IADD R10, R11, R12\"\n",
        "    # ]\n",
        "\n",
        "    # assembly_code = [\n",
        "    #     \"LD R2, [1000]\",\n",
        "    #     \"LD R3, [2000]\",\n",
        "    #     \"IADD R1, R2, R3\",\n",
        "    #     \"LD R2, [3000]\",\n",
        "    #     \"IADD R4, R1, R2\",\n",
        "    #     \"IADD R4, R4, R1\",\n",
        "    #     \"IADD R4, R5, R6\"\n",
        "    # ]\n",
        "\n",
        "    # assembly_code = [\n",
        "    #     \"IADD R1, R2, R3\",\n",
        "    #     \"ISUB R1, R1, R2\"\n",
        "    # ]\n",
        "\n",
        "    # assembly_code = [\n",
        "    #     \"IADD R1, R2, R3\",\n",
        "    #     \"ISUB R1, R4, R2\"\n",
        "    # ]\n",
        "\n",
        "    # assembly_code = [\n",
        "    #     \"IDIV R3, R1, R3\",\n",
        "    #     \"IADD R1, R2, R3\",\n",
        "    #     \"ISUB R1, R4, R3\"\n",
        "    # ]\n",
        "\n",
        "    # assembly_code = [\n",
        "    #     \"IADD R1, R2, R3\",\n",
        "    #     \"IDIV R3, R1, R3\",\n",
        "    #     \"ISUB R1, R4, R3\"\n",
        "    # ]\n",
        "\n",
        "    # assembly_code = [\n",
        "    #     \"IDIV R3, R1, R3\",\n",
        "    #     \"IMUL R1, R2, R4\",\n",
        "    #     \"ISUB R6, R4, R5\"\n",
        "    # ]\n",
        "\n",
        "    # assembly_code = [\n",
        "    #     \"LD R2, [1000]\",\n",
        "    #     \"LD R3, [2000]\",\n",
        "    #     \"IADD R1, R2, R3\",\n",
        "    #     \"LD R2, [3000]\",\n",
        "    #     \"IADD R4, R1, R2\",\n",
        "    #     \"IADD R4, R4, R1\",\n",
        "    #     \"IADD R4, R5, R6\",\n",
        "    #     \"ST R4, [3000]\",\n",
        "    #     \"ST R4, [4000]\",\n",
        "    #     \"IADD R4, R5, R7\",\n",
        "    #     \"ST R4, [5000]\"\n",
        "    # ]\n",
        "\n",
        "    assembly_code = [\n",
        "        \"LD R0, [1000]\",\n",
        "        \"LD R1, [2000]\",\n",
        "        \"IADD R1, R1, R0\",\n",
        "        \"IMUL R1, R0, R0\",\n",
        "        \"IADD R1, R0, R0\"\n",
        "    ]\n",
        "\n",
        "    # # calculator program\n",
        "    # assembly_code = [\n",
        "    #     \"LD R1, [1000]\",\n",
        "    #     \"LD R2, [2000]\",\n",
        "    #     \"IADD R3, R1, R2\",\n",
        "    #     \"ISUB R4, R1, R2\",\n",
        "    #     \"IMUL R5, R1, R2\",\n",
        "    #     \"IDIV R6, R1, R2\",\n",
        "    #     \"ST R3, [3000]\",\n",
        "    #     \"ST R4, [4000]\",\n",
        "    #     \"ST R5, [5000]\",\n",
        "    #     \"ST R6, [6000]\"\n",
        "    # ]\n",
        "\n",
        "    instructions = parse_assembly(assembly_code)\n",
        "    if not instructions:\n",
        "        return\n",
        "    # updated_instructions, total_cycles = insert_nops_for_structural_hazards(instructions)\n",
        "    # updated_instructions, total_cycles = handle_raw_dependencies(updated_instructions, total_cycles)\n",
        "    # updated_instructions, total_cycles = handle_waw_and_war(updated_instructions, total_cycles)\n",
        "\n",
        "    total_cycles = 0\n",
        "    updated_instructions, total_cycles = handle_raw_dependencies(instructions, total_cycles)\n",
        "    updated_instructions, total_cycles = insert_nops_for_structural_hazards(updated_instructions)\n",
        "    updated_instructions, total_cycles = handle_waw_and_war(updated_instructions, total_cycles)\n",
        "\n",
        "    print(\"Updated Code with NOPs and Register Updates:\")\n",
        "    for instr in updated_instructions:\n",
        "        if instr['op'] == 'NOP':\n",
        "            print(\"NOP\")\n",
        "        else:\n",
        "            if instr['op'] in ['LD', 'ST']:\n",
        "                print(f\"{instr['op']} {instr['dest']}, [{instr['src1']}]\")\n",
        "            else:\n",
        "                print(f\"{instr['op']} {instr['dest']}, {instr['src1']}, {instr['src2']}\")\n",
        "\n",
        "    print(f\"\\nTotal clock cycles: {total_cycles}\")\n",
        "\n",
        "\n",
        "    # for i, instr in enumerate(updated_instructions):\n",
        "    #     if instr['op'] in ['LD', 'ST']:\n",
        "    #       print(f\"Instruction {i}: {instr['stages']} : {instr['op']} {instr['dest']}, [{instr['src1']}]\")\n",
        "    #     elif instr['op'] == 'NOP':\n",
        "    #       print(f\"Instruction {i}: {instr['stages']} : {instr['op']}\")\n",
        "    #     else:\n",
        "    #       print(f\"Instruction {i}: {instr['stages']} : {instr['op']} {instr['dest']}, {instr['src1']}, {instr['src2']}\")\n",
        "    display_clock_cycle_execution(updated_instructions, total_cycles)\n",
        "\n",
        "if __name__ == \"__main__\":\n",
        "    main()"
      ],
      "metadata": {
        "colab": {
          "base_uri": "https://localhost:8080/"
        },
        "id": "ZFqHgX_cI_pl",
        "outputId": "fa9b4301-4648-46b3-ddc0-b6c34278d077"
      },
      "execution_count": null,
      "outputs": [
        {
          "output_type": "stream",
          "name": "stdout",
          "text": [
            "R0 : 2\n",
            "R1 : 0\n",
            "R0 : 1\n",
            "R1 : 2\n",
            "R0 : 0\n",
            "R1 : 1\n",
            "R0 : 0\n",
            "R1 : 7\n",
            "prev_instr :  {'op': 'IADD', 'dest': 'R1', 'src1': 'R1', 'src2': 'R0', 'stages': {'IF': 1, 'ID': 1, 'ADD': 6, 'WB': 1}}\n",
            "R1 : 6\n",
            "curr_instr before :  {'op': 'IMUL', 'dest': 'R1', 'src1': 'R0', 'src2': 'R0', 'stages': {'IF': 1, 'ID': 1, 'MUL': 12, 'WB': 1}}\n",
            "curr_instr after :  {'op': 'IMUL', 'dest': 'R0', 'src1': 'R0', 'src2': 'R0', 'stages': {'IF': 1, 'ID': 1, 'MUL': 12, 'WB': 1}}\n",
            "new_dest_reg :  R0\n",
            "R0 : 13\n",
            "R1 : 6\n",
            "R0 : 12\n",
            "R1 : 5\n",
            "R0 : 11\n",
            "R1 : 4\n",
            "R0 : 10\n",
            "R1 : 3\n",
            "R0 : 9\n",
            "R1 : 2\n",
            "prev_instr :  {'op': 'IADD', 'dest': 'R1', 'src1': 'R1', 'src2': 'R0', 'stages': {'IF': 1, 'ID': 1, 'ADD': 6, 'WB': 1}}\n",
            "R1 : 1\n",
            "Error: No available registers.\n",
            "Updated Code with NOPs and Register Updates:\n",
            "LD R0, [1000]\n",
            "LD R1, [2000]\n",
            "NOP\n",
            "IADD R1, R1, R0\n",
            "IMUL R0, R0, R0\n",
            "NOP\n",
            "NOP\n",
            "NOP\n",
            "NOP\n",
            "IADD R1, R0, R0\n",
            "\n",
            "Total clock cycles: 19\n",
            "Clock Cycle Execution:\n",
            "                     |   1   |   2   |   3   |   4   |   5   |   6   |   7   |   8   |   9   |  10   |  11   |  12   |  13   |  14   |  15   |  16   |  17   |  18   |  19   |\n",
            "1: LD R0, [1000]    |  IF   |  ID   |  MEM  |  WB   |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |\n",
            "2: LD R1, [2000]    |       |  IF   |  ID   |  MEM  |  WB   |       |       |       |       |       |       |       |       |       |       |       |       |       |       |\n",
            "3: NOP              |       |       |  IF   |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |\n",
            "4: IADD R1, R1, R0  |       |       |       |  IF   |  ID   |  ADD  |  ADD  |  ADD  |  ADD  |  ADD  |  ADD  |  WB   |       |       |       |       |       |       |       |\n",
            "5: IMUL R0, R0, R0  |       |       |       |       |  IF   |  ID   |  MUL  |  MUL  |  MUL  |  MUL  |  MUL  |  MUL  |  MUL  |  MUL  |  MUL  |  MUL  |  MUL  |  MUL  |  WB   |\n",
            "6: NOP              |       |       |       |       |       |  IF   |       |       |       |       |       |       |       |       |       |       |       |       |       |\n",
            "7: NOP              |       |       |       |       |       |       |  IF   |       |       |       |       |       |       |       |       |       |       |       |       |\n",
            "8: NOP              |       |       |       |       |       |       |       |  IF   |       |       |       |       |       |       |       |       |       |       |       |\n",
            "9: NOP              |       |       |       |       |       |       |       |       |  IF   |       |       |       |       |       |       |       |       |       |       |\n",
            "10: IADD R1, R0, R0 |       |       |       |       |       |       |       |       |       |  IF   |  ID   |  ADD  |  ADD  |  ADD  |  ADD  |  ADD  |  ADD  |  WB   |       |\n"
          ]
        }
      ]
    },
    {
      "cell_type": "code",
      "source": [
        "import re\n",
        "\n",
        "# Define pipeline stages and latencies\n",
        "pipeline_stages = {\n",
        "    # integer\n",
        "    'IADD': {'IF': 1, 'ID': 1, 'ADD': 6, 'WB': 1},\n",
        "    'ISUB': {'IF': 1, 'ID': 1, 'ADD': 6, 'WB': 1},\n",
        "    'IMUL': {'IF': 1, 'ID': 1, 'MUL': 12, 'WB': 1},\n",
        "    'IDIV': {'IF': 1, 'ID': 1, 'DIV': 24, 'WB': 1},\n",
        "\n",
        "    # floating\n",
        "    'FADD': {'IF': 1, 'ID': 1, 'FADD': 18, 'WB': 1},\n",
        "    'FSUB': {'IF': 1, 'ID': 1, 'FADD': 18, 'WB': 1},\n",
        "    'FMUL': {'IF': 1, 'ID': 1, 'FMUL': 30, 'WB': 1},\n",
        "    'FDIV': {'IF': 1, 'ID': 1, 'FDIV': 60, 'WB': 1},\n",
        "\n",
        "    # logical operations\n",
        "    'AND': {'IF': 1, 'ID': 1, 'AND': 1, 'WB': 1},\n",
        "    'OR': {'IF': 1, 'ID': 1, 'OR': 1, 'WB': 1},\n",
        "    'XOR': {'IF': 1, 'ID': 1, 'XOR': 1, 'WB': 1},\n",
        "    'NOT': {'IF': 1, 'ID': 1, 'NOT': 1, 'WB': 1},\n",
        "\n",
        "    # load and store\n",
        "    'LD': {'IF': 1, 'ID': 1, 'MEM': 1, 'WB': 1},\n",
        "    'ST': {'IF': 1, 'ID': 1, 'MEM': 1, 'WB': 1},\n",
        "\n",
        "    # NOP\n",
        "    'NOP': {'IF': 1},\n",
        "\n",
        "    # move\n",
        "    'MOV': {'IF': 1, 'ID': 1, 'MOV': 1, 'WB': 1}\n",
        "}\n",
        "\n",
        "def get_functional_unit_and_latency(stages):\n",
        "    functional_units = ['ADD', 'MUL', 'DIV', 'FADD', 'FMUL', 'FDIV', 'MEM']\n",
        "    for stage, latency in stages.items():\n",
        "        if stage in functional_units:\n",
        "            return stage, latency\n",
        "    return None, None  # No functional unit found\n",
        "\n",
        "def display_clock_cycle_execution(updated_instructions, total_cycles):\n",
        "    # Initialize a timeline for each instruction\n",
        "    timeline = {}\n",
        "    for i, instr in enumerate(updated_instructions):\n",
        "        timeline[i] = [' '] * total_cycles  # Initialize with empty spaces for all clock cycles\n",
        "\n",
        "    # Track the start cycle for each instruction\n",
        "    for i, instr in enumerate(updated_instructions):\n",
        "        stages = instr['stages']\n",
        "        current_cycle = i  # Start at cycle i (0-based index)\n",
        "        for stage, latency in stages.items():\n",
        "            # Fill the timeline for the current stage\n",
        "            for cycle in range(current_cycle, current_cycle + latency):\n",
        "                if cycle < total_cycles:  # Ensure we don't exceed the total_cycles limit\n",
        "                    timeline[i][cycle] = stage\n",
        "            current_cycle += latency\n",
        "\n",
        "    # Determine maximum stage name length for uniform spacing\n",
        "    max_stage_length = max(len(stage) for instr in updated_instructions for stage in instr['stages'])\n",
        "    max_cycle_length = len(str(total_cycles))  # Maximum length of clock cycle numbers\n",
        "\n",
        "    # Define column width based on the maximum length\n",
        "    column_width = max(max_stage_length, max_cycle_length) + 2  # Add padding\n",
        "\n",
        "    # Determine the maximum instruction name length for dynamic spacing\n",
        "    max_instr_length = max(\n",
        "        len(f\"{i + 1}: {instr['op']} {instr['dest']}, {instr['src1']}, {instr['src2']}\")\n",
        "        if instr['op'] not in ['LD', 'ST', 'NOP']\n",
        "        else len(f\"{i + 1}: {instr['op']} {instr['dest']}, [{instr['src1']}]\")\n",
        "        if instr['op'] in ['LD', 'ST']\n",
        "        else len(f\"{i + 1}: NOP\")\n",
        "        for i, instr in enumerate(updated_instructions)\n",
        "    )\n",
        "\n",
        "    # Print the timeline\n",
        "    print(\"Clock Cycle Execution:\")\n",
        "    print(\" \" * (max_instr_length + 2) + \"|\", end=\"\")\n",
        "    for cycle in range(1, total_cycles + 1):\n",
        "        print(f\" {cycle:^{column_width}} |\", end=\"\")  # Center-align clock cycles\n",
        "    print()\n",
        "\n",
        "    for i, instr in enumerate(updated_instructions):\n",
        "        # Display the instruction name with index\n",
        "        if instr['op'] in ['LD', 'ST']:\n",
        "            instruction_name = f\"{i + 1}: {instr['op']} {instr['dest']}, [{instr['src1']}]\"\n",
        "        elif instr['op'] == 'NOP':\n",
        "            instruction_name = f\"{i + 1}: NOP\"\n",
        "        else:\n",
        "            instruction_name = f\"{i + 1}: {instr['op']} {instr['dest']}, {instr['src1']}, {instr['src2']}\"\n",
        "\n",
        "        # Print the instruction name and its stages\n",
        "        print(f\"{instruction_name: <{max_instr_length}} |\", end=\"\")\n",
        "        for cycle in range(total_cycles):\n",
        "            stage = timeline[i][cycle]\n",
        "            print(f\" {stage:^{column_width}} |\", end=\"\")  # Center-align stages\n",
        "        print()\n",
        "\n",
        "def display_functional_units(updated_instructions, total_cycles):\n",
        "    # Define the functional units\n",
        "    functional_units = ['ADD', 'MUL', 'DIV', 'FADD', 'FMUL', 'FDIV', 'AND', 'OR', 'XOR', 'NOT', 'MEM']\n",
        "\n",
        "    # Initialize a timeline for each functional unit\n",
        "    timeline = {unit: [' '] * len(updated_instructions) for unit in functional_units}\n",
        "\n",
        "    # Track the start cycle for each instruction\n",
        "    for i, instr in enumerate(updated_instructions):\n",
        "        stages = instr['stages']\n",
        "        functional_unit, _ = get_functional_unit_and_latency(stages)\n",
        "        # print(\"functional_unit : \", functional_unit)\n",
        "\n",
        "        # Format the full instruction string\n",
        "        if instr['op'] in ['LD', 'ST']:\n",
        "            instruction_str = f\"{instr['op']} {instr['dest']}, [{instr['src1']}]\"\n",
        "        elif instr['op'] == 'NOP':\n",
        "            instruction_str = \"NOP\"\n",
        "        else:\n",
        "            instruction_str = f\"{instr['op']} {instr['dest']}, {instr['src1']}, {instr['src2']}\"\n",
        "\n",
        "        if functional_unit:\n",
        "            # Place the instruction only in its corresponding functional unit\n",
        "            timeline[functional_unit][i] = instruction_str\n",
        "        else:\n",
        "            # Handle NOP instructions (display in all functional units)\n",
        "            for unit in functional_units:\n",
        "                timeline[unit][i] = instruction_str\n",
        "\n",
        "    # Determine the maximum instruction length for each functional unit\n",
        "    max_instr_lengths = {unit: 0 for unit in functional_units}\n",
        "    for unit in functional_units:\n",
        "        for i in range(len(updated_instructions)):\n",
        "            instruction = timeline[unit][i]\n",
        "            if len(instruction) > max_instr_lengths[unit]:\n",
        "                max_instr_lengths[unit] = len(instruction)\n",
        "\n",
        "    # Adjust spacing based on the number of letters in the unit name\n",
        "    for unit in functional_units:\n",
        "        if len(unit) == 3:  # 3-letter units (DIV, AND, XOR, NOT, etc.)\n",
        "            max_instr_lengths[unit] = max(max_instr_lengths[unit], 10)  # More spacing\n",
        "        elif len(unit) == 4:  # 4-letter units (FADD, FMUL, FDIV, etc.)\n",
        "            max_instr_lengths[unit] = max(max_instr_lengths[unit], 8)  # Less spacing\n",
        "        else:  # Other units (e.g., MEM)\n",
        "            max_instr_lengths[unit] = max(max_instr_lengths[unit], len(unit))\n",
        "\n",
        "    # Print the functional units horizontally at the top\n",
        "    print(\"Functional Units Execution:\")\n",
        "    print(\" \" * len(str(len(updated_instructions))) + \" |\", end=\"\")\n",
        "    for unit in functional_units:\n",
        "        print(f\" {unit:^{max_instr_lengths[unit]}} |\", end=\"\")\n",
        "    print()\n",
        "\n",
        "    # Print the instruction number and the timeline\n",
        "    for i in range(len(updated_instructions)):\n",
        "        print(f\"{i + 1:>{len(str(len(updated_instructions)))}} |\", end=\"\")\n",
        "        for unit in functional_units:\n",
        "            stage = timeline[unit][i]\n",
        "            print(f\" {stage:^{max_instr_lengths[unit]}} |\", end=\"\")\n",
        "        print()\n",
        "\n",
        "# Function to insert NOPs for structural hazards\n",
        "def insert_nops_for_structural_hazards(instructions):\n",
        "    updated_instructions = []\n",
        "    total_cycles = 0\n",
        "    prev_accum_latency = 0\n",
        "    curr_latency = 0\n",
        "\n",
        "    for i, instruction in enumerate(instructions):\n",
        "        if i > 0:\n",
        "            curr_instr = instructions[i]\n",
        "            curr_func_unit, curr_func_latency = get_functional_unit_and_latency(curr_instr['stages'])\n",
        "\n",
        "            # Iterate backward from i-1 to 0 to find the first conflicting instruction\n",
        "            conflict_found = False\n",
        "            for j in range(i - 1, -1, -1):\n",
        "                prev_instr = instructions[j]\n",
        "                prev_func_unit, prev_func_latency = get_functional_unit_and_latency(prev_instr['stages'])\n",
        "\n",
        "                # Check for structural hazard (same functional unit)\n",
        "                if prev_func_unit is not None and curr_func_unit == prev_func_unit:\n",
        "                    conflict_found = True\n",
        "                    # Update curr_latency based on the conflicting instruction's latency\n",
        "                    if prev_func_latency is not None:\n",
        "                        curr_latency = prev_func_latency - (i - j)\n",
        "                    break  # Stop after finding the first conflict\n",
        "\n",
        "            # If no conflict is found, reset curr_latency\n",
        "            if not conflict_found or curr_latency < 0:\n",
        "                curr_latency = 0\n",
        "\n",
        "            # print(\"curr_func_unit, curr_func_latency\", curr_func_unit, curr_func_latency)\n",
        "            # print(\"prev_func_unit, prev_func_latency\", prev_func_unit, prev_func_latency)\n",
        "            # print(\"curr_latency : \", curr_latency)\n",
        "            prev_accum_latency += curr_latency\n",
        "            # print(\"prev_accum_latency : \", prev_accum_latency)\n",
        "\n",
        "            # Insert NOPs for the accumulated latency\n",
        "            for _ in range(curr_latency):\n",
        "                updated_instructions.append({'op': 'NOP', 'stages': pipeline_stages['NOP']})\n",
        "\n",
        "        # Add the current instruction\n",
        "        updated_instructions.append(instruction)\n",
        "\n",
        "        # Update total_cycles\n",
        "        time = sum(instruction['stages'].values())\n",
        "        total_cycles = max(i + time + prev_accum_latency, total_cycles)\n",
        "\n",
        "    return updated_instructions, total_cycles\n",
        "\n",
        "def handle_waw_and_war(updated_instructions, total_cycles):\n",
        "    # Initialize a register counter to track availability\n",
        "    register_counter = {f'R{i}': 0 for i in range(32)}  # R0 to R31\n",
        "    # register_counter = {f'R{i}': 0 for i in range(2)}  # R0 to R1\n",
        "\n",
        "    # Function to find the next available register\n",
        "    def find_available_register():\n",
        "        for reg, counter in register_counter.items():\n",
        "            if counter == 0:\n",
        "                return reg\n",
        "        return None  # No available register (should not happen in normal cases)\n",
        "\n",
        "    def find_available_register2(reg2):\n",
        "        for reg, counter in register_counter.items():\n",
        "            if counter == 0 and reg != reg2:\n",
        "                return reg\n",
        "        return None  # No available register (should not happen in normal cases)\n",
        "\n",
        "    # Iterate through instructions to handle WAW and WAR\n",
        "    i = 0\n",
        "    while i < len(updated_instructions):\n",
        "        curr_instr = updated_instructions[i]\n",
        "\n",
        "        # # Skip NOP instructions\n",
        "        # if curr_instr['op'] == 'NOP':\n",
        "        #     i += 1\n",
        "        #     continue\n",
        "\n",
        "        # Get the destination register of the current instruction\n",
        "        if 'dest' in curr_instr and curr_instr['op'] != 'ST':\n",
        "          dest_reg = curr_instr['dest']\n",
        "        else:\n",
        "          dest_reg = None\n",
        "\n",
        "        # Handle WAW (Write-After-Write) hazard\n",
        "        if dest_reg is not None:\n",
        "            new_dest_reg = None\n",
        "\n",
        "            # Check if any previous instruction reads from the destination register\n",
        "            for j in range(i - 1, -1, -1):\n",
        "                prev_instr = updated_instructions[j]\n",
        "                if ('dest' in prev_instr and prev_instr['dest'] == dest_reg and prev_instr['op'] != 'ST' and register_counter[dest_reg] != 0):\n",
        "                    # Find a new available register\n",
        "                    new_dest_reg = find_available_register()\n",
        "\n",
        "                    k = i + 1\n",
        "                    found = False\n",
        "                    while k < len(updated_instructions):\n",
        "                      subsequent_instr = updated_instructions[k]\n",
        "                      if 'src1' in subsequent_instr and subsequent_instr['src1'] == new_dest_reg:\n",
        "                          found = True\n",
        "                          break\n",
        "                      if 'src2' in subsequent_instr and subsequent_instr['src2'] == new_dest_reg:\n",
        "                          found = True\n",
        "                          break\n",
        "                      if 'dest' in subsequent_instr and subsequent_instr['op'] == 'ST' and subsequent_instr['dest'] == new_dest_reg:\n",
        "                          found = True\n",
        "                          break\n",
        "                      k+=1\n",
        "\n",
        "                    if found == True:\n",
        "                      new_dest_reg = find_available_register2(new_dest_reg)\n",
        "\n",
        "                    print(\"prev_instr : \", prev_instr)\n",
        "                    print(f\"{dest_reg} : {register_counter[dest_reg]}\")\n",
        "                    if new_dest_reg is None:\n",
        "                        print(\"Error: No available registers.\")\n",
        "                        # return updated_instructions, total_cycles\n",
        "                        return [], total_cycles\n",
        "\n",
        "                        # # No available register, find the register with the smallest counter\n",
        "                        # min_reg, min_counter = min(register_counter.items(), key=lambda x: x[1])  # Find register with smallest counter\n",
        "                        # if min_reg is None:\n",
        "                        #     print(\"Error: No registers available.\")\n",
        "                        #     return updated_instructions, total_cycles\n",
        "\n",
        "                        # # Insert NOPs equal to the smallest counter value\n",
        "                        # nops_needed = min_counter\n",
        "                        # print(\"nops_needed : \", nops_needed)\n",
        "                        # for _ in range(nops_needed):\n",
        "                        #     updated_instructions.insert(i, {'op': 'NOP', 'stages': pipeline_stages['NOP']})\n",
        "                        #     total_cycles += 1  # Increment total cycles\n",
        "\n",
        "                        # # Reset the counter for the selected register\n",
        "                        # register_counter[min_reg] = 0\n",
        "                        # new_dest_reg = min_reg\n",
        "\n",
        "                    # Update the destination register of the current instruction\n",
        "                    print(\"curr_instr before : \", curr_instr)\n",
        "                    curr_instr['dest'] = new_dest_reg\n",
        "                    print(\"curr_instr after : \", curr_instr)\n",
        "                    print(\"new_dest_reg : \", new_dest_reg)\n",
        "\n",
        "                    if new_dest_reg is not None:\n",
        "                        break\n",
        "\n",
        "            if new_dest_reg is not None:\n",
        "                k = i + 1\n",
        "                # Update subsequent instructions that use the old destination register\n",
        "                # for k in range(i + 1, len(updated_instructions)):\n",
        "                while k < len(updated_instructions):\n",
        "                    subsequent_instr = updated_instructions[k]\n",
        "                    if 'src1' in subsequent_instr and subsequent_instr['src1'] == dest_reg:\n",
        "                        subsequent_instr['src1'] = new_dest_reg\n",
        "                        print(\"subsequent_instr : \", subsequent_instr)\n",
        "                    if 'src2' in subsequent_instr and subsequent_instr['src2'] == dest_reg:\n",
        "                        subsequent_instr['src2'] = new_dest_reg\n",
        "                        print(\"subsequent_instr : \", subsequent_instr)\n",
        "                    if 'dest' in subsequent_instr and subsequent_instr['op'] == 'ST' and subsequent_instr['dest'] == dest_reg:\n",
        "                        subsequent_instr['dest'] = new_dest_reg\n",
        "                        print(\"subsequent_instr : \", subsequent_instr)\n",
        "                    if 'dest' in subsequent_instr and subsequent_instr['op'] != 'ST' and subsequent_instr['dest'] == dest_reg:\n",
        "                        break\n",
        "                    k+=1\n",
        "\n",
        "\n",
        "            # Update the register counter for the new destination register\n",
        "            if new_dest_reg is not None:\n",
        "              register_counter[new_dest_reg] = sum(curr_instr['stages'].values()) - 2  # Exclude IF and ID stages\n",
        "\n",
        "        # # Handle WAR (Write-After-Read) hazard\n",
        "        # if dest_reg is not None:\n",
        "        #     # Check if any previous instruction reads from the destination register\n",
        "        #     for j in range(i - 1, -1, -1):\n",
        "        #         prev_instr = updated_instructions[j]\n",
        "        #         if ('src1' in prev_instr and prev_instr['src1'] == dest_reg) or \\\n",
        "        #         ('src2' in prev_instr and prev_instr['src2'] == dest_reg) or \\\n",
        "        #         ('dest' in prev_instr and prev_instr['op'] == 'ST' and prev_instr['dest'] == dest_reg):\n",
        "        #             # Find a new available register\n",
        "        #             new_dest_reg = find_available_register()\n",
        "        #             if new_dest_reg is None:\n",
        "        #                 print(\"Error: No available registers.\")\n",
        "        #                 return updated_instructions, total_cycles\n",
        "\n",
        "        #             # Update the destination register of the current instruction\n",
        "        #             curr_instr['dest'] = new_dest_reg\n",
        "\n",
        "        #             # Update subsequent instructions that use the old destination register\n",
        "        #             for k in range(i + 1, len(updated_instructions)):\n",
        "        #                 subsequent_instr = updated_instructions[k]\n",
        "        #                 if 'src1' in subsequent_instr and subsequent_instr['src1'] == dest_reg:\n",
        "        #                     subsequent_instr['src1'] = new_dest_reg\n",
        "        #                 if 'src2' in subsequent_instr and subsequent_instr['src2'] == dest_reg:\n",
        "        #                     subsequent_instr['src2'] = new_dest_reg\n",
        "        #                 if 'dest' in subsequent_instr and subsequent_instr['op'] == 'ST' and subsequent_instr['dest'] == dest_reg:\n",
        "        #                     subsequent_instr['dest'] = new_dest_reg\n",
        "\n",
        "        #             # Update the register counter for the new destination register\n",
        "        #             register_counter[new_dest_reg] = sum(curr_instr['stages'].values()) - 2  # Exclude IF and ID stages\n",
        "        #             break\n",
        "\n",
        "        # # Update the register counter for the destination register\n",
        "        # if dest_reg is not None:\n",
        "        #     register_counter[dest_reg] = sum(curr_instr['stages'].values()) - 2  # Exclude IF and ID stages\n",
        "\n",
        "\n",
        "        # if 'src1' in curr_instr and curr_instr['src1'] is not None and \\\n",
        "        # curr_instr['src1'] in {'R{i}': 0 for i in range(32)} and register_counter[curr_instr['src1']] == 0:\n",
        "        #   register_counter[curr_instr['src1']] = sum(curr_instr['stages'].values()) - 2\n",
        "        # if 'src2' in curr_instr and curr_instr['src2'] is not None and register_counter[curr_instr['src2']] == 0:\n",
        "        #   register_counter[curr_instr['src2']] = sum(curr_instr['stages'].values()) - 2\n",
        "        if 'dest' in curr_instr and curr_instr['dest'] is not None and \\\n",
        "         curr_instr['op'] != 'ST' and register_counter[curr_instr['dest']] == 0:\n",
        "          register_counter[curr_instr['dest']] = sum(curr_instr['stages'].values()) - 2\n",
        "\n",
        "        # Decrement the counter for all registers at each clock cycle\n",
        "        for reg in register_counter:\n",
        "            print(f\"{reg} : {register_counter[reg]}\")\n",
        "            if register_counter[reg] > 0:\n",
        "                register_counter[reg] -= 1\n",
        "\n",
        "        i += 1\n",
        "\n",
        "    return updated_instructions, total_cycles\n",
        "\n",
        "# Function to insert NOPs for raw and waw dependencies\n",
        "# The while loop dynamically adjusts to the changing size of updated_instructions.\n",
        "# After inserting NOPs, the loop will not skip over the inserted NOPs and will continue to process all instructions (including the last one).\n",
        "def handle_raw_dependencies(updated_instructions, total_cycles):\n",
        "    i = 1  # Start from the second instruction\n",
        "    while i < len(updated_instructions):  # Use a while loop to adjust dynamically\n",
        "        curr_instr = updated_instructions[i]\n",
        "        # print(f\"{i} :  {curr_instr}\")\n",
        "\n",
        "        # print(\"len(updated_instructions) : \", len(updated_instructions))\n",
        "\n",
        "        # Collect valid source registers (src1 and src2, if they exist)\n",
        "        curr_registers = []\n",
        "        if 'src1' in curr_instr and curr_instr['src1'] is not None:\n",
        "            curr_registers.append(curr_instr['src1'])\n",
        "        if 'src2' in curr_instr and curr_instr['src2'] is not None:\n",
        "            curr_registers.append(curr_instr['src2'])\n",
        "        if 'dest' in curr_instr and curr_instr['dest'] is not None and curr_instr['op'] == 'ST':\n",
        "            curr_registers.append(curr_instr['dest'])\n",
        "\n",
        "        max_time = 0\n",
        "        max_time_index = -1\n",
        "\n",
        "        # Iterate backward from i-1 to 0\n",
        "        for j in range(i - 1, -1, -1):\n",
        "            prev_instr = updated_instructions[j]\n",
        "\n",
        "            # Check if the previous instruction has a destination register\n",
        "            if 'dest' in prev_instr and prev_instr['dest'] is not None and prev_instr['op'] != 'ST':\n",
        "                prev_dest_register = prev_instr['dest']  # Destination register of the previous instruction\n",
        "\n",
        "                # Check if any source register of the current instruction matches the destination register of the previous instruction\n",
        "                if prev_dest_register in curr_registers:\n",
        "                    # Calculate the completion time of the previous instruction\n",
        "                    prev_completion_time = j + sum(prev_instr['stages'].values())\n",
        "                    if prev_completion_time > max_time:\n",
        "                        max_time = prev_completion_time\n",
        "                        max_time_index = j\n",
        "\n",
        "        # If a dependency is found, calculate the number of NOPs needed\n",
        "        if max_time_index != -1:\n",
        "            # Calculate the number of NOPs\n",
        "            nops_needed = (max_time_index + sum(updated_instructions[max_time_index]['stages'].values())) - (i + 2)  # 2 for IF and ID\n",
        "            if nops_needed > 0:\n",
        "                # Insert NOPs\n",
        "                for _ in range(nops_needed):\n",
        "                    updated_instructions.insert(i, {'op': 'NOP', 'stages': pipeline_stages['NOP']})\n",
        "\n",
        "                # # Update total_cycles\n",
        "                # total_cycles += nops_needed\n",
        "\n",
        "                # After inserting NOPs, we do not increment i, as the newly inserted NOP will be processed next\n",
        "                i += nops_needed\n",
        "                continue  # Skip the normal increment and process the inserted NOP\n",
        "\n",
        "        total_cycles = max(i + sum(updated_instructions[i]['stages'].values()), total_cycles)\n",
        "\n",
        "        # Increment index to move to the next instruction\n",
        "        i += 1\n",
        "\n",
        "    return updated_instructions, total_cycles\n",
        "\n",
        "# Function to parse assembly code\n",
        "import re\n",
        "\n",
        "def parse_assembly(assembly):\n",
        "    instructions = []\n",
        "    valid_ops = ['IADD', 'ISUB', 'IMUL', 'IDIV', 'FADD', 'FSUB', 'FMUL', 'FDIV', 'AND', 'OR', 'XOR', 'NOT', 'LD', 'ST', 'MOV', 'NOP']\n",
        "\n",
        "    for line in assembly:\n",
        "        line = line.strip()\n",
        "\n",
        "        # Skip empty lines\n",
        "        if not line:\n",
        "            continue\n",
        "\n",
        "        # Regex for arithmetic/logic instructions (e.g., IADD R1, R2, R3)\n",
        "        match_arithmetic = re.match(r'^(IADD|ISUB|IMUL|IDIV|FADD|FSUB|FMUL|FDIV|AND|OR|XOR|NOT)\\s+(R\\d+),\\s*(R\\d+),\\s*(R\\d+)$', line)\n",
        "\n",
        "        # Regex for MOV instructions (e.g., MOV R8, R7 or MOV R8, 1000)\n",
        "        match_mov = re.match(r'^(MOV)\\s+(R\\d+),\\s*(R\\d+|\\d+)$', line)\n",
        "\n",
        "        # Regex for memory instructions with register or immediate address (e.g., LD R8, [R9] or LD R8, [1000])\n",
        "        match_memory = re.match(r'^(LD|ST)\\s+(R\\d+),\\s*\\[(R\\d+|\\d+)\\]$', line)\n",
        "\n",
        "        # Regex for NOP instruction\n",
        "        match_nop = re.match(r'^NOP$', line)\n",
        "\n",
        "        # Check if the operation is valid\n",
        "        op = line.split()[0] if line else None\n",
        "        if op not in valid_ops:\n",
        "            print(f\"Error: Unknown instruction `{op}`.\")\n",
        "            return []\n",
        "\n",
        "        if match_arithmetic:\n",
        "            op = match_arithmetic.group(1)\n",
        "            dest = match_arithmetic.group(2)\n",
        "            src1 = match_arithmetic.group(3)\n",
        "            src2 = match_arithmetic.group(4)\n",
        "\n",
        "            # Check if registers are valid (R0 to R31)\n",
        "            if not (0 <= int(dest[1:]) <= 31):\n",
        "                print(f\"Error: Invalid register name `{dest}`.\")\n",
        "                return []\n",
        "            if not (0 <= int(src1[1:]) <= 31):\n",
        "                print(f\"Error: Invalid register name `{src1}`.\")\n",
        "                return []\n",
        "            if not (0 <= int(src2[1:]) <= 31):\n",
        "                print(f\"Error: Invalid register name `{src2}`.\")\n",
        "                return []\n",
        "\n",
        "            instructions.append({'op': op, 'dest': dest, 'src1': src1, 'src2': src2, 'stages': pipeline_stages[op]})\n",
        "\n",
        "        elif match_mov:\n",
        "            op = match_mov.group(1)\n",
        "            dest = match_mov.group(2)\n",
        "            src1 = match_mov.group(3)\n",
        "\n",
        "            # Check if destination register is valid (R0 to R31)\n",
        "            if not (0 <= int(dest[1:]) <= 31):\n",
        "                print(f\"Error: Invalid register name `{dest}`.\")\n",
        "                return []\n",
        "\n",
        "            # Check if source is a register and valid (R0 to R31)\n",
        "            if src1.startswith('R') and not (0 <= int(src1[1:]) <= 31):\n",
        "                print(f\"Error: Invalid register name `{src1}`.\")\n",
        "                return []\n",
        "\n",
        "            instructions.append({'op': op, 'dest': dest, 'src1': src1, 'src2': None, 'stages': pipeline_stages[op]})\n",
        "\n",
        "        elif match_memory:\n",
        "            op = match_memory.group(1)\n",
        "            dest = match_memory.group(2)\n",
        "            src1 = match_memory.group(3)\n",
        "\n",
        "            # Check if destination register is valid (R0 to R31)\n",
        "            if not (0 <= int(dest[1:]) <= 31):\n",
        "                print(f\"Error: Invalid register name `{dest}`.\")\n",
        "                return []\n",
        "\n",
        "            # Check if source is a register and valid (R0 to R31)\n",
        "            if src1.startswith('R') and not (0 <= int(src1[1:]) <= 31):\n",
        "                print(f\"Error: Invalid register name `{src1}`.\")\n",
        "                return []\n",
        "\n",
        "            instructions.append({'op': op, 'dest': dest, 'src1': src1, 'src2': None, 'stages': pipeline_stages[op]})\n",
        "\n",
        "        elif match_nop:\n",
        "            instructions.append({'op': 'NOP', 'dest': None, 'src1': None, 'src2': None, 'stages': pipeline_stages['NOP']})\n",
        "\n",
        "        else:\n",
        "            # If the line doesn't match any regex, it's an unknown instruction\n",
        "            print(f\"Error: Unknown instruction `{line.split()[0]}`.\")\n",
        "            return []\n",
        "\n",
        "    return instructions\n",
        "\n",
        "# Main function\n",
        "def main():\n",
        "    # assembly_code = [\n",
        "    #     \"IADD R1, R2, R3\",\n",
        "    #     \"IMUL R4, R5, R6\",\n",
        "    #     \"LD R7, [R8]\",\n",
        "    #     \"ST R9, [R10]\",\n",
        "    #     \"FADD R11, R12, R13\",\n",
        "    #     \"FMUL R14, R15, R16\"\n",
        "    # ]\n",
        "\n",
        "    # assembly_code = [\n",
        "    #     \"IADD R1, R2, R3\",\n",
        "    #     \"IMUL R4, R5, R6\",\n",
        "    #     \"LD R7, [R8]\",\n",
        "    #     \"ST R9, [R10]\",\n",
        "    #     \"FADD R11, R12, R13\",\n",
        "    #     \"FADD R14, R15, R16\"\n",
        "    # ]\n",
        "\n",
        "    # assembly_code = [\n",
        "    #     \"IADD R1, R2, R3\",\n",
        "    #     \"IMUL R4, R5, R6\",\n",
        "    #     \"LD R7, [R8]\",\n",
        "    #     \"ST R9, [R10]\",\n",
        "    #     \"FADD R11, R12, R13\",\n",
        "    #     \"FADD R14, R15, R16\",\n",
        "    #     \"FADD R17, R18, R19\"\n",
        "    # ]\n",
        "\n",
        "    # assembly_code = [\n",
        "    #     \"IADD R1, R2, R3\",\n",
        "    #     \"FDIV R4, R5, R6\",\n",
        "    #     \"LD R7, [R8]\",\n",
        "    #     \"ST R9, [R10]\",\n",
        "    #     \"FADD R11, R12, R13\",\n",
        "    #     \"FADD R14, R15, R16\",\n",
        "    #     \"FADD R17, R18, R19\"\n",
        "    # ]\n",
        "\n",
        "    # assembly_code = [\n",
        "    #     \"IADD R1, R2, R3\",\n",
        "    #     \"IMUL R4, R5, R6\",\n",
        "    #     \"IADD R7, R8, R9\"\n",
        "    # ]\n",
        "\n",
        "    # assembly_code = [\n",
        "    #     \"IADD R1, R2, R3\",\n",
        "    #     \"IMUL R4, R5, R6\",\n",
        "    #     \"IADD R7, R8, R9\",\n",
        "    #     \"IADD R10, R11, R12\"\n",
        "    # ]\n",
        "\n",
        "    # assembly_code = [\n",
        "    #     \"LD R7, [1000]\",\n",
        "    #     \"IADD R1, R2, R3\",\n",
        "    #     \"FMUL R4, R5, R6\",\n",
        "    #     \"IADD R7, R8, R9\",\n",
        "    #     \"IADD R10, R11, R12\"\n",
        "    # ]\n",
        "\n",
        "    # assembly_code = [\n",
        "    #     \"LD R2, [1000]\",\n",
        "    #     \"LD R3, [2000]\",\n",
        "    #     \"IADD R1, R2, R3\",\n",
        "    #     \"LD R2, [3000]\",\n",
        "    #     \"IADD R4, R1, R2\",\n",
        "    #     \"IADD R4, R4, R1\",\n",
        "    #     \"IADD R4, R5, R6\"\n",
        "    # ]\n",
        "\n",
        "    # assembly_code = [\n",
        "    #     \"IADD R1, R2, R3\",\n",
        "    #     \"ISUB R1, R1, R2\"\n",
        "    # ]\n",
        "\n",
        "    # assembly_code = [\n",
        "    #     \"IADD R1, R2, R3\",\n",
        "    #     \"ISUB R1, R4, R2\"\n",
        "    # ]\n",
        "\n",
        "    # assembly_code = [\n",
        "    #     \"IDIV R3, R1, R3\",\n",
        "    #     \"IADD R1, R2, R3\",\n",
        "    #     \"ISUB R1, R4, R3\"\n",
        "    # ]\n",
        "\n",
        "    # assembly_code = [\n",
        "    #     \"IADD R1, R2, R3\",\n",
        "    #     \"IDIV R3, R1, R3\",\n",
        "    #     \"ISUB R1, R4, R3\"\n",
        "    # ]\n",
        "\n",
        "    # assembly_code = [\n",
        "    #     \"IDIV R3, R1, R3\",\n",
        "    #     \"IMUL R1, R2, R4\",\n",
        "    #     \"ISUB R6, R4, R5\"\n",
        "    # ]\n",
        "\n",
        "    # assembly_code = [\n",
        "    #     \"LD R2, [1000]\",\n",
        "    #     \"LD R3, [2000]\",\n",
        "    #     \"IADD R1, R2, R3\",\n",
        "    #     \"LD R2, [3000]\",\n",
        "    #     \"IADD R4, R1, R2\",\n",
        "    #     \"IADD R4, R4, R1\",\n",
        "    #     \"IADD R4, R5, R6\",\n",
        "    #     \"ST R4, [3000]\",\n",
        "    #     \"ST R4, [4000]\",\n",
        "    #     \"IADD R4, R5, R7\",\n",
        "    #     \"ST R4, [5000]\"\n",
        "    # ]\n",
        "\n",
        "    assembly_code = [\n",
        "        \"LD R0, [1000]\",\n",
        "        \"LD R1, [2000]\",\n",
        "        \"IADD R1, R1, R0\",\n",
        "        \"IMUL R1, R0, R0\",\n",
        "        \"IADD R1, R0, R0\"\n",
        "    ]\n",
        "\n",
        "    # assembly_code = [\n",
        "    #     \"LD R0, [1000]\",\n",
        "    #     \"LD R1, [2000]\",\n",
        "    #     \"IADD R1, R1, R0\",\n",
        "    #     \"IMUL R1, R0, R0\",\n",
        "    #     \"IDIV R1, R0, R0\"\n",
        "    # ]\n",
        "\n",
        "    # # calculator program\n",
        "    # assembly_code = [\n",
        "    #     \"LD R1, [1000]\",\n",
        "    #     \"LD R2, [2000]\",\n",
        "    #     \"IADD R3, R1, R2\",\n",
        "    #     \"ST R3, [3000]\",\n",
        "    #     \"ISUB R3, R1, R2\",\n",
        "    #     \"ST R3, [4000]\",\n",
        "    #     \"IMUL R3, R1, R2\",\n",
        "    #     \"ST R3, [5000]\",\n",
        "    #     \"IDIV R3, R1, R2\",\n",
        "    #     \"ST R3, [6000]\"\n",
        "    # ]\n",
        "\n",
        "    # # calculator program\n",
        "    # assembly_code = [\n",
        "    #     \"LD R1, [1000]\",\n",
        "    #     \"LD R2, [2000]\",\n",
        "    #     \"IADD R3, R1, R2\",\n",
        "    #     \"ISUB R4, R1, R2\",\n",
        "    #     \"IMUL R5, R1, R2\",\n",
        "    #     \"IDIV R6, R1, R2\",\n",
        "    #     \"ST R3, [3000]\",\n",
        "    #     \"ST R4, [4000]\",\n",
        "    #     \"ST R5, [5000]\",\n",
        "    #     \"ST R6, [6000]\"\n",
        "    # ]\n",
        "\n",
        "    instructions = parse_assembly(assembly_code)\n",
        "    if not instructions:\n",
        "        return\n",
        "    # updated_instructions, total_cycles = insert_nops_for_structural_hazards(instructions)\n",
        "    # updated_instructions, total_cycles = handle_raw_dependencies(updated_instructions, total_cycles)\n",
        "    # updated_instructions, total_cycles = handle_waw_and_war(updated_instructions, total_cycles)\n",
        "\n",
        "    total_cycles = 0\n",
        "    updated_instructions, total_cycles = handle_raw_dependencies(instructions, total_cycles)\n",
        "    updated_instructions, total_cycles = insert_nops_for_structural_hazards(updated_instructions)\n",
        "    updated_instructions, total_cycles = handle_waw_and_war(updated_instructions, total_cycles)\n",
        "    if not updated_instructions:\n",
        "        print(\"Register Spill\")\n",
        "        return\n",
        "\n",
        "    print(\"Updated Code with NOPs and Register Updates:\")\n",
        "    for instr in updated_instructions:\n",
        "        if instr['op'] == 'NOP':\n",
        "            print(\"NOP\")\n",
        "        else:\n",
        "            if instr['op'] in ['LD', 'ST']:\n",
        "                print(f\"{instr['op']} {instr['dest']}, [{instr['src1']}]\")\n",
        "            else:\n",
        "                print(f\"{instr['op']} {instr['dest']}, {instr['src1']}, {instr['src2']}\")\n",
        "\n",
        "    print(f\"\\nTotal clock cycles: {total_cycles}\")\n",
        "\n",
        "\n",
        "    # for i, instr in enumerate(updated_instructions):\n",
        "    #     if instr['op'] in ['LD', 'ST']:\n",
        "    #       print(f\"Instruction {i}: {instr['stages']} : {instr['op']} {instr['dest']}, [{instr['src1']}]\")\n",
        "    #     elif instr['op'] == 'NOP':\n",
        "    #       print(f\"Instruction {i}: {instr['stages']} : {instr['op']}\")\n",
        "    #     else:\n",
        "    #       print(f\"Instruction {i}: {instr['stages']} : {instr['op']} {instr['dest']}, {instr['src1']}, {instr['src2']}\")\n",
        "    print(\" \")\n",
        "    print(\" \")\n",
        "    display_functional_units(updated_instructions, total_cycles)\n",
        "    print(\" \")\n",
        "    print(\" \")\n",
        "    display_clock_cycle_execution(updated_instructions, total_cycles)\n",
        "\n",
        "if __name__ == \"__main__\":\n",
        "    main()"
      ],
      "metadata": {
        "colab": {
          "base_uri": "https://localhost:8080/"
        },
        "id": "MugKLzBgOZgE",
        "outputId": "93359d92-e185-46ea-9ce5-ccf0bc5fc4db"
      },
      "execution_count": null,
      "outputs": [
        {
          "output_type": "stream",
          "name": "stdout",
          "text": [
            "R0 : 2\n",
            "R1 : 0\n",
            "R2 : 0\n",
            "R3 : 0\n",
            "R4 : 0\n",
            "R5 : 0\n",
            "R6 : 0\n",
            "R7 : 0\n",
            "R8 : 0\n",
            "R9 : 0\n",
            "R10 : 0\n",
            "R11 : 0\n",
            "R12 : 0\n",
            "R13 : 0\n",
            "R14 : 0\n",
            "R15 : 0\n",
            "R16 : 0\n",
            "R17 : 0\n",
            "R18 : 0\n",
            "R19 : 0\n",
            "R20 : 0\n",
            "R21 : 0\n",
            "R22 : 0\n",
            "R23 : 0\n",
            "R24 : 0\n",
            "R25 : 0\n",
            "R26 : 0\n",
            "R27 : 0\n",
            "R28 : 0\n",
            "R29 : 0\n",
            "R30 : 0\n",
            "R31 : 0\n",
            "R0 : 1\n",
            "R1 : 2\n",
            "R2 : 0\n",
            "R3 : 0\n",
            "R4 : 0\n",
            "R5 : 0\n",
            "R6 : 0\n",
            "R7 : 0\n",
            "R8 : 0\n",
            "R9 : 0\n",
            "R10 : 0\n",
            "R11 : 0\n",
            "R12 : 0\n",
            "R13 : 0\n",
            "R14 : 0\n",
            "R15 : 0\n",
            "R16 : 0\n",
            "R17 : 0\n",
            "R18 : 0\n",
            "R19 : 0\n",
            "R20 : 0\n",
            "R21 : 0\n",
            "R22 : 0\n",
            "R23 : 0\n",
            "R24 : 0\n",
            "R25 : 0\n",
            "R26 : 0\n",
            "R27 : 0\n",
            "R28 : 0\n",
            "R29 : 0\n",
            "R30 : 0\n",
            "R31 : 0\n",
            "R0 : 0\n",
            "R1 : 1\n",
            "R2 : 0\n",
            "R3 : 0\n",
            "R4 : 0\n",
            "R5 : 0\n",
            "R6 : 0\n",
            "R7 : 0\n",
            "R8 : 0\n",
            "R9 : 0\n",
            "R10 : 0\n",
            "R11 : 0\n",
            "R12 : 0\n",
            "R13 : 0\n",
            "R14 : 0\n",
            "R15 : 0\n",
            "R16 : 0\n",
            "R17 : 0\n",
            "R18 : 0\n",
            "R19 : 0\n",
            "R20 : 0\n",
            "R21 : 0\n",
            "R22 : 0\n",
            "R23 : 0\n",
            "R24 : 0\n",
            "R25 : 0\n",
            "R26 : 0\n",
            "R27 : 0\n",
            "R28 : 0\n",
            "R29 : 0\n",
            "R30 : 0\n",
            "R31 : 0\n",
            "R0 : 0\n",
            "R1 : 7\n",
            "R2 : 0\n",
            "R3 : 0\n",
            "R4 : 0\n",
            "R5 : 0\n",
            "R6 : 0\n",
            "R7 : 0\n",
            "R8 : 0\n",
            "R9 : 0\n",
            "R10 : 0\n",
            "R11 : 0\n",
            "R12 : 0\n",
            "R13 : 0\n",
            "R14 : 0\n",
            "R15 : 0\n",
            "R16 : 0\n",
            "R17 : 0\n",
            "R18 : 0\n",
            "R19 : 0\n",
            "R20 : 0\n",
            "R21 : 0\n",
            "R22 : 0\n",
            "R23 : 0\n",
            "R24 : 0\n",
            "R25 : 0\n",
            "R26 : 0\n",
            "R27 : 0\n",
            "R28 : 0\n",
            "R29 : 0\n",
            "R30 : 0\n",
            "R31 : 0\n",
            "prev_instr :  {'op': 'IADD', 'dest': 'R1', 'src1': 'R1', 'src2': 'R0', 'stages': {'IF': 1, 'ID': 1, 'ADD': 6, 'WB': 1}}\n",
            "R1 : 6\n",
            "curr_instr before :  {'op': 'IMUL', 'dest': 'R1', 'src1': 'R0', 'src2': 'R0', 'stages': {'IF': 1, 'ID': 1, 'MUL': 12, 'WB': 1}}\n",
            "curr_instr after :  {'op': 'IMUL', 'dest': 'R2', 'src1': 'R0', 'src2': 'R0', 'stages': {'IF': 1, 'ID': 1, 'MUL': 12, 'WB': 1}}\n",
            "new_dest_reg :  R2\n",
            "R0 : 0\n",
            "R1 : 6\n",
            "R2 : 13\n",
            "R3 : 0\n",
            "R4 : 0\n",
            "R5 : 0\n",
            "R6 : 0\n",
            "R7 : 0\n",
            "R8 : 0\n",
            "R9 : 0\n",
            "R10 : 0\n",
            "R11 : 0\n",
            "R12 : 0\n",
            "R13 : 0\n",
            "R14 : 0\n",
            "R15 : 0\n",
            "R16 : 0\n",
            "R17 : 0\n",
            "R18 : 0\n",
            "R19 : 0\n",
            "R20 : 0\n",
            "R21 : 0\n",
            "R22 : 0\n",
            "R23 : 0\n",
            "R24 : 0\n",
            "R25 : 0\n",
            "R26 : 0\n",
            "R27 : 0\n",
            "R28 : 0\n",
            "R29 : 0\n",
            "R30 : 0\n",
            "R31 : 0\n",
            "R0 : 0\n",
            "R1 : 5\n",
            "R2 : 12\n",
            "R3 : 0\n",
            "R4 : 0\n",
            "R5 : 0\n",
            "R6 : 0\n",
            "R7 : 0\n",
            "R8 : 0\n",
            "R9 : 0\n",
            "R10 : 0\n",
            "R11 : 0\n",
            "R12 : 0\n",
            "R13 : 0\n",
            "R14 : 0\n",
            "R15 : 0\n",
            "R16 : 0\n",
            "R17 : 0\n",
            "R18 : 0\n",
            "R19 : 0\n",
            "R20 : 0\n",
            "R21 : 0\n",
            "R22 : 0\n",
            "R23 : 0\n",
            "R24 : 0\n",
            "R25 : 0\n",
            "R26 : 0\n",
            "R27 : 0\n",
            "R28 : 0\n",
            "R29 : 0\n",
            "R30 : 0\n",
            "R31 : 0\n",
            "R0 : 0\n",
            "R1 : 4\n",
            "R2 : 11\n",
            "R3 : 0\n",
            "R4 : 0\n",
            "R5 : 0\n",
            "R6 : 0\n",
            "R7 : 0\n",
            "R8 : 0\n",
            "R9 : 0\n",
            "R10 : 0\n",
            "R11 : 0\n",
            "R12 : 0\n",
            "R13 : 0\n",
            "R14 : 0\n",
            "R15 : 0\n",
            "R16 : 0\n",
            "R17 : 0\n",
            "R18 : 0\n",
            "R19 : 0\n",
            "R20 : 0\n",
            "R21 : 0\n",
            "R22 : 0\n",
            "R23 : 0\n",
            "R24 : 0\n",
            "R25 : 0\n",
            "R26 : 0\n",
            "R27 : 0\n",
            "R28 : 0\n",
            "R29 : 0\n",
            "R30 : 0\n",
            "R31 : 0\n",
            "R0 : 0\n",
            "R1 : 3\n",
            "R2 : 10\n",
            "R3 : 0\n",
            "R4 : 0\n",
            "R5 : 0\n",
            "R6 : 0\n",
            "R7 : 0\n",
            "R8 : 0\n",
            "R9 : 0\n",
            "R10 : 0\n",
            "R11 : 0\n",
            "R12 : 0\n",
            "R13 : 0\n",
            "R14 : 0\n",
            "R15 : 0\n",
            "R16 : 0\n",
            "R17 : 0\n",
            "R18 : 0\n",
            "R19 : 0\n",
            "R20 : 0\n",
            "R21 : 0\n",
            "R22 : 0\n",
            "R23 : 0\n",
            "R24 : 0\n",
            "R25 : 0\n",
            "R26 : 0\n",
            "R27 : 0\n",
            "R28 : 0\n",
            "R29 : 0\n",
            "R30 : 0\n",
            "R31 : 0\n",
            "R0 : 0\n",
            "R1 : 2\n",
            "R2 : 9\n",
            "R3 : 0\n",
            "R4 : 0\n",
            "R5 : 0\n",
            "R6 : 0\n",
            "R7 : 0\n",
            "R8 : 0\n",
            "R9 : 0\n",
            "R10 : 0\n",
            "R11 : 0\n",
            "R12 : 0\n",
            "R13 : 0\n",
            "R14 : 0\n",
            "R15 : 0\n",
            "R16 : 0\n",
            "R17 : 0\n",
            "R18 : 0\n",
            "R19 : 0\n",
            "R20 : 0\n",
            "R21 : 0\n",
            "R22 : 0\n",
            "R23 : 0\n",
            "R24 : 0\n",
            "R25 : 0\n",
            "R26 : 0\n",
            "R27 : 0\n",
            "R28 : 0\n",
            "R29 : 0\n",
            "R30 : 0\n",
            "R31 : 0\n",
            "prev_instr :  {'op': 'IADD', 'dest': 'R1', 'src1': 'R1', 'src2': 'R0', 'stages': {'IF': 1, 'ID': 1, 'ADD': 6, 'WB': 1}}\n",
            "R1 : 1\n",
            "curr_instr before :  {'op': 'IADD', 'dest': 'R1', 'src1': 'R0', 'src2': 'R0', 'stages': {'IF': 1, 'ID': 1, 'ADD': 6, 'WB': 1}}\n",
            "curr_instr after :  {'op': 'IADD', 'dest': 'R0', 'src1': 'R0', 'src2': 'R0', 'stages': {'IF': 1, 'ID': 1, 'ADD': 6, 'WB': 1}}\n",
            "new_dest_reg :  R0\n",
            "R0 : 7\n",
            "R1 : 1\n",
            "R2 : 8\n",
            "R3 : 0\n",
            "R4 : 0\n",
            "R5 : 0\n",
            "R6 : 0\n",
            "R7 : 0\n",
            "R8 : 0\n",
            "R9 : 0\n",
            "R10 : 0\n",
            "R11 : 0\n",
            "R12 : 0\n",
            "R13 : 0\n",
            "R14 : 0\n",
            "R15 : 0\n",
            "R16 : 0\n",
            "R17 : 0\n",
            "R18 : 0\n",
            "R19 : 0\n",
            "R20 : 0\n",
            "R21 : 0\n",
            "R22 : 0\n",
            "R23 : 0\n",
            "R24 : 0\n",
            "R25 : 0\n",
            "R26 : 0\n",
            "R27 : 0\n",
            "R28 : 0\n",
            "R29 : 0\n",
            "R30 : 0\n",
            "R31 : 0\n",
            "Updated Code with NOPs and Register Updates:\n",
            "LD R0, [1000]\n",
            "LD R1, [2000]\n",
            "NOP\n",
            "IADD R1, R1, R0\n",
            "IMUL R2, R0, R0\n",
            "NOP\n",
            "NOP\n",
            "NOP\n",
            "NOP\n",
            "IADD R0, R0, R0\n",
            "\n",
            "Total clock cycles: 19\n",
            " \n",
            " \n",
            "Functional Units Execution:\n",
            "   |       ADD       |       MUL       |    DIV     |   FADD   |   FMUL   |   FDIV   |    AND     | OR  |    XOR     |    NOT     |      MEM      |\n",
            " 1 |                 |                 |            |          |          |          |            |     |            |            | LD R0, [1000] |\n",
            " 2 |                 |                 |            |          |          |          |            |     |            |            | LD R1, [2000] |\n",
            " 3 |       NOP       |       NOP       |    NOP     |   NOP    |   NOP    |   NOP    |    NOP     | NOP |    NOP     |    NOP     |      NOP      |\n",
            " 4 | IADD R1, R1, R0 |                 |            |          |          |          |            |     |            |            |               |\n",
            " 5 |                 | IMUL R2, R0, R0 |            |          |          |          |            |     |            |            |               |\n",
            " 6 |       NOP       |       NOP       |    NOP     |   NOP    |   NOP    |   NOP    |    NOP     | NOP |    NOP     |    NOP     |      NOP      |\n",
            " 7 |       NOP       |       NOP       |    NOP     |   NOP    |   NOP    |   NOP    |    NOP     | NOP |    NOP     |    NOP     |      NOP      |\n",
            " 8 |       NOP       |       NOP       |    NOP     |   NOP    |   NOP    |   NOP    |    NOP     | NOP |    NOP     |    NOP     |      NOP      |\n",
            " 9 |       NOP       |       NOP       |    NOP     |   NOP    |   NOP    |   NOP    |    NOP     | NOP |    NOP     |    NOP     |      NOP      |\n",
            "10 | IADD R0, R0, R0 |                 |            |          |          |          |            |     |            |            |               |\n",
            " \n",
            " \n",
            "Clock Cycle Execution:\n",
            "                     |   1   |   2   |   3   |   4   |   5   |   6   |   7   |   8   |   9   |  10   |  11   |  12   |  13   |  14   |  15   |  16   |  17   |  18   |  19   |\n",
            "1: LD R0, [1000]    |  IF   |  ID   |  MEM  |  WB   |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |\n",
            "2: LD R1, [2000]    |       |  IF   |  ID   |  MEM  |  WB   |       |       |       |       |       |       |       |       |       |       |       |       |       |       |\n",
            "3: NOP              |       |       |  IF   |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |\n",
            "4: IADD R1, R1, R0  |       |       |       |  IF   |  ID   |  ADD  |  ADD  |  ADD  |  ADD  |  ADD  |  ADD  |  WB   |       |       |       |       |       |       |       |\n",
            "5: IMUL R2, R0, R0  |       |       |       |       |  IF   |  ID   |  MUL  |  MUL  |  MUL  |  MUL  |  MUL  |  MUL  |  MUL  |  MUL  |  MUL  |  MUL  |  MUL  |  MUL  |  WB   |\n",
            "6: NOP              |       |       |       |       |       |  IF   |       |       |       |       |       |       |       |       |       |       |       |       |       |\n",
            "7: NOP              |       |       |       |       |       |       |  IF   |       |       |       |       |       |       |       |       |       |       |       |       |\n",
            "8: NOP              |       |       |       |       |       |       |       |  IF   |       |       |       |       |       |       |       |       |       |       |       |\n",
            "9: NOP              |       |       |       |       |       |       |       |       |  IF   |       |       |       |       |       |       |       |       |       |       |\n",
            "10: IADD R0, R0, R0 |       |       |       |       |       |       |       |       |       |  IF   |  ID   |  ADD  |  ADD  |  ADD  |  ADD  |  ADD  |  ADD  |  WB   |       |\n"
          ]
        }
      ]
    },
    {
      "cell_type": "code",
      "source": [
        "import re\n",
        "\n",
        "# Define pipeline stages and latencies\n",
        "pipeline_stages = {\n",
        "    # integer\n",
        "    'IADD': {'IF': 1, 'ID': 1, 'ADD': 6, 'WB': 1},\n",
        "    'ISUB': {'IF': 1, 'ID': 1, 'ADD': 6, 'WB': 1},\n",
        "    'IMUL': {'IF': 1, 'ID': 1, 'MUL': 12, 'WB': 1},\n",
        "    'IDIV': {'IF': 1, 'ID': 1, 'DIV': 24, 'WB': 1},\n",
        "\n",
        "    # floating\n",
        "    'FADD': {'IF': 1, 'ID': 1, 'FADD': 18, 'WB': 1},\n",
        "    'FSUB': {'IF': 1, 'ID': 1, 'FADD': 18, 'WB': 1},\n",
        "    'FMUL': {'IF': 1, 'ID': 1, 'FMUL': 30, 'WB': 1},\n",
        "    'FDIV': {'IF': 1, 'ID': 1, 'FDIV': 60, 'WB': 1},\n",
        "\n",
        "    # logical operations\n",
        "    'AND': {'IF': 1, 'ID': 1, 'AND': 1, 'WB': 1},\n",
        "    'OR': {'IF': 1, 'ID': 1, 'OR': 1, 'WB': 1},\n",
        "    'XOR': {'IF': 1, 'ID': 1, 'XOR': 1, 'WB': 1},\n",
        "    'NOT': {'IF': 1, 'ID': 1, 'NOT': 1, 'WB': 1},\n",
        "\n",
        "    # load and store\n",
        "    'LD': {'IF': 1, 'ID': 1, 'MEM': 1, 'WB': 1},\n",
        "    'ST': {'IF': 1, 'ID': 1, 'MEM': 1, 'WB': 1},\n",
        "\n",
        "    # NOP\n",
        "    'NOP': {'IF': 1},\n",
        "\n",
        "    # move\n",
        "    'MOV': {'IF': 1, 'ID': 1, 'MOV': 1, 'WB': 1}\n",
        "}\n",
        "\n",
        "def get_functional_unit_and_latency(stages):\n",
        "    functional_units = ['ADD', 'MUL', 'DIV', 'FADD', 'FMUL', 'FDIV', 'MEM']\n",
        "    for stage, latency in stages.items():\n",
        "        if stage in functional_units:\n",
        "            return stage, latency\n",
        "    return None, None  # No functional unit found\n",
        "\n",
        "def display_clock_cycle_execution(updated_instructions, total_cycles):\n",
        "    # Initialize a timeline for each instruction\n",
        "    timeline = {}\n",
        "    for i, instr in enumerate(updated_instructions):\n",
        "        timeline[i] = [' '] * total_cycles  # Initialize with empty spaces for all clock cycles\n",
        "\n",
        "    # Track the start cycle for each instruction\n",
        "    for i, instr in enumerate(updated_instructions):\n",
        "        stages = instr['stages']\n",
        "        current_cycle = i  # Start at cycle i (0-based index)\n",
        "\n",
        "        # Always display IF and ID first\n",
        "        timeline[i][current_cycle] = 'IF'\n",
        "        current_cycle += 1\n",
        "        timeline[i][current_cycle] = 'ID'\n",
        "        current_cycle += 1\n",
        "\n",
        "        # Add wait cycles (`_`) if any\n",
        "        if 'wait_cycles' in instr:\n",
        "            for cycle in range(current_cycle, current_cycle + instr['wait_cycles']):\n",
        "                if cycle < total_cycles:\n",
        "                    timeline[i][cycle] = '_'\n",
        "            current_cycle += instr['wait_cycles']\n",
        "\n",
        "        # Fill the timeline for the remaining stages\n",
        "        for stage, latency in stages.items():\n",
        "            if stage not in ['IF', 'ID']:  # Skip IF and ID since they are already handled\n",
        "                for cycle in range(current_cycle, current_cycle + latency):\n",
        "                    if cycle < total_cycles:\n",
        "                        timeline[i][cycle] = stage\n",
        "                current_cycle += latency\n",
        "\n",
        "    # Determine maximum stage name length for uniform spacing\n",
        "    max_stage_length = max(len(stage) for instr in updated_instructions for stage in instr['stages'])\n",
        "    max_cycle_length = len(str(total_cycles))  # Maximum length of clock cycle numbers\n",
        "\n",
        "    # Define column width based on the maximum length\n",
        "    column_width = max(max_stage_length, max_cycle_length) + 2  # Add padding\n",
        "\n",
        "    # Determine the maximum instruction name length for dynamic spacing\n",
        "    max_instr_length = max(\n",
        "        len(f\"{i + 1}: {instr['op']} {instr['dest']}, {instr['src1']}, {instr['src2']}\")\n",
        "        if instr['op'] not in ['LD', 'ST', 'NOP']\n",
        "        else len(f\"{i + 1}: {instr['op']} {instr['dest']}, [{instr['src1']}]\")\n",
        "        if instr['op'] in ['LD', 'ST']\n",
        "        else len(f\"{i + 1}: NOP\")\n",
        "        for i, instr in enumerate(updated_instructions)\n",
        "    )\n",
        "\n",
        "    # Print the timeline\n",
        "    print(\"Clock Cycle Execution:\")\n",
        "    print(\" \" * (max_instr_length + 2) + \"|\", end=\"\")\n",
        "    for cycle in range(1, total_cycles + 1):\n",
        "        print(f\" {cycle:^{column_width}} |\", end=\"\")  # Center-align clock cycles\n",
        "    print()\n",
        "\n",
        "    for i, instr in enumerate(updated_instructions):\n",
        "        # Display the instruction name with index\n",
        "        if instr['op'] in ['LD', 'ST']:\n",
        "            instruction_name = f\"{i + 1}: {instr['op']} {instr['dest']}, [{instr['src1']}]\"\n",
        "        elif instr['op'] == 'NOP':\n",
        "            instruction_name = f\"{i + 1}: NOP\"\n",
        "        else:\n",
        "            instruction_name = f\"{i + 1}: {instr['op']} {instr['dest']}, {instr['src1']}, {instr['src2']}\"\n",
        "\n",
        "        # Print the instruction name and its stages\n",
        "        print(f\"{instruction_name: <{max_instr_length}} |\", end=\"\")\n",
        "        for cycle in range(total_cycles):\n",
        "            stage = timeline[i][cycle]\n",
        "            print(f\" {stage:^{column_width}} |\", end=\"\")  # Center-align stages\n",
        "        print()\n",
        "\n",
        "def display_functional_units(updated_instructions, total_cycles):\n",
        "    # Define the functional units\n",
        "    functional_units = ['ADD', 'MUL', 'DIV', 'FADD', 'FMUL', 'FDIV', 'AND', 'OR', 'XOR', 'NOT', 'MEM']\n",
        "\n",
        "    # Initialize a timeline for each functional unit\n",
        "    timeline = {unit: [' '] * len(updated_instructions) for unit in functional_units}\n",
        "\n",
        "    # Track the start cycle for each instruction\n",
        "    for i, instr in enumerate(updated_instructions):\n",
        "        stages = instr['stages']\n",
        "        functional_unit, _ = get_functional_unit_and_latency(stages)\n",
        "        # print(\"functional_unit : \", functional_unit)\n",
        "\n",
        "        # Format the full instruction string\n",
        "        if instr['op'] in ['LD', 'ST']:\n",
        "            instruction_str = f\"{instr['op']} {instr['dest']}, [{instr['src1']}]\"\n",
        "        elif instr['op'] == 'NOP':\n",
        "            instruction_str = \"NOP\"\n",
        "        else:\n",
        "            instruction_str = f\"{instr['op']} {instr['dest']}, {instr['src1']}, {instr['src2']}\"\n",
        "\n",
        "        if functional_unit:\n",
        "            # Place the instruction only in its corresponding functional unit\n",
        "            timeline[functional_unit][i] = instruction_str\n",
        "        else:\n",
        "            # Handle NOP instructions (display in all functional units)\n",
        "            for unit in functional_units:\n",
        "                timeline[unit][i] = instruction_str\n",
        "\n",
        "    # Determine the maximum instruction length for each functional unit\n",
        "    max_instr_lengths = {unit: 0 for unit in functional_units}\n",
        "    for unit in functional_units:\n",
        "        for i in range(len(updated_instructions)):\n",
        "            instruction = timeline[unit][i]\n",
        "            if len(instruction) > max_instr_lengths[unit]:\n",
        "                max_instr_lengths[unit] = len(instruction)\n",
        "\n",
        "    # Adjust spacing based on the number of letters in the unit name\n",
        "    for unit in functional_units:\n",
        "        if len(unit) == 3:  # 3-letter units (DIV, AND, XOR, NOT, etc.)\n",
        "            max_instr_lengths[unit] = max(max_instr_lengths[unit], 10)  # More spacing\n",
        "        elif len(unit) == 4:  # 4-letter units (FADD, FMUL, FDIV, etc.)\n",
        "            max_instr_lengths[unit] = max(max_instr_lengths[unit], 8)  # Less spacing\n",
        "        else:  # Other units (e.g., MEM)\n",
        "            max_instr_lengths[unit] = max(max_instr_lengths[unit], len(unit))\n",
        "\n",
        "    # Print the functional units horizontally at the top\n",
        "    print(\"Functional Units Execution:\")\n",
        "    print(\" \" * len(str(len(updated_instructions))) + \" |\", end=\"\")\n",
        "    for unit in functional_units:\n",
        "        print(f\" {unit:^{max_instr_lengths[unit]}} |\", end=\"\")\n",
        "    print()\n",
        "\n",
        "    # Print the instruction number and the timeline\n",
        "    for i in range(len(updated_instructions)):\n",
        "        print(f\"{i + 1:>{len(str(len(updated_instructions)))}} |\", end=\"\")\n",
        "        for unit in functional_units:\n",
        "            stage = timeline[unit][i]\n",
        "            print(f\" {stage:^{max_instr_lengths[unit]}} |\", end=\"\")\n",
        "        print()\n",
        "\n",
        "# Function to handle structural and raw hazards\n",
        "def handle_hazards(instructions):\n",
        "    updated_instructions = []\n",
        "    total_cycles = 0\n",
        "\n",
        "    for i, instruction in enumerate(instructions):\n",
        "        if i > 0:\n",
        "            curr_instr = instructions[i]\n",
        "            curr_func_unit, curr_func_latency = get_functional_unit_and_latency(curr_instr['stages'])\n",
        "\n",
        "            # Track wait cycles for structural and RAW hazards\n",
        "            structural_wait = 0\n",
        "\n",
        "            # Check for structural hazards (same functional unit)\n",
        "            for j in range(i - 1, -1, -1):\n",
        "                prev_instr = instructions[j]\n",
        "                prev_func_unit, prev_func_latency = get_functional_unit_and_latency(prev_instr['stages'])\n",
        "\n",
        "                # Structural hazard: Same functional unit\n",
        "                if prev_func_unit is not None and curr_func_unit == prev_func_unit:\n",
        "                    # Calculate the number of wait cycles needed\n",
        "                    structural_wait = max(structural_wait, (j - i + sum(prev_instr['stages'].values()) - 3)) + prev_instr.get('wait_cycles', 0)  # 3 for IF, ID and WB\n",
        "                    # wait_cycles = max(wait_cycles, structural_wait)\n",
        "                    break  # Stop after finding the first conflict\n",
        "\n",
        "            # Check for RAW hazards (data dependencies)\n",
        "            raw_wait = 0\n",
        "            curr_registers = []\n",
        "            if 'src1' in curr_instr and curr_instr['src1'] is not None:\n",
        "                curr_registers.append(curr_instr['src1'])\n",
        "            if 'src2' in curr_instr and curr_instr['src2'] is not None:\n",
        "                curr_registers.append(curr_instr['src2'])\n",
        "            if 'dest' in curr_instr and curr_instr['dest'] is not None and curr_instr['op'] == 'ST':\n",
        "                curr_registers.append(curr_instr['dest'])\n",
        "\n",
        "            for j in range(i - 1, -1, -1):\n",
        "                prev_instr = instructions[j]\n",
        "                # Check if the previous instruction writes to a register used by the current instruction\n",
        "                if 'dest' in prev_instr and prev_instr['dest'] is not None and prev_instr['op'] != 'ST':\n",
        "                    prev_dest_register = prev_instr['dest']\n",
        "                    if prev_dest_register in curr_registers:\n",
        "                        # Calculate the number of wait cycles needed\n",
        "                        raw_wait = max(raw_wait, (j + sum(prev_instr['stages'].values())) - (i + 2)) + prev_instr.get('wait_cycles', 0)  # 2 for IF and ID\n",
        "                        # wait_cycles = max(wait_cycles, raw_wait)\n",
        "                        break\n",
        "\n",
        "            # Add wait cycles to the current instruction\n",
        "            # if wait_cycles > 0:\n",
        "            #     if 'wait_cycles' not in curr_instr:\n",
        "            #         curr_instr['wait_cycles'] = 0\n",
        "            #     curr_instr['wait_cycles'] += wait_cycles\n",
        "            if structural_wait >= raw_wait:\n",
        "                # if 'wait_cycles' not in curr_instr:\n",
        "                #     curr_instr['wait_cycles'] = 0\n",
        "                curr_instr['wait_cycles'] = structural_wait\n",
        "                print(\"structural_wait : \", structural_wait)\n",
        "            else:\n",
        "                # if 'wait_cycles' not in curr_instr:\n",
        "                #     curr_instr['wait_cycles'] = 0\n",
        "                curr_instr['wait_cycles'] = raw_wait\n",
        "                print(\"raw_wait : \", raw_wait)\n",
        "\n",
        "        # Add the current instruction\n",
        "        # updated_instructions.append(instruction)\n",
        "        print(f\"instruction : {instruction}, curr_instr['wait_cycles'] : {instruction.get('wait_cycles', 0)}\")\n",
        "\n",
        "        # Update total_cycles\n",
        "        time = sum(instruction['stages'].values())\n",
        "        total_cycles = max(i + time + instruction.get('wait_cycles', 0), total_cycles)\n",
        "\n",
        "    return instructions, total_cycles\n",
        "\n",
        "def handle_waw_and_war(updated_instructions, total_cycles):\n",
        "    # Initialize a register counter to track availability\n",
        "    register_counter = {f'R{i}': 0 for i in range(32)}  # R0 to R31\n",
        "    # register_counter = {f'R{i}': 0 for i in range(2)}  # R0 to R1\n",
        "\n",
        "    # Function to find the next available register\n",
        "    def find_available_register():\n",
        "        for reg, counter in register_counter.items():\n",
        "            if counter == 0:\n",
        "                return reg\n",
        "        return None  # No available register (should not happen in normal cases)\n",
        "\n",
        "    def find_available_register2(reg2):\n",
        "        for reg, counter in register_counter.items():\n",
        "            if counter == 0 and reg != reg2:\n",
        "                return reg\n",
        "        return None  # No available register (should not happen in normal cases)\n",
        "\n",
        "    # Iterate through instructions to handle WAW and WAR\n",
        "    i = 0\n",
        "    while i < len(updated_instructions):\n",
        "        curr_instr = updated_instructions[i]\n",
        "\n",
        "        # # Skip NOP instructions\n",
        "        # if curr_instr['op'] == 'NOP':\n",
        "        #     i += 1\n",
        "        #     continue\n",
        "\n",
        "        # Get the destination register of the current instruction\n",
        "        if 'dest' in curr_instr and curr_instr['op'] != 'ST':\n",
        "          dest_reg = curr_instr['dest']\n",
        "        else:\n",
        "          dest_reg = None\n",
        "\n",
        "        # Handle WAW (Write-After-Write) hazard\n",
        "        if dest_reg is not None:\n",
        "            new_dest_reg = None\n",
        "\n",
        "            # Check if any previous instruction reads from the destination register\n",
        "            for j in range(i - 1, -1, -1):\n",
        "                prev_instr = updated_instructions[j]\n",
        "                if ('dest' in prev_instr and prev_instr['dest'] == dest_reg and prev_instr['op'] != 'ST' and register_counter[dest_reg] != 0):\n",
        "                    # Find a new available register\n",
        "                    new_dest_reg = find_available_register()\n",
        "\n",
        "                    k = i + 1\n",
        "                    found = False\n",
        "                    while k < len(updated_instructions):\n",
        "                      subsequent_instr = updated_instructions[k]\n",
        "                      if 'src1' in subsequent_instr and subsequent_instr['src1'] == new_dest_reg:\n",
        "                          found = True\n",
        "                          break\n",
        "                      if 'src2' in subsequent_instr and subsequent_instr['src2'] == new_dest_reg:\n",
        "                          found = True\n",
        "                          break\n",
        "                      if 'dest' in subsequent_instr and subsequent_instr['op'] == 'ST' and subsequent_instr['dest'] == new_dest_reg:\n",
        "                          found = True\n",
        "                          break\n",
        "                      k+=1\n",
        "\n",
        "                    if found == True:\n",
        "                      new_dest_reg = find_available_register2(new_dest_reg)\n",
        "\n",
        "                    print(\"prev_instr : \", prev_instr)\n",
        "                    print(f\"{dest_reg} : {register_counter[dest_reg]}\")\n",
        "                    if new_dest_reg is None:\n",
        "                        print(\"Error: No available registers.\")\n",
        "                        # return updated_instructions, total_cycles\n",
        "                        return [], total_cycles\n",
        "\n",
        "                        # # No available register, find the register with the smallest counter\n",
        "                        # min_reg, min_counter = min(register_counter.items(), key=lambda x: x[1])  # Find register with smallest counter\n",
        "                        # if min_reg is None:\n",
        "                        #     print(\"Error: No registers available.\")\n",
        "                        #     return updated_instructions, total_cycles\n",
        "\n",
        "                        # # Insert NOPs equal to the smallest counter value\n",
        "                        # nops_needed = min_counter\n",
        "                        # print(\"nops_needed : \", nops_needed)\n",
        "                        # for _ in range(nops_needed):\n",
        "                        #     updated_instructions.insert(i, {'op': 'NOP', 'stages': pipeline_stages['NOP']})\n",
        "                        #     total_cycles += 1  # Increment total cycles\n",
        "\n",
        "                        # # Reset the counter for the selected register\n",
        "                        # register_counter[min_reg] = 0\n",
        "                        # new_dest_reg = min_reg\n",
        "\n",
        "                    # Update the destination register of the current instruction\n",
        "                    print(\"curr_instr before : \", curr_instr)\n",
        "                    curr_instr['dest'] = new_dest_reg\n",
        "                    print(\"curr_instr after : \", curr_instr)\n",
        "                    print(\"new_dest_reg : \", new_dest_reg)\n",
        "\n",
        "                    if new_dest_reg is not None:\n",
        "                        break\n",
        "\n",
        "            if new_dest_reg is not None:\n",
        "                k = i + 1\n",
        "                # Update subsequent instructions that use the old destination register\n",
        "                # for k in range(i + 1, len(updated_instructions)):\n",
        "                while k < len(updated_instructions):\n",
        "                    subsequent_instr = updated_instructions[k]\n",
        "                    if 'src1' in subsequent_instr and subsequent_instr['src1'] == dest_reg:\n",
        "                        subsequent_instr['src1'] = new_dest_reg\n",
        "                        print(\"subsequent_instr : \", subsequent_instr)\n",
        "                    if 'src2' in subsequent_instr and subsequent_instr['src2'] == dest_reg:\n",
        "                        subsequent_instr['src2'] = new_dest_reg\n",
        "                        print(\"subsequent_instr : \", subsequent_instr)\n",
        "                    if 'dest' in subsequent_instr and subsequent_instr['op'] == 'ST' and subsequent_instr['dest'] == dest_reg:\n",
        "                        subsequent_instr['dest'] = new_dest_reg\n",
        "                        print(\"subsequent_instr : \", subsequent_instr)\n",
        "                    if 'dest' in subsequent_instr and subsequent_instr['op'] != 'ST' and subsequent_instr['dest'] == dest_reg:\n",
        "                        break\n",
        "                    k+=1\n",
        "\n",
        "\n",
        "            # Update the register counter for the new destination register\n",
        "            if new_dest_reg is not None:\n",
        "              register_counter[new_dest_reg] = sum(curr_instr['stages'].values()) - 2  # Exclude IF and ID stages\n",
        "\n",
        "        # # Handle WAR (Write-After-Read) hazard\n",
        "        # if dest_reg is not None:\n",
        "        #     # Check if any previous instruction reads from the destination register\n",
        "        #     for j in range(i - 1, -1, -1):\n",
        "        #         prev_instr = updated_instructions[j]\n",
        "        #         if ('src1' in prev_instr and prev_instr['src1'] == dest_reg) or \\\n",
        "        #         ('src2' in prev_instr and prev_instr['src2'] == dest_reg) or \\\n",
        "        #         ('dest' in prev_instr and prev_instr['op'] == 'ST' and prev_instr['dest'] == dest_reg):\n",
        "        #             # Find a new available register\n",
        "        #             new_dest_reg = find_available_register()\n",
        "        #             if new_dest_reg is None:\n",
        "        #                 print(\"Error: No available registers.\")\n",
        "        #                 return updated_instructions, total_cycles\n",
        "\n",
        "        #             # Update the destination register of the current instruction\n",
        "        #             curr_instr['dest'] = new_dest_reg\n",
        "\n",
        "        #             # Update subsequent instructions that use the old destination register\n",
        "        #             for k in range(i + 1, len(updated_instructions)):\n",
        "        #                 subsequent_instr = updated_instructions[k]\n",
        "        #                 if 'src1' in subsequent_instr and subsequent_instr['src1'] == dest_reg:\n",
        "        #                     subsequent_instr['src1'] = new_dest_reg\n",
        "        #                 if 'src2' in subsequent_instr and subsequent_instr['src2'] == dest_reg:\n",
        "        #                     subsequent_instr['src2'] = new_dest_reg\n",
        "        #                 if 'dest' in subsequent_instr and subsequent_instr['op'] == 'ST' and subsequent_instr['dest'] == dest_reg:\n",
        "        #                     subsequent_instr['dest'] = new_dest_reg\n",
        "\n",
        "        #             # Update the register counter for the new destination register\n",
        "        #             register_counter[new_dest_reg] = sum(curr_instr['stages'].values()) - 2  # Exclude IF and ID stages\n",
        "        #             break\n",
        "\n",
        "        # # Update the register counter for the destination register\n",
        "        # if dest_reg is not None:\n",
        "        #     register_counter[dest_reg] = sum(curr_instr['stages'].values()) - 2  # Exclude IF and ID stages\n",
        "\n",
        "\n",
        "        # if 'src1' in curr_instr and curr_instr['src1'] is not None and \\\n",
        "        # curr_instr['src1'] in {'R{i}': 0 for i in range(32)} and register_counter[curr_instr['src1']] == 0:\n",
        "        #   register_counter[curr_instr['src1']] = sum(curr_instr['stages'].values()) - 2\n",
        "        # if 'src2' in curr_instr and curr_instr['src2'] is not None and register_counter[curr_instr['src2']] == 0:\n",
        "        #   register_counter[curr_instr['src2']] = sum(curr_instr['stages'].values()) - 2\n",
        "        if 'dest' in curr_instr and curr_instr['dest'] is not None and \\\n",
        "         curr_instr['op'] != 'ST' and register_counter[curr_instr['dest']] == 0:\n",
        "          register_counter[curr_instr['dest']] = sum(curr_instr['stages'].values()) - 2\n",
        "\n",
        "        # Decrement the counter for all registers at each clock cycle\n",
        "        for reg in register_counter:\n",
        "            print(f\"{reg} : {register_counter[reg]}\")\n",
        "            if register_counter[reg] > 0:\n",
        "                register_counter[reg] -= 1\n",
        "\n",
        "        i += 1\n",
        "\n",
        "    return updated_instructions, total_cycles\n",
        "\n",
        "# Function to parse assembly code\n",
        "import re\n",
        "\n",
        "def parse_assembly(assembly):\n",
        "    instructions = []\n",
        "    valid_ops = ['IADD', 'ISUB', 'IMUL', 'IDIV', 'FADD', 'FSUB', 'FMUL', 'FDIV', 'AND', 'OR', 'XOR', 'NOT', 'LD', 'ST', 'MOV', 'NOP']\n",
        "\n",
        "    for line in assembly:\n",
        "        line = line.strip()\n",
        "\n",
        "        # Skip empty lines\n",
        "        if not line:\n",
        "            continue\n",
        "\n",
        "        # Regex for arithmetic/logic instructions (e.g., IADD R1, R2, R3)\n",
        "        match_arithmetic = re.match(r'^(IADD|ISUB|IMUL|IDIV|FADD|FSUB|FMUL|FDIV|AND|OR|XOR|NOT)\\s+(R\\d+),\\s*(R\\d+),\\s*(R\\d+)$', line)\n",
        "\n",
        "        # Regex for MOV instructions (e.g., MOV R8, R7 or MOV R8, 1000)\n",
        "        match_mov = re.match(r'^(MOV)\\s+(R\\d+),\\s*(R\\d+|\\d+)$', line)\n",
        "\n",
        "        # Regex for memory instructions with register or immediate address (e.g., LD R8, [R9] or LD R8, [1000])\n",
        "        match_memory = re.match(r'^(LD|ST)\\s+(R\\d+),\\s*\\[(R\\d+|\\d+)\\]$', line)\n",
        "\n",
        "        # Regex for NOP instruction\n",
        "        match_nop = re.match(r'^NOP$', line)\n",
        "\n",
        "        # Check if the operation is valid\n",
        "        op = line.split()[0] if line else None\n",
        "        if op not in valid_ops:\n",
        "            print(f\"Error: Unknown instruction `{op}`.\")\n",
        "            return []\n",
        "\n",
        "        if match_arithmetic:\n",
        "            op = match_arithmetic.group(1)\n",
        "            dest = match_arithmetic.group(2)\n",
        "            src1 = match_arithmetic.group(3)\n",
        "            src2 = match_arithmetic.group(4)\n",
        "\n",
        "            # Check if registers are valid (R0 to R31)\n",
        "            if not (0 <= int(dest[1:]) <= 31):\n",
        "                print(f\"Error: Invalid register name `{dest}`.\")\n",
        "                return []\n",
        "            if not (0 <= int(src1[1:]) <= 31):\n",
        "                print(f\"Error: Invalid register name `{src1}`.\")\n",
        "                return []\n",
        "            if not (0 <= int(src2[1:]) <= 31):\n",
        "                print(f\"Error: Invalid register name `{src2}`.\")\n",
        "                return []\n",
        "\n",
        "            instructions.append({'op': op, 'dest': dest, 'src1': src1, 'src2': src2, 'stages': pipeline_stages[op]})\n",
        "\n",
        "        elif match_mov:\n",
        "            op = match_mov.group(1)\n",
        "            dest = match_mov.group(2)\n",
        "            src1 = match_mov.group(3)\n",
        "\n",
        "            # Check if destination register is valid (R0 to R31)\n",
        "            if not (0 <= int(dest[1:]) <= 31):\n",
        "                print(f\"Error: Invalid register name `{dest}`.\")\n",
        "                return []\n",
        "\n",
        "            # Check if source is a register and valid (R0 to R31)\n",
        "            if src1.startswith('R') and not (0 <= int(src1[1:]) <= 31):\n",
        "                print(f\"Error: Invalid register name `{src1}`.\")\n",
        "                return []\n",
        "\n",
        "            instructions.append({'op': op, 'dest': dest, 'src1': src1, 'src2': None, 'stages': pipeline_stages[op]})\n",
        "\n",
        "        elif match_memory:\n",
        "            op = match_memory.group(1)\n",
        "            dest = match_memory.group(2)\n",
        "            src1 = match_memory.group(3)\n",
        "\n",
        "            # Check if destination register is valid (R0 to R31)\n",
        "            if not (0 <= int(dest[1:]) <= 31):\n",
        "                print(f\"Error: Invalid register name `{dest}`.\")\n",
        "                return []\n",
        "\n",
        "            # Check if source is a register and valid (R0 to R31)\n",
        "            if src1.startswith('R') and not (0 <= int(src1[1:]) <= 31):\n",
        "                print(f\"Error: Invalid register name `{src1}`.\")\n",
        "                return []\n",
        "\n",
        "            instructions.append({'op': op, 'dest': dest, 'src1': src1, 'src2': None, 'stages': pipeline_stages[op]})\n",
        "\n",
        "        elif match_nop:\n",
        "            instructions.append({'op': 'NOP', 'dest': None, 'src1': None, 'src2': None, 'stages': pipeline_stages['NOP']})\n",
        "\n",
        "        else:\n",
        "            # If the line doesn't match any regex, it's an unknown instruction\n",
        "            print(f\"Error: Unknown instruction `{line.split()[0]}`.\")\n",
        "            return []\n",
        "\n",
        "    return instructions\n",
        "\n",
        "# Main function\n",
        "def main():\n",
        "    # assembly_code = [\n",
        "    #     \"IADD R1, R2, R3\",\n",
        "    #     \"IMUL R4, R5, R6\",\n",
        "    #     \"LD R7, [R8]\",\n",
        "    #     \"ST R9, [R10]\",\n",
        "    #     \"FADD R11, R12, R13\",\n",
        "    #     \"FMUL R14, R15, R16\"\n",
        "    # ]\n",
        "\n",
        "    # assembly_code = [\n",
        "    #     \"IADD R1, R2, R3\",\n",
        "    #     \"IMUL R4, R5, R6\",\n",
        "    #     \"LD R7, [R8]\",\n",
        "    #     \"ST R9, [R10]\",\n",
        "    #     \"FADD R11, R12, R13\",\n",
        "    #     \"FADD R14, R15, R16\"\n",
        "    # ]\n",
        "\n",
        "    # assembly_code = [\n",
        "    #     \"IADD R1, R2, R3\",\n",
        "    #     \"IMUL R4, R5, R6\",\n",
        "    #     \"LD R7, [R8]\",\n",
        "    #     \"ST R9, [R10]\",\n",
        "    #     \"FADD R11, R12, R13\",\n",
        "    #     \"FADD R14, R15, R16\",\n",
        "    #     \"FADD R17, R18, R19\"\n",
        "    # ]\n",
        "\n",
        "    # assembly_code = [\n",
        "    #     \"IADD R1, R2, R3\",\n",
        "    #     \"FDIV R4, R5, R6\",\n",
        "    #     \"LD R7, [R8]\",\n",
        "    #     \"ST R9, [R10]\",\n",
        "    #     \"FADD R11, R12, R13\",\n",
        "    #     \"FADD R14, R15, R16\",\n",
        "    #     \"FADD R17, R18, R19\"\n",
        "    # ]\n",
        "\n",
        "    # assembly_code = [\n",
        "    #     \"IADD R1, R2, R3\",\n",
        "    #     \"IMUL R4, R5, R6\",\n",
        "    #     \"IADD R7, R8, R9\"\n",
        "    # ]\n",
        "\n",
        "    # assembly_code = [\n",
        "    #     \"IADD R1, R2, R3\",\n",
        "    #     \"IMUL R4, R5, R6\",\n",
        "    #     \"IADD R7, R8, R9\",\n",
        "    #     \"IADD R10, R11, R12\"\n",
        "    # ]\n",
        "\n",
        "    # assembly_code = [\n",
        "    #     \"LD R7, [1000]\",\n",
        "    #     \"IADD R1, R2, R3\",\n",
        "    #     \"FMUL R4, R5, R6\",\n",
        "    #     \"IADD R7, R8, R9\",\n",
        "    #     \"IADD R10, R11, R12\"\n",
        "    # ]\n",
        "\n",
        "    # assembly_code = [\n",
        "    #     \"LD R2, [1000]\",\n",
        "    #     \"LD R3, [2000]\",\n",
        "    #     \"IADD R1, R2, R3\",\n",
        "    #     \"LD R2, [3000]\",\n",
        "    #     \"IADD R4, R1, R2\",\n",
        "    #     \"IADD R4, R4, R1\",\n",
        "    #     \"IADD R4, R5, R6\"\n",
        "    # ]\n",
        "\n",
        "    # assembly_code = [\n",
        "    #     \"IADD R1, R2, R3\",\n",
        "    #     \"ISUB R1, R1, R2\"\n",
        "    # ]\n",
        "\n",
        "    # assembly_code = [\n",
        "    #     \"IADD R1, R2, R3\",\n",
        "    #     \"ISUB R1, R4, R2\"\n",
        "    # ]\n",
        "\n",
        "    # assembly_code = [\n",
        "    #     \"IDIV R3, R1, R3\",\n",
        "    #     \"IADD R1, R2, R3\",\n",
        "    #     \"ISUB R1, R4, R3\"\n",
        "    # ]\n",
        "\n",
        "    # assembly_code = [\n",
        "    #     \"IADD R1, R2, R3\",\n",
        "    #     \"IDIV R3, R1, R3\",\n",
        "    #     \"ISUB R1, R4, R3\"\n",
        "    # ]\n",
        "\n",
        "    # assembly_code = [\n",
        "    #     \"IDIV R3, R1, R3\",\n",
        "    #     \"IMUL R1, R2, R4\",\n",
        "    #     \"ISUB R6, R4, R5\"\n",
        "    # ]\n",
        "\n",
        "    # assembly_code = [\n",
        "    #     \"LD R2, [1000]\",\n",
        "    #     \"LD R3, [2000]\",\n",
        "    #     \"IADD R1, R2, R3\",\n",
        "    #     \"LD R2, [3000]\",\n",
        "    #     \"IADD R4, R1, R2\",\n",
        "    #     \"IADD R4, R4, R1\",\n",
        "    #     \"IADD R4, R5, R6\",\n",
        "    #     \"ST R4, [3000]\",\n",
        "    #     \"ST R4, [4000]\",\n",
        "    #     \"IADD R4, R5, R7\",\n",
        "    #     \"ST R4, [5000]\"\n",
        "    # ]\n",
        "\n",
        "    # assembly_code = [\n",
        "    #     \"LD R0, [1000]\",\n",
        "    #     \"LD R1, [2000]\",\n",
        "    #     \"IADD R1, R1, R0\",\n",
        "    #     \"IMUL R1, R0, R0\",\n",
        "    #     \"IADD R1, R0, R0\"\n",
        "    # ]\n",
        "\n",
        "    # assembly_code = [\n",
        "    #     \"LD R0, [1000]\",\n",
        "    #     \"LD R1, [2000]\",\n",
        "    #     \"IADD R1, R1, R0\",\n",
        "    #     \"IMUL R1, R0, R0\",\n",
        "    #     \"IDIV R1, R0, R0\"\n",
        "    # ]\n",
        "\n",
        "    # # calculator program\n",
        "    # assembly_code = [\n",
        "    #     \"LD R1, [1000]\",\n",
        "    #     \"LD R2, [2000]\",\n",
        "    #     \"IADD R3, R1, R2\",\n",
        "    #     \"ST R3, [3000]\",\n",
        "    #     \"ISUB R3, R1, R2\",\n",
        "    #     \"ST R3, [4000]\",\n",
        "    #     \"IMUL R3, R1, R2\",\n",
        "    #     \"ST R3, [5000]\",\n",
        "    #     \"IDIV R3, R1, R2\",\n",
        "    #     \"ST R3, [6000]\"\n",
        "    # ]\n",
        "\n",
        "    # assembly_code = [\n",
        "    #     \"LD R1, [1000]\",\n",
        "    #     \"LD R2, [2000]\",\n",
        "    #     \"IADD R3, R1, R2\",\n",
        "    #     \"ISUB R4, R1, R2\",\n",
        "    #     \"IADD R4, R4, R2\",\n",
        "    #     \"IMUL R5, R1, R2\",\n",
        "    #     \"IDIV R6, R1, R2\",\n",
        "    #     \"ST R3, [3000]\",\n",
        "    #     \"ST R4, [4000]\",\n",
        "    #     \"ST R5, [5000]\",\n",
        "    #     \"ST R6, [6000]\"\n",
        "    # ]\n",
        "\n",
        "    assembly_code = [\n",
        "        \"LD R1, [1000]\",\n",
        "        \"LD R2, [2000]\",\n",
        "        \"IADD R3, R1, R2\",\n",
        "        \"ISUB R4, R1, R2\",\n",
        "        \"IADD R4, R4, R2\",\n",
        "        \"IMUL R5, R1, R2\",\n",
        "        \"IDIV R6, R1, R2\",\n",
        "        \"ST R3, [3000]\",\n",
        "        \"ST R4, [4000]\",\n",
        "        \"ST R5, [5000]\",\n",
        "        \"ST R6, [6000]\"\n",
        "    ]\n",
        "\n",
        "    # # calculator program\n",
        "    # assembly_code = [\n",
        "    #     \"LD R1, [1000]\",\n",
        "    #     \"LD R2, [2000]\",\n",
        "    #     \"IADD R3, R1, R2\",\n",
        "    #     \"ISUB R4, R1, R2\",\n",
        "    #     \"IMUL R5, R1, R2\",\n",
        "    #     \"IDIV R6, R1, R2\",\n",
        "    #     \"ST R3, [3000]\",\n",
        "    #     \"ST R4, [4000]\",\n",
        "    #     \"ST R5, [5000]\",\n",
        "    #     \"ST R6, [6000]\"\n",
        "    # ]\n",
        "\n",
        "    instructions = parse_assembly(assembly_code)\n",
        "    if not instructions:\n",
        "        return\n",
        "    # updated_instructions, total_cycles = insert_nops_for_structural_hazards(instructions)\n",
        "    # updated_instructions, total_cycles = handle_raw_dependencies(updated_instructions, total_cycles)\n",
        "    # updated_instructions, total_cycles = handle_waw_and_war(updated_instructions, total_cycles)\n",
        "\n",
        "    # total_cycles = 0\n",
        "    # updated_instructions, total_cycles = insert_nops_for_structural_hazards(instructions)\n",
        "    # # updated_instructions, total_cycles = handle_raw_dependencies(updated_instructions, total_cycles)\n",
        "    # updated_instructions, total_cycles = handle_waw_and_war(updated_instructions, total_cycles)\n",
        "\n",
        "\n",
        "    updated_instructions, total_cycles = handle_hazards(instructions)\n",
        "    updated_instructions, total_cycles = handle_waw_and_war(updated_instructions, total_cycles)\n",
        "\n",
        "    if not updated_instructions:\n",
        "        print(\"Register Spill\")\n",
        "        return\n",
        "\n",
        "    print(\"Updated Code with NOPs and Register Updates:\")\n",
        "    for instr in updated_instructions:\n",
        "        if instr['op'] == 'NOP':\n",
        "            print(\"NOP\")\n",
        "        else:\n",
        "            if instr['op'] in ['LD', 'ST']:\n",
        "                print(f\"{instr['op']} {instr['dest']}, [{instr['src1']}]\")\n",
        "            else:\n",
        "                print(f\"{instr['op']} {instr['dest']}, {instr['src1']}, {instr['src2']}\")\n",
        "\n",
        "    print(f\"\\nTotal clock cycles: {total_cycles}\")\n",
        "\n",
        "\n",
        "    # for i, instr in enumerate(updated_instructions):\n",
        "    #     if instr['op'] in ['LD', 'ST']:\n",
        "    #       print(f\"Instruction {i}: {instr['stages']} : {instr['op']} {instr['dest']}, [{instr['src1']}]\")\n",
        "    #     elif instr['op'] == 'NOP':\n",
        "    #       print(f\"Instruction {i}: {instr['stages']} : {instr['op']}\")\n",
        "    #     else:\n",
        "    #       print(f\"Instruction {i}: {instr['stages']} : {instr['op']} {instr['dest']}, {instr['src1']}, {instr['src2']}\")\n",
        "    print(\" \")\n",
        "    print(\" \")\n",
        "    display_functional_units(updated_instructions, total_cycles)\n",
        "    print(\" \")\n",
        "    print(\" \")\n",
        "    display_clock_cycle_execution(updated_instructions, total_cycles)\n",
        "\n",
        "if __name__ == \"__main__\":\n",
        "    main()"
      ],
      "metadata": {
        "colab": {
          "base_uri": "https://localhost:8080/"
        },
        "id": "PDoQevbWIAuQ",
        "outputId": "c3ceca8f-da05-4a00-c38d-e6260ba88cf1"
      },
      "execution_count": null,
      "outputs": [
        {
          "output_type": "stream",
          "name": "stdout",
          "text": [
            "instruction : {'op': 'LD', 'dest': 'R1', 'src1': '1000', 'src2': None, 'stages': {'IF': 1, 'ID': 1, 'MEM': 1, 'WB': 1}}, curr_instr['wait_cycles'] : 0\n",
            "structural_wait :  0\n",
            "instruction : {'op': 'LD', 'dest': 'R2', 'src1': '2000', 'src2': None, 'stages': {'IF': 1, 'ID': 1, 'MEM': 1, 'WB': 1}, 'wait_cycles': 0}, curr_instr['wait_cycles'] : 0\n",
            "raw_wait :  1\n",
            "instruction : {'op': 'IADD', 'dest': 'R3', 'src1': 'R1', 'src2': 'R2', 'stages': {'IF': 1, 'ID': 1, 'ADD': 6, 'WB': 1}, 'wait_cycles': 1}, curr_instr['wait_cycles'] : 1\n",
            "structural_wait :  6\n",
            "instruction : {'op': 'ISUB', 'dest': 'R4', 'src1': 'R1', 'src2': 'R2', 'stages': {'IF': 1, 'ID': 1, 'ADD': 6, 'WB': 1}, 'wait_cycles': 6}, curr_instr['wait_cycles'] : 6\n",
            "raw_wait :  12\n",
            "instruction : {'op': 'IADD', 'dest': 'R4', 'src1': 'R4', 'src2': 'R2', 'stages': {'IF': 1, 'ID': 1, 'ADD': 6, 'WB': 1}, 'wait_cycles': 12}, curr_instr['wait_cycles'] : 12\n",
            "structural_wait :  0\n",
            "instruction : {'op': 'IMUL', 'dest': 'R5', 'src1': 'R1', 'src2': 'R2', 'stages': {'IF': 1, 'ID': 1, 'MUL': 12, 'WB': 1}, 'wait_cycles': 0}, curr_instr['wait_cycles'] : 0\n",
            "structural_wait :  0\n",
            "instruction : {'op': 'IDIV', 'dest': 'R6', 'src1': 'R1', 'src2': 'R2', 'stages': {'IF': 1, 'ID': 1, 'DIV': 24, 'WB': 1}, 'wait_cycles': 0}, curr_instr['wait_cycles'] : 0\n",
            "raw_wait :  3\n",
            "instruction : {'op': 'ST', 'dest': 'R3', 'src1': '3000', 'src2': None, 'stages': {'IF': 1, 'ID': 1, 'MEM': 1, 'WB': 1}, 'wait_cycles': 3}, curr_instr['wait_cycles'] : 3\n",
            "raw_wait :  15\n",
            "instruction : {'op': 'ST', 'dest': 'R4', 'src1': '4000', 'src2': None, 'stages': {'IF': 1, 'ID': 1, 'MEM': 1, 'WB': 1}, 'wait_cycles': 15}, curr_instr['wait_cycles'] : 15\n",
            "structural_wait :  15\n",
            "instruction : {'op': 'ST', 'dest': 'R5', 'src1': '5000', 'src2': None, 'stages': {'IF': 1, 'ID': 1, 'MEM': 1, 'WB': 1}, 'wait_cycles': 15}, curr_instr['wait_cycles'] : 15\n",
            "raw_wait :  21\n",
            "instruction : {'op': 'ST', 'dest': 'R6', 'src1': '6000', 'src2': None, 'stages': {'IF': 1, 'ID': 1, 'MEM': 1, 'WB': 1}, 'wait_cycles': 21}, curr_instr['wait_cycles'] : 21\n",
            "R0 : 0\n",
            "R1 : 2\n",
            "R2 : 0\n",
            "R3 : 0\n",
            "R4 : 0\n",
            "R5 : 0\n",
            "R6 : 0\n",
            "R7 : 0\n",
            "R8 : 0\n",
            "R9 : 0\n",
            "R10 : 0\n",
            "R11 : 0\n",
            "R12 : 0\n",
            "R13 : 0\n",
            "R14 : 0\n",
            "R15 : 0\n",
            "R16 : 0\n",
            "R17 : 0\n",
            "R18 : 0\n",
            "R19 : 0\n",
            "R20 : 0\n",
            "R21 : 0\n",
            "R22 : 0\n",
            "R23 : 0\n",
            "R24 : 0\n",
            "R25 : 0\n",
            "R26 : 0\n",
            "R27 : 0\n",
            "R28 : 0\n",
            "R29 : 0\n",
            "R30 : 0\n",
            "R31 : 0\n",
            "R0 : 0\n",
            "R1 : 1\n",
            "R2 : 2\n",
            "R3 : 0\n",
            "R4 : 0\n",
            "R5 : 0\n",
            "R6 : 0\n",
            "R7 : 0\n",
            "R8 : 0\n",
            "R9 : 0\n",
            "R10 : 0\n",
            "R11 : 0\n",
            "R12 : 0\n",
            "R13 : 0\n",
            "R14 : 0\n",
            "R15 : 0\n",
            "R16 : 0\n",
            "R17 : 0\n",
            "R18 : 0\n",
            "R19 : 0\n",
            "R20 : 0\n",
            "R21 : 0\n",
            "R22 : 0\n",
            "R23 : 0\n",
            "R24 : 0\n",
            "R25 : 0\n",
            "R26 : 0\n",
            "R27 : 0\n",
            "R28 : 0\n",
            "R29 : 0\n",
            "R30 : 0\n",
            "R31 : 0\n",
            "R0 : 0\n",
            "R1 : 0\n",
            "R2 : 1\n",
            "R3 : 7\n",
            "R4 : 0\n",
            "R5 : 0\n",
            "R6 : 0\n",
            "R7 : 0\n",
            "R8 : 0\n",
            "R9 : 0\n",
            "R10 : 0\n",
            "R11 : 0\n",
            "R12 : 0\n",
            "R13 : 0\n",
            "R14 : 0\n",
            "R15 : 0\n",
            "R16 : 0\n",
            "R17 : 0\n",
            "R18 : 0\n",
            "R19 : 0\n",
            "R20 : 0\n",
            "R21 : 0\n",
            "R22 : 0\n",
            "R23 : 0\n",
            "R24 : 0\n",
            "R25 : 0\n",
            "R26 : 0\n",
            "R27 : 0\n",
            "R28 : 0\n",
            "R29 : 0\n",
            "R30 : 0\n",
            "R31 : 0\n",
            "R0 : 0\n",
            "R1 : 0\n",
            "R2 : 0\n",
            "R3 : 6\n",
            "R4 : 7\n",
            "R5 : 0\n",
            "R6 : 0\n",
            "R7 : 0\n",
            "R8 : 0\n",
            "R9 : 0\n",
            "R10 : 0\n",
            "R11 : 0\n",
            "R12 : 0\n",
            "R13 : 0\n",
            "R14 : 0\n",
            "R15 : 0\n",
            "R16 : 0\n",
            "R17 : 0\n",
            "R18 : 0\n",
            "R19 : 0\n",
            "R20 : 0\n",
            "R21 : 0\n",
            "R22 : 0\n",
            "R23 : 0\n",
            "R24 : 0\n",
            "R25 : 0\n",
            "R26 : 0\n",
            "R27 : 0\n",
            "R28 : 0\n",
            "R29 : 0\n",
            "R30 : 0\n",
            "R31 : 0\n",
            "prev_instr :  {'op': 'ISUB', 'dest': 'R4', 'src1': 'R1', 'src2': 'R2', 'stages': {'IF': 1, 'ID': 1, 'ADD': 6, 'WB': 1}, 'wait_cycles': 6}\n",
            "R4 : 6\n",
            "curr_instr before :  {'op': 'IADD', 'dest': 'R4', 'src1': 'R4', 'src2': 'R2', 'stages': {'IF': 1, 'ID': 1, 'ADD': 6, 'WB': 1}, 'wait_cycles': 12}\n",
            "curr_instr after :  {'op': 'IADD', 'dest': 'R0', 'src1': 'R4', 'src2': 'R2', 'stages': {'IF': 1, 'ID': 1, 'ADD': 6, 'WB': 1}, 'wait_cycles': 12}\n",
            "new_dest_reg :  R0\n",
            "subsequent_instr :  {'op': 'ST', 'dest': 'R0', 'src1': '4000', 'src2': None, 'stages': {'IF': 1, 'ID': 1, 'MEM': 1, 'WB': 1}, 'wait_cycles': 15}\n",
            "R0 : 7\n",
            "R1 : 0\n",
            "R2 : 0\n",
            "R3 : 5\n",
            "R4 : 6\n",
            "R5 : 0\n",
            "R6 : 0\n",
            "R7 : 0\n",
            "R8 : 0\n",
            "R9 : 0\n",
            "R10 : 0\n",
            "R11 : 0\n",
            "R12 : 0\n",
            "R13 : 0\n",
            "R14 : 0\n",
            "R15 : 0\n",
            "R16 : 0\n",
            "R17 : 0\n",
            "R18 : 0\n",
            "R19 : 0\n",
            "R20 : 0\n",
            "R21 : 0\n",
            "R22 : 0\n",
            "R23 : 0\n",
            "R24 : 0\n",
            "R25 : 0\n",
            "R26 : 0\n",
            "R27 : 0\n",
            "R28 : 0\n",
            "R29 : 0\n",
            "R30 : 0\n",
            "R31 : 0\n",
            "R0 : 6\n",
            "R1 : 0\n",
            "R2 : 0\n",
            "R3 : 4\n",
            "R4 : 5\n",
            "R5 : 13\n",
            "R6 : 0\n",
            "R7 : 0\n",
            "R8 : 0\n",
            "R9 : 0\n",
            "R10 : 0\n",
            "R11 : 0\n",
            "R12 : 0\n",
            "R13 : 0\n",
            "R14 : 0\n",
            "R15 : 0\n",
            "R16 : 0\n",
            "R17 : 0\n",
            "R18 : 0\n",
            "R19 : 0\n",
            "R20 : 0\n",
            "R21 : 0\n",
            "R22 : 0\n",
            "R23 : 0\n",
            "R24 : 0\n",
            "R25 : 0\n",
            "R26 : 0\n",
            "R27 : 0\n",
            "R28 : 0\n",
            "R29 : 0\n",
            "R30 : 0\n",
            "R31 : 0\n",
            "R0 : 5\n",
            "R1 : 0\n",
            "R2 : 0\n",
            "R3 : 3\n",
            "R4 : 4\n",
            "R5 : 12\n",
            "R6 : 25\n",
            "R7 : 0\n",
            "R8 : 0\n",
            "R9 : 0\n",
            "R10 : 0\n",
            "R11 : 0\n",
            "R12 : 0\n",
            "R13 : 0\n",
            "R14 : 0\n",
            "R15 : 0\n",
            "R16 : 0\n",
            "R17 : 0\n",
            "R18 : 0\n",
            "R19 : 0\n",
            "R20 : 0\n",
            "R21 : 0\n",
            "R22 : 0\n",
            "R23 : 0\n",
            "R24 : 0\n",
            "R25 : 0\n",
            "R26 : 0\n",
            "R27 : 0\n",
            "R28 : 0\n",
            "R29 : 0\n",
            "R30 : 0\n",
            "R31 : 0\n",
            "R0 : 4\n",
            "R1 : 0\n",
            "R2 : 0\n",
            "R3 : 2\n",
            "R4 : 3\n",
            "R5 : 11\n",
            "R6 : 24\n",
            "R7 : 0\n",
            "R8 : 0\n",
            "R9 : 0\n",
            "R10 : 0\n",
            "R11 : 0\n",
            "R12 : 0\n",
            "R13 : 0\n",
            "R14 : 0\n",
            "R15 : 0\n",
            "R16 : 0\n",
            "R17 : 0\n",
            "R18 : 0\n",
            "R19 : 0\n",
            "R20 : 0\n",
            "R21 : 0\n",
            "R22 : 0\n",
            "R23 : 0\n",
            "R24 : 0\n",
            "R25 : 0\n",
            "R26 : 0\n",
            "R27 : 0\n",
            "R28 : 0\n",
            "R29 : 0\n",
            "R30 : 0\n",
            "R31 : 0\n",
            "R0 : 3\n",
            "R1 : 0\n",
            "R2 : 0\n",
            "R3 : 1\n",
            "R4 : 2\n",
            "R5 : 10\n",
            "R6 : 23\n",
            "R7 : 0\n",
            "R8 : 0\n",
            "R9 : 0\n",
            "R10 : 0\n",
            "R11 : 0\n",
            "R12 : 0\n",
            "R13 : 0\n",
            "R14 : 0\n",
            "R15 : 0\n",
            "R16 : 0\n",
            "R17 : 0\n",
            "R18 : 0\n",
            "R19 : 0\n",
            "R20 : 0\n",
            "R21 : 0\n",
            "R22 : 0\n",
            "R23 : 0\n",
            "R24 : 0\n",
            "R25 : 0\n",
            "R26 : 0\n",
            "R27 : 0\n",
            "R28 : 0\n",
            "R29 : 0\n",
            "R30 : 0\n",
            "R31 : 0\n",
            "R0 : 2\n",
            "R1 : 0\n",
            "R2 : 0\n",
            "R3 : 0\n",
            "R4 : 1\n",
            "R5 : 9\n",
            "R6 : 22\n",
            "R7 : 0\n",
            "R8 : 0\n",
            "R9 : 0\n",
            "R10 : 0\n",
            "R11 : 0\n",
            "R12 : 0\n",
            "R13 : 0\n",
            "R14 : 0\n",
            "R15 : 0\n",
            "R16 : 0\n",
            "R17 : 0\n",
            "R18 : 0\n",
            "R19 : 0\n",
            "R20 : 0\n",
            "R21 : 0\n",
            "R22 : 0\n",
            "R23 : 0\n",
            "R24 : 0\n",
            "R25 : 0\n",
            "R26 : 0\n",
            "R27 : 0\n",
            "R28 : 0\n",
            "R29 : 0\n",
            "R30 : 0\n",
            "R31 : 0\n",
            "R0 : 1\n",
            "R1 : 0\n",
            "R2 : 0\n",
            "R3 : 0\n",
            "R4 : 0\n",
            "R5 : 8\n",
            "R6 : 21\n",
            "R7 : 0\n",
            "R8 : 0\n",
            "R9 : 0\n",
            "R10 : 0\n",
            "R11 : 0\n",
            "R12 : 0\n",
            "R13 : 0\n",
            "R14 : 0\n",
            "R15 : 0\n",
            "R16 : 0\n",
            "R17 : 0\n",
            "R18 : 0\n",
            "R19 : 0\n",
            "R20 : 0\n",
            "R21 : 0\n",
            "R22 : 0\n",
            "R23 : 0\n",
            "R24 : 0\n",
            "R25 : 0\n",
            "R26 : 0\n",
            "R27 : 0\n",
            "R28 : 0\n",
            "R29 : 0\n",
            "R30 : 0\n",
            "R31 : 0\n",
            "Updated Code with NOPs and Register Updates:\n",
            "LD R1, [1000]\n",
            "LD R2, [2000]\n",
            "IADD R3, R1, R2\n",
            "ISUB R4, R1, R2\n",
            "IADD R0, R4, R2\n",
            "IMUL R5, R1, R2\n",
            "IDIV R6, R1, R2\n",
            "ST R3, [3000]\n",
            "ST R0, [4000]\n",
            "ST R5, [5000]\n",
            "ST R6, [6000]\n",
            "\n",
            "Total clock cycles: 35\n",
            " \n",
            " \n",
            "Functional Units Execution:\n",
            "   |       ADD       |       MUL       |       DIV       |   FADD   |   FMUL   |   FDIV   |    AND     | OR |    XOR     |    NOT     |      MEM      |\n",
            " 1 |                 |                 |                 |          |          |          |            |    |            |            | LD R1, [1000] |\n",
            " 2 |                 |                 |                 |          |          |          |            |    |            |            | LD R2, [2000] |\n",
            " 3 | IADD R3, R1, R2 |                 |                 |          |          |          |            |    |            |            |               |\n",
            " 4 | ISUB R4, R1, R2 |                 |                 |          |          |          |            |    |            |            |               |\n",
            " 5 | IADD R0, R4, R2 |                 |                 |          |          |          |            |    |            |            |               |\n",
            " 6 |                 | IMUL R5, R1, R2 |                 |          |          |          |            |    |            |            |               |\n",
            " 7 |                 |                 | IDIV R6, R1, R2 |          |          |          |            |    |            |            |               |\n",
            " 8 |                 |                 |                 |          |          |          |            |    |            |            | ST R3, [3000] |\n",
            " 9 |                 |                 |                 |          |          |          |            |    |            |            | ST R0, [4000] |\n",
            "10 |                 |                 |                 |          |          |          |            |    |            |            | ST R5, [5000] |\n",
            "11 |                 |                 |                 |          |          |          |            |    |            |            | ST R6, [6000] |\n",
            " \n",
            " \n",
            "Clock Cycle Execution:\n",
            "                    |   1   |   2   |   3   |   4   |   5   |   6   |   7   |   8   |   9   |  10   |  11   |  12   |  13   |  14   |  15   |  16   |  17   |  18   |  19   |  20   |  21   |  22   |  23   |  24   |  25   |  26   |  27   |  28   |  29   |  30   |  31   |  32   |  33   |  34   |  35   |\n",
            "1: LD R1, [1000]   |  IF   |  ID   |  MEM  |  WB   |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |\n",
            "2: LD R2, [2000]   |       |  IF   |  ID   |  MEM  |  WB   |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |\n",
            "3: IADD R3, R1, R2 |       |       |  IF   |  ID   |   _   |  ADD  |  ADD  |  ADD  |  ADD  |  ADD  |  ADD  |  WB   |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |\n",
            "4: ISUB R4, R1, R2 |       |       |       |  IF   |  ID   |   _   |   _   |   _   |   _   |   _   |   _   |  ADD  |  ADD  |  ADD  |  ADD  |  ADD  |  ADD  |  WB   |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |\n",
            "5: IADD R0, R4, R2 |       |       |       |       |  IF   |  ID   |   _   |   _   |   _   |   _   |   _   |   _   |   _   |   _   |   _   |   _   |   _   |   _   |  ADD  |  ADD  |  ADD  |  ADD  |  ADD  |  ADD  |  WB   |       |       |       |       |       |       |       |       |       |       |\n",
            "6: IMUL R5, R1, R2 |       |       |       |       |       |  IF   |  ID   |  MUL  |  MUL  |  MUL  |  MUL  |  MUL  |  MUL  |  MUL  |  MUL  |  MUL  |  MUL  |  MUL  |  MUL  |  WB   |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |\n",
            "7: IDIV R6, R1, R2 |       |       |       |       |       |       |  IF   |  ID   |  DIV  |  DIV  |  DIV  |  DIV  |  DIV  |  DIV  |  DIV  |  DIV  |  DIV  |  DIV  |  DIV  |  DIV  |  DIV  |  DIV  |  DIV  |  DIV  |  DIV  |  DIV  |  DIV  |  DIV  |  DIV  |  DIV  |  DIV  |  DIV  |  WB   |       |       |\n",
            "8: ST R3, [3000]   |       |       |       |       |       |       |       |  IF   |  ID   |   _   |   _   |   _   |  MEM  |  WB   |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |\n",
            "9: ST R0, [4000]   |       |       |       |       |       |       |       |       |  IF   |  ID   |   _   |   _   |   _   |   _   |   _   |   _   |   _   |   _   |   _   |   _   |   _   |   _   |   _   |   _   |   _   |  MEM  |  WB   |       |       |       |       |       |       |       |       |\n",
            "10: ST R5, [5000]  |       |       |       |       |       |       |       |       |       |  IF   |  ID   |   _   |   _   |   _   |   _   |   _   |   _   |   _   |   _   |   _   |   _   |   _   |   _   |   _   |   _   |   _   |  MEM  |  WB   |       |       |       |       |       |       |       |\n",
            "11: ST R6, [6000]  |       |       |       |       |       |       |       |       |       |       |  IF   |  ID   |   _   |   _   |   _   |   _   |   _   |   _   |   _   |   _   |   _   |   _   |   _   |   _   |   _   |   _   |   _   |   _   |   _   |   _   |   _   |   _   |   _   |  MEM  |  WB   |\n"
          ]
        }
      ]
    },
    {
      "cell_type": "code",
      "source": [
        "import re\n",
        "\n",
        "# Define pipeline stages and latencies\n",
        "pipeline_stages = {\n",
        "    # integer\n",
        "    'IADD': {'IF': 1, 'ID': 1, 'ADD': 6, 'WB': 1},\n",
        "    'ISUB': {'IF': 1, 'ID': 1, 'ADD': 6, 'WB': 1},\n",
        "    'IMUL': {'IF': 1, 'ID': 1, 'MUL': 12, 'WB': 1},\n",
        "    'IDIV': {'IF': 1, 'ID': 1, 'DIV': 24, 'WB': 1},\n",
        "\n",
        "    # floating\n",
        "    'FADD': {'IF': 1, 'ID': 1, 'FADD': 18, 'WB': 1},\n",
        "    'FSUB': {'IF': 1, 'ID': 1, 'FADD': 18, 'WB': 1},\n",
        "    'FMUL': {'IF': 1, 'ID': 1, 'FMUL': 30, 'WB': 1},\n",
        "    'FDIV': {'IF': 1, 'ID': 1, 'FDIV': 60, 'WB': 1},\n",
        "\n",
        "    # logical operations\n",
        "    'AND': {'IF': 1, 'ID': 1, 'AND': 1, 'WB': 1},\n",
        "    'OR': {'IF': 1, 'ID': 1, 'OR': 1, 'WB': 1},\n",
        "    'XOR': {'IF': 1, 'ID': 1, 'XOR': 1, 'WB': 1},\n",
        "    'NOT': {'IF': 1, 'ID': 1, 'NOT': 1, 'WB': 1},\n",
        "\n",
        "    # load and store\n",
        "    'LD': {'IF': 1, 'ID': 1, 'MEM': 1, 'WB': 1},\n",
        "    'ST': {'IF': 1, 'ID': 1, 'MEM': 1, 'WB': 1},\n",
        "\n",
        "    # NOP\n",
        "    'NOP': {'IF': 1},\n",
        "\n",
        "    # move\n",
        "    'MOV': {'IF': 1, 'ID': 1, 'MOV': 1, 'WB': 1}\n",
        "}\n",
        "\n",
        "def get_functional_unit_and_latency(stages):\n",
        "    functional_units = ['ADD', 'MUL', 'DIV', 'FADD', 'FMUL', 'FDIV', 'MEM']\n",
        "    for stage, latency in stages.items():\n",
        "        if stage in functional_units:\n",
        "            return stage, latency\n",
        "    return None, None  # No functional unit found\n",
        "\n",
        "import matplotlib.pyplot as plt\n",
        "from matplotlib.patches import Patch\n",
        "\n",
        "def plot_pipeline_gantt(instructions, total_cycles):\n",
        "    # Define stage colors\n",
        "    stage_colors = {\n",
        "        'IF': '#FF9999',\n",
        "        'ID': '#99FF99',\n",
        "        'ADD': '#9999FF',\n",
        "        'MUL': '#FFCC99',\n",
        "        'DIV': '#CC99FF',\n",
        "        'FADD': '#99FFFF',\n",
        "        'FMUL': '#FF99CC',\n",
        "        'FDIV': '#CCFF99',\n",
        "        'MEM': '#FFCCCC',\n",
        "        'WB': '#CCCCFF',\n",
        "        '_': '#DDDDDD',  # Wait cycles\n",
        "        'AND': '#FFAA77',\n",
        "        'OR': '#77FFAA',\n",
        "        'XOR': '#AA77FF',\n",
        "        'NOT': '#FF77AA',\n",
        "        'MOV': '#77AAFF'\n",
        "    }\n",
        "\n",
        "    # Create figure and axis\n",
        "    fig, ax = plt.subplots(figsize=(12, 8))\n",
        "\n",
        "    # Set y-axis labels (instruction names)\n",
        "    y_labels = []\n",
        "    for i, instr in enumerate(instructions):\n",
        "        if instr['op'] in ['LD', 'ST']:\n",
        "            y_labels.append(f\"{i+1}: {instr['op']} {instr['dest']}, [{instr['src1']}]\")\n",
        "        elif instr['op'] == 'NOP':\n",
        "            y_labels.append(f\"{i+1}: NOP\")\n",
        "        else:\n",
        "            y_labels.append(f\"{i+1}: {instr['op']} {instr['dest']}, {instr['src1']}, {instr['src2']}\")\n",
        "\n",
        "    # Initialize timeline for each instruction\n",
        "    timeline = {}\n",
        "    for i, instr in enumerate(instructions):\n",
        "        timeline[i] = [''] * total_cycles\n",
        "        current_cycle = i\n",
        "\n",
        "        # Handle NOP instructions differently\n",
        "        if instr['op'] == 'NOP':\n",
        "            timeline[i][current_cycle] = 'IF'  # Only IF stage for NOP\n",
        "            current_cycle += 1\n",
        "        else:\n",
        "            # Regular instructions: IF and ID first\n",
        "            timeline[i][current_cycle] = 'IF'\n",
        "            current_cycle += 1\n",
        "            timeline[i][current_cycle] = 'ID'\n",
        "            current_cycle += 1\n",
        "\n",
        "        # Add wait cycles if any\n",
        "        if 'wait_cycles' in instr:\n",
        "            for cycle in range(current_cycle, current_cycle + instr['wait_cycles']):\n",
        "                if cycle < total_cycles:\n",
        "                    timeline[i][cycle] = '_'\n",
        "            current_cycle += instr['wait_cycles']\n",
        "\n",
        "        # Fill remaining stages (skip for NOP)\n",
        "        if instr['op'] != 'NOP':\n",
        "            for stage, latency in instr['stages'].items():\n",
        "                if stage not in ['IF', 'ID']:  # Skip IF and ID since already handled\n",
        "                    for cycle in range(current_cycle, current_cycle + latency):\n",
        "                        if cycle < total_cycles:\n",
        "                            timeline[i][cycle] = stage\n",
        "                    current_cycle += latency\n",
        "\n",
        "    # Plot each instruction's timeline\n",
        "    for i, instr in enumerate(instructions):\n",
        "        for cycle in range(total_cycles):\n",
        "            stage = timeline[i][cycle]\n",
        "            if stage:  # Only plot if there's a stage\n",
        "                ax.broken_barh([(cycle, 1)], (i-0.4, 0.8),\n",
        "                              facecolors=stage_colors.get(stage, '#FFFFFF'))\n",
        "\n",
        "    # Customize the plot\n",
        "    ax.set_yticks(range(len(instructions)))\n",
        "    ax.set_yticklabels(y_labels)\n",
        "    ax.set_xlabel('Clock Cycles')\n",
        "    ax.set_ylabel('Instructions')\n",
        "    ax.set_title('Pipeline Execution Gantt Chart')\n",
        "    ax.grid(True)\n",
        "\n",
        "    # Create legend\n",
        "    legend_elements = [Patch(facecolor=color, label=stage)\n",
        "                      for stage, color in stage_colors.items()]\n",
        "    ax.legend(handles=legend_elements, bbox_to_anchor=(1.05, 1), loc='upper left')\n",
        "\n",
        "    plt.tight_layout()\n",
        "    plt.show()\n",
        "\n",
        "def display_clock_cycle_execution(updated_instructions, total_cycles):\n",
        "    # Initialize a timeline for each instruction\n",
        "    timeline = {}\n",
        "    for i, instr in enumerate(updated_instructions):\n",
        "        timeline[i] = [' '] * total_cycles  # Initialize with empty spaces for all clock cycles\n",
        "\n",
        "    # Track the start cycle for each instruction\n",
        "    for i, instr in enumerate(updated_instructions):\n",
        "        stages = instr['stages']\n",
        "        current_cycle = i  # Start at cycle i (0-based index)\n",
        "\n",
        "        # Always display IF and ID first\n",
        "        timeline[i][current_cycle] = 'IF'\n",
        "        current_cycle += 1\n",
        "        timeline[i][current_cycle] = 'ID'\n",
        "        current_cycle += 1\n",
        "\n",
        "        # Add wait cycles (`_`) if any\n",
        "        if 'wait_cycles' in instr:\n",
        "            for cycle in range(current_cycle, current_cycle + instr['wait_cycles']):\n",
        "                if cycle < total_cycles:\n",
        "                    timeline[i][cycle] = '_'\n",
        "            current_cycle += instr['wait_cycles']\n",
        "\n",
        "        # Fill the timeline for the remaining stages\n",
        "        for stage, latency in stages.items():\n",
        "            if stage not in ['IF', 'ID']:  # Skip IF and ID since they are already handled\n",
        "                for cycle in range(current_cycle, current_cycle + latency):\n",
        "                    if cycle < total_cycles:\n",
        "                        timeline[i][cycle] = stage\n",
        "                current_cycle += latency\n",
        "\n",
        "    # Determine maximum stage name length for uniform spacing\n",
        "    max_stage_length = max(len(stage) for instr in updated_instructions for stage in instr['stages'])\n",
        "    max_cycle_length = len(str(total_cycles))  # Maximum length of clock cycle numbers\n",
        "\n",
        "    # Define column width based on the maximum length\n",
        "    column_width = max(max_stage_length, max_cycle_length) + 2  # Add padding\n",
        "\n",
        "    # Determine the maximum instruction name length for dynamic spacing\n",
        "    max_instr_length = max(\n",
        "        len(f\"{i + 1}: {instr['op']} {instr['dest']}, {instr['src1']}, {instr['src2']}\")\n",
        "        if instr['op'] not in ['LD', 'ST', 'NOP']\n",
        "        else len(f\"{i + 1}: {instr['op']} {instr['dest']}, [{instr['src1']}]\")\n",
        "        if instr['op'] in ['LD', 'ST']\n",
        "        else len(f\"{i + 1}: NOP\")\n",
        "        for i, instr in enumerate(updated_instructions)\n",
        "    )\n",
        "\n",
        "    # Print the timeline\n",
        "    print(\"Clock Cycle Execution:\")\n",
        "    print(\" \" * (max_instr_length + 2) + \"|\", end=\"\")\n",
        "    for cycle in range(1, total_cycles + 1):\n",
        "        print(f\" {cycle:^{column_width}} |\", end=\"\")  # Center-align clock cycles\n",
        "    print()\n",
        "\n",
        "    for i, instr in enumerate(updated_instructions):\n",
        "        # Display the instruction name with index\n",
        "        if instr['op'] in ['LD', 'ST']:\n",
        "            instruction_name = f\"{i + 1}: {instr['op']} {instr['dest']}, [{instr['src1']}]\"\n",
        "        elif instr['op'] == 'NOP':\n",
        "            instruction_name = f\"{i + 1}: NOP\"\n",
        "        else:\n",
        "            instruction_name = f\"{i + 1}: {instr['op']} {instr['dest']}, {instr['src1']}, {instr['src2']}\"\n",
        "\n",
        "        # Print the instruction name and its stages\n",
        "        print(f\"{instruction_name: <{max_instr_length}} |\", end=\"\")\n",
        "        for cycle in range(total_cycles):\n",
        "            stage = timeline[i][cycle]\n",
        "            print(f\" {stage:^{column_width}} |\", end=\"\")  # Center-align stages\n",
        "        print()\n",
        "\n",
        "def display_functional_units(updated_instructions, total_cycles):\n",
        "    # Define the functional units\n",
        "    functional_units = ['ADD', 'MUL', 'DIV', 'FADD', 'FMUL', 'FDIV', 'AND', 'OR', 'XOR', 'NOT', 'MEM']\n",
        "\n",
        "    # Initialize a timeline for each functional unit\n",
        "    timeline = {unit: [' '] * len(updated_instructions) for unit in functional_units}\n",
        "\n",
        "    # Track the start cycle for each instruction\n",
        "    for i, instr in enumerate(updated_instructions):\n",
        "        stages = instr['stages']\n",
        "        functional_unit, _ = get_functional_unit_and_latency(stages)\n",
        "        # print(\"functional_unit : \", functional_unit)\n",
        "\n",
        "        # Format the full instruction string\n",
        "        if instr['op'] in ['LD', 'ST']:\n",
        "            instruction_str = f\"{instr['op']} {instr['dest']}, [{instr['src1']}]\"\n",
        "        elif instr['op'] == 'NOP':\n",
        "            instruction_str = \"NOP\"\n",
        "        else:\n",
        "            instruction_str = f\"{instr['op']} {instr['dest']}, {instr['src1']}, {instr['src2']}\"\n",
        "\n",
        "        if functional_unit:\n",
        "            # Place the instruction only in its corresponding functional unit\n",
        "            timeline[functional_unit][i] = instruction_str\n",
        "        else:\n",
        "            # Handle NOP instructions (display in all functional units)\n",
        "            for unit in functional_units:\n",
        "                timeline[unit][i] = instruction_str\n",
        "\n",
        "    # Determine the maximum instruction length for each functional unit\n",
        "    max_instr_lengths = {unit: 0 for unit in functional_units}\n",
        "    for unit in functional_units:\n",
        "        for i in range(len(updated_instructions)):\n",
        "            instruction = timeline[unit][i]\n",
        "            if len(instruction) > max_instr_lengths[unit]:\n",
        "                max_instr_lengths[unit] = len(instruction)\n",
        "\n",
        "    # Adjust spacing based on the number of letters in the unit name\n",
        "    for unit in functional_units:\n",
        "        if len(unit) == 3:  # 3-letter units (DIV, AND, XOR, NOT, etc.)\n",
        "            max_instr_lengths[unit] = max(max_instr_lengths[unit], 10)  # More spacing\n",
        "        elif len(unit) == 4:  # 4-letter units (FADD, FMUL, FDIV, etc.)\n",
        "            max_instr_lengths[unit] = max(max_instr_lengths[unit], 8)  # Less spacing\n",
        "        else:  # Other units (e.g., MEM)\n",
        "            max_instr_lengths[unit] = max(max_instr_lengths[unit], len(unit))\n",
        "\n",
        "    # Print the functional units horizontally at the top\n",
        "    print(\"Functional Units Execution:\")\n",
        "    print(\" \" * len(str(len(updated_instructions))) + \" |\", end=\"\")\n",
        "    for unit in functional_units:\n",
        "        print(f\" {unit:^{max_instr_lengths[unit]}} |\", end=\"\")\n",
        "    print()\n",
        "\n",
        "    # Print the instruction number and the timeline\n",
        "    for i in range(len(updated_instructions)):\n",
        "        print(f\"{i + 1:>{len(str(len(updated_instructions)))}} |\", end=\"\")\n",
        "        for unit in functional_units:\n",
        "            stage = timeline[unit][i]\n",
        "            print(f\" {stage:^{max_instr_lengths[unit]}} |\", end=\"\")\n",
        "        print()\n",
        "\n",
        "# Function to handle structural and raw hazards\n",
        "def handle_hazards(instructions):\n",
        "    updated_instructions = []\n",
        "    total_cycles = 0\n",
        "\n",
        "    for i, instruction in enumerate(instructions):\n",
        "        if i > 0:\n",
        "            curr_instr = instructions[i]\n",
        "            curr_func_unit, curr_func_latency = get_functional_unit_and_latency(curr_instr['stages'])\n",
        "\n",
        "            # Track wait cycles for structural and RAW hazards\n",
        "            structural_wait = 0\n",
        "\n",
        "            # Check for structural hazards (same functional unit)\n",
        "            for j in range(i - 1, -1, -1):\n",
        "                prev_instr = instructions[j]\n",
        "                prev_func_unit, prev_func_latency = get_functional_unit_and_latency(prev_instr['stages'])\n",
        "\n",
        "                # Structural hazard: Same functional unit\n",
        "                if prev_func_unit is not None and curr_func_unit == prev_func_unit:\n",
        "                    # Calculate the number of wait cycles needed\n",
        "                    structural_wait = max(structural_wait, (j - i + sum(prev_instr['stages'].values()) - 3)) + prev_instr.get('wait_cycles', 0)  # 3 for IF, ID and WB\n",
        "                    if prev_instr.get('wait_cycles', 0) >= (prev_func_latency + i - j):\n",
        "                      structural_wait = 0\n",
        "                    # wait_cycles = max(wait_cycles, structural_wait)\n",
        "                    break  # Stop after finding the first conflict\n",
        "\n",
        "            # Check for RAW hazards (data dependencies)\n",
        "            raw_wait = 0\n",
        "            curr_registers = []\n",
        "            if 'src1' in curr_instr and curr_instr['src1'] is not None:\n",
        "                curr_registers.append(curr_instr['src1'])\n",
        "            if 'src2' in curr_instr and curr_instr['src2'] is not None:\n",
        "                curr_registers.append(curr_instr['src2'])\n",
        "            if 'dest' in curr_instr and curr_instr['dest'] is not None and curr_instr['op'] == 'ST':\n",
        "                curr_registers.append(curr_instr['dest'])\n",
        "\n",
        "            for j in range(i - 1, -1, -1):\n",
        "                curr_instr = instructions[i]\n",
        "                curr_func_unit, curr_func_latency = get_functional_unit_and_latency(curr_instr['stages'])\n",
        "                prev_instr = instructions[j]\n",
        "                # Check if the previous instruction writes to a register used by the current instruction\n",
        "                if 'dest' in prev_instr and prev_instr['dest'] is not None and prev_instr['op'] != 'ST':\n",
        "                    prev_dest_register = prev_instr['dest']\n",
        "                    if prev_dest_register in curr_registers:\n",
        "                        # Calculate the number of wait cycles needed\n",
        "                        raw_wait = max(raw_wait, (j + sum(prev_instr['stages'].values())) - (i + 2)) + prev_instr.get('wait_cycles', 0)  # 2 for IF and ID\n",
        "                        # wait_cycles = max(wait_cycles, raw_wait)\n",
        "                        for k in range(i - 1, -1, -1):\n",
        "                          prev2_instr = instructions[k]\n",
        "                          prev2_func_unit, prev2_func_latency = get_functional_unit_and_latency(prev_instr['stages'])\n",
        "                          if prev2_instr.get('wait_cycles', 0) == (i - k) and prev2_func_unit == curr_func_unit:\n",
        "                            raw_wait += prev2_func_latency\n",
        "                            break\n",
        "                        break\n",
        "\n",
        "            # Add wait cycles to the current instruction\n",
        "            # if wait_cycles > 0:\n",
        "            #     if 'wait_cycles' not in curr_instr:\n",
        "            #         curr_instr['wait_cycles'] = 0\n",
        "            #     curr_instr['wait_cycles'] += wait_cycles\n",
        "            if structural_wait >= raw_wait:\n",
        "                # if 'wait_cycles' not in curr_instr:\n",
        "                #     curr_instr['wait_cycles'] = 0\n",
        "                curr_instr['wait_cycles'] = structural_wait\n",
        "                print(\"structural_wait : \", structural_wait)\n",
        "            else:\n",
        "                # if 'wait_cycles' not in curr_instr:\n",
        "                #     curr_instr['wait_cycles'] = 0\n",
        "                curr_instr['wait_cycles'] = raw_wait\n",
        "                print(\"raw_wait : \", raw_wait)\n",
        "\n",
        "        # Add the current instruction\n",
        "        # updated_instructions.append(instruction)\n",
        "        print(f\"instruction : {instruction}, curr_instr['wait_cycles'] : {instruction.get('wait_cycles', 0)}\")\n",
        "\n",
        "        # Update total_cycles\n",
        "        time = sum(instruction['stages'].values())\n",
        "        total_cycles = max(i + time + instruction.get('wait_cycles', 0), total_cycles)\n",
        "\n",
        "    return instructions, total_cycles\n",
        "\n",
        "def handle_waw_and_war(updated_instructions, total_cycles):\n",
        "    # Initialize a register counter to track availability\n",
        "    register_counter = {f'R{i}': 0 for i in range(32)}  # R0 to R31\n",
        "    # register_counter = {f'R{i}': 0 for i in range(2)}  # R0 to R1\n",
        "\n",
        "    # Function to find the next available register\n",
        "    def find_available_register():\n",
        "        for reg, counter in register_counter.items():\n",
        "            if counter == 0:\n",
        "                return reg\n",
        "        return None  # No available register (should not happen in normal cases)\n",
        "\n",
        "    def find_available_register2(reg2):\n",
        "        for reg, counter in register_counter.items():\n",
        "            if counter == 0 and reg != reg2:\n",
        "                return reg\n",
        "        return None  # No available register (should not happen in normal cases)\n",
        "\n",
        "    # Iterate through instructions to handle WAW and WAR\n",
        "    i = 0\n",
        "    while i < len(updated_instructions):\n",
        "        curr_instr = updated_instructions[i]\n",
        "\n",
        "        # # Skip NOP instructions\n",
        "        # if curr_instr['op'] == 'NOP':\n",
        "        #     i += 1\n",
        "        #     continue\n",
        "\n",
        "        # Get the destination register of the current instruction\n",
        "        if 'dest' in curr_instr and curr_instr['op'] != 'ST':\n",
        "          dest_reg = curr_instr['dest']\n",
        "        else:\n",
        "          dest_reg = None\n",
        "\n",
        "        # Handle WAW (Write-After-Write) hazard\n",
        "        if dest_reg is not None:\n",
        "            new_dest_reg = None\n",
        "\n",
        "            # Check if any previous instruction reads from the destination register\n",
        "            for j in range(i - 1, -1, -1):\n",
        "                prev_instr = updated_instructions[j]\n",
        "                if ('dest' in prev_instr and prev_instr['dest'] == dest_reg and prev_instr['op'] != 'ST' and register_counter[dest_reg] != 0):\n",
        "                    # Find a new available register\n",
        "                    new_dest_reg = find_available_register()\n",
        "\n",
        "                    k = i + 1\n",
        "                    found = False\n",
        "                    while k < len(updated_instructions):\n",
        "                      subsequent_instr = updated_instructions[k]\n",
        "                      if 'src1' in subsequent_instr and subsequent_instr['src1'] == new_dest_reg:\n",
        "                          found = True\n",
        "                          break\n",
        "                      if 'src2' in subsequent_instr and subsequent_instr['src2'] == new_dest_reg:\n",
        "                          found = True\n",
        "                          break\n",
        "                      if 'dest' in subsequent_instr and subsequent_instr['op'] == 'ST' and subsequent_instr['dest'] == new_dest_reg:\n",
        "                          found = True\n",
        "                          break\n",
        "                      k+=1\n",
        "\n",
        "                    if found == True:\n",
        "                      new_dest_reg = find_available_register2(new_dest_reg)\n",
        "\n",
        "                    print(\"prev_instr : \", prev_instr)\n",
        "                    print(f\"{dest_reg} : {register_counter[dest_reg]}\")\n",
        "                    if new_dest_reg is None:\n",
        "                        print(\"Error: No available registers.\")\n",
        "                        # return updated_instructions, total_cycles\n",
        "                        return [], total_cycles\n",
        "\n",
        "                        # # No available register, find the register with the smallest counter\n",
        "                        # min_reg, min_counter = min(register_counter.items(), key=lambda x: x[1])  # Find register with smallest counter\n",
        "                        # if min_reg is None:\n",
        "                        #     print(\"Error: No registers available.\")\n",
        "                        #     return updated_instructions, total_cycles\n",
        "\n",
        "                        # # Insert NOPs equal to the smallest counter value\n",
        "                        # nops_needed = min_counter\n",
        "                        # print(\"nops_needed : \", nops_needed)\n",
        "                        # for _ in range(nops_needed):\n",
        "                        #     updated_instructions.insert(i, {'op': 'NOP', 'stages': pipeline_stages['NOP']})\n",
        "                        #     total_cycles += 1  # Increment total cycles\n",
        "\n",
        "                        # # Reset the counter for the selected register\n",
        "                        # register_counter[min_reg] = 0\n",
        "                        # new_dest_reg = min_reg\n",
        "\n",
        "                    # Update the destination register of the current instruction\n",
        "                    print(\"curr_instr before : \", curr_instr)\n",
        "                    curr_instr['dest'] = new_dest_reg\n",
        "                    print(\"curr_instr after : \", curr_instr)\n",
        "                    print(\"new_dest_reg : \", new_dest_reg)\n",
        "\n",
        "                    if new_dest_reg is not None:\n",
        "                        break\n",
        "\n",
        "            if new_dest_reg is not None:\n",
        "                k = i + 1\n",
        "                # Update subsequent instructions that use the old destination register\n",
        "                # for k in range(i + 1, len(updated_instructions)):\n",
        "                while k < len(updated_instructions):\n",
        "                    subsequent_instr = updated_instructions[k]\n",
        "                    if 'src1' in subsequent_instr and subsequent_instr['src1'] == dest_reg:\n",
        "                        subsequent_instr['src1'] = new_dest_reg\n",
        "                        print(\"subsequent_instr : \", subsequent_instr)\n",
        "                    if 'src2' in subsequent_instr and subsequent_instr['src2'] == dest_reg:\n",
        "                        subsequent_instr['src2'] = new_dest_reg\n",
        "                        print(\"subsequent_instr : \", subsequent_instr)\n",
        "                    if 'dest' in subsequent_instr and subsequent_instr['op'] == 'ST' and subsequent_instr['dest'] == dest_reg:\n",
        "                        subsequent_instr['dest'] = new_dest_reg\n",
        "                        print(\"subsequent_instr : \", subsequent_instr)\n",
        "                    if 'dest' in subsequent_instr and subsequent_instr['op'] != 'ST' and subsequent_instr['dest'] == dest_reg:\n",
        "                        break\n",
        "                    k+=1\n",
        "\n",
        "\n",
        "            # Update the register counter for the new destination register\n",
        "            if new_dest_reg is not None:\n",
        "              register_counter[new_dest_reg] = sum(curr_instr['stages'].values()) - 2  # Exclude IF and ID stages\n",
        "\n",
        "        # # Handle WAR (Write-After-Read) hazard\n",
        "        # if dest_reg is not None:\n",
        "        #     # Check if any previous instruction reads from the destination register\n",
        "        #     for j in range(i - 1, -1, -1):\n",
        "        #         prev_instr = updated_instructions[j]\n",
        "        #         if ('src1' in prev_instr and prev_instr['src1'] == dest_reg) or \\\n",
        "        #         ('src2' in prev_instr and prev_instr['src2'] == dest_reg) or \\\n",
        "        #         ('dest' in prev_instr and prev_instr['op'] == 'ST' and prev_instr['dest'] == dest_reg):\n",
        "        #             # Find a new available register\n",
        "        #             new_dest_reg = find_available_register()\n",
        "        #             if new_dest_reg is None:\n",
        "        #                 print(\"Error: No available registers.\")\n",
        "        #                 return updated_instructions, total_cycles\n",
        "\n",
        "        #             # Update the destination register of the current instruction\n",
        "        #             curr_instr['dest'] = new_dest_reg\n",
        "\n",
        "        #             # Update subsequent instructions that use the old destination register\n",
        "        #             for k in range(i + 1, len(updated_instructions)):\n",
        "        #                 subsequent_instr = updated_instructions[k]\n",
        "        #                 if 'src1' in subsequent_instr and subsequent_instr['src1'] == dest_reg:\n",
        "        #                     subsequent_instr['src1'] = new_dest_reg\n",
        "        #                 if 'src2' in subsequent_instr and subsequent_instr['src2'] == dest_reg:\n",
        "        #                     subsequent_instr['src2'] = new_dest_reg\n",
        "        #                 if 'dest' in subsequent_instr and subsequent_instr['op'] == 'ST' and subsequent_instr['dest'] == dest_reg:\n",
        "        #                     subsequent_instr['dest'] = new_dest_reg\n",
        "\n",
        "        #             # Update the register counter for the new destination register\n",
        "        #             register_counter[new_dest_reg] = sum(curr_instr['stages'].values()) - 2  # Exclude IF and ID stages\n",
        "        #             break\n",
        "\n",
        "        # # Update the register counter for the destination register\n",
        "        # if dest_reg is not None:\n",
        "        #     register_counter[dest_reg] = sum(curr_instr['stages'].values()) - 2  # Exclude IF and ID stages\n",
        "\n",
        "\n",
        "        # if 'src1' in curr_instr and curr_instr['src1'] is not None and \\\n",
        "        # curr_instr['src1'] in {'R{i}': 0 for i in range(32)} and register_counter[curr_instr['src1']] == 0:\n",
        "        #   register_counter[curr_instr['src1']] = sum(curr_instr['stages'].values()) - 2\n",
        "        # if 'src2' in curr_instr and curr_instr['src2'] is not None and register_counter[curr_instr['src2']] == 0:\n",
        "        #   register_counter[curr_instr['src2']] = sum(curr_instr['stages'].values()) - 2\n",
        "        if 'dest' in curr_instr and curr_instr['dest'] is not None and \\\n",
        "         curr_instr['op'] != 'ST' and register_counter[curr_instr['dest']] == 0:\n",
        "          register_counter[curr_instr['dest']] = sum(curr_instr['stages'].values()) - 2\n",
        "\n",
        "        # Decrement the counter for all registers at each clock cycle\n",
        "        for reg in register_counter:\n",
        "            print(f\"{reg} : {register_counter[reg]}\")\n",
        "            if register_counter[reg] > 0:\n",
        "                register_counter[reg] -= 1\n",
        "\n",
        "        i += 1\n",
        "\n",
        "    return updated_instructions, total_cycles\n",
        "\n",
        "# Function to parse assembly code\n",
        "import re\n",
        "\n",
        "def parse_assembly(assembly):\n",
        "    instructions = []\n",
        "    valid_ops = ['IADD', 'ISUB', 'IMUL', 'IDIV', 'FADD', 'FSUB', 'FMUL', 'FDIV', 'AND', 'OR', 'XOR', 'NOT', 'LD', 'ST', 'MOV', 'NOP']\n",
        "\n",
        "    for line in assembly:\n",
        "        line = line.strip()\n",
        "\n",
        "        # Skip empty lines\n",
        "        if not line:\n",
        "            continue\n",
        "\n",
        "        # Regex for arithmetic/logic instructions (e.g., IADD R1, R2, R3)\n",
        "        match_arithmetic = re.match(r'^(IADD|ISUB|IMUL|IDIV|FADD|FSUB|FMUL|FDIV|AND|OR|XOR|NOT)\\s+(R\\d+),\\s*(R\\d+),\\s*(R\\d+)$', line)\n",
        "\n",
        "        # Regex for MOV instructions (e.g., MOV R8, R7 or MOV R8, 1000)\n",
        "        match_mov = re.match(r'^(MOV)\\s+(R\\d+),\\s*(R\\d+|\\d+)$', line)\n",
        "\n",
        "        # Regex for memory instructions with register or immediate address (e.g., LD R8, [R9] or LD R8, [1000])\n",
        "        match_memory = re.match(r'^(LD|ST)\\s+(R\\d+),\\s*\\[(R\\d+|\\d+)\\]$', line)\n",
        "\n",
        "        # Regex for NOP instruction\n",
        "        match_nop = re.match(r'^NOP$', line)\n",
        "\n",
        "        # Check if the operation is valid\n",
        "        op = line.split()[0] if line else None\n",
        "        if op not in valid_ops:\n",
        "            print(f\"Error: Unknown instruction `{op}`.\")\n",
        "            return []\n",
        "\n",
        "        if match_arithmetic:\n",
        "            op = match_arithmetic.group(1)\n",
        "            dest = match_arithmetic.group(2)\n",
        "            src1 = match_arithmetic.group(3)\n",
        "            src2 = match_arithmetic.group(4)\n",
        "\n",
        "            # Check if registers are valid (R0 to R31)\n",
        "            if not (0 <= int(dest[1:]) <= 31):\n",
        "                print(f\"Error: Invalid register name `{dest}`.\")\n",
        "                return []\n",
        "            if not (0 <= int(src1[1:]) <= 31):\n",
        "                print(f\"Error: Invalid register name `{src1}`.\")\n",
        "                return []\n",
        "            if not (0 <= int(src2[1:]) <= 31):\n",
        "                print(f\"Error: Invalid register name `{src2}`.\")\n",
        "                return []\n",
        "\n",
        "            instructions.append({'op': op, 'dest': dest, 'src1': src1, 'src2': src2, 'stages': pipeline_stages[op]})\n",
        "\n",
        "        elif match_mov:\n",
        "            op = match_mov.group(1)\n",
        "            dest = match_mov.group(2)\n",
        "            src1 = match_mov.group(3)\n",
        "\n",
        "            # Check if destination register is valid (R0 to R31)\n",
        "            if not (0 <= int(dest[1:]) <= 31):\n",
        "                print(f\"Error: Invalid register name `{dest}`.\")\n",
        "                return []\n",
        "\n",
        "            # Check if source is a register and valid (R0 to R31)\n",
        "            if src1.startswith('R') and not (0 <= int(src1[1:]) <= 31):\n",
        "                print(f\"Error: Invalid register name `{src1}`.\")\n",
        "                return []\n",
        "\n",
        "            instructions.append({'op': op, 'dest': dest, 'src1': src1, 'src2': None, 'stages': pipeline_stages[op]})\n",
        "\n",
        "        elif match_memory:\n",
        "            op = match_memory.group(1)\n",
        "            dest = match_memory.group(2)\n",
        "            src1 = match_memory.group(3)\n",
        "\n",
        "            # Check if destination register is valid (R0 to R31)\n",
        "            if not (0 <= int(dest[1:]) <= 31):\n",
        "                print(f\"Error: Invalid register name `{dest}`.\")\n",
        "                return []\n",
        "\n",
        "            # Check if source is a register and valid (R0 to R31)\n",
        "            if src1.startswith('R') and not (0 <= int(src1[1:]) <= 31):\n",
        "                print(f\"Error: Invalid register name `{src1}`.\")\n",
        "                return []\n",
        "\n",
        "            instructions.append({'op': op, 'dest': dest, 'src1': src1, 'src2': None, 'stages': pipeline_stages[op]})\n",
        "\n",
        "        elif match_nop:\n",
        "            instructions.append({'op': 'NOP', 'dest': None, 'src1': None, 'src2': None, 'stages': pipeline_stages['NOP']})\n",
        "\n",
        "        else:\n",
        "            # If the line doesn't match any regex, it's an unknown instruction\n",
        "            print(f\"Error: Unknown instruction `{line.split()[0]}`.\")\n",
        "            return []\n",
        "\n",
        "    return instructions\n",
        "\n",
        "# Main function\n",
        "def main():\n",
        "    # assembly_code = [\n",
        "    #     \"IADD R1, R2, R3\",\n",
        "    #     \"IMUL R4, R5, R6\",\n",
        "    #     \"LD R7, [R8]\",\n",
        "    #     \"ST R9, [R10]\",\n",
        "    #     \"FADD R11, R12, R13\",\n",
        "    #     \"FMUL R14, R15, R16\"\n",
        "    # ]\n",
        "\n",
        "    # assembly_code = [\n",
        "    #     \"IADD R1, R2, R3\",\n",
        "    #     \"IMUL R4, R5, R6\",\n",
        "    #     \"LD R7, [R8]\",\n",
        "    #     \"ST R9, [R10]\",\n",
        "    #     \"FADD R11, R12, R13\",\n",
        "    #     \"FADD R14, R15, R16\"\n",
        "    # ]\n",
        "\n",
        "    # assembly_code = [\n",
        "    #     \"IADD R1, R2, R3\",\n",
        "    #     \"IMUL R4, R5, R6\",\n",
        "    #     \"LD R7, [R8]\",\n",
        "    #     \"ST R9, [R10]\",\n",
        "    #     \"FADD R11, R12, R13\",\n",
        "    #     \"FADD R14, R15, R16\",\n",
        "    #     \"FADD R17, R18, R19\"\n",
        "    # ]\n",
        "\n",
        "    # assembly_code = [\n",
        "    #     \"IADD R1, R2, R3\",\n",
        "    #     \"FDIV R4, R5, R6\",\n",
        "    #     \"LD R7, [R8]\",\n",
        "    #     \"ST R9, [R10]\",\n",
        "    #     \"FADD R11, R12, R13\",\n",
        "    #     \"FADD R14, R15, R16\",\n",
        "    #     \"FADD R17, R18, R19\"\n",
        "    # ]\n",
        "\n",
        "    # assembly_code = [\n",
        "    #     \"IADD R1, R2, R3\",\n",
        "    #     \"IMUL R4, R5, R6\",\n",
        "    #     \"IADD R7, R8, R9\"\n",
        "    # ]\n",
        "\n",
        "    # assembly_code = [\n",
        "    #     \"IADD R1, R2, R3\",\n",
        "    #     \"IMUL R4, R5, R6\",\n",
        "    #     \"IADD R7, R8, R9\",\n",
        "    #     \"IADD R10, R11, R12\"\n",
        "    # ]\n",
        "\n",
        "    # assembly_code = [\n",
        "    #     \"LD R7, [1000]\",\n",
        "    #     \"IADD R1, R2, R3\",\n",
        "    #     \"FMUL R4, R5, R6\",\n",
        "    #     \"IADD R7, R8, R9\",\n",
        "    #     \"IADD R10, R11, R12\"\n",
        "    # ]\n",
        "\n",
        "    # assembly_code = [\n",
        "    #     \"LD R2, [1000]\",\n",
        "    #     \"LD R3, [2000]\",\n",
        "    #     \"IADD R1, R2, R3\",\n",
        "    #     \"LD R2, [3000]\",\n",
        "    #     \"IADD R4, R1, R2\",\n",
        "    #     \"IADD R4, R4, R1\",\n",
        "    #     \"IADD R4, R5, R6\"\n",
        "    # ]\n",
        "\n",
        "    # assembly_code = [\n",
        "    #     \"IADD R1, R2, R3\",\n",
        "    #     \"ISUB R1, R1, R2\"\n",
        "    # ]\n",
        "\n",
        "    # assembly_code = [\n",
        "    #     \"IADD R1, R2, R3\",\n",
        "    #     \"ISUB R1, R4, R2\"\n",
        "    # ]\n",
        "\n",
        "    # assembly_code = [\n",
        "    #     \"IDIV R3, R1, R3\",\n",
        "    #     \"IADD R1, R2, R3\",\n",
        "    #     \"ISUB R1, R4, R3\"\n",
        "    # ]\n",
        "\n",
        "    # assembly_code = [\n",
        "    #     \"IADD R1, R2, R3\",\n",
        "    #     \"IDIV R3, R1, R3\",\n",
        "    #     \"ISUB R1, R4, R3\"\n",
        "    # ]\n",
        "\n",
        "    # assembly_code = [\n",
        "    #     \"IDIV R3, R1, R3\",\n",
        "    #     \"IMUL R1, R2, R4\",\n",
        "    #     \"ISUB R6, R4, R5\"\n",
        "    # ]\n",
        "\n",
        "    # assembly_code = [\n",
        "    #     \"LD R2, [1000]\",\n",
        "    #     \"LD R3, [2000]\",\n",
        "    #     \"IADD R1, R2, R3\",\n",
        "    #     \"LD R2, [3000]\",\n",
        "    #     \"IADD R4, R1, R2\",\n",
        "    #     \"IADD R4, R4, R1\",\n",
        "    #     \"IADD R4, R5, R6\",\n",
        "    #     \"ST R4, [3000]\",\n",
        "    #     \"ST R4, [4000]\",\n",
        "    #     \"IADD R4, R5, R7\",\n",
        "    #     \"ST R4, [5000]\"\n",
        "    # ]\n",
        "\n",
        "    # assembly_code = [\n",
        "    #     \"LD R0, [1000]\",\n",
        "    #     \"LD R1, [2000]\",\n",
        "    #     \"IADD R1, R1, R0\",\n",
        "    #     \"IMUL R1, R0, R0\",\n",
        "    #     \"IADD R1, R0, R0\"\n",
        "    # ]\n",
        "\n",
        "    # assembly_code = [\n",
        "    #     \"LD R0, [1000]\",\n",
        "    #     \"LD R1, [2000]\",\n",
        "    #     \"IADD R1, R1, R0\",\n",
        "    #     \"IMUL R1, R0, R0\",\n",
        "    #     \"IDIV R1, R0, R0\"\n",
        "    # ]\n",
        "\n",
        "    # # calculator program\n",
        "    # assembly_code = [\n",
        "    #     \"LD R1, [1000]\",\n",
        "    #     \"LD R2, [2000]\",\n",
        "    #     \"IADD R3, R1, R2\",\n",
        "    #     \"ST R3, [3000]\",\n",
        "    #     \"ISUB R3, R1, R2\",\n",
        "    #     \"ST R3, [4000]\",\n",
        "    #     \"IMUL R3, R1, R2\",\n",
        "    #     \"ST R3, [5000]\",\n",
        "    #     \"IDIV R3, R1, R2\",\n",
        "    #     \"ST R3, [6000]\"\n",
        "    # ]\n",
        "\n",
        "    assembly_code = [\n",
        "        \"LD R1, [1000]\",\n",
        "        \"LD R2, [2000]\",\n",
        "        \"IADD R3, R1, R2\",\n",
        "        \"ISUB R4, R1, R2\",\n",
        "        \"IADD R4, R4, R2\",\n",
        "        \"IMUL R5, R1, R2\",\n",
        "        \"IDIV R6, R1, R2\",\n",
        "        \"ST R3, [3000]\",\n",
        "        \"ST R4, [4000]\",\n",
        "        \"ST R5, [5000]\",\n",
        "        \"ST R6, [6000]\"\n",
        "    ]\n",
        "\n",
        "    # # calculator program\n",
        "    # assembly_code = [\n",
        "    #     \"LD R1, [1000]\",\n",
        "    #     \"LD R2, [2000]\",\n",
        "    #     \"IADD R3, R1, R2\",\n",
        "    #     \"ISUB R4, R1, R2\",\n",
        "    #     \"IMUL R5, R1, R2\",\n",
        "    #     \"IDIV R6, R1, R2\",\n",
        "    #     \"ST R3, [3000]\",\n",
        "    #     \"ST R4, [4000]\",\n",
        "    #     \"ST R5, [5000]\",\n",
        "    #     \"ST R6, [6000]\"\n",
        "    # ]\n",
        "\n",
        "    instructions = parse_assembly(assembly_code)\n",
        "    if not instructions:\n",
        "        return\n",
        "    # updated_instructions, total_cycles = insert_nops_for_structural_hazards(instructions)\n",
        "    # updated_instructions, total_cycles = handle_raw_dependencies(updated_instructions, total_cycles)\n",
        "    # updated_instructions, total_cycles = handle_waw_and_war(updated_instructions, total_cycles)\n",
        "\n",
        "    # total_cycles = 0\n",
        "    # updated_instructions, total_cycles = insert_nops_for_structural_hazards(instructions)\n",
        "    # # updated_instructions, total_cycles = handle_raw_dependencies(updated_instructions, total_cycles)\n",
        "    # updated_instructions, total_cycles = handle_waw_and_war(updated_instructions, total_cycles)\n",
        "\n",
        "\n",
        "    updated_instructions, total_cycles = handle_hazards(instructions)\n",
        "    updated_instructions, total_cycles = handle_waw_and_war(updated_instructions, total_cycles)\n",
        "\n",
        "    if not updated_instructions:\n",
        "        print(\"Register Spill\")\n",
        "        return\n",
        "\n",
        "    print(\"Updated Code with NOPs and Register Updates:\")\n",
        "    for instr in updated_instructions:\n",
        "        if instr['op'] == 'NOP':\n",
        "            print(\"NOP\")\n",
        "        else:\n",
        "            if instr['op'] in ['LD', 'ST']:\n",
        "                print(f\"{instr['op']} {instr['dest']}, [{instr['src1']}]\")\n",
        "            else:\n",
        "                print(f\"{instr['op']} {instr['dest']}, {instr['src1']}, {instr['src2']}\")\n",
        "\n",
        "    print(f\"\\nTotal clock cycles: {total_cycles}\")\n",
        "\n",
        "\n",
        "    # for i, instr in enumerate(updated_instructions):\n",
        "    #     if instr['op'] in ['LD', 'ST']:\n",
        "    #       print(f\"Instruction {i}: {instr['stages']} : {instr['op']} {instr['dest']}, [{instr['src1']}]\")\n",
        "    #     elif instr['op'] == 'NOP':\n",
        "    #       print(f\"Instruction {i}: {instr['stages']} : {instr['op']}\")\n",
        "    #     else:\n",
        "    #       print(f\"Instruction {i}: {instr['stages']} : {instr['op']} {instr['dest']}, {instr['src1']}, {instr['src2']}\")\n",
        "    print(\" \")\n",
        "    print(\" \")\n",
        "    display_functional_units(updated_instructions, total_cycles)\n",
        "    print(\" \")\n",
        "    print(\" \")\n",
        "    display_clock_cycle_execution(updated_instructions, total_cycles)\n",
        "    # print(\" \")\n",
        "    # print(\" \")\n",
        "    # plot_pipeline_gantt(updated_instructions, total_cycles)\n",
        "\n",
        "if __name__ == \"__main__\":\n",
        "    main()"
      ],
      "metadata": {
        "id": "TFQcV3aWvmKX",
        "colab": {
          "base_uri": "https://localhost:8080/"
        },
        "outputId": "e41e9222-c4db-41d4-e67e-2fcc11ff646c"
      },
      "execution_count": null,
      "outputs": [
        {
          "output_type": "stream",
          "name": "stdout",
          "text": [
            "instruction : {'op': 'LD', 'dest': 'R1', 'src1': '1000', 'src2': None, 'stages': {'IF': 1, 'ID': 1, 'MEM': 1, 'WB': 1}}, curr_instr['wait_cycles'] : 0\n",
            "structural_wait :  0\n",
            "instruction : {'op': 'LD', 'dest': 'R2', 'src1': '2000', 'src2': None, 'stages': {'IF': 1, 'ID': 1, 'MEM': 1, 'WB': 1}, 'wait_cycles': 0}, curr_instr['wait_cycles'] : 0\n",
            "raw_wait :  1\n",
            "instruction : {'op': 'IADD', 'dest': 'R3', 'src1': 'R1', 'src2': 'R2', 'stages': {'IF': 1, 'ID': 1, 'ADD': 6, 'WB': 1}, 'wait_cycles': 1}, curr_instr['wait_cycles'] : 1\n",
            "structural_wait :  6\n",
            "instruction : {'op': 'ISUB', 'dest': 'R4', 'src1': 'R1', 'src2': 'R2', 'stages': {'IF': 1, 'ID': 1, 'ADD': 6, 'WB': 1}, 'wait_cycles': 6}, curr_instr['wait_cycles'] : 6\n",
            "raw_wait :  12\n",
            "instruction : {'op': 'IADD', 'dest': 'R4', 'src1': 'R4', 'src2': 'R2', 'stages': {'IF': 1, 'ID': 1, 'ADD': 6, 'WB': 1}, 'wait_cycles': 12}, curr_instr['wait_cycles'] : 12\n",
            "structural_wait :  0\n",
            "instruction : {'op': 'IMUL', 'dest': 'R5', 'src1': 'R1', 'src2': 'R2', 'stages': {'IF': 1, 'ID': 1, 'MUL': 12, 'WB': 1}, 'wait_cycles': 0}, curr_instr['wait_cycles'] : 0\n",
            "structural_wait :  0\n",
            "instruction : {'op': 'IDIV', 'dest': 'R6', 'src1': 'R1', 'src2': 'R2', 'stages': {'IF': 1, 'ID': 1, 'DIV': 24, 'WB': 1}, 'wait_cycles': 0}, curr_instr['wait_cycles'] : 0\n",
            "raw_wait :  3\n",
            "instruction : {'op': 'ST', 'dest': 'R3', 'src1': '3000', 'src2': None, 'stages': {'IF': 1, 'ID': 1, 'MEM': 1, 'WB': 1}, 'wait_cycles': 3}, curr_instr['wait_cycles'] : 3\n",
            "raw_wait :  15\n",
            "instruction : {'op': 'ST', 'dest': 'R4', 'src1': '4000', 'src2': None, 'stages': {'IF': 1, 'ID': 1, 'MEM': 1, 'WB': 1}, 'wait_cycles': 15}, curr_instr['wait_cycles'] : 15\n",
            "raw_wait :  9\n",
            "instruction : {'op': 'ST', 'dest': 'R5', 'src1': '5000', 'src2': None, 'stages': {'IF': 1, 'ID': 1, 'MEM': 1, 'WB': 1}, 'wait_cycles': 9}, curr_instr['wait_cycles'] : 9\n",
            "raw_wait :  21\n",
            "instruction : {'op': 'ST', 'dest': 'R6', 'src1': '6000', 'src2': None, 'stages': {'IF': 1, 'ID': 1, 'MEM': 1, 'WB': 1}, 'wait_cycles': 21}, curr_instr['wait_cycles'] : 21\n",
            "R0 : 0\n",
            "R1 : 2\n",
            "R2 : 0\n",
            "R3 : 0\n",
            "R4 : 0\n",
            "R5 : 0\n",
            "R6 : 0\n",
            "R7 : 0\n",
            "R8 : 0\n",
            "R9 : 0\n",
            "R10 : 0\n",
            "R11 : 0\n",
            "R12 : 0\n",
            "R13 : 0\n",
            "R14 : 0\n",
            "R15 : 0\n",
            "R16 : 0\n",
            "R17 : 0\n",
            "R18 : 0\n",
            "R19 : 0\n",
            "R20 : 0\n",
            "R21 : 0\n",
            "R22 : 0\n",
            "R23 : 0\n",
            "R24 : 0\n",
            "R25 : 0\n",
            "R26 : 0\n",
            "R27 : 0\n",
            "R28 : 0\n",
            "R29 : 0\n",
            "R30 : 0\n",
            "R31 : 0\n",
            "R0 : 0\n",
            "R1 : 1\n",
            "R2 : 2\n",
            "R3 : 0\n",
            "R4 : 0\n",
            "R5 : 0\n",
            "R6 : 0\n",
            "R7 : 0\n",
            "R8 : 0\n",
            "R9 : 0\n",
            "R10 : 0\n",
            "R11 : 0\n",
            "R12 : 0\n",
            "R13 : 0\n",
            "R14 : 0\n",
            "R15 : 0\n",
            "R16 : 0\n",
            "R17 : 0\n",
            "R18 : 0\n",
            "R19 : 0\n",
            "R20 : 0\n",
            "R21 : 0\n",
            "R22 : 0\n",
            "R23 : 0\n",
            "R24 : 0\n",
            "R25 : 0\n",
            "R26 : 0\n",
            "R27 : 0\n",
            "R28 : 0\n",
            "R29 : 0\n",
            "R30 : 0\n",
            "R31 : 0\n",
            "R0 : 0\n",
            "R1 : 0\n",
            "R2 : 1\n",
            "R3 : 7\n",
            "R4 : 0\n",
            "R5 : 0\n",
            "R6 : 0\n",
            "R7 : 0\n",
            "R8 : 0\n",
            "R9 : 0\n",
            "R10 : 0\n",
            "R11 : 0\n",
            "R12 : 0\n",
            "R13 : 0\n",
            "R14 : 0\n",
            "R15 : 0\n",
            "R16 : 0\n",
            "R17 : 0\n",
            "R18 : 0\n",
            "R19 : 0\n",
            "R20 : 0\n",
            "R21 : 0\n",
            "R22 : 0\n",
            "R23 : 0\n",
            "R24 : 0\n",
            "R25 : 0\n",
            "R26 : 0\n",
            "R27 : 0\n",
            "R28 : 0\n",
            "R29 : 0\n",
            "R30 : 0\n",
            "R31 : 0\n",
            "R0 : 0\n",
            "R1 : 0\n",
            "R2 : 0\n",
            "R3 : 6\n",
            "R4 : 7\n",
            "R5 : 0\n",
            "R6 : 0\n",
            "R7 : 0\n",
            "R8 : 0\n",
            "R9 : 0\n",
            "R10 : 0\n",
            "R11 : 0\n",
            "R12 : 0\n",
            "R13 : 0\n",
            "R14 : 0\n",
            "R15 : 0\n",
            "R16 : 0\n",
            "R17 : 0\n",
            "R18 : 0\n",
            "R19 : 0\n",
            "R20 : 0\n",
            "R21 : 0\n",
            "R22 : 0\n",
            "R23 : 0\n",
            "R24 : 0\n",
            "R25 : 0\n",
            "R26 : 0\n",
            "R27 : 0\n",
            "R28 : 0\n",
            "R29 : 0\n",
            "R30 : 0\n",
            "R31 : 0\n",
            "prev_instr :  {'op': 'ISUB', 'dest': 'R4', 'src1': 'R1', 'src2': 'R2', 'stages': {'IF': 1, 'ID': 1, 'ADD': 6, 'WB': 1}, 'wait_cycles': 6}\n",
            "R4 : 6\n",
            "curr_instr before :  {'op': 'IADD', 'dest': 'R4', 'src1': 'R4', 'src2': 'R2', 'stages': {'IF': 1, 'ID': 1, 'ADD': 6, 'WB': 1}, 'wait_cycles': 12}\n",
            "curr_instr after :  {'op': 'IADD', 'dest': 'R0', 'src1': 'R4', 'src2': 'R2', 'stages': {'IF': 1, 'ID': 1, 'ADD': 6, 'WB': 1}, 'wait_cycles': 12}\n",
            "new_dest_reg :  R0\n",
            "subsequent_instr :  {'op': 'ST', 'dest': 'R0', 'src1': '4000', 'src2': None, 'stages': {'IF': 1, 'ID': 1, 'MEM': 1, 'WB': 1}, 'wait_cycles': 15}\n",
            "R0 : 7\n",
            "R1 : 0\n",
            "R2 : 0\n",
            "R3 : 5\n",
            "R4 : 6\n",
            "R5 : 0\n",
            "R6 : 0\n",
            "R7 : 0\n",
            "R8 : 0\n",
            "R9 : 0\n",
            "R10 : 0\n",
            "R11 : 0\n",
            "R12 : 0\n",
            "R13 : 0\n",
            "R14 : 0\n",
            "R15 : 0\n",
            "R16 : 0\n",
            "R17 : 0\n",
            "R18 : 0\n",
            "R19 : 0\n",
            "R20 : 0\n",
            "R21 : 0\n",
            "R22 : 0\n",
            "R23 : 0\n",
            "R24 : 0\n",
            "R25 : 0\n",
            "R26 : 0\n",
            "R27 : 0\n",
            "R28 : 0\n",
            "R29 : 0\n",
            "R30 : 0\n",
            "R31 : 0\n",
            "R0 : 6\n",
            "R1 : 0\n",
            "R2 : 0\n",
            "R3 : 4\n",
            "R4 : 5\n",
            "R5 : 13\n",
            "R6 : 0\n",
            "R7 : 0\n",
            "R8 : 0\n",
            "R9 : 0\n",
            "R10 : 0\n",
            "R11 : 0\n",
            "R12 : 0\n",
            "R13 : 0\n",
            "R14 : 0\n",
            "R15 : 0\n",
            "R16 : 0\n",
            "R17 : 0\n",
            "R18 : 0\n",
            "R19 : 0\n",
            "R20 : 0\n",
            "R21 : 0\n",
            "R22 : 0\n",
            "R23 : 0\n",
            "R24 : 0\n",
            "R25 : 0\n",
            "R26 : 0\n",
            "R27 : 0\n",
            "R28 : 0\n",
            "R29 : 0\n",
            "R30 : 0\n",
            "R31 : 0\n",
            "R0 : 5\n",
            "R1 : 0\n",
            "R2 : 0\n",
            "R3 : 3\n",
            "R4 : 4\n",
            "R5 : 12\n",
            "R6 : 25\n",
            "R7 : 0\n",
            "R8 : 0\n",
            "R9 : 0\n",
            "R10 : 0\n",
            "R11 : 0\n",
            "R12 : 0\n",
            "R13 : 0\n",
            "R14 : 0\n",
            "R15 : 0\n",
            "R16 : 0\n",
            "R17 : 0\n",
            "R18 : 0\n",
            "R19 : 0\n",
            "R20 : 0\n",
            "R21 : 0\n",
            "R22 : 0\n",
            "R23 : 0\n",
            "R24 : 0\n",
            "R25 : 0\n",
            "R26 : 0\n",
            "R27 : 0\n",
            "R28 : 0\n",
            "R29 : 0\n",
            "R30 : 0\n",
            "R31 : 0\n",
            "R0 : 4\n",
            "R1 : 0\n",
            "R2 : 0\n",
            "R3 : 2\n",
            "R4 : 3\n",
            "R5 : 11\n",
            "R6 : 24\n",
            "R7 : 0\n",
            "R8 : 0\n",
            "R9 : 0\n",
            "R10 : 0\n",
            "R11 : 0\n",
            "R12 : 0\n",
            "R13 : 0\n",
            "R14 : 0\n",
            "R15 : 0\n",
            "R16 : 0\n",
            "R17 : 0\n",
            "R18 : 0\n",
            "R19 : 0\n",
            "R20 : 0\n",
            "R21 : 0\n",
            "R22 : 0\n",
            "R23 : 0\n",
            "R24 : 0\n",
            "R25 : 0\n",
            "R26 : 0\n",
            "R27 : 0\n",
            "R28 : 0\n",
            "R29 : 0\n",
            "R30 : 0\n",
            "R31 : 0\n",
            "R0 : 3\n",
            "R1 : 0\n",
            "R2 : 0\n",
            "R3 : 1\n",
            "R4 : 2\n",
            "R5 : 10\n",
            "R6 : 23\n",
            "R7 : 0\n",
            "R8 : 0\n",
            "R9 : 0\n",
            "R10 : 0\n",
            "R11 : 0\n",
            "R12 : 0\n",
            "R13 : 0\n",
            "R14 : 0\n",
            "R15 : 0\n",
            "R16 : 0\n",
            "R17 : 0\n",
            "R18 : 0\n",
            "R19 : 0\n",
            "R20 : 0\n",
            "R21 : 0\n",
            "R22 : 0\n",
            "R23 : 0\n",
            "R24 : 0\n",
            "R25 : 0\n",
            "R26 : 0\n",
            "R27 : 0\n",
            "R28 : 0\n",
            "R29 : 0\n",
            "R30 : 0\n",
            "R31 : 0\n",
            "R0 : 2\n",
            "R1 : 0\n",
            "R2 : 0\n",
            "R3 : 0\n",
            "R4 : 1\n",
            "R5 : 9\n",
            "R6 : 22\n",
            "R7 : 0\n",
            "R8 : 0\n",
            "R9 : 0\n",
            "R10 : 0\n",
            "R11 : 0\n",
            "R12 : 0\n",
            "R13 : 0\n",
            "R14 : 0\n",
            "R15 : 0\n",
            "R16 : 0\n",
            "R17 : 0\n",
            "R18 : 0\n",
            "R19 : 0\n",
            "R20 : 0\n",
            "R21 : 0\n",
            "R22 : 0\n",
            "R23 : 0\n",
            "R24 : 0\n",
            "R25 : 0\n",
            "R26 : 0\n",
            "R27 : 0\n",
            "R28 : 0\n",
            "R29 : 0\n",
            "R30 : 0\n",
            "R31 : 0\n",
            "R0 : 1\n",
            "R1 : 0\n",
            "R2 : 0\n",
            "R3 : 0\n",
            "R4 : 0\n",
            "R5 : 8\n",
            "R6 : 21\n",
            "R7 : 0\n",
            "R8 : 0\n",
            "R9 : 0\n",
            "R10 : 0\n",
            "R11 : 0\n",
            "R12 : 0\n",
            "R13 : 0\n",
            "R14 : 0\n",
            "R15 : 0\n",
            "R16 : 0\n",
            "R17 : 0\n",
            "R18 : 0\n",
            "R19 : 0\n",
            "R20 : 0\n",
            "R21 : 0\n",
            "R22 : 0\n",
            "R23 : 0\n",
            "R24 : 0\n",
            "R25 : 0\n",
            "R26 : 0\n",
            "R27 : 0\n",
            "R28 : 0\n",
            "R29 : 0\n",
            "R30 : 0\n",
            "R31 : 0\n",
            "Updated Code with NOPs and Register Updates:\n",
            "LD R1, [1000]\n",
            "LD R2, [2000]\n",
            "IADD R3, R1, R2\n",
            "ISUB R4, R1, R2\n",
            "IADD R0, R4, R2\n",
            "IMUL R5, R1, R2\n",
            "IDIV R6, R1, R2\n",
            "ST R3, [3000]\n",
            "ST R0, [4000]\n",
            "ST R5, [5000]\n",
            "ST R6, [6000]\n",
            "\n",
            "Total clock cycles: 35\n",
            " \n",
            " \n",
            "Functional Units Execution:\n",
            "   |       ADD       |       MUL       |       DIV       |   FADD   |   FMUL   |   FDIV   |    AND     | OR |    XOR     |    NOT     |      MEM      |\n",
            " 1 |                 |                 |                 |          |          |          |            |    |            |            | LD R1, [1000] |\n",
            " 2 |                 |                 |                 |          |          |          |            |    |            |            | LD R2, [2000] |\n",
            " 3 | IADD R3, R1, R2 |                 |                 |          |          |          |            |    |            |            |               |\n",
            " 4 | ISUB R4, R1, R2 |                 |                 |          |          |          |            |    |            |            |               |\n",
            " 5 | IADD R0, R4, R2 |                 |                 |          |          |          |            |    |            |            |               |\n",
            " 6 |                 | IMUL R5, R1, R2 |                 |          |          |          |            |    |            |            |               |\n",
            " 7 |                 |                 | IDIV R6, R1, R2 |          |          |          |            |    |            |            |               |\n",
            " 8 |                 |                 |                 |          |          |          |            |    |            |            | ST R3, [3000] |\n",
            " 9 |                 |                 |                 |          |          |          |            |    |            |            | ST R0, [4000] |\n",
            "10 |                 |                 |                 |          |          |          |            |    |            |            | ST R5, [5000] |\n",
            "11 |                 |                 |                 |          |          |          |            |    |            |            | ST R6, [6000] |\n",
            " \n",
            " \n",
            "Clock Cycle Execution:\n",
            "                    |   1   |   2   |   3   |   4   |   5   |   6   |   7   |   8   |   9   |  10   |  11   |  12   |  13   |  14   |  15   |  16   |  17   |  18   |  19   |  20   |  21   |  22   |  23   |  24   |  25   |  26   |  27   |  28   |  29   |  30   |  31   |  32   |  33   |  34   |  35   |\n",
            "1: LD R1, [1000]   |  IF   |  ID   |  MEM  |  WB   |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |\n",
            "2: LD R2, [2000]   |       |  IF   |  ID   |  MEM  |  WB   |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |\n",
            "3: IADD R3, R1, R2 |       |       |  IF   |  ID   |   _   |  ADD  |  ADD  |  ADD  |  ADD  |  ADD  |  ADD  |  WB   |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |\n",
            "4: ISUB R4, R1, R2 |       |       |       |  IF   |  ID   |   _   |   _   |   _   |   _   |   _   |   _   |  ADD  |  ADD  |  ADD  |  ADD  |  ADD  |  ADD  |  WB   |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |\n",
            "5: IADD R0, R4, R2 |       |       |       |       |  IF   |  ID   |   _   |   _   |   _   |   _   |   _   |   _   |   _   |   _   |   _   |   _   |   _   |   _   |  ADD  |  ADD  |  ADD  |  ADD  |  ADD  |  ADD  |  WB   |       |       |       |       |       |       |       |       |       |       |\n",
            "6: IMUL R5, R1, R2 |       |       |       |       |       |  IF   |  ID   |  MUL  |  MUL  |  MUL  |  MUL  |  MUL  |  MUL  |  MUL  |  MUL  |  MUL  |  MUL  |  MUL  |  MUL  |  WB   |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |\n",
            "7: IDIV R6, R1, R2 |       |       |       |       |       |       |  IF   |  ID   |  DIV  |  DIV  |  DIV  |  DIV  |  DIV  |  DIV  |  DIV  |  DIV  |  DIV  |  DIV  |  DIV  |  DIV  |  DIV  |  DIV  |  DIV  |  DIV  |  DIV  |  DIV  |  DIV  |  DIV  |  DIV  |  DIV  |  DIV  |  DIV  |  WB   |       |       |\n",
            "8: ST R3, [3000]   |       |       |       |       |       |       |       |  IF   |  ID   |   _   |   _   |   _   |  MEM  |  WB   |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |\n",
            "9: ST R0, [4000]   |       |       |       |       |       |       |       |       |  IF   |  ID   |   _   |   _   |   _   |   _   |   _   |   _   |   _   |   _   |   _   |   _   |   _   |   _   |   _   |   _   |   _   |  MEM  |  WB   |       |       |       |       |       |       |       |       |\n",
            "10: ST R5, [5000]  |       |       |       |       |       |       |       |       |       |  IF   |  ID   |   _   |   _   |   _   |   _   |   _   |   _   |   _   |   _   |   _   |  MEM  |  WB   |       |       |       |       |       |       |       |       |       |       |       |       |       |\n",
            "11: ST R6, [6000]  |       |       |       |       |       |       |       |       |       |       |  IF   |  ID   |   _   |   _   |   _   |   _   |   _   |   _   |   _   |   _   |   _   |   _   |   _   |   _   |   _   |   _   |   _   |   _   |   _   |   _   |   _   |   _   |   _   |  MEM  |  WB   |\n"
          ]
        }
      ]
    },
    {
      "cell_type": "code",
      "source": [
        "import re\n",
        "\n",
        "# Define pipeline stages and latencies\n",
        "pipeline_stages = {\n",
        "    # integer\n",
        "    'IADD': {'IF': 1, 'ID': 1, 'ADD': 6, 'WB': 1},\n",
        "    'ISUB': {'IF': 1, 'ID': 1, 'ADD': 6, 'WB': 1},\n",
        "    'IMUL': {'IF': 1, 'ID': 1, 'MUL': 12, 'WB': 1},\n",
        "    'IDIV': {'IF': 1, 'ID': 1, 'DIV': 24, 'WB': 1},\n",
        "\n",
        "    # floating\n",
        "    'FADD': {'IF': 1, 'ID': 1, 'FADD': 18, 'WB': 1},\n",
        "    'FSUB': {'IF': 1, 'ID': 1, 'FADD': 18, 'WB': 1},\n",
        "    'FMUL': {'IF': 1, 'ID': 1, 'FMUL': 30, 'WB': 1},\n",
        "    'FDIV': {'IF': 1, 'ID': 1, 'FDIV': 60, 'WB': 1},\n",
        "\n",
        "    # logical operations\n",
        "    'AND': {'IF': 1, 'ID': 1, 'AND': 1, 'WB': 1},\n",
        "    'OR': {'IF': 1, 'ID': 1, 'OR': 1, 'WB': 1},\n",
        "    'XOR': {'IF': 1, 'ID': 1, 'XOR': 1, 'WB': 1},\n",
        "    'NOT': {'IF': 1, 'ID': 1, 'NOT': 1, 'WB': 1},\n",
        "\n",
        "    # load and store\n",
        "    'LD': {'IF': 1, 'ID': 1, 'MEM': 1, 'WB': 1},\n",
        "    'ST': {'IF': 1, 'ID': 1, 'MEM': 1, 'WB': 1},\n",
        "\n",
        "    # NOP\n",
        "    'NOP': {'IF': 1},\n",
        "\n",
        "    # move\n",
        "    'MOV': {'IF': 1, 'ID': 1, 'MOV': 1, 'WB': 1}\n",
        "}\n",
        "\n",
        "# Define reservation station limits for each functional unit type\n",
        "# rs_limits = {\n",
        "#     'ADD': 4,     # Integer adder\n",
        "#     'MUL': 3,     # Integer multiplier\n",
        "#     'DIV': 2,     # Integer divider\n",
        "#     'FADD': 4,    # Floating-point adder\n",
        "#     'FMUL': 3,    # Floating-point multiplier\n",
        "#     'FDIV': 2,    # Floating-point divider\n",
        "#     'AND': 2,     # Logical AND\n",
        "#     'OR': 2,      # Logical OR\n",
        "#     'XOR': 2,     # Logical XOR\n",
        "#     'NOT': 2,     # Logical NOT\n",
        "#     'MEM': 4,     # Load/Store unit\n",
        "#     'MOV': 2      # Move unit\n",
        "# }\n",
        "\n",
        "rs_limits = {\n",
        "    'ADD': 1,     # Integer adder\n",
        "    'MUL': 1,     # Integer multiplier\n",
        "    'DIV': 1,     # Integer divider\n",
        "    'FADD': 1,    # Floating-point adder\n",
        "    'FMUL': 1,    # Floating-point multiplier\n",
        "    'FDIV': 1,    # Floating-point divider\n",
        "    'AND': 1,     # Logical AND\n",
        "    'OR': 1,      # Logical OR\n",
        "    'XOR': 1,     # Logical XOR\n",
        "    'NOT': 1,     # Logical NOT\n",
        "    'MEM': 1,     # Load/Store unit\n",
        "    'MOV': 1      # Move unit\n",
        "}\n",
        "\n",
        "def get_functional_unit_and_latency(stages):\n",
        "    functional_units = ['ADD', 'MUL', 'DIV', 'FADD', 'FMUL', 'FDIV', 'MEM']\n",
        "    for stage, latency in stages.items():\n",
        "        if stage in functional_units:\n",
        "            return stage, latency\n",
        "    return None, None  # No functional unit found\n",
        "\n",
        "import matplotlib.pyplot as plt\n",
        "from matplotlib.patches import Patch\n",
        "\n",
        "def plot_pipeline_gantt(instructions, total_cycles):\n",
        "    # Define stage colors\n",
        "    stage_colors = {\n",
        "        'IF': '#FF9999',\n",
        "        'ID': '#99FF99',\n",
        "        'ADD': '#9999FF',\n",
        "        'MUL': '#FFCC99',\n",
        "        'DIV': '#CC99FF',\n",
        "        'FADD': '#99FFFF',\n",
        "        'FMUL': '#FF99CC',\n",
        "        'FDIV': '#CCFF99',\n",
        "        'MEM': '#FFCCCC',\n",
        "        'WB': '#CCCCFF',\n",
        "        '_': '#DDDDDD',  # Wait cycles\n",
        "        'AND': '#FFAA77',\n",
        "        'OR': '#77FFAA',\n",
        "        'XOR': '#AA77FF',\n",
        "        'NOT': '#FF77AA',\n",
        "        'MOV': '#77AAFF'\n",
        "    }\n",
        "\n",
        "    # Create figure and axis\n",
        "    fig, ax = plt.subplots(figsize=(12, 8))\n",
        "\n",
        "    # Set y-axis labels (instruction names)\n",
        "    y_labels = []\n",
        "    for i, instr in enumerate(instructions):\n",
        "        if instr['op'] in ['LD', 'ST']:\n",
        "            y_labels.append(f\"{i+1}: {instr['op']} {instr['dest']}, [{instr['src1']}]\")\n",
        "        elif instr['op'] == 'NOP':\n",
        "            y_labels.append(f\"{i+1}: NOP\")\n",
        "        else:\n",
        "            y_labels.append(f\"{i+1}: {instr['op']} {instr['dest']}, {instr['src1']}, {instr['src2']}\")\n",
        "\n",
        "    # Initialize timeline for each instruction\n",
        "    timeline = {}\n",
        "    for i, instr in enumerate(instructions):\n",
        "        timeline[i] = [''] * total_cycles\n",
        "        current_cycle = i\n",
        "\n",
        "        # Handle NOP instructions differently\n",
        "        if instr['op'] == 'NOP':\n",
        "            timeline[i][current_cycle] = 'IF'  # Only IF stage for NOP\n",
        "            current_cycle += 1\n",
        "        else:\n",
        "            # Regular instructions: IF and ID first\n",
        "            timeline[i][current_cycle] = 'IF'\n",
        "            current_cycle += 1\n",
        "            timeline[i][current_cycle] = 'ID'\n",
        "            current_cycle += 1\n",
        "\n",
        "        # Add wait cycles if any\n",
        "        if 'wait_cycles' in instr:\n",
        "            for cycle in range(current_cycle, current_cycle + instr['wait_cycles']):\n",
        "                if cycle < total_cycles:\n",
        "                    timeline[i][cycle] = '_'\n",
        "            current_cycle += instr['wait_cycles']\n",
        "\n",
        "        # Fill remaining stages (skip for NOP)\n",
        "        if instr['op'] != 'NOP':\n",
        "            for stage, latency in instr['stages'].items():\n",
        "                if stage not in ['IF', 'ID']:  # Skip IF and ID since already handled\n",
        "                    for cycle in range(current_cycle, current_cycle + latency):\n",
        "                        if cycle < total_cycles:\n",
        "                            timeline[i][cycle] = stage\n",
        "                    current_cycle += latency\n",
        "\n",
        "    # Plot each instruction's timeline\n",
        "    for i, instr in enumerate(instructions):\n",
        "        for cycle in range(total_cycles):\n",
        "            stage = timeline[i][cycle]\n",
        "            if stage:  # Only plot if there's a stage\n",
        "                ax.broken_barh([(cycle, 1)], (i-0.4, 0.8),\n",
        "                              facecolors=stage_colors.get(stage, '#FFFFFF'))\n",
        "\n",
        "    # Customize the plot\n",
        "    ax.set_yticks(range(len(instructions)))\n",
        "    ax.set_yticklabels(y_labels)\n",
        "    ax.set_xlabel('Clock Cycles')\n",
        "    ax.set_ylabel('Instructions')\n",
        "    ax.set_title('Pipeline Execution Gantt Chart')\n",
        "    ax.grid(True)\n",
        "\n",
        "    # Create legend\n",
        "    legend_elements = [Patch(facecolor=color, label=stage)\n",
        "                      for stage, color in stage_colors.items()]\n",
        "    ax.legend(handles=legend_elements, bbox_to_anchor=(1.05, 1), loc='upper left')\n",
        "\n",
        "    plt.tight_layout()\n",
        "    plt.show()\n",
        "\n",
        "def display_clock_cycle_execution(updated_instructions, total_cycles):\n",
        "    # Initialize a timeline for each instruction\n",
        "    timeline = {}\n",
        "    for i, instr in enumerate(updated_instructions):\n",
        "        timeline[i] = [' '] * total_cycles  # Initialize with empty spaces for all clock cycles\n",
        "\n",
        "    # Track the start cycle for each instruction\n",
        "    for i, instr in enumerate(updated_instructions):\n",
        "        stages = instr['stages']\n",
        "        current_cycle = i  # Start at cycle i (0-based index)\n",
        "\n",
        "        # Always display IF and ID first\n",
        "        timeline[i][current_cycle] = 'IF'\n",
        "        current_cycle += 1\n",
        "        timeline[i][current_cycle] = 'ID'\n",
        "        current_cycle += 1\n",
        "\n",
        "        # Add wait cycles (`_`) if any\n",
        "        if 'wait_cycles' in instr:\n",
        "            for cycle in range(current_cycle, current_cycle + instr['wait_cycles']):\n",
        "                if cycle < total_cycles:\n",
        "                    timeline[i][cycle] = '_'\n",
        "            current_cycle += instr['wait_cycles']\n",
        "\n",
        "        # Fill the timeline for the remaining stages\n",
        "        for stage, latency in stages.items():\n",
        "            if stage not in ['IF', 'ID']:  # Skip IF and ID since they are already handled\n",
        "                for cycle in range(current_cycle, current_cycle + latency):\n",
        "                    if cycle < total_cycles:\n",
        "                        timeline[i][cycle] = stage\n",
        "                current_cycle += latency\n",
        "\n",
        "    # Determine maximum stage name length for uniform spacing\n",
        "    max_stage_length = max(len(stage) for instr in updated_instructions for stage in instr['stages'])\n",
        "    max_cycle_length = len(str(total_cycles))  # Maximum length of clock cycle numbers\n",
        "\n",
        "    # Define column width based on the maximum length\n",
        "    column_width = max(max_stage_length, max_cycle_length) + 2  # Add padding\n",
        "\n",
        "    # Determine the maximum instruction name length for dynamic spacing\n",
        "    max_instr_length = max(\n",
        "        len(f\"{i + 1}: {instr['op']} {instr['dest']}, {instr['src1']}, {instr['src2']}\")\n",
        "        if instr['op'] not in ['LD', 'ST', 'NOP']\n",
        "        else len(f\"{i + 1}: {instr['op']} {instr['dest']}, [{instr['src1']}]\")\n",
        "        if instr['op'] in ['LD', 'ST']\n",
        "        else len(f\"{i + 1}: NOP\")\n",
        "        for i, instr in enumerate(updated_instructions)\n",
        "    )\n",
        "\n",
        "    # Print the timeline\n",
        "    print(\"Clock Cycle Execution:\")\n",
        "    print(\" \" * (max_instr_length + 2) + \"|\", end=\"\")\n",
        "    for cycle in range(1, total_cycles + 1):\n",
        "        print(f\" {cycle:^{column_width}} |\", end=\"\")  # Center-align clock cycles\n",
        "    print()\n",
        "\n",
        "    for i, instr in enumerate(updated_instructions):\n",
        "        # Display the instruction name with index\n",
        "        if instr['op'] in ['LD', 'ST']:\n",
        "            instruction_name = f\"{i + 1}: {instr['op']} {instr['dest']}, [{instr['src1']}]\"\n",
        "        elif instr['op'] == 'NOP':\n",
        "            instruction_name = f\"{i + 1}: NOP\"\n",
        "        else:\n",
        "            instruction_name = f\"{i + 1}: {instr['op']} {instr['dest']}, {instr['src1']}, {instr['src2']}\"\n",
        "\n",
        "        # Print the instruction name and its stages\n",
        "        print(f\"{instruction_name: <{max_instr_length}} |\", end=\"\")\n",
        "        for cycle in range(total_cycles):\n",
        "            stage = timeline[i][cycle]\n",
        "            print(f\" {stage:^{column_width}} |\", end=\"\")  # Center-align stages\n",
        "        print()\n",
        "\n",
        "def display_functional_units(updated_instructions, total_cycles):\n",
        "    # Define the functional units\n",
        "    functional_units = ['ADD', 'MUL', 'DIV', 'FADD', 'FMUL', 'FDIV', 'AND', 'OR', 'XOR', 'NOT', 'MEM']\n",
        "\n",
        "    # Initialize a timeline for each functional unit\n",
        "    timeline = {unit: [' '] * len(updated_instructions) for unit in functional_units}\n",
        "\n",
        "    # Track the start cycle for each instruction\n",
        "    for i, instr in enumerate(updated_instructions):\n",
        "        stages = instr['stages']\n",
        "        functional_unit, _ = get_functional_unit_and_latency(stages)\n",
        "        # print(\"functional_unit : \", functional_unit)\n",
        "\n",
        "        # Format the full instruction string\n",
        "        if instr['op'] in ['LD', 'ST']:\n",
        "            instruction_str = f\"{instr['op']} {instr['dest']}, [{instr['src1']}]\"\n",
        "        elif instr['op'] == 'NOP':\n",
        "            instruction_str = \"NOP\"\n",
        "        else:\n",
        "            instruction_str = f\"{instr['op']} {instr['dest']}, {instr['src1']}, {instr['src2']}\"\n",
        "\n",
        "        if functional_unit:\n",
        "            # Place the instruction only in its corresponding functional unit\n",
        "            timeline[functional_unit][i] = instruction_str\n",
        "        else:\n",
        "            # Handle NOP instructions (display in all functional units)\n",
        "            for unit in functional_units:\n",
        "                timeline[unit][i] = instruction_str\n",
        "\n",
        "    # Determine the maximum instruction length for each functional unit\n",
        "    max_instr_lengths = {unit: 0 for unit in functional_units}\n",
        "    for unit in functional_units:\n",
        "        for i in range(len(updated_instructions)):\n",
        "            instruction = timeline[unit][i]\n",
        "            if len(instruction) > max_instr_lengths[unit]:\n",
        "                max_instr_lengths[unit] = len(instruction)\n",
        "\n",
        "    # Adjust spacing based on the number of letters in the unit name\n",
        "    for unit in functional_units:\n",
        "        if len(unit) == 3:  # 3-letter units (DIV, AND, XOR, NOT, etc.)\n",
        "            max_instr_lengths[unit] = max(max_instr_lengths[unit], 10)  # More spacing\n",
        "        elif len(unit) == 4:  # 4-letter units (FADD, FMUL, FDIV, etc.)\n",
        "            max_instr_lengths[unit] = max(max_instr_lengths[unit], 8)  # Less spacing\n",
        "        else:  # Other units (e.g., MEM)\n",
        "            max_instr_lengths[unit] = max(max_instr_lengths[unit], len(unit))\n",
        "\n",
        "    # Print the functional units horizontally at the top\n",
        "    print(\"Functional Units Execution:\")\n",
        "    print(\" \" * len(str(len(updated_instructions))) + \" |\", end=\"\")\n",
        "    for unit in functional_units:\n",
        "        print(f\" {unit:^{max_instr_lengths[unit]}} |\", end=\"\")\n",
        "    print()\n",
        "\n",
        "    # Print the instruction number and the timeline\n",
        "    for i in range(len(updated_instructions)):\n",
        "        print(f\"{i + 1:>{len(str(len(updated_instructions)))}} |\", end=\"\")\n",
        "        for unit in functional_units:\n",
        "            stage = timeline[unit][i]\n",
        "            print(f\" {stage:^{max_instr_lengths[unit]}} |\", end=\"\")\n",
        "        print()\n",
        "\n",
        "from collections import defaultdict, deque\n",
        "\n",
        "def handle_reservation_stations(instructions, total_cycles):\n",
        "    # Initialize available reservation stations\n",
        "    available_rs = rs_limits.copy()\n",
        "\n",
        "    # Create separate queues for each functional unit type\n",
        "    rs_queues = defaultdict(deque)\n",
        "\n",
        "    # Track when each instruction acquires and releases reservation stations\n",
        "    rs_events = []\n",
        "\n",
        "    for cycle in range(total_cycles):\n",
        "        print(f\"\\nCycle {cycle + 1}:\")\n",
        "\n",
        "        # First, release reservation stations for instructions that are done\n",
        "        for i, instr in enumerate(instructions):\n",
        "            # Check if instruction has reached its RS release cycle\n",
        "            if (i + 2 + instr.get('wait_cycles', 0)) == cycle:\n",
        "                functional_unit = instr.get('functional_unit', None)\n",
        "                if functional_unit and 'rs_acquired' in instr:\n",
        "                    # Release the reservation station\n",
        "                    available_rs[functional_unit] += 1\n",
        "                    print(f\"  Released RS for {functional_unit}. Now available: {available_rs[functional_unit]}/{rs_limits[functional_unit]}\")\n",
        "\n",
        "                    # Check if there are instructions waiting in this unit's queue\n",
        "                    if rs_queues[functional_unit]:\n",
        "                        # Pop the next instruction from the queue\n",
        "                        queued_instr_idx = rs_queues[functional_unit].popleft()\n",
        "                        queued_instr = instructions[queued_instr_idx]\n",
        "\n",
        "                        # Acquire RS for the queued instruction\n",
        "                        available_rs[functional_unit] -= 1\n",
        "                        queued_instr['rs_acquired'] = True\n",
        "                        queued_instr['rs_acquired_cycle'] = cycle\n",
        "                        print(f\"  Popped instruction {queued_instr_idx+1} from {functional_unit} queue\")\n",
        "                        print(f\"  Instruction {queued_instr_idx+1} acquired {functional_unit} RS. Now available: {available_rs[functional_unit]}/{rs_limits[functional_unit]}\")\n",
        "\n",
        "        # Then, try to acquire reservation stations for instructions reaching RS stage\n",
        "        for i, instr in enumerate(instructions):\n",
        "            # Only check instructions that are at cycle i+2 (after IF and ID)\n",
        "            if (i + 2) != cycle:\n",
        "                continue\n",
        "\n",
        "            if instr['op'] == 'NOP':\n",
        "                continue  # NOP doesn't need reservation station\n",
        "\n",
        "            functional_unit = instr.get('functional_unit', None)\n",
        "            if not functional_unit:\n",
        "                continue  # Skip if no functional unit (shouldn't happen)\n",
        "\n",
        "            # Only need RS if instruction has wait cycles\n",
        "            if 'wait_cycles' in instr and instr['wait_cycles'] > 0:\n",
        "                if available_rs[functional_unit] > 0:\n",
        "                    # Acquire the reservation station\n",
        "                    available_rs[functional_unit] -= 1\n",
        "                    instr['rs_acquired'] = True\n",
        "                    instr['rs_acquired_cycle'] = cycle\n",
        "                    print(f\"  Instruction {i+1} acquired {functional_unit} RS. Now available: {available_rs[functional_unit]}/{rs_limits[functional_unit]}\")\n",
        "                else:\n",
        "                    # Push to the appropriate queue\n",
        "                    rs_queues[functional_unit].append(i)\n",
        "                    print(f\"  {functional_unit} RS full! Instruction {i+1} pushed to {functional_unit} queue\")\n",
        "\n",
        "    # Print final status\n",
        "    print(\"\\nFinal Reservation Station Status:\")\n",
        "    for unit, limit in rs_limits.items():\n",
        "        print(f\"{unit}: {available_rs[unit]}/{limit} available\")\n",
        "\n",
        "    print(\"\\nFinal Queue Status:\")\n",
        "    for unit, queue in rs_queues.items():\n",
        "        if queue:\n",
        "            print(f\"{unit} queue: [{' '.join(f'I{idx+1}' for idx in queue)}]\")\n",
        "        else:\n",
        "            print(f\"{unit} queue: empty\")\n",
        "\n",
        "# Function to handle structural and raw hazards\n",
        "def handle_hazards(instructions):\n",
        "    updated_instructions = []\n",
        "    total_cycles = 0\n",
        "\n",
        "    for i, instruction in enumerate(instructions):\n",
        "        if i > 0:\n",
        "            curr_instr = instructions[i]\n",
        "            curr_func_unit, curr_func_latency = get_functional_unit_and_latency(curr_instr['stages'])\n",
        "\n",
        "            curr_instr['functional_unit'] = curr_func_unit  # Add functional unit info\n",
        "\n",
        "            # Track wait cycles for structural and RAW hazards\n",
        "            structural_wait = 0\n",
        "\n",
        "            # Check for structural hazards (same functional unit)\n",
        "            for j in range(i - 1, -1, -1):\n",
        "                prev_instr = instructions[j]\n",
        "                prev_func_unit, prev_func_latency = get_functional_unit_and_latency(prev_instr['stages'])\n",
        "\n",
        "                # Structural hazard: Same functional unit\n",
        "                if prev_func_unit is not None and curr_func_unit == prev_func_unit:\n",
        "                    # Calculate the number of wait cycles needed\n",
        "                    structural_wait = max(structural_wait, (j - i + sum(prev_instr['stages'].values()) - 3)) + prev_instr.get('wait_cycles', 0)  # 3 for IF, ID and WB\n",
        "                    if prev_instr.get('wait_cycles', 0) >= (prev_func_latency + i - j):\n",
        "                      structural_wait = 0\n",
        "                    # wait_cycles = max(wait_cycles, structural_wait)\n",
        "                    break  # Stop after finding the first conflict\n",
        "\n",
        "            # Check for RAW hazards (data dependencies)\n",
        "            raw_wait = 0\n",
        "            curr_registers = []\n",
        "            if 'src1' in curr_instr and curr_instr['src1'] is not None:\n",
        "                curr_registers.append(curr_instr['src1'])\n",
        "            if 'src2' in curr_instr and curr_instr['src2'] is not None:\n",
        "                curr_registers.append(curr_instr['src2'])\n",
        "            if 'dest' in curr_instr and curr_instr['dest'] is not None and curr_instr['op'] == 'ST':\n",
        "                curr_registers.append(curr_instr['dest'])\n",
        "\n",
        "            for j in range(i - 1, -1, -1):\n",
        "                curr_instr = instructions[i]\n",
        "                curr_func_unit, curr_func_latency = get_functional_unit_and_latency(curr_instr['stages'])\n",
        "                prev_instr = instructions[j]\n",
        "                # Check if the previous instruction writes to a register used by the current instruction\n",
        "                if 'dest' in prev_instr and prev_instr['dest'] is not None and prev_instr['op'] != 'ST':\n",
        "                    prev_dest_register = prev_instr['dest']\n",
        "                    if prev_dest_register in curr_registers:\n",
        "                        # Calculate the number of wait cycles needed\n",
        "                        raw_wait = max(raw_wait, (j + sum(prev_instr['stages'].values())) - (i + 2)) + prev_instr.get('wait_cycles', 0)  # 2 for IF and ID\n",
        "                        # wait_cycles = max(wait_cycles, raw_wait)\n",
        "                        for k in range(i - 1, -1, -1):\n",
        "                          prev2_instr = instructions[k]\n",
        "                          prev2_func_unit, prev2_func_latency = get_functional_unit_and_latency(prev_instr['stages'])\n",
        "                          if prev2_instr.get('wait_cycles', 0) == (i - k) and prev2_func_unit == curr_func_unit:\n",
        "                            raw_wait += prev2_func_latency\n",
        "                            break\n",
        "                        break\n",
        "\n",
        "            # Add wait cycles to the current instruction\n",
        "            # if wait_cycles > 0:\n",
        "            #     if 'wait_cycles' not in curr_instr:\n",
        "            #         curr_instr['wait_cycles'] = 0\n",
        "            #     curr_instr['wait_cycles'] += wait_cycles\n",
        "            if structural_wait >= raw_wait:\n",
        "                # if 'wait_cycles' not in curr_instr:\n",
        "                #     curr_instr['wait_cycles'] = 0\n",
        "                curr_instr['wait_cycles'] = structural_wait\n",
        "                print(\"structural_wait : \", structural_wait)\n",
        "            else:\n",
        "                # if 'wait_cycles' not in curr_instr:\n",
        "                #     curr_instr['wait_cycles'] = 0\n",
        "                curr_instr['wait_cycles'] = raw_wait\n",
        "                print(\"raw_wait : \", raw_wait)\n",
        "\n",
        "        # Add the current instruction\n",
        "        # updated_instructions.append(instruction)\n",
        "        print(f\"instruction : {instruction}, curr_instr['wait_cycles'] : {instruction.get('wait_cycles', 0)}\")\n",
        "\n",
        "        # Update total_cycles\n",
        "        time = sum(instruction['stages'].values())\n",
        "        total_cycles = max(i + time + instruction.get('wait_cycles', 0), total_cycles)\n",
        "\n",
        "    return instructions, total_cycles\n",
        "\n",
        "def handle_waw_and_war(updated_instructions, total_cycles):\n",
        "    # Initialize a register counter to track availability\n",
        "    register_counter = {f'R{i}': 0 for i in range(32)}  # R0 to R31\n",
        "    # register_counter = {f'R{i}': 0 for i in range(2)}  # R0 to R1\n",
        "\n",
        "    # Function to find the next available register\n",
        "    def find_available_register():\n",
        "        for reg, counter in register_counter.items():\n",
        "            if counter == 0:\n",
        "                return reg\n",
        "        return None  # No available register (should not happen in normal cases)\n",
        "\n",
        "    def find_available_register2(reg2):\n",
        "        for reg, counter in register_counter.items():\n",
        "            if counter == 0 and reg != reg2:\n",
        "                return reg\n",
        "        return None  # No available register (should not happen in normal cases)\n",
        "\n",
        "    # Iterate through instructions to handle WAW and WAR\n",
        "    i = 0\n",
        "    while i < len(updated_instructions):\n",
        "        curr_instr = updated_instructions[i]\n",
        "\n",
        "        # # Skip NOP instructions\n",
        "        # if curr_instr['op'] == 'NOP':\n",
        "        #     i += 1\n",
        "        #     continue\n",
        "\n",
        "        # Get the destination register of the current instruction\n",
        "        if 'dest' in curr_instr and curr_instr['op'] != 'ST':\n",
        "          dest_reg = curr_instr['dest']\n",
        "        else:\n",
        "          dest_reg = None\n",
        "\n",
        "        # Handle WAW (Write-After-Write) hazard\n",
        "        if dest_reg is not None:\n",
        "            new_dest_reg = None\n",
        "\n",
        "            # Check if any previous instruction reads from the destination register\n",
        "            for j in range(i - 1, -1, -1):\n",
        "                prev_instr = updated_instructions[j]\n",
        "                if ('dest' in prev_instr and prev_instr['dest'] == dest_reg and prev_instr['op'] != 'ST' and register_counter[dest_reg] != 0):\n",
        "                    # Find a new available register\n",
        "                    new_dest_reg = find_available_register()\n",
        "\n",
        "                    k = i + 1\n",
        "                    found = False\n",
        "                    while k < len(updated_instructions):\n",
        "                      subsequent_instr = updated_instructions[k]\n",
        "                      if 'src1' in subsequent_instr and subsequent_instr['src1'] == new_dest_reg:\n",
        "                          found = True\n",
        "                          break\n",
        "                      if 'src2' in subsequent_instr and subsequent_instr['src2'] == new_dest_reg:\n",
        "                          found = True\n",
        "                          break\n",
        "                      if 'dest' in subsequent_instr and subsequent_instr['op'] == 'ST' and subsequent_instr['dest'] == new_dest_reg:\n",
        "                          found = True\n",
        "                          break\n",
        "                      k+=1\n",
        "\n",
        "                    if found == True:\n",
        "                      new_dest_reg = find_available_register2(new_dest_reg)\n",
        "\n",
        "                    print(\"prev_instr : \", prev_instr)\n",
        "                    print(f\"{dest_reg} : {register_counter[dest_reg]}\")\n",
        "                    if new_dest_reg is None:\n",
        "                        print(\"Error: No available registers.\")\n",
        "                        # return updated_instructions, total_cycles\n",
        "                        return [], total_cycles\n",
        "\n",
        "                        # # No available register, find the register with the smallest counter\n",
        "                        # min_reg, min_counter = min(register_counter.items(), key=lambda x: x[1])  # Find register with smallest counter\n",
        "                        # if min_reg is None:\n",
        "                        #     print(\"Error: No registers available.\")\n",
        "                        #     return updated_instructions, total_cycles\n",
        "\n",
        "                        # # Insert NOPs equal to the smallest counter value\n",
        "                        # nops_needed = min_counter\n",
        "                        # print(\"nops_needed : \", nops_needed)\n",
        "                        # for _ in range(nops_needed):\n",
        "                        #     updated_instructions.insert(i, {'op': 'NOP', 'stages': pipeline_stages['NOP']})\n",
        "                        #     total_cycles += 1  # Increment total cycles\n",
        "\n",
        "                        # # Reset the counter for the selected register\n",
        "                        # register_counter[min_reg] = 0\n",
        "                        # new_dest_reg = min_reg\n",
        "\n",
        "                    # Update the destination register of the current instruction\n",
        "                    print(\"curr_instr before : \", curr_instr)\n",
        "                    curr_instr['dest'] = new_dest_reg\n",
        "                    print(\"curr_instr after : \", curr_instr)\n",
        "                    print(\"new_dest_reg : \", new_dest_reg)\n",
        "\n",
        "                    if new_dest_reg is not None:\n",
        "                        break\n",
        "\n",
        "            if new_dest_reg is not None:\n",
        "                k = i + 1\n",
        "                # Update subsequent instructions that use the old destination register\n",
        "                # for k in range(i + 1, len(updated_instructions)):\n",
        "                while k < len(updated_instructions):\n",
        "                    subsequent_instr = updated_instructions[k]\n",
        "                    if 'src1' in subsequent_instr and subsequent_instr['src1'] == dest_reg:\n",
        "                        subsequent_instr['src1'] = new_dest_reg\n",
        "                        print(\"subsequent_instr : \", subsequent_instr)\n",
        "                    if 'src2' in subsequent_instr and subsequent_instr['src2'] == dest_reg:\n",
        "                        subsequent_instr['src2'] = new_dest_reg\n",
        "                        print(\"subsequent_instr : \", subsequent_instr)\n",
        "                    if 'dest' in subsequent_instr and subsequent_instr['op'] == 'ST' and subsequent_instr['dest'] == dest_reg:\n",
        "                        subsequent_instr['dest'] = new_dest_reg\n",
        "                        print(\"subsequent_instr : \", subsequent_instr)\n",
        "                    if 'dest' in subsequent_instr and subsequent_instr['op'] != 'ST' and subsequent_instr['dest'] == dest_reg:\n",
        "                        break\n",
        "                    k+=1\n",
        "\n",
        "\n",
        "            # Update the register counter for the new destination register\n",
        "            if new_dest_reg is not None:\n",
        "              register_counter[new_dest_reg] = sum(curr_instr['stages'].values()) - 2  # Exclude IF and ID stages\n",
        "\n",
        "        # # Handle WAR (Write-After-Read) hazard\n",
        "        # if dest_reg is not None:\n",
        "        #     # Check if any previous instruction reads from the destination register\n",
        "        #     for j in range(i - 1, -1, -1):\n",
        "        #         prev_instr = updated_instructions[j]\n",
        "        #         if ('src1' in prev_instr and prev_instr['src1'] == dest_reg) or \\\n",
        "        #         ('src2' in prev_instr and prev_instr['src2'] == dest_reg) or \\\n",
        "        #         ('dest' in prev_instr and prev_instr['op'] == 'ST' and prev_instr['dest'] == dest_reg):\n",
        "        #             # Find a new available register\n",
        "        #             new_dest_reg = find_available_register()\n",
        "        #             if new_dest_reg is None:\n",
        "        #                 print(\"Error: No available registers.\")\n",
        "        #                 return updated_instructions, total_cycles\n",
        "\n",
        "        #             # Update the destination register of the current instruction\n",
        "        #             curr_instr['dest'] = new_dest_reg\n",
        "\n",
        "        #             # Update subsequent instructions that use the old destination register\n",
        "        #             for k in range(i + 1, len(updated_instructions)):\n",
        "        #                 subsequent_instr = updated_instructions[k]\n",
        "        #                 if 'src1' in subsequent_instr and subsequent_instr['src1'] == dest_reg:\n",
        "        #                     subsequent_instr['src1'] = new_dest_reg\n",
        "        #                 if 'src2' in subsequent_instr and subsequent_instr['src2'] == dest_reg:\n",
        "        #                     subsequent_instr['src2'] = new_dest_reg\n",
        "        #                 if 'dest' in subsequent_instr and subsequent_instr['op'] == 'ST' and subsequent_instr['dest'] == dest_reg:\n",
        "        #                     subsequent_instr['dest'] = new_dest_reg\n",
        "\n",
        "        #             # Update the register counter for the new destination register\n",
        "        #             register_counter[new_dest_reg] = sum(curr_instr['stages'].values()) - 2  # Exclude IF and ID stages\n",
        "        #             break\n",
        "\n",
        "        # # Update the register counter for the destination register\n",
        "        # if dest_reg is not None:\n",
        "        #     register_counter[dest_reg] = sum(curr_instr['stages'].values()) - 2  # Exclude IF and ID stages\n",
        "\n",
        "\n",
        "        # if 'src1' in curr_instr and curr_instr['src1'] is not None and \\\n",
        "        # curr_instr['src1'] in {'R{i}': 0 for i in range(32)} and register_counter[curr_instr['src1']] == 0:\n",
        "        #   register_counter[curr_instr['src1']] = sum(curr_instr['stages'].values()) - 2\n",
        "        # if 'src2' in curr_instr and curr_instr['src2'] is not None and register_counter[curr_instr['src2']] == 0:\n",
        "        #   register_counter[curr_instr['src2']] = sum(curr_instr['stages'].values()) - 2\n",
        "        if 'dest' in curr_instr and curr_instr['dest'] is not None and \\\n",
        "         curr_instr['op'] != 'ST' and register_counter[curr_instr['dest']] == 0:\n",
        "          register_counter[curr_instr['dest']] = sum(curr_instr['stages'].values()) - 2\n",
        "\n",
        "        # Decrement the counter for all registers at each clock cycle\n",
        "        for reg in register_counter:\n",
        "            print(f\"{reg} : {register_counter[reg]}\")\n",
        "            if register_counter[reg] > 0:\n",
        "                register_counter[reg] -= 1\n",
        "\n",
        "        i += 1\n",
        "\n",
        "    return updated_instructions, total_cycles\n",
        "\n",
        "# Function to parse assembly code\n",
        "import re\n",
        "\n",
        "def parse_assembly(assembly):\n",
        "    instructions = []\n",
        "    valid_ops = ['IADD', 'ISUB', 'IMUL', 'IDIV', 'FADD', 'FSUB', 'FMUL', 'FDIV', 'AND', 'OR', 'XOR', 'NOT', 'LD', 'ST', 'MOV', 'NOP']\n",
        "\n",
        "    for line in assembly:\n",
        "        line = line.strip()\n",
        "\n",
        "        # Skip empty lines\n",
        "        if not line:\n",
        "            continue\n",
        "\n",
        "        # Regex for arithmetic/logic instructions (e.g., IADD R1, R2, R3)\n",
        "        match_arithmetic = re.match(r'^(IADD|ISUB|IMUL|IDIV|FADD|FSUB|FMUL|FDIV|AND|OR|XOR|NOT)\\s+(R\\d+),\\s*(R\\d+),\\s*(R\\d+)$', line)\n",
        "\n",
        "        # Regex for MOV instructions (e.g., MOV R8, R7 or MOV R8, 1000)\n",
        "        match_mov = re.match(r'^(MOV)\\s+(R\\d+),\\s*(R\\d+|\\d+)$', line)\n",
        "\n",
        "        # Regex for memory instructions with register or immediate address (e.g., LD R8, [R9] or LD R8, [1000])\n",
        "        match_memory = re.match(r'^(LD|ST)\\s+(R\\d+),\\s*\\[(R\\d+|\\d+)\\]$', line)\n",
        "\n",
        "        # Regex for NOP instruction\n",
        "        match_nop = re.match(r'^NOP$', line)\n",
        "\n",
        "        # Check if the operation is valid\n",
        "        op = line.split()[0] if line else None\n",
        "        if op not in valid_ops:\n",
        "            print(f\"Error: Unknown instruction `{op}`.\")\n",
        "            return []\n",
        "\n",
        "        if match_arithmetic:\n",
        "            op = match_arithmetic.group(1)\n",
        "            dest = match_arithmetic.group(2)\n",
        "            src1 = match_arithmetic.group(3)\n",
        "            src2 = match_arithmetic.group(4)\n",
        "\n",
        "            # Check if registers are valid (R0 to R31)\n",
        "            if not (0 <= int(dest[1:]) <= 31):\n",
        "                print(f\"Error: Invalid register name `{dest}`.\")\n",
        "                return []\n",
        "            if not (0 <= int(src1[1:]) <= 31):\n",
        "                print(f\"Error: Invalid register name `{src1}`.\")\n",
        "                return []\n",
        "            if not (0 <= int(src2[1:]) <= 31):\n",
        "                print(f\"Error: Invalid register name `{src2}`.\")\n",
        "                return []\n",
        "\n",
        "            instructions.append({'op': op, 'dest': dest, 'src1': src1, 'src2': src2, 'stages': pipeline_stages[op]})\n",
        "\n",
        "        elif match_mov:\n",
        "            op = match_mov.group(1)\n",
        "            dest = match_mov.group(2)\n",
        "            src1 = match_mov.group(3)\n",
        "\n",
        "            # Check if destination register is valid (R0 to R31)\n",
        "            if not (0 <= int(dest[1:]) <= 31):\n",
        "                print(f\"Error: Invalid register name `{dest}`.\")\n",
        "                return []\n",
        "\n",
        "            # Check if source is a register and valid (R0 to R31)\n",
        "            if src1.startswith('R') and not (0 <= int(src1[1:]) <= 31):\n",
        "                print(f\"Error: Invalid register name `{src1}`.\")\n",
        "                return []\n",
        "\n",
        "            instructions.append({'op': op, 'dest': dest, 'src1': src1, 'src2': None, 'stages': pipeline_stages[op]})\n",
        "\n",
        "        elif match_memory:\n",
        "            op = match_memory.group(1)\n",
        "            dest = match_memory.group(2)\n",
        "            src1 = match_memory.group(3)\n",
        "\n",
        "            # Check if destination register is valid (R0 to R31)\n",
        "            if not (0 <= int(dest[1:]) <= 31):\n",
        "                print(f\"Error: Invalid register name `{dest}`.\")\n",
        "                return []\n",
        "\n",
        "            # Check if source is a register and valid (R0 to R31)\n",
        "            if src1.startswith('R') and not (0 <= int(src1[1:]) <= 31):\n",
        "                print(f\"Error: Invalid register name `{src1}`.\")\n",
        "                return []\n",
        "\n",
        "            instructions.append({'op': op, 'dest': dest, 'src1': src1, 'src2': None, 'stages': pipeline_stages[op]})\n",
        "\n",
        "        elif match_nop:\n",
        "            instructions.append({'op': 'NOP', 'dest': None, 'src1': None, 'src2': None, 'stages': pipeline_stages['NOP']})\n",
        "\n",
        "        else:\n",
        "            # If the line doesn't match any regex, it's an unknown instruction\n",
        "            print(f\"Error: Unknown instruction `{line.split()[0]}`.\")\n",
        "            return []\n",
        "\n",
        "    return instructions\n",
        "\n",
        "# Main function\n",
        "def main():\n",
        "    # assembly_code = [\n",
        "    #     \"IADD R1, R2, R3\",\n",
        "    #     \"IMUL R4, R5, R6\",\n",
        "    #     \"LD R7, [R8]\",\n",
        "    #     \"ST R9, [R10]\",\n",
        "    #     \"FADD R11, R12, R13\",\n",
        "    #     \"FMUL R14, R15, R16\"\n",
        "    # ]\n",
        "\n",
        "    # assembly_code = [\n",
        "    #     \"IADD R1, R2, R3\",\n",
        "    #     \"IMUL R4, R5, R6\",\n",
        "    #     \"LD R7, [R8]\",\n",
        "    #     \"ST R9, [R10]\",\n",
        "    #     \"FADD R11, R12, R13\",\n",
        "    #     \"FADD R14, R15, R16\"\n",
        "    # ]\n",
        "\n",
        "    # assembly_code = [\n",
        "    #     \"IADD R1, R2, R3\",\n",
        "    #     \"IMUL R4, R5, R6\",\n",
        "    #     \"LD R7, [R8]\",\n",
        "    #     \"ST R9, [R10]\",\n",
        "    #     \"FADD R11, R12, R13\",\n",
        "    #     \"FADD R14, R15, R16\",\n",
        "    #     \"FADD R17, R18, R19\"\n",
        "    # ]\n",
        "\n",
        "    # assembly_code = [\n",
        "    #     \"IADD R1, R2, R3\",\n",
        "    #     \"FDIV R4, R5, R6\",\n",
        "    #     \"LD R7, [R8]\",\n",
        "    #     \"ST R9, [R10]\",\n",
        "    #     \"FADD R11, R12, R13\",\n",
        "    #     \"FADD R14, R15, R16\",\n",
        "    #     \"FADD R17, R18, R19\"\n",
        "    # ]\n",
        "\n",
        "    # assembly_code = [\n",
        "    #     \"IADD R1, R2, R3\",\n",
        "    #     \"IMUL R4, R5, R6\",\n",
        "    #     \"IADD R7, R8, R9\"\n",
        "    # ]\n",
        "\n",
        "    # assembly_code = [\n",
        "    #     \"IADD R1, R2, R3\",\n",
        "    #     \"IMUL R4, R5, R6\",\n",
        "    #     \"IADD R7, R8, R9\",\n",
        "    #     \"IADD R10, R11, R12\"\n",
        "    # ]\n",
        "\n",
        "    # assembly_code = [\n",
        "    #     \"LD R7, [1000]\",\n",
        "    #     \"IADD R1, R2, R3\",\n",
        "    #     \"FMUL R4, R5, R6\",\n",
        "    #     \"IADD R7, R8, R9\",\n",
        "    #     \"IADD R10, R11, R12\"\n",
        "    # ]\n",
        "\n",
        "    # assembly_code = [\n",
        "    #     \"LD R2, [1000]\",\n",
        "    #     \"LD R3, [2000]\",\n",
        "    #     \"IADD R1, R2, R3\",\n",
        "    #     \"LD R2, [3000]\",\n",
        "    #     \"IADD R4, R1, R2\",\n",
        "    #     \"IADD R4, R4, R1\",\n",
        "    #     \"IADD R4, R5, R6\"\n",
        "    # ]\n",
        "\n",
        "    # assembly_code = [\n",
        "    #     \"IADD R1, R2, R3\",\n",
        "    #     \"ISUB R1, R1, R2\"\n",
        "    # ]\n",
        "\n",
        "    # assembly_code = [\n",
        "    #     \"IADD R1, R2, R3\",\n",
        "    #     \"ISUB R1, R4, R2\"\n",
        "    # ]\n",
        "\n",
        "    # assembly_code = [\n",
        "    #     \"IDIV R3, R1, R3\",\n",
        "    #     \"IADD R1, R2, R3\",\n",
        "    #     \"ISUB R1, R4, R3\"\n",
        "    # ]\n",
        "\n",
        "    # assembly_code = [\n",
        "    #     \"IADD R1, R2, R3\",\n",
        "    #     \"IDIV R3, R1, R3\",\n",
        "    #     \"ISUB R1, R4, R3\"\n",
        "    # ]\n",
        "\n",
        "    # assembly_code = [\n",
        "    #     \"IDIV R3, R1, R3\",\n",
        "    #     \"IMUL R1, R2, R4\",\n",
        "    #     \"ISUB R6, R4, R5\"\n",
        "    # ]\n",
        "\n",
        "    # assembly_code = [\n",
        "    #     \"LD R2, [1000]\",\n",
        "    #     \"LD R3, [2000]\",\n",
        "    #     \"IADD R1, R2, R3\",\n",
        "    #     \"LD R2, [3000]\",\n",
        "    #     \"IADD R4, R1, R2\",\n",
        "    #     \"IADD R4, R4, R1\",\n",
        "    #     \"IADD R4, R5, R6\",\n",
        "    #     \"ST R4, [3000]\",\n",
        "    #     \"ST R4, [4000]\",\n",
        "    #     \"IADD R4, R5, R7\",\n",
        "    #     \"ST R4, [5000]\"\n",
        "    # ]\n",
        "\n",
        "    # assembly_code = [\n",
        "    #     \"LD R0, [1000]\",\n",
        "    #     \"LD R1, [2000]\",\n",
        "    #     \"IADD R1, R1, R0\",\n",
        "    #     \"IMUL R1, R0, R0\",\n",
        "    #     \"IADD R1, R0, R0\"\n",
        "    # ]\n",
        "\n",
        "    # assembly_code = [\n",
        "    #     \"LD R0, [1000]\",\n",
        "    #     \"LD R1, [2000]\",\n",
        "    #     \"IADD R1, R1, R0\",\n",
        "    #     \"IMUL R1, R0, R0\",\n",
        "    #     \"IDIV R1, R0, R0\"\n",
        "    # ]\n",
        "\n",
        "    # # calculator program\n",
        "    # assembly_code = [\n",
        "    #     \"LD R1, [1000]\",\n",
        "    #     \"LD R2, [2000]\",\n",
        "    #     \"IADD R3, R1, R2\",\n",
        "    #     \"ST R3, [3000]\",\n",
        "    #     \"ISUB R3, R1, R2\",\n",
        "    #     \"ST R3, [4000]\",\n",
        "    #     \"IMUL R3, R1, R2\",\n",
        "    #     \"ST R3, [5000]\",\n",
        "    #     \"IDIV R3, R1, R2\",\n",
        "    #     \"ST R3, [6000]\"\n",
        "    # ]\n",
        "\n",
        "    assembly_code = [\n",
        "        \"LD R1, [1000]\",\n",
        "        \"LD R2, [2000]\",\n",
        "        \"IADD R3, R1, R2\",\n",
        "        \"ISUB R4, R1, R2\",\n",
        "        \"IADD R4, R4, R2\",\n",
        "        \"IMUL R5, R1, R2\",\n",
        "        \"IDIV R6, R1, R2\",\n",
        "        \"ST R3, [3000]\",\n",
        "        \"ST R4, [4000]\",\n",
        "        \"ST R5, [5000]\",\n",
        "        \"ST R6, [6000]\"\n",
        "    ]\n",
        "\n",
        "    # # calculator program\n",
        "    # assembly_code = [\n",
        "    #     \"LD R1, [1000]\",\n",
        "    #     \"LD R2, [2000]\",\n",
        "    #     \"IADD R3, R1, R2\",\n",
        "    #     \"ISUB R4, R1, R2\",\n",
        "    #     \"IMUL R5, R1, R2\",\n",
        "    #     \"IDIV R6, R1, R2\",\n",
        "    #     \"ST R3, [3000]\",\n",
        "    #     \"ST R4, [4000]\",\n",
        "    #     \"ST R5, [5000]\",\n",
        "    #     \"ST R6, [6000]\"\n",
        "    # ]\n",
        "\n",
        "    instructions = parse_assembly(assembly_code)\n",
        "    if not instructions:\n",
        "        return\n",
        "    # updated_instructions, total_cycles = insert_nops_for_structural_hazards(instructions)\n",
        "    # updated_instructions, total_cycles = handle_raw_dependencies(updated_instructions, total_cycles)\n",
        "    # updated_instructions, total_cycles = handle_waw_and_war(updated_instructions, total_cycles)\n",
        "\n",
        "    # total_cycles = 0\n",
        "    # updated_instructions, total_cycles = insert_nops_for_structural_hazards(instructions)\n",
        "    # # updated_instructions, total_cycles = handle_raw_dependencies(updated_instructions, total_cycles)\n",
        "    # updated_instructions, total_cycles = handle_waw_and_war(updated_instructions, total_cycles)\n",
        "\n",
        "\n",
        "    updated_instructions, total_cycles = handle_hazards(instructions)\n",
        "    updated_instructions, total_cycles = handle_waw_and_war(updated_instructions, total_cycles)\n",
        "\n",
        "    if not updated_instructions:\n",
        "        print(\"Register Spill\")\n",
        "        return\n",
        "\n",
        "    print(\"Updated Code with NOPs and Register Updates:\")\n",
        "    for instr in updated_instructions:\n",
        "        if instr['op'] == 'NOP':\n",
        "            print(\"NOP\")\n",
        "        else:\n",
        "            if instr['op'] in ['LD', 'ST']:\n",
        "                print(f\"{instr['op']} {instr['dest']}, [{instr['src1']}]\")\n",
        "            else:\n",
        "                print(f\"{instr['op']} {instr['dest']}, {instr['src1']}, {instr['src2']}\")\n",
        "\n",
        "    print(f\"\\nTotal clock cycles: {total_cycles}\")\n",
        "\n",
        "\n",
        "    # for i, instr in enumerate(updated_instructions):\n",
        "    #     if instr['op'] in ['LD', 'ST']:\n",
        "    #       print(f\"Instruction {i}: {instr['stages']} : {instr['op']} {instr['dest']}, [{instr['src1']}]\")\n",
        "    #     elif instr['op'] == 'NOP':\n",
        "    #       print(f\"Instruction {i}: {instr['stages']} : {instr['op']}\")\n",
        "    #     else:\n",
        "    #       print(f\"Instruction {i}: {instr['stages']} : {instr['op']} {instr['dest']}, {instr['src1']}, {instr['src2']}\")\n",
        "    print(\" \")\n",
        "    print(\" \")\n",
        "    display_functional_units(updated_instructions, total_cycles)\n",
        "    print(\" \")\n",
        "    print(\" \")\n",
        "    display_clock_cycle_execution(updated_instructions, total_cycles)\n",
        "    # print(\" \")\n",
        "    # print(\" \")\n",
        "    # plot_pipeline_gantt(updated_instructions, total_cycles)\n",
        "\n",
        "    handle_reservation_stations(updated_instructions, total_cycles)\n",
        "\n",
        "if __name__ == \"__main__\":\n",
        "    main()"
      ],
      "metadata": {
        "colab": {
          "base_uri": "https://localhost:8080/"
        },
        "id": "OF4rl1iXGPPX",
        "outputId": "9d2ccee2-6646-4bd5-99c1-623b5a4c371c"
      },
      "execution_count": null,
      "outputs": [
        {
          "output_type": "stream",
          "name": "stdout",
          "text": [
            "instruction : {'op': 'LD', 'dest': 'R1', 'src1': '1000', 'src2': None, 'stages': {'IF': 1, 'ID': 1, 'MEM': 1, 'WB': 1}}, curr_instr['wait_cycles'] : 0\n",
            "structural_wait :  0\n",
            "instruction : {'op': 'LD', 'dest': 'R2', 'src1': '2000', 'src2': None, 'stages': {'IF': 1, 'ID': 1, 'MEM': 1, 'WB': 1}, 'functional_unit': 'MEM', 'wait_cycles': 0}, curr_instr['wait_cycles'] : 0\n",
            "raw_wait :  1\n",
            "instruction : {'op': 'IADD', 'dest': 'R3', 'src1': 'R1', 'src2': 'R2', 'stages': {'IF': 1, 'ID': 1, 'ADD': 6, 'WB': 1}, 'functional_unit': 'ADD', 'wait_cycles': 1}, curr_instr['wait_cycles'] : 1\n",
            "structural_wait :  6\n",
            "instruction : {'op': 'ISUB', 'dest': 'R4', 'src1': 'R1', 'src2': 'R2', 'stages': {'IF': 1, 'ID': 1, 'ADD': 6, 'WB': 1}, 'functional_unit': 'ADD', 'wait_cycles': 6}, curr_instr['wait_cycles'] : 6\n",
            "raw_wait :  12\n",
            "instruction : {'op': 'IADD', 'dest': 'R4', 'src1': 'R4', 'src2': 'R2', 'stages': {'IF': 1, 'ID': 1, 'ADD': 6, 'WB': 1}, 'functional_unit': 'ADD', 'wait_cycles': 12}, curr_instr['wait_cycles'] : 12\n",
            "structural_wait :  0\n",
            "instruction : {'op': 'IMUL', 'dest': 'R5', 'src1': 'R1', 'src2': 'R2', 'stages': {'IF': 1, 'ID': 1, 'MUL': 12, 'WB': 1}, 'functional_unit': 'MUL', 'wait_cycles': 0}, curr_instr['wait_cycles'] : 0\n",
            "structural_wait :  0\n",
            "instruction : {'op': 'IDIV', 'dest': 'R6', 'src1': 'R1', 'src2': 'R2', 'stages': {'IF': 1, 'ID': 1, 'DIV': 24, 'WB': 1}, 'functional_unit': 'DIV', 'wait_cycles': 0}, curr_instr['wait_cycles'] : 0\n",
            "raw_wait :  3\n",
            "instruction : {'op': 'ST', 'dest': 'R3', 'src1': '3000', 'src2': None, 'stages': {'IF': 1, 'ID': 1, 'MEM': 1, 'WB': 1}, 'functional_unit': 'MEM', 'wait_cycles': 3}, curr_instr['wait_cycles'] : 3\n",
            "raw_wait :  15\n",
            "instruction : {'op': 'ST', 'dest': 'R4', 'src1': '4000', 'src2': None, 'stages': {'IF': 1, 'ID': 1, 'MEM': 1, 'WB': 1}, 'functional_unit': 'MEM', 'wait_cycles': 15}, curr_instr['wait_cycles'] : 15\n",
            "raw_wait :  9\n",
            "instruction : {'op': 'ST', 'dest': 'R5', 'src1': '5000', 'src2': None, 'stages': {'IF': 1, 'ID': 1, 'MEM': 1, 'WB': 1}, 'functional_unit': 'MEM', 'wait_cycles': 9}, curr_instr['wait_cycles'] : 9\n",
            "raw_wait :  21\n",
            "instruction : {'op': 'ST', 'dest': 'R6', 'src1': '6000', 'src2': None, 'stages': {'IF': 1, 'ID': 1, 'MEM': 1, 'WB': 1}, 'functional_unit': 'MEM', 'wait_cycles': 21}, curr_instr['wait_cycles'] : 21\n",
            "R0 : 0\n",
            "R1 : 2\n",
            "R2 : 0\n",
            "R3 : 0\n",
            "R4 : 0\n",
            "R5 : 0\n",
            "R6 : 0\n",
            "R7 : 0\n",
            "R8 : 0\n",
            "R9 : 0\n",
            "R10 : 0\n",
            "R11 : 0\n",
            "R12 : 0\n",
            "R13 : 0\n",
            "R14 : 0\n",
            "R15 : 0\n",
            "R16 : 0\n",
            "R17 : 0\n",
            "R18 : 0\n",
            "R19 : 0\n",
            "R20 : 0\n",
            "R21 : 0\n",
            "R22 : 0\n",
            "R23 : 0\n",
            "R24 : 0\n",
            "R25 : 0\n",
            "R26 : 0\n",
            "R27 : 0\n",
            "R28 : 0\n",
            "R29 : 0\n",
            "R30 : 0\n",
            "R31 : 0\n",
            "R0 : 0\n",
            "R1 : 1\n",
            "R2 : 2\n",
            "R3 : 0\n",
            "R4 : 0\n",
            "R5 : 0\n",
            "R6 : 0\n",
            "R7 : 0\n",
            "R8 : 0\n",
            "R9 : 0\n",
            "R10 : 0\n",
            "R11 : 0\n",
            "R12 : 0\n",
            "R13 : 0\n",
            "R14 : 0\n",
            "R15 : 0\n",
            "R16 : 0\n",
            "R17 : 0\n",
            "R18 : 0\n",
            "R19 : 0\n",
            "R20 : 0\n",
            "R21 : 0\n",
            "R22 : 0\n",
            "R23 : 0\n",
            "R24 : 0\n",
            "R25 : 0\n",
            "R26 : 0\n",
            "R27 : 0\n",
            "R28 : 0\n",
            "R29 : 0\n",
            "R30 : 0\n",
            "R31 : 0\n",
            "R0 : 0\n",
            "R1 : 0\n",
            "R2 : 1\n",
            "R3 : 7\n",
            "R4 : 0\n",
            "R5 : 0\n",
            "R6 : 0\n",
            "R7 : 0\n",
            "R8 : 0\n",
            "R9 : 0\n",
            "R10 : 0\n",
            "R11 : 0\n",
            "R12 : 0\n",
            "R13 : 0\n",
            "R14 : 0\n",
            "R15 : 0\n",
            "R16 : 0\n",
            "R17 : 0\n",
            "R18 : 0\n",
            "R19 : 0\n",
            "R20 : 0\n",
            "R21 : 0\n",
            "R22 : 0\n",
            "R23 : 0\n",
            "R24 : 0\n",
            "R25 : 0\n",
            "R26 : 0\n",
            "R27 : 0\n",
            "R28 : 0\n",
            "R29 : 0\n",
            "R30 : 0\n",
            "R31 : 0\n",
            "R0 : 0\n",
            "R1 : 0\n",
            "R2 : 0\n",
            "R3 : 6\n",
            "R4 : 7\n",
            "R5 : 0\n",
            "R6 : 0\n",
            "R7 : 0\n",
            "R8 : 0\n",
            "R9 : 0\n",
            "R10 : 0\n",
            "R11 : 0\n",
            "R12 : 0\n",
            "R13 : 0\n",
            "R14 : 0\n",
            "R15 : 0\n",
            "R16 : 0\n",
            "R17 : 0\n",
            "R18 : 0\n",
            "R19 : 0\n",
            "R20 : 0\n",
            "R21 : 0\n",
            "R22 : 0\n",
            "R23 : 0\n",
            "R24 : 0\n",
            "R25 : 0\n",
            "R26 : 0\n",
            "R27 : 0\n",
            "R28 : 0\n",
            "R29 : 0\n",
            "R30 : 0\n",
            "R31 : 0\n",
            "prev_instr :  {'op': 'ISUB', 'dest': 'R4', 'src1': 'R1', 'src2': 'R2', 'stages': {'IF': 1, 'ID': 1, 'ADD': 6, 'WB': 1}, 'functional_unit': 'ADD', 'wait_cycles': 6}\n",
            "R4 : 6\n",
            "curr_instr before :  {'op': 'IADD', 'dest': 'R4', 'src1': 'R4', 'src2': 'R2', 'stages': {'IF': 1, 'ID': 1, 'ADD': 6, 'WB': 1}, 'functional_unit': 'ADD', 'wait_cycles': 12}\n",
            "curr_instr after :  {'op': 'IADD', 'dest': 'R0', 'src1': 'R4', 'src2': 'R2', 'stages': {'IF': 1, 'ID': 1, 'ADD': 6, 'WB': 1}, 'functional_unit': 'ADD', 'wait_cycles': 12}\n",
            "new_dest_reg :  R0\n",
            "subsequent_instr :  {'op': 'ST', 'dest': 'R0', 'src1': '4000', 'src2': None, 'stages': {'IF': 1, 'ID': 1, 'MEM': 1, 'WB': 1}, 'functional_unit': 'MEM', 'wait_cycles': 15}\n",
            "R0 : 7\n",
            "R1 : 0\n",
            "R2 : 0\n",
            "R3 : 5\n",
            "R4 : 6\n",
            "R5 : 0\n",
            "R6 : 0\n",
            "R7 : 0\n",
            "R8 : 0\n",
            "R9 : 0\n",
            "R10 : 0\n",
            "R11 : 0\n",
            "R12 : 0\n",
            "R13 : 0\n",
            "R14 : 0\n",
            "R15 : 0\n",
            "R16 : 0\n",
            "R17 : 0\n",
            "R18 : 0\n",
            "R19 : 0\n",
            "R20 : 0\n",
            "R21 : 0\n",
            "R22 : 0\n",
            "R23 : 0\n",
            "R24 : 0\n",
            "R25 : 0\n",
            "R26 : 0\n",
            "R27 : 0\n",
            "R28 : 0\n",
            "R29 : 0\n",
            "R30 : 0\n",
            "R31 : 0\n",
            "R0 : 6\n",
            "R1 : 0\n",
            "R2 : 0\n",
            "R3 : 4\n",
            "R4 : 5\n",
            "R5 : 13\n",
            "R6 : 0\n",
            "R7 : 0\n",
            "R8 : 0\n",
            "R9 : 0\n",
            "R10 : 0\n",
            "R11 : 0\n",
            "R12 : 0\n",
            "R13 : 0\n",
            "R14 : 0\n",
            "R15 : 0\n",
            "R16 : 0\n",
            "R17 : 0\n",
            "R18 : 0\n",
            "R19 : 0\n",
            "R20 : 0\n",
            "R21 : 0\n",
            "R22 : 0\n",
            "R23 : 0\n",
            "R24 : 0\n",
            "R25 : 0\n",
            "R26 : 0\n",
            "R27 : 0\n",
            "R28 : 0\n",
            "R29 : 0\n",
            "R30 : 0\n",
            "R31 : 0\n",
            "R0 : 5\n",
            "R1 : 0\n",
            "R2 : 0\n",
            "R3 : 3\n",
            "R4 : 4\n",
            "R5 : 12\n",
            "R6 : 25\n",
            "R7 : 0\n",
            "R8 : 0\n",
            "R9 : 0\n",
            "R10 : 0\n",
            "R11 : 0\n",
            "R12 : 0\n",
            "R13 : 0\n",
            "R14 : 0\n",
            "R15 : 0\n",
            "R16 : 0\n",
            "R17 : 0\n",
            "R18 : 0\n",
            "R19 : 0\n",
            "R20 : 0\n",
            "R21 : 0\n",
            "R22 : 0\n",
            "R23 : 0\n",
            "R24 : 0\n",
            "R25 : 0\n",
            "R26 : 0\n",
            "R27 : 0\n",
            "R28 : 0\n",
            "R29 : 0\n",
            "R30 : 0\n",
            "R31 : 0\n",
            "R0 : 4\n",
            "R1 : 0\n",
            "R2 : 0\n",
            "R3 : 2\n",
            "R4 : 3\n",
            "R5 : 11\n",
            "R6 : 24\n",
            "R7 : 0\n",
            "R8 : 0\n",
            "R9 : 0\n",
            "R10 : 0\n",
            "R11 : 0\n",
            "R12 : 0\n",
            "R13 : 0\n",
            "R14 : 0\n",
            "R15 : 0\n",
            "R16 : 0\n",
            "R17 : 0\n",
            "R18 : 0\n",
            "R19 : 0\n",
            "R20 : 0\n",
            "R21 : 0\n",
            "R22 : 0\n",
            "R23 : 0\n",
            "R24 : 0\n",
            "R25 : 0\n",
            "R26 : 0\n",
            "R27 : 0\n",
            "R28 : 0\n",
            "R29 : 0\n",
            "R30 : 0\n",
            "R31 : 0\n",
            "R0 : 3\n",
            "R1 : 0\n",
            "R2 : 0\n",
            "R3 : 1\n",
            "R4 : 2\n",
            "R5 : 10\n",
            "R6 : 23\n",
            "R7 : 0\n",
            "R8 : 0\n",
            "R9 : 0\n",
            "R10 : 0\n",
            "R11 : 0\n",
            "R12 : 0\n",
            "R13 : 0\n",
            "R14 : 0\n",
            "R15 : 0\n",
            "R16 : 0\n",
            "R17 : 0\n",
            "R18 : 0\n",
            "R19 : 0\n",
            "R20 : 0\n",
            "R21 : 0\n",
            "R22 : 0\n",
            "R23 : 0\n",
            "R24 : 0\n",
            "R25 : 0\n",
            "R26 : 0\n",
            "R27 : 0\n",
            "R28 : 0\n",
            "R29 : 0\n",
            "R30 : 0\n",
            "R31 : 0\n",
            "R0 : 2\n",
            "R1 : 0\n",
            "R2 : 0\n",
            "R3 : 0\n",
            "R4 : 1\n",
            "R5 : 9\n",
            "R6 : 22\n",
            "R7 : 0\n",
            "R8 : 0\n",
            "R9 : 0\n",
            "R10 : 0\n",
            "R11 : 0\n",
            "R12 : 0\n",
            "R13 : 0\n",
            "R14 : 0\n",
            "R15 : 0\n",
            "R16 : 0\n",
            "R17 : 0\n",
            "R18 : 0\n",
            "R19 : 0\n",
            "R20 : 0\n",
            "R21 : 0\n",
            "R22 : 0\n",
            "R23 : 0\n",
            "R24 : 0\n",
            "R25 : 0\n",
            "R26 : 0\n",
            "R27 : 0\n",
            "R28 : 0\n",
            "R29 : 0\n",
            "R30 : 0\n",
            "R31 : 0\n",
            "R0 : 1\n",
            "R1 : 0\n",
            "R2 : 0\n",
            "R3 : 0\n",
            "R4 : 0\n",
            "R5 : 8\n",
            "R6 : 21\n",
            "R7 : 0\n",
            "R8 : 0\n",
            "R9 : 0\n",
            "R10 : 0\n",
            "R11 : 0\n",
            "R12 : 0\n",
            "R13 : 0\n",
            "R14 : 0\n",
            "R15 : 0\n",
            "R16 : 0\n",
            "R17 : 0\n",
            "R18 : 0\n",
            "R19 : 0\n",
            "R20 : 0\n",
            "R21 : 0\n",
            "R22 : 0\n",
            "R23 : 0\n",
            "R24 : 0\n",
            "R25 : 0\n",
            "R26 : 0\n",
            "R27 : 0\n",
            "R28 : 0\n",
            "R29 : 0\n",
            "R30 : 0\n",
            "R31 : 0\n",
            "Updated Code with NOPs and Register Updates:\n",
            "LD R1, [1000]\n",
            "LD R2, [2000]\n",
            "IADD R3, R1, R2\n",
            "ISUB R4, R1, R2\n",
            "IADD R0, R4, R2\n",
            "IMUL R5, R1, R2\n",
            "IDIV R6, R1, R2\n",
            "ST R3, [3000]\n",
            "ST R0, [4000]\n",
            "ST R5, [5000]\n",
            "ST R6, [6000]\n",
            "\n",
            "Total clock cycles: 35\n",
            " \n",
            " \n",
            "Functional Units Execution:\n",
            "   |       ADD       |       MUL       |       DIV       |   FADD   |   FMUL   |   FDIV   |    AND     | OR |    XOR     |    NOT     |      MEM      |\n",
            " 1 |                 |                 |                 |          |          |          |            |    |            |            | LD R1, [1000] |\n",
            " 2 |                 |                 |                 |          |          |          |            |    |            |            | LD R2, [2000] |\n",
            " 3 | IADD R3, R1, R2 |                 |                 |          |          |          |            |    |            |            |               |\n",
            " 4 | ISUB R4, R1, R2 |                 |                 |          |          |          |            |    |            |            |               |\n",
            " 5 | IADD R0, R4, R2 |                 |                 |          |          |          |            |    |            |            |               |\n",
            " 6 |                 | IMUL R5, R1, R2 |                 |          |          |          |            |    |            |            |               |\n",
            " 7 |                 |                 | IDIV R6, R1, R2 |          |          |          |            |    |            |            |               |\n",
            " 8 |                 |                 |                 |          |          |          |            |    |            |            | ST R3, [3000] |\n",
            " 9 |                 |                 |                 |          |          |          |            |    |            |            | ST R0, [4000] |\n",
            "10 |                 |                 |                 |          |          |          |            |    |            |            | ST R5, [5000] |\n",
            "11 |                 |                 |                 |          |          |          |            |    |            |            | ST R6, [6000] |\n",
            " \n",
            " \n",
            "Clock Cycle Execution:\n",
            "                    |   1   |   2   |   3   |   4   |   5   |   6   |   7   |   8   |   9   |  10   |  11   |  12   |  13   |  14   |  15   |  16   |  17   |  18   |  19   |  20   |  21   |  22   |  23   |  24   |  25   |  26   |  27   |  28   |  29   |  30   |  31   |  32   |  33   |  34   |  35   |\n",
            "1: LD R1, [1000]   |  IF   |  ID   |  MEM  |  WB   |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |\n",
            "2: LD R2, [2000]   |       |  IF   |  ID   |  MEM  |  WB   |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |\n",
            "3: IADD R3, R1, R2 |       |       |  IF   |  ID   |   _   |  ADD  |  ADD  |  ADD  |  ADD  |  ADD  |  ADD  |  WB   |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |\n",
            "4: ISUB R4, R1, R2 |       |       |       |  IF   |  ID   |   _   |   _   |   _   |   _   |   _   |   _   |  ADD  |  ADD  |  ADD  |  ADD  |  ADD  |  ADD  |  WB   |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |\n",
            "5: IADD R0, R4, R2 |       |       |       |       |  IF   |  ID   |   _   |   _   |   _   |   _   |   _   |   _   |   _   |   _   |   _   |   _   |   _   |   _   |  ADD  |  ADD  |  ADD  |  ADD  |  ADD  |  ADD  |  WB   |       |       |       |       |       |       |       |       |       |       |\n",
            "6: IMUL R5, R1, R2 |       |       |       |       |       |  IF   |  ID   |  MUL  |  MUL  |  MUL  |  MUL  |  MUL  |  MUL  |  MUL  |  MUL  |  MUL  |  MUL  |  MUL  |  MUL  |  WB   |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |\n",
            "7: IDIV R6, R1, R2 |       |       |       |       |       |       |  IF   |  ID   |  DIV  |  DIV  |  DIV  |  DIV  |  DIV  |  DIV  |  DIV  |  DIV  |  DIV  |  DIV  |  DIV  |  DIV  |  DIV  |  DIV  |  DIV  |  DIV  |  DIV  |  DIV  |  DIV  |  DIV  |  DIV  |  DIV  |  DIV  |  DIV  |  WB   |       |       |\n",
            "8: ST R3, [3000]   |       |       |       |       |       |       |       |  IF   |  ID   |   _   |   _   |   _   |  MEM  |  WB   |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |\n",
            "9: ST R0, [4000]   |       |       |       |       |       |       |       |       |  IF   |  ID   |   _   |   _   |   _   |   _   |   _   |   _   |   _   |   _   |   _   |   _   |   _   |   _   |   _   |   _   |   _   |  MEM  |  WB   |       |       |       |       |       |       |       |       |\n",
            "10: ST R5, [5000]  |       |       |       |       |       |       |       |       |       |  IF   |  ID   |   _   |   _   |   _   |   _   |   _   |   _   |   _   |   _   |   _   |  MEM  |  WB   |       |       |       |       |       |       |       |       |       |       |       |       |       |\n",
            "11: ST R6, [6000]  |       |       |       |       |       |       |       |       |       |       |  IF   |  ID   |   _   |   _   |   _   |   _   |   _   |   _   |   _   |   _   |   _   |   _   |   _   |   _   |   _   |   _   |   _   |   _   |   _   |   _   |   _   |   _   |   _   |  MEM  |  WB   |\n",
            "\n",
            "Cycle 1:\n",
            "\n",
            "Cycle 2:\n",
            "\n",
            "Cycle 3:\n",
            "\n",
            "Cycle 4:\n",
            "\n",
            "Cycle 5:\n",
            "  Instruction 3 acquired ADD RS. Now available: 0/1\n",
            "\n",
            "Cycle 6:\n",
            "  Released RS for ADD. Now available: 1/1\n",
            "  Instruction 4 acquired ADD RS. Now available: 0/1\n",
            "\n",
            "Cycle 7:\n",
            "  ADD RS full! Instruction 5 pushed to ADD queue\n",
            "\n",
            "Cycle 8:\n",
            "\n",
            "Cycle 9:\n",
            "\n",
            "Cycle 10:\n",
            "  Instruction 8 acquired MEM RS. Now available: 0/1\n",
            "\n",
            "Cycle 11:\n",
            "  MEM RS full! Instruction 9 pushed to MEM queue\n",
            "\n",
            "Cycle 12:\n",
            "  Released RS for ADD. Now available: 1/1\n",
            "  Popped instruction 5 from ADD queue\n",
            "  Instruction 5 acquired ADD RS. Now available: 0/1\n",
            "  MEM RS full! Instruction 10 pushed to MEM queue\n",
            "\n",
            "Cycle 13:\n",
            "  Released RS for MEM. Now available: 1/1\n",
            "  Popped instruction 9 from MEM queue\n",
            "  Instruction 9 acquired MEM RS. Now available: 0/1\n",
            "  MEM RS full! Instruction 11 pushed to MEM queue\n",
            "\n",
            "Cycle 14:\n",
            "\n",
            "Cycle 15:\n",
            "\n",
            "Cycle 16:\n",
            "\n",
            "Cycle 17:\n",
            "\n",
            "Cycle 18:\n",
            "\n",
            "Cycle 19:\n",
            "  Released RS for ADD. Now available: 1/1\n",
            "\n",
            "Cycle 20:\n",
            "\n",
            "Cycle 21:\n",
            "\n",
            "Cycle 22:\n",
            "\n",
            "Cycle 23:\n",
            "\n",
            "Cycle 24:\n",
            "\n",
            "Cycle 25:\n",
            "\n",
            "Cycle 26:\n",
            "  Released RS for MEM. Now available: 1/1\n",
            "  Popped instruction 10 from MEM queue\n",
            "  Instruction 10 acquired MEM RS. Now available: 0/1\n",
            "\n",
            "Cycle 27:\n",
            "\n",
            "Cycle 28:\n",
            "\n",
            "Cycle 29:\n",
            "\n",
            "Cycle 30:\n",
            "\n",
            "Cycle 31:\n",
            "\n",
            "Cycle 32:\n",
            "\n",
            "Cycle 33:\n",
            "\n",
            "Cycle 34:\n",
            "\n",
            "Cycle 35:\n",
            "\n",
            "Final Reservation Station Status:\n",
            "ADD: 1/1 available\n",
            "MUL: 1/1 available\n",
            "DIV: 1/1 available\n",
            "FADD: 1/1 available\n",
            "FMUL: 1/1 available\n",
            "FDIV: 1/1 available\n",
            "AND: 1/1 available\n",
            "OR: 1/1 available\n",
            "XOR: 1/1 available\n",
            "NOT: 1/1 available\n",
            "MEM: 0/1 available\n",
            "MOV: 1/1 available\n",
            "\n",
            "Final Queue Status:\n",
            "ADD queue: empty\n",
            "MEM queue: [I11]\n"
          ]
        }
      ]
    },
    {
      "cell_type": "code",
      "source": [
        "import re\n",
        "\n",
        "# Define pipeline stages and latencies\n",
        "pipeline_stages = {\n",
        "    # integer\n",
        "    'IADD': {'IF': 1, 'ID': 1, 'ADD': 6, 'WB': 1},\n",
        "    'ISUB': {'IF': 1, 'ID': 1, 'ADD': 6, 'WB': 1},\n",
        "    'IMUL': {'IF': 1, 'ID': 1, 'MUL': 12, 'WB': 1},\n",
        "    'IDIV': {'IF': 1, 'ID': 1, 'DIV': 24, 'WB': 1},\n",
        "\n",
        "    # floating\n",
        "    'FADD': {'IF': 1, 'ID': 1, 'FADD': 18, 'WB': 1},\n",
        "    'FSUB': {'IF': 1, 'ID': 1, 'FADD': 18, 'WB': 1},\n",
        "    'FMUL': {'IF': 1, 'ID': 1, 'FMUL': 30, 'WB': 1},\n",
        "    'FDIV': {'IF': 1, 'ID': 1, 'FDIV': 60, 'WB': 1},\n",
        "\n",
        "    # logical operations\n",
        "    'AND': {'IF': 1, 'ID': 1, 'AND': 1, 'WB': 1},\n",
        "    'OR': {'IF': 1, 'ID': 1, 'OR': 1, 'WB': 1},\n",
        "    'XOR': {'IF': 1, 'ID': 1, 'XOR': 1, 'WB': 1},\n",
        "    'NOT': {'IF': 1, 'ID': 1, 'NOT': 1, 'WB': 1},\n",
        "\n",
        "    # load and store\n",
        "    'LD': {'IF': 1, 'ID': 1, 'MEM': 1, 'WB': 1},\n",
        "    'ST': {'IF': 1, 'ID': 1, 'MEM': 1, 'WB': 1},\n",
        "\n",
        "    # NOP\n",
        "    'NOP': {'IF': 1},\n",
        "\n",
        "    # move\n",
        "    'MOV': {'IF': 1, 'ID': 1, 'MOV': 1, 'WB': 1}\n",
        "}\n",
        "\n",
        "# Define reservation station limits for each functional unit type\n",
        "# rs_limits = {\n",
        "#     'ADD': 4,     # Integer adder\n",
        "#     'MUL': 3,     # Integer multiplier\n",
        "#     'DIV': 2,     # Integer divider\n",
        "#     'FADD': 4,    # Floating-point adder\n",
        "#     'FMUL': 3,    # Floating-point multiplier\n",
        "#     'FDIV': 2,    # Floating-point divider\n",
        "#     'AND': 2,     # Logical AND\n",
        "#     'OR': 2,      # Logical OR\n",
        "#     'XOR': 2,     # Logical XOR\n",
        "#     'NOT': 2,     # Logical NOT\n",
        "#     'MEM': 4,     # Load/Store unit\n",
        "#     'MOV': 2      # Move unit\n",
        "# }\n",
        "\n",
        "rs_limits = {\n",
        "    'ADD': 2,     # Integer adder\n",
        "    'MUL': 2,     # Integer multiplier\n",
        "    'DIV': 2,     # Integer divider\n",
        "    'FADD': 2,    # Floating-point adder\n",
        "    'FMUL': 2,    # Floating-point multiplier\n",
        "    'FDIV': 2,    # Floating-point divider\n",
        "    'AND': 2,     # Logical AND\n",
        "    'OR': 2,      # Logical OR\n",
        "    'XOR': 2,     # Logical XOR\n",
        "    'NOT': 2,     # Logical NOT\n",
        "    'MEM': 2,     # Load/Store unit\n",
        "    'MOV': 2      # Move unit\n",
        "}\n",
        "\n",
        "def get_functional_unit_and_latency(stages):\n",
        "    functional_units = ['ADD', 'MUL', 'DIV', 'FADD', 'FMUL', 'FDIV', 'MEM', 'AND', 'OR', 'XOR', 'NOT']\n",
        "    for stage, latency in stages.items():\n",
        "        if stage in functional_units:\n",
        "            return stage, latency\n",
        "    return None, None  # No functional unit found\n",
        "\n",
        "import matplotlib.pyplot as plt\n",
        "from matplotlib.patches import Patch\n",
        "\n",
        "def plot_pipeline_gantt(instructions, total_cycles):\n",
        "    # Define stage colors\n",
        "    stage_colors = {\n",
        "        'IF': '#FF9999',\n",
        "        'ID': '#99FF99',\n",
        "        'ADD': '#9999FF',\n",
        "        'MUL': '#FFCC99',\n",
        "        'DIV': '#CC99FF',\n",
        "        'FADD': '#99FFFF',\n",
        "        'FMUL': '#FF99CC',\n",
        "        'FDIV': '#CCFF99',\n",
        "        'MEM': '#FFCCCC',\n",
        "        'WB': '#CCCCFF',\n",
        "        '_': '#DDDDDD',  # Wait cycles\n",
        "        'AND': '#FFAA77',\n",
        "        'OR': '#77FFAA',\n",
        "        'XOR': '#AA77FF',\n",
        "        'NOT': '#FF77AA',\n",
        "        'MOV': '#77AAFF'\n",
        "    }\n",
        "\n",
        "    # Create figure and axis\n",
        "    fig, ax = plt.subplots(figsize=(12, 8))\n",
        "\n",
        "    # Set y-axis labels (instruction names)\n",
        "    y_labels = []\n",
        "    for i, instr in enumerate(instructions):\n",
        "        if instr['op'] in ['LD', 'ST']:\n",
        "            y_labels.append(f\"{i+1}: {instr['op']} {instr['dest']}, [{instr['src1']}]\")\n",
        "        elif instr['op'] == 'NOP':\n",
        "            y_labels.append(f\"{i+1}: NOP\")\n",
        "        else:\n",
        "            y_labels.append(f\"{i+1}: {instr['op']} {instr['dest']}, {instr['src1']}, {instr['src2']}\")\n",
        "\n",
        "    # Initialize timeline for each instruction\n",
        "    timeline = {}\n",
        "    for i, instr in enumerate(instructions):\n",
        "        timeline[i] = [''] * total_cycles\n",
        "        current_cycle = i\n",
        "\n",
        "        # Handle NOP instructions differently\n",
        "        if instr['op'] == 'NOP':\n",
        "            timeline[i][current_cycle] = 'IF'  # Only IF stage for NOP\n",
        "            current_cycle += 1\n",
        "        else:\n",
        "            # Regular instructions: IF and ID first\n",
        "            timeline[i][current_cycle] = 'IF'\n",
        "            current_cycle += 1\n",
        "            timeline[i][current_cycle] = 'ID'\n",
        "            current_cycle += 1\n",
        "\n",
        "        # Add wait cycles if any\n",
        "        if 'wait_cycles' in instr:\n",
        "            for cycle in range(current_cycle, current_cycle + instr['wait_cycles']):\n",
        "                if cycle < total_cycles:\n",
        "                    timeline[i][cycle] = '_'\n",
        "            current_cycle += instr['wait_cycles']\n",
        "\n",
        "        # Fill remaining stages (skip for NOP)\n",
        "        if instr['op'] != 'NOP':\n",
        "            for stage, latency in instr['stages'].items():\n",
        "                if stage not in ['IF', 'ID']:  # Skip IF and ID since already handled\n",
        "                    for cycle in range(current_cycle, current_cycle + latency):\n",
        "                        if cycle < total_cycles:\n",
        "                            timeline[i][cycle] = stage\n",
        "                    current_cycle += latency\n",
        "\n",
        "    # Plot each instruction's timeline\n",
        "    for i, instr in enumerate(instructions):\n",
        "        for cycle in range(total_cycles):\n",
        "            stage = timeline[i][cycle]\n",
        "            if stage:  # Only plot if there's a stage\n",
        "                ax.broken_barh([(cycle, 1)], (i-0.4, 0.8),\n",
        "                              facecolors=stage_colors.get(stage, '#FFFFFF'))\n",
        "\n",
        "    # Customize the plot\n",
        "    ax.set_yticks(range(len(instructions)))\n",
        "    ax.set_yticklabels(y_labels)\n",
        "    ax.set_xlabel('Clock Cycles')\n",
        "    ax.set_ylabel('Instructions')\n",
        "    ax.set_title('Pipeline Execution Gantt Chart')\n",
        "    ax.grid(True)\n",
        "\n",
        "    # Create legend\n",
        "    legend_elements = [Patch(facecolor=color, label=stage)\n",
        "                      for stage, color in stage_colors.items()]\n",
        "    ax.legend(handles=legend_elements, bbox_to_anchor=(1.05, 1), loc='upper left')\n",
        "\n",
        "    plt.tight_layout()\n",
        "    plt.show()\n",
        "\n",
        "def display_clock_cycle_execution(updated_instructions, total_cycles):\n",
        "    # Initialize a timeline for each instruction\n",
        "    timeline = {}\n",
        "    for i, instr in enumerate(updated_instructions):\n",
        "        timeline[i] = [' '] * total_cycles  # Initialize with empty spaces for all clock cycles\n",
        "\n",
        "    # Track the start cycle for each instruction\n",
        "    for i, instr in enumerate(updated_instructions):\n",
        "        stages = instr['stages']\n",
        "        current_cycle = i  # Start at cycle i (0-based index)\n",
        "\n",
        "        # Always display IF and ID first\n",
        "        timeline[i][current_cycle] = 'IF'\n",
        "        current_cycle += 1\n",
        "        timeline[i][current_cycle] = 'ID'\n",
        "        current_cycle += 1\n",
        "\n",
        "        # Add wait cycles (`_`) if any\n",
        "        if 'wait_cycles' in instr:\n",
        "            for cycle in range(current_cycle, current_cycle + instr['wait_cycles']):\n",
        "                if cycle < total_cycles:\n",
        "                    timeline[i][cycle] = '_'\n",
        "            current_cycle += instr['wait_cycles']\n",
        "\n",
        "        # Fill the timeline for the remaining stages\n",
        "        for stage, latency in stages.items():\n",
        "            if stage not in ['IF', 'ID']:  # Skip IF and ID since they are already handled\n",
        "                for cycle in range(current_cycle, current_cycle + latency):\n",
        "                    if cycle < total_cycles:\n",
        "                        timeline[i][cycle] = stage\n",
        "                current_cycle += latency\n",
        "\n",
        "    # Determine maximum stage name length for uniform spacing\n",
        "    max_stage_length = max(len(stage) for instr in updated_instructions for stage in instr['stages'])\n",
        "    max_cycle_length = len(str(total_cycles))  # Maximum length of clock cycle numbers\n",
        "\n",
        "    # Define column width based on the maximum length\n",
        "    column_width = max(max_stage_length, max_cycle_length) + 2  # Add padding\n",
        "\n",
        "    # Determine the maximum instruction name length for dynamic spacing\n",
        "    max_instr_length = max(\n",
        "        len(f\"{i + 1}: {instr['op']} {instr['dest']}, {instr['src1']}, {instr['src2']}\")\n",
        "        if instr['op'] not in ['LD', 'ST', 'NOP']\n",
        "        else len(f\"{i + 1}: {instr['op']} {instr['dest']}, [{instr['src1']}]\")\n",
        "        if instr['op'] in ['LD', 'ST']\n",
        "        else len(f\"{i + 1}: NOP\")\n",
        "        for i, instr in enumerate(updated_instructions)\n",
        "    )\n",
        "\n",
        "    # Print the timeline\n",
        "    print(\"Clock Cycle Execution:\")\n",
        "    print(\" \" * (max_instr_length + 2) + \"|\", end=\"\")\n",
        "    for cycle in range(1, total_cycles + 1):\n",
        "        print(f\" {cycle:^{column_width}} |\", end=\"\")  # Center-align clock cycles\n",
        "    print()\n",
        "\n",
        "    for i, instr in enumerate(updated_instructions):\n",
        "        # Display the instruction name with index\n",
        "        if instr['op'] in ['LD', 'ST']:\n",
        "            instruction_name = f\"{i + 1}: {instr['op']} {instr['dest']}, [{instr['src1']}]\"\n",
        "        elif instr['op'] == 'NOP':\n",
        "            instruction_name = f\"{i + 1}: NOP\"\n",
        "        else:\n",
        "            instruction_name = f\"{i + 1}: {instr['op']} {instr['dest']}, {instr['src1']}, {instr['src2']}\"\n",
        "\n",
        "        # Print the instruction name and its stages\n",
        "        print(f\"{instruction_name: <{max_instr_length}} |\", end=\"\")\n",
        "        for cycle in range(total_cycles):\n",
        "            stage = timeline[i][cycle]\n",
        "            print(f\" {stage:^{column_width}} |\", end=\"\")  # Center-align stages\n",
        "        print()\n",
        "\n",
        "def display_functional_units(updated_instructions, total_cycles):\n",
        "    # Define the functional units\n",
        "    functional_units = ['ADD', 'MUL', 'DIV', 'FADD', 'FMUL', 'FDIV', 'AND', 'OR', 'XOR', 'NOT', 'MEM']\n",
        "\n",
        "    # Initialize a timeline for each functional unit\n",
        "    timeline = {unit: [' '] * len(updated_instructions) for unit in functional_units}\n",
        "\n",
        "    # Track the start cycle for each instruction\n",
        "    for i, instr in enumerate(updated_instructions):\n",
        "        stages = instr['stages']\n",
        "        functional_unit, _ = get_functional_unit_and_latency(stages)\n",
        "        # print(\"functional_unit : \", functional_unit)\n",
        "\n",
        "        # Format the full instruction string\n",
        "        if instr['op'] in ['LD', 'ST']:\n",
        "            instruction_str = f\"{instr['op']} {instr['dest']}, [{instr['src1']}]\"\n",
        "        elif instr['op'] == 'NOP':\n",
        "            instruction_str = \"NOP\"\n",
        "        else:\n",
        "            instruction_str = f\"{instr['op']} {instr['dest']}, {instr['src1']}, {instr['src2']}\"\n",
        "\n",
        "        if functional_unit:\n",
        "            # Place the instruction only in its corresponding functional unit\n",
        "            timeline[functional_unit][i] = instruction_str\n",
        "        else:\n",
        "            # Handle NOP instructions (display in all functional units)\n",
        "            for unit in functional_units:\n",
        "                timeline[unit][i] = instruction_str\n",
        "\n",
        "    # Determine the maximum instruction length for each functional unit\n",
        "    max_instr_lengths = {unit: 0 for unit in functional_units}\n",
        "    for unit in functional_units:\n",
        "        for i in range(len(updated_instructions)):\n",
        "            instruction = timeline[unit][i]\n",
        "            if len(instruction) > max_instr_lengths[unit]:\n",
        "                max_instr_lengths[unit] = len(instruction)\n",
        "\n",
        "    # Adjust spacing based on the number of letters in the unit name\n",
        "    for unit in functional_units:\n",
        "        if len(unit) == 3:  # 3-letter units (DIV, AND, XOR, NOT, etc.)\n",
        "            max_instr_lengths[unit] = max(max_instr_lengths[unit], 10)  # More spacing\n",
        "        elif len(unit) == 4:  # 4-letter units (FADD, FMUL, FDIV, etc.)\n",
        "            max_instr_lengths[unit] = max(max_instr_lengths[unit], 8)  # Less spacing\n",
        "        else:  # Other units (e.g., MEM)\n",
        "            max_instr_lengths[unit] = max(max_instr_lengths[unit], len(unit))\n",
        "\n",
        "    # Print the functional units horizontally at the top\n",
        "    print(\"Functional Units Execution:\")\n",
        "    print(\" \" * len(str(len(updated_instructions))) + \" |\", end=\"\")\n",
        "    for unit in functional_units:\n",
        "        print(f\" {unit:^{max_instr_lengths[unit]}} |\", end=\"\")\n",
        "    print()\n",
        "\n",
        "    # Print the instruction number and the timeline\n",
        "    for i in range(len(updated_instructions)):\n",
        "        print(f\"{i + 1:>{len(str(len(updated_instructions)))}} |\", end=\"\")\n",
        "        for unit in functional_units:\n",
        "            stage = timeline[unit][i]\n",
        "            print(f\" {stage:^{max_instr_lengths[unit]}} |\", end=\"\")\n",
        "        print()\n",
        "\n",
        "def calculate_total_cycles(instructions):\n",
        "    max_cycle = 0\n",
        "    for i, instr in enumerate(instructions):\n",
        "        current_cycle = i  # Start at issue cycle\n",
        "\n",
        "        # IF stage\n",
        "        current_cycle += 1\n",
        "\n",
        "        # ID stage\n",
        "        current_cycle += 1\n",
        "\n",
        "        # Wait cycles (if any)\n",
        "        current_cycle += instr.get('wait_cycles', 0)\n",
        "\n",
        "        # Execution stages (everything except IF/ID/WB)\n",
        "        for stage, latency in instr['stages'].items():\n",
        "            if stage not in ['IF', 'ID', 'WB']:\n",
        "                current_cycle += latency\n",
        "\n",
        "        # WB stage\n",
        "        current_cycle += 1\n",
        "\n",
        "        max_cycle = max(max_cycle, current_cycle)\n",
        "\n",
        "    return max_cycle\n",
        "\n",
        "def handle_wb_conflicts(instructions):\n",
        "    # Calculate initial WB cycles\n",
        "    for i, instr in enumerate(instructions):\n",
        "        if instr['op'] == 'NOP':\n",
        "            continue\n",
        "\n",
        "        cycle = i + 1  # IF\n",
        "        cycle += 1      # ID\n",
        "        cycle += instr.get('wait_cycles', 0)\n",
        "\n",
        "        for stage, latency in instr['stages'].items():\n",
        "            if stage not in ['IF', 'ID', 'WB']:\n",
        "                cycle += latency\n",
        "\n",
        "        instr['_wb_cycle'] = cycle + 1  # WB stage\n",
        "\n",
        "    # We need multiple passes to catch all conflicts\n",
        "    changed = True\n",
        "    while changed:\n",
        "        changed = False\n",
        "        wb_schedule = {}\n",
        "\n",
        "        # Build schedule and detect conflicts\n",
        "        for i, instr in enumerate(instructions):\n",
        "            if instr['op'] == 'NOP':\n",
        "                continue\n",
        "\n",
        "            wb_cycle = instr['_wb_cycle']\n",
        "\n",
        "            # Check if this WB cycle is already occupied\n",
        "            if wb_cycle in wb_schedule:\n",
        "                print(f\"WB conflict detected: I{wb_schedule[wb_cycle]+1} and I{i+1} both WB at cycle {wb_cycle}\")\n",
        "\n",
        "                # Add wait cycles to current instruction\n",
        "                needed_waits = 1\n",
        "                instr['wait_cycles'] = instr.get('wait_cycles', 0) + needed_waits\n",
        "\n",
        "                # Recalculate WB cycle\n",
        "                new_cycle = i + 1 + 1 + instr.get('wait_cycles', 0)\n",
        "                for stage, latency in instr['stages'].items():\n",
        "                    if stage not in ['IF', 'ID', 'WB']:\n",
        "                        new_cycle += latency\n",
        "                instr['_wb_cycle'] = new_cycle + 1\n",
        "\n",
        "                print(f\"  Added {needed_waits} wait cycles to I{i+1}, new WB at {instr['_wb_cycle']}\")\n",
        "                changed = True\n",
        "                break\n",
        "            else:\n",
        "                wb_schedule[wb_cycle] = i\n",
        "\n",
        "    return instructions\n",
        "\n",
        "from collections import defaultdict, deque\n",
        "\n",
        "def handle_reservation_stations(instructions, total_cycles):\n",
        "    # Initialize available reservation stations\n",
        "    available_rs = rs_limits.copy()\n",
        "\n",
        "    # Create separate queues for each functional unit type\n",
        "    rs_queues = defaultdict(deque)\n",
        "\n",
        "    # Track when each instruction acquires and releases reservation stations\n",
        "    rs_events = []\n",
        "\n",
        "    for cycle in range(total_cycles):\n",
        "        print(f\"\\nCycle {cycle + 1}:\")\n",
        "\n",
        "        # First, release reservation stations for instructions that are done\n",
        "        for i, instr in enumerate(instructions):\n",
        "            # Check if instruction has reached its RS release cycle\n",
        "            if (i + 2 + instr.get('wait_cycles', 0)) == cycle:\n",
        "                functional_unit = instr.get('functional_unit', None)\n",
        "                if functional_unit and 'rs_acquired' in instr:\n",
        "                    # Release the reservation station\n",
        "                    available_rs[functional_unit] += 1\n",
        "                    print(f\"  Released RS for {functional_unit}. Now available: {available_rs[functional_unit]}/{rs_limits[functional_unit]}\")\n",
        "\n",
        "                    # Check if there are instructions waiting in this unit's queue\n",
        "                    if rs_queues[functional_unit]:\n",
        "                        # Pop the next instruction from the queue\n",
        "                        queued_instr_idx = rs_queues[functional_unit].popleft()\n",
        "                        queued_instr = instructions[queued_instr_idx]\n",
        "\n",
        "                        # Acquire RS for the queued instruction\n",
        "                        available_rs[functional_unit] -= 1\n",
        "                        queued_instr['rs_acquired'] = True\n",
        "                        queued_instr['rs_acquired_cycle'] = cycle\n",
        "                        print(f\"  Popped instruction {queued_instr_idx+1} from {functional_unit} queue\")\n",
        "                        print(f\"  Instruction {queued_instr_idx+1} acquired {functional_unit} RS. Now available: {available_rs[functional_unit]}/{rs_limits[functional_unit]}\")\n",
        "\n",
        "        # Then, try to acquire reservation stations for instructions reaching RS stage\n",
        "        for i, instr in enumerate(instructions):\n",
        "            # Only check instructions that are at cycle i+2 (after IF and ID)\n",
        "            if (i + 2) != cycle:\n",
        "                continue\n",
        "\n",
        "            if instr['op'] == 'NOP':\n",
        "                continue  # NOP doesn't need reservation station\n",
        "\n",
        "            functional_unit = instr.get('functional_unit', None)\n",
        "            if not functional_unit:\n",
        "                continue  # Skip if no functional unit (shouldn't happen)\n",
        "\n",
        "            # Only need RS if instruction has wait cycles\n",
        "            if 'wait_cycles' in instr and instr['wait_cycles'] > 0:\n",
        "                if available_rs[functional_unit] > 0:\n",
        "                    # Acquire the reservation station\n",
        "                    available_rs[functional_unit] -= 1\n",
        "                    instr['rs_acquired'] = True\n",
        "                    instr['rs_acquired_cycle'] = cycle\n",
        "                    print(f\"  Instruction {i+1} acquired {functional_unit} RS. Now available: {available_rs[functional_unit]}/{rs_limits[functional_unit]}\")\n",
        "                else:\n",
        "                    # Push to the appropriate queue\n",
        "                    rs_queues[functional_unit].append(i)\n",
        "                    print(f\"  {functional_unit} RS full! Instruction {i+1} pushed to {functional_unit} queue\")\n",
        "\n",
        "    # Print final status\n",
        "    print(\"\\nFinal Reservation Station Status:\")\n",
        "    for unit, limit in rs_limits.items():\n",
        "        print(f\"{unit}: {available_rs[unit]}/{limit} available\")\n",
        "\n",
        "    print(\"\\nFinal Queue Status:\")\n",
        "    for unit, queue in rs_queues.items():\n",
        "        if queue:\n",
        "            print(f\"{unit} queue: [{' '.join(f'I{idx+1}' for idx in queue)}]\")\n",
        "        else:\n",
        "            print(f\"{unit} queue: empty\")\n",
        "\n",
        "# Function to handle structural and raw hazards\n",
        "def handle_hazards(instructions):\n",
        "    updated_instructions = []\n",
        "    total_cycles = 0\n",
        "\n",
        "    for i, instruction in enumerate(instructions):\n",
        "        if i > 0:\n",
        "            curr_instr = instructions[i]\n",
        "            curr_func_unit, curr_func_latency = get_functional_unit_and_latency(curr_instr['stages'])\n",
        "\n",
        "            curr_instr['functional_unit'] = curr_func_unit\n",
        "\n",
        "            # Track wait cycles for structural and RAW hazards\n",
        "            structural_wait = 0\n",
        "\n",
        "            # Check for structural hazards (same functional unit)\n",
        "            for j in range(i - 1, -1, -1):\n",
        "                prev_instr = instructions[j]\n",
        "                prev_func_unit, prev_func_latency = get_functional_unit_and_latency(prev_instr['stages'])\n",
        "\n",
        "                # Structural hazard: Same functional unit\n",
        "                if prev_func_unit is not None and curr_func_unit == prev_func_unit:\n",
        "                    # Calculate the number of wait cycles needed\n",
        "                    structural_wait = max(structural_wait, (j - i + sum(prev_instr['stages'].values()) - 3)) + prev_instr.get('wait_cycles', 0)  # 3 for IF, ID and WB\n",
        "                    # wait_cycles = max(wait_cycles, structural_wait)\n",
        "                    break  # Stop after finding the first conflict\n",
        "\n",
        "            # Check for RAW hazards (data dependencies)\n",
        "            raw_wait = 0\n",
        "            curr_registers = []\n",
        "            if 'src1' in curr_instr and curr_instr['src1'] is not None:\n",
        "                curr_registers.append(curr_instr['src1'])\n",
        "            if 'src2' in curr_instr and curr_instr['src2'] is not None:\n",
        "                curr_registers.append(curr_instr['src2'])\n",
        "            if 'dest' in curr_instr and curr_instr['dest'] is not None and curr_instr['op'] == 'ST':\n",
        "                curr_registers.append(curr_instr['dest'])\n",
        "\n",
        "            for j in range(i - 1, -1, -1):\n",
        "                prev_instr = instructions[j]\n",
        "                # Check if the previous instruction writes to a register used by the current instruction\n",
        "                if 'dest' in prev_instr and prev_instr['dest'] is not None and prev_instr['op'] != 'ST':\n",
        "                    prev_dest_register = prev_instr['dest']\n",
        "                    if prev_dest_register in curr_registers:\n",
        "                        # Calculate the number of wait cycles needed\n",
        "                        raw_wait = max(raw_wait, (j + sum(prev_instr['stages'].values())) - (i + 2)) + prev_instr.get('wait_cycles', 0)  # 2 for IF and ID\n",
        "                        # wait_cycles = max(wait_cycles, raw_wait)\n",
        "                        break\n",
        "\n",
        "            # Add wait cycles to the current instruction\n",
        "            # if wait_cycles > 0:\n",
        "            #     if 'wait_cycles' not in curr_instr:\n",
        "            #         curr_instr['wait_cycles'] = 0\n",
        "            #     curr_instr['wait_cycles'] += wait_cycles\n",
        "            if structural_wait >= raw_wait:\n",
        "                # if 'wait_cycles' not in curr_instr:\n",
        "                #     curr_instr['wait_cycles'] = 0\n",
        "                curr_instr['wait_cycles'] = structural_wait\n",
        "                print(\"structural_wait : \", structural_wait)\n",
        "            else:\n",
        "                # if 'wait_cycles' not in curr_instr:\n",
        "                #     curr_instr['wait_cycles'] = 0\n",
        "                curr_instr['wait_cycles'] = raw_wait\n",
        "                print(\"raw_wait : \", raw_wait)\n",
        "\n",
        "            # # Structural hazard: to check WB is same for prev and curr\n",
        "            # for j in range(i - 1, -1, -1):\n",
        "            #     prev_instr = instructions[j]\n",
        "            #     if j + sum(prev_instr['stages'].values()) + prev_instr.get('wait_cycles', 0) ==\\\n",
        "            #      i + sum(curr_instr['stages'].values()) + curr_instr.get('wait_cycles', 0):\n",
        "            #       curr_instr['wait_cycles'] += 1\n",
        "            #       break\n",
        "            # for j in range(i - 1, -1, -1):\n",
        "            #     prev_instr = instructions[j]\n",
        "\n",
        "            #     # Calculate WB cycles (must recalculate each time as wait cycles may change)\n",
        "            #     prev_wb = 1 + 1 + prev_instr.get('wait_cycles', 0)  # IF + ID + waits\n",
        "            #     for stage, latency in prev_instr['stages'].items():\n",
        "            #         if stage not in ['IF', 'ID', 'WB']:\n",
        "            #             prev_wb += latency\n",
        "            #     prev_wb += j  # Add instruction index offset\n",
        "\n",
        "            #     curr_wb = 1 + 1 + curr_instr.get('wait_cycles', 0)  # IF + ID + waits\n",
        "            #     for stage, latency in curr_instr['stages'].items():\n",
        "            #         if stage not in ['IF', 'ID', 'WB']:\n",
        "            #             curr_wb += latency\n",
        "            #     curr_wb += i  # Add instruction index offset\n",
        "\n",
        "            #     if prev_wb == curr_wb:\n",
        "            #         print(f\"WB conflict detected: I{j+1} and I{i+1} both WB at cycle {curr_wb}\")\n",
        "            #         curr_instr['wait_cycles'] = curr_instr.get('wait_cycles', 0) + 1\n",
        "            #         # Immediately update current instruction's WB cycle\n",
        "            #         curr_wb += 1\n",
        "            #         break  # Only handle one conflict per instruction\n",
        "\n",
        "        # Add the current instruction\n",
        "        # updated_instructions.append(instruction)\n",
        "        print(f\"instruction : {instruction}, curr_instr['wait_cycles'] : {instruction.get('wait_cycles', 0)}\")\n",
        "\n",
        "        # Update total_cycles\n",
        "        time = sum(instruction['stages'].values())\n",
        "        total_cycles = max(i + time + instruction.get('wait_cycles', 0), total_cycles)\n",
        "\n",
        "    return instructions, total_cycles\n",
        "\n",
        "def handle_waw_and_war(updated_instructions, total_cycles):\n",
        "    # Initialize a register counter to track availability\n",
        "    register_counter = {f'R{i}': 0 for i in range(32)}  # R0 to R31\n",
        "    # register_counter = {f'R{i}': 0 for i in range(2)}  # R0 to R1\n",
        "\n",
        "    # Function to find the next available register\n",
        "    def find_available_register():\n",
        "        for reg, counter in register_counter.items():\n",
        "            if counter == 0:\n",
        "                return reg\n",
        "        return None  # No available register (should not happen in normal cases)\n",
        "\n",
        "    def find_available_register2(reg2):\n",
        "        for reg, counter in register_counter.items():\n",
        "            if counter == 0 and reg != reg2:\n",
        "                return reg\n",
        "        return None  # No available register (should not happen in normal cases)\n",
        "\n",
        "    # Iterate through instructions to handle WAW and WAR\n",
        "    i = 0\n",
        "    while i < len(updated_instructions):\n",
        "        curr_instr = updated_instructions[i]\n",
        "\n",
        "        # # Skip NOP instructions\n",
        "        # if curr_instr['op'] == 'NOP':\n",
        "        #     i += 1\n",
        "        #     continue\n",
        "\n",
        "        # Get the destination register of the current instruction\n",
        "        if 'dest' in curr_instr and curr_instr['op'] != 'ST':\n",
        "          dest_reg = curr_instr['dest']\n",
        "        else:\n",
        "          dest_reg = None\n",
        "\n",
        "        # Handle WAW (Write-After-Write) hazard\n",
        "        if dest_reg is not None:\n",
        "            new_dest_reg = None\n",
        "\n",
        "            # Check if any previous instruction reads from the destination register\n",
        "            for j in range(i - 1, -1, -1):\n",
        "                prev_instr = updated_instructions[j]\n",
        "                if ('dest' in prev_instr and prev_instr['dest'] == dest_reg and prev_instr['op'] != 'ST' and register_counter[dest_reg] != 0):\n",
        "                    # Find a new available register\n",
        "                    new_dest_reg = find_available_register()\n",
        "\n",
        "                    k = i + 1\n",
        "                    found = False\n",
        "                    while k < len(updated_instructions):\n",
        "                      subsequent_instr = updated_instructions[k]\n",
        "                      if 'src1' in subsequent_instr and subsequent_instr['src1'] == new_dest_reg:\n",
        "                          found = True\n",
        "                          break\n",
        "                      if 'src2' in subsequent_instr and subsequent_instr['src2'] == new_dest_reg:\n",
        "                          found = True\n",
        "                          break\n",
        "                      if 'dest' in subsequent_instr and subsequent_instr['op'] == 'ST' and subsequent_instr['dest'] == new_dest_reg:\n",
        "                          found = True\n",
        "                          break\n",
        "                      k+=1\n",
        "\n",
        "                    if found == True:\n",
        "                      new_dest_reg = find_available_register2(new_dest_reg)\n",
        "\n",
        "                    print(\"prev_instr : \", prev_instr)\n",
        "                    print(f\"{dest_reg} : {register_counter[dest_reg]}\")\n",
        "                    if new_dest_reg is None:\n",
        "                        print(\"Error: No available registers.\")\n",
        "                        # return updated_instructions, total_cycles\n",
        "                        return [], total_cycles\n",
        "\n",
        "                        # # No available register, find the register with the smallest counter\n",
        "                        # min_reg, min_counter = min(register_counter.items(), key=lambda x: x[1])  # Find register with smallest counter\n",
        "                        # if min_reg is None:\n",
        "                        #     print(\"Error: No registers available.\")\n",
        "                        #     return updated_instructions, total_cycles\n",
        "\n",
        "                        # # Insert NOPs equal to the smallest counter value\n",
        "                        # nops_needed = min_counter\n",
        "                        # print(\"nops_needed : \", nops_needed)\n",
        "                        # for _ in range(nops_needed):\n",
        "                        #     updated_instructions.insert(i, {'op': 'NOP', 'stages': pipeline_stages['NOP']})\n",
        "                        #     total_cycles += 1  # Increment total cycles\n",
        "\n",
        "                        # # Reset the counter for the selected register\n",
        "                        # register_counter[min_reg] = 0\n",
        "                        # new_dest_reg = min_reg\n",
        "\n",
        "                    # Update the destination register of the current instruction\n",
        "                    print(\"curr_instr before : \", curr_instr)\n",
        "                    curr_instr['dest'] = new_dest_reg\n",
        "                    print(\"curr_instr after : \", curr_instr)\n",
        "                    print(\"new_dest_reg : \", new_dest_reg)\n",
        "\n",
        "                    if new_dest_reg is not None:\n",
        "                        break\n",
        "\n",
        "            if new_dest_reg is not None:\n",
        "                k = i + 1\n",
        "                # Update subsequent instructions that use the old destination register\n",
        "                # for k in range(i + 1, len(updated_instructions)):\n",
        "                while k < len(updated_instructions):\n",
        "                    subsequent_instr = updated_instructions[k]\n",
        "                    if 'src1' in subsequent_instr and subsequent_instr['src1'] == dest_reg:\n",
        "                        subsequent_instr['src1'] = new_dest_reg\n",
        "                        print(\"subsequent_instr : \", subsequent_instr)\n",
        "                    if 'src2' in subsequent_instr and subsequent_instr['src2'] == dest_reg:\n",
        "                        subsequent_instr['src2'] = new_dest_reg\n",
        "                        print(\"subsequent_instr : \", subsequent_instr)\n",
        "                    if 'dest' in subsequent_instr and subsequent_instr['op'] == 'ST' and subsequent_instr['dest'] == dest_reg:\n",
        "                        subsequent_instr['dest'] = new_dest_reg\n",
        "                        print(\"subsequent_instr : \", subsequent_instr)\n",
        "                    if 'dest' in subsequent_instr and subsequent_instr['op'] != 'ST' and subsequent_instr['dest'] == dest_reg:\n",
        "                        break\n",
        "                    k+=1\n",
        "\n",
        "\n",
        "            # Update the register counter for the new destination register\n",
        "            if new_dest_reg is not None:\n",
        "              register_counter[new_dest_reg] = sum(curr_instr['stages'].values()) - 2  # Exclude IF and ID stages\n",
        "\n",
        "        # # Handle WAR (Write-After-Read) hazard\n",
        "        # if dest_reg is not None:\n",
        "        #     # Check if any previous instruction reads from the destination register\n",
        "        #     for j in range(i - 1, -1, -1):\n",
        "        #         prev_instr = updated_instructions[j]\n",
        "        #         if ('src1' in prev_instr and prev_instr['src1'] == dest_reg) or \\\n",
        "        #         ('src2' in prev_instr and prev_instr['src2'] == dest_reg) or \\\n",
        "        #         ('dest' in prev_instr and prev_instr['op'] == 'ST' and prev_instr['dest'] == dest_reg):\n",
        "        #             # Find a new available register\n",
        "        #             new_dest_reg = find_available_register()\n",
        "        #             if new_dest_reg is None:\n",
        "        #                 print(\"Error: No available registers.\")\n",
        "        #                 return updated_instructions, total_cycles\n",
        "\n",
        "        #             # Update the destination register of the current instruction\n",
        "        #             curr_instr['dest'] = new_dest_reg\n",
        "\n",
        "        #             # Update subsequent instructions that use the old destination register\n",
        "        #             for k in range(i + 1, len(updated_instructions)):\n",
        "        #                 subsequent_instr = updated_instructions[k]\n",
        "        #                 if 'src1' in subsequent_instr and subsequent_instr['src1'] == dest_reg:\n",
        "        #                     subsequent_instr['src1'] = new_dest_reg\n",
        "        #                 if 'src2' in subsequent_instr and subsequent_instr['src2'] == dest_reg:\n",
        "        #                     subsequent_instr['src2'] = new_dest_reg\n",
        "        #                 if 'dest' in subsequent_instr and subsequent_instr['op'] == 'ST' and subsequent_instr['dest'] == dest_reg:\n",
        "        #                     subsequent_instr['dest'] = new_dest_reg\n",
        "\n",
        "        #             # Update the register counter for the new destination register\n",
        "        #             register_counter[new_dest_reg] = sum(curr_instr['stages'].values()) - 2  # Exclude IF and ID stages\n",
        "        #             break\n",
        "\n",
        "        # # Update the register counter for the destination register\n",
        "        # if dest_reg is not None:\n",
        "        #     register_counter[dest_reg] = sum(curr_instr['stages'].values()) - 2  # Exclude IF and ID stages\n",
        "\n",
        "\n",
        "        # if 'src1' in curr_instr and curr_instr['src1'] is not None and \\\n",
        "        # curr_instr['src1'] in {'R{i}': 0 for i in range(32)} and register_counter[curr_instr['src1']] == 0:\n",
        "        #   register_counter[curr_instr['src1']] = sum(curr_instr['stages'].values()) - 2\n",
        "        # if 'src2' in curr_instr and curr_instr['src2'] is not None and register_counter[curr_instr['src2']] == 0:\n",
        "        #   register_counter[curr_instr['src2']] = sum(curr_instr['stages'].values()) - 2\n",
        "        if 'dest' in curr_instr and curr_instr['dest'] is not None and \\\n",
        "         curr_instr['op'] != 'ST' and register_counter[curr_instr['dest']] == 0:\n",
        "          register_counter[curr_instr['dest']] = sum(curr_instr['stages'].values()) - 2\n",
        "\n",
        "        # Decrement the counter for all registers at each clock cycle\n",
        "        for reg in register_counter:\n",
        "            print(f\"{reg} : {register_counter[reg]}\")\n",
        "            if register_counter[reg] > 0:\n",
        "                register_counter[reg] -= 1\n",
        "\n",
        "        i += 1\n",
        "\n",
        "    return updated_instructions, total_cycles\n",
        "\n",
        "# Function to parse assembly code\n",
        "import re\n",
        "\n",
        "def parse_assembly(assembly):\n",
        "    instructions = []\n",
        "    valid_ops = ['IADD', 'ISUB', 'IMUL', 'IDIV', 'FADD', 'FSUB', 'FMUL', 'FDIV', 'AND', 'OR', 'XOR', 'NOT', 'LD', 'ST', 'MOV', 'NOP']\n",
        "\n",
        "    for line in assembly:\n",
        "        line = line.strip()\n",
        "\n",
        "        # Skip empty lines\n",
        "        if not line:\n",
        "            continue\n",
        "\n",
        "        # Regex for arithmetic/logic instructions (e.g., IADD R1, R2, R3)\n",
        "        match_arithmetic = re.match(r'^(IADD|ISUB|IMUL|IDIV|FADD|FSUB|FMUL|FDIV|AND|OR|XOR|NOT)\\s+(R\\d+),\\s*(R\\d+),\\s*(R\\d+)$', line)\n",
        "\n",
        "        # Regex for MOV instructions (e.g., MOV R8, R7 or MOV R8, 1000)\n",
        "        match_mov = re.match(r'^(MOV)\\s+(R\\d+),\\s*(R\\d+|\\d+)$', line)\n",
        "\n",
        "        # Regex for memory instructions with register or immediate address (e.g., LD R8, [R9] or LD R8, [1000])\n",
        "        match_memory = re.match(r'^(LD|ST)\\s+(R\\d+),\\s*\\[(R\\d+|\\d+)\\]$', line)\n",
        "\n",
        "        # Regex for NOP instruction\n",
        "        match_nop = re.match(r'^NOP$', line)\n",
        "\n",
        "        # Check if the operation is valid\n",
        "        op = line.split()[0] if line else None\n",
        "        if op not in valid_ops:\n",
        "            print(f\"Error: Unknown instruction `{op}`.\")\n",
        "            return []\n",
        "\n",
        "        if match_arithmetic:\n",
        "            op = match_arithmetic.group(1)\n",
        "            dest = match_arithmetic.group(2)\n",
        "            src1 = match_arithmetic.group(3)\n",
        "            src2 = match_arithmetic.group(4)\n",
        "\n",
        "            # Check if registers are valid (R0 to R31)\n",
        "            if not (0 <= int(dest[1:]) <= 31):\n",
        "                print(f\"Error: Invalid register name `{dest}`.\")\n",
        "                return []\n",
        "            if not (0 <= int(src1[1:]) <= 31):\n",
        "                print(f\"Error: Invalid register name `{src1}`.\")\n",
        "                return []\n",
        "            if not (0 <= int(src2[1:]) <= 31):\n",
        "                print(f\"Error: Invalid register name `{src2}`.\")\n",
        "                return []\n",
        "\n",
        "            instructions.append({'op': op, 'dest': dest, 'src1': src1, 'src2': src2, 'stages': pipeline_stages[op]})\n",
        "\n",
        "        elif match_mov:\n",
        "            op = match_mov.group(1)\n",
        "            dest = match_mov.group(2)\n",
        "            src1 = match_mov.group(3)\n",
        "\n",
        "            # Check if destination register is valid (R0 to R31)\n",
        "            if not (0 <= int(dest[1:]) <= 31):\n",
        "                print(f\"Error: Invalid register name `{dest}`.\")\n",
        "                return []\n",
        "\n",
        "            # Check if source is a register and valid (R0 to R31)\n",
        "            if src1.startswith('R') and not (0 <= int(src1[1:]) <= 31):\n",
        "                print(f\"Error: Invalid register name `{src1}`.\")\n",
        "                return []\n",
        "\n",
        "            instructions.append({'op': op, 'dest': dest, 'src1': src1, 'src2': None, 'stages': pipeline_stages[op]})\n",
        "\n",
        "        elif match_memory:\n",
        "            op = match_memory.group(1)\n",
        "            dest = match_memory.group(2)\n",
        "            src1 = match_memory.group(3)\n",
        "\n",
        "            # Check if destination register is valid (R0 to R31)\n",
        "            if not (0 <= int(dest[1:]) <= 31):\n",
        "                print(f\"Error: Invalid register name `{dest}`.\")\n",
        "                return []\n",
        "\n",
        "            # Check if source is a register and valid (R0 to R31)\n",
        "            if src1.startswith('R') and not (0 <= int(src1[1:]) <= 31):\n",
        "                print(f\"Error: Invalid register name `{src1}`.\")\n",
        "                return []\n",
        "\n",
        "            instructions.append({'op': op, 'dest': dest, 'src1': src1, 'src2': None, 'stages': pipeline_stages[op]})\n",
        "\n",
        "        elif match_nop:\n",
        "            instructions.append({'op': 'NOP', 'dest': None, 'src1': None, 'src2': None, 'stages': pipeline_stages['NOP']})\n",
        "\n",
        "        else:\n",
        "            # If the line doesn't match any regex, it's an unknown instruction\n",
        "            print(f\"Error: Unknown instruction `{line.split()[0]}`.\")\n",
        "            return []\n",
        "\n",
        "    return instructions\n",
        "\n",
        "# Main function\n",
        "def main():\n",
        "    # assembly_code = [\n",
        "    #     \"IADD R1, R2, R3\",\n",
        "    #     \"IMUL R4, R5, R6\",\n",
        "    #     \"LD R7, [R8]\",\n",
        "    #     \"ST R9, [R10]\",\n",
        "    #     \"FADD R11, R12, R13\",\n",
        "    #     \"FMUL R14, R15, R16\"\n",
        "    # ]\n",
        "\n",
        "    # assembly_code = [\n",
        "    #     \"IADD R1, R2, R3\",\n",
        "    #     \"IMUL R4, R5, R6\",\n",
        "    #     \"LD R7, [R8]\",\n",
        "    #     \"ST R9, [R10]\",\n",
        "    #     \"FADD R11, R12, R13\",\n",
        "    #     \"FADD R14, R15, R16\"\n",
        "    # ]\n",
        "\n",
        "    # assembly_code = [\n",
        "    #     \"IADD R1, R2, R3\",\n",
        "    #     \"IMUL R4, R5, R6\",\n",
        "    #     \"LD R7, [R8]\",\n",
        "    #     \"ST R9, [R10]\",\n",
        "    #     \"FADD R11, R12, R13\",\n",
        "    #     \"FADD R14, R15, R16\",\n",
        "    #     \"FADD R17, R18, R19\"\n",
        "    # ]\n",
        "\n",
        "    # assembly_code = [\n",
        "    #     \"IADD R1, R2, R3\",\n",
        "    #     \"FDIV R4, R5, R6\",\n",
        "    #     \"LD R7, [R8]\",\n",
        "    #     \"ST R9, [R10]\",\n",
        "    #     \"FADD R11, R12, R13\",\n",
        "    #     \"FADD R14, R15, R16\",\n",
        "    #     \"FADD R17, R18, R19\"\n",
        "    # ]\n",
        "\n",
        "    # assembly_code = [\n",
        "    #     \"IADD R1, R2, R3\",\n",
        "    #     \"IMUL R4, R5, R6\",\n",
        "    #     \"IADD R7, R8, R9\"\n",
        "    # ]\n",
        "\n",
        "    # assembly_code = [\n",
        "    #     \"IADD R1, R2, R3\",\n",
        "    #     \"IMUL R4, R5, R6\",\n",
        "    #     \"IADD R7, R8, R9\",\n",
        "    #     \"IADD R10, R11, R12\"\n",
        "    # ]\n",
        "\n",
        "    # assembly_code = [\n",
        "    #     \"LD R7, [1000]\",\n",
        "    #     \"IADD R1, R2, R3\",\n",
        "    #     \"FMUL R4, R5, R6\",\n",
        "    #     \"IADD R7, R8, R9\",\n",
        "    #     \"IADD R10, R11, R12\"\n",
        "    # ]\n",
        "\n",
        "    # assembly_code = [\n",
        "    #     \"LD R2, [1000]\",\n",
        "    #     \"LD R3, [2000]\",\n",
        "    #     \"IADD R1, R2, R3\",\n",
        "    #     \"LD R2, [3000]\",\n",
        "    #     \"IADD R4, R1, R2\",\n",
        "    #     \"IADD R4, R4, R1\",\n",
        "    #     \"IADD R4, R5, R6\"\n",
        "    # ]\n",
        "\n",
        "    # assembly_code = [\n",
        "    #     \"IADD R1, R2, R3\",\n",
        "    #     \"ISUB R1, R1, R2\"\n",
        "    # ]\n",
        "\n",
        "    # assembly_code = [\n",
        "    #     \"IADD R1, R2, R3\",\n",
        "    #     \"ISUB R1, R4, R2\"\n",
        "    # ]\n",
        "\n",
        "    # assembly_code = [\n",
        "    #     \"IDIV R3, R1, R3\",\n",
        "    #     \"IADD R1, R2, R3\",\n",
        "    #     \"ISUB R1, R4, R3\"\n",
        "    # ]\n",
        "\n",
        "    # assembly_code = [\n",
        "    #     \"IADD R1, R2, R3\",\n",
        "    #     \"IDIV R3, R1, R3\",\n",
        "    #     \"ISUB R1, R4, R3\"\n",
        "    # ]\n",
        "\n",
        "    # assembly_code = [\n",
        "    #     \"IDIV R3, R1, R3\",\n",
        "    #     \"IMUL R1, R2, R4\",\n",
        "    #     \"ISUB R6, R4, R5\"\n",
        "    # ]\n",
        "\n",
        "    # assembly_code = [\n",
        "    #     \"LD R2, [1000]\",\n",
        "    #     \"LD R3, [2000]\",\n",
        "    #     \"IADD R1, R2, R3\",\n",
        "    #     \"LD R2, [3000]\",\n",
        "    #     \"IADD R4, R1, R2\",\n",
        "    #     \"IADD R4, R4, R1\",\n",
        "    #     \"IADD R4, R5, R6\",\n",
        "    #     \"ST R4, [3000]\",\n",
        "    #     \"ST R4, [4000]\",\n",
        "    #     \"IADD R4, R5, R7\",\n",
        "    #     \"ST R4, [5000]\"\n",
        "    # ]\n",
        "\n",
        "    # assembly_code = [\n",
        "    #     \"LD R0, [1000]\",\n",
        "    #     \"LD R1, [2000]\",\n",
        "    #     \"IADD R1, R1, R0\",\n",
        "    #     \"IMUL R1, R0, R0\",\n",
        "    #     \"IADD R1, R0, R0\"\n",
        "    # ]\n",
        "\n",
        "    # assembly_code = [\n",
        "    #     \"LD R0, [1000]\",\n",
        "    #     \"LD R1, [2000]\",\n",
        "    #     \"IADD R1, R1, R0\",\n",
        "    #     \"IMUL R1, R0, R0\",\n",
        "    #     \"IDIV R1, R0, R0\"\n",
        "    # ]\n",
        "\n",
        "    # # calculator program\n",
        "    # assembly_code = [\n",
        "    #     \"LD R1, [1000]\",\n",
        "    #     \"LD R2, [2000]\",\n",
        "    #     \"IADD R3, R1, R2\",\n",
        "    #     \"ST R3, [3000]\",\n",
        "    #     \"ISUB R3, R1, R2\",\n",
        "    #     \"ST R3, [4000]\",\n",
        "    #     \"IMUL R3, R1, R2\",\n",
        "    #     \"ST R3, [5000]\",\n",
        "    #     \"IDIV R3, R1, R2\",\n",
        "    #     \"ST R3, [6000]\"\n",
        "    # ]\n",
        "\n",
        "    # assembly_code = [\n",
        "    #     \"LD R1, [1000]\",\n",
        "    #     \"LD R2, [2000]\",\n",
        "    #     \"IADD R3, R1, R2\",\n",
        "    #     \"ISUB R4, R1, R2\",\n",
        "    #     \"IADD R4, R4, R2\",\n",
        "    #     \"IMUL R5, R1, R2\",\n",
        "    #     \"IDIV R6, R1, R2\",\n",
        "    #     \"ST R3, [3000]\",\n",
        "    #     \"ST R4, [4000]\",\n",
        "    #     \"ST R5, [5000]\",\n",
        "    #     \"ST R6, [6000]\"\n",
        "    # ]\n",
        "\n",
        "    assembly_code = [\n",
        "        \"LD R1, [1000]\",\n",
        "        \"LD R2, [1001]\",\n",
        "        \"IADD R3, R2, R1\",\n",
        "        \"IMUL R4, R2, R1\",\n",
        "        \"IADD R5, R3, R4\",\n",
        "        \"ST R3, [1002]\",\n",
        "        \"ST R4, [1003]\",\n",
        "        \"ST R5, [1004]\",\n",
        "        \"LD R6, [1005]\",\n",
        "        \"LD R7, [1006]\",\n",
        "        \"FADD R8, R6, R7\",\n",
        "        \"FMUL R9, R8, R6\",\n",
        "        \"FADD R10, R8, R9\",\n",
        "        \"FMUL R11, R8, R10\",\n",
        "        \"FMUL R8, R11, R10\",\n",
        "        \"AND R9, R8, R11\",\n",
        "        \"OR R12, R8, R11\",\n",
        "        \"ST R8, [1007]\",\n",
        "        \"ST R9, [1008]\",\n",
        "        \"ST R10, [1009]\",\n",
        "        \"ST R11, [1010]\",\n",
        "        \"ST R12, [1011]\"\n",
        "    ]\n",
        "\n",
        "    # assembly_code = [\n",
        "    #     \"LD R1, [1000]\",\n",
        "    #     \"LD R2, [2000]\",\n",
        "    #     \"IADD R3, R1, R2\",\n",
        "    #     \"ST R3, [3000]\",\n",
        "    #     \"ISUB R4, R1, R2\",\n",
        "    #     \"ST R4, [4000]\",\n",
        "    #     \"IMUL R5, R1, R2\",\n",
        "    #     \"ST R5, [5000]\",\n",
        "    #     \"IDIV R6, R1, R2\",\n",
        "    #     \"ST R6, [6000]\"\n",
        "    # ]\n",
        "\n",
        "    # # calculator program\n",
        "    # assembly_code = [\n",
        "    #     \"LD R1, [1000]\",\n",
        "    #     \"LD R2, [2000]\",\n",
        "    #     \"IADD R3, R1, R2\",\n",
        "    #     \"ISUB R4, R1, R2\",\n",
        "    #     \"IMUL R5, R1, R2\",\n",
        "    #     \"IDIV R6, R1, R2\",\n",
        "    #     \"ST R3, [3000]\",\n",
        "    #     \"ST R4, [4000]\",\n",
        "    #     \"ST R5, [5000]\",\n",
        "    #     \"ST R6, [6000]\"\n",
        "    # ]\n",
        "\n",
        "    instructions = parse_assembly(assembly_code)\n",
        "    if not instructions:\n",
        "        return\n",
        "    # updated_instructions, total_cycles = insert_nops_for_structural_hazards(instructions)\n",
        "    # updated_instructions, total_cycles = handle_raw_dependencies(updated_instructions, total_cycles)\n",
        "    # updated_instructions, total_cycles = handle_waw_and_war(updated_instructions, total_cycles)\n",
        "\n",
        "    # total_cycles = 0\n",
        "    # updated_instructions, total_cycles = insert_nops_for_structural_hazards(instructions)\n",
        "    # # updated_instructions, total_cycles = handle_raw_dependencies(updated_instructions, total_cycles)\n",
        "    # updated_instructions, total_cycles = handle_waw_and_war(updated_instructions, total_cycles)\n",
        "\n",
        "\n",
        "    updated_instructions, total_cycles = handle_hazards(instructions)\n",
        "    updated_instructions, total_cycles = handle_waw_and_war(updated_instructions, total_cycles)\n",
        "    updated_instructions = handle_wb_conflicts(updated_instructions)\n",
        "    # total_cycles = max(instr['_wb_cycle'] for instr in updated_instructions) + 1  # +1 for WB stage itself\n",
        "    total_cycles = calculate_total_cycles(updated_instructions)\n",
        "\n",
        "    if not updated_instructions:\n",
        "        print(\"Register Spill\")\n",
        "        return\n",
        "\n",
        "    print(\"Updated Code with NOPs and Register Updates:\")\n",
        "    for instr in updated_instructions:\n",
        "        if instr['op'] == 'NOP':\n",
        "            print(\"NOP\")\n",
        "        else:\n",
        "            if instr['op'] in ['LD', 'ST']:\n",
        "                print(f\"{instr['op']} {instr['dest']}, [{instr['src1']}]\")\n",
        "            else:\n",
        "                print(f\"{instr['op']} {instr['dest']}, {instr['src1']}, {instr['src2']}\")\n",
        "\n",
        "    print(f\"\\nTotal clock cycles: {total_cycles}\")\n",
        "\n",
        "\n",
        "    # for i, instr in enumerate(updated_instructions):\n",
        "    #     if instr['op'] in ['LD', 'ST']:\n",
        "    #       print(f\"Instruction {i}: {instr['stages']} : {instr['op']} {instr['dest']}, [{instr['src1']}]\")\n",
        "    #     elif instr['op'] == 'NOP':\n",
        "    #       print(f\"Instruction {i}: {instr['stages']} : {instr['op']}\")\n",
        "    #     else:\n",
        "    #       print(f\"Instruction {i}: {instr['stages']} : {instr['op']} {instr['dest']}, {instr['src1']}, {instr['src2']}\")\n",
        "    print(\" \")\n",
        "    print(\" \")\n",
        "    display_functional_units(updated_instructions, total_cycles)\n",
        "    print(\" \")\n",
        "    print(\" \")\n",
        "    display_clock_cycle_execution(updated_instructions, total_cycles)\n",
        "    # print(\" \")\n",
        "    # print(\" \")\n",
        "    # plot_pipeline_gantt(updated_instructions, total_cycles)\n",
        "\n",
        "    handle_reservation_stations(updated_instructions, total_cycles)\n",
        "    print(\" \")\n",
        "    print(\" \")\n",
        "    plot_pipeline_gantt(updated_instructions, total_cycles)\n",
        "\n",
        "if __name__ == \"__main__\":\n",
        "    main()"
      ],
      "metadata": {
        "colab": {
          "base_uri": "https://localhost:8080/",
          "height": 1000
        },
        "id": "ep_GhP8RkPj5",
        "outputId": "8825efa9-ccf1-4412-d1d3-021f02076502"
      },
      "execution_count": 3,
      "outputs": [
        {
          "output_type": "stream",
          "name": "stdout",
          "text": [
            "instruction : {'op': 'LD', 'dest': 'R1', 'src1': '1000', 'src2': None, 'stages': {'IF': 1, 'ID': 1, 'MEM': 1, 'WB': 1}}, curr_instr['wait_cycles'] : 0\n",
            "structural_wait :  0\n",
            "instruction : {'op': 'LD', 'dest': 'R2', 'src1': '1001', 'src2': None, 'stages': {'IF': 1, 'ID': 1, 'MEM': 1, 'WB': 1}, 'functional_unit': 'MEM', 'wait_cycles': 0}, curr_instr['wait_cycles'] : 0\n",
            "raw_wait :  1\n",
            "instruction : {'op': 'IADD', 'dest': 'R3', 'src1': 'R2', 'src2': 'R1', 'stages': {'IF': 1, 'ID': 1, 'ADD': 6, 'WB': 1}, 'functional_unit': 'ADD', 'wait_cycles': 1}, curr_instr['wait_cycles'] : 1\n",
            "structural_wait :  0\n",
            "instruction : {'op': 'IMUL', 'dest': 'R4', 'src1': 'R2', 'src2': 'R1', 'stages': {'IF': 1, 'ID': 1, 'MUL': 12, 'WB': 1}, 'functional_unit': 'MUL', 'wait_cycles': 0}, curr_instr['wait_cycles'] : 0\n",
            "raw_wait :  12\n",
            "instruction : {'op': 'IADD', 'dest': 'R5', 'src1': 'R3', 'src2': 'R4', 'stages': {'IF': 1, 'ID': 1, 'ADD': 6, 'WB': 1}, 'functional_unit': 'ADD', 'wait_cycles': 12}, curr_instr['wait_cycles'] : 12\n",
            "raw_wait :  5\n",
            "instruction : {'op': 'ST', 'dest': 'R3', 'src1': '1002', 'src2': None, 'stages': {'IF': 1, 'ID': 1, 'MEM': 1, 'WB': 1}, 'functional_unit': 'MEM', 'wait_cycles': 5}, curr_instr['wait_cycles'] : 5\n",
            "raw_wait :  10\n",
            "instruction : {'op': 'ST', 'dest': 'R4', 'src1': '1003', 'src2': None, 'stages': {'IF': 1, 'ID': 1, 'MEM': 1, 'WB': 1}, 'functional_unit': 'MEM', 'wait_cycles': 10}, curr_instr['wait_cycles'] : 10\n",
            "raw_wait :  16\n",
            "instruction : {'op': 'ST', 'dest': 'R5', 'src1': '1004', 'src2': None, 'stages': {'IF': 1, 'ID': 1, 'MEM': 1, 'WB': 1}, 'functional_unit': 'MEM', 'wait_cycles': 16}, curr_instr['wait_cycles'] : 16\n",
            "structural_wait :  16\n",
            "instruction : {'op': 'LD', 'dest': 'R6', 'src1': '1005', 'src2': None, 'stages': {'IF': 1, 'ID': 1, 'MEM': 1, 'WB': 1}, 'functional_unit': 'MEM', 'wait_cycles': 16}, curr_instr['wait_cycles'] : 16\n",
            "structural_wait :  16\n",
            "instruction : {'op': 'LD', 'dest': 'R7', 'src1': '1006', 'src2': None, 'stages': {'IF': 1, 'ID': 1, 'MEM': 1, 'WB': 1}, 'functional_unit': 'MEM', 'wait_cycles': 16}, curr_instr['wait_cycles'] : 16\n",
            "raw_wait :  17\n",
            "instruction : {'op': 'FADD', 'dest': 'R8', 'src1': 'R6', 'src2': 'R7', 'stages': {'IF': 1, 'ID': 1, 'FADD': 18, 'WB': 1}, 'functional_unit': 'FADD', 'wait_cycles': 17}, curr_instr['wait_cycles'] : 17\n",
            "raw_wait :  35\n",
            "instruction : {'op': 'FMUL', 'dest': 'R9', 'src1': 'R8', 'src2': 'R6', 'stages': {'IF': 1, 'ID': 1, 'FMUL': 30, 'WB': 1}, 'functional_unit': 'FMUL', 'wait_cycles': 35}, curr_instr['wait_cycles'] : 35\n",
            "raw_wait :  65\n",
            "instruction : {'op': 'FADD', 'dest': 'R10', 'src1': 'R8', 'src2': 'R9', 'stages': {'IF': 1, 'ID': 1, 'FADD': 18, 'WB': 1}, 'functional_unit': 'FADD', 'wait_cycles': 65}, curr_instr['wait_cycles'] : 65\n",
            "raw_wait :  83\n",
            "instruction : {'op': 'FMUL', 'dest': 'R11', 'src1': 'R8', 'src2': 'R10', 'stages': {'IF': 1, 'ID': 1, 'FMUL': 30, 'WB': 1}, 'functional_unit': 'FMUL', 'wait_cycles': 83}, curr_instr['wait_cycles'] : 83\n",
            "raw_wait :  113\n",
            "instruction : {'op': 'FMUL', 'dest': 'R8', 'src1': 'R11', 'src2': 'R10', 'stages': {'IF': 1, 'ID': 1, 'FMUL': 30, 'WB': 1}, 'functional_unit': 'FMUL', 'wait_cycles': 113}, curr_instr['wait_cycles'] : 113\n",
            "raw_wait :  143\n",
            "instruction : {'op': 'AND', 'dest': 'R9', 'src1': 'R8', 'src2': 'R11', 'stages': {'IF': 1, 'ID': 1, 'AND': 1, 'WB': 1}, 'functional_unit': 'AND', 'wait_cycles': 143}, curr_instr['wait_cycles'] : 143\n",
            "raw_wait :  142\n",
            "instruction : {'op': 'OR', 'dest': 'R12', 'src1': 'R8', 'src2': 'R11', 'stages': {'IF': 1, 'ID': 1, 'OR': 1, 'WB': 1}, 'functional_unit': 'OR', 'wait_cycles': 142}, curr_instr['wait_cycles'] : 142\n",
            "raw_wait :  141\n",
            "instruction : {'op': 'ST', 'dest': 'R8', 'src1': '1007', 'src2': None, 'stages': {'IF': 1, 'ID': 1, 'MEM': 1, 'WB': 1}, 'functional_unit': 'MEM', 'wait_cycles': 141}, curr_instr['wait_cycles'] : 141\n",
            "raw_wait :  143\n",
            "instruction : {'op': 'ST', 'dest': 'R9', 'src1': '1008', 'src2': None, 'stages': {'IF': 1, 'ID': 1, 'MEM': 1, 'WB': 1}, 'functional_unit': 'MEM', 'wait_cycles': 143}, curr_instr['wait_cycles'] : 143\n",
            "structural_wait :  143\n",
            "instruction : {'op': 'ST', 'dest': 'R10', 'src1': '1009', 'src2': None, 'stages': {'IF': 1, 'ID': 1, 'MEM': 1, 'WB': 1}, 'functional_unit': 'MEM', 'wait_cycles': 143}, curr_instr['wait_cycles'] : 143\n",
            "structural_wait :  143\n",
            "instruction : {'op': 'ST', 'dest': 'R11', 'src1': '1010', 'src2': None, 'stages': {'IF': 1, 'ID': 1, 'MEM': 1, 'WB': 1}, 'functional_unit': 'MEM', 'wait_cycles': 143}, curr_instr['wait_cycles'] : 143\n",
            "structural_wait :  143\n",
            "instruction : {'op': 'ST', 'dest': 'R12', 'src1': '1011', 'src2': None, 'stages': {'IF': 1, 'ID': 1, 'MEM': 1, 'WB': 1}, 'functional_unit': 'MEM', 'wait_cycles': 143}, curr_instr['wait_cycles'] : 143\n",
            "R0 : 0\n",
            "R1 : 2\n",
            "R2 : 0\n",
            "R3 : 0\n",
            "R4 : 0\n",
            "R5 : 0\n",
            "R6 : 0\n",
            "R7 : 0\n",
            "R8 : 0\n",
            "R9 : 0\n",
            "R10 : 0\n",
            "R11 : 0\n",
            "R12 : 0\n",
            "R13 : 0\n",
            "R14 : 0\n",
            "R15 : 0\n",
            "R16 : 0\n",
            "R17 : 0\n",
            "R18 : 0\n",
            "R19 : 0\n",
            "R20 : 0\n",
            "R21 : 0\n",
            "R22 : 0\n",
            "R23 : 0\n",
            "R24 : 0\n",
            "R25 : 0\n",
            "R26 : 0\n",
            "R27 : 0\n",
            "R28 : 0\n",
            "R29 : 0\n",
            "R30 : 0\n",
            "R31 : 0\n",
            "R0 : 0\n",
            "R1 : 1\n",
            "R2 : 2\n",
            "R3 : 0\n",
            "R4 : 0\n",
            "R5 : 0\n",
            "R6 : 0\n",
            "R7 : 0\n",
            "R8 : 0\n",
            "R9 : 0\n",
            "R10 : 0\n",
            "R11 : 0\n",
            "R12 : 0\n",
            "R13 : 0\n",
            "R14 : 0\n",
            "R15 : 0\n",
            "R16 : 0\n",
            "R17 : 0\n",
            "R18 : 0\n",
            "R19 : 0\n",
            "R20 : 0\n",
            "R21 : 0\n",
            "R22 : 0\n",
            "R23 : 0\n",
            "R24 : 0\n",
            "R25 : 0\n",
            "R26 : 0\n",
            "R27 : 0\n",
            "R28 : 0\n",
            "R29 : 0\n",
            "R30 : 0\n",
            "R31 : 0\n",
            "R0 : 0\n",
            "R1 : 0\n",
            "R2 : 1\n",
            "R3 : 7\n",
            "R4 : 0\n",
            "R5 : 0\n",
            "R6 : 0\n",
            "R7 : 0\n",
            "R8 : 0\n",
            "R9 : 0\n",
            "R10 : 0\n",
            "R11 : 0\n",
            "R12 : 0\n",
            "R13 : 0\n",
            "R14 : 0\n",
            "R15 : 0\n",
            "R16 : 0\n",
            "R17 : 0\n",
            "R18 : 0\n",
            "R19 : 0\n",
            "R20 : 0\n",
            "R21 : 0\n",
            "R22 : 0\n",
            "R23 : 0\n",
            "R24 : 0\n",
            "R25 : 0\n",
            "R26 : 0\n",
            "R27 : 0\n",
            "R28 : 0\n",
            "R29 : 0\n",
            "R30 : 0\n",
            "R31 : 0\n",
            "R0 : 0\n",
            "R1 : 0\n",
            "R2 : 0\n",
            "R3 : 6\n",
            "R4 : 13\n",
            "R5 : 0\n",
            "R6 : 0\n",
            "R7 : 0\n",
            "R8 : 0\n",
            "R9 : 0\n",
            "R10 : 0\n",
            "R11 : 0\n",
            "R12 : 0\n",
            "R13 : 0\n",
            "R14 : 0\n",
            "R15 : 0\n",
            "R16 : 0\n",
            "R17 : 0\n",
            "R18 : 0\n",
            "R19 : 0\n",
            "R20 : 0\n",
            "R21 : 0\n",
            "R22 : 0\n",
            "R23 : 0\n",
            "R24 : 0\n",
            "R25 : 0\n",
            "R26 : 0\n",
            "R27 : 0\n",
            "R28 : 0\n",
            "R29 : 0\n",
            "R30 : 0\n",
            "R31 : 0\n",
            "R0 : 0\n",
            "R1 : 0\n",
            "R2 : 0\n",
            "R3 : 5\n",
            "R4 : 12\n",
            "R5 : 7\n",
            "R6 : 0\n",
            "R7 : 0\n",
            "R8 : 0\n",
            "R9 : 0\n",
            "R10 : 0\n",
            "R11 : 0\n",
            "R12 : 0\n",
            "R13 : 0\n",
            "R14 : 0\n",
            "R15 : 0\n",
            "R16 : 0\n",
            "R17 : 0\n",
            "R18 : 0\n",
            "R19 : 0\n",
            "R20 : 0\n",
            "R21 : 0\n",
            "R22 : 0\n",
            "R23 : 0\n",
            "R24 : 0\n",
            "R25 : 0\n",
            "R26 : 0\n",
            "R27 : 0\n",
            "R28 : 0\n",
            "R29 : 0\n",
            "R30 : 0\n",
            "R31 : 0\n",
            "R0 : 0\n",
            "R1 : 0\n",
            "R2 : 0\n",
            "R3 : 4\n",
            "R4 : 11\n",
            "R5 : 6\n",
            "R6 : 0\n",
            "R7 : 0\n",
            "R8 : 0\n",
            "R9 : 0\n",
            "R10 : 0\n",
            "R11 : 0\n",
            "R12 : 0\n",
            "R13 : 0\n",
            "R14 : 0\n",
            "R15 : 0\n",
            "R16 : 0\n",
            "R17 : 0\n",
            "R18 : 0\n",
            "R19 : 0\n",
            "R20 : 0\n",
            "R21 : 0\n",
            "R22 : 0\n",
            "R23 : 0\n",
            "R24 : 0\n",
            "R25 : 0\n",
            "R26 : 0\n",
            "R27 : 0\n",
            "R28 : 0\n",
            "R29 : 0\n",
            "R30 : 0\n",
            "R31 : 0\n",
            "R0 : 0\n",
            "R1 : 0\n",
            "R2 : 0\n",
            "R3 : 3\n",
            "R4 : 10\n",
            "R5 : 5\n",
            "R6 : 0\n",
            "R7 : 0\n",
            "R8 : 0\n",
            "R9 : 0\n",
            "R10 : 0\n",
            "R11 : 0\n",
            "R12 : 0\n",
            "R13 : 0\n",
            "R14 : 0\n",
            "R15 : 0\n",
            "R16 : 0\n",
            "R17 : 0\n",
            "R18 : 0\n",
            "R19 : 0\n",
            "R20 : 0\n",
            "R21 : 0\n",
            "R22 : 0\n",
            "R23 : 0\n",
            "R24 : 0\n",
            "R25 : 0\n",
            "R26 : 0\n",
            "R27 : 0\n",
            "R28 : 0\n",
            "R29 : 0\n",
            "R30 : 0\n",
            "R31 : 0\n",
            "R0 : 0\n",
            "R1 : 0\n",
            "R2 : 0\n",
            "R3 : 2\n",
            "R4 : 9\n",
            "R5 : 4\n",
            "R6 : 0\n",
            "R7 : 0\n",
            "R8 : 0\n",
            "R9 : 0\n",
            "R10 : 0\n",
            "R11 : 0\n",
            "R12 : 0\n",
            "R13 : 0\n",
            "R14 : 0\n",
            "R15 : 0\n",
            "R16 : 0\n",
            "R17 : 0\n",
            "R18 : 0\n",
            "R19 : 0\n",
            "R20 : 0\n",
            "R21 : 0\n",
            "R22 : 0\n",
            "R23 : 0\n",
            "R24 : 0\n",
            "R25 : 0\n",
            "R26 : 0\n",
            "R27 : 0\n",
            "R28 : 0\n",
            "R29 : 0\n",
            "R30 : 0\n",
            "R31 : 0\n",
            "R0 : 0\n",
            "R1 : 0\n",
            "R2 : 0\n",
            "R3 : 1\n",
            "R4 : 8\n",
            "R5 : 3\n",
            "R6 : 2\n",
            "R7 : 0\n",
            "R8 : 0\n",
            "R9 : 0\n",
            "R10 : 0\n",
            "R11 : 0\n",
            "R12 : 0\n",
            "R13 : 0\n",
            "R14 : 0\n",
            "R15 : 0\n",
            "R16 : 0\n",
            "R17 : 0\n",
            "R18 : 0\n",
            "R19 : 0\n",
            "R20 : 0\n",
            "R21 : 0\n",
            "R22 : 0\n",
            "R23 : 0\n",
            "R24 : 0\n",
            "R25 : 0\n",
            "R26 : 0\n",
            "R27 : 0\n",
            "R28 : 0\n",
            "R29 : 0\n",
            "R30 : 0\n",
            "R31 : 0\n",
            "R0 : 0\n",
            "R1 : 0\n",
            "R2 : 0\n",
            "R3 : 0\n",
            "R4 : 7\n",
            "R5 : 2\n",
            "R6 : 1\n",
            "R7 : 2\n",
            "R8 : 0\n",
            "R9 : 0\n",
            "R10 : 0\n",
            "R11 : 0\n",
            "R12 : 0\n",
            "R13 : 0\n",
            "R14 : 0\n",
            "R15 : 0\n",
            "R16 : 0\n",
            "R17 : 0\n",
            "R18 : 0\n",
            "R19 : 0\n",
            "R20 : 0\n",
            "R21 : 0\n",
            "R22 : 0\n",
            "R23 : 0\n",
            "R24 : 0\n",
            "R25 : 0\n",
            "R26 : 0\n",
            "R27 : 0\n",
            "R28 : 0\n",
            "R29 : 0\n",
            "R30 : 0\n",
            "R31 : 0\n",
            "R0 : 0\n",
            "R1 : 0\n",
            "R2 : 0\n",
            "R3 : 0\n",
            "R4 : 6\n",
            "R5 : 1\n",
            "R6 : 0\n",
            "R7 : 1\n",
            "R8 : 19\n",
            "R9 : 0\n",
            "R10 : 0\n",
            "R11 : 0\n",
            "R12 : 0\n",
            "R13 : 0\n",
            "R14 : 0\n",
            "R15 : 0\n",
            "R16 : 0\n",
            "R17 : 0\n",
            "R18 : 0\n",
            "R19 : 0\n",
            "R20 : 0\n",
            "R21 : 0\n",
            "R22 : 0\n",
            "R23 : 0\n",
            "R24 : 0\n",
            "R25 : 0\n",
            "R26 : 0\n",
            "R27 : 0\n",
            "R28 : 0\n",
            "R29 : 0\n",
            "R30 : 0\n",
            "R31 : 0\n",
            "R0 : 0\n",
            "R1 : 0\n",
            "R2 : 0\n",
            "R3 : 0\n",
            "R4 : 5\n",
            "R5 : 0\n",
            "R6 : 0\n",
            "R7 : 0\n",
            "R8 : 18\n",
            "R9 : 31\n",
            "R10 : 0\n",
            "R11 : 0\n",
            "R12 : 0\n",
            "R13 : 0\n",
            "R14 : 0\n",
            "R15 : 0\n",
            "R16 : 0\n",
            "R17 : 0\n",
            "R18 : 0\n",
            "R19 : 0\n",
            "R20 : 0\n",
            "R21 : 0\n",
            "R22 : 0\n",
            "R23 : 0\n",
            "R24 : 0\n",
            "R25 : 0\n",
            "R26 : 0\n",
            "R27 : 0\n",
            "R28 : 0\n",
            "R29 : 0\n",
            "R30 : 0\n",
            "R31 : 0\n",
            "R0 : 0\n",
            "R1 : 0\n",
            "R2 : 0\n",
            "R3 : 0\n",
            "R4 : 4\n",
            "R5 : 0\n",
            "R6 : 0\n",
            "R7 : 0\n",
            "R8 : 17\n",
            "R9 : 30\n",
            "R10 : 19\n",
            "R11 : 0\n",
            "R12 : 0\n",
            "R13 : 0\n",
            "R14 : 0\n",
            "R15 : 0\n",
            "R16 : 0\n",
            "R17 : 0\n",
            "R18 : 0\n",
            "R19 : 0\n",
            "R20 : 0\n",
            "R21 : 0\n",
            "R22 : 0\n",
            "R23 : 0\n",
            "R24 : 0\n",
            "R25 : 0\n",
            "R26 : 0\n",
            "R27 : 0\n",
            "R28 : 0\n",
            "R29 : 0\n",
            "R30 : 0\n",
            "R31 : 0\n",
            "R0 : 0\n",
            "R1 : 0\n",
            "R2 : 0\n",
            "R3 : 0\n",
            "R4 : 3\n",
            "R5 : 0\n",
            "R6 : 0\n",
            "R7 : 0\n",
            "R8 : 16\n",
            "R9 : 29\n",
            "R10 : 18\n",
            "R11 : 31\n",
            "R12 : 0\n",
            "R13 : 0\n",
            "R14 : 0\n",
            "R15 : 0\n",
            "R16 : 0\n",
            "R17 : 0\n",
            "R18 : 0\n",
            "R19 : 0\n",
            "R20 : 0\n",
            "R21 : 0\n",
            "R22 : 0\n",
            "R23 : 0\n",
            "R24 : 0\n",
            "R25 : 0\n",
            "R26 : 0\n",
            "R27 : 0\n",
            "R28 : 0\n",
            "R29 : 0\n",
            "R30 : 0\n",
            "R31 : 0\n",
            "prev_instr :  {'op': 'FADD', 'dest': 'R8', 'src1': 'R6', 'src2': 'R7', 'stages': {'IF': 1, 'ID': 1, 'FADD': 18, 'WB': 1}, 'functional_unit': 'FADD', 'wait_cycles': 17}\n",
            "R8 : 15\n",
            "curr_instr before :  {'op': 'FMUL', 'dest': 'R8', 'src1': 'R11', 'src2': 'R10', 'stages': {'IF': 1, 'ID': 1, 'FMUL': 30, 'WB': 1}, 'functional_unit': 'FMUL', 'wait_cycles': 113}\n",
            "curr_instr after :  {'op': 'FMUL', 'dest': 'R0', 'src1': 'R11', 'src2': 'R10', 'stages': {'IF': 1, 'ID': 1, 'FMUL': 30, 'WB': 1}, 'functional_unit': 'FMUL', 'wait_cycles': 113}\n",
            "new_dest_reg :  R0\n",
            "subsequent_instr :  {'op': 'AND', 'dest': 'R9', 'src1': 'R0', 'src2': 'R11', 'stages': {'IF': 1, 'ID': 1, 'AND': 1, 'WB': 1}, 'functional_unit': 'AND', 'wait_cycles': 143}\n",
            "subsequent_instr :  {'op': 'OR', 'dest': 'R12', 'src1': 'R0', 'src2': 'R11', 'stages': {'IF': 1, 'ID': 1, 'OR': 1, 'WB': 1}, 'functional_unit': 'OR', 'wait_cycles': 142}\n",
            "subsequent_instr :  {'op': 'ST', 'dest': 'R0', 'src1': '1007', 'src2': None, 'stages': {'IF': 1, 'ID': 1, 'MEM': 1, 'WB': 1}, 'functional_unit': 'MEM', 'wait_cycles': 141}\n",
            "R0 : 31\n",
            "R1 : 0\n",
            "R2 : 0\n",
            "R3 : 0\n",
            "R4 : 2\n",
            "R5 : 0\n",
            "R6 : 0\n",
            "R7 : 0\n",
            "R8 : 15\n",
            "R9 : 28\n",
            "R10 : 17\n",
            "R11 : 30\n",
            "R12 : 0\n",
            "R13 : 0\n",
            "R14 : 0\n",
            "R15 : 0\n",
            "R16 : 0\n",
            "R17 : 0\n",
            "R18 : 0\n",
            "R19 : 0\n",
            "R20 : 0\n",
            "R21 : 0\n",
            "R22 : 0\n",
            "R23 : 0\n",
            "R24 : 0\n",
            "R25 : 0\n",
            "R26 : 0\n",
            "R27 : 0\n",
            "R28 : 0\n",
            "R29 : 0\n",
            "R30 : 0\n",
            "R31 : 0\n",
            "prev_instr :  {'op': 'FMUL', 'dest': 'R9', 'src1': 'R8', 'src2': 'R6', 'stages': {'IF': 1, 'ID': 1, 'FMUL': 30, 'WB': 1}, 'functional_unit': 'FMUL', 'wait_cycles': 35}\n",
            "R9 : 27\n",
            "curr_instr before :  {'op': 'AND', 'dest': 'R9', 'src1': 'R0', 'src2': 'R11', 'stages': {'IF': 1, 'ID': 1, 'AND': 1, 'WB': 1}, 'functional_unit': 'AND', 'wait_cycles': 143}\n",
            "curr_instr after :  {'op': 'AND', 'dest': 'R1', 'src1': 'R0', 'src2': 'R11', 'stages': {'IF': 1, 'ID': 1, 'AND': 1, 'WB': 1}, 'functional_unit': 'AND', 'wait_cycles': 143}\n",
            "new_dest_reg :  R1\n",
            "subsequent_instr :  {'op': 'ST', 'dest': 'R1', 'src1': '1008', 'src2': None, 'stages': {'IF': 1, 'ID': 1, 'MEM': 1, 'WB': 1}, 'functional_unit': 'MEM', 'wait_cycles': 143}\n",
            "R0 : 30\n",
            "R1 : 2\n",
            "R2 : 0\n",
            "R3 : 0\n",
            "R4 : 1\n",
            "R5 : 0\n",
            "R6 : 0\n",
            "R7 : 0\n",
            "R8 : 14\n",
            "R9 : 27\n",
            "R10 : 16\n",
            "R11 : 29\n",
            "R12 : 0\n",
            "R13 : 0\n",
            "R14 : 0\n",
            "R15 : 0\n",
            "R16 : 0\n",
            "R17 : 0\n",
            "R18 : 0\n",
            "R19 : 0\n",
            "R20 : 0\n",
            "R21 : 0\n",
            "R22 : 0\n",
            "R23 : 0\n",
            "R24 : 0\n",
            "R25 : 0\n",
            "R26 : 0\n",
            "R27 : 0\n",
            "R28 : 0\n",
            "R29 : 0\n",
            "R30 : 0\n",
            "R31 : 0\n",
            "R0 : 29\n",
            "R1 : 1\n",
            "R2 : 0\n",
            "R3 : 0\n",
            "R4 : 0\n",
            "R5 : 0\n",
            "R6 : 0\n",
            "R7 : 0\n",
            "R8 : 13\n",
            "R9 : 26\n",
            "R10 : 15\n",
            "R11 : 28\n",
            "R12 : 2\n",
            "R13 : 0\n",
            "R14 : 0\n",
            "R15 : 0\n",
            "R16 : 0\n",
            "R17 : 0\n",
            "R18 : 0\n",
            "R19 : 0\n",
            "R20 : 0\n",
            "R21 : 0\n",
            "R22 : 0\n",
            "R23 : 0\n",
            "R24 : 0\n",
            "R25 : 0\n",
            "R26 : 0\n",
            "R27 : 0\n",
            "R28 : 0\n",
            "R29 : 0\n",
            "R30 : 0\n",
            "R31 : 0\n",
            "R0 : 28\n",
            "R1 : 0\n",
            "R2 : 0\n",
            "R3 : 0\n",
            "R4 : 0\n",
            "R5 : 0\n",
            "R6 : 0\n",
            "R7 : 0\n",
            "R8 : 12\n",
            "R9 : 25\n",
            "R10 : 14\n",
            "R11 : 27\n",
            "R12 : 1\n",
            "R13 : 0\n",
            "R14 : 0\n",
            "R15 : 0\n",
            "R16 : 0\n",
            "R17 : 0\n",
            "R18 : 0\n",
            "R19 : 0\n",
            "R20 : 0\n",
            "R21 : 0\n",
            "R22 : 0\n",
            "R23 : 0\n",
            "R24 : 0\n",
            "R25 : 0\n",
            "R26 : 0\n",
            "R27 : 0\n",
            "R28 : 0\n",
            "R29 : 0\n",
            "R30 : 0\n",
            "R31 : 0\n",
            "R0 : 27\n",
            "R1 : 0\n",
            "R2 : 0\n",
            "R3 : 0\n",
            "R4 : 0\n",
            "R5 : 0\n",
            "R6 : 0\n",
            "R7 : 0\n",
            "R8 : 11\n",
            "R9 : 24\n",
            "R10 : 13\n",
            "R11 : 26\n",
            "R12 : 0\n",
            "R13 : 0\n",
            "R14 : 0\n",
            "R15 : 0\n",
            "R16 : 0\n",
            "R17 : 0\n",
            "R18 : 0\n",
            "R19 : 0\n",
            "R20 : 0\n",
            "R21 : 0\n",
            "R22 : 0\n",
            "R23 : 0\n",
            "R24 : 0\n",
            "R25 : 0\n",
            "R26 : 0\n",
            "R27 : 0\n",
            "R28 : 0\n",
            "R29 : 0\n",
            "R30 : 0\n",
            "R31 : 0\n",
            "R0 : 26\n",
            "R1 : 0\n",
            "R2 : 0\n",
            "R3 : 0\n",
            "R4 : 0\n",
            "R5 : 0\n",
            "R6 : 0\n",
            "R7 : 0\n",
            "R8 : 10\n",
            "R9 : 23\n",
            "R10 : 12\n",
            "R11 : 25\n",
            "R12 : 0\n",
            "R13 : 0\n",
            "R14 : 0\n",
            "R15 : 0\n",
            "R16 : 0\n",
            "R17 : 0\n",
            "R18 : 0\n",
            "R19 : 0\n",
            "R20 : 0\n",
            "R21 : 0\n",
            "R22 : 0\n",
            "R23 : 0\n",
            "R24 : 0\n",
            "R25 : 0\n",
            "R26 : 0\n",
            "R27 : 0\n",
            "R28 : 0\n",
            "R29 : 0\n",
            "R30 : 0\n",
            "R31 : 0\n",
            "R0 : 25\n",
            "R1 : 0\n",
            "R2 : 0\n",
            "R3 : 0\n",
            "R4 : 0\n",
            "R5 : 0\n",
            "R6 : 0\n",
            "R7 : 0\n",
            "R8 : 9\n",
            "R9 : 22\n",
            "R10 : 11\n",
            "R11 : 24\n",
            "R12 : 0\n",
            "R13 : 0\n",
            "R14 : 0\n",
            "R15 : 0\n",
            "R16 : 0\n",
            "R17 : 0\n",
            "R18 : 0\n",
            "R19 : 0\n",
            "R20 : 0\n",
            "R21 : 0\n",
            "R22 : 0\n",
            "R23 : 0\n",
            "R24 : 0\n",
            "R25 : 0\n",
            "R26 : 0\n",
            "R27 : 0\n",
            "R28 : 0\n",
            "R29 : 0\n",
            "R30 : 0\n",
            "R31 : 0\n",
            "R0 : 24\n",
            "R1 : 0\n",
            "R2 : 0\n",
            "R3 : 0\n",
            "R4 : 0\n",
            "R5 : 0\n",
            "R6 : 0\n",
            "R7 : 0\n",
            "R8 : 8\n",
            "R9 : 21\n",
            "R10 : 10\n",
            "R11 : 23\n",
            "R12 : 0\n",
            "R13 : 0\n",
            "R14 : 0\n",
            "R15 : 0\n",
            "R16 : 0\n",
            "R17 : 0\n",
            "R18 : 0\n",
            "R19 : 0\n",
            "R20 : 0\n",
            "R21 : 0\n",
            "R22 : 0\n",
            "R23 : 0\n",
            "R24 : 0\n",
            "R25 : 0\n",
            "R26 : 0\n",
            "R27 : 0\n",
            "R28 : 0\n",
            "R29 : 0\n",
            "R30 : 0\n",
            "R31 : 0\n",
            "WB conflict detected: I16 and I17 both WB at cycle 162\n",
            "  Added 1 wait cycles to I17, new WB at 163\n",
            "WB conflict detected: I16 and I18 both WB at cycle 162\n",
            "  Added 1 wait cycles to I18, new WB at 163\n",
            "WB conflict detected: I17 and I18 both WB at cycle 163\n",
            "  Added 1 wait cycles to I18, new WB at 164\n",
            "Updated Code with NOPs and Register Updates:\n",
            "LD R1, [1000]\n",
            "LD R2, [1001]\n",
            "IADD R3, R2, R1\n",
            "IMUL R4, R2, R1\n",
            "IADD R5, R3, R4\n",
            "ST R3, [1002]\n",
            "ST R4, [1003]\n",
            "ST R5, [1004]\n",
            "LD R6, [1005]\n",
            "LD R7, [1006]\n",
            "FADD R8, R6, R7\n",
            "FMUL R9, R8, R6\n",
            "FADD R10, R8, R9\n",
            "FMUL R11, R8, R10\n",
            "FMUL R0, R11, R10\n",
            "AND R1, R0, R11\n",
            "OR R12, R0, R11\n",
            "ST R0, [1007]\n",
            "ST R1, [1008]\n",
            "ST R10, [1009]\n",
            "ST R11, [1010]\n",
            "ST R12, [1011]\n",
            "\n",
            "Total clock cycles: 168\n",
            " \n",
            " \n",
            "Functional Units Execution:\n",
            "   |       ADD       |       MUL       |    DIV     |       FADD       |       FMUL        |   FDIV   |       AND       |       OR        |    XOR     |    NOT     |      MEM       |\n",
            " 1 |                 |                 |            |                  |                   |          |                 |                 |            |            | LD R1, [1000]  |\n",
            " 2 |                 |                 |            |                  |                   |          |                 |                 |            |            | LD R2, [1001]  |\n",
            " 3 | IADD R3, R2, R1 |                 |            |                  |                   |          |                 |                 |            |            |                |\n",
            " 4 |                 | IMUL R4, R2, R1 |            |                  |                   |          |                 |                 |            |            |                |\n",
            " 5 | IADD R5, R3, R4 |                 |            |                  |                   |          |                 |                 |            |            |                |\n",
            " 6 |                 |                 |            |                  |                   |          |                 |                 |            |            | ST R3, [1002]  |\n",
            " 7 |                 |                 |            |                  |                   |          |                 |                 |            |            | ST R4, [1003]  |\n",
            " 8 |                 |                 |            |                  |                   |          |                 |                 |            |            | ST R5, [1004]  |\n",
            " 9 |                 |                 |            |                  |                   |          |                 |                 |            |            | LD R6, [1005]  |\n",
            "10 |                 |                 |            |                  |                   |          |                 |                 |            |            | LD R7, [1006]  |\n",
            "11 |                 |                 |            | FADD R8, R6, R7  |                   |          |                 |                 |            |            |                |\n",
            "12 |                 |                 |            |                  |  FMUL R9, R8, R6  |          |                 |                 |            |            |                |\n",
            "13 |                 |                 |            | FADD R10, R8, R9 |                   |          |                 |                 |            |            |                |\n",
            "14 |                 |                 |            |                  | FMUL R11, R8, R10 |          |                 |                 |            |            |                |\n",
            "15 |                 |                 |            |                  | FMUL R0, R11, R10 |          |                 |                 |            |            |                |\n",
            "16 |                 |                 |            |                  |                   |          | AND R1, R0, R11 |                 |            |            |                |\n",
            "17 |                 |                 |            |                  |                   |          |                 | OR R12, R0, R11 |            |            |                |\n",
            "18 |                 |                 |            |                  |                   |          |                 |                 |            |            | ST R0, [1007]  |\n",
            "19 |                 |                 |            |                  |                   |          |                 |                 |            |            | ST R1, [1008]  |\n",
            "20 |                 |                 |            |                  |                   |          |                 |                 |            |            | ST R10, [1009] |\n",
            "21 |                 |                 |            |                  |                   |          |                 |                 |            |            | ST R11, [1010] |\n",
            "22 |                 |                 |            |                  |                   |          |                 |                 |            |            | ST R12, [1011] |\n",
            " \n",
            " \n",
            "Clock Cycle Execution:\n",
            "                       |   1    |   2    |   3    |   4    |   5    |   6    |   7    |   8    |   9    |   10   |   11   |   12   |   13   |   14   |   15   |   16   |   17   |   18   |   19   |   20   |   21   |   22   |   23   |   24   |   25   |   26   |   27   |   28   |   29   |   30   |   31   |   32   |   33   |   34   |   35   |   36   |   37   |   38   |   39   |   40   |   41   |   42   |   43   |   44   |   45   |   46   |   47   |   48   |   49   |   50   |   51   |   52   |   53   |   54   |   55   |   56   |   57   |   58   |   59   |   60   |   61   |   62   |   63   |   64   |   65   |   66   |   67   |   68   |   69   |   70   |   71   |   72   |   73   |   74   |   75   |   76   |   77   |   78   |   79   |   80   |   81   |   82   |   83   |   84   |   85   |   86   |   87   |   88   |   89   |   90   |   91   |   92   |   93   |   94   |   95   |   96   |   97   |   98   |   99   |  100   |  101   |  102   |  103   |  104   |  105   |  106   |  107   |  108   |  109   |  110   |  111   |  112   |  113   |  114   |  115   |  116   |  117   |  118   |  119   |  120   |  121   |  122   |  123   |  124   |  125   |  126   |  127   |  128   |  129   |  130   |  131   |  132   |  133   |  134   |  135   |  136   |  137   |  138   |  139   |  140   |  141   |  142   |  143   |  144   |  145   |  146   |  147   |  148   |  149   |  150   |  151   |  152   |  153   |  154   |  155   |  156   |  157   |  158   |  159   |  160   |  161   |  162   |  163   |  164   |  165   |  166   |  167   |  168   |\n",
            "1: LD R1, [1000]      |   IF   |   ID   |  MEM   |   WB   |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |\n",
            "2: LD R2, [1001]      |        |   IF   |   ID   |  MEM   |   WB   |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |\n",
            "3: IADD R3, R2, R1    |        |        |   IF   |   ID   |   _    |  ADD   |  ADD   |  ADD   |  ADD   |  ADD   |  ADD   |   WB   |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |\n",
            "4: IMUL R4, R2, R1    |        |        |        |   IF   |   ID   |  MUL   |  MUL   |  MUL   |  MUL   |  MUL   |  MUL   |  MUL   |  MUL   |  MUL   |  MUL   |  MUL   |  MUL   |   WB   |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |\n",
            "5: IADD R5, R3, R4    |        |        |        |        |   IF   |   ID   |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |  ADD   |  ADD   |  ADD   |  ADD   |  ADD   |  ADD   |   WB   |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |\n",
            "6: ST R3, [1002]      |        |        |        |        |        |   IF   |   ID   |   _    |   _    |   _    |   _    |   _    |  MEM   |   WB   |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |\n",
            "7: ST R4, [1003]      |        |        |        |        |        |        |   IF   |   ID   |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |  MEM   |   WB   |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |\n",
            "8: ST R5, [1004]      |        |        |        |        |        |        |        |   IF   |   ID   |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |  MEM   |   WB   |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |\n",
            "9: LD R6, [1005]      |        |        |        |        |        |        |        |        |   IF   |   ID   |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |  MEM   |   WB   |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |\n",
            "10: LD R7, [1006]     |        |        |        |        |        |        |        |        |        |   IF   |   ID   |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |  MEM   |   WB   |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |\n",
            "11: FADD R8, R6, R7   |        |        |        |        |        |        |        |        |        |        |   IF   |   ID   |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |  FADD  |  FADD  |  FADD  |  FADD  |  FADD  |  FADD  |  FADD  |  FADD  |  FADD  |  FADD  |  FADD  |  FADD  |  FADD  |  FADD  |  FADD  |  FADD  |  FADD  |  FADD  |   WB   |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |\n",
            "12: FMUL R9, R8, R6   |        |        |        |        |        |        |        |        |        |        |        |   IF   |   ID   |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |  FMUL  |  FMUL  |  FMUL  |  FMUL  |  FMUL  |  FMUL  |  FMUL  |  FMUL  |  FMUL  |  FMUL  |  FMUL  |  FMUL  |  FMUL  |  FMUL  |  FMUL  |  FMUL  |  FMUL  |  FMUL  |  FMUL  |  FMUL  |  FMUL  |  FMUL  |  FMUL  |  FMUL  |  FMUL  |  FMUL  |  FMUL  |  FMUL  |  FMUL  |  FMUL  |   WB   |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |\n",
            "13: FADD R10, R8, R9  |        |        |        |        |        |        |        |        |        |        |        |        |   IF   |   ID   |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |  FADD  |  FADD  |  FADD  |  FADD  |  FADD  |  FADD  |  FADD  |  FADD  |  FADD  |  FADD  |  FADD  |  FADD  |  FADD  |  FADD  |  FADD  |  FADD  |  FADD  |  FADD  |   WB   |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |\n",
            "14: FMUL R11, R8, R10 |        |        |        |        |        |        |        |        |        |        |        |        |        |   IF   |   ID   |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |  FMUL  |  FMUL  |  FMUL  |  FMUL  |  FMUL  |  FMUL  |  FMUL  |  FMUL  |  FMUL  |  FMUL  |  FMUL  |  FMUL  |  FMUL  |  FMUL  |  FMUL  |  FMUL  |  FMUL  |  FMUL  |  FMUL  |  FMUL  |  FMUL  |  FMUL  |  FMUL  |  FMUL  |  FMUL  |  FMUL  |  FMUL  |  FMUL  |  FMUL  |  FMUL  |   WB   |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |\n",
            "15: FMUL R0, R11, R10 |        |        |        |        |        |        |        |        |        |        |        |        |        |        |   IF   |   ID   |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |  FMUL  |  FMUL  |  FMUL  |  FMUL  |  FMUL  |  FMUL  |  FMUL  |  FMUL  |  FMUL  |  FMUL  |  FMUL  |  FMUL  |  FMUL  |  FMUL  |  FMUL  |  FMUL  |  FMUL  |  FMUL  |  FMUL  |  FMUL  |  FMUL  |  FMUL  |  FMUL  |  FMUL  |  FMUL  |  FMUL  |  FMUL  |  FMUL  |  FMUL  |  FMUL  |   WB   |        |        |        |        |        |        |        |        |\n",
            "16: AND R1, R0, R11   |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |   IF   |   ID   |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |  AND   |   WB   |        |        |        |        |        |        |\n",
            "17: OR R12, R0, R11   |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |   IF   |   ID   |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   OR   |   WB   |        |        |        |        |        |\n",
            "18: ST R0, [1007]     |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |   IF   |   ID   |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |  MEM   |   WB   |        |        |        |        |\n",
            "19: ST R1, [1008]     |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |   IF   |   ID   |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |  MEM   |   WB   |        |        |        |\n",
            "20: ST R10, [1009]    |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |   IF   |   ID   |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |  MEM   |   WB   |        |        |\n",
            "21: ST R11, [1010]    |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |   IF   |   ID   |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |  MEM   |   WB   |        |\n",
            "22: ST R12, [1011]    |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |   IF   |   ID   |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |   _    |  MEM   |   WB   |\n",
            "\n",
            "Cycle 1:\n",
            "\n",
            "Cycle 2:\n",
            "\n",
            "Cycle 3:\n",
            "\n",
            "Cycle 4:\n",
            "\n",
            "Cycle 5:\n",
            "  Instruction 3 acquired ADD RS. Now available: 1/2\n",
            "\n",
            "Cycle 6:\n",
            "  Released RS for ADD. Now available: 2/2\n",
            "\n",
            "Cycle 7:\n",
            "  Instruction 5 acquired ADD RS. Now available: 1/2\n",
            "\n",
            "Cycle 8:\n",
            "  Instruction 6 acquired MEM RS. Now available: 1/2\n",
            "\n",
            "Cycle 9:\n",
            "  Instruction 7 acquired MEM RS. Now available: 0/2\n",
            "\n",
            "Cycle 10:\n",
            "  MEM RS full! Instruction 8 pushed to MEM queue\n",
            "\n",
            "Cycle 11:\n",
            "  MEM RS full! Instruction 9 pushed to MEM queue\n",
            "\n",
            "Cycle 12:\n",
            "  MEM RS full! Instruction 10 pushed to MEM queue\n",
            "\n",
            "Cycle 13:\n",
            "  Released RS for MEM. Now available: 1/2\n",
            "  Popped instruction 8 from MEM queue\n",
            "  Instruction 8 acquired MEM RS. Now available: 0/2\n",
            "  Instruction 11 acquired FADD RS. Now available: 1/2\n",
            "\n",
            "Cycle 14:\n",
            "  Instruction 12 acquired FMUL RS. Now available: 1/2\n",
            "\n",
            "Cycle 15:\n",
            "  Instruction 13 acquired FADD RS. Now available: 0/2\n",
            "\n",
            "Cycle 16:\n",
            "  Instruction 14 acquired FMUL RS. Now available: 0/2\n",
            "\n",
            "Cycle 17:\n",
            "  FMUL RS full! Instruction 15 pushed to FMUL queue\n",
            "\n",
            "Cycle 18:\n",
            "  Instruction 16 acquired AND RS. Now available: 1/2\n",
            "\n",
            "Cycle 19:\n",
            "  Released RS for ADD. Now available: 2/2\n",
            "  Released RS for MEM. Now available: 1/2\n",
            "  Popped instruction 9 from MEM queue\n",
            "  Instruction 9 acquired MEM RS. Now available: 0/2\n",
            "  Instruction 17 acquired OR RS. Now available: 1/2\n",
            "\n",
            "Cycle 20:\n",
            "  MEM RS full! Instruction 18 pushed to MEM queue\n",
            "\n",
            "Cycle 21:\n",
            "  MEM RS full! Instruction 19 pushed to MEM queue\n",
            "\n",
            "Cycle 22:\n",
            "  MEM RS full! Instruction 20 pushed to MEM queue\n",
            "\n",
            "Cycle 23:\n",
            "  MEM RS full! Instruction 21 pushed to MEM queue\n",
            "\n",
            "Cycle 24:\n",
            "  MEM RS full! Instruction 22 pushed to MEM queue\n",
            "\n",
            "Cycle 25:\n",
            "\n",
            "Cycle 26:\n",
            "  Released RS for MEM. Now available: 1/2\n",
            "  Popped instruction 10 from MEM queue\n",
            "  Instruction 10 acquired MEM RS. Now available: 0/2\n",
            "\n",
            "Cycle 27:\n",
            "  Released RS for MEM. Now available: 1/2\n",
            "  Popped instruction 18 from MEM queue\n",
            "  Instruction 18 acquired MEM RS. Now available: 0/2\n",
            "\n",
            "Cycle 28:\n",
            "  Released RS for MEM. Now available: 1/2\n",
            "  Popped instruction 19 from MEM queue\n",
            "  Instruction 19 acquired MEM RS. Now available: 0/2\n",
            "\n",
            "Cycle 29:\n",
            "\n",
            "Cycle 30:\n",
            "  Released RS for FADD. Now available: 1/2\n",
            "\n",
            "Cycle 31:\n",
            "\n",
            "Cycle 32:\n",
            "\n",
            "Cycle 33:\n",
            "\n",
            "Cycle 34:\n",
            "\n",
            "Cycle 35:\n",
            "\n",
            "Cycle 36:\n",
            "\n",
            "Cycle 37:\n",
            "\n",
            "Cycle 38:\n",
            "\n",
            "Cycle 39:\n",
            "\n",
            "Cycle 40:\n",
            "\n",
            "Cycle 41:\n",
            "\n",
            "Cycle 42:\n",
            "\n",
            "Cycle 43:\n",
            "\n",
            "Cycle 44:\n",
            "\n",
            "Cycle 45:\n",
            "\n",
            "Cycle 46:\n",
            "\n",
            "Cycle 47:\n",
            "\n",
            "Cycle 48:\n",
            "\n",
            "Cycle 49:\n",
            "  Released RS for FMUL. Now available: 1/2\n",
            "  Popped instruction 15 from FMUL queue\n",
            "  Instruction 15 acquired FMUL RS. Now available: 0/2\n",
            "\n",
            "Cycle 50:\n",
            "\n",
            "Cycle 51:\n",
            "\n",
            "Cycle 52:\n",
            "\n",
            "Cycle 53:\n",
            "\n",
            "Cycle 54:\n",
            "\n",
            "Cycle 55:\n",
            "\n",
            "Cycle 56:\n",
            "\n",
            "Cycle 57:\n",
            "\n",
            "Cycle 58:\n",
            "\n",
            "Cycle 59:\n",
            "\n",
            "Cycle 60:\n",
            "\n",
            "Cycle 61:\n",
            "\n",
            "Cycle 62:\n",
            "\n",
            "Cycle 63:\n",
            "\n",
            "Cycle 64:\n",
            "\n",
            "Cycle 65:\n",
            "\n",
            "Cycle 66:\n",
            "\n",
            "Cycle 67:\n",
            "\n",
            "Cycle 68:\n",
            "\n",
            "Cycle 69:\n",
            "\n",
            "Cycle 70:\n",
            "\n",
            "Cycle 71:\n",
            "\n",
            "Cycle 72:\n",
            "\n",
            "Cycle 73:\n",
            "\n",
            "Cycle 74:\n",
            "\n",
            "Cycle 75:\n",
            "\n",
            "Cycle 76:\n",
            "\n",
            "Cycle 77:\n",
            "\n",
            "Cycle 78:\n",
            "\n",
            "Cycle 79:\n",
            "\n",
            "Cycle 80:\n",
            "  Released RS for FADD. Now available: 2/2\n",
            "\n",
            "Cycle 81:\n",
            "\n",
            "Cycle 82:\n",
            "\n",
            "Cycle 83:\n",
            "\n",
            "Cycle 84:\n",
            "\n",
            "Cycle 85:\n",
            "\n",
            "Cycle 86:\n",
            "\n",
            "Cycle 87:\n",
            "\n",
            "Cycle 88:\n",
            "\n",
            "Cycle 89:\n",
            "\n",
            "Cycle 90:\n",
            "\n",
            "Cycle 91:\n",
            "\n",
            "Cycle 92:\n",
            "\n",
            "Cycle 93:\n",
            "\n",
            "Cycle 94:\n",
            "\n",
            "Cycle 95:\n",
            "\n",
            "Cycle 96:\n",
            "\n",
            "Cycle 97:\n",
            "\n",
            "Cycle 98:\n",
            "\n",
            "Cycle 99:\n",
            "  Released RS for FMUL. Now available: 1/2\n",
            "\n",
            "Cycle 100:\n",
            "\n",
            "Cycle 101:\n",
            "\n",
            "Cycle 102:\n",
            "\n",
            "Cycle 103:\n",
            "\n",
            "Cycle 104:\n",
            "\n",
            "Cycle 105:\n",
            "\n",
            "Cycle 106:\n",
            "\n",
            "Cycle 107:\n",
            "\n",
            "Cycle 108:\n",
            "\n",
            "Cycle 109:\n",
            "\n",
            "Cycle 110:\n",
            "\n",
            "Cycle 111:\n",
            "\n",
            "Cycle 112:\n",
            "\n",
            "Cycle 113:\n",
            "\n",
            "Cycle 114:\n",
            "\n",
            "Cycle 115:\n",
            "\n",
            "Cycle 116:\n",
            "\n",
            "Cycle 117:\n",
            "\n",
            "Cycle 118:\n",
            "\n",
            "Cycle 119:\n",
            "\n",
            "Cycle 120:\n",
            "\n",
            "Cycle 121:\n",
            "\n",
            "Cycle 122:\n",
            "\n",
            "Cycle 123:\n",
            "\n",
            "Cycle 124:\n",
            "\n",
            "Cycle 125:\n",
            "\n",
            "Cycle 126:\n",
            "\n",
            "Cycle 127:\n",
            "\n",
            "Cycle 128:\n",
            "\n",
            "Cycle 129:\n",
            "\n",
            "Cycle 130:\n",
            "  Released RS for FMUL. Now available: 2/2\n",
            "\n",
            "Cycle 131:\n",
            "\n",
            "Cycle 132:\n",
            "\n",
            "Cycle 133:\n",
            "\n",
            "Cycle 134:\n",
            "\n",
            "Cycle 135:\n",
            "\n",
            "Cycle 136:\n",
            "\n",
            "Cycle 137:\n",
            "\n",
            "Cycle 138:\n",
            "\n",
            "Cycle 139:\n",
            "\n",
            "Cycle 140:\n",
            "\n",
            "Cycle 141:\n",
            "\n",
            "Cycle 142:\n",
            "\n",
            "Cycle 143:\n",
            "\n",
            "Cycle 144:\n",
            "\n",
            "Cycle 145:\n",
            "\n",
            "Cycle 146:\n",
            "\n",
            "Cycle 147:\n",
            "\n",
            "Cycle 148:\n",
            "\n",
            "Cycle 149:\n",
            "\n",
            "Cycle 150:\n",
            "\n",
            "Cycle 151:\n",
            "\n",
            "Cycle 152:\n",
            "\n",
            "Cycle 153:\n",
            "\n",
            "Cycle 154:\n",
            "\n",
            "Cycle 155:\n",
            "\n",
            "Cycle 156:\n",
            "\n",
            "Cycle 157:\n",
            "\n",
            "Cycle 158:\n",
            "\n",
            "Cycle 159:\n",
            "\n",
            "Cycle 160:\n",
            "\n",
            "Cycle 161:\n",
            "  Released RS for AND. Now available: 2/2\n",
            "\n",
            "Cycle 162:\n",
            "  Released RS for OR. Now available: 2/2\n",
            "\n",
            "Cycle 163:\n",
            "  Released RS for MEM. Now available: 1/2\n",
            "  Popped instruction 20 from MEM queue\n",
            "  Instruction 20 acquired MEM RS. Now available: 0/2\n",
            "\n",
            "Cycle 164:\n",
            "  Released RS for MEM. Now available: 1/2\n",
            "  Popped instruction 21 from MEM queue\n",
            "  Instruction 21 acquired MEM RS. Now available: 0/2\n",
            "\n",
            "Cycle 165:\n",
            "  Released RS for MEM. Now available: 1/2\n",
            "  Popped instruction 22 from MEM queue\n",
            "  Instruction 22 acquired MEM RS. Now available: 0/2\n",
            "\n",
            "Cycle 166:\n",
            "  Released RS for MEM. Now available: 1/2\n",
            "\n",
            "Cycle 167:\n",
            "  Released RS for MEM. Now available: 2/2\n",
            "\n",
            "Cycle 168:\n",
            "\n",
            "Final Reservation Station Status:\n",
            "ADD: 2/2 available\n",
            "MUL: 2/2 available\n",
            "DIV: 2/2 available\n",
            "FADD: 2/2 available\n",
            "FMUL: 2/2 available\n",
            "FDIV: 2/2 available\n",
            "AND: 2/2 available\n",
            "OR: 2/2 available\n",
            "XOR: 2/2 available\n",
            "NOT: 2/2 available\n",
            "MEM: 2/2 available\n",
            "MOV: 2/2 available\n",
            "\n",
            "Final Queue Status:\n",
            "ADD queue: empty\n",
            "MEM queue: empty\n",
            "FMUL queue: empty\n",
            "FADD queue: empty\n",
            "AND queue: empty\n",
            "OR queue: empty\n",
            " \n",
            " \n"
          ]
        },
        {
          "output_type": "display_data",
          "data": {
            "text/plain": [
              "<Figure size 1200x800 with 1 Axes>"
            ],
            "image/png": "iVBORw0KGgoAAAANSUhEUgAABKEAAAMWCAYAAAApr5VkAAAAOnRFWHRTb2Z0d2FyZQBNYXRwbG90bGliIHZlcnNpb24zLjEwLjAsIGh0dHBzOi8vbWF0cGxvdGxpYi5vcmcvlHJYcgAAAAlwSFlzAAAPYQAAD2EBqD+naQABAABJREFUeJzs3XlcVPX+P/DXsO8gCg4omyCgZUrmmldBUVGsTMMlTRGU9AcqmlqaV1GvS2puZS5XFr3lkuaKXhQXxBI1KUpFcYMoBa0QEBAY4Pz+8Mu5DjMsgwzL8Ho+HvO4ns/5nPN5n/O27sy7z/kciSAIAoiIiIiIiIiIiNRIq6EDICIiIiIiIiIizcciFBERERERERERqR2LUEREREREREREpHYsQhERERERERERkdqxCEVERERERERERGrHIhQREREREREREakdi1BERERERERERKR2LEIREREREREREZHasQhFRERERERERERqxyIUERGRhvH394ejo6Nax4iLi4NEIkFcXFy9jttcOTo6wt/fv6HDaFbK/44fOHCgoUMhIiLSGCxCERERNRFRUVGQSCTix8DAAK6urggJCcGjR48aOrwG9eJ9qfiZOnVqQ4dXIxcvXkRYWBiys7MbOhQFqampCAkJgaurK4yMjGBkZISOHTsiODgYv/76q9rHX7FiBQ4fPqzQXtt7FhcXhxEjRkAqlUJPTw/W1tZ46623cPDgwboJuBZ2796NDRs2NNj4RERE9UGnoQMgIiIi1SxduhROTk4oLCzE999/jy1btuDEiRO4fv06jIyM8O9//xtlZWX1HldDjVtu4MCBmDBhgkK7q6trA0SjuosXL2LJkiXw9/eHhYWF3L6UlBRoaTXMfzuMjo7G6NGjoaOjg3HjxqFz587Q0tLCrVu3cPDgQWzZsgWpqalwcHBQWwwrVqzAe++9h+HDh8u1V3XPKrN48WIsXboU7du3x4cffggHBwf8/fffOHHiBEaOHIlvvvkG77//ft1fRDV2796N69evIzQ0tN7HJiIiqi8sQhERETUxQ4YMwRtvvAEAmDx5Mlq2bIl169bhyJEjGDt2LHR1dRskroYat5yrqyvGjx/foDGoi76+foOMe+/ePYwZMwYODg44c+YMbGxs5PZ/9tln+OqrrxqsQKaqAwcOYOnSpXjvvfewe/duub+zc+fOxcmTJyGTyeo1pvz8fBgbG9frmERERA2laXxjICIiokr1798fwPNHpgDFtZnS0tIgkUiwdu1arF+/Hg4ODjA0NES/fv1w/fp1hfPdunUL7733HiwtLWFgYIA33ngDR48erTaOqsbdvn07nJ2doa+vj27duuHHH3+ss3Fr6ubNmzA0NFSYLfX9999DW1sbH3/8sdiWnZ2N0NBQ2NnZQV9fHy4uLvjss88UZnqVlZVh48aN6NSpEwwMDGBlZQUfHx9cvXpV7h5ERUUpxCORSBAWFgYACAsLw9y5cwEATk5O4qOEaWlpAJSvCXX//n34+fnB0tISRkZG6NmzJ44fPy7Xp3xdo2+//RbLly9H27ZtYWBggAEDBuDu3bvV3rPVq1cjPz8fkZGRCgUoANDR0cGMGTNgZ2cntv3666/w9/dHu3btYGBgAKlUioCAAPz9999yx4aFhUEikeDu3bviTCZzc3NMmjQJBQUFcvcpPz8fO3fuFO+Lv79/tfdMmX/+85+wtLRERESE0qLp4MGDMWzYMLm2srKyau/dhQsX4OfnB3t7e+jr68POzg6zZs3Cs2fP5Pr5+/vDxMQE9+7dw9ChQ2Fqaopx48bB09MTx48fx2+//SZeB9dXIyIiTcSZUERERE3cvXv3AAAtW7asst+uXbvw9OlTBAcHo7CwEBs3bkT//v1x7do1tG7dGgBw48YNvPnmm2jTpg0++eQTGBsb49tvv8Xw4cPx3Xff4d1331U5vt27d+Pp06f48MMPIZFIsHr1aowYMQL3798XCwF1MW5hYSH++usvhXYzMzPo6emhQ4cOWLZsGebOnYv33nsPb7/9NvLz8+Hv7w93d3csXboUAFBQUIB+/frhwYMH+PDDD2Fvb4+LFy9i/vz5yMjIkFu3JzAwEFFRURgyZAgmT56MkpISXLhwAZcuXRJnq9XEiBEjcPv2bezZswfr169Hq1atAABWVlZK+z969Ai9e/dGQUEBZsyYgZYtW2Lnzp14++23ceDAAYX7tWrVKmhpaWHOnDnIycnB6tWrMW7cOFy+fLnKuKKjo+Hi4oIePXrU+FpiY2Nx//59TJo0CVKpFDdu3MD27dtx48YNXLp0CRKJRK7/qFGj4OTkhJUrV+Knn37Cjh07YG1tjc8++wwA8J///AeTJ09G9+7dERQUBABwdnaGsbGxSvfszp07uHXrFgICAmBqalrj66nJvdu/fz8KCgowbdo0tGzZEleuXMEXX3yBP/74A/v375c7X0lJCQYPHow+ffpg7dq1MDIyglQqRU5ODv744w+sX78eAGBiYlLjGImIiJoMgYiIiJqEyMhIAYBw+vRp4c8//xR+//13Ye/evULLli0FQ0ND4Y8//hAEQRAmTpwoODg4iMelpqYKAOT6CIIgXL58WQAgzJo1S2wbMGCA0KlTJ6GwsFBsKysrE3r37i20b99ebDt37pwAQDh37pzYVtm4LVu2FLKyssT2I0eOCACEY8eOqTxuZQBU+tmzZ4/Yr7S0VOjTp4/QunVr4a+//hKCg4MFHR0d4ccffxT7LFu2TDA2NhZu374tN8Ynn3wiaGtrC+np6YIgCMLZs2cFAMKMGTMU4ikrK5O7B5GRkUpjXrx4sbi9Zs0aAYCQmpqq0NfBwUGYOHGiuB0aGioAEC5cuCC2PX36VHBychIcHR2F0tJSQRD+l6cOHToIRUVFYt+NGzcKAIRr164puZvP5eTkCACE4cOHK+x78uSJ8Oeff4qfgoICcd+Lfy63Z88eAYAQHx8vti1evFgAIAQEBMj1fffdd4WWLVvKtRkbG8tdf7mq7llF5X/v1q9fX21fQVDt3im75pUrVwoSiUT47bffxLaJEycKAIRPPvlEob+vr6/cPz9ERESaiI/jERERNTHe3t6wsrKCnZ0dxowZAxMTExw6dAht2rSp8rjhw4fL9enevTt69OiBEydOAACysrJw9uxZjBo1Ck+fPsVff/2Fv/76C3///TcGDx6MO3fu4MGDByrHO3r0aLRo0ULc/sc//gHg+eNkdTnuO++8g9jYWIWPl5eX2EdLSwtRUVHIy8vDkCFD8NVXX2H+/Plys5b279+Pf/zjH2jRooUYy19//QVvb2+UlpYiPj4eAPDdd99BIpFg8eLFCrFUnO1T106cOIHu3bujT58+YpuJiQmCgoKQlpaG5ORkuf6TJk2Cnp6euF0xB8rk5uaK563I09MTVlZW4mfz5s3iPkNDQ/HP5bPTevbsCQD46aefFM5V8e2F//jHP/D333+L49eV8vOpMgsKqNm9e/Ga8/Pz8ddff6F3794QBAE///yzwjmnTZumUgxERESago/jERERNTGbN2+Gq6srdHR00Lp1a7i5udVoYej27dsrtLm6uuLbb78FANy9exeCIOCf//wn/vnPfyo9x+PHj6stdlVkb28vt11ekHry5Emdjtu2bVt4e3tXG4+zs7O4ntCrr76qMOadO3fw66+/VvpY1+PHjwE8fwzS1tYWlpaW1Y5Z13777Telj8h16NBB3P/qq6+K7dXlQJnyYk1eXp7Cvm3btuHp06d49OiRwmLwWVlZWLJkCfbu3Sveq3I5OTkK56oqNjMzs0rjU1X5uZ4+farScTW5d+np6Vi0aBGOHj2qcE8rXrOOjg7atm2rUgxERESagkUoIiKiJqZ79+4qrTdUU+WLbs+ZMweDBw9W2sfFxUXl82prayttFwRBreNW5dSpUwCAhw8f4u+//4ZUKhX3lZWVYeDAgZg3b57SY11dXWs8TmUzokpLS1WI9uVVlwNlzM3NYWNjo3Tx+vICmLJFwEeNGoWLFy9i7ty56NKlC0xMTFBWVgYfHx+Fhd1rG1ttuLu7AwCuXbum0nHVxVdaWoqBAwciKysLH3/8Mdzd3WFsbIwHDx7A399f4Zr19fWbzNsEiYiI6hqLUERERM3EnTt3FNpu374tvoWrXbt2AABdXd0azSiqK/U97tatWxEbG4vly5dj5cqV+PDDD3HkyBFxv7OzM/Ly8qqNxdnZGSdPnkRWVlals6HKZ81kZ2fLtf/2228KfVV5hM/BwQEpKSkK7bdu3RL31wVfX1/s2LEDV65cQffu3avt/+TJE5w5cwZLlizBokWLxHZlf/dUUdm9UeWeubq6ws3NDUeOHMHGjRvrbOHva9eu4fbt29i5c6fcmxdjY2NVOo+6H+EkIiJqDPifYYiIiJqJw4cPy62tdOXKFVy+fBlDhgwBAFhbW8PT0xPbtm1DRkaGwvF//vmnWuKqz3FTU1Mxd+5cjBw5EgsWLMDatWtx9OhR7Nq1S+wzatQoJCQk4OTJkwrHZ2dno6SkBAAwcuRICIKAJUuWKPQrnyVjZmaGVq1aietIlfvqq68UjjE2NhbHqM7QoUNx5coVJCQkiG35+fnYvn07HB0d0bFjx2rPURPz5s2DkZERAgIC8OjRI4X9FWcrlc8aqtj+4hsFa8PY2FjpfVHlngHAkiVL8Pfff4tvMqzo1KlTiI6OVik2ZdcsCAI2btyo0nmMjY2VPq5IRESkSTgTioiIqJlwcXFBnz59MG3aNBQVFWHDhg1o2bKl3GNnmzdvRp8+fdCpUydMmTIF7dq1w6NHj5CQkIA//vgDv/zyi1piq4txb9++ja+//lqhvXXr1hg4cCAEQUBAQAAMDQ2xZcsWAMCHH36I7777DjNnzoS3tzdsbW0xd+5cHD16FMOGDYO/vz+6du2K/Px8XLt2DQcOHEBaWhpatWoFLy8vfPDBB9i0aRPu3LkjPm524cIFeHl5ISQkBAAwefJkrFq1CpMnT8Ybb7yB+Ph43L59WyHOrl27AgA+/fRTjBkzBrq6unjrrbfEQsuLPvnkE+zZswdDhgzBjBkzYGlpiZ07dyI1NRXfffddnT3u1b59e+zevRtjx46Fm5sbxo0bh86dO0MQBKSmpmL37t3Q0tIS1zgyMzND3759sXr1ashkMrRp0wanTp1CamrqS8XRtWtXnD59GuvWrYOtrS2cnJzQo0cPle4Z8HyR/GvXrmH58uX4+eefMXbsWDg4OODvv/9GTEwMzpw5g927d6sUm7u7O5ydnTFnzhw8ePAAZmZm+O6776pcb6uya9y3bx9mz56Nbt26wcTEBG+99ZZK5yAiImr0GuCNfERERFQLkZGRAgDhxx9/rLLfxIkT5V71npqaKgAQ1qxZI3z++eeCnZ2doK+vL/zjH/8QfvnlF4Xj7927J0yYMEGQSqWCrq6u0KZNG2HYsGHCgQMHxD7lr68/d+5cjcatCICwePFilcetDIBKP/369RMEQRA2btwoABC+++47uWPT09MFMzMzYejQoWLb06dPhfnz5wsuLi6Cnp6e0KpVK6F3797C2rVrheLiYrFfSUmJsGbNGsHd3V3Q09MTrKyshCFDhgiJiYlin4KCAiEwMFAwNzcXTE1NhVGjRgmPHz9Weg+WLVsmtGnTRtDS0hIACKmpqYIgCIKDg4MwceJEhfv13nvvCRYWFoKBgYHQvXt3ITo6Wq5PeZ72798v116em8jIyGrvrSAIwt27d4Vp06YJLi4ugoGBgWBoaCi4u7sLU6dOFZKSkuT6/vHHH8K7774rWFhYCObm5oKfn5/w8OFDhetdvHixAED4888/5Y4v/3tefu2CIAi3bt0S+vbtKxgaGgoA5O5FZfesKmfOnBHeeecdwdraWtDR0RGsrKyEt956Szhy5IjYR5V7l5ycLHh7ewsmJiZCq1athClTpgi//PKLQr+JEycKxsbGSmPKy8sT3n//fcHCwkIAIPfPEhERkaaQCEIdr/pIREREjUpaWhqcnJywZs0azJkzp6HDISIiIqJmimtCERERERERERGR2rEIRUREREREREREasciFBERERERERERqR3XhCIiIiIiIiIiIrXjTCgiIiIiIiIiIlI7FqGIiIiIiIiIiEjtdBo6AKLGqKysDA8fPoSpqSkkEklDh0NERERERNRgBEHA06dPYWtrCy0tzmWh2mMRikiJhw8fws7OrqHDICIiIiIiajR+//13tG3btqHDoCaMRSgiJUxNTQE8/5esmZlZA0fzPzKZDKdOncKgQYOgq6vb0OFQLTGPTR9zqBmYx6aPOdQMzKNmYB6bvqpymJubCzs7O/F3ElFtsQhFpET5I3hmZmaNrghlZGQEMzMz/p97E8Y8Nn3MoWZgHps+5lAzMI+agXls+mqSQy5VQi+LD3MSEREREREREZHasQhFRERERERERERqxyIUERERERERERGpHdeEIiIiIiIiIqJmoaysDMXFxQ0dhkbR09ODllbN5jixCEVEREREREREGq+4uBipqakoKytr6FA0ipaWFpycnKCnp1dtXxahiIiIiIiIiEijCYKAjIwMaGtrw87OrsYzd6hqZWVlePjwITIyMmBvb1/tGxRZhCIiIiIiIiIijVZSUoKCggLY2trCyMioocPRKFZWVnj48CFKSkqgq6tbZV+W/oiIiIiIiIhIo5WWlgJAjR4ZI9WU39Pye1wVFqGIiIiIiIiIqFmo7nExUp0q95RFKCIiIiIiIiIiUjsWoYiIiIiIiIiISO24MDkRERERERERNU/bt9fveEFBKnX39/dHdnY2Dh8+DH9/f+zcuVOhz507d+Di4lJXEaoVi1BERERERERERE2Aj48PIiMj5dqsrKwaKBrVsQhFRERERERERNQE6OvrQyqVNnQYtcY1oYiIiIiIiIiISO1YhCIiIiIiIiIiagKio6NhYmIifvz8/Bo6JJXwcTwiIiIiIiIioibAy8sLW7ZsEbeNjY0bMBrVsQhFRERERERERNQEGBsbN5k34SnDx/GIiIiIiIiIiEjtWIQiIiIiIiIiIiK1YxGKiIiIiIiIiIjUjmtCEREREREREVHzFBTU0BFUKSoqSumfmyrOhCIiIiIiIiIiIrVjEYqIiIiIiIiIiNSORSgiIiIiIiIiIlI7FqGIiIiIiIiIiEjtWIQiIiIiIiIiIiK1YxGKiIiIiIiIiIjUjkUoIiIiIiIiIiJSO52GDoCIqMnYvl2xKUh+2/u+d7WnKS0tBQCkpaVBW1u7TkKj+sUcagbmseljDjUD86gZmMfqtXvyRKEtEV0V2roqNhFpDM6EIiIiIiIiIiIitWMRioiIiIiIiIiI1I6P4xERERERERFRs7QdiktuqFMQgqrv9AJ/f39kZ2fj8OHD8Pf3x86dOwEAOjo6sLS0xGuvvYaxY8fC398fWlqNf55R44+QiIiIiIiIiIjg4+ODjIwMpKWl4b///S+8vLwwc+ZMDBs2DCUlJQ0dXrU4E4qIiIiIiIiIqAnQ19eHVCoFALRp0wavv/46evbsiQEDBiAqKgqTJ09u4AirxplQRERERERERERNVP/+/dG5c2ccPHiwoUOpFotQ9FL8/f0hkUggkUhw+PDhhg5HqaYQIxEREREREVFtubu7Iy0traHDqFazK0KtXLkS3bp1g6mpKaytrTF8+HCkpKSI+7OysjB9+nS4ubnB0NAQ9vb2mDFjBnJyclQe69ChQ+jZsyfMzc1hamqKV155BaGhoQAAT09PsTCi7OPp6an0nGFhYWIfbW1t2NnZISgoCFlZWXL9tm/fDk9PT5iZmUEikSA7O1tuf1paGgIDA+Hk5ARDQ0M4Oztj8eLFKC4uVvk6y59JHTJkiNi2fPly9O7dG0ZGRrCwsFB6XHp6Onx9fWFkZARra2vMnTtX7hnWjIwMvP/++3B1dYWWlpZ4715048YNjBw5Eo6OjpBIJNiwYYNCn40bNyIjI0Pl6yIiIiIiIiJqCgRBgEQiaegwqtXsilDnz59HcHAwLl26hNjYWMhkMgwaNAj5+fkAgIcPH+Lhw4dYu3Ytrl+/jqioKMTExCAwMFClcc6cOYPRo0dj5MiRuHLlChITE7F8+XLIZDIAwMGDB5GRkYGMjAxcuXIFAHD69GmxrappdK+88goyMjKQnp6OyMhIxMTEYNq0aXJ9CgoK4OPjgwULFig9x61bt1BWVoZt27bhxo0bWL9+PbZu3Vpp/6qUP5Oqr68vthUXF8PPz08hrnKlpaXw9fVFcXExLl68iJ07dyIqKgqLFi0S+xQVFcHKygoLFy5E586dlZ6noKAA7dq1w6pVq8TnYisyNzevdB8RERERERFRU3fz5k04OTk1dBjVanYLk8fExMhtR0VFwdraGomJiejbty9effVVfPfdd+J+Z2dnLF++HOPHj0dJSQl0dGp2y44dO4Y333wTc+fOFdtcXV0xfPhwAIClpaXYXlhYCABo2bJljYolOjo6cguR+fn5ITIyUq5P+ayhuLg4pefw8fGBj4+PuN2uXTukpKRgy5YtWLt2bbUxVGfJkiUAnt9fZU6dOoXk5GScPn0arVu3RpcuXbBs2TJ8/PHHCAsLg56eHhwdHbFx40YAQEREhNLzdOvWDd26dQMAfPLJJy8dNxEREREREVFTcvbsWVy7dg2zZs1q6FCq1eyKUBWVP2b3YlFIWR8zMzO5ApSjoyP8/f0RFham9BipVIrdu3fj+vXrePXVV+s05helpaXh5MmT0NPTe+lz5eTkVHkf6lJCQgI6deqE1q1bi22DBw/GtGnTcOPGDXh4eNRLHOWKiopQVFQkbufm5gIAZDKZOHutMSiPpTHF1Kwomd4qqZCK0tLSak9T3qcmfalxYg41A/PY9DGHmoF51AzMY/VkZWUKbWVQ/F7fUF/1q/qtwd8fjUdRUREyMzNRWlqKR48eISYmBitXrsSwYcMwYcKEhg6vWs26CFVWVobQ0FC8+eablRaK/vrrLyxbtgxBQUFy7c7OzmjVqlWl554+fTouXLiATp06wcHBAT179sSgQYMwbtw4ucfWauPatWswMTFBaWmpOItq3bp1L3XOu3fv4osvvqiTWVA1kZmZKVeAAiBuZ2Zm1ksML1q5cqU4e+tFp06dgpGRUb3HU53Y2NiGDqF5srZWbDohv52M5Bqf7sX16KhpYg41A/PY9DGHmoF51AzMY+WUf0t8qNii2FSvlP3WKCgoaIBISJmYmBjY2NhAR0cHLVq0QOfOnbFp0yZMnDgRWlqNf8WlZl2ECg4OxvXr1/H9998r3Z+bmwtfX1907NhRYcbTmTNnqjy3sbExjh8/jnv37uHcuXO4dOkSPvroI2zcuBEJCQkvVdhwc3PD0aNHUVhYiK+//hpJSUmYPn16rc/34MED+Pj4wM/PD1OmTKn1eZqy+fPnY/bs2eJ2bm4u7OzsMGjQIJiZmTVgZPJkMhliY2MxcOBA6OrqNnQ4zY+Sx0uj/OW3PdM8qz1NaWkpUlJS4ObmBm1t7ToJjeoXc6gZmMemjznUDMyjZmAeq+dY4WVRAJCELgptXRSb6kVVvzXKnxTRREEIqr5TA3pxiZuoqKhKl7xpKpptESokJATR0dGIj49H27ZtFfY/ffoUPj4+MDU1xaFDh2r9g9/Z2RnOzs6YPHkyPv30U7i6umLfvn2YNGlSrWPX09ODi4sLAGDVqlXw9fXFkiVLsGzZMpXP9fDhQ3h5eaF3797Yvn17rWNSlVQqFRdkL/fo0SNxX33T19dXOkNNV1e3URZ7GmtcGk8QFJsqpEGVL13a2tr8ktbEMYeagXls+phDzcA8agbmsXK6SmapaEHxO31Df81X9luDvz2orjT+uVp1TBAEhISE4NChQzh79qzS1eNzc3MxaNAg6Onp4ejRozAwMKiTsR0dHWFkZCS+ia+uLFy4EGvXrsVDFedtPnjwAJ6enujatSsiIyPrdeper169cO3aNTx+/Fhsi42NhZmZGTp27FhvcRARERERERFR/Wh2M6GCg4Oxe/duHDlyBKampuL6Q+bm5jA0NBQLUAUFBfj666+Rm5srTj20srISq/oDBgzAu+++i5CQEKXjhIWFoaCgAEOHDoWDgwOys7OxadMmyGQyDBw4sE6vqVevXnjttdewYsUKfPnllwCer6uUmZmJu3fvAni+jpSpqSns7e1haWkpFqAcHBywdu1a/Pnnn+L56mImUnp6OrKyspCeno7S0lIkJSUBAFxcXGBiYoJBgwahY8eO+OCDD7B69WpkZmZi4cKFCA4OlpuRVH5cXl4e/vzzTyQlJUFPT08sVBUXFyM5OVn884MHD5CUlAQTExNxthgRERERERERNbxmV4TasmULAMDT01OuPTIyEv7+/vjpp59w+fJlAFAoYqSmpsLR0REAcO/ePfz111+VjtOvXz9s3rwZEyZMwKNHj9CiRQt4eHjg1KlTcHNzq7sL+j+zZs2Cv78/Pv74Y9jZ2WHr1q1yC2337dsXwP+uMzY2Fnfv3sXdu3cVHkcUXnjkSCKRiMeoYtGiRdi5c6e4Xf62u3PnzsHT0xPa2tqIjo7GtGnT0KtXLxgbG2PixIlYunSp3HlefEteYmIidu/eDQcHB6SlpQF4/jjhi33Wrl2LtWvXol+/foiLi1MpZiIiIiIiIiJSn2ZXhBKUrOnyIk9Pz2r7ABCLIJXx8vKCl5dXjWJydHSs0ZjA8xlWFRdJB4AxY8ZgzJgx1fYr5+/vX21hKTU1FTo6OnjzzTdrFNuLarJgmoODA06cOFFln+ruiyr3joiIiIiIiIgaTrNbE4pq7sSJEwgKCkL79u2r7BcdHQ0TExNER0fXU2SqmTp1KkxMTBo6DCIiIiIiIqJmrdnNhKKaCw4OrrbP6tWrsXDhQgCAjY2NukOqlaVLl2LOnDkAGm+MRERERERERJqORSh6KdbW1rC2tm7oMKrUFGIkIiIiIiIi0nR8HI+IiIiIiIiIiNSORSgiIiIiIiIiIlI7Po5HRFRTQUGKTRUb2lV/GplMhuTkZDg6OkJXV7dOQqP6xRxqBuax6WMONQPzqBmYx9rp2tABELZvr9/xlPykqJGEhAT06dMHPj4+OH78uNielpYGJycncdvExAT29vbw9PREaGio3IvGoqKiMGnSJACAlpYWzMzM4OrqCl9fX8ycORPm5ua1C04FnAlFRERERERERNSIhYeHY/r06YiPj8fDhw8V9p8+fRoZGRn45ZdfsGLFCty8eROdO3fGmTNn5PqZmZkhIyMDf/zxBy5evIigoCDs2rULXbp0UXreusYiFBERERERERFRI5WXl4d9+/Zh2rRp8PX1RVRUlEKfli1bQiqVol27dnjnnXdw+vRp9OjRA4GBgSgtLRX7SSQSSKVS2NjYoEOHDggMDMTFixeRl5eHefPmqf1aWIQiIiIiIiIiImqkvv32W7i7u8PNzQ3jx49HREQEBEGo8hgtLS3MnDkTv/32GxITE6vsa21tjXHjxuHo0aNyBSt1YBGKiIiIiIiIiKiRCg8Px/jx4wEAPj4+yMnJwfnz56s9zt3dHcDzdaNq0vfp06f4+++/XyrW6rAIRURERERERETUCKWkpODKlSsYO3YsAEBHRwejR49GeHh4tceWz5aSSCR12vdl8O14RESVqfCqjO1K3mThfd9b5dOWT3FNS0uDtrZ2rUKjhsUcagbmseljDjUD86gZmEdF7Z48kdtOVPIuvK58PR5VIzw8HCUlJbC1tRXbBEGAvr4+vvzyyyqPvXnzJgDIvT2vqr5mZmZo2bLlywVcDc6EIiIiIiIiIiJqZEpKSrBr1y58/vnnSEpKEj+//PILbG1tsWfPnkqPLSsrw6ZNm+Dk5AQPD48qx3n8+DF2796N4cOHQ0tLvWUizoQiIiIiIiIiImpkoqOj8eTJEwQGBsLc3Fxu38iRIxEeHg4fHx8AwN9//43MzEwUFBTg+vXr2LBhA65cuYLjx4/LzU4UBAGZmZkQBAHZ2dlISEjAihUrYG5ujlWrVqn9mliEIiIiIiIiIiJqZMLDw+Ht7a1QgAKeF6FWr16N3NxcAIC39/NlQoyMjODg4AAvLy9s374dLi4ucsfl5ubCxsYGEokEZmZmcHNzw8SJEzFz5kyYmZmp/ZpYhCIiIiIiIiKiZilIybqvjcWxY8cq3de9e3dxMfHy/62Ov78//P396yK0WuOaUEREREREREREpHYsQlGtRUVFQSKRQCKRIDQ0tKHDUSosLEyMccOGDQ0dDhEREREREVGz1ayKUCtXrkS3bt1gamoKa2trDB8+HCkpKXJ9tm/fDk9PT5iZmUEikSA7O7tWY50/fx79+/eHpaUljIyM0L59e0ycOBHFxcXw9/cXCyPKPo6OjkrP+WLRR0tLCzY2Nhg9ejTS09Pl+h08eBCDBg1Cy5YtIZFIkJSUpHCuurpOMzMzZGRkYNmyZSqNX1hYiODgYLRs2RImJiYYOXIkHj16JNdnxowZ6Nq1K/T19dGlSxel4//666/4xz/+AQMDA9jZ2WH16tVy++fMmYOMjAy0bdu2VtdHRERERERERHWjWRWhzp8/j+DgYFy6dAmxsbGQyWQYNGgQ8vPzxT4FBQXw8fHBggULaj1OcnIyfHx88MYbbyA+Ph7Xrl3DF198AT09PZSWlmLjxo3IyMgQPwAQGRkpbv/444+Vnru86PPgwQN89913SElJgZ+fn1yf/Px89OnTB5999lml56mL6wQAiUQCqVQKU1NTlcafNWsWjh07hv379+P8+fN4+PAhRowYodAvICAAo0ePVnqO3NxcDBo0CA4ODkhMTMSaNWsQFhaG7du3i31MTEwglUrl3gZARERERERERPWvWS1MHhMTI7cdFRUFa2trJCYmom/fvgAgPlYWFxdX63FOnToFqVQqNyvH2dlZfHWioaGhwur2FhYWkEql1Z67vOgDADY2NggMDMSMGTOQm5srrmT/wQcfAADS0tIqPU9dXGdlqhs/JycH4eHh2L17N/r37w/geRGuQ4cOuHTpEnr27AkA2LRpEwDgzz//xK+//qpwnm+++QbFxcWIiIiAnp4eXnnlFSQlJWHdunUIasyryxERERERERE1Q82qCFVRTk4OAMDS0lKl4zw9PeHo6IioqCil+6VSKTIyMhAfHy8Wt9Th8ePHOHToELS1tZvUTJ/ExETIZDLxFZIA4O7uDnt7eyQkJIhFqOokJCSgb9++0NPTE9sGDx6Mzz77DE+ePEGLFi1qHFNRURGKiorE7fLXXMpkMshkshqfR93KY2lMMWk0iUR+U8ltLy0tVfm05cfU5lhqHJhDzcA8Nn3MoWZgHjUD86hIVlYmt10GxS+TjelrfVW/Nfj7g+pKsy1ClZWVITQ0FG+++SZeffVVlY61t7eHjY1Npfv9/Pxw8uRJ9OvXD1KpFD179sSAAQMwYcIEcbZSbeXk5MDExASCIKCgoADA87WTjI2NX+q89SkzMxN6enqwsLCQa2/dujUyMzNVOo+Tk5PCOcr3qVKEWrlyJZYsWaLQfurUKRgZGdX4PPUlNja2oUNoHqyt5TdPKHZJRnKtT19xTTpqephDzcA8Nn3MoWZgHjUD8/g/it8SHyq2KDY1OGW/Ncp/exK9rGZbhAoODsb169fx/fffq3zsrl27qtyvra2NyMhI/Otf/8LZs2dx+fJlrFixAp999hmuXLlSZQGrOqampvjpp58gk8nw3//+F9988w2WL19e6/PRc/Pnz8fs2bPF7dzcXNjZ2WHQoEEvXTisSzKZDLGxsRg4cCB0dXUbOhzNV2G2Y5S/YhfPNE+VT1taWoqUlBS4ubk1qVmM9D/MoWZgHps+5lAzMI+agXlU5Fjh5U9J6KLQp5L3LzWIqn5rlD8pQvSymmURKiQkBNHR0YiPj1frW9PatGmDDz74AB988AGWLVsGV1dXbN26VemMm5rS0tKCi4sLAKBDhw64d+8epk2bhv/85z91FbbaSaVSFBcXIzs7W2421KNHj2q0LtaL56n4Rr3ybVXOAwD6+vrQ19dXaNfV1W2UxZ7GGpfGEQT5TSW3/GW+ZDW1R2lJEXOoGZjHpo851AzMo2ZgHv9HV0v+PWBaUPwy2Ri/0iv7rcHfHlRXmtXb8QRBQEhICA4dOoSzZ88qPMqlTi1atICNjY3cm/jqwieffIJ9+/bhp59+qtPzqlPXrl2hq6uLM2fOiG0pKSlIT09Hr169anyeXr16IT4+Xu755NjYWLi5uan0KB4RERERERERqV+zmgkVHByM3bt348iRIzA1NRXXHzI3N4ehoSGA52sJZWZm4u7duwCAa9euwdTUFPb29uIC5hMmTECbNm2wcuVKpeNs27YNSUlJePfdd+Hs7IzCwkLs2rULN27cwBdffFGn12RnZ4d3330XixYtQnR0NAAgKysL6enpePh/DxiXP5ctlUrFGUI1uc7aqm58c3NzBAYGYvbs2bC0tISZmRmmT5+OXr16yS1KfvfuXeTl5SEzMxPPnj1DUlISAKBjx47Q09PD+++/jyVLliAwMBAff/wxrl+/jo0bN2L9+vUvFT8RERERERE1E4nb63e8rqq9yd3f3x87d+7Ehx9+iK1bt8rtCw4OxldffYWJEyciKioKnp6e6NKlCzZs2CDXLyoqCqGhocj+v0dEw8LCcPjwYfE3dn1qVjOhtmzZgpycHHh6esLGxkb87Nu3T+yzdetWeHh4YMqUKQCAvn37wsPDA0ePHhX7pKenIyMjo9Jxunfvjry8PEydOhWvvPIK+vXrh0uXLuHw4cPo169fnV/XrFmzcPz4cVy5cgUAcPToUXh4eMDX1xcAMGbMGHh4eMj9ha3JdXp6esLf31/leGoy/vr16zFs2DCMHDkSffv2hVQqxcGDB+XOM3nyZHh4eGDbtm24ffs2PDw84OHhIRa3zM3NcerUKaSmpqJr16746KOPsGjRIgQFqfYPNREREREREVFjZWdnh7179+LZs2diW2FhIXbv3g17e/sGjEx1zWomlFBhfRdlwsLCEBYWVmWfuLi4Kvd7eHiotEZTTeICnldAlRWFevbsKXeOyvq9qCbXmZqaWqsiVE3GNzAwwObNm7F58+ZK+1R3nwHgtddew4ULF1SMkIiIiIiIiKhpeP3113Hv3j0cPHgQ48aNAwAcPHgQ9vb29brMUF1oVjOhqOZu3LgBc3NzTJgwocp+OTk5MDExwccff1xPkalmxYoVMDExQXp6ekOHQkRERERERFQrAQEBiIyMFLcjIiIwadKkBoyodprVTCiquVdeeQW//vprlX1GjhyJPn36AIDcW+4ak6lTp2LUqFEAACsrqwaOhoiIiIiIiEh148ePx/z58/Hbb78BAH744Qfs3bu3Rk8QNSYsQlGtmZqawtTUtKHDqJKlpeVLL7RORERERERE1JCsrKzg6+uLqKgoCIIAX19ftGrVqqHDUhmLUEREREREREREjVxAQABCQkIAQOn6ymZmZsjJyVFoz87Ohrm5udrjqwmuCUVERERERERE1Mj5+PiguLgYMpkMgwcPVtjv5uaGn376SaH9p59+gqura32EWC3OhCIiqkxQkPymsj7tVD+tTCZDcnIyHB0doaurW6vQqGExh5qBeWz6mEPNwDxqBuaxel0bOgBq8rS1tXHz5k3xzxVNmzYNX375JWbMmIHJkydDX18fx48fx549e3Ds2DG5vs+ePUNSUpJcm6mpKZydndUWP8AiFBERERERERFRk2BmZlbpvnbt2iE+Ph6ffvopvL29UVxcDHd3d+zfvx8+Pj5yfW/fvg0PDw+5tgEDBuD06dNqibsci1BERERERERE1Dx1Vfq8Q6MRFRVV5f7Dhw/LbXfr1g2nTp2q8piwsDCEhYW9XGC1xDWhiIiIiIiIiIhI7ViEIiIiIiIiIiIitWMRioiIiIiIiIiI1I5rQhERAcD27YpNFR4P977vXSdDlZaWAgDS0tKUvtWCGj/mUDMwj00fc6gZmEfN0Nzz2O7JE4W2xArvw+vK1+MRcSYUERERERERERGpH4tQRERERERERESkdixCERERERERERGR2rEIRUREREREREREasciFBERERERERERqR2LUPRS/P39IZFIIJFIcPjw4YYORylPT08xxqSkpIYOh4iIiIiIiKhZanZFqJUrV6Jbt24wNTWFtbU1hg8fjpSUFLk+hYWFCA4ORsuWLWFiYoKRI0fi0aNHKo916NAh9OzZE+bm5jA1NcUrr7yC0NBQAPKFEWUfT09PpecMCwsT+2hra8POzg5BQUHIysqS67d9+3Z4enrCzMwMEokE2dnZCufKysrCuHHjYGZmBgsLCwQGBiIvL0/l6/Tx8UFGRgaGDBkiti1fvhy9e/eGkZERLCwslB6Xnp4OX19fGBkZwdraGnPnzkVJSYlcn7i4OLz++uvQ19eHi4sLoqKi5PY/ffoUoaGhcHBwgKGhIXr37o0ff/xRrs/Bgwdx5coVla+LiIiIiIiINFvi9vr9qOrFiR+6urpo3bo1Bg4ciIiICJSVlYn9HB0dsWHDBhQXF6NVq1ZYtWqV0vMtW7YMrVu3hkwmq+0teynNrgh1/vx5BAcH49KlS4iNjYVMJsOgQYOQn58v9pk1axaOHTuG/fv34/z583j48CFGjBih0jhnzpzB6NGjMXLkSFy5cgWJiYlYvny5mOiDBw8iIyMDGRkZYoHk9OnTYtvBgwcrPfcrr7yCjIwMpKenIzIyEjExMZg2bZpcn4KCAvj4+GDBggWVnmfcuHG4ceMGYmNjER0djfj4eAQFBal0nQCgr68PqVQKfX19sa24uBh+fn4KcZUrLS2Fr68viouLcfHiRezcuRNRUVFYtGiR2Cc1NRW+vr7w8vJCUlISQkNDMXnyZJw8eVLsM3nyZMTGxuI///kPrl27hkGDBsHb2xsPHjwQ+1haWsLKykrl6yIiIiIiIiJqaOUTP9LS0vDf//4XXl5emDlzJoYNG6YwkUNPTw/jx49HZGSkwnkEQUBUVBQmTJgAXV3d+gpfjk6DjNqAYmJi5LajoqJgbW2NxMRE9O3bFzk5OQgPD8fu3bvRv39/AEBkZCQ6dOiAS5cuoWfPnjUa59ixY3jzzTcxd+5csc3V1RXDhw8H8LwwUq6wsBAA0LJlS0il0mrPraOjI/Zr06YN/Pz8FP6Clc+4iouLU3qOmzdvIiYmBj/++CPeeOMNAMAXX3yBoUOHYu3atbC1ta3RdVZmyZIlAKAwc6ncqVOnkJycjNOnT6N169bo0qULli1bho8//hhhYWHQ09PD1q1b4eTkhM8//xwA0KFDB3z//fdYv349Bg8ejGfPnuG7777DkSNH0LdvXwDPZ4odO3YMW7Zswb/+9a+XugYiIiIiIiKihlY+8QN4XgN4/fXX0bNnTwwYMABRUVGYPHmyXP/AwEBs3LgR33//Pfr06SO2nz9/Hvfv30dgYGC9xv+iZjcTqqKcnBwA/ysKJSYmQiaTwdvbW+zj7u4Oe3t7JCQkiG2Ojo4ICwur9LxSqRQ3btzA9evX1RP4/0lLS8PJkyehp6en0nEJCQmwsLAQC1AA4O3tDS0tLVy+fLmuw1Q6fqdOndC6dWuxbfDgwcjNzcWNGzfEPi/mobxPeR5KSkpQWloKAwMDuT6Ghob4/vvv1XwFRERERERERA2jf//+6Ny5s9KnqDp16oRu3bohIiJCrj0yMhK9e/eGu7t7fYWpoNnNhHpRWVkZQkND8eabb+LVV18FAGRmZkJPT09hHaPWrVsjMzNT3HZ2dkarVq0qPff06dNx4cIFdOrUCQ4ODujZsycGDRqEcePGyT22VhvXrl2DiYkJSktLxVlU69atU+kcmZmZsLa2lmvT0dGBpaWl3HWqS2ZmplwBCoC4XT5+ZX1yc3Px7NkzmJqaolevXli2bBk6dOiA1q1bY8+ePUhISICLi4tK8RQVFaGoqEjczs3NBQDIZLIGe1ZWmfJYGlNMGkMiUWyqcJtLS0vrZKjy89TV+aj+MYeagXls+phDzcA8aobmnkfZC2vzlCuD/JfJxv4VvqrfGvz90Ti5u7vj119/VbovMDAQc+bMwaZNm2BiYoKnT5/iwIED2LRpUz1HKa9ZF6GCg4Nx/fr1Ws2aOXPmTJX7jY2Ncfz4cdy7dw/nzp3DpUuX8NFHH2Hjxo1ISEiAkZFRbcOGm5sbjh49isLCQnz99ddISkrC9OnTa32+puw///kPAgIC0KZNG2hra+P111/H2LFjkZiYqNJ5Vq5cKT5C+KJTp069VK7UJTY2tqFD0DwVirIAYH1CfjsZyXU6ZMWXIlDTwxxqBuax6WMONQPzqBmaax6Vf0t8KL/1UGmnRkfZb42CgoIGiISqIwgCJEr+YzoAjB07FrNmzcK3336LgIAA7Nu3D1paWhg9enQ9Rymv2RahQkJCxMW427ZtK7ZLpVIUFxcjOztbbjbUo0eParReU0XOzs5wdnbG5MmT8emnn8LV1RX79u3DpEmTah27np6eONNn1apV8PX1xZIlS7Bs2bIan0MqleLx48dybSUlJcjKyqrVdapKKpUqvLGu/A2E5eNLpVKFtxI+evQIZmZmMDQ0BPD8/p4/fx75+fnIzc2FjY0NRo8ejXbt2qkUz/z58zF79mxxOzc3F3Z2dhg0aBDMzMxUvj51kclkiI2NxcCBAxtsITmNpWT9sih/+W3PNM86Gaq0tBQpKSlwc3ODtrZ2nZyT6hdzqBmYx6aPOdQMzKNmaO55dFTyNvIkdJHb7tJFoUujUtVvjfInRahxuXnzJpycnJTuMzMzw3vvvYfIyEgEBAQgMjISo0aNgomJST1HKa/ZFaEEQcD06dNx6NAhxMXFKSSsa9eu0NXVxZkzZzBy5EgAz6v56enp6NWr10uN7ejoCCMjI7k38dWFhQsXon///pg2bVqNFxTv1asXsrOzkZiYiK5duwIAzp49i7KyMvTo0aNO46ts/OXLl+Px48fiY4GxsbEwMzNDx44dxT4nTshPRYmNjVWaB2NjYxgbG+PJkyc4efIkVq9erVI8+vr6Sh+T1NXVbZTFnsYaV5MmCIpNFW5xXX+h0tbWbpZf0jQJc6gZmMemjznUDMyjZmiuedTVUlxuWQvyXyabytd3Zb81+Nuj8Tl79iyuXbuGWbNmVdonMDAQnp6eiI6OxsWLF7FmzZp6jFC5ZleECg4Oxu7du3HkyBGYmpqK6w+Zm5vD0NAQ5ubmCAwMxOzZs2FpaQkzMzNMnz4dvXr1knsz3oABA/Duu+8iJCRE6ThhYWEoKCjA0KFD4eDggOzsbGzatAkymQwDBw6s02vq1asXXnvtNaxYsQJffvklgOfrKWVmZuLu3bsAnq8jZWpqCnt7e1haWqJDhw7w8fHBlClTsHXrVshkMoSEhGDMmDEv/WY8AEhPT0dWVhbS09NRWlqKpKQkAICLiwtMTEwwaNAgdOzYER988AFWr16NzMxMLFy4EMHBwWIxaOrUqfjyyy8xb948BAQE4OzZs/j2229x/PhxcZyTJ09CEAS4ubnh7t27mDt3Ltzd3V9qphkRERERERFRY1FUVITMzEyUlpbi0aNHiImJwcqVKzFs2DBMmDCh0uP69u0LFxcXTJgwAe7u7ujdu3c9Rq1cs3s73pYtW5CTkwNPT0/Y2NiIn3379ol91q9fj2HDhmHkyJHo27cvpFKpworz9+7dw19//VXpOP369cP9+/fFZA8ZMgSZmZk4deoU3Nzc6vy6Zs2ahR07duD3338HAGzduhUeHh6YMmUKgOd/+Tw8PHD06FHxmG+++Qbu7u4YMGAAhg4dij59+mD79u1y55VIJIhS8phSdRYtWgQPDw8sXrwYeXl58PDwgIeHB65evQrg+X8hiY6Ohra2Nnr16oXx48djwoQJWLp0qXgOJycnHD9+HLGxsejcuTM+//xz7NixA4MHDxb75OTkIDg4GO7u7pgwYQL69OmDkydPslJPREREREREGiEmJgY2NjZwdHSEj48Pzp07h02bNuHIkSNVzjyUSCQICAjAkydPEBAQUI8RV04iCEqeQSECkJqaCldXVyQnJ6N9+/ZK+/j7+yM7OxuHDx+u3+BUlJaWBicnJ/z888/oUoOHsXNzc2Fubo6cnJxGtybUiRMnMHToUBba6lqFAiwAbA+S3/a+710nQ5WWliI5ORkdO3ZsltPVNQFzqBmYx6aPOdQMzKNmaO55bPfkiUJbIrrKbXftqtClUanqt0Zj/X2kisLCQqSmpsLJyQkGBgYNHY5GUeXeNruZUFRzJ06cQFBQUKUFqHLR0dEwMTFBdHR0PUWmmiFDhuCVV15p6DCIiIiIiIiImrVmtyYU1VxwcHC1fVavXo2FCxcCAGxsbNQdUq3s2LEDz549AwDY29s3cDREREREREREzROLUPRSrK2txbfbNVZt2rRp6BCIiIiIiIiImj0+jkdERERERERERGrHIhQREREREREREakdi1BERERERERERKR2XBOKiAgAgoIUmyo2tKuboWQyGZKTk+Ho6Kjw+ltqGphDzcA8Nn3MoWZgHjUD86ioa0MHQNQIcSYUERERERERERGpHYtQRERERERERESkdixCERERERERERGR2nFNKCIiIiIiIiJqlrbX83iKK9FWzd/fHzt37lRov3PnDlxcXLBy5UosXLgQq1atwty5c+X6REVFYdKkSQAALS0tmJmZwdXVFb6+vpg5cybMzc2VjqOjowNLS0u89tprGDt2LPz9/aGlVTdzmFiEIqLmabv8/91sV/L/Bt73vdUydGlpKQAgLS0N2traahmD1Is51AzMY9PHHGoG5lEzNLc8tnvyRG47Ucky5F25MjnVER8fH0RGRsq1WVlZAQAiIiIwb948REREKBShAMDMzAwpKSkQBAHZ2dm4ePEiVq5cicjISPzwww+wtbVVGKe0tBSPHj1CTEwMZs6ciQMHDuDo0aPQ0Xn5EhIfxyMiIiIiIiIiaqT09fUhlUrlPtra2jh//jyePXuGpUuXIjc3FxcvXlQ4ViKRQCqVwsbGBh06dEBgYCAuXryIvLw8zJs3T+k4bdq0weuvv44FCxbgyJEj+O9//4uoqKg6uRYWoYiIiIiIiIiImpjw8HCMHTsWurq6GDt2LMLDw2t0nLW1NcaNG4ejR4+Ksxgr079/f3Tu3BkHDx6si5BZhCIiIiIiIiIiaqyio6NhYmIifvz8/JCbm4sDBw5g/PjxAIDx48fj22+/RV5eXo3O6e7ujqdPn+Lvv/+uUd+0tLSXuQQR14QiIiIiIiIiImqkvLy8sGXLFnHb2NgYe/bsgbOzMzp37gwA6NKlCxwcHLBv3z4EBgZWe05BEAA8f1yvJn1r0q8mWIQiIiIiIiIiImqkjI2N4eLiItcWHh6OGzduyC0WXlZWhoiIiBoVoW7evAkzMzO0bNmyRn2dnJxUD1wJFqGIiIiIiIiIiJqIa9eu4erVq4iLi4OlpaXYnpWVBU9PT9y6dQvu7u6VHv/48WPs3r0bw4cPh5ZW1as0nT17FteuXcOsWbPqJHauCUW1lpaWBolEAolEgi5dujR0OErFxcWJMQ4fPryhwyEiIiIiIiJ6KeHh4ejevTv69u2LV199Vfz07dsX3bp1k1ugXBAEZGZmIiMjAzdv3kRERAR69+4Nc3NzrFq1Su68RUVFyMzMxIMHD/DTTz9hxYoVeOeddzBs2DBMmDChTmJnEaqC+Ph4vPXWW7C1tYVEIsHhw4cV+jx69Aj+/v6wtbWFkZERfHx8cOfOHZXH+uWXX/D222/D2toaBgYGcHR0xOjRo/H48WOEhYWJxZPKPsq8WHSRSCSwsrLC0KFDce3aNZWvs6ZOnz6NM2fOiNs3btzAyJEj4ejoCIlEgg0bNig9bvPmzXB0dISBgQF69OiBK1euyO0vLCxEcHAwWrZsCRMTE4wcORKPHj2S6/Pjjz9iwIABsLCwQIsWLTB48GD88ssv4v7evXsjIyMDo0aNqvX1ERERERERETUGxcXF+PrrrzFy5Eil+0eOHIldu3ZBJpMBAHJzc2FjY4M2bdqgV69e2LZtGyZOnIiff/4ZNjY2csfGxMTAxsYGjo6O8PHxwblz57Bp0yYcOXIE2tradRI/H8erID8/H507d0ZAQABGjBihsF8QBAwfPhy6uro4cuQIzMzMsG7dOnh7eyM5ORnGxsY1GufPP//EgAEDMGzYMJw8eRIWFhZIS0vD0aNHkZ+fjzlz5mDq1Kli/27duiEoKAhTpkyp0flTUlJgZmaGhw8fYu7cufD19cXdu3ehp6dXo+tURcuWLeWeIy0oKEC7du3g5+dX6ZS9ffv2Yfbs2di6dSt69OiBDRs2YPDgwUhJSYG1tTUAYNasWTh+/Dj2798Pc3NzhISEYMSIEfjhhx8AAHl5efDx8cHbb7+Nr776CiUlJVi8eDEGDx6M33//Hbq6utDT04NUKoWhoSGKiope6jqJiIiIiIhIswQ1dADViIqKktvW09PDX3/9VWn/efPmYd68eQAAf39/+Pv713icimOpA4tQFQwZMgRDhgypdP+dO3dw6dIlXL9+Ha+88goAYMuWLZBKpdizZw8mT55co3F++OEH5OTkYMeOHeJCYk5OTvDy8hL7mJiYiH/W1taGqakppFJpjc5vbW0NCwsLSKVShIaG4u2338atW7fw2muv1eg6X0a3bt3QrVs3AMAnn3yitM+6deswZcoUTJo0CQCwdetWHD9+HBEREfjkk0+Qk5OD8PBw7N69G/379wcAREZGokOHDrh06RJ69uyJW7duISsrC0uXLoWdnR0AYPHixXjttdfw22+/KSzcRkREREREREQNh0UoFZXPpjEwMBDbtLS0oK+vj++//14sQvn7+yMtLQ1xcXFKzyOVSlFSUoJDhw7hvffeq7PXHVaUk5ODvXv3AoA4C6qhFRcXIzExEfPnzxfbtLS04O3tjYSEBABAYmIiZDIZvL29xT7u7u6wt7dHQkICevbsCTc3N7Rs2RLh4eFYsGABSktLER4ejg4dOsDR0VGlmIqKiuRmSuXm5gIAZDKZOI2xMSiPpTHF1GRV+GdOouSWlpaWqmXo8vOq6/ykfsyhZmAemz7mUDMwj5qhueVRVlYmt10GxS+TTe0re1W/Nfj7g+oKi1AqKi+EzJ8/H9u2bYOxsTHWr1+PP/74AxkZGWI/GxsblFX4F9OLevbsiQULFuD999/H1KlT0b17d/Tv3x8TJkxA69atXzrOtm3bAnj+2B0AvP3221Wujl+f/vrrL5SWlipcZ+vWrXHr1i0AQGZmJvT09GBhYaHQJzMzEwBgamqKuLg4DB8+HMuWLQMAtG/fHidPnpR7TWVNrFy5EkuWLFFoP3XqFIyMjFQ6V32IjY1t6BCavv977FPcPKHYJRnJag0hJSVFrecn9WMONQPz2PQxh5qBedQMzSWPit8SHyq2KDY1Ccp+axQUFDRAJKSJWIRSka6uLg4ePIjAwEBYWlpCW1sb3t7eGDJkCARBEPutXLmy2nMtX74cs2fPxtmzZ3H58mVs3boVK1asQHx8PDp16vRScV64cAFGRka4dOkSVqxYga1bt77U+RqjZ8+eITAwEG+++Sb27NmD0tJSrF27Fr6+vvjxxx9haGhY43PNnz8fs2fPFrdzc3NhZ2eHQYMGwczMTB3h14pMJkNsbCwGDhwIXV3dhg6naavwvHOUv2IXzzRPtQxdWlqKlJQUuLm51dkCf1S/mEPNwDw2fcyhZmAeNUNzy6NjdrbcdhK6KPRppC8Qr1RVvzXKnxQhelksQtVC165dkZSUhJycHBQXF8PKygo9evTAG2+8ofK5WrZsCT8/P/j5+WHFihXw8PDA2rVrsXPnzpeK0cnJCRYWFnBzc8Pjx48xevRoxMfHv9Q560qrVq2gra2t8Ka7R48eiWteSaVSFBcXIzs7W2421It9du/ejbS0NCQkJEBLS0tsa9GiBY4cOYIxY8bUOCZ9fX3o6+srtOvq6jbKYk9jjatJeaFoDACCktup7i9Q2trazeJLmiZjDjUD89j0MYeagXnUDM0lj7pa8i+a14Lil8mm+nVd2W8N/vaguqJVfReqjLm5OaysrHDnzh1cvXoV77zzzkudT09PD87OzuIjdHUlODgY169fx6FDh+r0vLWlp6eHrl274syZM2JbWVkZzpw5g169egF4XujT1dWV65OSkoL09HSxT0FBAbS0tOTW0yrfrupRSCIiIiIiIiKqf5wJVUFeXh7u3r0rbqempiIpKQmWlpawt7cHAOzfvx9WVlawt7fHtWvXMHPmTAwfPhyDBg0Sj5s/fz4ePHiAXbt2KR0nOjoae/fuxZgxY+Dq6gpBEHDs2DGcOHECkZGRdXpNRkZGmDJlChYvXozhw4dDIpHU6Dprq7i4GMnJyeKfHzx4gKSkJJiYmIhvrJs9ezYmTpyIN954A927d8eGDRuQn58vvi3P3NwcgYGBmD17NiwtLWFmZobp06ejV69e6NmzJwBg4MCBmDt3LoKDgzF9+nSUlZVh1apV0NHRkXvLIBERERERERE1PBahKrh69apcAaN8naCJEyci6v/WkMnIyMDs2bPx6NEj2NjYYMKECfjnP/8pd56MjAykp6dXOk7Hjh1hZGSEjz76CL///jv09fXRvn177NixAx988EGdX1dISAjWrVuH/fv3Y9SoUTW6zrCwMERFRSEtLU2lsR4+fAgPDw9xe+3atVi7di369esnvi1w9OjR+PPPP7Fo0SJkZmaiS5cuiImJkVusfP369dDS0sLIkSNRVFSEwYMH46uvvhL3u7u749ixY1iyZAl69eoFLS0teHh4ICYmBjY2NireISIiIiIiIiJSJxahKvD09JRbYFyZGTNmYMaMGVX2iaqw6HFF7dq1w/bt22scV00LQZXFb2dnJ/dazZpcZ2pqKjw9PWscYzlHR8dqzw08L4yFhIRUut/AwACbN2/G5s2bK+0zcOBADBw4UOUYiYiIiIiIiKh+cU0oUkoQBMTFxWHZsmXV9u3duzd69+5dD1Gp7sKFCzAxMcE333zT0KEQERERERERqcTf3x8SiUThc/fuXXHf1KlTFY4LDg6GRCKBv7+/2Obp6YnQ0FCFvlFRUXIvBAsLC0MXNb3ekTOhSCmJRILffvutyj5t27bFnTt3AEDpm+UagzfeeANJSUkAABMTk4YNhoiIiIiIiBqX7Yn1O15QV5UP8fHxUVg72srKCsDzp5727t2L9evXw9DQEABQWFiI3bt3v/R6z+rAIhTVmo6OjrjQeGNlaGjY6GMkIiIiIiIiqoy+vj6kUqnSfa+//jru3buHgwcPYty4cQCAgwcPwt7eHk5OTvUZZo3wcTwiIiIiIiIioiYqICBAbqZURESE+Ob5xoZFKCIiIiIiIiKiRio6OhomJibix8/PT27/+PHj8f333+O3337Db7/9hh9++AHjx49voGirxsfxiKh5CgqS31TWp516hpbJZEhOToajoyN0dXXVMwipFXOoGZjHpo851AzMo2Zo7nlUfZUfoprz8vLCli1bxG1jY2O5/VZWVvD19UVUVBQEQYCvry9atWpV32HWCItQRERERERERESNlLGxcbVrHQcEBCAkJAQAsHnzZqV9zMzMkJOTo9CenZ0Nc3Pzlw+0Bvg4HhERERERERFRE+bj44Pi4mLIZDIMHjxYaR83Nzf89NNPCu0//fQTXF1d1R0iAM6EIiIiIiIiIiJq0rS1tXHz5k3xz8pMmzYNX375JWbMmIHJkydDX18fx48fx549e3Ds2DG5vs+ePUNSUpJcm6mpKZydnV8qThahiIiIiIiIiIiaODMzsyr3t2vXDvHx8fj000/h7e2N4uJiuLu7Y//+/fDx8ZHre/v2bXh4eMi1DRgwAKdPn36pGFmEIiIiIiIiIqLmKahxLysfFRVVq30AcPjwYYW2bt264dSpU1UeFxYWhrCwsOqDqwUWoYhI823frthU4XV43ve96ykYoLS0FACQlpZW6VRZatyYQ83APDZ9zKFmYB41gybnsd2TJwptiRXeh9e1cdcxiBoNLkxORERERERERERqxyIUERERERERERGpHYtQRERERERERESkdixCERERERERERGR2rEIRUREREREREREasciFNVaXFwcJBIJJBIJhg8f3tDhKBUWFibGuGHDhoYOh4iIiIiIiKjZYhGqgvj4eLz11luwtbWFRCLB4cOHFfrk5eUhJCQEbdu2haGhITp27IitW7eqPNYvv/yCt99+G9bW1jAwMICjoyNGjx6Nx48fyxVPKvso82JhSCKRwMrKCkOHDsW1a9cU+m7evBmOjo4wMDBAjx49cOXKFZWvAQBSUlIQFRUlbtfkHgqCgEWLFsHGxgaGhobw9vbGnTt35PpkZWVh3LhxMDMzg4WFBQIDA5GXlyfur+weGRsbi33mzJmDjIwMtG3btlbXRkRERERERER1g0WoCvLz89G5c2ds3ry50j6zZ89GTEwMvv76a9y8eROhoaEICQnB0aNHazzOn3/+iQEDBsDS0hInT57EzZs3ERkZCVtbW+Tn54vFk/JP27ZtsXTpUrm2qqSkpCAjIwMnT55EUVERfH19UVxcLO7ft28fZs+ejcWLF+Onn35C586dMXjwYDx+/LjG11DO2toaFhYW4nZN7uHq1auxadMmbN26FZcvX4axsTEGDx6MwsJCsc+4ceNw48YNxMbGIjo6GvHx8QgKChL3V7xHGRkZ6NixI/z8/MQ+JiYmkEql0NbWVvm6iIiIiIiIiKju6DR0AI3NkCFDMGTIkCr7XLx4ERMnToSnpycAICgoCNu2bcOVK1fw9ttv12icH374ATk5OdixYwd0dJ6nwcnJCV5eXmIfExMT8c/a2towNTWFVCqt0fnLC0NSqRShoaF4++23cevWLbz22msAgHXr1mHKlCmYNGkSAGDr1q04fvw4IiIi8Mknn9RojMpUdw8FQcCGDRuwcOFCvPPOOwCAXbt2oXXr1jh8+DDGjBmDmzdvIiYmBj/++CPeeOMNAMAXX3yBoUOHYu3atbC1tYWJiYncPfrll1+QnJxcq1lpRERERERERKRenAlVC71798bRo0fx4MEDCIKAc+fO4fbt2xg0aJDYx9/fXyxSKSOVSlFSUoJDhw5BEAS1xZqTk4O9e/cCAPT09AAAxcXFSExMhLe3t9hPS0sL3t7eSEhIUFss5VJTU5GZmSk3vrm5OXr06CGOn5CQAAsLC7EABQDe3t7Q0tLC5cuXlZ53x44dcHV1xT/+8Q/1XgARERERERFRPfD391e6DM3du3fl9unq6qJ169YYOHAgIiIiUFZWJnceR0dHbNiwAcXFxWjVqhVWrVqldLxly5ahdevWkMlkarkezoSqhS+++AJBQUFo27YtdHR0oKWlhX//+9/o27ev2MfGxkYh6S/q2bMnFixYgPfffx9Tp05F9+7d0b9/f0yYMAGtW7d+6RjL10DKz88HALz99ttwd3cHAPz1118oLS1VGKd169a4devWS49dnczMTHG8iuOX78vMzIS1tbXcfh0dHVhaWop9XlRYWIhvvvmm1rO4ioqKUFRUJG7n5uYCAGQymdr+4auN8lgaU0xNgpI11CQVbmFpaWk9BfO/sepzTKpbzKFmYB6bPuZQMzCPmkGT8yhT8ruuDPJfJjXh63lVvzU0+fdHIrbX63hdEVR9pwp8fHwQGRkp12ZlZSW3r7S0FI8ePUJMTAxmzpyJAwcO4OjRo+KTV+X09PQwfvx4REZGKvx+FgQBUVFRmDBhAnR1dVWOsyZYhKqFL774ApcuXcLRo0fh4OCA+Ph4BAcHw9bWVpzds3LlymrPs3z5csyePRtnz57F5cuXsXXrVqxYsQLx8fHo1KnTS8V44cIFGBkZ4dKlS1ixYoXGP6J26NAhPH36FBMnTqzV8StXrsSSJUsU2k+dOgUjI6OXDa/OxcbGNnQITUuFgiYAWJ+Q305Gcj0F8z8pKSn1PibVLeZQMzCPTR9zqBmYR82giXlU/i3xofzWQ6WdmiRlvzUKCgoaIBIqp6+vX+nSPC/ua9OmDV5//XX07NkTAwYMQFRUFCZPnqxwTGBgIDZu3Ijvv/8effr0EdvPnz+P+/fvIzAwUD0XAhahVPbs2TMsWLAAhw4dgq+vLwDgtddeQ1JSEtauXSv3iFlNtGzZEn5+fvDz88OKFSvg4eGBtWvXYufOnS8Vp5OTEywsLODm5obHjx9j9OjRiI+PBwC0atUK2traePTokdwxjx49qvGaUy+jfIxHjx7BxsZGbvwuXbqIfSoukl5SUoKsrCylMe7YsQPDhg2r9Syy+fPnY/bs2eJ2bm4u7OzsMGjQIJiZmdXqnOogk8kQGxuLgQMHqq0yrZFeeHuj2OQvv+2Z5lkfkQB4/l8IU1JS4ObmxkXzmyjmUDMwj00fc6gZmEfNoMl5dMzOVmhLQhe57S5dFLo0OVX91ih/UoSahv79+6Nz5844ePCg0iJUp06d0K1bN0RERMgVoSIjI9G7d2/xKSp1YBFKReWPZ2lpyS+npa2tXeXjdzWhp6cHZ2dn8RG6uhIcHIyVK1fi0KFDePfdd6Gnp4euXbvizJkzGD58OACgrKwMZ86cQUhISJ2OrYyTkxOkUinOnDkjFp1yc3Nx+fJlTJs2DQDQq1cvZGdnIzExEV27dgUAnD17FmVlZejRo4fc+VJTU3Hu3DmV3k5Ykb6+PvT19RXadXV1G2Wxp7HG1WgpWXdNqHD7GuLLkra2tsZ9SWtumEPNwDw2fcyhZmAeNYMm5lFXS3EpZS3If5nUpK/myn5r8LdHw4qOjpZ7KdeQIUOwf//+Ko9xd3fHr7/+Wun+wMBAzJkzB5s2bYKJiQmePn2KAwcOYNOmTXUWtzIsQlWQl5eHu3fvitupqalISkqCpaUl7O3tYWZmhn79+mHu3LkwNDSEg4MDzp8/j127dmHdunXicfPnz8eDBw+wa9cupeNER0dj7969GDNmDFxdXSEIAo4dO4YTJ04oPOv5soyMjDBlyhQsXrwYw4cPh0QiwezZszFx4kS88cYb6N69OzZs2ID8/HzxbXkvo7p7KJFIEBoain/9619o3749nJyc8M9//hO2trZiUaxDhw7w8fHBlClTsHXrVshkMoSEhGDMmDGwtbWVGy8iIgI2NjbVvtWQiIiIiIiIqKnx8vLCli1bxG1jY+NqjxEEARIla+OWGzt2LGbNmoVvv/0WAQEB2LdvH7S0tDB69Og6ibkyLEJVcPXqVXh5eYnb5Y9oTZw4EVH/90jP3r17MX/+fIwbNw5ZWVlwcHDA8uXLMXXqVPG4jIwMpKenVzpOx44dYWRkhI8++gi///479PX10b59e+zYsQMffPBBnV9XSEgI1q1bh/3792PUqFEYPXo0/vzzTyxatAiZmZno0qULYmJi5B5n8/f3R1paGuLi4lQaqyb3cN68ecjPz0dQUBCys7PRp08fxMTEwMDAQDzum2++QUhICAYMGAAtLS2MHDlSoSpbVlaGqKgo+Pv7a9x/cSEiIiIiIiIyNjaGi4uLSsfcvHkTTk5Ole43MzPDe++9h8jISAQEBCAyMhKjRo2Sm3GlDixCVeDp6QlByaM7L5JKpdXOVopSsgbNi9q1a4ft22u+Cn9aWlqN+lUWv52dncIbDUJCQqp8/C41NVWumFRTNbmHEokES5cuxdKlSyvtY2lpid27d1d5Hi0tLfz+++8qx0hERERERESkic6ePYtr165h1qxZVfYLDAyEp6cnoqOjcfHiRaxZs0btsSk+3EoEICcnB/fu3cOcOXOq7du2bVuMHTu2HqJS3YoVK2BiYlLlrDQiIiIiIiKipqioqAiZmZl48OABfvrpJ6xYsQLvvPMOhg0bhgkTJlR5bN++feHi4oIJEybA3d0dvXv3Vnu8nAlFSpmbm+OPP/6osk+PHj1w584dAFD7lL3amjp1KkaNGgUAsLKyauBoiIiIiIiIiOpOTEwMbGxsoKOjgxYtWqBz587YtGkTJk6cqPBCtYokEgkCAgKwYMECzJ8/v17iZRGKas3Q0FDl51Lrm6WlJSwtLRs6DCIiIiIiImqEuiKooUOoUlVL/URFRVW7FFC5ypb4mT9/fr0VoAA+jkdERERERERERPWARSgiIiIiIiIiIlI7Po5HRJovSHGKrUJLu3qJBAAgk8mQnJwMR0dH6Orq1t/AVGeYQ83APDZ9zKFmYB41Q3PLY9eGDoCoieJMKCIiIiIiIiIiUjsWoYiIiIiIiIiISO1YhCIiIiIiIiIiIrVjEYqIiIiIiIiIiNSORSgiIiIiIiIiIlI7vh2PiDTP9u3ym4ovx4P3fe96CkZRaWkpACAtLQ3a2toNFgfVHnOoGZjHpo851AzMo2bQpDxub5cot+2X6KfQpytfj0dUK5wJRUREREREREREasciFBERERERERFRI+Tv7w+JRIKpU6cq7AsODoZEIoG/v79c34ofHx8f8RhHR0dIJBLs3btX4XyvvPIKJBIJoqKi1HU5fByPiIiIiIiIiJqpxMTq+9SlWjzLaWdnh71792L9+vUwNDQEABQWFmL37t2wt7eX6+vj44PIyEi5Nn19fYXzRUZGYsyYMWLbpUuXkJmZCWNjY5XjUwVnQhERERERERERNVKvv/467OzscPDgQbHt4MGDsLe3h4eHh1xffX19SKVSuU+LFi3k+owbNw7nz5/H77//LrZFRERg3Lhx0NFR71wlFqGIiIiIiIiIiBqxgIAAuRlOERERmDRpUq3O1bp1awwePBg7d+4EABQUFGDfvn0ICAiok1irwiIUEREREREREVEjNn78eHz//ff47bff8Ntvv+GHH37A+PHjFfpFR0fDxMRE7rNixQqFfgEBAYiKioIgCDhw4ACcnZ3RpUsXtV9Hky9CxcfH46233oKtrS0kEgkOHz6s0EfZwlwSiQRr1qxRebzo6Gj069cPpqamMDIyQrdu3RQW7UpLS5Mbx9LSEv369cOFCxeqPHdNj7tx4wZGjhwpLii2YcMGhXOtXLkS3bp1g6mpKaytrTF8+HCkpKSodK2qXMf+/fvh7u4OAwMDdOrUCSdOnFBpLEA+T2ZmZujWrRuOHDki1ycjIwPvv/8+XF1doaWlhdDQUIXz1OT+EBERERERETUVVlZW8PX1RVRUFCIjI+Hr64tWrVop9PPy8kJSUpLcR9mi5r6+vsjLy0N8fDwiIiLqZRYUoAFFqPz8fHTu3BmbN2+utE9GRobcJyIiAhKJBCNHjlRprC+++ALvvPMO3nzzTVy+fBm//vorxowZg6lTp2LOnDkK/U+fPo2MjAzEx8fD1tYWw4YNw6NHj6odp7rjCgoK0K5dO6xatQpSqVTpOc6fP4/g4GBcunQJsbGxkMlkGDRoEPLz81W65prEc/HiRYwdOxaBgYH4+eefMXz4cAwfPhzXr19XeazIyEhkZGTg6tWrePPNN/Hee+/h2rVr4v6ioiJYWVlh4cKF6Ny5s9Jz1OT+EBERERERETUl5bOXdu7cWWnRyNjYGC4uLnIfS0tLhX46Ojr44IMPsHjxYly+fBnjxo1Td/gANKAINWTIEPzrX//Cu+++W2mfiotyHTlyBF5eXmjXrl2Nx/n999/x0UcfITQ0FCtWrEDHjh3h4uKCjz76CGvWrMHnn3+Oy5cvyx3TsmVLSKVSvPrqq1iwYAFyc3MV+ihT3XHdunXDmjVrMGbMGIVV7svFxMTA398fr7zyCjp37oyoqCikp6cjsRYr/1cXz8aNG+Hj44O5c+eiQ4cOWLZsGV5//XV8+eWXKo9lYWEBqVQKV1dXLFu2DCUlJTh37py439HRERs3bsSECRNgbm6u9Bw1uT9ERERERERETYmPjw+Ki4shk8kwePDglz5fQEAAzp8/j3feeUdh8XJ1afJFKFU9evQIx48fR2BgoFy7p6cn/P39Kz3uwIEDkMlkSmc8ffjhhzAxMcGePXuUHvvs2TPs2rULAKCnp1fjWGt7nDI5OTkAoLQC+rLxJCQkwNvbW67v4MGDkZCQUOuxSkpKEB4erjAWERERERERUXOkra2NmzdvIjk5Gdra2kr7FBUVITMzU+7z119/Ke3boUMH/PXXX3ILnqubet+91wjt3LkTpqamGDFihFy7vb09bGxsKj3u9u3bMDc3V9pHT08P7dq1w+3bt+Xae/fuDS0tLRQUFEAQBHTt2hUDBgyoNsbaHleZsrIyhIaG4s0338Srr76q8vHVxZOZmYnWrVvLHdO6dWtkZmaqPNbYsWOhra2NZ8+eoaysDI6Ojhg1apTK51FVUVERioqKxO3c3FwAgEwmg0wmU/v4NVUeS2OKqVGSSOQ3ldyu0tLSegqm8rEbMgZ6OcyhZmAemz7mUDMwj5pBk/KoXeG7Y1mZ4pdJTfw6XtVvDf7+aDzMzMyq3B8TE6NQt3Bzc8OtW7eU9m/ZsmWdxVYTza4IFRERgXHjxsHAwECuvXyGT13at28f3N3dcf36dcybNw9RUVHQ1dVV23GVCQ4OxvXr1/H999/X6vi6jqcq69evh7e3N+7fv49Zs2Zh06ZNLzV7q6ZWrlyJJUuWKLSfOnUKRkZGah9fVbGxsQ0dQuNmbS2/qWSd/GQk11MwlVP1ZQHU+DCHmoF5bPqYQ83APGoGTchj92T5JzEeQvHL5MOH9RVN/VP2W6OgoKABIqknXbs2dARVqvgitIpefDlbVFRUtf3T0tKq3J+dnV2juGqrWRWhLly4gJSUFOzbt0/lY11dXZGTk4OHDx/C1tZWbl9xcTHu3bsHLy8vuXY7Ozu0b98e7du3R0lJCd59911cv3692nWKanucMiEhIYiOjkZ8fDzatm2r8vE1iUcqlSosuP7o0aNaLQoulUrFxdMiIyMxdOhQJCcnw7pCUaGuzZ8/H7Nnzxa3c3NzYWdnh0GDBlVbaa5PMpkMsbGxGDhwoNoKgRqhwr94o/wVu3imedZHJEqVlpYiJSUFbm5ulU6jpcaNOdQMzGPTxxxqBuZRM2hSHqMck+S2hycNV+hTD2+yr3dV/dYof1KE6GU1qyJUeHg4unbtWulb1aoycuRIfPzxx/j888/x+eefy+3bunUr8vPzMXbs2EqPf++997Bo0SJ89dVXmDVrVo3Hre1xgiBg+vTpOHToEOLi4uDk5FTjY1WNp1evXjhz5gxCQ0PFfrGxsejVq9dLjdW9e3d07doVy5cvx8aNG1/qXNXR19dXWuTT1dVtlMWexhpXoyEI8ptKblVj+HKkra3dKOKg2mMONQPz2PQxh5qBedQMmpDH0grfHbW0FL9MavJXcWW/Nfjbg+pKk1+YPC8vD0lJSUhKSgIApKamIikpCenp6XL9cnNzsX//fkyePFnpeSZMmID58+dXOo69vT1Wr16NDRs24NNPP8WtW7dw7949rFu3DvPmzcNHH32EHj16VHq8RCLBjBkzsGrVKpWmMio7rri4WLzm4uJiPHjwAElJSbh79654XHBwML7++mvs3r0bpqam4oJkz549q/HYNY1n5syZiImJweeff45bt24hLCwMV69eRUhIyEuNBQChoaHYtm0bHjx4ILaVX3teXh7+/PNPJCUlITn5f49W1eT+EBEREREREVH9avJFqKtXr8LDwwMeHh4AgNmzZ8PDwwOLFi2S67d3714IglDpbKX09HRkZGRUOVZoaCgOHTqECxcu4I033sCrr76K3bt3Y8uWLVi7dm21sU6cOBEymQxffvllDa9O+XEPHz4UrzkjIwNr166Fh4eHXIFty5YtyMnJgaenJ2xsbMTPi48i+vv7w9PTU6VYlMXTu3dv7N69G9u3b0fnzp1x4MABHD58WG4R9LCwMDg6Oqo8lo+PD5ycnLB8+XKxrfzaExMTsXv3bnh4eGDo0KHi/prcHyIiIiIiIiKqX03+cTxPT08IFR69USYoKAhBQUGV7o+Li6vReG+//TbefvvtKvs4OjoqjcnIyAhZWVkvfVxl/V5Uk3uSmpqqsI5VbeIBAD8/P/j5+VU5VnUFL2VjSSQS3Lx5s9p+L6rJ/SEiIiIiIiKi+tXki1BUOzk5Obh37x6OHz+u9rEEQUBcXFyt385HRERERERERE0fi1DNlLm5Of744496GUsikeC3336rl7GIiIiIiIiIqHFq8mtCERERERERERFR48ciFBERERERERERqR2LUEREREREREREpHYsQhERERERERERNUJbt26FqakpSkpKxLa8vDzo6uoqvIE+Li4OEokE9+7dg6OjIyQSCSQSCbS1tWFra4vAwEA8efKknq9AHhcmJyLNExQkv6msT7t6iUQpmUyG5ORkODo6QldXt+ECoVpjDjUD89j0MYeagXnUDJqUx1UVvyh2bZg4qH4kJtbveF1V/Pvk5eWFvLw8XL16FT179gQAXLhwAVKpFJcvX0ZhYSEMDAwAAOfOnYO9vT2cnZ0BAEuXLsWUKVNQWlqK27dvIygoCDNmzMB//vOfOr0mVXAmFBERERERERFRI+Tm5gYbGxvExcWJbXFxcXjnnXfg5OSES5cuybV7eXmJ26amppBKpWjTpg28vLwwceJE/PTTT/UZvgIWoYiIiIiIiIiIGikvLy+cO3dO3D537hw8PT3Rr18/sf3Zs2e4fPmyXBHqRQ8ePMCxY8fQo0ePeom5MixCERERERERERE1Ul5eXvjhhx9QUlKCp0+f4ueff0a/fv3Qt29fcYZUQkICioqK5IpQH3/8MUxMTGBoaIi2bdtCIpFg3bp1DXQVz7EIRURERERERETUSHl6eiI/Px8//vgjLly4AFdXV1hZWaFfv37iulBxcXFo164d7O3txePmzp2LpKQk/Prrrzhz5gwAwNfXF6WlpQ11KVyYnIiIiIiIiIiosXJxcUHbtm1x7tw5PHnyBP369QMA2Nraws7ODhcvXsS5c+fQv39/ueNatWoFFxcXAED79u2xYcMG9OrVC+fOnYO3t3e9XwfAIhQRNXXbtys2VXgdnvf9hvkXbGXK/8tDWloatLW1Gzgaqg3mUDMwj00fc6gZmEfN0FTz2C5R8btkYrtVctuqvs2MSB28vLwQFxeHJ0+eYO7cuWJ737598d///hdXrlzBtGnTqjxH+T+bz549U2usVWERioiIiIiIiIioEfPy8kJwcDBkMpk4EwoA+vXrh5CQEBQXFyssSv706VNkZmZCEAT8/vvvmDdvHqysrNC7d+/6Dl/ENaGIiIiIiIiIiBoxLy8vPHv2DC4uLmjdurXY3q9fPzx9+hRubm6wsbGRO2bRokWwsbGBra0thg0bBmNjY5w6dQotW7as7/BFnAlFRERERERERM1SU3nc0tHREYIgKLQ7ODgobU9LS6uHqFTHmVBERERERERERKR2LEIREREREREREZHasQhFRERERERERERq16SLUPHx8Xjrrbdga2sLiUSCw4cPK+138+ZNvP322zA3N4exsTG6deuG9PT0Wo25cuVKaGtrY82aNQr7oqKiIJFI4OPjI9eenZ0NiUSCuLg4sU0ikYgfY2NjtG/fHv7+/khMTKw2BkdHR/FYIyMjdOrUCTt27JDrU1hYCH9/f3Tq1Ak6OjoYPnx4ra7X399fHEtXVxdOTk6YN28eCgsL5fplZWVh3LhxMDMzg4WFBQIDA5GXl6fSWGFhYeJY2trasLOzQ1BQELKysuT6bd++HZ6enjAzM4NEIkF2drbCuZYvX47evXvDyMgIFhYWql42EREREREREdWxJl2Eys/PR+fOnbF58+ZK+9y7dw99+vSBu7s74uLi8Ouvv+Kf//wnDAwMajVmREQE5s2bh4iICKX7dXR0cPr0aZw7d67ac0VGRiIjIwM3btzA5s2bkZeXhx49emDXrl3VHrt06VJkZGTg+vXrGD9+PKZMmYL//ve/4v7S0lIYGhpixowZ8Pb2rvkFKuHj44OMjAzcv38f69evx7Zt27B48WK5PuPGjcONGzcQGxuL6OhoxMfHIygoSOWxXnnlFWRkZCA9PR2RkZGIiYnBtGnT5PoUFBTAx8cHCxYsqPQ8xcXF8PPzUziWiIiIiIiIiBpGk3473pAhQzBkyJAq+3z66acYOnQoVq9eLbY5OzvXarzz58/j2bNnWLp0KXbt2oWLFy+id+/ecn2MjY0xatQofPLJJ7h8+XKV57OwsIBUKgXwfHbToEGDMHHiRISEhOCtt95CixYtKj3W1NRUPPbjjz/G6tWrERsbK94PY2NjbNmyBQDwww8/KJ0tVFP6+vriWHZ2dvD29kZsbCw+++wzAM9nmsXExODHH3/EG2+8AQD44osvMHToUKxduxa2trY1HktHR0ccq02bNvDz80NkZKRcn9DQUACQm1lW0ZIlSwA8n51GRERERERERA2vSRehqlNWVobjx49j3rx5GDx4MH7++Wc4OTlh/vz5co+n+fv7Iy0trcqiBgCEh4dj7Nix0NXVxdixYxEeHq5QhAKeP1bm4uKCAwcO4L333lMp5lmzZmHXrl2IjY3FqFGjanSNhw4dwpMnT6Cnp6fSWLVx/fp1XLx4EQ4ODmJbQkICLCwsxAIUAHh7e0NLSwuXL1/Gu+++W6ux0tLScPLkyXq5rqKiIhQVFYnbubm5AACZTAaZTKb28WuqPJbGFFODk0gUmyrcntLS0noKpmbK42lscVHNMYeagXls+phDzcA8aoammkcZtBXaysrkv0w2l6/eVf3W4O8PqisaXYR6/Pgx8vLysGrVKvzrX//CZ599hpiYGIwYMQLnzp1Dv379AAA2NjYoKyur8ly5ubk4cOAAEhISAADjx4/HP/7xD2zcuBEmJiZyfW1tbTFz5kx8+umnKq/F5O7uDuB5AaYqH3/8MRYuXIiioiKUlJTA0tISkydPVmmsmoqOjoaJiQlKSkpQVFQELS0tfPnll+L+zMxMWFtbyx2jo6MDS0tLZGZmqjTWtWvXYGJigtLSUnHdqXXr1r38RVRj5cqV4uypF506dQpGRkZqH19VsbGxDR1C41Hh7x4AWJ+Q305Gcj0Fo5qUlJSGDoFeEnOoGZjHpo851AzMo2ZoanlM1uuu2PhQ/svkw4f1FEwjoey3RkFBQQNEQppIo4tQ5YWld955B7NmzQIAdOnSBRcvXsTWrVvFItTKlSurPdeePXvg7OyMzp07i+dxcHDAvn37EBgYqND/448/xrZt2xAREVGjGU3lBEEA8Hzh8qrMnTsX/v7+yMjIwNy5c/H//t//g4uLS43HUYWXlxe2bNmC/Px8rF+/Hjo6Ohg5cqRaxnJzc8PRo0dRWFiIr7/+GklJSZg+fbpaxnrR/PnzMXv2bHE7NzcXdnZ2GDRoEMzMzNQ+fk3JZDLExsZi4MCB0NXVbehwGgclj1xG+ctve6Z51kckNVZaWoqUlBS4ublBW1vxv75R48ccagbmseljDjUD86gZmmoeHZOiFNqSHMPktrt0qZdQGlxVvzXKnxQhelkaXYRq1aoVdHR00LFjR7n2Dh064Pvvv1fpXOHh4bhx4wZ0dP53y8rKyhAREaG0CGVhYYH58+djyZIlGDZsWI3HuXnzJgDAycmpyn6tWrWCi4sLXFxcsH//fnTq1AlvvPGGwrXWBWNjY7HAFRERgc6dOyM8PFy8bqlUisePH8sdU1JSgqysLHF9p5rS09MTx1q1ahV8fX2xZMkSLFu2rA6upHL6+vrQ19dXaNfV1W2UxZ7GGleD+L/CrVxThVvTWL8IaWtrN9rYqGaYQ83APDZ9zKFmYB41Q1PLoy4UHx/U0pL/MtncvnYr+63B3x5UV5r02/Gqo6enh27duilMCb19+7bcmkbVuXbtGq5evYq4uDgkJSWJn7i4OCQkJODWrVtKj5s+fTq0tLSwcePGGo+1YcMGmJmZqfRGOzs7O4wePRrz58+v8TG1paWlhQULFmDhwoV49uwZAKBXr17Izs5GYmKi2O/s2bMoKytDjx49Xmq8hQsXYu3atXjY3ObAEhEREREREWmYJj0TKi8vD3fv3hW3U1NTkZSUBEtLS9jb2wN4/tja6NGj0bdvX3h5eSEmJgbHjh2TW4R8/vz5ePDgAXbt2qV0nPDwcHTv3h19+/ZV2NetWzeEh4djzZo1CvsMDAywZMkSBAcHKz1vdnY2MjMzUVRUhNu3b2Pbtm04fPgwdu3aBQsLCxXuBDBz5ky8+uqruHr1qrhAeHJyMoqLi5GVlYWnT58iKSkJwPNHCV+Gn58f5s6di82bN2POnDno0KEDfHx8MGXKFGzduhUymQwhISEYM2aMSm/GU6ZXr1547bXXsGLFCnEdqszMTGRmZoq5v3btGkxNTWFvbw9LS0sAQHp6OrKyspCeno7S0lLx2l1cXBTW8CIiIiIiIqLm6f79+/U6Xrt27ep1vMamSc+Eunr1Kjw8PODh4QEAmD17Njw8PLBo0SKxz7vvvoutW7di9erV6NSpE3bs2IHvvvsOffr0EftkZGQgPT1d6RjFxcX4+uuvK10DaeTIkdi1a1elbwuYOHFipX/JJk2aBBsbG7i7u2PatGkwMTHBlStX8P7779fo+l/UsWNHDBo0SO7ahw4dCg8PD7Ho9uK9Ap4vfi6RSKp9K2BFOjo6CAkJwerVq5Gfnw8A+Oabb+Du7o4BAwZg6NCh6NOnD7Zv3y53nEQiQZSS9XuqM2vWLOzYsQO///47AGDr1q3w8PDAlClTAAB9+/aFh4cHjh49Kh6zaNEieHh4YPHixcjLyxOv/erVqyqPT0REREREREQvTyIIShZUoWbh3LlzGDFiBO7fv48WLVqodazU1FS4uroiOTkZ7du3V+tYdSE3Nxfm5ubIyclpdAuTnzhxAkOHDuVz2eUqFDsBYHuQ/Lb3/Zo/3lofSktLkZycjI4dOzapNRPof5hDzcA8Nn3MoWZgHjVDU81ju0TF75KJ7VbJbXftWl/RNKyqfms01t9HqigsLERqaiqcnJxgYGAgtnMm1Mur7N4q06RnQtHLOXHiBBYsWKD2AlT5WEFBQU2iAEVEREREREREda9JrwlFL0fZOlbqUtm6WERERERERETUPHAmFBERERERERERqR2LUEREREREREREpHYsQhERERERERERkdpxTSgiatqCghSbKjY0shdQyGQyJCcnw9HRkW85bKKYQ83APDZ9zKFmYB41Q5PNY4U34QFAM3kZHlGDYBGKiIiIiIiIiJqldu0a2X+x1nB8HI+IiIiIiIiIqJFJT0+HiYlJpZ/09PSGDlFlnAlFRERERERERNTI2NraIikpqcr9TQ2LUEREREREREREjYyOjg5cXFwaOow6xcfxiIiIiIiIiIhI7TgTioialu3b5TcVX44H7/ve9RRM7ZSWlgIA0tLSoK2t3cDRUG0wh5qBeWz6mEPNUJd5bHf6SV2ERLUhKQOsAUQlAULjneuQ2FX+3Xdd+So8onrVeP/tQEREREREREREGoNFKCIiIiIiIiIiUjsWoYiIiIiIiIiISO1YhCIiIiIiIiIiIrVjEYqIiIiIiIiIiNSORSgiIiIiIiIiokYsISEB2tra8PX1lWtPS0uDRCKBtbU1nj59KrevS5cuCAsLE7c9PT0hkUggkUigr6+PNm3a4K233sLBgwfr4xIANHARKj4+Hm+99RZsbW0hkUhw+PBhhT7+/v7iTSr/+Pj4qDxWxXNIJBL06dNHYf+lS5fkjisqKkLLli0hkUgQFxcH4H9JTkpKUhjH09MToaGh4rajoyM2bNhQ4zhf/EthYGAAV1dXrFy5EoIgyPVLT0+Hr68vjIyMYG1tjblz56KkpKTG4wDy91ZXVxdOTk6YN28eCgsL5fotX74cvXv3hpGRESwsLJSea8aMGejatSv09fXRpUsXleIoFxYWJsajra0NOzs7BAUFISsrS67f9u3b4enpCTMzM0gkEmRnZyucKysrC+PGjYOZmRksLCwQGBiIvLy8WsVFREREREREGmr/J/X7qaXw8HBMnz4d8fHxePjwocL+p0+fYu3atdWeZ8qUKcjIyMC9e/fw3XffoWPHjhgzZgyCgoJqHZsqGrQIlZ+fj86dO2Pz5s1V9vPx8UFGRob42bNnT63Gi4yMlDvP0aNH5fbb2dkhMjJSru3QoUMwMTGp1Xi1Vf6XIiUlBfPnz8eiRYuwdetWcX9paSl8fX1RXFyMixcvYufOnYiKisKiRYtUHqv83t6/fx/r16/Htm3bsHjxYrk+xcXF8PPzw7Rp06o8V0BAAEaPHq1yDC965ZVXkJGRgfT0dERGRiImJkZh3IKCAvj4+GDBggWVnmfcuHG4ceMGYmNjER0djfj4+Hr7h4qIiIiIiIioruTl5WHfvn2YNm0afH19ERUVpdBn+vTpWLduHR4/flzluYyMjCCVStG2bVv07NkTn332GbZt24Z///vfOH36tJqu4H8atAg1ZMgQ/Otf/8K7775bZT99fX1IpVLx06JFi1qNZ2FhIXceS0tLuf0TJ07E3r178ezZM7EtIiICEydOrNV4tVX+l8LBwQGTJk3Ca6+9htjYWHH/qVOnkJycjK+//hpdunTBkCFDsGzZMmzevBnFxcUqjVV+b+3s7DB8+HB4e3vLjQUAS5YswaxZs9CpU6dKz7Np0yYEBwejXbt2ql1sBTo6OpBKpWjTpg28vb3h5+enEE9oaCg++eQT9OzZU+k5bt68iZiYGOzYsQM9evRAnz598MUXX2Dv3r1KK8ZEREREREREjdW3334Ld3d3uLm5Yfz48YiIiFB4Wmrs2LFwcXHB0qVLVT7/xIkT0aJFi3p5LK9JrAkVFxcHa2truLm5Ydq0afj777/l9nt6esLf3/+lx+natSscHR3x3XffAXj+yFt8fDw++OCDlz53bQiCgAsXLuDWrVvQ09MT2xMSEtCpUye0bt1abBs8eDByc3Nx48aNWo93/fp1XLx4UW6shpSWloaTJ0+qHE9CQgIsLCzwxhtviG3e3t7Q0tLC5cuX6zpMIiIiIiIiIrUJDw/H+PHjATx/miknJwfnz5+X6yORSLBq1Sps374d9+7dU+n8WlpacHV1RVpaWl2FXCkdtY/wknx8fDBixAg4OTnh3r17WLBgAYYMGSIuygUA9vb2sLGxqfZcY8eOFY8BgK+//hrDhw+X6xMQEICIiAiMHz8eUVFRGDp0KKysrOr0mqrz1VdfYceOHSguLoZMJoOBgQFmzJgh7s/MzJQrQAEQtzMzM1UaKzo6GiYmJigpKUFRURG0tLTw5ZdfvvxF1NK1a9dgYmKC0tJScW2qdevWqXSOzMxMWFtby7Xp6OjA0tKy0vtTVFSEoqIicTs3NxcAIJPJIJPJVBpfncpjaUwx1TuJRH5Tya0oLS2tp2Bqpzy+xh4nVY451AzMY9PHHGqGusyjTFL20ueg2im/9409B2Vl8l8em/PX6oqq+q3RrH9/NLCUlBRcuXIFhw4dAvD8t+3o0aMRHh4OT09Pub6DBw9Gnz598M9//hO7d+9WaRxBECCp8FtLHRp9EWrMmDHinzt16oTXXnsNzs7OiIuLw4ABAwAAu3btqtG51q9fD29vb3FbWeFq/Pjx+OSTT3D//n1ERUVh06ZNL3kFqhs3bhw+/fRTPHnyBIsXL0bv3r3Ru3dvtYzl5eWFLVu2ID8/H+vXr4eOjg5GjhyplrFqws3NDUePHkVhYSG+/vprJCUlYfr06Wofd+XKlViyZIlC+6lTp2BkZKT28VVV8RHFZqVCgdH6hGKXZCTXUzAvJyUlpaFDoJfEHGoG5rHpYw41Q13kMdm6+j6kXrFWqv1H8XpXYXkOrtahSNlvjYKCggaIhIDns6BKSkpga2srtgmCAH19faUTSFatWoVevXph7ty5NR6jtLQUd+7cQbdu3eok5qo0+iJURe3atUOrVq1w9+5dsQhVU1KpFC4uLlX2admyJYYNG4bAwEAUFhZiyJAhCq85NDMzAwDk5OQoHJ+dnQ1zc3OV4qrI3NxcjPPbb7+Fi4sLevbsKRbQpFIprly5InfMo0ePxH2qMDY2FseKiIhA586dER4ejsDAwJe6htrS09MT41m1ahV8fX2xZMkSLFu2rMbnkEqlCouxlZSUICsrq9L7M3/+fMyePVvczs3NhZ2dHQYNGiTmuzGQyWSIjY3FwIEDoaur29DhNIwKi/BF+St28UzzrI9Iaq20tBQpKSlwc3OTm51JTQdzqBmYx6aPOdQMdZlHx7jsugmKVCaTlCHWKhMD/5RCV2i8q74kVXiTdy1f7K2RqvqtUf6kCNWvkpIS7Nq1C59//jkGDRokt2/48OHYs2cPfHx85Nq7d++OESNG4JNPav4mvp07d+LJkyf1MiGlyRWh/vjjD/z99981evyutgICAjB06FB8/PHHSv+P0NLSEq1atUJiYiL69esntufm5uLu3btwdXWts1hMTEwwc+ZMzJkzBz///DMkEgl69eqF5cuX4/Hjx+JjZ7GxsTAzM0PHjh1rPZaWlhYWLFiA2bNn4/3334ehoWFdXUatLVy4EP3798e0adPkKr9V6dWrF7Kzs5GYmIiuXbsCAM6ePYuysjL06NFD6TH6+vrQ19dXaNfV1W2UxZ7GGle9qLAAn6DkNjSVHyLa2tpNJlZSjjnUDMxj08ccaoa6yGNjLn40F7qCVqPOg5aW/JfH5vqVuirKfms0298eDSw6OhpPnjxBYGCgwmSXkSNHIjw8XKEIBQDLly/HK6+8Ah0dxZJPQUEBMjMzUVJSgj/++AOHDh3C+vXrMW3aNHh5eantWso16L8d8vLykJSUhKSkJABAamoqkpKSkJ6eLu6fO3cuLl26hLS0NJw5cwbvvPMOXFxcMHjwYPE8EyZMwPz58+ssLh8fH/z5559Vrio/e/ZsrFixAt988w3u3buHK1euYNy4cbCyssKIESPk+j548EC8zvLPkydPahzPhx9+iNu3b4sLpg8aNAgdO3bEBx98gF9++QUnT57EwoULERwcrLSQogo/Pz9oa2tj8+bNYlt6erqYl9LSUvEa8vLyxD53795FUlISMjMz8ezZM7GPqm/rq6hXr1547bXXsGLFCrEtMzMTSUlJuHv3LoDn60glJSUhKysLANChQwf4+PhgypQpuHLlCn744QeEhIRgzJgxNS5kERERERERETWk8PBweHt7K33aauTIkbh69arSWWqurq4ICAgQ11l+0b///W/Y2NjA2dkZI0aMQHJyMvbt24evvvpKLddQUYPOhLp69apcpa38caiJEyciKioK2tra+PXXX7Fz505kZ2fD1tYWgwYNwrJly+SKLenp6dDSqrt6mkQiQatWrarsM2/ePJiYmOCzzz7DvXv3YGlpiTfffBPnzp1TmEG0du1arF27Vq7tP//5j7i6fXUsLS0xYcIEhIWFYcSIEdDW1kZ0dDSmTZuGXr16wdjYGBMnTpQrmqWlpcHJyQnnzp1TWKysKjo6OggJCcHq1asxbdo0GBsbY9GiRdi5c6fYx8PDAwDkzj158mS51fnL+6SmpsLR0RHA8/saGRmp8psMZ82aBX9/f3z88cews7PD1q1b5dZv6tu3LwDInfubb75BSEgIBgwYAC0tLYwcObJB1vciIiIiIiKiRsxvVUNHUKljx45Vuq979+4Q/u8pEaHC0yIAsG3bNmzbtk2uLS4urk7jqw2JoCxaavLOnTuHESNG4P79+2jRokVDh4PU1FS4uroiOTkZ7du3b+hwqpWbmwtzc3Pk5OQ0ujWhTpw4gaFDhzbfKbHbt8tvBil28b7vrdjYiJSWliI5ORkdO3bk4yNNFHOoGZjHpo851Ax1mcd2p2v+tAHVLZmkDCesH2LoY9tG/The4v8t11GuwmazVtVvjcb6+0gVhYWFSE1NhZOTEwwMDBo6HI2iyr1tvP92oJdy4sQJLFiwoFEUoIDn8QQFBTWJAhQRERERERER1b0mtzA51cyaNWsaOgQ5wcHBDR0CERERERERETUgzoQiIiIiIiIiIiK1YxGKiIiIiIiIiIjUjkUoIiIiIiIiIiJSO64JRURNS5D86/CUvBwPaFcvkdSaTCZDcnIyHB0dm+9bDps45lAzMI9NH3OoGeo0j0q/GFC9kMmAEw8B/y5AI/7nkS/DI2pYnAlFRERERERERERqxyIUERERERERERGpHYtQRERERERERESkdixCERERERERERE1Yr///jsCAgJga2sLPT09ODg4YObMmfj777/FPp6enpBIJJBIJDAwMICrqytWrlwJQRAaMHJ5XJiciIiIiIiIiJqlT7C/XsdbBT+Vj7l//z569eoFV1dX7NmzB05OTrhx4wbmzp2L//73v7h06RIsLS0BAFOmTMHSpUtRVFSEs2fPIigoCBYWFpg2bVpdX0qtsAhFRI3X9u2KTRXeeuN937uegqk7paWlAIC0tDRoa2s3cDRUG8yhZmAeG792p59U3UFSBlgDiEoCBE7wb7JeIo+JXeXfddaVrz4jIg0UHBwMPT09nDp1CoaGhgAAe3t7eHh4wNnZGZ9++im2bNkCADAyMoJUKgUATJo0CV9++SViY2MbTRGK/29NRERERERERNQIZWVl4eTJk/h//+//iQWoclKpFOPGjcO+ffsUHrkTBAEXLlzArVu3oKenV58hV4lFKCIiIiIiIiKiRujOnTsQBAEdOnRQur9Dhw548uQJ/vzzTwDAV199BRMTE+jr66Nv374oKyvDjBkz6jPkKrEIRURERERERETUiNV0cfFx48YhKSkJP/zwA4YMGYJPP/0UvXv3VnN0NcciFBERERERERFRI+Ti4gKJRIKbN28q3X/z5k20aNECVlZWAABzc3O4uLigW7du+Pbbb/Hll1/i9OnT9RlylViEIiIiIiIiIiJqhFq2bImBAwfiq6++wrNnz+T2ZWZm4ptvvsHo0aMhkUgUjjUxMcHMmTMxZ86cGs+kUjcWoYiIiIiIiIiIGqkvv/wSRUVFGDx4MOLj4/H7778jJiYGAwcORJs2bbB8+fJKj/3www9x+/ZtfPfdd/UYceVYhCIiIiIiIiIiaqTat2+Pq1evol27dhg1ahScnZ0RFBQELy8vJCQkwNLSstJjLS0tMWHCBISFhaGsrKweo1ZOpyEHj4+Px5o1a5CYmIiMjAwcOnQIw4cPr7T/1KlTsW3bNqxfvx6hoaEqjaVsatqbb76J77//Xm5/QkICevbsKfYpKiqCra0tsrKycO7cOXh6eiItLQ1OTk74+eef0aVLF7lzenp6okuXLtiwYQMAwNHREaGhoTWO19PTE+fPnwcA6Ovrw97eHpMmTcInn3widw0zZszADz/8gOvXr6NDhw5ISkqSO09hYSGmTp2KxMRE3Lx5E8OGDcPhw4drFMOL/P39sXPnTgCAjo4O2rZtCz8/PyxduhQGBgZiv9u3b2Pu3Ln44YcfUFxcjNdeew3Lli2Dl5dXjceKiorCpEmTADzPR+vWrdG3b1+sWbMG9vb2Yr+DBw9i69atSExMRFZWltI8FBYW4qOPPsLevXvFivFXX32F1q1bq3wPiIiIiIiISDOtgl9Dh1AjDg4OiIqKqrJPXFyc0vatW7fWfUC11KAzofLz89G5c2ds3ry52r6HDh3CpUuXYGtrW+vxIiMjkZGRIX6OHj0qt9/Ozg6RkZEK45qYmNR6zNqYMmUKMjIykJKSgvnz52PRokVK/9IEBAT8f/buPKzG9P8D+Pu0l1KKnCIVUTGEzFCzCC0IY98pjIyvvRlLGLKGMRgj22gZg2GMZTC2LJHv2CbTkGjGkgxlGdQo6jid3x++PT+nc1rO6ZyW4/26rq7Lcz/3c9+f53xq4jP3cz8YMGCA0jGkUilMTU0xceJE+Pr6liuezp07IyMjA7du3cLKlSuxYcMGzJ07V65Pt27d8OrVK5w4cQKJiYnw8PBAt27dkJmZqdJcNWvWREZGBu7du4ddu3YhNTUV/frJ/0chJycHH3zwAZYuXVrsOFOmTMH+/fuxc+dOnDp1Cvfv30fv3r1VioWIiIiIiIiINKdSi1BdunTBwoUL0atXrxL73bt3DxMmTMDWrVthaGio9nxWVlYQi8XCV9Ela0FBQdi+fbvcZl/R0dEICgpSe051mJmZQSwWw9HRESNGjECLFi0QFxcn12f16tUYN24cGjZsqHSMGjVqYN26dRg9ejTEYnG54jE2NoZYLIaDgwN69uwJX19fuXgeP36Mv/76CzNmzECLFi3QuHFjLFmyBLm5uUhOTlZpLpFIBLFYDDs7O3h7e2PUqFG4cOECsrOzhT7Dhg3DnDlzii2uZWVlISoqCitWrEDHjh3h6emJmJgY/Prrrzh37px6HwIRERERERERlUulPo5XFgUFBRg2bBimTp2KZs2aKe3j4+MDJyenUpemlcbT0xNOTk7YtWsXhg4divT0dJw+fRqRkZFYsGBBucZWh0wmw5kzZ3D9+nU0bty4wudXJjk5Gb/++iscHR2FNhsbG7i6umLz5s1o3bo1jI2NsWHDBtja2sLT01PtuR4+fIg9e/ZAX18f+vr6Zb4uMTEREolErkjl5uaGBg0aKDxuWSgvLw95eXnCcWHRSyKRQCKRqH0PmlYYS1WKSauUPEYrKnLrUqm0goLRnMKYq2Ps9BpzqBuYx6pPIip574rC86X1o6qtPHksKJD/i8Hb8lekquit+3uqDioph8wraUqVL0ItXboUBgYGmDhxYrF9GjRoADs7u1LHGjRokFwxY8uWLQp7UI0cORLR0dEYOnQoYmNj0bVrV9SpU0ft+NWxdu1abNq0Cfn5+ZBIJDAxMSnx/rXtwIEDMDc3x6tXr5CXlwc9PT2sWbNGOC8SiXDs2DH07NkTFhYW0NPTg62tLQ4fPoxatWqpNFdWVhbMzc0hk8mQm5sL4PX+VzVq1CjzGJmZmTAyMoKVlZVce926dYt9PDAiIgLz5s1TaD969CjMzMzKfgMVpOjKOJ1la6vYdFD+OAUpFRSM5qWmplZ2CFROzKFuYB6rrhTFXwNKxdVR7fF/qprUyuP9+yUdUiV4a/6eqsOU5bDw32ZE5VWli1CJiYn4+uuvcenSJaUbixfavHlzmcZbuXKl3OoYZYWroUOHYsaMGbh16xZiY2OxevVq1QMvpyFDhmDWrFl4+vQp5s6dC29vb3h7e1d4HIU6dOiAdevWIScnBytXroSBgQH69OkjnJfJZBg3bhxsbW2RkJAAU1NTbNq0Cd27d8fFixfLVCAsZGFhgUuXLkEikeDQoUPYunVria+b1JSwsDCEhoYKx9nZ2XBwcIC/vz9q1qyp9fnLSiKRIC4uDn5+fuV6NLXaULK6MTZY/tgnzaciItEoqVSK1NRUuLq6qrTKj6oO5lA3MI9Vn1P8sxLPS0QFiKuTCb9HYhjK+NLn6qo8eUwq8nKaIodUgd66v6fqoJJy+Ob2KETlUaWLUAkJCXj48KHcm9GkUik+++wzrFq1CmlpaSqNJxaL4eLiUmIfGxsbdOvWDaNGjcLLly/RpUsX/Pvvv3J9CosSWVlZCtc/e/YMlpaWKsVVlKWlpRDnjz/+CBcXF7Rr167cG4yrq0aNGkI80dHR8PDwQFRUFEaNGgUAOHHiBA4cOICnT58Kn83atWsRFxeH7777DjNmzCjzXHp6esJc7u7uuHnzJsaOHYvvv/++zGOIxWLk5+fj2bNncquhHjx4UOz+WMbGxjA2NlZoNzQ0rJK/RKtqXBonkyk2Fbnt6vwPR1UfNaWqhznUDcxj1VXWgoShTI9FKB2gTh719OT/YvA2/PWoqntr/p6qw5TlkDklTanSv62HDRuGy5cvIykpSfiyt7fH1KlTceTIEa3NO3LkSMTHx2P48OFK/1JqbW2N2rVrIzExUa49OzsbN27cQJMmTTQWi7m5OSZNmoTPP/8cMiX/IK9oenp6mDlzJmbPni1s4F64NFNPT0+hb0FB+fZomDFjBnbs2IFLly6V+RpPT08YGhri+PHjQltqairS09Ph5eVVrniIiIiIiIiISD2VuhLq+fPnuHHjhnB8+/ZtJCUlwdraGg0aNICNjQ1sbGzkrjE0NIRYLIarq6vQNnz4cNSrVw8REREaiatz58549OhRiY9hhYaGYvHixahbty7atWuHf/75BwsWLECdOnXQu3dvub737t1DUlKSXJujo2OZ90saM2YMFixYgF27dqFv374AgBs3buD58+fIzMzEixcvhPGbNm0KIyMjAEBKSgry8/Px5MkT/Pvvv0KfluVcp9yvXz9MnToVkZGR+Pzzz+Hl5YVatWohKCgIc+bMgampKb799lvcvn0bgYGB5ZrLwcEBvXr1wpw5c3DgwAEAwJMnT5Ceno77/3vov3Avj8K3HlpaWmLUqFEIDQ2FtbU1atasiQkTJsDLy0vppuREREREREREpH2VWoT67bff0KFDB+G4cE+eoKAgld50l56errAKpzxEIhFq165dYp9p06bB3NwcS5cuxc2bN2FtbY33338fJ0+ehKmpqVzf5cuXY/ny5XJt33//PYYOHVqmeKytrTF8+HCEh4ejd+/e0NPTwyeffIJTp04JfVq1agXgdSHPyckJANC1a1fcuXNHoU/hiqq0tDQ4Ozvj5MmT8PHxKVMsAGBgYIDx48dj2bJlGDt2LGrXro3Dhw9j1qxZ6NixIyQSCZo1a4aff/4ZHh4ewnVOTk4IDg5GeHh4mecCgClTpsDLywsXLlzAe++9h3379mHEiBHC+YEDBwIA5s6dK4y9cuVK6OnpoU+fPsjLy0NAQADWrl2r0rxEREREREREpDkiWVV4xosqxcmTJ9G7d2/cunVL5bfYqSo3Nxc2NjY4dOiQSgWvypKdnQ1LS0tkZWVVuY3JDx48iK5du74dz2Vv3KjYFCJ/7HurcvZKKw+pVIqUlBQ0bdqU+9BUU8yhbmAeq76Gx56WeF4iKsBB2/vo+tCee0JVY+XJY6Knp9xxkUOqQG/d31N1UEk5rKr/PlLFy5cvcfv2bTg7O8PExKSyw9Epqny2/G39Fjt48CBmzpyp9QIU8Lrg1bFjx2pRgCIiIiIiIiKqbFKpFN7e3gpb/mRlZcHBwQGzZs0CABw4cADt27eHhYUFzMzM8O677yo8XZaWlgaRSCR8WVtbo3379khISKio2wFQxd+OR9r15ZdfVthcgYGB5d4fioiIiIiIiEiTdpb9Ze4a0W9J2fvq6+sjNjYWLVu2xNatWzFkyBAAwIQJE2BtbY25c+fim2++weTJkzF9+nSsW7cORkZG+Pnnn/Hpp58iOTlZYWugY8eOoVmzZnj8+DEWLVqEbt264c8//0TdunU1eZvFYhGKiIiIiIiIiKgKatKkCZYsWYIJEyagY8eOuHDhArZv346LFy/iwYMH+OyzzzB58mQsXrxYuOazzz6DkZERJk6ciH79+qFt27bCORsbG+GlXjNnzsT27dtx/vx59OjRo0Luh4/jERERERERERFVURMmTICHhweGDRuGkJAQzJkzBx4eHvjpp58gkUjw+eefK1wzZswYmJub44cfflA65osXL7B582YAgJGRkVbjfxNXQhERERERERERVVEikQjr1q2Du7s7mjdvjhkzXj9D+Oeff8LS0hJ2dnYK1xgZGaFhw4b4888/5dq9vb2hp6eH3NxcyGQyeHp6olOnThVyHwCLUERUlYWEKDYVbWhYIZFolEQiQUpKCpycnPj2mGqKOdQNzGM1oPhrQJ5EAhy8DwS3BJjD6qsceeTL8IjobREdHQ0zMzPcvn0bf//9N5ycnNQaZ8eOHXBzc0NycjKmTZuG2NjYCv17EB/HIyIiIiIiIiKqon799VesXLkSBw4cwHvvvYdRo0ZBJpOhSZMmyMrKwv379xWuyc/Px82bN9GkSRO5dgcHBzRu3Bi9evXC4sWL0atXL+Tl5VXUrbAIRURERERERERUFeXm5iI4OBhjx45Fhw4dEBUVhQsXLmD9+vXo06cPDA0N8dVXXylct379euTk5GDQoEHFjt23b18YGBhg7dq12rwFOSxCERERERERERFVQWFhYZDJZFiyZAkAwMnJCcuXL8e0adNQUFCAZcuWYdWqVZg1axauX7+OmzdvYsWKFZg2bRo+++wzuTfjFSUSiTBx4kQsWbIEubm5FXI/LEIREREREREREVUxp06dQmRkJGJiYmBmZia0jxkzBt7e3hg1ahQmTZqEPXv2ICEhAW3atME777yDbdu2Yd26dVi+fHmpcwQFBUEikWDNmjXavBUBNyYnIiIiIiIiordSvyWVHUHx2rdvj1evXik9d+TIEeHPPXr0QI8ePUocy8nJCTKZTKHdzMwMT548KV+gKmARioiqho0bFZuUvBXJ95ZvBQSjXVKpFACQlpYGfX39So6G1MEc6gZN5vFYw2r4qs4qyDOxyDFffUZERKRT+DgeERERERERERFpHYtQRERERERERESkdSxCERERERERERGR1rEIRUREREREREREWsciFBERERERERERaR2LUEREREREREREpHVVvgh1+vRpdO/eHfb29hCJRNi7d69Cn/DwcLi5uaFGjRqoVasWfH19cf78eZXnEolECl8ffPCBXB83NzcYGxsjMzNT4XofHx/hOmNjY9SrVw/du3fH7t27S5yrRo0aaNy4MYKDg5GYmKjQtygnJyfhWjMzMzRv3hybNm2S6/Py5UsEBwejefPmMDAwQM+ePZWOFR8fj9atW8PY2BguLi6IjY0tdX514gGAI0eOoF27drCwsECdOnXQp08fpKWlqTRXcHCwMJehoSGcnZ0xbdo0vHz5Uq7fpUuX4OfnBysrK9jY2CAkJATPnz9X+d6IiIiIiIiISDOqfBEqJycHHh4eiIyMLLZPkyZNsGbNGly5cgVnzpyBk5MT/P398ejRI5Xni4mJQUZGhvC1b98+4dyZM2fw4sUL9O3bF999953S60ePHo2MjAzcvHkTu3btQtOmTTFw4ECEhIQUO9fVq1cRGRmJ58+fo23btti8eXOpcc6fPx8ZGRlITk7G0KFDMXr0aBw6dEg4L5VKYWpqiokTJ8LX11fpGLdv30ZgYCA6dOiApKQkTJ48GZ988gmOHDlS6vyqxnP79m18/PHH6NixI5KSknDkyBE8fvwYvXv3Vnmuzp07IyMjA7du3cLKlSuxYcMGzJ07Vzh///59+Pr6wsXFBefPn8fhw4dx9epVBAcHqzwXEREREREREWmGQWUHUJouXbqgS5cuJfYZPHiw3PGKFSsQFRWFy5cvo1OnTirNZ2VlBbFYrPRcVFQUBg8ejPbt22PSpEmYPn26Qh8zMzPh+vr166Ndu3Zwc3PDyJEj0b9/f7mC0JtzFRbOgoKCMH78eHTv3h21atUqNk4LCwvh2unTp2PZsmWIi4sTPqsaNWpg3bp1AID//ve/ePbsmcIY69evh7OzM7766isAgLu7O86cOYOVK1ciICCgtI9KpXgSExMhlUqxcOFC6Om9rn1+/vnn+PjjjyGRSGBoaFjmuYyNjYW5HBwc4Ovri7i4OCxduhQAcODAARgaGiIyMlKYa/369WjRogVu3LgBFxcXle6NiIiIiIiIiMqvyhehVJWfn4+NGzfC0tISHh4eQruPjw+cnJzUetwMAP7991/s3LkT58+fh5ubG7KyspCQkIAPP/yw1GuDgoLw2WefYffu3cWuSio0ZcoUbN68GXFxcejfv3+pYxcUFGDPnj14+vQpjIyMynw/AHD27FmFeAICAjB58mSVxilLPJ6entDT00NMTAyCg4Px/PlzfP/99/D19VWpAFVUcnIyfv31Vzg6OgpteXl5MDIyEgpQAGBqagrg9Wo2ZUWovLw85OXlCcfZ2dkAAIlEAolEonZ8mlYYS1WKSWNEIsUmJbcplUorIBjtKrwHXbiXtxVzqBs0mUeRLv53uRIUFMgfl/ax6vTvxbcI86gbmMfqr6Qc6nReZ+ys2PmW9FOpe3BwML777jtERERgxowZQvvevXvRq1cvyGQyAK//PrN69WpER0fjr7/+gqmpKdq1a4fZs2fj/fffB/C6LnLq1Kli52rfvj3i4+NVvycV6EwR6sCBAxg4cCByc3NhZ2eHuLg41K5dWzjfoEED2NnZlTrOoEGDoK+vLxxv2bIFPXv2xPbt29G4cWM0a9YMADBw4EBERUWVqQilp6eHJk2alGn/Izc3NwAote/06dMxe/Zs5OXl4dWrV7C2tsYnn3xS6vhvyszMRN26deXa6tati+zsbLx48UIo3JRFafE4Ozvj6NGj6N+/P8aMGQOpVAovLy8cPHhQpZiB17k2NzfHq1evkJeXBz09PaxZs0Y437FjR4SGhuLLL7/EpEmTkJOTI/ywZmRkKB0zIiIC8+bNU2g/evQozMzMVI5R2+Li4io7BM2ztVVsUvLtkYKUCgimYqSmplZ2CFROzKFu0EQebVN0579Nlel+0eOiDcXQyd+LbyHmUTcwj9Wfshzm5uZWQiRUyMTEBEuXLsWYMWOUPjElk8kwcOBAHDt2DF9++SU6deqE7OxsREZGwsfHBzt37kTPnj2xe/du5OfnAwDu3r2L9957D8eOHRPqHKoubFGHzhShCvc1evz4Mb799lv0798f58+fh+3//mFbln2WAGDlypVyq4MKC1fR0dEYOnSo0D506FC0b98e33zzDSwsLEodVyaTQaRkpYeyfgBK7Tt16lQEBwcjIyMDU6dOxX/+859KfcystHgyMzMxevRoBAUFYdCgQfj3338xZ84c9O3bF3FxcWX6bAp16NAB69atQ05ODlauXAkDAwP06dNHON+sWTN89913CA0NRVhYGPT19TFx4kTUrVtXbnXUm8LCwhAaGiocZ2dnw8HBAf7+/qhZs6Yan4h2SCQSxMXFwc/Pr1wryKokJasUY4MVu/mk+Wg7Eq2TSqVITU2Fq6urXNGbqg/mUDdoMo/xTk6aCeot1zKpyHHLkvvr9O/FtwjzqBuYx+qvpBwWPilClcPX1xc3btxAREQEli1bpnD+xx9/xE8//YR9+/ahe/fuQvvGjRvxzz//4JNPPoGfnx+sra2Fc4Uv97KxsSl2SyJt0JkiVI0aNeDi4gIXFxe0a9cOjRs3RlRUFMLCwlQaRywWKxRzUlJScO7cOVy4cEFuHyipVIrt27dj9OjRJY4plUrx119/4d133y11/mvXrgF4vXKoJLVr1xbud+fOnWjevDnatGmDpk2bljpHIbFYjAcPHsi1PXjwADVr1lRpFVRZ4omMjISlpaXcD8yWLVvg4OCA8+fPo127dmWeqzDXwOvioIeHB6KiojBq1Cihz+DBgzF48GA8ePAANWrUgEgkwooVK9CwYUOlYxobG8PY2Fih3dDQsEr+Eq2qcZXL/wqwck1KblGX/sGvr6+vU/fzNmIOdYMm8ijTtf8mV5Ki/6+orB+rTv5efAsxj7qBeaz+lOWQOa1c+vr6WLx4MQYPHoyJEyeifv36cue3bduGJk2ayBWgChVuDRQXF4eePXtWUMTFq/Jvx1NXQUGB3B4/5REVFYWPPvoIf/zxB5KSkoSv0NBQREVFlXr9d999h6dPn8qt1inOqlWrULNmzVL3jnqTg4MDBgwYoHLBzcvLC8ePH5dri4uLg5eXl0rjlCWe3NxchVVIhX/hLyi6AYQK9PT0MHPmTMyePRsvXrxQOF+3bl2Ym5tjx44dMDExgZ+fn9pzEREREREREVWGXr16oWXLlnJvhi/0559/wt3dXel1he1//vmnVuMrqypfhHr+/LlQ9AGA27dvIykpCenp6QCAnJwczJw5E+fOncOdO3eQmJiIkSNH4t69e+jX7/83/Bo+fLjKRRrg9ZLE77//HoMGDcI777wj9/XJJ5/g/PnzuHr1qtA/NzcXmZmZ+Pvvv3Hu3DlMnz4dn376KcaOHYsOHTrIjf3s2TNkZmbizp07iIuLQ9++fbFt2zasW7cOVlZWKsU5adIk7N+/H7/99pvQlpKSgqSkJDx58gRZWVlynyMAfPrpp7h16xamTZuG69evY+3atfjxxx8xZcoUlT+n0uIJDAzExYsXMX/+fPz111+4dOkSRowYAUdHR7Rq1apcc/Xr1w/6+vqIjIwU2tasWYNLly7hzz//RGRkJMaPH4+IiAiVP1ciIiIiIiKiqmDp0qX47rvvhCeo3iRT8mRJVVTli1C//fYbWrVqJRQqQkND0apVK8yZMwfA69U0169fR58+fYTlZ//88w8SEhKEzbUAID09vdhNqUuyb98+/PPPP+jVq5fCOXd3d7i7u8uthvr2229hZ2eHRo0aoXfv3khJScGOHTuwdu1ahetHjBgBOzs7uLm5YezYsTA3N8eFCxcwePBgleNs2rQp/P39hc8FALp27YpWrVph//79iI+Pl/scgdeP/P3yyy+Ii4uDh4cHvvrqK2zatAkBAQFCn9jYWJX2ayouno4dO2Lbtm3Yu3cvWrVqhc6dO8PY2BiHDx8WHv1LS0uDSCRSeTd+AwMDjB8/HsuWLUNOTg4A4MKFC/Dz80Pz5s2xceNGbNiwARMnTlT5PoiIiIiIiIiqgo8++ggBAQEKC2yaNGmitDAF/P+WP02aNNF6fGVR5feE8vHxKbGiZ2Jigt27d5c6TlkKG8rm6dOnT4mvbk554204qhRPylOlLO7NeYcPHy5Tvzf5+Pjg999/L/b87du30b59e43EM3DgQAwcOLDEuaysrODh4VFsn1glm1cDwIwZM+ReV1nWjeiJiIiIiIiIqoslS5agZcuWcHV1FdoGDhyIwYMHY//+/Qr7Qn311VewsbGpMlvTqLUS6u7du/j777+F4wsXLmDy5MnYuHGjxgKjquHQoUNKd9/XhoMHD2LmzJlKXzlJRERERERE9LZr3rw5hgwZgtWrVwttAwcORK9evRAUFISoqCikpaXh8uXLGDNmDPbt24dNmzahRo0alRj1/1OrCDV48GCcPHkSAJCZmQk/Pz9cuHABs2bNwvz58zUaIFWuCxcu4L333quQub788ktMnTq1QuYiIiIiIiIiqo7mz58v94IvkUiEH3/8ETNnzsTKlSvh6uqKDz/8EHfu3EF8fHyVeCteIbUex0tOThYKEz/++CPeeecd/Pe//8XRo0fx6aefyu1LRERERERERERUJS3pV3qfSqRsSxonJyfk5eXJtRkYGODzzz/H559/XqZxnZycKmUzc7VWQkkkEhgbGwMAjh07hh49egAA3Nzc1Nr8m4iIiIiIiIiIdJtaRahmzZph/fr1SEhIQFxcHDp37gwAuH//PmxsbDQaIBERERERERERVX9qPY63dOlS9OrVC19++SWCgoKEt5nt27evwvYPIiIdExKi2KSsX0OtR6J1EokEKSkpcHJygqGhYWWHQ2pgDnWDJvOo9L9XpDrPyg6AiIiItEmtIpSPjw8eP36M7OxsuTeZhYSEwMzMTGPBERERERERERGRblCrCAUA+vr6cgUo4PXGVkREREREREREREWptSfUgwcPMGzYMNjb28PAwAD6+vpyX0RERERERERERG9SayVUcHAw0tPT8cUXX8DOzg4ikUjTcRERERERERERkQ5Rqwh15swZJCQkoGXLlhoOh4iIiIiIiIiIdJFaRSgHBwfIZDJNx0JEb5ONG+UPlbxayveWbwUFU7GkUikAIC0tjY8wV1ENjz0tuYOoALAFEJsEyNR6sp2qAjXzmOip+Ao3JU1EREREVIRaf3NetWoVZsyYgbS0NA2HQ0REREREREREukitlVADBgxAbm4uGjVqBDMzMxgaGsqdf/LkiUaCIyIiIiIiIiLSlhk7K3a+Jf1U6x8cHIzvvvsOY8aMwfr16+XOjRs3DmvXrkVQUBBiY2MBAHfv3sXcuXNx+PBhPH78GHZ2dujZsyfmzJkDGxsbPHjwAPXr18f333+PgQMHKsw3atQo/P7777h06ZK6t1gitYpQq1at0nAYRERERERERERUlIODA7Zv346VK1fC1NQUAPDy5Uts27YNDRo0EPrdunULXl5eaNKkCX744Qc4Ozvj6tWrmDp1Kg4dOoRz586hbt26CAwMRHR0tEIRKicnBz/++COWLFmitXtRqwgVFBSk6TiIiIiIiIiIiKiI1q1b4+bNm9i9ezeGDBkCANi9ezcaNGgAZ2dnod+4ceNgZGSEo0ePCsWqBg0aoFWrVmjUqBFmzZqFdevWYdSoUejZsyfS09Plilg7d+7Eq1evhDm0Qe3dVKVSKXbt2oWFCxdi4cKF2LNnj7DZLhERERERERERacbIkSMRExMjHEdHR2PEiBHC8ZMnT3DkyBH85z//EQpQhcRiMYYMGYIdO3ZAJpOha9euqFu3rvAIX6GYmBj07t0bVlZWWrsPtYpQN27cgLu7O4YPH47du3dj9+7dGDp0KJo1a4abN29qOkYiIiIiIiIiorfW0KFDcebMGdy5cwd37tzBf//7XwwdOlQ4/9dff0Emk8Hd3V3p9e7u7nj69CkePXoEfX19YR8pmUwGALh58yYSEhIwcuRIrd6HWkWoiRMnolGjRrh79y4uXbqES5cuIT09Hc7Ozpg4caKmYyzR6dOn0b17d9jb20MkEmHv3r1y5yUSCaZPn47mzZujRo0asLe3x/Dhw3H//n2V5xKJRApfH3zwgcL5c+fOyV2Xl5cHGxsbiEQixMfHA3j9anaRSISkpCSFeXx8fDB58mTh2MnJSaV9uHx8fIRYTExM0KRJE0RERAjfXIWOHz8Ob29vWFhYQCwWY/r06Xj16lWZ5wGA8PBwYS59fX04ODggJCREYXP6zMxMDBs2DGKxGDVq1EDr1q2xa9culeaKj4+X++zr1KmDrl274sqVKwp97927h6FDh8LGxgampqZo3rw5fvvtN5XmIyIiIiIiIqoK6tSpg8DAQMTGxiImJgaBgYGoXbu2Qr+i/+4vzsiRI3H79m2cPHkSwOtVUE5OTujYsaNG4y5KrSLUqVOnsGzZMlhbWwttNjY2WLJkCU6dOqWx4MoiJycHHh4eiIyMVHo+NzcXly5dwhdffIFLly5h9+7dSE1NRY8ePdSaLyYmBhkZGcLXvn375M47ODjILZEDgD179sDc3Fyt+dQ1evRoZGRkIDU1FWFhYZgzZ47cTvp//PEHunbtis6dO+P333/Hjh07sG/fPsyYMUPluZo1a4aMjAykp6cjJiYGhw8fxtixY+X6DB8+HKmpqdi3bx+uXLmC3r17o3///vj9999Vni81NRUZGRk4cuQI8vLyEBgYiPz8fOH806dP8f7778PQ0BCHDh1CSkoKvvrqK9SqVUvluYiIiIiIiIiqgpEjRyI2NhbfffedwoolFxcXiEQiXLt2Tem1165dQ61atVCnTh0AQOPGjfHhhx8iJiYGBQUF2Lx5M0aMGAGRSKTVe1CrCGVsbIx///1Xof358+cwMjIqd1Cq6NKlCxYuXIhevXopPW9paYm4uDj0798frq6uaNeuHdasWYPExESkp6erPJ+VlRXEYrHw9WYhDni9afv27dvx4sULoS06OrrCN3M3MzODWCyGo6MjRowYgRYtWiAuLk44v2PHDrRo0QJz5syBi4sL2rdvj2XLliEyMlJpbktiYGAAsViMevXqwdfXF/369ZObCwB+/fVXTJgwAe+99x4aNmyI2bNnw8rKComJiSrfm62tLcRiMVq3bo3Jkyfj7t27uH79unB+6dKlQjHwvffeg7OzM/z9/dGoUSOV5yIiIiIiIiKqCjp37oz8/HxIJBIEBATInbOxsYGfnx/Wrl0rV48AXj+ZtHXrVgwYMECuyDRq1Cjs2rULu3btwr179xAcHKz1e1CrCNWtWzeEhITg/PnzkMlkkMlkOHfuHD799FO1VxhVpKysLIhEIrnNtnx8fDTygXt6esLJyUl41Cw9PR2nT5/GsGHDyj22OmQyGRISEnD9+nW5AmFeXh5MTEzk+pqamuLly5dqFYYKpaWl4ciRIwrFSG9vb+zYsQNPnjxBQUEBtm/fjpcvX8LHx0ftubKysrB9+3YAkJtv3759aNOmDfr16wdbW1u0atUK3377rdrzEBEREREREVU2fX19XLt2DSkpKdDX11c4v2bNGuTl5SEgIACnT5/G3bt3cfjwYfj5+aFevXpYtGiRXP9+/frB0NAQY8aMgb+/PxwcHLR+DwbqXLR69WoEBQXBy8sLhoaGAIBXr16hR48e+PrrrzUaoKa9fPkS06dPx6BBg1CzZk2hvUGDBrCzsyv1+kGDBskle8uWLejZs6dcn5EjRyI6OhpDhw5FbGwsunbtKix5qyhr167Fpk2bhCqpiYmJ3H5dAQEBWLVqFX744Qf0798fmZmZmD9/PgAgIyNDpbmuXLkCc3NzSKVSvHz5EgCwYsUKuT4//vgjBgwYABsbGxgYGMDMzAx79uyBi4uLyvdWv359AK8fxQSAHj16wM3NTTh/69YtrFu3DqGhoZg5cyYuXryIiRMnwsjIqNgVaXl5ecjLyxOOs7OzAbzeU0wikagco7YUxlKVYlJbkWWeIiW3pKtv3Cy8L129P10gERWU6Xxp/ahqUzePBQWK/8HShf8sV0c69XvxLcY86gbmsforKYfMa9XxZh2jqMaNG+O3337D3Llz0b9/fzx58gRisRg9e/bE3LlzFZ7kMjMzw8CBA7Fx40atb0heSK0ilJWVFX7++Wf89ddfwmNQ7u7uahUUKpJEIkH//v0hk8mwbt06uXObN28u0xgrV66Er6+vcKyscDV06FDMmDEDt27dQmxsLFavXl2+wNUwZMgQzJo1C0+fPsXcuXPh7e0Nb29v4by/vz++/PJLfPrppxg2bBiMjY3xxRdfICEhAXp6qi2Qc3V1xb59+/Dy5Uts2bIFSUlJmDBhglyfL774As+ePcOxY8dQu3Zt7N27F/3790dCQgKaN2+u0nwJCQkwMzPDuXPnsHjxYrm9rgCgoKAAbdq0weLFiwEArVq1QnJyMtavX19sESoiIgLz5s1TaD969CjMzMxUiq8iFH3csVqytZU/PKjYJQUpFRRM5UhNTa3sEKgYKbal9wGAuDqZ2g2EKoTKeVTychM13ndCGqQTvxeJedQRzGP1pyyHubm5lRBJxVjSr7IjKFlsbGyJ54u+nM3R0bHUa960YcMGbNiwQfXA1KRWEapQ48aN0bhxY03FolWFBag7d+7gxIkTJVYPSyIWi0stttnY2KBbt24YNWoUXr58iS5duijss1Q4f1ZWlsL1z549g6WlpVrxFbK0tBTi/PHHH+Hi4oJ27drJFdBCQ0MxZcoUZGRkoFatWkhLS0NYWBgaNmyo0lxGRkbCXEuWLEFgYCDmzZuHBQsWAHj9qsc1a9YgOTkZzZo1AwB4eHggISEBkZGRCkWk0jg7O8PKygqurq54+PAhBgwYgNOnTwvn7ezs0LRpU7lr3N3dS3wbX1hYGEJDQ4Xj7OxsODg4wN/fX+3vFW2QSCSIi4uDn5+fsAqx2iryH8bYYMUuPmk+FRFJhZNKpUhNTYWrq6vSZbRU+Zzin5V4XiIqQFydTPg9EsNQptaT7VQFqJvHpJYtFdqUNFEF0Knfi28x5lE3MI/VX0k5LHxShKi8ylyECg0NxYIFC1CjRg25f6wrU/RRrMpWWID666+/cPLkSdjY2Gh9zpEjR6Jr166YPn260n9kWltbo3bt2khMTET79u2F9uzsbNy4cQNNmjTRWCzm5uaYNGkSPv/8c/z+++9yG5GJRCLY29sDAH744Qc4ODigdevW5Zpv9uzZ6NixI8aOHQt7e3uhal50hZW+vj4KCsr3KMu4ceMQERGBPXv2CJvTv//++worTP788084OjoWO46xsTGMjY0V2g0NDavkL9GqGpdKirw6VKbkdnS9QKOvr6/z91hdlbUgYSjTYxFKB6iaRz09xf9gVff/JFd3OvF7kZhHHcE8Vn/KcsickqaUuQj1+++/C8+B/v7771oLSFXPnz/HjRs3hOPbt28jKSkJ1tbWaNCgASQSCfr27YtLly7hwIEDkEqlyMx8veze2tpa2NB6+PDhqFevHiIiIjQSV+fOnfHo0aMSV9GEhoZi8eLFqFu3Ltq1a4d//vkHCxYsQJ06ddC7d2+5vvfu3UNSUpJcm6OjI2rVqlWmeMaMGYMFCxZg165d6Nu3LwDgyy+/ROfOnaGnp4fdu3djyZIl+PHHH8v9j2IvLy+0aNECixcvxpo1a+Dm5gYXFxeMGTMGy5cvh42NDfbu3Yu4uDgcOHCgXHOZmZlh9OjRmDt3Lnr27AmRSIQpU6bA29sbixcvRv/+/XHhwgVs3LgRGzduLNdcRERERERERKS+MhehTp48qfTPle23335Dhw4dhOPCVVpBQUGIjY3FvXv3sG/fPgBAyyJr5U+ePCm8nS09PV3lvZBKIhKJULt27RL7TJs2Debm5li6dClu3rwJa2trvP/++zh58iRMTU3l+i5fvhzLly+Xa/v+++8xdOjQMsVjbW2N4cOHIzw8HL1794aenh4OHTqERYsWIS8vDx4eHvj555/RpUsXhfuIiYlR+c2BU6ZMQXBwMKZPnw4HBwccPHgQM2bMQPfu3fH8+XO4uLjgu+++Q9euXYVrfHx84OTkpNLzqwAwfvx4rFixAjt37kT//v3x7rvvYs+ePQgLC8P8+fPh7OyMVatWYciQISqNS0RERERERESao9aeUCNHjsTXX38NCwsLufacnBxMmDAB0dHRGgmuLHx8fCAr8ljPm5ycnEo8Xyg+Pr7UPqWNU9J5KysrhfP6+vqYMGGCwibeRaWlpZUa25uKu5eiey+dOHGixHFu374NAwMDvP/++8X2CQ8PR3h4uEL7wIEDMXDgQOG4cePGJe7JVDhfScWu4nLt4OCg8LaGbt26oVu3biXOR0REREREREQVR62lP9999x1evHih0P7ixYsyv2WOqr6DBw8iJCSkQjafv3r1KiwtLTF8+HCtz0VERERERERvp7IsUiHVqPKZqrQSKjs7GzKZDDKZDP/++y9MTEyEc1KpFAcPHoStbRnfa01V3rhx4ypsrmbNmuHy5csVNh8RERERERG9PQr3Ps7Pz1fY/obKJz8/H0DZXiylUhHKysoKIpEIIpFI6dvbRCIR5s2bp8qQRERERERERERaZWBgADMzMzx69AiGhoYa3RP6bVZQUIBHjx7BzMwMBgall5hUKkKdPHkSMpkMHTt2xK5du2BtbS2cMzIygqOjI+zt7VWPmoiIiIiIiIhIS0QiEezs7HD79m3cuXOnssPRKXp6emjQoAFEIlGpfVUqQrVv3x7A6w2kyzoBEREREREREVFlMzIyQuPGjYXHx0gzjIyMyryyTK234504cQLm5ubo16+fXPvOnTuRm5uLoKAgdYYlIiIiIiIiItIaPT09uf2tqWKpVYSKiIjAhg0bFNptbW0REhLCIhQRlS4kRP5QWZ+GFRJJhZNIJEhJSYGTkxMMDQ0rOxxSRuk35BskEuDgfSC4JcAcVl9q5tFTexERERER6TS1duJKT0+Hs7OzQrujoyPS09PLHRQREREREREREekWtYpQtra2uHz5skL7H3/8ARsbm3IHRUREREREREREukWtItSgQYMwceJEnDx5ElKpFFKpFCdOnMCkSZMwcOBATcdIRERERERERETVnFp7Qi1YsABpaWno1KkTDAxeD1FQUIDhw4dj8eLFGg2QiIiIiIiIiIiqP7WKUEZGRtixYwcWLFiAP/74A6ampmjevDkcHR01HR8R6YKNGxWbimz87HvLt4KCqXxSqRQAkJaWBn19/XKNdayhju7eXsE8E4scc+dpIiIiIiKNU6sIVahJkyZo0qSJpmIhIiIiIiIiIiIdpVYRauTIkSWej46OVisYIiIiIiIiIiLSTWoVoZ4+fSp3LJFIkJycjGfPnqFjx44aCYyIiIiIiIiIiHSHWkWoPXv2KLQVFBRg7NixaNSoUbmDIiIiIiIiIiIi3aKnsYH09BAaGoqVK1dqakgiIiIiIiIiItIRGitCAcDNmzfx6tUrTQ5JREREREREREQ6QK3H8UJDQ+WOZTIZMjIy8MsvvyAoKEgjgRERERERERERke5QayXU77//Lvd1+fJlAMBXX32FVatWaTK+Up0+fRrdu3eHvb09RCIR9u7dq9Bn9+7d8Pf3h42NDUQiEZKSktSay8nJCSKRSO6rfv36cn0CAgKgr6+PixcvKlwfHBwsXGdoaIi6devCz88P0dHRKCgoKHYuU1NTODk5oX///jhx4kSpcfr4+AjXmpiYoEmTJoiIiIBMJpPrd/HiRXTq1AlWVlaoVasWAgIC8Mcff6j0mYSHhwtz6evrw8HBASEhIXjy5IlC37Nnz6Jjx46oUaMGatasiY8++ggvXrwo81zx8fFyn32dOnXQtWtXXLlyRa6fsjyJRCKMGzdOpXsjIiIiIiIiIs1RuQglk8nw3Xff4eDBgzh58iROnjyJ48ePY/v27QgJCYGBgVqLq9SWk5MDDw8PREZGltjngw8+wNKlS8s93/z585GRkSF8/f7778K59PR0/Prrrxg/fjyio6OVXt+5c2dkZGQgLS0Nhw4dQocOHTBp0iR069ZN4VHGwrlSU1OxefNmWFlZwdfXF4sWLSo1ztGjRwvXhoWFYc6cOVi/fr1w/vnz5+jcuTMaNGiA8+fP48yZM7CwsEBAQAAkEolKn0mzZs2QkZGB9PR0xMTE4PDhwxg7dqxcn7Nnz6Jz587w9/fHhQsXcPHiRYwfPx56eqrXQVNTU5GRkYEjR44gLy8PgYGByM/PF85fvHhRLkdxcXEAgH79+qk8FxERERERERFphsoVI5lMBhcXF1y9ehWNGzfWRkwq6dKlC7p06VJin2HDhgEA0tLSyj2fhYUFxGKx0nMxMTHo1q0bxo4di3bt2mHFihUwNTWV62NsbCxcX69ePbRu3Rrt2rVDp06dEBsbi08++UTpXA0aNMBHH30EOzs7zJkzB3379oWrq2uxcZqZmQnXjhgxAmvWrEFcXJxQHLp+/TqePHmC+fPnw8HBAQAwd+5ctGjRAnfu3IGLi0uZPxMDAwO5e+rXrx9iYmLk+kyZMgUTJ07EjBkzhLaS4i+Jra0trKysIBaLMXnyZPTo0QPXr19HixYtAAB16tSR679kyRI0atQI7du3V2s+IiIiIiIiIio/lYtQenp6aNy4Mf75558qUYTSlODgYKSlpSE+Pl6t62UyGWJiYhAZGQk3Nze4uLjgp59+EgpgJenYsSM8PDywe/duuSKUMpMmTcKCBQvw888/Y9q0aWWK68yZM7h+/bpcvlxdXWFjY4OoqCjMnDkTUqkUUVFRcHd3h5OTU6njFictLQ1HjhyBkZGR0Pbw4UOcP38eQ4YMgbe3N27evAk3NzcsWrQIH3zwgdpzZWVlYfv27QAgN9+b8vPzsWXLFoSGhkIkEhU7Vl5eHvLy8oTj7OxsAIBEIlF5ZZg2FcZSlWIqEyWfvajILUil0goKpvIV3qsm7llU3b4XqqgiT0SjtI+12v4skhzmsfpjDnUD86gbmMfqr6QcMq+kKWo9O7dkyRJMnToV69atwzvvvKPpmCqFnZ2dwr5MykyfPh2zZ88WjhcvXoyJEyfi2LFjyM3NRUBAAABg6NChiIqKKlMRCgDc3NyEvbVKYm1tDVtb21JXda1duxabNm1Cfn4+JBIJTExMMHHiROG8hYUF4uPj0bNnTyxYsAAA0LhxYxw5ckTlRyqvXLkCc3NzSKVSvHz5EgCwYsUK4fytW7cAvN4/avny5WjZsiU2b96MTp06ITk5WeViZuE+XDk5OQCAHj16wM3NTWnfvXv34tmzZwgODi5xzIiICMybN0+h/ejRozAzM1MpvopQ+IhhtWFrq9h0UP44BSkVFEzVkZqaWu4xbFPevs9NG+4XPS7aUIxq97NISjGP1R9zqBuYR93APFZ/ynKYm5tbCZGQLlKrCDV8+HDk5ubCw8MDRkZGCo+cKduUuqqLiIgoU7+pU6fKFTRq164NAIiOjsaAAQOEAs6gQYMwdepU3Lx5E40aNSp1XJlMVuJKHVX7DhkyBLNmzcLTp08xd+5ceHt7w9vbWzj/4sULjBo1Cu+//z5++OEHSKVSLF++HIGBgbh48aJCTkvi6uqKffv24eXLl9iyZQuSkpIwYcIE4XxhcW/MmDEYMWIEAKBVq1Y4fvw4oqOjy/zZF0pISICZmRnOnTuHxYsXy+11VVRUVBS6dOkCe3v7EscMCwuTe+tjdnY2HBwc4O/vj5o1a6oUnzZJJBLExcXBz88PhoaGlR1O2cXGKjYFyx/7pPlURCRVglQqRWpqKlxdXaGvr1+useLLsXKR/l/LpCLHLUvuX21/FkkO81j9MYe6gXnUDcxj9VdSDgufFCEqL7WKUCtXrixzwUTX1K5dW2G/pCdPnmDPnj2QSCRYt26d0C6VShEdHV2mjcSvXbsGZ2fnUvv9888/ePToUal9LS0thTh//PFHuLi4oF27dvD19QUAbNu2DWlpaTh79qywOfi2bdtQq1Yt/Pzzzxg4cGCpsRQyMjIS5lqyZAkCAwMxb948YYWVnZ0dAKBp06Zy17m7uyM9Pb3M8xRydnaGlZUVXF1d8fDhQwwYMACnT59W6Hfnzh0cO3YMu3fvLnVMY2NjGBsbK7QbGhpWyV+iVTWuYhV5MyMAyIqEX95iTHWkr69f7vuWVafvgyqs6DsSyvqxVrufRVKKeaz+mEPdwDzqBuax+lOWQ+aUNEWtIlRpjza9bbZu3Yr69etj7969cu1Hjx7FV199hfnz55f4D80TJ07gypUrmDJlSqlzff3119DT00PPnj3LHJ+5uTkmTZqEzz//HL///jtEIhFyc3Ohp6cnV0wsPC7LY4klmT17Njp27IixY8fC3t4eTk5OsLe3V3j06M8//yx1U/nSjBs3DhEREdizZw969eoldy4mJga2trYIDAws1xxEREREREREVH56pXdRpK+vj4cPHyq0//PPPxW+muH58+dISkpCUlISAOD27dtISkqSW2Hz5MkTJCUlIeV/e6ekpqYiKSkJmZmZQp+wsDAMHz5crRiioqLQt29fvPPOO3Jfo0aNwuPHj3H48GGhb15eHjIzM3Hv3j1cunQJixcvxscff4xu3bopzP/vv/8iMzMTd+/exenTpxESEoKFCxdi0aJFKr29Dnj9KNyff/6JXbt2AQD8/Pzw9OlTjBs3DteuXcPVq1cxYsQIGBgYoEOHDmp9DoW8vLzQokULLF68GAAgEokwdepUrF69Gj/99BNu3LiBL774AtevX8eoUaPKNZeZmRlGjx6NuXPnQvbGapuCggLExMQgKChI5T2uiIiIiIiIiEjz1CpCyZQ8WgO8LrAU95Yybfntt9/QqlUrtGrVCgAQGhqKVq1aYc6cOUKfffv2oVWrVsKKmIEDB6JVq1ZyewllZGSo9WhYYmIi/vjjD/Tp00fhnKWlJTp16oSoqCih7fDhw7Czs4OTkxM6d+6MkydPYvXq1fj5558VCnhz5syBnZ0dXFxcMGzYMGRlZeH48eOYPn26ynFaW1tj+PDhCA8PR0FBAdzc3LB//35cvnwZXl5e+PDDD3H//n0hvkIikQixSvbzKc2UKVOwadMm3L17FwAwefJkhIWFYcqUKfDw8MDx48cRFxcnt1+Wj4+PWqvsxo8fj2vXrmHnzp1C27Fjx5Ceno6RI0eqPB4RERERERERaZ5KS0RWr14N4HVhYtOmTTA3NxfOSaVSnD59uti3lGmLj49PsUWxQsHBwaUWN8pSaFH2RjpPT88S5z948P9fARYbG1vmgk5pb78rSXx8vNL2oht4+/n5wc/Pr9hxbt++DQMDA7z//vvF9gkPD0d4eLhC+8CBAxX2lZoxYwZmzJhR4nwl5am4XDs4OCi8MtTf37/U7wsiIiIiIiIiqjgqFaFWrlwJ4PVKqPXr18ut3DEyMoKTk1OJbyqj6uXgwYMICQlB48aNtT7X1atXYWlpqfYjkURERERERERUtalUhLp9+zYAoEOHDti9ezdq1aqllaCoahg3blyFzdWsWTNcvny5wuYjIiIiIiIiooql1p5QJ0+elCtASaVSJCUl4enTpxoLjIiIiIiIiIiIdIdaRajJkycLm21LpVJ89NFHaN26NRwcHIrdj4iIiIiIiIiIiN5eahWhdu7cCQ8PDwDA/v37kZaWhuvXr2PKlCmYNWuWRgMkIiIiIiIiIqLqT6U9oQr9888/EIvFAF5vXt2vXz80adIEI0eOxNdff63RAIlIB4SEKDYVbWhYIZFUCRKJBCkpKXBycoKhoWG5xlL8ZEktnpUdABERERGR7lNrJVTdunWRkpICqVSKw4cPw8/PDwCQm5sr98Y8IiIiIiIiIiIiQM2VUCNGjED//v1hZ2cHkUgEX19fAMD58+fh5uam0QCJiIiIiIiIiKj6U6sIFR4ejnfeeQd3795Fv379YGxsDADQ19fHjBkzNBogERERERERERFVf2oVoQCgb9++Cm1BQUHlCoaIiIiIiIiIiHST2kWo48eP4/jx43j48CEKCgrkzkVHR5c7MCIiIiIiIiIi0h1qFaHmzZuH+fPno02bNsK+UEREgo0b5Q+VvMLN95ZvBQVT9UilUgBAWlpaiS9zaPj0qdxxopJXuHnyrW5ERERERFRNqFWEWr9+PWJjYzFs2DBNx0NERERERERERDpIT52L8vPz4e3trelYiIiIiIiIiIhIR6lVhPrkk0+wbds2TcdCREREREREREQ6Sq3H8V6+fImNGzfi2LFjaNGiBQwNDeXOr1ixQiPBERERERERERGRblCrCHX58mW0bNkSAJCcnKzJeIiIiIiIiIiISAepVYQ6efKkpuOgaigtLQ3Ozs4AAA8PDyQlJVVuQErEx8ejQ4cOAICPP/4Ye/furdyAiIiIiIiIiN5SKu0J1bt371K/+vTpo61Yte706dPo3r077O3tIRKJlBYsZDIZ5syZAzs7O5iamsLX1xd//fWXynMVNz7wunAiEokgEomgp6cHS0tLtGrVCtOmTUNGRkaJ46alpQnXikQiWFtbo3379khISJDr5+PjI9ev8CswMFDlezl27BiOHz8uHF+9ehV9+vSBk5MTRCIRVq1apfS6yMhIODk5wcTEBG3btsWFCxfkzr98+RLjxo2DjY0NzM3N0adPHzx48EBhnNjYWLRo0QImJiawtbXFuHHjhHPe3t7IyMhA//79Vb4vIiIiIiIiItIclYpQlpaWpX7VrFlTW7FqXU5ODjw8PBAZGVlsn2XLlmH16tVYv349zp8/jxo1aiAgIAAvX77UeDypqam4f/8+Ll68iOnTp+PYsWN45513cOXKlVKvPXbsGDIyMnD69GnY29ujW7ducgWc3bt3IyMjQ/hKTk6Gvr4++vXrp3KcNjY2sLGxEY5zc3PRsGFDLFmyBGKxWOk1O3bsQGhoKObOnYtLly7Bw8MDAQEBePjwodBnypQp2L9/P3bu3IlTp07h/v376N27t9w4K1aswKxZszBjxgxcvXoVx44dQ0BAgHDeyMgIYrEYpqamKt8XEREREREREWmOSo/jxcTEaCuOKqFLly7o0qVLsedlMhlWrVqF2bNn4+OPPwYAbN68GXXr1sXevXsxcOBAjcZja2sLKysriMViNGnSBB9//DFatWqFsWPH4syZMyVea2NjA7FYDLFYjJkzZ2L79u04f/48evToAQCwtraW6799+3aYmZmpVYQq6t1338W7774LAJgxY4bSPitWrMDo0aMxYsQIAMD69evxyy+/IDo6GjNmzEBWVhaioqKwbds2dOzYEcDr7z93d3ecO3cO7dq1w9OnTzF79mzs378fnTp1EsZu0aJFue+BiIiIiIiIiDRLpZVQb7vbt28jMzMTvr6+QpulpSXatm2Ls2fPCm0+Pj4IDg7W+Pympqb49NNP8d///lduxVBJXrx4gc2bNwN4vSqoOFFRURg4cCBq1KihkVhLkp+fj8TERLnPUU9PD76+vsLnmJiYCIlEItfHzc0NDRo0EPrExcWhoKAA9+7dg7u7O+rXr4/+/fvj7t27Wr8HIiIiIiIiIlKNWhuTv60yMzMBAHXr1pVrr1u3rnAOABo0aAA7OzutxODm5gbg9d5Ptra2xfbz9vaGnp4ecnNzIZPJ4OnpKbda6E0XLlxAcnIyoqKitBJzUY8fP4ZUKlX6OV6/fh3A68/ayMgIVlZWCn0KP+tbt26hoKAAixcvxtdffw1LS0vMnj0bfn5+uHz5colFt6Ly8vKQl5cnHGdnZwMAJBIJJBKJOrepFYWxVKWYlBKJ5A+VhCuVSisomKqn8N5L+wwkBQVyxwVQ/CCr+reCrqo2P4tUIuax+mMOdQPzqBuYx+qvpBwyr6QpLEJpQeHKI22QyWQAXm9sXpIdO3bAzc0NycnJmDZtGmJjY2FoaKi0b1RUFJo3b4733ntP4/FqU0FBASQSCVavXg1/f38AwA8//ACxWIyTJ0/K7Q1VmoiICMybN0+h/ejRozAzM9NYzJoSFxdX2SGUrEiB1PagYpcUpFRQMFVXampqiecVP6H7ii2KTVSBqvzPIpUJ81j9MYe6gXnUDcxj9acsh7m5uZUQCekiFqFUULjJ9oMHD+RWOj148AAtW7askBiuXbsGAHByciqxn4ODAxo3bozGjRvj1atX6NWrF5KTk2FsbCzXLycnB9u3b8f8+fO1FbKC2rVrQ19fX+FNdw8ePBA+Y7FYjPz8fDx79kxuNdSbfQpz0LRpU+F8nTp1ULt2baSnp6sUU1hYGEJDQ4Xj7OxsODg4wN/fv0ptti+RSBAXFwc/P79ii4pVQmys/GGwYhefNJ+KiKRKkkqlSE1NhaurK/T19Yvt5/TsmdxxEloq9Kmg//RQEdXmZ5FKxDxWf8yhbmAedQPzWP2VlMPCJ0WIyotFKBU4OztDLBbj+PHjQtEpOzsb58+fx9ixY7U+/4sXL7Bx40Z89NFHqFOnTpmv69u3L+bMmYO1a9diypQpcud27tyJvLw8DB06VNPhFsvIyAienp44fvw4evbsCeD1qqbjx49j/PjxAABPT08YGhri+PHj6NOnD4DXq0bS09Ph5eUFAHj//feF9vr16wMAnjx5gsePH8PR0VGlmIyNjRUKdABgaGhYJX+JVtW4BP9bsSccKgm1pOLL20JfX7/Ez8FQT37bPj0ofpBV+dvgbVDlfxapTJjH6o851A3Mo25gHqs/ZTlkTklTWIR6w/Pnz3Hjxg3h+Pbt20hKSoK1tTUaNGgAkUiEyZMnY+HChWjcuDGcnZ3xxRdfwN7eXiimAMDw4cNRr149RERElDhf4fhvaty4sfDnhw8f4uXLl/j333+RmJiIZcuW4fHjx9i9e7dK9yUSiTBx4kSEh4djzJgxco+XRUVFoWfPnrCxsVFpzJLk5+cjJSVF+PO9e/eQlJQEc3NzuLi4AABCQ0MRFBSENm3a4L333sOqVauQk5MjvC3P0tISo0aNQmhoKKytrVGzZk1MmDABXl5eaNeuHQAIbwycNGkSNm7ciJo1ayIsLAxubm7o0KGDxu6HiIiIiIiIiMqPRag3/Pbbb3LFi8LHs4KCghD7v8eLpk2bhpycHISEhODZs2f44IMPcPjwYZiYmAjXpaenQ0+v9BcPvvn4V6GEhAThz66urhCJRDA3N0fDhg3h7++P0NBQ4XE0VQQFBWHWrFlYs2YNpk2bBuD1CqIzZ87g6NGjSq8JDw9HbGws0tLSVJrr/v37aNWqlXC8fPlyLF++HO3bt0d8fDwAYMCAAXj06BHmzJmDzMxMtGzZEocPH5bbrHzlypXQ09NDnz59kJeXh4CAAKxdu1Zurs2bN2PKlCkIDAyEnp4e2rdvj8OHD7NST0RERERERFTFsAj1Bh8fH2Hj7+KIRCLMnz+/xD2UCgstJSltntLOF8fJyUnptWZmZnjy5Ilcm6ura4nz3L59Gz4+PhqLoajx48cLj98pY2JigsjISERGRhbbp2bNmoiKiqqwN/sRERERERERkXpKX65DbyWZTIb4+HgsWLCg1L7e3t7w9vaugKhUl5CQAHNzc2zdurWyQyEiIiIiIiJ6q3ElFCklEolw586dEvvUr18ff/31FwAo3dS7KmjTpo2w75a5uXnlBkNERERERET0FmMRitRmYGAgbDReVZmamlb5GImIiIiIiIjeBnwcj4iIiIiIiIiItI5FKCIiIiIiIiIi0jo+jkdEmhcSIn+orE/DComkSpJIJEhJSYGTkxMMDQ3LfJ2nFmMiIiIiIiLSNq6EIiIiIiIiIiIirWMRioiIiIiIiIiItI5FKCIiIiIiIiIi0joWoYiIiIiIiIiISOtYhCIiIiIiIiIiIq3j2/GIqHw2blRsKvI6PN9bvhUUTPUglUoBAGlpadDX1wcANHz6VKFfYpH34Xny9XhERERERFSNcSUUERERERERERFpHYtQRERERERERESkdSxCERERERERERGR1rEIRUREREREREREWsciFBERERERERERaR2LUEREREREREREpHUsQlG5+Pj4QCQSQSQSISkpqbLDUaowPisrq8oOhYiIiIiIiOitxSKUiv79919MnjwZjo6OMDU1hbe3Ny5evKjyOD4+Ppg8eXKx5wsLJyKRCDVq1EDjxo0RHByMxMTEUsd2cnISrjUzM0Pz5s2xadMmhX4ymQzLly9HkyZNYGxsjHr16mHRokUq38vo0aORkZGBd955R2ibOHEiPD09YWxsjJYtWyq97vLly/jwww9hYmICBwcHLFu2TKHPzp074ebmBhMTEzRv3hwHDx6UOx8cHCz3WYlEInTu3FmuT0ZGBlatWqXyfRERERERERGR5rAIpaJPPvkEcXFx+P7773HlyhX4+/vD19cX9+7d0/hcMTExyMjIwNWrVxEZGYnnz5+jbdu22Lx5c6nXzp8/HxkZGUhOTsbQoUMxevRoHDp0SK7PpEmTsGnTJixfvhzXr1/Hvn378N5776kcp5mZGcRiMQwMDOTaR44ciQEDBii9Jjs7G/7+/nB0dERiYiK+/PJLhIeHY+PGjUKfX3/9FYMGDcKoUaPw+++/o2fPnujZsyeSk5PlxurcuTMyMjKErx9++EHuvFgshqWlpcr3RURERERERESaY1B6Fyr04sUL7Nq1Cz///DM++ugjAEB4eDj279+PdevWYeHChRqdz8rKCmKxGMDr1U3+/v4ICgrC+PHj0b17d9SqVavYay0sLIRrp0+fjmXLliEuLg5dunQBAFy7dg3r1q1DcnIyXF1dAQDOzs4ai3316tUAgEePHuHy5csK57du3Yr8/HxER0fDyMgIzZo1Q1JSElasWIGQkBAAwNdff43OnTtj6tSpAIAFCxYgLi4Oa9aswfr164WxjI2NhXslIiIiIiIioqqJRSgVvHr1ClKpFCYmJnLtpqamOHPmjHAcHh6O2NhYpKWlaTyGKVOmYPPmzYiLi0P//v1L7V9QUIA9e/bg6dOnMDIyEtr379+Phg0b4sCBA+jcuTNkMhl8fX2xbNkyWFtbazzuos6ePYuPPvpILqaAgAAsXboUT58+Ra1atXD27FmEhobKXRcQEIC9e/fKtcXHx8PW1ha1atVCx44dsXDhQtjY2KgUT15eHvLy8oTj7OxsAIBEIoFEIlHx7rSnMJaqFBNEIsWmIuFJpdIKCqZ6KPw83vxcJAUFCv0KIP9BVqW0v+2q5M8iqYx5rP6YQ93APOoG5rH6KymHzCtpCotQKrCwsICXlxcWLFgAd3d31K1bFz/88APOnj0LFxcXoV/t2rXRqFEjrcTg5uYGAKUWuKZPn47Zs2cjLy8Pr169grW1NT755BPh/K1bt3Dnzh3s3LkTmzdvhlQqxZQpU9C3b1+cOHFCK7G/KTMzU2HlVd26dYVztWrVQmZmptD2Zp/MzEzhuHPnzujduzecnZ1x8+ZNzJw5E126dMHZs2ehr69f5ngiIiIwb948hfajR4/CzMxMlVurEHFxcZUdwv+ztVVskt+6CylIqaBgqpfU1FThz8o/ofvyR/eVdqJKVKV+FkltzGP1xxzqBuZRNzCP1Z+yHObm5lZCJKSLWIRS0ffff4+RI0eiXr160NfXR+vWrTFo0CC5DcPHjx+P8ePHa2V+mUwG4PXG5SWZOnUqgoODkZGRgalTp+I///mPXKGsoKAAeXl52Lx5M5o0aQIAiIqKgqenJ1JTU4VH9Kq6gQMHCn9u3rw5WrRogUaNGiE+Ph6dOnUq8zhhYWFyq66ys7Ph4OAAf39/1KxZU6Mxl4dEIkFcXBz8/PxgaGhY2eG8Fhur2BQsf+yT5lMRkVQbUqlU+DkrLJY6PXum0C8JLeWOi9njnypBlfxZJJUxj9Ufc6gbmEfdwDxWfyXlsPBJEaLyYhFKRY0aNcKpU6eQk5OD7Oxs2NnZYcCAAWjYsGGFzH/t2jUApe/fVLt2bbi4uMDFxQU7d+5E8+bN0aZNGzRt2hQAYGdnBwMDA6EABQDu7u4AgPT0dK0XocRiMR48eCDXVnhcuL9TcX1K2v+pYcOGqF27Nm7cuKFSEcrY2BjGxsYK7YaGhlXyl2iViut/hVG5piKhqbIq7W2ir68vfDaGeorvidCD/AdZVVJO/69K/SyS2pjH6o851A3Mo25gHqs/ZTlkTklT+HY8NdWoUQN2dnZ4+vQpjhw5go8//rhC5l21ahVq1qwJX1/fMl/j4OCAAQMGICwsTGh7//338erVK9y8eVNo+/PPPwEAjo6Omgu4GF5eXjh9+rTcs8VxcXFwdXUVNlz38vLC8ePH5a6Li4uDl5dXseP+/fff+Oeff2BnZ6edwImIiIiIiIhILSxCqejIkSM4fPgwbt++jbi4OHTo0AFubm4YMWKE0GfNmjVlWoXz6NEjJCUlyX29ufLn2bNnyMzMxJ07dxAXF4e+ffti27ZtWLduHaysrFSKe9KkSdi/fz9+++03AICvry9at26NkSNH4vfff0diYiLGjBkDPz8/udVR6rpx4waSkpKQmZmJFy9eCPeXn58PABg8eDCMjIwwatQoXL16FTt27MDXX38t90jcpEmTcPjwYXz11Ve4fv06wsPD8dtvvwmPOj5//hxTp07FuXPnkJaWhuPHj+Pjjz+Gi4sLAgICyn0PRERERERERKQ5LEKpKCsrC+PGjYObmxuGDx+ODz74AEeOHJFbnvj48WO5FUbF2bZtG1q1aiX39e233wrnR4wYATs7O7i5uWHs2LEwNzfHhQsXMHjwYJXjbtq0Kfz9/TFnzhwAgJ6eHvbv34/atWvjo48+QmBgINzd3bF9+3bhmrS0NIhEIsTHx6s83yeffIJWrVphw4YN+PPPP4X7u/+/nZUtLS1x9OhR3L59G56envjss88wZ84chISECGN4e3tj27Zt2LhxIzw8PPDTTz9h7969eOeddwC8fpTp8uXL6NGjB5o0aYJRo0bB09MTCQkJSh+tIyIiIiIiIqLKwz2hVNS/f3/079+/xD7h4eEIDw8vsU9phR2Zkn12yqq4N+cdPnxY7tje3h67du0qdpzbt2/DysoKHh4eKsdQlsJVixYtkJCQUGKffv36oV+/fkrPmZqa4siRIyrHRkREREREREQVjyuhqFgHDx7EzJkzhT2airN27VqYm5vjypUrFRSZaszNzfHpp59WdhhEREREREREbzWuhKJiffnll6X22bp1K168eAEAaNCggbZDUktSUhIAvqGNiIiIiIiIqDKxCEXlUq9evcoOoVQuLi6VHQIRERERERHRW4+P4xERERERERERkdaxCEVERERERERERFrHx/GIqHxCQhSbijY0rJBIqg2JRIKUlBQ4OTnB0NCw2H6eFRgTERERERGRtnElFBERERERERERaR2LUEREREREREREpHUsQhERERERERERkdaxCEVERERERERERFrHIhQREREREREREWkd345HRKrZuFH+UPHlePC95VtBwVRPUqn09R+SkgC91/8vIFHJu/A8+Xo8IiIiIiLSIVwJRUREREREREREWsciFBERERERERERaR2LUEREREREREREpHUsQhERERERERERkdaxCEVERERERERERFrHIhSpLS0tDSKRCCKRCC1btqzscJSKjY0VYpw8eXJlh0NERERERET01mIRSg1SqRRffPEFnJ2dYWpqikaNGmHBggWQyWQqjXP79m0MHjwY9vb2MDExQf369fHxxx/j+vXrcsWT4r7S0tIUxnyzMCQSiWBtbY327dsjISFBrp+y8U1MTNT6PI4dO4bjx48Lx1evXkWfPn3g5OQEkUiEVatWKb0uMjISTk5OMDExQdu2bXHhwgW58y9fvsS4ceNgY2MDc3Nz9OnTBw8ePFA61j///IP69etDJBLh2bNnQvuAAQOQkZEBLy8vte6NiIiIiIiIiDSDRSg1LF26FOvWrcOaNWtw7do1LF26FMuWLcM333xT5jEkEgn8/PyQlZWF3bt3IzU1FTt27EDz5s3x7NkzoXhS+OXl5YXRo0fLtTk4OBQ7/rFjx5CRkYHTp0/D3t4e3bp1Uyjg1KxZU268O3fuqPV52NjYwMbGRjjOzc1Fw4YNsWTJEojFYqXX7NixA6GhoZg7dy4uXboEDw8PBAQE4OHDh0KfKVOmYP/+/di5cydOnTqF+/fvo3fv3krHGzVqFFq0aKHQbmpqCrFYDCMjI7XujYiIiIiIiIg0w6CyA6iOfv31V3z88ccIDAwEADg5OeGHH35QWMlTkqtXr+LmzZs4fvw4HB0dAQCOjo54//33hT6mpqbCn42MjGBmZlZsUacoGxsbiMViiMVizJw5E9u3b8f58+fRo0cPoY9IJCrzeKp499138e677wIAZsyYobTPihUrMHr0aIwYMQIAsH79evzyyy+Ijo7GjBkzkJWVhaioKGzbtg0dO3YEAMTExMDd3R3nzp1Du3bthLHWrVuHZ8+eYc6cOTh06JDG74eIiIiIiIiIyo9FKDV4e3tj48aN+PPPP9GkSRP88ccfOHPmDFasWCH0CQ8PR2xsrNJH5gCgTp060NPTw08//YTJkydDX19fK7G+ePECmzdvBgCF1UDPnz+Ho6MjCgoK0Lp1ayxevBjNmjXTShxvys/PR2JiIsLCwoQ2PT09+Pr64uzZswCAxMRESCQS+Pr6Cn3c3NzQoEEDnD17VihCpaSkYP78+Th//jxu3bqldkx5eXnIy8sTjrOzswG8XrEmkUjUHlfTCmOp1JhEIvlDJaFIpdIKCqZ6Kvx8JAUFQlsBFD/IKvStR0VUiZ9FKjfmsfpjDnUD86gbmMfqr6QcMq+kKSxCqWHGjBnIzs6Gm5sb9PX1IZVKsWjRIgwZMkToU7t2bTRq1KjYMerVq4fVq1dj2rRpmDdvHtq0aYMOHTpgyJAhaNiwYblj9Pb2hp6eHnJzcyGTyeDp6YlOnToJ511dXREdHY0WLVogKysLy5cvh7e3N65evYr69euXe/6SPH78GFKpFHXr1pVrr1u3Lq5fvw4AyMzMhJGREaysrBT6ZGZmAnhdOBo0aBC+/PJLNGjQoFxFqIiICMybN0+h/ejRozAzM1N7XG2Ji4urvMltbeUPDyp2SUFKBQVTvcX973v5tfsK5+8rNlEVU6k/i6QxzGP1xxzqBuZRNzCP1Z+yHObm5lZCJKSLWIRSw48//oitW7di27ZtaNasGZKSkjB58mTY29sjKCgIADB+/HiMHz++xHHGjRuH4cOHIz4+HufOncPOnTuxePFi7Nu3D35+fuWKcceOHXBzc0NycjKmTZuG2NhYGBoaCue9vLzkNuv29vaGu7s7NmzYgAULFpRr7ooSFhYGd3d3DB06VCNjhYaGCsfZ2dlwcHCAv78/atasWe7xNUUikSAuLg5+fn5y+axQsbHyh8GKXXzSfCoikmpLKpUiNTUVfmIxDPVeb82XhJYK/aroSycJVeRnkcqNeaz+mEPdwDzqBuax+isph4VPihCVF4tQapg6dSpmzJiBgQMHAgCaN2+OO3fuICIiQihClZWFhQW6d++O7t27Y+HChQgICMDChQvLXYRycHBA48aN0bhxY7x69Qq9evVCcnIyjI2NlfY3NDREq1atcOPGjXLNWxa1a9eGvr6+wkbpDx48EPaoEovFyM/Px7Nnz+RWQ73Z58SJE7hy5Qp++uknABDeTli7dm3MmjVL6cqm4hgbGyv9bAwNDavkL9FKjavIWyBlSsLQ1uOlusZQT08oQulB8YOsgt96VERV/W8EqYZ5rP6YQ93APOoG5rH6U5ZD5pQ0hW/HU0Nubi709OQ/On19fRS8sb+LOkQiEdzc3JCTk1OucYrq27cvDAwMsHbt2mL7SKVSXLlyBXZ2dhqdWxkjIyN4enri+PHjQltBQQGOHz8urM7y9PSEoaGhXJ/U1FSkp6cLfXbt2oU//vgDSUlJSEpKwqZNmwAACQkJGDdunNbvg4iIiIiIiIjKjiuh1NC9e3csWrQIDRo0QLNmzfD7779jxYoVGDlypNBnzZo12LNnj1wR5U1JSUmYO3cuhg0bhqZNm8LIyAinTp1CdHQ0pk+frtF4RSIRJk6ciPDwcIwZMwZmZmaYP38+2rVrBxcXFzx79gxffvkl7ty5g08++aTc8+Xn5yMlJUX4871795CUlARzc3O4uLgAAEJDQxEUFIQ2bdrgvffew6pVq5CTkyO8Lc/S0hKjRo1CaGgorK2tUbNmTUyYMAFeXl7CpuRF99x6/PgxAMDd3V1hLykiIiIiIiIiqlwsQqnhm2++wRdffIH//Oc/ePjwIezt7TFmzBjMmTNH6PP48WPcvHmz2DHq168PJycnzJs3D2lpaRCJRMLxlClTNB5zUFAQZs2ahTVr1mDatGl4+vQpRo8ejczMTNSqVQuenp749ddf0bRpU+Ga0t7wV5z79++jVatWwvHy5cuxfPlytG/fHvHx8QCAAQMG4NGjR5gzZw4yMzPRsmVLHD58WG6z8pUrV0JPTw99+vRBXl4eAgICSlzNRURERERERERVF4tQarCwsMCqVauwatWqYvuEh4cjPDy82PO1a9fG119/XeY5C4s3pXFychL2RnqTmZkZnjx5IhyvXLkSK1euLHGs27dvw8fHp8wxlhZDUaVt3m5iYoLIyEhERkaWaV4fH58yzUtEREREREREFY97QpFSMpkM8fHxZXpTnre3N7y9vSsgKtVt3boV5ubmSEhIqOxQiIiIiIiIiN5qXAlFSolEIty5c6fEPvXr18dff/0FAMW+da+y9ejRA23btgUA7hNFREREREREVIlYhCK1GRgYCBuNV1UWFhawsLCo7DCIiIiIiIiI3np8HI+IiIiIiIiIiLSORSgiIiIiIiIiItI6Po5HRKoJCZE/VNanYYVEUm1JJBKkpKQALVsChoYAAM/KDYmIiIiIiEjruBKKiIiIiIiIiIi0jkUoIiIiIiIiIiLSOhahiIiIiIiIiIhI61iEIiIiIiIiIiIirWMRioiIiIiIiIiItI5vxyOi4m3cqNhU5HV4vrd8KygYzWr49KnccaKS99N58pV1REREREREGsOVUEREREREREREpHUsQhERERERERERkdaxCEVERERERERERFrHIhQREREREREREWkdi1BERERERERERKR1LEKR2uLj4yESiSASidCzZ8/KDkep8PBwIcZVq1ZVdjhEREREREREby0WodTg5OQkFDbe/Bo3bpxK4/zxxx/o0aMHbG1tYWJiAicnJwwYMAAPHz6UK54U96XMm4UhkUiEOnXqoGvXrrhy5UqxcSxZsgQikQiTJ09WKf5CqampiI2NFY5Pnz6N7t27w97eHiKRCHv37lW4RiaTYc6cObCzs4OpqSl8fX3x119/yfV58uQJhgwZgpo1a8LKygqjRo3C8+fP5ebt0KED6tatCxMTEzRs2BCzZ8+GRCIR+nz++efIyMhA/fr11bo3IiIiIiIiItIMFqHUcPHiRWRkZAhfcXFxAIB+/fqVeYxHjx6hU6dOsLa2xpEjR3Dt2jXExMTA3t4eOTk5QvGk8Kt+/fqYP3++XFtJUlNTkZGRgSNHjiAvLw+BgYHIz89Xei8bNmxAixYtVPsQ3mBrawsrKyvhOCcnBx4eHoiMjCz2mmXLlmH16tVYv349zp8/jxo1aiAgIAAvX74U+gwZMgRXr15FXFwcDhw4gNOnTyMkJEQ4b2hoiOHDh+Po0aNITU3FqlWr8O2332Lu3LlCH3Nzc4jFYujr66t9f0RERERERERUfgaVHUB1VKdOHbnjJUuWoFGjRmjfvn2Zx/jvf/+LrKwsbNq0CQYGr9Pg7OyMDh06CH3Mzc2FP+vr68PCwgJisbhM4xcWhsRiMSZPnowePXrg+vXrcsWm58+fY8iQIfj222+xcOHCMsdemi5duqBLly7FnpfJZFi1ahVmz56Njz/+GACwefNm1K1bF3v37sXAgQNx7do1HD58GBcvXkSbNm0AAN988w26du2K5cuXw97eHg0bNkTDhg2FcR0dHREfH4+EhASN3QsRERERERERaQZXQpVTfn4+tmzZgpEjR8o9IhccHAwfH59irxOLxXj16hX27NkDmUymtfiysrKwfft2AICRkZHcuXHjxiEwMBC+vr5am1+Z27dvIzMzU25eS0tLtG3bFmfPngUAnD17FlZWVkIBCgB8fX2hp6eH8+fPKx33xo0bOHz4sErFQCIiIiIiIiKqGFwJVU579+7Fs2fPEBwcLNduZ2eHgoKCYq9r164dZs6cicGDB+PTTz/Fe++9h44dO2L48OGoW7duueMq3AMpJycHANCjRw+4ubkJ57dv345Lly7h4sWL5Z5LVZmZmQCgcJ9169YVzmVmZsLW1lbuvIGBAaytrYU+hby9vXHp0iXk5eUhJCQE8+fPVzmmvLw85OXlCcfZ2dkAAIlEIrfHVGUrjKXCYlKy95ioyNRSqbRiYtEwSZGfzwIofqba+pgrPI+kccyhbmAeqz/mUDcwj7qBeaz+Ssoh80qawiJUOUVFRaFLly6wt7eXa4+IiCj12kWLFiE0NBQnTpzA+fPnsX79eixevBinT59G8+bNyxVXQkICzMzMcO7cOSxevBjr168Xzt29exeTJk1CXFwcTExMyjVPVbBjxw78+++/+OOPPzB16lQsX74c06ZNU2mMiIgIzJs3T6H96NGjMDMz01SoGlO4D5nWFSkEAoDtQfnjFKRUTCwaphj1fcUWxSaNqrA8ktYwh7qBeaz+mEPdwDzqBuax+lOWw9zc3EqIhHQRi1DlcOfOHRw7dgy7d+9WewwbGxv069cP/fr1w+LFi9GqVSssX74c3333Xblic3Z2hpWVFVxdXfHw4UMMGDAAp0+fBgAkJibi4cOHaN26tdBfKpXi9OnTWLNmDfLy8rS6kXfhvlYPHjyAnZ2d0P7gwQO0bNlS6PPw4UO56169eoUnT54o7Ivl4OAAAGjatCmkUilCQkLw2WefqXQPYWFhCA0NFY6zs7Ph4OAAf39/1KxZU6X70yaJRIK4uDj4+fnB0NBQ+xO+8dZDoSlY/tgnzUf7cWiB07NncsdJaKnQp6Vik0ZUeB5J45hD3cA8Vn/MoW5gHnUD81j9lZTDwidFiMqLRahyiImJga2tLQIDAzUynpGRERo1aiQ8Qqcp48aNQ0REBPbs2YNevXqhU6dOuHLlilyfESNGwM3NDdOnT9f6m+ScnZ0hFotx/PhxoeiUnZ2N8+fPY+zYsQAALy8vPHv2DImJifD09AQAnDhxAgUFBWjbtm2xYxcUFEAikaCgoECl+zA2NoaxsbFCu6GhYZX8JVphcSnZr0xWZNrq+uZBQz35LfH0oPh5avsjrqrfX1R2zKFuYB6rP+ZQNzCPuoF5rP6U5ZA5JU1hEUpNBQUFiImJQVBQkPB2uzeFhYXh3r172Lx5s9LrDxw4gO3bt2PgwIFo0qQJZDIZ9u/fj4MHDyImJkajsZqZmWH06NGYO3cuevbsCQsLC7zzzjtyfWrUqAEbGxuFdnU8f/4cN27cEI5v376NpKQkWFtbo0GDBhCJRJg8eTIWLlyIxo0bw9nZGV988QXs7e3Rs2dPAIC7uzs6d+6M0aNHY/369ZBIJBg/fjwGDhwoPPq4detWGBoaonnz5jA2NsZvv/2GsLAwDBgwgP+RJCIiIiIiIqpiWIRS07Fjx5Ceno6RI0cqPZ+RkYH09PRir2/atCnMzMzw2Wef4e7duzA2Nkbjxo2xadMmDBs2TOPxjh8/HitWrMDOnTvRv3//Ml0THByMtLQ0xMfHqzTXb7/9hg4dOgjHhY+5BQUFIfZ/j3dNmzYNOTk5CAkJwbNnz/DBBx/g8OHDcntUbd26FePHj0enTp2gp6eHPn36YPXq1cJ5AwMDLF26FH/++SdkMhkcHR0xfvx4TJkyRaV4iYiIiIiIiEj7WIRSk7+/P2RKHlUqFKtkL503NWzYEBs3bizzfGlpaWXq5+PjozQuBweHEt9ooKzQdPv2bbliUlkVF8ObRCIR5s+fX+Kb7KytrbFt27Zizw8YMAADBgxQOT4iIiIiIiIiqnh6pXeht1FWVhZu3ryJzz//vNS+9evXx6BBgyogKtUtXrwY5ubmJa5KIyIiIiIiIiLt40ooUsrS0hJ///13iX3atm2Lv/76CwBgbm5eEWGp7NNPPxUeP6xTp04lR0NERERERET09mIRitRmamoKFxeXyg6jRNbW1rC2tq7sMIiIiIiIiIjeenwcj4iIiIiIiIiItI5FKCIiIiIiIiIi0jo+jkdExQsJUWwq2tCwQiLROs/KDoCIiIiIiEjHcSUUERERERERERFpHYtQRERERERERESkdSxCERERERERERGR1rEIRUREREREREREWsciFBERERERERERaR3fjkdE/2/jRvlDxZfjwfeWr1ambvj0qUJbopJ31nnyNXZERERERETVEldCERERERERERGR1rEIRUREREREREREWsciFBERERERERERaR2LUEREREREREREpHUsQhERERERERERkdaxCEVERERERERERFrHIhSpLS0tDSKRCCKRCC1btqzscJSKjY0VYpw8eXJlh0NERERERET01mIRSk337t3D0KFDYWNjA1NTUzRv3hy//fabSmPcvn0bgwcPhr29PUxMTFC/fn18/PHHuH79ulzxpLivtLQ0hTHfLAyJRCJYW1ujffv2SEhIkOu3e/dutGnTBlZWVqhRowZatmyJ77//Xq3P4tixYzh+/LhwfPXqVfTp0wdOTk4QiURYtWqV0usiIyPh5OQEExMTtG3bFhcuXJA7//LlS4wbNw42NjYwNzdHnz598ODBA+H8H3/8gUGDBsHBwQGmpqZwd3fH119/LTfGgAEDkJGRAS8vL7XujYiIiIiIiIg0g0UoNTx9+hTvv/8+DA0NcejQIaSkpOCrr75CrVq1yjyGRCKBn58fsrKysHv3bqSmpmLHjh1o3rw5nj17JhRPCr+8vLwwevRouTYHB4dixz927BgyMjJw+vRp2Nvbo1u3bnIFHGtra8yaNQtnz57F5cuXMWLECIwYMQJHjhxR+fOwsbGBjY2NcJybm4uGDRtiyZIlEIvFSq/ZsWMHQkNDMXfuXFy6dAkeHh4ICAjAw4cPhT5TpkzB/v37sXPnTpw6dQr3799H7969hfOJiYmwtbXFli1bcPXqVcyaNQthYWFYs2aN0MfU1BRisRhGRkYq3xcRERERERERaY5BZQdQHS1duhQODg6IiYkR2pydnVUa4+rVq7h58yaOHz8OR0dHAICjoyPef/99oY+pqanwZyMjI5iZmRVb1CnKxsYGYrEYYrEYM2fOxPbt23H+/Hn06NEDAODj4yPXf9KkSfjuu+9w5swZBAQEqHQvRb377rt49913AQAzZsxQ2mfFihUYPXo0RowYAQBYv349fvnlF0RHR2PGjBnIyspCVFQUtm3bho4dOwIAYmJi4O7ujnPnzqFdu3YYOXKk3JgNGzbE2bNnsXv3bowfP75c90BEREREREREmsUilBr27duHgIAA9OvXD6dOnUK9evXwn//8B6NHjxb6hIeHIzY2VukjcwBQp04d6Onp4aeffsLkyZOhr6+vlVhfvHiBzZs3A0Cxq4FkMhlOnDiB1NRULF26VCtxvCk/Px+JiYkICwsT2vT09ODr64uzZ88CeL3KSSKRwNfXV+jj5uaGBg0a4OzZs2jXrp3SsbOysmBtba1yTHl5ecjLyxOOs7OzAbxesSaRSFQeT1sKY9FaTCKR/KGSaaRSqVamlhQUKLQVQDGAKpQOtWk9j6R1zKFuYB6rP+ZQNzCPuoF5rP5KyiHzSprCIpQabt26hXXr1iE0NBQzZ87ExYsXMXHiRBgZGSEoKAgAULt2bTRq1KjYMerVq4fVq1dj2rRpmDdvHtq0aYMOHTpgyJAhaNiwYblj9Pb2hp6eHnJzcyGTyeDp6YlOnTrJ9cnKykK9evWQl5cHfX19rF27Fn5+fuWeuzSPHz+GVCpF3bp15drr1q2L69evAwAyMzNhZGQEKysrhT6ZmZlKx/3111+xY8cO/PLLLyrHFBERgXnz5im0Hz16FGZmZiqPp21xcXHaGdjWVv7woGKXFKRoZWrlo95XbFFsqra0lkeqMMyhbmAeqz/mUDcwj7qBeaz+lOUwNze3EiIhXcQilBoKCgrQpk0bLF68GADQqlUrJCcnY/369UIRavz48aU+EjZu3DgMHz4c8fHxOHfuHHbu3InFixdj37595S4G7dixA25ubkhOTsa0adMQGxsLQ0NDuT4WFhZISkrC8+fPcfz4cYSGhqJhw4YKj+pVB8nJyfj4448xd+5c+Pv7q3x9WFgYQkNDhePs7Gw4ODjA398fNWvW1GSo5SKRSBAXFwc/Pz+FfGpEbKz8YbBiF580H83PC8Dp2TOFtiS0VGiroi9iVInW80haxxzqBuax+mMOdQPzqBuYx+qvpBwWPilCVF4sQqnBzs4OTZs2lWtzd3fHrl27VB7LwsIC3bt3R/fu3bFw4UIEBARg4cKF5S5COTg4oHHjxmjcuDFevXqFXr16ITk5GcbGxkIfPT09uLi4AABatmyJa9euISIiQutFqNq1a0NfX19uo3QAePDggbDnlVgsRn5+Pp49eya3GurNPoVSUlLQqVMnhISEYPbs2WrFZGxsLPfZFDI0NKySv0S1FpdMJn+oZAptPTpqqKf4ngQ9KAZQBdOhtqr6/UVlxxzqBuax+mMOdQPzqBuYx+pPWQ6ZU9IUvh1PDe+//z5SU1Pl2v78809hg3F1iUQiuLm5IScnp1zjFNW3b18YGBhg7dq1JfYrKCiQ2xdJW4yMjODp6Ynjx4/LzX38+HF4eXkBADw9PWFoaCjXJzU1Fenp6UIf4PUG7x06dEBQUBAWLVqk9diJiIiIiIiISD1cCaWGKVOmwNvbG4sXL0b//v1x4cIFbNy4ERs3bhT6rFmzBnv27JErorwpKSkJc+fOxbBhw9C0aVMYGRnh1KlTiI6OxvTp0zUar0gkwsSJExEeHo4xY8bAzMwMERERaNOmDRo1aoS8vDwcPHgQ33//PdatW1fu+fLz85GSkiL8+d69e0hKSoK5ubmw8io0NBRBQUFo06YN3nvvPaxatQo5OTnC2/IsLS0xatQohIaGwtraGjVr1sSECRPg5eUlbEqenJyMjh07IiAgAKGhocJeUfr6+qhTp06574OIiIiIiIiINIdFKDW8++672LNnD8LCwjB//nw4Oztj1apVGDJkiNDn8ePHuHnzZrFj1K9fH05OTpg3bx7S0tIgEomE4ylTpmg85qCgIMyaNQtr1qzBtGnTkJOTg//85z/4+++/YWpqCjc3N2zZsgUDBgwQrintDX/FuX//Plq1aiUcL1++HMuXL0f79u0RHx8PABgwYAAePXqEOXPmIDMzEy1btsThw4flNitfuXIl9PT00KdPH+Tl5SEgIEBuNddPP/2ER48eYcuWLdiyZYvQ7ujoqHLMRERERERERKRdLEKpqVu3bujWrVux58PDwxEeHl7s+dq1a+Prr78u83yFxZvSODk5QVZkXx8AMDMzw5MnT4TjhQsXYuHChSWOdfv2bbX2hyouhqJK27zdxMQEkZGRiIyMVHq+tM+YiIiIiIiIiKoO7glFSslkMsTHx2PBggWl9vX29oa3t3cFRKW6rVu3wtzcHAkJCZUdChEREREREdFbjSuhSCmRSIQ7d+6U2Kd+/fr466+/AEDpm+Wqgh49eqBt27YAIPeWPSIiIiIiIiKqWCxCkdoMDAyEjcarKgsLC1hYWFR2GERERERERERvPT6OR0REREREREREWsciFBERERERERERaR0fxyOi/xcSIn+orE/DCokEAOBZcVMRERERERGRlnElFBERERERERERaR2LUEREREREREREpHUsQhERERERERERkdaxCEVERERERERERFrHIhQREREREREREWkd345H9LbauFGxqcjr8Hxv+VZQMBXv2LGKe82fZ5HX/BUUVNjUREREREREVQZXQhERERERERERkdaxCEVERERERERERFrHIhQREREREREREWkdi1BERERERERERKR1LEIREREREREREZHWsQhFRERERERERERa99YVocLDwyESieS+3NzcVB7HyckJq1atUmiPiIiAvr4+vvzyS4VzsbGxwpz6+vqoVasW2rZti/nz5yMrK0uub3BwsNDX0NAQdevWhZ+fH6Kjo1FQyvvd37xHfX19ODg4ICQkBE+ePJHr5+Pjo/BZfPrppyp9Dm/ek56eHuzs7DBgwACkp6crxOTm5oYaNWqgVq1a8PX1xfnz51WaKz4+Xi7WOnXqoGvXrrhy5Uqx1yxZsgQikQiTJ09WaS4iIiIiIiIi0qy3rggFAM2aNUNGRobwdebMGY2NHR0djWnTpiE6Olrp+Zo1ayIjIwN///03fv31V4SEhGDz5s1o2bIl7t+/L9e3c+fOyMjIQFpaGg4dOoQOHTpg0qRJ6NatG169elWme0xPT0dMTAwOHz6MsWPHKvQbPXq03GexbNkyle+58J7u3buHXbt2ITU1Ff369ZPr06RJE6xZswZXrlzBmTNn4OTkBH9/fzx69Ejl+VJTU5GRkYEjR44gLy8PgYGByM/PV+h38eJFbNiwAS1atFB5DiIiIiIiIiLSrLeyCGVgYACxWCx81a5dWyPjnjp1Ci9evMD8+fORnZ2NX3/9VaGPSCSCWCyGnZ0d3N3dMWrUKPz66694/vw5pk2bJtfX2NgYYrEY9erVQ+vWrTFz5kz8/PPPOHToEGJjY8t0j/Xq1YOvry/69euHuLg4hX5mZmZyn0XNmjVVvu8378nb2xujRo3ChQsXkJ2dLfQZPHgwfH190bBhQzRr1gwrVqxAdnY2Ll++rPJ8tra2EIvFaN26NSZPnoy7d+/i+vXrcn2eP3+OIUOG4Ntvv0WtWrVUnoOIiIiIiIiINMugsgOoDH/99Rfs7e1hYmICLy8vREREoEGDBsL54OBgpKWlIT4+XqVxo6KiMGjQIBgaGmLQoEGIioqCt7d3qdfZ2tpiyJAhiI6OhlQqhb6+frF9O3bsCA8PD+zevRuffPJJmeJKS0vDkSNHYGRkpHBu69at2LJlC8RiMbp3744vvvgCZmZmZRpXmYcPH2LPnj3Q19cv9j7y8/OxceNGWFpawsPDQ+25srKysH37dgBQuLdx48YhMDAQvr6+WLhwYalj5eXlIS8vTzguLKBJJBJIJBK1Y9S0wlg0EpNIpNhUZFipVFr+eaooUdGb1aKiT9AWFGgwj1QpNPqzSJWGeaz+mEPdwDzqBuax+isph8wracpbV4Rq27YtYmNj4erqioyMDMybNw8ffvghkpOTYWFhAQCws7Mrdd+lorKzs/HTTz/h7NmzAIChQ4fiww8/xNdffw1zc/NSr3dzc8O///6Lf/75B7a2tqX2LW0F0ZUrV2Bubg6pVIqXL18CAFasWCHXZ/DgwXB0dIS9vT0uX76M6dOnIzU1Fbt37y413jdlZWXB3NwcMpkMubm5AICJEyeiRo0acv0OHDiAgQMHIjc3F3Z2doiLi1NrFVr9+vUBADk5OQCAHj16yO3rtX37dly6dAkXL14s85gRERGYN2+eQvvRo0fLVZTTFmWr2lSm5PvM9qD8cQpSyj9PFWVrW3H3VuRJW4FG8kiVijnUDcxj9ccc6gbmUTcwj9WfshwW/juPqLzeuiJUly5dhD+3aNECbdu2haOjI3788UeMGjUKwOuChKp++OEHNGrUSFjZ07JlSzg6OmLHjh3CuCWRyWQAXj/aVpa+pfVzdXXFvn378PLlS2zZsgVJSUmYMGGCXJ+QkBDhz82bN4ednR06deqEmzdvolGjRqXGUcjCwgKXLl2CRCLBoUOHsHXrVixatEihX4cOHZCUlITHjx/j22+/Rf/+/XH+/PlSi25FJSQkwMzMDOfOncPixYuxfv164dzdu3cxadIkxMXFwcTEpMxjhoWFITQ0VDjOzs6Gg4MD/P391XpEUVskEgni4uLg5+cHQ0PD8g2m5JHO2GD5Y580n/LNUYXFxztV2FwtW8ofFxRIkJmpoTxSpdDozyJVGuax+mMOdQPzqBuYx+qvpBy+udUKUXm8dUWooqysrNCkSRPcuHGjXONERUXh6tWrMDD4/4+0oKAA0dHRZSpCXbt2DTVr1oSNjU2Z+jo7O5fYx8jICC4uLgBevyEuMDAQ8+bNw4IFC4q9pm3btgCAGzduqFSE0tPTE+Zyd3fHzZs3MXbsWHz//fdy/WrUqAEXFxe4uLigXbt2aNy4MaKiohAWFlbmuQDA2dkZVlZWcHV1xcOHDzFgwACcPn0aAJCYmIiHDx+idevWQn+pVIrTp09jzZo1yMvLU/qYoLGxMYyNjRXaDQ0Nq+QvUY3E9b/Cp1xTkSFLejS0upMVvVkt0itm972q+v1FZccc6gbmsfpjDnUD86gbmMfqT1kOmVPSlLdyY/I3PX/+HDdv3oSdnZ3aY1y5cgW//fYb4uPjkZSUJHzFx8fj7NmzCptmF/Xw4UNs27YNPXv2hF5x/1r9nxMnTuDKlSvo06ePSjHOnj0by5cvV3gD35uSkpIAoFyfBQDMmDEDO3bswKVLl0rsV1BQILcPkzrGjRuH5ORk7NmzBwDQqVMnXLlyRS4Pbdq0wZAhQ5CUlKTTRRUiIiIiIiKiquytWwn1+eefo3v37nB0dMT9+/cxd+5c6OvrY9CgQUKfsLAw3Lt3D5s3by7TmFFRUXjvvffw0UcfKZx79913ERUVhS+//BLA60fpMjMzIZPJ8OzZM5w9exaLFy+GpaUllixZIndtXl4eMjMzIZVK8eDBAxw+fBgRERHo1q0bhg8frtJ9e3l5oUWLFli8eDHWrFmDmzdvYtu2bejatStsbGxw+fJlTJkyBR999BFatGih0thFOTg4oFevXpgzZw4OHDiAnJwcLFq0CD169ICdnR0eP36MyMhI3Lt3D/369SvXXGZmZhg9ejTmzp2Lnj17wsLCAu+8845cnxo1asDGxkahnYiIiIiIiIgqzlu3Eurvv//GoEGD4Orqiv79+8PGxgbnzp1DnTp1hD4ZGRlIT08v03j5+fnYsmVLsSuT+vTpg82bNwtvE8jOzoadnR3q1asHLy8vbNiwAUFBQfj9998VViAdPnwYdnZ2cHJyQufOnXHy5EmsXr0aP8OqqEgAADz6SURBVP/8s1oreqZMmYJNmzbh7t27MDIywrFjx+Dv7w83Nzd89tln6NOnD/bv3y93jZOTE8LDw9Wa65dffsGFCxegr6+P69evo0+fPmjSpAm6d++Of/75BwkJCWjWrJlwjY+PD4KDg1Wea/z48bh27Rp27typ8rVEREREREREVDFEMpmSjWGI8PoNCDY2Njh06BB8fHy0Pp+joyPmzZunViFK07Kzs2FpaYmsrKwqtzH5wYMH0bVr1/I/l71xo2JTiPyx7y3f8s1RhR071rDC5vL0lD8uKJDg/n0N5ZEqhUZ/FqnSMI/VH3OoG5hH3cA8Vn8l5bCq/vuIqp+3biUUld3JkyfRsWPHCilAXb16FZaWlio/ZkhERERERERE1cNbtycUlV1gYCACAwMrZK5mzZrh8uXLFTIXEREREREREVU8roQiIiIiIiIiIiKtYxGKiIiIiIiIiIi0jkUoIiIiIiIiIiLSOu4JRfS2CglRbCraUHEvkKtwSm6/wkgkwP37lTc/ERERERFRZeBKKCIiIiIiIiIi0joWoYiIiIiIiIiISOtYhCIiIiIiIiIiIq1jEYqIiIiIiIiIiLSORSgiIiIiIiIiItI6vh2P6G2xcaP8oZK3w4UkVlAsFSxR8b1/8PSshECIiIiIiIjeYlwJRUREREREREREWsciFBERERERERERaR2LUEREREREREREpHUsQhERERERERERkdaxCEVERERERERERFrHIhQREREREREREWndW1+EWrJkCUQiESZPnqzytU5OTli1apXcsUgkwvbt2xX6NmvWDCKRCLGxsUKbSCTC3r17FfoGBwejZ8+ewrGPj49K8QUHB0MkEkEkEsHQ0BDOzs6YNm0aXr58qbR/Xl4eWrZsCZFIhKSkpDLPAwDh4eHCXPr6+nBwcEBISAiePHki9Hny5AkmTJgAV1dXmJqaokGDBpg4cSKysrJUmis2NlaYS09PD3Z2dhgwYADS09Pl+u3evRv+/v6wsbFR656IiIiIiIiISPPe6iLUxYsXsWHDBrRo0UJjYzo4OCAmJkau7dy5c8jMzESNGjU0Nk9pOnfujIyMDNy6dQsrV67Ehg0bMHfuXKV9p02bBnt7e7XnatasGTIyMpCeno6YmBgcPnwYY8eOFc7fv38f9+/fx/Lly5GcnIzY2FgcPnwYo0aNUnmumjVrIiMjA/fu3cOuXbuQmpqKfv36yfXJycnBBx98gKVLl6p9T0RERERERESkWW9tEer58+cYMmQIvv32W9SqVUtj4w4ZMgSnTp3C3bt3hbbo6GgMGTIEBgYGGpunNMbGxhCLxXBwcEDPnj3h6+uLuLg4hX6HDh3C0aNHsXz5crXnMjAwgFgsRr169eDr64t+/frJzfXOO+9g165d6N69Oxo1aoSOHTti0aJF2L9/P169eqXSXCKRCGKxGHZ2dvD29saoUaNw4cIFZGdnC32GDRuGOXPmwNfXV+17IiIiIiIiIiLNemuLUOPGjUNgYGCxhYrg4GD4+PioPG7dunUREBCA7777DgCQm5uLHTt2YOTIkeUJt1ySk5Px66+/wsjISK79wYMHGD16NL7//nuYmZlpZK60tDQcOXJEYa6isrKyULNmzXIV5h4+fIg9e/ZAX18f+vr6ao9DRERERERERNpXcUtzqpDt27fj0qVLuHjxYrF97OzsUFBQoNb4I0eOxGeffYZZs2bhp59+QqNGjdCyZUs1o1XPgQMHYG5ujlevXiEvLw96enpYs2aNcF4mkyE4OBiffvop2rRpg7S0NLXnunLlCszNzSGVSoV9p1asWFFs/8ePH2PBggUICQlRea6srCyYm5tDJpMhNzcXADBx4sRyP+qYl5eHvLw84bhwZZVEIoFEIinX2JpUGItaMYlE8odKhpCo9y1f5RVA8WYrM63lyiNVCcyhbmAeqz/mUDcwj7qBeaz+Ssoh80qa8tYVoe7evYtJkyYhLi4OJiYmxfaLiIhQe47AwECMGTMGp0+fRnR0dKWsgurQoQPWrVuHnJwcrFy5EgYGBujTp49w/ptvvsG///6LsLCwcs/l6uqKffv24eXLl9iyZQuSkpIwYcIEpX2zs7MRGBiIpk2bIjw8XOW5LCwscOnSJUgkEhw6dAhbt27FokWLynkHr/M9b948hfajR49qbJWYJil7tLJUtrbyhwcVuyhp0hGKd3b/fiWEUYRaeaQqhTnUDcxj9ccc6gbmUTcwj9WfshwWLgAgKq+3rgiVmJiIhw8fonXr1kKbVCrF6dOnsWbNGuTl5ZX70S4DAwMMGzYMc+fOxfnz57Fnzx6l/SwsLJS+Ie7Zs2ewtLQsVww1atSAi4sLgNd7Unl4eCAqKkrYDPzEiRM4e/YsjI2N5a5r06YNhgwZIjxOWBZGRkbCXEuWLEFgYCDmzZuHBQsWyPX7999/0blzZ1hYWGDPnj0wNDRU+b709PSEudzd3XHz5k2MHTsW33//vcpjvSksLAyhoaHCcXZ2NhwcHODv74+aNWuWa2xNkkgkiIuLg5+fn+qf3xtvZgSA2GDFLsFJ6kZWtSUhWKGtghcnyilXHqlKYA51A/NY/TGHuoF51A3MY/VXUg7f3IOXqDzeuiJUp06dcOXKFbm2ESNGwM3NDdOnT9fY3kIjR47E8uXLMWDAgGI3Pnd1dUViYiKCgoKENqlUij/++AOffPKJRuIAXhduZs6cidDQUAwePBimpqZYvXo1Fi5cKPS5f/8+AgICsGPHDrRt27Zc882ePRsdO3bE2LFjhbfuZWdnIyAgAMbGxti3b1+Jq9BUMWPGDDRq1AhTpkyRKyyqytjYWKEgBwCGhoZV8peoWnHJZPKHSi431NFd4vSgeLNVIa1V9fuLyo451A3MY/XHHOoG5lE3MI/Vn7IcMqekKW9dEcrCwgLvvPOOXFuNGjVgY2Mj1x4WFoZ79+5h8+bNas3j7u6Ox48fl/goV2hoKEaNGgU3Nzf4+fkhJycH33zzDZ4+fapQhHr06BGSkpLk2uzs7FC3bt0yxdOvXz9MnToVkZGR+Pzzz9GgQQO58+bm5gCARo0aoX79+mUaszheXl5o0aIFFi9ejDVr1iA7Oxv+/v7Izc3Fli1bkJ2dLVTS69SpU67Cn4ODA3r16oU5c+bgwIEDAIAnT54gPT0d9//3vFVqaioAQCwWQywWl+veiIiIiIiIiEg9OrruofwyMjKQnp5erjFsbGxgampa7PlBgwZh06ZNiI6OhqenJzp37ozMzEycPn1aobi0bds2tGrVSu7r22+/LXMsBgYGGD9+PJYtW4acnJwyXycSiRBb5DGuspgyZQo2bdqEu3fv4tKlSzh//jyuXLkCFxcX2NnZCV93794VrnFyclJrn6gpU6bgl19+wYULFwAA+/btQ6tWrRAYGAgAGDhwIFq1aoX169erPDYRERERERHR/7V35/E53en/x993yEoWsWTRkBC1i1TR1IymxD7atKq2TqVFZjqhlhnUjFqrlC4YhvoOyS9t03Z0Sju1NVRoK7YQW9WgwpSETjUiCJGc3x++7q87952N3LK9no9HHs35nOt8znVyOVLX45zPjbJR7Z6EsiUpKclqrCSNl4KfKFfcJ8xlZmZajQ0dOlRDhw4t8jhb+RWlsNxfeeUVvfLKKzb3BQYGyijwutapU6dUs2ZNdenSpdBzzZgxw2bjaPDgwRo8eLCkW08rFZy7oKtXr+r8+fMKDw8vNCYqKkpRUVFW44888ojF/IXFAQAAAACA8sOTUCjU+vXrFR0drWbNmtn9XFu3blW3bt2KbEIBAAAAAIDKiyehUKiYmJj7dq5+/fqZX58DAAAAAABVD09CAQAAAAAAwO5oQgEAAAAAAMDuaEIBAAAAAADA7mhCAQAAAAAAwO5YmByoLqKjLTdtxXS4L5ncd1X0sgAAAACgUuFJKAAAAAAAANgdTSgAAAAAAADYHU0oAAAAAAAA2B1NKAAAAAAAANgdC5MDVdGKFdZDBVYij/ghwipm8+Ym9srISocORW8DAAAAAKoWnoQCAAAAAACA3dGEAgAAAAAAgN3RhAIAAAAAAIDd0YQCAAAAAACA3dGEAgAAAAAAgN3RhAIAAAAAAIDd0YQCAAAAAACA3VW7JtSyZcvUrl07eXh4yMPDQ2FhYdqwYUOp5wkMDNTChQutxufOnasaNWpowYIFVvvi4uJkMplkMplUo0YN1alTR507d9asWbN06dIli9ioqChzrKOjo3x8fNSjRw+tWrVK+fn5ReY2Y8YMi/MEBAQoOjpaFy9etIj73e9+p6ZNm8rV1VX169fXk08+qe+//75UP4c7r8nBwUF+fn4aNGiQzpw5Y47Jzc3V5MmT1bZtW9WqVUv+/v56/vnnde7cuVKdKykpyXwuk8mk+vXrq2/fvjp06JBF3Pbt29W/f3/5+/vLZDJp7dq1pToPAAAAAAAoe9WuCfXAAw9o3rx5SklJ0d69e9WtWzc9+eSTOnLkSJnMv2rVKk2aNEmrVq2yud/Dw0Pp6en68ccftWPHDkVHRys+Pl7t27e3asr07t1b6enpSktL04YNG/T4449r7Nix+s1vfqObN28WmUfr1q2Vnp6uM2fOKDY2Vhs3btRLL71kEdOhQwfFxsbq6NGj2rRpkwzDUM+ePZWXl1eqa759TWfPntU///lPHTt2TAMHDjTvv3r1qvbt26dXX31V+/bt06effqpjx47piSeeKNV5bjt27JjS09O1adMmXb9+Xf369dONGzfM+69cuaKQkBAtXbr0ruYHAAAAAABlr2Z5J3C/9e/f32J7zpw5WrZsmXbu3KnWrVvf09zbtm3TtWvXNGvWLMXHx2vHjh169NFHLWJMJpN8fX0lSX5+fmrZsqX69++v1q1ba9KkSXr//ffNsc7OzubYhg0b6qGHHtIjjzyi7t27Ky4uTiNHjiw0l5o1a1ocO3DgQMXGxlrEREdHm78PDAzUa6+9ppCQEKWlpalp06Ylvu6C1zRixAi9/PLLysrKkoeHhzw9PZWYmGhxzJIlS9SpUyedOXNGjRo1KvG5JKlBgwby8vKSr6+vxo0bpyeeeELff/+92rVrJ0nq06eP+vTpU6o5AQAAAACAfVW7JtSd8vLytHr1al25ckVhYWHm8aioKKWlpSkpKalU861cuVJDhgyRo6OjhgwZopUrV1o1oWxp0KCBhg0bplWrVikvL081atQoNLZbt24KCQnRp59+WmQT6k5paWnatGmTnJycCo25cuWKYmNjFRQUpICAgBLNa8uFCxe0Zs0a1ahRo8jruHTpkkwmk7y8vO76XJcuXdJHH30kSUVeW0lcv35d169fN29nZWVJuvUqYW5u7j3NXZZu51JsTiaT9VCBQ2w98WYqGGRHBd8qrUA/ZrsrcR1RYVHDqoE6Vn7UsGqgjlUDdaz8iqohdUVZqZZNqEOHDiksLEw5OTmqXbu21qxZo1atWpn3+/n5FbvuUkFZWVn65JNPlJycLEl67rnn9Otf/1qLFi1S7dq1iz2+RYsWunz5sn7++Wc1aNCg2NiDBw8WGXPo0CHVrl1beXl5ysnJkSS9/fbbVnF/+9vfNGnSJF25ckXNmzdXYmJiqRs6ly5dUu3atWUYhq5evSpJevnll1WrVi2b8Tk5OZo8ebKGDBkiDw+PUp1LuvVKpXSrcSZJTzzxhFq0aFHqee40d+5czZw502r8yy+/lJub2z3NbQ8FnyyzYuPPUIP1ltvf6Tsbh1mP2UvBJcFKuURYlVBsHVHhUcOqgTpWftSwaqCOVQN1rPxs1fD2v/OAe1Utm1DNmzdXamqqLl26pE8++UTDhw/Xtm3bzI2ouXPnlnrODz/8UE2bNlVISIgkqX379mrcuLE+/vhjjRgxotjjDcOQdOvVtpLEFhfXvHlzff7558rJydH777+v1NRUjRkzxipu2LBh6tGjh9LT0/Xmm2/q2Wef1bfffisXF5di87jN3d1d+/btU25urjZs2KAPPvhAc+bMsRmbm5urZ599VoZhaNmyZSU+x52+/vprubm5aefOnXr99de1fPnyu5rnTlOmTNGECRPM21lZWQoICFDPnj3vqlFmL7m5uUpMTFSPHj3k6OhYeGBcnPVQlOV2eFq4VUxSUuC9pFcq7dsXvV2VlbiOqLCoYdVAHSs/alg1UMeqgTpWfkXV8PabIsC9qpZNKCcnJwUHB0u6tTj3nj17tGjRIr377rt3PefKlSt15MgR1az5fz/S/Px8rVq1qkRNqKNHj8rDw0N169YtUWxQUFCRMXde47x589SvXz/NnDlTs2fPtojz9PSUp6enmjVrpkceeUR16tTRmjVrNGTIkGLzuM3BwcF8rpYtW+rkyZN66aWX9N5771nE3W5AnT59Wl999dVdN3eCgoLk5eWl5s2b68KFCxo0aJC2b99+V3Pd5uzsLGdnZ6txR0fHCvlLtNi8/repaTFUINzW65JGwSA7cijwsQgV8MdsdxX1zxdKjhpWDdSx8qOGVQN1rBqoY+Vnq4bUFGWl2n06ni35+fkW6wGV1qFDh7R3714lJSUpNTXV/JWUlKTk5GR9//33RR5/4cIFJSQkKDIyUg4F/2VewFdffaVDhw5pwIABpcpx6tSpevPNN60+ge9OhmHIMIx7+llI0iuvvKKPP/5Y+/btM4/dbkAdP35cmzdvLlGzrSRiYmJ0+PBhrVmzpkzmAwAAAAAA9lHtnoSaMmWK+vTpo0aNGuny5ctKSEhQUlKSNm3aZBFz9uxZxcfHl2jOlStXqlOnTuratavVvo4dO2rlypVasGCBpFuNnoyMDBmGoczMTCUnJ+v111+Xp6en5s2bZ3Hs9evXlZGRoby8PJ0/f14bN27U3Llz9Zvf/EbPP/98qa47LCxM7dq10+uvv64lS5bohx9+0Mcff6yePXuqfv36+vHHHzVv3jy5urqqb9++pZq7oICAAD311FOaNm2avvjiC+Xm5uqZZ57Rvn379MUXXygvL08ZGRmSJG9v73taVNzNzU2jRo3S9OnTFRkZKZPJpOzsbJ04ccIcc+rUKaWmpsrb27vUn8QHAAAAAADKRrV7EurChQt6/vnn1bx5c3Xv3l179uzRpk2b1KNHD3NMenq6zpw5U6L5bty4offff7/QJ5MGDBig+Ph486cJZGVlyc/PTw0bNlRYWJjeffddDR8+XPv375efn5/FsRs3bpSfn58CAwPVu3dvbd26VYsXL9Znn31W5CfPFWb8+PH6+9//rv/85z9ycXHR119/rb59+yo4OFiDBg2Su7u7duzYYbEwemBgoGbMmHFX51q3bp12796ts2fP6vPPP9ePP/6o9u3by8/Pz/y1Y8cO8zHh4eGKiooq9blGjx6to0ePavXq1ZKkvXv3KjQ0VKGhoZKkCRMmKDQ0VNOmTSv13AAAAAAAoGxUuyehVq5cWWxMnI1FnQtKS0szf//f//630LhJkyZp0qRJkqSoqKgSN1ni4uJKlIctM2bMsNk4Gjx4sAYPHmzeXr9+vVXMna5evarz588rPDy80JjCrumRRx4xL7YuyeL7wpw6darIn094eLjNeQICAiw+MrSwOAAAAAAAUH6q3ZNQKLmtW7eqW7duRTahysqRI0fk6elZ6tcMAQAAAABA5VDtnoRCyfXr10/9+vW7L+dq3bq1Dh48eF/OBQAAAAAA7j+ehAIAAAAAAIDd0YQCAAAAAACA3dGEAgAAAAAAgN2xJhRQFUVHWw8VHGhSosMAAAAAACgTPAkFAAAAAAAAu6MJBQAAAAAAALujCQUAAAAAAAC7owkFAAAAAAAAu6MJBQAAAAAAALvj0/GAqmDFCstNG59yF53SwWI7RR2sYjpYDwEAAAAAUCZ4EgoAAAAAAAB2RxMKAAAAAAAAdkcTCgAAAAAAAHZHEwoAAAAAAAB2RxMKAAAAAAAAdkcTCvfEZDLJZDLJy8urvFOxKS0tzZxj+/btyzsdAAAAAACqLZpQpTR37lx17NhR7u7uatCggSIjI3Xs2LFSzxMYGKiFCxfa3Hdn48RkMsnd3V2tW7dWTEyMjh8/Xuzcdx7r4eGhjh076rPPPrOI+fTTT9WjRw/Vr19fHh4eCgsL06ZNm0p9HZIUGxurf//73+bt9PR0DR06VA8++KAcHBw0btw4m8etXr1aLVq0kIuLi9q2bav169db7DcMQ9OmTZOfn59cXV0VERFhdf1z5szRo48+Kjc3N5uNsICAAKWnp+uPf/zjXV0bAAAAAAAoGzShSmnbtm2KiYnRzp07lZiYqNzcXPXs2VNXrlwp83Nt3rxZ6enpOnDggF5//XUdPXpUISEh2rJlS7HHxsbGKj09XXv37lWXLl30zDPP6NChQ+b927dvV48ePbR+/XqlpKTo8ccfV//+/bV///5S5+nl5aUGDRqYt69fv6769etr6tSpCgkJsXnMjh07NGTIEI0YMUL79+9XZGSkIiMjdfjwYXPM/PnztXjxYi1fvly7du1SrVq11KtXL+Xk5Jhjbty4oYEDB+qll16yeZ4aNWrI19dXtWvXLvV1AQAAAACAslOzvBOobDZu3GixHRcXpwYNGiglJUVdu3Yt03PVrVtXvr6+kqQmTZqof//+6t69u0aMGKGTJ0+qRo0ahR7r5eUlX19f+fr6avbs2Vq0aJG2bt2qtm3bSpLVU1ivv/66PvvsM/3rX/9SaGjoPeUdGBioRYsWSZJWrVplM2bRokXq3bu3Jk6cKEmaPXu2EhMTtWTJEi1fvlyGYWjhwoWaOnWqnnzySUlSfHy8fHx8tHbtWg0ePFiSNHPmTEm36gAAAAAAACounoS6R5cuXZIkeXt7m8eioqIUHh5e5udycHDQ2LFjdfr0aaWkpJTomJs3b2rlypWSJCcnp0Lj8vPzdfnyZYvrsKfk5GRFRERYjPXq1UvJycmSpFOnTikjI8MixtPTU507dzbHAAAAAACAyoMnoe5Bfn6+xo0bpy5duqhNmzbmcT8/P+Xn59vlnC1atJB0a92oTp06FRo3ZMgQ1ahRQ9euXVN+fr4CAwP17LPPFhr/5ptvKjs7u8iYspSRkSEfHx+LMR8fH2VkZJj33x4rLKYsXb9+XdevXzdvZ2VlSZJyc3OVm5tb5ue7W7dzscrJZLLctJFyboE/k/myDqpAl1qlFVpHVBrUsGqgjpUfNawaqGPVQB0rv6JqSF1RVmhC3YOYmBgdPnxY33zzjcX43Llz7XZOwzAk3Vp8vCjvvPOOIiIi9MMPP2j8+PFavHhxoU85JSQkaObMmfrss88s1naqTubOnWt+te9OX375pdzc3Moho6IlJiZaDhSoWwPLNd4lSet1rsBIwW3pnPUQ7Miqjqh0qGHVQB0rP2pYNVDHqoE6Vn62anj16tVyyARVEU2ouzR69Gh98cUX2r59ux544IH7dt6jR49KkoKCgoqM8/X1VXBwsIKDgxUbG6u+ffvqu+++s2oyffTRRxo5cqRWr15t9XqcPfn6+ur8+fMWY+fPnzevgXX7v+fPn5efn59FTPv27cs8nylTpmjChAnm7aysLAUEBKhnz57y8PAo8/PdrdzcXCUmJqpHjx5ydHT8vx0F1sSKi7I+Niq1vcV2qtpbxdjhRwsbCq0jKg1qWDVQx8qPGlYN1LFqoI6VX1E1vP2mCHCvaEKVkmEYGjNmjNasWaOkpKRim0FlKT8/X4sXL1ZQUFCpFg/v1KmTOnTooDlz5pgXDJekDz/8UC+++KI++ugj9evXzx4pFyosLExbtmzRuHHjzGOJiYkKCwuTdKvJ5uvrqy1btpibTllZWdq1a1ehn4R3L5ydneXs7Gw17ujoWCF/iVrl9b9PyJk3baTs6GC5BJyDrIMq4KVWaRX1zxdKjhpWDdSx8qOGVQN1rBqoY+Vnq4bUFGWFJlQpxcTEKCEhQZ999pnc3d3N6xN5enrK1dVV0q2nas6ePav4+Pgi5zp79qxSU1Mtxho3bmz+/ueff1ZGRoauXr2qw4cPa+HChdq9e7fWrVtX5Cfj2TJu3Dg99dRTmjRpkho2bKiEhAQNHz5cixYtUufOnc3X4erqKk9Pz1LNbcvt68rOztZPP/2k1NRUOTk5qVWrVpKksWPH6rHHHtNbb72lfv366aOPPtLevXu1YsUKSbdeNxw3bpxee+01NWvWTEFBQXr11Vfl7++vyMhI83nOnDmjixcv6syZM8rLyzOfNzg4WLVr177n6wAAAAAAAGWDT8crpWXLlunSpUsKDw+Xn5+f+evjjz82x6Snp+vMmTPFzvXmm28qNDTU4mvdunXm/REREfLz81Pbtm31yiuvqGXLljp48KAef/zxUufdu3dvBQUFac6cOZKkFStW6ObNm4qJibG4jrFjx5qPiYuLK3btqcLcvp6UlBQlJCQoNDRUffv2Ne9/9NFHlZCQoBUrVigkJESffPKJ1q5da7HA+6RJkzRmzBhFR0erY8eOys7O1saNG+Xi4mKOmTZtmkJDQzV9+nRlZ2ebz7t37967yhsAAAAAANgHT0KVklHgtSdb4gqsz2NLWlraPZ+nNMeaTCbzelKSlJSUVOw8p06d0mOPPVZmORQ0cOBADRw4sND9JpNJs2bN0qxZswqNiYuLK9HPGwAAAAAAlC+aUCjUhg0btGTJkmLjhgwZorp16+rHH3+8D1mVzpkzZ9SqVSvduHHD/CogAAAAAAC4/2hCoVC7d+8uNub48eOSVOo1qu4Xf39/8zpRthYeBwAAAAAA9wdNKNyT4ODg8k6hSDVr1qzwOQIAAAAAUB2wMDkAAAAAAADsjiYUAAAAAAAA7I7X8YCqIDractNWTIciNwEAAAAAsCuehAIAAAAAAIDd0YQCAAAAAACA3dGEAgAAAAAAgN3RhAIAAAAAAIDd0YQCAAAAAACA3fHpeEBlFBcnGYZ5c0WBj8OLTrH+7LuUAp+H14GPxwMAAAAA3Ec8CQUAAAAAAAC7owkFAAAAAAAAu6MJBQAAAAAAALujCQUAAAAAAAC7owkFAAAAAAAAu6MJBQAAAAAAALujCYV7Eh4eLpPJJJPJpNTU1PJOx6bb+Xl5eZV3KgAAAAAAVFs0oUpp+/bt6t+/v/z9/WUymbR27dq7mic8PFzjxo0rdP/txonJZFKtWrXUrFkzRUVFKSUlpdi5AwMDzce6ubmpbdu2+vvf/24Rk5OTo6ioKLVt21Y1a9ZUZGTkXV2HJI0aNUrp6elq06aNeezll19Whw4d5OzsrPbt29s87uDBg/r1r38tFxcXBQQEaP78+VYxq1evVosWLeTi4qK2bdtq/fr1FvsNw9C0adPk5+cnV1dXRURE6Pjx4xYx6enpWrhw4V1fHwAAAAAAuHc0oUrpypUrCgkJ0dKlS+1+rtjYWKWnp+vIkSNaunSpsrOz1blzZ8XHxxd77KxZs5Senq7Dhw/rueee06hRo7Rhwwbz/ry8PLm6uurll19WRETEPeXp5uYmX19f1axZ02L8xRdf1KBBg2wek5WVpZ49e6px48ZKSUnRggULNGPGDK1YscIcs2PHDg0ZMkQjRozQ/v37FRkZqcjISB0+fNgcM3/+fC1evFjLly/Xrl27VKtWLfXq1Us5OTnmGF9fX3l6et7TNQIAAAAAgHtTs/gQ3KlPnz7q06fPfTmXl5eXfH19Jd16uqlnz54aPny4Ro8erf79+6tOnTqFHuvu7m4+dvLkyZo/f74SExPNudeqVUvLli2TJH377bfKzMws09wXL14sSfrpp5908OBBq/0ffPCBbty4oVWrVsnJyUmtW7dWamqq3n77bUVHR0uSFi1apN69e2vixImSpNmzZysxMVFLlizR8uXLZRiGFi5cqKlTp+rJJ5+UJMXHx8vHx0dr167V4MGDy/SaAAAAAADA3aMJZQczZsxQXFyc0tLSynzu8ePHKz4+XomJiXr22WeLjc/Pz9eaNWv0yy+/yMnJqczzuVvJycnq2rWrRU69evXSG2+8oV9++UV16tRRcnKyJkyYYHFcr169zK9Anjp1ShkZGRZPcnl6eqpz585KTk4uVRPq+vXrun79unk7KytLkpSbm6vc3Ny7uUS7uJ1LrslkMW4qkGJufr7VsfmyDKpAl1XtmOtIESotalg1UMfKjxpWDdSxaqCOlV9RNaSuKCs0oeygXr16atq0qV3mbtGihSQV2+CaPHmypk6dquvXr+vmzZvy9vbWyJEj7ZLT3cjIyFBQUJDFmI+Pj3lfnTp1lJGRYR67MyYjI8Mcd+dxtmJKau7cuZo5c6bV+Jdffik3N7dSzXU/JNavb7HdwHKpLK3XORtHWY6dsxWC+yoxMbG8U8A9ooZVA3Ws/Khh1UAdqwbqWPnZquHVq1fLIRNURTSh7GD06NEaPXq0XeY2DEPSrYXLizJx4kRFRUUpPT1dEydO1B/+8AcFBwfbJaeqYMqUKRZPXWVlZSkgIEA9e/aUh4dHOWZmKTc3V4mJierx009y/N8/C5IUF2UZF5Xa3urYVFmOFbJePO4Dcx179JCjo2N5p4O7QA2rBupY+VHDqoE6Vg3UsfIrqoa33xQB7hVNqErm6NGjkmT1FFFB9erVU3BwsIKDg7V69Wq1bdtWDz/8sFq1anU/0iyWr6+vzp8/bzF2e/v2WlaFxdy5//aYn5+fRUxhn8hXGGdnZzk7O1uNOzo6Vshfoo6GYdGEMgqk6Ohg/ZkDDrIMqoCXVe1U1D9fKDlqWDVQx8qPGlYN1LFqoI6Vn60aUlOUFT4dr5JZuHChPDw8SvWJdgEBARo0aJCmTJlix8xKJywsTNu3b7d4tzgxMVHNmzc3L7geFhamLVu2WByXmJiosLAwSbcacb6+vhYxWVlZ2rVrlzkGAAAAAABUDDwJVUrZ2dk6ceKEefvUqVNKTU2Vt7e3GjVqJElasmSJ1qxZY9VAKeinn35SamqqxZifn595jaPMzExlZGTo+vXr+ve//613331Xa9euVXx8vLy8vEqV99ixY9WmTRvt3btXDz/8sCTpu+++040bN3Tx4kVdvnzZnEtpnyKy5cSJE8rOzlZGRoauXbtmnrtVq1ZycnLS0KFDNXPmTI0YMUKTJ0/W4cOHtWjRIr3zzjsWOT/22GN666231K9fP3300Ufau3evVqxYIenWK4njxo3Ta6+9pmbNmikoKEivvvqq/P39FRkZec/XAAAAAAAAyg5NqFLau3evHn/8cfP27XWEhg8frri4OEnSf//7X508ebLYuRISEpSQkGAxNnv2bE2dOlWS9MILL0iSXFxc1LBhQ/3qV7/S7t279dBDD5U671atWqlnz56aNm2a1q+/tYp13759dfr0aXNMaGiopP9bdyotLU1BQUHaunWrwsPDS3W+kSNHatu2bVZznzp1SoGBgfL09NSXX36pmJgYdejQQfXq1dO0adMUHR1tPubRRx9VQkKCpk6dqj//+c9q1qyZ1q5dqzZt2phjJk2apCtXrig6OlqZmZn61a9+pY0bN8rFxaV0PyAAAAAAAGBXNKFKKTw83NykKcyMGTM0Y8aMImOSkpKK3F/cOYpS2Cfnbdy4sURxt506dUpeXl4KCQkpdQ7FXZ8ktWvXTl9//XWRMQMHDtTAgQML3W8ymTRr1izNmjWrtCkCAAAAAID7iDWhUKj169frz3/+s3mNpsL87W9/U+3atXXo0KH7lFnp1K5dW7///e/LOw0AAAAAAKo1noRCoRYsWFBszAcffKBr165JknlNrIrm9npUNWrUKN9EAAAAAACoxmhC4Z40bNiwvFMoVnBwcHmnAAAAAABAtcfreAAAAAAAALA7mlAAAAAAAACwO17HAyqjqCjJ0dG8GV1wfwfrQ2wMAQAAAABw3/AkFAAAAAAAAOyOJhQAAAAAAADsjiYUAAAAAAAA7I4mFAAAAAAAAOyOJhQAAAAAAADsjiYUAAAAAAAA7I4mFAAAAAAAAOyOJhQAAAAAAADsjiYUAAAAAAAA7I4mFAAAAAAAAOyOJhQAAAAAAADsjiYUAAAAAAAA7I4mFAAAAAAAAOyOJhQAAAAAAADsjiYUAAAAAAAA7I4mFAAAAAAAAOyOJhQAAAAAAADsjiYUAAAAAAAA7I4mFAAAAAAAAOyOJhQAAAAAAADsjiYUAAAAAAAA7I4mFAAAAAAAAOyOJhQAAAAAAADsjiYUAAAAAAAA7I4mFAAAAAAAAOyOJhQAAAAAAADsjiYUAAAAAAAA7I4mFAAAAAAAAOyOJhQAAAAAAADsjiYUAAAAAAAA7K5meScAVESGYUiSsrKyyjkTS7m5ubp69aqysrLk6OhY3ungLlHHyo8aVg3UsfKjhlUDdawaqGPlV1QNb/+76Pa/k4C7RRMKsOHy5cuSpICAgHLOBAAAAAAqhsuXL8vT07O800AlZjJoZQJW8vPzde7cObm7u8tkMpV3OmZZWVkKCAjQf/7zH3l4eJR3OrhL1LHyo4ZVA3Ws/Khh1UAdqwbqWPkVVUPDMHT58mX5+/vLwYFVfXD3eBIKsMHBwUEPPPBAeadRKA8PD365VwHUsfKjhlUDdaz8qGHVQB2rBupY+RVWQ56AQlmghQkAAAAAAAC7owkFAAAAAAAAu6MJBVQizs7Omj59upydncs7FdwD6lj5UcOqgTpWftSwaqCOVQN1rPyoIe4HFiYHAAAAAACA3fEkFAAAAAAAAOyOJhQAAAAAAADsjiYUAAAAAAAA7I4mFFBJLF26VIGBgXJxcVHnzp21e/fu8k4JRZg7d646duwod3d3NWjQQJGRkTp27JhFTHh4uEwmk8XX73//+3LKGLbMmDHDqkYtWrQw78/JyVFMTIzq1q2r2rVra8CAATp//nw5ZoyCAgMDrWpoMpkUExMjifuwotq+fbv69+8vf39/mUwmrV271mK/YRiaNm2a/Pz85OrqqoiICB0/ftwi5uLFixo2bJg8PDzk5eWlESNGKDs7+z5eRfVWVA1zc3M1efJktW3bVrVq1ZK/v7+ef/55nTt3zmIOW/fvvHnz7vOVVG/F3YtRUVFWNerdu7dFDPdi+SuujrZ+T5pMJi1YsMAcw/2IskITCqgEPv74Y02YMEHTp0/Xvn37FBISol69eunChQvlnRoKsW3bNsXExGjnzp1KTExUbm6uevbsqStXrljEjRo1Sunp6eav+fPnl1PGKEzr1q0tavTNN9+Y940fP17/+te/tHr1am3btk3nzp3T008/XY7ZoqA9e/ZY1C8xMVGSNHDgQHMM92HFc+XKFYWEhGjp0qU298+fP1+LFy/W8uXLtWvXLtWqVUu9evVSTk6OOWbYsGE6cuSIEhMT9cUXX2j79u2Kjo6+X5dQ7RVVw6tXr2rfvn169dVXtW/fPn366ac6duyYnnjiCavYWbNmWdyfY8aMuR/p438Vdy9KUu/evS1q9OGHH1rs514sf8XV8c76paena9WqVTKZTBowYIBFHPcjyoQBoMLr1KmTERMTY97Oy8sz/P39jblz55ZjViiNCxcuGJKMbdu2mccee+wxY+zYseWXFIo1ffp0IyQkxOa+zMxMw9HR0Vi9erV57OjRo4YkIzk5+T5liNIaO3as0bRpUyM/P98wDO7DykCSsWbNGvN2fn6+4evrayxYsMA8lpmZaTg7OxsffvihYRiG8d133xmSjD179phjNmzYYJhMJuPs2bP3LXfcUrCGtuzevduQZJw+fdo81rhxY+Odd96xb3IoMVt1HD58uPHkk08Wegz3YsVTkvvxySefNLp162Yxxv2IssKTUEAFd+PGDaWkpCgiIsI85uDgoIiICCUnJ5djZiiNS5cuSZK8vb0txj/44APVq1dPbdq00ZQpU3T16tXySA9FOH78uPz9/dWkSRMNGzZMZ86ckSSlpKQoNzfX4t5s0aKFGjVqxL1ZQd24cUPvv/++XnzxRZlMJvM492HlcurUKWVkZFjce56enurcubP53ktOTpaXl5cefvhhc0xERIQcHBy0a9eu+54zinfp0iWZTCZ5eXlZjM+bN09169ZVaGioFixYoJs3b5ZPgihUUlKSGjRooObNm+ull17Szz//bN7HvVj5nD9/XuvWrdOIESOs9nE/oizULO8EABTtv//9r/Ly8uTj42Mx7uPjo++//76cskJp5Ofna9y4cerSpYvatGljHh86dKgaN24sf39/HTx4UJMnT9axY8f06aeflmO2uFPnzp0VFxen5s2bKz09XTNnztSvf/1rHT58WBkZGXJycrL6B5OPj48yMjLKJ2EUae3atcrMzFRUVJR5jPuw8rl9f9n6vXh7X0ZGhho0aGCxv2bNmvL29ub+rIBycnI0efJkDRkyRB4eHubxl19+WQ899JC8vb21Y8cOTZkyRenp6Xr77bfLMVvcqXfv3nr66acVFBSkkydP6s9//rP69Omj5ORk1ahRg3uxEvp//+//yd3d3Wp5Ae5HlBWaUABgZzExMTp8+LDFWkKSLNZDaNu2rfz8/NS9e3edPHlSTZs2vd9pwoY+ffqYv2/Xrp06d+6sxo0b6x//+IdcXV3LMTPcjZUrV6pPnz7y9/c3j3EfAuUrNzdXzz77rAzD0LJlyyz2TZgwwfx9u3bt5OTkpN/97neaO3eunJ2d73eqsGHw4MHm79u2bat27dqpadOmSkpKUvfu3csxM9ytVatWadiwYXJxcbEY535EWeF1PKCCq1evnmrUqGH1iVvnz5+Xr69vOWWFkho9erS++OILbd26VQ888ECRsZ07d5YknThx4n6khrvg5eWlBx98UCdOnJCvr69u3LihzMxMixjuzYrp9OnT2rx5s0aOHFlkHPdhxXf7/irq96Kvr6/Vh3fcvHlTFy9e5P6sQG43oE6fPq3ExESLp6Bs6dy5s27evKm0tLT7kyBKrUmTJqpXr57571Duxcrl66+/1rFjx4r9XSlxP+Lu0YQCKjgnJyd16NBBW7ZsMY/l5+dry5YtCgsLK8fMUBTDMDR69GitWbNGX331lYKCgoo9JjU1VZLk5+dn5+xwt7Kzs3Xy5En5+fmpQ4cOcnR0tLg3jx07pjNnznBvVkCxsbFq0KCB+vXrV2Qc92HFFxQUJF9fX4t7LysrS7t27TLfe2FhYcrMzFRKSoo55quvvlJ+fr650YjydbsBdfz4cW3evFl169Yt9pjU1FQ5ODhYvd6FiuPHH3/Uzz//bP47lHuxclm5cqU6dOigkJCQYmO5H3G3eB0PqAQmTJig4cOH6+GHH1anTp20cOFCXblyRS+88EJ5p4ZCxMTEKCEhQZ999pnc3d3N6x54enrK1dVVJ0+eVEJCgvr27au6devq4MGDGj9+vLp27ap27dqVc/a47U9/+pP69++vxo0b69y5c5o+fbpq1KihIUOGyNPTUyNGjNCECRPk7e0tDw8PjRkzRmFhYXrkkUfKO3XcIT8/X7GxsRo+fLhq1vy///XhPqy4srOzLZ5GO3XqlFJTU+Xt7a1GjRpp3Lhxeu2119SsWTMFBQXp1Vdflb+/vyIjIyVJLVu2VO/evTVq1CgtX75cubm5Gj16tAYPHmzxOibsp6ga+vn56ZlnntG+ffv0xRdfKC8vz/x70tvbW05OTkpOTtauXbv0+OOPy93dXcnJyRo/fryee+451alTp7wuq9opqo7e3t6aOXOmBgwYIF9fX508eVKTJk1ScHCwevXqJYl7saIo7u9U6VYzf/Xq1Xrrrbesjud+RJkq74/nA1Ayf/3rX41GjRoZTk5ORqdOnYydO3eWd0oogiSbX7GxsYZhGMaZM2eMrl27Gt7e3oazs7MRHBxsTJw40bh06VL5Jg4LgwYNMvz8/AwnJyejYcOGxqBBg4wTJ06Y91+7ds34wx/+YNSpU8dwc3MznnrqKSM9Pb0cM4YtmzZtMiQZx44dsxjnPqy4tm7davPv0OHDhxuGYRj5+fnGq6++avj4+BjOzs5G9+7drer7888/G0OGDDFq165teHh4GC+88IJx+fLlcria6qmoGp46darQ35Nbt241DMMwUlJSjM6dOxuenp6Gi4uL0bJlS+P11183cnJyyvfCqpmi6nj16lWjZ8+eRv369Q1HR0ejcePGxqhRo4yMjAyLObgXy19xf6cahmG8++67hqurq5GZmWl1PPcjypLJMAzD7p0uAAAAAAAAVGusCQUAAAAAAAC7owkFAAAAAAAAu6MJBQAAAAAAALujCQUAAAAAAAC7owkFAAAAAAAAu6MJBQAAAAAAALujCQUAAAAAAAC7owkFAAAAAAAAu6MJBQAAUAiTyaS1a9dW2PnKSmBgoBYuXFjeaQAAgCqOJhQAAKiWMjIyNGbMGDVp0kTOzs4KCAhQ//79tWXLlvJOzcKNGzc0f/58hYSEyM3NTfXq1VOXLl0UGxur3Nzc8k4PAACgxGqWdwIAAAD3W1pamrp06SIvLy8tWLBAbdu2VW5urjZt2qSYmBh9//335Z2ipFsNqF69eunAgQOaPXu2unTpIg8PD+3cuVNvvvmmQkND1b59+/JOEwAAoER4EgoAAFQ7f/jDH2QymbR7924NGDBADz74oFq3bq0JEyZo586dhR536NAhdevWTa6urqpbt66io6OVnZ1tEbNq1Sq1bt1azs7O8vPz0+jRowudb/r06fLz89PBgwdt7l+4cKG2b9+uLVu2KCYmRu3bt1eTJk00dOhQ7dq1S82aNVN8fLzq1q2r69evWxwbGRmp3/72t+btf/3rX+rYsaNcXFxUr149PfXUU4XmlZmZqZEjR6p+/fry8PBQt27ddODAAfP+AwcO6PHHH5e7u7s8PDzUoUMH7d27t9D5AAAAJJpQAACgmrl48aI2btyomJgY1apVy2q/l5eXzeOuXLmiXr16qU6dOtqzZ49Wr16tzZs3WzSZli1bppiYGEVHR+vQoUP6/PPPFRwcbDWXYRgaM2aM4uPj9fXXX6tdu3Y2z/nBBx8oIiJCoaGhVvscHR1Vq1YtDRw4UHl5efr888/N+y5cuKB169bpxRdflCStW7dOTz31lPr27av9+/dry5Yt6tSpU6E/o4EDB+rChQvasGGDUlJS9NBDD6l79+66ePGiJGnYsGF64IEHtGfPHqWkpOiVV16Ro6NjofMBAABIvI4HAACqmRMnTsgwDLVo0aJUxyUkJCgnJ0fx8fHm5tWSJUvUv39/vfHGG/Lx8dFrr72mP/7xjxo7dqz5uI4dO1rMc/PmTT333HPav3+/vvnmGzVs2LDQcx4/flzh4eFF5uXq6qqhQ4cqNjZWAwcOlCS9//77atSokfnYOXPmaPDgwZo5c6b5uJCQEJvzffPNN9q9e7cuXLggZ2dnSdKbb76ptWvX6pNPPlF0dLTOnDmjiRMnmn+GzZo1KzJHAAAAiSYUAACoZgzDuKvjjh49qpCQEIunp7p06aL8/HwdO3ZMJpNJ586dU/fu3YucZ/z48XJ2dtbOnTtVr169Msl11KhR6tixo86ePauGDRsqLi5OUVFRMplMkqTU1FSNGjWqRHMdOHBA2dnZqlu3rsX4tWvXdPLkSUnShAkTNHLkSL333nuKiIjQwIED1bRp0xLNDwAAqi9exwMAANVKs2bNZDKZynzxcVdX1xLF9ejRQ2fPntWmTZuKjX3wwQdLlGdoaKhCQkIUHx+vlJQUHTlyRFFRUaXOTZKys7Pl5+en1NRUi69jx45p4sSJkqQZM2boyJEj6tevn7766iu1atVKa9asKfE5AABA9UQTCgAAVCve3t7q1auXli5dqitXrljtz8zMtHlcy5YtdeDAAYtjvv32Wzk4OKh58+Zyd3dXYGCgtmzZUuT5n3jiCSUkJGjkyJH66KOPiowdOnSoNm/erP3791vty83Ntchl5MiRiouLU2xsrCIiIhQQEGDe165du2Lzuu2hhx5SRkaGatasqeDgYIuvO5/cevDBBzV+/Hh9+eWXevrppxUbG1ui+QEAQPVFEwoAAFQ7S5cuVV5enjp16qR//vOfOn78uI4eParFixcrLCzM5jHDhg2Ti4uLhg8frsOHD2vr1q0aM2aMfvvb38rHx0fSrSeE3nrrLS1evFjHjx/Xvn379Ne//tVqrqeeekrvvfeeXnjhBX3yySeF5jlu3Dh16dJF3bt319KlS3XgwAH98MMP+sc//qFHHnlEx48fN8cOHTpUP/74o/7nf/7HvCD5bdOnT9eHH36o6dOn6+jRozp06JDeeOMNm+eMiIhQWFiYIiMj9eWXXyotLU07duzQX/7yF+3du1fXrl3T6NGjlZSUpNOnT+vbb7/Vnj171LJly2J/7gAAoHpjTSgAAFDtNGnSRPv27dOcOXP0xz/+Uenp6apfv746dOigZcuW2TzGzc1NmzZt0tixY9WxY0e5ublpwIABevvtt80xw4cPV05Ojt555x396U9/Ur169fTMM8/YnO+ZZ55Rfn6+fvvb38rBwUFPP/20VYyzs7MSExP1zjvv6N1339Wf/vQnubm5qWXLlnr55ZfVpk0bc6ynp6cGDBigdevWKTIy0mKe8PBwrV69WrNnz9a8efPk4eGhrl272szLZDJp/fr1+stf/qIXXnhBP/30k3x9fdW1a1f5+PioRo0a+vnnn/X888/r/Pnzqlevnp5++mmLRc8BAABsMRl3uzonAAAAKpTu3burdevWWrx4cXmnAgAAYIUmFAAAQCX3yy+/KCkpSc8884y+++47NW/evLxTAgAAsMLreAAAAJVcaGiofvnlF73xxhs0oAAAQIXFk1AAAAAAAACwOz4dDwAAAAAAAHZHEwoAAAAAAAB2RxMKAAAAAAAAdkcTCgAAAAAAAHZHEwoAAAAAAAB2RxMKAAAAAAAAdkcTCgAAAAAAAHZHEwoAAAAAAAB2RxMKAAAAAAAAdvf/AcdbuSVfw+DUAAAAAElFTkSuQmCC\n"
          },
          "metadata": {}
        }
      ]
    }
  ]
}