##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for Bus_clock
		4.2::Critical Path Report for CyBUS_CLK
		4.3::Critical Path Report for SEQ_CLOCK
		4.4::Critical Path Report for SPI_DAC_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
		5.2::Critical Path Report for (CyBUS_CLK:R vs. SEQ_CLOCK:R)
		5.3::Critical Path Report for (SPI_DAC_IntClock:R vs. SPI_DAC_IntClock:R)
		5.4::Critical Path Report for (Bus_clock:R vs. Bus_clock:R)
		5.5::Critical Path Report for (SEQ_CLOCK:R vs. CyBUS_CLK:R)
		5.6::Critical Path Report for (SEQ_CLOCK:R vs. SEQ_CLOCK:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 12
Clock: ADC_REG_CLOCK                  | N/A                    | Target: 3.00 MHz   | 
Clock: ADC_REG_CLOCK(fixed-function)  | N/A                    | Target: 3.00 MHz   | 
Clock: ADC_REG_CLOCK(routed)          | N/A                    | Target: 3.00 MHz   | 
Clock: Bus_clock                      | Frequency: 91.06 MHz   | Target: 12.00 MHz  | 
Clock: CyBUS_CLK                      | Frequency: 120.20 MHz  | Target: 48.00 MHz  | 
Clock: CyILO                          | N/A                    | Target: 0.00 MHz   | 
Clock: CyIMO                          | N/A                    | Target: 48.00 MHz  | 
Clock: CyMASTER_CLK                   | N/A                    | Target: 48.00 MHz  | 
Clock: CyPLL_OUT                      | N/A                    | Target: 48.00 MHz  | 
Clock: SEQ_CLOCK                      | Frequency: 24.49 MHz   | Target: 1.50 MHz   | 
Clock: SEQ_CLOCK(routed)              | N/A                    | Target: 1.50 MHz   | 
Clock: SPI_DAC_IntClock               | Frequency: 62.12 MHz   | Target: 24.00 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock      Capture Clock     Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
----------------  ----------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
Bus_clock         Bus_clock         83333.3          72352       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK         CyBUS_CLK         20833.3          13483       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK         SEQ_CLOCK         20833.3          13482       N/A              N/A         N/A              N/A         N/A              N/A         
SEQ_CLOCK         CyBUS_CLK         20833.3          12514       N/A              N/A         N/A              N/A         N/A              N/A         
SEQ_CLOCK         SEQ_CLOCK         666667           625828      N/A              N/A         N/A              N/A         N/A              N/A         
SPI_DAC_IntClock  SPI_DAC_IntClock  41666.7          25569       N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name       Setup to Clk  Clock Name:Phase    
--------------  ------------  ------------------  
MISO_IN(0)_PAD  18750         SPI_DAC_IntClock:R  


                       3.2::Clock to Out
                       -----------------

Port Name        Clock to Out  Clock Name:Phase    
---------------  ------------  ------------------  
MOSI_OUT(0)_PAD  24671         SPI_DAC_IntClock:R  
SCLK_OUT(0)_PAD  24868         SPI_DAC_IntClock:R  
SS_OUT(0)_PAD    25219         SPI_DAC_IntClock:R  


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for Bus_clock
***************************************
Clock: Bus_clock
Frequency: 91.06 MHz | Target: 12.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Bit_Div_8:period_counter_3\/q
Path End       : ADC_DIV_Q_8/main_0
Capture Clock  : ADC_DIV_Q_8/clock_0
Path slack     : 72352p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Bus_clock:R#1 vs. Bus_clock:R#2)   83333
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7471
-------------------------------------   ---- 
End-of-path arrival time (ps)           7471
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Bit_Div_8:period_counter_3\/clock_0                       macrocell136        0      0  RISE       1

Data path
pin name                        model name    delay     AT  slack  edge  Fanout
------------------------------  ------------  -----  -----  -----  ----  ------
\Bit_Div_8:period_counter_3\/q  macrocell136   1250   1250  72352  RISE       1
ADC_DIV_Q_8/main_0              macrocell107   6221   7471  72352  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
ADC_DIV_Q_8/clock_0                                        macrocell107        0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 120.20 MHz | Target: 48.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_12630/q
Path End       : \ADC_SAR_Seq:bSAR_SEQ:bus_clk_nrq_reg\/main_2
Capture Clock  : \ADC_SAR_Seq:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 12514p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4809
-------------------------------------   ---- 
End-of-path arrival time (ps)           4809
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_12630/clock_0                                          macrocell100        0      0  RISE       1

Data path
pin name                                       model name    delay     AT  slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  -----  ----  ------
Net_12630/q                                    macrocell100   1250   1250  12514  RISE       1
\ADC_SAR_Seq:bSAR_SEQ:bus_clk_nrq_reg\/main_2  macrocell101   3559   4809  12514  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:bSAR_SEQ:bus_clk_nrq_reg\/clock_0              macrocell101        0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for SEQ_CLOCK
***************************************
Clock: SEQ_CLOCK
Frequency: 24.49 MHz | Target: 1.50 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_20\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 625828p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       37329
-------------------------------------   ----- 
End-of-path arrival time (ps)           37329
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell31         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q              macrocell31   1250   1250  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    9475  10725  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14075  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8        macrocell6    5296  19371  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q             macrocell6    3350  22721  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_20\/main_0       macrocell56  14607  37329  625828  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_20\/clock_0          macrocell56         0      0  RISE       1


===================================================================== 
4.4::Critical Path Report for SPI_DAC_IntClock
**********************************************
Clock: SPI_DAC_IntClock
Frequency: 62.12 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_DAC:BSPIM:sR16:Dp:u1\/f1_blk_stat_comb
Path End       : \SPI_DAC:BSPIM:RxStsReg\/status_6
Capture Clock  : \SPI_DAC:BSPIM:RxStsReg\/clock
Path slack     : 25569p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (SPI_DAC_IntClock:R#1 vs. SPI_DAC_IntClock:R#2)   41667
- Setup time                                                      -500
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15597
-------------------------------------   ----- 
End-of-path arrival time (ps)           15597
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:sR16:Dp:u1\/clock                           datapathcell2       0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
\SPI_DAC:BSPIM:sR16:Dp:u1\/f1_blk_stat_comb  datapathcell2   3580   3580  25569  RISE       1
\SPI_DAC:BSPIM:rx_status_6\/main_5           macrocell5      4137   7717  25569  RISE       1
\SPI_DAC:BSPIM:rx_status_6\/q                macrocell5      3350  11067  25569  RISE       1
\SPI_DAC:BSPIM:RxStsReg\/status_6            statusicell2    4530  15597  25569  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:RxStsReg\/clock                             statusicell2        0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
***********************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:Sync:genblk1[0]:INST\/out
Path End       : \ADC_SAR_Seq:bSAR_SEQ:bus_clk_nrq_reg\/main_1
Capture Clock  : \ADC_SAR_Seq:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 13483p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3840
-------------------------------------   ---- 
End-of-path arrival time (ps)           3840
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:Sync:genblk1[0]:INST\/clock                    synccell            0      0  RISE       1

Data path
pin name                                       model name    delay     AT  slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  -----  ----  ------
\ADC_SAR_Seq:Sync:genblk1[0]:INST\/out         synccell       1020   1020  13483  RISE       1
\ADC_SAR_Seq:bSAR_SEQ:bus_clk_nrq_reg\/main_1  macrocell101   2820   3840  13483  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:bSAR_SEQ:bus_clk_nrq_reg\/clock_0              macrocell101        0      0  RISE       1


5.2::Critical Path Report for (CyBUS_CLK:R vs. SEQ_CLOCK:R)
***********************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : Net_12630/main_0
Capture Clock  : Net_12630/clock_0
Path slack     : 13482p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#32 vs. SEQ_CLOCK:R#2)   20833
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3841
-------------------------------------   ---- 
End-of-path arrival time (ps)           3841
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:bSAR_SEQ:bus_clk_nrq_reg\/clock_0              macrocell101        0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\ADC_SAR_Seq:bSAR_SEQ:bus_clk_nrq_reg\/q  macrocell101   1250   1250  13482  RISE       1
Net_12630/main_0                          macrocell100   2591   3841  13482  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_12630/clock_0                                          macrocell100        0      0  RISE       1


5.3::Critical Path Report for (SPI_DAC_IntClock:R vs. SPI_DAC_IntClock:R)
*************************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_DAC:BSPIM:sR16:Dp:u1\/f1_blk_stat_comb
Path End       : \SPI_DAC:BSPIM:RxStsReg\/status_6
Capture Clock  : \SPI_DAC:BSPIM:RxStsReg\/clock
Path slack     : 25569p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (SPI_DAC_IntClock:R#1 vs. SPI_DAC_IntClock:R#2)   41667
- Setup time                                                      -500
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15597
-------------------------------------   ----- 
End-of-path arrival time (ps)           15597
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:sR16:Dp:u1\/clock                           datapathcell2       0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
\SPI_DAC:BSPIM:sR16:Dp:u1\/f1_blk_stat_comb  datapathcell2   3580   3580  25569  RISE       1
\SPI_DAC:BSPIM:rx_status_6\/main_5           macrocell5      4137   7717  25569  RISE       1
\SPI_DAC:BSPIM:rx_status_6\/q                macrocell5      3350  11067  25569  RISE       1
\SPI_DAC:BSPIM:RxStsReg\/status_6            statusicell2    4530  15597  25569  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:RxStsReg\/clock                             statusicell2        0      0  RISE       1


5.4::Critical Path Report for (Bus_clock:R vs. Bus_clock:R)
***********************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Bit_Div_8:period_counter_3\/q
Path End       : ADC_DIV_Q_8/main_0
Capture Clock  : ADC_DIV_Q_8/clock_0
Path slack     : 72352p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Bus_clock:R#1 vs. Bus_clock:R#2)   83333
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7471
-------------------------------------   ---- 
End-of-path arrival time (ps)           7471
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Bit_Div_8:period_counter_3\/clock_0                       macrocell136        0      0  RISE       1

Data path
pin name                        model name    delay     AT  slack  edge  Fanout
------------------------------  ------------  -----  -----  -----  ----  ------
\Bit_Div_8:period_counter_3\/q  macrocell136   1250   1250  72352  RISE       1
ADC_DIV_Q_8/main_0              macrocell107   6221   7471  72352  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
ADC_DIV_Q_8/clock_0                                        macrocell107        0      0  RISE       1


5.5::Critical Path Report for (SEQ_CLOCK:R vs. CyBUS_CLK:R)
***********************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_12630/q
Path End       : \ADC_SAR_Seq:bSAR_SEQ:bus_clk_nrq_reg\/main_2
Capture Clock  : \ADC_SAR_Seq:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 12514p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4809
-------------------------------------   ---- 
End-of-path arrival time (ps)           4809
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_12630/clock_0                                          macrocell100        0      0  RISE       1

Data path
pin name                                       model name    delay     AT  slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  -----  ----  ------
Net_12630/q                                    macrocell100   1250   1250  12514  RISE       1
\ADC_SAR_Seq:bSAR_SEQ:bus_clk_nrq_reg\/main_2  macrocell101   3559   4809  12514  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:bSAR_SEQ:bus_clk_nrq_reg\/clock_0              macrocell101        0      0  RISE       1


5.6::Critical Path Report for (SEQ_CLOCK:R vs. SEQ_CLOCK:R)
***********************************************************

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_20\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 625828p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       37329
-------------------------------------   ----- 
End-of-path arrival time (ps)           37329
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell31         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q              macrocell31   1250   1250  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    9475  10725  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14075  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8        macrocell6    5296  19371  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q             macrocell6    3350  22721  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_20\/main_0       macrocell56  14607  37329  625828  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_20\/clock_0          macrocell56         0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_12630/q
Path End       : \ADC_SAR_Seq:bSAR_SEQ:bus_clk_nrq_reg\/main_2
Capture Clock  : \ADC_SAR_Seq:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 12514p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4809
-------------------------------------   ---- 
End-of-path arrival time (ps)           4809
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_12630/clock_0                                          macrocell100        0      0  RISE       1

Data path
pin name                                       model name    delay     AT  slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  -----  ----  ------
Net_12630/q                                    macrocell100   1250   1250  12514  RISE       1
\ADC_SAR_Seq:bSAR_SEQ:bus_clk_nrq_reg\/main_2  macrocell101   3559   4809  12514  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:bSAR_SEQ:bus_clk_nrq_reg\/clock_0              macrocell101        0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : Net_12630/main_0
Capture Clock  : Net_12630/clock_0
Path slack     : 13482p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#32 vs. SEQ_CLOCK:R#2)   20833
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3841
-------------------------------------   ---- 
End-of-path arrival time (ps)           3841
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:bSAR_SEQ:bus_clk_nrq_reg\/clock_0              macrocell101        0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\ADC_SAR_Seq:bSAR_SEQ:bus_clk_nrq_reg\/q  macrocell101   1250   1250  13482  RISE       1
Net_12630/main_0                          macrocell100   2591   3841  13482  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_12630/clock_0                                          macrocell100        0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : \ADC_SAR_Seq:bSAR_SEQ:nrq_reg\/main_0
Capture Clock  : \ADC_SAR_Seq:bSAR_SEQ:nrq_reg\/clock_0
Path slack     : 13482p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#32 vs. SEQ_CLOCK:R#2)   20833
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3841
-------------------------------------   ---- 
End-of-path arrival time (ps)           3841
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:bSAR_SEQ:bus_clk_nrq_reg\/clock_0              macrocell101        0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\ADC_SAR_Seq:bSAR_SEQ:bus_clk_nrq_reg\/q  macrocell101   1250   1250  13482  RISE       1
\ADC_SAR_Seq:bSAR_SEQ:nrq_reg\/main_0     macrocell102   2591   3841  13482  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:bSAR_SEQ:nrq_reg\/clock_0                     macrocell102        0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:Sync:genblk1[0]:INST\/out
Path End       : \ADC_SAR_Seq:bSAR_SEQ:bus_clk_nrq_reg\/main_1
Capture Clock  : \ADC_SAR_Seq:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 13483p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3840
-------------------------------------   ---- 
End-of-path arrival time (ps)           3840
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:Sync:genblk1[0]:INST\/clock                    synccell            0      0  RISE       1

Data path
pin name                                       model name    delay     AT  slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  -----  ----  ------
\ADC_SAR_Seq:Sync:genblk1[0]:INST\/out         synccell       1020   1020  13483  RISE       1
\ADC_SAR_Seq:bSAR_SEQ:bus_clk_nrq_reg\/main_1  macrocell101   2820   3840  13483  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:bSAR_SEQ:bus_clk_nrq_reg\/clock_0              macrocell101        0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : \ADC_SAR_Seq:bSAR_SEQ:bus_clk_nrq_reg\/main_0
Capture Clock  : \ADC_SAR_Seq:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 13485p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3838
-------------------------------------   ---- 
End-of-path arrival time (ps)           3838
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:bSAR_SEQ:bus_clk_nrq_reg\/clock_0              macrocell101        0      0  RISE       1

Data path
pin name                                       model name    delay     AT  slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  -----  ----  ------
\ADC_SAR_Seq:bSAR_SEQ:bus_clk_nrq_reg\/q       macrocell101   1250   1250  13485  RISE       1
\ADC_SAR_Seq:bSAR_SEQ:bus_clk_nrq_reg\/main_0  macrocell101   2588   3838  13485  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:bSAR_SEQ:bus_clk_nrq_reg\/clock_0              macrocell101        0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_DAC:BSPIM:sR16:Dp:u1\/f1_blk_stat_comb
Path End       : \SPI_DAC:BSPIM:RxStsReg\/status_6
Capture Clock  : \SPI_DAC:BSPIM:RxStsReg\/clock
Path slack     : 25569p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (SPI_DAC_IntClock:R#1 vs. SPI_DAC_IntClock:R#2)   41667
- Setup time                                                      -500
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15597
-------------------------------------   ----- 
End-of-path arrival time (ps)           15597
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:sR16:Dp:u1\/clock                           datapathcell2       0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
\SPI_DAC:BSPIM:sR16:Dp:u1\/f1_blk_stat_comb  datapathcell2   3580   3580  25569  RISE       1
\SPI_DAC:BSPIM:rx_status_6\/main_5           macrocell5      4137   7717  25569  RISE       1
\SPI_DAC:BSPIM:rx_status_6\/q                macrocell5      3350  11067  25569  RISE       1
\SPI_DAC:BSPIM:RxStsReg\/status_6            statusicell2    4530  15597  25569  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:RxStsReg\/clock                             statusicell2        0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_DAC:BSPIM:BitCounter\/count_0
Path End       : \SPI_DAC:BSPIM:sR16:Dp:u0\/f1_load
Capture Clock  : \SPI_DAC:BSPIM:sR16:Dp:u0\/clock
Path slack     : 26815p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (SPI_DAC_IntClock:R#1 vs. SPI_DAC_IntClock:R#2)   41667
- Setup time                                                     -2850
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38817

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12001
-------------------------------------   ----- 
End-of-path arrival time (ps)           12001
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                             model name     delay     AT  slack  edge  Fanout
-----------------------------------  -------------  -----  -----  -----  ----  ------
\SPI_DAC:BSPIM:BitCounter\/count_0   count7cell      1940   1940  26815  RISE       1
\SPI_DAC:BSPIM:load_rx_data\/main_4  macrocell2      3123   5063  26815  RISE       1
\SPI_DAC:BSPIM:load_rx_data\/q       macrocell2      3350   8413  26815  RISE       1
\SPI_DAC:BSPIM:sR16:Dp:u0\/f1_load   datapathcell1   3589  12001  26815  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:sR16:Dp:u0\/clock                           datapathcell1       0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_DAC:BSPIM:BitCounter\/count_0
Path End       : \SPI_DAC:BSPIM:sR16:Dp:u1\/f1_load
Capture Clock  : \SPI_DAC:BSPIM:sR16:Dp:u1\/clock
Path slack     : 26824p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (SPI_DAC_IntClock:R#1 vs. SPI_DAC_IntClock:R#2)   41667
- Setup time                                                     -2850
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38817

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11993
-------------------------------------   ----- 
End-of-path arrival time (ps)           11993
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                             model name     delay     AT  slack  edge  Fanout
-----------------------------------  -------------  -----  -----  -----  ----  ------
\SPI_DAC:BSPIM:BitCounter\/count_0   count7cell      1940   1940  26815  RISE       1
\SPI_DAC:BSPIM:load_rx_data\/main_4  macrocell2      3123   5063  26815  RISE       1
\SPI_DAC:BSPIM:load_rx_data\/q       macrocell2      3350   8413  26815  RISE       1
\SPI_DAC:BSPIM:sR16:Dp:u1\/f1_load   datapathcell2   3580  11993  26824  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:sR16:Dp:u1\/clock                           datapathcell2       0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_DAC:BSPIM:BitCounter\/count_0
Path End       : \SPI_DAC:BSPIM:TxStsReg\/status_3
Capture Clock  : \SPI_DAC:BSPIM:TxStsReg\/clock
Path slack     : 27673p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (SPI_DAC_IntClock:R#1 vs. SPI_DAC_IntClock:R#2)   41667
- Setup time                                                      -500
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13494
-------------------------------------   ----- 
End-of-path arrival time (ps)           13494
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                             model name    delay     AT  slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -----  ----  ------
\SPI_DAC:BSPIM:BitCounter\/count_0   count7cell     1940   1940  26815  RISE       1
\SPI_DAC:BSPIM:load_rx_data\/main_4  macrocell2     3123   5063  26815  RISE       1
\SPI_DAC:BSPIM:load_rx_data\/q       macrocell2     3350   8413  26815  RISE       1
\SPI_DAC:BSPIM:TxStsReg\/status_3    statusicell1   5081  13494  27673  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:TxStsReg\/clock                             statusicell1        0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_DAC:BSPIM:sR16:Dp:u1\/so_comb
Path End       : Net_6027/main_4
Capture Clock  : Net_6027/clock_0
Path slack     : 29124p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (SPI_DAC_IntClock:R#1 vs. SPI_DAC_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9033
-------------------------------------   ---- 
End-of-path arrival time (ps)           9033
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:sR16:Dp:u1\/clock                           datapathcell2       0      0  RISE       1

Data path
pin name                            model name     delay     AT  slack  edge  Fanout
----------------------------------  -------------  -----  -----  -----  ----  ------
\SPI_DAC:BSPIM:sR16:Dp:u1\/so_comb  datapathcell2   5360   5360  29124  RISE       1
Net_6027/main_4                     macrocell21     3673   9033  29124  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_6027/clock_0                                           macrocell21         0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_DAC:BSPIM:state_0\/q
Path End       : \SPI_DAC:BSPIM:load_cond\/main_2
Capture Clock  : \SPI_DAC:BSPIM:load_cond\/clock_0
Path slack     : 29316p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (SPI_DAC_IntClock:R#1 vs. SPI_DAC_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8840
-------------------------------------   ---- 
End-of-path arrival time (ps)           8840
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:state_0\/clock_0                            macrocell24         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\SPI_DAC:BSPIM:state_0\/q         macrocell24   1250   1250  29316  RISE       1
\SPI_DAC:BSPIM:load_cond\/main_2  macrocell26   7590   8840  29316  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:load_cond\/clock_0                          macrocell26         0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_DAC:BSPIM:state_1\/q
Path End       : Net_6027/main_2
Capture Clock  : Net_6027/clock_0
Path slack     : 29520p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (SPI_DAC_IntClock:R#1 vs. SPI_DAC_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8637
-------------------------------------   ---- 
End-of-path arrival time (ps)           8637
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:state_1\/clock_0                            macrocell23         0      0  RISE       1

Data path
pin name                   model name   delay     AT  slack  edge  Fanout
-------------------------  -----------  -----  -----  -----  ----  ------
\SPI_DAC:BSPIM:state_1\/q  macrocell23   1250   1250  29520  RISE       1
Net_6027/main_2            macrocell21   7387   8637  29520  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_6027/clock_0                                           macrocell21         0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_DAC:BSPIM:state_2\/q
Path End       : Net_6027/main_1
Capture Clock  : Net_6027/clock_0
Path slack     : 29670p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (SPI_DAC_IntClock:R#1 vs. SPI_DAC_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8486
-------------------------------------   ---- 
End-of-path arrival time (ps)           8486
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:state_2\/clock_0                            macrocell22         0      0  RISE       1

Data path
pin name                   model name   delay     AT  slack  edge  Fanout
-------------------------  -----------  -----  -----  -----  ----  ------
\SPI_DAC:BSPIM:state_2\/q  macrocell22   1250   1250  29670  RISE       1
Net_6027/main_1            macrocell21   7236   8486  29670  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_6027/clock_0                                           macrocell21         0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_DAC:BSPIM:state_2\/q
Path End       : \SPI_DAC:BSPIM:load_cond\/main_0
Capture Clock  : \SPI_DAC:BSPIM:load_cond\/clock_0
Path slack     : 29677p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (SPI_DAC_IntClock:R#1 vs. SPI_DAC_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8479
-------------------------------------   ---- 
End-of-path arrival time (ps)           8479
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:state_2\/clock_0                            macrocell22         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\SPI_DAC:BSPIM:state_2\/q         macrocell22   1250   1250  29670  RISE       1
\SPI_DAC:BSPIM:load_cond\/main_0  macrocell26   7229   8479  29677  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:load_cond\/clock_0                          macrocell26         0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_DAC:BSPIM:state_2\/q
Path End       : \SPI_DAC:BSPIM:sR16:Dp:u1\/cs_addr_2
Capture Clock  : \SPI_DAC:BSPIM:sR16:Dp:u1\/clock
Path slack     : 29803p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (SPI_DAC_IntClock:R#1 vs. SPI_DAC_IntClock:R#2)   41667
- Setup time                                                     -6010
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   35657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5854
-------------------------------------   ---- 
End-of-path arrival time (ps)           5854
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:state_2\/clock_0                            macrocell22         0      0  RISE       1

Data path
pin name                              model name     delay     AT  slack  edge  Fanout
------------------------------------  -------------  -----  -----  -----  ----  ------
\SPI_DAC:BSPIM:state_2\/q             macrocell22     1250   1250  29670  RISE       1
\SPI_DAC:BSPIM:sR16:Dp:u1\/cs_addr_2  datapathcell2   4604   5854  29803  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:sR16:Dp:u1\/clock                           datapathcell2       0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_DAC:BSPIM:BitCounter\/count_2
Path End       : Net_6027/main_7
Capture Clock  : Net_6027/clock_0
Path slack     : 29869p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (SPI_DAC_IntClock:R#1 vs. SPI_DAC_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8287
-------------------------------------   ---- 
End-of-path arrival time (ps)           8287
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\SPI_DAC:BSPIM:BitCounter\/count_2  count7cell    1940   1940  26997  RISE       1
Net_6027/main_7                     macrocell21   6347   8287  29869  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_6027/clock_0                                           macrocell21         0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_DAC:BSPIM:state_0\/q
Path End       : Net_6027/main_3
Capture Clock  : Net_6027/clock_0
Path slack     : 29879p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (SPI_DAC_IntClock:R#1 vs. SPI_DAC_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8278
-------------------------------------   ---- 
End-of-path arrival time (ps)           8278
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:state_0\/clock_0                            macrocell24         0      0  RISE       1

Data path
pin name                   model name   delay     AT  slack  edge  Fanout
-------------------------  -----------  -----  -----  -----  ----  ------
\SPI_DAC:BSPIM:state_0\/q  macrocell24   1250   1250  29316  RISE       1
Net_6027/main_3            macrocell21   7028   8278  29879  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_6027/clock_0                                           macrocell21         0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_DAC:BSPIM:state_2\/q
Path End       : \SPI_DAC:BSPIM:sR16:Dp:u0\/cs_addr_2
Capture Clock  : \SPI_DAC:BSPIM:sR16:Dp:u0\/clock
Path slack     : 30073p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (SPI_DAC_IntClock:R#1 vs. SPI_DAC_IntClock:R#2)   41667
- Setup time                                                     -6010
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   35657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5583
-------------------------------------   ---- 
End-of-path arrival time (ps)           5583
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:state_2\/clock_0                            macrocell22         0      0  RISE       1

Data path
pin name                              model name     delay     AT  slack  edge  Fanout
------------------------------------  -------------  -----  -----  -----  ----  ------
\SPI_DAC:BSPIM:state_2\/q             macrocell22     1250   1250  29670  RISE       1
\SPI_DAC:BSPIM:sR16:Dp:u0\/cs_addr_2  datapathcell1   4333   5583  30073  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:sR16:Dp:u0\/clock                           datapathcell1       0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_DAC:BSPIM:state_1\/q
Path End       : \SPI_DAC:BSPIM:load_cond\/main_1
Capture Clock  : \SPI_DAC:BSPIM:load_cond\/clock_0
Path slack     : 30076p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (SPI_DAC_IntClock:R#1 vs. SPI_DAC_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8080
-------------------------------------   ---- 
End-of-path arrival time (ps)           8080
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:state_1\/clock_0                            macrocell23         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\SPI_DAC:BSPIM:state_1\/q         macrocell23   1250   1250  29520  RISE       1
\SPI_DAC:BSPIM:load_cond\/main_1  macrocell26   6830   8080  30076  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:load_cond\/clock_0                          macrocell26         0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_DAC:BSPIM:state_0\/q
Path End       : \SPI_DAC:BSPIM:sR16:Dp:u1\/cs_addr_0
Capture Clock  : \SPI_DAC:BSPIM:sR16:Dp:u1\/clock
Path slack     : 30201p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (SPI_DAC_IntClock:R#1 vs. SPI_DAC_IntClock:R#2)   41667
- Setup time                                                     -6010
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   35657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5456
-------------------------------------   ---- 
End-of-path arrival time (ps)           5456
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:state_0\/clock_0                            macrocell24         0      0  RISE       1

Data path
pin name                              model name     delay     AT  slack  edge  Fanout
------------------------------------  -------------  -----  -----  -----  ----  ------
\SPI_DAC:BSPIM:state_0\/q             macrocell24     1250   1250  29316  RISE       1
\SPI_DAC:BSPIM:sR16:Dp:u1\/cs_addr_0  datapathcell2   4206   5456  30201  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:sR16:Dp:u1\/clock                           datapathcell2       0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_DAC:BSPIM:state_0\/q
Path End       : \SPI_DAC:BSPIM:sR16:Dp:u0\/cs_addr_0
Capture Clock  : \SPI_DAC:BSPIM:sR16:Dp:u0\/clock
Path slack     : 30201p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (SPI_DAC_IntClock:R#1 vs. SPI_DAC_IntClock:R#2)   41667
- Setup time                                                     -6010
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   35657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5455
-------------------------------------   ---- 
End-of-path arrival time (ps)           5455
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:state_0\/clock_0                            macrocell24         0      0  RISE       1

Data path
pin name                              model name     delay     AT  slack  edge  Fanout
------------------------------------  -------------  -----  -----  -----  ----  ------
\SPI_DAC:BSPIM:state_0\/q             macrocell24     1250   1250  29316  RISE       1
\SPI_DAC:BSPIM:sR16:Dp:u0\/cs_addr_0  datapathcell1   4205   5455  30201  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:sR16:Dp:u0\/clock                           datapathcell1       0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_DAC:BSPIM:state_0\/q
Path End       : \SPI_DAC:BSPIM:TxStsReg\/status_0
Capture Clock  : \SPI_DAC:BSPIM:TxStsReg\/clock
Path slack     : 30212p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (SPI_DAC_IntClock:R#1 vs. SPI_DAC_IntClock:R#2)   41667
- Setup time                                                      -500
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10955
-------------------------------------   ----- 
End-of-path arrival time (ps)           10955
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:state_0\/clock_0                            macrocell24         0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\SPI_DAC:BSPIM:state_0\/q           macrocell24    1250   1250  29316  RISE       1
\SPI_DAC:BSPIM:tx_status_0\/main_2  macrocell3     4047   5297  30212  RISE       1
\SPI_DAC:BSPIM:tx_status_0\/q       macrocell3     3350   8647  30212  RISE       1
\SPI_DAC:BSPIM:TxStsReg\/status_0   statusicell1   2308  10955  30212  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:TxStsReg\/clock                             statusicell1        0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_DAC:BSPIM:state_1\/q
Path End       : \SPI_DAC:BSPIM:sR16:Dp:u0\/cs_addr_1
Capture Clock  : \SPI_DAC:BSPIM:sR16:Dp:u0\/clock
Path slack     : 30356p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (SPI_DAC_IntClock:R#1 vs. SPI_DAC_IntClock:R#2)   41667
- Setup time                                                     -6010
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   35657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5301
-------------------------------------   ---- 
End-of-path arrival time (ps)           5301
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:state_1\/clock_0                            macrocell23         0      0  RISE       1

Data path
pin name                              model name     delay     AT  slack  edge  Fanout
------------------------------------  -------------  -----  -----  -----  ----  ------
\SPI_DAC:BSPIM:state_1\/q             macrocell23     1250   1250  29520  RISE       1
\SPI_DAC:BSPIM:sR16:Dp:u0\/cs_addr_1  datapathcell1   4051   5301  30356  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:sR16:Dp:u0\/clock                           datapathcell1       0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_DAC:BSPIM:state_1\/q
Path End       : \SPI_DAC:BSPIM:sR16:Dp:u1\/cs_addr_1
Capture Clock  : \SPI_DAC:BSPIM:sR16:Dp:u1\/clock
Path slack     : 30357p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (SPI_DAC_IntClock:R#1 vs. SPI_DAC_IntClock:R#2)   41667
- Setup time                                                     -6010
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   35657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5299
-------------------------------------   ---- 
End-of-path arrival time (ps)           5299
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:state_1\/clock_0                            macrocell23         0      0  RISE       1

Data path
pin name                              model name     delay     AT  slack  edge  Fanout
------------------------------------  -------------  -----  -----  -----  ----  ------
\SPI_DAC:BSPIM:state_1\/q             macrocell23     1250   1250  29520  RISE       1
\SPI_DAC:BSPIM:sR16:Dp:u1\/cs_addr_1  datapathcell2   4049   5299  30357  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:sR16:Dp:u1\/clock                           datapathcell2       0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_DAC:BSPIM:state_2\/q
Path End       : \SPI_DAC:BSPIM:cnt_enable\/main_0
Capture Clock  : \SPI_DAC:BSPIM:cnt_enable\/clock_0
Path slack     : 30777p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (SPI_DAC_IntClock:R#1 vs. SPI_DAC_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7380
-------------------------------------   ---- 
End-of-path arrival time (ps)           7380
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:state_2\/clock_0                            macrocell22         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\SPI_DAC:BSPIM:state_2\/q          macrocell22   1250   1250  29670  RISE       1
\SPI_DAC:BSPIM:cnt_enable\/main_0  macrocell28   6130   7380  30777  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:cnt_enable\/clock_0                         macrocell28         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_DAC:BSPIM:state_2\/q
Path End       : Net_6026/main_0
Capture Clock  : Net_6026/clock_0
Path slack     : 30777p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (SPI_DAC_IntClock:R#1 vs. SPI_DAC_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7380
-------------------------------------   ---- 
End-of-path arrival time (ps)           7380
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:state_2\/clock_0                            macrocell22         0      0  RISE       1

Data path
pin name                   model name   delay     AT  slack  edge  Fanout
-------------------------  -----------  -----  -----  -----  ----  ------
\SPI_DAC:BSPIM:state_2\/q  macrocell22   1250   1250  29670  RISE       1
Net_6026/main_0            macrocell29   6130   7380  30777  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_6026/clock_0                                           macrocell29         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_DAC:BSPIM:BitCounter\/count_2
Path End       : \SPI_DAC:BSPIM:load_cond\/main_5
Capture Clock  : \SPI_DAC:BSPIM:load_cond\/clock_0
Path slack     : 31250p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (SPI_DAC_IntClock:R#1 vs. SPI_DAC_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6906
-------------------------------------   ---- 
End-of-path arrival time (ps)           6906
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\SPI_DAC:BSPIM:BitCounter\/count_2  count7cell    1940   1940  26997  RISE       1
\SPI_DAC:BSPIM:load_cond\/main_5    macrocell26   4966   6906  31250  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:load_cond\/clock_0                          macrocell26         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_DAC:BSPIM:sR16:Dp:u1\/f0_blk_stat_comb
Path End       : \SPI_DAC:BSPIM:state_2\/main_8
Capture Clock  : \SPI_DAC:BSPIM:state_2\/clock_0
Path slack     : 31333p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (SPI_DAC_IntClock:R#1 vs. SPI_DAC_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6824
-------------------------------------   ---- 
End-of-path arrival time (ps)           6824
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:sR16:Dp:u1\/clock                           datapathcell2       0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
\SPI_DAC:BSPIM:sR16:Dp:u1\/f0_blk_stat_comb  datapathcell2   3580   3580  31333  RISE       1
\SPI_DAC:BSPIM:state_2\/main_8               macrocell22     3244   6824  31333  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:state_2\/clock_0                            macrocell22         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_DAC:BSPIM:sR16:Dp:u1\/f0_blk_stat_comb
Path End       : \SPI_DAC:BSPIM:state_1\/main_8
Capture Clock  : \SPI_DAC:BSPIM:state_1\/clock_0
Path slack     : 31333p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (SPI_DAC_IntClock:R#1 vs. SPI_DAC_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6824
-------------------------------------   ---- 
End-of-path arrival time (ps)           6824
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:sR16:Dp:u1\/clock                           datapathcell2       0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
\SPI_DAC:BSPIM:sR16:Dp:u1\/f0_blk_stat_comb  datapathcell2   3580   3580  31333  RISE       1
\SPI_DAC:BSPIM:state_1\/main_8               macrocell23     3244   6824  31333  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:state_1\/clock_0                            macrocell23         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_DAC:BSPIM:sR16:Dp:u1\/f0_blk_stat_comb
Path End       : \SPI_DAC:BSPIM:state_0\/main_3
Capture Clock  : \SPI_DAC:BSPIM:state_0\/clock_0
Path slack     : 31371p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (SPI_DAC_IntClock:R#1 vs. SPI_DAC_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6786
-------------------------------------   ---- 
End-of-path arrival time (ps)           6786
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:sR16:Dp:u1\/clock                           datapathcell2       0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
\SPI_DAC:BSPIM:sR16:Dp:u1\/f0_blk_stat_comb  datapathcell2   3580   3580  31333  RISE       1
\SPI_DAC:BSPIM:state_0\/main_3               macrocell24     3206   6786  31371  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:state_0\/clock_0                            macrocell24         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_DAC:BSPIM:BitCounter\/count_0
Path End       : \SPI_DAC:BSPIM:state_2\/main_7
Capture Clock  : \SPI_DAC:BSPIM:state_2\/clock_0
Path slack     : 31425p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (SPI_DAC_IntClock:R#1 vs. SPI_DAC_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6731
-------------------------------------   ---- 
End-of-path arrival time (ps)           6731
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\SPI_DAC:BSPIM:BitCounter\/count_0  count7cell    1940   1940  26815  RISE       1
\SPI_DAC:BSPIM:state_2\/main_7      macrocell22   4791   6731  31425  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:state_2\/clock_0                            macrocell22         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_DAC:BSPIM:BitCounter\/count_0
Path End       : \SPI_DAC:BSPIM:state_1\/main_7
Capture Clock  : \SPI_DAC:BSPIM:state_1\/clock_0
Path slack     : 31425p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (SPI_DAC_IntClock:R#1 vs. SPI_DAC_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6731
-------------------------------------   ---- 
End-of-path arrival time (ps)           6731
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\SPI_DAC:BSPIM:BitCounter\/count_0  count7cell    1940   1940  26815  RISE       1
\SPI_DAC:BSPIM:state_1\/main_7      macrocell23   4791   6731  31425  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:state_1\/clock_0                            macrocell23         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_DAC:BSPIM:BitCounter\/count_0
Path End       : \SPI_DAC:BSPIM:ld_ident\/main_7
Capture Clock  : \SPI_DAC:BSPIM:ld_ident\/clock_0
Path slack     : 31439p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (SPI_DAC_IntClock:R#1 vs. SPI_DAC_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6718
-------------------------------------   ---- 
End-of-path arrival time (ps)           6718
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\SPI_DAC:BSPIM:BitCounter\/count_0  count7cell    1940   1940  26815  RISE       1
\SPI_DAC:BSPIM:ld_ident\/main_7     macrocell27   4778   6718  31439  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:ld_ident\/clock_0                           macrocell27         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_DAC:BSPIM:BitCounter\/count_3
Path End       : \SPI_DAC:BSPIM:state_2\/main_4
Capture Clock  : \SPI_DAC:BSPIM:state_2\/clock_0
Path slack     : 31483p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (SPI_DAC_IntClock:R#1 vs. SPI_DAC_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6674
-------------------------------------   ---- 
End-of-path arrival time (ps)           6674
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\SPI_DAC:BSPIM:BitCounter\/count_3  count7cell    1940   1940  26982  RISE       1
\SPI_DAC:BSPIM:state_2\/main_4      macrocell22   4734   6674  31483  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:state_2\/clock_0                            macrocell22         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_DAC:BSPIM:BitCounter\/count_3
Path End       : \SPI_DAC:BSPIM:state_1\/main_4
Capture Clock  : \SPI_DAC:BSPIM:state_1\/clock_0
Path slack     : 31483p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (SPI_DAC_IntClock:R#1 vs. SPI_DAC_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6674
-------------------------------------   ---- 
End-of-path arrival time (ps)           6674
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\SPI_DAC:BSPIM:BitCounter\/count_3  count7cell    1940   1940  26982  RISE       1
\SPI_DAC:BSPIM:state_1\/main_4      macrocell23   4734   6674  31483  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:state_1\/clock_0                            macrocell23         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_DAC:BSPIM:BitCounter\/count_3
Path End       : \SPI_DAC:BSPIM:ld_ident\/main_4
Capture Clock  : \SPI_DAC:BSPIM:ld_ident\/clock_0
Path slack     : 31502p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (SPI_DAC_IntClock:R#1 vs. SPI_DAC_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6655
-------------------------------------   ---- 
End-of-path arrival time (ps)           6655
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\SPI_DAC:BSPIM:BitCounter\/count_3  count7cell    1940   1940  26982  RISE       1
\SPI_DAC:BSPIM:ld_ident\/main_4     macrocell27   4715   6655  31502  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:ld_ident\/clock_0                           macrocell27         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_DAC:BSPIM:ld_ident\/q
Path End       : Net_6027/main_10
Capture Clock  : Net_6027/clock_0
Path slack     : 31518p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (SPI_DAC_IntClock:R#1 vs. SPI_DAC_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6638
-------------------------------------   ---- 
End-of-path arrival time (ps)           6638
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:ld_ident\/clock_0                           macrocell27         0      0  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\SPI_DAC:BSPIM:ld_ident\/q  macrocell27   1250   1250  31518  RISE       1
Net_6027/main_10            macrocell21   5388   6638  31518  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_6027/clock_0                                           macrocell21         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_DAC:BSPIM:BitCounter\/count_2
Path End       : \SPI_DAC:BSPIM:ld_ident\/main_5
Capture Clock  : \SPI_DAC:BSPIM:ld_ident\/clock_0
Path slack     : 31678p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (SPI_DAC_IntClock:R#1 vs. SPI_DAC_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6479
-------------------------------------   ---- 
End-of-path arrival time (ps)           6479
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\SPI_DAC:BSPIM:BitCounter\/count_2  count7cell    1940   1940  26997  RISE       1
\SPI_DAC:BSPIM:ld_ident\/main_5     macrocell27   4539   6479  31678  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:ld_ident\/clock_0                           macrocell27         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_DAC:BSPIM:cnt_enable\/q
Path End       : \SPI_DAC:BSPIM:BitCounter\/enable
Capture Clock  : \SPI_DAC:BSPIM:BitCounter\/clock
Path slack     : 31688p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (SPI_DAC_IntClock:R#1 vs. SPI_DAC_IntClock:R#2)   41667
- Setup time                                                     -4060
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   37607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5918
-------------------------------------   ---- 
End-of-path arrival time (ps)           5918
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:cnt_enable\/clock_0                         macrocell28         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\SPI_DAC:BSPIM:cnt_enable\/q       macrocell28   1250   1250  31688  RISE       1
\SPI_DAC:BSPIM:BitCounter\/enable  count7cell    4668   5918  31688  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_DAC:BSPIM:BitCounter\/count_1
Path End       : \SPI_DAC:BSPIM:state_2\/main_6
Capture Clock  : \SPI_DAC:BSPIM:state_2\/clock_0
Path slack     : 31737p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (SPI_DAC_IntClock:R#1 vs. SPI_DAC_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6419
-------------------------------------   ---- 
End-of-path arrival time (ps)           6419
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\SPI_DAC:BSPIM:BitCounter\/count_1  count7cell    1940   1940  26969  RISE       1
\SPI_DAC:BSPIM:state_2\/main_6      macrocell22   4479   6419  31737  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:state_2\/clock_0                            macrocell22         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_DAC:BSPIM:BitCounter\/count_1
Path End       : \SPI_DAC:BSPIM:state_1\/main_6
Capture Clock  : \SPI_DAC:BSPIM:state_1\/clock_0
Path slack     : 31737p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (SPI_DAC_IntClock:R#1 vs. SPI_DAC_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6419
-------------------------------------   ---- 
End-of-path arrival time (ps)           6419
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\SPI_DAC:BSPIM:BitCounter\/count_1  count7cell    1940   1940  26969  RISE       1
\SPI_DAC:BSPIM:state_1\/main_6      macrocell23   4479   6419  31737  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:state_1\/clock_0                            macrocell23         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_DAC:BSPIM:BitCounter\/count_1
Path End       : \SPI_DAC:BSPIM:ld_ident\/main_6
Capture Clock  : \SPI_DAC:BSPIM:ld_ident\/clock_0
Path slack     : 31751p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (SPI_DAC_IntClock:R#1 vs. SPI_DAC_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6406
-------------------------------------   ---- 
End-of-path arrival time (ps)           6406
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\SPI_DAC:BSPIM:BitCounter\/count_1  count7cell    1940   1940  26969  RISE       1
\SPI_DAC:BSPIM:ld_ident\/main_6     macrocell27   4466   6406  31751  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:ld_ident\/clock_0                           macrocell27         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_DAC:BSPIM:BitCounter\/count_4
Path End       : \SPI_DAC:BSPIM:state_2\/main_3
Capture Clock  : \SPI_DAC:BSPIM:state_2\/clock_0
Path slack     : 31809p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (SPI_DAC_IntClock:R#1 vs. SPI_DAC_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6347
-------------------------------------   ---- 
End-of-path arrival time (ps)           6347
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\SPI_DAC:BSPIM:BitCounter\/count_4  count7cell    1940   1940  27303  RISE       1
\SPI_DAC:BSPIM:state_2\/main_3      macrocell22   4407   6347  31809  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:state_2\/clock_0                            macrocell22         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_DAC:BSPIM:BitCounter\/count_4
Path End       : \SPI_DAC:BSPIM:state_1\/main_3
Capture Clock  : \SPI_DAC:BSPIM:state_1\/clock_0
Path slack     : 31809p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (SPI_DAC_IntClock:R#1 vs. SPI_DAC_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6347
-------------------------------------   ---- 
End-of-path arrival time (ps)           6347
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\SPI_DAC:BSPIM:BitCounter\/count_4  count7cell    1940   1940  27303  RISE       1
\SPI_DAC:BSPIM:state_1\/main_3      macrocell23   4407   6347  31809  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:state_1\/clock_0                            macrocell23         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_DAC:BSPIM:BitCounter\/count_4
Path End       : \SPI_DAC:BSPIM:ld_ident\/main_3
Capture Clock  : \SPI_DAC:BSPIM:ld_ident\/clock_0
Path slack     : 31819p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (SPI_DAC_IntClock:R#1 vs. SPI_DAC_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6338
-------------------------------------   ---- 
End-of-path arrival time (ps)           6338
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\SPI_DAC:BSPIM:BitCounter\/count_4  count7cell    1940   1940  27303  RISE       1
\SPI_DAC:BSPIM:ld_ident\/main_3     macrocell27   4398   6338  31819  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:ld_ident\/clock_0                           macrocell27         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_DAC:BSPIM:BitCounter\/count_2
Path End       : \SPI_DAC:BSPIM:state_2\/main_5
Capture Clock  : \SPI_DAC:BSPIM:state_2\/clock_0
Path slack     : 31929p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (SPI_DAC_IntClock:R#1 vs. SPI_DAC_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6227
-------------------------------------   ---- 
End-of-path arrival time (ps)           6227
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\SPI_DAC:BSPIM:BitCounter\/count_2  count7cell    1940   1940  26997  RISE       1
\SPI_DAC:BSPIM:state_2\/main_5      macrocell22   4287   6227  31929  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:state_2\/clock_0                            macrocell22         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_DAC:BSPIM:BitCounter\/count_2
Path End       : \SPI_DAC:BSPIM:state_1\/main_5
Capture Clock  : \SPI_DAC:BSPIM:state_1\/clock_0
Path slack     : 31929p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (SPI_DAC_IntClock:R#1 vs. SPI_DAC_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6227
-------------------------------------   ---- 
End-of-path arrival time (ps)           6227
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\SPI_DAC:BSPIM:BitCounter\/count_2  count7cell    1940   1940  26997  RISE       1
\SPI_DAC:BSPIM:state_1\/main_5      macrocell23   4287   6227  31929  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:state_1\/clock_0                            macrocell23         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_DAC:BSPIM:state_1\/q
Path End       : \SPI_DAC:BSPIM:cnt_enable\/main_1
Capture Clock  : \SPI_DAC:BSPIM:cnt_enable\/clock_0
Path slack     : 31934p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (SPI_DAC_IntClock:R#1 vs. SPI_DAC_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6223
-------------------------------------   ---- 
End-of-path arrival time (ps)           6223
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:state_1\/clock_0                            macrocell23         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\SPI_DAC:BSPIM:state_1\/q          macrocell23   1250   1250  29520  RISE       1
\SPI_DAC:BSPIM:cnt_enable\/main_1  macrocell28   4973   6223  31934  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:cnt_enable\/clock_0                         macrocell28         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_DAC:BSPIM:state_1\/q
Path End       : Net_6026/main_1
Capture Clock  : Net_6026/clock_0
Path slack     : 31934p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (SPI_DAC_IntClock:R#1 vs. SPI_DAC_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6223
-------------------------------------   ---- 
End-of-path arrival time (ps)           6223
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:state_1\/clock_0                            macrocell23         0      0  RISE       1

Data path
pin name                   model name   delay     AT  slack  edge  Fanout
-------------------------  -----------  -----  -----  -----  ----  ------
\SPI_DAC:BSPIM:state_1\/q  macrocell23   1250   1250  29520  RISE       1
Net_6026/main_1            macrocell29   4973   6223  31934  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_6026/clock_0                                           macrocell29         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_DAC:BSPIM:BitCounter\/count_0
Path End       : Net_6027/main_9
Capture Clock  : Net_6027/clock_0
Path slack     : 31996p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (SPI_DAC_IntClock:R#1 vs. SPI_DAC_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6161
-------------------------------------   ---- 
End-of-path arrival time (ps)           6161
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\SPI_DAC:BSPIM:BitCounter\/count_0  count7cell    1940   1940  26815  RISE       1
Net_6027/main_9                     macrocell21   4221   6161  31996  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_6027/clock_0                                           macrocell21         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_DAC:BSPIM:BitCounter\/count_0
Path End       : \SPI_DAC:BSPIM:load_cond\/main_7
Capture Clock  : \SPI_DAC:BSPIM:load_cond\/clock_0
Path slack     : 32007p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (SPI_DAC_IntClock:R#1 vs. SPI_DAC_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6150
-------------------------------------   ---- 
End-of-path arrival time (ps)           6150
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\SPI_DAC:BSPIM:BitCounter\/count_0  count7cell    1940   1940  26815  RISE       1
\SPI_DAC:BSPIM:load_cond\/main_7    macrocell26   4210   6150  32007  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:load_cond\/clock_0                          macrocell26         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_DAC:BSPIM:BitCounter\/count_1
Path End       : Net_6027/main_8
Capture Clock  : Net_6027/clock_0
Path slack     : 32148p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (SPI_DAC_IntClock:R#1 vs. SPI_DAC_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6009
-------------------------------------   ---- 
End-of-path arrival time (ps)           6009
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\SPI_DAC:BSPIM:BitCounter\/count_1  count7cell    1940   1940  26969  RISE       1
Net_6027/main_8                     macrocell21   4069   6009  32148  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_6027/clock_0                                           macrocell21         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_DAC:BSPIM:BitCounter\/count_1
Path End       : \SPI_DAC:BSPIM:load_cond\/main_6
Capture Clock  : \SPI_DAC:BSPIM:load_cond\/clock_0
Path slack     : 32154p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (SPI_DAC_IntClock:R#1 vs. SPI_DAC_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6003
-------------------------------------   ---- 
End-of-path arrival time (ps)           6003
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\SPI_DAC:BSPIM:BitCounter\/count_1  count7cell    1940   1940  26969  RISE       1
\SPI_DAC:BSPIM:load_cond\/main_6    macrocell26   4063   6003  32154  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:load_cond\/clock_0                          macrocell26         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_DAC:BSPIM:state_0\/q
Path End       : \SPI_DAC:BSPIM:cnt_enable\/main_2
Capture Clock  : \SPI_DAC:BSPIM:cnt_enable\/clock_0
Path slack     : 32250p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (SPI_DAC_IntClock:R#1 vs. SPI_DAC_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5906
-------------------------------------   ---- 
End-of-path arrival time (ps)           5906
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:state_0\/clock_0                            macrocell24         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\SPI_DAC:BSPIM:state_0\/q          macrocell24   1250   1250  29316  RISE       1
\SPI_DAC:BSPIM:cnt_enable\/main_2  macrocell28   4656   5906  32250  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:cnt_enable\/clock_0                         macrocell28         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_DAC:BSPIM:state_0\/q
Path End       : Net_6026/main_2
Capture Clock  : Net_6026/clock_0
Path slack     : 32250p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (SPI_DAC_IntClock:R#1 vs. SPI_DAC_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5906
-------------------------------------   ---- 
End-of-path arrival time (ps)           5906
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:state_0\/clock_0                            macrocell24         0      0  RISE       1

Data path
pin name                   model name   delay     AT  slack  edge  Fanout
-------------------------  -----------  -----  -----  -----  ----  ------
\SPI_DAC:BSPIM:state_0\/q  macrocell24   1250   1250  29316  RISE       1
Net_6026/main_2            macrocell29   4656   5906  32250  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_6026/clock_0                                           macrocell29         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_DAC:BSPIM:BitCounter\/count_3
Path End       : \SPI_DAC:BSPIM:load_cond\/main_4
Capture Clock  : \SPI_DAC:BSPIM:load_cond\/clock_0
Path slack     : 32343p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (SPI_DAC_IntClock:R#1 vs. SPI_DAC_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5813
-------------------------------------   ---- 
End-of-path arrival time (ps)           5813
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\SPI_DAC:BSPIM:BitCounter\/count_3  count7cell    1940   1940  26982  RISE       1
\SPI_DAC:BSPIM:load_cond\/main_4    macrocell26   3873   5813  32343  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:load_cond\/clock_0                          macrocell26         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_DAC:BSPIM:BitCounter\/count_4
Path End       : Net_6027/main_5
Capture Clock  : Net_6027/clock_0
Path slack     : 32487p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (SPI_DAC_IntClock:R#1 vs. SPI_DAC_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5669
-------------------------------------   ---- 
End-of-path arrival time (ps)           5669
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\SPI_DAC:BSPIM:BitCounter\/count_4  count7cell    1940   1940  27303  RISE       1
Net_6027/main_5                     macrocell21   3729   5669  32487  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_6027/clock_0                                           macrocell21         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_DAC:BSPIM:BitCounter\/count_4
Path End       : \SPI_DAC:BSPIM:load_cond\/main_3
Capture Clock  : \SPI_DAC:BSPIM:load_cond\/clock_0
Path slack     : 32499p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (SPI_DAC_IntClock:R#1 vs. SPI_DAC_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5657
-------------------------------------   ---- 
End-of-path arrival time (ps)           5657
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\SPI_DAC:BSPIM:BitCounter\/count_4  count7cell    1940   1940  27303  RISE       1
\SPI_DAC:BSPIM:load_cond\/main_3    macrocell26   3717   5657  32499  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:load_cond\/clock_0                          macrocell26         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_DAC:BSPIM:BitCounter\/count_3
Path End       : Net_6027/main_6
Capture Clock  : Net_6027/clock_0
Path slack     : 32649p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (SPI_DAC_IntClock:R#1 vs. SPI_DAC_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5508
-------------------------------------   ---- 
End-of-path arrival time (ps)           5508
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\SPI_DAC:BSPIM:BitCounter\/count_3  count7cell    1940   1940  26982  RISE       1
Net_6027/main_6                     macrocell21   3568   5508  32649  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_6027/clock_0                                           macrocell21         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_6026/q
Path End       : Net_6026/main_3
Capture Clock  : Net_6026/clock_0
Path slack     : 33390p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (SPI_DAC_IntClock:R#1 vs. SPI_DAC_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4767
-------------------------------------   ---- 
End-of-path arrival time (ps)           4767
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_6026/clock_0                                           macrocell29         0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Net_6026/q       macrocell29   1250   1250  33390  RISE       1
Net_6026/main_3  macrocell29   3517   4767  33390  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_6026/clock_0                                           macrocell29         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_DAC:BSPIM:cnt_enable\/q
Path End       : \SPI_DAC:BSPIM:cnt_enable\/main_3
Capture Clock  : \SPI_DAC:BSPIM:cnt_enable\/clock_0
Path slack     : 33648p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (SPI_DAC_IntClock:R#1 vs. SPI_DAC_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4509
-------------------------------------   ---- 
End-of-path arrival time (ps)           4509
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:cnt_enable\/clock_0                         macrocell28         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\SPI_DAC:BSPIM:cnt_enable\/q       macrocell28   1250   1250  31688  RISE       1
\SPI_DAC:BSPIM:cnt_enable\/main_3  macrocell28   3259   4509  33648  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:cnt_enable\/clock_0                         macrocell28         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_DAC:BSPIM:ld_ident\/q
Path End       : \SPI_DAC:BSPIM:state_2\/main_9
Capture Clock  : \SPI_DAC:BSPIM:state_2\/clock_0
Path slack     : 33765p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (SPI_DAC_IntClock:R#1 vs. SPI_DAC_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4392
-------------------------------------   ---- 
End-of-path arrival time (ps)           4392
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:ld_ident\/clock_0                           macrocell27         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\SPI_DAC:BSPIM:ld_ident\/q      macrocell27   1250   1250  31518  RISE       1
\SPI_DAC:BSPIM:state_2\/main_9  macrocell22   3142   4392  33765  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:state_2\/clock_0                            macrocell22         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_DAC:BSPIM:ld_ident\/q
Path End       : \SPI_DAC:BSPIM:state_1\/main_9
Capture Clock  : \SPI_DAC:BSPIM:state_1\/clock_0
Path slack     : 33765p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (SPI_DAC_IntClock:R#1 vs. SPI_DAC_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4392
-------------------------------------   ---- 
End-of-path arrival time (ps)           4392
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:ld_ident\/clock_0                           macrocell27         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\SPI_DAC:BSPIM:ld_ident\/q      macrocell27   1250   1250  31518  RISE       1
\SPI_DAC:BSPIM:state_1\/main_9  macrocell23   3142   4392  33765  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:state_1\/clock_0                            macrocell23         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_DAC:BSPIM:state_1\/q
Path End       : \SPI_DAC:BSPIM:state_0\/main_1
Capture Clock  : \SPI_DAC:BSPIM:state_0\/clock_0
Path slack     : 33769p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (SPI_DAC_IntClock:R#1 vs. SPI_DAC_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4387
-------------------------------------   ---- 
End-of-path arrival time (ps)           4387
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:state_1\/clock_0                            macrocell23         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\SPI_DAC:BSPIM:state_1\/q       macrocell23   1250   1250  29520  RISE       1
\SPI_DAC:BSPIM:state_0\/main_1  macrocell24   3137   4387  33769  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:state_0\/clock_0                            macrocell24         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_DAC:BSPIM:state_1\/q
Path End       : \SPI_DAC:BSPIM:ld_ident\/main_1
Capture Clock  : \SPI_DAC:BSPIM:ld_ident\/clock_0
Path slack     : 33769p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (SPI_DAC_IntClock:R#1 vs. SPI_DAC_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4387
-------------------------------------   ---- 
End-of-path arrival time (ps)           4387
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:state_1\/clock_0                            macrocell23         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SPI_DAC:BSPIM:state_1\/q        macrocell23   1250   1250  29520  RISE       1
\SPI_DAC:BSPIM:ld_ident\/main_1  macrocell27   3137   4387  33769  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:ld_ident\/clock_0                           macrocell27         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_DAC:BSPIM:state_1\/q
Path End       : \SPI_DAC:BSPIM:state_2\/main_1
Capture Clock  : \SPI_DAC:BSPIM:state_2\/clock_0
Path slack     : 33775p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (SPI_DAC_IntClock:R#1 vs. SPI_DAC_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4382
-------------------------------------   ---- 
End-of-path arrival time (ps)           4382
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:state_1\/clock_0                            macrocell23         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\SPI_DAC:BSPIM:state_1\/q       macrocell23   1250   1250  29520  RISE       1
\SPI_DAC:BSPIM:state_2\/main_1  macrocell22   3132   4382  33775  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:state_2\/clock_0                            macrocell22         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_DAC:BSPIM:state_1\/q
Path End       : \SPI_DAC:BSPIM:state_1\/main_1
Capture Clock  : \SPI_DAC:BSPIM:state_1\/clock_0
Path slack     : 33775p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (SPI_DAC_IntClock:R#1 vs. SPI_DAC_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4382
-------------------------------------   ---- 
End-of-path arrival time (ps)           4382
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:state_1\/clock_0                            macrocell23         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\SPI_DAC:BSPIM:state_1\/q       macrocell23   1250   1250  29520  RISE       1
\SPI_DAC:BSPIM:state_1\/main_1  macrocell23   3132   4382  33775  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:state_1\/clock_0                            macrocell23         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_DAC:BSPIM:state_1\/q
Path End       : Net_6025/main_1
Capture Clock  : Net_6025/clock_0
Path slack     : 33775p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (SPI_DAC_IntClock:R#1 vs. SPI_DAC_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4382
-------------------------------------   ---- 
End-of-path arrival time (ps)           4382
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:state_1\/clock_0                            macrocell23         0      0  RISE       1

Data path
pin name                   model name   delay     AT  slack  edge  Fanout
-------------------------  -----------  -----  -----  -----  ----  ------
\SPI_DAC:BSPIM:state_1\/q  macrocell23   1250   1250  29520  RISE       1
Net_6025/main_1            macrocell25   3132   4382  33775  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_6025/clock_0                                           macrocell25         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_DAC:BSPIM:state_0\/q
Path End       : \SPI_DAC:BSPIM:state_2\/main_2
Capture Clock  : \SPI_DAC:BSPIM:state_2\/clock_0
Path slack     : 33775p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (SPI_DAC_IntClock:R#1 vs. SPI_DAC_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4381
-------------------------------------   ---- 
End-of-path arrival time (ps)           4381
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:state_0\/clock_0                            macrocell24         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\SPI_DAC:BSPIM:state_0\/q       macrocell24   1250   1250  29316  RISE       1
\SPI_DAC:BSPIM:state_2\/main_2  macrocell22   3131   4381  33775  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:state_2\/clock_0                            macrocell22         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_DAC:BSPIM:state_0\/q
Path End       : \SPI_DAC:BSPIM:state_1\/main_2
Capture Clock  : \SPI_DAC:BSPIM:state_1\/clock_0
Path slack     : 33775p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (SPI_DAC_IntClock:R#1 vs. SPI_DAC_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4381
-------------------------------------   ---- 
End-of-path arrival time (ps)           4381
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:state_0\/clock_0                            macrocell24         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\SPI_DAC:BSPIM:state_0\/q       macrocell24   1250   1250  29316  RISE       1
\SPI_DAC:BSPIM:state_1\/main_2  macrocell23   3131   4381  33775  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:state_1\/clock_0                            macrocell23         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_DAC:BSPIM:state_0\/q
Path End       : Net_6025/main_2
Capture Clock  : Net_6025/clock_0
Path slack     : 33775p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (SPI_DAC_IntClock:R#1 vs. SPI_DAC_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4381
-------------------------------------   ---- 
End-of-path arrival time (ps)           4381
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:state_0\/clock_0                            macrocell24         0      0  RISE       1

Data path
pin name                   model name   delay     AT  slack  edge  Fanout
-------------------------  -----------  -----  -----  -----  ----  ------
\SPI_DAC:BSPIM:state_0\/q  macrocell24   1250   1250  29316  RISE       1
Net_6025/main_2            macrocell25   3131   4381  33775  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_6025/clock_0                                           macrocell25         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_DAC:BSPIM:ld_ident\/q
Path End       : \SPI_DAC:BSPIM:ld_ident\/main_8
Capture Clock  : \SPI_DAC:BSPIM:ld_ident\/clock_0
Path slack     : 33778p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (SPI_DAC_IntClock:R#1 vs. SPI_DAC_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4379
-------------------------------------   ---- 
End-of-path arrival time (ps)           4379
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:ld_ident\/clock_0                           macrocell27         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SPI_DAC:BSPIM:ld_ident\/q       macrocell27   1250   1250  31518  RISE       1
\SPI_DAC:BSPIM:ld_ident\/main_8  macrocell27   3129   4379  33778  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:ld_ident\/clock_0                           macrocell27         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_DAC:BSPIM:state_0\/q
Path End       : \SPI_DAC:BSPIM:state_0\/main_2
Capture Clock  : \SPI_DAC:BSPIM:state_0\/clock_0
Path slack     : 33782p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (SPI_DAC_IntClock:R#1 vs. SPI_DAC_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4374
-------------------------------------   ---- 
End-of-path arrival time (ps)           4374
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:state_0\/clock_0                            macrocell24         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\SPI_DAC:BSPIM:state_0\/q       macrocell24   1250   1250  29316  RISE       1
\SPI_DAC:BSPIM:state_0\/main_2  macrocell24   3124   4374  33782  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:state_0\/clock_0                            macrocell24         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_DAC:BSPIM:state_0\/q
Path End       : \SPI_DAC:BSPIM:ld_ident\/main_2
Capture Clock  : \SPI_DAC:BSPIM:ld_ident\/clock_0
Path slack     : 33782p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (SPI_DAC_IntClock:R#1 vs. SPI_DAC_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4374
-------------------------------------   ---- 
End-of-path arrival time (ps)           4374
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:state_0\/clock_0                            macrocell24         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SPI_DAC:BSPIM:state_0\/q        macrocell24   1250   1250  29316  RISE       1
\SPI_DAC:BSPIM:ld_ident\/main_2  macrocell27   3124   4374  33782  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:ld_ident\/clock_0                           macrocell27         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_DAC:BSPIM:state_2\/q
Path End       : \SPI_DAC:BSPIM:state_2\/main_0
Capture Clock  : \SPI_DAC:BSPIM:state_2\/clock_0
Path slack     : 33999p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (SPI_DAC_IntClock:R#1 vs. SPI_DAC_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4158
-------------------------------------   ---- 
End-of-path arrival time (ps)           4158
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:state_2\/clock_0                            macrocell22         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\SPI_DAC:BSPIM:state_2\/q       macrocell22   1250   1250  29670  RISE       1
\SPI_DAC:BSPIM:state_2\/main_0  macrocell22   2908   4158  33999  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:state_2\/clock_0                            macrocell22         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_DAC:BSPIM:state_2\/q
Path End       : \SPI_DAC:BSPIM:state_1\/main_0
Capture Clock  : \SPI_DAC:BSPIM:state_1\/clock_0
Path slack     : 33999p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (SPI_DAC_IntClock:R#1 vs. SPI_DAC_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4158
-------------------------------------   ---- 
End-of-path arrival time (ps)           4158
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:state_2\/clock_0                            macrocell22         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\SPI_DAC:BSPIM:state_2\/q       macrocell22   1250   1250  29670  RISE       1
\SPI_DAC:BSPIM:state_1\/main_0  macrocell23   2908   4158  33999  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:state_1\/clock_0                            macrocell23         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_DAC:BSPIM:state_2\/q
Path End       : Net_6025/main_0
Capture Clock  : Net_6025/clock_0
Path slack     : 33999p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (SPI_DAC_IntClock:R#1 vs. SPI_DAC_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4158
-------------------------------------   ---- 
End-of-path arrival time (ps)           4158
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:state_2\/clock_0                            macrocell22         0      0  RISE       1

Data path
pin name                   model name   delay     AT  slack  edge  Fanout
-------------------------  -----------  -----  -----  -----  ----  ------
\SPI_DAC:BSPIM:state_2\/q  macrocell22   1250   1250  29670  RISE       1
Net_6025/main_0            macrocell25   2908   4158  33999  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_6025/clock_0                                           macrocell25         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_DAC:BSPIM:state_2\/q
Path End       : \SPI_DAC:BSPIM:state_0\/main_0
Capture Clock  : \SPI_DAC:BSPIM:state_0\/clock_0
Path slack     : 34002p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (SPI_DAC_IntClock:R#1 vs. SPI_DAC_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4155
-------------------------------------   ---- 
End-of-path arrival time (ps)           4155
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:state_2\/clock_0                            macrocell22         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\SPI_DAC:BSPIM:state_2\/q       macrocell22   1250   1250  29670  RISE       1
\SPI_DAC:BSPIM:state_0\/main_0  macrocell24   2905   4155  34002  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:state_0\/clock_0                            macrocell24         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_DAC:BSPIM:state_2\/q
Path End       : \SPI_DAC:BSPIM:ld_ident\/main_0
Capture Clock  : \SPI_DAC:BSPIM:ld_ident\/clock_0
Path slack     : 34002p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (SPI_DAC_IntClock:R#1 vs. SPI_DAC_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4155
-------------------------------------   ---- 
End-of-path arrival time (ps)           4155
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:state_2\/clock_0                            macrocell22         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SPI_DAC:BSPIM:state_2\/q        macrocell22   1250   1250  29670  RISE       1
\SPI_DAC:BSPIM:ld_ident\/main_0  macrocell27   2905   4155  34002  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:ld_ident\/clock_0                           macrocell27         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_6027/q
Path End       : Net_6027/main_0
Capture Clock  : Net_6027/clock_0
Path slack     : 34599p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (SPI_DAC_IntClock:R#1 vs. SPI_DAC_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3558
-------------------------------------   ---- 
End-of-path arrival time (ps)           3558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_6027/clock_0                                           macrocell21         0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Net_6027/q       macrocell21   1250   1250  34599  RISE       1
Net_6027/main_0  macrocell21   2308   3558  34599  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_6027/clock_0                                           macrocell21         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_DAC:BSPIM:load_cond\/q
Path End       : \SPI_DAC:BSPIM:load_cond\/main_8
Capture Clock  : \SPI_DAC:BSPIM:load_cond\/clock_0
Path slack     : 34613p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (SPI_DAC_IntClock:R#1 vs. SPI_DAC_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3543
-------------------------------------   ---- 
End-of-path arrival time (ps)           3543
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:load_cond\/clock_0                          macrocell26         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\SPI_DAC:BSPIM:load_cond\/q       macrocell26   1250   1250  34613  RISE       1
\SPI_DAC:BSPIM:load_cond\/main_8  macrocell26   2293   3543  34613  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:load_cond\/clock_0                          macrocell26         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_6025/q
Path End       : Net_6025/main_3
Capture Clock  : Net_6025/clock_0
Path slack     : 34623p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (SPI_DAC_IntClock:R#1 vs. SPI_DAC_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3534
-------------------------------------   ---- 
End-of-path arrival time (ps)           3534
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_6025/clock_0                                           macrocell25         0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Net_6025/q       macrocell25   1250   1250  34623  RISE       1
Net_6025/main_3  macrocell25   2284   3534  34623  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_6025/clock_0                                           macrocell25         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_DAC:BSPIM:sR16:Dp:u0\/sol_msb
Path End       : \SPI_DAC:BSPIM:sR16:Dp:u1\/sir
Capture Clock  : \SPI_DAC:BSPIM:sR16:Dp:u1\/clock
Path slack     : 37927p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (SPI_DAC_IntClock:R#1 vs. SPI_DAC_IntClock:R#2)   41667
- Setup time                                                     -3020
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38647

Launch Clock Arrival Time                     0
+ Clock path delay                        0
+ Data path delay                       720
-------------------------------------   --- 
End-of-path arrival time (ps)           720
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:sR16:Dp:u0\/clock                           datapathcell1       0      0  RISE       1

Data path
pin name                            model name     delay     AT  slack  edge  Fanout
----------------------------------  -------------  -----  -----  -----  ----  ------
\SPI_DAC:BSPIM:sR16:Dp:u0\/sol_msb  datapathcell1    720    720  37927  RISE       1
\SPI_DAC:BSPIM:sR16:Dp:u1\/sir      datapathcell2      0    720  37927  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:sR16:Dp:u1\/clock                           datapathcell2       0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Bit_Div_8:period_counter_3\/q
Path End       : ADC_DIV_Q_8/main_0
Capture Clock  : ADC_DIV_Q_8/clock_0
Path slack     : 72352p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Bus_clock:R#1 vs. Bus_clock:R#2)   83333
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7471
-------------------------------------   ---- 
End-of-path arrival time (ps)           7471
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Bit_Div_8:period_counter_3\/clock_0                       macrocell136        0      0  RISE       1

Data path
pin name                        model name    delay     AT  slack  edge  Fanout
------------------------------  ------------  -----  -----  -----  ----  ------
\Bit_Div_8:period_counter_3\/q  macrocell136   1250   1250  72352  RISE       1
ADC_DIV_Q_8/main_0              macrocell107   6221   7471  72352  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
ADC_DIV_Q_8/clock_0                                        macrocell107        0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_1_OUT_MSB:Sync:ctrl_reg\/control_0
Path End       : \Bit_Div_8:period_counter_3\/clk_en
Capture Clock  : \Bit_Div_8:period_counter_3\/clock_0
Path slack     : 73193p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Bus_clock:R#1 vs. Bus_clock:R#2)   83333
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     81233

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8040
-------------------------------------   ---- 
End-of-path arrival time (ps)           8040
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_1_OUT_MSB:Sync:ctrl_reg\/clock                        controlcell4        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\ADC_1_OUT_MSB:Sync:ctrl_reg\/control_0  controlcell4   1210   1210  73193  RISE       1
\Bit_Div_8:period_counter_3\/clk_en      macrocell136   6830   8040  73193  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Bit_Div_8:period_counter_3\/clock_0                       macrocell136        0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_1_OUT_MSB:Sync:ctrl_reg\/control_0
Path End       : \Bit_Div_8:period_counter_2\/clk_en
Capture Clock  : \Bit_Div_8:period_counter_2\/clock_0
Path slack     : 73193p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Bus_clock:R#1 vs. Bus_clock:R#2)   83333
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     81233

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8040
-------------------------------------   ---- 
End-of-path arrival time (ps)           8040
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_1_OUT_MSB:Sync:ctrl_reg\/clock                        controlcell4        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\ADC_1_OUT_MSB:Sync:ctrl_reg\/control_0  controlcell4   1210   1210  73193  RISE       1
\Bit_Div_8:period_counter_2\/clk_en      macrocell137   6830   8040  73193  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Bit_Div_8:period_counter_2\/clock_0                       macrocell137        0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_1_OUT_MSB:Sync:ctrl_reg\/control_0
Path End       : \Bit_Div_8:period_counter_1\/clk_en
Capture Clock  : \Bit_Div_8:period_counter_1\/clock_0
Path slack     : 73193p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Bus_clock:R#1 vs. Bus_clock:R#2)   83333
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     81233

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8040
-------------------------------------   ---- 
End-of-path arrival time (ps)           8040
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_1_OUT_MSB:Sync:ctrl_reg\/clock                        controlcell4        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\ADC_1_OUT_MSB:Sync:ctrl_reg\/control_0  controlcell4   1210   1210  73193  RISE       1
\Bit_Div_8:period_counter_1\/clk_en      macrocell138   6830   8040  73193  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Bit_Div_8:period_counter_1\/clock_0                       macrocell138        0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_1_OUT_MSB:Sync:ctrl_reg\/control_0
Path End       : \Bit_Div_8:period_counter_0\/clk_en
Capture Clock  : \Bit_Div_8:period_counter_0\/clock_0
Path slack     : 73193p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Bus_clock:R#1 vs. Bus_clock:R#2)   83333
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     81233

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8040
-------------------------------------   ---- 
End-of-path arrival time (ps)           8040
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_1_OUT_MSB:Sync:ctrl_reg\/clock                        controlcell4        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\ADC_1_OUT_MSB:Sync:ctrl_reg\/control_0  controlcell4   1210   1210  73193  RISE       1
\Bit_Div_8:period_counter_0\/clk_en      macrocell139   6830   8040  73193  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Bit_Div_8:period_counter_0\/clock_0                       macrocell139        0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_1_OUT_LSB:Sync:ctrl_reg\/control_5
Path End       : \Bit_Div_5:period_counter_3\/clk_en
Capture Clock  : \Bit_Div_5:period_counter_3\/clock_0
Path slack     : 73247p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Bus_clock:R#1 vs. Bus_clock:R#2)   83333
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     81233

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7986
-------------------------------------   ---- 
End-of-path arrival time (ps)           7986
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_1_OUT_LSB:Sync:ctrl_reg\/clock                        controlcell5        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\ADC_1_OUT_LSB:Sync:ctrl_reg\/control_5  controlcell5   1210   1210  73247  RISE       1
\Bit_Div_5:period_counter_3\/clk_en      macrocell116   6776   7986  73247  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Bit_Div_5:period_counter_3\/clock_0                       macrocell116        0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_1_OUT_LSB:Sync:ctrl_reg\/control_5
Path End       : \Bit_Div_5:period_counter_2\/clk_en
Capture Clock  : \Bit_Div_5:period_counter_2\/clock_0
Path slack     : 73247p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Bus_clock:R#1 vs. Bus_clock:R#2)   83333
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     81233

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7986
-------------------------------------   ---- 
End-of-path arrival time (ps)           7986
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_1_OUT_LSB:Sync:ctrl_reg\/clock                        controlcell5        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\ADC_1_OUT_LSB:Sync:ctrl_reg\/control_5  controlcell5   1210   1210  73247  RISE       1
\Bit_Div_5:period_counter_2\/clk_en      macrocell117   6776   7986  73247  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Bit_Div_5:period_counter_2\/clock_0                       macrocell117        0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_1_OUT_LSB:Sync:ctrl_reg\/control_5
Path End       : \Bit_Div_5:period_counter_1\/clk_en
Capture Clock  : \Bit_Div_5:period_counter_1\/clock_0
Path slack     : 73247p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Bus_clock:R#1 vs. Bus_clock:R#2)   83333
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     81233

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7986
-------------------------------------   ---- 
End-of-path arrival time (ps)           7986
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_1_OUT_LSB:Sync:ctrl_reg\/clock                        controlcell5        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\ADC_1_OUT_LSB:Sync:ctrl_reg\/control_5  controlcell5   1210   1210  73247  RISE       1
\Bit_Div_5:period_counter_1\/clk_en      macrocell118   6776   7986  73247  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Bit_Div_5:period_counter_1\/clock_0                       macrocell118        0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_1_OUT_LSB:Sync:ctrl_reg\/control_5
Path End       : \Bit_Div_5:period_counter_0\/clk_en
Capture Clock  : \Bit_Div_5:period_counter_0\/clock_0
Path slack     : 73247p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Bus_clock:R#1 vs. Bus_clock:R#2)   83333
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     81233

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7986
-------------------------------------   ---- 
End-of-path arrival time (ps)           7986
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_1_OUT_LSB:Sync:ctrl_reg\/clock                        controlcell5        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\ADC_1_OUT_LSB:Sync:ctrl_reg\/control_5  controlcell5   1210   1210  73247  RISE       1
\Bit_Div_5:period_counter_0\/clk_en      macrocell119   6776   7986  73247  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Bit_Div_5:period_counter_0\/clock_0                       macrocell119        0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_1_OUT_LSB:Sync:ctrl_reg\/control_4
Path End       : \Bit_Div_4:period_counter_3\/clk_en
Capture Clock  : \Bit_Div_4:period_counter_3\/clock_0
Path slack     : 74751p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Bus_clock:R#1 vs. Bus_clock:R#2)   83333
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     81233

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6482
-------------------------------------   ---- 
End-of-path arrival time (ps)           6482
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_1_OUT_LSB:Sync:ctrl_reg\/clock                        controlcell5        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\ADC_1_OUT_LSB:Sync:ctrl_reg\/control_4  controlcell5   1210   1210  74751  RISE       1
\Bit_Div_4:period_counter_3\/clk_en      macrocell112   5272   6482  74751  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Bit_Div_4:period_counter_3\/clock_0                       macrocell112        0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_1_OUT_LSB:Sync:ctrl_reg\/control_4
Path End       : \Bit_Div_4:period_counter_2\/clk_en
Capture Clock  : \Bit_Div_4:period_counter_2\/clock_0
Path slack     : 74751p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Bus_clock:R#1 vs. Bus_clock:R#2)   83333
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     81233

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6482
-------------------------------------   ---- 
End-of-path arrival time (ps)           6482
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_1_OUT_LSB:Sync:ctrl_reg\/clock                        controlcell5        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\ADC_1_OUT_LSB:Sync:ctrl_reg\/control_4  controlcell5   1210   1210  74751  RISE       1
\Bit_Div_4:period_counter_2\/clk_en      macrocell113   5272   6482  74751  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Bit_Div_4:period_counter_2\/clock_0                       macrocell113        0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_1_OUT_LSB:Sync:ctrl_reg\/control_4
Path End       : \Bit_Div_4:period_counter_1\/clk_en
Capture Clock  : \Bit_Div_4:period_counter_1\/clock_0
Path slack     : 74751p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Bus_clock:R#1 vs. Bus_clock:R#2)   83333
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     81233

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6482
-------------------------------------   ---- 
End-of-path arrival time (ps)           6482
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_1_OUT_LSB:Sync:ctrl_reg\/clock                        controlcell5        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\ADC_1_OUT_LSB:Sync:ctrl_reg\/control_4  controlcell5   1210   1210  74751  RISE       1
\Bit_Div_4:period_counter_1\/clk_en      macrocell114   5272   6482  74751  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Bit_Div_4:period_counter_1\/clock_0                       macrocell114        0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_1_OUT_LSB:Sync:ctrl_reg\/control_4
Path End       : \Bit_Div_4:period_counter_0\/clk_en
Capture Clock  : \Bit_Div_4:period_counter_0\/clock_0
Path slack     : 74751p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Bus_clock:R#1 vs. Bus_clock:R#2)   83333
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     81233

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6482
-------------------------------------   ---- 
End-of-path arrival time (ps)           6482
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_1_OUT_LSB:Sync:ctrl_reg\/clock                        controlcell5        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\ADC_1_OUT_LSB:Sync:ctrl_reg\/control_4  controlcell5   1210   1210  74751  RISE       1
\Bit_Div_4:period_counter_0\/clk_en      macrocell115   5272   6482  74751  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Bit_Div_4:period_counter_0\/clock_0                       macrocell115        0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Bit_Div_10:period_counter_3\/q
Path End       : ADC_DIV_Q_10/main_0
Capture Clock  : ADC_DIV_Q_10/clock_0
Path slack     : 74974p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Bus_clock:R#1 vs. Bus_clock:R#2)   83333
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4850
-------------------------------------   ---- 
End-of-path arrival time (ps)           4850
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Bit_Div_10:period_counter_3\/clock_0                      macrocell120        0      0  RISE       1

Data path
pin name                         model name    delay     AT  slack  edge  Fanout
-------------------------------  ------------  -----  -----  -----  ----  ------
\Bit_Div_10:period_counter_3\/q  macrocell120   1250   1250  74974  RISE       1
ADC_DIV_Q_10/main_0              macrocell105   3600   4850  74974  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
ADC_DIV_Q_10/clock_0                                       macrocell105        0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_1_OUT_LSB:Sync:ctrl_reg\/control_1
Path End       : ADC_DIV_Q_1/clk_en
Capture Clock  : ADC_DIV_Q_1/clock_0
Path slack     : 75495p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Bus_clock:R#1 vs. Bus_clock:R#2)   83333
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     81233

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5738
-------------------------------------   ---- 
End-of-path arrival time (ps)           5738
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_1_OUT_LSB:Sync:ctrl_reg\/clock                        controlcell5        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\ADC_1_OUT_LSB:Sync:ctrl_reg\/control_1  controlcell5   1210   1210  75495  RISE       1
ADC_DIV_Q_1/clk_en                       macrocell146   4528   5738  75495  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
ADC_DIV_Q_1/clock_0                                        macrocell146        0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Bit_Div_5:period_counter_3\/q
Path End       : ADC_DIV_Q_5/main_0
Capture Clock  : ADC_DIV_Q_5/clock_0
Path slack     : 75698p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Bus_clock:R#1 vs. Bus_clock:R#2)   83333
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4125
-------------------------------------   ---- 
End-of-path arrival time (ps)           4125
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Bit_Div_5:period_counter_3\/clock_0                       macrocell116        0      0  RISE       1

Data path
pin name                        model name    delay     AT  slack  edge  Fanout
------------------------------  ------------  -----  -----  -----  ----  ------
\Bit_Div_5:period_counter_3\/q  macrocell116   1250   1250  75698  RISE       1
ADC_DIV_Q_5/main_0              macrocell109   2875   4125  75698  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
ADC_DIV_Q_5/clock_0                                        macrocell109        0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_1_OUT_LSB:Sync:ctrl_reg\/control_6
Path End       : \Bit_Div_6:period_counter_3\/clk_en
Capture Clock  : \Bit_Div_6:period_counter_3\/clock_0
Path slack     : 75734p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Bus_clock:R#1 vs. Bus_clock:R#2)   83333
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     81233

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5499
-------------------------------------   ---- 
End-of-path arrival time (ps)           5499
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_1_OUT_LSB:Sync:ctrl_reg\/clock                        controlcell5        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\ADC_1_OUT_LSB:Sync:ctrl_reg\/control_6  controlcell5   1210   1210  75734  RISE       1
\Bit_Div_6:period_counter_3\/clk_en      macrocell128   4289   5499  75734  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Bit_Div_6:period_counter_3\/clock_0                       macrocell128        0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_1_OUT_LSB:Sync:ctrl_reg\/control_6
Path End       : \Bit_Div_6:period_counter_2\/clk_en
Capture Clock  : \Bit_Div_6:period_counter_2\/clock_0
Path slack     : 75734p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Bus_clock:R#1 vs. Bus_clock:R#2)   83333
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     81233

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5499
-------------------------------------   ---- 
End-of-path arrival time (ps)           5499
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_1_OUT_LSB:Sync:ctrl_reg\/clock                        controlcell5        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\ADC_1_OUT_LSB:Sync:ctrl_reg\/control_6  controlcell5   1210   1210  75734  RISE       1
\Bit_Div_6:period_counter_2\/clk_en      macrocell129   4289   5499  75734  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Bit_Div_6:period_counter_2\/clock_0                       macrocell129        0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_1_OUT_LSB:Sync:ctrl_reg\/control_6
Path End       : \Bit_Div_6:period_counter_1\/clk_en
Capture Clock  : \Bit_Div_6:period_counter_1\/clock_0
Path slack     : 75734p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Bus_clock:R#1 vs. Bus_clock:R#2)   83333
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     81233

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5499
-------------------------------------   ---- 
End-of-path arrival time (ps)           5499
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_1_OUT_LSB:Sync:ctrl_reg\/clock                        controlcell5        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\ADC_1_OUT_LSB:Sync:ctrl_reg\/control_6  controlcell5   1210   1210  75734  RISE       1
\Bit_Div_6:period_counter_1\/clk_en      macrocell130   4289   5499  75734  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Bit_Div_6:period_counter_1\/clock_0                       macrocell130        0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_1_OUT_LSB:Sync:ctrl_reg\/control_6
Path End       : \Bit_Div_6:period_counter_0\/clk_en
Capture Clock  : \Bit_Div_6:period_counter_0\/clock_0
Path slack     : 75734p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Bus_clock:R#1 vs. Bus_clock:R#2)   83333
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     81233

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5499
-------------------------------------   ---- 
End-of-path arrival time (ps)           5499
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_1_OUT_LSB:Sync:ctrl_reg\/clock                        controlcell5        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\ADC_1_OUT_LSB:Sync:ctrl_reg\/control_6  controlcell5   1210   1210  75734  RISE       1
\Bit_Div_6:period_counter_0\/clk_en      macrocell131   4289   5499  75734  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Bit_Div_6:period_counter_0\/clock_0                       macrocell131        0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_1_OUT_LSB:Sync:ctrl_reg\/control_7
Path End       : \Bit_Div_7:period_counter_3\/clk_en
Capture Clock  : \Bit_Div_7:period_counter_3\/clock_0
Path slack     : 75749p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Bus_clock:R#1 vs. Bus_clock:R#2)   83333
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     81233

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5484
-------------------------------------   ---- 
End-of-path arrival time (ps)           5484
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_1_OUT_LSB:Sync:ctrl_reg\/clock                        controlcell5        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\ADC_1_OUT_LSB:Sync:ctrl_reg\/control_7  controlcell5   1210   1210  75749  RISE       1
\Bit_Div_7:period_counter_3\/clk_en      macrocell132   4274   5484  75749  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Bit_Div_7:period_counter_3\/clock_0                       macrocell132        0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_1_OUT_LSB:Sync:ctrl_reg\/control_7
Path End       : \Bit_Div_7:period_counter_2\/clk_en
Capture Clock  : \Bit_Div_7:period_counter_2\/clock_0
Path slack     : 75749p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Bus_clock:R#1 vs. Bus_clock:R#2)   83333
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     81233

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5484
-------------------------------------   ---- 
End-of-path arrival time (ps)           5484
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_1_OUT_LSB:Sync:ctrl_reg\/clock                        controlcell5        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\ADC_1_OUT_LSB:Sync:ctrl_reg\/control_7  controlcell5   1210   1210  75749  RISE       1
\Bit_Div_7:period_counter_2\/clk_en      macrocell133   4274   5484  75749  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Bit_Div_7:period_counter_2\/clock_0                       macrocell133        0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_1_OUT_LSB:Sync:ctrl_reg\/control_7
Path End       : \Bit_Div_7:period_counter_1\/clk_en
Capture Clock  : \Bit_Div_7:period_counter_1\/clock_0
Path slack     : 75749p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Bus_clock:R#1 vs. Bus_clock:R#2)   83333
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     81233

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5484
-------------------------------------   ---- 
End-of-path arrival time (ps)           5484
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_1_OUT_LSB:Sync:ctrl_reg\/clock                        controlcell5        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\ADC_1_OUT_LSB:Sync:ctrl_reg\/control_7  controlcell5   1210   1210  75749  RISE       1
\Bit_Div_7:period_counter_1\/clk_en      macrocell134   4274   5484  75749  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Bit_Div_7:period_counter_1\/clock_0                       macrocell134        0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_1_OUT_LSB:Sync:ctrl_reg\/control_7
Path End       : \Bit_Div_7:period_counter_0\/clk_en
Capture Clock  : \Bit_Div_7:period_counter_0\/clock_0
Path slack     : 75749p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Bus_clock:R#1 vs. Bus_clock:R#2)   83333
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     81233

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5484
-------------------------------------   ---- 
End-of-path arrival time (ps)           5484
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_1_OUT_LSB:Sync:ctrl_reg\/clock                        controlcell5        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\ADC_1_OUT_LSB:Sync:ctrl_reg\/control_7  controlcell5   1210   1210  75749  RISE       1
\Bit_Div_7:period_counter_0\/clk_en      macrocell135   4274   5484  75749  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Bit_Div_7:period_counter_0\/clock_0                       macrocell135        0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Bit_Div_5:period_counter_0\/q
Path End       : \Bit_Div_5:period_counter_3\/main_2
Capture Clock  : \Bit_Div_5:period_counter_3\/clock_0
Path slack     : 75783p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Bus_clock:R#1 vs. Bus_clock:R#2)   83333
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4040
-------------------------------------   ---- 
End-of-path arrival time (ps)           4040
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Bit_Div_5:period_counter_0\/clock_0                       macrocell119        0      0  RISE       1

Data path
pin name                             model name    delay     AT  slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -----  ----  ------
\Bit_Div_5:period_counter_0\/q       macrocell119   1250   1250  75783  RISE       1
\Bit_Div_5:period_counter_3\/main_2  macrocell116   2790   4040  75783  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Bit_Div_5:period_counter_3\/clock_0                       macrocell116        0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Bit_Div_5:period_counter_0\/q
Path End       : \Bit_Div_5:period_counter_2\/main_1
Capture Clock  : \Bit_Div_5:period_counter_2\/clock_0
Path slack     : 75786p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Bus_clock:R#1 vs. Bus_clock:R#2)   83333
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4037
-------------------------------------   ---- 
End-of-path arrival time (ps)           4037
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Bit_Div_5:period_counter_0\/clock_0                       macrocell119        0      0  RISE       1

Data path
pin name                             model name    delay     AT  slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -----  ----  ------
\Bit_Div_5:period_counter_0\/q       macrocell119   1250   1250  75783  RISE       1
\Bit_Div_5:period_counter_2\/main_1  macrocell117   2787   4037  75786  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Bit_Div_5:period_counter_2\/clock_0                       macrocell117        0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Bit_Div_5:period_counter_0\/q
Path End       : \Bit_Div_5:period_counter_1\/main_0
Capture Clock  : \Bit_Div_5:period_counter_1\/clock_0
Path slack     : 75786p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Bus_clock:R#1 vs. Bus_clock:R#2)   83333
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4037
-------------------------------------   ---- 
End-of-path arrival time (ps)           4037
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Bit_Div_5:period_counter_0\/clock_0                       macrocell119        0      0  RISE       1

Data path
pin name                             model name    delay     AT  slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -----  ----  ------
\Bit_Div_5:period_counter_0\/q       macrocell119   1250   1250  75783  RISE       1
\Bit_Div_5:period_counter_1\/main_0  macrocell118   2787   4037  75786  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Bit_Div_5:period_counter_1\/clock_0                       macrocell118        0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Bit_Div_10:period_counter_0\/q
Path End       : \Bit_Div_10:period_counter_2\/main_1
Capture Clock  : \Bit_Div_10:period_counter_2\/clock_0
Path slack     : 75887p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Bus_clock:R#1 vs. Bus_clock:R#2)   83333
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3936
-------------------------------------   ---- 
End-of-path arrival time (ps)           3936
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Bit_Div_10:period_counter_0\/clock_0                      macrocell123        0      0  RISE       1

Data path
pin name                              model name    delay     AT  slack  edge  Fanout
------------------------------------  ------------  -----  -----  -----  ----  ------
\Bit_Div_10:period_counter_0\/q       macrocell123   1250   1250  75887  RISE       1
\Bit_Div_10:period_counter_2\/main_1  macrocell121   2686   3936  75887  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Bit_Div_10:period_counter_2\/clock_0                      macrocell121        0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Bit_Div_10:period_counter_0\/q
Path End       : \Bit_Div_10:period_counter_1\/main_0
Capture Clock  : \Bit_Div_10:period_counter_1\/clock_0
Path slack     : 75887p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Bus_clock:R#1 vs. Bus_clock:R#2)   83333
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3936
-------------------------------------   ---- 
End-of-path arrival time (ps)           3936
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Bit_Div_10:period_counter_0\/clock_0                      macrocell123        0      0  RISE       1

Data path
pin name                              model name    delay     AT  slack  edge  Fanout
------------------------------------  ------------  -----  -----  -----  ----  ------
\Bit_Div_10:period_counter_0\/q       macrocell123   1250   1250  75887  RISE       1
\Bit_Div_10:period_counter_1\/main_0  macrocell122   2686   3936  75887  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Bit_Div_10:period_counter_1\/clock_0                      macrocell122        0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Bit_Div_10:period_counter_0\/q
Path End       : \Bit_Div_10:period_counter_3\/main_2
Capture Clock  : \Bit_Div_10:period_counter_3\/clock_0
Path slack     : 75898p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Bus_clock:R#1 vs. Bus_clock:R#2)   83333
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3925
-------------------------------------   ---- 
End-of-path arrival time (ps)           3925
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Bit_Div_10:period_counter_0\/clock_0                      macrocell123        0      0  RISE       1

Data path
pin name                              model name    delay     AT  slack  edge  Fanout
------------------------------------  ------------  -----  -----  -----  ----  ------
\Bit_Div_10:period_counter_0\/q       macrocell123   1250   1250  75887  RISE       1
\Bit_Div_10:period_counter_3\/main_2  macrocell120   2675   3925  75898  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Bit_Div_10:period_counter_3\/clock_0                      macrocell120        0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Bit_Div_5:period_counter_1\/q
Path End       : \Bit_Div_5:period_counter_3\/main_1
Capture Clock  : \Bit_Div_5:period_counter_3\/clock_0
Path slack     : 75982p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Bus_clock:R#1 vs. Bus_clock:R#2)   83333
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3842
-------------------------------------   ---- 
End-of-path arrival time (ps)           3842
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Bit_Div_5:period_counter_1\/clock_0                       macrocell118        0      0  RISE       1

Data path
pin name                             model name    delay     AT  slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -----  ----  ------
\Bit_Div_5:period_counter_1\/q       macrocell118   1250   1250  75982  RISE       1
\Bit_Div_5:period_counter_3\/main_1  macrocell116   2592   3842  75982  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Bit_Div_5:period_counter_3\/clock_0                       macrocell116        0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Bit_Div_5:period_counter_1\/q
Path End       : \Bit_Div_5:period_counter_2\/main_0
Capture Clock  : \Bit_Div_5:period_counter_2\/clock_0
Path slack     : 75983p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Bus_clock:R#1 vs. Bus_clock:R#2)   83333
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3840
-------------------------------------   ---- 
End-of-path arrival time (ps)           3840
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Bit_Div_5:period_counter_1\/clock_0                       macrocell118        0      0  RISE       1

Data path
pin name                             model name    delay     AT  slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -----  ----  ------
\Bit_Div_5:period_counter_1\/q       macrocell118   1250   1250  75982  RISE       1
\Bit_Div_5:period_counter_2\/main_0  macrocell117   2590   3840  75983  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Bit_Div_5:period_counter_2\/clock_0                       macrocell117        0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Bit_Div_6:period_counter_0\/q
Path End       : \Bit_Div_6:period_counter_2\/main_1
Capture Clock  : \Bit_Div_6:period_counter_2\/clock_0
Path slack     : 76042p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Bus_clock:R#1 vs. Bus_clock:R#2)   83333
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3781
-------------------------------------   ---- 
End-of-path arrival time (ps)           3781
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Bit_Div_6:period_counter_0\/clock_0                       macrocell131        0      0  RISE       1

Data path
pin name                             model name    delay     AT  slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -----  ----  ------
\Bit_Div_6:period_counter_0\/q       macrocell131   1250   1250  76042  RISE       1
\Bit_Div_6:period_counter_2\/main_1  macrocell129   2531   3781  76042  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Bit_Div_6:period_counter_2\/clock_0                       macrocell129        0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Bit_Div_6:period_counter_0\/q
Path End       : \Bit_Div_6:period_counter_1\/main_0
Capture Clock  : \Bit_Div_6:period_counter_1\/clock_0
Path slack     : 76042p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Bus_clock:R#1 vs. Bus_clock:R#2)   83333
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3781
-------------------------------------   ---- 
End-of-path arrival time (ps)           3781
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Bit_Div_6:period_counter_0\/clock_0                       macrocell131        0      0  RISE       1

Data path
pin name                             model name    delay     AT  slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -----  ----  ------
\Bit_Div_6:period_counter_0\/q       macrocell131   1250   1250  76042  RISE       1
\Bit_Div_6:period_counter_1\/main_0  macrocell130   2531   3781  76042  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Bit_Div_6:period_counter_1\/clock_0                       macrocell130        0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Bit_Div_6:period_counter_0\/q
Path End       : \Bit_Div_6:period_counter_3\/main_2
Capture Clock  : \Bit_Div_6:period_counter_3\/clock_0
Path slack     : 76045p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Bus_clock:R#1 vs. Bus_clock:R#2)   83333
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3778
-------------------------------------   ---- 
End-of-path arrival time (ps)           3778
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Bit_Div_6:period_counter_0\/clock_0                       macrocell131        0      0  RISE       1

Data path
pin name                             model name    delay     AT  slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -----  ----  ------
\Bit_Div_6:period_counter_0\/q       macrocell131   1250   1250  76042  RISE       1
\Bit_Div_6:period_counter_3\/main_2  macrocell128   2528   3778  76045  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Bit_Div_6:period_counter_3\/clock_0                       macrocell128        0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Bit_Div_10:period_counter_1\/q
Path End       : \Bit_Div_10:period_counter_2\/main_0
Capture Clock  : \Bit_Div_10:period_counter_2\/clock_0
Path slack     : 76050p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Bus_clock:R#1 vs. Bus_clock:R#2)   83333
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3774
-------------------------------------   ---- 
End-of-path arrival time (ps)           3774
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Bit_Div_10:period_counter_1\/clock_0                      macrocell122        0      0  RISE       1

Data path
pin name                              model name    delay     AT  slack  edge  Fanout
------------------------------------  ------------  -----  -----  -----  ----  ------
\Bit_Div_10:period_counter_1\/q       macrocell122   1250   1250  76050  RISE       1
\Bit_Div_10:period_counter_2\/main_0  macrocell121   2524   3774  76050  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Bit_Div_10:period_counter_2\/clock_0                      macrocell121        0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Bit_Div_10:period_counter_1\/q
Path End       : \Bit_Div_10:period_counter_3\/main_1
Capture Clock  : \Bit_Div_10:period_counter_3\/clock_0
Path slack     : 76053p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Bus_clock:R#1 vs. Bus_clock:R#2)   83333
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3770
-------------------------------------   ---- 
End-of-path arrival time (ps)           3770
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Bit_Div_10:period_counter_1\/clock_0                      macrocell122        0      0  RISE       1

Data path
pin name                              model name    delay     AT  slack  edge  Fanout
------------------------------------  ------------  -----  -----  -----  ----  ------
\Bit_Div_10:period_counter_1\/q       macrocell122   1250   1250  76050  RISE       1
\Bit_Div_10:period_counter_3\/main_1  macrocell120   2520   3770  76053  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Bit_Div_10:period_counter_3\/clock_0                      macrocell120        0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Bit_Div_6:period_counter_1\/q
Path End       : \Bit_Div_6:period_counter_2\/main_0
Capture Clock  : \Bit_Div_6:period_counter_2\/clock_0
Path slack     : 76053p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Bus_clock:R#1 vs. Bus_clock:R#2)   83333
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3770
-------------------------------------   ---- 
End-of-path arrival time (ps)           3770
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Bit_Div_6:period_counter_1\/clock_0                       macrocell130        0      0  RISE       1

Data path
pin name                             model name    delay     AT  slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -----  ----  ------
\Bit_Div_6:period_counter_1\/q       macrocell130   1250   1250  76053  RISE       1
\Bit_Div_6:period_counter_2\/main_0  macrocell129   2520   3770  76053  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Bit_Div_6:period_counter_2\/clock_0                       macrocell129        0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Bit_Div_6:period_counter_1\/q
Path End       : \Bit_Div_6:period_counter_3\/main_1
Capture Clock  : \Bit_Div_6:period_counter_3\/clock_0
Path slack     : 76055p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Bus_clock:R#1 vs. Bus_clock:R#2)   83333
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3768
-------------------------------------   ---- 
End-of-path arrival time (ps)           3768
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Bit_Div_6:period_counter_1\/clock_0                       macrocell130        0      0  RISE       1

Data path
pin name                             model name    delay     AT  slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -----  ----  ------
\Bit_Div_6:period_counter_1\/q       macrocell130   1250   1250  76053  RISE       1
\Bit_Div_6:period_counter_3\/main_1  macrocell128   2518   3768  76055  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Bit_Div_6:period_counter_3\/clock_0                       macrocell128        0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_1_OUT_MSB:Sync:ctrl_reg\/control_3
Path End       : \Bit_Div_11:period_counter_3\/clk_en
Capture Clock  : \Bit_Div_11:period_counter_3\/clock_0
Path slack     : 76202p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Bus_clock:R#1 vs. Bus_clock:R#2)   83333
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     81233

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5032
-------------------------------------   ---- 
End-of-path arrival time (ps)           5032
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_1_OUT_MSB:Sync:ctrl_reg\/clock                        controlcell4        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\ADC_1_OUT_MSB:Sync:ctrl_reg\/control_3  controlcell4   1210   1210  76202  RISE       1
\Bit_Div_11:period_counter_3\/clk_en     macrocell124   3822   5032  76202  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Bit_Div_11:period_counter_3\/clock_0                      macrocell124        0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_1_OUT_MSB:Sync:ctrl_reg\/control_3
Path End       : \Bit_Div_11:period_counter_2\/clk_en
Capture Clock  : \Bit_Div_11:period_counter_2\/clock_0
Path slack     : 76202p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Bus_clock:R#1 vs. Bus_clock:R#2)   83333
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     81233

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5032
-------------------------------------   ---- 
End-of-path arrival time (ps)           5032
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_1_OUT_MSB:Sync:ctrl_reg\/clock                        controlcell4        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\ADC_1_OUT_MSB:Sync:ctrl_reg\/control_3  controlcell4   1210   1210  76202  RISE       1
\Bit_Div_11:period_counter_2\/clk_en     macrocell125   3822   5032  76202  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Bit_Div_11:period_counter_2\/clock_0                      macrocell125        0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_1_OUT_MSB:Sync:ctrl_reg\/control_3
Path End       : \Bit_Div_11:period_counter_1\/clk_en
Capture Clock  : \Bit_Div_11:period_counter_1\/clock_0
Path slack     : 76202p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Bus_clock:R#1 vs. Bus_clock:R#2)   83333
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     81233

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5032
-------------------------------------   ---- 
End-of-path arrival time (ps)           5032
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_1_OUT_MSB:Sync:ctrl_reg\/clock                        controlcell4        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\ADC_1_OUT_MSB:Sync:ctrl_reg\/control_3  controlcell4   1210   1210  76202  RISE       1
\Bit_Div_11:period_counter_1\/clk_en     macrocell126   3822   5032  76202  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Bit_Div_11:period_counter_1\/clock_0                      macrocell126        0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_1_OUT_MSB:Sync:ctrl_reg\/control_3
Path End       : \Bit_Div_11:period_counter_0\/clk_en
Capture Clock  : \Bit_Div_11:period_counter_0\/clock_0
Path slack     : 76202p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Bus_clock:R#1 vs. Bus_clock:R#2)   83333
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     81233

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5032
-------------------------------------   ---- 
End-of-path arrival time (ps)           5032
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_1_OUT_MSB:Sync:ctrl_reg\/clock                        controlcell4        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\ADC_1_OUT_MSB:Sync:ctrl_reg\/control_3  controlcell4   1210   1210  76202  RISE       1
\Bit_Div_11:period_counter_0\/clk_en     macrocell127   3822   5032  76202  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Bit_Div_11:period_counter_0\/clock_0                      macrocell127        0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_1_OUT_LSB:Sync:ctrl_reg\/control_3
Path End       : ADC_DIV_Q_3/clk_en
Capture Clock  : ADC_DIV_Q_3/clock_0
Path slack     : 76255p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Bus_clock:R#1 vs. Bus_clock:R#2)   83333
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     81233

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4978
-------------------------------------   ---- 
End-of-path arrival time (ps)           4978
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_1_OUT_LSB:Sync:ctrl_reg\/clock                        controlcell5        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\ADC_1_OUT_LSB:Sync:ctrl_reg\/control_3  controlcell5   1210   1210  76255  RISE       1
ADC_DIV_Q_3/clk_en                       macrocell144   3768   4978  76255  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
ADC_DIV_Q_3/clock_0                                        macrocell144        0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Bit_Div_4:period_counter_2\/q
Path End       : \Bit_Div_4:period_counter_3\/main_0
Capture Clock  : \Bit_Div_4:period_counter_3\/clock_0
Path slack     : 76260p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Bus_clock:R#1 vs. Bus_clock:R#2)   83333
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3563
-------------------------------------   ---- 
End-of-path arrival time (ps)           3563
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Bit_Div_4:period_counter_2\/clock_0                       macrocell113        0      0  RISE       1

Data path
pin name                             model name    delay     AT  slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -----  ----  ------
\Bit_Div_4:period_counter_2\/q       macrocell113   1250   1250  76260  RISE       1
\Bit_Div_4:period_counter_3\/main_0  macrocell112   2313   3563  76260  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Bit_Div_4:period_counter_3\/clock_0                       macrocell112        0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Bit_Div_11:period_counter_1\/q
Path End       : \Bit_Div_11:period_counter_3\/main_1
Capture Clock  : \Bit_Div_11:period_counter_3\/clock_0
Path slack     : 76267p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Bus_clock:R#1 vs. Bus_clock:R#2)   83333
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3557
-------------------------------------   ---- 
End-of-path arrival time (ps)           3557
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Bit_Div_11:period_counter_1\/clock_0                      macrocell126        0      0  RISE       1

Data path
pin name                              model name    delay     AT  slack  edge  Fanout
------------------------------------  ------------  -----  -----  -----  ----  ------
\Bit_Div_11:period_counter_1\/q       macrocell126   1250   1250  76267  RISE       1
\Bit_Div_11:period_counter_3\/main_1  macrocell124   2307   3557  76267  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Bit_Div_11:period_counter_3\/clock_0                      macrocell124        0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Bit_Div_11:period_counter_1\/q
Path End       : \Bit_Div_11:period_counter_2\/main_0
Capture Clock  : \Bit_Div_11:period_counter_2\/clock_0
Path slack     : 76267p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Bus_clock:R#1 vs. Bus_clock:R#2)   83333
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3557
-------------------------------------   ---- 
End-of-path arrival time (ps)           3557
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Bit_Div_11:period_counter_1\/clock_0                      macrocell126        0      0  RISE       1

Data path
pin name                              model name    delay     AT  slack  edge  Fanout
------------------------------------  ------------  -----  -----  -----  ----  ------
\Bit_Div_11:period_counter_1\/q       macrocell126   1250   1250  76267  RISE       1
\Bit_Div_11:period_counter_2\/main_0  macrocell125   2307   3557  76267  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Bit_Div_11:period_counter_2\/clock_0                      macrocell125        0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Bit_Div_11:period_counter_2\/q
Path End       : \Bit_Div_11:period_counter_3\/main_0
Capture Clock  : \Bit_Div_11:period_counter_3\/clock_0
Path slack     : 76268p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Bus_clock:R#1 vs. Bus_clock:R#2)   83333
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3555
-------------------------------------   ---- 
End-of-path arrival time (ps)           3555
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Bit_Div_11:period_counter_2\/clock_0                      macrocell125        0      0  RISE       1

Data path
pin name                              model name    delay     AT  slack  edge  Fanout
------------------------------------  ------------  -----  -----  -----  ----  ------
\Bit_Div_11:period_counter_2\/q       macrocell125   1250   1250  76268  RISE       1
\Bit_Div_11:period_counter_3\/main_0  macrocell124   2305   3555  76268  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Bit_Div_11:period_counter_3\/clock_0                      macrocell124        0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Bit_Div_8:period_counter_2\/q
Path End       : \Bit_Div_8:period_counter_3\/main_0
Capture Clock  : \Bit_Div_8:period_counter_3\/clock_0
Path slack     : 76269p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Bus_clock:R#1 vs. Bus_clock:R#2)   83333
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3554
-------------------------------------   ---- 
End-of-path arrival time (ps)           3554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Bit_Div_8:period_counter_2\/clock_0                       macrocell137        0      0  RISE       1

Data path
pin name                             model name    delay     AT  slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -----  ----  ------
\Bit_Div_8:period_counter_2\/q       macrocell137   1250   1250  76269  RISE       1
\Bit_Div_8:period_counter_3\/main_0  macrocell136   2304   3554  76269  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Bit_Div_8:period_counter_3\/clock_0                       macrocell136        0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Bit_Div_11:period_counter_0\/q
Path End       : \Bit_Div_11:period_counter_3\/main_2
Capture Clock  : \Bit_Div_11:period_counter_3\/clock_0
Path slack     : 76270p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Bus_clock:R#1 vs. Bus_clock:R#2)   83333
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3553
-------------------------------------   ---- 
End-of-path arrival time (ps)           3553
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Bit_Div_11:period_counter_0\/clock_0                      macrocell127        0      0  RISE       1

Data path
pin name                              model name    delay     AT  slack  edge  Fanout
------------------------------------  ------------  -----  -----  -----  ----  ------
\Bit_Div_11:period_counter_0\/q       macrocell127   1250   1250  76270  RISE       1
\Bit_Div_11:period_counter_3\/main_2  macrocell124   2303   3553  76270  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Bit_Div_11:period_counter_3\/clock_0                      macrocell124        0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Bit_Div_11:period_counter_0\/q
Path End       : \Bit_Div_11:period_counter_2\/main_1
Capture Clock  : \Bit_Div_11:period_counter_2\/clock_0
Path slack     : 76270p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Bus_clock:R#1 vs. Bus_clock:R#2)   83333
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3553
-------------------------------------   ---- 
End-of-path arrival time (ps)           3553
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Bit_Div_11:period_counter_0\/clock_0                      macrocell127        0      0  RISE       1

Data path
pin name                              model name    delay     AT  slack  edge  Fanout
------------------------------------  ------------  -----  -----  -----  ----  ------
\Bit_Div_11:period_counter_0\/q       macrocell127   1250   1250  76270  RISE       1
\Bit_Div_11:period_counter_2\/main_1  macrocell125   2303   3553  76270  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Bit_Div_11:period_counter_2\/clock_0                      macrocell125        0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Bit_Div_11:period_counter_0\/q
Path End       : \Bit_Div_11:period_counter_1\/main_0
Capture Clock  : \Bit_Div_11:period_counter_1\/clock_0
Path slack     : 76270p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Bus_clock:R#1 vs. Bus_clock:R#2)   83333
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3553
-------------------------------------   ---- 
End-of-path arrival time (ps)           3553
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Bit_Div_11:period_counter_0\/clock_0                      macrocell127        0      0  RISE       1

Data path
pin name                              model name    delay     AT  slack  edge  Fanout
------------------------------------  ------------  -----  -----  -----  ----  ------
\Bit_Div_11:period_counter_0\/q       macrocell127   1250   1250  76270  RISE       1
\Bit_Div_11:period_counter_1\/main_0  macrocell126   2303   3553  76270  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Bit_Div_11:period_counter_1\/clock_0                      macrocell126        0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Bit_Div_8:period_counter_1\/q
Path End       : \Bit_Div_8:period_counter_3\/main_1
Capture Clock  : \Bit_Div_8:period_counter_3\/clock_0
Path slack     : 76271p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Bus_clock:R#1 vs. Bus_clock:R#2)   83333
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3552
-------------------------------------   ---- 
End-of-path arrival time (ps)           3552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Bit_Div_8:period_counter_1\/clock_0                       macrocell138        0      0  RISE       1

Data path
pin name                             model name    delay     AT  slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -----  ----  ------
\Bit_Div_8:period_counter_1\/q       macrocell138   1250   1250  76271  RISE       1
\Bit_Div_8:period_counter_3\/main_1  macrocell136   2302   3552  76271  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Bit_Div_8:period_counter_3\/clock_0                       macrocell136        0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Bit_Div_8:period_counter_1\/q
Path End       : \Bit_Div_8:period_counter_2\/main_0
Capture Clock  : \Bit_Div_8:period_counter_2\/clock_0
Path slack     : 76271p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Bus_clock:R#1 vs. Bus_clock:R#2)   83333
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3552
-------------------------------------   ---- 
End-of-path arrival time (ps)           3552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Bit_Div_8:period_counter_1\/clock_0                       macrocell138        0      0  RISE       1

Data path
pin name                             model name    delay     AT  slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -----  ----  ------
\Bit_Div_8:period_counter_1\/q       macrocell138   1250   1250  76271  RISE       1
\Bit_Div_8:period_counter_2\/main_0  macrocell137   2302   3552  76271  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Bit_Div_8:period_counter_2\/clock_0                       macrocell137        0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Bit_Div_11:period_counter_3\/q
Path End       : ADC_DIV_Q_11/main_0
Capture Clock  : ADC_DIV_Q_11/clock_0
Path slack     : 76275p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Bus_clock:R#1 vs. Bus_clock:R#2)   83333
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3548
-------------------------------------   ---- 
End-of-path arrival time (ps)           3548
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Bit_Div_11:period_counter_3\/clock_0                      macrocell124        0      0  RISE       1

Data path
pin name                         model name    delay     AT  slack  edge  Fanout
-------------------------------  ------------  -----  -----  -----  ----  ------
\Bit_Div_11:period_counter_3\/q  macrocell124   1250   1250  76275  RISE       1
ADC_DIV_Q_11/main_0              macrocell104   2298   3548  76275  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
ADC_DIV_Q_11/clock_0                                       macrocell104        0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Bit_Div_5:period_counter_2\/q
Path End       : \Bit_Div_5:period_counter_3\/main_0
Capture Clock  : \Bit_Div_5:period_counter_3\/clock_0
Path slack     : 76276p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Bus_clock:R#1 vs. Bus_clock:R#2)   83333
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3548
-------------------------------------   ---- 
End-of-path arrival time (ps)           3548
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Bit_Div_5:period_counter_2\/clock_0                       macrocell117        0      0  RISE       1

Data path
pin name                             model name    delay     AT  slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -----  ----  ------
\Bit_Div_5:period_counter_2\/q       macrocell117   1250   1250  76276  RISE       1
\Bit_Div_5:period_counter_3\/main_0  macrocell116   2298   3548  76276  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Bit_Div_5:period_counter_3\/clock_0                       macrocell116        0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Bit_Div_4:period_counter_1\/q
Path End       : \Bit_Div_4:period_counter_3\/main_1
Capture Clock  : \Bit_Div_4:period_counter_3\/clock_0
Path slack     : 76278p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Bus_clock:R#1 vs. Bus_clock:R#2)   83333
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3546
-------------------------------------   ---- 
End-of-path arrival time (ps)           3546
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Bit_Div_4:period_counter_1\/clock_0                       macrocell114        0      0  RISE       1

Data path
pin name                             model name    delay     AT  slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -----  ----  ------
\Bit_Div_4:period_counter_1\/q       macrocell114   1250   1250  76278  RISE       1
\Bit_Div_4:period_counter_3\/main_1  macrocell112   2296   3546  76278  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Bit_Div_4:period_counter_3\/clock_0                       macrocell112        0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Bit_Div_4:period_counter_1\/q
Path End       : \Bit_Div_4:period_counter_2\/main_0
Capture Clock  : \Bit_Div_4:period_counter_2\/clock_0
Path slack     : 76278p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Bus_clock:R#1 vs. Bus_clock:R#2)   83333
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3546
-------------------------------------   ---- 
End-of-path arrival time (ps)           3546
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Bit_Div_4:period_counter_1\/clock_0                       macrocell114        0      0  RISE       1

Data path
pin name                             model name    delay     AT  slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -----  ----  ------
\Bit_Div_4:period_counter_1\/q       macrocell114   1250   1250  76278  RISE       1
\Bit_Div_4:period_counter_2\/main_0  macrocell113   2296   3546  76278  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Bit_Div_4:period_counter_2\/clock_0                       macrocell113        0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Bit_Div_8:period_counter_0\/q
Path End       : \Bit_Div_8:period_counter_3\/main_2
Capture Clock  : \Bit_Div_8:period_counter_3\/clock_0
Path slack     : 76279p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Bus_clock:R#1 vs. Bus_clock:R#2)   83333
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3544
-------------------------------------   ---- 
End-of-path arrival time (ps)           3544
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Bit_Div_8:period_counter_0\/clock_0                       macrocell139        0      0  RISE       1

Data path
pin name                             model name    delay     AT  slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -----  ----  ------
\Bit_Div_8:period_counter_0\/q       macrocell139   1250   1250  76279  RISE       1
\Bit_Div_8:period_counter_3\/main_2  macrocell136   2294   3544  76279  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Bit_Div_8:period_counter_3\/clock_0                       macrocell136        0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Bit_Div_8:period_counter_0\/q
Path End       : \Bit_Div_8:period_counter_2\/main_1
Capture Clock  : \Bit_Div_8:period_counter_2\/clock_0
Path slack     : 76279p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Bus_clock:R#1 vs. Bus_clock:R#2)   83333
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3544
-------------------------------------   ---- 
End-of-path arrival time (ps)           3544
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Bit_Div_8:period_counter_0\/clock_0                       macrocell139        0      0  RISE       1

Data path
pin name                             model name    delay     AT  slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -----  ----  ------
\Bit_Div_8:period_counter_0\/q       macrocell139   1250   1250  76279  RISE       1
\Bit_Div_8:period_counter_2\/main_1  macrocell137   2294   3544  76279  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Bit_Div_8:period_counter_2\/clock_0                       macrocell137        0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Bit_Div_8:period_counter_0\/q
Path End       : \Bit_Div_8:period_counter_1\/main_0
Capture Clock  : \Bit_Div_8:period_counter_1\/clock_0
Path slack     : 76279p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Bus_clock:R#1 vs. Bus_clock:R#2)   83333
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3544
-------------------------------------   ---- 
End-of-path arrival time (ps)           3544
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Bit_Div_8:period_counter_0\/clock_0                       macrocell139        0      0  RISE       1

Data path
pin name                             model name    delay     AT  slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -----  ----  ------
\Bit_Div_8:period_counter_0\/q       macrocell139   1250   1250  76279  RISE       1
\Bit_Div_8:period_counter_1\/main_0  macrocell138   2294   3544  76279  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Bit_Div_8:period_counter_1\/clock_0                       macrocell138        0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Bit_Div_4:period_counter_0\/q
Path End       : \Bit_Div_4:period_counter_3\/main_2
Capture Clock  : \Bit_Div_4:period_counter_3\/clock_0
Path slack     : 76280p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Bus_clock:R#1 vs. Bus_clock:R#2)   83333
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3544
-------------------------------------   ---- 
End-of-path arrival time (ps)           3544
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Bit_Div_4:period_counter_0\/clock_0                       macrocell115        0      0  RISE       1

Data path
pin name                             model name    delay     AT  slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -----  ----  ------
\Bit_Div_4:period_counter_0\/q       macrocell115   1250   1250  76280  RISE       1
\Bit_Div_4:period_counter_3\/main_2  macrocell112   2294   3544  76280  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Bit_Div_4:period_counter_3\/clock_0                       macrocell112        0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Bit_Div_4:period_counter_0\/q
Path End       : \Bit_Div_4:period_counter_2\/main_1
Capture Clock  : \Bit_Div_4:period_counter_2\/clock_0
Path slack     : 76280p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Bus_clock:R#1 vs. Bus_clock:R#2)   83333
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3544
-------------------------------------   ---- 
End-of-path arrival time (ps)           3544
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Bit_Div_4:period_counter_0\/clock_0                       macrocell115        0      0  RISE       1

Data path
pin name                             model name    delay     AT  slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -----  ----  ------
\Bit_Div_4:period_counter_0\/q       macrocell115   1250   1250  76280  RISE       1
\Bit_Div_4:period_counter_2\/main_1  macrocell113   2294   3544  76280  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Bit_Div_4:period_counter_2\/clock_0                       macrocell113        0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Bit_Div_4:period_counter_0\/q
Path End       : \Bit_Div_4:period_counter_1\/main_0
Capture Clock  : \Bit_Div_4:period_counter_1\/clock_0
Path slack     : 76280p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Bus_clock:R#1 vs. Bus_clock:R#2)   83333
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3544
-------------------------------------   ---- 
End-of-path arrival time (ps)           3544
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Bit_Div_4:period_counter_0\/clock_0                       macrocell115        0      0  RISE       1

Data path
pin name                             model name    delay     AT  slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -----  ----  ------
\Bit_Div_4:period_counter_0\/q       macrocell115   1250   1250  76280  RISE       1
\Bit_Div_4:period_counter_1\/main_0  macrocell114   2294   3544  76280  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Bit_Div_4:period_counter_1\/clock_0                       macrocell114        0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Bit_Div_4:period_counter_3\/q
Path End       : ADC_DIV_Q_4/main_0
Capture Clock  : ADC_DIV_Q_4/clock_0
Path slack     : 76288p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Bus_clock:R#1 vs. Bus_clock:R#2)   83333
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3535
-------------------------------------   ---- 
End-of-path arrival time (ps)           3535
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Bit_Div_4:period_counter_3\/clock_0                       macrocell112        0      0  RISE       1

Data path
pin name                        model name    delay     AT  slack  edge  Fanout
------------------------------  ------------  -----  -----  -----  ----  ------
\Bit_Div_4:period_counter_3\/q  macrocell112   1250   1250  76288  RISE       1
ADC_DIV_Q_4/main_0              macrocell111   2285   3535  76288  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
ADC_DIV_Q_4/clock_0                                        macrocell111        0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Bit_Div_9:period_counter_2\/q
Path End       : \Bit_Div_9:period_counter_3\/main_0
Capture Clock  : \Bit_Div_9:period_counter_3\/clock_0
Path slack     : 76323p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Bus_clock:R#1 vs. Bus_clock:R#2)   83333
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3500
-------------------------------------   ---- 
End-of-path arrival time (ps)           3500
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Bit_Div_9:period_counter_2\/clock_0                       macrocell141        0      0  RISE       1

Data path
pin name                             model name    delay     AT  slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -----  ----  ------
\Bit_Div_9:period_counter_2\/q       macrocell141   1250   1250  76323  RISE       1
\Bit_Div_9:period_counter_3\/main_0  macrocell140   2250   3500  76323  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Bit_Div_9:period_counter_3\/clock_0                       macrocell140        0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Bit_Div_10:period_counter_2\/q
Path End       : \Bit_Div_10:period_counter_3\/main_0
Capture Clock  : \Bit_Div_10:period_counter_3\/clock_0
Path slack     : 76326p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Bus_clock:R#1 vs. Bus_clock:R#2)   83333
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3497
-------------------------------------   ---- 
End-of-path arrival time (ps)           3497
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Bit_Div_10:period_counter_2\/clock_0                      macrocell121        0      0  RISE       1

Data path
pin name                              model name    delay     AT  slack  edge  Fanout
------------------------------------  ------------  -----  -----  -----  ----  ------
\Bit_Div_10:period_counter_2\/q       macrocell121   1250   1250  76326  RISE       1
\Bit_Div_10:period_counter_3\/main_0  macrocell120   2247   3497  76326  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Bit_Div_10:period_counter_3\/clock_0                      macrocell120        0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Bit_Div_7:period_counter_2\/q
Path End       : \Bit_Div_7:period_counter_3\/main_0
Capture Clock  : \Bit_Div_7:period_counter_3\/clock_0
Path slack     : 76330p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Bus_clock:R#1 vs. Bus_clock:R#2)   83333
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3493
-------------------------------------   ---- 
End-of-path arrival time (ps)           3493
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Bit_Div_7:period_counter_2\/clock_0                       macrocell133        0      0  RISE       1

Data path
pin name                             model name    delay     AT  slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -----  ----  ------
\Bit_Div_7:period_counter_2\/q       macrocell133   1250   1250  76330  RISE       1
\Bit_Div_7:period_counter_3\/main_0  macrocell132   2243   3493  76330  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Bit_Div_7:period_counter_3\/clock_0                       macrocell132        0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Bit_Div_7:period_counter_1\/q
Path End       : \Bit_Div_7:period_counter_3\/main_1
Capture Clock  : \Bit_Div_7:period_counter_3\/clock_0
Path slack     : 76332p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Bus_clock:R#1 vs. Bus_clock:R#2)   83333
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3491
-------------------------------------   ---- 
End-of-path arrival time (ps)           3491
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Bit_Div_7:period_counter_1\/clock_0                       macrocell134        0      0  RISE       1

Data path
pin name                             model name    delay     AT  slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -----  ----  ------
\Bit_Div_7:period_counter_1\/q       macrocell134   1250   1250  76332  RISE       1
\Bit_Div_7:period_counter_3\/main_1  macrocell132   2241   3491  76332  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Bit_Div_7:period_counter_3\/clock_0                       macrocell132        0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Bit_Div_7:period_counter_1\/q
Path End       : \Bit_Div_7:period_counter_2\/main_0
Capture Clock  : \Bit_Div_7:period_counter_2\/clock_0
Path slack     : 76332p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Bus_clock:R#1 vs. Bus_clock:R#2)   83333
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3491
-------------------------------------   ---- 
End-of-path arrival time (ps)           3491
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Bit_Div_7:period_counter_1\/clock_0                       macrocell134        0      0  RISE       1

Data path
pin name                             model name    delay     AT  slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -----  ----  ------
\Bit_Div_7:period_counter_1\/q       macrocell134   1250   1250  76332  RISE       1
\Bit_Div_7:period_counter_2\/main_0  macrocell133   2241   3491  76332  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Bit_Div_7:period_counter_2\/clock_0                       macrocell133        0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Bit_Div_7:period_counter_3\/q
Path End       : ADC_DIV_Q_7/main_0
Capture Clock  : ADC_DIV_Q_7/clock_0
Path slack     : 76334p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Bus_clock:R#1 vs. Bus_clock:R#2)   83333
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3489
-------------------------------------   ---- 
End-of-path arrival time (ps)           3489
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Bit_Div_7:period_counter_3\/clock_0                       macrocell132        0      0  RISE       1

Data path
pin name                        model name    delay     AT  slack  edge  Fanout
------------------------------  ------------  -----  -----  -----  ----  ------
\Bit_Div_7:period_counter_3\/q  macrocell132   1250   1250  76334  RISE       1
ADC_DIV_Q_7/main_0              macrocell108   2239   3489  76334  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
ADC_DIV_Q_7/clock_0                                        macrocell108        0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Bit_Div_9:period_counter_1\/q
Path End       : \Bit_Div_9:period_counter_3\/main_1
Capture Clock  : \Bit_Div_9:period_counter_3\/clock_0
Path slack     : 76337p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Bus_clock:R#1 vs. Bus_clock:R#2)   83333
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3486
-------------------------------------   ---- 
End-of-path arrival time (ps)           3486
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Bit_Div_9:period_counter_1\/clock_0                       macrocell142        0      0  RISE       1

Data path
pin name                             model name    delay     AT  slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -----  ----  ------
\Bit_Div_9:period_counter_1\/q       macrocell142   1250   1250  76337  RISE       1
\Bit_Div_9:period_counter_3\/main_1  macrocell140   2236   3486  76337  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Bit_Div_9:period_counter_3\/clock_0                       macrocell140        0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Bit_Div_9:period_counter_1\/q
Path End       : \Bit_Div_9:period_counter_2\/main_0
Capture Clock  : \Bit_Div_9:period_counter_2\/clock_0
Path slack     : 76337p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Bus_clock:R#1 vs. Bus_clock:R#2)   83333
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3486
-------------------------------------   ---- 
End-of-path arrival time (ps)           3486
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Bit_Div_9:period_counter_1\/clock_0                       macrocell142        0      0  RISE       1

Data path
pin name                             model name    delay     AT  slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -----  ----  ------
\Bit_Div_9:period_counter_1\/q       macrocell142   1250   1250  76337  RISE       1
\Bit_Div_9:period_counter_2\/main_0  macrocell141   2236   3486  76337  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Bit_Div_9:period_counter_2\/clock_0                       macrocell141        0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Bit_Div_9:period_counter_0\/q
Path End       : \Bit_Div_9:period_counter_3\/main_2
Capture Clock  : \Bit_Div_9:period_counter_3\/clock_0
Path slack     : 76339p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Bus_clock:R#1 vs. Bus_clock:R#2)   83333
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3484
-------------------------------------   ---- 
End-of-path arrival time (ps)           3484
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Bit_Div_9:period_counter_0\/clock_0                       macrocell143        0      0  RISE       1

Data path
pin name                             model name    delay     AT  slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -----  ----  ------
\Bit_Div_9:period_counter_0\/q       macrocell143   1250   1250  76339  RISE       1
\Bit_Div_9:period_counter_3\/main_2  macrocell140   2234   3484  76339  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Bit_Div_9:period_counter_3\/clock_0                       macrocell140        0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Bit_Div_9:period_counter_0\/q
Path End       : \Bit_Div_9:period_counter_2\/main_1
Capture Clock  : \Bit_Div_9:period_counter_2\/clock_0
Path slack     : 76339p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Bus_clock:R#1 vs. Bus_clock:R#2)   83333
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3484
-------------------------------------   ---- 
End-of-path arrival time (ps)           3484
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Bit_Div_9:period_counter_0\/clock_0                       macrocell143        0      0  RISE       1

Data path
pin name                             model name    delay     AT  slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -----  ----  ------
\Bit_Div_9:period_counter_0\/q       macrocell143   1250   1250  76339  RISE       1
\Bit_Div_9:period_counter_2\/main_1  macrocell141   2234   3484  76339  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Bit_Div_9:period_counter_2\/clock_0                       macrocell141        0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Bit_Div_9:period_counter_0\/q
Path End       : \Bit_Div_9:period_counter_1\/main_0
Capture Clock  : \Bit_Div_9:period_counter_1\/clock_0
Path slack     : 76339p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Bus_clock:R#1 vs. Bus_clock:R#2)   83333
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3484
-------------------------------------   ---- 
End-of-path arrival time (ps)           3484
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Bit_Div_9:period_counter_0\/clock_0                       macrocell143        0      0  RISE       1

Data path
pin name                             model name    delay     AT  slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -----  ----  ------
\Bit_Div_9:period_counter_0\/q       macrocell143   1250   1250  76339  RISE       1
\Bit_Div_9:period_counter_1\/main_0  macrocell142   2234   3484  76339  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Bit_Div_9:period_counter_1\/clock_0                       macrocell142        0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Bit_Div_7:period_counter_0\/q
Path End       : \Bit_Div_7:period_counter_3\/main_2
Capture Clock  : \Bit_Div_7:period_counter_3\/clock_0
Path slack     : 76340p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Bus_clock:R#1 vs. Bus_clock:R#2)   83333
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3483
-------------------------------------   ---- 
End-of-path arrival time (ps)           3483
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Bit_Div_7:period_counter_0\/clock_0                       macrocell135        0      0  RISE       1

Data path
pin name                             model name    delay     AT  slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -----  ----  ------
\Bit_Div_7:period_counter_0\/q       macrocell135   1250   1250  76340  RISE       1
\Bit_Div_7:period_counter_3\/main_2  macrocell132   2233   3483  76340  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Bit_Div_7:period_counter_3\/clock_0                       macrocell132        0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Bit_Div_7:period_counter_0\/q
Path End       : \Bit_Div_7:period_counter_2\/main_1
Capture Clock  : \Bit_Div_7:period_counter_2\/clock_0
Path slack     : 76340p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Bus_clock:R#1 vs. Bus_clock:R#2)   83333
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3483
-------------------------------------   ---- 
End-of-path arrival time (ps)           3483
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Bit_Div_7:period_counter_0\/clock_0                       macrocell135        0      0  RISE       1

Data path
pin name                             model name    delay     AT  slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -----  ----  ------
\Bit_Div_7:period_counter_0\/q       macrocell135   1250   1250  76340  RISE       1
\Bit_Div_7:period_counter_2\/main_1  macrocell133   2233   3483  76340  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Bit_Div_7:period_counter_2\/clock_0                       macrocell133        0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Bit_Div_7:period_counter_0\/q
Path End       : \Bit_Div_7:period_counter_1\/main_0
Capture Clock  : \Bit_Div_7:period_counter_1\/clock_0
Path slack     : 76340p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Bus_clock:R#1 vs. Bus_clock:R#2)   83333
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3483
-------------------------------------   ---- 
End-of-path arrival time (ps)           3483
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Bit_Div_7:period_counter_0\/clock_0                       macrocell135        0      0  RISE       1

Data path
pin name                             model name    delay     AT  slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -----  ----  ------
\Bit_Div_7:period_counter_0\/q       macrocell135   1250   1250  76340  RISE       1
\Bit_Div_7:period_counter_1\/main_0  macrocell134   2233   3483  76340  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Bit_Div_7:period_counter_1\/clock_0                       macrocell134        0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Bit_Div_6:period_counter_3\/q
Path End       : ADC_DIV_Q_6/main_0
Capture Clock  : ADC_DIV_Q_6/clock_0
Path slack     : 76341p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Bus_clock:R#1 vs. Bus_clock:R#2)   83333
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3483
-------------------------------------   ---- 
End-of-path arrival time (ps)           3483
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Bit_Div_6:period_counter_3\/clock_0                       macrocell128        0      0  RISE       1

Data path
pin name                        model name    delay     AT  slack  edge  Fanout
------------------------------  ------------  -----  -----  -----  ----  ------
\Bit_Div_6:period_counter_3\/q  macrocell128   1250   1250  76341  RISE       1
ADC_DIV_Q_6/main_0              macrocell110   2233   3483  76341  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
ADC_DIV_Q_6/clock_0                                        macrocell110        0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Bit_Div_6:period_counter_2\/q
Path End       : \Bit_Div_6:period_counter_3\/main_0
Capture Clock  : \Bit_Div_6:period_counter_3\/clock_0
Path slack     : 76346p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Bus_clock:R#1 vs. Bus_clock:R#2)   83333
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3477
-------------------------------------   ---- 
End-of-path arrival time (ps)           3477
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Bit_Div_6:period_counter_2\/clock_0                       macrocell129        0      0  RISE       1

Data path
pin name                             model name    delay     AT  slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -----  ----  ------
\Bit_Div_6:period_counter_2\/q       macrocell129   1250   1250  76346  RISE       1
\Bit_Div_6:period_counter_3\/main_0  macrocell128   2227   3477  76346  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Bit_Div_6:period_counter_3\/clock_0                       macrocell128        0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Bit_Div_9:period_counter_3\/q
Path End       : ADC_DIV_Q_9/main_0
Capture Clock  : ADC_DIV_Q_9/clock_0
Path slack     : 76348p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Bus_clock:R#1 vs. Bus_clock:R#2)   83333
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3475
-------------------------------------   ---- 
End-of-path arrival time (ps)           3475
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Bit_Div_9:period_counter_3\/clock_0                       macrocell140        0      0  RISE       1

Data path
pin name                        model name    delay     AT  slack  edge  Fanout
------------------------------  ------------  -----  -----  -----  ----  ------
\Bit_Div_9:period_counter_3\/q  macrocell140   1250   1250  76348  RISE       1
ADC_DIV_Q_9/main_0              macrocell106   2225   3475  76348  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
ADC_DIV_Q_9/clock_0                                        macrocell106        0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_1_OUT_MSB:Sync:ctrl_reg\/control_2
Path End       : \Bit_Div_10:period_counter_3\/clk_en
Capture Clock  : \Bit_Div_10:period_counter_3\/clock_0
Path slack     : 76678p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Bus_clock:R#1 vs. Bus_clock:R#2)   83333
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     81233

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4556
-------------------------------------   ---- 
End-of-path arrival time (ps)           4556
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_1_OUT_MSB:Sync:ctrl_reg\/clock                        controlcell4        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\ADC_1_OUT_MSB:Sync:ctrl_reg\/control_2  controlcell4   1210   1210  76678  RISE       1
\Bit_Div_10:period_counter_3\/clk_en     macrocell120   3346   4556  76678  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Bit_Div_10:period_counter_3\/clock_0                      macrocell120        0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_1_OUT_MSB:Sync:ctrl_reg\/control_2
Path End       : \Bit_Div_10:period_counter_2\/clk_en
Capture Clock  : \Bit_Div_10:period_counter_2\/clock_0
Path slack     : 76678p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Bus_clock:R#1 vs. Bus_clock:R#2)   83333
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     81233

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4556
-------------------------------------   ---- 
End-of-path arrival time (ps)           4556
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_1_OUT_MSB:Sync:ctrl_reg\/clock                        controlcell4        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\ADC_1_OUT_MSB:Sync:ctrl_reg\/control_2  controlcell4   1210   1210  76678  RISE       1
\Bit_Div_10:period_counter_2\/clk_en     macrocell121   3346   4556  76678  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Bit_Div_10:period_counter_2\/clock_0                      macrocell121        0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_1_OUT_MSB:Sync:ctrl_reg\/control_2
Path End       : \Bit_Div_10:period_counter_1\/clk_en
Capture Clock  : \Bit_Div_10:period_counter_1\/clock_0
Path slack     : 76678p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Bus_clock:R#1 vs. Bus_clock:R#2)   83333
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     81233

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4556
-------------------------------------   ---- 
End-of-path arrival time (ps)           4556
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_1_OUT_MSB:Sync:ctrl_reg\/clock                        controlcell4        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\ADC_1_OUT_MSB:Sync:ctrl_reg\/control_2  controlcell4   1210   1210  76678  RISE       1
\Bit_Div_10:period_counter_1\/clk_en     macrocell122   3346   4556  76678  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Bit_Div_10:period_counter_1\/clock_0                      macrocell122        0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_1_OUT_MSB:Sync:ctrl_reg\/control_2
Path End       : \Bit_Div_10:period_counter_0\/clk_en
Capture Clock  : \Bit_Div_10:period_counter_0\/clock_0
Path slack     : 76678p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Bus_clock:R#1 vs. Bus_clock:R#2)   83333
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     81233

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4556
-------------------------------------   ---- 
End-of-path arrival time (ps)           4556
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_1_OUT_MSB:Sync:ctrl_reg\/clock                        controlcell4        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\ADC_1_OUT_MSB:Sync:ctrl_reg\/control_2  controlcell4   1210   1210  76678  RISE       1
\Bit_Div_10:period_counter_0\/clk_en     macrocell123   3346   4556  76678  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Bit_Div_10:period_counter_0\/clock_0                      macrocell123        0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_1_OUT_LSB:Sync:ctrl_reg\/control_0
Path End       : ADC_DIV_Q_0/clk_en
Capture Clock  : ADC_DIV_Q_0/clock_0
Path slack     : 76988p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Bus_clock:R#1 vs. Bus_clock:R#2)   83333
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     81233

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4245
-------------------------------------   ---- 
End-of-path arrival time (ps)           4245
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_1_OUT_LSB:Sync:ctrl_reg\/clock                        controlcell5        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\ADC_1_OUT_LSB:Sync:ctrl_reg\/control_0  controlcell5   1210   1210  76988  RISE       1
ADC_DIV_Q_0/clk_en                       macrocell145   3035   4245  76988  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
ADC_DIV_Q_0/clock_0                                        macrocell145        0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_1_OUT_MSB:Sync:ctrl_reg\/control_1
Path End       : \Bit_Div_9:period_counter_3\/clk_en
Capture Clock  : \Bit_Div_9:period_counter_3\/clock_0
Path slack     : 76992p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Bus_clock:R#1 vs. Bus_clock:R#2)   83333
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     81233

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4242
-------------------------------------   ---- 
End-of-path arrival time (ps)           4242
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_1_OUT_MSB:Sync:ctrl_reg\/clock                        controlcell4        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\ADC_1_OUT_MSB:Sync:ctrl_reg\/control_1  controlcell4   1210   1210  76992  RISE       1
\Bit_Div_9:period_counter_3\/clk_en      macrocell140   3032   4242  76992  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Bit_Div_9:period_counter_3\/clock_0                       macrocell140        0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_1_OUT_MSB:Sync:ctrl_reg\/control_1
Path End       : \Bit_Div_9:period_counter_2\/clk_en
Capture Clock  : \Bit_Div_9:period_counter_2\/clock_0
Path slack     : 76992p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Bus_clock:R#1 vs. Bus_clock:R#2)   83333
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     81233

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4242
-------------------------------------   ---- 
End-of-path arrival time (ps)           4242
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_1_OUT_MSB:Sync:ctrl_reg\/clock                        controlcell4        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\ADC_1_OUT_MSB:Sync:ctrl_reg\/control_1  controlcell4   1210   1210  76992  RISE       1
\Bit_Div_9:period_counter_2\/clk_en      macrocell141   3032   4242  76992  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Bit_Div_9:period_counter_2\/clock_0                       macrocell141        0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_1_OUT_MSB:Sync:ctrl_reg\/control_1
Path End       : \Bit_Div_9:period_counter_1\/clk_en
Capture Clock  : \Bit_Div_9:period_counter_1\/clock_0
Path slack     : 76992p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Bus_clock:R#1 vs. Bus_clock:R#2)   83333
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     81233

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4242
-------------------------------------   ---- 
End-of-path arrival time (ps)           4242
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_1_OUT_MSB:Sync:ctrl_reg\/clock                        controlcell4        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\ADC_1_OUT_MSB:Sync:ctrl_reg\/control_1  controlcell4   1210   1210  76992  RISE       1
\Bit_Div_9:period_counter_1\/clk_en      macrocell142   3032   4242  76992  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Bit_Div_9:period_counter_1\/clock_0                       macrocell142        0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_1_OUT_MSB:Sync:ctrl_reg\/control_1
Path End       : \Bit_Div_9:period_counter_0\/clk_en
Capture Clock  : \Bit_Div_9:period_counter_0\/clock_0
Path slack     : 76992p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Bus_clock:R#1 vs. Bus_clock:R#2)   83333
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     81233

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4242
-------------------------------------   ---- 
End-of-path arrival time (ps)           4242
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_1_OUT_MSB:Sync:ctrl_reg\/clock                        controlcell4        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\ADC_1_OUT_MSB:Sync:ctrl_reg\/control_1  controlcell4   1210   1210  76992  RISE       1
\Bit_Div_9:period_counter_0\/clk_en      macrocell143   3032   4242  76992  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Bit_Div_9:period_counter_0\/clock_0                       macrocell143        0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_1_OUT_LSB:Sync:ctrl_reg\/control_2
Path End       : cy_tff_3/clk_en
Capture Clock  : cy_tff_3/clock_0
Path slack     : 77000p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Bus_clock:R#1 vs. Bus_clock:R#2)   83333
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     81233

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4233
-------------------------------------   ---- 
End-of-path arrival time (ps)           4233
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_1_OUT_LSB:Sync:ctrl_reg\/clock                        controlcell5        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\ADC_1_OUT_LSB:Sync:ctrl_reg\/control_2  controlcell5   1210   1210  77000  RISE       1
cy_tff_3/clk_en                          macrocell103   3023   4233  77000  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
cy_tff_3/clock_0                                           macrocell103        0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_20\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 625828p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       37329
-------------------------------------   ----- 
End-of-path arrival time (ps)           37329
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell31         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q              macrocell31   1250   1250  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    9475  10725  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14075  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8        macrocell6    5296  19371  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q             macrocell6    3350  22721  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_20\/main_0       macrocell56  14607  37329  625828  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_20\/clock_0          macrocell56         0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_31\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 625828p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       37329
-------------------------------------   ----- 
End-of-path arrival time (ps)           37329
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell31         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q              macrocell31   1250   1250  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    9475  10725  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14075  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8        macrocell6    5296  19371  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q             macrocell6    3350  22721  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_31\/main_0       macrocell67  14607  37329  625828  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_31\/clock_0          macrocell67         0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_45\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 625828p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       37329
-------------------------------------   ----- 
End-of-path arrival time (ps)           37329
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell31         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q              macrocell31   1250   1250  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    9475  10725  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14075  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8        macrocell6    5296  19371  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q             macrocell6    3350  22721  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_45\/main_0       macrocell81  14607  37329  625828  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_45\/clock_0          macrocell81         0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_12\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 626401p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       36756
-------------------------------------   ----- 
End-of-path arrival time (ps)           36756
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell31         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q              macrocell31   1250   1250  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    9475  10725  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14075  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8        macrocell6    5296  19371  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q             macrocell6    3350  22721  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_12\/main_0       macrocell48  14035  36756  626401  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_12\/clock_0          macrocell48         0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_43\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 626401p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       36756
-------------------------------------   ----- 
End-of-path arrival time (ps)           36756
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell31         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q              macrocell31   1250   1250  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    9475  10725  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14075  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8        macrocell6    5296  19371  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q             macrocell6    3350  22721  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_43\/main_0       macrocell79  14035  36756  626401  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_43\/clock_0          macrocell79         0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_49\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 626401p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       36756
-------------------------------------   ----- 
End-of-path arrival time (ps)           36756
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell31         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q              macrocell31   1250   1250  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    9475  10725  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14075  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8        macrocell6    5296  19371  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q             macrocell6    3350  22721  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_49\/main_0       macrocell85  14035  36756  626401  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_49\/clock_0          macrocell85         0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_17\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 626881p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       36276
-------------------------------------   ----- 
End-of-path arrival time (ps)           36276
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell31         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q              macrocell31   1250   1250  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    9475  10725  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14075  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8        macrocell6    5296  19371  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q             macrocell6    3350  22721  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_17\/main_0       macrocell53  13555  36276  626881  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_17\/clock_0          macrocell53         0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_29\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 626881p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       36276
-------------------------------------   ----- 
End-of-path arrival time (ps)           36276
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell31         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q              macrocell31   1250   1250  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    9475  10725  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14075  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8        macrocell6    5296  19371  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q             macrocell6    3350  22721  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_29\/main_0       macrocell65  13555  36276  626881  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_29\/clock_0          macrocell65         0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_44\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 626893p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       36264
-------------------------------------   ----- 
End-of-path arrival time (ps)           36264
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell31         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q              macrocell31   1250   1250  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    9475  10725  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14075  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8        macrocell6    5296  19371  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q             macrocell6    3350  22721  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_44\/main_0       macrocell80  13542  36264  626893  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_44\/clock_0          macrocell80         0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_46\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 626893p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       36264
-------------------------------------   ----- 
End-of-path arrival time (ps)           36264
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell31         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q              macrocell31   1250   1250  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    9475  10725  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14075  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8        macrocell6    5296  19371  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q             macrocell6    3350  22721  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_46\/main_0       macrocell82  13542  36264  626893  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_46\/clock_0          macrocell82         0      0  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_62\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 626893p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       36264
-------------------------------------   ----- 
End-of-path arrival time (ps)           36264
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell31         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q              macrocell31   1250   1250  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    9475  10725  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14075  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8        macrocell6    5296  19371  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q             macrocell6    3350  22721  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_62\/main_0       macrocell98  13542  36264  626893  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_62\/clock_0          macrocell98         0      0  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_4\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 627963p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       35194
-------------------------------------   ----- 
End-of-path arrival time (ps)           35194
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell31         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q              macrocell31   1250   1250  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    9475  10725  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14075  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8        macrocell6    5296  19371  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q             macrocell6    3350  22721  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_4\/main_0        macrocell40  12473  35194  627963  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_4\/clock_0           macrocell40         0      0  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_6\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 627963p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       35194
-------------------------------------   ----- 
End-of-path arrival time (ps)           35194
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell31         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q              macrocell31   1250   1250  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    9475  10725  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14075  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8        macrocell6    5296  19371  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q             macrocell6    3350  22721  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_6\/main_0        macrocell42  12473  35194  627963  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_6\/clock_0           macrocell42         0      0  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_28\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 627963p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       35194
-------------------------------------   ----- 
End-of-path arrival time (ps)           35194
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell31         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q              macrocell31   1250   1250  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    9475  10725  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14075  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8        macrocell6    5296  19371  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q             macrocell6    3350  22721  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_28\/main_0       macrocell64  12473  35194  627963  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_28\/clock_0          macrocell64         0      0  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_14\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 628191p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       34966
-------------------------------------   ----- 
End-of-path arrival time (ps)           34966
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell31         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q              macrocell31   1250   1250  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    9475  10725  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14075  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8        macrocell6    5296  19371  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q             macrocell6    3350  22721  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_14\/main_0       macrocell50  12245  34966  628191  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_14\/clock_0          macrocell50         0      0  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_42\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 628191p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       34966
-------------------------------------   ----- 
End-of-path arrival time (ps)           34966
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell31         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q              macrocell31   1250   1250  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    9475  10725  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14075  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8        macrocell6    5296  19371  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q             macrocell6    3350  22721  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_42\/main_0       macrocell78  12245  34966  628191  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_42\/clock_0          macrocell78         0      0  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_53\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 628191p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       34966
-------------------------------------   ----- 
End-of-path arrival time (ps)           34966
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell31         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q              macrocell31   1250   1250  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    9475  10725  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14075  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8        macrocell6    5296  19371  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q             macrocell6    3350  22721  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_53\/main_0       macrocell89  12245  34966  628191  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_53\/clock_0          macrocell89         0      0  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_61\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 628191p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       34966
-------------------------------------   ----- 
End-of-path arrival time (ps)           34966
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell31         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q              macrocell31   1250   1250  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    9475  10725  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14075  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8        macrocell6    5296  19371  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q             macrocell6    3350  22721  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_61\/main_0       macrocell97  12245  34966  628191  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_61\/clock_0          macrocell97         0      0  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_15\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 628764p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       34393
-------------------------------------   ----- 
End-of-path arrival time (ps)           34393
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell31         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q              macrocell31   1250   1250  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    9475  10725  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14075  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8        macrocell6    5296  19371  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q             macrocell6    3350  22721  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_15\/main_0       macrocell51  11672  34393  628764  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_15\/clock_0          macrocell51         0      0  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_35\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 628764p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       34393
-------------------------------------   ----- 
End-of-path arrival time (ps)           34393
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell31         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q              macrocell31   1250   1250  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    9475  10725  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14075  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8        macrocell6    5296  19371  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q             macrocell6    3350  22721  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_35\/main_0       macrocell71  11672  34393  628764  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_35\/clock_0          macrocell71         0      0  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_39\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 628764p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       34393
-------------------------------------   ----- 
End-of-path arrival time (ps)           34393
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell31         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q              macrocell31   1250   1250  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    9475  10725  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14075  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8        macrocell6    5296  19371  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q             macrocell6    3350  22721  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_39\/main_0       macrocell75  11672  34393  628764  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_39\/clock_0          macrocell75         0      0  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_51\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 628764p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       34393
-------------------------------------   ----- 
End-of-path arrival time (ps)           34393
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell31         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q              macrocell31   1250   1250  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    9475  10725  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14075  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8        macrocell6    5296  19371  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q             macrocell6    3350  22721  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_51\/main_0       macrocell87  11672  34393  628764  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_51\/clock_0          macrocell87         0      0  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_40\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 628766p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       34391
-------------------------------------   ----- 
End-of-path arrival time (ps)           34391
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell31         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q              macrocell31   1250   1250  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    9475  10725  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14075  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8        macrocell6    5296  19371  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q             macrocell6    3350  22721  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_40\/main_0       macrocell76  11670  34391  628766  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_40\/clock_0          macrocell76         0      0  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_48\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 628766p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       34391
-------------------------------------   ----- 
End-of-path arrival time (ps)           34391
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell31         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q              macrocell31   1250   1250  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    9475  10725  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14075  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8        macrocell6    5296  19371  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q             macrocell6    3350  22721  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_48\/main_0       macrocell84  11670  34391  628766  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_48\/clock_0          macrocell84         0      0  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_8\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 628779p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       34378
-------------------------------------   ----- 
End-of-path arrival time (ps)           34378
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell31         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q              macrocell31   1250   1250  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    9475  10725  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14075  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8        macrocell6    5296  19371  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q             macrocell6    3350  22721  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_8\/main_0        macrocell44  11656  34378  628779  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_8\/clock_0           macrocell44         0      0  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_18\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 628779p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       34378
-------------------------------------   ----- 
End-of-path arrival time (ps)           34378
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell31         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q              macrocell31   1250   1250  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    9475  10725  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14075  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8        macrocell6    5296  19371  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q             macrocell6    3350  22721  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_18\/main_0       macrocell54  11656  34378  628779  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_18\/clock_0          macrocell54         0      0  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_25\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 628779p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       34378
-------------------------------------   ----- 
End-of-path arrival time (ps)           34378
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell31         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q              macrocell31   1250   1250  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    9475  10725  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14075  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8        macrocell6    5296  19371  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q             macrocell6    3350  22721  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_25\/main_0       macrocell61  11656  34378  628779  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_25\/clock_0          macrocell61         0      0  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_36\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 628779p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       34378
-------------------------------------   ----- 
End-of-path arrival time (ps)           34378
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell31         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q              macrocell31   1250   1250  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    9475  10725  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14075  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8        macrocell6    5296  19371  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q             macrocell6    3350  22721  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_36\/main_0       macrocell72  11656  34378  628779  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_36\/clock_0          macrocell72         0      0  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_21\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 629062p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       34095
-------------------------------------   ----- 
End-of-path arrival time (ps)           34095
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell31         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q              macrocell31   1250   1250  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    9475  10725  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14075  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8        macrocell6    5296  19371  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q             macrocell6    3350  22721  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_21\/main_0       macrocell57  11373  34095  629062  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_21\/clock_0          macrocell57         0      0  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_26\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 629062p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       34095
-------------------------------------   ----- 
End-of-path arrival time (ps)           34095
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell31         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q              macrocell31   1250   1250  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    9475  10725  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14075  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8        macrocell6    5296  19371  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q             macrocell6    3350  22721  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_26\/main_0       macrocell62  11373  34095  629062  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_26\/clock_0          macrocell62         0      0  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_63\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 629062p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       34095
-------------------------------------   ----- 
End-of-path arrival time (ps)           34095
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell31         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q              macrocell31   1250   1250  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    9475  10725  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14075  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8        macrocell6    5296  19371  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q             macrocell6    3350  22721  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_63\/main_0       macrocell99  11373  34095  629062  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_63\/clock_0          macrocell99         0      0  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_5\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 631060p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32096
-------------------------------------   ----- 
End-of-path arrival time (ps)           32096
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell31         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q              macrocell31   1250   1250  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    9475  10725  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14075  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8        macrocell6    5296  19371  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q             macrocell6    3350  22721  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_5\/main_0        macrocell41   9375  32096  631060  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_5\/clock_0           macrocell41         0      0  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_27\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 631060p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32096
-------------------------------------   ----- 
End-of-path arrival time (ps)           32096
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell31         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q              macrocell31   1250   1250  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    9475  10725  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14075  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8        macrocell6    5296  19371  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q             macrocell6    3350  22721  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_27\/main_0       macrocell63   9375  32096  631060  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_27\/clock_0          macrocell63         0      0  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_33\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 631060p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32096
-------------------------------------   ----- 
End-of-path arrival time (ps)           32096
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell31         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q              macrocell31   1250   1250  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    9475  10725  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14075  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8        macrocell6    5296  19371  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q             macrocell6    3350  22721  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_33\/main_0       macrocell69   9375  32096  631060  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_33\/clock_0          macrocell69         0      0  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_34\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 631063p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32093
-------------------------------------   ----- 
End-of-path arrival time (ps)           32093
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell31         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q              macrocell31   1250   1250  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    9475  10725  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14075  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8        macrocell6    5296  19371  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q             macrocell6    3350  22721  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_34\/main_0       macrocell70   9372  32093  631063  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_34\/clock_0          macrocell70         0      0  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_52\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 631063p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32093
-------------------------------------   ----- 
End-of-path arrival time (ps)           32093
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell31         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q              macrocell31   1250   1250  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    9475  10725  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14075  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8        macrocell6    5296  19371  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q             macrocell6    3350  22721  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_52\/main_0       macrocell88   9372  32093  631063  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_52\/clock_0          macrocell88         0      0  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_56\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 631063p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32093
-------------------------------------   ----- 
End-of-path arrival time (ps)           32093
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell31         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q              macrocell31   1250   1250  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    9475  10725  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14075  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8        macrocell6    5296  19371  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q             macrocell6    3350  22721  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_56\/main_0       macrocell92   9372  32093  631063  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_56\/clock_0          macrocell92         0      0  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_22\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 631618p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31539
-------------------------------------   ----- 
End-of-path arrival time (ps)           31539
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell31         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q              macrocell31   1250   1250  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    9475  10725  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14075  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8        macrocell6    5296  19371  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q             macrocell6    3350  22721  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_22\/main_0       macrocell58   8818  31539  631618  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_22\/clock_0          macrocell58         0      0  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_30\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 631618p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31539
-------------------------------------   ----- 
End-of-path arrival time (ps)           31539
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell31         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q              macrocell31   1250   1250  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    9475  10725  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14075  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8        macrocell6    5296  19371  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q             macrocell6    3350  22721  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_30\/main_0       macrocell66   8818  31539  631618  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_30\/clock_0          macrocell66         0      0  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_50\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 631618p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31539
-------------------------------------   ----- 
End-of-path arrival time (ps)           31539
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell31         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q              macrocell31   1250   1250  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    9475  10725  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14075  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8        macrocell6    5296  19371  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q             macrocell6    3350  22721  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_50\/main_0       macrocell86   8818  31539  631618  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_50\/clock_0          macrocell86         0      0  RISE       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_9\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 634278p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28879
-------------------------------------   ----- 
End-of-path arrival time (ps)           28879
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell31         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q              macrocell31   1250   1250  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    9475  10725  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14075  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8        macrocell6    5296  19371  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q             macrocell6    3350  22721  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_9\/main_0        macrocell45   6157  28879  634278  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_9\/clock_0           macrocell45         0      0  RISE       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_10\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 634278p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28879
-------------------------------------   ----- 
End-of-path arrival time (ps)           28879
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell31         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q              macrocell31   1250   1250  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    9475  10725  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14075  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8        macrocell6    5296  19371  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q             macrocell6    3350  22721  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_10\/main_0       macrocell46   6157  28879  634278  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_10\/clock_0          macrocell46         0      0  RISE       1



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_54\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 634278p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28879
-------------------------------------   ----- 
End-of-path arrival time (ps)           28879
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell31         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q              macrocell31   1250   1250  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    9475  10725  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14075  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8        macrocell6    5296  19371  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q             macrocell6    3350  22721  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_54\/main_0       macrocell90   6157  28879  634278  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_54\/clock_0          macrocell90         0      0  RISE       1



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_32\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 634389p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28768
-------------------------------------   ----- 
End-of-path arrival time (ps)           28768
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell31         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q              macrocell31   1250   1250  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    9475  10725  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14075  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8        macrocell6    5296  19371  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q             macrocell6    3350  22721  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_32\/main_0       macrocell68   6047  28768  634389  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_32\/clock_0          macrocell68         0      0  RISE       1



++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_47\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 634389p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28768
-------------------------------------   ----- 
End-of-path arrival time (ps)           28768
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell31         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q              macrocell31   1250   1250  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    9475  10725  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14075  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8        macrocell6    5296  19371  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q             macrocell6    3350  22721  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_47\/main_0       macrocell83   6047  28768  634389  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_47\/clock_0          macrocell83         0      0  RISE       1



++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_55\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 634389p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28768
-------------------------------------   ----- 
End-of-path arrival time (ps)           28768
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell31         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q              macrocell31   1250   1250  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    9475  10725  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14075  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8        macrocell6    5296  19371  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q             macrocell6    3350  22721  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_55\/main_0       macrocell91   6047  28768  634389  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_55\/clock_0          macrocell91         0      0  RISE       1



++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_60\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 634389p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28768
-------------------------------------   ----- 
End-of-path arrival time (ps)           28768
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell31         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q              macrocell31   1250   1250  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    9475  10725  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14075  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8        macrocell6    5296  19371  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q             macrocell6    3350  22721  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_60\/main_0       macrocell96   6047  28768  634389  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_60\/clock_0          macrocell96         0      0  RISE       1



++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_16\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 634843p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28313
-------------------------------------   ----- 
End-of-path arrival time (ps)           28313
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell31         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q              macrocell31   1250   1250  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    9475  10725  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14075  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8        macrocell6    5296  19371  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q             macrocell6    3350  22721  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_16\/main_0       macrocell52   5592  28313  634843  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_16\/clock_0          macrocell52         0      0  RISE       1



++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_0\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 634947p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28209
-------------------------------------   ----- 
End-of-path arrival time (ps)           28209
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell31         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q              macrocell31   1250   1250  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    9475  10725  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14075  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8        macrocell6    5296  19371  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q             macrocell6    3350  22721  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_0\/main_0        macrocell36   5488  28209  634947  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_0\/clock_0           macrocell36         0      0  RISE       1



++++ Path 225 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_1\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 634947p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28209
-------------------------------------   ----- 
End-of-path arrival time (ps)           28209
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell31         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q              macrocell31   1250   1250  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    9475  10725  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14075  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8        macrocell6    5296  19371  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q             macrocell6    3350  22721  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_1\/main_0        macrocell37   5488  28209  634947  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_1\/clock_0           macrocell37         0      0  RISE       1



++++ Path 226 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_2\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 634947p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28209
-------------------------------------   ----- 
End-of-path arrival time (ps)           28209
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell31         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q              macrocell31   1250   1250  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    9475  10725  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14075  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8        macrocell6    5296  19371  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q             macrocell6    3350  22721  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_2\/main_0        macrocell38   5488  28209  634947  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_2\/clock_0           macrocell38         0      0  RISE       1



++++ Path 227 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_3\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 634947p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28209
-------------------------------------   ----- 
End-of-path arrival time (ps)           28209
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell31         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q              macrocell31   1250   1250  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    9475  10725  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14075  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8        macrocell6    5296  19371  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q             macrocell6    3350  22721  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_3\/main_0        macrocell39   5488  28209  634947  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_3\/clock_0           macrocell39         0      0  RISE       1



++++ Path 228 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_37\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 635199p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27958
-------------------------------------   ----- 
End-of-path arrival time (ps)           27958
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell31         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q              macrocell31   1250   1250  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    9475  10725  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14075  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8        macrocell6    5296  19371  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q             macrocell6    3350  22721  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_37\/main_0       macrocell73   5237  27958  635199  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_37\/clock_0          macrocell73         0      0  RISE       1



++++ Path 229 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_38\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 635199p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27958
-------------------------------------   ----- 
End-of-path arrival time (ps)           27958
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell31         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q              macrocell31   1250   1250  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    9475  10725  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14075  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8        macrocell6    5296  19371  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q             macrocell6    3350  22721  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_38\/main_0       macrocell74   5237  27958  635199  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_38\/clock_0          macrocell74         0      0  RISE       1



++++ Path 230 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_41\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 635199p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27958
-------------------------------------   ----- 
End-of-path arrival time (ps)           27958
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell31         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q              macrocell31   1250   1250  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    9475  10725  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14075  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8        macrocell6    5296  19371  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q             macrocell6    3350  22721  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_41\/main_0       macrocell77   5237  27958  635199  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_41\/clock_0          macrocell77         0      0  RISE       1



++++ Path 231 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_57\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 635199p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27958
-------------------------------------   ----- 
End-of-path arrival time (ps)           27958
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell31         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q              macrocell31   1250   1250  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    9475  10725  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14075  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8        macrocell6    5296  19371  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q             macrocell6    3350  22721  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_57\/main_0       macrocell93   5237  27958  635199  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_57\/clock_0          macrocell93         0      0  RISE       1



++++ Path 232 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_23\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 635753p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27404
-------------------------------------   ----- 
End-of-path arrival time (ps)           27404
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell31         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q              macrocell31   1250   1250  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    9475  10725  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14075  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8        macrocell6    5296  19371  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q             macrocell6    3350  22721  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_23\/main_0       macrocell59   4682  27404  635753  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_23\/clock_0          macrocell59         0      0  RISE       1



++++ Path 233 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_58\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 635753p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27404
-------------------------------------   ----- 
End-of-path arrival time (ps)           27404
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell31         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q              macrocell31   1250   1250  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    9475  10725  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14075  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8        macrocell6    5296  19371  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q             macrocell6    3350  22721  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_58\/main_0       macrocell94   4682  27404  635753  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_58\/clock_0          macrocell94         0      0  RISE       1



++++ Path 234 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_59\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 635753p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27404
-------------------------------------   ----- 
End-of-path arrival time (ps)           27404
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell31         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q              macrocell31   1250   1250  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    9475  10725  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14075  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8        macrocell6    5296  19371  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q             macrocell6    3350  22721  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_59\/main_0       macrocell95   4682  27404  635753  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_59\/clock_0          macrocell95         0      0  RISE       1



++++ Path 235 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_7\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 636166p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26991
-------------------------------------   ----- 
End-of-path arrival time (ps)           26991
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell31         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q              macrocell31   1250   1250  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    9475  10725  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14075  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8        macrocell6    5296  19371  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q             macrocell6    3350  22721  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_7\/main_0        macrocell43   4270  26991  636166  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_7\/clock_0           macrocell43         0      0  RISE       1



++++ Path 236 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_11\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 636685p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26472
-------------------------------------   ----- 
End-of-path arrival time (ps)           26472
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell31         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q              macrocell31   1250   1250  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    9475  10725  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14075  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8        macrocell6    5296  19371  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q             macrocell6    3350  22721  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_11\/main_0       macrocell47   3750  26472  636685  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_11\/clock_0          macrocell47         0      0  RISE       1



++++ Path 237 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_13\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 636685p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26472
-------------------------------------   ----- 
End-of-path arrival time (ps)           26472
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell31         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q              macrocell31   1250   1250  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    9475  10725  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14075  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8        macrocell6    5296  19371  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q             macrocell6    3350  22721  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_13\/main_0       macrocell49   3750  26472  636685  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_13\/clock_0          macrocell49         0      0  RISE       1



++++ Path 238 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_19\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 636685p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26472
-------------------------------------   ----- 
End-of-path arrival time (ps)           26472
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell31         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q              macrocell31   1250   1250  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    9475  10725  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14075  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8        macrocell6    5296  19371  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q             macrocell6    3350  22721  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_19\/main_0       macrocell55   3750  26472  636685  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_19\/clock_0          macrocell55         0      0  RISE       1



++++ Path 239 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_24\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 636685p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26472
-------------------------------------   ----- 
End-of-path arrival time (ps)           26472
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell31         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q              macrocell31   1250   1250  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    9475  10725  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14075  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8        macrocell6    5296  19371  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q             macrocell6    3350  22721  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_24\/main_0       macrocell60   3750  26472  636685  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_24\/clock_0          macrocell60         0      0  RISE       1



++++ Path 240 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_20\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 645892p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17265
-------------------------------------   ----- 
End-of-path arrival time (ps)           17265
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell33         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q         macrocell33   1250   1250  627214  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_20\/main_4  macrocell56  16015  17265  645892  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_20\/clock_0          macrocell56         0      0  RISE       1



++++ Path 241 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_31\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 645892p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17265
-------------------------------------   ----- 
End-of-path arrival time (ps)           17265
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell33         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q         macrocell33   1250   1250  627214  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_31\/main_4  macrocell67  16015  17265  645892  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_31\/clock_0          macrocell67         0      0  RISE       1



++++ Path 242 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_45\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 645892p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17265
-------------------------------------   ----- 
End-of-path arrival time (ps)           17265
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell33         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q         macrocell33   1250   1250  627214  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_45\/main_4  macrocell81  16015  17265  645892  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_45\/clock_0          macrocell81         0      0  RISE       1



++++ Path 243 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_17\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 645892p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17265
-------------------------------------   ----- 
End-of-path arrival time (ps)           17265
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell33         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q         macrocell33   1250   1250  627214  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_17\/main_4  macrocell53  16015  17265  645892  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_17\/clock_0          macrocell53         0      0  RISE       1



++++ Path 244 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_29\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 645892p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17265
-------------------------------------   ----- 
End-of-path arrival time (ps)           17265
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell33         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q         macrocell33   1250   1250  627214  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_29\/main_4  macrocell65  16015  17265  645892  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_29\/clock_0          macrocell65         0      0  RISE       1



++++ Path 245 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_21\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 645970p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17187
-------------------------------------   ----- 
End-of-path arrival time (ps)           17187
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell34         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q         macrocell34   1250   1250  629887  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_21\/main_5  macrocell57  15937  17187  645970  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_21\/clock_0          macrocell57         0      0  RISE       1



++++ Path 246 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_26\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 645970p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17187
-------------------------------------   ----- 
End-of-path arrival time (ps)           17187
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell34         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q         macrocell34   1250   1250  629887  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_26\/main_5  macrocell62  15937  17187  645970  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_26\/clock_0          macrocell62         0      0  RISE       1



++++ Path 247 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_63\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 645970p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17187
-------------------------------------   ----- 
End-of-path arrival time (ps)           17187
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell34         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q         macrocell34   1250   1250  629887  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_63\/main_5  macrocell99  15937  17187  645970  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_63\/clock_0          macrocell99         0      0  RISE       1



++++ Path 248 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_8\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 646514p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16643
-------------------------------------   ----- 
End-of-path arrival time (ps)           16643
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell34         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q        macrocell34   1250   1250  629887  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_8\/main_5  macrocell44  15393  16643  646514  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_8\/clock_0           macrocell44         0      0  RISE       1



++++ Path 249 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_18\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 646514p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16643
-------------------------------------   ----- 
End-of-path arrival time (ps)           16643
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell34         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q         macrocell34   1250   1250  629887  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_18\/main_5  macrocell54  15393  16643  646514  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_18\/clock_0          macrocell54         0      0  RISE       1



++++ Path 250 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_25\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 646514p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16643
-------------------------------------   ----- 
End-of-path arrival time (ps)           16643
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell34         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q         macrocell34   1250   1250  629887  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_25\/main_5  macrocell61  15393  16643  646514  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_25\/clock_0          macrocell61         0      0  RISE       1



++++ Path 251 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_36\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 646514p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16643
-------------------------------------   ----- 
End-of-path arrival time (ps)           16643
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell34         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q         macrocell34   1250   1250  629887  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_36\/main_5  macrocell72  15393  16643  646514  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_36\/clock_0          macrocell72         0      0  RISE       1



++++ Path 252 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_44\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 646594p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16563
-------------------------------------   ----- 
End-of-path arrival time (ps)           16563
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell33         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q         macrocell33   1250   1250  627214  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_44\/main_4  macrocell80  15313  16563  646594  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_44\/clock_0          macrocell80         0      0  RISE       1



++++ Path 253 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_46\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 646594p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16563
-------------------------------------   ----- 
End-of-path arrival time (ps)           16563
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell33         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q         macrocell33   1250   1250  627214  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_46\/main_4  macrocell82  15313  16563  646594  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_46\/clock_0          macrocell82         0      0  RISE       1



++++ Path 254 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_62\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 646594p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16563
-------------------------------------   ----- 
End-of-path arrival time (ps)           16563
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell33         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q         macrocell33   1250   1250  627214  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_62\/main_4  macrocell98  15313  16563  646594  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_62\/clock_0          macrocell98         0      0  RISE       1



++++ Path 255 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_40\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 646902p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16254
-------------------------------------   ----- 
End-of-path arrival time (ps)           16254
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell34         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q         macrocell34   1250   1250  629887  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_40\/main_5  macrocell76  15004  16254  646902  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_40\/clock_0          macrocell76         0      0  RISE       1



++++ Path 256 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_48\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 646902p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16254
-------------------------------------   ----- 
End-of-path arrival time (ps)           16254
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell34         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q         macrocell34   1250   1250  629887  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_48\/main_5  macrocell84  15004  16254  646902  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_48\/clock_0          macrocell84         0      0  RISE       1



++++ Path 257 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_15\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 646903p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16254
-------------------------------------   ----- 
End-of-path arrival time (ps)           16254
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell34         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q         macrocell34   1250   1250  629887  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_15\/main_5  macrocell51  15004  16254  646903  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_15\/clock_0          macrocell51         0      0  RISE       1



++++ Path 258 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_35\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 646903p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16254
-------------------------------------   ----- 
End-of-path arrival time (ps)           16254
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell34         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q         macrocell34   1250   1250  629887  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_35\/main_5  macrocell71  15004  16254  646903  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_35\/clock_0          macrocell71         0      0  RISE       1



++++ Path 259 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_39\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 646903p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16254
-------------------------------------   ----- 
End-of-path arrival time (ps)           16254
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell34         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q         macrocell34   1250   1250  629887  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_39\/main_5  macrocell75  15004  16254  646903  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_39\/clock_0          macrocell75         0      0  RISE       1



++++ Path 260 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_51\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 646903p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16254
-------------------------------------   ----- 
End-of-path arrival time (ps)           16254
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell34         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q         macrocell34   1250   1250  629887  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_51\/main_5  macrocell87  15004  16254  646903  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_51\/clock_0          macrocell87         0      0  RISE       1



++++ Path 261 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_12\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 647136p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16020
-------------------------------------   ----- 
End-of-path arrival time (ps)           16020
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell33         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q         macrocell33   1250   1250  627214  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_12\/main_4  macrocell48  14770  16020  647136  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_12\/clock_0          macrocell48         0      0  RISE       1



++++ Path 262 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_43\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 647136p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16020
-------------------------------------   ----- 
End-of-path arrival time (ps)           16020
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell33         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q         macrocell33   1250   1250  627214  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_43\/main_4  macrocell79  14770  16020  647136  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_43\/clock_0          macrocell79         0      0  RISE       1



++++ Path 263 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_49\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 647136p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16020
-------------------------------------   ----- 
End-of-path arrival time (ps)           16020
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell33         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q         macrocell33   1250   1250  627214  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_49\/main_4  macrocell85  14770  16020  647136  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_49\/clock_0          macrocell85         0      0  RISE       1



++++ Path 264 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_4\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 648709p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14448
-------------------------------------   ----- 
End-of-path arrival time (ps)           14448
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell34         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q        macrocell34   1250   1250  629887  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_4\/main_5  macrocell40  13198  14448  648709  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_4\/clock_0           macrocell40         0      0  RISE       1



++++ Path 265 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_6\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 648709p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14448
-------------------------------------   ----- 
End-of-path arrival time (ps)           14448
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell34         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q        macrocell34   1250   1250  629887  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_6\/main_5  macrocell42  13198  14448  648709  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_6\/clock_0           macrocell42         0      0  RISE       1



++++ Path 266 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_28\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 648709p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14448
-------------------------------------   ----- 
End-of-path arrival time (ps)           14448
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell34         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q         macrocell34   1250   1250  629887  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_28\/main_5  macrocell64  13198  14448  648709  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_28\/clock_0          macrocell64         0      0  RISE       1



++++ Path 267 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_14\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 648718p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14438
-------------------------------------   ----- 
End-of-path arrival time (ps)           14438
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell34         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q         macrocell34   1250   1250  629887  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_14\/main_5  macrocell50  13188  14438  648718  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_14\/clock_0          macrocell50         0      0  RISE       1



++++ Path 268 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_42\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 648718p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14438
-------------------------------------   ----- 
End-of-path arrival time (ps)           14438
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell34         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q         macrocell34   1250   1250  629887  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_42\/main_5  macrocell78  13188  14438  648718  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_42\/clock_0          macrocell78         0      0  RISE       1



++++ Path 269 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_53\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 648718p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14438
-------------------------------------   ----- 
End-of-path arrival time (ps)           14438
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell34         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q         macrocell34   1250   1250  629887  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_53\/main_5  macrocell89  13188  14438  648718  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_53\/clock_0          macrocell89         0      0  RISE       1



++++ Path 270 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_61\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 648718p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14438
-------------------------------------   ----- 
End-of-path arrival time (ps)           14438
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell34         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q         macrocell34   1250   1250  629887  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_61\/main_5  macrocell97  13188  14438  648718  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_61\/clock_0          macrocell97         0      0  RISE       1



++++ Path 271 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_17\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 648807p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14350
-------------------------------------   ----- 
End-of-path arrival time (ps)           14350
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell30         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q         macrocell30   1250   1250  629824  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_17\/main_1  macrocell53  13100  14350  648807  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_17\/clock_0          macrocell53         0      0  RISE       1



++++ Path 272 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_29\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 648807p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14350
-------------------------------------   ----- 
End-of-path arrival time (ps)           14350
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell30         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q         macrocell30   1250   1250  629824  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_29\/main_1  macrocell65  13100  14350  648807  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_29\/clock_0          macrocell65         0      0  RISE       1



++++ Path 273 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_20\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 648810p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14347
-------------------------------------   ----- 
End-of-path arrival time (ps)           14347
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell30         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q         macrocell30   1250   1250  629824  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_20\/main_1  macrocell56  13097  14347  648810  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_20\/clock_0          macrocell56         0      0  RISE       1



++++ Path 274 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_31\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 648810p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14347
-------------------------------------   ----- 
End-of-path arrival time (ps)           14347
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell30         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q         macrocell30   1250   1250  629824  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_31\/main_1  macrocell67  13097  14347  648810  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_31\/clock_0          macrocell67         0      0  RISE       1



++++ Path 275 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_45\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 648810p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14347
-------------------------------------   ----- 
End-of-path arrival time (ps)           14347
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell30         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q         macrocell30   1250   1250  629824  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_45\/main_1  macrocell81  13097  14347  648810  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_45\/clock_0          macrocell81         0      0  RISE       1



++++ Path 276 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_12\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 648825p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14332
-------------------------------------   ----- 
End-of-path arrival time (ps)           14332
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell30         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q         macrocell30   1250   1250  629824  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_12\/main_1  macrocell48  13082  14332  648825  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_12\/clock_0          macrocell48         0      0  RISE       1



++++ Path 277 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_43\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 648825p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14332
-------------------------------------   ----- 
End-of-path arrival time (ps)           14332
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell30         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q         macrocell30   1250   1250  629824  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_43\/main_1  macrocell79  13082  14332  648825  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_43\/clock_0          macrocell79         0      0  RISE       1



++++ Path 278 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_49\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 648825p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14332
-------------------------------------   ----- 
End-of-path arrival time (ps)           14332
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell30         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q         macrocell30   1250   1250  629824  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_49\/main_1  macrocell85  13082  14332  648825  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_49\/clock_0          macrocell85         0      0  RISE       1



++++ Path 279 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_44\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 648828p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14328
-------------------------------------   ----- 
End-of-path arrival time (ps)           14328
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell30         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q         macrocell30   1250   1250  629824  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_44\/main_1  macrocell80  13078  14328  648828  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_44\/clock_0          macrocell80         0      0  RISE       1



++++ Path 280 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_46\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 648828p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14328
-------------------------------------   ----- 
End-of-path arrival time (ps)           14328
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell30         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q         macrocell30   1250   1250  629824  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_46\/main_1  macrocell82  13078  14328  648828  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_46\/clock_0          macrocell82         0      0  RISE       1



++++ Path 281 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_62\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 648828p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14328
-------------------------------------   ----- 
End-of-path arrival time (ps)           14328
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell30         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q         macrocell30   1250   1250  629824  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_62\/main_1  macrocell98  13078  14328  648828  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_62\/clock_0          macrocell98         0      0  RISE       1



++++ Path 282 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_4\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 649285p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13872
-------------------------------------   ----- 
End-of-path arrival time (ps)           13872
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell33         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q        macrocell33   1250   1250  627214  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_4\/main_4  macrocell40  12622  13872  649285  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_4\/clock_0           macrocell40         0      0  RISE       1



++++ Path 283 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_6\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 649285p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13872
-------------------------------------   ----- 
End-of-path arrival time (ps)           13872
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell33         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q        macrocell33   1250   1250  627214  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_6\/main_4  macrocell42  12622  13872  649285  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_6\/clock_0           macrocell42         0      0  RISE       1



++++ Path 284 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_28\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 649285p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13872
-------------------------------------   ----- 
End-of-path arrival time (ps)           13872
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell33         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q         macrocell33   1250   1250  627214  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_28\/main_4  macrocell64  12622  13872  649285  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_28\/clock_0          macrocell64         0      0  RISE       1



++++ Path 285 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_40\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 649576p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13581
-------------------------------------   ----- 
End-of-path arrival time (ps)           13581
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell32         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q         macrocell32   1250   1250  626967  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_40\/main_3  macrocell76  12331  13581  649576  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_40\/clock_0          macrocell76         0      0  RISE       1



++++ Path 286 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_48\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 649576p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13581
-------------------------------------   ----- 
End-of-path arrival time (ps)           13581
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell32         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q         macrocell32   1250   1250  626967  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_48\/main_3  macrocell84  12331  13581  649576  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_48\/clock_0          macrocell84         0      0  RISE       1



++++ Path 287 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_14\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 649582p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13575
-------------------------------------   ----- 
End-of-path arrival time (ps)           13575
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell33         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q         macrocell33   1250   1250  627214  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_14\/main_4  macrocell50  12325  13575  649582  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_14\/clock_0          macrocell50         0      0  RISE       1



++++ Path 288 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_42\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 649582p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13575
-------------------------------------   ----- 
End-of-path arrival time (ps)           13575
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell33         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q         macrocell33   1250   1250  627214  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_42\/main_4  macrocell78  12325  13575  649582  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_42\/clock_0          macrocell78         0      0  RISE       1



++++ Path 289 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_53\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 649582p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13575
-------------------------------------   ----- 
End-of-path arrival time (ps)           13575
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell33         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q         macrocell33   1250   1250  627214  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_53\/main_4  macrocell89  12325  13575  649582  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_53\/clock_0          macrocell89         0      0  RISE       1



++++ Path 290 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_61\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 649582p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13575
-------------------------------------   ----- 
End-of-path arrival time (ps)           13575
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell33         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q         macrocell33   1250   1250  627214  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_61\/main_4  macrocell97  12325  13575  649582  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_61\/clock_0          macrocell97         0      0  RISE       1



++++ Path 291 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_15\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 649582p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13575
-------------------------------------   ----- 
End-of-path arrival time (ps)           13575
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell32         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q         macrocell32   1250   1250  626967  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_15\/main_3  macrocell51  12325  13575  649582  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_15\/clock_0          macrocell51         0      0  RISE       1



++++ Path 292 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_35\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 649582p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13575
-------------------------------------   ----- 
End-of-path arrival time (ps)           13575
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell32         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q         macrocell32   1250   1250  626967  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_35\/main_3  macrocell71  12325  13575  649582  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_35\/clock_0          macrocell71         0      0  RISE       1



++++ Path 293 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_39\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 649582p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13575
-------------------------------------   ----- 
End-of-path arrival time (ps)           13575
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell32         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q         macrocell32   1250   1250  626967  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_39\/main_3  macrocell75  12325  13575  649582  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_39\/clock_0          macrocell75         0      0  RISE       1



++++ Path 294 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_51\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 649582p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13575
-------------------------------------   ----- 
End-of-path arrival time (ps)           13575
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell32         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q         macrocell32   1250   1250  626967  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_51\/main_3  macrocell87  12325  13575  649582  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_51\/clock_0          macrocell87         0      0  RISE       1



++++ Path 295 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_8\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 649588p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13568
-------------------------------------   ----- 
End-of-path arrival time (ps)           13568
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell32         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q        macrocell32   1250   1250  626967  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_8\/main_3  macrocell44  12318  13568  649588  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_8\/clock_0           macrocell44         0      0  RISE       1



++++ Path 296 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_18\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 649588p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13568
-------------------------------------   ----- 
End-of-path arrival time (ps)           13568
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell32         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q         macrocell32   1250   1250  626967  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_18\/main_3  macrocell54  12318  13568  649588  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_18\/clock_0          macrocell54         0      0  RISE       1



++++ Path 297 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_25\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 649588p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13568
-------------------------------------   ----- 
End-of-path arrival time (ps)           13568
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell32         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q         macrocell32   1250   1250  626967  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_25\/main_3  macrocell61  12318  13568  649588  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_25\/clock_0          macrocell61         0      0  RISE       1



++++ Path 298 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_36\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 649588p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13568
-------------------------------------   ----- 
End-of-path arrival time (ps)           13568
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell32         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q         macrocell32   1250   1250  626967  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_36\/main_3  macrocell72  12318  13568  649588  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_36\/clock_0          macrocell72         0      0  RISE       1



++++ Path 299 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_21\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 649592p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13565
-------------------------------------   ----- 
End-of-path arrival time (ps)           13565
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell32         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q         macrocell32   1250   1250  626967  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_21\/main_3  macrocell57  12315  13565  649592  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_21\/clock_0          macrocell57         0      0  RISE       1



++++ Path 300 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_26\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 649592p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13565
-------------------------------------   ----- 
End-of-path arrival time (ps)           13565
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell32         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q         macrocell32   1250   1250  626967  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_26\/main_3  macrocell62  12315  13565  649592  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_26\/clock_0          macrocell62         0      0  RISE       1



++++ Path 301 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_63\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 649592p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13565
-------------------------------------   ----- 
End-of-path arrival time (ps)           13565
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell32         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q         macrocell32   1250   1250  626967  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_63\/main_3  macrocell99  12315  13565  649592  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_63\/clock_0          macrocell99         0      0  RISE       1



++++ Path 302 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_40\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 649912p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13245
-------------------------------------   ----- 
End-of-path arrival time (ps)           13245
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell31         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q         macrocell31   1250   1250  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_40\/main_2  macrocell76  11995  13245  649912  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_40\/clock_0          macrocell76         0      0  RISE       1



++++ Path 303 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_48\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 649912p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13245
-------------------------------------   ----- 
End-of-path arrival time (ps)           13245
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell31         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q         macrocell31   1250   1250  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_48\/main_2  macrocell84  11995  13245  649912  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_48\/clock_0          macrocell84         0      0  RISE       1



++++ Path 304 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_15\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 649913p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13243
-------------------------------------   ----- 
End-of-path arrival time (ps)           13243
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell31         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q         macrocell31   1250   1250  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_15\/main_2  macrocell51  11993  13243  649913  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_15\/clock_0          macrocell51         0      0  RISE       1



++++ Path 305 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_35\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 649913p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13243
-------------------------------------   ----- 
End-of-path arrival time (ps)           13243
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell31         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q         macrocell31   1250   1250  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_35\/main_2  macrocell71  11993  13243  649913  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_35\/clock_0          macrocell71         0      0  RISE       1



++++ Path 306 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_39\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 649913p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13243
-------------------------------------   ----- 
End-of-path arrival time (ps)           13243
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell31         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q         macrocell31   1250   1250  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_39\/main_2  macrocell75  11993  13243  649913  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_39\/clock_0          macrocell75         0      0  RISE       1



++++ Path 307 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_51\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 649913p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13243
-------------------------------------   ----- 
End-of-path arrival time (ps)           13243
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell31         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q         macrocell31   1250   1250  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_51\/main_2  macrocell87  11993  13243  649913  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_51\/clock_0          macrocell87         0      0  RISE       1



++++ Path 308 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_21\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 649932p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13224
-------------------------------------   ----- 
End-of-path arrival time (ps)           13224
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell31         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q         macrocell31   1250   1250  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_21\/main_2  macrocell57  11974  13224  649932  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_21\/clock_0          macrocell57         0      0  RISE       1



++++ Path 309 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_26\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 649932p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13224
-------------------------------------   ----- 
End-of-path arrival time (ps)           13224
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell31         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q         macrocell31   1250   1250  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_26\/main_2  macrocell62  11974  13224  649932  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_26\/clock_0          macrocell62         0      0  RISE       1



++++ Path 310 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_63\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 649932p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13224
-------------------------------------   ----- 
End-of-path arrival time (ps)           13224
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell31         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q         macrocell31   1250   1250  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_63\/main_2  macrocell99  11974  13224  649932  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_63\/clock_0          macrocell99         0      0  RISE       1



++++ Path 311 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_8\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 649936p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13220
-------------------------------------   ----- 
End-of-path arrival time (ps)           13220
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell31         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q        macrocell31   1250   1250  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_8\/main_2  macrocell44  11970  13220  649936  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_8\/clock_0           macrocell44         0      0  RISE       1



++++ Path 312 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_18\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 649936p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13220
-------------------------------------   ----- 
End-of-path arrival time (ps)           13220
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell31         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q         macrocell31   1250   1250  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_18\/main_2  macrocell54  11970  13220  649936  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_18\/clock_0          macrocell54         0      0  RISE       1



++++ Path 313 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_25\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 649936p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13220
-------------------------------------   ----- 
End-of-path arrival time (ps)           13220
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell31         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q         macrocell31   1250   1250  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_25\/main_2  macrocell61  11970  13220  649936  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_25\/clock_0          macrocell61         0      0  RISE       1



++++ Path 314 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_36\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 649936p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13220
-------------------------------------   ----- 
End-of-path arrival time (ps)           13220
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell31         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q         macrocell31   1250   1250  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_36\/main_2  macrocell72  11970  13220  649936  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_36\/clock_0          macrocell72         0      0  RISE       1



++++ Path 315 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_14\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 650219p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12938
-------------------------------------   ----- 
End-of-path arrival time (ps)           12938
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell30         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q         macrocell30   1250   1250  629824  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_14\/main_1  macrocell50  11688  12938  650219  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_14\/clock_0          macrocell50         0      0  RISE       1



++++ Path 316 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_42\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 650219p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12938
-------------------------------------   ----- 
End-of-path arrival time (ps)           12938
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell30         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q         macrocell30   1250   1250  629824  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_42\/main_1  macrocell78  11688  12938  650219  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_42\/clock_0          macrocell78         0      0  RISE       1



++++ Path 317 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_53\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 650219p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12938
-------------------------------------   ----- 
End-of-path arrival time (ps)           12938
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell30         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q         macrocell30   1250   1250  629824  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_53\/main_1  macrocell89  11688  12938  650219  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_53\/clock_0          macrocell89         0      0  RISE       1



++++ Path 318 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_61\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 650219p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12938
-------------------------------------   ----- 
End-of-path arrival time (ps)           12938
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell30         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q         macrocell30   1250   1250  629824  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_61\/main_1  macrocell97  11688  12938  650219  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_61\/clock_0          macrocell97         0      0  RISE       1



++++ Path 319 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_44\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 650220p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12937
-------------------------------------   ----- 
End-of-path arrival time (ps)           12937
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell34         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q         macrocell34   1250   1250  629887  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_44\/main_5  macrocell80  11687  12937  650220  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_44\/clock_0          macrocell80         0      0  RISE       1



++++ Path 320 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_46\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 650220p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12937
-------------------------------------   ----- 
End-of-path arrival time (ps)           12937
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell34         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q         macrocell34   1250   1250  629887  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_46\/main_5  macrocell82  11687  12937  650220  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_46\/clock_0          macrocell82         0      0  RISE       1



++++ Path 321 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_62\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 650220p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12937
-------------------------------------   ----- 
End-of-path arrival time (ps)           12937
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell34         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q         macrocell34   1250   1250  629887  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_62\/main_5  macrocell98  11687  12937  650220  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_62\/clock_0          macrocell98         0      0  RISE       1



++++ Path 322 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_12\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 650416p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12741
-------------------------------------   ----- 
End-of-path arrival time (ps)           12741
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell35         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q         macrocell35   1250   1250  629319  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_12\/main_6  macrocell48  11491  12741  650416  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_12\/clock_0          macrocell48         0      0  RISE       1



++++ Path 323 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_43\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 650416p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12741
-------------------------------------   ----- 
End-of-path arrival time (ps)           12741
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell35         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q         macrocell35   1250   1250  629319  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_43\/main_6  macrocell79  11491  12741  650416  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_43\/clock_0          macrocell79         0      0  RISE       1



++++ Path 324 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_49\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 650416p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12741
-------------------------------------   ----- 
End-of-path arrival time (ps)           12741
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell35         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q         macrocell35   1250   1250  629319  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_49\/main_6  macrocell85  11491  12741  650416  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_49\/clock_0          macrocell85         0      0  RISE       1



++++ Path 325 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_20\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 650432p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12725
-------------------------------------   ----- 
End-of-path arrival time (ps)           12725
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell35         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q         macrocell35   1250   1250  629319  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_20\/main_6  macrocell56  11475  12725  650432  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_20\/clock_0          macrocell56         0      0  RISE       1



++++ Path 326 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_31\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 650432p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12725
-------------------------------------   ----- 
End-of-path arrival time (ps)           12725
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell35         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q         macrocell35   1250   1250  629319  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_31\/main_6  macrocell67  11475  12725  650432  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_31\/clock_0          macrocell67         0      0  RISE       1



++++ Path 327 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_45\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 650432p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12725
-------------------------------------   ----- 
End-of-path arrival time (ps)           12725
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell35         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q         macrocell35   1250   1250  629319  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_45\/main_6  macrocell81  11475  12725  650432  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_45\/clock_0          macrocell81         0      0  RISE       1



++++ Path 328 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_12\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 650498p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12659
-------------------------------------   ----- 
End-of-path arrival time (ps)           12659
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell34         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q         macrocell34   1250   1250  629887  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_12\/main_5  macrocell48  11409  12659  650498  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_12\/clock_0          macrocell48         0      0  RISE       1



++++ Path 329 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_43\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 650498p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12659
-------------------------------------   ----- 
End-of-path arrival time (ps)           12659
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell34         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q         macrocell34   1250   1250  629887  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_43\/main_5  macrocell79  11409  12659  650498  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_43\/clock_0          macrocell79         0      0  RISE       1



++++ Path 330 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_49\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 650498p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12659
-------------------------------------   ----- 
End-of-path arrival time (ps)           12659
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell34         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q         macrocell34   1250   1250  629887  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_49\/main_5  macrocell85  11409  12659  650498  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_49\/clock_0          macrocell85         0      0  RISE       1



++++ Path 331 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_21\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 650499p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12658
-------------------------------------   ----- 
End-of-path arrival time (ps)           12658
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell33         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q         macrocell33   1250   1250  627214  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_21\/main_4  macrocell57  11408  12658  650499  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_21\/clock_0          macrocell57         0      0  RISE       1



++++ Path 332 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_26\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 650499p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12658
-------------------------------------   ----- 
End-of-path arrival time (ps)           12658
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell33         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q         macrocell33   1250   1250  627214  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_26\/main_4  macrocell62  11408  12658  650499  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_26\/clock_0          macrocell62         0      0  RISE       1



++++ Path 333 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_63\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 650499p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12658
-------------------------------------   ----- 
End-of-path arrival time (ps)           12658
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell33         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q         macrocell33   1250   1250  627214  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_63\/main_4  macrocell99  11408  12658  650499  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_63\/clock_0          macrocell99         0      0  RISE       1



++++ Path 334 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_8\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 650500p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12657
-------------------------------------   ----- 
End-of-path arrival time (ps)           12657
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell33         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q        macrocell33   1250   1250  627214  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_8\/main_4  macrocell44  11407  12657  650500  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_8\/clock_0           macrocell44         0      0  RISE       1



++++ Path 335 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_18\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 650500p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12657
-------------------------------------   ----- 
End-of-path arrival time (ps)           12657
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell33         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q         macrocell33   1250   1250  627214  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_18\/main_4  macrocell54  11407  12657  650500  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_18\/clock_0          macrocell54         0      0  RISE       1



++++ Path 336 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_25\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 650500p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12657
-------------------------------------   ----- 
End-of-path arrival time (ps)           12657
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell33         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q         macrocell33   1250   1250  627214  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_25\/main_4  macrocell61  11407  12657  650500  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_25\/clock_0          macrocell61         0      0  RISE       1



++++ Path 337 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_36\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 650500p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12657
-------------------------------------   ----- 
End-of-path arrival time (ps)           12657
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell33         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q         macrocell33   1250   1250  627214  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_36\/main_4  macrocell72  11407  12657  650500  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_36\/clock_0          macrocell72         0      0  RISE       1



++++ Path 338 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_8\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 650502p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12655
-------------------------------------   ----- 
End-of-path arrival time (ps)           12655
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell30         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q        macrocell30   1250   1250  629824  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_8\/main_1  macrocell44  11405  12655  650502  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_8\/clock_0           macrocell44         0      0  RISE       1



++++ Path 339 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_18\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 650502p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12655
-------------------------------------   ----- 
End-of-path arrival time (ps)           12655
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell30         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q         macrocell30   1250   1250  629824  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_18\/main_1  macrocell54  11405  12655  650502  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_18\/clock_0          macrocell54         0      0  RISE       1



++++ Path 340 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_25\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 650502p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12655
-------------------------------------   ----- 
End-of-path arrival time (ps)           12655
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell30         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q         macrocell30   1250   1250  629824  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_25\/main_1  macrocell61  11405  12655  650502  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_25\/clock_0          macrocell61         0      0  RISE       1



++++ Path 341 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_36\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 650502p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12655
-------------------------------------   ----- 
End-of-path arrival time (ps)           12655
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell30         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q         macrocell30   1250   1250  629824  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_36\/main_1  macrocell72  11405  12655  650502  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_36\/clock_0          macrocell72         0      0  RISE       1



++++ Path 342 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_40\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 650522p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12635
-------------------------------------   ----- 
End-of-path arrival time (ps)           12635
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell33         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q         macrocell33   1250   1250  627214  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_40\/main_4  macrocell76  11385  12635  650522  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_40\/clock_0          macrocell76         0      0  RISE       1



++++ Path 343 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_48\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 650522p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12635
-------------------------------------   ----- 
End-of-path arrival time (ps)           12635
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell33         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q         macrocell33   1250   1250  627214  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_48\/main_4  macrocell84  11385  12635  650522  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_48\/clock_0          macrocell84         0      0  RISE       1



++++ Path 344 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_20\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 650527p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12630
-------------------------------------   ----- 
End-of-path arrival time (ps)           12630
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell34         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q         macrocell34   1250   1250  629887  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_20\/main_5  macrocell56  11380  12630  650527  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_20\/clock_0          macrocell56         0      0  RISE       1



++++ Path 345 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_31\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 650527p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12630
-------------------------------------   ----- 
End-of-path arrival time (ps)           12630
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell34         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q         macrocell34   1250   1250  629887  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_31\/main_5  macrocell67  11380  12630  650527  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_31\/clock_0          macrocell67         0      0  RISE       1



++++ Path 346 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_45\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 650527p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12630
-------------------------------------   ----- 
End-of-path arrival time (ps)           12630
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell34         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q         macrocell34   1250   1250  629887  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_45\/main_5  macrocell81  11380  12630  650527  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_45\/clock_0          macrocell81         0      0  RISE       1



++++ Path 347 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_15\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 650529p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12627
-------------------------------------   ----- 
End-of-path arrival time (ps)           12627
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell30         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q         macrocell30   1250   1250  629824  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_15\/main_1  macrocell51  11377  12627  650529  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_15\/clock_0          macrocell51         0      0  RISE       1



++++ Path 348 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_35\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 650529p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12627
-------------------------------------   ----- 
End-of-path arrival time (ps)           12627
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell30         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q         macrocell30   1250   1250  629824  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_35\/main_1  macrocell71  11377  12627  650529  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_35\/clock_0          macrocell71         0      0  RISE       1



++++ Path 349 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_39\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 650529p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12627
-------------------------------------   ----- 
End-of-path arrival time (ps)           12627
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell30         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q         macrocell30   1250   1250  629824  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_39\/main_1  macrocell75  11377  12627  650529  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_39\/clock_0          macrocell75         0      0  RISE       1



++++ Path 350 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_51\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 650529p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12627
-------------------------------------   ----- 
End-of-path arrival time (ps)           12627
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell30         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q         macrocell30   1250   1250  629824  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_51\/main_1  macrocell87  11377  12627  650529  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_51\/clock_0          macrocell87         0      0  RISE       1



++++ Path 351 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_44\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 650565p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12592
-------------------------------------   ----- 
End-of-path arrival time (ps)           12592
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell35         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q         macrocell35   1250   1250  629319  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_44\/main_6  macrocell80  11342  12592  650565  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_44\/clock_0          macrocell80         0      0  RISE       1



++++ Path 352 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_46\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 650565p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12592
-------------------------------------   ----- 
End-of-path arrival time (ps)           12592
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell35         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q         macrocell35   1250   1250  629319  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_46\/main_6  macrocell82  11342  12592  650565  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_46\/clock_0          macrocell82         0      0  RISE       1



++++ Path 353 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_62\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 650565p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12592
-------------------------------------   ----- 
End-of-path arrival time (ps)           12592
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell35         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q         macrocell35   1250   1250  629319  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_62\/main_6  macrocell98  11342  12592  650565  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_62\/clock_0          macrocell98         0      0  RISE       1



++++ Path 354 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_4\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 650776p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12381
-------------------------------------   ----- 
End-of-path arrival time (ps)           12381
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell30         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q        macrocell30   1250   1250  629824  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_4\/main_1  macrocell40  11131  12381  650776  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_4\/clock_0           macrocell40         0      0  RISE       1



++++ Path 355 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_6\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 650776p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12381
-------------------------------------   ----- 
End-of-path arrival time (ps)           12381
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell30         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q        macrocell30   1250   1250  629824  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_6\/main_1  macrocell42  11131  12381  650776  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_6\/clock_0           macrocell42         0      0  RISE       1



++++ Path 356 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_28\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 650776p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12381
-------------------------------------   ----- 
End-of-path arrival time (ps)           12381
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell30         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q         macrocell30   1250   1250  629824  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_28\/main_1  macrocell64  11131  12381  650776  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_28\/clock_0          macrocell64         0      0  RISE       1



++++ Path 357 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_15\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 650794p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12363
-------------------------------------   ----- 
End-of-path arrival time (ps)           12363
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell33         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q         macrocell33   1250   1250  627214  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_15\/main_4  macrocell51  11113  12363  650794  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_15\/clock_0          macrocell51         0      0  RISE       1



++++ Path 358 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_35\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 650794p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12363
-------------------------------------   ----- 
End-of-path arrival time (ps)           12363
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell33         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q         macrocell33   1250   1250  627214  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_35\/main_4  macrocell71  11113  12363  650794  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_35\/clock_0          macrocell71         0      0  RISE       1



++++ Path 359 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_39\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 650794p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12363
-------------------------------------   ----- 
End-of-path arrival time (ps)           12363
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell33         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q         macrocell33   1250   1250  627214  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_39\/main_4  macrocell75  11113  12363  650794  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_39\/clock_0          macrocell75         0      0  RISE       1



++++ Path 360 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_51\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 650794p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12363
-------------------------------------   ----- 
End-of-path arrival time (ps)           12363
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell33         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q         macrocell33   1250   1250  627214  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_51\/main_4  macrocell87  11113  12363  650794  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_51\/clock_0          macrocell87         0      0  RISE       1



++++ Path 361 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_9\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 650971p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12186
-------------------------------------   ----- 
End-of-path arrival time (ps)           12186
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell31         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q        macrocell31   1250   1250  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_9\/main_2  macrocell45  10936  12186  650971  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_9\/clock_0           macrocell45         0      0  RISE       1



++++ Path 362 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_10\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 650971p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12186
-------------------------------------   ----- 
End-of-path arrival time (ps)           12186
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell31         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q         macrocell31   1250   1250  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_10\/main_2  macrocell46  10936  12186  650971  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_10\/clock_0          macrocell46         0      0  RISE       1



++++ Path 363 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_54\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 650971p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12186
-------------------------------------   ----- 
End-of-path arrival time (ps)           12186
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell31         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q         macrocell31   1250   1250  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_54\/main_2  macrocell90  10936  12186  650971  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_54\/clock_0          macrocell90         0      0  RISE       1



++++ Path 364 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_0\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 650980p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12177
-------------------------------------   ----- 
End-of-path arrival time (ps)           12177
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell31         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q        macrocell31   1250   1250  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_0\/main_2  macrocell36  10927  12177  650980  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_0\/clock_0           macrocell36         0      0  RISE       1



++++ Path 365 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_1\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 650980p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12177
-------------------------------------   ----- 
End-of-path arrival time (ps)           12177
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell31         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q        macrocell31   1250   1250  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_1\/main_2  macrocell37  10927  12177  650980  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_1\/clock_0           macrocell37         0      0  RISE       1



++++ Path 366 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_2\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 650980p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12177
-------------------------------------   ----- 
End-of-path arrival time (ps)           12177
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell31         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q        macrocell31   1250   1250  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_2\/main_2  macrocell38  10927  12177  650980  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_2\/clock_0           macrocell38         0      0  RISE       1



++++ Path 367 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_3\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 650980p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12177
-------------------------------------   ----- 
End-of-path arrival time (ps)           12177
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell31         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q        macrocell31   1250   1250  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_3\/main_2  macrocell39  10927  12177  650980  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_3\/clock_0           macrocell39         0      0  RISE       1



++++ Path 368 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_4\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 651035p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12122
-------------------------------------   ----- 
End-of-path arrival time (ps)           12122
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell32         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q        macrocell32   1250   1250  626967  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_4\/main_3  macrocell40  10872  12122  651035  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_4\/clock_0           macrocell40         0      0  RISE       1



++++ Path 369 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_6\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 651035p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12122
-------------------------------------   ----- 
End-of-path arrival time (ps)           12122
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell32         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q        macrocell32   1250   1250  626967  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_6\/main_3  macrocell42  10872  12122  651035  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_6\/clock_0           macrocell42         0      0  RISE       1



++++ Path 370 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_28\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 651035p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12122
-------------------------------------   ----- 
End-of-path arrival time (ps)           12122
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell32         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q         macrocell32   1250   1250  626967  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_28\/main_3  macrocell64  10872  12122  651035  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_28\/clock_0          macrocell64         0      0  RISE       1



++++ Path 371 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_14\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 651044p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12113
-------------------------------------   ----- 
End-of-path arrival time (ps)           12113
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell32         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q         macrocell32   1250   1250  626967  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_14\/main_3  macrocell50  10863  12113  651044  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_14\/clock_0          macrocell50         0      0  RISE       1



++++ Path 372 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_42\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 651044p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12113
-------------------------------------   ----- 
End-of-path arrival time (ps)           12113
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell32         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q         macrocell32   1250   1250  626967  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_42\/main_3  macrocell78  10863  12113  651044  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_42\/clock_0          macrocell78         0      0  RISE       1



++++ Path 373 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_53\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 651044p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12113
-------------------------------------   ----- 
End-of-path arrival time (ps)           12113
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell32         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q         macrocell32   1250   1250  626967  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_53\/main_3  macrocell89  10863  12113  651044  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_53\/clock_0          macrocell89         0      0  RISE       1



++++ Path 374 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_61\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 651044p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12113
-------------------------------------   ----- 
End-of-path arrival time (ps)           12113
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell32         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q         macrocell32   1250   1250  626967  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_61\/main_3  macrocell97  10863  12113  651044  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_61\/clock_0          macrocell97         0      0  RISE       1



++++ Path 375 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_8\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 651073p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12083
-------------------------------------   ----- 
End-of-path arrival time (ps)           12083
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell35         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q        macrocell35   1250   1250  629319  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_8\/main_6  macrocell44  10833  12083  651073  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_8\/clock_0           macrocell44         0      0  RISE       1



++++ Path 376 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_18\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 651073p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12083
-------------------------------------   ----- 
End-of-path arrival time (ps)           12083
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell35         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q         macrocell35   1250   1250  629319  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_18\/main_6  macrocell54  10833  12083  651073  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_18\/clock_0          macrocell54         0      0  RISE       1



++++ Path 377 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_25\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 651073p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12083
-------------------------------------   ----- 
End-of-path arrival time (ps)           12083
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell35         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q         macrocell35   1250   1250  629319  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_25\/main_6  macrocell61  10833  12083  651073  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_25\/clock_0          macrocell61         0      0  RISE       1



++++ Path 378 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_36\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 651073p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12083
-------------------------------------   ----- 
End-of-path arrival time (ps)           12083
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell35         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q         macrocell35   1250   1250  629319  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_36\/main_6  macrocell72  10833  12083  651073  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_36\/clock_0          macrocell72         0      0  RISE       1



++++ Path 379 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_17\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 651147p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12010
-------------------------------------   ----- 
End-of-path arrival time (ps)           12010
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell34         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q         macrocell34   1250   1250  629887  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_17\/main_5  macrocell53  10760  12010  651147  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_17\/clock_0          macrocell53         0      0  RISE       1



++++ Path 380 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_29\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 651147p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12010
-------------------------------------   ----- 
End-of-path arrival time (ps)           12010
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell34         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q         macrocell34   1250   1250  629887  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_29\/main_5  macrocell65  10760  12010  651147  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_29\/clock_0          macrocell65         0      0  RISE       1



++++ Path 381 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_17\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 651156p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12000
-------------------------------------   ----- 
End-of-path arrival time (ps)           12000
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell35         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q         macrocell35   1250   1250  629319  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_17\/main_6  macrocell53  10750  12000  651156  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_17\/clock_0          macrocell53         0      0  RISE       1



++++ Path 382 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_29\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 651156p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12000
-------------------------------------   ----- 
End-of-path arrival time (ps)           12000
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell35         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q         macrocell35   1250   1250  629319  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_29\/main_6  macrocell65  10750  12000  651156  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_29\/clock_0          macrocell65         0      0  RISE       1



++++ Path 383 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_40\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 651206p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11951
-------------------------------------   ----- 
End-of-path arrival time (ps)           11951
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell30         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q         macrocell30   1250   1250  629824  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_40\/main_1  macrocell76  10701  11951  651206  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_40\/clock_0          macrocell76         0      0  RISE       1



++++ Path 384 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_48\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 651206p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11951
-------------------------------------   ----- 
End-of-path arrival time (ps)           11951
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell30         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q         macrocell30   1250   1250  629824  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_48\/main_1  macrocell84  10701  11951  651206  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_48\/clock_0          macrocell84         0      0  RISE       1



++++ Path 385 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_4\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 651370p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11787
-------------------------------------   ----- 
End-of-path arrival time (ps)           11787
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell31         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q        macrocell31   1250   1250  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_4\/main_2  macrocell40  10537  11787  651370  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_4\/clock_0           macrocell40         0      0  RISE       1



++++ Path 386 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_6\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 651370p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11787
-------------------------------------   ----- 
End-of-path arrival time (ps)           11787
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell31         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q        macrocell31   1250   1250  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_6\/main_2  macrocell42  10537  11787  651370  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_6\/clock_0           macrocell42         0      0  RISE       1



++++ Path 387 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_28\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 651370p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11787
-------------------------------------   ----- 
End-of-path arrival time (ps)           11787
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell31         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q         macrocell31   1250   1250  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_28\/main_2  macrocell64  10537  11787  651370  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_28\/clock_0          macrocell64         0      0  RISE       1



++++ Path 388 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_14\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 651381p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11775
-------------------------------------   ----- 
End-of-path arrival time (ps)           11775
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell31         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q         macrocell31   1250   1250  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_14\/main_2  macrocell50  10525  11775  651381  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_14\/clock_0          macrocell50         0      0  RISE       1



++++ Path 389 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_42\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 651381p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11775
-------------------------------------   ----- 
End-of-path arrival time (ps)           11775
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell31         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q         macrocell31   1250   1250  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_42\/main_2  macrocell78  10525  11775  651381  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_42\/clock_0          macrocell78         0      0  RISE       1



++++ Path 390 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_53\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 651381p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11775
-------------------------------------   ----- 
End-of-path arrival time (ps)           11775
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell31         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q         macrocell31   1250   1250  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_53\/main_2  macrocell89  10525  11775  651381  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_53\/clock_0          macrocell89         0      0  RISE       1



++++ Path 391 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_61\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 651381p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11775
-------------------------------------   ----- 
End-of-path arrival time (ps)           11775
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell31         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q         macrocell31   1250   1250  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_61\/main_2  macrocell97  10525  11775  651381  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_61\/clock_0          macrocell97         0      0  RISE       1



++++ Path 392 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_15\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 651631p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11526
-------------------------------------   ----- 
End-of-path arrival time (ps)           11526
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell35         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q         macrocell35   1250   1250  629319  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_15\/main_6  macrocell51  10276  11526  651631  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_15\/clock_0          macrocell51         0      0  RISE       1



++++ Path 393 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_35\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 651631p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11526
-------------------------------------   ----- 
End-of-path arrival time (ps)           11526
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell35         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q         macrocell35   1250   1250  629319  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_35\/main_6  macrocell71  10276  11526  651631  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_35\/clock_0          macrocell71         0      0  RISE       1



++++ Path 394 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_39\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 651631p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11526
-------------------------------------   ----- 
End-of-path arrival time (ps)           11526
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell35         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q         macrocell35   1250   1250  629319  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_39\/main_6  macrocell75  10276  11526  651631  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_39\/clock_0          macrocell75         0      0  RISE       1



++++ Path 395 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_51\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 651631p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11526
-------------------------------------   ----- 
End-of-path arrival time (ps)           11526
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell35         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q         macrocell35   1250   1250  629319  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_51\/main_6  macrocell87  10276  11526  651631  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_51\/clock_0          macrocell87         0      0  RISE       1



++++ Path 396 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_21\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 651730p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11427
-------------------------------------   ----- 
End-of-path arrival time (ps)           11427
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell30         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q         macrocell30   1250   1250  629824  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_21\/main_1  macrocell57  10177  11427  651730  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_21\/clock_0          macrocell57         0      0  RISE       1



++++ Path 397 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_26\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 651730p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11427
-------------------------------------   ----- 
End-of-path arrival time (ps)           11427
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell30         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q         macrocell30   1250   1250  629824  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_26\/main_1  macrocell62  10177  11427  651730  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_26\/clock_0          macrocell62         0      0  RISE       1



++++ Path 398 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_63\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 651730p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11427
-------------------------------------   ----- 
End-of-path arrival time (ps)           11427
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell30         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q         macrocell30   1250   1250  629824  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_63\/main_1  macrocell99  10177  11427  651730  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_63\/clock_0          macrocell99         0      0  RISE       1



++++ Path 399 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_22\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 651859p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11298
-------------------------------------   ----- 
End-of-path arrival time (ps)           11298
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell31         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q         macrocell31   1250   1250  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_22\/main_2  macrocell58  10048  11298  651859  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_22\/clock_0          macrocell58         0      0  RISE       1



++++ Path 400 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_30\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 651859p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11298
-------------------------------------   ----- 
End-of-path arrival time (ps)           11298
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell31         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q         macrocell31   1250   1250  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_30\/main_2  macrocell66  10048  11298  651859  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_30\/clock_0          macrocell66         0      0  RISE       1



++++ Path 401 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_50\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 651859p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11298
-------------------------------------   ----- 
End-of-path arrival time (ps)           11298
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell31         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q         macrocell31   1250   1250  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_50\/main_2  macrocell86  10048  11298  651859  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_50\/clock_0          macrocell86         0      0  RISE       1



++++ Path 402 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_34\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 651867p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11290
-------------------------------------   ----- 
End-of-path arrival time (ps)           11290
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell31         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q         macrocell31   1250   1250  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_34\/main_2  macrocell70  10040  11290  651867  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_34\/clock_0          macrocell70         0      0  RISE       1



++++ Path 403 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_52\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 651867p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11290
-------------------------------------   ----- 
End-of-path arrival time (ps)           11290
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell31         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q         macrocell31   1250   1250  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_52\/main_2  macrocell88  10040  11290  651867  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_52\/clock_0          macrocell88         0      0  RISE       1



++++ Path 404 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_56\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 651867p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11290
-------------------------------------   ----- 
End-of-path arrival time (ps)           11290
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell31         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q         macrocell31   1250   1250  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_56\/main_2  macrocell92  10040  11290  651867  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_56\/clock_0          macrocell92         0      0  RISE       1



++++ Path 405 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_40\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 652038p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11119
-------------------------------------   ----- 
End-of-path arrival time (ps)           11119
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell35         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q         macrocell35   1250   1250  629319  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_40\/main_6  macrocell76   9869  11119  652038  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_40\/clock_0          macrocell76         0      0  RISE       1



++++ Path 406 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_48\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 652038p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11119
-------------------------------------   ----- 
End-of-path arrival time (ps)           11119
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell35         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q         macrocell35   1250   1250  629319  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_48\/main_6  macrocell84   9869  11119  652038  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_48\/clock_0          macrocell84         0      0  RISE       1



++++ Path 407 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_0\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 652063p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11094
-------------------------------------   ----- 
End-of-path arrival time (ps)           11094
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell33         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q        macrocell33   1250   1250  627214  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_0\/main_4  macrocell36   9844  11094  652063  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_0\/clock_0           macrocell36         0      0  RISE       1



++++ Path 408 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_1\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 652063p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11094
-------------------------------------   ----- 
End-of-path arrival time (ps)           11094
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell33         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q        macrocell33   1250   1250  627214  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_1\/main_4  macrocell37   9844  11094  652063  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_1\/clock_0           macrocell37         0      0  RISE       1



++++ Path 409 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_2\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 652063p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11094
-------------------------------------   ----- 
End-of-path arrival time (ps)           11094
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell33         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q        macrocell33   1250   1250  627214  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_2\/main_4  macrocell38   9844  11094  652063  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_2\/clock_0           macrocell38         0      0  RISE       1



++++ Path 410 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_3\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 652063p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11094
-------------------------------------   ----- 
End-of-path arrival time (ps)           11094
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell33         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q        macrocell33   1250   1250  627214  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_3\/main_4  macrocell39   9844  11094  652063  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_3\/clock_0           macrocell39         0      0  RISE       1



++++ Path 411 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_9\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 652074p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11083
-------------------------------------   ----- 
End-of-path arrival time (ps)           11083
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell33         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q        macrocell33   1250   1250  627214  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_9\/main_4  macrocell45   9833  11083  652074  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_9\/clock_0           macrocell45         0      0  RISE       1



++++ Path 412 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_10\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 652074p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11083
-------------------------------------   ----- 
End-of-path arrival time (ps)           11083
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell33         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q         macrocell33   1250   1250  627214  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_10\/main_4  macrocell46   9833  11083  652074  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_10\/clock_0          macrocell46         0      0  RISE       1



++++ Path 413 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_54\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 652074p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11083
-------------------------------------   ----- 
End-of-path arrival time (ps)           11083
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell33         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q         macrocell33   1250   1250  627214  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_54\/main_4  macrocell90   9833  11083  652074  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_54\/clock_0          macrocell90         0      0  RISE       1



++++ Path 414 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_21\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 652080p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11077
-------------------------------------   ----- 
End-of-path arrival time (ps)           11077
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell35         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q         macrocell35   1250   1250  629319  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_21\/main_6  macrocell57   9827  11077  652080  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_21\/clock_0          macrocell57         0      0  RISE       1



++++ Path 415 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_26\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 652080p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11077
-------------------------------------   ----- 
End-of-path arrival time (ps)           11077
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell35         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q         macrocell35   1250   1250  629319  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_26\/main_6  macrocell62   9827  11077  652080  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_26\/clock_0          macrocell62         0      0  RISE       1



++++ Path 416 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_63\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 652080p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11077
-------------------------------------   ----- 
End-of-path arrival time (ps)           11077
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell35         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q         macrocell35   1250   1250  629319  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_63\/main_6  macrocell99   9827  11077  652080  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_63\/clock_0          macrocell99         0      0  RISE       1



++++ Path 417 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_17\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 652082p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11075
-------------------------------------   ----- 
End-of-path arrival time (ps)           11075
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell32         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q         macrocell32   1250   1250  626967  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_17\/main_3  macrocell53   9825  11075  652082  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_17\/clock_0          macrocell53         0      0  RISE       1



++++ Path 418 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_29\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 652082p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11075
-------------------------------------   ----- 
End-of-path arrival time (ps)           11075
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell32         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q         macrocell32   1250   1250  626967  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_29\/main_3  macrocell65   9825  11075  652082  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_29\/clock_0          macrocell65         0      0  RISE       1



++++ Path 419 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_20\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 652082p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11074
-------------------------------------   ----- 
End-of-path arrival time (ps)           11074
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell32         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q         macrocell32   1250   1250  626967  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_20\/main_3  macrocell56   9824  11074  652082  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_20\/clock_0          macrocell56         0      0  RISE       1



++++ Path 420 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_31\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 652082p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11074
-------------------------------------   ----- 
End-of-path arrival time (ps)           11074
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell32         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q         macrocell32   1250   1250  626967  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_31\/main_3  macrocell67   9824  11074  652082  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_31\/clock_0          macrocell67         0      0  RISE       1



++++ Path 421 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_45\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 652082p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11074
-------------------------------------   ----- 
End-of-path arrival time (ps)           11074
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell32         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q         macrocell32   1250   1250  626967  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_45\/main_3  macrocell81   9824  11074  652082  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_45\/clock_0          macrocell81         0      0  RISE       1



++++ Path 422 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_12\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 652094p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11062
-------------------------------------   ----- 
End-of-path arrival time (ps)           11062
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell32         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q         macrocell32   1250   1250  626967  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_12\/main_3  macrocell48   9812  11062  652094  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_12\/clock_0          macrocell48         0      0  RISE       1



++++ Path 423 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_43\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 652094p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11062
-------------------------------------   ----- 
End-of-path arrival time (ps)           11062
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell32         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q         macrocell32   1250   1250  626967  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_43\/main_3  macrocell79   9812  11062  652094  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_43\/clock_0          macrocell79         0      0  RISE       1



++++ Path 424 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_49\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 652094p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11062
-------------------------------------   ----- 
End-of-path arrival time (ps)           11062
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell32         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q         macrocell32   1250   1250  626967  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_49\/main_3  macrocell85   9812  11062  652094  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_49\/clock_0          macrocell85         0      0  RISE       1



++++ Path 425 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_44\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 652099p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11058
-------------------------------------   ----- 
End-of-path arrival time (ps)           11058
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell32         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q         macrocell32   1250   1250  626967  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_44\/main_3  macrocell80   9808  11058  652099  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_44\/clock_0          macrocell80         0      0  RISE       1



++++ Path 426 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_46\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 652099p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11058
-------------------------------------   ----- 
End-of-path arrival time (ps)           11058
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell32         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q         macrocell32   1250   1250  626967  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_46\/main_3  macrocell82   9808  11058  652099  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_46\/clock_0          macrocell82         0      0  RISE       1



++++ Path 427 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_62\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 652099p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11058
-------------------------------------   ----- 
End-of-path arrival time (ps)           11058
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell32         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q         macrocell32   1250   1250  626967  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_62\/main_3  macrocell98   9808  11058  652099  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_62\/clock_0          macrocell98         0      0  RISE       1



++++ Path 428 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:bSAR_SEQ:CtrlReg\/control_1
Path End       : \ADC_SAR_Seq:bSAR_SEQ:ChannelCounter\/enable
Capture Clock  : \ADC_SAR_Seq:bSAR_SEQ:ChannelCounter\/clock
Path slack     : 652237p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -4060
------------------------------------------------   ------ 
End-of-path required time (ps)                     662607

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10370
-------------------------------------   ----- 
End-of-path arrival time (ps)           10370
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:bSAR_SEQ:CtrlReg\/clock                       controlcell1        0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:bSAR_SEQ:CtrlReg\/control_1      controlcell1   1210   1210  652237  RISE       1
\ADC_SAR_Seq:bSAR_SEQ:cnt_enable\/main_1      macrocell7     2886   4096  652237  RISE       1
\ADC_SAR_Seq:bSAR_SEQ:cnt_enable\/q           macrocell7     3350   7446  652237  RISE       1
\ADC_SAR_Seq:bSAR_SEQ:ChannelCounter\/enable  count7cell     2924  10370  652237  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:bSAR_SEQ:ChannelCounter\/clock                count7cell          0      0  RISE       1



++++ Path 429 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_32\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 652306p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10850
-------------------------------------   ----- 
End-of-path arrival time (ps)           10850
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell32         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q         macrocell32   1250   1250  626967  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_32\/main_3  macrocell68   9600  10850  652306  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_32\/clock_0          macrocell68         0      0  RISE       1



++++ Path 430 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_47\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 652306p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10850
-------------------------------------   ----- 
End-of-path arrival time (ps)           10850
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell32         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q         macrocell32   1250   1250  626967  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_47\/main_3  macrocell83   9600  10850  652306  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_47\/clock_0          macrocell83         0      0  RISE       1



++++ Path 431 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_55\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 652306p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10850
-------------------------------------   ----- 
End-of-path arrival time (ps)           10850
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell32         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q         macrocell32   1250   1250  626967  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_55\/main_3  macrocell91   9600  10850  652306  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_55\/clock_0          macrocell91         0      0  RISE       1



++++ Path 432 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_60\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 652306p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10850
-------------------------------------   ----- 
End-of-path arrival time (ps)           10850
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell32         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q         macrocell32   1250   1250  626967  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_60\/main_3  macrocell96   9600  10850  652306  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_60\/clock_0          macrocell96         0      0  RISE       1



++++ Path 433 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_34\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 652367p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10790
-------------------------------------   ----- 
End-of-path arrival time (ps)           10790
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell32         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q         macrocell32   1250   1250  626967  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_34\/main_3  macrocell70   9540  10790  652367  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_34\/clock_0          macrocell70         0      0  RISE       1



++++ Path 434 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_52\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 652367p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10790
-------------------------------------   ----- 
End-of-path arrival time (ps)           10790
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell32         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q         macrocell32   1250   1250  626967  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_52\/main_3  macrocell88   9540  10790  652367  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_52\/clock_0          macrocell88         0      0  RISE       1



++++ Path 435 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_56\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 652367p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10790
-------------------------------------   ----- 
End-of-path arrival time (ps)           10790
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell32         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q         macrocell32   1250   1250  626967  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_56\/main_3  macrocell92   9540  10790  652367  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_56\/clock_0          macrocell92         0      0  RISE       1



++++ Path 436 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_44\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 652472p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10684
-------------------------------------   ----- 
End-of-path arrival time (ps)           10684
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell31         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q         macrocell31   1250   1250  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_44\/main_2  macrocell80   9434  10684  652472  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_44\/clock_0          macrocell80         0      0  RISE       1



++++ Path 437 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_46\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 652472p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10684
-------------------------------------   ----- 
End-of-path arrival time (ps)           10684
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell31         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q         macrocell31   1250   1250  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_46\/main_2  macrocell82   9434  10684  652472  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_46\/clock_0          macrocell82         0      0  RISE       1



++++ Path 438 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_62\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 652472p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10684
-------------------------------------   ----- 
End-of-path arrival time (ps)           10684
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell31         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q         macrocell31   1250   1250  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_62\/main_2  macrocell98   9434  10684  652472  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_62\/clock_0          macrocell98         0      0  RISE       1



++++ Path 439 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_17\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 652482p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10674
-------------------------------------   ----- 
End-of-path arrival time (ps)           10674
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell31         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q         macrocell31   1250   1250  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_17\/main_2  macrocell53   9424  10674  652482  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_17\/clock_0          macrocell53         0      0  RISE       1



++++ Path 440 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_29\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 652482p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10674
-------------------------------------   ----- 
End-of-path arrival time (ps)           10674
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell31         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q         macrocell31   1250   1250  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_29\/main_2  macrocell65   9424  10674  652482  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_29\/clock_0          macrocell65         0      0  RISE       1



++++ Path 441 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_20\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 652484p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10673
-------------------------------------   ----- 
End-of-path arrival time (ps)           10673
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell31         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q         macrocell31   1250   1250  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_20\/main_2  macrocell56   9423  10673  652484  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_20\/clock_0          macrocell56         0      0  RISE       1



++++ Path 442 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_31\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 652484p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10673
-------------------------------------   ----- 
End-of-path arrival time (ps)           10673
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell31         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q         macrocell31   1250   1250  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_31\/main_2  macrocell67   9423  10673  652484  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_31\/clock_0          macrocell67         0      0  RISE       1



++++ Path 443 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_45\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 652484p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10673
-------------------------------------   ----- 
End-of-path arrival time (ps)           10673
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell31         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q         macrocell31   1250   1250  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_45\/main_2  macrocell81   9423  10673  652484  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_45\/clock_0          macrocell81         0      0  RISE       1



++++ Path 444 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_12\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 652813p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10344
-------------------------------------   ----- 
End-of-path arrival time (ps)           10344
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell31         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q         macrocell31   1250   1250  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_12\/main_2  macrocell48   9094  10344  652813  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_12\/clock_0          macrocell48         0      0  RISE       1



++++ Path 445 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_43\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 652813p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10344
-------------------------------------   ----- 
End-of-path arrival time (ps)           10344
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell31         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q         macrocell31   1250   1250  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_43\/main_2  macrocell79   9094  10344  652813  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_43\/clock_0          macrocell79         0      0  RISE       1



++++ Path 446 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_49\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 652813p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10344
-------------------------------------   ----- 
End-of-path arrival time (ps)           10344
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell31         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q         macrocell31   1250   1250  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_49\/main_2  macrocell85   9094  10344  652813  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_49\/clock_0          macrocell85         0      0  RISE       1



++++ Path 447 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_9\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 652861p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10296
-------------------------------------   ----- 
End-of-path arrival time (ps)           10296
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell32         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q        macrocell32   1250   1250  626967  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_9\/main_3  macrocell45   9046  10296  652861  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_9\/clock_0           macrocell45         0      0  RISE       1



++++ Path 448 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_10\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 652861p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10296
-------------------------------------   ----- 
End-of-path arrival time (ps)           10296
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell32         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q         macrocell32   1250   1250  626967  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_10\/main_3  macrocell46   9046  10296  652861  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_10\/clock_0          macrocell46         0      0  RISE       1



++++ Path 449 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_54\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 652861p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10296
-------------------------------------   ----- 
End-of-path arrival time (ps)           10296
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell32         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q         macrocell32   1250   1250  626967  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_54\/main_3  macrocell90   9046  10296  652861  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_54\/clock_0          macrocell90         0      0  RISE       1



++++ Path 450 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_5\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 653021p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10136
-------------------------------------   ----- 
End-of-path arrival time (ps)           10136
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell32         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q        macrocell32   1250   1250  626967  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_5\/main_3  macrocell41   8886  10136  653021  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_5\/clock_0           macrocell41         0      0  RISE       1



++++ Path 451 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_27\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 653021p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10136
-------------------------------------   ----- 
End-of-path arrival time (ps)           10136
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell32         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q         macrocell32   1250   1250  626967  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_27\/main_3  macrocell63   8886  10136  653021  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_27\/clock_0          macrocell63         0      0  RISE       1



++++ Path 452 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_33\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 653021p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10136
-------------------------------------   ----- 
End-of-path arrival time (ps)           10136
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell32         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q         macrocell32   1250   1250  626967  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_33\/main_3  macrocell69   8886  10136  653021  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_33\/clock_0          macrocell69         0      0  RISE       1



++++ Path 453 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_34\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 653110p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10047
-------------------------------------   ----- 
End-of-path arrival time (ps)           10047
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell33         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q         macrocell33   1250   1250  627214  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_34\/main_4  macrocell70   8797  10047  653110  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_34\/clock_0          macrocell70         0      0  RISE       1



++++ Path 454 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_52\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 653110p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10047
-------------------------------------   ----- 
End-of-path arrival time (ps)           10047
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell33         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q         macrocell33   1250   1250  627214  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_52\/main_4  macrocell88   8797  10047  653110  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_52\/clock_0          macrocell88         0      0  RISE       1



++++ Path 455 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_56\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 653110p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10047
-------------------------------------   ----- 
End-of-path arrival time (ps)           10047
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell33         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q         macrocell33   1250   1250  627214  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_56\/main_4  macrocell92   8797  10047  653110  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_56\/clock_0          macrocell92         0      0  RISE       1



++++ Path 456 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_22\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 653117p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10039
-------------------------------------   ----- 
End-of-path arrival time (ps)           10039
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell33         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q         macrocell33   1250   1250  627214  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_22\/main_4  macrocell58   8789  10039  653117  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_22\/clock_0          macrocell58         0      0  RISE       1



++++ Path 457 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_30\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 653117p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10039
-------------------------------------   ----- 
End-of-path arrival time (ps)           10039
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell33         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q         macrocell33   1250   1250  627214  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_30\/main_4  macrocell66   8789  10039  653117  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_30\/clock_0          macrocell66         0      0  RISE       1



++++ Path 458 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_50\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 653117p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10039
-------------------------------------   ----- 
End-of-path arrival time (ps)           10039
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell33         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q         macrocell33   1250   1250  627214  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_50\/main_4  macrocell86   8789  10039  653117  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_50\/clock_0          macrocell86         0      0  RISE       1



++++ Path 459 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_5\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 653268p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9888
-------------------------------------   ---- 
End-of-path arrival time (ps)           9888
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell31         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q        macrocell31   1250   1250  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_5\/main_2  macrocell41   8638   9888  653268  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_5\/clock_0           macrocell41         0      0  RISE       1



++++ Path 460 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_27\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 653268p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9888
-------------------------------------   ---- 
End-of-path arrival time (ps)           9888
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell31         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q         macrocell31   1250   1250  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_27\/main_2  macrocell63   8638   9888  653268  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_27\/clock_0          macrocell63         0      0  RISE       1



++++ Path 461 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_33\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 653268p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9888
-------------------------------------   ---- 
End-of-path arrival time (ps)           9888
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell31         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q         macrocell31   1250   1250  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_33\/main_2  macrocell69   8638   9888  653268  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_33\/clock_0          macrocell69         0      0  RISE       1



++++ Path 462 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_4\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 653854p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9303
-------------------------------------   ---- 
End-of-path arrival time (ps)           9303
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell35         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q        macrocell35   1250   1250  629319  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_4\/main_6  macrocell40   8053   9303  653854  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_4\/clock_0           macrocell40         0      0  RISE       1



++++ Path 463 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_6\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 653854p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9303
-------------------------------------   ---- 
End-of-path arrival time (ps)           9303
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell35         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q        macrocell35   1250   1250  629319  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_6\/main_6  macrocell42   8053   9303  653854  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_6\/clock_0           macrocell42         0      0  RISE       1



++++ Path 464 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_28\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 653854p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9303
-------------------------------------   ---- 
End-of-path arrival time (ps)           9303
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell35         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q         macrocell35   1250   1250  629319  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_28\/main_6  macrocell64   8053   9303  653854  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_28\/clock_0          macrocell64         0      0  RISE       1



++++ Path 465 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_14\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 653866p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9291
-------------------------------------   ---- 
End-of-path arrival time (ps)           9291
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell35         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q         macrocell35   1250   1250  629319  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_14\/main_6  macrocell50   8041   9291  653866  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_14\/clock_0          macrocell50         0      0  RISE       1



++++ Path 466 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_42\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 653866p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9291
-------------------------------------   ---- 
End-of-path arrival time (ps)           9291
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell35         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q         macrocell35   1250   1250  629319  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_42\/main_6  macrocell78   8041   9291  653866  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_42\/clock_0          macrocell78         0      0  RISE       1



++++ Path 467 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_53\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 653866p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9291
-------------------------------------   ---- 
End-of-path arrival time (ps)           9291
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell35         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q         macrocell35   1250   1250  629319  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_53\/main_6  macrocell89   8041   9291  653866  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_53\/clock_0          macrocell89         0      0  RISE       1



++++ Path 468 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_61\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 653866p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9291
-------------------------------------   ---- 
End-of-path arrival time (ps)           9291
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell35         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q         macrocell35   1250   1250  629319  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_61\/main_6  macrocell97   8041   9291  653866  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_61\/clock_0          macrocell97         0      0  RISE       1



++++ Path 469 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_22\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 653966p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9191
-------------------------------------   ---- 
End-of-path arrival time (ps)           9191
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell32         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q         macrocell32   1250   1250  626967  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_22\/main_3  macrocell58   7941   9191  653966  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_22\/clock_0          macrocell58         0      0  RISE       1



++++ Path 470 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_30\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 653966p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9191
-------------------------------------   ---- 
End-of-path arrival time (ps)           9191
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell32         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q         macrocell32   1250   1250  626967  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_30\/main_3  macrocell66   7941   9191  653966  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_30\/clock_0          macrocell66         0      0  RISE       1



++++ Path 471 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_50\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 653966p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9191
-------------------------------------   ---- 
End-of-path arrival time (ps)           9191
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell32         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q         macrocell32   1250   1250  626967  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_50\/main_3  macrocell86   7941   9191  653966  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_50\/clock_0          macrocell86         0      0  RISE       1



++++ Path 472 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_23\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 654277p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8879
-------------------------------------   ---- 
End-of-path arrival time (ps)           8879
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell35         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q         macrocell35   1250   1250  629319  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_23\/main_6  macrocell59   7629   8879  654277  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_23\/clock_0          macrocell59         0      0  RISE       1



++++ Path 473 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_58\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 654277p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8879
-------------------------------------   ---- 
End-of-path arrival time (ps)           8879
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell35         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q         macrocell35   1250   1250  629319  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_58\/main_6  macrocell94   7629   8879  654277  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_58\/clock_0          macrocell94         0      0  RISE       1



++++ Path 474 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_59\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 654277p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8879
-------------------------------------   ---- 
End-of-path arrival time (ps)           8879
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell35         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q         macrocell35   1250   1250  629319  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_59\/main_6  macrocell95   7629   8879  654277  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_59\/clock_0          macrocell95         0      0  RISE       1



++++ Path 475 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_37\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 654279p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8878
-------------------------------------   ---- 
End-of-path arrival time (ps)           8878
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell35         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q         macrocell35   1250   1250  629319  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_37\/main_6  macrocell73   7628   8878  654279  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_37\/clock_0          macrocell73         0      0  RISE       1



++++ Path 476 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_38\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 654279p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8878
-------------------------------------   ---- 
End-of-path arrival time (ps)           8878
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell35         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q         macrocell35   1250   1250  629319  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_38\/main_6  macrocell74   7628   8878  654279  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_38\/clock_0          macrocell74         0      0  RISE       1



++++ Path 477 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_41\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 654279p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8878
-------------------------------------   ---- 
End-of-path arrival time (ps)           8878
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell35         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q         macrocell35   1250   1250  629319  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_41\/main_6  macrocell77   7628   8878  654279  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_41\/clock_0          macrocell77         0      0  RISE       1



++++ Path 478 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_57\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 654279p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8878
-------------------------------------   ---- 
End-of-path arrival time (ps)           8878
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell35         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q         macrocell35   1250   1250  629319  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_57\/main_6  macrocell93   7628   8878  654279  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_57\/clock_0          macrocell93         0      0  RISE       1



++++ Path 479 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_5\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 654362p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8794
-------------------------------------   ---- 
End-of-path arrival time (ps)           8794
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell33         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q        macrocell33   1250   1250  627214  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_5\/main_4  macrocell41   7544   8794  654362  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_5\/clock_0           macrocell41         0      0  RISE       1



++++ Path 480 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_27\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 654362p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8794
-------------------------------------   ---- 
End-of-path arrival time (ps)           8794
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell33         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q         macrocell33   1250   1250  627214  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_27\/main_4  macrocell63   7544   8794  654362  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_27\/clock_0          macrocell63         0      0  RISE       1



++++ Path 481 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_33\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 654362p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8794
-------------------------------------   ---- 
End-of-path arrival time (ps)           8794
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell33         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q         macrocell33   1250   1250  627214  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_33\/main_4  macrocell69   7544   8794  654362  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_33\/clock_0          macrocell69         0      0  RISE       1



++++ Path 482 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_23\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 654413p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8743
-------------------------------------   ---- 
End-of-path arrival time (ps)           8743
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell34         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q         macrocell34   1250   1250  629887  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_23\/main_5  macrocell59   7493   8743  654413  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_23\/clock_0          macrocell59         0      0  RISE       1



++++ Path 483 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_58\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 654413p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8743
-------------------------------------   ---- 
End-of-path arrival time (ps)           8743
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell34         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q         macrocell34   1250   1250  629887  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_58\/main_5  macrocell94   7493   8743  654413  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_58\/clock_0          macrocell94         0      0  RISE       1



++++ Path 484 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_59\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 654413p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8743
-------------------------------------   ---- 
End-of-path arrival time (ps)           8743
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell34         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q         macrocell34   1250   1250  629887  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_59\/main_5  macrocell95   7493   8743  654413  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_59\/clock_0          macrocell95         0      0  RISE       1



++++ Path 485 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_37\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 654712p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8444
-------------------------------------   ---- 
End-of-path arrival time (ps)           8444
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell34         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q         macrocell34   1250   1250  629887  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_37\/main_5  macrocell73   7194   8444  654712  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_37\/clock_0          macrocell73         0      0  RISE       1



++++ Path 486 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_38\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 654712p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8444
-------------------------------------   ---- 
End-of-path arrival time (ps)           8444
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell34         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q         macrocell34   1250   1250  629887  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_38\/main_5  macrocell74   7194   8444  654712  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_38\/clock_0          macrocell74         0      0  RISE       1



++++ Path 487 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_41\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 654712p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8444
-------------------------------------   ---- 
End-of-path arrival time (ps)           8444
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell34         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q         macrocell34   1250   1250  629887  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_41\/main_5  macrocell77   7194   8444  654712  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_41\/clock_0          macrocell77         0      0  RISE       1



++++ Path 488 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_57\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 654712p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8444
-------------------------------------   ---- 
End-of-path arrival time (ps)           8444
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell34         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q         macrocell34   1250   1250  629887  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_57\/main_5  macrocell93   7194   8444  654712  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_57\/clock_0          macrocell93         0      0  RISE       1



++++ Path 489 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_23\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 654720p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8436
-------------------------------------   ---- 
End-of-path arrival time (ps)           8436
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell32         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q         macrocell32   1250   1250  626967  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_23\/main_3  macrocell59   7186   8436  654720  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_23\/clock_0          macrocell59         0      0  RISE       1



++++ Path 490 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_58\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 654720p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8436
-------------------------------------   ---- 
End-of-path arrival time (ps)           8436
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell32         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q         macrocell32   1250   1250  626967  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_58\/main_3  macrocell94   7186   8436  654720  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_58\/clock_0          macrocell94         0      0  RISE       1



++++ Path 491 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_59\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 654720p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8436
-------------------------------------   ---- 
End-of-path arrival time (ps)           8436
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell32         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q         macrocell32   1250   1250  626967  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_59\/main_3  macrocell95   7186   8436  654720  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_59\/clock_0          macrocell95         0      0  RISE       1



++++ Path 492 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_11\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 654721p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8436
-------------------------------------   ---- 
End-of-path arrival time (ps)           8436
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell34         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q         macrocell34   1250   1250  629887  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_11\/main_5  macrocell47   7186   8436  654721  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_11\/clock_0          macrocell47         0      0  RISE       1



++++ Path 493 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_13\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 654721p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8436
-------------------------------------   ---- 
End-of-path arrival time (ps)           8436
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell34         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q         macrocell34   1250   1250  629887  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_13\/main_5  macrocell49   7186   8436  654721  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_13\/clock_0          macrocell49         0      0  RISE       1



++++ Path 494 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_19\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 654721p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8436
-------------------------------------   ---- 
End-of-path arrival time (ps)           8436
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell34         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q         macrocell34   1250   1250  629887  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_19\/main_5  macrocell55   7186   8436  654721  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_19\/clock_0          macrocell55         0      0  RISE       1



++++ Path 495 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_24\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 654721p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8436
-------------------------------------   ---- 
End-of-path arrival time (ps)           8436
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell34         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q         macrocell34   1250   1250  629887  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_24\/main_5  macrocell60   7186   8436  654721  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_24\/clock_0          macrocell60         0      0  RISE       1



++++ Path 496 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_11\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 654731p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8426
-------------------------------------   ---- 
End-of-path arrival time (ps)           8426
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell32         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q         macrocell32   1250   1250  626967  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_11\/main_3  macrocell47   7176   8426  654731  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_11\/clock_0          macrocell47         0      0  RISE       1



++++ Path 497 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_13\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 654731p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8426
-------------------------------------   ---- 
End-of-path arrival time (ps)           8426
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell32         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q         macrocell32   1250   1250  626967  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_13\/main_3  macrocell49   7176   8426  654731  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_13\/clock_0          macrocell49         0      0  RISE       1



++++ Path 498 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_19\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 654731p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8426
-------------------------------------   ---- 
End-of-path arrival time (ps)           8426
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell32         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q         macrocell32   1250   1250  626967  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_19\/main_3  macrocell55   7176   8426  654731  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_19\/clock_0          macrocell55         0      0  RISE       1



++++ Path 499 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_24\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 654731p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8426
-------------------------------------   ---- 
End-of-path arrival time (ps)           8426
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell32         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q         macrocell32   1250   1250  626967  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_24\/main_3  macrocell60   7176   8426  654731  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_24\/clock_0          macrocell60         0      0  RISE       1



++++ Path 500 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_7\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 654742p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8414
-------------------------------------   ---- 
End-of-path arrival time (ps)           8414
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell32         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q        macrocell32   1250   1250  626967  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_7\/main_3  macrocell43   7164   8414  654742  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_7\/clock_0           macrocell43         0      0  RISE       1



++++ Path 501 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:bSAR_SEQ:ChannelCounter\/count_1
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0
Path slack     : 654934p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8223
-------------------------------------   ---- 
End-of-path arrival time (ps)           8223
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:bSAR_SEQ:ChannelCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:bSAR_SEQ:ChannelCounter\/count_1   count7cell    1940   1940  630451  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/main_0  macrocell34   6283   8223  654934  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell34         0      0  RISE       1



++++ Path 502 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_7\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 655000p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8156
-------------------------------------   ---- 
End-of-path arrival time (ps)           8156
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell35         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q        macrocell35   1250   1250  629319  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_7\/main_6  macrocell43   6906   8156  655000  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_7\/clock_0           macrocell43         0      0  RISE       1



++++ Path 503 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_7\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 655195p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7962
-------------------------------------   ---- 
End-of-path arrival time (ps)           7962
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell31         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q        macrocell31   1250   1250  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_7\/main_2  macrocell43   6712   7962  655195  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_7\/clock_0           macrocell43         0      0  RISE       1



++++ Path 504 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_37\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 655203p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7953
-------------------------------------   ---- 
End-of-path arrival time (ps)           7953
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell31         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q         macrocell31   1250   1250  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_37\/main_2  macrocell73   6703   7953  655203  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_37\/clock_0          macrocell73         0      0  RISE       1



++++ Path 505 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_38\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 655203p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7953
-------------------------------------   ---- 
End-of-path arrival time (ps)           7953
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell31         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q         macrocell31   1250   1250  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_38\/main_2  macrocell74   6703   7953  655203  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_38\/clock_0          macrocell74         0      0  RISE       1



++++ Path 506 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_41\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 655203p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7953
-------------------------------------   ---- 
End-of-path arrival time (ps)           7953
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell31         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q         macrocell31   1250   1250  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_41\/main_2  macrocell77   6703   7953  655203  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_41\/clock_0          macrocell77         0      0  RISE       1



++++ Path 507 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_57\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 655203p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7953
-------------------------------------   ---- 
End-of-path arrival time (ps)           7953
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell31         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q         macrocell31   1250   1250  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_57\/main_2  macrocell93   6703   7953  655203  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_57\/clock_0          macrocell93         0      0  RISE       1



++++ Path 508 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_16\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 655398p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7758
-------------------------------------   ---- 
End-of-path arrival time (ps)           7758
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell31         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q         macrocell31   1250   1250  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_16\/main_2  macrocell52   6508   7758  655398  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_16\/clock_0          macrocell52         0      0  RISE       1



++++ Path 509 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_32\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 655400p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7756
-------------------------------------   ---- 
End-of-path arrival time (ps)           7756
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell31         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q         macrocell31   1250   1250  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_32\/main_2  macrocell68   6506   7756  655400  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_32\/clock_0          macrocell68         0      0  RISE       1



++++ Path 510 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_47\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 655400p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7756
-------------------------------------   ---- 
End-of-path arrival time (ps)           7756
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell31         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q         macrocell31   1250   1250  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_47\/main_2  macrocell83   6506   7756  655400  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_47\/clock_0          macrocell83         0      0  RISE       1



++++ Path 511 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_55\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 655400p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7756
-------------------------------------   ---- 
End-of-path arrival time (ps)           7756
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell31         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q         macrocell31   1250   1250  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_55\/main_2  macrocell91   6506   7756  655400  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_55\/clock_0          macrocell91         0      0  RISE       1



++++ Path 512 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_60\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 655400p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7756
-------------------------------------   ---- 
End-of-path arrival time (ps)           7756
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell31         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q         macrocell31   1250   1250  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_60\/main_2  macrocell96   6506   7756  655400  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_60\/clock_0          macrocell96         0      0  RISE       1



++++ Path 513 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_7\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 655429p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7728
-------------------------------------   ---- 
End-of-path arrival time (ps)           7728
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell34         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q        macrocell34   1250   1250  629887  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_7\/main_5  macrocell43   6478   7728  655429  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_7\/clock_0           macrocell43         0      0  RISE       1



++++ Path 514 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_11\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 655562p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7595
-------------------------------------   ---- 
End-of-path arrival time (ps)           7595
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell35         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q         macrocell35   1250   1250  629319  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_11\/main_6  macrocell47   6345   7595  655562  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_11\/clock_0          macrocell47         0      0  RISE       1



++++ Path 515 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_13\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 655562p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7595
-------------------------------------   ---- 
End-of-path arrival time (ps)           7595
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell35         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q         macrocell35   1250   1250  629319  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_13\/main_6  macrocell49   6345   7595  655562  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_13\/clock_0          macrocell49         0      0  RISE       1



++++ Path 516 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_19\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 655562p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7595
-------------------------------------   ---- 
End-of-path arrival time (ps)           7595
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell35         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q         macrocell35   1250   1250  629319  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_19\/main_6  macrocell55   6345   7595  655562  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_19\/clock_0          macrocell55         0      0  RISE       1



++++ Path 517 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_24\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 655562p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7595
-------------------------------------   ---- 
End-of-path arrival time (ps)           7595
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell35         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q         macrocell35   1250   1250  629319  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_24\/main_6  macrocell60   6345   7595  655562  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_24\/clock_0          macrocell60         0      0  RISE       1



++++ Path 518 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_0\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 655581p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7575
-------------------------------------   ---- 
End-of-path arrival time (ps)           7575
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell32         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q        macrocell32   1250   1250  626967  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_0\/main_3  macrocell36   6325   7575  655581  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_0\/clock_0           macrocell36         0      0  RISE       1



++++ Path 519 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_1\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 655581p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7575
-------------------------------------   ---- 
End-of-path arrival time (ps)           7575
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell32         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q        macrocell32   1250   1250  626967  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_1\/main_3  macrocell37   6325   7575  655581  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_1\/clock_0           macrocell37         0      0  RISE       1



++++ Path 520 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_2\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 655581p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7575
-------------------------------------   ---- 
End-of-path arrival time (ps)           7575
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell32         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q        macrocell32   1250   1250  626967  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_2\/main_3  macrocell38   6325   7575  655581  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_2\/clock_0           macrocell38         0      0  RISE       1



++++ Path 521 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_3\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 655581p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7575
-------------------------------------   ---- 
End-of-path arrival time (ps)           7575
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell32         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q        macrocell32   1250   1250  626967  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_3\/main_3  macrocell39   6325   7575  655581  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_3\/clock_0           macrocell39         0      0  RISE       1



++++ Path 522 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_16\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 655590p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7567
-------------------------------------   ---- 
End-of-path arrival time (ps)           7567
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell32         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q         macrocell32   1250   1250  626967  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_16\/main_3  macrocell52   6317   7567  655590  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_16\/clock_0          macrocell52         0      0  RISE       1



++++ Path 523 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_7\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 655725p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7432
-------------------------------------   ---- 
End-of-path arrival time (ps)           7432
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell30         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q        macrocell30   1250   1250  629824  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_7\/main_1  macrocell43   6182   7432  655725  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_7\/clock_0           macrocell43         0      0  RISE       1



++++ Path 524 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_37\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 655735p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7421
-------------------------------------   ---- 
End-of-path arrival time (ps)           7421
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell30         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q         macrocell30   1250   1250  629824  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_37\/main_1  macrocell73   6171   7421  655735  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_37\/clock_0          macrocell73         0      0  RISE       1



++++ Path 525 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_38\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 655735p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7421
-------------------------------------   ---- 
End-of-path arrival time (ps)           7421
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell30         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q         macrocell30   1250   1250  629824  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_38\/main_1  macrocell74   6171   7421  655735  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_38\/clock_0          macrocell74         0      0  RISE       1



++++ Path 526 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_41\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 655735p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7421
-------------------------------------   ---- 
End-of-path arrival time (ps)           7421
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell30         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q         macrocell30   1250   1250  629824  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_41\/main_1  macrocell77   6171   7421  655735  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_41\/clock_0          macrocell77         0      0  RISE       1



++++ Path 527 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_57\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 655735p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7421
-------------------------------------   ---- 
End-of-path arrival time (ps)           7421
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell30         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q         macrocell30   1250   1250  629824  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_57\/main_1  macrocell93   6171   7421  655735  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_57\/clock_0          macrocell93         0      0  RISE       1



++++ Path 528 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:bSAR_SEQ:ChannelCounter\/count_4
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0
Path slack     : 655755p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7402
-------------------------------------   ---- 
End-of-path arrival time (ps)           7402
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:bSAR_SEQ:ChannelCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:bSAR_SEQ:ChannelCounter\/count_4   count7cell    1940   1940  632285  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/main_0  macrocell31   5462   7402  655755  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell31         0      0  RISE       1



++++ Path 529 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:bSAR_SEQ:ChannelCounter\/count_3
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0
Path slack     : 655802p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7355
-------------------------------------   ---- 
End-of-path arrival time (ps)           7355
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:bSAR_SEQ:ChannelCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:bSAR_SEQ:ChannelCounter\/count_3   count7cell    1940   1940  632311  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/main_0  macrocell32   5415   7355  655802  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell32         0      0  RISE       1



++++ Path 530 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_22\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 655901p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7255
-------------------------------------   ---- 
End-of-path arrival time (ps)           7255
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell35         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q         macrocell35   1250   1250  629319  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_22\/main_6  macrocell58   6005   7255  655901  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_22\/clock_0          macrocell58         0      0  RISE       1



++++ Path 531 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_30\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 655901p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7255
-------------------------------------   ---- 
End-of-path arrival time (ps)           7255
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell35         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q         macrocell35   1250   1250  629319  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_30\/main_6  macrocell66   6005   7255  655901  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_30\/clock_0          macrocell66         0      0  RISE       1



++++ Path 532 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_50\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 655901p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7255
-------------------------------------   ---- 
End-of-path arrival time (ps)           7255
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell35         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q         macrocell35   1250   1250  629319  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_50\/main_6  macrocell86   6005   7255  655901  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_50\/clock_0          macrocell86         0      0  RISE       1



++++ Path 533 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_34\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 655909p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7248
-------------------------------------   ---- 
End-of-path arrival time (ps)           7248
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell35         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q         macrocell35   1250   1250  629319  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_34\/main_6  macrocell70   5998   7248  655909  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_34\/clock_0          macrocell70         0      0  RISE       1



++++ Path 534 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_52\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 655909p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7248
-------------------------------------   ---- 
End-of-path arrival time (ps)           7248
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell35         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q         macrocell35   1250   1250  629319  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_52\/main_6  macrocell88   5998   7248  655909  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_52\/clock_0          macrocell88         0      0  RISE       1



++++ Path 535 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_56\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 655909p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7248
-------------------------------------   ---- 
End-of-path arrival time (ps)           7248
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell35         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q         macrocell35   1250   1250  629319  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_56\/main_6  macrocell92   5998   7248  655909  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_56\/clock_0          macrocell92         0      0  RISE       1



++++ Path 536 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_22\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 655914p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7242
-------------------------------------   ---- 
End-of-path arrival time (ps)           7242
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell34         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q         macrocell34   1250   1250  629887  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_22\/main_5  macrocell58   5992   7242  655914  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_22\/clock_0          macrocell58         0      0  RISE       1



++++ Path 537 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_30\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 655914p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7242
-------------------------------------   ---- 
End-of-path arrival time (ps)           7242
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell34         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q         macrocell34   1250   1250  629887  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_30\/main_5  macrocell66   5992   7242  655914  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_30\/clock_0          macrocell66         0      0  RISE       1



++++ Path 538 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_50\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 655914p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7242
-------------------------------------   ---- 
End-of-path arrival time (ps)           7242
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell34         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q         macrocell34   1250   1250  629887  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_50\/main_5  macrocell86   5992   7242  655914  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_50\/clock_0          macrocell86         0      0  RISE       1



++++ Path 539 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_23\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 655915p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7242
-------------------------------------   ---- 
End-of-path arrival time (ps)           7242
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell31         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q         macrocell31   1250   1250  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_23\/main_2  macrocell59   5992   7242  655915  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_23\/clock_0          macrocell59         0      0  RISE       1



++++ Path 540 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_58\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 655915p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7242
-------------------------------------   ---- 
End-of-path arrival time (ps)           7242
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell31         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q         macrocell31   1250   1250  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_58\/main_2  macrocell94   5992   7242  655915  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_58\/clock_0          macrocell94         0      0  RISE       1



++++ Path 541 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_59\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 655915p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7242
-------------------------------------   ---- 
End-of-path arrival time (ps)           7242
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell31         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q         macrocell31   1250   1250  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_59\/main_2  macrocell95   5992   7242  655915  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_59\/clock_0          macrocell95         0      0  RISE       1



++++ Path 542 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_5\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 655919p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7238
-------------------------------------   ---- 
End-of-path arrival time (ps)           7238
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell35         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q        macrocell35   1250   1250  629319  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_5\/main_6  macrocell41   5988   7238  655919  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_5\/clock_0           macrocell41         0      0  RISE       1



++++ Path 543 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_27\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 655919p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7238
-------------------------------------   ---- 
End-of-path arrival time (ps)           7238
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell35         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q         macrocell35   1250   1250  629319  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_27\/main_6  macrocell63   5988   7238  655919  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_27\/clock_0          macrocell63         0      0  RISE       1



++++ Path 544 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_33\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 655919p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7238
-------------------------------------   ---- 
End-of-path arrival time (ps)           7238
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell35         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q         macrocell35   1250   1250  629319  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_33\/main_6  macrocell69   5988   7238  655919  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_33\/clock_0          macrocell69         0      0  RISE       1



++++ Path 545 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:bSAR_SEQ:CtrlReg\/control_1
Path End       : \ADC_SAR_Seq:bSAR_SEQ:ChannelCounter\/load
Capture Clock  : \ADC_SAR_Seq:bSAR_SEQ:ChannelCounter\/clock
Path slack     : 656273p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -5360
------------------------------------------------   ------ 
End-of-path required time (ps)                     661307

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5034
-------------------------------------   ---- 
End-of-path arrival time (ps)           5034
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:bSAR_SEQ:CtrlReg\/clock                       controlcell1        0      0  RISE       1

Data path
pin name                                    model name    delay     AT   slack  edge  Fanout
------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:bSAR_SEQ:CtrlReg\/control_1    controlcell1   1210   1210  652237  RISE       1
\ADC_SAR_Seq:bSAR_SEQ:ChannelCounter\/load  count7cell     3824   5034  656273  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:bSAR_SEQ:ChannelCounter\/clock                count7cell          0      0  RISE       1



++++ Path 546 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_22\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 656362p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6795
-------------------------------------   ---- 
End-of-path arrival time (ps)           6795
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell30         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q         macrocell30   1250   1250  629824  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_22\/main_1  macrocell58   5545   6795  656362  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_22\/clock_0          macrocell58         0      0  RISE       1



++++ Path 547 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_30\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 656362p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6795
-------------------------------------   ---- 
End-of-path arrival time (ps)           6795
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell30         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q         macrocell30   1250   1250  629824  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_30\/main_1  macrocell66   5545   6795  656362  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_30\/clock_0          macrocell66         0      0  RISE       1



++++ Path 548 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_50\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 656362p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6795
-------------------------------------   ---- 
End-of-path arrival time (ps)           6795
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell30         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q         macrocell30   1250   1250  629824  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_50\/main_1  macrocell86   5545   6795  656362  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_50\/clock_0          macrocell86         0      0  RISE       1



++++ Path 549 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_34\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 656367p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6790
-------------------------------------   ---- 
End-of-path arrival time (ps)           6790
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell30         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q         macrocell30   1250   1250  629824  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_34\/main_1  macrocell70   5540   6790  656367  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_34\/clock_0          macrocell70         0      0  RISE       1



++++ Path 550 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_52\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 656367p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6790
-------------------------------------   ---- 
End-of-path arrival time (ps)           6790
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell30         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q         macrocell30   1250   1250  629824  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_52\/main_1  macrocell88   5540   6790  656367  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_52\/clock_0          macrocell88         0      0  RISE       1



++++ Path 551 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_56\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 656367p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6790
-------------------------------------   ---- 
End-of-path arrival time (ps)           6790
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell30         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q         macrocell30   1250   1250  629824  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_56\/main_1  macrocell92   5540   6790  656367  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_56\/clock_0          macrocell92         0      0  RISE       1



++++ Path 552 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_5\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 656423p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6734
-------------------------------------   ---- 
End-of-path arrival time (ps)           6734
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell30         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q        macrocell30   1250   1250  629824  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_5\/main_1  macrocell41   5484   6734  656423  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_5\/clock_0           macrocell41         0      0  RISE       1



++++ Path 553 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_27\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 656423p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6734
-------------------------------------   ---- 
End-of-path arrival time (ps)           6734
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell30         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q         macrocell30   1250   1250  629824  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_27\/main_1  macrocell63   5484   6734  656423  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_27\/clock_0          macrocell63         0      0  RISE       1



++++ Path 554 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_33\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 656423p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6734
-------------------------------------   ---- 
End-of-path arrival time (ps)           6734
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell30         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q         macrocell30   1250   1250  629824  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_33\/main_1  macrocell69   5484   6734  656423  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_33\/clock_0          macrocell69         0      0  RISE       1



++++ Path 555 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_23\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 656446p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6711
-------------------------------------   ---- 
End-of-path arrival time (ps)           6711
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell30         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q         macrocell30   1250   1250  629824  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_23\/main_1  macrocell59   5461   6711  656446  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_23\/clock_0          macrocell59         0      0  RISE       1



++++ Path 556 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_58\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 656446p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6711
-------------------------------------   ---- 
End-of-path arrival time (ps)           6711
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell30         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q         macrocell30   1250   1250  629824  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_58\/main_1  macrocell94   5461   6711  656446  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_58\/clock_0          macrocell94         0      0  RISE       1



++++ Path 557 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_59\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 656446p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6711
-------------------------------------   ---- 
End-of-path arrival time (ps)           6711
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell30         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q         macrocell30   1250   1250  629824  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_59\/main_1  macrocell95   5461   6711  656446  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_59\/clock_0          macrocell95         0      0  RISE       1



++++ Path 558 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_11\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 656797p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6359
-------------------------------------   ---- 
End-of-path arrival time (ps)           6359
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell33         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q         macrocell33   1250   1250  627214  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_11\/main_4  macrocell47   5109   6359  656797  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_11\/clock_0          macrocell47         0      0  RISE       1



++++ Path 559 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_13\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 656797p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6359
-------------------------------------   ---- 
End-of-path arrival time (ps)           6359
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell33         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q         macrocell33   1250   1250  627214  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_13\/main_4  macrocell49   5109   6359  656797  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_13\/clock_0          macrocell49         0      0  RISE       1



++++ Path 560 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_19\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 656797p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6359
-------------------------------------   ---- 
End-of-path arrival time (ps)           6359
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell33         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q         macrocell33   1250   1250  627214  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_19\/main_4  macrocell55   5109   6359  656797  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_19\/clock_0          macrocell55         0      0  RISE       1



++++ Path 561 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_24\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 656797p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6359
-------------------------------------   ---- 
End-of-path arrival time (ps)           6359
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell33         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q         macrocell33   1250   1250  627214  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_24\/main_4  macrocell60   5109   6359  656797  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_24\/clock_0          macrocell60         0      0  RISE       1



++++ Path 562 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_7\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 656800p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6357
-------------------------------------   ---- 
End-of-path arrival time (ps)           6357
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell33         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q        macrocell33   1250   1250  627214  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_7\/main_4  macrocell43   5107   6357  656800  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_7\/clock_0           macrocell43         0      0  RISE       1



++++ Path 563 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_34\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 656886p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6271
-------------------------------------   ---- 
End-of-path arrival time (ps)           6271
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell34         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q         macrocell34   1250   1250  629887  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_34\/main_5  macrocell70   5021   6271  656886  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_34\/clock_0          macrocell70         0      0  RISE       1



++++ Path 564 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_52\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 656886p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6271
-------------------------------------   ---- 
End-of-path arrival time (ps)           6271
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell34         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q         macrocell34   1250   1250  629887  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_52\/main_5  macrocell88   5021   6271  656886  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_52\/clock_0          macrocell88         0      0  RISE       1



++++ Path 565 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_56\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 656886p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6271
-------------------------------------   ---- 
End-of-path arrival time (ps)           6271
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell34         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q         macrocell34   1250   1250  629887  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_56\/main_5  macrocell92   5021   6271  656886  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_56\/clock_0          macrocell92         0      0  RISE       1



++++ Path 566 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_5\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 656896p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6261
-------------------------------------   ---- 
End-of-path arrival time (ps)           6261
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell34         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q        macrocell34   1250   1250  629887  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_5\/main_5  macrocell41   5011   6261  656896  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_5\/clock_0           macrocell41         0      0  RISE       1



++++ Path 567 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_27\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 656896p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6261
-------------------------------------   ---- 
End-of-path arrival time (ps)           6261
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell34         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q         macrocell34   1250   1250  629887  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_27\/main_5  macrocell63   5011   6261  656896  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_27\/clock_0          macrocell63         0      0  RISE       1



++++ Path 568 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_33\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 656896p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6261
-------------------------------------   ---- 
End-of-path arrival time (ps)           6261
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell34         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q         macrocell34   1250   1250  629887  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_33\/main_5  macrocell69   5011   6261  656896  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_33\/clock_0          macrocell69         0      0  RISE       1



++++ Path 569 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:bSAR_SEQ:ChannelCounter\/count_2
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0
Path slack     : 656940p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6217
-------------------------------------   ---- 
End-of-path arrival time (ps)           6217
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:bSAR_SEQ:ChannelCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:bSAR_SEQ:ChannelCounter\/count_2   count7cell    1940   1940  631989  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/main_0  macrocell33   4277   6217  656940  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell33         0      0  RISE       1



++++ Path 570 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_16\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 657010p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6146
-------------------------------------   ---- 
End-of-path arrival time (ps)           6146
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell33         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q         macrocell33   1250   1250  627214  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_16\/main_4  macrocell52   4896   6146  657010  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_16\/clock_0          macrocell52         0      0  RISE       1



++++ Path 571 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_32\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 657012p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6145
-------------------------------------   ---- 
End-of-path arrival time (ps)           6145
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell33         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q         macrocell33   1250   1250  627214  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_32\/main_4  macrocell68   4895   6145  657012  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_32\/clock_0          macrocell68         0      0  RISE       1



++++ Path 572 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_47\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 657012p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6145
-------------------------------------   ---- 
End-of-path arrival time (ps)           6145
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell33         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q         macrocell33   1250   1250  627214  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_47\/main_4  macrocell83   4895   6145  657012  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_47\/clock_0          macrocell83         0      0  RISE       1



++++ Path 573 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_55\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 657012p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6145
-------------------------------------   ---- 
End-of-path arrival time (ps)           6145
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell33         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q         macrocell33   1250   1250  627214  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_55\/main_4  macrocell91   4895   6145  657012  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_55\/clock_0          macrocell91         0      0  RISE       1



++++ Path 574 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_60\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 657012p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6145
-------------------------------------   ---- 
End-of-path arrival time (ps)           6145
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell33         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q         macrocell33   1250   1250  627214  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_60\/main_4  macrocell96   4895   6145  657012  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_60\/clock_0          macrocell96         0      0  RISE       1



++++ Path 575 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_11\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 657039p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6117
-------------------------------------   ---- 
End-of-path arrival time (ps)           6117
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell30         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q         macrocell30   1250   1250  629824  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_11\/main_1  macrocell47   4867   6117  657039  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_11\/clock_0          macrocell47         0      0  RISE       1



++++ Path 576 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_13\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 657039p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6117
-------------------------------------   ---- 
End-of-path arrival time (ps)           6117
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell30         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q         macrocell30   1250   1250  629824  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_13\/main_1  macrocell49   4867   6117  657039  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_13\/clock_0          macrocell49         0      0  RISE       1



++++ Path 577 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_19\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 657039p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6117
-------------------------------------   ---- 
End-of-path arrival time (ps)           6117
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell30         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q         macrocell30   1250   1250  629824  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_19\/main_1  macrocell55   4867   6117  657039  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_19\/clock_0          macrocell55         0      0  RISE       1



++++ Path 578 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_24\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 657039p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6117
-------------------------------------   ---- 
End-of-path arrival time (ps)           6117
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell30         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q         macrocell30   1250   1250  629824  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_24\/main_1  macrocell60   4867   6117  657039  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_24\/clock_0          macrocell60         0      0  RISE       1



++++ Path 579 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_16\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 657343p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5814
-------------------------------------   ---- 
End-of-path arrival time (ps)           5814
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell35         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q         macrocell35   1250   1250  629319  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_16\/main_6  macrocell52   4564   5814  657343  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_16\/clock_0          macrocell52         0      0  RISE       1



++++ Path 580 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_23\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 657500p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5657
-------------------------------------   ---- 
End-of-path arrival time (ps)           5657
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell33         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q         macrocell33   1250   1250  627214  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_23\/main_4  macrocell59   4407   5657  657500  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_23\/clock_0          macrocell59         0      0  RISE       1



++++ Path 581 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_58\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 657500p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5657
-------------------------------------   ---- 
End-of-path arrival time (ps)           5657
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell33         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q         macrocell33   1250   1250  627214  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_58\/main_4  macrocell94   4407   5657  657500  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_58\/clock_0          macrocell94         0      0  RISE       1



++++ Path 582 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_59\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 657500p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5657
-------------------------------------   ---- 
End-of-path arrival time (ps)           5657
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell33         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q         macrocell33   1250   1250  627214  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_59\/main_4  macrocell95   4407   5657  657500  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_59\/clock_0          macrocell95         0      0  RISE       1



++++ Path 583 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_11\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 657680p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5476
-------------------------------------   ---- 
End-of-path arrival time (ps)           5476
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell31         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q         macrocell31   1250   1250  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_11\/main_2  macrocell47   4226   5476  657680  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_11\/clock_0          macrocell47         0      0  RISE       1



++++ Path 584 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_13\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 657680p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5476
-------------------------------------   ---- 
End-of-path arrival time (ps)           5476
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell31         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q         macrocell31   1250   1250  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_13\/main_2  macrocell49   4226   5476  657680  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_13\/clock_0          macrocell49         0      0  RISE       1



++++ Path 585 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_19\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 657680p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5476
-------------------------------------   ---- 
End-of-path arrival time (ps)           5476
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell31         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q         macrocell31   1250   1250  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_19\/main_2  macrocell55   4226   5476  657680  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_19\/clock_0          macrocell55         0      0  RISE       1



++++ Path 586 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_24\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 657680p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5476
-------------------------------------   ---- 
End-of-path arrival time (ps)           5476
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell31         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q         macrocell31   1250   1250  625828  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_24\/main_2  macrocell60   4226   5476  657680  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_24\/clock_0          macrocell60         0      0  RISE       1



++++ Path 587 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_0\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 657726p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5431
-------------------------------------   ---- 
End-of-path arrival time (ps)           5431
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell35         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q        macrocell35   1250   1250  629319  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_0\/main_6  macrocell36   4181   5431  657726  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_0\/clock_0           macrocell36         0      0  RISE       1



++++ Path 588 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_1\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 657726p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5431
-------------------------------------   ---- 
End-of-path arrival time (ps)           5431
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell35         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q        macrocell35   1250   1250  629319  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_1\/main_6  macrocell37   4181   5431  657726  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_1\/clock_0           macrocell37         0      0  RISE       1



++++ Path 589 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_2\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 657726p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5431
-------------------------------------   ---- 
End-of-path arrival time (ps)           5431
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell35         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q        macrocell35   1250   1250  629319  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_2\/main_6  macrocell38   4181   5431  657726  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_2\/clock_0           macrocell38         0      0  RISE       1



++++ Path 590 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_3\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 657726p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5431
-------------------------------------   ---- 
End-of-path arrival time (ps)           5431
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell35         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q        macrocell35   1250   1250  629319  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_3\/main_6  macrocell39   4181   5431  657726  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_3\/clock_0           macrocell39         0      0  RISE       1



++++ Path 591 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_9\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 657727p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5430
-------------------------------------   ---- 
End-of-path arrival time (ps)           5430
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell35         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q        macrocell35   1250   1250  629319  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_9\/main_6  macrocell45   4180   5430  657727  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_9\/clock_0           macrocell45         0      0  RISE       1



++++ Path 592 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_10\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 657727p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5430
-------------------------------------   ---- 
End-of-path arrival time (ps)           5430
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell35         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q         macrocell35   1250   1250  629319  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_10\/main_6  macrocell46   4180   5430  657727  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_10\/clock_0          macrocell46         0      0  RISE       1



++++ Path 593 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_54\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 657727p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5430
-------------------------------------   ---- 
End-of-path arrival time (ps)           5430
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell35         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q         macrocell35   1250   1250  629319  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_54\/main_6  macrocell90   4180   5430  657727  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_54\/clock_0          macrocell90         0      0  RISE       1



++++ Path 594 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_32\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 657732p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5424
-------------------------------------   ---- 
End-of-path arrival time (ps)           5424
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell35         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q         macrocell35   1250   1250  629319  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_32\/main_6  macrocell68   4174   5424  657732  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_32\/clock_0          macrocell68         0      0  RISE       1



++++ Path 595 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_47\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 657732p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5424
-------------------------------------   ---- 
End-of-path arrival time (ps)           5424
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell35         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q         macrocell35   1250   1250  629319  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_47\/main_6  macrocell83   4174   5424  657732  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_47\/clock_0          macrocell83         0      0  RISE       1



++++ Path 596 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_55\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 657732p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5424
-------------------------------------   ---- 
End-of-path arrival time (ps)           5424
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell35         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q         macrocell35   1250   1250  629319  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_55\/main_6  macrocell91   4174   5424  657732  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_55\/clock_0          macrocell91         0      0  RISE       1



++++ Path 597 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_60\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 657732p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5424
-------------------------------------   ---- 
End-of-path arrival time (ps)           5424
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell35         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q         macrocell35   1250   1250  629319  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_60\/main_6  macrocell96   4174   5424  657732  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_60\/clock_0          macrocell96         0      0  RISE       1



++++ Path 598 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_37\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 657870p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5287
-------------------------------------   ---- 
End-of-path arrival time (ps)           5287
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell32         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q         macrocell32   1250   1250  626967  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_37\/main_3  macrocell73   4037   5287  657870  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_37\/clock_0          macrocell73         0      0  RISE       1



++++ Path 599 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_38\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 657870p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5287
-------------------------------------   ---- 
End-of-path arrival time (ps)           5287
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell32         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q         macrocell32   1250   1250  626967  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_38\/main_3  macrocell74   4037   5287  657870  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_38\/clock_0          macrocell74         0      0  RISE       1



++++ Path 600 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_41\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 657870p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5287
-------------------------------------   ---- 
End-of-path arrival time (ps)           5287
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell32         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q         macrocell32   1250   1250  626967  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_41\/main_3  macrocell77   4037   5287  657870  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_41\/clock_0          macrocell77         0      0  RISE       1



++++ Path 601 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_57\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 657870p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5287
-------------------------------------   ---- 
End-of-path arrival time (ps)           5287
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell32         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q         macrocell32   1250   1250  626967  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_57\/main_3  macrocell93   4037   5287  657870  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_57\/clock_0          macrocell93         0      0  RISE       1



++++ Path 602 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:bSAR_SEQ:ChannelCounter\/count_5
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0
Path slack     : 658020p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5137
-------------------------------------   ---- 
End-of-path arrival time (ps)           5137
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:bSAR_SEQ:ChannelCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:bSAR_SEQ:ChannelCounter\/count_5   count7cell    1940   1940  632300  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/main_0  macrocell30   3197   5137  658020  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell30         0      0  RISE       1



++++ Path 603 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:bSAR_SEQ:ChannelCounter\/count_0
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0
Path slack     : 658024p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5133
-------------------------------------   ---- 
End-of-path arrival time (ps)           5133
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:bSAR_SEQ:ChannelCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:bSAR_SEQ:ChannelCounter\/count_0   count7cell    1940   1940  632301  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/main_0  macrocell35   3193   5133  658024  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell35         0      0  RISE       1



++++ Path 604 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_37\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 658064p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5092
-------------------------------------   ---- 
End-of-path arrival time (ps)           5092
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell33         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q         macrocell33   1250   1250  627214  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_37\/main_4  macrocell73   3842   5092  658064  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_37\/clock_0          macrocell73         0      0  RISE       1



++++ Path 605 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_38\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 658064p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5092
-------------------------------------   ---- 
End-of-path arrival time (ps)           5092
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell33         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q         macrocell33   1250   1250  627214  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_38\/main_4  macrocell74   3842   5092  658064  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_38\/clock_0          macrocell74         0      0  RISE       1



++++ Path 606 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_41\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 658064p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5092
-------------------------------------   ---- 
End-of-path arrival time (ps)           5092
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell33         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q         macrocell33   1250   1250  627214  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_41\/main_4  macrocell77   3842   5092  658064  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_41\/clock_0          macrocell77         0      0  RISE       1



++++ Path 607 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_57\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 658064p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5092
-------------------------------------   ---- 
End-of-path arrival time (ps)           5092
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell33         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q         macrocell33   1250   1250  627214  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_57\/main_4  macrocell93   3842   5092  658064  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_57\/clock_0          macrocell93         0      0  RISE       1



++++ Path 608 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_12630/q
Path End       : \ADC_SAR_Seq:bSAR_SEQ:EOCSts\/status_0
Capture Clock  : \ADC_SAR_Seq:bSAR_SEQ:EOCSts\/clock
Path slack     : 658541p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                         -500
------------------------------------------------   ------ 
End-of-path required time (ps)                     666167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7625
-------------------------------------   ---- 
End-of-path arrival time (ps)           7625
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_12630/clock_0                                          macrocell100        0      0  RISE       1

Data path
pin name                                model name    delay     AT   slack  edge  Fanout
--------------------------------------  ------------  -----  -----  ------  ----  ------
Net_12630/q                             macrocell100   1250   1250  658541  RISE       1
\ADC_SAR_Seq:bSAR_SEQ:EOCSts\/status_0  statuscell1    6375   7625  658541  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:bSAR_SEQ:EOCSts\/clock                        statuscell1         0      0  RISE       1



++++ Path 609 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_9\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 658665p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4492
-------------------------------------   ---- 
End-of-path arrival time (ps)           4492
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell34         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q        macrocell34   1250   1250  629887  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_9\/main_5  macrocell45   3242   4492  658665  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_9\/clock_0           macrocell45         0      0  RISE       1



++++ Path 610 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_10\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 658665p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4492
-------------------------------------   ---- 
End-of-path arrival time (ps)           4492
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell34         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q         macrocell34   1250   1250  629887  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_10\/main_5  macrocell46   3242   4492  658665  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_10\/clock_0          macrocell46         0      0  RISE       1



++++ Path 611 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_54\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 658665p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4492
-------------------------------------   ---- 
End-of-path arrival time (ps)           4492
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell34         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q         macrocell34   1250   1250  629887  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_54\/main_5  macrocell90   3242   4492  658665  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_54\/clock_0          macrocell90         0      0  RISE       1



++++ Path 612 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_32\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 658665p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4492
-------------------------------------   ---- 
End-of-path arrival time (ps)           4492
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell34         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q         macrocell34   1250   1250  629887  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_32\/main_5  macrocell68   3242   4492  658665  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_32\/clock_0          macrocell68         0      0  RISE       1



++++ Path 613 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_47\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 658665p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4492
-------------------------------------   ---- 
End-of-path arrival time (ps)           4492
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell34         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q         macrocell34   1250   1250  629887  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_47\/main_5  macrocell83   3242   4492  658665  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_47\/clock_0          macrocell83         0      0  RISE       1



++++ Path 614 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_55\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 658665p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4492
-------------------------------------   ---- 
End-of-path arrival time (ps)           4492
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell34         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q         macrocell34   1250   1250  629887  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_55\/main_5  macrocell91   3242   4492  658665  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_55\/clock_0          macrocell91         0      0  RISE       1



++++ Path 615 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_60\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 658665p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4492
-------------------------------------   ---- 
End-of-path arrival time (ps)           4492
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell34         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q         macrocell34   1250   1250  629887  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_60\/main_5  macrocell96   3242   4492  658665  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_60\/clock_0          macrocell96         0      0  RISE       1



++++ Path 616 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_16\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 658681p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4476
-------------------------------------   ---- 
End-of-path arrival time (ps)           4476
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell34         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q         macrocell34   1250   1250  629887  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_16\/main_5  macrocell52   3226   4476  658681  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_16\/clock_0          macrocell52         0      0  RISE       1



++++ Path 617 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_0\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 658684p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4473
-------------------------------------   ---- 
End-of-path arrival time (ps)           4473
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell34         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q        macrocell34   1250   1250  629887  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_0\/main_5  macrocell36   3223   4473  658684  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_0\/clock_0           macrocell36         0      0  RISE       1



++++ Path 618 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_1\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 658684p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4473
-------------------------------------   ---- 
End-of-path arrival time (ps)           4473
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell34         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q        macrocell34   1250   1250  629887  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_1\/main_5  macrocell37   3223   4473  658684  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_1\/clock_0           macrocell37         0      0  RISE       1



++++ Path 619 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_2\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 658684p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4473
-------------------------------------   ---- 
End-of-path arrival time (ps)           4473
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell34         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q        macrocell34   1250   1250  629887  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_2\/main_5  macrocell38   3223   4473  658684  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_2\/clock_0           macrocell38         0      0  RISE       1



++++ Path 620 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_3\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 658684p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4473
-------------------------------------   ---- 
End-of-path arrival time (ps)           4473
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell34         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q        macrocell34   1250   1250  629887  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_3\/main_5  macrocell39   3223   4473  658684  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_3\/clock_0           macrocell39         0      0  RISE       1



++++ Path 621 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_9\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 658728p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4429
-------------------------------------   ---- 
End-of-path arrival time (ps)           4429
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell30         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q        macrocell30   1250   1250  629824  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_9\/main_1  macrocell45   3179   4429  658728  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_9\/clock_0           macrocell45         0      0  RISE       1



++++ Path 622 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_10\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 658728p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4429
-------------------------------------   ---- 
End-of-path arrival time (ps)           4429
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell30         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q         macrocell30   1250   1250  629824  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_10\/main_1  macrocell46   3179   4429  658728  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_10\/clock_0          macrocell46         0      0  RISE       1



++++ Path 623 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_54\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 658728p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4429
-------------------------------------   ---- 
End-of-path arrival time (ps)           4429
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell30         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q         macrocell30   1250   1250  629824  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_54\/main_1  macrocell90   3179   4429  658728  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_54\/clock_0          macrocell90         0      0  RISE       1



++++ Path 624 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_0\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 658732p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4424
-------------------------------------   ---- 
End-of-path arrival time (ps)           4424
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell30         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q        macrocell30   1250   1250  629824  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_0\/main_1  macrocell36   3174   4424  658732  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_0\/clock_0           macrocell36         0      0  RISE       1



++++ Path 625 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_1\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 658732p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4424
-------------------------------------   ---- 
End-of-path arrival time (ps)           4424
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell30         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q        macrocell30   1250   1250  629824  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_1\/main_1  macrocell37   3174   4424  658732  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_1\/clock_0           macrocell37         0      0  RISE       1



++++ Path 626 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_2\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 658732p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4424
-------------------------------------   ---- 
End-of-path arrival time (ps)           4424
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell30         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q        macrocell30   1250   1250  629824  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_2\/main_1  macrocell38   3174   4424  658732  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_2\/clock_0           macrocell38         0      0  RISE       1



++++ Path 627 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_3\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 658732p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4424
-------------------------------------   ---- 
End-of-path arrival time (ps)           4424
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell30         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q        macrocell30   1250   1250  629824  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_3\/main_1  macrocell39   3174   4424  658732  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_3\/clock_0           macrocell39         0      0  RISE       1



++++ Path 628 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_32\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 658739p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4418
-------------------------------------   ---- 
End-of-path arrival time (ps)           4418
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell30         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q         macrocell30   1250   1250  629824  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_32\/main_1  macrocell68   3168   4418  658739  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_32\/clock_0          macrocell68         0      0  RISE       1



++++ Path 629 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_47\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 658739p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4418
-------------------------------------   ---- 
End-of-path arrival time (ps)           4418
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell30         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q         macrocell30   1250   1250  629824  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_47\/main_1  macrocell83   3168   4418  658739  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_47\/clock_0          macrocell83         0      0  RISE       1



++++ Path 630 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_55\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 658739p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4418
-------------------------------------   ---- 
End-of-path arrival time (ps)           4418
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell30         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q         macrocell30   1250   1250  629824  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_55\/main_1  macrocell91   3168   4418  658739  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_55\/clock_0          macrocell91         0      0  RISE       1



++++ Path 631 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_60\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 658739p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4418
-------------------------------------   ---- 
End-of-path arrival time (ps)           4418
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell30         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q         macrocell30   1250   1250  629824  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_60\/main_1  macrocell96   3168   4418  658739  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_60\/clock_0          macrocell96         0      0  RISE       1



++++ Path 632 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_16\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 658743p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4414
-------------------------------------   ---- 
End-of-path arrival time (ps)           4414
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell30         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q         macrocell30   1250   1250  629824  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_16\/main_1  macrocell52   3164   4414  658743  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_16\/clock_0          macrocell52         0      0  RISE       1



++++ Path 633 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:bSAR_SEQ:CtrlReg\/control_0
Path End       : \ADC_SAR_Seq:bSAR_SEQ:ChannelCounter\/clk_en
Capture Clock  : \ADC_SAR_Seq:bSAR_SEQ:ChannelCounter\/clock
Path slack     : 659201p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -2100
------------------------------------------------   ------ 
End-of-path required time (ps)                     664567

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5366
-------------------------------------   ---- 
End-of-path arrival time (ps)           5366
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:bSAR_SEQ:CtrlReg\/clock                       controlcell1        0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:bSAR_SEQ:CtrlReg\/control_0      controlcell1   1210   1210  659201  RISE       1
\ADC_SAR_Seq:bSAR_SEQ:ChannelCounter\/clk_en  count7cell     4156   5366  659201  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:bSAR_SEQ:ChannelCounter\/clock                count7cell          0      0  RISE       1



++++ Path 634 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:bSAR_SEQ:nrq_reg\/q
Path End       : Net_12630/main_1
Capture Clock  : Net_12630/clock_0
Path slack     : 659612p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:bSAR_SEQ:nrq_reg\/clock_0                     macrocell102        0      0  RISE       1

Data path
pin name                          model name    delay     AT   slack  edge  Fanout
--------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:bSAR_SEQ:nrq_reg\/q  macrocell102   1250   1250  659612  RISE       1
Net_12630/main_1                  macrocell100   2295   3545  659612  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_12630/clock_0                                          macrocell100        0      0  RISE       1



++++ Path 635 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:bSAR_SEQ:CtrlReg\/control_0
Path End       : \ADC_SAR_Seq:bSAR_SEQ:EOCSts\/clk_en
Capture Clock  : \ADC_SAR_Seq:bSAR_SEQ:EOCSts\/clock
Path slack     : 660128p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -2100
------------------------------------------------   ------ 
End-of-path required time (ps)                     664567

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4438
-------------------------------------   ---- 
End-of-path arrival time (ps)           4438
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:bSAR_SEQ:CtrlReg\/clock                       controlcell1        0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:bSAR_SEQ:CtrlReg\/control_0  controlcell1   1210   1210  659201  RISE       1
\ADC_SAR_Seq:bSAR_SEQ:EOCSts\/clk_en      statuscell1    3228   4438  660128  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:bSAR_SEQ:EOCSts\/clock                        statuscell1         0      0  RISE       1



++++ Path 636 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:bSAR_SEQ:CtrlReg\/control_0
Path End       : Net_12630/clk_en
Capture Clock  : Net_12630/clock_0
Path slack     : 661055p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -2100
------------------------------------------------   ------ 
End-of-path required time (ps)                     664567

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3511
-------------------------------------   ---- 
End-of-path arrival time (ps)           3511
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:bSAR_SEQ:CtrlReg\/clock                       controlcell1        0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:bSAR_SEQ:CtrlReg\/control_0  controlcell1   1210   1210  659201  RISE       1
Net_12630/clk_en                          macrocell100   2301   3511  661055  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_12630/clock_0                                          macrocell100        0      0  RISE       1



++++ Path 637 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:bSAR_SEQ:CtrlReg\/control_0
Path End       : \ADC_SAR_Seq:bSAR_SEQ:nrq_reg\/clk_en
Capture Clock  : \ADC_SAR_Seq:bSAR_SEQ:nrq_reg\/clock_0
Path slack     : 661055p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SEQ_CLOCK:R#1 vs. SEQ_CLOCK:R#2)   666667
- Setup time                                        -2100
------------------------------------------------   ------ 
End-of-path required time (ps)                     664567

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3511
-------------------------------------   ---- 
End-of-path arrival time (ps)           3511
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:bSAR_SEQ:CtrlReg\/clock                       controlcell1        0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:bSAR_SEQ:CtrlReg\/control_0  controlcell1   1210   1210  659201  RISE       1
\ADC_SAR_Seq:bSAR_SEQ:nrq_reg\/clk_en     macrocell102   2301   3511  661055  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:bSAR_SEQ:nrq_reg\/clock_0                     macrocell102        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

