// Seed: 1986106893
module module_0 (
    input  tri1 id_0,
    output tri1 id_1,
    input  wire id_2,
    output wor  id_3
);
  wire id_5 = id_5;
  wire id_6;
  assign id_6 = id_6;
  id_7(
      .id_0(1), .id_1(1'b0)
  );
  module_2 modCall_1 (
      id_5,
      id_6,
      id_6,
      id_5,
      id_6,
      id_6,
      id_6,
      id_5,
      id_6,
      id_6,
      id_5,
      id_5,
      id_5
  );
endmodule
module module_1 (
    input  uwire id_0,
    output tri1  id_1,
    output wor   id_2,
    output tri   id_3
);
  always @(id_0 or posedge id_0) $display;
  module_0 modCall_1 (
      id_0,
      id_2,
      id_0,
      id_2
  );
  assign modCall_1.type_0 = 0;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  inout wire id_13;
  output wire id_12;
  input wire id_11;
  input wire id_10;
  output wire id_9;
  output wire id_8;
  inout wire id_7;
  input wire id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_1 = id_11;
  assign module_0.type_1 = 0;
  assign id_8 = 1 ? 1 : id_11;
  assign id_2 = ~id_4;
endmodule
