# D Flip-Flop

This is a behavioral **Verilog** code for D Flip-Flop

## Concept

![](https://github.com/TheSuryaTeja/RTL-Design/blob/master/Flip-Flops/D_FLIP_FLOP/d_flipflop.jpg?raw=true)

|   D   | Q(t) | Q(t') |
|:-----:|:----:|:-----:|
|   0   |   0  |   1   |
|   1   |   1  |   0   |
| Reset |   x  |   0   |

## Results

>Simulation

![](https://github.com/TheSuryaTeja/RTL-Design/blob/master/Flip-Flops/D_FLIP_FLOP/simulation.PNG?raw=true)

## Author
* Surya Teja 
* Mail - **heysuryateja@gmail.com**
* Connect on [Linkedin](https://www.linkedin.com/in/suryateja2000/)
