{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 30 12:14:15 2022 " "Info: Processing started: Thu Jun 30 12:14:15 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off CPU -c CPU --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off CPU -c CPU --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "IR:inst2\|lpm_latch_IR:inst\|lpm_latch:lpm_latch_component\|latches\[0\] " "Warning: Node \"IR:inst2\|lpm_latch_IR:inst\|lpm_latch:lpm_latch_component\|latches\[0\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "d:/qurtqus/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "IR:inst2\|lpm_latch_IR:inst\|lpm_latch:lpm_latch_component\|latches\[1\] " "Warning: Node \"IR:inst2\|lpm_latch_IR:inst\|lpm_latch:lpm_latch_component\|latches\[1\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "d:/qurtqus/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "IR:inst2\|lpm_latch_IR:inst\|lpm_latch:lpm_latch_component\|latches\[2\] " "Warning: Node \"IR:inst2\|lpm_latch_IR:inst\|lpm_latch:lpm_latch_component\|latches\[2\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "d:/qurtqus/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "IR:inst2\|lpm_latch_IR:inst\|lpm_latch:lpm_latch_component\|latches\[3\] " "Warning: Node \"IR:inst2\|lpm_latch_IR:inst\|lpm_latch:lpm_latch_component\|latches\[3\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "d:/qurtqus/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DR:inst18\|lpm_latch8_DR:inst\|lpm_latch:lpm_latch_component\|latches\[5\] " "Warning: Node \"DR:inst18\|lpm_latch8_DR:inst\|lpm_latch:lpm_latch_component\|latches\[5\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "d:/qurtqus/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "IR:inst2\|lpm_latch_IR:inst\|lpm_latch:lpm_latch_component\|latches\[12\] " "Warning: Node \"IR:inst2\|lpm_latch_IR:inst\|lpm_latch:lpm_latch_component\|latches\[12\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "d:/qurtqus/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "IR:inst2\|lpm_latch_IR:inst\|lpm_latch:lpm_latch_component\|latches\[13\] " "Warning: Node \"IR:inst2\|lpm_latch_IR:inst\|lpm_latch:lpm_latch_component\|latches\[13\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "d:/qurtqus/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "IR:inst2\|lpm_latch_IR:inst\|lpm_latch:lpm_latch_component\|latches\[14\] " "Warning: Node \"IR:inst2\|lpm_latch_IR:inst\|lpm_latch:lpm_latch_component\|latches\[14\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "d:/qurtqus/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "GeneralPurposeRegister:inst7\|FourRegister:inst\|lpm_latch_reg8bit:inst1\|lpm_latch:lpm_latch_component\|latches\[5\] " "Warning: Node \"GeneralPurposeRegister:inst7\|FourRegister:inst\|lpm_latch_reg8bit:inst1\|lpm_latch:lpm_latch_component\|latches\[5\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "d:/qurtqus/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "IR:inst2\|lpm_latch_IR:inst\|lpm_latch:lpm_latch_component\|latches\[8\] " "Warning: Node \"IR:inst2\|lpm_latch_IR:inst\|lpm_latch:lpm_latch_component\|latches\[8\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "d:/qurtqus/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "GeneralPurposeRegister:inst7\|FourRegister:inst\|lpm_latch_reg8bit:inst3\|lpm_latch:lpm_latch_component\|latches\[5\] " "Warning: Node \"GeneralPurposeRegister:inst7\|FourRegister:inst\|lpm_latch_reg8bit:inst3\|lpm_latch:lpm_latch_component\|latches\[5\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "d:/qurtqus/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "IR:inst2\|lpm_latch_IR:inst\|lpm_latch:lpm_latch_component\|latches\[5\] " "Warning: Node \"IR:inst2\|lpm_latch_IR:inst\|lpm_latch:lpm_latch_component\|latches\[5\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "d:/qurtqus/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "IR:inst2\|lpm_latch_IR:inst\|lpm_latch:lpm_latch_component\|latches\[10\] " "Warning: Node \"IR:inst2\|lpm_latch_IR:inst\|lpm_latch:lpm_latch_component\|latches\[10\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "d:/qurtqus/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "IR:inst2\|lpm_latch_IR:inst\|lpm_latch:lpm_latch_component\|latches\[9\] " "Warning: Node \"IR:inst2\|lpm_latch_IR:inst\|lpm_latch:lpm_latch_component\|latches\[9\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "d:/qurtqus/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "GeneralPurposeRegister:inst7\|FourRegister:inst\|lpm_latch_reg8bit:inst\|lpm_latch:lpm_latch_component\|latches\[5\] " "Warning: Node \"GeneralPurposeRegister:inst7\|FourRegister:inst\|lpm_latch_reg8bit:inst\|lpm_latch:lpm_latch_component\|latches\[5\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "d:/qurtqus/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "GeneralPurposeRegister:inst7\|FourRegister:inst\|lpm_latch_reg8bit:inst2\|lpm_latch:lpm_latch_component\|latches\[5\] " "Warning: Node \"GeneralPurposeRegister:inst7\|FourRegister:inst\|lpm_latch_reg8bit:inst2\|lpm_latch:lpm_latch_component\|latches\[5\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "d:/qurtqus/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "IR:inst2\|lpm_latch_IR:inst\|lpm_latch:lpm_latch_component\|latches\[11\] " "Warning: Node \"IR:inst2\|lpm_latch_IR:inst\|lpm_latch:lpm_latch_component\|latches\[11\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "d:/qurtqus/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "GeneralPurposeRegister:inst7\|FourRegister:inst\|lpm_latch_reg8bit:inst2\|lpm_latch:lpm_latch_component\|latches\[4\] " "Warning: Node \"GeneralPurposeRegister:inst7\|FourRegister:inst\|lpm_latch_reg8bit:inst2\|lpm_latch:lpm_latch_component\|latches\[4\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "d:/qurtqus/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "GeneralPurposeRegister:inst7\|FourRegister:inst\|lpm_latch_reg8bit:inst3\|lpm_latch:lpm_latch_component\|latches\[4\] " "Warning: Node \"GeneralPurposeRegister:inst7\|FourRegister:inst\|lpm_latch_reg8bit:inst3\|lpm_latch:lpm_latch_component\|latches\[4\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "d:/qurtqus/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "GeneralPurposeRegister:inst7\|FourRegister:inst\|lpm_latch_reg8bit:inst\|lpm_latch:lpm_latch_component\|latches\[4\] " "Warning: Node \"GeneralPurposeRegister:inst7\|FourRegister:inst\|lpm_latch_reg8bit:inst\|lpm_latch:lpm_latch_component\|latches\[4\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "d:/qurtqus/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "GeneralPurposeRegister:inst7\|FourRegister:inst\|lpm_latch_reg8bit:inst1\|lpm_latch:lpm_latch_component\|latches\[4\] " "Warning: Node \"GeneralPurposeRegister:inst7\|FourRegister:inst\|lpm_latch_reg8bit:inst1\|lpm_latch:lpm_latch_component\|latches\[4\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "d:/qurtqus/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "GeneralPurposeRegister:inst7\|FourRegister:inst\|lpm_latch_reg8bit:inst1\|lpm_latch:lpm_latch_component\|latches\[3\] " "Warning: Node \"GeneralPurposeRegister:inst7\|FourRegister:inst\|lpm_latch_reg8bit:inst1\|lpm_latch:lpm_latch_component\|latches\[3\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "d:/qurtqus/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "GeneralPurposeRegister:inst7\|FourRegister:inst\|lpm_latch_reg8bit:inst3\|lpm_latch:lpm_latch_component\|latches\[3\] " "Warning: Node \"GeneralPurposeRegister:inst7\|FourRegister:inst\|lpm_latch_reg8bit:inst3\|lpm_latch:lpm_latch_component\|latches\[3\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "d:/qurtqus/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "IR:inst2\|lpm_latch_IR:inst\|lpm_latch:lpm_latch_component\|latches\[4\] " "Warning: Node \"IR:inst2\|lpm_latch_IR:inst\|lpm_latch:lpm_latch_component\|latches\[4\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "d:/qurtqus/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "GeneralPurposeRegister:inst7\|FourRegister:inst\|lpm_latch_reg8bit:inst\|lpm_latch:lpm_latch_component\|latches\[3\] " "Warning: Node \"GeneralPurposeRegister:inst7\|FourRegister:inst\|lpm_latch_reg8bit:inst\|lpm_latch:lpm_latch_component\|latches\[3\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "d:/qurtqus/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "GeneralPurposeRegister:inst7\|FourRegister:inst\|lpm_latch_reg8bit:inst2\|lpm_latch:lpm_latch_component\|latches\[3\] " "Warning: Node \"GeneralPurposeRegister:inst7\|FourRegister:inst\|lpm_latch_reg8bit:inst2\|lpm_latch:lpm_latch_component\|latches\[3\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "d:/qurtqus/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "GeneralPurposeRegister:inst7\|FourRegister:inst\|lpm_latch_reg8bit:inst3\|lpm_latch:lpm_latch_component\|latches\[2\] " "Warning: Node \"GeneralPurposeRegister:inst7\|FourRegister:inst\|lpm_latch_reg8bit:inst3\|lpm_latch:lpm_latch_component\|latches\[2\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "d:/qurtqus/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "GeneralPurposeRegister:inst7\|FourRegister:inst\|lpm_latch_reg8bit:inst2\|lpm_latch:lpm_latch_component\|latches\[2\] " "Warning: Node \"GeneralPurposeRegister:inst7\|FourRegister:inst\|lpm_latch_reg8bit:inst2\|lpm_latch:lpm_latch_component\|latches\[2\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "d:/qurtqus/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "GeneralPurposeRegister:inst7\|FourRegister:inst\|lpm_latch_reg8bit:inst1\|lpm_latch:lpm_latch_component\|latches\[2\] " "Warning: Node \"GeneralPurposeRegister:inst7\|FourRegister:inst\|lpm_latch_reg8bit:inst1\|lpm_latch:lpm_latch_component\|latches\[2\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "d:/qurtqus/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "GeneralPurposeRegister:inst7\|FourRegister:inst\|lpm_latch_reg8bit:inst\|lpm_latch:lpm_latch_component\|latches\[2\] " "Warning: Node \"GeneralPurposeRegister:inst7\|FourRegister:inst\|lpm_latch_reg8bit:inst\|lpm_latch:lpm_latch_component\|latches\[2\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "d:/qurtqus/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "GeneralPurposeRegister:inst7\|FourRegister:inst\|lpm_latch_reg8bit:inst3\|lpm_latch:lpm_latch_component\|latches\[1\] " "Warning: Node \"GeneralPurposeRegister:inst7\|FourRegister:inst\|lpm_latch_reg8bit:inst3\|lpm_latch:lpm_latch_component\|latches\[1\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "d:/qurtqus/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "GeneralPurposeRegister:inst7\|FourRegister:inst\|lpm_latch_reg8bit:inst1\|lpm_latch:lpm_latch_component\|latches\[1\] " "Warning: Node \"GeneralPurposeRegister:inst7\|FourRegister:inst\|lpm_latch_reg8bit:inst1\|lpm_latch:lpm_latch_component\|latches\[1\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "d:/qurtqus/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "GeneralPurposeRegister:inst7\|FourRegister:inst\|lpm_latch_reg8bit:inst2\|lpm_latch:lpm_latch_component\|latches\[1\] " "Warning: Node \"GeneralPurposeRegister:inst7\|FourRegister:inst\|lpm_latch_reg8bit:inst2\|lpm_latch:lpm_latch_component\|latches\[1\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "d:/qurtqus/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "GeneralPurposeRegister:inst7\|FourRegister:inst\|lpm_latch_reg8bit:inst\|lpm_latch:lpm_latch_component\|latches\[1\] " "Warning: Node \"GeneralPurposeRegister:inst7\|FourRegister:inst\|lpm_latch_reg8bit:inst\|lpm_latch:lpm_latch_component\|latches\[1\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "d:/qurtqus/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "GeneralPurposeRegister:inst7\|FourRegister:inst\|lpm_latch_reg8bit:inst2\|lpm_latch:lpm_latch_component\|latches\[0\] " "Warning: Node \"GeneralPurposeRegister:inst7\|FourRegister:inst\|lpm_latch_reg8bit:inst2\|lpm_latch:lpm_latch_component\|latches\[0\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "d:/qurtqus/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "GeneralPurposeRegister:inst7\|FourRegister:inst\|lpm_latch_reg8bit:inst3\|lpm_latch:lpm_latch_component\|latches\[0\] " "Warning: Node \"GeneralPurposeRegister:inst7\|FourRegister:inst\|lpm_latch_reg8bit:inst3\|lpm_latch:lpm_latch_component\|latches\[0\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "d:/qurtqus/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "GeneralPurposeRegister:inst7\|FourRegister:inst\|lpm_latch_reg8bit:inst1\|lpm_latch:lpm_latch_component\|latches\[0\] " "Warning: Node \"GeneralPurposeRegister:inst7\|FourRegister:inst\|lpm_latch_reg8bit:inst1\|lpm_latch:lpm_latch_component\|latches\[0\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "d:/qurtqus/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "GeneralPurposeRegister:inst7\|FourRegister:inst\|lpm_latch_reg8bit:inst\|lpm_latch:lpm_latch_component\|latches\[0\] " "Warning: Node \"GeneralPurposeRegister:inst7\|FourRegister:inst\|lpm_latch_reg8bit:inst\|lpm_latch:lpm_latch_component\|latches\[0\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "d:/qurtqus/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DR:inst18\|lpm_latch8_DR:inst\|lpm_latch:lpm_latch_component\|latches\[6\] " "Warning: Node \"DR:inst18\|lpm_latch8_DR:inst\|lpm_latch:lpm_latch_component\|latches\[6\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "d:/qurtqus/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "GeneralPurposeRegister:inst7\|FourRegister:inst\|lpm_latch_reg8bit:inst3\|lpm_latch:lpm_latch_component\|latches\[6\] " "Warning: Node \"GeneralPurposeRegister:inst7\|FourRegister:inst\|lpm_latch_reg8bit:inst3\|lpm_latch:lpm_latch_component\|latches\[6\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "d:/qurtqus/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "GeneralPurposeRegister:inst7\|FourRegister:inst\|lpm_latch_reg8bit:inst2\|lpm_latch:lpm_latch_component\|latches\[6\] " "Warning: Node \"GeneralPurposeRegister:inst7\|FourRegister:inst\|lpm_latch_reg8bit:inst2\|lpm_latch:lpm_latch_component\|latches\[6\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "d:/qurtqus/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "IR:inst2\|lpm_latch_IR:inst\|lpm_latch:lpm_latch_component\|latches\[6\] " "Warning: Node \"IR:inst2\|lpm_latch_IR:inst\|lpm_latch:lpm_latch_component\|latches\[6\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "d:/qurtqus/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "GeneralPurposeRegister:inst7\|FourRegister:inst\|lpm_latch_reg8bit:inst\|lpm_latch:lpm_latch_component\|latches\[6\] " "Warning: Node \"GeneralPurposeRegister:inst7\|FourRegister:inst\|lpm_latch_reg8bit:inst\|lpm_latch:lpm_latch_component\|latches\[6\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "d:/qurtqus/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "GeneralPurposeRegister:inst7\|FourRegister:inst\|lpm_latch_reg8bit:inst1\|lpm_latch:lpm_latch_component\|latches\[6\] " "Warning: Node \"GeneralPurposeRegister:inst7\|FourRegister:inst\|lpm_latch_reg8bit:inst1\|lpm_latch:lpm_latch_component\|latches\[6\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "d:/qurtqus/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DR:inst18\|lpm_latch8_DR:inst\|lpm_latch:lpm_latch_component\|latches\[7\] " "Warning: Node \"DR:inst18\|lpm_latch8_DR:inst\|lpm_latch:lpm_latch_component\|latches\[7\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "d:/qurtqus/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "GeneralPurposeRegister:inst7\|FourRegister:inst\|lpm_latch_reg8bit:inst1\|lpm_latch:lpm_latch_component\|latches\[7\] " "Warning: Node \"GeneralPurposeRegister:inst7\|FourRegister:inst\|lpm_latch_reg8bit:inst1\|lpm_latch:lpm_latch_component\|latches\[7\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "d:/qurtqus/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "GeneralPurposeRegister:inst7\|FourRegister:inst\|lpm_latch_reg8bit:inst3\|lpm_latch:lpm_latch_component\|latches\[7\] " "Warning: Node \"GeneralPurposeRegister:inst7\|FourRegister:inst\|lpm_latch_reg8bit:inst3\|lpm_latch:lpm_latch_component\|latches\[7\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "d:/qurtqus/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "IR:inst2\|lpm_latch_IR:inst\|lpm_latch:lpm_latch_component\|latches\[7\] " "Warning: Node \"IR:inst2\|lpm_latch_IR:inst\|lpm_latch:lpm_latch_component\|latches\[7\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "d:/qurtqus/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "GeneralPurposeRegister:inst7\|FourRegister:inst\|lpm_latch_reg8bit:inst2\|lpm_latch:lpm_latch_component\|latches\[7\] " "Warning: Node \"GeneralPurposeRegister:inst7\|FourRegister:inst\|lpm_latch_reg8bit:inst2\|lpm_latch:lpm_latch_component\|latches\[7\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "d:/qurtqus/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "GeneralPurposeRegister:inst7\|FourRegister:inst\|lpm_latch_reg8bit:inst\|lpm_latch:lpm_latch_component\|latches\[7\] " "Warning: Node \"GeneralPurposeRegister:inst7\|FourRegister:inst\|lpm_latch_reg8bit:inst\|lpm_latch:lpm_latch_component\|latches\[7\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "d:/qurtqus/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DR:inst18\|lpm_latch8_DR:inst\|lpm_latch:lpm_latch_component\|latches\[4\] " "Warning: Node \"DR:inst18\|lpm_latch8_DR:inst\|lpm_latch:lpm_latch_component\|latches\[4\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "d:/qurtqus/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DR:inst18\|lpm_latch8_DR:inst\|lpm_latch:lpm_latch_component\|latches\[3\] " "Warning: Node \"DR:inst18\|lpm_latch8_DR:inst\|lpm_latch:lpm_latch_component\|latches\[3\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "d:/qurtqus/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DR:inst18\|lpm_latch8_DR:inst\|lpm_latch:lpm_latch_component\|latches\[2\] " "Warning: Node \"DR:inst18\|lpm_latch8_DR:inst\|lpm_latch:lpm_latch_component\|latches\[2\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "d:/qurtqus/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DR:inst18\|lpm_latch8_DR:inst\|lpm_latch:lpm_latch_component\|latches\[1\] " "Warning: Node \"DR:inst18\|lpm_latch8_DR:inst\|lpm_latch:lpm_latch_component\|latches\[1\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "d:/qurtqus/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DR:inst18\|lpm_latch8_DR:inst\|lpm_latch:lpm_latch_component\|latches\[0\] " "Warning: Node \"DR:inst18\|lpm_latch8_DR:inst\|lpm_latch:lpm_latch_component\|latches\[0\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "d:/qurtqus/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "IR:inst2\|lpm_latch_IR:inst\|lpm_latch:lpm_latch_component\|latches\[15\] " "Warning: Node \"IR:inst2\|lpm_latch_IR:inst\|lpm_latch:lpm_latch_component\|latches\[15\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "d:/qurtqus/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "CPU.bdf" "" { Schematic "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/CPU.bdf" { { 48 -24 144 64 "clk" "" } } } } { "d:/qurtqus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/qurtqus/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "G1 " "Info: Assuming node \"G1\" is a latch enable. Will not compute fmax for this pin." {  } { { "CPU.bdf" "" { Schematic "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/CPU.bdf" { { 296 -248 -80 312 "G1" "" } } } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "G3 " "Info: Assuming node \"G3\" is a latch enable. Will not compute fmax for this pin." {  } { { "CPU.bdf" "" { Schematic "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/CPU.bdf" { { 328 -248 -80 344 "G3" "" } } } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "G0 " "Info: Assuming node \"G0\" is a latch enable. Will not compute fmax for this pin." {  } { { "CPU.bdf" "" { Schematic "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/CPU.bdf" { { 280 -248 -80 296 "G0" "" } } } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "G2 " "Info: Assuming node \"G2\" is a latch enable. Will not compute fmax for this pin." {  } { { "CPU.bdf" "" { Schematic "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/CPU.bdf" { { 312 -248 -80 328 "G2" "" } } } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "4 " "Warning: Found 4 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "FourPulseGenerator:inst3\|inst3 " "Info: Detected ripple clock \"FourPulseGenerator:inst3\|inst3\" as buffer" {  } { { "../../四节拍脉冲/FourPulseGenerator/FourPulseGenerator.bdf" "" { Schematic "D:/我的/课程资料/硬件基础实践/进阶版CPU/四节拍脉冲/FourPulseGenerator/FourPulseGenerator.bdf" { { 264 1156 1220 344 "inst3" "" } } } } { "d:/qurtqus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/qurtqus/quartus/bin/Assignment Editor.qase" 1 { { 0 "FourPulseGenerator:inst3\|inst3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "FourPulseGenerator:inst3\|inst " "Info: Detected ripple clock \"FourPulseGenerator:inst3\|inst\" as buffer" {  } { { "../../四节拍脉冲/FourPulseGenerator/FourPulseGenerator.bdf" "" { Schematic "D:/我的/课程资料/硬件基础实践/进阶版CPU/四节拍脉冲/FourPulseGenerator/FourPulseGenerator.bdf" { { 264 812 876 344 "inst" "" } } } } { "d:/qurtqus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/qurtqus/quartus/bin/Assignment Editor.qase" 1 { { 0 "FourPulseGenerator:inst3\|inst" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "FourPulseGenerator:inst3\|inst1 " "Info: Detected ripple clock \"FourPulseGenerator:inst3\|inst1\" as buffer" {  } { { "../../四节拍脉冲/FourPulseGenerator/FourPulseGenerator.bdf" "" { Schematic "D:/我的/课程资料/硬件基础实践/进阶版CPU/四节拍脉冲/FourPulseGenerator/FourPulseGenerator.bdf" { { 264 932 996 344 "inst1" "" } } } } { "d:/qurtqus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/qurtqus/quartus/bin/Assignment Editor.qase" 1 { { 0 "FourPulseGenerator:inst3\|inst1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "FourPulseGenerator:inst3\|inst2 " "Info: Detected ripple clock \"FourPulseGenerator:inst3\|inst2\" as buffer" {  } { { "../../四节拍脉冲/FourPulseGenerator/FourPulseGenerator.bdf" "" { Schematic "D:/我的/课程资料/硬件基础实践/进阶版CPU/四节拍脉冲/FourPulseGenerator/FourPulseGenerator.bdf" { { 264 1060 1124 344 "inst2" "" } } } } { "d:/qurtqus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/qurtqus/quartus/bin/Assignment Editor.qase" 1 { { 0 "FourPulseGenerator:inst3\|inst2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk memory ROM_data:inst8\|lpm_rom_data:inst\|altsyncram:altsyncram_component\|altsyncram_c871:auto_generated\|q_a\[1\] register DR:inst18\|lpm_latch8_DR:inst\|lpm_latch:lpm_latch_component\|latches\[6\] 80.96 MHz 12.352 ns Internal " "Info: Clock \"clk\" has Internal fmax of 80.96 MHz between source memory \"ROM_data:inst8\|lpm_rom_data:inst\|altsyncram:altsyncram_component\|altsyncram_c871:auto_generated\|q_a\[1\]\" and destination register \"DR:inst18\|lpm_latch8_DR:inst\|lpm_latch:lpm_latch_component\|latches\[6\]\" (period= 12.352 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.973 ns + Longest memory register " "Info: + Longest memory to register delay is 4.973 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.088 ns) 0.088 ns ROM_data:inst8\|lpm_rom_data:inst\|altsyncram:altsyncram_component\|altsyncram_c871:auto_generated\|q_a\[1\] 1 MEM M4K_X17_Y31 1 " "Info: 1: + IC(0.000 ns) + CELL(0.088 ns) = 0.088 ns; Loc. = M4K_X17_Y31; Fanout = 1; MEM Node = 'ROM_data:inst8\|lpm_rom_data:inst\|altsyncram:altsyncram_component\|altsyncram_c871:auto_generated\|q_a\[1\]'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ROM_data:inst8|lpm_rom_data:inst|altsyncram:altsyncram_component|altsyncram_c871:auto_generated|q_a[1] } "NODE_NAME" } } { "db/altsyncram_c871.tdf" "" { Text "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/db/altsyncram_c871.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.927 ns) + CELL(0.150 ns) 1.165 ns OC:inst16\|lpm_mux_B41:inst2\|lpm_mux:lpm_mux_component\|mux_vmc:auto_generated\|result_node\[1\]~15 2 COMB LCCOMB_X22_Y31_N10 4 " "Info: 2: + IC(0.927 ns) + CELL(0.150 ns) = 1.165 ns; Loc. = LCCOMB_X22_Y31_N10; Fanout = 4; COMB Node = 'OC:inst16\|lpm_mux_B41:inst2\|lpm_mux:lpm_mux_component\|mux_vmc:auto_generated\|result_node\[1\]~15'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "1.077 ns" { ROM_data:inst8|lpm_rom_data:inst|altsyncram:altsyncram_component|altsyncram_c871:auto_generated|q_a[1] OC:inst16|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|result_node[1]~15 } "NODE_NAME" } } { "db/mux_vmc.tdf" "" { Text "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/db/mux_vmc.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.266 ns) + CELL(0.150 ns) 1.581 ns ALU:inst10\|Add0~7 3 COMB LCCOMB_X22_Y31_N26 2 " "Info: 3: + IC(0.266 ns) + CELL(0.150 ns) = 1.581 ns; Loc. = LCCOMB_X22_Y31_N26; Fanout = 2; COMB Node = 'ALU:inst10\|Add0~7'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "0.416 ns" { OC:inst16|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|result_node[1]~15 ALU:inst10|Add0~7 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/qurtqus/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.666 ns) + CELL(0.393 ns) 2.640 ns ALU:inst10\|Add0~14 4 COMB LCCOMB_X19_Y31_N4 2 " "Info: 4: + IC(0.666 ns) + CELL(0.393 ns) = 2.640 ns; Loc. = LCCOMB_X19_Y31_N4; Fanout = 2; COMB Node = 'ALU:inst10\|Add0~14'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "1.059 ns" { ALU:inst10|Add0~7 ALU:inst10|Add0~14 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/qurtqus/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.711 ns ALU:inst10\|Add0~16 5 COMB LCCOMB_X19_Y31_N6 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 2.711 ns; Loc. = LCCOMB_X19_Y31_N6; Fanout = 2; COMB Node = 'ALU:inst10\|Add0~16'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ALU:inst10|Add0~14 ALU:inst10|Add0~16 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/qurtqus/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.782 ns ALU:inst10\|Add0~18 6 COMB LCCOMB_X19_Y31_N8 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 2.782 ns; Loc. = LCCOMB_X19_Y31_N8; Fanout = 2; COMB Node = 'ALU:inst10\|Add0~18'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ALU:inst10|Add0~16 ALU:inst10|Add0~18 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/qurtqus/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.853 ns ALU:inst10\|Add0~20 7 COMB LCCOMB_X19_Y31_N10 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 2.853 ns; Loc. = LCCOMB_X19_Y31_N10; Fanout = 2; COMB Node = 'ALU:inst10\|Add0~20'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ALU:inst10|Add0~18 ALU:inst10|Add0~20 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/qurtqus/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.924 ns ALU:inst10\|Add0~22 8 COMB LCCOMB_X19_Y31_N12 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 2.924 ns; Loc. = LCCOMB_X19_Y31_N12; Fanout = 2; COMB Node = 'ALU:inst10\|Add0~22'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ALU:inst10|Add0~20 ALU:inst10|Add0~22 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/qurtqus/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 3.334 ns ALU:inst10\|Add0~23 9 COMB LCCOMB_X19_Y31_N14 1 " "Info: 9: + IC(0.000 ns) + CELL(0.410 ns) = 3.334 ns; Loc. = LCCOMB_X19_Y31_N14; Fanout = 1; COMB Node = 'ALU:inst10\|Add0~23'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { ALU:inst10|Add0~22 ALU:inst10|Add0~23 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/qurtqus/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.680 ns) + CELL(0.150 ns) 4.164 ns ALU:inst10\|Mux11~1 10 COMB LCCOMB_X23_Y31_N12 1 " "Info: 10: + IC(0.680 ns) + CELL(0.150 ns) = 4.164 ns; Loc. = LCCOMB_X23_Y31_N12; Fanout = 1; COMB Node = 'ALU:inst10\|Mux11~1'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "0.830 ns" { ALU:inst10|Add0~23 ALU:inst10|Mux11~1 } "NODE_NAME" } } { "../../运算器/ALU/ALU.vhd" "" { Text "D:/我的/课程资料/硬件基础实践/进阶版CPU/运算器/ALU/ALU.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.150 ns) 4.568 ns ALU:inst10\|Mux11~2 11 COMB LCCOMB_X23_Y31_N30 1 " "Info: 11: + IC(0.254 ns) + CELL(0.150 ns) = 4.568 ns; Loc. = LCCOMB_X23_Y31_N30; Fanout = 1; COMB Node = 'ALU:inst10\|Mux11~2'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "0.404 ns" { ALU:inst10|Mux11~1 ALU:inst10|Mux11~2 } "NODE_NAME" } } { "../../运算器/ALU/ALU.vhd" "" { Text "D:/我的/课程资料/硬件基础实践/进阶版CPU/运算器/ALU/ALU.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.150 ns) 4.973 ns DR:inst18\|lpm_latch8_DR:inst\|lpm_latch:lpm_latch_component\|latches\[6\] 12 REG LCCOMB_X23_Y31_N14 12 " "Info: 12: + IC(0.255 ns) + CELL(0.150 ns) = 4.973 ns; Loc. = LCCOMB_X23_Y31_N14; Fanout = 12; REG Node = 'DR:inst18\|lpm_latch8_DR:inst\|lpm_latch:lpm_latch_component\|latches\[6\]'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "0.405 ns" { ALU:inst10|Mux11~2 DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[6] } "NODE_NAME" } } { "lpm_latch.tdf" "" { Text "d:/qurtqus/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.925 ns ( 38.71 % ) " "Info: Total cell delay = 1.925 ns ( 38.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.048 ns ( 61.29 % ) " "Info: Total interconnect delay = 3.048 ns ( 61.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "4.973 ns" { ROM_data:inst8|lpm_rom_data:inst|altsyncram:altsyncram_component|altsyncram_c871:auto_generated|q_a[1] OC:inst16|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|result_node[1]~15 ALU:inst10|Add0~7 ALU:inst10|Add0~14 ALU:inst10|Add0~16 ALU:inst10|Add0~18 ALU:inst10|Add0~20 ALU:inst10|Add0~22 ALU:inst10|Add0~23 ALU:inst10|Mux11~1 ALU:inst10|Mux11~2 DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[6] } "NODE_NAME" } } { "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "4.973 ns" { ROM_data:inst8|lpm_rom_data:inst|altsyncram:altsyncram_component|altsyncram_c871:auto_generated|q_a[1] {} OC:inst16|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|result_node[1]~15 {} ALU:inst10|Add0~7 {} ALU:inst10|Add0~14 {} ALU:inst10|Add0~16 {} ALU:inst10|Add0~18 {} ALU:inst10|Add0~20 {} ALU:inst10|Add0~22 {} ALU:inst10|Add0~23 {} ALU:inst10|Mux11~1 {} ALU:inst10|Mux11~2 {} DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[6] {} } { 0.000ns 0.927ns 0.266ns 0.666ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.680ns 0.254ns 0.255ns } { 0.088ns 0.150ns 0.150ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.150ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.044 ns - Smallest " "Info: - Smallest clock skew is -0.044 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 7.105 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 7.105 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.840 ns) 0.840 ns clk 1 CLK PIN_A14 4 " "Info: 1: + IC(0.000 ns) + CELL(0.840 ns) = 0.840 ns; Loc. = PIN_A14; Fanout = 4; CLK Node = 'clk'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/CPU.bdf" { { 48 -24 144 64 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.107 ns) + CELL(0.787 ns) 2.734 ns FourPulseGenerator:inst3\|inst3 2 REG LCFF_X40_Y40_N5 3 " "Info: 2: + IC(1.107 ns) + CELL(0.787 ns) = 2.734 ns; Loc. = LCFF_X40_Y40_N5; Fanout = 3; REG Node = 'FourPulseGenerator:inst3\|inst3'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "1.894 ns" { clk FourPulseGenerator:inst3|inst3 } "NODE_NAME" } } { "../../四节拍脉冲/FourPulseGenerator/FourPulseGenerator.bdf" "" { Schematic "D:/我的/课程资料/硬件基础实践/进阶版CPU/四节拍脉冲/FourPulseGenerator/FourPulseGenerator.bdf" { { 264 1156 1220 344 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.683 ns) + CELL(0.000 ns) 5.417 ns FourPulseGenerator:inst3\|inst3~clkctrl 3 COMB CLKCTRL_G10 8 " "Info: 3: + IC(2.683 ns) + CELL(0.000 ns) = 5.417 ns; Loc. = CLKCTRL_G10; Fanout = 8; COMB Node = 'FourPulseGenerator:inst3\|inst3~clkctrl'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "2.683 ns" { FourPulseGenerator:inst3|inst3 FourPulseGenerator:inst3|inst3~clkctrl } "NODE_NAME" } } { "../../四节拍脉冲/FourPulseGenerator/FourPulseGenerator.bdf" "" { Schematic "D:/我的/课程资料/硬件基础实践/进阶版CPU/四节拍脉冲/FourPulseGenerator/FourPulseGenerator.bdf" { { 264 1156 1220 344 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.413 ns) + CELL(0.275 ns) 7.105 ns DR:inst18\|lpm_latch8_DR:inst\|lpm_latch:lpm_latch_component\|latches\[6\] 4 REG LCCOMB_X23_Y31_N14 12 " "Info: 4: + IC(1.413 ns) + CELL(0.275 ns) = 7.105 ns; Loc. = LCCOMB_X23_Y31_N14; Fanout = 12; REG Node = 'DR:inst18\|lpm_latch8_DR:inst\|lpm_latch:lpm_latch_component\|latches\[6\]'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "1.688 ns" { FourPulseGenerator:inst3|inst3~clkctrl DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[6] } "NODE_NAME" } } { "lpm_latch.tdf" "" { Text "d:/qurtqus/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.902 ns ( 26.77 % ) " "Info: Total cell delay = 1.902 ns ( 26.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.203 ns ( 73.23 % ) " "Info: Total interconnect delay = 5.203 ns ( 73.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "7.105 ns" { clk FourPulseGenerator:inst3|inst3 FourPulseGenerator:inst3|inst3~clkctrl DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[6] } "NODE_NAME" } } { "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "7.105 ns" { clk {} clk~combout {} FourPulseGenerator:inst3|inst3 {} FourPulseGenerator:inst3|inst3~clkctrl {} DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[6] {} } { 0.000ns 0.000ns 1.107ns 2.683ns 1.413ns } { 0.000ns 0.840ns 0.787ns 0.000ns 0.275ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 7.149 ns - Longest memory " "Info: - Longest clock path from clock \"clk\" to source memory is 7.149 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.840 ns) 0.840 ns clk 1 CLK PIN_A14 4 " "Info: 1: + IC(0.000 ns) + CELL(0.840 ns) = 0.840 ns; Loc. = PIN_A14; Fanout = 4; CLK Node = 'clk'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/CPU.bdf" { { 48 -24 144 64 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.107 ns) + CELL(0.787 ns) 2.734 ns FourPulseGenerator:inst3\|inst2 2 REG LCFF_X40_Y40_N31 4 " "Info: 2: + IC(1.107 ns) + CELL(0.787 ns) = 2.734 ns; Loc. = LCFF_X40_Y40_N31; Fanout = 4; REG Node = 'FourPulseGenerator:inst3\|inst2'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "1.894 ns" { clk FourPulseGenerator:inst3|inst2 } "NODE_NAME" } } { "../../四节拍脉冲/FourPulseGenerator/FourPulseGenerator.bdf" "" { Schematic "D:/我的/课程资料/硬件基础实践/进阶版CPU/四节拍脉冲/FourPulseGenerator/FourPulseGenerator.bdf" { { 264 1060 1124 344 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.766 ns) + CELL(0.000 ns) 5.500 ns FourPulseGenerator:inst3\|inst2~clkctrl 3 COMB CLKCTRL_G15 12 " "Info: 3: + IC(2.766 ns) + CELL(0.000 ns) = 5.500 ns; Loc. = CLKCTRL_G15; Fanout = 12; COMB Node = 'FourPulseGenerator:inst3\|inst2~clkctrl'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "2.766 ns" { FourPulseGenerator:inst3|inst2 FourPulseGenerator:inst3|inst2~clkctrl } "NODE_NAME" } } { "../../四节拍脉冲/FourPulseGenerator/FourPulseGenerator.bdf" "" { Schematic "D:/我的/课程资料/硬件基础实践/进阶版CPU/四节拍脉冲/FourPulseGenerator/FourPulseGenerator.bdf" { { 264 1060 1124 344 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.014 ns) + CELL(0.635 ns) 7.149 ns ROM_data:inst8\|lpm_rom_data:inst\|altsyncram:altsyncram_component\|altsyncram_c871:auto_generated\|q_a\[1\] 4 MEM M4K_X17_Y31 1 " "Info: 4: + IC(1.014 ns) + CELL(0.635 ns) = 7.149 ns; Loc. = M4K_X17_Y31; Fanout = 1; MEM Node = 'ROM_data:inst8\|lpm_rom_data:inst\|altsyncram:altsyncram_component\|altsyncram_c871:auto_generated\|q_a\[1\]'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "1.649 ns" { FourPulseGenerator:inst3|inst2~clkctrl ROM_data:inst8|lpm_rom_data:inst|altsyncram:altsyncram_component|altsyncram_c871:auto_generated|q_a[1] } "NODE_NAME" } } { "db/altsyncram_c871.tdf" "" { Text "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/db/altsyncram_c871.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.262 ns ( 31.64 % ) " "Info: Total cell delay = 2.262 ns ( 31.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.887 ns ( 68.36 % ) " "Info: Total interconnect delay = 4.887 ns ( 68.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "7.149 ns" { clk FourPulseGenerator:inst3|inst2 FourPulseGenerator:inst3|inst2~clkctrl ROM_data:inst8|lpm_rom_data:inst|altsyncram:altsyncram_component|altsyncram_c871:auto_generated|q_a[1] } "NODE_NAME" } } { "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "7.149 ns" { clk {} clk~combout {} FourPulseGenerator:inst3|inst2 {} FourPulseGenerator:inst3|inst2~clkctrl {} ROM_data:inst8|lpm_rom_data:inst|altsyncram:altsyncram_component|altsyncram_c871:auto_generated|q_a[1] {} } { 0.000ns 0.000ns 1.107ns 2.766ns 1.014ns } { 0.000ns 0.840ns 0.787ns 0.000ns 0.635ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "7.105 ns" { clk FourPulseGenerator:inst3|inst3 FourPulseGenerator:inst3|inst3~clkctrl DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[6] } "NODE_NAME" } } { "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "7.105 ns" { clk {} clk~combout {} FourPulseGenerator:inst3|inst3 {} FourPulseGenerator:inst3|inst3~clkctrl {} DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[6] {} } { 0.000ns 0.000ns 1.107ns 2.683ns 1.413ns } { 0.000ns 0.840ns 0.787ns 0.000ns 0.275ns } "" } } { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "7.149 ns" { clk FourPulseGenerator:inst3|inst2 FourPulseGenerator:inst3|inst2~clkctrl ROM_data:inst8|lpm_rom_data:inst|altsyncram:altsyncram_component|altsyncram_c871:auto_generated|q_a[1] } "NODE_NAME" } } { "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "7.149 ns" { clk {} clk~combout {} FourPulseGenerator:inst3|inst2 {} FourPulseGenerator:inst3|inst2~clkctrl {} ROM_data:inst8|lpm_rom_data:inst|altsyncram:altsyncram_component|altsyncram_c871:auto_generated|q_a[1] {} } { 0.000ns 0.000ns 1.107ns 2.766ns 1.014ns } { 0.000ns 0.840ns 0.787ns 0.000ns 0.635ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.209 ns + " "Info: + Micro clock to output delay of source is 0.209 ns" {  } { { "db/altsyncram_c871.tdf" "" { Text "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/db/altsyncram_c871.tdf" 31 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.950 ns + " "Info: + Micro setup delay of destination is 0.950 ns" {  } { { "lpm_latch.tdf" "" { Text "d:/qurtqus/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "db/altsyncram_c871.tdf" "" { Text "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/db/altsyncram_c871.tdf" 31 2 0 } } { "lpm_latch.tdf" "" { Text "d:/qurtqus/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "4.973 ns" { ROM_data:inst8|lpm_rom_data:inst|altsyncram:altsyncram_component|altsyncram_c871:auto_generated|q_a[1] OC:inst16|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|result_node[1]~15 ALU:inst10|Add0~7 ALU:inst10|Add0~14 ALU:inst10|Add0~16 ALU:inst10|Add0~18 ALU:inst10|Add0~20 ALU:inst10|Add0~22 ALU:inst10|Add0~23 ALU:inst10|Mux11~1 ALU:inst10|Mux11~2 DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[6] } "NODE_NAME" } } { "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "4.973 ns" { ROM_data:inst8|lpm_rom_data:inst|altsyncram:altsyncram_component|altsyncram_c871:auto_generated|q_a[1] {} OC:inst16|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|result_node[1]~15 {} ALU:inst10|Add0~7 {} ALU:inst10|Add0~14 {} ALU:inst10|Add0~16 {} ALU:inst10|Add0~18 {} ALU:inst10|Add0~20 {} ALU:inst10|Add0~22 {} ALU:inst10|Add0~23 {} ALU:inst10|Mux11~1 {} ALU:inst10|Mux11~2 {} DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[6] {} } { 0.000ns 0.927ns 0.266ns 0.666ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.680ns 0.254ns 0.255ns } { 0.088ns 0.150ns 0.150ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.150ns 0.150ns } "" } } { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "7.105 ns" { clk FourPulseGenerator:inst3|inst3 FourPulseGenerator:inst3|inst3~clkctrl DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[6] } "NODE_NAME" } } { "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "7.105 ns" { clk {} clk~combout {} FourPulseGenerator:inst3|inst3 {} FourPulseGenerator:inst3|inst3~clkctrl {} DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[6] {} } { 0.000ns 0.000ns 1.107ns 2.683ns 1.413ns } { 0.000ns 0.840ns 0.787ns 0.000ns 0.275ns } "" } } { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "7.149 ns" { clk FourPulseGenerator:inst3|inst2 FourPulseGenerator:inst3|inst2~clkctrl ROM_data:inst8|lpm_rom_data:inst|altsyncram:altsyncram_component|altsyncram_c871:auto_generated|q_a[1] } "NODE_NAME" } } { "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "7.149 ns" { clk {} clk~combout {} FourPulseGenerator:inst3|inst2 {} FourPulseGenerator:inst3|inst2~clkctrl {} ROM_data:inst8|lpm_rom_data:inst|altsyncram:altsyncram_component|altsyncram_c871:auto_generated|q_a[1] {} } { 0.000ns 0.000ns 1.107ns 2.766ns 1.014ns } { 0.000ns 0.840ns 0.787ns 0.000ns 0.635ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 13 " "Warning: Circuit may not operate. Detected 13 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "ROM_instruction:inst1\|lpm_ir:inst\|altsyncram:altsyncram_component\|altsyncram_ho91:auto_generated\|q_a\[15\] IR:inst2\|lpm_latch_IR:inst\|lpm_latch:lpm_latch_component\|latches\[15\] clk 1.005 ns " "Info: Found hold time violation between source  pin or register \"ROM_instruction:inst1\|lpm_ir:inst\|altsyncram:altsyncram_component\|altsyncram_ho91:auto_generated\|q_a\[15\]\" and destination pin or register \"IR:inst2\|lpm_latch_IR:inst\|lpm_latch:lpm_latch_component\|latches\[15\]\" for clock \"clk\" (Hold time is 1.005 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "1.961 ns + Largest " "Info: + Largest clock skew is 1.961 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 7.196 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 7.196 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.840 ns) 0.840 ns clk 1 CLK PIN_A14 4 " "Info: 1: + IC(0.000 ns) + CELL(0.840 ns) = 0.840 ns; Loc. = PIN_A14; Fanout = 4; CLK Node = 'clk'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/CPU.bdf" { { 48 -24 144 64 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.107 ns) + CELL(0.787 ns) 2.734 ns FourPulseGenerator:inst3\|inst1 2 REG LCFF_X40_Y40_N17 4 " "Info: 2: + IC(1.107 ns) + CELL(0.787 ns) = 2.734 ns; Loc. = LCFF_X40_Y40_N17; Fanout = 4; REG Node = 'FourPulseGenerator:inst3\|inst1'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "1.894 ns" { clk FourPulseGenerator:inst3|inst1 } "NODE_NAME" } } { "../../四节拍脉冲/FourPulseGenerator/FourPulseGenerator.bdf" "" { Schematic "D:/我的/课程资料/硬件基础实践/进阶版CPU/四节拍脉冲/FourPulseGenerator/FourPulseGenerator.bdf" { { 264 932 996 344 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.806 ns) + CELL(0.000 ns) 5.540 ns FourPulseGenerator:inst3\|inst1~clkctrl 3 COMB CLKCTRL_G13 16 " "Info: 3: + IC(2.806 ns) + CELL(0.000 ns) = 5.540 ns; Loc. = CLKCTRL_G13; Fanout = 16; COMB Node = 'FourPulseGenerator:inst3\|inst1~clkctrl'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "2.806 ns" { FourPulseGenerator:inst3|inst1 FourPulseGenerator:inst3|inst1~clkctrl } "NODE_NAME" } } { "../../四节拍脉冲/FourPulseGenerator/FourPulseGenerator.bdf" "" { Schematic "D:/我的/课程资料/硬件基础实践/进阶版CPU/四节拍脉冲/FourPulseGenerator/FourPulseGenerator.bdf" { { 264 932 996 344 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.506 ns) + CELL(0.150 ns) 7.196 ns IR:inst2\|lpm_latch_IR:inst\|lpm_latch:lpm_latch_component\|latches\[15\] 4 REG LCCOMB_X18_Y32_N0 1 " "Info: 4: + IC(1.506 ns) + CELL(0.150 ns) = 7.196 ns; Loc. = LCCOMB_X18_Y32_N0; Fanout = 1; REG Node = 'IR:inst2\|lpm_latch_IR:inst\|lpm_latch:lpm_latch_component\|latches\[15\]'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "1.656 ns" { FourPulseGenerator:inst3|inst1~clkctrl IR:inst2|lpm_latch_IR:inst|lpm_latch:lpm_latch_component|latches[15] } "NODE_NAME" } } { "lpm_latch.tdf" "" { Text "d:/qurtqus/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.777 ns ( 24.69 % ) " "Info: Total cell delay = 1.777 ns ( 24.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.419 ns ( 75.31 % ) " "Info: Total interconnect delay = 5.419 ns ( 75.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "7.196 ns" { clk FourPulseGenerator:inst3|inst1 FourPulseGenerator:inst3|inst1~clkctrl IR:inst2|lpm_latch_IR:inst|lpm_latch:lpm_latch_component|latches[15] } "NODE_NAME" } } { "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "7.196 ns" { clk {} clk~combout {} FourPulseGenerator:inst3|inst1 {} FourPulseGenerator:inst3|inst1~clkctrl {} IR:inst2|lpm_latch_IR:inst|lpm_latch:lpm_latch_component|latches[15] {} } { 0.000ns 0.000ns 1.107ns 2.806ns 1.506ns } { 0.000ns 0.840ns 0.787ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 5.235 ns - Shortest memory " "Info: - Shortest clock path from clock \"clk\" to source memory is 5.235 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.840 ns) 0.840 ns clk 1 CLK PIN_A14 4 " "Info: 1: + IC(0.000 ns) + CELL(0.840 ns) = 0.840 ns; Loc. = PIN_A14; Fanout = 4; CLK Node = 'clk'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/CPU.bdf" { { 48 -24 144 64 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.107 ns) + CELL(0.787 ns) 2.734 ns FourPulseGenerator:inst3\|inst 2 REG LCFF_X40_Y40_N23 4 " "Info: 2: + IC(1.107 ns) + CELL(0.787 ns) = 2.734 ns; Loc. = LCFF_X40_Y40_N23; Fanout = 4; REG Node = 'FourPulseGenerator:inst3\|inst'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "1.894 ns" { clk FourPulseGenerator:inst3|inst } "NODE_NAME" } } { "../../四节拍脉冲/FourPulseGenerator/FourPulseGenerator.bdf" "" { Schematic "D:/我的/课程资料/硬件基础实践/进阶版CPU/四节拍脉冲/FourPulseGenerator/FourPulseGenerator.bdf" { { 264 812 876 344 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.853 ns) + CELL(0.000 ns) 3.587 ns FourPulseGenerator:inst3\|inst~clkctrl 3 COMB CLKCTRL_G8 24 " "Info: 3: + IC(0.853 ns) + CELL(0.000 ns) = 3.587 ns; Loc. = CLKCTRL_G8; Fanout = 24; COMB Node = 'FourPulseGenerator:inst3\|inst~clkctrl'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "0.853 ns" { FourPulseGenerator:inst3|inst FourPulseGenerator:inst3|inst~clkctrl } "NODE_NAME" } } { "../../四节拍脉冲/FourPulseGenerator/FourPulseGenerator.bdf" "" { Schematic "D:/我的/课程资料/硬件基础实践/进阶版CPU/四节拍脉冲/FourPulseGenerator/FourPulseGenerator.bdf" { { 264 812 876 344 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.013 ns) + CELL(0.635 ns) 5.235 ns ROM_instruction:inst1\|lpm_ir:inst\|altsyncram:altsyncram_component\|altsyncram_ho91:auto_generated\|q_a\[15\] 4 MEM M4K_X17_Y32 1 " "Info: 4: + IC(1.013 ns) + CELL(0.635 ns) = 5.235 ns; Loc. = M4K_X17_Y32; Fanout = 1; MEM Node = 'ROM_instruction:inst1\|lpm_ir:inst\|altsyncram:altsyncram_component\|altsyncram_ho91:auto_generated\|q_a\[15\]'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "1.648 ns" { FourPulseGenerator:inst3|inst~clkctrl ROM_instruction:inst1|lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|q_a[15] } "NODE_NAME" } } { "db/altsyncram_ho91.tdf" "" { Text "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/db/altsyncram_ho91.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.262 ns ( 43.21 % ) " "Info: Total cell delay = 2.262 ns ( 43.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.973 ns ( 56.79 % ) " "Info: Total interconnect delay = 2.973 ns ( 56.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "5.235 ns" { clk FourPulseGenerator:inst3|inst FourPulseGenerator:inst3|inst~clkctrl ROM_instruction:inst1|lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|q_a[15] } "NODE_NAME" } } { "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "5.235 ns" { clk {} clk~combout {} FourPulseGenerator:inst3|inst {} FourPulseGenerator:inst3|inst~clkctrl {} ROM_instruction:inst1|lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|q_a[15] {} } { 0.000ns 0.000ns 1.107ns 0.853ns 1.013ns } { 0.000ns 0.840ns 0.787ns 0.000ns 0.635ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "7.196 ns" { clk FourPulseGenerator:inst3|inst1 FourPulseGenerator:inst3|inst1~clkctrl IR:inst2|lpm_latch_IR:inst|lpm_latch:lpm_latch_component|latches[15] } "NODE_NAME" } } { "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "7.196 ns" { clk {} clk~combout {} FourPulseGenerator:inst3|inst1 {} FourPulseGenerator:inst3|inst1~clkctrl {} IR:inst2|lpm_latch_IR:inst|lpm_latch:lpm_latch_component|latches[15] {} } { 0.000ns 0.000ns 1.107ns 2.806ns 1.506ns } { 0.000ns 0.840ns 0.787ns 0.000ns 0.150ns } "" } } { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "5.235 ns" { clk FourPulseGenerator:inst3|inst FourPulseGenerator:inst3|inst~clkctrl ROM_instruction:inst1|lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|q_a[15] } "NODE_NAME" } } { "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "5.235 ns" { clk {} clk~combout {} FourPulseGenerator:inst3|inst {} FourPulseGenerator:inst3|inst~clkctrl {} ROM_instruction:inst1|lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|q_a[15] {} } { 0.000ns 0.000ns 1.107ns 0.853ns 1.013ns } { 0.000ns 0.840ns 0.787ns 0.000ns 0.635ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.209 ns - " "Info: - Micro clock to output delay of source is 0.209 ns" {  } { { "db/altsyncram_ho91.tdf" "" { Text "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/db/altsyncram_ho91.tdf" 31 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.747 ns - Shortest memory register " "Info: - Shortest memory to register delay is 0.747 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.088 ns) 0.088 ns ROM_instruction:inst1\|lpm_ir:inst\|altsyncram:altsyncram_component\|altsyncram_ho91:auto_generated\|q_a\[15\] 1 MEM M4K_X17_Y32 1 " "Info: 1: + IC(0.000 ns) + CELL(0.088 ns) = 0.088 ns; Loc. = M4K_X17_Y32; Fanout = 1; MEM Node = 'ROM_instruction:inst1\|lpm_ir:inst\|altsyncram:altsyncram_component\|altsyncram_ho91:auto_generated\|q_a\[15\]'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ROM_instruction:inst1|lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|q_a[15] } "NODE_NAME" } } { "db/altsyncram_ho91.tdf" "" { Text "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/db/altsyncram_ho91.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.384 ns) + CELL(0.275 ns) 0.747 ns IR:inst2\|lpm_latch_IR:inst\|lpm_latch:lpm_latch_component\|latches\[15\] 2 REG LCCOMB_X18_Y32_N0 1 " "Info: 2: + IC(0.384 ns) + CELL(0.275 ns) = 0.747 ns; Loc. = LCCOMB_X18_Y32_N0; Fanout = 1; REG Node = 'IR:inst2\|lpm_latch_IR:inst\|lpm_latch:lpm_latch_component\|latches\[15\]'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "0.659 ns" { ROM_instruction:inst1|lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|q_a[15] IR:inst2|lpm_latch_IR:inst|lpm_latch:lpm_latch_component|latches[15] } "NODE_NAME" } } { "lpm_latch.tdf" "" { Text "d:/qurtqus/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.363 ns ( 48.59 % ) " "Info: Total cell delay = 0.363 ns ( 48.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.384 ns ( 51.41 % ) " "Info: Total interconnect delay = 0.384 ns ( 51.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "0.747 ns" { ROM_instruction:inst1|lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|q_a[15] IR:inst2|lpm_latch_IR:inst|lpm_latch:lpm_latch_component|latches[15] } "NODE_NAME" } } { "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "0.747 ns" { ROM_instruction:inst1|lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|q_a[15] {} IR:inst2|lpm_latch_IR:inst|lpm_latch:lpm_latch_component|latches[15] {} } { 0.000ns 0.384ns } { 0.088ns 0.275ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "lpm_latch.tdf" "" { Text "d:/qurtqus/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "db/altsyncram_ho91.tdf" "" { Text "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/db/altsyncram_ho91.tdf" 31 2 0 } } { "lpm_latch.tdf" "" { Text "d:/qurtqus/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "7.196 ns" { clk FourPulseGenerator:inst3|inst1 FourPulseGenerator:inst3|inst1~clkctrl IR:inst2|lpm_latch_IR:inst|lpm_latch:lpm_latch_component|latches[15] } "NODE_NAME" } } { "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "7.196 ns" { clk {} clk~combout {} FourPulseGenerator:inst3|inst1 {} FourPulseGenerator:inst3|inst1~clkctrl {} IR:inst2|lpm_latch_IR:inst|lpm_latch:lpm_latch_component|latches[15] {} } { 0.000ns 0.000ns 1.107ns 2.806ns 1.506ns } { 0.000ns 0.840ns 0.787ns 0.000ns 0.150ns } "" } } { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "5.235 ns" { clk FourPulseGenerator:inst3|inst FourPulseGenerator:inst3|inst~clkctrl ROM_instruction:inst1|lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|q_a[15] } "NODE_NAME" } } { "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "5.235 ns" { clk {} clk~combout {} FourPulseGenerator:inst3|inst {} FourPulseGenerator:inst3|inst~clkctrl {} ROM_instruction:inst1|lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|q_a[15] {} } { 0.000ns 0.000ns 1.107ns 0.853ns 1.013ns } { 0.000ns 0.840ns 0.787ns 0.000ns 0.635ns } "" } } { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "0.747 ns" { ROM_instruction:inst1|lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|q_a[15] IR:inst2|lpm_latch_IR:inst|lpm_latch:lpm_latch_component|latches[15] } "NODE_NAME" } } { "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "0.747 ns" { ROM_instruction:inst1|lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|q_a[15] {} IR:inst2|lpm_latch_IR:inst|lpm_latch:lpm_latch_component|latches[15] {} } { 0.000ns 0.384ns } { 0.088ns 0.275ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "GeneralPurposeRegister:inst7\|FourRegister:inst\|lpm_latch_reg8bit:inst3\|lpm_latch:lpm_latch_component\|latches\[3\] DATA\[3\] G3 5.452 ns register " "Info: tsu for register \"GeneralPurposeRegister:inst7\|FourRegister:inst\|lpm_latch_reg8bit:inst3\|lpm_latch:lpm_latch_component\|latches\[3\]\" (data pin = \"DATA\[3\]\", clock pin = \"G3\") is 5.452 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.549 ns + Longest pin register " "Info: + Longest pin to register delay is 7.549 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.860 ns) 0.860 ns DATA\[3\] 1 PIN PIN_W11 4 " "Info: 1: + IC(0.000 ns) + CELL(0.860 ns) = 0.860 ns; Loc. = PIN_W11; Fanout = 4; PIN Node = 'DATA\[3\]'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA[3] } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/CPU.bdf" { { 264 -248 -80 280 "DATA\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.274 ns) + CELL(0.415 ns) 7.549 ns GeneralPurposeRegister:inst7\|FourRegister:inst\|lpm_latch_reg8bit:inst3\|lpm_latch:lpm_latch_component\|latches\[3\] 2 REG LCCOMB_X21_Y31_N28 2 " "Info: 2: + IC(6.274 ns) + CELL(0.415 ns) = 7.549 ns; Loc. = LCCOMB_X21_Y31_N28; Fanout = 2; REG Node = 'GeneralPurposeRegister:inst7\|FourRegister:inst\|lpm_latch_reg8bit:inst3\|lpm_latch:lpm_latch_component\|latches\[3\]'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "6.689 ns" { DATA[3] GeneralPurposeRegister:inst7|FourRegister:inst|lpm_latch_reg8bit:inst3|lpm_latch:lpm_latch_component|latches[3] } "NODE_NAME" } } { "lpm_latch.tdf" "" { Text "d:/qurtqus/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.275 ns ( 16.89 % ) " "Info: Total cell delay = 1.275 ns ( 16.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.274 ns ( 83.11 % ) " "Info: Total interconnect delay = 6.274 ns ( 83.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "7.549 ns" { DATA[3] GeneralPurposeRegister:inst7|FourRegister:inst|lpm_latch_reg8bit:inst3|lpm_latch:lpm_latch_component|latches[3] } "NODE_NAME" } } { "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "7.549 ns" { DATA[3] {} DATA[3]~combout {} GeneralPurposeRegister:inst7|FourRegister:inst|lpm_latch_reg8bit:inst3|lpm_latch:lpm_latch_component|latches[3] {} } { 0.000ns 0.000ns 6.274ns } { 0.000ns 0.860ns 0.415ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.681 ns + " "Info: + Micro setup delay of destination is 0.681 ns" {  } { { "lpm_latch.tdf" "" { Text "d:/qurtqus/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "G3 destination 2.778 ns - Shortest register " "Info: - Shortest clock path from clock \"G3\" to destination register is 2.778 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns G3 1 CLK PIN_C13 1 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 1; CLK Node = 'G3'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "" { G3 } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/CPU.bdf" { { 328 -248 -80 344 "G3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.117 ns) + CELL(0.000 ns) 1.096 ns G3~clkctrl 2 COMB CLKCTRL_G11 8 " "Info: 2: + IC(0.117 ns) + CELL(0.000 ns) = 1.096 ns; Loc. = CLKCTRL_G11; Fanout = 8; COMB Node = 'G3~clkctrl'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "0.117 ns" { G3 G3~clkctrl } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/CPU.bdf" { { 328 -248 -80 344 "G3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.407 ns) + CELL(0.275 ns) 2.778 ns GeneralPurposeRegister:inst7\|FourRegister:inst\|lpm_latch_reg8bit:inst3\|lpm_latch:lpm_latch_component\|latches\[3\] 3 REG LCCOMB_X21_Y31_N28 2 " "Info: 3: + IC(1.407 ns) + CELL(0.275 ns) = 2.778 ns; Loc. = LCCOMB_X21_Y31_N28; Fanout = 2; REG Node = 'GeneralPurposeRegister:inst7\|FourRegister:inst\|lpm_latch_reg8bit:inst3\|lpm_latch:lpm_latch_component\|latches\[3\]'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "1.682 ns" { G3~clkctrl GeneralPurposeRegister:inst7|FourRegister:inst|lpm_latch_reg8bit:inst3|lpm_latch:lpm_latch_component|latches[3] } "NODE_NAME" } } { "lpm_latch.tdf" "" { Text "d:/qurtqus/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.254 ns ( 45.14 % ) " "Info: Total cell delay = 1.254 ns ( 45.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.524 ns ( 54.86 % ) " "Info: Total interconnect delay = 1.524 ns ( 54.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "2.778 ns" { G3 G3~clkctrl GeneralPurposeRegister:inst7|FourRegister:inst|lpm_latch_reg8bit:inst3|lpm_latch:lpm_latch_component|latches[3] } "NODE_NAME" } } { "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "2.778 ns" { G3 {} G3~combout {} G3~clkctrl {} GeneralPurposeRegister:inst7|FourRegister:inst|lpm_latch_reg8bit:inst3|lpm_latch:lpm_latch_component|latches[3] {} } { 0.000ns 0.000ns 0.117ns 1.407ns } { 0.000ns 0.979ns 0.000ns 0.275ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "7.549 ns" { DATA[3] GeneralPurposeRegister:inst7|FourRegister:inst|lpm_latch_reg8bit:inst3|lpm_latch:lpm_latch_component|latches[3] } "NODE_NAME" } } { "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "7.549 ns" { DATA[3] {} DATA[3]~combout {} GeneralPurposeRegister:inst7|FourRegister:inst|lpm_latch_reg8bit:inst3|lpm_latch:lpm_latch_component|latches[3] {} } { 0.000ns 0.000ns 6.274ns } { 0.000ns 0.860ns 0.415ns } "" } } { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "2.778 ns" { G3 G3~clkctrl GeneralPurposeRegister:inst7|FourRegister:inst|lpm_latch_reg8bit:inst3|lpm_latch:lpm_latch_component|latches[3] } "NODE_NAME" } } { "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "2.778 ns" { G3 {} G3~combout {} G3~clkctrl {} GeneralPurposeRegister:inst7|FourRegister:inst|lpm_latch_reg8bit:inst3|lpm_latch:lpm_latch_component|latches[3] {} } { 0.000ns 0.000ns 0.117ns 1.407ns } { 0.000ns 0.979ns 0.000ns 0.275ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk HEX0\[3\] DR:inst18\|lpm_latch8_DR:inst\|lpm_latch:lpm_latch_component\|latches\[5\] 31.824 ns register " "Info: tco from clock \"clk\" to destination pin \"HEX0\[3\]\" through register \"DR:inst18\|lpm_latch8_DR:inst\|lpm_latch:lpm_latch_component\|latches\[5\]\" is 31.824 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 7.128 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 7.128 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.840 ns) 0.840 ns clk 1 CLK PIN_A14 4 " "Info: 1: + IC(0.000 ns) + CELL(0.840 ns) = 0.840 ns; Loc. = PIN_A14; Fanout = 4; CLK Node = 'clk'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/CPU.bdf" { { 48 -24 144 64 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.107 ns) + CELL(0.787 ns) 2.734 ns FourPulseGenerator:inst3\|inst3 2 REG LCFF_X40_Y40_N5 3 " "Info: 2: + IC(1.107 ns) + CELL(0.787 ns) = 2.734 ns; Loc. = LCFF_X40_Y40_N5; Fanout = 3; REG Node = 'FourPulseGenerator:inst3\|inst3'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "1.894 ns" { clk FourPulseGenerator:inst3|inst3 } "NODE_NAME" } } { "../../四节拍脉冲/FourPulseGenerator/FourPulseGenerator.bdf" "" { Schematic "D:/我的/课程资料/硬件基础实践/进阶版CPU/四节拍脉冲/FourPulseGenerator/FourPulseGenerator.bdf" { { 264 1156 1220 344 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.683 ns) + CELL(0.000 ns) 5.417 ns FourPulseGenerator:inst3\|inst3~clkctrl 3 COMB CLKCTRL_G10 8 " "Info: 3: + IC(2.683 ns) + CELL(0.000 ns) = 5.417 ns; Loc. = CLKCTRL_G10; Fanout = 8; COMB Node = 'FourPulseGenerator:inst3\|inst3~clkctrl'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "2.683 ns" { FourPulseGenerator:inst3|inst3 FourPulseGenerator:inst3|inst3~clkctrl } "NODE_NAME" } } { "../../四节拍脉冲/FourPulseGenerator/FourPulseGenerator.bdf" "" { Schematic "D:/我的/课程资料/硬件基础实践/进阶版CPU/四节拍脉冲/FourPulseGenerator/FourPulseGenerator.bdf" { { 264 1156 1220 344 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.436 ns) + CELL(0.275 ns) 7.128 ns DR:inst18\|lpm_latch8_DR:inst\|lpm_latch:lpm_latch_component\|latches\[5\] 4 REG LCCOMB_X20_Y31_N24 12 " "Info: 4: + IC(1.436 ns) + CELL(0.275 ns) = 7.128 ns; Loc. = LCCOMB_X20_Y31_N24; Fanout = 12; REG Node = 'DR:inst18\|lpm_latch8_DR:inst\|lpm_latch:lpm_latch_component\|latches\[5\]'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "1.711 ns" { FourPulseGenerator:inst3|inst3~clkctrl DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[5] } "NODE_NAME" } } { "lpm_latch.tdf" "" { Text "d:/qurtqus/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.902 ns ( 26.68 % ) " "Info: Total cell delay = 1.902 ns ( 26.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.226 ns ( 73.32 % ) " "Info: Total interconnect delay = 5.226 ns ( 73.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "7.128 ns" { clk FourPulseGenerator:inst3|inst3 FourPulseGenerator:inst3|inst3~clkctrl DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[5] } "NODE_NAME" } } { "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "7.128 ns" { clk {} clk~combout {} FourPulseGenerator:inst3|inst3 {} FourPulseGenerator:inst3|inst3~clkctrl {} DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[5] {} } { 0.000ns 0.000ns 1.107ns 2.683ns 1.436ns } { 0.000ns 0.840ns 0.787ns 0.000ns 0.275ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "lpm_latch.tdf" "" { Text "d:/qurtqus/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "24.696 ns + Longest register pin " "Info: + Longest register to pin delay is 24.696 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns DR:inst18\|lpm_latch8_DR:inst\|lpm_latch:lpm_latch_component\|latches\[5\] 1 REG LCCOMB_X20_Y31_N24 12 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X20_Y31_N24; Fanout = 12; REG Node = 'DR:inst18\|lpm_latch8_DR:inst\|lpm_latch:lpm_latch_component\|latches\[5\]'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "" { DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[5] } "NODE_NAME" } } { "lpm_latch.tdf" "" { Text "d:/qurtqus/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.512 ns) + CELL(0.504 ns) 4.016 ns BCD_HEX:inst4\|encode_BCD:inst1\|lpm_divide:Mod1\|lpm_divide_85m:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_3_result_int\[1\]~1 2 COMB LCCOMB_X52_Y34_N14 2 " "Info: 2: + IC(3.512 ns) + CELL(0.504 ns) = 4.016 ns; Loc. = LCCOMB_X52_Y34_N14; Fanout = 2; COMB Node = 'BCD_HEX:inst4\|encode_BCD:inst1\|lpm_divide:Mod1\|lpm_divide_85m:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_3_result_int\[1\]~1'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "4.016 ns" { DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[5] BCD_HEX:inst4|encode_BCD:inst1|lpm_divide:Mod1|lpm_divide_85m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[1]~1 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/db/alt_u_div_00f.tdf" 41 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.087 ns BCD_HEX:inst4\|encode_BCD:inst1\|lpm_divide:Mod1\|lpm_divide_85m:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_3_result_int\[2\]~3 3 COMB LCCOMB_X52_Y34_N16 2 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 4.087 ns; Loc. = LCCOMB_X52_Y34_N16; Fanout = 2; COMB Node = 'BCD_HEX:inst4\|encode_BCD:inst1\|lpm_divide:Mod1\|lpm_divide_85m:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_3_result_int\[2\]~3'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { BCD_HEX:inst4|encode_BCD:inst1|lpm_divide:Mod1|lpm_divide_85m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[1]~1 BCD_HEX:inst4|encode_BCD:inst1|lpm_divide:Mod1|lpm_divide_85m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[2]~3 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/db/alt_u_div_00f.tdf" 41 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.158 ns BCD_HEX:inst4\|encode_BCD:inst1\|lpm_divide:Mod1\|lpm_divide_85m:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_3_result_int\[3\]~5 4 COMB LCCOMB_X52_Y34_N18 1 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 4.158 ns; Loc. = LCCOMB_X52_Y34_N18; Fanout = 1; COMB Node = 'BCD_HEX:inst4\|encode_BCD:inst1\|lpm_divide:Mod1\|lpm_divide_85m:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_3_result_int\[3\]~5'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { BCD_HEX:inst4|encode_BCD:inst1|lpm_divide:Mod1|lpm_divide_85m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[2]~3 BCD_HEX:inst4|encode_BCD:inst1|lpm_divide:Mod1|lpm_divide_85m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/db/alt_u_div_00f.tdf" 41 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 4.568 ns BCD_HEX:inst4\|encode_BCD:inst1\|lpm_divide:Mod1\|lpm_divide_85m:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_3_result_int\[4\]~6 5 COMB LCCOMB_X52_Y34_N20 11 " "Info: 5: + IC(0.000 ns) + CELL(0.410 ns) = 4.568 ns; Loc. = LCCOMB_X52_Y34_N20; Fanout = 11; COMB Node = 'BCD_HEX:inst4\|encode_BCD:inst1\|lpm_divide:Mod1\|lpm_divide_85m:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_3_result_int\[4\]~6'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { BCD_HEX:inst4|encode_BCD:inst1|lpm_divide:Mod1|lpm_divide_85m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[3]~5 BCD_HEX:inst4|encode_BCD:inst1|lpm_divide:Mod1|lpm_divide_85m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[4]~6 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/db/alt_u_div_00f.tdf" 41 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.710 ns) + CELL(0.150 ns) 5.428 ns BCD_HEX:inst4\|encode_BCD:inst1\|lpm_divide:Mod1\|lpm_divide_85m:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[24\]~61 6 COMB LCCOMB_X54_Y34_N14 2 " "Info: 6: + IC(0.710 ns) + CELL(0.150 ns) = 5.428 ns; Loc. = LCCOMB_X54_Y34_N14; Fanout = 2; COMB Node = 'BCD_HEX:inst4\|encode_BCD:inst1\|lpm_divide:Mod1\|lpm_divide_85m:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[24\]~61'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "0.860 ns" { BCD_HEX:inst4|encode_BCD:inst1|lpm_divide:Mod1|lpm_divide_85m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[4]~6 BCD_HEX:inst4|encode_BCD:inst1|lpm_divide:Mod1|lpm_divide_85m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[24]~61 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/db/alt_u_div_00f.tdf" 78 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.765 ns) + CELL(0.414 ns) 6.607 ns BCD_HEX:inst4\|encode_BCD:inst1\|lpm_divide:Mod1\|lpm_divide_85m:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_4_result_int\[1\]~1 7 COMB LCCOMB_X53_Y34_N6 2 " "Info: 7: + IC(0.765 ns) + CELL(0.414 ns) = 6.607 ns; Loc. = LCCOMB_X53_Y34_N6; Fanout = 2; COMB Node = 'BCD_HEX:inst4\|encode_BCD:inst1\|lpm_divide:Mod1\|lpm_divide_85m:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_4_result_int\[1\]~1'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "1.179 ns" { BCD_HEX:inst4|encode_BCD:inst1|lpm_divide:Mod1|lpm_divide_85m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[24]~61 BCD_HEX:inst4|encode_BCD:inst1|lpm_divide:Mod1|lpm_divide_85m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[1]~1 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/db/alt_u_div_00f.tdf" 46 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.678 ns BCD_HEX:inst4\|encode_BCD:inst1\|lpm_divide:Mod1\|lpm_divide_85m:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_4_result_int\[2\]~3 8 COMB LCCOMB_X53_Y34_N8 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 6.678 ns; Loc. = LCCOMB_X53_Y34_N8; Fanout = 2; COMB Node = 'BCD_HEX:inst4\|encode_BCD:inst1\|lpm_divide:Mod1\|lpm_divide_85m:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_4_result_int\[2\]~3'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { BCD_HEX:inst4|encode_BCD:inst1|lpm_divide:Mod1|lpm_divide_85m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[1]~1 BCD_HEX:inst4|encode_BCD:inst1|lpm_divide:Mod1|lpm_divide_85m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[2]~3 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/db/alt_u_div_00f.tdf" 46 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.749 ns BCD_HEX:inst4\|encode_BCD:inst1\|lpm_divide:Mod1\|lpm_divide_85m:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_4_result_int\[3\]~5 9 COMB LCCOMB_X53_Y34_N10 2 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 6.749 ns; Loc. = LCCOMB_X53_Y34_N10; Fanout = 2; COMB Node = 'BCD_HEX:inst4\|encode_BCD:inst1\|lpm_divide:Mod1\|lpm_divide_85m:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_4_result_int\[3\]~5'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { BCD_HEX:inst4|encode_BCD:inst1|lpm_divide:Mod1|lpm_divide_85m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[2]~3 BCD_HEX:inst4|encode_BCD:inst1|lpm_divide:Mod1|lpm_divide_85m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/db/alt_u_div_00f.tdf" 46 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.820 ns BCD_HEX:inst4\|encode_BCD:inst1\|lpm_divide:Mod1\|lpm_divide_85m:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_4_result_int\[4\]~7 10 COMB LCCOMB_X53_Y34_N12 1 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 6.820 ns; Loc. = LCCOMB_X53_Y34_N12; Fanout = 1; COMB Node = 'BCD_HEX:inst4\|encode_BCD:inst1\|lpm_divide:Mod1\|lpm_divide_85m:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_4_result_int\[4\]~7'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { BCD_HEX:inst4|encode_BCD:inst1|lpm_divide:Mod1|lpm_divide_85m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[3]~5 BCD_HEX:inst4|encode_BCD:inst1|lpm_divide:Mod1|lpm_divide_85m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/db/alt_u_div_00f.tdf" 46 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 7.230 ns BCD_HEX:inst4\|encode_BCD:inst1\|lpm_divide:Mod1\|lpm_divide_85m:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_4_result_int\[5\]~8 11 COMB LCCOMB_X53_Y34_N14 14 " "Info: 11: + IC(0.000 ns) + CELL(0.410 ns) = 7.230 ns; Loc. = LCCOMB_X53_Y34_N14; Fanout = 14; COMB Node = 'BCD_HEX:inst4\|encode_BCD:inst1\|lpm_divide:Mod1\|lpm_divide_85m:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_4_result_int\[5\]~8'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { BCD_HEX:inst4|encode_BCD:inst1|lpm_divide:Mod1|lpm_divide_85m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[4]~7 BCD_HEX:inst4|encode_BCD:inst1|lpm_divide:Mod1|lpm_divide_85m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[5]~8 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/db/alt_u_div_00f.tdf" 46 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.474 ns) + CELL(0.275 ns) 7.979 ns BCD_HEX:inst4\|encode_BCD:inst1\|lpm_divide:Mod1\|lpm_divide_85m:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[32\]~68 12 COMB LCCOMB_X52_Y34_N0 2 " "Info: 12: + IC(0.474 ns) + CELL(0.275 ns) = 7.979 ns; Loc. = LCCOMB_X52_Y34_N0; Fanout = 2; COMB Node = 'BCD_HEX:inst4\|encode_BCD:inst1\|lpm_divide:Mod1\|lpm_divide_85m:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[32\]~68'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "0.749 ns" { BCD_HEX:inst4|encode_BCD:inst1|lpm_divide:Mod1|lpm_divide_85m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[5]~8 BCD_HEX:inst4|encode_BCD:inst1|lpm_divide:Mod1|lpm_divide_85m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[32]~68 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/db/alt_u_div_00f.tdf" 78 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.283 ns) + CELL(0.414 ns) 9.676 ns BCD_HEX:inst4\|encode_BCD:inst1\|lpm_divide:Mod1\|lpm_divide_85m:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_5_result_int\[1\]~1 13 COMB LCCOMB_X53_Y34_N16 2 " "Info: 13: + IC(1.283 ns) + CELL(0.414 ns) = 9.676 ns; Loc. = LCCOMB_X53_Y34_N16; Fanout = 2; COMB Node = 'BCD_HEX:inst4\|encode_BCD:inst1\|lpm_divide:Mod1\|lpm_divide_85m:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_5_result_int\[1\]~1'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "1.697 ns" { BCD_HEX:inst4|encode_BCD:inst1|lpm_divide:Mod1|lpm_divide_85m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[32]~68 BCD_HEX:inst4|encode_BCD:inst1|lpm_divide:Mod1|lpm_divide_85m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[1]~1 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/db/alt_u_div_00f.tdf" 51 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.747 ns BCD_HEX:inst4\|encode_BCD:inst1\|lpm_divide:Mod1\|lpm_divide_85m:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_5_result_int\[2\]~3 14 COMB LCCOMB_X53_Y34_N18 2 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 9.747 ns; Loc. = LCCOMB_X53_Y34_N18; Fanout = 2; COMB Node = 'BCD_HEX:inst4\|encode_BCD:inst1\|lpm_divide:Mod1\|lpm_divide_85m:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_5_result_int\[2\]~3'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { BCD_HEX:inst4|encode_BCD:inst1|lpm_divide:Mod1|lpm_divide_85m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[1]~1 BCD_HEX:inst4|encode_BCD:inst1|lpm_divide:Mod1|lpm_divide_85m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[2]~3 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/db/alt_u_div_00f.tdf" 51 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.818 ns BCD_HEX:inst4\|encode_BCD:inst1\|lpm_divide:Mod1\|lpm_divide_85m:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_5_result_int\[3\]~5 15 COMB LCCOMB_X53_Y34_N20 2 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 9.818 ns; Loc. = LCCOMB_X53_Y34_N20; Fanout = 2; COMB Node = 'BCD_HEX:inst4\|encode_BCD:inst1\|lpm_divide:Mod1\|lpm_divide_85m:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_5_result_int\[3\]~5'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { BCD_HEX:inst4|encode_BCD:inst1|lpm_divide:Mod1|lpm_divide_85m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[2]~3 BCD_HEX:inst4|encode_BCD:inst1|lpm_divide:Mod1|lpm_divide_85m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/db/alt_u_div_00f.tdf" 51 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.889 ns BCD_HEX:inst4\|encode_BCD:inst1\|lpm_divide:Mod1\|lpm_divide_85m:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_5_result_int\[4\]~7 16 COMB LCCOMB_X53_Y34_N22 2 " "Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 9.889 ns; Loc. = LCCOMB_X53_Y34_N22; Fanout = 2; COMB Node = 'BCD_HEX:inst4\|encode_BCD:inst1\|lpm_divide:Mod1\|lpm_divide_85m:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_5_result_int\[4\]~7'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { BCD_HEX:inst4|encode_BCD:inst1|lpm_divide:Mod1|lpm_divide_85m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[3]~5 BCD_HEX:inst4|encode_BCD:inst1|lpm_divide:Mod1|lpm_divide_85m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/db/alt_u_div_00f.tdf" 51 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.960 ns BCD_HEX:inst4\|encode_BCD:inst1\|lpm_divide:Mod1\|lpm_divide_85m:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_5_result_int\[5\]~9 17 COMB LCCOMB_X53_Y34_N24 1 " "Info: 17: + IC(0.000 ns) + CELL(0.071 ns) = 9.960 ns; Loc. = LCCOMB_X53_Y34_N24; Fanout = 1; COMB Node = 'BCD_HEX:inst4\|encode_BCD:inst1\|lpm_divide:Mod1\|lpm_divide_85m:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_5_result_int\[5\]~9'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { BCD_HEX:inst4|encode_BCD:inst1|lpm_divide:Mod1|lpm_divide_85m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[4]~7 BCD_HEX:inst4|encode_BCD:inst1|lpm_divide:Mod1|lpm_divide_85m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[5]~9 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/db/alt_u_div_00f.tdf" 51 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 10.370 ns BCD_HEX:inst4\|encode_BCD:inst1\|lpm_divide:Mod1\|lpm_divide_85m:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_5_result_int\[6\]~10 18 COMB LCCOMB_X53_Y34_N26 17 " "Info: 18: + IC(0.000 ns) + CELL(0.410 ns) = 10.370 ns; Loc. = LCCOMB_X53_Y34_N26; Fanout = 17; COMB Node = 'BCD_HEX:inst4\|encode_BCD:inst1\|lpm_divide:Mod1\|lpm_divide_85m:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_5_result_int\[6\]~10'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { BCD_HEX:inst4|encode_BCD:inst1|lpm_divide:Mod1|lpm_divide_85m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[5]~9 BCD_HEX:inst4|encode_BCD:inst1|lpm_divide:Mod1|lpm_divide_85m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[6]~10 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/db/alt_u_div_00f.tdf" 51 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.510 ns) + CELL(0.275 ns) 11.155 ns BCD_HEX:inst4\|encode_BCD:inst1\|lpm_divide:Mod1\|lpm_divide_85m:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[41\]~73 19 COMB LCCOMB_X52_Y34_N22 2 " "Info: 19: + IC(0.510 ns) + CELL(0.275 ns) = 11.155 ns; Loc. = LCCOMB_X52_Y34_N22; Fanout = 2; COMB Node = 'BCD_HEX:inst4\|encode_BCD:inst1\|lpm_divide:Mod1\|lpm_divide_85m:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[41\]~73'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "0.785 ns" { BCD_HEX:inst4|encode_BCD:inst1|lpm_divide:Mod1|lpm_divide_85m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[6]~10 BCD_HEX:inst4|encode_BCD:inst1|lpm_divide:Mod1|lpm_divide_85m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[41]~73 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/db/alt_u_div_00f.tdf" 78 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.676 ns) + CELL(0.414 ns) 12.245 ns BCD_HEX:inst4\|encode_BCD:inst1\|lpm_divide:Mod1\|lpm_divide_85m:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[2\]~3 20 COMB LCCOMB_X51_Y34_N18 2 " "Info: 20: + IC(0.676 ns) + CELL(0.414 ns) = 12.245 ns; Loc. = LCCOMB_X51_Y34_N18; Fanout = 2; COMB Node = 'BCD_HEX:inst4\|encode_BCD:inst1\|lpm_divide:Mod1\|lpm_divide_85m:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[2\]~3'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "1.090 ns" { BCD_HEX:inst4|encode_BCD:inst1|lpm_divide:Mod1|lpm_divide_85m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[41]~73 BCD_HEX:inst4|encode_BCD:inst1|lpm_divide:Mod1|lpm_divide_85m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[2]~3 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/db/alt_u_div_00f.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 12.316 ns BCD_HEX:inst4\|encode_BCD:inst1\|lpm_divide:Mod1\|lpm_divide_85m:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[3\]~5 21 COMB LCCOMB_X51_Y34_N20 2 " "Info: 21: + IC(0.000 ns) + CELL(0.071 ns) = 12.316 ns; Loc. = LCCOMB_X51_Y34_N20; Fanout = 2; COMB Node = 'BCD_HEX:inst4\|encode_BCD:inst1\|lpm_divide:Mod1\|lpm_divide_85m:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[3\]~5'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { BCD_HEX:inst4|encode_BCD:inst1|lpm_divide:Mod1|lpm_divide_85m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[2]~3 BCD_HEX:inst4|encode_BCD:inst1|lpm_divide:Mod1|lpm_divide_85m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/db/alt_u_div_00f.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 12.387 ns BCD_HEX:inst4\|encode_BCD:inst1\|lpm_divide:Mod1\|lpm_divide_85m:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[4\]~7 22 COMB LCCOMB_X51_Y34_N22 2 " "Info: 22: + IC(0.000 ns) + CELL(0.071 ns) = 12.387 ns; Loc. = LCCOMB_X51_Y34_N22; Fanout = 2; COMB Node = 'BCD_HEX:inst4\|encode_BCD:inst1\|lpm_divide:Mod1\|lpm_divide_85m:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[4\]~7'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { BCD_HEX:inst4|encode_BCD:inst1|lpm_divide:Mod1|lpm_divide_85m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[3]~5 BCD_HEX:inst4|encode_BCD:inst1|lpm_divide:Mod1|lpm_divide_85m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/db/alt_u_div_00f.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 12.458 ns BCD_HEX:inst4\|encode_BCD:inst1\|lpm_divide:Mod1\|lpm_divide_85m:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[5\]~9 23 COMB LCCOMB_X51_Y34_N24 2 " "Info: 23: + IC(0.000 ns) + CELL(0.071 ns) = 12.458 ns; Loc. = LCCOMB_X51_Y34_N24; Fanout = 2; COMB Node = 'BCD_HEX:inst4\|encode_BCD:inst1\|lpm_divide:Mod1\|lpm_divide_85m:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[5\]~9'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { BCD_HEX:inst4|encode_BCD:inst1|lpm_divide:Mod1|lpm_divide_85m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[4]~7 BCD_HEX:inst4|encode_BCD:inst1|lpm_divide:Mod1|lpm_divide_85m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[5]~9 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/db/alt_u_div_00f.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 12.529 ns BCD_HEX:inst4\|encode_BCD:inst1\|lpm_divide:Mod1\|lpm_divide_85m:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[6\]~11 24 COMB LCCOMB_X51_Y34_N26 1 " "Info: 24: + IC(0.000 ns) + CELL(0.071 ns) = 12.529 ns; Loc. = LCCOMB_X51_Y34_N26; Fanout = 1; COMB Node = 'BCD_HEX:inst4\|encode_BCD:inst1\|lpm_divide:Mod1\|lpm_divide_85m:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[6\]~11'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { BCD_HEX:inst4|encode_BCD:inst1|lpm_divide:Mod1|lpm_divide_85m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[5]~9 BCD_HEX:inst4|encode_BCD:inst1|lpm_divide:Mod1|lpm_divide_85m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[6]~11 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/db/alt_u_div_00f.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 12.939 ns BCD_HEX:inst4\|encode_BCD:inst1\|lpm_divide:Mod1\|lpm_divide_85m:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[7\]~12 25 COMB LCCOMB_X51_Y34_N28 14 " "Info: 25: + IC(0.000 ns) + CELL(0.410 ns) = 12.939 ns; Loc. = LCCOMB_X51_Y34_N28; Fanout = 14; COMB Node = 'BCD_HEX:inst4\|encode_BCD:inst1\|lpm_divide:Mod1\|lpm_divide_85m:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[7\]~12'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { BCD_HEX:inst4|encode_BCD:inst1|lpm_divide:Mod1|lpm_divide_85m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[6]~11 BCD_HEX:inst4|encode_BCD:inst1|lpm_divide:Mod1|lpm_divide_85m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[7]~12 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/db/alt_u_div_00f.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.738 ns) + CELL(0.275 ns) 13.952 ns BCD_HEX:inst4\|encode_BCD:inst1\|lpm_divide:Mod1\|lpm_divide_85m:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[48\]~78 26 COMB LCCOMB_X50_Y33_N2 2 " "Info: 26: + IC(0.738 ns) + CELL(0.275 ns) = 13.952 ns; Loc. = LCCOMB_X50_Y33_N2; Fanout = 2; COMB Node = 'BCD_HEX:inst4\|encode_BCD:inst1\|lpm_divide:Mod1\|lpm_divide_85m:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[48\]~78'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "1.013 ns" { BCD_HEX:inst4|encode_BCD:inst1|lpm_divide:Mod1|lpm_divide_85m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[7]~12 BCD_HEX:inst4|encode_BCD:inst1|lpm_divide:Mod1|lpm_divide_85m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[48]~78 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/db/alt_u_div_00f.tdf" 78 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.741 ns) + CELL(0.414 ns) 15.107 ns BCD_HEX:inst4\|encode_BCD:inst1\|lpm_divide:Mod1\|lpm_divide_85m:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[1\]~1 27 COMB LCCOMB_X50_Y34_N2 2 " "Info: 27: + IC(0.741 ns) + CELL(0.414 ns) = 15.107 ns; Loc. = LCCOMB_X50_Y34_N2; Fanout = 2; COMB Node = 'BCD_HEX:inst4\|encode_BCD:inst1\|lpm_divide:Mod1\|lpm_divide_85m:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[1\]~1'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "1.155 ns" { BCD_HEX:inst4|encode_BCD:inst1|lpm_divide:Mod1|lpm_divide_85m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[48]~78 BCD_HEX:inst4|encode_BCD:inst1|lpm_divide:Mod1|lpm_divide_85m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[1]~1 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/db/alt_u_div_00f.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 15.178 ns BCD_HEX:inst4\|encode_BCD:inst1\|lpm_divide:Mod1\|lpm_divide_85m:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[2\]~3 28 COMB LCCOMB_X50_Y34_N4 2 " "Info: 28: + IC(0.000 ns) + CELL(0.071 ns) = 15.178 ns; Loc. = LCCOMB_X50_Y34_N4; Fanout = 2; COMB Node = 'BCD_HEX:inst4\|encode_BCD:inst1\|lpm_divide:Mod1\|lpm_divide_85m:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[2\]~3'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { BCD_HEX:inst4|encode_BCD:inst1|lpm_divide:Mod1|lpm_divide_85m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[1]~1 BCD_HEX:inst4|encode_BCD:inst1|lpm_divide:Mod1|lpm_divide_85m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[2]~3 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/db/alt_u_div_00f.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 15.249 ns BCD_HEX:inst4\|encode_BCD:inst1\|lpm_divide:Mod1\|lpm_divide_85m:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[3\]~5 29 COMB LCCOMB_X50_Y34_N6 1 " "Info: 29: + IC(0.000 ns) + CELL(0.071 ns) = 15.249 ns; Loc. = LCCOMB_X50_Y34_N6; Fanout = 1; COMB Node = 'BCD_HEX:inst4\|encode_BCD:inst1\|lpm_divide:Mod1\|lpm_divide_85m:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[3\]~5'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { BCD_HEX:inst4|encode_BCD:inst1|lpm_divide:Mod1|lpm_divide_85m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[2]~3 BCD_HEX:inst4|encode_BCD:inst1|lpm_divide:Mod1|lpm_divide_85m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/db/alt_u_div_00f.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 15.320 ns BCD_HEX:inst4\|encode_BCD:inst1\|lpm_divide:Mod1\|lpm_divide_85m:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[4\]~7 30 COMB LCCOMB_X50_Y34_N8 1 " "Info: 30: + IC(0.000 ns) + CELL(0.071 ns) = 15.320 ns; Loc. = LCCOMB_X50_Y34_N8; Fanout = 1; COMB Node = 'BCD_HEX:inst4\|encode_BCD:inst1\|lpm_divide:Mod1\|lpm_divide_85m:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[4\]~7'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { BCD_HEX:inst4|encode_BCD:inst1|lpm_divide:Mod1|lpm_divide_85m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[3]~5 BCD_HEX:inst4|encode_BCD:inst1|lpm_divide:Mod1|lpm_divide_85m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/db/alt_u_div_00f.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 15.391 ns BCD_HEX:inst4\|encode_BCD:inst1\|lpm_divide:Mod1\|lpm_divide_85m:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[5\]~9 31 COMB LCCOMB_X50_Y34_N10 1 " "Info: 31: + IC(0.000 ns) + CELL(0.071 ns) = 15.391 ns; Loc. = LCCOMB_X50_Y34_N10; Fanout = 1; COMB Node = 'BCD_HEX:inst4\|encode_BCD:inst1\|lpm_divide:Mod1\|lpm_divide_85m:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[5\]~9'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { BCD_HEX:inst4|encode_BCD:inst1|lpm_divide:Mod1|lpm_divide_85m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[4]~7 BCD_HEX:inst4|encode_BCD:inst1|lpm_divide:Mod1|lpm_divide_85m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[5]~9 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/db/alt_u_div_00f.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 15.462 ns BCD_HEX:inst4\|encode_BCD:inst1\|lpm_divide:Mod1\|lpm_divide_85m:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[6\]~11 32 COMB LCCOMB_X50_Y34_N12 1 " "Info: 32: + IC(0.000 ns) + CELL(0.071 ns) = 15.462 ns; Loc. = LCCOMB_X50_Y34_N12; Fanout = 1; COMB Node = 'BCD_HEX:inst4\|encode_BCD:inst1\|lpm_divide:Mod1\|lpm_divide_85m:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[6\]~11'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { BCD_HEX:inst4|encode_BCD:inst1|lpm_divide:Mod1|lpm_divide_85m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[5]~9 BCD_HEX:inst4|encode_BCD:inst1|lpm_divide:Mod1|lpm_divide_85m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[6]~11 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/db/alt_u_div_00f.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 15.621 ns BCD_HEX:inst4\|encode_BCD:inst1\|lpm_divide:Mod1\|lpm_divide_85m:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[7\]~13 33 COMB LCCOMB_X50_Y34_N14 1 " "Info: 33: + IC(0.000 ns) + CELL(0.159 ns) = 15.621 ns; Loc. = LCCOMB_X50_Y34_N14; Fanout = 1; COMB Node = 'BCD_HEX:inst4\|encode_BCD:inst1\|lpm_divide:Mod1\|lpm_divide_85m:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[7\]~13'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { BCD_HEX:inst4|encode_BCD:inst1|lpm_divide:Mod1|lpm_divide_85m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[6]~11 BCD_HEX:inst4|encode_BCD:inst1|lpm_divide:Mod1|lpm_divide_85m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[7]~13 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/db/alt_u_div_00f.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 16.031 ns BCD_HEX:inst4\|encode_BCD:inst1\|lpm_divide:Mod1\|lpm_divide_85m:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[8\]~14 34 COMB LCCOMB_X50_Y34_N16 3 " "Info: 34: + IC(0.000 ns) + CELL(0.410 ns) = 16.031 ns; Loc. = LCCOMB_X50_Y34_N16; Fanout = 3; COMB Node = 'BCD_HEX:inst4\|encode_BCD:inst1\|lpm_divide:Mod1\|lpm_divide_85m:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[8\]~14'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { BCD_HEX:inst4|encode_BCD:inst1|lpm_divide:Mod1|lpm_divide_85m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[7]~13 BCD_HEX:inst4|encode_BCD:inst1|lpm_divide:Mod1|lpm_divide_85m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[8]~14 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/db/alt_u_div_00f.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.737 ns) + CELL(0.438 ns) 18.206 ns BCD_HEX:inst4\|encode_BCD:inst1\|lpm_divide:Mod1\|lpm_divide_85m:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[58\]~87 35 COMB LCCOMB_X22_Y31_N14 7 " "Info: 35: + IC(1.737 ns) + CELL(0.438 ns) = 18.206 ns; Loc. = LCCOMB_X22_Y31_N14; Fanout = 7; COMB Node = 'BCD_HEX:inst4\|encode_BCD:inst1\|lpm_divide:Mod1\|lpm_divide_85m:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[58\]~87'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "2.175 ns" { BCD_HEX:inst4|encode_BCD:inst1|lpm_divide:Mod1|lpm_divide_85m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[8]~14 BCD_HEX:inst4|encode_BCD:inst1|lpm_divide:Mod1|lpm_divide_85m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[58]~87 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/db/alt_u_div_00f.tdf" 78 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.737 ns) + CELL(0.438 ns) 20.381 ns BCD_HEX:inst4\|HEX7:inst\|7446:inst3\|99~0 36 COMB LCCOMB_X4_Y31_N22 1 " "Info: 36: + IC(1.737 ns) + CELL(0.438 ns) = 20.381 ns; Loc. = LCCOMB_X4_Y31_N22; Fanout = 1; COMB Node = 'BCD_HEX:inst4\|HEX7:inst\|7446:inst3\|99~0'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "2.175 ns" { BCD_HEX:inst4|encode_BCD:inst1|lpm_divide:Mod1|lpm_divide_85m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[58]~87 BCD_HEX:inst4|HEX7:inst|7446:inst3|99~0 } "NODE_NAME" } } { "7446.bdf" "" { Schematic "d:/qurtqus/quartus/libraries/others/maxplus2/7446.bdf" { { 568 680 744 608 "99" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.683 ns) + CELL(2.632 ns) 24.696 ns HEX0\[3\] 37 PIN PIN_R2 0 " "Info: 37: + IC(1.683 ns) + CELL(2.632 ns) = 24.696 ns; Loc. = PIN_R2; Fanout = 0; PIN Node = 'HEX0\[3\]'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "4.315 ns" { BCD_HEX:inst4|HEX7:inst|7446:inst3|99~0 HEX0[3] } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/CPU.bdf" { { -112 1016 1192 -96 "HEX0\[6..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "10.130 ns ( 41.02 % ) " "Info: Total cell delay = 10.130 ns ( 41.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "14.566 ns ( 58.98 % ) " "Info: Total interconnect delay = 14.566 ns ( 58.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "24.696 ns" { DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[5] BCD_HEX:inst4|encode_BCD:inst1|lpm_divide:Mod1|lpm_divide_85m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[1]~1 BCD_HEX:inst4|encode_BCD:inst1|lpm_divide:Mod1|lpm_divide_85m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[2]~3 BCD_HEX:inst4|encode_BCD:inst1|lpm_divide:Mod1|lpm_divide_85m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[3]~5 BCD_HEX:inst4|encode_BCD:inst1|lpm_divide:Mod1|lpm_divide_85m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[4]~6 BCD_HEX:inst4|encode_BCD:inst1|lpm_divide:Mod1|lpm_divide_85m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[24]~61 BCD_HEX:inst4|encode_BCD:inst1|lpm_divide:Mod1|lpm_divide_85m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[1]~1 BCD_HEX:inst4|encode_BCD:inst1|lpm_divide:Mod1|lpm_divide_85m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[2]~3 BCD_HEX:inst4|encode_BCD:inst1|lpm_divide:Mod1|lpm_divide_85m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[3]~5 BCD_HEX:inst4|encode_BCD:inst1|lpm_divide:Mod1|lpm_divide_85m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[4]~7 BCD_HEX:inst4|encode_BCD:inst1|lpm_divide:Mod1|lpm_divide_85m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[5]~8 BCD_HEX:inst4|encode_BCD:inst1|lpm_divide:Mod1|lpm_divide_85m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[32]~68 BCD_HEX:inst4|encode_BCD:inst1|lpm_divide:Mod1|lpm_divide_85m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[1]~1 BCD_HEX:inst4|encode_BCD:inst1|lpm_divide:Mod1|lpm_divide_85m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[2]~3 BCD_HEX:inst4|encode_BCD:inst1|lpm_divide:Mod1|lpm_divide_85m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[3]~5 BCD_HEX:inst4|encode_BCD:inst1|lpm_divide:Mod1|lpm_divide_85m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[4]~7 BCD_HEX:inst4|encode_BCD:inst1|lpm_divide:Mod1|lpm_divide_85m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[5]~9 BCD_HEX:inst4|encode_BCD:inst1|lpm_divide:Mod1|lpm_divide_85m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[6]~10 BCD_HEX:inst4|encode_BCD:inst1|lpm_divide:Mod1|lpm_divide_85m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[41]~73 BCD_HEX:inst4|encode_BCD:inst1|lpm_divide:Mod1|lpm_divide_85m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[2]~3 BCD_HEX:inst4|encode_BCD:inst1|lpm_divide:Mod1|lpm_divide_85m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[3]~5 BCD_HEX:inst4|encode_BCD:inst1|lpm_divide:Mod1|lpm_divide_85m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[4]~7 BCD_HEX:inst4|encode_BCD:inst1|lpm_divide:Mod1|lpm_divide_85m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[5]~9 BCD_HEX:inst4|encode_BCD:inst1|lpm_divide:Mod1|lpm_divide_85m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[6]~11 BCD_HEX:inst4|encode_BCD:inst1|lpm_divide:Mod1|lpm_divide_85m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[7]~12 BCD_HEX:inst4|encode_BCD:inst1|lpm_divide:Mod1|lpm_divide_85m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[48]~78 BCD_HEX:inst4|encode_BCD:inst1|lpm_divide:Mod1|lpm_divide_85m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[1]~1 BCD_HEX:inst4|encode_BCD:inst1|lpm_divide:Mod1|lpm_divide_85m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[2]~3 BCD_HEX:inst4|encode_BCD:inst1|lpm_divide:Mod1|lpm_divide_85m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[3]~5 BCD_HEX:inst4|encode_BCD:inst1|lpm_divide:Mod1|lpm_divide_85m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[4]~7 BCD_HEX:inst4|encode_BCD:inst1|lpm_divide:Mod1|lpm_divide_85m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[5]~9 BCD_HEX:inst4|encode_BCD:inst1|lpm_divide:Mod1|lpm_divide_85m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[6]~11 BCD_HEX:inst4|encode_BCD:inst1|lpm_divide:Mod1|lpm_divide_85m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[7]~13 BCD_HEX:inst4|encode_BCD:inst1|lpm_divide:Mod1|lpm_divide_85m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[8]~14 BCD_HEX:inst4|encode_BCD:inst1|lpm_divide:Mod1|lpm_divide_85m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[58]~87 BCD_HEX:inst4|HEX7:inst|7446:inst3|99~0 HEX0[3] } "NODE_NAME" } } { "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "24.696 ns" { DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[5] {} BCD_HEX:inst4|encode_BCD:inst1|lpm_divide:Mod1|lpm_divide_85m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[1]~1 {} BCD_HEX:inst4|encode_BCD:inst1|lpm_divide:Mod1|lpm_divide_85m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[2]~3 {} BCD_HEX:inst4|encode_BCD:inst1|lpm_divide:Mod1|lpm_divide_85m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[3]~5 {} BCD_HEX:inst4|encode_BCD:inst1|lpm_divide:Mod1|lpm_divide_85m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[4]~6 {} BCD_HEX:inst4|encode_BCD:inst1|lpm_divide:Mod1|lpm_divide_85m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[24]~61 {} BCD_HEX:inst4|encode_BCD:inst1|lpm_divide:Mod1|lpm_divide_85m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[1]~1 {} BCD_HEX:inst4|encode_BCD:inst1|lpm_divide:Mod1|lpm_divide_85m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[2]~3 {} BCD_HEX:inst4|encode_BCD:inst1|lpm_divide:Mod1|lpm_divide_85m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[3]~5 {} BCD_HEX:inst4|encode_BCD:inst1|lpm_divide:Mod1|lpm_divide_85m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[4]~7 {} BCD_HEX:inst4|encode_BCD:inst1|lpm_divide:Mod1|lpm_divide_85m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[5]~8 {} BCD_HEX:inst4|encode_BCD:inst1|lpm_divide:Mod1|lpm_divide_85m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[32]~68 {} BCD_HEX:inst4|encode_BCD:inst1|lpm_divide:Mod1|lpm_divide_85m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[1]~1 {} BCD_HEX:inst4|encode_BCD:inst1|lpm_divide:Mod1|lpm_divide_85m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[2]~3 {} BCD_HEX:inst4|encode_BCD:inst1|lpm_divide:Mod1|lpm_divide_85m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[3]~5 {} BCD_HEX:inst4|encode_BCD:inst1|lpm_divide:Mod1|lpm_divide_85m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[4]~7 {} BCD_HEX:inst4|encode_BCD:inst1|lpm_divide:Mod1|lpm_divide_85m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[5]~9 {} BCD_HEX:inst4|encode_BCD:inst1|lpm_divide:Mod1|lpm_divide_85m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[6]~10 {} BCD_HEX:inst4|encode_BCD:inst1|lpm_divide:Mod1|lpm_divide_85m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[41]~73 {} BCD_HEX:inst4|encode_BCD:inst1|lpm_divide:Mod1|lpm_divide_85m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[2]~3 {} BCD_HEX:inst4|encode_BCD:inst1|lpm_divide:Mod1|lpm_divide_85m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[3]~5 {} BCD_HEX:inst4|encode_BCD:inst1|lpm_divide:Mod1|lpm_divide_85m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[4]~7 {} BCD_HEX:inst4|encode_BCD:inst1|lpm_divide:Mod1|lpm_divide_85m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[5]~9 {} BCD_HEX:inst4|encode_BCD:inst1|lpm_divide:Mod1|lpm_divide_85m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[6]~11 {} BCD_HEX:inst4|encode_BCD:inst1|lpm_divide:Mod1|lpm_divide_85m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[7]~12 {} BCD_HEX:inst4|encode_BCD:inst1|lpm_divide:Mod1|lpm_divide_85m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[48]~78 {} BCD_HEX:inst4|encode_BCD:inst1|lpm_divide:Mod1|lpm_divide_85m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[1]~1 {} BCD_HEX:inst4|encode_BCD:inst1|lpm_divide:Mod1|lpm_divide_85m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[2]~3 {} BCD_HEX:inst4|encode_BCD:inst1|lpm_divide:Mod1|lpm_divide_85m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[3]~5 {} BCD_HEX:inst4|encode_BCD:inst1|lpm_divide:Mod1|lpm_divide_85m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[4]~7 {} BCD_HEX:inst4|encode_BCD:inst1|lpm_divide:Mod1|lpm_divide_85m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[5]~9 {} BCD_HEX:inst4|encode_BCD:inst1|lpm_divide:Mod1|lpm_divide_85m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[6]~11 {} BCD_HEX:inst4|encode_BCD:inst1|lpm_divide:Mod1|lpm_divide_85m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[7]~13 {} BCD_HEX:inst4|encode_BCD:inst1|lpm_divide:Mod1|lpm_divide_85m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[8]~14 {} BCD_HEX:inst4|encode_BCD:inst1|lpm_divide:Mod1|lpm_divide_85m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[58]~87 {} BCD_HEX:inst4|HEX7:inst|7446:inst3|99~0 {} HEX0[3] {} } { 0.000ns 3.512ns 0.000ns 0.000ns 0.000ns 0.710ns 0.765ns 0.000ns 0.000ns 0.000ns 0.000ns 0.474ns 1.283ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.510ns 0.676ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.738ns 0.741ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.737ns 1.737ns 1.683ns } { 0.000ns 0.504ns 0.071ns 0.071ns 0.410ns 0.150ns 0.414ns 0.071ns 0.071ns 0.071ns 0.410ns 0.275ns 0.414ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.275ns 0.414ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.275ns 0.414ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.410ns 0.438ns 0.438ns 2.632ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "7.128 ns" { clk FourPulseGenerator:inst3|inst3 FourPulseGenerator:inst3|inst3~clkctrl DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[5] } "NODE_NAME" } } { "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "7.128 ns" { clk {} clk~combout {} FourPulseGenerator:inst3|inst3 {} FourPulseGenerator:inst3|inst3~clkctrl {} DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[5] {} } { 0.000ns 0.000ns 1.107ns 2.683ns 1.436ns } { 0.000ns 0.840ns 0.787ns 0.000ns 0.275ns } "" } } { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "24.696 ns" { DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[5] BCD_HEX:inst4|encode_BCD:inst1|lpm_divide:Mod1|lpm_divide_85m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[1]~1 BCD_HEX:inst4|encode_BCD:inst1|lpm_divide:Mod1|lpm_divide_85m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[2]~3 BCD_HEX:inst4|encode_BCD:inst1|lpm_divide:Mod1|lpm_divide_85m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[3]~5 BCD_HEX:inst4|encode_BCD:inst1|lpm_divide:Mod1|lpm_divide_85m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[4]~6 BCD_HEX:inst4|encode_BCD:inst1|lpm_divide:Mod1|lpm_divide_85m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[24]~61 BCD_HEX:inst4|encode_BCD:inst1|lpm_divide:Mod1|lpm_divide_85m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[1]~1 BCD_HEX:inst4|encode_BCD:inst1|lpm_divide:Mod1|lpm_divide_85m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[2]~3 BCD_HEX:inst4|encode_BCD:inst1|lpm_divide:Mod1|lpm_divide_85m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[3]~5 BCD_HEX:inst4|encode_BCD:inst1|lpm_divide:Mod1|lpm_divide_85m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[4]~7 BCD_HEX:inst4|encode_BCD:inst1|lpm_divide:Mod1|lpm_divide_85m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[5]~8 BCD_HEX:inst4|encode_BCD:inst1|lpm_divide:Mod1|lpm_divide_85m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[32]~68 BCD_HEX:inst4|encode_BCD:inst1|lpm_divide:Mod1|lpm_divide_85m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[1]~1 BCD_HEX:inst4|encode_BCD:inst1|lpm_divide:Mod1|lpm_divide_85m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[2]~3 BCD_HEX:inst4|encode_BCD:inst1|lpm_divide:Mod1|lpm_divide_85m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[3]~5 BCD_HEX:inst4|encode_BCD:inst1|lpm_divide:Mod1|lpm_divide_85m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[4]~7 BCD_HEX:inst4|encode_BCD:inst1|lpm_divide:Mod1|lpm_divide_85m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[5]~9 BCD_HEX:inst4|encode_BCD:inst1|lpm_divide:Mod1|lpm_divide_85m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[6]~10 BCD_HEX:inst4|encode_BCD:inst1|lpm_divide:Mod1|lpm_divide_85m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[41]~73 BCD_HEX:inst4|encode_BCD:inst1|lpm_divide:Mod1|lpm_divide_85m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[2]~3 BCD_HEX:inst4|encode_BCD:inst1|lpm_divide:Mod1|lpm_divide_85m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[3]~5 BCD_HEX:inst4|encode_BCD:inst1|lpm_divide:Mod1|lpm_divide_85m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[4]~7 BCD_HEX:inst4|encode_BCD:inst1|lpm_divide:Mod1|lpm_divide_85m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[5]~9 BCD_HEX:inst4|encode_BCD:inst1|lpm_divide:Mod1|lpm_divide_85m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[6]~11 BCD_HEX:inst4|encode_BCD:inst1|lpm_divide:Mod1|lpm_divide_85m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[7]~12 BCD_HEX:inst4|encode_BCD:inst1|lpm_divide:Mod1|lpm_divide_85m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[48]~78 BCD_HEX:inst4|encode_BCD:inst1|lpm_divide:Mod1|lpm_divide_85m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[1]~1 BCD_HEX:inst4|encode_BCD:inst1|lpm_divide:Mod1|lpm_divide_85m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[2]~3 BCD_HEX:inst4|encode_BCD:inst1|lpm_divide:Mod1|lpm_divide_85m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[3]~5 BCD_HEX:inst4|encode_BCD:inst1|lpm_divide:Mod1|lpm_divide_85m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[4]~7 BCD_HEX:inst4|encode_BCD:inst1|lpm_divide:Mod1|lpm_divide_85m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[5]~9 BCD_HEX:inst4|encode_BCD:inst1|lpm_divide:Mod1|lpm_divide_85m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[6]~11 BCD_HEX:inst4|encode_BCD:inst1|lpm_divide:Mod1|lpm_divide_85m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[7]~13 BCD_HEX:inst4|encode_BCD:inst1|lpm_divide:Mod1|lpm_divide_85m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[8]~14 BCD_HEX:inst4|encode_BCD:inst1|lpm_divide:Mod1|lpm_divide_85m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[58]~87 BCD_HEX:inst4|HEX7:inst|7446:inst3|99~0 HEX0[3] } "NODE_NAME" } } { "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "24.696 ns" { DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[5] {} BCD_HEX:inst4|encode_BCD:inst1|lpm_divide:Mod1|lpm_divide_85m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[1]~1 {} BCD_HEX:inst4|encode_BCD:inst1|lpm_divide:Mod1|lpm_divide_85m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[2]~3 {} BCD_HEX:inst4|encode_BCD:inst1|lpm_divide:Mod1|lpm_divide_85m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[3]~5 {} BCD_HEX:inst4|encode_BCD:inst1|lpm_divide:Mod1|lpm_divide_85m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[4]~6 {} BCD_HEX:inst4|encode_BCD:inst1|lpm_divide:Mod1|lpm_divide_85m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[24]~61 {} BCD_HEX:inst4|encode_BCD:inst1|lpm_divide:Mod1|lpm_divide_85m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[1]~1 {} BCD_HEX:inst4|encode_BCD:inst1|lpm_divide:Mod1|lpm_divide_85m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[2]~3 {} BCD_HEX:inst4|encode_BCD:inst1|lpm_divide:Mod1|lpm_divide_85m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[3]~5 {} BCD_HEX:inst4|encode_BCD:inst1|lpm_divide:Mod1|lpm_divide_85m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[4]~7 {} BCD_HEX:inst4|encode_BCD:inst1|lpm_divide:Mod1|lpm_divide_85m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[5]~8 {} BCD_HEX:inst4|encode_BCD:inst1|lpm_divide:Mod1|lpm_divide_85m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[32]~68 {} BCD_HEX:inst4|encode_BCD:inst1|lpm_divide:Mod1|lpm_divide_85m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[1]~1 {} BCD_HEX:inst4|encode_BCD:inst1|lpm_divide:Mod1|lpm_divide_85m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[2]~3 {} BCD_HEX:inst4|encode_BCD:inst1|lpm_divide:Mod1|lpm_divide_85m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[3]~5 {} BCD_HEX:inst4|encode_BCD:inst1|lpm_divide:Mod1|lpm_divide_85m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[4]~7 {} BCD_HEX:inst4|encode_BCD:inst1|lpm_divide:Mod1|lpm_divide_85m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[5]~9 {} BCD_HEX:inst4|encode_BCD:inst1|lpm_divide:Mod1|lpm_divide_85m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[6]~10 {} BCD_HEX:inst4|encode_BCD:inst1|lpm_divide:Mod1|lpm_divide_85m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[41]~73 {} BCD_HEX:inst4|encode_BCD:inst1|lpm_divide:Mod1|lpm_divide_85m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[2]~3 {} BCD_HEX:inst4|encode_BCD:inst1|lpm_divide:Mod1|lpm_divide_85m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[3]~5 {} BCD_HEX:inst4|encode_BCD:inst1|lpm_divide:Mod1|lpm_divide_85m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[4]~7 {} BCD_HEX:inst4|encode_BCD:inst1|lpm_divide:Mod1|lpm_divide_85m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[5]~9 {} BCD_HEX:inst4|encode_BCD:inst1|lpm_divide:Mod1|lpm_divide_85m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[6]~11 {} BCD_HEX:inst4|encode_BCD:inst1|lpm_divide:Mod1|lpm_divide_85m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[7]~12 {} BCD_HEX:inst4|encode_BCD:inst1|lpm_divide:Mod1|lpm_divide_85m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[48]~78 {} BCD_HEX:inst4|encode_BCD:inst1|lpm_divide:Mod1|lpm_divide_85m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[1]~1 {} BCD_HEX:inst4|encode_BCD:inst1|lpm_divide:Mod1|lpm_divide_85m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[2]~3 {} BCD_HEX:inst4|encode_BCD:inst1|lpm_divide:Mod1|lpm_divide_85m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[3]~5 {} BCD_HEX:inst4|encode_BCD:inst1|lpm_divide:Mod1|lpm_divide_85m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[4]~7 {} BCD_HEX:inst4|encode_BCD:inst1|lpm_divide:Mod1|lpm_divide_85m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[5]~9 {} BCD_HEX:inst4|encode_BCD:inst1|lpm_divide:Mod1|lpm_divide_85m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[6]~11 {} BCD_HEX:inst4|encode_BCD:inst1|lpm_divide:Mod1|lpm_divide_85m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[7]~13 {} BCD_HEX:inst4|encode_BCD:inst1|lpm_divide:Mod1|lpm_divide_85m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[8]~14 {} BCD_HEX:inst4|encode_BCD:inst1|lpm_divide:Mod1|lpm_divide_85m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[58]~87 {} BCD_HEX:inst4|HEX7:inst|7446:inst3|99~0 {} HEX0[3] {} } { 0.000ns 3.512ns 0.000ns 0.000ns 0.000ns 0.710ns 0.765ns 0.000ns 0.000ns 0.000ns 0.000ns 0.474ns 1.283ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.510ns 0.676ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.738ns 0.741ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.737ns 1.737ns 1.683ns } { 0.000ns 0.504ns 0.071ns 0.071ns 0.410ns 0.150ns 0.414ns 0.071ns 0.071ns 0.071ns 0.410ns 0.275ns 0.414ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.275ns 0.414ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.275ns 0.414ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.410ns 0.438ns 0.438ns 2.632ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "None\[0\] B\[0\] 12.301 ns Longest " "Info: Longest tpd from source pin \"None\[0\]\" to destination pin \"B\[0\]\" is 12.301 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns None\[0\] 1 PIN PIN_J6 1 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_J6; Fanout = 1; PIN Node = 'None\[0\]'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "" { None[0] } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/CPU.bdf" { { -128 -328 -160 -112 "None\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.196 ns) + CELL(0.419 ns) 6.467 ns OC:inst16\|lpm_mux_B41:inst2\|lpm_mux:lpm_mux_component\|mux_vmc:auto_generated\|result_node\[0\]~19 2 COMB LCCOMB_X19_Y31_N20 4 " "Info: 2: + IC(5.196 ns) + CELL(0.419 ns) = 6.467 ns; Loc. = LCCOMB_X19_Y31_N20; Fanout = 4; COMB Node = 'OC:inst16\|lpm_mux_B41:inst2\|lpm_mux:lpm_mux_component\|mux_vmc:auto_generated\|result_node\[0\]~19'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "5.615 ns" { None[0] OC:inst16|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|result_node[0]~19 } "NODE_NAME" } } { "db/mux_vmc.tdf" "" { Text "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/db/mux_vmc.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.026 ns) + CELL(2.808 ns) 12.301 ns B\[0\] 3 PIN PIN_AF8 0 " "Info: 3: + IC(3.026 ns) + CELL(2.808 ns) = 12.301 ns; Loc. = PIN_AF8; Fanout = 0; PIN Node = 'B\[0\]'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "5.834 ns" { OC:inst16|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|result_node[0]~19 B[0] } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/CPU.bdf" { { -216 248 424 -200 "B\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.079 ns ( 33.16 % ) " "Info: Total cell delay = 4.079 ns ( 33.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.222 ns ( 66.84 % ) " "Info: Total interconnect delay = 8.222 ns ( 66.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "12.301 ns" { None[0] OC:inst16|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|result_node[0]~19 B[0] } "NODE_NAME" } } { "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "12.301 ns" { None[0] {} None[0]~combout {} OC:inst16|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|result_node[0]~19 {} B[0] {} } { 0.000ns 0.000ns 5.196ns 3.026ns } { 0.000ns 0.852ns 0.419ns 2.808ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "PC:inst\|lpm_counter_pc:inst\|lpm_counter:lpm_counter_component\|cntr_p2j:auto_generated\|safe_q\[3\] RST clk 2.215 ns register " "Info: th for register \"PC:inst\|lpm_counter_pc:inst\|lpm_counter:lpm_counter_component\|cntr_p2j:auto_generated\|safe_q\[3\]\" (data pin = \"RST\", clock pin = \"clk\") is 2.215 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 5.248 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 5.248 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.840 ns) 0.840 ns clk 1 CLK PIN_A14 4 " "Info: 1: + IC(0.000 ns) + CELL(0.840 ns) = 0.840 ns; Loc. = PIN_A14; Fanout = 4; CLK Node = 'clk'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/CPU.bdf" { { 48 -24 144 64 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.107 ns) + CELL(0.787 ns) 2.734 ns FourPulseGenerator:inst3\|inst 2 REG LCFF_X40_Y40_N23 4 " "Info: 2: + IC(1.107 ns) + CELL(0.787 ns) = 2.734 ns; Loc. = LCFF_X40_Y40_N23; Fanout = 4; REG Node = 'FourPulseGenerator:inst3\|inst'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "1.894 ns" { clk FourPulseGenerator:inst3|inst } "NODE_NAME" } } { "../../四节拍脉冲/FourPulseGenerator/FourPulseGenerator.bdf" "" { Schematic "D:/我的/课程资料/硬件基础实践/进阶版CPU/四节拍脉冲/FourPulseGenerator/FourPulseGenerator.bdf" { { 264 812 876 344 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.853 ns) + CELL(0.000 ns) 3.587 ns FourPulseGenerator:inst3\|inst~clkctrl 3 COMB CLKCTRL_G8 24 " "Info: 3: + IC(0.853 ns) + CELL(0.000 ns) = 3.587 ns; Loc. = CLKCTRL_G8; Fanout = 24; COMB Node = 'FourPulseGenerator:inst3\|inst~clkctrl'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "0.853 ns" { FourPulseGenerator:inst3|inst FourPulseGenerator:inst3|inst~clkctrl } "NODE_NAME" } } { "../../四节拍脉冲/FourPulseGenerator/FourPulseGenerator.bdf" "" { Schematic "D:/我的/课程资料/硬件基础实践/进阶版CPU/四节拍脉冲/FourPulseGenerator/FourPulseGenerator.bdf" { { 264 812 876 344 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.124 ns) + CELL(0.537 ns) 5.248 ns PC:inst\|lpm_counter_pc:inst\|lpm_counter:lpm_counter_component\|cntr_p2j:auto_generated\|safe_q\[3\] 4 REG LCFF_X16_Y40_N23 2 " "Info: 4: + IC(1.124 ns) + CELL(0.537 ns) = 5.248 ns; Loc. = LCFF_X16_Y40_N23; Fanout = 2; REG Node = 'PC:inst\|lpm_counter_pc:inst\|lpm_counter:lpm_counter_component\|cntr_p2j:auto_generated\|safe_q\[3\]'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "1.661 ns" { FourPulseGenerator:inst3|inst~clkctrl PC:inst|lpm_counter_pc:inst|lpm_counter:lpm_counter_component|cntr_p2j:auto_generated|safe_q[3] } "NODE_NAME" } } { "db/cntr_p2j.tdf" "" { Text "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/db/cntr_p2j.tdf" 63 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.164 ns ( 41.23 % ) " "Info: Total cell delay = 2.164 ns ( 41.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.084 ns ( 58.77 % ) " "Info: Total interconnect delay = 3.084 ns ( 58.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "5.248 ns" { clk FourPulseGenerator:inst3|inst FourPulseGenerator:inst3|inst~clkctrl PC:inst|lpm_counter_pc:inst|lpm_counter:lpm_counter_component|cntr_p2j:auto_generated|safe_q[3] } "NODE_NAME" } } { "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "5.248 ns" { clk {} clk~combout {} FourPulseGenerator:inst3|inst {} FourPulseGenerator:inst3|inst~clkctrl {} PC:inst|lpm_counter_pc:inst|lpm_counter:lpm_counter_component|cntr_p2j:auto_generated|safe_q[3] {} } { 0.000ns 0.000ns 1.107ns 0.853ns 1.124ns } { 0.000ns 0.840ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "db/cntr_p2j.tdf" "" { Text "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/db/cntr_p2j.tdf" 63 8 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.299 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.299 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns RST 1 PIN PIN_D13 62 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 62; PIN Node = 'RST'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RST } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/CPU.bdf" { { 64 -24 144 80 "RST" "" } { 176 760 816 192 "RST" "" } { 400 768 824 416 "RST" "" } { 336 -64 40 352 "RST" "" } { -104 536 560 -84 "RST" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.424 ns) + CELL(0.275 ns) 2.678 ns PC:inst\|lpm_counter_pc:inst\|lpm_counter:lpm_counter_component\|cntr_p2j:auto_generated\|counter_reg_bit1a\[3\]~4 2 COMB LCCOMB_X16_Y40_N24 1 " "Info: 2: + IC(1.424 ns) + CELL(0.275 ns) = 2.678 ns; Loc. = LCCOMB_X16_Y40_N24; Fanout = 1; COMB Node = 'PC:inst\|lpm_counter_pc:inst\|lpm_counter:lpm_counter_component\|cntr_p2j:auto_generated\|counter_reg_bit1a\[3\]~4'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "1.699 ns" { RST PC:inst|lpm_counter_pc:inst|lpm_counter:lpm_counter_component|cntr_p2j:auto_generated|counter_reg_bit1a[3]~4 } "NODE_NAME" } } { "db/cntr_p2j.tdf" "" { Text "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/db/cntr_p2j.tdf" 57 19 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.366 ns) 3.299 ns PC:inst\|lpm_counter_pc:inst\|lpm_counter:lpm_counter_component\|cntr_p2j:auto_generated\|safe_q\[3\] 3 REG LCFF_X16_Y40_N23 2 " "Info: 3: + IC(0.255 ns) + CELL(0.366 ns) = 3.299 ns; Loc. = LCFF_X16_Y40_N23; Fanout = 2; REG Node = 'PC:inst\|lpm_counter_pc:inst\|lpm_counter:lpm_counter_component\|cntr_p2j:auto_generated\|safe_q\[3\]'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "0.621 ns" { PC:inst|lpm_counter_pc:inst|lpm_counter:lpm_counter_component|cntr_p2j:auto_generated|counter_reg_bit1a[3]~4 PC:inst|lpm_counter_pc:inst|lpm_counter:lpm_counter_component|cntr_p2j:auto_generated|safe_q[3] } "NODE_NAME" } } { "db/cntr_p2j.tdf" "" { Text "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/db/cntr_p2j.tdf" 63 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.620 ns ( 49.11 % ) " "Info: Total cell delay = 1.620 ns ( 49.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.679 ns ( 50.89 % ) " "Info: Total interconnect delay = 1.679 ns ( 50.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "3.299 ns" { RST PC:inst|lpm_counter_pc:inst|lpm_counter:lpm_counter_component|cntr_p2j:auto_generated|counter_reg_bit1a[3]~4 PC:inst|lpm_counter_pc:inst|lpm_counter:lpm_counter_component|cntr_p2j:auto_generated|safe_q[3] } "NODE_NAME" } } { "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "3.299 ns" { RST {} RST~combout {} PC:inst|lpm_counter_pc:inst|lpm_counter:lpm_counter_component|cntr_p2j:auto_generated|counter_reg_bit1a[3]~4 {} PC:inst|lpm_counter_pc:inst|lpm_counter:lpm_counter_component|cntr_p2j:auto_generated|safe_q[3] {} } { 0.000ns 0.000ns 1.424ns 0.255ns } { 0.000ns 0.979ns 0.275ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "5.248 ns" { clk FourPulseGenerator:inst3|inst FourPulseGenerator:inst3|inst~clkctrl PC:inst|lpm_counter_pc:inst|lpm_counter:lpm_counter_component|cntr_p2j:auto_generated|safe_q[3] } "NODE_NAME" } } { "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "5.248 ns" { clk {} clk~combout {} FourPulseGenerator:inst3|inst {} FourPulseGenerator:inst3|inst~clkctrl {} PC:inst|lpm_counter_pc:inst|lpm_counter:lpm_counter_component|cntr_p2j:auto_generated|safe_q[3] {} } { 0.000ns 0.000ns 1.107ns 0.853ns 1.124ns } { 0.000ns 0.840ns 0.787ns 0.000ns 0.537ns } "" } } { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "3.299 ns" { RST PC:inst|lpm_counter_pc:inst|lpm_counter:lpm_counter_component|cntr_p2j:auto_generated|counter_reg_bit1a[3]~4 PC:inst|lpm_counter_pc:inst|lpm_counter:lpm_counter_component|cntr_p2j:auto_generated|safe_q[3] } "NODE_NAME" } } { "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "3.299 ns" { RST {} RST~combout {} PC:inst|lpm_counter_pc:inst|lpm_counter:lpm_counter_component|cntr_p2j:auto_generated|counter_reg_bit1a[3]~4 {} PC:inst|lpm_counter_pc:inst|lpm_counter:lpm_counter_component|cntr_p2j:auto_generated|safe_q[3] {} } { 0.000ns 0.000ns 1.424ns 0.255ns } { 0.000ns 0.979ns 0.275ns 0.366ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 60 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 60 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "199 " "Info: Peak virtual memory: 199 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 30 12:14:15 2022 " "Info: Processing ended: Thu Jun 30 12:14:15 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
