Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Mon Jul 21 10:29:25 2025
| Host         : OASIS2 running 64-bit Ubuntu 24.04.2 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_FPMAC_Test_timing_summary_routed.rpt -pb top_FPMAC_Test_timing_summary_routed.pb -rpx top_FPMAC_Test_timing_summary_routed.rpx -warn_on_violation
| Design       : top_FPMAC_Test
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
DPIR-1     Warning   Asynchronous driver check      20          
TIMING-16  Warning   Large setup violation          329         
TIMING-18  Warning   Missing input or output delay  19          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (17)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (17)
--------------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -5.000    -1068.262                    420                  591        0.137        0.000                      0                  591       -0.155       -0.309                       2                   436  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 1.000}        2.000           500.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -5.000    -1068.262                    420                  591        0.137        0.000                      0                  591       -0.155       -0.309                       2                   436  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :          420  Failing Endpoints,  Worst Slack       -5.000ns,  Total Violation    -1068.262ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.137ns,  Total Violation        0.000ns
PW    :            2  Failing Endpoints,  Worst Slack       -0.155ns,  Total Violation       -0.309ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.000ns  (required time - arrival time)
  Source:                 C_internal_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            DUT/RightShifterComponent/level5_d1_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (sys_clk_pin rise@2.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.878ns  (logic 2.101ns (30.548%)  route 4.777ns (69.452%))
  Logic Levels:           8  (CARRY4=1 LUT4=1 LUT5=4 LUT6=2)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 6.930 - 2.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=435, routed)         1.633     5.236    clk_IBUF_BUFG
    SLICE_X8Y70          FDCE                                         r  C_internal_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y70          FDCE (Prop_fdce_C_Q)         0.518     5.754 f  C_internal_reg[13]/Q
                         net (fo=7, routed)           0.667     6.421    DUT/RightShifterComponent/level5_d1_reg[37]_0[13]
    SLICE_X8Y70          LUT5 (Prop_lut5_I0_O)        0.124     6.545 f  DUT/RightShifterComponent/CisNormal_d3_reg_srl3_i_1/O
                         net (fo=18, routed)          0.469     7.014    DUT/BisNormal66_out
    SLICE_X9Y71          LUT5 (Prop_lut5_I0_O)        0.124     7.138 r  DUT/i___0_carry_i_8/O
                         net (fo=4, routed)           0.465     7.603    DUT/i___0_carry_i_8_n_0
    SLICE_X9Y73          LUT6 (Prop_lut6_I4_O)        0.124     7.727 r  DUT/i___0_carry__0_i_6_comp_3/O
                         net (fo=13, routed)          0.402     8.129    DUT/i___0_carry__0_i_6_n_0
    SLICE_X10Y72         LUT5 (Prop_lut5_I2_O)        0.124     8.253 r  DUT/i__carry__0_i_1/O
                         net (fo=1, routed)           0.190     8.443    DUT/i__carry__0_i_1_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537     8.980 r  DUT/plusOp_inferred__6/i__carry__0/O[2]
                         net (fo=20, routed)          0.917     9.897    DUT/RightShifterComponent/ps_d1_reg[5]_10[0]
    SLICE_X14Y74         LUT5 (Prop_lut5_I3_O)        0.302    10.199 r  DUT/RightShifterComponent/level5_d1[7]_i_3/O
                         net (fo=3, routed)           0.858    11.057    DUT/RightShifterComponent/level1[5]
    SLICE_X13Y75         LUT6 (Prop_lut6_I1_O)        0.124    11.181 r  DUT/RightShifterComponent/level5_d1[7]_i_2/O
                         net (fo=3, routed)           0.475    11.656    DUT/RightShifterComponent/level3[7]
    SLICE_X13Y75         LUT4 (Prop_lut4_I3_O)        0.124    11.780 r  DUT/RightShifterComponent/level5_d1[31]_i_1/O
                         net (fo=2, routed)           0.333    12.113    DUT/RightShifterComponent/level4__0[15]
    SLICE_X15Y75         FDRE                                         r  DUT/RightShifterComponent/level5_d1_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      2.000     2.000 r  
    E3                                                0.000     2.000 r  clk (IN)
                         net (fo=0)                   0.000     2.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     5.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=435, routed)         1.507     6.930    DUT/RightShifterComponent/clk_IBUF_BUFG
    SLICE_X15Y75         FDRE                                         r  DUT/RightShifterComponent/level5_d1_reg[15]/C
                         clock pessimism              0.259     7.189    
                         clock uncertainty           -0.035     7.153    
    SLICE_X15Y75         FDRE (Setup_fdre_C_D)       -0.040     7.113    DUT/RightShifterComponent/level5_d1_reg[15]
  -------------------------------------------------------------------
                         required time                          7.113    
                         arrival time                         -12.113    
  -------------------------------------------------------------------
                         slack                                 -5.000    

Slack (VIOLATED) :        -4.982ns  (required time - arrival time)
  Source:                 C_internal_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            DUT/RightShifterComponent/level5_d1_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (sys_clk_pin rise@2.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.884ns  (logic 2.101ns (30.519%)  route 4.783ns (69.480%))
  Logic Levels:           8  (CARRY4=1 LUT4=1 LUT5=4 LUT6=2)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 6.930 - 2.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=435, routed)         1.633     5.236    clk_IBUF_BUFG
    SLICE_X8Y70          FDCE                                         r  C_internal_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y70          FDCE (Prop_fdce_C_Q)         0.518     5.754 f  C_internal_reg[13]/Q
                         net (fo=7, routed)           0.667     6.421    DUT/RightShifterComponent/level5_d1_reg[37]_0[13]
    SLICE_X8Y70          LUT5 (Prop_lut5_I0_O)        0.124     6.545 f  DUT/RightShifterComponent/CisNormal_d3_reg_srl3_i_1/O
                         net (fo=18, routed)          0.469     7.014    DUT/BisNormal66_out
    SLICE_X9Y71          LUT5 (Prop_lut5_I0_O)        0.124     7.138 r  DUT/i___0_carry_i_8/O
                         net (fo=4, routed)           0.465     7.603    DUT/i___0_carry_i_8_n_0
    SLICE_X9Y73          LUT6 (Prop_lut6_I4_O)        0.124     7.727 r  DUT/i___0_carry__0_i_6_comp_3/O
                         net (fo=13, routed)          0.402     8.129    DUT/i___0_carry__0_i_6_n_0
    SLICE_X10Y72         LUT5 (Prop_lut5_I2_O)        0.124     8.253 r  DUT/i__carry__0_i_1/O
                         net (fo=1, routed)           0.190     8.443    DUT/i__carry__0_i_1_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537     8.980 r  DUT/plusOp_inferred__6/i__carry__0/O[2]
                         net (fo=20, routed)          0.817     9.797    DUT/RightShifterComponent/ps_d1_reg[5]_10[0]
    SLICE_X12Y74         LUT5 (Prop_lut5_I0_O)        0.302    10.099 r  DUT/RightShifterComponent/ShiftValue_d3_reg[2]_srl3_i_1/O
                         net (fo=36, routed)          0.937    11.036    DUT/RightShifterComponent/minusOp_inferred__6/i__carry__0[2]
    SLICE_X15Y73         LUT6 (Prop_lut6_I2_O)        0.124    11.160 r  DUT/RightShifterComponent/level5_d1[34]_i_1/O
                         net (fo=4, routed)           0.513    11.673    DUT/RightShifterComponent/level3[10]
    SLICE_X15Y75         LUT4 (Prop_lut4_I0_O)        0.124    11.797 r  DUT/RightShifterComponent/level5_d1[26]_i_1_replica/O
                         net (fo=1, routed)           0.323    12.120    DUT/RightShifterComponent/level4__0[10]_repN
    SLICE_X12Y75         FDRE                                         r  DUT/RightShifterComponent/level5_d1_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      2.000     2.000 r  
    E3                                                0.000     2.000 r  clk (IN)
                         net (fo=0)                   0.000     2.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     5.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=435, routed)         1.507     6.930    DUT/RightShifterComponent/clk_IBUF_BUFG
    SLICE_X12Y75         FDRE                                         r  DUT/RightShifterComponent/level5_d1_reg[26]/C
                         clock pessimism              0.259     7.189    
                         clock uncertainty           -0.035     7.153    
    SLICE_X12Y75         FDRE (Setup_fdre_C_D)       -0.016     7.137    DUT/RightShifterComponent/level5_d1_reg[26]
  -------------------------------------------------------------------
                         required time                          7.137    
                         arrival time                         -12.120    
  -------------------------------------------------------------------
                         slack                                 -4.982    

Slack (VIOLATED) :        -4.959ns  (required time - arrival time)
  Source:                 DUT/NormalizationShifter/level5_d1_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            C_internal_reg[8]_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (sys_clk_pin rise@2.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.833ns  (logic 2.263ns (33.118%)  route 4.570ns (66.882%))
  Logic Levels:           9  (CARRY4=3 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns = ( 6.938 - 2.000 ) 
    Source Clock Delay      (SCD):    5.245ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=435, routed)         1.642     5.245    DUT/NormalizationShifter/clk_IBUF_BUFG
    SLICE_X11Y64         FDRE                                         r  DUT/NormalizationShifter/level5_d1_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y64         FDRE (Prop_fdre_C_Q)         0.456     5.701 r  DUT/NormalizationShifter/level5_d1_reg[16]/Q
                         net (fo=1, routed)           0.637     6.338    DUT/NormalizationShifter/level5_d1_reg_n_0_[16]
    SLICE_X11Y65         LUT4 (Prop_lut4_I0_O)        0.124     6.462 r  DUT/NormalizationShifter/C_internal[3]_i_15/O
                         net (fo=1, routed)           0.263     6.725    DUT/NormalizationShifter/C_internal[3]_i_15_n_0
    SLICE_X11Y65         LUT5 (Prop_lut5_I4_O)        0.124     6.849 r  DUT/NormalizationShifter/C_internal[3]_i_14/O
                         net (fo=1, routed)           0.438     7.287    DUT/NormalizationShifter/C_internal[3]_i_14_n_0
    SLICE_X9Y66          LUT6 (Prop_lut6_I5_O)        0.124     7.411 r  DUT/NormalizationShifter/C_internal[3]_i_11/O
                         net (fo=1, routed)           0.802     8.213    DUT/NormalizationShifter/C_internal[3]_i_11_n_0
    SLICE_X11Y66         LUT6 (Prop_lut6_I4_O)        0.124     8.337 r  DUT/NormalizationShifter/C_internal[3]_i_7/O
                         net (fo=1, routed)           0.000     8.337    DUT/NormalizationShifter/C_internal[3]_i_7_n_0
    SLICE_X11Y66         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.869 r  DUT/NormalizationShifter/C_internal_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.869    DUT/NormalizationShifter/C_internal_reg[3]_i_2_n_0
    SLICE_X11Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.983 r  DUT/NormalizationShifter/C_internal_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.983    DUT/NormalizationShifter/C_internal_reg[7]_i_2_n_0
    SLICE_X11Y68         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.222 f  DUT/NormalizationShifter/C_internal_reg[11]_i_2/O[2]
                         net (fo=2, routed)           0.983    10.205    plusOp[10]
    SLICE_X9Y69          LUT6 (Prop_lut6_I1_O)        0.302    10.507 f  C_internal[14]_i_2/O
                         net (fo=14, routed)          0.779    11.286    DUT/C_internal_reg[14]
    SLICE_X8Y71          LUT6 (Prop_lut6_I0_O)        0.124    11.410 r  DUT/C_internal[8]_i_1/O
                         net (fo=2, routed)           0.668    12.078    C_internal[8]
    SLICE_X11Y71         FDCE                                         r  C_internal_reg[8]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      2.000     2.000 r  
    E3                                                0.000     2.000 r  clk (IN)
                         net (fo=0)                   0.000     2.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     5.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=435, routed)         1.515     6.938    clk_IBUF_BUFG
    SLICE_X11Y71         FDCE                                         r  C_internal_reg[8]_lopt_replica/C
                         clock pessimism              0.275     7.213    
                         clock uncertainty           -0.035     7.177    
    SLICE_X11Y71         FDCE (Setup_fdce_C_D)       -0.058     7.119    C_internal_reg[8]_lopt_replica
  -------------------------------------------------------------------
                         required time                          7.119    
                         arrival time                         -12.078    
  -------------------------------------------------------------------
                         slack                                 -4.959    

Slack (VIOLATED) :        -4.873ns  (required time - arrival time)
  Source:                 C_internal_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            DUT/RightShifterComponent/level5_d1_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (sys_clk_pin rise@2.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.821ns  (logic 2.101ns (30.801%)  route 4.720ns (69.199%))
  Logic Levels:           8  (CARRY4=1 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 6.930 - 2.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=435, routed)         1.633     5.236    clk_IBUF_BUFG
    SLICE_X8Y70          FDCE                                         r  C_internal_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y70          FDCE (Prop_fdce_C_Q)         0.518     5.754 f  C_internal_reg[13]/Q
                         net (fo=7, routed)           0.667     6.421    DUT/RightShifterComponent/level5_d1_reg[37]_0[13]
    SLICE_X8Y70          LUT5 (Prop_lut5_I0_O)        0.124     6.545 f  DUT/RightShifterComponent/CisNormal_d3_reg_srl3_i_1/O
                         net (fo=18, routed)          0.469     7.014    DUT/BisNormal66_out
    SLICE_X9Y71          LUT5 (Prop_lut5_I0_O)        0.124     7.138 r  DUT/i___0_carry_i_8/O
                         net (fo=4, routed)           0.465     7.603    DUT/i___0_carry_i_8_n_0
    SLICE_X9Y73          LUT6 (Prop_lut6_I4_O)        0.124     7.727 r  DUT/i___0_carry__0_i_6_comp_3/O
                         net (fo=13, routed)          0.402     8.129    DUT/i___0_carry__0_i_6_n_0
    SLICE_X10Y72         LUT5 (Prop_lut5_I2_O)        0.124     8.253 r  DUT/i__carry__0_i_1/O
                         net (fo=1, routed)           0.190     8.443    DUT/i__carry__0_i_1_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537     8.980 r  DUT/plusOp_inferred__6/i__carry__0/O[2]
                         net (fo=20, routed)          0.817     9.797    DUT/RightShifterComponent/ps_d1_reg[5]_10[0]
    SLICE_X12Y74         LUT5 (Prop_lut5_I0_O)        0.302    10.099 r  DUT/RightShifterComponent/ShiftValue_d3_reg[2]_srl3_i_1/O
                         net (fo=36, routed)          1.084    11.183    DUT/RightShifterComponent/minusOp_inferred__6/i__carry__0[2]
    SLICE_X10Y75         LUT6 (Prop_lut6_I2_O)        0.124    11.307 r  DUT/RightShifterComponent/level5_d1[25]_i_3/O
                         net (fo=2, routed)           0.626    11.933    DUT/RightShifterComponent/level3[9]
    SLICE_X9Y75          LUT6 (Prop_lut6_I2_O)        0.124    12.057 r  DUT/RightShifterComponent/level5_d1[17]_i_1/O
                         net (fo=1, routed)           0.000    12.057    DUT/RightShifterComponent/level5[17]
    SLICE_X9Y75          FDRE                                         r  DUT/RightShifterComponent/level5_d1_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      2.000     2.000 r  
    E3                                                0.000     2.000 r  clk (IN)
                         net (fo=0)                   0.000     2.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     5.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=435, routed)         1.507     6.930    DUT/RightShifterComponent/clk_IBUF_BUFG
    SLICE_X9Y75          FDRE                                         r  DUT/RightShifterComponent/level5_d1_reg[17]/C
                         clock pessimism              0.259     7.189    
                         clock uncertainty           -0.035     7.153    
    SLICE_X9Y75          FDRE (Setup_fdre_C_D)        0.031     7.184    DUT/RightShifterComponent/level5_d1_reg[17]
  -------------------------------------------------------------------
                         required time                          7.184    
                         arrival time                         -12.057    
  -------------------------------------------------------------------
                         slack                                 -4.873    

Slack (VIOLATED) :        -4.855ns  (required time - arrival time)
  Source:                 C_internal_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            DUT/RightShifterComponent/level5_d1_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (sys_clk_pin rise@2.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.248ns  (logic 2.101ns (33.625%)  route 4.147ns (66.375%))
  Logic Levels:           8  (CARRY4=1 LUT2=2 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 6.930 - 2.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=435, routed)         1.633     5.236    clk_IBUF_BUFG
    SLICE_X8Y70          FDCE                                         r  C_internal_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y70          FDCE (Prop_fdce_C_Q)         0.518     5.754 f  C_internal_reg[13]/Q
                         net (fo=7, routed)           0.667     6.421    DUT/RightShifterComponent/level5_d1_reg[37]_0[13]
    SLICE_X8Y70          LUT5 (Prop_lut5_I0_O)        0.124     6.545 f  DUT/RightShifterComponent/CisNormal_d3_reg_srl3_i_1/O
                         net (fo=18, routed)          0.469     7.014    DUT/BisNormal66_out
    SLICE_X9Y71          LUT5 (Prop_lut5_I0_O)        0.124     7.138 r  DUT/i___0_carry_i_8/O
                         net (fo=4, routed)           0.465     7.603    DUT/i___0_carry_i_8_n_0
    SLICE_X9Y73          LUT6 (Prop_lut6_I4_O)        0.124     7.727 r  DUT/i___0_carry__0_i_6_comp_3/O
                         net (fo=13, routed)          0.402     8.129    DUT/i___0_carry__0_i_6_n_0
    SLICE_X10Y72         LUT5 (Prop_lut5_I2_O)        0.124     8.253 r  DUT/i__carry__0_i_1/O
                         net (fo=1, routed)           0.190     8.443    DUT/i__carry__0_i_1_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537     8.980 r  DUT/plusOp_inferred__6/i__carry__0/O[2]
                         net (fo=20, routed)          0.745     9.724    DUT/RightShifterComponent/ps_d1_reg[5]_10[0]
    SLICE_X12Y73         LUT2 (Prop_lut2_I1_O)        0.302    10.026 f  DUT/RightShifterComponent/level5_d1[41]_i_3/O
                         net (fo=2, routed)           0.306    10.332    DUT/RightShifterComponent/level5_d1[41]_i_3_n_0
    SLICE_X13Y74         LUT6 (Prop_lut6_I4_O)        0.124    10.456 f  DUT/RightShifterComponent/level5_d1[41]_i_1/O
                         net (fo=24, routed)          0.381    10.837    DUT/RightShifterComponent/minusOp_inferred__6/i__carry__0[4]
    SLICE_X14Y74         LUT2 (Prop_lut2_I1_O)        0.124    10.961 r  DUT/RightShifterComponent/level5_d1[7]_i_1__0/O
                         net (fo=5, routed)           0.523    11.484    DUT/RightShifterComponent/level5_d1[7]_i_1__0_n_0
    SLICE_X12Y74         FDRE                                         r  DUT/RightShifterComponent/level5_d1_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      2.000     2.000 r  
    E3                                                0.000     2.000 r  clk (IN)
                         net (fo=0)                   0.000     2.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     5.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=435, routed)         1.507     6.930    DUT/RightShifterComponent/clk_IBUF_BUFG
    SLICE_X12Y74         FDRE                                         r  DUT/RightShifterComponent/level5_d1_reg[1]/C
                         clock pessimism              0.259     7.189    
                         clock uncertainty           -0.035     7.153    
    SLICE_X12Y74         FDRE (Setup_fdre_C_R)       -0.524     6.629    DUT/RightShifterComponent/level5_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          6.629    
                         arrival time                         -11.484    
  -------------------------------------------------------------------
                         slack                                 -4.855    

Slack (VIOLATED) :        -4.855ns  (required time - arrival time)
  Source:                 C_internal_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            DUT/RightShifterComponent/level5_d1_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (sys_clk_pin rise@2.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.248ns  (logic 2.101ns (33.625%)  route 4.147ns (66.375%))
  Logic Levels:           8  (CARRY4=1 LUT2=2 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 6.930 - 2.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=435, routed)         1.633     5.236    clk_IBUF_BUFG
    SLICE_X8Y70          FDCE                                         r  C_internal_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y70          FDCE (Prop_fdce_C_Q)         0.518     5.754 f  C_internal_reg[13]/Q
                         net (fo=7, routed)           0.667     6.421    DUT/RightShifterComponent/level5_d1_reg[37]_0[13]
    SLICE_X8Y70          LUT5 (Prop_lut5_I0_O)        0.124     6.545 f  DUT/RightShifterComponent/CisNormal_d3_reg_srl3_i_1/O
                         net (fo=18, routed)          0.469     7.014    DUT/BisNormal66_out
    SLICE_X9Y71          LUT5 (Prop_lut5_I0_O)        0.124     7.138 r  DUT/i___0_carry_i_8/O
                         net (fo=4, routed)           0.465     7.603    DUT/i___0_carry_i_8_n_0
    SLICE_X9Y73          LUT6 (Prop_lut6_I4_O)        0.124     7.727 r  DUT/i___0_carry__0_i_6_comp_3/O
                         net (fo=13, routed)          0.402     8.129    DUT/i___0_carry__0_i_6_n_0
    SLICE_X10Y72         LUT5 (Prop_lut5_I2_O)        0.124     8.253 r  DUT/i__carry__0_i_1/O
                         net (fo=1, routed)           0.190     8.443    DUT/i__carry__0_i_1_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537     8.980 r  DUT/plusOp_inferred__6/i__carry__0/O[2]
                         net (fo=20, routed)          0.745     9.724    DUT/RightShifterComponent/ps_d1_reg[5]_10[0]
    SLICE_X12Y73         LUT2 (Prop_lut2_I1_O)        0.302    10.026 f  DUT/RightShifterComponent/level5_d1[41]_i_3/O
                         net (fo=2, routed)           0.306    10.332    DUT/RightShifterComponent/level5_d1[41]_i_3_n_0
    SLICE_X13Y74         LUT6 (Prop_lut6_I4_O)        0.124    10.456 f  DUT/RightShifterComponent/level5_d1[41]_i_1/O
                         net (fo=24, routed)          0.381    10.837    DUT/RightShifterComponent/minusOp_inferred__6/i__carry__0[4]
    SLICE_X14Y74         LUT2 (Prop_lut2_I1_O)        0.124    10.961 r  DUT/RightShifterComponent/level5_d1[7]_i_1__0/O
                         net (fo=5, routed)           0.523    11.484    DUT/RightShifterComponent/level5_d1[7]_i_1__0_n_0
    SLICE_X12Y74         FDRE                                         r  DUT/RightShifterComponent/level5_d1_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      2.000     2.000 r  
    E3                                                0.000     2.000 r  clk (IN)
                         net (fo=0)                   0.000     2.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     5.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=435, routed)         1.507     6.930    DUT/RightShifterComponent/clk_IBUF_BUFG
    SLICE_X12Y74         FDRE                                         r  DUT/RightShifterComponent/level5_d1_reg[4]/C
                         clock pessimism              0.259     7.189    
                         clock uncertainty           -0.035     7.153    
    SLICE_X12Y74         FDRE (Setup_fdre_C_R)       -0.524     6.629    DUT/RightShifterComponent/level5_d1_reg[4]
  -------------------------------------------------------------------
                         required time                          6.629    
                         arrival time                         -11.484    
  -------------------------------------------------------------------
                         slack                                 -4.855    

Slack (VIOLATED) :        -4.855ns  (required time - arrival time)
  Source:                 C_internal_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            DUT/RightShifterComponent/level5_d1_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (sys_clk_pin rise@2.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.248ns  (logic 2.101ns (33.625%)  route 4.147ns (66.375%))
  Logic Levels:           8  (CARRY4=1 LUT2=2 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 6.930 - 2.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=435, routed)         1.633     5.236    clk_IBUF_BUFG
    SLICE_X8Y70          FDCE                                         r  C_internal_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y70          FDCE (Prop_fdce_C_Q)         0.518     5.754 f  C_internal_reg[13]/Q
                         net (fo=7, routed)           0.667     6.421    DUT/RightShifterComponent/level5_d1_reg[37]_0[13]
    SLICE_X8Y70          LUT5 (Prop_lut5_I0_O)        0.124     6.545 f  DUT/RightShifterComponent/CisNormal_d3_reg_srl3_i_1/O
                         net (fo=18, routed)          0.469     7.014    DUT/BisNormal66_out
    SLICE_X9Y71          LUT5 (Prop_lut5_I0_O)        0.124     7.138 r  DUT/i___0_carry_i_8/O
                         net (fo=4, routed)           0.465     7.603    DUT/i___0_carry_i_8_n_0
    SLICE_X9Y73          LUT6 (Prop_lut6_I4_O)        0.124     7.727 r  DUT/i___0_carry__0_i_6_comp_3/O
                         net (fo=13, routed)          0.402     8.129    DUT/i___0_carry__0_i_6_n_0
    SLICE_X10Y72         LUT5 (Prop_lut5_I2_O)        0.124     8.253 r  DUT/i__carry__0_i_1/O
                         net (fo=1, routed)           0.190     8.443    DUT/i__carry__0_i_1_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537     8.980 r  DUT/plusOp_inferred__6/i__carry__0/O[2]
                         net (fo=20, routed)          0.745     9.724    DUT/RightShifterComponent/ps_d1_reg[5]_10[0]
    SLICE_X12Y73         LUT2 (Prop_lut2_I1_O)        0.302    10.026 f  DUT/RightShifterComponent/level5_d1[41]_i_3/O
                         net (fo=2, routed)           0.306    10.332    DUT/RightShifterComponent/level5_d1[41]_i_3_n_0
    SLICE_X13Y74         LUT6 (Prop_lut6_I4_O)        0.124    10.456 f  DUT/RightShifterComponent/level5_d1[41]_i_1/O
                         net (fo=24, routed)          0.381    10.837    DUT/RightShifterComponent/minusOp_inferred__6/i__carry__0[4]
    SLICE_X14Y74         LUT2 (Prop_lut2_I1_O)        0.124    10.961 r  DUT/RightShifterComponent/level5_d1[7]_i_1__0/O
                         net (fo=5, routed)           0.523    11.484    DUT/RightShifterComponent/level5_d1[7]_i_1__0_n_0
    SLICE_X12Y74         FDRE                                         r  DUT/RightShifterComponent/level5_d1_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      2.000     2.000 r  
    E3                                                0.000     2.000 r  clk (IN)
                         net (fo=0)                   0.000     2.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     5.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=435, routed)         1.507     6.930    DUT/RightShifterComponent/clk_IBUF_BUFG
    SLICE_X12Y74         FDRE                                         r  DUT/RightShifterComponent/level5_d1_reg[5]/C
                         clock pessimism              0.259     7.189    
                         clock uncertainty           -0.035     7.153    
    SLICE_X12Y74         FDRE (Setup_fdre_C_R)       -0.524     6.629    DUT/RightShifterComponent/level5_d1_reg[5]
  -------------------------------------------------------------------
                         required time                          6.629    
                         arrival time                         -11.484    
  -------------------------------------------------------------------
                         slack                                 -4.855    

Slack (VIOLATED) :        -4.855ns  (required time - arrival time)
  Source:                 C_internal_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            DUT/RightShifterComponent/level5_d1_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (sys_clk_pin rise@2.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.248ns  (logic 2.101ns (33.625%)  route 4.147ns (66.375%))
  Logic Levels:           8  (CARRY4=1 LUT2=2 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 6.930 - 2.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=435, routed)         1.633     5.236    clk_IBUF_BUFG
    SLICE_X8Y70          FDCE                                         r  C_internal_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y70          FDCE (Prop_fdce_C_Q)         0.518     5.754 f  C_internal_reg[13]/Q
                         net (fo=7, routed)           0.667     6.421    DUT/RightShifterComponent/level5_d1_reg[37]_0[13]
    SLICE_X8Y70          LUT5 (Prop_lut5_I0_O)        0.124     6.545 f  DUT/RightShifterComponent/CisNormal_d3_reg_srl3_i_1/O
                         net (fo=18, routed)          0.469     7.014    DUT/BisNormal66_out
    SLICE_X9Y71          LUT5 (Prop_lut5_I0_O)        0.124     7.138 r  DUT/i___0_carry_i_8/O
                         net (fo=4, routed)           0.465     7.603    DUT/i___0_carry_i_8_n_0
    SLICE_X9Y73          LUT6 (Prop_lut6_I4_O)        0.124     7.727 r  DUT/i___0_carry__0_i_6_comp_3/O
                         net (fo=13, routed)          0.402     8.129    DUT/i___0_carry__0_i_6_n_0
    SLICE_X10Y72         LUT5 (Prop_lut5_I2_O)        0.124     8.253 r  DUT/i__carry__0_i_1/O
                         net (fo=1, routed)           0.190     8.443    DUT/i__carry__0_i_1_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537     8.980 r  DUT/plusOp_inferred__6/i__carry__0/O[2]
                         net (fo=20, routed)          0.745     9.724    DUT/RightShifterComponent/ps_d1_reg[5]_10[0]
    SLICE_X12Y73         LUT2 (Prop_lut2_I1_O)        0.302    10.026 f  DUT/RightShifterComponent/level5_d1[41]_i_3/O
                         net (fo=2, routed)           0.306    10.332    DUT/RightShifterComponent/level5_d1[41]_i_3_n_0
    SLICE_X13Y74         LUT6 (Prop_lut6_I4_O)        0.124    10.456 f  DUT/RightShifterComponent/level5_d1[41]_i_1/O
                         net (fo=24, routed)          0.381    10.837    DUT/RightShifterComponent/minusOp_inferred__6/i__carry__0[4]
    SLICE_X14Y74         LUT2 (Prop_lut2_I1_O)        0.124    10.961 r  DUT/RightShifterComponent/level5_d1[7]_i_1__0/O
                         net (fo=5, routed)           0.523    11.484    DUT/RightShifterComponent/level5_d1[7]_i_1__0_n_0
    SLICE_X12Y74         FDRE                                         r  DUT/RightShifterComponent/level5_d1_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      2.000     2.000 r  
    E3                                                0.000     2.000 r  clk (IN)
                         net (fo=0)                   0.000     2.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     5.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=435, routed)         1.507     6.930    DUT/RightShifterComponent/clk_IBUF_BUFG
    SLICE_X12Y74         FDRE                                         r  DUT/RightShifterComponent/level5_d1_reg[6]/C
                         clock pessimism              0.259     7.189    
                         clock uncertainty           -0.035     7.153    
    SLICE_X12Y74         FDRE (Setup_fdre_C_R)       -0.524     6.629    DUT/RightShifterComponent/level5_d1_reg[6]
  -------------------------------------------------------------------
                         required time                          6.629    
                         arrival time                         -11.484    
  -------------------------------------------------------------------
                         slack                                 -4.855    

Slack (VIOLATED) :        -4.855ns  (required time - arrival time)
  Source:                 C_internal_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            DUT/RightShifterComponent/level5_d1_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (sys_clk_pin rise@2.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.248ns  (logic 2.101ns (33.625%)  route 4.147ns (66.375%))
  Logic Levels:           8  (CARRY4=1 LUT2=2 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 6.930 - 2.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=435, routed)         1.633     5.236    clk_IBUF_BUFG
    SLICE_X8Y70          FDCE                                         r  C_internal_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y70          FDCE (Prop_fdce_C_Q)         0.518     5.754 f  C_internal_reg[13]/Q
                         net (fo=7, routed)           0.667     6.421    DUT/RightShifterComponent/level5_d1_reg[37]_0[13]
    SLICE_X8Y70          LUT5 (Prop_lut5_I0_O)        0.124     6.545 f  DUT/RightShifterComponent/CisNormal_d3_reg_srl3_i_1/O
                         net (fo=18, routed)          0.469     7.014    DUT/BisNormal66_out
    SLICE_X9Y71          LUT5 (Prop_lut5_I0_O)        0.124     7.138 r  DUT/i___0_carry_i_8/O
                         net (fo=4, routed)           0.465     7.603    DUT/i___0_carry_i_8_n_0
    SLICE_X9Y73          LUT6 (Prop_lut6_I4_O)        0.124     7.727 r  DUT/i___0_carry__0_i_6_comp_3/O
                         net (fo=13, routed)          0.402     8.129    DUT/i___0_carry__0_i_6_n_0
    SLICE_X10Y72         LUT5 (Prop_lut5_I2_O)        0.124     8.253 r  DUT/i__carry__0_i_1/O
                         net (fo=1, routed)           0.190     8.443    DUT/i__carry__0_i_1_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537     8.980 r  DUT/plusOp_inferred__6/i__carry__0/O[2]
                         net (fo=20, routed)          0.745     9.724    DUT/RightShifterComponent/ps_d1_reg[5]_10[0]
    SLICE_X12Y73         LUT2 (Prop_lut2_I1_O)        0.302    10.026 f  DUT/RightShifterComponent/level5_d1[41]_i_3/O
                         net (fo=2, routed)           0.306    10.332    DUT/RightShifterComponent/level5_d1[41]_i_3_n_0
    SLICE_X13Y74         LUT6 (Prop_lut6_I4_O)        0.124    10.456 f  DUT/RightShifterComponent/level5_d1[41]_i_1/O
                         net (fo=24, routed)          0.381    10.837    DUT/RightShifterComponent/minusOp_inferred__6/i__carry__0[4]
    SLICE_X14Y74         LUT2 (Prop_lut2_I1_O)        0.124    10.961 r  DUT/RightShifterComponent/level5_d1[7]_i_1__0/O
                         net (fo=5, routed)           0.523    11.484    DUT/RightShifterComponent/level5_d1[7]_i_1__0_n_0
    SLICE_X12Y74         FDRE                                         r  DUT/RightShifterComponent/level5_d1_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      2.000     2.000 r  
    E3                                                0.000     2.000 r  clk (IN)
                         net (fo=0)                   0.000     2.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     5.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=435, routed)         1.507     6.930    DUT/RightShifterComponent/clk_IBUF_BUFG
    SLICE_X12Y74         FDRE                                         r  DUT/RightShifterComponent/level5_d1_reg[7]/C
                         clock pessimism              0.259     7.189    
                         clock uncertainty           -0.035     7.153    
    SLICE_X12Y74         FDRE (Setup_fdre_C_R)       -0.524     6.629    DUT/RightShifterComponent/level5_d1_reg[7]
  -------------------------------------------------------------------
                         required time                          6.629    
                         arrival time                         -11.484    
  -------------------------------------------------------------------
                         slack                                 -4.855    

Slack (VIOLATED) :        -4.852ns  (required time - arrival time)
  Source:                 C_internal_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            DUT/RightShifterComponent/level5_d1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (sys_clk_pin rise@2.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.753ns  (logic 2.101ns (31.110%)  route 4.652ns (68.890%))
  Logic Levels:           8  (CARRY4=1 LUT4=1 LUT5=4 LUT6=2)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 6.930 - 2.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=435, routed)         1.633     5.236    clk_IBUF_BUFG
    SLICE_X8Y70          FDCE                                         r  C_internal_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y70          FDCE (Prop_fdce_C_Q)         0.518     5.754 f  C_internal_reg[13]/Q
                         net (fo=7, routed)           0.667     6.421    DUT/RightShifterComponent/level5_d1_reg[37]_0[13]
    SLICE_X8Y70          LUT5 (Prop_lut5_I0_O)        0.124     6.545 f  DUT/RightShifterComponent/CisNormal_d3_reg_srl3_i_1/O
                         net (fo=18, routed)          0.469     7.014    DUT/BisNormal66_out
    SLICE_X9Y71          LUT5 (Prop_lut5_I0_O)        0.124     7.138 r  DUT/i___0_carry_i_8/O
                         net (fo=4, routed)           0.465     7.603    DUT/i___0_carry_i_8_n_0
    SLICE_X9Y73          LUT6 (Prop_lut6_I4_O)        0.124     7.727 r  DUT/i___0_carry__0_i_6_comp_3/O
                         net (fo=13, routed)          0.402     8.129    DUT/i___0_carry__0_i_6_n_0
    SLICE_X10Y72         LUT5 (Prop_lut5_I2_O)        0.124     8.253 r  DUT/i__carry__0_i_1/O
                         net (fo=1, routed)           0.190     8.443    DUT/i__carry__0_i_1_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537     8.980 r  DUT/plusOp_inferred__6/i__carry__0/O[2]
                         net (fo=20, routed)          0.817     9.797    DUT/RightShifterComponent/ps_d1_reg[5]_10[0]
    SLICE_X12Y74         LUT5 (Prop_lut5_I0_O)        0.302    10.099 r  DUT/RightShifterComponent/ShiftValue_d3_reg[2]_srl3_i_1/O
                         net (fo=36, routed)          0.937    11.036    DUT/RightShifterComponent/minusOp_inferred__6/i__carry__0[2]
    SLICE_X15Y73         LUT6 (Prop_lut6_I2_O)        0.124    11.160 r  DUT/RightShifterComponent/level5_d1[34]_i_1/O
                         net (fo=4, routed)           0.516    11.676    DUT/RightShifterComponent/level3[10]
    SLICE_X15Y75         LUT4 (Prop_lut4_I0_O)        0.124    11.800 r  DUT/RightShifterComponent/level5_d1[26]_i_1/O
                         net (fo=1, routed)           0.189    11.989    DUT/RightShifterComponent/level4__0[10]
    SLICE_X14Y75         FDRE                                         r  DUT/RightShifterComponent/level5_d1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      2.000     2.000 r  
    E3                                                0.000     2.000 r  clk (IN)
                         net (fo=0)                   0.000     2.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     5.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=435, routed)         1.507     6.930    DUT/RightShifterComponent/clk_IBUF_BUFG
    SLICE_X14Y75         FDRE                                         r  DUT/RightShifterComponent/level5_d1_reg[10]/C
                         clock pessimism              0.259     7.189    
                         clock uncertainty           -0.035     7.153    
    SLICE_X14Y75         FDRE (Setup_fdre_C_D)       -0.016     7.137    DUT/RightShifterComponent/level5_d1_reg[10]
  -------------------------------------------------------------------
                         required time                          7.137    
                         arrival time                         -11.989    
  -------------------------------------------------------------------
                         slack                                 -4.852    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 DUT/Bsgn_d1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            DUT/Bsgn_d3_reg_srl2/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.180%)  route 0.124ns (46.820%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=435, routed)         0.594     1.513    DUT/clk_IBUF_BUFG
    SLICE_X3Y71          FDRE                                         r  DUT/Bsgn_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y71          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  DUT/Bsgn_d1_reg/Q
                         net (fo=2, routed)           0.124     1.778    DUT/Bsgn_d1
    SLICE_X2Y72          SRL16E                                       r  DUT/Bsgn_d3_reg_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=435, routed)         0.864     2.029    DUT/clk_IBUF_BUFG
    SLICE_X2Y72          SRL16E                                       r  DUT/Bsgn_d3_reg_srl2/CLK
                         clock pessimism             -0.502     1.526    
    SLICE_X2Y72          SRL16E (Hold_srl16e_CLK_D)
                                                      0.115     1.641    DUT/Bsgn_d3_reg_srl2
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 DUT/ShiftValue_d3_reg[2]_srl3_srlopt/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            DUT/ShiftValue_d3_reg[2]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.164ns (61.886%)  route 0.101ns (38.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=435, routed)         0.563     1.482    DUT/clk_IBUF_BUFG
    SLICE_X12Y73         FDRE                                         r  DUT/ShiftValue_d3_reg[2]_srl3_srlopt/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y73         FDRE (Prop_fdre_C_Q)         0.164     1.646 r  DUT/ShiftValue_d3_reg[2]_srl3_srlopt/Q
                         net (fo=1, routed)           0.101     1.747    DUT/srlopt_n_2
    SLICE_X14Y72         SRL16E                                       r  DUT/ShiftValue_d3_reg[2]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=435, routed)         0.833     1.998    DUT/clk_IBUF_BUFG
    SLICE_X14Y72         SRL16E                                       r  DUT/ShiftValue_d3_reg[2]_srl3/CLK
                         clock pessimism             -0.500     1.497    
    SLICE_X14Y72         SRL16E (Hold_srl16e_CLK_D)
                                                      0.094     1.591    DUT/ShiftValue_d3_reg[2]_srl3
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.747    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 DUT/IEEEFPFMA_5_10_Freq500_uid2LeadingZeroCounter/level5_d1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            DUT/NormalizationShifter/level0_d2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.522%)  route 0.108ns (43.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=435, routed)         0.574     1.493    DUT/IEEEFPFMA_5_10_Freq500_uid2LeadingZeroCounter/clk_IBUF_BUFG
    SLICE_X13Y58         FDRE                                         r  DUT/IEEEFPFMA_5_10_Freq500_uid2LeadingZeroCounter/level5_d1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y58         FDRE (Prop_fdre_C_Q)         0.141     1.634 r  DUT/IEEEFPFMA_5_10_Freq500_uid2LeadingZeroCounter/level5_d1_reg[5]/Q
                         net (fo=2, routed)           0.108     1.743    DUT/NormalizationShifter/level0_d2_reg[25]_0[0]
    SLICE_X15Y59         FDRE                                         r  DUT/NormalizationShifter/level0_d2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=435, routed)         0.845     2.010    DUT/NormalizationShifter/clk_IBUF_BUFG
    SLICE_X15Y59         FDRE                                         r  DUT/NormalizationShifter/level0_d2_reg[0]/C
                         clock pessimism             -0.500     1.509    
    SLICE_X15Y59         FDRE (Hold_fdre_C_D)         0.075     1.584    DUT/NormalizationShifter/level0_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.743    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 DUT/NormalizationShifter/level3_d1_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            DUT/NormalizationShifter/level5_d1_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.246ns (81.119%)  route 0.057ns (18.881%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=435, routed)         0.570     1.489    DUT/NormalizationShifter/clk_IBUF_BUFG
    SLICE_X8Y66          FDRE                                         r  DUT/NormalizationShifter/level3_d1_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y66          FDRE (Prop_fdre_C_Q)         0.148     1.637 r  DUT/NormalizationShifter/level3_d1_reg[33]/Q
                         net (fo=1, routed)           0.057     1.695    DUT/NormalizationShifter/level3_d1[33]
    SLICE_X8Y66          LUT6 (Prop_lut6_I5_O)        0.098     1.793 r  DUT/NormalizationShifter/level5_d1[33]_i_1/O
                         net (fo=1, routed)           0.000     1.793    DUT/NormalizationShifter/level50_in[33]
    SLICE_X8Y66          FDRE                                         r  DUT/NormalizationShifter/level5_d1_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=435, routed)         0.839     2.004    DUT/NormalizationShifter/clk_IBUF_BUFG
    SLICE_X8Y66          FDRE                                         r  DUT/NormalizationShifter/level5_d1_reg[33]/C
                         clock pessimism             -0.514     1.489    
    SLICE_X8Y66          FDRE (Hold_fdre_C_D)         0.121     1.610    DUT/NormalizationShifter/level5_d1_reg[33]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 prev_start_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            start_pulse_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.246ns (80.588%)  route 0.059ns (19.412%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=435, routed)         0.603     1.522    clk_IBUF_BUFG
    SLICE_X2Y58          FDRE                                         r  prev_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y58          FDRE (Prop_fdre_C_Q)         0.148     1.670 f  prev_start_reg/Q
                         net (fo=1, routed)           0.059     1.730    prev_start
    SLICE_X2Y58          LUT2 (Prop_lut2_I1_O)        0.098     1.828 r  start_pulse_i_1/O
                         net (fo=1, routed)           0.000     1.828    start_pulse_i_1_n_0
    SLICE_X2Y58          FDRE                                         r  start_pulse_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=435, routed)         0.876     2.041    clk_IBUF_BUFG
    SLICE_X2Y58          FDRE                                         r  start_pulse_reg/C
                         clock pessimism             -0.518     1.522    
    SLICE_X2Y58          FDRE (Hold_fdre_C_D)         0.120     1.642    start_pulse_reg
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 DUT/NormalizationShifter/level0_d2_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            DUT/NormalizationShifter/level0_d3_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.164ns (61.886%)  route 0.101ns (38.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=435, routed)         0.571     1.490    DUT/NormalizationShifter/clk_IBUF_BUFG
    SLICE_X12Y65         FDRE                                         r  DUT/NormalizationShifter/level0_d2_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y65         FDRE (Prop_fdre_C_Q)         0.164     1.654 r  DUT/NormalizationShifter/level0_d2_reg[24]/Q
                         net (fo=1, routed)           0.101     1.755    DUT/NormalizationShifter/level0_d2[24]
    SLICE_X14Y64         FDRE                                         r  DUT/NormalizationShifter/level0_d3_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=435, routed)         0.841     2.006    DUT/NormalizationShifter/clk_IBUF_BUFG
    SLICE_X14Y64         FDRE                                         r  DUT/NormalizationShifter/level0_d3_reg[24]/C
                         clock pessimism             -0.500     1.505    
    SLICE_X14Y64         FDRE (Hold_fdre_C_D)         0.063     1.568    DUT/NormalizationShifter/level0_d3_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.755    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 A_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            DUT/Asgn_d1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.141ns (51.042%)  route 0.135ns (48.958%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=435, routed)         0.595     1.514    clk_IBUF_BUFG
    SLICE_X3Y70          FDCE                                         r  A_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y70          FDCE (Prop_fdce_C_Q)         0.141     1.655 r  A_reg[15]/Q
                         net (fo=3, routed)           0.135     1.791    DUT/Asgn_d1_reg_0[15]
    SLICE_X3Y71          FDRE                                         r  DUT/Asgn_d1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=435, routed)         0.865     2.030    DUT/clk_IBUF_BUFG
    SLICE_X3Y71          FDRE                                         r  DUT/Asgn_d1_reg/C
                         clock pessimism             -0.502     1.527    
    SLICE_X3Y71          FDRE (Hold_fdre_C_D)         0.075     1.602    DUT/Asgn_d1_reg
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 DUT/IEEEFPFMA_5_10_Freq500_uid2LeadingZeroCounter/level5_d1_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            DUT/NormalizationShifter/level0_d2_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.167%)  route 0.124ns (46.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=435, routed)         0.571     1.490    DUT/IEEEFPFMA_5_10_Freq500_uid2LeadingZeroCounter/clk_IBUF_BUFG
    SLICE_X13Y63         FDRE                                         r  DUT/IEEEFPFMA_5_10_Freq500_uid2LeadingZeroCounter/level5_d1_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y63         FDRE (Prop_fdre_C_Q)         0.141     1.631 r  DUT/IEEEFPFMA_5_10_Freq500_uid2LeadingZeroCounter/level5_d1_reg[22]/Q
                         net (fo=6, routed)           0.124     1.756    DUT/NormalizationShifter/level0_d2_reg[25]_0[17]
    SLICE_X12Y64         FDRE                                         r  DUT/NormalizationShifter/level0_d2_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=435, routed)         0.841     2.006    DUT/NormalizationShifter/clk_IBUF_BUFG
    SLICE_X12Y64         FDRE                                         r  DUT/NormalizationShifter/level0_d2_reg[17]/C
                         clock pessimism             -0.500     1.505    
    SLICE_X12Y64         FDRE (Hold_fdre_C_D)         0.059     1.564    DUT/NormalizationShifter/level0_d2_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.756    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 B_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            DUT/Bsgn_d1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.271%)  route 0.134ns (48.729%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=435, routed)         0.595     1.514    clk_IBUF_BUFG
    SLICE_X3Y70          FDCE                                         r  B_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y70          FDCE (Prop_fdce_C_Q)         0.141     1.655 r  B_reg[15]/Q
                         net (fo=3, routed)           0.134     1.789    DUT/Q[14]
    SLICE_X3Y71          FDRE                                         r  DUT/Bsgn_d1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=435, routed)         0.865     2.030    DUT/clk_IBUF_BUFG
    SLICE_X3Y71          FDRE                                         r  DUT/Bsgn_d1_reg/C
                         clock pessimism             -0.502     1.527    
    SLICE_X3Y71          FDRE (Hold_fdre_C_D)         0.066     1.593    DUT/Bsgn_d1_reg
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 DUT/IEEEFPFMA_5_10_Freq500_uid2LeadingZeroCounter/level5_d1_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            DUT/NormalizationShifter/level0_d2_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.345%)  route 0.128ns (47.655%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=435, routed)         0.571     1.490    DUT/IEEEFPFMA_5_10_Freq500_uid2LeadingZeroCounter/clk_IBUF_BUFG
    SLICE_X13Y65         FDRE                                         r  DUT/IEEEFPFMA_5_10_Freq500_uid2LeadingZeroCounter/level5_d1_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y65         FDRE (Prop_fdre_C_Q)         0.141     1.631 r  DUT/IEEEFPFMA_5_10_Freq500_uid2LeadingZeroCounter/level5_d1_reg[29]/Q
                         net (fo=6, routed)           0.128     1.760    DUT/NormalizationShifter/level0_d2_reg[25]_0[24]
    SLICE_X12Y65         FDRE                                         r  DUT/NormalizationShifter/level0_d2_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=435, routed)         0.840     2.005    DUT/NormalizationShifter/clk_IBUF_BUFG
    SLICE_X12Y65         FDRE                                         r  DUT/NormalizationShifter/level0_d2_reg[24]/C
                         clock pessimism             -0.501     1.503    
    SLICE_X12Y65         FDRE (Hold_fdre_C_D)         0.059     1.562    DUT/NormalizationShifter/level0_d2_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.760    
  -------------------------------------------------------------------
                         slack                                  0.197    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 1.000 }
Period(ns):         2.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         2.000       -0.155     BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     DSP48E1/CLK  n/a            2.154         2.000       -0.154     DSP48_X0Y24     DUT/multOp/CLK
Min Period        n/a     FDCE/C       n/a            1.000         2.000       1.000      SLICE_X11Y60    A_reg[0]/C
Min Period        n/a     FDCE/C       n/a            1.000         2.000       1.000      SLICE_X8Y71     A_reg[10]/C
Min Period        n/a     FDCE/C       n/a            1.000         2.000       1.000      SLICE_X8Y71     A_reg[11]/C
Min Period        n/a     FDCE/C       n/a            1.000         2.000       1.000      SLICE_X9Y70     A_reg[12]/C
Min Period        n/a     FDCE/C       n/a            1.000         2.000       1.000      SLICE_X9Y70     A_reg[13]/C
Min Period        n/a     FDCE/C       n/a            1.000         2.000       1.000      SLICE_X9Y70     A_reg[14]/C
Min Period        n/a     FDCE/C       n/a            1.000         2.000       1.000      SLICE_X3Y70     A_reg[15]/C
Min Period        n/a     FDCE/C       n/a            1.000         2.000       1.000      SLICE_X11Y59    A_reg[1]/C
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         1.000       0.020      SLICE_X6Y69     DUT/AexpPlusBexp_d3_reg[2]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         1.000       0.020      SLICE_X6Y69     DUT/AexpPlusBexp_d3_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         1.000       0.020      SLICE_X6Y69     DUT/AexpPlusBexp_d3_reg[4]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         1.000       0.020      SLICE_X6Y69     DUT/AexpPlusBexp_d3_reg[5]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         1.000       0.020      SLICE_X2Y69     DUT/BisZero_d3_reg_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         1.000       0.020      SLICE_X6Y72     DUT/Cexp_d3_reg[0]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         1.000       0.020      SLICE_X6Y72     DUT/Cexp_d3_reg[1]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         1.000       0.020      SLICE_X6Y72     DUT/Cexp_d3_reg[2]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         1.000       0.020      SLICE_X6Y72     DUT/Cexp_d3_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         1.000       0.020      SLICE_X6Y72     DUT/Cexp_d3_reg[4]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         1.000       0.020      SLICE_X6Y69     DUT/AexpPlusBexp_d3_reg[2]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         1.000       0.020      SLICE_X6Y69     DUT/AexpPlusBexp_d3_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         1.000       0.020      SLICE_X6Y69     DUT/AexpPlusBexp_d3_reg[4]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         1.000       0.020      SLICE_X6Y69     DUT/AexpPlusBexp_d3_reg[5]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         1.000       0.020      SLICE_X6Y71     DUT/AisZero_d3_reg_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         1.000       0.020      SLICE_X2Y72     DUT/Asgn_d3_reg_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         1.000       0.020      SLICE_X2Y69     DUT/BisZero_d3_reg_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         1.000       0.020      SLICE_X2Y72     DUT/Bsgn_d3_reg_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         1.000       0.020      SLICE_X2Y69     DUT/RisNaN_d5_reg_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         1.000       0.020      SLICE_X2Y72     DUT/RsgnTentative_d2_reg_srl2/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            17 Endpoints
Min Delay            17 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 C_internal_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            R[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.538ns  (logic 4.147ns (55.012%)  route 3.391ns (44.988%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=435, routed)         1.635     5.238    clk_IBUF_BUFG
    SLICE_X9Y68          FDCE                                         r  C_internal_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y68          FDCE (Prop_fdce_C_Q)         0.419     5.657 r  C_internal_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           3.391     9.048    C_internal_reg[2]_lopt_replica_1
    J13                  OBUF (Prop_obuf_I_O)         3.728    12.775 r  R_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.775    R[2]
    J13                                                               r  R[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C_internal_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            R[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.390ns  (logic 4.038ns (54.647%)  route 3.352ns (45.353%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=435, routed)         1.634     5.237    clk_IBUF_BUFG
    SLICE_X8Y69          FDCE                                         r  C_internal_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y69          FDCE (Prop_fdce_C_Q)         0.518     5.755 r  C_internal_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           3.352     9.106    C_internal_reg[0]_lopt_replica_1
    H17                  OBUF (Prop_obuf_I_O)         3.520    12.627 r  R_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.627    R[0]
    H17                                                               r  R[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C_internal_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            R[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.014ns  (logic 4.053ns (57.785%)  route 2.961ns (42.215%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=435, routed)         1.634     5.237    clk_IBUF_BUFG
    SLICE_X10Y70         FDCE                                         r  C_internal_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y70         FDCE (Prop_fdce_C_Q)         0.518     5.755 r  C_internal_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           2.961     8.716    C_internal_reg[1]_lopt_replica_1
    K15                  OBUF (Prop_obuf_I_O)         3.535    12.251 r  R_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.251    R[1]
    K15                                                               r  R[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C_internal_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            R[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.531ns  (logic 4.143ns (63.425%)  route 2.389ns (36.575%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=435, routed)         1.635     5.238    clk_IBUF_BUFG
    SLICE_X9Y68          FDCE                                         r  C_internal_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y68          FDCE (Prop_fdce_C_Q)         0.419     5.657 r  C_internal_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           2.389     8.046    C_internal_reg[3]_lopt_replica_1
    N14                  OBUF (Prop_obuf_I_O)         3.724    11.769 r  R_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.769    R[3]
    N14                                                               r  R[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C_internal_reg[4]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            R[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.498ns  (logic 4.070ns (62.626%)  route 2.429ns (37.374%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=435, routed)         1.635     5.238    clk_IBUF_BUFG
    SLICE_X10Y69         FDCE                                         r  C_internal_reg[4]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y69         FDCE (Prop_fdce_C_Q)         0.518     5.756 r  C_internal_reg[4]_lopt_replica/Q
                         net (fo=1, routed)           2.429     8.184    C_internal_reg[4]_lopt_replica_1
    R18                  OBUF (Prop_obuf_I_O)         3.552    11.736 r  R_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.736    R[4]
    R18                                                               r  R[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C_internal_reg[14]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            R[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.402ns  (logic 4.219ns (65.910%)  route 2.182ns (34.090%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=435, routed)         1.633     5.236    clk_IBUF_BUFG
    SLICE_X8Y70          FDCE                                         r  C_internal_reg[14]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y70          FDCE (Prop_fdce_C_Q)         0.478     5.714 r  C_internal_reg[14]_lopt_replica/Q
                         net (fo=1, routed)           2.182     7.896    C_internal_reg[14]_lopt_replica_1
    V12                  OBUF (Prop_obuf_I_O)         3.741    11.637 r  R_OBUF[14]_inst/O
                         net (fo=0)                   0.000    11.637    R[14]
    V12                                                               r  R[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm_done_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            done
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.305ns  (logic 3.977ns (63.079%)  route 2.328ns (36.921%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=435, routed)         1.721     5.324    clk_IBUF_BUFG
    SLICE_X4Y61          FDCE                                         r  fsm_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y61          FDCE (Prop_fdce_C_Q)         0.456     5.780 r  fsm_done_reg/Q
                         net (fo=1, routed)           2.328     8.108    done_OBUF
    M16                  OBUF (Prop_obuf_I_O)         3.521    11.628 r  done_OBUF_inst/O
                         net (fo=0)                   0.000    11.628    done
    M16                                                               r  done (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C_internal_reg[10]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            R[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.365ns  (logic 4.008ns (62.972%)  route 2.357ns (37.028%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=435, routed)         1.635     5.238    clk_IBUF_BUFG
    SLICE_X9Y68          FDCE                                         r  C_internal_reg[10]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y68          FDCE (Prop_fdce_C_Q)         0.456     5.694 r  C_internal_reg[10]_lopt_replica/Q
                         net (fo=1, routed)           2.357     8.051    C_internal_reg[10]_lopt_replica_1
    U14                  OBUF (Prop_obuf_I_O)         3.552    11.603 r  R_OBUF[10]_inst/O
                         net (fo=0)                   0.000    11.603    R[10]
    U14                                                               r  R[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C_internal_reg[12]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            R[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.344ns  (logic 4.202ns (66.235%)  route 2.142ns (33.765%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=435, routed)         1.629     5.232    clk_IBUF_BUFG
    SLICE_X8Y72          FDCE                                         r  C_internal_reg[12]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y72          FDCE (Prop_fdce_C_Q)         0.478     5.710 r  C_internal_reg[12]_lopt_replica/Q
                         net (fo=1, routed)           2.142     7.852    C_internal_reg[12]_lopt_replica_1
    V15                  OBUF (Prop_obuf_I_O)         3.724    11.575 r  R_OBUF[12]_inst/O
                         net (fo=0)                   0.000    11.575    R[12]
    V15                                                               r  R[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C_internal_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            R[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.323ns  (logic 4.204ns (66.489%)  route 2.119ns (33.511%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=435, routed)         1.637     5.240    clk_IBUF_BUFG
    SLICE_X8Y67          FDCE                                         r  C_internal_reg[7]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y67          FDCE (Prop_fdce_C_Q)         0.478     5.718 r  C_internal_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           2.119     7.837    C_internal_reg[7]_lopt_replica_1
    U16                  OBUF (Prop_obuf_I_O)         3.726    11.563 r  R_OBUF[7]_inst/O
                         net (fo=0)                   0.000    11.563    R[7]
    U16                                                               r  R[7] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 C_internal_reg[6]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            R[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.896ns  (logic 1.420ns (74.863%)  route 0.477ns (25.137%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=435, routed)         0.569     1.488    clk_IBUF_BUFG
    SLICE_X8Y67          FDCE                                         r  C_internal_reg[6]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y67          FDCE (Prop_fdce_C_Q)         0.164     1.652 r  C_internal_reg[6]_lopt_replica/Q
                         net (fo=1, routed)           0.477     2.129    C_internal_reg[6]_lopt_replica_1
    U17                  OBUF (Prop_obuf_I_O)         1.256     3.385 r  R_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.385    R[6]
    U17                                                               r  R[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C_internal_reg[11]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            R[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.915ns  (logic 1.433ns (74.835%)  route 0.482ns (25.165%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=435, routed)         0.567     1.486    clk_IBUF_BUFG
    SLICE_X8Y69          FDCE                                         r  C_internal_reg[11]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y69          FDCE (Prop_fdce_C_Q)         0.148     1.634 r  C_internal_reg[11]_lopt_replica/Q
                         net (fo=1, routed)           0.482     2.116    C_internal_reg[11]_lopt_replica_1
    T16                  OBUF (Prop_obuf_I_O)         1.285     3.401 r  R_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.401    R[11]
    T16                                                               r  R[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C_internal_reg[5]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            R[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.946ns  (logic 1.416ns (72.794%)  route 0.529ns (27.206%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=435, routed)         0.569     1.488    clk_IBUF_BUFG
    SLICE_X8Y67          FDCE                                         r  C_internal_reg[5]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y67          FDCE (Prop_fdce_C_Q)         0.164     1.652 r  C_internal_reg[5]_lopt_replica/Q
                         net (fo=1, routed)           0.529     2.182    C_internal_reg[5]_lopt_replica_1
    V17                  OBUF (Prop_obuf_I_O)         1.252     3.434 r  R_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.434    R[5]
    V17                                                               r  R[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C_internal_reg[8]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            R[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.953ns  (logic 1.389ns (71.137%)  route 0.564ns (28.863%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=435, routed)         0.565     1.484    clk_IBUF_BUFG
    SLICE_X11Y71         FDCE                                         r  C_internal_reg[8]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y71         FDCE (Prop_fdce_C_Q)         0.141     1.625 r  C_internal_reg[8]_lopt_replica/Q
                         net (fo=1, routed)           0.564     2.189    C_internal_reg[8]_lopt_replica_1
    V16                  OBUF (Prop_obuf_I_O)         1.248     3.437 r  R_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.437    R[8]
    V16                                                               r  R[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C_internal_reg[9]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            R[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.950ns  (logic 1.396ns (71.582%)  route 0.554ns (28.418%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=435, routed)         0.568     1.487    clk_IBUF_BUFG
    SLICE_X9Y68          FDCE                                         r  C_internal_reg[9]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y68          FDCE (Prop_fdce_C_Q)         0.141     1.628 r  C_internal_reg[9]_lopt_replica/Q
                         net (fo=1, routed)           0.554     2.183    C_internal_reg[9]_lopt_replica_1
    T15                  OBUF (Prop_obuf_I_O)         1.255     3.437 r  R_OBUF[9]_inst/O
                         net (fo=0)                   0.000     3.437    R[9]
    T15                                                               r  R[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C_internal_reg[15]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            R[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.925ns  (logic 1.433ns (74.481%)  route 0.491ns (25.519%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=435, routed)         0.599     1.518    clk_IBUF_BUFG
    SLICE_X2Y66          FDCE                                         r  C_internal_reg[15]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y66          FDCE (Prop_fdce_C_Q)         0.164     1.682 r  C_internal_reg[15]_lopt_replica/Q
                         net (fo=1, routed)           0.491     2.173    C_internal_reg[15]_lopt_replica_1
    V11                  OBUF (Prop_obuf_I_O)         1.269     3.443 r  R_OBUF[15]_inst/O
                         net (fo=0)                   0.000     3.443    R[15]
    V11                                                               r  R[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C_internal_reg[13]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            R[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.003ns  (logic 1.396ns (69.696%)  route 0.607ns (30.304%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=435, routed)         0.568     1.487    clk_IBUF_BUFG
    SLICE_X9Y68          FDCE                                         r  C_internal_reg[13]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y68          FDCE (Prop_fdce_C_Q)         0.141     1.628 r  C_internal_reg[13]_lopt_replica/Q
                         net (fo=1, routed)           0.607     2.235    C_internal_reg[13]_lopt_replica_1
    V14                  OBUF (Prop_obuf_I_O)         1.255     3.490 r  R_OBUF[13]_inst/O
                         net (fo=0)                   0.000     3.490    R[13]
    V14                                                               r  R[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C_internal_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            R[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.019ns  (logic 1.457ns (72.163%)  route 0.562ns (27.837%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=435, routed)         0.569     1.488    clk_IBUF_BUFG
    SLICE_X8Y67          FDCE                                         r  C_internal_reg[7]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y67          FDCE (Prop_fdce_C_Q)         0.148     1.636 r  C_internal_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           0.562     2.198    C_internal_reg[7]_lopt_replica_1
    U16                  OBUF (Prop_obuf_I_O)         1.309     3.507 r  R_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.507    R[7]
    U16                                                               r  R[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm_done_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            done
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.997ns  (logic 1.363ns (68.258%)  route 0.634ns (31.742%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=435, routed)         0.601     1.520    clk_IBUF_BUFG
    SLICE_X4Y61          FDCE                                         r  fsm_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y61          FDCE (Prop_fdce_C_Q)         0.141     1.661 r  fsm_done_reg/Q
                         net (fo=1, routed)           0.634     2.295    done_OBUF
    M16                  OBUF (Prop_obuf_I_O)         1.222     3.517 r  done_OBUF_inst/O
                         net (fo=0)                   0.000     3.517    done
    M16                                                               r  done (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C_internal_reg[12]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            R[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.037ns  (logic 1.453ns (71.338%)  route 0.584ns (28.662%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=435, routed)         0.565     1.484    clk_IBUF_BUFG
    SLICE_X8Y72          FDCE                                         r  C_internal_reg[12]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y72          FDCE (Prop_fdce_C_Q)         0.148     1.632 r  C_internal_reg[12]_lopt_replica/Q
                         net (fo=1, routed)           0.584     2.216    C_internal_reg[12]_lopt_replica_1
    V15                  OBUF (Prop_obuf_I_O)         1.305     3.522 r  R_OBUF[12]_inst/O
                         net (fo=0)                   0.000     3.522    R[12]
    V15                                                               r  R[12] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            80 Endpoints
Min Delay            80 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            A_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.191ns  (logic 1.480ns (28.505%)  route 3.711ns (71.495%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.948ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.948ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  rst_IBUF_inst/O
                         net (fo=78, routed)          3.711     5.191    rst_IBUF
    SLICE_X11Y60         FDCE                                         f  A_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=435, routed)         1.525     4.948    clk_IBUF_BUFG
    SLICE_X11Y60         FDCE                                         r  A_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            B_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.191ns  (logic 1.480ns (28.505%)  route 3.711ns (71.495%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.948ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.948ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  rst_IBUF_inst/O
                         net (fo=78, routed)          3.711     5.191    rst_IBUF
    SLICE_X11Y60         FDCE                                         f  B_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=435, routed)         1.525     4.948    clk_IBUF_BUFG
    SLICE_X11Y60         FDCE                                         r  B_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            A_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.900ns  (logic 1.480ns (30.194%)  route 3.421ns (69.806%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.948ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.948ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  rst_IBUF_inst/O
                         net (fo=78, routed)          3.421     4.900    rst_IBUF
    SLICE_X11Y59         FDCE                                         f  A_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=435, routed)         1.525     4.948    clk_IBUF_BUFG
    SLICE_X11Y59         FDCE                                         r  A_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            A_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.900ns  (logic 1.480ns (30.194%)  route 3.421ns (69.806%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.948ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.948ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  rst_IBUF_inst/O
                         net (fo=78, routed)          3.421     4.900    rst_IBUF
    SLICE_X11Y59         FDCE                                         f  A_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=435, routed)         1.525     4.948    clk_IBUF_BUFG
    SLICE_X11Y59         FDCE                                         r  A_reg[4]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            B_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.900ns  (logic 1.480ns (30.194%)  route 3.421ns (69.806%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.948ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.948ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  rst_IBUF_inst/O
                         net (fo=78, routed)          3.421     4.900    rst_IBUF
    SLICE_X11Y59         FDCE                                         f  B_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=435, routed)         1.525     4.948    clk_IBUF_BUFG
    SLICE_X11Y59         FDCE                                         r  B_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            B_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.900ns  (logic 1.480ns (30.194%)  route 3.421ns (69.806%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.948ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.948ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  rst_IBUF_inst/O
                         net (fo=78, routed)          3.421     4.900    rst_IBUF
    SLICE_X11Y59         FDCE                                         f  B_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=435, routed)         1.525     4.948    clk_IBUF_BUFG
    SLICE_X11Y59         FDCE                                         r  B_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            B_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.683ns  (logic 1.480ns (31.595%)  route 3.203ns (68.405%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.944ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  rst_IBUF_inst/O
                         net (fo=78, routed)          3.203     4.683    rst_IBUF
    SLICE_X8Y61          FDCE                                         f  B_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=435, routed)         1.521     4.944    clk_IBUF_BUFG
    SLICE_X8Y61          FDCE                                         r  B_reg[5]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            B_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.683ns  (logic 1.480ns (31.595%)  route 3.203ns (68.405%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.944ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  rst_IBUF_inst/O
                         net (fo=78, routed)          3.203     4.683    rst_IBUF
    SLICE_X9Y61          FDCE                                         f  B_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=435, routed)         1.521     4.944    clk_IBUF_BUFG
    SLICE_X9Y61          FDCE                                         r  B_reg[6]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            B_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.683ns  (logic 1.480ns (31.595%)  route 3.203ns (68.405%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.944ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  rst_IBUF_inst/O
                         net (fo=78, routed)          3.203     4.683    rst_IBUF
    SLICE_X8Y61          FDCE                                         f  B_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=435, routed)         1.521     4.944    clk_IBUF_BUFG
    SLICE_X8Y61          FDCE                                         r  B_reg[7]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            A_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.634ns  (logic 1.480ns (31.932%)  route 3.154ns (68.068%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.945ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  rst_IBUF_inst/O
                         net (fo=78, routed)          3.154     4.634    rst_IBUF
    SLICE_X8Y60          FDCE                                         f  A_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=435, routed)         1.522     4.945    clk_IBUF_BUFG
    SLICE_X8Y60          FDCE                                         r  A_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            A_reg[15]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.993ns  (logic 0.247ns (24.918%)  route 0.746ns (75.082%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  rst_IBUF_inst/O
                         net (fo=78, routed)          0.746     0.993    rst_IBUF
    SLICE_X3Y70          FDCE                                         f  A_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=435, routed)         0.866     2.031    clk_IBUF_BUFG
    SLICE_X3Y70          FDCE                                         r  A_reg[15]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            B_reg[15]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.993ns  (logic 0.247ns (24.918%)  route 0.746ns (75.082%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  rst_IBUF_inst/O
                         net (fo=78, routed)          0.746     0.993    rst_IBUF
    SLICE_X3Y70          FDCE                                         f  B_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=435, routed)         0.866     2.031    clk_IBUF_BUFG
    SLICE_X3Y70          FDCE                                         r  B_reg[15]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            C_internal_reg[15]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.993ns  (logic 0.247ns (24.918%)  route 0.746ns (75.082%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  rst_IBUF_inst/O
                         net (fo=78, routed)          0.746     0.993    rst_IBUF
    SLICE_X2Y70          FDCE                                         f  C_internal_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=435, routed)         0.866     2.031    clk_IBUF_BUFG
    SLICE_X2Y70          FDCE                                         r  C_internal_reg[15]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            C_internal_reg[15]_lopt_replica/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.092ns  (logic 0.247ns (22.662%)  route 0.844ns (77.338%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  rst_IBUF_inst/O
                         net (fo=78, routed)          0.844     1.092    rst_IBUF
    SLICE_X2Y66          FDCE                                         f  C_internal_reg[15]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=435, routed)         0.870     2.035    clk_IBUF_BUFG
    SLICE_X2Y66          FDCE                                         r  C_internal_reg[15]_lopt_replica/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            B_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.146ns  (logic 0.247ns (21.582%)  route 0.899ns (78.418%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  rst_IBUF_inst/O
                         net (fo=78, routed)          0.899     1.146    rst_IBUF
    SLICE_X5Y72          FDCE                                         f  B_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=435, routed)         0.861     2.026    clk_IBUF_BUFG
    SLICE_X5Y72          FDCE                                         r  B_reg[10]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            B_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.151ns  (logic 0.247ns (21.500%)  route 0.903ns (78.500%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  rst_IBUF_inst/O
                         net (fo=78, routed)          0.903     1.151    rst_IBUF
    SLICE_X4Y72          FDCE                                         f  B_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=435, routed)         0.861     2.026    clk_IBUF_BUFG
    SLICE_X4Y72          FDCE                                         r  B_reg[11]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            B_reg[14]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.151ns  (logic 0.247ns (21.500%)  route 0.903ns (78.500%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  rst_IBUF_inst/O
                         net (fo=78, routed)          0.903     1.151    rst_IBUF
    SLICE_X4Y72          FDCE                                         f  B_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=435, routed)         0.861     2.026    clk_IBUF_BUFG
    SLICE_X4Y72          FDCE                                         r  B_reg[14]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            B_reg[12]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.200ns  (logic 0.247ns (20.621%)  route 0.952ns (79.379%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  rst_IBUF_inst/O
                         net (fo=78, routed)          0.952     1.200    rst_IBUF
    SLICE_X5Y73          FDCE                                         f  B_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=435, routed)         0.859     2.024    clk_IBUF_BUFG
    SLICE_X5Y73          FDCE                                         r  B_reg[12]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            fsm_done_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.210ns  (logic 0.247ns (20.445%)  route 0.963ns (79.555%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  rst_IBUF_inst/O
                         net (fo=78, routed)          0.963     1.210    rst_IBUF
    SLICE_X4Y61          FDCE                                         f  fsm_done_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=435, routed)         0.872     2.037    clk_IBUF_BUFG
    SLICE_X4Y61          FDCE                                         r  fsm_done_reg/C

Slack:                    inf
  Source:                 start
                            (input port)
  Destination:            prev_start_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.226ns  (logic 0.245ns (20.021%)  route 0.981ns (79.979%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  start (IN)
                         net (fo=0)                   0.000     0.000    start
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  start_IBUF_inst/O
                         net (fo=2, routed)           0.981     1.226    start_IBUF
    SLICE_X2Y58          FDRE                                         r  prev_start_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=435, routed)         0.876     2.041    clk_IBUF_BUFG
    SLICE_X2Y58          FDRE                                         r  prev_start_reg/C





