

================================================================
== Vitis HLS Report for 'atax_Pipeline_VITIS_LOOP_43_1'
================================================================
* Date:           Sun Feb 25 00:20:47 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        proj_atax
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7v585t-ffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  20.00 ns|  2.019 ns|     5.40 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       18|       18|  0.360 us|  0.360 us|   18|   18|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_43_1  |       16|       16|         1|          1|          1|    16|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      23|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      27|    -|
|Register         |        -|     -|       7|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|       7|      50|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1590|  1260|  728400|  364200|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------+----------+----+---+----+------------+------------+
    |        Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------+----------+----+---+----+------------+------------+
    |indvars_iv_next21_fu_62_p2  |         +|   0|  0|  13|           5|           1|
    |exitcond226_fu_56_p2        |      icmp|   0|  0|  10|           5|           6|
    +----------------------------+----------+----+---+----+------------+------------+
    |Total                       |          |   0|  0|  23|          10|           7|
    +----------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------+----+-----------+-----+-----------+
    |                Name                | LUT| Input Size| Bits| Total Bits|
    +------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                         |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvars_iv20_load  |   9|          2|    5|         10|
    |indvars_iv20_fu_30                  |   9|          2|    5|         10|
    +------------------------------------+----+-----------+-----+-----------+
    |Total                               |  27|          6|   11|         22|
    +------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------+---+----+-----+-----------+
    |        Name        | FF| LUT| Bits| Const Bits|
    +--------------------+---+----+-----+-----------+
    |ap_CS_fsm           |  1|   0|    1|          0|
    |ap_done_reg         |  1|   0|    1|          0|
    |indvars_iv20_fu_30  |  5|   0|    5|          0|
    +--------------------+---+----+-----+-----------+
    |Total               |  7|   0|    7|          0|
    +--------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+-------------------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |         Source Object         |    C Type    |
+-------------------------+-----+-----+------------+-------------------------------+--------------+
|ap_clk                   |   in|    1|  ap_ctrl_hs|  atax_Pipeline_VITIS_LOOP_43_1|  return value|
|ap_rst                   |   in|    1|  ap_ctrl_hs|  atax_Pipeline_VITIS_LOOP_43_1|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|  atax_Pipeline_VITIS_LOOP_43_1|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|  atax_Pipeline_VITIS_LOOP_43_1|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|  atax_Pipeline_VITIS_LOOP_43_1|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|  atax_Pipeline_VITIS_LOOP_43_1|  return value|
|vla_u9_23fixp1_address0  |  out|    4|   ap_memory|                 vla_u9_23fixp1|         array|
|vla_u9_23fixp1_ce0       |  out|    1|   ap_memory|                 vla_u9_23fixp1|         array|
|vla_u9_23fixp1_we0       |  out|    1|   ap_memory|                 vla_u9_23fixp1|         array|
|vla_u9_23fixp1_d0        |  out|   23|   ap_memory|                 vla_u9_23fixp1|         array|
+-------------------------+-----+-----+------------+-------------------------------+--------------+

