
sinking-clock_master_NUCLEO.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000bc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000630c  080000bc  080000bc  000100bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000508  080063c8  080063c8  000163c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080068d0  080068d0  000200b0  2**0
                  CONTENTS
  4 .ARM          00000008  080068d0  080068d0  000168d0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080068d8  080068d8  000200b0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080068d8  080068d8  000168d8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080068dc  080068dc  000168dc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000b0  20000000  080068e0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001f0  200000b0  08006990  000200b0  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200002a0  08006990  000202a0  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  000200b0  2**0
                  CONTENTS, READONLY
 12 .debug_info   00014720  00000000  00000000  000200d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002aa3  00000000  00000000  000347f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000011d0  00000000  00000000  000372a0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000010a8  00000000  00000000  00038470  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00019002  00000000  00000000  00039518  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000156d1  00000000  00000000  0005251a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009b316  00000000  00000000  00067beb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  00102f01  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000047cc  00000000  00000000  00102f54  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000bc <__do_global_dtors_aux>:
 80000bc:	b510      	push	{r4, lr}
 80000be:	4c06      	ldr	r4, [pc, #24]	; (80000d8 <__do_global_dtors_aux+0x1c>)
 80000c0:	7823      	ldrb	r3, [r4, #0]
 80000c2:	2b00      	cmp	r3, #0
 80000c4:	d107      	bne.n	80000d6 <__do_global_dtors_aux+0x1a>
 80000c6:	4b05      	ldr	r3, [pc, #20]	; (80000dc <__do_global_dtors_aux+0x20>)
 80000c8:	2b00      	cmp	r3, #0
 80000ca:	d002      	beq.n	80000d2 <__do_global_dtors_aux+0x16>
 80000cc:	4804      	ldr	r0, [pc, #16]	; (80000e0 <__do_global_dtors_aux+0x24>)
 80000ce:	e000      	b.n	80000d2 <__do_global_dtors_aux+0x16>
 80000d0:	bf00      	nop
 80000d2:	2301      	movs	r3, #1
 80000d4:	7023      	strb	r3, [r4, #0]
 80000d6:	bd10      	pop	{r4, pc}
 80000d8:	200000b0 	.word	0x200000b0
 80000dc:	00000000 	.word	0x00000000
 80000e0:	080063b0 	.word	0x080063b0

080000e4 <frame_dummy>:
 80000e4:	4b04      	ldr	r3, [pc, #16]	; (80000f8 <frame_dummy+0x14>)
 80000e6:	b510      	push	{r4, lr}
 80000e8:	2b00      	cmp	r3, #0
 80000ea:	d003      	beq.n	80000f4 <frame_dummy+0x10>
 80000ec:	4903      	ldr	r1, [pc, #12]	; (80000fc <frame_dummy+0x18>)
 80000ee:	4804      	ldr	r0, [pc, #16]	; (8000100 <frame_dummy+0x1c>)
 80000f0:	e000      	b.n	80000f4 <frame_dummy+0x10>
 80000f2:	bf00      	nop
 80000f4:	bd10      	pop	{r4, pc}
 80000f6:	46c0      	nop			; (mov r8, r8)
 80000f8:	00000000 	.word	0x00000000
 80000fc:	200000b4 	.word	0x200000b4
 8000100:	080063b0 	.word	0x080063b0

08000104 <__gnu_thumb1_case_shi>:
 8000104:	b403      	push	{r0, r1}
 8000106:	4671      	mov	r1, lr
 8000108:	0849      	lsrs	r1, r1, #1
 800010a:	0040      	lsls	r0, r0, #1
 800010c:	0049      	lsls	r1, r1, #1
 800010e:	5e09      	ldrsh	r1, [r1, r0]
 8000110:	0049      	lsls	r1, r1, #1
 8000112:	448e      	add	lr, r1
 8000114:	bc03      	pop	{r0, r1}
 8000116:	4770      	bx	lr

08000118 <__udivsi3>:
 8000118:	2200      	movs	r2, #0
 800011a:	0843      	lsrs	r3, r0, #1
 800011c:	428b      	cmp	r3, r1
 800011e:	d374      	bcc.n	800020a <__udivsi3+0xf2>
 8000120:	0903      	lsrs	r3, r0, #4
 8000122:	428b      	cmp	r3, r1
 8000124:	d35f      	bcc.n	80001e6 <__udivsi3+0xce>
 8000126:	0a03      	lsrs	r3, r0, #8
 8000128:	428b      	cmp	r3, r1
 800012a:	d344      	bcc.n	80001b6 <__udivsi3+0x9e>
 800012c:	0b03      	lsrs	r3, r0, #12
 800012e:	428b      	cmp	r3, r1
 8000130:	d328      	bcc.n	8000184 <__udivsi3+0x6c>
 8000132:	0c03      	lsrs	r3, r0, #16
 8000134:	428b      	cmp	r3, r1
 8000136:	d30d      	bcc.n	8000154 <__udivsi3+0x3c>
 8000138:	22ff      	movs	r2, #255	; 0xff
 800013a:	0209      	lsls	r1, r1, #8
 800013c:	ba12      	rev	r2, r2
 800013e:	0c03      	lsrs	r3, r0, #16
 8000140:	428b      	cmp	r3, r1
 8000142:	d302      	bcc.n	800014a <__udivsi3+0x32>
 8000144:	1212      	asrs	r2, r2, #8
 8000146:	0209      	lsls	r1, r1, #8
 8000148:	d065      	beq.n	8000216 <__udivsi3+0xfe>
 800014a:	0b03      	lsrs	r3, r0, #12
 800014c:	428b      	cmp	r3, r1
 800014e:	d319      	bcc.n	8000184 <__udivsi3+0x6c>
 8000150:	e000      	b.n	8000154 <__udivsi3+0x3c>
 8000152:	0a09      	lsrs	r1, r1, #8
 8000154:	0bc3      	lsrs	r3, r0, #15
 8000156:	428b      	cmp	r3, r1
 8000158:	d301      	bcc.n	800015e <__udivsi3+0x46>
 800015a:	03cb      	lsls	r3, r1, #15
 800015c:	1ac0      	subs	r0, r0, r3
 800015e:	4152      	adcs	r2, r2
 8000160:	0b83      	lsrs	r3, r0, #14
 8000162:	428b      	cmp	r3, r1
 8000164:	d301      	bcc.n	800016a <__udivsi3+0x52>
 8000166:	038b      	lsls	r3, r1, #14
 8000168:	1ac0      	subs	r0, r0, r3
 800016a:	4152      	adcs	r2, r2
 800016c:	0b43      	lsrs	r3, r0, #13
 800016e:	428b      	cmp	r3, r1
 8000170:	d301      	bcc.n	8000176 <__udivsi3+0x5e>
 8000172:	034b      	lsls	r3, r1, #13
 8000174:	1ac0      	subs	r0, r0, r3
 8000176:	4152      	adcs	r2, r2
 8000178:	0b03      	lsrs	r3, r0, #12
 800017a:	428b      	cmp	r3, r1
 800017c:	d301      	bcc.n	8000182 <__udivsi3+0x6a>
 800017e:	030b      	lsls	r3, r1, #12
 8000180:	1ac0      	subs	r0, r0, r3
 8000182:	4152      	adcs	r2, r2
 8000184:	0ac3      	lsrs	r3, r0, #11
 8000186:	428b      	cmp	r3, r1
 8000188:	d301      	bcc.n	800018e <__udivsi3+0x76>
 800018a:	02cb      	lsls	r3, r1, #11
 800018c:	1ac0      	subs	r0, r0, r3
 800018e:	4152      	adcs	r2, r2
 8000190:	0a83      	lsrs	r3, r0, #10
 8000192:	428b      	cmp	r3, r1
 8000194:	d301      	bcc.n	800019a <__udivsi3+0x82>
 8000196:	028b      	lsls	r3, r1, #10
 8000198:	1ac0      	subs	r0, r0, r3
 800019a:	4152      	adcs	r2, r2
 800019c:	0a43      	lsrs	r3, r0, #9
 800019e:	428b      	cmp	r3, r1
 80001a0:	d301      	bcc.n	80001a6 <__udivsi3+0x8e>
 80001a2:	024b      	lsls	r3, r1, #9
 80001a4:	1ac0      	subs	r0, r0, r3
 80001a6:	4152      	adcs	r2, r2
 80001a8:	0a03      	lsrs	r3, r0, #8
 80001aa:	428b      	cmp	r3, r1
 80001ac:	d301      	bcc.n	80001b2 <__udivsi3+0x9a>
 80001ae:	020b      	lsls	r3, r1, #8
 80001b0:	1ac0      	subs	r0, r0, r3
 80001b2:	4152      	adcs	r2, r2
 80001b4:	d2cd      	bcs.n	8000152 <__udivsi3+0x3a>
 80001b6:	09c3      	lsrs	r3, r0, #7
 80001b8:	428b      	cmp	r3, r1
 80001ba:	d301      	bcc.n	80001c0 <__udivsi3+0xa8>
 80001bc:	01cb      	lsls	r3, r1, #7
 80001be:	1ac0      	subs	r0, r0, r3
 80001c0:	4152      	adcs	r2, r2
 80001c2:	0983      	lsrs	r3, r0, #6
 80001c4:	428b      	cmp	r3, r1
 80001c6:	d301      	bcc.n	80001cc <__udivsi3+0xb4>
 80001c8:	018b      	lsls	r3, r1, #6
 80001ca:	1ac0      	subs	r0, r0, r3
 80001cc:	4152      	adcs	r2, r2
 80001ce:	0943      	lsrs	r3, r0, #5
 80001d0:	428b      	cmp	r3, r1
 80001d2:	d301      	bcc.n	80001d8 <__udivsi3+0xc0>
 80001d4:	014b      	lsls	r3, r1, #5
 80001d6:	1ac0      	subs	r0, r0, r3
 80001d8:	4152      	adcs	r2, r2
 80001da:	0903      	lsrs	r3, r0, #4
 80001dc:	428b      	cmp	r3, r1
 80001de:	d301      	bcc.n	80001e4 <__udivsi3+0xcc>
 80001e0:	010b      	lsls	r3, r1, #4
 80001e2:	1ac0      	subs	r0, r0, r3
 80001e4:	4152      	adcs	r2, r2
 80001e6:	08c3      	lsrs	r3, r0, #3
 80001e8:	428b      	cmp	r3, r1
 80001ea:	d301      	bcc.n	80001f0 <__udivsi3+0xd8>
 80001ec:	00cb      	lsls	r3, r1, #3
 80001ee:	1ac0      	subs	r0, r0, r3
 80001f0:	4152      	adcs	r2, r2
 80001f2:	0883      	lsrs	r3, r0, #2
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d301      	bcc.n	80001fc <__udivsi3+0xe4>
 80001f8:	008b      	lsls	r3, r1, #2
 80001fa:	1ac0      	subs	r0, r0, r3
 80001fc:	4152      	adcs	r2, r2
 80001fe:	0843      	lsrs	r3, r0, #1
 8000200:	428b      	cmp	r3, r1
 8000202:	d301      	bcc.n	8000208 <__udivsi3+0xf0>
 8000204:	004b      	lsls	r3, r1, #1
 8000206:	1ac0      	subs	r0, r0, r3
 8000208:	4152      	adcs	r2, r2
 800020a:	1a41      	subs	r1, r0, r1
 800020c:	d200      	bcs.n	8000210 <__udivsi3+0xf8>
 800020e:	4601      	mov	r1, r0
 8000210:	4152      	adcs	r2, r2
 8000212:	4610      	mov	r0, r2
 8000214:	4770      	bx	lr
 8000216:	e7ff      	b.n	8000218 <__udivsi3+0x100>
 8000218:	b501      	push	{r0, lr}
 800021a:	2000      	movs	r0, #0
 800021c:	f000 f806 	bl	800022c <__aeabi_idiv0>
 8000220:	bd02      	pop	{r1, pc}
 8000222:	46c0      	nop			; (mov r8, r8)

08000224 <__aeabi_uidivmod>:
 8000224:	2900      	cmp	r1, #0
 8000226:	d0f7      	beq.n	8000218 <__udivsi3+0x100>
 8000228:	e776      	b.n	8000118 <__udivsi3>
 800022a:	4770      	bx	lr

0800022c <__aeabi_idiv0>:
 800022c:	4770      	bx	lr
 800022e:	46c0      	nop			; (mov r8, r8)

08000230 <__aeabi_uldivmod>:
 8000230:	2b00      	cmp	r3, #0
 8000232:	d111      	bne.n	8000258 <__aeabi_uldivmod+0x28>
 8000234:	2a00      	cmp	r2, #0
 8000236:	d10f      	bne.n	8000258 <__aeabi_uldivmod+0x28>
 8000238:	2900      	cmp	r1, #0
 800023a:	d100      	bne.n	800023e <__aeabi_uldivmod+0xe>
 800023c:	2800      	cmp	r0, #0
 800023e:	d002      	beq.n	8000246 <__aeabi_uldivmod+0x16>
 8000240:	2100      	movs	r1, #0
 8000242:	43c9      	mvns	r1, r1
 8000244:	0008      	movs	r0, r1
 8000246:	b407      	push	{r0, r1, r2}
 8000248:	4802      	ldr	r0, [pc, #8]	; (8000254 <__aeabi_uldivmod+0x24>)
 800024a:	a102      	add	r1, pc, #8	; (adr r1, 8000254 <__aeabi_uldivmod+0x24>)
 800024c:	1840      	adds	r0, r0, r1
 800024e:	9002      	str	r0, [sp, #8]
 8000250:	bd03      	pop	{r0, r1, pc}
 8000252:	46c0      	nop			; (mov r8, r8)
 8000254:	ffffffd9 	.word	0xffffffd9
 8000258:	b403      	push	{r0, r1}
 800025a:	4668      	mov	r0, sp
 800025c:	b501      	push	{r0, lr}
 800025e:	9802      	ldr	r0, [sp, #8]
 8000260:	f000 f806 	bl	8000270 <__udivmoddi4>
 8000264:	9b01      	ldr	r3, [sp, #4]
 8000266:	469e      	mov	lr, r3
 8000268:	b002      	add	sp, #8
 800026a:	bc0c      	pop	{r2, r3}
 800026c:	4770      	bx	lr
 800026e:	46c0      	nop			; (mov r8, r8)

08000270 <__udivmoddi4>:
 8000270:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000272:	4657      	mov	r7, sl
 8000274:	464e      	mov	r6, r9
 8000276:	4645      	mov	r5, r8
 8000278:	46de      	mov	lr, fp
 800027a:	b5e0      	push	{r5, r6, r7, lr}
 800027c:	0004      	movs	r4, r0
 800027e:	000d      	movs	r5, r1
 8000280:	4692      	mov	sl, r2
 8000282:	4699      	mov	r9, r3
 8000284:	b083      	sub	sp, #12
 8000286:	428b      	cmp	r3, r1
 8000288:	d830      	bhi.n	80002ec <__udivmoddi4+0x7c>
 800028a:	d02d      	beq.n	80002e8 <__udivmoddi4+0x78>
 800028c:	4649      	mov	r1, r9
 800028e:	4650      	mov	r0, sl
 8000290:	f000 f8ba 	bl	8000408 <__clzdi2>
 8000294:	0029      	movs	r1, r5
 8000296:	0006      	movs	r6, r0
 8000298:	0020      	movs	r0, r4
 800029a:	f000 f8b5 	bl	8000408 <__clzdi2>
 800029e:	1a33      	subs	r3, r6, r0
 80002a0:	4698      	mov	r8, r3
 80002a2:	3b20      	subs	r3, #32
 80002a4:	469b      	mov	fp, r3
 80002a6:	d433      	bmi.n	8000310 <__udivmoddi4+0xa0>
 80002a8:	465a      	mov	r2, fp
 80002aa:	4653      	mov	r3, sl
 80002ac:	4093      	lsls	r3, r2
 80002ae:	4642      	mov	r2, r8
 80002b0:	001f      	movs	r7, r3
 80002b2:	4653      	mov	r3, sl
 80002b4:	4093      	lsls	r3, r2
 80002b6:	001e      	movs	r6, r3
 80002b8:	42af      	cmp	r7, r5
 80002ba:	d83a      	bhi.n	8000332 <__udivmoddi4+0xc2>
 80002bc:	42af      	cmp	r7, r5
 80002be:	d100      	bne.n	80002c2 <__udivmoddi4+0x52>
 80002c0:	e078      	b.n	80003b4 <__udivmoddi4+0x144>
 80002c2:	465b      	mov	r3, fp
 80002c4:	1ba4      	subs	r4, r4, r6
 80002c6:	41bd      	sbcs	r5, r7
 80002c8:	2b00      	cmp	r3, #0
 80002ca:	da00      	bge.n	80002ce <__udivmoddi4+0x5e>
 80002cc:	e075      	b.n	80003ba <__udivmoddi4+0x14a>
 80002ce:	2200      	movs	r2, #0
 80002d0:	2300      	movs	r3, #0
 80002d2:	9200      	str	r2, [sp, #0]
 80002d4:	9301      	str	r3, [sp, #4]
 80002d6:	2301      	movs	r3, #1
 80002d8:	465a      	mov	r2, fp
 80002da:	4093      	lsls	r3, r2
 80002dc:	9301      	str	r3, [sp, #4]
 80002de:	2301      	movs	r3, #1
 80002e0:	4642      	mov	r2, r8
 80002e2:	4093      	lsls	r3, r2
 80002e4:	9300      	str	r3, [sp, #0]
 80002e6:	e028      	b.n	800033a <__udivmoddi4+0xca>
 80002e8:	4282      	cmp	r2, r0
 80002ea:	d9cf      	bls.n	800028c <__udivmoddi4+0x1c>
 80002ec:	2200      	movs	r2, #0
 80002ee:	2300      	movs	r3, #0
 80002f0:	9200      	str	r2, [sp, #0]
 80002f2:	9301      	str	r3, [sp, #4]
 80002f4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80002f6:	2b00      	cmp	r3, #0
 80002f8:	d001      	beq.n	80002fe <__udivmoddi4+0x8e>
 80002fa:	601c      	str	r4, [r3, #0]
 80002fc:	605d      	str	r5, [r3, #4]
 80002fe:	9800      	ldr	r0, [sp, #0]
 8000300:	9901      	ldr	r1, [sp, #4]
 8000302:	b003      	add	sp, #12
 8000304:	bcf0      	pop	{r4, r5, r6, r7}
 8000306:	46bb      	mov	fp, r7
 8000308:	46b2      	mov	sl, r6
 800030a:	46a9      	mov	r9, r5
 800030c:	46a0      	mov	r8, r4
 800030e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000310:	4642      	mov	r2, r8
 8000312:	2320      	movs	r3, #32
 8000314:	1a9b      	subs	r3, r3, r2
 8000316:	4652      	mov	r2, sl
 8000318:	40da      	lsrs	r2, r3
 800031a:	4641      	mov	r1, r8
 800031c:	0013      	movs	r3, r2
 800031e:	464a      	mov	r2, r9
 8000320:	408a      	lsls	r2, r1
 8000322:	0017      	movs	r7, r2
 8000324:	4642      	mov	r2, r8
 8000326:	431f      	orrs	r7, r3
 8000328:	4653      	mov	r3, sl
 800032a:	4093      	lsls	r3, r2
 800032c:	001e      	movs	r6, r3
 800032e:	42af      	cmp	r7, r5
 8000330:	d9c4      	bls.n	80002bc <__udivmoddi4+0x4c>
 8000332:	2200      	movs	r2, #0
 8000334:	2300      	movs	r3, #0
 8000336:	9200      	str	r2, [sp, #0]
 8000338:	9301      	str	r3, [sp, #4]
 800033a:	4643      	mov	r3, r8
 800033c:	2b00      	cmp	r3, #0
 800033e:	d0d9      	beq.n	80002f4 <__udivmoddi4+0x84>
 8000340:	07fb      	lsls	r3, r7, #31
 8000342:	0872      	lsrs	r2, r6, #1
 8000344:	431a      	orrs	r2, r3
 8000346:	4646      	mov	r6, r8
 8000348:	087b      	lsrs	r3, r7, #1
 800034a:	e00e      	b.n	800036a <__udivmoddi4+0xfa>
 800034c:	42ab      	cmp	r3, r5
 800034e:	d101      	bne.n	8000354 <__udivmoddi4+0xe4>
 8000350:	42a2      	cmp	r2, r4
 8000352:	d80c      	bhi.n	800036e <__udivmoddi4+0xfe>
 8000354:	1aa4      	subs	r4, r4, r2
 8000356:	419d      	sbcs	r5, r3
 8000358:	2001      	movs	r0, #1
 800035a:	1924      	adds	r4, r4, r4
 800035c:	416d      	adcs	r5, r5
 800035e:	2100      	movs	r1, #0
 8000360:	3e01      	subs	r6, #1
 8000362:	1824      	adds	r4, r4, r0
 8000364:	414d      	adcs	r5, r1
 8000366:	2e00      	cmp	r6, #0
 8000368:	d006      	beq.n	8000378 <__udivmoddi4+0x108>
 800036a:	42ab      	cmp	r3, r5
 800036c:	d9ee      	bls.n	800034c <__udivmoddi4+0xdc>
 800036e:	3e01      	subs	r6, #1
 8000370:	1924      	adds	r4, r4, r4
 8000372:	416d      	adcs	r5, r5
 8000374:	2e00      	cmp	r6, #0
 8000376:	d1f8      	bne.n	800036a <__udivmoddi4+0xfa>
 8000378:	9800      	ldr	r0, [sp, #0]
 800037a:	9901      	ldr	r1, [sp, #4]
 800037c:	465b      	mov	r3, fp
 800037e:	1900      	adds	r0, r0, r4
 8000380:	4169      	adcs	r1, r5
 8000382:	2b00      	cmp	r3, #0
 8000384:	db24      	blt.n	80003d0 <__udivmoddi4+0x160>
 8000386:	002b      	movs	r3, r5
 8000388:	465a      	mov	r2, fp
 800038a:	4644      	mov	r4, r8
 800038c:	40d3      	lsrs	r3, r2
 800038e:	002a      	movs	r2, r5
 8000390:	40e2      	lsrs	r2, r4
 8000392:	001c      	movs	r4, r3
 8000394:	465b      	mov	r3, fp
 8000396:	0015      	movs	r5, r2
 8000398:	2b00      	cmp	r3, #0
 800039a:	db2a      	blt.n	80003f2 <__udivmoddi4+0x182>
 800039c:	0026      	movs	r6, r4
 800039e:	409e      	lsls	r6, r3
 80003a0:	0033      	movs	r3, r6
 80003a2:	0026      	movs	r6, r4
 80003a4:	4647      	mov	r7, r8
 80003a6:	40be      	lsls	r6, r7
 80003a8:	0032      	movs	r2, r6
 80003aa:	1a80      	subs	r0, r0, r2
 80003ac:	4199      	sbcs	r1, r3
 80003ae:	9000      	str	r0, [sp, #0]
 80003b0:	9101      	str	r1, [sp, #4]
 80003b2:	e79f      	b.n	80002f4 <__udivmoddi4+0x84>
 80003b4:	42a3      	cmp	r3, r4
 80003b6:	d8bc      	bhi.n	8000332 <__udivmoddi4+0xc2>
 80003b8:	e783      	b.n	80002c2 <__udivmoddi4+0x52>
 80003ba:	4642      	mov	r2, r8
 80003bc:	2320      	movs	r3, #32
 80003be:	2100      	movs	r1, #0
 80003c0:	1a9b      	subs	r3, r3, r2
 80003c2:	2200      	movs	r2, #0
 80003c4:	9100      	str	r1, [sp, #0]
 80003c6:	9201      	str	r2, [sp, #4]
 80003c8:	2201      	movs	r2, #1
 80003ca:	40da      	lsrs	r2, r3
 80003cc:	9201      	str	r2, [sp, #4]
 80003ce:	e786      	b.n	80002de <__udivmoddi4+0x6e>
 80003d0:	4642      	mov	r2, r8
 80003d2:	2320      	movs	r3, #32
 80003d4:	1a9b      	subs	r3, r3, r2
 80003d6:	002a      	movs	r2, r5
 80003d8:	4646      	mov	r6, r8
 80003da:	409a      	lsls	r2, r3
 80003dc:	0023      	movs	r3, r4
 80003de:	40f3      	lsrs	r3, r6
 80003e0:	4644      	mov	r4, r8
 80003e2:	4313      	orrs	r3, r2
 80003e4:	002a      	movs	r2, r5
 80003e6:	40e2      	lsrs	r2, r4
 80003e8:	001c      	movs	r4, r3
 80003ea:	465b      	mov	r3, fp
 80003ec:	0015      	movs	r5, r2
 80003ee:	2b00      	cmp	r3, #0
 80003f0:	dad4      	bge.n	800039c <__udivmoddi4+0x12c>
 80003f2:	4642      	mov	r2, r8
 80003f4:	002f      	movs	r7, r5
 80003f6:	2320      	movs	r3, #32
 80003f8:	0026      	movs	r6, r4
 80003fa:	4097      	lsls	r7, r2
 80003fc:	1a9b      	subs	r3, r3, r2
 80003fe:	40de      	lsrs	r6, r3
 8000400:	003b      	movs	r3, r7
 8000402:	4333      	orrs	r3, r6
 8000404:	e7cd      	b.n	80003a2 <__udivmoddi4+0x132>
 8000406:	46c0      	nop			; (mov r8, r8)

08000408 <__clzdi2>:
 8000408:	b510      	push	{r4, lr}
 800040a:	2900      	cmp	r1, #0
 800040c:	d103      	bne.n	8000416 <__clzdi2+0xe>
 800040e:	f000 f807 	bl	8000420 <__clzsi2>
 8000412:	3020      	adds	r0, #32
 8000414:	e002      	b.n	800041c <__clzdi2+0x14>
 8000416:	0008      	movs	r0, r1
 8000418:	f000 f802 	bl	8000420 <__clzsi2>
 800041c:	bd10      	pop	{r4, pc}
 800041e:	46c0      	nop			; (mov r8, r8)

08000420 <__clzsi2>:
 8000420:	211c      	movs	r1, #28
 8000422:	2301      	movs	r3, #1
 8000424:	041b      	lsls	r3, r3, #16
 8000426:	4298      	cmp	r0, r3
 8000428:	d301      	bcc.n	800042e <__clzsi2+0xe>
 800042a:	0c00      	lsrs	r0, r0, #16
 800042c:	3910      	subs	r1, #16
 800042e:	0a1b      	lsrs	r3, r3, #8
 8000430:	4298      	cmp	r0, r3
 8000432:	d301      	bcc.n	8000438 <__clzsi2+0x18>
 8000434:	0a00      	lsrs	r0, r0, #8
 8000436:	3908      	subs	r1, #8
 8000438:	091b      	lsrs	r3, r3, #4
 800043a:	4298      	cmp	r0, r3
 800043c:	d301      	bcc.n	8000442 <__clzsi2+0x22>
 800043e:	0900      	lsrs	r0, r0, #4
 8000440:	3904      	subs	r1, #4
 8000442:	a202      	add	r2, pc, #8	; (adr r2, 800044c <__clzsi2+0x2c>)
 8000444:	5c10      	ldrb	r0, [r2, r0]
 8000446:	1840      	adds	r0, r0, r1
 8000448:	4770      	bx	lr
 800044a:	46c0      	nop			; (mov r8, r8)
 800044c:	02020304 	.word	0x02020304
 8000450:	01010101 	.word	0x01010101
	...

0800045c <getRTCTime>:
				internalAlarm_initTest.AlarmTime.Minutes, internalAlarm_initTest.AlarmTime.Seconds);
	}

}

void getRTCTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *currTime, RTC_DateTypeDef *currDate) {
 800045c:	b580      	push	{r7, lr}
 800045e:	b084      	sub	sp, #16
 8000460:	af00      	add	r7, sp, #0
 8000462:	60f8      	str	r0, [r7, #12]
 8000464:	60b9      	str	r1, [r7, #8]
 8000466:	607a      	str	r2, [r7, #4]

	// Store both current time and current date in time and date pointers.
	HAL_RTC_GetTime(hrtc, currTime, RTCTimeFormat);
 8000468:	68b9      	ldr	r1, [r7, #8]
 800046a:	68fb      	ldr	r3, [r7, #12]
 800046c:	2200      	movs	r2, #0
 800046e:	0018      	movs	r0, r3
 8000470:	f002 ff66 	bl	8003340 <HAL_RTC_GetTime>
	HAL_RTC_GetDate(hrtc, currDate, RTCTimeFormat);
 8000474:	6879      	ldr	r1, [r7, #4]
 8000476:	68fb      	ldr	r3, [r7, #12]
 8000478:	2200      	movs	r2, #0
 800047a:	0018      	movs	r0, r3
 800047c:	f003 f84e 	bl	800351c <HAL_RTC_GetDate>

}
 8000480:	46c0      	nop			; (mov r8, r8)
 8000482:	46bd      	mov	sp, r7
 8000484:	b004      	add	sp, #16
 8000486:	bd80      	pop	{r7, pc}

08000488 <capTouchTrigger>:
 *      Author: marka
 */

#include "../Inc/ctouch.h"

bool capTouchTrigger(uint8_t buttonPin) {
 8000488:	b580      	push	{r7, lr}
 800048a:	b082      	sub	sp, #8
 800048c:	af00      	add	r7, sp, #0
 800048e:	0002      	movs	r2, r0
 8000490:	1dfb      	adds	r3, r7, #7
 8000492:	701a      	strb	r2, [r3, #0]

	if(HAL_GPIO_ReadPin(GPIOA, buttonPin) == GPIO_PIN_RESET) {		// If button is low, cap. touch has triggered.
 8000494:	1dfb      	adds	r3, r7, #7
 8000496:	781b      	ldrb	r3, [r3, #0]
 8000498:	b29a      	uxth	r2, r3
 800049a:	23a0      	movs	r3, #160	; 0xa0
 800049c:	05db      	lsls	r3, r3, #23
 800049e:	0011      	movs	r1, r2
 80004a0:	0018      	movs	r0, r3
 80004a2:	f001 feb7 	bl	8002214 <HAL_GPIO_ReadPin>
 80004a6:	1e03      	subs	r3, r0, #0
 80004a8:	d101      	bne.n	80004ae <capTouchTrigger+0x26>
		return true;
 80004aa:	2301      	movs	r3, #1
 80004ac:	e000      	b.n	80004b0 <capTouchTrigger+0x28>
		printf("Cap. touch triggered.\n\r");
	}

	return false;
 80004ae:	2300      	movs	r3, #0

}
 80004b0:	0018      	movs	r0, r3
 80004b2:	46bd      	mov	sp, r7
 80004b4:	b002      	add	sp, #8
 80004b6:	bd80      	pop	{r7, pc}

080004b8 <__io_putchar>:
#else
#define PUTCHAR_PROTOTYPE int fputc(int ch, FILE *f)
#endif

PUTCHAR_PROTOTYPE
{
 80004b8:	b580      	push	{r7, lr}
 80004ba:	b082      	sub	sp, #8
 80004bc:	af00      	add	r7, sp, #0
 80004be:	6078      	str	r0, [r7, #4]
  HAL_UART_Transmit(&huart2, (uint8_t *)&ch, 1, HAL_MAX_DELAY);
 80004c0:	2301      	movs	r3, #1
 80004c2:	425b      	negs	r3, r3
 80004c4:	1d39      	adds	r1, r7, #4
 80004c6:	4804      	ldr	r0, [pc, #16]	; (80004d8 <__io_putchar+0x20>)
 80004c8:	2201      	movs	r2, #1
 80004ca:	f004 fa89 	bl	80049e0 <HAL_UART_Transmit>
  return ch;
 80004ce:	687b      	ldr	r3, [r7, #4]
}
 80004d0:	0018      	movs	r0, r3
 80004d2:	46bd      	mov	sp, r7
 80004d4:	b002      	add	sp, #8
 80004d6:	bd80      	pop	{r7, pc}
 80004d8:	20000194 	.word	0x20000194

080004dc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80004dc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80004de:	b087      	sub	sp, #28
 80004e0:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80004e2:	f001 fbcf 	bl	8001c84 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80004e6:	f000 f85f 	bl	80005a8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80004ea:	f000 fa89 	bl	8000a00 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80004ee:	f000 fa53 	bl	8000998 <MX_USART2_UART_Init>
  MX_RTC_Init();
 80004f2:	f000 f8af 	bl	8000654 <MX_RTC_Init>
  MX_TIM16_Init();
 80004f6:	f000 fa27 	bl	8000948 <MX_TIM16_Init>
  MX_TIM1_Init();
 80004fa:	f000 f97b 	bl	80007f4 <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */

  displayToggle = 2; 		// Display at 100% intensity for next display toggle
 80004fe:	4b1d      	ldr	r3, [pc, #116]	; (8000574 <main+0x98>)
 8000500:	2202      	movs	r2, #2
 8000502:	701a      	strb	r2, [r3, #0]

  // Initialize all GPIOs to be used with 7 segment display
  sevSeg_Init(shiftDataPin, shiftDataClockPin, shiftStoreClockPin,
 8000504:	4b1c      	ldr	r3, [pc, #112]	; (8000578 <main+0x9c>)
 8000506:	8818      	ldrh	r0, [r3, #0]
 8000508:	4b1c      	ldr	r3, [pc, #112]	; (800057c <main+0xa0>)
 800050a:	881c      	ldrh	r4, [r3, #0]
 800050c:	4b1c      	ldr	r3, [pc, #112]	; (8000580 <main+0xa4>)
 800050e:	881d      	ldrh	r5, [r3, #0]
 8000510:	4b1c      	ldr	r3, [pc, #112]	; (8000584 <main+0xa8>)
 8000512:	881e      	ldrh	r6, [r3, #0]
 8000514:	4b1c      	ldr	r3, [pc, #112]	; (8000588 <main+0xac>)
 8000516:	881a      	ldrh	r2, [r3, #0]
 8000518:	4b1c      	ldr	r3, [pc, #112]	; (800058c <main+0xb0>)
 800051a:	6819      	ldr	r1, [r3, #0]
 800051c:	4b1c      	ldr	r3, [pc, #112]	; (8000590 <main+0xb4>)
 800051e:	681b      	ldr	r3, [r3, #0]
 8000520:	9303      	str	r3, [sp, #12]
 8000522:	9102      	str	r1, [sp, #8]
 8000524:	4b1b      	ldr	r3, [pc, #108]	; (8000594 <main+0xb8>)
 8000526:	9301      	str	r3, [sp, #4]
 8000528:	9200      	str	r2, [sp, #0]
 800052a:	0033      	movs	r3, r6
 800052c:	002a      	movs	r2, r5
 800052e:	0021      	movs	r1, r4
 8000530:	f000 ff60 	bl	80013f4 <sevSeg_Init>
					shiftOutputEnablePin, shiftMCLRPin,
					GPIOPortArray, timerDelay, timerPWM);

  	HAL_StatusTypeDef halRet = updateAndDisplayTime();
 8000534:	1dfc      	adds	r4, r7, #7
 8000536:	f000 fb47 	bl	8000bc8 <updateAndDisplayTime>
 800053a:	0003      	movs	r3, r0
 800053c:	7023      	strb	r3, [r4, #0]

  	if(halRet != HAL_OK) {		//check HAL
 800053e:	1dfb      	adds	r3, r7, #7
 8000540:	781b      	ldrb	r3, [r3, #0]
 8000542:	2b00      	cmp	r3, #0
 8000544:	d004      	beq.n	8000550 <main+0x74>
  		printf("HAL Error - TX current time\n\r");
 8000546:	4b14      	ldr	r3, [pc, #80]	; (8000598 <main+0xbc>)
 8000548:	0018      	movs	r0, r3
 800054a:	f004 ff59 	bl	8005400 <iprintf>
 800054e:	e003      	b.n	8000558 <main+0x7c>
  	} else {
  		printf("Display Updated with current time\n\r");
 8000550:	4b12      	ldr	r3, [pc, #72]	; (800059c <main+0xc0>)
 8000552:	0018      	movs	r0, r3
 8000554:	f004 ff54 	bl	8005400 <iprintf>
  	}

  userAlarmToggle = false;			//Default to off
 8000558:	4b11      	ldr	r3, [pc, #68]	; (80005a0 <main+0xc4>)
 800055a:	2200      	movs	r2, #0
 800055c:	701a      	strb	r2, [r3, #0]

  // User alarm default value
  userAlarmTime.Hours = 1;
 800055e:	4b11      	ldr	r3, [pc, #68]	; (80005a4 <main+0xc8>)
 8000560:	2201      	movs	r2, #1
 8000562:	701a      	strb	r2, [r3, #0]
  userAlarmTime.Minutes = 1;
 8000564:	4b0f      	ldr	r3, [pc, #60]	; (80005a4 <main+0xc8>)
 8000566:	2201      	movs	r2, #1
 8000568:	705a      	strb	r2, [r3, #1]
  userAlarmTime.TimeFormat = RTC_HOURFORMAT12_AM;
 800056a:	4b0e      	ldr	r3, [pc, #56]	; (80005a4 <main+0xc8>)
 800056c:	2200      	movs	r2, #0
 800056e:	70da      	strb	r2, [r3, #3]

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000570:	e7fe      	b.n	8000570 <main+0x94>
 8000572:	46c0      	nop			; (mov r8, r8)
 8000574:	200000cc 	.word	0x200000cc
 8000578:	20000000 	.word	0x20000000
 800057c:	20000002 	.word	0x20000002
 8000580:	20000004 	.word	0x20000004
 8000584:	20000006 	.word	0x20000006
 8000588:	20000008 	.word	0x20000008
 800058c:	20000024 	.word	0x20000024
 8000590:	20000020 	.word	0x20000020
 8000594:	2000000c 	.word	0x2000000c
 8000598:	080063c8 	.word	0x080063c8
 800059c:	080063e8 	.word	0x080063e8
 80005a0:	200000cd 	.word	0x200000cd
 80005a4:	20000268 	.word	0x20000268

080005a8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80005a8:	b590      	push	{r4, r7, lr}
 80005aa:	b093      	sub	sp, #76	; 0x4c
 80005ac:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80005ae:	2410      	movs	r4, #16
 80005b0:	193b      	adds	r3, r7, r4
 80005b2:	0018      	movs	r0, r3
 80005b4:	2338      	movs	r3, #56	; 0x38
 80005b6:	001a      	movs	r2, r3
 80005b8:	2100      	movs	r1, #0
 80005ba:	f004 ff19 	bl	80053f0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80005be:	003b      	movs	r3, r7
 80005c0:	0018      	movs	r0, r3
 80005c2:	2310      	movs	r3, #16
 80005c4:	001a      	movs	r2, r3
 80005c6:	2100      	movs	r1, #0
 80005c8:	f004 ff12 	bl	80053f0 <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 80005cc:	2380      	movs	r3, #128	; 0x80
 80005ce:	009b      	lsls	r3, r3, #2
 80005d0:	0018      	movs	r0, r3
 80005d2:	f001 feb7 	bl	8002344 <HAL_PWREx_ControlVoltageScaling>

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 80005d6:	f001 fea7 	bl	8002328 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 80005da:	4b1d      	ldr	r3, [pc, #116]	; (8000650 <SystemClock_Config+0xa8>)
 80005dc:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80005de:	4b1c      	ldr	r3, [pc, #112]	; (8000650 <SystemClock_Config+0xa8>)
 80005e0:	2118      	movs	r1, #24
 80005e2:	438a      	bics	r2, r1
 80005e4:	65da      	str	r2, [r3, #92]	; 0x5c

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSE;
 80005e6:	193b      	adds	r3, r7, r4
 80005e8:	2206      	movs	r2, #6
 80005ea:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 80005ec:	193b      	adds	r3, r7, r4
 80005ee:	2201      	movs	r2, #1
 80005f0:	609a      	str	r2, [r3, #8]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80005f2:	193b      	adds	r3, r7, r4
 80005f4:	2280      	movs	r2, #128	; 0x80
 80005f6:	0052      	lsls	r2, r2, #1
 80005f8:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 80005fa:	193b      	adds	r3, r7, r4
 80005fc:	2200      	movs	r2, #0
 80005fe:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000600:	193b      	adds	r3, r7, r4
 8000602:	2240      	movs	r2, #64	; 0x40
 8000604:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000606:	193b      	adds	r3, r7, r4
 8000608:	2200      	movs	r2, #0
 800060a:	61da      	str	r2, [r3, #28]
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800060c:	193b      	adds	r3, r7, r4
 800060e:	0018      	movs	r0, r3
 8000610:	f001 ff0e 	bl	8002430 <HAL_RCC_OscConfig>
 8000614:	1e03      	subs	r3, r0, #0
 8000616:	d001      	beq.n	800061c <SystemClock_Config+0x74>
  {
    Error_Handler();
 8000618:	f000 fee6 	bl	80013e8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800061c:	003b      	movs	r3, r7
 800061e:	2207      	movs	r2, #7
 8000620:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000622:	003b      	movs	r3, r7
 8000624:	2200      	movs	r2, #0
 8000626:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000628:	003b      	movs	r3, r7
 800062a:	2200      	movs	r2, #0
 800062c:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800062e:	003b      	movs	r3, r7
 8000630:	2200      	movs	r2, #0
 8000632:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000634:	003b      	movs	r3, r7
 8000636:	2100      	movs	r1, #0
 8000638:	0018      	movs	r0, r3
 800063a:	f002 fa13 	bl	8002a64 <HAL_RCC_ClockConfig>
 800063e:	1e03      	subs	r3, r0, #0
 8000640:	d001      	beq.n	8000646 <SystemClock_Config+0x9e>
  {
    Error_Handler();
 8000642:	f000 fed1 	bl	80013e8 <Error_Handler>
  }
}
 8000646:	46c0      	nop			; (mov r8, r8)
 8000648:	46bd      	mov	sp, r7
 800064a:	b013      	add	sp, #76	; 0x4c
 800064c:	bd90      	pop	{r4, r7, pc}
 800064e:	46c0      	nop			; (mov r8, r8)
 8000650:	40021000 	.word	0x40021000

08000654 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8000654:	b590      	push	{r4, r7, lr}
 8000656:	b091      	sub	sp, #68	; 0x44
 8000658:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 800065a:	232c      	movs	r3, #44	; 0x2c
 800065c:	18fb      	adds	r3, r7, r3
 800065e:	0018      	movs	r0, r3
 8000660:	2314      	movs	r3, #20
 8000662:	001a      	movs	r2, r3
 8000664:	2100      	movs	r1, #0
 8000666:	f004 fec3 	bl	80053f0 <memset>
  RTC_DateTypeDef sDate = {0};
 800066a:	2328      	movs	r3, #40	; 0x28
 800066c:	18fb      	adds	r3, r7, r3
 800066e:	2200      	movs	r2, #0
 8000670:	601a      	str	r2, [r3, #0]
  RTC_AlarmTypeDef sAlarm = {0};
 8000672:	003b      	movs	r3, r7
 8000674:	0018      	movs	r0, r3
 8000676:	2328      	movs	r3, #40	; 0x28
 8000678:	001a      	movs	r2, r3
 800067a:	2100      	movs	r1, #0
 800067c:	f004 feb8 	bl	80053f0 <memset>

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8000680:	4b55      	ldr	r3, [pc, #340]	; (80007d8 <MX_RTC_Init+0x184>)
 8000682:	4a56      	ldr	r2, [pc, #344]	; (80007dc <MX_RTC_Init+0x188>)
 8000684:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_12;
 8000686:	4b54      	ldr	r3, [pc, #336]	; (80007d8 <MX_RTC_Init+0x184>)
 8000688:	2240      	movs	r2, #64	; 0x40
 800068a:	609a      	str	r2, [r3, #8]
  hrtc.Init.AsynchPrediv = 127;
 800068c:	4b52      	ldr	r3, [pc, #328]	; (80007d8 <MX_RTC_Init+0x184>)
 800068e:	227f      	movs	r2, #127	; 0x7f
 8000690:	60da      	str	r2, [r3, #12]
  hrtc.Init.SynchPrediv = 255;
 8000692:	4b51      	ldr	r3, [pc, #324]	; (80007d8 <MX_RTC_Init+0x184>)
 8000694:	22ff      	movs	r2, #255	; 0xff
 8000696:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8000698:	4b4f      	ldr	r3, [pc, #316]	; (80007d8 <MX_RTC_Init+0x184>)
 800069a:	2200      	movs	r2, #0
 800069c:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 800069e:	4b4e      	ldr	r3, [pc, #312]	; (80007d8 <MX_RTC_Init+0x184>)
 80006a0:	2200      	movs	r2, #0
 80006a2:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 80006a4:	4b4c      	ldr	r3, [pc, #304]	; (80007d8 <MX_RTC_Init+0x184>)
 80006a6:	2200      	movs	r2, #0
 80006a8:	61da      	str	r2, [r3, #28]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 80006aa:	4b4b      	ldr	r3, [pc, #300]	; (80007d8 <MX_RTC_Init+0x184>)
 80006ac:	2280      	movs	r2, #128	; 0x80
 80006ae:	05d2      	lsls	r2, r2, #23
 80006b0:	621a      	str	r2, [r3, #32]
  hrtc.Init.OutPutPullUp = RTC_OUTPUT_PULLUP_NONE;
 80006b2:	4b49      	ldr	r3, [pc, #292]	; (80007d8 <MX_RTC_Init+0x184>)
 80006b4:	2200      	movs	r2, #0
 80006b6:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 80006b8:	4b47      	ldr	r3, [pc, #284]	; (80007d8 <MX_RTC_Init+0x184>)
 80006ba:	0018      	movs	r0, r3
 80006bc:	f002 fcf6 	bl	80030ac <HAL_RTC_Init>
 80006c0:	1e03      	subs	r3, r0, #0
 80006c2:	d001      	beq.n	80006c8 <MX_RTC_Init+0x74>
  {
    Error_Handler();
 80006c4:	f000 fe90 	bl	80013e8 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 1;
 80006c8:	212c      	movs	r1, #44	; 0x2c
 80006ca:	187b      	adds	r3, r7, r1
 80006cc:	2201      	movs	r2, #1
 80006ce:	701a      	strb	r2, [r3, #0]
  sTime.Minutes = 0;
 80006d0:	187b      	adds	r3, r7, r1
 80006d2:	2200      	movs	r2, #0
 80006d4:	705a      	strb	r2, [r3, #1]
  sTime.Seconds = 0;
 80006d6:	187b      	adds	r3, r7, r1
 80006d8:	2200      	movs	r2, #0
 80006da:	709a      	strb	r2, [r3, #2]
  sTime.SubSeconds = 0;
 80006dc:	187b      	adds	r3, r7, r1
 80006de:	2200      	movs	r2, #0
 80006e0:	605a      	str	r2, [r3, #4]
  sTime.TimeFormat = RTC_HOURFORMAT12_AM;
 80006e2:	187b      	adds	r3, r7, r1
 80006e4:	2200      	movs	r2, #0
 80006e6:	70da      	strb	r2, [r3, #3]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 80006e8:	187b      	adds	r3, r7, r1
 80006ea:	2200      	movs	r2, #0
 80006ec:	60da      	str	r2, [r3, #12]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 80006ee:	187b      	adds	r3, r7, r1
 80006f0:	2200      	movs	r2, #0
 80006f2:	611a      	str	r2, [r3, #16]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BIN) != HAL_OK)
 80006f4:	1879      	adds	r1, r7, r1
 80006f6:	4b38      	ldr	r3, [pc, #224]	; (80007d8 <MX_RTC_Init+0x184>)
 80006f8:	2200      	movs	r2, #0
 80006fa:	0018      	movs	r0, r3
 80006fc:	f002 fd78 	bl	80031f0 <HAL_RTC_SetTime>
 8000700:	1e03      	subs	r3, r0, #0
 8000702:	d001      	beq.n	8000708 <MX_RTC_Init+0xb4>
  {
    Error_Handler();
 8000704:	f000 fe70 	bl	80013e8 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 8000708:	2128      	movs	r1, #40	; 0x28
 800070a:	187b      	adds	r3, r7, r1
 800070c:	2201      	movs	r2, #1
 800070e:	701a      	strb	r2, [r3, #0]
  sDate.Month = RTC_MONTH_JANUARY;
 8000710:	187b      	adds	r3, r7, r1
 8000712:	2201      	movs	r2, #1
 8000714:	705a      	strb	r2, [r3, #1]
  sDate.Date = 1;
 8000716:	187b      	adds	r3, r7, r1
 8000718:	2201      	movs	r2, #1
 800071a:	709a      	strb	r2, [r3, #2]
  sDate.Year = 0;
 800071c:	187b      	adds	r3, r7, r1
 800071e:	2200      	movs	r2, #0
 8000720:	70da      	strb	r2, [r3, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BIN) != HAL_OK)
 8000722:	1879      	adds	r1, r7, r1
 8000724:	4b2c      	ldr	r3, [pc, #176]	; (80007d8 <MX_RTC_Init+0x184>)
 8000726:	2200      	movs	r2, #0
 8000728:	0018      	movs	r0, r3
 800072a:	f002 fe65 	bl	80033f8 <HAL_RTC_SetDate>
 800072e:	1e03      	subs	r3, r0, #0
 8000730:	d001      	beq.n	8000736 <MX_RTC_Init+0xe2>
  {
    Error_Handler();
 8000732:	f000 fe59 	bl	80013e8 <Error_Handler>
  }

  /** Enable the Alarm A
  */
  sAlarm.AlarmTime.Hours = 1;
 8000736:	003b      	movs	r3, r7
 8000738:	2201      	movs	r2, #1
 800073a:	701a      	strb	r2, [r3, #0]
  sAlarm.AlarmTime.Minutes = 1;
 800073c:	003b      	movs	r3, r7
 800073e:	2201      	movs	r2, #1
 8000740:	705a      	strb	r2, [r3, #1]
  sAlarm.AlarmTime.Seconds = 0;
 8000742:	003b      	movs	r3, r7
 8000744:	2200      	movs	r2, #0
 8000746:	709a      	strb	r2, [r3, #2]
  sAlarm.AlarmTime.SubSeconds = 0;
 8000748:	003b      	movs	r3, r7
 800074a:	2200      	movs	r2, #0
 800074c:	605a      	str	r2, [r3, #4]
  sAlarm.AlarmTime.TimeFormat = RTC_HOURFORMAT12_AM;
 800074e:	003b      	movs	r3, r7
 8000750:	2200      	movs	r2, #0
 8000752:	70da      	strb	r2, [r3, #3]
  sAlarm.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8000754:	003b      	movs	r3, r7
 8000756:	2200      	movs	r2, #0
 8000758:	60da      	str	r2, [r3, #12]
  sAlarm.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
 800075a:	003b      	movs	r3, r7
 800075c:	2200      	movs	r2, #0
 800075e:	611a      	str	r2, [r3, #16]
  sAlarm.AlarmMask = RTC_ALARMMASK_DATEWEEKDAY|RTC_ALARMMASK_HOURS
 8000760:	003b      	movs	r3, r7
 8000762:	4a1f      	ldr	r2, [pc, #124]	; (80007e0 <MX_RTC_Init+0x18c>)
 8000764:	615a      	str	r2, [r3, #20]
                              |RTC_ALARMMASK_SECONDS;
  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_ALL;
 8000766:	003b      	movs	r3, r7
 8000768:	2200      	movs	r2, #0
 800076a:	619a      	str	r2, [r3, #24]
  sAlarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
 800076c:	003b      	movs	r3, r7
 800076e:	2200      	movs	r2, #0
 8000770:	61da      	str	r2, [r3, #28]
  sAlarm.AlarmDateWeekDay = 1;
 8000772:	003b      	movs	r3, r7
 8000774:	2220      	movs	r2, #32
 8000776:	2101      	movs	r1, #1
 8000778:	5499      	strb	r1, [r3, r2]
  sAlarm.Alarm = RTC_ALARM_A;
 800077a:	003b      	movs	r3, r7
 800077c:	2280      	movs	r2, #128	; 0x80
 800077e:	0052      	lsls	r2, r2, #1
 8000780:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BIN) != HAL_OK)
 8000782:	0039      	movs	r1, r7
 8000784:	4b14      	ldr	r3, [pc, #80]	; (80007d8 <MX_RTC_Init+0x184>)
 8000786:	2200      	movs	r2, #0
 8000788:	0018      	movs	r0, r3
 800078a:	f002 ff15 	bl	80035b8 <HAL_RTC_SetAlarm_IT>
 800078e:	1e03      	subs	r3, r0, #0
 8000790:	d001      	beq.n	8000796 <MX_RTC_Init+0x142>
  {
    Error_Handler();
 8000792:	f000 fe29 	bl	80013e8 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  currTime = sTime;
 8000796:	4b13      	ldr	r3, [pc, #76]	; (80007e4 <MX_RTC_Init+0x190>)
 8000798:	222c      	movs	r2, #44	; 0x2c
 800079a:	18ba      	adds	r2, r7, r2
 800079c:	ca13      	ldmia	r2!, {r0, r1, r4}
 800079e:	c313      	stmia	r3!, {r0, r1, r4}
 80007a0:	ca03      	ldmia	r2!, {r0, r1}
 80007a2:	c303      	stmia	r3!, {r0, r1}
  currDate = sDate;
 80007a4:	4b10      	ldr	r3, [pc, #64]	; (80007e8 <MX_RTC_Init+0x194>)
 80007a6:	2228      	movs	r2, #40	; 0x28
 80007a8:	18ba      	adds	r2, r7, r2
 80007aa:	6812      	ldr	r2, [r2, #0]
 80007ac:	601a      	str	r2, [r3, #0]
  userAlarmObj = sAlarm;
 80007ae:	4b0f      	ldr	r3, [pc, #60]	; (80007ec <MX_RTC_Init+0x198>)
 80007b0:	003a      	movs	r2, r7
 80007b2:	ca13      	ldmia	r2!, {r0, r1, r4}
 80007b4:	c313      	stmia	r3!, {r0, r1, r4}
 80007b6:	ca13      	ldmia	r2!, {r0, r1, r4}
 80007b8:	c313      	stmia	r3!, {r0, r1, r4}
 80007ba:	ca13      	ldmia	r2!, {r0, r1, r4}
 80007bc:	c313      	stmia	r3!, {r0, r1, r4}
 80007be:	6812      	ldr	r2, [r2, #0]
 80007c0:	601a      	str	r2, [r3, #0]
  userAlarmTime = userAlarmObj.AlarmTime;
 80007c2:	4b0b      	ldr	r3, [pc, #44]	; (80007f0 <MX_RTC_Init+0x19c>)
 80007c4:	4a09      	ldr	r2, [pc, #36]	; (80007ec <MX_RTC_Init+0x198>)
 80007c6:	ca13      	ldmia	r2!, {r0, r1, r4}
 80007c8:	c313      	stmia	r3!, {r0, r1, r4}
 80007ca:	ca03      	ldmia	r2!, {r0, r1}
 80007cc:	c303      	stmia	r3!, {r0, r1}

  /* USER CODE END RTC_Init 2 */

}
 80007ce:	46c0      	nop			; (mov r8, r8)
 80007d0:	46bd      	mov	sp, r7
 80007d2:	b011      	add	sp, #68	; 0x44
 80007d4:	bd90      	pop	{r4, r7, pc}
 80007d6:	46c0      	nop			; (mov r8, r8)
 80007d8:	200000d0 	.word	0x200000d0
 80007dc:	40002800 	.word	0x40002800
 80007e0:	80800080 	.word	0x80800080
 80007e4:	20000228 	.word	0x20000228
 80007e8:	2000023c 	.word	0x2000023c
 80007ec:	20000240 	.word	0x20000240
 80007f0:	20000268 	.word	0x20000268

080007f4 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80007f4:	b580      	push	{r7, lr}
 80007f6:	b098      	sub	sp, #96	; 0x60
 80007f8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80007fa:	2354      	movs	r3, #84	; 0x54
 80007fc:	18fb      	adds	r3, r7, r3
 80007fe:	0018      	movs	r0, r3
 8000800:	230c      	movs	r3, #12
 8000802:	001a      	movs	r2, r3
 8000804:	2100      	movs	r1, #0
 8000806:	f004 fdf3 	bl	80053f0 <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 800080a:	2338      	movs	r3, #56	; 0x38
 800080c:	18fb      	adds	r3, r7, r3
 800080e:	0018      	movs	r0, r3
 8000810:	231c      	movs	r3, #28
 8000812:	001a      	movs	r2, r3
 8000814:	2100      	movs	r1, #0
 8000816:	f004 fdeb 	bl	80053f0 <memset>
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800081a:	1d3b      	adds	r3, r7, #4
 800081c:	0018      	movs	r0, r3
 800081e:	2334      	movs	r3, #52	; 0x34
 8000820:	001a      	movs	r2, r3
 8000822:	2100      	movs	r1, #0
 8000824:	f004 fde4 	bl	80053f0 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8000828:	4b45      	ldr	r3, [pc, #276]	; (8000940 <MX_TIM1_Init+0x14c>)
 800082a:	4a46      	ldr	r2, [pc, #280]	; (8000944 <MX_TIM1_Init+0x150>)
 800082c:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 160-1;
 800082e:	4b44      	ldr	r3, [pc, #272]	; (8000940 <MX_TIM1_Init+0x14c>)
 8000830:	229f      	movs	r2, #159	; 0x9f
 8000832:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000834:	4b42      	ldr	r3, [pc, #264]	; (8000940 <MX_TIM1_Init+0x14c>)
 8000836:	2200      	movs	r2, #0
 8000838:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 100-1;
 800083a:	4b41      	ldr	r3, [pc, #260]	; (8000940 <MX_TIM1_Init+0x14c>)
 800083c:	2263      	movs	r2, #99	; 0x63
 800083e:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000840:	4b3f      	ldr	r3, [pc, #252]	; (8000940 <MX_TIM1_Init+0x14c>)
 8000842:	2200      	movs	r2, #0
 8000844:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8000846:	4b3e      	ldr	r3, [pc, #248]	; (8000940 <MX_TIM1_Init+0x14c>)
 8000848:	2200      	movs	r2, #0
 800084a:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800084c:	4b3c      	ldr	r3, [pc, #240]	; (8000940 <MX_TIM1_Init+0x14c>)
 800084e:	2200      	movs	r2, #0
 8000850:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8000852:	4b3b      	ldr	r3, [pc, #236]	; (8000940 <MX_TIM1_Init+0x14c>)
 8000854:	0018      	movs	r0, r3
 8000856:	f003 f9f3 	bl	8003c40 <HAL_TIM_PWM_Init>
 800085a:	1e03      	subs	r3, r0, #0
 800085c:	d001      	beq.n	8000862 <MX_TIM1_Init+0x6e>
  {
    Error_Handler();
 800085e:	f000 fdc3 	bl	80013e8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000862:	2154      	movs	r1, #84	; 0x54
 8000864:	187b      	adds	r3, r7, r1
 8000866:	2200      	movs	r2, #0
 8000868:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 800086a:	187b      	adds	r3, r7, r1
 800086c:	2200      	movs	r2, #0
 800086e:	605a      	str	r2, [r3, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000870:	187b      	adds	r3, r7, r1
 8000872:	2200      	movs	r2, #0
 8000874:	609a      	str	r2, [r3, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000876:	187a      	adds	r2, r7, r1
 8000878:	4b31      	ldr	r3, [pc, #196]	; (8000940 <MX_TIM1_Init+0x14c>)
 800087a:	0011      	movs	r1, r2
 800087c:	0018      	movs	r0, r3
 800087e:	f003 ff4b 	bl	8004718 <HAL_TIMEx_MasterConfigSynchronization>
 8000882:	1e03      	subs	r3, r0, #0
 8000884:	d001      	beq.n	800088a <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 8000886:	f000 fdaf 	bl	80013e8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800088a:	2138      	movs	r1, #56	; 0x38
 800088c:	187b      	adds	r3, r7, r1
 800088e:	2260      	movs	r2, #96	; 0x60
 8000890:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 0;
 8000892:	187b      	adds	r3, r7, r1
 8000894:	2200      	movs	r2, #0
 8000896:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000898:	187b      	adds	r3, r7, r1
 800089a:	2200      	movs	r2, #0
 800089c:	609a      	str	r2, [r3, #8]
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800089e:	187b      	adds	r3, r7, r1
 80008a0:	2200      	movs	r2, #0
 80008a2:	60da      	str	r2, [r3, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80008a4:	187b      	adds	r3, r7, r1
 80008a6:	2200      	movs	r2, #0
 80008a8:	611a      	str	r2, [r3, #16]
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80008aa:	187b      	adds	r3, r7, r1
 80008ac:	2200      	movs	r2, #0
 80008ae:	615a      	str	r2, [r3, #20]
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80008b0:	187b      	adds	r3, r7, r1
 80008b2:	2200      	movs	r2, #0
 80008b4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80008b6:	1879      	adds	r1, r7, r1
 80008b8:	4b21      	ldr	r3, [pc, #132]	; (8000940 <MX_TIM1_Init+0x14c>)
 80008ba:	2204      	movs	r2, #4
 80008bc:	0018      	movs	r0, r3
 80008be:	f003 faf5 	bl	8003eac <HAL_TIM_PWM_ConfigChannel>
 80008c2:	1e03      	subs	r3, r0, #0
 80008c4:	d001      	beq.n	80008ca <MX_TIM1_Init+0xd6>
  {
    Error_Handler();
 80008c6:	f000 fd8f 	bl	80013e8 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80008ca:	1d3b      	adds	r3, r7, #4
 80008cc:	2200      	movs	r2, #0
 80008ce:	601a      	str	r2, [r3, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80008d0:	1d3b      	adds	r3, r7, #4
 80008d2:	2200      	movs	r2, #0
 80008d4:	605a      	str	r2, [r3, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80008d6:	1d3b      	adds	r3, r7, #4
 80008d8:	2200      	movs	r2, #0
 80008da:	609a      	str	r2, [r3, #8]
  sBreakDeadTimeConfig.DeadTime = 0;
 80008dc:	1d3b      	adds	r3, r7, #4
 80008de:	2200      	movs	r2, #0
 80008e0:	60da      	str	r2, [r3, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80008e2:	1d3b      	adds	r3, r7, #4
 80008e4:	2200      	movs	r2, #0
 80008e6:	611a      	str	r2, [r3, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80008e8:	1d3b      	adds	r3, r7, #4
 80008ea:	2280      	movs	r2, #128	; 0x80
 80008ec:	0192      	lsls	r2, r2, #6
 80008ee:	615a      	str	r2, [r3, #20]
  sBreakDeadTimeConfig.BreakFilter = 0;
 80008f0:	1d3b      	adds	r3, r7, #4
 80008f2:	2200      	movs	r2, #0
 80008f4:	619a      	str	r2, [r3, #24]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 80008f6:	1d3b      	adds	r3, r7, #4
 80008f8:	2200      	movs	r2, #0
 80008fa:	61da      	str	r2, [r3, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 80008fc:	1d3b      	adds	r3, r7, #4
 80008fe:	2200      	movs	r2, #0
 8000900:	621a      	str	r2, [r3, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8000902:	1d3b      	adds	r3, r7, #4
 8000904:	2280      	movs	r2, #128	; 0x80
 8000906:	0492      	lsls	r2, r2, #18
 8000908:	625a      	str	r2, [r3, #36]	; 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 800090a:	1d3b      	adds	r3, r7, #4
 800090c:	2200      	movs	r2, #0
 800090e:	629a      	str	r2, [r3, #40]	; 0x28
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 8000910:	1d3b      	adds	r3, r7, #4
 8000912:	2200      	movs	r2, #0
 8000914:	62da      	str	r2, [r3, #44]	; 0x2c
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8000916:	1d3b      	adds	r3, r7, #4
 8000918:	2200      	movs	r2, #0
 800091a:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 800091c:	1d3a      	adds	r2, r7, #4
 800091e:	4b08      	ldr	r3, [pc, #32]	; (8000940 <MX_TIM1_Init+0x14c>)
 8000920:	0011      	movs	r1, r2
 8000922:	0018      	movs	r0, r3
 8000924:	f003 ff60 	bl	80047e8 <HAL_TIMEx_ConfigBreakDeadTime>
 8000928:	1e03      	subs	r3, r0, #0
 800092a:	d001      	beq.n	8000930 <MX_TIM1_Init+0x13c>
  {
    Error_Handler();
 800092c:	f000 fd5c 	bl	80013e8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8000930:	4b03      	ldr	r3, [pc, #12]	; (8000940 <MX_TIM1_Init+0x14c>)
 8000932:	0018      	movs	r0, r3
 8000934:	f001 f806 	bl	8001944 <HAL_TIM_MspPostInit>

}
 8000938:	46c0      	nop			; (mov r8, r8)
 800093a:	46bd      	mov	sp, r7
 800093c:	b018      	add	sp, #96	; 0x60
 800093e:	bd80      	pop	{r7, pc}
 8000940:	200000fc 	.word	0x200000fc
 8000944:	40012c00 	.word	0x40012c00

08000948 <MX_TIM16_Init>:
  * @brief TIM16 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM16_Init(void)
{
 8000948:	b580      	push	{r7, lr}
 800094a:	af00      	add	r7, sp, #0
  /* USER CODE END TIM16_Init 0 */

  /* USER CODE BEGIN TIM16_Init 1 */

  /* USER CODE END TIM16_Init 1 */
  htim16.Instance = TIM16;
 800094c:	4b0f      	ldr	r3, [pc, #60]	; (800098c <MX_TIM16_Init+0x44>)
 800094e:	4a10      	ldr	r2, [pc, #64]	; (8000990 <MX_TIM16_Init+0x48>)
 8000950:	601a      	str	r2, [r3, #0]
  htim16.Init.Prescaler = 244;
 8000952:	4b0e      	ldr	r3, [pc, #56]	; (800098c <MX_TIM16_Init+0x44>)
 8000954:	22f4      	movs	r2, #244	; 0xf4
 8000956:	605a      	str	r2, [r3, #4]
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000958:	4b0c      	ldr	r3, [pc, #48]	; (800098c <MX_TIM16_Init+0x44>)
 800095a:	2200      	movs	r2, #0
 800095c:	609a      	str	r2, [r3, #8]
  htim16.Init.Period = 65535;
 800095e:	4b0b      	ldr	r3, [pc, #44]	; (800098c <MX_TIM16_Init+0x44>)
 8000960:	4a0c      	ldr	r2, [pc, #48]	; (8000994 <MX_TIM16_Init+0x4c>)
 8000962:	60da      	str	r2, [r3, #12]
  htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000964:	4b09      	ldr	r3, [pc, #36]	; (800098c <MX_TIM16_Init+0x44>)
 8000966:	2200      	movs	r2, #0
 8000968:	611a      	str	r2, [r3, #16]
  htim16.Init.RepetitionCounter = 0;
 800096a:	4b08      	ldr	r3, [pc, #32]	; (800098c <MX_TIM16_Init+0x44>)
 800096c:	2200      	movs	r2, #0
 800096e:	615a      	str	r2, [r3, #20]
  htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000970:	4b06      	ldr	r3, [pc, #24]	; (800098c <MX_TIM16_Init+0x44>)
 8000972:	2200      	movs	r2, #0
 8000974:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 8000976:	4b05      	ldr	r3, [pc, #20]	; (800098c <MX_TIM16_Init+0x44>)
 8000978:	0018      	movs	r0, r3
 800097a:	f003 f896 	bl	8003aaa <HAL_TIM_Base_Init>
 800097e:	1e03      	subs	r3, r0, #0
 8000980:	d001      	beq.n	8000986 <MX_TIM16_Init+0x3e>
  {
    Error_Handler();
 8000982:	f000 fd31 	bl	80013e8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM16_Init 2 */

  /* USER CODE END TIM16_Init 2 */

}
 8000986:	46c0      	nop			; (mov r8, r8)
 8000988:	46bd      	mov	sp, r7
 800098a:	bd80      	pop	{r7, pc}
 800098c:	20000148 	.word	0x20000148
 8000990:	40014400 	.word	0x40014400
 8000994:	0000ffff 	.word	0x0000ffff

08000998 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000998:	b580      	push	{r7, lr}
 800099a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800099c:	4b16      	ldr	r3, [pc, #88]	; (80009f8 <MX_USART2_UART_Init+0x60>)
 800099e:	4a17      	ldr	r2, [pc, #92]	; (80009fc <MX_USART2_UART_Init+0x64>)
 80009a0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80009a2:	4b15      	ldr	r3, [pc, #84]	; (80009f8 <MX_USART2_UART_Init+0x60>)
 80009a4:	22e1      	movs	r2, #225	; 0xe1
 80009a6:	0252      	lsls	r2, r2, #9
 80009a8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_9B;
 80009aa:	4b13      	ldr	r3, [pc, #76]	; (80009f8 <MX_USART2_UART_Init+0x60>)
 80009ac:	2280      	movs	r2, #128	; 0x80
 80009ae:	0152      	lsls	r2, r2, #5
 80009b0:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80009b2:	4b11      	ldr	r3, [pc, #68]	; (80009f8 <MX_USART2_UART_Init+0x60>)
 80009b4:	2200      	movs	r2, #0
 80009b6:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80009b8:	4b0f      	ldr	r3, [pc, #60]	; (80009f8 <MX_USART2_UART_Init+0x60>)
 80009ba:	2200      	movs	r2, #0
 80009bc:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80009be:	4b0e      	ldr	r3, [pc, #56]	; (80009f8 <MX_USART2_UART_Init+0x60>)
 80009c0:	220c      	movs	r2, #12
 80009c2:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80009c4:	4b0c      	ldr	r3, [pc, #48]	; (80009f8 <MX_USART2_UART_Init+0x60>)
 80009c6:	2200      	movs	r2, #0
 80009c8:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80009ca:	4b0b      	ldr	r3, [pc, #44]	; (80009f8 <MX_USART2_UART_Init+0x60>)
 80009cc:	2200      	movs	r2, #0
 80009ce:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80009d0:	4b09      	ldr	r3, [pc, #36]	; (80009f8 <MX_USART2_UART_Init+0x60>)
 80009d2:	2200      	movs	r2, #0
 80009d4:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80009d6:	4b08      	ldr	r3, [pc, #32]	; (80009f8 <MX_USART2_UART_Init+0x60>)
 80009d8:	2200      	movs	r2, #0
 80009da:	625a      	str	r2, [r3, #36]	; 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80009dc:	4b06      	ldr	r3, [pc, #24]	; (80009f8 <MX_USART2_UART_Init+0x60>)
 80009de:	2200      	movs	r2, #0
 80009e0:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80009e2:	4b05      	ldr	r3, [pc, #20]	; (80009f8 <MX_USART2_UART_Init+0x60>)
 80009e4:	0018      	movs	r0, r3
 80009e6:	f003 ffa5 	bl	8004934 <HAL_UART_Init>
 80009ea:	1e03      	subs	r3, r0, #0
 80009ec:	d001      	beq.n	80009f2 <MX_USART2_UART_Init+0x5a>
  {
    Error_Handler();
 80009ee:	f000 fcfb 	bl	80013e8 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80009f2:	46c0      	nop			; (mov r8, r8)
 80009f4:	46bd      	mov	sp, r7
 80009f6:	bd80      	pop	{r7, pc}
 80009f8:	20000194 	.word	0x20000194
 80009fc:	40004400 	.word	0x40004400

08000a00 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000a00:	b590      	push	{r4, r7, lr}
 8000a02:	b08b      	sub	sp, #44	; 0x2c
 8000a04:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a06:	2414      	movs	r4, #20
 8000a08:	193b      	adds	r3, r7, r4
 8000a0a:	0018      	movs	r0, r3
 8000a0c:	2314      	movs	r3, #20
 8000a0e:	001a      	movs	r2, r3
 8000a10:	2100      	movs	r1, #0
 8000a12:	f004 fced 	bl	80053f0 <memset>
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000a16:	4b67      	ldr	r3, [pc, #412]	; (8000bb4 <MX_GPIO_Init+0x1b4>)
 8000a18:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000a1a:	4b66      	ldr	r3, [pc, #408]	; (8000bb4 <MX_GPIO_Init+0x1b4>)
 8000a1c:	2104      	movs	r1, #4
 8000a1e:	430a      	orrs	r2, r1
 8000a20:	635a      	str	r2, [r3, #52]	; 0x34
 8000a22:	4b64      	ldr	r3, [pc, #400]	; (8000bb4 <MX_GPIO_Init+0x1b4>)
 8000a24:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000a26:	2204      	movs	r2, #4
 8000a28:	4013      	ands	r3, r2
 8000a2a:	613b      	str	r3, [r7, #16]
 8000a2c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000a2e:	4b61      	ldr	r3, [pc, #388]	; (8000bb4 <MX_GPIO_Init+0x1b4>)
 8000a30:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000a32:	4b60      	ldr	r3, [pc, #384]	; (8000bb4 <MX_GPIO_Init+0x1b4>)
 8000a34:	2120      	movs	r1, #32
 8000a36:	430a      	orrs	r2, r1
 8000a38:	635a      	str	r2, [r3, #52]	; 0x34
 8000a3a:	4b5e      	ldr	r3, [pc, #376]	; (8000bb4 <MX_GPIO_Init+0x1b4>)
 8000a3c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000a3e:	2220      	movs	r2, #32
 8000a40:	4013      	ands	r3, r2
 8000a42:	60fb      	str	r3, [r7, #12]
 8000a44:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a46:	4b5b      	ldr	r3, [pc, #364]	; (8000bb4 <MX_GPIO_Init+0x1b4>)
 8000a48:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000a4a:	4b5a      	ldr	r3, [pc, #360]	; (8000bb4 <MX_GPIO_Init+0x1b4>)
 8000a4c:	2101      	movs	r1, #1
 8000a4e:	430a      	orrs	r2, r1
 8000a50:	635a      	str	r2, [r3, #52]	; 0x34
 8000a52:	4b58      	ldr	r3, [pc, #352]	; (8000bb4 <MX_GPIO_Init+0x1b4>)
 8000a54:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000a56:	2201      	movs	r2, #1
 8000a58:	4013      	ands	r3, r2
 8000a5a:	60bb      	str	r3, [r7, #8]
 8000a5c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000a5e:	4b55      	ldr	r3, [pc, #340]	; (8000bb4 <MX_GPIO_Init+0x1b4>)
 8000a60:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000a62:	4b54      	ldr	r3, [pc, #336]	; (8000bb4 <MX_GPIO_Init+0x1b4>)
 8000a64:	2102      	movs	r1, #2
 8000a66:	430a      	orrs	r2, r1
 8000a68:	635a      	str	r2, [r3, #52]	; 0x34
 8000a6a:	4b52      	ldr	r3, [pc, #328]	; (8000bb4 <MX_GPIO_Init+0x1b4>)
 8000a6c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000a6e:	2202      	movs	r2, #2
 8000a70:	4013      	ands	r3, r2
 8000a72:	607b      	str	r3, [r7, #4]
 8000a74:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, Buzzer_Output_Pin|Shift_Store_Clock_Pin|Shift_Data_Clock_Pin|Shift_Master_Clear_Pin
 8000a76:	23f9      	movs	r3, #249	; 0xf9
 8000a78:	005b      	lsls	r3, r3, #1
 8000a7a:	484f      	ldr	r0, [pc, #316]	; (8000bb8 <MX_GPIO_Init+0x1b8>)
 8000a7c:	2200      	movs	r2, #0
 8000a7e:	0019      	movs	r1, r3
 8000a80:	f001 fbe5 	bl	800224e <HAL_GPIO_WritePin>
                          |AM_PM_LED_Pin|Alarm_LED_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, GPIO_PIN_RESET);
 8000a84:	4b4d      	ldr	r3, [pc, #308]	; (8000bbc <MX_GPIO_Init+0x1bc>)
 8000a86:	2200      	movs	r2, #0
 8000a88:	2140      	movs	r1, #64	; 0x40
 8000a8a:	0018      	movs	r0, r3
 8000a8c:	f001 fbdf 	bl	800224e <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(Shift_Data_In_GPIO_Port, Shift_Data_In_Pin, GPIO_PIN_RESET);
 8000a90:	2380      	movs	r3, #128	; 0x80
 8000a92:	0219      	lsls	r1, r3, #8
 8000a94:	23a0      	movs	r3, #160	; 0xa0
 8000a96:	05db      	lsls	r3, r3, #23
 8000a98:	2200      	movs	r2, #0
 8000a9a:	0018      	movs	r0, r3
 8000a9c:	f001 fbd7 	bl	800224e <HAL_GPIO_WritePin>

  /*Configure GPIO pin : T_NRST_Pin */
  GPIO_InitStruct.Pin = T_NRST_Pin;
 8000aa0:	193b      	adds	r3, r7, r4
 8000aa2:	2204      	movs	r2, #4
 8000aa4:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000aa6:	193b      	adds	r3, r7, r4
 8000aa8:	2288      	movs	r2, #136	; 0x88
 8000aaa:	0352      	lsls	r2, r2, #13
 8000aac:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000aae:	193b      	adds	r3, r7, r4
 8000ab0:	2200      	movs	r2, #0
 8000ab2:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(T_NRST_GPIO_Port, &GPIO_InitStruct);
 8000ab4:	193b      	adds	r3, r7, r4
 8000ab6:	4a42      	ldr	r2, [pc, #264]	; (8000bc0 <MX_GPIO_Init+0x1c0>)
 8000ab8:	0019      	movs	r1, r3
 8000aba:	0010      	movs	r0, r2
 8000abc:	f001 fa46 	bl	8001f4c <HAL_GPIO_Init>

  /*Configure GPIO pins : Display_Button_Pin Alarm_Set_Button_Pin Hour_Set_Button_Pin Alarm_Enable_Button_Pin
                           Minute_Set_Button_Pin */
  GPIO_InitStruct.Pin = Display_Button_Pin|Alarm_Set_Button_Pin|Hour_Set_Button_Pin|Alarm_Enable_Button_Pin
 8000ac0:	193b      	adds	r3, r7, r4
 8000ac2:	4a40      	ldr	r2, [pc, #256]	; (8000bc4 <MX_GPIO_Init+0x1c4>)
 8000ac4:	601a      	str	r2, [r3, #0]
                          |Minute_Set_Button_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000ac6:	193b      	adds	r3, r7, r4
 8000ac8:	2284      	movs	r2, #132	; 0x84
 8000aca:	0392      	lsls	r2, r2, #14
 8000acc:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000ace:	193b      	adds	r3, r7, r4
 8000ad0:	2201      	movs	r2, #1
 8000ad2:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ad4:	193a      	adds	r2, r7, r4
 8000ad6:	23a0      	movs	r3, #160	; 0xa0
 8000ad8:	05db      	lsls	r3, r3, #23
 8000ada:	0011      	movs	r1, r2
 8000adc:	0018      	movs	r0, r3
 8000ade:	f001 fa35 	bl	8001f4c <HAL_GPIO_Init>

  /*Configure GPIO pins : Buzzer_Output_Pin Shift_Store_Clock_Pin Shift_Data_Clock_Pin Shift_Master_Clear_Pin
                           AM_PM_LED_Pin Alarm_LED_Pin */
  GPIO_InitStruct.Pin = Buzzer_Output_Pin|Shift_Store_Clock_Pin|Shift_Data_Clock_Pin|Shift_Master_Clear_Pin
 8000ae2:	0021      	movs	r1, r4
 8000ae4:	187b      	adds	r3, r7, r1
 8000ae6:	22f9      	movs	r2, #249	; 0xf9
 8000ae8:	0052      	lsls	r2, r2, #1
 8000aea:	601a      	str	r2, [r3, #0]
                          |AM_PM_LED_Pin|Alarm_LED_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000aec:	000c      	movs	r4, r1
 8000aee:	193b      	adds	r3, r7, r4
 8000af0:	2201      	movs	r2, #1
 8000af2:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000af4:	193b      	adds	r3, r7, r4
 8000af6:	2200      	movs	r2, #0
 8000af8:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000afa:	193b      	adds	r3, r7, r4
 8000afc:	2200      	movs	r2, #0
 8000afe:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000b00:	193b      	adds	r3, r7, r4
 8000b02:	4a2d      	ldr	r2, [pc, #180]	; (8000bb8 <MX_GPIO_Init+0x1b8>)
 8000b04:	0019      	movs	r1, r3
 8000b06:	0010      	movs	r0, r2
 8000b08:	f001 fa20 	bl	8001f4c <HAL_GPIO_Init>

  /*Configure GPIO pin : LD3_Pin */
  GPIO_InitStruct.Pin = LD3_Pin;
 8000b0c:	193b      	adds	r3, r7, r4
 8000b0e:	2240      	movs	r2, #64	; 0x40
 8000b10:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b12:	193b      	adds	r3, r7, r4
 8000b14:	2201      	movs	r2, #1
 8000b16:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b18:	193b      	adds	r3, r7, r4
 8000b1a:	2200      	movs	r2, #0
 8000b1c:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b1e:	193b      	adds	r3, r7, r4
 8000b20:	2200      	movs	r2, #0
 8000b22:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(LD3_GPIO_Port, &GPIO_InitStruct);
 8000b24:	193b      	adds	r3, r7, r4
 8000b26:	4a25      	ldr	r2, [pc, #148]	; (8000bbc <MX_GPIO_Init+0x1bc>)
 8000b28:	0019      	movs	r1, r3
 8000b2a:	0010      	movs	r0, r2
 8000b2c:	f001 fa0e 	bl	8001f4c <HAL_GPIO_Init>

  /*Configure GPIO pin : Snooze_Button_Pin */
  GPIO_InitStruct.Pin = Snooze_Button_Pin;
 8000b30:	193b      	adds	r3, r7, r4
 8000b32:	2280      	movs	r2, #128	; 0x80
 8000b34:	0112      	lsls	r2, r2, #4
 8000b36:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000b38:	193b      	adds	r3, r7, r4
 8000b3a:	2200      	movs	r2, #0
 8000b3c:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000b3e:	193b      	adds	r3, r7, r4
 8000b40:	2201      	movs	r2, #1
 8000b42:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(Snooze_Button_GPIO_Port, &GPIO_InitStruct);
 8000b44:	193a      	adds	r2, r7, r4
 8000b46:	23a0      	movs	r3, #160	; 0xa0
 8000b48:	05db      	lsls	r3, r3, #23
 8000b4a:	0011      	movs	r1, r2
 8000b4c:	0018      	movs	r0, r3
 8000b4e:	f001 f9fd 	bl	8001f4c <HAL_GPIO_Init>

  /*Configure GPIO pin : Shift_Data_In_Pin */
  GPIO_InitStruct.Pin = Shift_Data_In_Pin;
 8000b52:	0021      	movs	r1, r4
 8000b54:	187b      	adds	r3, r7, r1
 8000b56:	2280      	movs	r2, #128	; 0x80
 8000b58:	0212      	lsls	r2, r2, #8
 8000b5a:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b5c:	187b      	adds	r3, r7, r1
 8000b5e:	2201      	movs	r2, #1
 8000b60:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b62:	187b      	adds	r3, r7, r1
 8000b64:	2200      	movs	r2, #0
 8000b66:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b68:	187b      	adds	r3, r7, r1
 8000b6a:	2200      	movs	r2, #0
 8000b6c:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(Shift_Data_In_GPIO_Port, &GPIO_InitStruct);
 8000b6e:	187a      	adds	r2, r7, r1
 8000b70:	23a0      	movs	r3, #160	; 0xa0
 8000b72:	05db      	lsls	r3, r3, #23
 8000b74:	0011      	movs	r1, r2
 8000b76:	0018      	movs	r0, r3
 8000b78:	f001 f9e8 	bl	8001f4c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_1_IRQn, 1, 0);
 8000b7c:	2200      	movs	r2, #0
 8000b7e:	2101      	movs	r1, #1
 8000b80:	2005      	movs	r0, #5
 8000b82:	f001 f9b1 	bl	8001ee8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_1_IRQn);
 8000b86:	2005      	movs	r0, #5
 8000b88:	f001 f9c3 	bl	8001f12 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI2_3_IRQn, 0, 0);
 8000b8c:	2200      	movs	r2, #0
 8000b8e:	2100      	movs	r1, #0
 8000b90:	2006      	movs	r0, #6
 8000b92:	f001 f9a9 	bl	8001ee8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_3_IRQn);
 8000b96:	2006      	movs	r0, #6
 8000b98:	f001 f9bb 	bl	8001f12 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI4_15_IRQn, 0, 0);
 8000b9c:	2200      	movs	r2, #0
 8000b9e:	2100      	movs	r1, #0
 8000ba0:	2007      	movs	r0, #7
 8000ba2:	f001 f9a1 	bl	8001ee8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_15_IRQn);
 8000ba6:	2007      	movs	r0, #7
 8000ba8:	f001 f9b3 	bl	8001f12 <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000bac:	46c0      	nop			; (mov r8, r8)
 8000bae:	46bd      	mov	sp, r7
 8000bb0:	b00b      	add	sp, #44	; 0x2c
 8000bb2:	bd90      	pop	{r4, r7, pc}
 8000bb4:	40021000 	.word	0x40021000
 8000bb8:	50000400 	.word	0x50000400
 8000bbc:	50000800 	.word	0x50000800
 8000bc0:	50001400 	.word	0x50001400
 8000bc4:	00001063 	.word	0x00001063

08000bc8 <updateAndDisplayTime>:

/* USER CODE BEGIN 4 */

HAL_StatusTypeDef updateAndDisplayTime(void) {
 8000bc8:	b580      	push	{r7, lr}
 8000bca:	b082      	sub	sp, #8
 8000bcc:	af00      	add	r7, sp, #0

	HAL_StatusTypeDef halRet = HAL_OK;
 8000bce:	1dfb      	adds	r3, r7, #7
 8000bd0:	2200      	movs	r2, #0
 8000bd2:	701a      	strb	r2, [r3, #0]

	getRTCTime(&hrtc, &currTime, &currDate);
 8000bd4:	4a07      	ldr	r2, [pc, #28]	; (8000bf4 <updateAndDisplayTime+0x2c>)
 8000bd6:	4908      	ldr	r1, [pc, #32]	; (8000bf8 <updateAndDisplayTime+0x30>)
 8000bd8:	4b08      	ldr	r3, [pc, #32]	; (8000bfc <updateAndDisplayTime+0x34>)
 8000bda:	0018      	movs	r0, r3
 8000bdc:	f7ff fc3e 	bl	800045c <getRTCTime>
	sevSeg_updateDigits(&currTime);
 8000be0:	4b05      	ldr	r3, [pc, #20]	; (8000bf8 <updateAndDisplayTime+0x30>)
 8000be2:	0018      	movs	r0, r3
 8000be4:	f000 fd1e 	bl	8001624 <sevSeg_updateDigits>
//	}
//	else {
//		HAL_GPIO_WritePin(GPIOB, PMLED, GPIO_PIN_RESET);		// Else, it is A.M.
//	}

	return halRet;
 8000be8:	1dfb      	adds	r3, r7, #7
 8000bea:	781b      	ldrb	r3, [r3, #0]

}
 8000bec:	0018      	movs	r0, r3
 8000bee:	46bd      	mov	sp, r7
 8000bf0:	b002      	add	sp, #8
 8000bf2:	bd80      	pop	{r7, pc}
 8000bf4:	2000023c 	.word	0x2000023c
 8000bf8:	20000228 	.word	0x20000228
 8000bfc:	200000d0 	.word	0x200000d0

08000c00 <updateAndDisplayAlarm>:

HAL_StatusTypeDef updateAndDisplayAlarm(void) {
 8000c00:	b580      	push	{r7, lr}
 8000c02:	b082      	sub	sp, #8
 8000c04:	af00      	add	r7, sp, #0

	HAL_StatusTypeDef halRet = HAL_OK;
 8000c06:	1dfb      	adds	r3, r7, #7
 8000c08:	2200      	movs	r2, #0
 8000c0a:	701a      	strb	r2, [r3, #0]

	sevSeg_updateDigits(&userAlarmTime);
 8000c0c:	4b0d      	ldr	r3, [pc, #52]	; (8000c44 <updateAndDisplayAlarm+0x44>)
 8000c0e:	0018      	movs	r0, r3
 8000c10:	f000 fd08 	bl	8001624 <sevSeg_updateDigits>

	if(userAlarmTime.TimeFormat == RTC_HOURFORMAT12_PM) {			// If we are in the PM hours
 8000c14:	4b0b      	ldr	r3, [pc, #44]	; (8000c44 <updateAndDisplayAlarm+0x44>)
 8000c16:	78db      	ldrb	r3, [r3, #3]
 8000c18:	2b01      	cmp	r3, #1
 8000c1a:	d106      	bne.n	8000c2a <updateAndDisplayAlarm+0x2a>
		HAL_GPIO_WritePin(GPIOB, PMLED, GPIO_PIN_SET);			// Turn on PM LED
 8000c1c:	2180      	movs	r1, #128	; 0x80
 8000c1e:	4b0a      	ldr	r3, [pc, #40]	; (8000c48 <updateAndDisplayAlarm+0x48>)
 8000c20:	2201      	movs	r2, #1
 8000c22:	0018      	movs	r0, r3
 8000c24:	f001 fb13 	bl	800224e <HAL_GPIO_WritePin>
 8000c28:	e005      	b.n	8000c36 <updateAndDisplayAlarm+0x36>
	}
	else {
		HAL_GPIO_WritePin(GPIOB, PMLED, GPIO_PIN_RESET);		// Else, it is A.M.
 8000c2a:	2180      	movs	r1, #128	; 0x80
 8000c2c:	4b06      	ldr	r3, [pc, #24]	; (8000c48 <updateAndDisplayAlarm+0x48>)
 8000c2e:	2200      	movs	r2, #0
 8000c30:	0018      	movs	r0, r3
 8000c32:	f001 fb0c 	bl	800224e <HAL_GPIO_WritePin>
	}

	return halRet;
 8000c36:	1dfb      	adds	r3, r7, #7
 8000c38:	781b      	ldrb	r3, [r3, #0]

}
 8000c3a:	0018      	movs	r0, r3
 8000c3c:	46bd      	mov	sp, r7
 8000c3e:	b002      	add	sp, #8
 8000c40:	bd80      	pop	{r7, pc}
 8000c42:	46c0      	nop			; (mov r8, r8)
 8000c44:	20000268 	.word	0x20000268
 8000c48:	50000400 	.word	0x50000400

08000c4c <HAL_RTC_AlarmAEventCallback>:

void HAL_RTC_AlarmAEventCallback(RTC_HandleTypeDef *hrtc) {
 8000c4c:	b580      	push	{r7, lr}
 8000c4e:	b08c      	sub	sp, #48	; 0x30
 8000c50:	af00      	add	r7, sp, #0
 8000c52:	6078      	str	r0, [r7, #4]

	  printf("Enter current time minute increment interrupt\n\r");
 8000c54:	4b28      	ldr	r3, [pc, #160]	; (8000cf8 <HAL_RTC_AlarmAEventCallback+0xac>)
 8000c56:	0018      	movs	r0, r3
 8000c58:	f004 fbd2 	bl	8005400 <iprintf>

	  RTC_AlarmTypeDef sAlarm;
	  getRTCTime(hrtc, &currTime, &currDate);
 8000c5c:	4a27      	ldr	r2, [pc, #156]	; (8000cfc <HAL_RTC_AlarmAEventCallback+0xb0>)
 8000c5e:	4928      	ldr	r1, [pc, #160]	; (8000d00 <HAL_RTC_AlarmAEventCallback+0xb4>)
 8000c60:	687b      	ldr	r3, [r7, #4]
 8000c62:	0018      	movs	r0, r3
 8000c64:	f7ff fbfa 	bl	800045c <getRTCTime>

	  if(sAlarm.AlarmTime.Minutes>58) {
 8000c68:	2208      	movs	r2, #8
 8000c6a:	18bb      	adds	r3, r7, r2
 8000c6c:	785b      	ldrb	r3, [r3, #1]
 8000c6e:	2b3a      	cmp	r3, #58	; 0x3a
 8000c70:	d907      	bls.n	8000c82 <HAL_RTC_AlarmAEventCallback+0x36>
		sAlarm.AlarmTime.Minutes=0;
 8000c72:	18bb      	adds	r3, r7, r2
 8000c74:	2200      	movs	r2, #0
 8000c76:	705a      	strb	r2, [r3, #1]
		printf("Reset alarm time\n\r");
 8000c78:	4b22      	ldr	r3, [pc, #136]	; (8000d04 <HAL_RTC_AlarmAEventCallback+0xb8>)
 8000c7a:	0018      	movs	r0, r3
 8000c7c:	f004 fbc0 	bl	8005400 <iprintf>
 8000c80:	e006      	b.n	8000c90 <HAL_RTC_AlarmAEventCallback+0x44>
	  } else {
		sAlarm.AlarmTime.Minutes=sAlarm.AlarmTime.Minutes+1;
 8000c82:	2108      	movs	r1, #8
 8000c84:	187b      	adds	r3, r7, r1
 8000c86:	785b      	ldrb	r3, [r3, #1]
 8000c88:	3301      	adds	r3, #1
 8000c8a:	b2da      	uxtb	r2, r3
 8000c8c:	187b      	adds	r3, r7, r1
 8000c8e:	705a      	strb	r2, [r3, #1]
	  }
		while(HAL_RTC_SetAlarm_IT(hrtc, &sAlarm, FORMAT_BIN)!=HAL_OK){}
 8000c90:	46c0      	nop			; (mov r8, r8)
 8000c92:	2308      	movs	r3, #8
 8000c94:	18f9      	adds	r1, r7, r3
 8000c96:	687b      	ldr	r3, [r7, #4]
 8000c98:	2200      	movs	r2, #0
 8000c9a:	0018      	movs	r0, r3
 8000c9c:	f002 fc8c 	bl	80035b8 <HAL_RTC_SetAlarm_IT>
 8000ca0:	1e03      	subs	r3, r0, #0
 8000ca2:	d1f6      	bne.n	8000c92 <HAL_RTC_AlarmAEventCallback+0x46>

	  updateAndDisplayTime();
 8000ca4:	f7ff ff90 	bl	8000bc8 <updateAndDisplayTime>

	  printf("Current time: %u : %u : %u\n\r", currTime.Hours, currTime.Minutes, currTime.Seconds);
 8000ca8:	4b15      	ldr	r3, [pc, #84]	; (8000d00 <HAL_RTC_AlarmAEventCallback+0xb4>)
 8000caa:	781b      	ldrb	r3, [r3, #0]
 8000cac:	0019      	movs	r1, r3
 8000cae:	4b14      	ldr	r3, [pc, #80]	; (8000d00 <HAL_RTC_AlarmAEventCallback+0xb4>)
 8000cb0:	785b      	ldrb	r3, [r3, #1]
 8000cb2:	001a      	movs	r2, r3
 8000cb4:	4b12      	ldr	r3, [pc, #72]	; (8000d00 <HAL_RTC_AlarmAEventCallback+0xb4>)
 8000cb6:	789b      	ldrb	r3, [r3, #2]
 8000cb8:	4813      	ldr	r0, [pc, #76]	; (8000d08 <HAL_RTC_AlarmAEventCallback+0xbc>)
 8000cba:	f004 fba1 	bl	8005400 <iprintf>

	  // If alarm is enabled and current time matches user alarm time, set off the alarm.
	  if(userAlarmToggle && userAlarmTime.Hours == currTime.Hours
 8000cbe:	4b13      	ldr	r3, [pc, #76]	; (8000d0c <HAL_RTC_AlarmAEventCallback+0xc0>)
 8000cc0:	781b      	ldrb	r3, [r3, #0]
 8000cc2:	2b00      	cmp	r3, #0
 8000cc4:	d013      	beq.n	8000cee <HAL_RTC_AlarmAEventCallback+0xa2>
 8000cc6:	4b12      	ldr	r3, [pc, #72]	; (8000d10 <HAL_RTC_AlarmAEventCallback+0xc4>)
 8000cc8:	781a      	ldrb	r2, [r3, #0]
 8000cca:	4b0d      	ldr	r3, [pc, #52]	; (8000d00 <HAL_RTC_AlarmAEventCallback+0xb4>)
 8000ccc:	781b      	ldrb	r3, [r3, #0]
 8000cce:	429a      	cmp	r2, r3
 8000cd0:	d10d      	bne.n	8000cee <HAL_RTC_AlarmAEventCallback+0xa2>
			  && userAlarmTime.Minutes == currTime.Minutes && userAlarmTime.TimeFormat == currTime.TimeFormat) {
 8000cd2:	4b0f      	ldr	r3, [pc, #60]	; (8000d10 <HAL_RTC_AlarmAEventCallback+0xc4>)
 8000cd4:	785a      	ldrb	r2, [r3, #1]
 8000cd6:	4b0a      	ldr	r3, [pc, #40]	; (8000d00 <HAL_RTC_AlarmAEventCallback+0xb4>)
 8000cd8:	785b      	ldrb	r3, [r3, #1]
 8000cda:	429a      	cmp	r2, r3
 8000cdc:	d107      	bne.n	8000cee <HAL_RTC_AlarmAEventCallback+0xa2>
 8000cde:	4b0c      	ldr	r3, [pc, #48]	; (8000d10 <HAL_RTC_AlarmAEventCallback+0xc4>)
 8000ce0:	78da      	ldrb	r2, [r3, #3]
 8000ce2:	4b07      	ldr	r3, [pc, #28]	; (8000d00 <HAL_RTC_AlarmAEventCallback+0xb4>)
 8000ce4:	78db      	ldrb	r3, [r3, #3]
 8000ce6:	429a      	cmp	r2, r3
 8000ce8:	d101      	bne.n	8000cee <HAL_RTC_AlarmAEventCallback+0xa2>
		  userAlarmBeep();
 8000cea:	f000 f813 	bl	8000d14 <userAlarmBeep>
	  }

}
 8000cee:	46c0      	nop			; (mov r8, r8)
 8000cf0:	46bd      	mov	sp, r7
 8000cf2:	b00c      	add	sp, #48	; 0x30
 8000cf4:	bd80      	pop	{r7, pc}
 8000cf6:	46c0      	nop			; (mov r8, r8)
 8000cf8:	0800640c 	.word	0x0800640c
 8000cfc:	2000023c 	.word	0x2000023c
 8000d00:	20000228 	.word	0x20000228
 8000d04:	0800643c 	.word	0x0800643c
 8000d08:	08006450 	.word	0x08006450
 8000d0c:	200000cd 	.word	0x200000cd
 8000d10:	20000268 	.word	0x20000268

08000d14 <userAlarmBeep>:

void userAlarmBeep() {
 8000d14:	b580      	push	{r7, lr}
 8000d16:	b082      	sub	sp, #8
 8000d18:	af00      	add	r7, sp, #0

	HAL_TIM_Base_Stop(timerDelay);
 8000d1a:	4b29      	ldr	r3, [pc, #164]	; (8000dc0 <userAlarmBeep+0xac>)
 8000d1c:	681b      	ldr	r3, [r3, #0]
 8000d1e:	0018      	movs	r0, r3
 8000d20:	f002 ff68 	bl	8003bf4 <HAL_TIM_Base_Stop>
	HAL_TIM_Base_Start(timerDelay);						// Begin timer 16 counting (to 500 ms)
 8000d24:	4b26      	ldr	r3, [pc, #152]	; (8000dc0 <userAlarmBeep+0xac>)
 8000d26:	681b      	ldr	r3, [r3, #0]
 8000d28:	0018      	movs	r0, r3
 8000d2a:	f002 ff17 	bl	8003b5c <HAL_TIM_Base_Start>
	uint32_t timerVal = __HAL_TIM_GET_COUNTER(timerDelay);	// Get initial timer value to compare to
 8000d2e:	4b24      	ldr	r3, [pc, #144]	; (8000dc0 <userAlarmBeep+0xac>)
 8000d30:	681b      	ldr	r3, [r3, #0]
 8000d32:	681b      	ldr	r3, [r3, #0]
 8000d34:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000d36:	607b      	str	r3, [r7, #4]
	bool displayBlink = false;
 8000d38:	1cfb      	adds	r3, r7, #3
 8000d3a:	2200      	movs	r2, #0
 8000d3c:	701a      	strb	r2, [r3, #0]

	do {						// Beep buzzer and blink display until snooze button is pressed

		updateAndDisplayTime();				// Update to current time and display
 8000d3e:	f7ff ff43 	bl	8000bc8 <updateAndDisplayTime>

		if(__HAL_TIM_GET_COUNTER(timerDelay) - timerVal >= (65535 / 2)) {		// Use hardware timer to blink/beep display
 8000d42:	4b1f      	ldr	r3, [pc, #124]	; (8000dc0 <userAlarmBeep+0xac>)
 8000d44:	681b      	ldr	r3, [r3, #0]
 8000d46:	681b      	ldr	r3, [r3, #0]
 8000d48:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000d4a:	687b      	ldr	r3, [r7, #4]
 8000d4c:	1ad3      	subs	r3, r2, r3
 8000d4e:	4a1d      	ldr	r2, [pc, #116]	; (8000dc4 <userAlarmBeep+0xb0>)
 8000d50:	4293      	cmp	r3, r2
 8000d52:	d923      	bls.n	8000d9c <userAlarmBeep+0x88>

			sevSeg_setIntensity(timerPWM, sevSeg_intensityDuty[displayBlink]);	// Toggle 0% to 50% duty cycle
 8000d54:	4b1c      	ldr	r3, [pc, #112]	; (8000dc8 <userAlarmBeep+0xb4>)
 8000d56:	6818      	ldr	r0, [r3, #0]
 8000d58:	1cfb      	adds	r3, r7, #3
 8000d5a:	781b      	ldrb	r3, [r3, #0]
 8000d5c:	4a1b      	ldr	r2, [pc, #108]	; (8000dcc <userAlarmBeep+0xb8>)
 8000d5e:	5cd3      	ldrb	r3, [r2, r3]
 8000d60:	b29b      	uxth	r3, r3
 8000d62:	0019      	movs	r1, r3
 8000d64:	f000 fd10 	bl	8001788 <sevSeg_setIntensity>

			HAL_GPIO_TogglePin(GPIOB, buzzerPin);					// Toggle Buzzer
 8000d68:	2202      	movs	r2, #2
 8000d6a:	4b19      	ldr	r3, [pc, #100]	; (8000dd0 <userAlarmBeep+0xbc>)
 8000d6c:	0011      	movs	r1, r2
 8000d6e:	0018      	movs	r0, r3
 8000d70:	f001 fa8a 	bl	8002288 <HAL_GPIO_TogglePin>

			timerVal = __HAL_TIM_GET_COUNTER(timerDelay);				// Update timer value
 8000d74:	4b12      	ldr	r3, [pc, #72]	; (8000dc0 <userAlarmBeep+0xac>)
 8000d76:	681b      	ldr	r3, [r3, #0]
 8000d78:	681b      	ldr	r3, [r3, #0]
 8000d7a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000d7c:	607b      	str	r3, [r7, #4]

			displayBlink = !displayBlink;							// Toggle display blink counter
 8000d7e:	1cfb      	adds	r3, r7, #3
 8000d80:	781b      	ldrb	r3, [r3, #0]
 8000d82:	1e5a      	subs	r2, r3, #1
 8000d84:	4193      	sbcs	r3, r2
 8000d86:	b2db      	uxtb	r3, r3
 8000d88:	2201      	movs	r2, #1
 8000d8a:	4053      	eors	r3, r2
 8000d8c:	b2db      	uxtb	r3, r3
 8000d8e:	001a      	movs	r2, r3
 8000d90:	1cfb      	adds	r3, r7, #3
 8000d92:	701a      	strb	r2, [r3, #0]
 8000d94:	781a      	ldrb	r2, [r3, #0]
 8000d96:	2101      	movs	r1, #1
 8000d98:	400a      	ands	r2, r1
 8000d9a:	701a      	strb	r2, [r3, #0]

			//printf("Display Blink = %u\n\r", displayBlink);

		}

	} while(capTouchTrigger(snoozeButtonPin));
 8000d9c:	2380      	movs	r3, #128	; 0x80
 8000d9e:	011b      	lsls	r3, r3, #4
 8000da0:	b2db      	uxtb	r3, r3
 8000da2:	0018      	movs	r0, r3
 8000da4:	f7ff fb70 	bl	8000488 <capTouchTrigger>
 8000da8:	1e03      	subs	r3, r0, #0
 8000daa:	d1c8      	bne.n	8000d3e <userAlarmBeep+0x2a>

	HAL_TIM_Base_Stop(timerDelay);
 8000dac:	4b04      	ldr	r3, [pc, #16]	; (8000dc0 <userAlarmBeep+0xac>)
 8000dae:	681b      	ldr	r3, [r3, #0]
 8000db0:	0018      	movs	r0, r3
 8000db2:	f002 ff1f 	bl	8003bf4 <HAL_TIM_Base_Stop>

}
 8000db6:	46c0      	nop			; (mov r8, r8)
 8000db8:	46bd      	mov	sp, r7
 8000dba:	b002      	add	sp, #8
 8000dbc:	bd80      	pop	{r7, pc}
 8000dbe:	46c0      	nop			; (mov r8, r8)
 8000dc0:	20000024 	.word	0x20000024
 8000dc4:	00007ffe 	.word	0x00007ffe
 8000dc8:	20000020 	.word	0x20000020
 8000dcc:	08006758 	.word	0x08006758
 8000dd0:	50000400 	.word	0x50000400

08000dd4 <HAL_GPIO_EXTI_Falling_Callback>:

void HAL_GPIO_EXTI_Falling_Callback(uint16_t GPIO_Pin) {
 8000dd4:	b5b0      	push	{r4, r5, r7, lr}
 8000dd6:	b084      	sub	sp, #16
 8000dd8:	af00      	add	r7, sp, #0
 8000dda:	0002      	movs	r2, r0
 8000ddc:	1dbb      	adds	r3, r7, #6
 8000dde:	801a      	strh	r2, [r3, #0]

	HAL_StatusTypeDef halRet;					// Flag for printing interrupt status

	if(GPIO_Pin == displayButtonPin) {
 8000de0:	2201      	movs	r2, #1
 8000de2:	1dbb      	adds	r3, r7, #6
 8000de4:	881b      	ldrh	r3, [r3, #0]
 8000de6:	4293      	cmp	r3, r2
 8000de8:	d113      	bne.n	8000e12 <HAL_GPIO_EXTI_Falling_Callback+0x3e>
		halRet = displayButtonISR();
 8000dea:	250f      	movs	r5, #15
 8000dec:	197c      	adds	r4, r7, r5
 8000dee:	f000 f88f 	bl	8000f10 <displayButtonISR>
 8000df2:	0003      	movs	r3, r0
 8000df4:	7023      	strb	r3, [r4, #0]
		if (halRet != HAL_OK) {
 8000df6:	197b      	adds	r3, r7, r5
 8000df8:	781b      	ldrb	r3, [r3, #0]
 8000dfa:	2b00      	cmp	r3, #0
 8000dfc:	d004      	beq.n	8000e08 <HAL_GPIO_EXTI_Falling_Callback+0x34>
			printf("Error toggling display.\n\r");
 8000dfe:	4b3a      	ldr	r3, [pc, #232]	; (8000ee8 <HAL_GPIO_EXTI_Falling_Callback+0x114>)
 8000e00:	0018      	movs	r0, r3
 8000e02:	f004 fafd 	bl	8005400 <iprintf>
	}
	else {			//Code should never reach here, but do nothing if it does.
		__NOP();
	}

}
 8000e06:	e06a      	b.n	8000ede <HAL_GPIO_EXTI_Falling_Callback+0x10a>
			printf("Display intensity toggled.\n\r");
 8000e08:	4b38      	ldr	r3, [pc, #224]	; (8000eec <HAL_GPIO_EXTI_Falling_Callback+0x118>)
 8000e0a:	0018      	movs	r0, r3
 8000e0c:	f004 faf8 	bl	8005400 <iprintf>
}
 8000e10:	e065      	b.n	8000ede <HAL_GPIO_EXTI_Falling_Callback+0x10a>
	else if(GPIO_Pin == alarmEnableButtonPin) {
 8000e12:	2240      	movs	r2, #64	; 0x40
 8000e14:	1dbb      	adds	r3, r7, #6
 8000e16:	881b      	ldrh	r3, [r3, #0]
 8000e18:	4293      	cmp	r3, r2
 8000e1a:	d113      	bne.n	8000e44 <HAL_GPIO_EXTI_Falling_Callback+0x70>
		halRet = alarmEnableISR();
 8000e1c:	250f      	movs	r5, #15
 8000e1e:	197c      	adds	r4, r7, r5
 8000e20:	f000 f8b2 	bl	8000f88 <alarmEnableISR>
 8000e24:	0003      	movs	r3, r0
 8000e26:	7023      	strb	r3, [r4, #0]
		if (halRet != HAL_OK) {
 8000e28:	197b      	adds	r3, r7, r5
 8000e2a:	781b      	ldrb	r3, [r3, #0]
 8000e2c:	2b00      	cmp	r3, #0
 8000e2e:	d004      	beq.n	8000e3a <HAL_GPIO_EXTI_Falling_Callback+0x66>
			printf("Error toggling user alarm.\n\r");
 8000e30:	4b2f      	ldr	r3, [pc, #188]	; (8000ef0 <HAL_GPIO_EXTI_Falling_Callback+0x11c>)
 8000e32:	0018      	movs	r0, r3
 8000e34:	f004 fae4 	bl	8005400 <iprintf>
}
 8000e38:	e051      	b.n	8000ede <HAL_GPIO_EXTI_Falling_Callback+0x10a>
			printf("User alarm toggled.\n\r");
 8000e3a:	4b2e      	ldr	r3, [pc, #184]	; (8000ef4 <HAL_GPIO_EXTI_Falling_Callback+0x120>)
 8000e3c:	0018      	movs	r0, r3
 8000e3e:	f004 fadf 	bl	8005400 <iprintf>
}
 8000e42:	e04c      	b.n	8000ede <HAL_GPIO_EXTI_Falling_Callback+0x10a>
	else if(GPIO_Pin == alarmSetButtonPin) {
 8000e44:	2202      	movs	r2, #2
 8000e46:	1dbb      	adds	r3, r7, #6
 8000e48:	881b      	ldrh	r3, [r3, #0]
 8000e4a:	4293      	cmp	r3, r2
 8000e4c:	d113      	bne.n	8000e76 <HAL_GPIO_EXTI_Falling_Callback+0xa2>
		halRet = alarmSetISR();
 8000e4e:	250f      	movs	r5, #15
 8000e50:	197c      	adds	r4, r7, r5
 8000e52:	f000 f8e7 	bl	8001024 <alarmSetISR>
 8000e56:	0003      	movs	r3, r0
 8000e58:	7023      	strb	r3, [r4, #0]
		if (halRet != HAL_OK) {
 8000e5a:	197b      	adds	r3, r7, r5
 8000e5c:	781b      	ldrb	r3, [r3, #0]
 8000e5e:	2b00      	cmp	r3, #0
 8000e60:	d004      	beq.n	8000e6c <HAL_GPIO_EXTI_Falling_Callback+0x98>
			printf("Error setting user alarm.\n\r");
 8000e62:	4b25      	ldr	r3, [pc, #148]	; (8000ef8 <HAL_GPIO_EXTI_Falling_Callback+0x124>)
 8000e64:	0018      	movs	r0, r3
 8000e66:	f004 facb 	bl	8005400 <iprintf>
}
 8000e6a:	e038      	b.n	8000ede <HAL_GPIO_EXTI_Falling_Callback+0x10a>
			printf("User alarm set.\n\r");
 8000e6c:	4b23      	ldr	r3, [pc, #140]	; (8000efc <HAL_GPIO_EXTI_Falling_Callback+0x128>)
 8000e6e:	0018      	movs	r0, r3
 8000e70:	f004 fac6 	bl	8005400 <iprintf>
}
 8000e74:	e033      	b.n	8000ede <HAL_GPIO_EXTI_Falling_Callback+0x10a>
	else if(GPIO_Pin == hourSetButtonPin) {
 8000e76:	2220      	movs	r2, #32
 8000e78:	1dbb      	adds	r3, r7, #6
 8000e7a:	881b      	ldrh	r3, [r3, #0]
 8000e7c:	4293      	cmp	r3, r2
 8000e7e:	d113      	bne.n	8000ea8 <HAL_GPIO_EXTI_Falling_Callback+0xd4>
		halRet = hourSetISR();
 8000e80:	250f      	movs	r5, #15
 8000e82:	197c      	adds	r4, r7, r5
 8000e84:	f000 f958 	bl	8001138 <hourSetISR>
 8000e88:	0003      	movs	r3, r0
 8000e8a:	7023      	strb	r3, [r4, #0]
		if (halRet != HAL_OK) {
 8000e8c:	197b      	adds	r3, r7, r5
 8000e8e:	781b      	ldrb	r3, [r3, #0]
 8000e90:	2b00      	cmp	r3, #0
 8000e92:	d004      	beq.n	8000e9e <HAL_GPIO_EXTI_Falling_Callback+0xca>
			printf("Error incrementing hour.\n\r");
 8000e94:	4b1a      	ldr	r3, [pc, #104]	; (8000f00 <HAL_GPIO_EXTI_Falling_Callback+0x12c>)
 8000e96:	0018      	movs	r0, r3
 8000e98:	f004 fab2 	bl	8005400 <iprintf>
}
 8000e9c:	e01f      	b.n	8000ede <HAL_GPIO_EXTI_Falling_Callback+0x10a>
			printf("Hour increment ISR success.\n\r");
 8000e9e:	4b19      	ldr	r3, [pc, #100]	; (8000f04 <HAL_GPIO_EXTI_Falling_Callback+0x130>)
 8000ea0:	0018      	movs	r0, r3
 8000ea2:	f004 faad 	bl	8005400 <iprintf>
}
 8000ea6:	e01a      	b.n	8000ede <HAL_GPIO_EXTI_Falling_Callback+0x10a>
	else if(GPIO_Pin == minuteSetButtonPin) {
 8000ea8:	2380      	movs	r3, #128	; 0x80
 8000eaa:	015b      	lsls	r3, r3, #5
 8000eac:	1dba      	adds	r2, r7, #6
 8000eae:	8812      	ldrh	r2, [r2, #0]
 8000eb0:	429a      	cmp	r2, r3
 8000eb2:	d113      	bne.n	8000edc <HAL_GPIO_EXTI_Falling_Callback+0x108>
		halRet = minuteSetISR();
 8000eb4:	250f      	movs	r5, #15
 8000eb6:	197c      	adds	r4, r7, r5
 8000eb8:	f000 f9d0 	bl	800125c <minuteSetISR>
 8000ebc:	0003      	movs	r3, r0
 8000ebe:	7023      	strb	r3, [r4, #0]
		if (halRet != HAL_OK) {
 8000ec0:	197b      	adds	r3, r7, r5
 8000ec2:	781b      	ldrb	r3, [r3, #0]
 8000ec4:	2b00      	cmp	r3, #0
 8000ec6:	d004      	beq.n	8000ed2 <HAL_GPIO_EXTI_Falling_Callback+0xfe>
			printf("Error incrementing minute.\n\r");
 8000ec8:	4b0f      	ldr	r3, [pc, #60]	; (8000f08 <HAL_GPIO_EXTI_Falling_Callback+0x134>)
 8000eca:	0018      	movs	r0, r3
 8000ecc:	f004 fa98 	bl	8005400 <iprintf>
}
 8000ed0:	e005      	b.n	8000ede <HAL_GPIO_EXTI_Falling_Callback+0x10a>
			printf("Minute increment ISR success.\n\r");
 8000ed2:	4b0e      	ldr	r3, [pc, #56]	; (8000f0c <HAL_GPIO_EXTI_Falling_Callback+0x138>)
 8000ed4:	0018      	movs	r0, r3
 8000ed6:	f004 fa93 	bl	8005400 <iprintf>
}
 8000eda:	e000      	b.n	8000ede <HAL_GPIO_EXTI_Falling_Callback+0x10a>
		__NOP();
 8000edc:	46c0      	nop			; (mov r8, r8)
}
 8000ede:	46c0      	nop			; (mov r8, r8)
 8000ee0:	46bd      	mov	sp, r7
 8000ee2:	b004      	add	sp, #16
 8000ee4:	bdb0      	pop	{r4, r5, r7, pc}
 8000ee6:	46c0      	nop			; (mov r8, r8)
 8000ee8:	08006470 	.word	0x08006470
 8000eec:	0800648c 	.word	0x0800648c
 8000ef0:	080064ac 	.word	0x080064ac
 8000ef4:	080064cc 	.word	0x080064cc
 8000ef8:	080064e4 	.word	0x080064e4
 8000efc:	08006500 	.word	0x08006500
 8000f00:	08006514 	.word	0x08006514
 8000f04:	08006530 	.word	0x08006530
 8000f08:	08006550 	.word	0x08006550
 8000f0c:	08006570 	.word	0x08006570

08000f10 <displayButtonISR>:

HAL_StatusTypeDef displayButtonISR(void) {
 8000f10:	b580      	push	{r7, lr}
 8000f12:	b082      	sub	sp, #8
 8000f14:	af00      	add	r7, sp, #0

	printf("Entered display toggle ISR\n\r");
 8000f16:	4b17      	ldr	r3, [pc, #92]	; (8000f74 <displayButtonISR+0x64>)
 8000f18:	0018      	movs	r0, r3
 8000f1a:	f004 fa71 	bl	8005400 <iprintf>
	HAL_StatusTypeDef halRet = HAL_OK;
 8000f1e:	1dfb      	adds	r3, r7, #7
 8000f20:	2200      	movs	r2, #0
 8000f22:	701a      	strb	r2, [r3, #0]

	updateAndDisplayTime();
 8000f24:	f7ff fe50 	bl	8000bc8 <updateAndDisplayTime>

	sevSeg_setIntensity(timerPWM, sevSeg_intensityDuty[displayToggle]);		//Turn display to proper duty cycle
 8000f28:	4b13      	ldr	r3, [pc, #76]	; (8000f78 <displayButtonISR+0x68>)
 8000f2a:	681a      	ldr	r2, [r3, #0]
 8000f2c:	4b13      	ldr	r3, [pc, #76]	; (8000f7c <displayButtonISR+0x6c>)
 8000f2e:	781b      	ldrb	r3, [r3, #0]
 8000f30:	0019      	movs	r1, r3
 8000f32:	4b13      	ldr	r3, [pc, #76]	; (8000f80 <displayButtonISR+0x70>)
 8000f34:	5c5b      	ldrb	r3, [r3, r1]
 8000f36:	b29b      	uxth	r3, r3
 8000f38:	0019      	movs	r1, r3
 8000f3a:	0010      	movs	r0, r2
 8000f3c:	f000 fc24 	bl	8001788 <sevSeg_setIntensity>

	if(displayToggle >= 2) {			// Increment display toggle or reset back down to 0;
 8000f40:	4b0e      	ldr	r3, [pc, #56]	; (8000f7c <displayButtonISR+0x6c>)
 8000f42:	781b      	ldrb	r3, [r3, #0]
 8000f44:	2b01      	cmp	r3, #1
 8000f46:	d909      	bls.n	8000f5c <displayButtonISR+0x4c>
		displayToggle = 0;
 8000f48:	4b0c      	ldr	r3, [pc, #48]	; (8000f7c <displayButtonISR+0x6c>)
 8000f4a:	2200      	movs	r2, #0
 8000f4c:	701a      	strb	r2, [r3, #0]
		HAL_GPIO_WritePin(GPIOB, PMLED, GPIO_PIN_RESET);		// If display is off, turn off AM/PM LED
 8000f4e:	2180      	movs	r1, #128	; 0x80
 8000f50:	4b0c      	ldr	r3, [pc, #48]	; (8000f84 <displayButtonISR+0x74>)
 8000f52:	2200      	movs	r2, #0
 8000f54:	0018      	movs	r0, r3
 8000f56:	f001 f97a 	bl	800224e <HAL_GPIO_WritePin>
 8000f5a:	e005      	b.n	8000f68 <displayButtonISR+0x58>
	} else {
		displayToggle++;
 8000f5c:	4b07      	ldr	r3, [pc, #28]	; (8000f7c <displayButtonISR+0x6c>)
 8000f5e:	781b      	ldrb	r3, [r3, #0]
 8000f60:	3301      	adds	r3, #1
 8000f62:	b2da      	uxtb	r2, r3
 8000f64:	4b05      	ldr	r3, [pc, #20]	; (8000f7c <displayButtonISR+0x6c>)
 8000f66:	701a      	strb	r2, [r3, #0]
	}

	return halRet;				// Return HAL status
 8000f68:	1dfb      	adds	r3, r7, #7
 8000f6a:	781b      	ldrb	r3, [r3, #0]

}
 8000f6c:	0018      	movs	r0, r3
 8000f6e:	46bd      	mov	sp, r7
 8000f70:	b002      	add	sp, #8
 8000f72:	bd80      	pop	{r7, pc}
 8000f74:	08006590 	.word	0x08006590
 8000f78:	20000020 	.word	0x20000020
 8000f7c:	200000cc 	.word	0x200000cc
 8000f80:	08006758 	.word	0x08006758
 8000f84:	50000400 	.word	0x50000400

08000f88 <alarmEnableISR>:

HAL_StatusTypeDef alarmEnableISR(void) {
 8000f88:	b580      	push	{r7, lr}
 8000f8a:	b082      	sub	sp, #8
 8000f8c:	af00      	add	r7, sp, #0

	printf("Entered alarm toggle ISR\n\r");
 8000f8e:	4b1f      	ldr	r3, [pc, #124]	; (800100c <alarmEnableISR+0x84>)
 8000f90:	0018      	movs	r0, r3
 8000f92:	f004 fa35 	bl	8005400 <iprintf>
	HAL_StatusTypeDef halRet = HAL_OK;
 8000f96:	1dfb      	adds	r3, r7, #7
 8000f98:	2200      	movs	r2, #0
 8000f9a:	701a      	strb	r2, [r3, #0]

	if(!userAlarmToggle) {					// If alarm is disabled, enable it.
 8000f9c:	4b1c      	ldr	r3, [pc, #112]	; (8001010 <alarmEnableISR+0x88>)
 8000f9e:	781b      	ldrb	r3, [r3, #0]
 8000fa0:	2201      	movs	r2, #1
 8000fa2:	4053      	eors	r3, r2
 8000fa4:	b2db      	uxtb	r3, r3
 8000fa6:	2b00      	cmp	r3, #0
 8000fa8:	d015      	beq.n	8000fd6 <alarmEnableISR+0x4e>

		HAL_GPIO_WritePin(GPIOB, alarmLED, GPIO_PIN_SET);			// Turn on alarm LED
 8000faa:	2380      	movs	r3, #128	; 0x80
 8000fac:	005b      	lsls	r3, r3, #1
 8000fae:	4819      	ldr	r0, [pc, #100]	; (8001014 <alarmEnableISR+0x8c>)
 8000fb0:	2201      	movs	r2, #1
 8000fb2:	0019      	movs	r1, r3
 8000fb4:	f001 f94b 	bl	800224e <HAL_GPIO_WritePin>
		userAlarmToggle = true;								// Toggle internal flag to true
 8000fb8:	4b15      	ldr	r3, [pc, #84]	; (8001010 <alarmEnableISR+0x88>)
 8000fba:	2201      	movs	r2, #1
 8000fbc:	701a      	strb	r2, [r3, #0]

		printf("User alarm set to: %u:%u:%u.\n\r", userAlarmTime.Hours,
 8000fbe:	4b16      	ldr	r3, [pc, #88]	; (8001018 <alarmEnableISR+0x90>)
 8000fc0:	781b      	ldrb	r3, [r3, #0]
 8000fc2:	0019      	movs	r1, r3
								userAlarmTime.Minutes, userAlarmTime.Seconds);
 8000fc4:	4b14      	ldr	r3, [pc, #80]	; (8001018 <alarmEnableISR+0x90>)
 8000fc6:	785b      	ldrb	r3, [r3, #1]
		printf("User alarm set to: %u:%u:%u.\n\r", userAlarmTime.Hours,
 8000fc8:	001a      	movs	r2, r3
								userAlarmTime.Minutes, userAlarmTime.Seconds);
 8000fca:	4b13      	ldr	r3, [pc, #76]	; (8001018 <alarmEnableISR+0x90>)
 8000fcc:	789b      	ldrb	r3, [r3, #2]
		printf("User alarm set to: %u:%u:%u.\n\r", userAlarmTime.Hours,
 8000fce:	4813      	ldr	r0, [pc, #76]	; (800101c <alarmEnableISR+0x94>)
 8000fd0:	f004 fa16 	bl	8005400 <iprintf>
 8000fd4:	e013      	b.n	8000ffe <alarmEnableISR+0x76>

	}
	else if (userAlarmToggle) {				// If alarm is enabled, disable it.
 8000fd6:	4b0e      	ldr	r3, [pc, #56]	; (8001010 <alarmEnableISR+0x88>)
 8000fd8:	781b      	ldrb	r3, [r3, #0]
 8000fda:	2b00      	cmp	r3, #0
 8000fdc:	d00e      	beq.n	8000ffc <alarmEnableISR+0x74>

		HAL_GPIO_WritePin(GPIOB, alarmLED, GPIO_PIN_RESET);			// Turn off alarm LED
 8000fde:	2380      	movs	r3, #128	; 0x80
 8000fe0:	005b      	lsls	r3, r3, #1
 8000fe2:	480c      	ldr	r0, [pc, #48]	; (8001014 <alarmEnableISR+0x8c>)
 8000fe4:	2200      	movs	r2, #0
 8000fe6:	0019      	movs	r1, r3
 8000fe8:	f001 f931 	bl	800224e <HAL_GPIO_WritePin>
		userAlarmToggle = false;							// Toggle internal flag to false
 8000fec:	4b08      	ldr	r3, [pc, #32]	; (8001010 <alarmEnableISR+0x88>)
 8000fee:	2200      	movs	r2, #0
 8000ff0:	701a      	strb	r2, [r3, #0]

		printf("User alarm disabled.\n\r");
 8000ff2:	4b0b      	ldr	r3, [pc, #44]	; (8001020 <alarmEnableISR+0x98>)
 8000ff4:	0018      	movs	r0, r3
 8000ff6:	f004 fa03 	bl	8005400 <iprintf>
 8000ffa:	e000      	b.n	8000ffe <alarmEnableISR+0x76>
	}
	else {
		__NOP();							//Code should never reach here.
 8000ffc:	46c0      	nop			; (mov r8, r8)
	}

	return halRet;
 8000ffe:	1dfb      	adds	r3, r7, #7
 8001000:	781b      	ldrb	r3, [r3, #0]

}
 8001002:	0018      	movs	r0, r3
 8001004:	46bd      	mov	sp, r7
 8001006:	b002      	add	sp, #8
 8001008:	bd80      	pop	{r7, pc}
 800100a:	46c0      	nop			; (mov r8, r8)
 800100c:	080065b0 	.word	0x080065b0
 8001010:	200000cd 	.word	0x200000cd
 8001014:	50000400 	.word	0x50000400
 8001018:	20000268 	.word	0x20000268
 800101c:	080065cc 	.word	0x080065cc
 8001020:	080065ec 	.word	0x080065ec

08001024 <alarmSetISR>:

HAL_StatusTypeDef alarmSetISR(void) {
 8001024:	b580      	push	{r7, lr}
 8001026:	b082      	sub	sp, #8
 8001028:	af00      	add	r7, sp, #0

	printf("Enter user alarm set ISR.\n\r");
 800102a:	4b3b      	ldr	r3, [pc, #236]	; (8001118 <alarmSetISR+0xf4>)
 800102c:	0018      	movs	r0, r3
 800102e:	f004 f9e7 	bl	8005400 <iprintf>

	printf("User alarm currently set to %u:%u:%u.\n\r", userAlarmTime.Hours,
 8001032:	4b3a      	ldr	r3, [pc, #232]	; (800111c <alarmSetISR+0xf8>)
 8001034:	781b      	ldrb	r3, [r3, #0]
 8001036:	0019      	movs	r1, r3
			userAlarmTime.Minutes, userAlarmTime.Seconds);
 8001038:	4b38      	ldr	r3, [pc, #224]	; (800111c <alarmSetISR+0xf8>)
 800103a:	785b      	ldrb	r3, [r3, #1]
	printf("User alarm currently set to %u:%u:%u.\n\r", userAlarmTime.Hours,
 800103c:	001a      	movs	r2, r3
			userAlarmTime.Minutes, userAlarmTime.Seconds);
 800103e:	4b37      	ldr	r3, [pc, #220]	; (800111c <alarmSetISR+0xf8>)
 8001040:	789b      	ldrb	r3, [r3, #2]
	printf("User alarm currently set to %u:%u:%u.\n\r", userAlarmTime.Hours,
 8001042:	4837      	ldr	r0, [pc, #220]	; (8001120 <alarmSetISR+0xfc>)
 8001044:	f004 f9dc 	bl	8005400 <iprintf>

	HAL_StatusTypeDef halRet = HAL_OK;
 8001048:	1cbb      	adds	r3, r7, #2
 800104a:	2200      	movs	r2, #0
 800104c:	701a      	strb	r2, [r3, #0]

	HAL_TIM_Base_Stop(timerDelay);
 800104e:	4b35      	ldr	r3, [pc, #212]	; (8001124 <alarmSetISR+0x100>)
 8001050:	681b      	ldr	r3, [r3, #0]
 8001052:	0018      	movs	r0, r3
 8001054:	f002 fdce 	bl	8003bf4 <HAL_TIM_Base_Stop>
	HAL_TIM_Base_Start(timerDelay);						// Begin timer 16 counting (to 500 ms)
 8001058:	4b32      	ldr	r3, [pc, #200]	; (8001124 <alarmSetISR+0x100>)
 800105a:	681b      	ldr	r3, [r3, #0]
 800105c:	0018      	movs	r0, r3
 800105e:	f002 fd7d 	bl	8003b5c <HAL_TIM_Base_Start>
	uint32_t timerVal = __HAL_TIM_GET_COUNTER(timerDelay);	// Get initial timer value to compare to
 8001062:	4b30      	ldr	r3, [pc, #192]	; (8001124 <alarmSetISR+0x100>)
 8001064:	681b      	ldr	r3, [r3, #0]
 8001066:	681b      	ldr	r3, [r3, #0]
 8001068:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800106a:	607b      	str	r3, [r7, #4]
	bool displayBlink = false;
 800106c:	1cfb      	adds	r3, r7, #3
 800106e:	2200      	movs	r2, #0
 8001070:	701a      	strb	r2, [r3, #0]

	do {											// while the alarm set button is not held down, blink display.

		updateAndDisplayAlarm();
 8001072:	f7ff fdc5 	bl	8000c00 <updateAndDisplayAlarm>

		if(__HAL_TIM_GET_COUNTER(timerDelay) - timerVal >= (65536 / 2)) {
 8001076:	4b2b      	ldr	r3, [pc, #172]	; (8001124 <alarmSetISR+0x100>)
 8001078:	681b      	ldr	r3, [r3, #0]
 800107a:	681b      	ldr	r3, [r3, #0]
 800107c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800107e:	687b      	ldr	r3, [r7, #4]
 8001080:	1ad2      	subs	r2, r2, r3
 8001082:	2380      	movs	r3, #128	; 0x80
 8001084:	021b      	lsls	r3, r3, #8
 8001086:	429a      	cmp	r2, r3
 8001088:	d31d      	bcc.n	80010c6 <alarmSetISR+0xa2>

			sevSeg_setIntensity (timerPWM, sevSeg_intensityDuty[displayBlink]);		// Initialize to whatever duty cycle
 800108a:	4b27      	ldr	r3, [pc, #156]	; (8001128 <alarmSetISR+0x104>)
 800108c:	6818      	ldr	r0, [r3, #0]
 800108e:	1cfb      	adds	r3, r7, #3
 8001090:	781b      	ldrb	r3, [r3, #0]
 8001092:	4a26      	ldr	r2, [pc, #152]	; (800112c <alarmSetISR+0x108>)
 8001094:	5cd3      	ldrb	r3, [r2, r3]
 8001096:	b29b      	uxth	r3, r3
 8001098:	0019      	movs	r1, r3
 800109a:	f000 fb75 	bl	8001788 <sevSeg_setIntensity>

			timerVal = __HAL_TIM_GET_COUNTER(timerDelay);
 800109e:	4b21      	ldr	r3, [pc, #132]	; (8001124 <alarmSetISR+0x100>)
 80010a0:	681b      	ldr	r3, [r3, #0]
 80010a2:	681b      	ldr	r3, [r3, #0]
 80010a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80010a6:	607b      	str	r3, [r7, #4]
			displayBlink = !displayBlink;
 80010a8:	1cfb      	adds	r3, r7, #3
 80010aa:	781b      	ldrb	r3, [r3, #0]
 80010ac:	1e5a      	subs	r2, r3, #1
 80010ae:	4193      	sbcs	r3, r2
 80010b0:	b2db      	uxtb	r3, r3
 80010b2:	2201      	movs	r2, #1
 80010b4:	4053      	eors	r3, r2
 80010b6:	b2db      	uxtb	r3, r3
 80010b8:	001a      	movs	r2, r3
 80010ba:	1cfb      	adds	r3, r7, #3
 80010bc:	701a      	strb	r2, [r3, #0]
 80010be:	781a      	ldrb	r2, [r3, #0]
 80010c0:	2101      	movs	r1, #1
 80010c2:	400a      	ands	r2, r1
 80010c4:	701a      	strb	r2, [r3, #0]

		}

	}while(HAL_GPIO_ReadPin(GPIOA, alarmSetButtonPin) == GPIO_PIN_RESET);
 80010c6:	2202      	movs	r2, #2
 80010c8:	23a0      	movs	r3, #160	; 0xa0
 80010ca:	05db      	lsls	r3, r3, #23
 80010cc:	0011      	movs	r1, r2
 80010ce:	0018      	movs	r0, r3
 80010d0:	f001 f8a0 	bl	8002214 <HAL_GPIO_ReadPin>
 80010d4:	1e03      	subs	r3, r0, #0
 80010d6:	d0cc      	beq.n	8001072 <alarmSetISR+0x4e>

	sevSeg_setIntensity(timerPWM, sevSeg_intensityDuty[1]);			// Turn display back to full intensity
 80010d8:	4b13      	ldr	r3, [pc, #76]	; (8001128 <alarmSetISR+0x104>)
 80010da:	681b      	ldr	r3, [r3, #0]
 80010dc:	225a      	movs	r2, #90	; 0x5a
 80010de:	b292      	uxth	r2, r2
 80010e0:	0011      	movs	r1, r2
 80010e2:	0018      	movs	r0, r3
 80010e4:	f000 fb50 	bl	8001788 <sevSeg_setIntensity>

	HAL_TIM_Base_Stop(timerDelay);
 80010e8:	4b0e      	ldr	r3, [pc, #56]	; (8001124 <alarmSetISR+0x100>)
 80010ea:	681b      	ldr	r3, [r3, #0]
 80010ec:	0018      	movs	r0, r3
 80010ee:	f002 fd81 	bl	8003bf4 <HAL_TIM_Base_Stop>

	updateAndDisplayTime();
 80010f2:	f7ff fd69 	bl	8000bc8 <updateAndDisplayTime>
	printf("Current time back to %u:%u:%u.\n\r", currTime.Hours, currTime.Minutes, currTime.Seconds);
 80010f6:	4b0e      	ldr	r3, [pc, #56]	; (8001130 <alarmSetISR+0x10c>)
 80010f8:	781b      	ldrb	r3, [r3, #0]
 80010fa:	0019      	movs	r1, r3
 80010fc:	4b0c      	ldr	r3, [pc, #48]	; (8001130 <alarmSetISR+0x10c>)
 80010fe:	785b      	ldrb	r3, [r3, #1]
 8001100:	001a      	movs	r2, r3
 8001102:	4b0b      	ldr	r3, [pc, #44]	; (8001130 <alarmSetISR+0x10c>)
 8001104:	789b      	ldrb	r3, [r3, #2]
 8001106:	480b      	ldr	r0, [pc, #44]	; (8001134 <alarmSetISR+0x110>)
 8001108:	f004 f97a 	bl	8005400 <iprintf>

	return halRet;
 800110c:	1cbb      	adds	r3, r7, #2
 800110e:	781b      	ldrb	r3, [r3, #0]

}
 8001110:	0018      	movs	r0, r3
 8001112:	46bd      	mov	sp, r7
 8001114:	b002      	add	sp, #8
 8001116:	bd80      	pop	{r7, pc}
 8001118:	08006604 	.word	0x08006604
 800111c:	20000268 	.word	0x20000268
 8001120:	08006620 	.word	0x08006620
 8001124:	20000024 	.word	0x20000024
 8001128:	20000020 	.word	0x20000020
 800112c:	08006758 	.word	0x08006758
 8001130:	20000228 	.word	0x20000228
 8001134:	08006648 	.word	0x08006648

08001138 <hourSetISR>:

HAL_StatusTypeDef hourSetISR(void) {
 8001138:	b580      	push	{r7, lr}
 800113a:	b082      	sub	sp, #8
 800113c:	af00      	add	r7, sp, #0

	printf("Entered hour set ISR.\n\r");
 800113e:	4b40      	ldr	r3, [pc, #256]	; (8001240 <hourSetISR+0x108>)
 8001140:	0018      	movs	r0, r3
 8001142:	f004 f95d 	bl	8005400 <iprintf>

	HAL_StatusTypeDef halRet = HAL_OK;
 8001146:	1dfb      	adds	r3, r7, #7
 8001148:	2200      	movs	r2, #0
 800114a:	701a      	strb	r2, [r3, #0]

	if(HAL_GPIO_ReadPin(GPIOA, alarmSetButtonPin) != GPIO_PIN_SET) {	// If the alarm set button is held down, change user alarm time hour
 800114c:	2202      	movs	r2, #2
 800114e:	23a0      	movs	r3, #160	; 0xa0
 8001150:	05db      	lsls	r3, r3, #23
 8001152:	0011      	movs	r1, r2
 8001154:	0018      	movs	r0, r3
 8001156:	f001 f85d 	bl	8002214 <HAL_GPIO_ReadPin>
 800115a:	0003      	movs	r3, r0
 800115c:	2b01      	cmp	r3, #1
 800115e:	d02a      	beq.n	80011b6 <hourSetISR+0x7e>

		if(userAlarmTime.Hours >= 12) {
 8001160:	4b38      	ldr	r3, [pc, #224]	; (8001244 <hourSetISR+0x10c>)
 8001162:	781b      	ldrb	r3, [r3, #0]
 8001164:	2b0b      	cmp	r3, #11
 8001166:	d90e      	bls.n	8001186 <hourSetISR+0x4e>
			userAlarmTime.Hours = 1;
 8001168:	4b36      	ldr	r3, [pc, #216]	; (8001244 <hourSetISR+0x10c>)
 800116a:	2201      	movs	r2, #1
 800116c:	701a      	strb	r2, [r3, #0]
			if(userAlarmTime.TimeFormat == RTC_HOURFORMAT12_AM) {
 800116e:	4b35      	ldr	r3, [pc, #212]	; (8001244 <hourSetISR+0x10c>)
 8001170:	78db      	ldrb	r3, [r3, #3]
 8001172:	2b00      	cmp	r3, #0
 8001174:	d103      	bne.n	800117e <hourSetISR+0x46>
				userAlarmTime.TimeFormat = RTC_HOURFORMAT12_PM;
 8001176:	4b33      	ldr	r3, [pc, #204]	; (8001244 <hourSetISR+0x10c>)
 8001178:	2201      	movs	r2, #1
 800117a:	70da      	strb	r2, [r3, #3]
 800117c:	e00f      	b.n	800119e <hourSetISR+0x66>
			} else {
				userAlarmTime.TimeFormat = RTC_HOURFORMAT12_AM;
 800117e:	4b31      	ldr	r3, [pc, #196]	; (8001244 <hourSetISR+0x10c>)
 8001180:	2200      	movs	r2, #0
 8001182:	70da      	strb	r2, [r3, #3]
 8001184:	e00b      	b.n	800119e <hourSetISR+0x66>
			}
		}
		else if(userAlarmTime.Hours < 12) {
 8001186:	4b2f      	ldr	r3, [pc, #188]	; (8001244 <hourSetISR+0x10c>)
 8001188:	781b      	ldrb	r3, [r3, #0]
 800118a:	2b0b      	cmp	r3, #11
 800118c:	d806      	bhi.n	800119c <hourSetISR+0x64>
			userAlarmTime.Hours = userAlarmTime.Hours + 1;
 800118e:	4b2d      	ldr	r3, [pc, #180]	; (8001244 <hourSetISR+0x10c>)
 8001190:	781b      	ldrb	r3, [r3, #0]
 8001192:	3301      	adds	r3, #1
 8001194:	b2da      	uxtb	r2, r3
 8001196:	4b2b      	ldr	r3, [pc, #172]	; (8001244 <hourSetISR+0x10c>)
 8001198:	701a      	strb	r2, [r3, #0]
 800119a:	e000      	b.n	800119e <hourSetISR+0x66>
		}
		else {
			__NOP();
 800119c:	46c0      	nop			; (mov r8, r8)
		}

		printf("User alarm hour incremented to %u:%u:%u\n\r", userAlarmTime.Hours,
 800119e:	4b29      	ldr	r3, [pc, #164]	; (8001244 <hourSetISR+0x10c>)
 80011a0:	781b      	ldrb	r3, [r3, #0]
 80011a2:	0019      	movs	r1, r3
				userAlarmTime.Minutes, userAlarmTime.Seconds);
 80011a4:	4b27      	ldr	r3, [pc, #156]	; (8001244 <hourSetISR+0x10c>)
 80011a6:	785b      	ldrb	r3, [r3, #1]
		printf("User alarm hour incremented to %u:%u:%u\n\r", userAlarmTime.Hours,
 80011a8:	001a      	movs	r2, r3
				userAlarmTime.Minutes, userAlarmTime.Seconds);
 80011aa:	4b26      	ldr	r3, [pc, #152]	; (8001244 <hourSetISR+0x10c>)
 80011ac:	789b      	ldrb	r3, [r3, #2]
		printf("User alarm hour incremented to %u:%u:%u\n\r", userAlarmTime.Hours,
 80011ae:	4826      	ldr	r0, [pc, #152]	; (8001248 <hourSetISR+0x110>)
 80011b0:	f004 f926 	bl	8005400 <iprintf>
 80011b4:	e03d      	b.n	8001232 <hourSetISR+0xfa>

	}
	else {									// Otherwise, change current time hour.

		getRTCTime(&hrtc, &currTime, &currDate);
 80011b6:	4a25      	ldr	r2, [pc, #148]	; (800124c <hourSetISR+0x114>)
 80011b8:	4925      	ldr	r1, [pc, #148]	; (8001250 <hourSetISR+0x118>)
 80011ba:	4b26      	ldr	r3, [pc, #152]	; (8001254 <hourSetISR+0x11c>)
 80011bc:	0018      	movs	r0, r3
 80011be:	f7ff f94d 	bl	800045c <getRTCTime>
		if(currTime.Hours >= 12) {
 80011c2:	4b23      	ldr	r3, [pc, #140]	; (8001250 <hourSetISR+0x118>)
 80011c4:	781b      	ldrb	r3, [r3, #0]
 80011c6:	2b0b      	cmp	r3, #11
 80011c8:	d90e      	bls.n	80011e8 <hourSetISR+0xb0>
			currTime.Hours = 1;
 80011ca:	4b21      	ldr	r3, [pc, #132]	; (8001250 <hourSetISR+0x118>)
 80011cc:	2201      	movs	r2, #1
 80011ce:	701a      	strb	r2, [r3, #0]
			if(currTime.TimeFormat == RTC_HOURFORMAT12_AM) {
 80011d0:	4b1f      	ldr	r3, [pc, #124]	; (8001250 <hourSetISR+0x118>)
 80011d2:	78db      	ldrb	r3, [r3, #3]
 80011d4:	2b00      	cmp	r3, #0
 80011d6:	d103      	bne.n	80011e0 <hourSetISR+0xa8>
				currTime.TimeFormat = RTC_HOURFORMAT12_PM;
 80011d8:	4b1d      	ldr	r3, [pc, #116]	; (8001250 <hourSetISR+0x118>)
 80011da:	2201      	movs	r2, #1
 80011dc:	70da      	strb	r2, [r3, #3]
 80011de:	e00f      	b.n	8001200 <hourSetISR+0xc8>
			} else {
				currTime.TimeFormat = RTC_HOURFORMAT12_AM;
 80011e0:	4b1b      	ldr	r3, [pc, #108]	; (8001250 <hourSetISR+0x118>)
 80011e2:	2200      	movs	r2, #0
 80011e4:	70da      	strb	r2, [r3, #3]
 80011e6:	e00b      	b.n	8001200 <hourSetISR+0xc8>
			}
		}
		else if(currTime.Hours < 12) {
 80011e8:	4b19      	ldr	r3, [pc, #100]	; (8001250 <hourSetISR+0x118>)
 80011ea:	781b      	ldrb	r3, [r3, #0]
 80011ec:	2b0b      	cmp	r3, #11
 80011ee:	d806      	bhi.n	80011fe <hourSetISR+0xc6>
			currTime.Hours = currTime.Hours + 1;
 80011f0:	4b17      	ldr	r3, [pc, #92]	; (8001250 <hourSetISR+0x118>)
 80011f2:	781b      	ldrb	r3, [r3, #0]
 80011f4:	3301      	adds	r3, #1
 80011f6:	b2da      	uxtb	r2, r3
 80011f8:	4b15      	ldr	r3, [pc, #84]	; (8001250 <hourSetISR+0x118>)
 80011fa:	701a      	strb	r2, [r3, #0]
 80011fc:	e000      	b.n	8001200 <hourSetISR+0xc8>
		}
		else {
			__NOP();
 80011fe:	46c0      	nop			; (mov r8, r8)
		}
		HAL_RTC_SetTime(&hrtc, &currTime, RTCTimeFormat);
 8001200:	4913      	ldr	r1, [pc, #76]	; (8001250 <hourSetISR+0x118>)
 8001202:	4b14      	ldr	r3, [pc, #80]	; (8001254 <hourSetISR+0x11c>)
 8001204:	2200      	movs	r2, #0
 8001206:	0018      	movs	r0, r3
 8001208:	f001 fff2 	bl	80031f0 <HAL_RTC_SetTime>

		updateAndDisplayTime();
 800120c:	f7ff fcdc 	bl	8000bc8 <updateAndDisplayTime>

		getRTCTime(&hrtc, &currTime, &currDate);
 8001210:	4a0e      	ldr	r2, [pc, #56]	; (800124c <hourSetISR+0x114>)
 8001212:	490f      	ldr	r1, [pc, #60]	; (8001250 <hourSetISR+0x118>)
 8001214:	4b0f      	ldr	r3, [pc, #60]	; (8001254 <hourSetISR+0x11c>)
 8001216:	0018      	movs	r0, r3
 8001218:	f7ff f920 	bl	800045c <getRTCTime>

		printf("Current time hour incremented to %u:%u:%u.\n\r", currTime.Hours,
 800121c:	4b0c      	ldr	r3, [pc, #48]	; (8001250 <hourSetISR+0x118>)
 800121e:	781b      	ldrb	r3, [r3, #0]
 8001220:	0019      	movs	r1, r3
				currTime.Minutes, currTime.Seconds);
 8001222:	4b0b      	ldr	r3, [pc, #44]	; (8001250 <hourSetISR+0x118>)
 8001224:	785b      	ldrb	r3, [r3, #1]
		printf("Current time hour incremented to %u:%u:%u.\n\r", currTime.Hours,
 8001226:	001a      	movs	r2, r3
				currTime.Minutes, currTime.Seconds);
 8001228:	4b09      	ldr	r3, [pc, #36]	; (8001250 <hourSetISR+0x118>)
 800122a:	789b      	ldrb	r3, [r3, #2]
		printf("Current time hour incremented to %u:%u:%u.\n\r", currTime.Hours,
 800122c:	480a      	ldr	r0, [pc, #40]	; (8001258 <hourSetISR+0x120>)
 800122e:	f004 f8e7 	bl	8005400 <iprintf>
	}

	return halRet;
 8001232:	1dfb      	adds	r3, r7, #7
 8001234:	781b      	ldrb	r3, [r3, #0]
}
 8001236:	0018      	movs	r0, r3
 8001238:	46bd      	mov	sp, r7
 800123a:	b002      	add	sp, #8
 800123c:	bd80      	pop	{r7, pc}
 800123e:	46c0      	nop			; (mov r8, r8)
 8001240:	0800666c 	.word	0x0800666c
 8001244:	20000268 	.word	0x20000268
 8001248:	08006684 	.word	0x08006684
 800124c:	2000023c 	.word	0x2000023c
 8001250:	20000228 	.word	0x20000228
 8001254:	200000d0 	.word	0x200000d0
 8001258:	080066b0 	.word	0x080066b0

0800125c <minuteSetISR>:

HAL_StatusTypeDef minuteSetISR(void) {
 800125c:	b580      	push	{r7, lr}
 800125e:	b082      	sub	sp, #8
 8001260:	af00      	add	r7, sp, #0

	printf("Entered minute set ISR.\n\r");
 8001262:	4b5a      	ldr	r3, [pc, #360]	; (80013cc <minuteSetISR+0x170>)
 8001264:	0018      	movs	r0, r3
 8001266:	f004 f8cb 	bl	8005400 <iprintf>

	HAL_StatusTypeDef halRet = HAL_OK;
 800126a:	1dfb      	adds	r3, r7, #7
 800126c:	2200      	movs	r2, #0
 800126e:	701a      	strb	r2, [r3, #0]

	if(HAL_GPIO_ReadPin(GPIOA, alarmSetButtonPin) == !GPIO_PIN_SET) {	// If the alarm set button is held down, change user alarm time hour
 8001270:	2202      	movs	r2, #2
 8001272:	23a0      	movs	r3, #160	; 0xa0
 8001274:	05db      	lsls	r3, r3, #23
 8001276:	0011      	movs	r1, r2
 8001278:	0018      	movs	r0, r3
 800127a:	f000 ffcb 	bl	8002214 <HAL_GPIO_ReadPin>
 800127e:	1e03      	subs	r3, r0, #0
 8001280:	d145      	bne.n	800130e <minuteSetISR+0xb2>

		if(userAlarmTime.Minutes >= 59) {
 8001282:	4b53      	ldr	r3, [pc, #332]	; (80013d0 <minuteSetISR+0x174>)
 8001284:	785b      	ldrb	r3, [r3, #1]
 8001286:	2b3a      	cmp	r3, #58	; 0x3a
 8001288:	d929      	bls.n	80012de <minuteSetISR+0x82>
			userAlarmTime.Minutes = 0;
 800128a:	4b51      	ldr	r3, [pc, #324]	; (80013d0 <minuteSetISR+0x174>)
 800128c:	2200      	movs	r2, #0
 800128e:	705a      	strb	r2, [r3, #1]
			userAlarmTime.Hours = userAlarmTime.Hours + 1;
 8001290:	4b4f      	ldr	r3, [pc, #316]	; (80013d0 <minuteSetISR+0x174>)
 8001292:	781b      	ldrb	r3, [r3, #0]
 8001294:	3301      	adds	r3, #1
 8001296:	b2da      	uxtb	r2, r3
 8001298:	4b4d      	ldr	r3, [pc, #308]	; (80013d0 <minuteSetISR+0x174>)
 800129a:	701a      	strb	r2, [r3, #0]
			if(userAlarmTime.Hours > 12) {
 800129c:	4b4c      	ldr	r3, [pc, #304]	; (80013d0 <minuteSetISR+0x174>)
 800129e:	781b      	ldrb	r3, [r3, #0]
 80012a0:	2b0c      	cmp	r3, #12
 80012a2:	d902      	bls.n	80012aa <minuteSetISR+0x4e>
				userAlarmTime.Hours = 1;
 80012a4:	4b4a      	ldr	r3, [pc, #296]	; (80013d0 <minuteSetISR+0x174>)
 80012a6:	2201      	movs	r2, #1
 80012a8:	701a      	strb	r2, [r3, #0]
			}
			if(userAlarmTime.Hours == 12 && userAlarmTime.TimeFormat == RTC_HOURFORMAT12_AM) {
 80012aa:	4b49      	ldr	r3, [pc, #292]	; (80013d0 <minuteSetISR+0x174>)
 80012ac:	781b      	ldrb	r3, [r3, #0]
 80012ae:	2b0c      	cmp	r3, #12
 80012b0:	d107      	bne.n	80012c2 <minuteSetISR+0x66>
 80012b2:	4b47      	ldr	r3, [pc, #284]	; (80013d0 <minuteSetISR+0x174>)
 80012b4:	78db      	ldrb	r3, [r3, #3]
 80012b6:	2b00      	cmp	r3, #0
 80012b8:	d103      	bne.n	80012c2 <minuteSetISR+0x66>
				userAlarmTime.TimeFormat = RTC_HOURFORMAT12_PM;
 80012ba:	4b45      	ldr	r3, [pc, #276]	; (80013d0 <minuteSetISR+0x174>)
 80012bc:	2201      	movs	r2, #1
 80012be:	70da      	strb	r2, [r3, #3]
 80012c0:	e019      	b.n	80012f6 <minuteSetISR+0x9a>
			} else if(userAlarmTime.Hours == 12 && userAlarmTime.TimeFormat == RTC_HOURFORMAT12_PM) {
 80012c2:	4b43      	ldr	r3, [pc, #268]	; (80013d0 <minuteSetISR+0x174>)
 80012c4:	781b      	ldrb	r3, [r3, #0]
 80012c6:	2b0c      	cmp	r3, #12
 80012c8:	d107      	bne.n	80012da <minuteSetISR+0x7e>
 80012ca:	4b41      	ldr	r3, [pc, #260]	; (80013d0 <minuteSetISR+0x174>)
 80012cc:	78db      	ldrb	r3, [r3, #3]
 80012ce:	2b01      	cmp	r3, #1
 80012d0:	d103      	bne.n	80012da <minuteSetISR+0x7e>
				userAlarmTime.TimeFormat = RTC_HOURFORMAT12_AM;
 80012d2:	4b3f      	ldr	r3, [pc, #252]	; (80013d0 <minuteSetISR+0x174>)
 80012d4:	2200      	movs	r2, #0
 80012d6:	70da      	strb	r2, [r3, #3]
 80012d8:	e00d      	b.n	80012f6 <minuteSetISR+0x9a>
			}
			else {
				__NOP();
 80012da:	46c0      	nop			; (mov r8, r8)
 80012dc:	e00b      	b.n	80012f6 <minuteSetISR+0x9a>
			}
		}
		else if(userAlarmTime.Minutes < 59) {
 80012de:	4b3c      	ldr	r3, [pc, #240]	; (80013d0 <minuteSetISR+0x174>)
 80012e0:	785b      	ldrb	r3, [r3, #1]
 80012e2:	2b3a      	cmp	r3, #58	; 0x3a
 80012e4:	d806      	bhi.n	80012f4 <minuteSetISR+0x98>
			userAlarmTime.Minutes = userAlarmTime.Minutes + 1;
 80012e6:	4b3a      	ldr	r3, [pc, #232]	; (80013d0 <minuteSetISR+0x174>)
 80012e8:	785b      	ldrb	r3, [r3, #1]
 80012ea:	3301      	adds	r3, #1
 80012ec:	b2da      	uxtb	r2, r3
 80012ee:	4b38      	ldr	r3, [pc, #224]	; (80013d0 <minuteSetISR+0x174>)
 80012f0:	705a      	strb	r2, [r3, #1]
 80012f2:	e000      	b.n	80012f6 <minuteSetISR+0x9a>
		}
		else {
			__NOP();
 80012f4:	46c0      	nop			; (mov r8, r8)
		}

		printf("User alarm minute incremented to %u:%u:%u\n\r", userAlarmTime.Hours,
 80012f6:	4b36      	ldr	r3, [pc, #216]	; (80013d0 <minuteSetISR+0x174>)
 80012f8:	781b      	ldrb	r3, [r3, #0]
 80012fa:	0019      	movs	r1, r3
				userAlarmTime.Minutes, userAlarmTime.Seconds);
 80012fc:	4b34      	ldr	r3, [pc, #208]	; (80013d0 <minuteSetISR+0x174>)
 80012fe:	785b      	ldrb	r3, [r3, #1]
		printf("User alarm minute incremented to %u:%u:%u\n\r", userAlarmTime.Hours,
 8001300:	001a      	movs	r2, r3
				userAlarmTime.Minutes, userAlarmTime.Seconds);
 8001302:	4b33      	ldr	r3, [pc, #204]	; (80013d0 <minuteSetISR+0x174>)
 8001304:	789b      	ldrb	r3, [r3, #2]
		printf("User alarm minute incremented to %u:%u:%u\n\r", userAlarmTime.Hours,
 8001306:	4833      	ldr	r0, [pc, #204]	; (80013d4 <minuteSetISR+0x178>)
 8001308:	f004 f87a 	bl	8005400 <iprintf>
 800130c:	e058      	b.n	80013c0 <minuteSetISR+0x164>

	}
	else {									// Otherwise, change current time hour.

		getRTCTime(&hrtc, &currTime, &currDate);
 800130e:	4a32      	ldr	r2, [pc, #200]	; (80013d8 <minuteSetISR+0x17c>)
 8001310:	4932      	ldr	r1, [pc, #200]	; (80013dc <minuteSetISR+0x180>)
 8001312:	4b33      	ldr	r3, [pc, #204]	; (80013e0 <minuteSetISR+0x184>)
 8001314:	0018      	movs	r0, r3
 8001316:	f7ff f8a1 	bl	800045c <getRTCTime>

		if(currTime.Minutes >= 59) {
 800131a:	4b30      	ldr	r3, [pc, #192]	; (80013dc <minuteSetISR+0x180>)
 800131c:	785b      	ldrb	r3, [r3, #1]
 800131e:	2b3a      	cmp	r3, #58	; 0x3a
 8001320:	d929      	bls.n	8001376 <minuteSetISR+0x11a>
			currTime.Minutes = 0;
 8001322:	4b2e      	ldr	r3, [pc, #184]	; (80013dc <minuteSetISR+0x180>)
 8001324:	2200      	movs	r2, #0
 8001326:	705a      	strb	r2, [r3, #1]
			currTime.Hours = currTime.Hours + 1;
 8001328:	4b2c      	ldr	r3, [pc, #176]	; (80013dc <minuteSetISR+0x180>)
 800132a:	781b      	ldrb	r3, [r3, #0]
 800132c:	3301      	adds	r3, #1
 800132e:	b2da      	uxtb	r2, r3
 8001330:	4b2a      	ldr	r3, [pc, #168]	; (80013dc <minuteSetISR+0x180>)
 8001332:	701a      	strb	r2, [r3, #0]
			if(currTime.Hours > 12) {
 8001334:	4b29      	ldr	r3, [pc, #164]	; (80013dc <minuteSetISR+0x180>)
 8001336:	781b      	ldrb	r3, [r3, #0]
 8001338:	2b0c      	cmp	r3, #12
 800133a:	d902      	bls.n	8001342 <minuteSetISR+0xe6>
				currTime.Hours = 1;
 800133c:	4b27      	ldr	r3, [pc, #156]	; (80013dc <minuteSetISR+0x180>)
 800133e:	2201      	movs	r2, #1
 8001340:	701a      	strb	r2, [r3, #0]
			}
			if(currTime.Hours == 12 && currTime.TimeFormat == RTC_HOURFORMAT12_AM) {
 8001342:	4b26      	ldr	r3, [pc, #152]	; (80013dc <minuteSetISR+0x180>)
 8001344:	781b      	ldrb	r3, [r3, #0]
 8001346:	2b0c      	cmp	r3, #12
 8001348:	d107      	bne.n	800135a <minuteSetISR+0xfe>
 800134a:	4b24      	ldr	r3, [pc, #144]	; (80013dc <minuteSetISR+0x180>)
 800134c:	78db      	ldrb	r3, [r3, #3]
 800134e:	2b00      	cmp	r3, #0
 8001350:	d103      	bne.n	800135a <minuteSetISR+0xfe>
				currTime.TimeFormat = RTC_HOURFORMAT12_PM;
 8001352:	4b22      	ldr	r3, [pc, #136]	; (80013dc <minuteSetISR+0x180>)
 8001354:	2201      	movs	r2, #1
 8001356:	70da      	strb	r2, [r3, #3]
 8001358:	e019      	b.n	800138e <minuteSetISR+0x132>
			} else if(currTime.Hours == 12 && currTime.TimeFormat == RTC_HOURFORMAT12_PM) {
 800135a:	4b20      	ldr	r3, [pc, #128]	; (80013dc <minuteSetISR+0x180>)
 800135c:	781b      	ldrb	r3, [r3, #0]
 800135e:	2b0c      	cmp	r3, #12
 8001360:	d107      	bne.n	8001372 <minuteSetISR+0x116>
 8001362:	4b1e      	ldr	r3, [pc, #120]	; (80013dc <minuteSetISR+0x180>)
 8001364:	78db      	ldrb	r3, [r3, #3]
 8001366:	2b01      	cmp	r3, #1
 8001368:	d103      	bne.n	8001372 <minuteSetISR+0x116>
				currTime.TimeFormat = RTC_HOURFORMAT12_AM;
 800136a:	4b1c      	ldr	r3, [pc, #112]	; (80013dc <minuteSetISR+0x180>)
 800136c:	2200      	movs	r2, #0
 800136e:	70da      	strb	r2, [r3, #3]
 8001370:	e00d      	b.n	800138e <minuteSetISR+0x132>
			}
			else {
				__NOP();
 8001372:	46c0      	nop			; (mov r8, r8)
 8001374:	e00b      	b.n	800138e <minuteSetISR+0x132>
			}
		}
		else if(currTime.Minutes < 59) {
 8001376:	4b19      	ldr	r3, [pc, #100]	; (80013dc <minuteSetISR+0x180>)
 8001378:	785b      	ldrb	r3, [r3, #1]
 800137a:	2b3a      	cmp	r3, #58	; 0x3a
 800137c:	d806      	bhi.n	800138c <minuteSetISR+0x130>
			currTime.Minutes = currTime.Minutes + 1;
 800137e:	4b17      	ldr	r3, [pc, #92]	; (80013dc <minuteSetISR+0x180>)
 8001380:	785b      	ldrb	r3, [r3, #1]
 8001382:	3301      	adds	r3, #1
 8001384:	b2da      	uxtb	r2, r3
 8001386:	4b15      	ldr	r3, [pc, #84]	; (80013dc <minuteSetISR+0x180>)
 8001388:	705a      	strb	r2, [r3, #1]
 800138a:	e000      	b.n	800138e <minuteSetISR+0x132>
		}
		else {
			__NOP();
 800138c:	46c0      	nop			; (mov r8, r8)
		}
		HAL_RTC_SetTime(&hrtc, &currTime, RTCTimeFormat);
 800138e:	4913      	ldr	r1, [pc, #76]	; (80013dc <minuteSetISR+0x180>)
 8001390:	4b13      	ldr	r3, [pc, #76]	; (80013e0 <minuteSetISR+0x184>)
 8001392:	2200      	movs	r2, #0
 8001394:	0018      	movs	r0, r3
 8001396:	f001 ff2b 	bl	80031f0 <HAL_RTC_SetTime>

		updateAndDisplayTime();
 800139a:	f7ff fc15 	bl	8000bc8 <updateAndDisplayTime>

		getRTCTime(&hrtc, &currTime, &currDate);
 800139e:	4a0e      	ldr	r2, [pc, #56]	; (80013d8 <minuteSetISR+0x17c>)
 80013a0:	490e      	ldr	r1, [pc, #56]	; (80013dc <minuteSetISR+0x180>)
 80013a2:	4b0f      	ldr	r3, [pc, #60]	; (80013e0 <minuteSetISR+0x184>)
 80013a4:	0018      	movs	r0, r3
 80013a6:	f7ff f859 	bl	800045c <getRTCTime>

		printf("Current time minute incremented to %u:%u:%u.\n\r", currTime.Hours,
 80013aa:	4b0c      	ldr	r3, [pc, #48]	; (80013dc <minuteSetISR+0x180>)
 80013ac:	781b      	ldrb	r3, [r3, #0]
 80013ae:	0019      	movs	r1, r3
				currTime.Minutes, currTime.Seconds);
 80013b0:	4b0a      	ldr	r3, [pc, #40]	; (80013dc <minuteSetISR+0x180>)
 80013b2:	785b      	ldrb	r3, [r3, #1]
		printf("Current time minute incremented to %u:%u:%u.\n\r", currTime.Hours,
 80013b4:	001a      	movs	r2, r3
				currTime.Minutes, currTime.Seconds);
 80013b6:	4b09      	ldr	r3, [pc, #36]	; (80013dc <minuteSetISR+0x180>)
 80013b8:	789b      	ldrb	r3, [r3, #2]
		printf("Current time minute incremented to %u:%u:%u.\n\r", currTime.Hours,
 80013ba:	480a      	ldr	r0, [pc, #40]	; (80013e4 <minuteSetISR+0x188>)
 80013bc:	f004 f820 	bl	8005400 <iprintf>
	}

	return halRet;
 80013c0:	1dfb      	adds	r3, r7, #7
 80013c2:	781b      	ldrb	r3, [r3, #0]
}
 80013c4:	0018      	movs	r0, r3
 80013c6:	46bd      	mov	sp, r7
 80013c8:	b002      	add	sp, #8
 80013ca:	bd80      	pop	{r7, pc}
 80013cc:	080066e0 	.word	0x080066e0
 80013d0:	20000268 	.word	0x20000268
 80013d4:	080066fc 	.word	0x080066fc
 80013d8:	2000023c 	.word	0x2000023c
 80013dc:	20000228 	.word	0x20000228
 80013e0:	200000d0 	.word	0x200000d0
 80013e4:	08006728 	.word	0x08006728

080013e8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80013e8:	b580      	push	{r7, lr}
 80013ea:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80013ec:	b672      	cpsid	i
}
 80013ee:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80013f0:	e7fe      	b.n	80013f0 <Error_Handler+0x8>
	...

080013f4 <sevSeg_Init>:
GPIO_PinState GPIOPinSet[2] = {GPIO_PIN_RESET, GPIO_PIN_SET};


void sevSeg_Init(uint16_t shiftDataPin, uint16_t shiftDataClockPin, uint16_t shiftStoreClockPin,
					uint16_t shiftOutputEnablePin, uint16_t shiftMCLRPin,
					GPIO_TypeDef **GPIOPortArray, TIM_HandleTypeDef *htim, TIM_HandleTypeDef *htim_PWM) {
 80013f4:	b5b0      	push	{r4, r5, r7, lr}
 80013f6:	b088      	sub	sp, #32
 80013f8:	af00      	add	r7, sp, #0
 80013fa:	0005      	movs	r5, r0
 80013fc:	000c      	movs	r4, r1
 80013fe:	0010      	movs	r0, r2
 8001400:	0019      	movs	r1, r3
 8001402:	1dbb      	adds	r3, r7, #6
 8001404:	1c2a      	adds	r2, r5, #0
 8001406:	801a      	strh	r2, [r3, #0]
 8001408:	1d3b      	adds	r3, r7, #4
 800140a:	1c22      	adds	r2, r4, #0
 800140c:	801a      	strh	r2, [r3, #0]
 800140e:	1cbb      	adds	r3, r7, #2
 8001410:	1c02      	adds	r2, r0, #0
 8001412:	801a      	strh	r2, [r3, #0]
 8001414:	003b      	movs	r3, r7
 8001416:	1c0a      	adds	r2, r1, #0
 8001418:	801a      	strh	r2, [r3, #0]

	shiftData = shiftDataPin;
 800141a:	4b7a      	ldr	r3, [pc, #488]	; (8001604 <sevSeg_Init+0x210>)
 800141c:	1dba      	adds	r2, r7, #6
 800141e:	8812      	ldrh	r2, [r2, #0]
 8001420:	801a      	strh	r2, [r3, #0]
	shiftDataClock = shiftDataClockPin;
 8001422:	4b79      	ldr	r3, [pc, #484]	; (8001608 <sevSeg_Init+0x214>)
 8001424:	1d3a      	adds	r2, r7, #4
 8001426:	8812      	ldrh	r2, [r2, #0]
 8001428:	801a      	strh	r2, [r3, #0]
	shiftStoreClock = shiftStoreClockPin;
 800142a:	4b78      	ldr	r3, [pc, #480]	; (800160c <sevSeg_Init+0x218>)
 800142c:	1cba      	adds	r2, r7, #2
 800142e:	8812      	ldrh	r2, [r2, #0]
 8001430:	801a      	strh	r2, [r3, #0]
	shiftOutputEnable = shiftOutputEnablePin;
 8001432:	4b77      	ldr	r3, [pc, #476]	; (8001610 <sevSeg_Init+0x21c>)
 8001434:	003a      	movs	r2, r7
 8001436:	8812      	ldrh	r2, [r2, #0]
 8001438:	801a      	strh	r2, [r3, #0]
	shiftMCLR = shiftMCLRPin;
 800143a:	4a76      	ldr	r2, [pc, #472]	; (8001614 <sevSeg_Init+0x220>)
 800143c:	2330      	movs	r3, #48	; 0x30
 800143e:	18fb      	adds	r3, r7, r3
 8001440:	881b      	ldrh	r3, [r3, #0]
 8001442:	8013      	strh	r3, [r2, #0]

	for(int i = 0; i < 5; i++) {
 8001444:	2300      	movs	r3, #0
 8001446:	61fb      	str	r3, [r7, #28]
 8001448:	e00b      	b.n	8001462 <sevSeg_Init+0x6e>
		portArray[i] = GPIOPortArray[i];
 800144a:	69fb      	ldr	r3, [r7, #28]
 800144c:	009b      	lsls	r3, r3, #2
 800144e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8001450:	18d3      	adds	r3, r2, r3
 8001452:	6819      	ldr	r1, [r3, #0]
 8001454:	4b70      	ldr	r3, [pc, #448]	; (8001618 <sevSeg_Init+0x224>)
 8001456:	69fa      	ldr	r2, [r7, #28]
 8001458:	0092      	lsls	r2, r2, #2
 800145a:	50d1      	str	r1, [r2, r3]
	for(int i = 0; i < 5; i++) {
 800145c:	69fb      	ldr	r3, [r7, #28]
 800145e:	3301      	adds	r3, #1
 8001460:	61fb      	str	r3, [r7, #28]
 8001462:	69fb      	ldr	r3, [r7, #28]
 8001464:	2b04      	cmp	r3, #4
 8001466:	ddf0      	ble.n	800144a <sevSeg_Init+0x56>
	}

	// Clear any existing shift register data
	HAL_GPIO_WritePin(portArray[4], shiftMCLR, GPIOPinSet[0]);
 8001468:	4b6b      	ldr	r3, [pc, #428]	; (8001618 <sevSeg_Init+0x224>)
 800146a:	6918      	ldr	r0, [r3, #16]
 800146c:	4b69      	ldr	r3, [pc, #420]	; (8001614 <sevSeg_Init+0x220>)
 800146e:	8819      	ldrh	r1, [r3, #0]
 8001470:	4b6a      	ldr	r3, [pc, #424]	; (800161c <sevSeg_Init+0x228>)
 8001472:	781b      	ldrb	r3, [r3, #0]
 8001474:	001a      	movs	r2, r3
 8001476:	f000 feea 	bl	800224e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(portArray[4], shiftMCLR, GPIOPinSet[1]);
 800147a:	4b67      	ldr	r3, [pc, #412]	; (8001618 <sevSeg_Init+0x224>)
 800147c:	6918      	ldr	r0, [r3, #16]
 800147e:	4b65      	ldr	r3, [pc, #404]	; (8001614 <sevSeg_Init+0x220>)
 8001480:	8819      	ldrh	r1, [r3, #0]
 8001482:	4b66      	ldr	r3, [pc, #408]	; (800161c <sevSeg_Init+0x228>)
 8001484:	785b      	ldrb	r3, [r3, #1]
 8001486:	001a      	movs	r2, r3
 8001488:	f000 fee1 	bl	800224e <HAL_GPIO_WritePin>

	// Store cleared data and Enable output
	HAL_GPIO_WritePin(portArray[2], shiftStoreClock, GPIOPinSet[1]);
 800148c:	4b62      	ldr	r3, [pc, #392]	; (8001618 <sevSeg_Init+0x224>)
 800148e:	6898      	ldr	r0, [r3, #8]
 8001490:	4b5e      	ldr	r3, [pc, #376]	; (800160c <sevSeg_Init+0x218>)
 8001492:	8819      	ldrh	r1, [r3, #0]
 8001494:	4b61      	ldr	r3, [pc, #388]	; (800161c <sevSeg_Init+0x228>)
 8001496:	785b      	ldrb	r3, [r3, #1]
 8001498:	001a      	movs	r2, r3
 800149a:	f000 fed8 	bl	800224e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(portArray[2], shiftStoreClock, GPIOPinSet[0]);
 800149e:	4b5e      	ldr	r3, [pc, #376]	; (8001618 <sevSeg_Init+0x224>)
 80014a0:	6898      	ldr	r0, [r3, #8]
 80014a2:	4b5a      	ldr	r3, [pc, #360]	; (800160c <sevSeg_Init+0x218>)
 80014a4:	8819      	ldrh	r1, [r3, #0]
 80014a6:	4b5d      	ldr	r3, [pc, #372]	; (800161c <sevSeg_Init+0x228>)
 80014a8:	781b      	ldrb	r3, [r3, #0]
 80014aa:	001a      	movs	r2, r3
 80014ac:	f000 fecf 	bl	800224e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(portArray[3], shiftOutputEnable, GPIOPinSet[0]);
 80014b0:	4b59      	ldr	r3, [pc, #356]	; (8001618 <sevSeg_Init+0x224>)
 80014b2:	68d8      	ldr	r0, [r3, #12]
 80014b4:	4b56      	ldr	r3, [pc, #344]	; (8001610 <sevSeg_Init+0x21c>)
 80014b6:	8819      	ldrh	r1, [r3, #0]
 80014b8:	4b58      	ldr	r3, [pc, #352]	; (800161c <sevSeg_Init+0x228>)
 80014ba:	781b      	ldrb	r3, [r3, #0]
 80014bc:	001a      	movs	r2, r3
 80014be:	f000 fec6 	bl	800224e <HAL_GPIO_WritePin>

	// Set duty cycle to 50%

	sevSeg_setIntensity(htim_PWM, 90);
 80014c2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80014c4:	215a      	movs	r1, #90	; 0x5a
 80014c6:	0018      	movs	r0, r3
 80014c8:	f000 f95e 	bl	8001788 <sevSeg_setIntensity>

	//Flash an initializing "Hof" symbol
	uint8_t hofSymb[4] = {0b00000000, 0b00110111, 0b00011101, 0b01000111};
 80014cc:	2308      	movs	r3, #8
 80014ce:	18fb      	adds	r3, r7, r3
 80014d0:	4a53      	ldr	r2, [pc, #332]	; (8001620 <sevSeg_Init+0x22c>)
 80014d2:	601a      	str	r2, [r3, #0]

	uint8_t sendByte;					// To be used to shift bits

	for(int i = 0; i <= 3; i++) {
 80014d4:	2300      	movs	r3, #0
 80014d6:	617b      	str	r3, [r7, #20]
 80014d8:	e038      	b.n	800154c <sevSeg_Init+0x158>

		sendByte = hofSymb[i];
 80014da:	231b      	movs	r3, #27
 80014dc:	18fb      	adds	r3, r7, r3
 80014de:	2208      	movs	r2, #8
 80014e0:	18b9      	adds	r1, r7, r2
 80014e2:	697a      	ldr	r2, [r7, #20]
 80014e4:	188a      	adds	r2, r1, r2
 80014e6:	7812      	ldrb	r2, [r2, #0]
 80014e8:	701a      	strb	r2, [r3, #0]

		for(int j = 0; j < 8; j++) {
 80014ea:	2300      	movs	r3, #0
 80014ec:	613b      	str	r3, [r7, #16]
 80014ee:	e027      	b.n	8001540 <sevSeg_Init+0x14c>

			// Write data pin with LSB of data
			HAL_GPIO_WritePin(portArray[0], shiftData, GPIOPinSet[sendByte & 1]);
 80014f0:	4b49      	ldr	r3, [pc, #292]	; (8001618 <sevSeg_Init+0x224>)
 80014f2:	6818      	ldr	r0, [r3, #0]
 80014f4:	4b43      	ldr	r3, [pc, #268]	; (8001604 <sevSeg_Init+0x210>)
 80014f6:	8819      	ldrh	r1, [r3, #0]
 80014f8:	241b      	movs	r4, #27
 80014fa:	193b      	adds	r3, r7, r4
 80014fc:	781b      	ldrb	r3, [r3, #0]
 80014fe:	2201      	movs	r2, #1
 8001500:	4013      	ands	r3, r2
 8001502:	4a46      	ldr	r2, [pc, #280]	; (800161c <sevSeg_Init+0x228>)
 8001504:	5cd3      	ldrb	r3, [r2, r3]
 8001506:	001a      	movs	r2, r3
 8001508:	f000 fea1 	bl	800224e <HAL_GPIO_WritePin>

			// Toggle clock GPIO to shift bit into register
			HAL_GPIO_WritePin(portArray[1], shiftDataClock, GPIOPinSet[1]);
 800150c:	4b42      	ldr	r3, [pc, #264]	; (8001618 <sevSeg_Init+0x224>)
 800150e:	6858      	ldr	r0, [r3, #4]
 8001510:	4b3d      	ldr	r3, [pc, #244]	; (8001608 <sevSeg_Init+0x214>)
 8001512:	8819      	ldrh	r1, [r3, #0]
 8001514:	4b41      	ldr	r3, [pc, #260]	; (800161c <sevSeg_Init+0x228>)
 8001516:	785b      	ldrb	r3, [r3, #1]
 8001518:	001a      	movs	r2, r3
 800151a:	f000 fe98 	bl	800224e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(portArray[1], shiftDataClock, GPIOPinSet[0]);
 800151e:	4b3e      	ldr	r3, [pc, #248]	; (8001618 <sevSeg_Init+0x224>)
 8001520:	6858      	ldr	r0, [r3, #4]
 8001522:	4b39      	ldr	r3, [pc, #228]	; (8001608 <sevSeg_Init+0x214>)
 8001524:	8819      	ldrh	r1, [r3, #0]
 8001526:	4b3d      	ldr	r3, [pc, #244]	; (800161c <sevSeg_Init+0x228>)
 8001528:	781b      	ldrb	r3, [r3, #0]
 800152a:	001a      	movs	r2, r3
 800152c:	f000 fe8f 	bl	800224e <HAL_GPIO_WritePin>

			// Once data pin has been written and shifted out, shift data right by one bit.
			sendByte >>= 1;
 8001530:	193b      	adds	r3, r7, r4
 8001532:	193a      	adds	r2, r7, r4
 8001534:	7812      	ldrb	r2, [r2, #0]
 8001536:	0852      	lsrs	r2, r2, #1
 8001538:	701a      	strb	r2, [r3, #0]
		for(int j = 0; j < 8; j++) {
 800153a:	693b      	ldr	r3, [r7, #16]
 800153c:	3301      	adds	r3, #1
 800153e:	613b      	str	r3, [r7, #16]
 8001540:	693b      	ldr	r3, [r7, #16]
 8001542:	2b07      	cmp	r3, #7
 8001544:	ddd4      	ble.n	80014f0 <sevSeg_Init+0xfc>
	for(int i = 0; i <= 3; i++) {
 8001546:	697b      	ldr	r3, [r7, #20]
 8001548:	3301      	adds	r3, #1
 800154a:	617b      	str	r3, [r7, #20]
 800154c:	697b      	ldr	r3, [r7, #20]
 800154e:	2b03      	cmp	r3, #3
 8001550:	ddc3      	ble.n	80014da <sevSeg_Init+0xe6>

		}
	}

	// Once all data has been shifted out, toggle store clock register to display data.
	HAL_GPIO_WritePin(portArray[2], shiftStoreClock, GPIOPinSet[1]);
 8001552:	4b31      	ldr	r3, [pc, #196]	; (8001618 <sevSeg_Init+0x224>)
 8001554:	6898      	ldr	r0, [r3, #8]
 8001556:	4b2d      	ldr	r3, [pc, #180]	; (800160c <sevSeg_Init+0x218>)
 8001558:	8819      	ldrh	r1, [r3, #0]
 800155a:	4b30      	ldr	r3, [pc, #192]	; (800161c <sevSeg_Init+0x228>)
 800155c:	785b      	ldrb	r3, [r3, #1]
 800155e:	001a      	movs	r2, r3
 8001560:	f000 fe75 	bl	800224e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(portArray[2], shiftStoreClock, GPIOPinSet[0]);
 8001564:	4b2c      	ldr	r3, [pc, #176]	; (8001618 <sevSeg_Init+0x224>)
 8001566:	6898      	ldr	r0, [r3, #8]
 8001568:	4b28      	ldr	r3, [pc, #160]	; (800160c <sevSeg_Init+0x218>)
 800156a:	8819      	ldrh	r1, [r3, #0]
 800156c:	4b2b      	ldr	r3, [pc, #172]	; (800161c <sevSeg_Init+0x228>)
 800156e:	781b      	ldrb	r3, [r3, #0]
 8001570:	001a      	movs	r2, r3
 8001572:	f000 fe6c 	bl	800224e <HAL_GPIO_WritePin>

	// Delay for 500 ms using hardware timer
	HAL_TIM_Base_Stop(htim);
 8001576:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001578:	0018      	movs	r0, r3
 800157a:	f002 fb3b 	bl	8003bf4 <HAL_TIM_Base_Stop>
	HAL_TIM_Base_Start(htim);							// Begin timer counting
 800157e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001580:	0018      	movs	r0, r3
 8001582:	f002 faeb 	bl	8003b5c <HAL_TIM_Base_Start>
	uint32_t timerVal = __HAL_TIM_GET_COUNTER(htim);	// Get initial timer value to compare to
 8001586:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001588:	681b      	ldr	r3, [r3, #0]
 800158a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800158c:	60fb      	str	r3, [r7, #12]
	//Hang in dead loop until 500 ms
	while(__HAL_TIM_GET_COUNTER(htim) - timerVal <= (65535 / 2)){ timerVal = __HAL_TIM_GET_COUNTER(htim); }
 800158e:	e003      	b.n	8001598 <sevSeg_Init+0x1a4>
 8001590:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001592:	681b      	ldr	r3, [r3, #0]
 8001594:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001596:	60fb      	str	r3, [r7, #12]
 8001598:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800159a:	681b      	ldr	r3, [r3, #0]
 800159c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800159e:	68fb      	ldr	r3, [r7, #12]
 80015a0:	1ad2      	subs	r2, r2, r3
 80015a2:	2380      	movs	r3, #128	; 0x80
 80015a4:	021b      	lsls	r3, r3, #8
 80015a6:	429a      	cmp	r2, r3
 80015a8:	d3f2      	bcc.n	8001590 <sevSeg_Init+0x19c>

	HAL_TIM_Base_Stop(htim);
 80015aa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80015ac:	0018      	movs	r0, r3
 80015ae:	f002 fb21 	bl	8003bf4 <HAL_TIM_Base_Stop>

	// Clear any existing shift register data
	HAL_GPIO_WritePin(portArray[4], shiftMCLR, GPIOPinSet[0]);
 80015b2:	4b19      	ldr	r3, [pc, #100]	; (8001618 <sevSeg_Init+0x224>)
 80015b4:	6918      	ldr	r0, [r3, #16]
 80015b6:	4b17      	ldr	r3, [pc, #92]	; (8001614 <sevSeg_Init+0x220>)
 80015b8:	8819      	ldrh	r1, [r3, #0]
 80015ba:	4b18      	ldr	r3, [pc, #96]	; (800161c <sevSeg_Init+0x228>)
 80015bc:	781b      	ldrb	r3, [r3, #0]
 80015be:	001a      	movs	r2, r3
 80015c0:	f000 fe45 	bl	800224e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(portArray[4], shiftMCLR, GPIOPinSet[1]);
 80015c4:	4b14      	ldr	r3, [pc, #80]	; (8001618 <sevSeg_Init+0x224>)
 80015c6:	6918      	ldr	r0, [r3, #16]
 80015c8:	4b12      	ldr	r3, [pc, #72]	; (8001614 <sevSeg_Init+0x220>)
 80015ca:	8819      	ldrh	r1, [r3, #0]
 80015cc:	4b13      	ldr	r3, [pc, #76]	; (800161c <sevSeg_Init+0x228>)
 80015ce:	785b      	ldrb	r3, [r3, #1]
 80015d0:	001a      	movs	r2, r3
 80015d2:	f000 fe3c 	bl	800224e <HAL_GPIO_WritePin>

	// Store cleared data and Enable output
	HAL_GPIO_WritePin(portArray[2], shiftStoreClock, GPIOPinSet[1]);
 80015d6:	4b10      	ldr	r3, [pc, #64]	; (8001618 <sevSeg_Init+0x224>)
 80015d8:	6898      	ldr	r0, [r3, #8]
 80015da:	4b0c      	ldr	r3, [pc, #48]	; (800160c <sevSeg_Init+0x218>)
 80015dc:	8819      	ldrh	r1, [r3, #0]
 80015de:	4b0f      	ldr	r3, [pc, #60]	; (800161c <sevSeg_Init+0x228>)
 80015e0:	785b      	ldrb	r3, [r3, #1]
 80015e2:	001a      	movs	r2, r3
 80015e4:	f000 fe33 	bl	800224e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(portArray[2], shiftStoreClock, GPIOPinSet[0]);
 80015e8:	4b0b      	ldr	r3, [pc, #44]	; (8001618 <sevSeg_Init+0x224>)
 80015ea:	6898      	ldr	r0, [r3, #8]
 80015ec:	4b07      	ldr	r3, [pc, #28]	; (800160c <sevSeg_Init+0x218>)
 80015ee:	8819      	ldrh	r1, [r3, #0]
 80015f0:	4b0a      	ldr	r3, [pc, #40]	; (800161c <sevSeg_Init+0x228>)
 80015f2:	781b      	ldrb	r3, [r3, #0]
 80015f4:	001a      	movs	r2, r3
 80015f6:	f000 fe2a 	bl	800224e <HAL_GPIO_WritePin>

}
 80015fa:	46c0      	nop			; (mov r8, r8)
 80015fc:	46bd      	mov	sp, r7
 80015fe:	b008      	add	sp, #32
 8001600:	bdb0      	pop	{r4, r5, r7, pc}
 8001602:	46c0      	nop			; (mov r8, r8)
 8001604:	2000027c 	.word	0x2000027c
 8001608:	2000027e 	.word	0x2000027e
 800160c:	20000280 	.word	0x20000280
 8001610:	20000282 	.word	0x20000282
 8001614:	20000284 	.word	0x20000284
 8001618:	20000028 	.word	0x20000028
 800161c:	2000003c 	.word	0x2000003c
 8001620:	471d3700 	.word	0x471d3700

08001624 <sevSeg_updateDigits>:

void sevSeg_updateDigits(RTC_TimeTypeDef *updateTime) {
 8001624:	b590      	push	{r4, r7, lr}
 8001626:	b087      	sub	sp, #28
 8001628:	af00      	add	r7, sp, #0
 800162a:	6078      	str	r0, [r7, #4]
	/*
	 * Determine what time to send to shift registers
	 * digit 3 is a special case - the colons are always on, but the one can be on/off.
	 * Therefore, use array indexing to decide what to send.
	 */
	uint8_t sendTime[4] = {updateTime->Hours / 10, updateTime->Hours % 10,
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	781b      	ldrb	r3, [r3, #0]
 8001630:	210a      	movs	r1, #10
 8001632:	0018      	movs	r0, r3
 8001634:	f7fe fd70 	bl	8000118 <__udivsi3>
 8001638:	0003      	movs	r3, r0
 800163a:	b2da      	uxtb	r2, r3
 800163c:	2408      	movs	r4, #8
 800163e:	193b      	adds	r3, r7, r4
 8001640:	701a      	strb	r2, [r3, #0]
 8001642:	687b      	ldr	r3, [r7, #4]
 8001644:	781b      	ldrb	r3, [r3, #0]
 8001646:	210a      	movs	r1, #10
 8001648:	0018      	movs	r0, r3
 800164a:	f7fe fdeb 	bl	8000224 <__aeabi_uidivmod>
 800164e:	000b      	movs	r3, r1
 8001650:	b2da      	uxtb	r2, r3
 8001652:	193b      	adds	r3, r7, r4
 8001654:	705a      	strb	r2, [r3, #1]
							updateTime->Minutes / 10, updateTime->Minutes % 10};
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	785b      	ldrb	r3, [r3, #1]
	uint8_t sendTime[4] = {updateTime->Hours / 10, updateTime->Hours % 10,
 800165a:	210a      	movs	r1, #10
 800165c:	0018      	movs	r0, r3
 800165e:	f7fe fd5b 	bl	8000118 <__udivsi3>
 8001662:	0003      	movs	r3, r0
 8001664:	b2da      	uxtb	r2, r3
 8001666:	193b      	adds	r3, r7, r4
 8001668:	709a      	strb	r2, [r3, #2]
							updateTime->Minutes / 10, updateTime->Minutes % 10};
 800166a:	687b      	ldr	r3, [r7, #4]
 800166c:	785b      	ldrb	r3, [r3, #1]
	uint8_t sendTime[4] = {updateTime->Hours / 10, updateTime->Hours % 10,
 800166e:	210a      	movs	r1, #10
 8001670:	0018      	movs	r0, r3
 8001672:	f7fe fdd7 	bl	8000224 <__aeabi_uidivmod>
 8001676:	000b      	movs	r3, r1
 8001678:	b2da      	uxtb	r2, r3
 800167a:	193b      	adds	r3, r7, r4
 800167c:	70da      	strb	r2, [r3, #3]

	/*
	 * If we are in PM, we should reflect this in the PM LED.
	 * This offset will update the digit 3 shift register value with the correct sequence.
	 */
	uint8_t dig3Offset = 0;
 800167e:	2116      	movs	r1, #22
 8001680:	187b      	adds	r3, r7, r1
 8001682:	2200      	movs	r2, #0
 8001684:	701a      	strb	r2, [r3, #0]

	if(updateTime->TimeFormat == RTC_HOURFORMAT12_PM) {
 8001686:	687b      	ldr	r3, [r7, #4]
 8001688:	78db      	ldrb	r3, [r3, #3]
 800168a:	2b01      	cmp	r3, #1
 800168c:	d102      	bne.n	8001694 <sevSeg_updateDigits+0x70>
		dig3Offset = 2;
 800168e:	187b      	adds	r3, r7, r1
 8001690:	2202      	movs	r2, #2
 8001692:	701a      	strb	r2, [r3, #0]
	}

	for(int i = 0; i < 4; i++) {
 8001694:	2300      	movs	r3, #0
 8001696:	613b      	str	r3, [r7, #16]
 8001698:	e04f      	b.n	800173a <sevSeg_updateDigits+0x116>

		sendByte = dispDigits[sendTime[i]];
 800169a:	2308      	movs	r3, #8
 800169c:	18fa      	adds	r2, r7, r3
 800169e:	693b      	ldr	r3, [r7, #16]
 80016a0:	18d3      	adds	r3, r2, r3
 80016a2:	781b      	ldrb	r3, [r3, #0]
 80016a4:	0019      	movs	r1, r3
 80016a6:	2417      	movs	r4, #23
 80016a8:	193b      	adds	r3, r7, r4
 80016aa:	4a30      	ldr	r2, [pc, #192]	; (800176c <sevSeg_updateDigits+0x148>)
 80016ac:	5c52      	ldrb	r2, [r2, r1]
 80016ae:	701a      	strb	r2, [r3, #0]

		if(i == 0) {		// If tenth's place of hour, use special values
 80016b0:	693b      	ldr	r3, [r7, #16]
 80016b2:	2b00      	cmp	r3, #0
 80016b4:	d110      	bne.n	80016d8 <sevSeg_updateDigits+0xb4>
			sendByte = dig3Seg[(updateTime->Hours / 10) + dig3Offset];
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	781b      	ldrb	r3, [r3, #0]
 80016ba:	210a      	movs	r1, #10
 80016bc:	0018      	movs	r0, r3
 80016be:	f7fe fd2b 	bl	8000118 <__udivsi3>
 80016c2:	0003      	movs	r3, r0
 80016c4:	b2db      	uxtb	r3, r3
 80016c6:	001a      	movs	r2, r3
 80016c8:	2316      	movs	r3, #22
 80016ca:	18fb      	adds	r3, r7, r3
 80016cc:	781b      	ldrb	r3, [r3, #0]
 80016ce:	18d2      	adds	r2, r2, r3
 80016d0:	193b      	adds	r3, r7, r4
 80016d2:	4927      	ldr	r1, [pc, #156]	; (8001770 <sevSeg_updateDigits+0x14c>)
 80016d4:	5c8a      	ldrb	r2, [r1, r2]
 80016d6:	701a      	strb	r2, [r3, #0]
		}

		for(int j = 0; j < 8; j++) {
 80016d8:	2300      	movs	r3, #0
 80016da:	60fb      	str	r3, [r7, #12]
 80016dc:	e027      	b.n	800172e <sevSeg_updateDigits+0x10a>

			// Write data pin with LSB of data
			HAL_GPIO_WritePin(portArray[0], shiftData, GPIOPinSet[sendByte & 1]);
 80016de:	4b25      	ldr	r3, [pc, #148]	; (8001774 <sevSeg_updateDigits+0x150>)
 80016e0:	6818      	ldr	r0, [r3, #0]
 80016e2:	4b25      	ldr	r3, [pc, #148]	; (8001778 <sevSeg_updateDigits+0x154>)
 80016e4:	8819      	ldrh	r1, [r3, #0]
 80016e6:	2417      	movs	r4, #23
 80016e8:	193b      	adds	r3, r7, r4
 80016ea:	781b      	ldrb	r3, [r3, #0]
 80016ec:	2201      	movs	r2, #1
 80016ee:	4013      	ands	r3, r2
 80016f0:	4a22      	ldr	r2, [pc, #136]	; (800177c <sevSeg_updateDigits+0x158>)
 80016f2:	5cd3      	ldrb	r3, [r2, r3]
 80016f4:	001a      	movs	r2, r3
 80016f6:	f000 fdaa 	bl	800224e <HAL_GPIO_WritePin>

			// Toggle clock GPIO to shift bit into register
			HAL_GPIO_WritePin(portArray[1], shiftDataClock, GPIOPinSet[1]);
 80016fa:	4b1e      	ldr	r3, [pc, #120]	; (8001774 <sevSeg_updateDigits+0x150>)
 80016fc:	6858      	ldr	r0, [r3, #4]
 80016fe:	4b20      	ldr	r3, [pc, #128]	; (8001780 <sevSeg_updateDigits+0x15c>)
 8001700:	8819      	ldrh	r1, [r3, #0]
 8001702:	4b1e      	ldr	r3, [pc, #120]	; (800177c <sevSeg_updateDigits+0x158>)
 8001704:	785b      	ldrb	r3, [r3, #1]
 8001706:	001a      	movs	r2, r3
 8001708:	f000 fda1 	bl	800224e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(portArray[1], shiftDataClock, GPIOPinSet[0]);
 800170c:	4b19      	ldr	r3, [pc, #100]	; (8001774 <sevSeg_updateDigits+0x150>)
 800170e:	6858      	ldr	r0, [r3, #4]
 8001710:	4b1b      	ldr	r3, [pc, #108]	; (8001780 <sevSeg_updateDigits+0x15c>)
 8001712:	8819      	ldrh	r1, [r3, #0]
 8001714:	4b19      	ldr	r3, [pc, #100]	; (800177c <sevSeg_updateDigits+0x158>)
 8001716:	781b      	ldrb	r3, [r3, #0]
 8001718:	001a      	movs	r2, r3
 800171a:	f000 fd98 	bl	800224e <HAL_GPIO_WritePin>

			// Once data pin has been written and shifted out, shift data right by one bit.
			sendByte >>= 1;
 800171e:	193b      	adds	r3, r7, r4
 8001720:	193a      	adds	r2, r7, r4
 8001722:	7812      	ldrb	r2, [r2, #0]
 8001724:	0852      	lsrs	r2, r2, #1
 8001726:	701a      	strb	r2, [r3, #0]
		for(int j = 0; j < 8; j++) {
 8001728:	68fb      	ldr	r3, [r7, #12]
 800172a:	3301      	adds	r3, #1
 800172c:	60fb      	str	r3, [r7, #12]
 800172e:	68fb      	ldr	r3, [r7, #12]
 8001730:	2b07      	cmp	r3, #7
 8001732:	ddd4      	ble.n	80016de <sevSeg_updateDigits+0xba>
	for(int i = 0; i < 4; i++) {
 8001734:	693b      	ldr	r3, [r7, #16]
 8001736:	3301      	adds	r3, #1
 8001738:	613b      	str	r3, [r7, #16]
 800173a:	693b      	ldr	r3, [r7, #16]
 800173c:	2b03      	cmp	r3, #3
 800173e:	ddac      	ble.n	800169a <sevSeg_updateDigits+0x76>
		}
	}

	// Once all data has been shifted out, toggle store clock register to display data.

	HAL_GPIO_WritePin(portArray[2], shiftStoreClock, GPIOPinSet[1]);
 8001740:	4b0c      	ldr	r3, [pc, #48]	; (8001774 <sevSeg_updateDigits+0x150>)
 8001742:	6898      	ldr	r0, [r3, #8]
 8001744:	4b0f      	ldr	r3, [pc, #60]	; (8001784 <sevSeg_updateDigits+0x160>)
 8001746:	8819      	ldrh	r1, [r3, #0]
 8001748:	4b0c      	ldr	r3, [pc, #48]	; (800177c <sevSeg_updateDigits+0x158>)
 800174a:	785b      	ldrb	r3, [r3, #1]
 800174c:	001a      	movs	r2, r3
 800174e:	f000 fd7e 	bl	800224e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(portArray[2], shiftStoreClock, GPIOPinSet[0]);
 8001752:	4b08      	ldr	r3, [pc, #32]	; (8001774 <sevSeg_updateDigits+0x150>)
 8001754:	6898      	ldr	r0, [r3, #8]
 8001756:	4b0b      	ldr	r3, [pc, #44]	; (8001784 <sevSeg_updateDigits+0x160>)
 8001758:	8819      	ldrh	r1, [r3, #0]
 800175a:	4b08      	ldr	r3, [pc, #32]	; (800177c <sevSeg_updateDigits+0x158>)
 800175c:	781b      	ldrb	r3, [r3, #0]
 800175e:	001a      	movs	r2, r3
 8001760:	f000 fd75 	bl	800224e <HAL_GPIO_WritePin>

	return;
 8001764:	46c0      	nop			; (mov r8, r8)

}
 8001766:	46bd      	mov	sp, r7
 8001768:	b007      	add	sp, #28
 800176a:	bd90      	pop	{r4, r7, pc}
 800176c:	0800675c 	.word	0x0800675c
 8001770:	08006768 	.word	0x08006768
 8001774:	20000028 	.word	0x20000028
 8001778:	2000027c 	.word	0x2000027c
 800177c:	2000003c 	.word	0x2000003c
 8001780:	2000027e 	.word	0x2000027e
 8001784:	20000280 	.word	0x20000280

08001788 <sevSeg_setIntensity>:

void sevSeg_setIntensity(TIM_HandleTypeDef *htim_PWM, uint16_t dutyCycle) {
 8001788:	b580      	push	{r7, lr}
 800178a:	b082      	sub	sp, #8
 800178c:	af00      	add	r7, sp, #0
 800178e:	6078      	str	r0, [r7, #4]
 8001790:	000a      	movs	r2, r1
 8001792:	1cbb      	adds	r3, r7, #2
 8001794:	801a      	strh	r2, [r3, #0]

	__HAL_TIM_SET_COMPARE(htim_PWM, TIM_CHANNEL_2, dutyCycle);
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	681b      	ldr	r3, [r3, #0]
 800179a:	1cba      	adds	r2, r7, #2
 800179c:	8812      	ldrh	r2, [r2, #0]
 800179e:	639a      	str	r2, [r3, #56]	; 0x38
	HAL_TIM_PWM_Start(htim_PWM, TIM_CHANNEL_2);
 80017a0:	687b      	ldr	r3, [r7, #4]
 80017a2:	2104      	movs	r1, #4
 80017a4:	0018      	movs	r0, r3
 80017a6:	f002 faa3 	bl	8003cf0 <HAL_TIM_PWM_Start>

}
 80017aa:	46c0      	nop			; (mov r8, r8)
 80017ac:	46bd      	mov	sp, r7
 80017ae:	b002      	add	sp, #8
 80017b0:	bd80      	pop	{r7, pc}
	...

080017b4 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80017b4:	b580      	push	{r7, lr}
 80017b6:	b082      	sub	sp, #8
 80017b8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80017ba:	4b13      	ldr	r3, [pc, #76]	; (8001808 <HAL_MspInit+0x54>)
 80017bc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80017be:	4b12      	ldr	r3, [pc, #72]	; (8001808 <HAL_MspInit+0x54>)
 80017c0:	2101      	movs	r1, #1
 80017c2:	430a      	orrs	r2, r1
 80017c4:	641a      	str	r2, [r3, #64]	; 0x40
 80017c6:	4b10      	ldr	r3, [pc, #64]	; (8001808 <HAL_MspInit+0x54>)
 80017c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80017ca:	2201      	movs	r2, #1
 80017cc:	4013      	ands	r3, r2
 80017ce:	607b      	str	r3, [r7, #4]
 80017d0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80017d2:	4b0d      	ldr	r3, [pc, #52]	; (8001808 <HAL_MspInit+0x54>)
 80017d4:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80017d6:	4b0c      	ldr	r3, [pc, #48]	; (8001808 <HAL_MspInit+0x54>)
 80017d8:	2180      	movs	r1, #128	; 0x80
 80017da:	0549      	lsls	r1, r1, #21
 80017dc:	430a      	orrs	r2, r1
 80017de:	63da      	str	r2, [r3, #60]	; 0x3c
 80017e0:	4b09      	ldr	r3, [pc, #36]	; (8001808 <HAL_MspInit+0x54>)
 80017e2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80017e4:	2380      	movs	r3, #128	; 0x80
 80017e6:	055b      	lsls	r3, r3, #21
 80017e8:	4013      	ands	r3, r2
 80017ea:	603b      	str	r3, [r7, #0]
 80017ec:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /* Peripheral interrupt init */
  /* PVD_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PVD_IRQn, 0, 0);
 80017ee:	2200      	movs	r2, #0
 80017f0:	2100      	movs	r1, #0
 80017f2:	2001      	movs	r0, #1
 80017f4:	f000 fb78 	bl	8001ee8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(PVD_IRQn);
 80017f8:	2001      	movs	r0, #1
 80017fa:	f000 fb8a 	bl	8001f12 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80017fe:	46c0      	nop			; (mov r8, r8)
 8001800:	46bd      	mov	sp, r7
 8001802:	b002      	add	sp, #8
 8001804:	bd80      	pop	{r7, pc}
 8001806:	46c0      	nop			; (mov r8, r8)
 8001808:	40021000 	.word	0x40021000

0800180c <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 800180c:	b590      	push	{r4, r7, lr}
 800180e:	b08f      	sub	sp, #60	; 0x3c
 8001810:	af00      	add	r7, sp, #0
 8001812:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001814:	2410      	movs	r4, #16
 8001816:	193b      	adds	r3, r7, r4
 8001818:	0018      	movs	r0, r3
 800181a:	2328      	movs	r3, #40	; 0x28
 800181c:	001a      	movs	r2, r3
 800181e:	2100      	movs	r1, #0
 8001820:	f003 fde6 	bl	80053f0 <memset>
  if(hrtc->Instance==RTC)
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	681b      	ldr	r3, [r3, #0]
 8001828:	4a19      	ldr	r2, [pc, #100]	; (8001890 <HAL_RTC_MspInit+0x84>)
 800182a:	4293      	cmp	r3, r2
 800182c:	d12c      	bne.n	8001888 <HAL_RTC_MspInit+0x7c>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 800182e:	193b      	adds	r3, r7, r4
 8001830:	2280      	movs	r2, #128	; 0x80
 8001832:	0292      	lsls	r2, r2, #10
 8001834:	601a      	str	r2, [r3, #0]
    PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8001836:	193b      	adds	r3, r7, r4
 8001838:	2280      	movs	r2, #128	; 0x80
 800183a:	0052      	lsls	r2, r2, #1
 800183c:	625a      	str	r2, [r3, #36]	; 0x24

    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800183e:	193b      	adds	r3, r7, r4
 8001840:	0018      	movs	r0, r3
 8001842:	f001 fab9 	bl	8002db8 <HAL_RCCEx_PeriphCLKConfig>
 8001846:	1e03      	subs	r3, r0, #0
 8001848:	d001      	beq.n	800184e <HAL_RTC_MspInit+0x42>
    {
      Error_Handler();
 800184a:	f7ff fdcd 	bl	80013e8 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 800184e:	4b11      	ldr	r3, [pc, #68]	; (8001894 <HAL_RTC_MspInit+0x88>)
 8001850:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8001852:	4b10      	ldr	r3, [pc, #64]	; (8001894 <HAL_RTC_MspInit+0x88>)
 8001854:	2180      	movs	r1, #128	; 0x80
 8001856:	0209      	lsls	r1, r1, #8
 8001858:	430a      	orrs	r2, r1
 800185a:	65da      	str	r2, [r3, #92]	; 0x5c
    __HAL_RCC_RTCAPB_CLK_ENABLE();
 800185c:	4b0d      	ldr	r3, [pc, #52]	; (8001894 <HAL_RTC_MspInit+0x88>)
 800185e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001860:	4b0c      	ldr	r3, [pc, #48]	; (8001894 <HAL_RTC_MspInit+0x88>)
 8001862:	2180      	movs	r1, #128	; 0x80
 8001864:	00c9      	lsls	r1, r1, #3
 8001866:	430a      	orrs	r2, r1
 8001868:	63da      	str	r2, [r3, #60]	; 0x3c
 800186a:	4b0a      	ldr	r3, [pc, #40]	; (8001894 <HAL_RTC_MspInit+0x88>)
 800186c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800186e:	2380      	movs	r3, #128	; 0x80
 8001870:	00db      	lsls	r3, r3, #3
 8001872:	4013      	ands	r3, r2
 8001874:	60fb      	str	r3, [r7, #12]
 8001876:	68fb      	ldr	r3, [r7, #12]
    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(RTC_TAMP_IRQn, 0, 0);
 8001878:	2200      	movs	r2, #0
 800187a:	2100      	movs	r1, #0
 800187c:	2002      	movs	r0, #2
 800187e:	f000 fb33 	bl	8001ee8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_TAMP_IRQn);
 8001882:	2002      	movs	r0, #2
 8001884:	f000 fb45 	bl	8001f12 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 8001888:	46c0      	nop			; (mov r8, r8)
 800188a:	46bd      	mov	sp, r7
 800188c:	b00f      	add	sp, #60	; 0x3c
 800188e:	bd90      	pop	{r4, r7, pc}
 8001890:	40002800 	.word	0x40002800
 8001894:	40021000 	.word	0x40021000

08001898 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8001898:	b590      	push	{r4, r7, lr}
 800189a:	b08f      	sub	sp, #60	; 0x3c
 800189c:	af00      	add	r7, sp, #0
 800189e:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80018a0:	2410      	movs	r4, #16
 80018a2:	193b      	adds	r3, r7, r4
 80018a4:	0018      	movs	r0, r3
 80018a6:	2328      	movs	r3, #40	; 0x28
 80018a8:	001a      	movs	r2, r3
 80018aa:	2100      	movs	r1, #0
 80018ac:	f003 fda0 	bl	80053f0 <memset>
  if(htim_pwm->Instance==TIM1)
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	681b      	ldr	r3, [r3, #0]
 80018b4:	4a11      	ldr	r2, [pc, #68]	; (80018fc <HAL_TIM_PWM_MspInit+0x64>)
 80018b6:	4293      	cmp	r3, r2
 80018b8:	d11c      	bne.n	80018f4 <HAL_TIM_PWM_MspInit+0x5c>

  /* USER CODE END TIM1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_TIM1;
 80018ba:	193b      	adds	r3, r7, r4
 80018bc:	2280      	movs	r2, #128	; 0x80
 80018be:	0392      	lsls	r2, r2, #14
 80018c0:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Tim1ClockSelection = RCC_TIM1CLKSOURCE_PCLK1;
 80018c2:	193b      	adds	r3, r7, r4
 80018c4:	2200      	movs	r2, #0
 80018c6:	621a      	str	r2, [r3, #32]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80018c8:	193b      	adds	r3, r7, r4
 80018ca:	0018      	movs	r0, r3
 80018cc:	f001 fa74 	bl	8002db8 <HAL_RCCEx_PeriphCLKConfig>
 80018d0:	1e03      	subs	r3, r0, #0
 80018d2:	d001      	beq.n	80018d8 <HAL_TIM_PWM_MspInit+0x40>
    {
      Error_Handler();
 80018d4:	f7ff fd88 	bl	80013e8 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80018d8:	4b09      	ldr	r3, [pc, #36]	; (8001900 <HAL_TIM_PWM_MspInit+0x68>)
 80018da:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80018dc:	4b08      	ldr	r3, [pc, #32]	; (8001900 <HAL_TIM_PWM_MspInit+0x68>)
 80018de:	2180      	movs	r1, #128	; 0x80
 80018e0:	0109      	lsls	r1, r1, #4
 80018e2:	430a      	orrs	r2, r1
 80018e4:	641a      	str	r2, [r3, #64]	; 0x40
 80018e6:	4b06      	ldr	r3, [pc, #24]	; (8001900 <HAL_TIM_PWM_MspInit+0x68>)
 80018e8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80018ea:	2380      	movs	r3, #128	; 0x80
 80018ec:	011b      	lsls	r3, r3, #4
 80018ee:	4013      	ands	r3, r2
 80018f0:	60fb      	str	r3, [r7, #12]
 80018f2:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 80018f4:	46c0      	nop			; (mov r8, r8)
 80018f6:	46bd      	mov	sp, r7
 80018f8:	b00f      	add	sp, #60	; 0x3c
 80018fa:	bd90      	pop	{r4, r7, pc}
 80018fc:	40012c00 	.word	0x40012c00
 8001900:	40021000 	.word	0x40021000

08001904 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001904:	b580      	push	{r7, lr}
 8001906:	b084      	sub	sp, #16
 8001908:	af00      	add	r7, sp, #0
 800190a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM16)
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	681b      	ldr	r3, [r3, #0]
 8001910:	4a0a      	ldr	r2, [pc, #40]	; (800193c <HAL_TIM_Base_MspInit+0x38>)
 8001912:	4293      	cmp	r3, r2
 8001914:	d10d      	bne.n	8001932 <HAL_TIM_Base_MspInit+0x2e>
  /* USER CODE BEGIN TIM16_MspInit 0 */

  /* USER CODE END TIM16_MspInit 0 */

    /* Peripheral clock enable */
    __HAL_RCC_TIM16_CLK_ENABLE();
 8001916:	4b0a      	ldr	r3, [pc, #40]	; (8001940 <HAL_TIM_Base_MspInit+0x3c>)
 8001918:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800191a:	4b09      	ldr	r3, [pc, #36]	; (8001940 <HAL_TIM_Base_MspInit+0x3c>)
 800191c:	2180      	movs	r1, #128	; 0x80
 800191e:	0289      	lsls	r1, r1, #10
 8001920:	430a      	orrs	r2, r1
 8001922:	641a      	str	r2, [r3, #64]	; 0x40
 8001924:	4b06      	ldr	r3, [pc, #24]	; (8001940 <HAL_TIM_Base_MspInit+0x3c>)
 8001926:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001928:	2380      	movs	r3, #128	; 0x80
 800192a:	029b      	lsls	r3, r3, #10
 800192c:	4013      	ands	r3, r2
 800192e:	60fb      	str	r3, [r7, #12]
 8001930:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM16_MspInit 1 */

  /* USER CODE END TIM16_MspInit 1 */
  }

}
 8001932:	46c0      	nop			; (mov r8, r8)
 8001934:	46bd      	mov	sp, r7
 8001936:	b004      	add	sp, #16
 8001938:	bd80      	pop	{r7, pc}
 800193a:	46c0      	nop			; (mov r8, r8)
 800193c:	40014400 	.word	0x40014400
 8001940:	40021000 	.word	0x40021000

08001944 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001944:	b590      	push	{r4, r7, lr}
 8001946:	b089      	sub	sp, #36	; 0x24
 8001948:	af00      	add	r7, sp, #0
 800194a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800194c:	240c      	movs	r4, #12
 800194e:	193b      	adds	r3, r7, r4
 8001950:	0018      	movs	r0, r3
 8001952:	2314      	movs	r3, #20
 8001954:	001a      	movs	r2, r3
 8001956:	2100      	movs	r1, #0
 8001958:	f003 fd4a 	bl	80053f0 <memset>
  if(htim->Instance==TIM1)
 800195c:	687b      	ldr	r3, [r7, #4]
 800195e:	681b      	ldr	r3, [r3, #0]
 8001960:	4a14      	ldr	r2, [pc, #80]	; (80019b4 <HAL_TIM_MspPostInit+0x70>)
 8001962:	4293      	cmp	r3, r2
 8001964:	d121      	bne.n	80019aa <HAL_TIM_MspPostInit+0x66>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001966:	4b14      	ldr	r3, [pc, #80]	; (80019b8 <HAL_TIM_MspPostInit+0x74>)
 8001968:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800196a:	4b13      	ldr	r3, [pc, #76]	; (80019b8 <HAL_TIM_MspPostInit+0x74>)
 800196c:	2102      	movs	r1, #2
 800196e:	430a      	orrs	r2, r1
 8001970:	635a      	str	r2, [r3, #52]	; 0x34
 8001972:	4b11      	ldr	r3, [pc, #68]	; (80019b8 <HAL_TIM_MspPostInit+0x74>)
 8001974:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001976:	2202      	movs	r2, #2
 8001978:	4013      	ands	r3, r2
 800197a:	60bb      	str	r3, [r7, #8]
 800197c:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PB3     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = Shift_Output_En_Pin;
 800197e:	0021      	movs	r1, r4
 8001980:	187b      	adds	r3, r7, r1
 8001982:	2208      	movs	r2, #8
 8001984:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001986:	187b      	adds	r3, r7, r1
 8001988:	2202      	movs	r2, #2
 800198a:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800198c:	187b      	adds	r3, r7, r1
 800198e:	2200      	movs	r2, #0
 8001990:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001992:	187b      	adds	r3, r7, r1
 8001994:	2200      	movs	r2, #0
 8001996:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8001998:	187b      	adds	r3, r7, r1
 800199a:	2201      	movs	r2, #1
 800199c:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(Shift_Output_En_GPIO_Port, &GPIO_InitStruct);
 800199e:	187b      	adds	r3, r7, r1
 80019a0:	4a06      	ldr	r2, [pc, #24]	; (80019bc <HAL_TIM_MspPostInit+0x78>)
 80019a2:	0019      	movs	r1, r3
 80019a4:	0010      	movs	r0, r2
 80019a6:	f000 fad1 	bl	8001f4c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 80019aa:	46c0      	nop			; (mov r8, r8)
 80019ac:	46bd      	mov	sp, r7
 80019ae:	b009      	add	sp, #36	; 0x24
 80019b0:	bd90      	pop	{r4, r7, pc}
 80019b2:	46c0      	nop			; (mov r8, r8)
 80019b4:	40012c00 	.word	0x40012c00
 80019b8:	40021000 	.word	0x40021000
 80019bc:	50000400 	.word	0x50000400

080019c0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80019c0:	b590      	push	{r4, r7, lr}
 80019c2:	b08b      	sub	sp, #44	; 0x2c
 80019c4:	af00      	add	r7, sp, #0
 80019c6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019c8:	2414      	movs	r4, #20
 80019ca:	193b      	adds	r3, r7, r4
 80019cc:	0018      	movs	r0, r3
 80019ce:	2314      	movs	r3, #20
 80019d0:	001a      	movs	r2, r3
 80019d2:	2100      	movs	r1, #0
 80019d4:	f003 fd0c 	bl	80053f0 <memset>
  if(huart->Instance==USART2)
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	681b      	ldr	r3, [r3, #0]
 80019dc:	4a1b      	ldr	r2, [pc, #108]	; (8001a4c <HAL_UART_MspInit+0x8c>)
 80019de:	4293      	cmp	r3, r2
 80019e0:	d130      	bne.n	8001a44 <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80019e2:	4b1b      	ldr	r3, [pc, #108]	; (8001a50 <HAL_UART_MspInit+0x90>)
 80019e4:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80019e6:	4b1a      	ldr	r3, [pc, #104]	; (8001a50 <HAL_UART_MspInit+0x90>)
 80019e8:	2180      	movs	r1, #128	; 0x80
 80019ea:	0289      	lsls	r1, r1, #10
 80019ec:	430a      	orrs	r2, r1
 80019ee:	63da      	str	r2, [r3, #60]	; 0x3c
 80019f0:	4b17      	ldr	r3, [pc, #92]	; (8001a50 <HAL_UART_MspInit+0x90>)
 80019f2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80019f4:	2380      	movs	r3, #128	; 0x80
 80019f6:	029b      	lsls	r3, r3, #10
 80019f8:	4013      	ands	r3, r2
 80019fa:	613b      	str	r3, [r7, #16]
 80019fc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80019fe:	4b14      	ldr	r3, [pc, #80]	; (8001a50 <HAL_UART_MspInit+0x90>)
 8001a00:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001a02:	4b13      	ldr	r3, [pc, #76]	; (8001a50 <HAL_UART_MspInit+0x90>)
 8001a04:	2101      	movs	r1, #1
 8001a06:	430a      	orrs	r2, r1
 8001a08:	635a      	str	r2, [r3, #52]	; 0x34
 8001a0a:	4b11      	ldr	r3, [pc, #68]	; (8001a50 <HAL_UART_MspInit+0x90>)
 8001a0c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001a0e:	2201      	movs	r2, #1
 8001a10:	4013      	ands	r3, r2
 8001a12:	60fb      	str	r3, [r7, #12]
 8001a14:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = T_VCP_TX_Pin|T_VCP_RX_Pin;
 8001a16:	0021      	movs	r1, r4
 8001a18:	187b      	adds	r3, r7, r1
 8001a1a:	220c      	movs	r2, #12
 8001a1c:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a1e:	187b      	adds	r3, r7, r1
 8001a20:	2202      	movs	r2, #2
 8001a22:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001a24:	187b      	adds	r3, r7, r1
 8001a26:	2201      	movs	r2, #1
 8001a28:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a2a:	187b      	adds	r3, r7, r1
 8001a2c:	2200      	movs	r2, #0
 8001a2e:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 8001a30:	187b      	adds	r3, r7, r1
 8001a32:	2201      	movs	r2, #1
 8001a34:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a36:	187a      	adds	r2, r7, r1
 8001a38:	23a0      	movs	r3, #160	; 0xa0
 8001a3a:	05db      	lsls	r3, r3, #23
 8001a3c:	0011      	movs	r1, r2
 8001a3e:	0018      	movs	r0, r3
 8001a40:	f000 fa84 	bl	8001f4c <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8001a44:	46c0      	nop			; (mov r8, r8)
 8001a46:	46bd      	mov	sp, r7
 8001a48:	b00b      	add	sp, #44	; 0x2c
 8001a4a:	bd90      	pop	{r4, r7, pc}
 8001a4c:	40004400 	.word	0x40004400
 8001a50:	40021000 	.word	0x40021000

08001a54 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001a54:	b580      	push	{r7, lr}
 8001a56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001a58:	e7fe      	b.n	8001a58 <NMI_Handler+0x4>

08001a5a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001a5a:	b580      	push	{r7, lr}
 8001a5c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001a5e:	e7fe      	b.n	8001a5e <HardFault_Handler+0x4>

08001a60 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001a60:	b580      	push	{r7, lr}
 8001a62:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8001a64:	46c0      	nop			; (mov r8, r8)
 8001a66:	46bd      	mov	sp, r7
 8001a68:	bd80      	pop	{r7, pc}

08001a6a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001a6a:	b580      	push	{r7, lr}
 8001a6c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001a6e:	46c0      	nop			; (mov r8, r8)
 8001a70:	46bd      	mov	sp, r7
 8001a72:	bd80      	pop	{r7, pc}

08001a74 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001a74:	b580      	push	{r7, lr}
 8001a76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001a78:	f000 f96e 	bl	8001d58 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001a7c:	46c0      	nop			; (mov r8, r8)
 8001a7e:	46bd      	mov	sp, r7
 8001a80:	bd80      	pop	{r7, pc}

08001a82 <PVD_IRQHandler>:

/**
  * @brief This function handles PVD interrupt through EXTI line 16.
  */
void PVD_IRQHandler(void)
{
 8001a82:	b580      	push	{r7, lr}
 8001a84:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN PVD_IRQn 0 */

  /* USER CODE END PVD_IRQn 0 */
  HAL_PWR_PVD_IRQHandler();
 8001a86:	f000 fc9d 	bl	80023c4 <HAL_PWREx_PVD_IRQHandler>
  /* USER CODE BEGIN PVD_IRQn 1 */

  /* USER CODE END PVD_IRQn 1 */
}
 8001a8a:	46c0      	nop			; (mov r8, r8)
 8001a8c:	46bd      	mov	sp, r7
 8001a8e:	bd80      	pop	{r7, pc}

08001a90 <RTC_TAMP_IRQHandler>:

/**
  * @brief This function handles RTC and TAMP interrupts through EXTI lines 19 and 21.
  */
void RTC_TAMP_IRQHandler(void)
{
 8001a90:	b580      	push	{r7, lr}
 8001a92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_TAMP_IRQn 0 */

  /* USER CODE END RTC_TAMP_IRQn 0 */
  HAL_RTC_AlarmIRQHandler(&hrtc);
 8001a94:	4b03      	ldr	r3, [pc, #12]	; (8001aa4 <RTC_TAMP_IRQHandler+0x14>)
 8001a96:	0018      	movs	r0, r3
 8001a98:	f001 fece 	bl	8003838 <HAL_RTC_AlarmIRQHandler>
  /* USER CODE BEGIN RTC_TAMP_IRQn 1 */

  /* USER CODE END RTC_TAMP_IRQn 1 */
}
 8001a9c:	46c0      	nop			; (mov r8, r8)
 8001a9e:	46bd      	mov	sp, r7
 8001aa0:	bd80      	pop	{r7, pc}
 8001aa2:	46c0      	nop			; (mov r8, r8)
 8001aa4:	200000d0 	.word	0x200000d0

08001aa8 <EXTI0_1_IRQHandler>:

/**
  * @brief This function handles EXTI line 0 and line 1 interrupts.
  */
void EXTI0_1_IRQHandler(void)
{
 8001aa8:	b580      	push	{r7, lr}
 8001aaa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_1_IRQn 0 */

  /* USER CODE END EXTI0_1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(Display_Button_Pin);
 8001aac:	2001      	movs	r0, #1
 8001aae:	f000 fc07 	bl	80022c0 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(Alarm_Set_Button_Pin);
 8001ab2:	2002      	movs	r0, #2
 8001ab4:	f000 fc04 	bl	80022c0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_1_IRQn 1 */

  /* USER CODE END EXTI0_1_IRQn 1 */
}
 8001ab8:	46c0      	nop			; (mov r8, r8)
 8001aba:	46bd      	mov	sp, r7
 8001abc:	bd80      	pop	{r7, pc}

08001abe <EXTI2_3_IRQHandler>:

/**
  * @brief This function handles EXTI line 2 and line 3 interrupts.
  */
void EXTI2_3_IRQHandler(void)
{
 8001abe:	b580      	push	{r7, lr}
 8001ac0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_3_IRQn 0 */

  /* USER CODE END EXTI2_3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(T_NRST_Pin);
 8001ac2:	2004      	movs	r0, #4
 8001ac4:	f000 fbfc 	bl	80022c0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_3_IRQn 1 */

  /* USER CODE END EXTI2_3_IRQn 1 */
}
 8001ac8:	46c0      	nop			; (mov r8, r8)
 8001aca:	46bd      	mov	sp, r7
 8001acc:	bd80      	pop	{r7, pc}

08001ace <EXTI4_15_IRQHandler>:

/**
  * @brief This function handles EXTI line 4 to 15 interrupts.
  */
void EXTI4_15_IRQHandler(void)
{
 8001ace:	b580      	push	{r7, lr}
 8001ad0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_15_IRQn 0 */

  /* USER CODE END EXTI4_15_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(Hour_Set_Button_Pin);
 8001ad2:	2020      	movs	r0, #32
 8001ad4:	f000 fbf4 	bl	80022c0 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(Alarm_Enable_Button_Pin);
 8001ad8:	2040      	movs	r0, #64	; 0x40
 8001ada:	f000 fbf1 	bl	80022c0 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(Minute_Set_Button_Pin);
 8001ade:	2380      	movs	r3, #128	; 0x80
 8001ae0:	015b      	lsls	r3, r3, #5
 8001ae2:	0018      	movs	r0, r3
 8001ae4:	f000 fbec 	bl	80022c0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_15_IRQn 1 */

  /* USER CODE END EXTI4_15_IRQn 1 */
}
 8001ae8:	46c0      	nop			; (mov r8, r8)
 8001aea:	46bd      	mov	sp, r7
 8001aec:	bd80      	pop	{r7, pc}

08001aee <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001aee:	b580      	push	{r7, lr}
 8001af0:	b086      	sub	sp, #24
 8001af2:	af00      	add	r7, sp, #0
 8001af4:	60f8      	str	r0, [r7, #12]
 8001af6:	60b9      	str	r1, [r7, #8]
 8001af8:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001afa:	2300      	movs	r3, #0
 8001afc:	617b      	str	r3, [r7, #20]
 8001afe:	e00a      	b.n	8001b16 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001b00:	e000      	b.n	8001b04 <_read+0x16>
 8001b02:	bf00      	nop
 8001b04:	0001      	movs	r1, r0
 8001b06:	68bb      	ldr	r3, [r7, #8]
 8001b08:	1c5a      	adds	r2, r3, #1
 8001b0a:	60ba      	str	r2, [r7, #8]
 8001b0c:	b2ca      	uxtb	r2, r1
 8001b0e:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001b10:	697b      	ldr	r3, [r7, #20]
 8001b12:	3301      	adds	r3, #1
 8001b14:	617b      	str	r3, [r7, #20]
 8001b16:	697a      	ldr	r2, [r7, #20]
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	429a      	cmp	r2, r3
 8001b1c:	dbf0      	blt.n	8001b00 <_read+0x12>
  }

  return len;
 8001b1e:	687b      	ldr	r3, [r7, #4]
}
 8001b20:	0018      	movs	r0, r3
 8001b22:	46bd      	mov	sp, r7
 8001b24:	b006      	add	sp, #24
 8001b26:	bd80      	pop	{r7, pc}

08001b28 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001b28:	b580      	push	{r7, lr}
 8001b2a:	b086      	sub	sp, #24
 8001b2c:	af00      	add	r7, sp, #0
 8001b2e:	60f8      	str	r0, [r7, #12]
 8001b30:	60b9      	str	r1, [r7, #8]
 8001b32:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001b34:	2300      	movs	r3, #0
 8001b36:	617b      	str	r3, [r7, #20]
 8001b38:	e009      	b.n	8001b4e <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001b3a:	68bb      	ldr	r3, [r7, #8]
 8001b3c:	1c5a      	adds	r2, r3, #1
 8001b3e:	60ba      	str	r2, [r7, #8]
 8001b40:	781b      	ldrb	r3, [r3, #0]
 8001b42:	0018      	movs	r0, r3
 8001b44:	f7fe fcb8 	bl	80004b8 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001b48:	697b      	ldr	r3, [r7, #20]
 8001b4a:	3301      	adds	r3, #1
 8001b4c:	617b      	str	r3, [r7, #20]
 8001b4e:	697a      	ldr	r2, [r7, #20]
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	429a      	cmp	r2, r3
 8001b54:	dbf1      	blt.n	8001b3a <_write+0x12>
  }
  return len;
 8001b56:	687b      	ldr	r3, [r7, #4]
}
 8001b58:	0018      	movs	r0, r3
 8001b5a:	46bd      	mov	sp, r7
 8001b5c:	b006      	add	sp, #24
 8001b5e:	bd80      	pop	{r7, pc}

08001b60 <_close>:

int _close(int file)
{
 8001b60:	b580      	push	{r7, lr}
 8001b62:	b082      	sub	sp, #8
 8001b64:	af00      	add	r7, sp, #0
 8001b66:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001b68:	2301      	movs	r3, #1
 8001b6a:	425b      	negs	r3, r3
}
 8001b6c:	0018      	movs	r0, r3
 8001b6e:	46bd      	mov	sp, r7
 8001b70:	b002      	add	sp, #8
 8001b72:	bd80      	pop	{r7, pc}

08001b74 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001b74:	b580      	push	{r7, lr}
 8001b76:	b082      	sub	sp, #8
 8001b78:	af00      	add	r7, sp, #0
 8001b7a:	6078      	str	r0, [r7, #4]
 8001b7c:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001b7e:	683b      	ldr	r3, [r7, #0]
 8001b80:	2280      	movs	r2, #128	; 0x80
 8001b82:	0192      	lsls	r2, r2, #6
 8001b84:	605a      	str	r2, [r3, #4]
  return 0;
 8001b86:	2300      	movs	r3, #0
}
 8001b88:	0018      	movs	r0, r3
 8001b8a:	46bd      	mov	sp, r7
 8001b8c:	b002      	add	sp, #8
 8001b8e:	bd80      	pop	{r7, pc}

08001b90 <_isatty>:

int _isatty(int file)
{
 8001b90:	b580      	push	{r7, lr}
 8001b92:	b082      	sub	sp, #8
 8001b94:	af00      	add	r7, sp, #0
 8001b96:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001b98:	2301      	movs	r3, #1
}
 8001b9a:	0018      	movs	r0, r3
 8001b9c:	46bd      	mov	sp, r7
 8001b9e:	b002      	add	sp, #8
 8001ba0:	bd80      	pop	{r7, pc}

08001ba2 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001ba2:	b580      	push	{r7, lr}
 8001ba4:	b084      	sub	sp, #16
 8001ba6:	af00      	add	r7, sp, #0
 8001ba8:	60f8      	str	r0, [r7, #12]
 8001baa:	60b9      	str	r1, [r7, #8]
 8001bac:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001bae:	2300      	movs	r3, #0
}
 8001bb0:	0018      	movs	r0, r3
 8001bb2:	46bd      	mov	sp, r7
 8001bb4:	b004      	add	sp, #16
 8001bb6:	bd80      	pop	{r7, pc}

08001bb8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001bb8:	b580      	push	{r7, lr}
 8001bba:	b086      	sub	sp, #24
 8001bbc:	af00      	add	r7, sp, #0
 8001bbe:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001bc0:	4a14      	ldr	r2, [pc, #80]	; (8001c14 <_sbrk+0x5c>)
 8001bc2:	4b15      	ldr	r3, [pc, #84]	; (8001c18 <_sbrk+0x60>)
 8001bc4:	1ad3      	subs	r3, r2, r3
 8001bc6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001bc8:	697b      	ldr	r3, [r7, #20]
 8001bca:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001bcc:	4b13      	ldr	r3, [pc, #76]	; (8001c1c <_sbrk+0x64>)
 8001bce:	681b      	ldr	r3, [r3, #0]
 8001bd0:	2b00      	cmp	r3, #0
 8001bd2:	d102      	bne.n	8001bda <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001bd4:	4b11      	ldr	r3, [pc, #68]	; (8001c1c <_sbrk+0x64>)
 8001bd6:	4a12      	ldr	r2, [pc, #72]	; (8001c20 <_sbrk+0x68>)
 8001bd8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001bda:	4b10      	ldr	r3, [pc, #64]	; (8001c1c <_sbrk+0x64>)
 8001bdc:	681a      	ldr	r2, [r3, #0]
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	18d3      	adds	r3, r2, r3
 8001be2:	693a      	ldr	r2, [r7, #16]
 8001be4:	429a      	cmp	r2, r3
 8001be6:	d207      	bcs.n	8001bf8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001be8:	f003 fbd8 	bl	800539c <__errno>
 8001bec:	0003      	movs	r3, r0
 8001bee:	220c      	movs	r2, #12
 8001bf0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001bf2:	2301      	movs	r3, #1
 8001bf4:	425b      	negs	r3, r3
 8001bf6:	e009      	b.n	8001c0c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001bf8:	4b08      	ldr	r3, [pc, #32]	; (8001c1c <_sbrk+0x64>)
 8001bfa:	681b      	ldr	r3, [r3, #0]
 8001bfc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001bfe:	4b07      	ldr	r3, [pc, #28]	; (8001c1c <_sbrk+0x64>)
 8001c00:	681a      	ldr	r2, [r3, #0]
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	18d2      	adds	r2, r2, r3
 8001c06:	4b05      	ldr	r3, [pc, #20]	; (8001c1c <_sbrk+0x64>)
 8001c08:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 8001c0a:	68fb      	ldr	r3, [r7, #12]
}
 8001c0c:	0018      	movs	r0, r3
 8001c0e:	46bd      	mov	sp, r7
 8001c10:	b006      	add	sp, #24
 8001c12:	bd80      	pop	{r7, pc}
 8001c14:	20002000 	.word	0x20002000
 8001c18:	00000400 	.word	0x00000400
 8001c1c:	20000288 	.word	0x20000288
 8001c20:	200002a0 	.word	0x200002a0

08001c24 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001c24:	b580      	push	{r7, lr}
 8001c26:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001c28:	46c0      	nop			; (mov r8, r8)
 8001c2a:	46bd      	mov	sp, r7
 8001c2c:	bd80      	pop	{r7, pc}
	...

08001c30 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001c30:	480d      	ldr	r0, [pc, #52]	; (8001c68 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8001c32:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8001c34:	f7ff fff6 	bl	8001c24 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001c38:	480c      	ldr	r0, [pc, #48]	; (8001c6c <LoopForever+0x6>)
  ldr r1, =_edata
 8001c3a:	490d      	ldr	r1, [pc, #52]	; (8001c70 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001c3c:	4a0d      	ldr	r2, [pc, #52]	; (8001c74 <LoopForever+0xe>)
  movs r3, #0
 8001c3e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001c40:	e002      	b.n	8001c48 <LoopCopyDataInit>

08001c42 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001c42:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001c44:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001c46:	3304      	adds	r3, #4

08001c48 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001c48:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001c4a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001c4c:	d3f9      	bcc.n	8001c42 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001c4e:	4a0a      	ldr	r2, [pc, #40]	; (8001c78 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001c50:	4c0a      	ldr	r4, [pc, #40]	; (8001c7c <LoopForever+0x16>)
  movs r3, #0
 8001c52:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001c54:	e001      	b.n	8001c5a <LoopFillZerobss>

08001c56 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001c56:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001c58:	3204      	adds	r2, #4

08001c5a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001c5a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001c5c:	d3fb      	bcc.n	8001c56 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8001c5e:	f003 fba3 	bl	80053a8 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 8001c62:	f7fe fc3b 	bl	80004dc <main>

08001c66 <LoopForever>:

LoopForever:
  b LoopForever
 8001c66:	e7fe      	b.n	8001c66 <LoopForever>
  ldr   r0, =_estack
 8001c68:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 8001c6c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001c70:	200000b0 	.word	0x200000b0
  ldr r2, =_sidata
 8001c74:	080068e0 	.word	0x080068e0
  ldr r2, =_sbss
 8001c78:	200000b0 	.word	0x200000b0
  ldr r4, =_ebss
 8001c7c:	200002a0 	.word	0x200002a0

08001c80 <ADC1_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001c80:	e7fe      	b.n	8001c80 <ADC1_IRQHandler>
	...

08001c84 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001c84:	b580      	push	{r7, lr}
 8001c86:	b082      	sub	sp, #8
 8001c88:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001c8a:	1dfb      	adds	r3, r7, #7
 8001c8c:	2200      	movs	r2, #0
 8001c8e:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001c90:	4b0b      	ldr	r3, [pc, #44]	; (8001cc0 <HAL_Init+0x3c>)
 8001c92:	681a      	ldr	r2, [r3, #0]
 8001c94:	4b0a      	ldr	r3, [pc, #40]	; (8001cc0 <HAL_Init+0x3c>)
 8001c96:	2180      	movs	r1, #128	; 0x80
 8001c98:	0049      	lsls	r1, r1, #1
 8001c9a:	430a      	orrs	r2, r1
 8001c9c:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001c9e:	2000      	movs	r0, #0
 8001ca0:	f000 f810 	bl	8001cc4 <HAL_InitTick>
 8001ca4:	1e03      	subs	r3, r0, #0
 8001ca6:	d003      	beq.n	8001cb0 <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 8001ca8:	1dfb      	adds	r3, r7, #7
 8001caa:	2201      	movs	r2, #1
 8001cac:	701a      	strb	r2, [r3, #0]
 8001cae:	e001      	b.n	8001cb4 <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 8001cb0:	f7ff fd80 	bl	80017b4 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001cb4:	1dfb      	adds	r3, r7, #7
 8001cb6:	781b      	ldrb	r3, [r3, #0]
}
 8001cb8:	0018      	movs	r0, r3
 8001cba:	46bd      	mov	sp, r7
 8001cbc:	b002      	add	sp, #8
 8001cbe:	bd80      	pop	{r7, pc}
 8001cc0:	40022000 	.word	0x40022000

08001cc4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001cc4:	b590      	push	{r4, r7, lr}
 8001cc6:	b085      	sub	sp, #20
 8001cc8:	af00      	add	r7, sp, #0
 8001cca:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001ccc:	230f      	movs	r3, #15
 8001cce:	18fb      	adds	r3, r7, r3
 8001cd0:	2200      	movs	r2, #0
 8001cd2:	701a      	strb	r2, [r3, #0]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 8001cd4:	4b1d      	ldr	r3, [pc, #116]	; (8001d4c <HAL_InitTick+0x88>)
 8001cd6:	781b      	ldrb	r3, [r3, #0]
 8001cd8:	2b00      	cmp	r3, #0
 8001cda:	d02b      	beq.n	8001d34 <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 8001cdc:	4b1c      	ldr	r3, [pc, #112]	; (8001d50 <HAL_InitTick+0x8c>)
 8001cde:	681c      	ldr	r4, [r3, #0]
 8001ce0:	4b1a      	ldr	r3, [pc, #104]	; (8001d4c <HAL_InitTick+0x88>)
 8001ce2:	781b      	ldrb	r3, [r3, #0]
 8001ce4:	0019      	movs	r1, r3
 8001ce6:	23fa      	movs	r3, #250	; 0xfa
 8001ce8:	0098      	lsls	r0, r3, #2
 8001cea:	f7fe fa15 	bl	8000118 <__udivsi3>
 8001cee:	0003      	movs	r3, r0
 8001cf0:	0019      	movs	r1, r3
 8001cf2:	0020      	movs	r0, r4
 8001cf4:	f7fe fa10 	bl	8000118 <__udivsi3>
 8001cf8:	0003      	movs	r3, r0
 8001cfa:	0018      	movs	r0, r3
 8001cfc:	f000 f919 	bl	8001f32 <HAL_SYSTICK_Config>
 8001d00:	1e03      	subs	r3, r0, #0
 8001d02:	d112      	bne.n	8001d2a <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	2b03      	cmp	r3, #3
 8001d08:	d80a      	bhi.n	8001d20 <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001d0a:	6879      	ldr	r1, [r7, #4]
 8001d0c:	2301      	movs	r3, #1
 8001d0e:	425b      	negs	r3, r3
 8001d10:	2200      	movs	r2, #0
 8001d12:	0018      	movs	r0, r3
 8001d14:	f000 f8e8 	bl	8001ee8 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001d18:	4b0e      	ldr	r3, [pc, #56]	; (8001d54 <HAL_InitTick+0x90>)
 8001d1a:	687a      	ldr	r2, [r7, #4]
 8001d1c:	601a      	str	r2, [r3, #0]
 8001d1e:	e00d      	b.n	8001d3c <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 8001d20:	230f      	movs	r3, #15
 8001d22:	18fb      	adds	r3, r7, r3
 8001d24:	2201      	movs	r2, #1
 8001d26:	701a      	strb	r2, [r3, #0]
 8001d28:	e008      	b.n	8001d3c <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001d2a:	230f      	movs	r3, #15
 8001d2c:	18fb      	adds	r3, r7, r3
 8001d2e:	2201      	movs	r2, #1
 8001d30:	701a      	strb	r2, [r3, #0]
 8001d32:	e003      	b.n	8001d3c <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001d34:	230f      	movs	r3, #15
 8001d36:	18fb      	adds	r3, r7, r3
 8001d38:	2201      	movs	r2, #1
 8001d3a:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 8001d3c:	230f      	movs	r3, #15
 8001d3e:	18fb      	adds	r3, r7, r3
 8001d40:	781b      	ldrb	r3, [r3, #0]
}
 8001d42:	0018      	movs	r0, r3
 8001d44:	46bd      	mov	sp, r7
 8001d46:	b005      	add	sp, #20
 8001d48:	bd90      	pop	{r4, r7, pc}
 8001d4a:	46c0      	nop			; (mov r8, r8)
 8001d4c:	20000048 	.word	0x20000048
 8001d50:	20000040 	.word	0x20000040
 8001d54:	20000044 	.word	0x20000044

08001d58 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001d58:	b580      	push	{r7, lr}
 8001d5a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001d5c:	4b05      	ldr	r3, [pc, #20]	; (8001d74 <HAL_IncTick+0x1c>)
 8001d5e:	781b      	ldrb	r3, [r3, #0]
 8001d60:	001a      	movs	r2, r3
 8001d62:	4b05      	ldr	r3, [pc, #20]	; (8001d78 <HAL_IncTick+0x20>)
 8001d64:	681b      	ldr	r3, [r3, #0]
 8001d66:	18d2      	adds	r2, r2, r3
 8001d68:	4b03      	ldr	r3, [pc, #12]	; (8001d78 <HAL_IncTick+0x20>)
 8001d6a:	601a      	str	r2, [r3, #0]
}
 8001d6c:	46c0      	nop			; (mov r8, r8)
 8001d6e:	46bd      	mov	sp, r7
 8001d70:	bd80      	pop	{r7, pc}
 8001d72:	46c0      	nop			; (mov r8, r8)
 8001d74:	20000048 	.word	0x20000048
 8001d78:	2000028c 	.word	0x2000028c

08001d7c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001d7c:	b580      	push	{r7, lr}
 8001d7e:	af00      	add	r7, sp, #0
  return uwTick;
 8001d80:	4b02      	ldr	r3, [pc, #8]	; (8001d8c <HAL_GetTick+0x10>)
 8001d82:	681b      	ldr	r3, [r3, #0]
}
 8001d84:	0018      	movs	r0, r3
 8001d86:	46bd      	mov	sp, r7
 8001d88:	bd80      	pop	{r7, pc}
 8001d8a:	46c0      	nop			; (mov r8, r8)
 8001d8c:	2000028c 	.word	0x2000028c

08001d90 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001d90:	b580      	push	{r7, lr}
 8001d92:	b082      	sub	sp, #8
 8001d94:	af00      	add	r7, sp, #0
 8001d96:	0002      	movs	r2, r0
 8001d98:	1dfb      	adds	r3, r7, #7
 8001d9a:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8001d9c:	1dfb      	adds	r3, r7, #7
 8001d9e:	781b      	ldrb	r3, [r3, #0]
 8001da0:	2b7f      	cmp	r3, #127	; 0x7f
 8001da2:	d809      	bhi.n	8001db8 <__NVIC_EnableIRQ+0x28>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001da4:	1dfb      	adds	r3, r7, #7
 8001da6:	781b      	ldrb	r3, [r3, #0]
 8001da8:	001a      	movs	r2, r3
 8001daa:	231f      	movs	r3, #31
 8001dac:	401a      	ands	r2, r3
 8001dae:	4b04      	ldr	r3, [pc, #16]	; (8001dc0 <__NVIC_EnableIRQ+0x30>)
 8001db0:	2101      	movs	r1, #1
 8001db2:	4091      	lsls	r1, r2
 8001db4:	000a      	movs	r2, r1
 8001db6:	601a      	str	r2, [r3, #0]
    __COMPILER_BARRIER();
  }
}
 8001db8:	46c0      	nop			; (mov r8, r8)
 8001dba:	46bd      	mov	sp, r7
 8001dbc:	b002      	add	sp, #8
 8001dbe:	bd80      	pop	{r7, pc}
 8001dc0:	e000e100 	.word	0xe000e100

08001dc4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001dc4:	b590      	push	{r4, r7, lr}
 8001dc6:	b083      	sub	sp, #12
 8001dc8:	af00      	add	r7, sp, #0
 8001dca:	0002      	movs	r2, r0
 8001dcc:	6039      	str	r1, [r7, #0]
 8001dce:	1dfb      	adds	r3, r7, #7
 8001dd0:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8001dd2:	1dfb      	adds	r3, r7, #7
 8001dd4:	781b      	ldrb	r3, [r3, #0]
 8001dd6:	2b7f      	cmp	r3, #127	; 0x7f
 8001dd8:	d828      	bhi.n	8001e2c <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001dda:	4a2f      	ldr	r2, [pc, #188]	; (8001e98 <__NVIC_SetPriority+0xd4>)
 8001ddc:	1dfb      	adds	r3, r7, #7
 8001dde:	781b      	ldrb	r3, [r3, #0]
 8001de0:	b25b      	sxtb	r3, r3
 8001de2:	089b      	lsrs	r3, r3, #2
 8001de4:	33c0      	adds	r3, #192	; 0xc0
 8001de6:	009b      	lsls	r3, r3, #2
 8001de8:	589b      	ldr	r3, [r3, r2]
 8001dea:	1dfa      	adds	r2, r7, #7
 8001dec:	7812      	ldrb	r2, [r2, #0]
 8001dee:	0011      	movs	r1, r2
 8001df0:	2203      	movs	r2, #3
 8001df2:	400a      	ands	r2, r1
 8001df4:	00d2      	lsls	r2, r2, #3
 8001df6:	21ff      	movs	r1, #255	; 0xff
 8001df8:	4091      	lsls	r1, r2
 8001dfa:	000a      	movs	r2, r1
 8001dfc:	43d2      	mvns	r2, r2
 8001dfe:	401a      	ands	r2, r3
 8001e00:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001e02:	683b      	ldr	r3, [r7, #0]
 8001e04:	019b      	lsls	r3, r3, #6
 8001e06:	22ff      	movs	r2, #255	; 0xff
 8001e08:	401a      	ands	r2, r3
 8001e0a:	1dfb      	adds	r3, r7, #7
 8001e0c:	781b      	ldrb	r3, [r3, #0]
 8001e0e:	0018      	movs	r0, r3
 8001e10:	2303      	movs	r3, #3
 8001e12:	4003      	ands	r3, r0
 8001e14:	00db      	lsls	r3, r3, #3
 8001e16:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001e18:	481f      	ldr	r0, [pc, #124]	; (8001e98 <__NVIC_SetPriority+0xd4>)
 8001e1a:	1dfb      	adds	r3, r7, #7
 8001e1c:	781b      	ldrb	r3, [r3, #0]
 8001e1e:	b25b      	sxtb	r3, r3
 8001e20:	089b      	lsrs	r3, r3, #2
 8001e22:	430a      	orrs	r2, r1
 8001e24:	33c0      	adds	r3, #192	; 0xc0
 8001e26:	009b      	lsls	r3, r3, #2
 8001e28:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8001e2a:	e031      	b.n	8001e90 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001e2c:	4a1b      	ldr	r2, [pc, #108]	; (8001e9c <__NVIC_SetPriority+0xd8>)
 8001e2e:	1dfb      	adds	r3, r7, #7
 8001e30:	781b      	ldrb	r3, [r3, #0]
 8001e32:	0019      	movs	r1, r3
 8001e34:	230f      	movs	r3, #15
 8001e36:	400b      	ands	r3, r1
 8001e38:	3b08      	subs	r3, #8
 8001e3a:	089b      	lsrs	r3, r3, #2
 8001e3c:	3306      	adds	r3, #6
 8001e3e:	009b      	lsls	r3, r3, #2
 8001e40:	18d3      	adds	r3, r2, r3
 8001e42:	3304      	adds	r3, #4
 8001e44:	681b      	ldr	r3, [r3, #0]
 8001e46:	1dfa      	adds	r2, r7, #7
 8001e48:	7812      	ldrb	r2, [r2, #0]
 8001e4a:	0011      	movs	r1, r2
 8001e4c:	2203      	movs	r2, #3
 8001e4e:	400a      	ands	r2, r1
 8001e50:	00d2      	lsls	r2, r2, #3
 8001e52:	21ff      	movs	r1, #255	; 0xff
 8001e54:	4091      	lsls	r1, r2
 8001e56:	000a      	movs	r2, r1
 8001e58:	43d2      	mvns	r2, r2
 8001e5a:	401a      	ands	r2, r3
 8001e5c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001e5e:	683b      	ldr	r3, [r7, #0]
 8001e60:	019b      	lsls	r3, r3, #6
 8001e62:	22ff      	movs	r2, #255	; 0xff
 8001e64:	401a      	ands	r2, r3
 8001e66:	1dfb      	adds	r3, r7, #7
 8001e68:	781b      	ldrb	r3, [r3, #0]
 8001e6a:	0018      	movs	r0, r3
 8001e6c:	2303      	movs	r3, #3
 8001e6e:	4003      	ands	r3, r0
 8001e70:	00db      	lsls	r3, r3, #3
 8001e72:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001e74:	4809      	ldr	r0, [pc, #36]	; (8001e9c <__NVIC_SetPriority+0xd8>)
 8001e76:	1dfb      	adds	r3, r7, #7
 8001e78:	781b      	ldrb	r3, [r3, #0]
 8001e7a:	001c      	movs	r4, r3
 8001e7c:	230f      	movs	r3, #15
 8001e7e:	4023      	ands	r3, r4
 8001e80:	3b08      	subs	r3, #8
 8001e82:	089b      	lsrs	r3, r3, #2
 8001e84:	430a      	orrs	r2, r1
 8001e86:	3306      	adds	r3, #6
 8001e88:	009b      	lsls	r3, r3, #2
 8001e8a:	18c3      	adds	r3, r0, r3
 8001e8c:	3304      	adds	r3, #4
 8001e8e:	601a      	str	r2, [r3, #0]
}
 8001e90:	46c0      	nop			; (mov r8, r8)
 8001e92:	46bd      	mov	sp, r7
 8001e94:	b003      	add	sp, #12
 8001e96:	bd90      	pop	{r4, r7, pc}
 8001e98:	e000e100 	.word	0xe000e100
 8001e9c:	e000ed00 	.word	0xe000ed00

08001ea0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001ea0:	b580      	push	{r7, lr}
 8001ea2:	b082      	sub	sp, #8
 8001ea4:	af00      	add	r7, sp, #0
 8001ea6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	1e5a      	subs	r2, r3, #1
 8001eac:	2380      	movs	r3, #128	; 0x80
 8001eae:	045b      	lsls	r3, r3, #17
 8001eb0:	429a      	cmp	r2, r3
 8001eb2:	d301      	bcc.n	8001eb8 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001eb4:	2301      	movs	r3, #1
 8001eb6:	e010      	b.n	8001eda <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001eb8:	4b0a      	ldr	r3, [pc, #40]	; (8001ee4 <SysTick_Config+0x44>)
 8001eba:	687a      	ldr	r2, [r7, #4]
 8001ebc:	3a01      	subs	r2, #1
 8001ebe:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001ec0:	2301      	movs	r3, #1
 8001ec2:	425b      	negs	r3, r3
 8001ec4:	2103      	movs	r1, #3
 8001ec6:	0018      	movs	r0, r3
 8001ec8:	f7ff ff7c 	bl	8001dc4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001ecc:	4b05      	ldr	r3, [pc, #20]	; (8001ee4 <SysTick_Config+0x44>)
 8001ece:	2200      	movs	r2, #0
 8001ed0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001ed2:	4b04      	ldr	r3, [pc, #16]	; (8001ee4 <SysTick_Config+0x44>)
 8001ed4:	2207      	movs	r2, #7
 8001ed6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001ed8:	2300      	movs	r3, #0
}
 8001eda:	0018      	movs	r0, r3
 8001edc:	46bd      	mov	sp, r7
 8001ede:	b002      	add	sp, #8
 8001ee0:	bd80      	pop	{r7, pc}
 8001ee2:	46c0      	nop			; (mov r8, r8)
 8001ee4:	e000e010 	.word	0xe000e010

08001ee8 <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001ee8:	b580      	push	{r7, lr}
 8001eea:	b084      	sub	sp, #16
 8001eec:	af00      	add	r7, sp, #0
 8001eee:	60b9      	str	r1, [r7, #8]
 8001ef0:	607a      	str	r2, [r7, #4]
 8001ef2:	210f      	movs	r1, #15
 8001ef4:	187b      	adds	r3, r7, r1
 8001ef6:	1c02      	adds	r2, r0, #0
 8001ef8:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 8001efa:	68ba      	ldr	r2, [r7, #8]
 8001efc:	187b      	adds	r3, r7, r1
 8001efe:	781b      	ldrb	r3, [r3, #0]
 8001f00:	b25b      	sxtb	r3, r3
 8001f02:	0011      	movs	r1, r2
 8001f04:	0018      	movs	r0, r3
 8001f06:	f7ff ff5d 	bl	8001dc4 <__NVIC_SetPriority>
}
 8001f0a:	46c0      	nop			; (mov r8, r8)
 8001f0c:	46bd      	mov	sp, r7
 8001f0e:	b004      	add	sp, #16
 8001f10:	bd80      	pop	{r7, pc}

08001f12 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001f12:	b580      	push	{r7, lr}
 8001f14:	b082      	sub	sp, #8
 8001f16:	af00      	add	r7, sp, #0
 8001f18:	0002      	movs	r2, r0
 8001f1a:	1dfb      	adds	r3, r7, #7
 8001f1c:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001f1e:	1dfb      	adds	r3, r7, #7
 8001f20:	781b      	ldrb	r3, [r3, #0]
 8001f22:	b25b      	sxtb	r3, r3
 8001f24:	0018      	movs	r0, r3
 8001f26:	f7ff ff33 	bl	8001d90 <__NVIC_EnableIRQ>
}
 8001f2a:	46c0      	nop			; (mov r8, r8)
 8001f2c:	46bd      	mov	sp, r7
 8001f2e:	b002      	add	sp, #8
 8001f30:	bd80      	pop	{r7, pc}

08001f32 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001f32:	b580      	push	{r7, lr}
 8001f34:	b082      	sub	sp, #8
 8001f36:	af00      	add	r7, sp, #0
 8001f38:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	0018      	movs	r0, r3
 8001f3e:	f7ff ffaf 	bl	8001ea0 <SysTick_Config>
 8001f42:	0003      	movs	r3, r0
}
 8001f44:	0018      	movs	r0, r3
 8001f46:	46bd      	mov	sp, r7
 8001f48:	b002      	add	sp, #8
 8001f4a:	bd80      	pop	{r7, pc}

08001f4c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001f4c:	b580      	push	{r7, lr}
 8001f4e:	b086      	sub	sp, #24
 8001f50:	af00      	add	r7, sp, #0
 8001f52:	6078      	str	r0, [r7, #4]
 8001f54:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001f56:	2300      	movs	r3, #0
 8001f58:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001f5a:	e147      	b.n	80021ec <HAL_GPIO_Init+0x2a0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001f5c:	683b      	ldr	r3, [r7, #0]
 8001f5e:	681b      	ldr	r3, [r3, #0]
 8001f60:	2101      	movs	r1, #1
 8001f62:	697a      	ldr	r2, [r7, #20]
 8001f64:	4091      	lsls	r1, r2
 8001f66:	000a      	movs	r2, r1
 8001f68:	4013      	ands	r3, r2
 8001f6a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001f6c:	68fb      	ldr	r3, [r7, #12]
 8001f6e:	2b00      	cmp	r3, #0
 8001f70:	d100      	bne.n	8001f74 <HAL_GPIO_Init+0x28>
 8001f72:	e138      	b.n	80021e6 <HAL_GPIO_Init+0x29a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001f74:	683b      	ldr	r3, [r7, #0]
 8001f76:	685b      	ldr	r3, [r3, #4]
 8001f78:	2203      	movs	r2, #3
 8001f7a:	4013      	ands	r3, r2
 8001f7c:	2b01      	cmp	r3, #1
 8001f7e:	d005      	beq.n	8001f8c <HAL_GPIO_Init+0x40>
 8001f80:	683b      	ldr	r3, [r7, #0]
 8001f82:	685b      	ldr	r3, [r3, #4]
 8001f84:	2203      	movs	r2, #3
 8001f86:	4013      	ands	r3, r2
 8001f88:	2b02      	cmp	r3, #2
 8001f8a:	d130      	bne.n	8001fee <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	689b      	ldr	r3, [r3, #8]
 8001f90:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8001f92:	697b      	ldr	r3, [r7, #20]
 8001f94:	005b      	lsls	r3, r3, #1
 8001f96:	2203      	movs	r2, #3
 8001f98:	409a      	lsls	r2, r3
 8001f9a:	0013      	movs	r3, r2
 8001f9c:	43da      	mvns	r2, r3
 8001f9e:	693b      	ldr	r3, [r7, #16]
 8001fa0:	4013      	ands	r3, r2
 8001fa2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001fa4:	683b      	ldr	r3, [r7, #0]
 8001fa6:	68da      	ldr	r2, [r3, #12]
 8001fa8:	697b      	ldr	r3, [r7, #20]
 8001faa:	005b      	lsls	r3, r3, #1
 8001fac:	409a      	lsls	r2, r3
 8001fae:	0013      	movs	r3, r2
 8001fb0:	693a      	ldr	r2, [r7, #16]
 8001fb2:	4313      	orrs	r3, r2
 8001fb4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	693a      	ldr	r2, [r7, #16]
 8001fba:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	685b      	ldr	r3, [r3, #4]
 8001fc0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001fc2:	2201      	movs	r2, #1
 8001fc4:	697b      	ldr	r3, [r7, #20]
 8001fc6:	409a      	lsls	r2, r3
 8001fc8:	0013      	movs	r3, r2
 8001fca:	43da      	mvns	r2, r3
 8001fcc:	693b      	ldr	r3, [r7, #16]
 8001fce:	4013      	ands	r3, r2
 8001fd0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001fd2:	683b      	ldr	r3, [r7, #0]
 8001fd4:	685b      	ldr	r3, [r3, #4]
 8001fd6:	091b      	lsrs	r3, r3, #4
 8001fd8:	2201      	movs	r2, #1
 8001fda:	401a      	ands	r2, r3
 8001fdc:	697b      	ldr	r3, [r7, #20]
 8001fde:	409a      	lsls	r2, r3
 8001fe0:	0013      	movs	r3, r2
 8001fe2:	693a      	ldr	r2, [r7, #16]
 8001fe4:	4313      	orrs	r3, r2
 8001fe6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	693a      	ldr	r2, [r7, #16]
 8001fec:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001fee:	683b      	ldr	r3, [r7, #0]
 8001ff0:	685b      	ldr	r3, [r3, #4]
 8001ff2:	2203      	movs	r2, #3
 8001ff4:	4013      	ands	r3, r2
 8001ff6:	2b03      	cmp	r3, #3
 8001ff8:	d017      	beq.n	800202a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	68db      	ldr	r3, [r3, #12]
 8001ffe:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8002000:	697b      	ldr	r3, [r7, #20]
 8002002:	005b      	lsls	r3, r3, #1
 8002004:	2203      	movs	r2, #3
 8002006:	409a      	lsls	r2, r3
 8002008:	0013      	movs	r3, r2
 800200a:	43da      	mvns	r2, r3
 800200c:	693b      	ldr	r3, [r7, #16]
 800200e:	4013      	ands	r3, r2
 8002010:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8002012:	683b      	ldr	r3, [r7, #0]
 8002014:	689a      	ldr	r2, [r3, #8]
 8002016:	697b      	ldr	r3, [r7, #20]
 8002018:	005b      	lsls	r3, r3, #1
 800201a:	409a      	lsls	r2, r3
 800201c:	0013      	movs	r3, r2
 800201e:	693a      	ldr	r2, [r7, #16]
 8002020:	4313      	orrs	r3, r2
 8002022:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	693a      	ldr	r2, [r7, #16]
 8002028:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800202a:	683b      	ldr	r3, [r7, #0]
 800202c:	685b      	ldr	r3, [r3, #4]
 800202e:	2203      	movs	r2, #3
 8002030:	4013      	ands	r3, r2
 8002032:	2b02      	cmp	r3, #2
 8002034:	d123      	bne.n	800207e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8002036:	697b      	ldr	r3, [r7, #20]
 8002038:	08da      	lsrs	r2, r3, #3
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	3208      	adds	r2, #8
 800203e:	0092      	lsls	r2, r2, #2
 8002040:	58d3      	ldr	r3, [r2, r3]
 8002042:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002044:	697b      	ldr	r3, [r7, #20]
 8002046:	2207      	movs	r2, #7
 8002048:	4013      	ands	r3, r2
 800204a:	009b      	lsls	r3, r3, #2
 800204c:	220f      	movs	r2, #15
 800204e:	409a      	lsls	r2, r3
 8002050:	0013      	movs	r3, r2
 8002052:	43da      	mvns	r2, r3
 8002054:	693b      	ldr	r3, [r7, #16]
 8002056:	4013      	ands	r3, r2
 8002058:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800205a:	683b      	ldr	r3, [r7, #0]
 800205c:	691a      	ldr	r2, [r3, #16]
 800205e:	697b      	ldr	r3, [r7, #20]
 8002060:	2107      	movs	r1, #7
 8002062:	400b      	ands	r3, r1
 8002064:	009b      	lsls	r3, r3, #2
 8002066:	409a      	lsls	r2, r3
 8002068:	0013      	movs	r3, r2
 800206a:	693a      	ldr	r2, [r7, #16]
 800206c:	4313      	orrs	r3, r2
 800206e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002070:	697b      	ldr	r3, [r7, #20]
 8002072:	08da      	lsrs	r2, r3, #3
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	3208      	adds	r2, #8
 8002078:	0092      	lsls	r2, r2, #2
 800207a:	6939      	ldr	r1, [r7, #16]
 800207c:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	681b      	ldr	r3, [r3, #0]
 8002082:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8002084:	697b      	ldr	r3, [r7, #20]
 8002086:	005b      	lsls	r3, r3, #1
 8002088:	2203      	movs	r2, #3
 800208a:	409a      	lsls	r2, r3
 800208c:	0013      	movs	r3, r2
 800208e:	43da      	mvns	r2, r3
 8002090:	693b      	ldr	r3, [r7, #16]
 8002092:	4013      	ands	r3, r2
 8002094:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002096:	683b      	ldr	r3, [r7, #0]
 8002098:	685b      	ldr	r3, [r3, #4]
 800209a:	2203      	movs	r2, #3
 800209c:	401a      	ands	r2, r3
 800209e:	697b      	ldr	r3, [r7, #20]
 80020a0:	005b      	lsls	r3, r3, #1
 80020a2:	409a      	lsls	r2, r3
 80020a4:	0013      	movs	r3, r2
 80020a6:	693a      	ldr	r2, [r7, #16]
 80020a8:	4313      	orrs	r3, r2
 80020aa:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	693a      	ldr	r2, [r7, #16]
 80020b0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80020b2:	683b      	ldr	r3, [r7, #0]
 80020b4:	685a      	ldr	r2, [r3, #4]
 80020b6:	23c0      	movs	r3, #192	; 0xc0
 80020b8:	029b      	lsls	r3, r3, #10
 80020ba:	4013      	ands	r3, r2
 80020bc:	d100      	bne.n	80020c0 <HAL_GPIO_Init+0x174>
 80020be:	e092      	b.n	80021e6 <HAL_GPIO_Init+0x29a>
      {
        temp = EXTI->EXTICR[position >> 2u];
 80020c0:	4a50      	ldr	r2, [pc, #320]	; (8002204 <HAL_GPIO_Init+0x2b8>)
 80020c2:	697b      	ldr	r3, [r7, #20]
 80020c4:	089b      	lsrs	r3, r3, #2
 80020c6:	3318      	adds	r3, #24
 80020c8:	009b      	lsls	r3, r3, #2
 80020ca:	589b      	ldr	r3, [r3, r2]
 80020cc:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 80020ce:	697b      	ldr	r3, [r7, #20]
 80020d0:	2203      	movs	r2, #3
 80020d2:	4013      	ands	r3, r2
 80020d4:	00db      	lsls	r3, r3, #3
 80020d6:	220f      	movs	r2, #15
 80020d8:	409a      	lsls	r2, r3
 80020da:	0013      	movs	r3, r2
 80020dc:	43da      	mvns	r2, r3
 80020de:	693b      	ldr	r3, [r7, #16]
 80020e0:	4013      	ands	r3, r2
 80020e2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 80020e4:	687a      	ldr	r2, [r7, #4]
 80020e6:	23a0      	movs	r3, #160	; 0xa0
 80020e8:	05db      	lsls	r3, r3, #23
 80020ea:	429a      	cmp	r2, r3
 80020ec:	d013      	beq.n	8002116 <HAL_GPIO_Init+0x1ca>
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	4a45      	ldr	r2, [pc, #276]	; (8002208 <HAL_GPIO_Init+0x2bc>)
 80020f2:	4293      	cmp	r3, r2
 80020f4:	d00d      	beq.n	8002112 <HAL_GPIO_Init+0x1c6>
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	4a44      	ldr	r2, [pc, #272]	; (800220c <HAL_GPIO_Init+0x2c0>)
 80020fa:	4293      	cmp	r3, r2
 80020fc:	d007      	beq.n	800210e <HAL_GPIO_Init+0x1c2>
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	4a43      	ldr	r2, [pc, #268]	; (8002210 <HAL_GPIO_Init+0x2c4>)
 8002102:	4293      	cmp	r3, r2
 8002104:	d101      	bne.n	800210a <HAL_GPIO_Init+0x1be>
 8002106:	2303      	movs	r3, #3
 8002108:	e006      	b.n	8002118 <HAL_GPIO_Init+0x1cc>
 800210a:	2305      	movs	r3, #5
 800210c:	e004      	b.n	8002118 <HAL_GPIO_Init+0x1cc>
 800210e:	2302      	movs	r3, #2
 8002110:	e002      	b.n	8002118 <HAL_GPIO_Init+0x1cc>
 8002112:	2301      	movs	r3, #1
 8002114:	e000      	b.n	8002118 <HAL_GPIO_Init+0x1cc>
 8002116:	2300      	movs	r3, #0
 8002118:	697a      	ldr	r2, [r7, #20]
 800211a:	2103      	movs	r1, #3
 800211c:	400a      	ands	r2, r1
 800211e:	00d2      	lsls	r2, r2, #3
 8002120:	4093      	lsls	r3, r2
 8002122:	693a      	ldr	r2, [r7, #16]
 8002124:	4313      	orrs	r3, r2
 8002126:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 8002128:	4936      	ldr	r1, [pc, #216]	; (8002204 <HAL_GPIO_Init+0x2b8>)
 800212a:	697b      	ldr	r3, [r7, #20]
 800212c:	089b      	lsrs	r3, r3, #2
 800212e:	3318      	adds	r3, #24
 8002130:	009b      	lsls	r3, r3, #2
 8002132:	693a      	ldr	r2, [r7, #16]
 8002134:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002136:	4b33      	ldr	r3, [pc, #204]	; (8002204 <HAL_GPIO_Init+0x2b8>)
 8002138:	681b      	ldr	r3, [r3, #0]
 800213a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800213c:	68fb      	ldr	r3, [r7, #12]
 800213e:	43da      	mvns	r2, r3
 8002140:	693b      	ldr	r3, [r7, #16]
 8002142:	4013      	ands	r3, r2
 8002144:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002146:	683b      	ldr	r3, [r7, #0]
 8002148:	685a      	ldr	r2, [r3, #4]
 800214a:	2380      	movs	r3, #128	; 0x80
 800214c:	035b      	lsls	r3, r3, #13
 800214e:	4013      	ands	r3, r2
 8002150:	d003      	beq.n	800215a <HAL_GPIO_Init+0x20e>
        {
          temp |= iocurrent;
 8002152:	693a      	ldr	r2, [r7, #16]
 8002154:	68fb      	ldr	r3, [r7, #12]
 8002156:	4313      	orrs	r3, r2
 8002158:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800215a:	4b2a      	ldr	r3, [pc, #168]	; (8002204 <HAL_GPIO_Init+0x2b8>)
 800215c:	693a      	ldr	r2, [r7, #16]
 800215e:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 8002160:	4b28      	ldr	r3, [pc, #160]	; (8002204 <HAL_GPIO_Init+0x2b8>)
 8002162:	685b      	ldr	r3, [r3, #4]
 8002164:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002166:	68fb      	ldr	r3, [r7, #12]
 8002168:	43da      	mvns	r2, r3
 800216a:	693b      	ldr	r3, [r7, #16]
 800216c:	4013      	ands	r3, r2
 800216e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002170:	683b      	ldr	r3, [r7, #0]
 8002172:	685a      	ldr	r2, [r3, #4]
 8002174:	2380      	movs	r3, #128	; 0x80
 8002176:	039b      	lsls	r3, r3, #14
 8002178:	4013      	ands	r3, r2
 800217a:	d003      	beq.n	8002184 <HAL_GPIO_Init+0x238>
        {
          temp |= iocurrent;
 800217c:	693a      	ldr	r2, [r7, #16]
 800217e:	68fb      	ldr	r3, [r7, #12]
 8002180:	4313      	orrs	r3, r2
 8002182:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8002184:	4b1f      	ldr	r3, [pc, #124]	; (8002204 <HAL_GPIO_Init+0x2b8>)
 8002186:	693a      	ldr	r2, [r7, #16]
 8002188:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 800218a:	4a1e      	ldr	r2, [pc, #120]	; (8002204 <HAL_GPIO_Init+0x2b8>)
 800218c:	2384      	movs	r3, #132	; 0x84
 800218e:	58d3      	ldr	r3, [r2, r3]
 8002190:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002192:	68fb      	ldr	r3, [r7, #12]
 8002194:	43da      	mvns	r2, r3
 8002196:	693b      	ldr	r3, [r7, #16]
 8002198:	4013      	ands	r3, r2
 800219a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800219c:	683b      	ldr	r3, [r7, #0]
 800219e:	685a      	ldr	r2, [r3, #4]
 80021a0:	2380      	movs	r3, #128	; 0x80
 80021a2:	029b      	lsls	r3, r3, #10
 80021a4:	4013      	ands	r3, r2
 80021a6:	d003      	beq.n	80021b0 <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 80021a8:	693a      	ldr	r2, [r7, #16]
 80021aa:	68fb      	ldr	r3, [r7, #12]
 80021ac:	4313      	orrs	r3, r2
 80021ae:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80021b0:	4914      	ldr	r1, [pc, #80]	; (8002204 <HAL_GPIO_Init+0x2b8>)
 80021b2:	2284      	movs	r2, #132	; 0x84
 80021b4:	693b      	ldr	r3, [r7, #16]
 80021b6:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 80021b8:	4a12      	ldr	r2, [pc, #72]	; (8002204 <HAL_GPIO_Init+0x2b8>)
 80021ba:	2380      	movs	r3, #128	; 0x80
 80021bc:	58d3      	ldr	r3, [r2, r3]
 80021be:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80021c0:	68fb      	ldr	r3, [r7, #12]
 80021c2:	43da      	mvns	r2, r3
 80021c4:	693b      	ldr	r3, [r7, #16]
 80021c6:	4013      	ands	r3, r2
 80021c8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80021ca:	683b      	ldr	r3, [r7, #0]
 80021cc:	685a      	ldr	r2, [r3, #4]
 80021ce:	2380      	movs	r3, #128	; 0x80
 80021d0:	025b      	lsls	r3, r3, #9
 80021d2:	4013      	ands	r3, r2
 80021d4:	d003      	beq.n	80021de <HAL_GPIO_Init+0x292>
        {
          temp |= iocurrent;
 80021d6:	693a      	ldr	r2, [r7, #16]
 80021d8:	68fb      	ldr	r3, [r7, #12]
 80021da:	4313      	orrs	r3, r2
 80021dc:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80021de:	4909      	ldr	r1, [pc, #36]	; (8002204 <HAL_GPIO_Init+0x2b8>)
 80021e0:	2280      	movs	r2, #128	; 0x80
 80021e2:	693b      	ldr	r3, [r7, #16]
 80021e4:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 80021e6:	697b      	ldr	r3, [r7, #20]
 80021e8:	3301      	adds	r3, #1
 80021ea:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80021ec:	683b      	ldr	r3, [r7, #0]
 80021ee:	681a      	ldr	r2, [r3, #0]
 80021f0:	697b      	ldr	r3, [r7, #20]
 80021f2:	40da      	lsrs	r2, r3
 80021f4:	1e13      	subs	r3, r2, #0
 80021f6:	d000      	beq.n	80021fa <HAL_GPIO_Init+0x2ae>
 80021f8:	e6b0      	b.n	8001f5c <HAL_GPIO_Init+0x10>
  }
}
 80021fa:	46c0      	nop			; (mov r8, r8)
 80021fc:	46c0      	nop			; (mov r8, r8)
 80021fe:	46bd      	mov	sp, r7
 8002200:	b006      	add	sp, #24
 8002202:	bd80      	pop	{r7, pc}
 8002204:	40021800 	.word	0x40021800
 8002208:	50000400 	.word	0x50000400
 800220c:	50000800 	.word	0x50000800
 8002210:	50000c00 	.word	0x50000c00

08002214 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002214:	b580      	push	{r7, lr}
 8002216:	b084      	sub	sp, #16
 8002218:	af00      	add	r7, sp, #0
 800221a:	6078      	str	r0, [r7, #4]
 800221c:	000a      	movs	r2, r1
 800221e:	1cbb      	adds	r3, r7, #2
 8002220:	801a      	strh	r2, [r3, #0]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	691b      	ldr	r3, [r3, #16]
 8002226:	1cba      	adds	r2, r7, #2
 8002228:	8812      	ldrh	r2, [r2, #0]
 800222a:	4013      	ands	r3, r2
 800222c:	d004      	beq.n	8002238 <HAL_GPIO_ReadPin+0x24>
  {
    bitstatus = GPIO_PIN_SET;
 800222e:	230f      	movs	r3, #15
 8002230:	18fb      	adds	r3, r7, r3
 8002232:	2201      	movs	r2, #1
 8002234:	701a      	strb	r2, [r3, #0]
 8002236:	e003      	b.n	8002240 <HAL_GPIO_ReadPin+0x2c>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002238:	230f      	movs	r3, #15
 800223a:	18fb      	adds	r3, r7, r3
 800223c:	2200      	movs	r2, #0
 800223e:	701a      	strb	r2, [r3, #0]
  }
  return bitstatus;
 8002240:	230f      	movs	r3, #15
 8002242:	18fb      	adds	r3, r7, r3
 8002244:	781b      	ldrb	r3, [r3, #0]
}
 8002246:	0018      	movs	r0, r3
 8002248:	46bd      	mov	sp, r7
 800224a:	b004      	add	sp, #16
 800224c:	bd80      	pop	{r7, pc}

0800224e <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800224e:	b580      	push	{r7, lr}
 8002250:	b082      	sub	sp, #8
 8002252:	af00      	add	r7, sp, #0
 8002254:	6078      	str	r0, [r7, #4]
 8002256:	0008      	movs	r0, r1
 8002258:	0011      	movs	r1, r2
 800225a:	1cbb      	adds	r3, r7, #2
 800225c:	1c02      	adds	r2, r0, #0
 800225e:	801a      	strh	r2, [r3, #0]
 8002260:	1c7b      	adds	r3, r7, #1
 8002262:	1c0a      	adds	r2, r1, #0
 8002264:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002266:	1c7b      	adds	r3, r7, #1
 8002268:	781b      	ldrb	r3, [r3, #0]
 800226a:	2b00      	cmp	r3, #0
 800226c:	d004      	beq.n	8002278 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800226e:	1cbb      	adds	r3, r7, #2
 8002270:	881a      	ldrh	r2, [r3, #0]
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002276:	e003      	b.n	8002280 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002278:	1cbb      	adds	r3, r7, #2
 800227a:	881a      	ldrh	r2, [r3, #0]
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	629a      	str	r2, [r3, #40]	; 0x28
}
 8002280:	46c0      	nop			; (mov r8, r8)
 8002282:	46bd      	mov	sp, r7
 8002284:	b002      	add	sp, #8
 8002286:	bd80      	pop	{r7, pc}

08002288 <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin specifies the pin to be toggled.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002288:	b580      	push	{r7, lr}
 800228a:	b084      	sub	sp, #16
 800228c:	af00      	add	r7, sp, #0
 800228e:	6078      	str	r0, [r7, #4]
 8002290:	000a      	movs	r2, r1
 8002292:	1cbb      	adds	r3, r7, #2
 8002294:	801a      	strh	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	695b      	ldr	r3, [r3, #20]
 800229a:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800229c:	1cbb      	adds	r3, r7, #2
 800229e:	881b      	ldrh	r3, [r3, #0]
 80022a0:	68fa      	ldr	r2, [r7, #12]
 80022a2:	4013      	ands	r3, r2
 80022a4:	041a      	lsls	r2, r3, #16
 80022a6:	68fb      	ldr	r3, [r7, #12]
 80022a8:	43db      	mvns	r3, r3
 80022aa:	1cb9      	adds	r1, r7, #2
 80022ac:	8809      	ldrh	r1, [r1, #0]
 80022ae:	400b      	ands	r3, r1
 80022b0:	431a      	orrs	r2, r3
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	619a      	str	r2, [r3, #24]
}
 80022b6:	46c0      	nop			; (mov r8, r8)
 80022b8:	46bd      	mov	sp, r7
 80022ba:	b004      	add	sp, #16
 80022bc:	bd80      	pop	{r7, pc}
	...

080022c0 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80022c0:	b580      	push	{r7, lr}
 80022c2:	b082      	sub	sp, #8
 80022c4:	af00      	add	r7, sp, #0
 80022c6:	0002      	movs	r2, r0
 80022c8:	1dbb      	adds	r3, r7, #6
 80022ca:	801a      	strh	r2, [r3, #0]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_RISING_IT(GPIO_Pin) != 0x00u)
 80022cc:	4b10      	ldr	r3, [pc, #64]	; (8002310 <HAL_GPIO_EXTI_IRQHandler+0x50>)
 80022ce:	68db      	ldr	r3, [r3, #12]
 80022d0:	1dba      	adds	r2, r7, #6
 80022d2:	8812      	ldrh	r2, [r2, #0]
 80022d4:	4013      	ands	r3, r2
 80022d6:	d008      	beq.n	80022ea <HAL_GPIO_EXTI_IRQHandler+0x2a>
  {
    __HAL_GPIO_EXTI_CLEAR_RISING_IT(GPIO_Pin);
 80022d8:	4b0d      	ldr	r3, [pc, #52]	; (8002310 <HAL_GPIO_EXTI_IRQHandler+0x50>)
 80022da:	1dba      	adds	r2, r7, #6
 80022dc:	8812      	ldrh	r2, [r2, #0]
 80022de:	60da      	str	r2, [r3, #12]
    HAL_GPIO_EXTI_Rising_Callback(GPIO_Pin);
 80022e0:	1dbb      	adds	r3, r7, #6
 80022e2:	881b      	ldrh	r3, [r3, #0]
 80022e4:	0018      	movs	r0, r3
 80022e6:	f000 f815 	bl	8002314 <HAL_GPIO_EXTI_Rising_Callback>
  }

  if (__HAL_GPIO_EXTI_GET_FALLING_IT(GPIO_Pin) != 0x00u)
 80022ea:	4b09      	ldr	r3, [pc, #36]	; (8002310 <HAL_GPIO_EXTI_IRQHandler+0x50>)
 80022ec:	691b      	ldr	r3, [r3, #16]
 80022ee:	1dba      	adds	r2, r7, #6
 80022f0:	8812      	ldrh	r2, [r2, #0]
 80022f2:	4013      	ands	r3, r2
 80022f4:	d008      	beq.n	8002308 <HAL_GPIO_EXTI_IRQHandler+0x48>
  {
    __HAL_GPIO_EXTI_CLEAR_FALLING_IT(GPIO_Pin);
 80022f6:	4b06      	ldr	r3, [pc, #24]	; (8002310 <HAL_GPIO_EXTI_IRQHandler+0x50>)
 80022f8:	1dba      	adds	r2, r7, #6
 80022fa:	8812      	ldrh	r2, [r2, #0]
 80022fc:	611a      	str	r2, [r3, #16]
    HAL_GPIO_EXTI_Falling_Callback(GPIO_Pin);
 80022fe:	1dbb      	adds	r3, r7, #6
 8002300:	881b      	ldrh	r3, [r3, #0]
 8002302:	0018      	movs	r0, r3
 8002304:	f7fe fd66 	bl	8000dd4 <HAL_GPIO_EXTI_Falling_Callback>
  }
}
 8002308:	46c0      	nop			; (mov r8, r8)
 800230a:	46bd      	mov	sp, r7
 800230c:	b002      	add	sp, #8
 800230e:	bd80      	pop	{r7, pc}
 8002310:	40021800 	.word	0x40021800

08002314 <HAL_GPIO_EXTI_Rising_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Rising_Callback(uint16_t GPIO_Pin)
{
 8002314:	b580      	push	{r7, lr}
 8002316:	b082      	sub	sp, #8
 8002318:	af00      	add	r7, sp, #0
 800231a:	0002      	movs	r2, r0
 800231c:	1dbb      	adds	r3, r7, #6
 800231e:	801a      	strh	r2, [r3, #0]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Rising_Callback could be implemented in the user file
   */
}
 8002320:	46c0      	nop			; (mov r8, r8)
 8002322:	46bd      	mov	sp, r7
 8002324:	b002      	add	sp, #8
 8002326:	bd80      	pop	{r7, pc}

08002328 <HAL_PWR_EnableBkUpAccess>:
  *         possible unwanted write accesses. All RTC & TAMP registers (backup
  *         registers included) and RCC BDCR register are concerned.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8002328:	b580      	push	{r7, lr}
 800232a:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800232c:	4b04      	ldr	r3, [pc, #16]	; (8002340 <HAL_PWR_EnableBkUpAccess+0x18>)
 800232e:	681a      	ldr	r2, [r3, #0]
 8002330:	4b03      	ldr	r3, [pc, #12]	; (8002340 <HAL_PWR_EnableBkUpAccess+0x18>)
 8002332:	2180      	movs	r1, #128	; 0x80
 8002334:	0049      	lsls	r1, r1, #1
 8002336:	430a      	orrs	r2, r1
 8002338:	601a      	str	r2, [r3, #0]
}
 800233a:	46c0      	nop			; (mov r8, r8)
 800233c:	46bd      	mov	sp, r7
 800233e:	bd80      	pop	{r7, pc}
 8002340:	40007000 	.word	0x40007000

08002344 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8002344:	b580      	push	{r7, lr}
 8002346:	b084      	sub	sp, #16
 8002348:	af00      	add	r7, sp, #0
 800234a:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 800234c:	4b19      	ldr	r3, [pc, #100]	; (80023b4 <HAL_PWREx_ControlVoltageScaling+0x70>)
 800234e:	681b      	ldr	r3, [r3, #0]
 8002350:	4a19      	ldr	r2, [pc, #100]	; (80023b8 <HAL_PWREx_ControlVoltageScaling+0x74>)
 8002352:	4013      	ands	r3, r2
 8002354:	0019      	movs	r1, r3
 8002356:	4b17      	ldr	r3, [pc, #92]	; (80023b4 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8002358:	687a      	ldr	r2, [r7, #4]
 800235a:	430a      	orrs	r2, r1
 800235c:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800235e:	687a      	ldr	r2, [r7, #4]
 8002360:	2380      	movs	r3, #128	; 0x80
 8002362:	009b      	lsls	r3, r3, #2
 8002364:	429a      	cmp	r2, r3
 8002366:	d11f      	bne.n	80023a8 <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 8002368:	4b14      	ldr	r3, [pc, #80]	; (80023bc <HAL_PWREx_ControlVoltageScaling+0x78>)
 800236a:	681a      	ldr	r2, [r3, #0]
 800236c:	0013      	movs	r3, r2
 800236e:	005b      	lsls	r3, r3, #1
 8002370:	189b      	adds	r3, r3, r2
 8002372:	005b      	lsls	r3, r3, #1
 8002374:	4912      	ldr	r1, [pc, #72]	; (80023c0 <HAL_PWREx_ControlVoltageScaling+0x7c>)
 8002376:	0018      	movs	r0, r3
 8002378:	f7fd fece 	bl	8000118 <__udivsi3>
 800237c:	0003      	movs	r3, r0
 800237e:	3301      	adds	r3, #1
 8002380:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002382:	e008      	b.n	8002396 <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 8002384:	68fb      	ldr	r3, [r7, #12]
 8002386:	2b00      	cmp	r3, #0
 8002388:	d003      	beq.n	8002392 <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 800238a:	68fb      	ldr	r3, [r7, #12]
 800238c:	3b01      	subs	r3, #1
 800238e:	60fb      	str	r3, [r7, #12]
 8002390:	e001      	b.n	8002396 <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 8002392:	2303      	movs	r3, #3
 8002394:	e009      	b.n	80023aa <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002396:	4b07      	ldr	r3, [pc, #28]	; (80023b4 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8002398:	695a      	ldr	r2, [r3, #20]
 800239a:	2380      	movs	r3, #128	; 0x80
 800239c:	00db      	lsls	r3, r3, #3
 800239e:	401a      	ands	r2, r3
 80023a0:	2380      	movs	r3, #128	; 0x80
 80023a2:	00db      	lsls	r3, r3, #3
 80023a4:	429a      	cmp	r2, r3
 80023a6:	d0ed      	beq.n	8002384 <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 80023a8:	2300      	movs	r3, #0
}
 80023aa:	0018      	movs	r0, r3
 80023ac:	46bd      	mov	sp, r7
 80023ae:	b004      	add	sp, #16
 80023b0:	bd80      	pop	{r7, pc}
 80023b2:	46c0      	nop			; (mov r8, r8)
 80023b4:	40007000 	.word	0x40007000
 80023b8:	fffff9ff 	.word	0xfffff9ff
 80023bc:	20000040 	.word	0x20000040
 80023c0:	000f4240 	.word	0x000f4240

080023c4 <HAL_PWREx_PVD_IRQHandler>:
  * @brief  This function handles the PWR PVD interrupt request.
  * @note   This API should be called under the PVD_IRQHandler().
  * @retval None
  */
void HAL_PWREx_PVD_IRQHandler(void)
{
 80023c4:	b580      	push	{r7, lr}
 80023c6:	af00      	add	r7, sp, #0
  /* Check PWR exti Rising flag */
  if (__HAL_PWR_PVD_EXTI_GET_RISING_FLAG() != 0x0U)
 80023c8:	4b0d      	ldr	r3, [pc, #52]	; (8002400 <HAL_PWREx_PVD_IRQHandler+0x3c>)
 80023ca:	68da      	ldr	r2, [r3, #12]
 80023cc:	2380      	movs	r3, #128	; 0x80
 80023ce:	025b      	lsls	r3, r3, #9
 80023d0:	4013      	ands	r3, r2
 80023d2:	d005      	beq.n	80023e0 <HAL_PWREx_PVD_IRQHandler+0x1c>
  {
    /* Clear PVD exti pending bit */
    __HAL_PWR_PVD_EXTI_CLEAR_RISING_FLAG();
 80023d4:	4b0a      	ldr	r3, [pc, #40]	; (8002400 <HAL_PWREx_PVD_IRQHandler+0x3c>)
 80023d6:	2280      	movs	r2, #128	; 0x80
 80023d8:	0252      	lsls	r2, r2, #9
 80023da:	60da      	str	r2, [r3, #12]

    /* PWR PVD interrupt rising user callback */
    HAL_PWREx_PVD_Rising_Callback();
 80023dc:	f000 f812 	bl	8002404 <HAL_PWREx_PVD_Rising_Callback>
  }

  /* Check PWR exti fallling flag */
  if (__HAL_PWR_PVD_EXTI_GET_FALLING_FLAG() != 0x0U)
 80023e0:	4b07      	ldr	r3, [pc, #28]	; (8002400 <HAL_PWREx_PVD_IRQHandler+0x3c>)
 80023e2:	691a      	ldr	r2, [r3, #16]
 80023e4:	2380      	movs	r3, #128	; 0x80
 80023e6:	025b      	lsls	r3, r3, #9
 80023e8:	4013      	ands	r3, r2
 80023ea:	d005      	beq.n	80023f8 <HAL_PWREx_PVD_IRQHandler+0x34>
  {
    /* Clear PVD exti pending bit */
    __HAL_PWR_PVD_EXTI_CLEAR_FALLING_FLAG();
 80023ec:	4b04      	ldr	r3, [pc, #16]	; (8002400 <HAL_PWREx_PVD_IRQHandler+0x3c>)
 80023ee:	2280      	movs	r2, #128	; 0x80
 80023f0:	0252      	lsls	r2, r2, #9
 80023f2:	611a      	str	r2, [r3, #16]

    /* PWR PVD interrupt falling user callback */
    HAL_PWREx_PVD_Falling_Callback();
 80023f4:	f000 f80b 	bl	800240e <HAL_PWREx_PVD_Falling_Callback>
  }
}
 80023f8:	46c0      	nop			; (mov r8, r8)
 80023fa:	46bd      	mov	sp, r7
 80023fc:	bd80      	pop	{r7, pc}
 80023fe:	46c0      	nop			; (mov r8, r8)
 8002400:	40021800 	.word	0x40021800

08002404 <HAL_PWREx_PVD_Rising_Callback>:
/**
  * @brief  PWR PVD interrupt rising callback
  * @retval None
  */
__weak void HAL_PWREx_PVD_Rising_Callback(void)
{
 8002404:	b580      	push	{r7, lr}
 8002406:	af00      	add	r7, sp, #0
  /* NOTE : This function should not be modified; when the callback is needed,
            the HAL_PWR_PVD_Rising_Callback can be implemented in the user file
  */
}
 8002408:	46c0      	nop			; (mov r8, r8)
 800240a:	46bd      	mov	sp, r7
 800240c:	bd80      	pop	{r7, pc}

0800240e <HAL_PWREx_PVD_Falling_Callback>:
/**
  * @brief  PWR PVD interrupt Falling callback
  * @retval None
  */
__weak void HAL_PWREx_PVD_Falling_Callback(void)
{
 800240e:	b580      	push	{r7, lr}
 8002410:	af00      	add	r7, sp, #0
  /* NOTE : This function should not be modified; when the callback is needed,
            the HAL_PWR_PVD_Falling_Callback can be implemented in the user file
  */
}
 8002412:	46c0      	nop			; (mov r8, r8)
 8002414:	46bd      	mov	sp, r7
 8002416:	bd80      	pop	{r7, pc}

08002418 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 8002418:	b580      	push	{r7, lr}
 800241a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE));
 800241c:	4b03      	ldr	r3, [pc, #12]	; (800242c <LL_RCC_GetAPB1Prescaler+0x14>)
 800241e:	689a      	ldr	r2, [r3, #8]
 8002420:	23e0      	movs	r3, #224	; 0xe0
 8002422:	01db      	lsls	r3, r3, #7
 8002424:	4013      	ands	r3, r2
}
 8002426:	0018      	movs	r0, r3
 8002428:	46bd      	mov	sp, r7
 800242a:	bd80      	pop	{r7, pc}
 800242c:	40021000 	.word	0x40021000

08002430 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002430:	b580      	push	{r7, lr}
 8002432:	b088      	sub	sp, #32
 8002434:	af00      	add	r7, sp, #0
 8002436:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	2b00      	cmp	r3, #0
 800243c:	d101      	bne.n	8002442 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800243e:	2301      	movs	r3, #1
 8002440:	e2fe      	b.n	8002a40 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	681b      	ldr	r3, [r3, #0]
 8002446:	2201      	movs	r2, #1
 8002448:	4013      	ands	r3, r2
 800244a:	d100      	bne.n	800244e <HAL_RCC_OscConfig+0x1e>
 800244c:	e07c      	b.n	8002548 <HAL_RCC_OscConfig+0x118>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800244e:	4bc3      	ldr	r3, [pc, #780]	; (800275c <HAL_RCC_OscConfig+0x32c>)
 8002450:	689b      	ldr	r3, [r3, #8]
 8002452:	2238      	movs	r2, #56	; 0x38
 8002454:	4013      	ands	r3, r2
 8002456:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002458:	4bc0      	ldr	r3, [pc, #768]	; (800275c <HAL_RCC_OscConfig+0x32c>)
 800245a:	68db      	ldr	r3, [r3, #12]
 800245c:	2203      	movs	r2, #3
 800245e:	4013      	ands	r3, r2
 8002460:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 8002462:	69bb      	ldr	r3, [r7, #24]
 8002464:	2b10      	cmp	r3, #16
 8002466:	d102      	bne.n	800246e <HAL_RCC_OscConfig+0x3e>
 8002468:	697b      	ldr	r3, [r7, #20]
 800246a:	2b03      	cmp	r3, #3
 800246c:	d002      	beq.n	8002474 <HAL_RCC_OscConfig+0x44>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 800246e:	69bb      	ldr	r3, [r7, #24]
 8002470:	2b08      	cmp	r3, #8
 8002472:	d10b      	bne.n	800248c <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002474:	4bb9      	ldr	r3, [pc, #740]	; (800275c <HAL_RCC_OscConfig+0x32c>)
 8002476:	681a      	ldr	r2, [r3, #0]
 8002478:	2380      	movs	r3, #128	; 0x80
 800247a:	029b      	lsls	r3, r3, #10
 800247c:	4013      	ands	r3, r2
 800247e:	d062      	beq.n	8002546 <HAL_RCC_OscConfig+0x116>
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	685b      	ldr	r3, [r3, #4]
 8002484:	2b00      	cmp	r3, #0
 8002486:	d15e      	bne.n	8002546 <HAL_RCC_OscConfig+0x116>
      {
        return HAL_ERROR;
 8002488:	2301      	movs	r3, #1
 800248a:	e2d9      	b.n	8002a40 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	685a      	ldr	r2, [r3, #4]
 8002490:	2380      	movs	r3, #128	; 0x80
 8002492:	025b      	lsls	r3, r3, #9
 8002494:	429a      	cmp	r2, r3
 8002496:	d107      	bne.n	80024a8 <HAL_RCC_OscConfig+0x78>
 8002498:	4bb0      	ldr	r3, [pc, #704]	; (800275c <HAL_RCC_OscConfig+0x32c>)
 800249a:	681a      	ldr	r2, [r3, #0]
 800249c:	4baf      	ldr	r3, [pc, #700]	; (800275c <HAL_RCC_OscConfig+0x32c>)
 800249e:	2180      	movs	r1, #128	; 0x80
 80024a0:	0249      	lsls	r1, r1, #9
 80024a2:	430a      	orrs	r2, r1
 80024a4:	601a      	str	r2, [r3, #0]
 80024a6:	e020      	b.n	80024ea <HAL_RCC_OscConfig+0xba>
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	685a      	ldr	r2, [r3, #4]
 80024ac:	23a0      	movs	r3, #160	; 0xa0
 80024ae:	02db      	lsls	r3, r3, #11
 80024b0:	429a      	cmp	r2, r3
 80024b2:	d10e      	bne.n	80024d2 <HAL_RCC_OscConfig+0xa2>
 80024b4:	4ba9      	ldr	r3, [pc, #676]	; (800275c <HAL_RCC_OscConfig+0x32c>)
 80024b6:	681a      	ldr	r2, [r3, #0]
 80024b8:	4ba8      	ldr	r3, [pc, #672]	; (800275c <HAL_RCC_OscConfig+0x32c>)
 80024ba:	2180      	movs	r1, #128	; 0x80
 80024bc:	02c9      	lsls	r1, r1, #11
 80024be:	430a      	orrs	r2, r1
 80024c0:	601a      	str	r2, [r3, #0]
 80024c2:	4ba6      	ldr	r3, [pc, #664]	; (800275c <HAL_RCC_OscConfig+0x32c>)
 80024c4:	681a      	ldr	r2, [r3, #0]
 80024c6:	4ba5      	ldr	r3, [pc, #660]	; (800275c <HAL_RCC_OscConfig+0x32c>)
 80024c8:	2180      	movs	r1, #128	; 0x80
 80024ca:	0249      	lsls	r1, r1, #9
 80024cc:	430a      	orrs	r2, r1
 80024ce:	601a      	str	r2, [r3, #0]
 80024d0:	e00b      	b.n	80024ea <HAL_RCC_OscConfig+0xba>
 80024d2:	4ba2      	ldr	r3, [pc, #648]	; (800275c <HAL_RCC_OscConfig+0x32c>)
 80024d4:	681a      	ldr	r2, [r3, #0]
 80024d6:	4ba1      	ldr	r3, [pc, #644]	; (800275c <HAL_RCC_OscConfig+0x32c>)
 80024d8:	49a1      	ldr	r1, [pc, #644]	; (8002760 <HAL_RCC_OscConfig+0x330>)
 80024da:	400a      	ands	r2, r1
 80024dc:	601a      	str	r2, [r3, #0]
 80024de:	4b9f      	ldr	r3, [pc, #636]	; (800275c <HAL_RCC_OscConfig+0x32c>)
 80024e0:	681a      	ldr	r2, [r3, #0]
 80024e2:	4b9e      	ldr	r3, [pc, #632]	; (800275c <HAL_RCC_OscConfig+0x32c>)
 80024e4:	499f      	ldr	r1, [pc, #636]	; (8002764 <HAL_RCC_OscConfig+0x334>)
 80024e6:	400a      	ands	r2, r1
 80024e8:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	685b      	ldr	r3, [r3, #4]
 80024ee:	2b00      	cmp	r3, #0
 80024f0:	d014      	beq.n	800251c <HAL_RCC_OscConfig+0xec>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80024f2:	f7ff fc43 	bl	8001d7c <HAL_GetTick>
 80024f6:	0003      	movs	r3, r0
 80024f8:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80024fa:	e008      	b.n	800250e <HAL_RCC_OscConfig+0xde>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80024fc:	f7ff fc3e 	bl	8001d7c <HAL_GetTick>
 8002500:	0002      	movs	r2, r0
 8002502:	693b      	ldr	r3, [r7, #16]
 8002504:	1ad3      	subs	r3, r2, r3
 8002506:	2b64      	cmp	r3, #100	; 0x64
 8002508:	d901      	bls.n	800250e <HAL_RCC_OscConfig+0xde>
          {
            return HAL_TIMEOUT;
 800250a:	2303      	movs	r3, #3
 800250c:	e298      	b.n	8002a40 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800250e:	4b93      	ldr	r3, [pc, #588]	; (800275c <HAL_RCC_OscConfig+0x32c>)
 8002510:	681a      	ldr	r2, [r3, #0]
 8002512:	2380      	movs	r3, #128	; 0x80
 8002514:	029b      	lsls	r3, r3, #10
 8002516:	4013      	ands	r3, r2
 8002518:	d0f0      	beq.n	80024fc <HAL_RCC_OscConfig+0xcc>
 800251a:	e015      	b.n	8002548 <HAL_RCC_OscConfig+0x118>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800251c:	f7ff fc2e 	bl	8001d7c <HAL_GetTick>
 8002520:	0003      	movs	r3, r0
 8002522:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002524:	e008      	b.n	8002538 <HAL_RCC_OscConfig+0x108>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002526:	f7ff fc29 	bl	8001d7c <HAL_GetTick>
 800252a:	0002      	movs	r2, r0
 800252c:	693b      	ldr	r3, [r7, #16]
 800252e:	1ad3      	subs	r3, r2, r3
 8002530:	2b64      	cmp	r3, #100	; 0x64
 8002532:	d901      	bls.n	8002538 <HAL_RCC_OscConfig+0x108>
          {
            return HAL_TIMEOUT;
 8002534:	2303      	movs	r3, #3
 8002536:	e283      	b.n	8002a40 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002538:	4b88      	ldr	r3, [pc, #544]	; (800275c <HAL_RCC_OscConfig+0x32c>)
 800253a:	681a      	ldr	r2, [r3, #0]
 800253c:	2380      	movs	r3, #128	; 0x80
 800253e:	029b      	lsls	r3, r3, #10
 8002540:	4013      	ands	r3, r2
 8002542:	d1f0      	bne.n	8002526 <HAL_RCC_OscConfig+0xf6>
 8002544:	e000      	b.n	8002548 <HAL_RCC_OscConfig+0x118>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002546:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	681b      	ldr	r3, [r3, #0]
 800254c:	2202      	movs	r2, #2
 800254e:	4013      	ands	r3, r2
 8002550:	d100      	bne.n	8002554 <HAL_RCC_OscConfig+0x124>
 8002552:	e099      	b.n	8002688 <HAL_RCC_OscConfig+0x258>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002554:	4b81      	ldr	r3, [pc, #516]	; (800275c <HAL_RCC_OscConfig+0x32c>)
 8002556:	689b      	ldr	r3, [r3, #8]
 8002558:	2238      	movs	r2, #56	; 0x38
 800255a:	4013      	ands	r3, r2
 800255c:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800255e:	4b7f      	ldr	r3, [pc, #508]	; (800275c <HAL_RCC_OscConfig+0x32c>)
 8002560:	68db      	ldr	r3, [r3, #12]
 8002562:	2203      	movs	r2, #3
 8002564:	4013      	ands	r3, r2
 8002566:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 8002568:	69bb      	ldr	r3, [r7, #24]
 800256a:	2b10      	cmp	r3, #16
 800256c:	d102      	bne.n	8002574 <HAL_RCC_OscConfig+0x144>
 800256e:	697b      	ldr	r3, [r7, #20]
 8002570:	2b02      	cmp	r3, #2
 8002572:	d002      	beq.n	800257a <HAL_RCC_OscConfig+0x14a>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 8002574:	69bb      	ldr	r3, [r7, #24]
 8002576:	2b00      	cmp	r3, #0
 8002578:	d135      	bne.n	80025e6 <HAL_RCC_OscConfig+0x1b6>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800257a:	4b78      	ldr	r3, [pc, #480]	; (800275c <HAL_RCC_OscConfig+0x32c>)
 800257c:	681a      	ldr	r2, [r3, #0]
 800257e:	2380      	movs	r3, #128	; 0x80
 8002580:	00db      	lsls	r3, r3, #3
 8002582:	4013      	ands	r3, r2
 8002584:	d005      	beq.n	8002592 <HAL_RCC_OscConfig+0x162>
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	68db      	ldr	r3, [r3, #12]
 800258a:	2b00      	cmp	r3, #0
 800258c:	d101      	bne.n	8002592 <HAL_RCC_OscConfig+0x162>
      {
        return HAL_ERROR;
 800258e:	2301      	movs	r3, #1
 8002590:	e256      	b.n	8002a40 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002592:	4b72      	ldr	r3, [pc, #456]	; (800275c <HAL_RCC_OscConfig+0x32c>)
 8002594:	685b      	ldr	r3, [r3, #4]
 8002596:	4a74      	ldr	r2, [pc, #464]	; (8002768 <HAL_RCC_OscConfig+0x338>)
 8002598:	4013      	ands	r3, r2
 800259a:	0019      	movs	r1, r3
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	695b      	ldr	r3, [r3, #20]
 80025a0:	021a      	lsls	r2, r3, #8
 80025a2:	4b6e      	ldr	r3, [pc, #440]	; (800275c <HAL_RCC_OscConfig+0x32c>)
 80025a4:	430a      	orrs	r2, r1
 80025a6:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 80025a8:	69bb      	ldr	r3, [r7, #24]
 80025aa:	2b00      	cmp	r3, #0
 80025ac:	d112      	bne.n	80025d4 <HAL_RCC_OscConfig+0x1a4>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 80025ae:	4b6b      	ldr	r3, [pc, #428]	; (800275c <HAL_RCC_OscConfig+0x32c>)
 80025b0:	681b      	ldr	r3, [r3, #0]
 80025b2:	4a6e      	ldr	r2, [pc, #440]	; (800276c <HAL_RCC_OscConfig+0x33c>)
 80025b4:	4013      	ands	r3, r2
 80025b6:	0019      	movs	r1, r3
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	691a      	ldr	r2, [r3, #16]
 80025bc:	4b67      	ldr	r3, [pc, #412]	; (800275c <HAL_RCC_OscConfig+0x32c>)
 80025be:	430a      	orrs	r2, r1
 80025c0:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 80025c2:	4b66      	ldr	r3, [pc, #408]	; (800275c <HAL_RCC_OscConfig+0x32c>)
 80025c4:	681b      	ldr	r3, [r3, #0]
 80025c6:	0adb      	lsrs	r3, r3, #11
 80025c8:	2207      	movs	r2, #7
 80025ca:	4013      	ands	r3, r2
 80025cc:	4a68      	ldr	r2, [pc, #416]	; (8002770 <HAL_RCC_OscConfig+0x340>)
 80025ce:	40da      	lsrs	r2, r3
 80025d0:	4b68      	ldr	r3, [pc, #416]	; (8002774 <HAL_RCC_OscConfig+0x344>)
 80025d2:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80025d4:	4b68      	ldr	r3, [pc, #416]	; (8002778 <HAL_RCC_OscConfig+0x348>)
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	0018      	movs	r0, r3
 80025da:	f7ff fb73 	bl	8001cc4 <HAL_InitTick>
 80025de:	1e03      	subs	r3, r0, #0
 80025e0:	d051      	beq.n	8002686 <HAL_RCC_OscConfig+0x256>
        {
          return HAL_ERROR;
 80025e2:	2301      	movs	r3, #1
 80025e4:	e22c      	b.n	8002a40 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	68db      	ldr	r3, [r3, #12]
 80025ea:	2b00      	cmp	r3, #0
 80025ec:	d030      	beq.n	8002650 <HAL_RCC_OscConfig+0x220>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 80025ee:	4b5b      	ldr	r3, [pc, #364]	; (800275c <HAL_RCC_OscConfig+0x32c>)
 80025f0:	681b      	ldr	r3, [r3, #0]
 80025f2:	4a5e      	ldr	r2, [pc, #376]	; (800276c <HAL_RCC_OscConfig+0x33c>)
 80025f4:	4013      	ands	r3, r2
 80025f6:	0019      	movs	r1, r3
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	691a      	ldr	r2, [r3, #16]
 80025fc:	4b57      	ldr	r3, [pc, #348]	; (800275c <HAL_RCC_OscConfig+0x32c>)
 80025fe:	430a      	orrs	r2, r1
 8002600:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 8002602:	4b56      	ldr	r3, [pc, #344]	; (800275c <HAL_RCC_OscConfig+0x32c>)
 8002604:	681a      	ldr	r2, [r3, #0]
 8002606:	4b55      	ldr	r3, [pc, #340]	; (800275c <HAL_RCC_OscConfig+0x32c>)
 8002608:	2180      	movs	r1, #128	; 0x80
 800260a:	0049      	lsls	r1, r1, #1
 800260c:	430a      	orrs	r2, r1
 800260e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002610:	f7ff fbb4 	bl	8001d7c <HAL_GetTick>
 8002614:	0003      	movs	r3, r0
 8002616:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002618:	e008      	b.n	800262c <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800261a:	f7ff fbaf 	bl	8001d7c <HAL_GetTick>
 800261e:	0002      	movs	r2, r0
 8002620:	693b      	ldr	r3, [r7, #16]
 8002622:	1ad3      	subs	r3, r2, r3
 8002624:	2b02      	cmp	r3, #2
 8002626:	d901      	bls.n	800262c <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 8002628:	2303      	movs	r3, #3
 800262a:	e209      	b.n	8002a40 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800262c:	4b4b      	ldr	r3, [pc, #300]	; (800275c <HAL_RCC_OscConfig+0x32c>)
 800262e:	681a      	ldr	r2, [r3, #0]
 8002630:	2380      	movs	r3, #128	; 0x80
 8002632:	00db      	lsls	r3, r3, #3
 8002634:	4013      	ands	r3, r2
 8002636:	d0f0      	beq.n	800261a <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002638:	4b48      	ldr	r3, [pc, #288]	; (800275c <HAL_RCC_OscConfig+0x32c>)
 800263a:	685b      	ldr	r3, [r3, #4]
 800263c:	4a4a      	ldr	r2, [pc, #296]	; (8002768 <HAL_RCC_OscConfig+0x338>)
 800263e:	4013      	ands	r3, r2
 8002640:	0019      	movs	r1, r3
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	695b      	ldr	r3, [r3, #20]
 8002646:	021a      	lsls	r2, r3, #8
 8002648:	4b44      	ldr	r3, [pc, #272]	; (800275c <HAL_RCC_OscConfig+0x32c>)
 800264a:	430a      	orrs	r2, r1
 800264c:	605a      	str	r2, [r3, #4]
 800264e:	e01b      	b.n	8002688 <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 8002650:	4b42      	ldr	r3, [pc, #264]	; (800275c <HAL_RCC_OscConfig+0x32c>)
 8002652:	681a      	ldr	r2, [r3, #0]
 8002654:	4b41      	ldr	r3, [pc, #260]	; (800275c <HAL_RCC_OscConfig+0x32c>)
 8002656:	4949      	ldr	r1, [pc, #292]	; (800277c <HAL_RCC_OscConfig+0x34c>)
 8002658:	400a      	ands	r2, r1
 800265a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800265c:	f7ff fb8e 	bl	8001d7c <HAL_GetTick>
 8002660:	0003      	movs	r3, r0
 8002662:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002664:	e008      	b.n	8002678 <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002666:	f7ff fb89 	bl	8001d7c <HAL_GetTick>
 800266a:	0002      	movs	r2, r0
 800266c:	693b      	ldr	r3, [r7, #16]
 800266e:	1ad3      	subs	r3, r2, r3
 8002670:	2b02      	cmp	r3, #2
 8002672:	d901      	bls.n	8002678 <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 8002674:	2303      	movs	r3, #3
 8002676:	e1e3      	b.n	8002a40 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002678:	4b38      	ldr	r3, [pc, #224]	; (800275c <HAL_RCC_OscConfig+0x32c>)
 800267a:	681a      	ldr	r2, [r3, #0]
 800267c:	2380      	movs	r3, #128	; 0x80
 800267e:	00db      	lsls	r3, r3, #3
 8002680:	4013      	ands	r3, r2
 8002682:	d1f0      	bne.n	8002666 <HAL_RCC_OscConfig+0x236>
 8002684:	e000      	b.n	8002688 <HAL_RCC_OscConfig+0x258>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002686:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	681b      	ldr	r3, [r3, #0]
 800268c:	2208      	movs	r2, #8
 800268e:	4013      	ands	r3, r2
 8002690:	d047      	beq.n	8002722 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8002692:	4b32      	ldr	r3, [pc, #200]	; (800275c <HAL_RCC_OscConfig+0x32c>)
 8002694:	689b      	ldr	r3, [r3, #8]
 8002696:	2238      	movs	r2, #56	; 0x38
 8002698:	4013      	ands	r3, r2
 800269a:	2b18      	cmp	r3, #24
 800269c:	d10a      	bne.n	80026b4 <HAL_RCC_OscConfig+0x284>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 800269e:	4b2f      	ldr	r3, [pc, #188]	; (800275c <HAL_RCC_OscConfig+0x32c>)
 80026a0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80026a2:	2202      	movs	r2, #2
 80026a4:	4013      	ands	r3, r2
 80026a6:	d03c      	beq.n	8002722 <HAL_RCC_OscConfig+0x2f2>
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	699b      	ldr	r3, [r3, #24]
 80026ac:	2b00      	cmp	r3, #0
 80026ae:	d138      	bne.n	8002722 <HAL_RCC_OscConfig+0x2f2>
      {
        return HAL_ERROR;
 80026b0:	2301      	movs	r3, #1
 80026b2:	e1c5      	b.n	8002a40 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	699b      	ldr	r3, [r3, #24]
 80026b8:	2b00      	cmp	r3, #0
 80026ba:	d019      	beq.n	80026f0 <HAL_RCC_OscConfig+0x2c0>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 80026bc:	4b27      	ldr	r3, [pc, #156]	; (800275c <HAL_RCC_OscConfig+0x32c>)
 80026be:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80026c0:	4b26      	ldr	r3, [pc, #152]	; (800275c <HAL_RCC_OscConfig+0x32c>)
 80026c2:	2101      	movs	r1, #1
 80026c4:	430a      	orrs	r2, r1
 80026c6:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80026c8:	f7ff fb58 	bl	8001d7c <HAL_GetTick>
 80026cc:	0003      	movs	r3, r0
 80026ce:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80026d0:	e008      	b.n	80026e4 <HAL_RCC_OscConfig+0x2b4>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80026d2:	f7ff fb53 	bl	8001d7c <HAL_GetTick>
 80026d6:	0002      	movs	r2, r0
 80026d8:	693b      	ldr	r3, [r7, #16]
 80026da:	1ad3      	subs	r3, r2, r3
 80026dc:	2b02      	cmp	r3, #2
 80026de:	d901      	bls.n	80026e4 <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 80026e0:	2303      	movs	r3, #3
 80026e2:	e1ad      	b.n	8002a40 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80026e4:	4b1d      	ldr	r3, [pc, #116]	; (800275c <HAL_RCC_OscConfig+0x32c>)
 80026e6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80026e8:	2202      	movs	r2, #2
 80026ea:	4013      	ands	r3, r2
 80026ec:	d0f1      	beq.n	80026d2 <HAL_RCC_OscConfig+0x2a2>
 80026ee:	e018      	b.n	8002722 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 80026f0:	4b1a      	ldr	r3, [pc, #104]	; (800275c <HAL_RCC_OscConfig+0x32c>)
 80026f2:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80026f4:	4b19      	ldr	r3, [pc, #100]	; (800275c <HAL_RCC_OscConfig+0x32c>)
 80026f6:	2101      	movs	r1, #1
 80026f8:	438a      	bics	r2, r1
 80026fa:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80026fc:	f7ff fb3e 	bl	8001d7c <HAL_GetTick>
 8002700:	0003      	movs	r3, r0
 8002702:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002704:	e008      	b.n	8002718 <HAL_RCC_OscConfig+0x2e8>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002706:	f7ff fb39 	bl	8001d7c <HAL_GetTick>
 800270a:	0002      	movs	r2, r0
 800270c:	693b      	ldr	r3, [r7, #16]
 800270e:	1ad3      	subs	r3, r2, r3
 8002710:	2b02      	cmp	r3, #2
 8002712:	d901      	bls.n	8002718 <HAL_RCC_OscConfig+0x2e8>
          {
            return HAL_TIMEOUT;
 8002714:	2303      	movs	r3, #3
 8002716:	e193      	b.n	8002a40 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002718:	4b10      	ldr	r3, [pc, #64]	; (800275c <HAL_RCC_OscConfig+0x32c>)
 800271a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800271c:	2202      	movs	r2, #2
 800271e:	4013      	ands	r3, r2
 8002720:	d1f1      	bne.n	8002706 <HAL_RCC_OscConfig+0x2d6>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	681b      	ldr	r3, [r3, #0]
 8002726:	2204      	movs	r2, #4
 8002728:	4013      	ands	r3, r2
 800272a:	d100      	bne.n	800272e <HAL_RCC_OscConfig+0x2fe>
 800272c:	e0c6      	b.n	80028bc <HAL_RCC_OscConfig+0x48c>
  {
    FlagStatus       pwrclkchanged = RESET;
 800272e:	231f      	movs	r3, #31
 8002730:	18fb      	adds	r3, r7, r3
 8002732:	2200      	movs	r2, #0
 8002734:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8002736:	4b09      	ldr	r3, [pc, #36]	; (800275c <HAL_RCC_OscConfig+0x32c>)
 8002738:	689b      	ldr	r3, [r3, #8]
 800273a:	2238      	movs	r2, #56	; 0x38
 800273c:	4013      	ands	r3, r2
 800273e:	2b20      	cmp	r3, #32
 8002740:	d11e      	bne.n	8002780 <HAL_RCC_OscConfig+0x350>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 8002742:	4b06      	ldr	r3, [pc, #24]	; (800275c <HAL_RCC_OscConfig+0x32c>)
 8002744:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002746:	2202      	movs	r2, #2
 8002748:	4013      	ands	r3, r2
 800274a:	d100      	bne.n	800274e <HAL_RCC_OscConfig+0x31e>
 800274c:	e0b6      	b.n	80028bc <HAL_RCC_OscConfig+0x48c>
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	689b      	ldr	r3, [r3, #8]
 8002752:	2b00      	cmp	r3, #0
 8002754:	d000      	beq.n	8002758 <HAL_RCC_OscConfig+0x328>
 8002756:	e0b1      	b.n	80028bc <HAL_RCC_OscConfig+0x48c>
      {
        return HAL_ERROR;
 8002758:	2301      	movs	r3, #1
 800275a:	e171      	b.n	8002a40 <HAL_RCC_OscConfig+0x610>
 800275c:	40021000 	.word	0x40021000
 8002760:	fffeffff 	.word	0xfffeffff
 8002764:	fffbffff 	.word	0xfffbffff
 8002768:	ffff80ff 	.word	0xffff80ff
 800276c:	ffffc7ff 	.word	0xffffc7ff
 8002770:	00f42400 	.word	0x00f42400
 8002774:	20000040 	.word	0x20000040
 8002778:	20000044 	.word	0x20000044
 800277c:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8002780:	4bb1      	ldr	r3, [pc, #708]	; (8002a48 <HAL_RCC_OscConfig+0x618>)
 8002782:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002784:	2380      	movs	r3, #128	; 0x80
 8002786:	055b      	lsls	r3, r3, #21
 8002788:	4013      	ands	r3, r2
 800278a:	d101      	bne.n	8002790 <HAL_RCC_OscConfig+0x360>
 800278c:	2301      	movs	r3, #1
 800278e:	e000      	b.n	8002792 <HAL_RCC_OscConfig+0x362>
 8002790:	2300      	movs	r3, #0
 8002792:	2b00      	cmp	r3, #0
 8002794:	d011      	beq.n	80027ba <HAL_RCC_OscConfig+0x38a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 8002796:	4bac      	ldr	r3, [pc, #688]	; (8002a48 <HAL_RCC_OscConfig+0x618>)
 8002798:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800279a:	4bab      	ldr	r3, [pc, #684]	; (8002a48 <HAL_RCC_OscConfig+0x618>)
 800279c:	2180      	movs	r1, #128	; 0x80
 800279e:	0549      	lsls	r1, r1, #21
 80027a0:	430a      	orrs	r2, r1
 80027a2:	63da      	str	r2, [r3, #60]	; 0x3c
 80027a4:	4ba8      	ldr	r3, [pc, #672]	; (8002a48 <HAL_RCC_OscConfig+0x618>)
 80027a6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80027a8:	2380      	movs	r3, #128	; 0x80
 80027aa:	055b      	lsls	r3, r3, #21
 80027ac:	4013      	ands	r3, r2
 80027ae:	60fb      	str	r3, [r7, #12]
 80027b0:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 80027b2:	231f      	movs	r3, #31
 80027b4:	18fb      	adds	r3, r7, r3
 80027b6:	2201      	movs	r2, #1
 80027b8:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80027ba:	4ba4      	ldr	r3, [pc, #656]	; (8002a4c <HAL_RCC_OscConfig+0x61c>)
 80027bc:	681a      	ldr	r2, [r3, #0]
 80027be:	2380      	movs	r3, #128	; 0x80
 80027c0:	005b      	lsls	r3, r3, #1
 80027c2:	4013      	ands	r3, r2
 80027c4:	d11a      	bne.n	80027fc <HAL_RCC_OscConfig+0x3cc>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80027c6:	4ba1      	ldr	r3, [pc, #644]	; (8002a4c <HAL_RCC_OscConfig+0x61c>)
 80027c8:	681a      	ldr	r2, [r3, #0]
 80027ca:	4ba0      	ldr	r3, [pc, #640]	; (8002a4c <HAL_RCC_OscConfig+0x61c>)
 80027cc:	2180      	movs	r1, #128	; 0x80
 80027ce:	0049      	lsls	r1, r1, #1
 80027d0:	430a      	orrs	r2, r1
 80027d2:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 80027d4:	f7ff fad2 	bl	8001d7c <HAL_GetTick>
 80027d8:	0003      	movs	r3, r0
 80027da:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80027dc:	e008      	b.n	80027f0 <HAL_RCC_OscConfig+0x3c0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80027de:	f7ff facd 	bl	8001d7c <HAL_GetTick>
 80027e2:	0002      	movs	r2, r0
 80027e4:	693b      	ldr	r3, [r7, #16]
 80027e6:	1ad3      	subs	r3, r2, r3
 80027e8:	2b02      	cmp	r3, #2
 80027ea:	d901      	bls.n	80027f0 <HAL_RCC_OscConfig+0x3c0>
          {
            return HAL_TIMEOUT;
 80027ec:	2303      	movs	r3, #3
 80027ee:	e127      	b.n	8002a40 <HAL_RCC_OscConfig+0x610>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80027f0:	4b96      	ldr	r3, [pc, #600]	; (8002a4c <HAL_RCC_OscConfig+0x61c>)
 80027f2:	681a      	ldr	r2, [r3, #0]
 80027f4:	2380      	movs	r3, #128	; 0x80
 80027f6:	005b      	lsls	r3, r3, #1
 80027f8:	4013      	ands	r3, r2
 80027fa:	d0f0      	beq.n	80027de <HAL_RCC_OscConfig+0x3ae>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	689b      	ldr	r3, [r3, #8]
 8002800:	2b01      	cmp	r3, #1
 8002802:	d106      	bne.n	8002812 <HAL_RCC_OscConfig+0x3e2>
 8002804:	4b90      	ldr	r3, [pc, #576]	; (8002a48 <HAL_RCC_OscConfig+0x618>)
 8002806:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8002808:	4b8f      	ldr	r3, [pc, #572]	; (8002a48 <HAL_RCC_OscConfig+0x618>)
 800280a:	2101      	movs	r1, #1
 800280c:	430a      	orrs	r2, r1
 800280e:	65da      	str	r2, [r3, #92]	; 0x5c
 8002810:	e01c      	b.n	800284c <HAL_RCC_OscConfig+0x41c>
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	689b      	ldr	r3, [r3, #8]
 8002816:	2b05      	cmp	r3, #5
 8002818:	d10c      	bne.n	8002834 <HAL_RCC_OscConfig+0x404>
 800281a:	4b8b      	ldr	r3, [pc, #556]	; (8002a48 <HAL_RCC_OscConfig+0x618>)
 800281c:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800281e:	4b8a      	ldr	r3, [pc, #552]	; (8002a48 <HAL_RCC_OscConfig+0x618>)
 8002820:	2104      	movs	r1, #4
 8002822:	430a      	orrs	r2, r1
 8002824:	65da      	str	r2, [r3, #92]	; 0x5c
 8002826:	4b88      	ldr	r3, [pc, #544]	; (8002a48 <HAL_RCC_OscConfig+0x618>)
 8002828:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800282a:	4b87      	ldr	r3, [pc, #540]	; (8002a48 <HAL_RCC_OscConfig+0x618>)
 800282c:	2101      	movs	r1, #1
 800282e:	430a      	orrs	r2, r1
 8002830:	65da      	str	r2, [r3, #92]	; 0x5c
 8002832:	e00b      	b.n	800284c <HAL_RCC_OscConfig+0x41c>
 8002834:	4b84      	ldr	r3, [pc, #528]	; (8002a48 <HAL_RCC_OscConfig+0x618>)
 8002836:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8002838:	4b83      	ldr	r3, [pc, #524]	; (8002a48 <HAL_RCC_OscConfig+0x618>)
 800283a:	2101      	movs	r1, #1
 800283c:	438a      	bics	r2, r1
 800283e:	65da      	str	r2, [r3, #92]	; 0x5c
 8002840:	4b81      	ldr	r3, [pc, #516]	; (8002a48 <HAL_RCC_OscConfig+0x618>)
 8002842:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8002844:	4b80      	ldr	r3, [pc, #512]	; (8002a48 <HAL_RCC_OscConfig+0x618>)
 8002846:	2104      	movs	r1, #4
 8002848:	438a      	bics	r2, r1
 800284a:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	689b      	ldr	r3, [r3, #8]
 8002850:	2b00      	cmp	r3, #0
 8002852:	d014      	beq.n	800287e <HAL_RCC_OscConfig+0x44e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002854:	f7ff fa92 	bl	8001d7c <HAL_GetTick>
 8002858:	0003      	movs	r3, r0
 800285a:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800285c:	e009      	b.n	8002872 <HAL_RCC_OscConfig+0x442>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800285e:	f7ff fa8d 	bl	8001d7c <HAL_GetTick>
 8002862:	0002      	movs	r2, r0
 8002864:	693b      	ldr	r3, [r7, #16]
 8002866:	1ad3      	subs	r3, r2, r3
 8002868:	4a79      	ldr	r2, [pc, #484]	; (8002a50 <HAL_RCC_OscConfig+0x620>)
 800286a:	4293      	cmp	r3, r2
 800286c:	d901      	bls.n	8002872 <HAL_RCC_OscConfig+0x442>
          {
            return HAL_TIMEOUT;
 800286e:	2303      	movs	r3, #3
 8002870:	e0e6      	b.n	8002a40 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002872:	4b75      	ldr	r3, [pc, #468]	; (8002a48 <HAL_RCC_OscConfig+0x618>)
 8002874:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002876:	2202      	movs	r2, #2
 8002878:	4013      	ands	r3, r2
 800287a:	d0f0      	beq.n	800285e <HAL_RCC_OscConfig+0x42e>
 800287c:	e013      	b.n	80028a6 <HAL_RCC_OscConfig+0x476>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800287e:	f7ff fa7d 	bl	8001d7c <HAL_GetTick>
 8002882:	0003      	movs	r3, r0
 8002884:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002886:	e009      	b.n	800289c <HAL_RCC_OscConfig+0x46c>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002888:	f7ff fa78 	bl	8001d7c <HAL_GetTick>
 800288c:	0002      	movs	r2, r0
 800288e:	693b      	ldr	r3, [r7, #16]
 8002890:	1ad3      	subs	r3, r2, r3
 8002892:	4a6f      	ldr	r2, [pc, #444]	; (8002a50 <HAL_RCC_OscConfig+0x620>)
 8002894:	4293      	cmp	r3, r2
 8002896:	d901      	bls.n	800289c <HAL_RCC_OscConfig+0x46c>
          {
            return HAL_TIMEOUT;
 8002898:	2303      	movs	r3, #3
 800289a:	e0d1      	b.n	8002a40 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800289c:	4b6a      	ldr	r3, [pc, #424]	; (8002a48 <HAL_RCC_OscConfig+0x618>)
 800289e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80028a0:	2202      	movs	r2, #2
 80028a2:	4013      	ands	r3, r2
 80028a4:	d1f0      	bne.n	8002888 <HAL_RCC_OscConfig+0x458>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 80028a6:	231f      	movs	r3, #31
 80028a8:	18fb      	adds	r3, r7, r3
 80028aa:	781b      	ldrb	r3, [r3, #0]
 80028ac:	2b01      	cmp	r3, #1
 80028ae:	d105      	bne.n	80028bc <HAL_RCC_OscConfig+0x48c>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 80028b0:	4b65      	ldr	r3, [pc, #404]	; (8002a48 <HAL_RCC_OscConfig+0x618>)
 80028b2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80028b4:	4b64      	ldr	r3, [pc, #400]	; (8002a48 <HAL_RCC_OscConfig+0x618>)
 80028b6:	4967      	ldr	r1, [pc, #412]	; (8002a54 <HAL_RCC_OscConfig+0x624>)
 80028b8:	400a      	ands	r2, r1
 80028ba:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	69db      	ldr	r3, [r3, #28]
 80028c0:	2b00      	cmp	r3, #0
 80028c2:	d100      	bne.n	80028c6 <HAL_RCC_OscConfig+0x496>
 80028c4:	e0bb      	b.n	8002a3e <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80028c6:	4b60      	ldr	r3, [pc, #384]	; (8002a48 <HAL_RCC_OscConfig+0x618>)
 80028c8:	689b      	ldr	r3, [r3, #8]
 80028ca:	2238      	movs	r2, #56	; 0x38
 80028cc:	4013      	ands	r3, r2
 80028ce:	2b10      	cmp	r3, #16
 80028d0:	d100      	bne.n	80028d4 <HAL_RCC_OscConfig+0x4a4>
 80028d2:	e07b      	b.n	80029cc <HAL_RCC_OscConfig+0x59c>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	69db      	ldr	r3, [r3, #28]
 80028d8:	2b02      	cmp	r3, #2
 80028da:	d156      	bne.n	800298a <HAL_RCC_OscConfig+0x55a>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80028dc:	4b5a      	ldr	r3, [pc, #360]	; (8002a48 <HAL_RCC_OscConfig+0x618>)
 80028de:	681a      	ldr	r2, [r3, #0]
 80028e0:	4b59      	ldr	r3, [pc, #356]	; (8002a48 <HAL_RCC_OscConfig+0x618>)
 80028e2:	495d      	ldr	r1, [pc, #372]	; (8002a58 <HAL_RCC_OscConfig+0x628>)
 80028e4:	400a      	ands	r2, r1
 80028e6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80028e8:	f7ff fa48 	bl	8001d7c <HAL_GetTick>
 80028ec:	0003      	movs	r3, r0
 80028ee:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80028f0:	e008      	b.n	8002904 <HAL_RCC_OscConfig+0x4d4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80028f2:	f7ff fa43 	bl	8001d7c <HAL_GetTick>
 80028f6:	0002      	movs	r2, r0
 80028f8:	693b      	ldr	r3, [r7, #16]
 80028fa:	1ad3      	subs	r3, r2, r3
 80028fc:	2b02      	cmp	r3, #2
 80028fe:	d901      	bls.n	8002904 <HAL_RCC_OscConfig+0x4d4>
          {
            return HAL_TIMEOUT;
 8002900:	2303      	movs	r3, #3
 8002902:	e09d      	b.n	8002a40 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002904:	4b50      	ldr	r3, [pc, #320]	; (8002a48 <HAL_RCC_OscConfig+0x618>)
 8002906:	681a      	ldr	r2, [r3, #0]
 8002908:	2380      	movs	r3, #128	; 0x80
 800290a:	049b      	lsls	r3, r3, #18
 800290c:	4013      	ands	r3, r2
 800290e:	d1f0      	bne.n	80028f2 <HAL_RCC_OscConfig+0x4c2>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLQ_SUPPORT)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002910:	4b4d      	ldr	r3, [pc, #308]	; (8002a48 <HAL_RCC_OscConfig+0x618>)
 8002912:	68db      	ldr	r3, [r3, #12]
 8002914:	4a51      	ldr	r2, [pc, #324]	; (8002a5c <HAL_RCC_OscConfig+0x62c>)
 8002916:	4013      	ands	r3, r2
 8002918:	0019      	movs	r1, r3
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	6a1a      	ldr	r2, [r3, #32]
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002922:	431a      	orrs	r2, r3
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002928:	021b      	lsls	r3, r3, #8
 800292a:	431a      	orrs	r2, r3
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002930:	431a      	orrs	r2, r3
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002936:	431a      	orrs	r2, r3
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800293c:	431a      	orrs	r2, r3
 800293e:	4b42      	ldr	r3, [pc, #264]	; (8002a48 <HAL_RCC_OscConfig+0x618>)
 8002940:	430a      	orrs	r2, r1
 8002942:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLR);
#endif /* RCC_PLLQ_SUPPORT */

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002944:	4b40      	ldr	r3, [pc, #256]	; (8002a48 <HAL_RCC_OscConfig+0x618>)
 8002946:	681a      	ldr	r2, [r3, #0]
 8002948:	4b3f      	ldr	r3, [pc, #252]	; (8002a48 <HAL_RCC_OscConfig+0x618>)
 800294a:	2180      	movs	r1, #128	; 0x80
 800294c:	0449      	lsls	r1, r1, #17
 800294e:	430a      	orrs	r2, r1
 8002950:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 8002952:	4b3d      	ldr	r3, [pc, #244]	; (8002a48 <HAL_RCC_OscConfig+0x618>)
 8002954:	68da      	ldr	r2, [r3, #12]
 8002956:	4b3c      	ldr	r3, [pc, #240]	; (8002a48 <HAL_RCC_OscConfig+0x618>)
 8002958:	2180      	movs	r1, #128	; 0x80
 800295a:	0549      	lsls	r1, r1, #21
 800295c:	430a      	orrs	r2, r1
 800295e:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002960:	f7ff fa0c 	bl	8001d7c <HAL_GetTick>
 8002964:	0003      	movs	r3, r0
 8002966:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002968:	e008      	b.n	800297c <HAL_RCC_OscConfig+0x54c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800296a:	f7ff fa07 	bl	8001d7c <HAL_GetTick>
 800296e:	0002      	movs	r2, r0
 8002970:	693b      	ldr	r3, [r7, #16]
 8002972:	1ad3      	subs	r3, r2, r3
 8002974:	2b02      	cmp	r3, #2
 8002976:	d901      	bls.n	800297c <HAL_RCC_OscConfig+0x54c>
          {
            return HAL_TIMEOUT;
 8002978:	2303      	movs	r3, #3
 800297a:	e061      	b.n	8002a40 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800297c:	4b32      	ldr	r3, [pc, #200]	; (8002a48 <HAL_RCC_OscConfig+0x618>)
 800297e:	681a      	ldr	r2, [r3, #0]
 8002980:	2380      	movs	r3, #128	; 0x80
 8002982:	049b      	lsls	r3, r3, #18
 8002984:	4013      	ands	r3, r2
 8002986:	d0f0      	beq.n	800296a <HAL_RCC_OscConfig+0x53a>
 8002988:	e059      	b.n	8002a3e <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800298a:	4b2f      	ldr	r3, [pc, #188]	; (8002a48 <HAL_RCC_OscConfig+0x618>)
 800298c:	681a      	ldr	r2, [r3, #0]
 800298e:	4b2e      	ldr	r3, [pc, #184]	; (8002a48 <HAL_RCC_OscConfig+0x618>)
 8002990:	4931      	ldr	r1, [pc, #196]	; (8002a58 <HAL_RCC_OscConfig+0x628>)
 8002992:	400a      	ands	r2, r1
 8002994:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002996:	f7ff f9f1 	bl	8001d7c <HAL_GetTick>
 800299a:	0003      	movs	r3, r0
 800299c:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800299e:	e008      	b.n	80029b2 <HAL_RCC_OscConfig+0x582>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80029a0:	f7ff f9ec 	bl	8001d7c <HAL_GetTick>
 80029a4:	0002      	movs	r2, r0
 80029a6:	693b      	ldr	r3, [r7, #16]
 80029a8:	1ad3      	subs	r3, r2, r3
 80029aa:	2b02      	cmp	r3, #2
 80029ac:	d901      	bls.n	80029b2 <HAL_RCC_OscConfig+0x582>
          {
            return HAL_TIMEOUT;
 80029ae:	2303      	movs	r3, #3
 80029b0:	e046      	b.n	8002a40 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80029b2:	4b25      	ldr	r3, [pc, #148]	; (8002a48 <HAL_RCC_OscConfig+0x618>)
 80029b4:	681a      	ldr	r2, [r3, #0]
 80029b6:	2380      	movs	r3, #128	; 0x80
 80029b8:	049b      	lsls	r3, r3, #18
 80029ba:	4013      	ands	r3, r2
 80029bc:	d1f0      	bne.n	80029a0 <HAL_RCC_OscConfig+0x570>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
 80029be:	4b22      	ldr	r3, [pc, #136]	; (8002a48 <HAL_RCC_OscConfig+0x618>)
 80029c0:	68da      	ldr	r2, [r3, #12]
 80029c2:	4b21      	ldr	r3, [pc, #132]	; (8002a48 <HAL_RCC_OscConfig+0x618>)
 80029c4:	4926      	ldr	r1, [pc, #152]	; (8002a60 <HAL_RCC_OscConfig+0x630>)
 80029c6:	400a      	ands	r2, r1
 80029c8:	60da      	str	r2, [r3, #12]
 80029ca:	e038      	b.n	8002a3e <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	69db      	ldr	r3, [r3, #28]
 80029d0:	2b01      	cmp	r3, #1
 80029d2:	d101      	bne.n	80029d8 <HAL_RCC_OscConfig+0x5a8>
      {
        return HAL_ERROR;
 80029d4:	2301      	movs	r3, #1
 80029d6:	e033      	b.n	8002a40 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 80029d8:	4b1b      	ldr	r3, [pc, #108]	; (8002a48 <HAL_RCC_OscConfig+0x618>)
 80029da:	68db      	ldr	r3, [r3, #12]
 80029dc:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80029de:	697b      	ldr	r3, [r7, #20]
 80029e0:	2203      	movs	r2, #3
 80029e2:	401a      	ands	r2, r3
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	6a1b      	ldr	r3, [r3, #32]
 80029e8:	429a      	cmp	r2, r3
 80029ea:	d126      	bne.n	8002a3a <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80029ec:	697b      	ldr	r3, [r7, #20]
 80029ee:	2270      	movs	r2, #112	; 0x70
 80029f0:	401a      	ands	r2, r3
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80029f6:	429a      	cmp	r2, r3
 80029f8:	d11f      	bne.n	8002a3a <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80029fa:	697a      	ldr	r2, [r7, #20]
 80029fc:	23fe      	movs	r3, #254	; 0xfe
 80029fe:	01db      	lsls	r3, r3, #7
 8002a00:	401a      	ands	r2, r3
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002a06:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002a08:	429a      	cmp	r2, r3
 8002a0a:	d116      	bne.n	8002a3a <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8002a0c:	697a      	ldr	r2, [r7, #20]
 8002a0e:	23f8      	movs	r3, #248	; 0xf8
 8002a10:	039b      	lsls	r3, r3, #14
 8002a12:	401a      	ands	r2, r3
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	6adb      	ldr	r3, [r3, #44]	; 0x2c
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002a18:	429a      	cmp	r2, r3
 8002a1a:	d10e      	bne.n	8002a3a <HAL_RCC_OscConfig+0x60a>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8002a1c:	697a      	ldr	r2, [r7, #20]
 8002a1e:	23e0      	movs	r3, #224	; 0xe0
 8002a20:	051b      	lsls	r3, r3, #20
 8002a22:	401a      	ands	r2, r3
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	6b1b      	ldr	r3, [r3, #48]	; 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8002a28:	429a      	cmp	r2, r3
 8002a2a:	d106      	bne.n	8002a3a <HAL_RCC_OscConfig+0x60a>
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 8002a2c:	697b      	ldr	r3, [r7, #20]
 8002a2e:	0f5b      	lsrs	r3, r3, #29
 8002a30:	075a      	lsls	r2, r3, #29
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	6b5b      	ldr	r3, [r3, #52]	; 0x34
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8002a36:	429a      	cmp	r2, r3
 8002a38:	d001      	beq.n	8002a3e <HAL_RCC_OscConfig+0x60e>
        {
          return HAL_ERROR;
 8002a3a:	2301      	movs	r3, #1
 8002a3c:	e000      	b.n	8002a40 <HAL_RCC_OscConfig+0x610>
        }
      }
    }
  }
  return HAL_OK;
 8002a3e:	2300      	movs	r3, #0
}
 8002a40:	0018      	movs	r0, r3
 8002a42:	46bd      	mov	sp, r7
 8002a44:	b008      	add	sp, #32
 8002a46:	bd80      	pop	{r7, pc}
 8002a48:	40021000 	.word	0x40021000
 8002a4c:	40007000 	.word	0x40007000
 8002a50:	00001388 	.word	0x00001388
 8002a54:	efffffff 	.word	0xefffffff
 8002a58:	feffffff 	.word	0xfeffffff
 8002a5c:	11c1808c 	.word	0x11c1808c
 8002a60:	eefefffc 	.word	0xeefefffc

08002a64 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002a64:	b580      	push	{r7, lr}
 8002a66:	b084      	sub	sp, #16
 8002a68:	af00      	add	r7, sp, #0
 8002a6a:	6078      	str	r0, [r7, #4]
 8002a6c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	2b00      	cmp	r3, #0
 8002a72:	d101      	bne.n	8002a78 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002a74:	2301      	movs	r3, #1
 8002a76:	e0e9      	b.n	8002c4c <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002a78:	4b76      	ldr	r3, [pc, #472]	; (8002c54 <HAL_RCC_ClockConfig+0x1f0>)
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	2207      	movs	r2, #7
 8002a7e:	4013      	ands	r3, r2
 8002a80:	683a      	ldr	r2, [r7, #0]
 8002a82:	429a      	cmp	r2, r3
 8002a84:	d91e      	bls.n	8002ac4 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002a86:	4b73      	ldr	r3, [pc, #460]	; (8002c54 <HAL_RCC_ClockConfig+0x1f0>)
 8002a88:	681b      	ldr	r3, [r3, #0]
 8002a8a:	2207      	movs	r2, #7
 8002a8c:	4393      	bics	r3, r2
 8002a8e:	0019      	movs	r1, r3
 8002a90:	4b70      	ldr	r3, [pc, #448]	; (8002c54 <HAL_RCC_ClockConfig+0x1f0>)
 8002a92:	683a      	ldr	r2, [r7, #0]
 8002a94:	430a      	orrs	r2, r1
 8002a96:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8002a98:	f7ff f970 	bl	8001d7c <HAL_GetTick>
 8002a9c:	0003      	movs	r3, r0
 8002a9e:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8002aa0:	e009      	b.n	8002ab6 <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002aa2:	f7ff f96b 	bl	8001d7c <HAL_GetTick>
 8002aa6:	0002      	movs	r2, r0
 8002aa8:	68fb      	ldr	r3, [r7, #12]
 8002aaa:	1ad3      	subs	r3, r2, r3
 8002aac:	4a6a      	ldr	r2, [pc, #424]	; (8002c58 <HAL_RCC_ClockConfig+0x1f4>)
 8002aae:	4293      	cmp	r3, r2
 8002ab0:	d901      	bls.n	8002ab6 <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8002ab2:	2303      	movs	r3, #3
 8002ab4:	e0ca      	b.n	8002c4c <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8002ab6:	4b67      	ldr	r3, [pc, #412]	; (8002c54 <HAL_RCC_ClockConfig+0x1f0>)
 8002ab8:	681b      	ldr	r3, [r3, #0]
 8002aba:	2207      	movs	r2, #7
 8002abc:	4013      	ands	r3, r2
 8002abe:	683a      	ldr	r2, [r7, #0]
 8002ac0:	429a      	cmp	r2, r3
 8002ac2:	d1ee      	bne.n	8002aa2 <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	2202      	movs	r2, #2
 8002aca:	4013      	ands	r3, r2
 8002acc:	d015      	beq.n	8002afa <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	681b      	ldr	r3, [r3, #0]
 8002ad2:	2204      	movs	r2, #4
 8002ad4:	4013      	ands	r3, r2
 8002ad6:	d006      	beq.n	8002ae6 <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8002ad8:	4b60      	ldr	r3, [pc, #384]	; (8002c5c <HAL_RCC_ClockConfig+0x1f8>)
 8002ada:	689a      	ldr	r2, [r3, #8]
 8002adc:	4b5f      	ldr	r3, [pc, #380]	; (8002c5c <HAL_RCC_ClockConfig+0x1f8>)
 8002ade:	21e0      	movs	r1, #224	; 0xe0
 8002ae0:	01c9      	lsls	r1, r1, #7
 8002ae2:	430a      	orrs	r2, r1
 8002ae4:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002ae6:	4b5d      	ldr	r3, [pc, #372]	; (8002c5c <HAL_RCC_ClockConfig+0x1f8>)
 8002ae8:	689b      	ldr	r3, [r3, #8]
 8002aea:	4a5d      	ldr	r2, [pc, #372]	; (8002c60 <HAL_RCC_ClockConfig+0x1fc>)
 8002aec:	4013      	ands	r3, r2
 8002aee:	0019      	movs	r1, r3
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	689a      	ldr	r2, [r3, #8]
 8002af4:	4b59      	ldr	r3, [pc, #356]	; (8002c5c <HAL_RCC_ClockConfig+0x1f8>)
 8002af6:	430a      	orrs	r2, r1
 8002af8:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	681b      	ldr	r3, [r3, #0]
 8002afe:	2201      	movs	r2, #1
 8002b00:	4013      	ands	r3, r2
 8002b02:	d057      	beq.n	8002bb4 <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	685b      	ldr	r3, [r3, #4]
 8002b08:	2b01      	cmp	r3, #1
 8002b0a:	d107      	bne.n	8002b1c <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002b0c:	4b53      	ldr	r3, [pc, #332]	; (8002c5c <HAL_RCC_ClockConfig+0x1f8>)
 8002b0e:	681a      	ldr	r2, [r3, #0]
 8002b10:	2380      	movs	r3, #128	; 0x80
 8002b12:	029b      	lsls	r3, r3, #10
 8002b14:	4013      	ands	r3, r2
 8002b16:	d12b      	bne.n	8002b70 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8002b18:	2301      	movs	r3, #1
 8002b1a:	e097      	b.n	8002c4c <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	685b      	ldr	r3, [r3, #4]
 8002b20:	2b02      	cmp	r3, #2
 8002b22:	d107      	bne.n	8002b34 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002b24:	4b4d      	ldr	r3, [pc, #308]	; (8002c5c <HAL_RCC_ClockConfig+0x1f8>)
 8002b26:	681a      	ldr	r2, [r3, #0]
 8002b28:	2380      	movs	r3, #128	; 0x80
 8002b2a:	049b      	lsls	r3, r3, #18
 8002b2c:	4013      	ands	r3, r2
 8002b2e:	d11f      	bne.n	8002b70 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8002b30:	2301      	movs	r3, #1
 8002b32:	e08b      	b.n	8002c4c <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	685b      	ldr	r3, [r3, #4]
 8002b38:	2b00      	cmp	r3, #0
 8002b3a:	d107      	bne.n	8002b4c <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002b3c:	4b47      	ldr	r3, [pc, #284]	; (8002c5c <HAL_RCC_ClockConfig+0x1f8>)
 8002b3e:	681a      	ldr	r2, [r3, #0]
 8002b40:	2380      	movs	r3, #128	; 0x80
 8002b42:	00db      	lsls	r3, r3, #3
 8002b44:	4013      	ands	r3, r2
 8002b46:	d113      	bne.n	8002b70 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8002b48:	2301      	movs	r3, #1
 8002b4a:	e07f      	b.n	8002c4c <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	685b      	ldr	r3, [r3, #4]
 8002b50:	2b03      	cmp	r3, #3
 8002b52:	d106      	bne.n	8002b62 <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002b54:	4b41      	ldr	r3, [pc, #260]	; (8002c5c <HAL_RCC_ClockConfig+0x1f8>)
 8002b56:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002b58:	2202      	movs	r2, #2
 8002b5a:	4013      	ands	r3, r2
 8002b5c:	d108      	bne.n	8002b70 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8002b5e:	2301      	movs	r3, #1
 8002b60:	e074      	b.n	8002c4c <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002b62:	4b3e      	ldr	r3, [pc, #248]	; (8002c5c <HAL_RCC_ClockConfig+0x1f8>)
 8002b64:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002b66:	2202      	movs	r2, #2
 8002b68:	4013      	ands	r3, r2
 8002b6a:	d101      	bne.n	8002b70 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8002b6c:	2301      	movs	r3, #1
 8002b6e:	e06d      	b.n	8002c4c <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002b70:	4b3a      	ldr	r3, [pc, #232]	; (8002c5c <HAL_RCC_ClockConfig+0x1f8>)
 8002b72:	689b      	ldr	r3, [r3, #8]
 8002b74:	2207      	movs	r2, #7
 8002b76:	4393      	bics	r3, r2
 8002b78:	0019      	movs	r1, r3
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	685a      	ldr	r2, [r3, #4]
 8002b7e:	4b37      	ldr	r3, [pc, #220]	; (8002c5c <HAL_RCC_ClockConfig+0x1f8>)
 8002b80:	430a      	orrs	r2, r1
 8002b82:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002b84:	f7ff f8fa 	bl	8001d7c <HAL_GetTick>
 8002b88:	0003      	movs	r3, r0
 8002b8a:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002b8c:	e009      	b.n	8002ba2 <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002b8e:	f7ff f8f5 	bl	8001d7c <HAL_GetTick>
 8002b92:	0002      	movs	r2, r0
 8002b94:	68fb      	ldr	r3, [r7, #12]
 8002b96:	1ad3      	subs	r3, r2, r3
 8002b98:	4a2f      	ldr	r2, [pc, #188]	; (8002c58 <HAL_RCC_ClockConfig+0x1f4>)
 8002b9a:	4293      	cmp	r3, r2
 8002b9c:	d901      	bls.n	8002ba2 <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 8002b9e:	2303      	movs	r3, #3
 8002ba0:	e054      	b.n	8002c4c <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002ba2:	4b2e      	ldr	r3, [pc, #184]	; (8002c5c <HAL_RCC_ClockConfig+0x1f8>)
 8002ba4:	689b      	ldr	r3, [r3, #8]
 8002ba6:	2238      	movs	r2, #56	; 0x38
 8002ba8:	401a      	ands	r2, r3
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	685b      	ldr	r3, [r3, #4]
 8002bae:	00db      	lsls	r3, r3, #3
 8002bb0:	429a      	cmp	r2, r3
 8002bb2:	d1ec      	bne.n	8002b8e <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002bb4:	4b27      	ldr	r3, [pc, #156]	; (8002c54 <HAL_RCC_ClockConfig+0x1f0>)
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	2207      	movs	r2, #7
 8002bba:	4013      	ands	r3, r2
 8002bbc:	683a      	ldr	r2, [r7, #0]
 8002bbe:	429a      	cmp	r2, r3
 8002bc0:	d21e      	bcs.n	8002c00 <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002bc2:	4b24      	ldr	r3, [pc, #144]	; (8002c54 <HAL_RCC_ClockConfig+0x1f0>)
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	2207      	movs	r2, #7
 8002bc8:	4393      	bics	r3, r2
 8002bca:	0019      	movs	r1, r3
 8002bcc:	4b21      	ldr	r3, [pc, #132]	; (8002c54 <HAL_RCC_ClockConfig+0x1f0>)
 8002bce:	683a      	ldr	r2, [r7, #0]
 8002bd0:	430a      	orrs	r2, r1
 8002bd2:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8002bd4:	f7ff f8d2 	bl	8001d7c <HAL_GetTick>
 8002bd8:	0003      	movs	r3, r0
 8002bda:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8002bdc:	e009      	b.n	8002bf2 <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002bde:	f7ff f8cd 	bl	8001d7c <HAL_GetTick>
 8002be2:	0002      	movs	r2, r0
 8002be4:	68fb      	ldr	r3, [r7, #12]
 8002be6:	1ad3      	subs	r3, r2, r3
 8002be8:	4a1b      	ldr	r2, [pc, #108]	; (8002c58 <HAL_RCC_ClockConfig+0x1f4>)
 8002bea:	4293      	cmp	r3, r2
 8002bec:	d901      	bls.n	8002bf2 <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 8002bee:	2303      	movs	r3, #3
 8002bf0:	e02c      	b.n	8002c4c <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8002bf2:	4b18      	ldr	r3, [pc, #96]	; (8002c54 <HAL_RCC_ClockConfig+0x1f0>)
 8002bf4:	681b      	ldr	r3, [r3, #0]
 8002bf6:	2207      	movs	r2, #7
 8002bf8:	4013      	ands	r3, r2
 8002bfa:	683a      	ldr	r2, [r7, #0]
 8002bfc:	429a      	cmp	r2, r3
 8002bfe:	d1ee      	bne.n	8002bde <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	681b      	ldr	r3, [r3, #0]
 8002c04:	2204      	movs	r2, #4
 8002c06:	4013      	ands	r3, r2
 8002c08:	d009      	beq.n	8002c1e <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8002c0a:	4b14      	ldr	r3, [pc, #80]	; (8002c5c <HAL_RCC_ClockConfig+0x1f8>)
 8002c0c:	689b      	ldr	r3, [r3, #8]
 8002c0e:	4a15      	ldr	r2, [pc, #84]	; (8002c64 <HAL_RCC_ClockConfig+0x200>)
 8002c10:	4013      	ands	r3, r2
 8002c12:	0019      	movs	r1, r3
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	68da      	ldr	r2, [r3, #12]
 8002c18:	4b10      	ldr	r3, [pc, #64]	; (8002c5c <HAL_RCC_ClockConfig+0x1f8>)
 8002c1a:	430a      	orrs	r2, r1
 8002c1c:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 8002c1e:	f000 f829 	bl	8002c74 <HAL_RCC_GetSysClockFreq>
 8002c22:	0001      	movs	r1, r0
 8002c24:	4b0d      	ldr	r3, [pc, #52]	; (8002c5c <HAL_RCC_ClockConfig+0x1f8>)
 8002c26:	689b      	ldr	r3, [r3, #8]
 8002c28:	0a1b      	lsrs	r3, r3, #8
 8002c2a:	220f      	movs	r2, #15
 8002c2c:	401a      	ands	r2, r3
 8002c2e:	4b0e      	ldr	r3, [pc, #56]	; (8002c68 <HAL_RCC_ClockConfig+0x204>)
 8002c30:	0092      	lsls	r2, r2, #2
 8002c32:	58d3      	ldr	r3, [r2, r3]
 8002c34:	221f      	movs	r2, #31
 8002c36:	4013      	ands	r3, r2
 8002c38:	000a      	movs	r2, r1
 8002c3a:	40da      	lsrs	r2, r3
 8002c3c:	4b0b      	ldr	r3, [pc, #44]	; (8002c6c <HAL_RCC_ClockConfig+0x208>)
 8002c3e:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8002c40:	4b0b      	ldr	r3, [pc, #44]	; (8002c70 <HAL_RCC_ClockConfig+0x20c>)
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	0018      	movs	r0, r3
 8002c46:	f7ff f83d 	bl	8001cc4 <HAL_InitTick>
 8002c4a:	0003      	movs	r3, r0
}
 8002c4c:	0018      	movs	r0, r3
 8002c4e:	46bd      	mov	sp, r7
 8002c50:	b004      	add	sp, #16
 8002c52:	bd80      	pop	{r7, pc}
 8002c54:	40022000 	.word	0x40022000
 8002c58:	00001388 	.word	0x00001388
 8002c5c:	40021000 	.word	0x40021000
 8002c60:	fffff0ff 	.word	0xfffff0ff
 8002c64:	ffff8fff 	.word	0xffff8fff
 8002c68:	0800676c 	.word	0x0800676c
 8002c6c:	20000040 	.word	0x20000040
 8002c70:	20000044 	.word	0x20000044

08002c74 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002c74:	b580      	push	{r7, lr}
 8002c76:	b086      	sub	sp, #24
 8002c78:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002c7a:	4b3c      	ldr	r3, [pc, #240]	; (8002d6c <HAL_RCC_GetSysClockFreq+0xf8>)
 8002c7c:	689b      	ldr	r3, [r3, #8]
 8002c7e:	2238      	movs	r2, #56	; 0x38
 8002c80:	4013      	ands	r3, r2
 8002c82:	d10f      	bne.n	8002ca4 <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8002c84:	4b39      	ldr	r3, [pc, #228]	; (8002d6c <HAL_RCC_GetSysClockFreq+0xf8>)
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	0adb      	lsrs	r3, r3, #11
 8002c8a:	2207      	movs	r2, #7
 8002c8c:	4013      	ands	r3, r2
 8002c8e:	2201      	movs	r2, #1
 8002c90:	409a      	lsls	r2, r3
 8002c92:	0013      	movs	r3, r2
 8002c94:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 8002c96:	6839      	ldr	r1, [r7, #0]
 8002c98:	4835      	ldr	r0, [pc, #212]	; (8002d70 <HAL_RCC_GetSysClockFreq+0xfc>)
 8002c9a:	f7fd fa3d 	bl	8000118 <__udivsi3>
 8002c9e:	0003      	movs	r3, r0
 8002ca0:	613b      	str	r3, [r7, #16]
 8002ca2:	e05d      	b.n	8002d60 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002ca4:	4b31      	ldr	r3, [pc, #196]	; (8002d6c <HAL_RCC_GetSysClockFreq+0xf8>)
 8002ca6:	689b      	ldr	r3, [r3, #8]
 8002ca8:	2238      	movs	r2, #56	; 0x38
 8002caa:	4013      	ands	r3, r2
 8002cac:	2b08      	cmp	r3, #8
 8002cae:	d102      	bne.n	8002cb6 <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002cb0:	4b30      	ldr	r3, [pc, #192]	; (8002d74 <HAL_RCC_GetSysClockFreq+0x100>)
 8002cb2:	613b      	str	r3, [r7, #16]
 8002cb4:	e054      	b.n	8002d60 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002cb6:	4b2d      	ldr	r3, [pc, #180]	; (8002d6c <HAL_RCC_GetSysClockFreq+0xf8>)
 8002cb8:	689b      	ldr	r3, [r3, #8]
 8002cba:	2238      	movs	r2, #56	; 0x38
 8002cbc:	4013      	ands	r3, r2
 8002cbe:	2b10      	cmp	r3, #16
 8002cc0:	d138      	bne.n	8002d34 <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 8002cc2:	4b2a      	ldr	r3, [pc, #168]	; (8002d6c <HAL_RCC_GetSysClockFreq+0xf8>)
 8002cc4:	68db      	ldr	r3, [r3, #12]
 8002cc6:	2203      	movs	r2, #3
 8002cc8:	4013      	ands	r3, r2
 8002cca:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002ccc:	4b27      	ldr	r3, [pc, #156]	; (8002d6c <HAL_RCC_GetSysClockFreq+0xf8>)
 8002cce:	68db      	ldr	r3, [r3, #12]
 8002cd0:	091b      	lsrs	r3, r3, #4
 8002cd2:	2207      	movs	r2, #7
 8002cd4:	4013      	ands	r3, r2
 8002cd6:	3301      	adds	r3, #1
 8002cd8:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8002cda:	68fb      	ldr	r3, [r7, #12]
 8002cdc:	2b03      	cmp	r3, #3
 8002cde:	d10d      	bne.n	8002cfc <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002ce0:	68b9      	ldr	r1, [r7, #8]
 8002ce2:	4824      	ldr	r0, [pc, #144]	; (8002d74 <HAL_RCC_GetSysClockFreq+0x100>)
 8002ce4:	f7fd fa18 	bl	8000118 <__udivsi3>
 8002ce8:	0003      	movs	r3, r0
 8002cea:	0019      	movs	r1, r3
 8002cec:	4b1f      	ldr	r3, [pc, #124]	; (8002d6c <HAL_RCC_GetSysClockFreq+0xf8>)
 8002cee:	68db      	ldr	r3, [r3, #12]
 8002cf0:	0a1b      	lsrs	r3, r3, #8
 8002cf2:	227f      	movs	r2, #127	; 0x7f
 8002cf4:	4013      	ands	r3, r2
 8002cf6:	434b      	muls	r3, r1
 8002cf8:	617b      	str	r3, [r7, #20]
        break;
 8002cfa:	e00d      	b.n	8002d18 <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 8002cfc:	68b9      	ldr	r1, [r7, #8]
 8002cfe:	481c      	ldr	r0, [pc, #112]	; (8002d70 <HAL_RCC_GetSysClockFreq+0xfc>)
 8002d00:	f7fd fa0a 	bl	8000118 <__udivsi3>
 8002d04:	0003      	movs	r3, r0
 8002d06:	0019      	movs	r1, r3
 8002d08:	4b18      	ldr	r3, [pc, #96]	; (8002d6c <HAL_RCC_GetSysClockFreq+0xf8>)
 8002d0a:	68db      	ldr	r3, [r3, #12]
 8002d0c:	0a1b      	lsrs	r3, r3, #8
 8002d0e:	227f      	movs	r2, #127	; 0x7f
 8002d10:	4013      	ands	r3, r2
 8002d12:	434b      	muls	r3, r1
 8002d14:	617b      	str	r3, [r7, #20]
        break;
 8002d16:	46c0      	nop			; (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 8002d18:	4b14      	ldr	r3, [pc, #80]	; (8002d6c <HAL_RCC_GetSysClockFreq+0xf8>)
 8002d1a:	68db      	ldr	r3, [r3, #12]
 8002d1c:	0f5b      	lsrs	r3, r3, #29
 8002d1e:	2207      	movs	r2, #7
 8002d20:	4013      	ands	r3, r2
 8002d22:	3301      	adds	r3, #1
 8002d24:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 8002d26:	6879      	ldr	r1, [r7, #4]
 8002d28:	6978      	ldr	r0, [r7, #20]
 8002d2a:	f7fd f9f5 	bl	8000118 <__udivsi3>
 8002d2e:	0003      	movs	r3, r0
 8002d30:	613b      	str	r3, [r7, #16]
 8002d32:	e015      	b.n	8002d60 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8002d34:	4b0d      	ldr	r3, [pc, #52]	; (8002d6c <HAL_RCC_GetSysClockFreq+0xf8>)
 8002d36:	689b      	ldr	r3, [r3, #8]
 8002d38:	2238      	movs	r2, #56	; 0x38
 8002d3a:	4013      	ands	r3, r2
 8002d3c:	2b20      	cmp	r3, #32
 8002d3e:	d103      	bne.n	8002d48 <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 8002d40:	2380      	movs	r3, #128	; 0x80
 8002d42:	021b      	lsls	r3, r3, #8
 8002d44:	613b      	str	r3, [r7, #16]
 8002d46:	e00b      	b.n	8002d60 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8002d48:	4b08      	ldr	r3, [pc, #32]	; (8002d6c <HAL_RCC_GetSysClockFreq+0xf8>)
 8002d4a:	689b      	ldr	r3, [r3, #8]
 8002d4c:	2238      	movs	r2, #56	; 0x38
 8002d4e:	4013      	ands	r3, r2
 8002d50:	2b18      	cmp	r3, #24
 8002d52:	d103      	bne.n	8002d5c <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 8002d54:	23fa      	movs	r3, #250	; 0xfa
 8002d56:	01db      	lsls	r3, r3, #7
 8002d58:	613b      	str	r3, [r7, #16]
 8002d5a:	e001      	b.n	8002d60 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 8002d5c:	2300      	movs	r3, #0
 8002d5e:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8002d60:	693b      	ldr	r3, [r7, #16]
}
 8002d62:	0018      	movs	r0, r3
 8002d64:	46bd      	mov	sp, r7
 8002d66:	b006      	add	sp, #24
 8002d68:	bd80      	pop	{r7, pc}
 8002d6a:	46c0      	nop			; (mov r8, r8)
 8002d6c:	40021000 	.word	0x40021000
 8002d70:	00f42400 	.word	0x00f42400
 8002d74:	007a1200 	.word	0x007a1200

08002d78 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002d78:	b580      	push	{r7, lr}
 8002d7a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002d7c:	4b02      	ldr	r3, [pc, #8]	; (8002d88 <HAL_RCC_GetHCLKFreq+0x10>)
 8002d7e:	681b      	ldr	r3, [r3, #0]
}
 8002d80:	0018      	movs	r0, r3
 8002d82:	46bd      	mov	sp, r7
 8002d84:	bd80      	pop	{r7, pc}
 8002d86:	46c0      	nop			; (mov r8, r8)
 8002d88:	20000040 	.word	0x20000040

08002d8c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002d8c:	b5b0      	push	{r4, r5, r7, lr}
 8002d8e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 8002d90:	f7ff fff2 	bl	8002d78 <HAL_RCC_GetHCLKFreq>
 8002d94:	0004      	movs	r4, r0
 8002d96:	f7ff fb3f 	bl	8002418 <LL_RCC_GetAPB1Prescaler>
 8002d9a:	0003      	movs	r3, r0
 8002d9c:	0b1a      	lsrs	r2, r3, #12
 8002d9e:	4b05      	ldr	r3, [pc, #20]	; (8002db4 <HAL_RCC_GetPCLK1Freq+0x28>)
 8002da0:	0092      	lsls	r2, r2, #2
 8002da2:	58d3      	ldr	r3, [r2, r3]
 8002da4:	221f      	movs	r2, #31
 8002da6:	4013      	ands	r3, r2
 8002da8:	40dc      	lsrs	r4, r3
 8002daa:	0023      	movs	r3, r4
}
 8002dac:	0018      	movs	r0, r3
 8002dae:	46bd      	mov	sp, r7
 8002db0:	bdb0      	pop	{r4, r5, r7, pc}
 8002db2:	46c0      	nop			; (mov r8, r8)
 8002db4:	080067ac 	.word	0x080067ac

08002db8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002db8:	b580      	push	{r7, lr}
 8002dba:	b086      	sub	sp, #24
 8002dbc:	af00      	add	r7, sp, #0
 8002dbe:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 8002dc0:	2313      	movs	r3, #19
 8002dc2:	18fb      	adds	r3, r7, r3
 8002dc4:	2200      	movs	r2, #0
 8002dc6:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002dc8:	2312      	movs	r3, #18
 8002dca:	18fb      	adds	r3, r7, r3
 8002dcc:	2200      	movs	r2, #0
 8002dce:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	681a      	ldr	r2, [r3, #0]
 8002dd4:	2380      	movs	r3, #128	; 0x80
 8002dd6:	029b      	lsls	r3, r3, #10
 8002dd8:	4013      	ands	r3, r2
 8002dda:	d100      	bne.n	8002dde <HAL_RCCEx_PeriphCLKConfig+0x26>
 8002ddc:	e0a3      	b.n	8002f26 <HAL_RCCEx_PeriphCLKConfig+0x16e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002dde:	2011      	movs	r0, #17
 8002de0:	183b      	adds	r3, r7, r0
 8002de2:	2200      	movs	r2, #0
 8002de4:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002de6:	4ba5      	ldr	r3, [pc, #660]	; (800307c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8002de8:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002dea:	2380      	movs	r3, #128	; 0x80
 8002dec:	055b      	lsls	r3, r3, #21
 8002dee:	4013      	ands	r3, r2
 8002df0:	d110      	bne.n	8002e14 <HAL_RCCEx_PeriphCLKConfig+0x5c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002df2:	4ba2      	ldr	r3, [pc, #648]	; (800307c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8002df4:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002df6:	4ba1      	ldr	r3, [pc, #644]	; (800307c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8002df8:	2180      	movs	r1, #128	; 0x80
 8002dfa:	0549      	lsls	r1, r1, #21
 8002dfc:	430a      	orrs	r2, r1
 8002dfe:	63da      	str	r2, [r3, #60]	; 0x3c
 8002e00:	4b9e      	ldr	r3, [pc, #632]	; (800307c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8002e02:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002e04:	2380      	movs	r3, #128	; 0x80
 8002e06:	055b      	lsls	r3, r3, #21
 8002e08:	4013      	ands	r3, r2
 8002e0a:	60bb      	str	r3, [r7, #8]
 8002e0c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002e0e:	183b      	adds	r3, r7, r0
 8002e10:	2201      	movs	r2, #1
 8002e12:	701a      	strb	r2, [r3, #0]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002e14:	4b9a      	ldr	r3, [pc, #616]	; (8003080 <HAL_RCCEx_PeriphCLKConfig+0x2c8>)
 8002e16:	681a      	ldr	r2, [r3, #0]
 8002e18:	4b99      	ldr	r3, [pc, #612]	; (8003080 <HAL_RCCEx_PeriphCLKConfig+0x2c8>)
 8002e1a:	2180      	movs	r1, #128	; 0x80
 8002e1c:	0049      	lsls	r1, r1, #1
 8002e1e:	430a      	orrs	r2, r1
 8002e20:	601a      	str	r2, [r3, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002e22:	f7fe ffab 	bl	8001d7c <HAL_GetTick>
 8002e26:	0003      	movs	r3, r0
 8002e28:	60fb      	str	r3, [r7, #12]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002e2a:	e00b      	b.n	8002e44 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002e2c:	f7fe ffa6 	bl	8001d7c <HAL_GetTick>
 8002e30:	0002      	movs	r2, r0
 8002e32:	68fb      	ldr	r3, [r7, #12]
 8002e34:	1ad3      	subs	r3, r2, r3
 8002e36:	2b02      	cmp	r3, #2
 8002e38:	d904      	bls.n	8002e44 <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        ret = HAL_TIMEOUT;
 8002e3a:	2313      	movs	r3, #19
 8002e3c:	18fb      	adds	r3, r7, r3
 8002e3e:	2203      	movs	r2, #3
 8002e40:	701a      	strb	r2, [r3, #0]
        break;
 8002e42:	e005      	b.n	8002e50 <HAL_RCCEx_PeriphCLKConfig+0x98>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002e44:	4b8e      	ldr	r3, [pc, #568]	; (8003080 <HAL_RCCEx_PeriphCLKConfig+0x2c8>)
 8002e46:	681a      	ldr	r2, [r3, #0]
 8002e48:	2380      	movs	r3, #128	; 0x80
 8002e4a:	005b      	lsls	r3, r3, #1
 8002e4c:	4013      	ands	r3, r2
 8002e4e:	d0ed      	beq.n	8002e2c <HAL_RCCEx_PeriphCLKConfig+0x74>
      }
    }

    if (ret == HAL_OK)
 8002e50:	2313      	movs	r3, #19
 8002e52:	18fb      	adds	r3, r7, r3
 8002e54:	781b      	ldrb	r3, [r3, #0]
 8002e56:	2b00      	cmp	r3, #0
 8002e58:	d154      	bne.n	8002f04 <HAL_RCCEx_PeriphCLKConfig+0x14c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8002e5a:	4b88      	ldr	r3, [pc, #544]	; (800307c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8002e5c:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8002e5e:	23c0      	movs	r3, #192	; 0xc0
 8002e60:	009b      	lsls	r3, r3, #2
 8002e62:	4013      	ands	r3, r2
 8002e64:	617b      	str	r3, [r7, #20]

      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8002e66:	697b      	ldr	r3, [r7, #20]
 8002e68:	2b00      	cmp	r3, #0
 8002e6a:	d019      	beq.n	8002ea0 <HAL_RCCEx_PeriphCLKConfig+0xe8>
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e70:	697a      	ldr	r2, [r7, #20]
 8002e72:	429a      	cmp	r2, r3
 8002e74:	d014      	beq.n	8002ea0 <HAL_RCCEx_PeriphCLKConfig+0xe8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8002e76:	4b81      	ldr	r3, [pc, #516]	; (800307c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8002e78:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002e7a:	4a82      	ldr	r2, [pc, #520]	; (8003084 <HAL_RCCEx_PeriphCLKConfig+0x2cc>)
 8002e7c:	4013      	ands	r3, r2
 8002e7e:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8002e80:	4b7e      	ldr	r3, [pc, #504]	; (800307c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8002e82:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8002e84:	4b7d      	ldr	r3, [pc, #500]	; (800307c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8002e86:	2180      	movs	r1, #128	; 0x80
 8002e88:	0249      	lsls	r1, r1, #9
 8002e8a:	430a      	orrs	r2, r1
 8002e8c:	65da      	str	r2, [r3, #92]	; 0x5c
        __HAL_RCC_BACKUPRESET_RELEASE();
 8002e8e:	4b7b      	ldr	r3, [pc, #492]	; (800307c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8002e90:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8002e92:	4b7a      	ldr	r3, [pc, #488]	; (800307c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8002e94:	497c      	ldr	r1, [pc, #496]	; (8003088 <HAL_RCCEx_PeriphCLKConfig+0x2d0>)
 8002e96:	400a      	ands	r2, r1
 8002e98:	65da      	str	r2, [r3, #92]	; 0x5c
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8002e9a:	4b78      	ldr	r3, [pc, #480]	; (800307c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8002e9c:	697a      	ldr	r2, [r7, #20]
 8002e9e:	65da      	str	r2, [r3, #92]	; 0x5c
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8002ea0:	697b      	ldr	r3, [r7, #20]
 8002ea2:	2201      	movs	r2, #1
 8002ea4:	4013      	ands	r3, r2
 8002ea6:	d016      	beq.n	8002ed6 <HAL_RCCEx_PeriphCLKConfig+0x11e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ea8:	f7fe ff68 	bl	8001d7c <HAL_GetTick>
 8002eac:	0003      	movs	r3, r0
 8002eae:	60fb      	str	r3, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002eb0:	e00c      	b.n	8002ecc <HAL_RCCEx_PeriphCLKConfig+0x114>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002eb2:	f7fe ff63 	bl	8001d7c <HAL_GetTick>
 8002eb6:	0002      	movs	r2, r0
 8002eb8:	68fb      	ldr	r3, [r7, #12]
 8002eba:	1ad3      	subs	r3, r2, r3
 8002ebc:	4a73      	ldr	r2, [pc, #460]	; (800308c <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8002ebe:	4293      	cmp	r3, r2
 8002ec0:	d904      	bls.n	8002ecc <HAL_RCCEx_PeriphCLKConfig+0x114>
          {
            ret = HAL_TIMEOUT;
 8002ec2:	2313      	movs	r3, #19
 8002ec4:	18fb      	adds	r3, r7, r3
 8002ec6:	2203      	movs	r2, #3
 8002ec8:	701a      	strb	r2, [r3, #0]
            break;
 8002eca:	e004      	b.n	8002ed6 <HAL_RCCEx_PeriphCLKConfig+0x11e>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002ecc:	4b6b      	ldr	r3, [pc, #428]	; (800307c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8002ece:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002ed0:	2202      	movs	r2, #2
 8002ed2:	4013      	ands	r3, r2
 8002ed4:	d0ed      	beq.n	8002eb2 <HAL_RCCEx_PeriphCLKConfig+0xfa>
          }
        }
      }

      if (ret == HAL_OK)
 8002ed6:	2313      	movs	r3, #19
 8002ed8:	18fb      	adds	r3, r7, r3
 8002eda:	781b      	ldrb	r3, [r3, #0]
 8002edc:	2b00      	cmp	r3, #0
 8002ede:	d10a      	bne.n	8002ef6 <HAL_RCCEx_PeriphCLKConfig+0x13e>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002ee0:	4b66      	ldr	r3, [pc, #408]	; (800307c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8002ee2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002ee4:	4a67      	ldr	r2, [pc, #412]	; (8003084 <HAL_RCCEx_PeriphCLKConfig+0x2cc>)
 8002ee6:	4013      	ands	r3, r2
 8002ee8:	0019      	movs	r1, r3
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002eee:	4b63      	ldr	r3, [pc, #396]	; (800307c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8002ef0:	430a      	orrs	r2, r1
 8002ef2:	65da      	str	r2, [r3, #92]	; 0x5c
 8002ef4:	e00c      	b.n	8002f10 <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8002ef6:	2312      	movs	r3, #18
 8002ef8:	18fb      	adds	r3, r7, r3
 8002efa:	2213      	movs	r2, #19
 8002efc:	18ba      	adds	r2, r7, r2
 8002efe:	7812      	ldrb	r2, [r2, #0]
 8002f00:	701a      	strb	r2, [r3, #0]
 8002f02:	e005      	b.n	8002f10 <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002f04:	2312      	movs	r3, #18
 8002f06:	18fb      	adds	r3, r7, r3
 8002f08:	2213      	movs	r2, #19
 8002f0a:	18ba      	adds	r2, r7, r2
 8002f0c:	7812      	ldrb	r2, [r2, #0]
 8002f0e:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002f10:	2311      	movs	r3, #17
 8002f12:	18fb      	adds	r3, r7, r3
 8002f14:	781b      	ldrb	r3, [r3, #0]
 8002f16:	2b01      	cmp	r3, #1
 8002f18:	d105      	bne.n	8002f26 <HAL_RCCEx_PeriphCLKConfig+0x16e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002f1a:	4b58      	ldr	r3, [pc, #352]	; (800307c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8002f1c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002f1e:	4b57      	ldr	r3, [pc, #348]	; (800307c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8002f20:	495b      	ldr	r1, [pc, #364]	; (8003090 <HAL_RCCEx_PeriphCLKConfig+0x2d8>)
 8002f22:	400a      	ands	r2, r1
 8002f24:	63da      	str	r2, [r3, #60]	; 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	681b      	ldr	r3, [r3, #0]
 8002f2a:	2201      	movs	r2, #1
 8002f2c:	4013      	ands	r3, r2
 8002f2e:	d009      	beq.n	8002f44 <HAL_RCCEx_PeriphCLKConfig+0x18c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002f30:	4b52      	ldr	r3, [pc, #328]	; (800307c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8002f32:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002f34:	2203      	movs	r2, #3
 8002f36:	4393      	bics	r3, r2
 8002f38:	0019      	movs	r1, r3
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	685a      	ldr	r2, [r3, #4]
 8002f3e:	4b4f      	ldr	r3, [pc, #316]	; (800307c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8002f40:	430a      	orrs	r2, r1
 8002f42:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_USART3SEL */

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	681b      	ldr	r3, [r3, #0]
 8002f48:	2210      	movs	r2, #16
 8002f4a:	4013      	ands	r3, r2
 8002f4c:	d009      	beq.n	8002f62 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8002f4e:	4b4b      	ldr	r3, [pc, #300]	; (800307c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8002f50:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002f52:	4a50      	ldr	r2, [pc, #320]	; (8003094 <HAL_RCCEx_PeriphCLKConfig+0x2dc>)
 8002f54:	4013      	ands	r3, r2
 8002f56:	0019      	movs	r1, r3
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	689a      	ldr	r2, [r3, #8]
 8002f5c:	4b47      	ldr	r3, [pc, #284]	; (800307c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8002f5e:	430a      	orrs	r2, r1
 8002f60:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* LPUART2 */

#if defined(RCC_CCIPR_LPTIM1SEL)
  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	681a      	ldr	r2, [r3, #0]
 8002f66:	2380      	movs	r3, #128	; 0x80
 8002f68:	009b      	lsls	r3, r3, #2
 8002f6a:	4013      	ands	r3, r2
 8002f6c:	d009      	beq.n	8002f82 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8002f6e:	4b43      	ldr	r3, [pc, #268]	; (800307c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8002f70:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002f72:	4a49      	ldr	r2, [pc, #292]	; (8003098 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 8002f74:	4013      	ands	r3, r2
 8002f76:	0019      	movs	r1, r3
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	695a      	ldr	r2, [r3, #20]
 8002f7c:	4b3f      	ldr	r3, [pc, #252]	; (800307c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8002f7e:	430a      	orrs	r2, r1
 8002f80:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_LPTIM1SEL */

#if defined(RCC_CCIPR_LPTIM2SEL)
  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	681a      	ldr	r2, [r3, #0]
 8002f86:	2380      	movs	r3, #128	; 0x80
 8002f88:	00db      	lsls	r3, r3, #3
 8002f8a:	4013      	ands	r3, r2
 8002f8c:	d009      	beq.n	8002fa2 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
  {
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8002f8e:	4b3b      	ldr	r3, [pc, #236]	; (800307c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8002f90:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002f92:	4a42      	ldr	r2, [pc, #264]	; (800309c <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8002f94:	4013      	ands	r3, r2
 8002f96:	0019      	movs	r1, r3
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	699a      	ldr	r2, [r3, #24]
 8002f9c:	4b37      	ldr	r3, [pc, #220]	; (800307c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8002f9e:	430a      	orrs	r2, r1
 8002fa0:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_LPTIM2SEL */

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	2220      	movs	r2, #32
 8002fa8:	4013      	ands	r3, r2
 8002faa:	d009      	beq.n	8002fc0 <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002fac:	4b33      	ldr	r3, [pc, #204]	; (800307c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8002fae:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002fb0:	4a3b      	ldr	r2, [pc, #236]	; (80030a0 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8002fb2:	4013      	ands	r3, r2
 8002fb4:	0019      	movs	r1, r3
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	68da      	ldr	r2, [r3, #12]
 8002fba:	4b30      	ldr	r3, [pc, #192]	; (800307c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8002fbc:	430a      	orrs	r2, r1
 8002fbe:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* RNG */
  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	681a      	ldr	r2, [r3, #0]
 8002fc4:	2380      	movs	r3, #128	; 0x80
 8002fc6:	01db      	lsls	r3, r3, #7
 8002fc8:	4013      	ands	r3, r2
 8002fca:	d015      	beq.n	8002ff8 <HAL_RCCEx_PeriphCLKConfig+0x240>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8002fcc:	4b2b      	ldr	r3, [pc, #172]	; (800307c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8002fce:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002fd0:	009b      	lsls	r3, r3, #2
 8002fd2:	0899      	lsrs	r1, r3, #2
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	69da      	ldr	r2, [r3, #28]
 8002fd8:	4b28      	ldr	r3, [pc, #160]	; (800307c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8002fda:	430a      	orrs	r2, r1
 8002fdc:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	69da      	ldr	r2, [r3, #28]
 8002fe2:	2380      	movs	r3, #128	; 0x80
 8002fe4:	05db      	lsls	r3, r3, #23
 8002fe6:	429a      	cmp	r2, r3
 8002fe8:	d106      	bne.n	8002ff8 <HAL_RCCEx_PeriphCLKConfig+0x240>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8002fea:	4b24      	ldr	r3, [pc, #144]	; (800307c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8002fec:	68da      	ldr	r2, [r3, #12]
 8002fee:	4b23      	ldr	r3, [pc, #140]	; (800307c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8002ff0:	2180      	movs	r1, #128	; 0x80
 8002ff2:	0249      	lsls	r1, r1, #9
 8002ff4:	430a      	orrs	r2, r1
 8002ff6:	60da      	str	r2, [r3, #12]
  }
#endif /* CEC */

#if defined(RCC_CCIPR_TIM1SEL)
  /*-------------------------- TIM1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	681a      	ldr	r2, [r3, #0]
 8002ffc:	2380      	movs	r3, #128	; 0x80
 8002ffe:	039b      	lsls	r3, r3, #14
 8003000:	4013      	ands	r3, r2
 8003002:	d016      	beq.n	8003032 <HAL_RCCEx_PeriphCLKConfig+0x27a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));

    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8003004:	4b1d      	ldr	r3, [pc, #116]	; (800307c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8003006:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003008:	4a26      	ldr	r2, [pc, #152]	; (80030a4 <HAL_RCCEx_PeriphCLKConfig+0x2ec>)
 800300a:	4013      	ands	r3, r2
 800300c:	0019      	movs	r1, r3
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	6a1a      	ldr	r2, [r3, #32]
 8003012:	4b1a      	ldr	r3, [pc, #104]	; (800307c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8003014:	430a      	orrs	r2, r1
 8003016:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->Tim1ClockSelection == RCC_TIM1CLKSOURCE_PLL)
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	6a1a      	ldr	r2, [r3, #32]
 800301c:	2380      	movs	r3, #128	; 0x80
 800301e:	03db      	lsls	r3, r3, #15
 8003020:	429a      	cmp	r2, r3
 8003022:	d106      	bne.n	8003032 <HAL_RCCEx_PeriphCLKConfig+0x27a>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 8003024:	4b15      	ldr	r3, [pc, #84]	; (800307c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8003026:	68da      	ldr	r2, [r3, #12]
 8003028:	4b14      	ldr	r3, [pc, #80]	; (800307c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800302a:	2180      	movs	r1, #128	; 0x80
 800302c:	0449      	lsls	r1, r1, #17
 800302e:	430a      	orrs	r2, r1
 8003030:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* RCC_CCIPR_TIM15SEL */

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	681a      	ldr	r2, [r3, #0]
 8003036:	2380      	movs	r3, #128	; 0x80
 8003038:	011b      	lsls	r3, r3, #4
 800303a:	4013      	ands	r3, r2
 800303c:	d016      	beq.n	800306c <HAL_RCCEx_PeriphCLKConfig+0x2b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 800303e:	4b0f      	ldr	r3, [pc, #60]	; (800307c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8003040:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003042:	4a19      	ldr	r2, [pc, #100]	; (80030a8 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8003044:	4013      	ands	r3, r2
 8003046:	0019      	movs	r1, r3
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	691a      	ldr	r2, [r3, #16]
 800304c:	4b0b      	ldr	r3, [pc, #44]	; (800307c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800304e:	430a      	orrs	r2, r1
 8003050:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	691a      	ldr	r2, [r3, #16]
 8003056:	2380      	movs	r3, #128	; 0x80
 8003058:	01db      	lsls	r3, r3, #7
 800305a:	429a      	cmp	r2, r3
 800305c:	d106      	bne.n	800306c <HAL_RCCEx_PeriphCLKConfig+0x2b4>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 800305e:	4b07      	ldr	r3, [pc, #28]	; (800307c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8003060:	68da      	ldr	r2, [r3, #12]
 8003062:	4b06      	ldr	r3, [pc, #24]	; (800307c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8003064:	2180      	movs	r1, #128	; 0x80
 8003066:	0249      	lsls	r1, r1, #9
 8003068:	430a      	orrs	r2, r1
 800306a:	60da      	str	r2, [r3, #12]
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* FDCAN1 || FDCAN2 */

  return status;
 800306c:	2312      	movs	r3, #18
 800306e:	18fb      	adds	r3, r7, r3
 8003070:	781b      	ldrb	r3, [r3, #0]
}
 8003072:	0018      	movs	r0, r3
 8003074:	46bd      	mov	sp, r7
 8003076:	b006      	add	sp, #24
 8003078:	bd80      	pop	{r7, pc}
 800307a:	46c0      	nop			; (mov r8, r8)
 800307c:	40021000 	.word	0x40021000
 8003080:	40007000 	.word	0x40007000
 8003084:	fffffcff 	.word	0xfffffcff
 8003088:	fffeffff 	.word	0xfffeffff
 800308c:	00001388 	.word	0x00001388
 8003090:	efffffff 	.word	0xefffffff
 8003094:	fffff3ff 	.word	0xfffff3ff
 8003098:	fff3ffff 	.word	0xfff3ffff
 800309c:	ffcfffff 	.word	0xffcfffff
 80030a0:	ffffcfff 	.word	0xffffcfff
 80030a4:	ffbfffff 	.word	0xffbfffff
 80030a8:	ffff3fff 	.word	0xffff3fff

080030ac <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 80030ac:	b5b0      	push	{r4, r5, r7, lr}
 80030ae:	b084      	sub	sp, #16
 80030b0:	af00      	add	r7, sp, #0
 80030b2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 80030b4:	230f      	movs	r3, #15
 80030b6:	18fb      	adds	r3, r7, r3
 80030b8:	2201      	movs	r2, #1
 80030ba:	701a      	strb	r2, [r3, #0]

  /* Check the RTC peripheral state */
  if(hrtc != NULL)
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	2b00      	cmp	r3, #0
 80030c0:	d100      	bne.n	80030c4 <HAL_RTC_Init+0x18>
 80030c2:	e08c      	b.n	80031de <HAL_RTC_Init+0x132>
    assert_param(IS_RTC_OUTPUT_REMAP(hrtc->Init.OutPutRemap));
    assert_param(IS_RTC_OUTPUT_POL(hrtc->Init.OutPutPolarity));
    assert_param(IS_RTC_OUTPUT_TYPE(hrtc->Init.OutPutType));
    assert_param(IS_RTC_OUTPUT_PULLUP(hrtc->Init.OutPutPullUp));

    if(hrtc->State == HAL_RTC_STATE_RESET)
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	2229      	movs	r2, #41	; 0x29
 80030c8:	5c9b      	ldrb	r3, [r3, r2]
 80030ca:	b2db      	uxtb	r3, r3
 80030cc:	2b00      	cmp	r3, #0
 80030ce:	d10b      	bne.n	80030e8 <HAL_RTC_Init+0x3c>
    {
      /* Allocate lock resource and initialize it */
      hrtc->Lock = HAL_UNLOCKED;
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	2228      	movs	r2, #40	; 0x28
 80030d4:	2100      	movs	r1, #0
 80030d6:	5499      	strb	r1, [r3, r2]

      /* Process TAMP peripheral offset from RTC one */
      hrtc->TampOffset = (TAMP_BASE - RTC_BASE);
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	2288      	movs	r2, #136	; 0x88
 80030dc:	0212      	lsls	r2, r2, #8
 80030de:	605a      	str	r2, [r3, #4]
      {
        hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
      }
#else
      /* Initialize RTC MSP */
      HAL_RTC_MspInit(hrtc);
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	0018      	movs	r0, r3
 80030e4:	f7fe fb92 	bl	800180c <HAL_RTC_MspInit>
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */
    }

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_BUSY;
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	2229      	movs	r2, #41	; 0x29
 80030ec:	2102      	movs	r1, #2
 80030ee:	5499      	strb	r1, [r3, r2]

    /* Check whether the calendar needs to be initialized */
    if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	68db      	ldr	r3, [r3, #12]
 80030f6:	2210      	movs	r2, #16
 80030f8:	4013      	ands	r3, r2
 80030fa:	2b10      	cmp	r3, #16
 80030fc:	d062      	beq.n	80031c4 <HAL_RTC_Init+0x118>
    {
      /* Disable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	681b      	ldr	r3, [r3, #0]
 8003102:	22ca      	movs	r2, #202	; 0xca
 8003104:	625a      	str	r2, [r3, #36]	; 0x24
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	681b      	ldr	r3, [r3, #0]
 800310a:	2253      	movs	r2, #83	; 0x53
 800310c:	625a      	str	r2, [r3, #36]	; 0x24

      /* Enter Initialization mode */
      status = RTC_EnterInitMode(hrtc);
 800310e:	250f      	movs	r5, #15
 8003110:	197c      	adds	r4, r7, r5
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	0018      	movs	r0, r3
 8003116:	f000 fbf4 	bl	8003902 <RTC_EnterInitMode>
 800311a:	0003      	movs	r3, r0
 800311c:	7023      	strb	r3, [r4, #0]

      if(status == HAL_OK)
 800311e:	0028      	movs	r0, r5
 8003120:	183b      	adds	r3, r7, r0
 8003122:	781b      	ldrb	r3, [r3, #0]
 8003124:	2b00      	cmp	r3, #0
 8003126:	d12c      	bne.n	8003182 <HAL_RTC_Init+0xd6>
      {
        /* Clear RTC_CR FMT, OSEL and POL Bits */
        hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE);
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	699a      	ldr	r2, [r3, #24]
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	681b      	ldr	r3, [r3, #0]
 8003132:	492e      	ldr	r1, [pc, #184]	; (80031ec <HAL_RTC_Init+0x140>)
 8003134:	400a      	ands	r2, r1
 8003136:	619a      	str	r2, [r3, #24]
        /* Set RTC_CR register */
        hrtc->Instance->CR |= (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	6999      	ldr	r1, [r3, #24]
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	689a      	ldr	r2, [r3, #8]
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	695b      	ldr	r3, [r3, #20]
 8003146:	431a      	orrs	r2, r3
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	69db      	ldr	r3, [r3, #28]
 800314c:	431a      	orrs	r2, r3
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	430a      	orrs	r2, r1
 8003154:	619a      	str	r2, [r3, #24]

        /* Configure the RTC PRER */
        hrtc->Instance->PRER = (hrtc->Init.SynchPrediv);
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	681b      	ldr	r3, [r3, #0]
 800315a:	687a      	ldr	r2, [r7, #4]
 800315c:	6912      	ldr	r2, [r2, #16]
 800315e:	611a      	str	r2, [r3, #16]
        hrtc->Instance->PRER |= (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	6919      	ldr	r1, [r3, #16]
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	68db      	ldr	r3, [r3, #12]
 800316a:	041a      	lsls	r2, r3, #16
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	681b      	ldr	r3, [r3, #0]
 8003170:	430a      	orrs	r2, r1
 8003172:	611a      	str	r2, [r3, #16]

        /* Exit Initialization mode */
        status = RTC_ExitInitMode(hrtc);
 8003174:	183c      	adds	r4, r7, r0
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	0018      	movs	r0, r3
 800317a:	f000 fc05 	bl	8003988 <RTC_ExitInitMode>
 800317e:	0003      	movs	r3, r0
 8003180:	7023      	strb	r3, [r4, #0]
      }

      if (status == HAL_OK)
 8003182:	230f      	movs	r3, #15
 8003184:	18fb      	adds	r3, r7, r3
 8003186:	781b      	ldrb	r3, [r3, #0]
 8003188:	2b00      	cmp	r3, #0
 800318a:	d116      	bne.n	80031ba <HAL_RTC_Init+0x10e>
      {
        hrtc->Instance->CR &= ~(RTC_CR_TAMPALRM_PU |RTC_CR_TAMPALRM_TYPE | RTC_CR_OUT2EN);
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	699a      	ldr	r2, [r3, #24]
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	681b      	ldr	r3, [r3, #0]
 8003196:	00d2      	lsls	r2, r2, #3
 8003198:	08d2      	lsrs	r2, r2, #3
 800319a:	619a      	str	r2, [r3, #24]
        hrtc->Instance->CR |= (hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	681b      	ldr	r3, [r3, #0]
 80031a0:	6999      	ldr	r1, [r3, #24]
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	6a1b      	ldr	r3, [r3, #32]
 80031aa:	431a      	orrs	r2, r3
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	699b      	ldr	r3, [r3, #24]
 80031b0:	431a      	orrs	r2, r3
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	430a      	orrs	r2, r1
 80031b8:	619a      	str	r2, [r3, #24]
      }

      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	681b      	ldr	r3, [r3, #0]
 80031be:	22ff      	movs	r2, #255	; 0xff
 80031c0:	625a      	str	r2, [r3, #36]	; 0x24
 80031c2:	e003      	b.n	80031cc <HAL_RTC_Init+0x120>
    }
    else
    {
      /* The calendar is already initialized */
      status = HAL_OK;
 80031c4:	230f      	movs	r3, #15
 80031c6:	18fb      	adds	r3, r7, r3
 80031c8:	2200      	movs	r2, #0
 80031ca:	701a      	strb	r2, [r3, #0]
    }

    if (status == HAL_OK)
 80031cc:	230f      	movs	r3, #15
 80031ce:	18fb      	adds	r3, r7, r3
 80031d0:	781b      	ldrb	r3, [r3, #0]
 80031d2:	2b00      	cmp	r3, #0
 80031d4:	d103      	bne.n	80031de <HAL_RTC_Init+0x132>
    {
      hrtc->State = HAL_RTC_STATE_READY;
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	2229      	movs	r2, #41	; 0x29
 80031da:	2101      	movs	r1, #1
 80031dc:	5499      	strb	r1, [r3, r2]
    }
  }

  return status;
 80031de:	230f      	movs	r3, #15
 80031e0:	18fb      	adds	r3, r7, r3
 80031e2:	781b      	ldrb	r3, [r3, #0]
}
 80031e4:	0018      	movs	r0, r3
 80031e6:	46bd      	mov	sp, r7
 80031e8:	b004      	add	sp, #16
 80031ea:	bdb0      	pop	{r4, r5, r7, pc}
 80031ec:	fb8fffbf 	.word	0xfb8fffbf

080031f0 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 80031f0:	b5b0      	push	{r4, r5, r7, lr}
 80031f2:	b086      	sub	sp, #24
 80031f4:	af00      	add	r7, sp, #0
 80031f6:	60f8      	str	r0, [r7, #12]
 80031f8:	60b9      	str	r1, [r7, #8]
 80031fa:	607a      	str	r2, [r7, #4]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80031fc:	68fb      	ldr	r3, [r7, #12]
 80031fe:	2228      	movs	r2, #40	; 0x28
 8003200:	5c9b      	ldrb	r3, [r3, r2]
 8003202:	2b01      	cmp	r3, #1
 8003204:	d101      	bne.n	800320a <HAL_RTC_SetTime+0x1a>
 8003206:	2302      	movs	r3, #2
 8003208:	e092      	b.n	8003330 <HAL_RTC_SetTime+0x140>
 800320a:	68fb      	ldr	r3, [r7, #12]
 800320c:	2228      	movs	r2, #40	; 0x28
 800320e:	2101      	movs	r1, #1
 8003210:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8003212:	68fb      	ldr	r3, [r7, #12]
 8003214:	2229      	movs	r2, #41	; 0x29
 8003216:	2102      	movs	r1, #2
 8003218:	5499      	strb	r1, [r3, r2]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800321a:	68fb      	ldr	r3, [r7, #12]
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	22ca      	movs	r2, #202	; 0xca
 8003220:	625a      	str	r2, [r3, #36]	; 0x24
 8003222:	68fb      	ldr	r3, [r7, #12]
 8003224:	681b      	ldr	r3, [r3, #0]
 8003226:	2253      	movs	r2, #83	; 0x53
 8003228:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 800322a:	2513      	movs	r5, #19
 800322c:	197c      	adds	r4, r7, r5
 800322e:	68fb      	ldr	r3, [r7, #12]
 8003230:	0018      	movs	r0, r3
 8003232:	f000 fb66 	bl	8003902 <RTC_EnterInitMode>
 8003236:	0003      	movs	r3, r0
 8003238:	7023      	strb	r3, [r4, #0]
  if(status == HAL_OK)
 800323a:	197b      	adds	r3, r7, r5
 800323c:	781b      	ldrb	r3, [r3, #0]
 800323e:	2b00      	cmp	r3, #0
 8003240:	d162      	bne.n	8003308 <HAL_RTC_SetTime+0x118>
  {
    if(Format == RTC_FORMAT_BIN)
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	2b00      	cmp	r3, #0
 8003246:	d125      	bne.n	8003294 <HAL_RTC_SetTime+0xa4>
    {
    if((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8003248:	68fb      	ldr	r3, [r7, #12]
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	699b      	ldr	r3, [r3, #24]
 800324e:	2240      	movs	r2, #64	; 0x40
 8003250:	4013      	ands	r3, r2
 8003252:	d102      	bne.n	800325a <HAL_RTC_SetTime+0x6a>
        assert_param(IS_RTC_HOUR12(sTime->Hours));
        assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
      }
      else
      {
        sTime->TimeFormat = 0x00U;
 8003254:	68bb      	ldr	r3, [r7, #8]
 8003256:	2200      	movs	r2, #0
 8003258:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(sTime->Hours));
      }
      assert_param(IS_RTC_MINUTES(sTime->Minutes));
      assert_param(IS_RTC_SECONDS(sTime->Seconds));

      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 800325a:	68bb      	ldr	r3, [r7, #8]
 800325c:	781b      	ldrb	r3, [r3, #0]
 800325e:	0018      	movs	r0, r3
 8003260:	f000 fbd6 	bl	8003a10 <RTC_ByteToBcd2>
 8003264:	0003      	movs	r3, r0
 8003266:	041c      	lsls	r4, r3, #16
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8003268:	68bb      	ldr	r3, [r7, #8]
 800326a:	785b      	ldrb	r3, [r3, #1]
 800326c:	0018      	movs	r0, r3
 800326e:	f000 fbcf 	bl	8003a10 <RTC_ByteToBcd2>
 8003272:	0003      	movs	r3, r0
 8003274:	021b      	lsls	r3, r3, #8
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 8003276:	431c      	orrs	r4, r3
                          ((uint32_t)RTC_ByteToBcd2(sTime->Seconds) << RTC_TR_SU_Pos) | \
 8003278:	68bb      	ldr	r3, [r7, #8]
 800327a:	789b      	ldrb	r3, [r3, #2]
 800327c:	0018      	movs	r0, r3
 800327e:	f000 fbc7 	bl	8003a10 <RTC_ByteToBcd2>
 8003282:	0003      	movs	r3, r0
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8003284:	0022      	movs	r2, r4
 8003286:	431a      	orrs	r2, r3
                          (((uint32_t)sTime->TimeFormat) << RTC_TR_PM_Pos));
 8003288:	68bb      	ldr	r3, [r7, #8]
 800328a:	78db      	ldrb	r3, [r3, #3]
 800328c:	059b      	lsls	r3, r3, #22
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 800328e:	4313      	orrs	r3, r2
 8003290:	617b      	str	r3, [r7, #20]
 8003292:	e017      	b.n	80032c4 <HAL_RTC_SetTime+0xd4>
    }
    else
    {
    if((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8003294:	68fb      	ldr	r3, [r7, #12]
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	699b      	ldr	r3, [r3, #24]
 800329a:	2240      	movs	r2, #64	; 0x40
 800329c:	4013      	ands	r3, r2
 800329e:	d102      	bne.n	80032a6 <HAL_RTC_SetTime+0xb6>
        assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
        assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
      }
      else
      {
        sTime->TimeFormat = 0x00U;
 80032a0:	68bb      	ldr	r3, [r7, #8]
 80032a2:	2200      	movs	r2, #0
 80032a4:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
      }
      assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
      assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 80032a6:	68bb      	ldr	r3, [r7, #8]
 80032a8:	781b      	ldrb	r3, [r3, #0]
 80032aa:	041a      	lsls	r2, r3, #16
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 80032ac:	68bb      	ldr	r3, [r7, #8]
 80032ae:	785b      	ldrb	r3, [r3, #1]
 80032b0:	021b      	lsls	r3, r3, #8
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 80032b2:	4313      	orrs	r3, r2
                ((uint32_t)(sTime->Seconds) << RTC_TR_SU_Pos) | \
 80032b4:	68ba      	ldr	r2, [r7, #8]
 80032b6:	7892      	ldrb	r2, [r2, #2]
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 80032b8:	431a      	orrs	r2, r3
                ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 80032ba:	68bb      	ldr	r3, [r7, #8]
 80032bc:	78db      	ldrb	r3, [r3, #3]
 80032be:	059b      	lsls	r3, r3, #22
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 80032c0:	4313      	orrs	r3, r2
 80032c2:	617b      	str	r3, [r7, #20]
    }

    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 80032c4:	68fb      	ldr	r3, [r7, #12]
 80032c6:	681b      	ldr	r3, [r3, #0]
 80032c8:	697a      	ldr	r2, [r7, #20]
 80032ca:	491b      	ldr	r1, [pc, #108]	; (8003338 <HAL_RTC_SetTime+0x148>)
 80032cc:	400a      	ands	r2, r1
 80032ce:	601a      	str	r2, [r3, #0]

    /* This interface is deprecated. To manage Daylight Saving Time, please use HAL_RTC_DST_xxx functions */
    hrtc->Instance->CR &= ((uint32_t)~RTC_CR_BKP);
 80032d0:	68fb      	ldr	r3, [r7, #12]
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	699a      	ldr	r2, [r3, #24]
 80032d6:	68fb      	ldr	r3, [r7, #12]
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	4918      	ldr	r1, [pc, #96]	; (800333c <HAL_RTC_SetTime+0x14c>)
 80032dc:	400a      	ands	r2, r1
 80032de:	619a      	str	r2, [r3, #24]

    /* This interface is deprecated. To manage Daylight Saving Time, please use HAL_RTC_DST_xxx functions */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 80032e0:	68fb      	ldr	r3, [r7, #12]
 80032e2:	681b      	ldr	r3, [r3, #0]
 80032e4:	6999      	ldr	r1, [r3, #24]
 80032e6:	68bb      	ldr	r3, [r7, #8]
 80032e8:	68da      	ldr	r2, [r3, #12]
 80032ea:	68bb      	ldr	r3, [r7, #8]
 80032ec:	691b      	ldr	r3, [r3, #16]
 80032ee:	431a      	orrs	r2, r3
 80032f0:	68fb      	ldr	r3, [r7, #12]
 80032f2:	681b      	ldr	r3, [r3, #0]
 80032f4:	430a      	orrs	r2, r1
 80032f6:	619a      	str	r2, [r3, #24]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 80032f8:	2313      	movs	r3, #19
 80032fa:	18fc      	adds	r4, r7, r3
 80032fc:	68fb      	ldr	r3, [r7, #12]
 80032fe:	0018      	movs	r0, r3
 8003300:	f000 fb42 	bl	8003988 <RTC_ExitInitMode>
 8003304:	0003      	movs	r3, r0
 8003306:	7023      	strb	r3, [r4, #0]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003308:	68fb      	ldr	r3, [r7, #12]
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	22ff      	movs	r2, #255	; 0xff
 800330e:	625a      	str	r2, [r3, #36]	; 0x24
  
  if (status == HAL_OK)
 8003310:	2313      	movs	r3, #19
 8003312:	18fb      	adds	r3, r7, r3
 8003314:	781b      	ldrb	r3, [r3, #0]
 8003316:	2b00      	cmp	r3, #0
 8003318:	d103      	bne.n	8003322 <HAL_RTC_SetTime+0x132>
  {
   hrtc->State = HAL_RTC_STATE_READY;
 800331a:	68fb      	ldr	r3, [r7, #12]
 800331c:	2229      	movs	r2, #41	; 0x29
 800331e:	2101      	movs	r1, #1
 8003320:	5499      	strb	r1, [r3, r2]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8003322:	68fb      	ldr	r3, [r7, #12]
 8003324:	2228      	movs	r2, #40	; 0x28
 8003326:	2100      	movs	r1, #0
 8003328:	5499      	strb	r1, [r3, r2]

  return status;
 800332a:	2313      	movs	r3, #19
 800332c:	18fb      	adds	r3, r7, r3
 800332e:	781b      	ldrb	r3, [r3, #0]
}
 8003330:	0018      	movs	r0, r3
 8003332:	46bd      	mov	sp, r7
 8003334:	b006      	add	sp, #24
 8003336:	bdb0      	pop	{r4, r5, r7, pc}
 8003338:	007f7f7f 	.word	0x007f7f7f
 800333c:	fffbffff 	.word	0xfffbffff

08003340 <HAL_RTC_GetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8003340:	b580      	push	{r7, lr}
 8003342:	b086      	sub	sp, #24
 8003344:	af00      	add	r7, sp, #0
 8003346:	60f8      	str	r0, [r7, #12]
 8003348:	60b9      	str	r1, [r7, #8]
 800334a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds structure field from the corresponding register*/
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 800334c:	68fb      	ldr	r3, [r7, #12]
 800334e:	681b      	ldr	r3, [r3, #0]
 8003350:	689a      	ldr	r2, [r3, #8]
 8003352:	68bb      	ldr	r3, [r7, #8]
 8003354:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 8003356:	68fb      	ldr	r3, [r7, #12]
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	691b      	ldr	r3, [r3, #16]
 800335c:	045b      	lsls	r3, r3, #17
 800335e:	0c5a      	lsrs	r2, r3, #17
 8003360:	68bb      	ldr	r3, [r7, #8]
 8003362:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 8003364:	68fb      	ldr	r3, [r7, #12]
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	681b      	ldr	r3, [r3, #0]
 800336a:	4a22      	ldr	r2, [pc, #136]	; (80033f4 <HAL_RTC_GetTime+0xb4>)
 800336c:	4013      	ands	r3, r2
 800336e:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours = (uint8_t)((tmpreg & (RTC_TR_HT | RTC_TR_HU)) >> RTC_TR_HU_Pos);
 8003370:	697b      	ldr	r3, [r7, #20]
 8003372:	0c1b      	lsrs	r3, r3, #16
 8003374:	b2db      	uxtb	r3, r3
 8003376:	223f      	movs	r2, #63	; 0x3f
 8003378:	4013      	ands	r3, r2
 800337a:	b2da      	uxtb	r2, r3
 800337c:	68bb      	ldr	r3, [r7, #8]
 800337e:	701a      	strb	r2, [r3, #0]
  sTime->Minutes = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 8003380:	697b      	ldr	r3, [r7, #20]
 8003382:	0a1b      	lsrs	r3, r3, #8
 8003384:	b2db      	uxtb	r3, r3
 8003386:	227f      	movs	r2, #127	; 0x7f
 8003388:	4013      	ands	r3, r2
 800338a:	b2da      	uxtb	r2, r3
 800338c:	68bb      	ldr	r3, [r7, #8]
 800338e:	705a      	strb	r2, [r3, #1]
  sTime->Seconds = (uint8_t)((tmpreg & (RTC_TR_ST | RTC_TR_SU)) >> RTC_TR_SU_Pos);
 8003390:	697b      	ldr	r3, [r7, #20]
 8003392:	b2db      	uxtb	r3, r3
 8003394:	227f      	movs	r2, #127	; 0x7f
 8003396:	4013      	ands	r3, r2
 8003398:	b2da      	uxtb	r2, r3
 800339a:	68bb      	ldr	r3, [r7, #8]
 800339c:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM)) >> RTC_TR_PM_Pos);
 800339e:	697b      	ldr	r3, [r7, #20]
 80033a0:	0d9b      	lsrs	r3, r3, #22
 80033a2:	b2db      	uxtb	r3, r3
 80033a4:	2201      	movs	r2, #1
 80033a6:	4013      	ands	r3, r2
 80033a8:	b2da      	uxtb	r2, r3
 80033aa:	68bb      	ldr	r3, [r7, #8]
 80033ac:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if(Format == RTC_FORMAT_BIN)
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	2b00      	cmp	r3, #0
 80033b2:	d11a      	bne.n	80033ea <HAL_RTC_GetTime+0xaa>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 80033b4:	68bb      	ldr	r3, [r7, #8]
 80033b6:	781b      	ldrb	r3, [r3, #0]
 80033b8:	0018      	movs	r0, r3
 80033ba:	f000 fb51 	bl	8003a60 <RTC_Bcd2ToByte>
 80033be:	0003      	movs	r3, r0
 80033c0:	001a      	movs	r2, r3
 80033c2:	68bb      	ldr	r3, [r7, #8]
 80033c4:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 80033c6:	68bb      	ldr	r3, [r7, #8]
 80033c8:	785b      	ldrb	r3, [r3, #1]
 80033ca:	0018      	movs	r0, r3
 80033cc:	f000 fb48 	bl	8003a60 <RTC_Bcd2ToByte>
 80033d0:	0003      	movs	r3, r0
 80033d2:	001a      	movs	r2, r3
 80033d4:	68bb      	ldr	r3, [r7, #8]
 80033d6:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 80033d8:	68bb      	ldr	r3, [r7, #8]
 80033da:	789b      	ldrb	r3, [r3, #2]
 80033dc:	0018      	movs	r0, r3
 80033de:	f000 fb3f 	bl	8003a60 <RTC_Bcd2ToByte>
 80033e2:	0003      	movs	r3, r0
 80033e4:	001a      	movs	r2, r3
 80033e6:	68bb      	ldr	r3, [r7, #8]
 80033e8:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 80033ea:	2300      	movs	r3, #0
}
 80033ec:	0018      	movs	r0, r3
 80033ee:	46bd      	mov	sp, r7
 80033f0:	b006      	add	sp, #24
 80033f2:	bd80      	pop	{r7, pc}
 80033f4:	007f7f7f 	.word	0x007f7f7f

080033f8 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 80033f8:	b5b0      	push	{r4, r5, r7, lr}
 80033fa:	b086      	sub	sp, #24
 80033fc:	af00      	add	r7, sp, #0
 80033fe:	60f8      	str	r0, [r7, #12]
 8003400:	60b9      	str	r1, [r7, #8]
 8003402:	607a      	str	r2, [r7, #4]

 /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

 /* Process Locked */
 __HAL_LOCK(hrtc);
 8003404:	68fb      	ldr	r3, [r7, #12]
 8003406:	2228      	movs	r2, #40	; 0x28
 8003408:	5c9b      	ldrb	r3, [r3, r2]
 800340a:	2b01      	cmp	r3, #1
 800340c:	d101      	bne.n	8003412 <HAL_RTC_SetDate+0x1a>
 800340e:	2302      	movs	r3, #2
 8003410:	e07e      	b.n	8003510 <HAL_RTC_SetDate+0x118>
 8003412:	68fb      	ldr	r3, [r7, #12]
 8003414:	2228      	movs	r2, #40	; 0x28
 8003416:	2101      	movs	r1, #1
 8003418:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800341a:	68fb      	ldr	r3, [r7, #12]
 800341c:	2229      	movs	r2, #41	; 0x29
 800341e:	2102      	movs	r1, #2
 8003420:	5499      	strb	r1, [r3, r2]

  if((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	2b00      	cmp	r3, #0
 8003426:	d10e      	bne.n	8003446 <HAL_RTC_SetDate+0x4e>
 8003428:	68bb      	ldr	r3, [r7, #8]
 800342a:	785b      	ldrb	r3, [r3, #1]
 800342c:	001a      	movs	r2, r3
 800342e:	2310      	movs	r3, #16
 8003430:	4013      	ands	r3, r2
 8003432:	d008      	beq.n	8003446 <HAL_RTC_SetDate+0x4e>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8003434:	68bb      	ldr	r3, [r7, #8]
 8003436:	785b      	ldrb	r3, [r3, #1]
 8003438:	2210      	movs	r2, #16
 800343a:	4393      	bics	r3, r2
 800343c:	b2db      	uxtb	r3, r3
 800343e:	330a      	adds	r3, #10
 8003440:	b2da      	uxtb	r2, r3
 8003442:	68bb      	ldr	r3, [r7, #8]
 8003444:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if(Format == RTC_FORMAT_BIN)
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	2b00      	cmp	r3, #0
 800344a:	d11c      	bne.n	8003486 <HAL_RTC_SetDate+0x8e>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 800344c:	68bb      	ldr	r3, [r7, #8]
 800344e:	78db      	ldrb	r3, [r3, #3]
 8003450:	0018      	movs	r0, r3
 8003452:	f000 fadd 	bl	8003a10 <RTC_ByteToBcd2>
 8003456:	0003      	movs	r3, r0
 8003458:	041c      	lsls	r4, r3, #16
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 800345a:	68bb      	ldr	r3, [r7, #8]
 800345c:	785b      	ldrb	r3, [r3, #1]
 800345e:	0018      	movs	r0, r3
 8003460:	f000 fad6 	bl	8003a10 <RTC_ByteToBcd2>
 8003464:	0003      	movs	r3, r0
 8003466:	021b      	lsls	r3, r3, #8
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8003468:	431c      	orrs	r4, r3
                 ((uint32_t)RTC_ByteToBcd2(sDate->Date)  << RTC_DR_DU_Pos) | \
 800346a:	68bb      	ldr	r3, [r7, #8]
 800346c:	789b      	ldrb	r3, [r3, #2]
 800346e:	0018      	movs	r0, r3
 8003470:	f000 face 	bl	8003a10 <RTC_ByteToBcd2>
 8003474:	0003      	movs	r3, r0
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8003476:	0022      	movs	r2, r4
 8003478:	431a      	orrs	r2, r3
                 ((uint32_t)sDate->WeekDay << RTC_DR_WDU_Pos));
 800347a:	68bb      	ldr	r3, [r7, #8]
 800347c:	781b      	ldrb	r3, [r3, #0]
 800347e:	035b      	lsls	r3, r3, #13
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8003480:	4313      	orrs	r3, r2
 8003482:	617b      	str	r3, [r7, #20]
 8003484:	e00e      	b.n	80034a4 <HAL_RTC_SetDate+0xac>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 8003486:	68bb      	ldr	r3, [r7, #8]
 8003488:	78db      	ldrb	r3, [r3, #3]
 800348a:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
 800348c:	68bb      	ldr	r3, [r7, #8]
 800348e:	785b      	ldrb	r3, [r3, #1]
 8003490:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 8003492:	4313      	orrs	r3, r2
                  (((uint32_t)sDate->Date) << RTC_DR_DU_Pos)| \
 8003494:	68ba      	ldr	r2, [r7, #8]
 8003496:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
 8003498:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 800349a:	68bb      	ldr	r3, [r7, #8]
 800349c:	781b      	ldrb	r3, [r3, #0]
 800349e:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 80034a0:	4313      	orrs	r3, r2
 80034a2:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80034a4:	68fb      	ldr	r3, [r7, #12]
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	22ca      	movs	r2, #202	; 0xca
 80034aa:	625a      	str	r2, [r3, #36]	; 0x24
 80034ac:	68fb      	ldr	r3, [r7, #12]
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	2253      	movs	r2, #83	; 0x53
 80034b2:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 80034b4:	2513      	movs	r5, #19
 80034b6:	197c      	adds	r4, r7, r5
 80034b8:	68fb      	ldr	r3, [r7, #12]
 80034ba:	0018      	movs	r0, r3
 80034bc:	f000 fa21 	bl	8003902 <RTC_EnterInitMode>
 80034c0:	0003      	movs	r3, r0
 80034c2:	7023      	strb	r3, [r4, #0]
  if(status == HAL_OK)
 80034c4:	0028      	movs	r0, r5
 80034c6:	183b      	adds	r3, r7, r0
 80034c8:	781b      	ldrb	r3, [r3, #0]
 80034ca:	2b00      	cmp	r3, #0
 80034cc:	d10c      	bne.n	80034e8 <HAL_RTC_SetDate+0xf0>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 80034ce:	68fb      	ldr	r3, [r7, #12]
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	697a      	ldr	r2, [r7, #20]
 80034d4:	4910      	ldr	r1, [pc, #64]	; (8003518 <HAL_RTC_SetDate+0x120>)
 80034d6:	400a      	ands	r2, r1
 80034d8:	605a      	str	r2, [r3, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 80034da:	183c      	adds	r4, r7, r0
 80034dc:	68fb      	ldr	r3, [r7, #12]
 80034de:	0018      	movs	r0, r3
 80034e0:	f000 fa52 	bl	8003988 <RTC_ExitInitMode>
 80034e4:	0003      	movs	r3, r0
 80034e6:	7023      	strb	r3, [r4, #0]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80034e8:	68fb      	ldr	r3, [r7, #12]
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	22ff      	movs	r2, #255	; 0xff
 80034ee:	625a      	str	r2, [r3, #36]	; 0x24

  if (status == HAL_OK)
 80034f0:	2313      	movs	r3, #19
 80034f2:	18fb      	adds	r3, r7, r3
 80034f4:	781b      	ldrb	r3, [r3, #0]
 80034f6:	2b00      	cmp	r3, #0
 80034f8:	d103      	bne.n	8003502 <HAL_RTC_SetDate+0x10a>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 80034fa:	68fb      	ldr	r3, [r7, #12]
 80034fc:	2229      	movs	r2, #41	; 0x29
 80034fe:	2101      	movs	r1, #1
 8003500:	5499      	strb	r1, [r3, r2]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8003502:	68fb      	ldr	r3, [r7, #12]
 8003504:	2228      	movs	r2, #40	; 0x28
 8003506:	2100      	movs	r1, #0
 8003508:	5499      	strb	r1, [r3, r2]

  return status;
 800350a:	2313      	movs	r3, #19
 800350c:	18fb      	adds	r3, r7, r3
 800350e:	781b      	ldrb	r3, [r3, #0]
}
 8003510:	0018      	movs	r0, r3
 8003512:	46bd      	mov	sp, r7
 8003514:	b006      	add	sp, #24
 8003516:	bdb0      	pop	{r4, r5, r7, pc}
 8003518:	00ffff3f 	.word	0x00ffff3f

0800351c <HAL_RTC_GetDate>:
  *            @arg RTC_FORMAT_BIN:  Binary data format
  *            @arg RTC_FORMAT_BCD:  BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 800351c:	b580      	push	{r7, lr}
 800351e:	b086      	sub	sp, #24
 8003520:	af00      	add	r7, sp, #0
 8003522:	60f8      	str	r0, [r7, #12]
 8003524:	60b9      	str	r1, [r7, #8]
 8003526:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 8003528:	68fb      	ldr	r3, [r7, #12]
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	685b      	ldr	r3, [r3, #4]
 800352e:	4a21      	ldr	r2, [pc, #132]	; (80035b4 <HAL_RTC_GetDate+0x98>)
 8003530:	4013      	ands	r3, r2
 8003532:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos);
 8003534:	697b      	ldr	r3, [r7, #20]
 8003536:	0c1b      	lsrs	r3, r3, #16
 8003538:	b2da      	uxtb	r2, r3
 800353a:	68bb      	ldr	r3, [r7, #8]
 800353c:	70da      	strb	r2, [r3, #3]
  sDate->Month = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 800353e:	697b      	ldr	r3, [r7, #20]
 8003540:	0a1b      	lsrs	r3, r3, #8
 8003542:	b2db      	uxtb	r3, r3
 8003544:	221f      	movs	r2, #31
 8003546:	4013      	ands	r3, r2
 8003548:	b2da      	uxtb	r2, r3
 800354a:	68bb      	ldr	r3, [r7, #8]
 800354c:	705a      	strb	r2, [r3, #1]
  sDate->Date = (uint8_t)((datetmpreg & (RTC_DR_DT | RTC_DR_DU)) >> RTC_DR_DU_Pos);
 800354e:	697b      	ldr	r3, [r7, #20]
 8003550:	b2db      	uxtb	r3, r3
 8003552:	223f      	movs	r2, #63	; 0x3f
 8003554:	4013      	ands	r3, r2
 8003556:	b2da      	uxtb	r2, r3
 8003558:	68bb      	ldr	r3, [r7, #8]
 800355a:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU)) >> RTC_DR_WDU_Pos);
 800355c:	697b      	ldr	r3, [r7, #20]
 800355e:	0b5b      	lsrs	r3, r3, #13
 8003560:	b2db      	uxtb	r3, r3
 8003562:	2207      	movs	r2, #7
 8003564:	4013      	ands	r3, r2
 8003566:	b2da      	uxtb	r2, r3
 8003568:	68bb      	ldr	r3, [r7, #8]
 800356a:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if(Format == RTC_FORMAT_BIN)
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	2b00      	cmp	r3, #0
 8003570:	d11a      	bne.n	80035a8 <HAL_RTC_GetDate+0x8c>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 8003572:	68bb      	ldr	r3, [r7, #8]
 8003574:	78db      	ldrb	r3, [r3, #3]
 8003576:	0018      	movs	r0, r3
 8003578:	f000 fa72 	bl	8003a60 <RTC_Bcd2ToByte>
 800357c:	0003      	movs	r3, r0
 800357e:	001a      	movs	r2, r3
 8003580:	68bb      	ldr	r3, [r7, #8]
 8003582:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 8003584:	68bb      	ldr	r3, [r7, #8]
 8003586:	785b      	ldrb	r3, [r3, #1]
 8003588:	0018      	movs	r0, r3
 800358a:	f000 fa69 	bl	8003a60 <RTC_Bcd2ToByte>
 800358e:	0003      	movs	r3, r0
 8003590:	001a      	movs	r2, r3
 8003592:	68bb      	ldr	r3, [r7, #8]
 8003594:	705a      	strb	r2, [r3, #1]
    sDate->Date = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 8003596:	68bb      	ldr	r3, [r7, #8]
 8003598:	789b      	ldrb	r3, [r3, #2]
 800359a:	0018      	movs	r0, r3
 800359c:	f000 fa60 	bl	8003a60 <RTC_Bcd2ToByte>
 80035a0:	0003      	movs	r3, r0
 80035a2:	001a      	movs	r2, r3
 80035a4:	68bb      	ldr	r3, [r7, #8]
 80035a6:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 80035a8:	2300      	movs	r3, #0
}
 80035aa:	0018      	movs	r0, r3
 80035ac:	46bd      	mov	sp, r7
 80035ae:	b006      	add	sp, #24
 80035b0:	bd80      	pop	{r7, pc}
 80035b2:	46c0      	nop			; (mov r8, r8)
 80035b4:	00ffff3f 	.word	0x00ffff3f

080035b8 <HAL_RTC_SetAlarm_IT>:
  *             @arg RTC_FORMAT_BIN: Binary data format
  *             @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetAlarm_IT(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Format)
{
 80035b8:	b590      	push	{r4, r7, lr}
 80035ba:	b089      	sub	sp, #36	; 0x24
 80035bc:	af00      	add	r7, sp, #0
 80035be:	60f8      	str	r0, [r7, #12]
 80035c0:	60b9      	str	r1, [r7, #8]
 80035c2:	607a      	str	r2, [r7, #4]
  assert_param(IS_RTC_ALARM_DATE_WEEKDAY_SEL(sAlarm->AlarmDateWeekDaySel));
  assert_param(IS_RTC_ALARM_SUB_SECOND_VALUE(sAlarm->AlarmTime.SubSeconds));
  assert_param(IS_RTC_ALARM_SUB_SECOND_MASK(sAlarm->AlarmSubSecondMask));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80035c4:	68fb      	ldr	r3, [r7, #12]
 80035c6:	2228      	movs	r2, #40	; 0x28
 80035c8:	5c9b      	ldrb	r3, [r3, r2]
 80035ca:	2b01      	cmp	r3, #1
 80035cc:	d101      	bne.n	80035d2 <HAL_RTC_SetAlarm_IT+0x1a>
 80035ce:	2302      	movs	r3, #2
 80035d0:	e127      	b.n	8003822 <HAL_RTC_SetAlarm_IT+0x26a>
 80035d2:	68fb      	ldr	r3, [r7, #12]
 80035d4:	2228      	movs	r2, #40	; 0x28
 80035d6:	2101      	movs	r1, #1
 80035d8:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80035da:	68fb      	ldr	r3, [r7, #12]
 80035dc:	2229      	movs	r2, #41	; 0x29
 80035de:	2102      	movs	r1, #2
 80035e0:	5499      	strb	r1, [r3, r2]

  if(Format == RTC_FORMAT_BIN)
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	2b00      	cmp	r3, #0
 80035e6:	d136      	bne.n	8003656 <HAL_RTC_SetAlarm_IT+0x9e>
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 80035e8:	68fb      	ldr	r3, [r7, #12]
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	699b      	ldr	r3, [r3, #24]
 80035ee:	2240      	movs	r2, #64	; 0x40
 80035f0:	4013      	ands	r3, r2
 80035f2:	d102      	bne.n	80035fa <HAL_RTC_SetAlarm_IT+0x42>
      assert_param(IS_RTC_HOUR12(sAlarm->AlarmTime.Hours));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 80035f4:	68bb      	ldr	r3, [r7, #8]
 80035f6:	2200      	movs	r2, #0
 80035f8:	70da      	strb	r2, [r3, #3]
    }
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(sAlarm->AlarmDateWeekDay));
    }
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 80035fa:	68bb      	ldr	r3, [r7, #8]
 80035fc:	781b      	ldrb	r3, [r3, #0]
 80035fe:	0018      	movs	r0, r3
 8003600:	f000 fa06 	bl	8003a10 <RTC_ByteToBcd2>
 8003604:	0003      	movs	r3, r0
 8003606:	041c      	lsls	r4, r3, #16
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8003608:	68bb      	ldr	r3, [r7, #8]
 800360a:	785b      	ldrb	r3, [r3, #1]
 800360c:	0018      	movs	r0, r3
 800360e:	f000 f9ff 	bl	8003a10 <RTC_ByteToBcd2>
 8003612:	0003      	movs	r3, r0
 8003614:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8003616:	431c      	orrs	r4, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 8003618:	68bb      	ldr	r3, [r7, #8]
 800361a:	789b      	ldrb	r3, [r3, #2]
 800361c:	0018      	movs	r0, r3
 800361e:	f000 f9f7 	bl	8003a10 <RTC_ByteToBcd2>
 8003622:	0003      	movs	r3, r0
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8003624:	0022      	movs	r2, r4
 8003626:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 8003628:	68bb      	ldr	r3, [r7, #8]
 800362a:	78db      	ldrb	r3, [r3, #3]
 800362c:	059b      	lsls	r3, r3, #22
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 800362e:	431a      	orrs	r2, r3
 8003630:	0014      	movs	r4, r2
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 8003632:	68bb      	ldr	r3, [r7, #8]
 8003634:	2220      	movs	r2, #32
 8003636:	5c9b      	ldrb	r3, [r3, r2]
 8003638:	0018      	movs	r0, r3
 800363a:	f000 f9e9 	bl	8003a10 <RTC_ByteToBcd2>
 800363e:	0003      	movs	r3, r0
 8003640:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 8003642:	0022      	movs	r2, r4
 8003644:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 8003646:	68bb      	ldr	r3, [r7, #8]
 8003648:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 800364a:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 800364c:	68bb      	ldr	r3, [r7, #8]
 800364e:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8003650:	4313      	orrs	r3, r2
 8003652:	61fb      	str	r3, [r7, #28]
 8003654:	e022      	b.n	800369c <HAL_RTC_SetAlarm_IT+0xe4>
  }
  else
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8003656:	68fb      	ldr	r3, [r7, #12]
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	699b      	ldr	r3, [r3, #24]
 800365c:	2240      	movs	r2, #64	; 0x40
 800365e:	4013      	ands	r3, r2
 8003660:	d102      	bne.n	8003668 <HAL_RTC_SetAlarm_IT+0xb0>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 8003662:	68bb      	ldr	r3, [r7, #8]
 8003664:	2200      	movs	r2, #0
 8003666:	70da      	strb	r2, [r3, #3]
    }
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay)));
    }
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8003668:	68bb      	ldr	r3, [r7, #8]
 800366a:	781b      	ldrb	r3, [r3, #0]
 800366c:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 800366e:	68bb      	ldr	r3, [r7, #8]
 8003670:	785b      	ldrb	r3, [r3, #1]
 8003672:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8003674:	4313      	orrs	r3, r2
              ((uint32_t)(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 8003676:	68ba      	ldr	r2, [r7, #8]
 8003678:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 800367a:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 800367c:	68bb      	ldr	r3, [r7, #8]
 800367e:	78db      	ldrb	r3, [r3, #3]
 8003680:	059b      	lsls	r3, r3, #22
              ((uint32_t)(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 8003682:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 8003684:	68bb      	ldr	r3, [r7, #8]
 8003686:	2120      	movs	r1, #32
 8003688:	5c5b      	ldrb	r3, [r3, r1]
 800368a:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 800368c:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 800368e:	68bb      	ldr	r3, [r7, #8]
 8003690:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 8003692:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 8003694:	68bb      	ldr	r3, [r7, #8]
 8003696:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8003698:	4313      	orrs	r3, r2
 800369a:	61fb      	str	r3, [r7, #28]
  }
  /* Configure the Alarm A or Alarm B Sub Second registers */
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | (uint32_t)(sAlarm->AlarmSubSecondMask));
 800369c:	68bb      	ldr	r3, [r7, #8]
 800369e:	685a      	ldr	r2, [r3, #4]
 80036a0:	68bb      	ldr	r3, [r7, #8]
 80036a2:	699b      	ldr	r3, [r3, #24]
 80036a4:	4313      	orrs	r3, r2
 80036a6:	61bb      	str	r3, [r7, #24]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80036a8:	68fb      	ldr	r3, [r7, #12]
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	22ca      	movs	r2, #202	; 0xca
 80036ae:	625a      	str	r2, [r3, #36]	; 0x24
 80036b0:	68fb      	ldr	r3, [r7, #12]
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	2253      	movs	r2, #83	; 0x53
 80036b6:	625a      	str	r2, [r3, #36]	; 0x24

  /* Configure the Alarm register */
  if(sAlarm->Alarm == RTC_ALARM_A)
 80036b8:	68bb      	ldr	r3, [r7, #8]
 80036ba:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80036bc:	2380      	movs	r3, #128	; 0x80
 80036be:	005b      	lsls	r3, r3, #1
 80036c0:	429a      	cmp	r2, r3
 80036c2:	d14c      	bne.n	800375e <HAL_RTC_SetAlarm_IT+0x1a6>
  {
    /* Disable the Alarm A interrupt */
    __HAL_RTC_ALARMA_DISABLE(hrtc);
 80036c4:	68fb      	ldr	r3, [r7, #12]
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	699a      	ldr	r2, [r3, #24]
 80036ca:	68fb      	ldr	r3, [r7, #12]
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	4957      	ldr	r1, [pc, #348]	; (800382c <HAL_RTC_SetAlarm_IT+0x274>)
 80036d0:	400a      	ands	r2, r1
 80036d2:	619a      	str	r2, [r3, #24]

    /* Clear flag alarm A */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 80036d4:	68fb      	ldr	r3, [r7, #12]
 80036d6:	681b      	ldr	r3, [r3, #0]
 80036d8:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80036da:	68fb      	ldr	r3, [r7, #12]
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	2101      	movs	r1, #1
 80036e0:	430a      	orrs	r2, r1
 80036e2:	65da      	str	r2, [r3, #92]	; 0x5c

    tickstart = HAL_GetTick();
 80036e4:	f7fe fb4a 	bl	8001d7c <HAL_GetTick>
 80036e8:	0003      	movs	r3, r0
 80036ea:	617b      	str	r3, [r7, #20]
    /* Wait till RTC ALRAWF flag is set and if Time out is reached exit */
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U)
 80036ec:	e016      	b.n	800371c <HAL_RTC_SetAlarm_IT+0x164>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 80036ee:	f7fe fb45 	bl	8001d7c <HAL_GetTick>
 80036f2:	0002      	movs	r2, r0
 80036f4:	697b      	ldr	r3, [r7, #20]
 80036f6:	1ad2      	subs	r2, r2, r3
 80036f8:	23fa      	movs	r3, #250	; 0xfa
 80036fa:	009b      	lsls	r3, r3, #2
 80036fc:	429a      	cmp	r2, r3
 80036fe:	d90d      	bls.n	800371c <HAL_RTC_SetAlarm_IT+0x164>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003700:	68fb      	ldr	r3, [r7, #12]
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	22ff      	movs	r2, #255	; 0xff
 8003706:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8003708:	68fb      	ldr	r3, [r7, #12]
 800370a:	2229      	movs	r2, #41	; 0x29
 800370c:	2103      	movs	r1, #3
 800370e:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8003710:	68fb      	ldr	r3, [r7, #12]
 8003712:	2228      	movs	r2, #40	; 0x28
 8003714:	2100      	movs	r1, #0
 8003716:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8003718:	2303      	movs	r3, #3
 800371a:	e082      	b.n	8003822 <HAL_RTC_SetAlarm_IT+0x26a>
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U)
 800371c:	68fb      	ldr	r3, [r7, #12]
 800371e:	681b      	ldr	r3, [r3, #0]
 8003720:	68db      	ldr	r3, [r3, #12]
 8003722:	2201      	movs	r2, #1
 8003724:	4013      	ands	r3, r2
 8003726:	d0e2      	beq.n	80036ee <HAL_RTC_SetAlarm_IT+0x136>
      }
    }

    hrtc->Instance->ALRMAR = (uint32_t)tmpreg;
 8003728:	68fb      	ldr	r3, [r7, #12]
 800372a:	681b      	ldr	r3, [r3, #0]
 800372c:	69fa      	ldr	r2, [r7, #28]
 800372e:	641a      	str	r2, [r3, #64]	; 0x40
    /* Configure the Alarm A Sub Second register */
    hrtc->Instance->ALRMASSR = subsecondtmpreg;
 8003730:	68fb      	ldr	r3, [r7, #12]
 8003732:	681b      	ldr	r3, [r3, #0]
 8003734:	69ba      	ldr	r2, [r7, #24]
 8003736:	645a      	str	r2, [r3, #68]	; 0x44
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMA_ENABLE(hrtc);
 8003738:	68fb      	ldr	r3, [r7, #12]
 800373a:	681b      	ldr	r3, [r3, #0]
 800373c:	699a      	ldr	r2, [r3, #24]
 800373e:	68fb      	ldr	r3, [r7, #12]
 8003740:	681b      	ldr	r3, [r3, #0]
 8003742:	2180      	movs	r1, #128	; 0x80
 8003744:	0049      	lsls	r1, r1, #1
 8003746:	430a      	orrs	r2, r1
 8003748:	619a      	str	r2, [r3, #24]
    /* Configure the Alarm interrupt */
    __HAL_RTC_ALARM_ENABLE_IT(hrtc,RTC_IT_ALRA);
 800374a:	68fb      	ldr	r3, [r7, #12]
 800374c:	681b      	ldr	r3, [r3, #0]
 800374e:	699a      	ldr	r2, [r3, #24]
 8003750:	68fb      	ldr	r3, [r7, #12]
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	2180      	movs	r1, #128	; 0x80
 8003756:	0149      	lsls	r1, r1, #5
 8003758:	430a      	orrs	r2, r1
 800375a:	619a      	str	r2, [r3, #24]
 800375c:	e04b      	b.n	80037f6 <HAL_RTC_SetAlarm_IT+0x23e>
  }
  else
  {
    /* Disable the Alarm B interrupt */
    __HAL_RTC_ALARMB_DISABLE(hrtc);
 800375e:	68fb      	ldr	r3, [r7, #12]
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	699a      	ldr	r2, [r3, #24]
 8003764:	68fb      	ldr	r3, [r7, #12]
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	4931      	ldr	r1, [pc, #196]	; (8003830 <HAL_RTC_SetAlarm_IT+0x278>)
 800376a:	400a      	ands	r2, r1
 800376c:	619a      	str	r2, [r3, #24]

    /* Clear flag alarm B */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_CLEAR_ALRBF);
 800376e:	68fb      	ldr	r3, [r7, #12]
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8003774:	68fb      	ldr	r3, [r7, #12]
 8003776:	681b      	ldr	r3, [r3, #0]
 8003778:	2102      	movs	r1, #2
 800377a:	430a      	orrs	r2, r1
 800377c:	65da      	str	r2, [r3, #92]	; 0x5c

    tickstart = HAL_GetTick();
 800377e:	f7fe fafd 	bl	8001d7c <HAL_GetTick>
 8003782:	0003      	movs	r3, r0
 8003784:	617b      	str	r3, [r7, #20]
    /* Wait till RTC ALRBWF flag is set and if Time out is reached exit */
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U)
 8003786:	e016      	b.n	80037b6 <HAL_RTC_SetAlarm_IT+0x1fe>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8003788:	f7fe faf8 	bl	8001d7c <HAL_GetTick>
 800378c:	0002      	movs	r2, r0
 800378e:	697b      	ldr	r3, [r7, #20]
 8003790:	1ad2      	subs	r2, r2, r3
 8003792:	23fa      	movs	r3, #250	; 0xfa
 8003794:	009b      	lsls	r3, r3, #2
 8003796:	429a      	cmp	r2, r3
 8003798:	d90d      	bls.n	80037b6 <HAL_RTC_SetAlarm_IT+0x1fe>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800379a:	68fb      	ldr	r3, [r7, #12]
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	22ff      	movs	r2, #255	; 0xff
 80037a0:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80037a2:	68fb      	ldr	r3, [r7, #12]
 80037a4:	2229      	movs	r2, #41	; 0x29
 80037a6:	2103      	movs	r1, #3
 80037a8:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 80037aa:	68fb      	ldr	r3, [r7, #12]
 80037ac:	2228      	movs	r2, #40	; 0x28
 80037ae:	2100      	movs	r1, #0
 80037b0:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 80037b2:	2303      	movs	r3, #3
 80037b4:	e035      	b.n	8003822 <HAL_RTC_SetAlarm_IT+0x26a>
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U)
 80037b6:	68fb      	ldr	r3, [r7, #12]
 80037b8:	681b      	ldr	r3, [r3, #0]
 80037ba:	68db      	ldr	r3, [r3, #12]
 80037bc:	2202      	movs	r2, #2
 80037be:	4013      	ands	r3, r2
 80037c0:	d0e2      	beq.n	8003788 <HAL_RTC_SetAlarm_IT+0x1d0>
      }
    }

    hrtc->Instance->ALRMBR = (uint32_t)tmpreg;
 80037c2:	68fb      	ldr	r3, [r7, #12]
 80037c4:	681b      	ldr	r3, [r3, #0]
 80037c6:	69fa      	ldr	r2, [r7, #28]
 80037c8:	649a      	str	r2, [r3, #72]	; 0x48
    /* Configure the Alarm B Sub Second register */
    hrtc->Instance->ALRMBSSR = subsecondtmpreg;
 80037ca:	68fb      	ldr	r3, [r7, #12]
 80037cc:	681b      	ldr	r3, [r3, #0]
 80037ce:	69ba      	ldr	r2, [r7, #24]
 80037d0:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMB_ENABLE(hrtc);
 80037d2:	68fb      	ldr	r3, [r7, #12]
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	699a      	ldr	r2, [r3, #24]
 80037d8:	68fb      	ldr	r3, [r7, #12]
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	2180      	movs	r1, #128	; 0x80
 80037de:	0089      	lsls	r1, r1, #2
 80037e0:	430a      	orrs	r2, r1
 80037e2:	619a      	str	r2, [r3, #24]
    /* Configure the Alarm interrupt */
    __HAL_RTC_ALARM_ENABLE_IT(hrtc, RTC_IT_ALRB);
 80037e4:	68fb      	ldr	r3, [r7, #12]
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	699a      	ldr	r2, [r3, #24]
 80037ea:	68fb      	ldr	r3, [r7, #12]
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	2180      	movs	r1, #128	; 0x80
 80037f0:	0189      	lsls	r1, r1, #6
 80037f2:	430a      	orrs	r2, r1
 80037f4:	619a      	str	r2, [r3, #24]
  }

  /* RTC Alarm Interrupt Configuration: EXTI configuration */
  __HAL_RTC_ALARM_EXTI_ENABLE_IT();
 80037f6:	4a0f      	ldr	r2, [pc, #60]	; (8003834 <HAL_RTC_SetAlarm_IT+0x27c>)
 80037f8:	2380      	movs	r3, #128	; 0x80
 80037fa:	58d3      	ldr	r3, [r2, r3]
 80037fc:	490d      	ldr	r1, [pc, #52]	; (8003834 <HAL_RTC_SetAlarm_IT+0x27c>)
 80037fe:	2280      	movs	r2, #128	; 0x80
 8003800:	0312      	lsls	r2, r2, #12
 8003802:	4313      	orrs	r3, r2
 8003804:	2280      	movs	r2, #128	; 0x80
 8003806:	508b      	str	r3, [r1, r2]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003808:	68fb      	ldr	r3, [r7, #12]
 800380a:	681b      	ldr	r3, [r3, #0]
 800380c:	22ff      	movs	r2, #255	; 0xff
 800380e:	625a      	str	r2, [r3, #36]	; 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 8003810:	68fb      	ldr	r3, [r7, #12]
 8003812:	2229      	movs	r2, #41	; 0x29
 8003814:	2101      	movs	r1, #1
 8003816:	5499      	strb	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8003818:	68fb      	ldr	r3, [r7, #12]
 800381a:	2228      	movs	r2, #40	; 0x28
 800381c:	2100      	movs	r1, #0
 800381e:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003820:	2300      	movs	r3, #0
}
 8003822:	0018      	movs	r0, r3
 8003824:	46bd      	mov	sp, r7
 8003826:	b009      	add	sp, #36	; 0x24
 8003828:	bd90      	pop	{r4, r7, pc}
 800382a:	46c0      	nop			; (mov r8, r8)
 800382c:	fffffeff 	.word	0xfffffeff
 8003830:	fffffdff 	.word	0xfffffdff
 8003834:	40021800 	.word	0x40021800

08003838 <HAL_RTC_AlarmIRQHandler>:
  * @brief  Handle Alarm interrupt request.
  * @param  hrtc RTC handle
  * @retval None
  */
void HAL_RTC_AlarmIRQHandler(RTC_HandleTypeDef* hrtc)
{
 8003838:	b580      	push	{r7, lr}
 800383a:	b082      	sub	sp, #8
 800383c:	af00      	add	r7, sp, #0
 800383e:	6078      	str	r0, [r7, #4]
  /* Get the AlarmA interrupt source enable status */
  if(__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRA) != 0U)
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	681b      	ldr	r3, [r3, #0]
 8003844:	699a      	ldr	r2, [r3, #24]
 8003846:	2380      	movs	r3, #128	; 0x80
 8003848:	015b      	lsls	r3, r3, #5
 800384a:	4013      	ands	r3, r2
 800384c:	d011      	beq.n	8003872 <HAL_RTC_AlarmIRQHandler+0x3a>
  {
    /* Get the pending status of the AlarmA Interrupt */
    if(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAF) != 0U)
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	681b      	ldr	r3, [r3, #0]
 8003852:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003854:	2201      	movs	r2, #1
 8003856:	4013      	ands	r3, r2
 8003858:	d00b      	beq.n	8003872 <HAL_RTC_AlarmIRQHandler+0x3a>
    {
      /* Clear the AlarmA interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	2101      	movs	r1, #1
 8003866:	430a      	orrs	r2, r1
 8003868:	65da      	str	r2, [r3, #92]	; 0x5c
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      /* Call Compare Match registered Callback */
      hrtc->AlarmAEventCallback(hrtc);
#else
      /* AlarmA callback */
      HAL_RTC_AlarmAEventCallback(hrtc);
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	0018      	movs	r0, r3
 800386e:	f7fd f9ed 	bl	8000c4c <HAL_RTC_AlarmAEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */
    }
  }

  /* Get the AlarmB interrupt source enable status */
  if(__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRB) != 0U)
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	681b      	ldr	r3, [r3, #0]
 8003876:	699a      	ldr	r2, [r3, #24]
 8003878:	2380      	movs	r3, #128	; 0x80
 800387a:	019b      	lsls	r3, r3, #6
 800387c:	4013      	ands	r3, r2
 800387e:	d011      	beq.n	80038a4 <HAL_RTC_AlarmIRQHandler+0x6c>
  {
    /* Get the pending status of the AlarmB Interrupt */
    if(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBF) != 0U)
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003886:	2202      	movs	r2, #2
 8003888:	4013      	ands	r3, r2
 800388a:	d00b      	beq.n	80038a4 <HAL_RTC_AlarmIRQHandler+0x6c>
    {
      /* Clear the AlarmB interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_CLEAR_ALRBF);
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	681b      	ldr	r3, [r3, #0]
 8003896:	2102      	movs	r1, #2
 8003898:	430a      	orrs	r2, r1
 800389a:	65da      	str	r2, [r3, #92]	; 0x5c
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      /* Call Compare Match registered Callback */
      hrtc->AlarmBEventCallback(hrtc);
#else
      /* AlarmB callback */
      HAL_RTCEx_AlarmBEventCallback(hrtc);
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	0018      	movs	r0, r3
 80038a0:	f000 f8fb 	bl	8003a9a <HAL_RTCEx_AlarmBEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */
    }
  }

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	2229      	movs	r2, #41	; 0x29
 80038a8:	2101      	movs	r1, #1
 80038aa:	5499      	strb	r1, [r3, r2]
}
 80038ac:	46c0      	nop			; (mov r8, r8)
 80038ae:	46bd      	mov	sp, r7
 80038b0:	b002      	add	sp, #8
 80038b2:	bd80      	pop	{r7, pc}

080038b4 <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef* hrtc)
{
 80038b4:	b580      	push	{r7, lr}
 80038b6:	b084      	sub	sp, #16
 80038b8:	af00      	add	r7, sp, #0
 80038ba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Clear RSF flag */
  hrtc->Instance->ICSR &= (uint32_t)RTC_RSF_MASK;
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	681b      	ldr	r3, [r3, #0]
 80038c0:	68da      	ldr	r2, [r3, #12]
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	681b      	ldr	r3, [r3, #0]
 80038c6:	21a0      	movs	r1, #160	; 0xa0
 80038c8:	438a      	bics	r2, r1
 80038ca:	60da      	str	r2, [r3, #12]

  tickstart = HAL_GetTick();
 80038cc:	f7fe fa56 	bl	8001d7c <HAL_GetTick>
 80038d0:	0003      	movs	r3, r0
 80038d2:	60fb      	str	r3, [r7, #12]

  /* Wait the registers to be synchronised */
  while((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
 80038d4:	e00a      	b.n	80038ec <HAL_RTC_WaitForSynchro+0x38>
  {
    if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 80038d6:	f7fe fa51 	bl	8001d7c <HAL_GetTick>
 80038da:	0002      	movs	r2, r0
 80038dc:	68fb      	ldr	r3, [r7, #12]
 80038de:	1ad2      	subs	r2, r2, r3
 80038e0:	23fa      	movs	r3, #250	; 0xfa
 80038e2:	009b      	lsls	r3, r3, #2
 80038e4:	429a      	cmp	r2, r3
 80038e6:	d901      	bls.n	80038ec <HAL_RTC_WaitForSynchro+0x38>
    {
      return HAL_TIMEOUT;
 80038e8:	2303      	movs	r3, #3
 80038ea:	e006      	b.n	80038fa <HAL_RTC_WaitForSynchro+0x46>
  while((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	68db      	ldr	r3, [r3, #12]
 80038f2:	2220      	movs	r2, #32
 80038f4:	4013      	ands	r3, r2
 80038f6:	d0ee      	beq.n	80038d6 <HAL_RTC_WaitForSynchro+0x22>
    }
  }

  return HAL_OK;
 80038f8:	2300      	movs	r3, #0
}
 80038fa:	0018      	movs	r0, r3
 80038fc:	46bd      	mov	sp, r7
 80038fe:	b004      	add	sp, #16
 8003900:	bd80      	pop	{r7, pc}

08003902 <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef* hrtc)
{
 8003902:	b580      	push	{r7, lr}
 8003904:	b084      	sub	sp, #16
 8003906:	af00      	add	r7, sp, #0
 8003908:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;  
 800390a:	230f      	movs	r3, #15
 800390c:	18fb      	adds	r3, r7, r3
 800390e:	2200      	movs	r2, #0
 8003910:	701a      	strb	r2, [r3, #0]

  /* Check if the Initialization mode is set */
  if((hrtc->Instance->ICSR & RTC_ICSR_INITF) == 0U)
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	681b      	ldr	r3, [r3, #0]
 8003916:	68db      	ldr	r3, [r3, #12]
 8003918:	2240      	movs	r2, #64	; 0x40
 800391a:	4013      	ands	r3, r2
 800391c:	d12c      	bne.n	8003978 <RTC_EnterInitMode+0x76>
  {
    /* Set the Initialization mode */
    SET_BIT(hrtc->Instance->ICSR, RTC_ICSR_INIT);
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	681b      	ldr	r3, [r3, #0]
 8003922:	68da      	ldr	r2, [r3, #12]
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	2180      	movs	r1, #128	; 0x80
 800392a:	430a      	orrs	r2, r1
 800392c:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 800392e:	f7fe fa25 	bl	8001d7c <HAL_GetTick>
 8003932:	0003      	movs	r3, r0
 8003934:	60bb      	str	r3, [r7, #8]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while(((hrtc->Instance->ICSR & RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 8003936:	e014      	b.n	8003962 <RTC_EnterInitMode+0x60>
    {
      if((HAL_GetTick()  - tickstart ) > RTC_TIMEOUT_VALUE)
 8003938:	f7fe fa20 	bl	8001d7c <HAL_GetTick>
 800393c:	0002      	movs	r2, r0
 800393e:	68bb      	ldr	r3, [r7, #8]
 8003940:	1ad2      	subs	r2, r2, r3
 8003942:	200f      	movs	r0, #15
 8003944:	183b      	adds	r3, r7, r0
 8003946:	1839      	adds	r1, r7, r0
 8003948:	7809      	ldrb	r1, [r1, #0]
 800394a:	7019      	strb	r1, [r3, #0]
 800394c:	23fa      	movs	r3, #250	; 0xfa
 800394e:	009b      	lsls	r3, r3, #2
 8003950:	429a      	cmp	r2, r3
 8003952:	d906      	bls.n	8003962 <RTC_EnterInitMode+0x60>
      {
        status = HAL_TIMEOUT;
 8003954:	183b      	adds	r3, r7, r0
 8003956:	2203      	movs	r2, #3
 8003958:	701a      	strb	r2, [r3, #0]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	2229      	movs	r2, #41	; 0x29
 800395e:	2103      	movs	r1, #3
 8003960:	5499      	strb	r1, [r3, r2]
    while(((hrtc->Instance->ICSR & RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	681b      	ldr	r3, [r3, #0]
 8003966:	68db      	ldr	r3, [r3, #12]
 8003968:	2240      	movs	r2, #64	; 0x40
 800396a:	4013      	ands	r3, r2
 800396c:	d104      	bne.n	8003978 <RTC_EnterInitMode+0x76>
 800396e:	230f      	movs	r3, #15
 8003970:	18fb      	adds	r3, r7, r3
 8003972:	781b      	ldrb	r3, [r3, #0]
 8003974:	2b03      	cmp	r3, #3
 8003976:	d1df      	bne.n	8003938 <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 8003978:	230f      	movs	r3, #15
 800397a:	18fb      	adds	r3, r7, r3
 800397c:	781b      	ldrb	r3, [r3, #0]
}
 800397e:	0018      	movs	r0, r3
 8003980:	46bd      	mov	sp, r7
 8003982:	b004      	add	sp, #16
 8003984:	bd80      	pop	{r7, pc}
	...

08003988 <RTC_ExitInitMode>:
  * @brief  Exit the RTC Initialization mode.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8003988:	b590      	push	{r4, r7, lr}
 800398a:	b085      	sub	sp, #20
 800398c:	af00      	add	r7, sp, #0
 800398e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003990:	240f      	movs	r4, #15
 8003992:	193b      	adds	r3, r7, r4
 8003994:	2200      	movs	r2, #0
 8003996:	701a      	strb	r2, [r3, #0]

  /* Exit Initialization mode */
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
 8003998:	4b1c      	ldr	r3, [pc, #112]	; (8003a0c <RTC_ExitInitMode+0x84>)
 800399a:	68da      	ldr	r2, [r3, #12]
 800399c:	4b1b      	ldr	r3, [pc, #108]	; (8003a0c <RTC_ExitInitMode+0x84>)
 800399e:	2180      	movs	r1, #128	; 0x80
 80039a0:	438a      	bics	r2, r1
 80039a2:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 80039a4:	4b19      	ldr	r3, [pc, #100]	; (8003a0c <RTC_ExitInitMode+0x84>)
 80039a6:	699b      	ldr	r3, [r3, #24]
 80039a8:	2220      	movs	r2, #32
 80039aa:	4013      	ands	r3, r2
 80039ac:	d10d      	bne.n	80039ca <RTC_ExitInitMode+0x42>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	0018      	movs	r0, r3
 80039b2:	f7ff ff7f 	bl	80038b4 <HAL_RTC_WaitForSynchro>
 80039b6:	1e03      	subs	r3, r0, #0
 80039b8:	d021      	beq.n	80039fe <RTC_ExitInitMode+0x76>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	2229      	movs	r2, #41	; 0x29
 80039be:	2103      	movs	r1, #3
 80039c0:	5499      	strb	r1, [r3, r2]
      status = HAL_TIMEOUT;
 80039c2:	193b      	adds	r3, r7, r4
 80039c4:	2203      	movs	r2, #3
 80039c6:	701a      	strb	r2, [r3, #0]
 80039c8:	e019      	b.n	80039fe <RTC_ExitInitMode+0x76>
  }
  else /* WA 2.7.1 Calendar initialization may fail in case of consecutive INIT mode entry.
          Please look at STM32G0 Errata sheet on the internet for details. */
  {
    /* Clear BYPSHAD bit */
    CLEAR_BIT(RTC->CR, RTC_CR_BYPSHAD);
 80039ca:	4b10      	ldr	r3, [pc, #64]	; (8003a0c <RTC_ExitInitMode+0x84>)
 80039cc:	699a      	ldr	r2, [r3, #24]
 80039ce:	4b0f      	ldr	r3, [pc, #60]	; (8003a0c <RTC_ExitInitMode+0x84>)
 80039d0:	2120      	movs	r1, #32
 80039d2:	438a      	bics	r2, r1
 80039d4:	619a      	str	r2, [r3, #24]
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	0018      	movs	r0, r3
 80039da:	f7ff ff6b 	bl	80038b4 <HAL_RTC_WaitForSynchro>
 80039de:	1e03      	subs	r3, r0, #0
 80039e0:	d007      	beq.n	80039f2 <RTC_ExitInitMode+0x6a>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	2229      	movs	r2, #41	; 0x29
 80039e6:	2103      	movs	r1, #3
 80039e8:	5499      	strb	r1, [r3, r2]
      status = HAL_TIMEOUT;
 80039ea:	230f      	movs	r3, #15
 80039ec:	18fb      	adds	r3, r7, r3
 80039ee:	2203      	movs	r2, #3
 80039f0:	701a      	strb	r2, [r3, #0]
    }
    /* Restore BYPSHAD bit */
    SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 80039f2:	4b06      	ldr	r3, [pc, #24]	; (8003a0c <RTC_ExitInitMode+0x84>)
 80039f4:	699a      	ldr	r2, [r3, #24]
 80039f6:	4b05      	ldr	r3, [pc, #20]	; (8003a0c <RTC_ExitInitMode+0x84>)
 80039f8:	2120      	movs	r1, #32
 80039fa:	430a      	orrs	r2, r1
 80039fc:	619a      	str	r2, [r3, #24]
  }

  return status;
 80039fe:	230f      	movs	r3, #15
 8003a00:	18fb      	adds	r3, r7, r3
 8003a02:	781b      	ldrb	r3, [r3, #0]
}
 8003a04:	0018      	movs	r0, r3
 8003a06:	46bd      	mov	sp, r7
 8003a08:	b005      	add	sp, #20
 8003a0a:	bd90      	pop	{r4, r7, pc}
 8003a0c:	40002800 	.word	0x40002800

08003a10 <RTC_ByteToBcd2>:
  * @brief  Convert a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 8003a10:	b580      	push	{r7, lr}
 8003a12:	b084      	sub	sp, #16
 8003a14:	af00      	add	r7, sp, #0
 8003a16:	0002      	movs	r2, r0
 8003a18:	1dfb      	adds	r3, r7, #7
 8003a1a:	701a      	strb	r2, [r3, #0]
  uint32_t bcdhigh = 0U;
 8003a1c:	2300      	movs	r3, #0
 8003a1e:	60fb      	str	r3, [r7, #12]
  uint8_t Param = Value;
 8003a20:	230b      	movs	r3, #11
 8003a22:	18fb      	adds	r3, r7, r3
 8003a24:	1dfa      	adds	r2, r7, #7
 8003a26:	7812      	ldrb	r2, [r2, #0]
 8003a28:	701a      	strb	r2, [r3, #0]

  while(Param >= 10U)
 8003a2a:	e008      	b.n	8003a3e <RTC_ByteToBcd2+0x2e>
  {
    bcdhigh++;
 8003a2c:	68fb      	ldr	r3, [r7, #12]
 8003a2e:	3301      	adds	r3, #1
 8003a30:	60fb      	str	r3, [r7, #12]
    Param -= 10U;
 8003a32:	220b      	movs	r2, #11
 8003a34:	18bb      	adds	r3, r7, r2
 8003a36:	18ba      	adds	r2, r7, r2
 8003a38:	7812      	ldrb	r2, [r2, #0]
 8003a3a:	3a0a      	subs	r2, #10
 8003a3c:	701a      	strb	r2, [r3, #0]
  while(Param >= 10U)
 8003a3e:	210b      	movs	r1, #11
 8003a40:	187b      	adds	r3, r7, r1
 8003a42:	781b      	ldrb	r3, [r3, #0]
 8003a44:	2b09      	cmp	r3, #9
 8003a46:	d8f1      	bhi.n	8003a2c <RTC_ByteToBcd2+0x1c>
  }

  return  ((uint8_t)(bcdhigh << 4U) | Param);
 8003a48:	68fb      	ldr	r3, [r7, #12]
 8003a4a:	b2db      	uxtb	r3, r3
 8003a4c:	011b      	lsls	r3, r3, #4
 8003a4e:	b2da      	uxtb	r2, r3
 8003a50:	187b      	adds	r3, r7, r1
 8003a52:	781b      	ldrb	r3, [r3, #0]
 8003a54:	4313      	orrs	r3, r2
 8003a56:	b2db      	uxtb	r3, r3
}
 8003a58:	0018      	movs	r0, r3
 8003a5a:	46bd      	mov	sp, r7
 8003a5c:	b004      	add	sp, #16
 8003a5e:	bd80      	pop	{r7, pc}

08003a60 <RTC_Bcd2ToByte>:
  * @brief  Convert from 2 digit BCD to Binary.
  * @param  Value BCD value to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 8003a60:	b580      	push	{r7, lr}
 8003a62:	b084      	sub	sp, #16
 8003a64:	af00      	add	r7, sp, #0
 8003a66:	0002      	movs	r2, r0
 8003a68:	1dfb      	adds	r3, r7, #7
 8003a6a:	701a      	strb	r2, [r3, #0]
  uint32_t tmp;
  tmp = (((uint32_t)Value & 0xF0U) >> 4U) * 10U;
 8003a6c:	1dfb      	adds	r3, r7, #7
 8003a6e:	781b      	ldrb	r3, [r3, #0]
 8003a70:	091b      	lsrs	r3, r3, #4
 8003a72:	b2db      	uxtb	r3, r3
 8003a74:	001a      	movs	r2, r3
 8003a76:	0013      	movs	r3, r2
 8003a78:	009b      	lsls	r3, r3, #2
 8003a7a:	189b      	adds	r3, r3, r2
 8003a7c:	005b      	lsls	r3, r3, #1
 8003a7e:	60fb      	str	r3, [r7, #12]
  return (uint8_t)(tmp + ((uint32_t)Value & 0x0FU));
 8003a80:	68fb      	ldr	r3, [r7, #12]
 8003a82:	b2da      	uxtb	r2, r3
 8003a84:	1dfb      	adds	r3, r7, #7
 8003a86:	781b      	ldrb	r3, [r3, #0]
 8003a88:	210f      	movs	r1, #15
 8003a8a:	400b      	ands	r3, r1
 8003a8c:	b2db      	uxtb	r3, r3
 8003a8e:	18d3      	adds	r3, r2, r3
 8003a90:	b2db      	uxtb	r3, r3
}
 8003a92:	0018      	movs	r0, r3
 8003a94:	46bd      	mov	sp, r7
 8003a96:	b004      	add	sp, #16
 8003a98:	bd80      	pop	{r7, pc}

08003a9a <HAL_RTCEx_AlarmBEventCallback>:
  * @brief  Alarm B callback.
  * @param  hrtc RTC handle
  * @retval None
  */
__weak void HAL_RTCEx_AlarmBEventCallback(RTC_HandleTypeDef *hrtc)
{
 8003a9a:	b580      	push	{r7, lr}
 8003a9c:	b082      	sub	sp, #8
 8003a9e:	af00      	add	r7, sp, #0
 8003aa0:	6078      	str	r0, [r7, #4]
  UNUSED(hrtc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_RTCEx_AlarmBEventCallback could be implemented in the user file
   */
}
 8003aa2:	46c0      	nop			; (mov r8, r8)
 8003aa4:	46bd      	mov	sp, r7
 8003aa6:	b002      	add	sp, #8
 8003aa8:	bd80      	pop	{r7, pc}

08003aaa <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003aaa:	b580      	push	{r7, lr}
 8003aac:	b082      	sub	sp, #8
 8003aae:	af00      	add	r7, sp, #0
 8003ab0:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	2b00      	cmp	r3, #0
 8003ab6:	d101      	bne.n	8003abc <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003ab8:	2301      	movs	r3, #1
 8003aba:	e04a      	b.n	8003b52 <HAL_TIM_Base_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	223d      	movs	r2, #61	; 0x3d
 8003ac0:	5c9b      	ldrb	r3, [r3, r2]
 8003ac2:	b2db      	uxtb	r3, r3
 8003ac4:	2b00      	cmp	r3, #0
 8003ac6:	d107      	bne.n	8003ad8 <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	223c      	movs	r2, #60	; 0x3c
 8003acc:	2100      	movs	r1, #0
 8003ace:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	0018      	movs	r0, r3
 8003ad4:	f7fd ff16 	bl	8001904 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	223d      	movs	r2, #61	; 0x3d
 8003adc:	2102      	movs	r1, #2
 8003ade:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	681a      	ldr	r2, [r3, #0]
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	3304      	adds	r3, #4
 8003ae8:	0019      	movs	r1, r3
 8003aea:	0010      	movs	r0, r2
 8003aec:	f000 fade 	bl	80040ac <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	2248      	movs	r2, #72	; 0x48
 8003af4:	2101      	movs	r1, #1
 8003af6:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	223e      	movs	r2, #62	; 0x3e
 8003afc:	2101      	movs	r1, #1
 8003afe:	5499      	strb	r1, [r3, r2]
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	223f      	movs	r2, #63	; 0x3f
 8003b04:	2101      	movs	r1, #1
 8003b06:	5499      	strb	r1, [r3, r2]
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	2240      	movs	r2, #64	; 0x40
 8003b0c:	2101      	movs	r1, #1
 8003b0e:	5499      	strb	r1, [r3, r2]
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	2241      	movs	r2, #65	; 0x41
 8003b14:	2101      	movs	r1, #1
 8003b16:	5499      	strb	r1, [r3, r2]
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	2242      	movs	r2, #66	; 0x42
 8003b1c:	2101      	movs	r1, #1
 8003b1e:	5499      	strb	r1, [r3, r2]
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	2243      	movs	r2, #67	; 0x43
 8003b24:	2101      	movs	r1, #1
 8003b26:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	2244      	movs	r2, #68	; 0x44
 8003b2c:	2101      	movs	r1, #1
 8003b2e:	5499      	strb	r1, [r3, r2]
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	2245      	movs	r2, #69	; 0x45
 8003b34:	2101      	movs	r1, #1
 8003b36:	5499      	strb	r1, [r3, r2]
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	2246      	movs	r2, #70	; 0x46
 8003b3c:	2101      	movs	r1, #1
 8003b3e:	5499      	strb	r1, [r3, r2]
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	2247      	movs	r2, #71	; 0x47
 8003b44:	2101      	movs	r1, #1
 8003b46:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	223d      	movs	r2, #61	; 0x3d
 8003b4c:	2101      	movs	r1, #1
 8003b4e:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003b50:	2300      	movs	r3, #0
}
 8003b52:	0018      	movs	r0, r3
 8003b54:	46bd      	mov	sp, r7
 8003b56:	b002      	add	sp, #8
 8003b58:	bd80      	pop	{r7, pc}
	...

08003b5c <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8003b5c:	b580      	push	{r7, lr}
 8003b5e:	b084      	sub	sp, #16
 8003b60:	af00      	add	r7, sp, #0
 8003b62:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	223d      	movs	r2, #61	; 0x3d
 8003b68:	5c9b      	ldrb	r3, [r3, r2]
 8003b6a:	b2db      	uxtb	r3, r3
 8003b6c:	2b01      	cmp	r3, #1
 8003b6e:	d001      	beq.n	8003b74 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8003b70:	2301      	movs	r3, #1
 8003b72:	e035      	b.n	8003be0 <HAL_TIM_Base_Start+0x84>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	223d      	movs	r2, #61	; 0x3d
 8003b78:	2102      	movs	r1, #2
 8003b7a:	5499      	strb	r1, [r3, r2]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	4a19      	ldr	r2, [pc, #100]	; (8003be8 <HAL_TIM_Base_Start+0x8c>)
 8003b82:	4293      	cmp	r3, r2
 8003b84:	d00a      	beq.n	8003b9c <HAL_TIM_Base_Start+0x40>
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	681a      	ldr	r2, [r3, #0]
 8003b8a:	2380      	movs	r3, #128	; 0x80
 8003b8c:	05db      	lsls	r3, r3, #23
 8003b8e:	429a      	cmp	r2, r3
 8003b90:	d004      	beq.n	8003b9c <HAL_TIM_Base_Start+0x40>
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	681b      	ldr	r3, [r3, #0]
 8003b96:	4a15      	ldr	r2, [pc, #84]	; (8003bec <HAL_TIM_Base_Start+0x90>)
 8003b98:	4293      	cmp	r3, r2
 8003b9a:	d116      	bne.n	8003bca <HAL_TIM_Base_Start+0x6e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	689b      	ldr	r3, [r3, #8]
 8003ba2:	4a13      	ldr	r2, [pc, #76]	; (8003bf0 <HAL_TIM_Base_Start+0x94>)
 8003ba4:	4013      	ands	r3, r2
 8003ba6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003ba8:	68fb      	ldr	r3, [r7, #12]
 8003baa:	2b06      	cmp	r3, #6
 8003bac:	d016      	beq.n	8003bdc <HAL_TIM_Base_Start+0x80>
 8003bae:	68fa      	ldr	r2, [r7, #12]
 8003bb0:	2380      	movs	r3, #128	; 0x80
 8003bb2:	025b      	lsls	r3, r3, #9
 8003bb4:	429a      	cmp	r2, r3
 8003bb6:	d011      	beq.n	8003bdc <HAL_TIM_Base_Start+0x80>
    {
      __HAL_TIM_ENABLE(htim);
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	681a      	ldr	r2, [r3, #0]
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	2101      	movs	r1, #1
 8003bc4:	430a      	orrs	r2, r1
 8003bc6:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003bc8:	e008      	b.n	8003bdc <HAL_TIM_Base_Start+0x80>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	681a      	ldr	r2, [r3, #0]
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	2101      	movs	r1, #1
 8003bd6:	430a      	orrs	r2, r1
 8003bd8:	601a      	str	r2, [r3, #0]
 8003bda:	e000      	b.n	8003bde <HAL_TIM_Base_Start+0x82>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003bdc:	46c0      	nop			; (mov r8, r8)
  }

  /* Return function status */
  return HAL_OK;
 8003bde:	2300      	movs	r3, #0
}
 8003be0:	0018      	movs	r0, r3
 8003be2:	46bd      	mov	sp, r7
 8003be4:	b004      	add	sp, #16
 8003be6:	bd80      	pop	{r7, pc}
 8003be8:	40012c00 	.word	0x40012c00
 8003bec:	40000400 	.word	0x40000400
 8003bf0:	00010007 	.word	0x00010007

08003bf4 <HAL_TIM_Base_Stop>:
  * @brief  Stops the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop(TIM_HandleTypeDef *htim)
{
 8003bf4:	b580      	push	{r7, lr}
 8003bf6:	b082      	sub	sp, #8
 8003bf8:	af00      	add	r7, sp, #0
 8003bfa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	681b      	ldr	r3, [r3, #0]
 8003c00:	6a1b      	ldr	r3, [r3, #32]
 8003c02:	4a0d      	ldr	r2, [pc, #52]	; (8003c38 <HAL_TIM_Base_Stop+0x44>)
 8003c04:	4013      	ands	r3, r2
 8003c06:	d10d      	bne.n	8003c24 <HAL_TIM_Base_Stop+0x30>
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	681b      	ldr	r3, [r3, #0]
 8003c0c:	6a1b      	ldr	r3, [r3, #32]
 8003c0e:	4a0b      	ldr	r2, [pc, #44]	; (8003c3c <HAL_TIM_Base_Stop+0x48>)
 8003c10:	4013      	ands	r3, r2
 8003c12:	d107      	bne.n	8003c24 <HAL_TIM_Base_Stop+0x30>
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	681b      	ldr	r3, [r3, #0]
 8003c18:	681a      	ldr	r2, [r3, #0]
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	681b      	ldr	r3, [r3, #0]
 8003c1e:	2101      	movs	r1, #1
 8003c20:	438a      	bics	r2, r1
 8003c22:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	223d      	movs	r2, #61	; 0x3d
 8003c28:	2101      	movs	r1, #1
 8003c2a:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return HAL_OK;
 8003c2c:	2300      	movs	r3, #0
}
 8003c2e:	0018      	movs	r0, r3
 8003c30:	46bd      	mov	sp, r7
 8003c32:	b002      	add	sp, #8
 8003c34:	bd80      	pop	{r7, pc}
 8003c36:	46c0      	nop			; (mov r8, r8)
 8003c38:	00001111 	.word	0x00001111
 8003c3c:	00000444 	.word	0x00000444

08003c40 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8003c40:	b580      	push	{r7, lr}
 8003c42:	b082      	sub	sp, #8
 8003c44:	af00      	add	r7, sp, #0
 8003c46:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	2b00      	cmp	r3, #0
 8003c4c:	d101      	bne.n	8003c52 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8003c4e:	2301      	movs	r3, #1
 8003c50:	e04a      	b.n	8003ce8 <HAL_TIM_PWM_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	223d      	movs	r2, #61	; 0x3d
 8003c56:	5c9b      	ldrb	r3, [r3, r2]
 8003c58:	b2db      	uxtb	r3, r3
 8003c5a:	2b00      	cmp	r3, #0
 8003c5c:	d107      	bne.n	8003c6e <HAL_TIM_PWM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	223c      	movs	r2, #60	; 0x3c
 8003c62:	2100      	movs	r1, #0
 8003c64:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	0018      	movs	r0, r3
 8003c6a:	f7fd fe15 	bl	8001898 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	223d      	movs	r2, #61	; 0x3d
 8003c72:	2102      	movs	r1, #2
 8003c74:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	681a      	ldr	r2, [r3, #0]
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	3304      	adds	r3, #4
 8003c7e:	0019      	movs	r1, r3
 8003c80:	0010      	movs	r0, r2
 8003c82:	f000 fa13 	bl	80040ac <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	2248      	movs	r2, #72	; 0x48
 8003c8a:	2101      	movs	r1, #1
 8003c8c:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	223e      	movs	r2, #62	; 0x3e
 8003c92:	2101      	movs	r1, #1
 8003c94:	5499      	strb	r1, [r3, r2]
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	223f      	movs	r2, #63	; 0x3f
 8003c9a:	2101      	movs	r1, #1
 8003c9c:	5499      	strb	r1, [r3, r2]
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	2240      	movs	r2, #64	; 0x40
 8003ca2:	2101      	movs	r1, #1
 8003ca4:	5499      	strb	r1, [r3, r2]
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	2241      	movs	r2, #65	; 0x41
 8003caa:	2101      	movs	r1, #1
 8003cac:	5499      	strb	r1, [r3, r2]
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	2242      	movs	r2, #66	; 0x42
 8003cb2:	2101      	movs	r1, #1
 8003cb4:	5499      	strb	r1, [r3, r2]
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	2243      	movs	r2, #67	; 0x43
 8003cba:	2101      	movs	r1, #1
 8003cbc:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	2244      	movs	r2, #68	; 0x44
 8003cc2:	2101      	movs	r1, #1
 8003cc4:	5499      	strb	r1, [r3, r2]
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	2245      	movs	r2, #69	; 0x45
 8003cca:	2101      	movs	r1, #1
 8003ccc:	5499      	strb	r1, [r3, r2]
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	2246      	movs	r2, #70	; 0x46
 8003cd2:	2101      	movs	r1, #1
 8003cd4:	5499      	strb	r1, [r3, r2]
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	2247      	movs	r2, #71	; 0x47
 8003cda:	2101      	movs	r1, #1
 8003cdc:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	223d      	movs	r2, #61	; 0x3d
 8003ce2:	2101      	movs	r1, #1
 8003ce4:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003ce6:	2300      	movs	r3, #0
}
 8003ce8:	0018      	movs	r0, r3
 8003cea:	46bd      	mov	sp, r7
 8003cec:	b002      	add	sp, #8
 8003cee:	bd80      	pop	{r7, pc}

08003cf0 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003cf0:	b580      	push	{r7, lr}
 8003cf2:	b084      	sub	sp, #16
 8003cf4:	af00      	add	r7, sp, #0
 8003cf6:	6078      	str	r0, [r7, #4]
 8003cf8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8003cfa:	683b      	ldr	r3, [r7, #0]
 8003cfc:	2b00      	cmp	r3, #0
 8003cfe:	d108      	bne.n	8003d12 <HAL_TIM_PWM_Start+0x22>
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	223e      	movs	r2, #62	; 0x3e
 8003d04:	5c9b      	ldrb	r3, [r3, r2]
 8003d06:	b2db      	uxtb	r3, r3
 8003d08:	3b01      	subs	r3, #1
 8003d0a:	1e5a      	subs	r2, r3, #1
 8003d0c:	4193      	sbcs	r3, r2
 8003d0e:	b2db      	uxtb	r3, r3
 8003d10:	e037      	b.n	8003d82 <HAL_TIM_PWM_Start+0x92>
 8003d12:	683b      	ldr	r3, [r7, #0]
 8003d14:	2b04      	cmp	r3, #4
 8003d16:	d108      	bne.n	8003d2a <HAL_TIM_PWM_Start+0x3a>
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	223f      	movs	r2, #63	; 0x3f
 8003d1c:	5c9b      	ldrb	r3, [r3, r2]
 8003d1e:	b2db      	uxtb	r3, r3
 8003d20:	3b01      	subs	r3, #1
 8003d22:	1e5a      	subs	r2, r3, #1
 8003d24:	4193      	sbcs	r3, r2
 8003d26:	b2db      	uxtb	r3, r3
 8003d28:	e02b      	b.n	8003d82 <HAL_TIM_PWM_Start+0x92>
 8003d2a:	683b      	ldr	r3, [r7, #0]
 8003d2c:	2b08      	cmp	r3, #8
 8003d2e:	d108      	bne.n	8003d42 <HAL_TIM_PWM_Start+0x52>
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	2240      	movs	r2, #64	; 0x40
 8003d34:	5c9b      	ldrb	r3, [r3, r2]
 8003d36:	b2db      	uxtb	r3, r3
 8003d38:	3b01      	subs	r3, #1
 8003d3a:	1e5a      	subs	r2, r3, #1
 8003d3c:	4193      	sbcs	r3, r2
 8003d3e:	b2db      	uxtb	r3, r3
 8003d40:	e01f      	b.n	8003d82 <HAL_TIM_PWM_Start+0x92>
 8003d42:	683b      	ldr	r3, [r7, #0]
 8003d44:	2b0c      	cmp	r3, #12
 8003d46:	d108      	bne.n	8003d5a <HAL_TIM_PWM_Start+0x6a>
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	2241      	movs	r2, #65	; 0x41
 8003d4c:	5c9b      	ldrb	r3, [r3, r2]
 8003d4e:	b2db      	uxtb	r3, r3
 8003d50:	3b01      	subs	r3, #1
 8003d52:	1e5a      	subs	r2, r3, #1
 8003d54:	4193      	sbcs	r3, r2
 8003d56:	b2db      	uxtb	r3, r3
 8003d58:	e013      	b.n	8003d82 <HAL_TIM_PWM_Start+0x92>
 8003d5a:	683b      	ldr	r3, [r7, #0]
 8003d5c:	2b10      	cmp	r3, #16
 8003d5e:	d108      	bne.n	8003d72 <HAL_TIM_PWM_Start+0x82>
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	2242      	movs	r2, #66	; 0x42
 8003d64:	5c9b      	ldrb	r3, [r3, r2]
 8003d66:	b2db      	uxtb	r3, r3
 8003d68:	3b01      	subs	r3, #1
 8003d6a:	1e5a      	subs	r2, r3, #1
 8003d6c:	4193      	sbcs	r3, r2
 8003d6e:	b2db      	uxtb	r3, r3
 8003d70:	e007      	b.n	8003d82 <HAL_TIM_PWM_Start+0x92>
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	2243      	movs	r2, #67	; 0x43
 8003d76:	5c9b      	ldrb	r3, [r3, r2]
 8003d78:	b2db      	uxtb	r3, r3
 8003d7a:	3b01      	subs	r3, #1
 8003d7c:	1e5a      	subs	r2, r3, #1
 8003d7e:	4193      	sbcs	r3, r2
 8003d80:	b2db      	uxtb	r3, r3
 8003d82:	2b00      	cmp	r3, #0
 8003d84:	d001      	beq.n	8003d8a <HAL_TIM_PWM_Start+0x9a>
  {
    return HAL_ERROR;
 8003d86:	2301      	movs	r3, #1
 8003d88:	e081      	b.n	8003e8e <HAL_TIM_PWM_Start+0x19e>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003d8a:	683b      	ldr	r3, [r7, #0]
 8003d8c:	2b00      	cmp	r3, #0
 8003d8e:	d104      	bne.n	8003d9a <HAL_TIM_PWM_Start+0xaa>
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	223e      	movs	r2, #62	; 0x3e
 8003d94:	2102      	movs	r1, #2
 8003d96:	5499      	strb	r1, [r3, r2]
 8003d98:	e023      	b.n	8003de2 <HAL_TIM_PWM_Start+0xf2>
 8003d9a:	683b      	ldr	r3, [r7, #0]
 8003d9c:	2b04      	cmp	r3, #4
 8003d9e:	d104      	bne.n	8003daa <HAL_TIM_PWM_Start+0xba>
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	223f      	movs	r2, #63	; 0x3f
 8003da4:	2102      	movs	r1, #2
 8003da6:	5499      	strb	r1, [r3, r2]
 8003da8:	e01b      	b.n	8003de2 <HAL_TIM_PWM_Start+0xf2>
 8003daa:	683b      	ldr	r3, [r7, #0]
 8003dac:	2b08      	cmp	r3, #8
 8003dae:	d104      	bne.n	8003dba <HAL_TIM_PWM_Start+0xca>
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	2240      	movs	r2, #64	; 0x40
 8003db4:	2102      	movs	r1, #2
 8003db6:	5499      	strb	r1, [r3, r2]
 8003db8:	e013      	b.n	8003de2 <HAL_TIM_PWM_Start+0xf2>
 8003dba:	683b      	ldr	r3, [r7, #0]
 8003dbc:	2b0c      	cmp	r3, #12
 8003dbe:	d104      	bne.n	8003dca <HAL_TIM_PWM_Start+0xda>
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	2241      	movs	r2, #65	; 0x41
 8003dc4:	2102      	movs	r1, #2
 8003dc6:	5499      	strb	r1, [r3, r2]
 8003dc8:	e00b      	b.n	8003de2 <HAL_TIM_PWM_Start+0xf2>
 8003dca:	683b      	ldr	r3, [r7, #0]
 8003dcc:	2b10      	cmp	r3, #16
 8003dce:	d104      	bne.n	8003dda <HAL_TIM_PWM_Start+0xea>
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	2242      	movs	r2, #66	; 0x42
 8003dd4:	2102      	movs	r1, #2
 8003dd6:	5499      	strb	r1, [r3, r2]
 8003dd8:	e003      	b.n	8003de2 <HAL_TIM_PWM_Start+0xf2>
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	2243      	movs	r2, #67	; 0x43
 8003dde:	2102      	movs	r1, #2
 8003de0:	5499      	strb	r1, [r3, r2]

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	681b      	ldr	r3, [r3, #0]
 8003de6:	6839      	ldr	r1, [r7, #0]
 8003de8:	2201      	movs	r2, #1
 8003dea:	0018      	movs	r0, r3
 8003dec:	f000 fc70 	bl	80046d0 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	4a28      	ldr	r2, [pc, #160]	; (8003e98 <HAL_TIM_PWM_Start+0x1a8>)
 8003df6:	4293      	cmp	r3, r2
 8003df8:	d009      	beq.n	8003e0e <HAL_TIM_PWM_Start+0x11e>
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	681b      	ldr	r3, [r3, #0]
 8003dfe:	4a27      	ldr	r2, [pc, #156]	; (8003e9c <HAL_TIM_PWM_Start+0x1ac>)
 8003e00:	4293      	cmp	r3, r2
 8003e02:	d004      	beq.n	8003e0e <HAL_TIM_PWM_Start+0x11e>
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	681b      	ldr	r3, [r3, #0]
 8003e08:	4a25      	ldr	r2, [pc, #148]	; (8003ea0 <HAL_TIM_PWM_Start+0x1b0>)
 8003e0a:	4293      	cmp	r3, r2
 8003e0c:	d101      	bne.n	8003e12 <HAL_TIM_PWM_Start+0x122>
 8003e0e:	2301      	movs	r3, #1
 8003e10:	e000      	b.n	8003e14 <HAL_TIM_PWM_Start+0x124>
 8003e12:	2300      	movs	r3, #0
 8003e14:	2b00      	cmp	r3, #0
 8003e16:	d008      	beq.n	8003e2a <HAL_TIM_PWM_Start+0x13a>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	681b      	ldr	r3, [r3, #0]
 8003e1c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	681b      	ldr	r3, [r3, #0]
 8003e22:	2180      	movs	r1, #128	; 0x80
 8003e24:	0209      	lsls	r1, r1, #8
 8003e26:	430a      	orrs	r2, r1
 8003e28:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	681b      	ldr	r3, [r3, #0]
 8003e2e:	4a1a      	ldr	r2, [pc, #104]	; (8003e98 <HAL_TIM_PWM_Start+0x1a8>)
 8003e30:	4293      	cmp	r3, r2
 8003e32:	d00a      	beq.n	8003e4a <HAL_TIM_PWM_Start+0x15a>
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	681a      	ldr	r2, [r3, #0]
 8003e38:	2380      	movs	r3, #128	; 0x80
 8003e3a:	05db      	lsls	r3, r3, #23
 8003e3c:	429a      	cmp	r2, r3
 8003e3e:	d004      	beq.n	8003e4a <HAL_TIM_PWM_Start+0x15a>
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	681b      	ldr	r3, [r3, #0]
 8003e44:	4a17      	ldr	r2, [pc, #92]	; (8003ea4 <HAL_TIM_PWM_Start+0x1b4>)
 8003e46:	4293      	cmp	r3, r2
 8003e48:	d116      	bne.n	8003e78 <HAL_TIM_PWM_Start+0x188>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	681b      	ldr	r3, [r3, #0]
 8003e4e:	689b      	ldr	r3, [r3, #8]
 8003e50:	4a15      	ldr	r2, [pc, #84]	; (8003ea8 <HAL_TIM_PWM_Start+0x1b8>)
 8003e52:	4013      	ands	r3, r2
 8003e54:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003e56:	68fb      	ldr	r3, [r7, #12]
 8003e58:	2b06      	cmp	r3, #6
 8003e5a:	d016      	beq.n	8003e8a <HAL_TIM_PWM_Start+0x19a>
 8003e5c:	68fa      	ldr	r2, [r7, #12]
 8003e5e:	2380      	movs	r3, #128	; 0x80
 8003e60:	025b      	lsls	r3, r3, #9
 8003e62:	429a      	cmp	r2, r3
 8003e64:	d011      	beq.n	8003e8a <HAL_TIM_PWM_Start+0x19a>
    {
      __HAL_TIM_ENABLE(htim);
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	681b      	ldr	r3, [r3, #0]
 8003e6a:	681a      	ldr	r2, [r3, #0]
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	681b      	ldr	r3, [r3, #0]
 8003e70:	2101      	movs	r1, #1
 8003e72:	430a      	orrs	r2, r1
 8003e74:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003e76:	e008      	b.n	8003e8a <HAL_TIM_PWM_Start+0x19a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	681a      	ldr	r2, [r3, #0]
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	681b      	ldr	r3, [r3, #0]
 8003e82:	2101      	movs	r1, #1
 8003e84:	430a      	orrs	r2, r1
 8003e86:	601a      	str	r2, [r3, #0]
 8003e88:	e000      	b.n	8003e8c <HAL_TIM_PWM_Start+0x19c>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003e8a:	46c0      	nop			; (mov r8, r8)
  }

  /* Return function status */
  return HAL_OK;
 8003e8c:	2300      	movs	r3, #0
}
 8003e8e:	0018      	movs	r0, r3
 8003e90:	46bd      	mov	sp, r7
 8003e92:	b004      	add	sp, #16
 8003e94:	bd80      	pop	{r7, pc}
 8003e96:	46c0      	nop			; (mov r8, r8)
 8003e98:	40012c00 	.word	0x40012c00
 8003e9c:	40014400 	.word	0x40014400
 8003ea0:	40014800 	.word	0x40014800
 8003ea4:	40000400 	.word	0x40000400
 8003ea8:	00010007 	.word	0x00010007

08003eac <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8003eac:	b580      	push	{r7, lr}
 8003eae:	b086      	sub	sp, #24
 8003eb0:	af00      	add	r7, sp, #0
 8003eb2:	60f8      	str	r0, [r7, #12]
 8003eb4:	60b9      	str	r1, [r7, #8]
 8003eb6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003eb8:	2317      	movs	r3, #23
 8003eba:	18fb      	adds	r3, r7, r3
 8003ebc:	2200      	movs	r2, #0
 8003ebe:	701a      	strb	r2, [r3, #0]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003ec0:	68fb      	ldr	r3, [r7, #12]
 8003ec2:	223c      	movs	r2, #60	; 0x3c
 8003ec4:	5c9b      	ldrb	r3, [r3, r2]
 8003ec6:	2b01      	cmp	r3, #1
 8003ec8:	d101      	bne.n	8003ece <HAL_TIM_PWM_ConfigChannel+0x22>
 8003eca:	2302      	movs	r3, #2
 8003ecc:	e0e5      	b.n	800409a <HAL_TIM_PWM_ConfigChannel+0x1ee>
 8003ece:	68fb      	ldr	r3, [r7, #12]
 8003ed0:	223c      	movs	r2, #60	; 0x3c
 8003ed2:	2101      	movs	r1, #1
 8003ed4:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	2b14      	cmp	r3, #20
 8003eda:	d900      	bls.n	8003ede <HAL_TIM_PWM_ConfigChannel+0x32>
 8003edc:	e0d1      	b.n	8004082 <HAL_TIM_PWM_ConfigChannel+0x1d6>
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	009a      	lsls	r2, r3, #2
 8003ee2:	4b70      	ldr	r3, [pc, #448]	; (80040a4 <HAL_TIM_PWM_ConfigChannel+0x1f8>)
 8003ee4:	18d3      	adds	r3, r2, r3
 8003ee6:	681b      	ldr	r3, [r3, #0]
 8003ee8:	469f      	mov	pc, r3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003eea:	68fb      	ldr	r3, [r7, #12]
 8003eec:	681b      	ldr	r3, [r3, #0]
 8003eee:	68ba      	ldr	r2, [r7, #8]
 8003ef0:	0011      	movs	r1, r2
 8003ef2:	0018      	movs	r0, r3
 8003ef4:	f000 f950 	bl	8004198 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003ef8:	68fb      	ldr	r3, [r7, #12]
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	699a      	ldr	r2, [r3, #24]
 8003efe:	68fb      	ldr	r3, [r7, #12]
 8003f00:	681b      	ldr	r3, [r3, #0]
 8003f02:	2108      	movs	r1, #8
 8003f04:	430a      	orrs	r2, r1
 8003f06:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003f08:	68fb      	ldr	r3, [r7, #12]
 8003f0a:	681b      	ldr	r3, [r3, #0]
 8003f0c:	699a      	ldr	r2, [r3, #24]
 8003f0e:	68fb      	ldr	r3, [r7, #12]
 8003f10:	681b      	ldr	r3, [r3, #0]
 8003f12:	2104      	movs	r1, #4
 8003f14:	438a      	bics	r2, r1
 8003f16:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003f18:	68fb      	ldr	r3, [r7, #12]
 8003f1a:	681b      	ldr	r3, [r3, #0]
 8003f1c:	6999      	ldr	r1, [r3, #24]
 8003f1e:	68bb      	ldr	r3, [r7, #8]
 8003f20:	691a      	ldr	r2, [r3, #16]
 8003f22:	68fb      	ldr	r3, [r7, #12]
 8003f24:	681b      	ldr	r3, [r3, #0]
 8003f26:	430a      	orrs	r2, r1
 8003f28:	619a      	str	r2, [r3, #24]
      break;
 8003f2a:	e0af      	b.n	800408c <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003f2c:	68fb      	ldr	r3, [r7, #12]
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	68ba      	ldr	r2, [r7, #8]
 8003f32:	0011      	movs	r1, r2
 8003f34:	0018      	movs	r0, r3
 8003f36:	f000 f9af 	bl	8004298 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003f3a:	68fb      	ldr	r3, [r7, #12]
 8003f3c:	681b      	ldr	r3, [r3, #0]
 8003f3e:	699a      	ldr	r2, [r3, #24]
 8003f40:	68fb      	ldr	r3, [r7, #12]
 8003f42:	681b      	ldr	r3, [r3, #0]
 8003f44:	2180      	movs	r1, #128	; 0x80
 8003f46:	0109      	lsls	r1, r1, #4
 8003f48:	430a      	orrs	r2, r1
 8003f4a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8003f4c:	68fb      	ldr	r3, [r7, #12]
 8003f4e:	681b      	ldr	r3, [r3, #0]
 8003f50:	699a      	ldr	r2, [r3, #24]
 8003f52:	68fb      	ldr	r3, [r7, #12]
 8003f54:	681b      	ldr	r3, [r3, #0]
 8003f56:	4954      	ldr	r1, [pc, #336]	; (80040a8 <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 8003f58:	400a      	ands	r2, r1
 8003f5a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003f5c:	68fb      	ldr	r3, [r7, #12]
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	6999      	ldr	r1, [r3, #24]
 8003f62:	68bb      	ldr	r3, [r7, #8]
 8003f64:	691b      	ldr	r3, [r3, #16]
 8003f66:	021a      	lsls	r2, r3, #8
 8003f68:	68fb      	ldr	r3, [r7, #12]
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	430a      	orrs	r2, r1
 8003f6e:	619a      	str	r2, [r3, #24]
      break;
 8003f70:	e08c      	b.n	800408c <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8003f72:	68fb      	ldr	r3, [r7, #12]
 8003f74:	681b      	ldr	r3, [r3, #0]
 8003f76:	68ba      	ldr	r2, [r7, #8]
 8003f78:	0011      	movs	r1, r2
 8003f7a:	0018      	movs	r0, r3
 8003f7c:	f000 fa0a 	bl	8004394 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8003f80:	68fb      	ldr	r3, [r7, #12]
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	69da      	ldr	r2, [r3, #28]
 8003f86:	68fb      	ldr	r3, [r7, #12]
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	2108      	movs	r1, #8
 8003f8c:	430a      	orrs	r2, r1
 8003f8e:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8003f90:	68fb      	ldr	r3, [r7, #12]
 8003f92:	681b      	ldr	r3, [r3, #0]
 8003f94:	69da      	ldr	r2, [r3, #28]
 8003f96:	68fb      	ldr	r3, [r7, #12]
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	2104      	movs	r1, #4
 8003f9c:	438a      	bics	r2, r1
 8003f9e:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8003fa0:	68fb      	ldr	r3, [r7, #12]
 8003fa2:	681b      	ldr	r3, [r3, #0]
 8003fa4:	69d9      	ldr	r1, [r3, #28]
 8003fa6:	68bb      	ldr	r3, [r7, #8]
 8003fa8:	691a      	ldr	r2, [r3, #16]
 8003faa:	68fb      	ldr	r3, [r7, #12]
 8003fac:	681b      	ldr	r3, [r3, #0]
 8003fae:	430a      	orrs	r2, r1
 8003fb0:	61da      	str	r2, [r3, #28]
      break;
 8003fb2:	e06b      	b.n	800408c <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8003fb4:	68fb      	ldr	r3, [r7, #12]
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	68ba      	ldr	r2, [r7, #8]
 8003fba:	0011      	movs	r1, r2
 8003fbc:	0018      	movs	r0, r3
 8003fbe:	f000 fa6b 	bl	8004498 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8003fc2:	68fb      	ldr	r3, [r7, #12]
 8003fc4:	681b      	ldr	r3, [r3, #0]
 8003fc6:	69da      	ldr	r2, [r3, #28]
 8003fc8:	68fb      	ldr	r3, [r7, #12]
 8003fca:	681b      	ldr	r3, [r3, #0]
 8003fcc:	2180      	movs	r1, #128	; 0x80
 8003fce:	0109      	lsls	r1, r1, #4
 8003fd0:	430a      	orrs	r2, r1
 8003fd2:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8003fd4:	68fb      	ldr	r3, [r7, #12]
 8003fd6:	681b      	ldr	r3, [r3, #0]
 8003fd8:	69da      	ldr	r2, [r3, #28]
 8003fda:	68fb      	ldr	r3, [r7, #12]
 8003fdc:	681b      	ldr	r3, [r3, #0]
 8003fde:	4932      	ldr	r1, [pc, #200]	; (80040a8 <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 8003fe0:	400a      	ands	r2, r1
 8003fe2:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8003fe4:	68fb      	ldr	r3, [r7, #12]
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	69d9      	ldr	r1, [r3, #28]
 8003fea:	68bb      	ldr	r3, [r7, #8]
 8003fec:	691b      	ldr	r3, [r3, #16]
 8003fee:	021a      	lsls	r2, r3, #8
 8003ff0:	68fb      	ldr	r3, [r7, #12]
 8003ff2:	681b      	ldr	r3, [r3, #0]
 8003ff4:	430a      	orrs	r2, r1
 8003ff6:	61da      	str	r2, [r3, #28]
      break;
 8003ff8:	e048      	b.n	800408c <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8003ffa:	68fb      	ldr	r3, [r7, #12]
 8003ffc:	681b      	ldr	r3, [r3, #0]
 8003ffe:	68ba      	ldr	r2, [r7, #8]
 8004000:	0011      	movs	r1, r2
 8004002:	0018      	movs	r0, r3
 8004004:	f000 faac 	bl	8004560 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8004008:	68fb      	ldr	r3, [r7, #12]
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800400e:	68fb      	ldr	r3, [r7, #12]
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	2108      	movs	r1, #8
 8004014:	430a      	orrs	r2, r1
 8004016:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8004018:	68fb      	ldr	r3, [r7, #12]
 800401a:	681b      	ldr	r3, [r3, #0]
 800401c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800401e:	68fb      	ldr	r3, [r7, #12]
 8004020:	681b      	ldr	r3, [r3, #0]
 8004022:	2104      	movs	r1, #4
 8004024:	438a      	bics	r2, r1
 8004026:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8004028:	68fb      	ldr	r3, [r7, #12]
 800402a:	681b      	ldr	r3, [r3, #0]
 800402c:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800402e:	68bb      	ldr	r3, [r7, #8]
 8004030:	691a      	ldr	r2, [r3, #16]
 8004032:	68fb      	ldr	r3, [r7, #12]
 8004034:	681b      	ldr	r3, [r3, #0]
 8004036:	430a      	orrs	r2, r1
 8004038:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 800403a:	e027      	b.n	800408c <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800403c:	68fb      	ldr	r3, [r7, #12]
 800403e:	681b      	ldr	r3, [r3, #0]
 8004040:	68ba      	ldr	r2, [r7, #8]
 8004042:	0011      	movs	r1, r2
 8004044:	0018      	movs	r0, r3
 8004046:	f000 fae5 	bl	8004614 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800404a:	68fb      	ldr	r3, [r7, #12]
 800404c:	681b      	ldr	r3, [r3, #0]
 800404e:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8004050:	68fb      	ldr	r3, [r7, #12]
 8004052:	681b      	ldr	r3, [r3, #0]
 8004054:	2180      	movs	r1, #128	; 0x80
 8004056:	0109      	lsls	r1, r1, #4
 8004058:	430a      	orrs	r2, r1
 800405a:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800405c:	68fb      	ldr	r3, [r7, #12]
 800405e:	681b      	ldr	r3, [r3, #0]
 8004060:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8004062:	68fb      	ldr	r3, [r7, #12]
 8004064:	681b      	ldr	r3, [r3, #0]
 8004066:	4910      	ldr	r1, [pc, #64]	; (80040a8 <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 8004068:	400a      	ands	r2, r1
 800406a:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800406c:	68fb      	ldr	r3, [r7, #12]
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8004072:	68bb      	ldr	r3, [r7, #8]
 8004074:	691b      	ldr	r3, [r3, #16]
 8004076:	021a      	lsls	r2, r3, #8
 8004078:	68fb      	ldr	r3, [r7, #12]
 800407a:	681b      	ldr	r3, [r3, #0]
 800407c:	430a      	orrs	r2, r1
 800407e:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8004080:	e004      	b.n	800408c <HAL_TIM_PWM_ConfigChannel+0x1e0>
    }

    default:
      status = HAL_ERROR;
 8004082:	2317      	movs	r3, #23
 8004084:	18fb      	adds	r3, r7, r3
 8004086:	2201      	movs	r2, #1
 8004088:	701a      	strb	r2, [r3, #0]
      break;
 800408a:	46c0      	nop			; (mov r8, r8)
  }

  __HAL_UNLOCK(htim);
 800408c:	68fb      	ldr	r3, [r7, #12]
 800408e:	223c      	movs	r2, #60	; 0x3c
 8004090:	2100      	movs	r1, #0
 8004092:	5499      	strb	r1, [r3, r2]

  return status;
 8004094:	2317      	movs	r3, #23
 8004096:	18fb      	adds	r3, r7, r3
 8004098:	781b      	ldrb	r3, [r3, #0]
}
 800409a:	0018      	movs	r0, r3
 800409c:	46bd      	mov	sp, r7
 800409e:	b006      	add	sp, #24
 80040a0:	bd80      	pop	{r7, pc}
 80040a2:	46c0      	nop			; (mov r8, r8)
 80040a4:	080067cc 	.word	0x080067cc
 80040a8:	fffffbff 	.word	0xfffffbff

080040ac <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80040ac:	b580      	push	{r7, lr}
 80040ae:	b084      	sub	sp, #16
 80040b0:	af00      	add	r7, sp, #0
 80040b2:	6078      	str	r0, [r7, #4]
 80040b4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	681b      	ldr	r3, [r3, #0]
 80040ba:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	4a30      	ldr	r2, [pc, #192]	; (8004180 <TIM_Base_SetConfig+0xd4>)
 80040c0:	4293      	cmp	r3, r2
 80040c2:	d008      	beq.n	80040d6 <TIM_Base_SetConfig+0x2a>
 80040c4:	687a      	ldr	r2, [r7, #4]
 80040c6:	2380      	movs	r3, #128	; 0x80
 80040c8:	05db      	lsls	r3, r3, #23
 80040ca:	429a      	cmp	r2, r3
 80040cc:	d003      	beq.n	80040d6 <TIM_Base_SetConfig+0x2a>
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	4a2c      	ldr	r2, [pc, #176]	; (8004184 <TIM_Base_SetConfig+0xd8>)
 80040d2:	4293      	cmp	r3, r2
 80040d4:	d108      	bne.n	80040e8 <TIM_Base_SetConfig+0x3c>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80040d6:	68fb      	ldr	r3, [r7, #12]
 80040d8:	2270      	movs	r2, #112	; 0x70
 80040da:	4393      	bics	r3, r2
 80040dc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80040de:	683b      	ldr	r3, [r7, #0]
 80040e0:	685b      	ldr	r3, [r3, #4]
 80040e2:	68fa      	ldr	r2, [r7, #12]
 80040e4:	4313      	orrs	r3, r2
 80040e6:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	4a25      	ldr	r2, [pc, #148]	; (8004180 <TIM_Base_SetConfig+0xd4>)
 80040ec:	4293      	cmp	r3, r2
 80040ee:	d014      	beq.n	800411a <TIM_Base_SetConfig+0x6e>
 80040f0:	687a      	ldr	r2, [r7, #4]
 80040f2:	2380      	movs	r3, #128	; 0x80
 80040f4:	05db      	lsls	r3, r3, #23
 80040f6:	429a      	cmp	r2, r3
 80040f8:	d00f      	beq.n	800411a <TIM_Base_SetConfig+0x6e>
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	4a21      	ldr	r2, [pc, #132]	; (8004184 <TIM_Base_SetConfig+0xd8>)
 80040fe:	4293      	cmp	r3, r2
 8004100:	d00b      	beq.n	800411a <TIM_Base_SetConfig+0x6e>
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	4a20      	ldr	r2, [pc, #128]	; (8004188 <TIM_Base_SetConfig+0xdc>)
 8004106:	4293      	cmp	r3, r2
 8004108:	d007      	beq.n	800411a <TIM_Base_SetConfig+0x6e>
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	4a1f      	ldr	r2, [pc, #124]	; (800418c <TIM_Base_SetConfig+0xe0>)
 800410e:	4293      	cmp	r3, r2
 8004110:	d003      	beq.n	800411a <TIM_Base_SetConfig+0x6e>
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	4a1e      	ldr	r2, [pc, #120]	; (8004190 <TIM_Base_SetConfig+0xe4>)
 8004116:	4293      	cmp	r3, r2
 8004118:	d108      	bne.n	800412c <TIM_Base_SetConfig+0x80>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800411a:	68fb      	ldr	r3, [r7, #12]
 800411c:	4a1d      	ldr	r2, [pc, #116]	; (8004194 <TIM_Base_SetConfig+0xe8>)
 800411e:	4013      	ands	r3, r2
 8004120:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004122:	683b      	ldr	r3, [r7, #0]
 8004124:	68db      	ldr	r3, [r3, #12]
 8004126:	68fa      	ldr	r2, [r7, #12]
 8004128:	4313      	orrs	r3, r2
 800412a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800412c:	68fb      	ldr	r3, [r7, #12]
 800412e:	2280      	movs	r2, #128	; 0x80
 8004130:	4393      	bics	r3, r2
 8004132:	001a      	movs	r2, r3
 8004134:	683b      	ldr	r3, [r7, #0]
 8004136:	695b      	ldr	r3, [r3, #20]
 8004138:	4313      	orrs	r3, r2
 800413a:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	68fa      	ldr	r2, [r7, #12]
 8004140:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004142:	683b      	ldr	r3, [r7, #0]
 8004144:	689a      	ldr	r2, [r3, #8]
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800414a:	683b      	ldr	r3, [r7, #0]
 800414c:	681a      	ldr	r2, [r3, #0]
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	4a0a      	ldr	r2, [pc, #40]	; (8004180 <TIM_Base_SetConfig+0xd4>)
 8004156:	4293      	cmp	r3, r2
 8004158:	d007      	beq.n	800416a <TIM_Base_SetConfig+0xbe>
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	4a0b      	ldr	r2, [pc, #44]	; (800418c <TIM_Base_SetConfig+0xe0>)
 800415e:	4293      	cmp	r3, r2
 8004160:	d003      	beq.n	800416a <TIM_Base_SetConfig+0xbe>
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	4a0a      	ldr	r2, [pc, #40]	; (8004190 <TIM_Base_SetConfig+0xe4>)
 8004166:	4293      	cmp	r3, r2
 8004168:	d103      	bne.n	8004172 <TIM_Base_SetConfig+0xc6>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800416a:	683b      	ldr	r3, [r7, #0]
 800416c:	691a      	ldr	r2, [r3, #16]
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	2201      	movs	r2, #1
 8004176:	615a      	str	r2, [r3, #20]
}
 8004178:	46c0      	nop			; (mov r8, r8)
 800417a:	46bd      	mov	sp, r7
 800417c:	b004      	add	sp, #16
 800417e:	bd80      	pop	{r7, pc}
 8004180:	40012c00 	.word	0x40012c00
 8004184:	40000400 	.word	0x40000400
 8004188:	40002000 	.word	0x40002000
 800418c:	40014400 	.word	0x40014400
 8004190:	40014800 	.word	0x40014800
 8004194:	fffffcff 	.word	0xfffffcff

08004198 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004198:	b580      	push	{r7, lr}
 800419a:	b086      	sub	sp, #24
 800419c:	af00      	add	r7, sp, #0
 800419e:	6078      	str	r0, [r7, #4]
 80041a0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	6a1b      	ldr	r3, [r3, #32]
 80041a6:	2201      	movs	r2, #1
 80041a8:	4393      	bics	r3, r2
 80041aa:	001a      	movs	r2, r3
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	6a1b      	ldr	r3, [r3, #32]
 80041b4:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	685b      	ldr	r3, [r3, #4]
 80041ba:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	699b      	ldr	r3, [r3, #24]
 80041c0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80041c2:	68fb      	ldr	r3, [r7, #12]
 80041c4:	4a2e      	ldr	r2, [pc, #184]	; (8004280 <TIM_OC1_SetConfig+0xe8>)
 80041c6:	4013      	ands	r3, r2
 80041c8:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80041ca:	68fb      	ldr	r3, [r7, #12]
 80041cc:	2203      	movs	r2, #3
 80041ce:	4393      	bics	r3, r2
 80041d0:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80041d2:	683b      	ldr	r3, [r7, #0]
 80041d4:	681b      	ldr	r3, [r3, #0]
 80041d6:	68fa      	ldr	r2, [r7, #12]
 80041d8:	4313      	orrs	r3, r2
 80041da:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80041dc:	697b      	ldr	r3, [r7, #20]
 80041de:	2202      	movs	r2, #2
 80041e0:	4393      	bics	r3, r2
 80041e2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80041e4:	683b      	ldr	r3, [r7, #0]
 80041e6:	689b      	ldr	r3, [r3, #8]
 80041e8:	697a      	ldr	r2, [r7, #20]
 80041ea:	4313      	orrs	r3, r2
 80041ec:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	4a24      	ldr	r2, [pc, #144]	; (8004284 <TIM_OC1_SetConfig+0xec>)
 80041f2:	4293      	cmp	r3, r2
 80041f4:	d007      	beq.n	8004206 <TIM_OC1_SetConfig+0x6e>
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	4a23      	ldr	r2, [pc, #140]	; (8004288 <TIM_OC1_SetConfig+0xf0>)
 80041fa:	4293      	cmp	r3, r2
 80041fc:	d003      	beq.n	8004206 <TIM_OC1_SetConfig+0x6e>
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	4a22      	ldr	r2, [pc, #136]	; (800428c <TIM_OC1_SetConfig+0xf4>)
 8004202:	4293      	cmp	r3, r2
 8004204:	d10c      	bne.n	8004220 <TIM_OC1_SetConfig+0x88>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004206:	697b      	ldr	r3, [r7, #20]
 8004208:	2208      	movs	r2, #8
 800420a:	4393      	bics	r3, r2
 800420c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800420e:	683b      	ldr	r3, [r7, #0]
 8004210:	68db      	ldr	r3, [r3, #12]
 8004212:	697a      	ldr	r2, [r7, #20]
 8004214:	4313      	orrs	r3, r2
 8004216:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8004218:	697b      	ldr	r3, [r7, #20]
 800421a:	2204      	movs	r2, #4
 800421c:	4393      	bics	r3, r2
 800421e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	4a18      	ldr	r2, [pc, #96]	; (8004284 <TIM_OC1_SetConfig+0xec>)
 8004224:	4293      	cmp	r3, r2
 8004226:	d007      	beq.n	8004238 <TIM_OC1_SetConfig+0xa0>
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	4a17      	ldr	r2, [pc, #92]	; (8004288 <TIM_OC1_SetConfig+0xf0>)
 800422c:	4293      	cmp	r3, r2
 800422e:	d003      	beq.n	8004238 <TIM_OC1_SetConfig+0xa0>
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	4a16      	ldr	r2, [pc, #88]	; (800428c <TIM_OC1_SetConfig+0xf4>)
 8004234:	4293      	cmp	r3, r2
 8004236:	d111      	bne.n	800425c <TIM_OC1_SetConfig+0xc4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8004238:	693b      	ldr	r3, [r7, #16]
 800423a:	4a15      	ldr	r2, [pc, #84]	; (8004290 <TIM_OC1_SetConfig+0xf8>)
 800423c:	4013      	ands	r3, r2
 800423e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004240:	693b      	ldr	r3, [r7, #16]
 8004242:	4a14      	ldr	r2, [pc, #80]	; (8004294 <TIM_OC1_SetConfig+0xfc>)
 8004244:	4013      	ands	r3, r2
 8004246:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8004248:	683b      	ldr	r3, [r7, #0]
 800424a:	695b      	ldr	r3, [r3, #20]
 800424c:	693a      	ldr	r2, [r7, #16]
 800424e:	4313      	orrs	r3, r2
 8004250:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004252:	683b      	ldr	r3, [r7, #0]
 8004254:	699b      	ldr	r3, [r3, #24]
 8004256:	693a      	ldr	r2, [r7, #16]
 8004258:	4313      	orrs	r3, r2
 800425a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	693a      	ldr	r2, [r7, #16]
 8004260:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	68fa      	ldr	r2, [r7, #12]
 8004266:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8004268:	683b      	ldr	r3, [r7, #0]
 800426a:	685a      	ldr	r2, [r3, #4]
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	697a      	ldr	r2, [r7, #20]
 8004274:	621a      	str	r2, [r3, #32]
}
 8004276:	46c0      	nop			; (mov r8, r8)
 8004278:	46bd      	mov	sp, r7
 800427a:	b006      	add	sp, #24
 800427c:	bd80      	pop	{r7, pc}
 800427e:	46c0      	nop			; (mov r8, r8)
 8004280:	fffeff8f 	.word	0xfffeff8f
 8004284:	40012c00 	.word	0x40012c00
 8004288:	40014400 	.word	0x40014400
 800428c:	40014800 	.word	0x40014800
 8004290:	fffffeff 	.word	0xfffffeff
 8004294:	fffffdff 	.word	0xfffffdff

08004298 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004298:	b580      	push	{r7, lr}
 800429a:	b086      	sub	sp, #24
 800429c:	af00      	add	r7, sp, #0
 800429e:	6078      	str	r0, [r7, #4]
 80042a0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	6a1b      	ldr	r3, [r3, #32]
 80042a6:	2210      	movs	r2, #16
 80042a8:	4393      	bics	r3, r2
 80042aa:	001a      	movs	r2, r3
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	6a1b      	ldr	r3, [r3, #32]
 80042b4:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	685b      	ldr	r3, [r3, #4]
 80042ba:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	699b      	ldr	r3, [r3, #24]
 80042c0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80042c2:	68fb      	ldr	r3, [r7, #12]
 80042c4:	4a2c      	ldr	r2, [pc, #176]	; (8004378 <TIM_OC2_SetConfig+0xe0>)
 80042c6:	4013      	ands	r3, r2
 80042c8:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80042ca:	68fb      	ldr	r3, [r7, #12]
 80042cc:	4a2b      	ldr	r2, [pc, #172]	; (800437c <TIM_OC2_SetConfig+0xe4>)
 80042ce:	4013      	ands	r3, r2
 80042d0:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80042d2:	683b      	ldr	r3, [r7, #0]
 80042d4:	681b      	ldr	r3, [r3, #0]
 80042d6:	021b      	lsls	r3, r3, #8
 80042d8:	68fa      	ldr	r2, [r7, #12]
 80042da:	4313      	orrs	r3, r2
 80042dc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80042de:	697b      	ldr	r3, [r7, #20]
 80042e0:	2220      	movs	r2, #32
 80042e2:	4393      	bics	r3, r2
 80042e4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80042e6:	683b      	ldr	r3, [r7, #0]
 80042e8:	689b      	ldr	r3, [r3, #8]
 80042ea:	011b      	lsls	r3, r3, #4
 80042ec:	697a      	ldr	r2, [r7, #20]
 80042ee:	4313      	orrs	r3, r2
 80042f0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	4a22      	ldr	r2, [pc, #136]	; (8004380 <TIM_OC2_SetConfig+0xe8>)
 80042f6:	4293      	cmp	r3, r2
 80042f8:	d10d      	bne.n	8004316 <TIM_OC2_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80042fa:	697b      	ldr	r3, [r7, #20]
 80042fc:	2280      	movs	r2, #128	; 0x80
 80042fe:	4393      	bics	r3, r2
 8004300:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004302:	683b      	ldr	r3, [r7, #0]
 8004304:	68db      	ldr	r3, [r3, #12]
 8004306:	011b      	lsls	r3, r3, #4
 8004308:	697a      	ldr	r2, [r7, #20]
 800430a:	4313      	orrs	r3, r2
 800430c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800430e:	697b      	ldr	r3, [r7, #20]
 8004310:	2240      	movs	r2, #64	; 0x40
 8004312:	4393      	bics	r3, r2
 8004314:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	4a19      	ldr	r2, [pc, #100]	; (8004380 <TIM_OC2_SetConfig+0xe8>)
 800431a:	4293      	cmp	r3, r2
 800431c:	d007      	beq.n	800432e <TIM_OC2_SetConfig+0x96>
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	4a18      	ldr	r2, [pc, #96]	; (8004384 <TIM_OC2_SetConfig+0xec>)
 8004322:	4293      	cmp	r3, r2
 8004324:	d003      	beq.n	800432e <TIM_OC2_SetConfig+0x96>
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	4a17      	ldr	r2, [pc, #92]	; (8004388 <TIM_OC2_SetConfig+0xf0>)
 800432a:	4293      	cmp	r3, r2
 800432c:	d113      	bne.n	8004356 <TIM_OC2_SetConfig+0xbe>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800432e:	693b      	ldr	r3, [r7, #16]
 8004330:	4a16      	ldr	r2, [pc, #88]	; (800438c <TIM_OC2_SetConfig+0xf4>)
 8004332:	4013      	ands	r3, r2
 8004334:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004336:	693b      	ldr	r3, [r7, #16]
 8004338:	4a15      	ldr	r2, [pc, #84]	; (8004390 <TIM_OC2_SetConfig+0xf8>)
 800433a:	4013      	ands	r3, r2
 800433c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800433e:	683b      	ldr	r3, [r7, #0]
 8004340:	695b      	ldr	r3, [r3, #20]
 8004342:	009b      	lsls	r3, r3, #2
 8004344:	693a      	ldr	r2, [r7, #16]
 8004346:	4313      	orrs	r3, r2
 8004348:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800434a:	683b      	ldr	r3, [r7, #0]
 800434c:	699b      	ldr	r3, [r3, #24]
 800434e:	009b      	lsls	r3, r3, #2
 8004350:	693a      	ldr	r2, [r7, #16]
 8004352:	4313      	orrs	r3, r2
 8004354:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	693a      	ldr	r2, [r7, #16]
 800435a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	68fa      	ldr	r2, [r7, #12]
 8004360:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004362:	683b      	ldr	r3, [r7, #0]
 8004364:	685a      	ldr	r2, [r3, #4]
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	697a      	ldr	r2, [r7, #20]
 800436e:	621a      	str	r2, [r3, #32]
}
 8004370:	46c0      	nop			; (mov r8, r8)
 8004372:	46bd      	mov	sp, r7
 8004374:	b006      	add	sp, #24
 8004376:	bd80      	pop	{r7, pc}
 8004378:	feff8fff 	.word	0xfeff8fff
 800437c:	fffffcff 	.word	0xfffffcff
 8004380:	40012c00 	.word	0x40012c00
 8004384:	40014400 	.word	0x40014400
 8004388:	40014800 	.word	0x40014800
 800438c:	fffffbff 	.word	0xfffffbff
 8004390:	fffff7ff 	.word	0xfffff7ff

08004394 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004394:	b580      	push	{r7, lr}
 8004396:	b086      	sub	sp, #24
 8004398:	af00      	add	r7, sp, #0
 800439a:	6078      	str	r0, [r7, #4]
 800439c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	6a1b      	ldr	r3, [r3, #32]
 80043a2:	4a33      	ldr	r2, [pc, #204]	; (8004470 <TIM_OC3_SetConfig+0xdc>)
 80043a4:	401a      	ands	r2, r3
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	6a1b      	ldr	r3, [r3, #32]
 80043ae:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	685b      	ldr	r3, [r3, #4]
 80043b4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	69db      	ldr	r3, [r3, #28]
 80043ba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80043bc:	68fb      	ldr	r3, [r7, #12]
 80043be:	4a2d      	ldr	r2, [pc, #180]	; (8004474 <TIM_OC3_SetConfig+0xe0>)
 80043c0:	4013      	ands	r3, r2
 80043c2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80043c4:	68fb      	ldr	r3, [r7, #12]
 80043c6:	2203      	movs	r2, #3
 80043c8:	4393      	bics	r3, r2
 80043ca:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80043cc:	683b      	ldr	r3, [r7, #0]
 80043ce:	681b      	ldr	r3, [r3, #0]
 80043d0:	68fa      	ldr	r2, [r7, #12]
 80043d2:	4313      	orrs	r3, r2
 80043d4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80043d6:	697b      	ldr	r3, [r7, #20]
 80043d8:	4a27      	ldr	r2, [pc, #156]	; (8004478 <TIM_OC3_SetConfig+0xe4>)
 80043da:	4013      	ands	r3, r2
 80043dc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80043de:	683b      	ldr	r3, [r7, #0]
 80043e0:	689b      	ldr	r3, [r3, #8]
 80043e2:	021b      	lsls	r3, r3, #8
 80043e4:	697a      	ldr	r2, [r7, #20]
 80043e6:	4313      	orrs	r3, r2
 80043e8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	4a23      	ldr	r2, [pc, #140]	; (800447c <TIM_OC3_SetConfig+0xe8>)
 80043ee:	4293      	cmp	r3, r2
 80043f0:	d10d      	bne.n	800440e <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80043f2:	697b      	ldr	r3, [r7, #20]
 80043f4:	4a22      	ldr	r2, [pc, #136]	; (8004480 <TIM_OC3_SetConfig+0xec>)
 80043f6:	4013      	ands	r3, r2
 80043f8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80043fa:	683b      	ldr	r3, [r7, #0]
 80043fc:	68db      	ldr	r3, [r3, #12]
 80043fe:	021b      	lsls	r3, r3, #8
 8004400:	697a      	ldr	r2, [r7, #20]
 8004402:	4313      	orrs	r3, r2
 8004404:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8004406:	697b      	ldr	r3, [r7, #20]
 8004408:	4a1e      	ldr	r2, [pc, #120]	; (8004484 <TIM_OC3_SetConfig+0xf0>)
 800440a:	4013      	ands	r3, r2
 800440c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	4a1a      	ldr	r2, [pc, #104]	; (800447c <TIM_OC3_SetConfig+0xe8>)
 8004412:	4293      	cmp	r3, r2
 8004414:	d007      	beq.n	8004426 <TIM_OC3_SetConfig+0x92>
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	4a1b      	ldr	r2, [pc, #108]	; (8004488 <TIM_OC3_SetConfig+0xf4>)
 800441a:	4293      	cmp	r3, r2
 800441c:	d003      	beq.n	8004426 <TIM_OC3_SetConfig+0x92>
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	4a1a      	ldr	r2, [pc, #104]	; (800448c <TIM_OC3_SetConfig+0xf8>)
 8004422:	4293      	cmp	r3, r2
 8004424:	d113      	bne.n	800444e <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8004426:	693b      	ldr	r3, [r7, #16]
 8004428:	4a19      	ldr	r2, [pc, #100]	; (8004490 <TIM_OC3_SetConfig+0xfc>)
 800442a:	4013      	ands	r3, r2
 800442c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800442e:	693b      	ldr	r3, [r7, #16]
 8004430:	4a18      	ldr	r2, [pc, #96]	; (8004494 <TIM_OC3_SetConfig+0x100>)
 8004432:	4013      	ands	r3, r2
 8004434:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8004436:	683b      	ldr	r3, [r7, #0]
 8004438:	695b      	ldr	r3, [r3, #20]
 800443a:	011b      	lsls	r3, r3, #4
 800443c:	693a      	ldr	r2, [r7, #16]
 800443e:	4313      	orrs	r3, r2
 8004440:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004442:	683b      	ldr	r3, [r7, #0]
 8004444:	699b      	ldr	r3, [r3, #24]
 8004446:	011b      	lsls	r3, r3, #4
 8004448:	693a      	ldr	r2, [r7, #16]
 800444a:	4313      	orrs	r3, r2
 800444c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	693a      	ldr	r2, [r7, #16]
 8004452:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	68fa      	ldr	r2, [r7, #12]
 8004458:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800445a:	683b      	ldr	r3, [r7, #0]
 800445c:	685a      	ldr	r2, [r3, #4]
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	697a      	ldr	r2, [r7, #20]
 8004466:	621a      	str	r2, [r3, #32]
}
 8004468:	46c0      	nop			; (mov r8, r8)
 800446a:	46bd      	mov	sp, r7
 800446c:	b006      	add	sp, #24
 800446e:	bd80      	pop	{r7, pc}
 8004470:	fffffeff 	.word	0xfffffeff
 8004474:	fffeff8f 	.word	0xfffeff8f
 8004478:	fffffdff 	.word	0xfffffdff
 800447c:	40012c00 	.word	0x40012c00
 8004480:	fffff7ff 	.word	0xfffff7ff
 8004484:	fffffbff 	.word	0xfffffbff
 8004488:	40014400 	.word	0x40014400
 800448c:	40014800 	.word	0x40014800
 8004490:	ffffefff 	.word	0xffffefff
 8004494:	ffffdfff 	.word	0xffffdfff

08004498 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004498:	b580      	push	{r7, lr}
 800449a:	b086      	sub	sp, #24
 800449c:	af00      	add	r7, sp, #0
 800449e:	6078      	str	r0, [r7, #4]
 80044a0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	6a1b      	ldr	r3, [r3, #32]
 80044a6:	4a26      	ldr	r2, [pc, #152]	; (8004540 <TIM_OC4_SetConfig+0xa8>)
 80044a8:	401a      	ands	r2, r3
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	6a1b      	ldr	r3, [r3, #32]
 80044b2:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	685b      	ldr	r3, [r3, #4]
 80044b8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	69db      	ldr	r3, [r3, #28]
 80044be:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80044c0:	68fb      	ldr	r3, [r7, #12]
 80044c2:	4a20      	ldr	r2, [pc, #128]	; (8004544 <TIM_OC4_SetConfig+0xac>)
 80044c4:	4013      	ands	r3, r2
 80044c6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80044c8:	68fb      	ldr	r3, [r7, #12]
 80044ca:	4a1f      	ldr	r2, [pc, #124]	; (8004548 <TIM_OC4_SetConfig+0xb0>)
 80044cc:	4013      	ands	r3, r2
 80044ce:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80044d0:	683b      	ldr	r3, [r7, #0]
 80044d2:	681b      	ldr	r3, [r3, #0]
 80044d4:	021b      	lsls	r3, r3, #8
 80044d6:	68fa      	ldr	r2, [r7, #12]
 80044d8:	4313      	orrs	r3, r2
 80044da:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80044dc:	693b      	ldr	r3, [r7, #16]
 80044de:	4a1b      	ldr	r2, [pc, #108]	; (800454c <TIM_OC4_SetConfig+0xb4>)
 80044e0:	4013      	ands	r3, r2
 80044e2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80044e4:	683b      	ldr	r3, [r7, #0]
 80044e6:	689b      	ldr	r3, [r3, #8]
 80044e8:	031b      	lsls	r3, r3, #12
 80044ea:	693a      	ldr	r2, [r7, #16]
 80044ec:	4313      	orrs	r3, r2
 80044ee:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	4a17      	ldr	r2, [pc, #92]	; (8004550 <TIM_OC4_SetConfig+0xb8>)
 80044f4:	4293      	cmp	r3, r2
 80044f6:	d007      	beq.n	8004508 <TIM_OC4_SetConfig+0x70>
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	4a16      	ldr	r2, [pc, #88]	; (8004554 <TIM_OC4_SetConfig+0xbc>)
 80044fc:	4293      	cmp	r3, r2
 80044fe:	d003      	beq.n	8004508 <TIM_OC4_SetConfig+0x70>
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	4a15      	ldr	r2, [pc, #84]	; (8004558 <TIM_OC4_SetConfig+0xc0>)
 8004504:	4293      	cmp	r3, r2
 8004506:	d109      	bne.n	800451c <TIM_OC4_SetConfig+0x84>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004508:	697b      	ldr	r3, [r7, #20]
 800450a:	4a14      	ldr	r2, [pc, #80]	; (800455c <TIM_OC4_SetConfig+0xc4>)
 800450c:	4013      	ands	r3, r2
 800450e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004510:	683b      	ldr	r3, [r7, #0]
 8004512:	695b      	ldr	r3, [r3, #20]
 8004514:	019b      	lsls	r3, r3, #6
 8004516:	697a      	ldr	r2, [r7, #20]
 8004518:	4313      	orrs	r3, r2
 800451a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	697a      	ldr	r2, [r7, #20]
 8004520:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	68fa      	ldr	r2, [r7, #12]
 8004526:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004528:	683b      	ldr	r3, [r7, #0]
 800452a:	685a      	ldr	r2, [r3, #4]
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	693a      	ldr	r2, [r7, #16]
 8004534:	621a      	str	r2, [r3, #32]
}
 8004536:	46c0      	nop			; (mov r8, r8)
 8004538:	46bd      	mov	sp, r7
 800453a:	b006      	add	sp, #24
 800453c:	bd80      	pop	{r7, pc}
 800453e:	46c0      	nop			; (mov r8, r8)
 8004540:	ffffefff 	.word	0xffffefff
 8004544:	feff8fff 	.word	0xfeff8fff
 8004548:	fffffcff 	.word	0xfffffcff
 800454c:	ffffdfff 	.word	0xffffdfff
 8004550:	40012c00 	.word	0x40012c00
 8004554:	40014400 	.word	0x40014400
 8004558:	40014800 	.word	0x40014800
 800455c:	ffffbfff 	.word	0xffffbfff

08004560 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8004560:	b580      	push	{r7, lr}
 8004562:	b086      	sub	sp, #24
 8004564:	af00      	add	r7, sp, #0
 8004566:	6078      	str	r0, [r7, #4]
 8004568:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	6a1b      	ldr	r3, [r3, #32]
 800456e:	4a23      	ldr	r2, [pc, #140]	; (80045fc <TIM_OC5_SetConfig+0x9c>)
 8004570:	401a      	ands	r2, r3
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	6a1b      	ldr	r3, [r3, #32]
 800457a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	685b      	ldr	r3, [r3, #4]
 8004580:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004586:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8004588:	68fb      	ldr	r3, [r7, #12]
 800458a:	4a1d      	ldr	r2, [pc, #116]	; (8004600 <TIM_OC5_SetConfig+0xa0>)
 800458c:	4013      	ands	r3, r2
 800458e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004590:	683b      	ldr	r3, [r7, #0]
 8004592:	681b      	ldr	r3, [r3, #0]
 8004594:	68fa      	ldr	r2, [r7, #12]
 8004596:	4313      	orrs	r3, r2
 8004598:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800459a:	693b      	ldr	r3, [r7, #16]
 800459c:	4a19      	ldr	r2, [pc, #100]	; (8004604 <TIM_OC5_SetConfig+0xa4>)
 800459e:	4013      	ands	r3, r2
 80045a0:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 80045a2:	683b      	ldr	r3, [r7, #0]
 80045a4:	689b      	ldr	r3, [r3, #8]
 80045a6:	041b      	lsls	r3, r3, #16
 80045a8:	693a      	ldr	r2, [r7, #16]
 80045aa:	4313      	orrs	r3, r2
 80045ac:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	4a15      	ldr	r2, [pc, #84]	; (8004608 <TIM_OC5_SetConfig+0xa8>)
 80045b2:	4293      	cmp	r3, r2
 80045b4:	d007      	beq.n	80045c6 <TIM_OC5_SetConfig+0x66>
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	4a14      	ldr	r2, [pc, #80]	; (800460c <TIM_OC5_SetConfig+0xac>)
 80045ba:	4293      	cmp	r3, r2
 80045bc:	d003      	beq.n	80045c6 <TIM_OC5_SetConfig+0x66>
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	4a13      	ldr	r2, [pc, #76]	; (8004610 <TIM_OC5_SetConfig+0xb0>)
 80045c2:	4293      	cmp	r3, r2
 80045c4:	d109      	bne.n	80045da <TIM_OC5_SetConfig+0x7a>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 80045c6:	697b      	ldr	r3, [r7, #20]
 80045c8:	4a0c      	ldr	r2, [pc, #48]	; (80045fc <TIM_OC5_SetConfig+0x9c>)
 80045ca:	4013      	ands	r3, r2
 80045cc:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 80045ce:	683b      	ldr	r3, [r7, #0]
 80045d0:	695b      	ldr	r3, [r3, #20]
 80045d2:	021b      	lsls	r3, r3, #8
 80045d4:	697a      	ldr	r2, [r7, #20]
 80045d6:	4313      	orrs	r3, r2
 80045d8:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	697a      	ldr	r2, [r7, #20]
 80045de:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	68fa      	ldr	r2, [r7, #12]
 80045e4:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 80045e6:	683b      	ldr	r3, [r7, #0]
 80045e8:	685a      	ldr	r2, [r3, #4]
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	693a      	ldr	r2, [r7, #16]
 80045f2:	621a      	str	r2, [r3, #32]
}
 80045f4:	46c0      	nop			; (mov r8, r8)
 80045f6:	46bd      	mov	sp, r7
 80045f8:	b006      	add	sp, #24
 80045fa:	bd80      	pop	{r7, pc}
 80045fc:	fffeffff 	.word	0xfffeffff
 8004600:	fffeff8f 	.word	0xfffeff8f
 8004604:	fffdffff 	.word	0xfffdffff
 8004608:	40012c00 	.word	0x40012c00
 800460c:	40014400 	.word	0x40014400
 8004610:	40014800 	.word	0x40014800

08004614 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8004614:	b580      	push	{r7, lr}
 8004616:	b086      	sub	sp, #24
 8004618:	af00      	add	r7, sp, #0
 800461a:	6078      	str	r0, [r7, #4]
 800461c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	6a1b      	ldr	r3, [r3, #32]
 8004622:	4a24      	ldr	r2, [pc, #144]	; (80046b4 <TIM_OC6_SetConfig+0xa0>)
 8004624:	401a      	ands	r2, r3
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	6a1b      	ldr	r3, [r3, #32]
 800462e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	685b      	ldr	r3, [r3, #4]
 8004634:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800463a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800463c:	68fb      	ldr	r3, [r7, #12]
 800463e:	4a1e      	ldr	r2, [pc, #120]	; (80046b8 <TIM_OC6_SetConfig+0xa4>)
 8004640:	4013      	ands	r3, r2
 8004642:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004644:	683b      	ldr	r3, [r7, #0]
 8004646:	681b      	ldr	r3, [r3, #0]
 8004648:	021b      	lsls	r3, r3, #8
 800464a:	68fa      	ldr	r2, [r7, #12]
 800464c:	4313      	orrs	r3, r2
 800464e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8004650:	693b      	ldr	r3, [r7, #16]
 8004652:	4a1a      	ldr	r2, [pc, #104]	; (80046bc <TIM_OC6_SetConfig+0xa8>)
 8004654:	4013      	ands	r3, r2
 8004656:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8004658:	683b      	ldr	r3, [r7, #0]
 800465a:	689b      	ldr	r3, [r3, #8]
 800465c:	051b      	lsls	r3, r3, #20
 800465e:	693a      	ldr	r2, [r7, #16]
 8004660:	4313      	orrs	r3, r2
 8004662:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	4a16      	ldr	r2, [pc, #88]	; (80046c0 <TIM_OC6_SetConfig+0xac>)
 8004668:	4293      	cmp	r3, r2
 800466a:	d007      	beq.n	800467c <TIM_OC6_SetConfig+0x68>
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	4a15      	ldr	r2, [pc, #84]	; (80046c4 <TIM_OC6_SetConfig+0xb0>)
 8004670:	4293      	cmp	r3, r2
 8004672:	d003      	beq.n	800467c <TIM_OC6_SetConfig+0x68>
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	4a14      	ldr	r2, [pc, #80]	; (80046c8 <TIM_OC6_SetConfig+0xb4>)
 8004678:	4293      	cmp	r3, r2
 800467a:	d109      	bne.n	8004690 <TIM_OC6_SetConfig+0x7c>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800467c:	697b      	ldr	r3, [r7, #20]
 800467e:	4a13      	ldr	r2, [pc, #76]	; (80046cc <TIM_OC6_SetConfig+0xb8>)
 8004680:	4013      	ands	r3, r2
 8004682:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8004684:	683b      	ldr	r3, [r7, #0]
 8004686:	695b      	ldr	r3, [r3, #20]
 8004688:	029b      	lsls	r3, r3, #10
 800468a:	697a      	ldr	r2, [r7, #20]
 800468c:	4313      	orrs	r3, r2
 800468e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	697a      	ldr	r2, [r7, #20]
 8004694:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	68fa      	ldr	r2, [r7, #12]
 800469a:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800469c:	683b      	ldr	r3, [r7, #0]
 800469e:	685a      	ldr	r2, [r3, #4]
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	693a      	ldr	r2, [r7, #16]
 80046a8:	621a      	str	r2, [r3, #32]
}
 80046aa:	46c0      	nop			; (mov r8, r8)
 80046ac:	46bd      	mov	sp, r7
 80046ae:	b006      	add	sp, #24
 80046b0:	bd80      	pop	{r7, pc}
 80046b2:	46c0      	nop			; (mov r8, r8)
 80046b4:	ffefffff 	.word	0xffefffff
 80046b8:	feff8fff 	.word	0xfeff8fff
 80046bc:	ffdfffff 	.word	0xffdfffff
 80046c0:	40012c00 	.word	0x40012c00
 80046c4:	40014400 	.word	0x40014400
 80046c8:	40014800 	.word	0x40014800
 80046cc:	fffbffff 	.word	0xfffbffff

080046d0 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80046d0:	b580      	push	{r7, lr}
 80046d2:	b086      	sub	sp, #24
 80046d4:	af00      	add	r7, sp, #0
 80046d6:	60f8      	str	r0, [r7, #12]
 80046d8:	60b9      	str	r1, [r7, #8]
 80046da:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80046dc:	68bb      	ldr	r3, [r7, #8]
 80046de:	221f      	movs	r2, #31
 80046e0:	4013      	ands	r3, r2
 80046e2:	2201      	movs	r2, #1
 80046e4:	409a      	lsls	r2, r3
 80046e6:	0013      	movs	r3, r2
 80046e8:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80046ea:	68fb      	ldr	r3, [r7, #12]
 80046ec:	6a1b      	ldr	r3, [r3, #32]
 80046ee:	697a      	ldr	r2, [r7, #20]
 80046f0:	43d2      	mvns	r2, r2
 80046f2:	401a      	ands	r2, r3
 80046f4:	68fb      	ldr	r3, [r7, #12]
 80046f6:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80046f8:	68fb      	ldr	r3, [r7, #12]
 80046fa:	6a1a      	ldr	r2, [r3, #32]
 80046fc:	68bb      	ldr	r3, [r7, #8]
 80046fe:	211f      	movs	r1, #31
 8004700:	400b      	ands	r3, r1
 8004702:	6879      	ldr	r1, [r7, #4]
 8004704:	4099      	lsls	r1, r3
 8004706:	000b      	movs	r3, r1
 8004708:	431a      	orrs	r2, r3
 800470a:	68fb      	ldr	r3, [r7, #12]
 800470c:	621a      	str	r2, [r3, #32]
}
 800470e:	46c0      	nop			; (mov r8, r8)
 8004710:	46bd      	mov	sp, r7
 8004712:	b006      	add	sp, #24
 8004714:	bd80      	pop	{r7, pc}
	...

08004718 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004718:	b580      	push	{r7, lr}
 800471a:	b084      	sub	sp, #16
 800471c:	af00      	add	r7, sp, #0
 800471e:	6078      	str	r0, [r7, #4]
 8004720:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	223c      	movs	r2, #60	; 0x3c
 8004726:	5c9b      	ldrb	r3, [r3, r2]
 8004728:	2b01      	cmp	r3, #1
 800472a:	d101      	bne.n	8004730 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800472c:	2302      	movs	r3, #2
 800472e:	e050      	b.n	80047d2 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	223c      	movs	r2, #60	; 0x3c
 8004734:	2101      	movs	r1, #1
 8004736:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	223d      	movs	r2, #61	; 0x3d
 800473c:	2102      	movs	r1, #2
 800473e:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	681b      	ldr	r3, [r3, #0]
 8004744:	685b      	ldr	r3, [r3, #4]
 8004746:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	681b      	ldr	r3, [r3, #0]
 800474c:	689b      	ldr	r3, [r3, #8]
 800474e:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	681b      	ldr	r3, [r3, #0]
 8004754:	4a21      	ldr	r2, [pc, #132]	; (80047dc <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 8004756:	4293      	cmp	r3, r2
 8004758:	d108      	bne.n	800476c <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800475a:	68fb      	ldr	r3, [r7, #12]
 800475c:	4a20      	ldr	r2, [pc, #128]	; (80047e0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 800475e:	4013      	ands	r3, r2
 8004760:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8004762:	683b      	ldr	r3, [r7, #0]
 8004764:	685b      	ldr	r3, [r3, #4]
 8004766:	68fa      	ldr	r2, [r7, #12]
 8004768:	4313      	orrs	r3, r2
 800476a:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800476c:	68fb      	ldr	r3, [r7, #12]
 800476e:	2270      	movs	r2, #112	; 0x70
 8004770:	4393      	bics	r3, r2
 8004772:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004774:	683b      	ldr	r3, [r7, #0]
 8004776:	681b      	ldr	r3, [r3, #0]
 8004778:	68fa      	ldr	r2, [r7, #12]
 800477a:	4313      	orrs	r3, r2
 800477c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	681b      	ldr	r3, [r3, #0]
 8004782:	68fa      	ldr	r2, [r7, #12]
 8004784:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	681b      	ldr	r3, [r3, #0]
 800478a:	4a14      	ldr	r2, [pc, #80]	; (80047dc <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 800478c:	4293      	cmp	r3, r2
 800478e:	d00a      	beq.n	80047a6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	681a      	ldr	r2, [r3, #0]
 8004794:	2380      	movs	r3, #128	; 0x80
 8004796:	05db      	lsls	r3, r3, #23
 8004798:	429a      	cmp	r2, r3
 800479a:	d004      	beq.n	80047a6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	681b      	ldr	r3, [r3, #0]
 80047a0:	4a10      	ldr	r2, [pc, #64]	; (80047e4 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 80047a2:	4293      	cmp	r3, r2
 80047a4:	d10c      	bne.n	80047c0 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80047a6:	68bb      	ldr	r3, [r7, #8]
 80047a8:	2280      	movs	r2, #128	; 0x80
 80047aa:	4393      	bics	r3, r2
 80047ac:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80047ae:	683b      	ldr	r3, [r7, #0]
 80047b0:	689b      	ldr	r3, [r3, #8]
 80047b2:	68ba      	ldr	r2, [r7, #8]
 80047b4:	4313      	orrs	r3, r2
 80047b6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	681b      	ldr	r3, [r3, #0]
 80047bc:	68ba      	ldr	r2, [r7, #8]
 80047be:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	223d      	movs	r2, #61	; 0x3d
 80047c4:	2101      	movs	r1, #1
 80047c6:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	223c      	movs	r2, #60	; 0x3c
 80047cc:	2100      	movs	r1, #0
 80047ce:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80047d0:	2300      	movs	r3, #0
}
 80047d2:	0018      	movs	r0, r3
 80047d4:	46bd      	mov	sp, r7
 80047d6:	b004      	add	sp, #16
 80047d8:	bd80      	pop	{r7, pc}
 80047da:	46c0      	nop			; (mov r8, r8)
 80047dc:	40012c00 	.word	0x40012c00
 80047e0:	ff0fffff 	.word	0xff0fffff
 80047e4:	40000400 	.word	0x40000400

080047e8 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 80047e8:	b580      	push	{r7, lr}
 80047ea:	b084      	sub	sp, #16
 80047ec:	af00      	add	r7, sp, #0
 80047ee:	6078      	str	r0, [r7, #4]
 80047f0:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 80047f2:	2300      	movs	r3, #0
 80047f4:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	223c      	movs	r2, #60	; 0x3c
 80047fa:	5c9b      	ldrb	r3, [r3, r2]
 80047fc:	2b01      	cmp	r3, #1
 80047fe:	d101      	bne.n	8004804 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8004800:	2302      	movs	r3, #2
 8004802:	e079      	b.n	80048f8 <HAL_TIMEx_ConfigBreakDeadTime+0x110>
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	223c      	movs	r2, #60	; 0x3c
 8004808:	2101      	movs	r1, #1
 800480a:	5499      	strb	r1, [r3, r2]

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800480c:	68fb      	ldr	r3, [r7, #12]
 800480e:	22ff      	movs	r2, #255	; 0xff
 8004810:	4393      	bics	r3, r2
 8004812:	001a      	movs	r2, r3
 8004814:	683b      	ldr	r3, [r7, #0]
 8004816:	68db      	ldr	r3, [r3, #12]
 8004818:	4313      	orrs	r3, r2
 800481a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800481c:	68fb      	ldr	r3, [r7, #12]
 800481e:	4a38      	ldr	r2, [pc, #224]	; (8004900 <HAL_TIMEx_ConfigBreakDeadTime+0x118>)
 8004820:	401a      	ands	r2, r3
 8004822:	683b      	ldr	r3, [r7, #0]
 8004824:	689b      	ldr	r3, [r3, #8]
 8004826:	4313      	orrs	r3, r2
 8004828:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800482a:	68fb      	ldr	r3, [r7, #12]
 800482c:	4a35      	ldr	r2, [pc, #212]	; (8004904 <HAL_TIMEx_ConfigBreakDeadTime+0x11c>)
 800482e:	401a      	ands	r2, r3
 8004830:	683b      	ldr	r3, [r7, #0]
 8004832:	685b      	ldr	r3, [r3, #4]
 8004834:	4313      	orrs	r3, r2
 8004836:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8004838:	68fb      	ldr	r3, [r7, #12]
 800483a:	4a33      	ldr	r2, [pc, #204]	; (8004908 <HAL_TIMEx_ConfigBreakDeadTime+0x120>)
 800483c:	401a      	ands	r2, r3
 800483e:	683b      	ldr	r3, [r7, #0]
 8004840:	681b      	ldr	r3, [r3, #0]
 8004842:	4313      	orrs	r3, r2
 8004844:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8004846:	68fb      	ldr	r3, [r7, #12]
 8004848:	4a30      	ldr	r2, [pc, #192]	; (800490c <HAL_TIMEx_ConfigBreakDeadTime+0x124>)
 800484a:	401a      	ands	r2, r3
 800484c:	683b      	ldr	r3, [r7, #0]
 800484e:	691b      	ldr	r3, [r3, #16]
 8004850:	4313      	orrs	r3, r2
 8004852:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8004854:	68fb      	ldr	r3, [r7, #12]
 8004856:	4a2e      	ldr	r2, [pc, #184]	; (8004910 <HAL_TIMEx_ConfigBreakDeadTime+0x128>)
 8004858:	401a      	ands	r2, r3
 800485a:	683b      	ldr	r3, [r7, #0]
 800485c:	695b      	ldr	r3, [r3, #20]
 800485e:	4313      	orrs	r3, r2
 8004860:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8004862:	68fb      	ldr	r3, [r7, #12]
 8004864:	4a2b      	ldr	r2, [pc, #172]	; (8004914 <HAL_TIMEx_ConfigBreakDeadTime+0x12c>)
 8004866:	401a      	ands	r2, r3
 8004868:	683b      	ldr	r3, [r7, #0]
 800486a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800486c:	4313      	orrs	r3, r2
 800486e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8004870:	68fb      	ldr	r3, [r7, #12]
 8004872:	4a29      	ldr	r2, [pc, #164]	; (8004918 <HAL_TIMEx_ConfigBreakDeadTime+0x130>)
 8004874:	401a      	ands	r2, r3
 8004876:	683b      	ldr	r3, [r7, #0]
 8004878:	699b      	ldr	r3, [r3, #24]
 800487a:	041b      	lsls	r3, r3, #16
 800487c:	4313      	orrs	r3, r2
 800487e:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	681b      	ldr	r3, [r3, #0]
 8004884:	4a25      	ldr	r2, [pc, #148]	; (800491c <HAL_TIMEx_ConfigBreakDeadTime+0x134>)
 8004886:	4293      	cmp	r3, r2
 8004888:	d106      	bne.n	8004898 <HAL_TIMEx_ConfigBreakDeadTime+0xb0>
  {
    /* Check the parameters */
    assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

    /* Set BREAK AF mode */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 800488a:	68fb      	ldr	r3, [r7, #12]
 800488c:	4a24      	ldr	r2, [pc, #144]	; (8004920 <HAL_TIMEx_ConfigBreakDeadTime+0x138>)
 800488e:	401a      	ands	r2, r3
 8004890:	683b      	ldr	r3, [r7, #0]
 8004892:	69db      	ldr	r3, [r3, #28]
 8004894:	4313      	orrs	r3, r2
 8004896:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	4a1f      	ldr	r2, [pc, #124]	; (800491c <HAL_TIMEx_ConfigBreakDeadTime+0x134>)
 800489e:	4293      	cmp	r3, r2
 80048a0:	d121      	bne.n	80048e6 <HAL_TIMEx_ConfigBreakDeadTime+0xfe>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 80048a2:	68fb      	ldr	r3, [r7, #12]
 80048a4:	4a1f      	ldr	r2, [pc, #124]	; (8004924 <HAL_TIMEx_ConfigBreakDeadTime+0x13c>)
 80048a6:	401a      	ands	r2, r3
 80048a8:	683b      	ldr	r3, [r7, #0]
 80048aa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80048ac:	051b      	lsls	r3, r3, #20
 80048ae:	4313      	orrs	r3, r2
 80048b0:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 80048b2:	68fb      	ldr	r3, [r7, #12]
 80048b4:	4a1c      	ldr	r2, [pc, #112]	; (8004928 <HAL_TIMEx_ConfigBreakDeadTime+0x140>)
 80048b6:	401a      	ands	r2, r3
 80048b8:	683b      	ldr	r3, [r7, #0]
 80048ba:	6a1b      	ldr	r3, [r3, #32]
 80048bc:	4313      	orrs	r3, r2
 80048be:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 80048c0:	68fb      	ldr	r3, [r7, #12]
 80048c2:	4a1a      	ldr	r2, [pc, #104]	; (800492c <HAL_TIMEx_ConfigBreakDeadTime+0x144>)
 80048c4:	401a      	ands	r2, r3
 80048c6:	683b      	ldr	r3, [r7, #0]
 80048c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80048ca:	4313      	orrs	r3, r2
 80048cc:	60fb      	str	r3, [r7, #12]

    if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	681b      	ldr	r3, [r3, #0]
 80048d2:	4a12      	ldr	r2, [pc, #72]	; (800491c <HAL_TIMEx_ConfigBreakDeadTime+0x134>)
 80048d4:	4293      	cmp	r3, r2
 80048d6:	d106      	bne.n	80048e6 <HAL_TIMEx_ConfigBreakDeadTime+0xfe>
    {
      /* Check the parameters */
      assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

      /* Set BREAK2 AF mode */
      MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 80048d8:	68fb      	ldr	r3, [r7, #12]
 80048da:	4a15      	ldr	r2, [pc, #84]	; (8004930 <HAL_TIMEx_ConfigBreakDeadTime+0x148>)
 80048dc:	401a      	ands	r2, r3
 80048de:	683b      	ldr	r3, [r7, #0]
 80048e0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80048e2:	4313      	orrs	r3, r2
 80048e4:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	681b      	ldr	r3, [r3, #0]
 80048ea:	68fa      	ldr	r2, [r7, #12]
 80048ec:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	223c      	movs	r2, #60	; 0x3c
 80048f2:	2100      	movs	r1, #0
 80048f4:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80048f6:	2300      	movs	r3, #0
}
 80048f8:	0018      	movs	r0, r3
 80048fa:	46bd      	mov	sp, r7
 80048fc:	b004      	add	sp, #16
 80048fe:	bd80      	pop	{r7, pc}
 8004900:	fffffcff 	.word	0xfffffcff
 8004904:	fffffbff 	.word	0xfffffbff
 8004908:	fffff7ff 	.word	0xfffff7ff
 800490c:	ffffefff 	.word	0xffffefff
 8004910:	ffffdfff 	.word	0xffffdfff
 8004914:	ffffbfff 	.word	0xffffbfff
 8004918:	fff0ffff 	.word	0xfff0ffff
 800491c:	40012c00 	.word	0x40012c00
 8004920:	efffffff 	.word	0xefffffff
 8004924:	ff0fffff 	.word	0xff0fffff
 8004928:	feffffff 	.word	0xfeffffff
 800492c:	fdffffff 	.word	0xfdffffff
 8004930:	dfffffff 	.word	0xdfffffff

08004934 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004934:	b580      	push	{r7, lr}
 8004936:	b082      	sub	sp, #8
 8004938:	af00      	add	r7, sp, #0
 800493a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	2b00      	cmp	r3, #0
 8004940:	d101      	bne.n	8004946 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004942:	2301      	movs	r3, #1
 8004944:	e046      	b.n	80049d4 <HAL_UART_Init+0xa0>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	2288      	movs	r2, #136	; 0x88
 800494a:	589b      	ldr	r3, [r3, r2]
 800494c:	2b00      	cmp	r3, #0
 800494e:	d107      	bne.n	8004960 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	2284      	movs	r2, #132	; 0x84
 8004954:	2100      	movs	r1, #0
 8004956:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	0018      	movs	r0, r3
 800495c:	f7fd f830 	bl	80019c0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	2288      	movs	r2, #136	; 0x88
 8004964:	2124      	movs	r1, #36	; 0x24
 8004966:	5099      	str	r1, [r3, r2]

  __HAL_UART_DISABLE(huart);
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	681b      	ldr	r3, [r3, #0]
 800496c:	681a      	ldr	r2, [r3, #0]
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	681b      	ldr	r3, [r3, #0]
 8004972:	2101      	movs	r1, #1
 8004974:	438a      	bics	r2, r1
 8004976:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	0018      	movs	r0, r3
 800497c:	f000 f8cc 	bl	8004b18 <UART_SetConfig>
 8004980:	0003      	movs	r3, r0
 8004982:	2b01      	cmp	r3, #1
 8004984:	d101      	bne.n	800498a <HAL_UART_Init+0x56>
  {
    return HAL_ERROR;
 8004986:	2301      	movs	r3, #1
 8004988:	e024      	b.n	80049d4 <HAL_UART_Init+0xa0>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800498e:	2b00      	cmp	r3, #0
 8004990:	d003      	beq.n	800499a <HAL_UART_Init+0x66>
  {
    UART_AdvFeatureConfig(huart);
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	0018      	movs	r0, r3
 8004996:	f000 fb37 	bl	8005008 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	681b      	ldr	r3, [r3, #0]
 800499e:	685a      	ldr	r2, [r3, #4]
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	681b      	ldr	r3, [r3, #0]
 80049a4:	490d      	ldr	r1, [pc, #52]	; (80049dc <HAL_UART_Init+0xa8>)
 80049a6:	400a      	ands	r2, r1
 80049a8:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	681b      	ldr	r3, [r3, #0]
 80049ae:	689a      	ldr	r2, [r3, #8]
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	681b      	ldr	r3, [r3, #0]
 80049b4:	212a      	movs	r1, #42	; 0x2a
 80049b6:	438a      	bics	r2, r1
 80049b8:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	681b      	ldr	r3, [r3, #0]
 80049be:	681a      	ldr	r2, [r3, #0]
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	681b      	ldr	r3, [r3, #0]
 80049c4:	2101      	movs	r1, #1
 80049c6:	430a      	orrs	r2, r1
 80049c8:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	0018      	movs	r0, r3
 80049ce:	f000 fbcf 	bl	8005170 <UART_CheckIdleState>
 80049d2:	0003      	movs	r3, r0
}
 80049d4:	0018      	movs	r0, r3
 80049d6:	46bd      	mov	sp, r7
 80049d8:	b002      	add	sp, #8
 80049da:	bd80      	pop	{r7, pc}
 80049dc:	ffffb7ff 	.word	0xffffb7ff

080049e0 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80049e0:	b580      	push	{r7, lr}
 80049e2:	b08a      	sub	sp, #40	; 0x28
 80049e4:	af02      	add	r7, sp, #8
 80049e6:	60f8      	str	r0, [r7, #12]
 80049e8:	60b9      	str	r1, [r7, #8]
 80049ea:	603b      	str	r3, [r7, #0]
 80049ec:	1dbb      	adds	r3, r7, #6
 80049ee:	801a      	strh	r2, [r3, #0]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80049f0:	68fb      	ldr	r3, [r7, #12]
 80049f2:	2288      	movs	r2, #136	; 0x88
 80049f4:	589b      	ldr	r3, [r3, r2]
 80049f6:	2b20      	cmp	r3, #32
 80049f8:	d000      	beq.n	80049fc <HAL_UART_Transmit+0x1c>
 80049fa:	e088      	b.n	8004b0e <HAL_UART_Transmit+0x12e>
  {
    if ((pData == NULL) || (Size == 0U))
 80049fc:	68bb      	ldr	r3, [r7, #8]
 80049fe:	2b00      	cmp	r3, #0
 8004a00:	d003      	beq.n	8004a0a <HAL_UART_Transmit+0x2a>
 8004a02:	1dbb      	adds	r3, r7, #6
 8004a04:	881b      	ldrh	r3, [r3, #0]
 8004a06:	2b00      	cmp	r3, #0
 8004a08:	d101      	bne.n	8004a0e <HAL_UART_Transmit+0x2e>
    {
      return  HAL_ERROR;
 8004a0a:	2301      	movs	r3, #1
 8004a0c:	e080      	b.n	8004b10 <HAL_UART_Transmit+0x130>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004a0e:	68fb      	ldr	r3, [r7, #12]
 8004a10:	689a      	ldr	r2, [r3, #8]
 8004a12:	2380      	movs	r3, #128	; 0x80
 8004a14:	015b      	lsls	r3, r3, #5
 8004a16:	429a      	cmp	r2, r3
 8004a18:	d109      	bne.n	8004a2e <HAL_UART_Transmit+0x4e>
 8004a1a:	68fb      	ldr	r3, [r7, #12]
 8004a1c:	691b      	ldr	r3, [r3, #16]
 8004a1e:	2b00      	cmp	r3, #0
 8004a20:	d105      	bne.n	8004a2e <HAL_UART_Transmit+0x4e>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8004a22:	68bb      	ldr	r3, [r7, #8]
 8004a24:	2201      	movs	r2, #1
 8004a26:	4013      	ands	r3, r2
 8004a28:	d001      	beq.n	8004a2e <HAL_UART_Transmit+0x4e>
      {
        return  HAL_ERROR;
 8004a2a:	2301      	movs	r3, #1
 8004a2c:	e070      	b.n	8004b10 <HAL_UART_Transmit+0x130>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004a2e:	68fb      	ldr	r3, [r7, #12]
 8004a30:	2290      	movs	r2, #144	; 0x90
 8004a32:	2100      	movs	r1, #0
 8004a34:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004a36:	68fb      	ldr	r3, [r7, #12]
 8004a38:	2288      	movs	r2, #136	; 0x88
 8004a3a:	2121      	movs	r1, #33	; 0x21
 8004a3c:	5099      	str	r1, [r3, r2]

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004a3e:	f7fd f99d 	bl	8001d7c <HAL_GetTick>
 8004a42:	0003      	movs	r3, r0
 8004a44:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 8004a46:	68fb      	ldr	r3, [r7, #12]
 8004a48:	1dba      	adds	r2, r7, #6
 8004a4a:	2154      	movs	r1, #84	; 0x54
 8004a4c:	8812      	ldrh	r2, [r2, #0]
 8004a4e:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 8004a50:	68fb      	ldr	r3, [r7, #12]
 8004a52:	1dba      	adds	r2, r7, #6
 8004a54:	2156      	movs	r1, #86	; 0x56
 8004a56:	8812      	ldrh	r2, [r2, #0]
 8004a58:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004a5a:	68fb      	ldr	r3, [r7, #12]
 8004a5c:	689a      	ldr	r2, [r3, #8]
 8004a5e:	2380      	movs	r3, #128	; 0x80
 8004a60:	015b      	lsls	r3, r3, #5
 8004a62:	429a      	cmp	r2, r3
 8004a64:	d108      	bne.n	8004a78 <HAL_UART_Transmit+0x98>
 8004a66:	68fb      	ldr	r3, [r7, #12]
 8004a68:	691b      	ldr	r3, [r3, #16]
 8004a6a:	2b00      	cmp	r3, #0
 8004a6c:	d104      	bne.n	8004a78 <HAL_UART_Transmit+0x98>
    {
      pdata8bits  = NULL;
 8004a6e:	2300      	movs	r3, #0
 8004a70:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004a72:	68bb      	ldr	r3, [r7, #8]
 8004a74:	61bb      	str	r3, [r7, #24]
 8004a76:	e003      	b.n	8004a80 <HAL_UART_Transmit+0xa0>
    }
    else
    {
      pdata8bits  = pData;
 8004a78:	68bb      	ldr	r3, [r7, #8]
 8004a7a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004a7c:	2300      	movs	r3, #0
 8004a7e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004a80:	e02c      	b.n	8004adc <HAL_UART_Transmit+0xfc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004a82:	697a      	ldr	r2, [r7, #20]
 8004a84:	68f8      	ldr	r0, [r7, #12]
 8004a86:	683b      	ldr	r3, [r7, #0]
 8004a88:	9300      	str	r3, [sp, #0]
 8004a8a:	0013      	movs	r3, r2
 8004a8c:	2200      	movs	r2, #0
 8004a8e:	2180      	movs	r1, #128	; 0x80
 8004a90:	f000 fbbc 	bl	800520c <UART_WaitOnFlagUntilTimeout>
 8004a94:	1e03      	subs	r3, r0, #0
 8004a96:	d001      	beq.n	8004a9c <HAL_UART_Transmit+0xbc>
      {
        return HAL_TIMEOUT;
 8004a98:	2303      	movs	r3, #3
 8004a9a:	e039      	b.n	8004b10 <HAL_UART_Transmit+0x130>
      }
      if (pdata8bits == NULL)
 8004a9c:	69fb      	ldr	r3, [r7, #28]
 8004a9e:	2b00      	cmp	r3, #0
 8004aa0:	d10b      	bne.n	8004aba <HAL_UART_Transmit+0xda>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004aa2:	69bb      	ldr	r3, [r7, #24]
 8004aa4:	881b      	ldrh	r3, [r3, #0]
 8004aa6:	001a      	movs	r2, r3
 8004aa8:	68fb      	ldr	r3, [r7, #12]
 8004aaa:	681b      	ldr	r3, [r3, #0]
 8004aac:	05d2      	lsls	r2, r2, #23
 8004aae:	0dd2      	lsrs	r2, r2, #23
 8004ab0:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8004ab2:	69bb      	ldr	r3, [r7, #24]
 8004ab4:	3302      	adds	r3, #2
 8004ab6:	61bb      	str	r3, [r7, #24]
 8004ab8:	e007      	b.n	8004aca <HAL_UART_Transmit+0xea>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8004aba:	69fb      	ldr	r3, [r7, #28]
 8004abc:	781a      	ldrb	r2, [r3, #0]
 8004abe:	68fb      	ldr	r3, [r7, #12]
 8004ac0:	681b      	ldr	r3, [r3, #0]
 8004ac2:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8004ac4:	69fb      	ldr	r3, [r7, #28]
 8004ac6:	3301      	adds	r3, #1
 8004ac8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004aca:	68fb      	ldr	r3, [r7, #12]
 8004acc:	2256      	movs	r2, #86	; 0x56
 8004ace:	5a9b      	ldrh	r3, [r3, r2]
 8004ad0:	b29b      	uxth	r3, r3
 8004ad2:	3b01      	subs	r3, #1
 8004ad4:	b299      	uxth	r1, r3
 8004ad6:	68fb      	ldr	r3, [r7, #12]
 8004ad8:	2256      	movs	r2, #86	; 0x56
 8004ada:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 8004adc:	68fb      	ldr	r3, [r7, #12]
 8004ade:	2256      	movs	r2, #86	; 0x56
 8004ae0:	5a9b      	ldrh	r3, [r3, r2]
 8004ae2:	b29b      	uxth	r3, r3
 8004ae4:	2b00      	cmp	r3, #0
 8004ae6:	d1cc      	bne.n	8004a82 <HAL_UART_Transmit+0xa2>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004ae8:	697a      	ldr	r2, [r7, #20]
 8004aea:	68f8      	ldr	r0, [r7, #12]
 8004aec:	683b      	ldr	r3, [r7, #0]
 8004aee:	9300      	str	r3, [sp, #0]
 8004af0:	0013      	movs	r3, r2
 8004af2:	2200      	movs	r2, #0
 8004af4:	2140      	movs	r1, #64	; 0x40
 8004af6:	f000 fb89 	bl	800520c <UART_WaitOnFlagUntilTimeout>
 8004afa:	1e03      	subs	r3, r0, #0
 8004afc:	d001      	beq.n	8004b02 <HAL_UART_Transmit+0x122>
    {
      return HAL_TIMEOUT;
 8004afe:	2303      	movs	r3, #3
 8004b00:	e006      	b.n	8004b10 <HAL_UART_Transmit+0x130>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004b02:	68fb      	ldr	r3, [r7, #12]
 8004b04:	2288      	movs	r2, #136	; 0x88
 8004b06:	2120      	movs	r1, #32
 8004b08:	5099      	str	r1, [r3, r2]

    return HAL_OK;
 8004b0a:	2300      	movs	r3, #0
 8004b0c:	e000      	b.n	8004b10 <HAL_UART_Transmit+0x130>
  }
  else
  {
    return HAL_BUSY;
 8004b0e:	2302      	movs	r3, #2
  }
}
 8004b10:	0018      	movs	r0, r3
 8004b12:	46bd      	mov	sp, r7
 8004b14:	b008      	add	sp, #32
 8004b16:	bd80      	pop	{r7, pc}

08004b18 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004b18:	b5b0      	push	{r4, r5, r7, lr}
 8004b1a:	b090      	sub	sp, #64	; 0x40
 8004b1c:	af00      	add	r7, sp, #0
 8004b1e:	6278      	str	r0, [r7, #36]	; 0x24
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8004b20:	231a      	movs	r3, #26
 8004b22:	2220      	movs	r2, #32
 8004b24:	189b      	adds	r3, r3, r2
 8004b26:	19db      	adds	r3, r3, r7
 8004b28:	2200      	movs	r2, #0
 8004b2a:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004b2c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b2e:	689a      	ldr	r2, [r3, #8]
 8004b30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b32:	691b      	ldr	r3, [r3, #16]
 8004b34:	431a      	orrs	r2, r3
 8004b36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b38:	695b      	ldr	r3, [r3, #20]
 8004b3a:	431a      	orrs	r2, r3
 8004b3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b3e:	69db      	ldr	r3, [r3, #28]
 8004b40:	4313      	orrs	r3, r2
 8004b42:	63fb      	str	r3, [r7, #60]	; 0x3c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004b44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b46:	681b      	ldr	r3, [r3, #0]
 8004b48:	681b      	ldr	r3, [r3, #0]
 8004b4a:	4ac4      	ldr	r2, [pc, #784]	; (8004e5c <UART_SetConfig+0x344>)
 8004b4c:	4013      	ands	r3, r2
 8004b4e:	0019      	movs	r1, r3
 8004b50:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b52:	681a      	ldr	r2, [r3, #0]
 8004b54:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004b56:	430b      	orrs	r3, r1
 8004b58:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004b5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b5c:	681b      	ldr	r3, [r3, #0]
 8004b5e:	685b      	ldr	r3, [r3, #4]
 8004b60:	4abf      	ldr	r2, [pc, #764]	; (8004e60 <UART_SetConfig+0x348>)
 8004b62:	4013      	ands	r3, r2
 8004b64:	0018      	movs	r0, r3
 8004b66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b68:	68d9      	ldr	r1, [r3, #12]
 8004b6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b6c:	681a      	ldr	r2, [r3, #0]
 8004b6e:	0003      	movs	r3, r0
 8004b70:	430b      	orrs	r3, r1
 8004b72:	6053      	str	r3, [r2, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004b74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b76:	699b      	ldr	r3, [r3, #24]
 8004b78:	63fb      	str	r3, [r7, #60]	; 0x3c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8004b7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b7c:	681b      	ldr	r3, [r3, #0]
 8004b7e:	4ab9      	ldr	r2, [pc, #740]	; (8004e64 <UART_SetConfig+0x34c>)
 8004b80:	4293      	cmp	r3, r2
 8004b82:	d004      	beq.n	8004b8e <UART_SetConfig+0x76>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8004b84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b86:	6a1b      	ldr	r3, [r3, #32]
 8004b88:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8004b8a:	4313      	orrs	r3, r2
 8004b8c:	63fb      	str	r3, [r7, #60]	; 0x3c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004b8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b90:	681b      	ldr	r3, [r3, #0]
 8004b92:	689b      	ldr	r3, [r3, #8]
 8004b94:	4ab4      	ldr	r2, [pc, #720]	; (8004e68 <UART_SetConfig+0x350>)
 8004b96:	4013      	ands	r3, r2
 8004b98:	0019      	movs	r1, r3
 8004b9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b9c:	681a      	ldr	r2, [r3, #0]
 8004b9e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004ba0:	430b      	orrs	r3, r1
 8004ba2:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8004ba4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ba6:	681b      	ldr	r3, [r3, #0]
 8004ba8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004baa:	220f      	movs	r2, #15
 8004bac:	4393      	bics	r3, r2
 8004bae:	0018      	movs	r0, r3
 8004bb0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004bb2:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8004bb4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004bb6:	681a      	ldr	r2, [r3, #0]
 8004bb8:	0003      	movs	r3, r0
 8004bba:	430b      	orrs	r3, r1
 8004bbc:	62d3      	str	r3, [r2, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004bbe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004bc0:	681b      	ldr	r3, [r3, #0]
 8004bc2:	4aaa      	ldr	r2, [pc, #680]	; (8004e6c <UART_SetConfig+0x354>)
 8004bc4:	4293      	cmp	r3, r2
 8004bc6:	d131      	bne.n	8004c2c <UART_SetConfig+0x114>
 8004bc8:	4ba9      	ldr	r3, [pc, #676]	; (8004e70 <UART_SetConfig+0x358>)
 8004bca:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004bcc:	2203      	movs	r2, #3
 8004bce:	4013      	ands	r3, r2
 8004bd0:	2b03      	cmp	r3, #3
 8004bd2:	d01d      	beq.n	8004c10 <UART_SetConfig+0xf8>
 8004bd4:	d823      	bhi.n	8004c1e <UART_SetConfig+0x106>
 8004bd6:	2b02      	cmp	r3, #2
 8004bd8:	d00c      	beq.n	8004bf4 <UART_SetConfig+0xdc>
 8004bda:	d820      	bhi.n	8004c1e <UART_SetConfig+0x106>
 8004bdc:	2b00      	cmp	r3, #0
 8004bde:	d002      	beq.n	8004be6 <UART_SetConfig+0xce>
 8004be0:	2b01      	cmp	r3, #1
 8004be2:	d00e      	beq.n	8004c02 <UART_SetConfig+0xea>
 8004be4:	e01b      	b.n	8004c1e <UART_SetConfig+0x106>
 8004be6:	231b      	movs	r3, #27
 8004be8:	2220      	movs	r2, #32
 8004bea:	189b      	adds	r3, r3, r2
 8004bec:	19db      	adds	r3, r3, r7
 8004bee:	2200      	movs	r2, #0
 8004bf0:	701a      	strb	r2, [r3, #0]
 8004bf2:	e071      	b.n	8004cd8 <UART_SetConfig+0x1c0>
 8004bf4:	231b      	movs	r3, #27
 8004bf6:	2220      	movs	r2, #32
 8004bf8:	189b      	adds	r3, r3, r2
 8004bfa:	19db      	adds	r3, r3, r7
 8004bfc:	2202      	movs	r2, #2
 8004bfe:	701a      	strb	r2, [r3, #0]
 8004c00:	e06a      	b.n	8004cd8 <UART_SetConfig+0x1c0>
 8004c02:	231b      	movs	r3, #27
 8004c04:	2220      	movs	r2, #32
 8004c06:	189b      	adds	r3, r3, r2
 8004c08:	19db      	adds	r3, r3, r7
 8004c0a:	2204      	movs	r2, #4
 8004c0c:	701a      	strb	r2, [r3, #0]
 8004c0e:	e063      	b.n	8004cd8 <UART_SetConfig+0x1c0>
 8004c10:	231b      	movs	r3, #27
 8004c12:	2220      	movs	r2, #32
 8004c14:	189b      	adds	r3, r3, r2
 8004c16:	19db      	adds	r3, r3, r7
 8004c18:	2208      	movs	r2, #8
 8004c1a:	701a      	strb	r2, [r3, #0]
 8004c1c:	e05c      	b.n	8004cd8 <UART_SetConfig+0x1c0>
 8004c1e:	231b      	movs	r3, #27
 8004c20:	2220      	movs	r2, #32
 8004c22:	189b      	adds	r3, r3, r2
 8004c24:	19db      	adds	r3, r3, r7
 8004c26:	2210      	movs	r2, #16
 8004c28:	701a      	strb	r2, [r3, #0]
 8004c2a:	e055      	b.n	8004cd8 <UART_SetConfig+0x1c0>
 8004c2c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c2e:	681b      	ldr	r3, [r3, #0]
 8004c30:	4a90      	ldr	r2, [pc, #576]	; (8004e74 <UART_SetConfig+0x35c>)
 8004c32:	4293      	cmp	r3, r2
 8004c34:	d106      	bne.n	8004c44 <UART_SetConfig+0x12c>
 8004c36:	231b      	movs	r3, #27
 8004c38:	2220      	movs	r2, #32
 8004c3a:	189b      	adds	r3, r3, r2
 8004c3c:	19db      	adds	r3, r3, r7
 8004c3e:	2200      	movs	r2, #0
 8004c40:	701a      	strb	r2, [r3, #0]
 8004c42:	e049      	b.n	8004cd8 <UART_SetConfig+0x1c0>
 8004c44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c46:	681b      	ldr	r3, [r3, #0]
 8004c48:	4a86      	ldr	r2, [pc, #536]	; (8004e64 <UART_SetConfig+0x34c>)
 8004c4a:	4293      	cmp	r3, r2
 8004c4c:	d13e      	bne.n	8004ccc <UART_SetConfig+0x1b4>
 8004c4e:	4b88      	ldr	r3, [pc, #544]	; (8004e70 <UART_SetConfig+0x358>)
 8004c50:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8004c52:	23c0      	movs	r3, #192	; 0xc0
 8004c54:	011b      	lsls	r3, r3, #4
 8004c56:	4013      	ands	r3, r2
 8004c58:	22c0      	movs	r2, #192	; 0xc0
 8004c5a:	0112      	lsls	r2, r2, #4
 8004c5c:	4293      	cmp	r3, r2
 8004c5e:	d027      	beq.n	8004cb0 <UART_SetConfig+0x198>
 8004c60:	22c0      	movs	r2, #192	; 0xc0
 8004c62:	0112      	lsls	r2, r2, #4
 8004c64:	4293      	cmp	r3, r2
 8004c66:	d82a      	bhi.n	8004cbe <UART_SetConfig+0x1a6>
 8004c68:	2280      	movs	r2, #128	; 0x80
 8004c6a:	0112      	lsls	r2, r2, #4
 8004c6c:	4293      	cmp	r3, r2
 8004c6e:	d011      	beq.n	8004c94 <UART_SetConfig+0x17c>
 8004c70:	2280      	movs	r2, #128	; 0x80
 8004c72:	0112      	lsls	r2, r2, #4
 8004c74:	4293      	cmp	r3, r2
 8004c76:	d822      	bhi.n	8004cbe <UART_SetConfig+0x1a6>
 8004c78:	2b00      	cmp	r3, #0
 8004c7a:	d004      	beq.n	8004c86 <UART_SetConfig+0x16e>
 8004c7c:	2280      	movs	r2, #128	; 0x80
 8004c7e:	00d2      	lsls	r2, r2, #3
 8004c80:	4293      	cmp	r3, r2
 8004c82:	d00e      	beq.n	8004ca2 <UART_SetConfig+0x18a>
 8004c84:	e01b      	b.n	8004cbe <UART_SetConfig+0x1a6>
 8004c86:	231b      	movs	r3, #27
 8004c88:	2220      	movs	r2, #32
 8004c8a:	189b      	adds	r3, r3, r2
 8004c8c:	19db      	adds	r3, r3, r7
 8004c8e:	2200      	movs	r2, #0
 8004c90:	701a      	strb	r2, [r3, #0]
 8004c92:	e021      	b.n	8004cd8 <UART_SetConfig+0x1c0>
 8004c94:	231b      	movs	r3, #27
 8004c96:	2220      	movs	r2, #32
 8004c98:	189b      	adds	r3, r3, r2
 8004c9a:	19db      	adds	r3, r3, r7
 8004c9c:	2202      	movs	r2, #2
 8004c9e:	701a      	strb	r2, [r3, #0]
 8004ca0:	e01a      	b.n	8004cd8 <UART_SetConfig+0x1c0>
 8004ca2:	231b      	movs	r3, #27
 8004ca4:	2220      	movs	r2, #32
 8004ca6:	189b      	adds	r3, r3, r2
 8004ca8:	19db      	adds	r3, r3, r7
 8004caa:	2204      	movs	r2, #4
 8004cac:	701a      	strb	r2, [r3, #0]
 8004cae:	e013      	b.n	8004cd8 <UART_SetConfig+0x1c0>
 8004cb0:	231b      	movs	r3, #27
 8004cb2:	2220      	movs	r2, #32
 8004cb4:	189b      	adds	r3, r3, r2
 8004cb6:	19db      	adds	r3, r3, r7
 8004cb8:	2208      	movs	r2, #8
 8004cba:	701a      	strb	r2, [r3, #0]
 8004cbc:	e00c      	b.n	8004cd8 <UART_SetConfig+0x1c0>
 8004cbe:	231b      	movs	r3, #27
 8004cc0:	2220      	movs	r2, #32
 8004cc2:	189b      	adds	r3, r3, r2
 8004cc4:	19db      	adds	r3, r3, r7
 8004cc6:	2210      	movs	r2, #16
 8004cc8:	701a      	strb	r2, [r3, #0]
 8004cca:	e005      	b.n	8004cd8 <UART_SetConfig+0x1c0>
 8004ccc:	231b      	movs	r3, #27
 8004cce:	2220      	movs	r2, #32
 8004cd0:	189b      	adds	r3, r3, r2
 8004cd2:	19db      	adds	r3, r3, r7
 8004cd4:	2210      	movs	r2, #16
 8004cd6:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8004cd8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004cda:	681b      	ldr	r3, [r3, #0]
 8004cdc:	4a61      	ldr	r2, [pc, #388]	; (8004e64 <UART_SetConfig+0x34c>)
 8004cde:	4293      	cmp	r3, r2
 8004ce0:	d000      	beq.n	8004ce4 <UART_SetConfig+0x1cc>
 8004ce2:	e092      	b.n	8004e0a <UART_SetConfig+0x2f2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8004ce4:	231b      	movs	r3, #27
 8004ce6:	2220      	movs	r2, #32
 8004ce8:	189b      	adds	r3, r3, r2
 8004cea:	19db      	adds	r3, r3, r7
 8004cec:	781b      	ldrb	r3, [r3, #0]
 8004cee:	2b08      	cmp	r3, #8
 8004cf0:	d015      	beq.n	8004d1e <UART_SetConfig+0x206>
 8004cf2:	dc18      	bgt.n	8004d26 <UART_SetConfig+0x20e>
 8004cf4:	2b04      	cmp	r3, #4
 8004cf6:	d00d      	beq.n	8004d14 <UART_SetConfig+0x1fc>
 8004cf8:	dc15      	bgt.n	8004d26 <UART_SetConfig+0x20e>
 8004cfa:	2b00      	cmp	r3, #0
 8004cfc:	d002      	beq.n	8004d04 <UART_SetConfig+0x1ec>
 8004cfe:	2b02      	cmp	r3, #2
 8004d00:	d005      	beq.n	8004d0e <UART_SetConfig+0x1f6>
 8004d02:	e010      	b.n	8004d26 <UART_SetConfig+0x20e>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004d04:	f7fe f842 	bl	8002d8c <HAL_RCC_GetPCLK1Freq>
 8004d08:	0003      	movs	r3, r0
 8004d0a:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8004d0c:	e014      	b.n	8004d38 <UART_SetConfig+0x220>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004d0e:	4b5a      	ldr	r3, [pc, #360]	; (8004e78 <UART_SetConfig+0x360>)
 8004d10:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8004d12:	e011      	b.n	8004d38 <UART_SetConfig+0x220>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004d14:	f7fd ffae 	bl	8002c74 <HAL_RCC_GetSysClockFreq>
 8004d18:	0003      	movs	r3, r0
 8004d1a:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8004d1c:	e00c      	b.n	8004d38 <UART_SetConfig+0x220>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004d1e:	2380      	movs	r3, #128	; 0x80
 8004d20:	021b      	lsls	r3, r3, #8
 8004d22:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8004d24:	e008      	b.n	8004d38 <UART_SetConfig+0x220>
      default:
        pclk = 0U;
 8004d26:	2300      	movs	r3, #0
 8004d28:	637b      	str	r3, [r7, #52]	; 0x34
        ret = HAL_ERROR;
 8004d2a:	231a      	movs	r3, #26
 8004d2c:	2220      	movs	r2, #32
 8004d2e:	189b      	adds	r3, r3, r2
 8004d30:	19db      	adds	r3, r3, r7
 8004d32:	2201      	movs	r2, #1
 8004d34:	701a      	strb	r2, [r3, #0]
        break;
 8004d36:	46c0      	nop			; (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8004d38:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004d3a:	2b00      	cmp	r3, #0
 8004d3c:	d100      	bne.n	8004d40 <UART_SetConfig+0x228>
 8004d3e:	e147      	b.n	8004fd0 <UART_SetConfig+0x4b8>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8004d40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d42:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004d44:	4b4d      	ldr	r3, [pc, #308]	; (8004e7c <UART_SetConfig+0x364>)
 8004d46:	0052      	lsls	r2, r2, #1
 8004d48:	5ad3      	ldrh	r3, [r2, r3]
 8004d4a:	0019      	movs	r1, r3
 8004d4c:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8004d4e:	f7fb f9e3 	bl	8000118 <__udivsi3>
 8004d52:	0003      	movs	r3, r0
 8004d54:	62bb      	str	r3, [r7, #40]	; 0x28

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8004d56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d58:	685a      	ldr	r2, [r3, #4]
 8004d5a:	0013      	movs	r3, r2
 8004d5c:	005b      	lsls	r3, r3, #1
 8004d5e:	189b      	adds	r3, r3, r2
 8004d60:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004d62:	429a      	cmp	r2, r3
 8004d64:	d305      	bcc.n	8004d72 <UART_SetConfig+0x25a>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8004d66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d68:	685b      	ldr	r3, [r3, #4]
 8004d6a:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8004d6c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004d6e:	429a      	cmp	r2, r3
 8004d70:	d906      	bls.n	8004d80 <UART_SetConfig+0x268>
      {
        ret = HAL_ERROR;
 8004d72:	231a      	movs	r3, #26
 8004d74:	2220      	movs	r2, #32
 8004d76:	189b      	adds	r3, r3, r2
 8004d78:	19db      	adds	r3, r3, r7
 8004d7a:	2201      	movs	r2, #1
 8004d7c:	701a      	strb	r2, [r3, #0]
 8004d7e:	e127      	b.n	8004fd0 <UART_SetConfig+0x4b8>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004d80:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004d82:	61bb      	str	r3, [r7, #24]
 8004d84:	2300      	movs	r3, #0
 8004d86:	61fb      	str	r3, [r7, #28]
 8004d88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d8a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004d8c:	4b3b      	ldr	r3, [pc, #236]	; (8004e7c <UART_SetConfig+0x364>)
 8004d8e:	0052      	lsls	r2, r2, #1
 8004d90:	5ad3      	ldrh	r3, [r2, r3]
 8004d92:	613b      	str	r3, [r7, #16]
 8004d94:	2300      	movs	r3, #0
 8004d96:	617b      	str	r3, [r7, #20]
 8004d98:	693a      	ldr	r2, [r7, #16]
 8004d9a:	697b      	ldr	r3, [r7, #20]
 8004d9c:	69b8      	ldr	r0, [r7, #24]
 8004d9e:	69f9      	ldr	r1, [r7, #28]
 8004da0:	f7fb fa46 	bl	8000230 <__aeabi_uldivmod>
 8004da4:	0002      	movs	r2, r0
 8004da6:	000b      	movs	r3, r1
 8004da8:	0e11      	lsrs	r1, r2, #24
 8004daa:	021d      	lsls	r5, r3, #8
 8004dac:	430d      	orrs	r5, r1
 8004dae:	0214      	lsls	r4, r2, #8
 8004db0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004db2:	685b      	ldr	r3, [r3, #4]
 8004db4:	085b      	lsrs	r3, r3, #1
 8004db6:	60bb      	str	r3, [r7, #8]
 8004db8:	2300      	movs	r3, #0
 8004dba:	60fb      	str	r3, [r7, #12]
 8004dbc:	68b8      	ldr	r0, [r7, #8]
 8004dbe:	68f9      	ldr	r1, [r7, #12]
 8004dc0:	1900      	adds	r0, r0, r4
 8004dc2:	4169      	adcs	r1, r5
 8004dc4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004dc6:	685b      	ldr	r3, [r3, #4]
 8004dc8:	603b      	str	r3, [r7, #0]
 8004dca:	2300      	movs	r3, #0
 8004dcc:	607b      	str	r3, [r7, #4]
 8004dce:	683a      	ldr	r2, [r7, #0]
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	f7fb fa2d 	bl	8000230 <__aeabi_uldivmod>
 8004dd6:	0002      	movs	r2, r0
 8004dd8:	000b      	movs	r3, r1
 8004dda:	0013      	movs	r3, r2
 8004ddc:	633b      	str	r3, [r7, #48]	; 0x30
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8004dde:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004de0:	23c0      	movs	r3, #192	; 0xc0
 8004de2:	009b      	lsls	r3, r3, #2
 8004de4:	429a      	cmp	r2, r3
 8004de6:	d309      	bcc.n	8004dfc <UART_SetConfig+0x2e4>
 8004de8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004dea:	2380      	movs	r3, #128	; 0x80
 8004dec:	035b      	lsls	r3, r3, #13
 8004dee:	429a      	cmp	r2, r3
 8004df0:	d204      	bcs.n	8004dfc <UART_SetConfig+0x2e4>
        {
          huart->Instance->BRR = usartdiv;
 8004df2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004df4:	681b      	ldr	r3, [r3, #0]
 8004df6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004df8:	60da      	str	r2, [r3, #12]
 8004dfa:	e0e9      	b.n	8004fd0 <UART_SetConfig+0x4b8>
        }
        else
        {
          ret = HAL_ERROR;
 8004dfc:	231a      	movs	r3, #26
 8004dfe:	2220      	movs	r2, #32
 8004e00:	189b      	adds	r3, r3, r2
 8004e02:	19db      	adds	r3, r3, r7
 8004e04:	2201      	movs	r2, #1
 8004e06:	701a      	strb	r2, [r3, #0]
 8004e08:	e0e2      	b.n	8004fd0 <UART_SetConfig+0x4b8>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004e0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e0c:	69da      	ldr	r2, [r3, #28]
 8004e0e:	2380      	movs	r3, #128	; 0x80
 8004e10:	021b      	lsls	r3, r3, #8
 8004e12:	429a      	cmp	r2, r3
 8004e14:	d000      	beq.n	8004e18 <UART_SetConfig+0x300>
 8004e16:	e083      	b.n	8004f20 <UART_SetConfig+0x408>
  {
    switch (clocksource)
 8004e18:	231b      	movs	r3, #27
 8004e1a:	2220      	movs	r2, #32
 8004e1c:	189b      	adds	r3, r3, r2
 8004e1e:	19db      	adds	r3, r3, r7
 8004e20:	781b      	ldrb	r3, [r3, #0]
 8004e22:	2b08      	cmp	r3, #8
 8004e24:	d015      	beq.n	8004e52 <UART_SetConfig+0x33a>
 8004e26:	dc2b      	bgt.n	8004e80 <UART_SetConfig+0x368>
 8004e28:	2b04      	cmp	r3, #4
 8004e2a:	d00d      	beq.n	8004e48 <UART_SetConfig+0x330>
 8004e2c:	dc28      	bgt.n	8004e80 <UART_SetConfig+0x368>
 8004e2e:	2b00      	cmp	r3, #0
 8004e30:	d002      	beq.n	8004e38 <UART_SetConfig+0x320>
 8004e32:	2b02      	cmp	r3, #2
 8004e34:	d005      	beq.n	8004e42 <UART_SetConfig+0x32a>
 8004e36:	e023      	b.n	8004e80 <UART_SetConfig+0x368>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004e38:	f7fd ffa8 	bl	8002d8c <HAL_RCC_GetPCLK1Freq>
 8004e3c:	0003      	movs	r3, r0
 8004e3e:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8004e40:	e027      	b.n	8004e92 <UART_SetConfig+0x37a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004e42:	4b0d      	ldr	r3, [pc, #52]	; (8004e78 <UART_SetConfig+0x360>)
 8004e44:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8004e46:	e024      	b.n	8004e92 <UART_SetConfig+0x37a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004e48:	f7fd ff14 	bl	8002c74 <HAL_RCC_GetSysClockFreq>
 8004e4c:	0003      	movs	r3, r0
 8004e4e:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8004e50:	e01f      	b.n	8004e92 <UART_SetConfig+0x37a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004e52:	2380      	movs	r3, #128	; 0x80
 8004e54:	021b      	lsls	r3, r3, #8
 8004e56:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8004e58:	e01b      	b.n	8004e92 <UART_SetConfig+0x37a>
 8004e5a:	46c0      	nop			; (mov r8, r8)
 8004e5c:	cfff69f3 	.word	0xcfff69f3
 8004e60:	ffffcfff 	.word	0xffffcfff
 8004e64:	40008000 	.word	0x40008000
 8004e68:	11fff4ff 	.word	0x11fff4ff
 8004e6c:	40013800 	.word	0x40013800
 8004e70:	40021000 	.word	0x40021000
 8004e74:	40004400 	.word	0x40004400
 8004e78:	00f42400 	.word	0x00f42400
 8004e7c:	08006820 	.word	0x08006820
      default:
        pclk = 0U;
 8004e80:	2300      	movs	r3, #0
 8004e82:	637b      	str	r3, [r7, #52]	; 0x34
        ret = HAL_ERROR;
 8004e84:	231a      	movs	r3, #26
 8004e86:	2220      	movs	r2, #32
 8004e88:	189b      	adds	r3, r3, r2
 8004e8a:	19db      	adds	r3, r3, r7
 8004e8c:	2201      	movs	r2, #1
 8004e8e:	701a      	strb	r2, [r3, #0]
        break;
 8004e90:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8004e92:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004e94:	2b00      	cmp	r3, #0
 8004e96:	d100      	bne.n	8004e9a <UART_SetConfig+0x382>
 8004e98:	e09a      	b.n	8004fd0 <UART_SetConfig+0x4b8>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004e9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e9c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004e9e:	4b58      	ldr	r3, [pc, #352]	; (8005000 <UART_SetConfig+0x4e8>)
 8004ea0:	0052      	lsls	r2, r2, #1
 8004ea2:	5ad3      	ldrh	r3, [r2, r3]
 8004ea4:	0019      	movs	r1, r3
 8004ea6:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8004ea8:	f7fb f936 	bl	8000118 <__udivsi3>
 8004eac:	0003      	movs	r3, r0
 8004eae:	005a      	lsls	r2, r3, #1
 8004eb0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004eb2:	685b      	ldr	r3, [r3, #4]
 8004eb4:	085b      	lsrs	r3, r3, #1
 8004eb6:	18d2      	adds	r2, r2, r3
 8004eb8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004eba:	685b      	ldr	r3, [r3, #4]
 8004ebc:	0019      	movs	r1, r3
 8004ebe:	0010      	movs	r0, r2
 8004ec0:	f7fb f92a 	bl	8000118 <__udivsi3>
 8004ec4:	0003      	movs	r3, r0
 8004ec6:	633b      	str	r3, [r7, #48]	; 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004ec8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004eca:	2b0f      	cmp	r3, #15
 8004ecc:	d921      	bls.n	8004f12 <UART_SetConfig+0x3fa>
 8004ece:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004ed0:	2380      	movs	r3, #128	; 0x80
 8004ed2:	025b      	lsls	r3, r3, #9
 8004ed4:	429a      	cmp	r2, r3
 8004ed6:	d21c      	bcs.n	8004f12 <UART_SetConfig+0x3fa>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004ed8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004eda:	b29a      	uxth	r2, r3
 8004edc:	200e      	movs	r0, #14
 8004ede:	2420      	movs	r4, #32
 8004ee0:	1903      	adds	r3, r0, r4
 8004ee2:	19db      	adds	r3, r3, r7
 8004ee4:	210f      	movs	r1, #15
 8004ee6:	438a      	bics	r2, r1
 8004ee8:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004eea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004eec:	085b      	lsrs	r3, r3, #1
 8004eee:	b29b      	uxth	r3, r3
 8004ef0:	2207      	movs	r2, #7
 8004ef2:	4013      	ands	r3, r2
 8004ef4:	b299      	uxth	r1, r3
 8004ef6:	1903      	adds	r3, r0, r4
 8004ef8:	19db      	adds	r3, r3, r7
 8004efa:	1902      	adds	r2, r0, r4
 8004efc:	19d2      	adds	r2, r2, r7
 8004efe:	8812      	ldrh	r2, [r2, #0]
 8004f00:	430a      	orrs	r2, r1
 8004f02:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8004f04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f06:	681b      	ldr	r3, [r3, #0]
 8004f08:	1902      	adds	r2, r0, r4
 8004f0a:	19d2      	adds	r2, r2, r7
 8004f0c:	8812      	ldrh	r2, [r2, #0]
 8004f0e:	60da      	str	r2, [r3, #12]
 8004f10:	e05e      	b.n	8004fd0 <UART_SetConfig+0x4b8>
      }
      else
      {
        ret = HAL_ERROR;
 8004f12:	231a      	movs	r3, #26
 8004f14:	2220      	movs	r2, #32
 8004f16:	189b      	adds	r3, r3, r2
 8004f18:	19db      	adds	r3, r3, r7
 8004f1a:	2201      	movs	r2, #1
 8004f1c:	701a      	strb	r2, [r3, #0]
 8004f1e:	e057      	b.n	8004fd0 <UART_SetConfig+0x4b8>
      }
    }
  }
  else
  {
    switch (clocksource)
 8004f20:	231b      	movs	r3, #27
 8004f22:	2220      	movs	r2, #32
 8004f24:	189b      	adds	r3, r3, r2
 8004f26:	19db      	adds	r3, r3, r7
 8004f28:	781b      	ldrb	r3, [r3, #0]
 8004f2a:	2b08      	cmp	r3, #8
 8004f2c:	d015      	beq.n	8004f5a <UART_SetConfig+0x442>
 8004f2e:	dc18      	bgt.n	8004f62 <UART_SetConfig+0x44a>
 8004f30:	2b04      	cmp	r3, #4
 8004f32:	d00d      	beq.n	8004f50 <UART_SetConfig+0x438>
 8004f34:	dc15      	bgt.n	8004f62 <UART_SetConfig+0x44a>
 8004f36:	2b00      	cmp	r3, #0
 8004f38:	d002      	beq.n	8004f40 <UART_SetConfig+0x428>
 8004f3a:	2b02      	cmp	r3, #2
 8004f3c:	d005      	beq.n	8004f4a <UART_SetConfig+0x432>
 8004f3e:	e010      	b.n	8004f62 <UART_SetConfig+0x44a>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004f40:	f7fd ff24 	bl	8002d8c <HAL_RCC_GetPCLK1Freq>
 8004f44:	0003      	movs	r3, r0
 8004f46:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8004f48:	e014      	b.n	8004f74 <UART_SetConfig+0x45c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004f4a:	4b2e      	ldr	r3, [pc, #184]	; (8005004 <UART_SetConfig+0x4ec>)
 8004f4c:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8004f4e:	e011      	b.n	8004f74 <UART_SetConfig+0x45c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004f50:	f7fd fe90 	bl	8002c74 <HAL_RCC_GetSysClockFreq>
 8004f54:	0003      	movs	r3, r0
 8004f56:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8004f58:	e00c      	b.n	8004f74 <UART_SetConfig+0x45c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004f5a:	2380      	movs	r3, #128	; 0x80
 8004f5c:	021b      	lsls	r3, r3, #8
 8004f5e:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8004f60:	e008      	b.n	8004f74 <UART_SetConfig+0x45c>
      default:
        pclk = 0U;
 8004f62:	2300      	movs	r3, #0
 8004f64:	637b      	str	r3, [r7, #52]	; 0x34
        ret = HAL_ERROR;
 8004f66:	231a      	movs	r3, #26
 8004f68:	2220      	movs	r2, #32
 8004f6a:	189b      	adds	r3, r3, r2
 8004f6c:	19db      	adds	r3, r3, r7
 8004f6e:	2201      	movs	r2, #1
 8004f70:	701a      	strb	r2, [r3, #0]
        break;
 8004f72:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 8004f74:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004f76:	2b00      	cmp	r3, #0
 8004f78:	d02a      	beq.n	8004fd0 <UART_SetConfig+0x4b8>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004f7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f7c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004f7e:	4b20      	ldr	r3, [pc, #128]	; (8005000 <UART_SetConfig+0x4e8>)
 8004f80:	0052      	lsls	r2, r2, #1
 8004f82:	5ad3      	ldrh	r3, [r2, r3]
 8004f84:	0019      	movs	r1, r3
 8004f86:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8004f88:	f7fb f8c6 	bl	8000118 <__udivsi3>
 8004f8c:	0003      	movs	r3, r0
 8004f8e:	001a      	movs	r2, r3
 8004f90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f92:	685b      	ldr	r3, [r3, #4]
 8004f94:	085b      	lsrs	r3, r3, #1
 8004f96:	18d2      	adds	r2, r2, r3
 8004f98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f9a:	685b      	ldr	r3, [r3, #4]
 8004f9c:	0019      	movs	r1, r3
 8004f9e:	0010      	movs	r0, r2
 8004fa0:	f7fb f8ba 	bl	8000118 <__udivsi3>
 8004fa4:	0003      	movs	r3, r0
 8004fa6:	633b      	str	r3, [r7, #48]	; 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004fa8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004faa:	2b0f      	cmp	r3, #15
 8004fac:	d90a      	bls.n	8004fc4 <UART_SetConfig+0x4ac>
 8004fae:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004fb0:	2380      	movs	r3, #128	; 0x80
 8004fb2:	025b      	lsls	r3, r3, #9
 8004fb4:	429a      	cmp	r2, r3
 8004fb6:	d205      	bcs.n	8004fc4 <UART_SetConfig+0x4ac>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8004fb8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004fba:	b29a      	uxth	r2, r3
 8004fbc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004fbe:	681b      	ldr	r3, [r3, #0]
 8004fc0:	60da      	str	r2, [r3, #12]
 8004fc2:	e005      	b.n	8004fd0 <UART_SetConfig+0x4b8>
      }
      else
      {
        ret = HAL_ERROR;
 8004fc4:	231a      	movs	r3, #26
 8004fc6:	2220      	movs	r2, #32
 8004fc8:	189b      	adds	r3, r3, r2
 8004fca:	19db      	adds	r3, r3, r7
 8004fcc:	2201      	movs	r2, #1
 8004fce:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8004fd0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004fd2:	226a      	movs	r2, #106	; 0x6a
 8004fd4:	2101      	movs	r1, #1
 8004fd6:	5299      	strh	r1, [r3, r2]
  huart->NbRxDataToProcess = 1;
 8004fd8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004fda:	2268      	movs	r2, #104	; 0x68
 8004fdc:	2101      	movs	r1, #1
 8004fde:	5299      	strh	r1, [r3, r2]

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004fe0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004fe2:	2200      	movs	r2, #0
 8004fe4:	675a      	str	r2, [r3, #116]	; 0x74
  huart->TxISR = NULL;
 8004fe6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004fe8:	2200      	movs	r2, #0
 8004fea:	679a      	str	r2, [r3, #120]	; 0x78

  return ret;
 8004fec:	231a      	movs	r3, #26
 8004fee:	2220      	movs	r2, #32
 8004ff0:	189b      	adds	r3, r3, r2
 8004ff2:	19db      	adds	r3, r3, r7
 8004ff4:	781b      	ldrb	r3, [r3, #0]
}
 8004ff6:	0018      	movs	r0, r3
 8004ff8:	46bd      	mov	sp, r7
 8004ffa:	b010      	add	sp, #64	; 0x40
 8004ffc:	bdb0      	pop	{r4, r5, r7, pc}
 8004ffe:	46c0      	nop			; (mov r8, r8)
 8005000:	08006820 	.word	0x08006820
 8005004:	00f42400 	.word	0x00f42400

08005008 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005008:	b580      	push	{r7, lr}
 800500a:	b082      	sub	sp, #8
 800500c:	af00      	add	r7, sp, #0
 800500e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005014:	2201      	movs	r2, #1
 8005016:	4013      	ands	r3, r2
 8005018:	d00b      	beq.n	8005032 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	681b      	ldr	r3, [r3, #0]
 800501e:	685b      	ldr	r3, [r3, #4]
 8005020:	4a4a      	ldr	r2, [pc, #296]	; (800514c <UART_AdvFeatureConfig+0x144>)
 8005022:	4013      	ands	r3, r2
 8005024:	0019      	movs	r1, r3
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	681b      	ldr	r3, [r3, #0]
 800502e:	430a      	orrs	r2, r1
 8005030:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005036:	2202      	movs	r2, #2
 8005038:	4013      	ands	r3, r2
 800503a:	d00b      	beq.n	8005054 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	681b      	ldr	r3, [r3, #0]
 8005040:	685b      	ldr	r3, [r3, #4]
 8005042:	4a43      	ldr	r2, [pc, #268]	; (8005150 <UART_AdvFeatureConfig+0x148>)
 8005044:	4013      	ands	r3, r2
 8005046:	0019      	movs	r1, r3
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	681b      	ldr	r3, [r3, #0]
 8005050:	430a      	orrs	r2, r1
 8005052:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005058:	2204      	movs	r2, #4
 800505a:	4013      	ands	r3, r2
 800505c:	d00b      	beq.n	8005076 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	681b      	ldr	r3, [r3, #0]
 8005062:	685b      	ldr	r3, [r3, #4]
 8005064:	4a3b      	ldr	r2, [pc, #236]	; (8005154 <UART_AdvFeatureConfig+0x14c>)
 8005066:	4013      	ands	r3, r2
 8005068:	0019      	movs	r1, r3
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	681b      	ldr	r3, [r3, #0]
 8005072:	430a      	orrs	r2, r1
 8005074:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800507a:	2208      	movs	r2, #8
 800507c:	4013      	ands	r3, r2
 800507e:	d00b      	beq.n	8005098 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	681b      	ldr	r3, [r3, #0]
 8005084:	685b      	ldr	r3, [r3, #4]
 8005086:	4a34      	ldr	r2, [pc, #208]	; (8005158 <UART_AdvFeatureConfig+0x150>)
 8005088:	4013      	ands	r3, r2
 800508a:	0019      	movs	r1, r3
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	681b      	ldr	r3, [r3, #0]
 8005094:	430a      	orrs	r2, r1
 8005096:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800509c:	2210      	movs	r2, #16
 800509e:	4013      	ands	r3, r2
 80050a0:	d00b      	beq.n	80050ba <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	681b      	ldr	r3, [r3, #0]
 80050a6:	689b      	ldr	r3, [r3, #8]
 80050a8:	4a2c      	ldr	r2, [pc, #176]	; (800515c <UART_AdvFeatureConfig+0x154>)
 80050aa:	4013      	ands	r3, r2
 80050ac:	0019      	movs	r1, r3
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	681b      	ldr	r3, [r3, #0]
 80050b6:	430a      	orrs	r2, r1
 80050b8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80050be:	2220      	movs	r2, #32
 80050c0:	4013      	ands	r3, r2
 80050c2:	d00b      	beq.n	80050dc <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	681b      	ldr	r3, [r3, #0]
 80050c8:	689b      	ldr	r3, [r3, #8]
 80050ca:	4a25      	ldr	r2, [pc, #148]	; (8005160 <UART_AdvFeatureConfig+0x158>)
 80050cc:	4013      	ands	r3, r2
 80050ce:	0019      	movs	r1, r3
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	681b      	ldr	r3, [r3, #0]
 80050d8:	430a      	orrs	r2, r1
 80050da:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80050e0:	2240      	movs	r2, #64	; 0x40
 80050e2:	4013      	ands	r3, r2
 80050e4:	d01d      	beq.n	8005122 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	681b      	ldr	r3, [r3, #0]
 80050ea:	685b      	ldr	r3, [r3, #4]
 80050ec:	4a1d      	ldr	r2, [pc, #116]	; (8005164 <UART_AdvFeatureConfig+0x15c>)
 80050ee:	4013      	ands	r3, r2
 80050f0:	0019      	movs	r1, r3
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	681b      	ldr	r3, [r3, #0]
 80050fa:	430a      	orrs	r2, r1
 80050fc:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005102:	2380      	movs	r3, #128	; 0x80
 8005104:	035b      	lsls	r3, r3, #13
 8005106:	429a      	cmp	r2, r3
 8005108:	d10b      	bne.n	8005122 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	681b      	ldr	r3, [r3, #0]
 800510e:	685b      	ldr	r3, [r3, #4]
 8005110:	4a15      	ldr	r2, [pc, #84]	; (8005168 <UART_AdvFeatureConfig+0x160>)
 8005112:	4013      	ands	r3, r2
 8005114:	0019      	movs	r1, r3
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	681b      	ldr	r3, [r3, #0]
 800511e:	430a      	orrs	r2, r1
 8005120:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005126:	2280      	movs	r2, #128	; 0x80
 8005128:	4013      	ands	r3, r2
 800512a:	d00b      	beq.n	8005144 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	681b      	ldr	r3, [r3, #0]
 8005130:	685b      	ldr	r3, [r3, #4]
 8005132:	4a0e      	ldr	r2, [pc, #56]	; (800516c <UART_AdvFeatureConfig+0x164>)
 8005134:	4013      	ands	r3, r2
 8005136:	0019      	movs	r1, r3
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	681b      	ldr	r3, [r3, #0]
 8005140:	430a      	orrs	r2, r1
 8005142:	605a      	str	r2, [r3, #4]
  }
}
 8005144:	46c0      	nop			; (mov r8, r8)
 8005146:	46bd      	mov	sp, r7
 8005148:	b002      	add	sp, #8
 800514a:	bd80      	pop	{r7, pc}
 800514c:	fffdffff 	.word	0xfffdffff
 8005150:	fffeffff 	.word	0xfffeffff
 8005154:	fffbffff 	.word	0xfffbffff
 8005158:	ffff7fff 	.word	0xffff7fff
 800515c:	ffffefff 	.word	0xffffefff
 8005160:	ffffdfff 	.word	0xffffdfff
 8005164:	ffefffff 	.word	0xffefffff
 8005168:	ff9fffff 	.word	0xff9fffff
 800516c:	fff7ffff 	.word	0xfff7ffff

08005170 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005170:	b580      	push	{r7, lr}
 8005172:	b086      	sub	sp, #24
 8005174:	af02      	add	r7, sp, #8
 8005176:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	2290      	movs	r2, #144	; 0x90
 800517c:	2100      	movs	r1, #0
 800517e:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8005180:	f7fc fdfc 	bl	8001d7c <HAL_GetTick>
 8005184:	0003      	movs	r3, r0
 8005186:	60fb      	str	r3, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	681b      	ldr	r3, [r3, #0]
 800518c:	681b      	ldr	r3, [r3, #0]
 800518e:	2208      	movs	r2, #8
 8005190:	4013      	ands	r3, r2
 8005192:	2b08      	cmp	r3, #8
 8005194:	d10c      	bne.n	80051b0 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005196:	68fb      	ldr	r3, [r7, #12]
 8005198:	2280      	movs	r2, #128	; 0x80
 800519a:	0391      	lsls	r1, r2, #14
 800519c:	6878      	ldr	r0, [r7, #4]
 800519e:	4a1a      	ldr	r2, [pc, #104]	; (8005208 <UART_CheckIdleState+0x98>)
 80051a0:	9200      	str	r2, [sp, #0]
 80051a2:	2200      	movs	r2, #0
 80051a4:	f000 f832 	bl	800520c <UART_WaitOnFlagUntilTimeout>
 80051a8:	1e03      	subs	r3, r0, #0
 80051aa:	d001      	beq.n	80051b0 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80051ac:	2303      	movs	r3, #3
 80051ae:	e026      	b.n	80051fe <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	681b      	ldr	r3, [r3, #0]
 80051b4:	681b      	ldr	r3, [r3, #0]
 80051b6:	2204      	movs	r2, #4
 80051b8:	4013      	ands	r3, r2
 80051ba:	2b04      	cmp	r3, #4
 80051bc:	d10c      	bne.n	80051d8 <UART_CheckIdleState+0x68>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80051be:	68fb      	ldr	r3, [r7, #12]
 80051c0:	2280      	movs	r2, #128	; 0x80
 80051c2:	03d1      	lsls	r1, r2, #15
 80051c4:	6878      	ldr	r0, [r7, #4]
 80051c6:	4a10      	ldr	r2, [pc, #64]	; (8005208 <UART_CheckIdleState+0x98>)
 80051c8:	9200      	str	r2, [sp, #0]
 80051ca:	2200      	movs	r2, #0
 80051cc:	f000 f81e 	bl	800520c <UART_WaitOnFlagUntilTimeout>
 80051d0:	1e03      	subs	r3, r0, #0
 80051d2:	d001      	beq.n	80051d8 <UART_CheckIdleState+0x68>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80051d4:	2303      	movs	r3, #3
 80051d6:	e012      	b.n	80051fe <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	2288      	movs	r2, #136	; 0x88
 80051dc:	2120      	movs	r1, #32
 80051de:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_READY;
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	228c      	movs	r2, #140	; 0x8c
 80051e4:	2120      	movs	r1, #32
 80051e6:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	2200      	movs	r2, #0
 80051ec:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	2200      	movs	r2, #0
 80051f2:	671a      	str	r2, [r3, #112]	; 0x70

  __HAL_UNLOCK(huart);
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	2284      	movs	r2, #132	; 0x84
 80051f8:	2100      	movs	r1, #0
 80051fa:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80051fc:	2300      	movs	r3, #0
}
 80051fe:	0018      	movs	r0, r3
 8005200:	46bd      	mov	sp, r7
 8005202:	b004      	add	sp, #16
 8005204:	bd80      	pop	{r7, pc}
 8005206:	46c0      	nop			; (mov r8, r8)
 8005208:	01ffffff 	.word	0x01ffffff

0800520c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800520c:	b580      	push	{r7, lr}
 800520e:	b094      	sub	sp, #80	; 0x50
 8005210:	af00      	add	r7, sp, #0
 8005212:	60f8      	str	r0, [r7, #12]
 8005214:	60b9      	str	r1, [r7, #8]
 8005216:	603b      	str	r3, [r7, #0]
 8005218:	1dfb      	adds	r3, r7, #7
 800521a:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800521c:	e0a7      	b.n	800536e <UART_WaitOnFlagUntilTimeout+0x162>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800521e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8005220:	3301      	adds	r3, #1
 8005222:	d100      	bne.n	8005226 <UART_WaitOnFlagUntilTimeout+0x1a>
 8005224:	e0a3      	b.n	800536e <UART_WaitOnFlagUntilTimeout+0x162>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005226:	f7fc fda9 	bl	8001d7c <HAL_GetTick>
 800522a:	0002      	movs	r2, r0
 800522c:	683b      	ldr	r3, [r7, #0]
 800522e:	1ad3      	subs	r3, r2, r3
 8005230:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8005232:	429a      	cmp	r2, r3
 8005234:	d302      	bcc.n	800523c <UART_WaitOnFlagUntilTimeout+0x30>
 8005236:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8005238:	2b00      	cmp	r3, #0
 800523a:	d13f      	bne.n	80052bc <UART_WaitOnFlagUntilTimeout+0xb0>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800523c:	f3ef 8310 	mrs	r3, PRIMASK
 8005240:	62bb      	str	r3, [r7, #40]	; 0x28
  return(result);
 8005242:	6abb      	ldr	r3, [r7, #40]	; 0x28
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8005244:	647b      	str	r3, [r7, #68]	; 0x44
 8005246:	2301      	movs	r3, #1
 8005248:	62fb      	str	r3, [r7, #44]	; 0x2c
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800524a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800524c:	f383 8810 	msr	PRIMASK, r3
}
 8005250:	46c0      	nop			; (mov r8, r8)
 8005252:	68fb      	ldr	r3, [r7, #12]
 8005254:	681b      	ldr	r3, [r3, #0]
 8005256:	681a      	ldr	r2, [r3, #0]
 8005258:	68fb      	ldr	r3, [r7, #12]
 800525a:	681b      	ldr	r3, [r3, #0]
 800525c:	494e      	ldr	r1, [pc, #312]	; (8005398 <UART_WaitOnFlagUntilTimeout+0x18c>)
 800525e:	400a      	ands	r2, r1
 8005260:	601a      	str	r2, [r3, #0]
 8005262:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005264:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005266:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005268:	f383 8810 	msr	PRIMASK, r3
}
 800526c:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800526e:	f3ef 8310 	mrs	r3, PRIMASK
 8005272:	637b      	str	r3, [r7, #52]	; 0x34
  return(result);
 8005274:	6b7b      	ldr	r3, [r7, #52]	; 0x34
                                                USART_CR1_TXEIE_TXFNFIE));
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005276:	643b      	str	r3, [r7, #64]	; 0x40
 8005278:	2301      	movs	r3, #1
 800527a:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800527c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800527e:	f383 8810 	msr	PRIMASK, r3
}
 8005282:	46c0      	nop			; (mov r8, r8)
 8005284:	68fb      	ldr	r3, [r7, #12]
 8005286:	681b      	ldr	r3, [r3, #0]
 8005288:	689a      	ldr	r2, [r3, #8]
 800528a:	68fb      	ldr	r3, [r7, #12]
 800528c:	681b      	ldr	r3, [r3, #0]
 800528e:	2101      	movs	r1, #1
 8005290:	438a      	bics	r2, r1
 8005292:	609a      	str	r2, [r3, #8]
 8005294:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005296:	63fb      	str	r3, [r7, #60]	; 0x3c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005298:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800529a:	f383 8810 	msr	PRIMASK, r3
}
 800529e:	46c0      	nop			; (mov r8, r8)

        huart->gState = HAL_UART_STATE_READY;
 80052a0:	68fb      	ldr	r3, [r7, #12]
 80052a2:	2288      	movs	r2, #136	; 0x88
 80052a4:	2120      	movs	r1, #32
 80052a6:	5099      	str	r1, [r3, r2]
        huart->RxState = HAL_UART_STATE_READY;
 80052a8:	68fb      	ldr	r3, [r7, #12]
 80052aa:	228c      	movs	r2, #140	; 0x8c
 80052ac:	2120      	movs	r1, #32
 80052ae:	5099      	str	r1, [r3, r2]

        __HAL_UNLOCK(huart);
 80052b0:	68fb      	ldr	r3, [r7, #12]
 80052b2:	2284      	movs	r2, #132	; 0x84
 80052b4:	2100      	movs	r1, #0
 80052b6:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 80052b8:	2303      	movs	r3, #3
 80052ba:	e069      	b.n	8005390 <UART_WaitOnFlagUntilTimeout+0x184>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80052bc:	68fb      	ldr	r3, [r7, #12]
 80052be:	681b      	ldr	r3, [r3, #0]
 80052c0:	681b      	ldr	r3, [r3, #0]
 80052c2:	2204      	movs	r2, #4
 80052c4:	4013      	ands	r3, r2
 80052c6:	d052      	beq.n	800536e <UART_WaitOnFlagUntilTimeout+0x162>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80052c8:	68fb      	ldr	r3, [r7, #12]
 80052ca:	681b      	ldr	r3, [r3, #0]
 80052cc:	69da      	ldr	r2, [r3, #28]
 80052ce:	2380      	movs	r3, #128	; 0x80
 80052d0:	011b      	lsls	r3, r3, #4
 80052d2:	401a      	ands	r2, r3
 80052d4:	2380      	movs	r3, #128	; 0x80
 80052d6:	011b      	lsls	r3, r3, #4
 80052d8:	429a      	cmp	r2, r3
 80052da:	d148      	bne.n	800536e <UART_WaitOnFlagUntilTimeout+0x162>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80052dc:	68fb      	ldr	r3, [r7, #12]
 80052de:	681b      	ldr	r3, [r3, #0]
 80052e0:	2280      	movs	r2, #128	; 0x80
 80052e2:	0112      	lsls	r2, r2, #4
 80052e4:	621a      	str	r2, [r3, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80052e6:	f3ef 8310 	mrs	r3, PRIMASK
 80052ea:	613b      	str	r3, [r7, #16]
  return(result);
 80052ec:	693b      	ldr	r3, [r7, #16]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 80052ee:	64fb      	str	r3, [r7, #76]	; 0x4c
 80052f0:	2301      	movs	r3, #1
 80052f2:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80052f4:	697b      	ldr	r3, [r7, #20]
 80052f6:	f383 8810 	msr	PRIMASK, r3
}
 80052fa:	46c0      	nop			; (mov r8, r8)
 80052fc:	68fb      	ldr	r3, [r7, #12]
 80052fe:	681b      	ldr	r3, [r3, #0]
 8005300:	681a      	ldr	r2, [r3, #0]
 8005302:	68fb      	ldr	r3, [r7, #12]
 8005304:	681b      	ldr	r3, [r3, #0]
 8005306:	4924      	ldr	r1, [pc, #144]	; (8005398 <UART_WaitOnFlagUntilTimeout+0x18c>)
 8005308:	400a      	ands	r2, r1
 800530a:	601a      	str	r2, [r3, #0]
 800530c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800530e:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005310:	69bb      	ldr	r3, [r7, #24]
 8005312:	f383 8810 	msr	PRIMASK, r3
}
 8005316:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005318:	f3ef 8310 	mrs	r3, PRIMASK
 800531c:	61fb      	str	r3, [r7, #28]
  return(result);
 800531e:	69fb      	ldr	r3, [r7, #28]
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005320:	64bb      	str	r3, [r7, #72]	; 0x48
 8005322:	2301      	movs	r3, #1
 8005324:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005326:	6a3b      	ldr	r3, [r7, #32]
 8005328:	f383 8810 	msr	PRIMASK, r3
}
 800532c:	46c0      	nop			; (mov r8, r8)
 800532e:	68fb      	ldr	r3, [r7, #12]
 8005330:	681b      	ldr	r3, [r3, #0]
 8005332:	689a      	ldr	r2, [r3, #8]
 8005334:	68fb      	ldr	r3, [r7, #12]
 8005336:	681b      	ldr	r3, [r3, #0]
 8005338:	2101      	movs	r1, #1
 800533a:	438a      	bics	r2, r1
 800533c:	609a      	str	r2, [r3, #8]
 800533e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005340:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005342:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005344:	f383 8810 	msr	PRIMASK, r3
}
 8005348:	46c0      	nop			; (mov r8, r8)

          huart->gState = HAL_UART_STATE_READY;
 800534a:	68fb      	ldr	r3, [r7, #12]
 800534c:	2288      	movs	r2, #136	; 0x88
 800534e:	2120      	movs	r1, #32
 8005350:	5099      	str	r1, [r3, r2]
          huart->RxState = HAL_UART_STATE_READY;
 8005352:	68fb      	ldr	r3, [r7, #12]
 8005354:	228c      	movs	r2, #140	; 0x8c
 8005356:	2120      	movs	r1, #32
 8005358:	5099      	str	r1, [r3, r2]
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800535a:	68fb      	ldr	r3, [r7, #12]
 800535c:	2290      	movs	r2, #144	; 0x90
 800535e:	2120      	movs	r1, #32
 8005360:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005362:	68fb      	ldr	r3, [r7, #12]
 8005364:	2284      	movs	r2, #132	; 0x84
 8005366:	2100      	movs	r1, #0
 8005368:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 800536a:	2303      	movs	r3, #3
 800536c:	e010      	b.n	8005390 <UART_WaitOnFlagUntilTimeout+0x184>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800536e:	68fb      	ldr	r3, [r7, #12]
 8005370:	681b      	ldr	r3, [r3, #0]
 8005372:	69db      	ldr	r3, [r3, #28]
 8005374:	68ba      	ldr	r2, [r7, #8]
 8005376:	4013      	ands	r3, r2
 8005378:	68ba      	ldr	r2, [r7, #8]
 800537a:	1ad3      	subs	r3, r2, r3
 800537c:	425a      	negs	r2, r3
 800537e:	4153      	adcs	r3, r2
 8005380:	b2db      	uxtb	r3, r3
 8005382:	001a      	movs	r2, r3
 8005384:	1dfb      	adds	r3, r7, #7
 8005386:	781b      	ldrb	r3, [r3, #0]
 8005388:	429a      	cmp	r2, r3
 800538a:	d100      	bne.n	800538e <UART_WaitOnFlagUntilTimeout+0x182>
 800538c:	e747      	b.n	800521e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800538e:	2300      	movs	r3, #0
}
 8005390:	0018      	movs	r0, r3
 8005392:	46bd      	mov	sp, r7
 8005394:	b014      	add	sp, #80	; 0x50
 8005396:	bd80      	pop	{r7, pc}
 8005398:	fffffe5f 	.word	0xfffffe5f

0800539c <__errno>:
 800539c:	4b01      	ldr	r3, [pc, #4]	; (80053a4 <__errno+0x8>)
 800539e:	6818      	ldr	r0, [r3, #0]
 80053a0:	4770      	bx	lr
 80053a2:	46c0      	nop			; (mov r8, r8)
 80053a4:	2000004c 	.word	0x2000004c

080053a8 <__libc_init_array>:
 80053a8:	b570      	push	{r4, r5, r6, lr}
 80053aa:	2600      	movs	r6, #0
 80053ac:	4d0c      	ldr	r5, [pc, #48]	; (80053e0 <__libc_init_array+0x38>)
 80053ae:	4c0d      	ldr	r4, [pc, #52]	; (80053e4 <__libc_init_array+0x3c>)
 80053b0:	1b64      	subs	r4, r4, r5
 80053b2:	10a4      	asrs	r4, r4, #2
 80053b4:	42a6      	cmp	r6, r4
 80053b6:	d109      	bne.n	80053cc <__libc_init_array+0x24>
 80053b8:	2600      	movs	r6, #0
 80053ba:	f000 fff9 	bl	80063b0 <_init>
 80053be:	4d0a      	ldr	r5, [pc, #40]	; (80053e8 <__libc_init_array+0x40>)
 80053c0:	4c0a      	ldr	r4, [pc, #40]	; (80053ec <__libc_init_array+0x44>)
 80053c2:	1b64      	subs	r4, r4, r5
 80053c4:	10a4      	asrs	r4, r4, #2
 80053c6:	42a6      	cmp	r6, r4
 80053c8:	d105      	bne.n	80053d6 <__libc_init_array+0x2e>
 80053ca:	bd70      	pop	{r4, r5, r6, pc}
 80053cc:	00b3      	lsls	r3, r6, #2
 80053ce:	58eb      	ldr	r3, [r5, r3]
 80053d0:	4798      	blx	r3
 80053d2:	3601      	adds	r6, #1
 80053d4:	e7ee      	b.n	80053b4 <__libc_init_array+0xc>
 80053d6:	00b3      	lsls	r3, r6, #2
 80053d8:	58eb      	ldr	r3, [r5, r3]
 80053da:	4798      	blx	r3
 80053dc:	3601      	adds	r6, #1
 80053de:	e7f2      	b.n	80053c6 <__libc_init_array+0x1e>
 80053e0:	080068d8 	.word	0x080068d8
 80053e4:	080068d8 	.word	0x080068d8
 80053e8:	080068d8 	.word	0x080068d8
 80053ec:	080068dc 	.word	0x080068dc

080053f0 <memset>:
 80053f0:	0003      	movs	r3, r0
 80053f2:	1882      	adds	r2, r0, r2
 80053f4:	4293      	cmp	r3, r2
 80053f6:	d100      	bne.n	80053fa <memset+0xa>
 80053f8:	4770      	bx	lr
 80053fa:	7019      	strb	r1, [r3, #0]
 80053fc:	3301      	adds	r3, #1
 80053fe:	e7f9      	b.n	80053f4 <memset+0x4>

08005400 <iprintf>:
 8005400:	b40f      	push	{r0, r1, r2, r3}
 8005402:	4b0b      	ldr	r3, [pc, #44]	; (8005430 <iprintf+0x30>)
 8005404:	b513      	push	{r0, r1, r4, lr}
 8005406:	681c      	ldr	r4, [r3, #0]
 8005408:	2c00      	cmp	r4, #0
 800540a:	d005      	beq.n	8005418 <iprintf+0x18>
 800540c:	69a3      	ldr	r3, [r4, #24]
 800540e:	2b00      	cmp	r3, #0
 8005410:	d102      	bne.n	8005418 <iprintf+0x18>
 8005412:	0020      	movs	r0, r4
 8005414:	f000 f870 	bl	80054f8 <__sinit>
 8005418:	ab05      	add	r3, sp, #20
 800541a:	0020      	movs	r0, r4
 800541c:	9a04      	ldr	r2, [sp, #16]
 800541e:	68a1      	ldr	r1, [r4, #8]
 8005420:	9301      	str	r3, [sp, #4]
 8005422:	f000 f9cd 	bl	80057c0 <_vfiprintf_r>
 8005426:	bc16      	pop	{r1, r2, r4}
 8005428:	bc08      	pop	{r3}
 800542a:	b004      	add	sp, #16
 800542c:	4718      	bx	r3
 800542e:	46c0      	nop			; (mov r8, r8)
 8005430:	2000004c 	.word	0x2000004c

08005434 <std>:
 8005434:	2300      	movs	r3, #0
 8005436:	b510      	push	{r4, lr}
 8005438:	0004      	movs	r4, r0
 800543a:	6003      	str	r3, [r0, #0]
 800543c:	6043      	str	r3, [r0, #4]
 800543e:	6083      	str	r3, [r0, #8]
 8005440:	8181      	strh	r1, [r0, #12]
 8005442:	6643      	str	r3, [r0, #100]	; 0x64
 8005444:	0019      	movs	r1, r3
 8005446:	81c2      	strh	r2, [r0, #14]
 8005448:	6103      	str	r3, [r0, #16]
 800544a:	6143      	str	r3, [r0, #20]
 800544c:	6183      	str	r3, [r0, #24]
 800544e:	2208      	movs	r2, #8
 8005450:	305c      	adds	r0, #92	; 0x5c
 8005452:	f7ff ffcd 	bl	80053f0 <memset>
 8005456:	4b05      	ldr	r3, [pc, #20]	; (800546c <std+0x38>)
 8005458:	6224      	str	r4, [r4, #32]
 800545a:	6263      	str	r3, [r4, #36]	; 0x24
 800545c:	4b04      	ldr	r3, [pc, #16]	; (8005470 <std+0x3c>)
 800545e:	62a3      	str	r3, [r4, #40]	; 0x28
 8005460:	4b04      	ldr	r3, [pc, #16]	; (8005474 <std+0x40>)
 8005462:	62e3      	str	r3, [r4, #44]	; 0x2c
 8005464:	4b04      	ldr	r3, [pc, #16]	; (8005478 <std+0x44>)
 8005466:	6323      	str	r3, [r4, #48]	; 0x30
 8005468:	bd10      	pop	{r4, pc}
 800546a:	46c0      	nop			; (mov r8, r8)
 800546c:	08005d5d 	.word	0x08005d5d
 8005470:	08005d85 	.word	0x08005d85
 8005474:	08005dbd 	.word	0x08005dbd
 8005478:	08005de9 	.word	0x08005de9

0800547c <_cleanup_r>:
 800547c:	b510      	push	{r4, lr}
 800547e:	4902      	ldr	r1, [pc, #8]	; (8005488 <_cleanup_r+0xc>)
 8005480:	f000 f8ba 	bl	80055f8 <_fwalk_reent>
 8005484:	bd10      	pop	{r4, pc}
 8005486:	46c0      	nop			; (mov r8, r8)
 8005488:	080060f5 	.word	0x080060f5

0800548c <__sfmoreglue>:
 800548c:	b570      	push	{r4, r5, r6, lr}
 800548e:	2568      	movs	r5, #104	; 0x68
 8005490:	1e4a      	subs	r2, r1, #1
 8005492:	4355      	muls	r5, r2
 8005494:	000e      	movs	r6, r1
 8005496:	0029      	movs	r1, r5
 8005498:	3174      	adds	r1, #116	; 0x74
 800549a:	f000 f8f3 	bl	8005684 <_malloc_r>
 800549e:	1e04      	subs	r4, r0, #0
 80054a0:	d008      	beq.n	80054b4 <__sfmoreglue+0x28>
 80054a2:	2100      	movs	r1, #0
 80054a4:	002a      	movs	r2, r5
 80054a6:	6001      	str	r1, [r0, #0]
 80054a8:	6046      	str	r6, [r0, #4]
 80054aa:	300c      	adds	r0, #12
 80054ac:	60a0      	str	r0, [r4, #8]
 80054ae:	3268      	adds	r2, #104	; 0x68
 80054b0:	f7ff ff9e 	bl	80053f0 <memset>
 80054b4:	0020      	movs	r0, r4
 80054b6:	bd70      	pop	{r4, r5, r6, pc}

080054b8 <__sfp_lock_acquire>:
 80054b8:	b510      	push	{r4, lr}
 80054ba:	4802      	ldr	r0, [pc, #8]	; (80054c4 <__sfp_lock_acquire+0xc>)
 80054bc:	f000 f8bd 	bl	800563a <__retarget_lock_acquire_recursive>
 80054c0:	bd10      	pop	{r4, pc}
 80054c2:	46c0      	nop			; (mov r8, r8)
 80054c4:	20000291 	.word	0x20000291

080054c8 <__sfp_lock_release>:
 80054c8:	b510      	push	{r4, lr}
 80054ca:	4802      	ldr	r0, [pc, #8]	; (80054d4 <__sfp_lock_release+0xc>)
 80054cc:	f000 f8b6 	bl	800563c <__retarget_lock_release_recursive>
 80054d0:	bd10      	pop	{r4, pc}
 80054d2:	46c0      	nop			; (mov r8, r8)
 80054d4:	20000291 	.word	0x20000291

080054d8 <__sinit_lock_acquire>:
 80054d8:	b510      	push	{r4, lr}
 80054da:	4802      	ldr	r0, [pc, #8]	; (80054e4 <__sinit_lock_acquire+0xc>)
 80054dc:	f000 f8ad 	bl	800563a <__retarget_lock_acquire_recursive>
 80054e0:	bd10      	pop	{r4, pc}
 80054e2:	46c0      	nop			; (mov r8, r8)
 80054e4:	20000292 	.word	0x20000292

080054e8 <__sinit_lock_release>:
 80054e8:	b510      	push	{r4, lr}
 80054ea:	4802      	ldr	r0, [pc, #8]	; (80054f4 <__sinit_lock_release+0xc>)
 80054ec:	f000 f8a6 	bl	800563c <__retarget_lock_release_recursive>
 80054f0:	bd10      	pop	{r4, pc}
 80054f2:	46c0      	nop			; (mov r8, r8)
 80054f4:	20000292 	.word	0x20000292

080054f8 <__sinit>:
 80054f8:	b513      	push	{r0, r1, r4, lr}
 80054fa:	0004      	movs	r4, r0
 80054fc:	f7ff ffec 	bl	80054d8 <__sinit_lock_acquire>
 8005500:	69a3      	ldr	r3, [r4, #24]
 8005502:	2b00      	cmp	r3, #0
 8005504:	d002      	beq.n	800550c <__sinit+0x14>
 8005506:	f7ff ffef 	bl	80054e8 <__sinit_lock_release>
 800550a:	bd13      	pop	{r0, r1, r4, pc}
 800550c:	64a3      	str	r3, [r4, #72]	; 0x48
 800550e:	64e3      	str	r3, [r4, #76]	; 0x4c
 8005510:	6523      	str	r3, [r4, #80]	; 0x50
 8005512:	4b13      	ldr	r3, [pc, #76]	; (8005560 <__sinit+0x68>)
 8005514:	4a13      	ldr	r2, [pc, #76]	; (8005564 <__sinit+0x6c>)
 8005516:	681b      	ldr	r3, [r3, #0]
 8005518:	62a2      	str	r2, [r4, #40]	; 0x28
 800551a:	9301      	str	r3, [sp, #4]
 800551c:	42a3      	cmp	r3, r4
 800551e:	d101      	bne.n	8005524 <__sinit+0x2c>
 8005520:	2301      	movs	r3, #1
 8005522:	61a3      	str	r3, [r4, #24]
 8005524:	0020      	movs	r0, r4
 8005526:	f000 f81f 	bl	8005568 <__sfp>
 800552a:	6060      	str	r0, [r4, #4]
 800552c:	0020      	movs	r0, r4
 800552e:	f000 f81b 	bl	8005568 <__sfp>
 8005532:	60a0      	str	r0, [r4, #8]
 8005534:	0020      	movs	r0, r4
 8005536:	f000 f817 	bl	8005568 <__sfp>
 800553a:	2200      	movs	r2, #0
 800553c:	2104      	movs	r1, #4
 800553e:	60e0      	str	r0, [r4, #12]
 8005540:	6860      	ldr	r0, [r4, #4]
 8005542:	f7ff ff77 	bl	8005434 <std>
 8005546:	2201      	movs	r2, #1
 8005548:	2109      	movs	r1, #9
 800554a:	68a0      	ldr	r0, [r4, #8]
 800554c:	f7ff ff72 	bl	8005434 <std>
 8005550:	2202      	movs	r2, #2
 8005552:	2112      	movs	r1, #18
 8005554:	68e0      	ldr	r0, [r4, #12]
 8005556:	f7ff ff6d 	bl	8005434 <std>
 800555a:	2301      	movs	r3, #1
 800555c:	61a3      	str	r3, [r4, #24]
 800555e:	e7d2      	b.n	8005506 <__sinit+0xe>
 8005560:	08006838 	.word	0x08006838
 8005564:	0800547d 	.word	0x0800547d

08005568 <__sfp>:
 8005568:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800556a:	0007      	movs	r7, r0
 800556c:	f7ff ffa4 	bl	80054b8 <__sfp_lock_acquire>
 8005570:	4b1f      	ldr	r3, [pc, #124]	; (80055f0 <__sfp+0x88>)
 8005572:	681e      	ldr	r6, [r3, #0]
 8005574:	69b3      	ldr	r3, [r6, #24]
 8005576:	2b00      	cmp	r3, #0
 8005578:	d102      	bne.n	8005580 <__sfp+0x18>
 800557a:	0030      	movs	r0, r6
 800557c:	f7ff ffbc 	bl	80054f8 <__sinit>
 8005580:	3648      	adds	r6, #72	; 0x48
 8005582:	68b4      	ldr	r4, [r6, #8]
 8005584:	6873      	ldr	r3, [r6, #4]
 8005586:	3b01      	subs	r3, #1
 8005588:	d504      	bpl.n	8005594 <__sfp+0x2c>
 800558a:	6833      	ldr	r3, [r6, #0]
 800558c:	2b00      	cmp	r3, #0
 800558e:	d022      	beq.n	80055d6 <__sfp+0x6e>
 8005590:	6836      	ldr	r6, [r6, #0]
 8005592:	e7f6      	b.n	8005582 <__sfp+0x1a>
 8005594:	220c      	movs	r2, #12
 8005596:	5ea5      	ldrsh	r5, [r4, r2]
 8005598:	2d00      	cmp	r5, #0
 800559a:	d11a      	bne.n	80055d2 <__sfp+0x6a>
 800559c:	0020      	movs	r0, r4
 800559e:	4b15      	ldr	r3, [pc, #84]	; (80055f4 <__sfp+0x8c>)
 80055a0:	3058      	adds	r0, #88	; 0x58
 80055a2:	60e3      	str	r3, [r4, #12]
 80055a4:	6665      	str	r5, [r4, #100]	; 0x64
 80055a6:	f000 f847 	bl	8005638 <__retarget_lock_init_recursive>
 80055aa:	f7ff ff8d 	bl	80054c8 <__sfp_lock_release>
 80055ae:	0020      	movs	r0, r4
 80055b0:	2208      	movs	r2, #8
 80055b2:	0029      	movs	r1, r5
 80055b4:	6025      	str	r5, [r4, #0]
 80055b6:	60a5      	str	r5, [r4, #8]
 80055b8:	6065      	str	r5, [r4, #4]
 80055ba:	6125      	str	r5, [r4, #16]
 80055bc:	6165      	str	r5, [r4, #20]
 80055be:	61a5      	str	r5, [r4, #24]
 80055c0:	305c      	adds	r0, #92	; 0x5c
 80055c2:	f7ff ff15 	bl	80053f0 <memset>
 80055c6:	6365      	str	r5, [r4, #52]	; 0x34
 80055c8:	63a5      	str	r5, [r4, #56]	; 0x38
 80055ca:	64a5      	str	r5, [r4, #72]	; 0x48
 80055cc:	64e5      	str	r5, [r4, #76]	; 0x4c
 80055ce:	0020      	movs	r0, r4
 80055d0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80055d2:	3468      	adds	r4, #104	; 0x68
 80055d4:	e7d7      	b.n	8005586 <__sfp+0x1e>
 80055d6:	2104      	movs	r1, #4
 80055d8:	0038      	movs	r0, r7
 80055da:	f7ff ff57 	bl	800548c <__sfmoreglue>
 80055de:	1e04      	subs	r4, r0, #0
 80055e0:	6030      	str	r0, [r6, #0]
 80055e2:	d1d5      	bne.n	8005590 <__sfp+0x28>
 80055e4:	f7ff ff70 	bl	80054c8 <__sfp_lock_release>
 80055e8:	230c      	movs	r3, #12
 80055ea:	603b      	str	r3, [r7, #0]
 80055ec:	e7ef      	b.n	80055ce <__sfp+0x66>
 80055ee:	46c0      	nop			; (mov r8, r8)
 80055f0:	08006838 	.word	0x08006838
 80055f4:	ffff0001 	.word	0xffff0001

080055f8 <_fwalk_reent>:
 80055f8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80055fa:	0004      	movs	r4, r0
 80055fc:	0006      	movs	r6, r0
 80055fe:	2700      	movs	r7, #0
 8005600:	9101      	str	r1, [sp, #4]
 8005602:	3448      	adds	r4, #72	; 0x48
 8005604:	6863      	ldr	r3, [r4, #4]
 8005606:	68a5      	ldr	r5, [r4, #8]
 8005608:	9300      	str	r3, [sp, #0]
 800560a:	9b00      	ldr	r3, [sp, #0]
 800560c:	3b01      	subs	r3, #1
 800560e:	9300      	str	r3, [sp, #0]
 8005610:	d504      	bpl.n	800561c <_fwalk_reent+0x24>
 8005612:	6824      	ldr	r4, [r4, #0]
 8005614:	2c00      	cmp	r4, #0
 8005616:	d1f5      	bne.n	8005604 <_fwalk_reent+0xc>
 8005618:	0038      	movs	r0, r7
 800561a:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800561c:	89ab      	ldrh	r3, [r5, #12]
 800561e:	2b01      	cmp	r3, #1
 8005620:	d908      	bls.n	8005634 <_fwalk_reent+0x3c>
 8005622:	220e      	movs	r2, #14
 8005624:	5eab      	ldrsh	r3, [r5, r2]
 8005626:	3301      	adds	r3, #1
 8005628:	d004      	beq.n	8005634 <_fwalk_reent+0x3c>
 800562a:	0029      	movs	r1, r5
 800562c:	0030      	movs	r0, r6
 800562e:	9b01      	ldr	r3, [sp, #4]
 8005630:	4798      	blx	r3
 8005632:	4307      	orrs	r7, r0
 8005634:	3568      	adds	r5, #104	; 0x68
 8005636:	e7e8      	b.n	800560a <_fwalk_reent+0x12>

08005638 <__retarget_lock_init_recursive>:
 8005638:	4770      	bx	lr

0800563a <__retarget_lock_acquire_recursive>:
 800563a:	4770      	bx	lr

0800563c <__retarget_lock_release_recursive>:
 800563c:	4770      	bx	lr
	...

08005640 <sbrk_aligned>:
 8005640:	b570      	push	{r4, r5, r6, lr}
 8005642:	4e0f      	ldr	r6, [pc, #60]	; (8005680 <sbrk_aligned+0x40>)
 8005644:	000d      	movs	r5, r1
 8005646:	6831      	ldr	r1, [r6, #0]
 8005648:	0004      	movs	r4, r0
 800564a:	2900      	cmp	r1, #0
 800564c:	d102      	bne.n	8005654 <sbrk_aligned+0x14>
 800564e:	f000 fb73 	bl	8005d38 <_sbrk_r>
 8005652:	6030      	str	r0, [r6, #0]
 8005654:	0029      	movs	r1, r5
 8005656:	0020      	movs	r0, r4
 8005658:	f000 fb6e 	bl	8005d38 <_sbrk_r>
 800565c:	1c43      	adds	r3, r0, #1
 800565e:	d00a      	beq.n	8005676 <sbrk_aligned+0x36>
 8005660:	2303      	movs	r3, #3
 8005662:	1cc5      	adds	r5, r0, #3
 8005664:	439d      	bics	r5, r3
 8005666:	42a8      	cmp	r0, r5
 8005668:	d007      	beq.n	800567a <sbrk_aligned+0x3a>
 800566a:	1a29      	subs	r1, r5, r0
 800566c:	0020      	movs	r0, r4
 800566e:	f000 fb63 	bl	8005d38 <_sbrk_r>
 8005672:	1c43      	adds	r3, r0, #1
 8005674:	d101      	bne.n	800567a <sbrk_aligned+0x3a>
 8005676:	2501      	movs	r5, #1
 8005678:	426d      	negs	r5, r5
 800567a:	0028      	movs	r0, r5
 800567c:	bd70      	pop	{r4, r5, r6, pc}
 800567e:	46c0      	nop			; (mov r8, r8)
 8005680:	20000298 	.word	0x20000298

08005684 <_malloc_r>:
 8005684:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005686:	2203      	movs	r2, #3
 8005688:	1ccb      	adds	r3, r1, #3
 800568a:	4393      	bics	r3, r2
 800568c:	3308      	adds	r3, #8
 800568e:	0006      	movs	r6, r0
 8005690:	001f      	movs	r7, r3
 8005692:	2b0c      	cmp	r3, #12
 8005694:	d232      	bcs.n	80056fc <_malloc_r+0x78>
 8005696:	270c      	movs	r7, #12
 8005698:	42b9      	cmp	r1, r7
 800569a:	d831      	bhi.n	8005700 <_malloc_r+0x7c>
 800569c:	0030      	movs	r0, r6
 800569e:	f000 fdf5 	bl	800628c <__malloc_lock>
 80056a2:	4d32      	ldr	r5, [pc, #200]	; (800576c <_malloc_r+0xe8>)
 80056a4:	682b      	ldr	r3, [r5, #0]
 80056a6:	001c      	movs	r4, r3
 80056a8:	2c00      	cmp	r4, #0
 80056aa:	d12e      	bne.n	800570a <_malloc_r+0x86>
 80056ac:	0039      	movs	r1, r7
 80056ae:	0030      	movs	r0, r6
 80056b0:	f7ff ffc6 	bl	8005640 <sbrk_aligned>
 80056b4:	0004      	movs	r4, r0
 80056b6:	1c43      	adds	r3, r0, #1
 80056b8:	d11e      	bne.n	80056f8 <_malloc_r+0x74>
 80056ba:	682c      	ldr	r4, [r5, #0]
 80056bc:	0025      	movs	r5, r4
 80056be:	2d00      	cmp	r5, #0
 80056c0:	d14a      	bne.n	8005758 <_malloc_r+0xd4>
 80056c2:	6823      	ldr	r3, [r4, #0]
 80056c4:	0029      	movs	r1, r5
 80056c6:	18e3      	adds	r3, r4, r3
 80056c8:	0030      	movs	r0, r6
 80056ca:	9301      	str	r3, [sp, #4]
 80056cc:	f000 fb34 	bl	8005d38 <_sbrk_r>
 80056d0:	9b01      	ldr	r3, [sp, #4]
 80056d2:	4283      	cmp	r3, r0
 80056d4:	d143      	bne.n	800575e <_malloc_r+0xda>
 80056d6:	6823      	ldr	r3, [r4, #0]
 80056d8:	3703      	adds	r7, #3
 80056da:	1aff      	subs	r7, r7, r3
 80056dc:	2303      	movs	r3, #3
 80056de:	439f      	bics	r7, r3
 80056e0:	3708      	adds	r7, #8
 80056e2:	2f0c      	cmp	r7, #12
 80056e4:	d200      	bcs.n	80056e8 <_malloc_r+0x64>
 80056e6:	270c      	movs	r7, #12
 80056e8:	0039      	movs	r1, r7
 80056ea:	0030      	movs	r0, r6
 80056ec:	f7ff ffa8 	bl	8005640 <sbrk_aligned>
 80056f0:	1c43      	adds	r3, r0, #1
 80056f2:	d034      	beq.n	800575e <_malloc_r+0xda>
 80056f4:	6823      	ldr	r3, [r4, #0]
 80056f6:	19df      	adds	r7, r3, r7
 80056f8:	6027      	str	r7, [r4, #0]
 80056fa:	e013      	b.n	8005724 <_malloc_r+0xa0>
 80056fc:	2b00      	cmp	r3, #0
 80056fe:	dacb      	bge.n	8005698 <_malloc_r+0x14>
 8005700:	230c      	movs	r3, #12
 8005702:	2500      	movs	r5, #0
 8005704:	6033      	str	r3, [r6, #0]
 8005706:	0028      	movs	r0, r5
 8005708:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800570a:	6822      	ldr	r2, [r4, #0]
 800570c:	1bd1      	subs	r1, r2, r7
 800570e:	d420      	bmi.n	8005752 <_malloc_r+0xce>
 8005710:	290b      	cmp	r1, #11
 8005712:	d917      	bls.n	8005744 <_malloc_r+0xc0>
 8005714:	19e2      	adds	r2, r4, r7
 8005716:	6027      	str	r7, [r4, #0]
 8005718:	42a3      	cmp	r3, r4
 800571a:	d111      	bne.n	8005740 <_malloc_r+0xbc>
 800571c:	602a      	str	r2, [r5, #0]
 800571e:	6863      	ldr	r3, [r4, #4]
 8005720:	6011      	str	r1, [r2, #0]
 8005722:	6053      	str	r3, [r2, #4]
 8005724:	0030      	movs	r0, r6
 8005726:	0025      	movs	r5, r4
 8005728:	f000 fdb8 	bl	800629c <__malloc_unlock>
 800572c:	2207      	movs	r2, #7
 800572e:	350b      	adds	r5, #11
 8005730:	1d23      	adds	r3, r4, #4
 8005732:	4395      	bics	r5, r2
 8005734:	1aea      	subs	r2, r5, r3
 8005736:	429d      	cmp	r5, r3
 8005738:	d0e5      	beq.n	8005706 <_malloc_r+0x82>
 800573a:	1b5b      	subs	r3, r3, r5
 800573c:	50a3      	str	r3, [r4, r2]
 800573e:	e7e2      	b.n	8005706 <_malloc_r+0x82>
 8005740:	605a      	str	r2, [r3, #4]
 8005742:	e7ec      	b.n	800571e <_malloc_r+0x9a>
 8005744:	6862      	ldr	r2, [r4, #4]
 8005746:	42a3      	cmp	r3, r4
 8005748:	d101      	bne.n	800574e <_malloc_r+0xca>
 800574a:	602a      	str	r2, [r5, #0]
 800574c:	e7ea      	b.n	8005724 <_malloc_r+0xa0>
 800574e:	605a      	str	r2, [r3, #4]
 8005750:	e7e8      	b.n	8005724 <_malloc_r+0xa0>
 8005752:	0023      	movs	r3, r4
 8005754:	6864      	ldr	r4, [r4, #4]
 8005756:	e7a7      	b.n	80056a8 <_malloc_r+0x24>
 8005758:	002c      	movs	r4, r5
 800575a:	686d      	ldr	r5, [r5, #4]
 800575c:	e7af      	b.n	80056be <_malloc_r+0x3a>
 800575e:	230c      	movs	r3, #12
 8005760:	0030      	movs	r0, r6
 8005762:	6033      	str	r3, [r6, #0]
 8005764:	f000 fd9a 	bl	800629c <__malloc_unlock>
 8005768:	e7cd      	b.n	8005706 <_malloc_r+0x82>
 800576a:	46c0      	nop			; (mov r8, r8)
 800576c:	20000294 	.word	0x20000294

08005770 <__sfputc_r>:
 8005770:	6893      	ldr	r3, [r2, #8]
 8005772:	b510      	push	{r4, lr}
 8005774:	3b01      	subs	r3, #1
 8005776:	6093      	str	r3, [r2, #8]
 8005778:	2b00      	cmp	r3, #0
 800577a:	da04      	bge.n	8005786 <__sfputc_r+0x16>
 800577c:	6994      	ldr	r4, [r2, #24]
 800577e:	42a3      	cmp	r3, r4
 8005780:	db07      	blt.n	8005792 <__sfputc_r+0x22>
 8005782:	290a      	cmp	r1, #10
 8005784:	d005      	beq.n	8005792 <__sfputc_r+0x22>
 8005786:	6813      	ldr	r3, [r2, #0]
 8005788:	1c58      	adds	r0, r3, #1
 800578a:	6010      	str	r0, [r2, #0]
 800578c:	7019      	strb	r1, [r3, #0]
 800578e:	0008      	movs	r0, r1
 8005790:	bd10      	pop	{r4, pc}
 8005792:	f000 fb2f 	bl	8005df4 <__swbuf_r>
 8005796:	0001      	movs	r1, r0
 8005798:	e7f9      	b.n	800578e <__sfputc_r+0x1e>

0800579a <__sfputs_r>:
 800579a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800579c:	0006      	movs	r6, r0
 800579e:	000f      	movs	r7, r1
 80057a0:	0014      	movs	r4, r2
 80057a2:	18d5      	adds	r5, r2, r3
 80057a4:	42ac      	cmp	r4, r5
 80057a6:	d101      	bne.n	80057ac <__sfputs_r+0x12>
 80057a8:	2000      	movs	r0, #0
 80057aa:	e007      	b.n	80057bc <__sfputs_r+0x22>
 80057ac:	7821      	ldrb	r1, [r4, #0]
 80057ae:	003a      	movs	r2, r7
 80057b0:	0030      	movs	r0, r6
 80057b2:	f7ff ffdd 	bl	8005770 <__sfputc_r>
 80057b6:	3401      	adds	r4, #1
 80057b8:	1c43      	adds	r3, r0, #1
 80057ba:	d1f3      	bne.n	80057a4 <__sfputs_r+0xa>
 80057bc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080057c0 <_vfiprintf_r>:
 80057c0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80057c2:	b0a1      	sub	sp, #132	; 0x84
 80057c4:	0006      	movs	r6, r0
 80057c6:	000c      	movs	r4, r1
 80057c8:	001f      	movs	r7, r3
 80057ca:	9203      	str	r2, [sp, #12]
 80057cc:	2800      	cmp	r0, #0
 80057ce:	d004      	beq.n	80057da <_vfiprintf_r+0x1a>
 80057d0:	6983      	ldr	r3, [r0, #24]
 80057d2:	2b00      	cmp	r3, #0
 80057d4:	d101      	bne.n	80057da <_vfiprintf_r+0x1a>
 80057d6:	f7ff fe8f 	bl	80054f8 <__sinit>
 80057da:	4b8e      	ldr	r3, [pc, #568]	; (8005a14 <_vfiprintf_r+0x254>)
 80057dc:	429c      	cmp	r4, r3
 80057de:	d11c      	bne.n	800581a <_vfiprintf_r+0x5a>
 80057e0:	6874      	ldr	r4, [r6, #4]
 80057e2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80057e4:	07db      	lsls	r3, r3, #31
 80057e6:	d405      	bmi.n	80057f4 <_vfiprintf_r+0x34>
 80057e8:	89a3      	ldrh	r3, [r4, #12]
 80057ea:	059b      	lsls	r3, r3, #22
 80057ec:	d402      	bmi.n	80057f4 <_vfiprintf_r+0x34>
 80057ee:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80057f0:	f7ff ff23 	bl	800563a <__retarget_lock_acquire_recursive>
 80057f4:	89a3      	ldrh	r3, [r4, #12]
 80057f6:	071b      	lsls	r3, r3, #28
 80057f8:	d502      	bpl.n	8005800 <_vfiprintf_r+0x40>
 80057fa:	6923      	ldr	r3, [r4, #16]
 80057fc:	2b00      	cmp	r3, #0
 80057fe:	d11d      	bne.n	800583c <_vfiprintf_r+0x7c>
 8005800:	0021      	movs	r1, r4
 8005802:	0030      	movs	r0, r6
 8005804:	f000 fb60 	bl	8005ec8 <__swsetup_r>
 8005808:	2800      	cmp	r0, #0
 800580a:	d017      	beq.n	800583c <_vfiprintf_r+0x7c>
 800580c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800580e:	07db      	lsls	r3, r3, #31
 8005810:	d50d      	bpl.n	800582e <_vfiprintf_r+0x6e>
 8005812:	2001      	movs	r0, #1
 8005814:	4240      	negs	r0, r0
 8005816:	b021      	add	sp, #132	; 0x84
 8005818:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800581a:	4b7f      	ldr	r3, [pc, #508]	; (8005a18 <_vfiprintf_r+0x258>)
 800581c:	429c      	cmp	r4, r3
 800581e:	d101      	bne.n	8005824 <_vfiprintf_r+0x64>
 8005820:	68b4      	ldr	r4, [r6, #8]
 8005822:	e7de      	b.n	80057e2 <_vfiprintf_r+0x22>
 8005824:	4b7d      	ldr	r3, [pc, #500]	; (8005a1c <_vfiprintf_r+0x25c>)
 8005826:	429c      	cmp	r4, r3
 8005828:	d1db      	bne.n	80057e2 <_vfiprintf_r+0x22>
 800582a:	68f4      	ldr	r4, [r6, #12]
 800582c:	e7d9      	b.n	80057e2 <_vfiprintf_r+0x22>
 800582e:	89a3      	ldrh	r3, [r4, #12]
 8005830:	059b      	lsls	r3, r3, #22
 8005832:	d4ee      	bmi.n	8005812 <_vfiprintf_r+0x52>
 8005834:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005836:	f7ff ff01 	bl	800563c <__retarget_lock_release_recursive>
 800583a:	e7ea      	b.n	8005812 <_vfiprintf_r+0x52>
 800583c:	2300      	movs	r3, #0
 800583e:	ad08      	add	r5, sp, #32
 8005840:	616b      	str	r3, [r5, #20]
 8005842:	3320      	adds	r3, #32
 8005844:	766b      	strb	r3, [r5, #25]
 8005846:	3310      	adds	r3, #16
 8005848:	76ab      	strb	r3, [r5, #26]
 800584a:	9707      	str	r7, [sp, #28]
 800584c:	9f03      	ldr	r7, [sp, #12]
 800584e:	783b      	ldrb	r3, [r7, #0]
 8005850:	2b00      	cmp	r3, #0
 8005852:	d001      	beq.n	8005858 <_vfiprintf_r+0x98>
 8005854:	2b25      	cmp	r3, #37	; 0x25
 8005856:	d14e      	bne.n	80058f6 <_vfiprintf_r+0x136>
 8005858:	9b03      	ldr	r3, [sp, #12]
 800585a:	1afb      	subs	r3, r7, r3
 800585c:	9305      	str	r3, [sp, #20]
 800585e:	9b03      	ldr	r3, [sp, #12]
 8005860:	429f      	cmp	r7, r3
 8005862:	d00d      	beq.n	8005880 <_vfiprintf_r+0xc0>
 8005864:	9b05      	ldr	r3, [sp, #20]
 8005866:	0021      	movs	r1, r4
 8005868:	0030      	movs	r0, r6
 800586a:	9a03      	ldr	r2, [sp, #12]
 800586c:	f7ff ff95 	bl	800579a <__sfputs_r>
 8005870:	1c43      	adds	r3, r0, #1
 8005872:	d100      	bne.n	8005876 <_vfiprintf_r+0xb6>
 8005874:	e0b5      	b.n	80059e2 <_vfiprintf_r+0x222>
 8005876:	696a      	ldr	r2, [r5, #20]
 8005878:	9b05      	ldr	r3, [sp, #20]
 800587a:	4694      	mov	ip, r2
 800587c:	4463      	add	r3, ip
 800587e:	616b      	str	r3, [r5, #20]
 8005880:	783b      	ldrb	r3, [r7, #0]
 8005882:	2b00      	cmp	r3, #0
 8005884:	d100      	bne.n	8005888 <_vfiprintf_r+0xc8>
 8005886:	e0ac      	b.n	80059e2 <_vfiprintf_r+0x222>
 8005888:	2201      	movs	r2, #1
 800588a:	1c7b      	adds	r3, r7, #1
 800588c:	9303      	str	r3, [sp, #12]
 800588e:	2300      	movs	r3, #0
 8005890:	4252      	negs	r2, r2
 8005892:	606a      	str	r2, [r5, #4]
 8005894:	a904      	add	r1, sp, #16
 8005896:	3254      	adds	r2, #84	; 0x54
 8005898:	1852      	adds	r2, r2, r1
 800589a:	602b      	str	r3, [r5, #0]
 800589c:	60eb      	str	r3, [r5, #12]
 800589e:	60ab      	str	r3, [r5, #8]
 80058a0:	7013      	strb	r3, [r2, #0]
 80058a2:	65ab      	str	r3, [r5, #88]	; 0x58
 80058a4:	9b03      	ldr	r3, [sp, #12]
 80058a6:	2205      	movs	r2, #5
 80058a8:	7819      	ldrb	r1, [r3, #0]
 80058aa:	485d      	ldr	r0, [pc, #372]	; (8005a20 <_vfiprintf_r+0x260>)
 80058ac:	f000 fce2 	bl	8006274 <memchr>
 80058b0:	9b03      	ldr	r3, [sp, #12]
 80058b2:	1c5f      	adds	r7, r3, #1
 80058b4:	2800      	cmp	r0, #0
 80058b6:	d120      	bne.n	80058fa <_vfiprintf_r+0x13a>
 80058b8:	682a      	ldr	r2, [r5, #0]
 80058ba:	06d3      	lsls	r3, r2, #27
 80058bc:	d504      	bpl.n	80058c8 <_vfiprintf_r+0x108>
 80058be:	2353      	movs	r3, #83	; 0x53
 80058c0:	a904      	add	r1, sp, #16
 80058c2:	185b      	adds	r3, r3, r1
 80058c4:	2120      	movs	r1, #32
 80058c6:	7019      	strb	r1, [r3, #0]
 80058c8:	0713      	lsls	r3, r2, #28
 80058ca:	d504      	bpl.n	80058d6 <_vfiprintf_r+0x116>
 80058cc:	2353      	movs	r3, #83	; 0x53
 80058ce:	a904      	add	r1, sp, #16
 80058d0:	185b      	adds	r3, r3, r1
 80058d2:	212b      	movs	r1, #43	; 0x2b
 80058d4:	7019      	strb	r1, [r3, #0]
 80058d6:	9b03      	ldr	r3, [sp, #12]
 80058d8:	781b      	ldrb	r3, [r3, #0]
 80058da:	2b2a      	cmp	r3, #42	; 0x2a
 80058dc:	d016      	beq.n	800590c <_vfiprintf_r+0x14c>
 80058de:	2100      	movs	r1, #0
 80058e0:	68eb      	ldr	r3, [r5, #12]
 80058e2:	9f03      	ldr	r7, [sp, #12]
 80058e4:	783a      	ldrb	r2, [r7, #0]
 80058e6:	1c78      	adds	r0, r7, #1
 80058e8:	3a30      	subs	r2, #48	; 0x30
 80058ea:	4684      	mov	ip, r0
 80058ec:	2a09      	cmp	r2, #9
 80058ee:	d94f      	bls.n	8005990 <_vfiprintf_r+0x1d0>
 80058f0:	2900      	cmp	r1, #0
 80058f2:	d111      	bne.n	8005918 <_vfiprintf_r+0x158>
 80058f4:	e017      	b.n	8005926 <_vfiprintf_r+0x166>
 80058f6:	3701      	adds	r7, #1
 80058f8:	e7a9      	b.n	800584e <_vfiprintf_r+0x8e>
 80058fa:	4b49      	ldr	r3, [pc, #292]	; (8005a20 <_vfiprintf_r+0x260>)
 80058fc:	682a      	ldr	r2, [r5, #0]
 80058fe:	1ac0      	subs	r0, r0, r3
 8005900:	2301      	movs	r3, #1
 8005902:	4083      	lsls	r3, r0
 8005904:	4313      	orrs	r3, r2
 8005906:	602b      	str	r3, [r5, #0]
 8005908:	9703      	str	r7, [sp, #12]
 800590a:	e7cb      	b.n	80058a4 <_vfiprintf_r+0xe4>
 800590c:	9b07      	ldr	r3, [sp, #28]
 800590e:	1d19      	adds	r1, r3, #4
 8005910:	681b      	ldr	r3, [r3, #0]
 8005912:	9107      	str	r1, [sp, #28]
 8005914:	2b00      	cmp	r3, #0
 8005916:	db01      	blt.n	800591c <_vfiprintf_r+0x15c>
 8005918:	930b      	str	r3, [sp, #44]	; 0x2c
 800591a:	e004      	b.n	8005926 <_vfiprintf_r+0x166>
 800591c:	425b      	negs	r3, r3
 800591e:	60eb      	str	r3, [r5, #12]
 8005920:	2302      	movs	r3, #2
 8005922:	4313      	orrs	r3, r2
 8005924:	602b      	str	r3, [r5, #0]
 8005926:	783b      	ldrb	r3, [r7, #0]
 8005928:	2b2e      	cmp	r3, #46	; 0x2e
 800592a:	d10a      	bne.n	8005942 <_vfiprintf_r+0x182>
 800592c:	787b      	ldrb	r3, [r7, #1]
 800592e:	2b2a      	cmp	r3, #42	; 0x2a
 8005930:	d137      	bne.n	80059a2 <_vfiprintf_r+0x1e2>
 8005932:	9b07      	ldr	r3, [sp, #28]
 8005934:	3702      	adds	r7, #2
 8005936:	1d1a      	adds	r2, r3, #4
 8005938:	681b      	ldr	r3, [r3, #0]
 800593a:	9207      	str	r2, [sp, #28]
 800593c:	2b00      	cmp	r3, #0
 800593e:	db2d      	blt.n	800599c <_vfiprintf_r+0x1dc>
 8005940:	9309      	str	r3, [sp, #36]	; 0x24
 8005942:	2203      	movs	r2, #3
 8005944:	7839      	ldrb	r1, [r7, #0]
 8005946:	4837      	ldr	r0, [pc, #220]	; (8005a24 <_vfiprintf_r+0x264>)
 8005948:	f000 fc94 	bl	8006274 <memchr>
 800594c:	2800      	cmp	r0, #0
 800594e:	d007      	beq.n	8005960 <_vfiprintf_r+0x1a0>
 8005950:	4b34      	ldr	r3, [pc, #208]	; (8005a24 <_vfiprintf_r+0x264>)
 8005952:	682a      	ldr	r2, [r5, #0]
 8005954:	1ac0      	subs	r0, r0, r3
 8005956:	2340      	movs	r3, #64	; 0x40
 8005958:	4083      	lsls	r3, r0
 800595a:	4313      	orrs	r3, r2
 800595c:	3701      	adds	r7, #1
 800595e:	602b      	str	r3, [r5, #0]
 8005960:	7839      	ldrb	r1, [r7, #0]
 8005962:	1c7b      	adds	r3, r7, #1
 8005964:	2206      	movs	r2, #6
 8005966:	4830      	ldr	r0, [pc, #192]	; (8005a28 <_vfiprintf_r+0x268>)
 8005968:	9303      	str	r3, [sp, #12]
 800596a:	7629      	strb	r1, [r5, #24]
 800596c:	f000 fc82 	bl	8006274 <memchr>
 8005970:	2800      	cmp	r0, #0
 8005972:	d045      	beq.n	8005a00 <_vfiprintf_r+0x240>
 8005974:	4b2d      	ldr	r3, [pc, #180]	; (8005a2c <_vfiprintf_r+0x26c>)
 8005976:	2b00      	cmp	r3, #0
 8005978:	d127      	bne.n	80059ca <_vfiprintf_r+0x20a>
 800597a:	2207      	movs	r2, #7
 800597c:	9b07      	ldr	r3, [sp, #28]
 800597e:	3307      	adds	r3, #7
 8005980:	4393      	bics	r3, r2
 8005982:	3308      	adds	r3, #8
 8005984:	9307      	str	r3, [sp, #28]
 8005986:	696b      	ldr	r3, [r5, #20]
 8005988:	9a04      	ldr	r2, [sp, #16]
 800598a:	189b      	adds	r3, r3, r2
 800598c:	616b      	str	r3, [r5, #20]
 800598e:	e75d      	b.n	800584c <_vfiprintf_r+0x8c>
 8005990:	210a      	movs	r1, #10
 8005992:	434b      	muls	r3, r1
 8005994:	4667      	mov	r7, ip
 8005996:	189b      	adds	r3, r3, r2
 8005998:	3909      	subs	r1, #9
 800599a:	e7a3      	b.n	80058e4 <_vfiprintf_r+0x124>
 800599c:	2301      	movs	r3, #1
 800599e:	425b      	negs	r3, r3
 80059a0:	e7ce      	b.n	8005940 <_vfiprintf_r+0x180>
 80059a2:	2300      	movs	r3, #0
 80059a4:	001a      	movs	r2, r3
 80059a6:	3701      	adds	r7, #1
 80059a8:	606b      	str	r3, [r5, #4]
 80059aa:	7839      	ldrb	r1, [r7, #0]
 80059ac:	1c78      	adds	r0, r7, #1
 80059ae:	3930      	subs	r1, #48	; 0x30
 80059b0:	4684      	mov	ip, r0
 80059b2:	2909      	cmp	r1, #9
 80059b4:	d903      	bls.n	80059be <_vfiprintf_r+0x1fe>
 80059b6:	2b00      	cmp	r3, #0
 80059b8:	d0c3      	beq.n	8005942 <_vfiprintf_r+0x182>
 80059ba:	9209      	str	r2, [sp, #36]	; 0x24
 80059bc:	e7c1      	b.n	8005942 <_vfiprintf_r+0x182>
 80059be:	230a      	movs	r3, #10
 80059c0:	435a      	muls	r2, r3
 80059c2:	4667      	mov	r7, ip
 80059c4:	1852      	adds	r2, r2, r1
 80059c6:	3b09      	subs	r3, #9
 80059c8:	e7ef      	b.n	80059aa <_vfiprintf_r+0x1ea>
 80059ca:	ab07      	add	r3, sp, #28
 80059cc:	9300      	str	r3, [sp, #0]
 80059ce:	0022      	movs	r2, r4
 80059d0:	0029      	movs	r1, r5
 80059d2:	0030      	movs	r0, r6
 80059d4:	4b16      	ldr	r3, [pc, #88]	; (8005a30 <_vfiprintf_r+0x270>)
 80059d6:	e000      	b.n	80059da <_vfiprintf_r+0x21a>
 80059d8:	bf00      	nop
 80059da:	9004      	str	r0, [sp, #16]
 80059dc:	9b04      	ldr	r3, [sp, #16]
 80059de:	3301      	adds	r3, #1
 80059e0:	d1d1      	bne.n	8005986 <_vfiprintf_r+0x1c6>
 80059e2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80059e4:	07db      	lsls	r3, r3, #31
 80059e6:	d405      	bmi.n	80059f4 <_vfiprintf_r+0x234>
 80059e8:	89a3      	ldrh	r3, [r4, #12]
 80059ea:	059b      	lsls	r3, r3, #22
 80059ec:	d402      	bmi.n	80059f4 <_vfiprintf_r+0x234>
 80059ee:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80059f0:	f7ff fe24 	bl	800563c <__retarget_lock_release_recursive>
 80059f4:	89a3      	ldrh	r3, [r4, #12]
 80059f6:	065b      	lsls	r3, r3, #25
 80059f8:	d500      	bpl.n	80059fc <_vfiprintf_r+0x23c>
 80059fa:	e70a      	b.n	8005812 <_vfiprintf_r+0x52>
 80059fc:	980d      	ldr	r0, [sp, #52]	; 0x34
 80059fe:	e70a      	b.n	8005816 <_vfiprintf_r+0x56>
 8005a00:	ab07      	add	r3, sp, #28
 8005a02:	9300      	str	r3, [sp, #0]
 8005a04:	0022      	movs	r2, r4
 8005a06:	0029      	movs	r1, r5
 8005a08:	0030      	movs	r0, r6
 8005a0a:	4b09      	ldr	r3, [pc, #36]	; (8005a30 <_vfiprintf_r+0x270>)
 8005a0c:	f000 f882 	bl	8005b14 <_printf_i>
 8005a10:	e7e3      	b.n	80059da <_vfiprintf_r+0x21a>
 8005a12:	46c0      	nop			; (mov r8, r8)
 8005a14:	0800685c 	.word	0x0800685c
 8005a18:	0800687c 	.word	0x0800687c
 8005a1c:	0800683c 	.word	0x0800683c
 8005a20:	0800689c 	.word	0x0800689c
 8005a24:	080068a2 	.word	0x080068a2
 8005a28:	080068a6 	.word	0x080068a6
 8005a2c:	00000000 	.word	0x00000000
 8005a30:	0800579b 	.word	0x0800579b

08005a34 <_printf_common>:
 8005a34:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005a36:	0015      	movs	r5, r2
 8005a38:	9301      	str	r3, [sp, #4]
 8005a3a:	688a      	ldr	r2, [r1, #8]
 8005a3c:	690b      	ldr	r3, [r1, #16]
 8005a3e:	000c      	movs	r4, r1
 8005a40:	9000      	str	r0, [sp, #0]
 8005a42:	4293      	cmp	r3, r2
 8005a44:	da00      	bge.n	8005a48 <_printf_common+0x14>
 8005a46:	0013      	movs	r3, r2
 8005a48:	0022      	movs	r2, r4
 8005a4a:	602b      	str	r3, [r5, #0]
 8005a4c:	3243      	adds	r2, #67	; 0x43
 8005a4e:	7812      	ldrb	r2, [r2, #0]
 8005a50:	2a00      	cmp	r2, #0
 8005a52:	d001      	beq.n	8005a58 <_printf_common+0x24>
 8005a54:	3301      	adds	r3, #1
 8005a56:	602b      	str	r3, [r5, #0]
 8005a58:	6823      	ldr	r3, [r4, #0]
 8005a5a:	069b      	lsls	r3, r3, #26
 8005a5c:	d502      	bpl.n	8005a64 <_printf_common+0x30>
 8005a5e:	682b      	ldr	r3, [r5, #0]
 8005a60:	3302      	adds	r3, #2
 8005a62:	602b      	str	r3, [r5, #0]
 8005a64:	6822      	ldr	r2, [r4, #0]
 8005a66:	2306      	movs	r3, #6
 8005a68:	0017      	movs	r7, r2
 8005a6a:	401f      	ands	r7, r3
 8005a6c:	421a      	tst	r2, r3
 8005a6e:	d027      	beq.n	8005ac0 <_printf_common+0x8c>
 8005a70:	0023      	movs	r3, r4
 8005a72:	3343      	adds	r3, #67	; 0x43
 8005a74:	781b      	ldrb	r3, [r3, #0]
 8005a76:	1e5a      	subs	r2, r3, #1
 8005a78:	4193      	sbcs	r3, r2
 8005a7a:	6822      	ldr	r2, [r4, #0]
 8005a7c:	0692      	lsls	r2, r2, #26
 8005a7e:	d430      	bmi.n	8005ae2 <_printf_common+0xae>
 8005a80:	0022      	movs	r2, r4
 8005a82:	9901      	ldr	r1, [sp, #4]
 8005a84:	9800      	ldr	r0, [sp, #0]
 8005a86:	9e08      	ldr	r6, [sp, #32]
 8005a88:	3243      	adds	r2, #67	; 0x43
 8005a8a:	47b0      	blx	r6
 8005a8c:	1c43      	adds	r3, r0, #1
 8005a8e:	d025      	beq.n	8005adc <_printf_common+0xa8>
 8005a90:	2306      	movs	r3, #6
 8005a92:	6820      	ldr	r0, [r4, #0]
 8005a94:	682a      	ldr	r2, [r5, #0]
 8005a96:	68e1      	ldr	r1, [r4, #12]
 8005a98:	2500      	movs	r5, #0
 8005a9a:	4003      	ands	r3, r0
 8005a9c:	2b04      	cmp	r3, #4
 8005a9e:	d103      	bne.n	8005aa8 <_printf_common+0x74>
 8005aa0:	1a8d      	subs	r5, r1, r2
 8005aa2:	43eb      	mvns	r3, r5
 8005aa4:	17db      	asrs	r3, r3, #31
 8005aa6:	401d      	ands	r5, r3
 8005aa8:	68a3      	ldr	r3, [r4, #8]
 8005aaa:	6922      	ldr	r2, [r4, #16]
 8005aac:	4293      	cmp	r3, r2
 8005aae:	dd01      	ble.n	8005ab4 <_printf_common+0x80>
 8005ab0:	1a9b      	subs	r3, r3, r2
 8005ab2:	18ed      	adds	r5, r5, r3
 8005ab4:	2700      	movs	r7, #0
 8005ab6:	42bd      	cmp	r5, r7
 8005ab8:	d120      	bne.n	8005afc <_printf_common+0xc8>
 8005aba:	2000      	movs	r0, #0
 8005abc:	e010      	b.n	8005ae0 <_printf_common+0xac>
 8005abe:	3701      	adds	r7, #1
 8005ac0:	68e3      	ldr	r3, [r4, #12]
 8005ac2:	682a      	ldr	r2, [r5, #0]
 8005ac4:	1a9b      	subs	r3, r3, r2
 8005ac6:	42bb      	cmp	r3, r7
 8005ac8:	ddd2      	ble.n	8005a70 <_printf_common+0x3c>
 8005aca:	0022      	movs	r2, r4
 8005acc:	2301      	movs	r3, #1
 8005ace:	9901      	ldr	r1, [sp, #4]
 8005ad0:	9800      	ldr	r0, [sp, #0]
 8005ad2:	9e08      	ldr	r6, [sp, #32]
 8005ad4:	3219      	adds	r2, #25
 8005ad6:	47b0      	blx	r6
 8005ad8:	1c43      	adds	r3, r0, #1
 8005ada:	d1f0      	bne.n	8005abe <_printf_common+0x8a>
 8005adc:	2001      	movs	r0, #1
 8005ade:	4240      	negs	r0, r0
 8005ae0:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8005ae2:	2030      	movs	r0, #48	; 0x30
 8005ae4:	18e1      	adds	r1, r4, r3
 8005ae6:	3143      	adds	r1, #67	; 0x43
 8005ae8:	7008      	strb	r0, [r1, #0]
 8005aea:	0021      	movs	r1, r4
 8005aec:	1c5a      	adds	r2, r3, #1
 8005aee:	3145      	adds	r1, #69	; 0x45
 8005af0:	7809      	ldrb	r1, [r1, #0]
 8005af2:	18a2      	adds	r2, r4, r2
 8005af4:	3243      	adds	r2, #67	; 0x43
 8005af6:	3302      	adds	r3, #2
 8005af8:	7011      	strb	r1, [r2, #0]
 8005afa:	e7c1      	b.n	8005a80 <_printf_common+0x4c>
 8005afc:	0022      	movs	r2, r4
 8005afe:	2301      	movs	r3, #1
 8005b00:	9901      	ldr	r1, [sp, #4]
 8005b02:	9800      	ldr	r0, [sp, #0]
 8005b04:	9e08      	ldr	r6, [sp, #32]
 8005b06:	321a      	adds	r2, #26
 8005b08:	47b0      	blx	r6
 8005b0a:	1c43      	adds	r3, r0, #1
 8005b0c:	d0e6      	beq.n	8005adc <_printf_common+0xa8>
 8005b0e:	3701      	adds	r7, #1
 8005b10:	e7d1      	b.n	8005ab6 <_printf_common+0x82>
	...

08005b14 <_printf_i>:
 8005b14:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005b16:	b08b      	sub	sp, #44	; 0x2c
 8005b18:	9206      	str	r2, [sp, #24]
 8005b1a:	000a      	movs	r2, r1
 8005b1c:	3243      	adds	r2, #67	; 0x43
 8005b1e:	9307      	str	r3, [sp, #28]
 8005b20:	9005      	str	r0, [sp, #20]
 8005b22:	9204      	str	r2, [sp, #16]
 8005b24:	7e0a      	ldrb	r2, [r1, #24]
 8005b26:	000c      	movs	r4, r1
 8005b28:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8005b2a:	2a78      	cmp	r2, #120	; 0x78
 8005b2c:	d807      	bhi.n	8005b3e <_printf_i+0x2a>
 8005b2e:	2a62      	cmp	r2, #98	; 0x62
 8005b30:	d809      	bhi.n	8005b46 <_printf_i+0x32>
 8005b32:	2a00      	cmp	r2, #0
 8005b34:	d100      	bne.n	8005b38 <_printf_i+0x24>
 8005b36:	e0c1      	b.n	8005cbc <_printf_i+0x1a8>
 8005b38:	2a58      	cmp	r2, #88	; 0x58
 8005b3a:	d100      	bne.n	8005b3e <_printf_i+0x2a>
 8005b3c:	e08c      	b.n	8005c58 <_printf_i+0x144>
 8005b3e:	0026      	movs	r6, r4
 8005b40:	3642      	adds	r6, #66	; 0x42
 8005b42:	7032      	strb	r2, [r6, #0]
 8005b44:	e022      	b.n	8005b8c <_printf_i+0x78>
 8005b46:	0010      	movs	r0, r2
 8005b48:	3863      	subs	r0, #99	; 0x63
 8005b4a:	2815      	cmp	r0, #21
 8005b4c:	d8f7      	bhi.n	8005b3e <_printf_i+0x2a>
 8005b4e:	f7fa fad9 	bl	8000104 <__gnu_thumb1_case_shi>
 8005b52:	0016      	.short	0x0016
 8005b54:	fff6001f 	.word	0xfff6001f
 8005b58:	fff6fff6 	.word	0xfff6fff6
 8005b5c:	001ffff6 	.word	0x001ffff6
 8005b60:	fff6fff6 	.word	0xfff6fff6
 8005b64:	fff6fff6 	.word	0xfff6fff6
 8005b68:	003600a8 	.word	0x003600a8
 8005b6c:	fff6009a 	.word	0xfff6009a
 8005b70:	00b9fff6 	.word	0x00b9fff6
 8005b74:	0036fff6 	.word	0x0036fff6
 8005b78:	fff6fff6 	.word	0xfff6fff6
 8005b7c:	009e      	.short	0x009e
 8005b7e:	0026      	movs	r6, r4
 8005b80:	681a      	ldr	r2, [r3, #0]
 8005b82:	3642      	adds	r6, #66	; 0x42
 8005b84:	1d11      	adds	r1, r2, #4
 8005b86:	6019      	str	r1, [r3, #0]
 8005b88:	6813      	ldr	r3, [r2, #0]
 8005b8a:	7033      	strb	r3, [r6, #0]
 8005b8c:	2301      	movs	r3, #1
 8005b8e:	e0a7      	b.n	8005ce0 <_printf_i+0x1cc>
 8005b90:	6808      	ldr	r0, [r1, #0]
 8005b92:	6819      	ldr	r1, [r3, #0]
 8005b94:	1d0a      	adds	r2, r1, #4
 8005b96:	0605      	lsls	r5, r0, #24
 8005b98:	d50b      	bpl.n	8005bb2 <_printf_i+0x9e>
 8005b9a:	680d      	ldr	r5, [r1, #0]
 8005b9c:	601a      	str	r2, [r3, #0]
 8005b9e:	2d00      	cmp	r5, #0
 8005ba0:	da03      	bge.n	8005baa <_printf_i+0x96>
 8005ba2:	232d      	movs	r3, #45	; 0x2d
 8005ba4:	9a04      	ldr	r2, [sp, #16]
 8005ba6:	426d      	negs	r5, r5
 8005ba8:	7013      	strb	r3, [r2, #0]
 8005baa:	4b61      	ldr	r3, [pc, #388]	; (8005d30 <_printf_i+0x21c>)
 8005bac:	270a      	movs	r7, #10
 8005bae:	9303      	str	r3, [sp, #12]
 8005bb0:	e01b      	b.n	8005bea <_printf_i+0xd6>
 8005bb2:	680d      	ldr	r5, [r1, #0]
 8005bb4:	601a      	str	r2, [r3, #0]
 8005bb6:	0641      	lsls	r1, r0, #25
 8005bb8:	d5f1      	bpl.n	8005b9e <_printf_i+0x8a>
 8005bba:	b22d      	sxth	r5, r5
 8005bbc:	e7ef      	b.n	8005b9e <_printf_i+0x8a>
 8005bbe:	680d      	ldr	r5, [r1, #0]
 8005bc0:	6819      	ldr	r1, [r3, #0]
 8005bc2:	1d08      	adds	r0, r1, #4
 8005bc4:	6018      	str	r0, [r3, #0]
 8005bc6:	062e      	lsls	r6, r5, #24
 8005bc8:	d501      	bpl.n	8005bce <_printf_i+0xba>
 8005bca:	680d      	ldr	r5, [r1, #0]
 8005bcc:	e003      	b.n	8005bd6 <_printf_i+0xc2>
 8005bce:	066d      	lsls	r5, r5, #25
 8005bd0:	d5fb      	bpl.n	8005bca <_printf_i+0xb6>
 8005bd2:	680d      	ldr	r5, [r1, #0]
 8005bd4:	b2ad      	uxth	r5, r5
 8005bd6:	4b56      	ldr	r3, [pc, #344]	; (8005d30 <_printf_i+0x21c>)
 8005bd8:	2708      	movs	r7, #8
 8005bda:	9303      	str	r3, [sp, #12]
 8005bdc:	2a6f      	cmp	r2, #111	; 0x6f
 8005bde:	d000      	beq.n	8005be2 <_printf_i+0xce>
 8005be0:	3702      	adds	r7, #2
 8005be2:	0023      	movs	r3, r4
 8005be4:	2200      	movs	r2, #0
 8005be6:	3343      	adds	r3, #67	; 0x43
 8005be8:	701a      	strb	r2, [r3, #0]
 8005bea:	6863      	ldr	r3, [r4, #4]
 8005bec:	60a3      	str	r3, [r4, #8]
 8005bee:	2b00      	cmp	r3, #0
 8005bf0:	db03      	blt.n	8005bfa <_printf_i+0xe6>
 8005bf2:	2204      	movs	r2, #4
 8005bf4:	6821      	ldr	r1, [r4, #0]
 8005bf6:	4391      	bics	r1, r2
 8005bf8:	6021      	str	r1, [r4, #0]
 8005bfa:	2d00      	cmp	r5, #0
 8005bfc:	d102      	bne.n	8005c04 <_printf_i+0xf0>
 8005bfe:	9e04      	ldr	r6, [sp, #16]
 8005c00:	2b00      	cmp	r3, #0
 8005c02:	d00c      	beq.n	8005c1e <_printf_i+0x10a>
 8005c04:	9e04      	ldr	r6, [sp, #16]
 8005c06:	0028      	movs	r0, r5
 8005c08:	0039      	movs	r1, r7
 8005c0a:	f7fa fb0b 	bl	8000224 <__aeabi_uidivmod>
 8005c0e:	9b03      	ldr	r3, [sp, #12]
 8005c10:	3e01      	subs	r6, #1
 8005c12:	5c5b      	ldrb	r3, [r3, r1]
 8005c14:	7033      	strb	r3, [r6, #0]
 8005c16:	002b      	movs	r3, r5
 8005c18:	0005      	movs	r5, r0
 8005c1a:	429f      	cmp	r7, r3
 8005c1c:	d9f3      	bls.n	8005c06 <_printf_i+0xf2>
 8005c1e:	2f08      	cmp	r7, #8
 8005c20:	d109      	bne.n	8005c36 <_printf_i+0x122>
 8005c22:	6823      	ldr	r3, [r4, #0]
 8005c24:	07db      	lsls	r3, r3, #31
 8005c26:	d506      	bpl.n	8005c36 <_printf_i+0x122>
 8005c28:	6863      	ldr	r3, [r4, #4]
 8005c2a:	6922      	ldr	r2, [r4, #16]
 8005c2c:	4293      	cmp	r3, r2
 8005c2e:	dc02      	bgt.n	8005c36 <_printf_i+0x122>
 8005c30:	2330      	movs	r3, #48	; 0x30
 8005c32:	3e01      	subs	r6, #1
 8005c34:	7033      	strb	r3, [r6, #0]
 8005c36:	9b04      	ldr	r3, [sp, #16]
 8005c38:	1b9b      	subs	r3, r3, r6
 8005c3a:	6123      	str	r3, [r4, #16]
 8005c3c:	9b07      	ldr	r3, [sp, #28]
 8005c3e:	0021      	movs	r1, r4
 8005c40:	9300      	str	r3, [sp, #0]
 8005c42:	9805      	ldr	r0, [sp, #20]
 8005c44:	9b06      	ldr	r3, [sp, #24]
 8005c46:	aa09      	add	r2, sp, #36	; 0x24
 8005c48:	f7ff fef4 	bl	8005a34 <_printf_common>
 8005c4c:	1c43      	adds	r3, r0, #1
 8005c4e:	d14c      	bne.n	8005cea <_printf_i+0x1d6>
 8005c50:	2001      	movs	r0, #1
 8005c52:	4240      	negs	r0, r0
 8005c54:	b00b      	add	sp, #44	; 0x2c
 8005c56:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005c58:	3145      	adds	r1, #69	; 0x45
 8005c5a:	700a      	strb	r2, [r1, #0]
 8005c5c:	4a34      	ldr	r2, [pc, #208]	; (8005d30 <_printf_i+0x21c>)
 8005c5e:	9203      	str	r2, [sp, #12]
 8005c60:	681a      	ldr	r2, [r3, #0]
 8005c62:	6821      	ldr	r1, [r4, #0]
 8005c64:	ca20      	ldmia	r2!, {r5}
 8005c66:	601a      	str	r2, [r3, #0]
 8005c68:	0608      	lsls	r0, r1, #24
 8005c6a:	d516      	bpl.n	8005c9a <_printf_i+0x186>
 8005c6c:	07cb      	lsls	r3, r1, #31
 8005c6e:	d502      	bpl.n	8005c76 <_printf_i+0x162>
 8005c70:	2320      	movs	r3, #32
 8005c72:	4319      	orrs	r1, r3
 8005c74:	6021      	str	r1, [r4, #0]
 8005c76:	2710      	movs	r7, #16
 8005c78:	2d00      	cmp	r5, #0
 8005c7a:	d1b2      	bne.n	8005be2 <_printf_i+0xce>
 8005c7c:	2320      	movs	r3, #32
 8005c7e:	6822      	ldr	r2, [r4, #0]
 8005c80:	439a      	bics	r2, r3
 8005c82:	6022      	str	r2, [r4, #0]
 8005c84:	e7ad      	b.n	8005be2 <_printf_i+0xce>
 8005c86:	2220      	movs	r2, #32
 8005c88:	6809      	ldr	r1, [r1, #0]
 8005c8a:	430a      	orrs	r2, r1
 8005c8c:	6022      	str	r2, [r4, #0]
 8005c8e:	0022      	movs	r2, r4
 8005c90:	2178      	movs	r1, #120	; 0x78
 8005c92:	3245      	adds	r2, #69	; 0x45
 8005c94:	7011      	strb	r1, [r2, #0]
 8005c96:	4a27      	ldr	r2, [pc, #156]	; (8005d34 <_printf_i+0x220>)
 8005c98:	e7e1      	b.n	8005c5e <_printf_i+0x14a>
 8005c9a:	0648      	lsls	r0, r1, #25
 8005c9c:	d5e6      	bpl.n	8005c6c <_printf_i+0x158>
 8005c9e:	b2ad      	uxth	r5, r5
 8005ca0:	e7e4      	b.n	8005c6c <_printf_i+0x158>
 8005ca2:	681a      	ldr	r2, [r3, #0]
 8005ca4:	680d      	ldr	r5, [r1, #0]
 8005ca6:	1d10      	adds	r0, r2, #4
 8005ca8:	6949      	ldr	r1, [r1, #20]
 8005caa:	6018      	str	r0, [r3, #0]
 8005cac:	6813      	ldr	r3, [r2, #0]
 8005cae:	062e      	lsls	r6, r5, #24
 8005cb0:	d501      	bpl.n	8005cb6 <_printf_i+0x1a2>
 8005cb2:	6019      	str	r1, [r3, #0]
 8005cb4:	e002      	b.n	8005cbc <_printf_i+0x1a8>
 8005cb6:	066d      	lsls	r5, r5, #25
 8005cb8:	d5fb      	bpl.n	8005cb2 <_printf_i+0x19e>
 8005cba:	8019      	strh	r1, [r3, #0]
 8005cbc:	2300      	movs	r3, #0
 8005cbe:	9e04      	ldr	r6, [sp, #16]
 8005cc0:	6123      	str	r3, [r4, #16]
 8005cc2:	e7bb      	b.n	8005c3c <_printf_i+0x128>
 8005cc4:	681a      	ldr	r2, [r3, #0]
 8005cc6:	1d11      	adds	r1, r2, #4
 8005cc8:	6019      	str	r1, [r3, #0]
 8005cca:	6816      	ldr	r6, [r2, #0]
 8005ccc:	2100      	movs	r1, #0
 8005cce:	0030      	movs	r0, r6
 8005cd0:	6862      	ldr	r2, [r4, #4]
 8005cd2:	f000 facf 	bl	8006274 <memchr>
 8005cd6:	2800      	cmp	r0, #0
 8005cd8:	d001      	beq.n	8005cde <_printf_i+0x1ca>
 8005cda:	1b80      	subs	r0, r0, r6
 8005cdc:	6060      	str	r0, [r4, #4]
 8005cde:	6863      	ldr	r3, [r4, #4]
 8005ce0:	6123      	str	r3, [r4, #16]
 8005ce2:	2300      	movs	r3, #0
 8005ce4:	9a04      	ldr	r2, [sp, #16]
 8005ce6:	7013      	strb	r3, [r2, #0]
 8005ce8:	e7a8      	b.n	8005c3c <_printf_i+0x128>
 8005cea:	6923      	ldr	r3, [r4, #16]
 8005cec:	0032      	movs	r2, r6
 8005cee:	9906      	ldr	r1, [sp, #24]
 8005cf0:	9805      	ldr	r0, [sp, #20]
 8005cf2:	9d07      	ldr	r5, [sp, #28]
 8005cf4:	47a8      	blx	r5
 8005cf6:	1c43      	adds	r3, r0, #1
 8005cf8:	d0aa      	beq.n	8005c50 <_printf_i+0x13c>
 8005cfa:	6823      	ldr	r3, [r4, #0]
 8005cfc:	079b      	lsls	r3, r3, #30
 8005cfe:	d415      	bmi.n	8005d2c <_printf_i+0x218>
 8005d00:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005d02:	68e0      	ldr	r0, [r4, #12]
 8005d04:	4298      	cmp	r0, r3
 8005d06:	daa5      	bge.n	8005c54 <_printf_i+0x140>
 8005d08:	0018      	movs	r0, r3
 8005d0a:	e7a3      	b.n	8005c54 <_printf_i+0x140>
 8005d0c:	0022      	movs	r2, r4
 8005d0e:	2301      	movs	r3, #1
 8005d10:	9906      	ldr	r1, [sp, #24]
 8005d12:	9805      	ldr	r0, [sp, #20]
 8005d14:	9e07      	ldr	r6, [sp, #28]
 8005d16:	3219      	adds	r2, #25
 8005d18:	47b0      	blx	r6
 8005d1a:	1c43      	adds	r3, r0, #1
 8005d1c:	d098      	beq.n	8005c50 <_printf_i+0x13c>
 8005d1e:	3501      	adds	r5, #1
 8005d20:	68e3      	ldr	r3, [r4, #12]
 8005d22:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005d24:	1a9b      	subs	r3, r3, r2
 8005d26:	42ab      	cmp	r3, r5
 8005d28:	dcf0      	bgt.n	8005d0c <_printf_i+0x1f8>
 8005d2a:	e7e9      	b.n	8005d00 <_printf_i+0x1ec>
 8005d2c:	2500      	movs	r5, #0
 8005d2e:	e7f7      	b.n	8005d20 <_printf_i+0x20c>
 8005d30:	080068ad 	.word	0x080068ad
 8005d34:	080068be 	.word	0x080068be

08005d38 <_sbrk_r>:
 8005d38:	2300      	movs	r3, #0
 8005d3a:	b570      	push	{r4, r5, r6, lr}
 8005d3c:	4d06      	ldr	r5, [pc, #24]	; (8005d58 <_sbrk_r+0x20>)
 8005d3e:	0004      	movs	r4, r0
 8005d40:	0008      	movs	r0, r1
 8005d42:	602b      	str	r3, [r5, #0]
 8005d44:	f7fb ff38 	bl	8001bb8 <_sbrk>
 8005d48:	1c43      	adds	r3, r0, #1
 8005d4a:	d103      	bne.n	8005d54 <_sbrk_r+0x1c>
 8005d4c:	682b      	ldr	r3, [r5, #0]
 8005d4e:	2b00      	cmp	r3, #0
 8005d50:	d000      	beq.n	8005d54 <_sbrk_r+0x1c>
 8005d52:	6023      	str	r3, [r4, #0]
 8005d54:	bd70      	pop	{r4, r5, r6, pc}
 8005d56:	46c0      	nop			; (mov r8, r8)
 8005d58:	2000029c 	.word	0x2000029c

08005d5c <__sread>:
 8005d5c:	b570      	push	{r4, r5, r6, lr}
 8005d5e:	000c      	movs	r4, r1
 8005d60:	250e      	movs	r5, #14
 8005d62:	5f49      	ldrsh	r1, [r1, r5]
 8005d64:	f000 faec 	bl	8006340 <_read_r>
 8005d68:	2800      	cmp	r0, #0
 8005d6a:	db03      	blt.n	8005d74 <__sread+0x18>
 8005d6c:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8005d6e:	181b      	adds	r3, r3, r0
 8005d70:	6563      	str	r3, [r4, #84]	; 0x54
 8005d72:	bd70      	pop	{r4, r5, r6, pc}
 8005d74:	89a3      	ldrh	r3, [r4, #12]
 8005d76:	4a02      	ldr	r2, [pc, #8]	; (8005d80 <__sread+0x24>)
 8005d78:	4013      	ands	r3, r2
 8005d7a:	81a3      	strh	r3, [r4, #12]
 8005d7c:	e7f9      	b.n	8005d72 <__sread+0x16>
 8005d7e:	46c0      	nop			; (mov r8, r8)
 8005d80:	ffffefff 	.word	0xffffefff

08005d84 <__swrite>:
 8005d84:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005d86:	001f      	movs	r7, r3
 8005d88:	898b      	ldrh	r3, [r1, #12]
 8005d8a:	0005      	movs	r5, r0
 8005d8c:	000c      	movs	r4, r1
 8005d8e:	0016      	movs	r6, r2
 8005d90:	05db      	lsls	r3, r3, #23
 8005d92:	d505      	bpl.n	8005da0 <__swrite+0x1c>
 8005d94:	230e      	movs	r3, #14
 8005d96:	5ec9      	ldrsh	r1, [r1, r3]
 8005d98:	2200      	movs	r2, #0
 8005d9a:	2302      	movs	r3, #2
 8005d9c:	f000 f9ea 	bl	8006174 <_lseek_r>
 8005da0:	89a3      	ldrh	r3, [r4, #12]
 8005da2:	4a05      	ldr	r2, [pc, #20]	; (8005db8 <__swrite+0x34>)
 8005da4:	0028      	movs	r0, r5
 8005da6:	4013      	ands	r3, r2
 8005da8:	81a3      	strh	r3, [r4, #12]
 8005daa:	0032      	movs	r2, r6
 8005dac:	230e      	movs	r3, #14
 8005dae:	5ee1      	ldrsh	r1, [r4, r3]
 8005db0:	003b      	movs	r3, r7
 8005db2:	f000 f875 	bl	8005ea0 <_write_r>
 8005db6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005db8:	ffffefff 	.word	0xffffefff

08005dbc <__sseek>:
 8005dbc:	b570      	push	{r4, r5, r6, lr}
 8005dbe:	000c      	movs	r4, r1
 8005dc0:	250e      	movs	r5, #14
 8005dc2:	5f49      	ldrsh	r1, [r1, r5]
 8005dc4:	f000 f9d6 	bl	8006174 <_lseek_r>
 8005dc8:	89a3      	ldrh	r3, [r4, #12]
 8005dca:	1c42      	adds	r2, r0, #1
 8005dcc:	d103      	bne.n	8005dd6 <__sseek+0x1a>
 8005dce:	4a05      	ldr	r2, [pc, #20]	; (8005de4 <__sseek+0x28>)
 8005dd0:	4013      	ands	r3, r2
 8005dd2:	81a3      	strh	r3, [r4, #12]
 8005dd4:	bd70      	pop	{r4, r5, r6, pc}
 8005dd6:	2280      	movs	r2, #128	; 0x80
 8005dd8:	0152      	lsls	r2, r2, #5
 8005dda:	4313      	orrs	r3, r2
 8005ddc:	81a3      	strh	r3, [r4, #12]
 8005dde:	6560      	str	r0, [r4, #84]	; 0x54
 8005de0:	e7f8      	b.n	8005dd4 <__sseek+0x18>
 8005de2:	46c0      	nop			; (mov r8, r8)
 8005de4:	ffffefff 	.word	0xffffefff

08005de8 <__sclose>:
 8005de8:	b510      	push	{r4, lr}
 8005dea:	230e      	movs	r3, #14
 8005dec:	5ec9      	ldrsh	r1, [r1, r3]
 8005dee:	f000 f8e3 	bl	8005fb8 <_close_r>
 8005df2:	bd10      	pop	{r4, pc}

08005df4 <__swbuf_r>:
 8005df4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005df6:	0005      	movs	r5, r0
 8005df8:	000e      	movs	r6, r1
 8005dfa:	0014      	movs	r4, r2
 8005dfc:	2800      	cmp	r0, #0
 8005dfe:	d004      	beq.n	8005e0a <__swbuf_r+0x16>
 8005e00:	6983      	ldr	r3, [r0, #24]
 8005e02:	2b00      	cmp	r3, #0
 8005e04:	d101      	bne.n	8005e0a <__swbuf_r+0x16>
 8005e06:	f7ff fb77 	bl	80054f8 <__sinit>
 8005e0a:	4b22      	ldr	r3, [pc, #136]	; (8005e94 <__swbuf_r+0xa0>)
 8005e0c:	429c      	cmp	r4, r3
 8005e0e:	d12e      	bne.n	8005e6e <__swbuf_r+0x7a>
 8005e10:	686c      	ldr	r4, [r5, #4]
 8005e12:	69a3      	ldr	r3, [r4, #24]
 8005e14:	60a3      	str	r3, [r4, #8]
 8005e16:	89a3      	ldrh	r3, [r4, #12]
 8005e18:	071b      	lsls	r3, r3, #28
 8005e1a:	d532      	bpl.n	8005e82 <__swbuf_r+0x8e>
 8005e1c:	6923      	ldr	r3, [r4, #16]
 8005e1e:	2b00      	cmp	r3, #0
 8005e20:	d02f      	beq.n	8005e82 <__swbuf_r+0x8e>
 8005e22:	6823      	ldr	r3, [r4, #0]
 8005e24:	6922      	ldr	r2, [r4, #16]
 8005e26:	b2f7      	uxtb	r7, r6
 8005e28:	1a98      	subs	r0, r3, r2
 8005e2a:	6963      	ldr	r3, [r4, #20]
 8005e2c:	b2f6      	uxtb	r6, r6
 8005e2e:	4283      	cmp	r3, r0
 8005e30:	dc05      	bgt.n	8005e3e <__swbuf_r+0x4a>
 8005e32:	0021      	movs	r1, r4
 8005e34:	0028      	movs	r0, r5
 8005e36:	f000 f95d 	bl	80060f4 <_fflush_r>
 8005e3a:	2800      	cmp	r0, #0
 8005e3c:	d127      	bne.n	8005e8e <__swbuf_r+0x9a>
 8005e3e:	68a3      	ldr	r3, [r4, #8]
 8005e40:	3001      	adds	r0, #1
 8005e42:	3b01      	subs	r3, #1
 8005e44:	60a3      	str	r3, [r4, #8]
 8005e46:	6823      	ldr	r3, [r4, #0]
 8005e48:	1c5a      	adds	r2, r3, #1
 8005e4a:	6022      	str	r2, [r4, #0]
 8005e4c:	701f      	strb	r7, [r3, #0]
 8005e4e:	6963      	ldr	r3, [r4, #20]
 8005e50:	4283      	cmp	r3, r0
 8005e52:	d004      	beq.n	8005e5e <__swbuf_r+0x6a>
 8005e54:	89a3      	ldrh	r3, [r4, #12]
 8005e56:	07db      	lsls	r3, r3, #31
 8005e58:	d507      	bpl.n	8005e6a <__swbuf_r+0x76>
 8005e5a:	2e0a      	cmp	r6, #10
 8005e5c:	d105      	bne.n	8005e6a <__swbuf_r+0x76>
 8005e5e:	0021      	movs	r1, r4
 8005e60:	0028      	movs	r0, r5
 8005e62:	f000 f947 	bl	80060f4 <_fflush_r>
 8005e66:	2800      	cmp	r0, #0
 8005e68:	d111      	bne.n	8005e8e <__swbuf_r+0x9a>
 8005e6a:	0030      	movs	r0, r6
 8005e6c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005e6e:	4b0a      	ldr	r3, [pc, #40]	; (8005e98 <__swbuf_r+0xa4>)
 8005e70:	429c      	cmp	r4, r3
 8005e72:	d101      	bne.n	8005e78 <__swbuf_r+0x84>
 8005e74:	68ac      	ldr	r4, [r5, #8]
 8005e76:	e7cc      	b.n	8005e12 <__swbuf_r+0x1e>
 8005e78:	4b08      	ldr	r3, [pc, #32]	; (8005e9c <__swbuf_r+0xa8>)
 8005e7a:	429c      	cmp	r4, r3
 8005e7c:	d1c9      	bne.n	8005e12 <__swbuf_r+0x1e>
 8005e7e:	68ec      	ldr	r4, [r5, #12]
 8005e80:	e7c7      	b.n	8005e12 <__swbuf_r+0x1e>
 8005e82:	0021      	movs	r1, r4
 8005e84:	0028      	movs	r0, r5
 8005e86:	f000 f81f 	bl	8005ec8 <__swsetup_r>
 8005e8a:	2800      	cmp	r0, #0
 8005e8c:	d0c9      	beq.n	8005e22 <__swbuf_r+0x2e>
 8005e8e:	2601      	movs	r6, #1
 8005e90:	4276      	negs	r6, r6
 8005e92:	e7ea      	b.n	8005e6a <__swbuf_r+0x76>
 8005e94:	0800685c 	.word	0x0800685c
 8005e98:	0800687c 	.word	0x0800687c
 8005e9c:	0800683c 	.word	0x0800683c

08005ea0 <_write_r>:
 8005ea0:	b570      	push	{r4, r5, r6, lr}
 8005ea2:	0004      	movs	r4, r0
 8005ea4:	0008      	movs	r0, r1
 8005ea6:	0011      	movs	r1, r2
 8005ea8:	001a      	movs	r2, r3
 8005eaa:	2300      	movs	r3, #0
 8005eac:	4d05      	ldr	r5, [pc, #20]	; (8005ec4 <_write_r+0x24>)
 8005eae:	602b      	str	r3, [r5, #0]
 8005eb0:	f7fb fe3a 	bl	8001b28 <_write>
 8005eb4:	1c43      	adds	r3, r0, #1
 8005eb6:	d103      	bne.n	8005ec0 <_write_r+0x20>
 8005eb8:	682b      	ldr	r3, [r5, #0]
 8005eba:	2b00      	cmp	r3, #0
 8005ebc:	d000      	beq.n	8005ec0 <_write_r+0x20>
 8005ebe:	6023      	str	r3, [r4, #0]
 8005ec0:	bd70      	pop	{r4, r5, r6, pc}
 8005ec2:	46c0      	nop			; (mov r8, r8)
 8005ec4:	2000029c 	.word	0x2000029c

08005ec8 <__swsetup_r>:
 8005ec8:	4b37      	ldr	r3, [pc, #220]	; (8005fa8 <__swsetup_r+0xe0>)
 8005eca:	b570      	push	{r4, r5, r6, lr}
 8005ecc:	681d      	ldr	r5, [r3, #0]
 8005ece:	0006      	movs	r6, r0
 8005ed0:	000c      	movs	r4, r1
 8005ed2:	2d00      	cmp	r5, #0
 8005ed4:	d005      	beq.n	8005ee2 <__swsetup_r+0x1a>
 8005ed6:	69ab      	ldr	r3, [r5, #24]
 8005ed8:	2b00      	cmp	r3, #0
 8005eda:	d102      	bne.n	8005ee2 <__swsetup_r+0x1a>
 8005edc:	0028      	movs	r0, r5
 8005ede:	f7ff fb0b 	bl	80054f8 <__sinit>
 8005ee2:	4b32      	ldr	r3, [pc, #200]	; (8005fac <__swsetup_r+0xe4>)
 8005ee4:	429c      	cmp	r4, r3
 8005ee6:	d10f      	bne.n	8005f08 <__swsetup_r+0x40>
 8005ee8:	686c      	ldr	r4, [r5, #4]
 8005eea:	230c      	movs	r3, #12
 8005eec:	5ee2      	ldrsh	r2, [r4, r3]
 8005eee:	b293      	uxth	r3, r2
 8005ef0:	0711      	lsls	r1, r2, #28
 8005ef2:	d42d      	bmi.n	8005f50 <__swsetup_r+0x88>
 8005ef4:	06d9      	lsls	r1, r3, #27
 8005ef6:	d411      	bmi.n	8005f1c <__swsetup_r+0x54>
 8005ef8:	2309      	movs	r3, #9
 8005efa:	2001      	movs	r0, #1
 8005efc:	6033      	str	r3, [r6, #0]
 8005efe:	3337      	adds	r3, #55	; 0x37
 8005f00:	4313      	orrs	r3, r2
 8005f02:	81a3      	strh	r3, [r4, #12]
 8005f04:	4240      	negs	r0, r0
 8005f06:	bd70      	pop	{r4, r5, r6, pc}
 8005f08:	4b29      	ldr	r3, [pc, #164]	; (8005fb0 <__swsetup_r+0xe8>)
 8005f0a:	429c      	cmp	r4, r3
 8005f0c:	d101      	bne.n	8005f12 <__swsetup_r+0x4a>
 8005f0e:	68ac      	ldr	r4, [r5, #8]
 8005f10:	e7eb      	b.n	8005eea <__swsetup_r+0x22>
 8005f12:	4b28      	ldr	r3, [pc, #160]	; (8005fb4 <__swsetup_r+0xec>)
 8005f14:	429c      	cmp	r4, r3
 8005f16:	d1e8      	bne.n	8005eea <__swsetup_r+0x22>
 8005f18:	68ec      	ldr	r4, [r5, #12]
 8005f1a:	e7e6      	b.n	8005eea <__swsetup_r+0x22>
 8005f1c:	075b      	lsls	r3, r3, #29
 8005f1e:	d513      	bpl.n	8005f48 <__swsetup_r+0x80>
 8005f20:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8005f22:	2900      	cmp	r1, #0
 8005f24:	d008      	beq.n	8005f38 <__swsetup_r+0x70>
 8005f26:	0023      	movs	r3, r4
 8005f28:	3344      	adds	r3, #68	; 0x44
 8005f2a:	4299      	cmp	r1, r3
 8005f2c:	d002      	beq.n	8005f34 <__swsetup_r+0x6c>
 8005f2e:	0030      	movs	r0, r6
 8005f30:	f000 f9bc 	bl	80062ac <_free_r>
 8005f34:	2300      	movs	r3, #0
 8005f36:	6363      	str	r3, [r4, #52]	; 0x34
 8005f38:	2224      	movs	r2, #36	; 0x24
 8005f3a:	89a3      	ldrh	r3, [r4, #12]
 8005f3c:	4393      	bics	r3, r2
 8005f3e:	81a3      	strh	r3, [r4, #12]
 8005f40:	2300      	movs	r3, #0
 8005f42:	6063      	str	r3, [r4, #4]
 8005f44:	6923      	ldr	r3, [r4, #16]
 8005f46:	6023      	str	r3, [r4, #0]
 8005f48:	2308      	movs	r3, #8
 8005f4a:	89a2      	ldrh	r2, [r4, #12]
 8005f4c:	4313      	orrs	r3, r2
 8005f4e:	81a3      	strh	r3, [r4, #12]
 8005f50:	6923      	ldr	r3, [r4, #16]
 8005f52:	2b00      	cmp	r3, #0
 8005f54:	d10b      	bne.n	8005f6e <__swsetup_r+0xa6>
 8005f56:	21a0      	movs	r1, #160	; 0xa0
 8005f58:	2280      	movs	r2, #128	; 0x80
 8005f5a:	89a3      	ldrh	r3, [r4, #12]
 8005f5c:	0089      	lsls	r1, r1, #2
 8005f5e:	0092      	lsls	r2, r2, #2
 8005f60:	400b      	ands	r3, r1
 8005f62:	4293      	cmp	r3, r2
 8005f64:	d003      	beq.n	8005f6e <__swsetup_r+0xa6>
 8005f66:	0021      	movs	r1, r4
 8005f68:	0030      	movs	r0, r6
 8005f6a:	f000 f93f 	bl	80061ec <__smakebuf_r>
 8005f6e:	220c      	movs	r2, #12
 8005f70:	5ea3      	ldrsh	r3, [r4, r2]
 8005f72:	2001      	movs	r0, #1
 8005f74:	001a      	movs	r2, r3
 8005f76:	b299      	uxth	r1, r3
 8005f78:	4002      	ands	r2, r0
 8005f7a:	4203      	tst	r3, r0
 8005f7c:	d00f      	beq.n	8005f9e <__swsetup_r+0xd6>
 8005f7e:	2200      	movs	r2, #0
 8005f80:	60a2      	str	r2, [r4, #8]
 8005f82:	6962      	ldr	r2, [r4, #20]
 8005f84:	4252      	negs	r2, r2
 8005f86:	61a2      	str	r2, [r4, #24]
 8005f88:	2000      	movs	r0, #0
 8005f8a:	6922      	ldr	r2, [r4, #16]
 8005f8c:	4282      	cmp	r2, r0
 8005f8e:	d1ba      	bne.n	8005f06 <__swsetup_r+0x3e>
 8005f90:	060a      	lsls	r2, r1, #24
 8005f92:	d5b8      	bpl.n	8005f06 <__swsetup_r+0x3e>
 8005f94:	2240      	movs	r2, #64	; 0x40
 8005f96:	4313      	orrs	r3, r2
 8005f98:	81a3      	strh	r3, [r4, #12]
 8005f9a:	3801      	subs	r0, #1
 8005f9c:	e7b3      	b.n	8005f06 <__swsetup_r+0x3e>
 8005f9e:	0788      	lsls	r0, r1, #30
 8005fa0:	d400      	bmi.n	8005fa4 <__swsetup_r+0xdc>
 8005fa2:	6962      	ldr	r2, [r4, #20]
 8005fa4:	60a2      	str	r2, [r4, #8]
 8005fa6:	e7ef      	b.n	8005f88 <__swsetup_r+0xc0>
 8005fa8:	2000004c 	.word	0x2000004c
 8005fac:	0800685c 	.word	0x0800685c
 8005fb0:	0800687c 	.word	0x0800687c
 8005fb4:	0800683c 	.word	0x0800683c

08005fb8 <_close_r>:
 8005fb8:	2300      	movs	r3, #0
 8005fba:	b570      	push	{r4, r5, r6, lr}
 8005fbc:	4d06      	ldr	r5, [pc, #24]	; (8005fd8 <_close_r+0x20>)
 8005fbe:	0004      	movs	r4, r0
 8005fc0:	0008      	movs	r0, r1
 8005fc2:	602b      	str	r3, [r5, #0]
 8005fc4:	f7fb fdcc 	bl	8001b60 <_close>
 8005fc8:	1c43      	adds	r3, r0, #1
 8005fca:	d103      	bne.n	8005fd4 <_close_r+0x1c>
 8005fcc:	682b      	ldr	r3, [r5, #0]
 8005fce:	2b00      	cmp	r3, #0
 8005fd0:	d000      	beq.n	8005fd4 <_close_r+0x1c>
 8005fd2:	6023      	str	r3, [r4, #0]
 8005fd4:	bd70      	pop	{r4, r5, r6, pc}
 8005fd6:	46c0      	nop			; (mov r8, r8)
 8005fd8:	2000029c 	.word	0x2000029c

08005fdc <__sflush_r>:
 8005fdc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005fde:	898b      	ldrh	r3, [r1, #12]
 8005fe0:	0005      	movs	r5, r0
 8005fe2:	000c      	movs	r4, r1
 8005fe4:	071a      	lsls	r2, r3, #28
 8005fe6:	d45f      	bmi.n	80060a8 <__sflush_r+0xcc>
 8005fe8:	684a      	ldr	r2, [r1, #4]
 8005fea:	2a00      	cmp	r2, #0
 8005fec:	dc04      	bgt.n	8005ff8 <__sflush_r+0x1c>
 8005fee:	6c0a      	ldr	r2, [r1, #64]	; 0x40
 8005ff0:	2a00      	cmp	r2, #0
 8005ff2:	dc01      	bgt.n	8005ff8 <__sflush_r+0x1c>
 8005ff4:	2000      	movs	r0, #0
 8005ff6:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8005ff8:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 8005ffa:	2f00      	cmp	r7, #0
 8005ffc:	d0fa      	beq.n	8005ff4 <__sflush_r+0x18>
 8005ffe:	2200      	movs	r2, #0
 8006000:	2180      	movs	r1, #128	; 0x80
 8006002:	682e      	ldr	r6, [r5, #0]
 8006004:	602a      	str	r2, [r5, #0]
 8006006:	001a      	movs	r2, r3
 8006008:	0149      	lsls	r1, r1, #5
 800600a:	400a      	ands	r2, r1
 800600c:	420b      	tst	r3, r1
 800600e:	d034      	beq.n	800607a <__sflush_r+0x9e>
 8006010:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8006012:	89a3      	ldrh	r3, [r4, #12]
 8006014:	075b      	lsls	r3, r3, #29
 8006016:	d506      	bpl.n	8006026 <__sflush_r+0x4a>
 8006018:	6863      	ldr	r3, [r4, #4]
 800601a:	1ac0      	subs	r0, r0, r3
 800601c:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800601e:	2b00      	cmp	r3, #0
 8006020:	d001      	beq.n	8006026 <__sflush_r+0x4a>
 8006022:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8006024:	1ac0      	subs	r0, r0, r3
 8006026:	0002      	movs	r2, r0
 8006028:	6a21      	ldr	r1, [r4, #32]
 800602a:	2300      	movs	r3, #0
 800602c:	0028      	movs	r0, r5
 800602e:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 8006030:	47b8      	blx	r7
 8006032:	89a1      	ldrh	r1, [r4, #12]
 8006034:	1c43      	adds	r3, r0, #1
 8006036:	d106      	bne.n	8006046 <__sflush_r+0x6a>
 8006038:	682b      	ldr	r3, [r5, #0]
 800603a:	2b1d      	cmp	r3, #29
 800603c:	d831      	bhi.n	80060a2 <__sflush_r+0xc6>
 800603e:	4a2c      	ldr	r2, [pc, #176]	; (80060f0 <__sflush_r+0x114>)
 8006040:	40da      	lsrs	r2, r3
 8006042:	07d3      	lsls	r3, r2, #31
 8006044:	d52d      	bpl.n	80060a2 <__sflush_r+0xc6>
 8006046:	2300      	movs	r3, #0
 8006048:	6063      	str	r3, [r4, #4]
 800604a:	6923      	ldr	r3, [r4, #16]
 800604c:	6023      	str	r3, [r4, #0]
 800604e:	04cb      	lsls	r3, r1, #19
 8006050:	d505      	bpl.n	800605e <__sflush_r+0x82>
 8006052:	1c43      	adds	r3, r0, #1
 8006054:	d102      	bne.n	800605c <__sflush_r+0x80>
 8006056:	682b      	ldr	r3, [r5, #0]
 8006058:	2b00      	cmp	r3, #0
 800605a:	d100      	bne.n	800605e <__sflush_r+0x82>
 800605c:	6560      	str	r0, [r4, #84]	; 0x54
 800605e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006060:	602e      	str	r6, [r5, #0]
 8006062:	2900      	cmp	r1, #0
 8006064:	d0c6      	beq.n	8005ff4 <__sflush_r+0x18>
 8006066:	0023      	movs	r3, r4
 8006068:	3344      	adds	r3, #68	; 0x44
 800606a:	4299      	cmp	r1, r3
 800606c:	d002      	beq.n	8006074 <__sflush_r+0x98>
 800606e:	0028      	movs	r0, r5
 8006070:	f000 f91c 	bl	80062ac <_free_r>
 8006074:	2000      	movs	r0, #0
 8006076:	6360      	str	r0, [r4, #52]	; 0x34
 8006078:	e7bd      	b.n	8005ff6 <__sflush_r+0x1a>
 800607a:	2301      	movs	r3, #1
 800607c:	0028      	movs	r0, r5
 800607e:	6a21      	ldr	r1, [r4, #32]
 8006080:	47b8      	blx	r7
 8006082:	1c43      	adds	r3, r0, #1
 8006084:	d1c5      	bne.n	8006012 <__sflush_r+0x36>
 8006086:	682b      	ldr	r3, [r5, #0]
 8006088:	2b00      	cmp	r3, #0
 800608a:	d0c2      	beq.n	8006012 <__sflush_r+0x36>
 800608c:	2b1d      	cmp	r3, #29
 800608e:	d001      	beq.n	8006094 <__sflush_r+0xb8>
 8006090:	2b16      	cmp	r3, #22
 8006092:	d101      	bne.n	8006098 <__sflush_r+0xbc>
 8006094:	602e      	str	r6, [r5, #0]
 8006096:	e7ad      	b.n	8005ff4 <__sflush_r+0x18>
 8006098:	2340      	movs	r3, #64	; 0x40
 800609a:	89a2      	ldrh	r2, [r4, #12]
 800609c:	4313      	orrs	r3, r2
 800609e:	81a3      	strh	r3, [r4, #12]
 80060a0:	e7a9      	b.n	8005ff6 <__sflush_r+0x1a>
 80060a2:	2340      	movs	r3, #64	; 0x40
 80060a4:	430b      	orrs	r3, r1
 80060a6:	e7fa      	b.n	800609e <__sflush_r+0xc2>
 80060a8:	690f      	ldr	r7, [r1, #16]
 80060aa:	2f00      	cmp	r7, #0
 80060ac:	d0a2      	beq.n	8005ff4 <__sflush_r+0x18>
 80060ae:	680a      	ldr	r2, [r1, #0]
 80060b0:	600f      	str	r7, [r1, #0]
 80060b2:	1bd2      	subs	r2, r2, r7
 80060b4:	9201      	str	r2, [sp, #4]
 80060b6:	2200      	movs	r2, #0
 80060b8:	079b      	lsls	r3, r3, #30
 80060ba:	d100      	bne.n	80060be <__sflush_r+0xe2>
 80060bc:	694a      	ldr	r2, [r1, #20]
 80060be:	60a2      	str	r2, [r4, #8]
 80060c0:	9b01      	ldr	r3, [sp, #4]
 80060c2:	2b00      	cmp	r3, #0
 80060c4:	dc00      	bgt.n	80060c8 <__sflush_r+0xec>
 80060c6:	e795      	b.n	8005ff4 <__sflush_r+0x18>
 80060c8:	003a      	movs	r2, r7
 80060ca:	0028      	movs	r0, r5
 80060cc:	9b01      	ldr	r3, [sp, #4]
 80060ce:	6a21      	ldr	r1, [r4, #32]
 80060d0:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80060d2:	47b0      	blx	r6
 80060d4:	2800      	cmp	r0, #0
 80060d6:	dc06      	bgt.n	80060e6 <__sflush_r+0x10a>
 80060d8:	2340      	movs	r3, #64	; 0x40
 80060da:	2001      	movs	r0, #1
 80060dc:	89a2      	ldrh	r2, [r4, #12]
 80060de:	4240      	negs	r0, r0
 80060e0:	4313      	orrs	r3, r2
 80060e2:	81a3      	strh	r3, [r4, #12]
 80060e4:	e787      	b.n	8005ff6 <__sflush_r+0x1a>
 80060e6:	9b01      	ldr	r3, [sp, #4]
 80060e8:	183f      	adds	r7, r7, r0
 80060ea:	1a1b      	subs	r3, r3, r0
 80060ec:	9301      	str	r3, [sp, #4]
 80060ee:	e7e7      	b.n	80060c0 <__sflush_r+0xe4>
 80060f0:	20400001 	.word	0x20400001

080060f4 <_fflush_r>:
 80060f4:	690b      	ldr	r3, [r1, #16]
 80060f6:	b570      	push	{r4, r5, r6, lr}
 80060f8:	0005      	movs	r5, r0
 80060fa:	000c      	movs	r4, r1
 80060fc:	2b00      	cmp	r3, #0
 80060fe:	d102      	bne.n	8006106 <_fflush_r+0x12>
 8006100:	2500      	movs	r5, #0
 8006102:	0028      	movs	r0, r5
 8006104:	bd70      	pop	{r4, r5, r6, pc}
 8006106:	2800      	cmp	r0, #0
 8006108:	d004      	beq.n	8006114 <_fflush_r+0x20>
 800610a:	6983      	ldr	r3, [r0, #24]
 800610c:	2b00      	cmp	r3, #0
 800610e:	d101      	bne.n	8006114 <_fflush_r+0x20>
 8006110:	f7ff f9f2 	bl	80054f8 <__sinit>
 8006114:	4b14      	ldr	r3, [pc, #80]	; (8006168 <_fflush_r+0x74>)
 8006116:	429c      	cmp	r4, r3
 8006118:	d11b      	bne.n	8006152 <_fflush_r+0x5e>
 800611a:	686c      	ldr	r4, [r5, #4]
 800611c:	220c      	movs	r2, #12
 800611e:	5ea3      	ldrsh	r3, [r4, r2]
 8006120:	2b00      	cmp	r3, #0
 8006122:	d0ed      	beq.n	8006100 <_fflush_r+0xc>
 8006124:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8006126:	07d2      	lsls	r2, r2, #31
 8006128:	d404      	bmi.n	8006134 <_fflush_r+0x40>
 800612a:	059b      	lsls	r3, r3, #22
 800612c:	d402      	bmi.n	8006134 <_fflush_r+0x40>
 800612e:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006130:	f7ff fa83 	bl	800563a <__retarget_lock_acquire_recursive>
 8006134:	0028      	movs	r0, r5
 8006136:	0021      	movs	r1, r4
 8006138:	f7ff ff50 	bl	8005fdc <__sflush_r>
 800613c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800613e:	0005      	movs	r5, r0
 8006140:	07db      	lsls	r3, r3, #31
 8006142:	d4de      	bmi.n	8006102 <_fflush_r+0xe>
 8006144:	89a3      	ldrh	r3, [r4, #12]
 8006146:	059b      	lsls	r3, r3, #22
 8006148:	d4db      	bmi.n	8006102 <_fflush_r+0xe>
 800614a:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800614c:	f7ff fa76 	bl	800563c <__retarget_lock_release_recursive>
 8006150:	e7d7      	b.n	8006102 <_fflush_r+0xe>
 8006152:	4b06      	ldr	r3, [pc, #24]	; (800616c <_fflush_r+0x78>)
 8006154:	429c      	cmp	r4, r3
 8006156:	d101      	bne.n	800615c <_fflush_r+0x68>
 8006158:	68ac      	ldr	r4, [r5, #8]
 800615a:	e7df      	b.n	800611c <_fflush_r+0x28>
 800615c:	4b04      	ldr	r3, [pc, #16]	; (8006170 <_fflush_r+0x7c>)
 800615e:	429c      	cmp	r4, r3
 8006160:	d1dc      	bne.n	800611c <_fflush_r+0x28>
 8006162:	68ec      	ldr	r4, [r5, #12]
 8006164:	e7da      	b.n	800611c <_fflush_r+0x28>
 8006166:	46c0      	nop			; (mov r8, r8)
 8006168:	0800685c 	.word	0x0800685c
 800616c:	0800687c 	.word	0x0800687c
 8006170:	0800683c 	.word	0x0800683c

08006174 <_lseek_r>:
 8006174:	b570      	push	{r4, r5, r6, lr}
 8006176:	0004      	movs	r4, r0
 8006178:	0008      	movs	r0, r1
 800617a:	0011      	movs	r1, r2
 800617c:	001a      	movs	r2, r3
 800617e:	2300      	movs	r3, #0
 8006180:	4d05      	ldr	r5, [pc, #20]	; (8006198 <_lseek_r+0x24>)
 8006182:	602b      	str	r3, [r5, #0]
 8006184:	f7fb fd0d 	bl	8001ba2 <_lseek>
 8006188:	1c43      	adds	r3, r0, #1
 800618a:	d103      	bne.n	8006194 <_lseek_r+0x20>
 800618c:	682b      	ldr	r3, [r5, #0]
 800618e:	2b00      	cmp	r3, #0
 8006190:	d000      	beq.n	8006194 <_lseek_r+0x20>
 8006192:	6023      	str	r3, [r4, #0]
 8006194:	bd70      	pop	{r4, r5, r6, pc}
 8006196:	46c0      	nop			; (mov r8, r8)
 8006198:	2000029c 	.word	0x2000029c

0800619c <__swhatbuf_r>:
 800619c:	b570      	push	{r4, r5, r6, lr}
 800619e:	000e      	movs	r6, r1
 80061a0:	001d      	movs	r5, r3
 80061a2:	230e      	movs	r3, #14
 80061a4:	5ec9      	ldrsh	r1, [r1, r3]
 80061a6:	0014      	movs	r4, r2
 80061a8:	b096      	sub	sp, #88	; 0x58
 80061aa:	2900      	cmp	r1, #0
 80061ac:	da08      	bge.n	80061c0 <__swhatbuf_r+0x24>
 80061ae:	220c      	movs	r2, #12
 80061b0:	5eb3      	ldrsh	r3, [r6, r2]
 80061b2:	2200      	movs	r2, #0
 80061b4:	602a      	str	r2, [r5, #0]
 80061b6:	061b      	lsls	r3, r3, #24
 80061b8:	d411      	bmi.n	80061de <__swhatbuf_r+0x42>
 80061ba:	2380      	movs	r3, #128	; 0x80
 80061bc:	00db      	lsls	r3, r3, #3
 80061be:	e00f      	b.n	80061e0 <__swhatbuf_r+0x44>
 80061c0:	466a      	mov	r2, sp
 80061c2:	f000 f8d1 	bl	8006368 <_fstat_r>
 80061c6:	2800      	cmp	r0, #0
 80061c8:	dbf1      	blt.n	80061ae <__swhatbuf_r+0x12>
 80061ca:	23f0      	movs	r3, #240	; 0xf0
 80061cc:	9901      	ldr	r1, [sp, #4]
 80061ce:	021b      	lsls	r3, r3, #8
 80061d0:	4019      	ands	r1, r3
 80061d2:	4b05      	ldr	r3, [pc, #20]	; (80061e8 <__swhatbuf_r+0x4c>)
 80061d4:	18c9      	adds	r1, r1, r3
 80061d6:	424b      	negs	r3, r1
 80061d8:	4159      	adcs	r1, r3
 80061da:	6029      	str	r1, [r5, #0]
 80061dc:	e7ed      	b.n	80061ba <__swhatbuf_r+0x1e>
 80061de:	2340      	movs	r3, #64	; 0x40
 80061e0:	2000      	movs	r0, #0
 80061e2:	6023      	str	r3, [r4, #0]
 80061e4:	b016      	add	sp, #88	; 0x58
 80061e6:	bd70      	pop	{r4, r5, r6, pc}
 80061e8:	ffffe000 	.word	0xffffe000

080061ec <__smakebuf_r>:
 80061ec:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80061ee:	2602      	movs	r6, #2
 80061f0:	898b      	ldrh	r3, [r1, #12]
 80061f2:	0005      	movs	r5, r0
 80061f4:	000c      	movs	r4, r1
 80061f6:	4233      	tst	r3, r6
 80061f8:	d006      	beq.n	8006208 <__smakebuf_r+0x1c>
 80061fa:	0023      	movs	r3, r4
 80061fc:	3347      	adds	r3, #71	; 0x47
 80061fe:	6023      	str	r3, [r4, #0]
 8006200:	6123      	str	r3, [r4, #16]
 8006202:	2301      	movs	r3, #1
 8006204:	6163      	str	r3, [r4, #20]
 8006206:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
 8006208:	466a      	mov	r2, sp
 800620a:	ab01      	add	r3, sp, #4
 800620c:	f7ff ffc6 	bl	800619c <__swhatbuf_r>
 8006210:	9900      	ldr	r1, [sp, #0]
 8006212:	0007      	movs	r7, r0
 8006214:	0028      	movs	r0, r5
 8006216:	f7ff fa35 	bl	8005684 <_malloc_r>
 800621a:	2800      	cmp	r0, #0
 800621c:	d108      	bne.n	8006230 <__smakebuf_r+0x44>
 800621e:	220c      	movs	r2, #12
 8006220:	5ea3      	ldrsh	r3, [r4, r2]
 8006222:	059a      	lsls	r2, r3, #22
 8006224:	d4ef      	bmi.n	8006206 <__smakebuf_r+0x1a>
 8006226:	2203      	movs	r2, #3
 8006228:	4393      	bics	r3, r2
 800622a:	431e      	orrs	r6, r3
 800622c:	81a6      	strh	r6, [r4, #12]
 800622e:	e7e4      	b.n	80061fa <__smakebuf_r+0xe>
 8006230:	4b0f      	ldr	r3, [pc, #60]	; (8006270 <__smakebuf_r+0x84>)
 8006232:	62ab      	str	r3, [r5, #40]	; 0x28
 8006234:	2380      	movs	r3, #128	; 0x80
 8006236:	89a2      	ldrh	r2, [r4, #12]
 8006238:	6020      	str	r0, [r4, #0]
 800623a:	4313      	orrs	r3, r2
 800623c:	81a3      	strh	r3, [r4, #12]
 800623e:	9b00      	ldr	r3, [sp, #0]
 8006240:	6120      	str	r0, [r4, #16]
 8006242:	6163      	str	r3, [r4, #20]
 8006244:	9b01      	ldr	r3, [sp, #4]
 8006246:	2b00      	cmp	r3, #0
 8006248:	d00d      	beq.n	8006266 <__smakebuf_r+0x7a>
 800624a:	0028      	movs	r0, r5
 800624c:	230e      	movs	r3, #14
 800624e:	5ee1      	ldrsh	r1, [r4, r3]
 8006250:	f000 f89c 	bl	800638c <_isatty_r>
 8006254:	2800      	cmp	r0, #0
 8006256:	d006      	beq.n	8006266 <__smakebuf_r+0x7a>
 8006258:	2203      	movs	r2, #3
 800625a:	89a3      	ldrh	r3, [r4, #12]
 800625c:	4393      	bics	r3, r2
 800625e:	001a      	movs	r2, r3
 8006260:	2301      	movs	r3, #1
 8006262:	4313      	orrs	r3, r2
 8006264:	81a3      	strh	r3, [r4, #12]
 8006266:	89a0      	ldrh	r0, [r4, #12]
 8006268:	4307      	orrs	r7, r0
 800626a:	81a7      	strh	r7, [r4, #12]
 800626c:	e7cb      	b.n	8006206 <__smakebuf_r+0x1a>
 800626e:	46c0      	nop			; (mov r8, r8)
 8006270:	0800547d 	.word	0x0800547d

08006274 <memchr>:
 8006274:	b2c9      	uxtb	r1, r1
 8006276:	1882      	adds	r2, r0, r2
 8006278:	4290      	cmp	r0, r2
 800627a:	d101      	bne.n	8006280 <memchr+0xc>
 800627c:	2000      	movs	r0, #0
 800627e:	4770      	bx	lr
 8006280:	7803      	ldrb	r3, [r0, #0]
 8006282:	428b      	cmp	r3, r1
 8006284:	d0fb      	beq.n	800627e <memchr+0xa>
 8006286:	3001      	adds	r0, #1
 8006288:	e7f6      	b.n	8006278 <memchr+0x4>
	...

0800628c <__malloc_lock>:
 800628c:	b510      	push	{r4, lr}
 800628e:	4802      	ldr	r0, [pc, #8]	; (8006298 <__malloc_lock+0xc>)
 8006290:	f7ff f9d3 	bl	800563a <__retarget_lock_acquire_recursive>
 8006294:	bd10      	pop	{r4, pc}
 8006296:	46c0      	nop			; (mov r8, r8)
 8006298:	20000290 	.word	0x20000290

0800629c <__malloc_unlock>:
 800629c:	b510      	push	{r4, lr}
 800629e:	4802      	ldr	r0, [pc, #8]	; (80062a8 <__malloc_unlock+0xc>)
 80062a0:	f7ff f9cc 	bl	800563c <__retarget_lock_release_recursive>
 80062a4:	bd10      	pop	{r4, pc}
 80062a6:	46c0      	nop			; (mov r8, r8)
 80062a8:	20000290 	.word	0x20000290

080062ac <_free_r>:
 80062ac:	b570      	push	{r4, r5, r6, lr}
 80062ae:	0005      	movs	r5, r0
 80062b0:	2900      	cmp	r1, #0
 80062b2:	d010      	beq.n	80062d6 <_free_r+0x2a>
 80062b4:	1f0c      	subs	r4, r1, #4
 80062b6:	6823      	ldr	r3, [r4, #0]
 80062b8:	2b00      	cmp	r3, #0
 80062ba:	da00      	bge.n	80062be <_free_r+0x12>
 80062bc:	18e4      	adds	r4, r4, r3
 80062be:	0028      	movs	r0, r5
 80062c0:	f7ff ffe4 	bl	800628c <__malloc_lock>
 80062c4:	4a1d      	ldr	r2, [pc, #116]	; (800633c <_free_r+0x90>)
 80062c6:	6813      	ldr	r3, [r2, #0]
 80062c8:	2b00      	cmp	r3, #0
 80062ca:	d105      	bne.n	80062d8 <_free_r+0x2c>
 80062cc:	6063      	str	r3, [r4, #4]
 80062ce:	6014      	str	r4, [r2, #0]
 80062d0:	0028      	movs	r0, r5
 80062d2:	f7ff ffe3 	bl	800629c <__malloc_unlock>
 80062d6:	bd70      	pop	{r4, r5, r6, pc}
 80062d8:	42a3      	cmp	r3, r4
 80062da:	d908      	bls.n	80062ee <_free_r+0x42>
 80062dc:	6821      	ldr	r1, [r4, #0]
 80062de:	1860      	adds	r0, r4, r1
 80062e0:	4283      	cmp	r3, r0
 80062e2:	d1f3      	bne.n	80062cc <_free_r+0x20>
 80062e4:	6818      	ldr	r0, [r3, #0]
 80062e6:	685b      	ldr	r3, [r3, #4]
 80062e8:	1841      	adds	r1, r0, r1
 80062ea:	6021      	str	r1, [r4, #0]
 80062ec:	e7ee      	b.n	80062cc <_free_r+0x20>
 80062ee:	001a      	movs	r2, r3
 80062f0:	685b      	ldr	r3, [r3, #4]
 80062f2:	2b00      	cmp	r3, #0
 80062f4:	d001      	beq.n	80062fa <_free_r+0x4e>
 80062f6:	42a3      	cmp	r3, r4
 80062f8:	d9f9      	bls.n	80062ee <_free_r+0x42>
 80062fa:	6811      	ldr	r1, [r2, #0]
 80062fc:	1850      	adds	r0, r2, r1
 80062fe:	42a0      	cmp	r0, r4
 8006300:	d10b      	bne.n	800631a <_free_r+0x6e>
 8006302:	6820      	ldr	r0, [r4, #0]
 8006304:	1809      	adds	r1, r1, r0
 8006306:	1850      	adds	r0, r2, r1
 8006308:	6011      	str	r1, [r2, #0]
 800630a:	4283      	cmp	r3, r0
 800630c:	d1e0      	bne.n	80062d0 <_free_r+0x24>
 800630e:	6818      	ldr	r0, [r3, #0]
 8006310:	685b      	ldr	r3, [r3, #4]
 8006312:	1841      	adds	r1, r0, r1
 8006314:	6011      	str	r1, [r2, #0]
 8006316:	6053      	str	r3, [r2, #4]
 8006318:	e7da      	b.n	80062d0 <_free_r+0x24>
 800631a:	42a0      	cmp	r0, r4
 800631c:	d902      	bls.n	8006324 <_free_r+0x78>
 800631e:	230c      	movs	r3, #12
 8006320:	602b      	str	r3, [r5, #0]
 8006322:	e7d5      	b.n	80062d0 <_free_r+0x24>
 8006324:	6821      	ldr	r1, [r4, #0]
 8006326:	1860      	adds	r0, r4, r1
 8006328:	4283      	cmp	r3, r0
 800632a:	d103      	bne.n	8006334 <_free_r+0x88>
 800632c:	6818      	ldr	r0, [r3, #0]
 800632e:	685b      	ldr	r3, [r3, #4]
 8006330:	1841      	adds	r1, r0, r1
 8006332:	6021      	str	r1, [r4, #0]
 8006334:	6063      	str	r3, [r4, #4]
 8006336:	6054      	str	r4, [r2, #4]
 8006338:	e7ca      	b.n	80062d0 <_free_r+0x24>
 800633a:	46c0      	nop			; (mov r8, r8)
 800633c:	20000294 	.word	0x20000294

08006340 <_read_r>:
 8006340:	b570      	push	{r4, r5, r6, lr}
 8006342:	0004      	movs	r4, r0
 8006344:	0008      	movs	r0, r1
 8006346:	0011      	movs	r1, r2
 8006348:	001a      	movs	r2, r3
 800634a:	2300      	movs	r3, #0
 800634c:	4d05      	ldr	r5, [pc, #20]	; (8006364 <_read_r+0x24>)
 800634e:	602b      	str	r3, [r5, #0]
 8006350:	f7fb fbcd 	bl	8001aee <_read>
 8006354:	1c43      	adds	r3, r0, #1
 8006356:	d103      	bne.n	8006360 <_read_r+0x20>
 8006358:	682b      	ldr	r3, [r5, #0]
 800635a:	2b00      	cmp	r3, #0
 800635c:	d000      	beq.n	8006360 <_read_r+0x20>
 800635e:	6023      	str	r3, [r4, #0]
 8006360:	bd70      	pop	{r4, r5, r6, pc}
 8006362:	46c0      	nop			; (mov r8, r8)
 8006364:	2000029c 	.word	0x2000029c

08006368 <_fstat_r>:
 8006368:	2300      	movs	r3, #0
 800636a:	b570      	push	{r4, r5, r6, lr}
 800636c:	4d06      	ldr	r5, [pc, #24]	; (8006388 <_fstat_r+0x20>)
 800636e:	0004      	movs	r4, r0
 8006370:	0008      	movs	r0, r1
 8006372:	0011      	movs	r1, r2
 8006374:	602b      	str	r3, [r5, #0]
 8006376:	f7fb fbfd 	bl	8001b74 <_fstat>
 800637a:	1c43      	adds	r3, r0, #1
 800637c:	d103      	bne.n	8006386 <_fstat_r+0x1e>
 800637e:	682b      	ldr	r3, [r5, #0]
 8006380:	2b00      	cmp	r3, #0
 8006382:	d000      	beq.n	8006386 <_fstat_r+0x1e>
 8006384:	6023      	str	r3, [r4, #0]
 8006386:	bd70      	pop	{r4, r5, r6, pc}
 8006388:	2000029c 	.word	0x2000029c

0800638c <_isatty_r>:
 800638c:	2300      	movs	r3, #0
 800638e:	b570      	push	{r4, r5, r6, lr}
 8006390:	4d06      	ldr	r5, [pc, #24]	; (80063ac <_isatty_r+0x20>)
 8006392:	0004      	movs	r4, r0
 8006394:	0008      	movs	r0, r1
 8006396:	602b      	str	r3, [r5, #0]
 8006398:	f7fb fbfa 	bl	8001b90 <_isatty>
 800639c:	1c43      	adds	r3, r0, #1
 800639e:	d103      	bne.n	80063a8 <_isatty_r+0x1c>
 80063a0:	682b      	ldr	r3, [r5, #0]
 80063a2:	2b00      	cmp	r3, #0
 80063a4:	d000      	beq.n	80063a8 <_isatty_r+0x1c>
 80063a6:	6023      	str	r3, [r4, #0]
 80063a8:	bd70      	pop	{r4, r5, r6, pc}
 80063aa:	46c0      	nop			; (mov r8, r8)
 80063ac:	2000029c 	.word	0x2000029c

080063b0 <_init>:
 80063b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80063b2:	46c0      	nop			; (mov r8, r8)
 80063b4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80063b6:	bc08      	pop	{r3}
 80063b8:	469e      	mov	lr, r3
 80063ba:	4770      	bx	lr

080063bc <_fini>:
 80063bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80063be:	46c0      	nop			; (mov r8, r8)
 80063c0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80063c2:	bc08      	pop	{r3}
 80063c4:	469e      	mov	lr, r3
 80063c6:	4770      	bx	lr
