#Build: Synplify Pro (R) Q-2020.03G-Beta1, Build 136R, May 11 2020
#install: D:\Gowin\Gowin_V1.9.6.02Beta\SynplifyPro
#OS: Windows 7 6.1
#Hostname: EYE-02

# Tue Sep 22 14:29:25 2020

#Implementation: rev_1


Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03G-Beta1
Install: D:\Gowin\Gowin_V1.9.6.02Beta\SynplifyPro
OS: Windows 6.1

Hostname: EYE-02

Implementation : rev_1
Synopsys HDL Compiler, Version comp202003syn, Build 137R, Built May 11 2020 09:06:37, @

@N|Running in 64-bit mode
###########################################################[

Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03G-Beta1
Install: D:\Gowin\Gowin_V1.9.6.02Beta\SynplifyPro
OS: Windows 6.1

Hostname: EYE-02

Implementation : rev_1
Synopsys Verilog Compiler, Version comp202003syn, Build 137R, Built May 11 2020 09:06:37, @

@N|Running in 64-bit mode
@N: CG1349 :	| Running Verilog Compiler in System Verilog mode

@N: CG1350 :	| Running Verilog Compiler in Multiple File Compilation Unit mode

@I::"D:\Gowin\Gowin_V1.9.6.02Beta\SynplifyPro\lib\generic\gw2a.v" (library work)
@I::"D:\Gowin\Gowin_V1.9.6.02Beta\SynplifyPro\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"D:\Gowin\Gowin_V1.9.6.02Beta\SynplifyPro\lib\vlog\umr_capim.v" (library snps_haps)
@I::"D:\Gowin\Gowin_V1.9.6.02Beta\SynplifyPro\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"D:\Gowin\Gowin_V1.9.6.02Beta\SynplifyPro\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_dvp_720_LVCMOS12\src\TMDS_PLL\TMDS_PLL.v" (library work)
@I::"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_dvp_720_LVCMOS12\src\bayer_to_rgb\bayer_rgb.v" (library work)
@I::"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_dvp_720_LVCMOS12\src\bayer_to_rgb\ram_line.v" (library work)
@I::"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_dvp_720_LVCMOS12\src\bayer_to_rgb\shift_line.v" (library work)
@I::"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_dvp_720_LVCMOS12\src\bayer_to_rgb\video_format_detect.v" (library work)
@I::"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_dvp_720_LVCMOS12\src\cmos_8_16bit.v" (library work)
@I::"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_dvp_720_LVCMOS12\src\ddr3_memory_interface\ddr3_memory_interface.v" (library work)
@W: CG1347 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_dvp_720_LVCMOS12\src\ddr3_memory_interface\ddr3_memory_interface.v":160:9:160:40|Duplicate defparam HWL found ! Previously declared here.
@W: CG1347 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_dvp_720_LVCMOS12\src\ddr3_memory_interface\ddr3_memory_interface.v":161:9:161:48|Duplicate defparam TCLK_SOURCE found ! Previously declared here.
@W: CG1347 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_dvp_720_LVCMOS12\src\ddr3_memory_interface\ddr3_memory_interface.v":162:9:162:46|Duplicate defparam TXCLK_POL found ! Previously declared here.
@W: CG1347 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_dvp_720_LVCMOS12\src\ddr3_memory_interface\ddr3_memory_interface.v":160:9:160:40|Duplicate defparam HWL found ! Previously declared here.
@W: CG1347 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_dvp_720_LVCMOS12\src\ddr3_memory_interface\ddr3_memory_interface.v":183:9:183:40|Duplicate defparam HWL found ! Previously declared here.
@W: CG1347 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_dvp_720_LVCMOS12\src\ddr3_memory_interface\ddr3_memory_interface.v":161:9:161:48|Duplicate defparam TCLK_SOURCE found ! Previously declared here.
@W: CG1347 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_dvp_720_LVCMOS12\src\ddr3_memory_interface\ddr3_memory_interface.v":184:9:184:48|Duplicate defparam TCLK_SOURCE found ! Previously declared here.
@W: CG1347 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_dvp_720_LVCMOS12\src\ddr3_memory_interface\ddr3_memory_interface.v":162:9:162:46|Duplicate defparam TXCLK_POL found ! Previously declared here.
@W: CG1347 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_dvp_720_LVCMOS12\src\ddr3_memory_interface\ddr3_memory_interface.v":185:9:185:46|Duplicate defparam TXCLK_POL found ! Previously declared here.
@W: CG1347 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_dvp_720_LVCMOS12\src\ddr3_memory_interface\ddr3_memory_interface.v":160:9:160:40|Duplicate defparam HWL found ! Previously declared here.
@W: CG1347 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_dvp_720_LVCMOS12\src\ddr3_memory_interface\ddr3_memory_interface.v":183:9:183:40|Duplicate defparam HWL found ! Previously declared here.
@W: CG1347 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_dvp_720_LVCMOS12\src\ddr3_memory_interface\ddr3_memory_interface.v":206:9:206:40|Duplicate defparam HWL found ! Previously declared here.
@W: CG1347 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_dvp_720_LVCMOS12\src\ddr3_memory_interface\ddr3_memory_interface.v":161:9:161:48|Duplicate defparam TCLK_SOURCE found ! Previously declared here.
@W: CG1347 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_dvp_720_LVCMOS12\src\ddr3_memory_interface\ddr3_memory_interface.v":184:9:184:48|Duplicate defparam TCLK_SOURCE found ! Previously declared here.
@W: CG1347 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_dvp_720_LVCMOS12\src\ddr3_memory_interface\ddr3_memory_interface.v":207:9:207:48|Duplicate defparam TCLK_SOURCE found ! Previously declared here.
@W: CG1347 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_dvp_720_LVCMOS12\src\ddr3_memory_interface\ddr3_memory_interface.v":162:9:162:46|Duplicate defparam TXCLK_POL found ! Previously declared here.
@W: CG1347 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_dvp_720_LVCMOS12\src\ddr3_memory_interface\ddr3_memory_interface.v":185:9:185:46|Duplicate defparam TXCLK_POL found ! Previously declared here.
@W: CG1347 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_dvp_720_LVCMOS12\src\ddr3_memory_interface\ddr3_memory_interface.v":208:9:208:46|Duplicate defparam TXCLK_POL found ! Previously declared here.
@W: CG1347 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_dvp_720_LVCMOS12\src\ddr3_memory_interface\ddr3_memory_interface.v":160:9:160:40|Duplicate defparam HWL found ! Previously declared here.
@W: CG1347 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_dvp_720_LVCMOS12\src\ddr3_memory_interface\ddr3_memory_interface.v":183:9:183:40|Duplicate defparam HWL found ! Previously declared here.
@W: CG1347 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_dvp_720_LVCMOS12\src\ddr3_memory_interface\ddr3_memory_interface.v":206:9:206:40|Duplicate defparam HWL found ! Previously declared here.
@W: CG1347 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_dvp_720_LVCMOS12\src\ddr3_memory_interface\ddr3_memory_interface.v":229:9:229:40|Duplicate defparam HWL found ! Previously declared here.
@W: CG1347 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_dvp_720_LVCMOS12\src\ddr3_memory_interface\ddr3_memory_interface.v":161:9:161:48|Duplicate defparam TCLK_SOURCE found ! Previously declared here.
@W: CG1347 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_dvp_720_LVCMOS12\src\ddr3_memory_interface\ddr3_memory_interface.v":184:9:184:48|Duplicate defparam TCLK_SOURCE found ! Previously declared here.
@W: CG1347 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_dvp_720_LVCMOS12\src\ddr3_memory_interface\ddr3_memory_interface.v":207:9:207:48|Duplicate defparam TCLK_SOURCE found ! Previously declared here.
@W: CG1347 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_dvp_720_LVCMOS12\src\ddr3_memory_interface\ddr3_memory_interface.v":230:9:230:48|Duplicate defparam TCLK_SOURCE found ! Previously declared here.
@W: CG1347 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_dvp_720_LVCMOS12\src\ddr3_memory_interface\ddr3_memory_interface.v":162:9:162:46|Duplicate defparam TXCLK_POL found ! Previously declared here.
@W: CG1347 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_dvp_720_LVCMOS12\src\ddr3_memory_interface\ddr3_memory_interface.v":185:9:185:46|Duplicate defparam TXCLK_POL found ! Previously declared here.
@W: CG1347 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_dvp_720_LVCMOS12\src\ddr3_memory_interface\ddr3_memory_interface.v":208:9:208:46|Duplicate defparam TXCLK_POL found ! Previously declared here.
@W: CG1347 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_dvp_720_LVCMOS12\src\ddr3_memory_interface\ddr3_memory_interface.v":231:9:231:46|Duplicate defparam TXCLK_POL found ! Previously declared here.
@W: CG1347 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_dvp_720_LVCMOS12\src\ddr3_memory_interface\ddr3_memory_interface.v":160:9:160:40|Duplicate defparam HWL found ! Previously declared here.
@W: CG1347 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_dvp_720_LVCMOS12\src\ddr3_memory_interface\ddr3_memory_interface.v":183:9:183:40|Duplicate defparam HWL found ! Previously declared here.
@W: CG1347 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_dvp_720_LVCMOS12\src\ddr3_memory_interface\ddr3_memory_interface.v":206:9:206:40|Duplicate defparam HWL found ! Previously declared here.
@W: CG1347 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_dvp_720_LVCMOS12\src\ddr3_memory_interface\ddr3_memory_interface.v":229:9:229:40|Duplicate defparam HWL found ! Previously declared here.
@W: CG1347 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_dvp_720_LVCMOS12\src\ddr3_memory_interface\ddr3_memory_interface.v":252:9:252:40|Duplicate defparam HWL found ! Previously declared here.
@W: CG1347 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_dvp_720_LVCMOS12\src\ddr3_memory_interface\ddr3_memory_interface.v":161:9:161:48|Duplicate defparam TCLK_SOURCE found ! Previously declared here.
@W: CG1347 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_dvp_720_LVCMOS12\src\ddr3_memory_interface\ddr3_memory_interface.v":184:9:184:48|Duplicate defparam TCLK_SOURCE found ! Previously declared here.
@W: CG1347 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_dvp_720_LVCMOS12\src\ddr3_memory_interface\ddr3_memory_interface.v":207:9:207:48|Duplicate defparam TCLK_SOURCE found ! Previously declared here.
@W: CG1347 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_dvp_720_LVCMOS12\src\ddr3_memory_interface\ddr3_memory_interface.v":230:9:230:48|Duplicate defparam TCLK_SOURCE found ! Previously declared here.
@W: CG1347 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_dvp_720_LVCMOS12\src\ddr3_memory_interface\ddr3_memory_interface.v":253:9:253:48|Duplicate defparam TCLK_SOURCE found ! Previously declared here.
@W: CG1347 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_dvp_720_LVCMOS12\src\ddr3_memory_interface\ddr3_memory_interface.v":162:9:162:46|Duplicate defparam TXCLK_POL found ! Previously declared here.
@W: CG1347 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_dvp_720_LVCMOS12\src\ddr3_memory_interface\ddr3_memory_interface.v":185:9:185:46|Duplicate defparam TXCLK_POL found ! Previously declared here.
@W: CG1347 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_dvp_720_LVCMOS12\src\ddr3_memory_interface\ddr3_memory_interface.v":208:9:208:46|Duplicate defparam TXCLK_POL found ! Previously declared here.
@W: CG1347 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_dvp_720_LVCMOS12\src\ddr3_memory_interface\ddr3_memory_interface.v":231:9:231:46|Duplicate defparam TXCLK_POL found ! Previously declared here.
@W: CG1347 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_dvp_720_LVCMOS12\src\ddr3_memory_interface\ddr3_memory_interface.v":254:9:254:46|Duplicate defparam TXCLK_POL found ! Previously declared here.
@W: CG1347 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_dvp_720_LVCMOS12\src\ddr3_memory_interface\ddr3_memory_interface.v":160:9:160:40|Duplicate defparam HWL found ! Previously declared here.
@W: CG1347 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_dvp_720_LVCMOS12\src\ddr3_memory_interface\ddr3_memory_interface.v":183:9:183:40|Duplicate defparam HWL found ! Previously declared here.
@W: CG1347 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_dvp_720_LVCMOS12\src\ddr3_memory_interface\ddr3_memory_interface.v":206:9:206:40|Duplicate defparam HWL found ! Previously declared here.
@W: CG1347 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_dvp_720_LVCMOS12\src\ddr3_memory_interface\ddr3_memory_interface.v":229:9:229:40|Duplicate defparam HWL found ! Previously declared here.
@W: CG1347 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_dvp_720_LVCMOS12\src\ddr3_memory_interface\ddr3_memory_interface.v":252:9:252:40|Duplicate defparam HWL found ! Previously declared here.
@W: CG1347 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_dvp_720_LVCMOS12\src\ddr3_memory_interface\ddr3_memory_interface.v":275:9:275:40|Duplicate defparam HWL found ! Previously declared here.
@W: CG1347 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_dvp_720_LVCMOS12\src\ddr3_memory_interface\ddr3_memory_interface.v":161:9:161:48|Duplicate defparam TCLK_SOURCE found ! Previously declared here.
@W: CG1347 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_dvp_720_LVCMOS12\src\ddr3_memory_interface\ddr3_memory_interface.v":184:9:184:48|Duplicate defparam TCLK_SOURCE found ! Previously declared here.
@W: CG1347 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_dvp_720_LVCMOS12\src\ddr3_memory_interface\ddr3_memory_interface.v":207:9:207:48|Duplicate defparam TCLK_SOURCE found ! Previously declared here.
@W: CG1347 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_dvp_720_LVCMOS12\src\ddr3_memory_interface\ddr3_memory_interface.v":230:9:230:48|Duplicate defparam TCLK_SOURCE found ! Previously declared here.
@W: CG1347 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_dvp_720_LVCMOS12\src\ddr3_memory_interface\ddr3_memory_interface.v":253:9:253:48|Duplicate defparam TCLK_SOURCE found ! Previously declared here.
@W: CG1347 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_dvp_720_LVCMOS12\src\ddr3_memory_interface\ddr3_memory_interface.v":276:9:276:48|Duplicate defparam TCLK_SOURCE found ! Previously declared here.
@W: CG1347 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_dvp_720_LVCMOS12\src\ddr3_memory_interface\ddr3_memory_interface.v":162:9:162:46|Duplicate defparam TXCLK_POL found ! Previously declared here.
@W: CG1347 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_dvp_720_LVCMOS12\src\ddr3_memory_interface\ddr3_memory_interface.v":185:9:185:46|Duplicate defparam TXCLK_POL found ! Previously declared here.
@W: CG1347 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_dvp_720_LVCMOS12\src\ddr3_memory_interface\ddr3_memory_interface.v":208:9:208:46|Duplicate defparam TXCLK_POL found ! Previously declared here.
@W: CG1347 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_dvp_720_LVCMOS12\src\ddr3_memory_interface\ddr3_memory_interface.v":231:9:231:46|Duplicate defparam TXCLK_POL found ! Previously declared here.
@W: CG1347 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_dvp_720_LVCMOS12\src\ddr3_memory_interface\ddr3_memory_interface.v":254:9:254:46|Duplicate defparam TXCLK_POL found ! Previously declared here.
@W: CG1347 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_dvp_720_LVCMOS12\src\ddr3_memory_interface\ddr3_memory_interface.v":277:9:277:46|Duplicate defparam TXCLK_POL found ! Previously declared here.
@W: CG1347 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_dvp_720_LVCMOS12\src\ddr3_memory_interface\ddr3_memory_interface.v":160:9:160:40|Duplicate defparam HWL found ! Previously declared here.
@W: CG1347 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_dvp_720_LVCMOS12\src\ddr3_memory_interface\ddr3_memory_interface.v":183:9:183:40|Duplicate defparam HWL found ! Previously declared here.
@W: CG1347 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_dvp_720_LVCMOS12\src\ddr3_memory_interface\ddr3_memory_interface.v":206:9:206:40|Duplicate defparam HWL found ! Previously declared here.
@W: CG1347 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_dvp_720_LVCMOS12\src\ddr3_memory_interface\ddr3_memory_interface.v":229:9:229:40|Duplicate defparam HWL found ! Previously declared here.
@W: CG1347 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_dvp_720_LVCMOS12\src\ddr3_memory_interface\ddr3_memory_interface.v":252:9:252:40|Duplicate defparam HWL found ! Previously declared here.
@W: CG1347 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_dvp_720_LVCMOS12\src\ddr3_memory_interface\ddr3_memory_interface.v":275:9:275:40|Duplicate defparam HWL found ! Previously declared here.
@W: CG1347 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_dvp_720_LVCMOS12\src\ddr3_memory_interface\ddr3_memory_interface.v":298:9:298:40|Duplicate defparam HWL found ! Previously declared here.
@W: CG1347 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_dvp_720_LVCMOS12\src\ddr3_memory_interface\ddr3_memory_interface.v":161:9:161:48|Duplicate defparam TCLK_SOURCE found ! Previously declared here.
@W: CG1347 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_dvp_720_LVCMOS12\src\ddr3_memory_interface\ddr3_memory_interface.v":184:9:184:48|Duplicate defparam TCLK_SOURCE found ! Previously declared here.
@W: CG1347 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_dvp_720_LVCMOS12\src\ddr3_memory_interface\ddr3_memory_interface.v":207:9:207:48|Duplicate defparam TCLK_SOURCE found ! Previously declared here.
@W: CG1347 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_dvp_720_LVCMOS12\src\ddr3_memory_interface\ddr3_memory_interface.v":230:9:230:48|Duplicate defparam TCLK_SOURCE found ! Previously declared here.
@W: CG1347 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_dvp_720_LVCMOS12\src\ddr3_memory_interface\ddr3_memory_interface.v":253:9:253:48|Duplicate defparam TCLK_SOURCE found ! Previously declared here.
@W: CG1347 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_dvp_720_LVCMOS12\src\ddr3_memory_interface\ddr3_memory_interface.v":276:9:276:48|Duplicate defparam TCLK_SOURCE found ! Previously declared here.
@W: CG1347 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_dvp_720_LVCMOS12\src\ddr3_memory_interface\ddr3_memory_interface.v":299:9:299:48|Duplicate defparam TCLK_SOURCE found ! Previously declared here.
@W: CG1347 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_dvp_720_LVCMOS12\src\ddr3_memory_interface\ddr3_memory_interface.v":162:9:162:46|Duplicate defparam TXCLK_POL found ! Previously declared here.
@W: CG1347 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_dvp_720_LVCMOS12\src\ddr3_memory_interface\ddr3_memory_interface.v":185:9:185:46|Duplicate defparam TXCLK_POL found ! Previously declared here.
@W: CG1347 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_dvp_720_LVCMOS12\src\ddr3_memory_interface\ddr3_memory_interface.v":208:9:208:46|Duplicate defparam TXCLK_POL found ! Previously declared here.
@W: CG1347 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_dvp_720_LVCMOS12\src\ddr3_memory_interface\ddr3_memory_interface.v":231:9:231:46|Duplicate defparam TXCLK_POL found ! Previously declared here.
@W: CG1347 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_dvp_720_LVCMOS12\src\ddr3_memory_interface\ddr3_memory_interface.v":254:9:254:46|Duplicate defparam TXCLK_POL found ! Previously declared here.
@W: CG1347 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_dvp_720_LVCMOS12\src\ddr3_memory_interface\ddr3_memory_interface.v":277:9:277:46|Duplicate defparam TXCLK_POL found ! Previously declared here.
@W: CG1347 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_dvp_720_LVCMOS12\src\ddr3_memory_interface\ddr3_memory_interface.v":300:9:300:46|Duplicate defparam TXCLK_POL found ! Previously declared here.
@W: CG1347 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_dvp_720_LVCMOS12\src\ddr3_memory_interface\ddr3_memory_interface.v":160:9:160:40|Duplicate defparam HWL found ! Previously declared here.
@W: CG1347 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_dvp_720_LVCMOS12\src\ddr3_memory_interface\ddr3_memory_interface.v":183:9:183:40|Duplicate defparam HWL found ! Previously declared here.
@W: CG1347 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_dvp_720_LVCMOS12\src\ddr3_memory_interface\ddr3_memory_interface.v":206:9:206:40|Duplicate defparam HWL found ! Previously declared here.
@W: CG1347 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_dvp_720_LVCMOS12\src\ddr3_memory_interface\ddr3_memory_interface.v":229:9:229:40|Duplicate defparam HWL found ! Previously declared here.
@W: CG1347 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_dvp_720_LVCMOS12\src\ddr3_memory_interface\ddr3_memory_interface.v":252:9:252:40|Duplicate defparam HWL found ! Previously declared here.
@W: CG1347 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_dvp_720_LVCMOS12\src\ddr3_memory_interface\ddr3_memory_interface.v":275:9:275:40|Duplicate defparam HWL found ! Previously declared here.
@W: CG1347 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_dvp_720_LVCMOS12\src\ddr3_memory_interface\ddr3_memory_interface.v":298:9:298:40|Duplicate defparam HWL found ! Previously declared here.
@W: CG1347 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_dvp_720_LVCMOS12\src\ddr3_memory_interface\ddr3_memory_interface.v":321:9:321:40|Duplicate defparam HWL found ! Previously declared here.
@W: CG1347 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_dvp_720_LVCMOS12\src\ddr3_memory_interface\ddr3_memory_interface.v":161:9:161:48|Duplicate defparam TCLK_SOURCE found ! Previously declared here.
@W: CG1347 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_dvp_720_LVCMOS12\src\ddr3_memory_interface\ddr3_memory_interface.v":184:9:184:48|Duplicate defparam TCLK_SOURCE found ! Previously declared here.
@W: CG1347 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_dvp_720_LVCMOS12\src\ddr3_memory_interface\ddr3_memory_interface.v":207:9:207:48|Duplicate defparam TCLK_SOURCE found ! Previously declared here.
@W: CG1347 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_dvp_720_LVCMOS12\src\ddr3_memory_interface\ddr3_memory_interface.v":230:9:230:48|Duplicate defparam TCLK_SOURCE found ! Previously declared here.
@W: CG1347 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_dvp_720_LVCMOS12\src\ddr3_memory_interface\ddr3_memory_interface.v":253:9:253:48|Duplicate defparam TCLK_SOURCE found ! Previously declared here.
@W: CG1347 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_dvp_720_LVCMOS12\src\ddr3_memory_interface\ddr3_memory_interface.v":276:9:276:48|Duplicate defparam TCLK_SOURCE found ! Previously declared here.
@W: CG1347 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_dvp_720_LVCMOS12\src\ddr3_memory_interface\ddr3_memory_interface.v":299:9:299:48|Duplicate defparam TCLK_SOURCE found ! Previously declared here.
@W: CG1347 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_dvp_720_LVCMOS12\src\ddr3_memory_interface\ddr3_memory_interface.v":322:9:322:48|Duplicate defparam TCLK_SOURCE found ! Previously declared here.

Only the first 100 messages of id 'CG1347' are reported. To see all messages use 'report_messages -log J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_dvp_720_LVCMOS12\impl\synthesize\rev_1\synlog\dk_video_compiler.srr -id CG1347' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {CG1347} -count unlimited' in the Tcl shell.
@I::"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_dvp_720_LVCMOS12\src\dvi_tx_top\dvi_tx_defines.v" (library work)
@I::"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_dvp_720_LVCMOS12\src\dvi_tx_top\dvi_tx_top.v" (library work)
@I::"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_dvp_720_LVCMOS12\src\dvi_tx_top\rgb2dvi.v" (library work)
@I::"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_dvp_720_LVCMOS12\src\frame_buffer\fifo\fifo_dma_read_128_16.v" (library work)
@I::"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_dvp_720_LVCMOS12\src\frame_buffer\fifo\fifo_dma_write_16_128.v" (library work)
@I::"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_dvp_720_LVCMOS12\src\frame_buffer\vfb_defines.v" (library work)
@I::"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_dvp_720_LVCMOS12\src\frame_buffer\vfb_top.v" (library work)
@I::"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_dvp_720_LVCMOS12\src\frame_buffer\vfb_wrapper.vp" (library work)
@I::"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_dvp_720_LVCMOS12\src\gowin_pll\pix_pll.v" (library work)
@I::"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_dvp_720_LVCMOS12\src\i2c_com.v" (library work)
@I::"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_dvp_720_LVCMOS12\src\i2c_master\i2c_master.v" (library work)
@I::"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_dvp_720_LVCMOS12\src\key_debounceN.v" (library work)
@I::"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_dvp_720_LVCMOS12\src\mipi_csi\CSI2RAW8.v" (library work)
@I::"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_dvp_720_LVCMOS12\src\mipi_csi\DPHY_RX_TOP\DPHY_RX_TOP.v" (library work)
@I::"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_dvp_720_LVCMOS12\src\mipi_csi\control_capture_lane2.v" (library work)
@I::"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_dvp_720_LVCMOS12\src\mipi_csi\fifo_top\fifo16b_8b.v" (library work)
@I::"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_dvp_720_LVCMOS12\src\mipi_csi\pll_8bit_2lane.v" (library work)
@I::"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_dvp_720_LVCMOS12\src\mipi_csi\raw8_lane2.v" (library work)
@I::"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_dvp_720_LVCMOS12\src\ov5647_init\I2C_Interface.v" (library work)
@I::"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_dvp_720_LVCMOS12\src\ov5647_init\OV5647_Controller.v" (library work)
@I::"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_dvp_720_LVCMOS12\src\ov5647_init\OV5647_Registers.v" (library work)
@I::"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_dvp_720_LVCMOS12\src\power_on_delay.v" (library work)
@W: CG289 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_dvp_720_LVCMOS12\src\power_on_delay.v":27:15:27:23|Specified digits overflow the number's size
@I::"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_dvp_720_LVCMOS12\src\reg_config.v" (library work)
@I::"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_dvp_720_LVCMOS12\src\syn_code\syn_gen.v" (library work)
@I::"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_dvp_720_LVCMOS12\src\testpattern.v" (library work)
@I::"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_dvp_720_LVCMOS12\src\video_top.v" (library work)
Verilog syntax check successful!
File J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_dvp_720_LVCMOS12\src\video_top.v changed - recompiling
Selecting top level module video_top
@N: CG364 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_dvp_720_LVCMOS12\src\key_debounceN.v":35:7:35:19|Synthesizing module key_debounceN in library work.

	DEBCNT1=32'b00000010111110101111000010000000
	DEBCNT2=32'b00001011111010111100001000000000
   Generated name = key_debounceN_50000000_200000000
@N: CG179 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_dvp_720_LVCMOS12\src\key_debounceN.v":77:15:77:17|Removing redundant assignment.
@N: CG179 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_dvp_720_LVCMOS12\src\key_debounceN.v":92:22:92:31|Removing redundant assignment.
@N: CG179 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_dvp_720_LVCMOS12\src\key_debounceN.v":104:22:104:31|Removing redundant assignment.
Running optimization stage 1 on key_debounceN_50000000_200000000 .......
@N: CG364 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_dvp_720_LVCMOS12\src\key_debounceN.v":35:7:35:19|Synthesizing module key_debounceN in library work.

	DEBCNT1=32'b00000010111110101111000010000000
	DEBCNT2=32'b00000101111101011110000100000000
   Generated name = key_debounceN_50000000_100000000
Running optimization stage 1 on key_debounceN_50000000_100000000 .......
@N: CG364 :"D:\Gowin\Gowin_V1.9.6.02Beta\SynplifyPro\lib\generic\gw2a.v":2339:7:2339:9|Synthesizing module PLL in library work.
Running optimization stage 1 on PLL .......
@N: CG364 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_dvp_720_LVCMOS12\src\gowin_pll\pix_pll.v":8:7:8:13|Synthesizing module pix_pll in library work.
Running optimization stage 1 on pix_pll .......
@N: CG364 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_dvp_720_LVCMOS12\src\testpattern.v":19:7:19:17|Synthesizing module testpattern in library work.
@N: CG179 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_dvp_720_LVCMOS12\src\testpattern.v":132:13:132:17|Removing redundant assignment.
@N: CG179 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_dvp_720_LVCMOS12\src\testpattern.v":201:13:201:19|Removing redundant assignment.
@N: CG179 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_dvp_720_LVCMOS12\src\testpattern.v":213:13:213:19|Removing redundant assignment.
@N: CG179 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_dvp_720_LVCMOS12\src\testpattern.v":228:20:228:33|Removing redundant assignment.
@N: CG179 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_dvp_720_LVCMOS12\src\testpattern.v":250:15:250:23|Removing redundant assignment.
@N: CG179 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_dvp_720_LVCMOS12\src\testpattern.v":347:16:347:25|Removing redundant assignment.
@N: CG179 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_dvp_720_LVCMOS12\src\testpattern.v":380:16:380:25|Removing redundant assignment.
@N: CG179 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_dvp_720_LVCMOS12\src\testpattern.v":418:15:418:23|Removing redundant assignment.
Running optimization stage 1 on testpattern .......
@W: CL265 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_dvp_720_LVCMOS12\src\testpattern.v":154:0:154:5|Removing unused bit 4 of Pout_hs_dn[4:0]. Either assign all bits or reduce the width of the signal.
@W: CL265 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_dvp_720_LVCMOS12\src\testpattern.v":154:0:154:5|Removing unused bit 4 of Pout_vs_dn[4:0]. Either assign all bits or reduce the width of the signal.
@W: CL190 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_dvp_720_LVCMOS12\src\testpattern.v":297:0:297:5|Optimizing register bit Net_grid[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_dvp_720_LVCMOS12\src\testpattern.v":297:0:297:5|Optimizing register bit Net_grid[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_dvp_720_LVCMOS12\src\testpattern.v":297:0:297:5|Optimizing register bit Net_grid[10] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_dvp_720_LVCMOS12\src\testpattern.v":297:0:297:5|Optimizing register bit Net_grid[11] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_dvp_720_LVCMOS12\src\testpattern.v":297:0:297:5|Optimizing register bit Net_grid[12] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_dvp_720_LVCMOS12\src\testpattern.v":297:0:297:5|Optimizing register bit Net_grid[13] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_dvp_720_LVCMOS12\src\testpattern.v":297:0:297:5|Optimizing register bit Net_grid[14] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_dvp_720_LVCMOS12\src\testpattern.v":297:0:297:5|Optimizing register bit Net_grid[15] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_dvp_720_LVCMOS12\src\testpattern.v":297:0:297:5|Optimizing register bit Net_grid[16] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_dvp_720_LVCMOS12\src\testpattern.v":297:0:297:5|Optimizing register bit Net_grid[17] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_dvp_720_LVCMOS12\src\testpattern.v":297:0:297:5|Optimizing register bit Net_grid[18] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_dvp_720_LVCMOS12\src\testpattern.v":297:0:297:5|Optimizing register bit Net_grid[19] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_dvp_720_LVCMOS12\src\testpattern.v":297:0:297:5|Optimizing register bit Net_grid[20] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_dvp_720_LVCMOS12\src\testpattern.v":297:0:297:5|Optimizing register bit Net_grid[21] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_dvp_720_LVCMOS12\src\testpattern.v":297:0:297:5|Optimizing register bit Net_grid[22] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_dvp_720_LVCMOS12\src\testpattern.v":297:0:297:5|Optimizing register bit Net_grid[23] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_dvp_720_LVCMOS12\src\testpattern.v":297:0:297:5|Pruning register bits 23 to 8 of Net_grid[23:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CG364 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_dvp_720_LVCMOS12\src\power_on_delay.v":2:7:2:20|Synthesizing module power_on_delay in library work.
Running optimization stage 1 on power_on_delay .......
@W: CL169 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_dvp_720_LVCMOS12\src\power_on_delay.v":21:0:21:5|Pruning unused register cnt1[18:0]. Make sure that there are no unused intermediate registers.
@N: CG364 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_dvp_720_LVCMOS12\src\i2c_com.v":2:7:2:13|Synthesizing module i2c_com in library work.
Running optimization stage 1 on i2c_com .......
@N: CG364 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_dvp_720_LVCMOS12\src\reg_config.v":2:8:2:17|Synthesizing module reg_config in library work.
Running optimization stage 1 on reg_config .......
@A: CL282 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_dvp_720_LVCMOS12\src\reg_config.v":50:0:50:5|Feedback mux created for signal i2c_data[31:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@N: CL189 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_dvp_720_LVCMOS12\src\reg_config.v":50:0:50:5|Register bit i2c_data[14] is always 0.
@N: CL189 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_dvp_720_LVCMOS12\src\reg_config.v":50:0:50:5|Register bit i2c_data[23] is always 0.
@N: CL189 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_dvp_720_LVCMOS12\src\reg_config.v":50:0:50:5|Register bit i2c_data[24] is always 0.
@N: CL189 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_dvp_720_LVCMOS12\src\reg_config.v":50:0:50:5|Register bit i2c_data[25] is always 0.
@N: CL189 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_dvp_720_LVCMOS12\src\reg_config.v":50:0:50:5|Register bit i2c_data[26] is always 0.
@N: CL189 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_dvp_720_LVCMOS12\src\reg_config.v":50:0:50:5|Register bit i2c_data[27] is always 1.
@N: CL189 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_dvp_720_LVCMOS12\src\reg_config.v":50:0:50:5|Register bit i2c_data[28] is always 1.
@N: CL189 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_dvp_720_LVCMOS12\src\reg_config.v":50:0:50:5|Register bit i2c_data[29] is always 1.
@N: CL189 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_dvp_720_LVCMOS12\src\reg_config.v":50:0:50:5|Register bit i2c_data[30] is always 1.
@N: CL189 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_dvp_720_LVCMOS12\src\reg_config.v":50:0:50:5|Register bit i2c_data[31] is always 0.
@W: CL279 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_dvp_720_LVCMOS12\src\reg_config.v":50:0:50:5|Pruning register bits 31 to 23 of i2c_data[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL260 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_dvp_720_LVCMOS12\src\reg_config.v":50:0:50:5|Pruning register bit 14 of i2c_data[31:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CG364 :"D:\Gowin\Gowin_V1.9.6.02Beta\SynplifyPro\lib\generic\gw2a.v":2481:7:2481:12|Synthesizing module CLKDIV in library work.
Running optimization stage 1 on CLKDIV .......
@N: CG364 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_dvp_720_LVCMOS12\src\cmos_8_16bit.v":1:7:1:18|Synthesizing module cmos_8_16bit in library work.
@N: CG179 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_dvp_720_LVCMOS12\src\cmos_8_16bit.v":17:16:17:20|Removing redundant assignment.
Running optimization stage 1 on cmos_8_16bit .......
@W: CL169 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_dvp_720_LVCMOS12\src\cmos_8_16bit.v":41:0:41:5|Pruning unused register de_i_d0. Make sure that there are no unused intermediate registers.
@W: CL169 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_dvp_720_LVCMOS12\src\cmos_8_16bit.v":41:0:41:5|Pruning unused register pdata_i_d1[7:0]. Make sure that there are no unused intermediate registers.
Running optimization stage 1 on GSR .......
Running optimization stage 1 on INV .......
Running optimization stage 1 on LUT4 .......
Running optimization stage 1 on LUT3 .......
Running optimization stage 1 on LUT2 .......
Running optimization stage 1 on MUX2_LUT5 .......
Running optimization stage 1 on MUX2_LUT6 .......
Running optimization stage 1 on DFFP .......
Running optimization stage 1 on DFFC .......
Running optimization stage 1 on DFFCE .......
Running optimization stage 1 on DFFNP .......
Running optimization stage 1 on SDP .......
Running optimization stage 1 on ALU .......
Running optimization stage 1 on GND .......
Running optimization stage 1 on VCC .......
Running optimization stage 1 on \~fifo.fifo_dma_write_16_128_  .......
Running optimization stage 1 on fifo_dma_write_16_128 .......
Running optimization stage 1 on dma_write_ctrl_1024s_28s_128s_16s_16s_64s_64s_6s_8s .......
Running optimization stage 1 on SDPX9 .......
Running optimization stage 1 on \~fifo.fifo_dma_read_128_16_  .......
Running optimization stage 1 on fifo_dma_read_128_16 .......
Running optimization stage 1 on dma_read_ctrl_1024s_28s_128s_16s_16s_64s_128s_6s_8s .......
Running optimization stage 1 on dma_frame_ctrl_8388608_28s .......
Running optimization stage 1 on dma_frame_buffer_8388608_1024s_1024s_28s_128s_16s_16s .......
Running optimization stage 1 on dma_bus_arbiter_28s_128s_1_2_4_8 .......
Running optimization stage 1 on vfb_wrapper_8388608_1024s_1024s_28s_128s_16s_16s .......
@N: CG364 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_dvp_720_LVCMOS12\src\frame_buffer\vfb_top.v":26:7:26:13|Synthesizing module vfb_top in library work.

	IMAGE_SIZE=28'b0000100000000000000000000000
	BURST_WRITE_LENGTH=32'b00000000000000000000010000000000
	BURST_READ_LENGTH=32'b00000000000000000000010000000000
	ADDR_WIDTH=32'b00000000000000000000000000011100
	DATA_WIDTH=32'b00000000000000000000000010000000
	DQ_WIDTH=32'b00000000000000000000000000010000
	VIDEO_WIDTH=32'b00000000000000000000000000010000
   Generated name = vfb_top_8388608_1024s_1024s_28s_128s_16s_16s
Running optimization stage 1 on vfb_top_8388608_1024s_1024s_28s_128s_16s_16s .......
Running optimization stage 1 on DHCEN .......
Running optimization stage 1 on ELVDS_IOBUF .......
Running optimization stage 1 on IOBUF .......
Running optimization stage 1 on TBUF .......
Running optimization stage 1 on ELVDS_OBUF .......
Running optimization stage 1 on OBUF .......
Running optimization stage 1 on IODELAY .......
Running optimization stage 1 on DLL .......
Running optimization stage 1 on DFFR .......
Running optimization stage 1 on OSER8_MEM .......
Running optimization stage 1 on IDES8_MEM .......
Running optimization stage 1 on DQS .......
Running optimization stage 1 on \~ddr_phy_data_io.DDR3_Memory_Interface_Top  .......
Running optimization stage 1 on DFFRE .......
Running optimization stage 1 on DFFSE .......
Running optimization stage 1 on DFFE .......
Running optimization stage 1 on SDPX9B .......
Running optimization stage 1 on \~OUT_FIFO.DDR3_Memory_Interface_Top  .......
Running optimization stage 1 on \~IN_FIFO.DDR3_Memory_Interface_Top  .......
Running optimization stage 1 on \~ddr_phy_data_lane.DDR3_Memory_Interface_Top  .......
Running optimization stage 1 on \~ddr_phy_data_io.DDR3_Memory_Interface_Top_0  .......
Running optimization stage 1 on RAM16SDP4 .......
Running optimization stage 1 on \~OUT_FIFO.DDR3_Memory_Interface_Top_0  .......
Running optimization stage 1 on \~IN_FIFO.DDR3_Memory_Interface_Top_0  .......
Running optimization stage 1 on \~ddr_phy_data_lane.DDR3_Memory_Interface_Top_0  .......
Running optimization stage 1 on DFF .......
Running optimization stage 1 on DFFS .......
Running optimization stage 1 on OSER8 .......
Running optimization stage 1 on \~ddr_phy_cmd_io.DDR3_Memory_Interface_Top  .......
Running optimization stage 1 on RAM16SDP2 .......
Running optimization stage 1 on \~CMD_FIFO.DDR3_Memory_Interface_Top  .......
Running optimization stage 1 on \~ddr_phy_cmd_lane.DDR3_Memory_Interface_Top  .......
Running optimization stage 1 on \~fifo_ctrl.DDR3_Memory_Interface_Top  .......
Running optimization stage 1 on DL .......
Running optimization stage 1 on \~ddr_memmem_sync.DDR3_Memory_Interface_Top  .......
Running optimization stage 1 on \~ddr_phy_wd.DDR3_Memory_Interface_Top  .......
Running optimization stage 1 on DFFPE .......
Running optimization stage 1 on \~ddr_init.DDR3_Memory_Interface_Top  .......
Running optimization stage 1 on \~ddr_phy_top.DDR3_Memory_Interface_Top  .......
Running optimization stage 1 on \~gwmc_cmd_buffer.DDR3_Memory_Interface_Top  .......
Running optimization stage 1 on \~gwmc_bank_ctrl.DDR3_Memory_Interface_Top  .......
Running optimization stage 1 on \~gwmc_timing_ctrl.DDR3_Memory_Interface_Top  .......
Running optimization stage 1 on \~fifo_sc.DDR3_Memory_Interface_Top  .......
Running optimization stage 1 on \~gwmc_wr_data.DDR3_Memory_Interface_Top  .......
Running optimization stage 1 on \~gwmc_rd_data.DDR3_Memory_Interface_Top  .......
Running optimization stage 1 on \~gwmc_rank_ctrl.DDR3_Memory_Interface_Top  .......
Running optimization stage 1 on \~gwmc_top.DDR3_Memory_Interface_Top  .......
Running optimization stage 1 on \~gw3_phy_mc.DDR3_Memory_Interface_Top  .......
@N: CG364 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_dvp_720_LVCMOS12\src\ddr3_memory_interface\ddr3_memory_interface.v":30254:8:30254:32|Synthesizing module DDR3_Memory_Interface_Top in library work.
Running optimization stage 1 on DDR3_Memory_Interface_Top .......
@W: CL168 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_dvp_720_LVCMOS12\src\ddr3_memory_interface\ddr3_memory_interface.v":30386:6:30386:11|Removing instance GND_cZ because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@N: CG364 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_dvp_720_LVCMOS12\src\syn_code\syn_gen.v":13:7:13:13|Synthesizing module syn_gen in library work.
@N: CG179 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_dvp_720_LVCMOS12\src\syn_code\syn_gen.v":66:13:66:17|Removing redundant assignment.
Running optimization stage 1 on syn_gen .......
@N: CG364 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_dvp_720_LVCMOS12\src\TMDS_PLL\TMDS_PLL.v":8:7:8:14|Synthesizing module TMDS_PLL in library work.
Running optimization stage 1 on TMDS_PLL .......
@N: CG364 :"D:\Gowin\Gowin_V1.9.6.02Beta\SynplifyPro\lib\generic\gw2a.v":2423:7:2423:16|Synthesizing module TLVDS_OBUF in library work.
Running optimization stage 1 on TLVDS_OBUF .......
@N: CG364 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_dvp_720_LVCMOS12\src\dvi_tx_top\rgb2dvi.v":273:7:273:15|Synthesizing module TMDS8b10b in library work.
Running optimization stage 1 on TMDS8b10b .......
@N: CG364 :"D:\Gowin\Gowin_V1.9.6.02Beta\SynplifyPro\lib\generic\gw2a.v":550:7:550:12|Synthesizing module OSER10 in library work.
Running optimization stage 1 on OSER10 .......
@N: CG364 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_dvp_720_LVCMOS12\src\dvi_tx_top\rgb2dvi.v":31:7:31:13|Synthesizing module rgb2dvi in library work.
Running optimization stage 1 on rgb2dvi .......
@N: CG364 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_dvp_720_LVCMOS12\src\dvi_tx_top\dvi_tx_top.v":24:7:24:16|Synthesizing module DVI_TX_Top in library work.
Running optimization stage 1 on DVI_TX_Top .......
@N: CG364 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_dvp_720_LVCMOS12\src\video_top.v":26:7:26:15|Synthesizing module video_top in library work.
@W: CG781 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_dvp_720_LVCMOS12\src\video_top.v":500:21:500:21|Input sr_req on instance DDR3_Memory_Interface_Top_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_dvp_720_LVCMOS12\src\video_top.v":501:21:501:21|Input ref_req on instance DDR3_Memory_Interface_Top_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG360 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_dvp_720_LVCMOS12\src\video_top.v":38:19:38:27|Removing wire cmos_xclk, as there is no assignment to it.
@W: CG360 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_dvp_720_LVCMOS12\src\video_top.v":117:12:117:18|Removing wire csi_clk, as there is no assignment to it.
@W: CG360 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_dvp_720_LVCMOS12\src\video_top.v":118:12:118:17|Removing wire csi_vs, as there is no assignment to it.
@W: CG360 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_dvp_720_LVCMOS12\src\video_top.v":119:12:119:17|Removing wire csi_de, as there is no assignment to it.
@W: CG360 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_dvp_720_LVCMOS12\src\video_top.v":120:12:120:42|Removing wire csi_data, as there is no assignment to it.
@W: CG360 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_dvp_720_LVCMOS12\src\video_top.v":123:12:123:17|Removing wire vs_rgb, as there is no assignment to it.
@W: CG360 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_dvp_720_LVCMOS12\src\video_top.v":124:12:124:17|Removing wire hs_rgb, as there is no assignment to it.
@W: CG360 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_dvp_720_LVCMOS12\src\video_top.v":125:12:125:17|Removing wire de_rgb, as there is no assignment to it.
@W: CG360 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_dvp_720_LVCMOS12\src\video_top.v":126:12:126:21|Removing wire data_rgb_r, as there is no assignment to it.
@W: CG360 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_dvp_720_LVCMOS12\src\video_top.v":127:12:127:21|Removing wire data_rgb_g, as there is no assignment to it.
@W: CG360 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_dvp_720_LVCMOS12\src\video_top.v":128:12:128:21|Removing wire data_rgb_b, as there is no assignment to it.
@W: CG360 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_dvp_720_LVCMOS12\src\video_top.v":131:13:131:22|Removing wire vd_2fp_clk, as there is no assignment to it.
@W: CG360 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_dvp_720_LVCMOS12\src\video_top.v":132:13:132:21|Removing wire vd_2fp_vs, as there is no assignment to it.
@W: CG360 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_dvp_720_LVCMOS12\src\video_top.v":133:13:133:21|Removing wire vd_2fp_hs, as there is no assignment to it.
@W: CG360 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_dvp_720_LVCMOS12\src\video_top.v":134:13:134:21|Removing wire vd_2fp_de, as there is no assignment to it.
@W: CG360 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_dvp_720_LVCMOS12\src\video_top.v":135:13:135:23|Removing wire vd_2fp_data, as there is no assignment to it.
@W: CG360 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_dvp_720_LVCMOS12\src\video_top.v":138:13:138:19|Removing wire uni_clk, as there is no assignment to it.
@W: CG360 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_dvp_720_LVCMOS12\src\video_top.v":139:13:139:18|Removing wire uni_vs, as there is no assignment to it.
@W: CG360 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_dvp_720_LVCMOS12\src\video_top.v":140:13:140:18|Removing wire uni_hs, as there is no assignment to it.
@W: CG360 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_dvp_720_LVCMOS12\src\video_top.v":141:13:141:18|Removing wire uni_de, as there is no assignment to it.
@W: CG360 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_dvp_720_LVCMOS12\src\video_top.v":142:13:142:20|Removing wire uni_data, as there is no assignment to it.
@W: CG360 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_dvp_720_LVCMOS12\src\video_top.v":373:9:373:25|Removing wire Cmos1_Config_Done, as there is no assignment to it.
Running optimization stage 1 on video_top .......
@W: CL318 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_dvp_720_LVCMOS12\src\video_top.v":38:19:38:27|*Output cmos_xclk has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL168 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_dvp_720_LVCMOS12\src\video_top.v":259:13:259:28|Removing instance testpattern_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_dvp_720_LVCMOS12\src\video_top.v":247:8:247:19|Removing instance pix_pll_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL169 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_dvp_720_LVCMOS12\src\video_top.v":290:1:290:6|Pruning unused register cnt_vs[9:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_dvp_720_LVCMOS12\src\video_top.v":285:1:285:6|Pruning unused register vs_r. Make sure that there are no unused intermediate registers.
@W: CL271 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_dvp_720_LVCMOS12\src\video_top.v":557:0:557:5|Pruning unused bits 4 to 2 of Pout_de_dn[4:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
Running optimization stage 2 on video_top .......
@W: CL190 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_dvp_720_LVCMOS12\src\video_top.v":229:0:229:5|Optimizing register bit run_cnt[26] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_dvp_720_LVCMOS12\src\video_top.v":229:0:229:5|Optimizing register bit run_cnt[27] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_dvp_720_LVCMOS12\src\video_top.v":229:0:229:5|Optimizing register bit run_cnt[28] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_dvp_720_LVCMOS12\src\video_top.v":229:0:229:5|Optimizing register bit run_cnt[29] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_dvp_720_LVCMOS12\src\video_top.v":229:0:229:5|Optimizing register bit run_cnt[30] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_dvp_720_LVCMOS12\src\video_top.v":229:0:229:5|Optimizing register bit run_cnt[31] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_dvp_720_LVCMOS12\src\video_top.v":229:0:229:5|Pruning register bits 31 to 26 of run_cnt[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL159 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_dvp_720_LVCMOS12\src\video_top.v":31:19:31:23|Input I_sw1 is unused.
Running optimization stage 2 on DVI_TX_Top .......
Running optimization stage 2 on rgb2dvi .......
Running optimization stage 2 on OSER10 .......
Running optimization stage 2 on TMDS8b10b .......
@W: CL190 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_dvp_720_LVCMOS12\src\dvi_tx_top\rgb2dvi.v":332:0:332:5|Optimizing register bit cnt[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL260 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_dvp_720_LVCMOS12\src\dvi_tx_top\rgb2dvi.v":332:0:332:5|Pruning register bit 0 of cnt[4:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
Running optimization stage 2 on TLVDS_OBUF .......
Running optimization stage 2 on TMDS_PLL .......
Running optimization stage 2 on syn_gen .......
Running optimization stage 2 on DDR3_Memory_Interface_Top .......
@W: CL247 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_dvp_720_LVCMOS12\src\ddr3_memory_interface\ddr3_memory_interface.v":30301:13:30301:16|Input port bit 27 of addr[27:0] is unused

@N: CL159 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_dvp_720_LVCMOS12\src\ddr3_memory_interface\ddr3_memory_interface.v":30311:6:30311:12|Input ref_req is unused.
Running optimization stage 2 on \~gw3_phy_mc.DDR3_Memory_Interface_Top  .......
Running optimization stage 2 on \~gwmc_top.DDR3_Memory_Interface_Top  .......
Running optimization stage 2 on \~gwmc_rank_ctrl.DDR3_Memory_Interface_Top  .......
Running optimization stage 2 on \~gwmc_rd_data.DDR3_Memory_Interface_Top  .......
Running optimization stage 2 on \~gwmc_wr_data.DDR3_Memory_Interface_Top  .......
Running optimization stage 2 on \~fifo_sc.DDR3_Memory_Interface_Top  .......
Running optimization stage 2 on \~gwmc_timing_ctrl.DDR3_Memory_Interface_Top  .......
Running optimization stage 2 on \~gwmc_bank_ctrl.DDR3_Memory_Interface_Top  .......
Running optimization stage 2 on \~gwmc_cmd_buffer.DDR3_Memory_Interface_Top  .......
Running optimization stage 2 on \~ddr_phy_top.DDR3_Memory_Interface_Top  .......
Running optimization stage 2 on \~ddr_init.DDR3_Memory_Interface_Top  .......
Running optimization stage 2 on DFFPE .......
Running optimization stage 2 on \~ddr_phy_wd.DDR3_Memory_Interface_Top  .......
Running optimization stage 2 on \~ddr_memmem_sync.DDR3_Memory_Interface_Top  .......
Running optimization stage 2 on DL .......
Running optimization stage 2 on \~fifo_ctrl.DDR3_Memory_Interface_Top  .......
Running optimization stage 2 on \~ddr_phy_cmd_lane.DDR3_Memory_Interface_Top  .......
Running optimization stage 2 on \~CMD_FIFO.DDR3_Memory_Interface_Top  .......
Running optimization stage 2 on RAM16SDP2 .......
Running optimization stage 2 on \~ddr_phy_cmd_io.DDR3_Memory_Interface_Top  .......
Running optimization stage 2 on OSER8 .......
Running optimization stage 2 on DFFS .......
Running optimization stage 2 on DFF .......
Running optimization stage 2 on \~ddr_phy_data_lane.DDR3_Memory_Interface_Top_0  .......
Running optimization stage 2 on \~IN_FIFO.DDR3_Memory_Interface_Top_0  .......
Running optimization stage 2 on \~OUT_FIFO.DDR3_Memory_Interface_Top_0  .......
Running optimization stage 2 on RAM16SDP4 .......
Running optimization stage 2 on \~ddr_phy_data_io.DDR3_Memory_Interface_Top_0  .......
Running optimization stage 2 on \~ddr_phy_data_lane.DDR3_Memory_Interface_Top  .......
Running optimization stage 2 on \~IN_FIFO.DDR3_Memory_Interface_Top  .......
Running optimization stage 2 on \~OUT_FIFO.DDR3_Memory_Interface_Top  .......
Running optimization stage 2 on SDPX9B .......
Running optimization stage 2 on DFFE .......
Running optimization stage 2 on DFFSE .......
Running optimization stage 2 on DFFRE .......
Running optimization stage 2 on \~ddr_phy_data_io.DDR3_Memory_Interface_Top  .......
Running optimization stage 2 on DQS .......
Running optimization stage 2 on IDES8_MEM .......
Running optimization stage 2 on OSER8_MEM .......
Running optimization stage 2 on DFFR .......
Running optimization stage 2 on DLL .......
Running optimization stage 2 on IODELAY .......
Running optimization stage 2 on OBUF .......
Running optimization stage 2 on ELVDS_OBUF .......
Running optimization stage 2 on TBUF .......
Running optimization stage 2 on IOBUF .......
Running optimization stage 2 on ELVDS_IOBUF .......
Running optimization stage 2 on DHCEN .......
Running optimization stage 2 on vfb_top_8388608_1024s_1024s_28s_128s_16s_16s .......
Running optimization stage 2 on vfb_wrapper_8388608_1024s_1024s_28s_128s_16s_16s .......
Running optimization stage 2 on dma_bus_arbiter_28s_128s_1_2_4_8 .......
Extracted state machine for register current_state
State machine has 4 reachable states with original encodings of:
   0001
   0010
   0100
   1000
Running optimization stage 2 on dma_frame_buffer_8388608_1024s_1024s_28s_128s_16s_16s .......
Running optimization stage 2 on dma_frame_ctrl_8388608_28s .......
Extracted state machine for register rd_ptr
State machine has 3 reachable states with original encodings of:
   00
   01
   10
Extracted state machine for register wr_ptr
State machine has 3 reachable states with original encodings of:
   00
   01
   10
Running optimization stage 2 on dma_read_ctrl_1024s_28s_128s_16s_16s_64s_128s_6s_8s .......
Running optimization stage 2 on fifo_dma_read_128_16 .......
Running optimization stage 2 on \~fifo.fifo_dma_read_128_16_  .......
Running optimization stage 2 on SDPX9 .......
Running optimization stage 2 on dma_write_ctrl_1024s_28s_128s_16s_16s_64s_64s_6s_8s .......
Running optimization stage 2 on fifo_dma_write_16_128 .......
Running optimization stage 2 on \~fifo.fifo_dma_write_16_128_  .......
Running optimization stage 2 on VCC .......
Running optimization stage 2 on GND .......
Running optimization stage 2 on ALU .......
Running optimization stage 2 on SDP .......
Running optimization stage 2 on DFFNP .......
Running optimization stage 2 on DFFCE .......
Running optimization stage 2 on DFFC .......
Running optimization stage 2 on DFFP .......
Running optimization stage 2 on MUX2_LUT6 .......
Running optimization stage 2 on MUX2_LUT5 .......
Running optimization stage 2 on LUT2 .......
Running optimization stage 2 on LUT3 .......
Running optimization stage 2 on LUT4 .......
Running optimization stage 2 on INV .......
Running optimization stage 2 on GSR .......
Running optimization stage 2 on cmos_8_16bit .......
Running optimization stage 2 on CLKDIV .......
Running optimization stage 2 on reg_config .......
@W: CL190 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_dvp_720_LVCMOS12\src\reg_config.v":34:0:34:5|Optimizing register bit clock_20k_cnt[11] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_dvp_720_LVCMOS12\src\reg_config.v":34:0:34:5|Optimizing register bit clock_20k_cnt[12] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_dvp_720_LVCMOS12\src\reg_config.v":34:0:34:5|Optimizing register bit clock_20k_cnt[13] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_dvp_720_LVCMOS12\src\reg_config.v":34:0:34:5|Optimizing register bit clock_20k_cnt[14] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_dvp_720_LVCMOS12\src\reg_config.v":34:0:34:5|Optimizing register bit clock_20k_cnt[15] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_dvp_720_LVCMOS12\src\reg_config.v":34:0:34:5|Pruning register bits 15 to 11 of clock_20k_cnt[15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL201 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_dvp_720_LVCMOS12\src\reg_config.v":50:0:50:5|Trying to extract state machine for register config_step.
Extracted state machine for register config_step
State machine has 3 reachable states with original encodings of:
   00
   01
   10
@N: CL159 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_dvp_720_LVCMOS12\src\reg_config.v":5:10:5:19|Input initial_en is unused.
Running optimization stage 2 on i2c_com .......
Running optimization stage 2 on power_on_delay .......
Running optimization stage 2 on testpattern .......
@W: CL279 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_dvp_720_LVCMOS12\src\testpattern.v":383:0:383:5|Pruning register bits 23 to 1 of V_moving_bar[23:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_dvp_720_LVCMOS12\src\testpattern.v":350:0:350:5|Pruning register bits 23 to 1 of H_moving_bar[23:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_dvp_720_LVCMOS12\src\testpattern.v":253:0:253:5|Pruning register bits 23 to 17 of Color_bar[23:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_dvp_720_LVCMOS12\src\testpattern.v":253:0:253:5|Pruning register bits 15 to 9 of Color_bar[23:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_dvp_720_LVCMOS12\src\testpattern.v":253:0:253:5|Pruning register bits 7 to 1 of Color_bar[23:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_dvp_720_LVCMOS12\src\testpattern.v":297:0:297:5|Pruning register bits 7 to 1 of Net_grid[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_dvp_720_LVCMOS12\src\testpattern.v":316:0:316:5|Pruning register bits 23 to 8 of Gray[23:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL169 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_dvp_720_LVCMOS12\src\testpattern.v":316:0:316:5|Pruning unused register Gray[7:0]. Make sure that there are no unused intermediate registers.
@W: CL279 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_dvp_720_LVCMOS12\src\testpattern.v":360:0:360:5|Pruning register bits 23 to 1 of H_moving_bar_d1[23:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_dvp_720_LVCMOS12\src\testpattern.v":327:0:327:5|Pruning register bits 23 to 8 of Gray_d1[23:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL169 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_dvp_720_LVCMOS12\src\testpattern.v":327:0:327:5|Pruning unused register Gray_d1[7:0]. Make sure that there are no unused intermediate registers.
Running optimization stage 2 on pix_pll .......
Running optimization stage 2 on PLL .......
Running optimization stage 2 on key_debounceN_50000000_100000000 .......
Running optimization stage 2 on key_debounceN_50000000_200000000 .......

For a summary of runtime and memory usage per design unit, please see file:
==========================================================
@L: J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_dvp_720_LVCMOS12\impl\synthesize\rev_1\synwork\layer0.rt.csv


At c_ver Exit (Real Time elapsed 0h:00m:10s; CPU Time elapsed 0h:00m:10s; Memory used current: 162MB peak: 163MB)

Process took 0h:00m:10s realtime, 0h:00m:10s cputime

Process completed successfully.
# Tue Sep 22 14:29:37 2020

###########################################################]
###########################################################[

Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03G-Beta1
Install: D:\Gowin\Gowin_V1.9.6.02Beta\SynplifyPro
OS: Windows 6.1

Hostname: EYE-02

Implementation : rev_1
Synopsys Synopsys Netlist Linker, Version comp202003syn, Build 137R, Built May 11 2020 09:06:37, @

@N|Running in 64-bit mode

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 120MB peak: 120MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Sep 22 14:29:38 2020

###########################################################]

For a summary of runtime and memory usage for all design units, please see file:
==========================================================
@L: J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_dvp_720_LVCMOS12\impl\synthesize\rev_1\synwork\dk_video_comp.rt.csv

@END

At c_hdl Exit (Real Time elapsed 0h:00m:12s; CPU Time elapsed 0h:00m:12s; Memory used current: 41MB peak: 50MB)

Process took 0h:00m:12s realtime, 0h:00m:12s cputime

Process completed successfully.
# Tue Sep 22 14:29:38 2020

###########################################################]
###########################################################[

Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03G-Beta1
Install: D:\Gowin\Gowin_V1.9.6.02Beta\SynplifyPro
OS: Windows 6.1

Hostname: EYE-02

Implementation : rev_1
Synopsys Synopsys Netlist Linker, Version comp202003syn, Build 137R, Built May 11 2020 09:06:37, @

@N|Running in 64-bit mode
File J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_dvp_720_LVCMOS12\impl\synthesize\rev_1\synwork\dk_video_comp.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 126MB peak: 126MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Sep 22 14:29:40 2020

###########################################################]
# Tue Sep 22 14:29:40 2020


Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03G-Beta1
Install: D:\Gowin\Gowin_V1.9.6.02Beta\SynplifyPro
OS: Windows 6.1

Hostname: EYE-02

Implementation : rev_1
Synopsys Generic Technology Pre-mapping, Version mapgw2020q1p1, Build 004R, Built Jun 18 2020 10:25:53, @


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 135MB)

@A: MF827 |No constraint file specified.
@L: J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_dvp_720_LVCMOS12\impl\synthesize\rev_1\dk_video_scck.rpt 
See clock summary report "J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_dvp_720_LVCMOS12\impl\synthesize\rev_1\dk_video_scck.rpt"
@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 165MB peak: 165MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 165MB peak: 165MB)


Start loading timing files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 166MB peak: 166MB)


Finished loading timing files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 178MB peak: 179MB)

@N: FX493 |Applying initial value "0000" on instance s_cnt[3:0].
@W: FX474 |User-specified initial value defined for some sequential elements which can prevent optimum synthesis results from being achieved. 
@N: FX493 |Applying initial value "1" on instance dma_vs_n_d3.
@N: FX493 |Applying initial value "1" on instance video_vs_n_d0.
@N: FX493 |Applying initial value "1" on instance video_vs_n_d1.
@N: FX493 |Applying initial value "1" on instance dma_vs_n_d3.
@N: FX493 |Applying initial value "0" on instance vin_vs_n_falling_r.
@N: FX493 |Applying initial value "0" on instance vout_vs_n_falling_r.
@N: FX493 |Applying initial value "1" on instance vin_vs_n_sync3.
@N: FX493 |Applying initial value "1" on instance vout_vs_n_sync3.
@N: MO111 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\dk_video_dvp_720_lvcmos12\src\video_top.v":38:19:38:27|Tristate driver cmos_xclk (in view: work.video_top(verilog)) on net cmos_xclk (in view: work.video_top(verilog)) has its enable tied to GND.
@N: BN362 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\dk_video_dvp_720_lvcmos12\src\key_debouncen.v":83:4:83:9|Removing sequential instance key_n_out1 (in view: work.key_debounceN_50000000_100000000(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\dk_video_dvp_720_lvcmos12\src\power_on_delay.v":51:0:51:5|Removing sequential instance initial_en (in view: work.power_on_delay(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\dk_video_dvp_720_lvcmos12\src\key_debouncen.v":95:4:95:9|Removing sequential instance key_n_out2 (in view: work.key_debounceN_50000000_200000000(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@W: BN114 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\dk_video_dvp_720_lvcmos12\src\cmos_8_16bit.v":28:7:28:14|Removing instance u_clkdiv (in view: work.cmos_8_16bit(verilog)) of black box view:work.CLKDIV(verilog) because it does not drive other instances.
@N: BN362 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\dk_video_dvp_720_lvcmos12\src\cmos_8_16bit.v":68:0:68:5|Removing sequential instance hblank (in view: work.cmos_8_16bit(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\dk_video_dvp_720_lvcmos12\src\i2c_com.v":47:4:47:9|Removing sequential instance ack3 (in view: work.i2c_com(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\dk_video_dvp_720_lvcmos12\src\i2c_com.v":47:4:47:9|Removing sequential instance ack2 (in view: work.i2c_com(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\dk_video_dvp_720_lvcmos12\src\i2c_com.v":47:4:47:9|Removing sequential instance ack1 (in view: work.i2c_com(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
Encoding state machine config_step[2:0] (in view: work.reg_config(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine wr_ptr[2:0] (in view: work.dma_frame_ctrl_8388608_28s(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine rd_ptr[2:0] (in view: work.dma_frame_ctrl_8388608_28s(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine current_state[3:0] (in view: work.dma_bus_arbiter_28s_128s_1_2_4_8(verilog))
original code -> new code
   0001 -> 00
   0010 -> 01
   0100 -> 10
   1000 -> 11

Starting clock optimization phase (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 263MB peak: 263MB)

@N: MF578 |Incompatible asynchronous control logic preventing generated clock conversion.

Finished clock optimization phase (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 264MB peak: 264MB)


Starting clock optimization report phase (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 264MB peak: 265MB)


Finished clock optimization report phase (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 265MB peak: 265MB)


Finished netlist restructuring (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 265MB peak: 265MB)



Clock Summary
******************

          Start                                                                     Requested      Requested     Clock                                  Clock                      Clock
Level     Clock                                                                     Frequency      Period        Type                                   Group                      Load 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
0 -       System                                                                    2979.7 MHz     0.336         system                                 system_clkgroup            0    
                                                                                                                                                                                        
0 -       _~ddr_phy_top_DDR3_Memory_Interface_Top_|clk_out_inferred_clock           150.0 MHz      6.667         inferred                               Autoconstr_clkgroup_4      2100 
                                                                                                                                                                                        
0 -       video_top|pix_clk                                                         76.3 MHz       13.104        inferred                               Autoconstr_clkgroup_1      200  
                                                                                                                                                                                        
0 -       video_top|I_clk                                                           222.0 MHz      4.504         inferred                               Autoconstr_clkgroup_2      129  
                                                                                                                                                                                        
0 -       video_top|cmos_pclk                                                       178.8 MHz      5.593         inferred                               Autoconstr_clkgroup_0      104  
                                                                                                                                                                                        
0 -       video_top|I_clk_27M                                                       261.1 MHz      3.829         inferred                               Autoconstr_clkgroup_12     29   
1 .         reg_config|clock_20k_derived_clock                                      261.1 MHz      3.829         derived (from video_top|I_clk_27M)     Autoconstr_clkgroup_12     44   
                                                                                                                                                                                        
0 -       _~ddr_phy_top_DDR3_Memory_Interface_Top_|clk_x4i_inferred_clock           150.0 MHz      6.667         inferred                               Autoconstr_clkgroup_5      60   
                                                                                                                                                                                        
0 -       _~ddr_phy_data_io_DDR3_Memory_Interface_Top_0_|dqsw270_inferred_clock     150.0 MHz      6.667         inferred                               Autoconstr_clkgroup_7      9    
                                                                                                                                                                                        
0 -       _~ddr_phy_data_io_DDR3_Memory_Interface_Top_|dqsw270_inferred_clock       150.0 MHz      6.667         inferred                               Autoconstr_clkgroup_10     9    
                                                                                                                                                                                        
0 -       _~ddr_phy_data_io_DDR3_Memory_Interface_Top_0_|dqsr90_inferred_clock      150.0 MHz      6.667         inferred                               Autoconstr_clkgroup_8      8    
                                                                                                                                                                                        
0 -       _~ddr_phy_data_io_DDR3_Memory_Interface_Top_|dqsr90_inferred_clock        150.0 MHz      6.667         inferred                               Autoconstr_clkgroup_11     8    
                                                                                                                                                                                        
0 -       TMDS_PLL|clkout_inferred_clock                                            150.0 MHz      6.667         inferred                               Autoconstr_clkgroup_3      4    
                                                                                                                                                                                        
0 -       _~ddr_phy_data_io_DDR3_Memory_Interface_Top_0_|dqsw0_inferred_clock       150.0 MHz      6.667         inferred                               Autoconstr_clkgroup_6      1    
                                                                                                                                                                                        
0 -       _~ddr_phy_data_io_DDR3_Memory_Interface_Top_|dqsw0_inferred_clock         150.0 MHz      6.667         inferred                               Autoconstr_clkgroup_9      1    
========================================================================================================================================================================================



Clock Load Summary
***********************

                                                                          Clock     Source                                                                                                                                                         Clock Pin                                                                                                                                                                Non-clock Pin                                                                                                                                                            Non-clock Pin                                 
Clock                                                                     Load      Pin                                                                                                                                                            Seq Example                                                                                                                                                              Seq Example                                                                                                                                                              Comb Example                                  
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                                                    0         -                                                                                                                                                              -                                                                                                                                                                        -                                                                                                                                                                        -                                             
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   
_~ddr_phy_top_DDR3_Memory_Interface_Top_|clk_out_inferred_clock           2100      DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.clkdiv.CLKOUT(CLKDIV)                                                                                   DDR3_Memory_Interface_Top_inst.gw3mc_top.u_gwmc_top.mc_ras_n_dly_2_s0.CLK                                                                                                DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.\\data_lane_gen\[1\]\.u_ddr_phy_data_lane.u_ddr_phy_data_io.\\iserdes_gen\[0\]\.u_ides8_mem.PCLK     -                                             
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   
video_top|pix_clk                                                         200       u_clkdiv.CLKOUT(CLKDIV)                                                                                                                                        Pout_de_dn[1:0].C                                                                                                                                                        -                                                                                                                                                                        -                                             
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   
video_top|I_clk                                                           129       I_clk(port)                                                                                                                                                    run_cnt[25:0].C                                                                                                                                                          -                                                                                                                                                                        -                                             
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   
video_top|cmos_pclk                                                       104       cmos_pclk(port)                                                                                                                                                cmos_d_d0[7:0].C                                                                                                                                                         -                                                                                                                                                                        -                                             
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   
video_top|I_clk_27M                                                       29        I_clk_27M(port)                                                                                                                                                reg_config_inst1.clock_20k.C                                                                                                                                             -                                                                                                                                                                        -                                             
reg_config|clock_20k_derived_clock                                        44        reg_config_inst1.clock_20k.Q[0](dffre)                                                                                                                         reg_config_inst1.reg_conf_done_reg.C                                                                                                                                     -                                                                                                                                                                        reg_config_inst1.u1.un14_i2c_sclk[0].I[0](inv)
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   
_~ddr_phy_top_DDR3_Memory_Interface_Top_|clk_x4i_inferred_clock           60        DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_dqcen.CLKOUT(DHCEN)                                                                                   DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_ddr_phy_cmd_lane.u_ddr_phy_cmd_io.\\mcd_oserdes_gen\[0\]\.u_cmd_gen.FCLK                           -                                                                                                                                                                        -                                             
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   
_~ddr_phy_data_io_DDR3_Memory_Interface_Top_0_|dqsw270_inferred_clock     9         DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.\\data_lane_gen\[1\]\.u_ddr_phy_data_lane.u_ddr_phy_data_io.\\cml5\.u_dqs.DQSW270(DQS)     DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.\\data_lane_gen\[1\]\.u_ddr_phy_data_lane.u_ddr_phy_data_io.\\oserdes_gen\[0\]\.u_oser8_mem.TCLK     -                                                                                                                                                                        -                                             
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   
_~ddr_phy_data_io_DDR3_Memory_Interface_Top_|dqsw270_inferred_clock       9         DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.\\data_lane_gen\[0\]\.u_ddr_phy_data_lane.u_ddr_phy_data_io.\\cml5\.u_dqs.DQSW270(DQS)     DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.\\data_lane_gen\[0\]\.u_ddr_phy_data_lane.u_ddr_phy_data_io.\\oserdes_gen\[0\]\.u_oser8_mem.TCLK     -                                                                                                                                                                        -                                             
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   
_~ddr_phy_data_io_DDR3_Memory_Interface_Top_0_|dqsr90_inferred_clock      8         DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.\\data_lane_gen\[1\]\.u_ddr_phy_data_lane.u_ddr_phy_data_io.\\cml5\.u_dqs.DQSR90(DQS)      DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.\\data_lane_gen\[1\]\.u_ddr_phy_data_lane.u_ddr_phy_data_io.\\iserdes_gen\[0\]\.u_ides8_mem.ICLK     -                                                                                                                                                                        -                                             
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   
_~ddr_phy_data_io_DDR3_Memory_Interface_Top_|dqsr90_inferred_clock        8         DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.\\data_lane_gen\[0\]\.u_ddr_phy_data_lane.u_ddr_phy_data_io.\\cml5\.u_dqs.DQSR90(DQS)      DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.\\data_lane_gen\[0\]\.u_ddr_phy_data_lane.u_ddr_phy_data_io.\\iserdes_gen\[0\]\.u_ides8_mem.ICLK     -                                                                                                                                                                        -                                             
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   
TMDS_PLL|clkout_inferred_clock                                            4         u_tmds_pll.pll_inst.CLKOUT(PLL)                                                                                                                                DVI_TX_Top_inst.rgb2dvi_inst.u_OSER10_r.FCLK                                                                                                                             -                                                                                                                                                                        -                                             
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   
_~ddr_phy_data_io_DDR3_Memory_Interface_Top_0_|dqsw0_inferred_clock       1         DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.\\data_lane_gen\[1\]\.u_ddr_phy_data_lane.u_ddr_phy_data_io.\\cml5\.u_dqs.DQSW0(DQS)       DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.\\data_lane_gen\[1\]\.u_ddr_phy_data_lane.u_ddr_phy_data_io.u_dqs_gen.TCLK                           -                                                                                                                                                                        -                                             
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   
_~ddr_phy_data_io_DDR3_Memory_Interface_Top_|dqsw0_inferred_clock         1         DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.\\data_lane_gen\[0\]\.u_ddr_phy_data_lane.u_ddr_phy_data_io.\\cml5\.u_dqs.DQSW0(DQS)       DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.\\data_lane_gen\[0\]\.u_ddr_phy_data_lane.u_ddr_phy_data_io.u_dqs_gen.TCLK                           -                                                                                                                                                                        -                                             
===================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================

@W: MT529 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\dk_video_dvp_720_lvcmos12\src\cmos_8_16bit.v":76:0:76:5|Found inferred clock video_top|cmos_pclk which controls 104 sequential elements including cmos_8_16bit_m0.pdata_o[15:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\dk_video_dvp_720_lvcmos12\src\key_debouncen.v":70:4:70:9|Found inferred clock video_top|I_clk which controls 129 sequential elements including key_debounceN_inst0.cnt[31:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\dk_video_dvp_720_lvcmos12\src\dvi_tx_top\rgb2dvi.v":240:7:240:18|Found inferred clock TMDS_PLL|clkout_inferred_clock which controls 4 sequential elements including DVI_TX_Top_inst.rgb2dvi_inst.u_OSER10_clk. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\dk_video_dvp_720_lvcmos12\src\power_on_delay.v":36:0:36:5|Found inferred clock video_top|I_clk_27M which controls 29 sequential elements including power_on_delay_inst.cnt2[15:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

ICG Latch Removal Summary:
Number of ICG latches removed: 0
Number of ICG latches not removed:	0


@S |Clock Optimization Summary



#### START OF PREMAP CLOCK OPTIMIZATION REPORT #####[

13 non-gated/non-generated clock tree(s) driving 2646 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 44 clock pin(s) of sequential element(s)
0 instances converted, 44 sequential instances remain driven by gated/generated clocks

============================================== Non-Gated/Non-Generated Clocks ==============================================
Clock Tree ID     Driving Element                Drive Element Type     Fanout     Sample Instance                          
----------------------------------------------------------------------------------------------------------------------------
@KP:ckid0_0       u_clkdiv.CLKOUT                CLKDIV                 200        Pout_vs_dn[4:0]                          
@KP:ckid0_2       u_tmds_pll.pll_inst.CLKOUT     PLL                    4          DVI_TX_Top_inst.rgb2dvi_inst.u_OSER10_clk
@KP:ckid0_3       ENCRYPTED                      CLKDIV                 2084       ENCRYPTED                                
@KP:ckid0_4       I_clk                          port                   129        run_cnt[25:0]                            
@KP:ckid0_5       ENCRYPTED                      DHCEN                  60         ENCRYPTED                                
@KP:ckid0_6       ENCRYPTED                      DQS                    8          ENCRYPTED                                
@KP:ckid0_7       ENCRYPTED                      DQS                    9          ENCRYPTED                                
@KP:ckid0_8       ENCRYPTED                      DQS                    1          ENCRYPTED                                
@KP:ckid0_9       ENCRYPTED                      DQS                    8          ENCRYPTED                                
@KP:ckid0_10      ENCRYPTED                      DQS                    9          ENCRYPTED                                
@KP:ckid0_11      ENCRYPTED                      DQS                    1          ENCRYPTED                                
@KP:ckid0_12      cmos_pclk                      port                   104        cmos_vsync_d0                            
@KP:ckid0_16      I_clk_27M                      port                   29         reg_config_inst1.clock_20k_cnt[10:0]     
============================================================================================================================
============================================================================= Gated/Generated Clocks =============================================================================
Clock Tree ID     Driving Element                     Drive Element Type     Unconverted Fanout     Sample Instance                     Explanation                               
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@KP:ckid0_14      reg_config_inst1.clock_20k.Q[0]     dffre                  44                     reg_config_inst1.config_step[1]     Derived clock on input (not legal for GCC)
==================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######

@N: FX1143 |Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.
Finished Pre Mapping Phase.
@N: MO111 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\dk_video_dvp_720_lvcmos12\src\video_top.v":38:19:38:27|Tristate driver cmos_xclk (in view: work.video_top(verilog)) on net cmos_xclk (in view: work.video_top(verilog)) has its enable tied to GND.
@N: BN225 |Writing default property annotation file J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_dvp_720_LVCMOS12\impl\synthesize\rev_1\dk_video.sap.

Starting constraint checker (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 265MB peak: 266MB)


Finished constraint checker preprocessing (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 265MB peak: 266MB)


Finished constraint checker (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 265MB peak: 266MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 186MB peak: 266MB)

Process took 0h:00m:04s realtime, 0h:00m:04s cputime
# Tue Sep 22 14:29:45 2020

###########################################################]
# Tue Sep 22 14:29:46 2020


Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03G-Beta1
Install: D:\Gowin\Gowin_V1.9.6.02Beta\SynplifyPro
OS: Windows 6.1

Hostname: EYE-02

Implementation : rev_1
Synopsys Generic Technology Mapper, Version mapgw2020q1p1, Build 004R, Built Jun 18 2020 10:25:53, @


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 134MB)

@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 146MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 146MB)


Start loading timing files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 142MB peak: 146MB)


Finished loading timing files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 155MB peak: 157MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 251MB peak: 251MB)

@W: BN709 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\dk_video_dvp_720_lvcmos12\src\video_top.v":40:19:40:26|Converting bidirection inout port cmos_sda to output port. Because it's a pure output port
@N: MO111 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\dk_video_dvp_720_lvcmos12\src\video_top.v":38:19:38:27|Tristate driver cmos_xclk (in view: work.video_top(verilog)) on net cmos_xclk (in view: work.video_top(verilog)) has its enable tied to GND.
@W: BN132 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\dk_video_dvp_720_lvcmos12\src\syn_code\syn_gen.v":92:0:92:5|Removing sequential instance syn_gen_inst.Rden_dn because it is equivalent to instance syn_gen_inst.Pout_de_dn. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\dk_video_dvp_720_lvcmos12\src\syn_code\syn_gen.v":110:0:110:5|Removing sequential instance syn_gen_inst.O_rden because it is equivalent to instance syn_gen_inst.O_de. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\dk_video_dvp_720_lvcmos12\src\dvi_tx_top\rgb2dvi.v":311:0:311:5|Removing sequential instance DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_r.c1_d because it is equivalent to instance DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_r.c0_d. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\dk_video_dvp_720_lvcmos12\src\dvi_tx_top\rgb2dvi.v":311:0:311:5|Removing sequential instance DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.c1_d because it is equivalent to instance DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.c0_d. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN709 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\dk_video_dvp_720_lvcmos12\src\video_top.v":40:19:40:26|Converting bidirection inout port cmos_sda to output port. Because it's a pure output port

Available hyper_sources - for debug and ip models
	None Found

@W: BN709 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\dk_video_dvp_720_lvcmos12\src\video_top.v":40:19:40:26|Converting bidirection inout port cmos_sda to output port. Because it's a pure output port
@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 272MB peak: 272MB)

@N: MO231 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\dk_video_dvp_720_lvcmos12\src\power_on_delay.v":36:0:36:5|Found counter in view:work.video_top(verilog) instance power_on_delay_inst.cnt2[15:0] 
@N: MO231 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\dk_video_dvp_720_lvcmos12\src\syn_code\syn_gen.v":55:0:55:5|Found counter in view:work.video_top(verilog) instance syn_gen_inst.V_cnt[15:0] 
@N: MO231 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\dk_video_dvp_720_lvcmos12\src\syn_code\syn_gen.v":71:0:71:5|Found counter in view:work.video_top(verilog) instance syn_gen_inst.H_cnt[15:0] 
@N: MO231 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\dk_video_dvp_720_lvcmos12\src\key_debouncen.v":70:4:70:9|Found counter in view:work.key_debounceN_50000000_200000000(verilog) instance cnt[31:0] 
@N: MO231 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\dk_video_dvp_720_lvcmos12\src\key_debouncen.v":70:4:70:9|Found counter in view:work.key_debounceN_50000000_100000000(verilog) instance cnt[31:0] 
@N: MO231 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\dk_video_dvp_720_lvcmos12\src\reg_config.v":50:0:50:5|Found counter in view:work.reg_config(verilog) instance reg_index[8:0] 
@N: MO231 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\dk_video_dvp_720_lvcmos12\src\i2c_com.v":33:4:33:9|Found counter in view:work.i2c_com(verilog) instance cyc_count[5:0] 
@N: FX493 |Applying initial value "1" on instance u0_dma_frame_buffer.u_dma_write_ctrl.dma_vs_n_d0.
@N: FX493 |Applying initial value "1" on instance u0_dma_frame_buffer.u_dma_write_ctrl.dma_vs_n_d1.
@N: FX493 |Applying initial value "1" on instance u0_dma_frame_buffer.u_dma_write_ctrl.dma_vs_n_d2_0.
@N: FX493 |Applying initial value "1" on instance u0_dma_frame_buffer.u_dma_read_ctrl.dma_vs_n_d0.
@N: FX493 |Applying initial value "1" on instance u0_dma_frame_buffer.u_dma_read_ctrl.dma_vs_n_d1.
@N: FX493 |Applying initial value "1" on instance u0_dma_frame_buffer.u_dma_read_ctrl.dma_vs_n_d2_0.
@N: FX493 |Applying initial value "1" on instance u0_dma_frame_buffer.u_dma_frame_ctrl.vout_vs_n_sync0.
@N: FX493 |Applying initial value "1" on instance u0_dma_frame_buffer.u_dma_frame_ctrl.vout_vs_n_sync1.
@N: FX493 |Applying initial value "1" on instance u0_dma_frame_buffer.u_dma_frame_ctrl.vout_vs_n_sync2_0.
@N: FX493 |Applying initial value "1" on instance u0_dma_frame_buffer.u_dma_frame_ctrl.vin_vs_n_sync0.
@N: FX493 |Applying initial value "1" on instance u0_dma_frame_buffer.u_dma_frame_ctrl.vin_vs_n_sync1.
@N: FX493 |Applying initial value "1" on instance u0_dma_frame_buffer.u_dma_frame_ctrl.vin_vs_n_sync2_0.

Starting factoring (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 272MB peak: 274MB)

@W: BN132 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\dk_video_dvp_720_lvcmos12\src\dvi_tx_top\rgb2dvi.v":311:0:311:5|Removing instance DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_r.c0_d because it is equivalent to instance DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.c0_d. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\dk_video_dvp_720_lvcmos12\src\dvi_tx_top\rgb2dvi.v":311:0:311:5|Removing instance DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.de_d because it is equivalent to instance DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_b.de_d. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\dk_video_dvp_720_lvcmos12\src\dvi_tx_top\rgb2dvi.v":311:0:311:5|Removing instance DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_r.de_d because it is equivalent to instance DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_b.de_d. To keep the instance, apply constraint syn_preserve=1 on the instance.

Finished factoring (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 270MB peak: 274MB)

@W: BN709 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\dk_video_dvp_720_lvcmos12\src\video_top.v":40:19:40:26|Converting bidirection inout port cmos_sda to output port. Because it's a pure output port
@W: BN709 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\dk_video_dvp_720_lvcmos12\src\video_top.v":40:19:40:26|Converting bidirection inout port cmos_sda to output port. Because it's a pure output port
@W: BN709 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\dk_video_dvp_720_lvcmos12\src\video_top.v":40:19:40:26|Converting bidirection inout port cmos_sda to output port. Because it's a pure output port
@W: BN709 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\dk_video_dvp_720_lvcmos12\src\video_top.v":40:19:40:26|Converting bidirection inout port cmos_sda to output port. Because it's a pure output port
@W: BN709 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\dk_video_dvp_720_lvcmos12\src\video_top.v":40:19:40:26|Converting bidirection inout port cmos_sda to output port. Because it's a pure output port

Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 271MB peak: 274MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 272MB peak: 274MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 283MB peak: 283MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 283MB peak: 283MB)

@N: MO106 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\dk_video_dvp_720_lvcmos12\src\reg_config.v":88:4:88:7|Found ROM reg_config_inst1.reg_data_0[23:2] (in view: work.video_top(verilog)) with 304 words by 22 bits.

Finished preparing to map (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:08s; Memory used current: 295MB peak: 295MB)


Finished technology mapping (Real Time elapsed 0h:00m:09s; CPU Time elapsed 0h:00m:09s; Memory used current: 340MB peak: 340MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:09s		    -3.73ns		3134 /       461
   2		0h:00m:09s		    -3.56ns		3104 /       461
   3		0h:00m:10s		    -3.56ns		3105 /       461
   4		0h:00m:10s		    -3.56ns		3108 /       461
   5		0h:00m:10s		    -3.56ns		3109 /       461
   6		0h:00m:10s		    -3.56ns		3109 /       461
@N: FX271 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\dk_video_dvp_720_lvcmos12\src\dvi_tx_top\rgb2dvi.v":311:0:311:5|Replicating instance DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_b.de_d (in view: work.video_top(verilog)) with 76 loads 3 times to improve timing.
@N: FX271 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\dk_video_dvp_720_lvcmos12\src\reg_config.v":50:0:50:5|Replicating instance reg_config_inst1.reg_index[3] (in view: work.video_top(verilog)) with 224 loads 3 times to improve timing.
@N: FX271 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\dk_video_dvp_720_lvcmos12\src\reg_config.v":50:0:50:5|Replicating instance reg_config_inst1.reg_index[2] (in view: work.video_top(verilog)) with 222 loads 3 times to improve timing.
Timing driven replication report
Added 10 Registers via timing driven replication
Added 1 LUTs via timing driven replication

   7		0h:00m:11s		    -3.01ns		3123 /       471
   8		0h:00m:11s		    -3.01ns		3126 /       471
   9		0h:00m:11s		    -3.01ns		3126 /       471
@N: FX271 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\dk_video_dvp_720_lvcmos12\src\reg_config.v":50:0:50:5|Replicating instance reg_config_inst1.reg_index[1] (in view: work.video_top(verilog)) with 227 loads 3 times to improve timing.
@N: FX271 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\dk_video_dvp_720_lvcmos12\src\reg_config.v":50:0:50:5|Replicating instance reg_config_inst1.reg_index[0] (in view: work.video_top(verilog)) with 224 loads 3 times to improve timing.
Timing driven replication report
Added 6 Registers via timing driven replication
Added 0 LUTs via timing driven replication


  10		0h:00m:11s		    -3.01ns		3128 /       477
  11		0h:00m:12s		    -3.01ns		3130 /       477
  12		0h:00m:12s		    -3.01ns		3130 /       477
  13		0h:00m:12s		    -3.01ns		3131 /       477

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:12s; CPU Time elapsed 0h:00m:12s; Memory used current: 320MB peak: 350MB)

@N: FX164 |The option to pack registers in the IOB has not been specified. Please set syn_useioff attribute.  
@W: MT453 |clock period is too long for clock _~ddr_phy_top_DDR3_Memory_Interface_Top_|clk_out_inferred_clock, changing period from 66667.0 to 20000.0 ns, rise from 0.0 ns to 0.0 ns, and fall from 33333.5 ns to 10000.0 ns. 
@W: MT453 |clock period is too long for clock video_top|I_clk_27M, changing period from 66667.0 to 20000.0 ns, rise from 0.0 ns to 0.0 ns, and fall from 33333.5 ns to 10000.0 ns. 
@W: MT453 |clock period is too long for clock reg_config|clock_20k_derived_clock, changing period from 66667.0 to 20000.0 ns, rise from 0.0 ns to 0.0 ns, and fall from 33333.5 ns to 10000.0 ns. 
@W: MT643 :|Requested period 40000.0 ns is too large. Setting to 20000.0 ns for clock reg_config|clock_20k_derived_clock, timing exception "define_multicycle_path -setup -from c:reg_config|clock_20k_derived_clock -to c:reg_config|clock_20k_derived_clock 2" 
@W: BN709 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\dk_video_dvp_720_lvcmos12\src\video_top.v":40:19:40:26|Converting bidirection inout port cmos_sda to output port. Because it's a pure output port

Finished restoring hierarchy (Real Time elapsed 0h:00m:13s; CPU Time elapsed 0h:00m:13s; Memory used current: 320MB peak: 350MB)


Start Writing Netlists (Real Time elapsed 0h:00m:14s; CPU Time elapsed 0h:00m:14s; Memory used current: 226MB peak: 350MB)

Writing Analyst data base J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_dvp_720_LVCMOS12\impl\synthesize\rev_1\synwork\dk_video_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:15s; CPU Time elapsed 0h:00m:16s; Memory used current: 314MB peak: 350MB)

Writing Verilog Simulation files

Writing scf file... (Real Time elapsed 0h:00m:17s; CPU Time elapsed 0h:00m:18s; Memory used current: 315MB peak: 350MB)

@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@A: BN540 |No min timing constraints supplied; adding min timing constraints

Finished Writing Verilog Simulation files (Real Time elapsed 0h:00m:18s; CPU Time elapsed 0h:00m:18s; Memory used current: 315MB peak: 350MB)


Start final timing analysis (Real Time elapsed 0h:00m:18s; CPU Time elapsed 0h:00m:19s; Memory used current: 303MB peak: 350MB)

@W: MT246 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\dk_video_dvp_720_lvcmos12\src\video_top.v":591:7:591:14|Blackbox CLKDIV is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT246 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\dk_video_dvp_720_lvcmos12\src\tmds_pll\tmds_pll.v":21:4:21:11|Blackbox PLL is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT246 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\dk_video_dvp_720_lvcmos12\src\ddr3_memory_interface\ddr3_memory_interface.v":17059:8:17059:14|Blackbox DHCEN is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT246 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\dk_video_dvp_720_lvcmos12\src\ddr3_memory_interface\ddr3_memory_interface.v":12139:6:12139:10|Blackbox DLL is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT246 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\dk_video_dvp_720_lvcmos12\src\ddr3_memory_interface\ddr3_memory_interface.v":4241:6:4241:16|Blackbox DQS is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT420 |Found inferred clock video_top|cmos_pclk with period 5.24ns. Please declare a user-defined clock on port cmos_pclk.
@W: MT420 |Found inferred clock video_top|pix_clk with period 9.66ns. Please declare a user-defined clock on net pix_clk.
@W: MT420 |Found inferred clock video_top|I_clk with period 5.55ns. Please declare a user-defined clock on port I_clk.
@W: MT420 |Found inferred clock TMDS_PLL|clkout_inferred_clock with period 6.67ns. Please declare a user-defined clock on net u_tmds_pll.serial_clk.
@W: MT420 |Found inferred clock _~ddr_phy_top_DDR3_Memory_Interface_Top_|clk_out_inferred_clock with period 8502.42ns. Please declare a user-defined clock on net DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.clk_out.
@W: MT420 |Found inferred clock _~ddr_phy_top_DDR3_Memory_Interface_Top_|clk_x4i_inferred_clock with period 6.67ns. Please declare a user-defined clock on net DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.clk_x4i.
@W: MT420 |Found inferred clock _~ddr_phy_data_io_DDR3_Memory_Interface_Top_0_|dqsw0_inferred_clock with period 6.67ns. Please declare a user-defined clock on net DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.\\data_lane_gen\[1\]\.u_ddr_phy_data_lane.u_ddr_phy_data_io.dqsw0.
@W: MT420 |Found inferred clock _~ddr_phy_data_io_DDR3_Memory_Interface_Top_0_|dqsw270_inferred_clock with period 6.67ns. Please declare a user-defined clock on net DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.\\data_lane_gen\[1\]\.u_ddr_phy_data_lane.u_ddr_phy_data_io.dqsw270.
@W: MT420 |Found inferred clock _~ddr_phy_data_io_DDR3_Memory_Interface_Top_0_|dqsr90_inferred_clock with period 6.67ns. Please declare a user-defined clock on net DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.\\data_lane_gen\[1\]\.u_ddr_phy_data_lane.u_ddr_phy_data_io.dqsr90.
@W: MT420 |Found inferred clock _~ddr_phy_data_io_DDR3_Memory_Interface_Top_|dqsw0_inferred_clock with period 6.67ns. Please declare a user-defined clock on net DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.\\data_lane_gen\[0\]\.u_ddr_phy_data_lane.u_ddr_phy_data_io.dqsw0.
@W: MT420 |Found inferred clock _~ddr_phy_data_io_DDR3_Memory_Interface_Top_|dqsw270_inferred_clock with period 6.67ns. Please declare a user-defined clock on net DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.\\data_lane_gen\[0\]\.u_ddr_phy_data_lane.u_ddr_phy_data_io.dqsw270.
@W: MT420 |Found inferred clock _~ddr_phy_data_io_DDR3_Memory_Interface_Top_|dqsr90_inferred_clock with period 6.67ns. Please declare a user-defined clock on net DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.\\data_lane_gen\[0\]\.u_ddr_phy_data_lane.u_ddr_phy_data_io.dqsr90.
@W: MT420 |Found inferred clock video_top|I_clk_27M with period 5.15ns. Please declare a user-defined clock on port I_clk_27M.
@N: MT615 |Found clock reg_config|clock_20k_derived_clock with period 5.15ns 


##### START OF TIMING REPORT #####[
# Timing report written on Tue Sep 22 14:30:05 2020
#


Top view:               video_top
Requested Frequency:    0.1 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.705

                                                                          Requested     Estimated     Requested     Estimated                  Clock                                  Clock                 
Starting Clock                                                            Frequency     Frequency     Period        Period        Slack        Type                                   Group                 
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
TMDS_PLL|clkout_inferred_clock                                            150.0 MHz     NA            6.667         NA            NA           inferred                               Autoconstr_clkgroup_3 
_~ddr_phy_data_io_DDR3_Memory_Interface_Top_0_|dqsr90_inferred_clock      150.0 MHz     NA            6.667         NA            NA           inferred                               Autoconstr_clkgroup_8 
_~ddr_phy_data_io_DDR3_Memory_Interface_Top_0_|dqsw0_inferred_clock       150.0 MHz     NA            6.667         NA            NA           inferred                               Autoconstr_clkgroup_6 
_~ddr_phy_data_io_DDR3_Memory_Interface_Top_0_|dqsw270_inferred_clock     150.0 MHz     NA            6.667         NA            NA           inferred                               Autoconstr_clkgroup_7 
_~ddr_phy_data_io_DDR3_Memory_Interface_Top_|dqsr90_inferred_clock        150.0 MHz     NA            6.667         NA            NA           inferred                               Autoconstr_clkgroup_11
_~ddr_phy_data_io_DDR3_Memory_Interface_Top_|dqsw0_inferred_clock         150.0 MHz     NA            6.667         NA            NA           inferred                               Autoconstr_clkgroup_9 
_~ddr_phy_data_io_DDR3_Memory_Interface_Top_|dqsw270_inferred_clock       150.0 MHz     NA            6.667         NA            NA           inferred                               Autoconstr_clkgroup_10
_~ddr_phy_top_DDR3_Memory_Interface_Top_|clk_out_inferred_clock           0.1 MHz       103.7 MHz     8502.420      9.640         4248.363     inferred                               Autoconstr_clkgroup_4 
_~ddr_phy_top_DDR3_Memory_Interface_Top_|clk_x4i_inferred_clock           150.0 MHz     NA            6.667         NA            NA           inferred                               Autoconstr_clkgroup_5 
reg_config|clock_20k_derived_clock                                        194.2 MHz     330.2 MHz     5.148         3.028         4.240        derived (from video_top|I_clk_27M)     Autoconstr_clkgroup_12
video_top|I_clk                                                           180.3 MHz     153.2 MHz     5.547         6.525         -0.979       inferred                               Autoconstr_clkgroup_2 
video_top|I_clk_27M                                                       194.2 MHz     298.0 MHz     5.148         3.356         1.792        inferred                               Autoconstr_clkgroup_12
video_top|cmos_pclk                                                       190.7 MHz     162.1 MHz     5.244         6.169         -0.925       inferred                               Autoconstr_clkgroup_0 
video_top|pix_clk                                                         103.5 MHz     88.0 MHz      9.662         11.367        -1.705       inferred                               Autoconstr_clkgroup_1 
System                                                                    726.6 MHz     617.7 MHz     1.376         1.619         -0.243       system                                 system_clkgroup       
============================================================================================================================================================================================================
Estimated period and frequency reported as NA means no slack depends directly on the clock waveform





Clock Relationships
*******************

Clocks                                                                                                                                 |    rise  to  rise      |    fall  to  fall      |    rise  to  fall   |    fall  to  rise    
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                                         Ending                                                                |  constraint  slack     |  constraint  slack     |  constraint  slack  |  constraint  slack   
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                                           System                                                                |  1.376       -0.243    |  No paths    -         |  No paths    -      |  No paths    -       
System                                                           video_top|pix_clk                                                     |  9.662       8.517     |  No paths    -         |  No paths    -      |  No paths    -       
System                                                           video_top|I_clk                                                       |  5.547       4.381     |  No paths    -         |  No paths    -      |  No paths    -       
System                                                           _~ddr_phy_top_DDR3_Memory_Interface_Top_|clk_out_inferred_clock       |  8502.420    8493.674  |  No paths    -         |  No paths    -      |  No paths    -       
System                                                           _~ddr_phy_top_DDR3_Memory_Interface_Top_|clk_x4i_inferred_clock       |  6.667       6.071     |  No paths    -         |  No paths    -      |  No paths    -       
System                                                           _~ddr_phy_data_io_DDR3_Memory_Interface_Top_0_|dqsr90_inferred_clock  |  No paths    -         |  No paths    -         |  6.667       6.071  |  No paths    -       
System                                                           _~ddr_phy_data_io_DDR3_Memory_Interface_Top_|dqsr90_inferred_clock    |  No paths    -         |  No paths    -         |  6.667       6.071  |  No paths    -       
video_top|cmos_pclk                                              video_top|cmos_pclk                                                   |  5.244       -0.925    |  5.244       4.405     |  No paths    -      |  No paths    -       
video_top|cmos_pclk                                              _~ddr_phy_top_DDR3_Memory_Interface_Top_|clk_out_inferred_clock       |  Diff grp    -         |  No paths    -         |  No paths    -      |  No paths    -       
video_top|pix_clk                                                video_top|pix_clk                                                     |  9.662       -1.705    |  9.662       8.823     |  No paths    -      |  4.831       3.992   
video_top|pix_clk                                                _~ddr_phy_top_DDR3_Memory_Interface_Top_|clk_out_inferred_clock       |  Diff grp    -         |  No paths    -         |  No paths    -      |  No paths    -       
video_top|I_clk                                                  System                                                                |  5.547       -0.208    |  No paths    -         |  No paths    -      |  No paths    -       
video_top|I_clk                                                  video_top|pix_clk                                                     |  Diff grp    -         |  No paths    -         |  No paths    -      |  No paths    -       
video_top|I_clk                                                  video_top|I_clk                                                       |  5.547       -0.979    |  No paths    -         |  No paths    -      |  No paths    -       
video_top|I_clk                                                  _~ddr_phy_top_DDR3_Memory_Interface_Top_|clk_out_inferred_clock       |  Diff grp    -         |  No paths    -         |  No paths    -      |  No paths    -       
_~ddr_phy_top_DDR3_Memory_Interface_Top_|clk_out_inferred_clock  System                                                                |  8502.420    8496.267  |  No paths    -         |  No paths    -      |  No paths    -       
_~ddr_phy_top_DDR3_Memory_Interface_Top_|clk_out_inferred_clock  video_top|cmos_pclk                                                   |  Diff grp    -         |  No paths    -         |  No paths    -      |  No paths    -       
_~ddr_phy_top_DDR3_Memory_Interface_Top_|clk_out_inferred_clock  video_top|pix_clk                                                     |  Diff grp    -         |  No paths    -         |  No paths    -      |  No paths    -       
_~ddr_phy_top_DDR3_Memory_Interface_Top_|clk_out_inferred_clock  video_top|I_clk                                                       |  Diff grp    -         |  No paths    -         |  No paths    -      |  No paths    -       
_~ddr_phy_top_DDR3_Memory_Interface_Top_|clk_out_inferred_clock  _~ddr_phy_top_DDR3_Memory_Interface_Top_|clk_out_inferred_clock       |  8502.420    8492.780  |  8502.420    8501.581  |  No paths    -      |  4251.210    4248.363
_~ddr_phy_top_DDR3_Memory_Interface_Top_|clk_out_inferred_clock  _~ddr_phy_top_DDR3_Memory_Interface_Top_|clk_x4i_inferred_clock       |  Diff grp    -         |  No paths    -         |  No paths    -      |  No paths    -       
video_top|I_clk_27M                                              video_top|I_clk_27M                                                   |  5.148       1.792     |  No paths    -         |  No paths    -      |  No paths    -       
video_top|I_clk_27M                                              reg_config|clock_20k_derived_clock                                    |  5.148       3.847     |  No paths    -         |  No paths    -      |  No paths    -       
reg_config|clock_20k_derived_clock                               reg_config|clock_20k_derived_clock                                    |  5.148       4.240     |  No paths    -         |  No paths    -      |  No paths    -       
======================================================================================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: _~ddr_phy_top_DDR3_Memory_Interface_Top_|clk_out_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                                                                                                             Starting                                                                                                      Arrival             
Instance                                                                                                                     Reference                                                           Type      Pin     Net                     Time        Slack   
                                                                                                                             Clock                                                                                                                             
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
vfb_top_inst.vfb_wrapper_inst.u0_dma_frame_buffer.u_dma_write_ctrl.fifo_dma_write_16_128_inst.fifo_inst.\\reset_r_Z\[1\]     _~ddr_phy_top_DDR3_Memory_Interface_Top_|clk_out_inferred_clock     DFFNP     Q       reset_r[1]              0.243       4248.363
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_init.ddr_init_complete_d_3_s0                                   _~ddr_phy_top_DDR3_Memory_Interface_Top_|clk_out_inferred_clock     DFFC      Q       init_calib_complete     0.243       8492.780
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_gwmc_top.gw_wr_data0.wr_buf_rdy_s0                                                _~ddr_phy_top_DDR3_Memory_Interface_Top_|clk_out_inferred_clock     DFFC      Q       wr_data_rdy             0.243       8493.243
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_gwmc_top.gw_cmd0.app_rdy_s0                                                       _~ddr_phy_top_DDR3_Memory_Interface_Top_|clk_out_inferred_clock     DFFC      Q       cmd_ready               0.243       8493.264
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_gwmc_top.gwmc_bank_ctrl.gwmc_pstate_20_s0                                         _~ddr_phy_top_DDR3_Memory_Interface_Top_|clk_out_inferred_clock     DFFC      Q       gwmc_pstate[20]         0.243       8493.350
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_gwmc_top.gwmc_bank_ctrl.gwmc_pstate_19_s0                                         _~ddr_phy_top_DDR3_Memory_Interface_Top_|clk_out_inferred_clock     DFFC      Q       gwmc_pstate[19]         0.243       8493.371
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_gwmc_top.gwmc_bank_ctrl.gwmc_pstate_25_s0                                         _~ddr_phy_top_DDR3_Memory_Interface_Top_|clk_out_inferred_clock     DFFC      Q       gwmc_pstate[25]         0.243       8493.432
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_gwmc_top.gwmc_bank_ctrl.gwmc_pstate_24_s0                                         _~ddr_phy_top_DDR3_Memory_Interface_Top_|clk_out_inferred_clock     DFFC      Q       gwmc_pstate[24]         0.243       8493.453
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_gwmc_top.gwmc_bank_ctrl.gwmc_pstate_21_s0                                         _~ddr_phy_top_DDR3_Memory_Interface_Top_|clk_out_inferred_clock     DFFC      Q       gwmc_pstate[21]         0.243       8493.458
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_gwmc_top.gwmc_bank_ctrl.gwmc_pstate_9_s0                                          _~ddr_phy_top_DDR3_Memory_Interface_Top_|clk_out_inferred_clock     DFFC      Q       gwmc_pstate[9]          0.243       8493.502
===============================================================================================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                                                                                Starting                                                                                                    Required             
Instance                                                                                                                        Reference                                                           Type          Pin        Net            Time         Slack   
                                                                                                                                Clock                                                                                                                            
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
vfb_top_inst.vfb_wrapper_inst.u0_dma_frame_buffer.u_dma_write_ctrl.fifo_dma_write_16_128_inst.fifo_inst.mem_3_0_mem_3_0_0_0     _~ddr_phy_top_DDR3_Memory_Interface_Top_|clk_out_inferred_clock     SDP           RESETB     reset_r[1]     4249.141     4248.363
vfb_top_inst.vfb_wrapper_inst.u0_dma_frame_buffer.u_dma_write_ctrl.fifo_dma_write_16_128_inst.fifo_inst.mem_3_1_mem_3_1_0_0     _~ddr_phy_top_DDR3_Memory_Interface_Top_|clk_out_inferred_clock     SDP           RESETB     reset_r[1]     4249.141     4248.363
vfb_top_inst.vfb_wrapper_inst.u0_dma_frame_buffer.u_dma_write_ctrl.fifo_dma_write_16_128_inst.fifo_inst.mem_3_2_mem_3_2_0_0     _~ddr_phy_top_DDR3_Memory_Interface_Top_|clk_out_inferred_clock     SDP           RESETB     reset_r[1]     4249.141     4248.363
vfb_top_inst.vfb_wrapper_inst.u0_dma_frame_buffer.u_dma_write_ctrl.fifo_dma_write_16_128_inst.fifo_inst.mem_3_3_mem_3_3_0_0     _~ddr_phy_top_DDR3_Memory_Interface_Top_|clk_out_inferred_clock     SDP           RESETB     reset_r[1]     4249.141     4248.363
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_gwmc_top.gw_wr_data0.wr_fifo.mem_mem_0_0_s                                           _~ddr_phy_top_DDR3_Memory_Interface_Top_|clk_out_inferred_clock     RAM16SDP4     DI[0]      wr_data[0]     4251.077     4248.363
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_gwmc_top.gw_wr_data0.wr_fifo.mem_mem_0_0_s                                           _~ddr_phy_top_DDR3_Memory_Interface_Top_|clk_out_inferred_clock     RAM16SDP4     DI[1]      wr_data[1]     4251.077     4248.363
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_gwmc_top.gw_wr_data0.wr_fifo.mem_mem_0_0_s                                           _~ddr_phy_top_DDR3_Memory_Interface_Top_|clk_out_inferred_clock     RAM16SDP4     DI[2]      wr_data[2]     4251.077     4248.363
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_gwmc_top.gw_wr_data0.wr_fifo.mem_mem_0_0_s                                           _~ddr_phy_top_DDR3_Memory_Interface_Top_|clk_out_inferred_clock     RAM16SDP4     DI[3]      wr_data[3]     4251.077     4248.363
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_gwmc_top.gw_wr_data0.wr_fifo.mem_mem_0_1_s                                           _~ddr_phy_top_DDR3_Memory_Interface_Top_|clk_out_inferred_clock     RAM16SDP4     DI[0]      wr_data[4]     4251.077     4248.363
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_gwmc_top.gw_wr_data0.wr_fifo.mem_mem_0_1_s                                           _~ddr_phy_top_DDR3_Memory_Interface_Top_|clk_out_inferred_clock     RAM16SDP4     DI[1]      wr_data[5]     4251.077     4248.363
=================================================================================================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      4251.210
    - Setup time:                            0.133
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4251.077

    - Propagation time:                      2.714
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 4248.363

    Number of logic level(s):                2
    Starting point:                          vfb_top_inst.vfb_wrapper_inst.u0_dma_frame_buffer.u_dma_write_ctrl.fifo_dma_write_16_128_inst.fifo_inst.\\reset_r_Z\[1\] / Q
    Ending point:                            DDR3_Memory_Interface_Top_inst.gw3mc_top.u_gwmc_top.gw_wr_data0.wr_fifo.mem_mem_0_28_s / DI[3]
    The start point is clocked by            _~ddr_phy_top_DDR3_Memory_Interface_Top_|clk_out_inferred_clock [falling] (rise=0.000 fall=4251.210 period=8502.420) on pin CLK
    The end   point is clocked by            _~ddr_phy_top_DDR3_Memory_Interface_Top_|clk_out_inferred_clock [rising] (rise=0.000 fall=4251.210 period=8502.420) on pin CLK

Instance / Net                                                                                                                                Pin        Pin               Arrival     No. of    
Name                                                                                                                            Type          Name       Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
vfb_top_inst.vfb_wrapper_inst.u0_dma_frame_buffer.u_dma_write_ctrl.fifo_dma_write_16_128_inst.fifo_inst.\\reset_r_Z\[1\]        DFFNP         Q          Out     0.243     0.243 r     -         
reset_r[1]                                                                                                                      Net           -          -       0.535     -           63        
vfb_top_inst.vfb_wrapper_inst.u0_dma_frame_buffer.u_dma_write_ctrl.fifo_dma_write_16_128_inst.fifo_inst.mem_3_0_mem_3_0_0_0     SDP           RESETB     In      -         0.778 r     -         
vfb_top_inst.vfb_wrapper_inst.u0_dma_frame_buffer.u_dma_write_ctrl.fifo_dma_write_16_128_inst.fifo_inst.mem_3_0_mem_3_0_0_0     SDP           DO[31]     Out     0.317     1.095 f     -         
mem_3_0_mem_3_0_0_0_DO[31]                                                                                                      Net           -          -       0.535     -           1         
vfb_top_inst.vfb_wrapper_inst.u_dma_bus_arbiter.wr_data[115]                                                                    LUT2          I0         In      -         1.630 f     -         
vfb_top_inst.vfb_wrapper_inst.u_dma_bus_arbiter.wr_data[115]                                                                    LUT2          F          Out     0.549     2.179 r     -         
wr_data[115]                                                                                                                    Net           -          -       0.535     -           1         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_gwmc_top.gw_wr_data0.wr_fifo.mem_mem_0_28_s                                          RAM16SDP4     DI[3]      In      -         2.714 r     -         
=================================================================================================================================================================================================
Total path delay (propagation time + setup) of 2.847 is 1.242(43.6%) logic and 1.605(56.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: reg_config|clock_20k_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                       Starting                                                                       Arrival          
Instance                               Reference                              Type      Pin     Net                   Time        Slack
                                       Clock                                                                                           
---------------------------------------------------------------------------------------------------------------------------------------
reg_config_inst1.reg_index[4]          reg_config|clock_20k_derived_clock     DFFCE     Q       reg_index[4]          0.243       4.240
reg_config_inst1.reg_index[5]          reg_config|clock_20k_derived_clock     DFFCE     Q       reg_index[5]          0.243       4.423
reg_config_inst1.reg_index_fast[3]     reg_config|clock_20k_derived_clock     DFFCE     Q       reg_index_fast[3]     0.243       4.512
reg_config_inst1.reg_index_fast[2]     reg_config|clock_20k_derived_clock     DFFCE     Q       reg_index_fast[2]     0.243       4.533
reg_config_inst1.reg_index_fast[0]     reg_config|clock_20k_derived_clock     DFFCE     Q       reg_index_fast[0]     0.243       4.646
reg_config_inst1.reg_index_fast[1]     reg_config|clock_20k_derived_clock     DFFCE     Q       reg_index_fast[1]     0.243       4.667
reg_config_inst1.reg_index_1_rep1      reg_config|clock_20k_derived_clock     DFFCE     Q       reg_index_1_rep1      0.243       4.697
reg_config_inst1.reg_index_2_rep1      reg_config|clock_20k_derived_clock     DFFCE     Q       reg_index_2_rep1      0.243       4.718
reg_config_inst1.reg_index_1_rep2      reg_config|clock_20k_derived_clock     DFFCE     Q       reg_index_1_rep2      0.243       4.719
reg_config_inst1.reg_index_0_rep1      reg_config|clock_20k_derived_clock     DFFCE     Q       reg_index_0_rep1      0.243       4.739
=======================================================================================================================================


Ending Points with Worst Slack
******************************

                                         Starting                                                          Required          
Instance                                 Reference                              Type     Pin     Net       Time         Slack
                                         Clock                                                                               
-----------------------------------------------------------------------------------------------------------------------------
reg_config_inst1.reg_data_0_dreg[9]      reg_config|clock_20k_derived_clock     DFFE     D       b9        10.235       4.240
reg_config_inst1.reg_data_0_dreg[10]     reg_config|clock_20k_derived_clock     DFFE     D       m515      10.235       4.261
reg_config_inst1.reg_data_0_dreg[5]      reg_config|clock_20k_derived_clock     DFFE     D       b5        10.235       4.352
reg_config_inst1.reg_data_0_dreg[4]      reg_config|clock_20k_derived_clock     DFFE     D       b4        10.235       4.369
reg_config_inst1.reg_data_0_dreg[6]      reg_config|clock_20k_derived_clock     DFFE     D       b6_mb     10.235       4.373
reg_config_inst1.reg_data_0_dreg[1]      reg_config|clock_20k_derived_clock     DFFE     D       b1        10.235       4.394
reg_config_inst1.reg_data_0_dreg[2]      reg_config|clock_20k_derived_clock     DFFE     D       b2        10.235       4.394
reg_config_inst1.reg_data_0_dreg[17]     reg_config|clock_20k_derived_clock     DFFE     D       m671      10.235       4.460
reg_config_inst1.reg_data_0_dreg[19]     reg_config|clock_20k_derived_clock     DFFE     D       b19       10.235       4.512
reg_config_inst1.reg_data_0_dreg[8]      reg_config|clock_20k_derived_clock     DFFE     D       m438      10.235       4.523
=============================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.296
    - Setup time:                            0.061
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.235

    - Propagation time:                      5.996
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 4.240

    Number of logic level(s):                5
    Starting point:                          reg_config_inst1.reg_index[4] / Q
    Ending point:                            reg_config_inst1.reg_data_0_dreg[9] / D
    The start point is clocked by            reg_config|clock_20k_derived_clock [rising] (rise=0.000 fall=2.574 period=5.148) on pin CLK
    The end   point is clocked by            reg_config|clock_20k_derived_clock [rising] (rise=0.000 fall=2.574 period=5.148) on pin CLK
    -Timing constraint applied as multi cycle path with factor 2 (from c:reg_config|clock_20k_derived_clock to c:reg_config|clock_20k_derived_clock)

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                         Type      Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
reg_config_inst1.reg_index[4]                DFFCE     Q        Out     0.243     0.243 r     -         
reg_index[4]                                 Net       -        -       1.206     -           162       
reg_config_inst1.reg_data_0_23_2_.m279_e     LUT2      I0       In      -         1.449 r     -         
reg_config_inst1.reg_data_0_23_2_.m279_e     LUT2      F        Out     0.549     1.998 r     -         
m279_e                                       Net       -        -       0.535     -           3         
reg_config_inst1.reg_data_0_23_2_.m450       LUT4      I1       In      -         2.533 r     -         
reg_config_inst1.reg_data_0_23_2_.m450       LUT4      F        Out     0.570     3.103 r     -         
N_745_mux                                    Net       -        -       0.401     -           1         
reg_config_inst1.reg_data_0_23_2_.m451       LUT3      I1       In      -         3.504 r     -         
reg_config_inst1.reg_data_0_23_2_.m451       LUT3      F        Out     0.570     4.074 r     -         
m451                                         Net       -        -       0.401     -           1         
reg_config_inst1.reg_data_0_23_2_.b9_1       LUT4      I0       In      -         4.475 r     -         
reg_config_inst1.reg_data_0_23_2_.b9_1       LUT4      F        Out     0.549     5.024 r     -         
b9_1                                         Net       -        -       0.401     -           1         
reg_config_inst1.reg_data_0_23_2_.b9         LUT4      I1       In      -         5.426 r     -         
reg_config_inst1.reg_data_0_23_2_.b9         LUT4      F        Out     0.570     5.996 r     -         
b9                                           Net       -        -       0.000     -           1         
reg_config_inst1.reg_data_0_dreg[9]          DFFE      D        In      -         5.996 r     -         
========================================================================================================
Total path delay (propagation time + setup) of 6.057 is 3.112(51.4%) logic and 2.945(48.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: video_top|I_clk
====================================



Starting Points with Worst Slack
********************************

                                                                                                   Starting                                                 Arrival           
Instance                                                                                           Reference           Type     Pin     Net                 Time        Slack 
                                                                                                   Clock                                                                      
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.cs_memsync_0_s0     video_top|I_clk     DFFC     Q       cs_memsync_0[0]     0.243       -0.979
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.cs_memsync_2_s0     video_top|I_clk     DFFC     Q       cs_memsync_0[2]     0.243       -0.958
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.cs_memsync_1_s0     video_top|I_clk     DFFP     Q       cs_memsync_0[1]     0.243       -0.871
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.count_1_s0          video_top|I_clk     DFFC     Q       count[1]            0.243       -0.754
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.count_0_s0          video_top|I_clk     DFFC     Q       count[0]            0.243       -0.733
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.count_2_s0          video_top|I_clk     DFFC     Q       count[2]            0.243       -0.249
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.cs_memsync_5_s0     video_top|I_clk     DFFC     Q       cs_memsync_0[5]     0.243       -0.228
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.dll_rst_s0          video_top|I_clk     DFFP     Q       dll_rst             0.243       -0.208
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.cs_memsync_3_s0     video_top|I_clk     DFFC     Q       cs_memsync[3]       0.243       -0.207
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.flag_0_s0           video_top|I_clk     DFFC     Q       flag[0]             0.243       -0.160
==============================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                                                                                                  Starting                                                Required           
Instance                                                                                                                                          Reference           Type     Pin      Net               Time         Slack 
                                                                                                                                                  Clock                                                                      
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.flag_1_s0                                                          video_top|I_clk     DFFC     D        flag_d[1]         5.486        -0.979
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.flag_d_1_s0                                                        video_top|I_clk     DL       D        n372_9            4.708        -0.979
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.flag_0_s0                                                          video_top|I_clk     DFFC     D        flag_d[0]         5.486        -0.270
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.flag_d_0_s0                                                        video_top|I_clk     DL       D        n386_10           4.708        -0.270
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.\\data_lane_gen\[0\]\.u_ddr_phy_data_lane.u_ddr_phy_data_io.\\cml5\.u_dqs     video_top|I_clk     DQS      HOLD     pause_en          5.547        -0.208
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.\\data_lane_gen\[1\]\.u_ddr_phy_data_lane.u_ddr_phy_data_io.\\cml5\.u_dqs     video_top|I_clk     DQS      HOLD     pause_en          5.547        -0.208
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.cs_memsync_2_s0                                                    video_top|I_clk     DFFC     D        ns_memsync[2]     5.486        -0.029
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.ns_memsync_2_s0                                                    video_top|I_clk     DL       D        n330_15           4.708        -0.029
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.count_0_s0                                                         video_top|I_clk     DFFC     D        n417_5            5.486        0.582 
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.count_1_s0                                                         video_top|I_clk     DFFC     D        n416_5            5.486        0.690 
=============================================================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.547
    - Setup time:                            0.061
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.486

    - Propagation time:                      6.464
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.979

    Number of logic level(s):                6
    Starting point:                          DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.cs_memsync_0_s0 / Q
    Ending point:                            DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.flag_1_s0 / D
    The start point is clocked by            video_top|I_clk [rising] (rise=0.000 fall=2.773 period=5.547) on pin CLK
    The end   point is clocked by            video_top|I_clk [rising] (rise=0.000 fall=2.773 period=5.547) on pin CLK

Instance / Net                                                                                              Pin      Pin               Arrival     No. of    
Name                                                                                               Type     Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------------
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.cs_memsync_0_s0     DFFC     Q        Out     0.243     0.243 r     -         
cs_memsync_0[0]                                                                                    Net      -        -       0.535     -           7         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.n288_s16            LUT3     I1       In      -         0.778 r     -         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.n288_s16            LUT3     F        Out     0.570     1.348 r     -         
n288_20                                                                                            Net      -        -       0.535     -           3         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.n288_s14            LUT4     I2       In      -         1.883 r     -         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.n288_s14            LUT4     F        Out     0.462     2.345 r     -         
n288_18                                                                                            Net      -        -       0.401     -           1         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.n288_s11            LUT4     I3       In      -         2.746 r     -         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.n288_s11            LUT4     F        Out     0.371     3.117 f     -         
n288_15                                                                                            Net      -        -       0.535     -           2         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.n372_s6             LUT4     I0       In      -         3.652 f     -         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.n372_s6             LUT4     F        Out     0.549     4.201 r     -         
n372_10                                                                                            Net      -        -       0.401     -           1         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.n372_s5             LUT4     I0       In      -         4.602 r     -         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.n372_s5             LUT4     F        Out     0.549     5.151 r     -         
n372_9                                                                                             Net      -        -       0.535     -           1         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.flag_d_1_s0         DL       D        In      -         5.686 r     -         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.flag_d_1_s0         DL       Q        Out     0.243     5.929 r     -         
flag_d[1]                                                                                          Net      -        -       0.535     -           1         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.flag_1_s0           DFFC     D        In      -         6.464 r     -         
=============================================================================================================================================================
Total path delay (propagation time + setup) of 6.525 is 3.048(46.7%) logic and 3.477(53.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      5.547
    - Setup time:                            0.061
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.486

    - Propagation time:                      6.443
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.958

    Number of logic level(s):                6
    Starting point:                          DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.cs_memsync_2_s0 / Q
    Ending point:                            DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.flag_1_s0 / D
    The start point is clocked by            video_top|I_clk [rising] (rise=0.000 fall=2.773 period=5.547) on pin CLK
    The end   point is clocked by            video_top|I_clk [rising] (rise=0.000 fall=2.773 period=5.547) on pin CLK

Instance / Net                                                                                              Pin      Pin               Arrival     No. of    
Name                                                                                               Type     Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------------
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.cs_memsync_2_s0     DFFC     Q        Out     0.243     0.243 r     -         
cs_memsync_0[2]                                                                                    Net      -        -       0.535     -           10        
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.n288_s16            LUT3     I0       In      -         0.778 r     -         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.n288_s16            LUT3     F        Out     0.549     1.327 r     -         
n288_20                                                                                            Net      -        -       0.535     -           3         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.n288_s14            LUT4     I2       In      -         1.862 r     -         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.n288_s14            LUT4     F        Out     0.462     2.324 r     -         
n288_18                                                                                            Net      -        -       0.401     -           1         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.n288_s11            LUT4     I3       In      -         2.725 r     -         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.n288_s11            LUT4     F        Out     0.371     3.096 f     -         
n288_15                                                                                            Net      -        -       0.535     -           2         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.n372_s6             LUT4     I0       In      -         3.631 f     -         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.n372_s6             LUT4     F        Out     0.549     4.180 r     -         
n372_10                                                                                            Net      -        -       0.401     -           1         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.n372_s5             LUT4     I0       In      -         4.581 r     -         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.n372_s5             LUT4     F        Out     0.549     5.130 r     -         
n372_9                                                                                             Net      -        -       0.535     -           1         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.flag_d_1_s0         DL       D        In      -         5.665 r     -         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.flag_d_1_s0         DL       Q        Out     0.243     5.908 r     -         
flag_d[1]                                                                                          Net      -        -       0.535     -           1         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.flag_1_s0           DFFC     D        In      -         6.443 r     -         
=============================================================================================================================================================
Total path delay (propagation time + setup) of 6.504 is 3.027(46.5%) logic and 3.477(53.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      5.547
    - Setup time:                            0.061
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.486

    - Propagation time:                      6.356
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.871

    Number of logic level(s):                6
    Starting point:                          DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.cs_memsync_1_s0 / Q
    Ending point:                            DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.flag_1_s0 / D
    The start point is clocked by            video_top|I_clk [rising] (rise=0.000 fall=2.773 period=5.547) on pin CLK
    The end   point is clocked by            video_top|I_clk [rising] (rise=0.000 fall=2.773 period=5.547) on pin CLK

Instance / Net                                                                                              Pin      Pin               Arrival     No. of    
Name                                                                                               Type     Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------------
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.cs_memsync_1_s0     DFFP     Q        Out     0.243     0.243 r     -         
cs_memsync_0[1]                                                                                    Net      -        -       0.535     -           9         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.n288_s16            LUT3     I2       In      -         0.778 r     -         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.n288_s16            LUT3     F        Out     0.462     1.240 r     -         
n288_20                                                                                            Net      -        -       0.535     -           3         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.n288_s14            LUT4     I2       In      -         1.775 r     -         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.n288_s14            LUT4     F        Out     0.462     2.237 r     -         
n288_18                                                                                            Net      -        -       0.401     -           1         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.n288_s11            LUT4     I3       In      -         2.638 r     -         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.n288_s11            LUT4     F        Out     0.371     3.009 f     -         
n288_15                                                                                            Net      -        -       0.535     -           2         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.n372_s6             LUT4     I0       In      -         3.544 f     -         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.n372_s6             LUT4     F        Out     0.549     4.093 r     -         
n372_10                                                                                            Net      -        -       0.401     -           1         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.n372_s5             LUT4     I0       In      -         4.494 r     -         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.n372_s5             LUT4     F        Out     0.549     5.043 r     -         
n372_9                                                                                             Net      -        -       0.535     -           1         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.flag_d_1_s0         DL       D        In      -         5.578 r     -         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.flag_d_1_s0         DL       Q        Out     0.243     5.821 r     -         
flag_d[1]                                                                                          Net      -        -       0.535     -           1         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.flag_1_s0           DFFC     D        In      -         6.356 r     -         
=============================================================================================================================================================
Total path delay (propagation time + setup) of 6.417 is 2.940(45.8%) logic and 3.477(54.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      5.547
    - Setup time:                            0.061
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.486

    - Propagation time:                      6.286
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.801

    Number of logic level(s):                6
    Starting point:                          DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.cs_memsync_0_s0 / Q
    Ending point:                            DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.flag_1_s0 / D
    The start point is clocked by            video_top|I_clk [rising] (rise=0.000 fall=2.773 period=5.547) on pin CLK
    The end   point is clocked by            video_top|I_clk [rising] (rise=0.000 fall=2.773 period=5.547) on pin CLK

Instance / Net                                                                                              Pin      Pin               Arrival     No. of    
Name                                                                                               Type     Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------------
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.cs_memsync_0_s0     DFFC     Q        Out     0.243     0.243 r     -         
cs_memsync_0[0]                                                                                    Net      -        -       0.535     -           7         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.n288_s16            LUT3     I1       In      -         0.778 r     -         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.n288_s16            LUT3     F        Out     0.570     1.348 r     -         
n288_20                                                                                            Net      -        -       0.535     -           3         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.n386_s9             LUT4     I3       In      -         1.883 r     -         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.n386_s9             LUT4     F        Out     0.371     2.254 f     -         
n386_13                                                                                            Net      -        -       0.401     -           1         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.n386_s8             LUT4     I3       In      -         2.655 f     -         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.n386_s8             LUT4     F        Out     0.371     3.026 f     -         
n386_12                                                                                            Net      -        -       0.535     -           2         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.n372_s6             LUT4     I2       In      -         3.561 f     -         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.n372_s6             LUT4     F        Out     0.462     4.023 r     -         
n372_10                                                                                            Net      -        -       0.401     -           1         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.n372_s5             LUT4     I0       In      -         4.424 r     -         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.n372_s5             LUT4     F        Out     0.549     4.973 r     -         
n372_9                                                                                             Net      -        -       0.535     -           1         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.flag_d_1_s0         DL       D        In      -         5.508 r     -         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.flag_d_1_s0         DL       Q        Out     0.243     5.751 r     -         
flag_d[1]                                                                                          Net      -        -       0.535     -           1         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.flag_1_s0           DFFC     D        In      -         6.286 r     -         
=============================================================================================================================================================
Total path delay (propagation time + setup) of 6.347 is 2.870(45.2%) logic and 3.477(54.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      5.547
    - Setup time:                            0.061
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.486

    - Propagation time:                      6.265
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.780

    Number of logic level(s):                6
    Starting point:                          DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.cs_memsync_2_s0 / Q
    Ending point:                            DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.flag_1_s0 / D
    The start point is clocked by            video_top|I_clk [rising] (rise=0.000 fall=2.773 period=5.547) on pin CLK
    The end   point is clocked by            video_top|I_clk [rising] (rise=0.000 fall=2.773 period=5.547) on pin CLK

Instance / Net                                                                                              Pin      Pin               Arrival     No. of    
Name                                                                                               Type     Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------------
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.cs_memsync_2_s0     DFFC     Q        Out     0.243     0.243 r     -         
cs_memsync_0[2]                                                                                    Net      -        -       0.535     -           10        
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.n288_s16            LUT3     I0       In      -         0.778 r     -         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.n288_s16            LUT3     F        Out     0.549     1.327 r     -         
n288_20                                                                                            Net      -        -       0.535     -           3         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.n386_s9             LUT4     I3       In      -         1.862 r     -         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.n386_s9             LUT4     F        Out     0.371     2.233 f     -         
n386_13                                                                                            Net      -        -       0.401     -           1         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.n386_s8             LUT4     I3       In      -         2.634 f     -         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.n386_s8             LUT4     F        Out     0.371     3.005 f     -         
n386_12                                                                                            Net      -        -       0.535     -           2         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.n372_s6             LUT4     I2       In      -         3.540 f     -         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.n372_s6             LUT4     F        Out     0.462     4.002 r     -         
n372_10                                                                                            Net      -        -       0.401     -           1         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.n372_s5             LUT4     I0       In      -         4.403 r     -         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.n372_s5             LUT4     F        Out     0.549     4.952 r     -         
n372_9                                                                                             Net      -        -       0.535     -           1         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.flag_d_1_s0         DL       D        In      -         5.487 r     -         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.flag_d_1_s0         DL       Q        Out     0.243     5.730 r     -         
flag_d[1]                                                                                          Net      -        -       0.535     -           1         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.flag_1_s0           DFFC     D        In      -         6.265 r     -         
=============================================================================================================================================================
Total path delay (propagation time + setup) of 6.326 is 2.849(45.0%) logic and 3.477(55.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: video_top|I_clk_27M
====================================



Starting Points with Worst Slack
********************************

                                       Starting                                                       Arrival          
Instance                               Reference               Type     Pin     Net                   Time        Slack
                                       Clock                                                                           
-----------------------------------------------------------------------------------------------------------------------
reg_config_inst1.clock_20k_cnt[6]      video_top|I_clk_27M     DFFC     Q       clock_20k_cnt[6]      0.243       1.792
reg_config_inst1.clock_20k_cnt[5]      video_top|I_clk_27M     DFFC     Q       clock_20k_cnt[5]      0.243       1.813
reg_config_inst1.clock_20k_cnt[0]      video_top|I_clk_27M     DFFC     Q       clock_20k_cnt[0]      0.243       1.891
reg_config_inst1.clock_20k_cnt[7]      video_top|I_clk_27M     DFFC     Q       clock_20k_cnt[7]      0.243       1.900
reg_config_inst1.clock_20k_cnt[1]      video_top|I_clk_27M     DFFC     Q       clock_20k_cnt[1]      0.243       1.926
reg_config_inst1.clock_20k_cnt[2]      video_top|I_clk_27M     DFFC     Q       clock_20k_cnt[2]      0.243       1.961
reg_config_inst1.clock_20k_cnt[10]     video_top|I_clk_27M     DFFC     Q       clock_20k_cnt[10]     0.243       1.991
reg_config_inst1.clock_20k_cnt[3]      video_top|I_clk_27M     DFFC     Q       clock_20k_cnt[3]      0.243       1.996
reg_config_inst1.clock_20k_cnt[4]      video_top|I_clk_27M     DFFC     Q       clock_20k_cnt[4]      0.243       2.031
power_on_delay_inst.cnt2[1]            video_top|I_clk_27M     DFFE     Q       cnt2[1]               0.243       2.038
=======================================================================================================================


Ending Points with Worst Slack
******************************

                                       Starting                                                          Required          
Instance                               Reference               Type      Pin     Net                     Time         Slack
                                       Clock                                                                               
---------------------------------------------------------------------------------------------------------------------------
reg_config_inst1.clock_20k             video_top|I_clk_27M     DFFCE     CE      clock_20k_cnt10_i       5.087        1.792
reg_config_inst1.clock_20k_cnt[1]      video_top|I_clk_27M     DFFC      D       clock_20k_cnt_3[1]      5.087        1.883
reg_config_inst1.clock_20k_cnt[5]      video_top|I_clk_27M     DFFC      D       clock_20k_cnt_3[5]      5.087        1.883
reg_config_inst1.clock_20k_cnt[6]      video_top|I_clk_27M     DFFC      D       clock_20k_cnt_3[6]      5.087        1.883
reg_config_inst1.clock_20k_cnt[7]      video_top|I_clk_27M     DFFC      D       clock_20k_cnt_3[7]      5.087        1.883
reg_config_inst1.clock_20k_cnt[10]     video_top|I_clk_27M     DFFC      D       clock_20k_cnt_3[10]     5.087        1.883
power_on_delay_inst.cnt2[0]            video_top|I_clk_27M     DFFE      CE      camera_rstn_reg_1_i     5.087        2.038
power_on_delay_inst.cnt2[1]            video_top|I_clk_27M     DFFE      CE      camera_rstn_reg_1_i     5.087        2.038
power_on_delay_inst.cnt2[2]            video_top|I_clk_27M     DFFE      CE      camera_rstn_reg_1_i     5.087        2.038
power_on_delay_inst.cnt2[3]            video_top|I_clk_27M     DFFE      CE      camera_rstn_reg_1_i     5.087        2.038
===========================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.148
    - Setup time:                            0.061
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.087

    - Propagation time:                      3.295
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 1.792

    Number of logic level(s):                3
    Starting point:                          reg_config_inst1.clock_20k_cnt[6] / Q
    Ending point:                            reg_config_inst1.clock_20k / CE
    The start point is clocked by            video_top|I_clk_27M [rising] (rise=0.000 fall=2.574 period=5.148) on pin CLK
    The end   point is clocked by            video_top|I_clk_27M [rising] (rise=0.000 fall=2.574 period=5.148) on pin CLK

Instance / Net                                           Pin      Pin               Arrival     No. of    
Name                                           Type      Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------
reg_config_inst1.clock_20k_cnt[6]              DFFC      Q        Out     0.243     0.243 r     -         
clock_20k_cnt[6]                               Net       -        -       0.535     -           2         
reg_config_inst1.clock_20k_cnt10lto10_0_a0     LUT4      I1       In      -         0.778 r     -         
reg_config_inst1.clock_20k_cnt10lto10_0_a0     LUT4      F        Out     0.570     1.348 r     -         
clock_20k_cnt10lto10_0_a0                      Net       -        -       0.401     -           1         
reg_config_inst1.clock_20k_cnt10lto10          LUT4      I0       In      -         1.749 r     -         
reg_config_inst1.clock_20k_cnt10lto10          LUT4      F        Out     0.549     2.298 r     -         
clock_20k_cnt10lto10                           Net       -        -       0.535     -           6         
reg_config_inst1.clock_20k_cnt10_i             LUT3      I2       In      -         2.833 r     -         
reg_config_inst1.clock_20k_cnt10_i             LUT3      F        Out     0.462     3.295 r     -         
clock_20k_cnt10_i                              Net       -        -       0.000     -           1         
reg_config_inst1.clock_20k                     DFFCE     CE       In      -         3.295 r     -         
==========================================================================================================
Total path delay (propagation time + setup) of 3.356 is 1.885(56.2%) logic and 1.471(43.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: video_top|cmos_pclk
====================================



Starting Points with Worst Slack
********************************

                                                                                                                               Starting                                                    Arrival           
Instance                                                                                                                       Reference               Type     Pin     Net                Time        Slack 
                                                                                                                               Clock                                                                         
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
vfb_top_inst.vfb_wrapper_inst.u0_dma_frame_buffer.u_dma_write_ctrl.fifo_wr_den                                                 video_top|cmos_pclk     DFFC     Q       fifo_wr_den        0.243       -0.925
vfb_top_inst.vfb_wrapper_inst.u0_dma_frame_buffer.u_dma_write_ctrl.fifo_dma_write_16_128_inst.fifo_inst.Full_Z                 video_top|cmos_pclk     DFFC     Q       Fullz              0.243       -0.904
vfb_top_inst.vfb_wrapper_inst.u0_dma_frame_buffer.u_dma_write_ctrl.fifo_dma_write_16_128_inst.fifo_inst.\\Big\.wbin_Z\[0\]     video_top|cmos_pclk     DFFC     Q       \\Big\.wbin[0]     0.243       -0.007
vfb_top_inst.vfb_wrapper_inst.u0_dma_frame_buffer.u_dma_write_ctrl.fifo_dma_write_16_128_inst.fifo_inst.\\Big\.wbin_Z\[1\]     video_top|cmos_pclk     DFFC     Q       \\Big\.wbin[1]     0.243       0.028 
vfb_top_inst.vfb_wrapper_inst.u0_dma_frame_buffer.u_dma_write_ctrl.fifo_dma_write_16_128_inst.fifo_inst.\\Big\.wbin_Z\[2\]     video_top|cmos_pclk     DFFC     Q       \\Big\.wbin[2]     0.243       0.063 
vfb_top_inst.vfb_wrapper_inst.u0_dma_frame_buffer.u_dma_write_ctrl.fifo_dma_write_16_128_inst.fifo_inst.\\Big\.wbin_Z\[3\]     video_top|cmos_pclk     DFFC     Q       \\Big\.wbin[3]     0.243       0.098 
vfb_top_inst.vfb_wrapper_inst.u0_dma_frame_buffer.u_dma_write_ctrl.fifo_dma_write_16_128_inst.fifo_inst.\\Big\.wbin_Z\[4\]     video_top|cmos_pclk     DFFC     Q       \\Big\.wbin[4]     0.243       0.133 
vfb_top_inst.vfb_wrapper_inst.u0_dma_frame_buffer.u_dma_write_ctrl.fifo_dma_write_16_128_inst.fifo_inst.\\Big\.wbin_Z\[5\]     video_top|cmos_pclk     DFFC     Q       \\Big\.wbin[5]     0.243       0.168 
vfb_top_inst.vfb_wrapper_inst.u0_dma_frame_buffer.u_dma_write_ctrl.fifo_dma_write_16_128_inst.fifo_inst.\\Big\.wbin_Z\[6\]     video_top|cmos_pclk     DFFC     Q       \\Big\.wbin[6]     0.243       0.259 
vfb_top_inst.vfb_wrapper_inst.u0_dma_frame_buffer.u_dma_write_ctrl.fifo_dma_write_16_128_inst.fifo_inst.\\Big\.wbin_Z\[7\]     video_top|cmos_pclk     DFFC     Q       \\Big\.wbin[7]     0.243       0.367 
=============================================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                                                                               Starting                                                    Required           
Instance                                                                                                                       Reference               Type     Pin     Net                Time         Slack 
                                                                                                                               Clock                                                                          
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
vfb_top_inst.vfb_wrapper_inst.u0_dma_frame_buffer.u_dma_write_ctrl.fifo_dma_write_16_128_inst.fifo_inst.Full_Z                 video_top|cmos_pclk     DFFC     D       wfull_val_NE_i     5.183        -0.925
vfb_top_inst.vfb_wrapper_inst.u0_dma_frame_buffer.u_dma_write_ctrl.fifo_dma_write_16_128_inst.fifo_inst.\\Big\.wptr_Z\[8\]     video_top|cmos_pclk     DFFC     D       wgraynext[8]       5.183        0.978 
vfb_top_inst.vfb_wrapper_inst.u0_dma_frame_buffer.u_dma_write_ctrl.fifo_dma_write_16_128_inst.fifo_inst.\\Big\.wptr_Z\[7\]     video_top|cmos_pclk     DFFC     D       wgraynext[7]       5.183        1.013 
vfb_top_inst.vfb_wrapper_inst.u0_dma_frame_buffer.u_dma_write_ctrl.fifo_dma_write_16_128_inst.fifo_inst.\\Big\.wptr_Z\[6\]     video_top|cmos_pclk     DFFC     D       wgraynext[6]       5.183        1.048 
vfb_top_inst.vfb_wrapper_inst.u0_dma_frame_buffer.u_dma_write_ctrl.fifo_dma_write_16_128_inst.fifo_inst.\\Big\.wptr_Z\[5\]     video_top|cmos_pclk     DFFC     D       wgraynext[5]       5.183        1.083 
vfb_top_inst.vfb_wrapper_inst.u0_dma_frame_buffer.u_dma_write_ctrl.fifo_dma_write_16_128_inst.fifo_inst.\\Big\.wptr_Z\[4\]     video_top|cmos_pclk     DFFC     D       wgraynext[4]       5.183        1.118 
vfb_top_inst.vfb_wrapper_inst.u0_dma_frame_buffer.u_dma_write_ctrl.fifo_dma_write_16_128_inst.fifo_inst.\\Big\.wptr_Z\[3\]     video_top|cmos_pclk     DFFC     D       wgraynext[3]       5.183        1.153 
vfb_top_inst.vfb_wrapper_inst.u0_dma_frame_buffer.u_dma_write_ctrl.fifo_dma_write_16_128_inst.fifo_inst.\\Big\.wptr_Z\[2\]     video_top|cmos_pclk     DFFC     D       wgraynext[2]       5.183        1.188 
vfb_top_inst.vfb_wrapper_inst.u0_dma_frame_buffer.u_dma_write_ctrl.fifo_dma_write_16_128_inst.fifo_inst.\\Big\.wptr_Z\[1\]     video_top|cmos_pclk     DFFC     D       wgraynext[1]       5.183        1.223 
vfb_top_inst.vfb_wrapper_inst.u0_dma_frame_buffer.u_dma_write_ctrl.fifo_dma_write_16_128_inst.fifo_inst.\\Big\.wptr_Z\[0\]     video_top|cmos_pclk     DFFC     D       wgraynext[0]       5.183        1.258 
==============================================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.244
    - Setup time:                            0.061
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.183

    - Propagation time:                      6.108
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.925

    Number of logic level(s):                13
    Starting point:                          vfb_top_inst.vfb_wrapper_inst.u0_dma_frame_buffer.u_dma_write_ctrl.fifo_wr_den / Q
    Ending point:                            vfb_top_inst.vfb_wrapper_inst.u0_dma_frame_buffer.u_dma_write_ctrl.fifo_dma_write_16_128_inst.fifo_inst.Full_Z / D
    The start point is clocked by            video_top|cmos_pclk [rising] (rise=0.000 fall=2.622 period=5.244) on pin CLK
    The end   point is clocked by            video_top|cmos_pclk [rising] (rise=0.000 fall=2.622 period=5.244) on pin CLK

Instance / Net                                                                                                                                  Pin      Pin               Arrival     No. of    
Name                                                                                                                              Type          Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
vfb_top_inst.vfb_wrapper_inst.u0_dma_frame_buffer.u_dma_write_ctrl.fifo_wr_den                                                    DFFC          Q        Out     0.243     0.243 r     -         
fifo_wr_den                                                                                                                       Net           -        -       0.535     -           5         
vfb_top_inst.vfb_wrapper_inst.u0_dma_frame_buffer.u_dma_write_ctrl.fifo_dma_write_16_128_inst.fifo_inst.\\Big\.un1_WrEn_cZ        LUT2          I1       In      -         0.778 r     -         
vfb_top_inst.vfb_wrapper_inst.u0_dma_frame_buffer.u_dma_write_ctrl.fifo_dma_write_16_128_inst.fifo_inst.\\Big\.un1_WrEn_cZ        LUT2          F        Out     0.570     1.348 r     -         
\\Big\.un1_WrEn                                                                                                                   Net           -        -       0.862     -           1         
vfb_top_inst.vfb_wrapper_inst.u0_dma_frame_buffer.u_dma_write_ctrl.fifo_dma_write_16_128_inst.fifo_inst.wbin_num_next_cry_0_0     ALU           CIN      In      -         2.210 r     -         
vfb_top_inst.vfb_wrapper_inst.u0_dma_frame_buffer.u_dma_write_ctrl.fifo_dma_write_16_128_inst.fifo_inst.wbin_num_next_cry_0_0     ALU           COUT     Out     0.035     2.245 r     -         
wbin_num_next_cry_0                                                                                                               Net           -        -       0.000     -           1         
vfb_top_inst.vfb_wrapper_inst.u0_dma_frame_buffer.u_dma_write_ctrl.fifo_dma_write_16_128_inst.fifo_inst.wbin_num_next_cry_1_0     ALU           CIN      In      -         2.245 r     -         
vfb_top_inst.vfb_wrapper_inst.u0_dma_frame_buffer.u_dma_write_ctrl.fifo_dma_write_16_128_inst.fifo_inst.wbin_num_next_cry_1_0     ALU           COUT     Out     0.035     2.280 r     -         
wbin_num_next_cry_1                                                                                                               Net           -        -       0.000     -           1         
vfb_top_inst.vfb_wrapper_inst.u0_dma_frame_buffer.u_dma_write_ctrl.fifo_dma_write_16_128_inst.fifo_inst.wbin_num_next_cry_2_0     ALU           CIN      In      -         2.280 r     -         
vfb_top_inst.vfb_wrapper_inst.u0_dma_frame_buffer.u_dma_write_ctrl.fifo_dma_write_16_128_inst.fifo_inst.wbin_num_next_cry_2_0     ALU           COUT     Out     0.035     2.315 r     -         
wbin_num_next_cry_2                                                                                                               Net           -        -       0.000     -           1         
vfb_top_inst.vfb_wrapper_inst.u0_dma_frame_buffer.u_dma_write_ctrl.fifo_dma_write_16_128_inst.fifo_inst.wbin_num_next_cry_3_0     ALU           CIN      In      -         2.315 r     -         
vfb_top_inst.vfb_wrapper_inst.u0_dma_frame_buffer.u_dma_write_ctrl.fifo_dma_write_16_128_inst.fifo_inst.wbin_num_next_cry_3_0     ALU           COUT     Out     0.035     2.350 r     -         
wbin_num_next_cry_3                                                                                                               Net           -        -       0.000     -           1         
vfb_top_inst.vfb_wrapper_inst.u0_dma_frame_buffer.u_dma_write_ctrl.fifo_dma_write_16_128_inst.fifo_inst.wbin_num_next_cry_4_0     ALU           CIN      In      -         2.350 r     -         
vfb_top_inst.vfb_wrapper_inst.u0_dma_frame_buffer.u_dma_write_ctrl.fifo_dma_write_16_128_inst.fifo_inst.wbin_num_next_cry_4_0     ALU           COUT     Out     0.035     2.385 r     -         
wbin_num_next_cry_4                                                                                                               Net           -        -       0.000     -           1         
vfb_top_inst.vfb_wrapper_inst.u0_dma_frame_buffer.u_dma_write_ctrl.fifo_dma_write_16_128_inst.fifo_inst.wbin_num_next_cry_5_0     ALU           CIN      In      -         2.385 r     -         
vfb_top_inst.vfb_wrapper_inst.u0_dma_frame_buffer.u_dma_write_ctrl.fifo_dma_write_16_128_inst.fifo_inst.wbin_num_next_cry_5_0     ALU           COUT     Out     0.035     2.420 r     -         
wbin_num_next_cry_5                                                                                                               Net           -        -       0.000     -           1         
vfb_top_inst.vfb_wrapper_inst.u0_dma_frame_buffer.u_dma_write_ctrl.fifo_dma_write_16_128_inst.fifo_inst.wbin_num_next_cry_6_0     ALU           CIN      In      -         2.420 r     -         
vfb_top_inst.vfb_wrapper_inst.u0_dma_frame_buffer.u_dma_write_ctrl.fifo_dma_write_16_128_inst.fifo_inst.wbin_num_next_cry_6_0     ALU           SUM      Out     0.470     2.890 f     -         
wbin_num_next[6]                                                                                                                  Net           -        -       0.535     -           5         
vfb_top_inst.vfb_wrapper_inst.u0_dma_frame_buffer.u_dma_write_ctrl.fifo_dma_write_16_128_inst.fifo_inst.wfull_val_3_cZ            LUT3          I1       In      -         3.425 f     -         
vfb_top_inst.vfb_wrapper_inst.u0_dma_frame_buffer.u_dma_write_ctrl.fifo_dma_write_16_128_inst.fifo_inst.wfull_val_3_cZ            LUT3          F        Out     0.570     3.995 r     -         
wfull_val_3                                                                                                                       Net           -        -       0.535     -           4         
vfb_top_inst.vfb_wrapper_inst.u0_dma_frame_buffer.u_dma_write_ctrl.fifo_dma_write_16_128_inst.fifo_inst.wfull_val_NE_6_0_0_cZ     LUT4          I2       In      -         4.530 r     -         
vfb_top_inst.vfb_wrapper_inst.u0_dma_frame_buffer.u_dma_write_ctrl.fifo_dma_write_16_128_inst.fifo_inst.wfull_val_NE_6_0_0_cZ     LUT4          F        Out     0.462     4.992 r     -         
wfull_val_NE_6_0_0                                                                                                                Net           -        -       0.000     -           1         
vfb_top_inst.vfb_wrapper_inst.u0_dma_frame_buffer.u_dma_write_ctrl.fifo_dma_write_16_128_inst.fifo_inst.wfull_val_NE_6_0_cZ       MUX2_LUT5     I0       In      -         4.992 r     -         
vfb_top_inst.vfb_wrapper_inst.u0_dma_frame_buffer.u_dma_write_ctrl.fifo_dma_write_16_128_inst.fifo_inst.wfull_val_NE_6_0_cZ       MUX2_LUT5     O        Out     0.105     5.097 r     -         
wfull_val_NE_6_0                                                                                                                  Net           -        -       0.000     -           1         
vfb_top_inst.vfb_wrapper_inst.u0_dma_frame_buffer.u_dma_write_ctrl.fifo_dma_write_16_128_inst.fifo_inst.wfull_val_NE_6_cZ         MUX2_LUT6     I0       In      -         5.097 r     -         
vfb_top_inst.vfb_wrapper_inst.u0_dma_frame_buffer.u_dma_write_ctrl.fifo_dma_write_16_128_inst.fifo_inst.wfull_val_NE_6_cZ         MUX2_LUT6     O        Out     0.105     5.202 r     -         
wfull_val_NE_6                                                                                                                    Net           -        -       0.535     -           1         
vfb_top_inst.vfb_wrapper_inst.u0_dma_frame_buffer.u_dma_write_ctrl.fifo_dma_write_16_128_inst.fifo_inst.wfull_val_NE_i_cZ         LUT4          I3       In      -         5.737 r     -         
vfb_top_inst.vfb_wrapper_inst.u0_dma_frame_buffer.u_dma_write_ctrl.fifo_dma_write_16_128_inst.fifo_inst.wfull_val_NE_i_cZ         LUT4          F        Out     0.371     6.108 f     -         
wfull_val_NE_i                                                                                                                    Net           -        -       0.000     -           1         
vfb_top_inst.vfb_wrapper_inst.u0_dma_frame_buffer.u_dma_write_ctrl.fifo_dma_write_16_128_inst.fifo_inst.Full_Z                    DFFC          D        In      -         6.108 f     -         
=================================================================================================================================================================================================
Total path delay (propagation time + setup) of 6.169 is 3.167(51.3%) logic and 3.002(48.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      5.244
    - Setup time:                            0.061
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.183

    - Propagation time:                      6.108
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.925

    Number of logic level(s):                13
    Starting point:                          vfb_top_inst.vfb_wrapper_inst.u0_dma_frame_buffer.u_dma_write_ctrl.fifo_wr_den / Q
    Ending point:                            vfb_top_inst.vfb_wrapper_inst.u0_dma_frame_buffer.u_dma_write_ctrl.fifo_dma_write_16_128_inst.fifo_inst.Full_Z / D
    The start point is clocked by            video_top|cmos_pclk [rising] (rise=0.000 fall=2.622 period=5.244) on pin CLK
    The end   point is clocked by            video_top|cmos_pclk [rising] (rise=0.000 fall=2.622 period=5.244) on pin CLK

Instance / Net                                                                                                                                  Pin      Pin               Arrival     No. of    
Name                                                                                                                              Type          Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
vfb_top_inst.vfb_wrapper_inst.u0_dma_frame_buffer.u_dma_write_ctrl.fifo_wr_den                                                    DFFC          Q        Out     0.243     0.243 r     -         
fifo_wr_den                                                                                                                       Net           -        -       0.535     -           5         
vfb_top_inst.vfb_wrapper_inst.u0_dma_frame_buffer.u_dma_write_ctrl.fifo_dma_write_16_128_inst.fifo_inst.\\Big\.un1_WrEn_cZ        LUT2          I1       In      -         0.778 r     -         
vfb_top_inst.vfb_wrapper_inst.u0_dma_frame_buffer.u_dma_write_ctrl.fifo_dma_write_16_128_inst.fifo_inst.\\Big\.un1_WrEn_cZ        LUT2          F        Out     0.570     1.348 r     -         
\\Big\.un1_WrEn                                                                                                                   Net           -        -       0.862     -           1         
vfb_top_inst.vfb_wrapper_inst.u0_dma_frame_buffer.u_dma_write_ctrl.fifo_dma_write_16_128_inst.fifo_inst.wbin_num_next_cry_0_0     ALU           CIN      In      -         2.210 r     -         
vfb_top_inst.vfb_wrapper_inst.u0_dma_frame_buffer.u_dma_write_ctrl.fifo_dma_write_16_128_inst.fifo_inst.wbin_num_next_cry_0_0     ALU           COUT     Out     0.035     2.245 r     -         
wbin_num_next_cry_0                                                                                                               Net           -        -       0.000     -           1         
vfb_top_inst.vfb_wrapper_inst.u0_dma_frame_buffer.u_dma_write_ctrl.fifo_dma_write_16_128_inst.fifo_inst.wbin_num_next_cry_1_0     ALU           CIN      In      -         2.245 r     -         
vfb_top_inst.vfb_wrapper_inst.u0_dma_frame_buffer.u_dma_write_ctrl.fifo_dma_write_16_128_inst.fifo_inst.wbin_num_next_cry_1_0     ALU           COUT     Out     0.035     2.280 r     -         
wbin_num_next_cry_1                                                                                                               Net           -        -       0.000     -           1         
vfb_top_inst.vfb_wrapper_inst.u0_dma_frame_buffer.u_dma_write_ctrl.fifo_dma_write_16_128_inst.fifo_inst.wbin_num_next_cry_2_0     ALU           CIN      In      -         2.280 r     -         
vfb_top_inst.vfb_wrapper_inst.u0_dma_frame_buffer.u_dma_write_ctrl.fifo_dma_write_16_128_inst.fifo_inst.wbin_num_next_cry_2_0     ALU           COUT     Out     0.035     2.315 r     -         
wbin_num_next_cry_2                                                                                                               Net           -        -       0.000     -           1         
vfb_top_inst.vfb_wrapper_inst.u0_dma_frame_buffer.u_dma_write_ctrl.fifo_dma_write_16_128_inst.fifo_inst.wbin_num_next_cry_3_0     ALU           CIN      In      -         2.315 r     -         
vfb_top_inst.vfb_wrapper_inst.u0_dma_frame_buffer.u_dma_write_ctrl.fifo_dma_write_16_128_inst.fifo_inst.wbin_num_next_cry_3_0     ALU           COUT     Out     0.035     2.350 r     -         
wbin_num_next_cry_3                                                                                                               Net           -        -       0.000     -           1         
vfb_top_inst.vfb_wrapper_inst.u0_dma_frame_buffer.u_dma_write_ctrl.fifo_dma_write_16_128_inst.fifo_inst.wbin_num_next_cry_4_0     ALU           CIN      In      -         2.350 r     -         
vfb_top_inst.vfb_wrapper_inst.u0_dma_frame_buffer.u_dma_write_ctrl.fifo_dma_write_16_128_inst.fifo_inst.wbin_num_next_cry_4_0     ALU           COUT     Out     0.035     2.385 r     -         
wbin_num_next_cry_4                                                                                                               Net           -        -       0.000     -           1         
vfb_top_inst.vfb_wrapper_inst.u0_dma_frame_buffer.u_dma_write_ctrl.fifo_dma_write_16_128_inst.fifo_inst.wbin_num_next_cry_5_0     ALU           CIN      In      -         2.385 r     -         
vfb_top_inst.vfb_wrapper_inst.u0_dma_frame_buffer.u_dma_write_ctrl.fifo_dma_write_16_128_inst.fifo_inst.wbin_num_next_cry_5_0     ALU           COUT     Out     0.035     2.420 r     -         
wbin_num_next_cry_5                                                                                                               Net           -        -       0.000     -           1         
vfb_top_inst.vfb_wrapper_inst.u0_dma_frame_buffer.u_dma_write_ctrl.fifo_dma_write_16_128_inst.fifo_inst.wbin_num_next_cry_6_0     ALU           CIN      In      -         2.420 r     -         
vfb_top_inst.vfb_wrapper_inst.u0_dma_frame_buffer.u_dma_write_ctrl.fifo_dma_write_16_128_inst.fifo_inst.wbin_num_next_cry_6_0     ALU           SUM      Out     0.470     2.890 f     -         
wbin_num_next[6]                                                                                                                  Net           -        -       0.535     -           5         
vfb_top_inst.vfb_wrapper_inst.u0_dma_frame_buffer.u_dma_write_ctrl.fifo_dma_write_16_128_inst.fifo_inst.wfull_val_3_cZ            LUT3          I1       In      -         3.425 f     -         
vfb_top_inst.vfb_wrapper_inst.u0_dma_frame_buffer.u_dma_write_ctrl.fifo_dma_write_16_128_inst.fifo_inst.wfull_val_3_cZ            LUT3          F        Out     0.570     3.995 r     -         
wfull_val_3                                                                                                                       Net           -        -       0.535     -           4         
vfb_top_inst.vfb_wrapper_inst.u0_dma_frame_buffer.u_dma_write_ctrl.fifo_dma_write_16_128_inst.fifo_inst.wfull_val_NE_6_0_1_cZ     LUT4          I2       In      -         4.530 r     -         
vfb_top_inst.vfb_wrapper_inst.u0_dma_frame_buffer.u_dma_write_ctrl.fifo_dma_write_16_128_inst.fifo_inst.wfull_val_NE_6_0_1_cZ     LUT4          F        Out     0.462     4.992 r     -         
wfull_val_NE_6_0_1                                                                                                                Net           -        -       0.000     -           1         
vfb_top_inst.vfb_wrapper_inst.u0_dma_frame_buffer.u_dma_write_ctrl.fifo_dma_write_16_128_inst.fifo_inst.wfull_val_NE_6_0_cZ       MUX2_LUT5     I1       In      -         4.992 r     -         
vfb_top_inst.vfb_wrapper_inst.u0_dma_frame_buffer.u_dma_write_ctrl.fifo_dma_write_16_128_inst.fifo_inst.wfull_val_NE_6_0_cZ       MUX2_LUT5     O        Out     0.105     5.097 r     -         
wfull_val_NE_6_0                                                                                                                  Net           -        -       0.000     -           1         
vfb_top_inst.vfb_wrapper_inst.u0_dma_frame_buffer.u_dma_write_ctrl.fifo_dma_write_16_128_inst.fifo_inst.wfull_val_NE_6_cZ         MUX2_LUT6     I0       In      -         5.097 r     -         
vfb_top_inst.vfb_wrapper_inst.u0_dma_frame_buffer.u_dma_write_ctrl.fifo_dma_write_16_128_inst.fifo_inst.wfull_val_NE_6_cZ         MUX2_LUT6     O        Out     0.105     5.202 r     -         
wfull_val_NE_6                                                                                                                    Net           -        -       0.535     -           1         
vfb_top_inst.vfb_wrapper_inst.u0_dma_frame_buffer.u_dma_write_ctrl.fifo_dma_write_16_128_inst.fifo_inst.wfull_val_NE_i_cZ         LUT4          I3       In      -         5.737 r     -         
vfb_top_inst.vfb_wrapper_inst.u0_dma_frame_buffer.u_dma_write_ctrl.fifo_dma_write_16_128_inst.fifo_inst.wfull_val_NE_i_cZ         LUT4          F        Out     0.371     6.108 f     -         
wfull_val_NE_i                                                                                                                    Net           -        -       0.000     -           1         
vfb_top_inst.vfb_wrapper_inst.u0_dma_frame_buffer.u_dma_write_ctrl.fifo_dma_write_16_128_inst.fifo_inst.Full_Z                    DFFC          D        In      -         6.108 f     -         
=================================================================================================================================================================================================
Total path delay (propagation time + setup) of 6.169 is 3.167(51.3%) logic and 3.002(48.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      5.244
    - Setup time:                            0.061
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.183

    - Propagation time:                      6.108
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.925

    Number of logic level(s):                13
    Starting point:                          vfb_top_inst.vfb_wrapper_inst.u0_dma_frame_buffer.u_dma_write_ctrl.fifo_wr_den / Q
    Ending point:                            vfb_top_inst.vfb_wrapper_inst.u0_dma_frame_buffer.u_dma_write_ctrl.fifo_dma_write_16_128_inst.fifo_inst.Full_Z / D
    The start point is clocked by            video_top|cmos_pclk [rising] (rise=0.000 fall=2.622 period=5.244) on pin CLK
    The end   point is clocked by            video_top|cmos_pclk [rising] (rise=0.000 fall=2.622 period=5.244) on pin CLK

Instance / Net                                                                                                                                  Pin      Pin               Arrival     No. of    
Name                                                                                                                              Type          Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
vfb_top_inst.vfb_wrapper_inst.u0_dma_frame_buffer.u_dma_write_ctrl.fifo_wr_den                                                    DFFC          Q        Out     0.243     0.243 r     -         
fifo_wr_den                                                                                                                       Net           -        -       0.535     -           5         
vfb_top_inst.vfb_wrapper_inst.u0_dma_frame_buffer.u_dma_write_ctrl.fifo_dma_write_16_128_inst.fifo_inst.\\Big\.un1_WrEn_cZ        LUT2          I1       In      -         0.778 r     -         
vfb_top_inst.vfb_wrapper_inst.u0_dma_frame_buffer.u_dma_write_ctrl.fifo_dma_write_16_128_inst.fifo_inst.\\Big\.un1_WrEn_cZ        LUT2          F        Out     0.570     1.348 r     -         
\\Big\.un1_WrEn                                                                                                                   Net           -        -       0.862     -           1         
vfb_top_inst.vfb_wrapper_inst.u0_dma_frame_buffer.u_dma_write_ctrl.fifo_dma_write_16_128_inst.fifo_inst.wbin_num_next_cry_0_0     ALU           CIN      In      -         2.210 r     -         
vfb_top_inst.vfb_wrapper_inst.u0_dma_frame_buffer.u_dma_write_ctrl.fifo_dma_write_16_128_inst.fifo_inst.wbin_num_next_cry_0_0     ALU           COUT     Out     0.035     2.245 r     -         
wbin_num_next_cry_0                                                                                                               Net           -        -       0.000     -           1         
vfb_top_inst.vfb_wrapper_inst.u0_dma_frame_buffer.u_dma_write_ctrl.fifo_dma_write_16_128_inst.fifo_inst.wbin_num_next_cry_1_0     ALU           CIN      In      -         2.245 r     -         
vfb_top_inst.vfb_wrapper_inst.u0_dma_frame_buffer.u_dma_write_ctrl.fifo_dma_write_16_128_inst.fifo_inst.wbin_num_next_cry_1_0     ALU           COUT     Out     0.035     2.280 r     -         
wbin_num_next_cry_1                                                                                                               Net           -        -       0.000     -           1         
vfb_top_inst.vfb_wrapper_inst.u0_dma_frame_buffer.u_dma_write_ctrl.fifo_dma_write_16_128_inst.fifo_inst.wbin_num_next_cry_2_0     ALU           CIN      In      -         2.280 r     -         
vfb_top_inst.vfb_wrapper_inst.u0_dma_frame_buffer.u_dma_write_ctrl.fifo_dma_write_16_128_inst.fifo_inst.wbin_num_next_cry_2_0     ALU           COUT     Out     0.035     2.315 r     -         
wbin_num_next_cry_2                                                                                                               Net           -        -       0.000     -           1         
vfb_top_inst.vfb_wrapper_inst.u0_dma_frame_buffer.u_dma_write_ctrl.fifo_dma_write_16_128_inst.fifo_inst.wbin_num_next_cry_3_0     ALU           CIN      In      -         2.315 r     -         
vfb_top_inst.vfb_wrapper_inst.u0_dma_frame_buffer.u_dma_write_ctrl.fifo_dma_write_16_128_inst.fifo_inst.wbin_num_next_cry_3_0     ALU           COUT     Out     0.035     2.350 r     -         
wbin_num_next_cry_3                                                                                                               Net           -        -       0.000     -           1         
vfb_top_inst.vfb_wrapper_inst.u0_dma_frame_buffer.u_dma_write_ctrl.fifo_dma_write_16_128_inst.fifo_inst.wbin_num_next_cry_4_0     ALU           CIN      In      -         2.350 r     -         
vfb_top_inst.vfb_wrapper_inst.u0_dma_frame_buffer.u_dma_write_ctrl.fifo_dma_write_16_128_inst.fifo_inst.wbin_num_next_cry_4_0     ALU           COUT     Out     0.035     2.385 r     -         
wbin_num_next_cry_4                                                                                                               Net           -        -       0.000     -           1         
vfb_top_inst.vfb_wrapper_inst.u0_dma_frame_buffer.u_dma_write_ctrl.fifo_dma_write_16_128_inst.fifo_inst.wbin_num_next_cry_5_0     ALU           CIN      In      -         2.385 r     -         
vfb_top_inst.vfb_wrapper_inst.u0_dma_frame_buffer.u_dma_write_ctrl.fifo_dma_write_16_128_inst.fifo_inst.wbin_num_next_cry_5_0     ALU           COUT     Out     0.035     2.420 r     -         
wbin_num_next_cry_5                                                                                                               Net           -        -       0.000     -           1         
vfb_top_inst.vfb_wrapper_inst.u0_dma_frame_buffer.u_dma_write_ctrl.fifo_dma_write_16_128_inst.fifo_inst.wbin_num_next_cry_6_0     ALU           CIN      In      -         2.420 r     -         
vfb_top_inst.vfb_wrapper_inst.u0_dma_frame_buffer.u_dma_write_ctrl.fifo_dma_write_16_128_inst.fifo_inst.wbin_num_next_cry_6_0     ALU           SUM      Out     0.470     2.890 f     -         
wbin_num_next[6]                                                                                                                  Net           -        -       0.535     -           5         
vfb_top_inst.vfb_wrapper_inst.u0_dma_frame_buffer.u_dma_write_ctrl.fifo_dma_write_16_128_inst.fifo_inst.wfull_val_3_cZ            LUT3          I1       In      -         3.425 f     -         
vfb_top_inst.vfb_wrapper_inst.u0_dma_frame_buffer.u_dma_write_ctrl.fifo_dma_write_16_128_inst.fifo_inst.wfull_val_3_cZ            LUT3          F        Out     0.570     3.995 r     -         
wfull_val_3                                                                                                                       Net           -        -       0.535     -           4         
vfb_top_inst.vfb_wrapper_inst.u0_dma_frame_buffer.u_dma_write_ctrl.fifo_dma_write_16_128_inst.fifo_inst.wfull_val_NE_6_1_1_cZ     LUT4          I2       In      -         4.530 r     -         
vfb_top_inst.vfb_wrapper_inst.u0_dma_frame_buffer.u_dma_write_ctrl.fifo_dma_write_16_128_inst.fifo_inst.wfull_val_NE_6_1_1_cZ     LUT4          F        Out     0.462     4.992 r     -         
wfull_val_NE_6_1_1                                                                                                                Net           -        -       0.000     -           1         
vfb_top_inst.vfb_wrapper_inst.u0_dma_frame_buffer.u_dma_write_ctrl.fifo_dma_write_16_128_inst.fifo_inst.wfull_val_NE_6_1_cZ       MUX2_LUT5     I1       In      -         4.992 r     -         
vfb_top_inst.vfb_wrapper_inst.u0_dma_frame_buffer.u_dma_write_ctrl.fifo_dma_write_16_128_inst.fifo_inst.wfull_val_NE_6_1_cZ       MUX2_LUT5     O        Out     0.105     5.097 r     -         
wfull_val_NE_6_1                                                                                                                  Net           -        -       0.000     -           1         
vfb_top_inst.vfb_wrapper_inst.u0_dma_frame_buffer.u_dma_write_ctrl.fifo_dma_write_16_128_inst.fifo_inst.wfull_val_NE_6_cZ         MUX2_LUT6     I1       In      -         5.097 r     -         
vfb_top_inst.vfb_wrapper_inst.u0_dma_frame_buffer.u_dma_write_ctrl.fifo_dma_write_16_128_inst.fifo_inst.wfull_val_NE_6_cZ         MUX2_LUT6     O        Out     0.105     5.202 r     -         
wfull_val_NE_6                                                                                                                    Net           -        -       0.535     -           1         
vfb_top_inst.vfb_wrapper_inst.u0_dma_frame_buffer.u_dma_write_ctrl.fifo_dma_write_16_128_inst.fifo_inst.wfull_val_NE_i_cZ         LUT4          I3       In      -         5.737 r     -         
vfb_top_inst.vfb_wrapper_inst.u0_dma_frame_buffer.u_dma_write_ctrl.fifo_dma_write_16_128_inst.fifo_inst.wfull_val_NE_i_cZ         LUT4          F        Out     0.371     6.108 f     -         
wfull_val_NE_i                                                                                                                    Net           -        -       0.000     -           1         
vfb_top_inst.vfb_wrapper_inst.u0_dma_frame_buffer.u_dma_write_ctrl.fifo_dma_write_16_128_inst.fifo_inst.Full_Z                    DFFC          D        In      -         6.108 f     -         
=================================================================================================================================================================================================
Total path delay (propagation time + setup) of 6.169 is 3.167(51.3%) logic and 3.002(48.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      5.244
    - Setup time:                            0.061
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.183

    - Propagation time:                      6.108
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.925

    Number of logic level(s):                13
    Starting point:                          vfb_top_inst.vfb_wrapper_inst.u0_dma_frame_buffer.u_dma_write_ctrl.fifo_wr_den / Q
    Ending point:                            vfb_top_inst.vfb_wrapper_inst.u0_dma_frame_buffer.u_dma_write_ctrl.fifo_dma_write_16_128_inst.fifo_inst.Full_Z / D
    The start point is clocked by            video_top|cmos_pclk [rising] (rise=0.000 fall=2.622 period=5.244) on pin CLK
    The end   point is clocked by            video_top|cmos_pclk [rising] (rise=0.000 fall=2.622 period=5.244) on pin CLK

Instance / Net                                                                                                                                  Pin      Pin               Arrival     No. of    
Name                                                                                                                              Type          Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
vfb_top_inst.vfb_wrapper_inst.u0_dma_frame_buffer.u_dma_write_ctrl.fifo_wr_den                                                    DFFC          Q        Out     0.243     0.243 r     -         
fifo_wr_den                                                                                                                       Net           -        -       0.535     -           5         
vfb_top_inst.vfb_wrapper_inst.u0_dma_frame_buffer.u_dma_write_ctrl.fifo_dma_write_16_128_inst.fifo_inst.\\Big\.un1_WrEn_cZ        LUT2          I1       In      -         0.778 r     -         
vfb_top_inst.vfb_wrapper_inst.u0_dma_frame_buffer.u_dma_write_ctrl.fifo_dma_write_16_128_inst.fifo_inst.\\Big\.un1_WrEn_cZ        LUT2          F        Out     0.570     1.348 r     -         
\\Big\.un1_WrEn                                                                                                                   Net           -        -       0.862     -           1         
vfb_top_inst.vfb_wrapper_inst.u0_dma_frame_buffer.u_dma_write_ctrl.fifo_dma_write_16_128_inst.fifo_inst.wbin_num_next_cry_0_0     ALU           CIN      In      -         2.210 r     -         
vfb_top_inst.vfb_wrapper_inst.u0_dma_frame_buffer.u_dma_write_ctrl.fifo_dma_write_16_128_inst.fifo_inst.wbin_num_next_cry_0_0     ALU           COUT     Out     0.035     2.245 r     -         
wbin_num_next_cry_0                                                                                                               Net           -        -       0.000     -           1         
vfb_top_inst.vfb_wrapper_inst.u0_dma_frame_buffer.u_dma_write_ctrl.fifo_dma_write_16_128_inst.fifo_inst.wbin_num_next_cry_1_0     ALU           CIN      In      -         2.245 r     -         
vfb_top_inst.vfb_wrapper_inst.u0_dma_frame_buffer.u_dma_write_ctrl.fifo_dma_write_16_128_inst.fifo_inst.wbin_num_next_cry_1_0     ALU           COUT     Out     0.035     2.280 r     -         
wbin_num_next_cry_1                                                                                                               Net           -        -       0.000     -           1         
vfb_top_inst.vfb_wrapper_inst.u0_dma_frame_buffer.u_dma_write_ctrl.fifo_dma_write_16_128_inst.fifo_inst.wbin_num_next_cry_2_0     ALU           CIN      In      -         2.280 r     -         
vfb_top_inst.vfb_wrapper_inst.u0_dma_frame_buffer.u_dma_write_ctrl.fifo_dma_write_16_128_inst.fifo_inst.wbin_num_next_cry_2_0     ALU           COUT     Out     0.035     2.315 r     -         
wbin_num_next_cry_2                                                                                                               Net           -        -       0.000     -           1         
vfb_top_inst.vfb_wrapper_inst.u0_dma_frame_buffer.u_dma_write_ctrl.fifo_dma_write_16_128_inst.fifo_inst.wbin_num_next_cry_3_0     ALU           CIN      In      -         2.315 r     -         
vfb_top_inst.vfb_wrapper_inst.u0_dma_frame_buffer.u_dma_write_ctrl.fifo_dma_write_16_128_inst.fifo_inst.wbin_num_next_cry_3_0     ALU           COUT     Out     0.035     2.350 r     -         
wbin_num_next_cry_3                                                                                                               Net           -        -       0.000     -           1         
vfb_top_inst.vfb_wrapper_inst.u0_dma_frame_buffer.u_dma_write_ctrl.fifo_dma_write_16_128_inst.fifo_inst.wbin_num_next_cry_4_0     ALU           CIN      In      -         2.350 r     -         
vfb_top_inst.vfb_wrapper_inst.u0_dma_frame_buffer.u_dma_write_ctrl.fifo_dma_write_16_128_inst.fifo_inst.wbin_num_next_cry_4_0     ALU           COUT     Out     0.035     2.385 r     -         
wbin_num_next_cry_4                                                                                                               Net           -        -       0.000     -           1         
vfb_top_inst.vfb_wrapper_inst.u0_dma_frame_buffer.u_dma_write_ctrl.fifo_dma_write_16_128_inst.fifo_inst.wbin_num_next_cry_5_0     ALU           CIN      In      -         2.385 r     -         
vfb_top_inst.vfb_wrapper_inst.u0_dma_frame_buffer.u_dma_write_ctrl.fifo_dma_write_16_128_inst.fifo_inst.wbin_num_next_cry_5_0     ALU           COUT     Out     0.035     2.420 r     -         
wbin_num_next_cry_5                                                                                                               Net           -        -       0.000     -           1         
vfb_top_inst.vfb_wrapper_inst.u0_dma_frame_buffer.u_dma_write_ctrl.fifo_dma_write_16_128_inst.fifo_inst.wbin_num_next_cry_6_0     ALU           CIN      In      -         2.420 r     -         
vfb_top_inst.vfb_wrapper_inst.u0_dma_frame_buffer.u_dma_write_ctrl.fifo_dma_write_16_128_inst.fifo_inst.wbin_num_next_cry_6_0     ALU           SUM      Out     0.470     2.890 f     -         
wbin_num_next[6]                                                                                                                  Net           -        -       0.535     -           5         
vfb_top_inst.vfb_wrapper_inst.u0_dma_frame_buffer.u_dma_write_ctrl.fifo_dma_write_16_128_inst.fifo_inst.wfull_val_3_cZ            LUT3          I1       In      -         3.425 f     -         
vfb_top_inst.vfb_wrapper_inst.u0_dma_frame_buffer.u_dma_write_ctrl.fifo_dma_write_16_128_inst.fifo_inst.wfull_val_3_cZ            LUT3          F        Out     0.570     3.995 r     -         
wfull_val_3                                                                                                                       Net           -        -       0.535     -           4         
vfb_top_inst.vfb_wrapper_inst.u0_dma_frame_buffer.u_dma_write_ctrl.fifo_dma_write_16_128_inst.fifo_inst.wfull_val_NE_6_1_0_cZ     LUT4          I2       In      -         4.530 r     -         
vfb_top_inst.vfb_wrapper_inst.u0_dma_frame_buffer.u_dma_write_ctrl.fifo_dma_write_16_128_inst.fifo_inst.wfull_val_NE_6_1_0_cZ     LUT4          F        Out     0.462     4.992 r     -         
wfull_val_NE_6_1_0                                                                                                                Net           -        -       0.000     -           1         
vfb_top_inst.vfb_wrapper_inst.u0_dma_frame_buffer.u_dma_write_ctrl.fifo_dma_write_16_128_inst.fifo_inst.wfull_val_NE_6_1_cZ       MUX2_LUT5     I0       In      -         4.992 r     -         
vfb_top_inst.vfb_wrapper_inst.u0_dma_frame_buffer.u_dma_write_ctrl.fifo_dma_write_16_128_inst.fifo_inst.wfull_val_NE_6_1_cZ       MUX2_LUT5     O        Out     0.105     5.097 r     -         
wfull_val_NE_6_1                                                                                                                  Net           -        -       0.000     -           1         
vfb_top_inst.vfb_wrapper_inst.u0_dma_frame_buffer.u_dma_write_ctrl.fifo_dma_write_16_128_inst.fifo_inst.wfull_val_NE_6_cZ         MUX2_LUT6     I1       In      -         5.097 r     -         
vfb_top_inst.vfb_wrapper_inst.u0_dma_frame_buffer.u_dma_write_ctrl.fifo_dma_write_16_128_inst.fifo_inst.wfull_val_NE_6_cZ         MUX2_LUT6     O        Out     0.105     5.202 r     -         
wfull_val_NE_6                                                                                                                    Net           -        -       0.535     -           1         
vfb_top_inst.vfb_wrapper_inst.u0_dma_frame_buffer.u_dma_write_ctrl.fifo_dma_write_16_128_inst.fifo_inst.wfull_val_NE_i_cZ         LUT4          I3       In      -         5.737 r     -         
vfb_top_inst.vfb_wrapper_inst.u0_dma_frame_buffer.u_dma_write_ctrl.fifo_dma_write_16_128_inst.fifo_inst.wfull_val_NE_i_cZ         LUT4          F        Out     0.371     6.108 f     -         
wfull_val_NE_i                                                                                                                    Net           -        -       0.000     -           1         
vfb_top_inst.vfb_wrapper_inst.u0_dma_frame_buffer.u_dma_write_ctrl.fifo_dma_write_16_128_inst.fifo_inst.Full_Z                    DFFC          D        In      -         6.108 f     -         
=================================================================================================================================================================================================
Total path delay (propagation time + setup) of 6.169 is 3.167(51.3%) logic and 3.002(48.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      5.244
    - Setup time:                            0.061
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.183

    - Propagation time:                      6.087
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.904

    Number of logic level(s):                13
    Starting point:                          vfb_top_inst.vfb_wrapper_inst.u0_dma_frame_buffer.u_dma_write_ctrl.fifo_dma_write_16_128_inst.fifo_inst.Full_Z / Q
    Ending point:                            vfb_top_inst.vfb_wrapper_inst.u0_dma_frame_buffer.u_dma_write_ctrl.fifo_dma_write_16_128_inst.fifo_inst.Full_Z / D
    The start point is clocked by            video_top|cmos_pclk [rising] (rise=0.000 fall=2.622 period=5.244) on pin CLK
    The end   point is clocked by            video_top|cmos_pclk [rising] (rise=0.000 fall=2.622 period=5.244) on pin CLK

Instance / Net                                                                                                                                  Pin      Pin               Arrival     No. of    
Name                                                                                                                              Type          Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
vfb_top_inst.vfb_wrapper_inst.u0_dma_frame_buffer.u_dma_write_ctrl.fifo_dma_write_16_128_inst.fifo_inst.Full_Z                    DFFC          Q        Out     0.243     0.243 r     -         
Fullz                                                                                                                             Net           -        -       0.535     -           2         
vfb_top_inst.vfb_wrapper_inst.u0_dma_frame_buffer.u_dma_write_ctrl.fifo_dma_write_16_128_inst.fifo_inst.\\Big\.un1_WrEn_cZ        LUT2          I0       In      -         0.778 r     -         
vfb_top_inst.vfb_wrapper_inst.u0_dma_frame_buffer.u_dma_write_ctrl.fifo_dma_write_16_128_inst.fifo_inst.\\Big\.un1_WrEn_cZ        LUT2          F        Out     0.549     1.327 r     -         
\\Big\.un1_WrEn                                                                                                                   Net           -        -       0.862     -           1         
vfb_top_inst.vfb_wrapper_inst.u0_dma_frame_buffer.u_dma_write_ctrl.fifo_dma_write_16_128_inst.fifo_inst.wbin_num_next_cry_0_0     ALU           CIN      In      -         2.189 r     -         
vfb_top_inst.vfb_wrapper_inst.u0_dma_frame_buffer.u_dma_write_ctrl.fifo_dma_write_16_128_inst.fifo_inst.wbin_num_next_cry_0_0     ALU           COUT     Out     0.035     2.224 r     -         
wbin_num_next_cry_0                                                                                                               Net           -        -       0.000     -           1         
vfb_top_inst.vfb_wrapper_inst.u0_dma_frame_buffer.u_dma_write_ctrl.fifo_dma_write_16_128_inst.fifo_inst.wbin_num_next_cry_1_0     ALU           CIN      In      -         2.224 r     -         
vfb_top_inst.vfb_wrapper_inst.u0_dma_frame_buffer.u_dma_write_ctrl.fifo_dma_write_16_128_inst.fifo_inst.wbin_num_next_cry_1_0     ALU           COUT     Out     0.035     2.259 r     -         
wbin_num_next_cry_1                                                                                                               Net           -        -       0.000     -           1         
vfb_top_inst.vfb_wrapper_inst.u0_dma_frame_buffer.u_dma_write_ctrl.fifo_dma_write_16_128_inst.fifo_inst.wbin_num_next_cry_2_0     ALU           CIN      In      -         2.259 r     -         
vfb_top_inst.vfb_wrapper_inst.u0_dma_frame_buffer.u_dma_write_ctrl.fifo_dma_write_16_128_inst.fifo_inst.wbin_num_next_cry_2_0     ALU           COUT     Out     0.035     2.294 r     -         
wbin_num_next_cry_2                                                                                                               Net           -        -       0.000     -           1         
vfb_top_inst.vfb_wrapper_inst.u0_dma_frame_buffer.u_dma_write_ctrl.fifo_dma_write_16_128_inst.fifo_inst.wbin_num_next_cry_3_0     ALU           CIN      In      -         2.294 r     -         
vfb_top_inst.vfb_wrapper_inst.u0_dma_frame_buffer.u_dma_write_ctrl.fifo_dma_write_16_128_inst.fifo_inst.wbin_num_next_cry_3_0     ALU           COUT     Out     0.035     2.329 r     -         
wbin_num_next_cry_3                                                                                                               Net           -        -       0.000     -           1         
vfb_top_inst.vfb_wrapper_inst.u0_dma_frame_buffer.u_dma_write_ctrl.fifo_dma_write_16_128_inst.fifo_inst.wbin_num_next_cry_4_0     ALU           CIN      In      -         2.329 r     -         
vfb_top_inst.vfb_wrapper_inst.u0_dma_frame_buffer.u_dma_write_ctrl.fifo_dma_write_16_128_inst.fifo_inst.wbin_num_next_cry_4_0     ALU           COUT     Out     0.035     2.364 r     -         
wbin_num_next_cry_4                                                                                                               Net           -        -       0.000     -           1         
vfb_top_inst.vfb_wrapper_inst.u0_dma_frame_buffer.u_dma_write_ctrl.fifo_dma_write_16_128_inst.fifo_inst.wbin_num_next_cry_5_0     ALU           CIN      In      -         2.364 r     -         
vfb_top_inst.vfb_wrapper_inst.u0_dma_frame_buffer.u_dma_write_ctrl.fifo_dma_write_16_128_inst.fifo_inst.wbin_num_next_cry_5_0     ALU           COUT     Out     0.035     2.399 r     -         
wbin_num_next_cry_5                                                                                                               Net           -        -       0.000     -           1         
vfb_top_inst.vfb_wrapper_inst.u0_dma_frame_buffer.u_dma_write_ctrl.fifo_dma_write_16_128_inst.fifo_inst.wbin_num_next_cry_6_0     ALU           CIN      In      -         2.399 r     -         
vfb_top_inst.vfb_wrapper_inst.u0_dma_frame_buffer.u_dma_write_ctrl.fifo_dma_write_16_128_inst.fifo_inst.wbin_num_next_cry_6_0     ALU           SUM      Out     0.470     2.869 f     -         
wbin_num_next[6]                                                                                                                  Net           -        -       0.535     -           5         
vfb_top_inst.vfb_wrapper_inst.u0_dma_frame_buffer.u_dma_write_ctrl.fifo_dma_write_16_128_inst.fifo_inst.wfull_val_3_cZ            LUT3          I1       In      -         3.404 f     -         
vfb_top_inst.vfb_wrapper_inst.u0_dma_frame_buffer.u_dma_write_ctrl.fifo_dma_write_16_128_inst.fifo_inst.wfull_val_3_cZ            LUT3          F        Out     0.570     3.974 r     -         
wfull_val_3                                                                                                                       Net           -        -       0.535     -           4         
vfb_top_inst.vfb_wrapper_inst.u0_dma_frame_buffer.u_dma_write_ctrl.fifo_dma_write_16_128_inst.fifo_inst.wfull_val_NE_6_0_0_cZ     LUT4          I2       In      -         4.509 r     -         
vfb_top_inst.vfb_wrapper_inst.u0_dma_frame_buffer.u_dma_write_ctrl.fifo_dma_write_16_128_inst.fifo_inst.wfull_val_NE_6_0_0_cZ     LUT4          F        Out     0.462     4.971 r     -         
wfull_val_NE_6_0_0                                                                                                                Net           -        -       0.000     -           1         
vfb_top_inst.vfb_wrapper_inst.u0_dma_frame_buffer.u_dma_write_ctrl.fifo_dma_write_16_128_inst.fifo_inst.wfull_val_NE_6_0_cZ       MUX2_LUT5     I0       In      -         4.971 r     -         
vfb_top_inst.vfb_wrapper_inst.u0_dma_frame_buffer.u_dma_write_ctrl.fifo_dma_write_16_128_inst.fifo_inst.wfull_val_NE_6_0_cZ       MUX2_LUT5     O        Out     0.105     5.076 r     -         
wfull_val_NE_6_0                                                                                                                  Net           -        -       0.000     -           1         
vfb_top_inst.vfb_wrapper_inst.u0_dma_frame_buffer.u_dma_write_ctrl.fifo_dma_write_16_128_inst.fifo_inst.wfull_val_NE_6_cZ         MUX2_LUT6     I0       In      -         5.076 r     -         
vfb_top_inst.vfb_wrapper_inst.u0_dma_frame_buffer.u_dma_write_ctrl.fifo_dma_write_16_128_inst.fifo_inst.wfull_val_NE_6_cZ         MUX2_LUT6     O        Out     0.105     5.181 r     -         
wfull_val_NE_6                                                                                                                    Net           -        -       0.535     -           1         
vfb_top_inst.vfb_wrapper_inst.u0_dma_frame_buffer.u_dma_write_ctrl.fifo_dma_write_16_128_inst.fifo_inst.wfull_val_NE_i_cZ         LUT4          I3       In      -         5.716 r     -         
vfb_top_inst.vfb_wrapper_inst.u0_dma_frame_buffer.u_dma_write_ctrl.fifo_dma_write_16_128_inst.fifo_inst.wfull_val_NE_i_cZ         LUT4          F        Out     0.371     6.087 f     -         
wfull_val_NE_i                                                                                                                    Net           -        -       0.000     -           1         
vfb_top_inst.vfb_wrapper_inst.u0_dma_frame_buffer.u_dma_write_ctrl.fifo_dma_write_16_128_inst.fifo_inst.Full_Z                    DFFC          D        In      -         6.087 f     -         
=================================================================================================================================================================================================
Total path delay (propagation time + setup) of 6.148 is 3.146(51.2%) logic and 3.002(48.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: video_top|pix_clk
====================================



Starting Points with Worst Slack
********************************

                                                           Starting                                              Arrival           
Instance                                                   Reference             Type     Pin     Net            Time        Slack 
                                                           Clock                                                                   
-----------------------------------------------------------------------------------------------------------------------------------
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_r.din_d[4]     video_top|pix_clk     DFFC     Q       din_d[4]       0.243       -1.705
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_r.din_d[3]     video_top|pix_clk     DFFC     Q       din_d[3]       0.243       -1.684
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_r.din_d[6]     video_top|pix_clk     DFFC     Q       din_d[6]       0.243       -1.614
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_r.din_d[5]     video_top|pix_clk     DFFC     Q       din_d_0[5]     0.243       -1.593
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_b.din_d[5]     video_top|pix_clk     DFFC     Q       din_d[5]       0.243       -1.353
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_b.din_d[6]     video_top|pix_clk     DFFC     Q       din_d[6]       0.243       -1.313
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_b.din_d[4]     video_top|pix_clk     DFFC     Q       din_d[4]       0.243       -1.266
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_b.din_d[7]     video_top|pix_clk     DFFC     Q       din_d[7]       0.243       -1.266
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_b.din_d[3]     video_top|pix_clk     DFFC     Q       din_d[3]       0.243       -1.245
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_r.sel_xnor     video_top|pix_clk     DFFC     Q       ANC0           0.243       -1.168
===================================================================================================================================


Ending Points with Worst Slack
******************************

                                                         Starting                                                   Required           
Instance                                                 Reference             Type     Pin     Net                 Time         Slack 
                                                         Clock                                                                         
---------------------------------------------------------------------------------------------------------------------------------------
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_r.cnt[4]     video_top|pix_clk     DFFC     D       z[4]                9.601        -1.705
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_b.cnt[4]     video_top|pix_clk     DFFC     D       z_0_s_4_0_SUM       9.601        -1.353
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_r.cnt[3]     video_top|pix_clk     DFFC     D       z[3]                9.601        -1.235
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_b.cnt[3]     video_top|pix_clk     DFFC     D       z_0_cry_3_0_SUM     9.601        -0.883
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.cnt[4]     video_top|pix_clk     DFFC     D       z[4]                9.601        -0.698
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.cnt[3]     video_top|pix_clk     DFFC     D       z[3]                9.601        -0.218
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_r.cnt[2]     video_top|pix_clk     DFFC     D       z[2]                9.601        0.120 
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_r.cnt[1]     video_top|pix_clk     DFFC     D       z[1]                9.601        0.155 
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.cnt[2]     video_top|pix_clk     DFFC     D       z[2]                9.601        0.252 
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_b.cnt[2]     video_top|pix_clk     DFFC     D       z_0_cry_2_0_SUM     9.601        0.380 
=======================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      9.662
    - Setup time:                            0.061
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.601

    - Propagation time:                      11.306
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.705

    Number of logic level(s):                11
    Starting point:                          DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_r.din_d[4] / Q
    Ending point:                            DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_r.cnt[4] / D
    The start point is clocked by            video_top|pix_clk [rising] (rise=0.000 fall=4.831 period=9.662) on pin CLK
    The end   point is clocked by            video_top|pix_clk [rising] (rise=0.000 fall=4.831 period=9.662) on pin CLK

Instance / Net                                                                Pin      Pin               Arrival      No. of    
Name                                                                 Type     Name     Dir     Delay     Time         Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_r.din_d[4]               DFFC     Q        Out     0.243     0.243 r      -         
din_d[4]                                                             Net      -        -       0.596     -            13        
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_r.N_3_i_0_RNO            LUT2     I1       In      -         0.839 r      -         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_r.N_3_i_0_RNO            LUT2     F        Out     0.570     1.409 r      -         
g0_0_0_0                                                             Net      -        -       0.401     -            1         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_r.N_3_i_0                LUT4     I3       In      -         1.810 r      -         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_r.N_3_i_0                LUT4     F        Out     0.371     2.181 f      -         
g0_2_1                                                               Net      -        -       0.535     -            2         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_r.g0_2                   LUT4     I2       In      -         2.716 f      -         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_r.g0_2                   LUT4     F        Out     0.462     3.178 r      -         
N_11_n0_0_0_0                                                        Net      -        -       0.401     -            1         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_r.g0_i_m2                LUT4     I1       In      -         3.579 r      -         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_r.g0_i_m2                LUT4     F        Out     0.570     4.149 r      -         
N_11_n                                                               Net      -        -       0.535     -            7         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_r.un13_a0                LUT4     I2       In      -         4.684 r      -         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_r.un13_a0                LUT4     F        Out     0.462     5.146 r      -         
un13_a0                                                              Net      -        -       0.535     -            4         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_r.un1_cnt_1_sqmuxa       LUT4     I2       In      -         5.681 r      -         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_r.un1_cnt_1_sqmuxa       LUT4     F        Out     0.462     6.143 r      -         
un1_cnt_1_sqmuxa                                                     Net      -        -       0.535     -            5         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_r.un17[2]                LUT3     I2       In      -         6.678 r      -         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_r.un17[2]                LUT3     F        Out     0.462     7.140 r      -         
un17[2]                                                              Net      -        -       0.535     -            1         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_r.un20.z_axb_3           LUT4     I1       In      -         7.675 r      -         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_r.un20.z_axb_3           LUT4     F        Out     0.570     8.245 r      -         
z_axb_3                                                              Net      -        -       0.401     -            1         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_r.un20.z_cry_3_0_RNO     LUT2     I1       In      -         8.647 r      -         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_r.un20.z_cry_3_0_RNO     LUT2     F        Out     0.570     9.217 r      -         
z_cry_3_0_RNO                                                        Net      -        -       0.535     -            1         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_r.un20.z_cry_3_0         ALU      I0       In      -         9.752 r      -         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_r.un20.z_cry_3_0         ALU      COUT     Out     0.549     10.301 r     -         
z_cry_3                                                              Net      -        -       0.000     -            1         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_r.un20.z_s_4_0           ALU      CIN      In      -         10.301 r     -         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_r.un20.z_s_4_0           ALU      SUM      Out     0.470     10.771 f     -         
z[4]                                                                 Net      -        -       0.535     -            1         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_r.cnt[4]                 DFFC     D        In      -         11.306 f     -         
================================================================================================================================
Total path delay (propagation time + setup) of 11.367 is 5.822(51.2%) logic and 5.545(48.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      9.662
    - Setup time:                            0.061
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.601

    - Propagation time:                      11.285
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.684

    Number of logic level(s):                11
    Starting point:                          DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_r.din_d[3] / Q
    Ending point:                            DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_r.cnt[4] / D
    The start point is clocked by            video_top|pix_clk [rising] (rise=0.000 fall=4.831 period=9.662) on pin CLK
    The end   point is clocked by            video_top|pix_clk [rising] (rise=0.000 fall=4.831 period=9.662) on pin CLK

Instance / Net                                                                Pin      Pin               Arrival      No. of    
Name                                                                 Type     Name     Dir     Delay     Time         Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_r.din_d[3]               DFFC     Q        Out     0.243     0.243 r      -         
din_d[3]                                                             Net      -        -       0.596     -            19        
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_r.N_3_i_0_RNO            LUT2     I0       In      -         0.839 r      -         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_r.N_3_i_0_RNO            LUT2     F        Out     0.549     1.388 r      -         
g0_0_0_0                                                             Net      -        -       0.401     -            1         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_r.N_3_i_0                LUT4     I3       In      -         1.789 r      -         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_r.N_3_i_0                LUT4     F        Out     0.371     2.160 f      -         
g0_2_1                                                               Net      -        -       0.535     -            2         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_r.g0_2                   LUT4     I2       In      -         2.695 f      -         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_r.g0_2                   LUT4     F        Out     0.462     3.157 r      -         
N_11_n0_0_0_0                                                        Net      -        -       0.401     -            1         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_r.g0_i_m2                LUT4     I1       In      -         3.558 r      -         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_r.g0_i_m2                LUT4     F        Out     0.570     4.128 r      -         
N_11_n                                                               Net      -        -       0.535     -            7         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_r.un13_a0                LUT4     I2       In      -         4.663 r      -         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_r.un13_a0                LUT4     F        Out     0.462     5.125 r      -         
un13_a0                                                              Net      -        -       0.535     -            4         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_r.un1_cnt_1_sqmuxa       LUT4     I2       In      -         5.660 r      -         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_r.un1_cnt_1_sqmuxa       LUT4     F        Out     0.462     6.122 r      -         
un1_cnt_1_sqmuxa                                                     Net      -        -       0.535     -            5         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_r.un17[2]                LUT3     I2       In      -         6.657 r      -         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_r.un17[2]                LUT3     F        Out     0.462     7.119 r      -         
un17[2]                                                              Net      -        -       0.535     -            1         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_r.un20.z_axb_3           LUT4     I1       In      -         7.654 r      -         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_r.un20.z_axb_3           LUT4     F        Out     0.570     8.224 r      -         
z_axb_3                                                              Net      -        -       0.401     -            1         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_r.un20.z_cry_3_0_RNO     LUT2     I1       In      -         8.626 r      -         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_r.un20.z_cry_3_0_RNO     LUT2     F        Out     0.570     9.196 r      -         
z_cry_3_0_RNO                                                        Net      -        -       0.535     -            1         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_r.un20.z_cry_3_0         ALU      I0       In      -         9.731 r      -         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_r.un20.z_cry_3_0         ALU      COUT     Out     0.549     10.280 r     -         
z_cry_3                                                              Net      -        -       0.000     -            1         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_r.un20.z_s_4_0           ALU      CIN      In      -         10.280 r     -         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_r.un20.z_s_4_0           ALU      SUM      Out     0.470     10.750 f     -         
z[4]                                                                 Net      -        -       0.535     -            1         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_r.cnt[4]                 DFFC     D        In      -         11.285 f     -         
================================================================================================================================
Total path delay (propagation time + setup) of 11.346 is 5.801(51.1%) logic and 5.545(48.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      9.662
    - Setup time:                            0.061
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.601

    - Propagation time:                      11.215
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.614

    Number of logic level(s):                11
    Starting point:                          DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_r.din_d[6] / Q
    Ending point:                            DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_r.cnt[4] / D
    The start point is clocked by            video_top|pix_clk [rising] (rise=0.000 fall=4.831 period=9.662) on pin CLK
    The end   point is clocked by            video_top|pix_clk [rising] (rise=0.000 fall=4.831 period=9.662) on pin CLK

Instance / Net                                                                Pin      Pin               Arrival      No. of    
Name                                                                 Type     Name     Dir     Delay     Time         Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_r.din_d[6]               DFFC     Q        Out     0.243     0.243 r      -         
din_d[6]                                                             Net      -        -       0.596     -            11        
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_r.g0_6_RNO               LUT2     I1       In      -         0.839 r      -         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_r.g0_6_RNO               LUT2     F        Out     0.570     1.409 r      -         
g0_1_1                                                               Net      -        -       0.401     -            1         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_r.g0_6                   LUT4     I3       In      -         1.810 r      -         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_r.g0_6                   LUT4     F        Out     0.371     2.181 f      -         
un76_q_m_0_0                                                         Net      -        -       0.535     -            3         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_r.g0_2                   LUT4     I3       In      -         2.716 f      -         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_r.g0_2                   LUT4     F        Out     0.371     3.087 f      -         
N_11_n0_0_0_0                                                        Net      -        -       0.401     -            1         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_r.g0_i_m2                LUT4     I1       In      -         3.488 f      -         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_r.g0_i_m2                LUT4     F        Out     0.570     4.058 r      -         
N_11_n                                                               Net      -        -       0.535     -            7         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_r.un13_a0                LUT4     I2       In      -         4.593 r      -         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_r.un13_a0                LUT4     F        Out     0.462     5.055 r      -         
un13_a0                                                              Net      -        -       0.535     -            4         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_r.un1_cnt_1_sqmuxa       LUT4     I2       In      -         5.590 r      -         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_r.un1_cnt_1_sqmuxa       LUT4     F        Out     0.462     6.052 r      -         
un1_cnt_1_sqmuxa                                                     Net      -        -       0.535     -            5         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_r.un17[2]                LUT3     I2       In      -         6.587 r      -         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_r.un17[2]                LUT3     F        Out     0.462     7.049 r      -         
un17[2]                                                              Net      -        -       0.535     -            1         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_r.un20.z_axb_3           LUT4     I1       In      -         7.584 r      -         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_r.un20.z_axb_3           LUT4     F        Out     0.570     8.154 r      -         
z_axb_3                                                              Net      -        -       0.401     -            1         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_r.un20.z_cry_3_0_RNO     LUT2     I1       In      -         8.556 r      -         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_r.un20.z_cry_3_0_RNO     LUT2     F        Out     0.570     9.126 r      -         
z_cry_3_0_RNO                                                        Net      -        -       0.535     -            1         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_r.un20.z_cry_3_0         ALU      I0       In      -         9.661 r      -         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_r.un20.z_cry_3_0         ALU      COUT     Out     0.549     10.210 r     -         
z_cry_3                                                              Net      -        -       0.000     -            1         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_r.un20.z_s_4_0           ALU      CIN      In      -         10.210 r     -         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_r.un20.z_s_4_0           ALU      SUM      Out     0.470     10.680 f     -         
z[4]                                                                 Net      -        -       0.535     -            1         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_r.cnt[4]                 DFFC     D        In      -         11.215 f     -         
================================================================================================================================
Total path delay (propagation time + setup) of 11.276 is 5.731(50.8%) logic and 5.545(49.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      9.662
    - Setup time:                            0.061
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.601

    - Propagation time:                      11.215
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.614

    Number of logic level(s):                11
    Starting point:                          DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_r.din_d[4] / Q
    Ending point:                            DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_r.cnt[4] / D
    The start point is clocked by            video_top|pix_clk [rising] (rise=0.000 fall=4.831 period=9.662) on pin CLK
    The end   point is clocked by            video_top|pix_clk [rising] (rise=0.000 fall=4.831 period=9.662) on pin CLK

Instance / Net                                                                Pin      Pin               Arrival      No. of    
Name                                                                 Type     Name     Dir     Delay     Time         Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_r.din_d[4]               DFFC     Q        Out     0.243     0.243 r      -         
din_d[4]                                                             Net      -        -       0.596     -            13        
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_r.N_3_i_0_RNO            LUT2     I1       In      -         0.839 r      -         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_r.N_3_i_0_RNO            LUT2     F        Out     0.570     1.409 r      -         
g0_0_0_0                                                             Net      -        -       0.401     -            1         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_r.N_3_i_0                LUT4     I3       In      -         1.810 r      -         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_r.N_3_i_0                LUT4     F        Out     0.371     2.181 f      -         
g0_2_1                                                               Net      -        -       0.535     -            2         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_r.g0_2                   LUT4     I2       In      -         2.716 f      -         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_r.g0_2                   LUT4     F        Out     0.462     3.178 r      -         
N_11_n0_0_0_0                                                        Net      -        -       0.401     -            1         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_r.g0_i_m2                LUT4     I1       In      -         3.579 r      -         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_r.g0_i_m2                LUT4     F        Out     0.570     4.149 r      -         
N_11_n                                                               Net      -        -       0.535     -            7         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_r.g0_30                  LUT4     I2       In      -         4.684 r      -         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_r.g0_30                  LUT4     F        Out     0.462     5.146 r      -         
g0_30                                                                Net      -        -       0.535     -            7         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_r.un1_cnt_1_sqmuxa       LUT4     I3       In      -         5.681 r      -         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_r.un1_cnt_1_sqmuxa       LUT4     F        Out     0.371     6.052 f      -         
un1_cnt_1_sqmuxa                                                     Net      -        -       0.535     -            5         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_r.un17[2]                LUT3     I2       In      -         6.587 f      -         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_r.un17[2]                LUT3     F        Out     0.462     7.049 r      -         
un17[2]                                                              Net      -        -       0.535     -            1         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_r.un20.z_axb_3           LUT4     I1       In      -         7.584 r      -         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_r.un20.z_axb_3           LUT4     F        Out     0.570     8.154 r      -         
z_axb_3                                                              Net      -        -       0.401     -            1         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_r.un20.z_cry_3_0_RNO     LUT2     I1       In      -         8.556 r      -         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_r.un20.z_cry_3_0_RNO     LUT2     F        Out     0.570     9.126 r      -         
z_cry_3_0_RNO                                                        Net      -        -       0.535     -            1         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_r.un20.z_cry_3_0         ALU      I0       In      -         9.661 r      -         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_r.un20.z_cry_3_0         ALU      COUT     Out     0.549     10.210 r     -         
z_cry_3                                                              Net      -        -       0.000     -            1         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_r.un20.z_s_4_0           ALU      CIN      In      -         10.210 r     -         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_r.un20.z_s_4_0           ALU      SUM      Out     0.470     10.680 f     -         
z[4]                                                                 Net      -        -       0.535     -            1         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_r.cnt[4]                 DFFC     D        In      -         11.215 f     -         
================================================================================================================================
Total path delay (propagation time + setup) of 11.276 is 5.731(50.8%) logic and 5.545(49.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      9.662
    - Setup time:                            0.061
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.601

    - Propagation time:                      11.198
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.597

    Number of logic level(s):                11
    Starting point:                          DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_r.din_d[4] / Q
    Ending point:                            DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_r.cnt[4] / D
    The start point is clocked by            video_top|pix_clk [rising] (rise=0.000 fall=4.831 period=9.662) on pin CLK
    The end   point is clocked by            video_top|pix_clk [rising] (rise=0.000 fall=4.831 period=9.662) on pin CLK

Instance / Net                                                                Pin      Pin               Arrival      No. of    
Name                                                                 Type     Name     Dir     Delay     Time         Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_r.din_d[4]               DFFC     Q        Out     0.243     0.243 r      -         
din_d[4]                                                             Net      -        -       0.596     -            13        
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_r.N_3_i_0_RNO            LUT2     I1       In      -         0.839 r      -         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_r.N_3_i_0_RNO            LUT2     F        Out     0.570     1.409 r      -         
g0_0_0_0                                                             Net      -        -       0.401     -            1         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_r.N_3_i_0                LUT4     I3       In      -         1.810 r      -         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_r.N_3_i_0                LUT4     F        Out     0.371     2.181 f      -         
g0_2_1                                                               Net      -        -       0.535     -            2         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_r.g0_11                  LUT4     I2       In      -         2.716 f      -         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_r.g0_11                  LUT4     F        Out     0.462     3.178 r      -         
N_11_n1_0_0_0                                                        Net      -        -       0.401     -            1         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_r.g0_i_m2                LUT4     I2       In      -         3.579 r      -         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_r.g0_i_m2                LUT4     F        Out     0.462     4.041 r      -         
N_11_n                                                               Net      -        -       0.535     -            7         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_r.un13_a0                LUT4     I2       In      -         4.576 r      -         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_r.un13_a0                LUT4     F        Out     0.462     5.038 r      -         
un13_a0                                                              Net      -        -       0.535     -            4         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_r.un1_cnt_1_sqmuxa       LUT4     I2       In      -         5.573 r      -         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_r.un1_cnt_1_sqmuxa       LUT4     F        Out     0.462     6.035 r      -         
un1_cnt_1_sqmuxa                                                     Net      -        -       0.535     -            5         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_r.un17[2]                LUT3     I2       In      -         6.570 r      -         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_r.un17[2]                LUT3     F        Out     0.462     7.032 r      -         
un17[2]                                                              Net      -        -       0.535     -            1         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_r.un20.z_axb_3           LUT4     I1       In      -         7.567 r      -         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_r.un20.z_axb_3           LUT4     F        Out     0.570     8.137 r      -         
z_axb_3                                                              Net      -        -       0.401     -            1         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_r.un20.z_cry_3_0_RNO     LUT2     I1       In      -         8.539 r      -         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_r.un20.z_cry_3_0_RNO     LUT2     F        Out     0.570     9.109 r      -         
z_cry_3_0_RNO                                                        Net      -        -       0.535     -            1         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_r.un20.z_cry_3_0         ALU      I0       In      -         9.644 r      -         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_r.un20.z_cry_3_0         ALU      COUT     Out     0.549     10.193 r     -         
z_cry_3                                                              Net      -        -       0.000     -            1         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_r.un20.z_s_4_0           ALU      CIN      In      -         10.193 r     -         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_r.un20.z_s_4_0           ALU      SUM      Out     0.470     10.663 f     -         
z[4]                                                                 Net      -        -       0.535     -            1         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_r.cnt[4]                 DFFC     D        In      -         11.198 f     -         
================================================================================================================================
Total path delay (propagation time + setup) of 11.259 is 5.714(50.8%) logic and 5.545(49.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                                                                              Starting                                            Arrival           
Instance                                                                      Reference     Type      Pin         Net             Time        Slack 
                                                                              Clock                                                                 
----------------------------------------------------------------------------------------------------------------------------------------------------
u_tmds_pll.pll_inst                                                           System        PLL       LOCK        pll_lock        0.000       -0.243
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_PLL                  System        PLL       LOCK        pll_lock        0.000       -0.243
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_dqcen                System        DHCEN     CLKOUT      clk_x4i_i       0.000       0.475 
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_PLL                  System        PLL       CLKOUT      clk_x4          0.000       0.841 
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_dll     System        DLL       STEP[0]     dll_step[0]     0.000       0.841 
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_dll     System        DLL       STEP[1]     dll_step[1]     0.000       0.841 
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_dll     System        DLL       STEP[2]     dll_step[2]     0.000       0.841 
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_dll     System        DLL       STEP[3]     dll_step[3]     0.000       0.841 
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_dll     System        DLL       STEP[4]     dll_step[4]     0.000       0.841 
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_dll     System        DLL       STEP[5]     dll_step[5]     0.000       0.841 
====================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                                                                                                  Starting                                                Required           
Instance                                                                                                                                          Reference     Type       Pin            Net             Time         Slack 
                                                                                                                                                  Clock                                                                      
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
u_clkdiv                                                                                                                                          System        CLKDIV     RESETN         hdmi4_rst_n     1.376        -0.243
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_dll                                                                         System        DLL        STOP           n1013_6         1.376        -0.243
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.clkdiv                                                                                     System        CLKDIV     HCLKIN         clk_x4i_i       1.376        0.475 
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.\\data_lane_gen\[1\]\.u_ddr_phy_data_lane.u_ddr_phy_data_io.\\cml5\.u_dqs     System        DQS        DLLSTEP[0]     dll_step[0]     1.376        0.841 
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.\\data_lane_gen\[0\]\.u_ddr_phy_data_lane.u_ddr_phy_data_io.\\cml5\.u_dqs     System        DQS        DLLSTEP[0]     dll_step[0]     1.376        0.841 
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.\\data_lane_gen\[1\]\.u_ddr_phy_data_lane.u_ddr_phy_data_io.\\cml5\.u_dqs     System        DQS        DLLSTEP[1]     dll_step[1]     1.376        0.841 
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.\\data_lane_gen\[0\]\.u_ddr_phy_data_lane.u_ddr_phy_data_io.\\cml5\.u_dqs     System        DQS        DLLSTEP[1]     dll_step[1]     1.376        0.841 
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.\\data_lane_gen\[1\]\.u_ddr_phy_data_lane.u_ddr_phy_data_io.\\cml5\.u_dqs     System        DQS        DLLSTEP[2]     dll_step[2]     1.376        0.841 
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.\\data_lane_gen\[0\]\.u_ddr_phy_data_lane.u_ddr_phy_data_io.\\cml5\.u_dqs     System        DQS        DLLSTEP[2]     dll_step[2]     1.376        0.841 
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.\\data_lane_gen\[1\]\.u_ddr_phy_data_lane.u_ddr_phy_data_io.\\cml5\.u_dqs     System        DQS        DLLSTEP[3]     dll_step[3]     1.376        0.841 
=============================================================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1.376
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         1.376

    - Propagation time:                      1.619
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.243

    Number of logic level(s):                1
    Starting point:                          u_tmds_pll.pll_inst / LOCK
    Ending point:                            u_clkdiv / RESETN
    The start point is clocked by            System [rising]
    The end   point is clocked by            System [rising]

Instance / Net                     Pin        Pin               Arrival     No. of    
Name                    Type       Name       Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
u_tmds_pll.pll_inst     PLL        LOCK       Out     0.000     0.000 r     -         
pll_lock                Net        -          -       0.535     -           2         
hdmi4_rst_n             LUT2       I0         In      -         0.535 r     -         
hdmi4_rst_n             LUT2       F          Out     0.549     1.084 r     -         
hdmi4_rst_n             Net        -          -       0.535     -           1         
u_clkdiv                CLKDIV     RESETN     In      -         1.619 r     -         
======================================================================================
Total path delay (propagation time + setup) of 1.619 is 0.549(33.9%) logic and 1.070(66.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      1.376
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         1.376

    - Propagation time:                      1.619
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.243

    Number of logic level(s):                1
    Starting point:                          DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_PLL / LOCK
    Ending point:                            DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_dll / STOP
    The start point is clocked by            System [rising]
    The end   point is clocked by            System [rising]

Instance / Net                                                                            Pin      Pin               Arrival     No. of    
Name                                                                             Type     Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_PLL                     PLL      LOCK     Out     0.000     0.000 r     -         
pll_lock                                                                         Net      -        -       0.535     -           2         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.n1013_s2     INV      I        In      -         0.535 r     -         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.n1013_s2     INV      O        Out     0.549     1.084 r     -         
n1013_6                                                                          Net      -        -       0.535     -           1         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_dll        DLL      STOP     In      -         1.619 r     -         
===========================================================================================================================================
Total path delay (propagation time + setup) of 1.619 is 0.549(33.9%) logic and 1.070(66.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      1.376
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         1.376

    - Propagation time:                      0.901
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 0.475

    Number of logic level(s):                0
    Starting point:                          DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_dqcen / CLKOUT
    Ending point:                            DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.clkdiv / HCLKIN
    The start point is clocked by            System [rising]
    The end   point is clocked by            System [rising]

Instance / Net                                                                Pin        Pin               Arrival     No. of    
Name                                                               Type       Name       Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_dqcen     DHCEN      CLKOUT     Out     0.000     0.000 r     -         
clk_x4i_i                                                          Net        -          -       0.901     -           64        
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.clkdiv      CLKDIV     HCLKIN     In      -         0.901 r     -         
=================================================================================================================================
Total path delay (propagation time + setup) of 0.901 is 0.000(0.0%) logic and 0.901(100.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      1.376
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         1.376

    - Propagation time:                      0.535
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 0.841

    Number of logic level(s):                0
    Starting point:                          DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_PLL / CLKOUT
    Ending point:                            DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_dqcen / CLKIN
    The start point is clocked by            System [rising]
    The end   point is clocked by            System [rising]

Instance / Net                                                               Pin        Pin               Arrival     No. of    
Name                                                               Type      Name       Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_PLL       PLL       CLKOUT     Out     0.000     0.000 r     -         
clk_x4                                                             Net       -          -       0.535     -           1         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_dqcen     DHCEN     CLKIN      In      -         0.535 r     -         
================================================================================================================================
Total path delay (propagation time + setup) of 0.535 is 0.000(0.0%) logic and 0.535(100.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      1.376
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         1.376

    - Propagation time:                      0.535
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 0.841

    Number of logic level(s):                0
    Starting point:                          DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_dll / STEP[0]
    Ending point:                            DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.\\data_lane_gen\[1\]\.u_ddr_phy_data_lane.u_ddr_phy_data_io.\\cml5\.u_dqs / DLLSTEP[0]
    The start point is clocked by            System [rising]
    The end   point is clocked by            System [rising]

Instance / Net                                                                                                                                             Pin            Pin               Arrival     No. of    
Name                                                                                                                                              Type     Name           Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_dll                                                                         DLL      STEP[0]        Out     0.000     0.000 r     -         
dll_step[0]                                                                                                                                       Net      -              -       0.535     -           2         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.\\data_lane_gen\[1\]\.u_ddr_phy_data_lane.u_ddr_phy_data_io.\\cml5\.u_dqs     DQS      DLLSTEP[0]     In      -         0.535 r     -         
==================================================================================================================================================================================================================
Total path delay (propagation time + setup) of 0.535 is 0.000(0.0%) logic and 0.535(100.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied

Finished final timing analysis (Real Time elapsed 0h:00m:19s; CPU Time elapsed 0h:00m:19s; Memory used current: 306MB peak: 350MB)


Finished timing report (Real Time elapsed 0h:00m:19s; CPU Time elapsed 0h:00m:19s; Memory used current: 306MB peak: 350MB)

---------------------------------------
Resource Usage Report for video_top 

Mapping to part: gw2a_18cpbga484-8
Cell usage:
ALU             406 uses
CLKDIV          2 uses
DFF             163 uses
DFFC            1259 uses
DFFCE           414 uses
DFFE            262 uses
DFFNP           8 uses
DFFP            76 uses
DFFPE           13 uses
DFFR            47 uses
DFFRE           92 uses
DFFS            13 uses
DFFSE           52 uses
DHCEN           1 use
DL              8 uses
DLL             1 use
DQS             2 uses
GSR             3 uses
IDES8_MEM       16 uses
INV             49 uses
IODELAY         16 uses
MUX2_LUT5       148 uses
MUX2_LUT6       50 uses
MUX2_LUT7       4 uses
OSER10          4 uses
OSER8           24 uses
OSER8_MEM       20 uses
PLL             2 uses
RAM16SDP2       1 use
RAM16SDP4       69 uses
SDP             4 uses
SDPX9           4 uses
SDPX9B          8 uses
LUT2            691 uses
LUT3            759 uses
LUT4            1535 uses

I/O ports: 82
I/O primitives: 73
ELVDS_IOBUF    2 uses
ELVDS_OBUF     1 use
IBUF           15 uses
IOBUF          16 uses
OBUF           30 uses
TBUF           4 uses
TLVDS_OBUF     5 uses

I/O Register bits:                  0
Register bits not including I/Os:   2399 of 15552 (15%)

RAM/ROM usage summary
Block Rams : 16 of 46 (34%)

Total load per clock:
   video_top|cmos_pclk: 104
   video_top|pix_clk: 188
   video_top|I_clk: 130
   TMDS_PLL|clkout_inferred_clock: 5
   _~ddr_phy_top_DDR3_Memory_Interface_Top_|clk_out_inferred_clock: 2061
   _~ddr_phy_top_DDR3_Memory_Interface_Top_|clk_x4i_inferred_clock: 63
   _~ddr_phy_data_io_DDR3_Memory_Interface_Top_0_|dqsw0_inferred_clock: 1
   _~ddr_phy_data_io_DDR3_Memory_Interface_Top_0_|dqsw270_inferred_clock: 9
   _~ddr_phy_data_io_DDR3_Memory_Interface_Top_0_|dqsr90_inferred_clock: 8
   _~ddr_phy_data_io_DDR3_Memory_Interface_Top_|dqsw0_inferred_clock: 1
   _~ddr_phy_data_io_DDR3_Memory_Interface_Top_|dqsw270_inferred_clock: 9
   _~ddr_phy_data_io_DDR3_Memory_Interface_Top_|dqsr90_inferred_clock: 8
   video_top|I_clk_27M: 30
   reg_config|clock_20k_derived_clock: 57

@S |Mapping Summary:
Total  LUTs: 2985 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:19s; CPU Time elapsed 0h:00m:19s; Memory used current: 112MB peak: 350MB)

Process took 0h:00m:19s realtime, 0h:00m:19s cputime
# Tue Sep 22 14:30:06 2020

###########################################################]
