TimeQuest Timing Analyzer report for cpu_core
Mon Apr 15 20:01:26 2019
Quartus II 64-Bit Version 13.1.4 Build 182 03/12/2014 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'i_CORE_CLK'
 13. Slow 1200mV 85C Model Hold: 'i_CORE_CLK'
 14. Slow 1200mV 85C Model Minimum Pulse Width: 'i_CORE_CLK'
 15. Setup Times
 16. Hold Times
 17. Clock to Output Times
 18. Minimum Clock to Output Times
 19. Slow 1200mV 85C Model Metastability Report
 20. Slow 1200mV 0C Model Fmax Summary
 21. Slow 1200mV 0C Model Setup Summary
 22. Slow 1200mV 0C Model Hold Summary
 23. Slow 1200mV 0C Model Recovery Summary
 24. Slow 1200mV 0C Model Removal Summary
 25. Slow 1200mV 0C Model Minimum Pulse Width Summary
 26. Slow 1200mV 0C Model Setup: 'i_CORE_CLK'
 27. Slow 1200mV 0C Model Hold: 'i_CORE_CLK'
 28. Slow 1200mV 0C Model Minimum Pulse Width: 'i_CORE_CLK'
 29. Setup Times
 30. Hold Times
 31. Clock to Output Times
 32. Minimum Clock to Output Times
 33. Slow 1200mV 0C Model Metastability Report
 34. Fast 1200mV 0C Model Setup Summary
 35. Fast 1200mV 0C Model Hold Summary
 36. Fast 1200mV 0C Model Recovery Summary
 37. Fast 1200mV 0C Model Removal Summary
 38. Fast 1200mV 0C Model Minimum Pulse Width Summary
 39. Fast 1200mV 0C Model Setup: 'i_CORE_CLK'
 40. Fast 1200mV 0C Model Hold: 'i_CORE_CLK'
 41. Fast 1200mV 0C Model Minimum Pulse Width: 'i_CORE_CLK'
 42. Setup Times
 43. Hold Times
 44. Clock to Output Times
 45. Minimum Clock to Output Times
 46. Fast 1200mV 0C Model Metastability Report
 47. Multicorner Timing Analysis Summary
 48. Setup Times
 49. Hold Times
 50. Clock to Output Times
 51. Minimum Clock to Output Times
 52. Board Trace Model Assignments
 53. Input Transition Times
 54. Slow Corner Signal Integrity Metrics
 55. Fast Corner Signal Integrity Metrics
 56. Setup Transfers
 57. Hold Transfers
 58. Report TCCS
 59. Report RSKM
 60. Unconstrained Paths
 61. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2014 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 13.1.4 Build 182 03/12/2014 SJ Web Edition ;
; Revision Name      ; cpu_core                                           ;
; Device Family      ; Cyclone III                                        ;
; Device Name        ; EP3C16F256C6                                       ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Enabled                                            ;
+--------------------+----------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 12     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                 ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets        ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------+
; i_CORE_CLK ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { i_CORE_CLK } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------+


+--------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary               ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 228.47 MHz ; 228.47 MHz      ; i_CORE_CLK ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+------------+--------+---------------+
; Clock      ; Slack  ; End Point TNS ;
+------------+--------+---------------+
; i_CORE_CLK ; -3.377 ; -210.428      ;
+------------+--------+---------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+------------+-------+---------------+
; Clock      ; Slack ; End Point TNS ;
+------------+-------+---------------+
; i_CORE_CLK ; 0.323 ; 0.000         ;
+------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+------------+--------+-----------------------------+
; Clock      ; Slack  ; End Point TNS               ;
+------------+--------+-----------------------------+
; i_CORE_CLK ; -3.000 ; -233.134                    ;
+------------+--------+-----------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'i_CORE_CLK'                                                                                                                                                                                                   ;
+--------+------------------------------------------------------------------------------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                        ; To Node                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.377 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[1]                                                               ; ALU:INST_ALU|r_ALU_Result[2]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.056     ; 4.316      ;
; -3.366 ; register32x8:INST_GPR|o_GPR_ALU_data_A[0]                                                                        ; ALU:INST_ALU|r_ALU_Result[2]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.057     ; 4.304      ;
; -3.310 ; register32x8:INST_GPR|o_GPR_ALU_data_A[0]                                                                        ; ALU:INST_ALU|r_ALU_Result[7]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.295      ; 4.600      ;
; -3.218 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[0]                                                               ; ALU:INST_ALU|r_ALU_Result[2]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.068     ; 4.145      ;
; -3.215 ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_0|altsyncram_6bn1:auto_generated|ram_block1a0~portb_address_reg0 ; register32x8:INST_GPR|o_GPR_ALU_data_A[0] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.380     ; 3.830      ;
; -3.170 ; register32x8:INST_GPR|o_GPR_ALU_data_A[0]                                                                        ; ALU:INST_ALU|r_ALU_Result[5]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.300      ; 4.465      ;
; -3.129 ; register32x8:INST_GPR|o_GPR_ALU_data_A[4]                                                                        ; ALU:INST_ALU|r_ALU_Result[4]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.302      ; 4.426      ;
; -3.120 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[6]                                                               ; ALU:INST_ALU|r_ALU_Result[7]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.294      ; 4.409      ;
; -3.090 ; register32x8:INST_GPR|o_GPR_ALU_data_A[1]                                                                        ; ALU:INST_ALU|r_ALU_Result[2]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.057     ; 4.028      ;
; -3.075 ; register32x8:INST_GPR|o_GPR_ALU_data_A[2]                                                                        ; ALU:INST_ALU|r_ALU_Result[2]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.057     ; 4.013      ;
; -3.066 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[1]                                                               ; ALU:INST_ALU|r_ALU_Result[4]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.303      ; 4.364      ;
; -3.063 ; register32x8:INST_GPR|o_GPR_ALU_data_A[4]                                                                        ; ALU:INST_ALU|r_ALU_Result[7]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.295      ; 4.353      ;
; -3.040 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[1]                                                               ; ALU:INST_ALU|r_ALU_Result[7]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.296      ; 4.331      ;
; -3.039 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[7]                                                               ; ALU:INST_ALU|r_ALU_Result[7]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.294      ; 4.328      ;
; -3.036 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[0]                                                               ; ALU:INST_ALU|r_ALU_Result[4]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.291      ; 4.322      ;
; -3.030 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[7]                                                               ; ALU:INST_ALU|r_ALU_Result[2]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.058     ; 3.967      ;
; -3.009 ; register32x8:INST_GPR|o_GPR_ALU_data_A[2]                                                                        ; ALU:INST_ALU|r_ALU_Result[4]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.302      ; 4.306      ;
; -3.008 ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_0|altsyncram_6bn1:auto_generated|ram_block1a0~portb_address_reg0 ; register32x8:INST_GPR|o_GPR_ALU_data_A[6] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.380     ; 3.623      ;
; -2.999 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[5]                                                               ; ALU:INST_ALU|r_ALU_Result[7]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.294      ; 4.288      ;
; -2.990 ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_0|altsyncram_6bn1:auto_generated|ram_block1a0~portb_address_reg0 ; register32x8:INST_GPR|o_GPR_ALU_data_A[1] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.380     ; 3.605      ;
; -2.988 ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_0|altsyncram_6bn1:auto_generated|ram_block1a0~portb_address_reg0 ; register32x8:INST_GPR|o_GPR_ALU_data_A[5] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.380     ; 3.603      ;
; -2.983 ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_0|altsyncram_6bn1:auto_generated|ram_block1a0~portb_address_reg0 ; register32x8:INST_GPR|o_GPR_ALU_data_A[4] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.380     ; 3.598      ;
; -2.982 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[3]                                                               ; ALU:INST_ALU|r_ALU_Result[7]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.294      ; 4.271      ;
; -2.979 ; register32x8:INST_GPR|o_GPR_ALU_data_A[0]                                                                        ; ALU:INST_ALU|r_ALU_Result[6]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.300      ; 4.274      ;
; -2.975 ; register32x8:INST_GPR|o_GPR_ALU_data_A[2]                                                                        ; ALU:INST_ALU|r_ALU_Result[6]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.300      ; 4.270      ;
; -2.972 ; register32x8:INST_GPR|o_GPR_ALU_data_A[3]                                                                        ; ALU:INST_ALU|r_ALU_Result[4]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.302      ; 4.269      ;
; -2.960 ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_0|altsyncram_6bn1:auto_generated|ram_block1a0~portb_address_reg0 ; register32x8:INST_GPR|o_GPR_ALU_data_A[3] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.380     ; 3.575      ;
; -2.960 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[0]                                                               ; ALU:INST_ALU|r_ALU_Result[7]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.284      ; 4.239      ;
; -2.951 ; register32x8:INST_GPR|o_GPR_ALU_data_A[3]                                                                        ; ALU:INST_ALU|r_ALU_Result[7]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.295      ; 4.241      ;
; -2.949 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[6]                                                               ; ALU:INST_ALU|r_ALU_Result[2]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.058     ; 3.886      ;
; -2.936 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[1]                                                               ; ALU:INST_ALU|r_ALU_Result[6]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.301      ; 4.232      ;
; -2.926 ; register32x8:INST_GPR|o_GPR_ALU_data_A[1]                                                                        ; ALU:INST_ALU|r_ALU_Result[7]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.295      ; 4.216      ;
; -2.923 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[4]                                                               ; ALU:INST_ALU|r_ALU_Result[7]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.296      ; 4.214      ;
; -2.917 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[7]                                                               ; ALU:INST_ALU|r_ALU_Result[3]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.301      ; 4.213      ;
; -2.917 ; register32x8:INST_GPR|o_GPR_ALU_data_A[5]                                                                        ; ALU:INST_ALU|r_ALU_Result[7]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.295      ; 4.207      ;
; -2.900 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[1]                                                               ; ALU:INST_ALU|r_ALU_Result[5]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.301      ; 4.196      ;
; -2.883 ; register32x8:INST_GPR|o_GPR_ALU_data_A[3]                                                                        ; ALU:INST_ALU|r_ALU_Result[3]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.302      ; 4.180      ;
; -2.869 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[7]                                                               ; ALU:INST_ALU|r_ALU_Result[4]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.301      ; 4.165      ;
; -2.868 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[2]                                                               ; ALU:INST_ALU|r_ALU_Result[7]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.292      ; 4.155      ;
; -2.858 ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_0|altsyncram_6bn1:auto_generated|ram_block1a0~portb_address_reg0 ; register32x8:INST_GPR|o_GPR_ALU_data_A[2] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.380     ; 3.473      ;
; -2.856 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[2]                                                               ; ALU:INST_ALU|r_ALU_Result[4]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.299      ; 4.150      ;
; -2.855 ; register32x8:INST_GPR|o_GPR_ALU_data_A[0]                                                                        ; ALU:INST_ALU|r_ALU_Result[1]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.302      ; 4.152      ;
; -2.848 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[1]                                                               ; ALU:INST_ALU|r_ALU_Result[3]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.303      ; 4.146      ;
; -2.846 ; register32x8:INST_GPR|o_GPR_ALU_data_A[0]                                                                        ; ALU:INST_ALU|r_ALU_Result[4]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.302      ; 4.143      ;
; -2.845 ; register32x8:INST_GPR|o_GPR_ALU_data_A[7]                                                                        ; ALU:INST_ALU|r_ALU_Result[7]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.294      ; 4.134      ;
; -2.844 ; register32x8:INST_GPR|o_GPR_ALU_data_A[0]                                                                        ; ALU:INST_ALU|r_ALU_Result[0]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.304      ; 4.143      ;
; -2.843 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[6]                                                               ; ALU:INST_ALU|r_ALU_Result[3]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.301      ; 4.139      ;
; -2.842 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[5]                                                               ; ALU:INST_ALU|r_ALU_Result[2]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.058     ; 3.779      ;
; -2.842 ; register32x8:INST_GPR|o_GPR_ALU_data_A[6]                                                                        ; ALU:INST_ALU|r_ALU_Result[3]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.302      ; 4.139      ;
; -2.836 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[0]                                                               ; ALU:INST_ALU|r_ALU_Result[1]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.291      ; 4.122      ;
; -2.836 ; register32x8:INST_GPR|o_GPR_ALU_data_A[0]                                                                        ; ALU:INST_ALU|r_ALU_Result[3]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.302      ; 4.133      ;
; -2.835 ; instruction_decoder:INST_instruction_decoder|o_OPCODE[0]                                                         ; ALU:INST_ALU|r_ALU_Result[3]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.298      ; 4.128      ;
; -2.832 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[2]                                                               ; ALU:INST_ALU|r_ALU_Result[2]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.060     ; 3.767      ;
; -2.825 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[0]                                                               ; ALU:INST_ALU|r_ALU_Result[6]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.289      ; 4.109      ;
; -2.823 ; register32x8:INST_GPR|o_GPR_ALU_data_A[5]                                                                        ; ALU:INST_ALU|r_ALU_Result[3]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.302      ; 4.120      ;
; -2.815 ; register32x8:INST_GPR|o_GPR_ALU_data_A[1]                                                                        ; ALU:INST_ALU|r_ALU_Result[4]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.302      ; 4.112      ;
; -2.813 ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_1|altsyncram_6bn1:auto_generated|ram_block1a0~portb_address_reg0 ; register32x8:INST_GPR|o_GPR_ALU_data_B[2] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.380     ; 3.428      ;
; -2.810 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[7]                                                               ; ALU:INST_ALU|r_ALU_Result[6]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.299      ; 4.104      ;
; -2.807 ; register32x8:INST_GPR|o_GPR_ALU_data_A[7]                                                                        ; ALU:INST_ALU|tmp[8]                       ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.060     ; 3.742      ;
; -2.799 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[0]                                                               ; ALU:INST_ALU|r_ALU_Result[3]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.291      ; 4.085      ;
; -2.789 ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_1|altsyncram_6bn1:auto_generated|ram_block1a0~portb_address_reg0 ; register32x8:INST_GPR|o_GPR_ALU_data_B[1] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.380     ; 3.404      ;
; -2.789 ; instruction_decoder:INST_instruction_decoder|o_OPCODE[1]                                                         ; ALU:INST_ALU|r_ALU_Result[7]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.291      ; 4.075      ;
; -2.788 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[6]                                                               ; ALU:INST_ALU|r_ALU_Result[4]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.301      ; 4.084      ;
; -2.780 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[4]                                                               ; ALU:INST_ALU|r_ALU_Result[5]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.301      ; 4.076      ;
; -2.780 ; instruction_decoder:INST_instruction_decoder|o_OPCODE[1]                                                         ; ALU:INST_ALU|r_ALU_Result[2]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.061     ; 3.714      ;
; -2.774 ; register32x8:INST_GPR|o_GPR_ALU_data_A[2]                                                                        ; ALU:INST_ALU|r_ALU_Result[3]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.302      ; 4.071      ;
; -2.771 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[0]                                                               ; ALU:INST_ALU|r_ALU_Result[5]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.289      ; 4.055      ;
; -2.768 ; register32x8:INST_GPR|o_GPR_ALU_data_A[3]                                                                        ; ALU:INST_ALU|r_ALU_Result[5]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.300      ; 4.063      ;
; -2.748 ; register32x8:INST_GPR|o_GPR_ALU_data_A[6]                                                                        ; ALU:INST_ALU|r_ALU_Result[7]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.295      ; 4.038      ;
; -2.741 ; register32x8:INST_GPR|o_GPR_ALU_data_A[2]                                                                        ; ALU:INST_ALU|r_ALU_Result[7]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.295      ; 4.031      ;
; -2.737 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[4]                                                               ; ALU:INST_ALU|r_ALU_Result[2]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.056     ; 3.676      ;
; -2.734 ; instruction_decoder:INST_instruction_decoder|o_OPCODE[1]                                                         ; ALU:INST_ALU|r_ALU_Result[3]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.298      ; 4.027      ;
; -2.733 ; register32x8:INST_GPR|o_GPR_ALU_data_A[7]                                                                        ; ALU:INST_ALU|r_ALU_Result[2]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.058     ; 3.670      ;
; -2.732 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[5]                                                               ; ALU:INST_ALU|r_ALU_Result[3]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.301      ; 4.028      ;
; -2.729 ; register32x8:INST_GPR|o_GPR_ALU_data_A[1]                                                                        ; ALU:INST_ALU|r_ALU_Result[6]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.300      ; 4.024      ;
; -2.729 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[6]                                                               ; ALU:INST_ALU|r_ALU_Result[6]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.299      ; 4.023      ;
; -2.728 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[2]                                                               ; ALU:INST_ALU|r_ALU_Result[5]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.297      ; 4.020      ;
; -2.726 ; register32x8:INST_GPR|o_GPR_ALU_data_A[7]                                                                        ; ALU:INST_ALU|r_ALU_Result[5]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.299      ; 4.020      ;
; -2.726 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[2]                                                               ; ALU:INST_ALU|r_ALU_Result[6]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.297      ; 4.018      ;
; -2.720 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[2]                                                               ; ALU:INST_ALU|r_ALU_Result[3]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.299      ; 4.014      ;
; -2.716 ; register32x8:INST_GPR|o_GPR_ALU_data_A[4]                                                                        ; ALU:INST_ALU|r_ALU_Result[3]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.302      ; 4.013      ;
; -2.706 ; register32x8:INST_GPR|o_GPR_ALU_data_A[4]                                                                        ; ALU:INST_ALU|r_ALU_Result[2]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.057     ; 3.644      ;
; -2.701 ; register32x8:INST_GPR|o_GPR_ALU_data_A[4]                                                                        ; ALU:INST_ALU|r_ALU_Result[5]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.300      ; 3.996      ;
; -2.683 ; register32x8:INST_GPR|o_GPR_ALU_data_A[6]                                                                        ; ALU:INST_ALU|r_ALU_Result[5]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.300      ; 3.978      ;
; -2.681 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[3]                                                               ; ALU:INST_ALU|r_ALU_Result[2]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.058     ; 3.618      ;
; -2.681 ; register32x8:INST_GPR|o_GPR_ALU_data_A[3]                                                                        ; ALU:INST_ALU|r_ALU_Result[6]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.300      ; 3.976      ;
; -2.681 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[5]                                                               ; ALU:INST_ALU|r_ALU_Result[4]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.301      ; 3.977      ;
; -2.681 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[3]                                                               ; ALU:INST_ALU|tmp[8]                       ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.060     ; 3.616      ;
; -2.678 ; register32x8:INST_GPR|o_GPR_ALU_data_A[7]                                                                        ; ALU:INST_ALU|r_ALU_Result[3]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.301      ; 3.974      ;
; -2.676 ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_1|altsyncram_6bn1:auto_generated|ram_block1a0~portb_address_reg0 ; register32x8:INST_GPR|o_GPR_ALU_data_B[5] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.380     ; 3.291      ;
; -2.669 ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_1|altsyncram_6bn1:auto_generated|ram_block1a0~portb_address_reg0 ; register32x8:INST_GPR|o_GPR_ALU_data_B[3] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.380     ; 3.284      ;
; -2.657 ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_1|altsyncram_6bn1:auto_generated|ram_block1a0~portb_address_reg0 ; register32x8:INST_GPR|o_GPR_ALU_data_B[6] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.380     ; 3.272      ;
; -2.648 ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_1|altsyncram_6bn1:auto_generated|ram_block1a0~portb_address_reg0 ; register32x8:INST_GPR|o_GPR_ALU_data_B[4] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.380     ; 3.263      ;
; -2.647 ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_0|altsyncram_6bn1:auto_generated|ram_block1a0~portb_address_reg0 ; register32x8:INST_GPR|o_GPR_ALU_data_A[7] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.380     ; 3.262      ;
; -2.647 ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_1|altsyncram_6bn1:auto_generated|ram_block1a0~portb_address_reg0 ; register32x8:INST_GPR|o_GPR_ALU_data_B[7] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.380     ; 3.262      ;
; -2.647 ; instruction_decoder:INST_instruction_decoder|o_OPCODE[0]                                                         ; ALU:INST_ALU|r_ALU_Result[7]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.291      ; 3.933      ;
; -2.647 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[4]                                                               ; ALU:INST_ALU|r_ALU_Result[3]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.303      ; 3.945      ;
; -2.646 ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_1|altsyncram_6bn1:auto_generated|ram_block1a0~portb_address_reg0 ; register32x8:INST_GPR|o_GPR_ALU_data_B[0] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.380     ; 3.261      ;
; -2.646 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[3]                                                               ; ALU:INST_ALU|r_ALU_Result[4]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.301      ; 3.942      ;
; -2.640 ; register32x8:INST_GPR|o_GPR_ALU_data_A[3]                                                                        ; ALU:INST_ALU|r_ALU_Result[2]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.057     ; 3.578      ;
+--------+------------------------------------------------------------------------------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'i_CORE_CLK'                                                                                                                                                                                                                                 ;
+-------+------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                        ; To Node                                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.323 ; Program_counter:INST_Program_counter|r_PROG_COUNT[7]             ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a0~porta_address_reg0  ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.377      ; 0.887      ;
; 0.327 ; Program_counter:INST_Program_counter|r_PROG_COUNT[3]             ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a0~porta_address_reg0  ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.377      ; 0.891      ;
; 0.329 ; Program_counter:INST_Program_counter|r_PROG_COUNT[4]             ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a0~porta_address_reg0  ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.377      ; 0.893      ;
; 0.329 ; Program_counter:INST_Program_counter|r_PROG_COUNT[9]             ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a0~porta_address_reg0  ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.377      ; 0.893      ;
; 0.329 ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[3]     ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_1|altsyncram_6bn1:auto_generated|ram_block1a0~porta_address_reg0        ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.377      ; 0.893      ;
; 0.332 ; Program_counter:INST_Program_counter|r_PROG_COUNT[2]             ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a10~porta_address_reg0 ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.378      ; 0.897      ;
; 0.340 ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[2]     ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_1|altsyncram_6bn1:auto_generated|ram_block1a0~porta_address_reg0        ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.377      ; 0.904      ;
; 0.344 ; ALU:INST_ALU|r_ALU_Result[7]                                     ; ALU:INST_ALU|r_ALU_Result[7]                                                                                            ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; ALU:INST_ALU|r_ALU_Result[4]                                     ; ALU:INST_ALU|r_ALU_Result[4]                                                                                            ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; ALU:INST_ALU|r_ALU_Result[0]                                     ; ALU:INST_ALU|r_ALU_Result[0]                                                                                            ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; ALU:INST_ALU|r_ALU_Result[1]                                     ; ALU:INST_ALU|r_ALU_Result[1]                                                                                            ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; ALU:INST_ALU|r_ALU_Result[3]                                     ; ALU:INST_ALU|r_ALU_Result[3]                                                                                            ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.076      ; 0.577      ;
; 0.354 ; Program_counter:INST_Program_counter|r_PROG_COUNT[6]             ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a0~porta_address_reg0  ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.377      ; 0.918      ;
; 0.355 ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[0]     ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_1|altsyncram_6bn1:auto_generated|ram_block1a0~porta_address_reg0        ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.377      ; 0.919      ;
; 0.356 ; Program_counter:INST_Program_counter|r_PROG_COUNT[0]             ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a0~porta_address_reg0  ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.377      ; 0.920      ;
; 0.357 ; Program_counter:INST_Program_counter|r_PROG_COUNT[1]             ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a0~porta_address_reg0  ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.377      ; 0.921      ;
; 0.358 ; ALU:INST_ALU|r_ALU_Result[2]                                     ; ALU:INST_ALU|r_ALU_Result[2]                                                                                            ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; ALU:INST_ALU|r_ALU_carry_flag                                    ; ALU:INST_ALU|r_ALU_carry_flag                                                                                           ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Program_counter:INST_Program_counter|r_PROG_COUNT[1]             ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a2~porta_address_reg0  ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.385      ; 0.930      ;
; 0.359 ; ALU:INST_ALU|tmp[8]                                              ; ALU:INST_ALU|tmp[8]                                                                                                     ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.061      ; 0.577      ;
; 0.361 ; control_unit:INST_control_unit|r_state[1]                        ; control_unit:INST_control_unit|r_state[1]                                                                               ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.062      ; 0.580      ;
; 0.361 ; control_unit:INST_control_unit|r_state[4]                        ; control_unit:INST_control_unit|r_state[4]                                                                               ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.062      ; 0.580      ;
; 0.361 ; control_unit:INST_control_unit|r_state[3]                        ; control_unit:INST_control_unit|r_state[3]                                                                               ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.062      ; 0.580      ;
; 0.366 ; Program_counter:INST_Program_counter|r_PROG_COUNT[1]             ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a10~porta_address_reg0 ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.378      ; 0.931      ;
; 0.369 ; Program_counter:INST_Program_counter|r_PROG_COUNT[8]             ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a0~porta_address_reg0  ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.377      ; 0.933      ;
; 0.375 ; Program_counter:INST_Program_counter|r_PROG_COUNT[1]             ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a1~porta_address_reg0  ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.371      ; 0.933      ;
; 0.394 ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[1]   ; branch_control:INST_branch_control|o_ADDRESS[1]                                                                         ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.061      ; 0.612      ;
; 0.395 ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[0]     ; register32x8:INST_GPR|r_REGISTER_rtl_1_bypass[1]                                                                        ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.061      ; 0.613      ;
; 0.432 ; control_unit:INST_control_unit|r_state[2]                        ; control_unit:INST_control_unit|r_state[3]                                                                               ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.062      ; 0.651      ;
; 0.478 ; instruction_decoder:INST_instruction_decoder|o_BRANCH_CONTROL[0] ; branch_control:INST_branch_control|o_PC_LOAD                                                                            ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.061      ; 0.696      ;
; 0.500 ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[5]   ; branch_control:INST_branch_control|o_ADDRESS[5]                                                                         ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.062      ; 0.719      ;
; 0.514 ; control_unit:INST_control_unit|r_state[4]                        ; control_unit:INST_control_unit|r_state[0]                                                                               ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.062      ; 0.733      ;
; 0.523 ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[3]     ; register32x8:INST_GPR|r_REGISTER_rtl_1_bypass[7]                                                                        ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.061      ; 0.741      ;
; 0.529 ; control_unit:INST_control_unit|r_state[1]                        ; control_unit:INST_control_unit|r_state[2]                                                                               ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.062      ; 0.748      ;
; 0.537 ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[1]     ; register32x8:INST_GPR|r_REGISTER_rtl_1_bypass[3]                                                                        ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.061      ; 0.755      ;
; 0.537 ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[2]     ; register32x8:INST_GPR|r_REGISTER_rtl_1_bypass[5]                                                                        ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.061      ; 0.755      ;
; 0.542 ; ALU:INST_ALU|r_ALU_Result[0]                                     ; register32x8:INST_GPR|r_REGISTER_rtl_1_bypass[11]                                                                       ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.076      ; 0.775      ;
; 0.552 ; branch_control:INST_branch_control|o_ADDRESS[7]                  ; Program_counter:INST_Program_counter|r_PROG_COUNT[7]                                                                    ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.062      ; 0.771      ;
; 0.553 ; branch_control:INST_branch_control|o_ADDRESS[3]                  ; Program_counter:INST_Program_counter|r_PROG_COUNT[3]                                                                    ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.062      ; 0.772      ;
; 0.554 ; branch_control:INST_branch_control|o_ADDRESS[0]                  ; Program_counter:INST_Program_counter|r_PROG_COUNT[0]                                                                    ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.062      ; 0.773      ;
; 0.560 ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[1]     ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_1|altsyncram_6bn1:auto_generated|ram_block1a0~porta_address_reg0        ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.377      ; 1.124      ;
; 0.562 ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[4]     ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_1|altsyncram_6bn1:auto_generated|ram_block1a0~porta_address_reg0        ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.369      ; 1.118      ;
; 0.573 ; Program_counter:INST_Program_counter|r_PROG_COUNT[7]             ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a10~porta_address_reg0 ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.378      ; 1.138      ;
; 0.579 ; Program_counter:INST_Program_counter|r_PROG_COUNT[0]             ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a2~porta_address_reg0  ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.385      ; 1.151      ;
; 0.585 ; Program_counter:INST_Program_counter|r_PROG_COUNT[0]             ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a10~porta_address_reg0 ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.378      ; 1.150      ;
; 0.587 ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[4]     ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_0|altsyncram_6bn1:auto_generated|ram_block1a0~porta_address_reg0        ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.366      ; 1.140      ;
; 0.592 ; Program_counter:INST_Program_counter|r_PROG_COUNT[3]             ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a10~porta_address_reg0 ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.378      ; 1.157      ;
; 0.594 ; Program_counter:INST_Program_counter|r_PROG_COUNT[4]             ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a10~porta_address_reg0 ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.378      ; 1.159      ;
; 0.596 ; Program_counter:INST_Program_counter|r_PROG_COUNT[2]             ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a2~porta_address_reg0  ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.385      ; 1.168      ;
; 0.596 ; ALU:INST_ALU|r_ALU_Result[2]                                     ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_1|altsyncram_6bn1:auto_generated|ram_block1a0~porta_datain_reg0         ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.383      ; 1.166      ;
; 0.604 ; Program_counter:INST_Program_counter|r_PROG_COUNT[0]             ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a1~porta_address_reg0  ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.371      ; 1.162      ;
; 0.605 ; control_unit:INST_control_unit|r_state[0]                        ; control_unit:INST_control_unit|r_state[2]                                                                               ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.062      ; 0.824      ;
; 0.607 ; Program_counter:INST_Program_counter|r_PROG_COUNT[7]             ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a2~porta_address_reg0  ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.385      ; 1.179      ;
; 0.608 ; Program_counter:INST_Program_counter|r_PROG_COUNT[3]             ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a2~porta_address_reg0  ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.385      ; 1.180      ;
; 0.608 ; Program_counter:INST_Program_counter|r_PROG_COUNT[5]             ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a2~porta_address_reg0  ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.385      ; 1.180      ;
; 0.610 ; Program_counter:INST_Program_counter|r_PROG_COUNT[6]             ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a2~porta_address_reg0  ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.385      ; 1.182      ;
; 0.611 ; Program_counter:INST_Program_counter|r_PROG_COUNT[6]             ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a10~porta_address_reg0 ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.378      ; 1.176      ;
; 0.612 ; Program_counter:INST_Program_counter|r_PROG_COUNT[5]             ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a1~porta_address_reg0  ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.371      ; 1.170      ;
; 0.612 ; ALU:INST_ALU|r_ALU_Result[2]                                     ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_0|altsyncram_6bn1:auto_generated|ram_block1a0~porta_datain_reg0         ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.380      ; 1.179      ;
; 0.615 ; Program_counter:INST_Program_counter|r_PROG_COUNT[9]             ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a10~porta_address_reg0 ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.378      ; 1.180      ;
; 0.621 ; Program_counter:INST_Program_counter|r_PROG_COUNT[2]             ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a1~porta_address_reg0  ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.371      ; 1.179      ;
; 0.623 ; Program_counter:INST_Program_counter|r_PROG_COUNT[4]             ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a2~porta_address_reg0  ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.385      ; 1.195      ;
; 0.625 ; ALU:INST_ALU|r_ALU_Result[2]                                     ; register32x8:INST_GPR|r_REGISTER_rtl_1_bypass[15]                                                                       ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.401      ; 1.183      ;
; 0.628 ; control_unit:INST_control_unit|r_state[0]                        ; control_unit:INST_control_unit|r_state[1]                                                                               ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.062      ; 0.847      ;
; 0.631 ; Program_counter:INST_Program_counter|r_PROG_COUNT[8]             ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a10~porta_address_reg0 ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.378      ; 1.196      ;
; 0.632 ; control_unit:INST_control_unit|r_state[2]                        ; control_unit:INST_control_unit|r_state[5]                                                                               ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.062      ; 0.851      ;
; 0.634 ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[2]     ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_0|altsyncram_6bn1:auto_generated|ram_block1a0~porta_address_reg0        ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.374      ; 1.195      ;
; 0.636 ; Program_counter:INST_Program_counter|r_PROG_COUNT[9]             ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a1~porta_address_reg0  ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.371      ; 1.194      ;
; 0.639 ; Program_counter:INST_Program_counter|r_PROG_COUNT[9]             ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a2~porta_address_reg0  ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.385      ; 1.211      ;
; 0.643 ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[3]     ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_0|altsyncram_6bn1:auto_generated|ram_block1a0~porta_address_reg0        ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.374      ; 1.204      ;
; 0.649 ; Program_counter:INST_Program_counter|r_PROG_COUNT[4]             ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a1~porta_address_reg0  ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.371      ; 1.207      ;
; 0.653 ; control_unit:INST_control_unit|r_state[2]                        ; control_unit:INST_control_unit|r_state[4]                                                                               ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.062      ; 0.872      ;
; 0.655 ; Program_counter:INST_Program_counter|r_PROG_COUNT[6]             ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a1~porta_address_reg0  ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.371      ; 1.213      ;
; 0.657 ; Program_counter:INST_Program_counter|r_PROG_COUNT[7]             ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a1~porta_address_reg0  ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.371      ; 1.215      ;
; 0.658 ; Program_counter:INST_Program_counter|r_PROG_COUNT[3]             ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a1~porta_address_reg0  ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.371      ; 1.216      ;
; 0.678 ; Program_counter:INST_Program_counter|r_PROG_COUNT[8]             ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a1~porta_address_reg0  ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.371      ; 1.236      ;
; 0.678 ; control_unit:INST_control_unit|r_state[3]                        ; ALU:INST_ALU|r_ALU_Result[4]                                                                                            ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.425      ; 1.260      ;
; 0.679 ; Program_counter:INST_Program_counter|r_PROG_COUNT[8]             ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a2~porta_address_reg0  ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.385      ; 1.251      ;
; 0.679 ; control_unit:INST_control_unit|r_state[3]                        ; ALU:INST_ALU|r_ALU_Result[1]                                                                                            ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.425      ; 1.261      ;
; 0.680 ; control_unit:INST_control_unit|r_state[3]                        ; ALU:INST_ALU|r_ALU_Result[3]                                                                                            ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.425      ; 1.262      ;
; 0.698 ; register32x8:INST_GPR|r_REGISTER_rtl_1_bypass[14]                ; register32x8:INST_GPR|o_GPR_ALU_data_B[1]                                                                               ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; -0.265     ; 0.590      ;
; 0.700 ; ALU:INST_ALU|r_ALU_Result[3]                                     ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_1|altsyncram_6bn1:auto_generated|ram_block1a0~porta_datain_reg0         ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.024      ; 0.911      ;
; 0.711 ; control_unit:INST_control_unit|r_state[3]                        ; control_unit:INST_control_unit|r_state[0]                                                                               ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.062      ; 0.930      ;
; 0.714 ; InstrucReg:INST_InstrucReg|r_register[19]                        ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_0|altsyncram_6bn1:auto_generated|ram_block1a0~portb_address_reg0        ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.081      ; 0.982      ;
; 0.715 ; control_unit:INST_control_unit|r_state[5]                        ; control_unit:INST_control_unit|r_state[1]                                                                               ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.062      ; 0.934      ;
; 0.715 ; control_unit:INST_control_unit|r_state[5]                        ; control_unit:INST_control_unit|r_state[2]                                                                               ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.062      ; 0.934      ;
; 0.719 ; register32x8:INST_GPR|r_REGISTER_rtl_0_bypass[13]                ; register32x8:INST_GPR|o_GPR_ALU_data_A[1]                                                                               ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.061      ; 0.937      ;
; 0.720 ; register32x8:INST_GPR|r_REGISTER_rtl_0_bypass[15]                ; register32x8:INST_GPR|o_GPR_ALU_data_A[2]                                                                               ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.061      ; 0.938      ;
; 0.721 ; register32x8:INST_GPR|r_REGISTER_rtl_0_bypass[11]                ; register32x8:INST_GPR|o_GPR_ALU_data_A[0]                                                                               ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.061      ; 0.939      ;
; 0.721 ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[8]   ; branch_control:INST_branch_control|o_ADDRESS[8]                                                                         ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; -0.265     ; 0.613      ;
; 0.731 ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[4]   ; branch_control:INST_branch_control|o_ADDRESS[4]                                                                         ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.060      ; 0.948      ;
; 0.734 ; ALU:INST_ALU|r_ALU_Result[3]                                     ; register32x8:INST_GPR|r_REGISTER_rtl_1_bypass[17]                                                                       ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.042      ; 0.933      ;
; 0.747 ; control_unit:INST_control_unit|r_state[4]                        ; control_unit:INST_control_unit|r_state[3]                                                                               ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.062      ; 0.966      ;
; 0.755 ; register32x8:INST_GPR|r_REGISTER_rtl_0_bypass[22]                ; register32x8:INST_GPR|o_GPR_ALU_data_A[5]                                                                               ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.063      ; 0.975      ;
; 0.758 ; ALU:INST_ALU|r_ALU_Result[0]                                     ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_1|altsyncram_6bn1:auto_generated|ram_block1a0~porta_datain_reg0         ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.022      ; 0.967      ;
; 0.776 ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[4]     ; register32x8:INST_GPR|r_REGISTER_rtl_1_bypass[9]                                                                        ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.053      ; 0.986      ;
; 0.778 ; register32x8:INST_GPR|r_REGISTER_rtl_1_bypass[16]                ; register32x8:INST_GPR|o_GPR_ALU_data_B[2]                                                                               ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.059      ; 0.994      ;
; 0.795 ; instruction_decoder:INST_instruction_decoder|o_OPCODE[0]         ; ALU:INST_ALU|r_ALU_Result[7]                                                                                            ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.428      ; 1.380      ;
; 0.805 ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[1]     ; register32x8:INST_GPR|r_REGISTER_rtl_0_bypass[3]                                                                        ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.058      ; 1.020      ;
; 0.806 ; register32x8:INST_GPR|r_REGISTER_rtl_1_bypass[17]                ; register32x8:INST_GPR|o_GPR_ALU_data_B[3]                                                                               ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; -0.265     ; 0.698      ;
+-------+------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'i_CORE_CLK'                                                                                                                                                 ;
+--------+--------------+----------------+------------+------------+------------+-------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock      ; Clock Edge ; Target                                                                                                                  ;
+--------+--------------+----------------+------------+------------+------------+-------------------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate  ; i_CORE_CLK ; Rise       ; i_CORE_CLK                                                                                                              ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[0]                                                                                ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[10]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[11]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[12]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[13]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[14]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[15]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[16]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[17]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[18]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[19]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[1]                                                                                ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[23]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[24]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[25]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[26]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[27]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[28]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[29]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[2]                                                                                ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[30]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[31]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[3]                                                                                ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[4]                                                                                ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[5]                                                                                ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[6]                                                                                ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[7]                                                                                ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[8]                                                                                ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[9]                                                                                ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a10~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a1~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a2~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_0|altsyncram_6bn1:auto_generated|ram_block1a0~porta_address_reg0        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_0|altsyncram_6bn1:auto_generated|ram_block1a0~porta_datain_reg0         ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_0|altsyncram_6bn1:auto_generated|ram_block1a0~porta_we_reg              ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_0|altsyncram_6bn1:auto_generated|ram_block1a0~portb_address_reg0        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_1|altsyncram_6bn1:auto_generated|ram_block1a0~porta_address_reg0        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_1|altsyncram_6bn1:auto_generated|ram_block1a0~porta_datain_reg0         ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_1|altsyncram_6bn1:auto_generated|ram_block1a0~porta_we_reg              ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_1|altsyncram_6bn1:auto_generated|ram_block1a0~portb_address_reg0        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; ALU:INST_ALU|r_ALU_Result[0]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; ALU:INST_ALU|r_ALU_Result[1]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; ALU:INST_ALU|r_ALU_Result[2]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; ALU:INST_ALU|r_ALU_Result[3]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; ALU:INST_ALU|r_ALU_Result[4]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; ALU:INST_ALU|r_ALU_Result[5]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; ALU:INST_ALU|r_ALU_Result[6]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; ALU:INST_ALU|r_ALU_Result[7]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; ALU:INST_ALU|r_ALU_carry_flag                                                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; ALU:INST_ALU|r_ALU_negative_flag                                                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; ALU:INST_ALU|r_ALU_overflow_flag                                                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; ALU:INST_ALU|r_ALU_zero_flag                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; ALU:INST_ALU|tmp[8]                                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[0]                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[1]                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[2]                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[3]                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[4]                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[5]                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[6]                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[7]                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; Program_counter:INST_Program_counter|r_PROG_COUNT[0]                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; Program_counter:INST_Program_counter|r_PROG_COUNT[1]                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; Program_counter:INST_Program_counter|r_PROG_COUNT[2]                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; Program_counter:INST_Program_counter|r_PROG_COUNT[3]                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; Program_counter:INST_Program_counter|r_PROG_COUNT[4]                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; Program_counter:INST_Program_counter|r_PROG_COUNT[5]                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; Program_counter:INST_Program_counter|r_PROG_COUNT[6]                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; Program_counter:INST_Program_counter|r_PROG_COUNT[7]                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; Program_counter:INST_Program_counter|r_PROG_COUNT[8]                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; Program_counter:INST_Program_counter|r_PROG_COUNT[9]                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; branch_control:INST_branch_control|o_ADDRESS[0]                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; branch_control:INST_branch_control|o_ADDRESS[1]                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; branch_control:INST_branch_control|o_ADDRESS[2]                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; branch_control:INST_branch_control|o_ADDRESS[3]                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; branch_control:INST_branch_control|o_ADDRESS[4]                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; branch_control:INST_branch_control|o_ADDRESS[5]                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; branch_control:INST_branch_control|o_ADDRESS[6]                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; branch_control:INST_branch_control|o_ADDRESS[7]                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; branch_control:INST_branch_control|o_ADDRESS[8]                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; branch_control:INST_branch_control|o_ADDRESS[9]                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; branch_control:INST_branch_control|o_PC_LOAD                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; control_unit:INST_control_unit|r_state[0]                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; control_unit:INST_control_unit|r_state[1]                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; control_unit:INST_control_unit|r_state[2]                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; control_unit:INST_control_unit|r_state[3]                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; control_unit:INST_control_unit|r_state[4]                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; control_unit:INST_control_unit|r_state[5]                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[1]                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[2]                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[3]                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[4]                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[5]                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[6]                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[7]                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[8]                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[9]                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; instruction_decoder:INST_instruction_decoder|o_BRANCH_CONTROL[0]                                                        ;
+--------+--------------+----------------+------------+------------+------------+-------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------+
; Setup Times                                                              ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; i_CORE_RESET ; i_CORE_CLK ; 0.316 ; 0.448 ; Rise       ; i_CORE_CLK      ;
+--------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Hold Times                                                               ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; i_CORE_RESET ; i_CORE_CLK ; 0.392 ; 0.270 ; Rise       ; i_CORE_CLK      ;
+--------------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------+
; Clock to Output Times                                                  ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; o_DATA[*]  ; i_CORE_CLK ; 7.655 ; 7.772 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[0] ; i_CORE_CLK ; 5.960 ; 5.970 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[1] ; i_CORE_CLK ; 6.125 ; 6.144 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[2] ; i_CORE_CLK ; 5.915 ; 5.939 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[3] ; i_CORE_CLK ; 6.384 ; 6.373 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[4] ; i_CORE_CLK ; 6.371 ; 6.376 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[5] ; i_CORE_CLK ; 7.655 ; 7.772 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[6] ; i_CORE_CLK ; 6.191 ; 6.215 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[7] ; i_CORE_CLK ; 6.261 ; 6.316 ; Rise       ; i_CORE_CLK      ;
+------------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------+
; Minimum Clock to Output Times                                          ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; o_DATA[*]  ; i_CORE_CLK ; 5.786 ; 5.808 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[0] ; i_CORE_CLK ; 5.824 ; 5.831 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[1] ; i_CORE_CLK ; 5.982 ; 5.999 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[2] ; i_CORE_CLK ; 5.786 ; 5.808 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[3] ; i_CORE_CLK ; 6.238 ; 6.227 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[4] ; i_CORE_CLK ; 6.226 ; 6.230 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[5] ; i_CORE_CLK ; 7.504 ; 7.618 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[6] ; i_CORE_CLK ; 6.047 ; 6.068 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[7] ; i_CORE_CLK ; 6.113 ; 6.164 ; Rise       ; i_CORE_CLK      ;
+------------+------------+-------+-------+------------+-----------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                         ;
+------------+-----------------+------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                                          ;
+------------+-----------------+------------+---------------------------------------------------------------+
; 254.91 MHz ; 250.0 MHz       ; i_CORE_CLK ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------+
; Slow 1200mV 0C Model Setup Summary  ;
+------------+--------+---------------+
; Clock      ; Slack  ; End Point TNS ;
+------------+--------+---------------+
; i_CORE_CLK ; -2.923 ; -173.461      ;
+------------+--------+---------------+


+------------------------------------+
; Slow 1200mV 0C Model Hold Summary  ;
+------------+-------+---------------+
; Clock      ; Slack ; End Point TNS ;
+------------+-------+---------------+
; i_CORE_CLK ; 0.299 ; 0.000         ;
+------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+------------+--------+----------------------------+
; Clock      ; Slack  ; End Point TNS              ;
+------------+--------+----------------------------+
; i_CORE_CLK ; -3.000 ; -233.134                   ;
+------------+--------+----------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'i_CORE_CLK'                                                                                                                                                                                                    ;
+--------+------------------------------------------------------------------------------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                        ; To Node                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.923 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[1]                                                               ; ALU:INST_ALU|r_ALU_Result[2]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.049     ; 3.869      ;
; -2.921 ; register32x8:INST_GPR|o_GPR_ALU_data_A[0]                                                                        ; ALU:INST_ALU|r_ALU_Result[2]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.050     ; 3.866      ;
; -2.878 ; register32x8:INST_GPR|o_GPR_ALU_data_A[0]                                                                        ; ALU:INST_ALU|r_ALU_Result[7]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.265      ; 4.138      ;
; -2.811 ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_0|altsyncram_6bn1:auto_generated|ram_block1a0~portb_address_reg0 ; register32x8:INST_GPR|o_GPR_ALU_data_A[0] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.340     ; 3.466      ;
; -2.791 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[0]                                                               ; ALU:INST_ALU|r_ALU_Result[2]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.062     ; 3.724      ;
; -2.767 ; register32x8:INST_GPR|o_GPR_ALU_data_A[0]                                                                        ; ALU:INST_ALU|r_ALU_Result[5]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.270      ; 4.032      ;
; -2.689 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[6]                                                               ; ALU:INST_ALU|r_ALU_Result[7]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.264      ; 3.948      ;
; -2.672 ; register32x8:INST_GPR|o_GPR_ALU_data_A[4]                                                                        ; ALU:INST_ALU|r_ALU_Result[4]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.272      ; 3.939      ;
; -2.670 ; register32x8:INST_GPR|o_GPR_ALU_data_A[1]                                                                        ; ALU:INST_ALU|r_ALU_Result[2]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.050     ; 3.615      ;
; -2.651 ; register32x8:INST_GPR|o_GPR_ALU_data_A[4]                                                                        ; ALU:INST_ALU|r_ALU_Result[7]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.265      ; 3.911      ;
; -2.644 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[1]                                                               ; ALU:INST_ALU|r_ALU_Result[4]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.273      ; 3.912      ;
; -2.633 ; register32x8:INST_GPR|o_GPR_ALU_data_A[2]                                                                        ; ALU:INST_ALU|r_ALU_Result[2]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.050     ; 3.578      ;
; -2.631 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[7]                                                               ; ALU:INST_ALU|r_ALU_Result[7]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.264      ; 3.890      ;
; -2.612 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[1]                                                               ; ALU:INST_ALU|r_ALU_Result[7]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.266      ; 3.873      ;
; -2.605 ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_0|altsyncram_6bn1:auto_generated|ram_block1a0~portb_address_reg0 ; register32x8:INST_GPR|o_GPR_ALU_data_A[6] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.340     ; 3.260      ;
; -2.603 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[7]                                                               ; ALU:INST_ALU|r_ALU_Result[2]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.051     ; 3.547      ;
; -2.593 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[0]                                                               ; ALU:INST_ALU|r_ALU_Result[4]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.260      ; 3.848      ;
; -2.591 ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_0|altsyncram_6bn1:auto_generated|ram_block1a0~portb_address_reg0 ; register32x8:INST_GPR|o_GPR_ALU_data_A[1] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.340     ; 3.246      ;
; -2.587 ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_0|altsyncram_6bn1:auto_generated|ram_block1a0~portb_address_reg0 ; register32x8:INST_GPR|o_GPR_ALU_data_A[5] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.340     ; 3.242      ;
; -2.586 ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_0|altsyncram_6bn1:auto_generated|ram_block1a0~portb_address_reg0 ; register32x8:INST_GPR|o_GPR_ALU_data_A[4] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.340     ; 3.241      ;
; -2.577 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[5]                                                               ; ALU:INST_ALU|r_ALU_Result[7]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.264      ; 3.836      ;
; -2.575 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[0]                                                               ; ALU:INST_ALU|r_ALU_Result[7]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.253      ; 3.823      ;
; -2.566 ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_0|altsyncram_6bn1:auto_generated|ram_block1a0~portb_address_reg0 ; register32x8:INST_GPR|o_GPR_ALU_data_A[3] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.340     ; 3.221      ;
; -2.562 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[7]                                                               ; ALU:INST_ALU|r_ALU_Result[3]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.271      ; 3.828      ;
; -2.561 ; register32x8:INST_GPR|o_GPR_ALU_data_A[2]                                                                        ; ALU:INST_ALU|r_ALU_Result[4]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.272      ; 3.828      ;
; -2.559 ; register32x8:INST_GPR|o_GPR_ALU_data_A[0]                                                                        ; ALU:INST_ALU|r_ALU_Result[6]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.270      ; 3.824      ;
; -2.557 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[3]                                                               ; ALU:INST_ALU|r_ALU_Result[7]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.264      ; 3.816      ;
; -2.539 ; register32x8:INST_GPR|o_GPR_ALU_data_A[2]                                                                        ; ALU:INST_ALU|r_ALU_Result[6]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.270      ; 3.804      ;
; -2.533 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[6]                                                               ; ALU:INST_ALU|r_ALU_Result[2]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.051     ; 3.477      ;
; -2.529 ; register32x8:INST_GPR|o_GPR_ALU_data_A[3]                                                                        ; ALU:INST_ALU|r_ALU_Result[4]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.272      ; 3.796      ;
; -2.529 ; register32x8:INST_GPR|o_GPR_ALU_data_A[3]                                                                        ; ALU:INST_ALU|r_ALU_Result[7]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.265      ; 3.789      ;
; -2.526 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[1]                                                               ; ALU:INST_ALU|r_ALU_Result[6]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.271      ; 3.792      ;
; -2.514 ; register32x8:INST_GPR|o_GPR_ALU_data_A[1]                                                                        ; ALU:INST_ALU|r_ALU_Result[7]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.265      ; 3.774      ;
; -2.501 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[1]                                                               ; ALU:INST_ALU|r_ALU_Result[5]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.271      ; 3.767      ;
; -2.498 ; register32x8:INST_GPR|o_GPR_ALU_data_A[5]                                                                        ; ALU:INST_ALU|r_ALU_Result[7]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.265      ; 3.758      ;
; -2.493 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[0]                                                               ; ALU:INST_ALU|r_ALU_Result[1]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.260      ; 3.748      ;
; -2.493 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[4]                                                               ; ALU:INST_ALU|r_ALU_Result[7]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.266      ; 3.754      ;
; -2.492 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[6]                                                               ; ALU:INST_ALU|r_ALU_Result[3]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.271      ; 3.758      ;
; -2.489 ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_0|altsyncram_6bn1:auto_generated|ram_block1a0~portb_address_reg0 ; register32x8:INST_GPR|o_GPR_ALU_data_A[2] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.340     ; 3.144      ;
; -2.489 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[7]                                                               ; ALU:INST_ALU|r_ALU_Result[4]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.271      ; 3.755      ;
; -2.470 ; register32x8:INST_GPR|o_GPR_ALU_data_A[3]                                                                        ; ALU:INST_ALU|r_ALU_Result[3]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.272      ; 3.737      ;
; -2.465 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[2]                                                               ; ALU:INST_ALU|r_ALU_Result[7]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.262      ; 3.722      ;
; -2.459 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[2]                                                               ; ALU:INST_ALU|r_ALU_Result[4]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.269      ; 3.723      ;
; -2.449 ; register32x8:INST_GPR|o_GPR_ALU_data_A[0]                                                                        ; ALU:INST_ALU|r_ALU_Result[1]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.272      ; 3.716      ;
; -2.449 ; register32x8:INST_GPR|o_GPR_ALU_data_A[0]                                                                        ; ALU:INST_ALU|r_ALU_Result[4]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.272      ; 3.716      ;
; -2.447 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[5]                                                               ; ALU:INST_ALU|r_ALU_Result[2]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.051     ; 3.391      ;
; -2.443 ; register32x8:INST_GPR|o_GPR_ALU_data_A[6]                                                                        ; ALU:INST_ALU|r_ALU_Result[3]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.272      ; 3.710      ;
; -2.442 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[0]                                                               ; ALU:INST_ALU|r_ALU_Result[3]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.260      ; 3.697      ;
; -2.438 ; register32x8:INST_GPR|o_GPR_ALU_data_A[7]                                                                        ; ALU:INST_ALU|r_ALU_Result[7]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.264      ; 3.697      ;
; -2.437 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[1]                                                               ; ALU:INST_ALU|r_ALU_Result[3]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.273      ; 3.705      ;
; -2.435 ; register32x8:INST_GPR|o_GPR_ALU_data_A[0]                                                                        ; ALU:INST_ALU|r_ALU_Result[3]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.272      ; 3.702      ;
; -2.433 ; register32x8:INST_GPR|o_GPR_ALU_data_A[0]                                                                        ; ALU:INST_ALU|r_ALU_Result[0]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.271      ; 3.699      ;
; -2.431 ; instruction_decoder:INST_instruction_decoder|o_OPCODE[0]                                                         ; ALU:INST_ALU|r_ALU_Result[3]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.267      ; 3.693      ;
; -2.425 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[2]                                                               ; ALU:INST_ALU|r_ALU_Result[2]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.053     ; 3.367      ;
; -2.419 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[6]                                                               ; ALU:INST_ALU|r_ALU_Result[4]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.271      ; 3.685      ;
; -2.418 ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_1|altsyncram_6bn1:auto_generated|ram_block1a0~portb_address_reg0 ; register32x8:INST_GPR|o_GPR_ALU_data_B[2] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.339     ; 3.074      ;
; -2.417 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[0]                                                               ; ALU:INST_ALU|r_ALU_Result[6]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.258      ; 3.670      ;
; -2.416 ; register32x8:INST_GPR|o_GPR_ALU_data_A[5]                                                                        ; ALU:INST_ALU|r_ALU_Result[3]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.272      ; 3.683      ;
; -2.413 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[7]                                                               ; ALU:INST_ALU|r_ALU_Result[6]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.269      ; 3.677      ;
; -2.407 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[0]                                                               ; ALU:INST_ALU|r_ALU_Result[5]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.258      ; 3.660      ;
; -2.407 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[5]                                                               ; ALU:INST_ALU|r_ALU_Result[3]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.271      ; 3.673      ;
; -2.397 ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_1|altsyncram_6bn1:auto_generated|ram_block1a0~portb_address_reg0 ; register32x8:INST_GPR|o_GPR_ALU_data_B[1] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.339     ; 3.053      ;
; -2.397 ; instruction_decoder:INST_instruction_decoder|o_OPCODE[1]                                                         ; ALU:INST_ALU|r_ALU_Result[7]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.260      ; 3.652      ;
; -2.394 ; register32x8:INST_GPR|o_GPR_ALU_data_A[7]                                                                        ; ALU:INST_ALU|tmp[8]                       ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.053     ; 3.336      ;
; -2.391 ; register32x8:INST_GPR|o_GPR_ALU_data_A[1]                                                                        ; ALU:INST_ALU|r_ALU_Result[4]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.272      ; 3.658      ;
; -2.384 ; instruction_decoder:INST_instruction_decoder|o_OPCODE[1]                                                         ; ALU:INST_ALU|r_ALU_Result[3]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.267      ; 3.646      ;
; -2.382 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[4]                                                               ; ALU:INST_ALU|r_ALU_Result[5]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.271      ; 3.648      ;
; -2.378 ; register32x8:INST_GPR|o_GPR_ALU_data_A[6]                                                                        ; ALU:INST_ALU|r_ALU_Result[7]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.265      ; 3.638      ;
; -2.372 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[2]                                                               ; ALU:INST_ALU|r_ALU_Result[3]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.269      ; 3.636      ;
; -2.369 ; instruction_decoder:INST_instruction_decoder|o_OPCODE[1]                                                         ; ALU:INST_ALU|r_ALU_Result[2]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.055     ; 3.309      ;
; -2.361 ; register32x8:INST_GPR|o_GPR_ALU_data_A[2]                                                                        ; ALU:INST_ALU|r_ALU_Result[7]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.265      ; 3.621      ;
; -2.360 ; register32x8:INST_GPR|o_GPR_ALU_data_A[2]                                                                        ; ALU:INST_ALU|r_ALU_Result[3]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.272      ; 3.627      ;
; -2.359 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[4]                                                               ; ALU:INST_ALU|r_ALU_Result[2]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.049     ; 3.305      ;
; -2.354 ; register32x8:INST_GPR|o_GPR_ALU_data_A[4]                                                                        ; ALU:INST_ALU|r_ALU_Result[5]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.270      ; 3.619      ;
; -2.354 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[2]                                                               ; ALU:INST_ALU|r_ALU_Result[5]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.267      ; 3.616      ;
; -2.343 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[6]                                                               ; ALU:INST_ALU|r_ALU_Result[6]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.269      ; 3.607      ;
; -2.341 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[2]                                                               ; ALU:INST_ALU|r_ALU_Result[6]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.267      ; 3.603      ;
; -2.334 ; register32x8:INST_GPR|o_GPR_ALU_data_A[3]                                                                        ; ALU:INST_ALU|r_ALU_Result[5]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.270      ; 3.599      ;
; -2.334 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[5]                                                               ; ALU:INST_ALU|r_ALU_Result[4]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.271      ; 3.600      ;
; -2.328 ; register32x8:INST_GPR|o_GPR_ALU_data_A[4]                                                                        ; ALU:INST_ALU|r_ALU_Result[3]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.272      ; 3.595      ;
; -2.321 ; register32x8:INST_GPR|o_GPR_ALU_data_A[7]                                                                        ; ALU:INST_ALU|r_ALU_Result[5]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.269      ; 3.585      ;
; -2.319 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[4]                                                               ; ALU:INST_ALU|r_ALU_Result[3]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.273      ; 3.587      ;
; -2.319 ; register32x8:INST_GPR|o_GPR_ALU_data_A[7]                                                                        ; ALU:INST_ALU|r_ALU_Result[2]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.051     ; 3.263      ;
; -2.306 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[3]                                                               ; ALU:INST_ALU|r_ALU_Result[2]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.051     ; 3.250      ;
; -2.305 ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_1|altsyncram_6bn1:auto_generated|ram_block1a0~portb_address_reg0 ; register32x8:INST_GPR|o_GPR_ALU_data_B[5] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.339     ; 2.961      ;
; -2.301 ; register32x8:INST_GPR|o_GPR_ALU_data_A[4]                                                                        ; ALU:INST_ALU|r_ALU_Result[2]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.050     ; 3.246      ;
; -2.299 ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_1|altsyncram_6bn1:auto_generated|ram_block1a0~portb_address_reg0 ; register32x8:INST_GPR|o_GPR_ALU_data_B[3] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.339     ; 2.955      ;
; -2.298 ; register32x8:INST_GPR|o_GPR_ALU_data_A[7]                                                                        ; ALU:INST_ALU|r_ALU_Result[3]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.271      ; 3.564      ;
; -2.291 ; register32x8:INST_GPR|o_GPR_ALU_data_A[3]                                                                        ; ALU:INST_ALU|r_ALU_Result[6]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.270      ; 3.556      ;
; -2.290 ; register32x8:INST_GPR|o_GPR_ALU_data_A[1]                                                                        ; ALU:INST_ALU|r_ALU_Result[6]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.270      ; 3.555      ;
; -2.289 ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_1|altsyncram_6bn1:auto_generated|ram_block1a0~portb_address_reg0 ; register32x8:INST_GPR|o_GPR_ALU_data_B[6] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.339     ; 2.945      ;
; -2.284 ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_0|altsyncram_6bn1:auto_generated|ram_block1a0~portb_address_reg0 ; register32x8:INST_GPR|o_GPR_ALU_data_A[7] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.340     ; 2.939      ;
; -2.284 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[3]                                                               ; ALU:INST_ALU|tmp[8]                       ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.053     ; 3.226      ;
; -2.283 ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_1|altsyncram_6bn1:auto_generated|ram_block1a0~portb_address_reg0 ; register32x8:INST_GPR|o_GPR_ALU_data_B[4] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.339     ; 2.939      ;
; -2.282 ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_1|altsyncram_6bn1:auto_generated|ram_block1a0~portb_address_reg0 ; register32x8:INST_GPR|o_GPR_ALU_data_B[7] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.339     ; 2.938      ;
; -2.281 ; register32x8:INST_GPR|o_GPR_ALU_data_A[6]                                                                        ; ALU:INST_ALU|r_ALU_Result[5]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.270      ; 3.546      ;
; -2.279 ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_1|altsyncram_6bn1:auto_generated|ram_block1a0~portb_address_reg0 ; register32x8:INST_GPR|o_GPR_ALU_data_B[0] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.339     ; 2.935      ;
; -2.275 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[3]                                                               ; ALU:INST_ALU|r_ALU_Result[4]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.271      ; 3.541      ;
; -2.258 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[5]                                                               ; ALU:INST_ALU|r_ALU_Result[6]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.269      ; 3.522      ;
; -2.252 ; register32x8:INST_GPR|o_GPR_ALU_data_A[1]                                                                        ; ALU:INST_ALU|r_ALU_negative_flag          ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.052     ; 3.195      ;
+--------+------------------------------------------------------------------------------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'i_CORE_CLK'                                                                                                                                                                                                                                  ;
+-------+------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                        ; To Node                                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.299 ; ALU:INST_ALU|r_ALU_Result[4]                                     ; ALU:INST_ALU|r_ALU_Result[4]                                                                                            ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; ALU:INST_ALU|r_ALU_Result[0]                                     ; ALU:INST_ALU|r_ALU_Result[0]                                                                                            ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; ALU:INST_ALU|r_ALU_Result[1]                                     ; ALU:INST_ALU|r_ALU_Result[1]                                                                                            ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; ALU:INST_ALU|r_ALU_Result[3]                                     ; ALU:INST_ALU|r_ALU_Result[3]                                                                                            ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.068      ; 0.511      ;
; 0.300 ; ALU:INST_ALU|r_ALU_Result[7]                                     ; ALU:INST_ALU|r_ALU_Result[7]                                                                                            ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.067      ; 0.511      ;
; 0.312 ; ALU:INST_ALU|r_ALU_Result[2]                                     ; ALU:INST_ALU|r_ALU_Result[2]                                                                                            ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; ALU:INST_ALU|r_ALU_carry_flag                                    ; ALU:INST_ALU|r_ALU_carry_flag                                                                                           ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.055      ; 0.511      ;
; 0.313 ; ALU:INST_ALU|tmp[8]                                              ; ALU:INST_ALU|tmp[8]                                                                                                     ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.054      ; 0.511      ;
; 0.315 ; Program_counter:INST_Program_counter|r_PROG_COUNT[7]             ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a0~porta_address_reg0  ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.337      ; 0.821      ;
; 0.316 ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[3]     ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_1|altsyncram_6bn1:auto_generated|ram_block1a0~porta_address_reg0        ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.337      ; 0.822      ;
; 0.317 ; Program_counter:INST_Program_counter|r_PROG_COUNT[3]             ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a0~porta_address_reg0  ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.337      ; 0.823      ;
; 0.318 ; Program_counter:INST_Program_counter|r_PROG_COUNT[4]             ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a0~porta_address_reg0  ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.337      ; 0.824      ;
; 0.320 ; control_unit:INST_control_unit|r_state[1]                        ; control_unit:INST_control_unit|r_state[1]                                                                               ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.055      ; 0.519      ;
; 0.320 ; control_unit:INST_control_unit|r_state[4]                        ; control_unit:INST_control_unit|r_state[4]                                                                               ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.055      ; 0.519      ;
; 0.320 ; control_unit:INST_control_unit|r_state[3]                        ; control_unit:INST_control_unit|r_state[3]                                                                               ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.055      ; 0.519      ;
; 0.320 ; Program_counter:INST_Program_counter|r_PROG_COUNT[2]             ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a10~porta_address_reg0 ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.338      ; 0.827      ;
; 0.320 ; Program_counter:INST_Program_counter|r_PROG_COUNT[9]             ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a0~porta_address_reg0  ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.337      ; 0.826      ;
; 0.329 ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[2]     ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_1|altsyncram_6bn1:auto_generated|ram_block1a0~porta_address_reg0        ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.337      ; 0.835      ;
; 0.343 ; Program_counter:INST_Program_counter|r_PROG_COUNT[6]             ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a0~porta_address_reg0  ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.337      ; 0.849      ;
; 0.343 ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[0]     ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_1|altsyncram_6bn1:auto_generated|ram_block1a0~porta_address_reg0        ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.337      ; 0.849      ;
; 0.345 ; Program_counter:INST_Program_counter|r_PROG_COUNT[1]             ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a2~porta_address_reg0  ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.346      ; 0.860      ;
; 0.345 ; Program_counter:INST_Program_counter|r_PROG_COUNT[0]             ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a0~porta_address_reg0  ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.337      ; 0.851      ;
; 0.348 ; Program_counter:INST_Program_counter|r_PROG_COUNT[1]             ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a0~porta_address_reg0  ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.337      ; 0.854      ;
; 0.352 ; Program_counter:INST_Program_counter|r_PROG_COUNT[1]             ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a10~porta_address_reg0 ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.338      ; 0.859      ;
; 0.355 ; Program_counter:INST_Program_counter|r_PROG_COUNT[8]             ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a0~porta_address_reg0  ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.337      ; 0.861      ;
; 0.357 ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[1]   ; branch_control:INST_branch_control|o_ADDRESS[1]                                                                         ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.054      ; 0.555      ;
; 0.358 ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[0]     ; register32x8:INST_GPR|r_REGISTER_rtl_1_bypass[1]                                                                        ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.055      ; 0.557      ;
; 0.360 ; Program_counter:INST_Program_counter|r_PROG_COUNT[1]             ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a1~porta_address_reg0  ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.333      ; 0.862      ;
; 0.384 ; control_unit:INST_control_unit|r_state[2]                        ; control_unit:INST_control_unit|r_state[3]                                                                               ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.055      ; 0.583      ;
; 0.425 ; instruction_decoder:INST_instruction_decoder|o_BRANCH_CONTROL[0] ; branch_control:INST_branch_control|o_PC_LOAD                                                                            ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.054      ; 0.623      ;
; 0.451 ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[5]   ; branch_control:INST_branch_control|o_ADDRESS[5]                                                                         ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.055      ; 0.650      ;
; 0.454 ; control_unit:INST_control_unit|r_state[4]                        ; control_unit:INST_control_unit|r_state[0]                                                                               ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.055      ; 0.653      ;
; 0.475 ; control_unit:INST_control_unit|r_state[1]                        ; control_unit:INST_control_unit|r_state[2]                                                                               ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.055      ; 0.674      ;
; 0.476 ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[3]     ; register32x8:INST_GPR|r_REGISTER_rtl_1_bypass[7]                                                                        ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.055      ; 0.675      ;
; 0.483 ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[1]     ; register32x8:INST_GPR|r_REGISTER_rtl_1_bypass[3]                                                                        ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.055      ; 0.682      ;
; 0.483 ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[2]     ; register32x8:INST_GPR|r_REGISTER_rtl_1_bypass[5]                                                                        ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.055      ; 0.682      ;
; 0.488 ; ALU:INST_ALU|r_ALU_Result[0]                                     ; register32x8:INST_GPR|r_REGISTER_rtl_1_bypass[11]                                                                       ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.068      ; 0.700      ;
; 0.496 ; branch_control:INST_branch_control|o_ADDRESS[7]                  ; Program_counter:INST_Program_counter|r_PROG_COUNT[7]                                                                    ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.055      ; 0.695      ;
; 0.497 ; branch_control:INST_branch_control|o_ADDRESS[3]                  ; Program_counter:INST_Program_counter|r_PROG_COUNT[3]                                                                    ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.055      ; 0.696      ;
; 0.499 ; branch_control:INST_branch_control|o_ADDRESS[0]                  ; Program_counter:INST_Program_counter|r_PROG_COUNT[0]                                                                    ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.055      ; 0.698      ;
; 0.535 ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[4]     ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_1|altsyncram_6bn1:auto_generated|ram_block1a0~porta_address_reg0        ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.327      ; 1.031      ;
; 0.538 ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[1]     ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_1|altsyncram_6bn1:auto_generated|ram_block1a0~porta_address_reg0        ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.337      ; 1.044      ;
; 0.542 ; Program_counter:INST_Program_counter|r_PROG_COUNT[0]             ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a2~porta_address_reg0  ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.346      ; 1.057      ;
; 0.543 ; control_unit:INST_control_unit|r_state[0]                        ; control_unit:INST_control_unit|r_state[2]                                                                               ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.055      ; 0.742      ;
; 0.544 ; Program_counter:INST_Program_counter|r_PROG_COUNT[7]             ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a10~porta_address_reg0 ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.338      ; 1.051      ;
; 0.549 ; Program_counter:INST_Program_counter|r_PROG_COUNT[0]             ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a10~porta_address_reg0 ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.338      ; 1.056      ;
; 0.557 ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[4]     ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_0|altsyncram_6bn1:auto_generated|ram_block1a0~porta_address_reg0        ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.324      ; 1.050      ;
; 0.560 ; control_unit:INST_control_unit|r_state[2]                        ; control_unit:INST_control_unit|r_state[5]                                                                               ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.055      ; 0.759      ;
; 0.561 ; Program_counter:INST_Program_counter|r_PROG_COUNT[3]             ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a10~porta_address_reg0 ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.338      ; 1.068      ;
; 0.561 ; control_unit:INST_control_unit|r_state[0]                        ; control_unit:INST_control_unit|r_state[1]                                                                               ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.055      ; 0.760      ;
; 0.562 ; Program_counter:INST_Program_counter|r_PROG_COUNT[2]             ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a2~porta_address_reg0  ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.346      ; 1.077      ;
; 0.562 ; Program_counter:INST_Program_counter|r_PROG_COUNT[4]             ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a10~porta_address_reg0 ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.338      ; 1.069      ;
; 0.566 ; Program_counter:INST_Program_counter|r_PROG_COUNT[0]             ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a1~porta_address_reg0  ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.333      ; 1.068      ;
; 0.571 ; ALU:INST_ALU|r_ALU_Result[2]                                     ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_1|altsyncram_6bn1:auto_generated|ram_block1a0~porta_datain_reg0         ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.343      ; 1.083      ;
; 0.574 ; Program_counter:INST_Program_counter|r_PROG_COUNT[3]             ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a2~porta_address_reg0  ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.346      ; 1.089      ;
; 0.574 ; Program_counter:INST_Program_counter|r_PROG_COUNT[5]             ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a2~porta_address_reg0  ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.346      ; 1.089      ;
; 0.574 ; Program_counter:INST_Program_counter|r_PROG_COUNT[7]             ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a2~porta_address_reg0  ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.346      ; 1.089      ;
; 0.574 ; control_unit:INST_control_unit|r_state[2]                        ; control_unit:INST_control_unit|r_state[4]                                                                               ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.055      ; 0.773      ;
; 0.575 ; Program_counter:INST_Program_counter|r_PROG_COUNT[6]             ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a10~porta_address_reg0 ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.338      ; 1.082      ;
; 0.576 ; Program_counter:INST_Program_counter|r_PROG_COUNT[6]             ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a2~porta_address_reg0  ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.346      ; 1.091      ;
; 0.581 ; Program_counter:INST_Program_counter|r_PROG_COUNT[5]             ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a1~porta_address_reg0  ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.333      ; 1.083      ;
; 0.581 ; Program_counter:INST_Program_counter|r_PROG_COUNT[9]             ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a10~porta_address_reg0 ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.338      ; 1.088      ;
; 0.585 ; ALU:INST_ALU|r_ALU_Result[2]                                     ; register32x8:INST_GPR|r_REGISTER_rtl_1_bypass[15]                                                                       ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.357      ; 1.086      ;
; 0.586 ; ALU:INST_ALU|r_ALU_Result[2]                                     ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_0|altsyncram_6bn1:auto_generated|ram_block1a0~porta_datain_reg0         ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.340      ; 1.095      ;
; 0.587 ; Program_counter:INST_Program_counter|r_PROG_COUNT[2]             ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a1~porta_address_reg0  ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.333      ; 1.089      ;
; 0.587 ; Program_counter:INST_Program_counter|r_PROG_COUNT[4]             ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a2~porta_address_reg0  ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.346      ; 1.102      ;
; 0.596 ; Program_counter:INST_Program_counter|r_PROG_COUNT[8]             ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a10~porta_address_reg0 ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.338      ; 1.103      ;
; 0.601 ; Program_counter:INST_Program_counter|r_PROG_COUNT[9]             ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a1~porta_address_reg0  ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.333      ; 1.103      ;
; 0.601 ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[2]     ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_0|altsyncram_6bn1:auto_generated|ram_block1a0~porta_address_reg0        ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.334      ; 1.104      ;
; 0.603 ; Program_counter:INST_Program_counter|r_PROG_COUNT[9]             ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a2~porta_address_reg0  ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.346      ; 1.118      ;
; 0.605 ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[3]     ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_0|altsyncram_6bn1:auto_generated|ram_block1a0~porta_address_reg0        ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.334      ; 1.108      ;
; 0.611 ; Program_counter:INST_Program_counter|r_PROG_COUNT[4]             ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a1~porta_address_reg0  ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.333      ; 1.113      ;
; 0.619 ; Program_counter:INST_Program_counter|r_PROG_COUNT[6]             ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a1~porta_address_reg0  ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.333      ; 1.121      ;
; 0.621 ; register32x8:INST_GPR|r_REGISTER_rtl_1_bypass[14]                ; register32x8:INST_GPR|o_GPR_ALU_data_B[1]                                                                               ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; -0.236     ; 0.529      ;
; 0.621 ; Program_counter:INST_Program_counter|r_PROG_COUNT[3]             ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a1~porta_address_reg0  ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.333      ; 1.123      ;
; 0.621 ; Program_counter:INST_Program_counter|r_PROG_COUNT[7]             ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a1~porta_address_reg0  ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.333      ; 1.123      ;
; 0.626 ; control_unit:INST_control_unit|r_state[3]                        ; ALU:INST_ALU|r_ALU_Result[4]                                                                                            ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.378      ; 1.148      ;
; 0.627 ; control_unit:INST_control_unit|r_state[3]                        ; ALU:INST_ALU|r_ALU_Result[1]                                                                                            ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.378      ; 1.149      ;
; 0.628 ; control_unit:INST_control_unit|r_state[3]                        ; ALU:INST_ALU|r_ALU_Result[3]                                                                                            ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.378      ; 1.150      ;
; 0.636 ; control_unit:INST_control_unit|r_state[3]                        ; control_unit:INST_control_unit|r_state[0]                                                                               ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.055      ; 0.835      ;
; 0.636 ; control_unit:INST_control_unit|r_state[5]                        ; control_unit:INST_control_unit|r_state[2]                                                                               ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.055      ; 0.835      ;
; 0.637 ; control_unit:INST_control_unit|r_state[5]                        ; control_unit:INST_control_unit|r_state[1]                                                                               ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.055      ; 0.836      ;
; 0.638 ; Program_counter:INST_Program_counter|r_PROG_COUNT[8]             ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a1~porta_address_reg0  ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.333      ; 1.140      ;
; 0.639 ; Program_counter:INST_Program_counter|r_PROG_COUNT[8]             ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a2~porta_address_reg0  ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.346      ; 1.154      ;
; 0.648 ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[8]   ; branch_control:INST_branch_control|o_ADDRESS[8]                                                                         ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; -0.236     ; 0.556      ;
; 0.652 ; InstrucReg:INST_InstrucReg|r_register[19]                        ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_0|altsyncram_6bn1:auto_generated|ram_block1a0~portb_address_reg0        ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.077      ; 0.898      ;
; 0.657 ; register32x8:INST_GPR|r_REGISTER_rtl_0_bypass[15]                ; register32x8:INST_GPR|o_GPR_ALU_data_A[2]                                                                               ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.054      ; 0.855      ;
; 0.657 ; register32x8:INST_GPR|r_REGISTER_rtl_0_bypass[13]                ; register32x8:INST_GPR|o_GPR_ALU_data_A[1]                                                                               ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.054      ; 0.855      ;
; 0.659 ; register32x8:INST_GPR|r_REGISTER_rtl_0_bypass[11]                ; register32x8:INST_GPR|o_GPR_ALU_data_A[0]                                                                               ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.054      ; 0.857      ;
; 0.660 ; ALU:INST_ALU|r_ALU_Result[3]                                     ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_1|altsyncram_6bn1:auto_generated|ram_block1a0~porta_datain_reg0         ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.021      ; 0.850      ;
; 0.670 ; ALU:INST_ALU|r_ALU_Result[3]                                     ; register32x8:INST_GPR|r_REGISTER_rtl_1_bypass[17]                                                                       ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.035      ; 0.849      ;
; 0.672 ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[4]   ; branch_control:INST_branch_control|o_ADDRESS[4]                                                                         ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.053      ; 0.869      ;
; 0.677 ; control_unit:INST_control_unit|r_state[4]                        ; control_unit:INST_control_unit|r_state[3]                                                                               ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.055      ; 0.876      ;
; 0.686 ; register32x8:INST_GPR|r_REGISTER_rtl_0_bypass[22]                ; register32x8:INST_GPR|o_GPR_ALU_data_A[5]                                                                               ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.055      ; 0.885      ;
; 0.707 ; ALU:INST_ALU|r_ALU_Result[0]                                     ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_1|altsyncram_6bn1:auto_generated|ram_block1a0~porta_datain_reg0         ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.022      ; 0.898      ;
; 0.710 ; register32x8:INST_GPR|r_REGISTER_rtl_1_bypass[16]                ; register32x8:INST_GPR|o_GPR_ALU_data_B[2]                                                                               ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.052      ; 0.906      ;
; 0.712 ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[4]     ; register32x8:INST_GPR|r_REGISTER_rtl_1_bypass[9]                                                                        ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.045      ; 0.901      ;
; 0.720 ; instruction_decoder:INST_instruction_decoder|o_OPCODE[0]         ; ALU:INST_ALU|r_ALU_Result[7]                                                                                            ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.382      ; 1.246      ;
; 0.723 ; InstrucReg:INST_InstrucReg|r_register[6]                         ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[6]                                                          ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.108      ; 0.975      ;
; 0.723 ; register32x8:INST_GPR|r_REGISTER_rtl_1_bypass[17]                ; register32x8:INST_GPR|o_GPR_ALU_data_B[3]                                                                               ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; -0.236     ; 0.631      ;
+-------+------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'i_CORE_CLK'                                                                                                                                                  ;
+--------+--------------+----------------+------------+------------+------------+-------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock      ; Clock Edge ; Target                                                                                                                  ;
+--------+--------------+----------------+------------+------------+------------+-------------------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate  ; i_CORE_CLK ; Rise       ; i_CORE_CLK                                                                                                              ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[0]                                                                                ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[10]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[11]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[12]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[13]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[14]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[15]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[16]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[17]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[18]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[19]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[1]                                                                                ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[23]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[24]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[25]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[26]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[27]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[28]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[29]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[2]                                                                                ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[30]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[31]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[3]                                                                                ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[4]                                                                                ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[5]                                                                                ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[6]                                                                                ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[7]                                                                                ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[8]                                                                                ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[9]                                                                                ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a10~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a1~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a2~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_0|altsyncram_6bn1:auto_generated|ram_block1a0~porta_address_reg0        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_0|altsyncram_6bn1:auto_generated|ram_block1a0~porta_datain_reg0         ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_0|altsyncram_6bn1:auto_generated|ram_block1a0~porta_we_reg              ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_0|altsyncram_6bn1:auto_generated|ram_block1a0~portb_address_reg0        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_1|altsyncram_6bn1:auto_generated|ram_block1a0~porta_address_reg0        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_1|altsyncram_6bn1:auto_generated|ram_block1a0~porta_datain_reg0         ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_1|altsyncram_6bn1:auto_generated|ram_block1a0~porta_we_reg              ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_1|altsyncram_6bn1:auto_generated|ram_block1a0~portb_address_reg0        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; ALU:INST_ALU|r_ALU_Result[0]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; ALU:INST_ALU|r_ALU_Result[1]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; ALU:INST_ALU|r_ALU_Result[2]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; ALU:INST_ALU|r_ALU_Result[3]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; ALU:INST_ALU|r_ALU_Result[4]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; ALU:INST_ALU|r_ALU_Result[5]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; ALU:INST_ALU|r_ALU_Result[6]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; ALU:INST_ALU|r_ALU_Result[7]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; ALU:INST_ALU|r_ALU_carry_flag                                                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; ALU:INST_ALU|r_ALU_negative_flag                                                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; ALU:INST_ALU|r_ALU_overflow_flag                                                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; ALU:INST_ALU|r_ALU_zero_flag                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; ALU:INST_ALU|tmp[8]                                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[0]                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[1]                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[2]                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[3]                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[4]                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[5]                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[6]                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[7]                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; Program_counter:INST_Program_counter|r_PROG_COUNT[0]                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; Program_counter:INST_Program_counter|r_PROG_COUNT[1]                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; Program_counter:INST_Program_counter|r_PROG_COUNT[2]                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; Program_counter:INST_Program_counter|r_PROG_COUNT[3]                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; Program_counter:INST_Program_counter|r_PROG_COUNT[4]                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; Program_counter:INST_Program_counter|r_PROG_COUNT[5]                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; Program_counter:INST_Program_counter|r_PROG_COUNT[6]                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; Program_counter:INST_Program_counter|r_PROG_COUNT[7]                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; Program_counter:INST_Program_counter|r_PROG_COUNT[8]                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; Program_counter:INST_Program_counter|r_PROG_COUNT[9]                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; branch_control:INST_branch_control|o_ADDRESS[0]                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; branch_control:INST_branch_control|o_ADDRESS[1]                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; branch_control:INST_branch_control|o_ADDRESS[2]                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; branch_control:INST_branch_control|o_ADDRESS[3]                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; branch_control:INST_branch_control|o_ADDRESS[4]                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; branch_control:INST_branch_control|o_ADDRESS[5]                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; branch_control:INST_branch_control|o_ADDRESS[6]                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; branch_control:INST_branch_control|o_ADDRESS[7]                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; branch_control:INST_branch_control|o_ADDRESS[8]                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; branch_control:INST_branch_control|o_ADDRESS[9]                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; branch_control:INST_branch_control|o_PC_LOAD                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; control_unit:INST_control_unit|r_state[0]                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; control_unit:INST_control_unit|r_state[1]                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; control_unit:INST_control_unit|r_state[2]                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; control_unit:INST_control_unit|r_state[3]                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; control_unit:INST_control_unit|r_state[4]                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; control_unit:INST_control_unit|r_state[5]                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[1]                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[2]                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[3]                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[4]                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[5]                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[6]                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[7]                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[8]                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[9]                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; instruction_decoder:INST_instruction_decoder|o_BRANCH_CONTROL[0]                                                        ;
+--------+--------------+----------------+------------+------------+------------+-------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------+
; Setup Times                                                              ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; i_CORE_RESET ; i_CORE_CLK ; 0.294 ; 0.463 ; Rise       ; i_CORE_CLK      ;
+--------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Hold Times                                                               ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; i_CORE_RESET ; i_CORE_CLK ; 0.331 ; 0.175 ; Rise       ; i_CORE_CLK      ;
+--------------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------+
; Clock to Output Times                                                  ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; o_DATA[*]  ; i_CORE_CLK ; 7.297 ; 7.375 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[0] ; i_CORE_CLK ; 5.644 ; 5.606 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[1] ; i_CORE_CLK ; 5.792 ; 5.757 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[2] ; i_CORE_CLK ; 5.618 ; 5.601 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[3] ; i_CORE_CLK ; 6.045 ; 6.008 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[4] ; i_CORE_CLK ; 6.030 ; 5.987 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[5] ; i_CORE_CLK ; 7.297 ; 7.375 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[6] ; i_CORE_CLK ; 5.863 ; 5.819 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[7] ; i_CORE_CLK ; 5.913 ; 5.912 ; Rise       ; i_CORE_CLK      ;
+------------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------+
; Minimum Clock to Output Times                                          ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; o_DATA[*]  ; i_CORE_CLK ; 5.502 ; 5.483 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[0] ; i_CORE_CLK ; 5.522 ; 5.483 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[1] ; i_CORE_CLK ; 5.664 ; 5.628 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[2] ; i_CORE_CLK ; 5.502 ; 5.486 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[3] ; i_CORE_CLK ; 5.914 ; 5.877 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[4] ; i_CORE_CLK ; 5.899 ; 5.857 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[5] ; i_CORE_CLK ; 7.161 ; 7.239 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[6] ; i_CORE_CLK ; 5.733 ; 5.689 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[7] ; i_CORE_CLK ; 5.781 ; 5.779 ; Rise       ; i_CORE_CLK      ;
+------------+------------+-------+-------+------------+-----------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-------------------------------------+
; Fast 1200mV 0C Model Setup Summary  ;
+------------+--------+---------------+
; Clock      ; Slack  ; End Point TNS ;
+------------+--------+---------------+
; i_CORE_CLK ; -1.494 ; -51.741       ;
+------------+--------+---------------+


+------------------------------------+
; Fast 1200mV 0C Model Hold Summary  ;
+------------+-------+---------------+
; Clock      ; Slack ; End Point TNS ;
+------------+-------+---------------+
; i_CORE_CLK ; 0.162 ; 0.000         ;
+------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+------------+--------+----------------------------+
; Clock      ; Slack  ; End Point TNS              ;
+------------+--------+----------------------------+
; i_CORE_CLK ; -3.000 ; -198.554                   ;
+------------+--------+----------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'i_CORE_CLK'                                                                                                                                                                                                    ;
+--------+------------------------------------------------------------------------------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                        ; To Node                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.494 ; register32x8:INST_GPR|o_GPR_ALU_data_A[0]                                                                        ; ALU:INST_ALU|r_ALU_Result[2]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.030     ; 2.451      ;
; -1.490 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[1]                                                               ; ALU:INST_ALU|r_ALU_Result[2]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.030     ; 2.447      ;
; -1.428 ; register32x8:INST_GPR|o_GPR_ALU_data_A[0]                                                                        ; ALU:INST_ALU|r_ALU_Result[7]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.158      ; 2.573      ;
; -1.402 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[0]                                                               ; ALU:INST_ALU|r_ALU_Result[2]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.038     ; 2.351      ;
; -1.378 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[6]                                                               ; ALU:INST_ALU|r_ALU_Result[7]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.157      ; 2.522      ;
; -1.372 ; register32x8:INST_GPR|o_GPR_ALU_data_A[4]                                                                        ; ALU:INST_ALU|r_ALU_Result[4]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.162      ; 2.521      ;
; -1.356 ; register32x8:INST_GPR|o_GPR_ALU_data_A[4]                                                                        ; ALU:INST_ALU|r_ALU_Result[7]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.158      ; 2.501      ;
; -1.345 ; register32x8:INST_GPR|o_GPR_ALU_data_A[0]                                                                        ; ALU:INST_ALU|r_ALU_Result[5]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.160      ; 2.492      ;
; -1.344 ; register32x8:INST_GPR|o_GPR_ALU_data_A[2]                                                                        ; ALU:INST_ALU|r_ALU_Result[2]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.030     ; 2.301      ;
; -1.329 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[1]                                                               ; ALU:INST_ALU|r_ALU_Result[7]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.158      ; 2.474      ;
; -1.325 ; register32x8:INST_GPR|o_GPR_ALU_data_A[1]                                                                        ; ALU:INST_ALU|r_ALU_Result[2]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.030     ; 2.282      ;
; -1.318 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[1]                                                               ; ALU:INST_ALU|r_ALU_Result[4]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.162      ; 2.467      ;
; -1.310 ; register32x8:INST_GPR|o_GPR_ALU_data_A[2]                                                                        ; ALU:INST_ALU|r_ALU_Result[4]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.162      ; 2.459      ;
; -1.310 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[0]                                                               ; ALU:INST_ALU|r_ALU_Result[4]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.154      ; 2.451      ;
; -1.291 ; register32x8:INST_GPR|o_GPR_ALU_data_A[3]                                                                        ; ALU:INST_ALU|r_ALU_Result[4]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.162      ; 2.440      ;
; -1.273 ; register32x8:INST_GPR|o_GPR_ALU_data_A[0]                                                                        ; ALU:INST_ALU|r_ALU_Result[6]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.160      ; 2.420      ;
; -1.270 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[1]                                                               ; ALU:INST_ALU|r_ALU_Result[6]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.160      ; 2.417      ;
; -1.269 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[7]                                                               ; ALU:INST_ALU|r_ALU_Result[7]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.157      ; 2.413      ;
; -1.260 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[7]                                                               ; ALU:INST_ALU|r_ALU_Result[2]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.031     ; 2.216      ;
; -1.259 ; register32x8:INST_GPR|o_GPR_ALU_data_A[2]                                                                        ; ALU:INST_ALU|r_ALU_Result[6]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.160      ; 2.406      ;
; -1.253 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[4]                                                               ; ALU:INST_ALU|r_ALU_Result[7]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.158      ; 2.398      ;
; -1.247 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[0]                                                               ; ALU:INST_ALU|r_ALU_Result[7]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.150      ; 2.384      ;
; -1.246 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[1]                                                               ; ALU:INST_ALU|r_ALU_Result[5]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.160      ; 2.393      ;
; -1.242 ; register32x8:INST_GPR|o_GPR_ALU_data_A[3]                                                                        ; ALU:INST_ALU|r_ALU_Result[7]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.158      ; 2.387      ;
; -1.241 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[5]                                                               ; ALU:INST_ALU|r_ALU_Result[7]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.157      ; 2.385      ;
; -1.231 ; instruction_decoder:INST_instruction_decoder|o_OPCODE[0]                                                         ; ALU:INST_ALU|r_ALU_Result[3]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.157      ; 2.375      ;
; -1.231 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[2]                                                               ; ALU:INST_ALU|r_ALU_Result[7]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.154      ; 2.372      ;
; -1.231 ; register32x8:INST_GPR|o_GPR_ALU_data_A[3]                                                                        ; ALU:INST_ALU|r_ALU_Result[3]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.162      ; 2.380      ;
; -1.228 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[3]                                                               ; ALU:INST_ALU|r_ALU_Result[7]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.157      ; 2.372      ;
; -1.217 ; register32x8:INST_GPR|o_GPR_ALU_data_A[1]                                                                        ; ALU:INST_ALU|r_ALU_Result[7]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.158      ; 2.362      ;
; -1.212 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[2]                                                               ; ALU:INST_ALU|r_ALU_Result[4]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.158      ; 2.357      ;
; -1.206 ; register32x8:INST_GPR|o_GPR_ALU_data_A[7]                                                                        ; ALU:INST_ALU|tmp[8]                       ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.033     ; 2.160      ;
; -1.205 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[6]                                                               ; ALU:INST_ALU|r_ALU_Result[2]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.031     ; 2.161      ;
; -1.204 ; register32x8:INST_GPR|o_GPR_ALU_data_A[0]                                                                        ; ALU:INST_ALU|r_ALU_Result[0]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.163      ; 2.354      ;
; -1.202 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[2]                                                               ; ALU:INST_ALU|r_ALU_Result[2]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.034     ; 2.155      ;
; -1.200 ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_0|altsyncram_6bn1:auto_generated|ram_block1a0~portb_address_reg0 ; register32x8:INST_GPR|o_GPR_ALU_data_A[0] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.223     ; 1.964      ;
; -1.200 ; register32x8:INST_GPR|o_GPR_ALU_data_A[6]                                                                        ; ALU:INST_ALU|r_ALU_Result[3]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.162      ; 2.349      ;
; -1.197 ; instruction_decoder:INST_instruction_decoder|o_OPCODE[1]                                                         ; ALU:INST_ALU|r_ALU_Result[7]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.153      ; 2.337      ;
; -1.194 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[0]                                                               ; ALU:INST_ALU|r_ALU_Result[1]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.154      ; 2.335      ;
; -1.194 ; register32x8:INST_GPR|o_GPR_ALU_data_A[5]                                                                        ; ALU:INST_ALU|r_ALU_Result[7]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.158      ; 2.339      ;
; -1.193 ; register32x8:INST_GPR|o_GPR_ALU_data_A[5]                                                                        ; ALU:INST_ALU|r_ALU_Result[3]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.162      ; 2.342      ;
; -1.193 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[1]                                                               ; ALU:INST_ALU|r_ALU_Result[3]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.162      ; 2.342      ;
; -1.191 ; register32x8:INST_GPR|o_GPR_ALU_data_A[0]                                                                        ; ALU:INST_ALU|r_ALU_Result[4]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.162      ; 2.340      ;
; -1.189 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[7]                                                               ; ALU:INST_ALU|r_ALU_Result[3]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.161      ; 2.337      ;
; -1.188 ; instruction_decoder:INST_instruction_decoder|o_OPCODE[1]                                                         ; ALU:INST_ALU|r_ALU_Result[2]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.035     ; 2.140      ;
; -1.186 ; register32x8:INST_GPR|o_GPR_ALU_data_A[1]                                                                        ; ALU:INST_ALU|r_ALU_Result[4]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.162      ; 2.335      ;
; -1.182 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[0]                                                               ; ALU:INST_ALU|r_ALU_Result[6]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.152      ; 2.321      ;
; -1.172 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[7]                                                               ; ALU:INST_ALU|r_ALU_Result[4]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.161      ; 2.320      ;
; -1.170 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[4]                                                               ; ALU:INST_ALU|r_ALU_Result[5]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.160      ; 2.317      ;
; -1.168 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[5]                                                               ; ALU:INST_ALU|r_ALU_Result[2]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.031     ; 2.124      ;
; -1.167 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[0]                                                               ; ALU:INST_ALU|r_ALU_Result[3]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.154      ; 2.308      ;
; -1.164 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[2]                                                               ; ALU:INST_ALU|r_ALU_Result[6]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.156      ; 2.307      ;
; -1.160 ; register32x8:INST_GPR|o_GPR_ALU_data_A[7]                                                                        ; ALU:INST_ALU|r_ALU_Result[7]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.157      ; 2.304      ;
; -1.159 ; register32x8:INST_GPR|o_GPR_ALU_data_A[3]                                                                        ; ALU:INST_ALU|r_ALU_Result[5]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.160      ; 2.306      ;
; -1.155 ; register32x8:INST_GPR|o_GPR_ALU_data_A[7]                                                                        ; ALU:INST_ALU|r_ALU_Result[5]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.159      ; 2.301      ;
; -1.155 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[0]                                                               ; ALU:INST_ALU|r_ALU_Result[5]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.152      ; 2.294      ;
; -1.149 ; register32x8:INST_GPR|o_GPR_ALU_data_A[6]                                                                        ; ALU:INST_ALU|r_ALU_Result[5]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.160      ; 2.296      ;
; -1.148 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[2]                                                               ; ALU:INST_ALU|r_ALU_Result[5]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.156      ; 2.291      ;
; -1.147 ; register32x8:INST_GPR|o_GPR_ALU_data_A[1]                                                                        ; ALU:INST_ALU|r_ALU_Result[6]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.160      ; 2.294      ;
; -1.145 ; register32x8:INST_GPR|o_GPR_ALU_data_A[2]                                                                        ; ALU:INST_ALU|r_ALU_Result[3]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.162      ; 2.294      ;
; -1.138 ; instruction_decoder:INST_instruction_decoder|o_OPCODE[1]                                                         ; ALU:INST_ALU|r_ALU_Result[3]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.157      ; 2.282      ;
; -1.137 ; register32x8:INST_GPR|o_GPR_ALU_data_A[0]                                                                        ; ALU:INST_ALU|r_ALU_Result[1]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.162      ; 2.286      ;
; -1.136 ; register32x8:INST_GPR|o_GPR_ALU_data_A[0]                                                                        ; ALU:INST_ALU|r_ALU_Result[3]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.162      ; 2.285      ;
; -1.134 ; register32x8:INST_GPR|o_GPR_ALU_data_A[6]                                                                        ; ALU:INST_ALU|r_ALU_Result[6]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.160      ; 2.281      ;
; -1.134 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[6]                                                               ; ALU:INST_ALU|r_ALU_Result[3]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.161      ; 2.282      ;
; -1.131 ; register32x8:INST_GPR|o_GPR_ALU_data_A[7]                                                                        ; ALU:INST_ALU|r_ALU_Result[2]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.031     ; 2.087      ;
; -1.130 ; register32x8:INST_GPR|o_GPR_ALU_data_A[4]                                                                        ; ALU:INST_ALU|r_ALU_Result[3]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.162      ; 2.279      ;
; -1.129 ; register32x8:INST_GPR|o_GPR_ALU_data_A[7]                                                                        ; ALU:INST_ALU|r_ALU_Result[3]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.161      ; 2.277      ;
; -1.125 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[7]                                                               ; ALU:INST_ALU|r_ALU_Result[6]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.159      ; 2.271      ;
; -1.117 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[6]                                                               ; ALU:INST_ALU|r_ALU_Result[4]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.161      ; 2.265      ;
; -1.109 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[3]                                                               ; ALU:INST_ALU|tmp[8]                       ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.033     ; 2.063      ;
; -1.108 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[4]                                                               ; ALU:INST_ALU|r_ALU_Result[2]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.030     ; 2.065      ;
; -1.106 ; register32x8:INST_GPR|o_GPR_ALU_data_A[4]                                                                        ; ALU:INST_ALU|r_ALU_Result[2]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.030     ; 2.063      ;
; -1.102 ; register32x8:INST_GPR|o_GPR_ALU_data_A[2]                                                                        ; ALU:INST_ALU|r_ALU_Result[7]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.158      ; 2.247      ;
; -1.100 ; instruction_decoder:INST_instruction_decoder|o_OPCODE[1]                                                         ; ALU:INST_ALU|r_ALU_Result[4]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.157      ; 2.244      ;
; -1.099 ; register32x8:INST_GPR|o_GPR_ALU_data_A[6]                                                                        ; ALU:INST_ALU|r_ALU_Result[7]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.158      ; 2.244      ;
; -1.097 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[5]                                                               ; ALU:INST_ALU|r_ALU_Result[3]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.161      ; 2.245      ;
; -1.096 ; register32x8:INST_GPR|o_GPR_ALU_data_A[6]                                                                        ; ALU:INST_ALU|tmp[8]                       ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.032     ; 2.051      ;
; -1.087 ; register32x8:INST_GPR|o_GPR_ALU_data_A[3]                                                                        ; ALU:INST_ALU|r_ALU_Result[6]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.160      ; 2.234      ;
; -1.080 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[5]                                                               ; ALU:INST_ALU|r_ALU_Result[4]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.161      ; 2.228      ;
; -1.077 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[2]                                                               ; ALU:INST_ALU|r_ALU_Result[3]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.158      ; 2.222      ;
; -1.071 ; register32x8:INST_GPR|o_GPR_ALU_data_A[3]                                                                        ; ALU:INST_ALU|r_ALU_Result[2]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.030     ; 2.028      ;
; -1.070 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[3]                                                               ; ALU:INST_ALU|r_ALU_Result[4]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.161      ; 2.218      ;
; -1.070 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[3]                                                               ; ALU:INST_ALU|r_ALU_Result[2]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.031     ; 2.026      ;
; -1.070 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[6]                                                               ; ALU:INST_ALU|r_ALU_Result[6]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.159      ; 2.216      ;
; -1.068 ; register32x8:INST_GPR|o_GPR_ALU_data_A[4]                                                                        ; ALU:INST_ALU|r_ALU_Result[5]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.160      ; 2.215      ;
; -1.066 ; register32x8:INST_GPR|o_GPR_ALU_data_A[5]                                                                        ; ALU:INST_ALU|r_ALU_Result[5]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.160      ; 2.213      ;
; -1.061 ; register32x8:INST_GPR|o_GPR_ALU_data_A[1]                                                                        ; ALU:INST_ALU|r_ALU_Result[5]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.160      ; 2.208      ;
; -1.057 ; instruction_decoder:INST_instruction_decoder|o_OPCODE[0]                                                         ; ALU:INST_ALU|r_ALU_Result[7]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.153      ; 2.197      ;
; -1.047 ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_0|altsyncram_6bn1:auto_generated|ram_block1a0~portb_address_reg0 ; register32x8:INST_GPR|o_GPR_ALU_data_A[6] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.223     ; 1.811      ;
; -1.044 ; instruction_decoder:INST_instruction_decoder|o_OPCODE[0]                                                         ; ALU:INST_ALU|r_ALU_Result[5]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.155      ; 2.186      ;
; -1.038 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[4]                                                               ; ALU:INST_ALU|r_ALU_Result[6]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.160      ; 2.185      ;
; -1.037 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[4]                                                               ; ALU:INST_ALU|r_ALU_Result[3]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.162      ; 2.186      ;
; -1.033 ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_0|altsyncram_6bn1:auto_generated|ram_block1a0~portb_address_reg0 ; register32x8:INST_GPR|o_GPR_ALU_data_A[1] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.223     ; 1.797      ;
; -1.033 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[5]                                                               ; ALU:INST_ALU|r_ALU_Result[6]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.159      ; 2.179      ;
; -1.033 ; register32x8:INST_GPR|o_GPR_ALU_data_A[5]                                                                        ; ALU:INST_ALU|r_ALU_Result[2]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.030     ; 1.990      ;
; -1.032 ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_0|altsyncram_6bn1:auto_generated|ram_block1a0~portb_address_reg0 ; register32x8:INST_GPR|o_GPR_ALU_data_A[5] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.223     ; 1.796      ;
; -1.031 ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_0|altsyncram_6bn1:auto_generated|ram_block1a0~portb_address_reg0 ; register32x8:INST_GPR|o_GPR_ALU_data_A[4] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.223     ; 1.795      ;
; -1.030 ; register32x8:INST_GPR|o_GPR_ALU_data_A[1]                                                                        ; ALU:INST_ALU|r_ALU_negative_flag          ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.032     ; 1.985      ;
; -1.027 ; register32x8:INST_GPR|o_GPR_ALU_data_A[7]                                                                        ; ALU:INST_ALU|r_ALU_Result[4]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.161      ; 2.175      ;
+--------+------------------------------------------------------------------------------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'i_CORE_CLK'                                                                                                                                                                                                                                  ;
+-------+------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                        ; To Node                                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.162 ; Program_counter:INST_Program_counter|r_PROG_COUNT[7]             ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a0~porta_address_reg0  ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.218      ; 0.484      ;
; 0.163 ; Program_counter:INST_Program_counter|r_PROG_COUNT[3]             ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a0~porta_address_reg0  ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.218      ; 0.485      ;
; 0.164 ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[3]     ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_1|altsyncram_6bn1:auto_generated|ram_block1a0~porta_address_reg0        ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.218      ; 0.486      ;
; 0.165 ; Program_counter:INST_Program_counter|r_PROG_COUNT[9]             ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a0~porta_address_reg0  ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.218      ; 0.487      ;
; 0.166 ; Program_counter:INST_Program_counter|r_PROG_COUNT[4]             ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a0~porta_address_reg0  ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.218      ; 0.488      ;
; 0.168 ; Program_counter:INST_Program_counter|r_PROG_COUNT[2]             ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a10~porta_address_reg0 ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.219      ; 0.491      ;
; 0.173 ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[2]     ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_1|altsyncram_6bn1:auto_generated|ram_block1a0~porta_address_reg0        ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.218      ; 0.495      ;
; 0.178 ; Program_counter:INST_Program_counter|r_PROG_COUNT[6]             ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a0~porta_address_reg0  ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.218      ; 0.500      ;
; 0.179 ; ALU:INST_ALU|r_ALU_Result[7]                                     ; ALU:INST_ALU|r_ALU_Result[7]                                                                                            ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; ALU:INST_ALU|r_ALU_Result[0]                                     ; ALU:INST_ALU|r_ALU_Result[0]                                                                                            ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; Program_counter:INST_Program_counter|r_PROG_COUNT[1]             ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a0~porta_address_reg0  ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.218      ; 0.501      ;
; 0.179 ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[0]     ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_1|altsyncram_6bn1:auto_generated|ram_block1a0~porta_address_reg0        ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.218      ; 0.501      ;
; 0.180 ; ALU:INST_ALU|r_ALU_Result[4]                                     ; ALU:INST_ALU|r_ALU_Result[4]                                                                                            ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; ALU:INST_ALU|r_ALU_Result[1]                                     ; ALU:INST_ALU|r_ALU_Result[1]                                                                                            ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; ALU:INST_ALU|r_ALU_Result[3]                                     ; ALU:INST_ALU|r_ALU_Result[3]                                                                                            ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; Program_counter:INST_Program_counter|r_PROG_COUNT[1]             ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a10~porta_address_reg0 ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.219      ; 0.503      ;
; 0.180 ; Program_counter:INST_Program_counter|r_PROG_COUNT[0]             ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a0~porta_address_reg0  ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.218      ; 0.502      ;
; 0.182 ; Program_counter:INST_Program_counter|r_PROG_COUNT[8]             ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a0~porta_address_reg0  ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.218      ; 0.504      ;
; 0.187 ; Program_counter:INST_Program_counter|r_PROG_COUNT[1]             ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a2~porta_address_reg0  ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.222      ; 0.513      ;
; 0.188 ; ALU:INST_ALU|tmp[8]                                              ; ALU:INST_ALU|tmp[8]                                                                                                     ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; ALU:INST_ALU|r_ALU_Result[2]                                     ; ALU:INST_ALU|r_ALU_Result[2]                                                                                            ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; ALU:INST_ALU|r_ALU_carry_flag                                    ; ALU:INST_ALU|r_ALU_carry_flag                                                                                           ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.035      ; 0.307      ;
; 0.194 ; control_unit:INST_control_unit|r_state[1]                        ; control_unit:INST_control_unit|r_state[1]                                                                               ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; control_unit:INST_control_unit|r_state[4]                        ; control_unit:INST_control_unit|r_state[4]                                                                               ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; control_unit:INST_control_unit|r_state[3]                        ; control_unit:INST_control_unit|r_state[3]                                                                               ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.036      ; 0.314      ;
; 0.200 ; Program_counter:INST_Program_counter|r_PROG_COUNT[1]             ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a1~porta_address_reg0  ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.212      ; 0.516      ;
; 0.206 ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[1]   ; branch_control:INST_branch_control|o_ADDRESS[1]                                                                         ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.035      ; 0.325      ;
; 0.207 ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[0]     ; register32x8:INST_GPR|r_REGISTER_rtl_1_bypass[1]                                                                        ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.036      ; 0.327      ;
; 0.229 ; control_unit:INST_control_unit|r_state[2]                        ; control_unit:INST_control_unit|r_state[3]                                                                               ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.036      ; 0.349      ;
; 0.254 ; instruction_decoder:INST_instruction_decoder|o_BRANCH_CONTROL[0] ; branch_control:INST_branch_control|o_PC_LOAD                                                                            ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.035      ; 0.373      ;
; 0.267 ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[5]   ; branch_control:INST_branch_control|o_ADDRESS[5]                                                                         ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.036      ; 0.387      ;
; 0.269 ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[3]     ; register32x8:INST_GPR|r_REGISTER_rtl_1_bypass[7]                                                                        ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.036      ; 0.389      ;
; 0.276 ; control_unit:INST_control_unit|r_state[4]                        ; control_unit:INST_control_unit|r_state[0]                                                                               ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.036      ; 0.396      ;
; 0.278 ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[1]     ; register32x8:INST_GPR|r_REGISTER_rtl_1_bypass[3]                                                                        ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.036      ; 0.398      ;
; 0.278 ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[2]     ; register32x8:INST_GPR|r_REGISTER_rtl_1_bypass[5]                                                                        ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.036      ; 0.398      ;
; 0.283 ; control_unit:INST_control_unit|r_state[1]                        ; control_unit:INST_control_unit|r_state[2]                                                                               ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.036      ; 0.403      ;
; 0.283 ; ALU:INST_ALU|r_ALU_Result[0]                                     ; register32x8:INST_GPR|r_REGISTER_rtl_1_bypass[11]                                                                       ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.044      ; 0.411      ;
; 0.289 ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[1]     ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_1|altsyncram_6bn1:auto_generated|ram_block1a0~porta_address_reg0        ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.218      ; 0.611      ;
; 0.294 ; branch_control:INST_branch_control|o_ADDRESS[7]                  ; Program_counter:INST_Program_counter|r_PROG_COUNT[7]                                                                    ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; Program_counter:INST_Program_counter|r_PROG_COUNT[0]             ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a10~porta_address_reg0 ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.219      ; 0.617      ;
; 0.295 ; branch_control:INST_branch_control|o_ADDRESS[3]                  ; Program_counter:INST_Program_counter|r_PROG_COUNT[3]                                                                    ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.036      ; 0.415      ;
; 0.296 ; branch_control:INST_branch_control|o_ADDRESS[0]                  ; Program_counter:INST_Program_counter|r_PROG_COUNT[0]                                                                    ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.036      ; 0.416      ;
; 0.296 ; Program_counter:INST_Program_counter|r_PROG_COUNT[0]             ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a2~porta_address_reg0  ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.222      ; 0.622      ;
; 0.298 ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[4]     ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_1|altsyncram_6bn1:auto_generated|ram_block1a0~porta_address_reg0        ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.213      ; 0.615      ;
; 0.303 ; Program_counter:INST_Program_counter|r_PROG_COUNT[7]             ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a10~porta_address_reg0 ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.219      ; 0.626      ;
; 0.311 ; ALU:INST_ALU|r_ALU_Result[2]                                     ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_1|altsyncram_6bn1:auto_generated|ram_block1a0~porta_datain_reg0         ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.221      ; 0.636      ;
; 0.313 ; Program_counter:INST_Program_counter|r_PROG_COUNT[0]             ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a1~porta_address_reg0  ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.212      ; 0.629      ;
; 0.316 ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[4]     ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_0|altsyncram_6bn1:auto_generated|ram_block1a0~porta_address_reg0        ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.210      ; 0.630      ;
; 0.318 ; Program_counter:INST_Program_counter|r_PROG_COUNT[3]             ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a10~porta_address_reg0 ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.219      ; 0.641      ;
; 0.319 ; Program_counter:INST_Program_counter|r_PROG_COUNT[4]             ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a10~porta_address_reg0 ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.219      ; 0.642      ;
; 0.323 ; Program_counter:INST_Program_counter|r_PROG_COUNT[9]             ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a10~porta_address_reg0 ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.219      ; 0.646      ;
; 0.325 ; Program_counter:INST_Program_counter|r_PROG_COUNT[6]             ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a10~porta_address_reg0 ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.219      ; 0.648      ;
; 0.326 ; control_unit:INST_control_unit|r_state[0]                        ; control_unit:INST_control_unit|r_state[2]                                                                               ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.036      ; 0.446      ;
; 0.329 ; Program_counter:INST_Program_counter|r_PROG_COUNT[2]             ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a2~porta_address_reg0  ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.222      ; 0.655      ;
; 0.329 ; Program_counter:INST_Program_counter|r_PROG_COUNT[5]             ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a2~porta_address_reg0  ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.222      ; 0.655      ;
; 0.331 ; Program_counter:INST_Program_counter|r_PROG_COUNT[3]             ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a2~porta_address_reg0  ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.222      ; 0.657      ;
; 0.331 ; Program_counter:INST_Program_counter|r_PROG_COUNT[7]             ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a2~porta_address_reg0  ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.222      ; 0.657      ;
; 0.331 ; ALU:INST_ALU|r_ALU_Result[2]                                     ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_0|altsyncram_6bn1:auto_generated|ram_block1a0~porta_datain_reg0         ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.218      ; 0.653      ;
; 0.332 ; Program_counter:INST_Program_counter|r_PROG_COUNT[6]             ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a2~porta_address_reg0  ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.222      ; 0.658      ;
; 0.333 ; ALU:INST_ALU|r_ALU_Result[2]                                     ; register32x8:INST_GPR|r_REGISTER_rtl_1_bypass[15]                                                                       ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.217      ; 0.634      ;
; 0.337 ; control_unit:INST_control_unit|r_state[0]                        ; control_unit:INST_control_unit|r_state[1]                                                                               ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.036      ; 0.457      ;
; 0.338 ; Program_counter:INST_Program_counter|r_PROG_COUNT[5]             ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a1~porta_address_reg0  ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.212      ; 0.654      ;
; 0.339 ; Program_counter:INST_Program_counter|r_PROG_COUNT[4]             ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a2~porta_address_reg0  ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.222      ; 0.665      ;
; 0.339 ; Program_counter:INST_Program_counter|r_PROG_COUNT[9]             ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a2~porta_address_reg0  ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.222      ; 0.665      ;
; 0.339 ; Program_counter:INST_Program_counter|r_PROG_COUNT[8]             ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a10~porta_address_reg0 ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.219      ; 0.662      ;
; 0.340 ; control_unit:INST_control_unit|r_state[2]                        ; control_unit:INST_control_unit|r_state[5]                                                                               ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.036      ; 0.460      ;
; 0.343 ; Program_counter:INST_Program_counter|r_PROG_COUNT[2]             ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a1~porta_address_reg0  ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.212      ; 0.659      ;
; 0.346 ; Program_counter:INST_Program_counter|r_PROG_COUNT[9]             ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a1~porta_address_reg0  ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.212      ; 0.662      ;
; 0.350 ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[2]     ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_0|altsyncram_6bn1:auto_generated|ram_block1a0~porta_address_reg0        ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.215      ; 0.669      ;
; 0.350 ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[3]     ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_0|altsyncram_6bn1:auto_generated|ram_block1a0~porta_address_reg0        ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.215      ; 0.669      ;
; 0.352 ; control_unit:INST_control_unit|r_state[2]                        ; control_unit:INST_control_unit|r_state[4]                                                                               ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.036      ; 0.472      ;
; 0.357 ; Program_counter:INST_Program_counter|r_PROG_COUNT[3]             ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a1~porta_address_reg0  ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.212      ; 0.673      ;
; 0.357 ; Program_counter:INST_Program_counter|r_PROG_COUNT[7]             ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a1~porta_address_reg0  ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.212      ; 0.673      ;
; 0.357 ; ALU:INST_ALU|r_ALU_Result[3]                                     ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_1|altsyncram_6bn1:auto_generated|ram_block1a0~porta_datain_reg0         ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.029      ; 0.490      ;
; 0.358 ; Program_counter:INST_Program_counter|r_PROG_COUNT[4]             ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a1~porta_address_reg0  ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.212      ; 0.674      ;
; 0.359 ; Program_counter:INST_Program_counter|r_PROG_COUNT[6]             ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a1~porta_address_reg0  ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.212      ; 0.675      ;
; 0.364 ; control_unit:INST_control_unit|r_state[3]                        ; ALU:INST_ALU|r_ALU_Result[4]                                                                                            ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.229      ; 0.677      ;
; 0.365 ; Program_counter:INST_Program_counter|r_PROG_COUNT[8]             ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a2~porta_address_reg0  ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.222      ; 0.691      ;
; 0.367 ; control_unit:INST_control_unit|r_state[3]                        ; ALU:INST_ALU|r_ALU_Result[1]                                                                                            ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.229      ; 0.680      ;
; 0.368 ; control_unit:INST_control_unit|r_state[3]                        ; ALU:INST_ALU|r_ALU_Result[3]                                                                                            ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.229      ; 0.681      ;
; 0.370 ; register32x8:INST_GPR|r_REGISTER_rtl_1_bypass[14]                ; register32x8:INST_GPR|o_GPR_ALU_data_B[1]                                                                               ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; -0.140     ; 0.314      ;
; 0.373 ; Program_counter:INST_Program_counter|r_PROG_COUNT[8]             ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a1~porta_address_reg0  ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.212      ; 0.689      ;
; 0.374 ; control_unit:INST_control_unit|r_state[3]                        ; control_unit:INST_control_unit|r_state[0]                                                                               ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.036      ; 0.494      ;
; 0.375 ; register32x8:INST_GPR|r_REGISTER_rtl_0_bypass[15]                ; register32x8:INST_GPR|o_GPR_ALU_data_A[2]                                                                               ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.035      ; 0.494      ;
; 0.375 ; register32x8:INST_GPR|r_REGISTER_rtl_0_bypass[13]                ; register32x8:INST_GPR|o_GPR_ALU_data_A[1]                                                                               ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.035      ; 0.494      ;
; 0.376 ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[4]   ; branch_control:INST_branch_control|o_ADDRESS[4]                                                                         ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.035      ; 0.495      ;
; 0.378 ; register32x8:INST_GPR|r_REGISTER_rtl_0_bypass[11]                ; register32x8:INST_GPR|o_GPR_ALU_data_A[0]                                                                               ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.035      ; 0.497      ;
; 0.379 ; ALU:INST_ALU|r_ALU_Result[3]                                     ; register32x8:INST_GPR|r_REGISTER_rtl_1_bypass[17]                                                                       ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.025      ; 0.488      ;
; 0.383 ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[8]   ; branch_control:INST_branch_control|o_ADDRESS[8]                                                                         ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; -0.140     ; 0.327      ;
; 0.385 ; InstrucReg:INST_InstrucReg|r_register[19]                        ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_0|altsyncram_6bn1:auto_generated|ram_block1a0~portb_address_reg0        ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.054      ; 0.543      ;
; 0.389 ; control_unit:INST_control_unit|r_state[5]                        ; control_unit:INST_control_unit|r_state[2]                                                                               ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.036      ; 0.509      ;
; 0.392 ; control_unit:INST_control_unit|r_state[5]                        ; control_unit:INST_control_unit|r_state[1]                                                                               ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.036      ; 0.512      ;
; 0.394 ; ALU:INST_ALU|r_ALU_Result[0]                                     ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_1|altsyncram_6bn1:auto_generated|ram_block1a0~porta_datain_reg0         ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.028      ; 0.526      ;
; 0.394 ; control_unit:INST_control_unit|r_state[4]                        ; control_unit:INST_control_unit|r_state[3]                                                                               ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.036      ; 0.514      ;
; 0.400 ; register32x8:INST_GPR|r_REGISTER_rtl_0_bypass[22]                ; register32x8:INST_GPR|o_GPR_ALU_data_A[5]                                                                               ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.037      ; 0.521      ;
; 0.412 ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[4]     ; register32x8:INST_GPR|r_REGISTER_rtl_1_bypass[9]                                                                        ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.031      ; 0.527      ;
; 0.415 ; register32x8:INST_GPR|r_REGISTER_rtl_1_bypass[16]                ; register32x8:INST_GPR|o_GPR_ALU_data_B[2]                                                                               ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.033      ; 0.532      ;
; 0.416 ; instruction_decoder:INST_instruction_decoder|o_OPCODE[0]         ; ALU:INST_ALU|r_ALU_Result[7]                                                                                            ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.233      ; 0.733      ;
; 0.424 ; ALU:INST_ALU|r_ALU_negative_flag                                 ; branch_control:INST_branch_control|o_PC_LOAD                                                                            ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.036      ; 0.544      ;
; 0.429 ; register32x8:INST_GPR|r_REGISTER_rtl_1_bypass[17]                ; register32x8:INST_GPR|o_GPR_ALU_data_B[3]                                                                               ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; -0.140     ; 0.373      ;
+-------+------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'i_CORE_CLK'                                                                                                                                                  ;
+--------+--------------+----------------+------------+------------+------------+-------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock      ; Clock Edge ; Target                                                                                                                  ;
+--------+--------------+----------------+------------+------------+------------+-------------------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate  ; i_CORE_CLK ; Rise       ; i_CORE_CLK                                                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; ALU:INST_ALU|r_ALU_Result[0]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; ALU:INST_ALU|r_ALU_Result[1]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; ALU:INST_ALU|r_ALU_Result[2]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; ALU:INST_ALU|r_ALU_Result[3]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; ALU:INST_ALU|r_ALU_Result[4]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; ALU:INST_ALU|r_ALU_Result[5]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; ALU:INST_ALU|r_ALU_Result[6]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; ALU:INST_ALU|r_ALU_Result[7]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; ALU:INST_ALU|r_ALU_carry_flag                                                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; ALU:INST_ALU|r_ALU_negative_flag                                                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; ALU:INST_ALU|r_ALU_overflow_flag                                                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; ALU:INST_ALU|r_ALU_zero_flag                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; ALU:INST_ALU|tmp[8]                                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[0]                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[1]                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[2]                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[3]                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[4]                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[5]                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[6]                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[7]                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[0]                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[10]                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[11]                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[12]                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[13]                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[14]                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[15]                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[16]                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[17]                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[18]                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[19]                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[1]                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[23]                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[24]                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[25]                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[26]                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[27]                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[28]                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[29]                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[2]                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[30]                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[31]                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[3]                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[4]                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[5]                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[6]                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[7]                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[8]                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[9]                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a0~porta_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a10~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a1~porta_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a2~porta_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; Program_counter:INST_Program_counter|r_PROG_COUNT[0]                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; Program_counter:INST_Program_counter|r_PROG_COUNT[1]                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; Program_counter:INST_Program_counter|r_PROG_COUNT[2]                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; Program_counter:INST_Program_counter|r_PROG_COUNT[3]                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; Program_counter:INST_Program_counter|r_PROG_COUNT[4]                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; Program_counter:INST_Program_counter|r_PROG_COUNT[5]                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; Program_counter:INST_Program_counter|r_PROG_COUNT[6]                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; Program_counter:INST_Program_counter|r_PROG_COUNT[7]                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; Program_counter:INST_Program_counter|r_PROG_COUNT[8]                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; Program_counter:INST_Program_counter|r_PROG_COUNT[9]                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; branch_control:INST_branch_control|o_ADDRESS[0]                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; branch_control:INST_branch_control|o_ADDRESS[1]                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; branch_control:INST_branch_control|o_ADDRESS[2]                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; branch_control:INST_branch_control|o_ADDRESS[3]                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; branch_control:INST_branch_control|o_ADDRESS[4]                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; branch_control:INST_branch_control|o_ADDRESS[5]                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; branch_control:INST_branch_control|o_ADDRESS[6]                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; branch_control:INST_branch_control|o_ADDRESS[7]                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; branch_control:INST_branch_control|o_ADDRESS[8]                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; branch_control:INST_branch_control|o_ADDRESS[9]                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; branch_control:INST_branch_control|o_PC_LOAD                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; control_unit:INST_control_unit|r_state[0]                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; control_unit:INST_control_unit|r_state[1]                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; control_unit:INST_control_unit|r_state[2]                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; control_unit:INST_control_unit|r_state[3]                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; control_unit:INST_control_unit|r_state[4]                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; control_unit:INST_control_unit|r_state[5]                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[1]                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[2]                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[3]                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[4]                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[5]                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[6]                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[7]                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[8]                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[9]                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; instruction_decoder:INST_instruction_decoder|o_BRANCH_CONTROL[0]                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; instruction_decoder:INST_instruction_decoder|o_BRANCH_CONTROL[1]                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; instruction_decoder:INST_instruction_decoder|o_BRANCH_CONTROL[2]                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; instruction_decoder:INST_instruction_decoder|o_IMM_enable                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; instruction_decoder:INST_instruction_decoder|o_OPCODE[0]                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; instruction_decoder:INST_instruction_decoder|o_OPCODE[1]                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; instruction_decoder:INST_instruction_decoder|o_OPCODE[2]                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; instruction_decoder:INST_instruction_decoder|o_OPCODE[3]                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[0]                                                            ;
+--------+--------------+----------------+------------+------------+------------+-------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------+
; Setup Times                                                              ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; i_CORE_RESET ; i_CORE_CLK ; 0.159 ; 0.502 ; Rise       ; i_CORE_CLK      ;
+--------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------+
; Hold Times                                                                ;
+--------------+------------+-------+--------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+--------+------------+-----------------+
; i_CORE_RESET ; i_CORE_CLK ; 0.243 ; -0.067 ; Rise       ; i_CORE_CLK      ;
+--------------+------------+-------+--------+------------+-----------------+


+------------------------------------------------------------------------+
; Clock to Output Times                                                  ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; o_DATA[*]  ; i_CORE_CLK ; 4.671 ; 4.858 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[0] ; i_CORE_CLK ; 3.490 ; 3.569 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[1] ; i_CORE_CLK ; 3.607 ; 3.683 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[2] ; i_CORE_CLK ; 3.538 ; 3.623 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[3] ; i_CORE_CLK ; 3.792 ; 3.853 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[4] ; i_CORE_CLK ; 3.788 ; 3.862 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[5] ; i_CORE_CLK ; 4.671 ; 4.858 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[6] ; i_CORE_CLK ; 3.642 ; 3.742 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[7] ; i_CORE_CLK ; 3.718 ; 3.805 ; Rise       ; i_CORE_CLK      ;
+------------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------+
; Minimum Clock to Output Times                                          ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; o_DATA[*]  ; i_CORE_CLK ; 3.411 ; 3.487 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[0] ; i_CORE_CLK ; 3.411 ; 3.487 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[1] ; i_CORE_CLK ; 3.525 ; 3.597 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[2] ; i_CORE_CLK ; 3.465 ; 3.546 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[3] ; i_CORE_CLK ; 3.709 ; 3.767 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[4] ; i_CORE_CLK ; 3.705 ; 3.776 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[5] ; i_CORE_CLK ; 4.584 ; 4.766 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[6] ; i_CORE_CLK ; 3.559 ; 3.654 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[7] ; i_CORE_CLK ; 3.631 ; 3.714 ; Rise       ; i_CORE_CLK      ;
+------------+------------+-------+-------+------------+-----------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                            ;
+------------------+----------+-------+----------+---------+---------------------+
; Clock            ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack ; -3.377   ; 0.162 ; N/A      ; N/A     ; -3.000              ;
;  i_CORE_CLK      ; -3.377   ; 0.162 ; N/A      ; N/A     ; -3.000              ;
; Design-wide TNS  ; -210.428 ; 0.0   ; 0.0      ; 0.0     ; -233.134            ;
;  i_CORE_CLK      ; -210.428 ; 0.000 ; N/A      ; N/A     ; -233.134            ;
+------------------+----------+-------+----------+---------+---------------------+


+--------------------------------------------------------------------------+
; Setup Times                                                              ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; i_CORE_RESET ; i_CORE_CLK ; 0.316 ; 0.502 ; Rise       ; i_CORE_CLK      ;
+--------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Hold Times                                                               ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; i_CORE_RESET ; i_CORE_CLK ; 0.392 ; 0.270 ; Rise       ; i_CORE_CLK      ;
+--------------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------+
; Clock to Output Times                                                  ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; o_DATA[*]  ; i_CORE_CLK ; 7.655 ; 7.772 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[0] ; i_CORE_CLK ; 5.960 ; 5.970 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[1] ; i_CORE_CLK ; 6.125 ; 6.144 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[2] ; i_CORE_CLK ; 5.915 ; 5.939 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[3] ; i_CORE_CLK ; 6.384 ; 6.373 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[4] ; i_CORE_CLK ; 6.371 ; 6.376 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[5] ; i_CORE_CLK ; 7.655 ; 7.772 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[6] ; i_CORE_CLK ; 6.191 ; 6.215 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[7] ; i_CORE_CLK ; 6.261 ; 6.316 ; Rise       ; i_CORE_CLK      ;
+------------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------+
; Minimum Clock to Output Times                                          ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; o_DATA[*]  ; i_CORE_CLK ; 3.411 ; 3.487 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[0] ; i_CORE_CLK ; 3.411 ; 3.487 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[1] ; i_CORE_CLK ; 3.525 ; 3.597 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[2] ; i_CORE_CLK ; 3.465 ; 3.546 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[3] ; i_CORE_CLK ; 3.709 ; 3.767 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[4] ; i_CORE_CLK ; 3.705 ; 3.776 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[5] ; i_CORE_CLK ; 4.584 ; 4.766 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[6] ; i_CORE_CLK ; 3.559 ; 3.654 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[7] ; i_CORE_CLK ; 3.631 ; 3.714 ; Rise       ; i_CORE_CLK      ;
+------------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; o_DATA[0]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_DATA[1]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_DATA[2]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_DATA[3]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_DATA[4]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_DATA[5]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_DATA[6]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_DATA[7]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; i_CORE_HALT             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; i_CORE_CLK              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; i_CORE_RESET            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; o_DATA[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; o_DATA[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; o_DATA[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; o_DATA[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; o_DATA[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; o_DATA[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.33 V              ; -0.00341 V          ; 0.17 V                               ; 0.084 V                              ; 3.33e-09 s                  ; 3.24e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.33 V             ; -0.00341 V         ; 0.17 V                              ; 0.084 V                             ; 3.33e-09 s                 ; 3.24e-09 s                 ; Yes                       ; Yes                       ;
; o_DATA[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; o_DATA[7]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.68e-07 V                   ; 2.35 V              ; -0.0132 V           ; 0.2 V                                ; 0.027 V                              ; 5.26e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.68e-07 V                  ; 2.35 V             ; -0.0132 V          ; 0.2 V                               ; 0.027 V                             ; 5.26e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.36e-07 V                   ; 2.35 V              ; -0.00444 V          ; 0.18 V                               ; 0.019 V                              ; 7.23e-10 s                  ; 9.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.36e-07 V                  ; 2.35 V             ; -0.00444 V         ; 0.18 V                              ; 0.019 V                             ; 7.23e-10 s                 ; 9.82e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; o_DATA[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; o_DATA[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; o_DATA[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; o_DATA[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; o_DATA[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; o_DATA[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.64 V              ; -0.011 V            ; 0.212 V                              ; 0.198 V                              ; 2.38e-09 s                  ; 2.29e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.64 V             ; -0.011 V           ; 0.212 V                             ; 0.198 V                             ; 2.38e-09 s                 ; 2.29e-09 s                 ; No                        ; Yes                       ;
; o_DATA[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; o_DATA[7]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.72 V              ; -0.0747 V           ; 0.28 V                               ; 0.169 V                              ; 3.1e-10 s                   ; 3.01e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.72 V             ; -0.0747 V          ; 0.28 V                              ; 0.169 V                             ; 3.1e-10 s                  ; 3.01e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.53e-08 V                   ; 2.7 V               ; -0.0212 V           ; 0.204 V                              ; 0.049 V                              ; 4.85e-10 s                  ; 6.73e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.53e-08 V                  ; 2.7 V              ; -0.0212 V          ; 0.204 V                             ; 0.049 V                             ; 4.85e-10 s                 ; 6.73e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------+
; Setup Transfers                                                     ;
+------------+------------+----------+----------+----------+----------+
; From Clock ; To Clock   ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+------------+----------+----------+----------+----------+
; i_CORE_CLK ; i_CORE_CLK ; 1451     ; 0        ; 0        ; 0        ;
+------------+------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------+
; Hold Transfers                                                      ;
+------------+------------+----------+----------+----------+----------+
; From Clock ; To Clock   ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+------------+----------+----------+----------+----------+
; i_CORE_CLK ; i_CORE_CLK ; 1451     ; 0        ; 0        ; 0        ;
+------------+------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 16    ; 16   ;
; Unconstrained Output Ports      ; 8     ; 8    ;
; Unconstrained Output Port Paths ; 8     ; 8    ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.1.4 Build 182 03/12/2014 SJ Web Edition
    Info: Processing started: Mon Apr 15 20:01:23 2019
Info: Command: quartus_sta cpu_core -c cpu_core
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'cpu_core.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name i_CORE_CLK i_CORE_CLK
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -3.377
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.377            -210.428 i_CORE_CLK 
Info (332146): Worst-case hold slack is 0.323
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.323               0.000 i_CORE_CLK 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -233.134 i_CORE_CLK 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -2.923
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.923            -173.461 i_CORE_CLK 
Info (332146): Worst-case hold slack is 0.299
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.299               0.000 i_CORE_CLK 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -233.134 i_CORE_CLK 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -1.494
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.494             -51.741 i_CORE_CLK 
Info (332146): Worst-case hold slack is 0.162
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.162               0.000 i_CORE_CLK 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -198.554 i_CORE_CLK 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4634 megabytes
    Info: Processing ended: Mon Apr 15 20:01:26 2019
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:02


