Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Reading design: Procesador3_finalDanielaDelgado.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Procesador3_finalDanielaDelgado.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Procesador3_finalDanielaDelgado"
Output Format                      : NGC
Target Device                      : xc3s500e-5-fg320

---- Source Options
Top Module Name                    : Procesador3_finalDanielaDelgado
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/Juli/Desktop/Daniela/trabajoxilinx/procesador3_finalDanielaDelgadoGaleano/procesador3_Daniela/sumadOR.vhd" in Library work.
Architecture behavioral of Entity sumador is up to date.
Compiling vhdl file "C:/Users/Juli/Desktop/Daniela/trabajoxilinx/procesador3_finalDanielaDelgadoGaleano/procesador3_Daniela/nPC.vhd" in Library work.
Architecture behavioral of Entity npc is up to date.
Compiling vhdl file "C:/Users/Juli/Desktop/Daniela/trabajoxilinx/procesador3_finalDanielaDelgadoGaleano/procesador3_Daniela/iM.vhd" in Library work.
Architecture behavioral of Entity im is up to date.
Compiling vhdl file "C:/Users/Juli/Desktop/Daniela/trabajoxilinx/procesador3_finalDanielaDelgadoGaleano/procesador3_Daniela/uC.vhd" in Library work.
Architecture behavioral of Entity uc is up to date.
Compiling vhdl file "C:/Users/Juli/Desktop/Daniela/trabajoxilinx/procesador3_finalDanielaDelgadoGaleano/procesador3_Daniela/rF.vhd" in Library work.
Architecture behavioral of Entity rf is up to date.
Compiling vhdl file "C:/Users/Juli/Desktop/Daniela/trabajoxilinx/procesador3_finalDanielaDelgadoGaleano/procesador3_Daniela/mUX.vhd" in Library work.
Architecture behavioral of Entity mux is up to date.
Compiling vhdl file "C:/Users/Juli/Desktop/Daniela/trabajoxilinx/procesador3_finalDanielaDelgadoGaleano/procesador3_Daniela/sEU.vhd" in Library work.
Architecture behavioral of Entity seu is up to date.
Compiling vhdl file "C:/Users/Juli/Desktop/Daniela/trabajoxilinx/procesador3_finalDanielaDelgadoGaleano/procesador3_Daniela/pSR_modifier.vhd" in Library work.
Architecture behavioral of Entity psr_modifier is up to date.
Compiling vhdl file "C:/Users/Juli/Desktop/Daniela/trabajoxilinx/procesador3_finalDanielaDelgadoGaleano/procesador3_Daniela/pSR.vhd" in Library work.
Architecture behavioral of Entity psr is up to date.
Compiling vhdl file "C:/Users/Juli/Desktop/Daniela/trabajoxilinx/procesador3_finalDanielaDelgadoGaleano/procesador3_Daniela/aLU.vhd" in Library work.
Architecture behavioral of Entity alu is up to date.
Compiling vhdl file "C:/Users/Juli/Desktop/Daniela/trabajoxilinx/procesador3_finalDanielaDelgadoGaleano/procesador3_Daniela/Procesador3_finalDanielaDelgado.vhd" in Library work.
Architecture behavioral of Entity procesador3_finaldanieladelgado is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <Procesador3_finalDanielaDelgado> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <sumadOR> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <nPC> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <iM> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <uC> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <rF> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <mUX> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <sEU> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <pSR_modifier> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <pSR> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <aLU> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <Procesador3_finalDanielaDelgado> in library <work> (Architecture <behavioral>).
Entity <Procesador3_finalDanielaDelgado> analyzed. Unit <Procesador3_finalDanielaDelgado> generated.

Analyzing Entity <sumadOR> in library <work> (Architecture <behavioral>).
Entity <sumadOR> analyzed. Unit <sumadOR> generated.

Analyzing Entity <nPC> in library <work> (Architecture <behavioral>).
Entity <nPC> analyzed. Unit <nPC> generated.

Analyzing Entity <iM> in library <work> (Architecture <behavioral>).
WARNING:Xst:790 - "C:/Users/Juli/Desktop/Daniela/trabajoxilinx/procesador3_finalDanielaDelgadoGaleano/procesador3_Daniela/iM.vhd" line 67: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1433 - Contents of array <instructions> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
Entity <iM> analyzed. Unit <iM> generated.

Analyzing Entity <uC> in library <work> (Architecture <behavioral>).
Entity <uC> analyzed. Unit <uC> generated.

Analyzing Entity <rF> in library <work> (Architecture <behavioral>).
WARNING:Xst:790 - "C:/Users/Juli/Desktop/Daniela/trabajoxilinx/procesador3_finalDanielaDelgadoGaleano/procesador3_Daniela/rF.vhd" line 57: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <miregistro> may be accessed with an index that does not cover the full array size.
WARNING:Xst:790 - "C:/Users/Juli/Desktop/Daniela/trabajoxilinx/procesador3_finalDanielaDelgadoGaleano/procesador3_Daniela/rF.vhd" line 58: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <miregistro> may be accessed with an index that does not cover the full array size.
WARNING:Xst:790 - "C:/Users/Juli/Desktop/Daniela/trabajoxilinx/procesador3_finalDanielaDelgadoGaleano/procesador3_Daniela/rF.vhd" line 62: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <miregistro> may be accessed with an index that does not cover the full array size.
WARNING:Xst:819 - "C:/Users/Juli/Desktop/Daniela/trabajoxilinx/procesador3_finalDanielaDelgadoGaleano/procesador3_Daniela/rF.vhd" line 49: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <miregistro>
Entity <rF> analyzed. Unit <rF> generated.

Analyzing Entity <mUX> in library <work> (Architecture <behavioral>).
Entity <mUX> analyzed. Unit <mUX> generated.

Analyzing Entity <sEU> in library <work> (Architecture <behavioral>).
Entity <sEU> analyzed. Unit <sEU> generated.

Analyzing Entity <pSR_modifier> in library <work> (Architecture <behavioral>).
Entity <pSR_modifier> analyzed. Unit <pSR_modifier> generated.

Analyzing Entity <pSR> in library <work> (Architecture <behavioral>).
Entity <pSR> analyzed. Unit <pSR> generated.

Analyzing Entity <aLU> in library <work> (Architecture <behavioral>).
WARNING:Xst:819 - "C:/Users/Juli/Desktop/Daniela/trabajoxilinx/procesador3_finalDanielaDelgadoGaleano/procesador3_Daniela/aLU.vhd" line 44: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <Carry>
Entity <aLU> analyzed. Unit <aLU> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...
INFO:Xst:2679 - Register <miregistro<32>> in unit <rF> has a constant value of 00000000000000000000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <miregistro<33>> in unit <rF> has a constant value of 00000000000000000000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <miregistro<34>> in unit <rF> has a constant value of 00000000000000000000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <miregistro<35>> in unit <rF> has a constant value of 00000000000000000000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <miregistro<36>> in unit <rF> has a constant value of 00000000000000000000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <miregistro<37>> in unit <rF> has a constant value of 00000000000000000000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <miregistro<38>> in unit <rF> has a constant value of 00000000000000000000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <miregistro<39>> in unit <rF> has a constant value of 00000000000000000000000000000000 during circuit operation. The register is replaced by logic.

Synthesizing Unit <sumadOR>.
    Related source file is "C:/Users/Juli/Desktop/Daniela/trabajoxilinx/procesador3_finalDanielaDelgadoGaleano/procesador3_Daniela/sumadOR.vhd".
    Found 32-bit adder for signal <salida>.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <sumadOR> synthesized.


Synthesizing Unit <nPC>.
    Related source file is "C:/Users/Juli/Desktop/Daniela/trabajoxilinx/procesador3_finalDanielaDelgadoGaleano/procesador3_Daniela/nPC.vhd".
    Found 32-bit register for signal <salida>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <nPC> synthesized.


Synthesizing Unit <iM>.
    Related source file is "C:/Users/Juli/Desktop/Daniela/trabajoxilinx/procesador3_finalDanielaDelgadoGaleano/procesador3_Daniela/iM.vhd".
WARNING:Xst:647 - Input <direccion<31:6>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1781 - Signal <instructions> is used but never assigned. Tied to default value.
    Found 32x32-bit ROM for signal <$varindex0000> created at line 67.
    Summary:
	inferred   1 ROM(s).
Unit <iM> synthesized.


Synthesizing Unit <uC>.
    Related source file is "C:/Users/Juli/Desktop/Daniela/trabajoxilinx/procesador3_finalDanielaDelgadoGaleano/procesador3_Daniela/uC.vhd".
WARNING:Xst:737 - Found 6-bit latch for signal <salidaout>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 32x6-bit ROM for signal <salidaout$mux0002>.
    Summary:
	inferred   1 ROM(s).
Unit <uC> synthesized.


Synthesizing Unit <rF>.
    Related source file is "C:/Users/Juli/Desktop/Daniela/trabajoxilinx/procesador3_finalDanielaDelgadoGaleano/procesador3_Daniela/rF.vhd".
WARNING:Xst:737 - Found 32-bit latch for signal <miregistro_5>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <miregistro_18>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <miregistro_23>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <miregistro_6>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <miregistro_19>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <miregistro_24>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <miregistro_7>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <miregistro_25>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <miregistro_30>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <miregistro_8>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <miregistro_26>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <miregistro_31>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <miregistro_9>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <miregistro_27>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <miregistro_28>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <miregistro_29>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <miregistro_10>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <miregistro_11>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <miregistro_12>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <miregistro_0>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <miregistro_13>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <miregistro_1>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <miregistro_14>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <miregistro_2>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <miregistro_15>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <miregistro_20>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <miregistro_3>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <miregistro_16>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <miregistro_21>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <miregistro_4>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <miregistro_17>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <miregistro_22>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 32-bit 40-to-1 multiplexer for signal <$varindex0000> created at line 57.
    Found 32-bit 40-to-1 multiplexer for signal <$varindex0001> created at line 58.
    Summary:
	inferred  64 Multiplexer(s).
Unit <rF> synthesized.


Synthesizing Unit <mUX>.
    Related source file is "C:/Users/Juli/Desktop/Daniela/trabajoxilinx/procesador3_finalDanielaDelgadoGaleano/procesador3_Daniela/mUX.vhd".
Unit <mUX> synthesized.


Synthesizing Unit <sEU>.
    Related source file is "C:/Users/Juli/Desktop/Daniela/trabajoxilinx/procesador3_finalDanielaDelgadoGaleano/procesador3_Daniela/sEU.vhd".
Unit <sEU> synthesized.


Synthesizing Unit <pSR_modifier>.
    Related source file is "C:/Users/Juli/Desktop/Daniela/trabajoxilinx/procesador3_finalDanielaDelgadoGaleano/procesador3_Daniela/pSR_modifier.vhd".
WARNING:Xst:647 - Input <Crs1<30:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Crs2<30:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:737 - Found 1-bit latch for signal <nzvc_0>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <nzvc_1>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <nzvc_2>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <nzvc_3>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
Unit <pSR_modifier> synthesized.


Synthesizing Unit <pSR>.
    Related source file is "C:/Users/Juli/Desktop/Daniela/trabajoxilinx/procesador3_finalDanielaDelgadoGaleano/procesador3_Daniela/pSR.vhd".
WARNING:Xst:647 - Input <nzvc<3:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <carry>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <pSR> synthesized.


Synthesizing Unit <aLU>.
    Related source file is "C:/Users/Juli/Desktop/Daniela/trabajoxilinx/procesador3_finalDanielaDelgadoGaleano/procesador3_Daniela/aLU.vhd".
    Found 32-bit adder carry in for signal <salida$addsub0000>.
    Found 32-bit subtractor for signal <salida$addsub0001> created at line 62.
    Found 32-bit subtractor for signal <salida$addsub0002> created at line 68.
    Found 32-bit xor2 for signal <salida$xor0000> created at line 98.
    Summary:
	inferred   3 Adder/Subtractor(s).
Unit <aLU> synthesized.


Synthesizing Unit <Procesador3_finalDanielaDelgado>.
    Related source file is "C:/Users/Juli/Desktop/Daniela/trabajoxilinx/procesador3_finalDanielaDelgadoGaleano/procesador3_Daniela/Procesador3_finalDanielaDelgado.vhd".
WARNING:Xst:1780 - Signal <crsToMux> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <Procesador3_finalDanielaDelgado> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 2
 32x32-bit ROM                                         : 1
 32x6-bit ROM                                          : 1
# Adders/Subtractors                                   : 4
 32-bit adder                                          : 1
 32-bit adder carry in                                 : 1
 32-bit subtractor                                     : 2
# Registers                                            : 3
 1-bit register                                        : 1
 32-bit register                                       : 2
# Latches                                              : 37
 1-bit latch                                           : 4
 32-bit latch                                          : 32
 6-bit latch                                           : 1
# Multiplexers                                         : 2
 32-bit 40-to-1 multiplexer                            : 2
# Xors                                                 : 1
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:2677 - Node <salida_5> of sequential type is unconnected in block <Inst_PC>.
WARNING:Xst:2677 - Node <salida_6> of sequential type is unconnected in block <Inst_PC>.
WARNING:Xst:2677 - Node <salida_7> of sequential type is unconnected in block <Inst_PC>.
WARNING:Xst:2677 - Node <salida_8> of sequential type is unconnected in block <Inst_PC>.
WARNING:Xst:2677 - Node <salida_9> of sequential type is unconnected in block <Inst_PC>.
WARNING:Xst:2677 - Node <salida_10> of sequential type is unconnected in block <Inst_PC>.
WARNING:Xst:2677 - Node <salida_11> of sequential type is unconnected in block <Inst_PC>.
WARNING:Xst:2677 - Node <salida_12> of sequential type is unconnected in block <Inst_PC>.
WARNING:Xst:2677 - Node <salida_13> of sequential type is unconnected in block <Inst_PC>.
WARNING:Xst:2677 - Node <salida_14> of sequential type is unconnected in block <Inst_PC>.
WARNING:Xst:2677 - Node <salida_15> of sequential type is unconnected in block <Inst_PC>.
WARNING:Xst:2677 - Node <salida_16> of sequential type is unconnected in block <Inst_PC>.
WARNING:Xst:2677 - Node <salida_17> of sequential type is unconnected in block <Inst_PC>.
WARNING:Xst:2677 - Node <salida_18> of sequential type is unconnected in block <Inst_PC>.
WARNING:Xst:2677 - Node <salida_19> of sequential type is unconnected in block <Inst_PC>.
WARNING:Xst:2677 - Node <salida_20> of sequential type is unconnected in block <Inst_PC>.
WARNING:Xst:2677 - Node <salida_21> of sequential type is unconnected in block <Inst_PC>.
WARNING:Xst:2677 - Node <salida_22> of sequential type is unconnected in block <Inst_PC>.
WARNING:Xst:2677 - Node <salida_23> of sequential type is unconnected in block <Inst_PC>.
WARNING:Xst:2677 - Node <salida_24> of sequential type is unconnected in block <Inst_PC>.
WARNING:Xst:2677 - Node <salida_25> of sequential type is unconnected in block <Inst_PC>.
WARNING:Xst:2677 - Node <salida_26> of sequential type is unconnected in block <Inst_PC>.
WARNING:Xst:2677 - Node <salida_27> of sequential type is unconnected in block <Inst_PC>.
WARNING:Xst:2677 - Node <salida_28> of sequential type is unconnected in block <Inst_PC>.
WARNING:Xst:2677 - Node <salida_29> of sequential type is unconnected in block <Inst_PC>.
WARNING:Xst:2677 - Node <salida_30> of sequential type is unconnected in block <Inst_PC>.
WARNING:Xst:2677 - Node <salida_31> of sequential type is unconnected in block <Inst_PC>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 2
 32x32-bit ROM                                         : 1
 32x6-bit ROM                                          : 1
# Adders/Subtractors                                   : 4
 32-bit adder                                          : 1
 32-bit adder carry in                                 : 1
 32-bit subtractor                                     : 2
# Registers                                            : 65
 Flip-Flops                                            : 65
# Latches                                              : 37
 1-bit latch                                           : 4
 32-bit latch                                          : 32
 6-bit latch                                           : 1
# Multiplexers                                         : 2
 32-bit 40-to-1 multiplexer                            : 2
# Xors                                                 : 1
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <Procesador3_finalDanielaDelgado> ...

Optimizing unit <nPC> ...

Optimizing unit <pSR_modifier> ...

Optimizing unit <aLU> ...

Optimizing unit <uC> ...

Optimizing unit <rF> ...
WARNING:Xst:1710 - FF/Latch <Inst_uC/salidaout_5> (without init value) has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_uC/salidaout_3> (without init value) has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_uC/salidaout_0> (without init value) has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_11_7> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_11_6> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_11_5> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_11_4> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_11_3> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_11_2> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_11_1> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_11_0> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_12_31> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_12_30> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_12_29> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_12_28> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_12_27> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_12_26> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_12_25> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_12_24> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_12_23> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_12_22> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_12_21> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_12_20> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_12_19> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_12_18> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_12_17> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_12_16> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_11_31> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_11_30> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_11_29> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_11_28> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_11_27> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_11_26> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_11_25> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_11_24> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_11_23> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_11_22> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_11_21> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_11_20> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_11_19> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_11_18> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_11_17> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_11_16> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_11_15> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_11_14> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_11_13> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_11_12> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_11_11> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_11_10> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_11_9> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_11_8> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_13_23> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_13_22> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_13_21> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_13_20> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_13_19> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_13_18> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_13_17> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_13_16> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_13_15> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_13_14> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_13_13> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_13_12> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_13_11> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_13_10> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_13_9> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_13_8> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_13_7> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_13_6> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_13_5> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_13_4> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_13_3> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_13_2> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_13_1> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_13_0> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_12_15> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_12_14> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_12_13> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_12_12> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_12_11> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_12_10> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_12_9> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_12_8> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_12_7> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_12_6> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_12_5> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_12_4> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_12_3> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_12_2> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_12_1> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_12_0> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_13_31> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_13_30> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_13_29> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_13_28> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_13_27> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_13_26> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_13_25> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_13_24> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_28_7> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_28_6> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_28_5> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_28_4> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_28_3> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_28_2> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_28_1> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_28_0> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_29_31> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_29_30> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_29_29> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_29_28> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_29_27> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_29_26> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_29_25> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_29_24> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_29_23> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_29_22> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_29_21> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_29_20> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_29_19> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_29_18> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_29_17> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_29_16> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_28_31> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_28_30> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_28_29> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_28_28> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_28_27> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_28_26> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_28_25> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_28_24> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_28_23> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_28_22> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_28_21> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_28_20> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_28_19> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_28_18> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_28_17> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_28_16> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_28_15> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_28_14> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_28_13> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_28_12> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_28_11> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_28_10> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_28_9> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_28_8> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_10_23> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_10_22> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_10_21> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_10_20> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_10_19> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_10_18> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_10_17> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_10_16> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_10_15> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_10_14> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_10_13> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_10_12> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_10_11> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_10_10> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_10_9> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_10_8> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_10_7> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_10_6> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_10_5> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_10_4> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_10_3> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_10_2> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_10_1> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_10_0> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_29_15> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_29_14> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_29_13> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_29_12> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_29_11> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_29_10> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_29_9> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_29_8> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_29_7> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_29_6> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_29_5> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_29_4> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_29_3> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_29_2> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_29_1> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_29_0> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_10_31> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_10_30> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_10_29> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_10_28> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_10_27> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_10_26> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_10_25> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_10_24> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_21_7> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_21_6> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_21_5> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_21_4> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_21_3> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_21_2> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_21_1> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_21_0> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_4_31> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_4_30> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_4_29> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_4_28> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_4_27> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_4_26> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_4_25> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_4_24> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_4_23> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_4_22> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_4_21> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_4_20> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_4_19> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_4_18> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_4_17> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_4_16> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_21_31> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_21_30> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_21_29> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_21_28> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_21_27> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_21_26> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_21_25> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_21_24> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_21_23> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_21_22> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_21_21> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_21_20> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_21_19> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_21_18> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_21_17> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_21_16> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_21_15> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_21_14> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_21_13> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_21_12> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_21_11> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_21_10> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_21_9> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_21_8> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_22_23> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_22_22> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_22_21> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_22_20> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_22_19> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_22_18> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_22_17> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_22_16> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_22_15> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_22_14> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_22_13> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_22_12> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_22_11> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_22_10> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_22_9> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_22_8> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_22_7> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_22_6> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_22_5> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_22_4> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_22_3> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_22_2> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_22_1> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_22_0> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_4_15> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_4_14> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_4_13> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_4_12> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_4_11> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_4_10> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_4_9> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_4_8> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_4_7> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_4_6> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_4_5> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_4_4> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_4_3> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_4_2> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_4_1> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_4_0> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_22_31> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_22_30> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_22_29> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_22_28> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_22_27> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_22_26> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_22_25> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_22_24> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_14_7> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_14_6> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_14_5> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_14_4> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_14_3> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_14_2> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_14_1> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_14_0> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_15_31> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_15_30> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_15_29> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_15_28> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_15_27> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_15_26> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_15_25> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_15_24> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_15_23> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_15_22> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_15_21> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_15_20> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_15_19> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_15_18> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_15_17> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_15_16> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_14_31> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_14_30> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_14_29> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_14_28> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_14_27> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_14_26> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_14_25> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_14_24> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_14_23> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_14_22> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_14_21> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_14_20> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_14_19> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_14_18> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_14_17> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_14_16> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_14_15> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_14_14> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_14_13> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_14_12> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_14_11> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_14_10> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_14_9> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_14_8> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_20_23> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_20_22> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_20_21> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_20_20> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_20_19> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_20_18> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_20_17> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_20_16> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_20_15> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_20_14> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_20_13> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_20_12> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_20_11> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_20_10> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_20_9> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_20_8> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_20_7> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_20_6> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_20_5> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_20_4> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_20_3> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_20_2> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_20_1> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_20_0> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_15_15> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_15_14> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_15_13> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_15_12> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_15_11> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_15_10> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_15_9> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_15_8> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_15_7> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_15_6> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_15_5> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_15_4> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_15_3> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_15_2> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_15_1> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_15_0> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_20_31> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_20_30> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_20_29> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_20_28> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_20_27> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_20_26> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_20_25> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_20_24> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_24_7> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_24_6> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_24_5> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_24_4> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_24_3> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_24_2> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_24_1> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_24_0> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_7_31> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_7_30> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_7_29> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_7_28> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_7_27> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_7_26> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_7_25> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_7_24> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_7_23> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_7_22> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_7_21> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_7_20> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_7_19> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_7_18> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_7_17> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_7_16> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_24_31> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_24_30> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_24_29> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_24_28> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_24_27> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_24_26> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_24_25> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_24_24> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_24_23> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_24_22> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_24_21> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_24_20> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_24_19> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_24_18> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_24_17> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_24_16> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_24_15> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_24_14> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_24_13> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_24_12> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_24_11> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_24_10> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_24_9> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_24_8> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_25_23> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_25_22> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_25_21> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_25_20> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_25_19> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_25_18> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_25_17> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_25_16> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_25_15> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_25_14> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_25_13> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_25_12> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_25_11> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_25_10> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_25_9> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_25_8> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_25_7> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_25_6> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_25_5> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_25_4> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_25_3> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_25_2> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_25_1> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_25_0> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_7_15> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_7_14> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_7_13> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_7_12> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_7_11> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_7_10> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_7_9> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_7_8> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_7_7> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_7_6> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_7_5> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_7_4> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_7_3> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_7_2> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_7_1> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_7_0> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_25_31> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_25_30> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_25_29> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_25_28> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_25_27> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_25_26> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_25_25> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_25_24> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_5_7> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_5_6> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_5_5> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_5_4> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_5_3> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_5_2> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_5_1> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_5_0> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_23_31> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_23_30> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_23_29> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_23_28> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_23_27> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_23_26> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_23_25> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_23_24> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_23_23> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_23_22> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_23_21> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_23_20> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_23_19> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_23_18> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_23_17> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_23_16> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_5_31> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_5_30> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_5_29> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_5_28> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_5_27> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_5_26> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_5_25> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_5_24> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_5_23> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_5_22> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_5_21> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_5_20> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_5_19> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_5_18> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_5_17> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_5_16> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_5_15> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_5_14> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_5_13> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_5_12> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_5_11> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_5_10> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_5_9> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_5_8> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_6_23> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_6_22> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_6_21> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_6_20> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_6_19> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_6_18> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_6_17> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_6_16> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_6_15> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_6_14> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_6_13> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_6_12> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_6_11> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_6_10> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_6_9> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_6_8> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_6_7> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_6_6> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_6_5> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_6_4> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_6_3> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_6_2> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_6_1> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_6_0> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_23_15> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_23_14> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_23_13> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_23_12> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_23_11> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_23_10> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_23_9> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_23_8> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_23_7> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_23_6> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_23_5> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_23_4> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_23_3> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_23_2> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_23_1> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_23_0> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_6_31> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_6_30> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_6_29> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_6_28> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_6_27> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_6_26> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_6_25> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_6_24> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_31_7> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_31_6> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_31_5> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_31_4> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_31_3> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_31_2> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_31_1> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_31_0> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_9_31> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_9_30> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_9_29> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_9_28> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_9_27> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_9_26> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_9_25> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_9_24> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_9_23> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_9_22> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_9_21> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_9_20> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_9_19> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_9_18> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_9_17> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_9_16> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_31_31> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_31_30> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_31_29> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_31_28> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_31_27> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_31_26> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_31_25> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_31_24> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_31_23> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_31_22> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_31_21> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_31_20> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_31_19> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_31_18> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_31_17> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_31_16> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_31_15> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_31_14> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_31_13> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_31_12> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_31_11> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_31_10> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_31_9> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_31_8> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_27_23> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_27_22> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_27_21> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_27_20> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_27_19> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_27_18> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_27_17> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_27_16> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_27_15> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_27_14> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_27_13> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_27_12> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_27_11> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_27_10> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_27_9> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_27_8> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_27_7> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_27_6> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_27_5> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_27_4> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_27_3> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_27_2> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_27_1> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_27_0> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_9_15> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_9_14> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_9_13> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_9_12> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_9_11> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_9_10> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_9_9> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_9_8> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_9_7> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_9_6> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_9_5> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_9_4> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_9_3> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_9_2> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_9_1> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_9_0> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_27_31> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_27_30> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_27_29> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_27_28> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_27_27> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_27_26> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_27_25> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_27_24> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_30_7> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_30_6> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_30_5> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_30_4> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_30_3> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_30_2> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_30_1> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_30_0> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_8_31> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_8_30> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_8_29> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_8_28> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_8_27> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_8_26> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_8_25> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_8_24> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_8_23> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_8_22> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_8_21> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_8_20> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_8_19> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_8_18> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_8_17> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_8_16> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_30_31> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_30_30> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_30_29> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_30_28> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_30_27> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_30_26> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_30_25> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_30_24> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_30_23> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_30_22> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_30_21> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_30_20> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_30_19> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_30_18> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_30_17> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_30_16> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_30_15> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_30_14> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_30_13> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_30_12> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_30_11> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_30_10> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_30_9> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_30_8> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_26_23> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_26_22> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_26_21> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_26_20> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_26_19> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_26_18> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_26_17> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_26_16> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_26_15> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_26_14> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_26_13> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_26_12> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_26_11> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_26_10> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_26_9> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_26_8> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_26_7> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_26_6> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_26_5> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_26_4> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_26_3> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_26_2> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_26_1> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_26_0> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_8_15> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_8_14> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_8_13> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_8_12> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_8_11> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_8_10> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_8_9> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_8_8> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_8_7> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_8_6> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_8_5> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_8_4> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_8_3> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_8_2> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_8_1> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_8_0> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_26_31> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_26_30> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_26_29> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_26_28> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_26_27> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_26_26> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_26_25> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_26_24> has a constant value of 0 in block <Procesador3_finalDanielaDelgado>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <Inst_PC/salida_31> of sequential type is unconnected in block <Procesador3_finalDanielaDelgado>.
WARNING:Xst:2677 - Node <Inst_PC/salida_30> of sequential type is unconnected in block <Procesador3_finalDanielaDelgado>.
WARNING:Xst:2677 - Node <Inst_PC/salida_29> of sequential type is unconnected in block <Procesador3_finalDanielaDelgado>.
WARNING:Xst:2677 - Node <Inst_PC/salida_28> of sequential type is unconnected in block <Procesador3_finalDanielaDelgado>.
WARNING:Xst:2677 - Node <Inst_PC/salida_27> of sequential type is unconnected in block <Procesador3_finalDanielaDelgado>.
WARNING:Xst:2677 - Node <Inst_PC/salida_26> of sequential type is unconnected in block <Procesador3_finalDanielaDelgado>.
WARNING:Xst:2677 - Node <Inst_PC/salida_25> of sequential type is unconnected in block <Procesador3_finalDanielaDelgado>.
WARNING:Xst:2677 - Node <Inst_PC/salida_24> of sequential type is unconnected in block <Procesador3_finalDanielaDelgado>.
WARNING:Xst:2677 - Node <Inst_PC/salida_23> of sequential type is unconnected in block <Procesador3_finalDanielaDelgado>.
WARNING:Xst:2677 - Node <Inst_PC/salida_22> of sequential type is unconnected in block <Procesador3_finalDanielaDelgado>.
WARNING:Xst:2677 - Node <Inst_PC/salida_21> of sequential type is unconnected in block <Procesador3_finalDanielaDelgado>.
WARNING:Xst:2677 - Node <Inst_PC/salida_20> of sequential type is unconnected in block <Procesador3_finalDanielaDelgado>.
WARNING:Xst:2677 - Node <Inst_PC/salida_19> of sequential type is unconnected in block <Procesador3_finalDanielaDelgado>.
WARNING:Xst:2677 - Node <Inst_PC/salida_18> of sequential type is unconnected in block <Procesador3_finalDanielaDelgado>.
WARNING:Xst:2677 - Node <Inst_PC/salida_17> of sequential type is unconnected in block <Procesador3_finalDanielaDelgado>.
WARNING:Xst:2677 - Node <Inst_PC/salida_16> of sequential type is unconnected in block <Procesador3_finalDanielaDelgado>.
WARNING:Xst:2677 - Node <Inst_PC/salida_15> of sequential type is unconnected in block <Procesador3_finalDanielaDelgado>.
WARNING:Xst:2677 - Node <Inst_PC/salida_14> of sequential type is unconnected in block <Procesador3_finalDanielaDelgado>.
WARNING:Xst:2677 - Node <Inst_PC/salida_13> of sequential type is unconnected in block <Procesador3_finalDanielaDelgado>.
WARNING:Xst:2677 - Node <Inst_PC/salida_12> of sequential type is unconnected in block <Procesador3_finalDanielaDelgado>.
WARNING:Xst:2677 - Node <Inst_PC/salida_11> of sequential type is unconnected in block <Procesador3_finalDanielaDelgado>.
WARNING:Xst:2677 - Node <Inst_PC/salida_10> of sequential type is unconnected in block <Procesador3_finalDanielaDelgado>.
WARNING:Xst:2677 - Node <Inst_PC/salida_9> of sequential type is unconnected in block <Procesador3_finalDanielaDelgado>.
WARNING:Xst:2677 - Node <Inst_PC/salida_8> of sequential type is unconnected in block <Procesador3_finalDanielaDelgado>.
WARNING:Xst:2677 - Node <Inst_PC/salida_7> of sequential type is unconnected in block <Procesador3_finalDanielaDelgado>.
WARNING:Xst:2677 - Node <Inst_PC/salida_6> of sequential type is unconnected in block <Procesador3_finalDanielaDelgado>.
WARNING:Xst:2677 - Node <Inst_PC/salida_5> of sequential type is unconnected in block <Procesador3_finalDanielaDelgado>.
WARNING:Xst:2677 - Node <Inst_nPC/salida_31> of sequential type is unconnected in block <Procesador3_finalDanielaDelgado>.
WARNING:Xst:2677 - Node <Inst_nPC/salida_30> of sequential type is unconnected in block <Procesador3_finalDanielaDelgado>.
WARNING:Xst:2677 - Node <Inst_nPC/salida_29> of sequential type is unconnected in block <Procesador3_finalDanielaDelgado>.
WARNING:Xst:2677 - Node <Inst_nPC/salida_28> of sequential type is unconnected in block <Procesador3_finalDanielaDelgado>.
WARNING:Xst:2677 - Node <Inst_nPC/salida_27> of sequential type is unconnected in block <Procesador3_finalDanielaDelgado>.
WARNING:Xst:2677 - Node <Inst_nPC/salida_26> of sequential type is unconnected in block <Procesador3_finalDanielaDelgado>.
WARNING:Xst:2677 - Node <Inst_nPC/salida_25> of sequential type is unconnected in block <Procesador3_finalDanielaDelgado>.
WARNING:Xst:2677 - Node <Inst_nPC/salida_24> of sequential type is unconnected in block <Procesador3_finalDanielaDelgado>.
WARNING:Xst:2677 - Node <Inst_nPC/salida_23> of sequential type is unconnected in block <Procesador3_finalDanielaDelgado>.
WARNING:Xst:2677 - Node <Inst_nPC/salida_22> of sequential type is unconnected in block <Procesador3_finalDanielaDelgado>.
WARNING:Xst:2677 - Node <Inst_nPC/salida_21> of sequential type is unconnected in block <Procesador3_finalDanielaDelgado>.
WARNING:Xst:2677 - Node <Inst_nPC/salida_20> of sequential type is unconnected in block <Procesador3_finalDanielaDelgado>.
WARNING:Xst:2677 - Node <Inst_nPC/salida_19> of sequential type is unconnected in block <Procesador3_finalDanielaDelgado>.
WARNING:Xst:2677 - Node <Inst_nPC/salida_18> of sequential type is unconnected in block <Procesador3_finalDanielaDelgado>.
WARNING:Xst:2677 - Node <Inst_nPC/salida_17> of sequential type is unconnected in block <Procesador3_finalDanielaDelgado>.
WARNING:Xst:2677 - Node <Inst_nPC/salida_16> of sequential type is unconnected in block <Procesador3_finalDanielaDelgado>.
WARNING:Xst:2677 - Node <Inst_nPC/salida_15> of sequential type is unconnected in block <Procesador3_finalDanielaDelgado>.
WARNING:Xst:2677 - Node <Inst_nPC/salida_14> of sequential type is unconnected in block <Procesador3_finalDanielaDelgado>.
WARNING:Xst:2677 - Node <Inst_nPC/salida_13> of sequential type is unconnected in block <Procesador3_finalDanielaDelgado>.
WARNING:Xst:2677 - Node <Inst_nPC/salida_12> of sequential type is unconnected in block <Procesador3_finalDanielaDelgado>.
WARNING:Xst:2677 - Node <Inst_nPC/salida_11> of sequential type is unconnected in block <Procesador3_finalDanielaDelgado>.
WARNING:Xst:2677 - Node <Inst_nPC/salida_10> of sequential type is unconnected in block <Procesador3_finalDanielaDelgado>.
WARNING:Xst:2677 - Node <Inst_nPC/salida_9> of sequential type is unconnected in block <Procesador3_finalDanielaDelgado>.
WARNING:Xst:2677 - Node <Inst_nPC/salida_8> of sequential type is unconnected in block <Procesador3_finalDanielaDelgado>.
WARNING:Xst:2677 - Node <Inst_nPC/salida_7> of sequential type is unconnected in block <Procesador3_finalDanielaDelgado>.
WARNING:Xst:2677 - Node <Inst_nPC/salida_6> of sequential type is unconnected in block <Procesador3_finalDanielaDelgado>.
WARNING:Xst:2677 - Node <Inst_nPC/salida_5> of sequential type is unconnected in block <Procesador3_finalDanielaDelgado>.
WARNING:Xst:2677 - Node <Inst_pSR_modifier/nzvc_1> of sequential type is unconnected in block <Procesador3_finalDanielaDelgado>.
WARNING:Xst:2677 - Node <Inst_pSR_modifier/nzvc_2> of sequential type is unconnected in block <Procesador3_finalDanielaDelgado>.
WARNING:Xst:2677 - Node <Inst_pSR_modifier/nzvc_3> of sequential type is unconnected in block <Procesador3_finalDanielaDelgado>.

Mapping all equations...
Building and optimizing final netlist ...
INFO:Xst:2261 - The FF/Latch <Inst_uC/salidaout_4> in Unit <Procesador3_finalDanielaDelgado> is equivalent to the following FF/Latch, which will be removed : <Inst_uC/salidaout_2> 
Found area constraint ratio of 100 (+ 5) on block Procesador3_finalDanielaDelgado, actual ratio is 8.
WARNING:Xst:2677 - Node <Inst_rF/miregistro_18_30> of sequential type is unconnected in block <Procesador3_finalDanielaDelgado>.
WARNING:Xst:2677 - Node <Inst_rF/miregistro_18_29> of sequential type is unconnected in block <Procesador3_finalDanielaDelgado>.
WARNING:Xst:2677 - Node <Inst_rF/miregistro_18_28> of sequential type is unconnected in block <Procesador3_finalDanielaDelgado>.
WARNING:Xst:2677 - Node <Inst_rF/miregistro_18_27> of sequential type is unconnected in block <Procesador3_finalDanielaDelgado>.
WARNING:Xst:2677 - Node <Inst_rF/miregistro_18_26> of sequential type is unconnected in block <Procesador3_finalDanielaDelgado>.
WARNING:Xst:2677 - Node <Inst_rF/miregistro_18_25> of sequential type is unconnected in block <Procesador3_finalDanielaDelgado>.
WARNING:Xst:2677 - Node <Inst_rF/miregistro_18_24> of sequential type is unconnected in block <Procesador3_finalDanielaDelgado>.
WARNING:Xst:2677 - Node <Inst_rF/miregistro_18_23> of sequential type is unconnected in block <Procesador3_finalDanielaDelgado>.
WARNING:Xst:2677 - Node <Inst_rF/miregistro_18_22> of sequential type is unconnected in block <Procesador3_finalDanielaDelgado>.
WARNING:Xst:2677 - Node <Inst_rF/miregistro_18_21> of sequential type is unconnected in block <Procesador3_finalDanielaDelgado>.
WARNING:Xst:2677 - Node <Inst_rF/miregistro_18_20> of sequential type is unconnected in block <Procesador3_finalDanielaDelgado>.
WARNING:Xst:2677 - Node <Inst_rF/miregistro_18_19> of sequential type is unconnected in block <Procesador3_finalDanielaDelgado>.
WARNING:Xst:2677 - Node <Inst_rF/miregistro_18_18> of sequential type is unconnected in block <Procesador3_finalDanielaDelgado>.
WARNING:Xst:2677 - Node <Inst_rF/miregistro_18_17> of sequential type is unconnected in block <Procesador3_finalDanielaDelgado>.
WARNING:Xst:2677 - Node <Inst_rF/miregistro_18_16> of sequential type is unconnected in block <Procesador3_finalDanielaDelgado>.
WARNING:Xst:2677 - Node <Inst_rF/miregistro_18_15> of sequential type is unconnected in block <Procesador3_finalDanielaDelgado>.
WARNING:Xst:2677 - Node <Inst_rF/miregistro_18_14> of sequential type is unconnected in block <Procesador3_finalDanielaDelgado>.
WARNING:Xst:2677 - Node <Inst_rF/miregistro_18_13> of sequential type is unconnected in block <Procesador3_finalDanielaDelgado>.
WARNING:Xst:2677 - Node <Inst_rF/miregistro_18_12> of sequential type is unconnected in block <Procesador3_finalDanielaDelgado>.
WARNING:Xst:2677 - Node <Inst_rF/miregistro_18_11> of sequential type is unconnected in block <Procesador3_finalDanielaDelgado>.
WARNING:Xst:2677 - Node <Inst_rF/miregistro_18_10> of sequential type is unconnected in block <Procesador3_finalDanielaDelgado>.
WARNING:Xst:2677 - Node <Inst_rF/miregistro_18_9> of sequential type is unconnected in block <Procesador3_finalDanielaDelgado>.
WARNING:Xst:2677 - Node <Inst_rF/miregistro_19_30> of sequential type is unconnected in block <Procesador3_finalDanielaDelgado>.
WARNING:Xst:2677 - Node <Inst_rF/miregistro_19_29> of sequential type is unconnected in block <Procesador3_finalDanielaDelgado>.
WARNING:Xst:2677 - Node <Inst_rF/miregistro_19_28> of sequential type is unconnected in block <Procesador3_finalDanielaDelgado>.
WARNING:Xst:2677 - Node <Inst_rF/miregistro_19_27> of sequential type is unconnected in block <Procesador3_finalDanielaDelgado>.
WARNING:Xst:2677 - Node <Inst_rF/miregistro_19_26> of sequential type is unconnected in block <Procesador3_finalDanielaDelgado>.
WARNING:Xst:2677 - Node <Inst_rF/miregistro_19_25> of sequential type is unconnected in block <Procesador3_finalDanielaDelgado>.
WARNING:Xst:2677 - Node <Inst_rF/miregistro_19_24> of sequential type is unconnected in block <Procesador3_finalDanielaDelgado>.
WARNING:Xst:2677 - Node <Inst_rF/miregistro_19_23> of sequential type is unconnected in block <Procesador3_finalDanielaDelgado>.
WARNING:Xst:2677 - Node <Inst_rF/miregistro_19_22> of sequential type is unconnected in block <Procesador3_finalDanielaDelgado>.
WARNING:Xst:2677 - Node <Inst_rF/miregistro_19_21> of sequential type is unconnected in block <Procesador3_finalDanielaDelgado>.
WARNING:Xst:2677 - Node <Inst_rF/miregistro_19_20> of sequential type is unconnected in block <Procesador3_finalDanielaDelgado>.
WARNING:Xst:2677 - Node <Inst_rF/miregistro_19_19> of sequential type is unconnected in block <Procesador3_finalDanielaDelgado>.
WARNING:Xst:2677 - Node <Inst_rF/miregistro_19_18> of sequential type is unconnected in block <Procesador3_finalDanielaDelgado>.
WARNING:Xst:2677 - Node <Inst_rF/miregistro_19_17> of sequential type is unconnected in block <Procesador3_finalDanielaDelgado>.
WARNING:Xst:2677 - Node <Inst_rF/miregistro_19_16> of sequential type is unconnected in block <Procesador3_finalDanielaDelgado>.
WARNING:Xst:2677 - Node <Inst_rF/miregistro_19_15> of sequential type is unconnected in block <Procesador3_finalDanielaDelgado>.
WARNING:Xst:2677 - Node <Inst_rF/miregistro_19_14> of sequential type is unconnected in block <Procesador3_finalDanielaDelgado>.
WARNING:Xst:2677 - Node <Inst_rF/miregistro_19_13> of sequential type is unconnected in block <Procesador3_finalDanielaDelgado>.
WARNING:Xst:2677 - Node <Inst_rF/miregistro_19_12> of sequential type is unconnected in block <Procesador3_finalDanielaDelgado>.
WARNING:Xst:2677 - Node <Inst_rF/miregistro_19_11> of sequential type is unconnected in block <Procesador3_finalDanielaDelgado>.
WARNING:Xst:2677 - Node <Inst_rF/miregistro_19_10> of sequential type is unconnected in block <Procesador3_finalDanielaDelgado>.
WARNING:Xst:2677 - Node <Inst_rF/miregistro_19_9> of sequential type is unconnected in block <Procesador3_finalDanielaDelgado>.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 11
 Flip-Flops                                            : 11

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : Procesador3_finalDanielaDelgado.ngr
Top Level Output File Name         : Procesador3_finalDanielaDelgado
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 34

Cell Usage :
# BELS                             : 660
#      GND                         : 1
#      INV                         : 1
#      LUT1                        : 4
#      LUT2                        : 87
#      LUT3                        : 143
#      LUT4                        : 108
#      LUT4_L                      : 1
#      MUXCY                       : 66
#      MUXF5                       : 119
#      MUXF6                       : 42
#      MUXF7                       : 10
#      MUXF8                       : 8
#      VCC                         : 1
#      XORCY                       : 69
# FlipFlops/Latches                : 130
#      FDC                         : 1
#      FDR                         : 10
#      LD                          : 3
#      LDCE                        : 116
# Clock Buffers                    : 4
#      BUFG                        : 3
#      BUFGP                       : 1
# IO Buffers                       : 33
#      IBUF                        : 1
#      OBUF                        : 32
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-5 

 Number of Slices:                      210  out of   4656     4%  
 Number of Slice Flip Flops:            130  out of   9312     1%  
 Number of 4 input LUTs:                344  out of   9312     3%  
 Number of IOs:                          34
 Number of bonded IOBs:                  34  out of    232    14%  
 Number of GCLKs:                         4  out of     24    16%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
----------------------------------------------------------------------+----------------------------------+-------+
Clock Signal                                                          | Clock buffer(FF name)            | Load  |
----------------------------------------------------------------------+----------------------------------+-------+
clk                                                                   | BUFGP                            | 11    |
Inst_pSR_modifier/nzvc_0_not0001(Inst_pSR_modifier/nzvc_0_not0001:O)  | NONE(*)(Inst_pSR_modifier/nzvc_0)| 1     |
Inst_rF/miregistro_5_not0000(imToURS<29>1:O)                          | NONE(*)(Inst_uC/salidaout_4)     | 2     |
Inst_rF/miregistro_18_cmp_eq0000(Inst_rF/miregistro_18_cmp_eq00001:O) | NONE(*)(Inst_rF/miregistro_18_31)| 10    |
Inst_rF/miregistro_19_cmp_eq0000(Inst_rF/miregistro_19_cmp_eq00001:O) | NONE(*)(Inst_rF/miregistro_19_31)| 10    |
Inst_rF/miregistro_0_cmp_eq00001(Inst_rF/miregistro_0_cmp_eq00001:O)  | BUFG(*)(Inst_rF/miregistro_0_31) | 32    |
Inst_rF/miregistro_16_cmp_eq00001(Inst_rF/miregistro_16_cmp_eq00001:O)| BUFG(*)(Inst_rF/miregistro_16_31)| 32    |
Inst_rF/miregistro_17_cmp_eq00001(Inst_rF/miregistro_17_cmp_eq00001:O)| BUFG(*)(Inst_rF/miregistro_17_31)| 32    |
----------------------------------------------------------------------+----------------------------------+-------+
(*) These 7 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
reset                              | IBUF                   | 117   |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 9.407ns (Maximum Frequency: 106.307MHz)
   Minimum input arrival time before clock: 20.080ns
   Maximum output required time after clock: 17.841ns
   Maximum combinational path delay: 18.865ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 3.132ns (frequency: 319.290MHz)
  Total number of paths / destination ports: 20 / 10
-------------------------------------------------------------------------
Delay:               3.132ns (Levels of Logic = 5)
  Source:            Inst_nPC/salida_1 (FF)
  Destination:       Inst_nPC/salida_4 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: Inst_nPC/salida_1 to Inst_nPC/salida_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.514   0.532  Inst_nPC/salida_1 (Inst_nPC/salida_1)
     LUT1:I0->O            1   0.612   0.000  Inst_sumadOR/Madd_salida_cy<1>_rt (Inst_sumadOR/Madd_salida_cy<1>_rt)
     MUXCY:S->O            1   0.404   0.000  Inst_sumadOR/Madd_salida_cy<1> (Inst_sumadOR/Madd_salida_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  Inst_sumadOR/Madd_salida_cy<2> (Inst_sumadOR/Madd_salida_cy<2>)
     MUXCY:CI->O           0   0.051   0.000  Inst_sumadOR/Madd_salida_cy<3> (Inst_sumadOR/Madd_salida_cy<3>)
     XORCY:CI->O           1   0.699   0.000  Inst_sumadOR/Madd_salida_xor<4> (sumadorToNPC<4>)
     FDR:D                     0.268          Inst_nPC/salida_4
    ----------------------------------------
    Total                      3.132ns (2.600ns logic, 0.532ns route)
                                       (83.0% logic, 17.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_rF/miregistro_18_cmp_eq0000'
  Clock period: 9.384ns (frequency: 106.567MHz)
  Total number of paths / destination ports: 127 / 10
-------------------------------------------------------------------------
Delay:               9.384ns (Levels of Logic = 38)
  Source:            Inst_rF/miregistro_18_3 (LATCH)
  Destination:       Inst_rF/miregistro_18_31 (LATCH)
  Source Clock:      Inst_rF/miregistro_18_cmp_eq0000 falling
  Destination Clock: Inst_rF/miregistro_18_cmp_eq0000 falling

  Data Path: Inst_rF/miregistro_18_3 to Inst_rF/miregistro_18_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             1   0.588   0.387  Inst_rF/miregistro_18_3 (Inst_rF/miregistro_18_3)
     LUT3:I2->O            1   0.612   0.000  Inst_rF/Mmux__varindex0001_8154 (Inst_rF/Mmux__varindex0001_8154)
     MUXF5:I1->O           1   0.278   0.000  Inst_rF/Mmux__varindex0001_7_f5_75 (Inst_rF/Mmux__varindex0001_7_f576)
     MUXF6:I0->O           1   0.451   0.000  Inst_rF/Mmux__varindex0001_5_f6_50 (Inst_rF/Mmux__varindex0001_5_f651)
     MUXF7:I1->O           1   0.451   0.000  Inst_rF/Mmux__varindex0001_4_f7_24 (Inst_rF/Mmux__varindex0001_4_f725)
     MUXF8:I0->O           2   0.451   0.383  Inst_rF/Mmux__varindex0001_2_f8_24 (Inst_rF/_varindex0001<3>)
     LUT4:I3->O            3   0.612   0.520  Inst_mUX/salida<3>1 (muxToAlu<3>)
     LUT2:I1->O            1   0.612   0.000  Inst_aLU/Msub_salida_addsub0001_lut<3> (Inst_aLU/Msub_salida_addsub0001_lut<3>)
     MUXCY:S->O            1   0.404   0.000  Inst_aLU/Msub_salida_addsub0001_cy<3> (Inst_aLU/Msub_salida_addsub0001_cy<3>)
     MUXCY:CI->O           1   0.052   0.000  Inst_aLU/Msub_salida_addsub0001_cy<4> (Inst_aLU/Msub_salida_addsub0001_cy<4>)
     MUXCY:CI->O           1   0.052   0.000  Inst_aLU/Msub_salida_addsub0001_cy<5> (Inst_aLU/Msub_salida_addsub0001_cy<5>)
     MUXCY:CI->O           1   0.052   0.000  Inst_aLU/Msub_salida_addsub0001_cy<6> (Inst_aLU/Msub_salida_addsub0001_cy<6>)
     MUXCY:CI->O           1   0.052   0.000  Inst_aLU/Msub_salida_addsub0001_cy<7> (Inst_aLU/Msub_salida_addsub0001_cy<7>)
     MUXCY:CI->O           1   0.052   0.000  Inst_aLU/Msub_salida_addsub0001_cy<8> (Inst_aLU/Msub_salida_addsub0001_cy<8>)
     MUXCY:CI->O           1   0.052   0.000  Inst_aLU/Msub_salida_addsub0001_cy<9> (Inst_aLU/Msub_salida_addsub0001_cy<9>)
     MUXCY:CI->O           1   0.052   0.000  Inst_aLU/Msub_salida_addsub0001_cy<10> (Inst_aLU/Msub_salida_addsub0001_cy<10>)
     MUXCY:CI->O           1   0.052   0.000  Inst_aLU/Msub_salida_addsub0001_cy<11> (Inst_aLU/Msub_salida_addsub0001_cy<11>)
     MUXCY:CI->O           1   0.052   0.000  Inst_aLU/Msub_salida_addsub0001_cy<12> (Inst_aLU/Msub_salida_addsub0001_cy<12>)
     MUXCY:CI->O           1   0.052   0.000  Inst_aLU/Msub_salida_addsub0001_cy<13> (Inst_aLU/Msub_salida_addsub0001_cy<13>)
     MUXCY:CI->O           1   0.052   0.000  Inst_aLU/Msub_salida_addsub0001_cy<14> (Inst_aLU/Msub_salida_addsub0001_cy<14>)
     MUXCY:CI->O           1   0.052   0.000  Inst_aLU/Msub_salida_addsub0001_cy<15> (Inst_aLU/Msub_salida_addsub0001_cy<15>)
     MUXCY:CI->O           1   0.052   0.000  Inst_aLU/Msub_salida_addsub0001_cy<16> (Inst_aLU/Msub_salida_addsub0001_cy<16>)
     MUXCY:CI->O           1   0.052   0.000  Inst_aLU/Msub_salida_addsub0001_cy<17> (Inst_aLU/Msub_salida_addsub0001_cy<17>)
     MUXCY:CI->O           1   0.052   0.000  Inst_aLU/Msub_salida_addsub0001_cy<18> (Inst_aLU/Msub_salida_addsub0001_cy<18>)
     MUXCY:CI->O           1   0.052   0.000  Inst_aLU/Msub_salida_addsub0001_cy<19> (Inst_aLU/Msub_salida_addsub0001_cy<19>)
     MUXCY:CI->O           1   0.052   0.000  Inst_aLU/Msub_salida_addsub0001_cy<20> (Inst_aLU/Msub_salida_addsub0001_cy<20>)
     MUXCY:CI->O           1   0.052   0.000  Inst_aLU/Msub_salida_addsub0001_cy<21> (Inst_aLU/Msub_salida_addsub0001_cy<21>)
     MUXCY:CI->O           1   0.052   0.000  Inst_aLU/Msub_salida_addsub0001_cy<22> (Inst_aLU/Msub_salida_addsub0001_cy<22>)
     MUXCY:CI->O           1   0.052   0.000  Inst_aLU/Msub_salida_addsub0001_cy<23> (Inst_aLU/Msub_salida_addsub0001_cy<23>)
     MUXCY:CI->O           1   0.052   0.000  Inst_aLU/Msub_salida_addsub0001_cy<24> (Inst_aLU/Msub_salida_addsub0001_cy<24>)
     MUXCY:CI->O           1   0.052   0.000  Inst_aLU/Msub_salida_addsub0001_cy<25> (Inst_aLU/Msub_salida_addsub0001_cy<25>)
     MUXCY:CI->O           1   0.052   0.000  Inst_aLU/Msub_salida_addsub0001_cy<26> (Inst_aLU/Msub_salida_addsub0001_cy<26>)
     MUXCY:CI->O           1   0.052   0.000  Inst_aLU/Msub_salida_addsub0001_cy<27> (Inst_aLU/Msub_salida_addsub0001_cy<27>)
     MUXCY:CI->O           1   0.052   0.000  Inst_aLU/Msub_salida_addsub0001_cy<28> (Inst_aLU/Msub_salida_addsub0001_cy<28>)
     MUXCY:CI->O           1   0.052   0.000  Inst_aLU/Msub_salida_addsub0001_cy<29> (Inst_aLU/Msub_salida_addsub0001_cy<29>)
     MUXCY:CI->O           0   0.052   0.000  Inst_aLU/Msub_salida_addsub0001_cy<30> (Inst_aLU/Msub_salida_addsub0001_cy<30>)
     XORCY:CI->O           1   0.699   0.387  Inst_aLU/Msub_salida_addsub0001_xor<31> (Inst_aLU/salida_addsub0001<31>)
     LUT3:I2->O            1   0.612   0.000  Inst_aLU/salida<31>27_F (N105)
     MUXF5:I0->O           8   0.278   0.000  Inst_aLU/salida<31>27 (salida_31_OBUF)
     LDCE:D                    0.268          Inst_rF/miregistro_18_31
    ----------------------------------------
    Total                      9.384ns (7.706ns logic, 1.677ns route)
                                       (82.1% logic, 17.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_rF/miregistro_19_cmp_eq0000'
  Clock period: 9.384ns (frequency: 106.567MHz)
  Total number of paths / destination ports: 127 / 10
-------------------------------------------------------------------------
Delay:               9.384ns (Levels of Logic = 38)
  Source:            Inst_rF/miregistro_19_3 (LATCH)
  Destination:       Inst_rF/miregistro_19_31 (LATCH)
  Source Clock:      Inst_rF/miregistro_19_cmp_eq0000 falling
  Destination Clock: Inst_rF/miregistro_19_cmp_eq0000 falling

  Data Path: Inst_rF/miregistro_19_3 to Inst_rF/miregistro_19_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             1   0.588   0.387  Inst_rF/miregistro_19_3 (Inst_rF/miregistro_19_3)
     LUT3:I2->O            1   0.612   0.000  Inst_rF/Mmux__varindex0001_7103 (Inst_rF/Mmux__varindex0001_7103)
     MUXF5:I1->O           1   0.278   0.000  Inst_rF/Mmux__varindex0001_6_f5_76 (Inst_rF/Mmux__varindex0001_6_f577)
     MUXF6:I1->O           1   0.451   0.000  Inst_rF/Mmux__varindex0001_5_f6_50 (Inst_rF/Mmux__varindex0001_5_f651)
     MUXF7:I1->O           1   0.451   0.000  Inst_rF/Mmux__varindex0001_4_f7_24 (Inst_rF/Mmux__varindex0001_4_f725)
     MUXF8:I0->O           2   0.451   0.383  Inst_rF/Mmux__varindex0001_2_f8_24 (Inst_rF/_varindex0001<3>)
     LUT4:I3->O            3   0.612   0.520  Inst_mUX/salida<3>1 (muxToAlu<3>)
     LUT2:I1->O            1   0.612   0.000  Inst_aLU/Msub_salida_addsub0001_lut<3> (Inst_aLU/Msub_salida_addsub0001_lut<3>)
     MUXCY:S->O            1   0.404   0.000  Inst_aLU/Msub_salida_addsub0001_cy<3> (Inst_aLU/Msub_salida_addsub0001_cy<3>)
     MUXCY:CI->O           1   0.052   0.000  Inst_aLU/Msub_salida_addsub0001_cy<4> (Inst_aLU/Msub_salida_addsub0001_cy<4>)
     MUXCY:CI->O           1   0.052   0.000  Inst_aLU/Msub_salida_addsub0001_cy<5> (Inst_aLU/Msub_salida_addsub0001_cy<5>)
     MUXCY:CI->O           1   0.052   0.000  Inst_aLU/Msub_salida_addsub0001_cy<6> (Inst_aLU/Msub_salida_addsub0001_cy<6>)
     MUXCY:CI->O           1   0.052   0.000  Inst_aLU/Msub_salida_addsub0001_cy<7> (Inst_aLU/Msub_salida_addsub0001_cy<7>)
     MUXCY:CI->O           1   0.052   0.000  Inst_aLU/Msub_salida_addsub0001_cy<8> (Inst_aLU/Msub_salida_addsub0001_cy<8>)
     MUXCY:CI->O           1   0.052   0.000  Inst_aLU/Msub_salida_addsub0001_cy<9> (Inst_aLU/Msub_salida_addsub0001_cy<9>)
     MUXCY:CI->O           1   0.052   0.000  Inst_aLU/Msub_salida_addsub0001_cy<10> (Inst_aLU/Msub_salida_addsub0001_cy<10>)
     MUXCY:CI->O           1   0.052   0.000  Inst_aLU/Msub_salida_addsub0001_cy<11> (Inst_aLU/Msub_salida_addsub0001_cy<11>)
     MUXCY:CI->O           1   0.052   0.000  Inst_aLU/Msub_salida_addsub0001_cy<12> (Inst_aLU/Msub_salida_addsub0001_cy<12>)
     MUXCY:CI->O           1   0.052   0.000  Inst_aLU/Msub_salida_addsub0001_cy<13> (Inst_aLU/Msub_salida_addsub0001_cy<13>)
     MUXCY:CI->O           1   0.052   0.000  Inst_aLU/Msub_salida_addsub0001_cy<14> (Inst_aLU/Msub_salida_addsub0001_cy<14>)
     MUXCY:CI->O           1   0.052   0.000  Inst_aLU/Msub_salida_addsub0001_cy<15> (Inst_aLU/Msub_salida_addsub0001_cy<15>)
     MUXCY:CI->O           1   0.052   0.000  Inst_aLU/Msub_salida_addsub0001_cy<16> (Inst_aLU/Msub_salida_addsub0001_cy<16>)
     MUXCY:CI->O           1   0.052   0.000  Inst_aLU/Msub_salida_addsub0001_cy<17> (Inst_aLU/Msub_salida_addsub0001_cy<17>)
     MUXCY:CI->O           1   0.052   0.000  Inst_aLU/Msub_salida_addsub0001_cy<18> (Inst_aLU/Msub_salida_addsub0001_cy<18>)
     MUXCY:CI->O           1   0.052   0.000  Inst_aLU/Msub_salida_addsub0001_cy<19> (Inst_aLU/Msub_salida_addsub0001_cy<19>)
     MUXCY:CI->O           1   0.052   0.000  Inst_aLU/Msub_salida_addsub0001_cy<20> (Inst_aLU/Msub_salida_addsub0001_cy<20>)
     MUXCY:CI->O           1   0.052   0.000  Inst_aLU/Msub_salida_addsub0001_cy<21> (Inst_aLU/Msub_salida_addsub0001_cy<21>)
     MUXCY:CI->O           1   0.052   0.000  Inst_aLU/Msub_salida_addsub0001_cy<22> (Inst_aLU/Msub_salida_addsub0001_cy<22>)
     MUXCY:CI->O           1   0.052   0.000  Inst_aLU/Msub_salida_addsub0001_cy<23> (Inst_aLU/Msub_salida_addsub0001_cy<23>)
     MUXCY:CI->O           1   0.052   0.000  Inst_aLU/Msub_salida_addsub0001_cy<24> (Inst_aLU/Msub_salida_addsub0001_cy<24>)
     MUXCY:CI->O           1   0.052   0.000  Inst_aLU/Msub_salida_addsub0001_cy<25> (Inst_aLU/Msub_salida_addsub0001_cy<25>)
     MUXCY:CI->O           1   0.052   0.000  Inst_aLU/Msub_salida_addsub0001_cy<26> (Inst_aLU/Msub_salida_addsub0001_cy<26>)
     MUXCY:CI->O           1   0.052   0.000  Inst_aLU/Msub_salida_addsub0001_cy<27> (Inst_aLU/Msub_salida_addsub0001_cy<27>)
     MUXCY:CI->O           1   0.052   0.000  Inst_aLU/Msub_salida_addsub0001_cy<28> (Inst_aLU/Msub_salida_addsub0001_cy<28>)
     MUXCY:CI->O           1   0.052   0.000  Inst_aLU/Msub_salida_addsub0001_cy<29> (Inst_aLU/Msub_salida_addsub0001_cy<29>)
     MUXCY:CI->O           0   0.052   0.000  Inst_aLU/Msub_salida_addsub0001_cy<30> (Inst_aLU/Msub_salida_addsub0001_cy<30>)
     XORCY:CI->O           1   0.699   0.387  Inst_aLU/Msub_salida_addsub0001_xor<31> (Inst_aLU/salida_addsub0001<31>)
     LUT3:I2->O            1   0.612   0.000  Inst_aLU/salida<31>27_F (N105)
     MUXF5:I0->O           8   0.278   0.000  Inst_aLU/salida<31>27 (salida_31_OBUF)
     LDCE:D                    0.268          Inst_rF/miregistro_19_31
    ----------------------------------------
    Total                      9.384ns (7.706ns logic, 1.677ns route)
                                       (82.1% logic, 17.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_rF/miregistro_0_cmp_eq00001'
  Clock period: 9.407ns (frequency: 106.307MHz)
  Total number of paths / destination ports: 3182 / 32
-------------------------------------------------------------------------
Delay:               9.407ns (Levels of Logic = 38)
  Source:            Inst_rF/miregistro_0_3 (LATCH)
  Destination:       Inst_rF/miregistro_0_31 (LATCH)
  Source Clock:      Inst_rF/miregistro_0_cmp_eq00001 falling
  Destination Clock: Inst_rF/miregistro_0_cmp_eq00001 falling

  Data Path: Inst_rF/miregistro_0_3 to Inst_rF/miregistro_0_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             2   0.588   0.410  Inst_rF/miregistro_0_3 (Inst_rF/miregistro_0_3)
     LUT3:I2->O            1   0.612   0.000  Inst_rF/Mmux__varindex0001_1025 (Inst_rF/Mmux__varindex0001_1025)
     MUXF5:I0->O           1   0.278   0.000  Inst_rF/Mmux__varindex0001_8_f5_24 (Inst_rF/Mmux__varindex0001_8_f525)
     MUXF6:I0->O           1   0.451   0.000  Inst_rF/Mmux__varindex0001_6_f6_24 (Inst_rF/Mmux__varindex0001_6_f625)
     MUXF7:I0->O           1   0.451   0.000  Inst_rF/Mmux__varindex0001_4_f7_24 (Inst_rF/Mmux__varindex0001_4_f725)
     MUXF8:I0->O           2   0.451   0.383  Inst_rF/Mmux__varindex0001_2_f8_24 (Inst_rF/_varindex0001<3>)
     LUT4:I3->O            3   0.612   0.520  Inst_mUX/salida<3>1 (muxToAlu<3>)
     LUT2:I1->O            1   0.612   0.000  Inst_aLU/Msub_salida_addsub0001_lut<3> (Inst_aLU/Msub_salida_addsub0001_lut<3>)
     MUXCY:S->O            1   0.404   0.000  Inst_aLU/Msub_salida_addsub0001_cy<3> (Inst_aLU/Msub_salida_addsub0001_cy<3>)
     MUXCY:CI->O           1   0.052   0.000  Inst_aLU/Msub_salida_addsub0001_cy<4> (Inst_aLU/Msub_salida_addsub0001_cy<4>)
     MUXCY:CI->O           1   0.052   0.000  Inst_aLU/Msub_salida_addsub0001_cy<5> (Inst_aLU/Msub_salida_addsub0001_cy<5>)
     MUXCY:CI->O           1   0.052   0.000  Inst_aLU/Msub_salida_addsub0001_cy<6> (Inst_aLU/Msub_salida_addsub0001_cy<6>)
     MUXCY:CI->O           1   0.052   0.000  Inst_aLU/Msub_salida_addsub0001_cy<7> (Inst_aLU/Msub_salida_addsub0001_cy<7>)
     MUXCY:CI->O           1   0.052   0.000  Inst_aLU/Msub_salida_addsub0001_cy<8> (Inst_aLU/Msub_salida_addsub0001_cy<8>)
     MUXCY:CI->O           1   0.052   0.000  Inst_aLU/Msub_salida_addsub0001_cy<9> (Inst_aLU/Msub_salida_addsub0001_cy<9>)
     MUXCY:CI->O           1   0.052   0.000  Inst_aLU/Msub_salida_addsub0001_cy<10> (Inst_aLU/Msub_salida_addsub0001_cy<10>)
     MUXCY:CI->O           1   0.052   0.000  Inst_aLU/Msub_salida_addsub0001_cy<11> (Inst_aLU/Msub_salida_addsub0001_cy<11>)
     MUXCY:CI->O           1   0.052   0.000  Inst_aLU/Msub_salida_addsub0001_cy<12> (Inst_aLU/Msub_salida_addsub0001_cy<12>)
     MUXCY:CI->O           1   0.052   0.000  Inst_aLU/Msub_salida_addsub0001_cy<13> (Inst_aLU/Msub_salida_addsub0001_cy<13>)
     MUXCY:CI->O           1   0.052   0.000  Inst_aLU/Msub_salida_addsub0001_cy<14> (Inst_aLU/Msub_salida_addsub0001_cy<14>)
     MUXCY:CI->O           1   0.052   0.000  Inst_aLU/Msub_salida_addsub0001_cy<15> (Inst_aLU/Msub_salida_addsub0001_cy<15>)
     MUXCY:CI->O           1   0.052   0.000  Inst_aLU/Msub_salida_addsub0001_cy<16> (Inst_aLU/Msub_salida_addsub0001_cy<16>)
     MUXCY:CI->O           1   0.052   0.000  Inst_aLU/Msub_salida_addsub0001_cy<17> (Inst_aLU/Msub_salida_addsub0001_cy<17>)
     MUXCY:CI->O           1   0.052   0.000  Inst_aLU/Msub_salida_addsub0001_cy<18> (Inst_aLU/Msub_salida_addsub0001_cy<18>)
     MUXCY:CI->O           1   0.052   0.000  Inst_aLU/Msub_salida_addsub0001_cy<19> (Inst_aLU/Msub_salida_addsub0001_cy<19>)
     MUXCY:CI->O           1   0.052   0.000  Inst_aLU/Msub_salida_addsub0001_cy<20> (Inst_aLU/Msub_salida_addsub0001_cy<20>)
     MUXCY:CI->O           1   0.052   0.000  Inst_aLU/Msub_salida_addsub0001_cy<21> (Inst_aLU/Msub_salida_addsub0001_cy<21>)
     MUXCY:CI->O           1   0.052   0.000  Inst_aLU/Msub_salida_addsub0001_cy<22> (Inst_aLU/Msub_salida_addsub0001_cy<22>)
     MUXCY:CI->O           1   0.052   0.000  Inst_aLU/Msub_salida_addsub0001_cy<23> (Inst_aLU/Msub_salida_addsub0001_cy<23>)
     MUXCY:CI->O           1   0.052   0.000  Inst_aLU/Msub_salida_addsub0001_cy<24> (Inst_aLU/Msub_salida_addsub0001_cy<24>)
     MUXCY:CI->O           1   0.052   0.000  Inst_aLU/Msub_salida_addsub0001_cy<25> (Inst_aLU/Msub_salida_addsub0001_cy<25>)
     MUXCY:CI->O           1   0.052   0.000  Inst_aLU/Msub_salida_addsub0001_cy<26> (Inst_aLU/Msub_salida_addsub0001_cy<26>)
     MUXCY:CI->O           1   0.052   0.000  Inst_aLU/Msub_salida_addsub0001_cy<27> (Inst_aLU/Msub_salida_addsub0001_cy<27>)
     MUXCY:CI->O           1   0.052   0.000  Inst_aLU/Msub_salida_addsub0001_cy<28> (Inst_aLU/Msub_salida_addsub0001_cy<28>)
     MUXCY:CI->O           1   0.052   0.000  Inst_aLU/Msub_salida_addsub0001_cy<29> (Inst_aLU/Msub_salida_addsub0001_cy<29>)
     MUXCY:CI->O           0   0.052   0.000  Inst_aLU/Msub_salida_addsub0001_cy<30> (Inst_aLU/Msub_salida_addsub0001_cy<30>)
     XORCY:CI->O           1   0.699   0.387  Inst_aLU/Msub_salida_addsub0001_xor<31> (Inst_aLU/salida_addsub0001<31>)
     LUT3:I2->O            1   0.612   0.000  Inst_aLU/salida<31>27_F (N105)
     MUXF5:I0->O           8   0.278   0.000  Inst_aLU/salida<31>27 (salida_31_OBUF)
     LDCE:D                    0.268          Inst_rF/miregistro_0_31
    ----------------------------------------
    Total                      9.407ns (7.706ns logic, 1.700ns route)
                                       (81.9% logic, 18.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_rF/miregistro_16_cmp_eq00001'
  Clock period: 9.407ns (frequency: 106.307MHz)
  Total number of paths / destination ports: 3182 / 32
-------------------------------------------------------------------------
Delay:               9.407ns (Levels of Logic = 38)
  Source:            Inst_rF/miregistro_16_3 (LATCH)
  Destination:       Inst_rF/miregistro_16_31 (LATCH)
  Source Clock:      Inst_rF/miregistro_16_cmp_eq00001 falling
  Destination Clock: Inst_rF/miregistro_16_cmp_eq00001 falling

  Data Path: Inst_rF/miregistro_16_3 to Inst_rF/miregistro_16_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             2   0.588   0.410  Inst_rF/miregistro_16_3 (Inst_rF/miregistro_16_3)
     LUT3:I2->O            1   0.612   0.000  Inst_rF/Mmux__varindex0001_9103 (Inst_rF/Mmux__varindex0001_9103)
     MUXF5:I1->O           1   0.278   0.000  Inst_rF/Mmux__varindex0001_8_f5_24 (Inst_rF/Mmux__varindex0001_8_f525)
     MUXF6:I0->O           1   0.451   0.000  Inst_rF/Mmux__varindex0001_6_f6_24 (Inst_rF/Mmux__varindex0001_6_f625)
     MUXF7:I0->O           1   0.451   0.000  Inst_rF/Mmux__varindex0001_4_f7_24 (Inst_rF/Mmux__varindex0001_4_f725)
     MUXF8:I0->O           2   0.451   0.383  Inst_rF/Mmux__varindex0001_2_f8_24 (Inst_rF/_varindex0001<3>)
     LUT4:I3->O            3   0.612   0.520  Inst_mUX/salida<3>1 (muxToAlu<3>)
     LUT2:I1->O            1   0.612   0.000  Inst_aLU/Msub_salida_addsub0001_lut<3> (Inst_aLU/Msub_salida_addsub0001_lut<3>)
     MUXCY:S->O            1   0.404   0.000  Inst_aLU/Msub_salida_addsub0001_cy<3> (Inst_aLU/Msub_salida_addsub0001_cy<3>)
     MUXCY:CI->O           1   0.052   0.000  Inst_aLU/Msub_salida_addsub0001_cy<4> (Inst_aLU/Msub_salida_addsub0001_cy<4>)
     MUXCY:CI->O           1   0.052   0.000  Inst_aLU/Msub_salida_addsub0001_cy<5> (Inst_aLU/Msub_salida_addsub0001_cy<5>)
     MUXCY:CI->O           1   0.052   0.000  Inst_aLU/Msub_salida_addsub0001_cy<6> (Inst_aLU/Msub_salida_addsub0001_cy<6>)
     MUXCY:CI->O           1   0.052   0.000  Inst_aLU/Msub_salida_addsub0001_cy<7> (Inst_aLU/Msub_salida_addsub0001_cy<7>)
     MUXCY:CI->O           1   0.052   0.000  Inst_aLU/Msub_salida_addsub0001_cy<8> (Inst_aLU/Msub_salida_addsub0001_cy<8>)
     MUXCY:CI->O           1   0.052   0.000  Inst_aLU/Msub_salida_addsub0001_cy<9> (Inst_aLU/Msub_salida_addsub0001_cy<9>)
     MUXCY:CI->O           1   0.052   0.000  Inst_aLU/Msub_salida_addsub0001_cy<10> (Inst_aLU/Msub_salida_addsub0001_cy<10>)
     MUXCY:CI->O           1   0.052   0.000  Inst_aLU/Msub_salida_addsub0001_cy<11> (Inst_aLU/Msub_salida_addsub0001_cy<11>)
     MUXCY:CI->O           1   0.052   0.000  Inst_aLU/Msub_salida_addsub0001_cy<12> (Inst_aLU/Msub_salida_addsub0001_cy<12>)
     MUXCY:CI->O           1   0.052   0.000  Inst_aLU/Msub_salida_addsub0001_cy<13> (Inst_aLU/Msub_salida_addsub0001_cy<13>)
     MUXCY:CI->O           1   0.052   0.000  Inst_aLU/Msub_salida_addsub0001_cy<14> (Inst_aLU/Msub_salida_addsub0001_cy<14>)
     MUXCY:CI->O           1   0.052   0.000  Inst_aLU/Msub_salida_addsub0001_cy<15> (Inst_aLU/Msub_salida_addsub0001_cy<15>)
     MUXCY:CI->O           1   0.052   0.000  Inst_aLU/Msub_salida_addsub0001_cy<16> (Inst_aLU/Msub_salida_addsub0001_cy<16>)
     MUXCY:CI->O           1   0.052   0.000  Inst_aLU/Msub_salida_addsub0001_cy<17> (Inst_aLU/Msub_salida_addsub0001_cy<17>)
     MUXCY:CI->O           1   0.052   0.000  Inst_aLU/Msub_salida_addsub0001_cy<18> (Inst_aLU/Msub_salida_addsub0001_cy<18>)
     MUXCY:CI->O           1   0.052   0.000  Inst_aLU/Msub_salida_addsub0001_cy<19> (Inst_aLU/Msub_salida_addsub0001_cy<19>)
     MUXCY:CI->O           1   0.052   0.000  Inst_aLU/Msub_salida_addsub0001_cy<20> (Inst_aLU/Msub_salida_addsub0001_cy<20>)
     MUXCY:CI->O           1   0.052   0.000  Inst_aLU/Msub_salida_addsub0001_cy<21> (Inst_aLU/Msub_salida_addsub0001_cy<21>)
     MUXCY:CI->O           1   0.052   0.000  Inst_aLU/Msub_salida_addsub0001_cy<22> (Inst_aLU/Msub_salida_addsub0001_cy<22>)
     MUXCY:CI->O           1   0.052   0.000  Inst_aLU/Msub_salida_addsub0001_cy<23> (Inst_aLU/Msub_salida_addsub0001_cy<23>)
     MUXCY:CI->O           1   0.052   0.000  Inst_aLU/Msub_salida_addsub0001_cy<24> (Inst_aLU/Msub_salida_addsub0001_cy<24>)
     MUXCY:CI->O           1   0.052   0.000  Inst_aLU/Msub_salida_addsub0001_cy<25> (Inst_aLU/Msub_salida_addsub0001_cy<25>)
     MUXCY:CI->O           1   0.052   0.000  Inst_aLU/Msub_salida_addsub0001_cy<26> (Inst_aLU/Msub_salida_addsub0001_cy<26>)
     MUXCY:CI->O           1   0.052   0.000  Inst_aLU/Msub_salida_addsub0001_cy<27> (Inst_aLU/Msub_salida_addsub0001_cy<27>)
     MUXCY:CI->O           1   0.052   0.000  Inst_aLU/Msub_salida_addsub0001_cy<28> (Inst_aLU/Msub_salida_addsub0001_cy<28>)
     MUXCY:CI->O           1   0.052   0.000  Inst_aLU/Msub_salida_addsub0001_cy<29> (Inst_aLU/Msub_salida_addsub0001_cy<29>)
     MUXCY:CI->O           0   0.052   0.000  Inst_aLU/Msub_salida_addsub0001_cy<30> (Inst_aLU/Msub_salida_addsub0001_cy<30>)
     XORCY:CI->O           1   0.699   0.387  Inst_aLU/Msub_salida_addsub0001_xor<31> (Inst_aLU/salida_addsub0001<31>)
     LUT3:I2->O            1   0.612   0.000  Inst_aLU/salida<31>27_F (N105)
     MUXF5:I0->O           8   0.278   0.000  Inst_aLU/salida<31>27 (salida_31_OBUF)
     LDCE:D                    0.268          Inst_rF/miregistro_16_31
    ----------------------------------------
    Total                      9.407ns (7.706ns logic, 1.700ns route)
                                       (81.9% logic, 18.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_rF/miregistro_17_cmp_eq00001'
  Clock period: 9.384ns (frequency: 106.567MHz)
  Total number of paths / destination ports: 1095 / 32
-------------------------------------------------------------------------
Delay:               9.384ns (Levels of Logic = 38)
  Source:            Inst_rF/miregistro_17_3 (LATCH)
  Destination:       Inst_rF/miregistro_17_31 (LATCH)
  Source Clock:      Inst_rF/miregistro_17_cmp_eq00001 falling
  Destination Clock: Inst_rF/miregistro_17_cmp_eq00001 falling

  Data Path: Inst_rF/miregistro_17_3 to Inst_rF/miregistro_17_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             1   0.588   0.387  Inst_rF/miregistro_17_3 (Inst_rF/miregistro_17_3)
     LUT3:I2->O            1   0.612   0.000  Inst_rF/Mmux__varindex0001_8155 (Inst_rF/Mmux__varindex0001_8155)
     MUXF5:I1->O           1   0.278   0.000  Inst_rF/Mmux__varindex0001_7_f5_76 (Inst_rF/Mmux__varindex0001_7_f577)
     MUXF6:I1->O           1   0.451   0.000  Inst_rF/Mmux__varindex0001_6_f6_24 (Inst_rF/Mmux__varindex0001_6_f625)
     MUXF7:I0->O           1   0.451   0.000  Inst_rF/Mmux__varindex0001_4_f7_24 (Inst_rF/Mmux__varindex0001_4_f725)
     MUXF8:I0->O           2   0.451   0.383  Inst_rF/Mmux__varindex0001_2_f8_24 (Inst_rF/_varindex0001<3>)
     LUT4:I3->O            3   0.612   0.520  Inst_mUX/salida<3>1 (muxToAlu<3>)
     LUT2:I1->O            1   0.612   0.000  Inst_aLU/Msub_salida_addsub0001_lut<3> (Inst_aLU/Msub_salida_addsub0001_lut<3>)
     MUXCY:S->O            1   0.404   0.000  Inst_aLU/Msub_salida_addsub0001_cy<3> (Inst_aLU/Msub_salida_addsub0001_cy<3>)
     MUXCY:CI->O           1   0.052   0.000  Inst_aLU/Msub_salida_addsub0001_cy<4> (Inst_aLU/Msub_salida_addsub0001_cy<4>)
     MUXCY:CI->O           1   0.052   0.000  Inst_aLU/Msub_salida_addsub0001_cy<5> (Inst_aLU/Msub_salida_addsub0001_cy<5>)
     MUXCY:CI->O           1   0.052   0.000  Inst_aLU/Msub_salida_addsub0001_cy<6> (Inst_aLU/Msub_salida_addsub0001_cy<6>)
     MUXCY:CI->O           1   0.052   0.000  Inst_aLU/Msub_salida_addsub0001_cy<7> (Inst_aLU/Msub_salida_addsub0001_cy<7>)
     MUXCY:CI->O           1   0.052   0.000  Inst_aLU/Msub_salida_addsub0001_cy<8> (Inst_aLU/Msub_salida_addsub0001_cy<8>)
     MUXCY:CI->O           1   0.052   0.000  Inst_aLU/Msub_salida_addsub0001_cy<9> (Inst_aLU/Msub_salida_addsub0001_cy<9>)
     MUXCY:CI->O           1   0.052   0.000  Inst_aLU/Msub_salida_addsub0001_cy<10> (Inst_aLU/Msub_salida_addsub0001_cy<10>)
     MUXCY:CI->O           1   0.052   0.000  Inst_aLU/Msub_salida_addsub0001_cy<11> (Inst_aLU/Msub_salida_addsub0001_cy<11>)
     MUXCY:CI->O           1   0.052   0.000  Inst_aLU/Msub_salida_addsub0001_cy<12> (Inst_aLU/Msub_salida_addsub0001_cy<12>)
     MUXCY:CI->O           1   0.052   0.000  Inst_aLU/Msub_salida_addsub0001_cy<13> (Inst_aLU/Msub_salida_addsub0001_cy<13>)
     MUXCY:CI->O           1   0.052   0.000  Inst_aLU/Msub_salida_addsub0001_cy<14> (Inst_aLU/Msub_salida_addsub0001_cy<14>)
     MUXCY:CI->O           1   0.052   0.000  Inst_aLU/Msub_salida_addsub0001_cy<15> (Inst_aLU/Msub_salida_addsub0001_cy<15>)
     MUXCY:CI->O           1   0.052   0.000  Inst_aLU/Msub_salida_addsub0001_cy<16> (Inst_aLU/Msub_salida_addsub0001_cy<16>)
     MUXCY:CI->O           1   0.052   0.000  Inst_aLU/Msub_salida_addsub0001_cy<17> (Inst_aLU/Msub_salida_addsub0001_cy<17>)
     MUXCY:CI->O           1   0.052   0.000  Inst_aLU/Msub_salida_addsub0001_cy<18> (Inst_aLU/Msub_salida_addsub0001_cy<18>)
     MUXCY:CI->O           1   0.052   0.000  Inst_aLU/Msub_salida_addsub0001_cy<19> (Inst_aLU/Msub_salida_addsub0001_cy<19>)
     MUXCY:CI->O           1   0.052   0.000  Inst_aLU/Msub_salida_addsub0001_cy<20> (Inst_aLU/Msub_salida_addsub0001_cy<20>)
     MUXCY:CI->O           1   0.052   0.000  Inst_aLU/Msub_salida_addsub0001_cy<21> (Inst_aLU/Msub_salida_addsub0001_cy<21>)
     MUXCY:CI->O           1   0.052   0.000  Inst_aLU/Msub_salida_addsub0001_cy<22> (Inst_aLU/Msub_salida_addsub0001_cy<22>)
     MUXCY:CI->O           1   0.052   0.000  Inst_aLU/Msub_salida_addsub0001_cy<23> (Inst_aLU/Msub_salida_addsub0001_cy<23>)
     MUXCY:CI->O           1   0.052   0.000  Inst_aLU/Msub_salida_addsub0001_cy<24> (Inst_aLU/Msub_salida_addsub0001_cy<24>)
     MUXCY:CI->O           1   0.052   0.000  Inst_aLU/Msub_salida_addsub0001_cy<25> (Inst_aLU/Msub_salida_addsub0001_cy<25>)
     MUXCY:CI->O           1   0.052   0.000  Inst_aLU/Msub_salida_addsub0001_cy<26> (Inst_aLU/Msub_salida_addsub0001_cy<26>)
     MUXCY:CI->O           1   0.052   0.000  Inst_aLU/Msub_salida_addsub0001_cy<27> (Inst_aLU/Msub_salida_addsub0001_cy<27>)
     MUXCY:CI->O           1   0.052   0.000  Inst_aLU/Msub_salida_addsub0001_cy<28> (Inst_aLU/Msub_salida_addsub0001_cy<28>)
     MUXCY:CI->O           1   0.052   0.000  Inst_aLU/Msub_salida_addsub0001_cy<29> (Inst_aLU/Msub_salida_addsub0001_cy<29>)
     MUXCY:CI->O           0   0.052   0.000  Inst_aLU/Msub_salida_addsub0001_cy<30> (Inst_aLU/Msub_salida_addsub0001_cy<30>)
     XORCY:CI->O           1   0.699   0.387  Inst_aLU/Msub_salida_addsub0001_xor<31> (Inst_aLU/salida_addsub0001<31>)
     LUT3:I2->O            1   0.612   0.000  Inst_aLU/salida<31>27_F (N105)
     MUXF5:I0->O           8   0.278   0.000  Inst_aLU/salida<31>27 (salida_31_OBUF)
     LDCE:D                    0.268          Inst_rF/miregistro_17_31
    ----------------------------------------
    Total                      9.384ns (7.706ns logic, 1.677ns route)
                                       (82.1% logic, 17.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 10 / 10
-------------------------------------------------------------------------
Offset:              3.017ns (Levels of Logic = 1)
  Source:            reset (PAD)
  Destination:       Inst_PC/salida_4 (FF)
  Destination Clock: clk rising

  Data Path: reset to Inst_PC/salida_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           194   1.106   1.116  reset_IBUF (reset_IBUF)
     FDR:R                     0.795          Inst_PC/salida_0
    ----------------------------------------
    Total                      3.017ns (1.901ns logic, 1.116ns route)
                                       (63.0% logic, 37.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_pSR_modifier/nzvc_0_not0001'
  Total number of paths / destination ports: 42179 / 1
-------------------------------------------------------------------------
Offset:              20.080ns (Levels of Logic = 43)
  Source:            reset (PAD)
  Destination:       Inst_pSR_modifier/nzvc_0 (LATCH)
  Destination Clock: Inst_pSR_modifier/nzvc_0_not0001 falling

  Data Path: reset to Inst_pSR_modifier/nzvc_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           194   1.106   1.185  reset_IBUF (reset_IBUF)
     LUT2:I1->O            2   0.612   0.383  Inst_mUX/salida<0>1_SW0 (N5)
     LUT4:I3->O           66   0.612   1.234  Inst_mUX/salida<0>1 (N01)
     LUT2:I0->O          127   0.612   1.167  Inst_iM/instruccion<4>21 (imToURS<10>)
     LUT3:I1->O            1   0.612   0.000  Inst_rF/Mmux__varindex0001_7103 (Inst_rF/Mmux__varindex0001_7103)
     MUXF5:I1->O           1   0.278   0.000  Inst_rF/Mmux__varindex0001_6_f5_76 (Inst_rF/Mmux__varindex0001_6_f577)
     MUXF6:I1->O           1   0.451   0.000  Inst_rF/Mmux__varindex0001_5_f6_50 (Inst_rF/Mmux__varindex0001_5_f651)
     MUXF7:I1->O           1   0.451   0.000  Inst_rF/Mmux__varindex0001_4_f7_24 (Inst_rF/Mmux__varindex0001_4_f725)
     MUXF8:I0->O           2   0.451   0.383  Inst_rF/Mmux__varindex0001_2_f8_24 (Inst_rF/_varindex0001<3>)
     LUT4:I3->O            3   0.612   0.520  Inst_mUX/salida<3>1 (muxToAlu<3>)
     LUT2:I1->O            1   0.612   0.000  Inst_aLU/Msub_salida_addsub0001_lut<3> (Inst_aLU/Msub_salida_addsub0001_lut<3>)
     MUXCY:S->O            1   0.404   0.000  Inst_aLU/Msub_salida_addsub0001_cy<3> (Inst_aLU/Msub_salida_addsub0001_cy<3>)
     MUXCY:CI->O           1   0.052   0.000  Inst_aLU/Msub_salida_addsub0001_cy<4> (Inst_aLU/Msub_salida_addsub0001_cy<4>)
     MUXCY:CI->O           1   0.052   0.000  Inst_aLU/Msub_salida_addsub0001_cy<5> (Inst_aLU/Msub_salida_addsub0001_cy<5>)
     MUXCY:CI->O           1   0.052   0.000  Inst_aLU/Msub_salida_addsub0001_cy<6> (Inst_aLU/Msub_salida_addsub0001_cy<6>)
     MUXCY:CI->O           1   0.052   0.000  Inst_aLU/Msub_salida_addsub0001_cy<7> (Inst_aLU/Msub_salida_addsub0001_cy<7>)
     MUXCY:CI->O           1   0.052   0.000  Inst_aLU/Msub_salida_addsub0001_cy<8> (Inst_aLU/Msub_salida_addsub0001_cy<8>)
     MUXCY:CI->O           1   0.052   0.000  Inst_aLU/Msub_salida_addsub0001_cy<9> (Inst_aLU/Msub_salida_addsub0001_cy<9>)
     MUXCY:CI->O           1   0.052   0.000  Inst_aLU/Msub_salida_addsub0001_cy<10> (Inst_aLU/Msub_salida_addsub0001_cy<10>)
     MUXCY:CI->O           1   0.051   0.000  Inst_aLU/Msub_salida_addsub0001_cy<11> (Inst_aLU/Msub_salida_addsub0001_cy<11>)
     MUXCY:CI->O           1   0.051   0.000  Inst_aLU/Msub_salida_addsub0001_cy<12> (Inst_aLU/Msub_salida_addsub0001_cy<12>)
     MUXCY:CI->O           1   0.051   0.000  Inst_aLU/Msub_salida_addsub0001_cy<13> (Inst_aLU/Msub_salida_addsub0001_cy<13>)
     MUXCY:CI->O           1   0.051   0.000  Inst_aLU/Msub_salida_addsub0001_cy<14> (Inst_aLU/Msub_salida_addsub0001_cy<14>)
     MUXCY:CI->O           1   0.051   0.000  Inst_aLU/Msub_salida_addsub0001_cy<15> (Inst_aLU/Msub_salida_addsub0001_cy<15>)
     MUXCY:CI->O           1   0.051   0.000  Inst_aLU/Msub_salida_addsub0001_cy<16> (Inst_aLU/Msub_salida_addsub0001_cy<16>)
     MUXCY:CI->O           1   0.051   0.000  Inst_aLU/Msub_salida_addsub0001_cy<17> (Inst_aLU/Msub_salida_addsub0001_cy<17>)
     MUXCY:CI->O           1   0.051   0.000  Inst_aLU/Msub_salida_addsub0001_cy<18> (Inst_aLU/Msub_salida_addsub0001_cy<18>)
     MUXCY:CI->O           1   0.051   0.000  Inst_aLU/Msub_salida_addsub0001_cy<19> (Inst_aLU/Msub_salida_addsub0001_cy<19>)
     MUXCY:CI->O           1   0.051   0.000  Inst_aLU/Msub_salida_addsub0001_cy<20> (Inst_aLU/Msub_salida_addsub0001_cy<20>)
     MUXCY:CI->O           1   0.051   0.000  Inst_aLU/Msub_salida_addsub0001_cy<21> (Inst_aLU/Msub_salida_addsub0001_cy<21>)
     MUXCY:CI->O           1   0.051   0.000  Inst_aLU/Msub_salida_addsub0001_cy<22> (Inst_aLU/Msub_salida_addsub0001_cy<22>)
     MUXCY:CI->O           1   0.051   0.000  Inst_aLU/Msub_salida_addsub0001_cy<23> (Inst_aLU/Msub_salida_addsub0001_cy<23>)
     MUXCY:CI->O           1   0.051   0.000  Inst_aLU/Msub_salida_addsub0001_cy<24> (Inst_aLU/Msub_salida_addsub0001_cy<24>)
     MUXCY:CI->O           1   0.051   0.000  Inst_aLU/Msub_salida_addsub0001_cy<25> (Inst_aLU/Msub_salida_addsub0001_cy<25>)
     XORCY:CI->O           1   0.699   0.387  Inst_aLU/Msub_salida_addsub0001_xor<26> (Inst_aLU/salida_addsub0001<26>)
     LUT3:I2->O            1   0.612   0.000  Inst_aLU/salida<26>27_F (N115)
     MUXF5:I0->O           5   0.278   0.541  Inst_aLU/salida<26>27 (salida_26_OBUF)
     LUT4:I3->O            1   0.612   0.000  Inst_pSR_modifier/nzvc_0_or0000231 (Inst_pSR_modifier/nzvc_0_or0000231)
     MUXF5:I1->O           1   0.278   0.360  Inst_pSR_modifier/nzvc_0_or000023_f5 (Inst_pSR_modifier/nzvc_0_or000023)
     LUT4:I3->O            1   0.612   0.509  Inst_pSR_modifier/nzvc_0_or000094 (Inst_pSR_modifier/nzvc_0_or000094)
     LUT4:I0->O            3   0.612   0.603  Inst_pSR_modifier/nzvc_0_or0000250 (Inst_pSR_modifier/nzvc_0_or0000)
     LUT4:I0->O            1   0.612   0.000  Inst_pSR_modifier/nzvc_0_mux0003912 (Inst_pSR_modifier/nzvc_0_mux0003911)
     MUXF5:I0->O           1   0.278   0.000  Inst_pSR_modifier/nzvc_0_mux000391_f5 (Inst_pSR_modifier/nzvc_0_mux0003)
     LD:D                      0.268          Inst_pSR_modifier/nzvc_0
    ----------------------------------------
    Total                     20.080ns (12.807ns logic, 7.273ns route)
                                       (63.8% logic, 36.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_rF/miregistro_5_not0000'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              4.890ns (Levels of Logic = 3)
  Source:            reset (PAD)
  Destination:       Inst_uC/salidaout_4 (LATCH)
  Destination Clock: Inst_rF/miregistro_5_not0000 falling

  Data Path: reset to Inst_uC/salidaout_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           194   1.106   1.116  reset_IBUF (reset_IBUF)
     MUXF5:S->O           50   0.641   1.147  Inst_iM/instruccion<4>1_f5 (imToURS<0>)
     LUT2:I1->O           33   0.612   0.000  imToURS<18>1 (imToURS<18>)
     LD:D                      0.268          Inst_uC/salidaout_4
    ----------------------------------------
    Total                      4.890ns (2.627ns logic, 2.263ns route)
                                       (53.7% logic, 46.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_rF/miregistro_18_cmp_eq0000'
  Total number of paths / destination ports: 3533 / 20
-------------------------------------------------------------------------
Offset:              15.321ns (Levels of Logic = 42)
  Source:            reset (PAD)
  Destination:       Inst_rF/miregistro_18_31 (LATCH)
  Destination Clock: Inst_rF/miregistro_18_cmp_eq0000 falling

  Data Path: reset to Inst_rF/miregistro_18_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           194   1.106   1.185  reset_IBUF (reset_IBUF)
     LUT2:I1->O            2   0.612   0.383  Inst_mUX/salida<0>1_SW0 (N5)
     LUT4:I3->O           66   0.612   1.234  Inst_mUX/salida<0>1 (N01)
     LUT2:I0->O          127   0.612   1.167  Inst_iM/instruccion<4>21 (imToURS<10>)
     LUT3:I1->O            1   0.612   0.000  Inst_rF/Mmux__varindex0001_7103 (Inst_rF/Mmux__varindex0001_7103)
     MUXF5:I1->O           1   0.278   0.000  Inst_rF/Mmux__varindex0001_6_f5_76 (Inst_rF/Mmux__varindex0001_6_f577)
     MUXF6:I1->O           1   0.451   0.000  Inst_rF/Mmux__varindex0001_5_f6_50 (Inst_rF/Mmux__varindex0001_5_f651)
     MUXF7:I1->O           1   0.451   0.000  Inst_rF/Mmux__varindex0001_4_f7_24 (Inst_rF/Mmux__varindex0001_4_f725)
     MUXF8:I0->O           2   0.451   0.383  Inst_rF/Mmux__varindex0001_2_f8_24 (Inst_rF/_varindex0001<3>)
     LUT4:I3->O            3   0.612   0.520  Inst_mUX/salida<3>1 (muxToAlu<3>)
     LUT2:I1->O            1   0.612   0.000  Inst_aLU/Msub_salida_addsub0001_lut<3> (Inst_aLU/Msub_salida_addsub0001_lut<3>)
     MUXCY:S->O            1   0.404   0.000  Inst_aLU/Msub_salida_addsub0001_cy<3> (Inst_aLU/Msub_salida_addsub0001_cy<3>)
     MUXCY:CI->O           1   0.052   0.000  Inst_aLU/Msub_salida_addsub0001_cy<4> (Inst_aLU/Msub_salida_addsub0001_cy<4>)
     MUXCY:CI->O           1   0.052   0.000  Inst_aLU/Msub_salida_addsub0001_cy<5> (Inst_aLU/Msub_salida_addsub0001_cy<5>)
     MUXCY:CI->O           1   0.052   0.000  Inst_aLU/Msub_salida_addsub0001_cy<6> (Inst_aLU/Msub_salida_addsub0001_cy<6>)
     MUXCY:CI->O           1   0.052   0.000  Inst_aLU/Msub_salida_addsub0001_cy<7> (Inst_aLU/Msub_salida_addsub0001_cy<7>)
     MUXCY:CI->O           1   0.052   0.000  Inst_aLU/Msub_salida_addsub0001_cy<8> (Inst_aLU/Msub_salida_addsub0001_cy<8>)
     MUXCY:CI->O           1   0.052   0.000  Inst_aLU/Msub_salida_addsub0001_cy<9> (Inst_aLU/Msub_salida_addsub0001_cy<9>)
     MUXCY:CI->O           1   0.052   0.000  Inst_aLU/Msub_salida_addsub0001_cy<10> (Inst_aLU/Msub_salida_addsub0001_cy<10>)
     MUXCY:CI->O           1   0.052   0.000  Inst_aLU/Msub_salida_addsub0001_cy<11> (Inst_aLU/Msub_salida_addsub0001_cy<11>)
     MUXCY:CI->O           1   0.052   0.000  Inst_aLU/Msub_salida_addsub0001_cy<12> (Inst_aLU/Msub_salida_addsub0001_cy<12>)
     MUXCY:CI->O           1   0.052   0.000  Inst_aLU/Msub_salida_addsub0001_cy<13> (Inst_aLU/Msub_salida_addsub0001_cy<13>)
     MUXCY:CI->O           1   0.052   0.000  Inst_aLU/Msub_salida_addsub0001_cy<14> (Inst_aLU/Msub_salida_addsub0001_cy<14>)
     MUXCY:CI->O           1   0.052   0.000  Inst_aLU/Msub_salida_addsub0001_cy<15> (Inst_aLU/Msub_salida_addsub0001_cy<15>)
     MUXCY:CI->O           1   0.052   0.000  Inst_aLU/Msub_salida_addsub0001_cy<16> (Inst_aLU/Msub_salida_addsub0001_cy<16>)
     MUXCY:CI->O           1   0.052   0.000  Inst_aLU/Msub_salida_addsub0001_cy<17> (Inst_aLU/Msub_salida_addsub0001_cy<17>)
     MUXCY:CI->O           1   0.052   0.000  Inst_aLU/Msub_salida_addsub0001_cy<18> (Inst_aLU/Msub_salida_addsub0001_cy<18>)
     MUXCY:CI->O           1   0.052   0.000  Inst_aLU/Msub_salida_addsub0001_cy<19> (Inst_aLU/Msub_salida_addsub0001_cy<19>)
     MUXCY:CI->O           1   0.052   0.000  Inst_aLU/Msub_salida_addsub0001_cy<20> (Inst_aLU/Msub_salida_addsub0001_cy<20>)
     MUXCY:CI->O           1   0.052   0.000  Inst_aLU/Msub_salida_addsub0001_cy<21> (Inst_aLU/Msub_salida_addsub0001_cy<21>)
     MUXCY:CI->O           1   0.052   0.000  Inst_aLU/Msub_salida_addsub0001_cy<22> (Inst_aLU/Msub_salida_addsub0001_cy<22>)
     MUXCY:CI->O           1   0.052   0.000  Inst_aLU/Msub_salida_addsub0001_cy<23> (Inst_aLU/Msub_salida_addsub0001_cy<23>)
     MUXCY:CI->O           1   0.052   0.000  Inst_aLU/Msub_salida_addsub0001_cy<24> (Inst_aLU/Msub_salida_addsub0001_cy<24>)
     MUXCY:CI->O           1   0.052   0.000  Inst_aLU/Msub_salida_addsub0001_cy<25> (Inst_aLU/Msub_salida_addsub0001_cy<25>)
     MUXCY:CI->O           1   0.052   0.000  Inst_aLU/Msub_salida_addsub0001_cy<26> (Inst_aLU/Msub_salida_addsub0001_cy<26>)
     MUXCY:CI->O           1   0.052   0.000  Inst_aLU/Msub_salida_addsub0001_cy<27> (Inst_aLU/Msub_salida_addsub0001_cy<27>)
     MUXCY:CI->O           1   0.052   0.000  Inst_aLU/Msub_salida_addsub0001_cy<28> (Inst_aLU/Msub_salida_addsub0001_cy<28>)
     MUXCY:CI->O           1   0.052   0.000  Inst_aLU/Msub_salida_addsub0001_cy<29> (Inst_aLU/Msub_salida_addsub0001_cy<29>)
     MUXCY:CI->O           0   0.052   0.000  Inst_aLU/Msub_salida_addsub0001_cy<30> (Inst_aLU/Msub_salida_addsub0001_cy<30>)
     XORCY:CI->O           1   0.699   0.387  Inst_aLU/Msub_salida_addsub0001_xor<31> (Inst_aLU/salida_addsub0001<31>)
     LUT3:I2->O            1   0.612   0.000  Inst_aLU/salida<31>27_F (N105)
     MUXF5:I0->O           8   0.278   0.000  Inst_aLU/salida<31>27 (salida_31_OBUF)
     LDCE:D                    0.268          Inst_rF/miregistro_18_31
    ----------------------------------------
    Total                     15.321ns (10.061ns logic, 5.260ns route)
                                       (65.7% logic, 34.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_rF/miregistro_19_cmp_eq0000'
  Total number of paths / destination ports: 3533 / 20
-------------------------------------------------------------------------
Offset:              15.321ns (Levels of Logic = 42)
  Source:            reset (PAD)
  Destination:       Inst_rF/miregistro_19_31 (LATCH)
  Destination Clock: Inst_rF/miregistro_19_cmp_eq0000 falling

  Data Path: reset to Inst_rF/miregistro_19_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           194   1.106   1.185  reset_IBUF (reset_IBUF)
     LUT2:I1->O            2   0.612   0.383  Inst_mUX/salida<0>1_SW0 (N5)
     LUT4:I3->O           66   0.612   1.234  Inst_mUX/salida<0>1 (N01)
     LUT2:I0->O          127   0.612   1.167  Inst_iM/instruccion<4>21 (imToURS<10>)
     LUT3:I1->O            1   0.612   0.000  Inst_rF/Mmux__varindex0001_7103 (Inst_rF/Mmux__varindex0001_7103)
     MUXF5:I1->O           1   0.278   0.000  Inst_rF/Mmux__varindex0001_6_f5_76 (Inst_rF/Mmux__varindex0001_6_f577)
     MUXF6:I1->O           1   0.451   0.000  Inst_rF/Mmux__varindex0001_5_f6_50 (Inst_rF/Mmux__varindex0001_5_f651)
     MUXF7:I1->O           1   0.451   0.000  Inst_rF/Mmux__varindex0001_4_f7_24 (Inst_rF/Mmux__varindex0001_4_f725)
     MUXF8:I0->O           2   0.451   0.383  Inst_rF/Mmux__varindex0001_2_f8_24 (Inst_rF/_varindex0001<3>)
     LUT4:I3->O            3   0.612   0.520  Inst_mUX/salida<3>1 (muxToAlu<3>)
     LUT2:I1->O            1   0.612   0.000  Inst_aLU/Msub_salida_addsub0001_lut<3> (Inst_aLU/Msub_salida_addsub0001_lut<3>)
     MUXCY:S->O            1   0.404   0.000  Inst_aLU/Msub_salida_addsub0001_cy<3> (Inst_aLU/Msub_salida_addsub0001_cy<3>)
     MUXCY:CI->O           1   0.052   0.000  Inst_aLU/Msub_salida_addsub0001_cy<4> (Inst_aLU/Msub_salida_addsub0001_cy<4>)
     MUXCY:CI->O           1   0.052   0.000  Inst_aLU/Msub_salida_addsub0001_cy<5> (Inst_aLU/Msub_salida_addsub0001_cy<5>)
     MUXCY:CI->O           1   0.052   0.000  Inst_aLU/Msub_salida_addsub0001_cy<6> (Inst_aLU/Msub_salida_addsub0001_cy<6>)
     MUXCY:CI->O           1   0.052   0.000  Inst_aLU/Msub_salida_addsub0001_cy<7> (Inst_aLU/Msub_salida_addsub0001_cy<7>)
     MUXCY:CI->O           1   0.052   0.000  Inst_aLU/Msub_salida_addsub0001_cy<8> (Inst_aLU/Msub_salida_addsub0001_cy<8>)
     MUXCY:CI->O           1   0.052   0.000  Inst_aLU/Msub_salida_addsub0001_cy<9> (Inst_aLU/Msub_salida_addsub0001_cy<9>)
     MUXCY:CI->O           1   0.052   0.000  Inst_aLU/Msub_salida_addsub0001_cy<10> (Inst_aLU/Msub_salida_addsub0001_cy<10>)
     MUXCY:CI->O           1   0.052   0.000  Inst_aLU/Msub_salida_addsub0001_cy<11> (Inst_aLU/Msub_salida_addsub0001_cy<11>)
     MUXCY:CI->O           1   0.052   0.000  Inst_aLU/Msub_salida_addsub0001_cy<12> (Inst_aLU/Msub_salida_addsub0001_cy<12>)
     MUXCY:CI->O           1   0.052   0.000  Inst_aLU/Msub_salida_addsub0001_cy<13> (Inst_aLU/Msub_salida_addsub0001_cy<13>)
     MUXCY:CI->O           1   0.052   0.000  Inst_aLU/Msub_salida_addsub0001_cy<14> (Inst_aLU/Msub_salida_addsub0001_cy<14>)
     MUXCY:CI->O           1   0.052   0.000  Inst_aLU/Msub_salida_addsub0001_cy<15> (Inst_aLU/Msub_salida_addsub0001_cy<15>)
     MUXCY:CI->O           1   0.052   0.000  Inst_aLU/Msub_salida_addsub0001_cy<16> (Inst_aLU/Msub_salida_addsub0001_cy<16>)
     MUXCY:CI->O           1   0.052   0.000  Inst_aLU/Msub_salida_addsub0001_cy<17> (Inst_aLU/Msub_salida_addsub0001_cy<17>)
     MUXCY:CI->O           1   0.052   0.000  Inst_aLU/Msub_salida_addsub0001_cy<18> (Inst_aLU/Msub_salida_addsub0001_cy<18>)
     MUXCY:CI->O           1   0.052   0.000  Inst_aLU/Msub_salida_addsub0001_cy<19> (Inst_aLU/Msub_salida_addsub0001_cy<19>)
     MUXCY:CI->O           1   0.052   0.000  Inst_aLU/Msub_salida_addsub0001_cy<20> (Inst_aLU/Msub_salida_addsub0001_cy<20>)
     MUXCY:CI->O           1   0.052   0.000  Inst_aLU/Msub_salida_addsub0001_cy<21> (Inst_aLU/Msub_salida_addsub0001_cy<21>)
     MUXCY:CI->O           1   0.052   0.000  Inst_aLU/Msub_salida_addsub0001_cy<22> (Inst_aLU/Msub_salida_addsub0001_cy<22>)
     MUXCY:CI->O           1   0.052   0.000  Inst_aLU/Msub_salida_addsub0001_cy<23> (Inst_aLU/Msub_salida_addsub0001_cy<23>)
     MUXCY:CI->O           1   0.052   0.000  Inst_aLU/Msub_salida_addsub0001_cy<24> (Inst_aLU/Msub_salida_addsub0001_cy<24>)
     MUXCY:CI->O           1   0.052   0.000  Inst_aLU/Msub_salida_addsub0001_cy<25> (Inst_aLU/Msub_salida_addsub0001_cy<25>)
     MUXCY:CI->O           1   0.052   0.000  Inst_aLU/Msub_salida_addsub0001_cy<26> (Inst_aLU/Msub_salida_addsub0001_cy<26>)
     MUXCY:CI->O           1   0.052   0.000  Inst_aLU/Msub_salida_addsub0001_cy<27> (Inst_aLU/Msub_salida_addsub0001_cy<27>)
     MUXCY:CI->O           1   0.052   0.000  Inst_aLU/Msub_salida_addsub0001_cy<28> (Inst_aLU/Msub_salida_addsub0001_cy<28>)
     MUXCY:CI->O           1   0.052   0.000  Inst_aLU/Msub_salida_addsub0001_cy<29> (Inst_aLU/Msub_salida_addsub0001_cy<29>)
     MUXCY:CI->O           0   0.052   0.000  Inst_aLU/Msub_salida_addsub0001_cy<30> (Inst_aLU/Msub_salida_addsub0001_cy<30>)
     XORCY:CI->O           1   0.699   0.387  Inst_aLU/Msub_salida_addsub0001_xor<31> (Inst_aLU/salida_addsub0001<31>)
     LUT3:I2->O            1   0.612   0.000  Inst_aLU/salida<31>27_F (N105)
     MUXF5:I0->O           8   0.278   0.000  Inst_aLU/salida<31>27 (salida_31_OBUF)
     LDCE:D                    0.268          Inst_rF/miregistro_19_31
    ----------------------------------------
    Total                     15.321ns (10.061ns logic, 5.260ns route)
                                       (65.7% logic, 34.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_rF/miregistro_0_cmp_eq00001'
  Total number of paths / destination ports: 20561 / 64
-------------------------------------------------------------------------
Offset:              15.321ns (Levels of Logic = 42)
  Source:            reset (PAD)
  Destination:       Inst_rF/miregistro_0_31 (LATCH)
  Destination Clock: Inst_rF/miregistro_0_cmp_eq00001 falling

  Data Path: reset to Inst_rF/miregistro_0_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           194   1.106   1.185  reset_IBUF (reset_IBUF)
     LUT2:I1->O            2   0.612   0.383  Inst_mUX/salida<0>1_SW0 (N5)
     LUT4:I3->O           66   0.612   1.234  Inst_mUX/salida<0>1 (N01)
     LUT2:I0->O          127   0.612   1.167  Inst_iM/instruccion<4>21 (imToURS<10>)
     LUT3:I1->O            1   0.612   0.000  Inst_rF/Mmux__varindex0001_7103 (Inst_rF/Mmux__varindex0001_7103)
     MUXF5:I1->O           1   0.278   0.000  Inst_rF/Mmux__varindex0001_6_f5_76 (Inst_rF/Mmux__varindex0001_6_f577)
     MUXF6:I1->O           1   0.451   0.000  Inst_rF/Mmux__varindex0001_5_f6_50 (Inst_rF/Mmux__varindex0001_5_f651)
     MUXF7:I1->O           1   0.451   0.000  Inst_rF/Mmux__varindex0001_4_f7_24 (Inst_rF/Mmux__varindex0001_4_f725)
     MUXF8:I0->O           2   0.451   0.383  Inst_rF/Mmux__varindex0001_2_f8_24 (Inst_rF/_varindex0001<3>)
     LUT4:I3->O            3   0.612   0.520  Inst_mUX/salida<3>1 (muxToAlu<3>)
     LUT2:I1->O            1   0.612   0.000  Inst_aLU/Msub_salida_addsub0001_lut<3> (Inst_aLU/Msub_salida_addsub0001_lut<3>)
     MUXCY:S->O            1   0.404   0.000  Inst_aLU/Msub_salida_addsub0001_cy<3> (Inst_aLU/Msub_salida_addsub0001_cy<3>)
     MUXCY:CI->O           1   0.052   0.000  Inst_aLU/Msub_salida_addsub0001_cy<4> (Inst_aLU/Msub_salida_addsub0001_cy<4>)
     MUXCY:CI->O           1   0.052   0.000  Inst_aLU/Msub_salida_addsub0001_cy<5> (Inst_aLU/Msub_salida_addsub0001_cy<5>)
     MUXCY:CI->O           1   0.052   0.000  Inst_aLU/Msub_salida_addsub0001_cy<6> (Inst_aLU/Msub_salida_addsub0001_cy<6>)
     MUXCY:CI->O           1   0.052   0.000  Inst_aLU/Msub_salida_addsub0001_cy<7> (Inst_aLU/Msub_salida_addsub0001_cy<7>)
     MUXCY:CI->O           1   0.052   0.000  Inst_aLU/Msub_salida_addsub0001_cy<8> (Inst_aLU/Msub_salida_addsub0001_cy<8>)
     MUXCY:CI->O           1   0.052   0.000  Inst_aLU/Msub_salida_addsub0001_cy<9> (Inst_aLU/Msub_salida_addsub0001_cy<9>)
     MUXCY:CI->O           1   0.052   0.000  Inst_aLU/Msub_salida_addsub0001_cy<10> (Inst_aLU/Msub_salida_addsub0001_cy<10>)
     MUXCY:CI->O           1   0.052   0.000  Inst_aLU/Msub_salida_addsub0001_cy<11> (Inst_aLU/Msub_salida_addsub0001_cy<11>)
     MUXCY:CI->O           1   0.052   0.000  Inst_aLU/Msub_salida_addsub0001_cy<12> (Inst_aLU/Msub_salida_addsub0001_cy<12>)
     MUXCY:CI->O           1   0.052   0.000  Inst_aLU/Msub_salida_addsub0001_cy<13> (Inst_aLU/Msub_salida_addsub0001_cy<13>)
     MUXCY:CI->O           1   0.052   0.000  Inst_aLU/Msub_salida_addsub0001_cy<14> (Inst_aLU/Msub_salida_addsub0001_cy<14>)
     MUXCY:CI->O           1   0.052   0.000  Inst_aLU/Msub_salida_addsub0001_cy<15> (Inst_aLU/Msub_salida_addsub0001_cy<15>)
     MUXCY:CI->O           1   0.052   0.000  Inst_aLU/Msub_salida_addsub0001_cy<16> (Inst_aLU/Msub_salida_addsub0001_cy<16>)
     MUXCY:CI->O           1   0.052   0.000  Inst_aLU/Msub_salida_addsub0001_cy<17> (Inst_aLU/Msub_salida_addsub0001_cy<17>)
     MUXCY:CI->O           1   0.052   0.000  Inst_aLU/Msub_salida_addsub0001_cy<18> (Inst_aLU/Msub_salida_addsub0001_cy<18>)
     MUXCY:CI->O           1   0.052   0.000  Inst_aLU/Msub_salida_addsub0001_cy<19> (Inst_aLU/Msub_salida_addsub0001_cy<19>)
     MUXCY:CI->O           1   0.052   0.000  Inst_aLU/Msub_salida_addsub0001_cy<20> (Inst_aLU/Msub_salida_addsub0001_cy<20>)
     MUXCY:CI->O           1   0.052   0.000  Inst_aLU/Msub_salida_addsub0001_cy<21> (Inst_aLU/Msub_salida_addsub0001_cy<21>)
     MUXCY:CI->O           1   0.052   0.000  Inst_aLU/Msub_salida_addsub0001_cy<22> (Inst_aLU/Msub_salida_addsub0001_cy<22>)
     MUXCY:CI->O           1   0.052   0.000  Inst_aLU/Msub_salida_addsub0001_cy<23> (Inst_aLU/Msub_salida_addsub0001_cy<23>)
     MUXCY:CI->O           1   0.052   0.000  Inst_aLU/Msub_salida_addsub0001_cy<24> (Inst_aLU/Msub_salida_addsub0001_cy<24>)
     MUXCY:CI->O           1   0.052   0.000  Inst_aLU/Msub_salida_addsub0001_cy<25> (Inst_aLU/Msub_salida_addsub0001_cy<25>)
     MUXCY:CI->O           1   0.052   0.000  Inst_aLU/Msub_salida_addsub0001_cy<26> (Inst_aLU/Msub_salida_addsub0001_cy<26>)
     MUXCY:CI->O           1   0.052   0.000  Inst_aLU/Msub_salida_addsub0001_cy<27> (Inst_aLU/Msub_salida_addsub0001_cy<27>)
     MUXCY:CI->O           1   0.052   0.000  Inst_aLU/Msub_salida_addsub0001_cy<28> (Inst_aLU/Msub_salida_addsub0001_cy<28>)
     MUXCY:CI->O           1   0.052   0.000  Inst_aLU/Msub_salida_addsub0001_cy<29> (Inst_aLU/Msub_salida_addsub0001_cy<29>)
     MUXCY:CI->O           0   0.052   0.000  Inst_aLU/Msub_salida_addsub0001_cy<30> (Inst_aLU/Msub_salida_addsub0001_cy<30>)
     XORCY:CI->O           1   0.699   0.387  Inst_aLU/Msub_salida_addsub0001_xor<31> (Inst_aLU/salida_addsub0001<31>)
     LUT3:I2->O            1   0.612   0.000  Inst_aLU/salida<31>27_F (N105)
     MUXF5:I0->O           8   0.278   0.000  Inst_aLU/salida<31>27 (salida_31_OBUF)
     LDCE:D                    0.268          Inst_rF/miregistro_0_31
    ----------------------------------------
    Total                     15.321ns (10.061ns logic, 5.260ns route)
                                       (65.7% logic, 34.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_rF/miregistro_16_cmp_eq00001'
  Total number of paths / destination ports: 20561 / 64
-------------------------------------------------------------------------
Offset:              15.321ns (Levels of Logic = 42)
  Source:            reset (PAD)
  Destination:       Inst_rF/miregistro_16_31 (LATCH)
  Destination Clock: Inst_rF/miregistro_16_cmp_eq00001 falling

  Data Path: reset to Inst_rF/miregistro_16_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           194   1.106   1.185  reset_IBUF (reset_IBUF)
     LUT2:I1->O            2   0.612   0.383  Inst_mUX/salida<0>1_SW0 (N5)
     LUT4:I3->O           66   0.612   1.234  Inst_mUX/salida<0>1 (N01)
     LUT2:I0->O          127   0.612   1.167  Inst_iM/instruccion<4>21 (imToURS<10>)
     LUT3:I1->O            1   0.612   0.000  Inst_rF/Mmux__varindex0001_7103 (Inst_rF/Mmux__varindex0001_7103)
     MUXF5:I1->O           1   0.278   0.000  Inst_rF/Mmux__varindex0001_6_f5_76 (Inst_rF/Mmux__varindex0001_6_f577)
     MUXF6:I1->O           1   0.451   0.000  Inst_rF/Mmux__varindex0001_5_f6_50 (Inst_rF/Mmux__varindex0001_5_f651)
     MUXF7:I1->O           1   0.451   0.000  Inst_rF/Mmux__varindex0001_4_f7_24 (Inst_rF/Mmux__varindex0001_4_f725)
     MUXF8:I0->O           2   0.451   0.383  Inst_rF/Mmux__varindex0001_2_f8_24 (Inst_rF/_varindex0001<3>)
     LUT4:I3->O            3   0.612   0.520  Inst_mUX/salida<3>1 (muxToAlu<3>)
     LUT2:I1->O            1   0.612   0.000  Inst_aLU/Msub_salida_addsub0001_lut<3> (Inst_aLU/Msub_salida_addsub0001_lut<3>)
     MUXCY:S->O            1   0.404   0.000  Inst_aLU/Msub_salida_addsub0001_cy<3> (Inst_aLU/Msub_salida_addsub0001_cy<3>)
     MUXCY:CI->O           1   0.052   0.000  Inst_aLU/Msub_salida_addsub0001_cy<4> (Inst_aLU/Msub_salida_addsub0001_cy<4>)
     MUXCY:CI->O           1   0.052   0.000  Inst_aLU/Msub_salida_addsub0001_cy<5> (Inst_aLU/Msub_salida_addsub0001_cy<5>)
     MUXCY:CI->O           1   0.052   0.000  Inst_aLU/Msub_salida_addsub0001_cy<6> (Inst_aLU/Msub_salida_addsub0001_cy<6>)
     MUXCY:CI->O           1   0.052   0.000  Inst_aLU/Msub_salida_addsub0001_cy<7> (Inst_aLU/Msub_salida_addsub0001_cy<7>)
     MUXCY:CI->O           1   0.052   0.000  Inst_aLU/Msub_salida_addsub0001_cy<8> (Inst_aLU/Msub_salida_addsub0001_cy<8>)
     MUXCY:CI->O           1   0.052   0.000  Inst_aLU/Msub_salida_addsub0001_cy<9> (Inst_aLU/Msub_salida_addsub0001_cy<9>)
     MUXCY:CI->O           1   0.052   0.000  Inst_aLU/Msub_salida_addsub0001_cy<10> (Inst_aLU/Msub_salida_addsub0001_cy<10>)
     MUXCY:CI->O           1   0.052   0.000  Inst_aLU/Msub_salida_addsub0001_cy<11> (Inst_aLU/Msub_salida_addsub0001_cy<11>)
     MUXCY:CI->O           1   0.052   0.000  Inst_aLU/Msub_salida_addsub0001_cy<12> (Inst_aLU/Msub_salida_addsub0001_cy<12>)
     MUXCY:CI->O           1   0.052   0.000  Inst_aLU/Msub_salida_addsub0001_cy<13> (Inst_aLU/Msub_salida_addsub0001_cy<13>)
     MUXCY:CI->O           1   0.052   0.000  Inst_aLU/Msub_salida_addsub0001_cy<14> (Inst_aLU/Msub_salida_addsub0001_cy<14>)
     MUXCY:CI->O           1   0.052   0.000  Inst_aLU/Msub_salida_addsub0001_cy<15> (Inst_aLU/Msub_salida_addsub0001_cy<15>)
     MUXCY:CI->O           1   0.052   0.000  Inst_aLU/Msub_salida_addsub0001_cy<16> (Inst_aLU/Msub_salida_addsub0001_cy<16>)
     MUXCY:CI->O           1   0.052   0.000  Inst_aLU/Msub_salida_addsub0001_cy<17> (Inst_aLU/Msub_salida_addsub0001_cy<17>)
     MUXCY:CI->O           1   0.052   0.000  Inst_aLU/Msub_salida_addsub0001_cy<18> (Inst_aLU/Msub_salida_addsub0001_cy<18>)
     MUXCY:CI->O           1   0.052   0.000  Inst_aLU/Msub_salida_addsub0001_cy<19> (Inst_aLU/Msub_salida_addsub0001_cy<19>)
     MUXCY:CI->O           1   0.052   0.000  Inst_aLU/Msub_salida_addsub0001_cy<20> (Inst_aLU/Msub_salida_addsub0001_cy<20>)
     MUXCY:CI->O           1   0.052   0.000  Inst_aLU/Msub_salida_addsub0001_cy<21> (Inst_aLU/Msub_salida_addsub0001_cy<21>)
     MUXCY:CI->O           1   0.052   0.000  Inst_aLU/Msub_salida_addsub0001_cy<22> (Inst_aLU/Msub_salida_addsub0001_cy<22>)
     MUXCY:CI->O           1   0.052   0.000  Inst_aLU/Msub_salida_addsub0001_cy<23> (Inst_aLU/Msub_salida_addsub0001_cy<23>)
     MUXCY:CI->O           1   0.052   0.000  Inst_aLU/Msub_salida_addsub0001_cy<24> (Inst_aLU/Msub_salida_addsub0001_cy<24>)
     MUXCY:CI->O           1   0.052   0.000  Inst_aLU/Msub_salida_addsub0001_cy<25> (Inst_aLU/Msub_salida_addsub0001_cy<25>)
     MUXCY:CI->O           1   0.052   0.000  Inst_aLU/Msub_salida_addsub0001_cy<26> (Inst_aLU/Msub_salida_addsub0001_cy<26>)
     MUXCY:CI->O           1   0.052   0.000  Inst_aLU/Msub_salida_addsub0001_cy<27> (Inst_aLU/Msub_salida_addsub0001_cy<27>)
     MUXCY:CI->O           1   0.052   0.000  Inst_aLU/Msub_salida_addsub0001_cy<28> (Inst_aLU/Msub_salida_addsub0001_cy<28>)
     MUXCY:CI->O           1   0.052   0.000  Inst_aLU/Msub_salida_addsub0001_cy<29> (Inst_aLU/Msub_salida_addsub0001_cy<29>)
     MUXCY:CI->O           0   0.052   0.000  Inst_aLU/Msub_salida_addsub0001_cy<30> (Inst_aLU/Msub_salida_addsub0001_cy<30>)
     XORCY:CI->O           1   0.699   0.387  Inst_aLU/Msub_salida_addsub0001_xor<31> (Inst_aLU/salida_addsub0001<31>)
     LUT3:I2->O            1   0.612   0.000  Inst_aLU/salida<31>27_F (N105)
     MUXF5:I0->O           8   0.278   0.000  Inst_aLU/salida<31>27 (salida_31_OBUF)
     LDCE:D                    0.268          Inst_rF/miregistro_16_31
    ----------------------------------------
    Total                     15.321ns (10.061ns logic, 5.260ns route)
                                       (65.7% logic, 34.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_rF/miregistro_17_cmp_eq00001'
  Total number of paths / destination ports: 20561 / 64
-------------------------------------------------------------------------
Offset:              15.321ns (Levels of Logic = 42)
  Source:            reset (PAD)
  Destination:       Inst_rF/miregistro_17_31 (LATCH)
  Destination Clock: Inst_rF/miregistro_17_cmp_eq00001 falling

  Data Path: reset to Inst_rF/miregistro_17_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           194   1.106   1.185  reset_IBUF (reset_IBUF)
     LUT2:I1->O            2   0.612   0.383  Inst_mUX/salida<0>1_SW0 (N5)
     LUT4:I3->O           66   0.612   1.234  Inst_mUX/salida<0>1 (N01)
     LUT2:I0->O          127   0.612   1.167  Inst_iM/instruccion<4>21 (imToURS<10>)
     LUT3:I1->O            1   0.612   0.000  Inst_rF/Mmux__varindex0001_7103 (Inst_rF/Mmux__varindex0001_7103)
     MUXF5:I1->O           1   0.278   0.000  Inst_rF/Mmux__varindex0001_6_f5_76 (Inst_rF/Mmux__varindex0001_6_f577)
     MUXF6:I1->O           1   0.451   0.000  Inst_rF/Mmux__varindex0001_5_f6_50 (Inst_rF/Mmux__varindex0001_5_f651)
     MUXF7:I1->O           1   0.451   0.000  Inst_rF/Mmux__varindex0001_4_f7_24 (Inst_rF/Mmux__varindex0001_4_f725)
     MUXF8:I0->O           2   0.451   0.383  Inst_rF/Mmux__varindex0001_2_f8_24 (Inst_rF/_varindex0001<3>)
     LUT4:I3->O            3   0.612   0.520  Inst_mUX/salida<3>1 (muxToAlu<3>)
     LUT2:I1->O            1   0.612   0.000  Inst_aLU/Msub_salida_addsub0001_lut<3> (Inst_aLU/Msub_salida_addsub0001_lut<3>)
     MUXCY:S->O            1   0.404   0.000  Inst_aLU/Msub_salida_addsub0001_cy<3> (Inst_aLU/Msub_salida_addsub0001_cy<3>)
     MUXCY:CI->O           1   0.052   0.000  Inst_aLU/Msub_salida_addsub0001_cy<4> (Inst_aLU/Msub_salida_addsub0001_cy<4>)
     MUXCY:CI->O           1   0.052   0.000  Inst_aLU/Msub_salida_addsub0001_cy<5> (Inst_aLU/Msub_salida_addsub0001_cy<5>)
     MUXCY:CI->O           1   0.052   0.000  Inst_aLU/Msub_salida_addsub0001_cy<6> (Inst_aLU/Msub_salida_addsub0001_cy<6>)
     MUXCY:CI->O           1   0.052   0.000  Inst_aLU/Msub_salida_addsub0001_cy<7> (Inst_aLU/Msub_salida_addsub0001_cy<7>)
     MUXCY:CI->O           1   0.052   0.000  Inst_aLU/Msub_salida_addsub0001_cy<8> (Inst_aLU/Msub_salida_addsub0001_cy<8>)
     MUXCY:CI->O           1   0.052   0.000  Inst_aLU/Msub_salida_addsub0001_cy<9> (Inst_aLU/Msub_salida_addsub0001_cy<9>)
     MUXCY:CI->O           1   0.052   0.000  Inst_aLU/Msub_salida_addsub0001_cy<10> (Inst_aLU/Msub_salida_addsub0001_cy<10>)
     MUXCY:CI->O           1   0.052   0.000  Inst_aLU/Msub_salida_addsub0001_cy<11> (Inst_aLU/Msub_salida_addsub0001_cy<11>)
     MUXCY:CI->O           1   0.052   0.000  Inst_aLU/Msub_salida_addsub0001_cy<12> (Inst_aLU/Msub_salida_addsub0001_cy<12>)
     MUXCY:CI->O           1   0.052   0.000  Inst_aLU/Msub_salida_addsub0001_cy<13> (Inst_aLU/Msub_salida_addsub0001_cy<13>)
     MUXCY:CI->O           1   0.052   0.000  Inst_aLU/Msub_salida_addsub0001_cy<14> (Inst_aLU/Msub_salida_addsub0001_cy<14>)
     MUXCY:CI->O           1   0.052   0.000  Inst_aLU/Msub_salida_addsub0001_cy<15> (Inst_aLU/Msub_salida_addsub0001_cy<15>)
     MUXCY:CI->O           1   0.052   0.000  Inst_aLU/Msub_salida_addsub0001_cy<16> (Inst_aLU/Msub_salida_addsub0001_cy<16>)
     MUXCY:CI->O           1   0.052   0.000  Inst_aLU/Msub_salida_addsub0001_cy<17> (Inst_aLU/Msub_salida_addsub0001_cy<17>)
     MUXCY:CI->O           1   0.052   0.000  Inst_aLU/Msub_salida_addsub0001_cy<18> (Inst_aLU/Msub_salida_addsub0001_cy<18>)
     MUXCY:CI->O           1   0.052   0.000  Inst_aLU/Msub_salida_addsub0001_cy<19> (Inst_aLU/Msub_salida_addsub0001_cy<19>)
     MUXCY:CI->O           1   0.052   0.000  Inst_aLU/Msub_salida_addsub0001_cy<20> (Inst_aLU/Msub_salida_addsub0001_cy<20>)
     MUXCY:CI->O           1   0.052   0.000  Inst_aLU/Msub_salida_addsub0001_cy<21> (Inst_aLU/Msub_salida_addsub0001_cy<21>)
     MUXCY:CI->O           1   0.052   0.000  Inst_aLU/Msub_salida_addsub0001_cy<22> (Inst_aLU/Msub_salida_addsub0001_cy<22>)
     MUXCY:CI->O           1   0.052   0.000  Inst_aLU/Msub_salida_addsub0001_cy<23> (Inst_aLU/Msub_salida_addsub0001_cy<23>)
     MUXCY:CI->O           1   0.052   0.000  Inst_aLU/Msub_salida_addsub0001_cy<24> (Inst_aLU/Msub_salida_addsub0001_cy<24>)
     MUXCY:CI->O           1   0.052   0.000  Inst_aLU/Msub_salida_addsub0001_cy<25> (Inst_aLU/Msub_salida_addsub0001_cy<25>)
     MUXCY:CI->O           1   0.052   0.000  Inst_aLU/Msub_salida_addsub0001_cy<26> (Inst_aLU/Msub_salida_addsub0001_cy<26>)
     MUXCY:CI->O           1   0.052   0.000  Inst_aLU/Msub_salida_addsub0001_cy<27> (Inst_aLU/Msub_salida_addsub0001_cy<27>)
     MUXCY:CI->O           1   0.052   0.000  Inst_aLU/Msub_salida_addsub0001_cy<28> (Inst_aLU/Msub_salida_addsub0001_cy<28>)
     MUXCY:CI->O           1   0.052   0.000  Inst_aLU/Msub_salida_addsub0001_cy<29> (Inst_aLU/Msub_salida_addsub0001_cy<29>)
     MUXCY:CI->O           0   0.052   0.000  Inst_aLU/Msub_salida_addsub0001_cy<30> (Inst_aLU/Msub_salida_addsub0001_cy<30>)
     XORCY:CI->O           1   0.699   0.387  Inst_aLU/Msub_salida_addsub0001_xor<31> (Inst_aLU/salida_addsub0001<31>)
     LUT3:I2->O            1   0.612   0.000  Inst_aLU/salida<31>27_F (N105)
     MUXF5:I0->O           8   0.278   0.000  Inst_aLU/salida<31>27 (salida_31_OBUF)
     LDCE:D                    0.268          Inst_rF/miregistro_17_31
    ----------------------------------------
    Total                     15.321ns (10.061ns logic, 5.260ns route)
                                       (65.7% logic, 34.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_rF/miregistro_5_not0000'
  Total number of paths / destination ports: 136 / 32
-------------------------------------------------------------------------
Offset:              10.126ns (Levels of Logic = 36)
  Source:            Inst_uC/salidaout_1 (LATCH)
  Destination:       salida<31> (PAD)
  Source Clock:      Inst_rF/miregistro_5_not0000 falling

  Data Path: Inst_uC/salidaout_1 to salida<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q              43   0.588   1.145  Inst_uC/salidaout_1 (Inst_uC/salidaout_1)
     LUT3:I1->O            1   0.612   0.357  Inst_aLU/salida_mux00001 (Inst_aLU/salida_mux0000)
     MUXCY:CI->O           1   0.051   0.000  Inst_aLU/Madd_salida_addsub0000_cy<0> (Inst_aLU/Madd_salida_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.051   0.000  Inst_aLU/Madd_salida_addsub0000_cy<1> (Inst_aLU/Madd_salida_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  Inst_aLU/Madd_salida_addsub0000_cy<2> (Inst_aLU/Madd_salida_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  Inst_aLU/Madd_salida_addsub0000_cy<3> (Inst_aLU/Madd_salida_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  Inst_aLU/Madd_salida_addsub0000_cy<4> (Inst_aLU/Madd_salida_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  Inst_aLU/Madd_salida_addsub0000_cy<5> (Inst_aLU/Madd_salida_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  Inst_aLU/Madd_salida_addsub0000_cy<6> (Inst_aLU/Madd_salida_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.051   0.000  Inst_aLU/Madd_salida_addsub0000_cy<7> (Inst_aLU/Madd_salida_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.051   0.000  Inst_aLU/Madd_salida_addsub0000_cy<8> (Inst_aLU/Madd_salida_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.051   0.000  Inst_aLU/Madd_salida_addsub0000_cy<9> (Inst_aLU/Madd_salida_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.051   0.000  Inst_aLU/Madd_salida_addsub0000_cy<10> (Inst_aLU/Madd_salida_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.051   0.000  Inst_aLU/Madd_salida_addsub0000_cy<11> (Inst_aLU/Madd_salida_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.051   0.000  Inst_aLU/Madd_salida_addsub0000_cy<12> (Inst_aLU/Madd_salida_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.051   0.000  Inst_aLU/Madd_salida_addsub0000_cy<13> (Inst_aLU/Madd_salida_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.051   0.000  Inst_aLU/Madd_salida_addsub0000_cy<14> (Inst_aLU/Madd_salida_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.051   0.000  Inst_aLU/Madd_salida_addsub0000_cy<15> (Inst_aLU/Madd_salida_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.051   0.000  Inst_aLU/Madd_salida_addsub0000_cy<16> (Inst_aLU/Madd_salida_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.051   0.000  Inst_aLU/Madd_salida_addsub0000_cy<17> (Inst_aLU/Madd_salida_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.051   0.000  Inst_aLU/Madd_salida_addsub0000_cy<18> (Inst_aLU/Madd_salida_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.051   0.000  Inst_aLU/Madd_salida_addsub0000_cy<19> (Inst_aLU/Madd_salida_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.051   0.000  Inst_aLU/Madd_salida_addsub0000_cy<20> (Inst_aLU/Madd_salida_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.051   0.000  Inst_aLU/Madd_salida_addsub0000_cy<21> (Inst_aLU/Madd_salida_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.051   0.000  Inst_aLU/Madd_salida_addsub0000_cy<22> (Inst_aLU/Madd_salida_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.051   0.000  Inst_aLU/Madd_salida_addsub0000_cy<23> (Inst_aLU/Madd_salida_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.051   0.000  Inst_aLU/Madd_salida_addsub0000_cy<24> (Inst_aLU/Madd_salida_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.051   0.000  Inst_aLU/Madd_salida_addsub0000_cy<25> (Inst_aLU/Madd_salida_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.051   0.000  Inst_aLU/Madd_salida_addsub0000_cy<26> (Inst_aLU/Madd_salida_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.051   0.000  Inst_aLU/Madd_salida_addsub0000_cy<27> (Inst_aLU/Madd_salida_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.051   0.000  Inst_aLU/Madd_salida_addsub0000_cy<28> (Inst_aLU/Madd_salida_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.051   0.000  Inst_aLU/Madd_salida_addsub0000_cy<29> (Inst_aLU/Madd_salida_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.051   0.000  Inst_aLU/Madd_salida_addsub0000_cy<30> (Inst_aLU/Madd_salida_addsub0000_cy<30>)
     XORCY:CI->O           1   0.699   0.426  Inst_aLU/Madd_salida_addsub0000_xor<31> (Inst_aLU/salida_addsub0000<31>)
     LUT3:I1->O            1   0.612   0.000  Inst_aLU/salida<31>27_F (N105)
     MUXF5:I0->O           8   0.278   0.643  Inst_aLU/salida<31>27 (salida_31_OBUF)
     OBUF:I->O                 3.169          salida_31_OBUF (salida<31>)
    ----------------------------------------
    Total                     10.126ns (7.555ns logic, 2.571ns route)
                                       (74.6% logic, 25.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 83739 / 32
-------------------------------------------------------------------------
Offset:              17.841ns (Levels of Logic = 42)
  Source:            Inst_PC/salida_1 (FF)
  Destination:       salida<31> (PAD)
  Source Clock:      clk rising

  Data Path: Inst_PC/salida_1 to salida<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              7   0.514   0.754  Inst_PC/salida_1 (Inst_PC/salida_1)
     LUT2:I0->O            2   0.612   0.383  Inst_mUX/salida<0>1_SW0 (N5)
     LUT4:I3->O           66   0.612   1.234  Inst_mUX/salida<0>1 (N01)
     LUT2:I0->O          127   0.612   1.167  Inst_iM/instruccion<4>21 (imToURS<10>)
     LUT3:I1->O            1   0.612   0.000  Inst_rF/Mmux__varindex0001_7103 (Inst_rF/Mmux__varindex0001_7103)
     MUXF5:I1->O           1   0.278   0.000  Inst_rF/Mmux__varindex0001_6_f5_76 (Inst_rF/Mmux__varindex0001_6_f577)
     MUXF6:I1->O           1   0.451   0.000  Inst_rF/Mmux__varindex0001_5_f6_50 (Inst_rF/Mmux__varindex0001_5_f651)
     MUXF7:I1->O           1   0.451   0.000  Inst_rF/Mmux__varindex0001_4_f7_24 (Inst_rF/Mmux__varindex0001_4_f725)
     MUXF8:I0->O           2   0.451   0.383  Inst_rF/Mmux__varindex0001_2_f8_24 (Inst_rF/_varindex0001<3>)
     LUT4:I3->O            3   0.612   0.520  Inst_mUX/salida<3>1 (muxToAlu<3>)
     LUT2:I1->O            1   0.612   0.000  Inst_aLU/Msub_salida_addsub0001_lut<3> (Inst_aLU/Msub_salida_addsub0001_lut<3>)
     MUXCY:S->O            1   0.404   0.000  Inst_aLU/Msub_salida_addsub0001_cy<3> (Inst_aLU/Msub_salida_addsub0001_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  Inst_aLU/Msub_salida_addsub0001_cy<4> (Inst_aLU/Msub_salida_addsub0001_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  Inst_aLU/Msub_salida_addsub0001_cy<5> (Inst_aLU/Msub_salida_addsub0001_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  Inst_aLU/Msub_salida_addsub0001_cy<6> (Inst_aLU/Msub_salida_addsub0001_cy<6>)
     MUXCY:CI->O           1   0.051   0.000  Inst_aLU/Msub_salida_addsub0001_cy<7> (Inst_aLU/Msub_salida_addsub0001_cy<7>)
     MUXCY:CI->O           1   0.051   0.000  Inst_aLU/Msub_salida_addsub0001_cy<8> (Inst_aLU/Msub_salida_addsub0001_cy<8>)
     MUXCY:CI->O           1   0.051   0.000  Inst_aLU/Msub_salida_addsub0001_cy<9> (Inst_aLU/Msub_salida_addsub0001_cy<9>)
     MUXCY:CI->O           1   0.051   0.000  Inst_aLU/Msub_salida_addsub0001_cy<10> (Inst_aLU/Msub_salida_addsub0001_cy<10>)
     MUXCY:CI->O           1   0.051   0.000  Inst_aLU/Msub_salida_addsub0001_cy<11> (Inst_aLU/Msub_salida_addsub0001_cy<11>)
     MUXCY:CI->O           1   0.051   0.000  Inst_aLU/Msub_salida_addsub0001_cy<12> (Inst_aLU/Msub_salida_addsub0001_cy<12>)
     MUXCY:CI->O           1   0.051   0.000  Inst_aLU/Msub_salida_addsub0001_cy<13> (Inst_aLU/Msub_salida_addsub0001_cy<13>)
     MUXCY:CI->O           1   0.051   0.000  Inst_aLU/Msub_salida_addsub0001_cy<14> (Inst_aLU/Msub_salida_addsub0001_cy<14>)
     MUXCY:CI->O           1   0.051   0.000  Inst_aLU/Msub_salida_addsub0001_cy<15> (Inst_aLU/Msub_salida_addsub0001_cy<15>)
     MUXCY:CI->O           1   0.051   0.000  Inst_aLU/Msub_salida_addsub0001_cy<16> (Inst_aLU/Msub_salida_addsub0001_cy<16>)
     MUXCY:CI->O           1   0.051   0.000  Inst_aLU/Msub_salida_addsub0001_cy<17> (Inst_aLU/Msub_salida_addsub0001_cy<17>)
     MUXCY:CI->O           1   0.051   0.000  Inst_aLU/Msub_salida_addsub0001_cy<18> (Inst_aLU/Msub_salida_addsub0001_cy<18>)
     MUXCY:CI->O           1   0.051   0.000  Inst_aLU/Msub_salida_addsub0001_cy<19> (Inst_aLU/Msub_salida_addsub0001_cy<19>)
     MUXCY:CI->O           1   0.051   0.000  Inst_aLU/Msub_salida_addsub0001_cy<20> (Inst_aLU/Msub_salida_addsub0001_cy<20>)
     MUXCY:CI->O           1   0.051   0.000  Inst_aLU/Msub_salida_addsub0001_cy<21> (Inst_aLU/Msub_salida_addsub0001_cy<21>)
     MUXCY:CI->O           1   0.051   0.000  Inst_aLU/Msub_salida_addsub0001_cy<22> (Inst_aLU/Msub_salida_addsub0001_cy<22>)
     MUXCY:CI->O           1   0.051   0.000  Inst_aLU/Msub_salida_addsub0001_cy<23> (Inst_aLU/Msub_salida_addsub0001_cy<23>)
     MUXCY:CI->O           1   0.051   0.000  Inst_aLU/Msub_salida_addsub0001_cy<24> (Inst_aLU/Msub_salida_addsub0001_cy<24>)
     MUXCY:CI->O           1   0.051   0.000  Inst_aLU/Msub_salida_addsub0001_cy<25> (Inst_aLU/Msub_salida_addsub0001_cy<25>)
     MUXCY:CI->O           1   0.051   0.000  Inst_aLU/Msub_salida_addsub0001_cy<26> (Inst_aLU/Msub_salida_addsub0001_cy<26>)
     MUXCY:CI->O           1   0.051   0.000  Inst_aLU/Msub_salida_addsub0001_cy<27> (Inst_aLU/Msub_salida_addsub0001_cy<27>)
     MUXCY:CI->O           1   0.051   0.000  Inst_aLU/Msub_salida_addsub0001_cy<28> (Inst_aLU/Msub_salida_addsub0001_cy<28>)
     MUXCY:CI->O           1   0.051   0.000  Inst_aLU/Msub_salida_addsub0001_cy<29> (Inst_aLU/Msub_salida_addsub0001_cy<29>)
     MUXCY:CI->O           0   0.051   0.000  Inst_aLU/Msub_salida_addsub0001_cy<30> (Inst_aLU/Msub_salida_addsub0001_cy<30>)
     XORCY:CI->O           1   0.699   0.387  Inst_aLU/Msub_salida_addsub0001_xor<31> (Inst_aLU/salida_addsub0001<31>)
     LUT3:I2->O            1   0.612   0.000  Inst_aLU/salida<31>27_F (N105)
     MUXF5:I0->O           8   0.278   0.643  Inst_aLU/salida<31>27 (salida_31_OBUF)
     OBUF:I->O                 3.169          salida_31_OBUF (salida<31>)
    ----------------------------------------
    Total                     17.841ns (12.370ns logic, 5.472ns route)
                                       (69.3% logic, 30.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_rF/miregistro_16_cmp_eq00001'
  Total number of paths / destination ports: 3182 / 32
-------------------------------------------------------------------------
Offset:              12.951ns (Levels of Logic = 39)
  Source:            Inst_rF/miregistro_16_3 (LATCH)
  Destination:       salida<31> (PAD)
  Source Clock:      Inst_rF/miregistro_16_cmp_eq00001 falling

  Data Path: Inst_rF/miregistro_16_3 to salida<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             2   0.588   0.410  Inst_rF/miregistro_16_3 (Inst_rF/miregistro_16_3)
     LUT3:I2->O            1   0.612   0.000  Inst_rF/Mmux__varindex0001_9103 (Inst_rF/Mmux__varindex0001_9103)
     MUXF5:I1->O           1   0.278   0.000  Inst_rF/Mmux__varindex0001_8_f5_24 (Inst_rF/Mmux__varindex0001_8_f525)
     MUXF6:I0->O           1   0.451   0.000  Inst_rF/Mmux__varindex0001_6_f6_24 (Inst_rF/Mmux__varindex0001_6_f625)
     MUXF7:I0->O           1   0.451   0.000  Inst_rF/Mmux__varindex0001_4_f7_24 (Inst_rF/Mmux__varindex0001_4_f725)
     MUXF8:I0->O           2   0.451   0.383  Inst_rF/Mmux__varindex0001_2_f8_24 (Inst_rF/_varindex0001<3>)
     LUT4:I3->O            3   0.612   0.520  Inst_mUX/salida<3>1 (muxToAlu<3>)
     LUT2:I1->O            1   0.612   0.000  Inst_aLU/Msub_salida_addsub0001_lut<3> (Inst_aLU/Msub_salida_addsub0001_lut<3>)
     MUXCY:S->O            1   0.404   0.000  Inst_aLU/Msub_salida_addsub0001_cy<3> (Inst_aLU/Msub_salida_addsub0001_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  Inst_aLU/Msub_salida_addsub0001_cy<4> (Inst_aLU/Msub_salida_addsub0001_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  Inst_aLU/Msub_salida_addsub0001_cy<5> (Inst_aLU/Msub_salida_addsub0001_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  Inst_aLU/Msub_salida_addsub0001_cy<6> (Inst_aLU/Msub_salida_addsub0001_cy<6>)
     MUXCY:CI->O           1   0.051   0.000  Inst_aLU/Msub_salida_addsub0001_cy<7> (Inst_aLU/Msub_salida_addsub0001_cy<7>)
     MUXCY:CI->O           1   0.051   0.000  Inst_aLU/Msub_salida_addsub0001_cy<8> (Inst_aLU/Msub_salida_addsub0001_cy<8>)
     MUXCY:CI->O           1   0.051   0.000  Inst_aLU/Msub_salida_addsub0001_cy<9> (Inst_aLU/Msub_salida_addsub0001_cy<9>)
     MUXCY:CI->O           1   0.051   0.000  Inst_aLU/Msub_salida_addsub0001_cy<10> (Inst_aLU/Msub_salida_addsub0001_cy<10>)
     MUXCY:CI->O           1   0.051   0.000  Inst_aLU/Msub_salida_addsub0001_cy<11> (Inst_aLU/Msub_salida_addsub0001_cy<11>)
     MUXCY:CI->O           1   0.051   0.000  Inst_aLU/Msub_salida_addsub0001_cy<12> (Inst_aLU/Msub_salida_addsub0001_cy<12>)
     MUXCY:CI->O           1   0.051   0.000  Inst_aLU/Msub_salida_addsub0001_cy<13> (Inst_aLU/Msub_salida_addsub0001_cy<13>)
     MUXCY:CI->O           1   0.051   0.000  Inst_aLU/Msub_salida_addsub0001_cy<14> (Inst_aLU/Msub_salida_addsub0001_cy<14>)
     MUXCY:CI->O           1   0.051   0.000  Inst_aLU/Msub_salida_addsub0001_cy<15> (Inst_aLU/Msub_salida_addsub0001_cy<15>)
     MUXCY:CI->O           1   0.051   0.000  Inst_aLU/Msub_salida_addsub0001_cy<16> (Inst_aLU/Msub_salida_addsub0001_cy<16>)
     MUXCY:CI->O           1   0.051   0.000  Inst_aLU/Msub_salida_addsub0001_cy<17> (Inst_aLU/Msub_salida_addsub0001_cy<17>)
     MUXCY:CI->O           1   0.051   0.000  Inst_aLU/Msub_salida_addsub0001_cy<18> (Inst_aLU/Msub_salida_addsub0001_cy<18>)
     MUXCY:CI->O           1   0.051   0.000  Inst_aLU/Msub_salida_addsub0001_cy<19> (Inst_aLU/Msub_salida_addsub0001_cy<19>)
     MUXCY:CI->O           1   0.051   0.000  Inst_aLU/Msub_salida_addsub0001_cy<20> (Inst_aLU/Msub_salida_addsub0001_cy<20>)
     MUXCY:CI->O           1   0.051   0.000  Inst_aLU/Msub_salida_addsub0001_cy<21> (Inst_aLU/Msub_salida_addsub0001_cy<21>)
     MUXCY:CI->O           1   0.051   0.000  Inst_aLU/Msub_salida_addsub0001_cy<22> (Inst_aLU/Msub_salida_addsub0001_cy<22>)
     MUXCY:CI->O           1   0.051   0.000  Inst_aLU/Msub_salida_addsub0001_cy<23> (Inst_aLU/Msub_salida_addsub0001_cy<23>)
     MUXCY:CI->O           1   0.051   0.000  Inst_aLU/Msub_salida_addsub0001_cy<24> (Inst_aLU/Msub_salida_addsub0001_cy<24>)
     MUXCY:CI->O           1   0.051   0.000  Inst_aLU/Msub_salida_addsub0001_cy<25> (Inst_aLU/Msub_salida_addsub0001_cy<25>)
     MUXCY:CI->O           1   0.051   0.000  Inst_aLU/Msub_salida_addsub0001_cy<26> (Inst_aLU/Msub_salida_addsub0001_cy<26>)
     MUXCY:CI->O           1   0.051   0.000  Inst_aLU/Msub_salida_addsub0001_cy<27> (Inst_aLU/Msub_salida_addsub0001_cy<27>)
     MUXCY:CI->O           1   0.051   0.000  Inst_aLU/Msub_salida_addsub0001_cy<28> (Inst_aLU/Msub_salida_addsub0001_cy<28>)
     MUXCY:CI->O           1   0.051   0.000  Inst_aLU/Msub_salida_addsub0001_cy<29> (Inst_aLU/Msub_salida_addsub0001_cy<29>)
     MUXCY:CI->O           0   0.051   0.000  Inst_aLU/Msub_salida_addsub0001_cy<30> (Inst_aLU/Msub_salida_addsub0001_cy<30>)
     XORCY:CI->O           1   0.699   0.387  Inst_aLU/Msub_salida_addsub0001_xor<31> (Inst_aLU/salida_addsub0001<31>)
     LUT3:I2->O            1   0.612   0.000  Inst_aLU/salida<31>27_F (N105)
     MUXF5:I0->O           8   0.278   0.643  Inst_aLU/salida<31>27 (salida_31_OBUF)
     OBUF:I->O                 3.169          salida_31_OBUF (salida<31>)
    ----------------------------------------
    Total                     12.951ns (10.607ns logic, 2.344ns route)
                                       (81.9% logic, 18.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_rF/miregistro_0_cmp_eq00001'
  Total number of paths / destination ports: 3182 / 32
-------------------------------------------------------------------------
Offset:              12.951ns (Levels of Logic = 39)
  Source:            Inst_rF/miregistro_0_3 (LATCH)
  Destination:       salida<31> (PAD)
  Source Clock:      Inst_rF/miregistro_0_cmp_eq00001 falling

  Data Path: Inst_rF/miregistro_0_3 to salida<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             2   0.588   0.410  Inst_rF/miregistro_0_3 (Inst_rF/miregistro_0_3)
     LUT3:I2->O            1   0.612   0.000  Inst_rF/Mmux__varindex0001_1025 (Inst_rF/Mmux__varindex0001_1025)
     MUXF5:I0->O           1   0.278   0.000  Inst_rF/Mmux__varindex0001_8_f5_24 (Inst_rF/Mmux__varindex0001_8_f525)
     MUXF6:I0->O           1   0.451   0.000  Inst_rF/Mmux__varindex0001_6_f6_24 (Inst_rF/Mmux__varindex0001_6_f625)
     MUXF7:I0->O           1   0.451   0.000  Inst_rF/Mmux__varindex0001_4_f7_24 (Inst_rF/Mmux__varindex0001_4_f725)
     MUXF8:I0->O           2   0.451   0.383  Inst_rF/Mmux__varindex0001_2_f8_24 (Inst_rF/_varindex0001<3>)
     LUT4:I3->O            3   0.612   0.520  Inst_mUX/salida<3>1 (muxToAlu<3>)
     LUT2:I1->O            1   0.612   0.000  Inst_aLU/Msub_salida_addsub0001_lut<3> (Inst_aLU/Msub_salida_addsub0001_lut<3>)
     MUXCY:S->O            1   0.404   0.000  Inst_aLU/Msub_salida_addsub0001_cy<3> (Inst_aLU/Msub_salida_addsub0001_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  Inst_aLU/Msub_salida_addsub0001_cy<4> (Inst_aLU/Msub_salida_addsub0001_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  Inst_aLU/Msub_salida_addsub0001_cy<5> (Inst_aLU/Msub_salida_addsub0001_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  Inst_aLU/Msub_salida_addsub0001_cy<6> (Inst_aLU/Msub_salida_addsub0001_cy<6>)
     MUXCY:CI->O           1   0.051   0.000  Inst_aLU/Msub_salida_addsub0001_cy<7> (Inst_aLU/Msub_salida_addsub0001_cy<7>)
     MUXCY:CI->O           1   0.051   0.000  Inst_aLU/Msub_salida_addsub0001_cy<8> (Inst_aLU/Msub_salida_addsub0001_cy<8>)
     MUXCY:CI->O           1   0.051   0.000  Inst_aLU/Msub_salida_addsub0001_cy<9> (Inst_aLU/Msub_salida_addsub0001_cy<9>)
     MUXCY:CI->O           1   0.051   0.000  Inst_aLU/Msub_salida_addsub0001_cy<10> (Inst_aLU/Msub_salida_addsub0001_cy<10>)
     MUXCY:CI->O           1   0.051   0.000  Inst_aLU/Msub_salida_addsub0001_cy<11> (Inst_aLU/Msub_salida_addsub0001_cy<11>)
     MUXCY:CI->O           1   0.051   0.000  Inst_aLU/Msub_salida_addsub0001_cy<12> (Inst_aLU/Msub_salida_addsub0001_cy<12>)
     MUXCY:CI->O           1   0.051   0.000  Inst_aLU/Msub_salida_addsub0001_cy<13> (Inst_aLU/Msub_salida_addsub0001_cy<13>)
     MUXCY:CI->O           1   0.051   0.000  Inst_aLU/Msub_salida_addsub0001_cy<14> (Inst_aLU/Msub_salida_addsub0001_cy<14>)
     MUXCY:CI->O           1   0.051   0.000  Inst_aLU/Msub_salida_addsub0001_cy<15> (Inst_aLU/Msub_salida_addsub0001_cy<15>)
     MUXCY:CI->O           1   0.051   0.000  Inst_aLU/Msub_salida_addsub0001_cy<16> (Inst_aLU/Msub_salida_addsub0001_cy<16>)
     MUXCY:CI->O           1   0.051   0.000  Inst_aLU/Msub_salida_addsub0001_cy<17> (Inst_aLU/Msub_salida_addsub0001_cy<17>)
     MUXCY:CI->O           1   0.051   0.000  Inst_aLU/Msub_salida_addsub0001_cy<18> (Inst_aLU/Msub_salida_addsub0001_cy<18>)
     MUXCY:CI->O           1   0.051   0.000  Inst_aLU/Msub_salida_addsub0001_cy<19> (Inst_aLU/Msub_salida_addsub0001_cy<19>)
     MUXCY:CI->O           1   0.051   0.000  Inst_aLU/Msub_salida_addsub0001_cy<20> (Inst_aLU/Msub_salida_addsub0001_cy<20>)
     MUXCY:CI->O           1   0.051   0.000  Inst_aLU/Msub_salida_addsub0001_cy<21> (Inst_aLU/Msub_salida_addsub0001_cy<21>)
     MUXCY:CI->O           1   0.051   0.000  Inst_aLU/Msub_salida_addsub0001_cy<22> (Inst_aLU/Msub_salida_addsub0001_cy<22>)
     MUXCY:CI->O           1   0.051   0.000  Inst_aLU/Msub_salida_addsub0001_cy<23> (Inst_aLU/Msub_salida_addsub0001_cy<23>)
     MUXCY:CI->O           1   0.051   0.000  Inst_aLU/Msub_salida_addsub0001_cy<24> (Inst_aLU/Msub_salida_addsub0001_cy<24>)
     MUXCY:CI->O           1   0.051   0.000  Inst_aLU/Msub_salida_addsub0001_cy<25> (Inst_aLU/Msub_salida_addsub0001_cy<25>)
     MUXCY:CI->O           1   0.051   0.000  Inst_aLU/Msub_salida_addsub0001_cy<26> (Inst_aLU/Msub_salida_addsub0001_cy<26>)
     MUXCY:CI->O           1   0.051   0.000  Inst_aLU/Msub_salida_addsub0001_cy<27> (Inst_aLU/Msub_salida_addsub0001_cy<27>)
     MUXCY:CI->O           1   0.051   0.000  Inst_aLU/Msub_salida_addsub0001_cy<28> (Inst_aLU/Msub_salida_addsub0001_cy<28>)
     MUXCY:CI->O           1   0.051   0.000  Inst_aLU/Msub_salida_addsub0001_cy<29> (Inst_aLU/Msub_salida_addsub0001_cy<29>)
     MUXCY:CI->O           0   0.051   0.000  Inst_aLU/Msub_salida_addsub0001_cy<30> (Inst_aLU/Msub_salida_addsub0001_cy<30>)
     XORCY:CI->O           1   0.699   0.387  Inst_aLU/Msub_salida_addsub0001_xor<31> (Inst_aLU/salida_addsub0001<31>)
     LUT3:I2->O            1   0.612   0.000  Inst_aLU/salida<31>27_F (N105)
     MUXF5:I0->O           8   0.278   0.643  Inst_aLU/salida<31>27 (salida_31_OBUF)
     OBUF:I->O                 3.169          salida_31_OBUF (salida<31>)
    ----------------------------------------
    Total                     12.951ns (10.607ns logic, 2.344ns route)
                                       (81.9% logic, 18.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_rF/miregistro_17_cmp_eq00001'
  Total number of paths / destination ports: 1095 / 32
-------------------------------------------------------------------------
Offset:              12.928ns (Levels of Logic = 39)
  Source:            Inst_rF/miregistro_17_3 (LATCH)
  Destination:       salida<31> (PAD)
  Source Clock:      Inst_rF/miregistro_17_cmp_eq00001 falling

  Data Path: Inst_rF/miregistro_17_3 to salida<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             1   0.588   0.387  Inst_rF/miregistro_17_3 (Inst_rF/miregistro_17_3)
     LUT3:I2->O            1   0.612   0.000  Inst_rF/Mmux__varindex0001_8155 (Inst_rF/Mmux__varindex0001_8155)
     MUXF5:I1->O           1   0.278   0.000  Inst_rF/Mmux__varindex0001_7_f5_76 (Inst_rF/Mmux__varindex0001_7_f577)
     MUXF6:I1->O           1   0.451   0.000  Inst_rF/Mmux__varindex0001_6_f6_24 (Inst_rF/Mmux__varindex0001_6_f625)
     MUXF7:I0->O           1   0.451   0.000  Inst_rF/Mmux__varindex0001_4_f7_24 (Inst_rF/Mmux__varindex0001_4_f725)
     MUXF8:I0->O           2   0.451   0.383  Inst_rF/Mmux__varindex0001_2_f8_24 (Inst_rF/_varindex0001<3>)
     LUT4:I3->O            3   0.612   0.520  Inst_mUX/salida<3>1 (muxToAlu<3>)
     LUT2:I1->O            1   0.612   0.000  Inst_aLU/Msub_salida_addsub0001_lut<3> (Inst_aLU/Msub_salida_addsub0001_lut<3>)
     MUXCY:S->O            1   0.404   0.000  Inst_aLU/Msub_salida_addsub0001_cy<3> (Inst_aLU/Msub_salida_addsub0001_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  Inst_aLU/Msub_salida_addsub0001_cy<4> (Inst_aLU/Msub_salida_addsub0001_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  Inst_aLU/Msub_salida_addsub0001_cy<5> (Inst_aLU/Msub_salida_addsub0001_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  Inst_aLU/Msub_salida_addsub0001_cy<6> (Inst_aLU/Msub_salida_addsub0001_cy<6>)
     MUXCY:CI->O           1   0.051   0.000  Inst_aLU/Msub_salida_addsub0001_cy<7> (Inst_aLU/Msub_salida_addsub0001_cy<7>)
     MUXCY:CI->O           1   0.051   0.000  Inst_aLU/Msub_salida_addsub0001_cy<8> (Inst_aLU/Msub_salida_addsub0001_cy<8>)
     MUXCY:CI->O           1   0.051   0.000  Inst_aLU/Msub_salida_addsub0001_cy<9> (Inst_aLU/Msub_salida_addsub0001_cy<9>)
     MUXCY:CI->O           1   0.051   0.000  Inst_aLU/Msub_salida_addsub0001_cy<10> (Inst_aLU/Msub_salida_addsub0001_cy<10>)
     MUXCY:CI->O           1   0.051   0.000  Inst_aLU/Msub_salida_addsub0001_cy<11> (Inst_aLU/Msub_salida_addsub0001_cy<11>)
     MUXCY:CI->O           1   0.051   0.000  Inst_aLU/Msub_salida_addsub0001_cy<12> (Inst_aLU/Msub_salida_addsub0001_cy<12>)
     MUXCY:CI->O           1   0.051   0.000  Inst_aLU/Msub_salida_addsub0001_cy<13> (Inst_aLU/Msub_salida_addsub0001_cy<13>)
     MUXCY:CI->O           1   0.051   0.000  Inst_aLU/Msub_salida_addsub0001_cy<14> (Inst_aLU/Msub_salida_addsub0001_cy<14>)
     MUXCY:CI->O           1   0.051   0.000  Inst_aLU/Msub_salida_addsub0001_cy<15> (Inst_aLU/Msub_salida_addsub0001_cy<15>)
     MUXCY:CI->O           1   0.051   0.000  Inst_aLU/Msub_salida_addsub0001_cy<16> (Inst_aLU/Msub_salida_addsub0001_cy<16>)
     MUXCY:CI->O           1   0.051   0.000  Inst_aLU/Msub_salida_addsub0001_cy<17> (Inst_aLU/Msub_salida_addsub0001_cy<17>)
     MUXCY:CI->O           1   0.051   0.000  Inst_aLU/Msub_salida_addsub0001_cy<18> (Inst_aLU/Msub_salida_addsub0001_cy<18>)
     MUXCY:CI->O           1   0.051   0.000  Inst_aLU/Msub_salida_addsub0001_cy<19> (Inst_aLU/Msub_salida_addsub0001_cy<19>)
     MUXCY:CI->O           1   0.051   0.000  Inst_aLU/Msub_salida_addsub0001_cy<20> (Inst_aLU/Msub_salida_addsub0001_cy<20>)
     MUXCY:CI->O           1   0.051   0.000  Inst_aLU/Msub_salida_addsub0001_cy<21> (Inst_aLU/Msub_salida_addsub0001_cy<21>)
     MUXCY:CI->O           1   0.051   0.000  Inst_aLU/Msub_salida_addsub0001_cy<22> (Inst_aLU/Msub_salida_addsub0001_cy<22>)
     MUXCY:CI->O           1   0.051   0.000  Inst_aLU/Msub_salida_addsub0001_cy<23> (Inst_aLU/Msub_salida_addsub0001_cy<23>)
     MUXCY:CI->O           1   0.051   0.000  Inst_aLU/Msub_salida_addsub0001_cy<24> (Inst_aLU/Msub_salida_addsub0001_cy<24>)
     MUXCY:CI->O           1   0.051   0.000  Inst_aLU/Msub_salida_addsub0001_cy<25> (Inst_aLU/Msub_salida_addsub0001_cy<25>)
     MUXCY:CI->O           1   0.051   0.000  Inst_aLU/Msub_salida_addsub0001_cy<26> (Inst_aLU/Msub_salida_addsub0001_cy<26>)
     MUXCY:CI->O           1   0.051   0.000  Inst_aLU/Msub_salida_addsub0001_cy<27> (Inst_aLU/Msub_salida_addsub0001_cy<27>)
     MUXCY:CI->O           1   0.051   0.000  Inst_aLU/Msub_salida_addsub0001_cy<28> (Inst_aLU/Msub_salida_addsub0001_cy<28>)
     MUXCY:CI->O           1   0.051   0.000  Inst_aLU/Msub_salida_addsub0001_cy<29> (Inst_aLU/Msub_salida_addsub0001_cy<29>)
     MUXCY:CI->O           0   0.051   0.000  Inst_aLU/Msub_salida_addsub0001_cy<30> (Inst_aLU/Msub_salida_addsub0001_cy<30>)
     XORCY:CI->O           1   0.699   0.387  Inst_aLU/Msub_salida_addsub0001_xor<31> (Inst_aLU/salida_addsub0001<31>)
     LUT3:I2->O            1   0.612   0.000  Inst_aLU/salida<31>27_F (N105)
     MUXF5:I0->O           8   0.278   0.643  Inst_aLU/salida<31>27 (salida_31_OBUF)
     OBUF:I->O                 3.169          salida_31_OBUF (salida<31>)
    ----------------------------------------
    Total                     12.928ns (10.607ns logic, 2.321ns route)
                                       (82.0% logic, 18.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_rF/miregistro_18_cmp_eq0000'
  Total number of paths / destination ports: 523 / 32
-------------------------------------------------------------------------
Offset:              12.928ns (Levels of Logic = 39)
  Source:            Inst_rF/miregistro_18_3 (LATCH)
  Destination:       salida<31> (PAD)
  Source Clock:      Inst_rF/miregistro_18_cmp_eq0000 falling

  Data Path: Inst_rF/miregistro_18_3 to salida<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             1   0.588   0.387  Inst_rF/miregistro_18_3 (Inst_rF/miregistro_18_3)
     LUT3:I2->O            1   0.612   0.000  Inst_rF/Mmux__varindex0001_8154 (Inst_rF/Mmux__varindex0001_8154)
     MUXF5:I1->O           1   0.278   0.000  Inst_rF/Mmux__varindex0001_7_f5_75 (Inst_rF/Mmux__varindex0001_7_f576)
     MUXF6:I0->O           1   0.451   0.000  Inst_rF/Mmux__varindex0001_5_f6_50 (Inst_rF/Mmux__varindex0001_5_f651)
     MUXF7:I1->O           1   0.451   0.000  Inst_rF/Mmux__varindex0001_4_f7_24 (Inst_rF/Mmux__varindex0001_4_f725)
     MUXF8:I0->O           2   0.451   0.383  Inst_rF/Mmux__varindex0001_2_f8_24 (Inst_rF/_varindex0001<3>)
     LUT4:I3->O            3   0.612   0.520  Inst_mUX/salida<3>1 (muxToAlu<3>)
     LUT2:I1->O            1   0.612   0.000  Inst_aLU/Msub_salida_addsub0001_lut<3> (Inst_aLU/Msub_salida_addsub0001_lut<3>)
     MUXCY:S->O            1   0.404   0.000  Inst_aLU/Msub_salida_addsub0001_cy<3> (Inst_aLU/Msub_salida_addsub0001_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  Inst_aLU/Msub_salida_addsub0001_cy<4> (Inst_aLU/Msub_salida_addsub0001_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  Inst_aLU/Msub_salida_addsub0001_cy<5> (Inst_aLU/Msub_salida_addsub0001_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  Inst_aLU/Msub_salida_addsub0001_cy<6> (Inst_aLU/Msub_salida_addsub0001_cy<6>)
     MUXCY:CI->O           1   0.051   0.000  Inst_aLU/Msub_salida_addsub0001_cy<7> (Inst_aLU/Msub_salida_addsub0001_cy<7>)
     MUXCY:CI->O           1   0.051   0.000  Inst_aLU/Msub_salida_addsub0001_cy<8> (Inst_aLU/Msub_salida_addsub0001_cy<8>)
     MUXCY:CI->O           1   0.051   0.000  Inst_aLU/Msub_salida_addsub0001_cy<9> (Inst_aLU/Msub_salida_addsub0001_cy<9>)
     MUXCY:CI->O           1   0.051   0.000  Inst_aLU/Msub_salida_addsub0001_cy<10> (Inst_aLU/Msub_salida_addsub0001_cy<10>)
     MUXCY:CI->O           1   0.051   0.000  Inst_aLU/Msub_salida_addsub0001_cy<11> (Inst_aLU/Msub_salida_addsub0001_cy<11>)
     MUXCY:CI->O           1   0.051   0.000  Inst_aLU/Msub_salida_addsub0001_cy<12> (Inst_aLU/Msub_salida_addsub0001_cy<12>)
     MUXCY:CI->O           1   0.051   0.000  Inst_aLU/Msub_salida_addsub0001_cy<13> (Inst_aLU/Msub_salida_addsub0001_cy<13>)
     MUXCY:CI->O           1   0.051   0.000  Inst_aLU/Msub_salida_addsub0001_cy<14> (Inst_aLU/Msub_salida_addsub0001_cy<14>)
     MUXCY:CI->O           1   0.051   0.000  Inst_aLU/Msub_salida_addsub0001_cy<15> (Inst_aLU/Msub_salida_addsub0001_cy<15>)
     MUXCY:CI->O           1   0.051   0.000  Inst_aLU/Msub_salida_addsub0001_cy<16> (Inst_aLU/Msub_salida_addsub0001_cy<16>)
     MUXCY:CI->O           1   0.051   0.000  Inst_aLU/Msub_salida_addsub0001_cy<17> (Inst_aLU/Msub_salida_addsub0001_cy<17>)
     MUXCY:CI->O           1   0.051   0.000  Inst_aLU/Msub_salida_addsub0001_cy<18> (Inst_aLU/Msub_salida_addsub0001_cy<18>)
     MUXCY:CI->O           1   0.051   0.000  Inst_aLU/Msub_salida_addsub0001_cy<19> (Inst_aLU/Msub_salida_addsub0001_cy<19>)
     MUXCY:CI->O           1   0.051   0.000  Inst_aLU/Msub_salida_addsub0001_cy<20> (Inst_aLU/Msub_salida_addsub0001_cy<20>)
     MUXCY:CI->O           1   0.051   0.000  Inst_aLU/Msub_salida_addsub0001_cy<21> (Inst_aLU/Msub_salida_addsub0001_cy<21>)
     MUXCY:CI->O           1   0.051   0.000  Inst_aLU/Msub_salida_addsub0001_cy<22> (Inst_aLU/Msub_salida_addsub0001_cy<22>)
     MUXCY:CI->O           1   0.051   0.000  Inst_aLU/Msub_salida_addsub0001_cy<23> (Inst_aLU/Msub_salida_addsub0001_cy<23>)
     MUXCY:CI->O           1   0.051   0.000  Inst_aLU/Msub_salida_addsub0001_cy<24> (Inst_aLU/Msub_salida_addsub0001_cy<24>)
     MUXCY:CI->O           1   0.051   0.000  Inst_aLU/Msub_salida_addsub0001_cy<25> (Inst_aLU/Msub_salida_addsub0001_cy<25>)
     MUXCY:CI->O           1   0.051   0.000  Inst_aLU/Msub_salida_addsub0001_cy<26> (Inst_aLU/Msub_salida_addsub0001_cy<26>)
     MUXCY:CI->O           1   0.051   0.000  Inst_aLU/Msub_salida_addsub0001_cy<27> (Inst_aLU/Msub_salida_addsub0001_cy<27>)
     MUXCY:CI->O           1   0.051   0.000  Inst_aLU/Msub_salida_addsub0001_cy<28> (Inst_aLU/Msub_salida_addsub0001_cy<28>)
     MUXCY:CI->O           1   0.051   0.000  Inst_aLU/Msub_salida_addsub0001_cy<29> (Inst_aLU/Msub_salida_addsub0001_cy<29>)
     MUXCY:CI->O           0   0.051   0.000  Inst_aLU/Msub_salida_addsub0001_cy<30> (Inst_aLU/Msub_salida_addsub0001_cy<30>)
     XORCY:CI->O           1   0.699   0.387  Inst_aLU/Msub_salida_addsub0001_xor<31> (Inst_aLU/salida_addsub0001<31>)
     LUT3:I2->O            1   0.612   0.000  Inst_aLU/salida<31>27_F (N105)
     MUXF5:I0->O           8   0.278   0.643  Inst_aLU/salida<31>27 (salida_31_OBUF)
     OBUF:I->O                 3.169          salida_31_OBUF (salida<31>)
    ----------------------------------------
    Total                     12.928ns (10.607ns logic, 2.321ns route)
                                       (82.0% logic, 18.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_rF/miregistro_19_cmp_eq0000'
  Total number of paths / destination ports: 523 / 32
-------------------------------------------------------------------------
Offset:              12.928ns (Levels of Logic = 39)
  Source:            Inst_rF/miregistro_19_3 (LATCH)
  Destination:       salida<31> (PAD)
  Source Clock:      Inst_rF/miregistro_19_cmp_eq0000 falling

  Data Path: Inst_rF/miregistro_19_3 to salida<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             1   0.588   0.387  Inst_rF/miregistro_19_3 (Inst_rF/miregistro_19_3)
     LUT3:I2->O            1   0.612   0.000  Inst_rF/Mmux__varindex0001_7103 (Inst_rF/Mmux__varindex0001_7103)
     MUXF5:I1->O           1   0.278   0.000  Inst_rF/Mmux__varindex0001_6_f5_76 (Inst_rF/Mmux__varindex0001_6_f577)
     MUXF6:I1->O           1   0.451   0.000  Inst_rF/Mmux__varindex0001_5_f6_50 (Inst_rF/Mmux__varindex0001_5_f651)
     MUXF7:I1->O           1   0.451   0.000  Inst_rF/Mmux__varindex0001_4_f7_24 (Inst_rF/Mmux__varindex0001_4_f725)
     MUXF8:I0->O           2   0.451   0.383  Inst_rF/Mmux__varindex0001_2_f8_24 (Inst_rF/_varindex0001<3>)
     LUT4:I3->O            3   0.612   0.520  Inst_mUX/salida<3>1 (muxToAlu<3>)
     LUT2:I1->O            1   0.612   0.000  Inst_aLU/Msub_salida_addsub0001_lut<3> (Inst_aLU/Msub_salida_addsub0001_lut<3>)
     MUXCY:S->O            1   0.404   0.000  Inst_aLU/Msub_salida_addsub0001_cy<3> (Inst_aLU/Msub_salida_addsub0001_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  Inst_aLU/Msub_salida_addsub0001_cy<4> (Inst_aLU/Msub_salida_addsub0001_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  Inst_aLU/Msub_salida_addsub0001_cy<5> (Inst_aLU/Msub_salida_addsub0001_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  Inst_aLU/Msub_salida_addsub0001_cy<6> (Inst_aLU/Msub_salida_addsub0001_cy<6>)
     MUXCY:CI->O           1   0.051   0.000  Inst_aLU/Msub_salida_addsub0001_cy<7> (Inst_aLU/Msub_salida_addsub0001_cy<7>)
     MUXCY:CI->O           1   0.051   0.000  Inst_aLU/Msub_salida_addsub0001_cy<8> (Inst_aLU/Msub_salida_addsub0001_cy<8>)
     MUXCY:CI->O           1   0.051   0.000  Inst_aLU/Msub_salida_addsub0001_cy<9> (Inst_aLU/Msub_salida_addsub0001_cy<9>)
     MUXCY:CI->O           1   0.051   0.000  Inst_aLU/Msub_salida_addsub0001_cy<10> (Inst_aLU/Msub_salida_addsub0001_cy<10>)
     MUXCY:CI->O           1   0.051   0.000  Inst_aLU/Msub_salida_addsub0001_cy<11> (Inst_aLU/Msub_salida_addsub0001_cy<11>)
     MUXCY:CI->O           1   0.051   0.000  Inst_aLU/Msub_salida_addsub0001_cy<12> (Inst_aLU/Msub_salida_addsub0001_cy<12>)
     MUXCY:CI->O           1   0.051   0.000  Inst_aLU/Msub_salida_addsub0001_cy<13> (Inst_aLU/Msub_salida_addsub0001_cy<13>)
     MUXCY:CI->O           1   0.051   0.000  Inst_aLU/Msub_salida_addsub0001_cy<14> (Inst_aLU/Msub_salida_addsub0001_cy<14>)
     MUXCY:CI->O           1   0.051   0.000  Inst_aLU/Msub_salida_addsub0001_cy<15> (Inst_aLU/Msub_salida_addsub0001_cy<15>)
     MUXCY:CI->O           1   0.051   0.000  Inst_aLU/Msub_salida_addsub0001_cy<16> (Inst_aLU/Msub_salida_addsub0001_cy<16>)
     MUXCY:CI->O           1   0.051   0.000  Inst_aLU/Msub_salida_addsub0001_cy<17> (Inst_aLU/Msub_salida_addsub0001_cy<17>)
     MUXCY:CI->O           1   0.051   0.000  Inst_aLU/Msub_salida_addsub0001_cy<18> (Inst_aLU/Msub_salida_addsub0001_cy<18>)
     MUXCY:CI->O           1   0.051   0.000  Inst_aLU/Msub_salida_addsub0001_cy<19> (Inst_aLU/Msub_salida_addsub0001_cy<19>)
     MUXCY:CI->O           1   0.051   0.000  Inst_aLU/Msub_salida_addsub0001_cy<20> (Inst_aLU/Msub_salida_addsub0001_cy<20>)
     MUXCY:CI->O           1   0.051   0.000  Inst_aLU/Msub_salida_addsub0001_cy<21> (Inst_aLU/Msub_salida_addsub0001_cy<21>)
     MUXCY:CI->O           1   0.051   0.000  Inst_aLU/Msub_salida_addsub0001_cy<22> (Inst_aLU/Msub_salida_addsub0001_cy<22>)
     MUXCY:CI->O           1   0.051   0.000  Inst_aLU/Msub_salida_addsub0001_cy<23> (Inst_aLU/Msub_salida_addsub0001_cy<23>)
     MUXCY:CI->O           1   0.051   0.000  Inst_aLU/Msub_salida_addsub0001_cy<24> (Inst_aLU/Msub_salida_addsub0001_cy<24>)
     MUXCY:CI->O           1   0.051   0.000  Inst_aLU/Msub_salida_addsub0001_cy<25> (Inst_aLU/Msub_salida_addsub0001_cy<25>)
     MUXCY:CI->O           1   0.051   0.000  Inst_aLU/Msub_salida_addsub0001_cy<26> (Inst_aLU/Msub_salida_addsub0001_cy<26>)
     MUXCY:CI->O           1   0.051   0.000  Inst_aLU/Msub_salida_addsub0001_cy<27> (Inst_aLU/Msub_salida_addsub0001_cy<27>)
     MUXCY:CI->O           1   0.051   0.000  Inst_aLU/Msub_salida_addsub0001_cy<28> (Inst_aLU/Msub_salida_addsub0001_cy<28>)
     MUXCY:CI->O           1   0.051   0.000  Inst_aLU/Msub_salida_addsub0001_cy<29> (Inst_aLU/Msub_salida_addsub0001_cy<29>)
     MUXCY:CI->O           0   0.051   0.000  Inst_aLU/Msub_salida_addsub0001_cy<30> (Inst_aLU/Msub_salida_addsub0001_cy<30>)
     XORCY:CI->O           1   0.699   0.387  Inst_aLU/Msub_salida_addsub0001_xor<31> (Inst_aLU/salida_addsub0001<31>)
     LUT3:I2->O            1   0.612   0.000  Inst_aLU/salida<31>27_F (N105)
     MUXF5:I0->O           8   0.278   0.643  Inst_aLU/salida<31>27 (salida_31_OBUF)
     OBUF:I->O                 3.169          salida_31_OBUF (salida<31>)
    ----------------------------------------
    Total                     12.928ns (10.607ns logic, 2.321ns route)
                                       (82.0% logic, 18.0% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 20497 / 32
-------------------------------------------------------------------------
Delay:               18.865ns (Levels of Logic = 43)
  Source:            reset (PAD)
  Destination:       salida<31> (PAD)

  Data Path: reset to salida<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           194   1.106   1.185  reset_IBUF (reset_IBUF)
     LUT2:I1->O            2   0.612   0.383  Inst_mUX/salida<0>1_SW0 (N5)
     LUT4:I3->O           66   0.612   1.234  Inst_mUX/salida<0>1 (N01)
     LUT2:I0->O          127   0.612   1.167  Inst_iM/instruccion<4>21 (imToURS<10>)
     LUT3:I1->O            1   0.612   0.000  Inst_rF/Mmux__varindex0001_7103 (Inst_rF/Mmux__varindex0001_7103)
     MUXF5:I1->O           1   0.278   0.000  Inst_rF/Mmux__varindex0001_6_f5_76 (Inst_rF/Mmux__varindex0001_6_f577)
     MUXF6:I1->O           1   0.451   0.000  Inst_rF/Mmux__varindex0001_5_f6_50 (Inst_rF/Mmux__varindex0001_5_f651)
     MUXF7:I1->O           1   0.451   0.000  Inst_rF/Mmux__varindex0001_4_f7_24 (Inst_rF/Mmux__varindex0001_4_f725)
     MUXF8:I0->O           2   0.451   0.383  Inst_rF/Mmux__varindex0001_2_f8_24 (Inst_rF/_varindex0001<3>)
     LUT4:I3->O            3   0.612   0.520  Inst_mUX/salida<3>1 (muxToAlu<3>)
     LUT2:I1->O            1   0.612   0.000  Inst_aLU/Msub_salida_addsub0001_lut<3> (Inst_aLU/Msub_salida_addsub0001_lut<3>)
     MUXCY:S->O            1   0.404   0.000  Inst_aLU/Msub_salida_addsub0001_cy<3> (Inst_aLU/Msub_salida_addsub0001_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  Inst_aLU/Msub_salida_addsub0001_cy<4> (Inst_aLU/Msub_salida_addsub0001_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  Inst_aLU/Msub_salida_addsub0001_cy<5> (Inst_aLU/Msub_salida_addsub0001_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  Inst_aLU/Msub_salida_addsub0001_cy<6> (Inst_aLU/Msub_salida_addsub0001_cy<6>)
     MUXCY:CI->O           1   0.051   0.000  Inst_aLU/Msub_salida_addsub0001_cy<7> (Inst_aLU/Msub_salida_addsub0001_cy<7>)
     MUXCY:CI->O           1   0.051   0.000  Inst_aLU/Msub_salida_addsub0001_cy<8> (Inst_aLU/Msub_salida_addsub0001_cy<8>)
     MUXCY:CI->O           1   0.051   0.000  Inst_aLU/Msub_salida_addsub0001_cy<9> (Inst_aLU/Msub_salida_addsub0001_cy<9>)
     MUXCY:CI->O           1   0.051   0.000  Inst_aLU/Msub_salida_addsub0001_cy<10> (Inst_aLU/Msub_salida_addsub0001_cy<10>)
     MUXCY:CI->O           1   0.051   0.000  Inst_aLU/Msub_salida_addsub0001_cy<11> (Inst_aLU/Msub_salida_addsub0001_cy<11>)
     MUXCY:CI->O           1   0.051   0.000  Inst_aLU/Msub_salida_addsub0001_cy<12> (Inst_aLU/Msub_salida_addsub0001_cy<12>)
     MUXCY:CI->O           1   0.051   0.000  Inst_aLU/Msub_salida_addsub0001_cy<13> (Inst_aLU/Msub_salida_addsub0001_cy<13>)
     MUXCY:CI->O           1   0.051   0.000  Inst_aLU/Msub_salida_addsub0001_cy<14> (Inst_aLU/Msub_salida_addsub0001_cy<14>)
     MUXCY:CI->O           1   0.051   0.000  Inst_aLU/Msub_salida_addsub0001_cy<15> (Inst_aLU/Msub_salida_addsub0001_cy<15>)
     MUXCY:CI->O           1   0.051   0.000  Inst_aLU/Msub_salida_addsub0001_cy<16> (Inst_aLU/Msub_salida_addsub0001_cy<16>)
     MUXCY:CI->O           1   0.051   0.000  Inst_aLU/Msub_salida_addsub0001_cy<17> (Inst_aLU/Msub_salida_addsub0001_cy<17>)
     MUXCY:CI->O           1   0.051   0.000  Inst_aLU/Msub_salida_addsub0001_cy<18> (Inst_aLU/Msub_salida_addsub0001_cy<18>)
     MUXCY:CI->O           1   0.051   0.000  Inst_aLU/Msub_salida_addsub0001_cy<19> (Inst_aLU/Msub_salida_addsub0001_cy<19>)
     MUXCY:CI->O           1   0.051   0.000  Inst_aLU/Msub_salida_addsub0001_cy<20> (Inst_aLU/Msub_salida_addsub0001_cy<20>)
     MUXCY:CI->O           1   0.051   0.000  Inst_aLU/Msub_salida_addsub0001_cy<21> (Inst_aLU/Msub_salida_addsub0001_cy<21>)
     MUXCY:CI->O           1   0.051   0.000  Inst_aLU/Msub_salida_addsub0001_cy<22> (Inst_aLU/Msub_salida_addsub0001_cy<22>)
     MUXCY:CI->O           1   0.051   0.000  Inst_aLU/Msub_salida_addsub0001_cy<23> (Inst_aLU/Msub_salida_addsub0001_cy<23>)
     MUXCY:CI->O           1   0.051   0.000  Inst_aLU/Msub_salida_addsub0001_cy<24> (Inst_aLU/Msub_salida_addsub0001_cy<24>)
     MUXCY:CI->O           1   0.051   0.000  Inst_aLU/Msub_salida_addsub0001_cy<25> (Inst_aLU/Msub_salida_addsub0001_cy<25>)
     MUXCY:CI->O           1   0.051   0.000  Inst_aLU/Msub_salida_addsub0001_cy<26> (Inst_aLU/Msub_salida_addsub0001_cy<26>)
     MUXCY:CI->O           1   0.051   0.000  Inst_aLU/Msub_salida_addsub0001_cy<27> (Inst_aLU/Msub_salida_addsub0001_cy<27>)
     MUXCY:CI->O           1   0.051   0.000  Inst_aLU/Msub_salida_addsub0001_cy<28> (Inst_aLU/Msub_salida_addsub0001_cy<28>)
     MUXCY:CI->O           1   0.051   0.000  Inst_aLU/Msub_salida_addsub0001_cy<29> (Inst_aLU/Msub_salida_addsub0001_cy<29>)
     MUXCY:CI->O           0   0.051   0.000  Inst_aLU/Msub_salida_addsub0001_cy<30> (Inst_aLU/Msub_salida_addsub0001_cy<30>)
     XORCY:CI->O           1   0.699   0.387  Inst_aLU/Msub_salida_addsub0001_xor<31> (Inst_aLU/salida_addsub0001<31>)
     LUT3:I2->O            1   0.612   0.000  Inst_aLU/salida<31>27_F (N105)
     MUXF5:I0->O           8   0.278   0.643  Inst_aLU/salida<31>27 (salida_31_OBUF)
     OBUF:I->O                 3.169          salida_31_OBUF (salida<31>)
    ----------------------------------------
    Total                     18.865ns (12.962ns logic, 5.903ns route)
                                       (68.7% logic, 31.3% route)

=========================================================================


Total REAL time to Xst completion: 24.00 secs
Total CPU time to Xst completion: 23.56 secs
 
--> 

Total memory usage is 457248 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  948 (   0 filtered)
Number of infos    :   19 (   0 filtered)

