{
  "Top": "myproject",
  "RtlTop": "myproject",
  "RtlPrefix": "",
  "RtlSubPrefix": "myproject_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "artix7",
    "Device": "xc7a35t",
    "Package": "-cpg236",
    "Speed": "-1",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "input_1": {
      "index": "0",
      "direction": "in",
      "srcType": "stream<nnet::array<ap_uint<8>, 1>, 0>&",
      "srcSize": "8",
      "hwRefs": [{
          "type": "interface",
          "interface": "input_1",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    },
    "layer13_out": {
      "index": "1",
      "direction": "out",
      "srcType": "stream<nnet::array<ap_fixed<4, 0, AP_TRN, AP_WRAP, 0>, 1>, 0>&",
      "srcSize": "8",
      "hwRefs": [{
          "type": "interface",
          "interface": "layer13_out",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_compile -name_max_length=80",
      "config_schedule -enable_dsp_full_reg=0"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "myproject"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "30",
    "Uncertainty": "8.1",
    "IsCombinational": "0",
    "II": "16386 ~ 225282",
    "Latency": "225239"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 30.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "myproject",
    "Version": "1.0",
    "DisplayName": "Myproject",
    "Revision": "2114060233",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_myproject_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/..\/firmware\/myproject.cpp"],
    "TestBench": [
      "..\/..\/myproject_test.cpp",
      "..\/..\/firmware\/weights",
      "..\/..\/tb_data"
    ],
    "Vhdl": [
      "impl\/vhdl\/myproject_compute_output_buffer_2d_array_array_ap_fixed_19_9_5_3_0_4u_config5_s.vhd",
      "impl\/vhdl\/myproject_compute_output_buffer_2d_array_array_ap_fixed_20_10_5_3_0_5u_config8_s.vhd",
      "impl\/vhdl\/myproject_compute_output_buffer_2d_array_array_ap_fixed_20_16_5_3_0_2u_config2_s.vhd",
      "impl\/vhdl\/myproject_conv_2d_cl_array_ap_ufixed_2u_array_ap_fixed_19_9_5_3_0_4u_config5_s.vhd",
      "impl\/vhdl\/myproject_conv_2d_cl_array_ap_ufixed_4u_array_ap_fixed_20_10_5_3_0_5u_config8_s.vhd",
      "impl\/vhdl\/myproject_conv_2d_cl_array_ap_uint_8_1u_array_ap_fixed_20_16_5_3_0_2u_config2_s.vhd",
      "impl\/vhdl\/myproject_dense_array_ap_ufixed_5u_array_ap_fixed_16_6_5_3_0_1u_config12_s.vhd",
      "impl\/vhdl\/myproject_dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_Pipeline_DataPrepare.vhd",
      "impl\/vhdl\/myproject_dense_resource_rf_gt_nin_rem0_ap_uint_ap_fixed_20_16_5_3_0_config2_mult_s.vhd",
      "impl\/vhdl\/myproject_dense_resource_rf_gt_nin_rem0_ap_uint_ap_fixed_20_16_5_3_0_config2_mult_s_outfYi.vhd",
      "impl\/vhdl\/myproject_dense_resource_rf_gt_nin_rem0_ap_uint_ap_fixed_20_16_5_3_0_config2_mult_s_w2_g8j.vhd",
      "impl\/vhdl\/myproject_dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_6_5_3_0_config12_s.vhd",
      "impl\/vhdl\/myproject_dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_6_5_3_0_config12_s_w12_ROM_NPHfu.vhd",
      "impl\/vhdl\/myproject_dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_19_9_5_3_0_config5_mult_s.vhd",
      "impl\/vhdl\/myproject_dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_19_9_5_3_0_config5_mult_s_w5_ROMpcA.vhd",
      "impl\/vhdl\/myproject_dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_20_10_5_3_0_config8_mult_s.vhd",
      "impl\/vhdl\/myproject_dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_20_10_5_3_0_config8_mult_s_w8_ROGfk.vhd",
      "impl\/vhdl\/myproject_fifo_w12_d900_A.vhd",
      "impl\/vhdl\/myproject_fifo_w16_d1_S.vhd",
      "impl\/vhdl\/myproject_fifo_w24_d169_A.vhd",
      "impl\/vhdl\/myproject_fifo_w30_d25_S.vhd",
      "impl\/vhdl\/myproject_fifo_w40_d900_A.vhd",
      "impl\/vhdl\/myproject_fifo_w76_d169_A.vhd",
      "impl\/vhdl\/myproject_fifo_w100_d25_A.vhd",
      "impl\/vhdl\/myproject_flow_control_loop_pipe.vhd",
      "impl\/vhdl\/myproject_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/myproject_linear_array_ap_fixed_1u_array_ap_fixed_4_0_5_3_0_1u_linear_config13_s.vhd",
      "impl\/vhdl\/myproject_mac_muladd_6ns_4s_12s_13_1_1.vhd",
      "impl\/vhdl\/myproject_mac_muladd_6ns_4s_16s_16_1_1.vhd",
      "impl\/vhdl\/myproject_mac_muladd_6s_6ns_12s_13_1_1.vhd",
      "impl\/vhdl\/myproject_mac_muladd_6s_6ns_13s_14_1_1.vhd",
      "impl\/vhdl\/myproject_mac_muladd_6s_6ns_18s_18_1_1.vhd",
      "impl\/vhdl\/myproject_mac_muladd_8ns_5s_20s_21_1_1.vhd",
      "impl\/vhdl\/myproject_mul_6s_6ns_12_1_1.vhd",
      "impl\/vhdl\/myproject_regslice_both.vhd",
      "impl\/vhdl\/myproject_relu_array_ap_fixed_2u_array_ap_ufixed_6_0_4_0_0_2u_relu_config4_s.vhd",
      "impl\/vhdl\/myproject_relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config7_s.vhd",
      "impl\/vhdl\/myproject_relu_array_ap_fixed_5u_array_ap_ufixed_6_0_4_0_0_5u_relu_config10_s.vhd",
      "impl\/vhdl\/myproject_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s.vhd",
      "impl\/vhdl\/myproject_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_p_ZZN4nnet26conv_2d_hbi.vhd",
      "impl\/vhdl\/myproject_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s.vhd",
      "impl\/vhdl\/myproject_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_p_ZZN4nnet26conv_2d_qcK.vhd",
      "impl\/vhdl\/myproject_shift_line_buffer_array_ap_uint_8_1u_config2_s.vhd",
      "impl\/vhdl\/myproject_shift_line_buffer_array_ap_uint_8_1u_config2_s_void_conv_2d_buffer_resource_cbkb.vhd",
      "impl\/vhdl\/myproject_sparsemux_51_5_6_1_1.vhd",
      "impl\/vhdl\/myproject_sparsemux_51_5_8_1_1.vhd",
      "impl\/vhdl\/myproject_sparsemux_101_6_6_1_1.vhd",
      "impl\/vhdl\/myproject_start_for_conv_2d_cl_array_ap_ufixed_2u_array_ap_fixed_19_9_5_3_0_4u_config5_U0.vhd",
      "impl\/vhdl\/myproject_start_for_conv_2d_cl_array_ap_ufixed_4u_array_ap_fixed_20_10_5_3_0_5u_config8IfE.vhd",
      "impl\/vhdl\/myproject_start_for_dense_array_ap_ufixed_5u_array_ap_fixed_16_6_5_3_0_1u_config12_U0.vhd",
      "impl\/vhdl\/myproject_start_for_linear_array_ap_fixed_1u_array_ap_fixed_4_0_5_3_0_1u_linear_config1JfO.vhd",
      "impl\/vhdl\/myproject_start_for_relu_array_ap_fixed_2u_array_ap_ufixed_6_0_4_0_0_2u_relu_config4_U0.vhd",
      "impl\/vhdl\/myproject_start_for_relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config7_U0.vhd",
      "impl\/vhdl\/myproject_start_for_relu_array_ap_fixed_5u_array_ap_ufixed_6_0_4_0_0_5u_relu_config10_U0.vhd",
      "impl\/vhdl\/myproject.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/myproject_compute_output_buffer_2d_array_array_ap_fixed_19_9_5_3_0_4u_config5_s.v",
      "impl\/verilog\/myproject_compute_output_buffer_2d_array_array_ap_fixed_20_10_5_3_0_5u_config8_s.v",
      "impl\/verilog\/myproject_compute_output_buffer_2d_array_array_ap_fixed_20_16_5_3_0_2u_config2_s.v",
      "impl\/verilog\/myproject_conv_2d_cl_array_ap_ufixed_2u_array_ap_fixed_19_9_5_3_0_4u_config5_s.v",
      "impl\/verilog\/myproject_conv_2d_cl_array_ap_ufixed_4u_array_ap_fixed_20_10_5_3_0_5u_config8_s.v",
      "impl\/verilog\/myproject_conv_2d_cl_array_ap_uint_8_1u_array_ap_fixed_20_16_5_3_0_2u_config2_s.v",
      "impl\/verilog\/myproject_dense_array_ap_ufixed_5u_array_ap_fixed_16_6_5_3_0_1u_config12_s.v",
      "impl\/verilog\/myproject_dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_Pipeline_DataPrepare.v",
      "impl\/verilog\/myproject_dense_resource_rf_gt_nin_rem0_ap_uint_ap_fixed_20_16_5_3_0_config2_mult_s.v",
      "impl\/verilog\/myproject_dense_resource_rf_gt_nin_rem0_ap_uint_ap_fixed_20_16_5_3_0_config2_mult_s_outfYi.dat",
      "impl\/verilog\/myproject_dense_resource_rf_gt_nin_rem0_ap_uint_ap_fixed_20_16_5_3_0_config2_mult_s_outfYi.v",
      "impl\/verilog\/myproject_dense_resource_rf_gt_nin_rem0_ap_uint_ap_fixed_20_16_5_3_0_config2_mult_s_w2_g8j.dat",
      "impl\/verilog\/myproject_dense_resource_rf_gt_nin_rem0_ap_uint_ap_fixed_20_16_5_3_0_config2_mult_s_w2_g8j.v",
      "impl\/verilog\/myproject_dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_6_5_3_0_config12_s.v",
      "impl\/verilog\/myproject_dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_6_5_3_0_config12_s_w12_ROM_NPHfu.dat",
      "impl\/verilog\/myproject_dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_6_5_3_0_config12_s_w12_ROM_NPHfu.v",
      "impl\/verilog\/myproject_dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_19_9_5_3_0_config5_mult_s.v",
      "impl\/verilog\/myproject_dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_19_9_5_3_0_config5_mult_s_w5_ROMpcA.dat",
      "impl\/verilog\/myproject_dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_19_9_5_3_0_config5_mult_s_w5_ROMpcA.v",
      "impl\/verilog\/myproject_dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_20_10_5_3_0_config8_mult_s.v",
      "impl\/verilog\/myproject_dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_20_10_5_3_0_config8_mult_s_w8_ROGfk.dat",
      "impl\/verilog\/myproject_dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_20_10_5_3_0_config8_mult_s_w8_ROGfk.v",
      "impl\/verilog\/myproject_fifo_w12_d900_A.v",
      "impl\/verilog\/myproject_fifo_w16_d1_S.v",
      "impl\/verilog\/myproject_fifo_w24_d169_A.v",
      "impl\/verilog\/myproject_fifo_w30_d25_S.v",
      "impl\/verilog\/myproject_fifo_w40_d900_A.v",
      "impl\/verilog\/myproject_fifo_w76_d169_A.v",
      "impl\/verilog\/myproject_fifo_w100_d25_A.v",
      "impl\/verilog\/myproject_flow_control_loop_pipe.v",
      "impl\/verilog\/myproject_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/myproject_linear_array_ap_fixed_1u_array_ap_fixed_4_0_5_3_0_1u_linear_config13_s.v",
      "impl\/verilog\/myproject_mac_muladd_6ns_4s_12s_13_1_1.v",
      "impl\/verilog\/myproject_mac_muladd_6ns_4s_16s_16_1_1.v",
      "impl\/verilog\/myproject_mac_muladd_6s_6ns_12s_13_1_1.v",
      "impl\/verilog\/myproject_mac_muladd_6s_6ns_13s_14_1_1.v",
      "impl\/verilog\/myproject_mac_muladd_6s_6ns_18s_18_1_1.v",
      "impl\/verilog\/myproject_mac_muladd_8ns_5s_20s_21_1_1.v",
      "impl\/verilog\/myproject_mul_6s_6ns_12_1_1.v",
      "impl\/verilog\/myproject_regslice_both.v",
      "impl\/verilog\/myproject_relu_array_ap_fixed_2u_array_ap_ufixed_6_0_4_0_0_2u_relu_config4_s.v",
      "impl\/verilog\/myproject_relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config7_s.v",
      "impl\/verilog\/myproject_relu_array_ap_fixed_5u_array_ap_ufixed_6_0_4_0_0_5u_relu_config10_s.v",
      "impl\/verilog\/myproject_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s.v",
      "impl\/verilog\/myproject_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_p_ZZN4nnet26conv_2d_hbi.v",
      "impl\/verilog\/myproject_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s.v",
      "impl\/verilog\/myproject_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_p_ZZN4nnet26conv_2d_qcK.v",
      "impl\/verilog\/myproject_shift_line_buffer_array_ap_uint_8_1u_config2_s.v",
      "impl\/verilog\/myproject_shift_line_buffer_array_ap_uint_8_1u_config2_s_void_conv_2d_buffer_resource_cbkb.v",
      "impl\/verilog\/myproject_sparsemux_51_5_6_1_1.v",
      "impl\/verilog\/myproject_sparsemux_51_5_8_1_1.v",
      "impl\/verilog\/myproject_sparsemux_101_6_6_1_1.v",
      "impl\/verilog\/myproject_start_for_conv_2d_cl_array_ap_ufixed_2u_array_ap_fixed_19_9_5_3_0_4u_config5_U0.v",
      "impl\/verilog\/myproject_start_for_conv_2d_cl_array_ap_ufixed_4u_array_ap_fixed_20_10_5_3_0_5u_config8IfE.v",
      "impl\/verilog\/myproject_start_for_dense_array_ap_ufixed_5u_array_ap_fixed_16_6_5_3_0_1u_config12_U0.v",
      "impl\/verilog\/myproject_start_for_linear_array_ap_fixed_1u_array_ap_fixed_4_0_5_3_0_1u_linear_config1JfO.v",
      "impl\/verilog\/myproject_start_for_relu_array_ap_fixed_2u_array_ap_ufixed_6_0_4_0_0_2u_relu_config4_U0.v",
      "impl\/verilog\/myproject_start_for_relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config7_U0.v",
      "impl\/verilog\/myproject_start_for_relu_array_ap_fixed_5u_array_ap_ufixed_6_0_4_0_0_5u_relu_config10_U0.v",
      "impl\/verilog\/myproject.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/myproject.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "input_1": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "slave",
      "direction": "in",
      "dataWidth": "8",
      "portPrefix": "input_1_",
      "ports": [
        "input_1_TDATA",
        "input_1_TREADY",
        "input_1_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "1",
          "register_mode": "both",
          "argName": "input_1"
        }]
    },
    "layer13_out": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "master",
      "direction": "out",
      "dataWidth": "8",
      "portPrefix": "layer13_out_",
      "ports": [
        "layer13_out_TDATA",
        "layer13_out_TREADY",
        "layer13_out_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "1",
          "register_mode": "both",
          "argName": "layer13_out"
        }]
    },
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "input_1:layer13_out",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "busTypeName": "acc_handshake",
      "mode": "slave",
      "portMap": {
        "ap_start": "start",
        "ap_done": "done",
        "ap_ready": "ready",
        "ap_idle": "idle"
      },
      "ports": [
        "ap_done",
        "ap_idle",
        "ap_ready",
        "ap_start"
      ]
    }
  },
  "RtlPorts": {
    "input_1_TDATA": {
      "dir": "in",
      "width": "8"
    },
    "input_1_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "input_1_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "layer13_out_TDATA": {
      "dir": "out",
      "width": "8"
    },
    "layer13_out_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "layer13_out_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "myproject",
      "BindInstances": "layer2_out_U layer4_out_U layer5_out_U layer7_out_U layer8_out_U layer10_out_U layer12_out_U",
      "Instances": [
        {
          "ModuleName": "conv_2d_cl_array_ap_uint_8_1u_array_ap_fixed_20_16_5_3_0_2u_config2_s",
          "InstanceName": "conv_2d_cl_array_ap_uint_8_1u_array_ap_fixed_20_16_5_3_0_2u_config2_U0",
          "BindInstances": "icmp_ln51_fu_204_p2 add_ln51_fu_210_p2",
          "Instances": [{
              "ModuleName": "compute_output_buffer_2d_array_array_ap_fixed_20_16_5_3_0_2u_config2_s",
              "InstanceName": "grp_compute_output_buffer_2d_array_array_ap_fixed_20_16_5_3_0_2u_config2_s_fu_118",
              "BindInstances": "icmp_ln284_fu_257_p2 icmp_ln284_1_fu_275_p2 icmp_ln284_2_fu_291_p2 icmp_ln284_3_fu_307_p2 and_ln284_fu_313_p2 and_ln284_1_fu_319_p2 add_ln303_fu_342_p2 icmp_ln303_fu_347_p2 select_ln318_fu_359_p3 add_ln318_fu_366_p2 add_ln307_fu_389_p2 icmp_ln307_fu_394_p2 icmp_ln313_fu_406_p2 select_ln313_fu_411_p3 add_ln313_fu_419_p2",
              "Instances": [
                {
                  "ModuleName": "shift_line_buffer_array_ap_uint_8_1u_config2_s",
                  "InstanceName": "call_ln281_shift_line_buffer_array_ap_uint_8_1u_config2_s_fu_131",
                  "BindInstances": "void_conv_2d_buffer_resource_cl_stream_stream_weight_t_bias_t_line_buffer_3_U void_conv_2d_buffer_resource_cl_stream_stream_weight_t_bias_t_line_buffer_2_U void_conv_2d_buffer_resource_cl_stream_stream_weight_t_bias_t_line_buffer_1_U void_conv_2d_buffer_resource_cl_stream_stream_weight_t_bias_t_line_buffer_U"
                },
                {
                  "ModuleName": "dense_resource_rf_gt_nin_rem0_ap_uint_ap_fixed_20_16_5_3_0_config2_mult_s",
                  "InstanceName": "grp_dense_resource_rf_gt_nin_rem0_ap_uint_ap_fixed_20_16_5_3_0_config2_mult_s_fu_195",
                  "BindInstances": "sparsemux_51_5_8_1_1_U28 mac_muladd_8ns_5s_20s_21_1_1_U29 select_ln144_fu_1138_p3 mac_muladd_8ns_5s_20s_21_1_1_U29 mac_muladd_8ns_5s_20s_21_1_1_U29 icmp_ln144_fu_1150_p2 select_ln144_1_fu_1155_p3 select_ln144_2_fu_1163_p3 acc_3_fu_1171_p3 acc_2_fu_1179_p3 acc_5_fu_1190_p3 acc_4_fu_1198_p3 in_index_1_fu_1206_p2 icmp_ln154_fu_1212_p2 in_index_fu_1218_p3 w_index_fu_1006_p2 icmp_ln135_fu_1012_p2 outidx_U w2_U"
                }
              ]
            }]
        },
        {
          "ModuleName": "relu_array_ap_fixed_2u_array_ap_ufixed_6_0_4_0_0_2u_relu_config4_s",
          "InstanceName": "relu_array_ap_fixed_2u_array_ap_ufixed_6_0_4_0_0_2u_relu_config4_U0",
          "BindInstances": "icmp_ln51_fu_111_p2 xor_ln52_fu_147_p2 icmp_ln52_fu_153_p2 and_ln52_fu_159_p2 select_ln52_26_fu_165_p3 or_ln52_fu_173_p2 select_ln52_fu_179_p3 out_data_0_0_0_0_0_load_fu_187_p3 icmp_ln51_1_fu_195_p2 xor_ln52_1_fu_237_p2 icmp_ln52_1_fu_243_p2 and_ln52_1_fu_249_p2 select_ln52_27_fu_255_p3 or_ln52_1_fu_263_p2 select_ln52_1_fu_269_p3 storemerge_fu_277_p3 i_fu_294_p2 icmp_ln41_fu_300_p2"
        },
        {
          "ModuleName": "conv_2d_cl_array_ap_ufixed_2u_array_ap_fixed_19_9_5_3_0_4u_config5_s",
          "InstanceName": "conv_2d_cl_array_ap_ufixed_2u_array_ap_fixed_19_9_5_3_0_4u_config5_U0",
          "BindInstances": "icmp_ln51_fu_318_p2 add_ln51_fu_324_p2",
          "Instances": [{
              "ModuleName": "compute_output_buffer_2d_array_array_ap_fixed_19_9_5_3_0_4u_config5_s",
              "InstanceName": "grp_compute_output_buffer_2d_array_array_ap_fixed_19_9_5_3_0_4u_config5_s_fu_176",
              "BindInstances": "icmp_ln284_fu_429_p2 icmp_ln284_7_fu_447_p2 icmp_ln284_8_fu_463_p2 icmp_ln284_9_fu_479_p2 and_ln284_fu_485_p2 and_ln284_3_fu_491_p2 add_ln303_fu_526_p2 icmp_ln303_fu_531_p2 select_ln318_fu_543_p3 add_ln318_fu_550_p2 add_ln307_fu_573_p2 icmp_ln307_fu_578_p2 icmp_ln313_fu_590_p2 select_ln313_fu_595_p3 add_ln313_fu_603_p2",
              "Instances": [
                {
                  "ModuleName": "shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s",
                  "InstanceName": "call_ln281_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_195",
                  "BindInstances": "p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_23_U p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_21_U p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_19_U p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_17_U p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_22_U p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_20_U p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_18_U p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_16_U"
                },
                {
                  "ModuleName": "dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_19_9_5_3_0_config5_mult_s",
                  "InstanceName": "grp_dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_19_9_5_3_0_config5_mult_s_fu_319",
                  "BindInstances": "sparsemux_101_6_6_1_1_U119 mac_muladd_6s_6ns_18s_18_1_1_U120 mac_muladd_6s_6ns_18s_18_1_1_U120 mac_muladd_6s_6ns_18s_18_1_1_U120 mac_muladd_6s_6ns_18s_18_1_1_U121 mac_muladd_6s_6ns_18s_18_1_1_U121 mac_muladd_6s_6ns_18s_18_1_1_U121 mac_muladd_6s_6ns_18s_18_1_1_U122 mac_muladd_6s_6ns_18s_18_1_1_U122 mac_muladd_6s_6ns_18s_18_1_1_U122 mac_muladd_6ns_4s_16s_16_1_1_U123 mac_muladd_6ns_4s_16s_16_1_1_U123 mac_muladd_6ns_4s_16s_16_1_1_U123 w_index_fu_1863_p2 icmp_ln46_fu_1869_p2 w5_U"
                }
              ]
            }]
        },
        {
          "ModuleName": "relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config7_s",
          "InstanceName": "relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config7_U0",
          "BindInstances": "icmp_ln51_fu_175_p2 icmp_ln52_fu_211_p2 or_ln52_fu_233_p2 and_ln52_fu_239_p2 add_ln52_fu_249_p2 icmp_ln52_10_fu_265_p2 not_tmp_37_fu_279_p2 and_ln52_13_fu_285_p2 empty_fu_291_p2 or_ln52_15_fu_297_p2 xor_ln52_fu_303_p2 or_ln52_16_fu_309_p2 select_ln52_fu_315_p3 select_ln52_15_fu_323_p3 select_ln52_16_fu_331_p3 out_data_fu_339_p3 icmp_ln51_5_fu_347_p2 icmp_ln52_11_fu_389_p2 or_ln52_17_fu_411_p2 and_ln52_6_fu_417_p2 add_ln52_5_fu_427_p2 icmp_ln52_12_fu_443_p2 not_tmp_44_fu_457_p2 and_ln52_15_fu_463_p2 empty_42_fu_469_p2 or_ln52_18_fu_475_p2 xor_ln52_5_fu_481_p2 or_ln52_19_fu_487_p2 select_ln52_17_fu_493_p3 select_ln52_18_fu_501_p3 select_ln52_19_fu_509_p3 out_data_5_fu_517_p3 icmp_ln51_6_fu_525_p2 icmp_ln52_13_fu_567_p2 or_ln52_20_fu_589_p2 and_ln52_7_fu_595_p2 add_ln52_6_fu_605_p2 icmp_ln52_14_fu_621_p2 not_tmp_51_fu_635_p2 and_ln52_17_fu_641_p2 empty_43_fu_647_p2 or_ln52_21_fu_653_p2 xor_ln52_6_fu_659_p2 or_ln52_22_fu_665_p2 select_ln52_20_fu_671_p3 select_ln52_21_fu_679_p3 select_ln52_22_fu_687_p3 out_data_6_fu_695_p3 icmp_ln51_7_fu_703_p2 icmp_ln52_15_fu_745_p2 or_ln52_23_fu_767_p2 and_ln52_8_fu_773_p2 add_ln52_7_fu_783_p2 icmp_ln52_16_fu_799_p2 not_tmp_58_fu_813_p2 and_ln52_18_fu_819_p2 empty_44_fu_825_p2 or_ln52_24_fu_831_p2 xor_ln52_7_fu_837_p2 or_ln52_25_fu_843_p2 select_ln52_23_fu_849_p3 select_ln52_24_fu_857_p3 select_ln52_25_fu_865_p3 out_data_7_fu_873_p3 i_fu_894_p2 icmp_ln41_fu_900_p2"
        },
        {
          "ModuleName": "conv_2d_cl_array_ap_ufixed_4u_array_ap_fixed_20_10_5_3_0_5u_config8_s",
          "InstanceName": "conv_2d_cl_array_ap_ufixed_4u_array_ap_fixed_20_10_5_3_0_5u_config8_U0",
          "BindInstances": "icmp_ln51_fu_560_p2 add_ln51_fu_566_p2",
          "Instances": [{
              "ModuleName": "compute_output_buffer_2d_array_array_ap_fixed_20_10_5_3_0_5u_config8_s",
              "InstanceName": "grp_compute_output_buffer_2d_array_array_ap_fixed_20_10_5_3_0_5u_config8_s_fu_300",
              "BindInstances": "icmp_ln284_fu_781_p2 icmp_ln284_4_fu_799_p2 icmp_ln284_5_fu_815_p2 icmp_ln284_6_fu_831_p2 and_ln284_fu_837_p2 and_ln284_2_fu_843_p2 add_ln303_fu_884_p2 icmp_ln303_fu_889_p2 select_ln318_fu_901_p3 add_ln318_fu_908_p2 add_ln307_fu_931_p2 icmp_ln307_fu_936_p2 icmp_ln313_fu_948_p2 select_ln313_fu_953_p3 add_ln313_fu_961_p2",
              "Instances": [
                {
                  "ModuleName": "shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s",
                  "InstanceName": "call_ln281_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_fu_327",
                  "BindInstances": "p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_15_U p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_11_U p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_7_U p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_3_U p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_14_U p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_10_U p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_6_U p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_2_U p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_13_U p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_9_U p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_5_U p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_1_U p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_12_U p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_8_U p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_4_U p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_U"
                },
                {
                  "ModuleName": "dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_20_10_5_3_0_config8_mult_s",
                  "InstanceName": "grp_dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_20_10_5_3_0_config8_mult_s_fu_571",
                  "BindInstances": "sparsemux_101_6_6_1_1_U290 mac_muladd_6s_6ns_12s_13_1_1_U297 mac_muladd_6s_6ns_12s_13_1_1_U297 sparsemux_101_6_6_1_1_U291 mul_6s_6ns_12_1_1_U292 mac_muladd_6s_6ns_12s_13_1_1_U297 add_ln58_1_fu_3978_p2 mac_muladd_6s_6ns_12s_13_1_1_U298 mac_muladd_6s_6ns_12s_13_1_1_U298 mul_6s_6ns_12_1_1_U293 mac_muladd_6s_6ns_12s_13_1_1_U298 add_ln58_3_fu_4025_p2 mac_muladd_6s_6ns_12s_13_1_1_U299 mac_muladd_6s_6ns_12s_13_1_1_U299 mul_6s_6ns_12_1_1_U294 mac_muladd_6s_6ns_12s_13_1_1_U299 add_ln58_5_fu_4072_p2 mac_muladd_6s_6ns_12s_13_1_1_U300 mac_muladd_6s_6ns_12s_13_1_1_U300 mul_6s_6ns_12_1_1_U295 mac_muladd_6s_6ns_12s_13_1_1_U300 add_ln58_7_fu_4119_p2 mul_6s_6ns_12_1_1_U296 mac_muladd_6ns_4s_12s_13_1_1_U301 mac_muladd_6ns_4s_12s_13_1_1_U301 mac_muladd_6ns_4s_12s_13_1_1_U301 add_ln58_9_fu_4166_p2 w_index_fu_3503_p2 icmp_ln46_fu_3509_p2 w8_U"
                }
              ]
            }]
        },
        {
          "ModuleName": "relu_array_ap_fixed_5u_array_ap_ufixed_6_0_4_0_0_5u_relu_config10_s",
          "InstanceName": "relu_array_ap_fixed_5u_array_ap_ufixed_6_0_4_0_0_5u_relu_config10_U0",
          "BindInstances": "icmp_ln51_fu_199_p2 icmp_ln52_fu_235_p2 or_ln52_fu_257_p2 and_ln52_fu_263_p2 add_ln52_fu_273_p2 icmp_ln52_1_fu_289_p2 not_tmp_3_fu_303_p2 and_ln52_4_fu_309_p2 empty_fu_315_p2 or_ln52_1_fu_321_p2 xor_ln52_fu_327_p2 or_ln52_2_fu_333_p2 select_ln52_fu_339_p3 select_ln52_1_fu_347_p3 select_ln52_2_fu_355_p3 out_data_fu_363_p3 icmp_ln51_1_fu_371_p2 icmp_ln52_2_fu_413_p2 or_ln52_3_fu_435_p2 and_ln52_1_fu_441_p2 add_ln52_1_fu_451_p2 icmp_ln52_3_fu_467_p2 not_tmp_10_fu_481_p2 and_ln52_6_fu_487_p2 empty_38_fu_493_p2 or_ln52_4_fu_499_p2 xor_ln52_1_fu_505_p2 or_ln52_5_fu_511_p2 select_ln52_3_fu_517_p3 select_ln52_4_fu_525_p3 select_ln52_5_fu_533_p3 out_data_1_fu_541_p3 icmp_ln51_2_fu_549_p2 icmp_ln52_4_fu_591_p2 or_ln52_6_fu_613_p2 and_ln52_2_fu_619_p2 add_ln52_2_fu_629_p2 icmp_ln52_5_fu_645_p2 not_tmp_17_fu_659_p2 and_ln52_8_fu_665_p2 empty_39_fu_671_p2 or_ln52_7_fu_677_p2 xor_ln52_2_fu_683_p2 or_ln52_8_fu_689_p2 select_ln52_6_fu_695_p3 select_ln52_7_fu_703_p3 select_ln52_8_fu_711_p3 out_data_2_fu_719_p3 icmp_ln51_3_fu_727_p2 icmp_ln52_6_fu_769_p2 or_ln52_9_fu_791_p2 and_ln52_3_fu_797_p2 add_ln52_3_fu_807_p2 icmp_ln52_7_fu_823_p2 not_tmp_24_fu_837_p2 and_ln52_10_fu_843_p2 empty_40_fu_849_p2 or_ln52_10_fu_855_p2 xor_ln52_3_fu_861_p2 or_ln52_11_fu_867_p2 select_ln52_9_fu_873_p3 select_ln52_10_fu_881_p3 select_ln52_11_fu_889_p3 out_data_3_fu_897_p3 icmp_ln51_4_fu_905_p2 icmp_ln52_8_fu_947_p2 or_ln52_12_fu_969_p2 and_ln52_5_fu_975_p2 add_ln52_4_fu_985_p2 icmp_ln52_9_fu_1001_p2 not_tmp_31_fu_1015_p2 and_ln52_11_fu_1021_p2 empty_41_fu_1027_p2 or_ln52_13_fu_1033_p2 xor_ln52_4_fu_1039_p2 or_ln52_14_fu_1045_p2 select_ln52_12_fu_1051_p3 select_ln52_13_fu_1059_p3 select_ln52_14_fu_1067_p3 out_data_4_fu_1075_p3 i_fu_1098_p2 icmp_ln41_fu_1104_p2"
        },
        {
          "ModuleName": "dense_array_ap_ufixed_5u_array_ap_fixed_16_6_5_3_0_1u_config12_s",
          "InstanceName": "dense_array_ap_ufixed_5u_array_ap_fixed_16_6_5_3_0_1u_config12_U0",
          "Instances": [
            {
              "ModuleName": "dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_Pipeline_DataPrepare",
              "InstanceName": "grp_dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_Pipeline_DataPrepare_fu_533",
              "BindInstances": "i_in_fu_1783_p2 icmp_ln33_fu_2414_p2"
            },
            {
              "ModuleName": "dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_6_5_3_0_config12_s",
              "InstanceName": "grp_dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_6_5_3_0_config12_s_fu_664",
              "BindInstances": "sparsemux_51_5_6_1_1_U541 mul_6s_6ns_12_1_1_U542 sparsemux_51_5_6_1_1_U543 mac_muladd_6s_6ns_13s_14_1_1_U548 mac_muladd_6s_6ns_13s_14_1_1_U548 sparsemux_51_5_6_1_1_U544 mul_6s_6ns_12_1_1_U545 sparsemux_51_5_6_1_1_U546 mac_muladd_6s_6ns_12s_13_1_1_U549 mac_muladd_6s_6ns_12s_13_1_1_U549 sparsemux_51_5_6_1_1_U547 mac_muladd_6ns_4s_12s_13_1_1_U550 mac_muladd_6ns_4s_12s_13_1_1_U550 mac_muladd_6s_6ns_12s_13_1_1_U549 mac_muladd_6ns_4s_12s_13_1_1_U550 mac_muladd_6s_6ns_13s_14_1_1_U548 add_ln58_15_fu_5088_p2 add_ln58_16_fu_5098_p2 w_index_fu_4423_p2 icmp_ln46_fu_4429_p2 w12_U"
            }
          ]
        },
        {
          "ModuleName": "linear_array_ap_fixed_1u_array_ap_fixed_4_0_5_3_0_1u_linear_config13_s",
          "InstanceName": "linear_array_ap_fixed_1u_array_ap_fixed_4_0_5_3_0_1u_linear_config13_U0"
        }
      ]
    },
    "Info": {
      "shift_line_buffer_array_ap_uint_8_1u_config2_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "1"
      },
      "dense_resource_rf_gt_nin_rem0_ap_uint_ap_fixed_20_16_5_3_0_config2_mult_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "compute_output_buffer_2d_array_array_ap_fixed_20_16_5_3_0_2u_config2_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "conv_2d_cl_array_ap_uint_8_1u_array_ap_fixed_20_16_5_3_0_2u_config2_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "relu_array_ap_fixed_2u_array_ap_ufixed_6_0_4_0_0_2u_relu_config4_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "1"
      },
      "dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_19_9_5_3_0_config5_mult_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "compute_output_buffer_2d_array_array_ap_fixed_19_9_5_3_0_4u_config5_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "conv_2d_cl_array_ap_ufixed_2u_array_ap_fixed_19_9_5_3_0_4u_config5_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config7_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "1"
      },
      "dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_20_10_5_3_0_config8_mult_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "compute_output_buffer_2d_array_array_ap_fixed_20_10_5_3_0_5u_config8_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "conv_2d_cl_array_ap_ufixed_4u_array_ap_fixed_20_10_5_3_0_5u_config8_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "relu_array_ap_fixed_5u_array_ap_ufixed_6_0_4_0_0_5u_relu_config10_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_Pipeline_DataPrepare": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_6_5_3_0_config12_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "dense_array_ap_ufixed_5u_array_ap_fixed_16_6_5_3_0_1u_config12_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "linear_array_ap_fixed_1u_array_ap_fixed_4_0_5_3_0_1u_linear_config13_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "myproject": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "shift_line_buffer_array_ap_uint_8_1u_config2_s": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "1",
          "PipelineDepth": "1",
          "PipelineType": "yes"
        },
        "Timing": {
          "Target": "30.00",
          "Uncertainty": "8.10",
          "Estimate": "6.468"
        },
        "Area": {
          "FF": "257",
          "AVAIL_FF": "41600",
          "UTIL_FF": "~0",
          "LUT": "308",
          "AVAIL_LUT": "20800",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "100",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "90",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "dense_resource_rf_gt_nin_rem0_ap_uint_ap_fixed_20_16_5_3_0_config2_mult_s": {
        "Latency": {
          "LatencyBest": "50",
          "LatencyAvg": "50",
          "LatencyWorst": "51",
          "PipelineII": "50",
          "PipelineDepth": "",
          "PipelineType": "loop rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "30.00",
          "Uncertainty": "8.10",
          "Estimate": "16.931"
        },
        "Loops": [{
            "Name": "ReuseLoop",
            "TripCount": "50",
            "Latency": "50",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "BRAM_18K": "1",
          "AVAIL_BRAM": "100",
          "UTIL_BRAM": "1",
          "DSP": "1",
          "AVAIL_DSP": "90",
          "UTIL_DSP": "1",
          "FF": "530",
          "AVAIL_FF": "41600",
          "UTIL_FF": "1",
          "LUT": "988",
          "AVAIL_LUT": "20800",
          "UTIL_LUT": "4",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "compute_output_buffer_2d_array_array_ap_fixed_20_16_5_3_0_2u_config2_s": {
        "Latency": {
          "LatencyBest": "2",
          "LatencyAvg": "19",
          "LatencyWorst": "53",
          "PipelineIIMin": "2",
          "PipelineIIMax": "53",
          "PipelineII": "2 ~ 53",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "30.00",
          "Uncertainty": "8.10",
          "Estimate": "20.557"
        },
        "Area": {
          "BRAM_18K": "1",
          "AVAIL_BRAM": "100",
          "UTIL_BRAM": "1",
          "DSP": "1",
          "AVAIL_DSP": "90",
          "UTIL_DSP": "1",
          "FF": "1121",
          "AVAIL_FF": "41600",
          "UTIL_FF": "2",
          "LUT": "1805",
          "AVAIL_LUT": "20800",
          "UTIL_LUT": "8",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "conv_2d_cl_array_ap_uint_8_1u_array_ap_fixed_20_16_5_3_0_2u_config2_s": {
        "Latency": {
          "LatencyBest": "16385",
          "LatencyAvg": "86017",
          "LatencyWorst": "225281",
          "PipelineIIMin": "16385",
          "PipelineIIMax": "225281",
          "PipelineII": "16385 ~ 225281",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "30.00",
          "Uncertainty": "8.10",
          "Estimate": "20.557"
        },
        "Loops": [{
            "Name": "ReadInputHeight_ReadInputWidth",
            "TripCount": "4096",
            "LatencyMin": "16384",
            "LatencyMax": "225280",
            "Latency": "16384 ~ 225280",
            "PipelineII": "",
            "PipelineDepthMin": "4",
            "PipelineDepthMax": "55",
            "PipelineDepth": "4 ~ 55"
          }],
        "Area": {
          "BRAM_18K": "1",
          "AVAIL_BRAM": "100",
          "UTIL_BRAM": "1",
          "DSP": "1",
          "AVAIL_DSP": "90",
          "UTIL_DSP": "1",
          "FF": "1148",
          "AVAIL_FF": "41600",
          "UTIL_FF": "2",
          "LUT": "1903",
          "AVAIL_LUT": "20800",
          "UTIL_LUT": "9",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "relu_array_ap_fixed_2u_array_ap_ufixed_6_0_4_0_0_2u_relu_config4_s": {
        "Latency": {
          "LatencyBest": "901",
          "LatencyAvg": "901",
          "LatencyWorst": "901",
          "PipelineII": "900",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "30.00",
          "Uncertainty": "8.10",
          "Estimate": "11.369"
        },
        "Loops": [{
            "Name": "ReLUActLoop",
            "TripCount": "900",
            "Latency": "899",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "13",
          "AVAIL_FF": "41600",
          "UTIL_FF": "~0",
          "LUT": "230",
          "AVAIL_LUT": "20800",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "100",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "90",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "1",
          "PipelineDepth": "1",
          "PipelineType": "yes"
        },
        "Timing": {
          "Target": "30.00",
          "Uncertainty": "8.10",
          "Estimate": "6.468"
        },
        "Area": {
          "FF": "513",
          "AVAIL_FF": "41600",
          "UTIL_FF": "1",
          "LUT": "616",
          "AVAIL_LUT": "20800",
          "UTIL_LUT": "2",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "100",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "90",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_19_9_5_3_0_config5_mult_s": {
        "Latency": {
          "LatencyBest": "50",
          "LatencyAvg": "50",
          "LatencyWorst": "51",
          "PipelineII": "50",
          "PipelineDepth": "",
          "PipelineType": "loop rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "30.00",
          "Uncertainty": "8.10",
          "Estimate": "11.867"
        },
        "Loops": [{
            "Name": "ReuseLoop",
            "TripCount": "50",
            "Latency": "50",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "BRAM_18K": "1",
          "AVAIL_BRAM": "100",
          "UTIL_BRAM": "1",
          "DSP": "4",
          "AVAIL_DSP": "90",
          "UTIL_DSP": "4",
          "FF": "763",
          "AVAIL_FF": "41600",
          "UTIL_FF": "1",
          "LUT": "1280",
          "AVAIL_LUT": "20800",
          "UTIL_LUT": "6",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "compute_output_buffer_2d_array_array_ap_fixed_19_9_5_3_0_4u_config5_s": {
        "Latency": {
          "LatencyBest": "2",
          "LatencyAvg": "19",
          "LatencyWorst": "53",
          "PipelineIIMin": "2",
          "PipelineIIMax": "53",
          "PipelineII": "2 ~ 53",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "30.00",
          "Uncertainty": "8.10",
          "Estimate": "15.647"
        },
        "Area": {
          "BRAM_18K": "1",
          "AVAIL_BRAM": "100",
          "UTIL_BRAM": "1",
          "DSP": "4",
          "AVAIL_DSP": "90",
          "UTIL_DSP": "4",
          "FF": "1710",
          "AVAIL_FF": "41600",
          "UTIL_FF": "4",
          "LUT": "2405",
          "AVAIL_LUT": "20800",
          "UTIL_LUT": "11",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "conv_2d_cl_array_ap_ufixed_2u_array_ap_fixed_19_9_5_3_0_4u_config5_s": {
        "Latency": {
          "LatencyBest": "3601",
          "LatencyAvg": "18901",
          "LatencyWorst": "49501",
          "PipelineIIMin": "3601",
          "PipelineIIMax": "49501",
          "PipelineII": "3601 ~ 49501",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "30.00",
          "Uncertainty": "8.10",
          "Estimate": "15.647"
        },
        "Loops": [{
            "Name": "ReadInputHeight_ReadInputWidth",
            "TripCount": "900",
            "LatencyMin": "3600",
            "LatencyMax": "49500",
            "Latency": "3600 ~ 49500",
            "PipelineII": "",
            "PipelineDepthMin": "4",
            "PipelineDepthMax": "55",
            "PipelineDepth": "4 ~ 55"
          }],
        "Area": {
          "BRAM_18K": "1",
          "AVAIL_BRAM": "100",
          "UTIL_BRAM": "1",
          "DSP": "4",
          "AVAIL_DSP": "90",
          "UTIL_DSP": "4",
          "FF": "1738",
          "AVAIL_FF": "41600",
          "UTIL_FF": "4",
          "LUT": "2496",
          "AVAIL_LUT": "20800",
          "UTIL_LUT": "12",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config7_s": {
        "Latency": {
          "LatencyBest": "170",
          "LatencyAvg": "170",
          "LatencyWorst": "170",
          "PipelineII": "169",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "30.00",
          "Uncertainty": "8.10",
          "Estimate": "14.121"
        },
        "Loops": [{
            "Name": "ReLUActLoop",
            "TripCount": "169",
            "Latency": "168",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "11",
          "AVAIL_FF": "41600",
          "UTIL_FF": "~0",
          "LUT": "514",
          "AVAIL_LUT": "20800",
          "UTIL_LUT": "2",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "100",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "90",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "1",
          "PipelineDepth": "1",
          "PipelineType": "yes"
        },
        "Timing": {
          "Target": "30.00",
          "Uncertainty": "8.10",
          "Estimate": "6.468"
        },
        "Area": {
          "FF": "1025",
          "AVAIL_FF": "41600",
          "UTIL_FF": "2",
          "LUT": "1232",
          "AVAIL_LUT": "20800",
          "UTIL_LUT": "5",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "100",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "90",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_20_10_5_3_0_config8_mult_s": {
        "Latency": {
          "LatencyBest": "50",
          "LatencyAvg": "50",
          "LatencyWorst": "51",
          "PipelineII": "50",
          "PipelineDepth": "",
          "PipelineType": "loop rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "30.00",
          "Uncertainty": "8.10",
          "Estimate": "14.587"
        },
        "Loops": [{
            "Name": "ReuseLoop",
            "TripCount": "50",
            "Latency": "50",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "BRAM_18K": "2",
          "AVAIL_BRAM": "100",
          "UTIL_BRAM": "2",
          "DSP": "5",
          "AVAIL_DSP": "90",
          "UTIL_DSP": "5",
          "FF": "1411",
          "AVAIL_FF": "41600",
          "UTIL_FF": "3",
          "LUT": "2674",
          "AVAIL_LUT": "20800",
          "UTIL_LUT": "12",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "compute_output_buffer_2d_array_array_ap_fixed_20_10_5_3_0_5u_config8_s": {
        "Latency": {
          "LatencyBest": "2",
          "LatencyAvg": "19",
          "LatencyWorst": "53",
          "PipelineIIMin": "2",
          "PipelineIIMax": "53",
          "PipelineII": "2 ~ 53",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "30.00",
          "Uncertainty": "8.10",
          "Estimate": "18.215"
        },
        "Area": {
          "BRAM_18K": "2",
          "AVAIL_BRAM": "100",
          "UTIL_BRAM": "2",
          "DSP": "5",
          "AVAIL_DSP": "90",
          "UTIL_DSP": "5",
          "FF": "3170",
          "AVAIL_FF": "41600",
          "UTIL_FF": "7",
          "LUT": "4415",
          "AVAIL_LUT": "20800",
          "UTIL_LUT": "21",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "conv_2d_cl_array_ap_ufixed_4u_array_ap_fixed_20_10_5_3_0_5u_config8_s": {
        "Latency": {
          "LatencyBest": "677",
          "LatencyAvg": "3550",
          "LatencyWorst": "9296",
          "PipelineIIMin": "677",
          "PipelineIIMax": "9296",
          "PipelineII": "677 ~ 9296",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "30.00",
          "Uncertainty": "8.10",
          "Estimate": "18.215"
        },
        "Loops": [{
            "Name": "ReadInputHeight_ReadInputWidth",
            "TripCount": "169",
            "LatencyMin": "676",
            "LatencyMax": "9295",
            "Latency": "676 ~ 9295",
            "PipelineII": "",
            "PipelineDepthMin": "4",
            "PipelineDepthMax": "55",
            "PipelineDepth": "4 ~ 55"
          }],
        "Area": {
          "BRAM_18K": "2",
          "AVAIL_BRAM": "100",
          "UTIL_BRAM": "2",
          "DSP": "5",
          "AVAIL_DSP": "90",
          "UTIL_DSP": "5",
          "FF": "3208",
          "AVAIL_FF": "41600",
          "UTIL_FF": "7",
          "LUT": "4502",
          "AVAIL_LUT": "20800",
          "UTIL_LUT": "21",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "relu_array_ap_fixed_5u_array_ap_ufixed_6_0_4_0_0_5u_relu_config10_s": {
        "Latency": {
          "LatencyBest": "26",
          "LatencyAvg": "26",
          "LatencyWorst": "26",
          "PipelineII": "25",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "30.00",
          "Uncertainty": "8.10",
          "Estimate": "13.954"
        },
        "Loops": [{
            "Name": "ReLUActLoop",
            "TripCount": "25",
            "Latency": "24",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "8",
          "AVAIL_FF": "41600",
          "UTIL_FF": "~0",
          "LUT": "627",
          "AVAIL_LUT": "20800",
          "UTIL_LUT": "3",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "100",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "90",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_Pipeline_DataPrepare": {
        "Latency": {
          "LatencyBest": "26",
          "LatencyAvg": "26",
          "LatencyWorst": "26",
          "PipelineII": "25",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "30.00",
          "Uncertainty": "8.10",
          "Estimate": "5.082"
        },
        "Loops": [{
            "Name": "DataPrepare",
            "TripCount": "25",
            "Latency": "24",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "757",
          "AVAIL_FF": "41600",
          "UTIL_FF": "1",
          "LUT": "64",
          "AVAIL_LUT": "20800",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "100",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "90",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_6_5_3_0_config12_s": {
        "Latency": {
          "LatencyBest": "25",
          "LatencyAvg": "25",
          "LatencyWorst": "26",
          "PipelineII": "25",
          "PipelineDepth": "",
          "PipelineType": "loop rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "30.00",
          "Uncertainty": "8.10",
          "Estimate": "20.500"
        },
        "Loops": [{
            "Name": "ReuseLoop",
            "TripCount": "25",
            "Latency": "25",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "BRAM_18K": "1",
          "AVAIL_BRAM": "100",
          "UTIL_BRAM": "1",
          "DSP": "3",
          "AVAIL_DSP": "90",
          "UTIL_DSP": "3",
          "FF": "1550",
          "AVAIL_FF": "41600",
          "UTIL_FF": "3",
          "LUT": "3072",
          "AVAIL_LUT": "20800",
          "UTIL_LUT": "14",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "dense_array_ap_ufixed_5u_array_ap_fixed_16_6_5_3_0_1u_config12_s": {
        "Latency": {
          "LatencyBest": "55",
          "LatencyAvg": "55",
          "LatencyWorst": "56",
          "PipelineIIMin": "55",
          "PipelineIIMax": "56",
          "PipelineII": "55 ~ 56",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "30.00",
          "Uncertainty": "8.10",
          "Estimate": "20.500"
        },
        "Area": {
          "BRAM_18K": "1",
          "AVAIL_BRAM": "100",
          "UTIL_BRAM": "1",
          "DSP": "3",
          "AVAIL_DSP": "90",
          "UTIL_DSP": "3",
          "FF": "2332",
          "AVAIL_FF": "41600",
          "UTIL_FF": "5",
          "LUT": "3190",
          "AVAIL_LUT": "20800",
          "UTIL_LUT": "15",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "linear_array_ap_fixed_1u_array_ap_fixed_4_0_5_3_0_1u_linear_config13_s": {
        "Latency": {
          "LatencyBest": "1",
          "LatencyAvg": "1",
          "LatencyWorst": "1",
          "PipelineII": "1",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "30.00",
          "Uncertainty": "8.10",
          "Estimate": "5.053"
        },
        "Area": {
          "FF": "3",
          "AVAIL_FF": "41600",
          "UTIL_FF": "~0",
          "LUT": "44",
          "AVAIL_LUT": "20800",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "100",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "90",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "myproject": {
        "Latency": {
          "LatencyBest": "225239",
          "LatencyAvg": "225239",
          "LatencyWorst": "225289",
          "PipelineIIMin": "16386",
          "PipelineIIMax": "225282",
          "PipelineII": "16386 ~ 225282",
          "PipelineDepth": "",
          "PipelineType": "dataflow"
        },
        "Timing": {
          "Target": "30.00",
          "Uncertainty": "8.10",
          "Estimate": "20.557"
        },
        "Area": {
          "BRAM_18K": "22",
          "AVAIL_BRAM": "100",
          "UTIL_BRAM": "22",
          "DSP": "13",
          "AVAIL_DSP": "90",
          "UTIL_DSP": "14",
          "FF": "9470",
          "AVAIL_FF": "41600",
          "UTIL_FF": "22",
          "LUT": "14109",
          "AVAIL_LUT": "20800",
          "UTIL_LUT": "67",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2025-04-28 20:13:03 CDT",
    "ToolName": "vitis_hls",
    "ToolVersion": "2024.2"
  }
}
