
*** Running vivado
    with args -log bd_mcu_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_mcu_wrapper.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source bd_mcu_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.1/data/ip'.
Command: synth_design -top bd_mcu_wrapper -part xc7a100tfgg484-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tfgg484-2
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 16984 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 761.043 ; gain = 177.027
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_mcu_wrapper' [F:/General_Readout_Platform/gen1/fpga/demo_mcu/demo_mcu.srcs/sources_1/bd/bd_mcu/hdl/bd_mcu_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [D:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:36115]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (1#1) [D:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:36115]
INFO: [Synth 8-6157] synthesizing module 'bd_mcu' [F:/General_Readout_Platform/gen1/fpga/demo_mcu/demo_mcu.srcs/sources_1/bd/bd_mcu/synth/bd_mcu.v:13]
INFO: [Synth 8-6157] synthesizing module 'bd_mcu_axi_gpio_0_0' [F:/General_Readout_Platform/gen1/fpga/demo_mcu/demo_mcu.runs/synth_1/.Xil/Vivado-12044-DESKTOP-9H84E9K/realtime/bd_mcu_axi_gpio_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_mcu_axi_gpio_0_0' (2#1) [F:/General_Readout_Platform/gen1/fpga/demo_mcu/demo_mcu.runs/synth_1/.Xil/Vivado-12044-DESKTOP-9H84E9K/realtime/bd_mcu_axi_gpio_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'bd_mcu_axi_iic_0_0' [F:/General_Readout_Platform/gen1/fpga/demo_mcu/demo_mcu.runs/synth_1/.Xil/Vivado-12044-DESKTOP-9H84E9K/realtime/bd_mcu_axi_iic_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_mcu_axi_iic_0_0' (3#1) [F:/General_Readout_Platform/gen1/fpga/demo_mcu/demo_mcu.runs/synth_1/.Xil/Vivado-12044-DESKTOP-9H84E9K/realtime/bd_mcu_axi_iic_0_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'axi_iic_0' of module 'bd_mcu_axi_iic_0_0' has 27 connections declared, but only 25 given [F:/General_Readout_Platform/gen1/fpga/demo_mcu/demo_mcu.srcs/sources_1/bd/bd_mcu/synth/bd_mcu.v:194]
INFO: [Synth 8-6157] synthesizing module 'bd_mcu_axi_uartlite_0_0' [F:/General_Readout_Platform/gen1/fpga/demo_mcu/demo_mcu.runs/synth_1/.Xil/Vivado-12044-DESKTOP-9H84E9K/realtime/bd_mcu_axi_uartlite_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_mcu_axi_uartlite_0_0' (4#1) [F:/General_Readout_Platform/gen1/fpga/demo_mcu/demo_mcu.runs/synth_1/.Xil/Vivado-12044-DESKTOP-9H84E9K/realtime/bd_mcu_axi_uartlite_0_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'axi_uartlite_0' of module 'bd_mcu_axi_uartlite_0_0' has 22 connections declared, but only 21 given [F:/General_Readout_Platform/gen1/fpga/demo_mcu/demo_mcu.srcs/sources_1/bd/bd_mcu/synth/bd_mcu.v:220]
INFO: [Synth 8-6157] synthesizing module 'bd_mcu_clk_wiz_1_0' [F:/General_Readout_Platform/gen1/fpga/demo_mcu/demo_mcu.runs/synth_1/.Xil/Vivado-12044-DESKTOP-9H84E9K/realtime/bd_mcu_clk_wiz_1_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'bd_mcu_clk_wiz_1_0' (5#1) [F:/General_Readout_Platform/gen1/fpga/demo_mcu/demo_mcu.runs/synth_1/.Xil/Vivado-12044-DESKTOP-9H84E9K/realtime/bd_mcu_clk_wiz_1_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'bd_mcu_mdm_1_0' [F:/General_Readout_Platform/gen1/fpga/demo_mcu/demo_mcu.runs/synth_1/.Xil/Vivado-12044-DESKTOP-9H84E9K/realtime/bd_mcu_mdm_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_mcu_mdm_1_0' (6#1) [F:/General_Readout_Platform/gen1/fpga/demo_mcu/demo_mcu.runs/synth_1/.Xil/Vivado-12044-DESKTOP-9H84E9K/realtime/bd_mcu_mdm_1_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'bd_mcu_microblaze_0_0' [F:/General_Readout_Platform/gen1/fpga/demo_mcu/demo_mcu.runs/synth_1/.Xil/Vivado-12044-DESKTOP-9H84E9K/realtime/bd_mcu_microblaze_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_mcu_microblaze_0_0' (7#1) [F:/General_Readout_Platform/gen1/fpga/demo_mcu/demo_mcu.runs/synth_1/.Xil/Vivado-12044-DESKTOP-9H84E9K/realtime/bd_mcu_microblaze_0_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'microblaze_0' of module 'bd_mcu_microblaze_0_0' has 52 connections declared, but only 51 given [F:/General_Readout_Platform/gen1/fpga/demo_mcu/demo_mcu.srcs/sources_1/bd/bd_mcu/synth/bd_mcu.v:261]
INFO: [Synth 8-6157] synthesizing module 'bd_mcu_microblaze_0_axi_periph_0' [F:/General_Readout_Platform/gen1/fpga/demo_mcu/demo_mcu.srcs/sources_1/bd/bd_mcu/synth/bd_mcu.v:432]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_2V12PU' [F:/General_Readout_Platform/gen1/fpga/demo_mcu/demo_mcu.srcs/sources_1/bd/bd_mcu/synth/bd_mcu.v:1010]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_2V12PU' (8#1) [F:/General_Readout_Platform/gen1/fpga/demo_mcu/demo_mcu.srcs/sources_1/bd/bd_mcu/synth/bd_mcu.v:1010]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_19KC7TF' [F:/General_Readout_Platform/gen1/fpga/demo_mcu/demo_mcu.srcs/sources_1/bd/bd_mcu/synth/bd_mcu.v:1142]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_19KC7TF' (9#1) [F:/General_Readout_Platform/gen1/fpga/demo_mcu/demo_mcu.srcs/sources_1/bd/bd_mcu/synth/bd_mcu.v:1142]
INFO: [Synth 8-6157] synthesizing module 'm02_couplers_imp_13DSTPD' [F:/General_Readout_Platform/gen1/fpga/demo_mcu/demo_mcu.srcs/sources_1/bd/bd_mcu/synth/bd_mcu.v:1274]
INFO: [Synth 8-6155] done synthesizing module 'm02_couplers_imp_13DSTPD' (10#1) [F:/General_Readout_Platform/gen1/fpga/demo_mcu/demo_mcu.srcs/sources_1/bd/bd_mcu/synth/bd_mcu.v:1274]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_H605G3' [F:/General_Readout_Platform/gen1/fpga/demo_mcu/demo_mcu.srcs/sources_1/bd/bd_mcu/synth/bd_mcu.v:1640]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_H605G3' (11#1) [F:/General_Readout_Platform/gen1/fpga/demo_mcu/demo_mcu.srcs/sources_1/bd/bd_mcu/synth/bd_mcu.v:1640]
INFO: [Synth 8-6157] synthesizing module 'bd_mcu_xbar_0' [F:/General_Readout_Platform/gen1/fpga/demo_mcu/demo_mcu.runs/synth_1/.Xil/Vivado-12044-DESKTOP-9H84E9K/realtime/bd_mcu_xbar_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_mcu_xbar_0' (12#1) [F:/General_Readout_Platform/gen1/fpga/demo_mcu/demo_mcu.runs/synth_1/.Xil/Vivado-12044-DESKTOP-9H84E9K/realtime/bd_mcu_xbar_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'xbar' of module 'bd_mcu_xbar_0' has 40 connections declared, but only 38 given [F:/General_Readout_Platform/gen1/fpga/demo_mcu/demo_mcu.srcs/sources_1/bd/bd_mcu/synth/bd_mcu.v:969]
INFO: [Synth 8-6155] done synthesizing module 'bd_mcu_microblaze_0_axi_periph_0' (13#1) [F:/General_Readout_Platform/gen1/fpga/demo_mcu/demo_mcu.srcs/sources_1/bd/bd_mcu/synth/bd_mcu.v:432]
INFO: [Synth 8-6157] synthesizing module 'microblaze_0_local_memory_imp_1E7TEU8' [F:/General_Readout_Platform/gen1/fpga/demo_mcu/demo_mcu.srcs/sources_1/bd/bd_mcu/synth/bd_mcu.v:1406]
INFO: [Synth 8-6157] synthesizing module 'bd_mcu_dlmb_bram_if_cntlr_0' [F:/General_Readout_Platform/gen1/fpga/demo_mcu/demo_mcu.runs/synth_1/.Xil/Vivado-12044-DESKTOP-9H84E9K/realtime/bd_mcu_dlmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_mcu_dlmb_bram_if_cntlr_0' (14#1) [F:/General_Readout_Platform/gen1/fpga/demo_mcu/demo_mcu.runs/synth_1/.Xil/Vivado-12044-DESKTOP-9H84E9K/realtime/bd_mcu_dlmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'bd_mcu_dlmb_v10_0' [F:/General_Readout_Platform/gen1/fpga/demo_mcu/demo_mcu.runs/synth_1/.Xil/Vivado-12044-DESKTOP-9H84E9K/realtime/bd_mcu_dlmb_v10_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_mcu_dlmb_v10_0' (15#1) [F:/General_Readout_Platform/gen1/fpga/demo_mcu/demo_mcu.runs/synth_1/.Xil/Vivado-12044-DESKTOP-9H84E9K/realtime/bd_mcu_dlmb_v10_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'dlmb_v10' of module 'bd_mcu_dlmb_v10_0' has 25 connections declared, but only 24 given [F:/General_Readout_Platform/gen1/fpga/demo_mcu/demo_mcu.srcs/sources_1/bd/bd_mcu/synth/bd_mcu.v:1552]
INFO: [Synth 8-6157] synthesizing module 'bd_mcu_ilmb_bram_if_cntlr_0' [F:/General_Readout_Platform/gen1/fpga/demo_mcu/demo_mcu.runs/synth_1/.Xil/Vivado-12044-DESKTOP-9H84E9K/realtime/bd_mcu_ilmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_mcu_ilmb_bram_if_cntlr_0' (16#1) [F:/General_Readout_Platform/gen1/fpga/demo_mcu/demo_mcu.runs/synth_1/.Xil/Vivado-12044-DESKTOP-9H84E9K/realtime/bd_mcu_ilmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'bd_mcu_ilmb_v10_0' [F:/General_Readout_Platform/gen1/fpga/demo_mcu/demo_mcu.runs/synth_1/.Xil/Vivado-12044-DESKTOP-9H84E9K/realtime/bd_mcu_ilmb_v10_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_mcu_ilmb_v10_0' (17#1) [F:/General_Readout_Platform/gen1/fpga/demo_mcu/demo_mcu.runs/synth_1/.Xil/Vivado-12044-DESKTOP-9H84E9K/realtime/bd_mcu_ilmb_v10_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'ilmb_v10' of module 'bd_mcu_ilmb_v10_0' has 25 connections declared, but only 24 given [F:/General_Readout_Platform/gen1/fpga/demo_mcu/demo_mcu.srcs/sources_1/bd/bd_mcu/synth/bd_mcu.v:1598]
INFO: [Synth 8-6157] synthesizing module 'bd_mcu_lmb_bram_0' [F:/General_Readout_Platform/gen1/fpga/demo_mcu/demo_mcu.runs/synth_1/.Xil/Vivado-12044-DESKTOP-9H84E9K/realtime/bd_mcu_lmb_bram_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_mcu_lmb_bram_0' (18#1) [F:/General_Readout_Platform/gen1/fpga/demo_mcu/demo_mcu.runs/synth_1/.Xil/Vivado-12044-DESKTOP-9H84E9K/realtime/bd_mcu_lmb_bram_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'lmb_bram' of module 'bd_mcu_lmb_bram_0' has 16 connections declared, but only 14 given [F:/General_Readout_Platform/gen1/fpga/demo_mcu/demo_mcu.srcs/sources_1/bd/bd_mcu/synth/bd_mcu.v:1623]
INFO: [Synth 8-6155] done synthesizing module 'microblaze_0_local_memory_imp_1E7TEU8' (19#1) [F:/General_Readout_Platform/gen1/fpga/demo_mcu/demo_mcu.srcs/sources_1/bd/bd_mcu/synth/bd_mcu.v:1406]
INFO: [Synth 8-6157] synthesizing module 'bd_mcu_rst_clk_wiz_1_100M_0' [F:/General_Readout_Platform/gen1/fpga/demo_mcu/demo_mcu.runs/synth_1/.Xil/Vivado-12044-DESKTOP-9H84E9K/realtime/bd_mcu_rst_clk_wiz_1_100M_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_mcu_rst_clk_wiz_1_100M_0' (20#1) [F:/General_Readout_Platform/gen1/fpga/demo_mcu/demo_mcu.runs/synth_1/.Xil/Vivado-12044-DESKTOP-9H84E9K/realtime/bd_mcu_rst_clk_wiz_1_100M_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'rst_clk_wiz_1_100M' of module 'bd_mcu_rst_clk_wiz_1_100M_0' has 10 connections declared, but only 8 given [F:/General_Readout_Platform/gen1/fpga/demo_mcu/demo_mcu.srcs/sources_1/bd/bd_mcu/synth/bd_mcu.v:416]
INFO: [Synth 8-6157] synthesizing module 'bd_mcu_xlconstant_0_0' [f:/General_Readout_Platform/gen1/fpga/demo_mcu/demo_mcu.srcs/sources_1/bd/bd_mcu/ip/bd_mcu_xlconstant_0_0/synth/bd_mcu_xlconstant_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_6_xlconstant' [f:/General_Readout_Platform/gen1/fpga/demo_mcu/demo_mcu.srcs/sources_1/bd/bd_mcu/ipshared/66e7/hdl/xlconstant_v1_1_vl_rfs.v:23]
	Parameter CONST_VAL bound to: 0 - type: integer 
	Parameter CONST_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_6_xlconstant' (21#1) [f:/General_Readout_Platform/gen1/fpga/demo_mcu/demo_mcu.srcs/sources_1/bd/bd_mcu/ipshared/66e7/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'bd_mcu_xlconstant_0_0' (22#1) [f:/General_Readout_Platform/gen1/fpga/demo_mcu/demo_mcu.srcs/sources_1/bd/bd_mcu/ip/bd_mcu_xlconstant_0_0/synth/bd_mcu_xlconstant_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'bd_mcu_xlslice_0_0' [f:/General_Readout_Platform/gen1/fpga/demo_mcu/demo_mcu.srcs/sources_1/bd/bd_mcu/ip/bd_mcu_xlslice_0_0/synth/bd_mcu_xlslice_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_2_xlslice' [f:/General_Readout_Platform/gen1/fpga/demo_mcu/demo_mcu.srcs/sources_1/bd/bd_mcu/ipshared/f044/hdl/xlslice_v1_0_vl_rfs.v:13]
	Parameter DIN_WIDTH bound to: 32 - type: integer 
	Parameter DIN_FROM bound to: 3 - type: integer 
	Parameter DIN_TO bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_2_xlslice' (23#1) [f:/General_Readout_Platform/gen1/fpga/demo_mcu/demo_mcu.srcs/sources_1/bd/bd_mcu/ipshared/f044/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'bd_mcu_xlslice_0_0' (24#1) [f:/General_Readout_Platform/gen1/fpga/demo_mcu/demo_mcu.srcs/sources_1/bd/bd_mcu/ip/bd_mcu_xlslice_0_0/synth/bd_mcu_xlslice_0_0.v:57]
INFO: [Synth 8-6155] done synthesizing module 'bd_mcu' (25#1) [F:/General_Readout_Platform/gen1/fpga/demo_mcu/demo_mcu.srcs/sources_1/bd/bd_mcu/synth/bd_mcu.v:13]
INFO: [Synth 8-6155] done synthesizing module 'bd_mcu_wrapper' (26#1) [F:/General_Readout_Platform/gen1/fpga/demo_mcu/demo_mcu.srcs/sources_1/bd/bd_mcu/hdl/bd_mcu_wrapper.v:12]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice has unconnected port Din[31]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice has unconnected port Din[30]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice has unconnected port Din[29]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice has unconnected port Din[28]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice has unconnected port Din[27]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice has unconnected port Din[26]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice has unconnected port Din[25]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice has unconnected port Din[24]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice has unconnected port Din[23]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice has unconnected port Din[22]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice has unconnected port Din[21]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice has unconnected port Din[20]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice has unconnected port Din[19]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice has unconnected port Din[18]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice has unconnected port Din[17]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice has unconnected port Din[16]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice has unconnected port Din[15]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice has unconnected port Din[14]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice has unconnected port Din[13]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice has unconnected port Din[12]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice has unconnected port Din[11]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice has unconnected port Din[10]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice has unconnected port Din[9]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice has unconnected port Din[8]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice has unconnected port Din[7]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice has unconnected port Din[6]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice has unconnected port Din[5]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice has unconnected port Din[4]
WARNING: [Synth 8-3331] design s00_couplers_imp_H605G3 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_H605G3 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s00_couplers_imp_H605G3 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_H605G3 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_13DSTPD has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_13DSTPD has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_13DSTPD has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_13DSTPD has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_19KC7TF has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_19KC7TF has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_19KC7TF has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_19KC7TF has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_2V12PU has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_2V12PU has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_2V12PU has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_2V12PU has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design bd_mcu_microblaze_0_axi_periph_0 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design bd_mcu_microblaze_0_axi_periph_0 has unconnected port M00_ARESETN
WARNING: [Synth 8-3331] design bd_mcu_microblaze_0_axi_periph_0 has unconnected port M01_ACLK
WARNING: [Synth 8-3331] design bd_mcu_microblaze_0_axi_periph_0 has unconnected port M01_ARESETN
WARNING: [Synth 8-3331] design bd_mcu_microblaze_0_axi_periph_0 has unconnected port M02_ACLK
WARNING: [Synth 8-3331] design bd_mcu_microblaze_0_axi_periph_0 has unconnected port M02_ARESETN
WARNING: [Synth 8-3331] design bd_mcu_microblaze_0_axi_periph_0 has unconnected port S00_ACLK
WARNING: [Synth 8-3331] design bd_mcu_microblaze_0_axi_periph_0 has unconnected port S00_ARESETN
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 828.840 ; gain = 244.824
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 828.840 ; gain = 244.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 828.840 ; gain = 244.824
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [f:/General_Readout_Platform/gen1/fpga/demo_mcu/demo_mcu.srcs/sources_1/bd/bd_mcu/ip/bd_mcu_microblaze_0_0/bd_mcu_microblaze_0_0/bd_mcu_microblaze_0_0_in_context.xdc] for cell 'bd_mcu_i/microblaze_0'
Finished Parsing XDC File [f:/General_Readout_Platform/gen1/fpga/demo_mcu/demo_mcu.srcs/sources_1/bd/bd_mcu/ip/bd_mcu_microblaze_0_0/bd_mcu_microblaze_0_0/bd_mcu_microblaze_0_0_in_context.xdc] for cell 'bd_mcu_i/microblaze_0'
Parsing XDC File [f:/General_Readout_Platform/gen1/fpga/demo_mcu/demo_mcu.srcs/sources_1/bd/bd_mcu/ip/bd_mcu_dlmb_v10_0/bd_mcu_dlmb_v10_0/bd_mcu_ilmb_v10_0_in_context.xdc] for cell 'bd_mcu_i/microblaze_0_local_memory/dlmb_v10'
Finished Parsing XDC File [f:/General_Readout_Platform/gen1/fpga/demo_mcu/demo_mcu.srcs/sources_1/bd/bd_mcu/ip/bd_mcu_dlmb_v10_0/bd_mcu_dlmb_v10_0/bd_mcu_ilmb_v10_0_in_context.xdc] for cell 'bd_mcu_i/microblaze_0_local_memory/dlmb_v10'
Parsing XDC File [f:/General_Readout_Platform/gen1/fpga/demo_mcu/demo_mcu.srcs/sources_1/bd/bd_mcu/ip/bd_mcu_ilmb_v10_0/bd_mcu_ilmb_v10_0/bd_mcu_ilmb_v10_0_in_context.xdc] for cell 'bd_mcu_i/microblaze_0_local_memory/ilmb_v10'
Finished Parsing XDC File [f:/General_Readout_Platform/gen1/fpga/demo_mcu/demo_mcu.srcs/sources_1/bd/bd_mcu/ip/bd_mcu_ilmb_v10_0/bd_mcu_ilmb_v10_0/bd_mcu_ilmb_v10_0_in_context.xdc] for cell 'bd_mcu_i/microblaze_0_local_memory/ilmb_v10'
Parsing XDC File [f:/General_Readout_Platform/gen1/fpga/demo_mcu/demo_mcu.srcs/sources_1/bd/bd_mcu/ip/bd_mcu_dlmb_bram_if_cntlr_0/bd_mcu_dlmb_bram_if_cntlr_0/bd_mcu_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'bd_mcu_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Finished Parsing XDC File [f:/General_Readout_Platform/gen1/fpga/demo_mcu/demo_mcu.srcs/sources_1/bd/bd_mcu/ip/bd_mcu_dlmb_bram_if_cntlr_0/bd_mcu_dlmb_bram_if_cntlr_0/bd_mcu_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'bd_mcu_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Parsing XDC File [f:/General_Readout_Platform/gen1/fpga/demo_mcu/demo_mcu.srcs/sources_1/bd/bd_mcu/ip/bd_mcu_ilmb_bram_if_cntlr_0/bd_mcu_ilmb_bram_if_cntlr_0/bd_mcu_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'bd_mcu_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Finished Parsing XDC File [f:/General_Readout_Platform/gen1/fpga/demo_mcu/demo_mcu.srcs/sources_1/bd/bd_mcu/ip/bd_mcu_ilmb_bram_if_cntlr_0/bd_mcu_ilmb_bram_if_cntlr_0/bd_mcu_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'bd_mcu_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Parsing XDC File [f:/General_Readout_Platform/gen1/fpga/demo_mcu/demo_mcu.srcs/sources_1/bd/bd_mcu/ip/bd_mcu_lmb_bram_0/bd_mcu_lmb_bram_0/bd_mcu_lmb_bram_0_in_context.xdc] for cell 'bd_mcu_i/microblaze_0_local_memory/lmb_bram'
Finished Parsing XDC File [f:/General_Readout_Platform/gen1/fpga/demo_mcu/demo_mcu.srcs/sources_1/bd/bd_mcu/ip/bd_mcu_lmb_bram_0/bd_mcu_lmb_bram_0/bd_mcu_lmb_bram_0_in_context.xdc] for cell 'bd_mcu_i/microblaze_0_local_memory/lmb_bram'
Parsing XDC File [f:/General_Readout_Platform/gen1/fpga/demo_mcu/demo_mcu.srcs/sources_1/bd/bd_mcu/ip/bd_mcu_mdm_1_0/bd_mcu_mdm_1_0/bd_mcu_mdm_1_0_in_context.xdc] for cell 'bd_mcu_i/mdm_1'
Finished Parsing XDC File [f:/General_Readout_Platform/gen1/fpga/demo_mcu/demo_mcu.srcs/sources_1/bd/bd_mcu/ip/bd_mcu_mdm_1_0/bd_mcu_mdm_1_0/bd_mcu_mdm_1_0_in_context.xdc] for cell 'bd_mcu_i/mdm_1'
Parsing XDC File [f:/General_Readout_Platform/gen1/fpga/demo_mcu/demo_mcu.srcs/sources_1/bd/bd_mcu/ip/bd_mcu_clk_wiz_1_0/bd_mcu_clk_wiz_1_0/bd_mcu_clk_wiz_1_0_in_context.xdc] for cell 'bd_mcu_i/clk_wiz_1'
Finished Parsing XDC File [f:/General_Readout_Platform/gen1/fpga/demo_mcu/demo_mcu.srcs/sources_1/bd/bd_mcu/ip/bd_mcu_clk_wiz_1_0/bd_mcu_clk_wiz_1_0/bd_mcu_clk_wiz_1_0_in_context.xdc] for cell 'bd_mcu_i/clk_wiz_1'
Parsing XDC File [f:/General_Readout_Platform/gen1/fpga/demo_mcu/demo_mcu.srcs/sources_1/bd/bd_mcu/ip/bd_mcu_rst_clk_wiz_1_100M_0/bd_mcu_rst_clk_wiz_1_100M_0/bd_mcu_rst_clk_wiz_1_100M_0_in_context.xdc] for cell 'bd_mcu_i/rst_clk_wiz_1_100M'
Finished Parsing XDC File [f:/General_Readout_Platform/gen1/fpga/demo_mcu/demo_mcu.srcs/sources_1/bd/bd_mcu/ip/bd_mcu_rst_clk_wiz_1_100M_0/bd_mcu_rst_clk_wiz_1_100M_0/bd_mcu_rst_clk_wiz_1_100M_0_in_context.xdc] for cell 'bd_mcu_i/rst_clk_wiz_1_100M'
Parsing XDC File [f:/General_Readout_Platform/gen1/fpga/demo_mcu/demo_mcu.srcs/sources_1/bd/bd_mcu/ip/bd_mcu_axi_uartlite_0_0/bd_mcu_axi_uartlite_0_0/bd_mcu_axi_uartlite_0_0_in_context.xdc] for cell 'bd_mcu_i/axi_uartlite_0'
Finished Parsing XDC File [f:/General_Readout_Platform/gen1/fpga/demo_mcu/demo_mcu.srcs/sources_1/bd/bd_mcu/ip/bd_mcu_axi_uartlite_0_0/bd_mcu_axi_uartlite_0_0/bd_mcu_axi_uartlite_0_0_in_context.xdc] for cell 'bd_mcu_i/axi_uartlite_0'
Parsing XDC File [f:/General_Readout_Platform/gen1/fpga/demo_mcu/demo_mcu.srcs/sources_1/bd/bd_mcu/ip/bd_mcu_xbar_0/bd_mcu_xbar_0/bd_mcu_xbar_0_in_context.xdc] for cell 'bd_mcu_i/microblaze_0_axi_periph/xbar'
Finished Parsing XDC File [f:/General_Readout_Platform/gen1/fpga/demo_mcu/demo_mcu.srcs/sources_1/bd/bd_mcu/ip/bd_mcu_xbar_0/bd_mcu_xbar_0/bd_mcu_xbar_0_in_context.xdc] for cell 'bd_mcu_i/microblaze_0_axi_periph/xbar'
Parsing XDC File [f:/General_Readout_Platform/gen1/fpga/demo_mcu/demo_mcu.srcs/sources_1/bd/bd_mcu/ip/bd_mcu_axi_gpio_0_0/bd_mcu_axi_gpio_0_0/bd_mcu_axi_gpio_0_0_in_context.xdc] for cell 'bd_mcu_i/axi_gpio_0'
Finished Parsing XDC File [f:/General_Readout_Platform/gen1/fpga/demo_mcu/demo_mcu.srcs/sources_1/bd/bd_mcu/ip/bd_mcu_axi_gpio_0_0/bd_mcu_axi_gpio_0_0/bd_mcu_axi_gpio_0_0_in_context.xdc] for cell 'bd_mcu_i/axi_gpio_0'
Parsing XDC File [f:/General_Readout_Platform/gen1/fpga/demo_mcu/demo_mcu.srcs/sources_1/bd/bd_mcu/ip/bd_mcu_axi_iic_0_0/bd_mcu_axi_iic_0_0/bd_mcu_axi_iic_0_0_in_context.xdc] for cell 'bd_mcu_i/axi_iic_0'
Finished Parsing XDC File [f:/General_Readout_Platform/gen1/fpga/demo_mcu/demo_mcu.srcs/sources_1/bd/bd_mcu/ip/bd_mcu_axi_iic_0_0/bd_mcu_axi_iic_0_0/bd_mcu_axi_iic_0_0_in_context.xdc] for cell 'bd_mcu_i/axi_iic_0'
Parsing XDC File [F:/General_Readout_Platform/gen1/fpga/demo_mcu/src/demo_mcu.xdc]
WARNING: [Constraints 18-619] A clock with name 'CLK_clk_p' already exists, overwriting the previous clock with the same name. [F:/General_Readout_Platform/gen1/fpga/demo_mcu/src/demo_mcu.xdc:4]
Finished Parsing XDC File [F:/General_Readout_Platform/gen1/fpga/demo_mcu/src/demo_mcu.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [F:/General_Readout_Platform/gen1/fpga/demo_mcu/src/demo_mcu.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/bd_mcu_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/bd_mcu_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [F:/General_Readout_Platform/gen1/fpga/demo_mcu/demo_mcu.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [F:/General_Readout_Platform/gen1/fpga/demo_mcu/demo_mcu.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 918.336 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 918.336 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'bd_mcu_i/microblaze_0_local_memory/lmb_bram' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 921.305 ; gain = 337.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tfgg484-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 921.305 ; gain = 337.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for CLK_clk_n. (constraint file  f:/General_Readout_Platform/gen1/fpga/demo_mcu/demo_mcu.srcs/sources_1/bd/bd_mcu/ip/bd_mcu_clk_wiz_1_0/bd_mcu_clk_wiz_1_0/bd_mcu_clk_wiz_1_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for CLK_clk_n. (constraint file  f:/General_Readout_Platform/gen1/fpga/demo_mcu/demo_mcu.srcs/sources_1/bd/bd_mcu/ip/bd_mcu_clk_wiz_1_0/bd_mcu_clk_wiz_1_0/bd_mcu_clk_wiz_1_0_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for CLK_clk_p. (constraint file  f:/General_Readout_Platform/gen1/fpga/demo_mcu/demo_mcu.srcs/sources_1/bd/bd_mcu/ip/bd_mcu_clk_wiz_1_0/bd_mcu_clk_wiz_1_0/bd_mcu_clk_wiz_1_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for CLK_clk_p. (constraint file  f:/General_Readout_Platform/gen1/fpga/demo_mcu/demo_mcu.srcs/sources_1/bd/bd_mcu/ip/bd_mcu_clk_wiz_1_0/bd_mcu_clk_wiz_1_0/bd_mcu_clk_wiz_1_0_in_context.xdc, line 6).
Applied set_property DONT_TOUCH = true for bd_mcu_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for bd_mcu_i/microblaze_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for bd_mcu_i/microblaze_0_local_memory/dlmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for bd_mcu_i/microblaze_0_local_memory/ilmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for bd_mcu_i/microblaze_0_local_memory/dlmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for bd_mcu_i/microblaze_0_local_memory/ilmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for bd_mcu_i/microblaze_0_local_memory/lmb_bram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for bd_mcu_i/mdm_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for bd_mcu_i/clk_wiz_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for bd_mcu_i/rst_clk_wiz_1_100M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for bd_mcu_i/axi_uartlite_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for bd_mcu_i/microblaze_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for bd_mcu_i/xlconstant_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for bd_mcu_i/microblaze_0_axi_periph/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for bd_mcu_i/axi_gpio_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for bd_mcu_i/xlslice_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for bd_mcu_i/axi_iic_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 921.305 ; gain = 337.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 921.305 ; gain = 337.289
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design bd_mcu_xlslice_0_0 has unconnected port Din[31]
WARNING: [Synth 8-3331] design bd_mcu_xlslice_0_0 has unconnected port Din[30]
WARNING: [Synth 8-3331] design bd_mcu_xlslice_0_0 has unconnected port Din[29]
WARNING: [Synth 8-3331] design bd_mcu_xlslice_0_0 has unconnected port Din[28]
WARNING: [Synth 8-3331] design bd_mcu_xlslice_0_0 has unconnected port Din[27]
WARNING: [Synth 8-3331] design bd_mcu_xlslice_0_0 has unconnected port Din[26]
WARNING: [Synth 8-3331] design bd_mcu_xlslice_0_0 has unconnected port Din[25]
WARNING: [Synth 8-3331] design bd_mcu_xlslice_0_0 has unconnected port Din[24]
WARNING: [Synth 8-3331] design bd_mcu_xlslice_0_0 has unconnected port Din[23]
WARNING: [Synth 8-3331] design bd_mcu_xlslice_0_0 has unconnected port Din[22]
WARNING: [Synth 8-3331] design bd_mcu_xlslice_0_0 has unconnected port Din[21]
WARNING: [Synth 8-3331] design bd_mcu_xlslice_0_0 has unconnected port Din[20]
WARNING: [Synth 8-3331] design bd_mcu_xlslice_0_0 has unconnected port Din[19]
WARNING: [Synth 8-3331] design bd_mcu_xlslice_0_0 has unconnected port Din[18]
WARNING: [Synth 8-3331] design bd_mcu_xlslice_0_0 has unconnected port Din[17]
WARNING: [Synth 8-3331] design bd_mcu_xlslice_0_0 has unconnected port Din[16]
WARNING: [Synth 8-3331] design bd_mcu_xlslice_0_0 has unconnected port Din[15]
WARNING: [Synth 8-3331] design bd_mcu_xlslice_0_0 has unconnected port Din[14]
WARNING: [Synth 8-3331] design bd_mcu_xlslice_0_0 has unconnected port Din[13]
WARNING: [Synth 8-3331] design bd_mcu_xlslice_0_0 has unconnected port Din[12]
WARNING: [Synth 8-3331] design bd_mcu_xlslice_0_0 has unconnected port Din[11]
WARNING: [Synth 8-3331] design bd_mcu_xlslice_0_0 has unconnected port Din[10]
WARNING: [Synth 8-3331] design bd_mcu_xlslice_0_0 has unconnected port Din[9]
WARNING: [Synth 8-3331] design bd_mcu_xlslice_0_0 has unconnected port Din[8]
WARNING: [Synth 8-3331] design bd_mcu_xlslice_0_0 has unconnected port Din[7]
WARNING: [Synth 8-3331] design bd_mcu_xlslice_0_0 has unconnected port Din[6]
WARNING: [Synth 8-3331] design bd_mcu_xlslice_0_0 has unconnected port Din[5]
WARNING: [Synth 8-3331] design bd_mcu_xlslice_0_0 has unconnected port Din[4]
WARNING: [Synth 8-3331] design bd_mcu_microblaze_0_axi_periph_0 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design bd_mcu_microblaze_0_axi_periph_0 has unconnected port M00_ARESETN
WARNING: [Synth 8-3331] design bd_mcu_microblaze_0_axi_periph_0 has unconnected port M01_ACLK
WARNING: [Synth 8-3331] design bd_mcu_microblaze_0_axi_periph_0 has unconnected port M01_ARESETN
WARNING: [Synth 8-3331] design bd_mcu_microblaze_0_axi_periph_0 has unconnected port M02_ACLK
WARNING: [Synth 8-3331] design bd_mcu_microblaze_0_axi_periph_0 has unconnected port M02_ARESETN
WARNING: [Synth 8-3331] design bd_mcu_microblaze_0_axi_periph_0 has unconnected port S00_ACLK
WARNING: [Synth 8-3331] design bd_mcu_microblaze_0_axi_periph_0 has unconnected port S00_ARESETN
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 921.305 ; gain = 337.289
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'bd_mcu_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/BRAM_Clk_A' to pin 'bd_mcu_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/bbstub_BRAM_Clk_A/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'bd_mcu_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/BRAM_Clk_A' to pin 'bd_mcu_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/bbstub_BRAM_Clk_A/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'bd_mcu_i/mdm_1/Dbg_Clk_0' to pin 'bd_mcu_i/mdm_1/bbstub_Dbg_Clk_0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'bd_mcu_i/mdm_1/Dbg_Update_0' to pin 'bd_mcu_i/mdm_1/bbstub_Dbg_Update_0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'bd_mcu_i/clk_wiz_1/clk_out1' to pin 'bd_mcu_i/clk_wiz_1/bbstub_clk_out1/O'
WARNING: [Synth 8-565] redefining clock 'CLK_clk_p'
INFO: [Synth 8-5819] Moved 5 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 921.305 ; gain = 337.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 921.305 ; gain = 337.289
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 922.516 ; gain = 338.500
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 936.289 ; gain = 352.273
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 936.289 ; gain = 352.273
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 936.289 ; gain = 352.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 936.289 ; gain = 352.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 936.289 ; gain = 352.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 936.289 ; gain = 352.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------------------+----------+
|      |BlackBox name               |Instances |
+------+----------------------------+----------+
|1     |bd_mcu_xbar_0               |         1|
|2     |bd_mcu_axi_gpio_0_0         |         1|
|3     |bd_mcu_axi_iic_0_0          |         1|
|4     |bd_mcu_axi_uartlite_0_0     |         1|
|5     |bd_mcu_clk_wiz_1_0          |         1|
|6     |bd_mcu_mdm_1_0              |         1|
|7     |bd_mcu_microblaze_0_0       |         1|
|8     |bd_mcu_rst_clk_wiz_1_100M_0 |         1|
|9     |bd_mcu_dlmb_bram_if_cntlr_0 |         1|
|10    |bd_mcu_dlmb_v10_0           |         1|
|11    |bd_mcu_ilmb_bram_if_cntlr_0 |         1|
|12    |bd_mcu_ilmb_v10_0           |         1|
|13    |bd_mcu_lmb_bram_0           |         1|
+------+----------------------------+----------+

Report Cell Usage: 
+------+----------------------------+------+
|      |Cell                        |Count |
+------+----------------------------+------+
|1     |bd_mcu_axi_gpio_0_0         |     1|
|2     |bd_mcu_axi_iic_0_0          |     1|
|3     |bd_mcu_axi_uartlite_0_0     |     1|
|4     |bd_mcu_clk_wiz_1_0          |     1|
|5     |bd_mcu_dlmb_bram_if_cntlr_0 |     1|
|6     |bd_mcu_dlmb_v10_0           |     1|
|7     |bd_mcu_ilmb_bram_if_cntlr_0 |     1|
|8     |bd_mcu_ilmb_v10_0           |     1|
|9     |bd_mcu_lmb_bram_0           |     1|
|10    |bd_mcu_mdm_1_0              |     1|
|11    |bd_mcu_microblaze_0_0       |     1|
|12    |bd_mcu_rst_clk_wiz_1_100M_0 |     1|
|13    |bd_mcu_xbar_0               |     1|
|14    |IBUF                        |     2|
|15    |IOBUF                       |     2|
|16    |OBUF                        |     6|
+------+----------------------------+------+

Report Instance Areas: 
+------+------------------------------+--------------------------------------+------+
|      |Instance                      |Module                                |Cells |
+------+------------------------------+--------------------------------------+------+
|1     |top                           |                                      |  1285|
|2     |  bd_mcu_i                    |bd_mcu                                |  1275|
|3     |    microblaze_0_axi_periph   |bd_mcu_microblaze_0_axi_periph_0      |   374|
|4     |    xlconstant_0              |bd_mcu_xlconstant_0_0                 |     0|
|5     |    xlslice_0                 |bd_mcu_xlslice_0_0                    |     0|
|6     |    microblaze_0_local_memory |microblaze_0_local_memory_imp_1E7TEU8 |   496|
+------+------------------------------+--------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 936.289 ; gain = 352.273
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 37 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 936.289 ; gain = 259.809
Synthesis Optimization Complete : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 936.289 ; gain = 352.273
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 957.336 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances

INFO: [Common 17-83] Releasing license: Synthesis
75 Infos, 99 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 957.336 ; gain = 647.422
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 957.336 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'F:/General_Readout_Platform/gen1/fpga/demo_mcu/demo_mcu.runs/synth_1/bd_mcu_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bd_mcu_wrapper_utilization_synth.rpt -pb bd_mcu_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Mar  1 12:26:01 2022...
