{
  "module_name": "nuvoton,ma35d1-reset.h",
  "hash_id": "e5792e62bbf38fa0c8054f49f873e104caa4e5802de288a30e02018efc224f96",
  "original_prompt": "Ingested from linux-6.6.14/include/dt-bindings/reset/nuvoton,ma35d1-reset.h",
  "human_readable_source": " \n \n\n#ifndef __DT_BINDINGS_RESET_MA35D1_H\n#define __DT_BINDINGS_RESET_MA35D1_H\n\n#define MA35D1_RESET_CHIP\t0\n#define MA35D1_RESET_CA35CR0\t1\n#define MA35D1_RESET_CA35CR1\t2\n#define MA35D1_RESET_CM4\t3\n#define MA35D1_RESET_PDMA0\t4\n#define MA35D1_RESET_PDMA1\t5\n#define MA35D1_RESET_PDMA2\t6\n#define MA35D1_RESET_PDMA3\t7\n#define MA35D1_RESET_DISP\t8\n#define MA35D1_RESET_VCAP0\t9\n#define MA35D1_RESET_VCAP1\t10\n#define MA35D1_RESET_GFX\t11\n#define MA35D1_RESET_VDEC\t12\n#define MA35D1_RESET_WHC0\t13\n#define MA35D1_RESET_WHC1\t14\n#define MA35D1_RESET_GMAC0\t15\n#define MA35D1_RESET_GMAC1\t16\n#define MA35D1_RESET_HWSEM\t17\n#define MA35D1_RESET_EBI\t18\n#define MA35D1_RESET_HSUSBH0\t19\n#define MA35D1_RESET_HSUSBH1\t20\n#define MA35D1_RESET_HSUSBD\t21\n#define MA35D1_RESET_USBHL\t22\n#define MA35D1_RESET_SDH0\t23\n#define MA35D1_RESET_SDH1\t24\n#define MA35D1_RESET_NAND\t25\n#define MA35D1_RESET_GPIO\t26\n#define MA35D1_RESET_MCTLP\t27\n#define MA35D1_RESET_MCTLC\t28\n#define MA35D1_RESET_DDRPUB\t29\n#define MA35D1_RESET_TMR0\t30\n#define MA35D1_RESET_TMR1\t31\n#define MA35D1_RESET_TMR2\t32\n#define MA35D1_RESET_TMR3\t33\n#define MA35D1_RESET_I2C0\t34\n#define MA35D1_RESET_I2C1\t35\n#define MA35D1_RESET_I2C2\t36\n#define MA35D1_RESET_I2C3\t37\n#define MA35D1_RESET_QSPI0\t38\n#define MA35D1_RESET_SPI0\t39\n#define MA35D1_RESET_SPI1\t40\n#define MA35D1_RESET_SPI2\t41\n#define MA35D1_RESET_UART0\t42\n#define MA35D1_RESET_UART1\t43\n#define MA35D1_RESET_UART2\t44\n#define MA35D1_RESET_UART3\t45\n#define MA35D1_RESET_UART4\t46\n#define MA35D1_RESET_UART5\t47\n#define MA35D1_RESET_UART6\t48\n#define MA35D1_RESET_UART7\t49\n#define MA35D1_RESET_CANFD0\t50\n#define MA35D1_RESET_CANFD1\t51\n#define MA35D1_RESET_EADC0\t52\n#define MA35D1_RESET_I2S0\t53\n#define MA35D1_RESET_SC0\t54\n#define MA35D1_RESET_SC1\t55\n#define MA35D1_RESET_QSPI1\t56\n#define MA35D1_RESET_SPI3\t57\n#define MA35D1_RESET_EPWM0\t58\n#define MA35D1_RESET_EPWM1\t59\n#define MA35D1_RESET_QEI0\t60\n#define MA35D1_RESET_QEI1\t61\n#define MA35D1_RESET_ECAP0\t62\n#define MA35D1_RESET_ECAP1\t63\n#define MA35D1_RESET_CANFD2\t64\n#define MA35D1_RESET_ADC0\t65\n#define MA35D1_RESET_TMR4\t66\n#define MA35D1_RESET_TMR5\t67\n#define MA35D1_RESET_TMR6\t68\n#define MA35D1_RESET_TMR7\t69\n#define MA35D1_RESET_TMR8\t70\n#define MA35D1_RESET_TMR9\t71\n#define MA35D1_RESET_TMR10\t72\n#define MA35D1_RESET_TMR11\t73\n#define MA35D1_RESET_UART8\t74\n#define MA35D1_RESET_UART9\t75\n#define MA35D1_RESET_UART10\t76\n#define MA35D1_RESET_UART11\t77\n#define MA35D1_RESET_UART12\t78\n#define MA35D1_RESET_UART13\t79\n#define MA35D1_RESET_UART14\t80\n#define MA35D1_RESET_UART15\t81\n#define MA35D1_RESET_UART16\t82\n#define MA35D1_RESET_I2S1\t83\n#define MA35D1_RESET_I2C4\t84\n#define MA35D1_RESET_I2C5\t85\n#define MA35D1_RESET_EPWM2\t86\n#define MA35D1_RESET_ECAP2\t87\n#define MA35D1_RESET_QEI2\t88\n#define MA35D1_RESET_CANFD3\t89\n#define MA35D1_RESET_KPI\t90\n#define MA35D1_RESET_GIC\t91\n#define MA35D1_RESET_SSMCC\t92\n#define MA35D1_RESET_SSPCC\t93\n#define MA35D1_RESET_COUNT\t94\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}