   1              		.cpu cortex-m3
   2              		.arch armv7-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"fal_tiger_port.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.file 1 "../switch_sdk/core/fal/tiger/fal_tiger_port.c"
  18              		.section	.text.fal_port_speedDup_split,"ax",%progbits
  19              		.align	1
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  24              	fal_port_speedDup_split:
  25              	.LVL0:
  26              	.LFB3:
   1:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** /*******************************************************************************
   2:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** *                                                                              *
   3:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** *  Copyright (c), 2022, Motorcomm Electronic Technology Co.,Ltd.               *
   4:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** *  Motorcomm Confidential and Proprietary.                                     *
   5:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** *                                                                              *
   6:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** ********************************************************************************
   7:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** */
   8:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** /**
   9:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** ********************************************************************************
  10:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** * @file fal_tiger_port.c
  11:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** *
  12:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** * @brief x
  13:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** *
  14:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** ********************************************************************************
  15:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** */
  16:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** /*
  17:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****  * Include Files
  18:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****  */
  19:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** #include "yt_error.h"
  20:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** #include "yt_util.h"
  21:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** //#include "osal_mem.h"
  22:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** //#include "osal_print.h"
  23:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** #include "fal_tiger_l2.h"
  24:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** #include "hal_mem.h"
  25:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** #include "hal_ctrl.h"
  26:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** #include "fal_tiger_struct.h"
  27:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** #include "fal_tiger_entry.h"
  28:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** #include "fal_tiger_mem.h"
  29:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** #include "cal_cmm.h"
  30:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** #include "fal_tiger_port.h"
  31:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** #include "fal_tiger_cmm.h"
  32:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** #include "fal_monitor.h"
  33:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** #include "phy_drv.h"
  34:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
  35:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** static yt_ret_t fal_port_speedDup_split(yt_port_speed_duplex_t speed_dup, yt_port_speed_t *pSpeed, 
  36:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** {
  27              		.loc 1 36 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 0
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31              		@ link register save eliminated.
  37:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     switch(speed_dup)
  32              		.loc 1 37 5 view .LVU1
  33 0000 0528     		cmp	r0, #5
  34 0002 23D8     		bhi	.L10
  35 0004 DFE800F0 		tbb	[pc, r0]
  36              	.L4:
  37 0008 03       		.byte	(.L9-.L4)/2
  38 0009 07       		.byte	(.L8-.L4)/2
  39 000a 0C       		.byte	(.L7-.L4)/2
  40 000b 11       		.byte	(.L6-.L4)/2
  41 000c 16       		.byte	(.L5-.L4)/2
  42 000d 1C       		.byte	(.L3-.L4)/2
  43              		.p2align 1
  44              	.L9:
  38:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     {
  39:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         case PORT_SPEED_DUP_10HALF:
  40:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             *pSpeed  = PORT_SPEED_10M;
  45              		.loc 1 40 13 view .LVU2
  46              		.loc 1 40 22 is_stmt 0 view .LVU3
  47 000e 0020     		movs	r0, #0
  48              	.LVL1:
  49              		.loc 1 40 22 view .LVU4
  50 0010 0870     		strb	r0, [r1]
  41:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             *pDuplex = PORT_DUPLEX_HALF;
  51              		.loc 1 41 13 is_stmt 1 view .LVU5
  52              		.loc 1 41 22 is_stmt 0 view .LVU6
  53 0012 1070     		strb	r0, [r2]
  42:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             break;
  54              		.loc 1 42 13 is_stmt 1 view .LVU7
  55 0014 7047     		bx	lr
  56              	.LVL2:
  57              	.L8:
  43:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         case PORT_SPEED_DUP_10FULL:
  44:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             *pSpeed  = PORT_SPEED_10M;
  58              		.loc 1 44 13 view .LVU8
  59              		.loc 1 44 22 is_stmt 0 view .LVU9
  60 0016 0020     		movs	r0, #0
  61              	.LVL3:
  62              		.loc 1 44 22 view .LVU10
  63 0018 0870     		strb	r0, [r1]
  45:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             *pDuplex = PORT_DUPLEX_FULL;
  64              		.loc 1 45 13 is_stmt 1 view .LVU11
  65              		.loc 1 45 22 is_stmt 0 view .LVU12
  66 001a 0123     		movs	r3, #1
  67 001c 1370     		strb	r3, [r2]
  46:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             break;
  68              		.loc 1 46 13 is_stmt 1 view .LVU13
  69 001e 7047     		bx	lr
  70              	.LVL4:
  71              	.L7:
  47:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         case PORT_SPEED_DUP_100HALF:
  48:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             *pSpeed  = PORT_SPEED_100M;
  72              		.loc 1 48 13 view .LVU14
  73              		.loc 1 48 22 is_stmt 0 view .LVU15
  74 0020 0123     		movs	r3, #1
  75 0022 0B70     		strb	r3, [r1]
  49:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             *pDuplex = PORT_DUPLEX_HALF;
  76              		.loc 1 49 13 is_stmt 1 view .LVU16
  77              		.loc 1 49 22 is_stmt 0 view .LVU17
  78 0024 0020     		movs	r0, #0
  79              	.LVL5:
  80              		.loc 1 49 22 view .LVU18
  81 0026 1070     		strb	r0, [r2]
  50:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             break;
  82              		.loc 1 50 13 is_stmt 1 view .LVU19
  83 0028 7047     		bx	lr
  84              	.LVL6:
  85              	.L6:
  51:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         case PORT_SPEED_DUP_100FULL:
  52:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             *pSpeed  = PORT_SPEED_100M;
  86              		.loc 1 52 13 view .LVU20
  87              		.loc 1 52 22 is_stmt 0 view .LVU21
  88 002a 0123     		movs	r3, #1
  89 002c 0B70     		strb	r3, [r1]
  53:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             *pDuplex = PORT_DUPLEX_FULL;
  90              		.loc 1 53 13 is_stmt 1 view .LVU22
  91              		.loc 1 53 22 is_stmt 0 view .LVU23
  92 002e 1370     		strb	r3, [r2]
  54:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             break;
  93              		.loc 1 54 13 is_stmt 1 view .LVU24
  55:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         case PORT_SPEED_DUP_1000FULL:
  56:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             *pSpeed  = PORT_SPEED_1000M;
  57:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             *pDuplex = PORT_DUPLEX_FULL;
  58:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             break;
  59:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         case PORT_SPEED_DUP_2500FULL:
  60:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             *pSpeed = PORT_SPEED_2500M;
  61:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             *pDuplex = PORT_DUPLEX_FULL;
  62:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             break;
  63:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         default:
  64:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             return CMM_ERR_INPUT;
  65:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     }
  66:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
  67:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     return CMM_ERR_OK;
  94              		.loc 1 67 12 is_stmt 0 view .LVU25
  95 0030 0020     		movs	r0, #0
  96              	.LVL7:
  54:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             break;
  97              		.loc 1 54 13 view .LVU26
  98 0032 7047     		bx	lr
  99              	.LVL8:
 100              	.L5:
  56:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             *pDuplex = PORT_DUPLEX_FULL;
 101              		.loc 1 56 13 is_stmt 1 view .LVU27
  56:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             *pDuplex = PORT_DUPLEX_FULL;
 102              		.loc 1 56 22 is_stmt 0 view .LVU28
 103 0034 0223     		movs	r3, #2
 104 0036 0B70     		strb	r3, [r1]
  57:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             break;
 105              		.loc 1 57 13 is_stmt 1 view .LVU29
  57:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             break;
 106              		.loc 1 57 22 is_stmt 0 view .LVU30
 107 0038 0123     		movs	r3, #1
 108 003a 1370     		strb	r3, [r2]
  58:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         case PORT_SPEED_DUP_2500FULL:
 109              		.loc 1 58 13 is_stmt 1 view .LVU31
 110              		.loc 1 67 12 is_stmt 0 view .LVU32
 111 003c 0020     		movs	r0, #0
 112              	.LVL9:
  58:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         case PORT_SPEED_DUP_2500FULL:
 113              		.loc 1 58 13 view .LVU33
 114 003e 7047     		bx	lr
 115              	.LVL10:
 116              	.L3:
  60:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             *pDuplex = PORT_DUPLEX_FULL;
 117              		.loc 1 60 13 is_stmt 1 view .LVU34
  60:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             *pDuplex = PORT_DUPLEX_FULL;
 118              		.loc 1 60 21 is_stmt 0 view .LVU35
 119 0040 0323     		movs	r3, #3
 120 0042 0B70     		strb	r3, [r1]
  61:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             break;
 121              		.loc 1 61 13 is_stmt 1 view .LVU36
  61:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             break;
 122              		.loc 1 61 22 is_stmt 0 view .LVU37
 123 0044 0123     		movs	r3, #1
 124 0046 1370     		strb	r3, [r2]
  62:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         default:
 125              		.loc 1 62 13 is_stmt 1 view .LVU38
 126              		.loc 1 67 12 is_stmt 0 view .LVU39
 127 0048 0020     		movs	r0, #0
 128              	.LVL11:
  62:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         default:
 129              		.loc 1 62 13 view .LVU40
 130 004a 7047     		bx	lr
 131              	.LVL12:
 132              	.L10:
  37:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     {
 133              		.loc 1 37 5 view .LVU41
 134 004c 0520     		movs	r0, #5
 135              	.LVL13:
  68:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** }
 136              		.loc 1 68 1 view .LVU42
 137 004e 7047     		bx	lr
 138              		.cfi_endproc
 139              	.LFE3:
 141              		.section	.text.fal_port_speedDup_combine,"ax",%progbits
 142              		.align	1
 143              		.syntax unified
 144              		.thumb
 145              		.thumb_func
 147              	fal_port_speedDup_combine:
 148              	.LVL14:
 149              	.LFB6:
  69:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
  70:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** static yt_ret_t fal_rgmii_strength_set(yt_unit_t unit, yt_dvddio_power_pad_t powerPad, yt_dvddio_po
  71:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** {
  72:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     uint32_t reg_data = 0;
  73:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     cmm_err_t ret = CMM_ERR_OK;
  74:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     uint32_t index = 0;
  75:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
  76:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     if (POWER_PAD_NORMAL == powerPad)
  77:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     {
  78:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         return CMM_ERR_OK;
  79:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     }
  80:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
  81:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     index = (POWER_PAD_RGMII1 == powerPad) ? 0 : 1;
  82:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     switch(powerLevel)
  83:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     {
  84:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         case POWER18V:
  85:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             CMM_ERR_CHK(HAL_MEM_DIRECT_READ(unit, CHIP_MODE_SEL_REG, &reg_data), ret);
  86:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             SET_BIT(reg_data, 9);
  87:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             CMM_ERR_CHK(HAL_MEM_DIRECT_WRITE(unit, CHIP_MODE_SEL_REG, reg_data), ret);
  88:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
  89:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             CMM_ERR_CHK(HAL_MEM_DIRECT_READ(unit, CHIP_PAD_PART_REG(index), &reg_data), ret);
  90:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             reg_data &= ~(0x7<<15);
  91:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             reg_data |= (0x4<<15);
  92:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             CMM_ERR_CHK(HAL_MEM_DIRECT_WRITE(unit, CHIP_PAD_PART_REG(index), reg_data), ret);
  93:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             break;
  94:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         case POWER25V:
  95:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         case POWER33V:
  96:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             CMM_ERR_CHK(HAL_MEM_DIRECT_READ(unit, CHIP_MODE_SEL_REG, &reg_data), ret);
  97:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             CLEAR_BIT(reg_data, 9);
  98:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             CMM_ERR_CHK(HAL_MEM_DIRECT_WRITE(unit, CHIP_MODE_SEL_REG, reg_data), ret);
  99:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 100:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             CMM_ERR_CHK(HAL_MEM_DIRECT_READ(unit, CHIP_PAD_PART_REG(index), &reg_data), ret);
 101:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             reg_data &= ~(0x7<<15);
 102:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             reg_data |= (0x3<<15);
 103:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             CMM_ERR_CHK(HAL_MEM_DIRECT_WRITE(unit, CHIP_PAD_PART_REG(index), reg_data), ret);
 104:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             break;
 105:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         default:
 106:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             return CMM_ERR_NOT_SUPPORT;
 107:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     }
 108:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     return ret;
 109:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** }
 110:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 111:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** static yt_ret_t fal_rgmii_vbias_set(yt_unit_t unit, yt_dvddio_power_pad_t powerPad, yt_dvddio_power
 112:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** {
 113:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     uint32_t reg_data = 0;
 114:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     cmm_err_t ret = CMM_ERR_OK;
 115:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     uint32_t index = 0;
 116:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 117:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     if (POWER_PAD_NORMAL == powerPad)
 118:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     {
 119:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         return ret;
 120:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     }
 121:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 122:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     if ((CAL_SWCHIP_MODEL(unit) == YT_SW_MODEL_9218 && POWER_PAD_RGMII1 == powerPad) ||
 123:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****            CAL_SWCHIP_MODEL(unit) == YT_SW_MODEL_9215)
 124:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     {
 125:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         index = 1;
 126:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     }
 127:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     else if (CAL_SWCHIP_MODEL(unit) == YT_SW_MODEL_9218 && POWER_PAD_RGMII2 == powerPad)
 128:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     {
 129:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         index = 3;
 130:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     }
 131:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     else
 132:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     {
 133:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         return CMM_ERR_NOT_SUPPORT;
 134:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     }
 135:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     switch(powerLevel)
 136:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     {
 137:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         case POWER18V:
 138:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         case POWER25V:
 139:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             CMM_ERR_CHK(HAL_MEM_DIRECT_READ(unit, CHIP_DCC_CALIB_CLK_SEL_REG, &reg_data), ret);
 140:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             reg_data &= ~(0x3<<index);
 141:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             CMM_ERR_CHK(HAL_MEM_DIRECT_WRITE(unit, CHIP_DCC_CALIB_CLK_SEL_REG, reg_data), ret);
 142:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             break;
 143:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         case POWER33V:
 144:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             CMM_ERR_CHK(HAL_MEM_DIRECT_READ(unit, CHIP_DCC_CALIB_CLK_SEL_REG, &reg_data), ret);
 145:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             reg_data &= ~(0x3<<index);
 146:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             reg_data |= (0x2<<index);
 147:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             CMM_ERR_CHK(HAL_MEM_DIRECT_WRITE(unit, CHIP_DCC_CALIB_CLK_SEL_REG, reg_data), ret);
 148:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             break;
 149:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         default:
 150:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             return CMM_ERR_NOT_SUPPORT;
 151:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     }
 152:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 153:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     return ret;
 154:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** }
 155:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 156:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** static yt_ret_t fal_port_speedDup_combine(yt_port_speed_t speed, yt_port_duplex_t duplex, yt_port_s
 157:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** {
 150              		.loc 1 157 1 is_stmt 1 view -0
 151              		.cfi_startproc
 152              		@ args = 0, pretend = 0, frame = 0
 153              		@ frame_needed = 0, uses_anonymous_args = 0
 154              		@ link register save eliminated.
 158:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     if(duplex == PORT_DUPLEX_FULL)
 155              		.loc 1 158 5 view .LVU44
 156              		.loc 1 158 7 is_stmt 0 view .LVU45
 157 0000 0129     		cmp	r1, #1
 158 0002 03D0     		beq	.L23
 159:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     {
 160:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         if(speed == PORT_SPEED_10M)
 161:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         {
 162:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             *pSpeedDup = PORT_SPEED_DUP_10FULL;
 163:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         }
 164:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         else if(speed == PORT_SPEED_100M)
 165:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         {
 166:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             *pSpeedDup = PORT_SPEED_DUP_100FULL;
 167:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         }
 168:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         else if(speed == PORT_SPEED_1000M)
 169:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         {
 170:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             *pSpeedDup = PORT_SPEED_DUP_1000FULL;
 171:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         }
 172:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         else if(speed == PORT_SPEED_2500M)
 173:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         {
 174:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             *pSpeedDup = PORT_SPEED_DUP_2500FULL;
 175:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         }
 176:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         else
 177:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         {
 178:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             return CMM_ERR_INPUT;
 179:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         }
 180:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     }
 181:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     else if(duplex == PORT_DUPLEX_HALF)
 159              		.loc 1 181 10 is_stmt 1 view .LVU46
 160              		.loc 1 181 12 is_stmt 0 view .LVU47
 161 0004 01BB     		cbnz	r1, .L21
 182:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     {
 183:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         if(speed == PORT_SPEED_10M)
 162              		.loc 1 183 9 is_stmt 1 view .LVU48
 163              		.loc 1 183 11 is_stmt 0 view .LVU49
 164 0006 B8B9     		cbnz	r0, .L19
 184:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         {
 185:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             *pSpeedDup = PORT_SPEED_DUP_10HALF;
 165              		.loc 1 185 13 is_stmt 1 view .LVU50
 166              		.loc 1 185 24 is_stmt 0 view .LVU51
 167 0008 1070     		strb	r0, [r2]
 168 000a 7047     		bx	lr
 169              	.L23:
 160:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         {
 170              		.loc 1 160 9 is_stmt 1 view .LVU52
 171 000c 0328     		cmp	r0, #3
 172 000e 19D8     		bhi	.L20
 173 0010 DFE800F0 		tbb	[pc, r0]
 174              	.L15:
 175 0014 02       		.byte	(.L18-.L15)/2
 176 0015 06       		.byte	(.L17-.L15)/2
 177 0016 0A       		.byte	(.L16-.L15)/2
 178 0017 0E       		.byte	(.L14-.L15)/2
 179              		.p2align 1
 180              	.L18:
 162:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         }
 181              		.loc 1 162 13 view .LVU53
 162:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         }
 182              		.loc 1 162 24 is_stmt 0 view .LVU54
 183 0018 0123     		movs	r3, #1
 184 001a 1370     		strb	r3, [r2]
 186:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         }
 187:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         else if(speed == PORT_SPEED_100M)
 188:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         {
 189:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             *pSpeedDup = PORT_SPEED_DUP_100HALF;
 190:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         }
 191:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         else
 192:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         {
 193:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             return CMM_ERR_INPUT;
 194:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         }
 195:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     }
 196:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     else
 197:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     {
 198:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         return CMM_ERR_INPUT;
 199:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     }
 200:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 201:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     return CMM_ERR_OK;
 185              		.loc 1 201 12 view .LVU55
 186 001c 0020     		movs	r0, #0
 187              	.LVL15:
 188              		.loc 1 201 12 view .LVU56
 189 001e 7047     		bx	lr
 190              	.LVL16:
 191              	.L17:
 166:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         }
 192              		.loc 1 166 13 is_stmt 1 view .LVU57
 166:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         }
 193              		.loc 1 166 24 is_stmt 0 view .LVU58
 194 0020 0323     		movs	r3, #3
 195 0022 1370     		strb	r3, [r2]
 196              		.loc 1 201 12 view .LVU59
 197 0024 0020     		movs	r0, #0
 198              	.LVL17:
 199              		.loc 1 201 12 view .LVU60
 200 0026 7047     		bx	lr
 201              	.LVL18:
 202              	.L16:
 170:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         }
 203              		.loc 1 170 13 is_stmt 1 view .LVU61
 170:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         }
 204              		.loc 1 170 24 is_stmt 0 view .LVU62
 205 0028 0423     		movs	r3, #4
 206 002a 1370     		strb	r3, [r2]
 207              		.loc 1 201 12 view .LVU63
 208 002c 0020     		movs	r0, #0
 209              	.LVL19:
 210              		.loc 1 201 12 view .LVU64
 211 002e 7047     		bx	lr
 212              	.LVL20:
 213              	.L14:
 174:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         }
 214              		.loc 1 174 13 is_stmt 1 view .LVU65
 174:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         }
 215              		.loc 1 174 24 is_stmt 0 view .LVU66
 216 0030 0523     		movs	r3, #5
 217 0032 1370     		strb	r3, [r2]
 218              		.loc 1 201 12 view .LVU67
 219 0034 0020     		movs	r0, #0
 220              	.LVL21:
 221              		.loc 1 201 12 view .LVU68
 222 0036 7047     		bx	lr
 223              	.LVL22:
 224              	.L19:
 187:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         {
 225              		.loc 1 187 14 is_stmt 1 view .LVU69
 187:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         {
 226              		.loc 1 187 16 is_stmt 0 view .LVU70
 227 0038 0128     		cmp	r0, #1
 228 003a 07D1     		bne	.L22
 189:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         }
 229              		.loc 1 189 13 is_stmt 1 view .LVU71
 189:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         }
 230              		.loc 1 189 24 is_stmt 0 view .LVU72
 231 003c 0223     		movs	r3, #2
 232 003e 1370     		strb	r3, [r2]
 233              		.loc 1 201 12 view .LVU73
 234 0040 0020     		movs	r0, #0
 235              	.LVL23:
 236              		.loc 1 201 12 view .LVU74
 237 0042 7047     		bx	lr
 238              	.LVL24:
 239              	.L20:
 158:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     {
 240              		.loc 1 158 7 view .LVU75
 241 0044 0520     		movs	r0, #5
 242              	.LVL25:
 158:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     {
 243              		.loc 1 158 7 view .LVU76
 244 0046 7047     		bx	lr
 245              	.LVL26:
 246              	.L21:
 198:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     }
 247              		.loc 1 198 16 view .LVU77
 248 0048 0520     		movs	r0, #5
 249              	.LVL27:
 198:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     }
 250              		.loc 1 198 16 view .LVU78
 251 004a 7047     		bx	lr
 252              	.LVL28:
 253              	.L22:
 193:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         }
 254              		.loc 1 193 20 view .LVU79
 255 004c 0520     		movs	r0, #5
 256              	.LVL29:
 202:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** }
 257              		.loc 1 202 1 view .LVU80
 258 004e 7047     		bx	lr
 259              		.cfi_endproc
 260              	.LFE6:
 262              		.section	.rodata.fal_port_serdes_init.str1.4,"aMS",%progbits,1
 263              		.align	2
 264              	.LC0:
 265 0000 696E745F 		.ascii	"int_phy_ext_reg_read(unit, phyAddr, 0xa0, &phyData)"
 265      7068795F 
 265      6578745F 
 265      7265675F 
 265      72656164 
 266 0033 00       		.ascii	"\000"
 267              		.align	2
 268              	.LC1:
 269 0034 25732573 		.ascii	"%s%s of \"%s\" in %s\015\012\000"
 269      206F6620 
 269      22257322 
 269      20696E20 
 269      25730D0A 
 270 0049 000000   		.align	2
 271              	.LC2:
 272 004c 696E745F 		.ascii	"int_phy_ext_reg_write(unit, phyAddr, 0xa0, phyData)"
 272      7068795F 
 272      6578745F 
 272      7265675F 
 272      77726974 
 273 007f 00       		.ascii	"\000"
 274              		.align	2
 275              	.LC3:
 276 0080 696E745F 		.ascii	"int_phy_ext_reg_read(unit, phyAddr, 0x2e, &phyData)"
 276      7068795F 
 276      6578745F 
 276      7265675F 
 276      72656164 
 277 00b3 00       		.ascii	"\000"
 278              		.align	2
 279              	.LC4:
 280 00b4 696E745F 		.ascii	"int_phy_ext_reg_write(unit, phyAddr, 0x2e, phyData)"
 280      7068795F 
 280      6578745F 
 280      7265675F 
 280      77726974 
 281 00e7 00       		.ascii	"\000"
 282              		.align	2
 283              	.LC5:
 284 00e8 696E745F 		.ascii	"int_phy_ext_reg_read(unit, phyAddr, 0x1d0, &phyData"
 284      7068795F 
 284      6578745F 
 284      7265675F 
 284      72656164 
 285 011b 2900     		.ascii	")\000"
 286 011d 000000   		.align	2
 287              	.LC6:
 288 0120 696E745F 		.ascii	"int_phy_ext_reg_write(unit, phyAddr, 0x1d0, phyData"
 288      7068795F 
 288      6578745F 
 288      7265675F 
 288      77726974 
 289 0153 2900     		.ascii	")\000"
 290              		.section	.text.fal_port_serdes_init,"ax",%progbits
 291              		.align	1
 292              		.syntax unified
 293              		.thumb
 294              		.thumb_func
 296              	fal_port_serdes_init:
 297              	.LVL30:
 298              	.LFB7:
 203:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 204:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** static yt_ret_t fal_port_serdes_init(yt_unit_t unit)
 205:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** {
 299              		.loc 1 205 1 is_stmt 1 view -0
 300              		.cfi_startproc
 301              		@ args = 0, pretend = 0, frame = 8
 302              		@ frame_needed = 0, uses_anonymous_args = 0
 206:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     cmm_err_t ret = CMM_ERR_OK;
 303              		.loc 1 206 5 view .LVU82
 207:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     uint8_t phyAddr;
 304              		.loc 1 207 5 view .LVU83
 208:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     uint16_t phyData;
 305              		.loc 1 208 5 view .LVU84
 209:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     static yt_bool_t initFlag = 0;
 306              		.loc 1 209 5 view .LVU85
 210:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     uint32_t bit = 0;
 307              		.loc 1 210 5 view .LVU86
 211:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 212:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     if(initFlag)
 308              		.loc 1 212 5 view .LVU87
 309              		.loc 1 212 8 is_stmt 0 view .LVU88
 310 0000 804B     		ldr	r3, .L60
 311 0002 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 312              		.loc 1 212 7 view .LVU89
 313 0004 002B     		cmp	r3, #0
 314 0006 40F0FA80 		bne	.L41
 205:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     cmm_err_t ret = CMM_ERR_OK;
 315              		.loc 1 205 1 view .LVU90
 316 000a 70B5     		push	{r4, r5, r6, lr}
 317              		.cfi_def_cfa_offset 16
 318              		.cfi_offset 4, -16
 319              		.cfi_offset 5, -12
 320              		.cfi_offset 6, -8
 321              		.cfi_offset 14, -4
 322 000c 84B0     		sub	sp, sp, #16
 323              		.cfi_def_cfa_offset 32
 324 000e 0646     		mov	r6, r0
 213:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     {
 214:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         return CMM_ERR_OK;
 215:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     }
 216:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 217:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     for(phyAddr = 8; phyAddr <= 9; phyAddr++)
 325              		.loc 1 217 17 view .LVU91
 326 0010 0825     		movs	r5, #8
 327 0012 64E0     		b	.L26
 328              	.LVL31:
 329              	.L53:
 218:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     {
 219:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         CMM_ERR_CHK(int_phy_ext_reg_read(unit, phyAddr, 0xa0, &phyData), ret);
 330              		.loc 1 219 9 is_stmt 1 discriminator 1 view .LVU92
 331              		.loc 1 219 9 discriminator 1 view .LVU93
 332 0014 7C4A     		ldr	r2, .L60+4
 333 0016 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 334 0018 012A     		cmp	r2, #1
 335 001a 01D8     		bhi	.L47
 336              	.LVL32:
 337              	.L28:
 338              		.loc 1 219 9 discriminator 5 view .LVU94
 339              		.loc 1 219 9 discriminator 5 view .LVU95
 340              		.loc 1 219 9 discriminator 5 view .LVU96
 341 001c E0B2     		uxtb	r0, r4
 342 001e ECE0     		b	.L24
 343              	.LVL33:
 344              	.L47:
 345              		.loc 1 219 9 discriminator 3 view .LVU97
 346              	.LBB2:
 347              		.loc 1 219 9 discriminator 3 view .LVU98
 348 0020 142B     		cmp	r3, #20
 349 0022 28BF     		it	cs
 350 0024 1423     		movcs	r3, #20
 351 0026 1A46     		mov	r2, r3
 352 0028 784B     		ldr	r3, .L60+8
 353 002a 0093     		str	r3, [sp]
 354 002c 784B     		ldr	r3, .L60+12
 355 002e 7949     		ldr	r1, .L60+16
 356 0030 51F82220 		ldr	r2, [r1, r2, lsl #2]
 357 0034 7849     		ldr	r1, .L60+20
 358 0036 8968     		ldr	r1, [r1, #8]
 359 0038 7848     		ldr	r0, .L60+24
 360              	.LVL34:
 361              		.loc 1 219 9 is_stmt 0 discriminator 3 view .LVU99
 362 003a FFF7FEFF 		bl	osal_printf
 363              	.LVL35:
 364 003e EDE7     		b	.L28
 365              	.LVL36:
 366              	.L54:
 367              		.loc 1 219 9 discriminator 3 view .LVU100
 368              	.LBE2:
 220:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         if (CAL_SWCHIP_MODEL(unit) == YT_SW_MODEL_9218)
 221:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         {
 222:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             bit = 13;
 369              		.loc 1 222 17 view .LVU101
 370 0040 0D21     		movs	r1, #13
 371 0042 61E0     		b	.L29
 372              	.LVL37:
 373              	.L55:
 223:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         }
 224:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         else
 225:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         {
 226:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             bit = 14;
 227:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         }
 228:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         if (IS_BIT_SET(phyData, bit))
 229:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         {
 230:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             CLEAR_BIT(phyData, bit);
 231:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             CMM_ERR_CHK(int_phy_ext_reg_write(unit, phyAddr, 0xa0, phyData), ret);
 374              		.loc 1 231 13 is_stmt 1 discriminator 3 view .LVU102
 375              	.LBB3:
 376              		.loc 1 231 13 discriminator 3 view .LVU103
 377 0044 142B     		cmp	r3, #20
 378 0046 28BF     		it	cs
 379 0048 1423     		movcs	r3, #20
 380 004a 1A46     		mov	r2, r3
 381 004c 6F4B     		ldr	r3, .L60+8
 382 004e 0093     		str	r3, [sp]
 383 0050 734B     		ldr	r3, .L60+28
 384 0052 7049     		ldr	r1, .L60+16
 385 0054 51F82220 		ldr	r2, [r1, r2, lsl #2]
 386 0058 6F49     		ldr	r1, .L60+20
 387 005a 8968     		ldr	r1, [r1, #8]
 388 005c 6F48     		ldr	r0, .L60+24
 389              	.LVL38:
 390              		.loc 1 231 13 is_stmt 0 discriminator 3 view .LVU104
 391 005e FFF7FEFF 		bl	osal_printf
 392              	.LVL39:
 393 0062 6CE0     		b	.L31
 394              	.LVL40:
 395              	.L30:
 396              		.loc 1 231 13 discriminator 3 view .LVU105
 397              	.LBE3:
 398              		.loc 1 231 13 is_stmt 1 discriminator 2 view .LVU106
 232:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         }
 233:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 234:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         /*vco band init*/
 235:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         CMM_ERR_CHK(int_phy_ext_reg_read(unit, phyAddr, 0x2e, &phyData), ret);
 399              		.loc 1 235 9 discriminator 2 view .LVU107
 400              		.loc 1 235 9 discriminator 2 view .LVU108
 401 0064 0DF10E03 		add	r3, sp, #14
 402 0068 2E22     		movs	r2, #46
 403 006a 2946     		mov	r1, r5
 404 006c 3046     		mov	r0, r6
 405              	.LVL41:
 406              		.loc 1 235 9 is_stmt 0 discriminator 2 view .LVU109
 407 006e FFF7FEFF 		bl	int_phy_ext_reg_read
 408              	.LVL42:
 409 0072 0446     		mov	r4, r0
 410              	.LVL43:
 411              		.loc 1 235 9 discriminator 2 view .LVU110
 412 0074 10F0FF03 		ands	r3, r0, #255
 413 0078 63D1     		bne	.L48
 414              		.loc 1 235 9 is_stmt 1 discriminator 2 view .LVU111
 236:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         SET_BIT(phyData, 9);
 415              		.loc 1 236 9 discriminator 2 view .LVU112
 416 007a BDF80E30 		ldrh	r3, [sp, #14]
 417 007e 43F40073 		orr	r3, r3, #512
 418 0082 9BB2     		uxth	r3, r3
 419 0084 ADF80E30 		strh	r3, [sp, #14]	@ movhi
 237:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         CMM_ERR_CHK(int_phy_ext_reg_write(unit, phyAddr, 0x2e, phyData), ret);
 420              		.loc 1 237 9 discriminator 2 view .LVU113
 421              		.loc 1 237 9 discriminator 2 view .LVU114
 422 0088 2E22     		movs	r2, #46
 423 008a 2946     		mov	r1, r5
 424 008c 3046     		mov	r0, r6
 425              	.LVL44:
 426              		.loc 1 237 9 is_stmt 0 discriminator 2 view .LVU115
 427 008e FFF7FEFF 		bl	int_phy_ext_reg_write
 428              	.LVL45:
 429 0092 0446     		mov	r4, r0
 430              	.LVL46:
 431              		.loc 1 237 9 discriminator 2 view .LVU116
 432 0094 10F0FF03 		ands	r3, r0, #255
 433 0098 69D1     		bne	.L49
 434              		.loc 1 237 9 is_stmt 1 discriminator 2 view .LVU117
 238:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 239:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         /*serdes as mode */
 240:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         CMM_ERR_CHK(int_phy_ext_reg_read(unit, phyAddr, 0x1d0, &phyData), ret);
 435              		.loc 1 240 9 discriminator 2 view .LVU118
 436              		.loc 1 240 9 discriminator 2 view .LVU119
 437 009a 0DF10E03 		add	r3, sp, #14
 438 009e 4FF4E872 		mov	r2, #464
 439 00a2 2946     		mov	r1, r5
 440 00a4 3046     		mov	r0, r6
 441              	.LVL47:
 442              		.loc 1 240 9 is_stmt 0 discriminator 2 view .LVU120
 443 00a6 FFF7FEFF 		bl	int_phy_ext_reg_read
 444              	.LVL48:
 445 00aa 0446     		mov	r4, r0
 446              	.LVL49:
 447              		.loc 1 240 9 discriminator 2 view .LVU121
 448 00ac 10F0FF03 		ands	r3, r0, #255
 449 00b0 73D1     		bne	.L50
 450              		.loc 1 240 9 is_stmt 1 discriminator 2 view .LVU122
 241:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         phyData &= ~(0xff << 0);
 451              		.loc 1 241 9 discriminator 2 view .LVU123
 452              		.loc 1 241 17 is_stmt 0 discriminator 2 view .LVU124
 453 00b2 BDF80E30 		ldrh	r3, [sp, #14]
 454 00b6 03F47F43 		and	r3, r3, #65280
 455 00ba ADF80E30 		strh	r3, [sp, #14]	@ movhi
 242:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         phyData |= (0x80<<0);
 456              		.loc 1 242 9 is_stmt 1 discriminator 2 view .LVU125
 457              		.loc 1 242 17 is_stmt 0 discriminator 2 view .LVU126
 458 00be 43F08003 		orr	r3, r3, #128
 459 00c2 ADF80E30 		strh	r3, [sp, #14]	@ movhi
 243:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         CMM_ERR_CHK(int_phy_ext_reg_write(unit, phyAddr, 0x1d0, phyData), ret);
 460              		.loc 1 243 9 is_stmt 1 discriminator 2 view .LVU127
 461              		.loc 1 243 9 discriminator 2 view .LVU128
 462 00c6 4FF4E872 		mov	r2, #464
 463 00ca 2946     		mov	r1, r5
 464 00cc 3046     		mov	r0, r6
 465              	.LVL50:
 466              		.loc 1 243 9 is_stmt 0 discriminator 2 view .LVU129
 467 00ce FFF7FEFF 		bl	int_phy_ext_reg_write
 468              	.LVL51:
 469 00d2 0446     		mov	r4, r0
 470              	.LVL52:
 471              		.loc 1 243 9 discriminator 2 view .LVU130
 472 00d4 10F0FF03 		ands	r3, r0, #255
 473 00d8 75D1     		bne	.L51
 474              		.loc 1 243 9 is_stmt 1 discriminator 2 view .LVU131
 217:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     {
 475              		.loc 1 217 43 discriminator 2 view .LVU132
 476 00da 0135     		adds	r5, r5, #1
 477              	.LVL53:
 217:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     {
 478              		.loc 1 217 43 is_stmt 0 discriminator 2 view .LVU133
 479 00dc EDB2     		uxtb	r5, r5
 480              	.LVL54:
 481              	.L26:
 217:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     {
 482              		.loc 1 217 30 is_stmt 1 discriminator 2 view .LVU134
 483 00de 092D     		cmp	r5, #9
 484 00e0 00F28780 		bhi	.L52
 219:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         if (CAL_SWCHIP_MODEL(unit) == YT_SW_MODEL_9218)
 485              		.loc 1 219 9 view .LVU135
 219:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         if (CAL_SWCHIP_MODEL(unit) == YT_SW_MODEL_9218)
 486              		.loc 1 219 9 view .LVU136
 487 00e4 0DF10E03 		add	r3, sp, #14
 488 00e8 A022     		movs	r2, #160
 489 00ea 2946     		mov	r1, r5
 490 00ec 3046     		mov	r0, r6
 491 00ee FFF7FEFF 		bl	int_phy_ext_reg_read
 492              	.LVL55:
 493 00f2 0446     		mov	r4, r0
 494              	.LVL56:
 219:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         if (CAL_SWCHIP_MODEL(unit) == YT_SW_MODEL_9218)
 495              		.loc 1 219 9 is_stmt 0 view .LVU137
 496 00f4 10F0FF03 		ands	r3, r0, #255
 497 00f8 8CD1     		bne	.L53
 219:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         if (CAL_SWCHIP_MODEL(unit) == YT_SW_MODEL_9218)
 498              		.loc 1 219 9 is_stmt 1 discriminator 2 view .LVU138
 220:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         {
 499              		.loc 1 220 9 discriminator 2 view .LVU139
 220:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         {
 500              		.loc 1 220 13 is_stmt 0 discriminator 2 view .LVU140
 501 00fa 4A4B     		ldr	r3, .L60+32
 502 00fc 53F82630 		ldr	r3, [r3, r6, lsl #2]
 503 0100 9B78     		ldrb	r3, [r3, #2]	@ zero_extendqisi2
 220:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         {
 504              		.loc 1 220 12 discriminator 2 view .LVU141
 505 0102 012B     		cmp	r3, #1
 506 0104 9CD0     		beq	.L54
 226:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         }
 507              		.loc 1 226 17 view .LVU142
 508 0106 0E21     		movs	r1, #14
 509              	.L29:
 510              	.LVL57:
 228:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         {
 511              		.loc 1 228 9 is_stmt 1 view .LVU143
 228:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         {
 512              		.loc 1 228 13 is_stmt 0 view .LVU144
 513 0108 BDF80E30 		ldrh	r3, [sp, #14]
 514 010c 43FA01F2 		asr	r2, r3, r1
 228:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         {
 515              		.loc 1 228 12 view .LVU145
 516 0110 12F0010F 		tst	r2, #1
 517 0114 A6D0     		beq	.L30
 230:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             CMM_ERR_CHK(int_phy_ext_reg_write(unit, phyAddr, 0xa0, phyData), ret);
 518              		.loc 1 230 13 is_stmt 1 view .LVU146
 519 0116 0122     		movs	r2, #1
 520 0118 8A40     		lsls	r2, r2, r1
 521 011a D243     		mvns	r2, r2
 522 011c 12B2     		sxth	r2, r2
 523 011e 1340     		ands	r3, r3, r2
 524 0120 ADF80E30 		strh	r3, [sp, #14]	@ movhi
 231:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         }
 525              		.loc 1 231 13 view .LVU147
 231:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         }
 526              		.loc 1 231 13 view .LVU148
 527 0124 A022     		movs	r2, #160
 528 0126 2946     		mov	r1, r5
 529              	.LVL58:
 231:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         }
 530              		.loc 1 231 13 is_stmt 0 view .LVU149
 531 0128 3046     		mov	r0, r6
 532              	.LVL59:
 231:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         }
 533              		.loc 1 231 13 view .LVU150
 534 012a FFF7FEFF 		bl	int_phy_ext_reg_write
 535              	.LVL60:
 536 012e 0446     		mov	r4, r0
 537              	.LVL61:
 231:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         }
 538              		.loc 1 231 13 view .LVU151
 539 0130 10F0FF03 		ands	r3, r0, #255
 540 0134 96D0     		beq	.L30
 231:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         }
 541              		.loc 1 231 13 is_stmt 1 discriminator 1 view .LVU152
 231:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         }
 542              		.loc 1 231 13 discriminator 1 view .LVU153
 543 0136 344A     		ldr	r2, .L60+4
 544 0138 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 545 013a 012A     		cmp	r2, #1
 546 013c 82D8     		bhi	.L55
 547              	.LVL62:
 548              	.L31:
 231:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         }
 549              		.loc 1 231 13 discriminator 5 view .LVU154
 231:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         }
 550              		.loc 1 231 13 discriminator 5 view .LVU155
 231:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         }
 551              		.loc 1 231 13 discriminator 5 view .LVU156
 552 013e E0B2     		uxtb	r0, r4
 553 0140 5BE0     		b	.L24
 554              	.LVL63:
 555              	.L48:
 235:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         SET_BIT(phyData, 9);
 556              		.loc 1 235 9 discriminator 1 view .LVU157
 235:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         SET_BIT(phyData, 9);
 557              		.loc 1 235 9 discriminator 1 view .LVU158
 558 0142 314A     		ldr	r2, .L60+4
 559 0144 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 560 0146 012A     		cmp	r2, #1
 561 0148 01D8     		bhi	.L56
 562              	.LVL64:
 563              	.L33:
 235:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         SET_BIT(phyData, 9);
 564              		.loc 1 235 9 discriminator 5 view .LVU159
 235:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         SET_BIT(phyData, 9);
 565              		.loc 1 235 9 discriminator 5 view .LVU160
 235:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         SET_BIT(phyData, 9);
 566              		.loc 1 235 9 discriminator 5 view .LVU161
 567 014a E0B2     		uxtb	r0, r4
 568 014c 55E0     		b	.L24
 569              	.LVL65:
 570              	.L56:
 235:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         SET_BIT(phyData, 9);
 571              		.loc 1 235 9 discriminator 3 view .LVU162
 572              	.LBB4:
 235:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         SET_BIT(phyData, 9);
 573              		.loc 1 235 9 discriminator 3 view .LVU163
 574 014e 142B     		cmp	r3, #20
 575 0150 28BF     		it	cs
 576 0152 1423     		movcs	r3, #20
 577 0154 1A46     		mov	r2, r3
 578 0156 2D4B     		ldr	r3, .L60+8
 579 0158 0093     		str	r3, [sp]
 580 015a 334B     		ldr	r3, .L60+36
 581 015c 2D49     		ldr	r1, .L60+16
 582 015e 51F82220 		ldr	r2, [r1, r2, lsl #2]
 583 0162 2D49     		ldr	r1, .L60+20
 584 0164 8968     		ldr	r1, [r1, #8]
 585 0166 2D48     		ldr	r0, .L60+24
 586              	.LVL66:
 235:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         SET_BIT(phyData, 9);
 587              		.loc 1 235 9 is_stmt 0 discriminator 3 view .LVU164
 588 0168 FFF7FEFF 		bl	osal_printf
 589              	.LVL67:
 590 016c EDE7     		b	.L33
 591              	.LVL68:
 592              	.L49:
 235:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         SET_BIT(phyData, 9);
 593              		.loc 1 235 9 discriminator 3 view .LVU165
 594              	.LBE4:
 237:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 595              		.loc 1 237 9 is_stmt 1 discriminator 1 view .LVU166
 237:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 596              		.loc 1 237 9 discriminator 1 view .LVU167
 597 016e 264A     		ldr	r2, .L60+4
 598 0170 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 599 0172 012A     		cmp	r2, #1
 600 0174 01D8     		bhi	.L57
 601              	.LVL69:
 602              	.L35:
 237:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 603              		.loc 1 237 9 discriminator 5 view .LVU168
 237:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 604              		.loc 1 237 9 discriminator 5 view .LVU169
 237:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 605              		.loc 1 237 9 discriminator 5 view .LVU170
 606 0176 E0B2     		uxtb	r0, r4
 607 0178 3FE0     		b	.L24
 608              	.LVL70:
 609              	.L57:
 237:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 610              		.loc 1 237 9 discriminator 3 view .LVU171
 611              	.LBB5:
 237:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 612              		.loc 1 237 9 discriminator 3 view .LVU172
 613 017a 142B     		cmp	r3, #20
 614 017c 28BF     		it	cs
 615 017e 1423     		movcs	r3, #20
 616 0180 1A46     		mov	r2, r3
 617 0182 224B     		ldr	r3, .L60+8
 618 0184 0093     		str	r3, [sp]
 619 0186 294B     		ldr	r3, .L60+40
 620 0188 2249     		ldr	r1, .L60+16
 621 018a 51F82220 		ldr	r2, [r1, r2, lsl #2]
 622 018e 2249     		ldr	r1, .L60+20
 623 0190 8968     		ldr	r1, [r1, #8]
 624 0192 2248     		ldr	r0, .L60+24
 625              	.LVL71:
 237:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 626              		.loc 1 237 9 is_stmt 0 discriminator 3 view .LVU173
 627 0194 FFF7FEFF 		bl	osal_printf
 628              	.LVL72:
 629 0198 EDE7     		b	.L35
 630              	.LVL73:
 631              	.L50:
 237:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 632              		.loc 1 237 9 discriminator 3 view .LVU174
 633              	.LBE5:
 240:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         phyData &= ~(0xff << 0);
 634              		.loc 1 240 9 is_stmt 1 discriminator 1 view .LVU175
 240:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         phyData &= ~(0xff << 0);
 635              		.loc 1 240 9 discriminator 1 view .LVU176
 636 019a 1B4A     		ldr	r2, .L60+4
 637 019c 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 638 019e 012A     		cmp	r2, #1
 639 01a0 01D8     		bhi	.L58
 640              	.LVL74:
 641              	.L37:
 240:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         phyData &= ~(0xff << 0);
 642              		.loc 1 240 9 discriminator 5 view .LVU177
 240:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         phyData &= ~(0xff << 0);
 643              		.loc 1 240 9 discriminator 5 view .LVU178
 240:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         phyData &= ~(0xff << 0);
 644              		.loc 1 240 9 discriminator 5 view .LVU179
 645 01a2 E0B2     		uxtb	r0, r4
 646 01a4 29E0     		b	.L24
 647              	.LVL75:
 648              	.L58:
 240:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         phyData &= ~(0xff << 0);
 649              		.loc 1 240 9 discriminator 3 view .LVU180
 650              	.LBB6:
 240:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         phyData &= ~(0xff << 0);
 651              		.loc 1 240 9 discriminator 3 view .LVU181
 652 01a6 142B     		cmp	r3, #20
 653 01a8 28BF     		it	cs
 654 01aa 1423     		movcs	r3, #20
 655 01ac 1A46     		mov	r2, r3
 656 01ae 174B     		ldr	r3, .L60+8
 657 01b0 0093     		str	r3, [sp]
 658 01b2 1F4B     		ldr	r3, .L60+44
 659 01b4 1749     		ldr	r1, .L60+16
 660 01b6 51F82220 		ldr	r2, [r1, r2, lsl #2]
 661 01ba 1749     		ldr	r1, .L60+20
 662 01bc 8968     		ldr	r1, [r1, #8]
 663 01be 1748     		ldr	r0, .L60+24
 664              	.LVL76:
 240:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         phyData &= ~(0xff << 0);
 665              		.loc 1 240 9 is_stmt 0 discriminator 3 view .LVU182
 666 01c0 FFF7FEFF 		bl	osal_printf
 667              	.LVL77:
 668 01c4 EDE7     		b	.L37
 669              	.LVL78:
 670              	.L51:
 240:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         phyData &= ~(0xff << 0);
 671              		.loc 1 240 9 discriminator 3 view .LVU183
 672              	.LBE6:
 673              		.loc 1 243 9 is_stmt 1 discriminator 1 view .LVU184
 674              		.loc 1 243 9 discriminator 1 view .LVU185
 675 01c6 104A     		ldr	r2, .L60+4
 676 01c8 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 677 01ca 012A     		cmp	r2, #1
 678 01cc 01D8     		bhi	.L59
 679              	.LVL79:
 680              	.L39:
 681              		.loc 1 243 9 discriminator 5 view .LVU186
 682              		.loc 1 243 9 discriminator 5 view .LVU187
 683              		.loc 1 243 9 discriminator 5 view .LVU188
 684 01ce E0B2     		uxtb	r0, r4
 685 01d0 13E0     		b	.L24
 686              	.LVL80:
 687              	.L59:
 688              		.loc 1 243 9 discriminator 3 view .LVU189
 689              	.LBB7:
 690              		.loc 1 243 9 discriminator 3 view .LVU190
 691 01d2 142B     		cmp	r3, #20
 692 01d4 28BF     		it	cs
 693 01d6 1423     		movcs	r3, #20
 694 01d8 1A46     		mov	r2, r3
 695 01da 0C4B     		ldr	r3, .L60+8
 696 01dc 0093     		str	r3, [sp]
 697 01de 154B     		ldr	r3, .L60+48
 698 01e0 0C49     		ldr	r1, .L60+16
 699 01e2 51F82220 		ldr	r2, [r1, r2, lsl #2]
 700 01e6 0C49     		ldr	r1, .L60+20
 701 01e8 8968     		ldr	r1, [r1, #8]
 702 01ea 0C48     		ldr	r0, .L60+24
 703              	.LVL81:
 704              		.loc 1 243 9 is_stmt 0 discriminator 3 view .LVU191
 705 01ec FFF7FEFF 		bl	osal_printf
 706              	.LVL82:
 707 01f0 EDE7     		b	.L39
 708              	.LVL83:
 709              	.L52:
 710              		.loc 1 243 9 discriminator 3 view .LVU192
 711              	.LBE7:
 244:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     }
 245:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 246:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     initFlag = 1;
 712              		.loc 1 246 5 is_stmt 1 view .LVU193
 713              		.loc 1 246 14 is_stmt 0 view .LVU194
 714 01f2 044B     		ldr	r3, .L60
 715 01f4 0122     		movs	r2, #1
 716 01f6 1A70     		strb	r2, [r3]
 247:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 248:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     return CMM_ERR_OK;
 717              		.loc 1 248 5 is_stmt 1 view .LVU195
 718              		.loc 1 248 12 is_stmt 0 view .LVU196
 719 01f8 0020     		movs	r0, #0
 720              	.L24:
 249:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** }
 721              		.loc 1 249 1 view .LVU197
 722 01fa 04B0     		add	sp, sp, #16
 723              		.cfi_def_cfa_offset 16
 724              		@ sp needed
 725 01fc 70BD     		pop	{r4, r5, r6, pc}
 726              	.LVL84:
 727              	.L41:
 728              		.cfi_def_cfa_offset 0
 729              		.cfi_restore 4
 730              		.cfi_restore 5
 731              		.cfi_restore 6
 732              		.cfi_restore 14
 214:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     }
 733              		.loc 1 214 16 view .LVU198
 734 01fe 0020     		movs	r0, #0
 735              	.LVL85:
 736              		.loc 1 249 1 view .LVU199
 737 0200 7047     		bx	lr
 738              	.L61:
 739 0202 00BF     		.align	2
 740              	.L60:
 741 0204 00000000 		.word	initFlag.36
 742 0208 00000000 		.word	yt_debug_level
 743 020c 00000000 		.word	__FUNCTION__.35
 744 0210 00000000 		.word	.LC0
 745 0214 00000000 		.word	_yt_errmsg
 746 0218 00000000 		.word	_yt_prompt_msg
 747 021c 34000000 		.word	.LC1
 748 0220 4C000000 		.word	.LC2
 749 0224 00000000 		.word	gpSwitchUnit
 750 0228 80000000 		.word	.LC3
 751 022c B4000000 		.word	.LC4
 752 0230 E8000000 		.word	.LC5
 753 0234 20010000 		.word	.LC6
 754              		.cfi_endproc
 755              	.LFE7:
 757              		.section	.rodata.fal_rgmii_strength_set.str1.4,"aMS",%progbits,1
 758              		.align	2
 759              	.LC7:
 760 0000 68616C5F 		.ascii	"hal_mem32_read(unit, (0x80358), &reg_data)\000"
 760      6D656D33 
 760      325F7265 
 760      61642875 
 760      6E69742C 
 761 002b 00       		.align	2
 762              	.LC8:
 763 002c 68616C5F 		.ascii	"hal_mem32_write(unit, (0x80358), reg_data)\000"
 763      6D656D33 
 763      325F7772 
 763      69746528 
 763      756E6974 
 764 0057 00       		.align	2
 765              	.LC9:
 766 0058 68616C5F 		.ascii	"hal_mem32_read(unit, (0x803b0 + (0x4) * index), &re"
 766      6D656D33 
 766      325F7265 
 766      61642875 
 766      6E69742C 
 767 008b 675F6461 		.ascii	"g_data)\000"
 767      74612900 
 768 0093 00       		.align	2
 769              	.LC10:
 770 0094 68616C5F 		.ascii	"hal_mem32_write(unit, (0x803b0 + (0x4) * index), re"
 770      6D656D33 
 770      325F7772 
 770      69746528 
 770      756E6974 
 771 00c7 675F6461 		.ascii	"g_data)\000"
 771      74612900 
 772              		.section	.text.fal_rgmii_strength_set,"ax",%progbits
 773              		.align	1
 774              		.syntax unified
 775              		.thumb
 776              		.thumb_func
 778              	fal_rgmii_strength_set:
 779              	.LVL86:
 780              	.LFB4:
  71:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     uint32_t reg_data = 0;
 781              		.loc 1 71 1 is_stmt 1 view -0
 782              		.cfi_startproc
 783              		@ args = 0, pretend = 0, frame = 8
 784              		@ frame_needed = 0, uses_anonymous_args = 0
  71:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     uint32_t reg_data = 0;
 785              		.loc 1 71 1 is_stmt 0 view .LVU201
 786 0000 70B5     		push	{r4, r5, r6, lr}
 787              		.cfi_def_cfa_offset 16
 788              		.cfi_offset 4, -16
 789              		.cfi_offset 5, -12
 790              		.cfi_offset 6, -8
 791              		.cfi_offset 14, -4
 792 0002 84B0     		sub	sp, sp, #16
 793              		.cfi_def_cfa_offset 32
  72:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     cmm_err_t ret = CMM_ERR_OK;
 794              		.loc 1 72 5 is_stmt 1 view .LVU202
  72:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     cmm_err_t ret = CMM_ERR_OK;
 795              		.loc 1 72 14 is_stmt 0 view .LVU203
 796 0004 0023     		movs	r3, #0
 797 0006 0393     		str	r3, [sp, #12]
  73:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     uint32_t index = 0;
 798              		.loc 1 73 5 is_stmt 1 view .LVU204
 799              	.LVL87:
  74:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 800              		.loc 1 74 5 view .LVU205
  76:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     {
 801              		.loc 1 76 5 view .LVU206
  76:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     {
 802              		.loc 1 76 8 is_stmt 0 view .LVU207
 803 0008 0029     		cmp	r1, #0
 804 000a 00F01B81 		beq	.L81
 805 000e 0546     		mov	r5, r0
  81:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     switch(powerLevel)
 806              		.loc 1 81 5 is_stmt 1 view .LVU208
  81:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     switch(powerLevel)
 807              		.loc 1 81 48 is_stmt 0 view .LVU209
 808 0010 4E1E     		subs	r6, r1, #1
 809 0012 18BF     		it	ne
 810 0014 0126     		movne	r6, #1
 811              	.LVL88:
  82:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     {
 812              		.loc 1 82 5 is_stmt 1 view .LVU210
 813 0016 A2B1     		cbz	r2, .L64
 814 0018 013A     		subs	r2, r2, #1
 815              	.LVL89:
  82:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     {
 816              		.loc 1 82 5 is_stmt 0 view .LVU211
 817 001a D2B2     		uxtb	r2, r2
 818 001c 012A     		cmp	r2, #1
 819 001e 00F21481 		bhi	.L85
  96:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             CLEAR_BIT(reg_data, 9);
 820              		.loc 1 96 13 is_stmt 1 view .LVU212
  96:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             CLEAR_BIT(reg_data, 9);
 821              		.loc 1 96 13 view .LVU213
 822 0022 03AA     		add	r2, sp, #12
 823 0024 8A49     		ldr	r1, .L94
 824              	.LVL90:
  96:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             CLEAR_BIT(reg_data, 9);
 825              		.loc 1 96 13 is_stmt 0 view .LVU214
 826 0026 FFF7FEFF 		bl	hal_mem32_read
 827              	.LVL91:
  96:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             CLEAR_BIT(reg_data, 9);
 828              		.loc 1 96 13 view .LVU215
 829 002a 0446     		mov	r4, r0
 830              	.LVL92:
  96:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             CLEAR_BIT(reg_data, 9);
 831              		.loc 1 96 13 view .LVU216
 832 002c 10F0FF03 		ands	r3, r0, #255
 833 0030 00F09F80 		beq	.L74
  96:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             CLEAR_BIT(reg_data, 9);
 834              		.loc 1 96 13 is_stmt 1 discriminator 1 view .LVU217
  96:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             CLEAR_BIT(reg_data, 9);
 835              		.loc 1 96 13 discriminator 1 view .LVU218
 836 0034 874A     		ldr	r2, .L94+4
 837 0036 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 838 0038 012A     		cmp	r2, #1
 839 003a 00F28A80 		bhi	.L86
 840              	.LVL93:
 841              	.L75:
  96:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             CLEAR_BIT(reg_data, 9);
 842              		.loc 1 96 13 discriminator 5 view .LVU219
  96:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             CLEAR_BIT(reg_data, 9);
 843              		.loc 1 96 13 discriminator 5 view .LVU220
  96:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             CLEAR_BIT(reg_data, 9);
 844              		.loc 1 96 13 discriminator 5 view .LVU221
 845 003e E0B2     		uxtb	r0, r4
 846 0040 01E1     		b	.L62
 847              	.LVL94:
 848              	.L64:
  85:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             SET_BIT(reg_data, 9);
 849              		.loc 1 85 13 view .LVU222
  85:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             SET_BIT(reg_data, 9);
 850              		.loc 1 85 13 view .LVU223
 851 0042 03AA     		add	r2, sp, #12
 852              	.LVL95:
  85:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             SET_BIT(reg_data, 9);
 853              		.loc 1 85 13 is_stmt 0 view .LVU224
 854 0044 8249     		ldr	r1, .L94
 855              	.LVL96:
  85:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             SET_BIT(reg_data, 9);
 856              		.loc 1 85 13 view .LVU225
 857 0046 FFF7FEFF 		bl	hal_mem32_read
 858              	.LVL97:
  85:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             SET_BIT(reg_data, 9);
 859              		.loc 1 85 13 view .LVU226
 860 004a 0446     		mov	r4, r0
 861              	.LVL98:
  85:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             SET_BIT(reg_data, 9);
 862              		.loc 1 85 13 view .LVU227
 863 004c 10F0FF03 		ands	r3, r0, #255
 864 0050 15D0     		beq	.L66
  85:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             SET_BIT(reg_data, 9);
 865              		.loc 1 85 13 is_stmt 1 discriminator 1 view .LVU228
  85:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             SET_BIT(reg_data, 9);
 866              		.loc 1 85 13 discriminator 1 view .LVU229
 867 0052 804A     		ldr	r2, .L94+4
 868 0054 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 869 0056 012A     		cmp	r2, #1
 870 0058 01D8     		bhi	.L87
 871              	.LVL99:
 872              	.L67:
  85:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             SET_BIT(reg_data, 9);
 873              		.loc 1 85 13 discriminator 5 view .LVU230
  85:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             SET_BIT(reg_data, 9);
 874              		.loc 1 85 13 discriminator 5 view .LVU231
  85:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             SET_BIT(reg_data, 9);
 875              		.loc 1 85 13 discriminator 5 view .LVU232
 876 005a E0B2     		uxtb	r0, r4
 877 005c F3E0     		b	.L62
 878              	.LVL100:
 879              	.L87:
  85:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             SET_BIT(reg_data, 9);
 880              		.loc 1 85 13 discriminator 3 view .LVU233
 881              	.LBB8:
  85:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             SET_BIT(reg_data, 9);
 882              		.loc 1 85 13 discriminator 3 view .LVU234
 883 005e 142B     		cmp	r3, #20
 884 0060 28BF     		it	cs
 885 0062 1423     		movcs	r3, #20
 886 0064 1A46     		mov	r2, r3
 887 0066 7C4B     		ldr	r3, .L94+8
 888 0068 0093     		str	r3, [sp]
 889 006a 7C4B     		ldr	r3, .L94+12
 890 006c 7C49     		ldr	r1, .L94+16
 891 006e 51F82220 		ldr	r2, [r1, r2, lsl #2]
 892 0072 7C49     		ldr	r1, .L94+20
 893 0074 8968     		ldr	r1, [r1, #8]
 894 0076 7C48     		ldr	r0, .L94+24
 895              	.LVL101:
  85:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             SET_BIT(reg_data, 9);
 896              		.loc 1 85 13 is_stmt 0 discriminator 3 view .LVU235
 897 0078 FFF7FEFF 		bl	osal_printf
 898              	.LVL102:
 899 007c EDE7     		b	.L67
 900              	.LVL103:
 901              	.L66:
  85:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             SET_BIT(reg_data, 9);
 902              		.loc 1 85 13 discriminator 3 view .LVU236
 903              	.LBE8:
  85:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             SET_BIT(reg_data, 9);
 904              		.loc 1 85 13 is_stmt 1 discriminator 2 view .LVU237
  86:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             CMM_ERR_CHK(HAL_MEM_DIRECT_WRITE(unit, CHIP_MODE_SEL_REG, reg_data), ret);
 905              		.loc 1 86 13 discriminator 2 view .LVU238
 906 007e 039A     		ldr	r2, [sp, #12]
 907 0080 42F40072 		orr	r2, r2, #512
 908 0084 0392     		str	r2, [sp, #12]
  87:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 909              		.loc 1 87 13 discriminator 2 view .LVU239
  87:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 910              		.loc 1 87 13 discriminator 2 view .LVU240
 911 0086 7249     		ldr	r1, .L94
 912 0088 2846     		mov	r0, r5
 913              	.LVL104:
  87:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 914              		.loc 1 87 13 is_stmt 0 discriminator 2 view .LVU241
 915 008a FFF7FEFF 		bl	hal_mem32_write
 916              	.LVL105:
 917 008e 0446     		mov	r4, r0
 918              	.LVL106:
  87:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 919              		.loc 1 87 13 discriminator 2 view .LVU242
 920 0090 10F0FF03 		ands	r3, r0, #255
 921 0094 15D0     		beq	.L68
  87:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 922              		.loc 1 87 13 is_stmt 1 discriminator 1 view .LVU243
  87:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 923              		.loc 1 87 13 discriminator 1 view .LVU244
 924 0096 6F4A     		ldr	r2, .L94+4
 925 0098 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 926 009a 012A     		cmp	r2, #1
 927 009c 01D8     		bhi	.L88
 928              	.LVL107:
 929              	.L69:
  87:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 930              		.loc 1 87 13 discriminator 5 view .LVU245
  87:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 931              		.loc 1 87 13 discriminator 5 view .LVU246
  87:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 932              		.loc 1 87 13 discriminator 5 view .LVU247
 933 009e E0B2     		uxtb	r0, r4
 934 00a0 D1E0     		b	.L62
 935              	.LVL108:
 936              	.L88:
  87:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 937              		.loc 1 87 13 discriminator 3 view .LVU248
 938              	.LBB9:
  87:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 939              		.loc 1 87 13 discriminator 3 view .LVU249
 940 00a2 142B     		cmp	r3, #20
 941 00a4 28BF     		it	cs
 942 00a6 1423     		movcs	r3, #20
 943 00a8 1A46     		mov	r2, r3
 944 00aa 6B4B     		ldr	r3, .L94+8
 945 00ac 0093     		str	r3, [sp]
 946 00ae 6F4B     		ldr	r3, .L94+28
 947 00b0 6B49     		ldr	r1, .L94+16
 948 00b2 51F82220 		ldr	r2, [r1, r2, lsl #2]
 949 00b6 6B49     		ldr	r1, .L94+20
 950 00b8 8968     		ldr	r1, [r1, #8]
 951 00ba 6B48     		ldr	r0, .L94+24
 952              	.LVL109:
  87:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 953              		.loc 1 87 13 is_stmt 0 discriminator 3 view .LVU250
 954 00bc FFF7FEFF 		bl	osal_printf
 955              	.LVL110:
 956 00c0 EDE7     		b	.L69
 957              	.LVL111:
 958              	.L68:
  87:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 959              		.loc 1 87 13 discriminator 3 view .LVU251
 960              	.LBE9:
  87:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 961              		.loc 1 87 13 is_stmt 1 discriminator 2 view .LVU252
  89:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             reg_data &= ~(0x7<<15);
 962              		.loc 1 89 13 discriminator 2 view .LVU253
  89:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             reg_data &= ~(0x7<<15);
 963              		.loc 1 89 13 discriminator 2 view .LVU254
 964 00c2 06F50036 		add	r6, r6, #131072
 965              	.LVL112:
  89:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             reg_data &= ~(0x7<<15);
 966              		.loc 1 89 13 is_stmt 0 discriminator 2 view .LVU255
 967 00c6 EC36     		adds	r6, r6, #236
 968              	.LVL113:
  89:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             reg_data &= ~(0x7<<15);
 969              		.loc 1 89 13 discriminator 2 view .LVU256
 970 00c8 B600     		lsls	r6, r6, #2
 971              	.LVL114:
  89:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             reg_data &= ~(0x7<<15);
 972              		.loc 1 89 13 discriminator 2 view .LVU257
 973 00ca 03AA     		add	r2, sp, #12
 974 00cc 3146     		mov	r1, r6
 975 00ce 2846     		mov	r0, r5
 976              	.LVL115:
  89:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             reg_data &= ~(0x7<<15);
 977              		.loc 1 89 13 discriminator 2 view .LVU258
 978 00d0 FFF7FEFF 		bl	hal_mem32_read
 979              	.LVL116:
 980 00d4 0446     		mov	r4, r0
 981              	.LVL117:
  89:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             reg_data &= ~(0x7<<15);
 982              		.loc 1 89 13 discriminator 2 view .LVU259
 983 00d6 10F0FF03 		ands	r3, r0, #255
 984 00da 15D0     		beq	.L70
  89:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             reg_data &= ~(0x7<<15);
 985              		.loc 1 89 13 is_stmt 1 discriminator 1 view .LVU260
  89:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             reg_data &= ~(0x7<<15);
 986              		.loc 1 89 13 discriminator 1 view .LVU261
 987 00dc 5D4A     		ldr	r2, .L94+4
 988 00de 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 989 00e0 012A     		cmp	r2, #1
 990 00e2 01D8     		bhi	.L89
 991              	.LVL118:
 992              	.L71:
  89:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             reg_data &= ~(0x7<<15);
 993              		.loc 1 89 13 discriminator 5 view .LVU262
  89:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             reg_data &= ~(0x7<<15);
 994              		.loc 1 89 13 discriminator 5 view .LVU263
  89:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             reg_data &= ~(0x7<<15);
 995              		.loc 1 89 13 discriminator 5 view .LVU264
 996 00e4 E0B2     		uxtb	r0, r4
 997 00e6 AEE0     		b	.L62
 998              	.LVL119:
 999              	.L89:
  89:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             reg_data &= ~(0x7<<15);
 1000              		.loc 1 89 13 discriminator 3 view .LVU265
 1001              	.LBB10:
  89:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             reg_data &= ~(0x7<<15);
 1002              		.loc 1 89 13 discriminator 3 view .LVU266
 1003 00e8 142B     		cmp	r3, #20
 1004 00ea 28BF     		it	cs
 1005 00ec 1423     		movcs	r3, #20
 1006 00ee 1A46     		mov	r2, r3
 1007 00f0 594B     		ldr	r3, .L94+8
 1008 00f2 0093     		str	r3, [sp]
 1009 00f4 5E4B     		ldr	r3, .L94+32
 1010 00f6 5A49     		ldr	r1, .L94+16
 1011 00f8 51F82220 		ldr	r2, [r1, r2, lsl #2]
 1012 00fc 5949     		ldr	r1, .L94+20
 1013 00fe 8968     		ldr	r1, [r1, #8]
 1014 0100 5948     		ldr	r0, .L94+24
 1015              	.LVL120:
  89:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             reg_data &= ~(0x7<<15);
 1016              		.loc 1 89 13 is_stmt 0 discriminator 3 view .LVU267
 1017 0102 FFF7FEFF 		bl	osal_printf
 1018              	.LVL121:
 1019 0106 EDE7     		b	.L71
 1020              	.LVL122:
 1021              	.L70:
  89:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             reg_data &= ~(0x7<<15);
 1022              		.loc 1 89 13 discriminator 3 view .LVU268
 1023              	.LBE10:
  89:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             reg_data &= ~(0x7<<15);
 1024              		.loc 1 89 13 is_stmt 1 discriminator 2 view .LVU269
  90:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             reg_data |= (0x4<<15);
 1025              		.loc 1 90 13 discriminator 2 view .LVU270
  90:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             reg_data |= (0x4<<15);
 1026              		.loc 1 90 22 is_stmt 0 discriminator 2 view .LVU271
 1027 0108 039A     		ldr	r2, [sp, #12]
 1028 010a 22F46032 		bic	r2, r2, #229376
 1029 010e 0392     		str	r2, [sp, #12]
  91:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             CMM_ERR_CHK(HAL_MEM_DIRECT_WRITE(unit, CHIP_PAD_PART_REG(index), reg_data), ret);
 1030              		.loc 1 91 13 is_stmt 1 discriminator 2 view .LVU272
  91:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             CMM_ERR_CHK(HAL_MEM_DIRECT_WRITE(unit, CHIP_PAD_PART_REG(index), reg_data), ret);
 1031              		.loc 1 91 22 is_stmt 0 discriminator 2 view .LVU273
 1032 0110 42F40032 		orr	r2, r2, #131072
 1033 0114 0392     		str	r2, [sp, #12]
  92:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             break;
 1034              		.loc 1 92 13 is_stmt 1 discriminator 2 view .LVU274
  92:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             break;
 1035              		.loc 1 92 13 discriminator 2 view .LVU275
 1036 0116 3146     		mov	r1, r6
 1037 0118 2846     		mov	r0, r5
 1038              	.LVL123:
  92:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             break;
 1039              		.loc 1 92 13 is_stmt 0 discriminator 2 view .LVU276
 1040 011a FFF7FEFF 		bl	hal_mem32_write
 1041              	.LVL124:
 1042 011e 0446     		mov	r4, r0
 1043              	.LVL125:
  92:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             break;
 1044              		.loc 1 92 13 discriminator 2 view .LVU277
 1045 0120 10F0FF00 		ands	r0, r0, #255
 1046              	.LVL126:
  92:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             break;
 1047              		.loc 1 92 13 discriminator 2 view .LVU278
 1048 0124 00F08F80 		beq	.L62
  92:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             break;
 1049              		.loc 1 92 13 is_stmt 1 discriminator 1 view .LVU279
  92:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             break;
 1050              		.loc 1 92 13 discriminator 1 view .LVU280
 1051 0128 4A4B     		ldr	r3, .L94+4
 1052 012a 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 1053 012c 012B     		cmp	r3, #1
 1054 012e 01D8     		bhi	.L90
 1055              	.L73:
  92:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             break;
 1056              		.loc 1 92 13 discriminator 5 view .LVU281
  92:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             break;
 1057              		.loc 1 92 13 discriminator 5 view .LVU282
  92:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             break;
 1058              		.loc 1 92 13 discriminator 5 view .LVU283
 1059 0130 E0B2     		uxtb	r0, r4
 1060 0132 88E0     		b	.L62
 1061              	.L90:
  92:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             break;
 1062              		.loc 1 92 13 discriminator 3 view .LVU284
 1063              	.LBB11:
  92:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             break;
 1064              		.loc 1 92 13 discriminator 3 view .LVU285
 1065 0134 1428     		cmp	r0, #20
 1066 0136 28BF     		it	cs
 1067 0138 1420     		movcs	r0, #20
 1068 013a 474B     		ldr	r3, .L94+8
 1069 013c 0093     		str	r3, [sp]
 1070 013e 4D4B     		ldr	r3, .L94+36
 1071 0140 474A     		ldr	r2, .L94+16
 1072 0142 52F82020 		ldr	r2, [r2, r0, lsl #2]
 1073 0146 4749     		ldr	r1, .L94+20
 1074 0148 8968     		ldr	r1, [r1, #8]
 1075 014a 4748     		ldr	r0, .L94+24
 1076 014c FFF7FEFF 		bl	osal_printf
 1077              	.LVL127:
 1078 0150 EEE7     		b	.L73
 1079              	.LVL128:
 1080              	.L86:
  92:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             break;
 1081              		.loc 1 92 13 is_stmt 0 discriminator 3 view .LVU286
 1082              	.LBE11:
  96:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             CLEAR_BIT(reg_data, 9);
 1083              		.loc 1 96 13 is_stmt 1 discriminator 3 view .LVU287
 1084              	.LBB12:
  96:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             CLEAR_BIT(reg_data, 9);
 1085              		.loc 1 96 13 discriminator 3 view .LVU288
 1086 0152 142B     		cmp	r3, #20
 1087 0154 28BF     		it	cs
 1088 0156 1423     		movcs	r3, #20
 1089 0158 1A46     		mov	r2, r3
 1090 015a 3F4B     		ldr	r3, .L94+8
 1091 015c 0093     		str	r3, [sp]
 1092 015e 3F4B     		ldr	r3, .L94+12
 1093 0160 3F49     		ldr	r1, .L94+16
 1094 0162 51F82220 		ldr	r2, [r1, r2, lsl #2]
 1095 0166 3F49     		ldr	r1, .L94+20
 1096 0168 8968     		ldr	r1, [r1, #8]
 1097 016a 3F48     		ldr	r0, .L94+24
 1098              	.LVL129:
  96:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             CLEAR_BIT(reg_data, 9);
 1099              		.loc 1 96 13 is_stmt 0 discriminator 3 view .LVU289
 1100 016c FFF7FEFF 		bl	osal_printf
 1101              	.LVL130:
 1102 0170 65E7     		b	.L75
 1103              	.LVL131:
 1104              	.L74:
  96:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             CLEAR_BIT(reg_data, 9);
 1105              		.loc 1 96 13 discriminator 3 view .LVU290
 1106              	.LBE12:
  96:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             CLEAR_BIT(reg_data, 9);
 1107              		.loc 1 96 13 is_stmt 1 discriminator 2 view .LVU291
  97:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             CMM_ERR_CHK(HAL_MEM_DIRECT_WRITE(unit, CHIP_MODE_SEL_REG, reg_data), ret);
 1108              		.loc 1 97 13 discriminator 2 view .LVU292
 1109 0172 039A     		ldr	r2, [sp, #12]
 1110 0174 22F40072 		bic	r2, r2, #512
 1111 0178 0392     		str	r2, [sp, #12]
  98:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 1112              		.loc 1 98 13 discriminator 2 view .LVU293
  98:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 1113              		.loc 1 98 13 discriminator 2 view .LVU294
 1114 017a 3549     		ldr	r1, .L94
 1115 017c 2846     		mov	r0, r5
 1116              	.LVL132:
  98:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 1117              		.loc 1 98 13 is_stmt 0 discriminator 2 view .LVU295
 1118 017e FFF7FEFF 		bl	hal_mem32_write
 1119              	.LVL133:
 1120 0182 0446     		mov	r4, r0
 1121              	.LVL134:
  98:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 1122              		.loc 1 98 13 discriminator 2 view .LVU296
 1123 0184 10F0FF03 		ands	r3, r0, #255
 1124 0188 15D0     		beq	.L76
  98:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 1125              		.loc 1 98 13 is_stmt 1 discriminator 1 view .LVU297
  98:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 1126              		.loc 1 98 13 discriminator 1 view .LVU298
 1127 018a 324A     		ldr	r2, .L94+4
 1128 018c 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 1129 018e 012A     		cmp	r2, #1
 1130 0190 01D8     		bhi	.L91
 1131              	.LVL135:
 1132              	.L77:
  98:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 1133              		.loc 1 98 13 discriminator 5 view .LVU299
  98:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 1134              		.loc 1 98 13 discriminator 5 view .LVU300
  98:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 1135              		.loc 1 98 13 discriminator 5 view .LVU301
 1136 0192 E0B2     		uxtb	r0, r4
 1137 0194 57E0     		b	.L62
 1138              	.LVL136:
 1139              	.L91:
  98:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 1140              		.loc 1 98 13 discriminator 3 view .LVU302
 1141              	.LBB13:
  98:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 1142              		.loc 1 98 13 discriminator 3 view .LVU303
 1143 0196 142B     		cmp	r3, #20
 1144 0198 28BF     		it	cs
 1145 019a 1423     		movcs	r3, #20
 1146 019c 1A46     		mov	r2, r3
 1147 019e 2E4B     		ldr	r3, .L94+8
 1148 01a0 0093     		str	r3, [sp]
 1149 01a2 324B     		ldr	r3, .L94+28
 1150 01a4 2E49     		ldr	r1, .L94+16
 1151 01a6 51F82220 		ldr	r2, [r1, r2, lsl #2]
 1152 01aa 2E49     		ldr	r1, .L94+20
 1153 01ac 8968     		ldr	r1, [r1, #8]
 1154 01ae 2E48     		ldr	r0, .L94+24
 1155              	.LVL137:
  98:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 1156              		.loc 1 98 13 is_stmt 0 discriminator 3 view .LVU304
 1157 01b0 FFF7FEFF 		bl	osal_printf
 1158              	.LVL138:
 1159 01b4 EDE7     		b	.L77
 1160              	.LVL139:
 1161              	.L76:
  98:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 1162              		.loc 1 98 13 discriminator 3 view .LVU305
 1163              	.LBE13:
  98:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 1164              		.loc 1 98 13 is_stmt 1 discriminator 2 view .LVU306
 100:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             reg_data &= ~(0x7<<15);
 1165              		.loc 1 100 13 discriminator 2 view .LVU307
 100:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             reg_data &= ~(0x7<<15);
 1166              		.loc 1 100 13 discriminator 2 view .LVU308
 1167 01b6 06F50036 		add	r6, r6, #131072
 1168              	.LVL140:
 100:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             reg_data &= ~(0x7<<15);
 1169              		.loc 1 100 13 is_stmt 0 discriminator 2 view .LVU309
 1170 01ba EC36     		adds	r6, r6, #236
 1171              	.LVL141:
 100:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             reg_data &= ~(0x7<<15);
 1172              		.loc 1 100 13 discriminator 2 view .LVU310
 1173 01bc B600     		lsls	r6, r6, #2
 1174              	.LVL142:
 100:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             reg_data &= ~(0x7<<15);
 1175              		.loc 1 100 13 discriminator 2 view .LVU311
 1176 01be 03AA     		add	r2, sp, #12
 1177 01c0 3146     		mov	r1, r6
 1178 01c2 2846     		mov	r0, r5
 1179              	.LVL143:
 100:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             reg_data &= ~(0x7<<15);
 1180              		.loc 1 100 13 discriminator 2 view .LVU312
 1181 01c4 FFF7FEFF 		bl	hal_mem32_read
 1182              	.LVL144:
 1183 01c8 0446     		mov	r4, r0
 1184              	.LVL145:
 100:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             reg_data &= ~(0x7<<15);
 1185              		.loc 1 100 13 discriminator 2 view .LVU313
 1186 01ca 10F0FF03 		ands	r3, r0, #255
 1187 01ce 15D0     		beq	.L78
 100:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             reg_data &= ~(0x7<<15);
 1188              		.loc 1 100 13 is_stmt 1 discriminator 1 view .LVU314
 100:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             reg_data &= ~(0x7<<15);
 1189              		.loc 1 100 13 discriminator 1 view .LVU315
 1190 01d0 204A     		ldr	r2, .L94+4
 1191 01d2 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 1192 01d4 012A     		cmp	r2, #1
 1193 01d6 01D8     		bhi	.L92
 1194              	.LVL146:
 1195              	.L79:
 100:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             reg_data &= ~(0x7<<15);
 1196              		.loc 1 100 13 discriminator 5 view .LVU316
 100:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             reg_data &= ~(0x7<<15);
 1197              		.loc 1 100 13 discriminator 5 view .LVU317
 100:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             reg_data &= ~(0x7<<15);
 1198              		.loc 1 100 13 discriminator 5 view .LVU318
 1199 01d8 E0B2     		uxtb	r0, r4
 1200 01da 34E0     		b	.L62
 1201              	.LVL147:
 1202              	.L92:
 100:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             reg_data &= ~(0x7<<15);
 1203              		.loc 1 100 13 discriminator 3 view .LVU319
 1204              	.LBB14:
 100:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             reg_data &= ~(0x7<<15);
 1205              		.loc 1 100 13 discriminator 3 view .LVU320
 1206 01dc 142B     		cmp	r3, #20
 1207 01de 28BF     		it	cs
 1208 01e0 1423     		movcs	r3, #20
 1209 01e2 1A46     		mov	r2, r3
 1210 01e4 1C4B     		ldr	r3, .L94+8
 1211 01e6 0093     		str	r3, [sp]
 1212 01e8 214B     		ldr	r3, .L94+32
 1213 01ea 1D49     		ldr	r1, .L94+16
 1214 01ec 51F82220 		ldr	r2, [r1, r2, lsl #2]
 1215 01f0 1C49     		ldr	r1, .L94+20
 1216 01f2 8968     		ldr	r1, [r1, #8]
 1217 01f4 1C48     		ldr	r0, .L94+24
 1218              	.LVL148:
 100:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             reg_data &= ~(0x7<<15);
 1219              		.loc 1 100 13 is_stmt 0 discriminator 3 view .LVU321
 1220 01f6 FFF7FEFF 		bl	osal_printf
 1221              	.LVL149:
 1222 01fa EDE7     		b	.L79
 1223              	.LVL150:
 1224              	.L78:
 100:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             reg_data &= ~(0x7<<15);
 1225              		.loc 1 100 13 discriminator 3 view .LVU322
 1226              	.LBE14:
 100:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             reg_data &= ~(0x7<<15);
 1227              		.loc 1 100 13 is_stmt 1 discriminator 2 view .LVU323
 101:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             reg_data |= (0x3<<15);
 1228              		.loc 1 101 13 discriminator 2 view .LVU324
 101:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             reg_data |= (0x3<<15);
 1229              		.loc 1 101 22 is_stmt 0 discriminator 2 view .LVU325
 1230 01fc 039A     		ldr	r2, [sp, #12]
 1231 01fe 22F46032 		bic	r2, r2, #229376
 1232 0202 0392     		str	r2, [sp, #12]
 102:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             CMM_ERR_CHK(HAL_MEM_DIRECT_WRITE(unit, CHIP_PAD_PART_REG(index), reg_data), ret);
 1233              		.loc 1 102 13 is_stmt 1 discriminator 2 view .LVU326
 102:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             CMM_ERR_CHK(HAL_MEM_DIRECT_WRITE(unit, CHIP_PAD_PART_REG(index), reg_data), ret);
 1234              		.loc 1 102 22 is_stmt 0 discriminator 2 view .LVU327
 1235 0204 42F4C032 		orr	r2, r2, #98304
 1236 0208 0392     		str	r2, [sp, #12]
 103:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             break;
 1237              		.loc 1 103 13 is_stmt 1 discriminator 2 view .LVU328
 103:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             break;
 1238              		.loc 1 103 13 discriminator 2 view .LVU329
 1239 020a 3146     		mov	r1, r6
 1240 020c 2846     		mov	r0, r5
 1241              	.LVL151:
 103:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             break;
 1242              		.loc 1 103 13 is_stmt 0 discriminator 2 view .LVU330
 1243 020e FFF7FEFF 		bl	hal_mem32_write
 1244              	.LVL152:
 1245 0212 0446     		mov	r4, r0
 1246              	.LVL153:
 103:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             break;
 1247              		.loc 1 103 13 discriminator 2 view .LVU331
 1248 0214 10F0FF00 		ands	r0, r0, #255
 1249              	.LVL154:
 103:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             break;
 1250              		.loc 1 103 13 discriminator 2 view .LVU332
 1251 0218 15D0     		beq	.L62
 103:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             break;
 1252              		.loc 1 103 13 is_stmt 1 discriminator 1 view .LVU333
 103:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             break;
 1253              		.loc 1 103 13 discriminator 1 view .LVU334
 1254 021a 0E4B     		ldr	r3, .L94+4
 1255 021c 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 1256 021e 012B     		cmp	r3, #1
 1257 0220 01D8     		bhi	.L93
 1258              	.L80:
 103:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             break;
 1259              		.loc 1 103 13 discriminator 5 view .LVU335
 103:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             break;
 1260              		.loc 1 103 13 discriminator 5 view .LVU336
 103:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             break;
 1261              		.loc 1 103 13 discriminator 5 view .LVU337
 1262 0222 E0B2     		uxtb	r0, r4
 1263 0224 0FE0     		b	.L62
 1264              	.L93:
 103:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             break;
 1265              		.loc 1 103 13 discriminator 3 view .LVU338
 1266              	.LBB15:
 103:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             break;
 1267              		.loc 1 103 13 discriminator 3 view .LVU339
 1268 0226 1428     		cmp	r0, #20
 1269 0228 28BF     		it	cs
 1270 022a 1420     		movcs	r0, #20
 1271 022c 0A4B     		ldr	r3, .L94+8
 1272 022e 0093     		str	r3, [sp]
 1273 0230 104B     		ldr	r3, .L94+36
 1274 0232 0B4A     		ldr	r2, .L94+16
 1275 0234 52F82020 		ldr	r2, [r2, r0, lsl #2]
 1276 0238 0A49     		ldr	r1, .L94+20
 1277 023a 8968     		ldr	r1, [r1, #8]
 1278 023c 0A48     		ldr	r0, .L94+24
 1279 023e FFF7FEFF 		bl	osal_printf
 1280              	.LVL155:
 1281 0242 EEE7     		b	.L80
 1282              	.LVL156:
 1283              	.L81:
 103:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             break;
 1284              		.loc 1 103 13 is_stmt 0 discriminator 3 view .LVU340
 1285              	.LBE15:
  78:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     }
 1286              		.loc 1 78 16 view .LVU341
 1287 0244 0020     		movs	r0, #0
 1288              	.LVL157:
 1289              	.L62:
 109:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 1290              		.loc 1 109 1 view .LVU342
 1291 0246 04B0     		add	sp, sp, #16
 1292              		.cfi_remember_state
 1293              		.cfi_def_cfa_offset 16
 1294              		@ sp needed
 1295 0248 70BD     		pop	{r4, r5, r6, pc}
 1296              	.LVL158:
 1297              	.L85:
 1298              		.cfi_restore_state
  82:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     {
 1299              		.loc 1 82 5 view .LVU343
 1300 024a 0320     		movs	r0, #3
 1301              	.LVL159:
  82:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     {
 1302              		.loc 1 82 5 view .LVU344
 1303 024c FBE7     		b	.L62
 1304              	.L95:
 1305 024e 00BF     		.align	2
 1306              	.L94:
 1307 0250 58030800 		.word	525144
 1308 0254 00000000 		.word	yt_debug_level
 1309 0258 00000000 		.word	__FUNCTION__.2
 1310 025c 00000000 		.word	.LC7
 1311 0260 00000000 		.word	_yt_errmsg
 1312 0264 00000000 		.word	_yt_prompt_msg
 1313 0268 34000000 		.word	.LC1
 1314 026c 2C000000 		.word	.LC8
 1315 0270 58000000 		.word	.LC9
 1316 0274 94000000 		.word	.LC10
 1317              		.cfi_endproc
 1318              	.LFE4:
 1320              		.section	.rodata.fal_rgmii_vbias_set.str1.4,"aMS",%progbits,1
 1321              		.align	2
 1322              	.LC11:
 1323 0000 68616C5F 		.ascii	"hal_mem32_read(unit, (0x8d01c), &reg_data)\000"
 1323      6D656D33 
 1323      325F7265 
 1323      61642875 
 1323      6E69742C 
 1324 002b 00       		.align	2
 1325              	.LC12:
 1326 002c 68616C5F 		.ascii	"hal_mem32_write(unit, (0x8d01c), reg_data)\000"
 1326      6D656D33 
 1326      325F7772 
 1326      69746528 
 1326      756E6974 
 1327              		.section	.text.fal_rgmii_vbias_set,"ax",%progbits
 1328              		.align	1
 1329              		.syntax unified
 1330              		.thumb
 1331              		.thumb_func
 1333              	fal_rgmii_vbias_set:
 1334              	.LVL160:
 1335              	.LFB5:
 112:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     uint32_t reg_data = 0;
 1336              		.loc 1 112 1 is_stmt 1 view -0
 1337              		.cfi_startproc
 1338              		@ args = 0, pretend = 0, frame = 8
 1339              		@ frame_needed = 0, uses_anonymous_args = 0
 112:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     uint32_t reg_data = 0;
 1340              		.loc 1 112 1 is_stmt 0 view .LVU346
 1341 0000 70B5     		push	{r4, r5, r6, lr}
 1342              		.cfi_def_cfa_offset 16
 1343              		.cfi_offset 4, -16
 1344              		.cfi_offset 5, -12
 1345              		.cfi_offset 6, -8
 1346              		.cfi_offset 14, -4
 1347 0002 84B0     		sub	sp, sp, #16
 1348              		.cfi_def_cfa_offset 32
 113:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     cmm_err_t ret = CMM_ERR_OK;
 1349              		.loc 1 113 5 is_stmt 1 view .LVU347
 113:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     cmm_err_t ret = CMM_ERR_OK;
 1350              		.loc 1 113 14 is_stmt 0 view .LVU348
 1351 0004 0023     		movs	r3, #0
 1352 0006 0393     		str	r3, [sp, #12]
 114:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     uint32_t index = 0;
 1353              		.loc 1 114 5 is_stmt 1 view .LVU349
 1354              	.LVL161:
 115:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 1355              		.loc 1 115 5 view .LVU350
 117:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     {
 1356              		.loc 1 117 5 view .LVU351
 117:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     {
 1357              		.loc 1 117 8 is_stmt 0 view .LVU352
 1358 0008 0029     		cmp	r1, #0
 1359 000a 00F0A480 		beq	.L109
 1360 000e 0446     		mov	r4, r0
 1361 0010 0846     		mov	r0, r1
 1362              	.LVL162:
 122:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****            CAL_SWCHIP_MODEL(unit) == YT_SW_MODEL_9215)
 1363              		.loc 1 122 5 is_stmt 1 view .LVU353
 122:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****            CAL_SWCHIP_MODEL(unit) == YT_SW_MODEL_9215)
 1364              		.loc 1 122 10 is_stmt 0 view .LVU354
 1365 0012 544B     		ldr	r3, .L121
 1366 0014 53F82430 		ldr	r3, [r3, r4, lsl #2]
 1367 0018 9B78     		ldrb	r3, [r3, #2]	@ zero_extendqisi2
 122:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****            CAL_SWCHIP_MODEL(unit) == YT_SW_MODEL_9215)
 1368              		.loc 1 122 8 view .LVU355
 1369 001a 012B     		cmp	r3, #1
 1370 001c 08D0     		beq	.L115
 1371              	.L98:
 122:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****            CAL_SWCHIP_MODEL(unit) == YT_SW_MODEL_9215)
 1372              		.loc 1 122 86 discriminator 3 view .LVU356
 1373 001e 5BB1     		cbz	r3, .L111
 127:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     {
 1374              		.loc 1 127 10 is_stmt 1 view .LVU357
 127:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     {
 1375              		.loc 1 127 13 is_stmt 0 view .LVU358
 1376 0020 012B     		cmp	r3, #1
 1377 0022 40F09B80 		bne	.L112
 127:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     {
 1378              		.loc 1 127 57 discriminator 1 view .LVU359
 1379 0026 0228     		cmp	r0, #2
 1380 0028 40F09A80 		bne	.L113
 129:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     }
 1381              		.loc 1 129 15 view .LVU360
 1382 002c 0326     		movs	r6, #3
 1383 002e 04E0     		b	.L99
 1384              	.L115:
 122:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****            CAL_SWCHIP_MODEL(unit) == YT_SW_MODEL_9215)
 1385              		.loc 1 122 53 discriminator 1 view .LVU361
 1386 0030 0129     		cmp	r1, #1
 1387 0032 F4D1     		bne	.L98
 125:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     }
 1388              		.loc 1 125 15 view .LVU362
 1389 0034 0126     		movs	r6, #1
 1390 0036 00E0     		b	.L99
 1391              	.L111:
 1392 0038 0126     		movs	r6, #1
 1393              	.L99:
 1394              	.LVL163:
 135:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     {
 1395              		.loc 1 135 5 is_stmt 1 view .LVU363
 1396 003a 012A     		cmp	r2, #1
 1397 003c 12D9     		bls	.L100
 1398 003e 022A     		cmp	r2, #2
 1399 0040 0ED1     		bne	.L116
 144:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             reg_data &= ~(0x3<<index);
 1400              		.loc 1 144 13 view .LVU364
 144:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             reg_data &= ~(0x3<<index);
 1401              		.loc 1 144 13 view .LVU365
 1402 0042 03AA     		add	r2, sp, #12
 1403              	.LVL164:
 144:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             reg_data &= ~(0x3<<index);
 1404              		.loc 1 144 13 is_stmt 0 view .LVU366
 1405 0044 4849     		ldr	r1, .L121+4
 1406              	.LVL165:
 144:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             reg_data &= ~(0x3<<index);
 1407              		.loc 1 144 13 view .LVU367
 1408 0046 2046     		mov	r0, r4
 1409 0048 FFF7FEFF 		bl	hal_mem32_read
 1410              	.LVL166:
 1411 004c 0546     		mov	r5, r0
 1412              	.LVL167:
 144:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             reg_data &= ~(0x3<<index);
 1413              		.loc 1 144 13 view .LVU368
 1414 004e 10F0FF03 		ands	r3, r0, #255
 1415 0052 59D0     		beq	.L106
 144:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             reg_data &= ~(0x3<<index);
 1416              		.loc 1 144 13 is_stmt 1 discriminator 1 view .LVU369
 144:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             reg_data &= ~(0x3<<index);
 1417              		.loc 1 144 13 discriminator 1 view .LVU370
 1418 0054 454A     		ldr	r2, .L121+8
 1419 0056 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 1420 0058 012A     		cmp	r2, #1
 1421 005a 45D8     		bhi	.L117
 1422              	.LVL168:
 1423              	.L107:
 144:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             reg_data &= ~(0x3<<index);
 1424              		.loc 1 144 13 discriminator 5 view .LVU371
 144:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             reg_data &= ~(0x3<<index);
 1425              		.loc 1 144 13 discriminator 5 view .LVU372
 144:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             reg_data &= ~(0x3<<index);
 1426              		.loc 1 144 13 discriminator 5 view .LVU373
 1427 005c E8B2     		uxtb	r0, r5
 1428 005e 7BE0     		b	.L96
 1429              	.LVL169:
 1430              	.L116:
 135:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     {
 1431              		.loc 1 135 5 is_stmt 0 view .LVU374
 1432 0060 0320     		movs	r0, #3
 1433 0062 79E0     		b	.L96
 1434              	.L100:
 139:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             reg_data &= ~(0x3<<index);
 1435              		.loc 1 139 13 is_stmt 1 view .LVU375
 139:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             reg_data &= ~(0x3<<index);
 1436              		.loc 1 139 13 view .LVU376
 1437 0064 03AA     		add	r2, sp, #12
 1438              	.LVL170:
 139:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             reg_data &= ~(0x3<<index);
 1439              		.loc 1 139 13 is_stmt 0 view .LVU377
 1440 0066 4049     		ldr	r1, .L121+4
 1441              	.LVL171:
 139:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             reg_data &= ~(0x3<<index);
 1442              		.loc 1 139 13 view .LVU378
 1443 0068 2046     		mov	r0, r4
 1444 006a FFF7FEFF 		bl	hal_mem32_read
 1445              	.LVL172:
 1446 006e 0546     		mov	r5, r0
 1447              	.LVL173:
 139:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             reg_data &= ~(0x3<<index);
 1448              		.loc 1 139 13 view .LVU379
 1449 0070 10F0FF03 		ands	r3, r0, #255
 1450 0074 15D0     		beq	.L102
 139:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             reg_data &= ~(0x3<<index);
 1451              		.loc 1 139 13 is_stmt 1 discriminator 1 view .LVU380
 139:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             reg_data &= ~(0x3<<index);
 1452              		.loc 1 139 13 discriminator 1 view .LVU381
 1453 0076 3D4A     		ldr	r2, .L121+8
 1454 0078 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 1455 007a 012A     		cmp	r2, #1
 1456 007c 01D8     		bhi	.L118
 1457              	.LVL174:
 1458              	.L103:
 139:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             reg_data &= ~(0x3<<index);
 1459              		.loc 1 139 13 discriminator 5 view .LVU382
 139:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             reg_data &= ~(0x3<<index);
 1460              		.loc 1 139 13 discriminator 5 view .LVU383
 139:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             reg_data &= ~(0x3<<index);
 1461              		.loc 1 139 13 discriminator 5 view .LVU384
 1462 007e E8B2     		uxtb	r0, r5
 1463 0080 6AE0     		b	.L96
 1464              	.LVL175:
 1465              	.L118:
 139:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             reg_data &= ~(0x3<<index);
 1466              		.loc 1 139 13 discriminator 3 view .LVU385
 1467              	.LBB16:
 139:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             reg_data &= ~(0x3<<index);
 1468              		.loc 1 139 13 discriminator 3 view .LVU386
 1469 0082 142B     		cmp	r3, #20
 1470 0084 28BF     		it	cs
 1471 0086 1423     		movcs	r3, #20
 1472 0088 1A46     		mov	r2, r3
 1473 008a 394B     		ldr	r3, .L121+12
 1474 008c 0093     		str	r3, [sp]
 1475 008e 394B     		ldr	r3, .L121+16
 1476 0090 3949     		ldr	r1, .L121+20
 1477 0092 51F82220 		ldr	r2, [r1, r2, lsl #2]
 1478 0096 3949     		ldr	r1, .L121+24
 1479 0098 8968     		ldr	r1, [r1, #8]
 1480 009a 3948     		ldr	r0, .L121+28
 1481              	.LVL176:
 139:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             reg_data &= ~(0x3<<index);
 1482              		.loc 1 139 13 is_stmt 0 discriminator 3 view .LVU387
 1483 009c FFF7FEFF 		bl	osal_printf
 1484              	.LVL177:
 1485 00a0 EDE7     		b	.L103
 1486              	.LVL178:
 1487              	.L102:
 139:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             reg_data &= ~(0x3<<index);
 1488              		.loc 1 139 13 discriminator 3 view .LVU388
 1489              	.LBE16:
 139:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             reg_data &= ~(0x3<<index);
 1490              		.loc 1 139 13 is_stmt 1 discriminator 2 view .LVU389
 140:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             CMM_ERR_CHK(HAL_MEM_DIRECT_WRITE(unit, CHIP_DCC_CALIB_CLK_SEL_REG, reg_data), ret);
 1491              		.loc 1 140 13 discriminator 2 view .LVU390
 140:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             CMM_ERR_CHK(HAL_MEM_DIRECT_WRITE(unit, CHIP_DCC_CALIB_CLK_SEL_REG, reg_data), ret);
 1492              		.loc 1 140 30 is_stmt 0 discriminator 2 view .LVU391
 1493 00a2 0323     		movs	r3, #3
 1494 00a4 B340     		lsls	r3, r3, r6
 140:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             CMM_ERR_CHK(HAL_MEM_DIRECT_WRITE(unit, CHIP_DCC_CALIB_CLK_SEL_REG, reg_data), ret);
 1495              		.loc 1 140 22 discriminator 2 view .LVU392
 1496 00a6 039A     		ldr	r2, [sp, #12]
 1497 00a8 22EA0302 		bic	r2, r2, r3
 1498 00ac 0392     		str	r2, [sp, #12]
 141:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             break;
 1499              		.loc 1 141 13 is_stmt 1 discriminator 2 view .LVU393
 141:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             break;
 1500              		.loc 1 141 13 discriminator 2 view .LVU394
 1501 00ae 2E49     		ldr	r1, .L121+4
 1502 00b0 2046     		mov	r0, r4
 1503              	.LVL179:
 141:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             break;
 1504              		.loc 1 141 13 is_stmt 0 discriminator 2 view .LVU395
 1505 00b2 FFF7FEFF 		bl	hal_mem32_write
 1506              	.LVL180:
 1507 00b6 0446     		mov	r4, r0
 1508              	.LVL181:
 141:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             break;
 1509              		.loc 1 141 13 discriminator 2 view .LVU396
 1510 00b8 10F0FF00 		ands	r0, r0, #255
 1511              	.LVL182:
 141:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             break;
 1512              		.loc 1 141 13 discriminator 2 view .LVU397
 1513 00bc 4CD0     		beq	.L96
 141:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             break;
 1514              		.loc 1 141 13 is_stmt 1 discriminator 1 view .LVU398
 141:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             break;
 1515              		.loc 1 141 13 discriminator 1 view .LVU399
 1516 00be 2B4B     		ldr	r3, .L121+8
 1517 00c0 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 1518 00c2 012B     		cmp	r3, #1
 1519 00c4 01D8     		bhi	.L119
 1520              	.L105:
 141:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             break;
 1521              		.loc 1 141 13 discriminator 5 view .LVU400
 141:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             break;
 1522              		.loc 1 141 13 discriminator 5 view .LVU401
 141:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             break;
 1523              		.loc 1 141 13 discriminator 5 view .LVU402
 1524 00c6 E0B2     		uxtb	r0, r4
 1525 00c8 46E0     		b	.L96
 1526              	.L119:
 141:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             break;
 1527              		.loc 1 141 13 discriminator 3 view .LVU403
 1528              	.LBB17:
 141:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             break;
 1529              		.loc 1 141 13 discriminator 3 view .LVU404
 1530 00ca 1428     		cmp	r0, #20
 1531 00cc 28BF     		it	cs
 1532 00ce 1420     		movcs	r0, #20
 1533 00d0 274B     		ldr	r3, .L121+12
 1534 00d2 0093     		str	r3, [sp]
 1535 00d4 2B4B     		ldr	r3, .L121+32
 1536 00d6 284A     		ldr	r2, .L121+20
 1537 00d8 52F82020 		ldr	r2, [r2, r0, lsl #2]
 1538 00dc 2749     		ldr	r1, .L121+24
 1539 00de 8968     		ldr	r1, [r1, #8]
 1540 00e0 2748     		ldr	r0, .L121+28
 1541 00e2 FFF7FEFF 		bl	osal_printf
 1542              	.LVL183:
 1543 00e6 EEE7     		b	.L105
 1544              	.LVL184:
 1545              	.L117:
 141:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             break;
 1546              		.loc 1 141 13 is_stmt 0 discriminator 3 view .LVU405
 1547              	.LBE17:
 144:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             reg_data &= ~(0x3<<index);
 1548              		.loc 1 144 13 is_stmt 1 discriminator 3 view .LVU406
 1549              	.LBB18:
 144:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             reg_data &= ~(0x3<<index);
 1550              		.loc 1 144 13 discriminator 3 view .LVU407
 1551 00e8 142B     		cmp	r3, #20
 1552 00ea 28BF     		it	cs
 1553 00ec 1423     		movcs	r3, #20
 1554 00ee 1A46     		mov	r2, r3
 1555 00f0 1F4B     		ldr	r3, .L121+12
 1556 00f2 0093     		str	r3, [sp]
 1557 00f4 1F4B     		ldr	r3, .L121+16
 1558 00f6 2049     		ldr	r1, .L121+20
 1559 00f8 51F82220 		ldr	r2, [r1, r2, lsl #2]
 1560 00fc 1F49     		ldr	r1, .L121+24
 1561 00fe 8968     		ldr	r1, [r1, #8]
 1562 0100 1F48     		ldr	r0, .L121+28
 1563              	.LVL185:
 144:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             reg_data &= ~(0x3<<index);
 1564              		.loc 1 144 13 is_stmt 0 discriminator 3 view .LVU408
 1565 0102 FFF7FEFF 		bl	osal_printf
 1566              	.LVL186:
 1567 0106 A9E7     		b	.L107
 1568              	.LVL187:
 1569              	.L106:
 144:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             reg_data &= ~(0x3<<index);
 1570              		.loc 1 144 13 discriminator 3 view .LVU409
 1571              	.LBE18:
 144:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             reg_data &= ~(0x3<<index);
 1572              		.loc 1 144 13 is_stmt 1 discriminator 2 view .LVU410
 145:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             reg_data |= (0x2<<index);
 1573              		.loc 1 145 13 discriminator 2 view .LVU411
 145:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             reg_data |= (0x2<<index);
 1574              		.loc 1 145 30 is_stmt 0 discriminator 2 view .LVU412
 1575 0108 0323     		movs	r3, #3
 1576 010a B340     		lsls	r3, r3, r6
 145:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             reg_data |= (0x2<<index);
 1577              		.loc 1 145 22 discriminator 2 view .LVU413
 1578 010c 039A     		ldr	r2, [sp, #12]
 1579 010e 22EA0302 		bic	r2, r2, r3
 1580 0112 0392     		str	r2, [sp, #12]
 146:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             CMM_ERR_CHK(HAL_MEM_DIRECT_WRITE(unit, CHIP_DCC_CALIB_CLK_SEL_REG, reg_data), ret);
 1581              		.loc 1 146 13 is_stmt 1 discriminator 2 view .LVU414
 146:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             CMM_ERR_CHK(HAL_MEM_DIRECT_WRITE(unit, CHIP_DCC_CALIB_CLK_SEL_REG, reg_data), ret);
 1582              		.loc 1 146 29 is_stmt 0 discriminator 2 view .LVU415
 1583 0114 0223     		movs	r3, #2
 1584 0116 B340     		lsls	r3, r3, r6
 146:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             CMM_ERR_CHK(HAL_MEM_DIRECT_WRITE(unit, CHIP_DCC_CALIB_CLK_SEL_REG, reg_data), ret);
 1585              		.loc 1 146 22 discriminator 2 view .LVU416
 1586 0118 1A43     		orrs	r2, r2, r3
 1587 011a 0392     		str	r2, [sp, #12]
 147:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             break;
 1588              		.loc 1 147 13 is_stmt 1 discriminator 2 view .LVU417
 147:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             break;
 1589              		.loc 1 147 13 discriminator 2 view .LVU418
 1590 011c 1249     		ldr	r1, .L121+4
 1591 011e 2046     		mov	r0, r4
 1592              	.LVL188:
 147:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             break;
 1593              		.loc 1 147 13 is_stmt 0 discriminator 2 view .LVU419
 1594 0120 FFF7FEFF 		bl	hal_mem32_write
 1595              	.LVL189:
 1596 0124 0446     		mov	r4, r0
 1597              	.LVL190:
 147:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             break;
 1598              		.loc 1 147 13 discriminator 2 view .LVU420
 1599 0126 10F0FF00 		ands	r0, r0, #255
 1600              	.LVL191:
 147:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             break;
 1601              		.loc 1 147 13 discriminator 2 view .LVU421
 1602 012a 15D0     		beq	.L96
 147:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             break;
 1603              		.loc 1 147 13 is_stmt 1 discriminator 1 view .LVU422
 147:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             break;
 1604              		.loc 1 147 13 discriminator 1 view .LVU423
 1605 012c 0F4B     		ldr	r3, .L121+8
 1606 012e 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 1607 0130 012B     		cmp	r3, #1
 1608 0132 01D8     		bhi	.L120
 1609              	.L108:
 147:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             break;
 1610              		.loc 1 147 13 discriminator 5 view .LVU424
 147:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             break;
 1611              		.loc 1 147 13 discriminator 5 view .LVU425
 147:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             break;
 1612              		.loc 1 147 13 discriminator 5 view .LVU426
 1613 0134 E0B2     		uxtb	r0, r4
 1614 0136 0FE0     		b	.L96
 1615              	.L120:
 147:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             break;
 1616              		.loc 1 147 13 discriminator 3 view .LVU427
 1617              	.LBB19:
 147:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             break;
 1618              		.loc 1 147 13 discriminator 3 view .LVU428
 1619 0138 1428     		cmp	r0, #20
 1620 013a 28BF     		it	cs
 1621 013c 1420     		movcs	r0, #20
 1622 013e 0C4B     		ldr	r3, .L121+12
 1623 0140 0093     		str	r3, [sp]
 1624 0142 104B     		ldr	r3, .L121+32
 1625 0144 0C4A     		ldr	r2, .L121+20
 1626 0146 52F82020 		ldr	r2, [r2, r0, lsl #2]
 1627 014a 0C49     		ldr	r1, .L121+24
 1628 014c 8968     		ldr	r1, [r1, #8]
 1629 014e 0C48     		ldr	r0, .L121+28
 1630 0150 FFF7FEFF 		bl	osal_printf
 1631              	.LVL192:
 1632 0154 EEE7     		b	.L108
 1633              	.LVL193:
 1634              	.L109:
 147:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             break;
 1635              		.loc 1 147 13 is_stmt 0 discriminator 3 view .LVU429
 1636              	.LBE19:
 119:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     }
 1637              		.loc 1 119 16 view .LVU430
 1638 0156 0020     		movs	r0, #0
 1639              	.LVL194:
 1640              	.L96:
 154:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 1641              		.loc 1 154 1 view .LVU431
 1642 0158 04B0     		add	sp, sp, #16
 1643              		.cfi_remember_state
 1644              		.cfi_def_cfa_offset 16
 1645              		@ sp needed
 1646 015a 70BD     		pop	{r4, r5, r6, pc}
 1647              	.LVL195:
 1648              	.L112:
 1649              		.cfi_restore_state
 133:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     }
 1650              		.loc 1 133 16 view .LVU432
 1651 015c 0320     		movs	r0, #3
 1652 015e FBE7     		b	.L96
 1653              	.L113:
 1654 0160 0320     		movs	r0, #3
 1655 0162 F9E7     		b	.L96
 1656              	.L122:
 1657              		.align	2
 1658              	.L121:
 1659 0164 00000000 		.word	gpSwitchUnit
 1660 0168 1CD00800 		.word	577564
 1661 016c 00000000 		.word	yt_debug_level
 1662 0170 00000000 		.word	__FUNCTION__.1
 1663 0174 00000000 		.word	.LC11
 1664 0178 00000000 		.word	_yt_errmsg
 1665 017c 00000000 		.word	_yt_prompt_msg
 1666 0180 34000000 		.word	.LC1
 1667 0184 2C000000 		.word	.LC12
 1668              		.cfi_endproc
 1669              	.LFE5:
 1671              		.section	.rodata.fal_tiger_port_init.str1.4,"aMS",%progbits,1
 1672              		.align	2
 1673              	.LC13:
 1674 0000 66616C5F 		.ascii	"fal_port_serdes_init(unit)\000"
 1674      706F7274 
 1674      5F736572 
 1674      6465735F 
 1674      696E6974 
 1675              		.section	.text.fal_tiger_port_init,"ax",%progbits
 1676              		.align	1
 1677              		.global	fal_tiger_port_init
 1678              		.syntax unified
 1679              		.thumb
 1680              		.thumb_func
 1682              	fal_tiger_port_init:
 1683              	.LVL196:
 1684              	.LFB8:
 250:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 251:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** yt_ret_t fal_tiger_port_init(yt_unit_t unit)
 252:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** {
 1685              		.loc 1 252 1 is_stmt 1 view -0
 1686              		.cfi_startproc
 1687              		@ args = 0, pretend = 0, frame = 0
 1688              		@ frame_needed = 0, uses_anonymous_args = 0
 1689              		.loc 1 252 1 is_stmt 0 view .LVU434
 1690 0000 30B5     		push	{r4, r5, lr}
 1691              		.cfi_def_cfa_offset 12
 1692              		.cfi_offset 4, -12
 1693              		.cfi_offset 5, -8
 1694              		.cfi_offset 14, -4
 1695 0002 83B0     		sub	sp, sp, #12
 1696              		.cfi_def_cfa_offset 24
 1697 0004 0446     		mov	r4, r0
 253:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     yt_port_t port;
 1698              		.loc 1 253 5 is_stmt 1 view .LVU435
 254:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     yt_macid_t mac_id;
 1699              		.loc 1 254 5 view .LVU436
 255:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     cmm_err_t ret = CMM_ERR_OK;
 1700              		.loc 1 255 5 view .LVU437
 1701              	.LVL197:
 256:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 257:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     for(port = 0; port < CAL_PORT_NUM_ON_UNIT(unit); port++)
 1702              		.loc 1 257 5 view .LVU438
 1703              		.loc 1 257 14 is_stmt 0 view .LVU439
 1704 0006 0025     		movs	r5, #0
 1705              		.loc 1 257 5 view .LVU440
 1706 0008 0FE0     		b	.L124
 1707              	.LVL198:
 1708              	.L130:
 258:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     {
 259:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         mac_id = CAL_YTP_TO_MAC(unit, port);
 1709              		.loc 1 259 18 view .LVU441
 1710 000a FF22     		movs	r2, #255
 1711              	.L125:
 1712              	.LVL199:
 260:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         if(HALPHYDRV(unit, mac_id) != NULL)
 1713              		.loc 1 260 9 is_stmt 1 discriminator 6 view .LVU442
 1714              		.loc 1 260 12 is_stmt 0 discriminator 6 view .LVU443
 1715 000c C4EBC403 		rsb	r3, r4, r4, lsl #3
 1716 0010 04EB8303 		add	r3, r4, r3, lsl #2
 1717 0014 1344     		add	r3, r3, r2
 1718 0016 1C4A     		ldr	r2, .L136
 1719              	.LVL200:
 1720              		.loc 1 260 12 discriminator 6 view .LVU444
 1721 0018 02EB8303 		add	r3, r2, r3, lsl #2
 1722 001c 5B68     		ldr	r3, [r3, #4]
 1723              		.loc 1 260 11 discriminator 6 view .LVU445
 1724 001e 1BB1     		cbz	r3, .L126
 261:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         {
 262:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             HALPHYDRV_FUNC(unit, mac_id)->phy_init(unit);
 1725              		.loc 1 262 13 is_stmt 1 view .LVU446
 1726 0020 9B68     		ldr	r3, [r3, #8]
 1727              		.loc 1 262 41 is_stmt 0 view .LVU447
 1728 0022 5B68     		ldr	r3, [r3, #4]
 1729              		.loc 1 262 13 view .LVU448
 1730 0024 2046     		mov	r0, r4
 1731 0026 9847     		blx	r3
 1732              	.LVL201:
 1733              	.L126:
 257:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     {
 1734              		.loc 1 257 58 is_stmt 1 discriminator 2 view .LVU449
 1735 0028 0135     		adds	r5, r5, #1
 1736              	.LVL202:
 1737              	.L124:
 257:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     {
 1738              		.loc 1 257 24 discriminator 1 view .LVU450
 257:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     {
 1739              		.loc 1 257 26 is_stmt 0 discriminator 1 view .LVU451
 1740 002a 184B     		ldr	r3, .L136+4
 1741 002c 53F82430 		ldr	r3, [r3, r4, lsl #2]
 1742 0030 1A7D     		ldrb	r2, [r3, #20]	@ zero_extendqisi2
 257:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     {
 1743              		.loc 1 257 24 discriminator 1 view .LVU452
 1744 0032 AA42     		cmp	r2, r5
 1745 0034 08D9     		bls	.L133
 259:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         if(HALPHYDRV(unit, mac_id) != NULL)
 1746              		.loc 1 259 9 is_stmt 1 view .LVU453
 259:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         if(HALPHYDRV(unit, mac_id) != NULL)
 1747              		.loc 1 259 18 is_stmt 0 view .LVU454
 1748 0036 164A     		ldr	r2, .L136+8
 1749 0038 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 1750 003a 002A     		cmp	r2, #0
 1751 003c E5D0     		beq	.L130
 259:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         if(HALPHYDRV(unit, mac_id) != NULL)
 1752              		.loc 1 259 18 discriminator 3 view .LVU455
 1753 003e AA1D     		adds	r2, r5, #6
 1754 0040 53F82230 		ldr	r3, [r3, r2, lsl #2]
 1755 0044 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 1756 0046 E1E7     		b	.L125
 1757              	.L133:
 263:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         }
 264:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     }
 265:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     CMM_ERR_CHK(fal_port_serdes_init(unit), ret);
 1758              		.loc 1 265 5 is_stmt 1 view .LVU456
 1759              		.loc 1 265 5 view .LVU457
 1760 0048 2046     		mov	r0, r4
 1761 004a FFF7FEFF 		bl	fal_port_serdes_init
 1762              	.LVL203:
 1763 004e 0446     		mov	r4, r0
 1764              	.LVL204:
 1765              		.loc 1 265 5 is_stmt 0 view .LVU458
 1766 0050 10F0FF03 		ands	r3, r0, #255
 1767 0054 02D1     		bne	.L134
 266:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     return CMM_ERR_OK;
 1768              		.loc 1 266 12 view .LVU459
 1769 0056 0020     		movs	r0, #0
 1770              	.LVL205:
 1771              	.L123:
 267:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** }
 1772              		.loc 1 267 1 view .LVU460
 1773 0058 03B0     		add	sp, sp, #12
 1774              		.cfi_remember_state
 1775              		.cfi_def_cfa_offset 12
 1776              		@ sp needed
 1777 005a 30BD     		pop	{r4, r5, pc}
 1778              	.LVL206:
 1779              	.L134:
 1780              		.cfi_restore_state
 265:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     return CMM_ERR_OK;
 1781              		.loc 1 265 5 is_stmt 1 discriminator 1 view .LVU461
 265:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     return CMM_ERR_OK;
 1782              		.loc 1 265 5 discriminator 1 view .LVU462
 1783 005c 0D4A     		ldr	r2, .L136+12
 1784 005e 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 1785 0060 012A     		cmp	r2, #1
 1786 0062 01D8     		bhi	.L135
 1787              	.LVL207:
 1788              	.L129:
 265:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     return CMM_ERR_OK;
 1789              		.loc 1 265 5 discriminator 5 view .LVU463
 265:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     return CMM_ERR_OK;
 1790              		.loc 1 265 5 discriminator 5 view .LVU464
 265:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     return CMM_ERR_OK;
 1791              		.loc 1 265 5 discriminator 5 view .LVU465
 1792 0064 E0B2     		uxtb	r0, r4
 1793 0066 F7E7     		b	.L123
 1794              	.LVL208:
 1795              	.L135:
 265:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     return CMM_ERR_OK;
 1796              		.loc 1 265 5 discriminator 3 view .LVU466
 1797              	.LBB20:
 265:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     return CMM_ERR_OK;
 1798              		.loc 1 265 5 discriminator 3 view .LVU467
 1799 0068 142B     		cmp	r3, #20
 1800 006a 28BF     		it	cs
 1801 006c 1423     		movcs	r3, #20
 1802 006e 1A46     		mov	r2, r3
 1803 0070 094B     		ldr	r3, .L136+16
 1804 0072 0093     		str	r3, [sp]
 1805 0074 094B     		ldr	r3, .L136+20
 1806 0076 0A49     		ldr	r1, .L136+24
 1807 0078 51F82220 		ldr	r2, [r1, r2, lsl #2]
 1808 007c 0949     		ldr	r1, .L136+28
 1809 007e 8968     		ldr	r1, [r1, #8]
 1810 0080 0948     		ldr	r0, .L136+32
 1811              	.LVL209:
 265:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     return CMM_ERR_OK;
 1812              		.loc 1 265 5 is_stmt 0 discriminator 3 view .LVU468
 1813 0082 FFF7FEFF 		bl	osal_printf
 1814              	.LVL210:
 1815 0086 EDE7     		b	.L129
 1816              	.L137:
 1817              		.align	2
 1818              	.L136:
 1819 0088 00000000 		.word	gHalCtrl
 1820 008c 00000000 		.word	gpSwitchUnit
 1821 0090 00000000 		.word	gcal_inited
 1822 0094 00000000 		.word	yt_debug_level
 1823 0098 00000000 		.word	__FUNCTION__.37
 1824 009c 00000000 		.word	.LC13
 1825 00a0 00000000 		.word	_yt_errmsg
 1826 00a4 00000000 		.word	_yt_prompt_msg
 1827 00a8 34000000 		.word	.LC1
 1828              	.LBE20:
 1829              		.cfi_endproc
 1830              	.LFE8:
 1832              		.section	.rodata.fal_tiger_port_enable_get.str1.4,"aMS",%progbits,1
 1833              		.align	2
 1834              	.LC14:
 1835 0000 25732573 		.ascii	"%s%s\015\012\000"
 1835      0D0A00
 1836              		.section	.text.fal_tiger_port_enable_get,"ax",%progbits
 1837              		.align	1
 1838              		.global	fal_tiger_port_enable_get
 1839              		.syntax unified
 1840              		.thumb
 1841              		.thumb_func
 1843              	fal_tiger_port_enable_get:
 1844              	.LVL211:
 1845              	.LFB10:
 268:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 269:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** yt_ret_t fal_tiger_port_enable_set(yt_unit_t unit, yt_port_t port, yt_enable_t enable)
 270:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** {
 271:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     cmm_err_t ret = CMM_ERR_OK;
 272:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     port_ctrl_t port_ctrl;
 273:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     yt_port_t phy_addr;
 274:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     yt_macid_t mac_id;
 275:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     yt_enable_t orgEnable;
 276:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     uint32_t regData;
 277:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 278:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     mac_id = CAL_YTP_TO_MAC(unit, port);
 279:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     phy_addr = CAL_YTP_TO_PHYADDR(unit, port);
 280:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 281:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     if(YT_ENABLE == enable  &&
 282:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         CAL_PORT_TYPE_INTPHY == CAL_YTP_PORT_TYPE(unit, port))
 283:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     {
 284:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         /*enable phy*/
 285:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         HAL_MEM_DIRECT_READ(unit, 0x8002c, &regData);
 286:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         if(!(regData & (1<<(mac_id+8))))
 287:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         {
 288:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             regData = regData | (1<<(mac_id+8)) | 0xff;
 289:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             HAL_MEM_DIRECT_WRITE(unit, 0x8002c, regData);
 290:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         }
 291:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     }
 292:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 293:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     /* if no change, do nothing */
 294:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     fal_tiger_port_enable_get(unit, port, &orgEnable);
 295:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     if(orgEnable == enable)
 296:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     {
 297:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         return CMM_ERR_OK;
 298:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     }
 299:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 300:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     CMM_PARAM_CHK(HAL_TBL_REG_READ(unit, PORT_CTRLm, mac_id, sizeof(port_ctrl_t), &port_ctrl), ret)
 301:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     HAL_FIELD_SET(PORT_CTRLm, PORT_CTRL_AN_LINK_ENf, &port_ctrl, enable);
 302:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     HAL_FIELD_SET(PORT_CTRLm, PORT_CTRL_TXMAC_ENf, &port_ctrl, enable);
 303:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     HAL_FIELD_SET(PORT_CTRLm, PORT_CTRL_RXMAC_ENf, &port_ctrl, enable);
 304:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     CMM_PARAM_CHK(HAL_TBL_REG_WRITE(unit, PORT_CTRLm, mac_id, sizeof(port_ctrl_t), &port_ctrl), ret
 305:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 306:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     if(phy_addr != INVALID_ID)
 307:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     {
 308:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         if(HALPHYDRV(unit, mac_id) != NULL)
 309:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         {
 310:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             HALPHYDRV_FUNC(unit, mac_id)->phy_enable_set(unit, phy_addr, enable);
 311:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         }
 312:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     }
 313:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 314:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     return CMM_ERR_OK;
 315:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** }
 316:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 317:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** yt_ret_t fal_tiger_port_enable_get(yt_unit_t unit, yt_port_t port, yt_enable_t *pEnable)
 318:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** {
 1846              		.loc 1 318 1 is_stmt 1 view -0
 1847              		.cfi_startproc
 1848              		@ args = 0, pretend = 0, frame = 16
 1849              		@ frame_needed = 0, uses_anonymous_args = 0
 1850              		.loc 1 318 1 is_stmt 0 view .LVU470
 1851 0000 2DE9F047 		push	{r4, r5, r6, r7, r8, r9, r10, lr}
 1852              		.cfi_def_cfa_offset 32
 1853              		.cfi_offset 4, -32
 1854              		.cfi_offset 5, -28
 1855              		.cfi_offset 6, -24
 1856              		.cfi_offset 7, -20
 1857              		.cfi_offset 8, -16
 1858              		.cfi_offset 9, -12
 1859              		.cfi_offset 10, -8
 1860              		.cfi_offset 14, -4
 1861 0004 86B0     		sub	sp, sp, #24
 1862              		.cfi_def_cfa_offset 56
 1863 0006 0446     		mov	r4, r0
 1864 0008 1546     		mov	r5, r2
 319:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     cmm_err_t ret = CMM_ERR_OK;
 1865              		.loc 1 319 5 is_stmt 1 view .LVU471
 1866              	.LVL212:
 320:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     port_ctrl_t port_ctrl;
 1867              		.loc 1 320 5 view .LVU472
 321:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     yt_port_t phy_addr;
 1868              		.loc 1 321 5 view .LVU473
 322:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     yt_macid_t mac_id;
 1869              		.loc 1 322 5 view .LVU474
 323:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     uint32_t an_en;
 1870              		.loc 1 323 5 view .LVU475
 324:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     uint32_t tx_en;
 1871              		.loc 1 324 5 view .LVU476
 325:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     uint32_t rx_en;
 1872              		.loc 1 325 5 view .LVU477
 326:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     yt_enable_t phy_en = YT_ENABLE;
 1873              		.loc 1 326 5 view .LVU478
 1874              		.loc 1 326 17 is_stmt 0 view .LVU479
 1875 000a 0123     		movs	r3, #1
 1876 000c 8DF81330 		strb	r3, [sp, #19]
 327:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 328:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     mac_id = CAL_YTP_TO_MAC(unit, port);
 1877              		.loc 1 328 5 is_stmt 1 view .LVU480
 1878              		.loc 1 328 14 is_stmt 0 view .LVU481
 1879 0010 364B     		ldr	r3, .L150
 1880 0012 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 1881 0014 53B1     		cbz	r3, .L146
 1882              		.loc 1 328 14 discriminator 1 view .LVU482
 1883 0016 364B     		ldr	r3, .L150+4
 1884 0018 53F82030 		ldr	r3, [r3, r0, lsl #2]
 1885 001c 1A7D     		ldrb	r2, [r3, #20]	@ zero_extendqisi2
 1886              	.LVL213:
 1887              		.loc 1 328 14 discriminator 1 view .LVU483
 1888 001e 8A42     		cmp	r2, r1
 1889 0020 1DD9     		bls	.L147
 1890              		.loc 1 328 14 discriminator 3 view .LVU484
 1891 0022 8A1D     		adds	r2, r1, #6
 1892 0024 53F82230 		ldr	r3, [r3, r2, lsl #2]
 1893 0028 1E78     		ldrb	r6, [r3]	@ zero_extendqisi2
 1894 002a 00E0     		b	.L139
 1895              	.LVL214:
 1896              	.L146:
 1897              		.loc 1 328 14 view .LVU485
 1898 002c FF26     		movs	r6, #255
 1899              	.LVL215:
 1900              	.L139:
 329:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     phy_addr = CAL_YTP_TO_PHYADDR(unit, port);
 1901              		.loc 1 329 5 is_stmt 1 discriminator 6 view .LVU486
 1902              		.loc 1 329 16 is_stmt 0 discriminator 6 view .LVU487
 1903 002e 304B     		ldr	r3, .L150+4
 1904 0030 53F82430 		ldr	r3, [r3, r4, lsl #2]
 1905 0034 0631     		adds	r1, r1, #6
 1906              	.LVL216:
 1907              		.loc 1 329 16 discriminator 6 view .LVU488
 1908 0036 53F82130 		ldr	r3, [r3, r1, lsl #2]
 1909 003a DF78     		ldrb	r7, [r3, #3]	@ zero_extendqisi2
 1910              	.LVL217:
 330:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 331:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     CMM_PARAM_CHK(HAL_TBL_REG_READ(unit, PORT_CTRLm, mac_id, sizeof(port_ctrl_t), &port_ctrl), ret)
 1911              		.loc 1 331 5 is_stmt 1 discriminator 6 view .LVU489
 1912              		.loc 1 331 5 discriminator 6 view .LVU490
 1913 003c 05AB     		add	r3, sp, #20
 1914 003e 0093     		str	r3, [sp]
 1915 0040 0423     		movs	r3, #4
 1916 0042 3246     		mov	r2, r6
 1917 0044 0B21     		movs	r1, #11
 1918              	.LVL218:
 1919              		.loc 1 331 5 is_stmt 0 discriminator 6 view .LVU491
 1920 0046 2046     		mov	r0, r4
 1921              	.LVL219:
 1922              		.loc 1 331 5 discriminator 6 view .LVU492
 1923 0048 FFF7FEFF 		bl	hal_table_reg_read
 1924              	.LVL220:
 1925 004c 88B1     		cbz	r0, .L140
 1926              		.loc 1 331 5 is_stmt 1 discriminator 1 view .LVU493
 1927              		.loc 1 331 5 discriminator 1 view .LVU494
 1928 004e 294B     		ldr	r3, .L150+8
 1929 0050 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 1930 0052 012B     		cmp	r3, #1
 1931 0054 05D8     		bhi	.L149
 1932              	.L142:
 332:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     HAL_FIELD_GET(PORT_CTRLm, PORT_CTRL_AN_LINK_ENf, &port_ctrl, &an_en);
 333:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     HAL_FIELD_GET(PORT_CTRLm, PORT_CTRL_TXMAC_ENf, &port_ctrl, &tx_en);
 334:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     HAL_FIELD_GET(PORT_CTRLm, PORT_CTRL_RXMAC_ENf, &port_ctrl, &rx_en);
 335:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 336:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     if(phy_addr != INVALID_ID)
 337:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     {
 338:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         if(HALPHYDRV(unit, mac_id) != NULL)
 339:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         {
 340:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             HALPHYDRV_FUNC(unit, mac_id)->phy_enable_get(unit, phy_addr, &phy_en);
 341:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         }
 342:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     }
 343:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 344:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     if((an_en || tx_en || rx_en) && phy_en)
 345:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     {
 346:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         *pEnable = YT_ENABLE;
 347:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     }
 348:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     else
 349:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     {
 350:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         *pEnable = YT_DISABLE;
 351:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     }
 352:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     
 353:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     return CMM_ERR_OK;
 354:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** }
 1933              		.loc 1 354 1 is_stmt 0 view .LVU495
 1934 0056 0020     		movs	r0, #0
 1935 0058 06B0     		add	sp, sp, #24
 1936              		.cfi_remember_state
 1937              		.cfi_def_cfa_offset 32
 1938              		@ sp needed
 1939 005a BDE8F087 		pop	{r4, r5, r6, r7, r8, r9, r10, pc}
 1940              	.LVL221:
 1941              	.L147:
 1942              		.cfi_restore_state
 328:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     phy_addr = CAL_YTP_TO_PHYADDR(unit, port);
 1943              		.loc 1 328 14 view .LVU496
 1944 005e FF26     		movs	r6, #255
 1945 0060 E5E7     		b	.L139
 1946              	.LVL222:
 1947              	.L149:
 331:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     HAL_FIELD_GET(PORT_CTRLm, PORT_CTRL_AN_LINK_ENf, &port_ctrl, &an_en);
 1948              		.loc 1 331 5 is_stmt 1 discriminator 3 view .LVU497
 1949              	.LBB21:
 331:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     HAL_FIELD_GET(PORT_CTRLm, PORT_CTRL_AN_LINK_ENf, &port_ctrl, &an_en);
 1950              		.loc 1 331 5 discriminator 3 view .LVU498
 1951 0062 254B     		ldr	r3, .L150+12
 1952 0064 1A68     		ldr	r2, [r3]
 1953 0066 254B     		ldr	r3, .L150+16
 1954 0068 9968     		ldr	r1, [r3, #8]
 1955 006a 2548     		ldr	r0, .L150+20
 1956 006c FFF7FEFF 		bl	osal_printf
 1957              	.LVL223:
 1958              	.LBE21:
 331:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     HAL_FIELD_GET(PORT_CTRLm, PORT_CTRL_AN_LINK_ENf, &port_ctrl, &an_en);
 1959              		.loc 1 331 5 discriminator 3 view .LVU499
 331:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     HAL_FIELD_GET(PORT_CTRLm, PORT_CTRL_AN_LINK_ENf, &port_ctrl, &an_en);
 1960              		.loc 1 331 5 discriminator 3 view .LVU500
 331:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     HAL_FIELD_GET(PORT_CTRLm, PORT_CTRL_AN_LINK_ENf, &port_ctrl, &an_en);
 1961              		.loc 1 331 5 discriminator 3 view .LVU501
 1962 0070 F1E7     		b	.L142
 1963              	.L140:
 331:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     HAL_FIELD_GET(PORT_CTRLm, PORT_CTRL_AN_LINK_ENf, &port_ctrl, &an_en);
 1964              		.loc 1 331 5 discriminator 2 view .LVU502
 332:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     HAL_FIELD_GET(PORT_CTRLm, PORT_CTRL_AN_LINK_ENf, &port_ctrl, &an_en);
 1965              		.loc 1 332 5 discriminator 2 view .LVU503
 1966              	.LBB22:
 332:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     HAL_FIELD_GET(PORT_CTRLm, PORT_CTRL_AN_LINK_ENf, &port_ctrl, &an_en);
 1967              		.loc 1 332 5 discriminator 2 view .LVU504
 332:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     HAL_FIELD_GET(PORT_CTRLm, PORT_CTRL_AN_LINK_ENf, &port_ctrl, &an_en);
 1968              		.loc 1 332 5 discriminator 2 view .LVU505
 1969 0072 03AB     		add	r3, sp, #12
 1970 0074 05AA     		add	r2, sp, #20
 1971 0076 0121     		movs	r1, #1
 1972 0078 0B20     		movs	r0, #11
 1973 007a FFF7FEFF 		bl	hal_tbl_reg_field_get
 1974              	.LVL224:
 332:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     HAL_FIELD_GET(PORT_CTRLm, PORT_CTRL_AN_LINK_ENf, &port_ctrl, &an_en);
 1975              		.loc 1 332 5 discriminator 2 view .LVU506
 1976 007e DDF80C80 		ldr	r8, [sp, #12]
 1977              	.LVL225:
 332:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     HAL_FIELD_GET(PORT_CTRLm, PORT_CTRL_AN_LINK_ENf, &port_ctrl, &an_en);
 1978              		.loc 1 332 5 is_stmt 0 discriminator 2 view .LVU507
 1979              	.LBE22:
 332:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     HAL_FIELD_GET(PORT_CTRLm, PORT_CTRL_AN_LINK_ENf, &port_ctrl, &an_en);
 1980              		.loc 1 332 5 is_stmt 1 discriminator 2 view .LVU508
 333:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     HAL_FIELD_GET(PORT_CTRLm, PORT_CTRL_RXMAC_ENf, &port_ctrl, &rx_en);
 1981              		.loc 1 333 5 discriminator 2 view .LVU509
 1982              	.LBB23:
 333:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     HAL_FIELD_GET(PORT_CTRLm, PORT_CTRL_RXMAC_ENf, &port_ctrl, &rx_en);
 1983              		.loc 1 333 5 discriminator 2 view .LVU510
 333:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     HAL_FIELD_GET(PORT_CTRLm, PORT_CTRL_RXMAC_ENf, &port_ctrl, &rx_en);
 1984              		.loc 1 333 5 discriminator 2 view .LVU511
 1985 0082 03AB     		add	r3, sp, #12
 1986 0084 05AA     		add	r2, sp, #20
 1987 0086 0721     		movs	r1, #7
 1988 0088 0B20     		movs	r0, #11
 1989 008a FFF7FEFF 		bl	hal_tbl_reg_field_get
 1990              	.LVL226:
 333:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     HAL_FIELD_GET(PORT_CTRLm, PORT_CTRL_RXMAC_ENf, &port_ctrl, &rx_en);
 1991              		.loc 1 333 5 discriminator 2 view .LVU512
 1992 008e DDF80C90 		ldr	r9, [sp, #12]
 1993              	.LVL227:
 333:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     HAL_FIELD_GET(PORT_CTRLm, PORT_CTRL_RXMAC_ENf, &port_ctrl, &rx_en);
 1994              		.loc 1 333 5 is_stmt 0 discriminator 2 view .LVU513
 1995              	.LBE23:
 333:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     HAL_FIELD_GET(PORT_CTRLm, PORT_CTRL_RXMAC_ENf, &port_ctrl, &rx_en);
 1996              		.loc 1 333 5 is_stmt 1 discriminator 2 view .LVU514
 334:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 1997              		.loc 1 334 5 discriminator 2 view .LVU515
 1998              	.LBB24:
 334:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 1999              		.loc 1 334 5 discriminator 2 view .LVU516
 334:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 2000              		.loc 1 334 5 discriminator 2 view .LVU517
 2001 0092 03AB     		add	r3, sp, #12
 2002 0094 05AA     		add	r2, sp, #20
 2003 0096 0621     		movs	r1, #6
 2004 0098 0B20     		movs	r0, #11
 2005 009a FFF7FEFF 		bl	hal_tbl_reg_field_get
 2006              	.LVL228:
 334:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 2007              		.loc 1 334 5 discriminator 2 view .LVU518
 2008 009e DDF80CA0 		ldr	r10, [sp, #12]
 2009              	.LVL229:
 334:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 2010              		.loc 1 334 5 is_stmt 0 discriminator 2 view .LVU519
 2011              	.LBE24:
 334:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 2012              		.loc 1 334 5 is_stmt 1 discriminator 2 view .LVU520
 336:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     {
 2013              		.loc 1 336 5 discriminator 2 view .LVU521
 336:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     {
 2014              		.loc 1 336 7 is_stmt 0 discriminator 2 view .LVU522
 2015 00a2 FF2F     		cmp	r7, #255
 2016 00a4 10D0     		beq	.L143
 338:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         {
 2017              		.loc 1 338 9 is_stmt 1 view .LVU523
 338:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         {
 2018              		.loc 1 338 12 is_stmt 0 view .LVU524
 2019 00a6 C4EBC403 		rsb	r3, r4, r4, lsl #3
 2020 00aa 04EB8303 		add	r3, r4, r3, lsl #2
 2021 00ae 3344     		add	r3, r3, r6
 2022 00b0 144A     		ldr	r2, .L150+24
 2023 00b2 02EB8303 		add	r3, r2, r3, lsl #2
 2024 00b6 5B68     		ldr	r3, [r3, #4]
 338:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         {
 2025              		.loc 1 338 11 view .LVU525
 2026 00b8 33B1     		cbz	r3, .L143
 340:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         }
 2027              		.loc 1 340 13 is_stmt 1 view .LVU526
 2028 00ba 9B68     		ldr	r3, [r3, #8]
 340:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         }
 2029              		.loc 1 340 41 is_stmt 0 view .LVU527
 2030 00bc 1B69     		ldr	r3, [r3, #16]
 340:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         }
 2031              		.loc 1 340 13 view .LVU528
 2032 00be 0DF11302 		add	r2, sp, #19
 2033 00c2 3946     		mov	r1, r7
 2034 00c4 2046     		mov	r0, r4
 2035 00c6 9847     		blx	r3
 2036              	.LVL230:
 2037              	.L143:
 344:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     {
 2038              		.loc 1 344 5 is_stmt 1 view .LVU529
 344:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     {
 2039              		.loc 1 344 7 is_stmt 0 view .LVU530
 2040 00c8 B8F1000F 		cmp	r8, #0
 2041 00cc 05D1     		bne	.L144
 344:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     {
 2042              		.loc 1 344 15 discriminator 2 view .LVU531
 2043 00ce B9F1000F 		cmp	r9, #0
 2044 00d2 02D1     		bne	.L144
 344:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     {
 2045              		.loc 1 344 24 discriminator 4 view .LVU532
 2046 00d4 BAF1000F 		cmp	r10, #0
 2047 00d8 05D0     		beq	.L145
 2048              	.L144:
 344:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     {
 2049              		.loc 1 344 34 discriminator 5 view .LVU533
 2050 00da 9DF81330 		ldrb	r3, [sp, #19]	@ zero_extendqisi2
 2051 00de 13B1     		cbz	r3, .L145
 346:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     }
 2052              		.loc 1 346 9 is_stmt 1 view .LVU534
 346:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     }
 2053              		.loc 1 346 18 is_stmt 0 view .LVU535
 2054 00e0 0123     		movs	r3, #1
 2055 00e2 2B70     		strb	r3, [r5]
 2056 00e4 B7E7     		b	.L142
 2057              	.L145:
 350:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     }
 2058              		.loc 1 350 9 is_stmt 1 view .LVU536
 350:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     }
 2059              		.loc 1 350 18 is_stmt 0 view .LVU537
 2060 00e6 0023     		movs	r3, #0
 2061 00e8 2B70     		strb	r3, [r5]
 2062 00ea B4E7     		b	.L142
 2063              	.L151:
 2064              		.align	2
 2065              	.L150:
 2066 00ec 00000000 		.word	gcal_inited
 2067 00f0 00000000 		.word	gpSwitchUnit
 2068 00f4 00000000 		.word	yt_debug_level
 2069 00f8 00000000 		.word	_yt_errmsg
 2070 00fc 00000000 		.word	_yt_prompt_msg
 2071 0100 00000000 		.word	.LC14
 2072 0104 00000000 		.word	gHalCtrl
 2073              		.cfi_endproc
 2074              	.LFE10:
 2076              		.section	.text.fal_tiger_port_enable_set,"ax",%progbits
 2077              		.align	1
 2078              		.global	fal_tiger_port_enable_set
 2079              		.syntax unified
 2080              		.thumb
 2081              		.thumb_func
 2083              	fal_tiger_port_enable_set:
 2084              	.LVL231:
 2085              	.LFB9:
 270:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     cmm_err_t ret = CMM_ERR_OK;
 2086              		.loc 1 270 1 is_stmt 1 view -0
 2087              		.cfi_startproc
 2088              		@ args = 0, pretend = 0, frame = 16
 2089              		@ frame_needed = 0, uses_anonymous_args = 0
 270:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     cmm_err_t ret = CMM_ERR_OK;
 2090              		.loc 1 270 1 is_stmt 0 view .LVU539
 2091 0000 2DE9F041 		push	{r4, r5, r6, r7, r8, lr}
 2092              		.cfi_def_cfa_offset 24
 2093              		.cfi_offset 4, -24
 2094              		.cfi_offset 5, -20
 2095              		.cfi_offset 6, -16
 2096              		.cfi_offset 7, -12
 2097              		.cfi_offset 8, -8
 2098              		.cfi_offset 14, -4
 2099 0004 86B0     		sub	sp, sp, #24
 2100              		.cfi_def_cfa_offset 48
 2101 0006 0446     		mov	r4, r0
 2102 0008 0E46     		mov	r6, r1
 2103 000a 1546     		mov	r5, r2
 271:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     port_ctrl_t port_ctrl;
 2104              		.loc 1 271 5 is_stmt 1 view .LVU540
 2105              	.LVL232:
 272:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     yt_port_t phy_addr;
 2106              		.loc 1 272 5 view .LVU541
 273:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     yt_macid_t mac_id;
 2107              		.loc 1 273 5 view .LVU542
 274:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     yt_enable_t orgEnable;
 2108              		.loc 1 274 5 view .LVU543
 275:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     uint32_t regData;
 2109              		.loc 1 275 5 view .LVU544
 276:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 2110              		.loc 1 276 5 view .LVU545
 278:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     phy_addr = CAL_YTP_TO_PHYADDR(unit, port);
 2111              		.loc 1 278 5 view .LVU546
 278:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     phy_addr = CAL_YTP_TO_PHYADDR(unit, port);
 2112              		.loc 1 278 14 is_stmt 0 view .LVU547
 2113 000c 4F4B     		ldr	r3, .L169
 2114 000e 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 2115              	.LVL233:
 278:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     phy_addr = CAL_YTP_TO_PHYADDR(unit, port);
 2116              		.loc 1 278 14 view .LVU548
 2117 0010 52B1     		cbz	r2, .L161
 278:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     phy_addr = CAL_YTP_TO_PHYADDR(unit, port);
 2118              		.loc 1 278 14 discriminator 1 view .LVU549
 2119 0012 4F4B     		ldr	r3, .L169+4
 2120 0014 53F82030 		ldr	r3, [r3, r0, lsl #2]
 2121 0018 197D     		ldrb	r1, [r3, #20]	@ zero_extendqisi2
 2122              	.LVL234:
 278:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     phy_addr = CAL_YTP_TO_PHYADDR(unit, port);
 2123              		.loc 1 278 14 discriminator 1 view .LVU550
 2124 001a B142     		cmp	r1, r6
 2125 001c 2BD9     		bls	.L162
 278:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     phy_addr = CAL_YTP_TO_PHYADDR(unit, port);
 2126              		.loc 1 278 14 discriminator 3 view .LVU551
 2127 001e B11D     		adds	r1, r6, #6
 2128 0020 53F82130 		ldr	r3, [r3, r1, lsl #2]
 2129 0024 1F78     		ldrb	r7, [r3]	@ zero_extendqisi2
 2130 0026 00E0     		b	.L153
 2131              	.LVL235:
 2132              	.L161:
 278:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     phy_addr = CAL_YTP_TO_PHYADDR(unit, port);
 2133              		.loc 1 278 14 view .LVU552
 2134 0028 FF27     		movs	r7, #255
 2135              	.LVL236:
 2136              	.L153:
 279:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 2137              		.loc 1 279 5 is_stmt 1 discriminator 6 view .LVU553
 279:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 2138              		.loc 1 279 16 is_stmt 0 discriminator 6 view .LVU554
 2139 002a 494B     		ldr	r3, .L169+4
 2140 002c 53F82430 		ldr	r3, [r3, r4, lsl #2]
 2141 0030 B11D     		adds	r1, r6, #6
 2142 0032 53F82110 		ldr	r1, [r3, r1, lsl #2]
 2143 0036 91F80380 		ldrb	r8, [r1, #3]	@ zero_extendqisi2
 2144              	.LVL237:
 281:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         CAL_PORT_TYPE_INTPHY == CAL_YTP_PORT_TYPE(unit, port))
 2145              		.loc 1 281 5 is_stmt 1 discriminator 6 view .LVU555
 281:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         CAL_PORT_TYPE_INTPHY == CAL_YTP_PORT_TYPE(unit, port))
 2146              		.loc 1 281 7 is_stmt 0 discriminator 6 view .LVU556
 2147 003a 012D     		cmp	r5, #1
 2148 003c 1DD0     		beq	.L166
 2149              	.LVL238:
 2150              	.L154:
 294:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     if(orgEnable == enable)
 2151              		.loc 1 294 5 is_stmt 1 view .LVU557
 2152 003e 0DF11302 		add	r2, sp, #19
 2153 0042 3146     		mov	r1, r6
 2154 0044 2046     		mov	r0, r4
 2155 0046 FFF7FEFF 		bl	fal_tiger_port_enable_get
 2156              	.LVL239:
 295:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     {
 2157              		.loc 1 295 5 view .LVU558
 295:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     {
 2158              		.loc 1 295 18 is_stmt 0 view .LVU559
 2159 004a 9DF81330 		ldrb	r3, [sp, #19]	@ zero_extendqisi2
 295:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     {
 2160              		.loc 1 295 7 view .LVU560
 2161 004e AB42     		cmp	r3, r5
 2162 0050 0DD0     		beq	.L156
 300:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     HAL_FIELD_SET(PORT_CTRLm, PORT_CTRL_AN_LINK_ENf, &port_ctrl, enable);
 2163              		.loc 1 300 5 is_stmt 1 view .LVU561
 300:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     HAL_FIELD_SET(PORT_CTRLm, PORT_CTRL_AN_LINK_ENf, &port_ctrl, enable);
 2164              		.loc 1 300 5 view .LVU562
 2165 0052 05AB     		add	r3, sp, #20
 2166 0054 0093     		str	r3, [sp]
 2167 0056 0423     		movs	r3, #4
 2168 0058 3A46     		mov	r2, r7
 2169 005a 0B21     		movs	r1, #11
 2170 005c 2046     		mov	r0, r4
 2171 005e FFF7FEFF 		bl	hal_table_reg_read
 2172              	.LVL240:
 2173 0062 0028     		cmp	r0, #0
 2174 0064 36D0     		beq	.L157
 300:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     HAL_FIELD_SET(PORT_CTRLm, PORT_CTRL_AN_LINK_ENf, &port_ctrl, enable);
 2175              		.loc 1 300 5 discriminator 1 view .LVU563
 300:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     HAL_FIELD_SET(PORT_CTRLm, PORT_CTRL_AN_LINK_ENf, &port_ctrl, enable);
 2176              		.loc 1 300 5 discriminator 1 view .LVU564
 2177 0066 3B4B     		ldr	r3, .L169+8
 2178 0068 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 2179 006a 012B     		cmp	r3, #1
 2180 006c 2AD8     		bhi	.L167
 2181              	.LVL241:
 2182              	.L156:
 315:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 2183              		.loc 1 315 1 is_stmt 0 view .LVU565
 2184 006e 0020     		movs	r0, #0
 2185 0070 06B0     		add	sp, sp, #24
 2186              		.cfi_remember_state
 2187              		.cfi_def_cfa_offset 24
 2188              		@ sp needed
 2189 0072 BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 2190              	.LVL242:
 2191              	.L162:
 2192              		.cfi_restore_state
 278:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     phy_addr = CAL_YTP_TO_PHYADDR(unit, port);
 2193              		.loc 1 278 14 view .LVU566
 2194 0076 FF27     		movs	r7, #255
 2195 0078 D7E7     		b	.L153
 2196              	.LVL243:
 2197              	.L166:
 282:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     {
 2198              		.loc 1 282 33 view .LVU567
 2199 007a 22B1     		cbz	r2, .L163
 282:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     {
 2200              		.loc 1 282 33 discriminator 1 view .LVU568
 2201 007c 1A7D     		ldrb	r2, [r3, #20]	@ zero_extendqisi2
 2202 007e B242     		cmp	r2, r6
 2203 0080 1ED9     		bls	.L164
 282:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     {
 2204              		.loc 1 282 33 discriminator 3 view .LVU569
 2205 0082 0978     		ldrb	r1, [r1]	@ zero_extendqisi2
 2206 0084 00E0     		b	.L155
 2207              	.L163:
 282:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     {
 2208              		.loc 1 282 33 view .LVU570
 2209 0086 FF21     		movs	r1, #255
 2210              	.L155:
 282:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     {
 2211              		.loc 1 282 33 discriminator 6 view .LVU571
 2212 0088 D3F8B020 		ldr	r2, [r3, #176]
 2213 008c 9378     		ldrb	r3, [r2, #2]	@ zero_extendqisi2
 2214 008e 5278     		ldrb	r2, [r2, #1]	@ zero_extendqisi2
 2215 0090 1344     		add	r3, r3, r2
 281:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         CAL_PORT_TYPE_INTPHY == CAL_YTP_PORT_TYPE(unit, port))
 2216              		.loc 1 281 29 discriminator 6 view .LVU572
 2217 0092 8B42     		cmp	r3, r1
 2218 0094 D3DD     		ble	.L154
 285:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         if(!(regData & (1<<(mac_id+8))))
 2219              		.loc 1 285 9 is_stmt 1 view .LVU573
 2220 0096 03AA     		add	r2, sp, #12
 2221 0098 2F49     		ldr	r1, .L169+12
 2222 009a 2046     		mov	r0, r4
 2223              	.LVL244:
 285:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         if(!(regData & (1<<(mac_id+8))))
 2224              		.loc 1 285 9 is_stmt 0 view .LVU574
 2225 009c FFF7FEFF 		bl	hal_mem32_read
 2226              	.LVL245:
 286:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         {
 2227              		.loc 1 286 9 is_stmt 1 view .LVU575
 286:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         {
 2228              		.loc 1 286 35 is_stmt 0 view .LVU576
 2229 00a0 07F10802 		add	r2, r7, #8
 286:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         {
 2230              		.loc 1 286 26 view .LVU577
 2231 00a4 0123     		movs	r3, #1
 2232 00a6 9340     		lsls	r3, r3, r2
 286:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         {
 2233              		.loc 1 286 22 view .LVU578
 2234 00a8 039A     		ldr	r2, [sp, #12]
 286:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         {
 2235              		.loc 1 286 11 view .LVU579
 2236 00aa 1342     		tst	r3, r2
 2237 00ac C7D1     		bne	.L154
 288:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             HAL_MEM_DIRECT_WRITE(unit, 0x8002c, regData);
 2238              		.loc 1 288 13 is_stmt 1 view .LVU580
 288:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             HAL_MEM_DIRECT_WRITE(unit, 0x8002c, regData);
 2239              		.loc 1 288 31 is_stmt 0 view .LVU581
 2240 00ae 1343     		orrs	r3, r3, r2
 288:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             HAL_MEM_DIRECT_WRITE(unit, 0x8002c, regData);
 2241              		.loc 1 288 49 view .LVU582
 2242 00b0 43F0FF02 		orr	r2, r3, #255
 288:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             HAL_MEM_DIRECT_WRITE(unit, 0x8002c, regData);
 2243              		.loc 1 288 21 view .LVU583
 2244 00b4 0392     		str	r2, [sp, #12]
 289:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         }
 2245              		.loc 1 289 13 is_stmt 1 view .LVU584
 2246 00b6 2849     		ldr	r1, .L169+12
 2247 00b8 2046     		mov	r0, r4
 2248 00ba FFF7FEFF 		bl	hal_mem32_write
 2249              	.LVL246:
 2250 00be BEE7     		b	.L154
 2251              	.LVL247:
 2252              	.L164:
 282:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     {
 2253              		.loc 1 282 33 is_stmt 0 view .LVU585
 2254 00c0 FF21     		movs	r1, #255
 2255 00c2 E1E7     		b	.L155
 2256              	.LVL248:
 2257              	.L167:
 300:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     HAL_FIELD_SET(PORT_CTRLm, PORT_CTRL_AN_LINK_ENf, &port_ctrl, enable);
 2258              		.loc 1 300 5 is_stmt 1 discriminator 3 view .LVU586
 2259              	.LBB25:
 300:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     HAL_FIELD_SET(PORT_CTRLm, PORT_CTRL_AN_LINK_ENf, &port_ctrl, enable);
 2260              		.loc 1 300 5 discriminator 3 view .LVU587
 2261 00c4 254B     		ldr	r3, .L169+16
 2262 00c6 1A68     		ldr	r2, [r3]
 2263 00c8 254B     		ldr	r3, .L169+20
 2264 00ca 9968     		ldr	r1, [r3, #8]
 2265 00cc 2548     		ldr	r0, .L169+24
 2266 00ce FFF7FEFF 		bl	osal_printf
 2267              	.LVL249:
 2268              	.LBE25:
 300:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     HAL_FIELD_SET(PORT_CTRLm, PORT_CTRL_AN_LINK_ENf, &port_ctrl, enable);
 2269              		.loc 1 300 5 discriminator 3 view .LVU588
 300:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     HAL_FIELD_SET(PORT_CTRLm, PORT_CTRL_AN_LINK_ENf, &port_ctrl, enable);
 2270              		.loc 1 300 5 discriminator 3 view .LVU589
 300:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     HAL_FIELD_SET(PORT_CTRLm, PORT_CTRL_AN_LINK_ENf, &port_ctrl, enable);
 2271              		.loc 1 300 5 discriminator 3 view .LVU590
 2272 00d2 CCE7     		b	.L156
 2273              	.L157:
 300:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     HAL_FIELD_SET(PORT_CTRLm, PORT_CTRL_AN_LINK_ENf, &port_ctrl, enable);
 2274              		.loc 1 300 5 discriminator 2 view .LVU591
 301:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     HAL_FIELD_SET(PORT_CTRLm, PORT_CTRL_TXMAC_ENf, &port_ctrl, enable);
 2275              		.loc 1 301 5 discriminator 2 view .LVU592
 2276 00d4 05AE     		add	r6, sp, #20
 2277              	.LVL250:
 301:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     HAL_FIELD_SET(PORT_CTRLm, PORT_CTRL_TXMAC_ENf, &port_ctrl, enable);
 2278              		.loc 1 301 5 is_stmt 0 discriminator 2 view .LVU593
 2279 00d6 2B46     		mov	r3, r5
 2280 00d8 3246     		mov	r2, r6
 2281 00da 0121     		movs	r1, #1
 2282 00dc 0B20     		movs	r0, #11
 2283 00de FFF7FEFF 		bl	hal_tbl_reg_field_set
 2284              	.LVL251:
 302:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     HAL_FIELD_SET(PORT_CTRLm, PORT_CTRL_RXMAC_ENf, &port_ctrl, enable);
 2285              		.loc 1 302 5 is_stmt 1 discriminator 2 view .LVU594
 2286 00e2 2B46     		mov	r3, r5
 2287 00e4 3246     		mov	r2, r6
 2288 00e6 0721     		movs	r1, #7
 2289 00e8 0B20     		movs	r0, #11
 2290 00ea FFF7FEFF 		bl	hal_tbl_reg_field_set
 2291              	.LVL252:
 303:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     CMM_PARAM_CHK(HAL_TBL_REG_WRITE(unit, PORT_CTRLm, mac_id, sizeof(port_ctrl_t), &port_ctrl), ret
 2292              		.loc 1 303 5 discriminator 2 view .LVU595
 2293 00ee 2B46     		mov	r3, r5
 2294 00f0 3246     		mov	r2, r6
 2295 00f2 0621     		movs	r1, #6
 2296 00f4 0B20     		movs	r0, #11
 2297 00f6 FFF7FEFF 		bl	hal_tbl_reg_field_set
 2298              	.LVL253:
 304:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 2299              		.loc 1 304 5 discriminator 2 view .LVU596
 304:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 2300              		.loc 1 304 5 discriminator 2 view .LVU597
 2301 00fa 0096     		str	r6, [sp]
 2302 00fc 0423     		movs	r3, #4
 2303 00fe 3A46     		mov	r2, r7
 2304 0100 0B21     		movs	r1, #11
 2305 0102 2046     		mov	r0, r4
 2306 0104 FFF7FEFF 		bl	hal_table_reg_write
 2307              	.LVL254:
 2308 0108 A0B9     		cbnz	r0, .L168
 304:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 2309              		.loc 1 304 5 discriminator 2 view .LVU598
 306:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     {
 2310              		.loc 1 306 5 discriminator 2 view .LVU599
 306:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     {
 2311              		.loc 1 306 7 is_stmt 0 discriminator 2 view .LVU600
 2312 010a B8F1FF0F 		cmp	r8, #255
 2313 010e AED0     		beq	.L156
 308:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         {
 2314              		.loc 1 308 9 is_stmt 1 view .LVU601
 308:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         {
 2315              		.loc 1 308 12 is_stmt 0 view .LVU602
 2316 0110 C4EBC403 		rsb	r3, r4, r4, lsl #3
 2317 0114 04EB8303 		add	r3, r4, r3, lsl #2
 2318 0118 3B44     		add	r3, r3, r7
 2319 011a 134A     		ldr	r2, .L169+28
 2320 011c 02EB8303 		add	r3, r2, r3, lsl #2
 2321 0120 5B68     		ldr	r3, [r3, #4]
 308:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         {
 2322              		.loc 1 308 11 view .LVU603
 2323 0122 002B     		cmp	r3, #0
 2324 0124 A3D0     		beq	.L156
 310:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         }
 2325              		.loc 1 310 13 is_stmt 1 view .LVU604
 2326 0126 9B68     		ldr	r3, [r3, #8]
 310:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         }
 2327              		.loc 1 310 41 is_stmt 0 view .LVU605
 2328 0128 DB68     		ldr	r3, [r3, #12]
 310:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         }
 2329              		.loc 1 310 13 view .LVU606
 2330 012a 2A46     		mov	r2, r5
 2331 012c 4146     		mov	r1, r8
 2332 012e 2046     		mov	r0, r4
 2333 0130 9847     		blx	r3
 2334              	.LVL255:
 2335 0132 9CE7     		b	.L156
 2336              	.L168:
 304:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 2337              		.loc 1 304 5 is_stmt 1 discriminator 1 view .LVU607
 304:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 2338              		.loc 1 304 5 discriminator 1 view .LVU608
 2339 0134 074B     		ldr	r3, .L169+8
 2340 0136 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 2341 0138 012B     		cmp	r3, #1
 2342 013a 98D9     		bls	.L156
 304:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 2343              		.loc 1 304 5 discriminator 3 view .LVU609
 2344              	.LBB26:
 304:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 2345              		.loc 1 304 5 discriminator 3 view .LVU610
 2346 013c 074B     		ldr	r3, .L169+16
 2347 013e 1A68     		ldr	r2, [r3]
 2348 0140 074B     		ldr	r3, .L169+20
 2349 0142 9968     		ldr	r1, [r3, #8]
 2350 0144 0748     		ldr	r0, .L169+24
 2351 0146 FFF7FEFF 		bl	osal_printf
 2352              	.LVL256:
 2353              	.LBE26:
 304:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 2354              		.loc 1 304 5 discriminator 3 view .LVU611
 304:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 2355              		.loc 1 304 5 discriminator 3 view .LVU612
 304:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 2356              		.loc 1 304 5 discriminator 3 view .LVU613
 2357 014a 90E7     		b	.L156
 2358              	.L170:
 2359              		.align	2
 2360              	.L169:
 2361 014c 00000000 		.word	gcal_inited
 2362 0150 00000000 		.word	gpSwitchUnit
 2363 0154 00000000 		.word	yt_debug_level
 2364 0158 2C000800 		.word	524332
 2365 015c 00000000 		.word	_yt_errmsg
 2366 0160 00000000 		.word	_yt_prompt_msg
 2367 0164 00000000 		.word	.LC14
 2368 0168 00000000 		.word	gHalCtrl
 2369              		.cfi_endproc
 2370              	.LFE9:
 2372              		.section	.rodata.fal_tiger_port_link_status_get.str1.4,"aMS",%progbits,1
 2373              		.align	2
 2374              	.LC15:
 2375 0000 68616C5F 		.ascii	"hal_table_reg_read(unit,12,mac_id,sizeof(port_statu"
 2375      7461626C 
 2375      655F7265 
 2375      675F7265 
 2375      61642875 
 2376 0033 735F7429 		.ascii	"s_t),&status)\000"
 2376      2C267374 
 2376      61747573 
 2376      2900
 2377              		.section	.text.fal_tiger_port_link_status_get,"ax",%progbits
 2378              		.align	1
 2379              		.global	fal_tiger_port_link_status_get
 2380              		.syntax unified
 2381              		.thumb
 2382              		.thumb_func
 2384              	fal_tiger_port_link_status_get:
 2385              	.LVL257:
 2386              	.LFB11:
 355:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 356:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** yt_ret_t fal_tiger_port_link_status_get(yt_unit_t unit, yt_port_t port, yt_port_link_status_t *pLin
 357:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** {
 2387              		.loc 1 357 1 view -0
 2388              		.cfi_startproc
 2389              		@ args = 0, pretend = 0, frame = 8
 2390              		@ frame_needed = 0, uses_anonymous_args = 0
 2391              		.loc 1 357 1 is_stmt 0 view .LVU615
 2392 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 2393              		.cfi_def_cfa_offset 20
 2394              		.cfi_offset 4, -20
 2395              		.cfi_offset 5, -16
 2396              		.cfi_offset 6, -12
 2397              		.cfi_offset 7, -8
 2398              		.cfi_offset 14, -4
 2399 0002 85B0     		sub	sp, sp, #20
 2400              		.cfi_def_cfa_offset 40
 2401 0004 0546     		mov	r5, r0
 2402 0006 1646     		mov	r6, r2
 358:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     cmm_err_t ret = CMM_ERR_OK;
 2403              		.loc 1 358 5 is_stmt 1 view .LVU616
 2404              	.LVL258:
 359:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     port_status_t   status;
 2405              		.loc 1 359 5 view .LVU617
 360:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     yt_macid_t mac_id;
 2406              		.loc 1 360 5 view .LVU618
 361:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 362:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     mac_id = CAL_YTP_TO_MAC(unit,port);
 2407              		.loc 1 362 5 view .LVU619
 2408              		.loc 1 362 14 is_stmt 0 view .LVU620
 2409 0008 214B     		ldr	r3, .L180
 2410 000a 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 2411 000c 53B1     		cbz	r3, .L176
 2412              		.loc 1 362 14 discriminator 1 view .LVU621
 2413 000e 214B     		ldr	r3, .L180+4
 2414 0010 53F82030 		ldr	r3, [r3, r0, lsl #2]
 2415 0014 1A7D     		ldrb	r2, [r3, #20]	@ zero_extendqisi2
 2416              	.LVL259:
 2417              		.loc 1 362 14 discriminator 1 view .LVU622
 2418 0016 8A42     		cmp	r2, r1
 2419 0018 1DD9     		bls	.L177
 2420              		.loc 1 362 14 discriminator 3 view .LVU623
 2421 001a 0631     		adds	r1, r1, #6
 2422              	.LVL260:
 2423              		.loc 1 362 14 discriminator 3 view .LVU624
 2424 001c 53F82130 		ldr	r3, [r3, r1, lsl #2]
 2425 0020 1F78     		ldrb	r7, [r3]	@ zero_extendqisi2
 2426 0022 00E0     		b	.L172
 2427              	.LVL261:
 2428              	.L176:
 2429              		.loc 1 362 14 view .LVU625
 2430 0024 FF27     		movs	r7, #255
 2431              	.LVL262:
 2432              	.L172:
 363:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     osal_memset(&status, 0, sizeof(port_status_t));
 2433              		.loc 1 363 5 is_stmt 1 discriminator 6 view .LVU626
 2434 0026 03AC     		add	r4, sp, #12
 2435 0028 0422     		movs	r2, #4
 2436 002a 0021     		movs	r1, #0
 2437 002c 2046     		mov	r0, r4
 2438              	.LVL263:
 2439              		.loc 1 363 5 is_stmt 0 discriminator 6 view .LVU627
 2440 002e FFF7FEFF 		bl	osal_memset
 2441              	.LVL264:
 364:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     
 365:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     CMM_ERR_CHK(HAL_TBL_REG_READ(unit, PORT_STATUSm, mac_id, sizeof(port_status_t), &status), ret);
 2442              		.loc 1 365 5 is_stmt 1 discriminator 6 view .LVU628
 2443              		.loc 1 365 5 discriminator 6 view .LVU629
 2444 0032 0094     		str	r4, [sp]
 2445 0034 0423     		movs	r3, #4
 2446 0036 3A46     		mov	r2, r7
 2447 0038 0C21     		movs	r1, #12
 2448 003a 2846     		mov	r0, r5
 2449 003c FFF7FEFF 		bl	hal_table_reg_read
 2450              	.LVL265:
 2451 0040 0446     		mov	r4, r0
 2452              	.LVL266:
 2453              		.loc 1 365 5 is_stmt 0 discriminator 6 view .LVU630
 2454 0042 10F0FF03 		ands	r3, r0, #255
 2455 0046 18D0     		beq	.L173
 2456              		.loc 1 365 5 is_stmt 1 discriminator 1 view .LVU631
 2457              		.loc 1 365 5 discriminator 1 view .LVU632
 2458 0048 134A     		ldr	r2, .L180+8
 2459 004a 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 2460 004c 012A     		cmp	r2, #1
 2461 004e 04D8     		bhi	.L179
 2462              	.LVL267:
 2463              	.L174:
 2464              		.loc 1 365 5 discriminator 5 view .LVU633
 2465              		.loc 1 365 5 discriminator 5 view .LVU634
 2466              		.loc 1 365 5 discriminator 5 view .LVU635
 2467 0050 E0B2     		uxtb	r0, r4
 2468              	.L171:
 366:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     HAL_FIELD_GET(PORT_STATUSm, PORT_STATUS_LINKf, &status, pLinkStatus);
 367:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 368:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     return CMM_ERR_OK;
 369:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** }
 2469              		.loc 1 369 1 is_stmt 0 view .LVU636
 2470 0052 05B0     		add	sp, sp, #20
 2471              		.cfi_remember_state
 2472              		.cfi_def_cfa_offset 20
 2473              		@ sp needed
 2474 0054 F0BD     		pop	{r4, r5, r6, r7, pc}
 2475              	.LVL268:
 2476              	.L177:
 2477              		.cfi_restore_state
 362:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     osal_memset(&status, 0, sizeof(port_status_t));
 2478              		.loc 1 362 14 view .LVU637
 2479 0056 FF27     		movs	r7, #255
 2480 0058 E5E7     		b	.L172
 2481              	.LVL269:
 2482              	.L179:
 365:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     HAL_FIELD_GET(PORT_STATUSm, PORT_STATUS_LINKf, &status, pLinkStatus);
 2483              		.loc 1 365 5 is_stmt 1 discriminator 3 view .LVU638
 2484              	.LBB27:
 365:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     HAL_FIELD_GET(PORT_STATUSm, PORT_STATUS_LINKf, &status, pLinkStatus);
 2485              		.loc 1 365 5 discriminator 3 view .LVU639
 2486 005a 142B     		cmp	r3, #20
 2487 005c 28BF     		it	cs
 2488 005e 1423     		movcs	r3, #20
 2489 0060 1A46     		mov	r2, r3
 2490 0062 0E4B     		ldr	r3, .L180+12
 2491 0064 0093     		str	r3, [sp]
 2492 0066 0E4B     		ldr	r3, .L180+16
 2493 0068 0E49     		ldr	r1, .L180+20
 2494 006a 51F82220 		ldr	r2, [r1, r2, lsl #2]
 2495 006e 0E49     		ldr	r1, .L180+24
 2496 0070 8968     		ldr	r1, [r1, #8]
 2497 0072 0E48     		ldr	r0, .L180+28
 2498              	.LVL270:
 365:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     HAL_FIELD_GET(PORT_STATUSm, PORT_STATUS_LINKf, &status, pLinkStatus);
 2499              		.loc 1 365 5 is_stmt 0 discriminator 3 view .LVU640
 2500 0074 FFF7FEFF 		bl	osal_printf
 2501              	.LVL271:
 2502 0078 EAE7     		b	.L174
 2503              	.LVL272:
 2504              	.L173:
 365:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     HAL_FIELD_GET(PORT_STATUSm, PORT_STATUS_LINKf, &status, pLinkStatus);
 2505              		.loc 1 365 5 discriminator 3 view .LVU641
 2506              	.LBE27:
 365:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     HAL_FIELD_GET(PORT_STATUSm, PORT_STATUS_LINKf, &status, pLinkStatus);
 2507              		.loc 1 365 5 is_stmt 1 discriminator 2 view .LVU642
 366:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     HAL_FIELD_GET(PORT_STATUSm, PORT_STATUS_LINKf, &status, pLinkStatus);
 2508              		.loc 1 366 5 discriminator 2 view .LVU643
 2509              	.LBB28:
 366:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     HAL_FIELD_GET(PORT_STATUSm, PORT_STATUS_LINKf, &status, pLinkStatus);
 2510              		.loc 1 366 5 discriminator 2 view .LVU644
 366:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     HAL_FIELD_GET(PORT_STATUSm, PORT_STATUS_LINKf, &status, pLinkStatus);
 2511              		.loc 1 366 5 discriminator 2 view .LVU645
 2512 007a 02AB     		add	r3, sp, #8
 2513 007c 03AA     		add	r2, sp, #12
 2514 007e 0021     		movs	r1, #0
 2515 0080 0C20     		movs	r0, #12
 2516              	.LVL273:
 366:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     HAL_FIELD_GET(PORT_STATUSm, PORT_STATUS_LINKf, &status, pLinkStatus);
 2517              		.loc 1 366 5 is_stmt 0 discriminator 2 view .LVU646
 2518 0082 FFF7FEFF 		bl	hal_tbl_reg_field_get
 2519              	.LVL274:
 366:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     HAL_FIELD_GET(PORT_STATUSm, PORT_STATUS_LINKf, &status, pLinkStatus);
 2520              		.loc 1 366 5 is_stmt 1 discriminator 2 view .LVU647
 2521 0086 029B     		ldr	r3, [sp, #8]
 2522 0088 3370     		strb	r3, [r6]
 2523              	.LBE28:
 366:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     HAL_FIELD_GET(PORT_STATUSm, PORT_STATUS_LINKf, &status, pLinkStatus);
 2524              		.loc 1 366 5 discriminator 2 view .LVU648
 368:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** }
 2525              		.loc 1 368 5 discriminator 2 view .LVU649
 368:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** }
 2526              		.loc 1 368 12 is_stmt 0 discriminator 2 view .LVU650
 2527 008a 0020     		movs	r0, #0
 2528 008c E1E7     		b	.L171
 2529              	.L181:
 2530 008e 00BF     		.align	2
 2531              	.L180:
 2532 0090 00000000 		.word	gcal_inited
 2533 0094 00000000 		.word	gpSwitchUnit
 2534 0098 00000000 		.word	yt_debug_level
 2535 009c 00000000 		.word	__FUNCTION__.34
 2536 00a0 00000000 		.word	.LC15
 2537 00a4 00000000 		.word	_yt_errmsg
 2538 00a8 00000000 		.word	_yt_prompt_msg
 2539 00ac 34000000 		.word	.LC1
 2540              		.cfi_endproc
 2541              	.LFE11:
 2543              		.section	.rodata.fal_tiger_port_link_status_all_get.str1.4,"aMS",%progbits,1
 2544              		.align	2
 2545              	.LC16:
 2546 0000 68616C5F 		.ascii	"hal_table_reg_read(unit,12,mac_id,sizeof(port_statu"
 2546      7461626C 
 2546      655F7265 
 2546      675F7265 
 2546      61642875 
 2547 0033 735F7429 		.ascii	"s_t),&port_status)\000"
 2547      2C26706F 
 2547      72745F73 
 2547      74617475 
 2547      732900
 2548              		.section	.text.fal_tiger_port_link_status_all_get,"ax",%progbits
 2549              		.align	1
 2550              		.global	fal_tiger_port_link_status_all_get
 2551              		.syntax unified
 2552              		.thumb
 2553              		.thumb_func
 2555              	fal_tiger_port_link_status_all_get:
 2556              	.LVL275:
 2557              	.LFB12:
 370:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 371:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** yt_ret_t fal_tiger_port_link_status_all_get(yt_unit_t unit, yt_port_t port, yt_port_linkStatus_all_
 372:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** {
 2558              		.loc 1 372 1 is_stmt 1 view -0
 2559              		.cfi_startproc
 2560              		@ args = 0, pretend = 0, frame = 8
 2561              		@ frame_needed = 0, uses_anonymous_args = 0
 2562              		.loc 1 372 1 is_stmt 0 view .LVU652
 2563 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 2564              		.cfi_def_cfa_offset 20
 2565              		.cfi_offset 4, -20
 2566              		.cfi_offset 5, -16
 2567              		.cfi_offset 6, -12
 2568              		.cfi_offset 7, -8
 2569              		.cfi_offset 14, -4
 2570 0002 85B0     		sub	sp, sp, #20
 2571              		.cfi_def_cfa_offset 40
 2572 0004 0646     		mov	r6, r0
 2573 0006 1546     		mov	r5, r2
 373:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     cmm_err_t ret = CMM_ERR_OK;
 2574              		.loc 1 373 5 is_stmt 1 view .LVU653
 2575              	.LVL276:
 374:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     port_status_t   port_status;
 2576              		.loc 1 374 5 view .LVU654
 375:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     yt_macid_t mac_id;
 2577              		.loc 1 375 5 view .LVU655
 376:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 377:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     mac_id = CAL_YTP_TO_MAC(unit,port);
 2578              		.loc 1 377 5 view .LVU656
 2579              		.loc 1 377 14 is_stmt 0 view .LVU657
 2580 0008 374B     		ldr	r3, .L193
 2581 000a 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 2582 000c 53B1     		cbz	r3, .L187
 2583              		.loc 1 377 14 discriminator 1 view .LVU658
 2584 000e 374B     		ldr	r3, .L193+4
 2585 0010 53F82030 		ldr	r3, [r3, r0, lsl #2]
 2586 0014 1A7D     		ldrb	r2, [r3, #20]	@ zero_extendqisi2
 2587              	.LVL277:
 2588              		.loc 1 377 14 discriminator 1 view .LVU659
 2589 0016 8A42     		cmp	r2, r1
 2590 0018 1DD9     		bls	.L188
 2591              		.loc 1 377 14 discriminator 3 view .LVU660
 2592 001a 0631     		adds	r1, r1, #6
 2593              	.LVL278:
 2594              		.loc 1 377 14 discriminator 3 view .LVU661
 2595 001c 53F82130 		ldr	r3, [r3, r1, lsl #2]
 2596 0020 1F78     		ldrb	r7, [r3]	@ zero_extendqisi2
 2597 0022 00E0     		b	.L183
 2598              	.LVL279:
 2599              	.L187:
 2600              		.loc 1 377 14 view .LVU662
 2601 0024 FF27     		movs	r7, #255
 2602              	.LVL280:
 2603              	.L183:
 378:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     osal_memset(&port_status, 0, sizeof(port_status_t));
 2604              		.loc 1 378 5 is_stmt 1 discriminator 6 view .LVU663
 2605 0026 03AC     		add	r4, sp, #12
 2606 0028 0422     		movs	r2, #4
 2607 002a 0021     		movs	r1, #0
 2608 002c 2046     		mov	r0, r4
 2609              	.LVL281:
 2610              		.loc 1 378 5 is_stmt 0 discriminator 6 view .LVU664
 2611 002e FFF7FEFF 		bl	osal_memset
 2612              	.LVL282:
 379:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     
 380:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     CMM_ERR_CHK(HAL_TBL_REG_READ(unit, PORT_STATUSm, mac_id, sizeof(port_status_t), &port_status), 
 2613              		.loc 1 380 5 is_stmt 1 discriminator 6 view .LVU665
 2614              		.loc 1 380 5 discriminator 6 view .LVU666
 2615 0032 0094     		str	r4, [sp]
 2616 0034 0423     		movs	r3, #4
 2617 0036 3A46     		mov	r2, r7
 2618 0038 0C21     		movs	r1, #12
 2619 003a 3046     		mov	r0, r6
 2620 003c FFF7FEFF 		bl	hal_table_reg_read
 2621              	.LVL283:
 2622 0040 0446     		mov	r4, r0
 2623              	.LVL284:
 2624              		.loc 1 380 5 is_stmt 0 discriminator 6 view .LVU667
 2625 0042 10F0FF03 		ands	r3, r0, #255
 2626 0046 18D0     		beq	.L184
 2627              		.loc 1 380 5 is_stmt 1 discriminator 1 view .LVU668
 2628              		.loc 1 380 5 discriminator 1 view .LVU669
 2629 0048 294A     		ldr	r2, .L193+8
 2630 004a 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 2631 004c 012A     		cmp	r2, #1
 2632 004e 04D8     		bhi	.L191
 2633              	.LVL285:
 2634              	.L185:
 2635              		.loc 1 380 5 discriminator 5 view .LVU670
 2636              		.loc 1 380 5 discriminator 5 view .LVU671
 2637              		.loc 1 380 5 discriminator 5 view .LVU672
 2638 0050 E0B2     		uxtb	r0, r4
 2639              	.L182:
 381:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 382:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     HAL_FIELD_GET(PORT_STATUSm, PORT_STATUS_LINKf, &port_status, &pAllLinkStatus->link_status);
 383:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     HAL_FIELD_GET(PORT_STATUSm, PORT_STATUS_SPEED_MODEf, &port_status, &pAllLinkStatus->link_speed)
 384:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     HAL_FIELD_GET(PORT_STATUSm, PORT_STATUS_DUPLEX_MODEf, &port_status, &pAllLinkStatus->link_duple
 385:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     HAL_FIELD_GET(PORT_STATUSm, PORT_STATUS_RX_FC_ENf, &port_status, &pAllLinkStatus->rx_fc_en);
 386:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     HAL_FIELD_GET(PORT_STATUSm, PORT_STATUS_TX_FC_ENf, &port_status, &pAllLinkStatus->tx_fc_en);
 387:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 388:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     /*b100 for mac and sds 2.5g*/
 389:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     if((yt_port_speed_mode_t)pAllLinkStatus->link_speed == PORT_SPEED_MODE_2500M)
 390:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     {
 391:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         pAllLinkStatus->link_speed = PORT_SPEED_2500M;
 392:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     }
 393:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 394:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     return CMM_ERR_OK;
 395:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** }
 2640              		.loc 1 395 1 is_stmt 0 view .LVU673
 2641 0052 05B0     		add	sp, sp, #20
 2642              		.cfi_remember_state
 2643              		.cfi_def_cfa_offset 20
 2644              		@ sp needed
 2645 0054 F0BD     		pop	{r4, r5, r6, r7, pc}
 2646              	.LVL286:
 2647              	.L188:
 2648              		.cfi_restore_state
 377:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     osal_memset(&port_status, 0, sizeof(port_status_t));
 2649              		.loc 1 377 14 view .LVU674
 2650 0056 FF27     		movs	r7, #255
 2651 0058 E5E7     		b	.L183
 2652              	.LVL287:
 2653              	.L191:
 380:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 2654              		.loc 1 380 5 is_stmt 1 discriminator 3 view .LVU675
 2655              	.LBB29:
 380:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 2656              		.loc 1 380 5 discriminator 3 view .LVU676
 2657 005a 142B     		cmp	r3, #20
 2658 005c 28BF     		it	cs
 2659 005e 1423     		movcs	r3, #20
 2660 0060 1A46     		mov	r2, r3
 2661 0062 244B     		ldr	r3, .L193+12
 2662 0064 0093     		str	r3, [sp]
 2663 0066 244B     		ldr	r3, .L193+16
 2664 0068 2449     		ldr	r1, .L193+20
 2665 006a 51F82220 		ldr	r2, [r1, r2, lsl #2]
 2666 006e 2449     		ldr	r1, .L193+24
 2667 0070 8968     		ldr	r1, [r1, #8]
 2668 0072 2448     		ldr	r0, .L193+28
 2669              	.LVL288:
 380:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 2670              		.loc 1 380 5 is_stmt 0 discriminator 3 view .LVU677
 2671 0074 FFF7FEFF 		bl	osal_printf
 2672              	.LVL289:
 2673 0078 EAE7     		b	.L185
 2674              	.LVL290:
 2675              	.L184:
 380:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 2676              		.loc 1 380 5 discriminator 3 view .LVU678
 2677              	.LBE29:
 380:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 2678              		.loc 1 380 5 is_stmt 1 discriminator 2 view .LVU679
 382:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     HAL_FIELD_GET(PORT_STATUSm, PORT_STATUS_SPEED_MODEf, &port_status, &pAllLinkStatus->link_speed)
 2679              		.loc 1 382 5 discriminator 2 view .LVU680
 2680              	.LBB30:
 382:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     HAL_FIELD_GET(PORT_STATUSm, PORT_STATUS_SPEED_MODEf, &port_status, &pAllLinkStatus->link_speed)
 2681              		.loc 1 382 5 discriminator 2 view .LVU681
 382:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     HAL_FIELD_GET(PORT_STATUSm, PORT_STATUS_SPEED_MODEf, &port_status, &pAllLinkStatus->link_speed)
 2682              		.loc 1 382 5 discriminator 2 view .LVU682
 2683 007a 02AB     		add	r3, sp, #8
 2684 007c 03AA     		add	r2, sp, #12
 2685 007e 0021     		movs	r1, #0
 2686 0080 0C20     		movs	r0, #12
 2687              	.LVL291:
 382:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     HAL_FIELD_GET(PORT_STATUSm, PORT_STATUS_SPEED_MODEf, &port_status, &pAllLinkStatus->link_speed)
 2688              		.loc 1 382 5 is_stmt 0 discriminator 2 view .LVU683
 2689 0082 FFF7FEFF 		bl	hal_tbl_reg_field_get
 2690              	.LVL292:
 382:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     HAL_FIELD_GET(PORT_STATUSm, PORT_STATUS_SPEED_MODEf, &port_status, &pAllLinkStatus->link_speed)
 2691              		.loc 1 382 5 is_stmt 1 discriminator 2 view .LVU684
 2692 0086 029B     		ldr	r3, [sp, #8]
 2693 0088 2B70     		strb	r3, [r5]
 2694              	.LBE30:
 382:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     HAL_FIELD_GET(PORT_STATUSm, PORT_STATUS_SPEED_MODEf, &port_status, &pAllLinkStatus->link_speed)
 2695              		.loc 1 382 5 discriminator 2 view .LVU685
 383:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     HAL_FIELD_GET(PORT_STATUSm, PORT_STATUS_DUPLEX_MODEf, &port_status, &pAllLinkStatus->link_duple
 2696              		.loc 1 383 5 discriminator 2 view .LVU686
 2697              	.LBB31:
 383:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     HAL_FIELD_GET(PORT_STATUSm, PORT_STATUS_DUPLEX_MODEf, &port_status, &pAllLinkStatus->link_duple
 2698              		.loc 1 383 5 discriminator 2 view .LVU687
 383:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     HAL_FIELD_GET(PORT_STATUSm, PORT_STATUS_DUPLEX_MODEf, &port_status, &pAllLinkStatus->link_duple
 2699              		.loc 1 383 5 discriminator 2 view .LVU688
 2700 008a 02AB     		add	r3, sp, #8
 2701 008c 03AA     		add	r2, sp, #12
 2702 008e 0621     		movs	r1, #6
 2703 0090 0C20     		movs	r0, #12
 2704 0092 FFF7FEFF 		bl	hal_tbl_reg_field_get
 2705              	.LVL293:
 383:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     HAL_FIELD_GET(PORT_STATUSm, PORT_STATUS_DUPLEX_MODEf, &port_status, &pAllLinkStatus->link_duple
 2706              		.loc 1 383 5 discriminator 2 view .LVU689
 2707 0096 029B     		ldr	r3, [sp, #8]
 2708 0098 6B70     		strb	r3, [r5, #1]
 2709              	.LBE31:
 383:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     HAL_FIELD_GET(PORT_STATUSm, PORT_STATUS_DUPLEX_MODEf, &port_status, &pAllLinkStatus->link_duple
 2710              		.loc 1 383 5 discriminator 2 view .LVU690
 384:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     HAL_FIELD_GET(PORT_STATUSm, PORT_STATUS_RX_FC_ENf, &port_status, &pAllLinkStatus->rx_fc_en);
 2711              		.loc 1 384 5 discriminator 2 view .LVU691
 2712              	.LBB32:
 384:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     HAL_FIELD_GET(PORT_STATUSm, PORT_STATUS_RX_FC_ENf, &port_status, &pAllLinkStatus->rx_fc_en);
 2713              		.loc 1 384 5 discriminator 2 view .LVU692
 384:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     HAL_FIELD_GET(PORT_STATUSm, PORT_STATUS_RX_FC_ENf, &port_status, &pAllLinkStatus->rx_fc_en);
 2714              		.loc 1 384 5 discriminator 2 view .LVU693
 2715 009a 02AB     		add	r3, sp, #8
 2716 009c 03AA     		add	r2, sp, #12
 2717 009e 0121     		movs	r1, #1
 2718 00a0 0C20     		movs	r0, #12
 2719 00a2 FFF7FEFF 		bl	hal_tbl_reg_field_get
 2720              	.LVL294:
 384:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     HAL_FIELD_GET(PORT_STATUSm, PORT_STATUS_RX_FC_ENf, &port_status, &pAllLinkStatus->rx_fc_en);
 2721              		.loc 1 384 5 discriminator 2 view .LVU694
 2722 00a6 029B     		ldr	r3, [sp, #8]
 2723 00a8 AB70     		strb	r3, [r5, #2]
 2724              	.LBE32:
 384:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     HAL_FIELD_GET(PORT_STATUSm, PORT_STATUS_RX_FC_ENf, &port_status, &pAllLinkStatus->rx_fc_en);
 2725              		.loc 1 384 5 discriminator 2 view .LVU695
 385:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     HAL_FIELD_GET(PORT_STATUSm, PORT_STATUS_TX_FC_ENf, &port_status, &pAllLinkStatus->tx_fc_en);
 2726              		.loc 1 385 5 discriminator 2 view .LVU696
 2727              	.LBB33:
 385:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     HAL_FIELD_GET(PORT_STATUSm, PORT_STATUS_TX_FC_ENf, &port_status, &pAllLinkStatus->tx_fc_en);
 2728              		.loc 1 385 5 discriminator 2 view .LVU697
 385:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     HAL_FIELD_GET(PORT_STATUSm, PORT_STATUS_TX_FC_ENf, &port_status, &pAllLinkStatus->tx_fc_en);
 2729              		.loc 1 385 5 discriminator 2 view .LVU698
 2730 00aa 02AB     		add	r3, sp, #8
 2731 00ac 03AA     		add	r2, sp, #12
 2732 00ae 0221     		movs	r1, #2
 2733 00b0 0C20     		movs	r0, #12
 2734 00b2 FFF7FEFF 		bl	hal_tbl_reg_field_get
 2735              	.LVL295:
 385:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     HAL_FIELD_GET(PORT_STATUSm, PORT_STATUS_TX_FC_ENf, &port_status, &pAllLinkStatus->tx_fc_en);
 2736              		.loc 1 385 5 discriminator 2 view .LVU699
 2737 00b6 029B     		ldr	r3, [sp, #8]
 2738 00b8 003B     		subs	r3, r3, #0
 2739 00ba 18BF     		it	ne
 2740 00bc 0123     		movne	r3, #1
 2741 00be EB70     		strb	r3, [r5, #3]
 2742              	.LBE33:
 385:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     HAL_FIELD_GET(PORT_STATUSm, PORT_STATUS_TX_FC_ENf, &port_status, &pAllLinkStatus->tx_fc_en);
 2743              		.loc 1 385 5 discriminator 2 view .LVU700
 386:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 2744              		.loc 1 386 5 discriminator 2 view .LVU701
 2745              	.LBB34:
 386:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 2746              		.loc 1 386 5 discriminator 2 view .LVU702
 386:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 2747              		.loc 1 386 5 discriminator 2 view .LVU703
 2748 00c0 02AB     		add	r3, sp, #8
 2749 00c2 03AA     		add	r2, sp, #12
 2750 00c4 0321     		movs	r1, #3
 2751 00c6 0C20     		movs	r0, #12
 2752 00c8 FFF7FEFF 		bl	hal_tbl_reg_field_get
 2753              	.LVL296:
 386:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 2754              		.loc 1 386 5 discriminator 2 view .LVU704
 2755 00cc 029B     		ldr	r3, [sp, #8]
 2756 00ce 003B     		subs	r3, r3, #0
 2757 00d0 18BF     		it	ne
 2758 00d2 0123     		movne	r3, #1
 2759 00d4 2B71     		strb	r3, [r5, #4]
 2760              	.LBE34:
 386:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 2761              		.loc 1 386 5 discriminator 2 view .LVU705
 389:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     {
 2762              		.loc 1 389 5 discriminator 2 view .LVU706
 389:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     {
 2763              		.loc 1 389 44 is_stmt 0 discriminator 2 view .LVU707
 2764 00d6 6B78     		ldrb	r3, [r5, #1]	@ zero_extendqisi2
 389:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     {
 2765              		.loc 1 389 7 discriminator 2 view .LVU708
 2766 00d8 042B     		cmp	r3, #4
 2767 00da 01D0     		beq	.L192
 394:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** }
 2768              		.loc 1 394 12 view .LVU709
 2769 00dc 0020     		movs	r0, #0
 2770 00de B8E7     		b	.L182
 2771              	.L192:
 391:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     }
 2772              		.loc 1 391 9 is_stmt 1 view .LVU710
 391:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     }
 2773              		.loc 1 391 36 is_stmt 0 view .LVU711
 2774 00e0 0323     		movs	r3, #3
 2775 00e2 6B70     		strb	r3, [r5, #1]
 394:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** }
 2776              		.loc 1 394 12 view .LVU712
 2777 00e4 0020     		movs	r0, #0
 2778 00e6 B4E7     		b	.L182
 2779              	.L194:
 2780              		.align	2
 2781              	.L193:
 2782 00e8 00000000 		.word	gcal_inited
 2783 00ec 00000000 		.word	gpSwitchUnit
 2784 00f0 00000000 		.word	yt_debug_level
 2785 00f4 00000000 		.word	__FUNCTION__.33
 2786 00f8 00000000 		.word	.LC16
 2787 00fc 00000000 		.word	_yt_errmsg
 2788 0100 00000000 		.word	_yt_prompt_msg
 2789 0104 34000000 		.word	.LC1
 2790              		.cfi_endproc
 2791              	.LFE12:
 2793              		.section	.rodata.fal_tiger_port_backpress_enable_set.str1.4,"aMS",%progbits,1
 2794              		.align	2
 2795              	.LC17:
 2796 0000 68616C5F 		.ascii	"hal_table_reg_read(unit,11,port_mac_id,sizeof(port_"
 2796      7461626C 
 2796      655F7265 
 2796      675F7265 
 2796      61642875 
 2797 0033 6374726C 		.ascii	"ctrl_t),&port_ctrl)\000"
 2797      5F74292C 
 2797      26706F72 
 2797      745F6374 
 2797      726C2900 
 2798 0047 00       		.align	2
 2799              	.LC18:
 2800 0048 68616C5F 		.ascii	"hal_table_reg_write(unit,11,port_mac_id,sizeof(port"
 2800      7461626C 
 2800      655F7265 
 2800      675F7772 
 2800      69746528 
 2801 007b 5F637472 		.ascii	"_ctrl_t),&port_ctrl)\000"
 2801      6C5F7429 
 2801      2C26706F 
 2801      72745F63 
 2801      74726C29 
 2802              		.section	.text.fal_tiger_port_backpress_enable_set,"ax",%progbits
 2803              		.align	1
 2804              		.global	fal_tiger_port_backpress_enable_set
 2805              		.syntax unified
 2806              		.thumb
 2807              		.thumb_func
 2809              	fal_tiger_port_backpress_enable_set:
 2810              	.LVL297:
 2811              	.LFB13:
 396:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 397:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** yt_ret_t fal_tiger_port_backpress_enable_set(yt_unit_t unit, yt_port_t port, yt_enable_t enable)
 398:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** {
 2812              		.loc 1 398 1 is_stmt 1 view -0
 2813              		.cfi_startproc
 2814              		@ args = 0, pretend = 0, frame = 8
 2815              		@ frame_needed = 0, uses_anonymous_args = 0
 2816              		.loc 1 398 1 is_stmt 0 view .LVU714
 2817 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 2818              		.cfi_def_cfa_offset 20
 2819              		.cfi_offset 4, -20
 2820              		.cfi_offset 5, -16
 2821              		.cfi_offset 6, -12
 2822              		.cfi_offset 7, -8
 2823              		.cfi_offset 14, -4
 2824 0002 85B0     		sub	sp, sp, #20
 2825              		.cfi_def_cfa_offset 40
 2826 0004 0646     		mov	r6, r0
 2827 0006 1746     		mov	r7, r2
 399:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     cmm_err_t ret = CMM_ERR_OK;
 2828              		.loc 1 399 5 is_stmt 1 view .LVU715
 2829              	.LVL298:
 400:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     yt_port_t port_mac_id;
 2830              		.loc 1 400 5 view .LVU716
 401:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     port_ctrl_t    port_ctrl;
 2831              		.loc 1 401 5 view .LVU717
 402:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 403:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     port_mac_id = CAL_YTP_TO_MAC(unit,port);
 2832              		.loc 1 403 5 view .LVU718
 2833              		.loc 1 403 19 is_stmt 0 view .LVU719
 2834 0008 2E4B     		ldr	r3, .L208
 2835 000a 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 2836 000c 53B1     		cbz	r3, .L201
 2837              		.loc 1 403 19 discriminator 1 view .LVU720
 2838 000e 2E4B     		ldr	r3, .L208+4
 2839 0010 53F82030 		ldr	r3, [r3, r0, lsl #2]
 2840 0014 1A7D     		ldrb	r2, [r3, #20]	@ zero_extendqisi2
 2841              	.LVL299:
 2842              		.loc 1 403 19 discriminator 1 view .LVU721
 2843 0016 8A42     		cmp	r2, r1
 2844 0018 18D9     		bls	.L202
 2845              		.loc 1 403 19 discriminator 3 view .LVU722
 2846 001a 0631     		adds	r1, r1, #6
 2847              	.LVL300:
 2848              		.loc 1 403 19 discriminator 3 view .LVU723
 2849 001c 53F82130 		ldr	r3, [r3, r1, lsl #2]
 2850 0020 1D78     		ldrb	r5, [r3]	@ zero_extendqisi2
 2851 0022 00E0     		b	.L196
 2852              	.LVL301:
 2853              	.L201:
 2854              		.loc 1 403 19 view .LVU724
 2855 0024 FF25     		movs	r5, #255
 2856              	.LVL302:
 2857              	.L196:
 404:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 405:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     CMM_ERR_CHK(HAL_TBL_REG_READ(unit, PORT_CTRLm, port_mac_id, sizeof(port_ctrl_t), &port_ctrl), r
 2858              		.loc 1 405 5 is_stmt 1 discriminator 6 view .LVU725
 2859              		.loc 1 405 5 discriminator 6 view .LVU726
 2860 0026 03AB     		add	r3, sp, #12
 2861 0028 0093     		str	r3, [sp]
 2862 002a 0423     		movs	r3, #4
 2863 002c 2A46     		mov	r2, r5
 2864 002e 0B21     		movs	r1, #11
 2865 0030 3046     		mov	r0, r6
 2866              	.LVL303:
 2867              		.loc 1 405 5 is_stmt 0 discriminator 6 view .LVU727
 2868 0032 FFF7FEFF 		bl	hal_table_reg_read
 2869              	.LVL304:
 2870 0036 0446     		mov	r4, r0
 2871              	.LVL305:
 2872              		.loc 1 405 5 discriminator 6 view .LVU728
 2873 0038 10F0FF03 		ands	r3, r0, #255
 2874 003c 18D0     		beq	.L197
 2875              		.loc 1 405 5 is_stmt 1 discriminator 1 view .LVU729
 2876              		.loc 1 405 5 discriminator 1 view .LVU730
 2877 003e 234A     		ldr	r2, .L208+8
 2878 0040 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 2879 0042 012A     		cmp	r2, #1
 2880 0044 04D8     		bhi	.L205
 2881              	.LVL306:
 2882              	.L198:
 2883              		.loc 1 405 5 discriminator 5 view .LVU731
 2884              		.loc 1 405 5 discriminator 5 view .LVU732
 2885              		.loc 1 405 5 discriminator 5 view .LVU733
 2886 0046 E0B2     		uxtb	r0, r4
 2887              	.LVL307:
 2888              	.L195:
 406:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     HAL_FIELD_SET(PORT_CTRLm, PORT_CTRL_HALF_FC_ENf, &port_ctrl, enable);
 407:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     CMM_ERR_CHK(HAL_TBL_REG_WRITE(unit, PORT_CTRLm, port_mac_id, sizeof(port_ctrl_t), &port_ctrl), 
 408:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 409:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     return CMM_ERR_OK;
 410:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** }
 2889              		.loc 1 410 1 is_stmt 0 view .LVU734
 2890 0048 05B0     		add	sp, sp, #20
 2891              		.cfi_remember_state
 2892              		.cfi_def_cfa_offset 20
 2893              		@ sp needed
 2894 004a F0BD     		pop	{r4, r5, r6, r7, pc}
 2895              	.LVL308:
 2896              	.L202:
 2897              		.cfi_restore_state
 403:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 2898              		.loc 1 403 19 view .LVU735
 2899 004c FF25     		movs	r5, #255
 2900 004e EAE7     		b	.L196
 2901              	.LVL309:
 2902              	.L205:
 405:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     HAL_FIELD_SET(PORT_CTRLm, PORT_CTRL_HALF_FC_ENf, &port_ctrl, enable);
 2903              		.loc 1 405 5 is_stmt 1 discriminator 3 view .LVU736
 2904              	.LBB35:
 405:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     HAL_FIELD_SET(PORT_CTRLm, PORT_CTRL_HALF_FC_ENf, &port_ctrl, enable);
 2905              		.loc 1 405 5 discriminator 3 view .LVU737
 2906 0050 142B     		cmp	r3, #20
 2907 0052 28BF     		it	cs
 2908 0054 1423     		movcs	r3, #20
 2909 0056 1A46     		mov	r2, r3
 2910 0058 1D4B     		ldr	r3, .L208+12
 2911 005a 0093     		str	r3, [sp]
 2912 005c 1D4B     		ldr	r3, .L208+16
 2913 005e 1E49     		ldr	r1, .L208+20
 2914 0060 51F82220 		ldr	r2, [r1, r2, lsl #2]
 2915 0064 1D49     		ldr	r1, .L208+24
 2916 0066 8968     		ldr	r1, [r1, #8]
 2917 0068 1D48     		ldr	r0, .L208+28
 2918              	.LVL310:
 405:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     HAL_FIELD_SET(PORT_CTRLm, PORT_CTRL_HALF_FC_ENf, &port_ctrl, enable);
 2919              		.loc 1 405 5 is_stmt 0 discriminator 3 view .LVU738
 2920 006a FFF7FEFF 		bl	osal_printf
 2921              	.LVL311:
 2922 006e EAE7     		b	.L198
 2923              	.LVL312:
 2924              	.L197:
 405:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     HAL_FIELD_SET(PORT_CTRLm, PORT_CTRL_HALF_FC_ENf, &port_ctrl, enable);
 2925              		.loc 1 405 5 discriminator 3 view .LVU739
 2926              	.LBE35:
 405:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     HAL_FIELD_SET(PORT_CTRLm, PORT_CTRL_HALF_FC_ENf, &port_ctrl, enable);
 2927              		.loc 1 405 5 is_stmt 1 discriminator 2 view .LVU740
 406:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     HAL_FIELD_SET(PORT_CTRLm, PORT_CTRL_HALF_FC_ENf, &port_ctrl, enable);
 2928              		.loc 1 406 5 discriminator 2 view .LVU741
 2929 0070 03AC     		add	r4, sp, #12
 2930 0072 3B46     		mov	r3, r7
 2931 0074 2246     		mov	r2, r4
 2932 0076 0221     		movs	r1, #2
 2933 0078 0B20     		movs	r0, #11
 2934              	.LVL313:
 406:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     HAL_FIELD_SET(PORT_CTRLm, PORT_CTRL_HALF_FC_ENf, &port_ctrl, enable);
 2935              		.loc 1 406 5 is_stmt 0 discriminator 2 view .LVU742
 2936 007a FFF7FEFF 		bl	hal_tbl_reg_field_set
 2937              	.LVL314:
 407:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 2938              		.loc 1 407 5 is_stmt 1 discriminator 2 view .LVU743
 407:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 2939              		.loc 1 407 5 discriminator 2 view .LVU744
 2940 007e 0094     		str	r4, [sp]
 2941 0080 0423     		movs	r3, #4
 2942 0082 2A46     		mov	r2, r5
 2943 0084 0B21     		movs	r1, #11
 2944 0086 3046     		mov	r0, r6
 2945 0088 FFF7FEFF 		bl	hal_table_reg_write
 2946              	.LVL315:
 2947 008c 0446     		mov	r4, r0
 2948              	.LVL316:
 407:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 2949              		.loc 1 407 5 is_stmt 0 discriminator 2 view .LVU745
 2950 008e 10F0FF03 		ands	r3, r0, #255
 2951 0092 01D1     		bne	.L206
 409:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** }
 2952              		.loc 1 409 12 view .LVU746
 2953 0094 0020     		movs	r0, #0
 2954              	.LVL317:
 409:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** }
 2955              		.loc 1 409 12 view .LVU747
 2956 0096 D7E7     		b	.L195
 2957              	.LVL318:
 2958              	.L206:
 407:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 2959              		.loc 1 407 5 is_stmt 1 discriminator 1 view .LVU748
 407:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 2960              		.loc 1 407 5 discriminator 1 view .LVU749
 2961 0098 0C4A     		ldr	r2, .L208+8
 2962 009a 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 2963 009c 012A     		cmp	r2, #1
 2964 009e 01D8     		bhi	.L207
 2965              	.LVL319:
 2966              	.L200:
 407:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 2967              		.loc 1 407 5 discriminator 5 view .LVU750
 407:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 2968              		.loc 1 407 5 discriminator 5 view .LVU751
 407:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 2969              		.loc 1 407 5 discriminator 5 view .LVU752
 2970 00a0 E0B2     		uxtb	r0, r4
 2971 00a2 D1E7     		b	.L195
 2972              	.LVL320:
 2973              	.L207:
 407:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 2974              		.loc 1 407 5 discriminator 3 view .LVU753
 2975              	.LBB36:
 407:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 2976              		.loc 1 407 5 discriminator 3 view .LVU754
 2977 00a4 142B     		cmp	r3, #20
 2978 00a6 28BF     		it	cs
 2979 00a8 1423     		movcs	r3, #20
 2980 00aa 1A46     		mov	r2, r3
 2981 00ac 084B     		ldr	r3, .L208+12
 2982 00ae 0093     		str	r3, [sp]
 2983 00b0 0C4B     		ldr	r3, .L208+32
 2984 00b2 0949     		ldr	r1, .L208+20
 2985 00b4 51F82220 		ldr	r2, [r1, r2, lsl #2]
 2986 00b8 0849     		ldr	r1, .L208+24
 2987 00ba 8968     		ldr	r1, [r1, #8]
 2988 00bc 0848     		ldr	r0, .L208+28
 2989              	.LVL321:
 407:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 2990              		.loc 1 407 5 is_stmt 0 discriminator 3 view .LVU755
 2991 00be FFF7FEFF 		bl	osal_printf
 2992              	.LVL322:
 2993 00c2 EDE7     		b	.L200
 2994              	.L209:
 2995              		.align	2
 2996              	.L208:
 2997 00c4 00000000 		.word	gcal_inited
 2998 00c8 00000000 		.word	gpSwitchUnit
 2999 00cc 00000000 		.word	yt_debug_level
 3000 00d0 00000000 		.word	__FUNCTION__.32
 3001 00d4 00000000 		.word	.LC17
 3002 00d8 00000000 		.word	_yt_errmsg
 3003 00dc 00000000 		.word	_yt_prompt_msg
 3004 00e0 34000000 		.word	.LC1
 3005 00e4 48000000 		.word	.LC18
 3006              	.LBE36:
 3007              		.cfi_endproc
 3008              	.LFE13:
 3010              		.section	.text.fal_tiger_port_backpress_enable_get,"ax",%progbits
 3011              		.align	1
 3012              		.global	fal_tiger_port_backpress_enable_get
 3013              		.syntax unified
 3014              		.thumb
 3015              		.thumb_func
 3017              	fal_tiger_port_backpress_enable_get:
 3018              	.LVL323:
 3019              	.LFB14:
 411:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 412:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** yt_ret_t fal_tiger_port_backpress_enable_get(yt_unit_t unit, yt_port_t port, yt_enable_t *pEnable)
 413:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** {
 3020              		.loc 1 413 1 is_stmt 1 view -0
 3021              		.cfi_startproc
 3022              		@ args = 0, pretend = 0, frame = 8
 3023              		@ frame_needed = 0, uses_anonymous_args = 0
 414:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     cmm_err_t ret = CMM_ERR_OK;
 3024              		.loc 1 414 5 view .LVU757
 415:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     yt_port_t port_mac_id;
 3025              		.loc 1 415 5 view .LVU758
 416:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     port_ctrl_t    port_ctrl;
 3026              		.loc 1 416 5 view .LVU759
 417:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     uint32_t half_fc_enable;
 3027              		.loc 1 417 5 view .LVU760
 418:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 419:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     if(NULL == pEnable)
 3028              		.loc 1 419 5 view .LVU761
 3029              		.loc 1 419 7 is_stmt 0 view .LVU762
 3030 0000 002A     		cmp	r2, #0
 3031 0002 42D0     		beq	.L215
 413:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     cmm_err_t ret = CMM_ERR_OK;
 3032              		.loc 1 413 1 view .LVU763
 3033 0004 30B5     		push	{r4, r5, lr}
 3034              		.cfi_def_cfa_offset 12
 3035              		.cfi_offset 4, -12
 3036              		.cfi_offset 5, -8
 3037              		.cfi_offset 14, -4
 3038 0006 85B0     		sub	sp, sp, #20
 3039              		.cfi_def_cfa_offset 32
 3040 0008 1546     		mov	r5, r2
 420:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         return CMM_ERR_NULL_POINT;
 421:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 422:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     port_mac_id = CAL_YTP_TO_MAC(unit,port);
 3041              		.loc 1 422 5 is_stmt 1 view .LVU764
 3042              		.loc 1 422 19 is_stmt 0 view .LVU765
 3043 000a 214B     		ldr	r3, .L223
 3044 000c 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 3045 000e 53B1     		cbz	r3, .L216
 3046              		.loc 1 422 19 discriminator 1 view .LVU766
 3047 0010 204B     		ldr	r3, .L223+4
 3048 0012 53F82030 		ldr	r3, [r3, r0, lsl #2]
 3049 0016 1A7D     		ldrb	r2, [r3, #20]	@ zero_extendqisi2
 3050              	.LVL324:
 3051              		.loc 1 422 19 discriminator 1 view .LVU767
 3052 0018 8A42     		cmp	r2, r1
 3053 001a 16D9     		bls	.L217
 3054              		.loc 1 422 19 discriminator 3 view .LVU768
 3055 001c 0631     		adds	r1, r1, #6
 3056              	.LVL325:
 3057              		.loc 1 422 19 discriminator 3 view .LVU769
 3058 001e 53F82130 		ldr	r3, [r3, r1, lsl #2]
 3059 0022 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 3060 0024 00E0     		b	.L212
 3061              	.LVL326:
 3062              	.L216:
 3063              		.loc 1 422 19 view .LVU770
 3064 0026 FF22     		movs	r2, #255
 3065              	.LVL327:
 3066              	.L212:
 423:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 424:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     CMM_ERR_CHK(HAL_TBL_REG_READ(unit, PORT_CTRLm, port_mac_id, sizeof(port_ctrl_t), &port_ctrl), r
 3067              		.loc 1 424 5 is_stmt 1 discriminator 6 view .LVU771
 3068              		.loc 1 424 5 discriminator 6 view .LVU772
 3069 0028 03AB     		add	r3, sp, #12
 3070 002a 0093     		str	r3, [sp]
 3071 002c 0423     		movs	r3, #4
 3072 002e 0B21     		movs	r1, #11
 3073 0030 FFF7FEFF 		bl	hal_table_reg_read
 3074              	.LVL328:
 3075              		.loc 1 424 5 is_stmt 0 discriminator 6 view .LVU773
 3076 0034 0446     		mov	r4, r0
 3077              	.LVL329:
 3078              		.loc 1 424 5 discriminator 6 view .LVU774
 3079 0036 10F0FF03 		ands	r3, r0, #255
 3080 003a 18D0     		beq	.L213
 3081              		.loc 1 424 5 is_stmt 1 discriminator 1 view .LVU775
 3082              		.loc 1 424 5 discriminator 1 view .LVU776
 3083 003c 164A     		ldr	r2, .L223+8
 3084 003e 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 3085 0040 012A     		cmp	r2, #1
 3086 0042 04D8     		bhi	.L222
 3087              	.LVL330:
 3088              	.L214:
 3089              		.loc 1 424 5 discriminator 5 view .LVU777
 3090              		.loc 1 424 5 discriminator 5 view .LVU778
 3091              		.loc 1 424 5 discriminator 5 view .LVU779
 3092 0044 E0B2     		uxtb	r0, r4
 3093              	.L210:
 425:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     HAL_FIELD_GET(PORT_CTRLm, PORT_CTRL_HALF_FC_ENf, &port_ctrl, &half_fc_enable);
 426:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     
 427:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     *pEnable = half_fc_enable == 1 ? YT_ENABLE : YT_DISABLE;
 428:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 429:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     return CMM_ERR_OK;
 430:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** }
 3094              		.loc 1 430 1 is_stmt 0 view .LVU780
 3095 0046 05B0     		add	sp, sp, #20
 3096              		.cfi_remember_state
 3097              		.cfi_def_cfa_offset 12
 3098              		@ sp needed
 3099 0048 30BD     		pop	{r4, r5, pc}
 3100              	.LVL331:
 3101              	.L217:
 3102              		.cfi_restore_state
 422:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 3103              		.loc 1 422 19 view .LVU781
 3104 004a FF22     		movs	r2, #255
 3105 004c ECE7     		b	.L212
 3106              	.LVL332:
 3107              	.L222:
 424:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     HAL_FIELD_GET(PORT_CTRLm, PORT_CTRL_HALF_FC_ENf, &port_ctrl, &half_fc_enable);
 3108              		.loc 1 424 5 is_stmt 1 discriminator 3 view .LVU782
 3109              	.LBB37:
 424:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     HAL_FIELD_GET(PORT_CTRLm, PORT_CTRL_HALF_FC_ENf, &port_ctrl, &half_fc_enable);
 3110              		.loc 1 424 5 discriminator 3 view .LVU783
 3111 004e 142B     		cmp	r3, #20
 3112 0050 28BF     		it	cs
 3113 0052 1423     		movcs	r3, #20
 3114 0054 1A46     		mov	r2, r3
 3115 0056 114B     		ldr	r3, .L223+12
 3116 0058 0093     		str	r3, [sp]
 3117 005a 114B     		ldr	r3, .L223+16
 3118 005c 1149     		ldr	r1, .L223+20
 3119 005e 51F82220 		ldr	r2, [r1, r2, lsl #2]
 3120 0062 1149     		ldr	r1, .L223+24
 3121 0064 8968     		ldr	r1, [r1, #8]
 3122 0066 1148     		ldr	r0, .L223+28
 3123              	.LVL333:
 424:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     HAL_FIELD_GET(PORT_CTRLm, PORT_CTRL_HALF_FC_ENf, &port_ctrl, &half_fc_enable);
 3124              		.loc 1 424 5 is_stmt 0 discriminator 3 view .LVU784
 3125 0068 FFF7FEFF 		bl	osal_printf
 3126              	.LVL334:
 3127 006c EAE7     		b	.L214
 3128              	.LVL335:
 3129              	.L213:
 424:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     HAL_FIELD_GET(PORT_CTRLm, PORT_CTRL_HALF_FC_ENf, &port_ctrl, &half_fc_enable);
 3130              		.loc 1 424 5 discriminator 3 view .LVU785
 3131              	.LBE37:
 424:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     HAL_FIELD_GET(PORT_CTRLm, PORT_CTRL_HALF_FC_ENf, &port_ctrl, &half_fc_enable);
 3132              		.loc 1 424 5 is_stmt 1 discriminator 2 view .LVU786
 425:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     HAL_FIELD_GET(PORT_CTRLm, PORT_CTRL_HALF_FC_ENf, &port_ctrl, &half_fc_enable);
 3133              		.loc 1 425 5 discriminator 2 view .LVU787
 3134              	.LBB38:
 425:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     HAL_FIELD_GET(PORT_CTRLm, PORT_CTRL_HALF_FC_ENf, &port_ctrl, &half_fc_enable);
 3135              		.loc 1 425 5 discriminator 2 view .LVU788
 425:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     HAL_FIELD_GET(PORT_CTRLm, PORT_CTRL_HALF_FC_ENf, &port_ctrl, &half_fc_enable);
 3136              		.loc 1 425 5 discriminator 2 view .LVU789
 3137 006e 02AB     		add	r3, sp, #8
 3138 0070 03AA     		add	r2, sp, #12
 3139 0072 0221     		movs	r1, #2
 3140 0074 0B20     		movs	r0, #11
 3141              	.LVL336:
 425:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     HAL_FIELD_GET(PORT_CTRLm, PORT_CTRL_HALF_FC_ENf, &port_ctrl, &half_fc_enable);
 3142              		.loc 1 425 5 is_stmt 0 discriminator 2 view .LVU790
 3143 0076 FFF7FEFF 		bl	hal_tbl_reg_field_get
 3144              	.LVL337:
 425:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     HAL_FIELD_GET(PORT_CTRLm, PORT_CTRL_HALF_FC_ENf, &port_ctrl, &half_fc_enable);
 3145              		.loc 1 425 5 is_stmt 1 discriminator 2 view .LVU791
 425:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     HAL_FIELD_GET(PORT_CTRLm, PORT_CTRL_HALF_FC_ENf, &port_ctrl, &half_fc_enable);
 3146              		.loc 1 425 5 is_stmt 0 discriminator 2 view .LVU792
 3147              	.LBE38:
 425:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     HAL_FIELD_GET(PORT_CTRLm, PORT_CTRL_HALF_FC_ENf, &port_ctrl, &half_fc_enable);
 3148              		.loc 1 425 5 is_stmt 1 discriminator 2 view .LVU793
 427:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 3149              		.loc 1 427 5 discriminator 2 view .LVU794
 427:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 3150              		.loc 1 427 48 is_stmt 0 discriminator 2 view .LVU795
 3151 007a 029B     		ldr	r3, [sp, #8]
 3152 007c 012B     		cmp	r3, #1
 3153 007e 14BF     		ite	ne
 3154 0080 0023     		movne	r3, #0
 3155 0082 0123     		moveq	r3, #1
 427:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 3156              		.loc 1 427 14 discriminator 2 view .LVU796
 3157 0084 2B70     		strb	r3, [r5]
 3158              	.LVL338:
 429:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** }
 3159              		.loc 1 429 5 is_stmt 1 discriminator 2 view .LVU797
 429:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** }
 3160              		.loc 1 429 12 is_stmt 0 discriminator 2 view .LVU798
 3161 0086 0020     		movs	r0, #0
 3162 0088 DDE7     		b	.L210
 3163              	.LVL339:
 3164              	.L215:
 3165              		.cfi_def_cfa_offset 0
 3166              		.cfi_restore 4
 3167              		.cfi_restore 5
 3168              		.cfi_restore 14
 420:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 3169              		.loc 1 420 16 view .LVU799
 3170 008a 0220     		movs	r0, #2
 3171              	.LVL340:
 3172              		.loc 1 430 1 view .LVU800
 3173 008c 7047     		bx	lr
 3174              	.L224:
 3175 008e 00BF     		.align	2
 3176              	.L223:
 3177 0090 00000000 		.word	gcal_inited
 3178 0094 00000000 		.word	gpSwitchUnit
 3179 0098 00000000 		.word	yt_debug_level
 3180 009c 00000000 		.word	__FUNCTION__.31
 3181 00a0 00000000 		.word	.LC17
 3182 00a4 00000000 		.word	_yt_errmsg
 3183 00a8 00000000 		.word	_yt_prompt_msg
 3184 00ac 34000000 		.word	.LC1
 3185              		.cfi_endproc
 3186              	.LFE14:
 3188              		.section	.rodata.fal_tiger_port_cascade_set.str1.4,"aMS",%progbits,1
 3189              		.align	2
 3190              	.LC19:
 3191 0000 68616C5F 		.ascii	"hal_table_reg_read(unit,168,0,sizeof(cascade_ctrl_t"
 3191      7461626C 
 3191      655F7265 
 3191      675F7265 
 3191      61642875 
 3192 0033 292C2665 		.ascii	"),&entry)\000"
 3192      6E747279 
 3192      2900
 3193 003d 000000   		.align	2
 3194              	.LC20:
 3195 0040 68616C5F 		.ascii	"hal_table_reg_write(unit,168,0,sizeof(cascade_ctrl_"
 3195      7461626C 
 3195      655F7265 
 3195      675F7772 
 3195      69746528 
 3196 0073 74292C26 		.ascii	"t),&entry)\000"
 3196      656E7472 
 3196      792900
 3197 007e 0000     		.align	2
 3198              	.LC21:
 3199 0080 68616C5F 		.ascii	"hal_table_reg_write(unit,169,0,sizeof(loop_detect_a"
 3199      7461626C 
 3199      655F7265 
 3199      675F7772 
 3199      69746528 
 3200 00b3 63745F63 		.ascii	"ct_ctrl_t),&act_ctrl_entry)\000"
 3200      74726C5F 
 3200      74292C26 
 3200      6163745F 
 3200      6374726C 
 3201              		.section	.text.fal_tiger_port_cascade_set,"ax",%progbits
 3202              		.align	1
 3203              		.global	fal_tiger_port_cascade_set
 3204              		.syntax unified
 3205              		.thumb
 3206              		.thumb_func
 3208              	fal_tiger_port_cascade_set:
 3209              	.LVL341:
 3210              	.LFB15:
 431:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 432:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** yt_ret_t fal_tiger_port_cascade_set(yt_unit_t unit, yt_cascade_info_t cascade_info)
 433:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** {
 3211              		.loc 1 433 1 is_stmt 1 view -0
 3212              		.cfi_startproc
 3213              		@ args = 24, pretend = 16, frame = 8
 3214              		@ frame_needed = 0, uses_anonymous_args = 0
 3215              		.loc 1 433 1 is_stmt 0 view .LVU802
 3216 0000 84B0     		sub	sp, sp, #16
 3217              		.cfi_def_cfa_offset 16
 3218 0002 30B5     		push	{r4, r5, lr}
 3219              		.cfi_def_cfa_offset 28
 3220              		.cfi_offset 4, -28
 3221              		.cfi_offset 5, -24
 3222              		.cfi_offset 14, -20
 3223 0004 85B0     		sub	sp, sp, #20
 3224              		.cfi_def_cfa_offset 48
 3225 0006 0546     		mov	r5, r0
 3226 0008 09AC     		add	r4, sp, #36
 3227 000a 84E80E00 		stm	r4, {r1, r2, r3}
 434:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     cascade_ctrl_t entry;
 3228              		.loc 1 434 5 is_stmt 1 view .LVU803
 435:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     cmm_err_t ret = CMM_ERR_OK;
 3229              		.loc 1 435 5 view .LVU804
 3230              	.LVL342:
 436:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     yt_macid_t mac_id;
 3231              		.loc 1 436 5 view .LVU805
 437:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     uint32_t field_id;
 3232              		.loc 1 437 5 view .LVU806
 438:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     uint32_t i;
 3233              		.loc 1 438 5 view .LVU807
 439:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     loop_detect_act_ctrl_t act_ctrl_entry;
 3234              		.loc 1 439 5 view .LVU808
 440:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 441:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     CMM_ERR_CHK(HAL_TBL_REG_READ(unit, CASCADE_CTRLm, 0, sizeof(cascade_ctrl_t), &entry), ret);
 3235              		.loc 1 441 5 view .LVU809
 3236              		.loc 1 441 5 view .LVU810
 3237 000e 03AB     		add	r3, sp, #12
 3238 0010 0093     		str	r3, [sp]
 3239 0012 0423     		movs	r3, #4
 3240 0014 0022     		movs	r2, #0
 3241 0016 A821     		movs	r1, #168
 3242 0018 FFF7FEFF 		bl	hal_table_reg_read
 3243              	.LVL343:
 3244              		.loc 1 441 5 is_stmt 0 view .LVU811
 3245 001c 10F0FF03 		ands	r3, r0, #255
 3246 0020 1AD0     		beq	.L226
 3247 0022 0446     		mov	r4, r0
 3248              		.loc 1 441 5 is_stmt 1 discriminator 1 view .LVU812
 3249              		.loc 1 441 5 discriminator 1 view .LVU813
 3250 0024 4E4A     		ldr	r2, .L250
 3251 0026 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 3252 0028 012A     		cmp	r2, #1
 3253 002a 05D8     		bhi	.L244
 3254              	.LVL344:
 3255              	.L227:
 3256              		.loc 1 441 5 discriminator 5 view .LVU814
 3257              		.loc 1 441 5 discriminator 5 view .LVU815
 3258              		.loc 1 441 5 discriminator 5 view .LVU816
 3259 002c E0B2     		uxtb	r0, r4
 3260              	.LVL345:
 3261              	.L225:
 442:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     HAL_FIELD_SET(CASCADE_CTRLm, CASCADE_CTRL_ENf, &entry, cascade_info.en);
 443:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     act_ctrl_entry.entry_data[0] = YT_CASCADE_FWD_PORTMASK;
 444:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     for (i = 0; i < YT_MAX_CASCADE_PORT_NUM; i++)
 445:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     {
 446:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         if (0 == i)
 447:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             field_id = CASCADE_CTRL_PORT0f;
 448:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         else if (1 == i)
 449:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             field_id = CASCADE_CTRL_PORT1f;
 450:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         else
 451:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             return CMM_ERR_EXCEED_RANGE;
 452:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 453:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         if (cascade_info.ports[i].valid)
 454:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         {
 455:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             mac_id = CAL_YTP_TO_MAC(unit, cascade_info.ports[i].port_num);
 456:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             CLEAR_BIT(act_ctrl_entry.entry_data[0], mac_id);
 457:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         }
 458:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         else
 459:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         {
 460:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             mac_id = YT_INVALID_CASCADE_PORT;
 461:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         }
 462:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         HAL_FIELD_SET(CASCADE_CTRLm, field_id, &entry, mac_id);
 463:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     }
 464:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     CMM_ERR_CHK(HAL_TBL_REG_WRITE(unit, CASCADE_CTRLm, 0, sizeof(cascade_ctrl_t), &entry), ret);
 465:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     CMM_ERR_CHK(HAL_TBL_REG_WRITE(unit, LOOP_DETECT_ACT_CTRLm, 0, sizeof(loop_detect_act_ctrl_t), &
 466:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 467:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     return CMM_ERR_OK;
 468:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** }
 3262              		.loc 1 468 1 is_stmt 0 view .LVU817
 3263 002e 05B0     		add	sp, sp, #20
 3264              		.cfi_remember_state
 3265              		.cfi_def_cfa_offset 28
 3266              		@ sp needed
 3267 0030 BDE83040 		pop	{r4, r5, lr}
 3268              		.cfi_restore 14
 3269              		.cfi_restore 5
 3270              		.cfi_restore 4
 3271              		.cfi_def_cfa_offset 16
 3272 0034 04B0     		add	sp, sp, #16
 3273              		.cfi_def_cfa_offset 0
 3274 0036 7047     		bx	lr
 3275              	.LVL346:
 3276              	.L244:
 3277              		.cfi_restore_state
 441:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     HAL_FIELD_SET(CASCADE_CTRLm, CASCADE_CTRL_ENf, &entry, cascade_info.en);
 3278              		.loc 1 441 5 is_stmt 1 discriminator 3 view .LVU818
 3279              	.LBB39:
 441:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     HAL_FIELD_SET(CASCADE_CTRLm, CASCADE_CTRL_ENf, &entry, cascade_info.en);
 3280              		.loc 1 441 5 discriminator 3 view .LVU819
 3281 0038 142B     		cmp	r3, #20
 3282 003a 28BF     		it	cs
 3283 003c 1423     		movcs	r3, #20
 3284 003e 1A46     		mov	r2, r3
 3285 0040 484B     		ldr	r3, .L250+4
 3286 0042 0093     		str	r3, [sp]
 3287 0044 484B     		ldr	r3, .L250+8
 3288 0046 4949     		ldr	r1, .L250+12
 3289 0048 51F82220 		ldr	r2, [r1, r2, lsl #2]
 3290 004c 4849     		ldr	r1, .L250+16
 3291 004e 8968     		ldr	r1, [r1, #8]
 3292 0050 4848     		ldr	r0, .L250+20
 3293              	.LVL347:
 441:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     HAL_FIELD_SET(CASCADE_CTRLm, CASCADE_CTRL_ENf, &entry, cascade_info.en);
 3294              		.loc 1 441 5 is_stmt 0 discriminator 3 view .LVU820
 3295 0052 FFF7FEFF 		bl	osal_printf
 3296              	.LVL348:
 3297 0056 E9E7     		b	.L227
 3298              	.LVL349:
 3299              	.L226:
 441:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     HAL_FIELD_SET(CASCADE_CTRLm, CASCADE_CTRL_ENf, &entry, cascade_info.en);
 3300              		.loc 1 441 5 discriminator 3 view .LVU821
 3301              	.LBE39:
 441:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     HAL_FIELD_SET(CASCADE_CTRLm, CASCADE_CTRL_ENf, &entry, cascade_info.en);
 3302              		.loc 1 441 5 is_stmt 1 discriminator 2 view .LVU822
 442:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     HAL_FIELD_SET(CASCADE_CTRLm, CASCADE_CTRL_ENf, &entry, cascade_info.en);
 3303              		.loc 1 442 5 discriminator 2 view .LVU823
 3304 0058 9DF82430 		ldrb	r3, [sp, #36]	@ zero_extendqisi2
 3305 005c 03AA     		add	r2, sp, #12
 3306 005e 0221     		movs	r1, #2
 3307 0060 A820     		movs	r0, #168
 3308              	.LVL350:
 442:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     HAL_FIELD_SET(CASCADE_CTRLm, CASCADE_CTRL_ENf, &entry, cascade_info.en);
 3309              		.loc 1 442 5 is_stmt 0 discriminator 2 view .LVU824
 3310 0062 FFF7FEFF 		bl	hal_tbl_reg_field_set
 3311              	.LVL351:
 443:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     for (i = 0; i < YT_MAX_CASCADE_PORT_NUM; i++)
 3312              		.loc 1 443 5 is_stmt 1 discriminator 2 view .LVU825
 443:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     for (i = 0; i < YT_MAX_CASCADE_PORT_NUM; i++)
 3313              		.loc 1 443 34 is_stmt 0 discriminator 2 view .LVU826
 3314 0066 40F2FF73 		movw	r3, #2047
 3315 006a 0293     		str	r3, [sp, #8]
 444:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     {
 3316              		.loc 1 444 5 is_stmt 1 discriminator 2 view .LVU827
 3317              	.LVL352:
 444:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     {
 3318              		.loc 1 444 12 is_stmt 0 discriminator 2 view .LVU828
 3319 006c 0024     		movs	r4, #0
 3320              	.LVL353:
 3321              	.L229:
 444:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     {
 3322              		.loc 1 444 19 is_stmt 1 discriminator 1 view .LVU829
 3323 006e 012C     		cmp	r4, #1
 3324 0070 2FD8     		bhi	.L245
 446:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             field_id = CASCADE_CTRL_PORT0f;
 3325              		.loc 1 446 9 view .LVU830
 446:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             field_id = CASCADE_CTRL_PORT0f;
 3326              		.loc 1 446 12 is_stmt 0 view .LVU831
 3327 0072 2CB1     		cbz	r4, .L237
 448:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             field_id = CASCADE_CTRL_PORT1f;
 3328              		.loc 1 448 14 is_stmt 1 view .LVU832
 448:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             field_id = CASCADE_CTRL_PORT1f;
 3329              		.loc 1 448 17 is_stmt 0 view .LVU833
 3330 0074 012C     		cmp	r4, #1
 3331 0076 01D0     		beq	.L246
 451:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 3332              		.loc 1 451 20 view .LVU834
 3333 0078 1120     		movs	r0, #17
 3334 007a D8E7     		b	.L225
 3335              	.L246:
 449:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         else
 3336              		.loc 1 449 22 view .LVU835
 3337 007c 0021     		movs	r1, #0
 3338 007e 00E0     		b	.L230
 3339              	.L237:
 447:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         else if (1 == i)
 3340              		.loc 1 447 22 view .LVU836
 3341 0080 0121     		movs	r1, #1
 3342              	.L230:
 3343              	.LVL354:
 453:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         {
 3344              		.loc 1 453 9 is_stmt 1 view .LVU837
 453:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         {
 3345              		.loc 1 453 34 is_stmt 0 view .LVU838
 3346 0082 08AB     		add	r3, sp, #32
 3347 0084 03EBC403 		add	r3, r3, r4, lsl #3
 3348 0088 1B7A     		ldrb	r3, [r3, #8]	@ zero_extendqisi2
 453:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         {
 3349              		.loc 1 453 12 view .LVU839
 3350 008a DBB1     		cbz	r3, .L239
 455:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             CLEAR_BIT(act_ctrl_entry.entry_data[0], mac_id);
 3351              		.loc 1 455 13 is_stmt 1 view .LVU840
 455:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             CLEAR_BIT(act_ctrl_entry.entry_data[0], mac_id);
 3352              		.loc 1 455 22 is_stmt 0 view .LVU841
 3353 008c 3A4B     		ldr	r3, .L250+24
 3354 008e 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 3355 0090 73B1     		cbz	r3, .L240
 455:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             CLEAR_BIT(act_ctrl_entry.entry_data[0], mac_id);
 3356              		.loc 1 455 22 discriminator 1 view .LVU842
 3357 0092 08AB     		add	r3, sp, #32
 3358 0094 03EBC403 		add	r3, r3, r4, lsl #3
 3359 0098 DB68     		ldr	r3, [r3, #12]
 3360 009a 384A     		ldr	r2, .L250+28
 3361 009c 52F82520 		ldr	r2, [r2, r5, lsl #2]
 3362 00a0 107D     		ldrb	r0, [r2, #20]	@ zero_extendqisi2
 3363 00a2 8342     		cmp	r3, r0
 3364 00a4 0CD2     		bcs	.L241
 455:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             CLEAR_BIT(act_ctrl_entry.entry_data[0], mac_id);
 3365              		.loc 1 455 22 discriminator 3 view .LVU843
 3366 00a6 0633     		adds	r3, r3, #6
 3367 00a8 52F82330 		ldr	r3, [r2, r3, lsl #2]
 3368 00ac 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 3369 00ae 00E0     		b	.L232
 3370              	.L240:
 455:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             CLEAR_BIT(act_ctrl_entry.entry_data[0], mac_id);
 3371              		.loc 1 455 22 view .LVU844
 3372 00b0 FF23     		movs	r3, #255
 3373              	.L232:
 3374              	.LVL355:
 456:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         }
 3375              		.loc 1 456 13 is_stmt 1 discriminator 6 view .LVU845
 3376 00b2 0120     		movs	r0, #1
 3377 00b4 9840     		lsls	r0, r0, r3
 3378 00b6 029A     		ldr	r2, [sp, #8]
 3379 00b8 22EA0002 		bic	r2, r2, r0
 3380 00bc 0292     		str	r2, [sp, #8]
 3381 00be 02E0     		b	.L231
 3382              	.LVL356:
 3383              	.L241:
 455:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             CLEAR_BIT(act_ctrl_entry.entry_data[0], mac_id);
 3384              		.loc 1 455 22 is_stmt 0 view .LVU846
 3385 00c0 FF23     		movs	r3, #255
 3386 00c2 F6E7     		b	.L232
 3387              	.L239:
 460:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         }
 3388              		.loc 1 460 20 view .LVU847
 3389 00c4 0F23     		movs	r3, #15
 3390              	.L231:
 3391              	.LVL357:
 462:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     }
 3392              		.loc 1 462 9 is_stmt 1 discriminator 2 view .LVU848
 3393 00c6 03AA     		add	r2, sp, #12
 3394 00c8 A820     		movs	r0, #168
 3395 00ca FFF7FEFF 		bl	hal_tbl_reg_field_set
 3396              	.LVL358:
 444:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     {
 3397              		.loc 1 444 47 discriminator 2 view .LVU849
 3398 00ce 0134     		adds	r4, r4, #1
 3399              	.LVL359:
 444:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     {
 3400              		.loc 1 444 47 is_stmt 0 discriminator 2 view .LVU850
 3401 00d0 CDE7     		b	.L229
 3402              	.LVL360:
 3403              	.L245:
 464:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     CMM_ERR_CHK(HAL_TBL_REG_WRITE(unit, LOOP_DETECT_ACT_CTRLm, 0, sizeof(loop_detect_act_ctrl_t), &
 3404              		.loc 1 464 5 is_stmt 1 view .LVU851
 464:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     CMM_ERR_CHK(HAL_TBL_REG_WRITE(unit, LOOP_DETECT_ACT_CTRLm, 0, sizeof(loop_detect_act_ctrl_t), &
 3405              		.loc 1 464 5 view .LVU852
 3406 00d2 03AB     		add	r3, sp, #12
 3407 00d4 0093     		str	r3, [sp]
 3408 00d6 0423     		movs	r3, #4
 3409 00d8 0022     		movs	r2, #0
 3410 00da A821     		movs	r1, #168
 3411 00dc 2846     		mov	r0, r5
 3412 00de FFF7FEFF 		bl	hal_table_reg_write
 3413              	.LVL361:
 3414 00e2 0446     		mov	r4, r0
 3415              	.LVL362:
 464:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     CMM_ERR_CHK(HAL_TBL_REG_WRITE(unit, LOOP_DETECT_ACT_CTRLm, 0, sizeof(loop_detect_act_ctrl_t), &
 3416              		.loc 1 464 5 is_stmt 0 view .LVU853
 3417 00e4 10F0FF03 		ands	r3, r0, #255
 3418 00e8 15D0     		beq	.L234
 464:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     CMM_ERR_CHK(HAL_TBL_REG_WRITE(unit, LOOP_DETECT_ACT_CTRLm, 0, sizeof(loop_detect_act_ctrl_t), &
 3419              		.loc 1 464 5 is_stmt 1 discriminator 1 view .LVU854
 464:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     CMM_ERR_CHK(HAL_TBL_REG_WRITE(unit, LOOP_DETECT_ACT_CTRLm, 0, sizeof(loop_detect_act_ctrl_t), &
 3420              		.loc 1 464 5 discriminator 1 view .LVU855
 3421 00ea 1D4A     		ldr	r2, .L250
 3422 00ec 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 3423 00ee 012A     		cmp	r2, #1
 3424 00f0 01D8     		bhi	.L247
 3425              	.LVL363:
 3426              	.L235:
 464:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     CMM_ERR_CHK(HAL_TBL_REG_WRITE(unit, LOOP_DETECT_ACT_CTRLm, 0, sizeof(loop_detect_act_ctrl_t), &
 3427              		.loc 1 464 5 discriminator 5 view .LVU856
 464:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     CMM_ERR_CHK(HAL_TBL_REG_WRITE(unit, LOOP_DETECT_ACT_CTRLm, 0, sizeof(loop_detect_act_ctrl_t), &
 3428              		.loc 1 464 5 discriminator 5 view .LVU857
 464:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     CMM_ERR_CHK(HAL_TBL_REG_WRITE(unit, LOOP_DETECT_ACT_CTRLm, 0, sizeof(loop_detect_act_ctrl_t), &
 3429              		.loc 1 464 5 discriminator 5 view .LVU858
 3430 00f2 E0B2     		uxtb	r0, r4
 3431 00f4 9BE7     		b	.L225
 3432              	.LVL364:
 3433              	.L247:
 464:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     CMM_ERR_CHK(HAL_TBL_REG_WRITE(unit, LOOP_DETECT_ACT_CTRLm, 0, sizeof(loop_detect_act_ctrl_t), &
 3434              		.loc 1 464 5 discriminator 3 view .LVU859
 3435              	.LBB40:
 464:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     CMM_ERR_CHK(HAL_TBL_REG_WRITE(unit, LOOP_DETECT_ACT_CTRLm, 0, sizeof(loop_detect_act_ctrl_t), &
 3436              		.loc 1 464 5 discriminator 3 view .LVU860
 3437 00f6 142B     		cmp	r3, #20
 3438 00f8 28BF     		it	cs
 3439 00fa 1423     		movcs	r3, #20
 3440 00fc 1A46     		mov	r2, r3
 3441 00fe 194B     		ldr	r3, .L250+4
 3442 0100 0093     		str	r3, [sp]
 3443 0102 1F4B     		ldr	r3, .L250+32
 3444 0104 1949     		ldr	r1, .L250+12
 3445 0106 51F82220 		ldr	r2, [r1, r2, lsl #2]
 3446 010a 1949     		ldr	r1, .L250+16
 3447 010c 8968     		ldr	r1, [r1, #8]
 3448 010e 1948     		ldr	r0, .L250+20
 3449              	.LVL365:
 464:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     CMM_ERR_CHK(HAL_TBL_REG_WRITE(unit, LOOP_DETECT_ACT_CTRLm, 0, sizeof(loop_detect_act_ctrl_t), &
 3450              		.loc 1 464 5 is_stmt 0 discriminator 3 view .LVU861
 3451 0110 FFF7FEFF 		bl	osal_printf
 3452              	.LVL366:
 3453 0114 EDE7     		b	.L235
 3454              	.LVL367:
 3455              	.L234:
 464:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     CMM_ERR_CHK(HAL_TBL_REG_WRITE(unit, LOOP_DETECT_ACT_CTRLm, 0, sizeof(loop_detect_act_ctrl_t), &
 3456              		.loc 1 464 5 discriminator 3 view .LVU862
 3457              	.LBE40:
 464:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     CMM_ERR_CHK(HAL_TBL_REG_WRITE(unit, LOOP_DETECT_ACT_CTRLm, 0, sizeof(loop_detect_act_ctrl_t), &
 3458              		.loc 1 464 5 is_stmt 1 discriminator 2 view .LVU863
 465:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 3459              		.loc 1 465 5 discriminator 2 view .LVU864
 465:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 3460              		.loc 1 465 5 discriminator 2 view .LVU865
 3461 0116 02AB     		add	r3, sp, #8
 3462 0118 0093     		str	r3, [sp]
 3463 011a 0423     		movs	r3, #4
 3464 011c 0022     		movs	r2, #0
 3465 011e A921     		movs	r1, #169
 3466 0120 2846     		mov	r0, r5
 3467              	.LVL368:
 465:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 3468              		.loc 1 465 5 is_stmt 0 discriminator 2 view .LVU866
 3469 0122 FFF7FEFF 		bl	hal_table_reg_write
 3470              	.LVL369:
 3471 0126 0446     		mov	r4, r0
 3472              	.LVL370:
 465:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 3473              		.loc 1 465 5 discriminator 2 view .LVU867
 3474 0128 10F0FF03 		ands	r3, r0, #255
 3475 012c 01D1     		bne	.L248
 467:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** }
 3476              		.loc 1 467 12 view .LVU868
 3477 012e 0020     		movs	r0, #0
 3478              	.LVL371:
 467:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** }
 3479              		.loc 1 467 12 view .LVU869
 3480 0130 7DE7     		b	.L225
 3481              	.LVL372:
 3482              	.L248:
 465:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 3483              		.loc 1 465 5 is_stmt 1 discriminator 1 view .LVU870
 465:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 3484              		.loc 1 465 5 discriminator 1 view .LVU871
 3485 0132 0B4A     		ldr	r2, .L250
 3486 0134 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 3487 0136 012A     		cmp	r2, #1
 3488 0138 01D8     		bhi	.L249
 3489              	.LVL373:
 3490              	.L236:
 465:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 3491              		.loc 1 465 5 discriminator 5 view .LVU872
 465:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 3492              		.loc 1 465 5 discriminator 5 view .LVU873
 465:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 3493              		.loc 1 465 5 discriminator 5 view .LVU874
 3494 013a E0B2     		uxtb	r0, r4
 3495 013c 77E7     		b	.L225
 3496              	.LVL374:
 3497              	.L249:
 465:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 3498              		.loc 1 465 5 discriminator 3 view .LVU875
 3499              	.LBB41:
 465:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 3500              		.loc 1 465 5 discriminator 3 view .LVU876
 3501 013e 142B     		cmp	r3, #20
 3502 0140 28BF     		it	cs
 3503 0142 1423     		movcs	r3, #20
 3504 0144 1A46     		mov	r2, r3
 3505 0146 074B     		ldr	r3, .L250+4
 3506 0148 0093     		str	r3, [sp]
 3507 014a 0E4B     		ldr	r3, .L250+36
 3508 014c 0749     		ldr	r1, .L250+12
 3509 014e 51F82220 		ldr	r2, [r1, r2, lsl #2]
 3510 0152 0749     		ldr	r1, .L250+16
 3511 0154 8968     		ldr	r1, [r1, #8]
 3512 0156 0748     		ldr	r0, .L250+20
 3513              	.LVL375:
 465:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 3514              		.loc 1 465 5 is_stmt 0 discriminator 3 view .LVU877
 3515 0158 FFF7FEFF 		bl	osal_printf
 3516              	.LVL376:
 3517 015c EDE7     		b	.L236
 3518              	.L251:
 3519 015e 00BF     		.align	2
 3520              	.L250:
 3521 0160 00000000 		.word	yt_debug_level
 3522 0164 00000000 		.word	__FUNCTION__.30
 3523 0168 00000000 		.word	.LC19
 3524 016c 00000000 		.word	_yt_errmsg
 3525 0170 00000000 		.word	_yt_prompt_msg
 3526 0174 34000000 		.word	.LC1
 3527 0178 00000000 		.word	gcal_inited
 3528 017c 00000000 		.word	gpSwitchUnit
 3529 0180 40000000 		.word	.LC20
 3530 0184 80000000 		.word	.LC21
 3531              	.LBE41:
 3532              		.cfi_endproc
 3533              	.LFE15:
 3535              		.section	.text.fal_tiger_port_cascade_get,"ax",%progbits
 3536              		.align	1
 3537              		.global	fal_tiger_port_cascade_get
 3538              		.syntax unified
 3539              		.thumb
 3540              		.thumb_func
 3542              	fal_tiger_port_cascade_get:
 3543              	.LVL377:
 3544              	.LFB16:
 469:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 470:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** yt_ret_t fal_tiger_port_cascade_get(yt_unit_t unit, yt_cascade_info_t *pCascade_info)
 471:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** {
 3545              		.loc 1 471 1 is_stmt 1 view -0
 3546              		.cfi_startproc
 3547              		@ args = 0, pretend = 0, frame = 8
 3548              		@ frame_needed = 0, uses_anonymous_args = 0
 472:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     cmm_err_t ret = CMM_ERR_OK;
 3549              		.loc 1 472 5 view .LVU879
 473:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     cascade_ctrl_t entry;
 3550              		.loc 1 473 5 view .LVU880
 474:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     yt_macid_t mac_id;
 3551              		.loc 1 474 5 view .LVU881
 475:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     uint32_t field_id;
 3552              		.loc 1 475 5 view .LVU882
 476:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     uint32_t i;
 3553              		.loc 1 476 5 view .LVU883
 477:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 478:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     if(NULL == pCascade_info)
 3554              		.loc 1 478 5 view .LVU884
 3555              		.loc 1 478 7 is_stmt 0 view .LVU885
 3556 0000 0029     		cmp	r1, #0
 3557 0002 63D0     		beq	.L264
 471:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     cmm_err_t ret = CMM_ERR_OK;
 3558              		.loc 1 471 1 view .LVU886
 3559 0004 F0B5     		push	{r4, r5, r6, r7, lr}
 3560              		.cfi_def_cfa_offset 20
 3561              		.cfi_offset 4, -20
 3562              		.cfi_offset 5, -16
 3563              		.cfi_offset 6, -12
 3564              		.cfi_offset 7, -8
 3565              		.cfi_offset 14, -4
 3566 0006 85B0     		sub	sp, sp, #20
 3567              		.cfi_def_cfa_offset 40
 3568 0008 0546     		mov	r5, r0
 3569 000a 0F46     		mov	r7, r1
 479:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         return CMM_ERR_NULL_POINT;
 480:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 481:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     CMM_ERR_CHK(HAL_TBL_REG_READ(unit, CASCADE_CTRLm, 0, sizeof(cascade_ctrl_t), &entry), ret);
 3570              		.loc 1 481 5 is_stmt 1 view .LVU887
 3571              		.loc 1 481 5 view .LVU888
 3572 000c 03AB     		add	r3, sp, #12
 3573 000e 0093     		str	r3, [sp]
 3574 0010 0423     		movs	r3, #4
 3575 0012 0022     		movs	r2, #0
 3576 0014 A821     		movs	r1, #168
 3577              	.LVL378:
 3578              		.loc 1 481 5 is_stmt 0 view .LVU889
 3579 0016 FFF7FEFF 		bl	hal_table_reg_read
 3580              	.LVL379:
 3581              		.loc 1 481 5 view .LVU890
 3582 001a 0446     		mov	r4, r0
 3583              	.LVL380:
 3584              		.loc 1 481 5 view .LVU891
 3585 001c 10F0FF06 		ands	r6, r0, #255
 3586 0020 15D0     		beq	.L254
 3587              		.loc 1 481 5 is_stmt 1 discriminator 1 view .LVU892
 3588              		.loc 1 481 5 discriminator 1 view .LVU893
 3589 0022 2B4B     		ldr	r3, .L275
 3590 0024 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 3591 0026 012B     		cmp	r3, #1
 3592 0028 02D8     		bhi	.L271
 3593              	.LVL381:
 3594              	.L255:
 3595              		.loc 1 481 5 discriminator 5 view .LVU894
 3596              		.loc 1 481 5 discriminator 5 view .LVU895
 3597              		.loc 1 481 5 discriminator 5 view .LVU896
 3598 002a E0B2     		uxtb	r0, r4
 3599              	.L252:
 482:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     HAL_FIELD_GET(CASCADE_CTRLm, CASCADE_CTRL_ENf, &entry, &pCascade_info->en);
 483:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     for (i = 0; i < YT_MAX_CASCADE_PORT_NUM; i++)
 484:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     {
 485:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         if (0 == i)
 486:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             field_id = CASCADE_CTRL_PORT0f;
 487:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         else if (1 == i)
 488:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             field_id = CASCADE_CTRL_PORT1f;
 489:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         else
 490:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             return CMM_ERR_EXCEED_RANGE;
 491:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 492:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         HAL_FIELD_GET(CASCADE_CTRLm, field_id, &entry, &mac_id);
 493:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         if (YT_INVALID_CASCADE_PORT == mac_id)
 494:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         {
 495:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             pCascade_info->ports[i].valid = 0;
 496:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             pCascade_info->ports[i].port_num = YT_INVALID_CASCADE_PORT;
 497:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         }
 498:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         else
 499:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         {
 500:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             pCascade_info->ports[i].valid = 1;
 501:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             CAL_MAC_TO_YTP(unit, mac_id, pCascade_info->ports[i].port_num);
 502:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         }
 503:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     }
 504:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 505:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     return CMM_ERR_OK;
 506:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** }
 3600              		.loc 1 506 1 is_stmt 0 view .LVU897
 3601 002c 05B0     		add	sp, sp, #20
 3602              		.cfi_remember_state
 3603              		.cfi_def_cfa_offset 20
 3604              		@ sp needed
 3605 002e F0BD     		pop	{r4, r5, r6, r7, pc}
 3606              	.LVL382:
 3607              	.L271:
 3608              		.cfi_restore_state
 481:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     HAL_FIELD_GET(CASCADE_CTRLm, CASCADE_CTRL_ENf, &entry, &pCascade_info->en);
 3609              		.loc 1 481 5 is_stmt 1 discriminator 3 view .LVU898
 3610              	.LBB42:
 481:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     HAL_FIELD_GET(CASCADE_CTRLm, CASCADE_CTRL_ENf, &entry, &pCascade_info->en);
 3611              		.loc 1 481 5 discriminator 3 view .LVU899
 3612 0030 142E     		cmp	r6, #20
 3613 0032 28BF     		it	cs
 3614 0034 1426     		movcs	r6, #20
 3615 0036 274B     		ldr	r3, .L275+4
 3616 0038 0093     		str	r3, [sp]
 3617 003a 274B     		ldr	r3, .L275+8
 3618 003c 274A     		ldr	r2, .L275+12
 3619 003e 52F82620 		ldr	r2, [r2, r6, lsl #2]
 3620 0042 2749     		ldr	r1, .L275+16
 3621 0044 8968     		ldr	r1, [r1, #8]
 3622 0046 2748     		ldr	r0, .L275+20
 3623              	.LVL383:
 481:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     HAL_FIELD_GET(CASCADE_CTRLm, CASCADE_CTRL_ENf, &entry, &pCascade_info->en);
 3624              		.loc 1 481 5 is_stmt 0 discriminator 3 view .LVU900
 3625 0048 FFF7FEFF 		bl	osal_printf
 3626              	.LVL384:
 3627 004c EDE7     		b	.L255
 3628              	.LVL385:
 3629              	.L254:
 481:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     HAL_FIELD_GET(CASCADE_CTRLm, CASCADE_CTRL_ENf, &entry, &pCascade_info->en);
 3630              		.loc 1 481 5 discriminator 3 view .LVU901
 3631              	.LBE42:
 481:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     HAL_FIELD_GET(CASCADE_CTRLm, CASCADE_CTRL_ENf, &entry, &pCascade_info->en);
 3632              		.loc 1 481 5 is_stmt 1 discriminator 2 view .LVU902
 482:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     HAL_FIELD_GET(CASCADE_CTRLm, CASCADE_CTRL_ENf, &entry, &pCascade_info->en);
 3633              		.loc 1 482 5 discriminator 2 view .LVU903
 3634              	.LBB43:
 482:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     HAL_FIELD_GET(CASCADE_CTRLm, CASCADE_CTRL_ENf, &entry, &pCascade_info->en);
 3635              		.loc 1 482 5 discriminator 2 view .LVU904
 482:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     HAL_FIELD_GET(CASCADE_CTRLm, CASCADE_CTRL_ENf, &entry, &pCascade_info->en);
 3636              		.loc 1 482 5 discriminator 2 view .LVU905
 3637 004e 02AB     		add	r3, sp, #8
 3638 0050 03AA     		add	r2, sp, #12
 3639 0052 0221     		movs	r1, #2
 3640 0054 A820     		movs	r0, #168
 3641              	.LVL386:
 482:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     HAL_FIELD_GET(CASCADE_CTRLm, CASCADE_CTRL_ENf, &entry, &pCascade_info->en);
 3642              		.loc 1 482 5 is_stmt 0 discriminator 2 view .LVU906
 3643 0056 FFF7FEFF 		bl	hal_tbl_reg_field_get
 3644              	.LVL387:
 482:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     HAL_FIELD_GET(CASCADE_CTRLm, CASCADE_CTRL_ENf, &entry, &pCascade_info->en);
 3645              		.loc 1 482 5 is_stmt 1 discriminator 2 view .LVU907
 3646 005a 029B     		ldr	r3, [sp, #8]
 3647 005c 3B70     		strb	r3, [r7]
 3648              	.LBE43:
 482:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     HAL_FIELD_GET(CASCADE_CTRLm, CASCADE_CTRL_ENf, &entry, &pCascade_info->en);
 3649              		.loc 1 482 5 discriminator 2 view .LVU908
 483:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     {
 3650              		.loc 1 483 5 discriminator 2 view .LVU909
 3651              	.LVL388:
 483:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     {
 3652              		.loc 1 483 12 is_stmt 0 discriminator 2 view .LVU910
 3653 005e 0024     		movs	r4, #0
 3654              	.LVL389:
 3655              	.L256:
 483:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     {
 3656              		.loc 1 483 19 is_stmt 1 discriminator 2 view .LVU911
 3657 0060 012C     		cmp	r4, #1
 3658 0062 31D8     		bhi	.L272
 485:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             field_id = CASCADE_CTRL_PORT0f;
 3659              		.loc 1 485 9 view .LVU912
 485:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             field_id = CASCADE_CTRL_PORT0f;
 3660              		.loc 1 485 12 is_stmt 0 view .LVU913
 3661 0064 2CB1     		cbz	r4, .L265
 487:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             field_id = CASCADE_CTRL_PORT1f;
 3662              		.loc 1 487 14 is_stmt 1 view .LVU914
 487:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             field_id = CASCADE_CTRL_PORT1f;
 3663              		.loc 1 487 17 is_stmt 0 view .LVU915
 3664 0066 012C     		cmp	r4, #1
 3665 0068 01D0     		beq	.L273
 490:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 3666              		.loc 1 490 20 view .LVU916
 3667 006a 1120     		movs	r0, #17
 3668 006c DEE7     		b	.L252
 3669              	.L273:
 488:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         else
 3670              		.loc 1 488 22 view .LVU917
 3671 006e 0021     		movs	r1, #0
 3672 0070 00E0     		b	.L257
 3673              	.L265:
 486:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         else if (1 == i)
 3674              		.loc 1 486 22 view .LVU918
 3675 0072 0121     		movs	r1, #1
 3676              	.L257:
 3677              	.LVL390:
 492:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         if (YT_INVALID_CASCADE_PORT == mac_id)
 3678              		.loc 1 492 9 is_stmt 1 view .LVU919
 3679              	.LBB44:
 492:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         if (YT_INVALID_CASCADE_PORT == mac_id)
 3680              		.loc 1 492 9 view .LVU920
 492:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         if (YT_INVALID_CASCADE_PORT == mac_id)
 3681              		.loc 1 492 9 view .LVU921
 3682 0074 02AB     		add	r3, sp, #8
 3683 0076 03AA     		add	r2, sp, #12
 3684 0078 A820     		movs	r0, #168
 3685 007a FFF7FEFF 		bl	hal_tbl_reg_field_get
 3686              	.LVL391:
 492:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         if (YT_INVALID_CASCADE_PORT == mac_id)
 3687              		.loc 1 492 9 view .LVU922
 3688 007e 0298     		ldr	r0, [sp, #8]
 3689              	.LVL392:
 492:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         if (YT_INVALID_CASCADE_PORT == mac_id)
 3690              		.loc 1 492 9 is_stmt 0 view .LVU923
 3691              	.LBE44:
 492:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         if (YT_INVALID_CASCADE_PORT == mac_id)
 3692              		.loc 1 492 9 is_stmt 1 view .LVU924
 493:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         {
 3693              		.loc 1 493 9 view .LVU925
 493:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         {
 3694              		.loc 1 493 12 is_stmt 0 view .LVU926
 3695 0080 0F28     		cmp	r0, #15
 3696 0082 07D1     		bne	.L258
 495:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             pCascade_info->ports[i].port_num = YT_INVALID_CASCADE_PORT;
 3697              		.loc 1 495 13 is_stmt 1 view .LVU927
 495:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             pCascade_info->ports[i].port_num = YT_INVALID_CASCADE_PORT;
 3698              		.loc 1 495 43 is_stmt 0 view .LVU928
 3699 0084 07EBC403 		add	r3, r7, r4, lsl #3
 3700 0088 0022     		movs	r2, #0
 3701 008a 1A71     		strb	r2, [r3, #4]
 496:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         }
 3702              		.loc 1 496 13 is_stmt 1 view .LVU929
 496:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         }
 3703              		.loc 1 496 46 is_stmt 0 view .LVU930
 3704 008c 0F22     		movs	r2, #15
 3705 008e 9A60     		str	r2, [r3, #8]
 3706              	.L259:
 501:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         }
 3707              		.loc 1 501 13 is_stmt 1 discriminator 7 view .LVU931
 483:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     {
 3708              		.loc 1 483 47 discriminator 7 view .LVU932
 3709 0090 0134     		adds	r4, r4, #1
 3710              	.LVL393:
 483:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     {
 3711              		.loc 1 483 47 is_stmt 0 discriminator 7 view .LVU933
 3712 0092 E5E7     		b	.L256
 3713              	.L258:
 500:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             CAL_MAC_TO_YTP(unit, mac_id, pCascade_info->ports[i].port_num);
 3714              		.loc 1 500 13 is_stmt 1 view .LVU934
 500:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             CAL_MAC_TO_YTP(unit, mac_id, pCascade_info->ports[i].port_num);
 3715              		.loc 1 500 43 is_stmt 0 view .LVU935
 3716 0094 07EBC403 		add	r3, r7, r4, lsl #3
 3717 0098 0122     		movs	r2, #1
 3718 009a 1A71     		strb	r2, [r3, #4]
 501:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         }
 3719              		.loc 1 501 13 is_stmt 1 view .LVU936
 3720              	.LBB45:
 501:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         }
 3721              		.loc 1 501 13 view .LVU937
 501:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         }
 3722              		.loc 1 501 13 view .LVU938
 3723 009c FF22     		movs	r2, #255
 3724 009e 9A60     		str	r2, [r3, #8]
 501:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         }
 3725              		.loc 1 501 13 view .LVU939
 3726              	.LVL394:
 501:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         }
 3727              		.loc 1 501 13 is_stmt 0 view .LVU940
 3728 00a0 3346     		mov	r3, r6
 3729              	.LVL395:
 3730              	.L260:
 501:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         }
 3731              		.loc 1 501 13 is_stmt 1 discriminator 5 view .LVU941
 3732 00a2 114A     		ldr	r2, .L275+24
 3733 00a4 52F82520 		ldr	r2, [r2, r5, lsl #2]
 3734 00a8 117D     		ldrb	r1, [r2, #20]	@ zero_extendqisi2
 3735 00aa 9942     		cmp	r1, r3
 3736 00ac F0D9     		bls	.L259
 501:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         }
 3737              		.loc 1 501 13 discriminator 6 view .LVU942
 3738 00ae 991D     		adds	r1, r3, #6
 3739 00b0 52F82120 		ldr	r2, [r2, r1, lsl #2]
 3740 00b4 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 3741 00b6 9042     		cmp	r0, r2
 3742 00b8 02D0     		beq	.L274
 501:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         }
 3743              		.loc 1 501 13 discriminator 3 view .LVU943
 3744 00ba 0133     		adds	r3, r3, #1
 3745              	.LVL396:
 501:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         }
 3746              		.loc 1 501 13 is_stmt 0 discriminator 3 view .LVU944
 3747 00bc DBB2     		uxtb	r3, r3
 3748              	.LVL397:
 501:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         }
 3749              		.loc 1 501 13 discriminator 3 view .LVU945
 3750 00be F0E7     		b	.L260
 3751              	.L274:
 501:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         }
 3752              		.loc 1 501 13 is_stmt 1 discriminator 2 view .LVU946
 3753 00c0 07EBC402 		add	r2, r7, r4, lsl #3
 3754 00c4 9360     		str	r3, [r2, #8]
 501:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         }
 3755              		.loc 1 501 13 discriminator 2 view .LVU947
 3756 00c6 E3E7     		b	.L259
 3757              	.LVL398:
 3758              	.L272:
 501:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         }
 3759              		.loc 1 501 13 is_stmt 0 discriminator 2 view .LVU948
 3760              	.LBE45:
 505:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** }
 3761              		.loc 1 505 12 view .LVU949
 3762 00c8 0020     		movs	r0, #0
 3763 00ca AFE7     		b	.L252
 3764              	.LVL399:
 3765              	.L264:
 3766              		.cfi_def_cfa_offset 0
 3767              		.cfi_restore 4
 3768              		.cfi_restore 5
 3769              		.cfi_restore 6
 3770              		.cfi_restore 7
 3771              		.cfi_restore 14
 479:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 3772              		.loc 1 479 16 view .LVU950
 3773 00cc 0220     		movs	r0, #2
 3774              	.LVL400:
 3775              		.loc 1 506 1 view .LVU951
 3776 00ce 7047     		bx	lr
 3777              	.L276:
 3778              		.align	2
 3779              	.L275:
 3780 00d0 00000000 		.word	yt_debug_level
 3781 00d4 00000000 		.word	__FUNCTION__.29
 3782 00d8 00000000 		.word	.LC19
 3783 00dc 00000000 		.word	_yt_errmsg
 3784 00e0 00000000 		.word	_yt_prompt_msg
 3785 00e4 34000000 		.word	.LC1
 3786 00e8 00000000 		.word	gpSwitchUnit
 3787              		.cfi_endproc
 3788              	.LFE16:
 3790              		.section	.rodata.fal_tiger_port_pkt_gap_set.str1.4,"aMS",%progbits,1
 3791              		.align	2
 3792              	.LC22:
 3793 0000 68616C5F 		.ascii	"hal_table_reg_read(unit,197,port,sizeof(port_rate_c"
 3793      7461626C 
 3793      655F7265 
 3793      675F7265 
 3793      61642875 
 3794 0033 74726C6E 		.ascii	"trln_t),&entry)\000"
 3794      5F74292C 
 3794      26656E74 
 3794      72792900 
 3795 0043 00       		.align	2
 3796              	.LC23:
 3797 0044 68616C5F 		.ascii	"hal_table_reg_write(unit,197,port,sizeof(port_rate_"
 3797      7461626C 
 3797      655F7265 
 3797      675F7772 
 3797      69746528 
 3798 0077 6374726C 		.ascii	"ctrln_t),&entry)\000"
 3798      6E5F7429 
 3798      2C26656E 
 3798      74727929 
 3798      00
 3799              		.section	.text.fal_tiger_port_pkt_gap_set,"ax",%progbits
 3800              		.align	1
 3801              		.global	fal_tiger_port_pkt_gap_set
 3802              		.syntax unified
 3803              		.thumb
 3804              		.thumb_func
 3806              	fal_tiger_port_pkt_gap_set:
 3807              	.LVL401:
 3808              	.LFB17:
 507:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 508:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** yt_ret_t fal_tiger_port_pkt_gap_set(yt_unit_t unit, yt_port_t port, uint8_t gap)
 509:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** {
 3809              		.loc 1 509 1 is_stmt 1 view -0
 3810              		.cfi_startproc
 3811              		@ args = 0, pretend = 0, frame = 8
 3812              		@ frame_needed = 0, uses_anonymous_args = 0
 3813              		.loc 1 509 1 is_stmt 0 view .LVU953
 3814 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 3815              		.cfi_def_cfa_offset 20
 3816              		.cfi_offset 4, -20
 3817              		.cfi_offset 5, -16
 3818              		.cfi_offset 6, -12
 3819              		.cfi_offset 7, -8
 3820              		.cfi_offset 14, -4
 3821 0002 85B0     		sub	sp, sp, #20
 3822              		.cfi_def_cfa_offset 40
 3823 0004 0746     		mov	r7, r0
 3824 0006 0E46     		mov	r6, r1
 3825 0008 1546     		mov	r5, r2
 510:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     port_rate_ctrln_t entry;
 3826              		.loc 1 510 5 is_stmt 1 view .LVU954
 511:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     cmm_err_t ret = CMM_ERR_OK;
 3827              		.loc 1 511 5 view .LVU955
 3828              	.LVL402:
 512:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 513:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     CMM_ERR_CHK(HAL_TBL_REG_READ(unit, PORT_RATE_CTRLNm, port, sizeof(port_rate_ctrln_t), &entry), 
 3829              		.loc 1 513 5 view .LVU956
 3830              		.loc 1 513 5 view .LVU957
 3831 000a 03AB     		add	r3, sp, #12
 3832 000c 0093     		str	r3, [sp]
 3833 000e 0423     		movs	r3, #4
 3834 0010 0A46     		mov	r2, r1
 3835              	.LVL403:
 3836              		.loc 1 513 5 is_stmt 0 view .LVU958
 3837 0012 C521     		movs	r1, #197
 3838              	.LVL404:
 3839              		.loc 1 513 5 view .LVU959
 3840 0014 FFF7FEFF 		bl	hal_table_reg_read
 3841              	.LVL405:
 3842              		.loc 1 513 5 view .LVU960
 3843 0018 10F0FF03 		ands	r3, r0, #255
 3844 001c 17D0     		beq	.L278
 3845 001e 0446     		mov	r4, r0
 3846              		.loc 1 513 5 is_stmt 1 discriminator 1 view .LVU961
 3847              		.loc 1 513 5 discriminator 1 view .LVU962
 3848 0020 204A     		ldr	r2, .L287
 3849 0022 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 3850 0024 012A     		cmp	r2, #1
 3851 0026 02D8     		bhi	.L284
 3852              	.LVL406:
 3853              	.L279:
 3854              		.loc 1 513 5 discriminator 5 view .LVU963
 3855              		.loc 1 513 5 discriminator 5 view .LVU964
 3856              		.loc 1 513 5 discriminator 5 view .LVU965
 3857 0028 E0B2     		uxtb	r0, r4
 3858              	.LVL407:
 3859              	.L277:
 514:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     HAL_FIELD_SET(PORT_RATE_CTRLNm, PORT_RATE_CTRLN_GAP_VALUEf, &entry, gap);
 515:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     CMM_ERR_CHK(HAL_TBL_REG_WRITE(unit, PORT_RATE_CTRLNm, port, sizeof(port_rate_ctrln_t), &entry),
 516:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     
 517:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     return CMM_ERR_OK;
 518:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** }
 3860              		.loc 1 518 1 is_stmt 0 view .LVU966
 3861 002a 05B0     		add	sp, sp, #20
 3862              		.cfi_remember_state
 3863              		.cfi_def_cfa_offset 20
 3864              		@ sp needed
 3865 002c F0BD     		pop	{r4, r5, r6, r7, pc}
 3866              	.LVL408:
 3867              	.L284:
 3868              		.cfi_restore_state
 513:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     HAL_FIELD_SET(PORT_RATE_CTRLNm, PORT_RATE_CTRLN_GAP_VALUEf, &entry, gap);
 3869              		.loc 1 513 5 is_stmt 1 discriminator 3 view .LVU967
 3870              	.LBB46:
 513:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     HAL_FIELD_SET(PORT_RATE_CTRLNm, PORT_RATE_CTRLN_GAP_VALUEf, &entry, gap);
 3871              		.loc 1 513 5 discriminator 3 view .LVU968
 3872 002e 142B     		cmp	r3, #20
 3873 0030 28BF     		it	cs
 3874 0032 1423     		movcs	r3, #20
 3875 0034 1A46     		mov	r2, r3
 3876 0036 1C4B     		ldr	r3, .L287+4
 3877 0038 0093     		str	r3, [sp]
 3878 003a 1C4B     		ldr	r3, .L287+8
 3879 003c 1C49     		ldr	r1, .L287+12
 3880 003e 51F82220 		ldr	r2, [r1, r2, lsl #2]
 3881 0042 1C49     		ldr	r1, .L287+16
 3882 0044 8968     		ldr	r1, [r1, #8]
 3883 0046 1C48     		ldr	r0, .L287+20
 3884              	.LVL409:
 513:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     HAL_FIELD_SET(PORT_RATE_CTRLNm, PORT_RATE_CTRLN_GAP_VALUEf, &entry, gap);
 3885              		.loc 1 513 5 is_stmt 0 discriminator 3 view .LVU969
 3886 0048 FFF7FEFF 		bl	osal_printf
 3887              	.LVL410:
 3888 004c ECE7     		b	.L279
 3889              	.LVL411:
 3890              	.L278:
 513:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     HAL_FIELD_SET(PORT_RATE_CTRLNm, PORT_RATE_CTRLN_GAP_VALUEf, &entry, gap);
 3891              		.loc 1 513 5 discriminator 3 view .LVU970
 3892              	.LBE46:
 513:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     HAL_FIELD_SET(PORT_RATE_CTRLNm, PORT_RATE_CTRLN_GAP_VALUEf, &entry, gap);
 3893              		.loc 1 513 5 is_stmt 1 discriminator 2 view .LVU971
 514:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     HAL_FIELD_SET(PORT_RATE_CTRLNm, PORT_RATE_CTRLN_GAP_VALUEf, &entry, gap);
 3894              		.loc 1 514 5 discriminator 2 view .LVU972
 3895 004e 03AC     		add	r4, sp, #12
 3896 0050 2B46     		mov	r3, r5
 3897 0052 2246     		mov	r2, r4
 3898 0054 0021     		movs	r1, #0
 3899 0056 C520     		movs	r0, #197
 3900              	.LVL412:
 514:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     HAL_FIELD_SET(PORT_RATE_CTRLNm, PORT_RATE_CTRLN_GAP_VALUEf, &entry, gap);
 3901              		.loc 1 514 5 is_stmt 0 discriminator 2 view .LVU973
 3902 0058 FFF7FEFF 		bl	hal_tbl_reg_field_set
 3903              	.LVL413:
 515:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     
 3904              		.loc 1 515 5 is_stmt 1 discriminator 2 view .LVU974
 515:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     
 3905              		.loc 1 515 5 discriminator 2 view .LVU975
 3906 005c 0094     		str	r4, [sp]
 3907 005e 0423     		movs	r3, #4
 3908 0060 3246     		mov	r2, r6
 3909 0062 C521     		movs	r1, #197
 3910 0064 3846     		mov	r0, r7
 3911 0066 FFF7FEFF 		bl	hal_table_reg_write
 3912              	.LVL414:
 3913 006a 0446     		mov	r4, r0
 3914              	.LVL415:
 515:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     
 3915              		.loc 1 515 5 is_stmt 0 discriminator 2 view .LVU976
 3916 006c 10F0FF03 		ands	r3, r0, #255
 3917 0070 01D1     		bne	.L285
 517:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** }
 3918              		.loc 1 517 12 view .LVU977
 3919 0072 0020     		movs	r0, #0
 3920              	.LVL416:
 517:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** }
 3921              		.loc 1 517 12 view .LVU978
 3922 0074 D9E7     		b	.L277
 3923              	.LVL417:
 3924              	.L285:
 515:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     
 3925              		.loc 1 515 5 is_stmt 1 discriminator 1 view .LVU979
 515:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     
 3926              		.loc 1 515 5 discriminator 1 view .LVU980
 3927 0076 0B4A     		ldr	r2, .L287
 3928 0078 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 3929 007a 012A     		cmp	r2, #1
 3930 007c 01D8     		bhi	.L286
 3931              	.LVL418:
 3932              	.L281:
 515:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     
 3933              		.loc 1 515 5 discriminator 5 view .LVU981
 515:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     
 3934              		.loc 1 515 5 discriminator 5 view .LVU982
 515:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     
 3935              		.loc 1 515 5 discriminator 5 view .LVU983
 3936 007e E0B2     		uxtb	r0, r4
 3937 0080 D3E7     		b	.L277
 3938              	.LVL419:
 3939              	.L286:
 515:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     
 3940              		.loc 1 515 5 discriminator 3 view .LVU984
 3941              	.LBB47:
 515:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     
 3942              		.loc 1 515 5 discriminator 3 view .LVU985
 3943 0082 142B     		cmp	r3, #20
 3944 0084 28BF     		it	cs
 3945 0086 1423     		movcs	r3, #20
 3946 0088 1A46     		mov	r2, r3
 3947 008a 074B     		ldr	r3, .L287+4
 3948 008c 0093     		str	r3, [sp]
 3949 008e 0B4B     		ldr	r3, .L287+24
 3950 0090 0749     		ldr	r1, .L287+12
 3951 0092 51F82220 		ldr	r2, [r1, r2, lsl #2]
 3952 0096 0749     		ldr	r1, .L287+16
 3953 0098 8968     		ldr	r1, [r1, #8]
 3954 009a 0748     		ldr	r0, .L287+20
 3955              	.LVL420:
 515:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     
 3956              		.loc 1 515 5 is_stmt 0 discriminator 3 view .LVU986
 3957 009c FFF7FEFF 		bl	osal_printf
 3958              	.LVL421:
 3959 00a0 EDE7     		b	.L281
 3960              	.L288:
 3961 00a2 00BF     		.align	2
 3962              	.L287:
 3963 00a4 00000000 		.word	yt_debug_level
 3964 00a8 00000000 		.word	__FUNCTION__.28
 3965 00ac 00000000 		.word	.LC22
 3966 00b0 00000000 		.word	_yt_errmsg
 3967 00b4 00000000 		.word	_yt_prompt_msg
 3968 00b8 34000000 		.word	.LC1
 3969 00bc 44000000 		.word	.LC23
 3970              	.LBE47:
 3971              		.cfi_endproc
 3972              	.LFE17:
 3974              		.section	.text.fal_tiger_port_pkt_gap_get,"ax",%progbits
 3975              		.align	1
 3976              		.global	fal_tiger_port_pkt_gap_get
 3977              		.syntax unified
 3978              		.thumb
 3979              		.thumb_func
 3981              	fal_tiger_port_pkt_gap_get:
 3982              	.LVL422:
 3983              	.LFB18:
 519:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 520:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** yt_ret_t fal_tiger_port_pkt_gap_get(yt_unit_t unit, yt_port_t port, uint8_t *pGap)
 521:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** {
 3984              		.loc 1 521 1 is_stmt 1 view -0
 3985              		.cfi_startproc
 3986              		@ args = 0, pretend = 0, frame = 8
 3987              		@ frame_needed = 0, uses_anonymous_args = 0
 522:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     port_rate_ctrln_t entry;
 3988              		.loc 1 522 5 view .LVU988
 523:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     cmm_err_t ret = CMM_ERR_OK;
 3989              		.loc 1 523 5 view .LVU989
 524:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 525:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     if(NULL == pGap)
 3990              		.loc 1 525 5 view .LVU990
 3991              		.loc 1 525 7 is_stmt 0 view .LVU991
 3992 0000 002A     		cmp	r2, #0
 3993 0002 2ED0     		beq	.L293
 521:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     port_rate_ctrln_t entry;
 3994              		.loc 1 521 1 view .LVU992
 3995 0004 30B5     		push	{r4, r5, lr}
 3996              		.cfi_def_cfa_offset 12
 3997              		.cfi_offset 4, -12
 3998              		.cfi_offset 5, -8
 3999              		.cfi_offset 14, -4
 4000 0006 85B0     		sub	sp, sp, #20
 4001              		.cfi_def_cfa_offset 32
 4002 0008 1546     		mov	r5, r2
 526:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         return CMM_ERR_NULL_POINT;
 527:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     
 528:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     CMM_ERR_CHK(HAL_TBL_REG_READ(unit, PORT_RATE_CTRLNm, port, sizeof(port_rate_ctrln_t), &entry), 
 4003              		.loc 1 528 5 is_stmt 1 view .LVU993
 4004              		.loc 1 528 5 view .LVU994
 4005 000a 03AB     		add	r3, sp, #12
 4006 000c 0093     		str	r3, [sp]
 4007 000e 0423     		movs	r3, #4
 4008 0010 0A46     		mov	r2, r1
 4009              	.LVL423:
 4010              		.loc 1 528 5 is_stmt 0 view .LVU995
 4011 0012 C521     		movs	r1, #197
 4012              	.LVL424:
 4013              		.loc 1 528 5 view .LVU996
 4014 0014 FFF7FEFF 		bl	hal_table_reg_read
 4015              	.LVL425:
 4016              		.loc 1 528 5 view .LVU997
 4017 0018 0446     		mov	r4, r0
 4018              	.LVL426:
 4019              		.loc 1 528 5 view .LVU998
 4020 001a 10F0FF03 		ands	r3, r0, #255
 4021 001e 16D0     		beq	.L291
 4022              		.loc 1 528 5 is_stmt 1 discriminator 1 view .LVU999
 4023              		.loc 1 528 5 discriminator 1 view .LVU1000
 4024 0020 114A     		ldr	r2, .L299
 4025 0022 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 4026 0024 012A     		cmp	r2, #1
 4027 0026 02D8     		bhi	.L298
 4028              	.LVL427:
 4029              	.L292:
 4030              		.loc 1 528 5 discriminator 5 view .LVU1001
 4031              		.loc 1 528 5 discriminator 5 view .LVU1002
 4032              		.loc 1 528 5 discriminator 5 view .LVU1003
 4033 0028 E0B2     		uxtb	r0, r4
 4034              	.L289:
 529:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     HAL_FIELD_GET(PORT_RATE_CTRLNm, PORT_RATE_CTRLN_GAP_VALUEf, &entry, pGap);
 530:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     
 531:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     return CMM_ERR_OK;
 532:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** }
 4035              		.loc 1 532 1 is_stmt 0 view .LVU1004
 4036 002a 05B0     		add	sp, sp, #20
 4037              		.cfi_remember_state
 4038              		.cfi_def_cfa_offset 12
 4039              		@ sp needed
 4040 002c 30BD     		pop	{r4, r5, pc}
 4041              	.LVL428:
 4042              	.L298:
 4043              		.cfi_restore_state
 528:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     HAL_FIELD_GET(PORT_RATE_CTRLNm, PORT_RATE_CTRLN_GAP_VALUEf, &entry, pGap);
 4044              		.loc 1 528 5 is_stmt 1 discriminator 3 view .LVU1005
 4045              	.LBB48:
 528:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     HAL_FIELD_GET(PORT_RATE_CTRLNm, PORT_RATE_CTRLN_GAP_VALUEf, &entry, pGap);
 4046              		.loc 1 528 5 discriminator 3 view .LVU1006
 4047 002e 142B     		cmp	r3, #20
 4048 0030 28BF     		it	cs
 4049 0032 1423     		movcs	r3, #20
 4050 0034 1A46     		mov	r2, r3
 4051 0036 0D4B     		ldr	r3, .L299+4
 4052 0038 0093     		str	r3, [sp]
 4053 003a 0D4B     		ldr	r3, .L299+8
 4054 003c 0D49     		ldr	r1, .L299+12
 4055 003e 51F82220 		ldr	r2, [r1, r2, lsl #2]
 4056 0042 0D49     		ldr	r1, .L299+16
 4057 0044 8968     		ldr	r1, [r1, #8]
 4058 0046 0D48     		ldr	r0, .L299+20
 4059              	.LVL429:
 528:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     HAL_FIELD_GET(PORT_RATE_CTRLNm, PORT_RATE_CTRLN_GAP_VALUEf, &entry, pGap);
 4060              		.loc 1 528 5 is_stmt 0 discriminator 3 view .LVU1007
 4061 0048 FFF7FEFF 		bl	osal_printf
 4062              	.LVL430:
 4063 004c ECE7     		b	.L292
 4064              	.LVL431:
 4065              	.L291:
 528:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     HAL_FIELD_GET(PORT_RATE_CTRLNm, PORT_RATE_CTRLN_GAP_VALUEf, &entry, pGap);
 4066              		.loc 1 528 5 discriminator 3 view .LVU1008
 4067              	.LBE48:
 528:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     HAL_FIELD_GET(PORT_RATE_CTRLNm, PORT_RATE_CTRLN_GAP_VALUEf, &entry, pGap);
 4068              		.loc 1 528 5 is_stmt 1 discriminator 2 view .LVU1009
 529:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     HAL_FIELD_GET(PORT_RATE_CTRLNm, PORT_RATE_CTRLN_GAP_VALUEf, &entry, pGap);
 4069              		.loc 1 529 5 discriminator 2 view .LVU1010
 4070              	.LBB49:
 529:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     HAL_FIELD_GET(PORT_RATE_CTRLNm, PORT_RATE_CTRLN_GAP_VALUEf, &entry, pGap);
 4071              		.loc 1 529 5 discriminator 2 view .LVU1011
 529:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     HAL_FIELD_GET(PORT_RATE_CTRLNm, PORT_RATE_CTRLN_GAP_VALUEf, &entry, pGap);
 4072              		.loc 1 529 5 discriminator 2 view .LVU1012
 4073 004e 02AB     		add	r3, sp, #8
 4074 0050 03AA     		add	r2, sp, #12
 4075 0052 0021     		movs	r1, #0
 4076 0054 C520     		movs	r0, #197
 4077              	.LVL432:
 529:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     HAL_FIELD_GET(PORT_RATE_CTRLNm, PORT_RATE_CTRLN_GAP_VALUEf, &entry, pGap);
 4078              		.loc 1 529 5 is_stmt 0 discriminator 2 view .LVU1013
 4079 0056 FFF7FEFF 		bl	hal_tbl_reg_field_get
 4080              	.LVL433:
 529:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     HAL_FIELD_GET(PORT_RATE_CTRLNm, PORT_RATE_CTRLN_GAP_VALUEf, &entry, pGap);
 4081              		.loc 1 529 5 is_stmt 1 discriminator 2 view .LVU1014
 4082 005a 029B     		ldr	r3, [sp, #8]
 4083 005c 2B70     		strb	r3, [r5]
 4084              	.LBE49:
 529:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     HAL_FIELD_GET(PORT_RATE_CTRLNm, PORT_RATE_CTRLN_GAP_VALUEf, &entry, pGap);
 4085              		.loc 1 529 5 discriminator 2 view .LVU1015
 531:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** }
 4086              		.loc 1 531 5 discriminator 2 view .LVU1016
 531:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** }
 4087              		.loc 1 531 12 is_stmt 0 discriminator 2 view .LVU1017
 4088 005e 0020     		movs	r0, #0
 4089 0060 E3E7     		b	.L289
 4090              	.LVL434:
 4091              	.L293:
 4092              		.cfi_def_cfa_offset 0
 4093              		.cfi_restore 4
 4094              		.cfi_restore 5
 4095              		.cfi_restore 14
 526:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     
 4096              		.loc 1 526 16 view .LVU1018
 4097 0062 0220     		movs	r0, #2
 4098              	.LVL435:
 4099              		.loc 1 532 1 view .LVU1019
 4100 0064 7047     		bx	lr
 4101              	.L300:
 4102 0066 00BF     		.align	2
 4103              	.L299:
 4104 0068 00000000 		.word	yt_debug_level
 4105 006c 00000000 		.word	__FUNCTION__.27
 4106 0070 00000000 		.word	.LC22
 4107 0074 00000000 		.word	_yt_errmsg
 4108 0078 00000000 		.word	_yt_prompt_msg
 4109 007c 34000000 		.word	.LC1
 4110              		.cfi_endproc
 4111              	.LFE18:
 4113              		.section	.rodata.fal_tiger_port_macAutoNeg_enable_set.str1.4,"aMS",%progbits,1
 4114              		.align	2
 4115              	.LC24:
 4116 0000 68616C5F 		.ascii	"hal_table_reg_read(unit,11,mac_id,sizeof(port_ctrl_"
 4116      7461626C 
 4116      655F7265 
 4116      675F7265 
 4116      61642875 
 4117 0033 74292C26 		.ascii	"t),&port_ctrl)\000"
 4117      706F7274 
 4117      5F637472 
 4117      6C2900
 4118 0042 0000     		.align	2
 4119              	.LC25:
 4120 0044 68616C5F 		.ascii	"hal_table_reg_write(unit,11,mac_id,sizeof(port_ctrl"
 4120      7461626C 
 4120      655F7265 
 4120      675F7772 
 4120      69746528 
 4121 0077 5F74292C 		.ascii	"_t),&port_ctrl)\000"
 4121      26706F72 
 4121      745F6374 
 4121      726C2900 
 4122              		.section	.text.fal_tiger_port_macAutoNeg_enable_set,"ax",%progbits
 4123              		.align	1
 4124              		.global	fal_tiger_port_macAutoNeg_enable_set
 4125              		.syntax unified
 4126              		.thumb
 4127              		.thumb_func
 4129              	fal_tiger_port_macAutoNeg_enable_set:
 4130              	.LVL436:
 4131              	.LFB19:
 533:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 534:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** yt_ret_t fal_tiger_port_macAutoNeg_enable_set(yt_unit_t unit, yt_port_t port, yt_enable_t enable)
 535:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** {
 4132              		.loc 1 535 1 is_stmt 1 view -0
 4133              		.cfi_startproc
 4134              		@ args = 0, pretend = 0, frame = 8
 4135              		@ frame_needed = 0, uses_anonymous_args = 0
 4136              		.loc 1 535 1 is_stmt 0 view .LVU1021
 4137 0000 2DE9F043 		push	{r4, r5, r6, r7, r8, r9, lr}
 4138              		.cfi_def_cfa_offset 28
 4139              		.cfi_offset 4, -28
 4140              		.cfi_offset 5, -24
 4141              		.cfi_offset 6, -20
 4142              		.cfi_offset 7, -16
 4143              		.cfi_offset 8, -12
 4144              		.cfi_offset 9, -8
 4145              		.cfi_offset 14, -4
 4146 0004 85B0     		sub	sp, sp, #20
 4147              		.cfi_def_cfa_offset 48
 4148 0006 0546     		mov	r5, r0
 4149 0008 1646     		mov	r6, r2
 536:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     cmm_err_t ret = CMM_ERR_OK;
 4150              		.loc 1 536 5 is_stmt 1 view .LVU1022
 4151              	.LVL437:
 537:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     yt_enable_t orgEnable = YT_DISABLE;
 4152              		.loc 1 537 5 view .LVU1023
 538:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     port_ctrl_t port_ctrl;
 4153              		.loc 1 538 5 view .LVU1024
 539:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     yt_macid_t mac_id;
 4154              		.loc 1 539 5 view .LVU1025
 540:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     yt_port_t phy_addr;
 4155              		.loc 1 540 5 view .LVU1026
 541:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 542:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     mac_id = CAL_YTP_TO_MAC(unit, port);
 4156              		.loc 1 542 5 view .LVU1027
 4157              		.loc 1 542 14 is_stmt 0 view .LVU1028
 4158 000a 4C4B     		ldr	r3, .L319
 4159 000c 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 4160 000e 53B1     		cbz	r3, .L308
 4161              		.loc 1 542 14 discriminator 1 view .LVU1029
 4162 0010 4B4B     		ldr	r3, .L319+4
 4163 0012 53F82030 		ldr	r3, [r3, r0, lsl #2]
 4164 0016 1A7D     		ldrb	r2, [r3, #20]	@ zero_extendqisi2
 4165              	.LVL438:
 4166              		.loc 1 542 14 discriminator 1 view .LVU1030
 4167 0018 8A42     		cmp	r2, r1
 4168 001a 26D9     		bls	.L309
 4169              		.loc 1 542 14 discriminator 3 view .LVU1031
 4170 001c 8A1D     		adds	r2, r1, #6
 4171 001e 53F82230 		ldr	r3, [r3, r2, lsl #2]
 4172 0022 1F78     		ldrb	r7, [r3]	@ zero_extendqisi2
 4173 0024 00E0     		b	.L302
 4174              	.LVL439:
 4175              	.L308:
 4176              		.loc 1 542 14 view .LVU1032
 4177 0026 FF27     		movs	r7, #255
 4178              	.LVL440:
 4179              	.L302:
 543:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     phy_addr = CAL_YTP_TO_PHYADDR(unit, port);
 4180              		.loc 1 543 5 is_stmt 1 discriminator 6 view .LVU1033
 4181              		.loc 1 543 16 is_stmt 0 discriminator 6 view .LVU1034
 4182 0028 454B     		ldr	r3, .L319+4
 4183 002a 53F82530 		ldr	r3, [r3, r5, lsl #2]
 4184 002e 0631     		adds	r1, r1, #6
 4185              	.LVL441:
 4186              		.loc 1 543 16 discriminator 6 view .LVU1035
 4187 0030 53F82130 		ldr	r3, [r3, r1, lsl #2]
 4188 0034 93F80380 		ldrb	r8, [r3, #3]	@ zero_extendqisi2
 4189              	.LVL442:
 544:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 545:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     osal_memset(&port_ctrl, 0, sizeof(port_ctrl_t));
 4190              		.loc 1 545 5 is_stmt 1 discriminator 6 view .LVU1036
 4191 0038 03AC     		add	r4, sp, #12
 4192 003a 0422     		movs	r2, #4
 4193 003c 0021     		movs	r1, #0
 4194              	.LVL443:
 4195              		.loc 1 545 5 is_stmt 0 discriminator 6 view .LVU1037
 4196 003e 2046     		mov	r0, r4
 4197              	.LVL444:
 4198              		.loc 1 545 5 discriminator 6 view .LVU1038
 4199 0040 FFF7FEFF 		bl	osal_memset
 4200              	.LVL445:
 546:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     CMM_ERR_CHK(HAL_TBL_REG_READ(unit, PORT_CTRLm, mac_id, sizeof(port_ctrl_t), &port_ctrl), ret);
 4201              		.loc 1 546 5 is_stmt 1 discriminator 6 view .LVU1039
 4202              		.loc 1 546 5 discriminator 6 view .LVU1040
 4203 0044 0094     		str	r4, [sp]
 4204 0046 0423     		movs	r3, #4
 4205 0048 3A46     		mov	r2, r7
 4206 004a 0B21     		movs	r1, #11
 4207 004c 2846     		mov	r0, r5
 4208 004e FFF7FEFF 		bl	hal_table_reg_read
 4209              	.LVL446:
 4210 0052 0446     		mov	r4, r0
 4211              	.LVL447:
 4212              		.loc 1 546 5 is_stmt 0 discriminator 6 view .LVU1041
 4213 0054 10F0FF03 		ands	r3, r0, #255
 4214 0058 19D0     		beq	.L303
 4215              		.loc 1 546 5 is_stmt 1 discriminator 1 view .LVU1042
 4216              		.loc 1 546 5 discriminator 1 view .LVU1043
 4217 005a 3A4A     		ldr	r2, .L319+8
 4218 005c 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 4219 005e 012A     		cmp	r2, #1
 4220 0060 05D8     		bhi	.L315
 4221              	.LVL448:
 4222              	.L304:
 4223              		.loc 1 546 5 discriminator 5 view .LVU1044
 4224              		.loc 1 546 5 discriminator 5 view .LVU1045
 4225              		.loc 1 546 5 discriminator 5 view .LVU1046
 4226 0062 E0B2     		uxtb	r0, r4
 4227              	.LVL449:
 4228              	.L301:
 547:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     HAL_FIELD_GET(PORT_CTRLm, PORT_CTRL_AN_LINK_ENf, &port_ctrl, &orgEnable);
 548:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     HAL_FIELD_SET(PORT_CTRLm, PORT_CTRL_FLOW_LINK_ANf, &port_ctrl, enable);
 549:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     HAL_FIELD_SET(PORT_CTRLm, PORT_CTRL_AN_LINK_ENf, &port_ctrl, enable);
 550:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     CMM_ERR_CHK(HAL_TBL_REG_WRITE(unit, PORT_CTRLm, mac_id, sizeof(port_ctrl_t), &port_ctrl), ret);
 551:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 552:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     /*mac force to auto,need phy tiger*/
 553:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     if(orgEnable == YT_DISABLE && enable == YT_ENABLE)
 554:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     {
 555:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         if(phy_addr != INVALID_ID)
 556:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         {
 557:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             if(HALPHYDRV(unit, mac_id) != NULL)
 558:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             {
 559:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****                 HALPHYDRV_FUNC(unit, mac_id)->phy_restart(unit, phy_addr);
 560:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             }
 561:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         }
 562:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     }
 563:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 564:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     return CMM_ERR_OK;
 565:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** }
 4229              		.loc 1 565 1 is_stmt 0 view .LVU1047
 4230 0064 05B0     		add	sp, sp, #20
 4231              		.cfi_remember_state
 4232              		.cfi_def_cfa_offset 28
 4233              		@ sp needed
 4234 0066 BDE8F083 		pop	{r4, r5, r6, r7, r8, r9, pc}
 4235              	.LVL450:
 4236              	.L309:
 4237              		.cfi_restore_state
 542:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     phy_addr = CAL_YTP_TO_PHYADDR(unit, port);
 4238              		.loc 1 542 14 view .LVU1048
 4239 006a FF27     		movs	r7, #255
 4240 006c DCE7     		b	.L302
 4241              	.LVL451:
 4242              	.L315:
 546:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     CMM_ERR_CHK(HAL_TBL_REG_READ(unit, PORT_CTRLm, mac_id, sizeof(port_ctrl_t), &port_ctrl), ret);
 4243              		.loc 1 546 5 is_stmt 1 discriminator 3 view .LVU1049
 4244              	.LBB50:
 546:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     CMM_ERR_CHK(HAL_TBL_REG_READ(unit, PORT_CTRLm, mac_id, sizeof(port_ctrl_t), &port_ctrl), ret);
 4245              		.loc 1 546 5 discriminator 3 view .LVU1050
 4246 006e 142B     		cmp	r3, #20
 4247 0070 28BF     		it	cs
 4248 0072 1423     		movcs	r3, #20
 4249 0074 1A46     		mov	r2, r3
 4250 0076 344B     		ldr	r3, .L319+12
 4251 0078 0093     		str	r3, [sp]
 4252 007a 344B     		ldr	r3, .L319+16
 4253 007c 3449     		ldr	r1, .L319+20
 4254 007e 51F82220 		ldr	r2, [r1, r2, lsl #2]
 4255 0082 3449     		ldr	r1, .L319+24
 4256 0084 8968     		ldr	r1, [r1, #8]
 4257 0086 3448     		ldr	r0, .L319+28
 4258              	.LVL452:
 546:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     CMM_ERR_CHK(HAL_TBL_REG_READ(unit, PORT_CTRLm, mac_id, sizeof(port_ctrl_t), &port_ctrl), ret);
 4259              		.loc 1 546 5 is_stmt 0 discriminator 3 view .LVU1051
 4260 0088 FFF7FEFF 		bl	osal_printf
 4261              	.LVL453:
 4262 008c E9E7     		b	.L304
 4263              	.LVL454:
 4264              	.L303:
 546:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     CMM_ERR_CHK(HAL_TBL_REG_READ(unit, PORT_CTRLm, mac_id, sizeof(port_ctrl_t), &port_ctrl), ret);
 4265              		.loc 1 546 5 discriminator 3 view .LVU1052
 4266              	.LBE50:
 546:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     CMM_ERR_CHK(HAL_TBL_REG_READ(unit, PORT_CTRLm, mac_id, sizeof(port_ctrl_t), &port_ctrl), ret);
 4267              		.loc 1 546 5 is_stmt 1 discriminator 2 view .LVU1053
 547:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     HAL_FIELD_GET(PORT_CTRLm, PORT_CTRL_AN_LINK_ENf, &port_ctrl, &orgEnable);
 4268              		.loc 1 547 5 discriminator 2 view .LVU1054
 4269              	.LBB51:
 547:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     HAL_FIELD_GET(PORT_CTRLm, PORT_CTRL_AN_LINK_ENf, &port_ctrl, &orgEnable);
 4270              		.loc 1 547 5 discriminator 2 view .LVU1055
 547:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     HAL_FIELD_GET(PORT_CTRLm, PORT_CTRL_AN_LINK_ENf, &port_ctrl, &orgEnable);
 4271              		.loc 1 547 5 discriminator 2 view .LVU1056
 4272 008e 03AC     		add	r4, sp, #12
 4273 0090 02AB     		add	r3, sp, #8
 4274 0092 2246     		mov	r2, r4
 4275 0094 0121     		movs	r1, #1
 4276 0096 0B20     		movs	r0, #11
 4277              	.LVL455:
 547:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     HAL_FIELD_GET(PORT_CTRLm, PORT_CTRL_AN_LINK_ENf, &port_ctrl, &orgEnable);
 4278              		.loc 1 547 5 is_stmt 0 discriminator 2 view .LVU1057
 4279 0098 FFF7FEFF 		bl	hal_tbl_reg_field_get
 4280              	.LVL456:
 547:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     HAL_FIELD_GET(PORT_CTRLm, PORT_CTRL_AN_LINK_ENf, &port_ctrl, &orgEnable);
 4281              		.loc 1 547 5 is_stmt 1 discriminator 2 view .LVU1058
 4282 009c 9DF80890 		ldrb	r9, [sp, #8]	@ zero_extendqisi2
 4283              	.LVL457:
 547:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     HAL_FIELD_GET(PORT_CTRLm, PORT_CTRL_AN_LINK_ENf, &port_ctrl, &orgEnable);
 4284              		.loc 1 547 5 is_stmt 0 discriminator 2 view .LVU1059
 4285              	.LBE51:
 547:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     HAL_FIELD_GET(PORT_CTRLm, PORT_CTRL_AN_LINK_ENf, &port_ctrl, &orgEnable);
 4286              		.loc 1 547 5 is_stmt 1 discriminator 2 view .LVU1060
 548:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     HAL_FIELD_SET(PORT_CTRLm, PORT_CTRL_AN_LINK_ENf, &port_ctrl, enable);
 4287              		.loc 1 548 5 discriminator 2 view .LVU1061
 4288 00a0 3346     		mov	r3, r6
 4289 00a2 2246     		mov	r2, r4
 4290 00a4 0021     		movs	r1, #0
 4291 00a6 0B20     		movs	r0, #11
 4292 00a8 FFF7FEFF 		bl	hal_tbl_reg_field_set
 4293              	.LVL458:
 549:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     CMM_ERR_CHK(HAL_TBL_REG_WRITE(unit, PORT_CTRLm, mac_id, sizeof(port_ctrl_t), &port_ctrl), ret);
 4294              		.loc 1 549 5 discriminator 2 view .LVU1062
 4295 00ac 3346     		mov	r3, r6
 4296 00ae 2246     		mov	r2, r4
 4297 00b0 0121     		movs	r1, #1
 4298 00b2 0B20     		movs	r0, #11
 4299 00b4 FFF7FEFF 		bl	hal_tbl_reg_field_set
 4300              	.LVL459:
 550:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 4301              		.loc 1 550 5 discriminator 2 view .LVU1063
 550:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 4302              		.loc 1 550 5 discriminator 2 view .LVU1064
 4303 00b8 0094     		str	r4, [sp]
 4304 00ba 0423     		movs	r3, #4
 4305 00bc 3A46     		mov	r2, r7
 4306 00be 0B21     		movs	r1, #11
 4307 00c0 2846     		mov	r0, r5
 4308 00c2 FFF7FEFF 		bl	hal_table_reg_write
 4309              	.LVL460:
 4310 00c6 0446     		mov	r4, r0
 4311              	.LVL461:
 550:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 4312              		.loc 1 550 5 is_stmt 0 discriminator 2 view .LVU1065
 4313 00c8 10F0FF03 		ands	r3, r0, #255
 4314 00cc 06D1     		bne	.L316
 550:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 4315              		.loc 1 550 5 is_stmt 1 discriminator 2 view .LVU1066
 553:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     {
 4316              		.loc 1 553 5 discriminator 2 view .LVU1067
 553:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     {
 4317              		.loc 1 553 7 is_stmt 0 discriminator 2 view .LVU1068
 4318 00ce B9F1000F 		cmp	r9, #0
 4319 00d2 2DD1     		bne	.L310
 553:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     {
 4320              		.loc 1 553 32 discriminator 1 view .LVU1069
 4321 00d4 012E     		cmp	r6, #1
 4322 00d6 17D0     		beq	.L317
 564:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** }
 4323              		.loc 1 564 12 view .LVU1070
 4324 00d8 0020     		movs	r0, #0
 4325              	.LVL462:
 564:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** }
 4326              		.loc 1 564 12 view .LVU1071
 4327 00da C3E7     		b	.L301
 4328              	.LVL463:
 4329              	.L316:
 550:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 4330              		.loc 1 550 5 is_stmt 1 discriminator 1 view .LVU1072
 550:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 4331              		.loc 1 550 5 discriminator 1 view .LVU1073
 4332 00dc 194A     		ldr	r2, .L319+8
 4333 00de 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 4334 00e0 012A     		cmp	r2, #1
 4335 00e2 01D8     		bhi	.L318
 4336              	.LVL464:
 4337              	.L307:
 550:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 4338              		.loc 1 550 5 discriminator 5 view .LVU1074
 550:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 4339              		.loc 1 550 5 discriminator 5 view .LVU1075
 550:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 4340              		.loc 1 550 5 discriminator 5 view .LVU1076
 4341 00e4 E0B2     		uxtb	r0, r4
 4342 00e6 BDE7     		b	.L301
 4343              	.LVL465:
 4344              	.L318:
 550:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 4345              		.loc 1 550 5 discriminator 3 view .LVU1077
 4346              	.LBB52:
 550:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 4347              		.loc 1 550 5 discriminator 3 view .LVU1078
 4348 00e8 142B     		cmp	r3, #20
 4349 00ea 28BF     		it	cs
 4350 00ec 1423     		movcs	r3, #20
 4351 00ee 1A46     		mov	r2, r3
 4352 00f0 154B     		ldr	r3, .L319+12
 4353 00f2 0093     		str	r3, [sp]
 4354 00f4 194B     		ldr	r3, .L319+32
 4355 00f6 1649     		ldr	r1, .L319+20
 4356 00f8 51F82220 		ldr	r2, [r1, r2, lsl #2]
 4357 00fc 1549     		ldr	r1, .L319+24
 4358 00fe 8968     		ldr	r1, [r1, #8]
 4359 0100 1548     		ldr	r0, .L319+28
 4360              	.LVL466:
 550:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 4361              		.loc 1 550 5 is_stmt 0 discriminator 3 view .LVU1079
 4362 0102 FFF7FEFF 		bl	osal_printf
 4363              	.LVL467:
 4364 0106 EDE7     		b	.L307
 4365              	.LVL468:
 4366              	.L317:
 550:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 4367              		.loc 1 550 5 discriminator 3 view .LVU1080
 4368              	.LBE52:
 555:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         {
 4369              		.loc 1 555 9 is_stmt 1 view .LVU1081
 555:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         {
 4370              		.loc 1 555 11 is_stmt 0 view .LVU1082
 4371 0108 B8F1FF0F 		cmp	r8, #255
 4372 010c 12D0     		beq	.L312
 557:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             {
 4373              		.loc 1 557 13 is_stmt 1 view .LVU1083
 557:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             {
 4374              		.loc 1 557 16 is_stmt 0 view .LVU1084
 4375 010e C5EBC503 		rsb	r3, r5, r5, lsl #3
 4376 0112 05EB8303 		add	r3, r5, r3, lsl #2
 4377 0116 3B44     		add	r3, r3, r7
 4378 0118 114A     		ldr	r2, .L319+36
 4379 011a 02EB8303 		add	r3, r2, r3, lsl #2
 4380 011e 5B68     		ldr	r3, [r3, #4]
 557:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             {
 4381              		.loc 1 557 15 view .LVU1085
 4382 0120 53B1     		cbz	r3, .L313
 559:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             }
 4383              		.loc 1 559 17 is_stmt 1 view .LVU1086
 4384 0122 9B68     		ldr	r3, [r3, #8]
 559:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             }
 4385              		.loc 1 559 45 is_stmt 0 view .LVU1087
 4386 0124 9B68     		ldr	r3, [r3, #8]
 559:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             }
 4387              		.loc 1 559 17 view .LVU1088
 4388 0126 4146     		mov	r1, r8
 4389 0128 2846     		mov	r0, r5
 4390              	.LVL469:
 559:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             }
 4391              		.loc 1 559 17 view .LVU1089
 4392 012a 9847     		blx	r3
 4393              	.LVL470:
 564:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** }
 4394              		.loc 1 564 12 view .LVU1090
 4395 012c 0020     		movs	r0, #0
 4396 012e 99E7     		b	.L301
 4397              	.LVL471:
 4398              	.L310:
 564:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** }
 4399              		.loc 1 564 12 view .LVU1091
 4400 0130 0020     		movs	r0, #0
 4401              	.LVL472:
 564:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** }
 4402              		.loc 1 564 12 view .LVU1092
 4403 0132 97E7     		b	.L301
 4404              	.LVL473:
 4405              	.L312:
 564:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** }
 4406              		.loc 1 564 12 view .LVU1093
 4407 0134 0020     		movs	r0, #0
 4408              	.LVL474:
 564:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** }
 4409              		.loc 1 564 12 view .LVU1094
 4410 0136 95E7     		b	.L301
 4411              	.LVL475:
 4412              	.L313:
 564:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** }
 4413              		.loc 1 564 12 view .LVU1095
 4414 0138 0020     		movs	r0, #0
 4415              	.LVL476:
 564:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** }
 4416              		.loc 1 564 12 view .LVU1096
 4417 013a 93E7     		b	.L301
 4418              	.L320:
 4419              		.align	2
 4420              	.L319:
 4421 013c 00000000 		.word	gcal_inited
 4422 0140 00000000 		.word	gpSwitchUnit
 4423 0144 00000000 		.word	yt_debug_level
 4424 0148 00000000 		.word	__FUNCTION__.26
 4425 014c 00000000 		.word	.LC24
 4426 0150 00000000 		.word	_yt_errmsg
 4427 0154 00000000 		.word	_yt_prompt_msg
 4428 0158 34000000 		.word	.LC1
 4429 015c 44000000 		.word	.LC25
 4430 0160 00000000 		.word	gHalCtrl
 4431              		.cfi_endproc
 4432              	.LFE19:
 4434              		.section	.text.fal_tiger_port_macAutoNeg_enable_get,"ax",%progbits
 4435              		.align	1
 4436              		.global	fal_tiger_port_macAutoNeg_enable_get
 4437              		.syntax unified
 4438              		.thumb
 4439              		.thumb_func
 4441              	fal_tiger_port_macAutoNeg_enable_get:
 4442              	.LVL477:
 4443              	.LFB20:
 566:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 567:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** yt_ret_t fal_tiger_port_macAutoNeg_enable_get(yt_unit_t unit, yt_port_t port, yt_enable_t *pEnable)
 568:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** {
 4444              		.loc 1 568 1 is_stmt 1 view -0
 4445              		.cfi_startproc
 4446              		@ args = 0, pretend = 0, frame = 8
 4447              		@ frame_needed = 0, uses_anonymous_args = 0
 4448              		.loc 1 568 1 is_stmt 0 view .LVU1098
 4449 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 4450              		.cfi_def_cfa_offset 20
 4451              		.cfi_offset 4, -20
 4452              		.cfi_offset 5, -16
 4453              		.cfi_offset 6, -12
 4454              		.cfi_offset 7, -8
 4455              		.cfi_offset 14, -4
 4456 0002 85B0     		sub	sp, sp, #20
 4457              		.cfi_def_cfa_offset 40
 4458 0004 0546     		mov	r5, r0
 4459 0006 1646     		mov	r6, r2
 569:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     cmm_err_t ret = CMM_ERR_OK;
 4460              		.loc 1 569 5 is_stmt 1 view .LVU1099
 4461              	.LVL478:
 570:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     port_ctrl_t port_ctrl;
 4462              		.loc 1 570 5 view .LVU1100
 571:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     yt_macid_t mac_id;
 4463              		.loc 1 571 5 view .LVU1101
 572:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 573:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     mac_id = CAL_YTP_TO_MAC(unit, port);
 4464              		.loc 1 573 5 view .LVU1102
 4465              		.loc 1 573 14 is_stmt 0 view .LVU1103
 4466 0008 214B     		ldr	r3, .L330
 4467 000a 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 4468 000c 53B1     		cbz	r3, .L326
 4469              		.loc 1 573 14 discriminator 1 view .LVU1104
 4470 000e 214B     		ldr	r3, .L330+4
 4471 0010 53F82030 		ldr	r3, [r3, r0, lsl #2]
 4472 0014 1A7D     		ldrb	r2, [r3, #20]	@ zero_extendqisi2
 4473              	.LVL479:
 4474              		.loc 1 573 14 discriminator 1 view .LVU1105
 4475 0016 8A42     		cmp	r2, r1
 4476 0018 1DD9     		bls	.L327
 4477              		.loc 1 573 14 discriminator 3 view .LVU1106
 4478 001a 0631     		adds	r1, r1, #6
 4479              	.LVL480:
 4480              		.loc 1 573 14 discriminator 3 view .LVU1107
 4481 001c 53F82130 		ldr	r3, [r3, r1, lsl #2]
 4482 0020 1F78     		ldrb	r7, [r3]	@ zero_extendqisi2
 4483 0022 00E0     		b	.L322
 4484              	.LVL481:
 4485              	.L326:
 4486              		.loc 1 573 14 view .LVU1108
 4487 0024 FF27     		movs	r7, #255
 4488              	.LVL482:
 4489              	.L322:
 574:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     osal_memset(&port_ctrl, 0, sizeof(port_ctrl_t));
 4490              		.loc 1 574 5 is_stmt 1 discriminator 6 view .LVU1109
 4491 0026 03AC     		add	r4, sp, #12
 4492 0028 0422     		movs	r2, #4
 4493 002a 0021     		movs	r1, #0
 4494 002c 2046     		mov	r0, r4
 4495              	.LVL483:
 4496              		.loc 1 574 5 is_stmt 0 discriminator 6 view .LVU1110
 4497 002e FFF7FEFF 		bl	osal_memset
 4498              	.LVL484:
 575:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 576:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     CMM_ERR_CHK(HAL_TBL_REG_READ(unit, PORT_CTRLm, mac_id, sizeof(port_ctrl_t), &port_ctrl), ret);
 4499              		.loc 1 576 5 is_stmt 1 discriminator 6 view .LVU1111
 4500              		.loc 1 576 5 discriminator 6 view .LVU1112
 4501 0032 0094     		str	r4, [sp]
 4502 0034 0423     		movs	r3, #4
 4503 0036 3A46     		mov	r2, r7
 4504 0038 0B21     		movs	r1, #11
 4505 003a 2846     		mov	r0, r5
 4506 003c FFF7FEFF 		bl	hal_table_reg_read
 4507              	.LVL485:
 4508 0040 0446     		mov	r4, r0
 4509              	.LVL486:
 4510              		.loc 1 576 5 is_stmt 0 discriminator 6 view .LVU1113
 4511 0042 10F0FF03 		ands	r3, r0, #255
 4512 0046 18D0     		beq	.L323
 4513              		.loc 1 576 5 is_stmt 1 discriminator 1 view .LVU1114
 4514              		.loc 1 576 5 discriminator 1 view .LVU1115
 4515 0048 134A     		ldr	r2, .L330+8
 4516 004a 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 4517 004c 012A     		cmp	r2, #1
 4518 004e 04D8     		bhi	.L329
 4519              	.LVL487:
 4520              	.L324:
 4521              		.loc 1 576 5 discriminator 5 view .LVU1116
 4522              		.loc 1 576 5 discriminator 5 view .LVU1117
 4523              		.loc 1 576 5 discriminator 5 view .LVU1118
 4524 0050 E0B2     		uxtb	r0, r4
 4525              	.L321:
 577:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     HAL_FIELD_GET(PORT_CTRLm, PORT_CTRL_AN_LINK_ENf, &port_ctrl, pEnable);
 578:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 579:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     return CMM_ERR_OK;
 580:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** }
 4526              		.loc 1 580 1 is_stmt 0 view .LVU1119
 4527 0052 05B0     		add	sp, sp, #20
 4528              		.cfi_remember_state
 4529              		.cfi_def_cfa_offset 20
 4530              		@ sp needed
 4531 0054 F0BD     		pop	{r4, r5, r6, r7, pc}
 4532              	.LVL488:
 4533              	.L327:
 4534              		.cfi_restore_state
 573:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     osal_memset(&port_ctrl, 0, sizeof(port_ctrl_t));
 4535              		.loc 1 573 14 view .LVU1120
 4536 0056 FF27     		movs	r7, #255
 4537 0058 E5E7     		b	.L322
 4538              	.LVL489:
 4539              	.L329:
 576:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     HAL_FIELD_GET(PORT_CTRLm, PORT_CTRL_AN_LINK_ENf, &port_ctrl, pEnable);
 4540              		.loc 1 576 5 is_stmt 1 discriminator 3 view .LVU1121
 4541              	.LBB53:
 576:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     HAL_FIELD_GET(PORT_CTRLm, PORT_CTRL_AN_LINK_ENf, &port_ctrl, pEnable);
 4542              		.loc 1 576 5 discriminator 3 view .LVU1122
 4543 005a 142B     		cmp	r3, #20
 4544 005c 28BF     		it	cs
 4545 005e 1423     		movcs	r3, #20
 4546 0060 1A46     		mov	r2, r3
 4547 0062 0E4B     		ldr	r3, .L330+12
 4548 0064 0093     		str	r3, [sp]
 4549 0066 0E4B     		ldr	r3, .L330+16
 4550 0068 0E49     		ldr	r1, .L330+20
 4551 006a 51F82220 		ldr	r2, [r1, r2, lsl #2]
 4552 006e 0E49     		ldr	r1, .L330+24
 4553 0070 8968     		ldr	r1, [r1, #8]
 4554 0072 0E48     		ldr	r0, .L330+28
 4555              	.LVL490:
 576:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     HAL_FIELD_GET(PORT_CTRLm, PORT_CTRL_AN_LINK_ENf, &port_ctrl, pEnable);
 4556              		.loc 1 576 5 is_stmt 0 discriminator 3 view .LVU1123
 4557 0074 FFF7FEFF 		bl	osal_printf
 4558              	.LVL491:
 4559 0078 EAE7     		b	.L324
 4560              	.LVL492:
 4561              	.L323:
 576:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     HAL_FIELD_GET(PORT_CTRLm, PORT_CTRL_AN_LINK_ENf, &port_ctrl, pEnable);
 4562              		.loc 1 576 5 discriminator 3 view .LVU1124
 4563              	.LBE53:
 576:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     HAL_FIELD_GET(PORT_CTRLm, PORT_CTRL_AN_LINK_ENf, &port_ctrl, pEnable);
 4564              		.loc 1 576 5 is_stmt 1 discriminator 2 view .LVU1125
 577:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     HAL_FIELD_GET(PORT_CTRLm, PORT_CTRL_AN_LINK_ENf, &port_ctrl, pEnable);
 4565              		.loc 1 577 5 discriminator 2 view .LVU1126
 4566              	.LBB54:
 577:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     HAL_FIELD_GET(PORT_CTRLm, PORT_CTRL_AN_LINK_ENf, &port_ctrl, pEnable);
 4567              		.loc 1 577 5 discriminator 2 view .LVU1127
 577:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     HAL_FIELD_GET(PORT_CTRLm, PORT_CTRL_AN_LINK_ENf, &port_ctrl, pEnable);
 4568              		.loc 1 577 5 discriminator 2 view .LVU1128
 4569 007a 02AB     		add	r3, sp, #8
 4570 007c 03AA     		add	r2, sp, #12
 4571 007e 0121     		movs	r1, #1
 4572 0080 0B20     		movs	r0, #11
 4573              	.LVL493:
 577:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     HAL_FIELD_GET(PORT_CTRLm, PORT_CTRL_AN_LINK_ENf, &port_ctrl, pEnable);
 4574              		.loc 1 577 5 is_stmt 0 discriminator 2 view .LVU1129
 4575 0082 FFF7FEFF 		bl	hal_tbl_reg_field_get
 4576              	.LVL494:
 577:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     HAL_FIELD_GET(PORT_CTRLm, PORT_CTRL_AN_LINK_ENf, &port_ctrl, pEnable);
 4577              		.loc 1 577 5 is_stmt 1 discriminator 2 view .LVU1130
 4578 0086 029B     		ldr	r3, [sp, #8]
 4579 0088 3370     		strb	r3, [r6]
 4580              	.LBE54:
 577:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     HAL_FIELD_GET(PORT_CTRLm, PORT_CTRL_AN_LINK_ENf, &port_ctrl, pEnable);
 4581              		.loc 1 577 5 discriminator 2 view .LVU1131
 579:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** }
 4582              		.loc 1 579 5 discriminator 2 view .LVU1132
 579:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** }
 4583              		.loc 1 579 12 is_stmt 0 discriminator 2 view .LVU1133
 4584 008a 0020     		movs	r0, #0
 4585 008c E1E7     		b	.L321
 4586              	.L331:
 4587 008e 00BF     		.align	2
 4588              	.L330:
 4589 0090 00000000 		.word	gcal_inited
 4590 0094 00000000 		.word	gpSwitchUnit
 4591 0098 00000000 		.word	yt_debug_level
 4592 009c 00000000 		.word	__FUNCTION__.25
 4593 00a0 00000000 		.word	.LC24
 4594 00a4 00000000 		.word	_yt_errmsg
 4595 00a8 00000000 		.word	_yt_prompt_msg
 4596 00ac 34000000 		.word	.LC1
 4597              		.cfi_endproc
 4598              	.LFE20:
 4600              		.section	.rodata.fal_tiger_port_mac_force_set.str1.4,"aMS",%progbits,1
 4601              		.align	2
 4602              	.LC26:
 4603 0000 68616C5F 		.ascii	"hal_table_reg_read(unit,11,mac_id,sizeof(port_ctrl_"
 4603      7461626C 
 4603      655F7265 
 4603      675F7265 
 4603      61642875 
 4604 0033 74292C26 		.ascii	"t),&port_ctrl_entry)\000"
 4604      706F7274 
 4604      5F637472 
 4604      6C5F656E 
 4604      74727929 
 4605              		.align	2
 4606              	.LC27:
 4607 0048 68616C5F 		.ascii	"hal_table_reg_write(unit,11,mac_id,sizeof(port_ctrl"
 4607      7461626C 
 4607      655F7265 
 4607      675F7772 
 4607      69746528 
 4608 007b 5F74292C 		.ascii	"_t),&port_ctrl_entry)\000"
 4608      26706F72 
 4608      745F6374 
 4608      726C5F65 
 4608      6E747279 
 4609              		.section	.text.fal_tiger_port_mac_force_set,"ax",%progbits
 4610              		.align	1
 4611              		.global	fal_tiger_port_mac_force_set
 4612              		.syntax unified
 4613              		.thumb
 4614              		.thumb_func
 4616              	fal_tiger_port_mac_force_set:
 4617              	.LVL495:
 4618              	.LFB21:
 581:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 582:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** yt_ret_t fal_tiger_port_mac_force_set(yt_unit_t unit, yt_port_t port, yt_port_force_ctrl_t port_ctr
 583:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** {
 4619              		.loc 1 583 1 is_stmt 1 view -0
 4620              		.cfi_startproc
 4621              		@ args = 0, pretend = 0, frame = 16
 4622              		@ frame_needed = 0, uses_anonymous_args = 0
 4623              		.loc 1 583 1 is_stmt 0 view .LVU1135
 4624 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 4625              		.cfi_def_cfa_offset 20
 4626              		.cfi_offset 4, -20
 4627              		.cfi_offset 5, -16
 4628              		.cfi_offset 6, -12
 4629              		.cfi_offset 7, -8
 4630              		.cfi_offset 14, -4
 4631 0002 87B0     		sub	sp, sp, #28
 4632              		.cfi_def_cfa_offset 48
 4633 0004 0546     		mov	r5, r0
 4634 0006 0392     		str	r2, [sp, #12]
 584:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     port_ctrl_t port_ctrl_entry;
 4635              		.loc 1 584 5 is_stmt 1 view .LVU1136
 585:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     cmm_err_t ret = CMM_ERR_OK;
 4636              		.loc 1 585 5 view .LVU1137
 4637              	.LVL496:
 586:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     yt_macid_t mac_id;
 4638              		.loc 1 586 5 view .LVU1138
 587:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     yt_port_speed_t speed = PORT_SPEED_1000M;
 4639              		.loc 1 587 5 view .LVU1139
 4640              		.loc 1 587 21 is_stmt 0 view .LVU1140
 4641 0008 0223     		movs	r3, #2
 4642 000a 8DF81330 		strb	r3, [sp, #19]
 588:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     yt_port_speed_mode_t speed_mode = PORT_SPEED_MODE_1000M;
 4643              		.loc 1 588 5 is_stmt 1 view .LVU1141
 4644              	.LVL497:
 589:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     yt_port_duplex_t duplex_mode = PORT_DUPLEX_FULL;
 4645              		.loc 1 589 5 view .LVU1142
 4646              		.loc 1 589 22 is_stmt 0 view .LVU1143
 4647 000e 0123     		movs	r3, #1
 4648 0010 8DF81230 		strb	r3, [sp, #18]
 590:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 591:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     mac_id = CAL_YTP_TO_MAC(unit, port);
 4649              		.loc 1 591 5 is_stmt 1 view .LVU1144
 4650              		.loc 1 591 14 is_stmt 0 view .LVU1145
 4651 0014 4B4B     		ldr	r3, .L349
 4652 0016 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 4653 0018 53B1     		cbz	r3, .L340
 4654              		.loc 1 591 14 discriminator 1 view .LVU1146
 4655 001a 4B4B     		ldr	r3, .L349+4
 4656 001c 53F82030 		ldr	r3, [r3, r0, lsl #2]
 4657 0020 1A7D     		ldrb	r2, [r3, #20]	@ zero_extendqisi2
 4658 0022 8A42     		cmp	r2, r1
 4659 0024 2BD9     		bls	.L341
 4660              		.loc 1 591 14 discriminator 3 view .LVU1147
 4661 0026 0631     		adds	r1, r1, #6
 4662              	.LVL498:
 4663              		.loc 1 591 14 discriminator 3 view .LVU1148
 4664 0028 53F82130 		ldr	r3, [r3, r1, lsl #2]
 4665 002c 1F78     		ldrb	r7, [r3]	@ zero_extendqisi2
 4666 002e 00E0     		b	.L333
 4667              	.LVL499:
 4668              	.L340:
 4669              		.loc 1 591 14 view .LVU1149
 4670 0030 FF27     		movs	r7, #255
 4671              	.LVL500:
 4672              	.L333:
 592:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     osal_memset(&port_ctrl_entry, 0, sizeof(port_ctrl_t));
 4673              		.loc 1 592 5 is_stmt 1 discriminator 6 view .LVU1150
 4674 0032 0422     		movs	r2, #4
 4675 0034 0021     		movs	r1, #0
 4676 0036 05A8     		add	r0, sp, #20
 4677              	.LVL501:
 4678              		.loc 1 592 5 is_stmt 0 discriminator 6 view .LVU1151
 4679 0038 FFF7FEFF 		bl	osal_memset
 4680              	.LVL502:
 593:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 594:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     ret = fal_port_speedDup_split(port_ctrl.speed_dup, &speed, &duplex_mode);
 4681              		.loc 1 594 5 is_stmt 1 discriminator 6 view .LVU1152
 4682              		.loc 1 594 11 is_stmt 0 discriminator 6 view .LVU1153
 4683 003c 0DF11202 		add	r2, sp, #18
 4684 0040 0DF11301 		add	r1, sp, #19
 4685 0044 9DF80C00 		ldrb	r0, [sp, #12]	@ zero_extendqisi2
 4686 0048 FFF7FEFF 		bl	fal_port_speedDup_split
 4687              	.LVL503:
 595:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     if(ret != CMM_ERR_OK)
 4688              		.loc 1 595 5 is_stmt 1 discriminator 6 view .LVU1154
 4689              		.loc 1 595 7 is_stmt 0 discriminator 6 view .LVU1155
 4690 004c 10F0FF0F 		tst	r0, #255
 4691 0050 17D1     		bne	.L344
 596:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     {
 597:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         return ret;
 598:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     }
 599:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 600:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     if(speed == PORT_SPEED_2500M)
 4692              		.loc 1 600 5 is_stmt 1 view .LVU1156
 4693              		.loc 1 600 14 is_stmt 0 view .LVU1157
 4694 0052 9DF81360 		ldrb	r6, [sp, #19]	@ zero_extendqisi2
 4695              		.loc 1 600 7 view .LVU1158
 4696 0056 032E     		cmp	r6, #3
 4697 0058 16D0     		beq	.L345
 4698              	.L336:
 4699              	.LVL504:
 601:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     {
 602:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         /*b100 for mac and sds 2.5g*/
 603:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         speed_mode = PORT_SPEED_MODE_2500M;
 604:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     }
 605:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     else
 606:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     {
 607:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         speed_mode = (yt_port_speed_mode_t)speed;
 608:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     }
 609:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 610:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     CMM_ERR_CHK(HAL_TBL_REG_READ(unit, PORT_CTRLm, mac_id, sizeof(port_ctrl_t), &port_ctrl_entry), 
 4700              		.loc 1 610 5 is_stmt 1 view .LVU1159
 4701              		.loc 1 610 5 view .LVU1160
 4702 005a 05AB     		add	r3, sp, #20
 4703 005c 0093     		str	r3, [sp]
 4704 005e 0423     		movs	r3, #4
 4705 0060 3A46     		mov	r2, r7
 4706 0062 0B21     		movs	r1, #11
 4707 0064 2846     		mov	r0, r5
 4708              	.LVL505:
 4709              		.loc 1 610 5 is_stmt 0 view .LVU1161
 4710 0066 FFF7FEFF 		bl	hal_table_reg_read
 4711              	.LVL506:
 4712 006a 0446     		mov	r4, r0
 4713              	.LVL507:
 4714              		.loc 1 610 5 view .LVU1162
 4715 006c 10F0FF03 		ands	r3, r0, #255
 4716 0070 1CD0     		beq	.L337
 4717              		.loc 1 610 5 is_stmt 1 discriminator 1 view .LVU1163
 4718              		.loc 1 610 5 discriminator 1 view .LVU1164
 4719 0072 364A     		ldr	r2, .L349+8
 4720 0074 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 4721 0076 012A     		cmp	r2, #1
 4722 0078 08D8     		bhi	.L346
 4723              	.LVL508:
 4724              	.L338:
 4725              		.loc 1 610 5 discriminator 5 view .LVU1165
 4726              		.loc 1 610 5 discriminator 5 view .LVU1166
 4727              		.loc 1 610 5 discriminator 5 view .LVU1167
 4728 007a E0B2     		uxtb	r0, r4
 4729 007c 02E0     		b	.L332
 4730              	.LVL509:
 4731              	.L341:
 591:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     osal_memset(&port_ctrl_entry, 0, sizeof(port_ctrl_t));
 4732              		.loc 1 591 14 is_stmt 0 view .LVU1168
 4733 007e FF27     		movs	r7, #255
 4734 0080 D7E7     		b	.L333
 4735              	.LVL510:
 4736              	.L344:
 597:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     }
 4737              		.loc 1 597 9 is_stmt 1 view .LVU1169
 4738 0082 C0B2     		uxtb	r0, r0
 4739              	.LVL511:
 4740              	.L332:
 611:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     HAL_FIELD_SET(PORT_CTRLm, PORT_CTRL_FLOW_LINK_ANf, &port_ctrl_entry, YT_DISABLE);
 612:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     HAL_FIELD_SET(PORT_CTRLm, PORT_CTRL_AN_LINK_ENf, &port_ctrl_entry, YT_DISABLE);
 613:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     HAL_FIELD_SET(PORT_CTRLm, PORT_CTRL_SPEED_MODEf, &port_ctrl_entry, speed_mode);
 614:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     HAL_FIELD_SET(PORT_CTRLm, PORT_CTRL_DUPLEX_MODEf, &port_ctrl_entry, duplex_mode);
 615:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     HAL_FIELD_SET(PORT_CTRLm, PORT_CTRL_RX_FC_ENf, &port_ctrl_entry, port_ctrl.rx_fc_en);
 616:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     HAL_FIELD_SET(PORT_CTRLm, PORT_CTRL_TX_FC_ENf, &port_ctrl_entry, port_ctrl.tx_fc_en);
 617:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     CMM_ERR_CHK(HAL_TBL_REG_WRITE(unit, PORT_CTRLm, mac_id, sizeof(port_ctrl_t), &port_ctrl_entry),
 618:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 619:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     return CMM_ERR_OK;
 620:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** }
 4741              		.loc 1 620 1 is_stmt 0 view .LVU1170
 4742 0084 07B0     		add	sp, sp, #28
 4743              		.cfi_remember_state
 4744              		.cfi_def_cfa_offset 20
 4745              		@ sp needed
 4746 0086 F0BD     		pop	{r4, r5, r6, r7, pc}
 4747              	.LVL512:
 4748              	.L345:
 4749              		.cfi_restore_state
 603:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     }
 4750              		.loc 1 603 20 view .LVU1171
 4751 0088 0426     		movs	r6, #4
 4752 008a E6E7     		b	.L336
 4753              	.LVL513:
 4754              	.L346:
 610:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     HAL_FIELD_SET(PORT_CTRLm, PORT_CTRL_FLOW_LINK_ANf, &port_ctrl_entry, YT_DISABLE);
 4755              		.loc 1 610 5 is_stmt 1 discriminator 3 view .LVU1172
 4756              	.LBB55:
 610:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     HAL_FIELD_SET(PORT_CTRLm, PORT_CTRL_FLOW_LINK_ANf, &port_ctrl_entry, YT_DISABLE);
 4757              		.loc 1 610 5 discriminator 3 view .LVU1173
 4758 008c 142B     		cmp	r3, #20
 4759 008e 28BF     		it	cs
 4760 0090 1423     		movcs	r3, #20
 4761 0092 1A46     		mov	r2, r3
 4762 0094 2E4B     		ldr	r3, .L349+12
 4763 0096 0093     		str	r3, [sp]
 4764 0098 2E4B     		ldr	r3, .L349+16
 4765 009a 2F49     		ldr	r1, .L349+20
 4766 009c 51F82220 		ldr	r2, [r1, r2, lsl #2]
 4767 00a0 2E49     		ldr	r1, .L349+24
 4768 00a2 8968     		ldr	r1, [r1, #8]
 4769 00a4 2E48     		ldr	r0, .L349+28
 4770              	.LVL514:
 610:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     HAL_FIELD_SET(PORT_CTRLm, PORT_CTRL_FLOW_LINK_ANf, &port_ctrl_entry, YT_DISABLE);
 4771              		.loc 1 610 5 is_stmt 0 discriminator 3 view .LVU1174
 4772 00a6 FFF7FEFF 		bl	osal_printf
 4773              	.LVL515:
 4774 00aa E6E7     		b	.L338
 4775              	.LVL516:
 4776              	.L337:
 610:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     HAL_FIELD_SET(PORT_CTRLm, PORT_CTRL_FLOW_LINK_ANf, &port_ctrl_entry, YT_DISABLE);
 4777              		.loc 1 610 5 discriminator 3 view .LVU1175
 4778              	.LBE55:
 610:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     HAL_FIELD_SET(PORT_CTRLm, PORT_CTRL_FLOW_LINK_ANf, &port_ctrl_entry, YT_DISABLE);
 4779              		.loc 1 610 5 is_stmt 1 discriminator 2 view .LVU1176
 611:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     HAL_FIELD_SET(PORT_CTRLm, PORT_CTRL_FLOW_LINK_ANf, &port_ctrl_entry, YT_DISABLE);
 4780              		.loc 1 611 5 discriminator 2 view .LVU1177
 4781 00ac 05AC     		add	r4, sp, #20
 4782 00ae 0023     		movs	r3, #0
 4783 00b0 2246     		mov	r2, r4
 4784 00b2 1946     		mov	r1, r3
 4785 00b4 0B20     		movs	r0, #11
 4786              	.LVL517:
 611:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     HAL_FIELD_SET(PORT_CTRLm, PORT_CTRL_FLOW_LINK_ANf, &port_ctrl_entry, YT_DISABLE);
 4787              		.loc 1 611 5 is_stmt 0 discriminator 2 view .LVU1178
 4788 00b6 FFF7FEFF 		bl	hal_tbl_reg_field_set
 4789              	.LVL518:
 612:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     HAL_FIELD_SET(PORT_CTRLm, PORT_CTRL_SPEED_MODEf, &port_ctrl_entry, speed_mode);
 4790              		.loc 1 612 5 is_stmt 1 discriminator 2 view .LVU1179
 4791 00ba 0023     		movs	r3, #0
 4792 00bc 2246     		mov	r2, r4
 4793 00be 0121     		movs	r1, #1
 4794 00c0 0B20     		movs	r0, #11
 4795 00c2 FFF7FEFF 		bl	hal_tbl_reg_field_set
 4796              	.LVL519:
 613:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     HAL_FIELD_SET(PORT_CTRLm, PORT_CTRL_DUPLEX_MODEf, &port_ctrl_entry, duplex_mode);
 4797              		.loc 1 613 5 discriminator 2 view .LVU1180
 4798 00c6 3346     		mov	r3, r6
 4799 00c8 2246     		mov	r2, r4
 4800 00ca 0821     		movs	r1, #8
 4801 00cc 0B20     		movs	r0, #11
 4802 00ce FFF7FEFF 		bl	hal_tbl_reg_field_set
 4803              	.LVL520:
 614:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     HAL_FIELD_SET(PORT_CTRLm, PORT_CTRL_RX_FC_ENf, &port_ctrl_entry, port_ctrl.rx_fc_en);
 4804              		.loc 1 614 5 discriminator 2 view .LVU1181
 4805 00d2 9DF81230 		ldrb	r3, [sp, #18]	@ zero_extendqisi2
 4806 00d6 2246     		mov	r2, r4
 4807 00d8 0321     		movs	r1, #3
 4808 00da 0B20     		movs	r0, #11
 4809 00dc FFF7FEFF 		bl	hal_tbl_reg_field_set
 4810              	.LVL521:
 615:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     HAL_FIELD_SET(PORT_CTRLm, PORT_CTRL_TX_FC_ENf, &port_ctrl_entry, port_ctrl.tx_fc_en);
 4811              		.loc 1 615 5 discriminator 2 view .LVU1182
 4812 00e0 9DF80D30 		ldrb	r3, [sp, #13]	@ zero_extendqisi2
 4813 00e4 2246     		mov	r2, r4
 4814 00e6 0421     		movs	r1, #4
 4815 00e8 0B20     		movs	r0, #11
 4816 00ea FFF7FEFF 		bl	hal_tbl_reg_field_set
 4817              	.LVL522:
 616:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     CMM_ERR_CHK(HAL_TBL_REG_WRITE(unit, PORT_CTRLm, mac_id, sizeof(port_ctrl_t), &port_ctrl_entry),
 4818              		.loc 1 616 5 discriminator 2 view .LVU1183
 4819 00ee 9DF80E30 		ldrb	r3, [sp, #14]	@ zero_extendqisi2
 4820 00f2 2246     		mov	r2, r4
 4821 00f4 0521     		movs	r1, #5
 4822 00f6 0B20     		movs	r0, #11
 4823 00f8 FFF7FEFF 		bl	hal_tbl_reg_field_set
 4824              	.LVL523:
 617:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 4825              		.loc 1 617 5 discriminator 2 view .LVU1184
 617:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 4826              		.loc 1 617 5 discriminator 2 view .LVU1185
 4827 00fc 0094     		str	r4, [sp]
 4828 00fe 0423     		movs	r3, #4
 4829 0100 3A46     		mov	r2, r7
 4830 0102 0B21     		movs	r1, #11
 4831 0104 2846     		mov	r0, r5
 4832 0106 FFF7FEFF 		bl	hal_table_reg_write
 4833              	.LVL524:
 4834 010a 0446     		mov	r4, r0
 4835              	.LVL525:
 617:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 4836              		.loc 1 617 5 is_stmt 0 discriminator 2 view .LVU1186
 4837 010c 10F0FF03 		ands	r3, r0, #255
 4838 0110 01D1     		bne	.L347
 619:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** }
 4839              		.loc 1 619 12 view .LVU1187
 4840 0112 0020     		movs	r0, #0
 4841              	.LVL526:
 619:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** }
 4842              		.loc 1 619 12 view .LVU1188
 4843 0114 B6E7     		b	.L332
 4844              	.LVL527:
 4845              	.L347:
 617:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 4846              		.loc 1 617 5 is_stmt 1 discriminator 1 view .LVU1189
 617:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 4847              		.loc 1 617 5 discriminator 1 view .LVU1190
 4848 0116 0D4A     		ldr	r2, .L349+8
 4849 0118 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 4850 011a 012A     		cmp	r2, #1
 4851 011c 01D8     		bhi	.L348
 4852              	.LVL528:
 4853              	.L339:
 617:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 4854              		.loc 1 617 5 discriminator 5 view .LVU1191
 617:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 4855              		.loc 1 617 5 discriminator 5 view .LVU1192
 617:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 4856              		.loc 1 617 5 discriminator 5 view .LVU1193
 4857 011e E0B2     		uxtb	r0, r4
 4858 0120 B0E7     		b	.L332
 4859              	.LVL529:
 4860              	.L348:
 617:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 4861              		.loc 1 617 5 discriminator 3 view .LVU1194
 4862              	.LBB56:
 617:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 4863              		.loc 1 617 5 discriminator 3 view .LVU1195
 4864 0122 142B     		cmp	r3, #20
 4865 0124 28BF     		it	cs
 4866 0126 1423     		movcs	r3, #20
 4867 0128 1A46     		mov	r2, r3
 4868 012a 094B     		ldr	r3, .L349+12
 4869 012c 0093     		str	r3, [sp]
 4870 012e 0D4B     		ldr	r3, .L349+32
 4871 0130 0949     		ldr	r1, .L349+20
 4872 0132 51F82220 		ldr	r2, [r1, r2, lsl #2]
 4873 0136 0949     		ldr	r1, .L349+24
 4874 0138 8968     		ldr	r1, [r1, #8]
 4875 013a 0948     		ldr	r0, .L349+28
 4876              	.LVL530:
 617:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 4877              		.loc 1 617 5 is_stmt 0 discriminator 3 view .LVU1196
 4878 013c FFF7FEFF 		bl	osal_printf
 4879              	.LVL531:
 4880 0140 EDE7     		b	.L339
 4881              	.L350:
 4882 0142 00BF     		.align	2
 4883              	.L349:
 4884 0144 00000000 		.word	gcal_inited
 4885 0148 00000000 		.word	gpSwitchUnit
 4886 014c 00000000 		.word	yt_debug_level
 4887 0150 00000000 		.word	__FUNCTION__.24
 4888 0154 00000000 		.word	.LC26
 4889 0158 00000000 		.word	_yt_errmsg
 4890 015c 00000000 		.word	_yt_prompt_msg
 4891 0160 34000000 		.word	.LC1
 4892 0164 48000000 		.word	.LC27
 4893              	.LBE56:
 4894              		.cfi_endproc
 4895              	.LFE21:
 4897              		.section	.text.fal_tiger_port_mac_force_get,"ax",%progbits
 4898              		.align	1
 4899              		.global	fal_tiger_port_mac_force_get
 4900              		.syntax unified
 4901              		.thumb
 4902              		.thumb_func
 4904              	fal_tiger_port_mac_force_get:
 4905              	.LVL532:
 4906              	.LFB22:
 621:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 622:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** yt_ret_t fal_tiger_port_mac_force_get(yt_unit_t unit, yt_port_t port, yt_port_force_ctrl_t *pPort_c
 623:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** {
 4907              		.loc 1 623 1 is_stmt 1 view -0
 4908              		.cfi_startproc
 4909              		@ args = 0, pretend = 0, frame = 8
 4910              		@ frame_needed = 0, uses_anonymous_args = 0
 4911              		.loc 1 623 1 is_stmt 0 view .LVU1198
 4912 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 4913              		.cfi_def_cfa_offset 20
 4914              		.cfi_offset 4, -20
 4915              		.cfi_offset 5, -16
 4916              		.cfi_offset 6, -12
 4917              		.cfi_offset 7, -8
 4918              		.cfi_offset 14, -4
 4919 0002 85B0     		sub	sp, sp, #20
 4920              		.cfi_def_cfa_offset 40
 4921 0004 0546     		mov	r5, r0
 4922 0006 1646     		mov	r6, r2
 624:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     port_ctrl_t port_ctrl_entry;
 4923              		.loc 1 624 5 is_stmt 1 view .LVU1199
 625:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     cmm_err_t ret = CMM_ERR_OK;
 4924              		.loc 1 625 5 view .LVU1200
 4925              	.LVL533:
 626:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     yt_macid_t mac_id;
 4926              		.loc 1 626 5 view .LVU1201
 627:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     yt_port_speed_t speed = PORT_SPEED_1000M;
 4927              		.loc 1 627 5 view .LVU1202
 628:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     yt_port_speed_mode_t speed_mode = PORT_SPEED_MODE_1000M;
 4928              		.loc 1 628 5 view .LVU1203
 629:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     yt_port_duplex_t duplex_mode = PORT_DUPLEX_FULL;
 4929              		.loc 1 629 5 view .LVU1204
 630:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 631:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     mac_id = CAL_YTP_TO_MAC(unit,port);
 4930              		.loc 1 631 5 view .LVU1205
 4931              		.loc 1 631 14 is_stmt 0 view .LVU1206
 4932 0008 344B     		ldr	r3, .L362
 4933 000a 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 4934 000c 53B1     		cbz	r3, .L357
 4935              		.loc 1 631 14 discriminator 1 view .LVU1207
 4936 000e 344B     		ldr	r3, .L362+4
 4937 0010 53F82030 		ldr	r3, [r3, r0, lsl #2]
 4938 0014 1A7D     		ldrb	r2, [r3, #20]	@ zero_extendqisi2
 4939              	.LVL534:
 4940              		.loc 1 631 14 discriminator 1 view .LVU1208
 4941 0016 8A42     		cmp	r2, r1
 4942 0018 1DD9     		bls	.L358
 4943              		.loc 1 631 14 discriminator 3 view .LVU1209
 4944 001a 0631     		adds	r1, r1, #6
 4945              	.LVL535:
 4946              		.loc 1 631 14 discriminator 3 view .LVU1210
 4947 001c 53F82130 		ldr	r3, [r3, r1, lsl #2]
 4948 0020 1F78     		ldrb	r7, [r3]	@ zero_extendqisi2
 4949 0022 00E0     		b	.L352
 4950              	.LVL536:
 4951              	.L357:
 4952              		.loc 1 631 14 view .LVU1211
 4953 0024 FF27     		movs	r7, #255
 4954              	.LVL537:
 4955              	.L352:
 632:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     osal_memset(&port_ctrl_entry, 0, sizeof(port_ctrl_t));
 4956              		.loc 1 632 5 is_stmt 1 discriminator 6 view .LVU1212
 4957 0026 03AC     		add	r4, sp, #12
 4958 0028 0422     		movs	r2, #4
 4959 002a 0021     		movs	r1, #0
 4960 002c 2046     		mov	r0, r4
 4961              	.LVL538:
 4962              		.loc 1 632 5 is_stmt 0 discriminator 6 view .LVU1213
 4963 002e FFF7FEFF 		bl	osal_memset
 4964              	.LVL539:
 633:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 634:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     CMM_ERR_CHK(HAL_TBL_REG_READ(unit, PORT_CTRLm, mac_id, sizeof(port_ctrl_t), &port_ctrl_entry), 
 4965              		.loc 1 634 5 is_stmt 1 discriminator 6 view .LVU1214
 4966              		.loc 1 634 5 discriminator 6 view .LVU1215
 4967 0032 0094     		str	r4, [sp]
 4968 0034 0423     		movs	r3, #4
 4969 0036 3A46     		mov	r2, r7
 4970 0038 0B21     		movs	r1, #11
 4971 003a 2846     		mov	r0, r5
 4972 003c FFF7FEFF 		bl	hal_table_reg_read
 4973              	.LVL540:
 4974 0040 0446     		mov	r4, r0
 4975              	.LVL541:
 4976              		.loc 1 634 5 is_stmt 0 discriminator 6 view .LVU1216
 4977 0042 10F0FF03 		ands	r3, r0, #255
 4978 0046 18D0     		beq	.L353
 4979              		.loc 1 634 5 is_stmt 1 discriminator 1 view .LVU1217
 4980              		.loc 1 634 5 discriminator 1 view .LVU1218
 4981 0048 264A     		ldr	r2, .L362+8
 4982 004a 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 4983 004c 012A     		cmp	r2, #1
 4984 004e 04D8     		bhi	.L360
 4985              	.LVL542:
 4986              	.L354:
 4987              		.loc 1 634 5 discriminator 5 view .LVU1219
 4988              		.loc 1 634 5 discriminator 5 view .LVU1220
 4989              		.loc 1 634 5 discriminator 5 view .LVU1221
 4990 0050 E0B2     		uxtb	r0, r4
 4991              	.LVL543:
 4992              	.L351:
 635:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 636:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     HAL_FIELD_GET(PORT_CTRLm, PORT_CTRL_SPEED_MODEf, &port_ctrl_entry, &speed_mode);
 637:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     HAL_FIELD_GET(PORT_CTRLm, PORT_CTRL_DUPLEX_MODEf, &port_ctrl_entry, &duplex_mode);
 638:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     HAL_FIELD_GET(PORT_CTRLm, PORT_CTRL_RX_FC_ENf, &port_ctrl_entry, &pPort_ctrl->rx_fc_en);
 639:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     HAL_FIELD_GET(PORT_CTRLm, PORT_CTRL_TX_FC_ENf, &port_ctrl_entry, &pPort_ctrl->tx_fc_en);
 640:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 641:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     /*b100 for mac and sds 2.5g*/
 642:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     if(speed_mode == PORT_SPEED_MODE_2500M)
 643:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     {
 644:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         speed = PORT_SPEED_2500M;
 645:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     }
 646:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     else
 647:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     {
 648:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         speed = (yt_port_speed_t)speed_mode;
 649:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     }
 650:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 651:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     return fal_port_speedDup_combine(speed, duplex_mode, &pPort_ctrl->speed_dup);
 652:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** }
 4993              		.loc 1 652 1 is_stmt 0 view .LVU1222
 4994 0052 05B0     		add	sp, sp, #20
 4995              		.cfi_remember_state
 4996              		.cfi_def_cfa_offset 20
 4997              		@ sp needed
 4998 0054 F0BD     		pop	{r4, r5, r6, r7, pc}
 4999              	.LVL544:
 5000              	.L358:
 5001              		.cfi_restore_state
 631:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     osal_memset(&port_ctrl_entry, 0, sizeof(port_ctrl_t));
 5002              		.loc 1 631 14 view .LVU1223
 5003 0056 FF27     		movs	r7, #255
 5004 0058 E5E7     		b	.L352
 5005              	.LVL545:
 5006              	.L360:
 634:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 5007              		.loc 1 634 5 is_stmt 1 discriminator 3 view .LVU1224
 5008              	.LBB57:
 634:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 5009              		.loc 1 634 5 discriminator 3 view .LVU1225
 5010 005a 142B     		cmp	r3, #20
 5011 005c 28BF     		it	cs
 5012 005e 1423     		movcs	r3, #20
 5013 0060 1A46     		mov	r2, r3
 5014 0062 214B     		ldr	r3, .L362+12
 5015 0064 0093     		str	r3, [sp]
 5016 0066 214B     		ldr	r3, .L362+16
 5017 0068 2149     		ldr	r1, .L362+20
 5018 006a 51F82220 		ldr	r2, [r1, r2, lsl #2]
 5019 006e 2149     		ldr	r1, .L362+24
 5020 0070 8968     		ldr	r1, [r1, #8]
 5021 0072 2148     		ldr	r0, .L362+28
 5022              	.LVL546:
 634:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 5023              		.loc 1 634 5 is_stmt 0 discriminator 3 view .LVU1226
 5024 0074 FFF7FEFF 		bl	osal_printf
 5025              	.LVL547:
 5026 0078 EAE7     		b	.L354
 5027              	.LVL548:
 5028              	.L353:
 634:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 5029              		.loc 1 634 5 discriminator 3 view .LVU1227
 5030              	.LBE57:
 634:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 5031              		.loc 1 634 5 is_stmt 1 discriminator 2 view .LVU1228
 636:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     HAL_FIELD_GET(PORT_CTRLm, PORT_CTRL_DUPLEX_MODEf, &port_ctrl_entry, &duplex_mode);
 5032              		.loc 1 636 5 discriminator 2 view .LVU1229
 5033              	.LBB58:
 636:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     HAL_FIELD_GET(PORT_CTRLm, PORT_CTRL_DUPLEX_MODEf, &port_ctrl_entry, &duplex_mode);
 5034              		.loc 1 636 5 discriminator 2 view .LVU1230
 636:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     HAL_FIELD_GET(PORT_CTRLm, PORT_CTRL_DUPLEX_MODEf, &port_ctrl_entry, &duplex_mode);
 5035              		.loc 1 636 5 discriminator 2 view .LVU1231
 5036 007a 02AB     		add	r3, sp, #8
 5037 007c 03AA     		add	r2, sp, #12
 5038 007e 0821     		movs	r1, #8
 5039 0080 0B20     		movs	r0, #11
 5040              	.LVL549:
 636:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     HAL_FIELD_GET(PORT_CTRLm, PORT_CTRL_DUPLEX_MODEf, &port_ctrl_entry, &duplex_mode);
 5041              		.loc 1 636 5 is_stmt 0 discriminator 2 view .LVU1232
 5042 0082 FFF7FEFF 		bl	hal_tbl_reg_field_get
 5043              	.LVL550:
 636:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     HAL_FIELD_GET(PORT_CTRLm, PORT_CTRL_DUPLEX_MODEf, &port_ctrl_entry, &duplex_mode);
 5044              		.loc 1 636 5 is_stmt 1 discriminator 2 view .LVU1233
 5045 0086 9DF80840 		ldrb	r4, [sp, #8]	@ zero_extendqisi2
 5046              	.LVL551:
 636:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     HAL_FIELD_GET(PORT_CTRLm, PORT_CTRL_DUPLEX_MODEf, &port_ctrl_entry, &duplex_mode);
 5047              		.loc 1 636 5 is_stmt 0 discriminator 2 view .LVU1234
 5048              	.LBE58:
 636:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     HAL_FIELD_GET(PORT_CTRLm, PORT_CTRL_DUPLEX_MODEf, &port_ctrl_entry, &duplex_mode);
 5049              		.loc 1 636 5 is_stmt 1 discriminator 2 view .LVU1235
 637:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     HAL_FIELD_GET(PORT_CTRLm, PORT_CTRL_RX_FC_ENf, &port_ctrl_entry, &pPort_ctrl->rx_fc_en);
 5050              		.loc 1 637 5 discriminator 2 view .LVU1236
 5051              	.LBB59:
 637:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     HAL_FIELD_GET(PORT_CTRLm, PORT_CTRL_RX_FC_ENf, &port_ctrl_entry, &pPort_ctrl->rx_fc_en);
 5052              		.loc 1 637 5 discriminator 2 view .LVU1237
 637:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     HAL_FIELD_GET(PORT_CTRLm, PORT_CTRL_RX_FC_ENf, &port_ctrl_entry, &pPort_ctrl->rx_fc_en);
 5053              		.loc 1 637 5 discriminator 2 view .LVU1238
 5054 008a 02AB     		add	r3, sp, #8
 5055 008c 03AA     		add	r2, sp, #12
 5056 008e 0321     		movs	r1, #3
 5057 0090 0B20     		movs	r0, #11
 5058 0092 FFF7FEFF 		bl	hal_tbl_reg_field_get
 5059              	.LVL552:
 637:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     HAL_FIELD_GET(PORT_CTRLm, PORT_CTRL_RX_FC_ENf, &port_ctrl_entry, &pPort_ctrl->rx_fc_en);
 5060              		.loc 1 637 5 discriminator 2 view .LVU1239
 5061 0096 9DF80850 		ldrb	r5, [sp, #8]	@ zero_extendqisi2
 5062              	.LVL553:
 637:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     HAL_FIELD_GET(PORT_CTRLm, PORT_CTRL_RX_FC_ENf, &port_ctrl_entry, &pPort_ctrl->rx_fc_en);
 5063              		.loc 1 637 5 is_stmt 0 discriminator 2 view .LVU1240
 5064              	.LBE59:
 637:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     HAL_FIELD_GET(PORT_CTRLm, PORT_CTRL_RX_FC_ENf, &port_ctrl_entry, &pPort_ctrl->rx_fc_en);
 5065              		.loc 1 637 5 is_stmt 1 discriminator 2 view .LVU1241
 638:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     HAL_FIELD_GET(PORT_CTRLm, PORT_CTRL_TX_FC_ENf, &port_ctrl_entry, &pPort_ctrl->tx_fc_en);
 5066              		.loc 1 638 5 discriminator 2 view .LVU1242
 5067              	.LBB60:
 638:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     HAL_FIELD_GET(PORT_CTRLm, PORT_CTRL_TX_FC_ENf, &port_ctrl_entry, &pPort_ctrl->tx_fc_en);
 5068              		.loc 1 638 5 discriminator 2 view .LVU1243
 638:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     HAL_FIELD_GET(PORT_CTRLm, PORT_CTRL_TX_FC_ENf, &port_ctrl_entry, &pPort_ctrl->tx_fc_en);
 5069              		.loc 1 638 5 discriminator 2 view .LVU1244
 5070 009a 02AB     		add	r3, sp, #8
 5071 009c 03AA     		add	r2, sp, #12
 5072 009e 0421     		movs	r1, #4
 5073 00a0 0B20     		movs	r0, #11
 5074 00a2 FFF7FEFF 		bl	hal_tbl_reg_field_get
 5075              	.LVL554:
 638:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     HAL_FIELD_GET(PORT_CTRLm, PORT_CTRL_TX_FC_ENf, &port_ctrl_entry, &pPort_ctrl->tx_fc_en);
 5076              		.loc 1 638 5 discriminator 2 view .LVU1245
 5077 00a6 029B     		ldr	r3, [sp, #8]
 5078 00a8 003B     		subs	r3, r3, #0
 5079 00aa 18BF     		it	ne
 5080 00ac 0123     		movne	r3, #1
 5081 00ae 7370     		strb	r3, [r6, #1]
 5082              	.LBE60:
 638:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     HAL_FIELD_GET(PORT_CTRLm, PORT_CTRL_TX_FC_ENf, &port_ctrl_entry, &pPort_ctrl->tx_fc_en);
 5083              		.loc 1 638 5 discriminator 2 view .LVU1246
 639:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 5084              		.loc 1 639 5 discriminator 2 view .LVU1247
 5085              	.LBB61:
 639:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 5086              		.loc 1 639 5 discriminator 2 view .LVU1248
 639:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 5087              		.loc 1 639 5 discriminator 2 view .LVU1249
 5088 00b0 02AB     		add	r3, sp, #8
 5089 00b2 03AA     		add	r2, sp, #12
 5090 00b4 0521     		movs	r1, #5
 5091 00b6 0B20     		movs	r0, #11
 5092 00b8 FFF7FEFF 		bl	hal_tbl_reg_field_get
 5093              	.LVL555:
 639:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 5094              		.loc 1 639 5 discriminator 2 view .LVU1250
 5095 00bc 029B     		ldr	r3, [sp, #8]
 5096 00be 003B     		subs	r3, r3, #0
 5097 00c0 18BF     		it	ne
 5098 00c2 0123     		movne	r3, #1
 5099 00c4 B370     		strb	r3, [r6, #2]
 5100              	.LBE61:
 639:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 5101              		.loc 1 639 5 discriminator 2 view .LVU1251
 642:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     {
 5102              		.loc 1 642 5 discriminator 2 view .LVU1252
 642:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     {
 5103              		.loc 1 642 7 is_stmt 0 discriminator 2 view .LVU1253
 5104 00c6 042C     		cmp	r4, #4
 5105 00c8 05D0     		beq	.L361
 5106              	.LVL556:
 5107              	.L356:
 651:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** }
 5108              		.loc 1 651 5 is_stmt 1 view .LVU1254
 651:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** }
 5109              		.loc 1 651 12 is_stmt 0 view .LVU1255
 5110 00ca 3246     		mov	r2, r6
 5111 00cc 2946     		mov	r1, r5
 5112 00ce 2046     		mov	r0, r4
 5113 00d0 FFF7FEFF 		bl	fal_port_speedDup_combine
 5114              	.LVL557:
 5115 00d4 BDE7     		b	.L351
 5116              	.LVL558:
 5117              	.L361:
 644:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     }
 5118              		.loc 1 644 15 view .LVU1256
 5119 00d6 0324     		movs	r4, #3
 5120              	.LVL559:
 644:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     }
 5121              		.loc 1 644 15 view .LVU1257
 5122 00d8 F7E7     		b	.L356
 5123              	.L363:
 5124 00da 00BF     		.align	2
 5125              	.L362:
 5126 00dc 00000000 		.word	gcal_inited
 5127 00e0 00000000 		.word	gpSwitchUnit
 5128 00e4 00000000 		.word	yt_debug_level
 5129 00e8 00000000 		.word	__FUNCTION__.23
 5130 00ec 00000000 		.word	.LC26
 5131 00f0 00000000 		.word	_yt_errmsg
 5132 00f4 00000000 		.word	_yt_prompt_msg
 5133 00f8 34000000 		.word	.LC1
 5134              		.cfi_endproc
 5135              	.LFE22:
 5137              		.section	.text.fal_tiger_port_mac_fc_set,"ax",%progbits
 5138              		.align	1
 5139              		.global	fal_tiger_port_mac_fc_set
 5140              		.syntax unified
 5141              		.thumb
 5142              		.thumb_func
 5144              	fal_tiger_port_mac_fc_set:
 5145              	.LVL560:
 5146              	.LFB23:
 653:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 654:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** yt_ret_t fal_tiger_port_mac_fc_set(yt_unit_t unit, yt_port_t port, yt_enable_t enable)
 655:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** {
 5147              		.loc 1 655 1 is_stmt 1 view -0
 5148              		.cfi_startproc
 5149              		@ args = 0, pretend = 0, frame = 8
 5150              		@ frame_needed = 0, uses_anonymous_args = 0
 5151              		.loc 1 655 1 is_stmt 0 view .LVU1259
 5152 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 5153              		.cfi_def_cfa_offset 20
 5154              		.cfi_offset 4, -20
 5155              		.cfi_offset 5, -16
 5156              		.cfi_offset 6, -12
 5157              		.cfi_offset 7, -8
 5158              		.cfi_offset 14, -4
 5159 0002 85B0     		sub	sp, sp, #20
 5160              		.cfi_def_cfa_offset 40
 5161 0004 0546     		mov	r5, r0
 5162 0006 1646     		mov	r6, r2
 656:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     port_ctrl_t port_ctrl_entry;
 5163              		.loc 1 656 5 is_stmt 1 view .LVU1260
 657:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     cmm_err_t ret = CMM_ERR_OK;
 5164              		.loc 1 657 5 view .LVU1261
 5165              	.LVL561:
 658:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     yt_macid_t mac_id;
 5166              		.loc 1 658 5 view .LVU1262
 659:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 660:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     mac_id = CAL_YTP_TO_MAC(unit, port);
 5167              		.loc 1 660 5 view .LVU1263
 5168              		.loc 1 660 14 is_stmt 0 view .LVU1264
 5169 0008 374B     		ldr	r3, .L377
 5170 000a 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 5171 000c 53B1     		cbz	r3, .L370
 5172              		.loc 1 660 14 discriminator 1 view .LVU1265
 5173 000e 374B     		ldr	r3, .L377+4
 5174 0010 53F82030 		ldr	r3, [r3, r0, lsl #2]
 5175 0014 1A7D     		ldrb	r2, [r3, #20]	@ zero_extendqisi2
 5176              	.LVL562:
 5177              		.loc 1 660 14 discriminator 1 view .LVU1266
 5178 0016 8A42     		cmp	r2, r1
 5179 0018 1DD9     		bls	.L371
 5180              		.loc 1 660 14 discriminator 3 view .LVU1267
 5181 001a 0631     		adds	r1, r1, #6
 5182              	.LVL563:
 5183              		.loc 1 660 14 discriminator 3 view .LVU1268
 5184 001c 53F82130 		ldr	r3, [r3, r1, lsl #2]
 5185 0020 1F78     		ldrb	r7, [r3]	@ zero_extendqisi2
 5186 0022 00E0     		b	.L365
 5187              	.LVL564:
 5188              	.L370:
 5189              		.loc 1 660 14 view .LVU1269
 5190 0024 FF27     		movs	r7, #255
 5191              	.LVL565:
 5192              	.L365:
 661:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     osal_memset(&port_ctrl_entry, 0, sizeof(port_ctrl_t));
 5193              		.loc 1 661 5 is_stmt 1 discriminator 6 view .LVU1270
 5194 0026 03AC     		add	r4, sp, #12
 5195 0028 0422     		movs	r2, #4
 5196 002a 0021     		movs	r1, #0
 5197 002c 2046     		mov	r0, r4
 5198              	.LVL566:
 5199              		.loc 1 661 5 is_stmt 0 discriminator 6 view .LVU1271
 5200 002e FFF7FEFF 		bl	osal_memset
 5201              	.LVL567:
 662:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 663:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     CMM_ERR_CHK(HAL_TBL_REG_READ(unit, PORT_CTRLm, mac_id, sizeof(port_ctrl_t), &port_ctrl_entry), 
 5202              		.loc 1 663 5 is_stmt 1 discriminator 6 view .LVU1272
 5203              		.loc 1 663 5 discriminator 6 view .LVU1273
 5204 0032 0094     		str	r4, [sp]
 5205 0034 0423     		movs	r3, #4
 5206 0036 3A46     		mov	r2, r7
 5207 0038 0B21     		movs	r1, #11
 5208 003a 2846     		mov	r0, r5
 5209 003c FFF7FEFF 		bl	hal_table_reg_read
 5210              	.LVL568:
 5211 0040 0446     		mov	r4, r0
 5212              	.LVL569:
 5213              		.loc 1 663 5 is_stmt 0 discriminator 6 view .LVU1274
 5214 0042 10F0FF03 		ands	r3, r0, #255
 5215 0046 18D0     		beq	.L366
 5216              		.loc 1 663 5 is_stmt 1 discriminator 1 view .LVU1275
 5217              		.loc 1 663 5 discriminator 1 view .LVU1276
 5218 0048 294A     		ldr	r2, .L377+8
 5219 004a 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 5220 004c 012A     		cmp	r2, #1
 5221 004e 04D8     		bhi	.L374
 5222              	.LVL570:
 5223              	.L367:
 5224              		.loc 1 663 5 discriminator 5 view .LVU1277
 5225              		.loc 1 663 5 discriminator 5 view .LVU1278
 5226              		.loc 1 663 5 discriminator 5 view .LVU1279
 5227 0050 E0B2     		uxtb	r0, r4
 5228              	.LVL571:
 5229              	.L364:
 664:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     HAL_FIELD_SET(PORT_CTRLm, PORT_CTRL_FLOW_LINK_ANf, &port_ctrl_entry, YT_DISABLE);
 665:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     HAL_FIELD_SET(PORT_CTRLm, PORT_CTRL_RX_FC_ENf, &port_ctrl_entry, enable);
 666:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     HAL_FIELD_SET(PORT_CTRLm, PORT_CTRL_TX_FC_ENf, &port_ctrl_entry, enable);
 667:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     CMM_ERR_CHK(HAL_TBL_REG_WRITE(unit, PORT_CTRLm, mac_id, sizeof(port_ctrl_t), &port_ctrl_entry),
 668:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 669:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     return CMM_ERR_OK;
 670:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** }
 5230              		.loc 1 670 1 is_stmt 0 view .LVU1280
 5231 0052 05B0     		add	sp, sp, #20
 5232              		.cfi_remember_state
 5233              		.cfi_def_cfa_offset 20
 5234              		@ sp needed
 5235 0054 F0BD     		pop	{r4, r5, r6, r7, pc}
 5236              	.LVL572:
 5237              	.L371:
 5238              		.cfi_restore_state
 660:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     osal_memset(&port_ctrl_entry, 0, sizeof(port_ctrl_t));
 5239              		.loc 1 660 14 view .LVU1281
 5240 0056 FF27     		movs	r7, #255
 5241 0058 E5E7     		b	.L365
 5242              	.LVL573:
 5243              	.L374:
 663:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     HAL_FIELD_SET(PORT_CTRLm, PORT_CTRL_FLOW_LINK_ANf, &port_ctrl_entry, YT_DISABLE);
 5244              		.loc 1 663 5 is_stmt 1 discriminator 3 view .LVU1282
 5245              	.LBB62:
 663:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     HAL_FIELD_SET(PORT_CTRLm, PORT_CTRL_FLOW_LINK_ANf, &port_ctrl_entry, YT_DISABLE);
 5246              		.loc 1 663 5 discriminator 3 view .LVU1283
 5247 005a 142B     		cmp	r3, #20
 5248 005c 28BF     		it	cs
 5249 005e 1423     		movcs	r3, #20
 5250 0060 1A46     		mov	r2, r3
 5251 0062 244B     		ldr	r3, .L377+12
 5252 0064 0093     		str	r3, [sp]
 5253 0066 244B     		ldr	r3, .L377+16
 5254 0068 2449     		ldr	r1, .L377+20
 5255 006a 51F82220 		ldr	r2, [r1, r2, lsl #2]
 5256 006e 2449     		ldr	r1, .L377+24
 5257 0070 8968     		ldr	r1, [r1, #8]
 5258 0072 2448     		ldr	r0, .L377+28
 5259              	.LVL574:
 663:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     HAL_FIELD_SET(PORT_CTRLm, PORT_CTRL_FLOW_LINK_ANf, &port_ctrl_entry, YT_DISABLE);
 5260              		.loc 1 663 5 is_stmt 0 discriminator 3 view .LVU1284
 5261 0074 FFF7FEFF 		bl	osal_printf
 5262              	.LVL575:
 5263 0078 EAE7     		b	.L367
 5264              	.LVL576:
 5265              	.L366:
 663:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     HAL_FIELD_SET(PORT_CTRLm, PORT_CTRL_FLOW_LINK_ANf, &port_ctrl_entry, YT_DISABLE);
 5266              		.loc 1 663 5 discriminator 3 view .LVU1285
 5267              	.LBE62:
 663:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     HAL_FIELD_SET(PORT_CTRLm, PORT_CTRL_FLOW_LINK_ANf, &port_ctrl_entry, YT_DISABLE);
 5268              		.loc 1 663 5 is_stmt 1 discriminator 2 view .LVU1286
 664:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     HAL_FIELD_SET(PORT_CTRLm, PORT_CTRL_FLOW_LINK_ANf, &port_ctrl_entry, YT_DISABLE);
 5269              		.loc 1 664 5 discriminator 2 view .LVU1287
 5270 007a 03AC     		add	r4, sp, #12
 5271 007c 0023     		movs	r3, #0
 5272 007e 2246     		mov	r2, r4
 5273 0080 1946     		mov	r1, r3
 5274 0082 0B20     		movs	r0, #11
 5275              	.LVL577:
 664:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     HAL_FIELD_SET(PORT_CTRLm, PORT_CTRL_FLOW_LINK_ANf, &port_ctrl_entry, YT_DISABLE);
 5276              		.loc 1 664 5 is_stmt 0 discriminator 2 view .LVU1288
 5277 0084 FFF7FEFF 		bl	hal_tbl_reg_field_set
 5278              	.LVL578:
 665:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     HAL_FIELD_SET(PORT_CTRLm, PORT_CTRL_TX_FC_ENf, &port_ctrl_entry, enable);
 5279              		.loc 1 665 5 is_stmt 1 discriminator 2 view .LVU1289
 5280 0088 3346     		mov	r3, r6
 5281 008a 2246     		mov	r2, r4
 5282 008c 0421     		movs	r1, #4
 5283 008e 0B20     		movs	r0, #11
 5284 0090 FFF7FEFF 		bl	hal_tbl_reg_field_set
 5285              	.LVL579:
 666:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     CMM_ERR_CHK(HAL_TBL_REG_WRITE(unit, PORT_CTRLm, mac_id, sizeof(port_ctrl_t), &port_ctrl_entry),
 5286              		.loc 1 666 5 discriminator 2 view .LVU1290
 5287 0094 3346     		mov	r3, r6
 5288 0096 2246     		mov	r2, r4
 5289 0098 0521     		movs	r1, #5
 5290 009a 0B20     		movs	r0, #11
 5291 009c FFF7FEFF 		bl	hal_tbl_reg_field_set
 5292              	.LVL580:
 667:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 5293              		.loc 1 667 5 discriminator 2 view .LVU1291
 667:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 5294              		.loc 1 667 5 discriminator 2 view .LVU1292
 5295 00a0 0094     		str	r4, [sp]
 5296 00a2 0423     		movs	r3, #4
 5297 00a4 3A46     		mov	r2, r7
 5298 00a6 0B21     		movs	r1, #11
 5299 00a8 2846     		mov	r0, r5
 5300 00aa FFF7FEFF 		bl	hal_table_reg_write
 5301              	.LVL581:
 5302 00ae 0446     		mov	r4, r0
 5303              	.LVL582:
 667:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 5304              		.loc 1 667 5 is_stmt 0 discriminator 2 view .LVU1293
 5305 00b0 10F0FF03 		ands	r3, r0, #255
 5306 00b4 01D1     		bne	.L375
 669:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** }
 5307              		.loc 1 669 12 view .LVU1294
 5308 00b6 0020     		movs	r0, #0
 5309              	.LVL583:
 669:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** }
 5310              		.loc 1 669 12 view .LVU1295
 5311 00b8 CBE7     		b	.L364
 5312              	.LVL584:
 5313              	.L375:
 667:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 5314              		.loc 1 667 5 is_stmt 1 discriminator 1 view .LVU1296
 667:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 5315              		.loc 1 667 5 discriminator 1 view .LVU1297
 5316 00ba 0D4A     		ldr	r2, .L377+8
 5317 00bc 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 5318 00be 012A     		cmp	r2, #1
 5319 00c0 01D8     		bhi	.L376
 5320              	.LVL585:
 5321              	.L369:
 667:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 5322              		.loc 1 667 5 discriminator 5 view .LVU1298
 667:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 5323              		.loc 1 667 5 discriminator 5 view .LVU1299
 667:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 5324              		.loc 1 667 5 discriminator 5 view .LVU1300
 5325 00c2 E0B2     		uxtb	r0, r4
 5326 00c4 C5E7     		b	.L364
 5327              	.LVL586:
 5328              	.L376:
 667:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 5329              		.loc 1 667 5 discriminator 3 view .LVU1301
 5330              	.LBB63:
 667:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 5331              		.loc 1 667 5 discriminator 3 view .LVU1302
 5332 00c6 142B     		cmp	r3, #20
 5333 00c8 28BF     		it	cs
 5334 00ca 1423     		movcs	r3, #20
 5335 00cc 1A46     		mov	r2, r3
 5336 00ce 094B     		ldr	r3, .L377+12
 5337 00d0 0093     		str	r3, [sp]
 5338 00d2 0D4B     		ldr	r3, .L377+32
 5339 00d4 0949     		ldr	r1, .L377+20
 5340 00d6 51F82220 		ldr	r2, [r1, r2, lsl #2]
 5341 00da 0949     		ldr	r1, .L377+24
 5342 00dc 8968     		ldr	r1, [r1, #8]
 5343 00de 0948     		ldr	r0, .L377+28
 5344              	.LVL587:
 667:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 5345              		.loc 1 667 5 is_stmt 0 discriminator 3 view .LVU1303
 5346 00e0 FFF7FEFF 		bl	osal_printf
 5347              	.LVL588:
 5348 00e4 EDE7     		b	.L369
 5349              	.L378:
 5350 00e6 00BF     		.align	2
 5351              	.L377:
 5352 00e8 00000000 		.word	gcal_inited
 5353 00ec 00000000 		.word	gpSwitchUnit
 5354 00f0 00000000 		.word	yt_debug_level
 5355 00f4 00000000 		.word	__FUNCTION__.22
 5356 00f8 00000000 		.word	.LC26
 5357 00fc 00000000 		.word	_yt_errmsg
 5358 0100 00000000 		.word	_yt_prompt_msg
 5359 0104 34000000 		.word	.LC1
 5360 0108 48000000 		.word	.LC27
 5361              	.LBE63:
 5362              		.cfi_endproc
 5363              	.LFE23:
 5365              		.section	.text.fal_tiger_port_mac_fc_get,"ax",%progbits
 5366              		.align	1
 5367              		.global	fal_tiger_port_mac_fc_get
 5368              		.syntax unified
 5369              		.thumb
 5370              		.thumb_func
 5372              	fal_tiger_port_mac_fc_get:
 5373              	.LVL589:
 5374              	.LFB24:
 671:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 672:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** yt_ret_t fal_tiger_port_mac_fc_get(yt_unit_t unit, yt_port_t port, yt_enable_t *pEnable)
 673:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** {
 5375              		.loc 1 673 1 is_stmt 1 view -0
 5376              		.cfi_startproc
 5377              		@ args = 0, pretend = 0, frame = 8
 5378              		@ frame_needed = 0, uses_anonymous_args = 0
 5379              		.loc 1 673 1 is_stmt 0 view .LVU1305
 5380 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 5381              		.cfi_def_cfa_offset 20
 5382              		.cfi_offset 4, -20
 5383              		.cfi_offset 5, -16
 5384              		.cfi_offset 6, -12
 5385              		.cfi_offset 7, -8
 5386              		.cfi_offset 14, -4
 5387 0002 85B0     		sub	sp, sp, #20
 5388              		.cfi_def_cfa_offset 40
 5389 0004 0546     		mov	r5, r0
 5390 0006 1646     		mov	r6, r2
 674:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     port_ctrl_t port_ctrl_entry;
 5391              		.loc 1 674 5 is_stmt 1 view .LVU1306
 675:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     cmm_err_t ret = CMM_ERR_OK;
 5392              		.loc 1 675 5 view .LVU1307
 5393              	.LVL590:
 676:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     yt_macid_t mac_id;
 5394              		.loc 1 676 5 view .LVU1308
 677:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 678:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     mac_id = CAL_YTP_TO_MAC(unit, port);
 5395              		.loc 1 678 5 view .LVU1309
 5396              		.loc 1 678 14 is_stmt 0 view .LVU1310
 5397 0008 214B     		ldr	r3, .L388
 5398 000a 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 5399 000c 53B1     		cbz	r3, .L384
 5400              		.loc 1 678 14 discriminator 1 view .LVU1311
 5401 000e 214B     		ldr	r3, .L388+4
 5402 0010 53F82030 		ldr	r3, [r3, r0, lsl #2]
 5403 0014 1A7D     		ldrb	r2, [r3, #20]	@ zero_extendqisi2
 5404              	.LVL591:
 5405              		.loc 1 678 14 discriminator 1 view .LVU1312
 5406 0016 8A42     		cmp	r2, r1
 5407 0018 1DD9     		bls	.L385
 5408              		.loc 1 678 14 discriminator 3 view .LVU1313
 5409 001a 0631     		adds	r1, r1, #6
 5410              	.LVL592:
 5411              		.loc 1 678 14 discriminator 3 view .LVU1314
 5412 001c 53F82130 		ldr	r3, [r3, r1, lsl #2]
 5413 0020 1F78     		ldrb	r7, [r3]	@ zero_extendqisi2
 5414 0022 00E0     		b	.L380
 5415              	.LVL593:
 5416              	.L384:
 5417              		.loc 1 678 14 view .LVU1315
 5418 0024 FF27     		movs	r7, #255
 5419              	.LVL594:
 5420              	.L380:
 679:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     osal_memset(&port_ctrl_entry, 0, sizeof(port_ctrl_t));
 5421              		.loc 1 679 5 is_stmt 1 discriminator 6 view .LVU1316
 5422 0026 03AC     		add	r4, sp, #12
 5423 0028 0422     		movs	r2, #4
 5424 002a 0021     		movs	r1, #0
 5425 002c 2046     		mov	r0, r4
 5426              	.LVL595:
 5427              		.loc 1 679 5 is_stmt 0 discriminator 6 view .LVU1317
 5428 002e FFF7FEFF 		bl	osal_memset
 5429              	.LVL596:
 680:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 681:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     CMM_ERR_CHK(HAL_TBL_REG_READ(unit, PORT_CTRLm, mac_id, sizeof(port_ctrl_t), &port_ctrl_entry), 
 5430              		.loc 1 681 5 is_stmt 1 discriminator 6 view .LVU1318
 5431              		.loc 1 681 5 discriminator 6 view .LVU1319
 5432 0032 0094     		str	r4, [sp]
 5433 0034 0423     		movs	r3, #4
 5434 0036 3A46     		mov	r2, r7
 5435 0038 0B21     		movs	r1, #11
 5436 003a 2846     		mov	r0, r5
 5437 003c FFF7FEFF 		bl	hal_table_reg_read
 5438              	.LVL597:
 5439 0040 0446     		mov	r4, r0
 5440              	.LVL598:
 5441              		.loc 1 681 5 is_stmt 0 discriminator 6 view .LVU1320
 5442 0042 10F0FF03 		ands	r3, r0, #255
 5443 0046 18D0     		beq	.L381
 5444              		.loc 1 681 5 is_stmt 1 discriminator 1 view .LVU1321
 5445              		.loc 1 681 5 discriminator 1 view .LVU1322
 5446 0048 134A     		ldr	r2, .L388+8
 5447 004a 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 5448 004c 012A     		cmp	r2, #1
 5449 004e 04D8     		bhi	.L387
 5450              	.LVL599:
 5451              	.L382:
 5452              		.loc 1 681 5 discriminator 5 view .LVU1323
 5453              		.loc 1 681 5 discriminator 5 view .LVU1324
 5454              		.loc 1 681 5 discriminator 5 view .LVU1325
 5455 0050 E0B2     		uxtb	r0, r4
 5456              	.L379:
 682:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     HAL_FIELD_GET(PORT_CTRLm, PORT_CTRL_RX_FC_ENf, &port_ctrl_entry, pEnable);
 683:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 684:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     return CMM_ERR_OK;
 685:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** }
 5457              		.loc 1 685 1 is_stmt 0 view .LVU1326
 5458 0052 05B0     		add	sp, sp, #20
 5459              		.cfi_remember_state
 5460              		.cfi_def_cfa_offset 20
 5461              		@ sp needed
 5462 0054 F0BD     		pop	{r4, r5, r6, r7, pc}
 5463              	.LVL600:
 5464              	.L385:
 5465              		.cfi_restore_state
 678:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     osal_memset(&port_ctrl_entry, 0, sizeof(port_ctrl_t));
 5466              		.loc 1 678 14 view .LVU1327
 5467 0056 FF27     		movs	r7, #255
 5468 0058 E5E7     		b	.L380
 5469              	.LVL601:
 5470              	.L387:
 681:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     HAL_FIELD_GET(PORT_CTRLm, PORT_CTRL_RX_FC_ENf, &port_ctrl_entry, pEnable);
 5471              		.loc 1 681 5 is_stmt 1 discriminator 3 view .LVU1328
 5472              	.LBB64:
 681:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     HAL_FIELD_GET(PORT_CTRLm, PORT_CTRL_RX_FC_ENf, &port_ctrl_entry, pEnable);
 5473              		.loc 1 681 5 discriminator 3 view .LVU1329
 5474 005a 142B     		cmp	r3, #20
 5475 005c 28BF     		it	cs
 5476 005e 1423     		movcs	r3, #20
 5477 0060 1A46     		mov	r2, r3
 5478 0062 0E4B     		ldr	r3, .L388+12
 5479 0064 0093     		str	r3, [sp]
 5480 0066 0E4B     		ldr	r3, .L388+16
 5481 0068 0E49     		ldr	r1, .L388+20
 5482 006a 51F82220 		ldr	r2, [r1, r2, lsl #2]
 5483 006e 0E49     		ldr	r1, .L388+24
 5484 0070 8968     		ldr	r1, [r1, #8]
 5485 0072 0E48     		ldr	r0, .L388+28
 5486              	.LVL602:
 681:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     HAL_FIELD_GET(PORT_CTRLm, PORT_CTRL_RX_FC_ENf, &port_ctrl_entry, pEnable);
 5487              		.loc 1 681 5 is_stmt 0 discriminator 3 view .LVU1330
 5488 0074 FFF7FEFF 		bl	osal_printf
 5489              	.LVL603:
 5490 0078 EAE7     		b	.L382
 5491              	.LVL604:
 5492              	.L381:
 681:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     HAL_FIELD_GET(PORT_CTRLm, PORT_CTRL_RX_FC_ENf, &port_ctrl_entry, pEnable);
 5493              		.loc 1 681 5 discriminator 3 view .LVU1331
 5494              	.LBE64:
 681:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     HAL_FIELD_GET(PORT_CTRLm, PORT_CTRL_RX_FC_ENf, &port_ctrl_entry, pEnable);
 5495              		.loc 1 681 5 is_stmt 1 discriminator 2 view .LVU1332
 682:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     HAL_FIELD_GET(PORT_CTRLm, PORT_CTRL_RX_FC_ENf, &port_ctrl_entry, pEnable);
 5496              		.loc 1 682 5 discriminator 2 view .LVU1333
 5497              	.LBB65:
 682:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     HAL_FIELD_GET(PORT_CTRLm, PORT_CTRL_RX_FC_ENf, &port_ctrl_entry, pEnable);
 5498              		.loc 1 682 5 discriminator 2 view .LVU1334
 682:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     HAL_FIELD_GET(PORT_CTRLm, PORT_CTRL_RX_FC_ENf, &port_ctrl_entry, pEnable);
 5499              		.loc 1 682 5 discriminator 2 view .LVU1335
 5500 007a 02AB     		add	r3, sp, #8
 5501 007c 03AA     		add	r2, sp, #12
 5502 007e 0421     		movs	r1, #4
 5503 0080 0B20     		movs	r0, #11
 5504              	.LVL605:
 682:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     HAL_FIELD_GET(PORT_CTRLm, PORT_CTRL_RX_FC_ENf, &port_ctrl_entry, pEnable);
 5505              		.loc 1 682 5 is_stmt 0 discriminator 2 view .LVU1336
 5506 0082 FFF7FEFF 		bl	hal_tbl_reg_field_get
 5507              	.LVL606:
 682:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     HAL_FIELD_GET(PORT_CTRLm, PORT_CTRL_RX_FC_ENf, &port_ctrl_entry, pEnable);
 5508              		.loc 1 682 5 is_stmt 1 discriminator 2 view .LVU1337
 5509 0086 029B     		ldr	r3, [sp, #8]
 5510 0088 3370     		strb	r3, [r6]
 5511              	.LBE65:
 682:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     HAL_FIELD_GET(PORT_CTRLm, PORT_CTRL_RX_FC_ENf, &port_ctrl_entry, pEnable);
 5512              		.loc 1 682 5 discriminator 2 view .LVU1338
 684:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** }
 5513              		.loc 1 684 5 discriminator 2 view .LVU1339
 684:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** }
 5514              		.loc 1 684 12 is_stmt 0 discriminator 2 view .LVU1340
 5515 008a 0020     		movs	r0, #0
 5516 008c E1E7     		b	.L379
 5517              	.L389:
 5518 008e 00BF     		.align	2
 5519              	.L388:
 5520 0090 00000000 		.word	gcal_inited
 5521 0094 00000000 		.word	gpSwitchUnit
 5522 0098 00000000 		.word	yt_debug_level
 5523 009c 00000000 		.word	__FUNCTION__.21
 5524 00a0 00000000 		.word	.LC26
 5525 00a4 00000000 		.word	_yt_errmsg
 5526 00a8 00000000 		.word	_yt_prompt_msg
 5527 00ac 34000000 		.word	.LC1
 5528              		.cfi_endproc
 5529              	.LFE24:
 5531              		.section	.rodata.fal_tiger_port_extif_mode_set.str1.4,"aMS",%progbits,1
 5532              		.align	2
 5533              	.LC28:
 5534 0000 68616C5F 		.ascii	"hal_mem32_read(unit, (0x80394), &reg_data)\000"
 5534      6D656D33 
 5534      325F7265 
 5534      61642875 
 5534      6E69742C 
 5535 002b 00       		.align	2
 5536              	.LC29:
 5537 002c 68616C5F 		.ascii	"hal_mem32_write(unit, (0x80394), reg_data)\000"
 5537      6D656D33 
 5537      325F7772 
 5537      69746528 
 5537      756E6974 
 5538 0057 00       		.align	2
 5539              	.LC30:
 5540 0058 68616C5F 		.ascii	"hal_table_reg_read(unit,extif_mode_reg,0,sizeof(ext"
 5540      7461626C 
 5540      655F7265 
 5540      675F7265 
 5540      61642875 
 5541 008b 6966305F 		.ascii	"if0_mode_t),&extif_data)\000"
 5541      6D6F6465 
 5541      5F74292C 
 5541      26657874 
 5541      69665F64 
 5542              		.align	2
 5543              	.LC31:
 5544 00a4 68616C5F 		.ascii	"hal_table_reg_write(unit,extif_mode_reg,0,sizeof(ex"
 5544      7461626C 
 5544      655F7265 
 5544      675F7772 
 5544      69746528 
 5545 00d7 74696630 		.ascii	"tif0_mode_t),&extif_data)\000"
 5545      5F6D6F64 
 5545      655F7429 
 5545      2C266578 
 5545      7469665F 
 5546 00f1 000000   		.align	2
 5547              	.LC32:
 5548 00f4 68616C5F 		.ascii	"hal_mem32_read(unit, (0x80028), &reg_data)\000"
 5548      6D656D33 
 5548      325F7265 
 5548      61642875 
 5548      6E69742C 
 5549 011f 00       		.align	2
 5550              	.LC33:
 5551 0120 68616C5F 		.ascii	"hal_mem32_write(unit, (0x80028), reg_data)\000"
 5551      6D656D33 
 5551      325F7772 
 5551      69746528 
 5551      756E6974 
 5552 014b 00       		.align	2
 5553              	.LC34:
 5554 014c 68616C5F 		.ascii	"hal_table_reg_read(unit,10,extif_id,sizeof(sg_phy_t"
 5554      7461626C 
 5554      655F7265 
 5554      675F7265 
 5554      61642875 
 5555 017f 292C2673 		.ascii	"),&sg_data)\000"
 5555      675F6461 
 5555      74612900 
 5556 018b 00       		.align	2
 5557              	.LC35:
 5558 018c 68616C5F 		.ascii	"hal_table_reg_write(unit,10,extif_id,sizeof(sg_phy_"
 5558      7461626C 
 5558      655F7265 
 5558      675F7772 
 5558      69746528 
 5559 01bf 74292C26 		.ascii	"t),&sg_data)\000"
 5559      73675F64 
 5559      61746129 
 5559      00
 5560              		.section	.text.fal_tiger_port_extif_mode_set,"ax",%progbits
 5561              		.align	1
 5562              		.global	fal_tiger_port_extif_mode_set
 5563              		.syntax unified
 5564              		.thumb
 5565              		.thumb_func
 5567              	fal_tiger_port_extif_mode_set:
 5568              	.LVL607:
 5569              	.LFB25:
 686:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 687:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** yt_ret_t fal_tiger_port_extif_mode_set(yt_unit_t unit, yt_port_t port, yt_extif_mode_t mode)
 688:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** {
 5570              		.loc 1 688 1 is_stmt 1 view -0
 5571              		.cfi_startproc
 5572              		@ args = 0, pretend = 0, frame = 16
 5573              		@ frame_needed = 0, uses_anonymous_args = 0
 5574              		.loc 1 688 1 is_stmt 0 view .LVU1342
 5575 0000 2DE9F041 		push	{r4, r5, r6, r7, r8, lr}
 5576              		.cfi_def_cfa_offset 24
 5577              		.cfi_offset 4, -24
 5578              		.cfi_offset 5, -20
 5579              		.cfi_offset 6, -16
 5580              		.cfi_offset 7, -12
 5581              		.cfi_offset 8, -8
 5582              		.cfi_offset 14, -4
 5583 0004 86B0     		sub	sp, sp, #24
 5584              		.cfi_def_cfa_offset 48
 5585 0006 0546     		mov	r5, r0
 5586 0008 1646     		mov	r6, r2
 689:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     cmm_err_t ret = CMM_ERR_OK;
 5587              		.loc 1 689 5 is_stmt 1 view .LVU1343
 5588              	.LVL608:
 690:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     sg_phy_t sg_data;
 5589              		.loc 1 690 5 view .LVU1344
 691:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     extif0_mode_t extif_data;
 5590              		.loc 1 691 5 view .LVU1345
 692:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     yt_port_t extif_id;
 5591              		.loc 1 692 5 view .LVU1346
 693:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     uint32_t reg_data = 0;
 5592              		.loc 1 693 5 view .LVU1347
 5593              		.loc 1 693 14 is_stmt 0 view .LVU1348
 5594 000a 0023     		movs	r3, #0
 5595 000c 0393     		str	r3, [sp, #12]
 694:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     uint32_t extif_mode_reg;
 5596              		.loc 1 694 5 is_stmt 1 view .LVU1349
 695:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     yt_port_t extif_bit;
 5597              		.loc 1 695 5 view .LVU1350
 696:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 697:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     if (CAL_YTP_TO_MAC(unit, port) == 4)
 5598              		.loc 1 697 5 view .LVU1351
 5599              		.loc 1 697 9 is_stmt 0 view .LVU1352
 5600 000e 9D4B     		ldr	r3, .L447
 5601 0010 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 5602              		.loc 1 697 8 view .LVU1353
 5603 0012 5BB1     		cbz	r3, .L391
 5604              		.loc 1 697 9 discriminator 1 view .LVU1354
 5605 0014 9C4A     		ldr	r2, .L447+4
 5606              	.LVL609:
 5607              		.loc 1 697 9 discriminator 1 view .LVU1355
 5608 0016 52F82020 		ldr	r2, [r2, r0, lsl #2]
 5609 001a 107D     		ldrb	r0, [r2, #20]	@ zero_extendqisi2
 5610              	.LVL610:
 5611              		.loc 1 697 9 discriminator 1 view .LVU1356
 5612 001c 8842     		cmp	r0, r1
 5613 001e 05D9     		bls	.L391
 5614              		.loc 1 697 9 discriminator 2 view .LVU1357
 5615 0020 881D     		adds	r0, r1, #6
 5616 0022 52F82020 		ldr	r2, [r2, r0, lsl #2]
 5617 0026 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 5618              		.loc 1 697 36 discriminator 2 view .LVU1358
 5619 0028 042A     		cmp	r2, #4
 5620 002a 0BD0     		beq	.L430
 5621              	.L391:
 698:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     {
 699:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         if (mode >= YT_EXTIF_MODE_SG_MAC)
 700:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         {
 701:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             return CMM_ERR_NOT_SUPPORT;
 702:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         }
 703:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         extif_id = 1;
 704:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         extif_bit = 2;
 705:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     }
 706:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     else
 707:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     {
 708:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         extif_id = CAL_YTP_TO_EXTPORT(unit, port);
 5622              		.loc 1 708 9 is_stmt 1 view .LVU1359
 5623              		.loc 1 708 20 is_stmt 0 view .LVU1360
 5624 002c 8BB1     		cbz	r3, .L421
 5625              		.loc 1 708 20 discriminator 1 view .LVU1361
 5626 002e 964B     		ldr	r3, .L447+4
 5627 0030 53F82530 		ldr	r3, [r3, r5, lsl #2]
 5628 0034 1A7D     		ldrb	r2, [r3, #20]	@ zero_extendqisi2
 5629 0036 8A42     		cmp	r2, r1
 5630 0038 33D9     		bls	.L422
 5631              		.loc 1 708 20 discriminator 3 view .LVU1362
 5632 003a 0631     		adds	r1, r1, #6
 5633              	.LVL611:
 5634              		.loc 1 708 20 discriminator 3 view .LVU1363
 5635 003c 53F82130 		ldr	r3, [r3, r1, lsl #2]
 5636 0040 1878     		ldrb	r0, [r3]	@ zero_extendqisi2
 5637 0042 07E0     		b	.L394
 5638              	.LVL612:
 5639              	.L430:
 699:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         {
 5640              		.loc 1 699 9 is_stmt 1 view .LVU1364
 699:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         {
 5641              		.loc 1 699 12 is_stmt 0 view .LVU1365
 5642 0044 052E     		cmp	r6, #5
 5643 0046 00F2BC81 		bhi	.L420
 704:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     }
 5644              		.loc 1 704 19 view .LVU1366
 5645 004a 4FF00208 		mov	r8, #2
 703:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         extif_bit = 2;
 5646              		.loc 1 703 18 view .LVU1367
 5647 004e 0127     		movs	r7, #1
 5648 0050 0FE0     		b	.L393
 5649              	.L421:
 5650              		.loc 1 708 20 view .LVU1368
 5651 0052 FF20     		movs	r0, #255
 5652              	.LVL613:
 5653              	.L394:
 5654              		.loc 1 708 20 discriminator 6 view .LVU1369
 5655 0054 8C4B     		ldr	r3, .L447+4
 5656 0056 53F82530 		ldr	r3, [r3, r5, lsl #2]
 5657 005a D3F8B010 		ldr	r1, [r3, #176]
 5658 005e FFF7FEFF 		bl	chipdef_get_extif_by_macid
 5659              	.LVL614:
 5660              		.loc 1 708 18 discriminator 6 view .LVU1370
 5661 0062 0746     		mov	r7, r0
 5662              	.LVL615:
 709:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         if(extif_id == INVALID_ID)
 5663              		.loc 1 709 9 is_stmt 1 discriminator 6 view .LVU1371
 5664              		.loc 1 709 11 is_stmt 0 discriminator 6 view .LVU1372
 5665 0064 FF28     		cmp	r0, #255
 5666 0066 00F0AE81 		beq	.L423
 710:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         {
 711:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             return CMM_ERR_INPUT;
 712:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         }
 713:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         extif_bit = (extif_id == 0) ? 1 : 0;
 5667              		.loc 1 713 9 is_stmt 1 view .LVU1373
 5668              		.loc 1 713 41 is_stmt 0 view .LVU1374
 5669 006a B0FA80F8 		clz	r8, r0
 5670 006e 4FEA5818 		lsr	r8, r8, #5
 5671              	.LVL616:
 5672              	.L393:
 714:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     }
 715:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     switch(mode)
 5673              		.loc 1 715 5 is_stmt 1 view .LVU1375
 5674 0072 052E     		cmp	r6, #5
 5675 0074 17D9     		bls	.L395
 5676 0076 B31F     		subs	r3, r6, #6
 5677 0078 DBB2     		uxtb	r3, r3
 5678 007a 052B     		cmp	r3, #5
 5679 007c 00F2A581 		bhi	.L431
 716:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     {
 717:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         case YT_EXTIF_MODE_MII:
 718:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         case YT_EXTIF_MODE_REMII:
 719:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         case YT_EXTIF_MODE_RMII_MAC:
 720:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         case YT_EXTIF_MODE_RMII_PHY:
 721:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         case YT_EXTIF_MODE_RGMII:
 722:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         case YT_EXTIF_MODE_XMII_DISABLE:
 723:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         {
 724:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             extif_mode_reg = (extif_id == 0) ? EXTIF0_MODEm : EXTIF1_MODEm;
 725:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             /*select xmii mode*/
 726:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             CMM_ERR_CHK(HAL_MEM_DIRECT_READ(unit, CHIP_INTERFACE_SELECT_REG, &reg_data), ret);
 727:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             if (mode == YT_EXTIF_MODE_XMII_DISABLE)
 728:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             {
 729:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****                 CLEAR_BIT(reg_data, extif_bit);
 730:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             }
 731:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             else
 732:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             {
 733:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****                 SET_BIT(reg_data, extif_bit);
 734:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             }
 735:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             CMM_ERR_CHK(HAL_MEM_DIRECT_WRITE(unit, CHIP_INTERFACE_SELECT_REG, reg_data), ret);
 736:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             /*config rgmii or xmii mode*/
 737:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             CMM_ERR_CHK(HAL_TBL_REG_READ(unit, extif_mode_reg, 0, sizeof(extif0_mode_t), &extif_dat
 738:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             HAL_FIELD_SET(extif_mode_reg, EXTIF0_MODE_XMII_MODEf, &extif_data, mode);
 739:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             if (mode == YT_EXTIF_MODE_XMII_DISABLE)
 740:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             {
 741:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****                 HAL_FIELD_SET(extif_mode_reg, EXTIF0_MODE_XMII_PORT_ENf, &extif_data, FALSE);
 742:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             }
 743:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             else
 744:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             {
 745:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****                 HAL_FIELD_SET(extif_mode_reg, EXTIF0_MODE_XMII_PORT_ENf, &extif_data, TRUE);
 746:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             }
 747:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             CMM_ERR_CHK(HAL_TBL_REG_WRITE(unit, extif_mode_reg, 0, sizeof(extif0_mode_t), &extif_da
 748:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         }
 749:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             break;
 750:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         case YT_EXTIF_MODE_SG_MAC:
 751:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         case YT_EXTIF_MODE_SG_PHY:
 752:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         case YT_EXTIF_MODE_FIB_1000:
 753:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         case YT_EXTIF_MODE_FIB_100:
 754:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         case YT_EXTIF_MODE_BX2500:
 755:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         case YT_EXTIF_MODE_SGFIB_AS:
 756:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         {
 757:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             /*enable serder interface*/
 758:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             CMM_ERR_CHK(HAL_MEM_DIRECT_READ(unit, CHIP_INTERFACE_CTRL_REG, &reg_data), ret);
 5680              		.loc 1 758 13 view .LVU1376
 5681              		.loc 1 758 13 view .LVU1377
 5682 0080 03AA     		add	r2, sp, #12
 5683 0082 8249     		ldr	r1, .L447+8
 5684 0084 2846     		mov	r0, r5
 5685 0086 FFF7FEFF 		bl	hal_mem32_read
 5686              	.LVL617:
 5687 008a 0446     		mov	r4, r0
 5688              	.LVL618:
 5689              		.loc 1 758 13 is_stmt 0 view .LVU1378
 5690 008c 10F0FF03 		ands	r3, r0, #255
 5691 0090 00F0C680 		beq	.L409
 5692              		.loc 1 758 13 is_stmt 1 discriminator 1 view .LVU1379
 5693              		.loc 1 758 13 discriminator 1 view .LVU1380
 5694 0094 7E4A     		ldr	r2, .L447+12
 5695 0096 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 5696 0098 012A     		cmp	r2, #1
 5697 009a 00F2B180 		bhi	.L432
 5698              	.LVL619:
 5699              	.L410:
 5700              		.loc 1 758 13 discriminator 5 view .LVU1381
 5701              		.loc 1 758 13 discriminator 5 view .LVU1382
 5702              		.loc 1 758 13 discriminator 5 view .LVU1383
 5703 009e E0B2     		uxtb	r0, r4
 5704 00a0 94E1     		b	.L390
 5705              	.LVL620:
 5706              	.L422:
 708:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         if(extif_id == INVALID_ID)
 5707              		.loc 1 708 20 is_stmt 0 view .LVU1384
 5708 00a2 FF20     		movs	r0, #255
 5709 00a4 D6E7     		b	.L394
 5710              	.LVL621:
 5711              	.L395:
 724:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             /*select xmii mode*/
 5712              		.loc 1 724 13 is_stmt 1 view .LVU1385
 724:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             /*select xmii mode*/
 5713              		.loc 1 724 61 is_stmt 0 view .LVU1386
 5714 00a6 07BB     		cbnz	r7, .L425
 5715 00a8 1427     		movs	r7, #20
 5716              	.LVL622:
 5717              	.L397:
 726:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             if (mode == YT_EXTIF_MODE_XMII_DISABLE)
 5718              		.loc 1 726 13 is_stmt 1 discriminator 4 view .LVU1387
 726:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             if (mode == YT_EXTIF_MODE_XMII_DISABLE)
 5719              		.loc 1 726 13 discriminator 4 view .LVU1388
 5720 00aa 03AA     		add	r2, sp, #12
 5721 00ac 7949     		ldr	r1, .L447+16
 5722 00ae 2846     		mov	r0, r5
 5723 00b0 FFF7FEFF 		bl	hal_mem32_read
 5724              	.LVL623:
 5725 00b4 0446     		mov	r4, r0
 5726              	.LVL624:
 726:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             if (mode == YT_EXTIF_MODE_XMII_DISABLE)
 5727              		.loc 1 726 13 is_stmt 0 discriminator 4 view .LVU1389
 5728 00b6 10F0FF03 		ands	r3, r0, #255
 5729 00ba 18D1     		bne	.L433
 726:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             if (mode == YT_EXTIF_MODE_XMII_DISABLE)
 5730              		.loc 1 726 13 is_stmt 1 discriminator 2 view .LVU1390
 727:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             {
 5731              		.loc 1 727 13 discriminator 2 view .LVU1391
 727:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             {
 5732              		.loc 1 727 16 is_stmt 0 discriminator 2 view .LVU1392
 5733 00bc 052E     		cmp	r6, #5
 5734 00be 2CD0     		beq	.L434
 733:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             }
 5735              		.loc 1 733 17 is_stmt 1 view .LVU1393
 5736 00c0 0123     		movs	r3, #1
 5737 00c2 03FA08F3 		lsl	r3, r3, r8
 5738 00c6 039A     		ldr	r2, [sp, #12]
 5739 00c8 1343     		orrs	r3, r3, r2
 5740 00ca 0393     		str	r3, [sp, #12]
 5741              	.L401:
 735:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             /*config rgmii or xmii mode*/
 5742              		.loc 1 735 13 view .LVU1394
 735:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             /*config rgmii or xmii mode*/
 5743              		.loc 1 735 13 view .LVU1395
 5744 00cc 039A     		ldr	r2, [sp, #12]
 5745 00ce 7149     		ldr	r1, .L447+16
 5746 00d0 2846     		mov	r0, r5
 5747              	.LVL625:
 735:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             /*config rgmii or xmii mode*/
 5748              		.loc 1 735 13 is_stmt 0 view .LVU1396
 5749 00d2 FFF7FEFF 		bl	hal_mem32_write
 5750              	.LVL626:
 5751 00d6 0446     		mov	r4, r0
 5752              	.LVL627:
 735:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             /*config rgmii or xmii mode*/
 5753              		.loc 1 735 13 view .LVU1397
 5754 00d8 10F0FF03 		ands	r3, r0, #255
 5755 00dc 35D0     		beq	.L402
 735:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             /*config rgmii or xmii mode*/
 5756              		.loc 1 735 13 is_stmt 1 discriminator 1 view .LVU1398
 735:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             /*config rgmii or xmii mode*/
 5757              		.loc 1 735 13 discriminator 1 view .LVU1399
 5758 00de 6C4A     		ldr	r2, .L447+12
 5759 00e0 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 5760 00e2 012A     		cmp	r2, #1
 5761 00e4 21D8     		bhi	.L435
 5762              	.LVL628:
 5763              	.L403:
 735:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             /*config rgmii or xmii mode*/
 5764              		.loc 1 735 13 discriminator 5 view .LVU1400
 735:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             /*config rgmii or xmii mode*/
 5765              		.loc 1 735 13 discriminator 5 view .LVU1401
 735:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             /*config rgmii or xmii mode*/
 5766              		.loc 1 735 13 discriminator 5 view .LVU1402
 5767 00e6 E0B2     		uxtb	r0, r4
 5768 00e8 70E1     		b	.L390
 5769              	.LVL629:
 5770              	.L425:
 724:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             /*select xmii mode*/
 5771              		.loc 1 724 61 is_stmt 0 view .LVU1403
 5772 00ea 1627     		movs	r7, #22
 5773              	.LVL630:
 724:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             /*select xmii mode*/
 5774              		.loc 1 724 61 view .LVU1404
 5775 00ec DDE7     		b	.L397
 5776              	.LVL631:
 5777              	.L433:
 726:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             if (mode == YT_EXTIF_MODE_XMII_DISABLE)
 5778              		.loc 1 726 13 is_stmt 1 discriminator 1 view .LVU1405
 726:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             if (mode == YT_EXTIF_MODE_XMII_DISABLE)
 5779              		.loc 1 726 13 discriminator 1 view .LVU1406
 5780 00ee 684A     		ldr	r2, .L447+12
 5781 00f0 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 5782 00f2 012A     		cmp	r2, #1
 5783 00f4 01D8     		bhi	.L436
 5784              	.LVL632:
 5785              	.L399:
 726:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             if (mode == YT_EXTIF_MODE_XMII_DISABLE)
 5786              		.loc 1 726 13 discriminator 5 view .LVU1407
 726:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             if (mode == YT_EXTIF_MODE_XMII_DISABLE)
 5787              		.loc 1 726 13 discriminator 5 view .LVU1408
 726:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             if (mode == YT_EXTIF_MODE_XMII_DISABLE)
 5788              		.loc 1 726 13 discriminator 5 view .LVU1409
 5789 00f6 E0B2     		uxtb	r0, r4
 5790 00f8 68E1     		b	.L390
 5791              	.LVL633:
 5792              	.L436:
 726:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             if (mode == YT_EXTIF_MODE_XMII_DISABLE)
 5793              		.loc 1 726 13 discriminator 3 view .LVU1410
 5794              	.LBB66:
 726:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             if (mode == YT_EXTIF_MODE_XMII_DISABLE)
 5795              		.loc 1 726 13 discriminator 3 view .LVU1411
 5796 00fa 142B     		cmp	r3, #20
 5797 00fc 28BF     		it	cs
 5798 00fe 1423     		movcs	r3, #20
 5799 0100 1A46     		mov	r2, r3
 5800 0102 654B     		ldr	r3, .L447+20
 5801 0104 0093     		str	r3, [sp]
 5802 0106 654B     		ldr	r3, .L447+24
 5803 0108 6549     		ldr	r1, .L447+28
 5804 010a 51F82220 		ldr	r2, [r1, r2, lsl #2]
 5805 010e 6549     		ldr	r1, .L447+32
 5806 0110 8968     		ldr	r1, [r1, #8]
 5807 0112 6548     		ldr	r0, .L447+36
 5808              	.LVL634:
 726:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             if (mode == YT_EXTIF_MODE_XMII_DISABLE)
 5809              		.loc 1 726 13 is_stmt 0 discriminator 3 view .LVU1412
 5810 0114 FFF7FEFF 		bl	osal_printf
 5811              	.LVL635:
 5812 0118 EDE7     		b	.L399
 5813              	.LVL636:
 5814              	.L434:
 726:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             if (mode == YT_EXTIF_MODE_XMII_DISABLE)
 5815              		.loc 1 726 13 discriminator 3 view .LVU1413
 5816              	.LBE66:
 729:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             }
 5817              		.loc 1 729 17 is_stmt 1 view .LVU1414
 5818 011a 0122     		movs	r2, #1
 5819 011c 02FA08F2 		lsl	r2, r2, r8
 5820 0120 039B     		ldr	r3, [sp, #12]
 5821 0122 23EA0203 		bic	r3, r3, r2
 5822 0126 0393     		str	r3, [sp, #12]
 5823 0128 D0E7     		b	.L401
 5824              	.L435:
 735:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             /*config rgmii or xmii mode*/
 5825              		.loc 1 735 13 discriminator 3 view .LVU1415
 5826              	.LBB67:
 735:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             /*config rgmii or xmii mode*/
 5827              		.loc 1 735 13 discriminator 3 view .LVU1416
 5828 012a 142B     		cmp	r3, #20
 5829 012c 28BF     		it	cs
 5830 012e 1423     		movcs	r3, #20
 5831 0130 1A46     		mov	r2, r3
 5832 0132 594B     		ldr	r3, .L447+20
 5833 0134 0093     		str	r3, [sp]
 5834 0136 5D4B     		ldr	r3, .L447+40
 5835 0138 5949     		ldr	r1, .L447+28
 5836 013a 51F82220 		ldr	r2, [r1, r2, lsl #2]
 5837 013e 5949     		ldr	r1, .L447+32
 5838 0140 8968     		ldr	r1, [r1, #8]
 5839 0142 5948     		ldr	r0, .L447+36
 5840              	.LVL637:
 735:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             /*config rgmii or xmii mode*/
 5841              		.loc 1 735 13 is_stmt 0 discriminator 3 view .LVU1417
 5842 0144 FFF7FEFF 		bl	osal_printf
 5843              	.LVL638:
 5844 0148 CDE7     		b	.L403
 5845              	.LVL639:
 5846              	.L402:
 735:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             /*config rgmii or xmii mode*/
 5847              		.loc 1 735 13 discriminator 3 view .LVU1418
 5848              	.LBE67:
 735:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             /*config rgmii or xmii mode*/
 5849              		.loc 1 735 13 is_stmt 1 discriminator 2 view .LVU1419
 737:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             HAL_FIELD_SET(extif_mode_reg, EXTIF0_MODE_XMII_MODEf, &extif_data, mode);
 5850              		.loc 1 737 13 discriminator 2 view .LVU1420
 737:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             HAL_FIELD_SET(extif_mode_reg, EXTIF0_MODE_XMII_MODEf, &extif_data, mode);
 5851              		.loc 1 737 13 discriminator 2 view .LVU1421
 5852 014a 04AB     		add	r3, sp, #16
 5853 014c 0093     		str	r3, [sp]
 5854 014e 0423     		movs	r3, #4
 5855 0150 0022     		movs	r2, #0
 5856 0152 3946     		mov	r1, r7
 5857 0154 2846     		mov	r0, r5
 5858              	.LVL640:
 737:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             HAL_FIELD_SET(extif_mode_reg, EXTIF0_MODE_XMII_MODEf, &extif_data, mode);
 5859              		.loc 1 737 13 is_stmt 0 discriminator 2 view .LVU1422
 5860 0156 FFF7FEFF 		bl	hal_table_reg_read
 5861              	.LVL641:
 5862 015a 0446     		mov	r4, r0
 5863              	.LVL642:
 737:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             HAL_FIELD_SET(extif_mode_reg, EXTIF0_MODE_XMII_MODEf, &extif_data, mode);
 5864              		.loc 1 737 13 discriminator 2 view .LVU1423
 5865 015c 10F0FF03 		ands	r3, r0, #255
 5866 0160 15D0     		beq	.L404
 737:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             HAL_FIELD_SET(extif_mode_reg, EXTIF0_MODE_XMII_MODEf, &extif_data, mode);
 5867              		.loc 1 737 13 is_stmt 1 discriminator 1 view .LVU1424
 737:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             HAL_FIELD_SET(extif_mode_reg, EXTIF0_MODE_XMII_MODEf, &extif_data, mode);
 5868              		.loc 1 737 13 discriminator 1 view .LVU1425
 5869 0162 4B4A     		ldr	r2, .L447+12
 5870 0164 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 5871 0166 012A     		cmp	r2, #1
 5872 0168 01D8     		bhi	.L437
 5873              	.LVL643:
 5874              	.L405:
 737:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             HAL_FIELD_SET(extif_mode_reg, EXTIF0_MODE_XMII_MODEf, &extif_data, mode);
 5875              		.loc 1 737 13 discriminator 5 view .LVU1426
 737:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             HAL_FIELD_SET(extif_mode_reg, EXTIF0_MODE_XMII_MODEf, &extif_data, mode);
 5876              		.loc 1 737 13 discriminator 5 view .LVU1427
 737:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             HAL_FIELD_SET(extif_mode_reg, EXTIF0_MODE_XMII_MODEf, &extif_data, mode);
 5877              		.loc 1 737 13 discriminator 5 view .LVU1428
 5878 016a E0B2     		uxtb	r0, r4
 5879 016c 2EE1     		b	.L390
 5880              	.LVL644:
 5881              	.L437:
 737:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             HAL_FIELD_SET(extif_mode_reg, EXTIF0_MODE_XMII_MODEf, &extif_data, mode);
 5882              		.loc 1 737 13 discriminator 3 view .LVU1429
 5883              	.LBB68:
 737:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             HAL_FIELD_SET(extif_mode_reg, EXTIF0_MODE_XMII_MODEf, &extif_data, mode);
 5884              		.loc 1 737 13 discriminator 3 view .LVU1430
 5885 016e 142B     		cmp	r3, #20
 5886 0170 28BF     		it	cs
 5887 0172 1423     		movcs	r3, #20
 5888 0174 1A46     		mov	r2, r3
 5889 0176 484B     		ldr	r3, .L447+20
 5890 0178 0093     		str	r3, [sp]
 5891 017a 4D4B     		ldr	r3, .L447+44
 5892 017c 4849     		ldr	r1, .L447+28
 5893 017e 51F82220 		ldr	r2, [r1, r2, lsl #2]
 5894 0182 4849     		ldr	r1, .L447+32
 5895 0184 8968     		ldr	r1, [r1, #8]
 5896 0186 4848     		ldr	r0, .L447+36
 5897              	.LVL645:
 737:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             HAL_FIELD_SET(extif_mode_reg, EXTIF0_MODE_XMII_MODEf, &extif_data, mode);
 5898              		.loc 1 737 13 is_stmt 0 discriminator 3 view .LVU1431
 5899 0188 FFF7FEFF 		bl	osal_printf
 5900              	.LVL646:
 5901 018c EDE7     		b	.L405
 5902              	.LVL647:
 5903              	.L404:
 737:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             HAL_FIELD_SET(extif_mode_reg, EXTIF0_MODE_XMII_MODEf, &extif_data, mode);
 5904              		.loc 1 737 13 discriminator 3 view .LVU1432
 5905              	.LBE68:
 737:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             HAL_FIELD_SET(extif_mode_reg, EXTIF0_MODE_XMII_MODEf, &extif_data, mode);
 5906              		.loc 1 737 13 is_stmt 1 discriminator 2 view .LVU1433
 738:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             if (mode == YT_EXTIF_MODE_XMII_DISABLE)
 5907              		.loc 1 738 13 discriminator 2 view .LVU1434
 5908 018e 3346     		mov	r3, r6
 5909 0190 04AA     		add	r2, sp, #16
 5910 0192 0021     		movs	r1, #0
 5911 0194 3846     		mov	r0, r7
 5912              	.LVL648:
 738:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             if (mode == YT_EXTIF_MODE_XMII_DISABLE)
 5913              		.loc 1 738 13 is_stmt 0 discriminator 2 view .LVU1435
 5914 0196 FFF7FEFF 		bl	hal_tbl_reg_field_set
 5915              	.LVL649:
 739:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             {
 5916              		.loc 1 739 13 is_stmt 1 discriminator 2 view .LVU1436
 739:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             {
 5917              		.loc 1 739 16 is_stmt 0 discriminator 2 view .LVU1437
 5918 019a 052E     		cmp	r6, #5
 5919 019c 13D0     		beq	.L438
 745:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             }
 5920              		.loc 1 745 17 is_stmt 1 view .LVU1438
 5921 019e 0123     		movs	r3, #1
 5922 01a0 04AA     		add	r2, sp, #16
 5923 01a2 0521     		movs	r1, #5
 5924 01a4 3846     		mov	r0, r7
 5925 01a6 FFF7FEFF 		bl	hal_tbl_reg_field_set
 5926              	.LVL650:
 5927              	.L407:
 747:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         }
 5928              		.loc 1 747 13 view .LVU1439
 747:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         }
 5929              		.loc 1 747 13 view .LVU1440
 5930 01aa 04AB     		add	r3, sp, #16
 5931 01ac 0093     		str	r3, [sp]
 5932 01ae 0423     		movs	r3, #4
 5933 01b0 0022     		movs	r2, #0
 5934 01b2 3946     		mov	r1, r7
 5935 01b4 2846     		mov	r0, r5
 5936 01b6 FFF7FEFF 		bl	hal_table_reg_write
 5937              	.LVL651:
 5938 01ba 0446     		mov	r4, r0
 5939              	.LVL652:
 747:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         }
 5940              		.loc 1 747 13 is_stmt 0 view .LVU1441
 5941 01bc 10F0FF03 		ands	r3, r0, #255
 5942 01c0 08D1     		bne	.L439
 759:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             reg_data |= 1 << extif_id;
 760:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             CMM_ERR_CHK(HAL_MEM_DIRECT_WRITE(unit, CHIP_INTERFACE_CTRL_REG, reg_data), ret);
 761:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             /*select sg mode*/
 762:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             CMM_ERR_CHK(HAL_MEM_DIRECT_READ(unit, CHIP_INTERFACE_SELECT_REG, &reg_data), ret);
 763:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             reg_data &= ~(1 << extif_bit);
 764:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             CMM_ERR_CHK(HAL_MEM_DIRECT_WRITE(unit, CHIP_INTERFACE_SELECT_REG, reg_data), ret);
 765:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             /*config fiber or sg mode*/
 766:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             CMM_ERR_CHK(HAL_TBL_REG_READ(unit, SG_PHYm, extif_id, sizeof(sg_phy_t), &sg_data), ret)
 767:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             HAL_FIELD_SET(SG_PHYm, SG_PHY_APPLICATION_MODEf, &sg_data, mode - YT_EXTIF_MODE_SG_MAC)
 768:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             CMM_ERR_CHK(HAL_TBL_REG_WRITE(unit, SG_PHYm, extif_id, sizeof(sg_phy_t), &sg_data), ret
 769:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         }
 770:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             break;
 771:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         default:
 772:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             return CMM_ERR_INPUT;
 773:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     }
 774:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 775:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     return CMM_ERR_OK;
 5943              		.loc 1 775 12 view .LVU1442
 5944 01c2 0020     		movs	r0, #0
 5945              	.LVL653:
 5946              		.loc 1 775 12 view .LVU1443
 5947 01c4 02E1     		b	.L390
 5948              	.L438:
 741:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             }
 5949              		.loc 1 741 17 is_stmt 1 view .LVU1444
 5950 01c6 0023     		movs	r3, #0
 5951 01c8 04AA     		add	r2, sp, #16
 5952 01ca 0521     		movs	r1, #5
 5953 01cc 3846     		mov	r0, r7
 5954 01ce FFF7FEFF 		bl	hal_tbl_reg_field_set
 5955              	.LVL654:
 5956 01d2 EAE7     		b	.L407
 5957              	.LVL655:
 5958              	.L439:
 747:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         }
 5959              		.loc 1 747 13 discriminator 1 view .LVU1445
 747:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         }
 5960              		.loc 1 747 13 discriminator 1 view .LVU1446
 5961 01d4 2E4A     		ldr	r2, .L447+12
 5962 01d6 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 5963 01d8 012A     		cmp	r2, #1
 5964 01da 01D8     		bhi	.L440
 5965              	.LVL656:
 5966              	.L408:
 747:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         }
 5967              		.loc 1 747 13 discriminator 5 view .LVU1447
 747:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         }
 5968              		.loc 1 747 13 discriminator 5 view .LVU1448
 747:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         }
 5969              		.loc 1 747 13 discriminator 5 view .LVU1449
 5970 01dc E0B2     		uxtb	r0, r4
 5971 01de F5E0     		b	.L390
 5972              	.LVL657:
 5973              	.L440:
 747:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         }
 5974              		.loc 1 747 13 discriminator 3 view .LVU1450
 5975              	.LBB69:
 747:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         }
 5976              		.loc 1 747 13 discriminator 3 view .LVU1451
 5977 01e0 142B     		cmp	r3, #20
 5978 01e2 28BF     		it	cs
 5979 01e4 1423     		movcs	r3, #20
 5980 01e6 1A46     		mov	r2, r3
 5981 01e8 2B4B     		ldr	r3, .L447+20
 5982 01ea 0093     		str	r3, [sp]
 5983 01ec 314B     		ldr	r3, .L447+48
 5984 01ee 2C49     		ldr	r1, .L447+28
 5985 01f0 51F82220 		ldr	r2, [r1, r2, lsl #2]
 5986 01f4 2B49     		ldr	r1, .L447+32
 5987 01f6 8968     		ldr	r1, [r1, #8]
 5988 01f8 2B48     		ldr	r0, .L447+36
 5989              	.LVL658:
 747:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         }
 5990              		.loc 1 747 13 is_stmt 0 discriminator 3 view .LVU1452
 5991 01fa FFF7FEFF 		bl	osal_printf
 5992              	.LVL659:
 5993 01fe EDE7     		b	.L408
 5994              	.LVL660:
 5995              	.L432:
 747:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         }
 5996              		.loc 1 747 13 discriminator 3 view .LVU1453
 5997              	.LBE69:
 758:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             reg_data |= 1 << extif_id;
 5998              		.loc 1 758 13 is_stmt 1 discriminator 3 view .LVU1454
 5999              	.LBB70:
 758:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             reg_data |= 1 << extif_id;
 6000              		.loc 1 758 13 discriminator 3 view .LVU1455
 6001 0200 142B     		cmp	r3, #20
 6002 0202 28BF     		it	cs
 6003 0204 1423     		movcs	r3, #20
 6004 0206 1A46     		mov	r2, r3
 6005 0208 234B     		ldr	r3, .L447+20
 6006 020a 0093     		str	r3, [sp]
 6007 020c 2A4B     		ldr	r3, .L447+52
 6008 020e 2449     		ldr	r1, .L447+28
 6009 0210 51F82220 		ldr	r2, [r1, r2, lsl #2]
 6010 0214 2349     		ldr	r1, .L447+32
 6011 0216 8968     		ldr	r1, [r1, #8]
 6012 0218 2348     		ldr	r0, .L447+36
 6013              	.LVL661:
 758:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             reg_data |= 1 << extif_id;
 6014              		.loc 1 758 13 is_stmt 0 discriminator 3 view .LVU1456
 6015 021a FFF7FEFF 		bl	osal_printf
 6016              	.LVL662:
 6017 021e 3EE7     		b	.L410
 6018              	.LVL663:
 6019              	.L409:
 758:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             reg_data |= 1 << extif_id;
 6020              		.loc 1 758 13 discriminator 3 view .LVU1457
 6021              	.LBE70:
 758:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             reg_data |= 1 << extif_id;
 6022              		.loc 1 758 13 is_stmt 1 discriminator 2 view .LVU1458
 759:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             reg_data |= 1 << extif_id;
 6023              		.loc 1 759 13 discriminator 2 view .LVU1459
 759:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             reg_data |= 1 << extif_id;
 6024              		.loc 1 759 27 is_stmt 0 discriminator 2 view .LVU1460
 6025 0220 0122     		movs	r2, #1
 6026 0222 BA40     		lsls	r2, r2, r7
 759:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             reg_data |= 1 << extif_id;
 6027              		.loc 1 759 22 discriminator 2 view .LVU1461
 6028 0224 039B     		ldr	r3, [sp, #12]
 6029 0226 1A43     		orrs	r2, r2, r3
 6030 0228 0392     		str	r2, [sp, #12]
 760:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             /*select sg mode*/
 6031              		.loc 1 760 13 is_stmt 1 discriminator 2 view .LVU1462
 760:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             /*select sg mode*/
 6032              		.loc 1 760 13 discriminator 2 view .LVU1463
 6033 022a 1849     		ldr	r1, .L447+8
 6034 022c 2846     		mov	r0, r5
 6035              	.LVL664:
 760:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             /*select sg mode*/
 6036              		.loc 1 760 13 is_stmt 0 discriminator 2 view .LVU1464
 6037 022e FFF7FEFF 		bl	hal_mem32_write
 6038              	.LVL665:
 6039 0232 0446     		mov	r4, r0
 6040              	.LVL666:
 760:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             /*select sg mode*/
 6041              		.loc 1 760 13 discriminator 2 view .LVU1465
 6042 0234 10F0FF03 		ands	r3, r0, #255
 6043 0238 15D0     		beq	.L411
 760:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             /*select sg mode*/
 6044              		.loc 1 760 13 is_stmt 1 discriminator 1 view .LVU1466
 760:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             /*select sg mode*/
 6045              		.loc 1 760 13 discriminator 1 view .LVU1467
 6046 023a 154A     		ldr	r2, .L447+12
 6047 023c 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 6048 023e 012A     		cmp	r2, #1
 6049 0240 01D8     		bhi	.L441
 6050              	.LVL667:
 6051              	.L412:
 760:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             /*select sg mode*/
 6052              		.loc 1 760 13 discriminator 5 view .LVU1468
 760:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             /*select sg mode*/
 6053              		.loc 1 760 13 discriminator 5 view .LVU1469
 760:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             /*select sg mode*/
 6054              		.loc 1 760 13 discriminator 5 view .LVU1470
 6055 0242 E0B2     		uxtb	r0, r4
 6056 0244 C2E0     		b	.L390
 6057              	.LVL668:
 6058              	.L441:
 760:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             /*select sg mode*/
 6059              		.loc 1 760 13 discriminator 3 view .LVU1471
 6060              	.LBB71:
 760:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             /*select sg mode*/
 6061              		.loc 1 760 13 discriminator 3 view .LVU1472
 6062 0246 142B     		cmp	r3, #20
 6063 0248 28BF     		it	cs
 6064 024a 1423     		movcs	r3, #20
 6065 024c 1A46     		mov	r2, r3
 6066 024e 124B     		ldr	r3, .L447+20
 6067 0250 0093     		str	r3, [sp]
 6068 0252 1A4B     		ldr	r3, .L447+56
 6069 0254 1249     		ldr	r1, .L447+28
 6070 0256 51F82220 		ldr	r2, [r1, r2, lsl #2]
 6071 025a 1249     		ldr	r1, .L447+32
 6072 025c 8968     		ldr	r1, [r1, #8]
 6073 025e 1248     		ldr	r0, .L447+36
 6074              	.LVL669:
 760:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             /*select sg mode*/
 6075              		.loc 1 760 13 is_stmt 0 discriminator 3 view .LVU1473
 6076 0260 FFF7FEFF 		bl	osal_printf
 6077              	.LVL670:
 6078 0264 EDE7     		b	.L412
 6079              	.LVL671:
 6080              	.L411:
 760:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             /*select sg mode*/
 6081              		.loc 1 760 13 discriminator 3 view .LVU1474
 6082              	.LBE71:
 760:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             /*select sg mode*/
 6083              		.loc 1 760 13 is_stmt 1 discriminator 2 view .LVU1475
 762:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             reg_data &= ~(1 << extif_bit);
 6084              		.loc 1 762 13 discriminator 2 view .LVU1476
 762:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             reg_data &= ~(1 << extif_bit);
 6085              		.loc 1 762 13 discriminator 2 view .LVU1477
 6086 0266 03AA     		add	r2, sp, #12
 6087 0268 0A49     		ldr	r1, .L447+16
 6088 026a 2846     		mov	r0, r5
 6089              	.LVL672:
 762:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             reg_data &= ~(1 << extif_bit);
 6090              		.loc 1 762 13 is_stmt 0 discriminator 2 view .LVU1478
 6091 026c FFF7FEFF 		bl	hal_mem32_read
 6092              	.LVL673:
 6093 0270 0446     		mov	r4, r0
 6094              	.LVL674:
 762:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             reg_data &= ~(1 << extif_bit);
 6095              		.loc 1 762 13 discriminator 2 view .LVU1479
 6096 0272 10F0FF03 		ands	r3, r0, #255
 6097 0276 33D0     		beq	.L413
 762:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             reg_data &= ~(1 << extif_bit);
 6098              		.loc 1 762 13 is_stmt 1 discriminator 1 view .LVU1480
 762:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             reg_data &= ~(1 << extif_bit);
 6099              		.loc 1 762 13 discriminator 1 view .LVU1481
 6100 0278 054A     		ldr	r2, .L447+12
 6101 027a 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 6102 027c 012A     		cmp	r2, #1
 6103 027e 1FD8     		bhi	.L442
 6104              	.LVL675:
 6105              	.L414:
 762:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             reg_data &= ~(1 << extif_bit);
 6106              		.loc 1 762 13 discriminator 5 view .LVU1482
 762:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             reg_data &= ~(1 << extif_bit);
 6107              		.loc 1 762 13 discriminator 5 view .LVU1483
 762:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             reg_data &= ~(1 << extif_bit);
 6108              		.loc 1 762 13 discriminator 5 view .LVU1484
 6109 0280 E0B2     		uxtb	r0, r4
 6110 0282 A3E0     		b	.L390
 6111              	.L448:
 6112              		.align	2
 6113              	.L447:
 6114 0284 00000000 		.word	gcal_inited
 6115 0288 00000000 		.word	gpSwitchUnit
 6116 028c 28000800 		.word	524328
 6117 0290 00000000 		.word	yt_debug_level
 6118 0294 94030800 		.word	525204
 6119 0298 00000000 		.word	__FUNCTION__.20
 6120 029c 00000000 		.word	.LC28
 6121 02a0 00000000 		.word	_yt_errmsg
 6122 02a4 00000000 		.word	_yt_prompt_msg
 6123 02a8 34000000 		.word	.LC1
 6124 02ac 2C000000 		.word	.LC29
 6125 02b0 58000000 		.word	.LC30
 6126 02b4 A4000000 		.word	.LC31
 6127 02b8 F4000000 		.word	.LC32
 6128 02bc 20010000 		.word	.LC33
 6129              	.LVL676:
 6130              	.L442:
 762:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             reg_data &= ~(1 << extif_bit);
 6131              		.loc 1 762 13 discriminator 3 view .LVU1485
 6132              	.LBB72:
 762:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             reg_data &= ~(1 << extif_bit);
 6133              		.loc 1 762 13 discriminator 3 view .LVU1486
 6134 02c0 142B     		cmp	r3, #20
 6135 02c2 28BF     		it	cs
 6136 02c4 1423     		movcs	r3, #20
 6137 02c6 1A46     		mov	r2, r3
 6138 02c8 424B     		ldr	r3, .L449
 6139 02ca 0093     		str	r3, [sp]
 6140 02cc 424B     		ldr	r3, .L449+4
 6141 02ce 4349     		ldr	r1, .L449+8
 6142 02d0 51F82220 		ldr	r2, [r1, r2, lsl #2]
 6143 02d4 4249     		ldr	r1, .L449+12
 6144 02d6 8968     		ldr	r1, [r1, #8]
 6145 02d8 4248     		ldr	r0, .L449+16
 6146              	.LVL677:
 762:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             reg_data &= ~(1 << extif_bit);
 6147              		.loc 1 762 13 is_stmt 0 discriminator 3 view .LVU1487
 6148 02da FFF7FEFF 		bl	osal_printf
 6149              	.LVL678:
 6150 02de CFE7     		b	.L414
 6151              	.LVL679:
 6152              	.L413:
 762:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             reg_data &= ~(1 << extif_bit);
 6153              		.loc 1 762 13 discriminator 3 view .LVU1488
 6154              	.LBE72:
 762:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             reg_data &= ~(1 << extif_bit);
 6155              		.loc 1 762 13 is_stmt 1 discriminator 2 view .LVU1489
 763:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             CMM_ERR_CHK(HAL_MEM_DIRECT_WRITE(unit, CHIP_INTERFACE_SELECT_REG, reg_data), ret);
 6156              		.loc 1 763 13 discriminator 2 view .LVU1490
 763:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             CMM_ERR_CHK(HAL_MEM_DIRECT_WRITE(unit, CHIP_INTERFACE_SELECT_REG, reg_data), ret);
 6157              		.loc 1 763 29 is_stmt 0 discriminator 2 view .LVU1491
 6158 02e0 0123     		movs	r3, #1
 6159 02e2 03FA08F3 		lsl	r3, r3, r8
 763:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             CMM_ERR_CHK(HAL_MEM_DIRECT_WRITE(unit, CHIP_INTERFACE_SELECT_REG, reg_data), ret);
 6160              		.loc 1 763 22 discriminator 2 view .LVU1492
 6161 02e6 039A     		ldr	r2, [sp, #12]
 6162 02e8 22EA0302 		bic	r2, r2, r3
 6163 02ec 0392     		str	r2, [sp, #12]
 764:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             /*config fiber or sg mode*/
 6164              		.loc 1 764 13 is_stmt 1 discriminator 2 view .LVU1493
 764:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             /*config fiber or sg mode*/
 6165              		.loc 1 764 13 discriminator 2 view .LVU1494
 6166 02ee 3E49     		ldr	r1, .L449+20
 6167 02f0 2846     		mov	r0, r5
 6168              	.LVL680:
 764:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             /*config fiber or sg mode*/
 6169              		.loc 1 764 13 is_stmt 0 discriminator 2 view .LVU1495
 6170 02f2 FFF7FEFF 		bl	hal_mem32_write
 6171              	.LVL681:
 6172 02f6 0446     		mov	r4, r0
 6173              	.LVL682:
 764:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             /*config fiber or sg mode*/
 6174              		.loc 1 764 13 discriminator 2 view .LVU1496
 6175 02f8 10F0FF03 		ands	r3, r0, #255
 6176 02fc 15D0     		beq	.L415
 764:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             /*config fiber or sg mode*/
 6177              		.loc 1 764 13 is_stmt 1 discriminator 1 view .LVU1497
 764:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             /*config fiber or sg mode*/
 6178              		.loc 1 764 13 discriminator 1 view .LVU1498
 6179 02fe 3B4A     		ldr	r2, .L449+24
 6180 0300 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 6181 0302 012A     		cmp	r2, #1
 6182 0304 01D8     		bhi	.L443
 6183              	.LVL683:
 6184              	.L416:
 764:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             /*config fiber or sg mode*/
 6185              		.loc 1 764 13 discriminator 5 view .LVU1499
 764:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             /*config fiber or sg mode*/
 6186              		.loc 1 764 13 discriminator 5 view .LVU1500
 764:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             /*config fiber or sg mode*/
 6187              		.loc 1 764 13 discriminator 5 view .LVU1501
 6188 0306 E0B2     		uxtb	r0, r4
 6189 0308 60E0     		b	.L390
 6190              	.LVL684:
 6191              	.L443:
 764:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             /*config fiber or sg mode*/
 6192              		.loc 1 764 13 discriminator 3 view .LVU1502
 6193              	.LBB73:
 764:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             /*config fiber or sg mode*/
 6194              		.loc 1 764 13 discriminator 3 view .LVU1503
 6195 030a 142B     		cmp	r3, #20
 6196 030c 28BF     		it	cs
 6197 030e 1423     		movcs	r3, #20
 6198 0310 1A46     		mov	r2, r3
 6199 0312 304B     		ldr	r3, .L449
 6200 0314 0093     		str	r3, [sp]
 6201 0316 364B     		ldr	r3, .L449+28
 6202 0318 3049     		ldr	r1, .L449+8
 6203 031a 51F82220 		ldr	r2, [r1, r2, lsl #2]
 6204 031e 3049     		ldr	r1, .L449+12
 6205 0320 8968     		ldr	r1, [r1, #8]
 6206 0322 3048     		ldr	r0, .L449+16
 6207              	.LVL685:
 764:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             /*config fiber or sg mode*/
 6208              		.loc 1 764 13 is_stmt 0 discriminator 3 view .LVU1504
 6209 0324 FFF7FEFF 		bl	osal_printf
 6210              	.LVL686:
 6211 0328 EDE7     		b	.L416
 6212              	.LVL687:
 6213              	.L415:
 764:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             /*config fiber or sg mode*/
 6214              		.loc 1 764 13 discriminator 3 view .LVU1505
 6215              	.LBE73:
 764:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             /*config fiber or sg mode*/
 6216              		.loc 1 764 13 is_stmt 1 discriminator 2 view .LVU1506
 766:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             HAL_FIELD_SET(SG_PHYm, SG_PHY_APPLICATION_MODEf, &sg_data, mode - YT_EXTIF_MODE_SG_MAC)
 6217              		.loc 1 766 13 discriminator 2 view .LVU1507
 766:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             HAL_FIELD_SET(SG_PHYm, SG_PHY_APPLICATION_MODEf, &sg_data, mode - YT_EXTIF_MODE_SG_MAC)
 6218              		.loc 1 766 13 discriminator 2 view .LVU1508
 6219 032a 05AB     		add	r3, sp, #20
 6220 032c 0093     		str	r3, [sp]
 6221 032e 0423     		movs	r3, #4
 6222 0330 3A46     		mov	r2, r7
 6223 0332 0A21     		movs	r1, #10
 6224 0334 2846     		mov	r0, r5
 6225              	.LVL688:
 766:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             HAL_FIELD_SET(SG_PHYm, SG_PHY_APPLICATION_MODEf, &sg_data, mode - YT_EXTIF_MODE_SG_MAC)
 6226              		.loc 1 766 13 is_stmt 0 discriminator 2 view .LVU1509
 6227 0336 FFF7FEFF 		bl	hal_table_reg_read
 6228              	.LVL689:
 6229 033a 0446     		mov	r4, r0
 6230              	.LVL690:
 766:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             HAL_FIELD_SET(SG_PHYm, SG_PHY_APPLICATION_MODEf, &sg_data, mode - YT_EXTIF_MODE_SG_MAC)
 6231              		.loc 1 766 13 discriminator 2 view .LVU1510
 6232 033c 10F0FF03 		ands	r3, r0, #255
 6233 0340 15D0     		beq	.L417
 766:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             HAL_FIELD_SET(SG_PHYm, SG_PHY_APPLICATION_MODEf, &sg_data, mode - YT_EXTIF_MODE_SG_MAC)
 6234              		.loc 1 766 13 is_stmt 1 discriminator 1 view .LVU1511
 766:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             HAL_FIELD_SET(SG_PHYm, SG_PHY_APPLICATION_MODEf, &sg_data, mode - YT_EXTIF_MODE_SG_MAC)
 6235              		.loc 1 766 13 discriminator 1 view .LVU1512
 6236 0342 2A4A     		ldr	r2, .L449+24
 6237 0344 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 6238 0346 012A     		cmp	r2, #1
 6239 0348 01D8     		bhi	.L444
 6240              	.LVL691:
 6241              	.L418:
 766:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             HAL_FIELD_SET(SG_PHYm, SG_PHY_APPLICATION_MODEf, &sg_data, mode - YT_EXTIF_MODE_SG_MAC)
 6242              		.loc 1 766 13 discriminator 5 view .LVU1513
 766:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             HAL_FIELD_SET(SG_PHYm, SG_PHY_APPLICATION_MODEf, &sg_data, mode - YT_EXTIF_MODE_SG_MAC)
 6243              		.loc 1 766 13 discriminator 5 view .LVU1514
 766:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             HAL_FIELD_SET(SG_PHYm, SG_PHY_APPLICATION_MODEf, &sg_data, mode - YT_EXTIF_MODE_SG_MAC)
 6244              		.loc 1 766 13 discriminator 5 view .LVU1515
 6245 034a E0B2     		uxtb	r0, r4
 6246 034c 3EE0     		b	.L390
 6247              	.LVL692:
 6248              	.L444:
 766:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             HAL_FIELD_SET(SG_PHYm, SG_PHY_APPLICATION_MODEf, &sg_data, mode - YT_EXTIF_MODE_SG_MAC)
 6249              		.loc 1 766 13 discriminator 3 view .LVU1516
 6250              	.LBB74:
 766:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             HAL_FIELD_SET(SG_PHYm, SG_PHY_APPLICATION_MODEf, &sg_data, mode - YT_EXTIF_MODE_SG_MAC)
 6251              		.loc 1 766 13 discriminator 3 view .LVU1517
 6252 034e 142B     		cmp	r3, #20
 6253 0350 28BF     		it	cs
 6254 0352 1423     		movcs	r3, #20
 6255 0354 1A46     		mov	r2, r3
 6256 0356 1F4B     		ldr	r3, .L449
 6257 0358 0093     		str	r3, [sp]
 6258 035a 264B     		ldr	r3, .L449+32
 6259 035c 1F49     		ldr	r1, .L449+8
 6260 035e 51F82220 		ldr	r2, [r1, r2, lsl #2]
 6261 0362 1F49     		ldr	r1, .L449+12
 6262 0364 8968     		ldr	r1, [r1, #8]
 6263 0366 1F48     		ldr	r0, .L449+16
 6264              	.LVL693:
 766:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             HAL_FIELD_SET(SG_PHYm, SG_PHY_APPLICATION_MODEf, &sg_data, mode - YT_EXTIF_MODE_SG_MAC)
 6265              		.loc 1 766 13 is_stmt 0 discriminator 3 view .LVU1518
 6266 0368 FFF7FEFF 		bl	osal_printf
 6267              	.LVL694:
 6268 036c EDE7     		b	.L418
 6269              	.LVL695:
 6270              	.L417:
 766:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             HAL_FIELD_SET(SG_PHYm, SG_PHY_APPLICATION_MODEf, &sg_data, mode - YT_EXTIF_MODE_SG_MAC)
 6271              		.loc 1 766 13 discriminator 3 view .LVU1519
 6272              	.LBE74:
 766:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             HAL_FIELD_SET(SG_PHYm, SG_PHY_APPLICATION_MODEf, &sg_data, mode - YT_EXTIF_MODE_SG_MAC)
 6273              		.loc 1 766 13 is_stmt 1 discriminator 2 view .LVU1520
 767:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             CMM_ERR_CHK(HAL_TBL_REG_WRITE(unit, SG_PHYm, extif_id, sizeof(sg_phy_t), &sg_data), ret
 6274              		.loc 1 767 13 discriminator 2 view .LVU1521
 6275 036e 05AC     		add	r4, sp, #20
 6276 0370 B31F     		subs	r3, r6, #6
 6277 0372 2246     		mov	r2, r4
 6278 0374 0021     		movs	r1, #0
 6279 0376 0A20     		movs	r0, #10
 6280              	.LVL696:
 767:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             CMM_ERR_CHK(HAL_TBL_REG_WRITE(unit, SG_PHYm, extif_id, sizeof(sg_phy_t), &sg_data), ret
 6281              		.loc 1 767 13 is_stmt 0 discriminator 2 view .LVU1522
 6282 0378 FFF7FEFF 		bl	hal_tbl_reg_field_set
 6283              	.LVL697:
 768:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         }
 6284              		.loc 1 768 13 is_stmt 1 discriminator 2 view .LVU1523
 768:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         }
 6285              		.loc 1 768 13 discriminator 2 view .LVU1524
 6286 037c 0094     		str	r4, [sp]
 6287 037e 0423     		movs	r3, #4
 6288 0380 3A46     		mov	r2, r7
 6289 0382 0A21     		movs	r1, #10
 6290 0384 2846     		mov	r0, r5
 6291 0386 FFF7FEFF 		bl	hal_table_reg_write
 6292              	.LVL698:
 6293 038a 0446     		mov	r4, r0
 6294              	.LVL699:
 768:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         }
 6295              		.loc 1 768 13 is_stmt 0 discriminator 2 view .LVU1525
 6296 038c 10F0FF03 		ands	r3, r0, #255
 6297 0390 01D1     		bne	.L445
 6298              		.loc 1 775 12 view .LVU1526
 6299 0392 0020     		movs	r0, #0
 6300              	.LVL700:
 6301              		.loc 1 775 12 view .LVU1527
 6302 0394 1AE0     		b	.L390
 6303              	.LVL701:
 6304              	.L445:
 768:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         }
 6305              		.loc 1 768 13 is_stmt 1 discriminator 1 view .LVU1528
 768:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         }
 6306              		.loc 1 768 13 discriminator 1 view .LVU1529
 6307 0396 154A     		ldr	r2, .L449+24
 6308 0398 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 6309 039a 012A     		cmp	r2, #1
 6310 039c 01D8     		bhi	.L446
 6311              	.LVL702:
 6312              	.L419:
 768:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         }
 6313              		.loc 1 768 13 discriminator 5 view .LVU1530
 768:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         }
 6314              		.loc 1 768 13 discriminator 5 view .LVU1531
 768:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         }
 6315              		.loc 1 768 13 discriminator 5 view .LVU1532
 6316 039e E0B2     		uxtb	r0, r4
 6317 03a0 14E0     		b	.L390
 6318              	.LVL703:
 6319              	.L446:
 768:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         }
 6320              		.loc 1 768 13 discriminator 3 view .LVU1533
 6321              	.LBB75:
 768:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         }
 6322              		.loc 1 768 13 discriminator 3 view .LVU1534
 6323 03a2 142B     		cmp	r3, #20
 6324 03a4 28BF     		it	cs
 6325 03a6 1423     		movcs	r3, #20
 6326 03a8 1A46     		mov	r2, r3
 6327 03aa 0A4B     		ldr	r3, .L449
 6328 03ac 0093     		str	r3, [sp]
 6329 03ae 124B     		ldr	r3, .L449+36
 6330 03b0 0A49     		ldr	r1, .L449+8
 6331 03b2 51F82220 		ldr	r2, [r1, r2, lsl #2]
 6332 03b6 0A49     		ldr	r1, .L449+12
 6333 03b8 8968     		ldr	r1, [r1, #8]
 6334 03ba 0A48     		ldr	r0, .L449+16
 6335              	.LVL704:
 768:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         }
 6336              		.loc 1 768 13 is_stmt 0 discriminator 3 view .LVU1535
 6337 03bc FFF7FEFF 		bl	osal_printf
 6338              	.LVL705:
 6339 03c0 EDE7     		b	.L419
 6340              	.LVL706:
 6341              	.L420:
 768:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         }
 6342              		.loc 1 768 13 discriminator 3 view .LVU1536
 6343              	.LBE75:
 701:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         }
 6344              		.loc 1 701 20 view .LVU1537
 6345 03c2 0320     		movs	r0, #3
 6346 03c4 02E0     		b	.L390
 6347              	.LVL707:
 6348              	.L423:
 711:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         }
 6349              		.loc 1 711 20 view .LVU1538
 6350 03c6 0520     		movs	r0, #5
 6351              	.LVL708:
 711:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         }
 6352              		.loc 1 711 20 view .LVU1539
 6353 03c8 00E0     		b	.L390
 6354              	.LVL709:
 6355              	.L431:
 715:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     {
 6356              		.loc 1 715 5 view .LVU1540
 6357 03ca 0520     		movs	r0, #5
 6358              	.LVL710:
 6359              	.L390:
 776:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** }
 6360              		.loc 1 776 1 view .LVU1541
 6361 03cc 06B0     		add	sp, sp, #24
 6362              		.cfi_def_cfa_offset 24
 6363              		@ sp needed
 6364 03ce BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 6365              	.L450:
 6366 03d2 00BF     		.align	2
 6367              	.L449:
 6368 03d4 00000000 		.word	__FUNCTION__.20
 6369 03d8 00000000 		.word	.LC28
 6370 03dc 00000000 		.word	_yt_errmsg
 6371 03e0 00000000 		.word	_yt_prompt_msg
 6372 03e4 34000000 		.word	.LC1
 6373 03e8 94030800 		.word	525204
 6374 03ec 00000000 		.word	yt_debug_level
 6375 03f0 2C000000 		.word	.LC29
 6376 03f4 4C010000 		.word	.LC34
 6377 03f8 8C010000 		.word	.LC35
 6378              		.cfi_endproc
 6379              	.LFE25:
 6381              		.section	.text.fal_tiger_port_extif_mode_get,"ax",%progbits
 6382              		.align	1
 6383              		.global	fal_tiger_port_extif_mode_get
 6384              		.syntax unified
 6385              		.thumb
 6386              		.thumb_func
 6388              	fal_tiger_port_extif_mode_get:
 6389              	.LVL711:
 6390              	.LFB26:
 777:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 778:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** yt_ret_t fal_tiger_port_extif_mode_get(yt_unit_t unit, yt_port_t port, yt_extif_mode_t *pMode)
 779:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** {
 6391              		.loc 1 779 1 is_stmt 1 view -0
 6392              		.cfi_startproc
 6393              		@ args = 0, pretend = 0, frame = 16
 6394              		@ frame_needed = 0, uses_anonymous_args = 0
 6395              		.loc 1 779 1 is_stmt 0 view .LVU1543
 6396 0000 2DE9F043 		push	{r4, r5, r6, r7, r8, r9, lr}
 6397              		.cfi_def_cfa_offset 28
 6398              		.cfi_offset 4, -28
 6399              		.cfi_offset 5, -24
 6400              		.cfi_offset 6, -20
 6401              		.cfi_offset 7, -16
 6402              		.cfi_offset 8, -12
 6403              		.cfi_offset 9, -8
 6404              		.cfi_offset 14, -4
 6405 0004 87B0     		sub	sp, sp, #28
 6406              		.cfi_def_cfa_offset 56
 6407 0006 0546     		mov	r5, r0
 6408 0008 0E46     		mov	r6, r1
 6409 000a 1746     		mov	r7, r2
 780:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     cmm_err_t ret = CMM_ERR_OK;
 6410              		.loc 1 780 5 is_stmt 1 view .LVU1544
 6411              	.LVL712:
 781:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     sg_phy_t sg_data;
 6412              		.loc 1 781 5 view .LVU1545
 782:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     extif0_mode_t extif_data;
 6413              		.loc 1 782 5 view .LVU1546
 783:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     yt_port_t extif_id;
 6414              		.loc 1 783 5 view .LVU1547
 784:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     uint32_t reg_data = 0;
 6415              		.loc 1 784 5 view .LVU1548
 6416              		.loc 1 784 14 is_stmt 0 view .LVU1549
 6417 000c 0023     		movs	r3, #0
 6418 000e 0393     		str	r3, [sp, #12]
 785:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     uint32_t extif_mode_reg;
 6419              		.loc 1 785 5 is_stmt 1 view .LVU1550
 786:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     yt_port_t extif_bit;
 6420              		.loc 1 786 5 view .LVU1551
 787:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 788:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     if (CAL_YTP_TO_MAC(unit, port) == 4)
 6421              		.loc 1 788 5 view .LVU1552
 6422              		.loc 1 788 9 is_stmt 0 view .LVU1553
 6423 0010 6D4B     		ldr	r3, .L480
 6424 0012 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 6425              		.loc 1 788 8 view .LVU1554
 6426 0014 5BB1     		cbz	r3, .L452
 6427              		.loc 1 788 9 discriminator 1 view .LVU1555
 6428 0016 6D4A     		ldr	r2, .L480+4
 6429              	.LVL713:
 6430              		.loc 1 788 9 discriminator 1 view .LVU1556
 6431 0018 52F82020 		ldr	r2, [r2, r0, lsl #2]
 6432 001c 117D     		ldrb	r1, [r2, #20]	@ zero_extendqisi2
 6433              	.LVL714:
 6434              		.loc 1 788 9 discriminator 1 view .LVU1557
 6435 001e B142     		cmp	r1, r6
 6436 0020 05D9     		bls	.L452
 6437              		.loc 1 788 9 discriminator 2 view .LVU1558
 6438 0022 B11D     		adds	r1, r6, #6
 6439 0024 52F82120 		ldr	r2, [r2, r1, lsl #2]
 6440 0028 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 6441              		.loc 1 788 36 discriminator 2 view .LVU1559
 6442 002a 042A     		cmp	r2, #4
 6443 002c 42D0     		beq	.L466
 6444              	.L452:
 789:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     {
 790:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         extif_id = 1;
 791:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         extif_bit = 2;
 792:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     }
 793:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     else
 794:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     {
 795:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         extif_id = CAL_YTP_TO_EXTPORT(unit, port);
 6445              		.loc 1 795 9 is_stmt 1 view .LVU1560
 6446              		.loc 1 795 20 is_stmt 0 view .LVU1561
 6447 002e 53B1     		cbz	r3, .L467
 6448              		.loc 1 795 20 discriminator 1 view .LVU1562
 6449 0030 664B     		ldr	r3, .L480+4
 6450 0032 53F82530 		ldr	r3, [r3, r5, lsl #2]
 6451 0036 1A7D     		ldrb	r2, [r3, #20]	@ zero_extendqisi2
 6452 0038 B242     		cmp	r2, r6
 6453 003a 39D9     		bls	.L468
 6454              		.loc 1 795 20 discriminator 3 view .LVU1563
 6455 003c B21D     		adds	r2, r6, #6
 6456 003e 53F82230 		ldr	r3, [r3, r2, lsl #2]
 6457 0042 1878     		ldrb	r0, [r3]	@ zero_extendqisi2
 6458              	.LVL715:
 6459              		.loc 1 795 20 discriminator 3 view .LVU1564
 6460 0044 00E0     		b	.L454
 6461              	.LVL716:
 6462              	.L467:
 6463              		.loc 1 795 20 view .LVU1565
 6464 0046 FF20     		movs	r0, #255
 6465              	.LVL717:
 6466              	.L454:
 6467              		.loc 1 795 20 discriminator 6 view .LVU1566
 6468 0048 604B     		ldr	r3, .L480+4
 6469 004a 53F82530 		ldr	r3, [r3, r5, lsl #2]
 6470 004e D3F8B010 		ldr	r1, [r3, #176]
 6471 0052 FFF7FEFF 		bl	chipdef_get_extif_by_macid
 6472              	.LVL718:
 6473              		.loc 1 795 18 discriminator 6 view .LVU1567
 6474 0056 8046     		mov	r8, r0
 6475              	.LVL719:
 796:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         if(extif_id == INVALID_ID)
 6476              		.loc 1 796 9 is_stmt 1 discriminator 6 view .LVU1568
 6477              		.loc 1 796 11 is_stmt 0 discriminator 6 view .LVU1569
 6478 0058 FF28     		cmp	r0, #255
 6479 005a 00F0B280 		beq	.L469
 797:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         {
 798:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             return CMM_ERR_INPUT;
 799:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         }
 800:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         extif_bit = (extif_id == 0) ? 1 : 0;
 6480              		.loc 1 800 9 is_stmt 1 view .LVU1570
 6481              		.loc 1 800 41 is_stmt 0 view .LVU1571
 6482 005e B0FA80F9 		clz	r9, r0
 6483 0062 4FEA5919 		lsr	r9, r9, #5
 6484              	.LVL720:
 6485              	.L453:
 801:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     }
 802:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 803:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     CMM_ERR_CHK(HAL_MEM_DIRECT_READ(unit, CHIP_INTERFACE_SELECT_REG, &reg_data), ret);
 6486              		.loc 1 803 5 is_stmt 1 view .LVU1572
 6487              		.loc 1 803 5 view .LVU1573
 6488 0066 03AA     		add	r2, sp, #12
 6489 0068 5949     		ldr	r1, .L480+8
 6490 006a 2846     		mov	r0, r5
 6491 006c FFF7FEFF 		bl	hal_mem32_read
 6492              	.LVL721:
 6493 0070 0446     		mov	r4, r0
 6494              	.LVL722:
 6495              		.loc 1 803 5 is_stmt 0 view .LVU1574
 6496 0072 10F0FF03 		ands	r3, r0, #255
 6497 0076 22D1     		bne	.L473
 6498              		.loc 1 803 5 is_stmt 1 discriminator 2 view .LVU1575
 804:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     if(reg_data & (1 << extif_bit)) /*xmii*/
 6499              		.loc 1 804 5 discriminator 2 view .LVU1576
 6500              		.loc 1 804 22 is_stmt 0 discriminator 2 view .LVU1577
 6501 0078 0124     		movs	r4, #1
 6502 007a 04FA09F4 		lsl	r4, r4, r9
 6503              		.loc 1 804 17 discriminator 2 view .LVU1578
 6504 007e 039B     		ldr	r3, [sp, #12]
 6505              		.loc 1 804 7 discriminator 2 view .LVU1579
 6506 0080 1C40     		ands	r4, r4, r3
 6507 0082 58D0     		beq	.L458
 805:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     {
 806:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         extif_mode_reg = (extif_id == 0) ? EXTIF0_MODEm : EXTIF1_MODEm;
 6508              		.loc 1 806 9 is_stmt 1 view .LVU1580
 6509              		.loc 1 806 57 is_stmt 0 view .LVU1581
 6510 0084 B8F1000F 		cmp	r8, #0
 6511 0088 32D1     		bne	.L470
 6512 008a 1426     		movs	r6, #20
 6513              	.LVL723:
 6514              	.L459:
 807:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         CMM_ERR_CHK(HAL_TBL_REG_READ(unit, extif_mode_reg, 0, sizeof(extif0_mode_t), &extif_data), 
 6515              		.loc 1 807 9 is_stmt 1 discriminator 4 view .LVU1582
 6516              		.loc 1 807 9 discriminator 4 view .LVU1583
 6517 008c 04AB     		add	r3, sp, #16
 6518 008e 0093     		str	r3, [sp]
 6519 0090 0423     		movs	r3, #4
 6520 0092 0022     		movs	r2, #0
 6521 0094 3146     		mov	r1, r6
 6522 0096 2846     		mov	r0, r5
 6523              	.LVL724:
 6524              		.loc 1 807 9 is_stmt 0 discriminator 4 view .LVU1584
 6525 0098 FFF7FEFF 		bl	hal_table_reg_read
 6526              	.LVL725:
 6527 009c 0446     		mov	r4, r0
 6528              	.LVL726:
 6529              		.loc 1 807 9 discriminator 4 view .LVU1585
 6530 009e 10F0FF03 		ands	r3, r0, #255
 6531 00a2 37D0     		beq	.L460
 6532              		.loc 1 807 9 is_stmt 1 discriminator 1 view .LVU1586
 6533              		.loc 1 807 9 discriminator 1 view .LVU1587
 6534 00a4 4B4A     		ldr	r2, .L480+12
 6535 00a6 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 6536 00a8 012A     		cmp	r2, #1
 6537 00aa 23D8     		bhi	.L474
 6538              	.LVL727:
 6539              	.L461:
 6540              		.loc 1 807 9 discriminator 5 view .LVU1588
 6541              		.loc 1 807 9 discriminator 5 view .LVU1589
 6542              		.loc 1 807 9 discriminator 5 view .LVU1590
 6543 00ac E4B2     		uxtb	r4, r4
 6544 00ae 0BE0     		b	.L451
 6545              	.LVL728:
 6546              	.L468:
 795:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         if(extif_id == INVALID_ID)
 6547              		.loc 1 795 20 is_stmt 0 view .LVU1591
 6548 00b0 FF20     		movs	r0, #255
 6549              	.LVL729:
 795:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         if(extif_id == INVALID_ID)
 6550              		.loc 1 795 20 view .LVU1592
 6551 00b2 C9E7     		b	.L454
 6552              	.LVL730:
 6553              	.L466:
 791:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     }
 6554              		.loc 1 791 19 view .LVU1593
 6555 00b4 4FF00209 		mov	r9, #2
 790:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         extif_bit = 2;
 6556              		.loc 1 790 18 view .LVU1594
 6557 00b8 4FF00108 		mov	r8, #1
 6558 00bc D3E7     		b	.L453
 6559              	.LVL731:
 6560              	.L473:
 803:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     if(reg_data & (1 << extif_bit)) /*xmii*/
 6561              		.loc 1 803 5 is_stmt 1 discriminator 1 view .LVU1595
 803:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     if(reg_data & (1 << extif_bit)) /*xmii*/
 6562              		.loc 1 803 5 discriminator 1 view .LVU1596
 6563 00be 454A     		ldr	r2, .L480+12
 6564 00c0 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 6565 00c2 012A     		cmp	r2, #1
 6566 00c4 04D8     		bhi	.L475
 6567              	.LVL732:
 6568              	.L457:
 803:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     if(reg_data & (1 << extif_bit)) /*xmii*/
 6569              		.loc 1 803 5 discriminator 5 view .LVU1597
 803:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     if(reg_data & (1 << extif_bit)) /*xmii*/
 6570              		.loc 1 803 5 discriminator 5 view .LVU1598
 803:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     if(reg_data & (1 << extif_bit)) /*xmii*/
 6571              		.loc 1 803 5 discriminator 5 view .LVU1599
 6572 00c6 E4B2     		uxtb	r4, r4
 6573              	.LVL733:
 6574              	.L451:
 808:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         HAL_FIELD_GET(extif_mode_reg, EXTIF0_MODE_XMII_MODEf, &extif_data, pMode);
 809:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         if(*pMode > YT_EXTIF_MODE_XMII_DISABLE)
 810:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         {
 811:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             *pMode = YT_EXTIF_MODE_XMII_DISABLE;
 812:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             return CMM_ERR_FAIL;
 813:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         }
 814:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     }
 815:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     else
 816:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     {
 817:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         if (CAL_YTP_TO_MAC(unit, port) == 4)
 818:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         {
 819:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             *pMode = YT_EXTIF_MODE_XMII_DISABLE;
 820:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             return CMM_ERR_OK;
 821:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         }
 822:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 823:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         CMM_ERR_CHK(HAL_TBL_REG_READ(unit, SG_PHYm, extif_id, sizeof(sg_phy_t), &sg_data), ret);
 824:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         HAL_FIELD_GET(SG_PHYm, SG_PHY_APPLICATION_MODEf, &sg_data, pMode);
 825:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         if(*pMode > YT_EXTIF_MODE_SGFIB_AS - YT_EXTIF_MODE_SG_MAC)
 826:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         {
 827:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             *pMode = YT_EXTIF_MODE_SGFIB_AS;
 828:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             return CMM_ERR_FAIL;
 829:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         }
 830:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         *pMode = *pMode + YT_EXTIF_MODE_SG_MAC;
 831:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     }
 832:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 833:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     return CMM_ERR_OK;
 834:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** }
 6575              		.loc 1 834 1 is_stmt 0 view .LVU1600
 6576 00c8 2046     		mov	r0, r4
 6577 00ca 07B0     		add	sp, sp, #28
 6578              		.cfi_remember_state
 6579              		.cfi_def_cfa_offset 28
 6580              		@ sp needed
 6581 00cc BDE8F083 		pop	{r4, r5, r6, r7, r8, r9, pc}
 6582              	.LVL734:
 6583              	.L475:
 6584              		.cfi_restore_state
 803:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     if(reg_data & (1 << extif_bit)) /*xmii*/
 6585              		.loc 1 803 5 is_stmt 1 discriminator 3 view .LVU1601
 6586              	.LBB76:
 803:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     if(reg_data & (1 << extif_bit)) /*xmii*/
 6587              		.loc 1 803 5 discriminator 3 view .LVU1602
 6588 00d0 142B     		cmp	r3, #20
 6589 00d2 28BF     		it	cs
 6590 00d4 1423     		movcs	r3, #20
 6591 00d6 1A46     		mov	r2, r3
 6592 00d8 3F4B     		ldr	r3, .L480+16
 6593 00da 0093     		str	r3, [sp]
 6594 00dc 3F4B     		ldr	r3, .L480+20
 6595 00de 4049     		ldr	r1, .L480+24
 6596 00e0 51F82220 		ldr	r2, [r1, r2, lsl #2]
 6597 00e4 3F49     		ldr	r1, .L480+28
 6598 00e6 8968     		ldr	r1, [r1, #8]
 6599 00e8 3F48     		ldr	r0, .L480+32
 6600              	.LVL735:
 803:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     if(reg_data & (1 << extif_bit)) /*xmii*/
 6601              		.loc 1 803 5 is_stmt 0 discriminator 3 view .LVU1603
 6602 00ea FFF7FEFF 		bl	osal_printf
 6603              	.LVL736:
 6604 00ee EAE7     		b	.L457
 6605              	.LVL737:
 6606              	.L470:
 803:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     if(reg_data & (1 << extif_bit)) /*xmii*/
 6607              		.loc 1 803 5 discriminator 3 view .LVU1604
 6608              	.LBE76:
 806:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         CMM_ERR_CHK(HAL_TBL_REG_READ(unit, extif_mode_reg, 0, sizeof(extif0_mode_t), &extif_data), 
 6609              		.loc 1 806 57 view .LVU1605
 6610 00f0 1626     		movs	r6, #22
 6611              	.LVL738:
 806:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         CMM_ERR_CHK(HAL_TBL_REG_READ(unit, extif_mode_reg, 0, sizeof(extif0_mode_t), &extif_data), 
 6612              		.loc 1 806 57 view .LVU1606
 6613 00f2 CBE7     		b	.L459
 6614              	.LVL739:
 6615              	.L474:
 807:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         HAL_FIELD_GET(extif_mode_reg, EXTIF0_MODE_XMII_MODEf, &extif_data, pMode);
 6616              		.loc 1 807 9 is_stmt 1 discriminator 3 view .LVU1607
 6617              	.LBB77:
 807:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         HAL_FIELD_GET(extif_mode_reg, EXTIF0_MODE_XMII_MODEf, &extif_data, pMode);
 6618              		.loc 1 807 9 discriminator 3 view .LVU1608
 6619 00f4 142B     		cmp	r3, #20
 6620 00f6 28BF     		it	cs
 6621 00f8 1423     		movcs	r3, #20
 6622 00fa 1A46     		mov	r2, r3
 6623 00fc 364B     		ldr	r3, .L480+16
 6624 00fe 0093     		str	r3, [sp]
 6625 0100 3A4B     		ldr	r3, .L480+36
 6626 0102 3749     		ldr	r1, .L480+24
 6627 0104 51F82220 		ldr	r2, [r1, r2, lsl #2]
 6628 0108 3649     		ldr	r1, .L480+28
 6629 010a 8968     		ldr	r1, [r1, #8]
 6630 010c 3648     		ldr	r0, .L480+32
 6631              	.LVL740:
 807:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         HAL_FIELD_GET(extif_mode_reg, EXTIF0_MODE_XMII_MODEf, &extif_data, pMode);
 6632              		.loc 1 807 9 is_stmt 0 discriminator 3 view .LVU1609
 6633 010e FFF7FEFF 		bl	osal_printf
 6634              	.LVL741:
 6635 0112 CBE7     		b	.L461
 6636              	.LVL742:
 6637              	.L460:
 807:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         HAL_FIELD_GET(extif_mode_reg, EXTIF0_MODE_XMII_MODEf, &extif_data, pMode);
 6638              		.loc 1 807 9 discriminator 3 view .LVU1610
 6639              	.LBE77:
 807:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         HAL_FIELD_GET(extif_mode_reg, EXTIF0_MODE_XMII_MODEf, &extif_data, pMode);
 6640              		.loc 1 807 9 is_stmt 1 discriminator 2 view .LVU1611
 808:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         HAL_FIELD_GET(extif_mode_reg, EXTIF0_MODE_XMII_MODEf, &extif_data, pMode);
 6641              		.loc 1 808 9 discriminator 2 view .LVU1612
 6642              	.LBB78:
 808:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         HAL_FIELD_GET(extif_mode_reg, EXTIF0_MODE_XMII_MODEf, &extif_data, pMode);
 6643              		.loc 1 808 9 discriminator 2 view .LVU1613
 808:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         HAL_FIELD_GET(extif_mode_reg, EXTIF0_MODE_XMII_MODEf, &extif_data, pMode);
 6644              		.loc 1 808 9 discriminator 2 view .LVU1614
 6645 0114 02AB     		add	r3, sp, #8
 6646 0116 04AA     		add	r2, sp, #16
 6647 0118 0021     		movs	r1, #0
 6648 011a 3046     		mov	r0, r6
 6649              	.LVL743:
 808:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         HAL_FIELD_GET(extif_mode_reg, EXTIF0_MODE_XMII_MODEf, &extif_data, pMode);
 6650              		.loc 1 808 9 is_stmt 0 discriminator 2 view .LVU1615
 6651 011c FFF7FEFF 		bl	hal_tbl_reg_field_get
 6652              	.LVL744:
 808:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         HAL_FIELD_GET(extif_mode_reg, EXTIF0_MODE_XMII_MODEf, &extif_data, pMode);
 6653              		.loc 1 808 9 is_stmt 1 discriminator 2 view .LVU1616
 6654 0120 9DF80830 		ldrb	r3, [sp, #8]	@ zero_extendqisi2
 6655 0124 3B70     		strb	r3, [r7]
 6656              	.LBE78:
 808:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         HAL_FIELD_GET(extif_mode_reg, EXTIF0_MODE_XMII_MODEf, &extif_data, pMode);
 6657              		.loc 1 808 9 discriminator 2 view .LVU1617
 809:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         {
 6658              		.loc 1 809 9 discriminator 2 view .LVU1618
 809:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         {
 6659              		.loc 1 809 11 is_stmt 0 discriminator 2 view .LVU1619
 6660 0126 052B     		cmp	r3, #5
 6661 0128 01D8     		bhi	.L476
 833:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** }
 6662              		.loc 1 833 12 view .LVU1620
 6663 012a 0024     		movs	r4, #0
 6664 012c CCE7     		b	.L451
 6665              	.L476:
 811:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             return CMM_ERR_FAIL;
 6666              		.loc 1 811 13 is_stmt 1 view .LVU1621
 811:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             return CMM_ERR_FAIL;
 6667              		.loc 1 811 20 is_stmt 0 view .LVU1622
 6668 012e 0523     		movs	r3, #5
 6669 0130 3B70     		strb	r3, [r7]
 812:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         }
 6670              		.loc 1 812 13 is_stmt 1 view .LVU1623
 812:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         }
 6671              		.loc 1 812 20 is_stmt 0 view .LVU1624
 6672 0132 0124     		movs	r4, #1
 6673 0134 C8E7     		b	.L451
 6674              	.LVL745:
 6675              	.L458:
 817:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         {
 6676              		.loc 1 817 9 is_stmt 1 view .LVU1625
 817:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         {
 6677              		.loc 1 817 13 is_stmt 0 view .LVU1626
 6678 0136 244B     		ldr	r3, .L480
 6679 0138 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 817:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         {
 6680              		.loc 1 817 12 view .LVU1627
 6681 013a 5BB1     		cbz	r3, .L462
 817:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         {
 6682              		.loc 1 817 13 discriminator 1 view .LVU1628
 6683 013c 234B     		ldr	r3, .L480+4
 6684 013e 53F82530 		ldr	r3, [r3, r5, lsl #2]
 6685 0142 1A7D     		ldrb	r2, [r3, #20]	@ zero_extendqisi2
 6686 0144 B242     		cmp	r2, r6
 6687 0146 05D9     		bls	.L462
 817:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         {
 6688              		.loc 1 817 13 discriminator 2 view .LVU1629
 6689 0148 0636     		adds	r6, r6, #6
 6690              	.LVL746:
 817:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         {
 6691              		.loc 1 817 13 discriminator 2 view .LVU1630
 6692 014a 53F82630 		ldr	r3, [r3, r6, lsl #2]
 6693 014e 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 817:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         {
 6694              		.loc 1 817 40 discriminator 2 view .LVU1631
 6695 0150 042B     		cmp	r3, #4
 6696 0152 11D0     		beq	.L477
 6697              	.LVL747:
 6698              	.L462:
 823:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         HAL_FIELD_GET(SG_PHYm, SG_PHY_APPLICATION_MODEf, &sg_data, pMode);
 6699              		.loc 1 823 9 is_stmt 1 view .LVU1632
 823:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         HAL_FIELD_GET(SG_PHYm, SG_PHY_APPLICATION_MODEf, &sg_data, pMode);
 6700              		.loc 1 823 9 view .LVU1633
 6701 0154 05AB     		add	r3, sp, #20
 6702 0156 0093     		str	r3, [sp]
 6703 0158 0423     		movs	r3, #4
 6704 015a 4246     		mov	r2, r8
 6705 015c 0A21     		movs	r1, #10
 6706 015e 2846     		mov	r0, r5
 6707              	.LVL748:
 823:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         HAL_FIELD_GET(SG_PHYm, SG_PHY_APPLICATION_MODEf, &sg_data, pMode);
 6708              		.loc 1 823 9 is_stmt 0 view .LVU1634
 6709 0160 FFF7FEFF 		bl	hal_table_reg_read
 6710              	.LVL749:
 6711 0164 0546     		mov	r5, r0
 6712              	.LVL750:
 823:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         HAL_FIELD_GET(SG_PHYm, SG_PHY_APPLICATION_MODEf, &sg_data, pMode);
 6713              		.loc 1 823 9 view .LVU1635
 6714 0166 10F0FF03 		ands	r3, r0, #255
 6715 016a 18D0     		beq	.L463
 823:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         HAL_FIELD_GET(SG_PHYm, SG_PHY_APPLICATION_MODEf, &sg_data, pMode);
 6716              		.loc 1 823 9 is_stmt 1 discriminator 1 view .LVU1636
 823:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         HAL_FIELD_GET(SG_PHYm, SG_PHY_APPLICATION_MODEf, &sg_data, pMode);
 6717              		.loc 1 823 9 discriminator 1 view .LVU1637
 6718 016c 194A     		ldr	r2, .L480+12
 6719 016e 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 6720 0170 012A     		cmp	r2, #1
 6721 0172 04D8     		bhi	.L478
 6722              	.LVL751:
 6723              	.L464:
 823:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         HAL_FIELD_GET(SG_PHYm, SG_PHY_APPLICATION_MODEf, &sg_data, pMode);
 6724              		.loc 1 823 9 discriminator 5 view .LVU1638
 823:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         HAL_FIELD_GET(SG_PHYm, SG_PHY_APPLICATION_MODEf, &sg_data, pMode);
 6725              		.loc 1 823 9 discriminator 5 view .LVU1639
 823:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         HAL_FIELD_GET(SG_PHYm, SG_PHY_APPLICATION_MODEf, &sg_data, pMode);
 6726              		.loc 1 823 9 discriminator 5 view .LVU1640
 6727 0174 ECB2     		uxtb	r4, r5
 6728 0176 A7E7     		b	.L451
 6729              	.LVL752:
 6730              	.L477:
 819:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             return CMM_ERR_OK;
 6731              		.loc 1 819 13 view .LVU1641
 819:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             return CMM_ERR_OK;
 6732              		.loc 1 819 20 is_stmt 0 view .LVU1642
 6733 0178 0523     		movs	r3, #5
 6734 017a 3B70     		strb	r3, [r7]
 820:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         }
 6735              		.loc 1 820 13 is_stmt 1 view .LVU1643
 820:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         }
 6736              		.loc 1 820 20 is_stmt 0 view .LVU1644
 6737 017c A4E7     		b	.L451
 6738              	.LVL753:
 6739              	.L478:
 823:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         HAL_FIELD_GET(SG_PHYm, SG_PHY_APPLICATION_MODEf, &sg_data, pMode);
 6740              		.loc 1 823 9 is_stmt 1 discriminator 3 view .LVU1645
 6741              	.LBB79:
 823:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         HAL_FIELD_GET(SG_PHYm, SG_PHY_APPLICATION_MODEf, &sg_data, pMode);
 6742              		.loc 1 823 9 discriminator 3 view .LVU1646
 6743 017e 142B     		cmp	r3, #20
 6744 0180 28BF     		it	cs
 6745 0182 1423     		movcs	r3, #20
 6746 0184 1A46     		mov	r2, r3
 6747 0186 144B     		ldr	r3, .L480+16
 6748 0188 0093     		str	r3, [sp]
 6749 018a 194B     		ldr	r3, .L480+40
 6750 018c 1449     		ldr	r1, .L480+24
 6751 018e 51F82220 		ldr	r2, [r1, r2, lsl #2]
 6752 0192 1449     		ldr	r1, .L480+28
 6753 0194 8968     		ldr	r1, [r1, #8]
 6754 0196 1448     		ldr	r0, .L480+32
 6755              	.LVL754:
 823:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         HAL_FIELD_GET(SG_PHYm, SG_PHY_APPLICATION_MODEf, &sg_data, pMode);
 6756              		.loc 1 823 9 is_stmt 0 discriminator 3 view .LVU1647
 6757 0198 FFF7FEFF 		bl	osal_printf
 6758              	.LVL755:
 6759 019c EAE7     		b	.L464
 6760              	.LVL756:
 6761              	.L463:
 823:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         HAL_FIELD_GET(SG_PHYm, SG_PHY_APPLICATION_MODEf, &sg_data, pMode);
 6762              		.loc 1 823 9 discriminator 3 view .LVU1648
 6763              	.LBE79:
 823:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         HAL_FIELD_GET(SG_PHYm, SG_PHY_APPLICATION_MODEf, &sg_data, pMode);
 6764              		.loc 1 823 9 is_stmt 1 discriminator 2 view .LVU1649
 824:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         if(*pMode > YT_EXTIF_MODE_SGFIB_AS - YT_EXTIF_MODE_SG_MAC)
 6765              		.loc 1 824 9 discriminator 2 view .LVU1650
 6766              	.LBB80:
 824:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         if(*pMode > YT_EXTIF_MODE_SGFIB_AS - YT_EXTIF_MODE_SG_MAC)
 6767              		.loc 1 824 9 discriminator 2 view .LVU1651
 824:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         if(*pMode > YT_EXTIF_MODE_SGFIB_AS - YT_EXTIF_MODE_SG_MAC)
 6768              		.loc 1 824 9 discriminator 2 view .LVU1652
 6769 019e 02AB     		add	r3, sp, #8
 6770 01a0 05AA     		add	r2, sp, #20
 6771 01a2 0021     		movs	r1, #0
 6772 01a4 0A20     		movs	r0, #10
 6773              	.LVL757:
 824:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         if(*pMode > YT_EXTIF_MODE_SGFIB_AS - YT_EXTIF_MODE_SG_MAC)
 6774              		.loc 1 824 9 is_stmt 0 discriminator 2 view .LVU1653
 6775 01a6 FFF7FEFF 		bl	hal_tbl_reg_field_get
 6776              	.LVL758:
 824:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         if(*pMode > YT_EXTIF_MODE_SGFIB_AS - YT_EXTIF_MODE_SG_MAC)
 6777              		.loc 1 824 9 is_stmt 1 discriminator 2 view .LVU1654
 6778 01aa 9DF80830 		ldrb	r3, [sp, #8]	@ zero_extendqisi2
 6779 01ae 3B70     		strb	r3, [r7]
 6780              	.LBE80:
 824:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         if(*pMode > YT_EXTIF_MODE_SGFIB_AS - YT_EXTIF_MODE_SG_MAC)
 6781              		.loc 1 824 9 discriminator 2 view .LVU1655
 825:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         {
 6782              		.loc 1 825 9 discriminator 2 view .LVU1656
 825:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         {
 6783              		.loc 1 825 11 is_stmt 0 discriminator 2 view .LVU1657
 6784 01b0 052B     		cmp	r3, #5
 6785 01b2 02D8     		bhi	.L479
 830:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     }
 6786              		.loc 1 830 9 is_stmt 1 view .LVU1658
 830:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     }
 6787              		.loc 1 830 25 is_stmt 0 view .LVU1659
 6788 01b4 0633     		adds	r3, r3, #6
 830:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     }
 6789              		.loc 1 830 16 view .LVU1660
 6790 01b6 3B70     		strb	r3, [r7]
 6791 01b8 86E7     		b	.L451
 6792              	.L479:
 827:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             return CMM_ERR_FAIL;
 6793              		.loc 1 827 13 is_stmt 1 view .LVU1661
 827:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             return CMM_ERR_FAIL;
 6794              		.loc 1 827 20 is_stmt 0 view .LVU1662
 6795 01ba 0B23     		movs	r3, #11
 6796 01bc 3B70     		strb	r3, [r7]
 828:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         }
 6797              		.loc 1 828 13 is_stmt 1 view .LVU1663
 828:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         }
 6798              		.loc 1 828 20 is_stmt 0 view .LVU1664
 6799 01be 0124     		movs	r4, #1
 6800 01c0 82E7     		b	.L451
 6801              	.LVL759:
 6802              	.L469:
 798:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         }
 6803              		.loc 1 798 20 view .LVU1665
 6804 01c2 0524     		movs	r4, #5
 6805 01c4 80E7     		b	.L451
 6806              	.L481:
 6807 01c6 00BF     		.align	2
 6808              	.L480:
 6809 01c8 00000000 		.word	gcal_inited
 6810 01cc 00000000 		.word	gpSwitchUnit
 6811 01d0 94030800 		.word	525204
 6812 01d4 00000000 		.word	yt_debug_level
 6813 01d8 00000000 		.word	__FUNCTION__.19
 6814 01dc 00000000 		.word	.LC28
 6815 01e0 00000000 		.word	_yt_errmsg
 6816 01e4 00000000 		.word	_yt_prompt_msg
 6817 01e8 34000000 		.word	.LC1
 6818 01ec 58000000 		.word	.LC30
 6819 01f0 4C010000 		.word	.LC34
 6820              		.cfi_endproc
 6821              	.LFE26:
 6823              		.section	.rodata.fal_tiger_port_extif_rgmii_delay_set.str1.4,"aMS",%progbits,1
 6824              		.align	2
 6825              	.LC36:
 6826 0000 68616C5F 		.ascii	"hal_table_reg_read(unit,extif_mode_reg,0,sizeof(uin"
 6826      7461626C 
 6826      655F7265 
 6826      675F7265 
 6826      61642875 
 6827 0033 7433325F 		.ascii	"t32_t),&reg_data)\000"
 6827      74292C26 
 6827      7265675F 
 6827      64617461 
 6827      2900
 6828 0045 000000   		.align	2
 6829              	.LC37:
 6830 0048 68616C5F 		.ascii	"hal_table_reg_write(unit,extif_mode_reg,0,sizeof(ui"
 6830      7461626C 
 6830      655F7265 
 6830      675F7772 
 6830      69746528 
 6831 007b 6E743332 		.ascii	"nt32_t),&reg_data)\000"
 6831      5F74292C 
 6831      26726567 
 6831      5F646174 
 6831      612900
 6832              		.section	.text.fal_tiger_port_extif_rgmii_delay_set,"ax",%progbits
 6833              		.align	1
 6834              		.global	fal_tiger_port_extif_rgmii_delay_set
 6835              		.syntax unified
 6836              		.thumb
 6837              		.thumb_func
 6839              	fal_tiger_port_extif_rgmii_delay_set:
 6840              	.LVL760:
 6841              	.LFB27:
 835:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 836:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** #if 0 /*TODO:for sg_phy*/
 837:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** static yt_ret_t fal_tiger_port_extif_force_set(yt_unit_t unit, yt_port_t port, yt_extif_force_ctrl_
 838:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** {
 839:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     cmm_err_t ret = CMM_ERR_OK;
 840:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     mdio_polling_t  rg_ctrl_entry;
 841:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     sg_phy_t    sg_ctrl_entry;
 842:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     yt_extif_mode_t mode;
 843:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     yt_port_t extif_id;
 844:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     uint8_t speed_mode = PORT_SPEED_1000M;
 845:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     uint8_t duplex_mode = PORT_DUPLEX_FULL;
 846:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 847:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     CMM_PARAM_CHK((CAL_PORT_TYPE_EXT!=CAL_YTP_PORT_TYPE(unit, port)), CMM_ERR_INPUT);
 848:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 849:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     extif_id = CAL_YTP_TO_EXTPORT(unit, port);
 850:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     osal_memset(&rg_ctrl_entry, 0, sizeof(mdio_polling_t));
 851:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     osal_memset(&sg_ctrl_entry, 0, sizeof(sg_phy_t));
 852:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 853:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     switch(port_ctrl.speed_dup)
 854:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     {
 855:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         case PORT_SPEED_DUP_10HALF:
 856:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             speed_mode = PORT_SPEED_10M;
 857:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             duplex_mode = PORT_DUPLEX_HALF;
 858:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             break;
 859:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         case PORT_SPEED_DUP_10FULL:
 860:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             speed_mode = PORT_SPEED_10M;
 861:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             duplex_mode = PORT_DUPLEX_FULL;
 862:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             break;
 863:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         case PORT_SPEED_DUP_100HALF:
 864:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             speed_mode = PORT_SPEED_100M;
 865:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             duplex_mode = PORT_DUPLEX_HALF;
 866:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             break;
 867:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         case PORT_SPEED_DUP_100FULL:
 868:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             speed_mode = PORT_SPEED_100M;
 869:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             duplex_mode = PORT_DUPLEX_FULL;
 870:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             break;
 871:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         case PORT_SPEED_DUP_1000FULL:
 872:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             speed_mode = PORT_SPEED_1000M;
 873:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             duplex_mode = PORT_DUPLEX_FULL;
 874:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             break;
 875:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         case PORT_SPEED_DUP_2500FULL:
 876:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             if(mode < YT_EXTIF_MODE_SG_MAC)/*not support for xmii*/
 877:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             {
 878:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****                 return CMM_ERR_INPUT;
 879:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             }
 880:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             speed_mode = 4;
 881:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             duplex_mode = PORT_DUPLEX_FULL;
 882:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             break;
 883:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         default:
 884:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             return CMM_ERR_INPUT;
 885:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     }
 886:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 887:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     CMM_ERR_CHK(fal_tiger_port_extif_mode_get(unit, port, &mode), ret);
 888:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     switch(mode)
 889:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     {
 890:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         case YT_EXTIF_MODE_MII:
 891:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         case YT_EXTIF_MODE_REMII:
 892:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         case YT_EXTIF_MODE_RMII_MAC:
 893:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         case YT_EXTIF_MODE_RMII_PHY:
 894:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         case YT_EXTIF_MODE_RGMII:
 895:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         {
 896:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             CMM_ERR_CHK(HAL_TBL_REG_READ(unit, MDIO_POLLINGm, extif_id, sizeof(mdio_polling_t), &rg
 897:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             HAL_FIELD_SET(MDIO_POLLINGm, MDIO_POLLING_DUPLEXf, &rg_ctrl_entry, duplex_mode);
 898:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             HAL_FIELD_SET(MDIO_POLLINGm, MDIO_POLLING_SPEEDf, &rg_ctrl_entry, speed_mode);
 899:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             HAL_FIELD_SET(MDIO_POLLINGm, MDIO_POLLING_LINKf, &rg_ctrl_entry, port_ctrl.link);
 900:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             CMM_ERR_CHK(HAL_TBL_REG_WRITE(unit, MDIO_POLLINGm, extif_id, sizeof(mdio_polling_t), &r
 901:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         }
 902:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             break;
 903:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         case YT_EXTIF_MODE_SG_MAC:
 904:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         case YT_EXTIF_MODE_SG_PHY:
 905:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         case YT_EXTIF_MODE_FIB_1000:
 906:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         case YT_EXTIF_MODE_FIB_100:
 907:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         case YT_EXTIF_MODE_BX2500:
 908:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         case YT_EXTIF_MODE_SGFIB_AS:
 909:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         {
 910:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             CMM_ERR_CHK(HAL_TBL_REG_READ(unit, SG_PHYm, extif_id, sizeof(sg_phy_t), &sg_ctrl_entry)
 911:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             HAL_FIELD_SET(SG_PHYm, SG_PHY_DUPLEX_MODEf, &sg_ctrl_entry, duplex_mode);
 912:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             HAL_FIELD_SET(SG_PHYm, SG_PHY_SPEED_MODEf, &sg_ctrl_entry, speed_mode);
 913:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             HAL_FIELD_SET(SG_PHYm, SG_PHY_LINKf, &sg_ctrl_entry, port_ctrl.link);
 914:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             HAL_FIELD_SET(SG_PHYm, SG_PHY_PAUSEf, &sg_ctrl_entry, port_ctrl.pause_en);
 915:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             CMM_ERR_CHK(HAL_TBL_REG_WRITE(unit, SG_PHYm, extif_id, sizeof(sg_phy_t), &sg_ctrl_entry
 916:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         }
 917:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             break;
 918:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         default:
 919:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             return CMM_ERR_INPUT;
 920:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     }
 921:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 922:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     return CMM_ERR_OK;
 923:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** }
 924:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 925:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** static yt_ret_t fal_tiger_port_extif_force_get(yt_unit_t unit, yt_port_t port, yt_extif_force_ctrl_
 926:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** {
 927:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     cmm_err_t ret = CMM_ERR_OK;
 928:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     mdio_polling_t  rg_ctrl_entry;
 929:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     sg_phy_t    sg_ctrl_entry;
 930:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     yt_extif_mode_t mode;
 931:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     yt_port_t extif_id;
 932:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     uint8_t speed_mode = PORT_SPEED_1000M;
 933:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     uint8_t duplex_mode = PORT_DUPLEX_FULL;
 934:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 935:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     CMM_PARAM_CHK((CAL_PORT_TYPE_EXT!=CAL_YTP_PORT_TYPE(unit, port)), CMM_ERR_INPUT);
 936:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 937:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     extif_id = CAL_YTP_TO_EXTPORT(unit, port);
 938:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     osal_memset(&rg_ctrl_entry, 0, sizeof(mdio_polling_t));
 939:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     osal_memset(&sg_ctrl_entry, 0, sizeof(sg_phy_t));
 940:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 941:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     CMM_ERR_CHK(fal_tiger_port_extif_mode_get(unit, port, &mode), ret);
 942:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     switch(mode)
 943:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     {
 944:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         case YT_EXTIF_MODE_MII:
 945:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         case YT_EXTIF_MODE_REMII:
 946:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         case YT_EXTIF_MODE_RMII_MAC:
 947:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         case YT_EXTIF_MODE_RMII_PHY:
 948:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         case YT_EXTIF_MODE_RGMII:
 949:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         {
 950:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             CMM_ERR_CHK(HAL_TBL_REG_READ(unit, MDIO_POLLINGm, extif_id, sizeof(mdio_polling_t), &rg
 951:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             HAL_FIELD_GET(MDIO_POLLINGm, MDIO_POLLING_DUPLEXf, &rg_ctrl_entry, &duplex_mode);
 952:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             HAL_FIELD_GET(MDIO_POLLINGm, MDIO_POLLING_SPEEDf, &rg_ctrl_entry, &speed_mode);
 953:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             HAL_FIELD_GET(MDIO_POLLINGm, MDIO_POLLING_LINKf, &rg_ctrl_entry, &pPortCtrl->link);
 954:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             pPortCtrl->pause_en = 0;
 955:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         }
 956:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             break;
 957:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         case YT_EXTIF_MODE_SG_MAC:
 958:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         case YT_EXTIF_MODE_SG_PHY:
 959:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         case YT_EXTIF_MODE_FIB_1000:
 960:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         case YT_EXTIF_MODE_FIB_100:
 961:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         case YT_EXTIF_MODE_BX2500:
 962:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         case YT_EXTIF_MODE_SGFIB_AS:
 963:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         {
 964:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             CMM_ERR_CHK(HAL_TBL_REG_READ(unit, SG_PHYm, extif_id, sizeof(sg_phy_t), &sg_ctrl_entry)
 965:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             HAL_FIELD_GET(SG_PHYm, SG_PHY_DUPLEX_MODEf, &sg_ctrl_entry, &duplex_mode);
 966:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             HAL_FIELD_GET(SG_PHYm, SG_PHY_SPEED_MODEf, &sg_ctrl_entry, &speed_mode);
 967:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             HAL_FIELD_GET(SG_PHYm, SG_PHY_LINKf, &sg_ctrl_entry, &pPortCtrl->link);
 968:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             HAL_FIELD_GET(SG_PHYm, SG_PHY_PAUSEf, &sg_ctrl_entry, &pPortCtrl->pause_en);
 969:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         }
 970:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             break;
 971:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         default:
 972:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             return CMM_ERR_INPUT;
 973:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     }
 974:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 975:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     if(duplex_mode == PORT_DUPLEX_FULL)
 976:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     {
 977:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         if(speed_mode == PORT_SPEED_10M)
 978:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         {
 979:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             pPortCtrl->speed_dup = PORT_SPEED_DUP_10FULL;
 980:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         }
 981:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         else if(speed_mode == PORT_SPEED_100M)
 982:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         {
 983:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             pPortCtrl->speed_dup = PORT_SPEED_DUP_100FULL;
 984:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         }
 985:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         else if(speed_mode == PORT_SPEED_1000M)
 986:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         {
 987:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             pPortCtrl->speed_dup = PORT_SPEED_DUP_1000FULL;
 988:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         }
 989:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         else if(speed_mode == PORT_SPEED_2500M)
 990:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         {
 991:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             pPortCtrl->speed_dup = PORT_SPEED_DUP_2500FULL;
 992:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         }
 993:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     }
 994:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     else if(duplex_mode == PORT_DUPLEX_HALF)
 995:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     {
 996:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         if(speed_mode == PORT_SPEED_10M)
 997:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         {
 998:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             pPortCtrl->speed_dup = PORT_SPEED_DUP_10HALF;
 999:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         }
1000:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         else if(speed_mode == PORT_SPEED_100M)
1001:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         {
1002:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             pPortCtrl->speed_dup = PORT_SPEED_DUP_100HALF;
1003:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         }
1004:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     }
1005:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
1006:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     return CMM_ERR_OK;
1007:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** }
1008:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** #endif
1009:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** /*
1010:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** txc delay = txc_2ns_en * 2ns + txc_delay * 0.15ns
1011:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** rxc delay = rxc_delay * 0.15ns
1012:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** */
1013:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** yt_ret_t fal_tiger_port_extif_rgmii_delay_set(yt_unit_t unit, yt_port_t port, uint8_t rxc_delay, ui
1014:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** {
 6842              		.loc 1 1014 1 is_stmt 1 view -0
 6843              		.cfi_startproc
 6844              		@ args = 4, pretend = 0, frame = 8
 6845              		@ frame_needed = 0, uses_anonymous_args = 0
1015:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     cmm_err_t ret = CMM_ERR_OK;
 6846              		.loc 1 1015 5 view .LVU1667
1016:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     yt_port_t extif_id;
 6847              		.loc 1 1016 5 view .LVU1668
1017:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     uint32_t reg_data;
 6848              		.loc 1 1017 5 view .LVU1669
1018:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     uint32_t extif_mode_reg;
 6849              		.loc 1 1018 5 view .LVU1670
1019:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
1020:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     if(rxc_delay > 0xF || txc_delay > 0xF)
 6850              		.loc 1 1020 5 view .LVU1671
 6851              		.loc 1 1020 7 is_stmt 0 view .LVU1672
 6852 0000 0F2A     		cmp	r2, #15
 6853 0002 00F2A880 		bhi	.L492
1014:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     cmm_err_t ret = CMM_ERR_OK;
 6854              		.loc 1 1014 1 discriminator 1 view .LVU1673
 6855 0006 2DE9F041 		push	{r4, r5, r6, r7, r8, lr}
 6856              		.cfi_def_cfa_offset 24
 6857              		.cfi_offset 4, -24
 6858              		.cfi_offset 5, -20
 6859              		.cfi_offset 6, -16
 6860              		.cfi_offset 7, -12
 6861              		.cfi_offset 8, -8
 6862              		.cfi_offset 14, -4
 6863 000a 84B0     		sub	sp, sp, #16
 6864              		.cfi_def_cfa_offset 40
 6865 000c 0546     		mov	r5, r0
 6866 000e 0846     		mov	r0, r1
 6867              	.LVL761:
1014:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     cmm_err_t ret = CMM_ERR_OK;
 6868              		.loc 1 1014 1 discriminator 1 view .LVU1674
 6869 0010 1646     		mov	r6, r2
 6870 0012 1F46     		mov	r7, r3
 6871              		.loc 1 1020 24 discriminator 1 view .LVU1675
 6872 0014 0F2B     		cmp	r3, #15
 6873 0016 00F2A080 		bhi	.L493
1021:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     {
1022:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         return CMM_ERR_INPUT;
1023:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     }
1024:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     
1025:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     CMM_PARAM_CHK((CAL_PORT_TYPE_EXT!=CAL_YTP_PORT_TYPE(unit,port)), CMM_ERR_INPUT);
 6874              		.loc 1 1025 5 is_stmt 1 view .LVU1676
 6875              		.loc 1 1025 5 view .LVU1677
 6876 001a 514B     		ldr	r3, .L509
 6877              	.LVL762:
 6878              		.loc 1 1025 5 is_stmt 0 view .LVU1678
 6879 001c 93F800E0 		ldrb	lr, [r3]	@ zero_extendqisi2
 6880 0020 BEF1000F 		cmp	lr, #0
 6881 0024 0AD0     		beq	.L494
 6882              		.loc 1 1025 5 discriminator 1 view .LVU1679
 6883 0026 4F4B     		ldr	r3, .L509+4
 6884 0028 53F82530 		ldr	r3, [r3, r5, lsl #2]
 6885 002c 1A7D     		ldrb	r2, [r3, #20]	@ zero_extendqisi2
 6886              	.LVL763:
 6887              		.loc 1 1025 5 discriminator 1 view .LVU1680
 6888 002e 8A42     		cmp	r2, r1
 6889 0030 1BD9     		bls	.L495
 6890              		.loc 1 1025 5 discriminator 3 view .LVU1681
 6891 0032 8A1D     		adds	r2, r1, #6
 6892 0034 53F82230 		ldr	r3, [r3, r2, lsl #2]
 6893 0038 1C78     		ldrb	r4, [r3]	@ zero_extendqisi2
 6894 003a 00E0     		b	.L484
 6895              	.LVL764:
 6896              	.L494:
 6897              		.loc 1 1025 5 view .LVU1682
 6898 003c FF24     		movs	r4, #255
 6899              	.LVL765:
 6900              	.L484:
 6901              		.loc 1 1025 5 discriminator 6 view .LVU1683
 6902 003e 494B     		ldr	r3, .L509+4
 6903 0040 53F82530 		ldr	r3, [r3, r5, lsl #2]
 6904 0044 D3F8B010 		ldr	r1, [r3, #176]
 6905              	.LVL766:
 6906              		.loc 1 1025 5 discriminator 6 view .LVU1684
 6907 0048 8A78     		ldrb	r2, [r1, #2]	@ zero_extendqisi2
 6908 004a 91F801C0 		ldrb	ip, [r1, #1]	@ zero_extendqisi2
 6909 004e 6244     		add	r2, r2, ip
 6910 0050 A242     		cmp	r2, r4
 6911 0052 0CDC     		bgt	.L504
 6912              		.loc 1 1025 5 is_stmt 1 discriminator 8 view .LVU1685
1026:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     extif_id = CAL_YTP_TO_EXTPORT(unit, port);
 6913              		.loc 1 1026 5 discriminator 8 view .LVU1686
 6914              		.loc 1 1026 16 is_stmt 0 discriminator 8 view .LVU1687
 6915 0054 BEF1000F 		cmp	lr, #0
 6916 0058 17D0     		beq	.L496
 6917              		.loc 1 1026 16 discriminator 1 view .LVU1688
 6918 005a 1A7D     		ldrb	r2, [r3, #20]	@ zero_extendqisi2
 6919 005c 8242     		cmp	r2, r0
 6920 005e 2ED9     		bls	.L497
 6921              		.loc 1 1026 16 discriminator 3 view .LVU1689
 6922 0060 821D     		adds	r2, r0, #6
 6923 0062 53F82230 		ldr	r3, [r3, r2, lsl #2]
 6924 0066 1878     		ldrb	r0, [r3]	@ zero_extendqisi2
 6925              	.LVL767:
 6926              		.loc 1 1026 16 discriminator 3 view .LVU1690
 6927 0068 10E0     		b	.L487
 6928              	.LVL768:
 6929              	.L495:
1025:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     extif_id = CAL_YTP_TO_EXTPORT(unit, port);
 6930              		.loc 1 1025 5 view .LVU1691
 6931 006a FF24     		movs	r4, #255
 6932 006c E7E7     		b	.L484
 6933              	.L504:
1025:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     extif_id = CAL_YTP_TO_EXTPORT(unit, port);
 6934              		.loc 1 1025 5 is_stmt 1 discriminator 7 view .LVU1692
1025:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     extif_id = CAL_YTP_TO_EXTPORT(unit, port);
 6935              		.loc 1 1025 5 discriminator 7 view .LVU1693
 6936 006e 3E4B     		ldr	r3, .L509+8
 6937 0070 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 6938 0072 012B     		cmp	r3, #1
 6939 0074 01D8     		bhi	.L505
 6940              	.LVL769:
 6941              	.L486:
1025:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     extif_id = CAL_YTP_TO_EXTPORT(unit, port);
 6942              		.loc 1 1025 5 discriminator 11 view .LVU1694
1025:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     extif_id = CAL_YTP_TO_EXTPORT(unit, port);
 6943              		.loc 1 1025 5 discriminator 11 view .LVU1695
1025:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     extif_id = CAL_YTP_TO_EXTPORT(unit, port);
 6944              		.loc 1 1025 5 discriminator 11 view .LVU1696
 6945 0076 0520     		movs	r0, #5
 6946 0078 1EE0     		b	.L482
 6947              	.LVL770:
 6948              	.L505:
1025:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     extif_id = CAL_YTP_TO_EXTPORT(unit, port);
 6949              		.loc 1 1025 5 discriminator 9 view .LVU1697
 6950              	.LBB81:
1025:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     extif_id = CAL_YTP_TO_EXTPORT(unit, port);
 6951              		.loc 1 1025 5 discriminator 9 view .LVU1698
 6952 007a 3C4B     		ldr	r3, .L509+12
 6953 007c 5A69     		ldr	r2, [r3, #20]
 6954 007e 3C4B     		ldr	r3, .L509+16
 6955 0080 9968     		ldr	r1, [r3, #8]
 6956 0082 3C48     		ldr	r0, .L509+20
 6957              	.LVL771:
1025:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     extif_id = CAL_YTP_TO_EXTPORT(unit, port);
 6958              		.loc 1 1025 5 is_stmt 0 discriminator 9 view .LVU1699
 6959 0084 FFF7FEFF 		bl	osal_printf
 6960              	.LVL772:
 6961 0088 F5E7     		b	.L486
 6962              	.LVL773:
 6963              	.L496:
1025:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     extif_id = CAL_YTP_TO_EXTPORT(unit, port);
 6964              		.loc 1 1025 5 discriminator 9 view .LVU1700
 6965              	.LBE81:
 6966              		.loc 1 1026 16 view .LVU1701
 6967 008a FF20     		movs	r0, #255
 6968              	.LVL774:
 6969              	.L487:
 6970              		.loc 1 1026 16 discriminator 6 view .LVU1702
 6971 008c FFF7FEFF 		bl	chipdef_get_extif_by_macid
 6972              	.LVL775:
1027:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
1028:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     extif_mode_reg = (extif_id == 0)?EXTIF0_MODEm : EXTIF1_MODEm;
 6973              		.loc 1 1028 5 is_stmt 1 discriminator 6 view .LVU1703
 6974              		.loc 1 1028 51 is_stmt 0 discriminator 6 view .LVU1704
 6975 0090 B8B9     		cbnz	r0, .L498
 6976              		.loc 1 1028 51 view .LVU1705
 6977 0092 4FF01408 		mov	r8, #20
 6978              	.L488:
 6979              	.LVL776:
1029:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     CMM_ERR_CHK(HAL_TBL_REG_READ(unit, extif_mode_reg, 0, sizeof(uint32_t), &reg_data), ret);
 6980              		.loc 1 1029 5 is_stmt 1 discriminator 4 view .LVU1706
 6981              		.loc 1 1029 5 discriminator 4 view .LVU1707
 6982 0096 03AB     		add	r3, sp, #12
 6983 0098 0093     		str	r3, [sp]
 6984 009a 0423     		movs	r3, #4
 6985 009c 0022     		movs	r2, #0
 6986 009e 4146     		mov	r1, r8
 6987 00a0 2846     		mov	r0, r5
 6988              	.LVL777:
 6989              		.loc 1 1029 5 is_stmt 0 discriminator 4 view .LVU1708
 6990 00a2 FFF7FEFF 		bl	hal_table_reg_read
 6991              	.LVL778:
 6992 00a6 0446     		mov	r4, r0
 6993              	.LVL779:
 6994              		.loc 1 1029 5 discriminator 4 view .LVU1709
 6995 00a8 10F0FF03 		ands	r3, r0, #255
 6996 00ac 1CD0     		beq	.L489
 6997              		.loc 1 1029 5 is_stmt 1 discriminator 1 view .LVU1710
 6998              		.loc 1 1029 5 discriminator 1 view .LVU1711
 6999 00ae 2E4A     		ldr	r2, .L509+8
 7000 00b0 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 7001 00b2 012A     		cmp	r2, #1
 7002 00b4 08D8     		bhi	.L506
 7003              	.LVL780:
 7004              	.L490:
 7005              		.loc 1 1029 5 discriminator 5 view .LVU1712
 7006              		.loc 1 1029 5 discriminator 5 view .LVU1713
 7007              		.loc 1 1029 5 discriminator 5 view .LVU1714
 7008 00b6 E0B2     		uxtb	r0, r4
 7009              	.LVL781:
 7010              	.L482:
1030:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     HAL_FIELD_SET(extif_mode_reg, EXTIF0_MODE_RGMII_TXC_DELAY_ENf, &reg_data, txc_2ns_en);
1031:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     HAL_FIELD_SET(extif_mode_reg, EXTIF0_MODE_RGMII_TXC_DELAY_SELf, &reg_data, txc_delay);
1032:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     HAL_FIELD_SET(extif_mode_reg, EXTIF0_MODE_RGMII_RXC_DELAY_SELf, &reg_data, rxc_delay);
1033:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     CMM_ERR_CHK(HAL_TBL_REG_WRITE(unit, extif_mode_reg, 0, sizeof(uint32_t), &reg_data), ret);
1034:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
1035:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     return CMM_ERR_OK;
1036:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** }
 7011              		.loc 1 1036 1 is_stmt 0 view .LVU1715
 7012 00b8 04B0     		add	sp, sp, #16
 7013              		.cfi_remember_state
 7014              		.cfi_def_cfa_offset 24
 7015              		@ sp needed
 7016 00ba BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 7017              	.LVL782:
 7018              	.L497:
 7019              		.cfi_restore_state
1026:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 7020              		.loc 1 1026 16 view .LVU1716
 7021 00be FF20     		movs	r0, #255
 7022              	.LVL783:
1026:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 7023              		.loc 1 1026 16 view .LVU1717
 7024 00c0 E4E7     		b	.L487
 7025              	.LVL784:
 7026              	.L498:
1028:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     CMM_ERR_CHK(HAL_TBL_REG_READ(unit, extif_mode_reg, 0, sizeof(uint32_t), &reg_data), ret);
 7027              		.loc 1 1028 51 view .LVU1718
 7028 00c2 4FF01608 		mov	r8, #22
 7029 00c6 E6E7     		b	.L488
 7030              	.LVL785:
 7031              	.L506:
1029:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     HAL_FIELD_SET(extif_mode_reg, EXTIF0_MODE_RGMII_TXC_DELAY_ENf, &reg_data, txc_2ns_en);
 7032              		.loc 1 1029 5 is_stmt 1 discriminator 3 view .LVU1719
 7033              	.LBB82:
1029:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     HAL_FIELD_SET(extif_mode_reg, EXTIF0_MODE_RGMII_TXC_DELAY_ENf, &reg_data, txc_2ns_en);
 7034              		.loc 1 1029 5 discriminator 3 view .LVU1720
 7035 00c8 142B     		cmp	r3, #20
 7036 00ca 28BF     		it	cs
 7037 00cc 1423     		movcs	r3, #20
 7038 00ce 1A46     		mov	r2, r3
 7039 00d0 294B     		ldr	r3, .L509+24
 7040 00d2 0093     		str	r3, [sp]
 7041 00d4 294B     		ldr	r3, .L509+28
 7042 00d6 2549     		ldr	r1, .L509+12
 7043 00d8 51F82220 		ldr	r2, [r1, r2, lsl #2]
 7044 00dc 2449     		ldr	r1, .L509+16
 7045 00de 8968     		ldr	r1, [r1, #8]
 7046 00e0 2748     		ldr	r0, .L509+32
 7047              	.LVL786:
1029:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     HAL_FIELD_SET(extif_mode_reg, EXTIF0_MODE_RGMII_TXC_DELAY_ENf, &reg_data, txc_2ns_en);
 7048              		.loc 1 1029 5 is_stmt 0 discriminator 3 view .LVU1721
 7049 00e2 FFF7FEFF 		bl	osal_printf
 7050              	.LVL787:
 7051 00e6 E6E7     		b	.L490
 7052              	.LVL788:
 7053              	.L489:
1029:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     HAL_FIELD_SET(extif_mode_reg, EXTIF0_MODE_RGMII_TXC_DELAY_ENf, &reg_data, txc_2ns_en);
 7054              		.loc 1 1029 5 discriminator 3 view .LVU1722
 7055              	.LBE82:
1029:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     HAL_FIELD_SET(extif_mode_reg, EXTIF0_MODE_RGMII_TXC_DELAY_ENf, &reg_data, txc_2ns_en);
 7056              		.loc 1 1029 5 is_stmt 1 discriminator 2 view .LVU1723
1030:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     HAL_FIELD_SET(extif_mode_reg, EXTIF0_MODE_RGMII_TXC_DELAY_SELf, &reg_data, txc_delay);
 7057              		.loc 1 1030 5 discriminator 2 view .LVU1724
 7058 00e8 03AC     		add	r4, sp, #12
 7059 00ea 9DF82830 		ldrb	r3, [sp, #40]	@ zero_extendqisi2
 7060 00ee 2246     		mov	r2, r4
 7061 00f0 0C21     		movs	r1, #12
 7062 00f2 4046     		mov	r0, r8
 7063              	.LVL789:
1030:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     HAL_FIELD_SET(extif_mode_reg, EXTIF0_MODE_RGMII_TXC_DELAY_SELf, &reg_data, txc_delay);
 7064              		.loc 1 1030 5 is_stmt 0 discriminator 2 view .LVU1725
 7065 00f4 FFF7FEFF 		bl	hal_tbl_reg_field_set
 7066              	.LVL790:
1031:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     HAL_FIELD_SET(extif_mode_reg, EXTIF0_MODE_RGMII_RXC_DELAY_SELf, &reg_data, rxc_delay);
 7067              		.loc 1 1031 5 is_stmt 1 discriminator 2 view .LVU1726
 7068 00f8 3B46     		mov	r3, r7
 7069 00fa 2246     		mov	r2, r4
 7070 00fc 0721     		movs	r1, #7
 7071 00fe 4046     		mov	r0, r8
 7072 0100 FFF7FEFF 		bl	hal_tbl_reg_field_set
 7073              	.LVL791:
1032:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     CMM_ERR_CHK(HAL_TBL_REG_WRITE(unit, extif_mode_reg, 0, sizeof(uint32_t), &reg_data), ret);
 7074              		.loc 1 1032 5 discriminator 2 view .LVU1727
 7075 0104 3346     		mov	r3, r6
 7076 0106 2246     		mov	r2, r4
 7077 0108 0E21     		movs	r1, #14
 7078 010a 4046     		mov	r0, r8
 7079 010c FFF7FEFF 		bl	hal_tbl_reg_field_set
 7080              	.LVL792:
1033:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 7081              		.loc 1 1033 5 discriminator 2 view .LVU1728
1033:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 7082              		.loc 1 1033 5 discriminator 2 view .LVU1729
 7083 0110 0094     		str	r4, [sp]
 7084 0112 0423     		movs	r3, #4
 7085 0114 0022     		movs	r2, #0
 7086 0116 4146     		mov	r1, r8
 7087 0118 2846     		mov	r0, r5
 7088 011a FFF7FEFF 		bl	hal_table_reg_write
 7089              	.LVL793:
 7090 011e 0446     		mov	r4, r0
 7091              	.LVL794:
1033:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 7092              		.loc 1 1033 5 is_stmt 0 discriminator 2 view .LVU1730
 7093 0120 10F0FF03 		ands	r3, r0, #255
 7094 0124 01D1     		bne	.L507
1035:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** }
 7095              		.loc 1 1035 12 view .LVU1731
 7096 0126 0020     		movs	r0, #0
 7097              	.LVL795:
1035:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** }
 7098              		.loc 1 1035 12 view .LVU1732
 7099 0128 C6E7     		b	.L482
 7100              	.LVL796:
 7101              	.L507:
1033:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 7102              		.loc 1 1033 5 is_stmt 1 discriminator 1 view .LVU1733
1033:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 7103              		.loc 1 1033 5 discriminator 1 view .LVU1734
 7104 012a 0F4A     		ldr	r2, .L509+8
 7105 012c 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 7106 012e 012A     		cmp	r2, #1
 7107 0130 01D8     		bhi	.L508
 7108              	.LVL797:
 7109              	.L491:
1033:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 7110              		.loc 1 1033 5 discriminator 5 view .LVU1735
1033:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 7111              		.loc 1 1033 5 discriminator 5 view .LVU1736
1033:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 7112              		.loc 1 1033 5 discriminator 5 view .LVU1737
 7113 0132 E0B2     		uxtb	r0, r4
 7114 0134 C0E7     		b	.L482
 7115              	.LVL798:
 7116              	.L508:
1033:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 7117              		.loc 1 1033 5 discriminator 3 view .LVU1738
 7118              	.LBB83:
1033:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 7119              		.loc 1 1033 5 discriminator 3 view .LVU1739
 7120 0136 142B     		cmp	r3, #20
 7121 0138 28BF     		it	cs
 7122 013a 1423     		movcs	r3, #20
 7123 013c 1A46     		mov	r2, r3
 7124 013e 0E4B     		ldr	r3, .L509+24
 7125 0140 0093     		str	r3, [sp]
 7126 0142 104B     		ldr	r3, .L509+36
 7127 0144 0949     		ldr	r1, .L509+12
 7128 0146 51F82220 		ldr	r2, [r1, r2, lsl #2]
 7129 014a 0949     		ldr	r1, .L509+16
 7130 014c 8968     		ldr	r1, [r1, #8]
 7131 014e 0C48     		ldr	r0, .L509+32
 7132              	.LVL799:
1033:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 7133              		.loc 1 1033 5 is_stmt 0 discriminator 3 view .LVU1740
 7134 0150 FFF7FEFF 		bl	osal_printf
 7135              	.LVL800:
 7136 0154 EDE7     		b	.L491
 7137              	.LVL801:
 7138              	.L492:
 7139              		.cfi_def_cfa_offset 0
 7140              		.cfi_restore 4
 7141              		.cfi_restore 5
 7142              		.cfi_restore 6
 7143              		.cfi_restore 7
 7144              		.cfi_restore 8
 7145              		.cfi_restore 14
1033:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 7146              		.loc 1 1033 5 discriminator 3 view .LVU1741
 7147              	.LBE83:
1022:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     }
 7148              		.loc 1 1022 16 view .LVU1742
 7149 0156 0520     		movs	r0, #5
 7150              	.LVL802:
 7151              		.loc 1 1036 1 view .LVU1743
 7152 0158 7047     		bx	lr
 7153              	.LVL803:
 7154              	.L493:
 7155              		.cfi_def_cfa_offset 40
 7156              		.cfi_offset 4, -24
 7157              		.cfi_offset 5, -20
 7158              		.cfi_offset 6, -16
 7159              		.cfi_offset 7, -12
 7160              		.cfi_offset 8, -8
 7161              		.cfi_offset 14, -4
1022:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     }
 7162              		.loc 1 1022 16 view .LVU1744
 7163 015a 0520     		movs	r0, #5
 7164              	.LVL804:
1022:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     }
 7165              		.loc 1 1022 16 view .LVU1745
 7166 015c ACE7     		b	.L482
 7167              	.L510:
 7168 015e 00BF     		.align	2
 7169              	.L509:
 7170 0160 00000000 		.word	gcal_inited
 7171 0164 00000000 		.word	gpSwitchUnit
 7172 0168 00000000 		.word	yt_debug_level
 7173 016c 00000000 		.word	_yt_errmsg
 7174 0170 00000000 		.word	_yt_prompt_msg
 7175 0174 00000000 		.word	.LC14
 7176 0178 00000000 		.word	__FUNCTION__.18
 7177 017c 00000000 		.word	.LC36
 7178 0180 34000000 		.word	.LC1
 7179 0184 48000000 		.word	.LC37
 7180              		.cfi_endproc
 7181              	.LFE27:
 7183              		.section	.text.fal_tiger_port_extif_rgmii_delay_get,"ax",%progbits
 7184              		.align	1
 7185              		.global	fal_tiger_port_extif_rgmii_delay_get
 7186              		.syntax unified
 7187              		.thumb
 7188              		.thumb_func
 7190              	fal_tiger_port_extif_rgmii_delay_get:
 7191              	.LVL805:
 7192              	.LFB28:
1037:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
1038:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** yt_ret_t fal_tiger_port_extif_rgmii_delay_get(yt_unit_t unit, yt_port_t port, uint8_t *pRxc_delay, 
1039:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** {
 7193              		.loc 1 1039 1 is_stmt 1 view -0
 7194              		.cfi_startproc
 7195              		@ args = 4, pretend = 0, frame = 8
 7196              		@ frame_needed = 0, uses_anonymous_args = 0
 7197              		.loc 1 1039 1 is_stmt 0 view .LVU1747
 7198 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 7199              		.cfi_def_cfa_offset 20
 7200              		.cfi_offset 4, -20
 7201              		.cfi_offset 5, -16
 7202              		.cfi_offset 6, -12
 7203              		.cfi_offset 7, -8
 7204              		.cfi_offset 14, -4
 7205 0002 85B0     		sub	sp, sp, #20
 7206              		.cfi_def_cfa_offset 40
 7207 0004 0446     		mov	r4, r0
 7208 0006 0846     		mov	r0, r1
 7209              	.LVL806:
 7210              		.loc 1 1039 1 view .LVU1748
 7211 0008 1546     		mov	r5, r2
 7212 000a 1E46     		mov	r6, r3
1040:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     cmm_err_t ret = CMM_ERR_OK;
 7213              		.loc 1 1040 5 is_stmt 1 view .LVU1749
 7214              	.LVL807:
1041:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     yt_port_t extif_id;
 7215              		.loc 1 1041 5 view .LVU1750
1042:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     uint32_t reg_data = 0;
 7216              		.loc 1 1042 5 view .LVU1751
 7217              		.loc 1 1042 14 is_stmt 0 view .LVU1752
 7218 000c 0023     		movs	r3, #0
 7219              	.LVL808:
 7220              		.loc 1 1042 14 view .LVU1753
 7221 000e 0393     		str	r3, [sp, #12]
1043:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     uint32_t extif_mode_reg;
 7222              		.loc 1 1043 5 is_stmt 1 view .LVU1754
1044:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
1045:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     CMM_PARAM_CHK((CAL_PORT_TYPE_EXT!=CAL_YTP_PORT_TYPE(unit,port)), CMM_ERR_INPUT);
 7223              		.loc 1 1045 5 view .LVU1755
 7224              		.loc 1 1045 5 view .LVU1756
 7225 0010 3D4B     		ldr	r3, .L529
 7226 0012 1F78     		ldrb	r7, [r3]	@ zero_extendqisi2
 7227 0014 57B1     		cbz	r7, .L520
 7228              		.loc 1 1045 5 is_stmt 0 discriminator 1 view .LVU1757
 7229 0016 3D4B     		ldr	r3, .L529+4
 7230 0018 53F82430 		ldr	r3, [r3, r4, lsl #2]
 7231 001c 1A7D     		ldrb	r2, [r3, #20]	@ zero_extendqisi2
 7232              	.LVL809:
 7233              		.loc 1 1045 5 discriminator 1 view .LVU1758
 7234 001e 8A42     		cmp	r2, r1
 7235 0020 1AD9     		bls	.L521
 7236              		.loc 1 1045 5 discriminator 3 view .LVU1759
 7237 0022 8A1D     		adds	r2, r1, #6
 7238 0024 53F82230 		ldr	r3, [r3, r2, lsl #2]
 7239 0028 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 7240 002a 00E0     		b	.L512
 7241              	.LVL810:
 7242              	.L520:
 7243              		.loc 1 1045 5 view .LVU1760
 7244 002c FF22     		movs	r2, #255
 7245              	.LVL811:
 7246              	.L512:
 7247              		.loc 1 1045 5 discriminator 6 view .LVU1761
 7248 002e 374B     		ldr	r3, .L529+4
 7249 0030 53F82430 		ldr	r3, [r3, r4, lsl #2]
 7250 0034 D3F8B010 		ldr	r1, [r3, #176]
 7251              	.LVL812:
 7252              		.loc 1 1045 5 discriminator 6 view .LVU1762
 7253 0038 91F802C0 		ldrb	ip, [r1, #2]	@ zero_extendqisi2
 7254 003c 91F801E0 		ldrb	lr, [r1, #1]	@ zero_extendqisi2
 7255 0040 F444     		add	ip, ip, lr
 7256 0042 9445     		cmp	ip, r2
 7257 0044 0ADC     		bgt	.L526
 7258              		.loc 1 1045 5 is_stmt 1 discriminator 8 view .LVU1763
1046:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     extif_id = CAL_YTP_TO_EXTPORT(unit, port);
 7259              		.loc 1 1046 5 discriminator 8 view .LVU1764
 7260              		.loc 1 1046 16 is_stmt 0 discriminator 8 view .LVU1765
 7261 0046 BFB1     		cbz	r7, .L522
 7262              		.loc 1 1046 16 discriminator 1 view .LVU1766
 7263 0048 1A7D     		ldrb	r2, [r3, #20]	@ zero_extendqisi2
 7264 004a 8242     		cmp	r2, r0
 7265 004c 2CD9     		bls	.L523
 7266              		.loc 1 1046 16 discriminator 3 view .LVU1767
 7267 004e 0630     		adds	r0, r0, #6
 7268              	.LVL813:
 7269              		.loc 1 1046 16 discriminator 3 view .LVU1768
 7270 0050 53F82030 		ldr	r3, [r3, r0, lsl #2]
 7271 0054 1878     		ldrb	r0, [r3]	@ zero_extendqisi2
 7272              	.LVL814:
 7273              		.loc 1 1046 16 discriminator 3 view .LVU1769
 7274 0056 10E0     		b	.L516
 7275              	.LVL815:
 7276              	.L521:
1045:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     extif_id = CAL_YTP_TO_EXTPORT(unit, port);
 7277              		.loc 1 1045 5 view .LVU1770
 7278 0058 FF22     		movs	r2, #255
 7279 005a E8E7     		b	.L512
 7280              	.L526:
1045:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     extif_id = CAL_YTP_TO_EXTPORT(unit, port);
 7281              		.loc 1 1045 5 is_stmt 1 discriminator 7 view .LVU1771
1045:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     extif_id = CAL_YTP_TO_EXTPORT(unit, port);
 7282              		.loc 1 1045 5 discriminator 7 view .LVU1772
 7283 005c 2C4B     		ldr	r3, .L529+8
 7284 005e 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 7285 0060 012B     		cmp	r3, #1
 7286 0062 01D8     		bhi	.L527
 7287              	.LVL816:
 7288              	.L514:
1045:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     extif_id = CAL_YTP_TO_EXTPORT(unit, port);
 7289              		.loc 1 1045 5 discriminator 11 view .LVU1773
1045:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     extif_id = CAL_YTP_TO_EXTPORT(unit, port);
 7290              		.loc 1 1045 5 discriminator 11 view .LVU1774
1045:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     extif_id = CAL_YTP_TO_EXTPORT(unit, port);
 7291              		.loc 1 1045 5 discriminator 11 view .LVU1775
 7292 0064 0520     		movs	r0, #5
 7293 0066 1DE0     		b	.L511
 7294              	.LVL817:
 7295              	.L527:
1045:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     extif_id = CAL_YTP_TO_EXTPORT(unit, port);
 7296              		.loc 1 1045 5 discriminator 9 view .LVU1776
 7297              	.LBB84:
1045:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     extif_id = CAL_YTP_TO_EXTPORT(unit, port);
 7298              		.loc 1 1045 5 discriminator 9 view .LVU1777
 7299 0068 2A4B     		ldr	r3, .L529+12
 7300 006a 5A69     		ldr	r2, [r3, #20]
 7301 006c 2A4B     		ldr	r3, .L529+16
 7302 006e 9968     		ldr	r1, [r3, #8]
 7303 0070 2A48     		ldr	r0, .L529+20
 7304              	.LVL818:
1045:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     extif_id = CAL_YTP_TO_EXTPORT(unit, port);
 7305              		.loc 1 1045 5 is_stmt 0 discriminator 9 view .LVU1778
 7306 0072 FFF7FEFF 		bl	osal_printf
 7307              	.LVL819:
 7308 0076 F5E7     		b	.L514
 7309              	.LVL820:
 7310              	.L522:
1045:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     extif_id = CAL_YTP_TO_EXTPORT(unit, port);
 7311              		.loc 1 1045 5 discriminator 9 view .LVU1779
 7312              	.LBE84:
 7313              		.loc 1 1046 16 view .LVU1780
 7314 0078 FF20     		movs	r0, #255
 7315              	.LVL821:
 7316              	.L516:
 7317              		.loc 1 1046 16 discriminator 6 view .LVU1781
 7318 007a FFF7FEFF 		bl	chipdef_get_extif_by_macid
 7319              	.LVL822:
1047:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
1048:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     extif_mode_reg = (extif_id == 0)?EXTIF0_MODEm : EXTIF1_MODEm;
 7320              		.loc 1 1048 5 is_stmt 1 discriminator 6 view .LVU1782
 7321              		.loc 1 1048 51 is_stmt 0 discriminator 6 view .LVU1783
 7322 007e A8B9     		cbnz	r0, .L524
 7323              		.loc 1 1048 51 view .LVU1784
 7324 0080 1427     		movs	r7, #20
 7325              	.L517:
 7326              	.LVL823:
1049:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     CMM_ERR_CHK(HAL_TBL_REG_READ(unit, extif_mode_reg, 0, sizeof(uint32_t), &reg_data), ret);
 7327              		.loc 1 1049 5 is_stmt 1 discriminator 4 view .LVU1785
 7328              		.loc 1 1049 5 discriminator 4 view .LVU1786
 7329 0082 03AB     		add	r3, sp, #12
 7330 0084 0093     		str	r3, [sp]
 7331 0086 0423     		movs	r3, #4
 7332 0088 0022     		movs	r2, #0
 7333 008a 3946     		mov	r1, r7
 7334 008c 2046     		mov	r0, r4
 7335              	.LVL824:
 7336              		.loc 1 1049 5 is_stmt 0 discriminator 4 view .LVU1787
 7337 008e FFF7FEFF 		bl	hal_table_reg_read
 7338              	.LVL825:
 7339 0092 0446     		mov	r4, r0
 7340              	.LVL826:
 7341              		.loc 1 1049 5 discriminator 4 view .LVU1788
 7342 0094 10F0FF03 		ands	r3, r0, #255
 7343 0098 1AD0     		beq	.L518
 7344              		.loc 1 1049 5 is_stmt 1 discriminator 1 view .LVU1789
 7345              		.loc 1 1049 5 discriminator 1 view .LVU1790
 7346 009a 1D4A     		ldr	r2, .L529+8
 7347 009c 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 7348 009e 012A     		cmp	r2, #1
 7349 00a0 06D8     		bhi	.L528
 7350              	.LVL827:
 7351              	.L519:
 7352              		.loc 1 1049 5 discriminator 5 view .LVU1791
 7353              		.loc 1 1049 5 discriminator 5 view .LVU1792
 7354              		.loc 1 1049 5 discriminator 5 view .LVU1793
 7355 00a2 E0B2     		uxtb	r0, r4
 7356              	.LVL828:
 7357              	.L511:
1050:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     HAL_FIELD_GET(extif_mode_reg, EXTIF0_MODE_RGMII_TXC_DELAY_ENf, &reg_data, pTxc_2ns_en);
1051:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     HAL_FIELD_GET(extif_mode_reg, EXTIF0_MODE_RGMII_TXC_DELAY_SELf, &reg_data, pTxc_delay);
1052:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     HAL_FIELD_GET(extif_mode_reg, EXTIF0_MODE_RGMII_RXC_DELAY_SELf, &reg_data, pRxc_delay);
1053:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
1054:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     return CMM_ERR_OK;
1055:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** }
 7358              		.loc 1 1055 1 is_stmt 0 view .LVU1794
 7359 00a4 05B0     		add	sp, sp, #20
 7360              		.cfi_remember_state
 7361              		.cfi_def_cfa_offset 20
 7362              		@ sp needed
 7363 00a6 F0BD     		pop	{r4, r5, r6, r7, pc}
 7364              	.LVL829:
 7365              	.L523:
 7366              		.cfi_restore_state
1046:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 7367              		.loc 1 1046 16 view .LVU1795
 7368 00a8 FF20     		movs	r0, #255
 7369              	.LVL830:
1046:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 7370              		.loc 1 1046 16 view .LVU1796
 7371 00aa E6E7     		b	.L516
 7372              	.LVL831:
 7373              	.L524:
1048:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     CMM_ERR_CHK(HAL_TBL_REG_READ(unit, extif_mode_reg, 0, sizeof(uint32_t), &reg_data), ret);
 7374              		.loc 1 1048 51 view .LVU1797
 7375 00ac 1627     		movs	r7, #22
 7376 00ae E8E7     		b	.L517
 7377              	.LVL832:
 7378              	.L528:
1049:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     HAL_FIELD_GET(extif_mode_reg, EXTIF0_MODE_RGMII_TXC_DELAY_ENf, &reg_data, pTxc_2ns_en);
 7379              		.loc 1 1049 5 is_stmt 1 discriminator 3 view .LVU1798
 7380              	.LBB85:
1049:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     HAL_FIELD_GET(extif_mode_reg, EXTIF0_MODE_RGMII_TXC_DELAY_ENf, &reg_data, pTxc_2ns_en);
 7381              		.loc 1 1049 5 discriminator 3 view .LVU1799
 7382 00b0 142B     		cmp	r3, #20
 7383 00b2 28BF     		it	cs
 7384 00b4 1423     		movcs	r3, #20
 7385 00b6 1A46     		mov	r2, r3
 7386 00b8 194B     		ldr	r3, .L529+24
 7387 00ba 0093     		str	r3, [sp]
 7388 00bc 194B     		ldr	r3, .L529+28
 7389 00be 1549     		ldr	r1, .L529+12
 7390 00c0 51F82220 		ldr	r2, [r1, r2, lsl #2]
 7391 00c4 1449     		ldr	r1, .L529+16
 7392 00c6 8968     		ldr	r1, [r1, #8]
 7393 00c8 1748     		ldr	r0, .L529+32
 7394              	.LVL833:
1049:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     HAL_FIELD_GET(extif_mode_reg, EXTIF0_MODE_RGMII_TXC_DELAY_ENf, &reg_data, pTxc_2ns_en);
 7395              		.loc 1 1049 5 is_stmt 0 discriminator 3 view .LVU1800
 7396 00ca FFF7FEFF 		bl	osal_printf
 7397              	.LVL834:
 7398 00ce E8E7     		b	.L519
 7399              	.LVL835:
 7400              	.L518:
1049:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     HAL_FIELD_GET(extif_mode_reg, EXTIF0_MODE_RGMII_TXC_DELAY_ENf, &reg_data, pTxc_2ns_en);
 7401              		.loc 1 1049 5 discriminator 3 view .LVU1801
 7402              	.LBE85:
1049:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     HAL_FIELD_GET(extif_mode_reg, EXTIF0_MODE_RGMII_TXC_DELAY_ENf, &reg_data, pTxc_2ns_en);
 7403              		.loc 1 1049 5 is_stmt 1 discriminator 2 view .LVU1802
1050:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     HAL_FIELD_GET(extif_mode_reg, EXTIF0_MODE_RGMII_TXC_DELAY_SELf, &reg_data, pTxc_delay);
 7404              		.loc 1 1050 5 discriminator 2 view .LVU1803
 7405              	.LBB86:
1050:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     HAL_FIELD_GET(extif_mode_reg, EXTIF0_MODE_RGMII_TXC_DELAY_SELf, &reg_data, pTxc_delay);
 7406              		.loc 1 1050 5 discriminator 2 view .LVU1804
1050:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     HAL_FIELD_GET(extif_mode_reg, EXTIF0_MODE_RGMII_TXC_DELAY_SELf, &reg_data, pTxc_delay);
 7407              		.loc 1 1050 5 discriminator 2 view .LVU1805
 7408 00d0 02AB     		add	r3, sp, #8
 7409 00d2 03AA     		add	r2, sp, #12
 7410 00d4 0C21     		movs	r1, #12
 7411 00d6 3846     		mov	r0, r7
 7412              	.LVL836:
1050:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     HAL_FIELD_GET(extif_mode_reg, EXTIF0_MODE_RGMII_TXC_DELAY_SELf, &reg_data, pTxc_delay);
 7413              		.loc 1 1050 5 is_stmt 0 discriminator 2 view .LVU1806
 7414 00d8 FFF7FEFF 		bl	hal_tbl_reg_field_get
 7415              	.LVL837:
1050:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     HAL_FIELD_GET(extif_mode_reg, EXTIF0_MODE_RGMII_TXC_DELAY_SELf, &reg_data, pTxc_delay);
 7416              		.loc 1 1050 5 is_stmt 1 discriminator 2 view .LVU1807
 7417 00dc 0A9B     		ldr	r3, [sp, #40]
 7418 00de 029A     		ldr	r2, [sp, #8]
 7419 00e0 1A70     		strb	r2, [r3]
 7420              	.LBE86:
1050:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     HAL_FIELD_GET(extif_mode_reg, EXTIF0_MODE_RGMII_TXC_DELAY_SELf, &reg_data, pTxc_delay);
 7421              		.loc 1 1050 5 discriminator 2 view .LVU1808
1051:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     HAL_FIELD_GET(extif_mode_reg, EXTIF0_MODE_RGMII_RXC_DELAY_SELf, &reg_data, pRxc_delay);
 7422              		.loc 1 1051 5 discriminator 2 view .LVU1809
 7423              	.LBB87:
1051:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     HAL_FIELD_GET(extif_mode_reg, EXTIF0_MODE_RGMII_RXC_DELAY_SELf, &reg_data, pRxc_delay);
 7424              		.loc 1 1051 5 discriminator 2 view .LVU1810
1051:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     HAL_FIELD_GET(extif_mode_reg, EXTIF0_MODE_RGMII_RXC_DELAY_SELf, &reg_data, pRxc_delay);
 7425              		.loc 1 1051 5 discriminator 2 view .LVU1811
 7426 00e2 02AB     		add	r3, sp, #8
 7427 00e4 03AA     		add	r2, sp, #12
 7428 00e6 0721     		movs	r1, #7
 7429 00e8 3846     		mov	r0, r7
 7430 00ea FFF7FEFF 		bl	hal_tbl_reg_field_get
 7431              	.LVL838:
1051:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     HAL_FIELD_GET(extif_mode_reg, EXTIF0_MODE_RGMII_RXC_DELAY_SELf, &reg_data, pRxc_delay);
 7432              		.loc 1 1051 5 discriminator 2 view .LVU1812
 7433 00ee 029B     		ldr	r3, [sp, #8]
 7434 00f0 3370     		strb	r3, [r6]
 7435              	.LBE87:
1051:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     HAL_FIELD_GET(extif_mode_reg, EXTIF0_MODE_RGMII_RXC_DELAY_SELf, &reg_data, pRxc_delay);
 7436              		.loc 1 1051 5 discriminator 2 view .LVU1813
1052:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 7437              		.loc 1 1052 5 discriminator 2 view .LVU1814
 7438              	.LBB88:
1052:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 7439              		.loc 1 1052 5 discriminator 2 view .LVU1815
1052:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 7440              		.loc 1 1052 5 discriminator 2 view .LVU1816
 7441 00f2 02AB     		add	r3, sp, #8
 7442 00f4 03AA     		add	r2, sp, #12
 7443 00f6 0E21     		movs	r1, #14
 7444 00f8 3846     		mov	r0, r7
 7445 00fa FFF7FEFF 		bl	hal_tbl_reg_field_get
 7446              	.LVL839:
1052:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 7447              		.loc 1 1052 5 discriminator 2 view .LVU1817
 7448 00fe 029B     		ldr	r3, [sp, #8]
 7449 0100 2B70     		strb	r3, [r5]
 7450              	.LBE88:
1052:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 7451              		.loc 1 1052 5 discriminator 2 view .LVU1818
1054:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** }
 7452              		.loc 1 1054 5 discriminator 2 view .LVU1819
1054:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** }
 7453              		.loc 1 1054 12 is_stmt 0 discriminator 2 view .LVU1820
 7454 0102 0020     		movs	r0, #0
 7455 0104 CEE7     		b	.L511
 7456              	.L530:
 7457 0106 00BF     		.align	2
 7458              	.L529:
 7459 0108 00000000 		.word	gcal_inited
 7460 010c 00000000 		.word	gpSwitchUnit
 7461 0110 00000000 		.word	yt_debug_level
 7462 0114 00000000 		.word	_yt_errmsg
 7463 0118 00000000 		.word	_yt_prompt_msg
 7464 011c 00000000 		.word	.LC14
 7465 0120 00000000 		.word	__FUNCTION__.17
 7466 0124 00000000 		.word	.LC36
 7467 0128 34000000 		.word	.LC1
 7468              		.cfi_endproc
 7469              	.LFE28:
 7471              		.section	.text.fal_tiger_port_phyAutoNeg_enable_set,"ax",%progbits
 7472              		.align	1
 7473              		.global	fal_tiger_port_phyAutoNeg_enable_set
 7474              		.syntax unified
 7475              		.thumb
 7476              		.thumb_func
 7478              	fal_tiger_port_phyAutoNeg_enable_set:
 7479              	.LVL840:
 7480              	.LFB29:
1056:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
1057:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** yt_ret_t fal_tiger_port_phyAutoNeg_enable_set(yt_unit_t unit, yt_port_t port, yt_enable_t enable)
1058:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** {
 7481              		.loc 1 1058 1 is_stmt 1 view -0
 7482              		.cfi_startproc
 7483              		@ args = 0, pretend = 0, frame = 0
 7484              		@ frame_needed = 0, uses_anonymous_args = 0
 7485              		.loc 1 1058 1 is_stmt 0 view .LVU1822
 7486 0000 10B5     		push	{r4, lr}
 7487              		.cfi_def_cfa_offset 8
 7488              		.cfi_offset 4, -8
 7489              		.cfi_offset 14, -4
1059:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     yt_port_t phy_addr;
 7490              		.loc 1 1059 5 is_stmt 1 view .LVU1823
1060:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     yt_macid_t mac_id;
 7491              		.loc 1 1060 5 view .LVU1824
1061:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
1062:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     mac_id = CAL_YTP_TO_MAC(unit, port);
 7492              		.loc 1 1062 5 view .LVU1825
 7493              		.loc 1 1062 14 is_stmt 0 view .LVU1826
 7494 0002 164B     		ldr	r3, .L539
 7495 0004 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 7496 0006 53B1     		cbz	r3, .L534
 7497              		.loc 1 1062 14 discriminator 1 view .LVU1827
 7498 0008 154B     		ldr	r3, .L539+4
 7499 000a 53F82030 		ldr	r3, [r3, r0, lsl #2]
 7500 000e 1C7D     		ldrb	r4, [r3, #20]	@ zero_extendqisi2
 7501 0010 8C42     		cmp	r4, r1
 7502 0012 1DD9     		bls	.L535
 7503              		.loc 1 1062 14 discriminator 3 view .LVU1828
 7504 0014 8C1D     		adds	r4, r1, #6
 7505 0016 53F82430 		ldr	r3, [r3, r4, lsl #2]
 7506 001a 1C78     		ldrb	r4, [r3]	@ zero_extendqisi2
 7507 001c 00E0     		b	.L532
 7508              	.L534:
 7509              		.loc 1 1062 14 view .LVU1829
 7510 001e FF24     		movs	r4, #255
 7511              	.L532:
 7512              	.LVL841:
1063:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     phy_addr = CAL_YTP_TO_PHYADDR(unit, port);
 7513              		.loc 1 1063 5 is_stmt 1 discriminator 6 view .LVU1830
 7514              		.loc 1 1063 16 is_stmt 0 discriminator 6 view .LVU1831
 7515 0020 0F4B     		ldr	r3, .L539+4
 7516 0022 53F82030 		ldr	r3, [r3, r0, lsl #2]
 7517 0026 0631     		adds	r1, r1, #6
 7518              	.LVL842:
 7519              		.loc 1 1063 16 discriminator 6 view .LVU1832
 7520 0028 53F82130 		ldr	r3, [r3, r1, lsl #2]
 7521 002c D978     		ldrb	r1, [r3, #3]	@ zero_extendqisi2
 7522              	.LVL843:
1064:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
1065:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     if(phy_addr != INVALID_ID)
 7523              		.loc 1 1065 5 is_stmt 1 discriminator 6 view .LVU1833
 7524              		.loc 1 1065 7 is_stmt 0 discriminator 6 view .LVU1834
 7525 002e FF29     		cmp	r1, #255
 7526 0030 10D0     		beq	.L536
1066:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     {
1067:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         if(HALPHYDRV(unit, mac_id) != NULL)
 7527              		.loc 1 1067 9 is_stmt 1 view .LVU1835
 7528              		.loc 1 1067 12 is_stmt 0 view .LVU1836
 7529 0032 C0EBC003 		rsb	r3, r0, r0, lsl #3
 7530 0036 00EB8303 		add	r3, r0, r3, lsl #2
 7531 003a 2344     		add	r3, r3, r4
 7532 003c 094C     		ldr	r4, .L539+8
 7533              	.LVL844:
 7534              		.loc 1 1067 12 view .LVU1837
 7535 003e 04EB8303 		add	r3, r4, r3, lsl #2
 7536 0042 5B68     		ldr	r3, [r3, #4]
 7537              		.loc 1 1067 11 view .LVU1838
 7538 0044 43B1     		cbz	r3, .L537
1068:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         {
1069:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             HALPHYDRV_FUNC(unit, mac_id)->phy_autoNeg_enable_set(unit, phy_addr, enable);
 7539              		.loc 1 1069 13 is_stmt 1 view .LVU1839
 7540 0046 9B68     		ldr	r3, [r3, #8]
 7541              		.loc 1 1069 41 is_stmt 0 view .LVU1840
 7542 0048 DB69     		ldr	r3, [r3, #28]
 7543              		.loc 1 1069 13 view .LVU1841
 7544 004a 9847     		blx	r3
 7545              	.LVL845:
1070:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             return CMM_ERR_OK;
 7546              		.loc 1 1070 13 is_stmt 1 view .LVU1842
 7547              		.loc 1 1070 20 is_stmt 0 view .LVU1843
 7548 004c 0020     		movs	r0, #0
 7549              	.L531:
1071:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         }
1072:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     }
1073:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
1074:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     return CMM_ERR_FAIL;
1075:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** }
 7550              		.loc 1 1075 1 view .LVU1844
 7551 004e 10BD     		pop	{r4, pc}
 7552              	.LVL846:
 7553              	.L535:
1062:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     phy_addr = CAL_YTP_TO_PHYADDR(unit, port);
 7554              		.loc 1 1062 14 view .LVU1845
 7555 0050 FF24     		movs	r4, #255
 7556 0052 E5E7     		b	.L532
 7557              	.LVL847:
 7558              	.L536:
1074:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** }
 7559              		.loc 1 1074 12 view .LVU1846
 7560 0054 0120     		movs	r0, #1
 7561              	.LVL848:
1074:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** }
 7562              		.loc 1 1074 12 view .LVU1847
 7563 0056 FAE7     		b	.L531
 7564              	.LVL849:
 7565              	.L537:
1074:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** }
 7566              		.loc 1 1074 12 view .LVU1848
 7567 0058 0120     		movs	r0, #1
 7568              	.LVL850:
1074:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** }
 7569              		.loc 1 1074 12 view .LVU1849
 7570 005a F8E7     		b	.L531
 7571              	.L540:
 7572              		.align	2
 7573              	.L539:
 7574 005c 00000000 		.word	gcal_inited
 7575 0060 00000000 		.word	gpSwitchUnit
 7576 0064 00000000 		.word	gHalCtrl
 7577              		.cfi_endproc
 7578              	.LFE29:
 7580              		.section	.text.fal_tiger_port_phyAutoNeg_enable_get,"ax",%progbits
 7581              		.align	1
 7582              		.global	fal_tiger_port_phyAutoNeg_enable_get
 7583              		.syntax unified
 7584              		.thumb
 7585              		.thumb_func
 7587              	fal_tiger_port_phyAutoNeg_enable_get:
 7588              	.LVL851:
 7589              	.LFB30:
1076:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
1077:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** yt_ret_t fal_tiger_port_phyAutoNeg_enable_get(yt_unit_t unit, yt_port_t port, yt_enable_t *pEnable)
1078:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** {
 7590              		.loc 1 1078 1 is_stmt 1 view -0
 7591              		.cfi_startproc
 7592              		@ args = 0, pretend = 0, frame = 0
 7593              		@ frame_needed = 0, uses_anonymous_args = 0
 7594              		.loc 1 1078 1 is_stmt 0 view .LVU1851
 7595 0000 10B5     		push	{r4, lr}
 7596              		.cfi_def_cfa_offset 8
 7597              		.cfi_offset 4, -8
 7598              		.cfi_offset 14, -4
1079:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     yt_port_t phy_addr;
 7599              		.loc 1 1079 5 is_stmt 1 view .LVU1852
1080:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     yt_macid_t mac_id;
 7600              		.loc 1 1080 5 view .LVU1853
1081:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
1082:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     mac_id = CAL_YTP_TO_MAC(unit, port);
 7601              		.loc 1 1082 5 view .LVU1854
 7602              		.loc 1 1082 14 is_stmt 0 view .LVU1855
 7603 0002 164B     		ldr	r3, .L549
 7604 0004 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 7605 0006 53B1     		cbz	r3, .L544
 7606              		.loc 1 1082 14 discriminator 1 view .LVU1856
 7607 0008 154B     		ldr	r3, .L549+4
 7608 000a 53F82030 		ldr	r3, [r3, r0, lsl #2]
 7609 000e 1C7D     		ldrb	r4, [r3, #20]	@ zero_extendqisi2
 7610 0010 8C42     		cmp	r4, r1
 7611 0012 1DD9     		bls	.L545
 7612              		.loc 1 1082 14 discriminator 3 view .LVU1857
 7613 0014 8C1D     		adds	r4, r1, #6
 7614 0016 53F82430 		ldr	r3, [r3, r4, lsl #2]
 7615 001a 1C78     		ldrb	r4, [r3]	@ zero_extendqisi2
 7616 001c 00E0     		b	.L542
 7617              	.L544:
 7618              		.loc 1 1082 14 view .LVU1858
 7619 001e FF24     		movs	r4, #255
 7620              	.L542:
 7621              	.LVL852:
1083:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     phy_addr = CAL_YTP_TO_PHYADDR(unit, port);
 7622              		.loc 1 1083 5 is_stmt 1 discriminator 6 view .LVU1859
 7623              		.loc 1 1083 16 is_stmt 0 discriminator 6 view .LVU1860
 7624 0020 0F4B     		ldr	r3, .L549+4
 7625 0022 53F82030 		ldr	r3, [r3, r0, lsl #2]
 7626 0026 0631     		adds	r1, r1, #6
 7627              	.LVL853:
 7628              		.loc 1 1083 16 discriminator 6 view .LVU1861
 7629 0028 53F82130 		ldr	r3, [r3, r1, lsl #2]
 7630 002c D978     		ldrb	r1, [r3, #3]	@ zero_extendqisi2
 7631              	.LVL854:
1084:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
1085:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     if(phy_addr != INVALID_ID)
 7632              		.loc 1 1085 5 is_stmt 1 discriminator 6 view .LVU1862
 7633              		.loc 1 1085 7 is_stmt 0 discriminator 6 view .LVU1863
 7634 002e FF29     		cmp	r1, #255
 7635 0030 10D0     		beq	.L546
1086:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     {
1087:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         if(HALPHYDRV(unit, mac_id) != NULL)
 7636              		.loc 1 1087 9 is_stmt 1 view .LVU1864
 7637              		.loc 1 1087 12 is_stmt 0 view .LVU1865
 7638 0032 C0EBC003 		rsb	r3, r0, r0, lsl #3
 7639 0036 00EB8303 		add	r3, r0, r3, lsl #2
 7640 003a 2344     		add	r3, r3, r4
 7641 003c 094C     		ldr	r4, .L549+8
 7642              	.LVL855:
 7643              		.loc 1 1087 12 view .LVU1866
 7644 003e 04EB8303 		add	r3, r4, r3, lsl #2
 7645 0042 5B68     		ldr	r3, [r3, #4]
 7646              		.loc 1 1087 11 view .LVU1867
 7647 0044 43B1     		cbz	r3, .L547
1088:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         {
1089:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             HALPHYDRV_FUNC(unit, mac_id)->phy_autoNeg_enable_get(unit, phy_addr, pEnable);
 7648              		.loc 1 1089 13 is_stmt 1 view .LVU1868
 7649 0046 9B68     		ldr	r3, [r3, #8]
 7650              		.loc 1 1089 41 is_stmt 0 view .LVU1869
 7651 0048 1B6A     		ldr	r3, [r3, #32]
 7652              		.loc 1 1089 13 view .LVU1870
 7653 004a 9847     		blx	r3
 7654              	.LVL856:
1090:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             return CMM_ERR_OK;
 7655              		.loc 1 1090 13 is_stmt 1 view .LVU1871
 7656              		.loc 1 1090 20 is_stmt 0 view .LVU1872
 7657 004c 0020     		movs	r0, #0
 7658              	.L541:
1091:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         }
1092:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     }
1093:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
1094:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     return CMM_ERR_FAIL;
1095:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** }
 7659              		.loc 1 1095 1 view .LVU1873
 7660 004e 10BD     		pop	{r4, pc}
 7661              	.LVL857:
 7662              	.L545:
1082:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     phy_addr = CAL_YTP_TO_PHYADDR(unit, port);
 7663              		.loc 1 1082 14 view .LVU1874
 7664 0050 FF24     		movs	r4, #255
 7665 0052 E5E7     		b	.L542
 7666              	.LVL858:
 7667              	.L546:
1094:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** }
 7668              		.loc 1 1094 12 view .LVU1875
 7669 0054 0120     		movs	r0, #1
 7670              	.LVL859:
1094:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** }
 7671              		.loc 1 1094 12 view .LVU1876
 7672 0056 FAE7     		b	.L541
 7673              	.LVL860:
 7674              	.L547:
1094:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** }
 7675              		.loc 1 1094 12 view .LVU1877
 7676 0058 0120     		movs	r0, #1
 7677              	.LVL861:
1094:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** }
 7678              		.loc 1 1094 12 view .LVU1878
 7679 005a F8E7     		b	.L541
 7680              	.L550:
 7681              		.align	2
 7682              	.L549:
 7683 005c 00000000 		.word	gcal_inited
 7684 0060 00000000 		.word	gpSwitchUnit
 7685 0064 00000000 		.word	gHalCtrl
 7686              		.cfi_endproc
 7687              	.LFE30:
 7689              		.section	.text.fal_tiger_port_phyAutoNeg_ability_set,"ax",%progbits
 7690              		.align	1
 7691              		.global	fal_tiger_port_phyAutoNeg_ability_set
 7692              		.syntax unified
 7693              		.thumb
 7694              		.thumb_func
 7696              	fal_tiger_port_phyAutoNeg_ability_set:
 7697              	.LVL862:
 7698              	.LFB31:
1096:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
1097:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** yt_ret_t fal_tiger_port_phyAutoNeg_ability_set(yt_unit_t unit, yt_port_t port, yt_port_an_ability_t
1098:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** {
 7699              		.loc 1 1098 1 is_stmt 1 view -0
 7700              		.cfi_startproc
 7701              		@ args = 0, pretend = 0, frame = 8
 7702              		@ frame_needed = 0, uses_anonymous_args = 0
 7703              		.loc 1 1098 1 is_stmt 0 view .LVU1880
 7704 0000 10B5     		push	{r4, lr}
 7705              		.cfi_def_cfa_offset 8
 7706              		.cfi_offset 4, -8
 7707              		.cfi_offset 14, -4
 7708 0002 82B0     		sub	sp, sp, #8
 7709              		.cfi_def_cfa_offset 16
 7710 0004 02AC     		add	r4, sp, #8
 7711 0006 04E90C00 		stmdb	r4, {r2, r3}
1099:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     yt_port_t phy_addr;
 7712              		.loc 1 1099 5 is_stmt 1 view .LVU1881
1100:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     yt_macid_t mac_id;
 7713              		.loc 1 1100 5 view .LVU1882
1101:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
1102:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     mac_id = CAL_YTP_TO_MAC(unit, port);
 7714              		.loc 1 1102 5 view .LVU1883
 7715              		.loc 1 1102 14 is_stmt 0 view .LVU1884
 7716 000a 184B     		ldr	r3, .L559
 7717 000c 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 7718 000e 53B1     		cbz	r3, .L554
 7719              		.loc 1 1102 14 discriminator 1 view .LVU1885
 7720 0010 174B     		ldr	r3, .L559+4
 7721 0012 53F82030 		ldr	r3, [r3, r0, lsl #2]
 7722 0016 1A7D     		ldrb	r2, [r3, #20]	@ zero_extendqisi2
 7723 0018 8A42     		cmp	r2, r1
 7724 001a 21D9     		bls	.L555
 7725              		.loc 1 1102 14 discriminator 3 view .LVU1886
 7726 001c 8A1D     		adds	r2, r1, #6
 7727 001e 53F82230 		ldr	r3, [r3, r2, lsl #2]
 7728 0022 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 7729 0024 00E0     		b	.L552
 7730              	.L554:
 7731              		.loc 1 1102 14 view .LVU1887
 7732 0026 FF22     		movs	r2, #255
 7733              	.L552:
 7734              	.LVL863:
1103:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     phy_addr = CAL_YTP_TO_PHYADDR(unit, port);
 7735              		.loc 1 1103 5 is_stmt 1 discriminator 6 view .LVU1888
 7736              		.loc 1 1103 16 is_stmt 0 discriminator 6 view .LVU1889
 7737 0028 114B     		ldr	r3, .L559+4
 7738 002a 53F82030 		ldr	r3, [r3, r0, lsl #2]
 7739 002e 0631     		adds	r1, r1, #6
 7740              	.LVL864:
 7741              		.loc 1 1103 16 discriminator 6 view .LVU1890
 7742 0030 53F82130 		ldr	r3, [r3, r1, lsl #2]
 7743 0034 D978     		ldrb	r1, [r3, #3]	@ zero_extendqisi2
 7744              	.LVL865:
1104:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
1105:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     if(phy_addr != INVALID_ID)
 7745              		.loc 1 1105 5 is_stmt 1 discriminator 6 view .LVU1891
 7746              		.loc 1 1105 7 is_stmt 0 discriminator 6 view .LVU1892
 7747 0036 FF29     		cmp	r1, #255
 7748 0038 14D0     		beq	.L556
1106:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     {
1107:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         if(HALPHYDRV(unit, mac_id) != NULL)
 7749              		.loc 1 1107 9 is_stmt 1 view .LVU1893
 7750              		.loc 1 1107 12 is_stmt 0 view .LVU1894
 7751 003a C0EBC003 		rsb	r3, r0, r0, lsl #3
 7752 003e 00EB8303 		add	r3, r0, r3, lsl #2
 7753 0042 1344     		add	r3, r3, r2
 7754 0044 0B4A     		ldr	r2, .L559+8
 7755              	.LVL866:
 7756              		.loc 1 1107 12 view .LVU1895
 7757 0046 02EB8303 		add	r3, r2, r3, lsl #2
 7758 004a 5B68     		ldr	r3, [r3, #4]
 7759              		.loc 1 1107 11 view .LVU1896
 7760 004c 63B1     		cbz	r3, .L557
1108:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         {
1109:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             HALPHYDRV_FUNC(unit, mac_id)->phy_autoNeg_ability_set(unit, phy_addr, ability);
 7761              		.loc 1 1109 13 is_stmt 1 view .LVU1897
 7762 004e 9B68     		ldr	r3, [r3, #8]
 7763              		.loc 1 1109 41 is_stmt 0 view .LVU1898
 7764 0050 5C6A     		ldr	r4, [r3, #36]
 7765              		.loc 1 1109 13 view .LVU1899
 7766 0052 02AB     		add	r3, sp, #8
 7767 0054 13E90C00 		ldmdb	r3, {r2, r3}
 7768 0058 A047     		blx	r4
 7769              	.LVL867:
1110:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             return CMM_ERR_OK;
 7770              		.loc 1 1110 13 is_stmt 1 view .LVU1900
 7771              		.loc 1 1110 20 is_stmt 0 view .LVU1901
 7772 005a 0020     		movs	r0, #0
 7773              	.L551:
1111:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         }
1112:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     }
1113:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
1114:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     return CMM_ERR_FAIL;
1115:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** }
 7774              		.loc 1 1115 1 view .LVU1902
 7775 005c 02B0     		add	sp, sp, #8
 7776              		.cfi_remember_state
 7777              		.cfi_def_cfa_offset 8
 7778              		@ sp needed
 7779 005e 10BD     		pop	{r4, pc}
 7780              	.LVL868:
 7781              	.L555:
 7782              		.cfi_restore_state
1102:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     phy_addr = CAL_YTP_TO_PHYADDR(unit, port);
 7783              		.loc 1 1102 14 view .LVU1903
 7784 0060 FF22     		movs	r2, #255
 7785 0062 E1E7     		b	.L552
 7786              	.LVL869:
 7787              	.L556:
1114:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** }
 7788              		.loc 1 1114 12 view .LVU1904
 7789 0064 0120     		movs	r0, #1
 7790              	.LVL870:
1114:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** }
 7791              		.loc 1 1114 12 view .LVU1905
 7792 0066 F9E7     		b	.L551
 7793              	.LVL871:
 7794              	.L557:
1114:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** }
 7795              		.loc 1 1114 12 view .LVU1906
 7796 0068 0120     		movs	r0, #1
 7797              	.LVL872:
1114:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** }
 7798              		.loc 1 1114 12 view .LVU1907
 7799 006a F7E7     		b	.L551
 7800              	.L560:
 7801              		.align	2
 7802              	.L559:
 7803 006c 00000000 		.word	gcal_inited
 7804 0070 00000000 		.word	gpSwitchUnit
 7805 0074 00000000 		.word	gHalCtrl
 7806              		.cfi_endproc
 7807              	.LFE31:
 7809              		.section	.text.fal_tiger_port_phyAutoNeg_ability_get,"ax",%progbits
 7810              		.align	1
 7811              		.global	fal_tiger_port_phyAutoNeg_ability_get
 7812              		.syntax unified
 7813              		.thumb
 7814              		.thumb_func
 7816              	fal_tiger_port_phyAutoNeg_ability_get:
 7817              	.LVL873:
 7818              	.LFB32:
1116:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
1117:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** yt_ret_t fal_tiger_port_phyAutoNeg_ability_get(yt_unit_t unit, yt_port_t port, yt_port_an_ability_t
1118:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** {
 7819              		.loc 1 1118 1 is_stmt 1 view -0
 7820              		.cfi_startproc
 7821              		@ args = 0, pretend = 0, frame = 0
 7822              		@ frame_needed = 0, uses_anonymous_args = 0
 7823              		.loc 1 1118 1 is_stmt 0 view .LVU1909
 7824 0000 10B5     		push	{r4, lr}
 7825              		.cfi_def_cfa_offset 8
 7826              		.cfi_offset 4, -8
 7827              		.cfi_offset 14, -4
1119:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     yt_port_t phy_addr;
 7828              		.loc 1 1119 5 is_stmt 1 view .LVU1910
1120:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     yt_macid_t mac_id;
 7829              		.loc 1 1120 5 view .LVU1911
1121:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
1122:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     mac_id = CAL_YTP_TO_MAC(unit, port);
 7830              		.loc 1 1122 5 view .LVU1912
 7831              		.loc 1 1122 14 is_stmt 0 view .LVU1913
 7832 0002 164B     		ldr	r3, .L569
 7833 0004 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 7834 0006 53B1     		cbz	r3, .L564
 7835              		.loc 1 1122 14 discriminator 1 view .LVU1914
 7836 0008 154B     		ldr	r3, .L569+4
 7837 000a 53F82030 		ldr	r3, [r3, r0, lsl #2]
 7838 000e 1C7D     		ldrb	r4, [r3, #20]	@ zero_extendqisi2
 7839 0010 8C42     		cmp	r4, r1
 7840 0012 1DD9     		bls	.L565
 7841              		.loc 1 1122 14 discriminator 3 view .LVU1915
 7842 0014 8C1D     		adds	r4, r1, #6
 7843 0016 53F82430 		ldr	r3, [r3, r4, lsl #2]
 7844 001a 1C78     		ldrb	r4, [r3]	@ zero_extendqisi2
 7845 001c 00E0     		b	.L562
 7846              	.L564:
 7847              		.loc 1 1122 14 view .LVU1916
 7848 001e FF24     		movs	r4, #255
 7849              	.L562:
 7850              	.LVL874:
1123:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     phy_addr = CAL_YTP_TO_PHYADDR(unit, port);
 7851              		.loc 1 1123 5 is_stmt 1 discriminator 6 view .LVU1917
 7852              		.loc 1 1123 16 is_stmt 0 discriminator 6 view .LVU1918
 7853 0020 0F4B     		ldr	r3, .L569+4
 7854 0022 53F82030 		ldr	r3, [r3, r0, lsl #2]
 7855 0026 0631     		adds	r1, r1, #6
 7856              	.LVL875:
 7857              		.loc 1 1123 16 discriminator 6 view .LVU1919
 7858 0028 53F82130 		ldr	r3, [r3, r1, lsl #2]
 7859 002c D978     		ldrb	r1, [r3, #3]	@ zero_extendqisi2
 7860              	.LVL876:
1124:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
1125:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     if(phy_addr != INVALID_ID)
 7861              		.loc 1 1125 5 is_stmt 1 discriminator 6 view .LVU1920
 7862              		.loc 1 1125 7 is_stmt 0 discriminator 6 view .LVU1921
 7863 002e FF29     		cmp	r1, #255
 7864 0030 10D0     		beq	.L566
1126:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     {
1127:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         if(HALPHYDRV(unit, mac_id) != NULL)
 7865              		.loc 1 1127 9 is_stmt 1 view .LVU1922
 7866              		.loc 1 1127 12 is_stmt 0 view .LVU1923
 7867 0032 C0EBC003 		rsb	r3, r0, r0, lsl #3
 7868 0036 00EB8303 		add	r3, r0, r3, lsl #2
 7869 003a 2344     		add	r3, r3, r4
 7870 003c 094C     		ldr	r4, .L569+8
 7871              	.LVL877:
 7872              		.loc 1 1127 12 view .LVU1924
 7873 003e 04EB8303 		add	r3, r4, r3, lsl #2
 7874 0042 5B68     		ldr	r3, [r3, #4]
 7875              		.loc 1 1127 11 view .LVU1925
 7876 0044 43B1     		cbz	r3, .L567
1128:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         {
1129:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             HALPHYDRV_FUNC(unit, mac_id)->phy_autoNeg_ability_get(unit, phy_addr, pAbility);
 7877              		.loc 1 1129 13 is_stmt 1 view .LVU1926
 7878 0046 9B68     		ldr	r3, [r3, #8]
 7879              		.loc 1 1129 41 is_stmt 0 view .LVU1927
 7880 0048 9B6A     		ldr	r3, [r3, #40]
 7881              		.loc 1 1129 13 view .LVU1928
 7882 004a 9847     		blx	r3
 7883              	.LVL878:
1130:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             return CMM_ERR_OK;
 7884              		.loc 1 1130 13 is_stmt 1 view .LVU1929
 7885              		.loc 1 1130 20 is_stmt 0 view .LVU1930
 7886 004c 0020     		movs	r0, #0
 7887              	.L561:
1131:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         }
1132:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     }
1133:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
1134:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     return CMM_ERR_FAIL;
1135:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** }
 7888              		.loc 1 1135 1 view .LVU1931
 7889 004e 10BD     		pop	{r4, pc}
 7890              	.LVL879:
 7891              	.L565:
1122:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     phy_addr = CAL_YTP_TO_PHYADDR(unit, port);
 7892              		.loc 1 1122 14 view .LVU1932
 7893 0050 FF24     		movs	r4, #255
 7894 0052 E5E7     		b	.L562
 7895              	.LVL880:
 7896              	.L566:
1134:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** }
 7897              		.loc 1 1134 12 view .LVU1933
 7898 0054 0120     		movs	r0, #1
 7899              	.LVL881:
1134:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** }
 7900              		.loc 1 1134 12 view .LVU1934
 7901 0056 FAE7     		b	.L561
 7902              	.LVL882:
 7903              	.L567:
1134:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** }
 7904              		.loc 1 1134 12 view .LVU1935
 7905 0058 0120     		movs	r0, #1
 7906              	.LVL883:
1134:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** }
 7907              		.loc 1 1134 12 view .LVU1936
 7908 005a F8E7     		b	.L561
 7909              	.L570:
 7910              		.align	2
 7911              	.L569:
 7912 005c 00000000 		.word	gcal_inited
 7913 0060 00000000 		.word	gpSwitchUnit
 7914 0064 00000000 		.word	gHalCtrl
 7915              		.cfi_endproc
 7916              	.LFE32:
 7918              		.section	.text.fal_tiger_port_phy_force_set,"ax",%progbits
 7919              		.align	1
 7920              		.global	fal_tiger_port_phy_force_set
 7921              		.syntax unified
 7922              		.thumb
 7923              		.thumb_func
 7925              	fal_tiger_port_phy_force_set:
 7926              	.LVL884:
 7927              	.LFB33:
1136:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
1137:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** yt_ret_t fal_tiger_port_phy_force_set(yt_unit_t unit, yt_port_t port, yt_port_speed_duplex_t speed_
1138:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** {
 7928              		.loc 1 1138 1 is_stmt 1 view -0
 7929              		.cfi_startproc
 7930              		@ args = 0, pretend = 0, frame = 0
 7931              		@ frame_needed = 0, uses_anonymous_args = 0
 7932              		.loc 1 1138 1 is_stmt 0 view .LVU1938
 7933 0000 10B5     		push	{r4, lr}
 7934              		.cfi_def_cfa_offset 8
 7935              		.cfi_offset 4, -8
 7936              		.cfi_offset 14, -4
1139:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     yt_port_t phy_addr;
 7937              		.loc 1 1139 5 is_stmt 1 view .LVU1939
1140:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     yt_macid_t mac_id;
 7938              		.loc 1 1140 5 view .LVU1940
1141:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
1142:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     mac_id = CAL_YTP_TO_MAC(unit, port);
 7939              		.loc 1 1142 5 view .LVU1941
 7940              		.loc 1 1142 14 is_stmt 0 view .LVU1942
 7941 0002 164B     		ldr	r3, .L579
 7942 0004 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 7943 0006 53B1     		cbz	r3, .L574
 7944              		.loc 1 1142 14 discriminator 1 view .LVU1943
 7945 0008 154B     		ldr	r3, .L579+4
 7946 000a 53F82030 		ldr	r3, [r3, r0, lsl #2]
 7947 000e 1C7D     		ldrb	r4, [r3, #20]	@ zero_extendqisi2
 7948 0010 8C42     		cmp	r4, r1
 7949 0012 1DD9     		bls	.L575
 7950              		.loc 1 1142 14 discriminator 3 view .LVU1944
 7951 0014 8C1D     		adds	r4, r1, #6
 7952 0016 53F82430 		ldr	r3, [r3, r4, lsl #2]
 7953 001a 1C78     		ldrb	r4, [r3]	@ zero_extendqisi2
 7954 001c 00E0     		b	.L572
 7955              	.L574:
 7956              		.loc 1 1142 14 view .LVU1945
 7957 001e FF24     		movs	r4, #255
 7958              	.L572:
 7959              	.LVL885:
1143:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     phy_addr = CAL_YTP_TO_PHYADDR(unit, port);
 7960              		.loc 1 1143 5 is_stmt 1 discriminator 6 view .LVU1946
 7961              		.loc 1 1143 16 is_stmt 0 discriminator 6 view .LVU1947
 7962 0020 0F4B     		ldr	r3, .L579+4
 7963 0022 53F82030 		ldr	r3, [r3, r0, lsl #2]
 7964 0026 0631     		adds	r1, r1, #6
 7965              	.LVL886:
 7966              		.loc 1 1143 16 discriminator 6 view .LVU1948
 7967 0028 53F82130 		ldr	r3, [r3, r1, lsl #2]
 7968 002c D978     		ldrb	r1, [r3, #3]	@ zero_extendqisi2
 7969              	.LVL887:
1144:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
1145:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     if(phy_addr != INVALID_ID)
 7970              		.loc 1 1145 5 is_stmt 1 discriminator 6 view .LVU1949
 7971              		.loc 1 1145 7 is_stmt 0 discriminator 6 view .LVU1950
 7972 002e FF29     		cmp	r1, #255
 7973 0030 10D0     		beq	.L576
1146:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     {
1147:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         if(HALPHYDRV(unit, mac_id) != NULL)
 7974              		.loc 1 1147 9 is_stmt 1 view .LVU1951
 7975              		.loc 1 1147 12 is_stmt 0 view .LVU1952
 7976 0032 C0EBC003 		rsb	r3, r0, r0, lsl #3
 7977 0036 00EB8303 		add	r3, r0, r3, lsl #2
 7978 003a 2344     		add	r3, r3, r4
 7979 003c 094C     		ldr	r4, .L579+8
 7980              	.LVL888:
 7981              		.loc 1 1147 12 view .LVU1953
 7982 003e 04EB8303 		add	r3, r4, r3, lsl #2
 7983 0042 5B68     		ldr	r3, [r3, #4]
 7984              		.loc 1 1147 11 view .LVU1954
 7985 0044 43B1     		cbz	r3, .L577
1148:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         {
1149:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             HALPHYDRV_FUNC(unit, mac_id)->phy_force_speed_duplex_set(unit, phy_addr, speed_dup);
 7986              		.loc 1 1149 13 is_stmt 1 view .LVU1955
 7987 0046 9B68     		ldr	r3, [r3, #8]
 7988              		.loc 1 1149 41 is_stmt 0 view .LVU1956
 7989 0048 DB6A     		ldr	r3, [r3, #44]
 7990              		.loc 1 1149 13 view .LVU1957
 7991 004a 9847     		blx	r3
 7992              	.LVL889:
1150:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             return CMM_ERR_OK;
 7993              		.loc 1 1150 13 is_stmt 1 view .LVU1958
 7994              		.loc 1 1150 20 is_stmt 0 view .LVU1959
 7995 004c 0020     		movs	r0, #0
 7996              	.L571:
1151:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         }
1152:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     }
1153:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
1154:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     return CMM_ERR_FAIL;
1155:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** }
 7997              		.loc 1 1155 1 view .LVU1960
 7998 004e 10BD     		pop	{r4, pc}
 7999              	.LVL890:
 8000              	.L575:
1142:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     phy_addr = CAL_YTP_TO_PHYADDR(unit, port);
 8001              		.loc 1 1142 14 view .LVU1961
 8002 0050 FF24     		movs	r4, #255
 8003 0052 E5E7     		b	.L572
 8004              	.LVL891:
 8005              	.L576:
1154:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** }
 8006              		.loc 1 1154 12 view .LVU1962
 8007 0054 0120     		movs	r0, #1
 8008              	.LVL892:
1154:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** }
 8009              		.loc 1 1154 12 view .LVU1963
 8010 0056 FAE7     		b	.L571
 8011              	.LVL893:
 8012              	.L577:
1154:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** }
 8013              		.loc 1 1154 12 view .LVU1964
 8014 0058 0120     		movs	r0, #1
 8015              	.LVL894:
1154:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** }
 8016              		.loc 1 1154 12 view .LVU1965
 8017 005a F8E7     		b	.L571
 8018              	.L580:
 8019              		.align	2
 8020              	.L579:
 8021 005c 00000000 		.word	gcal_inited
 8022 0060 00000000 		.word	gpSwitchUnit
 8023 0064 00000000 		.word	gHalCtrl
 8024              		.cfi_endproc
 8025              	.LFE33:
 8027              		.section	.text.fal_tiger_port_phy_force_get,"ax",%progbits
 8028              		.align	1
 8029              		.global	fal_tiger_port_phy_force_get
 8030              		.syntax unified
 8031              		.thumb
 8032              		.thumb_func
 8034              	fal_tiger_port_phy_force_get:
 8035              	.LVL895:
 8036              	.LFB34:
1156:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
1157:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** yt_ret_t fal_tiger_port_phy_force_get(yt_unit_t unit, yt_port_t port, yt_port_speed_duplex_t *pSpee
1158:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** {
 8037              		.loc 1 1158 1 is_stmt 1 view -0
 8038              		.cfi_startproc
 8039              		@ args = 0, pretend = 0, frame = 0
 8040              		@ frame_needed = 0, uses_anonymous_args = 0
 8041              		.loc 1 1158 1 is_stmt 0 view .LVU1967
 8042 0000 10B5     		push	{r4, lr}
 8043              		.cfi_def_cfa_offset 8
 8044              		.cfi_offset 4, -8
 8045              		.cfi_offset 14, -4
1159:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     yt_port_t phy_addr;
 8046              		.loc 1 1159 5 is_stmt 1 view .LVU1968
1160:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     yt_macid_t mac_id;
 8047              		.loc 1 1160 5 view .LVU1969
1161:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
1162:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     mac_id = CAL_YTP_TO_MAC(unit, port);
 8048              		.loc 1 1162 5 view .LVU1970
 8049              		.loc 1 1162 14 is_stmt 0 view .LVU1971
 8050 0002 164B     		ldr	r3, .L589
 8051 0004 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 8052 0006 53B1     		cbz	r3, .L584
 8053              		.loc 1 1162 14 discriminator 1 view .LVU1972
 8054 0008 154B     		ldr	r3, .L589+4
 8055 000a 53F82030 		ldr	r3, [r3, r0, lsl #2]
 8056 000e 1C7D     		ldrb	r4, [r3, #20]	@ zero_extendqisi2
 8057 0010 8C42     		cmp	r4, r1
 8058 0012 1DD9     		bls	.L585
 8059              		.loc 1 1162 14 discriminator 3 view .LVU1973
 8060 0014 8C1D     		adds	r4, r1, #6
 8061 0016 53F82430 		ldr	r3, [r3, r4, lsl #2]
 8062 001a 1C78     		ldrb	r4, [r3]	@ zero_extendqisi2
 8063 001c 00E0     		b	.L582
 8064              	.L584:
 8065              		.loc 1 1162 14 view .LVU1974
 8066 001e FF24     		movs	r4, #255
 8067              	.L582:
 8068              	.LVL896:
1163:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     phy_addr = CAL_YTP_TO_PHYADDR(unit, port);
 8069              		.loc 1 1163 5 is_stmt 1 discriminator 6 view .LVU1975
 8070              		.loc 1 1163 16 is_stmt 0 discriminator 6 view .LVU1976
 8071 0020 0F4B     		ldr	r3, .L589+4
 8072 0022 53F82030 		ldr	r3, [r3, r0, lsl #2]
 8073 0026 0631     		adds	r1, r1, #6
 8074              	.LVL897:
 8075              		.loc 1 1163 16 discriminator 6 view .LVU1977
 8076 0028 53F82130 		ldr	r3, [r3, r1, lsl #2]
 8077 002c D978     		ldrb	r1, [r3, #3]	@ zero_extendqisi2
 8078              	.LVL898:
1164:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
1165:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     if(phy_addr != INVALID_ID)
 8079              		.loc 1 1165 5 is_stmt 1 discriminator 6 view .LVU1978
 8080              		.loc 1 1165 7 is_stmt 0 discriminator 6 view .LVU1979
 8081 002e FF29     		cmp	r1, #255
 8082 0030 10D0     		beq	.L586
1166:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     {
1167:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         if(HALPHYDRV(unit, mac_id) != NULL)
 8083              		.loc 1 1167 9 is_stmt 1 view .LVU1980
 8084              		.loc 1 1167 12 is_stmt 0 view .LVU1981
 8085 0032 C0EBC003 		rsb	r3, r0, r0, lsl #3
 8086 0036 00EB8303 		add	r3, r0, r3, lsl #2
 8087 003a 2344     		add	r3, r3, r4
 8088 003c 094C     		ldr	r4, .L589+8
 8089              	.LVL899:
 8090              		.loc 1 1167 12 view .LVU1982
 8091 003e 04EB8303 		add	r3, r4, r3, lsl #2
 8092 0042 5B68     		ldr	r3, [r3, #4]
 8093              		.loc 1 1167 11 view .LVU1983
 8094 0044 43B1     		cbz	r3, .L587
1168:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         {
1169:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             HALPHYDRV_FUNC(unit, mac_id)->phy_force_speed_duplex_get(unit, phy_addr, pSpeedDup);
 8095              		.loc 1 1169 13 is_stmt 1 view .LVU1984
 8096 0046 9B68     		ldr	r3, [r3, #8]
 8097              		.loc 1 1169 41 is_stmt 0 view .LVU1985
 8098 0048 1B6B     		ldr	r3, [r3, #48]
 8099              		.loc 1 1169 13 view .LVU1986
 8100 004a 9847     		blx	r3
 8101              	.LVL900:
1170:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             return CMM_ERR_OK;
 8102              		.loc 1 1170 13 is_stmt 1 view .LVU1987
 8103              		.loc 1 1170 20 is_stmt 0 view .LVU1988
 8104 004c 0020     		movs	r0, #0
 8105              	.L581:
1171:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         }
1172:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     }
1173:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
1174:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     return CMM_ERR_FAIL;
1175:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** }
 8106              		.loc 1 1175 1 view .LVU1989
 8107 004e 10BD     		pop	{r4, pc}
 8108              	.LVL901:
 8109              	.L585:
1162:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     phy_addr = CAL_YTP_TO_PHYADDR(unit, port);
 8110              		.loc 1 1162 14 view .LVU1990
 8111 0050 FF24     		movs	r4, #255
 8112 0052 E5E7     		b	.L582
 8113              	.LVL902:
 8114              	.L586:
1174:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** }
 8115              		.loc 1 1174 12 view .LVU1991
 8116 0054 0120     		movs	r0, #1
 8117              	.LVL903:
1174:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** }
 8118              		.loc 1 1174 12 view .LVU1992
 8119 0056 FAE7     		b	.L581
 8120              	.LVL904:
 8121              	.L587:
1174:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** }
 8122              		.loc 1 1174 12 view .LVU1993
 8123 0058 0120     		movs	r0, #1
 8124              	.LVL905:
1174:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** }
 8125              		.loc 1 1174 12 view .LVU1994
 8126 005a F8E7     		b	.L581
 8127              	.L590:
 8128              		.align	2
 8129              	.L589:
 8130 005c 00000000 		.word	gcal_inited
 8131 0060 00000000 		.word	gpSwitchUnit
 8132 0064 00000000 		.word	gHalCtrl
 8133              		.cfi_endproc
 8134              	.LFE34:
 8136              		.section	.text.fal_tiger_port_phy_linkstatus_get,"ax",%progbits
 8137              		.align	1
 8138              		.global	fal_tiger_port_phy_linkstatus_get
 8139              		.syntax unified
 8140              		.thumb
 8141              		.thumb_func
 8143              	fal_tiger_port_phy_linkstatus_get:
 8144              	.LVL906:
 8145              	.LFB35:
1176:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
1177:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** yt_ret_t fal_tiger_port_phy_linkstatus_get(yt_unit_t unit, yt_port_t port, yt_port_linkStatus_all_t
1178:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** {
 8146              		.loc 1 1178 1 is_stmt 1 view -0
 8147              		.cfi_startproc
 8148              		@ args = 0, pretend = 0, frame = 0
 8149              		@ frame_needed = 0, uses_anonymous_args = 0
 8150              		.loc 1 1178 1 is_stmt 0 view .LVU1996
 8151 0000 10B5     		push	{r4, lr}
 8152              		.cfi_def_cfa_offset 8
 8153              		.cfi_offset 4, -8
 8154              		.cfi_offset 14, -4
1179:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     yt_port_t phy_addr;
 8155              		.loc 1 1179 5 is_stmt 1 view .LVU1997
1180:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     yt_macid_t mac_id;
 8156              		.loc 1 1180 5 view .LVU1998
1181:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
1182:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     mac_id = CAL_YTP_TO_MAC(unit, port);
 8157              		.loc 1 1182 5 view .LVU1999
 8158              		.loc 1 1182 14 is_stmt 0 view .LVU2000
 8159 0002 164B     		ldr	r3, .L599
 8160 0004 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 8161 0006 53B1     		cbz	r3, .L594
 8162              		.loc 1 1182 14 discriminator 1 view .LVU2001
 8163 0008 154B     		ldr	r3, .L599+4
 8164 000a 53F82030 		ldr	r3, [r3, r0, lsl #2]
 8165 000e 1C7D     		ldrb	r4, [r3, #20]	@ zero_extendqisi2
 8166 0010 8C42     		cmp	r4, r1
 8167 0012 1DD9     		bls	.L595
 8168              		.loc 1 1182 14 discriminator 3 view .LVU2002
 8169 0014 8C1D     		adds	r4, r1, #6
 8170 0016 53F82430 		ldr	r3, [r3, r4, lsl #2]
 8171 001a 1C78     		ldrb	r4, [r3]	@ zero_extendqisi2
 8172 001c 00E0     		b	.L592
 8173              	.L594:
 8174              		.loc 1 1182 14 view .LVU2003
 8175 001e FF24     		movs	r4, #255
 8176              	.L592:
 8177              	.LVL907:
1183:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     phy_addr = CAL_YTP_TO_PHYADDR(unit, port);
 8178              		.loc 1 1183 5 is_stmt 1 discriminator 6 view .LVU2004
 8179              		.loc 1 1183 16 is_stmt 0 discriminator 6 view .LVU2005
 8180 0020 0F4B     		ldr	r3, .L599+4
 8181 0022 53F82030 		ldr	r3, [r3, r0, lsl #2]
 8182 0026 0631     		adds	r1, r1, #6
 8183              	.LVL908:
 8184              		.loc 1 1183 16 discriminator 6 view .LVU2006
 8185 0028 53F82130 		ldr	r3, [r3, r1, lsl #2]
 8186 002c D978     		ldrb	r1, [r3, #3]	@ zero_extendqisi2
 8187              	.LVL909:
1184:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
1185:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     if(phy_addr != INVALID_ID)
 8188              		.loc 1 1185 5 is_stmt 1 discriminator 6 view .LVU2007
 8189              		.loc 1 1185 7 is_stmt 0 discriminator 6 view .LVU2008
 8190 002e FF29     		cmp	r1, #255
 8191 0030 10D0     		beq	.L596
1186:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     {
1187:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         if(HALPHYDRV(unit, mac_id) != NULL)
 8192              		.loc 1 1187 9 is_stmt 1 view .LVU2009
 8193              		.loc 1 1187 12 is_stmt 0 view .LVU2010
 8194 0032 C0EBC003 		rsb	r3, r0, r0, lsl #3
 8195 0036 00EB8303 		add	r3, r0, r3, lsl #2
 8196 003a 2344     		add	r3, r3, r4
 8197 003c 094C     		ldr	r4, .L599+8
 8198              	.LVL910:
 8199              		.loc 1 1187 12 view .LVU2011
 8200 003e 04EB8303 		add	r3, r4, r3, lsl #2
 8201 0042 5B68     		ldr	r3, [r3, #4]
 8202              		.loc 1 1187 11 view .LVU2012
 8203 0044 43B1     		cbz	r3, .L597
1188:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         {
1189:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             HALPHYDRV_FUNC(unit, mac_id)->phy_link_status_get(unit, phy_addr, pLinkStatus);
 8204              		.loc 1 1189 13 is_stmt 1 view .LVU2013
 8205 0046 9B68     		ldr	r3, [r3, #8]
 8206              		.loc 1 1189 41 is_stmt 0 view .LVU2014
 8207 0048 5B6B     		ldr	r3, [r3, #52]
 8208              		.loc 1 1189 13 view .LVU2015
 8209 004a 9847     		blx	r3
 8210              	.LVL911:
1190:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             return CMM_ERR_OK;
 8211              		.loc 1 1190 13 is_stmt 1 view .LVU2016
 8212              		.loc 1 1190 20 is_stmt 0 view .LVU2017
 8213 004c 0020     		movs	r0, #0
 8214              	.L591:
1191:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         }
1192:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     }
1193:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
1194:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     return CMM_ERR_FAIL;
1195:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** }
 8215              		.loc 1 1195 1 view .LVU2018
 8216 004e 10BD     		pop	{r4, pc}
 8217              	.LVL912:
 8218              	.L595:
1182:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     phy_addr = CAL_YTP_TO_PHYADDR(unit, port);
 8219              		.loc 1 1182 14 view .LVU2019
 8220 0050 FF24     		movs	r4, #255
 8221 0052 E5E7     		b	.L592
 8222              	.LVL913:
 8223              	.L596:
1194:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** }
 8224              		.loc 1 1194 12 view .LVU2020
 8225 0054 0120     		movs	r0, #1
 8226              	.LVL914:
1194:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** }
 8227              		.loc 1 1194 12 view .LVU2021
 8228 0056 FAE7     		b	.L591
 8229              	.LVL915:
 8230              	.L597:
1194:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** }
 8231              		.loc 1 1194 12 view .LVU2022
 8232 0058 0120     		movs	r0, #1
 8233              	.LVL916:
1194:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** }
 8234              		.loc 1 1194 12 view .LVU2023
 8235 005a F8E7     		b	.L591
 8236              	.L600:
 8237              		.align	2
 8238              	.L599:
 8239 005c 00000000 		.word	gcal_inited
 8240 0060 00000000 		.word	gpSwitchUnit
 8241 0064 00000000 		.word	gHalCtrl
 8242              		.cfi_endproc
 8243              	.LFE35:
 8245              		.section	.text.fal_tiger_port_phy_interruptStatus_get,"ax",%progbits
 8246              		.align	1
 8247              		.global	fal_tiger_port_phy_interruptStatus_get
 8248              		.syntax unified
 8249              		.thumb
 8250              		.thumb_func
 8252              	fal_tiger_port_phy_interruptStatus_get:
 8253              	.LVL917:
 8254              	.LFB36:
1196:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
1197:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** yt_ret_t fal_tiger_port_phy_interruptStatus_get(yt_unit_t unit, yt_port_t port, uint16_t *pIntStatu
1198:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** {
 8255              		.loc 1 1198 1 is_stmt 1 view -0
 8256              		.cfi_startproc
 8257              		@ args = 0, pretend = 0, frame = 0
 8258              		@ frame_needed = 0, uses_anonymous_args = 0
 8259              		.loc 1 1198 1 is_stmt 0 view .LVU2025
 8260 0000 10B5     		push	{r4, lr}
 8261              		.cfi_def_cfa_offset 8
 8262              		.cfi_offset 4, -8
 8263              		.cfi_offset 14, -4
1199:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     yt_port_t phy_addr;
 8264              		.loc 1 1199 5 is_stmt 1 view .LVU2026
1200:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     yt_macid_t mac_id;
 8265              		.loc 1 1200 5 view .LVU2027
1201:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
1202:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     mac_id = CAL_YTP_TO_MAC(unit, port);
 8266              		.loc 1 1202 5 view .LVU2028
 8267              		.loc 1 1202 14 is_stmt 0 view .LVU2029
 8268 0002 164B     		ldr	r3, .L609
 8269 0004 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 8270 0006 53B1     		cbz	r3, .L604
 8271              		.loc 1 1202 14 discriminator 1 view .LVU2030
 8272 0008 154B     		ldr	r3, .L609+4
 8273 000a 53F82030 		ldr	r3, [r3, r0, lsl #2]
 8274 000e 1C7D     		ldrb	r4, [r3, #20]	@ zero_extendqisi2
 8275 0010 8C42     		cmp	r4, r1
 8276 0012 1DD9     		bls	.L605
 8277              		.loc 1 1202 14 discriminator 3 view .LVU2031
 8278 0014 8C1D     		adds	r4, r1, #6
 8279 0016 53F82430 		ldr	r3, [r3, r4, lsl #2]
 8280 001a 1C78     		ldrb	r4, [r3]	@ zero_extendqisi2
 8281 001c 00E0     		b	.L602
 8282              	.L604:
 8283              		.loc 1 1202 14 view .LVU2032
 8284 001e FF24     		movs	r4, #255
 8285              	.L602:
 8286              	.LVL918:
1203:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     phy_addr = CAL_YTP_TO_PHYADDR(unit, port);
 8287              		.loc 1 1203 5 is_stmt 1 discriminator 6 view .LVU2033
 8288              		.loc 1 1203 16 is_stmt 0 discriminator 6 view .LVU2034
 8289 0020 0F4B     		ldr	r3, .L609+4
 8290 0022 53F82030 		ldr	r3, [r3, r0, lsl #2]
 8291 0026 0631     		adds	r1, r1, #6
 8292              	.LVL919:
 8293              		.loc 1 1203 16 discriminator 6 view .LVU2035
 8294 0028 53F82130 		ldr	r3, [r3, r1, lsl #2]
 8295 002c D978     		ldrb	r1, [r3, #3]	@ zero_extendqisi2
 8296              	.LVL920:
1204:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
1205:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     if(phy_addr != INVALID_ID)
 8297              		.loc 1 1205 5 is_stmt 1 discriminator 6 view .LVU2036
 8298              		.loc 1 1205 7 is_stmt 0 discriminator 6 view .LVU2037
 8299 002e FF29     		cmp	r1, #255
 8300 0030 10D0     		beq	.L606
1206:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     {
1207:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         if(HALPHYDRV(unit, mac_id) != NULL)
 8301              		.loc 1 1207 9 is_stmt 1 view .LVU2038
 8302              		.loc 1 1207 12 is_stmt 0 view .LVU2039
 8303 0032 C0EBC003 		rsb	r3, r0, r0, lsl #3
 8304 0036 00EB8303 		add	r3, r0, r3, lsl #2
 8305 003a 2344     		add	r3, r3, r4
 8306 003c 094C     		ldr	r4, .L609+8
 8307              	.LVL921:
 8308              		.loc 1 1207 12 view .LVU2040
 8309 003e 04EB8303 		add	r3, r4, r3, lsl #2
 8310 0042 5B68     		ldr	r3, [r3, #4]
 8311              		.loc 1 1207 11 view .LVU2041
 8312 0044 43B1     		cbz	r3, .L607
1208:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         {
1209:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             HALPHYDRV_FUNC(unit, mac_id)->phy_interrupt_status_get(unit, phy_addr, pIntStatus);
 8313              		.loc 1 1209 13 is_stmt 1 view .LVU2042
 8314 0046 9B68     		ldr	r3, [r3, #8]
 8315              		.loc 1 1209 41 is_stmt 0 view .LVU2043
 8316 0048 DB6C     		ldr	r3, [r3, #76]
 8317              		.loc 1 1209 13 view .LVU2044
 8318 004a 9847     		blx	r3
 8319              	.LVL922:
1210:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             return CMM_ERR_OK;
 8320              		.loc 1 1210 13 is_stmt 1 view .LVU2045
 8321              		.loc 1 1210 20 is_stmt 0 view .LVU2046
 8322 004c 0020     		movs	r0, #0
 8323              	.L601:
1211:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         }
1212:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     }
1213:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
1214:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     return CMM_ERR_FAIL;
1215:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** }
 8324              		.loc 1 1215 1 view .LVU2047
 8325 004e 10BD     		pop	{r4, pc}
 8326              	.LVL923:
 8327              	.L605:
1202:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     phy_addr = CAL_YTP_TO_PHYADDR(unit, port);
 8328              		.loc 1 1202 14 view .LVU2048
 8329 0050 FF24     		movs	r4, #255
 8330 0052 E5E7     		b	.L602
 8331              	.LVL924:
 8332              	.L606:
1214:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** }
 8333              		.loc 1 1214 12 view .LVU2049
 8334 0054 0120     		movs	r0, #1
 8335              	.LVL925:
1214:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** }
 8336              		.loc 1 1214 12 view .LVU2050
 8337 0056 FAE7     		b	.L601
 8338              	.LVL926:
 8339              	.L607:
1214:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** }
 8340              		.loc 1 1214 12 view .LVU2051
 8341 0058 0120     		movs	r0, #1
 8342              	.LVL927:
1214:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** }
 8343              		.loc 1 1214 12 view .LVU2052
 8344 005a F8E7     		b	.L601
 8345              	.L610:
 8346              		.align	2
 8347              	.L609:
 8348 005c 00000000 		.word	gcal_inited
 8349 0060 00000000 		.word	gpSwitchUnit
 8350 0064 00000000 		.word	gHalCtrl
 8351              		.cfi_endproc
 8352              	.LFE36:
 8354              		.section	.text.fal_tiger_port_phy_reg_set,"ax",%progbits
 8355              		.align	1
 8356              		.global	fal_tiger_port_phy_reg_set
 8357              		.syntax unified
 8358              		.thumb
 8359              		.thumb_func
 8361              	fal_tiger_port_phy_reg_set:
 8362              	.LVL928:
 8363              	.LFB37:
1216:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
1217:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** yt_ret_t fal_tiger_port_phy_reg_set(yt_unit_t unit, yt_port_t port, uint32_t regAddr, uint16_t data
1218:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** {
 8364              		.loc 1 1218 1 is_stmt 1 view -0
 8365              		.cfi_startproc
 8366              		@ args = 4, pretend = 0, frame = 0
 8367              		@ frame_needed = 0, uses_anonymous_args = 0
 8368              		.loc 1 1218 1 is_stmt 0 view .LVU2054
 8369 0000 38B5     		push	{r3, r4, r5, lr}
 8370              		.cfi_def_cfa_offset 16
 8371              		.cfi_offset 3, -16
 8372              		.cfi_offset 4, -12
 8373              		.cfi_offset 5, -8
 8374              		.cfi_offset 14, -4
 8375 0002 9DF81050 		ldrb	r5, [sp, #16]	@ zero_extendqisi2
1219:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     yt_port_t phy_addr;
 8376              		.loc 1 1219 5 is_stmt 1 view .LVU2055
1220:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     yt_ret_t ret;
 8377              		.loc 1 1220 5 view .LVU2056
1221:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
1222:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     phy_addr = CAL_YTP_TO_PHYADDR(unit, port);
 8378              		.loc 1 1222 5 view .LVU2057
 8379              		.loc 1 1222 16 is_stmt 0 view .LVU2058
 8380 0006 114C     		ldr	r4, .L619
 8381 0008 54F82040 		ldr	r4, [r4, r0, lsl #2]
 8382 000c 0631     		adds	r1, r1, #6
 8383              	.LVL929:
 8384              		.loc 1 1222 16 view .LVU2059
 8385 000e 54F82110 		ldr	r1, [r4, r1, lsl #2]
 8386              	.LVL930:
 8387              		.loc 1 1222 16 view .LVU2060
 8388 0012 C978     		ldrb	r1, [r1, #3]	@ zero_extendqisi2
 8389              	.LVL931:
1223:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     if (phy_addr == INVALID_ID || !HALSWDRV(unit))
 8390              		.loc 1 1223 5 is_stmt 1 view .LVU2061
 8391              		.loc 1 1223 8 is_stmt 0 view .LVU2062
 8392 0014 FF29     		cmp	r1, #255
 8393 0016 12D0     		beq	.L614
 8394              		.loc 1 1223 36 discriminator 1 view .LVU2063
 8395 0018 4FF0740C 		mov	ip, #116
 8396 001c 0CFB00FC 		mul	ip, ip, r0
 8397 0020 0B4C     		ldr	r4, .L619+4
 8398 0022 54F80C40 		ldr	r4, [r4, ip]
 8399              		.loc 1 1223 32 discriminator 1 view .LVU2064
 8400 0026 64B1     		cbz	r4, .L615
1224:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     {
1225:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         return CMM_ERR_FAIL;
1226:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     }
1227:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
1228:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     if (type == PHY_EXTERNAL)
 8401              		.loc 1 1228 5 is_stmt 1 view .LVU2065
 8402              		.loc 1 1228 8 is_stmt 0 view .LVU2066
 8403 0028 012D     		cmp	r5, #1
 8404 002a 04D0     		beq	.L618
1229:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     {
1230:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         ret = HALSWDRV_FUNC(unit)->switch_extif_write(unit, phy_addr, regAddr, data);
1231:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     }
1232:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     else if (type == PHY_INTERNAL)
 8405              		.loc 1 1232 10 is_stmt 1 view .LVU2067
 8406              		.loc 1 1232 13 is_stmt 0 view .LVU2068
 8407 002c 5DB9     		cbnz	r5, .L616
1233:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     {
1234:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         ret = HALSWDRV_FUNC(unit)->switch_intif_write(unit, phy_addr, regAddr, data);
 8408              		.loc 1 1234 9 is_stmt 1 view .LVU2069
 8409              		.loc 1 1234 15 is_stmt 0 view .LVU2070
 8410 002e 6468     		ldr	r4, [r4, #4]
 8411              		.loc 1 1234 34 view .LVU2071
 8412 0030 2469     		ldr	r4, [r4, #16]
 8413              		.loc 1 1234 15 view .LVU2072
 8414 0032 A047     		blx	r4
 8415              	.LVL932:
 8416              	.L611:
1235:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     }
1236:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     else
1237:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     {
1238:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         return CMM_ERR_INPUT;
1239:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     }
1240:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
1241:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     return ret;
1242:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** }
 8417              		.loc 1 1242 1 view .LVU2073
 8418 0034 38BD     		pop	{r3, r4, r5, pc}
 8419              	.LVL933:
 8420              	.L618:
1230:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     }
 8421              		.loc 1 1230 9 is_stmt 1 view .LVU2074
1230:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     }
 8422              		.loc 1 1230 15 is_stmt 0 view .LVU2075
 8423 0036 6468     		ldr	r4, [r4, #4]
1230:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     }
 8424              		.loc 1 1230 34 view .LVU2076
 8425 0038 A469     		ldr	r4, [r4, #24]
1230:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     }
 8426              		.loc 1 1230 15 view .LVU2077
 8427 003a A047     		blx	r4
 8428              	.LVL934:
1230:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     }
 8429              		.loc 1 1230 15 view .LVU2078
 8430 003c FAE7     		b	.L611
 8431              	.LVL935:
 8432              	.L614:
1225:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     }
 8433              		.loc 1 1225 16 view .LVU2079
 8434 003e 0120     		movs	r0, #1
 8435              	.LVL936:
1225:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     }
 8436              		.loc 1 1225 16 view .LVU2080
 8437 0040 F8E7     		b	.L611
 8438              	.LVL937:
 8439              	.L615:
1225:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     }
 8440              		.loc 1 1225 16 view .LVU2081
 8441 0042 0120     		movs	r0, #1
 8442              	.LVL938:
1225:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     }
 8443              		.loc 1 1225 16 view .LVU2082
 8444 0044 F6E7     		b	.L611
 8445              	.LVL939:
 8446              	.L616:
1238:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     }
 8447              		.loc 1 1238 16 view .LVU2083
 8448 0046 0520     		movs	r0, #5
 8449              	.LVL940:
1238:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     }
 8450              		.loc 1 1238 16 view .LVU2084
 8451 0048 F4E7     		b	.L611
 8452              	.L620:
 8453 004a 00BF     		.align	2
 8454              	.L619:
 8455 004c 00000000 		.word	gpSwitchUnit
 8456 0050 00000000 		.word	gHalCtrl
 8457              		.cfi_endproc
 8458              	.LFE37:
 8460              		.section	.text.fal_tiger_port_phy_reg_get,"ax",%progbits
 8461              		.align	1
 8462              		.global	fal_tiger_port_phy_reg_get
 8463              		.syntax unified
 8464              		.thumb
 8465              		.thumb_func
 8467              	fal_tiger_port_phy_reg_get:
 8468              	.LVL941:
 8469              	.LFB38:
1243:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
1244:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** yt_ret_t fal_tiger_port_phy_reg_get(yt_unit_t unit, yt_port_t port, uint32_t regAddr, uint16_t *pDa
1245:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** {
 8470              		.loc 1 1245 1 is_stmt 1 view -0
 8471              		.cfi_startproc
 8472              		@ args = 4, pretend = 0, frame = 0
 8473              		@ frame_needed = 0, uses_anonymous_args = 0
 8474              		.loc 1 1245 1 is_stmt 0 view .LVU2086
 8475 0000 38B5     		push	{r3, r4, r5, lr}
 8476              		.cfi_def_cfa_offset 16
 8477              		.cfi_offset 3, -16
 8478              		.cfi_offset 4, -12
 8479              		.cfi_offset 5, -8
 8480              		.cfi_offset 14, -4
 8481 0002 9DF81050 		ldrb	r5, [sp, #16]	@ zero_extendqisi2
1246:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     yt_port_t phy_addr;
 8482              		.loc 1 1246 5 is_stmt 1 view .LVU2087
1247:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     yt_ret_t ret;
 8483              		.loc 1 1247 5 view .LVU2088
1248:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
1249:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     phy_addr = CAL_YTP_TO_PHYADDR(unit, port);
 8484              		.loc 1 1249 5 view .LVU2089
 8485              		.loc 1 1249 16 is_stmt 0 view .LVU2090
 8486 0006 114C     		ldr	r4, .L629
 8487 0008 54F82040 		ldr	r4, [r4, r0, lsl #2]
 8488 000c 0631     		adds	r1, r1, #6
 8489              	.LVL942:
 8490              		.loc 1 1249 16 view .LVU2091
 8491 000e 54F82110 		ldr	r1, [r4, r1, lsl #2]
 8492              	.LVL943:
 8493              		.loc 1 1249 16 view .LVU2092
 8494 0012 C978     		ldrb	r1, [r1, #3]	@ zero_extendqisi2
 8495              	.LVL944:
1250:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     if (phy_addr == INVALID_ID || !HALSWDRV(unit))
 8496              		.loc 1 1250 5 is_stmt 1 view .LVU2093
 8497              		.loc 1 1250 8 is_stmt 0 view .LVU2094
 8498 0014 FF29     		cmp	r1, #255
 8499 0016 12D0     		beq	.L624
 8500              		.loc 1 1250 36 discriminator 1 view .LVU2095
 8501 0018 4FF0740C 		mov	ip, #116
 8502 001c 0CFB00FC 		mul	ip, ip, r0
 8503 0020 0B4C     		ldr	r4, .L629+4
 8504 0022 54F80C40 		ldr	r4, [r4, ip]
 8505              		.loc 1 1250 32 discriminator 1 view .LVU2096
 8506 0026 64B1     		cbz	r4, .L625
1251:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     {
1252:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         return CMM_ERR_FAIL;
1253:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     }
1254:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
1255:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     if (type == PHY_EXTERNAL)
 8507              		.loc 1 1255 5 is_stmt 1 view .LVU2097
 8508              		.loc 1 1255 8 is_stmt 0 view .LVU2098
 8509 0028 012D     		cmp	r5, #1
 8510 002a 04D0     		beq	.L628
1256:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     {
1257:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         ret = HALSWDRV_FUNC(unit)->switch_extif_read(unit, phy_addr, regAddr, pData);
1258:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     }
1259:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     else if (type == PHY_INTERNAL)
 8511              		.loc 1 1259 10 is_stmt 1 view .LVU2099
 8512              		.loc 1 1259 13 is_stmt 0 view .LVU2100
 8513 002c 5DB9     		cbnz	r5, .L626
1260:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     {
1261:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         ret = HALSWDRV_FUNC(unit)->switch_intif_read(unit, phy_addr, regAddr, pData);
 8514              		.loc 1 1261 9 is_stmt 1 view .LVU2101
 8515              		.loc 1 1261 15 is_stmt 0 view .LVU2102
 8516 002e 6468     		ldr	r4, [r4, #4]
 8517              		.loc 1 1261 34 view .LVU2103
 8518 0030 E468     		ldr	r4, [r4, #12]
 8519              		.loc 1 1261 15 view .LVU2104
 8520 0032 A047     		blx	r4
 8521              	.LVL945:
 8522              	.L621:
1262:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     }
1263:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     else
1264:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     {
1265:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         return CMM_ERR_FAIL;
1266:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     }
1267:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
1268:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     return ret;
1269:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** }
 8523              		.loc 1 1269 1 view .LVU2105
 8524 0034 38BD     		pop	{r3, r4, r5, pc}
 8525              	.LVL946:
 8526              	.L628:
1257:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     }
 8527              		.loc 1 1257 9 is_stmt 1 view .LVU2106
1257:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     }
 8528              		.loc 1 1257 15 is_stmt 0 view .LVU2107
 8529 0036 6468     		ldr	r4, [r4, #4]
1257:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     }
 8530              		.loc 1 1257 34 view .LVU2108
 8531 0038 6469     		ldr	r4, [r4, #20]
1257:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     }
 8532              		.loc 1 1257 15 view .LVU2109
 8533 003a A047     		blx	r4
 8534              	.LVL947:
1257:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     }
 8535              		.loc 1 1257 15 view .LVU2110
 8536 003c FAE7     		b	.L621
 8537              	.LVL948:
 8538              	.L624:
1252:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     }
 8539              		.loc 1 1252 16 view .LVU2111
 8540 003e 0120     		movs	r0, #1
 8541              	.LVL949:
1252:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     }
 8542              		.loc 1 1252 16 view .LVU2112
 8543 0040 F8E7     		b	.L621
 8544              	.LVL950:
 8545              	.L625:
1252:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     }
 8546              		.loc 1 1252 16 view .LVU2113
 8547 0042 0120     		movs	r0, #1
 8548              	.LVL951:
1252:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     }
 8549              		.loc 1 1252 16 view .LVU2114
 8550 0044 F6E7     		b	.L621
 8551              	.LVL952:
 8552              	.L626:
1265:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     }
 8553              		.loc 1 1265 16 view .LVU2115
 8554 0046 0120     		movs	r0, #1
 8555              	.LVL953:
1265:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     }
 8556              		.loc 1 1265 16 view .LVU2116
 8557 0048 F4E7     		b	.L621
 8558              	.L630:
 8559 004a 00BF     		.align	2
 8560              	.L629:
 8561 004c 00000000 		.word	gpSwitchUnit
 8562 0050 00000000 		.word	gHalCtrl
 8563              		.cfi_endproc
 8564              	.LFE38:
 8566              		.section	.rodata.fal_tiger_port_eee_enable_set.str1.4,"aMS",%progbits,1
 8567              		.align	2
 8568              	.LC38:
 8569 0000 68616C5F 		.ascii	"hal_mem32_read(unit, 0x80320, &eeeEnable)\000"
 8569      6D656D33 
 8569      325F7265 
 8569      61642875 
 8569      6E69742C 
 8570 002a 0000     		.align	2
 8571              	.LC39:
 8572 002c 68616C5F 		.ascii	"hal_mem32_read(unit, 0x80324, &eeeData)\000"
 8572      6D656D33 
 8572      325F7265 
 8572      61642875 
 8572      6E69742C 
 8573              		.align	2
 8574              	.LC40:
 8575 0054 68616C5F 		.ascii	"hal_mem32_write(unit, 0x80320, eeeEnable)\000"
 8575      6D656D33 
 8575      325F7772 
 8575      69746528 
 8575      756E6974 
 8576 007e 0000     		.align	2
 8577              	.LC41:
 8578 0080 68616C5F 		.ascii	"hal_mem32_write(unit, 0x80324, eeeData)\000"
 8578      6D656D33 
 8578      325F7772 
 8578      69746528 
 8578      756E6974 
 8579              		.align	2
 8580              	.LC42:
 8581 00a8 68616C5F 		.ascii	"hal_mem32_read(unit, 0xb0000, &eeeEnable)\000"
 8581      6D656D33 
 8581      325F7265 
 8581      61642875 
 8581      6E69742C 
 8582 00d2 0000     		.align	2
 8583              	.LC43:
 8584 00d4 68616C5F 		.ascii	"hal_mem32_read(unit, 0xa0000+0x40*mac_id, &eeeData)"
 8584      6D656D33 
 8584      325F7265 
 8584      61642875 
 8584      6E69742C 
 8585 0107 00       		.ascii	"\000"
 8586              		.align	2
 8587              	.LC44:
 8588 0108 68616C5F 		.ascii	"hal_mem32_write(unit, 0xb0000, eeeEnable)\000"
 8588      6D656D33 
 8588      325F7772 
 8588      69746528 
 8588      756E6974 
 8589 0132 0000     		.align	2
 8590              	.LC45:
 8591 0134 68616C5F 		.ascii	"hal_mem32_write(unit, 0xa0000+0x40*mac_id, eeeData)"
 8591      6D656D33 
 8591      325F7772 
 8591      69746528 
 8591      756E6974 
 8592 0167 00       		.ascii	"\000"
 8593              		.section	.text.fal_tiger_port_eee_enable_set,"ax",%progbits
 8594              		.align	1
 8595              		.global	fal_tiger_port_eee_enable_set
 8596              		.syntax unified
 8597              		.thumb
 8598              		.thumb_func
 8600              	fal_tiger_port_eee_enable_set:
 8601              	.LVL954:
 8602              	.LFB39:
1270:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
1271:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** yt_ret_t fal_tiger_port_eee_enable_set(yt_unit_t unit, yt_port_t port, yt_enable_t enable)
1272:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** {
 8603              		.loc 1 1272 1 is_stmt 1 view -0
 8604              		.cfi_startproc
 8605              		@ args = 0, pretend = 0, frame = 8
 8606              		@ frame_needed = 0, uses_anonymous_args = 0
 8607              		.loc 1 1272 1 is_stmt 0 view .LVU2118
 8608 0000 2DE9F043 		push	{r4, r5, r6, r7, r8, r9, lr}
 8609              		.cfi_def_cfa_offset 28
 8610              		.cfi_offset 4, -28
 8611              		.cfi_offset 5, -24
 8612              		.cfi_offset 6, -20
 8613              		.cfi_offset 7, -16
 8614              		.cfi_offset 8, -12
 8615              		.cfi_offset 9, -8
 8616              		.cfi_offset 14, -4
 8617 0004 85B0     		sub	sp, sp, #20
 8618              		.cfi_def_cfa_offset 48
 8619 0006 0446     		mov	r4, r0
 8620 0008 0D46     		mov	r5, r1
 8621 000a 1746     		mov	r7, r2
1273:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     yt_ret_t ret = CMM_ERR_OK;
 8622              		.loc 1 1273 5 is_stmt 1 view .LVU2119
 8623              	.LVL955:
1274:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     static uint8_t gEEEStatus = 0;
 8624              		.loc 1 1274 5 view .LVU2120
1275:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     yt_port_t phy_addr;
 8625              		.loc 1 1275 5 view .LVU2121
1276:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     yt_macid_t mac_id;
 8626              		.loc 1 1276 5 view .LVU2122
1277:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     uint32_t eeeEnable;
 8627              		.loc 1 1277 5 view .LVU2123
1278:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     uint32_t eeeData;
 8628              		.loc 1 1278 5 view .LVU2124
1279:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
1280:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     /*enable global eee*/
1281:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     if(gEEEStatus == 0 && enable == YT_ENABLE)
 8629              		.loc 1 1281 5 view .LVU2125
 8630              		.loc 1 1281 19 is_stmt 0 view .LVU2126
 8631 000c A04B     		ldr	r3, .L664
 8632 000e 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 8633              		.loc 1 1281 7 view .LVU2127
 8634 0010 0BB9     		cbnz	r3, .L632
 8635              		.loc 1 1281 24 discriminator 1 view .LVU2128
 8636 0012 012A     		cmp	r2, #1
 8637 0014 11D0     		beq	.L658
 8638              	.LVL956:
 8639              	.L632:
1282:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     {
1283:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         CMM_ERR_CHK(HAL_MEM_DIRECT_READ(unit, 0x80320, &eeeEnable), ret);
1284:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         CMM_ERR_CHK(HAL_MEM_DIRECT_READ(unit, 0x80324, &eeeData), ret);
1285:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         eeeEnable |= (1<<16);
1286:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         eeeData |= (1<<16);
1287:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         CMM_ERR_CHK(HAL_MEM_DIRECT_WRITE(unit, 0x80320, eeeEnable), ret);
1288:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         CMM_ERR_CHK(HAL_MEM_DIRECT_WRITE(unit, 0x80324, eeeData), ret);
1289:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         gEEEStatus = 1;
1290:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     }
1291:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
1292:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     mac_id = CAL_YTP_TO_MAC(unit, port);
 8640              		.loc 1 1292 5 is_stmt 1 view .LVU2129
 8641              		.loc 1 1292 14 is_stmt 0 view .LVU2130
 8642 0016 9F4B     		ldr	r3, .L664+4
 8643 0018 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 8644 001a 002B     		cmp	r3, #0
 8645 001c 00F08480 		beq	.L653
 8646              		.loc 1 1292 14 discriminator 1 view .LVU2131
 8647 0020 9D4B     		ldr	r3, .L664+8
 8648 0022 53F82430 		ldr	r3, [r3, r4, lsl #2]
 8649 0026 1A7D     		ldrb	r2, [r3, #20]	@ zero_extendqisi2
 8650 0028 AA42     		cmp	r2, r5
 8651 002a 40F29780 		bls	.L654
 8652              		.loc 1 1292 14 discriminator 3 view .LVU2132
 8653 002e AA1D     		adds	r2, r5, #6
 8654 0030 53F82230 		ldr	r3, [r3, r2, lsl #2]
 8655 0034 93F80080 		ldrb	r8, [r3]	@ zero_extendqisi2
 8656 0038 78E0     		b	.L642
 8657              	.LVL957:
 8658              	.L658:
1283:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         CMM_ERR_CHK(HAL_MEM_DIRECT_READ(unit, 0x80324, &eeeData), ret);
 8659              		.loc 1 1283 9 is_stmt 1 view .LVU2133
1283:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         CMM_ERR_CHK(HAL_MEM_DIRECT_READ(unit, 0x80324, &eeeData), ret);
 8660              		.loc 1 1283 9 view .LVU2134
 8661 003a 03AA     		add	r2, sp, #12
 8662              	.LVL958:
1283:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         CMM_ERR_CHK(HAL_MEM_DIRECT_READ(unit, 0x80324, &eeeData), ret);
 8663              		.loc 1 1283 9 is_stmt 0 view .LVU2135
 8664 003c 9749     		ldr	r1, .L664+12
 8665              	.LVL959:
1283:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         CMM_ERR_CHK(HAL_MEM_DIRECT_READ(unit, 0x80324, &eeeData), ret);
 8666              		.loc 1 1283 9 view .LVU2136
 8667 003e FFF7FEFF 		bl	hal_mem32_read
 8668              	.LVL960:
1283:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         CMM_ERR_CHK(HAL_MEM_DIRECT_READ(unit, 0x80324, &eeeData), ret);
 8669              		.loc 1 1283 9 view .LVU2137
 8670 0042 0646     		mov	r6, r0
 8671 0044 A0B1     		cbz	r0, .L633
1283:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         CMM_ERR_CHK(HAL_MEM_DIRECT_READ(unit, 0x80324, &eeeData), ret);
 8672              		.loc 1 1283 9 is_stmt 1 discriminator 1 view .LVU2138
1283:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         CMM_ERR_CHK(HAL_MEM_DIRECT_READ(unit, 0x80324, &eeeData), ret);
 8673              		.loc 1 1283 9 discriminator 1 view .LVU2139
 8674 0046 964B     		ldr	r3, .L664+16
 8675 0048 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 8676 004a 012B     		cmp	r3, #1
 8677 004c 40F28280 		bls	.L631
1283:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         CMM_ERR_CHK(HAL_MEM_DIRECT_READ(unit, 0x80324, &eeeData), ret);
 8678              		.loc 1 1283 9 discriminator 3 view .LVU2140
 8679              	.LBB89:
1283:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         CMM_ERR_CHK(HAL_MEM_DIRECT_READ(unit, 0x80324, &eeeData), ret);
 8680              		.loc 1 1283 9 discriminator 3 view .LVU2141
 8681 0050 0146     		mov	r1, r0
 8682 0052 1428     		cmp	r0, #20
 8683 0054 28BF     		it	cs
 8684 0056 1421     		movcs	r1, #20
 8685 0058 924B     		ldr	r3, .L664+20
 8686 005a 0093     		str	r3, [sp]
 8687 005c 924B     		ldr	r3, .L664+24
 8688 005e 934A     		ldr	r2, .L664+28
 8689 0060 52F82120 		ldr	r2, [r2, r1, lsl #2]
 8690 0064 9249     		ldr	r1, .L664+32
 8691 0066 8968     		ldr	r1, [r1, #8]
 8692 0068 9248     		ldr	r0, .L664+36
 8693              	.LVL961:
1283:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         CMM_ERR_CHK(HAL_MEM_DIRECT_READ(unit, 0x80324, &eeeData), ret);
 8694              		.loc 1 1283 9 is_stmt 0 discriminator 3 view .LVU2142
 8695 006a FFF7FEFF 		bl	osal_printf
 8696              	.LVL962:
 8697              	.LBE89:
1283:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         CMM_ERR_CHK(HAL_MEM_DIRECT_READ(unit, 0x80324, &eeeData), ret);
 8698              		.loc 1 1283 9 is_stmt 1 discriminator 3 view .LVU2143
1283:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         CMM_ERR_CHK(HAL_MEM_DIRECT_READ(unit, 0x80324, &eeeData), ret);
 8699              		.loc 1 1283 9 discriminator 3 view .LVU2144
1283:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         CMM_ERR_CHK(HAL_MEM_DIRECT_READ(unit, 0x80324, &eeeData), ret);
 8700              		.loc 1 1283 9 discriminator 3 view .LVU2145
 8701 006e 71E0     		b	.L631
 8702              	.LVL963:
 8703              	.L633:
1283:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         CMM_ERR_CHK(HAL_MEM_DIRECT_READ(unit, 0x80324, &eeeData), ret);
 8704              		.loc 1 1283 9 discriminator 2 view .LVU2146
1284:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         eeeEnable |= (1<<16);
 8705              		.loc 1 1284 9 discriminator 2 view .LVU2147
1284:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         eeeEnable |= (1<<16);
 8706              		.loc 1 1284 9 discriminator 2 view .LVU2148
 8707 0070 02AA     		add	r2, sp, #8
 8708 0072 9149     		ldr	r1, .L664+40
 8709 0074 2046     		mov	r0, r4
 8710              	.LVL964:
1284:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         eeeEnable |= (1<<16);
 8711              		.loc 1 1284 9 is_stmt 0 discriminator 2 view .LVU2149
 8712 0076 FFF7FEFF 		bl	hal_mem32_read
 8713              	.LVL965:
1284:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         eeeEnable |= (1<<16);
 8714              		.loc 1 1284 9 discriminator 2 view .LVU2150
 8715 007a 0646     		mov	r6, r0
 8716 007c 98B1     		cbz	r0, .L636
1284:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         eeeEnable |= (1<<16);
 8717              		.loc 1 1284 9 is_stmt 1 discriminator 1 view .LVU2151
1284:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         eeeEnable |= (1<<16);
 8718              		.loc 1 1284 9 discriminator 1 view .LVU2152
 8719 007e 884B     		ldr	r3, .L664+16
 8720 0080 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 8721 0082 012B     		cmp	r3, #1
 8722 0084 66D9     		bls	.L631
1284:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         eeeEnable |= (1<<16);
 8723              		.loc 1 1284 9 discriminator 3 view .LVU2153
 8724              	.LBB90:
1284:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         eeeEnable |= (1<<16);
 8725              		.loc 1 1284 9 discriminator 3 view .LVU2154
 8726 0086 0146     		mov	r1, r0
 8727 0088 1428     		cmp	r0, #20
 8728 008a 28BF     		it	cs
 8729 008c 1421     		movcs	r1, #20
 8730 008e 854B     		ldr	r3, .L664+20
 8731 0090 0093     		str	r3, [sp]
 8732 0092 8A4B     		ldr	r3, .L664+44
 8733 0094 854A     		ldr	r2, .L664+28
 8734 0096 52F82120 		ldr	r2, [r2, r1, lsl #2]
 8735 009a 8549     		ldr	r1, .L664+32
 8736 009c 8968     		ldr	r1, [r1, #8]
 8737 009e 8548     		ldr	r0, .L664+36
 8738              	.LVL966:
1284:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         eeeEnable |= (1<<16);
 8739              		.loc 1 1284 9 is_stmt 0 discriminator 3 view .LVU2155
 8740 00a0 FFF7FEFF 		bl	osal_printf
 8741              	.LVL967:
 8742              	.LBE90:
1284:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         eeeEnable |= (1<<16);
 8743              		.loc 1 1284 9 is_stmt 1 discriminator 3 view .LVU2156
1284:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         eeeEnable |= (1<<16);
 8744              		.loc 1 1284 9 discriminator 3 view .LVU2157
1284:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         eeeEnable |= (1<<16);
 8745              		.loc 1 1284 9 discriminator 3 view .LVU2158
 8746 00a4 56E0     		b	.L631
 8747              	.LVL968:
 8748              	.L636:
1284:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         eeeEnable |= (1<<16);
 8749              		.loc 1 1284 9 discriminator 2 view .LVU2159
1285:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         eeeData |= (1<<16);
 8750              		.loc 1 1285 9 discriminator 2 view .LVU2160
1285:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         eeeData |= (1<<16);
 8751              		.loc 1 1285 19 is_stmt 0 discriminator 2 view .LVU2161
 8752 00a6 039A     		ldr	r2, [sp, #12]
 8753 00a8 42F48032 		orr	r2, r2, #65536
 8754 00ac 0392     		str	r2, [sp, #12]
1286:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         CMM_ERR_CHK(HAL_MEM_DIRECT_WRITE(unit, 0x80320, eeeEnable), ret);
 8755              		.loc 1 1286 9 is_stmt 1 discriminator 2 view .LVU2162
1286:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         CMM_ERR_CHK(HAL_MEM_DIRECT_WRITE(unit, 0x80320, eeeEnable), ret);
 8756              		.loc 1 1286 17 is_stmt 0 discriminator 2 view .LVU2163
 8757 00ae 029B     		ldr	r3, [sp, #8]
 8758 00b0 43F48033 		orr	r3, r3, #65536
 8759 00b4 0293     		str	r3, [sp, #8]
1287:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         CMM_ERR_CHK(HAL_MEM_DIRECT_WRITE(unit, 0x80324, eeeData), ret);
 8760              		.loc 1 1287 9 is_stmt 1 discriminator 2 view .LVU2164
1287:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         CMM_ERR_CHK(HAL_MEM_DIRECT_WRITE(unit, 0x80324, eeeData), ret);
 8761              		.loc 1 1287 9 discriminator 2 view .LVU2165
 8762 00b6 7949     		ldr	r1, .L664+12
 8763 00b8 2046     		mov	r0, r4
 8764              	.LVL969:
1287:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         CMM_ERR_CHK(HAL_MEM_DIRECT_WRITE(unit, 0x80324, eeeData), ret);
 8765              		.loc 1 1287 9 is_stmt 0 discriminator 2 view .LVU2166
 8766 00ba FFF7FEFF 		bl	hal_mem32_write
 8767              	.LVL970:
1287:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         CMM_ERR_CHK(HAL_MEM_DIRECT_WRITE(unit, 0x80324, eeeData), ret);
 8768              		.loc 1 1287 9 discriminator 2 view .LVU2167
 8769 00be 0646     		mov	r6, r0
 8770 00c0 98B1     		cbz	r0, .L638
1287:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         CMM_ERR_CHK(HAL_MEM_DIRECT_WRITE(unit, 0x80324, eeeData), ret);
 8771              		.loc 1 1287 9 is_stmt 1 discriminator 1 view .LVU2168
1287:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         CMM_ERR_CHK(HAL_MEM_DIRECT_WRITE(unit, 0x80324, eeeData), ret);
 8772              		.loc 1 1287 9 discriminator 1 view .LVU2169
 8773 00c2 774B     		ldr	r3, .L664+16
 8774 00c4 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 8775 00c6 012B     		cmp	r3, #1
 8776 00c8 44D9     		bls	.L631
1287:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         CMM_ERR_CHK(HAL_MEM_DIRECT_WRITE(unit, 0x80324, eeeData), ret);
 8777              		.loc 1 1287 9 discriminator 3 view .LVU2170
 8778              	.LBB91:
1287:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         CMM_ERR_CHK(HAL_MEM_DIRECT_WRITE(unit, 0x80324, eeeData), ret);
 8779              		.loc 1 1287 9 discriminator 3 view .LVU2171
 8780 00ca 0146     		mov	r1, r0
 8781 00cc 1428     		cmp	r0, #20
 8782 00ce 28BF     		it	cs
 8783 00d0 1421     		movcs	r1, #20
 8784 00d2 744B     		ldr	r3, .L664+20
 8785 00d4 0093     		str	r3, [sp]
 8786 00d6 7A4B     		ldr	r3, .L664+48
 8787 00d8 744A     		ldr	r2, .L664+28
 8788 00da 52F82120 		ldr	r2, [r2, r1, lsl #2]
 8789 00de 7449     		ldr	r1, .L664+32
 8790 00e0 8968     		ldr	r1, [r1, #8]
 8791 00e2 7448     		ldr	r0, .L664+36
 8792              	.LVL971:
1287:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         CMM_ERR_CHK(HAL_MEM_DIRECT_WRITE(unit, 0x80324, eeeData), ret);
 8793              		.loc 1 1287 9 is_stmt 0 discriminator 3 view .LVU2172
 8794 00e4 FFF7FEFF 		bl	osal_printf
 8795              	.LVL972:
 8796              	.LBE91:
1287:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         CMM_ERR_CHK(HAL_MEM_DIRECT_WRITE(unit, 0x80324, eeeData), ret);
 8797              		.loc 1 1287 9 is_stmt 1 discriminator 3 view .LVU2173
1287:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         CMM_ERR_CHK(HAL_MEM_DIRECT_WRITE(unit, 0x80324, eeeData), ret);
 8798              		.loc 1 1287 9 discriminator 3 view .LVU2174
1287:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         CMM_ERR_CHK(HAL_MEM_DIRECT_WRITE(unit, 0x80324, eeeData), ret);
 8799              		.loc 1 1287 9 discriminator 3 view .LVU2175
 8800 00e8 34E0     		b	.L631
 8801              	.LVL973:
 8802              	.L638:
1287:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         CMM_ERR_CHK(HAL_MEM_DIRECT_WRITE(unit, 0x80324, eeeData), ret);
 8803              		.loc 1 1287 9 discriminator 2 view .LVU2176
1288:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         gEEEStatus = 1;
 8804              		.loc 1 1288 9 discriminator 2 view .LVU2177
1288:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         gEEEStatus = 1;
 8805              		.loc 1 1288 9 discriminator 2 view .LVU2178
 8806 00ea 029A     		ldr	r2, [sp, #8]
 8807 00ec 7249     		ldr	r1, .L664+40
 8808 00ee 2046     		mov	r0, r4
 8809              	.LVL974:
1288:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         gEEEStatus = 1;
 8810              		.loc 1 1288 9 is_stmt 0 discriminator 2 view .LVU2179
 8811 00f0 FFF7FEFF 		bl	hal_mem32_write
 8812              	.LVL975:
1288:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         gEEEStatus = 1;
 8813              		.loc 1 1288 9 discriminator 2 view .LVU2180
 8814 00f4 0646     		mov	r6, r0
 8815 00f6 18B9     		cbnz	r0, .L659
1288:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         gEEEStatus = 1;
 8816              		.loc 1 1288 9 is_stmt 1 discriminator 2 view .LVU2181
1289:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     }
 8817              		.loc 1 1289 9 discriminator 2 view .LVU2182
1289:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     }
 8818              		.loc 1 1289 20 is_stmt 0 discriminator 2 view .LVU2183
 8819 00f8 654B     		ldr	r3, .L664
 8820 00fa 0122     		movs	r2, #1
 8821 00fc 1A70     		strb	r2, [r3]
 8822 00fe 8AE7     		b	.L632
 8823              	.L659:
1288:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         gEEEStatus = 1;
 8824              		.loc 1 1288 9 is_stmt 1 discriminator 1 view .LVU2184
1288:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         gEEEStatus = 1;
 8825              		.loc 1 1288 9 discriminator 1 view .LVU2185
 8826 0100 674B     		ldr	r3, .L664+16
 8827 0102 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 8828 0104 012B     		cmp	r3, #1
 8829 0106 25D9     		bls	.L631
1288:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         gEEEStatus = 1;
 8830              		.loc 1 1288 9 discriminator 3 view .LVU2186
 8831              	.LBB92:
1288:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         gEEEStatus = 1;
 8832              		.loc 1 1288 9 discriminator 3 view .LVU2187
 8833 0108 0146     		mov	r1, r0
 8834 010a 1428     		cmp	r0, #20
 8835 010c 28BF     		it	cs
 8836 010e 1421     		movcs	r1, #20
 8837 0110 644B     		ldr	r3, .L664+20
 8838 0112 0093     		str	r3, [sp]
 8839 0114 6B4B     		ldr	r3, .L664+52
 8840 0116 654A     		ldr	r2, .L664+28
 8841 0118 52F82120 		ldr	r2, [r2, r1, lsl #2]
 8842 011c 6449     		ldr	r1, .L664+32
 8843 011e 8968     		ldr	r1, [r1, #8]
 8844 0120 6448     		ldr	r0, .L664+36
 8845              	.LVL976:
1288:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         gEEEStatus = 1;
 8846              		.loc 1 1288 9 is_stmt 0 discriminator 3 view .LVU2188
 8847 0122 FFF7FEFF 		bl	osal_printf
 8848              	.LVL977:
 8849              	.LBE92:
1288:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         gEEEStatus = 1;
 8850              		.loc 1 1288 9 is_stmt 1 discriminator 3 view .LVU2189
1288:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         gEEEStatus = 1;
 8851              		.loc 1 1288 9 discriminator 3 view .LVU2190
1288:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         gEEEStatus = 1;
 8852              		.loc 1 1288 9 discriminator 3 view .LVU2191
 8853 0126 15E0     		b	.L631
 8854              	.LVL978:
 8855              	.L653:
 8856              		.loc 1 1292 14 is_stmt 0 view .LVU2192
 8857 0128 4FF0FF08 		mov	r8, #255
 8858              	.L642:
 8859              	.LVL979:
1293:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     phy_addr = CAL_YTP_TO_PHYADDR(unit, port);
 8860              		.loc 1 1293 5 is_stmt 1 discriminator 6 view .LVU2193
 8861              		.loc 1 1293 16 is_stmt 0 discriminator 6 view .LVU2194
 8862 012c 5A4B     		ldr	r3, .L664+8
 8863 012e 53F82430 		ldr	r3, [r3, r4, lsl #2]
 8864 0132 0635     		adds	r5, r5, #6
 8865              	.LVL980:
 8866              		.loc 1 1293 16 discriminator 6 view .LVU2195
 8867 0134 53F82530 		ldr	r3, [r3, r5, lsl #2]
 8868 0138 93F80390 		ldrb	r9, [r3, #3]	@ zero_extendqisi2
 8869              	.LVL981:
1294:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
1295:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     CMM_ERR_CHK(HAL_MEM_DIRECT_READ(unit, 0xb0000, &eeeEnable), ret);
 8870              		.loc 1 1295 5 is_stmt 1 discriminator 6 view .LVU2196
 8871              		.loc 1 1295 5 discriminator 6 view .LVU2197
 8872 013c 03AA     		add	r2, sp, #12
 8873 013e 4FF43021 		mov	r1, #720896
 8874 0142 2046     		mov	r0, r4
 8875 0144 FFF7FEFF 		bl	hal_mem32_read
 8876              	.LVL982:
 8877              		.loc 1 1295 5 is_stmt 0 discriminator 6 view .LVU2198
 8878 0148 0646     		mov	r6, r0
 8879 014a D0B1     		cbz	r0, .L643
 8880              		.loc 1 1295 5 is_stmt 1 discriminator 1 view .LVU2199
 8881              		.loc 1 1295 5 discriminator 1 view .LVU2200
 8882 014c 544B     		ldr	r3, .L664+16
 8883 014e 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 8884 0150 012B     		cmp	r3, #1
 8885 0152 06D8     		bhi	.L660
 8886              	.LVL983:
 8887              	.L631:
1296:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     CMM_ERR_CHK(HAL_MEM_DIRECT_READ(unit, 0xa0000+0x40*mac_id, &eeeData), ret);
1297:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     if(enable == YT_ENABLE)
1298:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     {
1299:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         eeeEnable |= (1<<mac_id);
1300:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         eeeData |= (1<<1);
1301:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     }
1302:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     else
1303:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     {
1304:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         eeeEnable &= ~(1<<mac_id);
1305:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         eeeData &= ~(1<<1);
1306:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     }
1307:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     CMM_ERR_CHK(HAL_MEM_DIRECT_WRITE(unit, 0xb0000, eeeEnable), ret);
1308:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     CMM_ERR_CHK(HAL_MEM_DIRECT_WRITE(unit, 0xa0000+0x40*mac_id, eeeData), ret);
1309:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
1310:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     if(phy_addr != INVALID_ID)
1311:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     {
1312:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         if(HALPHYDRV(unit, mac_id) != NULL)
1313:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         {
1314:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             HALPHYDRV_FUNC(unit, mac_id)->phy_eee_enable_set(unit, phy_addr, enable);
1315:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             return CMM_ERR_OK;
1316:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         }
1317:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     }
1318:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
1319:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     return CMM_ERR_FAIL;
1320:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** }
 8888              		.loc 1 1320 1 is_stmt 0 view .LVU2201
 8889 0154 3046     		mov	r0, r6
 8890 0156 05B0     		add	sp, sp, #20
 8891              		.cfi_remember_state
 8892              		.cfi_def_cfa_offset 28
 8893              		@ sp needed
 8894 0158 BDE8F083 		pop	{r4, r5, r6, r7, r8, r9, pc}
 8895              	.LVL984:
 8896              	.L654:
 8897              		.cfi_restore_state
1292:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     phy_addr = CAL_YTP_TO_PHYADDR(unit, port);
 8898              		.loc 1 1292 14 view .LVU2202
 8899 015c 4FF0FF08 		mov	r8, #255
 8900 0160 E4E7     		b	.L642
 8901              	.LVL985:
 8902              	.L660:
1295:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     CMM_ERR_CHK(HAL_MEM_DIRECT_READ(unit, 0xa0000+0x40*mac_id, &eeeData), ret);
 8903              		.loc 1 1295 5 is_stmt 1 discriminator 3 view .LVU2203
 8904              	.LBB93:
1295:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     CMM_ERR_CHK(HAL_MEM_DIRECT_READ(unit, 0xa0000+0x40*mac_id, &eeeData), ret);
 8905              		.loc 1 1295 5 discriminator 3 view .LVU2204
 8906 0162 0146     		mov	r1, r0
 8907 0164 1428     		cmp	r0, #20
 8908 0166 28BF     		it	cs
 8909 0168 1421     		movcs	r1, #20
 8910 016a 4E4B     		ldr	r3, .L664+20
 8911 016c 0093     		str	r3, [sp]
 8912 016e 564B     		ldr	r3, .L664+56
 8913 0170 4E4A     		ldr	r2, .L664+28
 8914 0172 52F82120 		ldr	r2, [r2, r1, lsl #2]
 8915 0176 4E49     		ldr	r1, .L664+32
 8916 0178 8968     		ldr	r1, [r1, #8]
 8917 017a 4E48     		ldr	r0, .L664+36
 8918              	.LVL986:
1295:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     CMM_ERR_CHK(HAL_MEM_DIRECT_READ(unit, 0xa0000+0x40*mac_id, &eeeData), ret);
 8919              		.loc 1 1295 5 is_stmt 0 discriminator 3 view .LVU2205
 8920 017c FFF7FEFF 		bl	osal_printf
 8921              	.LVL987:
 8922              	.LBE93:
1295:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     CMM_ERR_CHK(HAL_MEM_DIRECT_READ(unit, 0xa0000+0x40*mac_id, &eeeData), ret);
 8923              		.loc 1 1295 5 is_stmt 1 discriminator 3 view .LVU2206
1295:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     CMM_ERR_CHK(HAL_MEM_DIRECT_READ(unit, 0xa0000+0x40*mac_id, &eeeData), ret);
 8924              		.loc 1 1295 5 discriminator 3 view .LVU2207
1295:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     CMM_ERR_CHK(HAL_MEM_DIRECT_READ(unit, 0xa0000+0x40*mac_id, &eeeData), ret);
 8925              		.loc 1 1295 5 discriminator 3 view .LVU2208
 8926 0180 E8E7     		b	.L631
 8927              	.LVL988:
 8928              	.L643:
1295:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     CMM_ERR_CHK(HAL_MEM_DIRECT_READ(unit, 0xa0000+0x40*mac_id, &eeeData), ret);
 8929              		.loc 1 1295 5 discriminator 2 view .LVU2209
1296:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     CMM_ERR_CHK(HAL_MEM_DIRECT_READ(unit, 0xa0000+0x40*mac_id, &eeeData), ret);
 8930              		.loc 1 1296 5 discriminator 2 view .LVU2210
1296:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     CMM_ERR_CHK(HAL_MEM_DIRECT_READ(unit, 0xa0000+0x40*mac_id, &eeeData), ret);
 8931              		.loc 1 1296 5 discriminator 2 view .LVU2211
 8932 0182 08F52055 		add	r5, r8, #10240
 8933              	.LVL989:
1296:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     CMM_ERR_CHK(HAL_MEM_DIRECT_READ(unit, 0xa0000+0x40*mac_id, &eeeData), ret);
 8934              		.loc 1 1296 5 is_stmt 0 discriminator 2 view .LVU2212
 8935 0186 AD01     		lsls	r5, r5, #6
 8936 0188 02AA     		add	r2, sp, #8
 8937 018a 2946     		mov	r1, r5
 8938 018c 2046     		mov	r0, r4
 8939              	.LVL990:
1296:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     CMM_ERR_CHK(HAL_MEM_DIRECT_READ(unit, 0xa0000+0x40*mac_id, &eeeData), ret);
 8940              		.loc 1 1296 5 discriminator 2 view .LVU2213
 8941 018e FFF7FEFF 		bl	hal_mem32_read
 8942              	.LVL991:
1296:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     CMM_ERR_CHK(HAL_MEM_DIRECT_READ(unit, 0xa0000+0x40*mac_id, &eeeData), ret);
 8943              		.loc 1 1296 5 discriminator 2 view .LVU2214
 8944 0192 0646     		mov	r6, r0
 8945 0194 48BB     		cbnz	r0, .L661
1296:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     CMM_ERR_CHK(HAL_MEM_DIRECT_READ(unit, 0xa0000+0x40*mac_id, &eeeData), ret);
 8946              		.loc 1 1296 5 is_stmt 1 discriminator 2 view .LVU2215
1297:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     {
 8947              		.loc 1 1297 5 discriminator 2 view .LVU2216
1297:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     {
 8948              		.loc 1 1297 7 is_stmt 0 discriminator 2 view .LVU2217
 8949 0196 012F     		cmp	r7, #1
 8950 0198 3BD0     		beq	.L662
1304:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         eeeData &= ~(1<<1);
 8951              		.loc 1 1304 9 is_stmt 1 view .LVU2218
1304:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         eeeData &= ~(1<<1);
 8952              		.loc 1 1304 25 is_stmt 0 view .LVU2219
 8953 019a 0122     		movs	r2, #1
 8954 019c 02FA08F2 		lsl	r2, r2, r8
1304:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         eeeData &= ~(1<<1);
 8955              		.loc 1 1304 19 view .LVU2220
 8956 01a0 039B     		ldr	r3, [sp, #12]
 8957 01a2 23EA0203 		bic	r3, r3, r2
 8958 01a6 0393     		str	r3, [sp, #12]
1305:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     }
 8959              		.loc 1 1305 9 is_stmt 1 view .LVU2221
1305:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     }
 8960              		.loc 1 1305 17 is_stmt 0 view .LVU2222
 8961 01a8 029B     		ldr	r3, [sp, #8]
 8962 01aa 23F00203 		bic	r3, r3, #2
 8963 01ae 0293     		str	r3, [sp, #8]
 8964              	.L648:
1307:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     CMM_ERR_CHK(HAL_MEM_DIRECT_WRITE(unit, 0xa0000+0x40*mac_id, eeeData), ret);
 8965              		.loc 1 1307 5 is_stmt 1 view .LVU2223
1307:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     CMM_ERR_CHK(HAL_MEM_DIRECT_WRITE(unit, 0xa0000+0x40*mac_id, eeeData), ret);
 8966              		.loc 1 1307 5 view .LVU2224
 8967 01b0 039A     		ldr	r2, [sp, #12]
 8968 01b2 4FF43021 		mov	r1, #720896
 8969 01b6 2046     		mov	r0, r4
 8970              	.LVL992:
1307:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     CMM_ERR_CHK(HAL_MEM_DIRECT_WRITE(unit, 0xa0000+0x40*mac_id, eeeData), ret);
 8971              		.loc 1 1307 5 is_stmt 0 view .LVU2225
 8972 01b8 FFF7FEFF 		bl	hal_mem32_write
 8973              	.LVL993:
1307:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     CMM_ERR_CHK(HAL_MEM_DIRECT_WRITE(unit, 0xa0000+0x40*mac_id, eeeData), ret);
 8974              		.loc 1 1307 5 view .LVU2226
 8975 01bc 0646     		mov	r6, r0
 8976 01be 0028     		cmp	r0, #0
 8977 01c0 32D0     		beq	.L649
1307:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     CMM_ERR_CHK(HAL_MEM_DIRECT_WRITE(unit, 0xa0000+0x40*mac_id, eeeData), ret);
 8978              		.loc 1 1307 5 is_stmt 1 discriminator 1 view .LVU2227
1307:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     CMM_ERR_CHK(HAL_MEM_DIRECT_WRITE(unit, 0xa0000+0x40*mac_id, eeeData), ret);
 8979              		.loc 1 1307 5 discriminator 1 view .LVU2228
 8980 01c2 374B     		ldr	r3, .L664+16
 8981 01c4 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 8982 01c6 012B     		cmp	r3, #1
 8983 01c8 C4D9     		bls	.L631
1307:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     CMM_ERR_CHK(HAL_MEM_DIRECT_WRITE(unit, 0xa0000+0x40*mac_id, eeeData), ret);
 8984              		.loc 1 1307 5 discriminator 3 view .LVU2229
 8985              	.LBB94:
1307:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     CMM_ERR_CHK(HAL_MEM_DIRECT_WRITE(unit, 0xa0000+0x40*mac_id, eeeData), ret);
 8986              		.loc 1 1307 5 discriminator 3 view .LVU2230
 8987 01ca 0146     		mov	r1, r0
 8988 01cc 1428     		cmp	r0, #20
 8989 01ce 28BF     		it	cs
 8990 01d0 1421     		movcs	r1, #20
 8991 01d2 344B     		ldr	r3, .L664+20
 8992 01d4 0093     		str	r3, [sp]
 8993 01d6 3D4B     		ldr	r3, .L664+60
 8994 01d8 344A     		ldr	r2, .L664+28
 8995 01da 52F82120 		ldr	r2, [r2, r1, lsl #2]
 8996 01de 3449     		ldr	r1, .L664+32
 8997 01e0 8968     		ldr	r1, [r1, #8]
 8998 01e2 3448     		ldr	r0, .L664+36
 8999              	.LVL994:
1307:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     CMM_ERR_CHK(HAL_MEM_DIRECT_WRITE(unit, 0xa0000+0x40*mac_id, eeeData), ret);
 9000              		.loc 1 1307 5 is_stmt 0 discriminator 3 view .LVU2231
 9001 01e4 FFF7FEFF 		bl	osal_printf
 9002              	.LVL995:
 9003              	.LBE94:
1307:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     CMM_ERR_CHK(HAL_MEM_DIRECT_WRITE(unit, 0xa0000+0x40*mac_id, eeeData), ret);
 9004              		.loc 1 1307 5 is_stmt 1 discriminator 3 view .LVU2232
1307:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     CMM_ERR_CHK(HAL_MEM_DIRECT_WRITE(unit, 0xa0000+0x40*mac_id, eeeData), ret);
 9005              		.loc 1 1307 5 discriminator 3 view .LVU2233
1307:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     CMM_ERR_CHK(HAL_MEM_DIRECT_WRITE(unit, 0xa0000+0x40*mac_id, eeeData), ret);
 9006              		.loc 1 1307 5 discriminator 3 view .LVU2234
 9007 01e8 B4E7     		b	.L631
 9008              	.LVL996:
 9009              	.L661:
1296:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     if(enable == YT_ENABLE)
 9010              		.loc 1 1296 5 discriminator 1 view .LVU2235
1296:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     if(enable == YT_ENABLE)
 9011              		.loc 1 1296 5 discriminator 1 view .LVU2236
 9012 01ea 2D4B     		ldr	r3, .L664+16
 9013 01ec 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 9014 01ee 012B     		cmp	r3, #1
 9015 01f0 B0D9     		bls	.L631
1296:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     if(enable == YT_ENABLE)
 9016              		.loc 1 1296 5 discriminator 3 view .LVU2237
 9017              	.LBB95:
1296:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     if(enable == YT_ENABLE)
 9018              		.loc 1 1296 5 discriminator 3 view .LVU2238
 9019 01f2 0146     		mov	r1, r0
 9020 01f4 1428     		cmp	r0, #20
 9021 01f6 28BF     		it	cs
 9022 01f8 1421     		movcs	r1, #20
 9023 01fa 2A4B     		ldr	r3, .L664+20
 9024 01fc 0093     		str	r3, [sp]
 9025 01fe 344B     		ldr	r3, .L664+64
 9026 0200 2A4A     		ldr	r2, .L664+28
 9027 0202 52F82120 		ldr	r2, [r2, r1, lsl #2]
 9028 0206 2A49     		ldr	r1, .L664+32
 9029 0208 8968     		ldr	r1, [r1, #8]
 9030 020a 2A48     		ldr	r0, .L664+36
 9031              	.LVL997:
1296:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     if(enable == YT_ENABLE)
 9032              		.loc 1 1296 5 is_stmt 0 discriminator 3 view .LVU2239
 9033 020c FFF7FEFF 		bl	osal_printf
 9034              	.LVL998:
 9035              	.LBE95:
1296:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     if(enable == YT_ENABLE)
 9036              		.loc 1 1296 5 is_stmt 1 discriminator 3 view .LVU2240
1296:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     if(enable == YT_ENABLE)
 9037              		.loc 1 1296 5 discriminator 3 view .LVU2241
1296:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     if(enable == YT_ENABLE)
 9038              		.loc 1 1296 5 discriminator 3 view .LVU2242
 9039 0210 A0E7     		b	.L631
 9040              	.LVL999:
 9041              	.L662:
1299:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         eeeData |= (1<<1);
 9042              		.loc 1 1299 9 view .LVU2243
1299:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         eeeData |= (1<<1);
 9043              		.loc 1 1299 24 is_stmt 0 view .LVU2244
 9044 0212 0122     		movs	r2, #1
 9045 0214 02FA08F2 		lsl	r2, r2, r8
1299:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         eeeData |= (1<<1);
 9046              		.loc 1 1299 19 view .LVU2245
 9047 0218 039B     		ldr	r3, [sp, #12]
 9048 021a 1343     		orrs	r3, r3, r2
 9049 021c 0393     		str	r3, [sp, #12]
1300:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     }
 9050              		.loc 1 1300 9 is_stmt 1 view .LVU2246
1300:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     }
 9051              		.loc 1 1300 17 is_stmt 0 view .LVU2247
 9052 021e 029B     		ldr	r3, [sp, #8]
 9053 0220 43F00203 		orr	r3, r3, #2
 9054 0224 0293     		str	r3, [sp, #8]
 9055 0226 C3E7     		b	.L648
 9056              	.L649:
1307:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     CMM_ERR_CHK(HAL_MEM_DIRECT_WRITE(unit, 0xa0000+0x40*mac_id, eeeData), ret);
 9057              		.loc 1 1307 5 is_stmt 1 discriminator 2 view .LVU2248
1308:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 9058              		.loc 1 1308 5 discriminator 2 view .LVU2249
1308:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 9059              		.loc 1 1308 5 discriminator 2 view .LVU2250
 9060 0228 029A     		ldr	r2, [sp, #8]
 9061 022a 2946     		mov	r1, r5
 9062 022c 2046     		mov	r0, r4
 9063              	.LVL1000:
1308:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 9064              		.loc 1 1308 5 is_stmt 0 discriminator 2 view .LVU2251
 9065 022e FFF7FEFF 		bl	hal_mem32_write
 9066              	.LVL1001:
1308:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 9067              		.loc 1 1308 5 discriminator 2 view .LVU2252
 9068 0232 0646     		mov	r6, r0
 9069 0234 98B9     		cbnz	r0, .L663
1308:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 9070              		.loc 1 1308 5 is_stmt 1 discriminator 2 view .LVU2253
1310:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     {
 9071              		.loc 1 1310 5 discriminator 2 view .LVU2254
1310:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     {
 9072              		.loc 1 1310 7 is_stmt 0 discriminator 2 view .LVU2255
 9073 0236 B9F1FF0F 		cmp	r9, #255
 9074 023a 25D0     		beq	.L655
1312:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         {
 9075              		.loc 1 1312 9 is_stmt 1 view .LVU2256
1312:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         {
 9076              		.loc 1 1312 12 is_stmt 0 view .LVU2257
 9077 023c C4EBC403 		rsb	r3, r4, r4, lsl #3
 9078 0240 04EB8303 		add	r3, r4, r3, lsl #2
 9079 0244 4344     		add	r3, r3, r8
 9080 0246 234A     		ldr	r2, .L664+68
 9081 0248 02EB8303 		add	r3, r2, r3, lsl #2
 9082 024c 5B68     		ldr	r3, [r3, #4]
1312:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         {
 9083              		.loc 1 1312 11 view .LVU2258
 9084 024e EBB1     		cbz	r3, .L656
1314:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             return CMM_ERR_OK;
 9085              		.loc 1 1314 13 is_stmt 1 view .LVU2259
 9086 0250 9B68     		ldr	r3, [r3, #8]
1314:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             return CMM_ERR_OK;
 9087              		.loc 1 1314 41 is_stmt 0 view .LVU2260
 9088 0252 9B6B     		ldr	r3, [r3, #56]
1314:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             return CMM_ERR_OK;
 9089              		.loc 1 1314 13 view .LVU2261
 9090 0254 3A46     		mov	r2, r7
 9091 0256 4946     		mov	r1, r9
 9092 0258 2046     		mov	r0, r4
 9093              	.LVL1002:
1314:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             return CMM_ERR_OK;
 9094              		.loc 1 1314 13 view .LVU2262
 9095 025a 9847     		blx	r3
 9096              	.LVL1003:
1315:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         }
 9097              		.loc 1 1315 13 is_stmt 1 view .LVU2263
1315:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         }
 9098              		.loc 1 1315 20 is_stmt 0 view .LVU2264
 9099 025c 7AE7     		b	.L631
 9100              	.LVL1004:
 9101              	.L663:
1308:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 9102              		.loc 1 1308 5 is_stmt 1 discriminator 1 view .LVU2265
1308:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 9103              		.loc 1 1308 5 discriminator 1 view .LVU2266
 9104 025e 104B     		ldr	r3, .L664+16
 9105 0260 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 9106 0262 012B     		cmp	r3, #1
 9107 0264 7FF676AF 		bls	.L631
1308:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 9108              		.loc 1 1308 5 discriminator 3 view .LVU2267
 9109              	.LBB96:
1308:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 9110              		.loc 1 1308 5 discriminator 3 view .LVU2268
 9111 0268 0146     		mov	r1, r0
 9112 026a 1428     		cmp	r0, #20
 9113 026c 28BF     		it	cs
 9114 026e 1421     		movcs	r1, #20
 9115 0270 0C4B     		ldr	r3, .L664+20
 9116 0272 0093     		str	r3, [sp]
 9117 0274 184B     		ldr	r3, .L664+72
 9118 0276 0D4A     		ldr	r2, .L664+28
 9119 0278 52F82120 		ldr	r2, [r2, r1, lsl #2]
 9120 027c 0C49     		ldr	r1, .L664+32
 9121 027e 8968     		ldr	r1, [r1, #8]
 9122 0280 0C48     		ldr	r0, .L664+36
 9123              	.LVL1005:
1308:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 9124              		.loc 1 1308 5 is_stmt 0 discriminator 3 view .LVU2269
 9125 0282 FFF7FEFF 		bl	osal_printf
 9126              	.LVL1006:
 9127              	.LBE96:
1308:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 9128              		.loc 1 1308 5 is_stmt 1 discriminator 3 view .LVU2270
1308:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 9129              		.loc 1 1308 5 discriminator 3 view .LVU2271
1308:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 9130              		.loc 1 1308 5 discriminator 3 view .LVU2272
 9131 0286 65E7     		b	.L631
 9132              	.LVL1007:
 9133              	.L655:
1319:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** }
 9134              		.loc 1 1319 12 is_stmt 0 view .LVU2273
 9135 0288 0126     		movs	r6, #1
 9136 028a 63E7     		b	.L631
 9137              	.L656:
1319:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** }
 9138              		.loc 1 1319 12 view .LVU2274
 9139 028c 0126     		movs	r6, #1
 9140 028e 61E7     		b	.L631
 9141              	.L665:
 9142              		.align	2
 9143              	.L664:
 9144 0290 00000000 		.word	gEEEStatus.16
 9145 0294 00000000 		.word	gcal_inited
 9146 0298 00000000 		.word	gpSwitchUnit
 9147 029c 20030800 		.word	525088
 9148 02a0 00000000 		.word	yt_debug_level
 9149 02a4 00000000 		.word	__FUNCTION__.15
 9150 02a8 00000000 		.word	.LC38
 9151 02ac 00000000 		.word	_yt_errmsg
 9152 02b0 00000000 		.word	_yt_prompt_msg
 9153 02b4 34000000 		.word	.LC1
 9154 02b8 24030800 		.word	525092
 9155 02bc 2C000000 		.word	.LC39
 9156 02c0 54000000 		.word	.LC40
 9157 02c4 80000000 		.word	.LC41
 9158 02c8 A8000000 		.word	.LC42
 9159 02cc 08010000 		.word	.LC44
 9160 02d0 D4000000 		.word	.LC43
 9161 02d4 00000000 		.word	gHalCtrl
 9162 02d8 34010000 		.word	.LC45
 9163              		.cfi_endproc
 9164              	.LFE39:
 9166              		.section	.text.fal_tiger_port_eee_enable_get,"ax",%progbits
 9167              		.align	1
 9168              		.global	fal_tiger_port_eee_enable_get
 9169              		.syntax unified
 9170              		.thumb
 9171              		.thumb_func
 9173              	fal_tiger_port_eee_enable_get:
 9174              	.LVL1008:
 9175              	.LFB40:
1321:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
1322:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** yt_ret_t fal_tiger_port_eee_enable_get(yt_unit_t unit, yt_port_t port, yt_enable_t *pEnable)
1323:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** {
 9176              		.loc 1 1323 1 is_stmt 1 view -0
 9177              		.cfi_startproc
 9178              		@ args = 0, pretend = 0, frame = 0
 9179              		@ frame_needed = 0, uses_anonymous_args = 0
 9180              		.loc 1 1323 1 is_stmt 0 view .LVU2276
 9181 0000 10B5     		push	{r4, lr}
 9182              		.cfi_def_cfa_offset 8
 9183              		.cfi_offset 4, -8
 9184              		.cfi_offset 14, -4
1324:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     yt_port_t phy_addr;
 9185              		.loc 1 1324 5 is_stmt 1 view .LVU2277
1325:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     yt_macid_t mac_id;
 9186              		.loc 1 1325 5 view .LVU2278
1326:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
1327:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     mac_id = CAL_YTP_TO_MAC(unit, port);
 9187              		.loc 1 1327 5 view .LVU2279
 9188              		.loc 1 1327 14 is_stmt 0 view .LVU2280
 9189 0002 164B     		ldr	r3, .L674
 9190 0004 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 9191 0006 53B1     		cbz	r3, .L669
 9192              		.loc 1 1327 14 discriminator 1 view .LVU2281
 9193 0008 154B     		ldr	r3, .L674+4
 9194 000a 53F82030 		ldr	r3, [r3, r0, lsl #2]
 9195 000e 1C7D     		ldrb	r4, [r3, #20]	@ zero_extendqisi2
 9196 0010 8C42     		cmp	r4, r1
 9197 0012 1DD9     		bls	.L670
 9198              		.loc 1 1327 14 discriminator 3 view .LVU2282
 9199 0014 8C1D     		adds	r4, r1, #6
 9200 0016 53F82430 		ldr	r3, [r3, r4, lsl #2]
 9201 001a 1C78     		ldrb	r4, [r3]	@ zero_extendqisi2
 9202 001c 00E0     		b	.L667
 9203              	.L669:
 9204              		.loc 1 1327 14 view .LVU2283
 9205 001e FF24     		movs	r4, #255
 9206              	.L667:
 9207              	.LVL1009:
1328:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     phy_addr = CAL_YTP_TO_PHYADDR(unit, port);
 9208              		.loc 1 1328 5 is_stmt 1 discriminator 6 view .LVU2284
 9209              		.loc 1 1328 16 is_stmt 0 discriminator 6 view .LVU2285
 9210 0020 0F4B     		ldr	r3, .L674+4
 9211 0022 53F82030 		ldr	r3, [r3, r0, lsl #2]
 9212 0026 0631     		adds	r1, r1, #6
 9213              	.LVL1010:
 9214              		.loc 1 1328 16 discriminator 6 view .LVU2286
 9215 0028 53F82130 		ldr	r3, [r3, r1, lsl #2]
 9216 002c D978     		ldrb	r1, [r3, #3]	@ zero_extendqisi2
 9217              	.LVL1011:
1329:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
1330:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     if(phy_addr != INVALID_ID)
 9218              		.loc 1 1330 5 is_stmt 1 discriminator 6 view .LVU2287
 9219              		.loc 1 1330 7 is_stmt 0 discriminator 6 view .LVU2288
 9220 002e FF29     		cmp	r1, #255
 9221 0030 10D0     		beq	.L671
1331:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     {
1332:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         if(HALPHYDRV(unit, mac_id) != NULL)
 9222              		.loc 1 1332 9 is_stmt 1 view .LVU2289
 9223              		.loc 1 1332 12 is_stmt 0 view .LVU2290
 9224 0032 C0EBC003 		rsb	r3, r0, r0, lsl #3
 9225 0036 00EB8303 		add	r3, r0, r3, lsl #2
 9226 003a 2344     		add	r3, r3, r4
 9227 003c 094C     		ldr	r4, .L674+8
 9228              	.LVL1012:
 9229              		.loc 1 1332 12 view .LVU2291
 9230 003e 04EB8303 		add	r3, r4, r3, lsl #2
 9231 0042 5B68     		ldr	r3, [r3, #4]
 9232              		.loc 1 1332 11 view .LVU2292
 9233 0044 43B1     		cbz	r3, .L672
1333:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         {
1334:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             HALPHYDRV_FUNC(unit, mac_id)->phy_eee_enable_get(unit, phy_addr, pEnable);
 9234              		.loc 1 1334 13 is_stmt 1 view .LVU2293
 9235 0046 9B68     		ldr	r3, [r3, #8]
 9236              		.loc 1 1334 41 is_stmt 0 view .LVU2294
 9237 0048 DB6B     		ldr	r3, [r3, #60]
 9238              		.loc 1 1334 13 view .LVU2295
 9239 004a 9847     		blx	r3
 9240              	.LVL1013:
1335:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             return CMM_ERR_OK;
 9241              		.loc 1 1335 13 is_stmt 1 view .LVU2296
 9242              		.loc 1 1335 20 is_stmt 0 view .LVU2297
 9243 004c 0020     		movs	r0, #0
 9244              	.L666:
1336:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         }
1337:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     }
1338:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
1339:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     return CMM_ERR_FAIL;
1340:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** }
 9245              		.loc 1 1340 1 view .LVU2298
 9246 004e 10BD     		pop	{r4, pc}
 9247              	.LVL1014:
 9248              	.L670:
1327:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     phy_addr = CAL_YTP_TO_PHYADDR(unit, port);
 9249              		.loc 1 1327 14 view .LVU2299
 9250 0050 FF24     		movs	r4, #255
 9251 0052 E5E7     		b	.L667
 9252              	.LVL1015:
 9253              	.L671:
1339:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** }
 9254              		.loc 1 1339 12 view .LVU2300
 9255 0054 0120     		movs	r0, #1
 9256              	.LVL1016:
1339:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** }
 9257              		.loc 1 1339 12 view .LVU2301
 9258 0056 FAE7     		b	.L666
 9259              	.LVL1017:
 9260              	.L672:
1339:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** }
 9261              		.loc 1 1339 12 view .LVU2302
 9262 0058 0120     		movs	r0, #1
 9263              	.LVL1018:
1339:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** }
 9264              		.loc 1 1339 12 view .LVU2303
 9265 005a F8E7     		b	.L666
 9266              	.L675:
 9267              		.align	2
 9268              	.L674:
 9269 005c 00000000 		.word	gcal_inited
 9270 0060 00000000 		.word	gpSwitchUnit
 9271 0064 00000000 		.word	gHalCtrl
 9272              		.cfi_endproc
 9273              	.LFE40:
 9275              		.section	.text.fal_tiger_port_phyCombo_mode_set,"ax",%progbits
 9276              		.align	1
 9277              		.global	fal_tiger_port_phyCombo_mode_set
 9278              		.syntax unified
 9279              		.thumb
 9280              		.thumb_func
 9282              	fal_tiger_port_phyCombo_mode_set:
 9283              	.LVL1019:
 9284              	.LFB41:
1341:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
1342:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** yt_ret_t fal_tiger_port_phyCombo_mode_set(yt_unit_t unit, yt_port_t port, yt_combo_mode_t mode)
1343:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** {
 9285              		.loc 1 1343 1 is_stmt 1 view -0
 9286              		.cfi_startproc
 9287              		@ args = 0, pretend = 0, frame = 0
 9288              		@ frame_needed = 0, uses_anonymous_args = 0
 9289              		.loc 1 1343 1 is_stmt 0 view .LVU2305
 9290 0000 10B5     		push	{r4, lr}
 9291              		.cfi_def_cfa_offset 8
 9292              		.cfi_offset 4, -8
 9293              		.cfi_offset 14, -4
1344:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     yt_port_t phy_addr;
 9294              		.loc 1 1344 5 is_stmt 1 view .LVU2306
1345:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     yt_macid_t mac_id;
 9295              		.loc 1 1345 5 view .LVU2307
1346:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
1347:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     mac_id = CAL_YTP_TO_MAC(unit, port);
 9296              		.loc 1 1347 5 view .LVU2308
 9297              		.loc 1 1347 14 is_stmt 0 view .LVU2309
 9298 0002 164B     		ldr	r3, .L684
 9299 0004 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 9300 0006 53B1     		cbz	r3, .L679
 9301              		.loc 1 1347 14 discriminator 1 view .LVU2310
 9302 0008 154B     		ldr	r3, .L684+4
 9303 000a 53F82030 		ldr	r3, [r3, r0, lsl #2]
 9304 000e 1C7D     		ldrb	r4, [r3, #20]	@ zero_extendqisi2
 9305 0010 8C42     		cmp	r4, r1
 9306 0012 1DD9     		bls	.L680
 9307              		.loc 1 1347 14 discriminator 3 view .LVU2311
 9308 0014 8C1D     		adds	r4, r1, #6
 9309 0016 53F82430 		ldr	r3, [r3, r4, lsl #2]
 9310 001a 1C78     		ldrb	r4, [r3]	@ zero_extendqisi2
 9311 001c 00E0     		b	.L677
 9312              	.L679:
 9313              		.loc 1 1347 14 view .LVU2312
 9314 001e FF24     		movs	r4, #255
 9315              	.L677:
 9316              	.LVL1020:
1348:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     phy_addr = CAL_YTP_TO_PHYADDR(unit, port);
 9317              		.loc 1 1348 5 is_stmt 1 discriminator 6 view .LVU2313
 9318              		.loc 1 1348 16 is_stmt 0 discriminator 6 view .LVU2314
 9319 0020 0F4B     		ldr	r3, .L684+4
 9320 0022 53F82030 		ldr	r3, [r3, r0, lsl #2]
 9321 0026 0631     		adds	r1, r1, #6
 9322              	.LVL1021:
 9323              		.loc 1 1348 16 discriminator 6 view .LVU2315
 9324 0028 53F82130 		ldr	r3, [r3, r1, lsl #2]
 9325 002c D978     		ldrb	r1, [r3, #3]	@ zero_extendqisi2
 9326              	.LVL1022:
1349:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
1350:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     if(phy_addr != INVALID_ID)
 9327              		.loc 1 1350 5 is_stmt 1 discriminator 6 view .LVU2316
 9328              		.loc 1 1350 7 is_stmt 0 discriminator 6 view .LVU2317
 9329 002e FF29     		cmp	r1, #255
 9330 0030 10D0     		beq	.L681
1351:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     {
1352:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         if(HALPHYDRV(unit, mac_id) != NULL)
 9331              		.loc 1 1352 9 is_stmt 1 view .LVU2318
 9332              		.loc 1 1352 12 is_stmt 0 view .LVU2319
 9333 0032 C0EBC003 		rsb	r3, r0, r0, lsl #3
 9334 0036 00EB8303 		add	r3, r0, r3, lsl #2
 9335 003a 2344     		add	r3, r3, r4
 9336 003c 094C     		ldr	r4, .L684+8
 9337              	.LVL1023:
 9338              		.loc 1 1352 12 view .LVU2320
 9339 003e 04EB8303 		add	r3, r4, r3, lsl #2
 9340 0042 5B68     		ldr	r3, [r3, #4]
 9341              		.loc 1 1352 11 view .LVU2321
 9342 0044 43B1     		cbz	r3, .L682
1353:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         {
1354:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             HALPHYDRV_FUNC(unit, mac_id)->phy_combo_mode_set(unit, phy_addr, mode);
 9343              		.loc 1 1354 13 is_stmt 1 view .LVU2322
 9344 0046 9B68     		ldr	r3, [r3, #8]
 9345              		.loc 1 1354 41 is_stmt 0 view .LVU2323
 9346 0048 1B6C     		ldr	r3, [r3, #64]
 9347              		.loc 1 1354 13 view .LVU2324
 9348 004a 9847     		blx	r3
 9349              	.LVL1024:
1355:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             return CMM_ERR_OK;
 9350              		.loc 1 1355 13 is_stmt 1 view .LVU2325
 9351              		.loc 1 1355 20 is_stmt 0 view .LVU2326
 9352 004c 0020     		movs	r0, #0
 9353              	.L676:
1356:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         }
1357:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     }
1358:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
1359:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     return CMM_ERR_FAIL;
1360:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** }
 9354              		.loc 1 1360 1 view .LVU2327
 9355 004e 10BD     		pop	{r4, pc}
 9356              	.LVL1025:
 9357              	.L680:
1347:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     phy_addr = CAL_YTP_TO_PHYADDR(unit, port);
 9358              		.loc 1 1347 14 view .LVU2328
 9359 0050 FF24     		movs	r4, #255
 9360 0052 E5E7     		b	.L677
 9361              	.LVL1026:
 9362              	.L681:
1359:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** }
 9363              		.loc 1 1359 12 view .LVU2329
 9364 0054 0120     		movs	r0, #1
 9365              	.LVL1027:
1359:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** }
 9366              		.loc 1 1359 12 view .LVU2330
 9367 0056 FAE7     		b	.L676
 9368              	.LVL1028:
 9369              	.L682:
1359:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** }
 9370              		.loc 1 1359 12 view .LVU2331
 9371 0058 0120     		movs	r0, #1
 9372              	.LVL1029:
1359:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** }
 9373              		.loc 1 1359 12 view .LVU2332
 9374 005a F8E7     		b	.L676
 9375              	.L685:
 9376              		.align	2
 9377              	.L684:
 9378 005c 00000000 		.word	gcal_inited
 9379 0060 00000000 		.word	gpSwitchUnit
 9380 0064 00000000 		.word	gHalCtrl
 9381              		.cfi_endproc
 9382              	.LFE41:
 9384              		.section	.text.fal_tiger_port_phyCombo_mode_get,"ax",%progbits
 9385              		.align	1
 9386              		.global	fal_tiger_port_phyCombo_mode_get
 9387              		.syntax unified
 9388              		.thumb
 9389              		.thumb_func
 9391              	fal_tiger_port_phyCombo_mode_get:
 9392              	.LVL1030:
 9393              	.LFB42:
1361:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
1362:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** yt_ret_t fal_tiger_port_phyCombo_mode_get(yt_unit_t unit, yt_port_t port, yt_combo_mode_t *pMode)
1363:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** {
 9394              		.loc 1 1363 1 is_stmt 1 view -0
 9395              		.cfi_startproc
 9396              		@ args = 0, pretend = 0, frame = 0
 9397              		@ frame_needed = 0, uses_anonymous_args = 0
 9398              		.loc 1 1363 1 is_stmt 0 view .LVU2334
 9399 0000 10B5     		push	{r4, lr}
 9400              		.cfi_def_cfa_offset 8
 9401              		.cfi_offset 4, -8
 9402              		.cfi_offset 14, -4
1364:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     yt_port_t phy_addr;
 9403              		.loc 1 1364 5 is_stmt 1 view .LVU2335
1365:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     yt_macid_t mac_id;
 9404              		.loc 1 1365 5 view .LVU2336
1366:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
1367:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     mac_id = CAL_YTP_TO_MAC(unit, port);
 9405              		.loc 1 1367 5 view .LVU2337
 9406              		.loc 1 1367 14 is_stmt 0 view .LVU2338
 9407 0002 164B     		ldr	r3, .L694
 9408 0004 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 9409 0006 53B1     		cbz	r3, .L689
 9410              		.loc 1 1367 14 discriminator 1 view .LVU2339
 9411 0008 154B     		ldr	r3, .L694+4
 9412 000a 53F82030 		ldr	r3, [r3, r0, lsl #2]
 9413 000e 1C7D     		ldrb	r4, [r3, #20]	@ zero_extendqisi2
 9414 0010 8C42     		cmp	r4, r1
 9415 0012 1DD9     		bls	.L690
 9416              		.loc 1 1367 14 discriminator 3 view .LVU2340
 9417 0014 8C1D     		adds	r4, r1, #6
 9418 0016 53F82430 		ldr	r3, [r3, r4, lsl #2]
 9419 001a 1C78     		ldrb	r4, [r3]	@ zero_extendqisi2
 9420 001c 00E0     		b	.L687
 9421              	.L689:
 9422              		.loc 1 1367 14 view .LVU2341
 9423 001e FF24     		movs	r4, #255
 9424              	.L687:
 9425              	.LVL1031:
1368:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     phy_addr = CAL_YTP_TO_PHYADDR(unit, port);
 9426              		.loc 1 1368 5 is_stmt 1 discriminator 6 view .LVU2342
 9427              		.loc 1 1368 16 is_stmt 0 discriminator 6 view .LVU2343
 9428 0020 0F4B     		ldr	r3, .L694+4
 9429 0022 53F82030 		ldr	r3, [r3, r0, lsl #2]
 9430 0026 0631     		adds	r1, r1, #6
 9431              	.LVL1032:
 9432              		.loc 1 1368 16 discriminator 6 view .LVU2344
 9433 0028 53F82130 		ldr	r3, [r3, r1, lsl #2]
 9434 002c D978     		ldrb	r1, [r3, #3]	@ zero_extendqisi2
 9435              	.LVL1033:
1369:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
1370:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     if(phy_addr != INVALID_ID)
 9436              		.loc 1 1370 5 is_stmt 1 discriminator 6 view .LVU2345
 9437              		.loc 1 1370 7 is_stmt 0 discriminator 6 view .LVU2346
 9438 002e FF29     		cmp	r1, #255
 9439 0030 10D0     		beq	.L691
1371:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     {
1372:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         if(HALPHYDRV(unit, mac_id) != NULL)
 9440              		.loc 1 1372 9 is_stmt 1 view .LVU2347
 9441              		.loc 1 1372 12 is_stmt 0 view .LVU2348
 9442 0032 C0EBC003 		rsb	r3, r0, r0, lsl #3
 9443 0036 00EB8303 		add	r3, r0, r3, lsl #2
 9444 003a 2344     		add	r3, r3, r4
 9445 003c 094C     		ldr	r4, .L694+8
 9446              	.LVL1034:
 9447              		.loc 1 1372 12 view .LVU2349
 9448 003e 04EB8303 		add	r3, r4, r3, lsl #2
 9449 0042 5B68     		ldr	r3, [r3, #4]
 9450              		.loc 1 1372 11 view .LVU2350
 9451 0044 43B1     		cbz	r3, .L692
1373:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         {
1374:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             HALPHYDRV_FUNC(unit, mac_id)->phy_combo_mode_get(unit, phy_addr, pMode);
 9452              		.loc 1 1374 13 is_stmt 1 view .LVU2351
 9453 0046 9B68     		ldr	r3, [r3, #8]
 9454              		.loc 1 1374 41 is_stmt 0 view .LVU2352
 9455 0048 5B6C     		ldr	r3, [r3, #68]
 9456              		.loc 1 1374 13 view .LVU2353
 9457 004a 9847     		blx	r3
 9458              	.LVL1035:
1375:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             return CMM_ERR_OK;
 9459              		.loc 1 1375 13 is_stmt 1 view .LVU2354
 9460              		.loc 1 1375 20 is_stmt 0 view .LVU2355
 9461 004c 0020     		movs	r0, #0
 9462              	.L686:
1376:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         }
1377:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     }
1378:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
1379:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     return CMM_ERR_FAIL;
1380:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** }
 9463              		.loc 1 1380 1 view .LVU2356
 9464 004e 10BD     		pop	{r4, pc}
 9465              	.LVL1036:
 9466              	.L690:
1367:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     phy_addr = CAL_YTP_TO_PHYADDR(unit, port);
 9467              		.loc 1 1367 14 view .LVU2357
 9468 0050 FF24     		movs	r4, #255
 9469 0052 E5E7     		b	.L687
 9470              	.LVL1037:
 9471              	.L691:
1379:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** }
 9472              		.loc 1 1379 12 view .LVU2358
 9473 0054 0120     		movs	r0, #1
 9474              	.LVL1038:
1379:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** }
 9475              		.loc 1 1379 12 view .LVU2359
 9476 0056 FAE7     		b	.L686
 9477              	.LVL1039:
 9478              	.L692:
1379:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** }
 9479              		.loc 1 1379 12 view .LVU2360
 9480 0058 0120     		movs	r0, #1
 9481              	.LVL1040:
1379:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** }
 9482              		.loc 1 1379 12 view .LVU2361
 9483 005a F8E7     		b	.L686
 9484              	.L695:
 9485              		.align	2
 9486              	.L694:
 9487 005c 00000000 		.word	gcal_inited
 9488 0060 00000000 		.word	gpSwitchUnit
 9489 0064 00000000 		.word	gHalCtrl
 9490              		.cfi_endproc
 9491              	.LFE42:
 9493              		.section	.text.fal_tiger_port_polling_enable_set,"ax",%progbits
 9494              		.align	1
 9495              		.global	fal_tiger_port_polling_enable_set
 9496              		.syntax unified
 9497              		.thumb
 9498              		.thumb_func
 9500              	fal_tiger_port_polling_enable_set:
 9501              	.LVL1041:
 9502              	.LFB43:
1381:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
1382:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** yt_ret_t fal_tiger_port_polling_enable_set(yt_unit_t unit, yt_port_t port, yt_enable_t enable)
1383:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** {
 9503              		.loc 1 1383 1 is_stmt 1 view -0
 9504              		.cfi_startproc
 9505              		@ args = 0, pretend = 0, frame = 0
 9506              		@ frame_needed = 0, uses_anonymous_args = 0
 9507              		@ link register save eliminated.
1384:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** #ifdef MONITOR_INCLUDED
1385:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     cmm_err_t ret = CMM_ERR_OK;
1386:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
1387:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     CMM_ERR_CHK(fal_monitor_polling_port_enable_set(unit, port, enable), ret);
1388:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** #else
1389:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     CMM_UNUSED_PARAM(unit);
 9508              		.loc 1 1389 5 view .LVU2363
1390:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     CMM_UNUSED_PARAM(port);
 9509              		.loc 1 1390 5 view .LVU2364
1391:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     CMM_UNUSED_PARAM(enable);
 9510              		.loc 1 1391 5 view .LVU2365
1392:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** #endif
1393:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     return CMM_ERR_OK;
 9511              		.loc 1 1393 5 view .LVU2366
1394:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** }
 9512              		.loc 1 1394 1 is_stmt 0 view .LVU2367
 9513 0000 0020     		movs	r0, #0
 9514              	.LVL1042:
 9515              		.loc 1 1394 1 view .LVU2368
 9516 0002 7047     		bx	lr
 9517              		.cfi_endproc
 9518              	.LFE43:
 9520              		.section	.text.fal_tiger_port_polling_enable_get,"ax",%progbits
 9521              		.align	1
 9522              		.global	fal_tiger_port_polling_enable_get
 9523              		.syntax unified
 9524              		.thumb
 9525              		.thumb_func
 9527              	fal_tiger_port_polling_enable_get:
 9528              	.LVL1043:
 9529              	.LFB44:
1395:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
1396:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** yt_ret_t fal_tiger_port_polling_enable_get(yt_unit_t unit, yt_port_t port, yt_enable_t *pEnable)
1397:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** {
 9530              		.loc 1 1397 1 is_stmt 1 view -0
 9531              		.cfi_startproc
 9532              		@ args = 0, pretend = 0, frame = 0
 9533              		@ frame_needed = 0, uses_anonymous_args = 0
 9534              		@ link register save eliminated.
1398:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** #ifdef MONITOR_INCLUDED
1399:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     cmm_err_t ret = CMM_ERR_OK;
1400:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
1401:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     CMM_ERR_CHK(fal_monitor_polling_port_enable_get(unit, port, pEnable), ret);
1402:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** #else
1403:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     CMM_UNUSED_PARAM(unit);
 9535              		.loc 1 1403 5 view .LVU2370
1404:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     CMM_UNUSED_PARAM(port);
 9536              		.loc 1 1404 5 view .LVU2371
1405:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     CMM_UNUSED_PARAM(pEnable);
 9537              		.loc 1 1405 5 view .LVU2372
1406:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** #endif
1407:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     return CMM_ERR_OK;
 9538              		.loc 1 1407 5 view .LVU2373
1408:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** }
 9539              		.loc 1 1408 1 is_stmt 0 view .LVU2374
 9540 0000 0020     		movs	r0, #0
 9541              	.LVL1044:
 9542              		.loc 1 1408 1 view .LVU2375
 9543 0002 7047     		bx	lr
 9544              		.cfi_endproc
 9545              	.LFE44:
 9547              		.section	.rodata.fal_tiger_port_mac_sync_phy.str1.4,"aMS",%progbits,1
 9548              		.align	2
 9549              	.LC46:
 9550 0000 66616C5F 		.ascii	"fal_tiger_port_macAutoNeg_enable_get(unit, port, &e"
 9550      74696765 
 9550      725F706F 
 9550      72745F6D 
 9550      61634175 
 9551 0033 6E61626C 		.ascii	"nable)\000"
 9551      652900
 9552 003a 0000     		.align	2
 9553              	.LC47:
 9554 003c 66616C5F 		.ascii	"fal_tiger_port_phy_linkstatus_get(unit, port, &phyS"
 9554      74696765 
 9554      725F706F 
 9554      72745F70 
 9554      68795F6C 
 9555 006f 74617475 		.ascii	"tatus)\000"
 9555      732900
 9556 0076 0000     		.align	2
 9557              	.LC48:
 9558 0078 66616C5F 		.ascii	"fal_tiger_port_phyAutoNeg_enable_get(unit, port, &e"
 9558      74696765 
 9558      725F706F 
 9558      72745F70 
 9558      68794175 
 9559 00ab 6E61626C 		.ascii	"nable)\000"
 9559      652900
 9560 00b2 0000     		.align	2
 9561              	.LC49:
 9562 00b4 66616C5F 		.ascii	"fal_tiger_port_mac_force_get(unit, port, &mac_ctrl)"
 9562      74696765 
 9562      725F706F 
 9562      72745F6D 
 9562      61635F66 
 9563 00e7 00       		.ascii	"\000"
 9564              		.align	2
 9565              	.LC50:
 9566 00e8 66616C5F 		.ascii	"fal_port_speedDup_combine(phyStatus.link_speed, phy"
 9566      706F7274 
 9566      5F737065 
 9566      65644475 
 9566      705F636F 
 9567 011b 53746174 		.ascii	"Status.link_duplex, &phySpeedDup)\000"
 9567      75732E6C 
 9567      696E6B5F 
 9567      6475706C 
 9567      65782C20 
 9568 013d 000000   		.align	2
 9569              	.LC51:
 9570 0140 66616C5F 		.ascii	"fal_tiger_port_mac_force_set(unit, port, mac_ctrl)\000"
 9570      74696765 
 9570      725F706F 
 9570      72745F6D 
 9570      61635F66 
 9571              		.section	.text.fal_tiger_port_mac_sync_phy,"ax",%progbits
 9572              		.align	1
 9573              		.global	fal_tiger_port_mac_sync_phy
 9574              		.syntax unified
 9575              		.thumb
 9576              		.thumb_func
 9578              	fal_tiger_port_mac_sync_phy:
 9579              	.LVL1045:
 9580              	.LFB45:
1409:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
1410:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** uint32_t fal_tiger_port_mac_sync_phy(yt_unit_t unit, yt_port_t port)
1411:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** {
 9581              		.loc 1 1411 1 is_stmt 1 view -0
 9582              		.cfi_startproc
 9583              		@ args = 0, pretend = 0, frame = 16
 9584              		@ frame_needed = 0, uses_anonymous_args = 0
 9585              		.loc 1 1411 1 is_stmt 0 view .LVU2377
 9586 0000 70B5     		push	{r4, r5, r6, lr}
 9587              		.cfi_def_cfa_offset 16
 9588              		.cfi_offset 4, -16
 9589              		.cfi_offset 5, -12
 9590              		.cfi_offset 6, -8
 9591              		.cfi_offset 14, -4
 9592 0002 86B0     		sub	sp, sp, #24
 9593              		.cfi_def_cfa_offset 40
 9594 0004 0546     		mov	r5, r0
 9595 0006 0E46     		mov	r6, r1
1412:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     cmm_err_t ret = CMM_ERR_OK;
 9596              		.loc 1 1412 5 is_stmt 1 view .LVU2378
 9597              	.LVL1046:
1413:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     yt_enable_t enable;
 9598              		.loc 1 1413 5 view .LVU2379
1414:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     yt_port_linkStatus_all_t phyStatus;
 9599              		.loc 1 1414 5 view .LVU2380
1415:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     yt_port_force_ctrl_t mac_ctrl;
 9600              		.loc 1 1415 5 view .LVU2381
1416:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     yt_port_speed_duplex_t phySpeedDup;
 9601              		.loc 1 1416 5 view .LVU2382
1417:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
1418:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     CMM_ERR_CHK(fal_tiger_port_macAutoNeg_enable_get(unit, port, &enable), ret);
 9602              		.loc 1 1418 5 view .LVU2383
 9603              		.loc 1 1418 5 view .LVU2384
 9604 0008 0DF11702 		add	r2, sp, #23
 9605 000c FFF7FEFF 		bl	fal_tiger_port_macAutoNeg_enable_get
 9606              	.LVL1047:
 9607              		.loc 1 1418 5 is_stmt 0 view .LVU2385
 9608 0010 10F0FF03 		ands	r3, r0, #255
 9609 0014 13D1     		bne	.L718
 9610              		.loc 1 1418 5 is_stmt 1 discriminator 2 view .LVU2386
1419:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     /* sync for mac force mode */
1420:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     if(YT_ENABLE == enable)
 9611              		.loc 1 1420 5 discriminator 2 view .LVU2387
 9612              		.loc 1 1420 18 is_stmt 0 discriminator 2 view .LVU2388
 9613 0016 9DF81730 		ldrb	r3, [sp, #23]	@ zero_extendqisi2
 9614              		.loc 1 1420 7 discriminator 2 view .LVU2389
 9615 001a 012B     		cmp	r3, #1
 9616 001c 00F0DD80 		beq	.L713
1421:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     {
1422:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         return CMM_ERR_OK;
1423:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     }
1424:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
1425:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     CMM_ERR_CHK(fal_tiger_port_phy_linkstatus_get(unit, port, &phyStatus), ret);
 9617              		.loc 1 1425 5 is_stmt 1 view .LVU2390
 9618              		.loc 1 1425 5 view .LVU2391
 9619 0020 04AA     		add	r2, sp, #16
 9620 0022 3146     		mov	r1, r6
 9621 0024 2846     		mov	r0, r5
 9622              	.LVL1048:
 9623              		.loc 1 1425 5 is_stmt 0 view .LVU2392
 9624 0026 FFF7FEFF 		bl	fal_tiger_port_phy_linkstatus_get
 9625              	.LVL1049:
 9626 002a 0446     		mov	r4, r0
 9627              	.LVL1050:
 9628              		.loc 1 1425 5 view .LVU2393
 9629 002c 10F0FF03 		ands	r3, r0, #255
 9630 0030 2DD0     		beq	.L702
 9631              		.loc 1 1425 5 is_stmt 1 discriminator 1 view .LVU2394
 9632              		.loc 1 1425 5 discriminator 1 view .LVU2395
 9633 0032 6C4A     		ldr	r2, .L728
 9634 0034 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 9635 0036 012A     		cmp	r2, #1
 9636 0038 19D8     		bhi	.L719
 9637              	.LVL1051:
 9638              	.L703:
 9639              		.loc 1 1425 5 discriminator 5 view .LVU2396
 9640              		.loc 1 1425 5 discriminator 5 view .LVU2397
 9641              		.loc 1 1425 5 discriminator 5 view .LVU2398
 9642 003a E0B2     		uxtb	r0, r4
 9643 003c 05E0     		b	.L698
 9644              	.LVL1052:
 9645              	.L718:
 9646              		.loc 1 1425 5 is_stmt 0 discriminator 5 view .LVU2399
 9647 003e 0446     		mov	r4, r0
1418:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     /* sync for mac force mode */
 9648              		.loc 1 1418 5 is_stmt 1 discriminator 1 view .LVU2400
1418:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     /* sync for mac force mode */
 9649              		.loc 1 1418 5 discriminator 1 view .LVU2401
 9650 0040 684A     		ldr	r2, .L728
 9651 0042 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 9652 0044 012A     		cmp	r2, #1
 9653 0046 02D8     		bhi	.L720
 9654              	.LVL1053:
 9655              	.L700:
1418:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     /* sync for mac force mode */
 9656              		.loc 1 1418 5 discriminator 5 view .LVU2402
1418:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     /* sync for mac force mode */
 9657              		.loc 1 1418 5 discriminator 5 view .LVU2403
1418:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     /* sync for mac force mode */
 9658              		.loc 1 1418 5 discriminator 5 view .LVU2404
 9659 0048 E0B2     		uxtb	r0, r4
 9660              	.LVL1054:
 9661              	.L698:
1426:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     CMM_ERR_CHK(fal_tiger_port_phyAutoNeg_enable_get(unit, port, &enable), ret);
1427:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     CMM_ERR_CHK(fal_tiger_port_mac_force_get(unit, port, &mac_ctrl), ret);
1428:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     CMM_ERR_CHK(fal_port_speedDup_combine(phyStatus.link_speed, phyStatus.link_duplex, &phySpeedDup
1429:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
1430:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     if(phySpeedDup == mac_ctrl.speed_dup)
1431:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     {
1432:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         if(enable == YT_DISABLE ||
1433:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             (enable && phyStatus.rx_fc_en == mac_ctrl.rx_fc_en &&
1434:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             phyStatus.tx_fc_en == mac_ctrl.tx_fc_en))/*if phy force,no need sync pause status*/
1435:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         {
1436:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             return CMM_ERR_OK;/*no change*/
1437:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         }
1438:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     }
1439:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     mac_ctrl.speed_dup = phySpeedDup;
1440:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     if(enable)
1441:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     {
1442:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         mac_ctrl.rx_fc_en = phyStatus.rx_fc_en;
1443:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         mac_ctrl.tx_fc_en = phyStatus.tx_fc_en;
1444:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     }
1445:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
1446:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     CMM_ERR_CHK(fal_tiger_port_mac_force_set(unit, port, mac_ctrl), ret);
1447:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
1448:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     return CMM_ERR_OK;
1449:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** }
 9662              		.loc 1 1449 1 is_stmt 0 view .LVU2405
 9663 004a 06B0     		add	sp, sp, #24
 9664              		.cfi_remember_state
 9665              		.cfi_def_cfa_offset 16
 9666              		@ sp needed
 9667 004c 70BD     		pop	{r4, r5, r6, pc}
 9668              	.LVL1055:
 9669              	.L720:
 9670              		.cfi_restore_state
1418:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     /* sync for mac force mode */
 9671              		.loc 1 1418 5 is_stmt 1 discriminator 3 view .LVU2406
 9672              	.LBB97:
1418:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     /* sync for mac force mode */
 9673              		.loc 1 1418 5 discriminator 3 view .LVU2407
 9674 004e 142B     		cmp	r3, #20
 9675 0050 28BF     		it	cs
 9676 0052 1423     		movcs	r3, #20
 9677 0054 1A46     		mov	r2, r3
 9678 0056 644B     		ldr	r3, .L728+4
 9679 0058 0093     		str	r3, [sp]
 9680 005a 644B     		ldr	r3, .L728+8
 9681 005c 6449     		ldr	r1, .L728+12
 9682 005e 51F82220 		ldr	r2, [r1, r2, lsl #2]
 9683 0062 6449     		ldr	r1, .L728+16
 9684 0064 8968     		ldr	r1, [r1, #8]
 9685 0066 6448     		ldr	r0, .L728+20
 9686              	.LVL1056:
1418:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     /* sync for mac force mode */
 9687              		.loc 1 1418 5 is_stmt 0 discriminator 3 view .LVU2408
 9688 0068 FFF7FEFF 		bl	osal_printf
 9689              	.LVL1057:
 9690 006c ECE7     		b	.L700
 9691              	.LVL1058:
 9692              	.L719:
1418:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     /* sync for mac force mode */
 9693              		.loc 1 1418 5 discriminator 3 view .LVU2409
 9694              	.LBE97:
1425:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     CMM_ERR_CHK(fal_tiger_port_phyAutoNeg_enable_get(unit, port, &enable), ret);
 9695              		.loc 1 1425 5 is_stmt 1 discriminator 3 view .LVU2410
 9696              	.LBB98:
1425:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     CMM_ERR_CHK(fal_tiger_port_phyAutoNeg_enable_get(unit, port, &enable), ret);
 9697              		.loc 1 1425 5 discriminator 3 view .LVU2411
 9698 006e 142B     		cmp	r3, #20
 9699 0070 28BF     		it	cs
 9700 0072 1423     		movcs	r3, #20
 9701 0074 1A46     		mov	r2, r3
 9702 0076 5C4B     		ldr	r3, .L728+4
 9703 0078 0093     		str	r3, [sp]
 9704 007a 604B     		ldr	r3, .L728+24
 9705 007c 5C49     		ldr	r1, .L728+12
 9706 007e 51F82220 		ldr	r2, [r1, r2, lsl #2]
 9707 0082 5C49     		ldr	r1, .L728+16
 9708 0084 8968     		ldr	r1, [r1, #8]
 9709 0086 5C48     		ldr	r0, .L728+20
 9710              	.LVL1059:
1425:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     CMM_ERR_CHK(fal_tiger_port_phyAutoNeg_enable_get(unit, port, &enable), ret);
 9711              		.loc 1 1425 5 is_stmt 0 discriminator 3 view .LVU2412
 9712 0088 FFF7FEFF 		bl	osal_printf
 9713              	.LVL1060:
 9714 008c D5E7     		b	.L703
 9715              	.LVL1061:
 9716              	.L702:
1425:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     CMM_ERR_CHK(fal_tiger_port_phyAutoNeg_enable_get(unit, port, &enable), ret);
 9717              		.loc 1 1425 5 discriminator 3 view .LVU2413
 9718              	.LBE98:
1425:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     CMM_ERR_CHK(fal_tiger_port_phyAutoNeg_enable_get(unit, port, &enable), ret);
 9719              		.loc 1 1425 5 is_stmt 1 discriminator 2 view .LVU2414
1426:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     CMM_ERR_CHK(fal_tiger_port_phyAutoNeg_enable_get(unit, port, &enable), ret);
 9720              		.loc 1 1426 5 discriminator 2 view .LVU2415
1426:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     CMM_ERR_CHK(fal_tiger_port_phyAutoNeg_enable_get(unit, port, &enable), ret);
 9721              		.loc 1 1426 5 discriminator 2 view .LVU2416
 9722 008e 0DF11702 		add	r2, sp, #23
 9723 0092 3146     		mov	r1, r6
 9724 0094 2846     		mov	r0, r5
 9725              	.LVL1062:
1426:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     CMM_ERR_CHK(fal_tiger_port_phyAutoNeg_enable_get(unit, port, &enable), ret);
 9726              		.loc 1 1426 5 is_stmt 0 discriminator 2 view .LVU2417
 9727 0096 FFF7FEFF 		bl	fal_tiger_port_phyAutoNeg_enable_get
 9728              	.LVL1063:
 9729 009a 0446     		mov	r4, r0
 9730              	.LVL1064:
1426:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     CMM_ERR_CHK(fal_tiger_port_phyAutoNeg_enable_get(unit, port, &enable), ret);
 9731              		.loc 1 1426 5 discriminator 2 view .LVU2418
 9732 009c 10F0FF03 		ands	r3, r0, #255
 9733 00a0 15D0     		beq	.L704
1426:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     CMM_ERR_CHK(fal_tiger_port_phyAutoNeg_enable_get(unit, port, &enable), ret);
 9734              		.loc 1 1426 5 is_stmt 1 discriminator 1 view .LVU2419
1426:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     CMM_ERR_CHK(fal_tiger_port_phyAutoNeg_enable_get(unit, port, &enable), ret);
 9735              		.loc 1 1426 5 discriminator 1 view .LVU2420
 9736 00a2 504A     		ldr	r2, .L728
 9737 00a4 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 9738 00a6 012A     		cmp	r2, #1
 9739 00a8 01D8     		bhi	.L721
 9740              	.LVL1065:
 9741              	.L705:
1426:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     CMM_ERR_CHK(fal_tiger_port_phyAutoNeg_enable_get(unit, port, &enable), ret);
 9742              		.loc 1 1426 5 discriminator 5 view .LVU2421
1426:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     CMM_ERR_CHK(fal_tiger_port_phyAutoNeg_enable_get(unit, port, &enable), ret);
 9743              		.loc 1 1426 5 discriminator 5 view .LVU2422
1426:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     CMM_ERR_CHK(fal_tiger_port_phyAutoNeg_enable_get(unit, port, &enable), ret);
 9744              		.loc 1 1426 5 discriminator 5 view .LVU2423
 9745 00aa E0B2     		uxtb	r0, r4
 9746 00ac CDE7     		b	.L698
 9747              	.LVL1066:
 9748              	.L721:
1426:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     CMM_ERR_CHK(fal_tiger_port_phyAutoNeg_enable_get(unit, port, &enable), ret);
 9749              		.loc 1 1426 5 discriminator 3 view .LVU2424
 9750              	.LBB99:
1426:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     CMM_ERR_CHK(fal_tiger_port_phyAutoNeg_enable_get(unit, port, &enable), ret);
 9751              		.loc 1 1426 5 discriminator 3 view .LVU2425
 9752 00ae 142B     		cmp	r3, #20
 9753 00b0 28BF     		it	cs
 9754 00b2 1423     		movcs	r3, #20
 9755 00b4 1A46     		mov	r2, r3
 9756 00b6 4C4B     		ldr	r3, .L728+4
 9757 00b8 0093     		str	r3, [sp]
 9758 00ba 514B     		ldr	r3, .L728+28
 9759 00bc 4C49     		ldr	r1, .L728+12
 9760 00be 51F82220 		ldr	r2, [r1, r2, lsl #2]
 9761 00c2 4C49     		ldr	r1, .L728+16
 9762 00c4 8968     		ldr	r1, [r1, #8]
 9763 00c6 4C48     		ldr	r0, .L728+20
 9764              	.LVL1067:
1426:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     CMM_ERR_CHK(fal_tiger_port_phyAutoNeg_enable_get(unit, port, &enable), ret);
 9765              		.loc 1 1426 5 is_stmt 0 discriminator 3 view .LVU2426
 9766 00c8 FFF7FEFF 		bl	osal_printf
 9767              	.LVL1068:
 9768 00cc EDE7     		b	.L705
 9769              	.LVL1069:
 9770              	.L704:
1426:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     CMM_ERR_CHK(fal_tiger_port_phyAutoNeg_enable_get(unit, port, &enable), ret);
 9771              		.loc 1 1426 5 discriminator 3 view .LVU2427
 9772              	.LBE99:
1426:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     CMM_ERR_CHK(fal_tiger_port_phyAutoNeg_enable_get(unit, port, &enable), ret);
 9773              		.loc 1 1426 5 is_stmt 1 discriminator 2 view .LVU2428
1427:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     CMM_ERR_CHK(fal_port_speedDup_combine(phyStatus.link_speed, phyStatus.link_duplex, &phySpeedDup
 9774              		.loc 1 1427 5 discriminator 2 view .LVU2429
1427:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     CMM_ERR_CHK(fal_port_speedDup_combine(phyStatus.link_speed, phyStatus.link_duplex, &phySpeedDup
 9775              		.loc 1 1427 5 discriminator 2 view .LVU2430
 9776 00ce 03AA     		add	r2, sp, #12
 9777 00d0 3146     		mov	r1, r6
 9778 00d2 2846     		mov	r0, r5
 9779              	.LVL1070:
1427:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     CMM_ERR_CHK(fal_port_speedDup_combine(phyStatus.link_speed, phyStatus.link_duplex, &phySpeedDup
 9780              		.loc 1 1427 5 is_stmt 0 discriminator 2 view .LVU2431
 9781 00d4 FFF7FEFF 		bl	fal_tiger_port_mac_force_get
 9782              	.LVL1071:
 9783 00d8 0446     		mov	r4, r0
 9784              	.LVL1072:
1427:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     CMM_ERR_CHK(fal_port_speedDup_combine(phyStatus.link_speed, phyStatus.link_duplex, &phySpeedDup
 9785              		.loc 1 1427 5 discriminator 2 view .LVU2432
 9786 00da 10F0FF03 		ands	r3, r0, #255
 9787 00de 15D0     		beq	.L706
1427:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     CMM_ERR_CHK(fal_port_speedDup_combine(phyStatus.link_speed, phyStatus.link_duplex, &phySpeedDup
 9788              		.loc 1 1427 5 is_stmt 1 discriminator 1 view .LVU2433
1427:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     CMM_ERR_CHK(fal_port_speedDup_combine(phyStatus.link_speed, phyStatus.link_duplex, &phySpeedDup
 9789              		.loc 1 1427 5 discriminator 1 view .LVU2434
 9790 00e0 404A     		ldr	r2, .L728
 9791 00e2 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 9792 00e4 012A     		cmp	r2, #1
 9793 00e6 01D8     		bhi	.L722
 9794              	.LVL1073:
 9795              	.L707:
1427:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     CMM_ERR_CHK(fal_port_speedDup_combine(phyStatus.link_speed, phyStatus.link_duplex, &phySpeedDup
 9796              		.loc 1 1427 5 discriminator 5 view .LVU2435
1427:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     CMM_ERR_CHK(fal_port_speedDup_combine(phyStatus.link_speed, phyStatus.link_duplex, &phySpeedDup
 9797              		.loc 1 1427 5 discriminator 5 view .LVU2436
1427:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     CMM_ERR_CHK(fal_port_speedDup_combine(phyStatus.link_speed, phyStatus.link_duplex, &phySpeedDup
 9798              		.loc 1 1427 5 discriminator 5 view .LVU2437
 9799 00e8 E0B2     		uxtb	r0, r4
 9800 00ea AEE7     		b	.L698
 9801              	.LVL1074:
 9802              	.L722:
1427:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     CMM_ERR_CHK(fal_port_speedDup_combine(phyStatus.link_speed, phyStatus.link_duplex, &phySpeedDup
 9803              		.loc 1 1427 5 discriminator 3 view .LVU2438
 9804              	.LBB100:
1427:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     CMM_ERR_CHK(fal_port_speedDup_combine(phyStatus.link_speed, phyStatus.link_duplex, &phySpeedDup
 9805              		.loc 1 1427 5 discriminator 3 view .LVU2439
 9806 00ec 142B     		cmp	r3, #20
 9807 00ee 28BF     		it	cs
 9808 00f0 1423     		movcs	r3, #20
 9809 00f2 1A46     		mov	r2, r3
 9810 00f4 3C4B     		ldr	r3, .L728+4
 9811 00f6 0093     		str	r3, [sp]
 9812 00f8 424B     		ldr	r3, .L728+32
 9813 00fa 3D49     		ldr	r1, .L728+12
 9814 00fc 51F82220 		ldr	r2, [r1, r2, lsl #2]
 9815 0100 3C49     		ldr	r1, .L728+16
 9816 0102 8968     		ldr	r1, [r1, #8]
 9817 0104 3C48     		ldr	r0, .L728+20
 9818              	.LVL1075:
1427:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     CMM_ERR_CHK(fal_port_speedDup_combine(phyStatus.link_speed, phyStatus.link_duplex, &phySpeedDup
 9819              		.loc 1 1427 5 is_stmt 0 discriminator 3 view .LVU2440
 9820 0106 FFF7FEFF 		bl	osal_printf
 9821              	.LVL1076:
 9822 010a EDE7     		b	.L707
 9823              	.LVL1077:
 9824              	.L706:
1427:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     CMM_ERR_CHK(fal_port_speedDup_combine(phyStatus.link_speed, phyStatus.link_duplex, &phySpeedDup
 9825              		.loc 1 1427 5 discriminator 3 view .LVU2441
 9826              	.LBE100:
1427:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     CMM_ERR_CHK(fal_port_speedDup_combine(phyStatus.link_speed, phyStatus.link_duplex, &phySpeedDup
 9827              		.loc 1 1427 5 is_stmt 1 discriminator 2 view .LVU2442
1428:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 9828              		.loc 1 1428 5 discriminator 2 view .LVU2443
1428:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 9829              		.loc 1 1428 5 discriminator 2 view .LVU2444
 9830 010c 0DF10B02 		add	r2, sp, #11
 9831 0110 9DF81210 		ldrb	r1, [sp, #18]	@ zero_extendqisi2
 9832 0114 9DF81100 		ldrb	r0, [sp, #17]	@ zero_extendqisi2
 9833              	.LVL1078:
1428:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 9834              		.loc 1 1428 5 is_stmt 0 discriminator 2 view .LVU2445
 9835 0118 FFF7FEFF 		bl	fal_port_speedDup_combine
 9836              	.LVL1079:
 9837 011c 0446     		mov	r4, r0
 9838              	.LVL1080:
1428:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 9839              		.loc 1 1428 5 discriminator 2 view .LVU2446
 9840 011e 10F0FF03 		ands	r3, r0, #255
 9841 0122 1DD1     		bne	.L723
1428:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 9842              		.loc 1 1428 5 is_stmt 1 discriminator 2 view .LVU2447
1430:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     {
 9843              		.loc 1 1430 5 discriminator 2 view .LVU2448
1430:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     {
 9844              		.loc 1 1430 31 is_stmt 0 discriminator 2 view .LVU2449
 9845 0124 9DF80C20 		ldrb	r2, [sp, #12]	@ zero_extendqisi2
1430:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     {
 9846              		.loc 1 1430 20 discriminator 2 view .LVU2450
 9847 0128 9DF80B30 		ldrb	r3, [sp, #11]	@ zero_extendqisi2
1430:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     {
 9848              		.loc 1 1430 7 discriminator 2 view .LVU2451
 9849 012c 9A42     		cmp	r2, r3
 9850 012e 2DD0     		beq	.L724
 9851              	.L710:
1439:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     if(enable)
 9852              		.loc 1 1439 5 is_stmt 1 view .LVU2452
1439:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     if(enable)
 9853              		.loc 1 1439 24 is_stmt 0 view .LVU2453
 9854 0130 8DF80C30 		strb	r3, [sp, #12]
1440:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     {
 9855              		.loc 1 1440 5 is_stmt 1 view .LVU2454
1440:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     {
 9856              		.loc 1 1440 8 is_stmt 0 view .LVU2455
 9857 0134 9DF81730 		ldrb	r3, [sp, #23]	@ zero_extendqisi2
1440:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     {
 9858              		.loc 1 1440 7 view .LVU2456
 9859 0138 3BB1     		cbz	r3, .L711
1442:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         mac_ctrl.tx_fc_en = phyStatus.tx_fc_en;
 9860              		.loc 1 1442 9 is_stmt 1 view .LVU2457
1442:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         mac_ctrl.tx_fc_en = phyStatus.tx_fc_en;
 9861              		.loc 1 1442 38 is_stmt 0 view .LVU2458
 9862 013a 9DF81330 		ldrb	r3, [sp, #19]	@ zero_extendqisi2
1442:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         mac_ctrl.tx_fc_en = phyStatus.tx_fc_en;
 9863              		.loc 1 1442 27 view .LVU2459
 9864 013e 8DF80D30 		strb	r3, [sp, #13]
1443:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     }
 9865              		.loc 1 1443 9 is_stmt 1 view .LVU2460
1443:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     }
 9866              		.loc 1 1443 38 is_stmt 0 view .LVU2461
 9867 0142 9DF81430 		ldrb	r3, [sp, #20]	@ zero_extendqisi2
1443:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     }
 9868              		.loc 1 1443 27 view .LVU2462
 9869 0146 8DF80E30 		strb	r3, [sp, #14]
 9870              	.L711:
1446:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 9871              		.loc 1 1446 5 is_stmt 1 view .LVU2463
1446:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 9872              		.loc 1 1446 5 view .LVU2464
 9873 014a 039A     		ldr	r2, [sp, #12]
 9874 014c 3146     		mov	r1, r6
 9875 014e 2846     		mov	r0, r5
 9876              	.LVL1081:
1446:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 9877              		.loc 1 1446 5 is_stmt 0 view .LVU2465
 9878 0150 FFF7FEFF 		bl	fal_tiger_port_mac_force_set
 9879              	.LVL1082:
 9880 0154 0446     		mov	r4, r0
 9881              	.LVL1083:
1446:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 9882              		.loc 1 1446 5 view .LVU2466
 9883 0156 10F0FF03 		ands	r3, r0, #255
 9884 015a 28D1     		bne	.L725
1448:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** }
 9885              		.loc 1 1448 12 view .LVU2467
 9886 015c 0020     		movs	r0, #0
 9887              	.LVL1084:
1448:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** }
 9888              		.loc 1 1448 12 view .LVU2468
 9889 015e 74E7     		b	.L698
 9890              	.LVL1085:
 9891              	.L723:
1428:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 9892              		.loc 1 1428 5 is_stmt 1 discriminator 1 view .LVU2469
1428:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 9893              		.loc 1 1428 5 discriminator 1 view .LVU2470
 9894 0160 204A     		ldr	r2, .L728
 9895 0162 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 9896 0164 012A     		cmp	r2, #1
 9897 0166 01D8     		bhi	.L726
 9898              	.LVL1086:
 9899              	.L709:
1428:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 9900              		.loc 1 1428 5 discriminator 5 view .LVU2471
1428:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 9901              		.loc 1 1428 5 discriminator 5 view .LVU2472
1428:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 9902              		.loc 1 1428 5 discriminator 5 view .LVU2473
 9903 0168 E0B2     		uxtb	r0, r4
 9904 016a 6EE7     		b	.L698
 9905              	.LVL1087:
 9906              	.L726:
1428:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 9907              		.loc 1 1428 5 discriminator 3 view .LVU2474
 9908              	.LBB101:
1428:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 9909              		.loc 1 1428 5 discriminator 3 view .LVU2475
 9910 016c 142B     		cmp	r3, #20
 9911 016e 28BF     		it	cs
 9912 0170 1423     		movcs	r3, #20
 9913 0172 1A46     		mov	r2, r3
 9914 0174 1C4B     		ldr	r3, .L728+4
 9915 0176 0093     		str	r3, [sp]
 9916 0178 234B     		ldr	r3, .L728+36
 9917 017a 1D49     		ldr	r1, .L728+12
 9918 017c 51F82220 		ldr	r2, [r1, r2, lsl #2]
 9919 0180 1C49     		ldr	r1, .L728+16
 9920 0182 8968     		ldr	r1, [r1, #8]
 9921 0184 1C48     		ldr	r0, .L728+20
 9922              	.LVL1088:
1428:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 9923              		.loc 1 1428 5 is_stmt 0 discriminator 3 view .LVU2476
 9924 0186 FFF7FEFF 		bl	osal_printf
 9925              	.LVL1089:
 9926 018a EDE7     		b	.L709
 9927              	.LVL1090:
 9928              	.L724:
1428:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 9929              		.loc 1 1428 5 discriminator 3 view .LVU2477
 9930              	.LBE101:
1432:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             (enable && phyStatus.rx_fc_en == mac_ctrl.rx_fc_en &&
 9931              		.loc 1 1432 9 is_stmt 1 view .LVU2478
1432:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             (enable && phyStatus.rx_fc_en == mac_ctrl.rx_fc_en &&
 9932              		.loc 1 1432 19 is_stmt 0 view .LVU2479
 9933 018c 9DF81720 		ldrb	r2, [sp, #23]	@ zero_extendqisi2
1432:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             (enable && phyStatus.rx_fc_en == mac_ctrl.rx_fc_en &&
 9934              		.loc 1 1432 11 view .LVU2480
 9935 0190 2AB3     		cbz	r2, .L714
1433:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             phyStatus.tx_fc_en == mac_ctrl.tx_fc_en))/*if phy force,no need sync pause status*/
 9936              		.loc 1 1433 33 discriminator 1 view .LVU2481
 9937 0192 9DF81310 		ldrb	r1, [sp, #19]	@ zero_extendqisi2
1433:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             phyStatus.tx_fc_en == mac_ctrl.tx_fc_en))/*if phy force,no need sync pause status*/
 9938              		.loc 1 1433 54 discriminator 1 view .LVU2482
 9939 0196 9DF80D20 		ldrb	r2, [sp, #13]	@ zero_extendqisi2
1432:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             (enable && phyStatus.rx_fc_en == mac_ctrl.rx_fc_en &&
 9940              		.loc 1 1432 33 discriminator 1 view .LVU2483
 9941 019a 9142     		cmp	r1, r2
 9942 019c C8D1     		bne	.L710
1434:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         {
 9943              		.loc 1 1434 22 discriminator 2 view .LVU2484
 9944 019e 9DF81410 		ldrb	r1, [sp, #20]	@ zero_extendqisi2
1434:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         {
 9945              		.loc 1 1434 43 discriminator 2 view .LVU2485
 9946 01a2 9DF80E20 		ldrb	r2, [sp, #14]	@ zero_extendqisi2
1432:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             (enable && phyStatus.rx_fc_en == mac_ctrl.rx_fc_en &&
 9947              		.loc 1 1432 33 discriminator 2 view .LVU2486
 9948 01a6 9142     		cmp	r1, r2
 9949 01a8 C2D1     		bne	.L710
1436:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         }
 9950              		.loc 1 1436 20 view .LVU2487
 9951 01aa 0020     		movs	r0, #0
 9952              	.LVL1091:
1436:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         }
 9953              		.loc 1 1436 20 view .LVU2488
 9954 01ac 4DE7     		b	.L698
 9955              	.LVL1092:
 9956              	.L725:
1446:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 9957              		.loc 1 1446 5 is_stmt 1 discriminator 1 view .LVU2489
1446:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 9958              		.loc 1 1446 5 discriminator 1 view .LVU2490
 9959 01ae 0D4A     		ldr	r2, .L728
 9960 01b0 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 9961 01b2 012A     		cmp	r2, #1
 9962 01b4 01D8     		bhi	.L727
 9963              	.LVL1093:
 9964              	.L712:
1446:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 9965              		.loc 1 1446 5 discriminator 5 view .LVU2491
1446:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 9966              		.loc 1 1446 5 discriminator 5 view .LVU2492
1446:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 9967              		.loc 1 1446 5 discriminator 5 view .LVU2493
 9968 01b6 E0B2     		uxtb	r0, r4
 9969 01b8 47E7     		b	.L698
 9970              	.LVL1094:
 9971              	.L727:
1446:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 9972              		.loc 1 1446 5 discriminator 3 view .LVU2494
 9973              	.LBB102:
1446:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 9974              		.loc 1 1446 5 discriminator 3 view .LVU2495
 9975 01ba 142B     		cmp	r3, #20
 9976 01bc 28BF     		it	cs
 9977 01be 1423     		movcs	r3, #20
 9978 01c0 1A46     		mov	r2, r3
 9979 01c2 094B     		ldr	r3, .L728+4
 9980 01c4 0093     		str	r3, [sp]
 9981 01c6 114B     		ldr	r3, .L728+40
 9982 01c8 0949     		ldr	r1, .L728+12
 9983 01ca 51F82220 		ldr	r2, [r1, r2, lsl #2]
 9984 01ce 0949     		ldr	r1, .L728+16
 9985 01d0 8968     		ldr	r1, [r1, #8]
 9986 01d2 0948     		ldr	r0, .L728+20
 9987              	.LVL1095:
1446:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 9988              		.loc 1 1446 5 is_stmt 0 discriminator 3 view .LVU2496
 9989 01d4 FFF7FEFF 		bl	osal_printf
 9990              	.LVL1096:
 9991 01d8 EDE7     		b	.L712
 9992              	.LVL1097:
 9993              	.L713:
1446:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 9994              		.loc 1 1446 5 discriminator 3 view .LVU2497
 9995              	.LBE102:
1422:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     }
 9996              		.loc 1 1422 16 view .LVU2498
 9997 01da 0020     		movs	r0, #0
 9998              	.LVL1098:
1422:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     }
 9999              		.loc 1 1422 16 view .LVU2499
 10000 01dc 35E7     		b	.L698
 10001              	.LVL1099:
 10002              	.L714:
1436:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         }
 10003              		.loc 1 1436 20 view .LVU2500
 10004 01de 0020     		movs	r0, #0
 10005              	.LVL1100:
1436:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         }
 10006              		.loc 1 1436 20 view .LVU2501
 10007 01e0 33E7     		b	.L698
 10008              	.L729:
 10009 01e2 00BF     		.align	2
 10010              	.L728:
 10011 01e4 00000000 		.word	yt_debug_level
 10012 01e8 00000000 		.word	__FUNCTION__.14
 10013 01ec 00000000 		.word	.LC46
 10014 01f0 00000000 		.word	_yt_errmsg
 10015 01f4 00000000 		.word	_yt_prompt_msg
 10016 01f8 34000000 		.word	.LC1
 10017 01fc 3C000000 		.word	.LC47
 10018 0200 78000000 		.word	.LC48
 10019 0204 B4000000 		.word	.LC49
 10020 0208 E8000000 		.word	.LC50
 10021 020c 40010000 		.word	.LC51
 10022              		.cfi_endproc
 10023              	.LFE45:
 10025              		.section	.rodata.fal_tiger_port_jumbo_enable_get.str1.4,"aMS",%progbits,1
 10026              		.align	2
 10027              	.LC52:
 10028 0000 68616C5F 		.ascii	"hal_mem32_read(unit, 0x81008+0x1000*mac_id, &regDat"
 10028      6D656D33 
 10028      325F7265 
 10028      61642875 
 10028      6E69742C 
 10029 0033 612900   		.ascii	"a)\000"
 10030              		.section	.text.fal_tiger_port_jumbo_enable_get,"ax",%progbits
 10031              		.align	1
 10032              		.global	fal_tiger_port_jumbo_enable_get
 10033              		.syntax unified
 10034              		.thumb
 10035              		.thumb_func
 10037              	fal_tiger_port_jumbo_enable_get:
 10038              	.LVL1101:
 10039              	.LFB47:
1450:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
1451:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** yt_ret_t fal_tiger_port_jumbo_enable_set(yt_unit_t unit, yt_port_t port, yt_enable_t enable)
1452:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** {
1453:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     cmm_err_t ret = CMM_ERR_OK;
1454:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     yt_macid_t mac_id;
1455:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     uint32_t regData;
1456:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     yt_enable_t pEnable;
1457:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
1458:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     CMM_ERR_CHK(fal_tiger_port_jumbo_enable_get(unit, port, &pEnable), ret);
1459:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     if (pEnable == enable)
1460:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     {
1461:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         return CMM_ERR_OK;
1462:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     }
1463:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
1464:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     mac_id = CAL_YTP_TO_MAC(unit, port);
1465:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     CMM_ERR_CHK(HAL_MEM_DIRECT_READ(unit, 0x81008+0x1000*mac_id, &regData), ret);
1466:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     if(enable == YT_ENABLE)
1467:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     {
1468:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         if (((regData&0x3FFF00)>>8) <= CAL_JUMBO_SIZE_MIN)
1469:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         {
1470:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             regData &= 0xFFC000FF;
1471:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             regData |= (CAL_JUMBO_SIZE_MAX<<8);
1472:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         }
1473:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     }
1474:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     else
1475:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     {
1476:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         regData &= 0xFFC000FF;
1477:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         regData |= (CAL_JUMBO_SIZE_MIN<<8);
1478:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     }
1479:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
1480:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     CMM_ERR_CHK(HAL_MEM_DIRECT_WRITE(unit, 0x81008+0x1000*mac_id, regData), ret);
1481:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     return CMM_ERR_OK;
1482:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** }
1483:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
1484:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** yt_ret_t fal_tiger_port_jumbo_enable_get(yt_unit_t unit, yt_port_t port, yt_enable_t *pEnable)
1485:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** {
 10040              		.loc 1 1485 1 is_stmt 1 view -0
 10041              		.cfi_startproc
 10042              		@ args = 0, pretend = 0, frame = 8
 10043              		@ frame_needed = 0, uses_anonymous_args = 0
 10044              		.loc 1 1485 1 is_stmt 0 view .LVU2503
 10045 0000 30B5     		push	{r4, r5, lr}
 10046              		.cfi_def_cfa_offset 12
 10047              		.cfi_offset 4, -12
 10048              		.cfi_offset 5, -8
 10049              		.cfi_offset 14, -4
 10050 0002 85B0     		sub	sp, sp, #20
 10051              		.cfi_def_cfa_offset 32
 10052 0004 1546     		mov	r5, r2
1486:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     cmm_err_t ret = CMM_ERR_OK;
 10053              		.loc 1 1486 5 is_stmt 1 view .LVU2504
 10054              	.LVL1102:
1487:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     yt_macid_t mac_id;
 10055              		.loc 1 1487 5 view .LVU2505
1488:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     uint32_t regData;
 10056              		.loc 1 1488 5 view .LVU2506
1489:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
1490:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     mac_id = CAL_YTP_TO_MAC(unit, port);
 10057              		.loc 1 1490 5 view .LVU2507
 10058              		.loc 1 1490 14 is_stmt 0 view .LVU2508
 10059 0006 214B     		ldr	r3, .L740
 10060 0008 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 10061 000a 53B1     		cbz	r3, .L735
 10062              		.loc 1 1490 14 discriminator 1 view .LVU2509
 10063 000c 204B     		ldr	r3, .L740+4
 10064 000e 53F82030 		ldr	r3, [r3, r0, lsl #2]
 10065 0012 1A7D     		ldrb	r2, [r3, #20]	@ zero_extendqisi2
 10066              	.LVL1103:
 10067              		.loc 1 1490 14 discriminator 1 view .LVU2510
 10068 0014 8A42     		cmp	r2, r1
 10069 0016 21D9     		bls	.L736
 10070              		.loc 1 1490 14 discriminator 3 view .LVU2511
 10071 0018 0631     		adds	r1, r1, #6
 10072              	.LVL1104:
 10073              		.loc 1 1490 14 discriminator 3 view .LVU2512
 10074 001a 53F82130 		ldr	r3, [r3, r1, lsl #2]
 10075 001e 1978     		ldrb	r1, [r3]	@ zero_extendqisi2
 10076              	.LVL1105:
 10077              		.loc 1 1490 14 discriminator 3 view .LVU2513
 10078 0020 00E0     		b	.L731
 10079              	.LVL1106:
 10080              	.L735:
 10081              		.loc 1 1490 14 view .LVU2514
 10082 0022 FF21     		movs	r1, #255
 10083              	.LVL1107:
 10084              	.L731:
1491:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     CMM_ERR_CHK(HAL_MEM_DIRECT_READ(unit, 0x81008+0x1000*mac_id, &regData), ret);
 10085              		.loc 1 1491 5 is_stmt 1 discriminator 6 view .LVU2515
 10086              		.loc 1 1491 5 discriminator 6 view .LVU2516
 10087 0024 0903     		lsls	r1, r1, #12
 10088              	.LVL1108:
 10089              		.loc 1 1491 5 is_stmt 0 discriminator 6 view .LVU2517
 10090 0026 03AA     		add	r2, sp, #12
 10091 0028 01F10811 		add	r1, r1, #524296
 10092 002c 01F58051 		add	r1, r1, #4096
 10093 0030 FFF7FEFF 		bl	hal_mem32_read
 10094              	.LVL1109:
 10095              		.loc 1 1491 5 discriminator 6 view .LVU2518
 10096 0034 0446     		mov	r4, r0
 10097              	.LVL1110:
 10098              		.loc 1 1491 5 discriminator 6 view .LVU2519
 10099 0036 10F0FF03 		ands	r3, r0, #255
 10100 003a 11D1     		bne	.L738
 10101              		.loc 1 1491 5 is_stmt 1 discriminator 2 view .LVU2520
1492:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     *pEnable = ((regData&0x3FFF00) <= (CAL_JUMBO_SIZE_MAX<<8) && (regData&0x3FFF00) > (CAL_JUMBO_SI
 10102              		.loc 1 1492 5 discriminator 2 view .LVU2521
 10103              		.loc 1 1492 25 is_stmt 0 discriminator 2 view .LVU2522
 10104 003c 154B     		ldr	r3, .L740+8
 10105 003e 039A     		ldr	r2, [sp, #12]
 10106 0040 1340     		ands	r3, r3, r2
 10107              		.loc 1 1492 63 discriminator 2 view .LVU2523
 10108 0042 A3F5BD23 		sub	r3, r3, #387072
 10109 0046 A3F20163 		subw	r3, r3, #1537
 10110              		.loc 1 1492 124 discriminator 2 view .LVU2524
 10111 004a 134A     		ldr	r2, .L740+12
 10112 004c 9342     		cmp	r3, r2
 10113 004e 2CBF     		ite	cs
 10114 0050 0023     		movcs	r3, #0
 10115 0052 0123     		movcc	r3, #1
 10116              		.loc 1 1492 14 discriminator 2 view .LVU2525
 10117 0054 2B70     		strb	r3, [r5]
1493:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     return CMM_ERR_OK;
 10118              		.loc 1 1493 5 is_stmt 1 discriminator 2 view .LVU2526
 10119              		.loc 1 1493 12 is_stmt 0 discriminator 2 view .LVU2527
 10120 0056 0020     		movs	r0, #0
 10121              	.LVL1111:
 10122              	.L730:
1494:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** }
 10123              		.loc 1 1494 1 view .LVU2528
 10124 0058 05B0     		add	sp, sp, #20
 10125              		.cfi_remember_state
 10126              		.cfi_def_cfa_offset 12
 10127              		@ sp needed
 10128 005a 30BD     		pop	{r4, r5, pc}
 10129              	.LVL1112:
 10130              	.L736:
 10131              		.cfi_restore_state
1490:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     CMM_ERR_CHK(HAL_MEM_DIRECT_READ(unit, 0x81008+0x1000*mac_id, &regData), ret);
 10132              		.loc 1 1490 14 view .LVU2529
 10133 005c FF21     		movs	r1, #255
 10134              	.LVL1113:
1490:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     CMM_ERR_CHK(HAL_MEM_DIRECT_READ(unit, 0x81008+0x1000*mac_id, &regData), ret);
 10135              		.loc 1 1490 14 view .LVU2530
 10136 005e E1E7     		b	.L731
 10137              	.LVL1114:
 10138              	.L738:
1491:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     *pEnable = ((regData&0x3FFF00) <= (CAL_JUMBO_SIZE_MAX<<8) && (regData&0x3FFF00) > (CAL_JUMBO_SI
 10139              		.loc 1 1491 5 is_stmt 1 discriminator 1 view .LVU2531
1491:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     *pEnable = ((regData&0x3FFF00) <= (CAL_JUMBO_SIZE_MAX<<8) && (regData&0x3FFF00) > (CAL_JUMBO_SI
 10140              		.loc 1 1491 5 discriminator 1 view .LVU2532
 10141 0060 0E4A     		ldr	r2, .L740+16
 10142 0062 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 10143 0064 012A     		cmp	r2, #1
 10144 0066 01D8     		bhi	.L739
 10145              	.LVL1115:
 10146              	.L733:
1491:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     *pEnable = ((regData&0x3FFF00) <= (CAL_JUMBO_SIZE_MAX<<8) && (regData&0x3FFF00) > (CAL_JUMBO_SI
 10147              		.loc 1 1491 5 discriminator 5 view .LVU2533
1491:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     *pEnable = ((regData&0x3FFF00) <= (CAL_JUMBO_SIZE_MAX<<8) && (regData&0x3FFF00) > (CAL_JUMBO_SI
 10148              		.loc 1 1491 5 discriminator 5 view .LVU2534
1491:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     *pEnable = ((regData&0x3FFF00) <= (CAL_JUMBO_SIZE_MAX<<8) && (regData&0x3FFF00) > (CAL_JUMBO_SI
 10149              		.loc 1 1491 5 discriminator 5 view .LVU2535
 10150 0068 E0B2     		uxtb	r0, r4
 10151 006a F5E7     		b	.L730
 10152              	.LVL1116:
 10153              	.L739:
1491:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     *pEnable = ((regData&0x3FFF00) <= (CAL_JUMBO_SIZE_MAX<<8) && (regData&0x3FFF00) > (CAL_JUMBO_SI
 10154              		.loc 1 1491 5 discriminator 3 view .LVU2536
 10155              	.LBB103:
1491:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     *pEnable = ((regData&0x3FFF00) <= (CAL_JUMBO_SIZE_MAX<<8) && (regData&0x3FFF00) > (CAL_JUMBO_SI
 10156              		.loc 1 1491 5 discriminator 3 view .LVU2537
 10157 006c 142B     		cmp	r3, #20
 10158 006e 28BF     		it	cs
 10159 0070 1423     		movcs	r3, #20
 10160 0072 1A46     		mov	r2, r3
 10161 0074 0A4B     		ldr	r3, .L740+20
 10162 0076 0093     		str	r3, [sp]
 10163 0078 0A4B     		ldr	r3, .L740+24
 10164 007a 0B49     		ldr	r1, .L740+28
 10165 007c 51F82220 		ldr	r2, [r1, r2, lsl #2]
 10166 0080 0A49     		ldr	r1, .L740+32
 10167 0082 8968     		ldr	r1, [r1, #8]
 10168 0084 0A48     		ldr	r0, .L740+36
 10169              	.LVL1117:
1491:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     *pEnable = ((regData&0x3FFF00) <= (CAL_JUMBO_SIZE_MAX<<8) && (regData&0x3FFF00) > (CAL_JUMBO_SI
 10170              		.loc 1 1491 5 is_stmt 0 discriminator 3 view .LVU2538
 10171 0086 FFF7FEFF 		bl	osal_printf
 10172              	.LVL1118:
 10173 008a EDE7     		b	.L733
 10174              	.L741:
 10175              		.align	2
 10176              	.L740:
 10177 008c 00000000 		.word	gcal_inited
 10178 0090 00000000 		.word	gpSwitchUnit
 10179 0094 00FF3F00 		.word	4194048
 10180 0098 00121E00 		.word	1970688
 10181 009c 00000000 		.word	yt_debug_level
 10182 00a0 00000000 		.word	__FUNCTION__.12
 10183 00a4 00000000 		.word	.LC52
 10184 00a8 00000000 		.word	_yt_errmsg
 10185 00ac 00000000 		.word	_yt_prompt_msg
 10186 00b0 34000000 		.word	.LC1
 10187              	.LBE103:
 10188              		.cfi_endproc
 10189              	.LFE47:
 10191              		.section	.rodata.fal_tiger_port_jumbo_enable_set.str1.4,"aMS",%progbits,1
 10192              		.align	2
 10193              	.LC53:
 10194 0000 66616C5F 		.ascii	"fal_tiger_port_jumbo_enable_get(unit, port, &pEnabl"
 10194      74696765 
 10194      725F706F 
 10194      72745F6A 
 10194      756D626F 
 10195 0033 652900   		.ascii	"e)\000"
 10196 0036 0000     		.align	2
 10197              	.LC54:
 10198 0038 68616C5F 		.ascii	"hal_mem32_write(unit, 0x81008+0x1000*mac_id, regDat"
 10198      6D656D33 
 10198      325F7772 
 10198      69746528 
 10198      756E6974 
 10199 006b 612900   		.ascii	"a)\000"
 10200              		.section	.text.fal_tiger_port_jumbo_enable_set,"ax",%progbits
 10201              		.align	1
 10202              		.global	fal_tiger_port_jumbo_enable_set
 10203              		.syntax unified
 10204              		.thumb
 10205              		.thumb_func
 10207              	fal_tiger_port_jumbo_enable_set:
 10208              	.LVL1119:
 10209              	.LFB46:
1452:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     cmm_err_t ret = CMM_ERR_OK;
 10210              		.loc 1 1452 1 is_stmt 1 view -0
 10211              		.cfi_startproc
 10212              		@ args = 0, pretend = 0, frame = 8
 10213              		@ frame_needed = 0, uses_anonymous_args = 0
1452:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     cmm_err_t ret = CMM_ERR_OK;
 10214              		.loc 1 1452 1 is_stmt 0 view .LVU2540
 10215 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 10216              		.cfi_def_cfa_offset 20
 10217              		.cfi_offset 4, -20
 10218              		.cfi_offset 5, -16
 10219              		.cfi_offset 6, -12
 10220              		.cfi_offset 7, -8
 10221              		.cfi_offset 14, -4
 10222 0002 85B0     		sub	sp, sp, #20
 10223              		.cfi_def_cfa_offset 40
 10224 0004 0546     		mov	r5, r0
 10225 0006 0F46     		mov	r7, r1
 10226 0008 1646     		mov	r6, r2
1453:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     yt_macid_t mac_id;
 10227              		.loc 1 1453 5 is_stmt 1 view .LVU2541
 10228              	.LVL1120:
1454:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     uint32_t regData;
 10229              		.loc 1 1454 5 view .LVU2542
1455:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     yt_enable_t pEnable;
 10230              		.loc 1 1455 5 view .LVU2543
1456:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 10231              		.loc 1 1456 5 view .LVU2544
1458:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     if (pEnable == enable)
 10232              		.loc 1 1458 5 view .LVU2545
1458:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     if (pEnable == enable)
 10233              		.loc 1 1458 5 view .LVU2546
 10234 000a 0DF10B02 		add	r2, sp, #11
 10235              	.LVL1121:
1458:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     if (pEnable == enable)
 10236              		.loc 1 1458 5 is_stmt 0 view .LVU2547
 10237 000e FFF7FEFF 		bl	fal_tiger_port_jumbo_enable_get
 10238              	.LVL1122:
1458:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     if (pEnable == enable)
 10239              		.loc 1 1458 5 view .LVU2548
 10240 0012 10F0FF03 		ands	r3, r0, #255
 10241 0016 12D1     		bne	.L757
1458:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     if (pEnable == enable)
 10242              		.loc 1 1458 5 is_stmt 1 discriminator 2 view .LVU2549
1459:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     {
 10243              		.loc 1 1459 5 discriminator 2 view .LVU2550
1459:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     {
 10244              		.loc 1 1459 17 is_stmt 0 discriminator 2 view .LVU2551
 10245 0018 9DF80B30 		ldrb	r3, [sp, #11]	@ zero_extendqisi2
1459:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     {
 10246              		.loc 1 1459 8 discriminator 2 view .LVU2552
 10247 001c B342     		cmp	r3, r6
 10248 001e 00F08B80 		beq	.L752
1464:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     CMM_ERR_CHK(HAL_MEM_DIRECT_READ(unit, 0x81008+0x1000*mac_id, &regData), ret);
 10249              		.loc 1 1464 5 is_stmt 1 view .LVU2553
1464:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     CMM_ERR_CHK(HAL_MEM_DIRECT_READ(unit, 0x81008+0x1000*mac_id, &regData), ret);
 10250              		.loc 1 1464 14 is_stmt 0 view .LVU2554
 10251 0022 464B     		ldr	r3, .L764
 10252 0024 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 10253 0026 13B3     		cbz	r3, .L753
1464:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     CMM_ERR_CHK(HAL_MEM_DIRECT_READ(unit, 0x81008+0x1000*mac_id, &regData), ret);
 10254              		.loc 1 1464 14 discriminator 1 view .LVU2555
 10255 0028 454B     		ldr	r3, .L764+4
 10256 002a 53F82530 		ldr	r3, [r3, r5, lsl #2]
 10257 002e 1A7D     		ldrb	r2, [r3, #20]	@ zero_extendqisi2
 10258 0030 BA42     		cmp	r2, r7
 10259 0032 43D9     		bls	.L754
1464:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     CMM_ERR_CHK(HAL_MEM_DIRECT_READ(unit, 0x81008+0x1000*mac_id, &regData), ret);
 10260              		.loc 1 1464 14 discriminator 3 view .LVU2556
 10261 0034 B91D     		adds	r1, r7, #6
 10262 0036 53F82130 		ldr	r3, [r3, r1, lsl #2]
 10263 003a 1978     		ldrb	r1, [r3]	@ zero_extendqisi2
 10264 003c 18E0     		b	.L746
 10265              	.L757:
 10266 003e 0446     		mov	r4, r0
1458:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     if (pEnable == enable)
 10267              		.loc 1 1458 5 is_stmt 1 discriminator 1 view .LVU2557
1458:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     if (pEnable == enable)
 10268              		.loc 1 1458 5 discriminator 1 view .LVU2558
 10269 0040 404A     		ldr	r2, .L764+8
 10270 0042 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 10271 0044 012A     		cmp	r2, #1
 10272 0046 02D8     		bhi	.L758
 10273              	.LVL1123:
 10274              	.L744:
1458:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     if (pEnable == enable)
 10275              		.loc 1 1458 5 discriminator 5 view .LVU2559
1458:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     if (pEnable == enable)
 10276              		.loc 1 1458 5 discriminator 5 view .LVU2560
1458:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     if (pEnable == enable)
 10277              		.loc 1 1458 5 discriminator 5 view .LVU2561
 10278 0048 E0B2     		uxtb	r0, r4
 10279              	.LVL1124:
 10280              	.L742:
1482:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 10281              		.loc 1 1482 1 is_stmt 0 view .LVU2562
 10282 004a 05B0     		add	sp, sp, #20
 10283              		.cfi_remember_state
 10284              		.cfi_def_cfa_offset 20
 10285              		@ sp needed
 10286 004c F0BD     		pop	{r4, r5, r6, r7, pc}
 10287              	.LVL1125:
 10288              	.L758:
 10289              		.cfi_restore_state
1458:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     if (pEnable == enable)
 10290              		.loc 1 1458 5 is_stmt 1 discriminator 3 view .LVU2563
 10291              	.LBB104:
1458:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     if (pEnable == enable)
 10292              		.loc 1 1458 5 discriminator 3 view .LVU2564
 10293 004e 142B     		cmp	r3, #20
 10294 0050 28BF     		it	cs
 10295 0052 1423     		movcs	r3, #20
 10296 0054 1A46     		mov	r2, r3
 10297 0056 3C4B     		ldr	r3, .L764+12
 10298 0058 0093     		str	r3, [sp]
 10299 005a 3C4B     		ldr	r3, .L764+16
 10300 005c 3C49     		ldr	r1, .L764+20
 10301 005e 51F82220 		ldr	r2, [r1, r2, lsl #2]
 10302 0062 3C49     		ldr	r1, .L764+24
 10303 0064 8968     		ldr	r1, [r1, #8]
 10304 0066 3C48     		ldr	r0, .L764+28
 10305              	.LVL1126:
1458:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     if (pEnable == enable)
 10306              		.loc 1 1458 5 is_stmt 0 discriminator 3 view .LVU2565
 10307 0068 FFF7FEFF 		bl	osal_printf
 10308              	.LVL1127:
 10309 006c ECE7     		b	.L744
 10310              	.LVL1128:
 10311              	.L753:
1458:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     if (pEnable == enable)
 10312              		.loc 1 1458 5 discriminator 3 view .LVU2566
 10313              	.LBE104:
1464:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     CMM_ERR_CHK(HAL_MEM_DIRECT_READ(unit, 0x81008+0x1000*mac_id, &regData), ret);
 10314              		.loc 1 1464 14 view .LVU2567
 10315 006e FF21     		movs	r1, #255
 10316              	.L746:
 10317              	.LVL1129:
1465:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     if(enable == YT_ENABLE)
 10318              		.loc 1 1465 5 is_stmt 1 discriminator 6 view .LVU2568
1465:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     if(enable == YT_ENABLE)
 10319              		.loc 1 1465 5 discriminator 6 view .LVU2569
 10320 0070 0903     		lsls	r1, r1, #12
 10321              	.LVL1130:
1465:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     if(enable == YT_ENABLE)
 10322              		.loc 1 1465 5 is_stmt 0 discriminator 6 view .LVU2570
 10323 0072 01F10817 		add	r7, r1, #524296
 10324              	.LVL1131:
1465:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     if(enable == YT_ENABLE)
 10325              		.loc 1 1465 5 discriminator 6 view .LVU2571
 10326 0076 07F58057 		add	r7, r7, #4096
 10327 007a 03AA     		add	r2, sp, #12
 10328 007c 3946     		mov	r1, r7
 10329 007e 2846     		mov	r0, r5
 10330              	.LVL1132:
1465:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     if(enable == YT_ENABLE)
 10331              		.loc 1 1465 5 discriminator 6 view .LVU2572
 10332 0080 FFF7FEFF 		bl	hal_mem32_read
 10333              	.LVL1133:
 10334 0084 0446     		mov	r4, r0
 10335              	.LVL1134:
1465:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     if(enable == YT_ENABLE)
 10336              		.loc 1 1465 5 discriminator 6 view .LVU2573
 10337 0086 10F0FF03 		ands	r3, r0, #255
 10338 008a 19D1     		bne	.L759
1465:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     if(enable == YT_ENABLE)
 10339              		.loc 1 1465 5 is_stmt 1 discriminator 2 view .LVU2574
1466:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     {
 10340              		.loc 1 1466 5 discriminator 2 view .LVU2575
1466:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     {
 10341              		.loc 1 1466 7 is_stmt 0 discriminator 2 view .LVU2576
 10342 008c 012E     		cmp	r6, #1
 10343 008e 2DD0     		beq	.L760
1476:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         regData |= (CAL_JUMBO_SIZE_MIN<<8);
 10344              		.loc 1 1476 9 is_stmt 1 view .LVU2577
1476:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         regData |= (CAL_JUMBO_SIZE_MIN<<8);
 10345              		.loc 1 1476 17 is_stmt 0 view .LVU2578
 10346 0090 039B     		ldr	r3, [sp, #12]
 10347 0092 23F47F13 		bic	r3, r3, #4177920
 10348 0096 23F47C53 		bic	r3, r3, #16128
 10349 009a 0393     		str	r3, [sp, #12]
1477:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     }
 10350              		.loc 1 1477 9 is_stmt 1 view .LVU2579
1477:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     }
 10351              		.loc 1 1477 17 is_stmt 0 view .LVU2580
 10352 009c 43F4BD23 		orr	r3, r3, #387072
 10353 00a0 43F4C063 		orr	r3, r3, #1536
 10354 00a4 0393     		str	r3, [sp, #12]
 10355              	.L750:
1480:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     return CMM_ERR_OK;
 10356              		.loc 1 1480 5 is_stmt 1 view .LVU2581
1480:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     return CMM_ERR_OK;
 10357              		.loc 1 1480 5 view .LVU2582
 10358 00a6 039A     		ldr	r2, [sp, #12]
 10359 00a8 3946     		mov	r1, r7
 10360 00aa 2846     		mov	r0, r5
 10361              	.LVL1135:
1480:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     return CMM_ERR_OK;
 10362              		.loc 1 1480 5 is_stmt 0 view .LVU2583
 10363 00ac FFF7FEFF 		bl	hal_mem32_write
 10364              	.LVL1136:
 10365 00b0 0446     		mov	r4, r0
 10366              	.LVL1137:
1480:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     return CMM_ERR_OK;
 10367              		.loc 1 1480 5 view .LVU2584
 10368 00b2 10F0FF03 		ands	r3, r0, #255
 10369 00b6 29D1     		bne	.L761
1481:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** }
 10370              		.loc 1 1481 12 view .LVU2585
 10371 00b8 0020     		movs	r0, #0
 10372              	.LVL1138:
1481:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** }
 10373              		.loc 1 1481 12 view .LVU2586
 10374 00ba C6E7     		b	.L742
 10375              	.LVL1139:
 10376              	.L754:
1464:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     CMM_ERR_CHK(HAL_MEM_DIRECT_READ(unit, 0x81008+0x1000*mac_id, &regData), ret);
 10377              		.loc 1 1464 14 view .LVU2587
 10378 00bc FF21     		movs	r1, #255
 10379 00be D7E7     		b	.L746
 10380              	.LVL1140:
 10381              	.L759:
1465:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     if(enable == YT_ENABLE)
 10382              		.loc 1 1465 5 is_stmt 1 discriminator 1 view .LVU2588
1465:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     if(enable == YT_ENABLE)
 10383              		.loc 1 1465 5 discriminator 1 view .LVU2589
 10384 00c0 204A     		ldr	r2, .L764+8
 10385 00c2 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 10386 00c4 012A     		cmp	r2, #1
 10387 00c6 01D8     		bhi	.L762
 10388              	.LVL1141:
 10389              	.L748:
1465:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     if(enable == YT_ENABLE)
 10390              		.loc 1 1465 5 discriminator 5 view .LVU2590
1465:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     if(enable == YT_ENABLE)
 10391              		.loc 1 1465 5 discriminator 5 view .LVU2591
1465:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     if(enable == YT_ENABLE)
 10392              		.loc 1 1465 5 discriminator 5 view .LVU2592
 10393 00c8 E0B2     		uxtb	r0, r4
 10394 00ca BEE7     		b	.L742
 10395              	.LVL1142:
 10396              	.L762:
1465:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     if(enable == YT_ENABLE)
 10397              		.loc 1 1465 5 discriminator 3 view .LVU2593
 10398              	.LBB105:
1465:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     if(enable == YT_ENABLE)
 10399              		.loc 1 1465 5 discriminator 3 view .LVU2594
 10400 00cc 142B     		cmp	r3, #20
 10401 00ce 28BF     		it	cs
 10402 00d0 1423     		movcs	r3, #20
 10403 00d2 1A46     		mov	r2, r3
 10404 00d4 1C4B     		ldr	r3, .L764+12
 10405 00d6 0093     		str	r3, [sp]
 10406 00d8 204B     		ldr	r3, .L764+32
 10407 00da 1D49     		ldr	r1, .L764+20
 10408 00dc 51F82220 		ldr	r2, [r1, r2, lsl #2]
 10409 00e0 1C49     		ldr	r1, .L764+24
 10410 00e2 8968     		ldr	r1, [r1, #8]
 10411 00e4 1C48     		ldr	r0, .L764+28
 10412              	.LVL1143:
1465:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     if(enable == YT_ENABLE)
 10413              		.loc 1 1465 5 is_stmt 0 discriminator 3 view .LVU2595
 10414 00e6 FFF7FEFF 		bl	osal_printf
 10415              	.LVL1144:
 10416 00ea EDE7     		b	.L748
 10417              	.LVL1145:
 10418              	.L760:
1465:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     if(enable == YT_ENABLE)
 10419              		.loc 1 1465 5 discriminator 3 view .LVU2596
 10420              	.LBE105:
1468:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         {
 10421              		.loc 1 1468 9 is_stmt 1 view .LVU2597
1468:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         {
 10422              		.loc 1 1468 32 is_stmt 0 view .LVU2598
 10423 00ec 039B     		ldr	r3, [sp, #12]
 10424 00ee C3F30D21 		ubfx	r1, r3, #8, #14
1468:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         {
 10425              		.loc 1 1468 12 view .LVU2599
 10426 00f2 40F2EE52 		movw	r2, #1518
 10427 00f6 9142     		cmp	r1, r2
 10428 00f8 D5D8     		bhi	.L750
1470:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             regData |= (CAL_JUMBO_SIZE_MAX<<8);
 10429              		.loc 1 1470 13 is_stmt 1 view .LVU2600
1470:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             regData |= (CAL_JUMBO_SIZE_MAX<<8);
 10430              		.loc 1 1470 21 is_stmt 0 view .LVU2601
 10431 00fa 23F47F13 		bic	r3, r3, #4177920
 10432 00fe 23F47C53 		bic	r3, r3, #16128
 10433 0102 0393     		str	r3, [sp, #12]
1471:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         }
 10434              		.loc 1 1471 13 is_stmt 1 view .LVU2602
1471:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         }
 10435              		.loc 1 1471 21 is_stmt 0 view .LVU2603
 10436 0104 43F41013 		orr	r3, r3, #2359296
 10437 0108 0393     		str	r3, [sp, #12]
 10438 010a CCE7     		b	.L750
 10439              	.L761:
1480:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     return CMM_ERR_OK;
 10440              		.loc 1 1480 5 is_stmt 1 discriminator 1 view .LVU2604
1480:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     return CMM_ERR_OK;
 10441              		.loc 1 1480 5 discriminator 1 view .LVU2605
 10442 010c 0D4A     		ldr	r2, .L764+8
 10443 010e 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 10444 0110 012A     		cmp	r2, #1
 10445 0112 01D8     		bhi	.L763
 10446              	.LVL1146:
 10447              	.L751:
1480:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     return CMM_ERR_OK;
 10448              		.loc 1 1480 5 discriminator 5 view .LVU2606
1480:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     return CMM_ERR_OK;
 10449              		.loc 1 1480 5 discriminator 5 view .LVU2607
1480:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     return CMM_ERR_OK;
 10450              		.loc 1 1480 5 discriminator 5 view .LVU2608
 10451 0114 E0B2     		uxtb	r0, r4
 10452 0116 98E7     		b	.L742
 10453              	.LVL1147:
 10454              	.L763:
1480:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     return CMM_ERR_OK;
 10455              		.loc 1 1480 5 discriminator 3 view .LVU2609
 10456              	.LBB106:
1480:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     return CMM_ERR_OK;
 10457              		.loc 1 1480 5 discriminator 3 view .LVU2610
 10458 0118 142B     		cmp	r3, #20
 10459 011a 28BF     		it	cs
 10460 011c 1423     		movcs	r3, #20
 10461 011e 1A46     		mov	r2, r3
 10462 0120 094B     		ldr	r3, .L764+12
 10463 0122 0093     		str	r3, [sp]
 10464 0124 0E4B     		ldr	r3, .L764+36
 10465 0126 0A49     		ldr	r1, .L764+20
 10466 0128 51F82220 		ldr	r2, [r1, r2, lsl #2]
 10467 012c 0949     		ldr	r1, .L764+24
 10468 012e 8968     		ldr	r1, [r1, #8]
 10469 0130 0948     		ldr	r0, .L764+28
 10470              	.LVL1148:
1480:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     return CMM_ERR_OK;
 10471              		.loc 1 1480 5 is_stmt 0 discriminator 3 view .LVU2611
 10472 0132 FFF7FEFF 		bl	osal_printf
 10473              	.LVL1149:
 10474 0136 EDE7     		b	.L751
 10475              	.LVL1150:
 10476              	.L752:
1480:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     return CMM_ERR_OK;
 10477              		.loc 1 1480 5 discriminator 3 view .LVU2612
 10478              	.LBE106:
1461:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     }
 10479              		.loc 1 1461 16 view .LVU2613
 10480 0138 0020     		movs	r0, #0
 10481              	.LVL1151:
1461:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     }
 10482              		.loc 1 1461 16 view .LVU2614
 10483 013a 86E7     		b	.L742
 10484              	.L765:
 10485              		.align	2
 10486              	.L764:
 10487 013c 00000000 		.word	gcal_inited
 10488 0140 00000000 		.word	gpSwitchUnit
 10489 0144 00000000 		.word	yt_debug_level
 10490 0148 00000000 		.word	__FUNCTION__.13
 10491 014c 00000000 		.word	.LC53
 10492 0150 00000000 		.word	_yt_errmsg
 10493 0154 00000000 		.word	_yt_prompt_msg
 10494 0158 34000000 		.word	.LC1
 10495 015c 00000000 		.word	.LC52
 10496 0160 38000000 		.word	.LC54
 10497              		.cfi_endproc
 10498              	.LFE46:
 10500              		.section	.text.fal_tiger_port_jumbo_size_set,"ax",%progbits
 10501              		.align	1
 10502              		.global	fal_tiger_port_jumbo_size_set
 10503              		.syntax unified
 10504              		.thumb
 10505              		.thumb_func
 10507              	fal_tiger_port_jumbo_size_set:
 10508              	.LVL1152:
 10509              	.LFB48:
1495:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
1496:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** yt_ret_t fal_tiger_port_jumbo_size_set(yt_unit_t unit, yt_port_t port, uint32_t size)
1497:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** {
 10510              		.loc 1 1497 1 is_stmt 1 view -0
 10511              		.cfi_startproc
 10512              		@ args = 0, pretend = 0, frame = 8
 10513              		@ frame_needed = 0, uses_anonymous_args = 0
 10514              		.loc 1 1497 1 is_stmt 0 view .LVU2616
 10515 0000 2DE9F041 		push	{r4, r5, r6, r7, r8, lr}
 10516              		.cfi_def_cfa_offset 24
 10517              		.cfi_offset 4, -24
 10518              		.cfi_offset 5, -20
 10519              		.cfi_offset 6, -16
 10520              		.cfi_offset 7, -12
 10521              		.cfi_offset 8, -8
 10522              		.cfi_offset 14, -4
 10523 0004 84B0     		sub	sp, sp, #16
 10524              		.cfi_def_cfa_offset 40
 10525 0006 0446     		mov	r4, r0
 10526 0008 1646     		mov	r6, r2
1498:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     cmm_err_t ret = CMM_ERR_OK;
 10527              		.loc 1 1498 5 is_stmt 1 view .LVU2617
 10528              	.LVL1153:
1499:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     yt_macid_t mac_id;
 10529              		.loc 1 1499 5 view .LVU2618
1500:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     uint32_t regData;
 10530              		.loc 1 1500 5 view .LVU2619
1501:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     yt_enable_t enable;
 10531              		.loc 1 1501 5 view .LVU2620
1502:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     mac_id = CAL_YTP_TO_MAC(unit, port);
 10532              		.loc 1 1502 5 view .LVU2621
 10533              		.loc 1 1502 14 is_stmt 0 view .LVU2622
 10534 000a 384B     		ldr	r3, .L780
 10535 000c 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 10536 000e 53B1     		cbz	r3, .L772
 10537              		.loc 1 1502 14 discriminator 1 view .LVU2623
 10538 0010 374B     		ldr	r3, .L780+4
 10539 0012 53F82030 		ldr	r3, [r3, r0, lsl #2]
 10540 0016 1A7D     		ldrb	r2, [r3, #20]	@ zero_extendqisi2
 10541              	.LVL1154:
 10542              		.loc 1 1502 14 discriminator 1 view .LVU2624
 10543 0018 8A42     		cmp	r2, r1
 10544 001a 16D9     		bls	.L773
 10545              		.loc 1 1502 14 discriminator 3 view .LVU2625
 10546 001c 8A1D     		adds	r2, r1, #6
 10547 001e 53F82230 		ldr	r3, [r3, r2, lsl #2]
 10548 0022 1D78     		ldrb	r5, [r3]	@ zero_extendqisi2
 10549 0024 00E0     		b	.L767
 10550              	.LVL1155:
 10551              	.L772:
 10552              		.loc 1 1502 14 view .LVU2626
 10553 0026 FF25     		movs	r5, #255
 10554              	.LVL1156:
 10555              	.L767:
1503:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     if (!fal_tiger_port_jumbo_enable_get(unit, port, &enable))
 10556              		.loc 1 1503 5 is_stmt 1 discriminator 6 view .LVU2627
 10557              		.loc 1 1503 10 is_stmt 0 discriminator 6 view .LVU2628
 10558 0028 0DF10B02 		add	r2, sp, #11
 10559 002c 2046     		mov	r0, r4
 10560              	.LVL1157:
 10561              		.loc 1 1503 10 discriminator 6 view .LVU2629
 10562 002e FFF7FEFF 		bl	fal_tiger_port_jumbo_enable_get
 10563              	.LVL1158:
 10564              		.loc 1 1503 8 discriminator 6 view .LVU2630
 10565 0032 0746     		mov	r7, r0
 10566 0034 0028     		cmp	r0, #0
 10567 0036 56D1     		bne	.L774
1504:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     {
1505:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         if (YT_ENABLE == enable)
 10568              		.loc 1 1505 9 is_stmt 1 view .LVU2631
 10569              		.loc 1 1505 23 is_stmt 0 view .LVU2632
 10570 0038 9DF80B30 		ldrb	r3, [sp, #11]	@ zero_extendqisi2
 10571              		.loc 1 1505 12 view .LVU2633
 10572 003c 012B     		cmp	r3, #1
 10573 003e 06D0     		beq	.L777
1506:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         {
1507:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             CMM_ERR_CHK(HAL_MEM_DIRECT_READ(unit, 0x81008+0x1000*mac_id, &regData), ret);
1508:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             regData &= 0xFFC000FF;
1509:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             regData |= (size<<8);
1510:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             CMM_ERR_CHK(HAL_MEM_DIRECT_WRITE(unit, 0x81008+0x1000*mac_id, regData), ret);
1511:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         }
1512:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         else
1513:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         {
1514:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             return CMM_ERR_FORBIDDEN;
 10574              		.loc 1 1514 20 view .LVU2634
 10575 0040 1327     		movs	r7, #19
 10576              	.LVL1159:
 10577              	.L766:
1515:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         }
1516:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     }
1517:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     else
1518:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     {
1519:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         return CMM_ERR_FAIL;
1520:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     }
1521:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     return CMM_ERR_OK;
1522:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** }
 10578              		.loc 1 1522 1 view .LVU2635
 10579 0042 3846     		mov	r0, r7
 10580 0044 04B0     		add	sp, sp, #16
 10581              		.cfi_remember_state
 10582              		.cfi_def_cfa_offset 24
 10583              		@ sp needed
 10584 0046 BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 10585              	.LVL1160:
 10586              	.L773:
 10587              		.cfi_restore_state
1502:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     if (!fal_tiger_port_jumbo_enable_get(unit, port, &enable))
 10588              		.loc 1 1502 14 view .LVU2636
 10589 004a FF25     		movs	r5, #255
 10590 004c ECE7     		b	.L767
 10591              	.LVL1161:
 10592              	.L777:
1507:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             regData &= 0xFFC000FF;
 10593              		.loc 1 1507 13 is_stmt 1 view .LVU2637
1507:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             regData &= 0xFFC000FF;
 10594              		.loc 1 1507 13 view .LVU2638
 10595 004e 2D03     		lsls	r5, r5, #12
 10596              	.LVL1162:
1507:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             regData &= 0xFFC000FF;
 10597              		.loc 1 1507 13 is_stmt 0 view .LVU2639
 10598 0050 05F10815 		add	r5, r5, #524296
 10599 0054 05F58055 		add	r5, r5, #4096
 10600 0058 03AA     		add	r2, sp, #12
 10601 005a 2946     		mov	r1, r5
 10602 005c 2046     		mov	r0, r4
 10603 005e FFF7FEFF 		bl	hal_mem32_read
 10604              	.LVL1163:
 10605 0062 8046     		mov	r8, r0
 10606              	.LVL1164:
1507:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             regData &= 0xFFC000FF;
 10607              		.loc 1 1507 13 view .LVU2640
 10608 0064 10F0FF03 		ands	r3, r0, #255
 10609 0068 16D0     		beq	.L769
1507:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             regData &= 0xFFC000FF;
 10610              		.loc 1 1507 13 is_stmt 1 discriminator 1 view .LVU2641
1507:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             regData &= 0xFFC000FF;
 10611              		.loc 1 1507 13 discriminator 1 view .LVU2642
 10612 006a 224A     		ldr	r2, .L780+8
 10613 006c 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 10614 006e 012A     		cmp	r2, #1
 10615 0070 02D8     		bhi	.L778
 10616              	.LVL1165:
 10617              	.L770:
1507:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             regData &= 0xFFC000FF;
 10618              		.loc 1 1507 13 discriminator 5 view .LVU2643
1507:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             regData &= 0xFFC000FF;
 10619              		.loc 1 1507 13 discriminator 5 view .LVU2644
1507:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             regData &= 0xFFC000FF;
 10620              		.loc 1 1507 13 discriminator 5 view .LVU2645
 10621 0072 5FFA88F7 		uxtb	r7, r8
 10622 0076 E4E7     		b	.L766
 10623              	.LVL1166:
 10624              	.L778:
1507:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             regData &= 0xFFC000FF;
 10625              		.loc 1 1507 13 discriminator 3 view .LVU2646
 10626              	.LBB107:
1507:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             regData &= 0xFFC000FF;
 10627              		.loc 1 1507 13 discriminator 3 view .LVU2647
 10628 0078 142B     		cmp	r3, #20
 10629 007a 28BF     		it	cs
 10630 007c 1423     		movcs	r3, #20
 10631 007e 1A46     		mov	r2, r3
 10632 0080 1D4B     		ldr	r3, .L780+12
 10633 0082 0093     		str	r3, [sp]
 10634 0084 1D4B     		ldr	r3, .L780+16
 10635 0086 1E49     		ldr	r1, .L780+20
 10636 0088 51F82220 		ldr	r2, [r1, r2, lsl #2]
 10637 008c 1D49     		ldr	r1, .L780+24
 10638 008e 8968     		ldr	r1, [r1, #8]
 10639 0090 1D48     		ldr	r0, .L780+28
 10640              	.LVL1167:
1507:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             regData &= 0xFFC000FF;
 10641              		.loc 1 1507 13 is_stmt 0 discriminator 3 view .LVU2648
 10642 0092 FFF7FEFF 		bl	osal_printf
 10643              	.LVL1168:
 10644 0096 ECE7     		b	.L770
 10645              	.LVL1169:
 10646              	.L769:
1507:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             regData &= 0xFFC000FF;
 10647              		.loc 1 1507 13 discriminator 3 view .LVU2649
 10648              	.LBE107:
1507:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             regData &= 0xFFC000FF;
 10649              		.loc 1 1507 13 is_stmt 1 discriminator 2 view .LVU2650
1508:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             regData |= (size<<8);
 10650              		.loc 1 1508 13 discriminator 2 view .LVU2651
1508:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             regData |= (size<<8);
 10651              		.loc 1 1508 21 is_stmt 0 discriminator 2 view .LVU2652
 10652 0098 039A     		ldr	r2, [sp, #12]
 10653 009a 22F47F12 		bic	r2, r2, #4177920
 10654 009e 22F47C52 		bic	r2, r2, #16128
 10655 00a2 0392     		str	r2, [sp, #12]
1509:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             CMM_ERR_CHK(HAL_MEM_DIRECT_WRITE(unit, 0x81008+0x1000*mac_id, regData), ret);
 10656              		.loc 1 1509 13 is_stmt 1 discriminator 2 view .LVU2653
1509:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             CMM_ERR_CHK(HAL_MEM_DIRECT_WRITE(unit, 0x81008+0x1000*mac_id, regData), ret);
 10657              		.loc 1 1509 21 is_stmt 0 discriminator 2 view .LVU2654
 10658 00a4 42EA0622 		orr	r2, r2, r6, lsl #8
 10659 00a8 0392     		str	r2, [sp, #12]
1510:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         }
 10660              		.loc 1 1510 13 is_stmt 1 discriminator 2 view .LVU2655
1510:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         }
 10661              		.loc 1 1510 13 discriminator 2 view .LVU2656
 10662 00aa 2946     		mov	r1, r5
 10663 00ac 2046     		mov	r0, r4
 10664              	.LVL1170:
1510:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         }
 10665              		.loc 1 1510 13 is_stmt 0 discriminator 2 view .LVU2657
 10666 00ae FFF7FEFF 		bl	hal_mem32_write
 10667              	.LVL1171:
 10668 00b2 0446     		mov	r4, r0
 10669              	.LVL1172:
1510:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         }
 10670              		.loc 1 1510 13 discriminator 2 view .LVU2658
 10671 00b4 10F0FF03 		ands	r3, r0, #255
 10672 00b8 C3D0     		beq	.L766
1510:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         }
 10673              		.loc 1 1510 13 is_stmt 1 discriminator 1 view .LVU2659
1510:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         }
 10674              		.loc 1 1510 13 discriminator 1 view .LVU2660
 10675 00ba 0E4A     		ldr	r2, .L780+8
 10676 00bc 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 10677 00be 012A     		cmp	r2, #1
 10678 00c0 01D8     		bhi	.L779
 10679              	.LVL1173:
 10680              	.L771:
1510:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         }
 10681              		.loc 1 1510 13 discriminator 5 view .LVU2661
1510:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         }
 10682              		.loc 1 1510 13 discriminator 5 view .LVU2662
1510:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         }
 10683              		.loc 1 1510 13 discriminator 5 view .LVU2663
 10684 00c2 E7B2     		uxtb	r7, r4
 10685 00c4 BDE7     		b	.L766
 10686              	.LVL1174:
 10687              	.L779:
1510:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         }
 10688              		.loc 1 1510 13 discriminator 3 view .LVU2664
 10689              	.LBB108:
1510:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         }
 10690              		.loc 1 1510 13 discriminator 3 view .LVU2665
 10691 00c6 142B     		cmp	r3, #20
 10692 00c8 28BF     		it	cs
 10693 00ca 1423     		movcs	r3, #20
 10694 00cc 1A46     		mov	r2, r3
 10695 00ce 0A4B     		ldr	r3, .L780+12
 10696 00d0 0093     		str	r3, [sp]
 10697 00d2 0E4B     		ldr	r3, .L780+32
 10698 00d4 0A49     		ldr	r1, .L780+20
 10699 00d6 51F82220 		ldr	r2, [r1, r2, lsl #2]
 10700 00da 0A49     		ldr	r1, .L780+24
 10701 00dc 8968     		ldr	r1, [r1, #8]
 10702 00de 0A48     		ldr	r0, .L780+28
 10703              	.LVL1175:
1510:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         }
 10704              		.loc 1 1510 13 is_stmt 0 discriminator 3 view .LVU2666
 10705 00e0 FFF7FEFF 		bl	osal_printf
 10706              	.LVL1176:
 10707 00e4 EDE7     		b	.L771
 10708              	.LVL1177:
 10709              	.L774:
1510:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         }
 10710              		.loc 1 1510 13 discriminator 3 view .LVU2667
 10711              	.LBE108:
1519:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     }
 10712              		.loc 1 1519 16 view .LVU2668
 10713 00e6 0127     		movs	r7, #1
 10714 00e8 ABE7     		b	.L766
 10715              	.L781:
 10716 00ea 00BF     		.align	2
 10717              	.L780:
 10718 00ec 00000000 		.word	gcal_inited
 10719 00f0 00000000 		.word	gpSwitchUnit
 10720 00f4 00000000 		.word	yt_debug_level
 10721 00f8 00000000 		.word	__FUNCTION__.11
 10722 00fc 00000000 		.word	.LC52
 10723 0100 00000000 		.word	_yt_errmsg
 10724 0104 00000000 		.word	_yt_prompt_msg
 10725 0108 34000000 		.word	.LC1
 10726 010c 38000000 		.word	.LC54
 10727              		.cfi_endproc
 10728              	.LFE48:
 10730              		.section	.text.fal_tiger_port_jumbo_size_get,"ax",%progbits
 10731              		.align	1
 10732              		.global	fal_tiger_port_jumbo_size_get
 10733              		.syntax unified
 10734              		.thumb
 10735              		.thumb_func
 10737              	fal_tiger_port_jumbo_size_get:
 10738              	.LVL1178:
 10739              	.LFB49:
1523:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
1524:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** yt_ret_t fal_tiger_port_jumbo_size_get(yt_unit_t unit, yt_port_t port, uint32_t *pSize)
1525:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** {
 10740              		.loc 1 1525 1 is_stmt 1 view -0
 10741              		.cfi_startproc
 10742              		@ args = 0, pretend = 0, frame = 8
 10743              		@ frame_needed = 0, uses_anonymous_args = 0
 10744              		.loc 1 1525 1 is_stmt 0 view .LVU2670
 10745 0000 30B5     		push	{r4, r5, lr}
 10746              		.cfi_def_cfa_offset 12
 10747              		.cfi_offset 4, -12
 10748              		.cfi_offset 5, -8
 10749              		.cfi_offset 14, -4
 10750 0002 85B0     		sub	sp, sp, #20
 10751              		.cfi_def_cfa_offset 32
 10752 0004 1546     		mov	r5, r2
1526:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     cmm_err_t ret = CMM_ERR_OK;
 10753              		.loc 1 1526 5 is_stmt 1 view .LVU2671
 10754              	.LVL1179:
1527:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     yt_macid_t mac_id;
 10755              		.loc 1 1527 5 view .LVU2672
1528:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     uint32_t regData;
 10756              		.loc 1 1528 5 view .LVU2673
1529:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     mac_id = CAL_YTP_TO_MAC(unit, port);
 10757              		.loc 1 1529 5 view .LVU2674
 10758              		.loc 1 1529 14 is_stmt 0 view .LVU2675
 10759 0006 1D4B     		ldr	r3, .L792
 10760 0008 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 10761 000a 53B1     		cbz	r3, .L787
 10762              		.loc 1 1529 14 discriminator 1 view .LVU2676
 10763 000c 1C4B     		ldr	r3, .L792+4
 10764 000e 53F82030 		ldr	r3, [r3, r0, lsl #2]
 10765 0012 1A7D     		ldrb	r2, [r3, #20]	@ zero_extendqisi2
 10766              	.LVL1180:
 10767              		.loc 1 1529 14 discriminator 1 view .LVU2677
 10768 0014 8A42     		cmp	r2, r1
 10769 0016 18D9     		bls	.L788
 10770              		.loc 1 1529 14 discriminator 3 view .LVU2678
 10771 0018 0631     		adds	r1, r1, #6
 10772              	.LVL1181:
 10773              		.loc 1 1529 14 discriminator 3 view .LVU2679
 10774 001a 53F82130 		ldr	r3, [r3, r1, lsl #2]
 10775 001e 1978     		ldrb	r1, [r3]	@ zero_extendqisi2
 10776              	.LVL1182:
 10777              		.loc 1 1529 14 discriminator 3 view .LVU2680
 10778 0020 00E0     		b	.L783
 10779              	.LVL1183:
 10780              	.L787:
 10781              		.loc 1 1529 14 view .LVU2681
 10782 0022 FF21     		movs	r1, #255
 10783              	.LVL1184:
 10784              	.L783:
1530:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     CMM_ERR_CHK(HAL_MEM_DIRECT_READ(unit, 0x81008+0x1000*mac_id, &regData), ret);
 10785              		.loc 1 1530 5 is_stmt 1 discriminator 6 view .LVU2682
 10786              		.loc 1 1530 5 discriminator 6 view .LVU2683
 10787 0024 0903     		lsls	r1, r1, #12
 10788              	.LVL1185:
 10789              		.loc 1 1530 5 is_stmt 0 discriminator 6 view .LVU2684
 10790 0026 03AA     		add	r2, sp, #12
 10791 0028 01F10811 		add	r1, r1, #524296
 10792 002c 01F58051 		add	r1, r1, #4096
 10793 0030 FFF7FEFF 		bl	hal_mem32_read
 10794              	.LVL1186:
 10795              		.loc 1 1530 5 discriminator 6 view .LVU2685
 10796 0034 0446     		mov	r4, r0
 10797              	.LVL1187:
 10798              		.loc 1 1530 5 discriminator 6 view .LVU2686
 10799 0036 10F0FF03 		ands	r3, r0, #255
 10800 003a 08D1     		bne	.L790
 10801              		.loc 1 1530 5 is_stmt 1 discriminator 2 view .LVU2687
1531:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     *pSize = ((regData&0x3FFF00)>>8);
 10802              		.loc 1 1531 5 discriminator 2 view .LVU2688
 10803              		.loc 1 1531 33 is_stmt 0 discriminator 2 view .LVU2689
 10804 003c 039B     		ldr	r3, [sp, #12]
 10805 003e C3F30D23 		ubfx	r3, r3, #8, #14
 10806              		.loc 1 1531 12 discriminator 2 view .LVU2690
 10807 0042 2B60     		str	r3, [r5]
1532:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     return CMM_ERR_OK;
 10808              		.loc 1 1532 5 is_stmt 1 discriminator 2 view .LVU2691
 10809              		.loc 1 1532 12 is_stmt 0 discriminator 2 view .LVU2692
 10810 0044 0020     		movs	r0, #0
 10811              	.LVL1188:
 10812              	.L782:
1533:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** }
 10813              		.loc 1 1533 1 view .LVU2693
 10814 0046 05B0     		add	sp, sp, #20
 10815              		.cfi_remember_state
 10816              		.cfi_def_cfa_offset 12
 10817              		@ sp needed
 10818 0048 30BD     		pop	{r4, r5, pc}
 10819              	.LVL1189:
 10820              	.L788:
 10821              		.cfi_restore_state
1529:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     CMM_ERR_CHK(HAL_MEM_DIRECT_READ(unit, 0x81008+0x1000*mac_id, &regData), ret);
 10822              		.loc 1 1529 14 view .LVU2694
 10823 004a FF21     		movs	r1, #255
 10824              	.LVL1190:
1529:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     CMM_ERR_CHK(HAL_MEM_DIRECT_READ(unit, 0x81008+0x1000*mac_id, &regData), ret);
 10825              		.loc 1 1529 14 view .LVU2695
 10826 004c EAE7     		b	.L783
 10827              	.LVL1191:
 10828              	.L790:
1530:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     *pSize = ((regData&0x3FFF00)>>8);
 10829              		.loc 1 1530 5 is_stmt 1 discriminator 1 view .LVU2696
1530:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     *pSize = ((regData&0x3FFF00)>>8);
 10830              		.loc 1 1530 5 discriminator 1 view .LVU2697
 10831 004e 0D4A     		ldr	r2, .L792+8
 10832 0050 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 10833 0052 012A     		cmp	r2, #1
 10834 0054 01D8     		bhi	.L791
 10835              	.LVL1192:
 10836              	.L785:
1530:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     *pSize = ((regData&0x3FFF00)>>8);
 10837              		.loc 1 1530 5 discriminator 5 view .LVU2698
1530:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     *pSize = ((regData&0x3FFF00)>>8);
 10838              		.loc 1 1530 5 discriminator 5 view .LVU2699
1530:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     *pSize = ((regData&0x3FFF00)>>8);
 10839              		.loc 1 1530 5 discriminator 5 view .LVU2700
 10840 0056 E0B2     		uxtb	r0, r4
 10841 0058 F5E7     		b	.L782
 10842              	.LVL1193:
 10843              	.L791:
1530:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     *pSize = ((regData&0x3FFF00)>>8);
 10844              		.loc 1 1530 5 discriminator 3 view .LVU2701
 10845              	.LBB109:
1530:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     *pSize = ((regData&0x3FFF00)>>8);
 10846              		.loc 1 1530 5 discriminator 3 view .LVU2702
 10847 005a 142B     		cmp	r3, #20
 10848 005c 28BF     		it	cs
 10849 005e 1423     		movcs	r3, #20
 10850 0060 1A46     		mov	r2, r3
 10851 0062 094B     		ldr	r3, .L792+12
 10852 0064 0093     		str	r3, [sp]
 10853 0066 094B     		ldr	r3, .L792+16
 10854 0068 0949     		ldr	r1, .L792+20
 10855 006a 51F82220 		ldr	r2, [r1, r2, lsl #2]
 10856 006e 0949     		ldr	r1, .L792+24
 10857 0070 8968     		ldr	r1, [r1, #8]
 10858 0072 0948     		ldr	r0, .L792+28
 10859              	.LVL1194:
1530:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     *pSize = ((regData&0x3FFF00)>>8);
 10860              		.loc 1 1530 5 is_stmt 0 discriminator 3 view .LVU2703
 10861 0074 FFF7FEFF 		bl	osal_printf
 10862              	.LVL1195:
 10863 0078 EDE7     		b	.L785
 10864              	.L793:
 10865 007a 00BF     		.align	2
 10866              	.L792:
 10867 007c 00000000 		.word	gcal_inited
 10868 0080 00000000 		.word	gpSwitchUnit
 10869 0084 00000000 		.word	yt_debug_level
 10870 0088 00000000 		.word	__FUNCTION__.10
 10871 008c 00000000 		.word	.LC52
 10872 0090 00000000 		.word	_yt_errmsg
 10873 0094 00000000 		.word	_yt_prompt_msg
 10874 0098 34000000 		.word	.LC1
 10875              	.LBE109:
 10876              		.cfi_endproc
 10877              	.LFE49:
 10879              		.section	.rodata.fal_tiger_port_cable_diag.str1.4,"aMS",%progbits,1
 10880              		.align	2
 10881              	.LC55:
 10882 0000 6748616C 		.ascii	"gHalCtrl[unit].pHalPhyDrv[mac_id]->pDrvFunc->phy_ca"
 10882      4374726C 
 10882      5B756E69 
 10882      745D2E70 
 10882      48616C50 
 10883 0033 626C655F 		.ascii	"ble_diag(unit, phy_addr, pCableStatus)\000"
 10883      64696167 
 10883      28756E69 
 10883      742C2070 
 10883      68795F61 
 10884              		.section	.text.fal_tiger_port_cable_diag,"ax",%progbits
 10885              		.align	1
 10886              		.global	fal_tiger_port_cable_diag
 10887              		.syntax unified
 10888              		.thumb
 10889              		.thumb_func
 10891              	fal_tiger_port_cable_diag:
 10892              	.LVL1196:
 10893              	.LFB50:
1534:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
1535:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** yt_ret_t fal_tiger_port_cable_diag(yt_unit_t unit, yt_port_t port, yt_port_cableDiag_t *pCableStatu
1536:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** {
 10894              		.loc 1 1536 1 is_stmt 1 view -0
 10895              		.cfi_startproc
 10896              		@ args = 0, pretend = 0, frame = 0
 10897              		@ frame_needed = 0, uses_anonymous_args = 0
 10898              		.loc 1 1536 1 is_stmt 0 view .LVU2705
 10899 0000 10B5     		push	{r4, lr}
 10900              		.cfi_def_cfa_offset 8
 10901              		.cfi_offset 4, -8
 10902              		.cfi_offset 14, -4
 10903 0002 82B0     		sub	sp, sp, #8
 10904              		.cfi_def_cfa_offset 16
1537:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     cmm_err_t ret = CMM_ERR_OK;
 10905              		.loc 1 1537 5 is_stmt 1 view .LVU2706
 10906              	.LVL1197:
1538:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     yt_port_t phy_addr;
 10907              		.loc 1 1538 5 view .LVU2707
1539:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     yt_macid_t mac_id;
 10908              		.loc 1 1539 5 view .LVU2708
1540:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
1541:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     mac_id = CAL_YTP_TO_MAC(unit, port);
 10909              		.loc 1 1541 5 view .LVU2709
 10910              		.loc 1 1541 14 is_stmt 0 view .LVU2710
 10911 0004 234B     		ldr	r3, .L805
 10912 0006 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 10913 0008 53B1     		cbz	r3, .L798
 10914              		.loc 1 1541 14 discriminator 1 view .LVU2711
 10915 000a 234B     		ldr	r3, .L805+4
 10916 000c 53F82030 		ldr	r3, [r3, r0, lsl #2]
 10917 0010 1C7D     		ldrb	r4, [r3, #20]	@ zero_extendqisi2
 10918 0012 8C42     		cmp	r4, r1
 10919 0014 25D9     		bls	.L799
 10920              		.loc 1 1541 14 discriminator 3 view .LVU2712
 10921 0016 8C1D     		adds	r4, r1, #6
 10922 0018 53F82430 		ldr	r3, [r3, r4, lsl #2]
 10923 001c 1C78     		ldrb	r4, [r3]	@ zero_extendqisi2
 10924 001e 00E0     		b	.L795
 10925              	.L798:
 10926              		.loc 1 1541 14 view .LVU2713
 10927 0020 FF24     		movs	r4, #255
 10928              	.L795:
 10929              	.LVL1198:
1542:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     phy_addr = CAL_YTP_TO_PHYADDR(unit, port);
 10930              		.loc 1 1542 5 is_stmt 1 discriminator 6 view .LVU2714
 10931              		.loc 1 1542 16 is_stmt 0 discriminator 6 view .LVU2715
 10932 0022 1D4B     		ldr	r3, .L805+4
 10933 0024 53F82030 		ldr	r3, [r3, r0, lsl #2]
 10934 0028 0631     		adds	r1, r1, #6
 10935              	.LVL1199:
 10936              		.loc 1 1542 16 discriminator 6 view .LVU2716
 10937 002a 53F82130 		ldr	r3, [r3, r1, lsl #2]
 10938 002e D978     		ldrb	r1, [r3, #3]	@ zero_extendqisi2
 10939              	.LVL1200:
1543:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
1544:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     if(phy_addr != INVALID_ID)
 10940              		.loc 1 1544 5 is_stmt 1 discriminator 6 view .LVU2717
 10941              		.loc 1 1544 7 is_stmt 0 discriminator 6 view .LVU2718
 10942 0030 FF29     		cmp	r1, #255
 10943 0032 28D0     		beq	.L800
1545:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     {
1546:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         if(HALPHYDRV(unit, mac_id) != NULL)
 10944              		.loc 1 1546 9 is_stmt 1 view .LVU2719
 10945              		.loc 1 1546 12 is_stmt 0 view .LVU2720
 10946 0034 C0EBC003 		rsb	r3, r0, r0, lsl #3
 10947 0038 00EB8303 		add	r3, r0, r3, lsl #2
 10948 003c 2344     		add	r3, r3, r4
 10949 003e 174C     		ldr	r4, .L805+8
 10950              	.LVL1201:
 10951              		.loc 1 1546 12 view .LVU2721
 10952 0040 04EB8303 		add	r3, r4, r3, lsl #2
 10953 0044 5B68     		ldr	r3, [r3, #4]
 10954              		.loc 1 1546 11 view .LVU2722
 10955 0046 0BB3     		cbz	r3, .L801
1547:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         {
1548:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             CMM_ERR_CHK(HALPHYDRV_FUNC(unit, mac_id)->phy_cable_diag(unit, phy_addr, pCableStatus),
 10956              		.loc 1 1548 13 is_stmt 1 view .LVU2723
 10957              		.loc 1 1548 13 view .LVU2724
 10958 0048 9B68     		ldr	r3, [r3, #8]
 10959 004a 9B6C     		ldr	r3, [r3, #72]
 10960 004c 9847     		blx	r3
 10961              	.LVL1202:
 10962              		.loc 1 1548 13 is_stmt 0 view .LVU2725
 10963 004e 0446     		mov	r4, r0
 10964              	.LVL1203:
 10965              		.loc 1 1548 13 view .LVU2726
 10966 0050 10F0FF03 		ands	r3, r0, #255
 10967 0054 1CD0     		beq	.L802
 10968              		.loc 1 1548 13 is_stmt 1 discriminator 1 view .LVU2727
 10969              		.loc 1 1548 13 discriminator 1 view .LVU2728
 10970 0056 124A     		ldr	r2, .L805+12
 10971 0058 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 10972 005a 012A     		cmp	r2, #1
 10973 005c 03D8     		bhi	.L804
 10974              	.LVL1204:
 10975              	.L797:
 10976              		.loc 1 1548 13 discriminator 5 view .LVU2729
 10977              		.loc 1 1548 13 discriminator 5 view .LVU2730
 10978              		.loc 1 1548 13 discriminator 5 view .LVU2731
 10979 005e E0B2     		uxtb	r0, r4
 10980 0060 12E0     		b	.L794
 10981              	.LVL1205:
 10982              	.L799:
1541:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     phy_addr = CAL_YTP_TO_PHYADDR(unit, port);
 10983              		.loc 1 1541 14 is_stmt 0 view .LVU2732
 10984 0062 FF24     		movs	r4, #255
 10985 0064 DDE7     		b	.L795
 10986              	.LVL1206:
 10987              	.L804:
 10988              		.loc 1 1548 13 is_stmt 1 discriminator 3 view .LVU2733
 10989              	.LBB110:
 10990              		.loc 1 1548 13 discriminator 3 view .LVU2734
 10991 0066 142B     		cmp	r3, #20
 10992 0068 28BF     		it	cs
 10993 006a 1423     		movcs	r3, #20
 10994 006c 1A46     		mov	r2, r3
 10995 006e 0D4B     		ldr	r3, .L805+16
 10996 0070 0093     		str	r3, [sp]
 10997 0072 0D4B     		ldr	r3, .L805+20
 10998 0074 0D49     		ldr	r1, .L805+24
 10999 0076 51F82220 		ldr	r2, [r1, r2, lsl #2]
 11000 007a 0D49     		ldr	r1, .L805+28
 11001 007c 8968     		ldr	r1, [r1, #8]
 11002 007e 0D48     		ldr	r0, .L805+32
 11003              	.LVL1207:
 11004              		.loc 1 1548 13 is_stmt 0 discriminator 3 view .LVU2735
 11005 0080 FFF7FEFF 		bl	osal_printf
 11006              	.LVL1208:
 11007 0084 EBE7     		b	.L797
 11008              	.LVL1209:
 11009              	.L800:
 11010              		.loc 1 1548 13 discriminator 3 view .LVU2736
 11011              	.LBE110:
1549:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             return CMM_ERR_OK;
1550:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         }
1551:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     }
1552:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
1553:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     return CMM_ERR_FAIL;
 11012              		.loc 1 1553 12 view .LVU2737
 11013 0086 0120     		movs	r0, #1
 11014              	.LVL1210:
 11015              	.L794:
1554:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** }
 11016              		.loc 1 1554 1 view .LVU2738
 11017 0088 02B0     		add	sp, sp, #8
 11018              		.cfi_remember_state
 11019              		.cfi_def_cfa_offset 8
 11020              		@ sp needed
 11021 008a 10BD     		pop	{r4, pc}
 11022              	.LVL1211:
 11023              	.L801:
 11024              		.cfi_restore_state
1553:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** }
 11025              		.loc 1 1553 12 view .LVU2739
 11026 008c 0120     		movs	r0, #1
 11027              	.LVL1212:
1553:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** }
 11028              		.loc 1 1553 12 view .LVU2740
 11029 008e FBE7     		b	.L794
 11030              	.LVL1213:
 11031              	.L802:
1549:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             return CMM_ERR_OK;
 11032              		.loc 1 1549 20 view .LVU2741
 11033 0090 0020     		movs	r0, #0
 11034              	.LVL1214:
1549:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             return CMM_ERR_OK;
 11035              		.loc 1 1549 20 view .LVU2742
 11036 0092 F9E7     		b	.L794
 11037              	.L806:
 11038              		.align	2
 11039              	.L805:
 11040 0094 00000000 		.word	gcal_inited
 11041 0098 00000000 		.word	gpSwitchUnit
 11042 009c 00000000 		.word	gHalCtrl
 11043 00a0 00000000 		.word	yt_debug_level
 11044 00a4 00000000 		.word	__FUNCTION__.9
 11045 00a8 00000000 		.word	.LC55
 11046 00ac 00000000 		.word	_yt_errmsg
 11047 00b0 00000000 		.word	_yt_prompt_msg
 11048 00b4 34000000 		.word	.LC1
 11049              		.cfi_endproc
 11050              	.LFE50:
 11052              		.section	.rodata.fal_tiger_port_phyCrossover_mode_set.str1.4,"aMS",%progbits,1
 11053              		.align	2
 11054              	.LC56:
 11055 0000 6748616C 		.ascii	"gHalCtrl[unit].pHalPhyDrv[mac_id]->pDrvFunc->phy_cr"
 11055      4374726C 
 11055      5B756E69 
 11055      745D2E70 
 11055      48616C50 
 11056 0033 6F73736F 		.ascii	"ossover_mode_set(unit, phy_addr, mode)\000"
 11056      7665725F 
 11056      6D6F6465 
 11056      5F736574 
 11056      28756E69 
 11057              		.section	.text.fal_tiger_port_phyCrossover_mode_set,"ax",%progbits
 11058              		.align	1
 11059              		.global	fal_tiger_port_phyCrossover_mode_set
 11060              		.syntax unified
 11061              		.thumb
 11062              		.thumb_func
 11064              	fal_tiger_port_phyCrossover_mode_set:
 11065              	.LVL1215:
 11066              	.LFB51:
1555:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
1556:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** yt_ret_t fal_tiger_port_phyCrossover_mode_set(yt_unit_t unit, yt_port_t port, yt_utp_crossover_mode
1557:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** {
 11067              		.loc 1 1557 1 is_stmt 1 view -0
 11068              		.cfi_startproc
 11069              		@ args = 0, pretend = 0, frame = 0
 11070              		@ frame_needed = 0, uses_anonymous_args = 0
 11071              		.loc 1 1557 1 is_stmt 0 view .LVU2744
 11072 0000 10B5     		push	{r4, lr}
 11073              		.cfi_def_cfa_offset 8
 11074              		.cfi_offset 4, -8
 11075              		.cfi_offset 14, -4
 11076 0002 82B0     		sub	sp, sp, #8
 11077              		.cfi_def_cfa_offset 16
1558:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     cmm_err_t ret = CMM_ERR_OK;
 11078              		.loc 1 1558 5 is_stmt 1 view .LVU2745
 11079              	.LVL1216:
1559:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     yt_port_t phy_addr;
 11080              		.loc 1 1559 5 view .LVU2746
1560:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     yt_macid_t mac_id;
 11081              		.loc 1 1560 5 view .LVU2747
1561:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
1562:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     mac_id = CAL_YTP_TO_MAC(unit, port);
 11082              		.loc 1 1562 5 view .LVU2748
 11083              		.loc 1 1562 14 is_stmt 0 view .LVU2749
 11084 0004 234B     		ldr	r3, .L818
 11085 0006 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 11086 0008 53B1     		cbz	r3, .L811
 11087              		.loc 1 1562 14 discriminator 1 view .LVU2750
 11088 000a 234B     		ldr	r3, .L818+4
 11089 000c 53F82030 		ldr	r3, [r3, r0, lsl #2]
 11090 0010 1C7D     		ldrb	r4, [r3, #20]	@ zero_extendqisi2
 11091 0012 8C42     		cmp	r4, r1
 11092 0014 25D9     		bls	.L812
 11093              		.loc 1 1562 14 discriminator 3 view .LVU2751
 11094 0016 8C1D     		adds	r4, r1, #6
 11095 0018 53F82430 		ldr	r3, [r3, r4, lsl #2]
 11096 001c 1C78     		ldrb	r4, [r3]	@ zero_extendqisi2
 11097 001e 00E0     		b	.L808
 11098              	.L811:
 11099              		.loc 1 1562 14 view .LVU2752
 11100 0020 FF24     		movs	r4, #255
 11101              	.L808:
 11102              	.LVL1217:
1563:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     phy_addr = CAL_YTP_TO_PHYADDR(unit, port);
 11103              		.loc 1 1563 5 is_stmt 1 discriminator 6 view .LVU2753
 11104              		.loc 1 1563 16 is_stmt 0 discriminator 6 view .LVU2754
 11105 0022 1D4B     		ldr	r3, .L818+4
 11106 0024 53F82030 		ldr	r3, [r3, r0, lsl #2]
 11107 0028 0631     		adds	r1, r1, #6
 11108              	.LVL1218:
 11109              		.loc 1 1563 16 discriminator 6 view .LVU2755
 11110 002a 53F82130 		ldr	r3, [r3, r1, lsl #2]
 11111 002e D978     		ldrb	r1, [r3, #3]	@ zero_extendqisi2
 11112              	.LVL1219:
1564:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
1565:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     if(phy_addr != INVALID_ID)
 11113              		.loc 1 1565 5 is_stmt 1 discriminator 6 view .LVU2756
 11114              		.loc 1 1565 7 is_stmt 0 discriminator 6 view .LVU2757
 11115 0030 FF29     		cmp	r1, #255
 11116 0032 28D0     		beq	.L813
1566:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     {
1567:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         if(HALPHYDRV(unit, mac_id) != NULL)
 11117              		.loc 1 1567 9 is_stmt 1 view .LVU2758
 11118              		.loc 1 1567 12 is_stmt 0 view .LVU2759
 11119 0034 C0EBC003 		rsb	r3, r0, r0, lsl #3
 11120 0038 00EB8303 		add	r3, r0, r3, lsl #2
 11121 003c 2344     		add	r3, r3, r4
 11122 003e 174C     		ldr	r4, .L818+8
 11123              	.LVL1220:
 11124              		.loc 1 1567 12 view .LVU2760
 11125 0040 04EB8303 		add	r3, r4, r3, lsl #2
 11126 0044 5B68     		ldr	r3, [r3, #4]
 11127              		.loc 1 1567 11 view .LVU2761
 11128 0046 0BB3     		cbz	r3, .L814
1568:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         {
1569:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             CMM_ERR_CHK(HALPHYDRV_FUNC(unit, mac_id)->phy_crossover_mode_set(unit, phy_addr, mode),
 11129              		.loc 1 1569 13 is_stmt 1 view .LVU2762
 11130              		.loc 1 1569 13 view .LVU2763
 11131 0048 9B68     		ldr	r3, [r3, #8]
 11132 004a 5B6D     		ldr	r3, [r3, #84]
 11133 004c 9847     		blx	r3
 11134              	.LVL1221:
 11135              		.loc 1 1569 13 is_stmt 0 view .LVU2764
 11136 004e 0446     		mov	r4, r0
 11137              	.LVL1222:
 11138              		.loc 1 1569 13 view .LVU2765
 11139 0050 10F0FF03 		ands	r3, r0, #255
 11140 0054 1CD0     		beq	.L815
 11141              		.loc 1 1569 13 is_stmt 1 discriminator 1 view .LVU2766
 11142              		.loc 1 1569 13 discriminator 1 view .LVU2767
 11143 0056 124A     		ldr	r2, .L818+12
 11144 0058 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 11145 005a 012A     		cmp	r2, #1
 11146 005c 03D8     		bhi	.L817
 11147              	.LVL1223:
 11148              	.L810:
 11149              		.loc 1 1569 13 discriminator 5 view .LVU2768
 11150              		.loc 1 1569 13 discriminator 5 view .LVU2769
 11151              		.loc 1 1569 13 discriminator 5 view .LVU2770
 11152 005e E0B2     		uxtb	r0, r4
 11153 0060 12E0     		b	.L807
 11154              	.LVL1224:
 11155              	.L812:
1562:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     phy_addr = CAL_YTP_TO_PHYADDR(unit, port);
 11156              		.loc 1 1562 14 is_stmt 0 view .LVU2771
 11157 0062 FF24     		movs	r4, #255
 11158 0064 DDE7     		b	.L808
 11159              	.LVL1225:
 11160              	.L817:
 11161              		.loc 1 1569 13 is_stmt 1 discriminator 3 view .LVU2772
 11162              	.LBB111:
 11163              		.loc 1 1569 13 discriminator 3 view .LVU2773
 11164 0066 142B     		cmp	r3, #20
 11165 0068 28BF     		it	cs
 11166 006a 1423     		movcs	r3, #20
 11167 006c 1A46     		mov	r2, r3
 11168 006e 0D4B     		ldr	r3, .L818+16
 11169 0070 0093     		str	r3, [sp]
 11170 0072 0D4B     		ldr	r3, .L818+20
 11171 0074 0D49     		ldr	r1, .L818+24
 11172 0076 51F82220 		ldr	r2, [r1, r2, lsl #2]
 11173 007a 0D49     		ldr	r1, .L818+28
 11174 007c 8968     		ldr	r1, [r1, #8]
 11175 007e 0D48     		ldr	r0, .L818+32
 11176              	.LVL1226:
 11177              		.loc 1 1569 13 is_stmt 0 discriminator 3 view .LVU2774
 11178 0080 FFF7FEFF 		bl	osal_printf
 11179              	.LVL1227:
 11180 0084 EBE7     		b	.L810
 11181              	.LVL1228:
 11182              	.L813:
 11183              		.loc 1 1569 13 discriminator 3 view .LVU2775
 11184              	.LBE111:
1570:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             return CMM_ERR_OK;
1571:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         }
1572:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     }
1573:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
1574:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     return CMM_ERR_FAIL;
 11185              		.loc 1 1574 12 view .LVU2776
 11186 0086 0120     		movs	r0, #1
 11187              	.LVL1229:
 11188              	.L807:
1575:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** }
 11189              		.loc 1 1575 1 view .LVU2777
 11190 0088 02B0     		add	sp, sp, #8
 11191              		.cfi_remember_state
 11192              		.cfi_def_cfa_offset 8
 11193              		@ sp needed
 11194 008a 10BD     		pop	{r4, pc}
 11195              	.LVL1230:
 11196              	.L814:
 11197              		.cfi_restore_state
1574:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** }
 11198              		.loc 1 1574 12 view .LVU2778
 11199 008c 0120     		movs	r0, #1
 11200              	.LVL1231:
1574:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** }
 11201              		.loc 1 1574 12 view .LVU2779
 11202 008e FBE7     		b	.L807
 11203              	.LVL1232:
 11204              	.L815:
1570:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             return CMM_ERR_OK;
 11205              		.loc 1 1570 20 view .LVU2780
 11206 0090 0020     		movs	r0, #0
 11207              	.LVL1233:
1570:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             return CMM_ERR_OK;
 11208              		.loc 1 1570 20 view .LVU2781
 11209 0092 F9E7     		b	.L807
 11210              	.L819:
 11211              		.align	2
 11212              	.L818:
 11213 0094 00000000 		.word	gcal_inited
 11214 0098 00000000 		.word	gpSwitchUnit
 11215 009c 00000000 		.word	gHalCtrl
 11216 00a0 00000000 		.word	yt_debug_level
 11217 00a4 00000000 		.word	__FUNCTION__.8
 11218 00a8 00000000 		.word	.LC56
 11219 00ac 00000000 		.word	_yt_errmsg
 11220 00b0 00000000 		.word	_yt_prompt_msg
 11221 00b4 34000000 		.word	.LC1
 11222              		.cfi_endproc
 11223              	.LFE51:
 11225              		.section	.rodata.fal_tiger_port_phyCrossover_mode_get.str1.4,"aMS",%progbits,1
 11226              		.align	2
 11227              	.LC57:
 11228 0000 6748616C 		.ascii	"gHalCtrl[unit].pHalPhyDrv[mac_id]->pDrvFunc->phy_cr"
 11228      4374726C 
 11228      5B756E69 
 11228      745D2E70 
 11228      48616C50 
 11229 0033 6F73736F 		.ascii	"ossover_mode_get(unit, phy_addr, pMode)\000"
 11229      7665725F 
 11229      6D6F6465 
 11229      5F676574 
 11229      28756E69 
 11230              		.section	.text.fal_tiger_port_phyCrossover_mode_get,"ax",%progbits
 11231              		.align	1
 11232              		.global	fal_tiger_port_phyCrossover_mode_get
 11233              		.syntax unified
 11234              		.thumb
 11235              		.thumb_func
 11237              	fal_tiger_port_phyCrossover_mode_get:
 11238              	.LVL1234:
 11239              	.LFB52:
1576:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
1577:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** yt_ret_t fal_tiger_port_phyCrossover_mode_get(yt_unit_t unit, yt_port_t port, yt_utp_crossover_mode
1578:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** {
 11240              		.loc 1 1578 1 is_stmt 1 view -0
 11241              		.cfi_startproc
 11242              		@ args = 0, pretend = 0, frame = 0
 11243              		@ frame_needed = 0, uses_anonymous_args = 0
 11244              		.loc 1 1578 1 is_stmt 0 view .LVU2783
 11245 0000 10B5     		push	{r4, lr}
 11246              		.cfi_def_cfa_offset 8
 11247              		.cfi_offset 4, -8
 11248              		.cfi_offset 14, -4
 11249 0002 82B0     		sub	sp, sp, #8
 11250              		.cfi_def_cfa_offset 16
1579:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     cmm_err_t ret = CMM_ERR_OK;
 11251              		.loc 1 1579 5 is_stmt 1 view .LVU2784
 11252              	.LVL1235:
1580:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     yt_port_t phy_addr;
 11253              		.loc 1 1580 5 view .LVU2785
1581:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     yt_macid_t mac_id;
 11254              		.loc 1 1581 5 view .LVU2786
1582:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
1583:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     mac_id = CAL_YTP_TO_MAC(unit, port);
 11255              		.loc 1 1583 5 view .LVU2787
 11256              		.loc 1 1583 14 is_stmt 0 view .LVU2788
 11257 0004 234B     		ldr	r3, .L831
 11258 0006 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 11259 0008 53B1     		cbz	r3, .L824
 11260              		.loc 1 1583 14 discriminator 1 view .LVU2789
 11261 000a 234B     		ldr	r3, .L831+4
 11262 000c 53F82030 		ldr	r3, [r3, r0, lsl #2]
 11263 0010 1C7D     		ldrb	r4, [r3, #20]	@ zero_extendqisi2
 11264 0012 8C42     		cmp	r4, r1
 11265 0014 25D9     		bls	.L825
 11266              		.loc 1 1583 14 discriminator 3 view .LVU2790
 11267 0016 8C1D     		adds	r4, r1, #6
 11268 0018 53F82430 		ldr	r3, [r3, r4, lsl #2]
 11269 001c 1C78     		ldrb	r4, [r3]	@ zero_extendqisi2
 11270 001e 00E0     		b	.L821
 11271              	.L824:
 11272              		.loc 1 1583 14 view .LVU2791
 11273 0020 FF24     		movs	r4, #255
 11274              	.L821:
 11275              	.LVL1236:
1584:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     phy_addr = CAL_YTP_TO_PHYADDR(unit, port);
 11276              		.loc 1 1584 5 is_stmt 1 discriminator 6 view .LVU2792
 11277              		.loc 1 1584 16 is_stmt 0 discriminator 6 view .LVU2793
 11278 0022 1D4B     		ldr	r3, .L831+4
 11279 0024 53F82030 		ldr	r3, [r3, r0, lsl #2]
 11280 0028 0631     		adds	r1, r1, #6
 11281              	.LVL1237:
 11282              		.loc 1 1584 16 discriminator 6 view .LVU2794
 11283 002a 53F82130 		ldr	r3, [r3, r1, lsl #2]
 11284 002e D978     		ldrb	r1, [r3, #3]	@ zero_extendqisi2
 11285              	.LVL1238:
1585:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
1586:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     if(phy_addr != INVALID_ID)
 11286              		.loc 1 1586 5 is_stmt 1 discriminator 6 view .LVU2795
 11287              		.loc 1 1586 7 is_stmt 0 discriminator 6 view .LVU2796
 11288 0030 FF29     		cmp	r1, #255
 11289 0032 28D0     		beq	.L826
1587:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     {
1588:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         if(HALPHYDRV(unit, mac_id) != NULL)
 11290              		.loc 1 1588 9 is_stmt 1 view .LVU2797
 11291              		.loc 1 1588 12 is_stmt 0 view .LVU2798
 11292 0034 C0EBC003 		rsb	r3, r0, r0, lsl #3
 11293 0038 00EB8303 		add	r3, r0, r3, lsl #2
 11294 003c 2344     		add	r3, r3, r4
 11295 003e 174C     		ldr	r4, .L831+8
 11296              	.LVL1239:
 11297              		.loc 1 1588 12 view .LVU2799
 11298 0040 04EB8303 		add	r3, r4, r3, lsl #2
 11299 0044 5B68     		ldr	r3, [r3, #4]
 11300              		.loc 1 1588 11 view .LVU2800
 11301 0046 0BB3     		cbz	r3, .L827
1589:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         {
1590:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             CMM_ERR_CHK(HALPHYDRV_FUNC(unit, mac_id)->phy_crossover_mode_get(unit, phy_addr, pMode)
 11302              		.loc 1 1590 13 is_stmt 1 view .LVU2801
 11303              		.loc 1 1590 13 view .LVU2802
 11304 0048 9B68     		ldr	r3, [r3, #8]
 11305 004a 9B6D     		ldr	r3, [r3, #88]
 11306 004c 9847     		blx	r3
 11307              	.LVL1240:
 11308              		.loc 1 1590 13 is_stmt 0 view .LVU2803
 11309 004e 0446     		mov	r4, r0
 11310              	.LVL1241:
 11311              		.loc 1 1590 13 view .LVU2804
 11312 0050 10F0FF03 		ands	r3, r0, #255
 11313 0054 1CD0     		beq	.L828
 11314              		.loc 1 1590 13 is_stmt 1 discriminator 1 view .LVU2805
 11315              		.loc 1 1590 13 discriminator 1 view .LVU2806
 11316 0056 124A     		ldr	r2, .L831+12
 11317 0058 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 11318 005a 012A     		cmp	r2, #1
 11319 005c 03D8     		bhi	.L830
 11320              	.LVL1242:
 11321              	.L823:
 11322              		.loc 1 1590 13 discriminator 5 view .LVU2807
 11323              		.loc 1 1590 13 discriminator 5 view .LVU2808
 11324              		.loc 1 1590 13 discriminator 5 view .LVU2809
 11325 005e E0B2     		uxtb	r0, r4
 11326 0060 12E0     		b	.L820
 11327              	.LVL1243:
 11328              	.L825:
1583:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     phy_addr = CAL_YTP_TO_PHYADDR(unit, port);
 11329              		.loc 1 1583 14 is_stmt 0 view .LVU2810
 11330 0062 FF24     		movs	r4, #255
 11331 0064 DDE7     		b	.L821
 11332              	.LVL1244:
 11333              	.L830:
 11334              		.loc 1 1590 13 is_stmt 1 discriminator 3 view .LVU2811
 11335              	.LBB112:
 11336              		.loc 1 1590 13 discriminator 3 view .LVU2812
 11337 0066 142B     		cmp	r3, #20
 11338 0068 28BF     		it	cs
 11339 006a 1423     		movcs	r3, #20
 11340 006c 1A46     		mov	r2, r3
 11341 006e 0D4B     		ldr	r3, .L831+16
 11342 0070 0093     		str	r3, [sp]
 11343 0072 0D4B     		ldr	r3, .L831+20
 11344 0074 0D49     		ldr	r1, .L831+24
 11345 0076 51F82220 		ldr	r2, [r1, r2, lsl #2]
 11346 007a 0D49     		ldr	r1, .L831+28
 11347 007c 8968     		ldr	r1, [r1, #8]
 11348 007e 0D48     		ldr	r0, .L831+32
 11349              	.LVL1245:
 11350              		.loc 1 1590 13 is_stmt 0 discriminator 3 view .LVU2813
 11351 0080 FFF7FEFF 		bl	osal_printf
 11352              	.LVL1246:
 11353 0084 EBE7     		b	.L823
 11354              	.LVL1247:
 11355              	.L826:
 11356              		.loc 1 1590 13 discriminator 3 view .LVU2814
 11357              	.LBE112:
1591:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             return CMM_ERR_OK;
1592:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         }
1593:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     }
1594:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
1595:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     return CMM_ERR_FAIL;
 11358              		.loc 1 1595 12 view .LVU2815
 11359 0086 0120     		movs	r0, #1
 11360              	.LVL1248:
 11361              	.L820:
1596:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** }
 11362              		.loc 1 1596 1 view .LVU2816
 11363 0088 02B0     		add	sp, sp, #8
 11364              		.cfi_remember_state
 11365              		.cfi_def_cfa_offset 8
 11366              		@ sp needed
 11367 008a 10BD     		pop	{r4, pc}
 11368              	.LVL1249:
 11369              	.L827:
 11370              		.cfi_restore_state
1595:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** }
 11371              		.loc 1 1595 12 view .LVU2817
 11372 008c 0120     		movs	r0, #1
 11373              	.LVL1250:
1595:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** }
 11374              		.loc 1 1595 12 view .LVU2818
 11375 008e FBE7     		b	.L820
 11376              	.LVL1251:
 11377              	.L828:
1591:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             return CMM_ERR_OK;
 11378              		.loc 1 1591 20 view .LVU2819
 11379 0090 0020     		movs	r0, #0
 11380              	.LVL1252:
1591:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             return CMM_ERR_OK;
 11381              		.loc 1 1591 20 view .LVU2820
 11382 0092 F9E7     		b	.L820
 11383              	.L832:
 11384              		.align	2
 11385              	.L831:
 11386 0094 00000000 		.word	gcal_inited
 11387 0098 00000000 		.word	gpSwitchUnit
 11388 009c 00000000 		.word	gHalCtrl
 11389 00a0 00000000 		.word	yt_debug_level
 11390 00a4 00000000 		.word	__FUNCTION__.7
 11391 00a8 00000000 		.word	.LC57
 11392 00ac 00000000 		.word	_yt_errmsg
 11393 00b0 00000000 		.word	_yt_prompt_msg
 11394 00b4 34000000 		.word	.LC1
 11395              		.cfi_endproc
 11396              	.LFE52:
 11398              		.section	.rodata.fal_tiger_port_phyCrossover_status_get.str1.4,"aMS",%progbits,1
 11399              		.align	2
 11400              	.LC58:
 11401 0000 6748616C 		.ascii	"gHalCtrl[unit].pHalPhyDrv[mac_id]->pDrvFunc->phy_cr"
 11401      4374726C 
 11401      5B756E69 
 11401      745D2E70 
 11401      48616C50 
 11402 0033 6F73736F 		.ascii	"ossover_status_get(unit, phy_addr, pStatus)\000"
 11402      7665725F 
 11402      73746174 
 11402      75735F67 
 11402      65742875 
 11403              		.section	.text.fal_tiger_port_phyCrossover_status_get,"ax",%progbits
 11404              		.align	1
 11405              		.global	fal_tiger_port_phyCrossover_status_get
 11406              		.syntax unified
 11407              		.thumb
 11408              		.thumb_func
 11410              	fal_tiger_port_phyCrossover_status_get:
 11411              	.LVL1253:
 11412              	.LFB53:
1597:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
1598:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** yt_ret_t fal_tiger_port_phyCrossover_status_get(yt_unit_t unit, yt_port_t port, yt_utp_crossover_st
1599:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** {
 11413              		.loc 1 1599 1 is_stmt 1 view -0
 11414              		.cfi_startproc
 11415              		@ args = 0, pretend = 0, frame = 0
 11416              		@ frame_needed = 0, uses_anonymous_args = 0
 11417              		.loc 1 1599 1 is_stmt 0 view .LVU2822
 11418 0000 10B5     		push	{r4, lr}
 11419              		.cfi_def_cfa_offset 8
 11420              		.cfi_offset 4, -8
 11421              		.cfi_offset 14, -4
 11422 0002 82B0     		sub	sp, sp, #8
 11423              		.cfi_def_cfa_offset 16
1600:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     cmm_err_t ret = CMM_ERR_OK;
 11424              		.loc 1 1600 5 is_stmt 1 view .LVU2823
 11425              	.LVL1254:
1601:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     yt_port_t phy_addr;
 11426              		.loc 1 1601 5 view .LVU2824
1602:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     yt_macid_t mac_id;
 11427              		.loc 1 1602 5 view .LVU2825
1603:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
1604:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     mac_id = CAL_YTP_TO_MAC(unit, port);
 11428              		.loc 1 1604 5 view .LVU2826
 11429              		.loc 1 1604 14 is_stmt 0 view .LVU2827
 11430 0004 234B     		ldr	r3, .L844
 11431 0006 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 11432 0008 53B1     		cbz	r3, .L837
 11433              		.loc 1 1604 14 discriminator 1 view .LVU2828
 11434 000a 234B     		ldr	r3, .L844+4
 11435 000c 53F82030 		ldr	r3, [r3, r0, lsl #2]
 11436 0010 1C7D     		ldrb	r4, [r3, #20]	@ zero_extendqisi2
 11437 0012 8C42     		cmp	r4, r1
 11438 0014 25D9     		bls	.L838
 11439              		.loc 1 1604 14 discriminator 3 view .LVU2829
 11440 0016 8C1D     		adds	r4, r1, #6
 11441 0018 53F82430 		ldr	r3, [r3, r4, lsl #2]
 11442 001c 1C78     		ldrb	r4, [r3]	@ zero_extendqisi2
 11443 001e 00E0     		b	.L834
 11444              	.L837:
 11445              		.loc 1 1604 14 view .LVU2830
 11446 0020 FF24     		movs	r4, #255
 11447              	.L834:
 11448              	.LVL1255:
1605:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     phy_addr = CAL_YTP_TO_PHYADDR(unit, port);
 11449              		.loc 1 1605 5 is_stmt 1 discriminator 6 view .LVU2831
 11450              		.loc 1 1605 16 is_stmt 0 discriminator 6 view .LVU2832
 11451 0022 1D4B     		ldr	r3, .L844+4
 11452 0024 53F82030 		ldr	r3, [r3, r0, lsl #2]
 11453 0028 0631     		adds	r1, r1, #6
 11454              	.LVL1256:
 11455              		.loc 1 1605 16 discriminator 6 view .LVU2833
 11456 002a 53F82130 		ldr	r3, [r3, r1, lsl #2]
 11457 002e D978     		ldrb	r1, [r3, #3]	@ zero_extendqisi2
 11458              	.LVL1257:
1606:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
1607:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     if(phy_addr != INVALID_ID)
 11459              		.loc 1 1607 5 is_stmt 1 discriminator 6 view .LVU2834
 11460              		.loc 1 1607 7 is_stmt 0 discriminator 6 view .LVU2835
 11461 0030 FF29     		cmp	r1, #255
 11462 0032 28D0     		beq	.L839
1608:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     {
1609:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         if(HALPHYDRV(unit, mac_id) != NULL)
 11463              		.loc 1 1609 9 is_stmt 1 view .LVU2836
 11464              		.loc 1 1609 12 is_stmt 0 view .LVU2837
 11465 0034 C0EBC003 		rsb	r3, r0, r0, lsl #3
 11466 0038 00EB8303 		add	r3, r0, r3, lsl #2
 11467 003c 2344     		add	r3, r3, r4
 11468 003e 174C     		ldr	r4, .L844+8
 11469              	.LVL1258:
 11470              		.loc 1 1609 12 view .LVU2838
 11471 0040 04EB8303 		add	r3, r4, r3, lsl #2
 11472 0044 5B68     		ldr	r3, [r3, #4]
 11473              		.loc 1 1609 11 view .LVU2839
 11474 0046 0BB3     		cbz	r3, .L840
1610:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         {
1611:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             CMM_ERR_CHK(HALPHYDRV_FUNC(unit, mac_id)->phy_crossover_status_get(unit, phy_addr, pSta
 11475              		.loc 1 1611 13 is_stmt 1 view .LVU2840
 11476              		.loc 1 1611 13 view .LVU2841
 11477 0048 9B68     		ldr	r3, [r3, #8]
 11478 004a DB6D     		ldr	r3, [r3, #92]
 11479 004c 9847     		blx	r3
 11480              	.LVL1259:
 11481              		.loc 1 1611 13 is_stmt 0 view .LVU2842
 11482 004e 0446     		mov	r4, r0
 11483              	.LVL1260:
 11484              		.loc 1 1611 13 view .LVU2843
 11485 0050 10F0FF03 		ands	r3, r0, #255
 11486 0054 1CD0     		beq	.L841
 11487              		.loc 1 1611 13 is_stmt 1 discriminator 1 view .LVU2844
 11488              		.loc 1 1611 13 discriminator 1 view .LVU2845
 11489 0056 124A     		ldr	r2, .L844+12
 11490 0058 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 11491 005a 012A     		cmp	r2, #1
 11492 005c 03D8     		bhi	.L843
 11493              	.LVL1261:
 11494              	.L836:
 11495              		.loc 1 1611 13 discriminator 5 view .LVU2846
 11496              		.loc 1 1611 13 discriminator 5 view .LVU2847
 11497              		.loc 1 1611 13 discriminator 5 view .LVU2848
 11498 005e E0B2     		uxtb	r0, r4
 11499 0060 12E0     		b	.L833
 11500              	.LVL1262:
 11501              	.L838:
1604:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     phy_addr = CAL_YTP_TO_PHYADDR(unit, port);
 11502              		.loc 1 1604 14 is_stmt 0 view .LVU2849
 11503 0062 FF24     		movs	r4, #255
 11504 0064 DDE7     		b	.L834
 11505              	.LVL1263:
 11506              	.L843:
 11507              		.loc 1 1611 13 is_stmt 1 discriminator 3 view .LVU2850
 11508              	.LBB113:
 11509              		.loc 1 1611 13 discriminator 3 view .LVU2851
 11510 0066 142B     		cmp	r3, #20
 11511 0068 28BF     		it	cs
 11512 006a 1423     		movcs	r3, #20
 11513 006c 1A46     		mov	r2, r3
 11514 006e 0D4B     		ldr	r3, .L844+16
 11515 0070 0093     		str	r3, [sp]
 11516 0072 0D4B     		ldr	r3, .L844+20
 11517 0074 0D49     		ldr	r1, .L844+24
 11518 0076 51F82220 		ldr	r2, [r1, r2, lsl #2]
 11519 007a 0D49     		ldr	r1, .L844+28
 11520 007c 8968     		ldr	r1, [r1, #8]
 11521 007e 0D48     		ldr	r0, .L844+32
 11522              	.LVL1264:
 11523              		.loc 1 1611 13 is_stmt 0 discriminator 3 view .LVU2852
 11524 0080 FFF7FEFF 		bl	osal_printf
 11525              	.LVL1265:
 11526 0084 EBE7     		b	.L836
 11527              	.LVL1266:
 11528              	.L839:
 11529              		.loc 1 1611 13 discriminator 3 view .LVU2853
 11530              	.LBE113:
1612:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             return CMM_ERR_OK;
1613:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         }
1614:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     }
1615:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
1616:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     return CMM_ERR_FAIL;
 11531              		.loc 1 1616 12 view .LVU2854
 11532 0086 0120     		movs	r0, #1
 11533              	.LVL1267:
 11534              	.L833:
1617:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** }
 11535              		.loc 1 1617 1 view .LVU2855
 11536 0088 02B0     		add	sp, sp, #8
 11537              		.cfi_remember_state
 11538              		.cfi_def_cfa_offset 8
 11539              		@ sp needed
 11540 008a 10BD     		pop	{r4, pc}
 11541              	.LVL1268:
 11542              	.L840:
 11543              		.cfi_restore_state
1616:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** }
 11544              		.loc 1 1616 12 view .LVU2856
 11545 008c 0120     		movs	r0, #1
 11546              	.LVL1269:
1616:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** }
 11547              		.loc 1 1616 12 view .LVU2857
 11548 008e FBE7     		b	.L833
 11549              	.LVL1270:
 11550              	.L841:
1612:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             return CMM_ERR_OK;
 11551              		.loc 1 1612 20 view .LVU2858
 11552 0090 0020     		movs	r0, #0
 11553              	.LVL1271:
1612:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             return CMM_ERR_OK;
 11554              		.loc 1 1612 20 view .LVU2859
 11555 0092 F9E7     		b	.L833
 11556              	.L845:
 11557              		.align	2
 11558              	.L844:
 11559 0094 00000000 		.word	gcal_inited
 11560 0098 00000000 		.word	gpSwitchUnit
 11561 009c 00000000 		.word	gHalCtrl
 11562 00a0 00000000 		.word	yt_debug_level
 11563 00a4 00000000 		.word	__FUNCTION__.6
 11564 00a8 00000000 		.word	.LC58
 11565 00ac 00000000 		.word	_yt_errmsg
 11566 00b0 00000000 		.word	_yt_prompt_msg
 11567 00b4 34000000 		.word	.LC1
 11568              		.cfi_endproc
 11569              	.LFE53:
 11571              		.section	.text.fal_tiger_port_phyGreen_enable_set,"ax",%progbits
 11572              		.align	1
 11573              		.global	fal_tiger_port_phyGreen_enable_set
 11574              		.syntax unified
 11575              		.thumb
 11576              		.thumb_func
 11578              	fal_tiger_port_phyGreen_enable_set:
 11579              	.LVL1272:
 11580              	.LFB54:
1618:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
1619:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** yt_ret_t fal_tiger_port_phyGreen_enable_set(yt_unit_t unit, yt_port_t port, yt_enable_t enable)
1620:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** {
 11581              		.loc 1 1620 1 is_stmt 1 view -0
 11582              		.cfi_startproc
 11583              		@ args = 0, pretend = 0, frame = 0
 11584              		@ frame_needed = 0, uses_anonymous_args = 0
 11585              		.loc 1 1620 1 is_stmt 0 view .LVU2861
 11586 0000 10B5     		push	{r4, lr}
 11587              		.cfi_def_cfa_offset 8
 11588              		.cfi_offset 4, -8
 11589              		.cfi_offset 14, -4
1621:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     yt_port_t phy_addr;
 11590              		.loc 1 1621 5 is_stmt 1 view .LVU2862
1622:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     yt_macid_t mac_id;
 11591              		.loc 1 1622 5 view .LVU2863
1623:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
1624:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     mac_id = CAL_YTP_TO_MAC(unit, port);
 11592              		.loc 1 1624 5 view .LVU2864
 11593              		.loc 1 1624 14 is_stmt 0 view .LVU2865
 11594 0002 164B     		ldr	r3, .L854
 11595 0004 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 11596 0006 53B1     		cbz	r3, .L849
 11597              		.loc 1 1624 14 discriminator 1 view .LVU2866
 11598 0008 154B     		ldr	r3, .L854+4
 11599 000a 53F82030 		ldr	r3, [r3, r0, lsl #2]
 11600 000e 1C7D     		ldrb	r4, [r3, #20]	@ zero_extendqisi2
 11601 0010 8C42     		cmp	r4, r1
 11602 0012 1DD9     		bls	.L850
 11603              		.loc 1 1624 14 discriminator 3 view .LVU2867
 11604 0014 8C1D     		adds	r4, r1, #6
 11605 0016 53F82430 		ldr	r3, [r3, r4, lsl #2]
 11606 001a 1C78     		ldrb	r4, [r3]	@ zero_extendqisi2
 11607 001c 00E0     		b	.L847
 11608              	.L849:
 11609              		.loc 1 1624 14 view .LVU2868
 11610 001e FF24     		movs	r4, #255
 11611              	.L847:
 11612              	.LVL1273:
1625:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     phy_addr = CAL_YTP_TO_PHYADDR(unit, port);
 11613              		.loc 1 1625 5 is_stmt 1 discriminator 6 view .LVU2869
 11614              		.loc 1 1625 16 is_stmt 0 discriminator 6 view .LVU2870
 11615 0020 0F4B     		ldr	r3, .L854+4
 11616 0022 53F82030 		ldr	r3, [r3, r0, lsl #2]
 11617 0026 0631     		adds	r1, r1, #6
 11618              	.LVL1274:
 11619              		.loc 1 1625 16 discriminator 6 view .LVU2871
 11620 0028 53F82130 		ldr	r3, [r3, r1, lsl #2]
 11621 002c D978     		ldrb	r1, [r3, #3]	@ zero_extendqisi2
 11622              	.LVL1275:
1626:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
1627:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     if(phy_addr != INVALID_ID)
 11623              		.loc 1 1627 5 is_stmt 1 discriminator 6 view .LVU2872
 11624              		.loc 1 1627 7 is_stmt 0 discriminator 6 view .LVU2873
 11625 002e FF29     		cmp	r1, #255
 11626 0030 10D0     		beq	.L851
1628:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     {
1629:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         if(HALPHYDRV(unit, mac_id) != NULL)
 11627              		.loc 1 1629 9 is_stmt 1 view .LVU2874
 11628              		.loc 1 1629 12 is_stmt 0 view .LVU2875
 11629 0032 C0EBC003 		rsb	r3, r0, r0, lsl #3
 11630 0036 00EB8303 		add	r3, r0, r3, lsl #2
 11631 003a 2344     		add	r3, r3, r4
 11632 003c 094C     		ldr	r4, .L854+8
 11633              	.LVL1276:
 11634              		.loc 1 1629 12 view .LVU2876
 11635 003e 04EB8303 		add	r3, r4, r3, lsl #2
 11636 0042 5B68     		ldr	r3, [r3, #4]
 11637              		.loc 1 1629 11 view .LVU2877
 11638 0044 43B1     		cbz	r3, .L852
1630:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         {
1631:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             HALPHYDRV_FUNC(unit, mac_id)->phy_green_enable_set(unit, phy_addr, enable);
 11639              		.loc 1 1631 13 is_stmt 1 view .LVU2878
 11640 0046 9B68     		ldr	r3, [r3, #8]
 11641              		.loc 1 1631 41 is_stmt 0 view .LVU2879
 11642 0048 5B6E     		ldr	r3, [r3, #100]
 11643              		.loc 1 1631 13 view .LVU2880
 11644 004a 9847     		blx	r3
 11645              	.LVL1277:
1632:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             return CMM_ERR_OK;
 11646              		.loc 1 1632 13 is_stmt 1 view .LVU2881
 11647              		.loc 1 1632 20 is_stmt 0 view .LVU2882
 11648 004c 0020     		movs	r0, #0
 11649              	.L846:
1633:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         }
1634:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     }
1635:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
1636:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     return CMM_ERR_FAIL;
1637:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** }
 11650              		.loc 1 1637 1 view .LVU2883
 11651 004e 10BD     		pop	{r4, pc}
 11652              	.LVL1278:
 11653              	.L850:
1624:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     phy_addr = CAL_YTP_TO_PHYADDR(unit, port);
 11654              		.loc 1 1624 14 view .LVU2884
 11655 0050 FF24     		movs	r4, #255
 11656 0052 E5E7     		b	.L847
 11657              	.LVL1279:
 11658              	.L851:
1636:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** }
 11659              		.loc 1 1636 12 view .LVU2885
 11660 0054 0120     		movs	r0, #1
 11661              	.LVL1280:
1636:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** }
 11662              		.loc 1 1636 12 view .LVU2886
 11663 0056 FAE7     		b	.L846
 11664              	.LVL1281:
 11665              	.L852:
1636:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** }
 11666              		.loc 1 1636 12 view .LVU2887
 11667 0058 0120     		movs	r0, #1
 11668              	.LVL1282:
1636:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** }
 11669              		.loc 1 1636 12 view .LVU2888
 11670 005a F8E7     		b	.L846
 11671              	.L855:
 11672              		.align	2
 11673              	.L854:
 11674 005c 00000000 		.word	gcal_inited
 11675 0060 00000000 		.word	gpSwitchUnit
 11676 0064 00000000 		.word	gHalCtrl
 11677              		.cfi_endproc
 11678              	.LFE54:
 11680              		.section	.text.fal_tiger_port_phyGreen_enable_get,"ax",%progbits
 11681              		.align	1
 11682              		.global	fal_tiger_port_phyGreen_enable_get
 11683              		.syntax unified
 11684              		.thumb
 11685              		.thumb_func
 11687              	fal_tiger_port_phyGreen_enable_get:
 11688              	.LVL1283:
 11689              	.LFB55:
1638:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
1639:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** yt_ret_t fal_tiger_port_phyGreen_enable_get(yt_unit_t unit, yt_port_t port, yt_enable_t *pEnable)
1640:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** {
 11690              		.loc 1 1640 1 is_stmt 1 view -0
 11691              		.cfi_startproc
 11692              		@ args = 0, pretend = 0, frame = 0
 11693              		@ frame_needed = 0, uses_anonymous_args = 0
 11694              		.loc 1 1640 1 is_stmt 0 view .LVU2890
 11695 0000 10B5     		push	{r4, lr}
 11696              		.cfi_def_cfa_offset 8
 11697              		.cfi_offset 4, -8
 11698              		.cfi_offset 14, -4
1641:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     yt_port_t phy_addr;
 11699              		.loc 1 1641 5 is_stmt 1 view .LVU2891
1642:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     yt_macid_t mac_id;
 11700              		.loc 1 1642 5 view .LVU2892
1643:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
1644:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     mac_id = CAL_YTP_TO_MAC(unit, port);
 11701              		.loc 1 1644 5 view .LVU2893
 11702              		.loc 1 1644 14 is_stmt 0 view .LVU2894
 11703 0002 164B     		ldr	r3, .L864
 11704 0004 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 11705 0006 53B1     		cbz	r3, .L859
 11706              		.loc 1 1644 14 discriminator 1 view .LVU2895
 11707 0008 154B     		ldr	r3, .L864+4
 11708 000a 53F82030 		ldr	r3, [r3, r0, lsl #2]
 11709 000e 1C7D     		ldrb	r4, [r3, #20]	@ zero_extendqisi2
 11710 0010 8C42     		cmp	r4, r1
 11711 0012 1DD9     		bls	.L860
 11712              		.loc 1 1644 14 discriminator 3 view .LVU2896
 11713 0014 8C1D     		adds	r4, r1, #6
 11714 0016 53F82430 		ldr	r3, [r3, r4, lsl #2]
 11715 001a 1C78     		ldrb	r4, [r3]	@ zero_extendqisi2
 11716 001c 00E0     		b	.L857
 11717              	.L859:
 11718              		.loc 1 1644 14 view .LVU2897
 11719 001e FF24     		movs	r4, #255
 11720              	.L857:
 11721              	.LVL1284:
1645:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     phy_addr = CAL_YTP_TO_PHYADDR(unit, port);
 11722              		.loc 1 1645 5 is_stmt 1 discriminator 6 view .LVU2898
 11723              		.loc 1 1645 16 is_stmt 0 discriminator 6 view .LVU2899
 11724 0020 0F4B     		ldr	r3, .L864+4
 11725 0022 53F82030 		ldr	r3, [r3, r0, lsl #2]
 11726 0026 0631     		adds	r1, r1, #6
 11727              	.LVL1285:
 11728              		.loc 1 1645 16 discriminator 6 view .LVU2900
 11729 0028 53F82130 		ldr	r3, [r3, r1, lsl #2]
 11730 002c D978     		ldrb	r1, [r3, #3]	@ zero_extendqisi2
 11731              	.LVL1286:
1646:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
1647:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     if(phy_addr != INVALID_ID)
 11732              		.loc 1 1647 5 is_stmt 1 discriminator 6 view .LVU2901
 11733              		.loc 1 1647 7 is_stmt 0 discriminator 6 view .LVU2902
 11734 002e FF29     		cmp	r1, #255
 11735 0030 10D0     		beq	.L861
1648:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     {
1649:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         if(HALPHYDRV(unit, mac_id) != NULL)
 11736              		.loc 1 1649 9 is_stmt 1 view .LVU2903
 11737              		.loc 1 1649 12 is_stmt 0 view .LVU2904
 11738 0032 C0EBC003 		rsb	r3, r0, r0, lsl #3
 11739 0036 00EB8303 		add	r3, r0, r3, lsl #2
 11740 003a 2344     		add	r3, r3, r4
 11741 003c 094C     		ldr	r4, .L864+8
 11742              	.LVL1287:
 11743              		.loc 1 1649 12 view .LVU2905
 11744 003e 04EB8303 		add	r3, r4, r3, lsl #2
 11745 0042 5B68     		ldr	r3, [r3, #4]
 11746              		.loc 1 1649 11 view .LVU2906
 11747 0044 43B1     		cbz	r3, .L862
1650:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         {
1651:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             HALPHYDRV_FUNC(unit, mac_id)->phy_green_enable_get(unit, phy_addr, pEnable);
 11748              		.loc 1 1651 13 is_stmt 1 view .LVU2907
 11749 0046 9B68     		ldr	r3, [r3, #8]
 11750              		.loc 1 1651 41 is_stmt 0 view .LVU2908
 11751 0048 9B6E     		ldr	r3, [r3, #104]
 11752              		.loc 1 1651 13 view .LVU2909
 11753 004a 9847     		blx	r3
 11754              	.LVL1288:
1652:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             return CMM_ERR_OK;
 11755              		.loc 1 1652 13 is_stmt 1 view .LVU2910
 11756              		.loc 1 1652 20 is_stmt 0 view .LVU2911
 11757 004c 0020     		movs	r0, #0
 11758              	.L856:
1653:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         }
1654:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     }
1655:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
1656:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     return CMM_ERR_FAIL;
1657:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** }
 11759              		.loc 1 1657 1 view .LVU2912
 11760 004e 10BD     		pop	{r4, pc}
 11761              	.LVL1289:
 11762              	.L860:
1644:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     phy_addr = CAL_YTP_TO_PHYADDR(unit, port);
 11763              		.loc 1 1644 14 view .LVU2913
 11764 0050 FF24     		movs	r4, #255
 11765 0052 E5E7     		b	.L857
 11766              	.LVL1290:
 11767              	.L861:
1656:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** }
 11768              		.loc 1 1656 12 view .LVU2914
 11769 0054 0120     		movs	r0, #1
 11770              	.LVL1291:
1656:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** }
 11771              		.loc 1 1656 12 view .LVU2915
 11772 0056 FAE7     		b	.L856
 11773              	.LVL1292:
 11774              	.L862:
1656:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** }
 11775              		.loc 1 1656 12 view .LVU2916
 11776 0058 0120     		movs	r0, #1
 11777              	.LVL1293:
1656:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** }
 11778              		.loc 1 1656 12 view .LVU2917
 11779 005a F8E7     		b	.L856
 11780              	.L865:
 11781              		.align	2
 11782              	.L864:
 11783 005c 00000000 		.word	gcal_inited
 11784 0060 00000000 		.word	gpSwitchUnit
 11785 0064 00000000 		.word	gHalCtrl
 11786              		.cfi_endproc
 11787              	.LFE55:
 11789              		.section	.text.fal_tiger_port_extif_xmiiClk_invert_set,"ax",%progbits
 11790              		.align	1
 11791              		.global	fal_tiger_port_extif_xmiiClk_invert_set
 11792              		.syntax unified
 11793              		.thumb
 11794              		.thumb_func
 11796              	fal_tiger_port_extif_xmiiClk_invert_set:
 11797              	.LVL1294:
 11798              	.LFB56:
1658:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
1659:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** /**
1660:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****  * @internal      fal_tiger_port_extif_xmiiClk_invert_set
1661:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****  * @endinternal
1662:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****  *
1663:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****  * @brief         set extif xmii clk invert 
1664:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****  * @note          APPLICABLE DEVICES  -Tiger
1665:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****  * @param[in]     unit                -unit id
1666:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****  * @param[in]     port                -port num
1667:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****  * @param[in]     state                -xmii clk revert enable/disable
1668:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****  * @retval        CMM_ERR_OK          -on success
1669:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****  * @retval        CMM_ERR_FAIL        -on fail
1670:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****  */
1671:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** yt_ret_t fal_tiger_port_extif_xmiiClk_invert_set(yt_unit_t unit, yt_port_t port,yt_enable_t state)
1672:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** {
 11799              		.loc 1 1672 1 is_stmt 1 view -0
 11800              		.cfi_startproc
 11801              		@ args = 0, pretend = 0, frame = 8
 11802              		@ frame_needed = 0, uses_anonymous_args = 0
 11803              		.loc 1 1672 1 is_stmt 0 view .LVU2919
 11804 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 11805              		.cfi_def_cfa_offset 20
 11806              		.cfi_offset 4, -20
 11807              		.cfi_offset 5, -16
 11808              		.cfi_offset 6, -12
 11809              		.cfi_offset 7, -8
 11810              		.cfi_offset 14, -4
 11811 0002 85B0     		sub	sp, sp, #20
 11812              		.cfi_def_cfa_offset 40
 11813 0004 0546     		mov	r5, r0
 11814 0006 1646     		mov	r6, r2
1673:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     cmm_err_t ret = CMM_ERR_OK;
 11815              		.loc 1 1673 5 is_stmt 1 view .LVU2920
 11816              	.LVL1295:
1674:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     extif0_mode_t extif_data;
 11817              		.loc 1 1674 5 view .LVU2921
1675:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     yt_port_t extif_id;
 11818              		.loc 1 1675 5 view .LVU2922
1676:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     uint32_t extif_mode_reg;
 11819              		.loc 1 1676 5 view .LVU2923
1677:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     
1678:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     if (CAL_YTP_TO_MAC(unit, port) == 4)
 11820              		.loc 1 1678 5 view .LVU2924
 11821              		.loc 1 1678 9 is_stmt 0 view .LVU2925
 11822 0008 3D4B     		ldr	r3, .L884
 11823 000a 1878     		ldrb	r0, [r3]	@ zero_extendqisi2
 11824              	.LVL1296:
 11825              		.loc 1 1678 8 view .LVU2926
 11826 000c 58B1     		cbz	r0, .L867
 11827              		.loc 1 1678 9 discriminator 1 view .LVU2927
 11828 000e 3D4B     		ldr	r3, .L884+4
 11829 0010 53F82530 		ldr	r3, [r3, r5, lsl #2]
 11830 0014 1A7D     		ldrb	r2, [r3, #20]	@ zero_extendqisi2
 11831              	.LVL1297:
 11832              		.loc 1 1678 9 discriminator 1 view .LVU2928
 11833 0016 8A42     		cmp	r2, r1
 11834 0018 05D9     		bls	.L867
 11835              		.loc 1 1678 9 discriminator 2 view .LVU2929
 11836 001a 8A1D     		adds	r2, r1, #6
 11837 001c 53F82230 		ldr	r3, [r3, r2, lsl #2]
 11838 0020 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 11839              		.loc 1 1678 36 discriminator 2 view .LVU2930
 11840 0022 042B     		cmp	r3, #4
 11841 0024 2CD0     		beq	.L874
 11842              	.L867:
1679:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     {
1680:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         extif_id = 1;
1681:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     }
1682:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     else
1683:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     {
1684:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         extif_id = CAL_YTP_TO_EXTPORT(unit, port);
 11843              		.loc 1 1684 9 is_stmt 1 view .LVU2931
 11844              		.loc 1 1684 20 is_stmt 0 view .LVU2932
 11845 0026 50B1     		cbz	r0, .L875
 11846              		.loc 1 1684 20 discriminator 1 view .LVU2933
 11847 0028 364B     		ldr	r3, .L884+4
 11848 002a 53F82530 		ldr	r3, [r3, r5, lsl #2]
 11849 002e 1A7D     		ldrb	r2, [r3, #20]	@ zero_extendqisi2
 11850 0030 8A42     		cmp	r2, r1
 11851 0032 23D9     		bls	.L876
 11852              		.loc 1 1684 20 discriminator 3 view .LVU2934
 11853 0034 0631     		adds	r1, r1, #6
 11854              	.LVL1298:
 11855              		.loc 1 1684 20 discriminator 3 view .LVU2935
 11856 0036 53F82130 		ldr	r3, [r3, r1, lsl #2]
 11857 003a 1878     		ldrb	r0, [r3]	@ zero_extendqisi2
 11858 003c 00E0     		b	.L869
 11859              	.LVL1299:
 11860              	.L875:
 11861              		.loc 1 1684 20 view .LVU2936
 11862 003e FF20     		movs	r0, #255
 11863              	.LVL1300:
 11864              	.L869:
 11865              		.loc 1 1684 20 discriminator 6 view .LVU2937
 11866 0040 304B     		ldr	r3, .L884+4
 11867 0042 53F82530 		ldr	r3, [r3, r5, lsl #2]
 11868 0046 D3F8B010 		ldr	r1, [r3, #176]
 11869 004a FFF7FEFF 		bl	chipdef_get_extif_by_macid
 11870              	.LVL1301:
1685:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         if(extif_id == INVALID_ID)
 11871              		.loc 1 1685 9 is_stmt 1 discriminator 6 view .LVU2938
 11872              		.loc 1 1685 11 is_stmt 0 discriminator 6 view .LVU2939
 11873 004e FF28     		cmp	r0, #255
 11874 0050 54D0     		beq	.L877
1686:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         {
1687:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             return CMM_ERR_INPUT;
1688:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         }
1689:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     }
1690:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     extif_mode_reg = (extif_id == 0) ? EXTIF0_MODEm : EXTIF1_MODEm;
 11875              		.loc 1 1690 5 is_stmt 1 view .LVU2940
 11876              		.loc 1 1690 53 is_stmt 0 view .LVU2941
 11877 0052 B8B9     		cbnz	r0, .L878
 11878 0054 1427     		movs	r7, #20
 11879              	.LVL1302:
 11880              	.L868:
1691:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     CMM_ERR_CHK(HAL_TBL_REG_READ(unit, extif_mode_reg, 0, sizeof(extif0_mode_t), &extif_data), ret)
 11881              		.loc 1 1691 5 is_stmt 1 discriminator 4 view .LVU2942
 11882              		.loc 1 1691 5 discriminator 4 view .LVU2943
 11883 0056 03AB     		add	r3, sp, #12
 11884 0058 0093     		str	r3, [sp]
 11885 005a 0423     		movs	r3, #4
 11886 005c 0022     		movs	r2, #0
 11887 005e 3946     		mov	r1, r7
 11888 0060 2846     		mov	r0, r5
 11889 0062 FFF7FEFF 		bl	hal_table_reg_read
 11890              	.LVL1303:
 11891 0066 0446     		mov	r4, r0
 11892              	.LVL1304:
 11893              		.loc 1 1691 5 is_stmt 0 discriminator 4 view .LVU2944
 11894 0068 10F0FF03 		ands	r3, r0, #255
 11895 006c 1CD0     		beq	.L871
 11896              		.loc 1 1691 5 is_stmt 1 discriminator 1 view .LVU2945
 11897              		.loc 1 1691 5 discriminator 1 view .LVU2946
 11898 006e 264A     		ldr	r2, .L884+8
 11899 0070 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 11900 0072 012A     		cmp	r2, #1
 11901 0074 08D8     		bhi	.L881
 11902              	.LVL1305:
 11903              	.L872:
 11904              		.loc 1 1691 5 discriminator 5 view .LVU2947
 11905              		.loc 1 1691 5 discriminator 5 view .LVU2948
 11906              		.loc 1 1691 5 discriminator 5 view .LVU2949
 11907 0076 E0B2     		uxtb	r0, r4
 11908              	.LVL1306:
 11909              	.L866:
1692:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     HAL_FIELD_SET(extif_mode_reg, EXTIF0_MODE_XMII_TXC_IN_SELf, &extif_data, state);
1693:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     CMM_ERR_CHK(HAL_TBL_REG_WRITE(unit, extif_mode_reg, 0, sizeof(extif0_mode_t), &extif_data), ret
1694:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     return CMM_ERR_OK;
1695:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** }
 11910              		.loc 1 1695 1 is_stmt 0 view .LVU2950
 11911 0078 05B0     		add	sp, sp, #20
 11912              		.cfi_remember_state
 11913              		.cfi_def_cfa_offset 20
 11914              		@ sp needed
 11915 007a F0BD     		pop	{r4, r5, r6, r7, pc}
 11916              	.LVL1307:
 11917              	.L876:
 11918              		.cfi_restore_state
1684:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         if(extif_id == INVALID_ID)
 11919              		.loc 1 1684 20 view .LVU2951
 11920 007c FF20     		movs	r0, #255
 11921 007e DFE7     		b	.L869
 11922              	.L874:
1690:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     CMM_ERR_CHK(HAL_TBL_REG_READ(unit, extif_mode_reg, 0, sizeof(extif0_mode_t), &extif_data), ret)
 11923              		.loc 1 1690 53 view .LVU2952
 11924 0080 1627     		movs	r7, #22
 11925 0082 E8E7     		b	.L868
 11926              	.LVL1308:
 11927              	.L878:
1690:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     CMM_ERR_CHK(HAL_TBL_REG_READ(unit, extif_mode_reg, 0, sizeof(extif0_mode_t), &extif_data), ret)
 11928              		.loc 1 1690 53 view .LVU2953
 11929 0084 1627     		movs	r7, #22
 11930 0086 E6E7     		b	.L868
 11931              	.LVL1309:
 11932              	.L881:
1691:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     HAL_FIELD_SET(extif_mode_reg, EXTIF0_MODE_XMII_TXC_IN_SELf, &extif_data, state);
 11933              		.loc 1 1691 5 is_stmt 1 discriminator 3 view .LVU2954
 11934              	.LBB114:
1691:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     HAL_FIELD_SET(extif_mode_reg, EXTIF0_MODE_XMII_TXC_IN_SELf, &extif_data, state);
 11935              		.loc 1 1691 5 discriminator 3 view .LVU2955
 11936 0088 142B     		cmp	r3, #20
 11937 008a 28BF     		it	cs
 11938 008c 1423     		movcs	r3, #20
 11939 008e 1A46     		mov	r2, r3
 11940 0090 1E4B     		ldr	r3, .L884+12
 11941 0092 0093     		str	r3, [sp]
 11942 0094 1E4B     		ldr	r3, .L884+16
 11943 0096 1F49     		ldr	r1, .L884+20
 11944 0098 51F82220 		ldr	r2, [r1, r2, lsl #2]
 11945 009c 1E49     		ldr	r1, .L884+24
 11946 009e 8968     		ldr	r1, [r1, #8]
 11947 00a0 1E48     		ldr	r0, .L884+28
 11948              	.LVL1310:
1691:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     HAL_FIELD_SET(extif_mode_reg, EXTIF0_MODE_XMII_TXC_IN_SELf, &extif_data, state);
 11949              		.loc 1 1691 5 is_stmt 0 discriminator 3 view .LVU2956
 11950 00a2 FFF7FEFF 		bl	osal_printf
 11951              	.LVL1311:
 11952 00a6 E6E7     		b	.L872
 11953              	.LVL1312:
 11954              	.L871:
1691:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     HAL_FIELD_SET(extif_mode_reg, EXTIF0_MODE_XMII_TXC_IN_SELf, &extif_data, state);
 11955              		.loc 1 1691 5 discriminator 3 view .LVU2957
 11956              	.LBE114:
1691:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     HAL_FIELD_SET(extif_mode_reg, EXTIF0_MODE_XMII_TXC_IN_SELf, &extif_data, state);
 11957              		.loc 1 1691 5 is_stmt 1 discriminator 2 view .LVU2958
1692:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     CMM_ERR_CHK(HAL_TBL_REG_WRITE(unit, extif_mode_reg, 0, sizeof(extif0_mode_t), &extif_data), ret
 11958              		.loc 1 1692 5 discriminator 2 view .LVU2959
 11959 00a8 03AC     		add	r4, sp, #12
 11960 00aa 3346     		mov	r3, r6
 11961 00ac 2246     		mov	r2, r4
 11962 00ae 0921     		movs	r1, #9
 11963 00b0 3846     		mov	r0, r7
 11964              	.LVL1313:
1692:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     CMM_ERR_CHK(HAL_TBL_REG_WRITE(unit, extif_mode_reg, 0, sizeof(extif0_mode_t), &extif_data), ret
 11965              		.loc 1 1692 5 is_stmt 0 discriminator 2 view .LVU2960
 11966 00b2 FFF7FEFF 		bl	hal_tbl_reg_field_set
 11967              	.LVL1314:
1693:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     return CMM_ERR_OK;
 11968              		.loc 1 1693 5 is_stmt 1 discriminator 2 view .LVU2961
1693:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     return CMM_ERR_OK;
 11969              		.loc 1 1693 5 discriminator 2 view .LVU2962
 11970 00b6 0094     		str	r4, [sp]
 11971 00b8 0423     		movs	r3, #4
 11972 00ba 0022     		movs	r2, #0
 11973 00bc 3946     		mov	r1, r7
 11974 00be 2846     		mov	r0, r5
 11975 00c0 FFF7FEFF 		bl	hal_table_reg_write
 11976              	.LVL1315:
 11977 00c4 0446     		mov	r4, r0
 11978              	.LVL1316:
1693:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     return CMM_ERR_OK;
 11979              		.loc 1 1693 5 is_stmt 0 discriminator 2 view .LVU2963
 11980 00c6 10F0FF03 		ands	r3, r0, #255
 11981 00ca 01D1     		bne	.L882
1694:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** }
 11982              		.loc 1 1694 12 view .LVU2964
 11983 00cc 0020     		movs	r0, #0
 11984              	.LVL1317:
1694:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** }
 11985              		.loc 1 1694 12 view .LVU2965
 11986 00ce D3E7     		b	.L866
 11987              	.LVL1318:
 11988              	.L882:
1693:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     return CMM_ERR_OK;
 11989              		.loc 1 1693 5 is_stmt 1 discriminator 1 view .LVU2966
1693:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     return CMM_ERR_OK;
 11990              		.loc 1 1693 5 discriminator 1 view .LVU2967
 11991 00d0 0D4A     		ldr	r2, .L884+8
 11992 00d2 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 11993 00d4 012A     		cmp	r2, #1
 11994 00d6 01D8     		bhi	.L883
 11995              	.LVL1319:
 11996              	.L873:
1693:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     return CMM_ERR_OK;
 11997              		.loc 1 1693 5 discriminator 5 view .LVU2968
1693:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     return CMM_ERR_OK;
 11998              		.loc 1 1693 5 discriminator 5 view .LVU2969
1693:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     return CMM_ERR_OK;
 11999              		.loc 1 1693 5 discriminator 5 view .LVU2970
 12000 00d8 E0B2     		uxtb	r0, r4
 12001 00da CDE7     		b	.L866
 12002              	.LVL1320:
 12003              	.L883:
1693:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     return CMM_ERR_OK;
 12004              		.loc 1 1693 5 discriminator 3 view .LVU2971
 12005              	.LBB115:
1693:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     return CMM_ERR_OK;
 12006              		.loc 1 1693 5 discriminator 3 view .LVU2972
 12007 00dc 142B     		cmp	r3, #20
 12008 00de 28BF     		it	cs
 12009 00e0 1423     		movcs	r3, #20
 12010 00e2 1A46     		mov	r2, r3
 12011 00e4 094B     		ldr	r3, .L884+12
 12012 00e6 0093     		str	r3, [sp]
 12013 00e8 0D4B     		ldr	r3, .L884+32
 12014 00ea 0A49     		ldr	r1, .L884+20
 12015 00ec 51F82220 		ldr	r2, [r1, r2, lsl #2]
 12016 00f0 0949     		ldr	r1, .L884+24
 12017 00f2 8968     		ldr	r1, [r1, #8]
 12018 00f4 0948     		ldr	r0, .L884+28
 12019              	.LVL1321:
1693:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     return CMM_ERR_OK;
 12020              		.loc 1 1693 5 is_stmt 0 discriminator 3 view .LVU2973
 12021 00f6 FFF7FEFF 		bl	osal_printf
 12022              	.LVL1322:
 12023 00fa EDE7     		b	.L873
 12024              	.LVL1323:
 12025              	.L877:
1693:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     return CMM_ERR_OK;
 12026              		.loc 1 1693 5 discriminator 3 view .LVU2974
 12027              	.LBE115:
1687:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         }
 12028              		.loc 1 1687 20 view .LVU2975
 12029 00fc 0520     		movs	r0, #5
 12030              	.LVL1324:
1687:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         }
 12031              		.loc 1 1687 20 view .LVU2976
 12032 00fe BBE7     		b	.L866
 12033              	.L885:
 12034              		.align	2
 12035              	.L884:
 12036 0100 00000000 		.word	gcal_inited
 12037 0104 00000000 		.word	gpSwitchUnit
 12038 0108 00000000 		.word	yt_debug_level
 12039 010c 00000000 		.word	__FUNCTION__.5
 12040 0110 58000000 		.word	.LC30
 12041 0114 00000000 		.word	_yt_errmsg
 12042 0118 00000000 		.word	_yt_prompt_msg
 12043 011c 34000000 		.word	.LC1
 12044 0120 A4000000 		.word	.LC31
 12045              		.cfi_endproc
 12046              	.LFE56:
 12048              		.section	.text.fal_tiger_port_extif_xmiiClk_invert_get,"ax",%progbits
 12049              		.align	1
 12050              		.global	fal_tiger_port_extif_xmiiClk_invert_get
 12051              		.syntax unified
 12052              		.thumb
 12053              		.thumb_func
 12055              	fal_tiger_port_extif_xmiiClk_invert_get:
 12056              	.LVL1325:
 12057              	.LFB57:
1696:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
1697:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
1698:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** /**
1699:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****  * @internal      fal_tiger_port_extif_xmiiClk_invert_get
1700:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****  * @endinternal
1701:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****  *
1702:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****  * @brief         get extif xmii clk invert 
1703:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****  * @note          APPLICABLE DEVICES  -Tiger
1704:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****  * @param[in]     unit                -unit id
1705:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****  * @param[in]     port                -port num
1706:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****  * @param[out]    pState               -x
1707:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****  * @retval        CMM_ERR_OK          -on success
1708:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****  * @retval        CMM_ERR_FAIL        -on fail
1709:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****  */
1710:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** yt_ret_t fal_tiger_port_extif_xmiiClk_invert_get(yt_unit_t unit, yt_port_t port, yt_enable_t *pStat
1711:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** {
 12058              		.loc 1 1711 1 is_stmt 1 view -0
 12059              		.cfi_startproc
 12060              		@ args = 0, pretend = 0, frame = 8
 12061              		@ frame_needed = 0, uses_anonymous_args = 0
 12062              		.loc 1 1711 1 is_stmt 0 view .LVU2978
 12063 0000 70B5     		push	{r4, r5, r6, lr}
 12064              		.cfi_def_cfa_offset 16
 12065              		.cfi_offset 4, -16
 12066              		.cfi_offset 5, -12
 12067              		.cfi_offset 6, -8
 12068              		.cfi_offset 14, -4
 12069 0002 84B0     		sub	sp, sp, #16
 12070              		.cfi_def_cfa_offset 32
 12071 0004 0446     		mov	r4, r0
 12072 0006 1546     		mov	r5, r2
1712:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     cmm_err_t ret = CMM_ERR_OK;
 12073              		.loc 1 1712 5 is_stmt 1 view .LVU2979
 12074              	.LVL1326:
1713:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     extif0_mode_t extif_data;
 12075              		.loc 1 1713 5 view .LVU2980
1714:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     yt_port_t extif_id;
 12076              		.loc 1 1714 5 view .LVU2981
1715:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     uint32_t extif_mode_reg;
 12077              		.loc 1 1715 5 view .LVU2982
1716:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
1717:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     if (CAL_YTP_TO_MAC(unit, port) == 4)
 12078              		.loc 1 1717 5 view .LVU2983
 12079              		.loc 1 1717 9 is_stmt 0 view .LVU2984
 12080 0008 2D4B     		ldr	r3, .L900
 12081 000a 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 12082              		.loc 1 1717 8 view .LVU2985
 12083 000c 5BB1     		cbz	r3, .L887
 12084              		.loc 1 1717 9 discriminator 1 view .LVU2986
 12085 000e 2D4A     		ldr	r2, .L900+4
 12086              	.LVL1327:
 12087              		.loc 1 1717 9 discriminator 1 view .LVU2987
 12088 0010 52F82020 		ldr	r2, [r2, r0, lsl #2]
 12089 0014 107D     		ldrb	r0, [r2, #20]	@ zero_extendqisi2
 12090              	.LVL1328:
 12091              		.loc 1 1717 9 discriminator 1 view .LVU2988
 12092 0016 8842     		cmp	r0, r1
 12093 0018 05D9     		bls	.L887
 12094              		.loc 1 1717 9 discriminator 2 view .LVU2989
 12095 001a 881D     		adds	r0, r1, #6
 12096 001c 52F82020 		ldr	r2, [r2, r0, lsl #2]
 12097 0020 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 12098              		.loc 1 1717 36 discriminator 2 view .LVU2990
 12099 0022 042A     		cmp	r2, #4
 12100 0024 2CD0     		beq	.L893
 12101              	.L887:
1718:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     {
1719:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         extif_id = 1;
1720:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     }
1721:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     else
1722:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     {
1723:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         extif_id = CAL_YTP_TO_EXTPORT(unit, port);
 12102              		.loc 1 1723 9 is_stmt 1 view .LVU2991
 12103              		.loc 1 1723 20 is_stmt 0 view .LVU2992
 12104 0026 53B1     		cbz	r3, .L894
 12105              		.loc 1 1723 20 discriminator 1 view .LVU2993
 12106 0028 264B     		ldr	r3, .L900+4
 12107 002a 53F82430 		ldr	r3, [r3, r4, lsl #2]
 12108 002e 1A7D     		ldrb	r2, [r3, #20]	@ zero_extendqisi2
 12109 0030 8A42     		cmp	r2, r1
 12110 0032 23D9     		bls	.L895
 12111              		.loc 1 1723 20 discriminator 3 view .LVU2994
 12112 0034 0631     		adds	r1, r1, #6
 12113              	.LVL1329:
 12114              		.loc 1 1723 20 discriminator 3 view .LVU2995
 12115 0036 53F82130 		ldr	r3, [r3, r1, lsl #2]
 12116 003a 1878     		ldrb	r0, [r3]	@ zero_extendqisi2
 12117 003c 00E0     		b	.L889
 12118              	.LVL1330:
 12119              	.L894:
 12120              		.loc 1 1723 20 view .LVU2996
 12121 003e FF20     		movs	r0, #255
 12122              	.LVL1331:
 12123              	.L889:
 12124              		.loc 1 1723 20 discriminator 6 view .LVU2997
 12125 0040 204B     		ldr	r3, .L900+4
 12126 0042 53F82430 		ldr	r3, [r3, r4, lsl #2]
 12127 0046 D3F8B010 		ldr	r1, [r3, #176]
 12128 004a FFF7FEFF 		bl	chipdef_get_extif_by_macid
 12129              	.LVL1332:
1724:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         if(extif_id == INVALID_ID)
 12130              		.loc 1 1724 9 is_stmt 1 discriminator 6 view .LVU2998
 12131              		.loc 1 1724 11 is_stmt 0 discriminator 6 view .LVU2999
 12132 004e FF28     		cmp	r0, #255
 12133 0050 34D0     		beq	.L896
1725:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         {
1726:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             return CMM_ERR_INPUT;
1727:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         }
1728:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     }
1729:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     extif_mode_reg = (extif_id == 0) ? EXTIF0_MODEm : EXTIF1_MODEm;
 12134              		.loc 1 1729 5 is_stmt 1 view .LVU3000
 12135              		.loc 1 1729 53 is_stmt 0 view .LVU3001
 12136 0052 B8B9     		cbnz	r0, .L897
 12137 0054 1426     		movs	r6, #20
 12138              	.LVL1333:
 12139              	.L888:
1730:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     CMM_ERR_CHK(HAL_TBL_REG_READ(unit, extif_mode_reg, 0, sizeof(extif0_mode_t), &extif_data), ret)
 12140              		.loc 1 1730 5 is_stmt 1 discriminator 4 view .LVU3002
 12141              		.loc 1 1730 5 discriminator 4 view .LVU3003
 12142 0056 03AB     		add	r3, sp, #12
 12143 0058 0093     		str	r3, [sp]
 12144 005a 0423     		movs	r3, #4
 12145 005c 0022     		movs	r2, #0
 12146 005e 3146     		mov	r1, r6
 12147 0060 2046     		mov	r0, r4
 12148 0062 FFF7FEFF 		bl	hal_table_reg_read
 12149              	.LVL1334:
 12150 0066 0446     		mov	r4, r0
 12151              	.LVL1335:
 12152              		.loc 1 1730 5 is_stmt 0 discriminator 4 view .LVU3004
 12153 0068 10F0FF03 		ands	r3, r0, #255
 12154 006c 1CD0     		beq	.L891
 12155              		.loc 1 1730 5 is_stmt 1 discriminator 1 view .LVU3005
 12156              		.loc 1 1730 5 discriminator 1 view .LVU3006
 12157 006e 164A     		ldr	r2, .L900+8
 12158 0070 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 12159 0072 012A     		cmp	r2, #1
 12160 0074 08D8     		bhi	.L899
 12161              	.LVL1336:
 12162              	.L892:
 12163              		.loc 1 1730 5 discriminator 5 view .LVU3007
 12164              		.loc 1 1730 5 discriminator 5 view .LVU3008
 12165              		.loc 1 1730 5 discriminator 5 view .LVU3009
 12166 0076 E0B2     		uxtb	r0, r4
 12167              	.LVL1337:
 12168              	.L886:
1731:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     
1732:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     HAL_FIELD_GET(extif_mode_reg, EXTIF0_MODE_XMII_TXC_IN_SELf, &extif_data, pState);
1733:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     return CMM_ERR_OK;
1734:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** }
 12169              		.loc 1 1734 1 is_stmt 0 view .LVU3010
 12170 0078 04B0     		add	sp, sp, #16
 12171              		.cfi_remember_state
 12172              		.cfi_def_cfa_offset 16
 12173              		@ sp needed
 12174 007a 70BD     		pop	{r4, r5, r6, pc}
 12175              	.LVL1338:
 12176              	.L895:
 12177              		.cfi_restore_state
1723:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         if(extif_id == INVALID_ID)
 12178              		.loc 1 1723 20 view .LVU3011
 12179 007c FF20     		movs	r0, #255
 12180 007e DFE7     		b	.L889
 12181              	.L893:
1729:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     CMM_ERR_CHK(HAL_TBL_REG_READ(unit, extif_mode_reg, 0, sizeof(extif0_mode_t), &extif_data), ret)
 12182              		.loc 1 1729 53 view .LVU3012
 12183 0080 1626     		movs	r6, #22
 12184 0082 E8E7     		b	.L888
 12185              	.LVL1339:
 12186              	.L897:
1729:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     CMM_ERR_CHK(HAL_TBL_REG_READ(unit, extif_mode_reg, 0, sizeof(extif0_mode_t), &extif_data), ret)
 12187              		.loc 1 1729 53 view .LVU3013
 12188 0084 1626     		movs	r6, #22
 12189 0086 E6E7     		b	.L888
 12190              	.LVL1340:
 12191              	.L899:
1730:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     
 12192              		.loc 1 1730 5 is_stmt 1 discriminator 3 view .LVU3014
 12193              	.LBB116:
1730:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     
 12194              		.loc 1 1730 5 discriminator 3 view .LVU3015
 12195 0088 142B     		cmp	r3, #20
 12196 008a 28BF     		it	cs
 12197 008c 1423     		movcs	r3, #20
 12198 008e 1A46     		mov	r2, r3
 12199 0090 0E4B     		ldr	r3, .L900+12
 12200 0092 0093     		str	r3, [sp]
 12201 0094 0E4B     		ldr	r3, .L900+16
 12202 0096 0F49     		ldr	r1, .L900+20
 12203 0098 51F82220 		ldr	r2, [r1, r2, lsl #2]
 12204 009c 0E49     		ldr	r1, .L900+24
 12205 009e 8968     		ldr	r1, [r1, #8]
 12206 00a0 0E48     		ldr	r0, .L900+28
 12207              	.LVL1341:
1730:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     
 12208              		.loc 1 1730 5 is_stmt 0 discriminator 3 view .LVU3016
 12209 00a2 FFF7FEFF 		bl	osal_printf
 12210              	.LVL1342:
 12211 00a6 E6E7     		b	.L892
 12212              	.LVL1343:
 12213              	.L891:
1730:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     
 12214              		.loc 1 1730 5 discriminator 3 view .LVU3017
 12215              	.LBE116:
1730:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     
 12216              		.loc 1 1730 5 is_stmt 1 discriminator 2 view .LVU3018
1732:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     return CMM_ERR_OK;
 12217              		.loc 1 1732 5 discriminator 2 view .LVU3019
 12218              	.LBB117:
1732:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     return CMM_ERR_OK;
 12219              		.loc 1 1732 5 discriminator 2 view .LVU3020
1732:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     return CMM_ERR_OK;
 12220              		.loc 1 1732 5 discriminator 2 view .LVU3021
 12221 00a8 02AB     		add	r3, sp, #8
 12222 00aa 03AA     		add	r2, sp, #12
 12223 00ac 0921     		movs	r1, #9
 12224 00ae 3046     		mov	r0, r6
 12225              	.LVL1344:
1732:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     return CMM_ERR_OK;
 12226              		.loc 1 1732 5 is_stmt 0 discriminator 2 view .LVU3022
 12227 00b0 FFF7FEFF 		bl	hal_tbl_reg_field_get
 12228              	.LVL1345:
1732:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     return CMM_ERR_OK;
 12229              		.loc 1 1732 5 is_stmt 1 discriminator 2 view .LVU3023
 12230 00b4 029B     		ldr	r3, [sp, #8]
 12231 00b6 2B70     		strb	r3, [r5]
 12232              	.LBE117:
1732:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     return CMM_ERR_OK;
 12233              		.loc 1 1732 5 discriminator 2 view .LVU3024
1733:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** }
 12234              		.loc 1 1733 5 discriminator 2 view .LVU3025
1733:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** }
 12235              		.loc 1 1733 12 is_stmt 0 discriminator 2 view .LVU3026
 12236 00b8 0020     		movs	r0, #0
 12237 00ba DDE7     		b	.L886
 12238              	.LVL1346:
 12239              	.L896:
1726:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         }
 12240              		.loc 1 1726 20 view .LVU3027
 12241 00bc 0520     		movs	r0, #5
 12242              	.LVL1347:
1726:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         }
 12243              		.loc 1 1726 20 view .LVU3028
 12244 00be DBE7     		b	.L886
 12245              	.L901:
 12246              		.align	2
 12247              	.L900:
 12248 00c0 00000000 		.word	gcal_inited
 12249 00c4 00000000 		.word	gpSwitchUnit
 12250 00c8 00000000 		.word	yt_debug_level
 12251 00cc 00000000 		.word	__FUNCTION__.4
 12252 00d0 58000000 		.word	.LC30
 12253 00d4 00000000 		.word	_yt_errmsg
 12254 00d8 00000000 		.word	_yt_prompt_msg
 12255 00dc 34000000 		.word	.LC1
 12256              		.cfi_endproc
 12257              	.LFE57:
 12259              		.section	.text.fal_tiger_port_parallel_detection_set,"ax",%progbits
 12260              		.align	1
 12261              		.global	fal_tiger_port_parallel_detection_set
 12262              		.syntax unified
 12263              		.thumb
 12264              		.thumb_func
 12266              	fal_tiger_port_parallel_detection_set:
 12267              	.LVL1348:
 12268              	.LFB58:
1735:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
1736:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** /**
1737:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****  * @internal      fal_tiger_port_parallel_detection_set
1738:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****  * @endinternal
1739:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****  *
1740:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****  * @brief         set serdes parallel detection state
1741:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****  * @note          APPLICABLE DEVICES  -Tiger
1742:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****  * @param[in]     unit                -unit id
1743:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****  * @param[in]     port                -port num
1744:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****  * @param[out]    state             -parallel detection state enable/disable
1745:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****  * @retval        CMM_ERR_OK          -on success
1746:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****  * @retval        CMM_ERR_FAIL        -on fail
1747:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****  */
1748:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** yt_ret_t fal_tiger_port_parallel_detection_set(yt_unit_t unit, yt_port_t port,yt_enable_t state)
1749:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** {
 12269              		.loc 1 1749 1 is_stmt 1 view -0
 12270              		.cfi_startproc
 12271              		@ args = 0, pretend = 0, frame = 0
 12272              		@ frame_needed = 0, uses_anonymous_args = 0
 12273              		.loc 1 1749 1 is_stmt 0 view .LVU3030
 12274 0000 70B5     		push	{r4, r5, r6, lr}
 12275              		.cfi_def_cfa_offset 16
 12276              		.cfi_offset 4, -16
 12277              		.cfi_offset 5, -12
 12278              		.cfi_offset 6, -8
 12279              		.cfi_offset 14, -4
 12280 0002 0B46     		mov	r3, r1
1750:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     yt_port_t phyAddr;
 12281              		.loc 1 1750 5 is_stmt 1 view .LVU3031
1751:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     yt_macid_t mac_id;
 12282              		.loc 1 1751 5 view .LVU3032
1752:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     cmm_err_t ret = CMM_ERR_OK;
 12283              		.loc 1 1752 5 view .LVU3033
 12284              	.LVL1349:
1753:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
1754:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     mac_id = CAL_YTP_TO_MAC(unit, port);
 12285              		.loc 1 1754 5 view .LVU3034
 12286              		.loc 1 1754 14 is_stmt 0 view .LVU3035
 12287 0004 1E49     		ldr	r1, .L913
 12288              	.LVL1350:
 12289              		.loc 1 1754 14 view .LVU3036
 12290 0006 0C78     		ldrb	r4, [r1]	@ zero_extendqisi2
 12291 0008 5CB1     		cbz	r4, .L905
 12292              		.loc 1 1754 14 discriminator 1 view .LVU3037
 12293 000a 1E49     		ldr	r1, .L913+4
 12294 000c 51F82010 		ldr	r1, [r1, r0, lsl #2]
 12295 0010 0D7D     		ldrb	r5, [r1, #20]	@ zero_extendqisi2
 12296 0012 9D42     		cmp	r5, r3
 12297 0014 26D9     		bls	.L906
 12298              		.loc 1 1754 14 discriminator 3 view .LVU3038
 12299 0016 9D1D     		adds	r5, r3, #6
 12300 0018 51F82510 		ldr	r1, [r1, r5, lsl #2]
 12301 001c 91F800C0 		ldrb	ip, [r1]	@ zero_extendqisi2
 12302 0020 01E0     		b	.L903
 12303              	.L905:
 12304              		.loc 1 1754 14 view .LVU3039
 12305 0022 4FF0FF0C 		mov	ip, #255
 12306              	.L903:
 12307              	.LVL1351:
1755:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     phyAddr = CAL_YTP_TO_PHYADDR(unit, port);
 12308              		.loc 1 1755 5 is_stmt 1 discriminator 6 view .LVU3040
 12309              		.loc 1 1755 15 is_stmt 0 discriminator 6 view .LVU3041
 12310 0026 1749     		ldr	r1, .L913+4
 12311 0028 51F82050 		ldr	r5, [r1, r0, lsl #2]
 12312 002c 991D     		adds	r1, r3, #6
 12313 002e 55F82160 		ldr	r6, [r5, r1, lsl #2]
 12314 0032 F178     		ldrb	r1, [r6, #3]	@ zero_extendqisi2
 12315              	.LVL1352:
1756:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
1757:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     if(phyAddr != INVALID_ID)
 12316              		.loc 1 1757 5 is_stmt 1 discriminator 6 view .LVU3042
 12317              		.loc 1 1757 7 is_stmt 0 discriminator 6 view .LVU3043
 12318 0034 FF29     		cmp	r1, #255
 12319 0036 18D0     		beq	.L907
1758:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     {
1759:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         if (CAL_IS_SERDES(unit, port))
 12320              		.loc 1 1759 9 is_stmt 1 view .LVU3044
 12321              		.loc 1 1759 12 is_stmt 0 view .LVU3045
 12322 0038 CCB1     		cbz	r4, .L908
 12323              		.loc 1 1759 13 discriminator 1 view .LVU3046
 12324 003a 2C7D     		ldrb	r4, [r5, #20]	@ zero_extendqisi2
 12325 003c 9C42     		cmp	r4, r3
 12326 003e 18D9     		bls	.L909
 12327              		.loc 1 1759 13 discriminator 2 view .LVU3047
 12328 0040 3379     		ldrb	r3, [r6, #4]	@ zero_extendqisi2
 12329              	.LVL1353:
 12330              		.loc 1 1759 13 discriminator 2 view .LVU3048
 12331 0042 FF2B     		cmp	r3, #255
 12332 0044 17D0     		beq	.L910
1760:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         {
1761:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             if(HALPHYDRV(unit, mac_id) != NULL)
 12333              		.loc 1 1761 13 is_stmt 1 view .LVU3049
 12334              		.loc 1 1761 16 is_stmt 0 view .LVU3050
 12335 0046 C0EBC003 		rsb	r3, r0, r0, lsl #3
 12336 004a 00EB8303 		add	r3, r0, r3, lsl #2
 12337 004e 6344     		add	r3, r3, ip
 12338 0050 0D4C     		ldr	r4, .L913+8
 12339 0052 04EB8303 		add	r3, r4, r3, lsl #2
 12340 0056 5B68     		ldr	r3, [r3, #4]
 12341              		.loc 1 1761 15 view .LVU3051
 12342 0058 7BB1     		cbz	r3, .L911
1762:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             {
1763:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****                 HALPHYDRV_FUNC(unit, mac_id)->phy_parallel_detection_set(unit, phyAddr, state);
 12343              		.loc 1 1763 17 is_stmt 1 view .LVU3052
 12344 005a 9B68     		ldr	r3, [r3, #8]
 12345              		.loc 1 1763 45 is_stmt 0 view .LVU3053
 12346 005c DB6E     		ldr	r3, [r3, #108]
 12347              		.loc 1 1763 17 view .LVU3054
 12348 005e 9847     		blx	r3
 12349              	.LVL1354:
1764:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****                 return ret;
 12350              		.loc 1 1764 17 is_stmt 1 view .LVU3055
 12351              		.loc 1 1764 24 is_stmt 0 view .LVU3056
 12352 0060 0020     		movs	r0, #0
 12353 0062 05E0     		b	.L902
 12354              	.LVL1355:
 12355              	.L906:
1754:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     phyAddr = CAL_YTP_TO_PHYADDR(unit, port);
 12356              		.loc 1 1754 14 view .LVU3057
 12357 0064 4FF0FF0C 		mov	ip, #255
 12358 0068 DDE7     		b	.L903
 12359              	.LVL1356:
 12360              	.L907:
1765:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             }
1766:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         }
1767:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     }
1768:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
1769:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     return CMM_ERR_NOT_SUPPORT;
 12361              		.loc 1 1769 12 view .LVU3058
 12362 006a 0320     		movs	r0, #3
 12363              	.LVL1357:
 12364              		.loc 1 1769 12 view .LVU3059
 12365 006c 00E0     		b	.L902
 12366              	.LVL1358:
 12367              	.L908:
 12368              		.loc 1 1769 12 view .LVU3060
 12369 006e 0320     		movs	r0, #3
 12370              	.LVL1359:
 12371              	.L902:
1770:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** }
 12372              		.loc 1 1770 1 view .LVU3061
 12373 0070 70BD     		pop	{r4, r5, r6, pc}
 12374              	.LVL1360:
 12375              	.L909:
1769:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** }
 12376              		.loc 1 1769 12 view .LVU3062
 12377 0072 0320     		movs	r0, #3
 12378              	.LVL1361:
1769:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** }
 12379              		.loc 1 1769 12 view .LVU3063
 12380 0074 FCE7     		b	.L902
 12381              	.LVL1362:
 12382              	.L910:
1769:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** }
 12383              		.loc 1 1769 12 view .LVU3064
 12384 0076 0320     		movs	r0, #3
 12385              	.LVL1363:
1769:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** }
 12386              		.loc 1 1769 12 view .LVU3065
 12387 0078 FAE7     		b	.L902
 12388              	.LVL1364:
 12389              	.L911:
1769:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** }
 12390              		.loc 1 1769 12 view .LVU3066
 12391 007a 0320     		movs	r0, #3
 12392              	.LVL1365:
1769:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** }
 12393              		.loc 1 1769 12 view .LVU3067
 12394 007c F8E7     		b	.L902
 12395              	.L914:
 12396 007e 00BF     		.align	2
 12397              	.L913:
 12398 0080 00000000 		.word	gcal_inited
 12399 0084 00000000 		.word	gpSwitchUnit
 12400 0088 00000000 		.word	gHalCtrl
 12401              		.cfi_endproc
 12402              	.LFE58:
 12404              		.section	.text.fal_tiger_port_parallel_detection_get,"ax",%progbits
 12405              		.align	1
 12406              		.global	fal_tiger_port_parallel_detection_get
 12407              		.syntax unified
 12408              		.thumb
 12409              		.thumb_func
 12411              	fal_tiger_port_parallel_detection_get:
 12412              	.LVL1366:
 12413              	.LFB59:
1771:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
1772:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** /**
1773:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****  * @internal      fal_tiger_port_parallel_detection_get
1774:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****  * @endinternal
1775:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****  *
1776:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****  * @brief         get serdes parallel detection state
1777:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****  * @note          APPLICABLE DEVICES  -Tiger
1778:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****  * @param[in]     unit                -unit id
1779:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****  * @param[in]     port                -port num
1780:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****  * @param[out]    pState             -parallel detection state enable/disable
1781:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****  * @retval        CMM_ERR_OK          -on success
1782:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****  * @retval        CMM_ERR_FAIL        -on fail
1783:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****  */
1784:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** yt_ret_t fal_tiger_port_parallel_detection_get(yt_unit_t unit, yt_port_t port,yt_enable_t *pState)
1785:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** {
 12414              		.loc 1 1785 1 is_stmt 1 view -0
 12415              		.cfi_startproc
 12416              		@ args = 0, pretend = 0, frame = 0
 12417              		@ frame_needed = 0, uses_anonymous_args = 0
 12418              		.loc 1 1785 1 is_stmt 0 view .LVU3069
 12419 0000 70B5     		push	{r4, r5, r6, lr}
 12420              		.cfi_def_cfa_offset 16
 12421              		.cfi_offset 4, -16
 12422              		.cfi_offset 5, -12
 12423              		.cfi_offset 6, -8
 12424              		.cfi_offset 14, -4
 12425 0002 0B46     		mov	r3, r1
1786:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     yt_port_t phyAddr;
 12426              		.loc 1 1786 5 is_stmt 1 view .LVU3070
1787:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     yt_macid_t mac_id;
 12427              		.loc 1 1787 5 view .LVU3071
1788:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     cmm_err_t ret = CMM_ERR_OK;
 12428              		.loc 1 1788 5 view .LVU3072
 12429              	.LVL1367:
1789:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
1790:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     phyAddr = CAL_YTP_TO_PHYADDR(unit, port);
 12430              		.loc 1 1790 5 view .LVU3073
 12431              		.loc 1 1790 15 is_stmt 0 view .LVU3074
 12432 0004 1B49     		ldr	r1, .L926
 12433              	.LVL1368:
 12434              		.loc 1 1790 15 view .LVU3075
 12435 0006 51F82040 		ldr	r4, [r1, r0, lsl #2]
 12436 000a 991D     		adds	r1, r3, #6
 12437 000c 54F82160 		ldr	r6, [r4, r1, lsl #2]
 12438 0010 F178     		ldrb	r1, [r6, #3]	@ zero_extendqisi2
 12439              	.LVL1369:
1791:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     mac_id = CAL_YTP_TO_MAC(unit, port);
 12440              		.loc 1 1791 5 is_stmt 1 view .LVU3076
 12441              		.loc 1 1791 14 is_stmt 0 view .LVU3077
 12442 0012 194D     		ldr	r5, .L926+4
 12443 0014 2D78     		ldrb	r5, [r5]	@ zero_extendqisi2
 12444 0016 35B1     		cbz	r5, .L918
 12445              		.loc 1 1791 14 discriminator 1 view .LVU3078
 12446 0018 94F814C0 		ldrb	ip, [r4, #20]	@ zero_extendqisi2
 12447 001c 9C45     		cmp	ip, r3
 12448 001e 1CD9     		bls	.L919
 12449              		.loc 1 1791 14 discriminator 3 view .LVU3079
 12450 0020 96F800C0 		ldrb	ip, [r6]	@ zero_extendqisi2
 12451 0024 01E0     		b	.L916
 12452              	.L918:
 12453              		.loc 1 1791 14 view .LVU3080
 12454 0026 4FF0FF0C 		mov	ip, #255
 12455              	.L916:
 12456              	.LVL1370:
1792:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
1793:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     if(phyAddr != INVALID_ID)
 12457              		.loc 1 1793 5 is_stmt 1 discriminator 6 view .LVU3081
 12458              		.loc 1 1793 7 is_stmt 0 discriminator 6 view .LVU3082
 12459 002a FF29     		cmp	r1, #255
 12460 002c 18D0     		beq	.L920
1794:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     {
1795:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         if (CAL_IS_SERDES(unit, port))
 12461              		.loc 1 1795 9 is_stmt 1 view .LVU3083
 12462              		.loc 1 1795 12 is_stmt 0 view .LVU3084
 12463 002e CDB1     		cbz	r5, .L921
 12464              		.loc 1 1795 13 discriminator 1 view .LVU3085
 12465 0030 247D     		ldrb	r4, [r4, #20]	@ zero_extendqisi2
 12466 0032 9C42     		cmp	r4, r3
 12467 0034 18D9     		bls	.L922
 12468              		.loc 1 1795 13 discriminator 2 view .LVU3086
 12469 0036 3379     		ldrb	r3, [r6, #4]	@ zero_extendqisi2
 12470              	.LVL1371:
 12471              		.loc 1 1795 13 discriminator 2 view .LVU3087
 12472 0038 FF2B     		cmp	r3, #255
 12473 003a 17D0     		beq	.L923
1796:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         {
1797:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             if(HALPHYDRV(unit, mac_id) != NULL)
 12474              		.loc 1 1797 13 is_stmt 1 view .LVU3088
 12475              		.loc 1 1797 16 is_stmt 0 view .LVU3089
 12476 003c C0EBC003 		rsb	r3, r0, r0, lsl #3
 12477 0040 00EB8303 		add	r3, r0, r3, lsl #2
 12478 0044 6344     		add	r3, r3, ip
 12479 0046 0D4C     		ldr	r4, .L926+8
 12480 0048 04EB8303 		add	r3, r4, r3, lsl #2
 12481 004c 5B68     		ldr	r3, [r3, #4]
 12482              		.loc 1 1797 15 view .LVU3090
 12483 004e 7BB1     		cbz	r3, .L924
1798:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             {
1799:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****                 HALPHYDRV_FUNC(unit, mac_id)->phy_parallel_detection_get(unit, phyAddr, pState);
 12484              		.loc 1 1799 17 is_stmt 1 view .LVU3091
 12485 0050 9B68     		ldr	r3, [r3, #8]
 12486              		.loc 1 1799 45 is_stmt 0 view .LVU3092
 12487 0052 1B6F     		ldr	r3, [r3, #112]
 12488              		.loc 1 1799 17 view .LVU3093
 12489 0054 9847     		blx	r3
 12490              	.LVL1372:
1800:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****                 return ret;
 12491              		.loc 1 1800 17 is_stmt 1 view .LVU3094
 12492              		.loc 1 1800 24 is_stmt 0 view .LVU3095
 12493 0056 0020     		movs	r0, #0
 12494 0058 05E0     		b	.L915
 12495              	.LVL1373:
 12496              	.L919:
1791:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 12497              		.loc 1 1791 14 view .LVU3096
 12498 005a 4FF0FF0C 		mov	ip, #255
 12499 005e E4E7     		b	.L916
 12500              	.LVL1374:
 12501              	.L920:
1801:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             }
1802:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         }
1803:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     }
1804:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
1805:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     return CMM_ERR_NOT_SUPPORT;
 12502              		.loc 1 1805 12 view .LVU3097
 12503 0060 0320     		movs	r0, #3
 12504              	.LVL1375:
 12505              		.loc 1 1805 12 view .LVU3098
 12506 0062 00E0     		b	.L915
 12507              	.LVL1376:
 12508              	.L921:
 12509              		.loc 1 1805 12 view .LVU3099
 12510 0064 0320     		movs	r0, #3
 12511              	.LVL1377:
 12512              	.L915:
1806:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** }
 12513              		.loc 1 1806 1 view .LVU3100
 12514 0066 70BD     		pop	{r4, r5, r6, pc}
 12515              	.LVL1378:
 12516              	.L922:
1805:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** }
 12517              		.loc 1 1805 12 view .LVU3101
 12518 0068 0320     		movs	r0, #3
 12519              	.LVL1379:
1805:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** }
 12520              		.loc 1 1805 12 view .LVU3102
 12521 006a FCE7     		b	.L915
 12522              	.LVL1380:
 12523              	.L923:
1805:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** }
 12524              		.loc 1 1805 12 view .LVU3103
 12525 006c 0320     		movs	r0, #3
 12526              	.LVL1381:
1805:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** }
 12527              		.loc 1 1805 12 view .LVU3104
 12528 006e FAE7     		b	.L915
 12529              	.LVL1382:
 12530              	.L924:
1805:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** }
 12531              		.loc 1 1805 12 view .LVU3105
 12532 0070 0320     		movs	r0, #3
 12533              	.LVL1383:
1805:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** }
 12534              		.loc 1 1805 12 view .LVU3106
 12535 0072 F8E7     		b	.L915
 12536              	.L927:
 12537              		.align	2
 12538              	.L926:
 12539 0074 00000000 		.word	gpSwitchUnit
 12540 0078 00000000 		.word	gcal_inited
 12541 007c 00000000 		.word	gHalCtrl
 12542              		.cfi_endproc
 12543              	.LFE59:
 12545              		.section	.rodata.fal_tiger_port_dvddio_power_level_set.str1.4,"aMS",%progbits,1
 12546              		.align	2
 12547              	.LC59:
 12548 0000 68616C5F 		.ascii	"hal_mem32_read(unit, (0x80030), &reg_data)\000"
 12548      6D656D33 
 12548      325F7265 
 12548      61642875 
 12548      6E69742C 
 12549 002b 00       		.align	2
 12550              	.LC60:
 12551 002c 68616C5F 		.ascii	"hal_mem32_write(unit, (0x80030), reg_data)\000"
 12551      6D656D33 
 12551      325F7772 
 12551      69746528 
 12551      756E6974 
 12552              		.section	.text.fal_tiger_port_dvddio_power_level_set,"ax",%progbits
 12553              		.align	1
 12554              		.global	fal_tiger_port_dvddio_power_level_set
 12555              		.syntax unified
 12556              		.thumb
 12557              		.thumb_func
 12559              	fal_tiger_port_dvddio_power_level_set:
 12560              	.LVL1384:
 12561              	.LFB60:
1807:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
1808:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** /**
1809:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****  * @internal      fal_tiger_port_dvddio_power_level_set
1810:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****  * @endinternal
1811:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****  *
1812:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****  * @brief         set dvddio power level
1813:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****  * @note          APPLICABLE DEVICES  -Tiger
1814:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****  * @param[in]     unit                -unit id
1815:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****  * @param[in]     powePad                -powePad
1816:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****  * @param[out]    powerLevel             -1.8v,2.5v,3.3v
1817:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****  * @retval        CMM_ERR_OK          -on success
1818:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****  * @retval        CMM_ERR_FAIL        -on fail
1819:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****  */
1820:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** yt_ret_t fal_tiger_port_dvddio_power_level_set(yt_unit_t unit, yt_dvddio_power_pad_t powerPad, yt_d
1821:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** {
 12562              		.loc 1 1821 1 is_stmt 1 view -0
 12563              		.cfi_startproc
 12564              		@ args = 0, pretend = 0, frame = 8
 12565              		@ frame_needed = 0, uses_anonymous_args = 0
 12566              		.loc 1 1821 1 is_stmt 0 view .LVU3108
 12567 0000 2DE9F043 		push	{r4, r5, r6, r7, r8, r9, lr}
 12568              		.cfi_def_cfa_offset 28
 12569              		.cfi_offset 4, -28
 12570              		.cfi_offset 5, -24
 12571              		.cfi_offset 6, -20
 12572              		.cfi_offset 7, -16
 12573              		.cfi_offset 8, -12
 12574              		.cfi_offset 9, -8
 12575              		.cfi_offset 14, -4
 12576 0004 85B0     		sub	sp, sp, #20
 12577              		.cfi_def_cfa_offset 48
 12578 0006 0546     		mov	r5, r0
 12579 0008 0E46     		mov	r6, r1
 12580 000a 1746     		mov	r7, r2
1822:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     cmm_err_t ret = CMM_ERR_OK;
 12581              		.loc 1 1822 5 is_stmt 1 view .LVU3109
 12582              	.LVL1385:
1823:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     uint32_t reg_data = 0;
 12583              		.loc 1 1823 5 view .LVU3110
 12584              		.loc 1 1823 14 is_stmt 0 view .LVU3111
 12585 000c 0023     		movs	r3, #0
 12586 000e 0393     		str	r3, [sp, #12]
1824:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     uint32_t index = 0;
 12587              		.loc 1 1824 5 is_stmt 1 view .LVU3112
 12588              	.LVL1386:
1825:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     uint32_t value = 0;
 12589              		.loc 1 1825 5 view .LVU3113
1826:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
1827:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     if (CAL_SWCHIP_MODEL(unit) == YT_SW_MODEL_9218)
 12590              		.loc 1 1827 5 view .LVU3114
 12591              		.loc 1 1827 9 is_stmt 0 view .LVU3115
 12592 0010 494B     		ldr	r3, .L954
 12593 0012 53F82030 		ldr	r3, [r3, r0, lsl #2]
 12594 0016 9B78     		ldrb	r3, [r3, #2]	@ zero_extendqisi2
 12595              		.loc 1 1827 8 view .LVU3116
 12596 0018 012B     		cmp	r3, #1
 12597 001a 0ED0     		beq	.L949
1828:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     {
1829:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         if (POWER_PAD_NORMAL ==  powerPad)
1830:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         {
1831:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             index = 0;
1832:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         }
1833:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         else if (POWER_PAD_RGMII1 == powerPad)
1834:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         {
1835:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             index = 2;
1836:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         }
1837:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         else
1838:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         {
1839:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             index = 4;
1840:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         }
1841:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     }
1842:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     else if (CAL_SWCHIP_MODEL(unit) == YT_SW_MODEL_9215)
 12598              		.loc 1 1842 10 is_stmt 1 view .LVU3117
 12599              		.loc 1 1842 13 is_stmt 0 view .LVU3118
 12600 001c 002B     		cmp	r3, #0
 12601 001e 40F08880 		bne	.L942
1843:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     {
1844:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         if (POWER_PAD_NORMAL ==  powerPad)
 12602              		.loc 1 1844 9 is_stmt 1 view .LVU3119
 12603              		.loc 1 1844 12 is_stmt 0 view .LVU3120
 12604 0022 99B1     		cbz	r1, .L943
1845:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         {
1846:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             index = 4;
1847:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         }
1848:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         else if (POWER_PAD_RGMII1 == powerPad)
 12605              		.loc 1 1848 14 is_stmt 1 view .LVU3121
 12606              		.loc 1 1848 17 is_stmt 0 view .LVU3122
 12607 0024 0129     		cmp	r1, #1
 12608 0026 30D0     		beq	.L944
1849:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         {
1850:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             index = 0;
1851:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         }
1852:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         else
1853:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         {
1854:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             index = 2;
 12609              		.loc 1 1854 19 view .LVU3123
 12610 0028 4FF00208 		mov	r8, #2
 12611              	.L932:
 12612              	.LVL1387:
1855:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         }
1856:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     }
1857:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     else
1858:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     {
1859:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         return CMM_ERR_NOT_SUPPORT;
1860:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     }
1861:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
1862:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     if (POWER_PAD_NORMAL == powerPad)
 12613              		.loc 1 1862 5 is_stmt 1 view .LVU3124
 12614              		.loc 1 1862 8 is_stmt 0 view .LVU3125
 12615 002c 86B1     		cbz	r6, .L930
 12616              	.LVL1388:
 12617              	.L931:
1863:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     {
1864:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         if (POWER25V == powerLevel ||POWER33V == powerLevel)
1865:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         {
1866:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             value = 0x0;
1867:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         }
1868:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         else
1869:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         {
1870:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             value = 0x3;
1871:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         }
1872:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     }
1873:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     else
1874:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     {
1875:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         if (POWER18V == powerLevel)
 12618              		.loc 1 1875 9 is_stmt 1 view .LVU3126
 12619              		.loc 1 1875 12 is_stmt 0 view .LVU3127
 12620 002e 97B3     		cbz	r7, .L946
1876:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         {
1877:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             value = 0x2;
1878:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         }
1879:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         else if (POWER25V == powerLevel)
 12621              		.loc 1 1879 14 is_stmt 1 view .LVU3128
 12622              		.loc 1 1879 17 is_stmt 0 view .LVU3129
 12623 0030 012F     		cmp	r7, #1
 12624 0032 2DD0     		beq	.L950
1880:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         {
1881:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             value = 0x1;
1882:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         }
1883:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         else
1884:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         {
1885:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             value = 0x0;
 12625              		.loc 1 1885 19 view .LVU3130
 12626 0034 4FF00009 		mov	r9, #0
 12627 0038 10E0     		b	.L934
 12628              	.LVL1389:
 12629              	.L949:
1829:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         {
 12630              		.loc 1 1829 9 is_stmt 1 view .LVU3131
1829:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         {
 12631              		.loc 1 1829 12 is_stmt 0 view .LVU3132
 12632 003a 21B1     		cbz	r1, .L940
1833:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         {
 12633              		.loc 1 1833 14 is_stmt 1 view .LVU3133
1833:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         {
 12634              		.loc 1 1833 17 is_stmt 0 view .LVU3134
 12635 003c 0129     		cmp	r1, #1
 12636 003e 21D0     		beq	.L941
1839:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         }
 12637              		.loc 1 1839 19 view .LVU3135
 12638 0040 4FF00408 		mov	r8, #4
 12639 0044 F2E7     		b	.L932
 12640              	.L940:
1831:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         }
 12641              		.loc 1 1831 19 view .LVU3136
 12642 0046 4FF00008 		mov	r8, #0
 12643 004a 01E0     		b	.L930
 12644              	.L943:
1846:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         }
 12645              		.loc 1 1846 19 view .LVU3137
 12646 004c 4FF00408 		mov	r8, #4
 12647              	.LVL1390:
 12648              	.L930:
1864:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         {
 12649              		.loc 1 1864 9 is_stmt 1 view .LVU3138
1864:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         {
 12650              		.loc 1 1864 36 is_stmt 0 view .LVU3139
 12651 0050 7B1E     		subs	r3, r7, #1
 12652 0052 DBB2     		uxtb	r3, r3
1864:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         {
 12653              		.loc 1 1864 12 view .LVU3140
 12654 0054 012B     		cmp	r3, #1
 12655 0056 12D9     		bls	.L951
1870:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         }
 12656              		.loc 1 1870 19 view .LVU3141
 12657 0058 4FF00309 		mov	r9, #3
 12658              	.L934:
 12659              	.LVL1391:
1886:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         }
1887:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     }
1888:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     CMM_ERR_CHK(HAL_MEM_DIRECT_READ(unit, CHIP_IO_LEVEL_MODE_REG, &reg_data), ret);
 12660              		.loc 1 1888 5 is_stmt 1 view .LVU3142
 12661              		.loc 1 1888 5 view .LVU3143
 12662 005c 03AA     		add	r2, sp, #12
 12663              	.LVL1392:
 12664              		.loc 1 1888 5 is_stmt 0 view .LVU3144
 12665 005e 3749     		ldr	r1, .L954+4
 12666              	.LVL1393:
 12667              		.loc 1 1888 5 view .LVU3145
 12668 0060 2846     		mov	r0, r5
 12669              	.LVL1394:
 12670              		.loc 1 1888 5 view .LVU3146
 12671 0062 FFF7FEFF 		bl	hal_mem32_read
 12672              	.LVL1395:
 12673 0066 0446     		mov	r4, r0
 12674              	.LVL1396:
 12675              		.loc 1 1888 5 view .LVU3147
 12676 0068 10F0FF03 		ands	r3, r0, #255
 12677 006c 26D0     		beq	.L935
 12678              		.loc 1 1888 5 is_stmt 1 discriminator 1 view .LVU3148
 12679              		.loc 1 1888 5 discriminator 1 view .LVU3149
 12680 006e 344A     		ldr	r2, .L954+8
 12681 0070 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 12682 0072 012A     		cmp	r2, #1
 12683 0074 12D8     		bhi	.L952
 12684              	.LVL1397:
 12685              	.L936:
 12686              		.loc 1 1888 5 discriminator 5 view .LVU3150
 12687              		.loc 1 1888 5 discriminator 5 view .LVU3151
 12688              		.loc 1 1888 5 discriminator 5 view .LVU3152
 12689 0076 E0B2     		uxtb	r0, r4
 12690              	.LVL1398:
 12691              	.L928:
1889:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     reg_data &= ~(0x3<<index);
1890:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     reg_data |= (value<<index);
1891:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     CMM_ERR_CHK(HAL_MEM_DIRECT_WRITE(unit, CHIP_IO_LEVEL_MODE_REG, reg_data), ret);
1892:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
1893:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     ret = fal_rgmii_strength_set(unit, powerPad, powerLevel);
1894:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     if (CMM_ERR_OK != ret)
1895:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     {
1896:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         return ret;
1897:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     }
1898:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     ret = fal_rgmii_vbias_set(unit, powerPad, powerLevel);
1899:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
1900:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     return ret;
1901:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** }
 12692              		.loc 1 1901 1 is_stmt 0 view .LVU3153
 12693 0078 05B0     		add	sp, sp, #20
 12694              		.cfi_remember_state
 12695              		.cfi_def_cfa_offset 28
 12696              		@ sp needed
 12697 007a BDE8F083 		pop	{r4, r5, r6, r7, r8, r9, pc}
 12698              	.LVL1399:
 12699              	.L951:
 12700              		.cfi_restore_state
1866:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         }
 12701              		.loc 1 1866 19 view .LVU3154
 12702 007e 4FF00009 		mov	r9, #0
 12703 0082 EBE7     		b	.L934
 12704              	.LVL1400:
 12705              	.L941:
1835:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         }
 12706              		.loc 1 1835 19 view .LVU3155
 12707 0084 4FF00208 		mov	r8, #2
 12708 0088 D1E7     		b	.L931
 12709              	.L944:
1850:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         }
 12710              		.loc 1 1850 19 view .LVU3156
 12711 008a 4FF00008 		mov	r8, #0
 12712 008e CEE7     		b	.L931
 12713              	.LVL1401:
 12714              	.L950:
1881:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         }
 12715              		.loc 1 1881 19 view .LVU3157
 12716 0090 4FF00109 		mov	r9, #1
 12717 0094 E2E7     		b	.L934
 12718              	.L946:
1877:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         }
 12719              		.loc 1 1877 19 view .LVU3158
 12720 0096 4FF00209 		mov	r9, #2
 12721 009a DFE7     		b	.L934
 12722              	.LVL1402:
 12723              	.L952:
1888:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     reg_data &= ~(0x3<<index);
 12724              		.loc 1 1888 5 is_stmt 1 discriminator 3 view .LVU3159
 12725              	.LBB118:
1888:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     reg_data &= ~(0x3<<index);
 12726              		.loc 1 1888 5 discriminator 3 view .LVU3160
 12727 009c 142B     		cmp	r3, #20
 12728 009e 28BF     		it	cs
 12729 00a0 1423     		movcs	r3, #20
 12730 00a2 1A46     		mov	r2, r3
 12731 00a4 274B     		ldr	r3, .L954+12
 12732 00a6 0093     		str	r3, [sp]
 12733 00a8 274B     		ldr	r3, .L954+16
 12734 00aa 2849     		ldr	r1, .L954+20
 12735 00ac 51F82220 		ldr	r2, [r1, r2, lsl #2]
 12736 00b0 2749     		ldr	r1, .L954+24
 12737 00b2 8968     		ldr	r1, [r1, #8]
 12738 00b4 2748     		ldr	r0, .L954+28
 12739              	.LVL1403:
1888:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     reg_data &= ~(0x3<<index);
 12740              		.loc 1 1888 5 is_stmt 0 discriminator 3 view .LVU3161
 12741 00b6 FFF7FEFF 		bl	osal_printf
 12742              	.LVL1404:
 12743 00ba DCE7     		b	.L936
 12744              	.LVL1405:
 12745              	.L935:
1888:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     reg_data &= ~(0x3<<index);
 12746              		.loc 1 1888 5 discriminator 3 view .LVU3162
 12747              	.LBE118:
1888:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     reg_data &= ~(0x3<<index);
 12748              		.loc 1 1888 5 is_stmt 1 discriminator 2 view .LVU3163
1889:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     reg_data |= (value<<index);
 12749              		.loc 1 1889 5 discriminator 2 view .LVU3164
1889:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     reg_data |= (value<<index);
 12750              		.loc 1 1889 22 is_stmt 0 discriminator 2 view .LVU3165
 12751 00bc 0323     		movs	r3, #3
 12752 00be 03FA08F3 		lsl	r3, r3, r8
1889:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     reg_data |= (value<<index);
 12753              		.loc 1 1889 14 discriminator 2 view .LVU3166
 12754 00c2 039A     		ldr	r2, [sp, #12]
 12755 00c4 22EA0302 		bic	r2, r2, r3
 12756 00c8 0392     		str	r2, [sp, #12]
1890:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     CMM_ERR_CHK(HAL_MEM_DIRECT_WRITE(unit, CHIP_IO_LEVEL_MODE_REG, reg_data), ret);
 12757              		.loc 1 1890 5 is_stmt 1 discriminator 2 view .LVU3167
1890:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     CMM_ERR_CHK(HAL_MEM_DIRECT_WRITE(unit, CHIP_IO_LEVEL_MODE_REG, reg_data), ret);
 12758              		.loc 1 1890 23 is_stmt 0 discriminator 2 view .LVU3168
 12759 00ca 09FA08F9 		lsl	r9, r9, r8
 12760              	.LVL1406:
1890:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     CMM_ERR_CHK(HAL_MEM_DIRECT_WRITE(unit, CHIP_IO_LEVEL_MODE_REG, reg_data), ret);
 12761              		.loc 1 1890 14 discriminator 2 view .LVU3169
 12762 00ce 42EA0902 		orr	r2, r2, r9
 12763 00d2 0392     		str	r2, [sp, #12]
1891:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 12764              		.loc 1 1891 5 is_stmt 1 discriminator 2 view .LVU3170
1891:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 12765              		.loc 1 1891 5 discriminator 2 view .LVU3171
 12766 00d4 1949     		ldr	r1, .L954+4
 12767 00d6 2846     		mov	r0, r5
 12768              	.LVL1407:
1891:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 12769              		.loc 1 1891 5 is_stmt 0 discriminator 2 view .LVU3172
 12770 00d8 FFF7FEFF 		bl	hal_mem32_write
 12771              	.LVL1408:
 12772 00dc 0446     		mov	r4, r0
 12773              	.LVL1409:
1891:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 12774              		.loc 1 1891 5 discriminator 2 view .LVU3173
 12775 00de 10F0FF03 		ands	r3, r0, #255
 12776 00e2 15D0     		beq	.L937
1891:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 12777              		.loc 1 1891 5 is_stmt 1 discriminator 1 view .LVU3174
1891:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 12778              		.loc 1 1891 5 discriminator 1 view .LVU3175
 12779 00e4 164A     		ldr	r2, .L954+8
 12780 00e6 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 12781 00e8 012A     		cmp	r2, #1
 12782 00ea 01D8     		bhi	.L953
 12783              	.LVL1410:
 12784              	.L938:
1891:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 12785              		.loc 1 1891 5 discriminator 5 view .LVU3176
1891:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 12786              		.loc 1 1891 5 discriminator 5 view .LVU3177
1891:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 12787              		.loc 1 1891 5 discriminator 5 view .LVU3178
 12788 00ec E0B2     		uxtb	r0, r4
 12789 00ee C3E7     		b	.L928
 12790              	.LVL1411:
 12791              	.L953:
1891:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 12792              		.loc 1 1891 5 discriminator 3 view .LVU3179
 12793              	.LBB119:
1891:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 12794              		.loc 1 1891 5 discriminator 3 view .LVU3180
 12795 00f0 142B     		cmp	r3, #20
 12796 00f2 28BF     		it	cs
 12797 00f4 1423     		movcs	r3, #20
 12798 00f6 1A46     		mov	r2, r3
 12799 00f8 124B     		ldr	r3, .L954+12
 12800 00fa 0093     		str	r3, [sp]
 12801 00fc 164B     		ldr	r3, .L954+32
 12802 00fe 1349     		ldr	r1, .L954+20
 12803 0100 51F82220 		ldr	r2, [r1, r2, lsl #2]
 12804 0104 1249     		ldr	r1, .L954+24
 12805 0106 8968     		ldr	r1, [r1, #8]
 12806 0108 1248     		ldr	r0, .L954+28
 12807              	.LVL1412:
1891:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 12808              		.loc 1 1891 5 is_stmt 0 discriminator 3 view .LVU3181
 12809 010a FFF7FEFF 		bl	osal_printf
 12810              	.LVL1413:
 12811 010e EDE7     		b	.L938
 12812              	.LVL1414:
 12813              	.L937:
1891:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 12814              		.loc 1 1891 5 discriminator 3 view .LVU3182
 12815              	.LBE119:
1891:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 12816              		.loc 1 1891 5 is_stmt 1 discriminator 2 view .LVU3183
1893:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     if (CMM_ERR_OK != ret)
 12817              		.loc 1 1893 5 discriminator 2 view .LVU3184
1893:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     if (CMM_ERR_OK != ret)
 12818              		.loc 1 1893 11 is_stmt 0 discriminator 2 view .LVU3185
 12819 0110 3A46     		mov	r2, r7
 12820 0112 3146     		mov	r1, r6
 12821 0114 2846     		mov	r0, r5
 12822              	.LVL1415:
1893:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     if (CMM_ERR_OK != ret)
 12823              		.loc 1 1893 11 discriminator 2 view .LVU3186
 12824 0116 FFF7FEFF 		bl	fal_rgmii_strength_set
 12825              	.LVL1416:
1894:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     {
 12826              		.loc 1 1894 5 is_stmt 1 discriminator 2 view .LVU3187
1894:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     {
 12827              		.loc 1 1894 8 is_stmt 0 discriminator 2 view .LVU3188
 12828 011a 10F0FF0F 		tst	r0, #255
 12829 011e 01D0     		beq	.L939
1896:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     }
 12830              		.loc 1 1896 9 is_stmt 1 view .LVU3189
 12831 0120 C0B2     		uxtb	r0, r0
1896:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     }
 12832              		.loc 1 1896 16 is_stmt 0 view .LVU3190
 12833 0122 A9E7     		b	.L928
 12834              	.L939:
1898:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 12835              		.loc 1 1898 5 is_stmt 1 view .LVU3191
1898:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 12836              		.loc 1 1898 11 is_stmt 0 view .LVU3192
 12837 0124 3A46     		mov	r2, r7
 12838 0126 3146     		mov	r1, r6
 12839 0128 2846     		mov	r0, r5
 12840              	.LVL1417:
1898:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
 12841              		.loc 1 1898 11 view .LVU3193
 12842 012a FFF7FEFF 		bl	fal_rgmii_vbias_set
 12843              	.LVL1418:
1900:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** }
 12844              		.loc 1 1900 5 is_stmt 1 view .LVU3194
 12845 012e C0B2     		uxtb	r0, r0
1900:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** }
 12846              		.loc 1 1900 12 is_stmt 0 view .LVU3195
 12847 0130 A2E7     		b	.L928
 12848              	.LVL1419:
 12849              	.L942:
1859:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     }
 12850              		.loc 1 1859 16 view .LVU3196
 12851 0132 0320     		movs	r0, #3
 12852              	.LVL1420:
1859:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     }
 12853              		.loc 1 1859 16 view .LVU3197
 12854 0134 A0E7     		b	.L928
 12855              	.L955:
 12856 0136 00BF     		.align	2
 12857              	.L954:
 12858 0138 00000000 		.word	gpSwitchUnit
 12859 013c 30000800 		.word	524336
 12860 0140 00000000 		.word	yt_debug_level
 12861 0144 00000000 		.word	__FUNCTION__.3
 12862 0148 00000000 		.word	.LC59
 12863 014c 00000000 		.word	_yt_errmsg
 12864 0150 00000000 		.word	_yt_prompt_msg
 12865 0154 34000000 		.word	.LC1
 12866 0158 2C000000 		.word	.LC60
 12867              		.cfi_endproc
 12868              	.LFE60:
 12870              		.section	.text.fal_tiger_port_dvddio_power_level_get,"ax",%progbits
 12871              		.align	1
 12872              		.global	fal_tiger_port_dvddio_power_level_get
 12873              		.syntax unified
 12874              		.thumb
 12875              		.thumb_func
 12877              	fal_tiger_port_dvddio_power_level_get:
 12878              	.LVL1421:
 12879              	.LFB61:
1902:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
1903:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
1904:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** /**
1905:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****  * @internal      fal_tiger_port_dvddio_power_level_get
1906:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****  * @endinternal
1907:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****  *
1908:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****  * @brief         get dvddio power level
1909:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****  * @note          APPLICABLE DEVICES  -Tiger
1910:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****  * @param[in]     unit                -unit id
1911:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****  * @param[in]     powePad                -powePad
1912:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****  * @param[out]    pPowerLevel             -1.8v,2.5v,3.3v
1913:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****  * @retval        CMM_ERR_OK          -on success
1914:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****  * @retval        CMM_ERR_FAIL        -on fail
1915:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****  */
1916:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** yt_ret_t fal_tiger_port_dvddio_power_level_get(yt_unit_t unit, yt_dvddio_power_pad_t powerPad, yt_d
1917:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** {
 12880              		.loc 1 1917 1 is_stmt 1 view -0
 12881              		.cfi_startproc
 12882              		@ args = 0, pretend = 0, frame = 8
 12883              		@ frame_needed = 0, uses_anonymous_args = 0
 12884              		.loc 1 1917 1 is_stmt 0 view .LVU3199
 12885 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 12886              		.cfi_def_cfa_offset 20
 12887              		.cfi_offset 4, -20
 12888              		.cfi_offset 5, -16
 12889              		.cfi_offset 6, -12
 12890              		.cfi_offset 7, -8
 12891              		.cfi_offset 14, -4
 12892 0002 85B0     		sub	sp, sp, #20
 12893              		.cfi_def_cfa_offset 40
 12894 0004 0D46     		mov	r5, r1
 12895 0006 1746     		mov	r7, r2
1918:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     cmm_err_t ret = CMM_ERR_OK;
 12896              		.loc 1 1918 5 is_stmt 1 view .LVU3200
 12897              	.LVL1422:
1919:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     uint32_t reg_data = 0;
 12898              		.loc 1 1919 5 view .LVU3201
 12899              		.loc 1 1919 14 is_stmt 0 view .LVU3202
 12900 0008 0023     		movs	r3, #0
 12901 000a 0393     		str	r3, [sp, #12]
1920:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     uint8_t index = 0;
 12902              		.loc 1 1920 5 is_stmt 1 view .LVU3203
 12903              	.LVL1423:
1921:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
1922:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     if (CAL_SWCHIP_MODEL(unit) == YT_SW_MODEL_9218)
 12904              		.loc 1 1922 5 view .LVU3204
 12905              		.loc 1 1922 9 is_stmt 0 view .LVU3205
 12906 000c 284B     		ldr	r3, .L978
 12907 000e 53F82030 		ldr	r3, [r3, r0, lsl #2]
 12908 0012 9E78     		ldrb	r6, [r3, #2]	@ zero_extendqisi2
 12909              		.loc 1 1922 8 view .LVU3206
 12910 0014 012E     		cmp	r6, #1
 12911 0016 06D0     		beq	.L973
1923:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     {
1924:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         if (POWER_PAD_NORMAL ==  powerPad)
1925:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         {
1926:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             index = 0;
1927:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         }
1928:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         else if (POWER_PAD_RGMII1 == powerPad)
1929:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         {
1930:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             index = 2;
1931:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         }
1932:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         else
1933:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         {
1934:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             index = 4;
1935:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         }
1936:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     }
1937:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     else if (CAL_SWCHIP_MODEL(unit) == YT_SW_MODEL_9215)
 12912              		.loc 1 1937 10 is_stmt 1 view .LVU3207
 12913              		.loc 1 1937 13 is_stmt 0 view .LVU3208
 12914 0018 002E     		cmp	r6, #0
 12915 001a 46D1     		bne	.L969
1938:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     {
1939:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         if (POWER_PAD_NORMAL ==  powerPad)
 12916              		.loc 1 1939 9 is_stmt 1 view .LVU3209
 12917              		.loc 1 1939 12 is_stmt 0 view .LVU3210
 12918 001c 61B1     		cbz	r1, .L970
1940:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         {
1941:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             index = 4;
1942:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         }
1943:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         else if (POWER_PAD_RGMII1 == powerPad)
 12919              		.loc 1 1943 14 is_stmt 1 view .LVU3211
 12920              		.loc 1 1943 17 is_stmt 0 view .LVU3212
 12921 001e 0129     		cmp	r1, #1
 12922 0020 0BD0     		beq	.L958
1944:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         {
1945:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             index = 0;
1946:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         }
1947:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         else
1948:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         {
1949:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             index = 2;
 12923              		.loc 1 1949 19 view .LVU3213
 12924 0022 0226     		movs	r6, #2
 12925 0024 09E0     		b	.L958
 12926              	.L973:
1924:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         {
 12927              		.loc 1 1924 9 is_stmt 1 view .LVU3214
1924:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         {
 12928              		.loc 1 1924 12 is_stmt 0 view .LVU3215
 12929 0026 29B1     		cbz	r1, .L967
1928:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         {
 12930              		.loc 1 1928 14 is_stmt 1 view .LVU3216
1928:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         {
 12931              		.loc 1 1928 17 is_stmt 0 view .LVU3217
 12932 0028 0129     		cmp	r1, #1
 12933 002a 01D0     		beq	.L974
1934:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         }
 12934              		.loc 1 1934 19 view .LVU3218
 12935 002c 0426     		movs	r6, #4
 12936 002e 04E0     		b	.L958
 12937              	.L974:
1930:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         }
 12938              		.loc 1 1930 19 view .LVU3219
 12939 0030 0226     		movs	r6, #2
 12940 0032 02E0     		b	.L958
 12941              	.L967:
1926:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         }
 12942              		.loc 1 1926 19 view .LVU3220
 12943 0034 0E46     		mov	r6, r1
 12944 0036 00E0     		b	.L958
 12945              	.L970:
1941:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         }
 12946              		.loc 1 1941 19 view .LVU3221
 12947 0038 0426     		movs	r6, #4
 12948              	.L958:
 12949              	.LVL1424:
1950:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         }
1951:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     }
1952:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     else
1953:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     {
1954:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         return CMM_ERR_NOT_SUPPORT;
1955:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     }
1956:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
1957:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     CMM_ERR_CHK(HAL_MEM_DIRECT_READ(unit, CHIP_IO_LEVEL_MODE_REG, &reg_data), ret);    
 12950              		.loc 1 1957 5 is_stmt 1 view .LVU3222
 12951              		.loc 1 1957 5 view .LVU3223
 12952 003a 03AA     		add	r2, sp, #12
 12953              	.LVL1425:
 12954              		.loc 1 1957 5 is_stmt 0 view .LVU3224
 12955 003c 1D49     		ldr	r1, .L978+4
 12956              	.LVL1426:
 12957              		.loc 1 1957 5 view .LVU3225
 12958 003e FFF7FEFF 		bl	hal_mem32_read
 12959              	.LVL1427:
 12960              		.loc 1 1957 5 view .LVU3226
 12961 0042 0446     		mov	r4, r0
 12962              	.LVL1428:
 12963              		.loc 1 1957 5 view .LVU3227
 12964 0044 10F0FF03 		ands	r3, r0, #255
 12965 0048 0BD1     		bne	.L975
 12966              		.loc 1 1957 5 is_stmt 1 discriminator 2 view .LVU3228
1958:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     reg_data = (0x3) & (reg_data>>index);
 12967              		.loc 1 1958 5 discriminator 2 view .LVU3229
 12968              		.loc 1 1958 33 is_stmt 0 discriminator 2 view .LVU3230
 12969 004a 039B     		ldr	r3, [sp, #12]
 12970 004c F340     		lsrs	r3, r3, r6
 12971              		.loc 1 1958 22 discriminator 2 view .LVU3231
 12972 004e 03F00303 		and	r3, r3, #3
 12973              		.loc 1 1958 14 discriminator 2 view .LVU3232
 12974 0052 0393     		str	r3, [sp, #12]
1959:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     if (POWER_PAD_NORMAL == powerPad)
 12975              		.loc 1 1959 5 is_stmt 1 discriminator 2 view .LVU3233
 12976              		.loc 1 1959 8 is_stmt 0 discriminator 2 view .LVU3234
 12977 0054 F5B9     		cbnz	r5, .L962
1960:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     {
1961:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         if (reg_data == 0)
 12978              		.loc 1 1961 9 is_stmt 1 view .LVU3235
 12979              		.loc 1 1961 12 is_stmt 0 view .LVU3236
 12980 0056 D3B9     		cbnz	r3, .L963
1962:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         {
1963:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             *pPowerLevel = POWER33V_OR_25V;
 12981              		.loc 1 1963 13 is_stmt 1 view .LVU3237
 12982              		.loc 1 1963 26 is_stmt 0 view .LVU3238
 12983 0058 0323     		movs	r3, #3
 12984 005a 3B70     		strb	r3, [r7]
 12985              	.L964:
1964:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         }
1965:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         else
1966:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         {
1967:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             *pPowerLevel = POWER18V;
1968:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         }
1969:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     }
1970:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     else
1971:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     {
1972:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         if (reg_data == 0)
1973:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         {
1974:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             *pPowerLevel = POWER33V;
1975:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         }
1976:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         else if (reg_data == 1)
1977:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         {
1978:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             *pPowerLevel = POWER25V;
1979:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         }
1980:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         else
1981:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         {
1982:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****             *pPowerLevel = POWER18V;
1983:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         }
1984:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     }
1985:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** 
1986:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     return ret;
 12986              		.loc 1 1986 5 is_stmt 1 view .LVU3239
 12987 005c E0B2     		uxtb	r0, r4
 12988              	.LVL1429:
 12989              	.L956:
1987:../switch_sdk/core/fal/tiger/fal_tiger_port.c **** }
 12990              		.loc 1 1987 1 is_stmt 0 view .LVU3240
 12991 005e 05B0     		add	sp, sp, #20
 12992              		.cfi_remember_state
 12993              		.cfi_def_cfa_offset 20
 12994              		@ sp needed
 12995 0060 F0BD     		pop	{r4, r5, r6, r7, pc}
 12996              	.LVL1430:
 12997              	.L975:
 12998              		.cfi_restore_state
1957:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     reg_data = (0x3) & (reg_data>>index);
 12999              		.loc 1 1957 5 is_stmt 1 discriminator 1 view .LVU3241
1957:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     reg_data = (0x3) & (reg_data>>index);
 13000              		.loc 1 1957 5 discriminator 1 view .LVU3242
 13001 0062 154A     		ldr	r2, .L978+8
 13002 0064 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 13003 0066 012A     		cmp	r2, #1
 13004 0068 01D8     		bhi	.L976
 13005              	.LVL1431:
 13006              	.L961:
1957:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     reg_data = (0x3) & (reg_data>>index);
 13007              		.loc 1 1957 5 discriminator 5 view .LVU3243
1957:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     reg_data = (0x3) & (reg_data>>index);
 13008              		.loc 1 1957 5 discriminator 5 view .LVU3244
1957:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     reg_data = (0x3) & (reg_data>>index);
 13009              		.loc 1 1957 5 discriminator 5 view .LVU3245
 13010 006a E0B2     		uxtb	r0, r4
 13011 006c F7E7     		b	.L956
 13012              	.LVL1432:
 13013              	.L976:
1957:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     reg_data = (0x3) & (reg_data>>index);
 13014              		.loc 1 1957 5 discriminator 3 view .LVU3246
 13015              	.LBB120:
1957:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     reg_data = (0x3) & (reg_data>>index);
 13016              		.loc 1 1957 5 discriminator 3 view .LVU3247
 13017 006e 142B     		cmp	r3, #20
 13018 0070 28BF     		it	cs
 13019 0072 1423     		movcs	r3, #20
 13020 0074 1A46     		mov	r2, r3
 13021 0076 114B     		ldr	r3, .L978+12
 13022 0078 0093     		str	r3, [sp]
 13023 007a 114B     		ldr	r3, .L978+16
 13024 007c 1149     		ldr	r1, .L978+20
 13025 007e 51F82220 		ldr	r2, [r1, r2, lsl #2]
 13026 0082 1149     		ldr	r1, .L978+24
 13027 0084 8968     		ldr	r1, [r1, #8]
 13028 0086 1148     		ldr	r0, .L978+28
 13029              	.LVL1433:
1957:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     reg_data = (0x3) & (reg_data>>index);
 13030              		.loc 1 1957 5 is_stmt 0 discriminator 3 view .LVU3248
 13031 0088 FFF7FEFF 		bl	osal_printf
 13032              	.LVL1434:
 13033 008c EDE7     		b	.L961
 13034              	.LVL1435:
 13035              	.L963:
1957:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     reg_data = (0x3) & (reg_data>>index);
 13036              		.loc 1 1957 5 discriminator 3 view .LVU3249
 13037              	.LBE120:
1967:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         }
 13038              		.loc 1 1967 13 is_stmt 1 view .LVU3250
1967:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         }
 13039              		.loc 1 1967 26 is_stmt 0 view .LVU3251
 13040 008e 0023     		movs	r3, #0
 13041 0090 3B70     		strb	r3, [r7]
 13042 0092 E3E7     		b	.L964
 13043              	.L962:
1972:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         {
 13044              		.loc 1 1972 9 is_stmt 1 view .LVU3252
1972:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         {
 13045              		.loc 1 1972 12 is_stmt 0 view .LVU3253
 13046 0094 13B9     		cbnz	r3, .L965
1974:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         }
 13047              		.loc 1 1974 13 is_stmt 1 view .LVU3254
1974:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         }
 13048              		.loc 1 1974 26 is_stmt 0 view .LVU3255
 13049 0096 0223     		movs	r3, #2
 13050 0098 3B70     		strb	r3, [r7]
 13051 009a DFE7     		b	.L964
 13052              	.L965:
1976:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         {
 13053              		.loc 1 1976 14 is_stmt 1 view .LVU3256
1976:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         {
 13054              		.loc 1 1976 17 is_stmt 0 view .LVU3257
 13055 009c 012B     		cmp	r3, #1
 13056 009e 02D0     		beq	.L977
1982:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         }
 13057              		.loc 1 1982 13 is_stmt 1 view .LVU3258
1982:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         }
 13058              		.loc 1 1982 26 is_stmt 0 view .LVU3259
 13059 00a0 0023     		movs	r3, #0
 13060 00a2 3B70     		strb	r3, [r7]
 13061 00a4 DAE7     		b	.L964
 13062              	.L977:
1978:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         }
 13063              		.loc 1 1978 13 is_stmt 1 view .LVU3260
1978:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****         }
 13064              		.loc 1 1978 26 is_stmt 0 view .LVU3261
 13065 00a6 3B70     		strb	r3, [r7]
 13066 00a8 D8E7     		b	.L964
 13067              	.LVL1436:
 13068              	.L969:
1954:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     }
 13069              		.loc 1 1954 16 view .LVU3262
 13070 00aa 0320     		movs	r0, #3
 13071              	.LVL1437:
1954:../switch_sdk/core/fal/tiger/fal_tiger_port.c ****     }
 13072              		.loc 1 1954 16 view .LVU3263
 13073 00ac D7E7     		b	.L956
 13074              	.L979:
 13075 00ae 00BF     		.align	2
 13076              	.L978:
 13077 00b0 00000000 		.word	gpSwitchUnit
 13078 00b4 30000800 		.word	524336
 13079 00b8 00000000 		.word	yt_debug_level
 13080 00bc 00000000 		.word	__FUNCTION__.0
 13081 00c0 00000000 		.word	.LC59
 13082 00c4 00000000 		.word	_yt_errmsg
 13083 00c8 00000000 		.word	_yt_prompt_msg
 13084 00cc 34000000 		.word	.LC1
 13085              		.cfi_endproc
 13086              	.LFE61:
 13088              		.section	.rodata.__FUNCTION__.0,"a"
 13089              		.align	2
 13092              	__FUNCTION__.0:
 13093 0000 66616C5F 		.ascii	"fal_tiger_port_dvddio_power_level_get\000"
 13093      74696765 
 13093      725F706F 
 13093      72745F64 
 13093      76646469 
 13094              		.section	.rodata.__FUNCTION__.1,"a"
 13095              		.align	2
 13098              	__FUNCTION__.1:
 13099 0000 66616C5F 		.ascii	"fal_rgmii_vbias_set\000"
 13099      72676D69 
 13099      695F7662 
 13099      6961735F 
 13099      73657400 
 13100              		.section	.rodata.__FUNCTION__.2,"a"
 13101              		.align	2
 13104              	__FUNCTION__.2:
 13105 0000 66616C5F 		.ascii	"fal_rgmii_strength_set\000"
 13105      72676D69 
 13105      695F7374 
 13105      72656E67 
 13105      74685F73 
 13106              		.section	.rodata.__FUNCTION__.3,"a"
 13107              		.align	2
 13110              	__FUNCTION__.3:
 13111 0000 66616C5F 		.ascii	"fal_tiger_port_dvddio_power_level_set\000"
 13111      74696765 
 13111      725F706F 
 13111      72745F64 
 13111      76646469 
 13112              		.section	.rodata.__FUNCTION__.4,"a"
 13113              		.align	2
 13116              	__FUNCTION__.4:
 13117 0000 66616C5F 		.ascii	"fal_tiger_port_extif_xmiiClk_invert_get\000"
 13117      74696765 
 13117      725F706F 
 13117      72745F65 
 13117      78746966 
 13118              		.section	.rodata.__FUNCTION__.5,"a"
 13119              		.align	2
 13122              	__FUNCTION__.5:
 13123 0000 66616C5F 		.ascii	"fal_tiger_port_extif_xmiiClk_invert_set\000"
 13123      74696765 
 13123      725F706F 
 13123      72745F65 
 13123      78746966 
 13124              		.section	.rodata.__FUNCTION__.6,"a"
 13125              		.align	2
 13128              	__FUNCTION__.6:
 13129 0000 66616C5F 		.ascii	"fal_tiger_port_phyCrossover_status_get\000"
 13129      74696765 
 13129      725F706F 
 13129      72745F70 
 13129      68794372 
 13130              		.section	.rodata.__FUNCTION__.7,"a"
 13131              		.align	2
 13134              	__FUNCTION__.7:
 13135 0000 66616C5F 		.ascii	"fal_tiger_port_phyCrossover_mode_get\000"
 13135      74696765 
 13135      725F706F 
 13135      72745F70 
 13135      68794372 
 13136              		.section	.rodata.__FUNCTION__.8,"a"
 13137              		.align	2
 13140              	__FUNCTION__.8:
 13141 0000 66616C5F 		.ascii	"fal_tiger_port_phyCrossover_mode_set\000"
 13141      74696765 
 13141      725F706F 
 13141      72745F70 
 13141      68794372 
 13142              		.section	.rodata.__FUNCTION__.9,"a"
 13143              		.align	2
 13146              	__FUNCTION__.9:
 13147 0000 66616C5F 		.ascii	"fal_tiger_port_cable_diag\000"
 13147      74696765 
 13147      725F706F 
 13147      72745F63 
 13147      61626C65 
 13148              		.section	.rodata.__FUNCTION__.10,"a"
 13149              		.align	2
 13152              	__FUNCTION__.10:
 13153 0000 66616C5F 		.ascii	"fal_tiger_port_jumbo_size_get\000"
 13153      74696765 
 13153      725F706F 
 13153      72745F6A 
 13153      756D626F 
 13154              		.section	.rodata.__FUNCTION__.11,"a"
 13155              		.align	2
 13158              	__FUNCTION__.11:
 13159 0000 66616C5F 		.ascii	"fal_tiger_port_jumbo_size_set\000"
 13159      74696765 
 13159      725F706F 
 13159      72745F6A 
 13159      756D626F 
 13160              		.section	.rodata.__FUNCTION__.12,"a"
 13161              		.align	2
 13164              	__FUNCTION__.12:
 13165 0000 66616C5F 		.ascii	"fal_tiger_port_jumbo_enable_get\000"
 13165      74696765 
 13165      725F706F 
 13165      72745F6A 
 13165      756D626F 
 13166              		.section	.rodata.__FUNCTION__.13,"a"
 13167              		.align	2
 13170              	__FUNCTION__.13:
 13171 0000 66616C5F 		.ascii	"fal_tiger_port_jumbo_enable_set\000"
 13171      74696765 
 13171      725F706F 
 13171      72745F6A 
 13171      756D626F 
 13172              		.section	.rodata.__FUNCTION__.14,"a"
 13173              		.align	2
 13176              	__FUNCTION__.14:
 13177 0000 66616C5F 		.ascii	"fal_tiger_port_mac_sync_phy\000"
 13177      74696765 
 13177      725F706F 
 13177      72745F6D 
 13177      61635F73 
 13178              		.section	.rodata.__FUNCTION__.15,"a"
 13179              		.align	2
 13182              	__FUNCTION__.15:
 13183 0000 66616C5F 		.ascii	"fal_tiger_port_eee_enable_set\000"
 13183      74696765 
 13183      725F706F 
 13183      72745F65 
 13183      65655F65 
 13184              		.section	.bss.gEEEStatus.16,"aw",%nobits
 13187              	gEEEStatus.16:
 13188 0000 00       		.space	1
 13189              		.section	.rodata.__FUNCTION__.17,"a"
 13190              		.align	2
 13193              	__FUNCTION__.17:
 13194 0000 66616C5F 		.ascii	"fal_tiger_port_extif_rgmii_delay_get\000"
 13194      74696765 
 13194      725F706F 
 13194      72745F65 
 13194      78746966 
 13195              		.section	.rodata.__FUNCTION__.18,"a"
 13196              		.align	2
 13199              	__FUNCTION__.18:
 13200 0000 66616C5F 		.ascii	"fal_tiger_port_extif_rgmii_delay_set\000"
 13200      74696765 
 13200      725F706F 
 13200      72745F65 
 13200      78746966 
 13201              		.section	.rodata.__FUNCTION__.19,"a"
 13202              		.align	2
 13205              	__FUNCTION__.19:
 13206 0000 66616C5F 		.ascii	"fal_tiger_port_extif_mode_get\000"
 13206      74696765 
 13206      725F706F 
 13206      72745F65 
 13206      78746966 
 13207              		.section	.rodata.__FUNCTION__.20,"a"
 13208              		.align	2
 13211              	__FUNCTION__.20:
 13212 0000 66616C5F 		.ascii	"fal_tiger_port_extif_mode_set\000"
 13212      74696765 
 13212      725F706F 
 13212      72745F65 
 13212      78746966 
 13213              		.section	.rodata.__FUNCTION__.21,"a"
 13214              		.align	2
 13217              	__FUNCTION__.21:
 13218 0000 66616C5F 		.ascii	"fal_tiger_port_mac_fc_get\000"
 13218      74696765 
 13218      725F706F 
 13218      72745F6D 
 13218      61635F66 
 13219              		.section	.rodata.__FUNCTION__.22,"a"
 13220              		.align	2
 13223              	__FUNCTION__.22:
 13224 0000 66616C5F 		.ascii	"fal_tiger_port_mac_fc_set\000"
 13224      74696765 
 13224      725F706F 
 13224      72745F6D 
 13224      61635F66 
 13225              		.section	.rodata.__FUNCTION__.23,"a"
 13226              		.align	2
 13229              	__FUNCTION__.23:
 13230 0000 66616C5F 		.ascii	"fal_tiger_port_mac_force_get\000"
 13230      74696765 
 13230      725F706F 
 13230      72745F6D 
 13230      61635F66 
 13231              		.section	.rodata.__FUNCTION__.24,"a"
 13232              		.align	2
 13235              	__FUNCTION__.24:
 13236 0000 66616C5F 		.ascii	"fal_tiger_port_mac_force_set\000"
 13236      74696765 
 13236      725F706F 
 13236      72745F6D 
 13236      61635F66 
 13237              		.section	.rodata.__FUNCTION__.25,"a"
 13238              		.align	2
 13241              	__FUNCTION__.25:
 13242 0000 66616C5F 		.ascii	"fal_tiger_port_macAutoNeg_enable_get\000"
 13242      74696765 
 13242      725F706F 
 13242      72745F6D 
 13242      61634175 
 13243              		.section	.rodata.__FUNCTION__.26,"a"
 13244              		.align	2
 13247              	__FUNCTION__.26:
 13248 0000 66616C5F 		.ascii	"fal_tiger_port_macAutoNeg_enable_set\000"
 13248      74696765 
 13248      725F706F 
 13248      72745F6D 
 13248      61634175 
 13249              		.section	.rodata.__FUNCTION__.27,"a"
 13250              		.align	2
 13253              	__FUNCTION__.27:
 13254 0000 66616C5F 		.ascii	"fal_tiger_port_pkt_gap_get\000"
 13254      74696765 
 13254      725F706F 
 13254      72745F70 
 13254      6B745F67 
 13255              		.section	.rodata.__FUNCTION__.28,"a"
 13256              		.align	2
 13259              	__FUNCTION__.28:
 13260 0000 66616C5F 		.ascii	"fal_tiger_port_pkt_gap_set\000"
 13260      74696765 
 13260      725F706F 
 13260      72745F70 
 13260      6B745F67 
 13261              		.section	.rodata.__FUNCTION__.29,"a"
 13262              		.align	2
 13265              	__FUNCTION__.29:
 13266 0000 66616C5F 		.ascii	"fal_tiger_port_cascade_get\000"
 13266      74696765 
 13266      725F706F 
 13266      72745F63 
 13266      61736361 
 13267              		.section	.rodata.__FUNCTION__.30,"a"
 13268              		.align	2
 13271              	__FUNCTION__.30:
 13272 0000 66616C5F 		.ascii	"fal_tiger_port_cascade_set\000"
 13272      74696765 
 13272      725F706F 
 13272      72745F63 
 13272      61736361 
 13273              		.section	.rodata.__FUNCTION__.31,"a"
 13274              		.align	2
 13277              	__FUNCTION__.31:
 13278 0000 66616C5F 		.ascii	"fal_tiger_port_backpress_enable_get\000"
 13278      74696765 
 13278      725F706F 
 13278      72745F62 
 13278      61636B70 
 13279              		.section	.rodata.__FUNCTION__.32,"a"
 13280              		.align	2
 13283              	__FUNCTION__.32:
 13284 0000 66616C5F 		.ascii	"fal_tiger_port_backpress_enable_set\000"
 13284      74696765 
 13284      725F706F 
 13284      72745F62 
 13284      61636B70 
 13285              		.section	.rodata.__FUNCTION__.33,"a"
 13286              		.align	2
 13289              	__FUNCTION__.33:
 13290 0000 66616C5F 		.ascii	"fal_tiger_port_link_status_all_get\000"
 13290      74696765 
 13290      725F706F 
 13290      72745F6C 
 13290      696E6B5F 
 13291              		.section	.rodata.__FUNCTION__.34,"a"
 13292              		.align	2
 13295              	__FUNCTION__.34:
 13296 0000 66616C5F 		.ascii	"fal_tiger_port_link_status_get\000"
 13296      74696765 
 13296      725F706F 
 13296      72745F6C 
 13296      696E6B5F 
 13297              		.section	.rodata.__FUNCTION__.35,"a"
 13298              		.align	2
 13301              	__FUNCTION__.35:
 13302 0000 66616C5F 		.ascii	"fal_port_serdes_init\000"
 13302      706F7274 
 13302      5F736572 
 13302      6465735F 
 13302      696E6974 
 13303              		.section	.bss.initFlag.36,"aw",%nobits
 13306              	initFlag.36:
 13307 0000 00       		.space	1
 13308              		.section	.rodata.__FUNCTION__.37,"a"
 13309              		.align	2
 13312              	__FUNCTION__.37:
 13313 0000 66616C5F 		.ascii	"fal_tiger_port_init\000"
 13313      74696765 
 13313      725F706F 
 13313      72745F69 
 13313      6E697400 
 13314              		.text
 13315              	.Letext0:
 13316              		.file 2 "C:\\Users\\Dmitriy\\Desktop\\GD32F10x\\switch_sdk\\common\\include/yt_types.h"
 13317              		.file 3 "C:\\Users\\Dmitriy\\Desktop\\GD32F10x\\switch_sdk\\common\\include/yt_error.h"
 13318              		.file 4 "C:\\Users\\Dmitriy\\Desktop\\GD32F10x\\switch_sdk\\core\\fal\\chipdef/chipdef.h"
 13319              		.file 5 "C:\\Users\\Dmitriy\\Desktop\\GD32F10x\\switch_sdk\\core\\drv\\phy/phy_chipdef.h"
 13320              		.file 6 "C:\\Users\\Dmitriy\\Desktop\\GD32F10x\\switch_sdk\\core\\cal/cal_bprofile.h"
 13321              		.file 7 "C:\\Users\\Dmitriy\\Desktop\\GD32F10x\\switch_sdk\\core\\cal/cal_mgm.h"
 13322              		.file 8 "C:\\Users\\Dmitriy\\Desktop\\GD32F10x\\switch_sdk\\core\\cal/cal_cmm.h"
 13323              		.file 9 "C:\\Users\\Dmitriy\\Desktop\\GD32F10x\\switch_sdk\\core\\drv\\mac/sw_drv.h"
 13324              		.file 10 "C:\\Users\\Dmitriy\\Desktop\\GD32F10x\\switch_sdk\\include/yt_port.h"
 13325              		.file 11 "C:\\Users\\Dmitriy\\Desktop\\GD32F10x\\switch_sdk\\include/yt_debug.h"
 13326              		.file 12 "C:\\Users\\Dmitriy\\Desktop\\GD32F10x\\switch_sdk\\core\\drv\\phy/phy_drv.h"
 13327              		.file 13 "C:\\Users\\Dmitriy\\Desktop\\GD32F10x\\switch_sdk\\core\\hal/hal_ctrl.h"
 13328              		.file 14 "../switch_sdk/core/fal/tiger/fal_tiger_entry.h"
 13329              		.file 15 "../switch_sdk/core/fal/tiger/fal_tiger_port.h"
 13330              		.file 16 "C:\\Users\\Dmitriy\\Desktop\\GD32F10x\\switch_sdk\\core\\hal/hal_mem.h"
DEFINED SYMBOLS
                            *ABS*:00000000 fal_tiger_port.c
C:\Users\Dmitriy\AppData\Local\Temp\cc2VFB7b.s:19     .text.fal_port_speedDup_split:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\cc2VFB7b.s:24     .text.fal_port_speedDup_split:00000000 fal_port_speedDup_split
C:\Users\Dmitriy\AppData\Local\Temp\cc2VFB7b.s:37     .text.fal_port_speedDup_split:00000008 $d
C:\Users\Dmitriy\AppData\Local\Temp\cc2VFB7b.s:43     .text.fal_port_speedDup_split:0000000e $t
C:\Users\Dmitriy\AppData\Local\Temp\cc2VFB7b.s:142    .text.fal_port_speedDup_combine:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\cc2VFB7b.s:147    .text.fal_port_speedDup_combine:00000000 fal_port_speedDup_combine
C:\Users\Dmitriy\AppData\Local\Temp\cc2VFB7b.s:175    .text.fal_port_speedDup_combine:00000014 $d
C:\Users\Dmitriy\AppData\Local\Temp\cc2VFB7b.s:179    .text.fal_port_speedDup_combine:00000018 $t
C:\Users\Dmitriy\AppData\Local\Temp\cc2VFB7b.s:263    .rodata.fal_port_serdes_init.str1.4:00000000 $d
C:\Users\Dmitriy\AppData\Local\Temp\cc2VFB7b.s:291    .text.fal_port_serdes_init:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\cc2VFB7b.s:296    .text.fal_port_serdes_init:00000000 fal_port_serdes_init
C:\Users\Dmitriy\AppData\Local\Temp\cc2VFB7b.s:741    .text.fal_port_serdes_init:00000204 $d
C:\Users\Dmitriy\AppData\Local\Temp\cc2VFB7b.s:13306  .bss.initFlag.36:00000000 initFlag.36
C:\Users\Dmitriy\AppData\Local\Temp\cc2VFB7b.s:13301  .rodata.__FUNCTION__.35:00000000 __FUNCTION__.35
C:\Users\Dmitriy\AppData\Local\Temp\cc2VFB7b.s:758    .rodata.fal_rgmii_strength_set.str1.4:00000000 $d
C:\Users\Dmitriy\AppData\Local\Temp\cc2VFB7b.s:773    .text.fal_rgmii_strength_set:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\cc2VFB7b.s:778    .text.fal_rgmii_strength_set:00000000 fal_rgmii_strength_set
C:\Users\Dmitriy\AppData\Local\Temp\cc2VFB7b.s:1307   .text.fal_rgmii_strength_set:00000250 $d
C:\Users\Dmitriy\AppData\Local\Temp\cc2VFB7b.s:13104  .rodata.__FUNCTION__.2:00000000 __FUNCTION__.2
C:\Users\Dmitriy\AppData\Local\Temp\cc2VFB7b.s:1321   .rodata.fal_rgmii_vbias_set.str1.4:00000000 $d
C:\Users\Dmitriy\AppData\Local\Temp\cc2VFB7b.s:1328   .text.fal_rgmii_vbias_set:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\cc2VFB7b.s:1333   .text.fal_rgmii_vbias_set:00000000 fal_rgmii_vbias_set
C:\Users\Dmitriy\AppData\Local\Temp\cc2VFB7b.s:1659   .text.fal_rgmii_vbias_set:00000164 $d
C:\Users\Dmitriy\AppData\Local\Temp\cc2VFB7b.s:13098  .rodata.__FUNCTION__.1:00000000 __FUNCTION__.1
C:\Users\Dmitriy\AppData\Local\Temp\cc2VFB7b.s:1672   .rodata.fal_tiger_port_init.str1.4:00000000 $d
C:\Users\Dmitriy\AppData\Local\Temp\cc2VFB7b.s:1676   .text.fal_tiger_port_init:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\cc2VFB7b.s:1682   .text.fal_tiger_port_init:00000000 fal_tiger_port_init
C:\Users\Dmitriy\AppData\Local\Temp\cc2VFB7b.s:1819   .text.fal_tiger_port_init:00000088 $d
C:\Users\Dmitriy\AppData\Local\Temp\cc2VFB7b.s:13312  .rodata.__FUNCTION__.37:00000000 __FUNCTION__.37
C:\Users\Dmitriy\AppData\Local\Temp\cc2VFB7b.s:1833   .rodata.fal_tiger_port_enable_get.str1.4:00000000 $d
C:\Users\Dmitriy\AppData\Local\Temp\cc2VFB7b.s:1837   .text.fal_tiger_port_enable_get:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\cc2VFB7b.s:1843   .text.fal_tiger_port_enable_get:00000000 fal_tiger_port_enable_get
C:\Users\Dmitriy\AppData\Local\Temp\cc2VFB7b.s:2066   .text.fal_tiger_port_enable_get:000000ec $d
C:\Users\Dmitriy\AppData\Local\Temp\cc2VFB7b.s:2077   .text.fal_tiger_port_enable_set:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\cc2VFB7b.s:2083   .text.fal_tiger_port_enable_set:00000000 fal_tiger_port_enable_set
C:\Users\Dmitriy\AppData\Local\Temp\cc2VFB7b.s:2361   .text.fal_tiger_port_enable_set:0000014c $d
C:\Users\Dmitriy\AppData\Local\Temp\cc2VFB7b.s:2373   .rodata.fal_tiger_port_link_status_get.str1.4:00000000 $d
C:\Users\Dmitriy\AppData\Local\Temp\cc2VFB7b.s:2378   .text.fal_tiger_port_link_status_get:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\cc2VFB7b.s:2384   .text.fal_tiger_port_link_status_get:00000000 fal_tiger_port_link_status_get
C:\Users\Dmitriy\AppData\Local\Temp\cc2VFB7b.s:2532   .text.fal_tiger_port_link_status_get:00000090 $d
C:\Users\Dmitriy\AppData\Local\Temp\cc2VFB7b.s:13295  .rodata.__FUNCTION__.34:00000000 __FUNCTION__.34
C:\Users\Dmitriy\AppData\Local\Temp\cc2VFB7b.s:2544   .rodata.fal_tiger_port_link_status_all_get.str1.4:00000000 $d
C:\Users\Dmitriy\AppData\Local\Temp\cc2VFB7b.s:2549   .text.fal_tiger_port_link_status_all_get:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\cc2VFB7b.s:2555   .text.fal_tiger_port_link_status_all_get:00000000 fal_tiger_port_link_status_all_get
C:\Users\Dmitriy\AppData\Local\Temp\cc2VFB7b.s:2782   .text.fal_tiger_port_link_status_all_get:000000e8 $d
C:\Users\Dmitriy\AppData\Local\Temp\cc2VFB7b.s:13289  .rodata.__FUNCTION__.33:00000000 __FUNCTION__.33
C:\Users\Dmitriy\AppData\Local\Temp\cc2VFB7b.s:2794   .rodata.fal_tiger_port_backpress_enable_set.str1.4:00000000 $d
C:\Users\Dmitriy\AppData\Local\Temp\cc2VFB7b.s:2803   .text.fal_tiger_port_backpress_enable_set:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\cc2VFB7b.s:2809   .text.fal_tiger_port_backpress_enable_set:00000000 fal_tiger_port_backpress_enable_set
C:\Users\Dmitriy\AppData\Local\Temp\cc2VFB7b.s:2997   .text.fal_tiger_port_backpress_enable_set:000000c4 $d
C:\Users\Dmitriy\AppData\Local\Temp\cc2VFB7b.s:13283  .rodata.__FUNCTION__.32:00000000 __FUNCTION__.32
C:\Users\Dmitriy\AppData\Local\Temp\cc2VFB7b.s:3011   .text.fal_tiger_port_backpress_enable_get:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\cc2VFB7b.s:3017   .text.fal_tiger_port_backpress_enable_get:00000000 fal_tiger_port_backpress_enable_get
C:\Users\Dmitriy\AppData\Local\Temp\cc2VFB7b.s:3177   .text.fal_tiger_port_backpress_enable_get:00000090 $d
C:\Users\Dmitriy\AppData\Local\Temp\cc2VFB7b.s:13277  .rodata.__FUNCTION__.31:00000000 __FUNCTION__.31
C:\Users\Dmitriy\AppData\Local\Temp\cc2VFB7b.s:3189   .rodata.fal_tiger_port_cascade_set.str1.4:00000000 $d
C:\Users\Dmitriy\AppData\Local\Temp\cc2VFB7b.s:3202   .text.fal_tiger_port_cascade_set:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\cc2VFB7b.s:3208   .text.fal_tiger_port_cascade_set:00000000 fal_tiger_port_cascade_set
C:\Users\Dmitriy\AppData\Local\Temp\cc2VFB7b.s:3521   .text.fal_tiger_port_cascade_set:00000160 $d
C:\Users\Dmitriy\AppData\Local\Temp\cc2VFB7b.s:13271  .rodata.__FUNCTION__.30:00000000 __FUNCTION__.30
C:\Users\Dmitriy\AppData\Local\Temp\cc2VFB7b.s:3536   .text.fal_tiger_port_cascade_get:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\cc2VFB7b.s:3542   .text.fal_tiger_port_cascade_get:00000000 fal_tiger_port_cascade_get
C:\Users\Dmitriy\AppData\Local\Temp\cc2VFB7b.s:3780   .text.fal_tiger_port_cascade_get:000000d0 $d
C:\Users\Dmitriy\AppData\Local\Temp\cc2VFB7b.s:13265  .rodata.__FUNCTION__.29:00000000 __FUNCTION__.29
C:\Users\Dmitriy\AppData\Local\Temp\cc2VFB7b.s:3791   .rodata.fal_tiger_port_pkt_gap_set.str1.4:00000000 $d
C:\Users\Dmitriy\AppData\Local\Temp\cc2VFB7b.s:3800   .text.fal_tiger_port_pkt_gap_set:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\cc2VFB7b.s:3806   .text.fal_tiger_port_pkt_gap_set:00000000 fal_tiger_port_pkt_gap_set
C:\Users\Dmitriy\AppData\Local\Temp\cc2VFB7b.s:3963   .text.fal_tiger_port_pkt_gap_set:000000a4 $d
C:\Users\Dmitriy\AppData\Local\Temp\cc2VFB7b.s:13259  .rodata.__FUNCTION__.28:00000000 __FUNCTION__.28
C:\Users\Dmitriy\AppData\Local\Temp\cc2VFB7b.s:3975   .text.fal_tiger_port_pkt_gap_get:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\cc2VFB7b.s:3981   .text.fal_tiger_port_pkt_gap_get:00000000 fal_tiger_port_pkt_gap_get
C:\Users\Dmitriy\AppData\Local\Temp\cc2VFB7b.s:4104   .text.fal_tiger_port_pkt_gap_get:00000068 $d
C:\Users\Dmitriy\AppData\Local\Temp\cc2VFB7b.s:13253  .rodata.__FUNCTION__.27:00000000 __FUNCTION__.27
C:\Users\Dmitriy\AppData\Local\Temp\cc2VFB7b.s:4114   .rodata.fal_tiger_port_macAutoNeg_enable_set.str1.4:00000000 $d
C:\Users\Dmitriy\AppData\Local\Temp\cc2VFB7b.s:4123   .text.fal_tiger_port_macAutoNeg_enable_set:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\cc2VFB7b.s:4129   .text.fal_tiger_port_macAutoNeg_enable_set:00000000 fal_tiger_port_macAutoNeg_enable_set
C:\Users\Dmitriy\AppData\Local\Temp\cc2VFB7b.s:4421   .text.fal_tiger_port_macAutoNeg_enable_set:0000013c $d
C:\Users\Dmitriy\AppData\Local\Temp\cc2VFB7b.s:13247  .rodata.__FUNCTION__.26:00000000 __FUNCTION__.26
C:\Users\Dmitriy\AppData\Local\Temp\cc2VFB7b.s:4435   .text.fal_tiger_port_macAutoNeg_enable_get:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\cc2VFB7b.s:4441   .text.fal_tiger_port_macAutoNeg_enable_get:00000000 fal_tiger_port_macAutoNeg_enable_get
C:\Users\Dmitriy\AppData\Local\Temp\cc2VFB7b.s:4589   .text.fal_tiger_port_macAutoNeg_enable_get:00000090 $d
C:\Users\Dmitriy\AppData\Local\Temp\cc2VFB7b.s:13241  .rodata.__FUNCTION__.25:00000000 __FUNCTION__.25
C:\Users\Dmitriy\AppData\Local\Temp\cc2VFB7b.s:4601   .rodata.fal_tiger_port_mac_force_set.str1.4:00000000 $d
C:\Users\Dmitriy\AppData\Local\Temp\cc2VFB7b.s:4610   .text.fal_tiger_port_mac_force_set:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\cc2VFB7b.s:4616   .text.fal_tiger_port_mac_force_set:00000000 fal_tiger_port_mac_force_set
C:\Users\Dmitriy\AppData\Local\Temp\cc2VFB7b.s:4884   .text.fal_tiger_port_mac_force_set:00000144 $d
C:\Users\Dmitriy\AppData\Local\Temp\cc2VFB7b.s:13235  .rodata.__FUNCTION__.24:00000000 __FUNCTION__.24
C:\Users\Dmitriy\AppData\Local\Temp\cc2VFB7b.s:4898   .text.fal_tiger_port_mac_force_get:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\cc2VFB7b.s:4904   .text.fal_tiger_port_mac_force_get:00000000 fal_tiger_port_mac_force_get
C:\Users\Dmitriy\AppData\Local\Temp\cc2VFB7b.s:5126   .text.fal_tiger_port_mac_force_get:000000dc $d
C:\Users\Dmitriy\AppData\Local\Temp\cc2VFB7b.s:13229  .rodata.__FUNCTION__.23:00000000 __FUNCTION__.23
C:\Users\Dmitriy\AppData\Local\Temp\cc2VFB7b.s:5138   .text.fal_tiger_port_mac_fc_set:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\cc2VFB7b.s:5144   .text.fal_tiger_port_mac_fc_set:00000000 fal_tiger_port_mac_fc_set
C:\Users\Dmitriy\AppData\Local\Temp\cc2VFB7b.s:5352   .text.fal_tiger_port_mac_fc_set:000000e8 $d
C:\Users\Dmitriy\AppData\Local\Temp\cc2VFB7b.s:13223  .rodata.__FUNCTION__.22:00000000 __FUNCTION__.22
C:\Users\Dmitriy\AppData\Local\Temp\cc2VFB7b.s:5366   .text.fal_tiger_port_mac_fc_get:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\cc2VFB7b.s:5372   .text.fal_tiger_port_mac_fc_get:00000000 fal_tiger_port_mac_fc_get
C:\Users\Dmitriy\AppData\Local\Temp\cc2VFB7b.s:5520   .text.fal_tiger_port_mac_fc_get:00000090 $d
C:\Users\Dmitriy\AppData\Local\Temp\cc2VFB7b.s:13217  .rodata.__FUNCTION__.21:00000000 __FUNCTION__.21
C:\Users\Dmitriy\AppData\Local\Temp\cc2VFB7b.s:5532   .rodata.fal_tiger_port_extif_mode_set.str1.4:00000000 $d
C:\Users\Dmitriy\AppData\Local\Temp\cc2VFB7b.s:5561   .text.fal_tiger_port_extif_mode_set:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\cc2VFB7b.s:5567   .text.fal_tiger_port_extif_mode_set:00000000 fal_tiger_port_extif_mode_set
C:\Users\Dmitriy\AppData\Local\Temp\cc2VFB7b.s:6114   .text.fal_tiger_port_extif_mode_set:00000284 $d
C:\Users\Dmitriy\AppData\Local\Temp\cc2VFB7b.s:13211  .rodata.__FUNCTION__.20:00000000 __FUNCTION__.20
C:\Users\Dmitriy\AppData\Local\Temp\cc2VFB7b.s:6134   .text.fal_tiger_port_extif_mode_set:000002c0 $t
C:\Users\Dmitriy\AppData\Local\Temp\cc2VFB7b.s:6368   .text.fal_tiger_port_extif_mode_set:000003d4 $d
C:\Users\Dmitriy\AppData\Local\Temp\cc2VFB7b.s:6382   .text.fal_tiger_port_extif_mode_get:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\cc2VFB7b.s:6388   .text.fal_tiger_port_extif_mode_get:00000000 fal_tiger_port_extif_mode_get
C:\Users\Dmitriy\AppData\Local\Temp\cc2VFB7b.s:6809   .text.fal_tiger_port_extif_mode_get:000001c8 $d
C:\Users\Dmitriy\AppData\Local\Temp\cc2VFB7b.s:13205  .rodata.__FUNCTION__.19:00000000 __FUNCTION__.19
C:\Users\Dmitriy\AppData\Local\Temp\cc2VFB7b.s:6824   .rodata.fal_tiger_port_extif_rgmii_delay_set.str1.4:00000000 $d
C:\Users\Dmitriy\AppData\Local\Temp\cc2VFB7b.s:6833   .text.fal_tiger_port_extif_rgmii_delay_set:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\cc2VFB7b.s:6839   .text.fal_tiger_port_extif_rgmii_delay_set:00000000 fal_tiger_port_extif_rgmii_delay_set
C:\Users\Dmitriy\AppData\Local\Temp\cc2VFB7b.s:7170   .text.fal_tiger_port_extif_rgmii_delay_set:00000160 $d
C:\Users\Dmitriy\AppData\Local\Temp\cc2VFB7b.s:13199  .rodata.__FUNCTION__.18:00000000 __FUNCTION__.18
C:\Users\Dmitriy\AppData\Local\Temp\cc2VFB7b.s:7184   .text.fal_tiger_port_extif_rgmii_delay_get:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\cc2VFB7b.s:7190   .text.fal_tiger_port_extif_rgmii_delay_get:00000000 fal_tiger_port_extif_rgmii_delay_get
C:\Users\Dmitriy\AppData\Local\Temp\cc2VFB7b.s:7459   .text.fal_tiger_port_extif_rgmii_delay_get:00000108 $d
C:\Users\Dmitriy\AppData\Local\Temp\cc2VFB7b.s:13193  .rodata.__FUNCTION__.17:00000000 __FUNCTION__.17
C:\Users\Dmitriy\AppData\Local\Temp\cc2VFB7b.s:7472   .text.fal_tiger_port_phyAutoNeg_enable_set:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\cc2VFB7b.s:7478   .text.fal_tiger_port_phyAutoNeg_enable_set:00000000 fal_tiger_port_phyAutoNeg_enable_set
C:\Users\Dmitriy\AppData\Local\Temp\cc2VFB7b.s:7574   .text.fal_tiger_port_phyAutoNeg_enable_set:0000005c $d
C:\Users\Dmitriy\AppData\Local\Temp\cc2VFB7b.s:7581   .text.fal_tiger_port_phyAutoNeg_enable_get:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\cc2VFB7b.s:7587   .text.fal_tiger_port_phyAutoNeg_enable_get:00000000 fal_tiger_port_phyAutoNeg_enable_get
C:\Users\Dmitriy\AppData\Local\Temp\cc2VFB7b.s:7683   .text.fal_tiger_port_phyAutoNeg_enable_get:0000005c $d
C:\Users\Dmitriy\AppData\Local\Temp\cc2VFB7b.s:7690   .text.fal_tiger_port_phyAutoNeg_ability_set:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\cc2VFB7b.s:7696   .text.fal_tiger_port_phyAutoNeg_ability_set:00000000 fal_tiger_port_phyAutoNeg_ability_set
C:\Users\Dmitriy\AppData\Local\Temp\cc2VFB7b.s:7803   .text.fal_tiger_port_phyAutoNeg_ability_set:0000006c $d
C:\Users\Dmitriy\AppData\Local\Temp\cc2VFB7b.s:7810   .text.fal_tiger_port_phyAutoNeg_ability_get:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\cc2VFB7b.s:7816   .text.fal_tiger_port_phyAutoNeg_ability_get:00000000 fal_tiger_port_phyAutoNeg_ability_get
C:\Users\Dmitriy\AppData\Local\Temp\cc2VFB7b.s:7912   .text.fal_tiger_port_phyAutoNeg_ability_get:0000005c $d
C:\Users\Dmitriy\AppData\Local\Temp\cc2VFB7b.s:7919   .text.fal_tiger_port_phy_force_set:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\cc2VFB7b.s:7925   .text.fal_tiger_port_phy_force_set:00000000 fal_tiger_port_phy_force_set
C:\Users\Dmitriy\AppData\Local\Temp\cc2VFB7b.s:8021   .text.fal_tiger_port_phy_force_set:0000005c $d
C:\Users\Dmitriy\AppData\Local\Temp\cc2VFB7b.s:8028   .text.fal_tiger_port_phy_force_get:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\cc2VFB7b.s:8034   .text.fal_tiger_port_phy_force_get:00000000 fal_tiger_port_phy_force_get
C:\Users\Dmitriy\AppData\Local\Temp\cc2VFB7b.s:8130   .text.fal_tiger_port_phy_force_get:0000005c $d
C:\Users\Dmitriy\AppData\Local\Temp\cc2VFB7b.s:8137   .text.fal_tiger_port_phy_linkstatus_get:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\cc2VFB7b.s:8143   .text.fal_tiger_port_phy_linkstatus_get:00000000 fal_tiger_port_phy_linkstatus_get
C:\Users\Dmitriy\AppData\Local\Temp\cc2VFB7b.s:8239   .text.fal_tiger_port_phy_linkstatus_get:0000005c $d
C:\Users\Dmitriy\AppData\Local\Temp\cc2VFB7b.s:8246   .text.fal_tiger_port_phy_interruptStatus_get:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\cc2VFB7b.s:8252   .text.fal_tiger_port_phy_interruptStatus_get:00000000 fal_tiger_port_phy_interruptStatus_get
C:\Users\Dmitriy\AppData\Local\Temp\cc2VFB7b.s:8348   .text.fal_tiger_port_phy_interruptStatus_get:0000005c $d
C:\Users\Dmitriy\AppData\Local\Temp\cc2VFB7b.s:8355   .text.fal_tiger_port_phy_reg_set:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\cc2VFB7b.s:8361   .text.fal_tiger_port_phy_reg_set:00000000 fal_tiger_port_phy_reg_set
C:\Users\Dmitriy\AppData\Local\Temp\cc2VFB7b.s:8455   .text.fal_tiger_port_phy_reg_set:0000004c $d
C:\Users\Dmitriy\AppData\Local\Temp\cc2VFB7b.s:8461   .text.fal_tiger_port_phy_reg_get:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\cc2VFB7b.s:8467   .text.fal_tiger_port_phy_reg_get:00000000 fal_tiger_port_phy_reg_get
C:\Users\Dmitriy\AppData\Local\Temp\cc2VFB7b.s:8561   .text.fal_tiger_port_phy_reg_get:0000004c $d
C:\Users\Dmitriy\AppData\Local\Temp\cc2VFB7b.s:8567   .rodata.fal_tiger_port_eee_enable_set.str1.4:00000000 $d
C:\Users\Dmitriy\AppData\Local\Temp\cc2VFB7b.s:8594   .text.fal_tiger_port_eee_enable_set:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\cc2VFB7b.s:8600   .text.fal_tiger_port_eee_enable_set:00000000 fal_tiger_port_eee_enable_set
C:\Users\Dmitriy\AppData\Local\Temp\cc2VFB7b.s:9144   .text.fal_tiger_port_eee_enable_set:00000290 $d
C:\Users\Dmitriy\AppData\Local\Temp\cc2VFB7b.s:13187  .bss.gEEEStatus.16:00000000 gEEEStatus.16
C:\Users\Dmitriy\AppData\Local\Temp\cc2VFB7b.s:13182  .rodata.__FUNCTION__.15:00000000 __FUNCTION__.15
C:\Users\Dmitriy\AppData\Local\Temp\cc2VFB7b.s:9167   .text.fal_tiger_port_eee_enable_get:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\cc2VFB7b.s:9173   .text.fal_tiger_port_eee_enable_get:00000000 fal_tiger_port_eee_enable_get
C:\Users\Dmitriy\AppData\Local\Temp\cc2VFB7b.s:9269   .text.fal_tiger_port_eee_enable_get:0000005c $d
C:\Users\Dmitriy\AppData\Local\Temp\cc2VFB7b.s:9276   .text.fal_tiger_port_phyCombo_mode_set:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\cc2VFB7b.s:9282   .text.fal_tiger_port_phyCombo_mode_set:00000000 fal_tiger_port_phyCombo_mode_set
C:\Users\Dmitriy\AppData\Local\Temp\cc2VFB7b.s:9378   .text.fal_tiger_port_phyCombo_mode_set:0000005c $d
C:\Users\Dmitriy\AppData\Local\Temp\cc2VFB7b.s:9385   .text.fal_tiger_port_phyCombo_mode_get:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\cc2VFB7b.s:9391   .text.fal_tiger_port_phyCombo_mode_get:00000000 fal_tiger_port_phyCombo_mode_get
C:\Users\Dmitriy\AppData\Local\Temp\cc2VFB7b.s:9487   .text.fal_tiger_port_phyCombo_mode_get:0000005c $d
C:\Users\Dmitriy\AppData\Local\Temp\cc2VFB7b.s:9494   .text.fal_tiger_port_polling_enable_set:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\cc2VFB7b.s:9500   .text.fal_tiger_port_polling_enable_set:00000000 fal_tiger_port_polling_enable_set
C:\Users\Dmitriy\AppData\Local\Temp\cc2VFB7b.s:9521   .text.fal_tiger_port_polling_enable_get:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\cc2VFB7b.s:9527   .text.fal_tiger_port_polling_enable_get:00000000 fal_tiger_port_polling_enable_get
C:\Users\Dmitriy\AppData\Local\Temp\cc2VFB7b.s:9548   .rodata.fal_tiger_port_mac_sync_phy.str1.4:00000000 $d
C:\Users\Dmitriy\AppData\Local\Temp\cc2VFB7b.s:9572   .text.fal_tiger_port_mac_sync_phy:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\cc2VFB7b.s:9578   .text.fal_tiger_port_mac_sync_phy:00000000 fal_tiger_port_mac_sync_phy
C:\Users\Dmitriy\AppData\Local\Temp\cc2VFB7b.s:10011  .text.fal_tiger_port_mac_sync_phy:000001e4 $d
C:\Users\Dmitriy\AppData\Local\Temp\cc2VFB7b.s:13176  .rodata.__FUNCTION__.14:00000000 __FUNCTION__.14
C:\Users\Dmitriy\AppData\Local\Temp\cc2VFB7b.s:10026  .rodata.fal_tiger_port_jumbo_enable_get.str1.4:00000000 $d
C:\Users\Dmitriy\AppData\Local\Temp\cc2VFB7b.s:10031  .text.fal_tiger_port_jumbo_enable_get:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\cc2VFB7b.s:10037  .text.fal_tiger_port_jumbo_enable_get:00000000 fal_tiger_port_jumbo_enable_get
C:\Users\Dmitriy\AppData\Local\Temp\cc2VFB7b.s:10177  .text.fal_tiger_port_jumbo_enable_get:0000008c $d
C:\Users\Dmitriy\AppData\Local\Temp\cc2VFB7b.s:13164  .rodata.__FUNCTION__.12:00000000 __FUNCTION__.12
C:\Users\Dmitriy\AppData\Local\Temp\cc2VFB7b.s:10192  .rodata.fal_tiger_port_jumbo_enable_set.str1.4:00000000 $d
C:\Users\Dmitriy\AppData\Local\Temp\cc2VFB7b.s:10201  .text.fal_tiger_port_jumbo_enable_set:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\cc2VFB7b.s:10207  .text.fal_tiger_port_jumbo_enable_set:00000000 fal_tiger_port_jumbo_enable_set
C:\Users\Dmitriy\AppData\Local\Temp\cc2VFB7b.s:10487  .text.fal_tiger_port_jumbo_enable_set:0000013c $d
C:\Users\Dmitriy\AppData\Local\Temp\cc2VFB7b.s:13170  .rodata.__FUNCTION__.13:00000000 __FUNCTION__.13
C:\Users\Dmitriy\AppData\Local\Temp\cc2VFB7b.s:10501  .text.fal_tiger_port_jumbo_size_set:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\cc2VFB7b.s:10507  .text.fal_tiger_port_jumbo_size_set:00000000 fal_tiger_port_jumbo_size_set
C:\Users\Dmitriy\AppData\Local\Temp\cc2VFB7b.s:10718  .text.fal_tiger_port_jumbo_size_set:000000ec $d
C:\Users\Dmitriy\AppData\Local\Temp\cc2VFB7b.s:13158  .rodata.__FUNCTION__.11:00000000 __FUNCTION__.11
C:\Users\Dmitriy\AppData\Local\Temp\cc2VFB7b.s:10731  .text.fal_tiger_port_jumbo_size_get:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\cc2VFB7b.s:10737  .text.fal_tiger_port_jumbo_size_get:00000000 fal_tiger_port_jumbo_size_get
C:\Users\Dmitriy\AppData\Local\Temp\cc2VFB7b.s:10867  .text.fal_tiger_port_jumbo_size_get:0000007c $d
C:\Users\Dmitriy\AppData\Local\Temp\cc2VFB7b.s:13152  .rodata.__FUNCTION__.10:00000000 __FUNCTION__.10
C:\Users\Dmitriy\AppData\Local\Temp\cc2VFB7b.s:10880  .rodata.fal_tiger_port_cable_diag.str1.4:00000000 $d
C:\Users\Dmitriy\AppData\Local\Temp\cc2VFB7b.s:10885  .text.fal_tiger_port_cable_diag:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\cc2VFB7b.s:10891  .text.fal_tiger_port_cable_diag:00000000 fal_tiger_port_cable_diag
C:\Users\Dmitriy\AppData\Local\Temp\cc2VFB7b.s:11040  .text.fal_tiger_port_cable_diag:00000094 $d
C:\Users\Dmitriy\AppData\Local\Temp\cc2VFB7b.s:13146  .rodata.__FUNCTION__.9:00000000 __FUNCTION__.9
C:\Users\Dmitriy\AppData\Local\Temp\cc2VFB7b.s:11053  .rodata.fal_tiger_port_phyCrossover_mode_set.str1.4:00000000 $d
C:\Users\Dmitriy\AppData\Local\Temp\cc2VFB7b.s:11058  .text.fal_tiger_port_phyCrossover_mode_set:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\cc2VFB7b.s:11064  .text.fal_tiger_port_phyCrossover_mode_set:00000000 fal_tiger_port_phyCrossover_mode_set
C:\Users\Dmitriy\AppData\Local\Temp\cc2VFB7b.s:11213  .text.fal_tiger_port_phyCrossover_mode_set:00000094 $d
C:\Users\Dmitriy\AppData\Local\Temp\cc2VFB7b.s:13140  .rodata.__FUNCTION__.8:00000000 __FUNCTION__.8
C:\Users\Dmitriy\AppData\Local\Temp\cc2VFB7b.s:11226  .rodata.fal_tiger_port_phyCrossover_mode_get.str1.4:00000000 $d
C:\Users\Dmitriy\AppData\Local\Temp\cc2VFB7b.s:11231  .text.fal_tiger_port_phyCrossover_mode_get:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\cc2VFB7b.s:11237  .text.fal_tiger_port_phyCrossover_mode_get:00000000 fal_tiger_port_phyCrossover_mode_get
C:\Users\Dmitriy\AppData\Local\Temp\cc2VFB7b.s:11386  .text.fal_tiger_port_phyCrossover_mode_get:00000094 $d
C:\Users\Dmitriy\AppData\Local\Temp\cc2VFB7b.s:13134  .rodata.__FUNCTION__.7:00000000 __FUNCTION__.7
C:\Users\Dmitriy\AppData\Local\Temp\cc2VFB7b.s:11399  .rodata.fal_tiger_port_phyCrossover_status_get.str1.4:00000000 $d
C:\Users\Dmitriy\AppData\Local\Temp\cc2VFB7b.s:11404  .text.fal_tiger_port_phyCrossover_status_get:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\cc2VFB7b.s:11410  .text.fal_tiger_port_phyCrossover_status_get:00000000 fal_tiger_port_phyCrossover_status_get
C:\Users\Dmitriy\AppData\Local\Temp\cc2VFB7b.s:11559  .text.fal_tiger_port_phyCrossover_status_get:00000094 $d
C:\Users\Dmitriy\AppData\Local\Temp\cc2VFB7b.s:13128  .rodata.__FUNCTION__.6:00000000 __FUNCTION__.6
C:\Users\Dmitriy\AppData\Local\Temp\cc2VFB7b.s:11572  .text.fal_tiger_port_phyGreen_enable_set:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\cc2VFB7b.s:11578  .text.fal_tiger_port_phyGreen_enable_set:00000000 fal_tiger_port_phyGreen_enable_set
C:\Users\Dmitriy\AppData\Local\Temp\cc2VFB7b.s:11674  .text.fal_tiger_port_phyGreen_enable_set:0000005c $d
C:\Users\Dmitriy\AppData\Local\Temp\cc2VFB7b.s:11681  .text.fal_tiger_port_phyGreen_enable_get:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\cc2VFB7b.s:11687  .text.fal_tiger_port_phyGreen_enable_get:00000000 fal_tiger_port_phyGreen_enable_get
C:\Users\Dmitriy\AppData\Local\Temp\cc2VFB7b.s:11783  .text.fal_tiger_port_phyGreen_enable_get:0000005c $d
C:\Users\Dmitriy\AppData\Local\Temp\cc2VFB7b.s:11790  .text.fal_tiger_port_extif_xmiiClk_invert_set:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\cc2VFB7b.s:11796  .text.fal_tiger_port_extif_xmiiClk_invert_set:00000000 fal_tiger_port_extif_xmiiClk_invert_set
C:\Users\Dmitriy\AppData\Local\Temp\cc2VFB7b.s:12036  .text.fal_tiger_port_extif_xmiiClk_invert_set:00000100 $d
C:\Users\Dmitriy\AppData\Local\Temp\cc2VFB7b.s:13122  .rodata.__FUNCTION__.5:00000000 __FUNCTION__.5
C:\Users\Dmitriy\AppData\Local\Temp\cc2VFB7b.s:12049  .text.fal_tiger_port_extif_xmiiClk_invert_get:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\cc2VFB7b.s:12055  .text.fal_tiger_port_extif_xmiiClk_invert_get:00000000 fal_tiger_port_extif_xmiiClk_invert_get
C:\Users\Dmitriy\AppData\Local\Temp\cc2VFB7b.s:12248  .text.fal_tiger_port_extif_xmiiClk_invert_get:000000c0 $d
C:\Users\Dmitriy\AppData\Local\Temp\cc2VFB7b.s:13116  .rodata.__FUNCTION__.4:00000000 __FUNCTION__.4
C:\Users\Dmitriy\AppData\Local\Temp\cc2VFB7b.s:12260  .text.fal_tiger_port_parallel_detection_set:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\cc2VFB7b.s:12266  .text.fal_tiger_port_parallel_detection_set:00000000 fal_tiger_port_parallel_detection_set
C:\Users\Dmitriy\AppData\Local\Temp\cc2VFB7b.s:12398  .text.fal_tiger_port_parallel_detection_set:00000080 $d
C:\Users\Dmitriy\AppData\Local\Temp\cc2VFB7b.s:12405  .text.fal_tiger_port_parallel_detection_get:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\cc2VFB7b.s:12411  .text.fal_tiger_port_parallel_detection_get:00000000 fal_tiger_port_parallel_detection_get
C:\Users\Dmitriy\AppData\Local\Temp\cc2VFB7b.s:12539  .text.fal_tiger_port_parallel_detection_get:00000074 $d
C:\Users\Dmitriy\AppData\Local\Temp\cc2VFB7b.s:12546  .rodata.fal_tiger_port_dvddio_power_level_set.str1.4:00000000 $d
C:\Users\Dmitriy\AppData\Local\Temp\cc2VFB7b.s:12553  .text.fal_tiger_port_dvddio_power_level_set:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\cc2VFB7b.s:12559  .text.fal_tiger_port_dvddio_power_level_set:00000000 fal_tiger_port_dvddio_power_level_set
C:\Users\Dmitriy\AppData\Local\Temp\cc2VFB7b.s:12858  .text.fal_tiger_port_dvddio_power_level_set:00000138 $d
C:\Users\Dmitriy\AppData\Local\Temp\cc2VFB7b.s:13110  .rodata.__FUNCTION__.3:00000000 __FUNCTION__.3
C:\Users\Dmitriy\AppData\Local\Temp\cc2VFB7b.s:12871  .text.fal_tiger_port_dvddio_power_level_get:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\cc2VFB7b.s:12877  .text.fal_tiger_port_dvddio_power_level_get:00000000 fal_tiger_port_dvddio_power_level_get
C:\Users\Dmitriy\AppData\Local\Temp\cc2VFB7b.s:13077  .text.fal_tiger_port_dvddio_power_level_get:000000b0 $d
C:\Users\Dmitriy\AppData\Local\Temp\cc2VFB7b.s:13092  .rodata.__FUNCTION__.0:00000000 __FUNCTION__.0
C:\Users\Dmitriy\AppData\Local\Temp\cc2VFB7b.s:13089  .rodata.__FUNCTION__.0:00000000 $d
C:\Users\Dmitriy\AppData\Local\Temp\cc2VFB7b.s:13095  .rodata.__FUNCTION__.1:00000000 $d
C:\Users\Dmitriy\AppData\Local\Temp\cc2VFB7b.s:13101  .rodata.__FUNCTION__.2:00000000 $d
C:\Users\Dmitriy\AppData\Local\Temp\cc2VFB7b.s:13107  .rodata.__FUNCTION__.3:00000000 $d
C:\Users\Dmitriy\AppData\Local\Temp\cc2VFB7b.s:13113  .rodata.__FUNCTION__.4:00000000 $d
C:\Users\Dmitriy\AppData\Local\Temp\cc2VFB7b.s:13119  .rodata.__FUNCTION__.5:00000000 $d
C:\Users\Dmitriy\AppData\Local\Temp\cc2VFB7b.s:13125  .rodata.__FUNCTION__.6:00000000 $d
C:\Users\Dmitriy\AppData\Local\Temp\cc2VFB7b.s:13131  .rodata.__FUNCTION__.7:00000000 $d
C:\Users\Dmitriy\AppData\Local\Temp\cc2VFB7b.s:13137  .rodata.__FUNCTION__.8:00000000 $d
C:\Users\Dmitriy\AppData\Local\Temp\cc2VFB7b.s:13143  .rodata.__FUNCTION__.9:00000000 $d
C:\Users\Dmitriy\AppData\Local\Temp\cc2VFB7b.s:13149  .rodata.__FUNCTION__.10:00000000 $d
C:\Users\Dmitriy\AppData\Local\Temp\cc2VFB7b.s:13155  .rodata.__FUNCTION__.11:00000000 $d
C:\Users\Dmitriy\AppData\Local\Temp\cc2VFB7b.s:13161  .rodata.__FUNCTION__.12:00000000 $d
C:\Users\Dmitriy\AppData\Local\Temp\cc2VFB7b.s:13167  .rodata.__FUNCTION__.13:00000000 $d
C:\Users\Dmitriy\AppData\Local\Temp\cc2VFB7b.s:13173  .rodata.__FUNCTION__.14:00000000 $d
C:\Users\Dmitriy\AppData\Local\Temp\cc2VFB7b.s:13179  .rodata.__FUNCTION__.15:00000000 $d
C:\Users\Dmitriy\AppData\Local\Temp\cc2VFB7b.s:13188  .bss.gEEEStatus.16:00000000 $d
C:\Users\Dmitriy\AppData\Local\Temp\cc2VFB7b.s:13190  .rodata.__FUNCTION__.17:00000000 $d
C:\Users\Dmitriy\AppData\Local\Temp\cc2VFB7b.s:13196  .rodata.__FUNCTION__.18:00000000 $d
C:\Users\Dmitriy\AppData\Local\Temp\cc2VFB7b.s:13202  .rodata.__FUNCTION__.19:00000000 $d
C:\Users\Dmitriy\AppData\Local\Temp\cc2VFB7b.s:13208  .rodata.__FUNCTION__.20:00000000 $d
C:\Users\Dmitriy\AppData\Local\Temp\cc2VFB7b.s:13214  .rodata.__FUNCTION__.21:00000000 $d
C:\Users\Dmitriy\AppData\Local\Temp\cc2VFB7b.s:13220  .rodata.__FUNCTION__.22:00000000 $d
C:\Users\Dmitriy\AppData\Local\Temp\cc2VFB7b.s:13226  .rodata.__FUNCTION__.23:00000000 $d
C:\Users\Dmitriy\AppData\Local\Temp\cc2VFB7b.s:13232  .rodata.__FUNCTION__.24:00000000 $d
C:\Users\Dmitriy\AppData\Local\Temp\cc2VFB7b.s:13238  .rodata.__FUNCTION__.25:00000000 $d
C:\Users\Dmitriy\AppData\Local\Temp\cc2VFB7b.s:13244  .rodata.__FUNCTION__.26:00000000 $d
C:\Users\Dmitriy\AppData\Local\Temp\cc2VFB7b.s:13250  .rodata.__FUNCTION__.27:00000000 $d
C:\Users\Dmitriy\AppData\Local\Temp\cc2VFB7b.s:13256  .rodata.__FUNCTION__.28:00000000 $d
C:\Users\Dmitriy\AppData\Local\Temp\cc2VFB7b.s:13262  .rodata.__FUNCTION__.29:00000000 $d
C:\Users\Dmitriy\AppData\Local\Temp\cc2VFB7b.s:13268  .rodata.__FUNCTION__.30:00000000 $d
C:\Users\Dmitriy\AppData\Local\Temp\cc2VFB7b.s:13274  .rodata.__FUNCTION__.31:00000000 $d
C:\Users\Dmitriy\AppData\Local\Temp\cc2VFB7b.s:13280  .rodata.__FUNCTION__.32:00000000 $d
C:\Users\Dmitriy\AppData\Local\Temp\cc2VFB7b.s:13286  .rodata.__FUNCTION__.33:00000000 $d
C:\Users\Dmitriy\AppData\Local\Temp\cc2VFB7b.s:13292  .rodata.__FUNCTION__.34:00000000 $d
C:\Users\Dmitriy\AppData\Local\Temp\cc2VFB7b.s:13298  .rodata.__FUNCTION__.35:00000000 $d
C:\Users\Dmitriy\AppData\Local\Temp\cc2VFB7b.s:13307  .bss.initFlag.36:00000000 $d
C:\Users\Dmitriy\AppData\Local\Temp\cc2VFB7b.s:13309  .rodata.__FUNCTION__.37:00000000 $d
                           .group:00000000 wm4.0.3ac34e011645c1b8d95761511e5c0518
                           .group:00000000 wm4._newlib_version.h.4.6d111ab2e95434b664b53815e5c8ccba
                           .group:00000000 wm4.newlib.h.27.d4bf77c18f14f545101dac22f0b54118
                           .group:00000000 wm4.ieeefp.h.77.0ee3146e9d892bb10bc0066c30189af1
                           .group:00000000 wm4.features.h.22.7877b139107948f7dadcf3660cc79cfd
                           .group:00000000 wm4.config.h.224.10ee1ad185d877c6e334e6581faab44d
                           .group:00000000 wm4._ansi.h.31.de524f58584151836e90d8620a16f8e8
                           .group:00000000 wm4.stdio.h.31.7c0e28c411445f3f9c5b11accf882760
                           .group:00000000 wm4._default_types.h.6.959254cf5f09734ea7516c89e8bb21bd
                           .group:00000000 wm4.stddef.h.185.cbb642e1ccd385e8aa504b15cb7fb086
                           .group:00000000 wm4.cdefs.h.49.f93868eb904b9ca05b5c0257d31128ca
                           .group:00000000 wm4.stddef.h.39.0e5f0dabba1c666ccadf0408e0d47322
                           .group:00000000 wm4.stdarg.h.34.3a23a216c0c293b3d2ea2e89281481e6
                           .group:00000000 wm4._types.h.20.dd0d04dca3800a0d2a6129b87f3adbb2
                           .group:00000000 wm4.stddef.h.158.5f30652bb2ea05b142c1bbee9108c999
                           .group:00000000 wm4._types.h.127.3bdfe3ff8ea2d0985b03d9cbe93480e3
                           .group:00000000 wm4.reent.h.17.e292bf8b0bec6c96e131a54347145a30
                           .group:00000000 wm4.lock.h.2.1461d1fff82dffe8bfddc23307f6484f
                           .group:00000000 wm4.reent.h.77.89f7dde66c62b1f1dee32bdb6ab2d544
                           .group:00000000 wm4.stdio.h.67.0cf8a9c281ab0b348aef5c02e7e48825
                           .group:00000000 wm4.stdio.h.2.4aa87247282eca6c8f36f9de33d8df1a
                           .group:00000000 wm4.stdio.h.87.a1e20d2651f9bfb66e51bfbe849db00a
                           .group:00000000 wm4.string.h.8.c4b8571ce60dff2817f43fec8b86aecd
                           .group:00000000 wm4.stddef.h.158.bfed30416c9480cd13bc4a25427d538f
                           .group:00000000 wm4.stdbool.h.29.4a1c88fe569adb8d03217dd16982ca34
                           .group:00000000 wm4.malloc.h.4.62bd13b8107d5245f60bd92bb5994838
                           .group:00000000 wm4.malloc.h.152.f5d1d9a9aabeac59da0ef41ede16d2b0
                           .group:00000000 wm4.yt_types.h.31.64aa050cf4c68d28514ce99f5dc2ddb9
                           .group:00000000 wm4.yt_lock.h.9.ec67e8f6d308980d310512269a06d32b
                           .group:00000000 wm4.yt_error.h.38.7d21fcd141776eb0b18825b154fad62e
                           .group:00000000 wm4.yt_util.h.17.08ae57e3898b218a2bbe57b2147a81bd
                           .group:00000000 wm4.chipdef_tiger.h.10.ae557adb3508daebcdc97f8fb0dc9e1a
                           .group:00000000 wm4.phy_chipdef.h.9.9a1a2dbb46f5503e32a84083ab1dbc9f
                           .group:00000000 wm4.cal_bprofile.h.23.d6ecfc2230abc149b4da600a40b20e5b
                           .group:00000000 wm4.bprofile_YT9215_default_demo.h.15.13aa65ba4a73c41dc1ffa3c5f8dcfda3
                           .group:00000000 wm4.cal_cmm.h.46.d022146a9e55e93d62d578a666b2c2f5
                           .group:00000000 wm4.yt_cmm.h.12.5273de39c1b049d4c73c2c31caf670b1
                           .group:00000000 wm4.yt_vlan.h.17.4dbe63e648ff65010c51c5f8a737ac2d
                           .group:00000000 wm4.fal_tiger_l2.h.28.7a91f9e265a0aa6538ab2ce8a764e290
                           .group:00000000 wm4.fal_tiger_mem.h.6.e463db19434e1621ca889542a33dadb5
                           .group:00000000 wm4.hal_mem.h.36.24f0b260778f0666559c98f574a16e4b
                           .group:00000000 wm4.yt_port.h.17.f9740394ebf086646c9c567db1605abb
                           .group:00000000 wm4.hal_ctrl.h.25.367b449f63494da8a1fabadd8a862957
                           .group:00000000 wm4.fal_tiger_struct.h.6.65f60ff609860805c56cf9902d7678f2
                           .group:00000000 wm4.fal_tiger_entry.h.5.7362ab6fe03ebf954c0b1cff89cdb238
                           .group:00000000 wm4.fal_monitor.h.10.7a9ab945f84c1651a71978926e60c82e

UNDEFINED SYMBOLS
osal_printf
int_phy_ext_reg_read
int_phy_ext_reg_write
yt_debug_level
_yt_errmsg
_yt_prompt_msg
gpSwitchUnit
hal_mem32_read
hal_mem32_write
gHalCtrl
gcal_inited
hal_table_reg_read
hal_tbl_reg_field_get
hal_tbl_reg_field_set
hal_table_reg_write
osal_memset
chipdef_get_extif_by_macid
