Info: Starting: Create block symbol file (.bsf)
Info: ip-generate --project-directory=D:/Prj/ICSo/Tuyen/tuyen_vga_v1/ --output-directory=D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/ --report-file=bsf:D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1.bsf --system-info=DEVICE_FAMILY="Cyclone II" --system-info=DEVICE=EP2C20F484C7 --system-info=DEVICE_SPEEDGRADE=7 --component-file=D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1.qsys
Progress: Loading tuyen_vga_v1/t_vga_v1.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 13.0]
Progress: Parameterizing module clk_0
Progress: Adding cpu_v1 [altera_nios2_qsys 13.0]
Progress: Parameterizing module cpu_v1
Progress: Adding up_clocks [altera_up_clocks 13.0]
Progress: Parameterizing module up_clocks
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 13.0.1.99.2]
Progress: Parameterizing module jtag_uart_0
Progress: Adding vga_controller [altera_up_avalon_video_vga_controller 13.0]
Progress: Parameterizing module vga_controller
Progress: Adding pixel_buffer [altera_up_avalon_video_pixel_buffer_dma 13.0]
Progress: Parameterizing module pixel_buffer
Progress: Adding FIFO_dual_clock [altera_up_avalon_video_dual_clock_buffer 13.0]
Progress: Parameterizing module FIFO_dual_clock
Progress: Adding video_rgb_resampler [altera_up_avalon_video_rgb_resampler 13.0]
Progress: Parameterizing module video_rgb_resampler
Progress: Adding sram_512 [altera_up_avalon_sram 13.0]
Progress: Parameterizing module sram_512
Progress: Adding sdram_controller [altera_avalon_new_sdram_controller 13.0.1.99.2]
Progress: Parameterizing module sdram_controller
Progress: Adding ram_onchip_memory [altera_avalon_onchip_memory2 13.0.1.99.2]
Progress: Parameterizing module ram_onchip_memory
Progress: Adding Flash_Memory [Altera_UP_Flash_Memory_IP_Core_Avalon_Interface 13.0]
Progress: Parameterizing module Flash_Memory
Progress: Adding SW [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module SW
Progress: Adding LEDS [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module LEDS
Progress: Adding image1 [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module image1
Progress: Adding image2 [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module image2
Progress: Adding reset [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module reset
Progress: Adding clock_f_nios [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module clock_f_nios
Progress: Adding clk2nios [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module clk2nios
Progress: Adding data2nios [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module data2nios
Progress: Adding sysid [altera_avalon_sysid_qsys 13.0]
Progress: Parameterizing module sysid
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: t_vga_v1.vga_controller: Video Output Stream: Format: 640 x 480 with Color: 10 (bits) x 3 (planes) converted to 4 (bits) per color plane
Info: t_vga_v1.video_rgb_resampler: RGB Resampling: 8 (bits) x 1 (planes) -> 10 (bits) x 3 (planes)
Info: t_vga_v1.SW: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: t_vga_v1.clk2nios: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: t_vga_v1.data2nios: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: t_vga_v1.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: t_vga_v1.sysid: Time stamp will be automatically updated when this component is generated.
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: ip-generate --project-directory=D:/Prj/ICSo/Tuyen/tuyen_vga_v1/ --output-directory=D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/ --file-set=QUARTUS_SYNTH --report-file=sopcinfo:D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1.sopcinfo --report-file=html:D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1.html --report-file=qip:D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/t_vga_v1.qip --report-file=cmp:D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1.cmp --report-file=svd --system-info=DEVICE_FAMILY="Cyclone II" --system-info=DEVICE=EP2C20F484C7 --system-info=DEVICE_SPEEDGRADE=7 --component-file=D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1.qsys --language=VERILOG
Progress: Loading tuyen_vga_v1/t_vga_v1.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 13.0]
Progress: Parameterizing module clk_0
Progress: Adding cpu_v1 [altera_nios2_qsys 13.0]
Progress: Parameterizing module cpu_v1
Progress: Adding up_clocks [altera_up_clocks 13.0]
Progress: Parameterizing module up_clocks
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 13.0.1.99.2]
Progress: Parameterizing module jtag_uart_0
Progress: Adding vga_controller [altera_up_avalon_video_vga_controller 13.0]
Progress: Parameterizing module vga_controller
Progress: Adding pixel_buffer [altera_up_avalon_video_pixel_buffer_dma 13.0]
Progress: Parameterizing module pixel_buffer
Progress: Adding FIFO_dual_clock [altera_up_avalon_video_dual_clock_buffer 13.0]
Progress: Parameterizing module FIFO_dual_clock
Progress: Adding video_rgb_resampler [altera_up_avalon_video_rgb_resampler 13.0]
Progress: Parameterizing module video_rgb_resampler
Progress: Adding sram_512 [altera_up_avalon_sram 13.0]
Progress: Parameterizing module sram_512
Progress: Adding sdram_controller [altera_avalon_new_sdram_controller 13.0.1.99.2]
Progress: Parameterizing module sdram_controller
Progress: Adding ram_onchip_memory [altera_avalon_onchip_memory2 13.0.1.99.2]
Progress: Parameterizing module ram_onchip_memory
Progress: Adding Flash_Memory [Altera_UP_Flash_Memory_IP_Core_Avalon_Interface 13.0]
Progress: Parameterizing module Flash_Memory
Progress: Adding SW [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module SW
Progress: Adding LEDS [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module LEDS
Progress: Adding image1 [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module image1
Progress: Adding image2 [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module image2
Progress: Adding reset [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module reset
Progress: Adding clock_f_nios [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module clock_f_nios
Progress: Adding clk2nios [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module clk2nios
Progress: Adding data2nios [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module data2nios
Progress: Adding sysid [altera_avalon_sysid_qsys 13.0]
Progress: Parameterizing module sysid
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: t_vga_v1.vga_controller: Video Output Stream: Format: 640 x 480 with Color: 10 (bits) x 3 (planes) converted to 4 (bits) per color plane
Info: t_vga_v1.video_rgb_resampler: RGB Resampling: 8 (bits) x 1 (planes) -> 10 (bits) x 3 (planes)
Info: t_vga_v1.SW: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: t_vga_v1.clk2nios: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: t_vga_v1.data2nios: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: t_vga_v1.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: t_vga_v1.sysid: Time stamp will be automatically updated when this component is generated.
Info: t_vga_v1: Generating t_vga_v1 "t_vga_v1" for QUARTUS_SYNTH
Info: pipeline_bridge_swap_transform: After transform: 21 modules, 91 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_translator_transform: After transform: 41 modules, 160 connections
Info: merlin_domain_transform: After transform: 81 modules, 382 connections
Info: merlin_router_transform: After transform: 101 modules, 451 connections
Info: merlin_burst_transform: After transform: 103 modules, 459 connections
Info: reset_adaptation_transform: After transform: 107 modules, 413 connections
Info: merlin_network_to_switch_transform: After transform: 146 modules, 523 connections
Info: merlin_width_transform: After transform: 156 modules, 553 connections
Info: merlin_mm_transform: After transform: 156 modules, 553 connections
Info: merlin_interrupt_mapper_transform: After transform: 157 modules, 556 connections
Warning: t_vga_v1: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: t_vga_v1: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: t_vga_v1: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: t_vga_v1: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: t_vga_v1: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: t_vga_v1: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: t_vga_v1: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: t_vga_v1: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: t_vga_v1: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: t_vga_v1: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: t_vga_v1: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: t_vga_v1: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: t_vga_v1: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: t_vga_v1: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: t_vga_v1: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: t_vga_v1: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: t_vga_v1: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: t_vga_v1: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: t_vga_v1: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: t_vga_v1: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: t_vga_v1: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: t_vga_v1: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: t_vga_v1: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: t_vga_v1: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: t_vga_v1: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: t_vga_v1: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: t_vga_v1: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: t_vga_v1: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: t_vga_v1: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: t_vga_v1: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: t_vga_v1: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: t_vga_v1: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: t_vga_v1: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: t_vga_v1: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: t_vga_v1: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: t_vga_v1: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: t_vga_v1: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: t_vga_v1: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: t_vga_v1: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: t_vga_v1: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: t_vga_v1: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: t_vga_v1: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: t_vga_v1: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: t_vga_v1: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: t_vga_v1: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: t_vga_v1: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: t_vga_v1: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: t_vga_v1: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: t_vga_v1: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: t_vga_v1: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: t_vga_v1: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: t_vga_v1: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: t_vga_v1: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: t_vga_v1: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: t_vga_v1: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: t_vga_v1: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: t_vga_v1: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: t_vga_v1: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: t_vga_v1: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: t_vga_v1: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: t_vga_v1: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: t_vga_v1: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: t_vga_v1: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: t_vga_v1: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: t_vga_v1: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: t_vga_v1: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: t_vga_v1: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: t_vga_v1: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: t_vga_v1: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: t_vga_v1: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: t_vga_v1: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: t_vga_v1: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: t_vga_v1: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Info: cpu_v1: Starting RTL generation for module 't_vga_v1_cpu_v1'
Info: cpu_v1:   Generation command is [exec C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/eperl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=t_vga_v1_cpu_v1 --dir=C:/Users/Tuyen_Bk/AppData/Local/Temp/alt6762_8119313892852408766.dir/0004_cpu_v1_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/Tuyen_Bk/AppData/Local/Temp/alt6762_8119313892852408766.dir/0004_cpu_v1_gen//t_vga_v1_cpu_v1_processor_configuration.pl  --do_build_sim=0    --bogus  ]
Info: cpu_v1: # 2015.11.23 09:23:14 (*) Starting Nios II generation
Info: cpu_v1: # 2015.11.23 09:23:14 (*)   Checking for plaintext license.
Info: cpu_v1: # 2015.11.23 09:23:16 (*)   Couldn't query license setup in Quartus directory C:/altera/13.0sp1/quartus
Info: cpu_v1: # 2015.11.23 09:23:16 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu_v1: # 2015.11.23 09:23:16 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu_v1: # 2015.11.23 09:23:16 (*)   Plaintext license not found.
Info: cpu_v1: # 2015.11.23 09:23:16 (*)   No license required to generate encrypted Nios II/e.
Info: cpu_v1: # 2015.11.23 09:23:16 (*)   Elaborating CPU configuration settings
Info: cpu_v1: # 2015.11.23 09:23:16 (*)   Creating all objects for CPU
Info: cpu_v1: # 2015.11.23 09:23:17 (*)   Generating RTL from CPU objects
Info: cpu_v1: # 2015.11.23 09:23:17 (*)   Creating plain-text RTL
Info: cpu_v1: # 2015.11.23 09:23:20 (*) Done Nios II generation
Info: cpu_v1: Done RTL generation for module 't_vga_v1_cpu_v1'
Info: cpu_v1: "t_vga_v1" instantiated altera_nios2_qsys "cpu_v1"
Info: up_clocks: Starting Generation of Required Clocks for DE-Series Boards
Info: up_clocks: "t_vga_v1" instantiated altera_up_clocks "up_clocks"
Info: jtag_uart_0: Starting RTL generation for module 't_vga_v1_jtag_uart_0'
Info: jtag_uart_0:   Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=t_vga_v1_jtag_uart_0 --dir=C:/Users/Tuyen_Bk/AppData/Local/Temp/alt6762_8119313892852408766.dir/0006_jtag_uart_0_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/Tuyen_Bk/AppData/Local/Temp/alt6762_8119313892852408766.dir/0006_jtag_uart_0_gen//t_vga_v1_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart_0: Done RTL generation for module 't_vga_v1_jtag_uart_0'
Info: jtag_uart_0: "t_vga_v1" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: vga_controller: Starting Generation of VGA Controller
Info: vga_controller: "t_vga_v1" instantiated altera_up_avalon_video_vga_controller "vga_controller"
Info: pixel_buffer: Starting Generation of VGA Pixel Buffer
Info: pixel_buffer: "t_vga_v1" instantiated altera_up_avalon_video_pixel_buffer_dma "pixel_buffer"
Info: FIFO_dual_clock: Starting Generation of the Dual Clock Buffer
Info: FIFO_dual_clock: "t_vga_v1" instantiated altera_up_avalon_video_dual_clock_buffer "FIFO_dual_clock"
Info: video_rgb_resampler: Starting Generation of Video RGB Resampler
Info: video_rgb_resampler: "t_vga_v1" instantiated altera_up_avalon_video_rgb_resampler "video_rgb_resampler"
Info: sram_512: Starting Generation of SRAM or SSRAM Controller
Info: sram_512: "t_vga_v1" instantiated altera_up_avalon_sram "sram_512"
Info: sdram_controller: Starting RTL generation for module 't_vga_v1_sdram_controller'
Info: sdram_controller:   Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=t_vga_v1_sdram_controller --dir=C:/Users/Tuyen_Bk/AppData/Local/Temp/alt6762_8119313892852408766.dir/0012_sdram_controller_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/Tuyen_Bk/AppData/Local/Temp/alt6762_8119313892852408766.dir/0012_sdram_controller_gen//t_vga_v1_sdram_controller_component_configuration.pl  --do_build_sim=0  ]
Info: sdram_controller: Done RTL generation for module 't_vga_v1_sdram_controller'
Info: sdram_controller: "t_vga_v1" instantiated altera_avalon_new_sdram_controller "sdram_controller"
Info: ram_onchip_memory: Starting RTL generation for module 't_vga_v1_ram_onchip_memory'
Info: ram_onchip_memory:   Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=t_vga_v1_ram_onchip_memory --dir=C:/Users/Tuyen_Bk/AppData/Local/Temp/alt6762_8119313892852408766.dir/0013_ram_onchip_memory_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/Tuyen_Bk/AppData/Local/Temp/alt6762_8119313892852408766.dir/0013_ram_onchip_memory_gen//t_vga_v1_ram_onchip_memory_component_configuration.pl  --do_build_sim=0  ]
Info: ram_onchip_memory: Done RTL generation for module 't_vga_v1_ram_onchip_memory'
Info: ram_onchip_memory: "t_vga_v1" instantiated altera_avalon_onchip_memory2 "ram_onchip_memory"
Info: Flash_Memory: "t_vga_v1" instantiated Altera_UP_Flash_Memory_IP_Core_Avalon_Interface "Flash_Memory"
Info: SW: Starting RTL generation for module 't_vga_v1_SW'
Info: SW:   Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=t_vga_v1_SW --dir=C:/Users/Tuyen_Bk/AppData/Local/Temp/alt6762_8119313892852408766.dir/0014_SW_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/Tuyen_Bk/AppData/Local/Temp/alt6762_8119313892852408766.dir/0014_SW_gen//t_vga_v1_SW_component_configuration.pl  --do_build_sim=0  ]
Info: SW: Done RTL generation for module 't_vga_v1_SW'
Info: SW: "t_vga_v1" instantiated altera_avalon_pio "SW"
Info: LEDS: Starting RTL generation for module 't_vga_v1_LEDS'
Info: LEDS:   Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=t_vga_v1_LEDS --dir=C:/Users/Tuyen_Bk/AppData/Local/Temp/alt6762_8119313892852408766.dir/0015_LEDS_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/Tuyen_Bk/AppData/Local/Temp/alt6762_8119313892852408766.dir/0015_LEDS_gen//t_vga_v1_LEDS_component_configuration.pl  --do_build_sim=0  ]
Info: LEDS: Done RTL generation for module 't_vga_v1_LEDS'
Info: LEDS: "t_vga_v1" instantiated altera_avalon_pio "LEDS"
Info: image1: Starting RTL generation for module 't_vga_v1_image1'
Info: image1:   Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=t_vga_v1_image1 --dir=C:/Users/Tuyen_Bk/AppData/Local/Temp/alt6762_8119313892852408766.dir/0016_image1_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/Tuyen_Bk/AppData/Local/Temp/alt6762_8119313892852408766.dir/0016_image1_gen//t_vga_v1_image1_component_configuration.pl  --do_build_sim=0  ]
Info: image1: Done RTL generation for module 't_vga_v1_image1'
Info: image1: "t_vga_v1" instantiated altera_avalon_pio "image1"
Info: reset: Starting RTL generation for module 't_vga_v1_reset'
Info: reset:   Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=t_vga_v1_reset --dir=C:/Users/Tuyen_Bk/AppData/Local/Temp/alt6762_8119313892852408766.dir/0017_reset_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/Tuyen_Bk/AppData/Local/Temp/alt6762_8119313892852408766.dir/0017_reset_gen//t_vga_v1_reset_component_configuration.pl  --do_build_sim=0  ]
Info: reset: Done RTL generation for module 't_vga_v1_reset'
Info: reset: "t_vga_v1" instantiated altera_avalon_pio "reset"
Info: clk2nios: Starting RTL generation for module 't_vga_v1_clk2nios'
Info: clk2nios:   Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=t_vga_v1_clk2nios --dir=C:/Users/Tuyen_Bk/AppData/Local/Temp/alt6762_8119313892852408766.dir/0018_clk2nios_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/Tuyen_Bk/AppData/Local/Temp/alt6762_8119313892852408766.dir/0018_clk2nios_gen//t_vga_v1_clk2nios_component_configuration.pl  --do_build_sim=0  ]
Info: clk2nios: Done RTL generation for module 't_vga_v1_clk2nios'
Info: clk2nios: "t_vga_v1" instantiated altera_avalon_pio "clk2nios"
Info: data2nios: Starting RTL generation for module 't_vga_v1_data2nios'
Info: data2nios:   Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=t_vga_v1_data2nios --dir=C:/Users/Tuyen_Bk/AppData/Local/Temp/alt6762_8119313892852408766.dir/0019_data2nios_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/Tuyen_Bk/AppData/Local/Temp/alt6762_8119313892852408766.dir/0019_data2nios_gen//t_vga_v1_data2nios_component_configuration.pl  --do_build_sim=0  ]
Info: data2nios: Done RTL generation for module 't_vga_v1_data2nios'
Info: data2nios: "t_vga_v1" instantiated altera_avalon_pio "data2nios"
Info: sysid: "t_vga_v1" instantiated altera_avalon_sysid_qsys "sysid"
Info: cpu_v1_instruction_master_translator: "t_vga_v1" instantiated altera_merlin_master_translator "cpu_v1_instruction_master_translator"
Info: cpu_v1_jtag_debug_module_translator: "t_vga_v1" instantiated altera_merlin_slave_translator "cpu_v1_jtag_debug_module_translator"
Info: cpu_v1_instruction_master_translator_avalon_universal_master_0_agent: "t_vga_v1" instantiated altera_merlin_master_agent "cpu_v1_instruction_master_translator_avalon_universal_master_0_agent"
Info: cpu_v1_jtag_debug_module_translator_avalon_universal_slave_0_agent: "t_vga_v1" instantiated altera_merlin_slave_agent "cpu_v1_jtag_debug_module_translator_avalon_universal_slave_0_agent"
Info: cpu_v1_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo: "t_vga_v1" instantiated altera_avalon_sc_fifo "cpu_v1_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info: addr_router: "t_vga_v1" instantiated altera_merlin_router "addr_router"
Info: addr_router_002: "t_vga_v1" instantiated altera_merlin_router "addr_router_002"
Info: id_router: "t_vga_v1" instantiated altera_merlin_router "id_router"
Info: id_router_003: "t_vga_v1" instantiated altera_merlin_router "id_router_003"
Info: id_router_004: "t_vga_v1" instantiated altera_merlin_router "id_router_004"
Info: burst_adapter: "t_vga_v1" instantiated altera_merlin_burst_adapter "burst_adapter"
Info: rst_controller: "t_vga_v1" instantiated altera_reset_controller "rst_controller"
Info: cmd_xbar_demux: "t_vga_v1" instantiated altera_merlin_demultiplexer "cmd_xbar_demux"
Info: cmd_xbar_demux_002: "t_vga_v1" instantiated altera_merlin_demultiplexer "cmd_xbar_demux_002"
Info: cmd_xbar_mux: "t_vga_v1" instantiated altera_merlin_multiplexer "cmd_xbar_mux"
Info: cmd_xbar_mux_003: "t_vga_v1" instantiated altera_merlin_multiplexer "cmd_xbar_mux_003"
Info: Reusing file D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/altera_merlin_arbitrator.sv
Info: cmd_xbar_mux_004: "t_vga_v1" instantiated altera_merlin_multiplexer "cmd_xbar_mux_004"
Info: Reusing file D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_xbar_demux: "t_vga_v1" instantiated altera_merlin_demultiplexer "rsp_xbar_demux"
Info: rsp_xbar_demux_003: "t_vga_v1" instantiated altera_merlin_demultiplexer "rsp_xbar_demux_003"
Info: rsp_xbar_demux_004: "t_vga_v1" instantiated altera_merlin_demultiplexer "rsp_xbar_demux_004"
Info: rsp_xbar_mux: "t_vga_v1" instantiated altera_merlin_multiplexer "rsp_xbar_mux"
Info: Reusing file D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/altera_merlin_arbitrator.sv
Info: width_adapter: "t_vga_v1" instantiated altera_merlin_width_adapter "width_adapter"
Info: Reusing file D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: irq_mapper: "t_vga_v1" instantiated altera_irq_mapper "irq_mapper"
Info: t_vga_v1: Done t_vga_v1" with 42 modules, 231 files, 4708981 bytes
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
