TimeQuest Timing Analyzer report for Lab12_1131417
Fri Dec 12 10:45:39 2025
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Slow 1200mV 85C Model Setup Summary
  7. Slow 1200mV 85C Model Hold Summary
  8. Slow 1200mV 85C Model Recovery Summary
  9. Slow 1200mV 85C Model Removal Summary
 10. Slow 1200mV 85C Model Minimum Pulse Width Summary
 11. Slow 1200mV 85C Model Setup: 'pll_vga_inst|altpll_component|auto_generated|pll1|clk[0]'
 12. Slow 1200mV 85C Model Hold: 'pll_vga_inst|altpll_component|auto_generated|pll1|clk[0]'
 13. Slow 1200mV 85C Model Minimum Pulse Width: 'clk'
 14. Slow 1200mV 85C Model Minimum Pulse Width: 'pll_vga_inst|altpll_component|auto_generated|pll1|clk[0]'
 15. Clock to Output Times
 16. Minimum Clock to Output Times
 17. Slow 1200mV 85C Model Metastability Report
 18. Slow 1200mV 0C Model Fmax Summary
 19. Slow 1200mV 0C Model Setup Summary
 20. Slow 1200mV 0C Model Hold Summary
 21. Slow 1200mV 0C Model Recovery Summary
 22. Slow 1200mV 0C Model Removal Summary
 23. Slow 1200mV 0C Model Minimum Pulse Width Summary
 24. Slow 1200mV 0C Model Setup: 'pll_vga_inst|altpll_component|auto_generated|pll1|clk[0]'
 25. Slow 1200mV 0C Model Hold: 'pll_vga_inst|altpll_component|auto_generated|pll1|clk[0]'
 26. Slow 1200mV 0C Model Minimum Pulse Width: 'clk'
 27. Slow 1200mV 0C Model Minimum Pulse Width: 'pll_vga_inst|altpll_component|auto_generated|pll1|clk[0]'
 28. Clock to Output Times
 29. Minimum Clock to Output Times
 30. Slow 1200mV 0C Model Metastability Report
 31. Fast 1200mV 0C Model Setup Summary
 32. Fast 1200mV 0C Model Hold Summary
 33. Fast 1200mV 0C Model Recovery Summary
 34. Fast 1200mV 0C Model Removal Summary
 35. Fast 1200mV 0C Model Minimum Pulse Width Summary
 36. Fast 1200mV 0C Model Setup: 'pll_vga_inst|altpll_component|auto_generated|pll1|clk[0]'
 37. Fast 1200mV 0C Model Hold: 'pll_vga_inst|altpll_component|auto_generated|pll1|clk[0]'
 38. Fast 1200mV 0C Model Minimum Pulse Width: 'clk'
 39. Fast 1200mV 0C Model Minimum Pulse Width: 'pll_vga_inst|altpll_component|auto_generated|pll1|clk[0]'
 40. Clock to Output Times
 41. Minimum Clock to Output Times
 42. Fast 1200mV 0C Model Metastability Report
 43. Multicorner Timing Analysis Summary
 44. Clock to Output Times
 45. Minimum Clock to Output Times
 46. Board Trace Model Assignments
 47. Input Transition Times
 48. Slow Corner Signal Integrity Metrics
 49. Fast Corner Signal Integrity Metrics
 50. Setup Transfers
 51. Hold Transfers
 52. Report TCCS
 53. Report RSKM
 54. Unconstrained Paths
 55. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                   ;
+--------------------+----------------------------------------------------------------+
; Quartus II Version ; Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition ;
; Revision Name      ; Lab12_1131417                                                  ;
; Device Family      ; Cyclone III                                                    ;
; Device Name        ; EP3C16F484C6                                                   ;
; Timing Models      ; Final                                                          ;
; Delay Model        ; Combined                                                       ;
; Rise/Fall Delays   ; Enabled                                                        ;
+--------------------+----------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 16     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                      ;
+----------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+------------------------------------------------------------+--------------------------------------------------------------+
; Clock Name                                               ; Type      ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                                     ; Targets                                                      ;
+----------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+------------------------------------------------------------+--------------------------------------------------------------+
; clk                                                      ; Base      ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                            ; { clk }                                                      ;
; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 40.000 ; 25.0 MHz  ; 0.000 ; 20.000 ; 50.00      ; 2         ; 1           ;       ;        ;           ;            ; false    ; clk    ; pll_vga_inst|altpll_component|auto_generated|pll1|inclk[0] ; { pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] } ;
+----------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+------------------------------------------------------------+--------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                            ;
+-----------+-----------------+----------------------------------------------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name                                               ; Note ;
+-----------+-----------------+----------------------------------------------------------+------+
; 129.9 MHz ; 129.9 MHz       ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
+-----------+-----------------+----------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                               ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 32.302 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                               ;
+----------------------------------------------------------+-------+---------------+
; Clock                                                    ; Slack ; End Point TNS ;
+----------------------------------------------------------+-------+---------------+
; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.489 ; 0.000         ;
+----------------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+-----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                 ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; clk                                                      ; 9.825  ; 0.000         ;
; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.736 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pll_vga_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                        ;
+--------+----------------------------------+-------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node                             ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+-------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 32.302 ; vga_ctrl:vga_ctrl_inst|cnt_vs[2] ; vga_ctrl:vga_ctrl_inst|rom_addr[13] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.063     ; 7.630      ;
; 32.305 ; vga_ctrl:vga_ctrl_inst|cnt_vs[2] ; vga_ctrl:vga_ctrl_inst|rom_addr[12] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.063     ; 7.627      ;
; 32.438 ; vga_ctrl:vga_ctrl_inst|cnt_vs[2] ; vga_ctrl:vga_ctrl_inst|rom_addr[10] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.063     ; 7.494      ;
; 32.444 ; vga_ctrl:vga_ctrl_inst|cnt_vs[2] ; vga_ctrl:vga_ctrl_inst|rom_addr[11] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.063     ; 7.488      ;
; 32.458 ; vga_ctrl:vga_ctrl_inst|cnt_vs[8] ; vga_ctrl:vga_ctrl_inst|rom_addr[13] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.063     ; 7.474      ;
; 32.461 ; vga_ctrl:vga_ctrl_inst|cnt_vs[8] ; vga_ctrl:vga_ctrl_inst|rom_addr[12] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.063     ; 7.471      ;
; 32.483 ; vga_ctrl:vga_ctrl_inst|cnt_vs[6] ; vga_ctrl:vga_ctrl_inst|rom_addr[13] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.063     ; 7.449      ;
; 32.486 ; vga_ctrl:vga_ctrl_inst|cnt_vs[6] ; vga_ctrl:vga_ctrl_inst|rom_addr[12] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.063     ; 7.446      ;
; 32.500 ; vga_ctrl:vga_ctrl_inst|cnt_vs[7] ; vga_ctrl:vga_ctrl_inst|rom_addr[12] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.063     ; 7.432      ;
; 32.506 ; vga_ctrl:vga_ctrl_inst|cnt_vs[7] ; vga_ctrl:vga_ctrl_inst|rom_addr[13] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.063     ; 7.426      ;
; 32.521 ; vga_ctrl:vga_ctrl_inst|cnt_vs[1] ; vga_ctrl:vga_ctrl_inst|rom_addr[12] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.063     ; 7.411      ;
; 32.527 ; vga_ctrl:vga_ctrl_inst|cnt_vs[1] ; vga_ctrl:vga_ctrl_inst|rom_addr[13] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.063     ; 7.405      ;
; 32.554 ; vga_ctrl:vga_ctrl_inst|cnt_vs[2] ; vga_ctrl:vga_ctrl_inst|rom_addr[8]  ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.063     ; 7.378      ;
; 32.560 ; vga_ctrl:vga_ctrl_inst|cnt_vs[2] ; vga_ctrl:vga_ctrl_inst|rom_addr[9]  ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.063     ; 7.372      ;
; 32.575 ; vga_ctrl:vga_ctrl_inst|cnt_vs[5] ; vga_ctrl:vga_ctrl_inst|rom_addr[12] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.063     ; 7.357      ;
; 32.581 ; vga_ctrl:vga_ctrl_inst|cnt_vs[5] ; vga_ctrl:vga_ctrl_inst|rom_addr[13] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.063     ; 7.351      ;
; 32.594 ; vga_ctrl:vga_ctrl_inst|cnt_vs[8] ; vga_ctrl:vga_ctrl_inst|rom_addr[10] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.063     ; 7.338      ;
; 32.600 ; vga_ctrl:vga_ctrl_inst|cnt_vs[8] ; vga_ctrl:vga_ctrl_inst|rom_addr[11] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.063     ; 7.332      ;
; 32.619 ; vga_ctrl:vga_ctrl_inst|cnt_vs[6] ; vga_ctrl:vga_ctrl_inst|rom_addr[10] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.063     ; 7.313      ;
; 32.625 ; vga_ctrl:vga_ctrl_inst|cnt_vs[6] ; vga_ctrl:vga_ctrl_inst|rom_addr[11] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.063     ; 7.307      ;
; 32.637 ; vga_ctrl:vga_ctrl_inst|cnt_vs[1] ; vga_ctrl:vga_ctrl_inst|rom_addr[10] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.063     ; 7.295      ;
; 32.643 ; vga_ctrl:vga_ctrl_inst|cnt_vs[1] ; vga_ctrl:vga_ctrl_inst|rom_addr[11] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.063     ; 7.289      ;
; 32.646 ; vga_ctrl:vga_ctrl_inst|cnt_vs[7] ; vga_ctrl:vga_ctrl_inst|rom_addr[10] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.063     ; 7.286      ;
; 32.648 ; vga_ctrl:vga_ctrl_inst|cnt_vs[9] ; vga_ctrl:vga_ctrl_inst|rom_addr[12] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.063     ; 7.284      ;
; 32.652 ; vga_ctrl:vga_ctrl_inst|cnt_vs[7] ; vga_ctrl:vga_ctrl_inst|rom_addr[11] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.063     ; 7.280      ;
; 32.654 ; vga_ctrl:vga_ctrl_inst|cnt_vs[9] ; vga_ctrl:vga_ctrl_inst|rom_addr[13] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.063     ; 7.278      ;
; 32.701 ; vga_ctrl:vga_ctrl_inst|cnt_vs[3] ; vga_ctrl:vga_ctrl_inst|rom_addr[13] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.063     ; 7.231      ;
; 32.704 ; vga_ctrl:vga_ctrl_inst|cnt_vs[3] ; vga_ctrl:vga_ctrl_inst|rom_addr[12] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.063     ; 7.228      ;
; 32.705 ; vga_ctrl:vga_ctrl_inst|cnt_vs[0] ; vga_ctrl:vga_ctrl_inst|rom_addr[12] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.063     ; 7.227      ;
; 32.710 ; vga_ctrl:vga_ctrl_inst|cnt_vs[8] ; vga_ctrl:vga_ctrl_inst|rom_addr[8]  ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.063     ; 7.222      ;
; 32.711 ; vga_ctrl:vga_ctrl_inst|cnt_vs[0] ; vga_ctrl:vga_ctrl_inst|rom_addr[13] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.063     ; 7.221      ;
; 32.716 ; vga_ctrl:vga_ctrl_inst|cnt_vs[8] ; vga_ctrl:vga_ctrl_inst|rom_addr[9]  ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.063     ; 7.216      ;
; 32.719 ; vga_ctrl:vga_ctrl_inst|cnt_vs[5] ; vga_ctrl:vga_ctrl_inst|rom_addr[10] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.063     ; 7.213      ;
; 32.725 ; vga_ctrl:vga_ctrl_inst|cnt_vs[5] ; vga_ctrl:vga_ctrl_inst|rom_addr[11] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.063     ; 7.207      ;
; 32.735 ; vga_ctrl:vga_ctrl_inst|cnt_vs[6] ; vga_ctrl:vga_ctrl_inst|rom_addr[8]  ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.063     ; 7.197      ;
; 32.741 ; vga_ctrl:vga_ctrl_inst|cnt_vs[6] ; vga_ctrl:vga_ctrl_inst|rom_addr[9]  ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.063     ; 7.191      ;
; 32.747 ; vga_ctrl:vga_ctrl_inst|cnt_vs[4] ; vga_ctrl:vga_ctrl_inst|rom_addr[12] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.063     ; 7.185      ;
; 32.753 ; vga_ctrl:vga_ctrl_inst|cnt_vs[4] ; vga_ctrl:vga_ctrl_inst|rom_addr[13] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.063     ; 7.179      ;
; 32.753 ; vga_ctrl:vga_ctrl_inst|cnt_vs[1] ; vga_ctrl:vga_ctrl_inst|rom_addr[8]  ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.063     ; 7.179      ;
; 32.759 ; vga_ctrl:vga_ctrl_inst|cnt_vs[1] ; vga_ctrl:vga_ctrl_inst|rom_addr[9]  ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.063     ; 7.173      ;
; 32.762 ; vga_ctrl:vga_ctrl_inst|cnt_vs[7] ; vga_ctrl:vga_ctrl_inst|rom_addr[8]  ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.063     ; 7.170      ;
; 32.768 ; vga_ctrl:vga_ctrl_inst|cnt_vs[7] ; vga_ctrl:vga_ctrl_inst|rom_addr[9]  ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.063     ; 7.164      ;
; 32.798 ; vga_ctrl:vga_ctrl_inst|cnt_vs[9] ; vga_ctrl:vga_ctrl_inst|rom_addr[10] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.063     ; 7.134      ;
; 32.804 ; vga_ctrl:vga_ctrl_inst|cnt_vs[9] ; vga_ctrl:vga_ctrl_inst|rom_addr[11] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.063     ; 7.128      ;
; 32.821 ; vga_ctrl:vga_ctrl_inst|cnt_vs[0] ; vga_ctrl:vga_ctrl_inst|rom_addr[10] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.063     ; 7.111      ;
; 32.827 ; vga_ctrl:vga_ctrl_inst|cnt_vs[0] ; vga_ctrl:vga_ctrl_inst|rom_addr[11] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.063     ; 7.105      ;
; 32.835 ; vga_ctrl:vga_ctrl_inst|cnt_vs[5] ; vga_ctrl:vga_ctrl_inst|rom_addr[8]  ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.063     ; 7.097      ;
; 32.837 ; vga_ctrl:vga_ctrl_inst|cnt_vs[3] ; vga_ctrl:vga_ctrl_inst|rom_addr[10] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.063     ; 7.095      ;
; 32.841 ; vga_ctrl:vga_ctrl_inst|cnt_vs[5] ; vga_ctrl:vga_ctrl_inst|rom_addr[9]  ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.063     ; 7.091      ;
; 32.843 ; vga_ctrl:vga_ctrl_inst|cnt_vs[3] ; vga_ctrl:vga_ctrl_inst|rom_addr[11] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.063     ; 7.089      ;
; 32.863 ; vga_ctrl:vga_ctrl_inst|cnt_vs[4] ; vga_ctrl:vga_ctrl_inst|rom_addr[10] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.063     ; 7.069      ;
; 32.869 ; vga_ctrl:vga_ctrl_inst|cnt_vs[4] ; vga_ctrl:vga_ctrl_inst|rom_addr[11] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.063     ; 7.063      ;
; 32.914 ; vga_ctrl:vga_ctrl_inst|cnt_vs[9] ; vga_ctrl:vga_ctrl_inst|rom_addr[8]  ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.063     ; 7.018      ;
; 32.920 ; vga_ctrl:vga_ctrl_inst|cnt_vs[9] ; vga_ctrl:vga_ctrl_inst|rom_addr[9]  ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.063     ; 7.012      ;
; 32.937 ; vga_ctrl:vga_ctrl_inst|cnt_vs[0] ; vga_ctrl:vga_ctrl_inst|rom_addr[8]  ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.063     ; 6.995      ;
; 32.943 ; vga_ctrl:vga_ctrl_inst|cnt_vs[0] ; vga_ctrl:vga_ctrl_inst|rom_addr[9]  ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.063     ; 6.989      ;
; 32.953 ; vga_ctrl:vga_ctrl_inst|cnt_vs[3] ; vga_ctrl:vga_ctrl_inst|rom_addr[8]  ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.063     ; 6.979      ;
; 32.959 ; vga_ctrl:vga_ctrl_inst|cnt_vs[3] ; vga_ctrl:vga_ctrl_inst|rom_addr[9]  ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.063     ; 6.973      ;
; 32.979 ; vga_ctrl:vga_ctrl_inst|cnt_vs[4] ; vga_ctrl:vga_ctrl_inst|rom_addr[8]  ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.063     ; 6.953      ;
; 32.985 ; vga_ctrl:vga_ctrl_inst|cnt_vs[4] ; vga_ctrl:vga_ctrl_inst|rom_addr[9]  ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.063     ; 6.947      ;
; 33.074 ; vga_ctrl:vga_ctrl_inst|cnt_vs[2] ; vga_ctrl:vga_ctrl_inst|rom_addr[7]  ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.063     ; 6.858      ;
; 33.230 ; vga_ctrl:vga_ctrl_inst|cnt_vs[8] ; vga_ctrl:vga_ctrl_inst|rom_addr[7]  ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.063     ; 6.702      ;
; 33.255 ; vga_ctrl:vga_ctrl_inst|cnt_vs[6] ; vga_ctrl:vga_ctrl_inst|rom_addr[7]  ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.063     ; 6.677      ;
; 33.273 ; vga_ctrl:vga_ctrl_inst|cnt_vs[1] ; vga_ctrl:vga_ctrl_inst|rom_addr[7]  ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.063     ; 6.659      ;
; 33.282 ; vga_ctrl:vga_ctrl_inst|cnt_vs[7] ; vga_ctrl:vga_ctrl_inst|rom_addr[7]  ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.063     ; 6.650      ;
; 33.355 ; vga_ctrl:vga_ctrl_inst|cnt_vs[5] ; vga_ctrl:vga_ctrl_inst|rom_addr[7]  ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.063     ; 6.577      ;
; 33.434 ; vga_ctrl:vga_ctrl_inst|cnt_vs[9] ; vga_ctrl:vga_ctrl_inst|rom_addr[7]  ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.063     ; 6.498      ;
; 33.457 ; vga_ctrl:vga_ctrl_inst|cnt_vs[0] ; vga_ctrl:vga_ctrl_inst|rom_addr[7]  ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.063     ; 6.475      ;
; 33.460 ; vga_ctrl:vga_ctrl_inst|cnt_vs[2] ; vga_ctrl:vga_ctrl_inst|rom_addr[6]  ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.063     ; 6.472      ;
; 33.473 ; vga_ctrl:vga_ctrl_inst|cnt_vs[3] ; vga_ctrl:vga_ctrl_inst|rom_addr[7]  ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.063     ; 6.459      ;
; 33.499 ; vga_ctrl:vga_ctrl_inst|cnt_vs[4] ; vga_ctrl:vga_ctrl_inst|rom_addr[7]  ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.063     ; 6.433      ;
; 33.568 ; vga_ctrl:vga_ctrl_inst|cnt_vs[2] ; vga_ctrl:vga_ctrl_inst|rom_addr[0]  ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.064     ; 6.363      ;
; 33.616 ; vga_ctrl:vga_ctrl_inst|cnt_vs[8] ; vga_ctrl:vga_ctrl_inst|rom_addr[6]  ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.063     ; 6.316      ;
; 33.641 ; vga_ctrl:vga_ctrl_inst|cnt_vs[6] ; vga_ctrl:vga_ctrl_inst|rom_addr[6]  ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.063     ; 6.291      ;
; 33.657 ; vga_ctrl:vga_ctrl_inst|cnt_vs[1] ; vga_ctrl:vga_ctrl_inst|rom_addr[0]  ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.064     ; 6.274      ;
; 33.668 ; vga_ctrl:vga_ctrl_inst|cnt_vs[1] ; vga_ctrl:vga_ctrl_inst|rom_addr[6]  ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.063     ; 6.264      ;
; 33.668 ; vga_ctrl:vga_ctrl_inst|cnt_vs[7] ; vga_ctrl:vga_ctrl_inst|rom_addr[6]  ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.063     ; 6.264      ;
; 33.741 ; vga_ctrl:vga_ctrl_inst|cnt_vs[5] ; vga_ctrl:vga_ctrl_inst|rom_addr[6]  ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.063     ; 6.191      ;
; 33.829 ; vga_ctrl:vga_ctrl_inst|cnt_vs[9] ; vga_ctrl:vga_ctrl_inst|rom_addr[6]  ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.063     ; 6.103      ;
; 33.831 ; vga_ctrl:vga_ctrl_inst|cnt_vs[6] ; vga_ctrl:vga_ctrl_inst|rom_addr[0]  ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.064     ; 6.100      ;
; 33.841 ; vga_ctrl:vga_ctrl_inst|cnt_vs[0] ; vga_ctrl:vga_ctrl_inst|rom_addr[0]  ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.064     ; 6.090      ;
; 33.852 ; vga_ctrl:vga_ctrl_inst|cnt_vs[0] ; vga_ctrl:vga_ctrl_inst|rom_addr[6]  ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.063     ; 6.080      ;
; 33.858 ; vga_ctrl:vga_ctrl_inst|cnt_vs[2] ; vga_ctrl:vga_ctrl_inst|rom_addr[1]  ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.064     ; 6.073      ;
; 33.859 ; vga_ctrl:vga_ctrl_inst|cnt_vs[3] ; vga_ctrl:vga_ctrl_inst|rom_addr[6]  ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.063     ; 6.073      ;
; 33.874 ; vga_ctrl:vga_ctrl_inst|cnt_vs[2] ; vga_ctrl:vga_ctrl_inst|vga_rgb[6]   ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.059     ; 6.062      ;
; 33.875 ; vga_ctrl:vga_ctrl_inst|cnt_vs[2] ; vga_ctrl:vga_ctrl_inst|vga_rgb[0]   ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.059     ; 6.061      ;
; 33.875 ; vga_ctrl:vga_ctrl_inst|cnt_vs[2] ; vga_ctrl:vga_ctrl_inst|vga_rgb[7]   ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.059     ; 6.061      ;
; 33.876 ; vga_ctrl:vga_ctrl_inst|cnt_vs[2] ; vga_ctrl:vga_ctrl_inst|vga_rgb[4]   ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.059     ; 6.060      ;
; 33.876 ; vga_ctrl:vga_ctrl_inst|cnt_vs[2] ; vga_ctrl:vga_ctrl_inst|vga_rgb[5]   ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.059     ; 6.060      ;
; 33.878 ; vga_ctrl:vga_ctrl_inst|cnt_vs[2] ; vga_ctrl:vga_ctrl_inst|vga_rgb[1]   ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.059     ; 6.058      ;
; 33.880 ; vga_ctrl:vga_ctrl_inst|cnt_vs[2] ; vga_ctrl:vga_ctrl_inst|vga_rgb[2]   ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.059     ; 6.056      ;
; 33.880 ; vga_ctrl:vga_ctrl_inst|cnt_vs[2] ; vga_ctrl:vga_ctrl_inst|vga_rgb[3]   ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.059     ; 6.056      ;
; 33.883 ; vga_ctrl:vga_ctrl_inst|cnt_vs[4] ; vga_ctrl:vga_ctrl_inst|rom_addr[0]  ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.064     ; 6.048      ;
; 33.887 ; vga_ctrl:vga_ctrl_inst|cnt_vs[5] ; vga_ctrl:vga_ctrl_inst|rom_addr[0]  ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.064     ; 6.044      ;
; 33.894 ; vga_ctrl:vga_ctrl_inst|cnt_vs[4] ; vga_ctrl:vga_ctrl_inst|rom_addr[6]  ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.063     ; 6.038      ;
; 33.947 ; vga_ctrl:vga_ctrl_inst|cnt_vs[1] ; vga_ctrl:vga_ctrl_inst|rom_addr[1]  ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.064     ; 5.984      ;
; 33.963 ; vga_ctrl:vga_ctrl_inst|cnt_vs[1] ; vga_ctrl:vga_ctrl_inst|vga_rgb[6]   ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.059     ; 5.973      ;
; 33.964 ; vga_ctrl:vga_ctrl_inst|cnt_vs[1] ; vga_ctrl:vga_ctrl_inst|vga_rgb[0]   ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.059     ; 5.972      ;
; 33.964 ; vga_ctrl:vga_ctrl_inst|cnt_vs[1] ; vga_ctrl:vga_ctrl_inst|vga_rgb[7]   ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.059     ; 5.972      ;
; 33.965 ; vga_ctrl:vga_ctrl_inst|cnt_vs[1] ; vga_ctrl:vga_ctrl_inst|vga_rgb[4]   ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.059     ; 5.971      ;
+--------+----------------------------------+-------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pll_vga_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                  ;
+-------+-------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                               ; To Node                                                                                                                                ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.489 ; vga_ctrl:vga_ctrl_inst|cnt_hs[2]                                                                                        ; vga_ctrl:vga_ctrl_inst|rom_addr[0]                                                                                                     ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.727      ;
; 0.534 ; vga_ctrl:vga_ctrl_inst|rom_addr[4]                                                                                      ; vga_ctrl:vga_ctrl_inst|my_img_rom:u_rom|altsyncram:altsyncram_component|altsyncram_uvb1:auto_generated|ram_block1a0~porta_address_reg0 ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.382      ; 1.123      ;
; 0.550 ; vga_ctrl:vga_ctrl_inst|rom_addr[10]                                                                                     ; vga_ctrl:vga_ctrl_inst|my_img_rom:u_rom|altsyncram:altsyncram_component|altsyncram_uvb1:auto_generated|ram_block1a0~porta_address_reg0 ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.382      ; 1.139      ;
; 0.551 ; vga_ctrl:vga_ctrl_inst|cnt_vs[7]                                                                                        ; vga_ctrl:vga_ctrl_inst|cnt_vs[7]                                                                                                       ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.789      ;
; 0.551 ; vga_ctrl:vga_ctrl_inst|cnt_hs[1]                                                                                        ; vga_ctrl:vga_ctrl_inst|cnt_hs[1]                                                                                                       ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.789      ;
; 0.553 ; vga_ctrl:vga_ctrl_inst|cnt_vs[5]                                                                                        ; vga_ctrl:vga_ctrl_inst|cnt_vs[5]                                                                                                       ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.791      ;
; 0.555 ; vga_ctrl:vga_ctrl_inst|cnt_vs[8]                                                                                        ; vga_ctrl:vga_ctrl_inst|cnt_vs[8]                                                                                                       ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.793      ;
; 0.556 ; vga_ctrl:vga_ctrl_inst|cnt_vs[6]                                                                                        ; vga_ctrl:vga_ctrl_inst|cnt_vs[6]                                                                                                       ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.794      ;
; 0.556 ; vga_ctrl:vga_ctrl_inst|rom_addr[4]                                                                                      ; vga_ctrl:vga_ctrl_inst|my_img_rom:u_rom|altsyncram:altsyncram_component|altsyncram_uvb1:auto_generated|ram_block1a6~porta_address_reg0 ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.378      ; 1.141      ;
; 0.558 ; vga_ctrl:vga_ctrl_inst|cnt_vs[1]                                                                                        ; vga_ctrl:vga_ctrl_inst|cnt_vs[1]                                                                                                       ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.796      ;
; 0.560 ; vga_ctrl:vga_ctrl_inst|cnt_vs[9]                                                                                        ; vga_ctrl:vga_ctrl_inst|cnt_vs[9]                                                                                                       ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.798      ;
; 0.560 ; vga_ctrl:vga_ctrl_inst|cnt_vs[2]                                                                                        ; vga_ctrl:vga_ctrl_inst|cnt_vs[2]                                                                                                       ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.798      ;
; 0.560 ; vga_ctrl:vga_ctrl_inst|cnt_hs[7]                                                                                        ; vga_ctrl:vga_ctrl_inst|cnt_hs[7]                                                                                                       ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.798      ;
; 0.562 ; vga_ctrl:vga_ctrl_inst|cnt_hs[3]                                                                                        ; vga_ctrl:vga_ctrl_inst|cnt_hs[3]                                                                                                       ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.800      ;
; 0.562 ; vga_ctrl:vga_ctrl_inst|cnt_vs[3]                                                                                        ; vga_ctrl:vga_ctrl_inst|cnt_vs[3]                                                                                                       ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.800      ;
; 0.563 ; vga_ctrl:vga_ctrl_inst|cnt_vs[4]                                                                                        ; vga_ctrl:vga_ctrl_inst|cnt_vs[4]                                                                                                       ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.801      ;
; 0.563 ; vga_ctrl:vga_ctrl_inst|cnt_hs[4]                                                                                        ; vga_ctrl:vga_ctrl_inst|cnt_hs[4]                                                                                                       ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.801      ;
; 0.564 ; vga_ctrl:vga_ctrl_inst|cnt_hs[2]                                                                                        ; vga_ctrl:vga_ctrl_inst|cnt_hs[2]                                                                                                       ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.802      ;
; 0.567 ; vga_ctrl:vga_ctrl_inst|cnt_hs[8]                                                                                        ; vga_ctrl:vga_ctrl_inst|cnt_hs[8]                                                                                                       ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.805      ;
; 0.569 ; vga_ctrl:vga_ctrl_inst|cnt_hs[9]                                                                                        ; vga_ctrl:vga_ctrl_inst|cnt_hs[9]                                                                                                       ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.807      ;
; 0.570 ; vga_ctrl:vga_ctrl_inst|cnt_hs[0]                                                                                        ; vga_ctrl:vga_ctrl_inst|cnt_hs[0]                                                                                                       ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.808      ;
; 0.574 ; vga_ctrl:vga_ctrl_inst|cnt_hs[6]                                                                                        ; vga_ctrl:vga_ctrl_inst|cnt_hs[6]                                                                                                       ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.812      ;
; 0.574 ; vga_ctrl:vga_ctrl_inst|cnt_hs[5]                                                                                        ; vga_ctrl:vga_ctrl_inst|cnt_hs[5]                                                                                                       ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.812      ;
; 0.583 ; vga_ctrl:vga_ctrl_inst|cnt_vs[0]                                                                                        ; vga_ctrl:vga_ctrl_inst|cnt_vs[0]                                                                                                       ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.821      ;
; 0.583 ; vga_ctrl:vga_ctrl_inst|rom_addr[10]                                                                                     ; vga_ctrl:vga_ctrl_inst|my_img_rom:u_rom|altsyncram:altsyncram_component|altsyncram_uvb1:auto_generated|ram_block1a4~porta_address_reg0 ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.384      ; 1.174      ;
; 0.583 ; vga_ctrl:vga_ctrl_inst|rom_addr[10]                                                                                     ; vga_ctrl:vga_ctrl_inst|my_img_rom:u_rom|altsyncram:altsyncram_component|altsyncram_uvb1:auto_generated|ram_block1a6~porta_address_reg0 ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.378      ; 1.168      ;
; 0.611 ; vga_ctrl:vga_ctrl_inst|cnt_hs[3]                                                                                        ; vga_ctrl:vga_ctrl_inst|rom_addr[1]                                                                                                     ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.849      ;
; 0.635 ; vga_ctrl:vga_ctrl_inst|rom_addr[9]                                                                                      ; vga_ctrl:vga_ctrl_inst|my_img_rom:u_rom|altsyncram:altsyncram_component|altsyncram_uvb1:auto_generated|ram_block1a6~porta_address_reg0 ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.378      ; 1.220      ;
; 0.641 ; vga_ctrl:vga_ctrl_inst|my_img_rom:u_rom|altsyncram:altsyncram_component|altsyncram_uvb1:auto_generated|address_reg_a[0] ; vga_ctrl:vga_ctrl_inst|vga_rgb[6]                                                                                                      ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.879      ;
; 0.642 ; vga_ctrl:vga_ctrl_inst|my_img_rom:u_rom|altsyncram:altsyncram_component|altsyncram_uvb1:auto_generated|address_reg_a[0] ; vga_ctrl:vga_ctrl_inst|vga_rgb[3]                                                                                                      ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.880      ;
; 0.642 ; vga_ctrl:vga_ctrl_inst|my_img_rom:u_rom|altsyncram:altsyncram_component|altsyncram_uvb1:auto_generated|address_reg_a[0] ; vga_ctrl:vga_ctrl_inst|vga_rgb[7]                                                                                                      ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.880      ;
; 0.643 ; vga_ctrl:vga_ctrl_inst|my_img_rom:u_rom|altsyncram:altsyncram_component|altsyncram_uvb1:auto_generated|address_reg_a[0] ; vga_ctrl:vga_ctrl_inst|vga_rgb[0]                                                                                                      ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.881      ;
; 0.643 ; vga_ctrl:vga_ctrl_inst|my_img_rom:u_rom|altsyncram:altsyncram_component|altsyncram_uvb1:auto_generated|address_reg_a[0] ; vga_ctrl:vga_ctrl_inst|vga_rgb[2]                                                                                                      ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.881      ;
; 0.644 ; vga_ctrl:vga_ctrl_inst|my_img_rom:u_rom|altsyncram:altsyncram_component|altsyncram_uvb1:auto_generated|address_reg_a[0] ; vga_ctrl:vga_ctrl_inst|vga_rgb[1]                                                                                                      ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.882      ;
; 0.644 ; vga_ctrl:vga_ctrl_inst|my_img_rom:u_rom|altsyncram:altsyncram_component|altsyncram_uvb1:auto_generated|address_reg_a[0] ; vga_ctrl:vga_ctrl_inst|vga_rgb[4]                                                                                                      ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.882      ;
; 0.645 ; vga_ctrl:vga_ctrl_inst|my_img_rom:u_rom|altsyncram:altsyncram_component|altsyncram_uvb1:auto_generated|address_reg_a[0] ; vga_ctrl:vga_ctrl_inst|vga_rgb[5]                                                                                                      ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.883      ;
; 0.647 ; vga_ctrl:vga_ctrl_inst|rom_addr[9]                                                                                      ; vga_ctrl:vga_ctrl_inst|my_img_rom:u_rom|altsyncram:altsyncram_component|altsyncram_uvb1:auto_generated|ram_block1a0~porta_address_reg0 ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.382      ; 1.236      ;
; 0.653 ; vga_ctrl:vga_ctrl_inst|rom_addr[11]                                                                                     ; vga_ctrl:vga_ctrl_inst|my_img_rom:u_rom|altsyncram:altsyncram_component|altsyncram_uvb1:auto_generated|ram_block1a6~porta_address_reg0 ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.378      ; 1.238      ;
; 0.676 ; vga_ctrl:vga_ctrl_inst|rom_addr[9]                                                                                      ; vga_ctrl:vga_ctrl_inst|my_img_rom:u_rom|altsyncram:altsyncram_component|altsyncram_uvb1:auto_generated|ram_block1a4~porta_address_reg0 ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.384      ; 1.267      ;
; 0.730 ; vga_ctrl:vga_ctrl_inst|cnt_hs[7]                                                                                        ; vga_ctrl:vga_ctrl_inst|vga_hs                                                                                                          ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 0.971      ;
; 0.807 ; vga_ctrl:vga_ctrl_inst|rom_addr[1]                                                                                      ; vga_ctrl:vga_ctrl_inst|my_img_rom:u_rom|altsyncram:altsyncram_component|altsyncram_uvb1:auto_generated|ram_block1a6~porta_address_reg0 ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.379      ; 1.393      ;
; 0.821 ; vga_ctrl:vga_ctrl_inst|rom_addr[10]                                                                                     ; vga_ctrl:vga_ctrl_inst|my_img_rom:u_rom|altsyncram:altsyncram_component|altsyncram_uvb1:auto_generated|ram_block1a8~porta_address_reg0 ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.386      ; 1.414      ;
; 0.823 ; vga_ctrl:vga_ctrl_inst|rom_addr[12]                                                                                     ; vga_ctrl:vga_ctrl_inst|my_img_rom:u_rom|altsyncram:altsyncram_component|altsyncram_uvb1:auto_generated|ram_block1a2~porta_address_reg0 ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.389      ; 1.419      ;
; 0.826 ; vga_ctrl:vga_ctrl_inst|cnt_vs[7]                                                                                        ; vga_ctrl:vga_ctrl_inst|cnt_vs[8]                                                                                                       ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.064      ;
; 0.826 ; vga_ctrl:vga_ctrl_inst|cnt_hs[1]                                                                                        ; vga_ctrl:vga_ctrl_inst|cnt_hs[2]                                                                                                       ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.064      ;
; 0.827 ; vga_ctrl:vga_ctrl_inst|cnt_vs[5]                                                                                        ; vga_ctrl:vga_ctrl_inst|cnt_vs[6]                                                                                                       ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.065      ;
; 0.833 ; vga_ctrl:vga_ctrl_inst|cnt_vs[1]                                                                                        ; vga_ctrl:vga_ctrl_inst|cnt_vs[2]                                                                                                       ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.071      ;
; 0.834 ; vga_ctrl:vga_ctrl_inst|cnt_hs[7]                                                                                        ; vga_ctrl:vga_ctrl_inst|cnt_hs[8]                                                                                                       ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.072      ;
; 0.836 ; vga_ctrl:vga_ctrl_inst|cnt_vs[3]                                                                                        ; vga_ctrl:vga_ctrl_inst|cnt_vs[4]                                                                                                       ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.074      ;
; 0.836 ; vga_ctrl:vga_ctrl_inst|cnt_hs[3]                                                                                        ; vga_ctrl:vga_ctrl_inst|cnt_hs[4]                                                                                                       ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.074      ;
; 0.838 ; vga_ctrl:vga_ctrl_inst|rom_addr[4]                                                                                      ; vga_ctrl:vga_ctrl_inst|my_img_rom:u_rom|altsyncram:altsyncram_component|altsyncram_uvb1:auto_generated|ram_block1a2~porta_address_reg0 ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.389      ; 1.434      ;
; 0.840 ; vga_ctrl:vga_ctrl_inst|cnt_hs[0]                                                                                        ; vga_ctrl:vga_ctrl_inst|cnt_hs[1]                                                                                                       ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.078      ;
; 0.842 ; vga_ctrl:vga_ctrl_inst|cnt_vs[8]                                                                                        ; vga_ctrl:vga_ctrl_inst|cnt_vs[9]                                                                                                       ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.080      ;
; 0.842 ; vga_ctrl:vga_ctrl_inst|cnt_hs[0]                                                                                        ; vga_ctrl:vga_ctrl_inst|cnt_hs[2]                                                                                                       ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.080      ;
; 0.843 ; vga_ctrl:vga_ctrl_inst|cnt_vs[6]                                                                                        ; vga_ctrl:vga_ctrl_inst|cnt_vs[7]                                                                                                       ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.081      ;
; 0.845 ; vga_ctrl:vga_ctrl_inst|cnt_vs[6]                                                                                        ; vga_ctrl:vga_ctrl_inst|cnt_vs[8]                                                                                                       ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.083      ;
; 0.846 ; vga_ctrl:vga_ctrl_inst|rom_addr[2]                                                                                      ; vga_ctrl:vga_ctrl_inst|my_img_rom:u_rom|altsyncram:altsyncram_component|altsyncram_uvb1:auto_generated|ram_block1a0~porta_address_reg0 ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.382      ; 1.435      ;
; 0.848 ; vga_ctrl:vga_ctrl_inst|cnt_hs[5]                                                                                        ; vga_ctrl:vga_ctrl_inst|cnt_hs[6]                                                                                                       ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.086      ;
; 0.848 ; vga_ctrl:vga_ctrl_inst|cnt_vs[2]                                                                                        ; vga_ctrl:vga_ctrl_inst|cnt_vs[3]                                                                                                       ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.086      ;
; 0.850 ; vga_ctrl:vga_ctrl_inst|cnt_vs[4]                                                                                        ; vga_ctrl:vga_ctrl_inst|cnt_vs[5]                                                                                                       ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.088      ;
; 0.850 ; vga_ctrl:vga_ctrl_inst|cnt_vs[0]                                                                                        ; vga_ctrl:vga_ctrl_inst|cnt_vs[1]                                                                                                       ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.088      ;
; 0.850 ; vga_ctrl:vga_ctrl_inst|cnt_hs[4]                                                                                        ; vga_ctrl:vga_ctrl_inst|cnt_hs[5]                                                                                                       ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.088      ;
; 0.850 ; vga_ctrl:vga_ctrl_inst|cnt_vs[2]                                                                                        ; vga_ctrl:vga_ctrl_inst|cnt_vs[4]                                                                                                       ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.088      ;
; 0.851 ; vga_ctrl:vga_ctrl_inst|cnt_hs[2]                                                                                        ; vga_ctrl:vga_ctrl_inst|cnt_hs[3]                                                                                                       ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.089      ;
; 0.852 ; vga_ctrl:vga_ctrl_inst|cnt_vs[4]                                                                                        ; vga_ctrl:vga_ctrl_inst|cnt_vs[6]                                                                                                       ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.090      ;
; 0.852 ; vga_ctrl:vga_ctrl_inst|cnt_vs[0]                                                                                        ; vga_ctrl:vga_ctrl_inst|cnt_vs[2]                                                                                                       ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.090      ;
; 0.852 ; vga_ctrl:vga_ctrl_inst|cnt_hs[4]                                                                                        ; vga_ctrl:vga_ctrl_inst|cnt_hs[6]                                                                                                       ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.090      ;
; 0.853 ; vga_ctrl:vga_ctrl_inst|cnt_hs[2]                                                                                        ; vga_ctrl:vga_ctrl_inst|cnt_hs[4]                                                                                                       ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.091      ;
; 0.855 ; vga_ctrl:vga_ctrl_inst|rom_addr[2]                                                                                      ; vga_ctrl:vga_ctrl_inst|my_img_rom:u_rom|altsyncram:altsyncram_component|altsyncram_uvb1:auto_generated|ram_block1a8~porta_address_reg0 ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.386      ; 1.448      ;
; 0.855 ; vga_ctrl:vga_ctrl_inst|cnt_hs[8]                                                                                        ; vga_ctrl:vga_ctrl_inst|cnt_hs[9]                                                                                                       ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.093      ;
; 0.862 ; vga_ctrl:vga_ctrl_inst|cnt_hs[6]                                                                                        ; vga_ctrl:vga_ctrl_inst|cnt_hs[7]                                                                                                       ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.100      ;
; 0.864 ; vga_ctrl:vga_ctrl_inst|rom_addr[6]                                                                                      ; vga_ctrl:vga_ctrl_inst|my_img_rom:u_rom|altsyncram:altsyncram_component|altsyncram_uvb1:auto_generated|ram_block1a3~porta_address_reg0 ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.389      ; 1.460      ;
; 0.864 ; vga_ctrl:vga_ctrl_inst|cnt_hs[6]                                                                                        ; vga_ctrl:vga_ctrl_inst|cnt_hs[8]                                                                                                       ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.102      ;
; 0.870 ; vga_ctrl:vga_ctrl_inst|rom_addr[10]                                                                                     ; vga_ctrl:vga_ctrl_inst|my_img_rom:u_rom|altsyncram:altsyncram_component|altsyncram_uvb1:auto_generated|ram_block1a2~porta_address_reg0 ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.389      ; 1.466      ;
; 0.877 ; vga_ctrl:vga_ctrl_inst|rom_addr[2]                                                                                      ; vga_ctrl:vga_ctrl_inst|my_img_rom:u_rom|altsyncram:altsyncram_component|altsyncram_uvb1:auto_generated|ram_block1a4~porta_address_reg0 ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.384      ; 1.468      ;
; 0.893 ; vga_ctrl:vga_ctrl_inst|rom_addr[11]                                                                                     ; vga_ctrl:vga_ctrl_inst|my_img_rom:u_rom|altsyncram:altsyncram_component|altsyncram_uvb1:auto_generated|ram_block1a0~porta_address_reg0 ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.382      ; 1.482      ;
; 0.895 ; vga_ctrl:vga_ctrl_inst|rom_addr[9]                                                                                      ; vga_ctrl:vga_ctrl_inst|my_img_rom:u_rom|altsyncram:altsyncram_component|altsyncram_uvb1:auto_generated|ram_block1a8~porta_address_reg0 ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.386      ; 1.488      ;
; 0.920 ; vga_ctrl:vga_ctrl_inst|rom_addr[11]                                                                                     ; vga_ctrl:vga_ctrl_inst|my_img_rom:u_rom|altsyncram:altsyncram_component|altsyncram_uvb1:auto_generated|ram_block1a4~porta_address_reg0 ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.384      ; 1.511      ;
; 0.926 ; vga_ctrl:vga_ctrl_inst|rom_addr[3]                                                                                      ; vga_ctrl:vga_ctrl_inst|my_img_rom:u_rom|altsyncram:altsyncram_component|altsyncram_uvb1:auto_generated|ram_block1a8~porta_address_reg0 ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.386      ; 1.519      ;
; 0.935 ; vga_ctrl:vga_ctrl_inst|rom_addr[3]                                                                                      ; vga_ctrl:vga_ctrl_inst|my_img_rom:u_rom|altsyncram:altsyncram_component|altsyncram_uvb1:auto_generated|ram_block1a6~porta_address_reg0 ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.378      ; 1.520      ;
; 0.936 ; vga_ctrl:vga_ctrl_inst|cnt_vs[7]                                                                                        ; vga_ctrl:vga_ctrl_inst|cnt_vs[9]                                                                                                       ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.174      ;
; 0.936 ; vga_ctrl:vga_ctrl_inst|cnt_hs[1]                                                                                        ; vga_ctrl:vga_ctrl_inst|cnt_hs[3]                                                                                                       ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.174      ;
; 0.937 ; vga_ctrl:vga_ctrl_inst|cnt_vs[5]                                                                                        ; vga_ctrl:vga_ctrl_inst|cnt_vs[7]                                                                                                       ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.175      ;
; 0.938 ; vga_ctrl:vga_ctrl_inst|cnt_hs[1]                                                                                        ; vga_ctrl:vga_ctrl_inst|cnt_hs[4]                                                                                                       ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.176      ;
; 0.939 ; vga_ctrl:vga_ctrl_inst|cnt_vs[5]                                                                                        ; vga_ctrl:vga_ctrl_inst|cnt_vs[8]                                                                                                       ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.177      ;
; 0.943 ; vga_ctrl:vga_ctrl_inst|cnt_vs[1]                                                                                        ; vga_ctrl:vga_ctrl_inst|cnt_vs[3]                                                                                                       ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.181      ;
; 0.944 ; vga_ctrl:vga_ctrl_inst|cnt_hs[7]                                                                                        ; vga_ctrl:vga_ctrl_inst|cnt_hs[9]                                                                                                       ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.182      ;
; 0.945 ; vga_ctrl:vga_ctrl_inst|cnt_vs[1]                                                                                        ; vga_ctrl:vga_ctrl_inst|cnt_vs[4]                                                                                                       ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.183      ;
; 0.946 ; vga_ctrl:vga_ctrl_inst|rom_addr[11]                                                                                     ; vga_ctrl:vga_ctrl_inst|my_img_rom:u_rom|altsyncram:altsyncram_component|altsyncram_uvb1:auto_generated|ram_block1a2~porta_address_reg0 ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.389      ; 1.542      ;
; 0.946 ; vga_ctrl:vga_ctrl_inst|cnt_vs[3]                                                                                        ; vga_ctrl:vga_ctrl_inst|cnt_vs[5]                                                                                                       ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.184      ;
; 0.946 ; vga_ctrl:vga_ctrl_inst|cnt_hs[3]                                                                                        ; vga_ctrl:vga_ctrl_inst|cnt_hs[5]                                                                                                       ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.184      ;
; 0.948 ; vga_ctrl:vga_ctrl_inst|cnt_vs[3]                                                                                        ; vga_ctrl:vga_ctrl_inst|cnt_vs[6]                                                                                                       ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.186      ;
; 0.948 ; vga_ctrl:vga_ctrl_inst|cnt_hs[3]                                                                                        ; vga_ctrl:vga_ctrl_inst|cnt_hs[6]                                                                                                       ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.186      ;
; 0.952 ; vga_ctrl:vga_ctrl_inst|cnt_hs[0]                                                                                        ; vga_ctrl:vga_ctrl_inst|cnt_hs[3]                                                                                                       ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.190      ;
; 0.954 ; vga_ctrl:vga_ctrl_inst|cnt_hs[0]                                                                                        ; vga_ctrl:vga_ctrl_inst|cnt_hs[4]                                                                                                       ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.192      ;
; 0.955 ; vga_ctrl:vga_ctrl_inst|cnt_vs[6]                                                                                        ; vga_ctrl:vga_ctrl_inst|cnt_vs[9]                                                                                                       ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.193      ;
; 0.958 ; vga_ctrl:vga_ctrl_inst|cnt_hs[5]                                                                                        ; vga_ctrl:vga_ctrl_inst|cnt_hs[7]                                                                                                       ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.196      ;
; 0.960 ; vga_ctrl:vga_ctrl_inst|cnt_hs[5]                                                                                        ; vga_ctrl:vga_ctrl_inst|cnt_hs[8]                                                                                                       ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.198      ;
; 0.960 ; vga_ctrl:vga_ctrl_inst|cnt_vs[2]                                                                                        ; vga_ctrl:vga_ctrl_inst|cnt_vs[5]                                                                                                       ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.198      ;
; 0.962 ; vga_ctrl:vga_ctrl_inst|cnt_vs[4]                                                                                        ; vga_ctrl:vga_ctrl_inst|cnt_vs[7]                                                                                                       ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.200      ;
+-------+-------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clk'                                                                                                    ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                             ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------+
; 9.825  ; 9.825        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.825  ; 9.825        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; pll_vga_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.839  ; 9.839        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|o                                                        ;
; 9.860  ; 9.860        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; pll_vga_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|i                                                        ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|i                                                        ;
; 10.140 ; 10.140       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; pll_vga_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.161 ; 10.161       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|o                                                        ;
; 10.173 ; 10.173       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.173 ; 10.173       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; pll_vga_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; clk   ; Rise       ; clk                                                                ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'pll_vga_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                       ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                    ; Clock Edge ; Target                                                                                                                                  ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; 19.736 ; 19.966       ; 0.230          ; Low Pulse Width  ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|my_img_rom:u_rom|altsyncram:altsyncram_component|altsyncram_uvb1:auto_generated|ram_block1a1~porta_address_reg0  ;
; 19.736 ; 19.966       ; 0.230          ; Low Pulse Width  ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|my_img_rom:u_rom|altsyncram:altsyncram_component|altsyncram_uvb1:auto_generated|ram_block1a4~porta_address_reg0  ;
; 19.736 ; 19.966       ; 0.230          ; Low Pulse Width  ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|my_img_rom:u_rom|altsyncram:altsyncram_component|altsyncram_uvb1:auto_generated|ram_block1a5~porta_address_reg0  ;
; 19.736 ; 19.966       ; 0.230          ; Low Pulse Width  ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|my_img_rom:u_rom|altsyncram:altsyncram_component|altsyncram_uvb1:auto_generated|ram_block1a6~porta_address_reg0  ;
; 19.736 ; 19.966       ; 0.230          ; Low Pulse Width  ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|my_img_rom:u_rom|altsyncram:altsyncram_component|altsyncram_uvb1:auto_generated|ram_block1a8~porta_address_reg0  ;
; 19.737 ; 19.967       ; 0.230          ; Low Pulse Width  ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|my_img_rom:u_rom|altsyncram:altsyncram_component|altsyncram_uvb1:auto_generated|ram_block1a0~porta_address_reg0  ;
; 19.737 ; 19.967       ; 0.230          ; Low Pulse Width  ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|my_img_rom:u_rom|altsyncram:altsyncram_component|altsyncram_uvb1:auto_generated|ram_block1a12~porta_address_reg0 ;
; 19.737 ; 19.967       ; 0.230          ; Low Pulse Width  ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|my_img_rom:u_rom|altsyncram:altsyncram_component|altsyncram_uvb1:auto_generated|ram_block1a2~porta_address_reg0  ;
; 19.737 ; 19.967       ; 0.230          ; Low Pulse Width  ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|my_img_rom:u_rom|altsyncram:altsyncram_component|altsyncram_uvb1:auto_generated|ram_block1a3~porta_address_reg0  ;
; 19.737 ; 19.967       ; 0.230          ; Low Pulse Width  ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|my_img_rom:u_rom|altsyncram:altsyncram_component|altsyncram_uvb1:auto_generated|ram_block1a7~porta_address_reg0  ;
; 19.754 ; 19.970       ; 0.216          ; High Pulse Width ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|vga_hs                                                                                                           ;
; 19.755 ; 19.971       ; 0.216          ; High Pulse Width ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_hs[0]                                                                                                        ;
; 19.755 ; 19.971       ; 0.216          ; High Pulse Width ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_hs[1]                                                                                                        ;
; 19.755 ; 19.971       ; 0.216          ; High Pulse Width ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_hs[2]                                                                                                        ;
; 19.755 ; 19.971       ; 0.216          ; High Pulse Width ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_hs[3]                                                                                                        ;
; 19.755 ; 19.971       ; 0.216          ; High Pulse Width ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_hs[4]                                                                                                        ;
; 19.755 ; 19.971       ; 0.216          ; High Pulse Width ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_hs[5]                                                                                                        ;
; 19.755 ; 19.971       ; 0.216          ; High Pulse Width ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_hs[6]                                                                                                        ;
; 19.755 ; 19.971       ; 0.216          ; High Pulse Width ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_hs[7]                                                                                                        ;
; 19.755 ; 19.971       ; 0.216          ; High Pulse Width ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_hs[8]                                                                                                        ;
; 19.755 ; 19.971       ; 0.216          ; High Pulse Width ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_hs[9]                                                                                                        ;
; 19.755 ; 19.971       ; 0.216          ; High Pulse Width ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_vs[0]                                                                                                        ;
; 19.755 ; 19.971       ; 0.216          ; High Pulse Width ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_vs[1]                                                                                                        ;
; 19.755 ; 19.971       ; 0.216          ; High Pulse Width ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_vs[2]                                                                                                        ;
; 19.755 ; 19.971       ; 0.216          ; High Pulse Width ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_vs[3]                                                                                                        ;
; 19.755 ; 19.971       ; 0.216          ; High Pulse Width ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_vs[4]                                                                                                        ;
; 19.755 ; 19.971       ; 0.216          ; High Pulse Width ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_vs[5]                                                                                                        ;
; 19.755 ; 19.971       ; 0.216          ; High Pulse Width ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_vs[6]                                                                                                        ;
; 19.755 ; 19.971       ; 0.216          ; High Pulse Width ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_vs[7]                                                                                                        ;
; 19.755 ; 19.971       ; 0.216          ; High Pulse Width ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_vs[8]                                                                                                        ;
; 19.755 ; 19.971       ; 0.216          ; High Pulse Width ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_vs[9]                                                                                                        ;
; 19.755 ; 19.971       ; 0.216          ; High Pulse Width ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|my_img_rom:u_rom|altsyncram:altsyncram_component|altsyncram_uvb1:auto_generated|address_reg_a[0]                 ;
; 19.755 ; 19.971       ; 0.216          ; High Pulse Width ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|rom_addr[0]                                                                                                      ;
; 19.755 ; 19.971       ; 0.216          ; High Pulse Width ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|rom_addr[10]                                                                                                     ;
; 19.755 ; 19.971       ; 0.216          ; High Pulse Width ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|rom_addr[11]                                                                                                     ;
; 19.755 ; 19.971       ; 0.216          ; High Pulse Width ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|rom_addr[12]                                                                                                     ;
; 19.755 ; 19.971       ; 0.216          ; High Pulse Width ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|rom_addr[13]                                                                                                     ;
; 19.755 ; 19.971       ; 0.216          ; High Pulse Width ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|rom_addr[1]                                                                                                      ;
; 19.755 ; 19.971       ; 0.216          ; High Pulse Width ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|rom_addr[2]                                                                                                      ;
; 19.755 ; 19.971       ; 0.216          ; High Pulse Width ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|rom_addr[3]                                                                                                      ;
; 19.755 ; 19.971       ; 0.216          ; High Pulse Width ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|rom_addr[4]                                                                                                      ;
; 19.755 ; 19.971       ; 0.216          ; High Pulse Width ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|rom_addr[5]                                                                                                      ;
; 19.755 ; 19.971       ; 0.216          ; High Pulse Width ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|rom_addr[6]                                                                                                      ;
; 19.755 ; 19.971       ; 0.216          ; High Pulse Width ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|rom_addr[7]                                                                                                      ;
; 19.755 ; 19.971       ; 0.216          ; High Pulse Width ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|rom_addr[8]                                                                                                      ;
; 19.755 ; 19.971       ; 0.216          ; High Pulse Width ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|rom_addr[9]                                                                                                      ;
; 19.755 ; 19.971       ; 0.216          ; High Pulse Width ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|vga_rgb[0]                                                                                                       ;
; 19.755 ; 19.971       ; 0.216          ; High Pulse Width ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|vga_rgb[1]                                                                                                       ;
; 19.755 ; 19.971       ; 0.216          ; High Pulse Width ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|vga_rgb[2]                                                                                                       ;
; 19.755 ; 19.971       ; 0.216          ; High Pulse Width ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|vga_rgb[3]                                                                                                       ;
; 19.755 ; 19.971       ; 0.216          ; High Pulse Width ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|vga_rgb[4]                                                                                                       ;
; 19.755 ; 19.971       ; 0.216          ; High Pulse Width ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|vga_rgb[5]                                                                                                       ;
; 19.755 ; 19.971       ; 0.216          ; High Pulse Width ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|vga_rgb[6]                                                                                                       ;
; 19.755 ; 19.971       ; 0.216          ; High Pulse Width ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|vga_rgb[7]                                                                                                       ;
; 19.755 ; 19.971       ; 0.216          ; High Pulse Width ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|vga_vs                                                                                                           ;
; 19.788 ; 20.018       ; 0.230          ; High Pulse Width ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|my_img_rom:u_rom|altsyncram:altsyncram_component|altsyncram_uvb1:auto_generated|ram_block1a3~porta_address_reg0  ;
; 19.789 ; 20.019       ; 0.230          ; High Pulse Width ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|my_img_rom:u_rom|altsyncram:altsyncram_component|altsyncram_uvb1:auto_generated|ram_block1a0~porta_address_reg0  ;
; 19.789 ; 20.019       ; 0.230          ; High Pulse Width ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|my_img_rom:u_rom|altsyncram:altsyncram_component|altsyncram_uvb1:auto_generated|ram_block1a12~porta_address_reg0 ;
; 19.789 ; 20.019       ; 0.230          ; High Pulse Width ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|my_img_rom:u_rom|altsyncram:altsyncram_component|altsyncram_uvb1:auto_generated|ram_block1a1~porta_address_reg0  ;
; 19.789 ; 20.019       ; 0.230          ; High Pulse Width ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|my_img_rom:u_rom|altsyncram:altsyncram_component|altsyncram_uvb1:auto_generated|ram_block1a2~porta_address_reg0  ;
; 19.789 ; 20.019       ; 0.230          ; High Pulse Width ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|my_img_rom:u_rom|altsyncram:altsyncram_component|altsyncram_uvb1:auto_generated|ram_block1a4~porta_address_reg0  ;
; 19.789 ; 20.019       ; 0.230          ; High Pulse Width ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|my_img_rom:u_rom|altsyncram:altsyncram_component|altsyncram_uvb1:auto_generated|ram_block1a7~porta_address_reg0  ;
; 19.789 ; 20.019       ; 0.230          ; High Pulse Width ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|my_img_rom:u_rom|altsyncram:altsyncram_component|altsyncram_uvb1:auto_generated|ram_block1a8~porta_address_reg0  ;
; 19.790 ; 20.020       ; 0.230          ; High Pulse Width ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|my_img_rom:u_rom|altsyncram:altsyncram_component|altsyncram_uvb1:auto_generated|ram_block1a5~porta_address_reg0  ;
; 19.790 ; 20.020       ; 0.230          ; High Pulse Width ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|my_img_rom:u_rom|altsyncram:altsyncram_component|altsyncram_uvb1:auto_generated|ram_block1a6~porta_address_reg0  ;
; 19.843 ; 20.027       ; 0.184          ; Low Pulse Width  ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|my_img_rom:u_rom|altsyncram:altsyncram_component|altsyncram_uvb1:auto_generated|address_reg_a[0]                 ;
; 19.843 ; 20.027       ; 0.184          ; Low Pulse Width  ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|vga_rgb[0]                                                                                                       ;
; 19.843 ; 20.027       ; 0.184          ; Low Pulse Width  ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|vga_rgb[1]                                                                                                       ;
; 19.843 ; 20.027       ; 0.184          ; Low Pulse Width  ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|vga_rgb[2]                                                                                                       ;
; 19.843 ; 20.027       ; 0.184          ; Low Pulse Width  ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|vga_rgb[3]                                                                                                       ;
; 19.843 ; 20.027       ; 0.184          ; Low Pulse Width  ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|vga_rgb[4]                                                                                                       ;
; 19.843 ; 20.027       ; 0.184          ; Low Pulse Width  ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|vga_rgb[5]                                                                                                       ;
; 19.843 ; 20.027       ; 0.184          ; Low Pulse Width  ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|vga_rgb[6]                                                                                                       ;
; 19.843 ; 20.027       ; 0.184          ; Low Pulse Width  ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|vga_rgb[7]                                                                                                       ;
; 19.843 ; 20.027       ; 0.184          ; Low Pulse Width  ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|vga_vs                                                                                                           ;
; 19.844 ; 20.028       ; 0.184          ; Low Pulse Width  ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_hs[0]                                                                                                        ;
; 19.844 ; 20.028       ; 0.184          ; Low Pulse Width  ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_hs[1]                                                                                                        ;
; 19.844 ; 20.028       ; 0.184          ; Low Pulse Width  ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_hs[2]                                                                                                        ;
; 19.844 ; 20.028       ; 0.184          ; Low Pulse Width  ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_hs[3]                                                                                                        ;
; 19.844 ; 20.028       ; 0.184          ; Low Pulse Width  ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_hs[4]                                                                                                        ;
; 19.844 ; 20.028       ; 0.184          ; Low Pulse Width  ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_hs[5]                                                                                                        ;
; 19.844 ; 20.028       ; 0.184          ; Low Pulse Width  ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_hs[6]                                                                                                        ;
; 19.844 ; 20.028       ; 0.184          ; Low Pulse Width  ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_hs[7]                                                                                                        ;
; 19.844 ; 20.028       ; 0.184          ; Low Pulse Width  ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_hs[8]                                                                                                        ;
; 19.844 ; 20.028       ; 0.184          ; Low Pulse Width  ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_hs[9]                                                                                                        ;
; 19.844 ; 20.028       ; 0.184          ; Low Pulse Width  ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_vs[0]                                                                                                        ;
; 19.844 ; 20.028       ; 0.184          ; Low Pulse Width  ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_vs[1]                                                                                                        ;
; 19.844 ; 20.028       ; 0.184          ; Low Pulse Width  ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_vs[2]                                                                                                        ;
; 19.844 ; 20.028       ; 0.184          ; Low Pulse Width  ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_vs[3]                                                                                                        ;
; 19.844 ; 20.028       ; 0.184          ; Low Pulse Width  ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_vs[4]                                                                                                        ;
; 19.844 ; 20.028       ; 0.184          ; Low Pulse Width  ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_vs[5]                                                                                                        ;
; 19.844 ; 20.028       ; 0.184          ; Low Pulse Width  ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_vs[6]                                                                                                        ;
; 19.844 ; 20.028       ; 0.184          ; Low Pulse Width  ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_vs[7]                                                                                                        ;
; 19.844 ; 20.028       ; 0.184          ; Low Pulse Width  ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_vs[8]                                                                                                        ;
; 19.844 ; 20.028       ; 0.184          ; Low Pulse Width  ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_vs[9]                                                                                                        ;
; 19.844 ; 20.028       ; 0.184          ; Low Pulse Width  ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|rom_addr[0]                                                                                                      ;
; 19.844 ; 20.028       ; 0.184          ; Low Pulse Width  ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|rom_addr[10]                                                                                                     ;
; 19.844 ; 20.028       ; 0.184          ; Low Pulse Width  ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|rom_addr[11]                                                                                                     ;
; 19.844 ; 20.028       ; 0.184          ; Low Pulse Width  ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|rom_addr[12]                                                                                                     ;
; 19.844 ; 20.028       ; 0.184          ; Low Pulse Width  ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|rom_addr[13]                                                                                                     ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                            ;
+-------------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+-------------+------------+-------+-------+------------+----------------------------------------------------------+
; vga_hs      ; clk        ; 3.883 ; 3.828 ; Rise       ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ;
; vga_rgb[*]  ; clk        ; 4.213 ; 4.240 ; Rise       ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[0] ; clk        ; 3.551 ; 3.590 ; Rise       ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[1] ; clk        ; 3.766 ; 3.786 ; Rise       ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[2] ; clk        ; 3.973 ; 3.974 ; Rise       ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[3] ; clk        ; 4.213 ; 4.240 ; Rise       ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[4] ; clk        ; 3.974 ; 3.984 ; Rise       ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[5] ; clk        ; 3.870 ; 3.934 ; Rise       ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[6] ; clk        ; 4.112 ; 4.123 ; Rise       ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[7] ; clk        ; 3.854 ; 3.896 ; Rise       ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ;
; vga_vs      ; clk        ; 4.046 ; 3.997 ; Rise       ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-------------+------------+-------+-------+------------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                    ;
+-------------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+-------------+------------+-------+-------+------------+----------------------------------------------------------+
; vga_hs      ; clk        ; 3.438 ; 3.386 ; Rise       ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ;
; vga_rgb[*]  ; clk        ; 3.120 ; 3.157 ; Rise       ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[0] ; clk        ; 3.120 ; 3.157 ; Rise       ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[1] ; clk        ; 3.327 ; 3.346 ; Rise       ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[2] ; clk        ; 3.525 ; 3.526 ; Rise       ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[3] ; clk        ; 3.755 ; 3.781 ; Rise       ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[4] ; clk        ; 3.526 ; 3.535 ; Rise       ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[5] ; clk        ; 3.427 ; 3.487 ; Rise       ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[6] ; clk        ; 3.658 ; 3.668 ; Rise       ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[7] ; clk        ; 3.411 ; 3.451 ; Rise       ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ;
; vga_vs      ; clk        ; 3.595 ; 3.548 ; Rise       ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-------------+------------+-------+-------+------------+----------------------------------------------------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                              ;
+------------+-----------------+----------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                               ; Note ;
+------------+-----------------+----------------------------------------------------------+------+
; 144.55 MHz ; 144.55 MHz      ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+----------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 33.082 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                ;
+----------------------------------------------------------+-------+---------------+
; Clock                                                    ; Slack ; End Point TNS ;
+----------------------------------------------------------+-------+---------------+
; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.438 ; 0.000         ;
+----------------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                  ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; clk                                                      ; 9.785  ; 0.000         ;
; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.742 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pll_vga_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                         ;
+--------+----------------------------------+-------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node                             ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+-------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 33.082 ; vga_ctrl:vga_ctrl_inst|cnt_vs[2] ; vga_ctrl:vga_ctrl_inst|rom_addr[12] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.057     ; 6.856      ;
; 33.092 ; vga_ctrl:vga_ctrl_inst|cnt_vs[2] ; vga_ctrl:vga_ctrl_inst|rom_addr[13] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.057     ; 6.846      ;
; 33.222 ; vga_ctrl:vga_ctrl_inst|cnt_vs[2] ; vga_ctrl:vga_ctrl_inst|rom_addr[10] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.057     ; 6.716      ;
; 33.229 ; vga_ctrl:vga_ctrl_inst|cnt_vs[8] ; vga_ctrl:vga_ctrl_inst|rom_addr[13] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.057     ; 6.709      ;
; 33.234 ; vga_ctrl:vga_ctrl_inst|cnt_vs[8] ; vga_ctrl:vga_ctrl_inst|rom_addr[12] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.057     ; 6.704      ;
; 33.240 ; vga_ctrl:vga_ctrl_inst|cnt_vs[2] ; vga_ctrl:vga_ctrl_inst|rom_addr[11] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.057     ; 6.698      ;
; 33.244 ; vga_ctrl:vga_ctrl_inst|cnt_vs[6] ; vga_ctrl:vga_ctrl_inst|rom_addr[13] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.057     ; 6.694      ;
; 33.249 ; vga_ctrl:vga_ctrl_inst|cnt_vs[6] ; vga_ctrl:vga_ctrl_inst|rom_addr[12] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.057     ; 6.689      ;
; 33.272 ; vga_ctrl:vga_ctrl_inst|cnt_vs[7] ; vga_ctrl:vga_ctrl_inst|rom_addr[13] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.057     ; 6.666      ;
; 33.277 ; vga_ctrl:vga_ctrl_inst|cnt_vs[7] ; vga_ctrl:vga_ctrl_inst|rom_addr[12] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.057     ; 6.661      ;
; 33.322 ; vga_ctrl:vga_ctrl_inst|cnt_vs[2] ; vga_ctrl:vga_ctrl_inst|rom_addr[8]  ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.057     ; 6.616      ;
; 33.334 ; vga_ctrl:vga_ctrl_inst|cnt_vs[8] ; vga_ctrl:vga_ctrl_inst|rom_addr[10] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.057     ; 6.604      ;
; 33.334 ; vga_ctrl:vga_ctrl_inst|cnt_vs[1] ; vga_ctrl:vga_ctrl_inst|rom_addr[12] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.057     ; 6.604      ;
; 33.337 ; vga_ctrl:vga_ctrl_inst|cnt_vs[5] ; vga_ctrl:vga_ctrl_inst|rom_addr[13] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.057     ; 6.601      ;
; 33.340 ; vga_ctrl:vga_ctrl_inst|cnt_vs[2] ; vga_ctrl:vga_ctrl_inst|rom_addr[9]  ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.057     ; 6.598      ;
; 33.342 ; vga_ctrl:vga_ctrl_inst|cnt_vs[5] ; vga_ctrl:vga_ctrl_inst|rom_addr[12] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.057     ; 6.596      ;
; 33.349 ; vga_ctrl:vga_ctrl_inst|cnt_vs[6] ; vga_ctrl:vga_ctrl_inst|rom_addr[10] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.057     ; 6.589      ;
; 33.352 ; vga_ctrl:vga_ctrl_inst|cnt_vs[8] ; vga_ctrl:vga_ctrl_inst|rom_addr[11] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.057     ; 6.586      ;
; 33.352 ; vga_ctrl:vga_ctrl_inst|cnt_vs[1] ; vga_ctrl:vga_ctrl_inst|rom_addr[13] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.057     ; 6.586      ;
; 33.367 ; vga_ctrl:vga_ctrl_inst|cnt_vs[6] ; vga_ctrl:vga_ctrl_inst|rom_addr[11] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.057     ; 6.571      ;
; 33.377 ; vga_ctrl:vga_ctrl_inst|cnt_vs[7] ; vga_ctrl:vga_ctrl_inst|rom_addr[10] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.057     ; 6.561      ;
; 33.395 ; vga_ctrl:vga_ctrl_inst|cnt_vs[7] ; vga_ctrl:vga_ctrl_inst|rom_addr[11] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.057     ; 6.543      ;
; 33.412 ; vga_ctrl:vga_ctrl_inst|cnt_vs[9] ; vga_ctrl:vga_ctrl_inst|rom_addr[12] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.057     ; 6.526      ;
; 33.422 ; vga_ctrl:vga_ctrl_inst|cnt_vs[9] ; vga_ctrl:vga_ctrl_inst|rom_addr[13] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.057     ; 6.516      ;
; 33.434 ; vga_ctrl:vga_ctrl_inst|cnt_vs[8] ; vga_ctrl:vga_ctrl_inst|rom_addr[8]  ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.057     ; 6.504      ;
; 33.434 ; vga_ctrl:vga_ctrl_inst|cnt_vs[1] ; vga_ctrl:vga_ctrl_inst|rom_addr[10] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.057     ; 6.504      ;
; 33.442 ; vga_ctrl:vga_ctrl_inst|cnt_vs[5] ; vga_ctrl:vga_ctrl_inst|rom_addr[10] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.057     ; 6.496      ;
; 33.449 ; vga_ctrl:vga_ctrl_inst|cnt_vs[6] ; vga_ctrl:vga_ctrl_inst|rom_addr[8]  ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.057     ; 6.489      ;
; 33.452 ; vga_ctrl:vga_ctrl_inst|cnt_vs[8] ; vga_ctrl:vga_ctrl_inst|rom_addr[9]  ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.057     ; 6.486      ;
; 33.452 ; vga_ctrl:vga_ctrl_inst|cnt_vs[1] ; vga_ctrl:vga_ctrl_inst|rom_addr[11] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.057     ; 6.486      ;
; 33.454 ; vga_ctrl:vga_ctrl_inst|cnt_vs[3] ; vga_ctrl:vga_ctrl_inst|rom_addr[12] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.057     ; 6.484      ;
; 33.460 ; vga_ctrl:vga_ctrl_inst|cnt_vs[3] ; vga_ctrl:vga_ctrl_inst|rom_addr[13] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.057     ; 6.478      ;
; 33.460 ; vga_ctrl:vga_ctrl_inst|cnt_vs[5] ; vga_ctrl:vga_ctrl_inst|rom_addr[11] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.057     ; 6.478      ;
; 33.467 ; vga_ctrl:vga_ctrl_inst|cnt_vs[6] ; vga_ctrl:vga_ctrl_inst|rom_addr[9]  ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.057     ; 6.471      ;
; 33.477 ; vga_ctrl:vga_ctrl_inst|cnt_vs[7] ; vga_ctrl:vga_ctrl_inst|rom_addr[8]  ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.057     ; 6.461      ;
; 33.495 ; vga_ctrl:vga_ctrl_inst|cnt_vs[7] ; vga_ctrl:vga_ctrl_inst|rom_addr[9]  ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.057     ; 6.443      ;
; 33.500 ; vga_ctrl:vga_ctrl_inst|cnt_vs[0] ; vga_ctrl:vga_ctrl_inst|rom_addr[12] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.057     ; 6.438      ;
; 33.518 ; vga_ctrl:vga_ctrl_inst|cnt_vs[0] ; vga_ctrl:vga_ctrl_inst|rom_addr[13] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.057     ; 6.420      ;
; 33.534 ; vga_ctrl:vga_ctrl_inst|cnt_vs[1] ; vga_ctrl:vga_ctrl_inst|rom_addr[8]  ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.057     ; 6.404      ;
; 33.535 ; vga_ctrl:vga_ctrl_inst|cnt_vs[4] ; vga_ctrl:vga_ctrl_inst|rom_addr[12] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.057     ; 6.403      ;
; 33.537 ; vga_ctrl:vga_ctrl_inst|cnt_vs[4] ; vga_ctrl:vga_ctrl_inst|rom_addr[13] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.057     ; 6.401      ;
; 33.542 ; vga_ctrl:vga_ctrl_inst|cnt_vs[5] ; vga_ctrl:vga_ctrl_inst|rom_addr[8]  ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.057     ; 6.396      ;
; 33.552 ; vga_ctrl:vga_ctrl_inst|cnt_vs[1] ; vga_ctrl:vga_ctrl_inst|rom_addr[9]  ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.057     ; 6.386      ;
; 33.560 ; vga_ctrl:vga_ctrl_inst|cnt_vs[5] ; vga_ctrl:vga_ctrl_inst|rom_addr[9]  ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.057     ; 6.378      ;
; 33.565 ; vga_ctrl:vga_ctrl_inst|cnt_vs[3] ; vga_ctrl:vga_ctrl_inst|rom_addr[10] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.057     ; 6.373      ;
; 33.570 ; vga_ctrl:vga_ctrl_inst|cnt_vs[9] ; vga_ctrl:vga_ctrl_inst|rom_addr[10] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.057     ; 6.368      ;
; 33.583 ; vga_ctrl:vga_ctrl_inst|cnt_vs[3] ; vga_ctrl:vga_ctrl_inst|rom_addr[11] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.057     ; 6.355      ;
; 33.588 ; vga_ctrl:vga_ctrl_inst|cnt_vs[9] ; vga_ctrl:vga_ctrl_inst|rom_addr[11] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.057     ; 6.350      ;
; 33.600 ; vga_ctrl:vga_ctrl_inst|cnt_vs[0] ; vga_ctrl:vga_ctrl_inst|rom_addr[10] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.057     ; 6.338      ;
; 33.618 ; vga_ctrl:vga_ctrl_inst|cnt_vs[0] ; vga_ctrl:vga_ctrl_inst|rom_addr[11] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.057     ; 6.320      ;
; 33.637 ; vga_ctrl:vga_ctrl_inst|cnt_vs[4] ; vga_ctrl:vga_ctrl_inst|rom_addr[10] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.057     ; 6.301      ;
; 33.655 ; vga_ctrl:vga_ctrl_inst|cnt_vs[4] ; vga_ctrl:vga_ctrl_inst|rom_addr[11] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.057     ; 6.283      ;
; 33.665 ; vga_ctrl:vga_ctrl_inst|cnt_vs[3] ; vga_ctrl:vga_ctrl_inst|rom_addr[8]  ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.057     ; 6.273      ;
; 33.670 ; vga_ctrl:vga_ctrl_inst|cnt_vs[9] ; vga_ctrl:vga_ctrl_inst|rom_addr[8]  ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.057     ; 6.268      ;
; 33.683 ; vga_ctrl:vga_ctrl_inst|cnt_vs[3] ; vga_ctrl:vga_ctrl_inst|rom_addr[9]  ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.057     ; 6.255      ;
; 33.688 ; vga_ctrl:vga_ctrl_inst|cnt_vs[9] ; vga_ctrl:vga_ctrl_inst|rom_addr[9]  ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.057     ; 6.250      ;
; 33.700 ; vga_ctrl:vga_ctrl_inst|cnt_vs[0] ; vga_ctrl:vga_ctrl_inst|rom_addr[8]  ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.057     ; 6.238      ;
; 33.718 ; vga_ctrl:vga_ctrl_inst|cnt_vs[0] ; vga_ctrl:vga_ctrl_inst|rom_addr[9]  ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.057     ; 6.220      ;
; 33.737 ; vga_ctrl:vga_ctrl_inst|cnt_vs[4] ; vga_ctrl:vga_ctrl_inst|rom_addr[8]  ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.057     ; 6.201      ;
; 33.746 ; vga_ctrl:vga_ctrl_inst|cnt_vs[2] ; vga_ctrl:vga_ctrl_inst|rom_addr[7]  ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.057     ; 6.192      ;
; 33.755 ; vga_ctrl:vga_ctrl_inst|cnt_vs[4] ; vga_ctrl:vga_ctrl_inst|rom_addr[9]  ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.057     ; 6.183      ;
; 33.858 ; vga_ctrl:vga_ctrl_inst|cnt_vs[8] ; vga_ctrl:vga_ctrl_inst|rom_addr[7]  ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.057     ; 6.080      ;
; 33.873 ; vga_ctrl:vga_ctrl_inst|cnt_vs[6] ; vga_ctrl:vga_ctrl_inst|rom_addr[7]  ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.057     ; 6.065      ;
; 33.901 ; vga_ctrl:vga_ctrl_inst|cnt_vs[7] ; vga_ctrl:vga_ctrl_inst|rom_addr[7]  ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.057     ; 6.037      ;
; 33.958 ; vga_ctrl:vga_ctrl_inst|cnt_vs[1] ; vga_ctrl:vga_ctrl_inst|rom_addr[7]  ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.057     ; 5.980      ;
; 33.966 ; vga_ctrl:vga_ctrl_inst|cnt_vs[5] ; vga_ctrl:vga_ctrl_inst|rom_addr[7]  ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.057     ; 5.972      ;
; 34.089 ; vga_ctrl:vga_ctrl_inst|cnt_vs[3] ; vga_ctrl:vga_ctrl_inst|rom_addr[7]  ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.057     ; 5.849      ;
; 34.094 ; vga_ctrl:vga_ctrl_inst|cnt_vs[9] ; vga_ctrl:vga_ctrl_inst|rom_addr[7]  ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.057     ; 5.844      ;
; 34.120 ; vga_ctrl:vga_ctrl_inst|cnt_vs[2] ; vga_ctrl:vga_ctrl_inst|rom_addr[6]  ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.057     ; 5.818      ;
; 34.124 ; vga_ctrl:vga_ctrl_inst|cnt_vs[0] ; vga_ctrl:vga_ctrl_inst|rom_addr[7]  ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.057     ; 5.814      ;
; 34.161 ; vga_ctrl:vga_ctrl_inst|cnt_vs[4] ; vga_ctrl:vga_ctrl_inst|rom_addr[7]  ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.057     ; 5.777      ;
; 34.215 ; vga_ctrl:vga_ctrl_inst|cnt_vs[2] ; vga_ctrl:vga_ctrl_inst|rom_addr[0]  ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.057     ; 5.723      ;
; 34.232 ; vga_ctrl:vga_ctrl_inst|cnt_vs[8] ; vga_ctrl:vga_ctrl_inst|rom_addr[6]  ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.057     ; 5.706      ;
; 34.247 ; vga_ctrl:vga_ctrl_inst|cnt_vs[6] ; vga_ctrl:vga_ctrl_inst|rom_addr[6]  ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.057     ; 5.691      ;
; 34.275 ; vga_ctrl:vga_ctrl_inst|cnt_vs[7] ; vga_ctrl:vga_ctrl_inst|rom_addr[6]  ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.057     ; 5.663      ;
; 34.286 ; vga_ctrl:vga_ctrl_inst|cnt_vs[1] ; vga_ctrl:vga_ctrl_inst|rom_addr[0]  ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.057     ; 5.652      ;
; 34.332 ; vga_ctrl:vga_ctrl_inst|cnt_vs[1] ; vga_ctrl:vga_ctrl_inst|rom_addr[6]  ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.057     ; 5.606      ;
; 34.340 ; vga_ctrl:vga_ctrl_inst|cnt_vs[5] ; vga_ctrl:vga_ctrl_inst|rom_addr[6]  ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.057     ; 5.598      ;
; 34.438 ; vga_ctrl:vga_ctrl_inst|cnt_vs[6] ; vga_ctrl:vga_ctrl_inst|rom_addr[0]  ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.057     ; 5.500      ;
; 34.452 ; vga_ctrl:vga_ctrl_inst|cnt_vs[0] ; vga_ctrl:vga_ctrl_inst|rom_addr[0]  ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.057     ; 5.486      ;
; 34.463 ; vga_ctrl:vga_ctrl_inst|cnt_vs[3] ; vga_ctrl:vga_ctrl_inst|rom_addr[6]  ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.057     ; 5.475      ;
; 34.468 ; vga_ctrl:vga_ctrl_inst|cnt_vs[9] ; vga_ctrl:vga_ctrl_inst|rom_addr[6]  ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.057     ; 5.470      ;
; 34.480 ; vga_ctrl:vga_ctrl_inst|cnt_vs[2] ; vga_ctrl:vga_ctrl_inst|rom_addr[1]  ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.057     ; 5.458      ;
; 34.480 ; vga_ctrl:vga_ctrl_inst|cnt_vs[5] ; vga_ctrl:vga_ctrl_inst|rom_addr[0]  ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.057     ; 5.458      ;
; 34.486 ; vga_ctrl:vga_ctrl_inst|cnt_vs[2] ; vga_ctrl:vga_ctrl_inst|vga_rgb[4]   ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.054     ; 5.455      ;
; 34.487 ; vga_ctrl:vga_ctrl_inst|cnt_vs[2] ; vga_ctrl:vga_ctrl_inst|vga_rgb[5]   ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.054     ; 5.454      ;
; 34.488 ; vga_ctrl:vga_ctrl_inst|cnt_vs[2] ; vga_ctrl:vga_ctrl_inst|vga_rgb[6]   ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.054     ; 5.453      ;
; 34.488 ; vga_ctrl:vga_ctrl_inst|cnt_vs[2] ; vga_ctrl:vga_ctrl_inst|vga_rgb[7]   ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.054     ; 5.453      ;
; 34.489 ; vga_ctrl:vga_ctrl_inst|cnt_vs[2] ; vga_ctrl:vga_ctrl_inst|vga_rgb[0]   ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.054     ; 5.452      ;
; 34.489 ; vga_ctrl:vga_ctrl_inst|cnt_vs[2] ; vga_ctrl:vga_ctrl_inst|vga_rgb[1]   ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.054     ; 5.452      ;
; 34.489 ; vga_ctrl:vga_ctrl_inst|cnt_vs[4] ; vga_ctrl:vga_ctrl_inst|rom_addr[0]  ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.057     ; 5.449      ;
; 34.490 ; vga_ctrl:vga_ctrl_inst|cnt_vs[2] ; vga_ctrl:vga_ctrl_inst|vga_rgb[2]   ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.054     ; 5.451      ;
; 34.491 ; vga_ctrl:vga_ctrl_inst|cnt_vs[2] ; vga_ctrl:vga_ctrl_inst|vga_rgb[3]   ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.054     ; 5.450      ;
; 34.498 ; vga_ctrl:vga_ctrl_inst|cnt_vs[0] ; vga_ctrl:vga_ctrl_inst|rom_addr[6]  ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.057     ; 5.440      ;
; 34.535 ; vga_ctrl:vga_ctrl_inst|cnt_vs[4] ; vga_ctrl:vga_ctrl_inst|rom_addr[6]  ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.057     ; 5.403      ;
; 34.551 ; vga_ctrl:vga_ctrl_inst|cnt_vs[1] ; vga_ctrl:vga_ctrl_inst|rom_addr[1]  ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.057     ; 5.387      ;
; 34.557 ; vga_ctrl:vga_ctrl_inst|cnt_vs[1] ; vga_ctrl:vga_ctrl_inst|vga_rgb[4]   ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.054     ; 5.384      ;
; 34.558 ; vga_ctrl:vga_ctrl_inst|cnt_vs[1] ; vga_ctrl:vga_ctrl_inst|vga_rgb[5]   ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.054     ; 5.383      ;
; 34.559 ; vga_ctrl:vga_ctrl_inst|cnt_vs[1] ; vga_ctrl:vga_ctrl_inst|vga_rgb[6]   ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.054     ; 5.382      ;
; 34.559 ; vga_ctrl:vga_ctrl_inst|cnt_vs[1] ; vga_ctrl:vga_ctrl_inst|vga_rgb[7]   ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.054     ; 5.382      ;
+--------+----------------------------------+-------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pll_vga_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                   ;
+-------+-------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                               ; To Node                                                                                                                                ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.438 ; vga_ctrl:vga_ctrl_inst|cnt_hs[2]                                                                                        ; vga_ctrl:vga_ctrl_inst|rom_addr[0]                                                                                                     ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.656      ;
; 0.493 ; vga_ctrl:vga_ctrl_inst|cnt_vs[7]                                                                                        ; vga_ctrl:vga_ctrl_inst|cnt_vs[7]                                                                                                       ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.711      ;
; 0.493 ; vga_ctrl:vga_ctrl_inst|cnt_hs[1]                                                                                        ; vga_ctrl:vga_ctrl_inst|cnt_hs[1]                                                                                                       ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.711      ;
; 0.496 ; vga_ctrl:vga_ctrl_inst|cnt_vs[5]                                                                                        ; vga_ctrl:vga_ctrl_inst|cnt_vs[5]                                                                                                       ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.714      ;
; 0.497 ; vga_ctrl:vga_ctrl_inst|cnt_vs[8]                                                                                        ; vga_ctrl:vga_ctrl_inst|cnt_vs[8]                                                                                                       ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.715      ;
; 0.498 ; vga_ctrl:vga_ctrl_inst|cnt_vs[6]                                                                                        ; vga_ctrl:vga_ctrl_inst|cnt_vs[6]                                                                                                       ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.716      ;
; 0.499 ; vga_ctrl:vga_ctrl_inst|cnt_vs[1]                                                                                        ; vga_ctrl:vga_ctrl_inst|cnt_vs[1]                                                                                                       ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.717      ;
; 0.500 ; vga_ctrl:vga_ctrl_inst|cnt_vs[9]                                                                                        ; vga_ctrl:vga_ctrl_inst|cnt_vs[9]                                                                                                       ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.718      ;
; 0.500 ; vga_ctrl:vga_ctrl_inst|cnt_hs[7]                                                                                        ; vga_ctrl:vga_ctrl_inst|cnt_hs[7]                                                                                                       ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.718      ;
; 0.501 ; vga_ctrl:vga_ctrl_inst|cnt_vs[2]                                                                                        ; vga_ctrl:vga_ctrl_inst|cnt_vs[2]                                                                                                       ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.719      ;
; 0.502 ; vga_ctrl:vga_ctrl_inst|cnt_hs[3]                                                                                        ; vga_ctrl:vga_ctrl_inst|cnt_hs[3]                                                                                                       ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.720      ;
; 0.502 ; vga_ctrl:vga_ctrl_inst|cnt_vs[3]                                                                                        ; vga_ctrl:vga_ctrl_inst|cnt_vs[3]                                                                                                       ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.720      ;
; 0.503 ; vga_ctrl:vga_ctrl_inst|cnt_hs[4]                                                                                        ; vga_ctrl:vga_ctrl_inst|cnt_hs[4]                                                                                                       ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.721      ;
; 0.504 ; vga_ctrl:vga_ctrl_inst|cnt_hs[2]                                                                                        ; vga_ctrl:vga_ctrl_inst|cnt_hs[2]                                                                                                       ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.722      ;
; 0.505 ; vga_ctrl:vga_ctrl_inst|cnt_vs[4]                                                                                        ; vga_ctrl:vga_ctrl_inst|cnt_vs[4]                                                                                                       ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.723      ;
; 0.506 ; vga_ctrl:vga_ctrl_inst|cnt_hs[8]                                                                                        ; vga_ctrl:vga_ctrl_inst|cnt_hs[8]                                                                                                       ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.724      ;
; 0.508 ; vga_ctrl:vga_ctrl_inst|cnt_hs[9]                                                                                        ; vga_ctrl:vga_ctrl_inst|cnt_hs[9]                                                                                                       ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.726      ;
; 0.508 ; vga_ctrl:vga_ctrl_inst|rom_addr[4]                                                                                      ; vga_ctrl:vga_ctrl_inst|my_img_rom:u_rom|altsyncram:altsyncram_component|altsyncram_uvb1:auto_generated|ram_block1a0~porta_address_reg0 ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.342      ; 1.039      ;
; 0.509 ; vga_ctrl:vga_ctrl_inst|cnt_hs[0]                                                                                        ; vga_ctrl:vga_ctrl_inst|cnt_hs[0]                                                                                                       ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.727      ;
; 0.512 ; vga_ctrl:vga_ctrl_inst|cnt_hs[6]                                                                                        ; vga_ctrl:vga_ctrl_inst|cnt_hs[6]                                                                                                       ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.730      ;
; 0.514 ; vga_ctrl:vga_ctrl_inst|cnt_hs[5]                                                                                        ; vga_ctrl:vga_ctrl_inst|cnt_hs[5]                                                                                                       ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.732      ;
; 0.519 ; vga_ctrl:vga_ctrl_inst|cnt_vs[0]                                                                                        ; vga_ctrl:vga_ctrl_inst|cnt_vs[0]                                                                                                       ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.737      ;
; 0.522 ; vga_ctrl:vga_ctrl_inst|rom_addr[10]                                                                                     ; vga_ctrl:vga_ctrl_inst|my_img_rom:u_rom|altsyncram:altsyncram_component|altsyncram_uvb1:auto_generated|ram_block1a0~porta_address_reg0 ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.342      ; 1.053      ;
; 0.528 ; vga_ctrl:vga_ctrl_inst|rom_addr[4]                                                                                      ; vga_ctrl:vga_ctrl_inst|my_img_rom:u_rom|altsyncram:altsyncram_component|altsyncram_uvb1:auto_generated|ram_block1a6~porta_address_reg0 ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.339      ; 1.056      ;
; 0.548 ; vga_ctrl:vga_ctrl_inst|cnt_hs[3]                                                                                        ; vga_ctrl:vga_ctrl_inst|rom_addr[1]                                                                                                     ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.766      ;
; 0.552 ; vga_ctrl:vga_ctrl_inst|rom_addr[10]                                                                                     ; vga_ctrl:vga_ctrl_inst|my_img_rom:u_rom|altsyncram:altsyncram_component|altsyncram_uvb1:auto_generated|ram_block1a6~porta_address_reg0 ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.339      ; 1.080      ;
; 0.556 ; vga_ctrl:vga_ctrl_inst|rom_addr[10]                                                                                     ; vga_ctrl:vga_ctrl_inst|my_img_rom:u_rom|altsyncram:altsyncram_component|altsyncram_uvb1:auto_generated|ram_block1a4~porta_address_reg0 ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.343      ; 1.088      ;
; 0.561 ; vga_ctrl:vga_ctrl_inst|my_img_rom:u_rom|altsyncram:altsyncram_component|altsyncram_uvb1:auto_generated|address_reg_a[0] ; vga_ctrl:vga_ctrl_inst|vga_rgb[3]                                                                                                      ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.780      ;
; 0.563 ; vga_ctrl:vga_ctrl_inst|my_img_rom:u_rom|altsyncram:altsyncram_component|altsyncram_uvb1:auto_generated|address_reg_a[0] ; vga_ctrl:vga_ctrl_inst|vga_rgb[2]                                                                                                      ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.782      ;
; 0.564 ; vga_ctrl:vga_ctrl_inst|my_img_rom:u_rom|altsyncram:altsyncram_component|altsyncram_uvb1:auto_generated|address_reg_a[0] ; vga_ctrl:vga_ctrl_inst|vga_rgb[1]                                                                                                      ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.783      ;
; 0.565 ; vga_ctrl:vga_ctrl_inst|my_img_rom:u_rom|altsyncram:altsyncram_component|altsyncram_uvb1:auto_generated|address_reg_a[0] ; vga_ctrl:vga_ctrl_inst|vga_rgb[5]                                                                                                      ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.784      ;
; 0.565 ; vga_ctrl:vga_ctrl_inst|my_img_rom:u_rom|altsyncram:altsyncram_component|altsyncram_uvb1:auto_generated|address_reg_a[0] ; vga_ctrl:vga_ctrl_inst|vga_rgb[6]                                                                                                      ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.784      ;
; 0.566 ; vga_ctrl:vga_ctrl_inst|my_img_rom:u_rom|altsyncram:altsyncram_component|altsyncram_uvb1:auto_generated|address_reg_a[0] ; vga_ctrl:vga_ctrl_inst|vga_rgb[7]                                                                                                      ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.785      ;
; 0.567 ; vga_ctrl:vga_ctrl_inst|my_img_rom:u_rom|altsyncram:altsyncram_component|altsyncram_uvb1:auto_generated|address_reg_a[0] ; vga_ctrl:vga_ctrl_inst|vga_rgb[0]                                                                                                      ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.786      ;
; 0.567 ; vga_ctrl:vga_ctrl_inst|my_img_rom:u_rom|altsyncram:altsyncram_component|altsyncram_uvb1:auto_generated|address_reg_a[0] ; vga_ctrl:vga_ctrl_inst|vga_rgb[4]                                                                                                      ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.786      ;
; 0.604 ; vga_ctrl:vga_ctrl_inst|rom_addr[9]                                                                                      ; vga_ctrl:vga_ctrl_inst|my_img_rom:u_rom|altsyncram:altsyncram_component|altsyncram_uvb1:auto_generated|ram_block1a6~porta_address_reg0 ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.339      ; 1.132      ;
; 0.620 ; vga_ctrl:vga_ctrl_inst|rom_addr[11]                                                                                     ; vga_ctrl:vga_ctrl_inst|my_img_rom:u_rom|altsyncram:altsyncram_component|altsyncram_uvb1:auto_generated|ram_block1a6~porta_address_reg0 ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.339      ; 1.148      ;
; 0.621 ; vga_ctrl:vga_ctrl_inst|rom_addr[9]                                                                                      ; vga_ctrl:vga_ctrl_inst|my_img_rom:u_rom|altsyncram:altsyncram_component|altsyncram_uvb1:auto_generated|ram_block1a0~porta_address_reg0 ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.342      ; 1.152      ;
; 0.647 ; vga_ctrl:vga_ctrl_inst|rom_addr[9]                                                                                      ; vga_ctrl:vga_ctrl_inst|my_img_rom:u_rom|altsyncram:altsyncram_component|altsyncram_uvb1:auto_generated|ram_block1a4~porta_address_reg0 ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.343      ; 1.179      ;
; 0.665 ; vga_ctrl:vga_ctrl_inst|cnt_hs[7]                                                                                        ; vga_ctrl:vga_ctrl_inst|vga_hs                                                                                                          ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.886      ;
; 0.737 ; vga_ctrl:vga_ctrl_inst|cnt_vs[7]                                                                                        ; vga_ctrl:vga_ctrl_inst|cnt_vs[8]                                                                                                       ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.955      ;
; 0.737 ; vga_ctrl:vga_ctrl_inst|cnt_hs[1]                                                                                        ; vga_ctrl:vga_ctrl_inst|cnt_hs[2]                                                                                                       ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.955      ;
; 0.741 ; vga_ctrl:vga_ctrl_inst|cnt_vs[5]                                                                                        ; vga_ctrl:vga_ctrl_inst|cnt_vs[6]                                                                                                       ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.959      ;
; 0.743 ; vga_ctrl:vga_ctrl_inst|cnt_vs[1]                                                                                        ; vga_ctrl:vga_ctrl_inst|cnt_vs[2]                                                                                                       ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.961      ;
; 0.743 ; vga_ctrl:vga_ctrl_inst|cnt_hs[0]                                                                                        ; vga_ctrl:vga_ctrl_inst|cnt_hs[1]                                                                                                       ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.961      ;
; 0.745 ; vga_ctrl:vga_ctrl_inst|cnt_hs[7]                                                                                        ; vga_ctrl:vga_ctrl_inst|cnt_hs[8]                                                                                                       ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.963      ;
; 0.746 ; vga_ctrl:vga_ctrl_inst|cnt_vs[8]                                                                                        ; vga_ctrl:vga_ctrl_inst|cnt_vs[9]                                                                                                       ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.964      ;
; 0.747 ; vga_ctrl:vga_ctrl_inst|cnt_hs[3]                                                                                        ; vga_ctrl:vga_ctrl_inst|cnt_hs[4]                                                                                                       ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.965      ;
; 0.747 ; vga_ctrl:vga_ctrl_inst|cnt_vs[3]                                                                                        ; vga_ctrl:vga_ctrl_inst|cnt_vs[4]                                                                                                       ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.965      ;
; 0.747 ; vga_ctrl:vga_ctrl_inst|cnt_vs[6]                                                                                        ; vga_ctrl:vga_ctrl_inst|cnt_vs[7]                                                                                                       ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.965      ;
; 0.750 ; vga_ctrl:vga_ctrl_inst|cnt_vs[2]                                                                                        ; vga_ctrl:vga_ctrl_inst|cnt_vs[3]                                                                                                       ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.968      ;
; 0.750 ; vga_ctrl:vga_ctrl_inst|cnt_hs[0]                                                                                        ; vga_ctrl:vga_ctrl_inst|cnt_hs[2]                                                                                                       ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.968      ;
; 0.752 ; vga_ctrl:vga_ctrl_inst|cnt_vs[0]                                                                                        ; vga_ctrl:vga_ctrl_inst|cnt_vs[1]                                                                                                       ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.970      ;
; 0.752 ; vga_ctrl:vga_ctrl_inst|cnt_hs[4]                                                                                        ; vga_ctrl:vga_ctrl_inst|cnt_hs[5]                                                                                                       ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.970      ;
; 0.753 ; vga_ctrl:vga_ctrl_inst|cnt_hs[2]                                                                                        ; vga_ctrl:vga_ctrl_inst|cnt_hs[3]                                                                                                       ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.971      ;
; 0.754 ; vga_ctrl:vga_ctrl_inst|cnt_vs[4]                                                                                        ; vga_ctrl:vga_ctrl_inst|cnt_vs[5]                                                                                                       ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.972      ;
; 0.754 ; vga_ctrl:vga_ctrl_inst|cnt_vs[6]                                                                                        ; vga_ctrl:vga_ctrl_inst|cnt_vs[8]                                                                                                       ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.972      ;
; 0.755 ; vga_ctrl:vga_ctrl_inst|cnt_hs[8]                                                                                        ; vga_ctrl:vga_ctrl_inst|cnt_hs[9]                                                                                                       ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.973      ;
; 0.757 ; vga_ctrl:vga_ctrl_inst|cnt_vs[2]                                                                                        ; vga_ctrl:vga_ctrl_inst|cnt_vs[4]                                                                                                       ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.975      ;
; 0.759 ; vga_ctrl:vga_ctrl_inst|cnt_hs[5]                                                                                        ; vga_ctrl:vga_ctrl_inst|cnt_hs[6]                                                                                                       ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.977      ;
; 0.759 ; vga_ctrl:vga_ctrl_inst|cnt_vs[0]                                                                                        ; vga_ctrl:vga_ctrl_inst|cnt_vs[2]                                                                                                       ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.977      ;
; 0.759 ; vga_ctrl:vga_ctrl_inst|cnt_hs[4]                                                                                        ; vga_ctrl:vga_ctrl_inst|cnt_hs[6]                                                                                                       ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.977      ;
; 0.760 ; vga_ctrl:vga_ctrl_inst|cnt_hs[2]                                                                                        ; vga_ctrl:vga_ctrl_inst|cnt_hs[4]                                                                                                       ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.978      ;
; 0.761 ; vga_ctrl:vga_ctrl_inst|cnt_hs[6]                                                                                        ; vga_ctrl:vga_ctrl_inst|cnt_hs[7]                                                                                                       ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.979      ;
; 0.761 ; vga_ctrl:vga_ctrl_inst|cnt_vs[4]                                                                                        ; vga_ctrl:vga_ctrl_inst|cnt_vs[6]                                                                                                       ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.979      ;
; 0.766 ; vga_ctrl:vga_ctrl_inst|rom_addr[1]                                                                                      ; vga_ctrl:vga_ctrl_inst|my_img_rom:u_rom|altsyncram:altsyncram_component|altsyncram_uvb1:auto_generated|ram_block1a6~porta_address_reg0 ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.339      ; 1.294      ;
; 0.768 ; vga_ctrl:vga_ctrl_inst|cnt_hs[6]                                                                                        ; vga_ctrl:vga_ctrl_inst|cnt_hs[8]                                                                                                       ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.986      ;
; 0.771 ; vga_ctrl:vga_ctrl_inst|rom_addr[10]                                                                                     ; vga_ctrl:vga_ctrl_inst|my_img_rom:u_rom|altsyncram:altsyncram_component|altsyncram_uvb1:auto_generated|ram_block1a8~porta_address_reg0 ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.346      ; 1.306      ;
; 0.773 ; vga_ctrl:vga_ctrl_inst|rom_addr[12]                                                                                     ; vga_ctrl:vga_ctrl_inst|my_img_rom:u_rom|altsyncram:altsyncram_component|altsyncram_uvb1:auto_generated|ram_block1a2~porta_address_reg0 ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.347      ; 1.309      ;
; 0.788 ; vga_ctrl:vga_ctrl_inst|rom_addr[4]                                                                                      ; vga_ctrl:vga_ctrl_inst|my_img_rom:u_rom|altsyncram:altsyncram_component|altsyncram_uvb1:auto_generated|ram_block1a2~porta_address_reg0 ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.347      ; 1.324      ;
; 0.802 ; vga_ctrl:vga_ctrl_inst|rom_addr[2]                                                                                      ; vga_ctrl:vga_ctrl_inst|my_img_rom:u_rom|altsyncram:altsyncram_component|altsyncram_uvb1:auto_generated|ram_block1a0~porta_address_reg0 ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.342      ; 1.333      ;
; 0.811 ; vga_ctrl:vga_ctrl_inst|rom_addr[2]                                                                                      ; vga_ctrl:vga_ctrl_inst|my_img_rom:u_rom|altsyncram:altsyncram_component|altsyncram_uvb1:auto_generated|ram_block1a8~porta_address_reg0 ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.346      ; 1.346      ;
; 0.811 ; vga_ctrl:vga_ctrl_inst|rom_addr[6]                                                                                      ; vga_ctrl:vga_ctrl_inst|my_img_rom:u_rom|altsyncram:altsyncram_component|altsyncram_uvb1:auto_generated|ram_block1a3~porta_address_reg0 ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.350      ; 1.350      ;
; 0.818 ; vga_ctrl:vga_ctrl_inst|rom_addr[10]                                                                                     ; vga_ctrl:vga_ctrl_inst|my_img_rom:u_rom|altsyncram:altsyncram_component|altsyncram_uvb1:auto_generated|ram_block1a2~porta_address_reg0 ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.347      ; 1.354      ;
; 0.826 ; vga_ctrl:vga_ctrl_inst|cnt_vs[7]                                                                                        ; vga_ctrl:vga_ctrl_inst|cnt_vs[9]                                                                                                       ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.044      ;
; 0.826 ; vga_ctrl:vga_ctrl_inst|cnt_hs[1]                                                                                        ; vga_ctrl:vga_ctrl_inst|cnt_hs[3]                                                                                                       ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.044      ;
; 0.830 ; vga_ctrl:vga_ctrl_inst|cnt_vs[5]                                                                                        ; vga_ctrl:vga_ctrl_inst|cnt_vs[7]                                                                                                       ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.048      ;
; 0.832 ; vga_ctrl:vga_ctrl_inst|cnt_vs[1]                                                                                        ; vga_ctrl:vga_ctrl_inst|cnt_vs[3]                                                                                                       ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.050      ;
; 0.833 ; vga_ctrl:vga_ctrl_inst|rom_addr[2]                                                                                      ; vga_ctrl:vga_ctrl_inst|my_img_rom:u_rom|altsyncram:altsyncram_component|altsyncram_uvb1:auto_generated|ram_block1a4~porta_address_reg0 ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.343      ; 1.365      ;
; 0.833 ; vga_ctrl:vga_ctrl_inst|cnt_hs[1]                                                                                        ; vga_ctrl:vga_ctrl_inst|cnt_hs[4]                                                                                                       ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.051      ;
; 0.834 ; vga_ctrl:vga_ctrl_inst|cnt_hs[7]                                                                                        ; vga_ctrl:vga_ctrl_inst|cnt_hs[9]                                                                                                       ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.052      ;
; 0.836 ; vga_ctrl:vga_ctrl_inst|cnt_hs[3]                                                                                        ; vga_ctrl:vga_ctrl_inst|cnt_hs[5]                                                                                                       ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.054      ;
; 0.836 ; vga_ctrl:vga_ctrl_inst|cnt_vs[3]                                                                                        ; vga_ctrl:vga_ctrl_inst|cnt_vs[5]                                                                                                       ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.054      ;
; 0.837 ; vga_ctrl:vga_ctrl_inst|cnt_vs[5]                                                                                        ; vga_ctrl:vga_ctrl_inst|cnt_vs[8]                                                                                                       ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.055      ;
; 0.839 ; vga_ctrl:vga_ctrl_inst|cnt_vs[1]                                                                                        ; vga_ctrl:vga_ctrl_inst|cnt_vs[4]                                                                                                       ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.057      ;
; 0.839 ; vga_ctrl:vga_ctrl_inst|cnt_hs[0]                                                                                        ; vga_ctrl:vga_ctrl_inst|cnt_hs[3]                                                                                                       ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.057      ;
; 0.840 ; vga_ctrl:vga_ctrl_inst|rom_addr[11]                                                                                     ; vga_ctrl:vga_ctrl_inst|my_img_rom:u_rom|altsyncram:altsyncram_component|altsyncram_uvb1:auto_generated|ram_block1a0~porta_address_reg0 ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.342      ; 1.371      ;
; 0.843 ; vga_ctrl:vga_ctrl_inst|cnt_hs[3]                                                                                        ; vga_ctrl:vga_ctrl_inst|cnt_hs[6]                                                                                                       ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.061      ;
; 0.843 ; vga_ctrl:vga_ctrl_inst|cnt_vs[3]                                                                                        ; vga_ctrl:vga_ctrl_inst|cnt_vs[6]                                                                                                       ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.061      ;
; 0.843 ; vga_ctrl:vga_ctrl_inst|cnt_vs[6]                                                                                        ; vga_ctrl:vga_ctrl_inst|cnt_vs[9]                                                                                                       ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.061      ;
; 0.846 ; vga_ctrl:vga_ctrl_inst|rom_addr[9]                                                                                      ; vga_ctrl:vga_ctrl_inst|my_img_rom:u_rom|altsyncram:altsyncram_component|altsyncram_uvb1:auto_generated|ram_block1a8~porta_address_reg0 ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.346      ; 1.381      ;
; 0.846 ; vga_ctrl:vga_ctrl_inst|cnt_hs[0]                                                                                        ; vga_ctrl:vga_ctrl_inst|cnt_hs[4]                                                                                                       ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.064      ;
; 0.846 ; vga_ctrl:vga_ctrl_inst|cnt_vs[2]                                                                                        ; vga_ctrl:vga_ctrl_inst|cnt_vs[5]                                                                                                       ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.064      ;
; 0.848 ; vga_ctrl:vga_ctrl_inst|cnt_hs[5]                                                                                        ; vga_ctrl:vga_ctrl_inst|cnt_hs[7]                                                                                                       ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.066      ;
; 0.848 ; vga_ctrl:vga_ctrl_inst|cnt_vs[0]                                                                                        ; vga_ctrl:vga_ctrl_inst|cnt_vs[3]                                                                                                       ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.066      ;
; 0.848 ; vga_ctrl:vga_ctrl_inst|cnt_hs[4]                                                                                        ; vga_ctrl:vga_ctrl_inst|cnt_hs[7]                                                                                                       ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.066      ;
; 0.849 ; vga_ctrl:vga_ctrl_inst|cnt_hs[2]                                                                                        ; vga_ctrl:vga_ctrl_inst|cnt_hs[5]                                                                                                       ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.067      ;
; 0.850 ; vga_ctrl:vga_ctrl_inst|cnt_vs[4]                                                                                        ; vga_ctrl:vga_ctrl_inst|cnt_vs[7]                                                                                                       ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.068      ;
; 0.853 ; vga_ctrl:vga_ctrl_inst|cnt_vs[2]                                                                                        ; vga_ctrl:vga_ctrl_inst|cnt_vs[6]                                                                                                       ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.071      ;
; 0.855 ; vga_ctrl:vga_ctrl_inst|cnt_hs[5]                                                                                        ; vga_ctrl:vga_ctrl_inst|cnt_hs[8]                                                                                                       ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.073      ;
+-------+-------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clk'                                                                                                     ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                             ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------+
; 9.785  ; 9.785        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.785  ; 9.785        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; pll_vga_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.839  ; 9.839        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|o                                                        ;
; 9.860  ; 9.860        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; pll_vga_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|i                                                        ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|i                                                        ;
; 10.139 ; 10.139       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; pll_vga_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.161 ; 10.161       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|o                                                        ;
; 10.212 ; 10.212       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.212 ; 10.212       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; pll_vga_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; clk   ; Rise       ; clk                                                                ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'pll_vga_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                        ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                    ; Clock Edge ; Target                                                                                                                                  ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; 19.742 ; 19.972       ; 0.230          ; Low Pulse Width  ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|my_img_rom:u_rom|altsyncram:altsyncram_component|altsyncram_uvb1:auto_generated|ram_block1a0~porta_address_reg0  ;
; 19.742 ; 19.972       ; 0.230          ; Low Pulse Width  ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|my_img_rom:u_rom|altsyncram:altsyncram_component|altsyncram_uvb1:auto_generated|ram_block1a1~porta_address_reg0  ;
; 19.742 ; 19.972       ; 0.230          ; Low Pulse Width  ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|my_img_rom:u_rom|altsyncram:altsyncram_component|altsyncram_uvb1:auto_generated|ram_block1a2~porta_address_reg0  ;
; 19.742 ; 19.972       ; 0.230          ; Low Pulse Width  ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|my_img_rom:u_rom|altsyncram:altsyncram_component|altsyncram_uvb1:auto_generated|ram_block1a4~porta_address_reg0  ;
; 19.742 ; 19.972       ; 0.230          ; Low Pulse Width  ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|my_img_rom:u_rom|altsyncram:altsyncram_component|altsyncram_uvb1:auto_generated|ram_block1a5~porta_address_reg0  ;
; 19.743 ; 19.973       ; 0.230          ; Low Pulse Width  ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|my_img_rom:u_rom|altsyncram:altsyncram_component|altsyncram_uvb1:auto_generated|ram_block1a12~porta_address_reg0 ;
; 19.743 ; 19.973       ; 0.230          ; Low Pulse Width  ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|my_img_rom:u_rom|altsyncram:altsyncram_component|altsyncram_uvb1:auto_generated|ram_block1a3~porta_address_reg0  ;
; 19.743 ; 19.973       ; 0.230          ; Low Pulse Width  ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|my_img_rom:u_rom|altsyncram:altsyncram_component|altsyncram_uvb1:auto_generated|ram_block1a7~porta_address_reg0  ;
; 19.743 ; 19.973       ; 0.230          ; Low Pulse Width  ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|my_img_rom:u_rom|altsyncram:altsyncram_component|altsyncram_uvb1:auto_generated|ram_block1a8~porta_address_reg0  ;
; 19.744 ; 19.974       ; 0.230          ; Low Pulse Width  ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|my_img_rom:u_rom|altsyncram:altsyncram_component|altsyncram_uvb1:auto_generated|ram_block1a6~porta_address_reg0  ;
; 19.750 ; 19.966       ; 0.216          ; High Pulse Width ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_hs[0]                                                                                                        ;
; 19.750 ; 19.966       ; 0.216          ; High Pulse Width ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_hs[1]                                                                                                        ;
; 19.750 ; 19.966       ; 0.216          ; High Pulse Width ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_hs[2]                                                                                                        ;
; 19.750 ; 19.966       ; 0.216          ; High Pulse Width ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_hs[3]                                                                                                        ;
; 19.750 ; 19.966       ; 0.216          ; High Pulse Width ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_hs[4]                                                                                                        ;
; 19.750 ; 19.966       ; 0.216          ; High Pulse Width ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_hs[5]                                                                                                        ;
; 19.750 ; 19.966       ; 0.216          ; High Pulse Width ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_hs[6]                                                                                                        ;
; 19.750 ; 19.966       ; 0.216          ; High Pulse Width ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_hs[7]                                                                                                        ;
; 19.750 ; 19.966       ; 0.216          ; High Pulse Width ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_hs[8]                                                                                                        ;
; 19.750 ; 19.966       ; 0.216          ; High Pulse Width ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_hs[9]                                                                                                        ;
; 19.750 ; 19.966       ; 0.216          ; High Pulse Width ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_vs[0]                                                                                                        ;
; 19.750 ; 19.966       ; 0.216          ; High Pulse Width ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_vs[1]                                                                                                        ;
; 19.750 ; 19.966       ; 0.216          ; High Pulse Width ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_vs[2]                                                                                                        ;
; 19.750 ; 19.966       ; 0.216          ; High Pulse Width ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_vs[3]                                                                                                        ;
; 19.750 ; 19.966       ; 0.216          ; High Pulse Width ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_vs[4]                                                                                                        ;
; 19.750 ; 19.966       ; 0.216          ; High Pulse Width ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_vs[5]                                                                                                        ;
; 19.750 ; 19.966       ; 0.216          ; High Pulse Width ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_vs[6]                                                                                                        ;
; 19.750 ; 19.966       ; 0.216          ; High Pulse Width ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_vs[7]                                                                                                        ;
; 19.750 ; 19.966       ; 0.216          ; High Pulse Width ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_vs[8]                                                                                                        ;
; 19.750 ; 19.966       ; 0.216          ; High Pulse Width ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_vs[9]                                                                                                        ;
; 19.750 ; 19.966       ; 0.216          ; High Pulse Width ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|my_img_rom:u_rom|altsyncram:altsyncram_component|altsyncram_uvb1:auto_generated|address_reg_a[0]                 ;
; 19.750 ; 19.966       ; 0.216          ; High Pulse Width ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|rom_addr[0]                                                                                                      ;
; 19.750 ; 19.966       ; 0.216          ; High Pulse Width ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|rom_addr[10]                                                                                                     ;
; 19.750 ; 19.966       ; 0.216          ; High Pulse Width ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|rom_addr[11]                                                                                                     ;
; 19.750 ; 19.966       ; 0.216          ; High Pulse Width ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|rom_addr[12]                                                                                                     ;
; 19.750 ; 19.966       ; 0.216          ; High Pulse Width ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|rom_addr[13]                                                                                                     ;
; 19.750 ; 19.966       ; 0.216          ; High Pulse Width ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|rom_addr[1]                                                                                                      ;
; 19.750 ; 19.966       ; 0.216          ; High Pulse Width ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|rom_addr[2]                                                                                                      ;
; 19.750 ; 19.966       ; 0.216          ; High Pulse Width ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|rom_addr[3]                                                                                                      ;
; 19.750 ; 19.966       ; 0.216          ; High Pulse Width ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|rom_addr[4]                                                                                                      ;
; 19.750 ; 19.966       ; 0.216          ; High Pulse Width ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|rom_addr[5]                                                                                                      ;
; 19.750 ; 19.966       ; 0.216          ; High Pulse Width ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|rom_addr[6]                                                                                                      ;
; 19.750 ; 19.966       ; 0.216          ; High Pulse Width ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|rom_addr[7]                                                                                                      ;
; 19.750 ; 19.966       ; 0.216          ; High Pulse Width ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|rom_addr[8]                                                                                                      ;
; 19.750 ; 19.966       ; 0.216          ; High Pulse Width ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|rom_addr[9]                                                                                                      ;
; 19.750 ; 19.966       ; 0.216          ; High Pulse Width ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|vga_hs                                                                                                           ;
; 19.750 ; 19.966       ; 0.216          ; High Pulse Width ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|vga_rgb[0]                                                                                                       ;
; 19.750 ; 19.966       ; 0.216          ; High Pulse Width ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|vga_rgb[1]                                                                                                       ;
; 19.750 ; 19.966       ; 0.216          ; High Pulse Width ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|vga_rgb[2]                                                                                                       ;
; 19.750 ; 19.966       ; 0.216          ; High Pulse Width ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|vga_rgb[3]                                                                                                       ;
; 19.750 ; 19.966       ; 0.216          ; High Pulse Width ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|vga_rgb[4]                                                                                                       ;
; 19.750 ; 19.966       ; 0.216          ; High Pulse Width ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|vga_rgb[5]                                                                                                       ;
; 19.750 ; 19.966       ; 0.216          ; High Pulse Width ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|vga_rgb[6]                                                                                                       ;
; 19.750 ; 19.966       ; 0.216          ; High Pulse Width ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|vga_rgb[7]                                                                                                       ;
; 19.750 ; 19.966       ; 0.216          ; High Pulse Width ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|vga_vs                                                                                                           ;
; 19.791 ; 20.021       ; 0.230          ; High Pulse Width ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|my_img_rom:u_rom|altsyncram:altsyncram_component|altsyncram_uvb1:auto_generated|ram_block1a6~porta_address_reg0  ;
; 19.793 ; 20.023       ; 0.230          ; High Pulse Width ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|my_img_rom:u_rom|altsyncram:altsyncram_component|altsyncram_uvb1:auto_generated|ram_block1a3~porta_address_reg0  ;
; 19.793 ; 20.023       ; 0.230          ; High Pulse Width ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|my_img_rom:u_rom|altsyncram:altsyncram_component|altsyncram_uvb1:auto_generated|ram_block1a7~porta_address_reg0  ;
; 19.793 ; 20.023       ; 0.230          ; High Pulse Width ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|my_img_rom:u_rom|altsyncram:altsyncram_component|altsyncram_uvb1:auto_generated|ram_block1a8~porta_address_reg0  ;
; 19.794 ; 20.024       ; 0.230          ; High Pulse Width ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|my_img_rom:u_rom|altsyncram:altsyncram_component|altsyncram_uvb1:auto_generated|ram_block1a0~porta_address_reg0  ;
; 19.794 ; 20.024       ; 0.230          ; High Pulse Width ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|my_img_rom:u_rom|altsyncram:altsyncram_component|altsyncram_uvb1:auto_generated|ram_block1a12~porta_address_reg0 ;
; 19.794 ; 20.024       ; 0.230          ; High Pulse Width ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|my_img_rom:u_rom|altsyncram:altsyncram_component|altsyncram_uvb1:auto_generated|ram_block1a1~porta_address_reg0  ;
; 19.794 ; 20.024       ; 0.230          ; High Pulse Width ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|my_img_rom:u_rom|altsyncram:altsyncram_component|altsyncram_uvb1:auto_generated|ram_block1a2~porta_address_reg0  ;
; 19.794 ; 20.024       ; 0.230          ; High Pulse Width ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|my_img_rom:u_rom|altsyncram:altsyncram_component|altsyncram_uvb1:auto_generated|ram_block1a4~porta_address_reg0  ;
; 19.794 ; 20.024       ; 0.230          ; High Pulse Width ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|my_img_rom:u_rom|altsyncram:altsyncram_component|altsyncram_uvb1:auto_generated|ram_block1a5~porta_address_reg0  ;
; 19.849 ; 20.033       ; 0.184          ; Low Pulse Width  ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_hs[0]                                                                                                        ;
; 19.849 ; 20.033       ; 0.184          ; Low Pulse Width  ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_hs[1]                                                                                                        ;
; 19.849 ; 20.033       ; 0.184          ; Low Pulse Width  ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_hs[2]                                                                                                        ;
; 19.849 ; 20.033       ; 0.184          ; Low Pulse Width  ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_hs[3]                                                                                                        ;
; 19.849 ; 20.033       ; 0.184          ; Low Pulse Width  ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_hs[4]                                                                                                        ;
; 19.849 ; 20.033       ; 0.184          ; Low Pulse Width  ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_hs[5]                                                                                                        ;
; 19.849 ; 20.033       ; 0.184          ; Low Pulse Width  ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_hs[6]                                                                                                        ;
; 19.849 ; 20.033       ; 0.184          ; Low Pulse Width  ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_hs[7]                                                                                                        ;
; 19.849 ; 20.033       ; 0.184          ; Low Pulse Width  ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_hs[8]                                                                                                        ;
; 19.849 ; 20.033       ; 0.184          ; Low Pulse Width  ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_hs[9]                                                                                                        ;
; 19.849 ; 20.033       ; 0.184          ; Low Pulse Width  ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|my_img_rom:u_rom|altsyncram:altsyncram_component|altsyncram_uvb1:auto_generated|address_reg_a[0]                 ;
; 19.849 ; 20.033       ; 0.184          ; Low Pulse Width  ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|rom_addr[0]                                                                                                      ;
; 19.849 ; 20.033       ; 0.184          ; Low Pulse Width  ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|rom_addr[10]                                                                                                     ;
; 19.849 ; 20.033       ; 0.184          ; Low Pulse Width  ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|rom_addr[11]                                                                                                     ;
; 19.849 ; 20.033       ; 0.184          ; Low Pulse Width  ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|rom_addr[12]                                                                                                     ;
; 19.849 ; 20.033       ; 0.184          ; Low Pulse Width  ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|rom_addr[13]                                                                                                     ;
; 19.849 ; 20.033       ; 0.184          ; Low Pulse Width  ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|rom_addr[1]                                                                                                      ;
; 19.849 ; 20.033       ; 0.184          ; Low Pulse Width  ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|rom_addr[2]                                                                                                      ;
; 19.849 ; 20.033       ; 0.184          ; Low Pulse Width  ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|rom_addr[3]                                                                                                      ;
; 19.849 ; 20.033       ; 0.184          ; Low Pulse Width  ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|rom_addr[4]                                                                                                      ;
; 19.849 ; 20.033       ; 0.184          ; Low Pulse Width  ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|rom_addr[5]                                                                                                      ;
; 19.849 ; 20.033       ; 0.184          ; Low Pulse Width  ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|rom_addr[6]                                                                                                      ;
; 19.849 ; 20.033       ; 0.184          ; Low Pulse Width  ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|rom_addr[7]                                                                                                      ;
; 19.849 ; 20.033       ; 0.184          ; Low Pulse Width  ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|rom_addr[8]                                                                                                      ;
; 19.849 ; 20.033       ; 0.184          ; Low Pulse Width  ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|rom_addr[9]                                                                                                      ;
; 19.849 ; 20.033       ; 0.184          ; Low Pulse Width  ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|vga_rgb[0]                                                                                                       ;
; 19.849 ; 20.033       ; 0.184          ; Low Pulse Width  ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|vga_rgb[1]                                                                                                       ;
; 19.849 ; 20.033       ; 0.184          ; Low Pulse Width  ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|vga_rgb[2]                                                                                                       ;
; 19.849 ; 20.033       ; 0.184          ; Low Pulse Width  ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|vga_rgb[3]                                                                                                       ;
; 19.849 ; 20.033       ; 0.184          ; Low Pulse Width  ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|vga_rgb[4]                                                                                                       ;
; 19.849 ; 20.033       ; 0.184          ; Low Pulse Width  ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|vga_rgb[5]                                                                                                       ;
; 19.849 ; 20.033       ; 0.184          ; Low Pulse Width  ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|vga_rgb[6]                                                                                                       ;
; 19.849 ; 20.033       ; 0.184          ; Low Pulse Width  ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|vga_rgb[7]                                                                                                       ;
; 19.849 ; 20.033       ; 0.184          ; Low Pulse Width  ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|vga_vs                                                                                                           ;
; 19.850 ; 20.034       ; 0.184          ; Low Pulse Width  ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_vs[0]                                                                                                        ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                            ;
+-------------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+-------------+------------+-------+-------+------------+----------------------------------------------------------+
; vga_hs      ; clk        ; 3.815 ; 3.808 ; Rise       ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ;
; vga_rgb[*]  ; clk        ; 4.164 ; 4.151 ; Rise       ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[0] ; clk        ; 3.545 ; 3.544 ; Rise       ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[1] ; clk        ; 3.744 ; 3.724 ; Rise       ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[2] ; clk        ; 3.942 ; 3.902 ; Rise       ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[3] ; clk        ; 4.164 ; 4.151 ; Rise       ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[4] ; clk        ; 3.943 ; 3.910 ; Rise       ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[5] ; clk        ; 3.840 ; 3.858 ; Rise       ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[6] ; clk        ; 4.068 ; 4.031 ; Rise       ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[7] ; clk        ; 3.819 ; 3.814 ; Rise       ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ;
; vga_vs      ; clk        ; 3.965 ; 3.961 ; Rise       ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-------------+------------+-------+-------+------------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                    ;
+-------------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+-------------+------------+-------+-------+------------+----------------------------------------------------------+
; vga_hs      ; clk        ; 3.421 ; 3.415 ; Rise       ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ;
; vga_rgb[*]  ; clk        ; 3.161 ; 3.161 ; Rise       ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[0] ; clk        ; 3.161 ; 3.161 ; Rise       ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[1] ; clk        ; 3.353 ; 3.333 ; Rise       ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[2] ; clk        ; 3.544 ; 3.505 ; Rise       ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[3] ; clk        ; 3.755 ; 3.743 ; Rise       ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[4] ; clk        ; 3.544 ; 3.512 ; Rise       ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[5] ; clk        ; 3.445 ; 3.462 ; Rise       ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[6] ; clk        ; 3.663 ; 3.627 ; Rise       ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[7] ; clk        ; 3.425 ; 3.419 ; Rise       ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ;
; vga_vs      ; clk        ; 3.565 ; 3.561 ; Rise       ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-------------+------------+-------+-------+------------+----------------------------------------------------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 35.625 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                ;
+----------------------------------------------------------+-------+---------------+
; Clock                                                    ; Slack ; End Point TNS ;
+----------------------------------------------------------+-------+---------------+
; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.250 ; 0.000         ;
+----------------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-----------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                  ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; clk                                                      ; 9.585  ; 0.000         ;
; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.748 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pll_vga_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                         ;
+--------+----------------------------------+-------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node                             ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+-------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 35.625 ; vga_ctrl:vga_ctrl_inst|cnt_vs[2] ; vga_ctrl:vga_ctrl_inst|rom_addr[13] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.040     ; 4.322      ;
; 35.629 ; vga_ctrl:vga_ctrl_inst|cnt_vs[2] ; vga_ctrl:vga_ctrl_inst|rom_addr[12] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.040     ; 4.318      ;
; 35.670 ; vga_ctrl:vga_ctrl_inst|cnt_vs[1] ; vga_ctrl:vga_ctrl_inst|rom_addr[13] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.040     ; 4.277      ;
; 35.674 ; vga_ctrl:vga_ctrl_inst|cnt_vs[1] ; vga_ctrl:vga_ctrl_inst|rom_addr[12] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.040     ; 4.273      ;
; 35.680 ; vga_ctrl:vga_ctrl_inst|cnt_vs[8] ; vga_ctrl:vga_ctrl_inst|rom_addr[13] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.040     ; 4.267      ;
; 35.684 ; vga_ctrl:vga_ctrl_inst|cnt_vs[8] ; vga_ctrl:vga_ctrl_inst|rom_addr[12] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.040     ; 4.263      ;
; 35.693 ; vga_ctrl:vga_ctrl_inst|cnt_vs[2] ; vga_ctrl:vga_ctrl_inst|rom_addr[11] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.040     ; 4.254      ;
; 35.696 ; vga_ctrl:vga_ctrl_inst|cnt_vs[7] ; vga_ctrl:vga_ctrl_inst|rom_addr[13] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.040     ; 4.251      ;
; 35.696 ; vga_ctrl:vga_ctrl_inst|cnt_vs[6] ; vga_ctrl:vga_ctrl_inst|rom_addr[13] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.040     ; 4.251      ;
; 35.697 ; vga_ctrl:vga_ctrl_inst|cnt_vs[2] ; vga_ctrl:vga_ctrl_inst|rom_addr[10] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.040     ; 4.250      ;
; 35.700 ; vga_ctrl:vga_ctrl_inst|cnt_vs[7] ; vga_ctrl:vga_ctrl_inst|rom_addr[12] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.040     ; 4.247      ;
; 35.700 ; vga_ctrl:vga_ctrl_inst|cnt_vs[6] ; vga_ctrl:vga_ctrl_inst|rom_addr[12] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.040     ; 4.247      ;
; 35.735 ; vga_ctrl:vga_ctrl_inst|cnt_vs[5] ; vga_ctrl:vga_ctrl_inst|rom_addr[13] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.040     ; 4.212      ;
; 35.738 ; vga_ctrl:vga_ctrl_inst|cnt_vs[1] ; vga_ctrl:vga_ctrl_inst|rom_addr[11] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.040     ; 4.209      ;
; 35.739 ; vga_ctrl:vga_ctrl_inst|cnt_vs[5] ; vga_ctrl:vga_ctrl_inst|rom_addr[12] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.040     ; 4.208      ;
; 35.742 ; vga_ctrl:vga_ctrl_inst|cnt_vs[1] ; vga_ctrl:vga_ctrl_inst|rom_addr[10] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.040     ; 4.205      ;
; 35.748 ; vga_ctrl:vga_ctrl_inst|cnt_vs[8] ; vga_ctrl:vga_ctrl_inst|rom_addr[11] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.040     ; 4.199      ;
; 35.752 ; vga_ctrl:vga_ctrl_inst|cnt_vs[8] ; vga_ctrl:vga_ctrl_inst|rom_addr[10] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.040     ; 4.195      ;
; 35.761 ; vga_ctrl:vga_ctrl_inst|cnt_vs[2] ; vga_ctrl:vga_ctrl_inst|rom_addr[9]  ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.040     ; 4.186      ;
; 35.764 ; vga_ctrl:vga_ctrl_inst|cnt_vs[7] ; vga_ctrl:vga_ctrl_inst|rom_addr[11] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.040     ; 4.183      ;
; 35.764 ; vga_ctrl:vga_ctrl_inst|cnt_vs[6] ; vga_ctrl:vga_ctrl_inst|rom_addr[11] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.040     ; 4.183      ;
; 35.765 ; vga_ctrl:vga_ctrl_inst|cnt_vs[2] ; vga_ctrl:vga_ctrl_inst|rom_addr[8]  ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.040     ; 4.182      ;
; 35.768 ; vga_ctrl:vga_ctrl_inst|cnt_vs[7] ; vga_ctrl:vga_ctrl_inst|rom_addr[10] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.040     ; 4.179      ;
; 35.768 ; vga_ctrl:vga_ctrl_inst|cnt_vs[6] ; vga_ctrl:vga_ctrl_inst|rom_addr[10] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.040     ; 4.179      ;
; 35.770 ; vga_ctrl:vga_ctrl_inst|cnt_vs[0] ; vga_ctrl:vga_ctrl_inst|rom_addr[13] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.040     ; 4.177      ;
; 35.774 ; vga_ctrl:vga_ctrl_inst|cnt_vs[0] ; vga_ctrl:vga_ctrl_inst|rom_addr[12] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.040     ; 4.173      ;
; 35.791 ; vga_ctrl:vga_ctrl_inst|cnt_vs[9] ; vga_ctrl:vga_ctrl_inst|rom_addr[13] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.040     ; 4.156      ;
; 35.795 ; vga_ctrl:vga_ctrl_inst|cnt_vs[9] ; vga_ctrl:vga_ctrl_inst|rom_addr[12] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.040     ; 4.152      ;
; 35.799 ; vga_ctrl:vga_ctrl_inst|cnt_vs[4] ; vga_ctrl:vga_ctrl_inst|rom_addr[13] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.040     ; 4.148      ;
; 35.803 ; vga_ctrl:vga_ctrl_inst|cnt_vs[4] ; vga_ctrl:vga_ctrl_inst|rom_addr[12] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.040     ; 4.144      ;
; 35.803 ; vga_ctrl:vga_ctrl_inst|cnt_vs[5] ; vga_ctrl:vga_ctrl_inst|rom_addr[11] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.040     ; 4.144      ;
; 35.806 ; vga_ctrl:vga_ctrl_inst|cnt_vs[1] ; vga_ctrl:vga_ctrl_inst|rom_addr[9]  ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.040     ; 4.141      ;
; 35.807 ; vga_ctrl:vga_ctrl_inst|cnt_vs[5] ; vga_ctrl:vga_ctrl_inst|rom_addr[10] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.040     ; 4.140      ;
; 35.810 ; vga_ctrl:vga_ctrl_inst|cnt_vs[1] ; vga_ctrl:vga_ctrl_inst|rom_addr[8]  ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.040     ; 4.137      ;
; 35.816 ; vga_ctrl:vga_ctrl_inst|cnt_vs[8] ; vga_ctrl:vga_ctrl_inst|rom_addr[9]  ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.040     ; 4.131      ;
; 35.820 ; vga_ctrl:vga_ctrl_inst|cnt_vs[8] ; vga_ctrl:vga_ctrl_inst|rom_addr[8]  ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.040     ; 4.127      ;
; 35.832 ; vga_ctrl:vga_ctrl_inst|cnt_vs[7] ; vga_ctrl:vga_ctrl_inst|rom_addr[9]  ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.040     ; 4.115      ;
; 35.832 ; vga_ctrl:vga_ctrl_inst|cnt_vs[6] ; vga_ctrl:vga_ctrl_inst|rom_addr[9]  ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.040     ; 4.115      ;
; 35.836 ; vga_ctrl:vga_ctrl_inst|cnt_vs[7] ; vga_ctrl:vga_ctrl_inst|rom_addr[8]  ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.040     ; 4.111      ;
; 35.836 ; vga_ctrl:vga_ctrl_inst|cnt_vs[6] ; vga_ctrl:vga_ctrl_inst|rom_addr[8]  ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.040     ; 4.111      ;
; 35.838 ; vga_ctrl:vga_ctrl_inst|cnt_vs[0] ; vga_ctrl:vga_ctrl_inst|rom_addr[11] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.040     ; 4.109      ;
; 35.842 ; vga_ctrl:vga_ctrl_inst|cnt_vs[0] ; vga_ctrl:vga_ctrl_inst|rom_addr[10] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.040     ; 4.105      ;
; 35.847 ; vga_ctrl:vga_ctrl_inst|cnt_vs[3] ; vga_ctrl:vga_ctrl_inst|rom_addr[13] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.040     ; 4.100      ;
; 35.851 ; vga_ctrl:vga_ctrl_inst|cnt_vs[3] ; vga_ctrl:vga_ctrl_inst|rom_addr[12] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.040     ; 4.096      ;
; 35.859 ; vga_ctrl:vga_ctrl_inst|cnt_vs[9] ; vga_ctrl:vga_ctrl_inst|rom_addr[11] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.040     ; 4.088      ;
; 35.863 ; vga_ctrl:vga_ctrl_inst|cnt_vs[9] ; vga_ctrl:vga_ctrl_inst|rom_addr[10] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.040     ; 4.084      ;
; 35.867 ; vga_ctrl:vga_ctrl_inst|cnt_vs[4] ; vga_ctrl:vga_ctrl_inst|rom_addr[11] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.040     ; 4.080      ;
; 35.871 ; vga_ctrl:vga_ctrl_inst|cnt_vs[4] ; vga_ctrl:vga_ctrl_inst|rom_addr[10] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.040     ; 4.076      ;
; 35.871 ; vga_ctrl:vga_ctrl_inst|cnt_vs[5] ; vga_ctrl:vga_ctrl_inst|rom_addr[9]  ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.040     ; 4.076      ;
; 35.875 ; vga_ctrl:vga_ctrl_inst|cnt_vs[5] ; vga_ctrl:vga_ctrl_inst|rom_addr[8]  ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.040     ; 4.072      ;
; 35.906 ; vga_ctrl:vga_ctrl_inst|cnt_vs[0] ; vga_ctrl:vga_ctrl_inst|rom_addr[9]  ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.040     ; 4.041      ;
; 35.910 ; vga_ctrl:vga_ctrl_inst|cnt_vs[0] ; vga_ctrl:vga_ctrl_inst|rom_addr[8]  ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.040     ; 4.037      ;
; 35.915 ; vga_ctrl:vga_ctrl_inst|cnt_vs[3] ; vga_ctrl:vga_ctrl_inst|rom_addr[11] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.040     ; 4.032      ;
; 35.919 ; vga_ctrl:vga_ctrl_inst|cnt_vs[3] ; vga_ctrl:vga_ctrl_inst|rom_addr[10] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.040     ; 4.028      ;
; 35.927 ; vga_ctrl:vga_ctrl_inst|cnt_vs[9] ; vga_ctrl:vga_ctrl_inst|rom_addr[9]  ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.040     ; 4.020      ;
; 35.931 ; vga_ctrl:vga_ctrl_inst|cnt_vs[9] ; vga_ctrl:vga_ctrl_inst|rom_addr[8]  ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.040     ; 4.016      ;
; 35.935 ; vga_ctrl:vga_ctrl_inst|cnt_vs[4] ; vga_ctrl:vga_ctrl_inst|rom_addr[9]  ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.040     ; 4.012      ;
; 35.939 ; vga_ctrl:vga_ctrl_inst|cnt_vs[4] ; vga_ctrl:vga_ctrl_inst|rom_addr[8]  ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.040     ; 4.008      ;
; 35.983 ; vga_ctrl:vga_ctrl_inst|cnt_vs[3] ; vga_ctrl:vga_ctrl_inst|rom_addr[9]  ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.040     ; 3.964      ;
; 35.987 ; vga_ctrl:vga_ctrl_inst|cnt_vs[3] ; vga_ctrl:vga_ctrl_inst|rom_addr[8]  ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.040     ; 3.960      ;
; 36.049 ; vga_ctrl:vga_ctrl_inst|cnt_vs[2] ; vga_ctrl:vga_ctrl_inst|rom_addr[7]  ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.040     ; 3.898      ;
; 36.094 ; vga_ctrl:vga_ctrl_inst|cnt_vs[1] ; vga_ctrl:vga_ctrl_inst|rom_addr[7]  ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.040     ; 3.853      ;
; 36.104 ; vga_ctrl:vga_ctrl_inst|cnt_vs[8] ; vga_ctrl:vga_ctrl_inst|rom_addr[7]  ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.040     ; 3.843      ;
; 36.120 ; vga_ctrl:vga_ctrl_inst|cnt_vs[7] ; vga_ctrl:vga_ctrl_inst|rom_addr[7]  ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.040     ; 3.827      ;
; 36.120 ; vga_ctrl:vga_ctrl_inst|cnt_vs[6] ; vga_ctrl:vga_ctrl_inst|rom_addr[7]  ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.040     ; 3.827      ;
; 36.159 ; vga_ctrl:vga_ctrl_inst|cnt_vs[5] ; vga_ctrl:vga_ctrl_inst|rom_addr[7]  ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.040     ; 3.788      ;
; 36.194 ; vga_ctrl:vga_ctrl_inst|cnt_vs[0] ; vga_ctrl:vga_ctrl_inst|rom_addr[7]  ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.040     ; 3.753      ;
; 36.215 ; vga_ctrl:vga_ctrl_inst|cnt_vs[9] ; vga_ctrl:vga_ctrl_inst|rom_addr[7]  ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.040     ; 3.732      ;
; 36.223 ; vga_ctrl:vga_ctrl_inst|cnt_vs[4] ; vga_ctrl:vga_ctrl_inst|rom_addr[7]  ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.040     ; 3.724      ;
; 36.244 ; vga_ctrl:vga_ctrl_inst|cnt_vs[2] ; vga_ctrl:vga_ctrl_inst|rom_addr[6]  ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.040     ; 3.703      ;
; 36.271 ; vga_ctrl:vga_ctrl_inst|cnt_vs[3] ; vga_ctrl:vga_ctrl_inst|rom_addr[7]  ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.040     ; 3.676      ;
; 36.289 ; vga_ctrl:vga_ctrl_inst|cnt_vs[1] ; vga_ctrl:vga_ctrl_inst|rom_addr[6]  ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.040     ; 3.658      ;
; 36.299 ; vga_ctrl:vga_ctrl_inst|cnt_vs[8] ; vga_ctrl:vga_ctrl_inst|rom_addr[6]  ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.040     ; 3.648      ;
; 36.315 ; vga_ctrl:vga_ctrl_inst|cnt_vs[7] ; vga_ctrl:vga_ctrl_inst|rom_addr[6]  ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.040     ; 3.632      ;
; 36.315 ; vga_ctrl:vga_ctrl_inst|cnt_vs[6] ; vga_ctrl:vga_ctrl_inst|rom_addr[6]  ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.040     ; 3.632      ;
; 36.321 ; vga_ctrl:vga_ctrl_inst|cnt_vs[2] ; vga_ctrl:vga_ctrl_inst|rom_addr[0]  ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 3.629      ;
; 36.354 ; vga_ctrl:vga_ctrl_inst|cnt_vs[5] ; vga_ctrl:vga_ctrl_inst|rom_addr[6]  ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.040     ; 3.593      ;
; 36.366 ; vga_ctrl:vga_ctrl_inst|cnt_vs[1] ; vga_ctrl:vga_ctrl_inst|rom_addr[0]  ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 3.584      ;
; 36.389 ; vga_ctrl:vga_ctrl_inst|cnt_vs[0] ; vga_ctrl:vga_ctrl_inst|rom_addr[6]  ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.040     ; 3.558      ;
; 36.410 ; vga_ctrl:vga_ctrl_inst|cnt_vs[9] ; vga_ctrl:vga_ctrl_inst|rom_addr[6]  ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.040     ; 3.537      ;
; 36.418 ; vga_ctrl:vga_ctrl_inst|cnt_vs[4] ; vga_ctrl:vga_ctrl_inst|rom_addr[6]  ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.040     ; 3.529      ;
; 36.457 ; vga_ctrl:vga_ctrl_inst|cnt_vs[6] ; vga_ctrl:vga_ctrl_inst|rom_addr[0]  ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 3.493      ;
; 36.466 ; vga_ctrl:vga_ctrl_inst|cnt_vs[3] ; vga_ctrl:vga_ctrl_inst|rom_addr[6]  ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.040     ; 3.481      ;
; 36.466 ; vga_ctrl:vga_ctrl_inst|cnt_vs[0] ; vga_ctrl:vga_ctrl_inst|rom_addr[0]  ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 3.484      ;
; 36.473 ; vga_ctrl:vga_ctrl_inst|cnt_vs[2] ; vga_ctrl:vga_ctrl_inst|vga_rgb[6]   ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 3.478      ;
; 36.474 ; vga_ctrl:vga_ctrl_inst|cnt_vs[2] ; vga_ctrl:vga_ctrl_inst|vga_rgb[0]   ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 3.477      ;
; 36.474 ; vga_ctrl:vga_ctrl_inst|cnt_vs[2] ; vga_ctrl:vga_ctrl_inst|vga_rgb[7]   ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 3.477      ;
; 36.475 ; vga_ctrl:vga_ctrl_inst|cnt_vs[2] ; vga_ctrl:vga_ctrl_inst|vga_rgb[4]   ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 3.476      ;
; 36.475 ; vga_ctrl:vga_ctrl_inst|cnt_vs[2] ; vga_ctrl:vga_ctrl_inst|vga_rgb[5]   ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 3.476      ;
; 36.477 ; vga_ctrl:vga_ctrl_inst|cnt_vs[2] ; vga_ctrl:vga_ctrl_inst|vga_rgb[1]   ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 3.474      ;
; 36.477 ; vga_ctrl:vga_ctrl_inst|cnt_vs[2] ; vga_ctrl:vga_ctrl_inst|vga_rgb[3]   ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 3.474      ;
; 36.479 ; vga_ctrl:vga_ctrl_inst|cnt_vs[2] ; vga_ctrl:vga_ctrl_inst|vga_rgb[2]   ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 3.472      ;
; 36.486 ; vga_ctrl:vga_ctrl_inst|cnt_vs[2] ; vga_ctrl:vga_ctrl_inst|rom_addr[1]  ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 3.464      ;
; 36.493 ; vga_ctrl:vga_ctrl_inst|cnt_vs[5] ; vga_ctrl:vga_ctrl_inst|rom_addr[0]  ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 3.457      ;
; 36.495 ; vga_ctrl:vga_ctrl_inst|cnt_vs[4] ; vga_ctrl:vga_ctrl_inst|rom_addr[0]  ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 3.455      ;
; 36.518 ; vga_ctrl:vga_ctrl_inst|cnt_vs[1] ; vga_ctrl:vga_ctrl_inst|vga_rgb[6]   ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 3.433      ;
; 36.519 ; vga_ctrl:vga_ctrl_inst|cnt_vs[1] ; vga_ctrl:vga_ctrl_inst|vga_rgb[0]   ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 3.432      ;
; 36.519 ; vga_ctrl:vga_ctrl_inst|cnt_vs[1] ; vga_ctrl:vga_ctrl_inst|vga_rgb[7]   ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 3.432      ;
; 36.520 ; vga_ctrl:vga_ctrl_inst|cnt_vs[1] ; vga_ctrl:vga_ctrl_inst|vga_rgb[4]   ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 3.431      ;
; 36.520 ; vga_ctrl:vga_ctrl_inst|cnt_vs[1] ; vga_ctrl:vga_ctrl_inst|vga_rgb[5]   ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 3.431      ;
+--------+----------------------------------+-------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pll_vga_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                   ;
+-------+-------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                               ; To Node                                                                                                                                ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.250 ; vga_ctrl:vga_ctrl_inst|cnt_hs[2]                                                                                        ; vga_ctrl:vga_ctrl_inst|rom_addr[0]                                                                                                     ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.389      ;
; 0.276 ; vga_ctrl:vga_ctrl_inst|rom_addr[4]                                                                                      ; vga_ctrl:vga_ctrl_inst|my_img_rom:u_rom|altsyncram:altsyncram_component|altsyncram_uvb1:auto_generated|ram_block1a0~porta_address_reg0 ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.622      ;
; 0.283 ; vga_ctrl:vga_ctrl_inst|rom_addr[4]                                                                                      ; vga_ctrl:vga_ctrl_inst|my_img_rom:u_rom|altsyncram:altsyncram_component|altsyncram_uvb1:auto_generated|ram_block1a6~porta_address_reg0 ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.626      ;
; 0.286 ; vga_ctrl:vga_ctrl_inst|cnt_hs[1]                                                                                        ; vga_ctrl:vga_ctrl_inst|cnt_hs[1]                                                                                                       ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.425      ;
; 0.287 ; vga_ctrl:vga_ctrl_inst|cnt_vs[7]                                                                                        ; vga_ctrl:vga_ctrl_inst|cnt_vs[7]                                                                                                       ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.426      ;
; 0.288 ; vga_ctrl:vga_ctrl_inst|cnt_vs[8]                                                                                        ; vga_ctrl:vga_ctrl_inst|cnt_vs[8]                                                                                                       ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.427      ;
; 0.288 ; vga_ctrl:vga_ctrl_inst|cnt_vs[5]                                                                                        ; vga_ctrl:vga_ctrl_inst|cnt_vs[5]                                                                                                       ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.427      ;
; 0.289 ; vga_ctrl:vga_ctrl_inst|cnt_vs[6]                                                                                        ; vga_ctrl:vga_ctrl_inst|cnt_vs[6]                                                                                                       ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.428      ;
; 0.290 ; vga_ctrl:vga_ctrl_inst|cnt_vs[1]                                                                                        ; vga_ctrl:vga_ctrl_inst|cnt_vs[1]                                                                                                       ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.429      ;
; 0.290 ; vga_ctrl:vga_ctrl_inst|rom_addr[10]                                                                                     ; vga_ctrl:vga_ctrl_inst|my_img_rom:u_rom|altsyncram:altsyncram_component|altsyncram_uvb1:auto_generated|ram_block1a0~porta_address_reg0 ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.636      ;
; 0.291 ; vga_ctrl:vga_ctrl_inst|cnt_vs[9]                                                                                        ; vga_ctrl:vga_ctrl_inst|cnt_vs[9]                                                                                                       ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.430      ;
; 0.292 ; vga_ctrl:vga_ctrl_inst|cnt_hs[3]                                                                                        ; vga_ctrl:vga_ctrl_inst|cnt_hs[3]                                                                                                       ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.431      ;
; 0.292 ; vga_ctrl:vga_ctrl_inst|cnt_vs[2]                                                                                        ; vga_ctrl:vga_ctrl_inst|cnt_vs[2]                                                                                                       ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.431      ;
; 0.292 ; vga_ctrl:vga_ctrl_inst|cnt_vs[3]                                                                                        ; vga_ctrl:vga_ctrl_inst|cnt_vs[3]                                                                                                       ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.431      ;
; 0.292 ; vga_ctrl:vga_ctrl_inst|cnt_vs[4]                                                                                        ; vga_ctrl:vga_ctrl_inst|cnt_vs[4]                                                                                                       ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.431      ;
; 0.292 ; vga_ctrl:vga_ctrl_inst|cnt_hs[7]                                                                                        ; vga_ctrl:vga_ctrl_inst|cnt_hs[7]                                                                                                       ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.431      ;
; 0.293 ; vga_ctrl:vga_ctrl_inst|cnt_hs[2]                                                                                        ; vga_ctrl:vga_ctrl_inst|cnt_hs[2]                                                                                                       ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.432      ;
; 0.293 ; vga_ctrl:vga_ctrl_inst|cnt_hs[4]                                                                                        ; vga_ctrl:vga_ctrl_inst|cnt_hs[4]                                                                                                       ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.432      ;
; 0.295 ; vga_ctrl:vga_ctrl_inst|cnt_hs[8]                                                                                        ; vga_ctrl:vga_ctrl_inst|cnt_hs[8]                                                                                                       ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.434      ;
; 0.295 ; vga_ctrl:vga_ctrl_inst|cnt_hs[9]                                                                                        ; vga_ctrl:vga_ctrl_inst|cnt_hs[9]                                                                                                       ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.434      ;
; 0.296 ; vga_ctrl:vga_ctrl_inst|cnt_hs[0]                                                                                        ; vga_ctrl:vga_ctrl_inst|cnt_hs[0]                                                                                                       ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.435      ;
; 0.299 ; vga_ctrl:vga_ctrl_inst|cnt_hs[5]                                                                                        ; vga_ctrl:vga_ctrl_inst|cnt_hs[5]                                                                                                       ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.438      ;
; 0.301 ; vga_ctrl:vga_ctrl_inst|cnt_hs[6]                                                                                        ; vga_ctrl:vga_ctrl_inst|cnt_hs[6]                                                                                                       ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.440      ;
; 0.303 ; vga_ctrl:vga_ctrl_inst|rom_addr[10]                                                                                     ; vga_ctrl:vga_ctrl_inst|my_img_rom:u_rom|altsyncram:altsyncram_component|altsyncram_uvb1:auto_generated|ram_block1a6~porta_address_reg0 ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.646      ;
; 0.304 ; vga_ctrl:vga_ctrl_inst|cnt_vs[0]                                                                                        ; vga_ctrl:vga_ctrl_inst|cnt_vs[0]                                                                                                       ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.443      ;
; 0.316 ; vga_ctrl:vga_ctrl_inst|rom_addr[10]                                                                                     ; vga_ctrl:vga_ctrl_inst|my_img_rom:u_rom|altsyncram:altsyncram_component|altsyncram_uvb1:auto_generated|ram_block1a4~porta_address_reg0 ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.664      ;
; 0.320 ; vga_ctrl:vga_ctrl_inst|cnt_hs[3]                                                                                        ; vga_ctrl:vga_ctrl_inst|rom_addr[1]                                                                                                     ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.459      ;
; 0.338 ; vga_ctrl:vga_ctrl_inst|rom_addr[11]                                                                                     ; vga_ctrl:vga_ctrl_inst|my_img_rom:u_rom|altsyncram:altsyncram_component|altsyncram_uvb1:auto_generated|ram_block1a6~porta_address_reg0 ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.681      ;
; 0.338 ; vga_ctrl:vga_ctrl_inst|my_img_rom:u_rom|altsyncram:altsyncram_component|altsyncram_uvb1:auto_generated|address_reg_a[0] ; vga_ctrl:vga_ctrl_inst|vga_rgb[0]                                                                                                      ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.477      ;
; 0.338 ; vga_ctrl:vga_ctrl_inst|my_img_rom:u_rom|altsyncram:altsyncram_component|altsyncram_uvb1:auto_generated|address_reg_a[0] ; vga_ctrl:vga_ctrl_inst|vga_rgb[3]                                                                                                      ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.477      ;
; 0.339 ; vga_ctrl:vga_ctrl_inst|my_img_rom:u_rom|altsyncram:altsyncram_component|altsyncram_uvb1:auto_generated|address_reg_a[0] ; vga_ctrl:vga_ctrl_inst|vga_rgb[2]                                                                                                      ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.478      ;
; 0.339 ; vga_ctrl:vga_ctrl_inst|my_img_rom:u_rom|altsyncram:altsyncram_component|altsyncram_uvb1:auto_generated|address_reg_a[0] ; vga_ctrl:vga_ctrl_inst|vga_rgb[7]                                                                                                      ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.478      ;
; 0.340 ; vga_ctrl:vga_ctrl_inst|rom_addr[9]                                                                                      ; vga_ctrl:vga_ctrl_inst|my_img_rom:u_rom|altsyncram:altsyncram_component|altsyncram_uvb1:auto_generated|ram_block1a6~porta_address_reg0 ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.683      ;
; 0.340 ; vga_ctrl:vga_ctrl_inst|my_img_rom:u_rom|altsyncram:altsyncram_component|altsyncram_uvb1:auto_generated|address_reg_a[0] ; vga_ctrl:vga_ctrl_inst|vga_rgb[6]                                                                                                      ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.479      ;
; 0.341 ; vga_ctrl:vga_ctrl_inst|my_img_rom:u_rom|altsyncram:altsyncram_component|altsyncram_uvb1:auto_generated|address_reg_a[0] ; vga_ctrl:vga_ctrl_inst|vga_rgb[1]                                                                                                      ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.480      ;
; 0.341 ; vga_ctrl:vga_ctrl_inst|my_img_rom:u_rom|altsyncram:altsyncram_component|altsyncram_uvb1:auto_generated|address_reg_a[0] ; vga_ctrl:vga_ctrl_inst|vga_rgb[4]                                                                                                      ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.480      ;
; 0.343 ; vga_ctrl:vga_ctrl_inst|rom_addr[9]                                                                                      ; vga_ctrl:vga_ctrl_inst|my_img_rom:u_rom|altsyncram:altsyncram_component|altsyncram_uvb1:auto_generated|ram_block1a0~porta_address_reg0 ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.689      ;
; 0.343 ; vga_ctrl:vga_ctrl_inst|my_img_rom:u_rom|altsyncram:altsyncram_component|altsyncram_uvb1:auto_generated|address_reg_a[0] ; vga_ctrl:vga_ctrl_inst|vga_rgb[5]                                                                                                      ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.482      ;
; 0.371 ; vga_ctrl:vga_ctrl_inst|rom_addr[9]                                                                                      ; vga_ctrl:vga_ctrl_inst|my_img_rom:u_rom|altsyncram:altsyncram_component|altsyncram_uvb1:auto_generated|ram_block1a4~porta_address_reg0 ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.719      ;
; 0.372 ; vga_ctrl:vga_ctrl_inst|cnt_hs[7]                                                                                        ; vga_ctrl:vga_ctrl_inst|vga_hs                                                                                                          ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.513      ;
; 0.435 ; vga_ctrl:vga_ctrl_inst|cnt_hs[1]                                                                                        ; vga_ctrl:vga_ctrl_inst|cnt_hs[2]                                                                                                       ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.574      ;
; 0.436 ; vga_ctrl:vga_ctrl_inst|cnt_vs[7]                                                                                        ; vga_ctrl:vga_ctrl_inst|cnt_vs[8]                                                                                                       ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.575      ;
; 0.437 ; vga_ctrl:vga_ctrl_inst|cnt_vs[5]                                                                                        ; vga_ctrl:vga_ctrl_inst|cnt_vs[6]                                                                                                       ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.576      ;
; 0.439 ; vga_ctrl:vga_ctrl_inst|cnt_vs[1]                                                                                        ; vga_ctrl:vga_ctrl_inst|cnt_vs[2]                                                                                                       ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.578      ;
; 0.441 ; vga_ctrl:vga_ctrl_inst|rom_addr[1]                                                                                      ; vga_ctrl:vga_ctrl_inst|my_img_rom:u_rom|altsyncram:altsyncram_component|altsyncram_uvb1:auto_generated|ram_block1a6~porta_address_reg0 ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.216      ; 0.781      ;
; 0.441 ; vga_ctrl:vga_ctrl_inst|cnt_vs[3]                                                                                        ; vga_ctrl:vga_ctrl_inst|cnt_vs[4]                                                                                                       ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.580      ;
; 0.441 ; vga_ctrl:vga_ctrl_inst|cnt_hs[3]                                                                                        ; vga_ctrl:vga_ctrl_inst|cnt_hs[4]                                                                                                       ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.580      ;
; 0.441 ; vga_ctrl:vga_ctrl_inst|cnt_hs[7]                                                                                        ; vga_ctrl:vga_ctrl_inst|cnt_hs[8]                                                                                                       ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.580      ;
; 0.445 ; vga_ctrl:vga_ctrl_inst|cnt_hs[0]                                                                                        ; vga_ctrl:vga_ctrl_inst|cnt_hs[1]                                                                                                       ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.584      ;
; 0.446 ; vga_ctrl:vga_ctrl_inst|cnt_vs[8]                                                                                        ; vga_ctrl:vga_ctrl_inst|cnt_vs[9]                                                                                                       ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.585      ;
; 0.447 ; vga_ctrl:vga_ctrl_inst|cnt_vs[6]                                                                                        ; vga_ctrl:vga_ctrl_inst|cnt_vs[7]                                                                                                       ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.586      ;
; 0.448 ; vga_ctrl:vga_ctrl_inst|rom_addr[10]                                                                                     ; vga_ctrl:vga_ctrl_inst|my_img_rom:u_rom|altsyncram:altsyncram_component|altsyncram_uvb1:auto_generated|ram_block1a8~porta_address_reg0 ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.799      ;
; 0.448 ; vga_ctrl:vga_ctrl_inst|cnt_hs[5]                                                                                        ; vga_ctrl:vga_ctrl_inst|cnt_hs[6]                                                                                                       ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.587      ;
; 0.448 ; vga_ctrl:vga_ctrl_inst|cnt_hs[0]                                                                                        ; vga_ctrl:vga_ctrl_inst|cnt_hs[2]                                                                                                       ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.587      ;
; 0.449 ; vga_ctrl:vga_ctrl_inst|rom_addr[12]                                                                                     ; vga_ctrl:vga_ctrl_inst|my_img_rom:u_rom|altsyncram:altsyncram_component|altsyncram_uvb1:auto_generated|ram_block1a2~porta_address_reg0 ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 0.802      ;
; 0.450 ; vga_ctrl:vga_ctrl_inst|rom_addr[2]                                                                                      ; vga_ctrl:vga_ctrl_inst|my_img_rom:u_rom|altsyncram:altsyncram_component|altsyncram_uvb1:auto_generated|ram_block1a0~porta_address_reg0 ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.796      ;
; 0.450 ; vga_ctrl:vga_ctrl_inst|rom_addr[4]                                                                                      ; vga_ctrl:vga_ctrl_inst|my_img_rom:u_rom|altsyncram:altsyncram_component|altsyncram_uvb1:auto_generated|ram_block1a2~porta_address_reg0 ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 0.803      ;
; 0.450 ; vga_ctrl:vga_ctrl_inst|cnt_vs[4]                                                                                        ; vga_ctrl:vga_ctrl_inst|cnt_vs[5]                                                                                                       ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.589      ;
; 0.450 ; vga_ctrl:vga_ctrl_inst|cnt_vs[2]                                                                                        ; vga_ctrl:vga_ctrl_inst|cnt_vs[3]                                                                                                       ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.589      ;
; 0.450 ; vga_ctrl:vga_ctrl_inst|cnt_vs[6]                                                                                        ; vga_ctrl:vga_ctrl_inst|cnt_vs[8]                                                                                                       ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.589      ;
; 0.451 ; vga_ctrl:vga_ctrl_inst|cnt_vs[0]                                                                                        ; vga_ctrl:vga_ctrl_inst|cnt_vs[1]                                                                                                       ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.590      ;
; 0.451 ; vga_ctrl:vga_ctrl_inst|cnt_hs[2]                                                                                        ; vga_ctrl:vga_ctrl_inst|cnt_hs[3]                                                                                                       ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.590      ;
; 0.451 ; vga_ctrl:vga_ctrl_inst|cnt_hs[4]                                                                                        ; vga_ctrl:vga_ctrl_inst|cnt_hs[5]                                                                                                       ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.590      ;
; 0.453 ; vga_ctrl:vga_ctrl_inst|cnt_hs[8]                                                                                        ; vga_ctrl:vga_ctrl_inst|cnt_hs[9]                                                                                                       ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.592      ;
; 0.453 ; vga_ctrl:vga_ctrl_inst|cnt_vs[4]                                                                                        ; vga_ctrl:vga_ctrl_inst|cnt_vs[6]                                                                                                       ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.592      ;
; 0.453 ; vga_ctrl:vga_ctrl_inst|cnt_vs[2]                                                                                        ; vga_ctrl:vga_ctrl_inst|cnt_vs[4]                                                                                                       ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.592      ;
; 0.454 ; vga_ctrl:vga_ctrl_inst|cnt_vs[0]                                                                                        ; vga_ctrl:vga_ctrl_inst|cnt_vs[2]                                                                                                       ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.593      ;
; 0.454 ; vga_ctrl:vga_ctrl_inst|cnt_hs[2]                                                                                        ; vga_ctrl:vga_ctrl_inst|cnt_hs[4]                                                                                                       ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.593      ;
; 0.454 ; vga_ctrl:vga_ctrl_inst|cnt_hs[4]                                                                                        ; vga_ctrl:vga_ctrl_inst|cnt_hs[6]                                                                                                       ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.593      ;
; 0.455 ; vga_ctrl:vga_ctrl_inst|rom_addr[2]                                                                                      ; vga_ctrl:vga_ctrl_inst|my_img_rom:u_rom|altsyncram:altsyncram_component|altsyncram_uvb1:auto_generated|ram_block1a8~porta_address_reg0 ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.806      ;
; 0.459 ; vga_ctrl:vga_ctrl_inst|cnt_hs[6]                                                                                        ; vga_ctrl:vga_ctrl_inst|cnt_hs[7]                                                                                                       ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.598      ;
; 0.462 ; vga_ctrl:vga_ctrl_inst|cnt_hs[6]                                                                                        ; vga_ctrl:vga_ctrl_inst|cnt_hs[8]                                                                                                       ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.601      ;
; 0.468 ; vga_ctrl:vga_ctrl_inst|rom_addr[6]                                                                                      ; vga_ctrl:vga_ctrl_inst|my_img_rom:u_rom|altsyncram:altsyncram_component|altsyncram_uvb1:auto_generated|ram_block1a3~porta_address_reg0 ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 0.822      ;
; 0.469 ; vga_ctrl:vga_ctrl_inst|rom_addr[9]                                                                                      ; vga_ctrl:vga_ctrl_inst|my_img_rom:u_rom|altsyncram:altsyncram_component|altsyncram_uvb1:auto_generated|ram_block1a8~porta_address_reg0 ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.820      ;
; 0.470 ; vga_ctrl:vga_ctrl_inst|rom_addr[2]                                                                                      ; vga_ctrl:vga_ctrl_inst|my_img_rom:u_rom|altsyncram:altsyncram_component|altsyncram_uvb1:auto_generated|ram_block1a4~porta_address_reg0 ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.818      ;
; 0.473 ; vga_ctrl:vga_ctrl_inst|rom_addr[10]                                                                                     ; vga_ctrl:vga_ctrl_inst|my_img_rom:u_rom|altsyncram:altsyncram_component|altsyncram_uvb1:auto_generated|ram_block1a2~porta_address_reg0 ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 0.826      ;
; 0.477 ; vga_ctrl:vga_ctrl_inst|rom_addr[11]                                                                                     ; vga_ctrl:vga_ctrl_inst|my_img_rom:u_rom|altsyncram:altsyncram_component|altsyncram_uvb1:auto_generated|ram_block1a0~porta_address_reg0 ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.823      ;
; 0.497 ; vga_ctrl:vga_ctrl_inst|rom_addr[11]                                                                                     ; vga_ctrl:vga_ctrl_inst|my_img_rom:u_rom|altsyncram:altsyncram_component|altsyncram_uvb1:auto_generated|ram_block1a4~porta_address_reg0 ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.845      ;
; 0.497 ; vga_ctrl:vga_ctrl_inst|rom_addr[3]                                                                                      ; vga_ctrl:vga_ctrl_inst|my_img_rom:u_rom|altsyncram:altsyncram_component|altsyncram_uvb1:auto_generated|ram_block1a6~porta_address_reg0 ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.840      ;
; 0.498 ; vga_ctrl:vga_ctrl_inst|cnt_hs[1]                                                                                        ; vga_ctrl:vga_ctrl_inst|cnt_hs[3]                                                                                                       ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.637      ;
; 0.499 ; vga_ctrl:vga_ctrl_inst|cnt_vs[7]                                                                                        ; vga_ctrl:vga_ctrl_inst|cnt_vs[9]                                                                                                       ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.638      ;
; 0.500 ; vga_ctrl:vga_ctrl_inst|cnt_vs[5]                                                                                        ; vga_ctrl:vga_ctrl_inst|cnt_vs[7]                                                                                                       ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.639      ;
; 0.501 ; vga_ctrl:vga_ctrl_inst|cnt_hs[1]                                                                                        ; vga_ctrl:vga_ctrl_inst|cnt_hs[4]                                                                                                       ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.640      ;
; 0.502 ; vga_ctrl:vga_ctrl_inst|cnt_vs[1]                                                                                        ; vga_ctrl:vga_ctrl_inst|cnt_vs[3]                                                                                                       ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.641      ;
; 0.503 ; vga_ctrl:vga_ctrl_inst|cnt_vs[5]                                                                                        ; vga_ctrl:vga_ctrl_inst|cnt_vs[8]                                                                                                       ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.642      ;
; 0.504 ; vga_ctrl:vga_ctrl_inst|cnt_vs[3]                                                                                        ; vga_ctrl:vga_ctrl_inst|cnt_vs[5]                                                                                                       ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.643      ;
; 0.504 ; vga_ctrl:vga_ctrl_inst|cnt_hs[3]                                                                                        ; vga_ctrl:vga_ctrl_inst|cnt_hs[5]                                                                                                       ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.643      ;
; 0.504 ; vga_ctrl:vga_ctrl_inst|cnt_hs[7]                                                                                        ; vga_ctrl:vga_ctrl_inst|cnt_hs[9]                                                                                                       ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.643      ;
; 0.505 ; vga_ctrl:vga_ctrl_inst|cnt_vs[1]                                                                                        ; vga_ctrl:vga_ctrl_inst|cnt_vs[4]                                                                                                       ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.644      ;
; 0.507 ; vga_ctrl:vga_ctrl_inst|rom_addr[3]                                                                                      ; vga_ctrl:vga_ctrl_inst|my_img_rom:u_rom|altsyncram:altsyncram_component|altsyncram_uvb1:auto_generated|ram_block1a8~porta_address_reg0 ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.858      ;
; 0.507 ; vga_ctrl:vga_ctrl_inst|cnt_vs[3]                                                                                        ; vga_ctrl:vga_ctrl_inst|cnt_vs[6]                                                                                                       ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.646      ;
; 0.507 ; vga_ctrl:vga_ctrl_inst|cnt_hs[3]                                                                                        ; vga_ctrl:vga_ctrl_inst|cnt_hs[6]                                                                                                       ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.646      ;
; 0.511 ; vga_ctrl:vga_ctrl_inst|cnt_hs[5]                                                                                        ; vga_ctrl:vga_ctrl_inst|cnt_hs[7]                                                                                                       ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.650      ;
; 0.511 ; vga_ctrl:vga_ctrl_inst|cnt_hs[0]                                                                                        ; vga_ctrl:vga_ctrl_inst|cnt_hs[3]                                                                                                       ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.650      ;
; 0.513 ; vga_ctrl:vga_ctrl_inst|cnt_vs[6]                                                                                        ; vga_ctrl:vga_ctrl_inst|cnt_vs[9]                                                                                                       ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.652      ;
; 0.514 ; vga_ctrl:vga_ctrl_inst|cnt_hs[5]                                                                                        ; vga_ctrl:vga_ctrl_inst|cnt_hs[8]                                                                                                       ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.653      ;
; 0.514 ; vga_ctrl:vga_ctrl_inst|cnt_hs[0]                                                                                        ; vga_ctrl:vga_ctrl_inst|cnt_hs[4]                                                                                                       ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.653      ;
; 0.516 ; vga_ctrl:vga_ctrl_inst|rom_addr[11]                                                                                     ; vga_ctrl:vga_ctrl_inst|my_img_rom:u_rom|altsyncram:altsyncram_component|altsyncram_uvb1:auto_generated|ram_block1a2~porta_address_reg0 ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 0.869      ;
; 0.516 ; vga_ctrl:vga_ctrl_inst|cnt_vs[4]                                                                                        ; vga_ctrl:vga_ctrl_inst|cnt_vs[7]                                                                                                       ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.655      ;
; 0.516 ; vga_ctrl:vga_ctrl_inst|cnt_vs[2]                                                                                        ; vga_ctrl:vga_ctrl_inst|cnt_vs[5]                                                                                                       ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.655      ;
+-------+-------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clk'                                                                                                     ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                             ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------+
; 9.585  ; 9.585        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.585  ; 9.585        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; pll_vga_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.618  ; 9.618        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|o                                                        ;
; 9.628  ; 9.628        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; pll_vga_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|i                                                        ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|i                                                        ;
; 10.371 ; 10.371       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; pll_vga_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.382 ; 10.382       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|o                                                        ;
; 10.412 ; 10.412       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.412 ; 10.412       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; pll_vga_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; clk   ; Rise       ; clk                                                                ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'pll_vga_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                        ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                    ; Clock Edge ; Target                                                                                                                                  ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; 19.748 ; 19.978       ; 0.230          ; Low Pulse Width  ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|my_img_rom:u_rom|altsyncram:altsyncram_component|altsyncram_uvb1:auto_generated|ram_block1a12~porta_address_reg0 ;
; 19.748 ; 19.978       ; 0.230          ; Low Pulse Width  ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|my_img_rom:u_rom|altsyncram:altsyncram_component|altsyncram_uvb1:auto_generated|ram_block1a1~porta_address_reg0  ;
; 19.748 ; 19.978       ; 0.230          ; Low Pulse Width  ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|my_img_rom:u_rom|altsyncram:altsyncram_component|altsyncram_uvb1:auto_generated|ram_block1a2~porta_address_reg0  ;
; 19.748 ; 19.978       ; 0.230          ; Low Pulse Width  ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|my_img_rom:u_rom|altsyncram:altsyncram_component|altsyncram_uvb1:auto_generated|ram_block1a3~porta_address_reg0  ;
; 19.748 ; 19.978       ; 0.230          ; Low Pulse Width  ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|my_img_rom:u_rom|altsyncram:altsyncram_component|altsyncram_uvb1:auto_generated|ram_block1a7~porta_address_reg0  ;
; 19.749 ; 19.979       ; 0.230          ; Low Pulse Width  ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|my_img_rom:u_rom|altsyncram:altsyncram_component|altsyncram_uvb1:auto_generated|ram_block1a0~porta_address_reg0  ;
; 19.749 ; 19.979       ; 0.230          ; Low Pulse Width  ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|my_img_rom:u_rom|altsyncram:altsyncram_component|altsyncram_uvb1:auto_generated|ram_block1a4~porta_address_reg0  ;
; 19.749 ; 19.979       ; 0.230          ; Low Pulse Width  ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|my_img_rom:u_rom|altsyncram:altsyncram_component|altsyncram_uvb1:auto_generated|ram_block1a5~porta_address_reg0  ;
; 19.749 ; 19.979       ; 0.230          ; Low Pulse Width  ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|my_img_rom:u_rom|altsyncram:altsyncram_component|altsyncram_uvb1:auto_generated|ram_block1a6~porta_address_reg0  ;
; 19.749 ; 19.979       ; 0.230          ; Low Pulse Width  ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|my_img_rom:u_rom|altsyncram:altsyncram_component|altsyncram_uvb1:auto_generated|ram_block1a8~porta_address_reg0  ;
; 19.785 ; 20.001       ; 0.216          ; High Pulse Width ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_hs[0]                                                                                                        ;
; 19.785 ; 20.001       ; 0.216          ; High Pulse Width ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_hs[1]                                                                                                        ;
; 19.785 ; 20.001       ; 0.216          ; High Pulse Width ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_hs[2]                                                                                                        ;
; 19.785 ; 20.001       ; 0.216          ; High Pulse Width ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_hs[3]                                                                                                        ;
; 19.785 ; 20.001       ; 0.216          ; High Pulse Width ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_hs[4]                                                                                                        ;
; 19.785 ; 20.001       ; 0.216          ; High Pulse Width ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_hs[5]                                                                                                        ;
; 19.785 ; 20.001       ; 0.216          ; High Pulse Width ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_hs[6]                                                                                                        ;
; 19.785 ; 20.001       ; 0.216          ; High Pulse Width ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_hs[7]                                                                                                        ;
; 19.785 ; 20.001       ; 0.216          ; High Pulse Width ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_hs[8]                                                                                                        ;
; 19.785 ; 20.001       ; 0.216          ; High Pulse Width ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_hs[9]                                                                                                        ;
; 19.785 ; 20.001       ; 0.216          ; High Pulse Width ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|my_img_rom:u_rom|altsyncram:altsyncram_component|altsyncram_uvb1:auto_generated|address_reg_a[0]                 ;
; 19.785 ; 20.001       ; 0.216          ; High Pulse Width ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|rom_addr[0]                                                                                                      ;
; 19.785 ; 20.001       ; 0.216          ; High Pulse Width ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|rom_addr[10]                                                                                                     ;
; 19.785 ; 20.001       ; 0.216          ; High Pulse Width ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|rom_addr[11]                                                                                                     ;
; 19.785 ; 20.001       ; 0.216          ; High Pulse Width ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|rom_addr[12]                                                                                                     ;
; 19.785 ; 20.001       ; 0.216          ; High Pulse Width ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|rom_addr[13]                                                                                                     ;
; 19.785 ; 20.001       ; 0.216          ; High Pulse Width ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|rom_addr[1]                                                                                                      ;
; 19.785 ; 20.001       ; 0.216          ; High Pulse Width ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|rom_addr[2]                                                                                                      ;
; 19.785 ; 20.001       ; 0.216          ; High Pulse Width ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|rom_addr[3]                                                                                                      ;
; 19.785 ; 20.001       ; 0.216          ; High Pulse Width ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|rom_addr[4]                                                                                                      ;
; 19.785 ; 20.001       ; 0.216          ; High Pulse Width ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|rom_addr[5]                                                                                                      ;
; 19.785 ; 20.001       ; 0.216          ; High Pulse Width ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|rom_addr[6]                                                                                                      ;
; 19.785 ; 20.001       ; 0.216          ; High Pulse Width ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|rom_addr[7]                                                                                                      ;
; 19.785 ; 20.001       ; 0.216          ; High Pulse Width ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|rom_addr[8]                                                                                                      ;
; 19.785 ; 20.001       ; 0.216          ; High Pulse Width ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|rom_addr[9]                                                                                                      ;
; 19.785 ; 20.001       ; 0.216          ; High Pulse Width ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|vga_hs                                                                                                           ;
; 19.785 ; 20.001       ; 0.216          ; High Pulse Width ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|vga_rgb[0]                                                                                                       ;
; 19.785 ; 20.001       ; 0.216          ; High Pulse Width ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|vga_rgb[1]                                                                                                       ;
; 19.785 ; 20.001       ; 0.216          ; High Pulse Width ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|vga_rgb[2]                                                                                                       ;
; 19.785 ; 20.001       ; 0.216          ; High Pulse Width ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|vga_rgb[3]                                                                                                       ;
; 19.785 ; 20.001       ; 0.216          ; High Pulse Width ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|vga_rgb[4]                                                                                                       ;
; 19.785 ; 20.001       ; 0.216          ; High Pulse Width ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|vga_rgb[5]                                                                                                       ;
; 19.785 ; 20.001       ; 0.216          ; High Pulse Width ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|vga_rgb[6]                                                                                                       ;
; 19.785 ; 20.001       ; 0.216          ; High Pulse Width ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|vga_rgb[7]                                                                                                       ;
; 19.786 ; 20.002       ; 0.216          ; High Pulse Width ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_vs[0]                                                                                                        ;
; 19.786 ; 20.002       ; 0.216          ; High Pulse Width ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_vs[1]                                                                                                        ;
; 19.786 ; 20.002       ; 0.216          ; High Pulse Width ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_vs[2]                                                                                                        ;
; 19.786 ; 20.002       ; 0.216          ; High Pulse Width ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_vs[3]                                                                                                        ;
; 19.786 ; 20.002       ; 0.216          ; High Pulse Width ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_vs[4]                                                                                                        ;
; 19.786 ; 20.002       ; 0.216          ; High Pulse Width ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_vs[5]                                                                                                        ;
; 19.786 ; 20.002       ; 0.216          ; High Pulse Width ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_vs[6]                                                                                                        ;
; 19.786 ; 20.002       ; 0.216          ; High Pulse Width ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_vs[7]                                                                                                        ;
; 19.786 ; 20.002       ; 0.216          ; High Pulse Width ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_vs[8]                                                                                                        ;
; 19.786 ; 20.002       ; 0.216          ; High Pulse Width ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_vs[9]                                                                                                        ;
; 19.786 ; 20.002       ; 0.216          ; High Pulse Width ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|vga_vs                                                                                                           ;
; 19.787 ; 20.017       ; 0.230          ; High Pulse Width ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|my_img_rom:u_rom|altsyncram:altsyncram_component|altsyncram_uvb1:auto_generated|ram_block1a0~porta_address_reg0  ;
; 19.787 ; 20.017       ; 0.230          ; High Pulse Width ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|my_img_rom:u_rom|altsyncram:altsyncram_component|altsyncram_uvb1:auto_generated|ram_block1a12~porta_address_reg0 ;
; 19.787 ; 20.017       ; 0.230          ; High Pulse Width ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|my_img_rom:u_rom|altsyncram:altsyncram_component|altsyncram_uvb1:auto_generated|ram_block1a2~porta_address_reg0  ;
; 19.787 ; 20.017       ; 0.230          ; High Pulse Width ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|my_img_rom:u_rom|altsyncram:altsyncram_component|altsyncram_uvb1:auto_generated|ram_block1a5~porta_address_reg0  ;
; 19.787 ; 20.017       ; 0.230          ; High Pulse Width ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|my_img_rom:u_rom|altsyncram:altsyncram_component|altsyncram_uvb1:auto_generated|ram_block1a7~porta_address_reg0  ;
; 19.788 ; 20.018       ; 0.230          ; High Pulse Width ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|my_img_rom:u_rom|altsyncram:altsyncram_component|altsyncram_uvb1:auto_generated|ram_block1a1~porta_address_reg0  ;
; 19.788 ; 20.018       ; 0.230          ; High Pulse Width ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|my_img_rom:u_rom|altsyncram:altsyncram_component|altsyncram_uvb1:auto_generated|ram_block1a3~porta_address_reg0  ;
; 19.788 ; 20.018       ; 0.230          ; High Pulse Width ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|my_img_rom:u_rom|altsyncram:altsyncram_component|altsyncram_uvb1:auto_generated|ram_block1a4~porta_address_reg0  ;
; 19.788 ; 20.018       ; 0.230          ; High Pulse Width ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|my_img_rom:u_rom|altsyncram:altsyncram_component|altsyncram_uvb1:auto_generated|ram_block1a6~porta_address_reg0  ;
; 19.788 ; 20.018       ; 0.230          ; High Pulse Width ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|my_img_rom:u_rom|altsyncram:altsyncram_component|altsyncram_uvb1:auto_generated|ram_block1a8~porta_address_reg0  ;
; 19.812 ; 19.996       ; 0.184          ; Low Pulse Width  ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_hs[0]                                                                                                        ;
; 19.812 ; 19.996       ; 0.184          ; Low Pulse Width  ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_hs[1]                                                                                                        ;
; 19.812 ; 19.996       ; 0.184          ; Low Pulse Width  ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_hs[2]                                                                                                        ;
; 19.812 ; 19.996       ; 0.184          ; Low Pulse Width  ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_hs[3]                                                                                                        ;
; 19.812 ; 19.996       ; 0.184          ; Low Pulse Width  ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_hs[4]                                                                                                        ;
; 19.812 ; 19.996       ; 0.184          ; Low Pulse Width  ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_hs[5]                                                                                                        ;
; 19.812 ; 19.996       ; 0.184          ; Low Pulse Width  ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_hs[6]                                                                                                        ;
; 19.812 ; 19.996       ; 0.184          ; Low Pulse Width  ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_hs[7]                                                                                                        ;
; 19.812 ; 19.996       ; 0.184          ; Low Pulse Width  ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_hs[8]                                                                                                        ;
; 19.812 ; 19.996       ; 0.184          ; Low Pulse Width  ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_hs[9]                                                                                                        ;
; 19.812 ; 19.996       ; 0.184          ; Low Pulse Width  ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_vs[0]                                                                                                        ;
; 19.812 ; 19.996       ; 0.184          ; Low Pulse Width  ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_vs[1]                                                                                                        ;
; 19.812 ; 19.996       ; 0.184          ; Low Pulse Width  ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_vs[2]                                                                                                        ;
; 19.812 ; 19.996       ; 0.184          ; Low Pulse Width  ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_vs[3]                                                                                                        ;
; 19.812 ; 19.996       ; 0.184          ; Low Pulse Width  ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_vs[4]                                                                                                        ;
; 19.812 ; 19.996       ; 0.184          ; Low Pulse Width  ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_vs[5]                                                                                                        ;
; 19.812 ; 19.996       ; 0.184          ; Low Pulse Width  ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_vs[6]                                                                                                        ;
; 19.812 ; 19.996       ; 0.184          ; Low Pulse Width  ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_vs[7]                                                                                                        ;
; 19.812 ; 19.996       ; 0.184          ; Low Pulse Width  ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_vs[8]                                                                                                        ;
; 19.812 ; 19.996       ; 0.184          ; Low Pulse Width  ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_vs[9]                                                                                                        ;
; 19.812 ; 19.996       ; 0.184          ; Low Pulse Width  ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|rom_addr[0]                                                                                                      ;
; 19.812 ; 19.996       ; 0.184          ; Low Pulse Width  ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|rom_addr[10]                                                                                                     ;
; 19.812 ; 19.996       ; 0.184          ; Low Pulse Width  ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|rom_addr[11]                                                                                                     ;
; 19.812 ; 19.996       ; 0.184          ; Low Pulse Width  ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|rom_addr[12]                                                                                                     ;
; 19.812 ; 19.996       ; 0.184          ; Low Pulse Width  ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|rom_addr[13]                                                                                                     ;
; 19.812 ; 19.996       ; 0.184          ; Low Pulse Width  ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|rom_addr[1]                                                                                                      ;
; 19.812 ; 19.996       ; 0.184          ; Low Pulse Width  ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|rom_addr[2]                                                                                                      ;
; 19.812 ; 19.996       ; 0.184          ; Low Pulse Width  ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|rom_addr[3]                                                                                                      ;
; 19.812 ; 19.996       ; 0.184          ; Low Pulse Width  ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|rom_addr[4]                                                                                                      ;
; 19.812 ; 19.996       ; 0.184          ; Low Pulse Width  ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|rom_addr[5]                                                                                                      ;
; 19.812 ; 19.996       ; 0.184          ; Low Pulse Width  ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|rom_addr[6]                                                                                                      ;
; 19.812 ; 19.996       ; 0.184          ; Low Pulse Width  ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|rom_addr[7]                                                                                                      ;
; 19.812 ; 19.996       ; 0.184          ; Low Pulse Width  ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|rom_addr[8]                                                                                                      ;
; 19.812 ; 19.996       ; 0.184          ; Low Pulse Width  ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|rom_addr[9]                                                                                                      ;
; 19.812 ; 19.996       ; 0.184          ; Low Pulse Width  ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|vga_hs                                                                                                           ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                            ;
+-------------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+-------------+------------+-------+-------+------------+----------------------------------------------------------+
; vga_hs      ; clk        ; 2.396 ; 2.315 ; Rise       ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ;
; vga_rgb[*]  ; clk        ; 2.544 ; 2.629 ; Rise       ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[0] ; clk        ; 2.154 ; 2.203 ; Rise       ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[1] ; clk        ; 2.278 ; 2.326 ; Rise       ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[2] ; clk        ; 2.401 ; 2.469 ; Rise       ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[3] ; clk        ; 2.544 ; 2.629 ; Rise       ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[4] ; clk        ; 2.392 ; 2.466 ; Rise       ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[5] ; clk        ; 2.358 ; 2.437 ; Rise       ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[6] ; clk        ; 2.454 ; 2.537 ; Rise       ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[7] ; clk        ; 2.330 ; 2.401 ; Rise       ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ;
; vga_vs      ; clk        ; 2.516 ; 2.440 ; Rise       ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-------------+------------+-------+-------+------------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                    ;
+-------------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+-------------+------------+-------+-------+------------+----------------------------------------------------------+
; vga_hs      ; clk        ; 2.129 ; 2.051 ; Rise       ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ;
; vga_rgb[*]  ; clk        ; 1.897 ; 1.943 ; Rise       ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[0] ; clk        ; 1.897 ; 1.943 ; Rise       ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[1] ; clk        ; 2.016 ; 2.061 ; Rise       ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[2] ; clk        ; 2.134 ; 2.199 ; Rise       ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[3] ; clk        ; 2.271 ; 2.351 ; Rise       ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[4] ; clk        ; 2.125 ; 2.195 ; Rise       ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[5] ; clk        ; 2.092 ; 2.168 ; Rise       ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[6] ; clk        ; 2.184 ; 2.262 ; Rise       ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[7] ; clk        ; 2.065 ; 2.132 ; Rise       ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ;
; vga_vs      ; clk        ; 2.244 ; 2.171 ; Rise       ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-------------+------------+-------+-------+------------+----------------------------------------------------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                   ;
+-----------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                                     ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-----------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                                          ; 32.302 ; 0.250 ; N/A      ; N/A     ; 9.585               ;
;  clk                                                      ; N/A    ; N/A   ; N/A      ; N/A     ; 9.585               ;
;  pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 32.302 ; 0.250 ; N/A      ; N/A     ; 19.736              ;
; Design-wide TNS                                           ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  clk                                                      ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+-----------------------------------------------------------+--------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                            ;
+-------------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+-------------+------------+-------+-------+------------+----------------------------------------------------------+
; vga_hs      ; clk        ; 3.883 ; 3.828 ; Rise       ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ;
; vga_rgb[*]  ; clk        ; 4.213 ; 4.240 ; Rise       ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[0] ; clk        ; 3.551 ; 3.590 ; Rise       ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[1] ; clk        ; 3.766 ; 3.786 ; Rise       ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[2] ; clk        ; 3.973 ; 3.974 ; Rise       ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[3] ; clk        ; 4.213 ; 4.240 ; Rise       ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[4] ; clk        ; 3.974 ; 3.984 ; Rise       ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[5] ; clk        ; 3.870 ; 3.934 ; Rise       ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[6] ; clk        ; 4.112 ; 4.123 ; Rise       ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[7] ; clk        ; 3.854 ; 3.896 ; Rise       ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ;
; vga_vs      ; clk        ; 4.046 ; 3.997 ; Rise       ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-------------+------------+-------+-------+------------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                    ;
+-------------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+-------------+------------+-------+-------+------------+----------------------------------------------------------+
; vga_hs      ; clk        ; 2.129 ; 2.051 ; Rise       ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ;
; vga_rgb[*]  ; clk        ; 1.897 ; 1.943 ; Rise       ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[0] ; clk        ; 1.897 ; 1.943 ; Rise       ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[1] ; clk        ; 2.016 ; 2.061 ; Rise       ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[2] ; clk        ; 2.134 ; 2.199 ; Rise       ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[3] ; clk        ; 2.271 ; 2.351 ; Rise       ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[4] ; clk        ; 2.125 ; 2.195 ; Rise       ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[5] ; clk        ; 2.092 ; 2.168 ; Rise       ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[6] ; clk        ; 2.184 ; 2.262 ; Rise       ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[7] ; clk        ; 2.065 ; 2.132 ; Rise       ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ;
; vga_vs      ; clk        ; 2.244 ; 2.171 ; Rise       ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-------------+------------+-------+-------+------------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+
; vga_vs        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; vga_hs        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; vga_rgb[0]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; vga_rgb[1]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; vga_rgb[2]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; vga_rgb[3]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; vga_rgb[4]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; vga_rgb[5]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; vga_rgb[6]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; vga_rgb[7]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; rst_n                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clk                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; vga_vs        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.26e-007 V                  ; 2.35 V              ; -0.0109 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-010 s                 ; 8.05e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 7.26e-007 V                 ; 2.35 V             ; -0.0109 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-010 s                ; 8.05e-010 s                ; Yes                       ; Yes                       ;
; vga_hs        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.26e-007 V                  ; 2.35 V              ; -0.0109 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-010 s                 ; 8.05e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 7.26e-007 V                 ; 2.35 V             ; -0.0109 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-010 s                ; 8.05e-010 s                ; Yes                       ; Yes                       ;
; vga_rgb[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.26e-007 V                  ; 2.35 V              ; -0.0109 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-010 s                 ; 8.05e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 7.26e-007 V                 ; 2.35 V             ; -0.0109 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-010 s                ; 8.05e-010 s                ; Yes                       ; Yes                       ;
; vga_rgb[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.26e-007 V                  ; 2.35 V              ; -0.0109 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-010 s                 ; 8.05e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 7.26e-007 V                 ; 2.35 V             ; -0.0109 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-010 s                ; 8.05e-010 s                ; Yes                       ; Yes                       ;
; vga_rgb[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.26e-007 V                  ; 2.35 V              ; -0.0109 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-010 s                 ; 8.05e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 7.26e-007 V                 ; 2.35 V             ; -0.0109 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-010 s                ; 8.05e-010 s                ; Yes                       ; Yes                       ;
; vga_rgb[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.26e-007 V                  ; 2.35 V              ; -0.0109 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-010 s                 ; 8.05e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 7.26e-007 V                 ; 2.35 V             ; -0.0109 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-010 s                ; 8.05e-010 s                ; Yes                       ; Yes                       ;
; vga_rgb[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.26e-007 V                  ; 2.35 V              ; -0.0109 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-010 s                 ; 8.05e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 7.26e-007 V                 ; 2.35 V             ; -0.0109 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-010 s                ; 8.05e-010 s                ; Yes                       ; Yes                       ;
; vga_rgb[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.26e-007 V                  ; 2.35 V              ; -0.0109 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-010 s                 ; 8.05e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 7.26e-007 V                 ; 2.35 V             ; -0.0109 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-010 s                ; 8.05e-010 s                ; Yes                       ; Yes                       ;
; vga_rgb[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.26e-007 V                  ; 2.35 V              ; -0.0109 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-010 s                 ; 8.05e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 7.26e-007 V                 ; 2.35 V             ; -0.0109 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-010 s                ; 8.05e-010 s                ; Yes                       ; Yes                       ;
; vga_rgb[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.26e-007 V                  ; 2.35 V              ; -0.0109 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-010 s                 ; 8.05e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 7.26e-007 V                 ; 2.35 V             ; -0.0109 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-010 s                ; 8.05e-010 s                ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.68e-007 V                  ; 2.35 V              ; -0.0132 V           ; 0.2 V                                ; 0.027 V                              ; 5.26e-010 s                 ; 4.81e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 5.68e-007 V                 ; 2.35 V             ; -0.0132 V          ; 0.2 V                               ; 0.027 V                             ; 5.26e-010 s                ; 4.81e-010 s                ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.36e-007 V                  ; 2.35 V              ; -0.00447 V          ; 0.18 V                               ; 0.019 V                              ; 7.23e-010 s                 ; 9.82e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 9.36e-007 V                 ; 2.35 V             ; -0.00447 V         ; 0.18 V                              ; 0.019 V                             ; 7.23e-010 s                ; 9.82e-010 s                ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; vga_vs        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-008 V                  ; 2.71 V              ; -0.0352 V           ; 0.253 V                              ; 0.07 V                               ; 4.96e-010 s                 ; 5.19e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-008 V                 ; 2.71 V             ; -0.0352 V          ; 0.253 V                             ; 0.07 V                              ; 4.96e-010 s                ; 5.19e-010 s                ; No                        ; Yes                       ;
; vga_hs        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-008 V                  ; 2.71 V              ; -0.0352 V           ; 0.253 V                              ; 0.07 V                               ; 4.96e-010 s                 ; 5.19e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-008 V                 ; 2.71 V             ; -0.0352 V          ; 0.253 V                             ; 0.07 V                              ; 4.96e-010 s                ; 5.19e-010 s                ; No                        ; Yes                       ;
; vga_rgb[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-008 V                  ; 2.71 V              ; -0.0352 V           ; 0.253 V                              ; 0.07 V                               ; 4.96e-010 s                 ; 5.19e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-008 V                 ; 2.71 V             ; -0.0352 V          ; 0.253 V                             ; 0.07 V                              ; 4.96e-010 s                ; 5.19e-010 s                ; No                        ; Yes                       ;
; vga_rgb[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-008 V                  ; 2.71 V              ; -0.0352 V           ; 0.253 V                              ; 0.07 V                               ; 4.96e-010 s                 ; 5.19e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-008 V                 ; 2.71 V             ; -0.0352 V          ; 0.253 V                             ; 0.07 V                              ; 4.96e-010 s                ; 5.19e-010 s                ; No                        ; Yes                       ;
; vga_rgb[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-008 V                  ; 2.71 V              ; -0.0352 V           ; 0.253 V                              ; 0.07 V                               ; 4.96e-010 s                 ; 5.19e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-008 V                 ; 2.71 V             ; -0.0352 V          ; 0.253 V                             ; 0.07 V                              ; 4.96e-010 s                ; 5.19e-010 s                ; No                        ; Yes                       ;
; vga_rgb[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-008 V                  ; 2.71 V              ; -0.0352 V           ; 0.253 V                              ; 0.07 V                               ; 4.96e-010 s                 ; 5.19e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-008 V                 ; 2.71 V             ; -0.0352 V          ; 0.253 V                             ; 0.07 V                              ; 4.96e-010 s                ; 5.19e-010 s                ; No                        ; Yes                       ;
; vga_rgb[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-008 V                  ; 2.71 V              ; -0.0352 V           ; 0.253 V                              ; 0.07 V                               ; 4.96e-010 s                 ; 5.19e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-008 V                 ; 2.71 V             ; -0.0352 V          ; 0.253 V                             ; 0.07 V                              ; 4.96e-010 s                ; 5.19e-010 s                ; No                        ; Yes                       ;
; vga_rgb[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-008 V                  ; 2.71 V              ; -0.0352 V           ; 0.253 V                              ; 0.07 V                               ; 4.96e-010 s                 ; 5.19e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-008 V                 ; 2.71 V             ; -0.0352 V          ; 0.253 V                             ; 0.07 V                              ; 4.96e-010 s                ; 5.19e-010 s                ; No                        ; Yes                       ;
; vga_rgb[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-008 V                  ; 2.71 V              ; -0.0352 V           ; 0.253 V                              ; 0.07 V                               ; 4.96e-010 s                 ; 5.19e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-008 V                 ; 2.71 V             ; -0.0352 V          ; 0.253 V                             ; 0.07 V                              ; 4.96e-010 s                ; 5.19e-010 s                ; No                        ; Yes                       ;
; vga_rgb[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-008 V                  ; 2.71 V              ; -0.0352 V           ; 0.253 V                              ; 0.07 V                               ; 4.96e-010 s                 ; 5.19e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-008 V                 ; 2.71 V             ; -0.0352 V          ; 0.253 V                             ; 0.07 V                              ; 4.96e-010 s                ; 5.19e-010 s                ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.19e-008 V                  ; 2.72 V              ; -0.0747 V           ; 0.28 V                               ; 0.169 V                              ; 3.1e-010 s                  ; 3.01e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.19e-008 V                 ; 2.72 V             ; -0.0747 V          ; 0.28 V                              ; 0.169 V                             ; 3.1e-010 s                 ; 3.01e-010 s                ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.53e-008 V                  ; 2.7 V               ; -0.0208 V           ; 0.204 V                              ; 0.049 V                              ; 4.85e-010 s                 ; 6.71e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 3.53e-008 V                 ; 2.7 V              ; -0.0208 V          ; 0.204 V                             ; 0.049 V                             ; 4.85e-010 s                ; 6.71e-010 s                ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                 ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                               ; To Clock                                                 ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 18124    ; 0        ; 0        ; 0        ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                  ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                               ; To Clock                                                 ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] ; 18124    ; 0        ; 0        ; 0        ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 1     ; 1    ;
; Unconstrained Output Ports      ; 10    ; 10   ;
; Unconstrained Output Port Paths ; 10    ; 10   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II TimeQuest Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Fri Dec 12 10:45:38 2025
Info: Command: quartus_sta Lab12_1131417 -c Lab12_1131417
Info: qsta_default_script.tcl version: #1
Info: Core supply voltage is 1.2V
Info: Low junction temperature is 0 degrees C
Info: High junction temperature is 85 degrees C
Critical Warning: Synopsys Design Constraints File file not found: 'Lab12_1131417.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info: No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info: Deriving PLL Clocks
    Info: create_clock -period 20.000 -waveform {0.000 10.000} -name clk clk
    Info: create_generated_clock -source {pll_vga_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 2 -duty_cycle 50.00 -name {pll_vga_inst|altpll_component|auto_generated|pll1|clk[0]} {pll_vga_inst|altpll_component|auto_generated|pll1|clk[0]}
Info: No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info: The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Info: No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info: Deriving Clock Uncertainty
    Info: set_clock_uncertainty -rise_from [get_clocks {pll_vga_inst|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {pll_vga_inst|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {pll_vga_inst|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {pll_vga_inst|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {pll_vga_inst|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {pll_vga_inst|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {pll_vga_inst|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {pll_vga_inst|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {pll_vga_inst|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {pll_vga_inst|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {pll_vga_inst|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {pll_vga_inst|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {pll_vga_inst|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {pll_vga_inst|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {pll_vga_inst|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {pll_vga_inst|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
Info: Analyzing Slow 1200mV 85C Model
Info: Worst-case setup slack is 32.302
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    32.302         0.000 pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] 
Info: Worst-case hold slack is 0.489
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.489         0.000 pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] 
Info: No Recovery paths to report
Info: No Removal paths to report
Info: Worst-case minimum pulse width slack is 9.825
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     9.825         0.000 clk 
    Info:    19.736         0.000 pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Slow 1200mV 0C Model
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Info: Deriving Clock Uncertainty
    Info: set_clock_uncertainty -rise_from [get_clocks {pll_vga_inst|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {pll_vga_inst|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {pll_vga_inst|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {pll_vga_inst|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {pll_vga_inst|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {pll_vga_inst|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {pll_vga_inst|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {pll_vga_inst|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {pll_vga_inst|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {pll_vga_inst|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {pll_vga_inst|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {pll_vga_inst|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {pll_vga_inst|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {pll_vga_inst|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {pll_vga_inst|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {pll_vga_inst|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
Info: Worst-case setup slack is 33.082
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    33.082         0.000 pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] 
Info: Worst-case hold slack is 0.438
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.438         0.000 pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] 
Info: No Recovery paths to report
Info: No Removal paths to report
Info: Worst-case minimum pulse width slack is 9.785
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     9.785         0.000 clk 
    Info:    19.742         0.000 pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Fast 1200mV 0C Model
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Info: Deriving Clock Uncertainty
    Info: set_clock_uncertainty -rise_from [get_clocks {pll_vga_inst|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {pll_vga_inst|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {pll_vga_inst|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {pll_vga_inst|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {pll_vga_inst|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {pll_vga_inst|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {pll_vga_inst|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {pll_vga_inst|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {pll_vga_inst|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {pll_vga_inst|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {pll_vga_inst|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {pll_vga_inst|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {pll_vga_inst|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {pll_vga_inst|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {pll_vga_inst|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {pll_vga_inst|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
Info: Worst-case setup slack is 35.625
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    35.625         0.000 pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] 
Info: Worst-case hold slack is 0.250
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.250         0.000 pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] 
Info: No Recovery paths to report
Info: No Removal paths to report
Info: Worst-case minimum pulse width slack is 9.585
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     9.585         0.000 clk 
    Info:    19.748         0.000 pll_vga_inst|altpll_component|auto_generated|pll1|clk[0] 
Info: Design is not fully constrained for setup requirements
Info: Design is not fully constrained for hold requirements
Info: Quartus II TimeQuest Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 265 megabytes
    Info: Processing ended: Fri Dec 12 10:45:39 2025
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


