Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Wed Jan  6 22:21:34 2021
| Host         : DESKTOP-51KS390 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Audio_with_PDM_and_PWM_timing_summary_routed.rpt -pb Audio_with_PDM_and_PWM_timing_summary_routed.pb -rpx Audio_with_PDM_and_PWM_timing_summary_routed.rpx -warn_on_violation
| Design       : Audio_with_PDM_and_PWM
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (4216)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (5198)
5. checking no_input_delay (3)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (4216)
---------------------------
 There are 4216 register/latch pins with no clock driven by root clock pin: clk_divider/divided_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (5198)
---------------------------------------------------
 There are 5198 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.686        0.000                      0                   11        0.174        0.000                      0                   11        4.500        0.000                       0                     7  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.686        0.000                      0                   11        0.174        0.000                      0                   11        4.500        0.000                       0                     7  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.686ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.174ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.686ns  (required time - arrival time)
  Source:                 clk_divider/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_divider/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.850ns  (logic 0.580ns (31.359%)  route 1.270ns (68.641%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           1.625     5.228    clk_divider/Clk_IBUF_BUFG
    SLICE_X53Y96         FDRE                                         r  clk_divider/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y96         FDRE (Prop_fdre_C_Q)         0.456     5.684 r  clk_divider/counter_reg[3]/Q
                         net (fo=4, routed)           0.882     6.566    clk_divider/counter[3]
    SLICE_X53Y96         LUT5 (Prop_lut5_I0_O)        0.124     6.690 r  clk_divider/counter[4]_i_1__0/O
                         net (fo=5, routed)           0.387     7.077    clk_divider/counter[4]_i_1__0_n_0
    SLICE_X53Y96         FDRE                                         r  clk_divider/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           1.504    14.927    clk_divider/Clk_IBUF_BUFG
    SLICE_X53Y96         FDRE                                         r  clk_divider/counter_reg[0]/C
                         clock pessimism              0.301    15.228    
                         clock uncertainty           -0.035    15.192    
    SLICE_X53Y96         FDRE (Setup_fdre_C_R)       -0.429    14.763    clk_divider/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.763    
                         arrival time                          -7.077    
  -------------------------------------------------------------------
                         slack                                  7.686    

Slack (MET) :             7.686ns  (required time - arrival time)
  Source:                 clk_divider/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_divider/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.850ns  (logic 0.580ns (31.359%)  route 1.270ns (68.641%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           1.625     5.228    clk_divider/Clk_IBUF_BUFG
    SLICE_X53Y96         FDRE                                         r  clk_divider/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y96         FDRE (Prop_fdre_C_Q)         0.456     5.684 r  clk_divider/counter_reg[3]/Q
                         net (fo=4, routed)           0.882     6.566    clk_divider/counter[3]
    SLICE_X53Y96         LUT5 (Prop_lut5_I0_O)        0.124     6.690 r  clk_divider/counter[4]_i_1__0/O
                         net (fo=5, routed)           0.387     7.077    clk_divider/counter[4]_i_1__0_n_0
    SLICE_X53Y96         FDRE                                         r  clk_divider/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           1.504    14.927    clk_divider/Clk_IBUF_BUFG
    SLICE_X53Y96         FDRE                                         r  clk_divider/counter_reg[1]/C
                         clock pessimism              0.301    15.228    
                         clock uncertainty           -0.035    15.192    
    SLICE_X53Y96         FDRE (Setup_fdre_C_R)       -0.429    14.763    clk_divider/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.763    
                         arrival time                          -7.077    
  -------------------------------------------------------------------
                         slack                                  7.686    

Slack (MET) :             7.686ns  (required time - arrival time)
  Source:                 clk_divider/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_divider/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.850ns  (logic 0.580ns (31.359%)  route 1.270ns (68.641%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           1.625     5.228    clk_divider/Clk_IBUF_BUFG
    SLICE_X53Y96         FDRE                                         r  clk_divider/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y96         FDRE (Prop_fdre_C_Q)         0.456     5.684 r  clk_divider/counter_reg[3]/Q
                         net (fo=4, routed)           0.882     6.566    clk_divider/counter[3]
    SLICE_X53Y96         LUT5 (Prop_lut5_I0_O)        0.124     6.690 r  clk_divider/counter[4]_i_1__0/O
                         net (fo=5, routed)           0.387     7.077    clk_divider/counter[4]_i_1__0_n_0
    SLICE_X53Y96         FDRE                                         r  clk_divider/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           1.504    14.927    clk_divider/Clk_IBUF_BUFG
    SLICE_X53Y96         FDRE                                         r  clk_divider/counter_reg[2]/C
                         clock pessimism              0.301    15.228    
                         clock uncertainty           -0.035    15.192    
    SLICE_X53Y96         FDRE (Setup_fdre_C_R)       -0.429    14.763    clk_divider/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.763    
                         arrival time                          -7.077    
  -------------------------------------------------------------------
                         slack                                  7.686    

Slack (MET) :             7.686ns  (required time - arrival time)
  Source:                 clk_divider/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_divider/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.850ns  (logic 0.580ns (31.359%)  route 1.270ns (68.641%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           1.625     5.228    clk_divider/Clk_IBUF_BUFG
    SLICE_X53Y96         FDRE                                         r  clk_divider/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y96         FDRE (Prop_fdre_C_Q)         0.456     5.684 r  clk_divider/counter_reg[3]/Q
                         net (fo=4, routed)           0.882     6.566    clk_divider/counter[3]
    SLICE_X53Y96         LUT5 (Prop_lut5_I0_O)        0.124     6.690 r  clk_divider/counter[4]_i_1__0/O
                         net (fo=5, routed)           0.387     7.077    clk_divider/counter[4]_i_1__0_n_0
    SLICE_X53Y96         FDRE                                         r  clk_divider/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           1.504    14.927    clk_divider/Clk_IBUF_BUFG
    SLICE_X53Y96         FDRE                                         r  clk_divider/counter_reg[3]/C
                         clock pessimism              0.301    15.228    
                         clock uncertainty           -0.035    15.192    
    SLICE_X53Y96         FDRE (Setup_fdre_C_R)       -0.429    14.763    clk_divider/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.763    
                         arrival time                          -7.077    
  -------------------------------------------------------------------
                         slack                                  7.686    

Slack (MET) :             7.686ns  (required time - arrival time)
  Source:                 clk_divider/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_divider/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.850ns  (logic 0.580ns (31.359%)  route 1.270ns (68.641%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           1.625     5.228    clk_divider/Clk_IBUF_BUFG
    SLICE_X53Y96         FDRE                                         r  clk_divider/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y96         FDRE (Prop_fdre_C_Q)         0.456     5.684 r  clk_divider/counter_reg[3]/Q
                         net (fo=4, routed)           0.882     6.566    clk_divider/counter[3]
    SLICE_X53Y96         LUT5 (Prop_lut5_I0_O)        0.124     6.690 r  clk_divider/counter[4]_i_1__0/O
                         net (fo=5, routed)           0.387     7.077    clk_divider/counter[4]_i_1__0_n_0
    SLICE_X53Y96         FDRE                                         r  clk_divider/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           1.504    14.927    clk_divider/Clk_IBUF_BUFG
    SLICE_X53Y96         FDRE                                         r  clk_divider/counter_reg[4]/C
                         clock pessimism              0.301    15.228    
                         clock uncertainty           -0.035    15.192    
    SLICE_X53Y96         FDRE (Setup_fdre_C_R)       -0.429    14.763    clk_divider/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         14.763    
                         arrival time                          -7.077    
  -------------------------------------------------------------------
                         slack                                  7.686    

Slack (MET) :             8.408ns  (required time - arrival time)
  Source:                 clk_divider/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_divider/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.632ns  (logic 0.746ns (45.711%)  route 0.886ns (54.289%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           1.625     5.228    clk_divider/Clk_IBUF_BUFG
    SLICE_X53Y96         FDRE                                         r  clk_divider/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y96         FDRE (Prop_fdre_C_Q)         0.419     5.647 r  clk_divider/counter_reg[2]/Q
                         net (fo=5, routed)           0.886     6.533    clk_divider/counter[2]
    SLICE_X53Y96         LUT3 (Prop_lut3_I2_O)        0.327     6.860 r  clk_divider/counter[2]_i_1/O
                         net (fo=1, routed)           0.000     6.860    clk_divider/counter[2]_i_1_n_0
    SLICE_X53Y96         FDRE                                         r  clk_divider/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           1.504    14.927    clk_divider/Clk_IBUF_BUFG
    SLICE_X53Y96         FDRE                                         r  clk_divider/counter_reg[2]/C
                         clock pessimism              0.301    15.228    
                         clock uncertainty           -0.035    15.192    
    SLICE_X53Y96         FDRE (Setup_fdre_C_D)        0.075    15.267    clk_divider/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         15.267    
                         arrival time                          -6.860    
  -------------------------------------------------------------------
                         slack                                  8.408    

Slack (MET) :             8.431ns  (required time - arrival time)
  Source:                 clk_divider/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_divider/divided_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.540ns  (logic 0.715ns (46.414%)  route 0.825ns (53.586%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           1.625     5.228    clk_divider/Clk_IBUF_BUFG
    SLICE_X53Y96         FDRE                                         r  clk_divider/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y96         FDRE (Prop_fdre_C_Q)         0.419     5.647 r  clk_divider/counter_reg[4]/Q
                         net (fo=3, routed)           0.825     6.472    clk_divider/counter[4]
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.296     6.768 r  clk_divider/divided_clk_i_1/O
                         net (fo=1, routed)           0.000     6.768    clk_divider/divided_clk_i_1_n_0
    SLICE_X52Y96         FDRE                                         r  clk_divider/divided_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           1.504    14.927    clk_divider/Clk_IBUF_BUFG
    SLICE_X52Y96         FDRE                                         r  clk_divider/divided_clk_reg/C
                         clock pessimism              0.279    15.206    
                         clock uncertainty           -0.035    15.170    
    SLICE_X52Y96         FDRE (Setup_fdre_C_D)        0.029    15.199    clk_divider/divided_clk_reg
  -------------------------------------------------------------------
                         required time                         15.199    
                         arrival time                          -6.768    
  -------------------------------------------------------------------
                         slack                                  8.431    

Slack (MET) :             8.508ns  (required time - arrival time)
  Source:                 clk_divider/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_divider/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.485ns  (logic 0.580ns (39.048%)  route 0.905ns (60.952%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           1.625     5.228    clk_divider/Clk_IBUF_BUFG
    SLICE_X53Y96         FDRE                                         r  clk_divider/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y96         FDRE (Prop_fdre_C_Q)         0.456     5.684 r  clk_divider/counter_reg[1]/Q
                         net (fo=6, routed)           0.905     6.589    clk_divider/counter[1]
    SLICE_X53Y96         LUT2 (Prop_lut2_I1_O)        0.124     6.713 r  clk_divider/counter[1]_i_1/O
                         net (fo=1, routed)           0.000     6.713    clk_divider/counter[1]_i_1_n_0
    SLICE_X53Y96         FDRE                                         r  clk_divider/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           1.504    14.927    clk_divider/Clk_IBUF_BUFG
    SLICE_X53Y96         FDRE                                         r  clk_divider/counter_reg[1]/C
                         clock pessimism              0.301    15.228    
                         clock uncertainty           -0.035    15.192    
    SLICE_X53Y96         FDRE (Setup_fdre_C_D)        0.029    15.221    clk_divider/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         15.221    
                         arrival time                          -6.713    
  -------------------------------------------------------------------
                         slack                                  8.508    

Slack (MET) :             8.514ns  (required time - arrival time)
  Source:                 clk_divider/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_divider/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.481ns  (logic 0.580ns (39.158%)  route 0.901ns (60.842%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           1.625     5.228    clk_divider/Clk_IBUF_BUFG
    SLICE_X53Y96         FDRE                                         r  clk_divider/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y96         FDRE (Prop_fdre_C_Q)         0.456     5.684 r  clk_divider/counter_reg[0]/Q
                         net (fo=7, routed)           0.901     6.585    clk_divider/counter[0]
    SLICE_X53Y96         LUT4 (Prop_lut4_I1_O)        0.124     6.709 r  clk_divider/counter[3]_i_1/O
                         net (fo=1, routed)           0.000     6.709    clk_divider/counter[3]_i_1_n_0
    SLICE_X53Y96         FDRE                                         r  clk_divider/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           1.504    14.927    clk_divider/Clk_IBUF_BUFG
    SLICE_X53Y96         FDRE                                         r  clk_divider/counter_reg[3]/C
                         clock pessimism              0.301    15.228    
                         clock uncertainty           -0.035    15.192    
    SLICE_X53Y96         FDRE (Setup_fdre_C_D)        0.031    15.223    clk_divider/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         15.223    
                         arrival time                          -6.709    
  -------------------------------------------------------------------
                         slack                                  8.514    

Slack (MET) :             8.530ns  (required time - arrival time)
  Source:                 clk_divider/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_divider/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.509ns  (logic 0.608ns (40.287%)  route 0.901ns (59.713%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           1.625     5.228    clk_divider/Clk_IBUF_BUFG
    SLICE_X53Y96         FDRE                                         r  clk_divider/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y96         FDRE (Prop_fdre_C_Q)         0.456     5.684 r  clk_divider/counter_reg[0]/Q
                         net (fo=7, routed)           0.901     6.585    clk_divider/counter[0]
    SLICE_X53Y96         LUT5 (Prop_lut5_I1_O)        0.152     6.737 r  clk_divider/counter[4]_i_2/O
                         net (fo=1, routed)           0.000     6.737    clk_divider/counter[4]_i_2_n_0
    SLICE_X53Y96         FDRE                                         r  clk_divider/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           1.504    14.927    clk_divider/Clk_IBUF_BUFG
    SLICE_X53Y96         FDRE                                         r  clk_divider/counter_reg[4]/C
                         clock pessimism              0.301    15.228    
                         clock uncertainty           -0.035    15.192    
    SLICE_X53Y96         FDRE (Setup_fdre_C_D)        0.075    15.267    clk_divider/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         15.267    
                         arrival time                          -6.737    
  -------------------------------------------------------------------
                         slack                                  8.530    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 clk_divider/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_divider/divided_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.186ns (67.005%)  route 0.092ns (32.995%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           0.564     1.483    clk_divider/Clk_IBUF_BUFG
    SLICE_X53Y96         FDRE                                         r  clk_divider/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y96         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  clk_divider/counter_reg[0]/Q
                         net (fo=7, routed)           0.092     1.716    clk_divider/counter[0]
    SLICE_X52Y96         LUT6 (Prop_lut6_I2_O)        0.045     1.761 r  clk_divider/divided_clk_i_1/O
                         net (fo=1, routed)           0.000     1.761    clk_divider/divided_clk_i_1_n_0
    SLICE_X52Y96         FDRE                                         r  clk_divider/divided_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           0.834     1.999    clk_divider/Clk_IBUF_BUFG
    SLICE_X52Y96         FDRE                                         r  clk_divider/divided_clk_reg/C
                         clock pessimism             -0.502     1.496    
    SLICE_X52Y96         FDRE (Hold_fdre_C_D)         0.091     1.587    clk_divider/divided_clk_reg
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.761    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 clk_divider/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_divider/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.184ns (50.535%)  route 0.180ns (49.465%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           0.564     1.483    clk_divider/Clk_IBUF_BUFG
    SLICE_X53Y96         FDRE                                         r  clk_divider/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y96         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  clk_divider/counter_reg[1]/Q
                         net (fo=6, routed)           0.180     1.804    clk_divider/counter[1]
    SLICE_X53Y96         LUT5 (Prop_lut5_I2_O)        0.043     1.847 r  clk_divider/counter[4]_i_2/O
                         net (fo=1, routed)           0.000     1.847    clk_divider/counter[4]_i_2_n_0
    SLICE_X53Y96         FDRE                                         r  clk_divider/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           0.834     1.999    clk_divider/Clk_IBUF_BUFG
    SLICE_X53Y96         FDRE                                         r  clk_divider/counter_reg[4]/C
                         clock pessimism             -0.515     1.483    
    SLICE_X53Y96         FDRE (Hold_fdre_C_D)         0.107     1.590    clk_divider/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 clk_divider/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_divider/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.805%)  route 0.180ns (49.195%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           0.564     1.483    clk_divider/Clk_IBUF_BUFG
    SLICE_X53Y96         FDRE                                         r  clk_divider/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y96         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  clk_divider/counter_reg[1]/Q
                         net (fo=6, routed)           0.180     1.804    clk_divider/counter[1]
    SLICE_X53Y96         LUT4 (Prop_lut4_I0_O)        0.045     1.849 r  clk_divider/counter[3]_i_1/O
                         net (fo=1, routed)           0.000     1.849    clk_divider/counter[3]_i_1_n_0
    SLICE_X53Y96         FDRE                                         r  clk_divider/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           0.834     1.999    clk_divider/Clk_IBUF_BUFG
    SLICE_X53Y96         FDRE                                         r  clk_divider/counter_reg[3]/C
                         clock pessimism             -0.515     1.483    
    SLICE_X53Y96         FDRE (Hold_fdre_C_D)         0.092     1.575    clk_divider/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.347ns  (arrival time - required time)
  Source:                 clk_divider/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_divider/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.186ns (42.349%)  route 0.253ns (57.651%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           0.564     1.483    clk_divider/Clk_IBUF_BUFG
    SLICE_X53Y96         FDRE                                         r  clk_divider/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y96         FDRE (Prop_fdre_C_Q)         0.141     1.624 f  clk_divider/counter_reg[0]/Q
                         net (fo=7, routed)           0.253     1.878    clk_divider/counter[0]
    SLICE_X53Y96         LUT1 (Prop_lut1_I0_O)        0.045     1.923 r  clk_divider/counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.923    clk_divider/counter[0]_i_1_n_0
    SLICE_X53Y96         FDRE                                         r  clk_divider/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           0.834     1.999    clk_divider/Clk_IBUF_BUFG
    SLICE_X53Y96         FDRE                                         r  clk_divider/counter_reg[0]/C
                         clock pessimism             -0.515     1.483    
    SLICE_X53Y96         FDRE (Hold_fdre_C_D)         0.092     1.575    clk_divider/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.347    

Slack (MET) :             0.386ns  (arrival time - required time)
  Source:                 clk_divider/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_divider/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.183ns (37.094%)  route 0.310ns (62.906%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           0.564     1.483    clk_divider/Clk_IBUF_BUFG
    SLICE_X53Y96         FDRE                                         r  clk_divider/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y96         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  clk_divider/counter_reg[1]/Q
                         net (fo=6, routed)           0.310     1.935    clk_divider/counter[1]
    SLICE_X53Y96         LUT3 (Prop_lut3_I1_O)        0.042     1.977 r  clk_divider/counter[2]_i_1/O
                         net (fo=1, routed)           0.000     1.977    clk_divider/counter[2]_i_1_n_0
    SLICE_X53Y96         FDRE                                         r  clk_divider/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           0.834     1.999    clk_divider/Clk_IBUF_BUFG
    SLICE_X53Y96         FDRE                                         r  clk_divider/counter_reg[2]/C
                         clock pessimism             -0.515     1.483    
    SLICE_X53Y96         FDRE (Hold_fdre_C_D)         0.107     1.590    clk_divider/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.977    
  -------------------------------------------------------------------
                         slack                                  0.386    

Slack (MET) :             0.405ns  (arrival time - required time)
  Source:                 clk_divider/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_divider/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.186ns (37.474%)  route 0.310ns (62.526%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           0.564     1.483    clk_divider/Clk_IBUF_BUFG
    SLICE_X53Y96         FDRE                                         r  clk_divider/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y96         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  clk_divider/counter_reg[1]/Q
                         net (fo=6, routed)           0.310     1.935    clk_divider/counter[1]
    SLICE_X53Y96         LUT2 (Prop_lut2_I1_O)        0.045     1.980 r  clk_divider/counter[1]_i_1/O
                         net (fo=1, routed)           0.000     1.980    clk_divider/counter[1]_i_1_n_0
    SLICE_X53Y96         FDRE                                         r  clk_divider/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           0.834     1.999    clk_divider/Clk_IBUF_BUFG
    SLICE_X53Y96         FDRE                                         r  clk_divider/counter_reg[1]/C
                         clock pessimism             -0.515     1.483    
    SLICE_X53Y96         FDRE (Hold_fdre_C_D)         0.091     1.574    clk_divider/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.980    
  -------------------------------------------------------------------
                         slack                                  0.405    

Slack (MET) :             0.465ns  (arrival time - required time)
  Source:                 clk_divider/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_divider/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.226ns (50.606%)  route 0.221ns (49.394%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           0.564     1.483    clk_divider/Clk_IBUF_BUFG
    SLICE_X53Y96         FDRE                                         r  clk_divider/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y96         FDRE (Prop_fdre_C_Q)         0.128     1.611 r  clk_divider/counter_reg[4]/Q
                         net (fo=3, routed)           0.101     1.713    clk_divider/counter[4]
    SLICE_X53Y96         LUT5 (Prop_lut5_I4_O)        0.098     1.811 r  clk_divider/counter[4]_i_1__0/O
                         net (fo=5, routed)           0.119     1.930    clk_divider/counter[4]_i_1__0_n_0
    SLICE_X53Y96         FDRE                                         r  clk_divider/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           0.834     1.999    clk_divider/Clk_IBUF_BUFG
    SLICE_X53Y96         FDRE                                         r  clk_divider/counter_reg[0]/C
                         clock pessimism             -0.515     1.483    
    SLICE_X53Y96         FDRE (Hold_fdre_C_R)        -0.018     1.465    clk_divider/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.465    
                         arrival time                           1.930    
  -------------------------------------------------------------------
                         slack                                  0.465    

Slack (MET) :             0.465ns  (arrival time - required time)
  Source:                 clk_divider/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_divider/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.226ns (50.606%)  route 0.221ns (49.394%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           0.564     1.483    clk_divider/Clk_IBUF_BUFG
    SLICE_X53Y96         FDRE                                         r  clk_divider/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y96         FDRE (Prop_fdre_C_Q)         0.128     1.611 r  clk_divider/counter_reg[4]/Q
                         net (fo=3, routed)           0.101     1.713    clk_divider/counter[4]
    SLICE_X53Y96         LUT5 (Prop_lut5_I4_O)        0.098     1.811 r  clk_divider/counter[4]_i_1__0/O
                         net (fo=5, routed)           0.119     1.930    clk_divider/counter[4]_i_1__0_n_0
    SLICE_X53Y96         FDRE                                         r  clk_divider/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           0.834     1.999    clk_divider/Clk_IBUF_BUFG
    SLICE_X53Y96         FDRE                                         r  clk_divider/counter_reg[1]/C
                         clock pessimism             -0.515     1.483    
    SLICE_X53Y96         FDRE (Hold_fdre_C_R)        -0.018     1.465    clk_divider/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.465    
                         arrival time                           1.930    
  -------------------------------------------------------------------
                         slack                                  0.465    

Slack (MET) :             0.465ns  (arrival time - required time)
  Source:                 clk_divider/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_divider/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.226ns (50.606%)  route 0.221ns (49.394%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           0.564     1.483    clk_divider/Clk_IBUF_BUFG
    SLICE_X53Y96         FDRE                                         r  clk_divider/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y96         FDRE (Prop_fdre_C_Q)         0.128     1.611 r  clk_divider/counter_reg[4]/Q
                         net (fo=3, routed)           0.101     1.713    clk_divider/counter[4]
    SLICE_X53Y96         LUT5 (Prop_lut5_I4_O)        0.098     1.811 r  clk_divider/counter[4]_i_1__0/O
                         net (fo=5, routed)           0.119     1.930    clk_divider/counter[4]_i_1__0_n_0
    SLICE_X53Y96         FDRE                                         r  clk_divider/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           0.834     1.999    clk_divider/Clk_IBUF_BUFG
    SLICE_X53Y96         FDRE                                         r  clk_divider/counter_reg[2]/C
                         clock pessimism             -0.515     1.483    
    SLICE_X53Y96         FDRE (Hold_fdre_C_R)        -0.018     1.465    clk_divider/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.465    
                         arrival time                           1.930    
  -------------------------------------------------------------------
                         slack                                  0.465    

Slack (MET) :             0.465ns  (arrival time - required time)
  Source:                 clk_divider/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_divider/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.226ns (50.606%)  route 0.221ns (49.394%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           0.564     1.483    clk_divider/Clk_IBUF_BUFG
    SLICE_X53Y96         FDRE                                         r  clk_divider/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y96         FDRE (Prop_fdre_C_Q)         0.128     1.611 r  clk_divider/counter_reg[4]/Q
                         net (fo=3, routed)           0.101     1.713    clk_divider/counter[4]
    SLICE_X53Y96         LUT5 (Prop_lut5_I4_O)        0.098     1.811 r  clk_divider/counter[4]_i_1__0/O
                         net (fo=5, routed)           0.119     1.930    clk_divider/counter[4]_i_1__0_n_0
    SLICE_X53Y96         FDRE                                         r  clk_divider/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           0.834     1.999    clk_divider/Clk_IBUF_BUFG
    SLICE_X53Y96         FDRE                                         r  clk_divider/counter_reg[3]/C
                         clock pessimism             -0.515     1.483    
    SLICE_X53Y96         FDRE (Hold_fdre_C_R)        -0.018     1.465    clk_divider/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.465    
                         arrival time                           1.930    
  -------------------------------------------------------------------
                         slack                                  0.465    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  Clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y96    clk_divider/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y96    clk_divider/counter_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y96    clk_divider/counter_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y96    clk_divider/counter_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y96    clk_divider/counter_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y96    clk_divider/divided_clk_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y96    clk_divider/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y96    clk_divider/counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y96    clk_divider/counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y96    clk_divider/counter_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y96    clk_divider/counter_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y96    clk_divider/divided_clk_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y96    clk_divider/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y96    clk_divider/counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y96    clk_divider/counter_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y96    clk_divider/counter_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y96    clk_divider/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y96    clk_divider/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y96    clk_divider/counter_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y96    clk_divider/counter_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y96    clk_divider/counter_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y96    clk_divider/counter_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y96    clk_divider/counter_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y96    clk_divider/counter_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y96    clk_divider/counter_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y96    clk_divider/counter_reg[4]/C



