$date
	Wed Sep 24 14:16:20 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module dec3to8two_tb $end
$var wire 8 ! y [7:0] $end
$var reg 1 " en $end
$var reg 3 # w [2:0] $end
$scope module uut $end
$var wire 1 " en $end
$var wire 3 $ w [2:0] $end
$var reg 8 % y [7:0] $end
$var integer 32 & k [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1000 &
b0 %
b0 $
b0 #
0"
b0 !
$end
#20
b1000 &
b101 #
b101 $
#30
b1000 &
b111 #
b111 $
#40
b1 !
b1 %
b1000 &
b0 #
b0 $
1"
#50
b10 !
b10 %
b1000 &
b1 #
b1 $
#60
b100 !
b100 %
b1000 &
b10 #
b10 $
#70
b1000 !
b1000 %
b1000 &
b11 #
b11 $
#80
b10000 !
b10000 %
b1000 &
b100 #
b100 $
#90
b100000 !
b100000 %
b1000 &
b101 #
b101 $
#100
b1000000 !
b1000000 %
b1000 &
b110 #
b110 $
#110
b10000000 !
b10000000 %
b1000 &
b111 #
b111 $
#120
b0 !
b0 %
b1000 &
b10 #
b10 $
0"
#130
