// Seed: 370103602
module module_0 (
    input tri0 id_0,
    output wor id_1,
    input tri1 id_2,
    output tri0 id_3,
    output uwire id_4,
    input tri1 id_5,
    input tri0 id_6,
    input supply1 id_7,
    output uwire id_8
);
  module_2 modCall_1 (
      id_0,
      id_2,
      id_1,
      id_0,
      id_3,
      id_5,
      id_3,
      id_1,
      id_3,
      id_2,
      id_6,
      id_0,
      id_1,
      id_1,
      id_3
  );
  assign modCall_1.id_6 = 0;
  assign module_1.id_1  = 0;
endmodule
module module_1 (
    output wand id_0,
    input supply0 id_1,
    input uwire id_2,
    input tri id_3
);
  always begin : LABEL_0
    id_0 = ~1'h0;
  end
  module_0 modCall_1 (
      id_2,
      id_0,
      id_3,
      id_0,
      id_0,
      id_3,
      id_2,
      id_1,
      id_0
  );
  wire id_5, id_6;
endmodule
module module_2 (
    input wor id_0,
    input tri1 id_1,
    output wire id_2,
    input supply0 id_3,
    output wand id_4,
    input uwire id_5,
    output tri0 id_6,
    output wor id_7,
    output tri1 id_8
    , id_16,
    input supply0 id_9,
    input uwire id_10,
    input supply0 id_11,
    output uwire id_12,
    output uwire id_13,
    output wor id_14
);
  wire id_17;
endmodule
