<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: rsnoc_z_H_R_G_T2_U_U_e128d809</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | <a href="groups.html" ><b>groups</b></a> | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_rsnoc_z_H_R_G_T2_U_U_e128d809'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_rsnoc_z_H_R_G_T2_U_U_e128d809')">rsnoc_z_H_R_G_T2_U_U_e128d809</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 66.31</td>
<td class="s8 cl rt"><a href="mod1566.html#Line" > 87.10</a></td>
<td class="s5 cl rt"><a href="mod1566.html#Cond" > 56.25</a></td>
<td class="s4 cl rt"><a href="mod1566.html#Toggle" > 47.77</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod1566.html#Branch" > 74.14</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/rtl_regression_02_03_2023/gemini_ddr3_lpddr3/design/ip/FlexNoC/noc/rsnoc_commons.v')">/nfs_project/gemini/DV/nadeem/dv/rtl_regression_02_03_2023/gemini_ddr3_lpddr3/design/ip/FlexNoC/noc/rsnoc_commons.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1566.html#inst_tag_147159"  onclick="showContent('inst_tag_147159')">gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.ddr_axil_s0_T_main.TransportToGeneric</a></td>
<td class="s6 cl rt"> 66.31</td>
<td class="s8 cl rt"><a href="mod1566.html#Line" > 87.10</a></td>
<td class="s5 cl rt"><a href="mod1566.html#Cond" > 56.25</a></td>
<td class="s4 cl rt"><a href="mod1566.html#Toggle" > 47.77</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod1566.html#Branch" > 74.14</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='tag_rsnoc_z_H_R_G_T2_U_U_e128d809'>
<hr>
<a name="inst_tag_147159"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy47.html#tag_urg_inst_147159" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.ddr_axil_s0_T_main.TransportToGeneric</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 66.31</td>
<td class="s8 cl rt"><a href="mod1566.html#Line" > 87.10</a></td>
<td class="s5 cl rt"><a href="mod1566.html#Cond" > 56.25</a></td>
<td class="s4 cl rt"><a href="mod1566.html#Toggle" > 47.77</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod1566.html#Branch" > 74.14</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 55.36</td>
<td class="s8 cl rt"> 85.99</td>
<td class="s5 cl rt"> 59.09</td>
<td class="s5 cl rt"> 53.52</td>
<td class="s0 cl rt">  0.00</td>
<td class="s7 cl rt"> 78.20</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s4 cl rt"> 48.77</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 48.77</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1449.html#inst_tag_117741" >ddr_axil_s0_T_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1387.html#inst_tag_108201" id="tag_urg_inst_108201">Ib</a></td>
<td class="s1 cl rt"> 18.64</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 18.64</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod157.html#inst_tag_12930" id="tag_urg_inst_12930">Ica</a></td>
<td class="s9 cl rt"> 98.86</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s9 cl rt"> 95.45</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod950.html#inst_tag_74094" id="tag_urg_inst_74094">If</a></td>
<td class="s4 cl rt"> 49.62</td>
<td class="s8 cl rt"> 81.82</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s3 cl rt"> 39.60</td>
<td class="s0 cl rt">  0.00</td>
<td class="s7 cl rt"> 76.67</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod407.html#inst_tag_30907" id="tag_urg_inst_30907">Ifpa</a></td>
<td class="s6 cl rt"> 60.49</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 60.49</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod983.html#inst_tag_74969" id="tag_urg_inst_74969">Io</a></td>
<td class="s4 cl rt"> 46.26</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 46.26</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1831.html#inst_tag_175556" id="tag_urg_inst_175556">Ip</a></td>
<td class="s6 cl rt"> 60.95</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 60.95</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1479_0.html#inst_tag_128714" id="tag_urg_inst_128714">Irspp</a></td>
<td class="s5 cl rt"> 51.84</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 51.84</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1718.html#inst_tag_172510" id="tag_urg_inst_172510">It</a></td>
<td class="s5 cl rt"> 58.46</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 58.46</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1589.html#inst_tag_147352" id="tag_urg_inst_147352">uci8929b15012</a></td>
<td class="s5 cl rt"> 54.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 54.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod890.html#inst_tag_69327" id="tag_urg_inst_69327">upc</a></td>
<td class="s9 cl rt"> 99.06</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 99.06</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1046.html#inst_tag_76699" id="tag_urg_inst_76699">upc_0</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1281.html#inst_tag_85562" id="tag_urg_inst_85562">ups</a></td>
<td class="s9 cl rt"> 98.11</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 98.11</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2407_1.html#inst_tag_236025" id="tag_urg_inst_236025">ursrrerg</a></td>
<td class="s9 cl rt"> 93.94</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 81.82</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1794_0.html#inst_tag_175156" id="tag_urg_inst_175156">ursrsg</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1052.html#inst_tag_76723" id="tag_urg_inst_76723">uu922e3a49</a></td>
<td class="s7 cl rt"> 71.37</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 71.37</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod491.html#inst_tag_31914" id="tag_urg_inst_31914">uua42ce297cd</a></td>
<td class="s7 cl rt"> 71.59</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 71.59</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<hr>
Since this is the module's only instance, the coverage report is the same as for the module.</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_rsnoc_z_H_R_G_T2_U_U_e128d809'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod1566.html" >rsnoc_z_H_R_G_T2_U_U_e128d809</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">TOTAL</td><td></td><td>62</td><td>54</td><td>87.10</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>187759</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>187764</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>187770</td><td>5</td><td>4</td><td>80.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>187778</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>187783</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>187800</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>187806</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>187810</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>187835</td><td>7</td><td>5</td><td>71.43</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>187924</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>188002</td><td>7</td><td>5</td><td>71.43</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>188013</td><td>6</td><td>4</td><td>66.67</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>188202</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>188207</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>188315</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
187758                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
187759     1/1          		if ( ! Sys_Clk_RstN )
187760     1/1          			u_fc98 &lt;= #1.0 ( 7'b0 );
187761     1/1          		else if ( u_d27a )
187762     1/1          			u_fc98 &lt;= #1.0 ( ErrWrCxt ? ErrCxtWr_Len1 : Req1_Len1 );
                        MISSING_ELSE
187763                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
187764     1/1          		if ( ! Sys_Clk_RstN )
187765     1/1          			u_8135 &lt;= #1.0 ( 3'b0 );
187766     1/1          		else if ( u_d27a )
187767     1/1          			u_8135 &lt;= #1.0 ( ErrWrCxt ? ErrCxtWr_Echo : Req1_Echo );
                        MISSING_ELSE
187768                  	assign uu_cc5c_caseSel = { Req1_OpcT == 4'b0110 , Req1_OpcT == 4'b0010 } ;
187769                  	always @( Req1_OpcT or uu_cc5c_caseSel ) begin
187770     1/1          		case ( uu_cc5c_caseSel )
187771     1/1          			2'b01   : u_cc5c = 4'b0000 ;
187772     1/1          			2'b10   : u_cc5c = 4'b0100 ;
187773     1/1          			2'b0    : u_cc5c = Req1_OpcT ;
187774     <font color = "red">0/1     ==>  			default : u_cc5c = 4'b0000 ;</font>
187775                  		endcase
187776                  	end
187777                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
187778     1/1          		if ( ! Sys_Clk_RstN )
187779     1/1          			u_5ebf &lt;= #1.0 ( 4'b0 );
187780     1/1          		else if ( u_d27a )
187781     1/1          			u_5ebf &lt;= #1.0 ( ErrWrCxt ? ErrCxtWr_OpcT : u_cc5c );
                        MISSING_ELSE
187782                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
187783     1/1          		if ( ! Sys_Clk_RstN )
187784     1/1          			u_ad45 &lt;= #1.0 ( 8'b0 );
187785     1/1          		else if ( u_d27a )
187786     1/1          			u_ad45 &lt;= #1.0 ( ErrWrCxt ? ErrCxtWr_AddLd0 : Req1_AddLd0 );
                        MISSING_ELSE
187787                  	rsnoc_z_T_C_S_C_L_R_Rsr_Sg_1 ursrsg(
187788                  		.Clk( Sys_Clk )
187789                  	,	.Clk_ClkS( Sys_Clk_ClkS )
187790                  	,	.Clk_En( Sys_Clk_En )
187791                  	,	.Clk_EnS( Sys_Clk_EnS )
187792                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
187793                  	,	.Clk_RstN( Sys_Clk_RstN )
187794                  	,	.Clk_Tm( Sys_Clk_Tm )
187795                  	,	.O( u_bb4d )
187796                  	,	.Reset( NextRsp1 )
187797                  	,	.Set( CxtEn &amp; CxtId )
187798                  	);
187799                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
187800     1/1          		if ( ! Sys_Clk_RstN )
187801     1/1          			u_81cc &lt;= #1.0 ( 2'b0 );
187802     1/1          		else if ( u_d27a )
187803     1/1          			u_81cc &lt;= #1.0 ( ErrWrCxt ? ErrCxtWr_Addr4Be : Req1_Addr4Be );
                        MISSING_ELSE
187804                  	rsnoc_z_T_C_S_C_L_R_C_I8929b15012_L17 uci8929b15012( .I_15141343210( Req1_RouteIdZ ) , .O( Req1_RouteId ) );
187805                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
187806     1/1          		if ( ! Sys_Clk_RstN )
187807     1/1          			u_cfef &lt;= #1.0 ( 8'b0 );
187808     1/1          		else if ( u_d27a )
187809     1/1          			u_cfef &lt;= #1.0 ( ErrWrCxt ? ErrCxtWr_RouteIdZ : Req1_RouteIdZ );
                        MISSING_ELSE
187810     1/1          	always @( Cxt_0 or uu_1002_caseSel ) begin		case ( uu_1002_caseSel )
187811     1/1          			1'b1    : u_1002 = Cxt_0 ;
187812     <font color = "red">0/1     ==>  			default : u_1002 = 33'b0 ;</font>
187813                  		endcase
187814                  	end
187815                  	rsnoc_z_H_R_U_B_B_A274 Ib(
187816                  		.Addr( CxtRsp1_Addr4Be ) , .Be( RspBe ) , .First( Rsp_Head ) , .Last( Rsp_Last ) , .Len1( CxtRsp1_Len1 )
187817                  	);
187818                  	rsnoc_z_H_R_N_T_U_P_Pc_b163e57e upc(
187819                  		.Be( Rsp_Be ) , .Data( Rsp_Data ) , .LastWord( Rsp_DataLast ) , .Payload( Rsp_Pld ) , .WordErr( Rsp_DataErr )
187820                  	);
187821                  	assign uRsp_Status_caseSel =
187822                  		{			( CxtRsp1_OpcT == 4'b0000 | CxtRsp1_OpcT == 4'b0001 | CxtRsp1_OpcT == 4'b0010 | CxtRsp1_OpcT == 4'b0011 ) &amp; ~ Rsp_Head
187823                  			,				( CxtRsp1_OpcT == 4'b0000 | CxtRsp1_OpcT == 4'b0001 | CxtRsp1_OpcT == 4'b0010 | CxtRsp1_OpcT == 4'b0011 ) &amp; Rsp_Head
187824                  					&amp;	Rsp2_Status == 2'b01
187825                  				&amp;
187826                  				Rsp_Last
187827                  			,			( CxtRsp1_OpcT == 4'b0000 | CxtRsp1_OpcT == 4'b0001 | CxtRsp1_OpcT == 4'b0010 | CxtRsp1_OpcT == 4'b0011 ) &amp; Rsp_Head
187828                  				&amp;	( ~ ( Rsp2_Status == 2'b01 ) | ~ Rsp_Last )
187829                  			,		( CxtRsp1_OpcT == 4'b0100 | CxtRsp1_OpcT == 4'b0101 | CxtRsp1_OpcT == 4'b0110 ) &amp; Rsp2_Status == 2'b01
187830                  			,		( CxtRsp1_OpcT == 4'b0100 | CxtRsp1_OpcT == 4'b0101 | CxtRsp1_OpcT == 4'b0110 )
187831                  				&amp;	( Rsp2_Status == 2'b00 | Rsp2_Status == 2'b10 )
187832                  		}
187833                  		;
187834                  	always @( uRsp_Status_caseSel ) begin
187835     1/1          		case ( uRsp_Status_caseSel )
187836     1/1          			5'b00001 : Rsp_Status = 2'b10 ;
187837     <font color = "red">0/1     ==>  			5'b00010 : Rsp_Status = 2'b01 ;</font>
187838     1/1          			5'b00100 : Rsp_Status = 2'b10 ;
187839     1/1          			5'b01000 : Rsp_Status = 2'b01 ;
187840     1/1          			5'b10000 : Rsp_Status = 2'b10 ;
187841     <font color = "red">0/1     ==>  			default  : Rsp_Status = 2'b00 ;</font>
187842                  		endcase
187843                  	end
187844                  	rsnoc_z_H_R_G_T2_P_U_157fb7e6 Ip(
187845                  		.Cxt_AddLd0( CxtPkt_AddLd0 )
187846                  	,	.Cxt_Addr4Be( CxtPkt_Addr4Be )
187847                  	,	.Cxt_Echo( CxtPkt_Echo )
187848                  	,	.Cxt_Head( CxtPkt_Head )
187849                  	,	.Cxt_Len1( CxtPkt_Len1 )
187850                  	,	.Cxt_OpcT( CxtPkt_OpcT )
187851                  	,	.Cxt_RouteIdZ( CxtPkt_RouteIdZ )
187852                  	,	.CxtUsed( CxtUsed )
187853                  	,	.Rx_CxtId( 1'b1 )
187854                  	,	.Rx_Head( RxPkt_Head )
187855                  	,	.Rx_Last( RxPkt_Last )
187856                  	,	.Rx_Opc( RxPkt_Opc )
187857                  	,	.Rx_Pld( RxPkt_Pld )
187858                  	,	.Rx_Rdy( RxPkt_Rdy )
187859                  	,	.Rx_Status( RxPkt_Status )
187860                  	,	.Rx_Vld( RxPkt_Vld )
187861                  	,	.Sys_Clk( Sys_Clk )
187862                  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
187863                  	,	.Sys_Clk_En( Sys_Clk_En )
187864                  	,	.Sys_Clk_EnS( Sys_Clk_EnS )
187865                  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
187866                  	,	.Sys_Clk_RstN( Sys_Clk_RstN )
187867                  	,	.Sys_Clk_Tm( Sys_Clk_Tm )
187868                  	,	.Sys_Pwr_Idle( )
187869                  	,	.Sys_Pwr_WakeUp( )
187870                  	,	.Tx_Data( TxPkt_Data )
187871                  	,	.Tx_Head( TxPkt_Head )
187872                  	,	.Tx_Rdy( TxPkt_Rdy )
187873                  	,	.Tx_Tail( TxPkt_Tail )
187874                  	,	.Tx_Vld( TxPkt_Vld )
187875                  	,	.TxCxtId( TxPktCxtId )
187876                  	,	.TxLast( TxPktLast )
187877                  	);
187878                  	assign NextTxPkt = TxPkt_Vld &amp; TxPkt_Rdy;
187879                  	assign CtxFreeId = TxPktCxtId &amp; { 1 { ( NextTxPkt &amp; TxPktLast ) }  };
187880                  	assign CxtFreeVld = NextTxPkt &amp; TxPktLast;
187881                  	rsnoc_z_H_R_U_C_C_A_480bbe15 Ica(
187882                  		.CxtUsed( CxtUsed )
187883                  	,	.FreeCxt( CtxFreeId )
187884                  	,	.FreeVld( CxtFreeVld )
187885                  	,	.NewCxt( CxtId )
187886                  	,	.NewRdy( CxtRdy )
187887                  	,	.NewVld( CxtEn )
187888                  	,	.Sys_Clk( Sys_Clk )
187889                  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
187890                  	,	.Sys_Clk_En( Sys_Clk_En )
187891                  	,	.Sys_Clk_EnS( Sys_Clk_EnS )
187892                  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
187893                  	,	.Sys_Clk_RstN( Sys_Clk_RstN )
187894                  	,	.Sys_Clk_Tm( Sys_Clk_Tm )
187895                  	,	.Sys_Pwr_Idle( Pwr_CxtAlloc_Idle )
187896                  	,	.Sys_Pwr_WakeUp( Pwr_CxtAlloc_WakeUp )
187897                  	);
187898                  	assign Req1_AddMdL = Req1_AddNttp [31:8];
187899                  	rsnoc_z_H_R_G_T2_O_U_d0402591 Io(
187900                  		.Cxt_0( Cxt_0 )
187901                  	,	.CxtUsed( CxtUsed )
187902                  	,	.Rdy( OrdRdy )
187903                  	,	.Req_AddLd0( Req1_AddLd0 )
187904                  	,	.Req_AddMdL( Req1_AddMdL )
187905                  	,	.Req_Len1( Req1_Len1 )
187906                  	,	.Req_OpcT( Req1_OpcT )
187907                  	,	.Req_RouteId( Req1_RouteId )
187908                  	,	.Req_Strm( 1'b0 )
187909                  	,	.ReqRdy( TrnRdy )
187910                  	,	.ReqVld( ReqHead &amp; TrnVld &amp; ~ Req1_Urg )
187911                  	,	.Sys_Clk( Sys_Clk )
187912                  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
187913                  	,	.Sys_Clk_En( Sys_Clk_En )
187914                  	,	.Sys_Clk_EnS( Sys_Clk_EnS )
187915                  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
187916                  	,	.Sys_Clk_RstN( Sys_Clk_RstN )
187917                  	,	.Sys_Clk_Tm( Sys_Clk_Tm )
187918                  	,	.Sys_Pwr_Idle( )
187919                  	,	.Sys_Pwr_WakeUp( )
187920                  	);
187921                  	assign TrnGate = ReqHead &amp; ( ~ CxtRdy | ~ OrdRdy ) &amp; ~ ( Req1_Urg );
187922                  	assign TrnRdy = ReqRdy &amp; ~ TrnGate;
187923                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
187924     1/1          		if ( ! Sys_Clk_RstN )
187925     1/1          			ReqHead &lt;= #1.0 ( 1'b1 );
187926     1/1          		else if ( NextTrn )
187927     1/1          			ReqHead &lt;= #1.0 ( Pld_Last );
                        MISSING_ELSE
187928                  	rsnoc_z_H_R_G_T2_T_U_157fb7e6 It(
187929                  		.AddrBase( IdInfo_0_AddrBase )
187930                  	,	.Cmd_Echo( Req1_Echo )
187931                  	,	.Cmd_KeyId( Req1_KeyId )
187932                  	,	.Cmd_Len1( Req1_Len1 )
187933                  	,	.Cmd_Lock( Req1_Lock )
187934                  	,	.Cmd_OpcT( Req1_OpcT )
187935                  	,	.Cmd_RawAddr( Req1_RawAddr )
187936                  	,	.Cmd_RouteId( Req1_RouteId )
187937                  	,	.Cmd_Status( Req1_Status )
187938                  	,	.Cmd_User( Req1_User )
187939                  	,	.HitId( Translation_0_Id )
187940                  	,	.Pld_Data( Pld_Data )
187941                  	,	.Pld_Last( Pld_Last )
187942                  	,	.Rdy( TrnRdy )
187943                  	,	.Rx_Data( RxErr_Data )
187944                  	,	.Rx_Head( RxErr_Head )
187945                  	,	.Rx_Rdy( RxErr_Rdy )
187946                  	,	.Rx_Tail( RxErr_Tail )
187947                  	,	.Rx_Vld( RxErr_Vld )
187948                  	,	.Sys_Clk( Sys_Clk )
187949                  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
187950                  	,	.Sys_Clk_En( Sys_Clk_En )
187951                  	,	.Sys_Clk_EnS( Sys_Clk_EnS )
187952                  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
187953                  	,	.Sys_Clk_RstN( Sys_Clk_RstN )
187954                  	,	.Sys_Clk_Tm( Sys_Clk_Tm )
187955                  	,	.Sys_Pwr_Idle( Pwr_Trn_Idle )
187956                  	,	.Sys_Pwr_WakeUp( Pwr_Trn_WakeUp )
187957                  	,	.Vld( TrnVld )
187958                  	);
187959                  	assign Req1_Addr = Req1_RawAddr;
187960                  	assign PipeIn_Addr = Req1_Addr;
187961                  	assign u_cb9b_0 = PipeIn_Addr;
187962                  	assign WrapTrRd = Req1_OpcT == 4'b0001;
187963                  	assign WrapTrWr = Req1_OpcT == 4'b0101;
187964                  	assign u_c4ee = Req1_Len1 [6:2];
187965                  	assign WrapGn = ( WrapTrRd | WrapTrWr ) &amp; ~ ( u_c4ee == 5'b0 );
187966                  	assign Req1_BurstType = WrapGn ? 1'b1 : 1'b0;
187967                  	assign PipeIn_BurstType = Req1_BurstType;
187968                  	assign u_cb9b_1 = PipeIn_BurstType;
187969                  	assign u_cb9b_11 = PipeIn_Opc;
187970                  	assign PipeIn_Urg = Req1_Urg;
187971                  	assign u_cb9b_17 = PipeIn_Urg;
187972                  	assign PipeIn_User = Req1_User;
187973                  	assign u_cb9b_19 = PipeIn_User;
187974                  	assign PipeIn_Data = Pld_Data;
187975                  	assign u_cb9b_2 = PipeIn_Data;
187976                  	assign Req1_Fail = Req1_Status == 2'b11;
187977                  	assign PipeIn_Fail = Req1_Fail;
187978                  	assign u_cb9b_4 = PipeIn_Fail;
187979                  	assign PipeIn_Head = ReqHead;
187980                  	assign u_cb9b_6 = PipeIn_Head;
187981                  	assign PipeIn_Last = Pld_Last;
187982                  	assign u_cb9b_7 = PipeIn_Last;
187983                  	assign PipeIn_Len1 = Req1_Len1;
187984                  	assign u_cb9b_8 = PipeIn_Len1;
187985                  	assign PipeIn_Lock = Req1_Lock;
187986                  	assign u_cb9b_9 = PipeIn_Lock;
187987                  	assign ReqVld = TrnVld &amp; ~ TrnGate;
187988                  	assign PostRdy = GenLcl_Req_Rdy;
187989                  	assign PipeOut_Urg = u_d4d9_17;
187990                  	assign PipeOut_Head = u_d4d9_6;
187991                  	assign PipeOutHead = PipeOut_Head;
187992                  	assign PipeOutRdy = PostRdy | PipeOut_Urg &amp; PipeOutHead;
187993                  	assign uReq1_Opc_caseSel =
187994                  		{		Req1_OpcT == 4'b0110
187995                  			,	( Req1_OpcT == 4'b0100 | Req1_OpcT == 4'b0101 )
187996                  			,	Req1_OpcT == 4'b0011
187997                  			,	Req1_OpcT == 4'b0010
187998                  			,	( Req1_OpcT == 4'b0000 | Req1_OpcT == 4'b0001 )
187999                  		}
188000                  		;
188001                  	always @( uReq1_Opc_caseSel ) begin
188002     1/1          		case ( uReq1_Opc_caseSel )
188003     1/1          			5'b00001 : Req1_Opc = 3'b000 ;
188004     1/1          			5'b00010 : Req1_Opc = 3'b010 ;
188005     <font color = "red">0/1     ==>  			5'b00100 : Req1_Opc = 3'b001 ;</font>
188006     1/1          			5'b01000 : Req1_Opc = 3'b100 ;
188007     1/1          			5'b10000 : Req1_Opc = 3'b101 ;
188008     <font color = "red">0/1     ==>  			default  : Req1_Opc = 3'b000 ;</font>
188009                  		endcase
188010                  	end
188011                  	assign uPipeIn_Opc_caseSel = { Req1_Opc == 3'b101 , Req1_Opc == 3'b010 , Req1_Opc == 3'b001 } ;
188012                  	always @( Req1_Opc or uPipeIn_Opc_caseSel ) begin
188013     1/1          		case ( uPipeIn_Opc_caseSel )
188014     <font color = "red">0/1     ==>  			3'b001  : PipeIn_Opc = 3'b000 ;</font>
188015     1/1          			3'b010  : PipeIn_Opc = 3'b000 ;
188016     1/1          			3'b100  : PipeIn_Opc = 3'b100 ;
188017     1/1          			3'b0    : PipeIn_Opc = Req1_Opc ;
188018     <font color = "red">0/1     ==>  			default : PipeIn_Opc = 3'b000 ;</font>
188019                  		endcase
188020                  	end
188021                  	rsnoc_z_H_R_U_P_N_e5534060_A32138010117103001101080 Ifpa(
188022                  		.Rx_0( u_cb9b_0 )
188023                  	,	.Rx_1( u_cb9b_1 )
188024                  	,	.Rx_11( u_cb9b_11 )
188025                  	,	.Rx_14( 1'b0 )
188026                  	,	.Rx_15( 1'b0 )
188027                  	,	.Rx_17( u_cb9b_17 )
188028                  	,	.Rx_19( u_cb9b_19 )
188029                  	,	.Rx_2( u_cb9b_2 )
188030                  	,	.Rx_4( u_cb9b_4 )
188031                  	,	.Rx_6( u_cb9b_6 )
188032                  	,	.Rx_7( u_cb9b_7 )
188033                  	,	.Rx_8( u_cb9b_8 )
188034                  	,	.Rx_9( u_cb9b_9 )
188035                  	,	.RxRdy( ReqRdy )
188036                  	,	.RxVld( ReqVld )
188037                  	,	.Sys_Clk( Sys_Clk )
188038                  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
188039                  	,	.Sys_Clk_En( Sys_Clk_En )
188040                  	,	.Sys_Clk_EnS( Sys_Clk_EnS )
188041                  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
188042                  	,	.Sys_Clk_RstN( Sys_Clk_RstN )
188043                  	,	.Sys_Clk_Tm( Sys_Clk_Tm )
188044                  	,	.Sys_Pwr_Idle( Pwr_FwdPostAlloc_Idle )
188045                  	,	.Sys_Pwr_WakeUp( Pwr_FwdPostAlloc_WakeUp )
188046                  	,	.Tx_0( u_d4d9_0 )
188047                  	,	.Tx_1( u_d4d9_1 )
188048                  	,	.Tx_11( u_d4d9_11 )
188049                  	,	.Tx_14( u_d4d9_14 )
188050                  	,	.Tx_15( u_d4d9_15 )
188051                  	,	.Tx_17( u_d4d9_17 )
188052                  	,	.Tx_19( u_d4d9_19 )
188053                  	,	.Tx_2( u_d4d9_2 )
188054                  	,	.Tx_4( u_d4d9_4 )
188055                  	,	.Tx_6( u_d4d9_6 )
188056                  	,	.Tx_7( u_d4d9_7 )
188057                  	,	.Tx_8( u_d4d9_8 )
188058                  	,	.Tx_9( u_d4d9_9 )
188059                  	,	.TxRdy( PipeOutRdy )
188060                  	,	.TxVld( PipeOutVld )
188061                  	);
188062                  	assign PipeOut_Addr = u_d4d9_0;
188063                  	assign GenLcl_Req_Addr = PipeOut_Addr;
188064                  	assign PipeOut_Data = u_d4d9_2;
188065                  	assign MyDatum = PipeOut_Data [35:0];
188066                  	assign MyData = { 2'b0 , MyDatum };
188067                  	rsnoc_z_H_R_N_T_U_P_Ps_b163e57e ups(
188068                  		.Be( GenLclReqBe ) , .Data( GenLclReqData ) , .LastWord( ) , .Payload( MyData ) , .WordErr( )
188069                  	);
188070                  	assign PipeOut_Fail = u_d4d9_4;
188071                  	assign NullBe = PipeOut_Fail;
188072                  	assign PostVld = PipeOutVld &amp; ~ ( PipeOut_Urg &amp; PipeOutHead );
188073                  	assign GenLcl_Req_Vld = PostVld;
188074                  	assign PipeOut_Last = u_d4d9_7;
188075                  	assign GenLcl_Req_Last = PipeOut_Last;
188076                  	assign NullBePld = NullBe &amp; PipeOutHead | u_43f9;
188077                  	assign GenLcl_Req_Be = GenLclReqBe &amp; ~ { 4 { NullBePld }  };
188078                  	assign PipeOut_BurstType = u_d4d9_1;
188079                  	assign GenLcl_Req_BurstType = PipeOut_BurstType;
188080                  	assign GenLcl_Req_Data = GenLclReqData &amp; ~ { 32 { NullBePld }  };
188081                  	assign PipeOut_Len1 = u_d4d9_8;
188082                  	assign GenLcl_Req_Len1 = PipeOut_Len1;
188083                  	assign PipeOut_Lock = u_d4d9_9;
188084                  	assign GenLcl_Req_Lock = PipeOut_Lock;
188085                  	assign PipeOut_Opc = u_d4d9_11;
188086                  	assign GenLcl_Req_Opc = PipeOut_Opc;
188087                  	assign PipeOut_SeqUnOrdered = u_d4d9_14;
188088                  	assign GenLcl_Req_SeqUnOrdered = PipeOut_SeqUnOrdered;
188089                  	assign PipeOut_SeqUnique = u_d4d9_15;
188090                  	assign GenLcl_Req_SeqUnique = PipeOut_SeqUnique;
188091                  	assign PipeOut_User = u_d4d9_19;
188092                  	assign GenLcl_Req_User = PipeOut_User;
188093                  	assign Rsp0_Rdy = Rsp1_Rdy;
188094                  	assign GenLcl_Rsp_Rdy = Rsp0_Rdy;
188095                  	rsnoc_z_T_C_S_C_L_R_Rsr_Rerg_1 ursrrerg(
188096                  		.Clk( Sys_Clk )
188097                  	,	.Clk_ClkS( Sys_Clk_ClkS )
188098                  	,	.Clk_En( Sys_Clk_En )
188099                  	,	.Clk_EnS( Sys_Clk_EnS )
188100                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
188101                  	,	.Clk_RstN( Sys_Clk_RstN )
188102                  	,	.Clk_Tm( Sys_Clk_Tm )
188103                  	,	.En( GenLcl_Req_Vld )
188104                  	,	.O( u_43f9 )
188105                  	,	.Reset( GenLcl_Req_Last &amp; GenLcl_Req_Rdy )
188106                  	,	.Set( NullBe &amp; PipeOutHead )
188107                  	);
188108                  	rsnoc_z_H_R_G_U_P_U_922e3a49 uu922e3a49(
188109                  		.GenLcl_Req_Addr( GenLcl_Req_Addr )
188110                  	,	.GenLcl_Req_Be( GenLcl_Req_Be )
188111                  	,	.GenLcl_Req_BurstType( GenLcl_Req_BurstType )
188112                  	,	.GenLcl_Req_Data( GenLcl_Req_Data )
188113                  	,	.GenLcl_Req_Last( GenLcl_Req_Last )
188114                  	,	.GenLcl_Req_Len1( GenLcl_Req_Len1 )
188115                  	,	.GenLcl_Req_Lock( GenLcl_Req_Lock )
188116                  	,	.GenLcl_Req_Opc( GenLcl_Req_Opc )
188117                  	,	.GenLcl_Req_Rdy( GenLcl_Req_Rdy )
188118                  	,	.GenLcl_Req_SeqUnOrdered( GenLcl_Req_SeqUnOrdered )
188119                  	,	.GenLcl_Req_SeqUnique( GenLcl_Req_SeqUnique )
188120                  	,	.GenLcl_Req_User( GenLcl_Req_User )
188121                  	,	.GenLcl_Req_Vld( GenLcl_Req_Vld )
188122                  	,	.GenLcl_Rsp_Data( GenLcl_Rsp_Data )
188123                  	,	.GenLcl_Rsp_Last( GenLcl_Rsp_Last )
188124                  	,	.GenLcl_Rsp_Rdy( GenLcl_Rsp_Rdy )
188125                  	,	.GenLcl_Rsp_SeqUnOrdered( GenLcl_Rsp_SeqUnOrdered )
188126                  	,	.GenLcl_Rsp_Status( GenLcl_Rsp_Status )
188127                  	,	.GenLcl_Rsp_Vld( GenLcl_Rsp_Vld )
188128                  	,	.GenPrt_Req_Addr( u_Req_Addr )
188129                  	,	.GenPrt_Req_Be( u_Req_Be )
188130                  	,	.GenPrt_Req_BurstType( u_Req_BurstType )
188131                  	,	.GenPrt_Req_Data( u_Req_Data )
188132                  	,	.GenPrt_Req_Last( u_Req_Last )
188133                  	,	.GenPrt_Req_Len1( u_Req_Len1 )
188134                  	,	.GenPrt_Req_Lock( u_Req_Lock )
188135                  	,	.GenPrt_Req_Opc( u_Req_Opc )
188136                  	,	.GenPrt_Req_Rdy( u_Req_Rdy )
188137                  	,	.GenPrt_Req_SeqUnOrdered( u_Req_SeqUnOrdered )
188138                  	,	.GenPrt_Req_SeqUnique( u_Req_SeqUnique )
188139                  	,	.GenPrt_Req_User( u_Req_User )
188140                  	,	.GenPrt_Req_Vld( u_Req_Vld )
188141                  	,	.GenPrt_Rsp_Data( u_Rsp_Data )
188142                  	,	.GenPrt_Rsp_Last( u_Rsp_Last )
188143                  	,	.GenPrt_Rsp_Rdy( u_Rsp_Rdy )
188144                  	,	.GenPrt_Rsp_SeqUnOrdered( u_Rsp_SeqUnOrdered )
188145                  	,	.GenPrt_Rsp_Status( u_Rsp_Status )
188146                  	,	.GenPrt_Rsp_Vld( u_Rsp_Vld )
188147                  	);
188148                  	rsnoc_z_H_R_G_U_Q_U_a42ce297cd uua42ce297cd(
188149                  		.GenLcl_Req_Addr( u_Req_Addr )
188150                  	,	.GenLcl_Req_Be( u_Req_Be )
188151                  	,	.GenLcl_Req_BurstType( u_Req_BurstType )
188152                  	,	.GenLcl_Req_Data( u_Req_Data )
188153                  	,	.GenLcl_Req_Last( u_Req_Last )
188154                  	,	.GenLcl_Req_Len1( u_Req_Len1 )
188155                  	,	.GenLcl_Req_Lock( u_Req_Lock )
188156                  	,	.GenLcl_Req_Opc( u_Req_Opc )
188157                  	,	.GenLcl_Req_Rdy( u_Req_Rdy )
188158                  	,	.GenLcl_Req_SeqUnOrdered( u_Req_SeqUnOrdered )
188159                  	,	.GenLcl_Req_SeqUnique( u_Req_SeqUnique )
188160                  	,	.GenLcl_Req_User( u_Req_User )
188161                  	,	.GenLcl_Req_Vld( u_Req_Vld )
188162                  	,	.GenLcl_Rsp_Data( u_Rsp_Data )
188163                  	,	.GenLcl_Rsp_Last( u_Rsp_Last )
188164                  	,	.GenLcl_Rsp_Rdy( u_Rsp_Rdy )
188165                  	,	.GenLcl_Rsp_SeqUnOrdered( u_Rsp_SeqUnOrdered )
188166                  	,	.GenLcl_Rsp_Status( u_Rsp_Status )
188167                  	,	.GenLcl_Rsp_Vld( u_Rsp_Vld )
188168                  	,	.GenPrt_Req_Addr( Gen_Req_Addr )
188169                  	,	.GenPrt_Req_Be( Gen_Req_Be )
188170                  	,	.GenPrt_Req_BurstType( Gen_Req_BurstType )
188171                  	,	.GenPrt_Req_Data( Gen_Req_Data )
188172                  	,	.GenPrt_Req_Last( Gen_Req_Last )
188173                  	,	.GenPrt_Req_Len1( Gen_Req_Len1 )
188174                  	,	.GenPrt_Req_Lock( Gen_Req_Lock )
188175                  	,	.GenPrt_Req_Opc( Gen_Req_Opc )
188176                  	,	.GenPrt_Req_Rdy( Gen_Req_Rdy )
188177                  	,	.GenPrt_Req_SeqUnOrdered( Gen_Req_SeqUnOrdered )
188178                  	,	.GenPrt_Req_SeqUnique( Gen_Req_SeqUnique )
188179                  	,	.GenPrt_Req_User( Gen_Req_User )
188180                  	,	.GenPrt_Req_Vld( Gen_Req_Vld )
188181                  	,	.GenPrt_Rsp_Data( Gen_Rsp_Data )
188182                  	,	.GenPrt_Rsp_Last( Gen_Rsp_Last )
188183                  	,	.GenPrt_Rsp_Rdy( Gen_Rsp_Rdy )
188184                  	,	.GenPrt_Rsp_SeqUnOrdered( Gen_Rsp_SeqUnOrdered )
188185                  	,	.GenPrt_Rsp_Status( Gen_Rsp_Status )
188186                  	,	.GenPrt_Rsp_Vld( Gen_Rsp_Vld )
188187                  	,	.Sys_Clk( Sys_Clk )
188188                  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
188189                  	,	.Sys_Clk_En( Sys_Clk_En )
188190                  	,	.Sys_Clk_EnS( Sys_Clk_EnS )
188191                  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
188192                  	,	.Sys_Clk_RstN( Sys_Clk_RstN )
188193                  	,	.Sys_Clk_Tm( Sys_Clk_Tm )
188194                  	,	.Sys_Pwr_Idle( u_70_Idle )
188195                  	,	.Sys_Pwr_WakeUp( u_70_WakeUp )
188196                  	);
188197                  	assign IdInfo_0_Id = Translation_0_Id;
188198                  	assign IdInfo_1_Id = Req1_KeyId;
188199                  	assign u_b16a = u_236 ? 2'b11 : 2'b0;
188200                  	rsnoc_z_H_R_U_A_Pc_I1 upc_0( .I( CxtUsed ) , .O( u_236 ) );
188201                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
188202     1/1          		if ( ! Sys_Clk_RstN )
188203     1/1          			Load &lt;= #1.0 ( 2'b0 );
188204     1/1          		else	Load &lt;= #1.0 ( u_b16a ^ { 1'b0 , u_b16a [1] } );
188205                  	assign Sys_Pwr_Idle = Pwr_CxtAlloc_Idle &amp; Pwr_Err_Idle &amp; Pwr_FwdPostAlloc_Idle &amp; Pwr_RspPipe_Idle &amp; Pwr_Trn_Idle;
188206                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
188207     1/1          		if ( ! Sys_Clk_RstN )
188208     1/1          			NoPendingTrans &lt;= #1.0 ( 1'b1 );
188209     1/1          		else	NoPendingTrans &lt;= #1.0 ( Sys_Pwr_Idle );
188210                  	assign RxInt_Rdy = RxIn_Rdy;
188211                  	assign Rx_Rdy = RxInt_Rdy;
188212                  	assign WakeUp_Rx = Rx_Vld;
188213                  	assign Sys_Pwr_WakeUp = WakeUp_Rx;
188214                  	assign u_5446 = RxIn_Data [110:94];
188215                  	assign Translation_0_Aperture = u_5446 [16:5];
188216                  	assign TxBypData = TxIn_Data [37:0];
188217                  	assign TxLcl_Data =
188218                  		{			{	TxIn_Data [111]
188219                  			,	TxIn_Data [110:94]
188220                  			,	TxIn_Data [93:90]
188221                  			,	TxIn_Data [89:88]
188222                  			,	TxIn_Data [87:81]
188223                  			,	TxIn_Data [80:49]
188224                  			,	TxIn_Data [48:41]
188225                  			,	TxIn_Data [40:38]
188226                  			}
188227                  		,
188228                  		TxBypData
188229                  		};
188230                  	assign Tx_Data = { TxLcl_Data [111:38] , TxLcl_Data [37:0] };
188231                  	assign TxLcl_Head = TxIn_Head;
188232                  	assign Tx_Head = TxLcl_Head;
188233                  	assign TxLcl_Tail = TxIn_Tail;
188234                  	assign Tx_Tail = TxLcl_Tail;
188235                  	assign TxLcl_Vld = TxIn_Vld;
188236                  	assign Tx_Vld = TxLcl_Vld;
188237                  	assign WakeUp_Other = 1'b0;
188238                  	assign u_6807_Data_Datum3_Byte = TxIn_Data [34:27];
188239                  	assign Dbg_Tx_Data_Datum3_Byte = u_6807_Data_Datum3_Byte;
188240                  	assign u_6807_Data_Datum2_Be = TxIn_Data [26];
188241                  	assign Dbg_Tx_Data_Datum2_Be = u_6807_Data_Datum2_Be;
188242                  	assign u_6807_Data_Datum2_Byte = TxIn_Data [25:18];
188243                  	assign Dbg_Tx_Data_Datum2_Byte = u_6807_Data_Datum2_Byte;
188244                  	assign u_6807_Hdr_Status = TxIn_Data [89:88];
188245                  	assign Dbg_Tx_Hdr_Status = u_6807_Hdr_Status;
188246                  	assign u_6807_Hdr_Addr = TxIn_Data [80:49];
188247                  	assign Dbg_Tx_Hdr_Addr = u_6807_Hdr_Addr;
188248                  	assign u_6807_Hdr_Lock = TxIn_Data [111];
188249                  	assign Dbg_Tx_Hdr_Lock = u_6807_Hdr_Lock;
188250                  	assign u_6807_Hdr_Echo = TxIn_Data [40:38];
188251                  	assign Dbg_Tx_Hdr_Echo = u_6807_Hdr_Echo;
188252                  	assign u_6807_Hdr_Len1 = TxIn_Data [87:81];
188253                  	assign Dbg_Tx_Hdr_Len1 = u_6807_Hdr_Len1;
188254                  	assign u_6807_Hdr_User = TxIn_Data [48:41];
188255                  	assign Dbg_Tx_Hdr_User = u_6807_Hdr_User;
188256                  	assign u_6807_Hdr_Opc = TxIn_Data [93:90];
188257                  	assign Dbg_Tx_Hdr_Opc = u_6807_Hdr_Opc;
188258                  	assign u_6807_Hdr_RouteId = TxIn_Data [110:94];
188259                  	assign Dbg_Tx_Hdr_RouteId = u_6807_Hdr_RouteId;
188260                  	assign u_3ded_Data_Last = RxIn_Data [37];
188261                  	assign Dbg_Rx_Data_Last = u_3ded_Data_Last;
188262                  	assign u_3ded_Data_Err = RxIn_Data [36];
188263                  	assign Dbg_Rx_Data_Err = u_3ded_Data_Err;
188264                  	assign u_3ded_Data_Datum1_Be = RxIn_Data [17];
188265                  	assign Dbg_Rx_Data_Datum1_Be = u_3ded_Data_Datum1_Be;
188266                  	assign u_3ded_Data_Datum1_Byte = RxIn_Data [16:9];
188267                  	assign Dbg_Rx_Data_Datum1_Byte = u_3ded_Data_Datum1_Byte;
188268                  	assign u_3ded_Data_Datum0_Be = RxIn_Data [8];
188269                  	assign Dbg_Rx_Data_Datum0_Be = u_3ded_Data_Datum0_Be;
188270                  	assign u_3ded_Data_Datum0_Byte = RxIn_Data [7:0];
188271                  	assign Dbg_Rx_Data_Datum0_Byte = u_3ded_Data_Datum0_Byte;
188272                  	assign u_3ded_Data_Datum3_Be = RxIn_Data [35];
188273                  	assign Dbg_Rx_Data_Datum3_Be = u_3ded_Data_Datum3_Be;
188274                  	assign u_3ded_Data_Datum3_Byte = RxIn_Data [34:27];
188275                  	assign Dbg_Rx_Data_Datum3_Byte = u_3ded_Data_Datum3_Byte;
188276                  	assign u_3ded_Data_Datum2_Be = RxIn_Data [26];
188277                  	assign Dbg_Rx_Data_Datum2_Be = u_3ded_Data_Datum2_Be;
188278                  	assign u_3ded_Data_Datum2_Byte = RxIn_Data [25:18];
188279                  	assign Dbg_Rx_Data_Datum2_Byte = u_3ded_Data_Datum2_Byte;
188280                  	assign u_3ded_Hdr_Status = RxIn_Data [89:88];
188281                  	assign Dbg_Rx_Hdr_Status = u_3ded_Hdr_Status;
188282                  	assign u_3ded_Hdr_Addr = RxIn_Data [80:49];
188283                  	assign Dbg_Rx_Hdr_Addr = u_3ded_Hdr_Addr;
188284                  	assign u_3ded_Hdr_Lock = RxIn_Data [111];
188285                  	assign Dbg_Rx_Hdr_Lock = u_3ded_Hdr_Lock;
188286                  	assign u_3ded_Hdr_Echo = RxIn_Data [40:38];
188287                  	assign Dbg_Rx_Hdr_Echo = u_3ded_Hdr_Echo;
188288                  	assign u_3ded_Hdr_Len1 = RxIn_Data [87:81];
188289                  	assign Dbg_Rx_Hdr_Len1 = u_3ded_Hdr_Len1;
188290                  	assign u_3ded_Hdr_User = RxIn_Data [48:41];
188291                  	assign Dbg_Rx_Hdr_User = u_3ded_Hdr_User;
188292                  	assign u_3ded_Hdr_Opc = RxIn_Data [93:90];
188293                  	assign Dbg_Rx_Hdr_Opc = u_3ded_Hdr_Opc;
188294                  	assign u_3ded_Hdr_RouteId = RxIn_Data [110:94];
188295                  	assign Dbg_Rx_Hdr_RouteId = u_3ded_Hdr_RouteId;
188296                  	assign u_6807_Data_Last = TxIn_Data [37];
188297                  	assign Dbg_Tx_Data_Last = u_6807_Data_Last;
188298                  	assign u_6807_Data_Err = TxIn_Data [36];
188299                  	assign Dbg_Tx_Data_Err = u_6807_Data_Err;
188300                  	assign u_6807_Data_Datum1_Be = TxIn_Data [17];
188301                  	assign Dbg_Tx_Data_Datum1_Be = u_6807_Data_Datum1_Be;
188302                  	assign u_6807_Data_Datum1_Byte = TxIn_Data [16:9];
188303                  	assign Dbg_Tx_Data_Datum1_Byte = u_6807_Data_Datum1_Byte;
188304                  	assign u_6807_Data_Datum0_Be = TxIn_Data [8];
188305                  	assign Dbg_Tx_Data_Datum0_Be = u_6807_Data_Datum0_Be;
188306                  	assign u_6807_Data_Datum0_Byte = TxIn_Data [7:0];
188307                  	assign Dbg_Tx_Data_Datum0_Byte = u_6807_Data_Datum0_Byte;
188308                  	assign u_6807_Data_Datum3_Be = TxIn_Data [35];
188309                  	assign Dbg_Tx_Data_Datum3_Be = u_6807_Data_Datum3_Be;
188310                  	assign u_5ddf = CxtUsed;
188311                  	assign IllRsp = u_5ddf == 1'b0 &amp; Rsp0_Vld;
188312                  	// synopsys translate_off
188313                  	// synthesis translate_off
188314                  	always @( posedge Sys_Clk )
188315     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
188316     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( IllRsp ) !== 1'b0 ) begin
188317     <font color = "grey">unreachable  </font>				dontStop = 0;
188318     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
188319     <font color = "grey">unreachable  </font>				if (!dontStop) begin
188320     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;[T2G] - No context associated to the response.&quot; );
188321     <font color = "grey">unreachable  </font>					$stop;
188322                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
188323                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod1566.html" >rsnoc_z_H_R_G_T2_U_U_e128d809</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>16</td><td>9</td><td>56.25</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>16</td><td>9</td><td>56.25</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       187762
 EXPRESSION (ErrWrCxt ? ErrCxtWr_Len1 : Req1_Len1)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       187767
 EXPRESSION (ErrWrCxt ? ErrCxtWr_Echo : Req1_Echo)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       187781
 EXPRESSION (ErrWrCxt ? ErrCxtWr_OpcT : u_cc5c)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       187786
 EXPRESSION (ErrWrCxt ? ErrCxtWr_AddLd0 : Req1_AddLd0)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       187803
 EXPRESSION (ErrWrCxt ? ErrCxtWr_Addr4Be : Req1_Addr4Be)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       187809
 EXPRESSION (ErrWrCxt ? ErrCxtWr_RouteIdZ : Req1_RouteIdZ)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       187966
 EXPRESSION (WrapGn ? 1'b1 : 1'b0)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       188199
 EXPRESSION (u_236 ? 2'b11 : 2'b0)
             --1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod1566.html" >rsnoc_z_H_R_G_T2_U_U_e128d809</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Totals</td>
<td class="rt">54</td>
<td class="rt">23</td>
<td class="rt">42.59 </td>
</tr><tr class="s4">
<td>Total Bits</td>
<td class="rt">1032</td>
<td class="rt">493</td>
<td class="rt">47.77 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 0->1</td>
<td class="rt">516</td>
<td class="rt">259</td>
<td class="rt">50.19 </td>
</tr><tr class="s4">
<td nowrap>Total Bits 1->0</td>
<td class="rt">516</td>
<td class="rt">234</td>
<td class="rt">45.35 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s4">
<td>Ports</td>
<td class="rt">54</td>
<td class="rt">23</td>
<td class="rt">42.59 </td>
</tr><tr class="s4">
<td>Port Bits</td>
<td class="rt">1032</td>
<td class="rt">493</td>
<td class="rt">47.77 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 0->1</td>
<td class="rt">516</td>
<td class="rt">259</td>
<td class="rt">50.19 </td>
</tr><tr class="s4">
<td nowrap>Port Bits 1->0</td>
<td class="rt">516</td>
<td class="rt">234</td>
<td class="rt">45.35 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Gen_Req_Addr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Addr[11:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Addr[31:12]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Be[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Len1[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Len1[6:4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Opc[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Opc[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_User[6:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_User[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Status[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Status[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_0_AddrBase[29:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_0_AddrMask[29:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_0_Debug</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_0_Id</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>IdInfo_1_AddrBase[29:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_1_AddrMask[29:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_1_Debug</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_1_Id</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Load[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Load[1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>NoPendingTrans</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Data[35:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[37:36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[47:38]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[50:48]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[60:51]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[80:61]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[84:81]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[90:85]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[92:91]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[93]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[98:94]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[100:99]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[101]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[103:102]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[105:104]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[106]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[107]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[108]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[109]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[111:110]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_0_Aperture[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_0_Aperture[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_0_Aperture[4:3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_0_Aperture[6:5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_0_Aperture[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_0_Aperture[8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_0_Aperture[9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_0_Aperture[10]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_0_Aperture[11]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_0_Id</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Translation_0_PathFound</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Translation_0_SubFound</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Data[40:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[50:41]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[56:51]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[79:57]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[82:80]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[87:83]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[89:88]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[91:90]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[92]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[93]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[98:94]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[100:99]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[101]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[103:102]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[105:104]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[106]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[107]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[108]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[109]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[111:110]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Other</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Rx</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod1566.html" >rsnoc_z_H_R_G_T2_U_U_e128d809</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">58</td>
<td class="rt">43</td>
<td class="rt">74.14 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">187966</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">188199</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">187759</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">187764</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s7">
<td>CASE</td>
<td class="rt">187770</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">187778</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">187783</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">187800</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">187806</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">187810</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>CASE</td>
<td class="rt">187835</td>
<td class="rt">6</td>
<td class="rt">4</td>
<td class="rt">66.67 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">187924</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>CASE</td>
<td class="rt">188002</td>
<td class="rt">6</td>
<td class="rt">4</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>CASE</td>
<td class="rt">188013</td>
<td class="rt">5</td>
<td class="rt">3</td>
<td class="rt">60.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">188202</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">188207</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
187966     	assign Req1_BurstType = WrapGn ? 1'b1 : 1'b0;
           	                               <font color = "red">-1-</font>  
           	                               <font color = "red">==></font>  
           	                               <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
188199     	assign u_b16a = u_236 ? 2'b11 : 2'b0;
           	                      <font color = "green">-1-</font>  
           	                      <font color = "green">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
187759     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
187760     			u_fc98 <= #1.0 ( 7'b0 );
           <font color = "green">			==></font>
187761     		else if ( u_d27a )
           		     <font color = "green">-2-</font>  
187762     			u_fc98 <= #1.0 ( ErrWrCxt ? ErrCxtWr_Len1 : Req1_Len1 );
           			                          <font color = "red">-3-</font>  
           			                          <font color = "red">==></font>  
           			                          <font color = "green">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
187764     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
187765     			u_8135 <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
187766     		else if ( u_d27a )
           		     <font color = "green">-2-</font>  
187767     			u_8135 <= #1.0 ( ErrWrCxt ? ErrCxtWr_Echo : Req1_Echo );
           			                          <font color = "red">-3-</font>  
           			                          <font color = "red">==></font>  
           			                          <font color = "green">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
187770     		case ( uu_cc5c_caseSel )
           		<font color = "red">-1-</font>               
187771     			2'b01   : u_cc5c = 4'b0000 ;
           <font color = "green">			==></font>
187772     			2'b10   : u_cc5c = 4'b0100 ;
           <font color = "green">			==></font>
187773     			2'b0    : u_cc5c = Req1_OpcT ;
           <font color = "green">			==></font>
187774     			default : u_cc5c = 4'b0000 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>2'b01 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b10 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b00 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
187778     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
187779     			u_5ebf <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
187780     		else if ( u_d27a )
           		     <font color = "green">-2-</font>  
187781     			u_5ebf <= #1.0 ( ErrWrCxt ? ErrCxtWr_OpcT : u_cc5c );
           			                          <font color = "red">-3-</font>  
           			                          <font color = "red">==></font>  
           			                          <font color = "green">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
187783     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
187784     			u_ad45 <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
187785     		else if ( u_d27a )
           		     <font color = "green">-2-</font>  
187786     			u_ad45 <= #1.0 ( ErrWrCxt ? ErrCxtWr_AddLd0 : Req1_AddLd0 );
           			                          <font color = "red">-3-</font>  
           			                          <font color = "red">==></font>  
           			                          <font color = "green">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
187800     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
187801     			u_81cc <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
187802     		else if ( u_d27a )
           		     <font color = "green">-2-</font>  
187803     			u_81cc <= #1.0 ( ErrWrCxt ? ErrCxtWr_Addr4Be : Req1_Addr4Be );
           			                          <font color = "red">-3-</font>  
           			                          <font color = "red">==></font>  
           			                          <font color = "green">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
187806     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
187807     			u_cfef <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
187808     		else if ( u_d27a )
           		     <font color = "green">-2-</font>  
187809     			u_cfef <= #1.0 ( ErrWrCxt ? ErrCxtWr_RouteIdZ : Req1_RouteIdZ );
           			                          <font color = "red">-3-</font>  
           			                          <font color = "red">==></font>  
           			                          <font color = "green">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
187810     	always @( Cxt_0 or uu_1002_caseSel ) begin		case ( uu_1002_caseSel )
           	                           <font color = "red">-1-</font>               		               
187811     			1'b1    : u_1002 = Cxt_0 ;
           <font color = "green">			==></font>
187812     			default : u_1002 = 33'b0 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1'b1 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
187835     		case ( uRsp_Status_caseSel )
           		<font color = "red">-1-</font>                   
187836     			5'b00001 : Rsp_Status = 2'b10 ;
           <font color = "green">			==></font>
187837     			5'b00010 : Rsp_Status = 2'b01 ;
           <font color = "red">			==></font>
187838     			5'b00100 : Rsp_Status = 2'b10 ;
           <font color = "green">			==></font>
187839     			5'b01000 : Rsp_Status = 2'b01 ;
           <font color = "green">			==></font>
187840     			5'b10000 : Rsp_Status = 2'b10 ;
           <font color = "green">			==></font>
187841     			default  : Rsp_Status = 2'b00 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>5'b00001 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>5'b00010 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>5'b00100 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>5'b01000 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>5'b10000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
187924     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
187925     			ReqHead <= #1.0 ( 1'b1 );
           <font color = "green">			==></font>
187926     		else if ( NextTrn )
           		     <font color = "green">-2-</font>  
187927     			ReqHead <= #1.0 ( Pld_Last );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
188002     		case ( uReq1_Opc_caseSel )
           		<font color = "red">-1-</font>                 
188003     			5'b00001 : Req1_Opc = 3'b000 ;
           <font color = "green">			==></font>
188004     			5'b00010 : Req1_Opc = 3'b010 ;
           <font color = "green">			==></font>
188005     			5'b00100 : Req1_Opc = 3'b001 ;
           <font color = "red">			==></font>
188006     			5'b01000 : Req1_Opc = 3'b100 ;
           <font color = "green">			==></font>
188007     			5'b10000 : Req1_Opc = 3'b101 ;
           <font color = "green">			==></font>
188008     			default  : Req1_Opc = 3'b000 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>5'b00001 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>5'b00010 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>5'b00100 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>5'b01000 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>5'b10000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
188013     		case ( uPipeIn_Opc_caseSel )
           		<font color = "red">-1-</font>                   
188014     			3'b001  : PipeIn_Opc = 3'b000 ;
           <font color = "red">			==></font>
188015     			3'b010  : PipeIn_Opc = 3'b000 ;
           <font color = "green">			==></font>
188016     			3'b100  : PipeIn_Opc = 3'b100 ;
           <font color = "green">			==></font>
188017     			3'b0    : PipeIn_Opc = Req1_Opc ;
           <font color = "green">			==></font>
188018     			default : PipeIn_Opc = 3'b000 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>3'b001 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b010 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b100 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
188202     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
188203     			Load <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
188204     		else	Load <= #1.0 ( u_b16a ^ { 1'b0 , u_b16a [1] } );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
188207     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
188208     			NoPendingTrans <= #1.0 ( 1'b1 );
           <font color = "green">			==></font>
188209     		else	NoPendingTrans <= #1.0 ( Sys_Pwr_Idle );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_147159">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_rsnoc_z_H_R_G_T2_U_U_e128d809">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
