[trace]User specified seed 0x44596132
[notice]Initial seed = 0x44596132
[trace]User specified config file "/nfs/home/konglinghui/force-riscv/config/riscv_rv64_sv39.config".
[notice]FORCE_PATH = /nfs/home/konglinghui/force-riscv
[notice]Loading config file: /nfs/home/konglinghui/force-riscv/config/riscv_rv64_sv39.config ...
[notice]Generating using test template "/nfs/home/konglinghui/force-riscv/examples/tutorial/vector_indexed_load_store_force.py"...
[notice]Simulating instructions during test generation.
[notice]Generate outputs with seed number.
[notice]Test options specified: handlers_set=Fast.
[notice]Command line: /nfs/home/konglinghui/force-riscv/bin/friscv -t /nfs/home/konglinghui/force-riscv/examples/tutorial/vector_indexed_load_store_force.py -c /nfs/home/konglinghui/force-riscv/config/riscv_rv64_sv39.config -s 0x44596132 -w -l trace -o handlers_set=Fast
[notice]Simulator API module: '/nfs/home/konglinghui/force-riscv/bin/SimApiHANDCAR.so'.
[notice]Simulator DLL: '/nfs/home/konglinghui/force-riscv/utils/handcar/handcar_cosim.so'.
token: -p1
token: --varch=vlen:512,slen:512,elen:64
token: --isa=RV64IMAFDCV_zfh
Received additional options: handcar_cosim, -p1, --varch=vlen:512,slen:512,elen:64, --isa=RV64IMAFDCV_zfh, no_elf, 
[notice]Simulator Standalone: '/nfs/home/konglinghui/force-riscv/fpix/bin/fpix_riscv'.
[notice]Loading instruction file: /nfs/home/konglinghui/force-riscv/riscv/arch_data/instr/g_instructions.xml ...
[trace]Adding new instruction ADD##RISCV
[trace]Adding new instruction ADDI##RISCV
[trace]Adding new instruction AMOADD.W##RISCV
[trace]Adding new instruction AMOAND.W##RISCV
[trace]Adding new instruction AMOMAX.W##RISCV
[trace]Adding new instruction AMOMAXU.W##RISCV
[trace]Adding new instruction AMOMIN.W##RISCV
[trace]Adding new instruction AMOMINU.W##RISCV
[trace]Adding new instruction AMOOR.W##RISCV
[trace]Adding new instruction AMOSWAP.W##RISCV
[trace]Adding new instruction AMOXOR.W##RISCV
[trace]Adding new instruction AND##RISCV
[trace]Adding new instruction ANDI##RISCV
[trace]Adding new instruction AUIPC##RISCV
[trace]Adding new instruction BEQ##RISCV
[trace]Adding new instruction BGE##RISCV
[trace]Adding new instruction BGEU##RISCV
[trace]Adding new instruction BLT##RISCV
[trace]Adding new instruction BLTU##RISCV
[trace]Adding new instruction BNE##RISCV
[trace]Adding new instruction CSRRC#register#RISCV
[trace]Adding new instruction CSRRCI#immediate#RISCV
[trace]Adding new instruction CSRRS#register#RISCV
[trace]Adding new instruction CSRRSI#immediate#RISCV
[trace]Adding new instruction CSRRW#register#RISCV
[trace]Adding new instruction CSRRWI#immediate#RISCV
[trace]Adding new instruction DIV##RISCV
[trace]Adding new instruction DIVU##RISCV
[trace]Adding new instruction EBREAK##RISCV
[trace]Adding new instruction ECALL##RISCV
[trace]Adding new instruction FADD.D##RISCV
[trace]Adding new instruction FADD.S##RISCV
[trace]Adding new instruction FCLASS.D##RISCV
[trace]Adding new instruction FCLASS.S##RISCV
[trace]Adding new instruction FCVT.D.S##RISCV
[trace]Adding new instruction FCVT.D.W##RISCV
[trace]Adding new instruction FCVT.D.WU##RISCV
[trace]Adding new instruction FCVT.S.D##RISCV
[trace]Adding new instruction FCVT.S.W##RISCV
[trace]Adding new instruction FCVT.S.WU##RISCV
[trace]Adding new instruction FCVT.W.D##RISCV
[trace]Adding new instruction FCVT.W.S##RISCV
[trace]Adding new instruction FCVT.WU.D##RISCV
[trace]Adding new instruction FCVT.WU.S##RISCV
[trace]Adding new instruction FDIV.D##RISCV
[trace]Adding new instruction FDIV.S##RISCV
[trace]Adding new instruction FENCE##RISCV
[trace]Adding new instruction FENCE.I##RISCV
[trace]Adding new instruction FEQ.D##RISCV
[trace]Adding new instruction FEQ.S##RISCV
[trace]Adding new instruction FLD##RISCV
[trace]Adding new instruction FLE.D##RISCV
[trace]Adding new instruction FLE.S##RISCV
[trace]Adding new instruction FLT.D##RISCV
[trace]Adding new instruction FLT.S##RISCV
[trace]Adding new instruction FLW##RISCV
[trace]Adding new instruction FMADD.D##RISCV
[trace]Adding new instruction FMADD.S##RISCV
[trace]Adding new instruction FMAX.D##RISCV
[trace]Adding new instruction FMAX.S##RISCV
[trace]Adding new instruction FMIN.D##RISCV
[trace]Adding new instruction FMIN.S##RISCV
[trace]Adding new instruction FMSUB.D##RISCV
[trace]Adding new instruction FMSUB.S##RISCV
[trace]Adding new instruction FMUL.D##RISCV
[trace]Adding new instruction FMUL.S##RISCV
[trace]Adding new instruction FMV.W.X##RISCV
[trace]Adding new instruction FMV.X.W##RISCV
[trace]Adding new instruction FNMADD.D##RISCV
[trace]Adding new instruction FNMADD.S##RISCV
[trace]Adding new instruction FNMSUB.D##RISCV
[trace]Adding new instruction FNMSUB.S##RISCV
[trace]Adding new instruction FSD##RISCV
[trace]Adding new instruction FSGNJ.D##RISCV
[trace]Adding new instruction FSGNJ.S##RISCV
[trace]Adding new instruction FSGNJN.D##RISCV
[trace]Adding new instruction FSGNJN.S##RISCV
[trace]Adding new instruction FSGNJX.D##RISCV
[trace]Adding new instruction FSGNJX.S##RISCV
[trace]Adding new instruction FSQRT.D##RISCV
[trace]Adding new instruction FSQRT.S##RISCV
[trace]Adding new instruction FSUB.D##RISCV
[trace]Adding new instruction FSUB.S##RISCV
[trace]Adding new instruction FSW##RISCV
[trace]Adding new instruction JAL##RISCV
[trace]Adding new instruction JALR##RISCV
[trace]Adding new instruction LB##RISCV
[trace]Adding new instruction LBU##RISCV
[trace]Adding new instruction LH##RISCV
[trace]Adding new instruction LHU##RISCV
[trace]Adding new instruction LR.W##RISCV
[trace]Adding new instruction LUI##RISCV
[trace]Adding new instruction LW##RISCV
[trace]Adding new instruction MUL##RISCV
[trace]Adding new instruction MULH##RISCV
[trace]Adding new instruction MULHSU##RISCV
[trace]Adding new instruction MULHU##RISCV
[trace]Adding new instruction OR##RISCV
[trace]Adding new instruction ORI##RISCV
[trace]Adding new instruction REM##RISCV
[trace]Adding new instruction REMU##RISCV
[trace]Adding new instruction SB##RISCV
[trace]Adding new instruction SC.W##RISCV
[trace]Adding new instruction SH##RISCV
[trace]Adding new instruction SLL##RISCV
[trace]Adding new instruction SLLI#RV32I#RISCV
[trace]Adding new instruction SLT##RISCV
[trace]Adding new instruction SLTI##RISCV
[trace]Adding new instruction SLTIU##RISCV
[trace]Adding new instruction SLTU##RISCV
[trace]Adding new instruction SRA##RISCV
[trace]Adding new instruction SRAI#RV32I#RISCV
[trace]Adding new instruction SRL##RISCV
[trace]Adding new instruction SRLI#RV32I#RISCV
[trace]Adding new instruction SUB##RISCV
[trace]Adding new instruction SW##RISCV
[trace]Adding new instruction XOR##RISCV
[trace]Adding new instruction XORI##RISCV
[trace]Adding new instruction LEND##RISCV
[notice]Loading instruction file: /nfs/home/konglinghui/force-riscv/riscv/arch_data/instr/g_instructions_rv64.xml ...
[trace]Adding new instruction ADDIW##RISCV
[trace]Adding new instruction ADDW##RISCV
[trace]Adding new instruction AMOADD.D##RISCV
[trace]Adding new instruction AMOAND.D##RISCV
[trace]Adding new instruction AMOMAX.D##RISCV
[trace]Adding new instruction AMOMAXU.D##RISCV
[trace]Adding new instruction AMOMIN.D##RISCV
[trace]Adding new instruction AMOMINU.D##RISCV
[trace]Adding new instruction AMOOR.D##RISCV
[trace]Adding new instruction AMOSWAP.D##RISCV
[trace]Adding new instruction AMOXOR.D##RISCV
[trace]Adding new instruction DIVUW##RISCV
[trace]Adding new instruction DIVW##RISCV
[trace]Adding new instruction FCVT.D.L##RISCV
[trace]Adding new instruction FCVT.D.LU##RISCV
[trace]Adding new instruction FCVT.L.D##RISCV
[trace]Adding new instruction FCVT.L.S##RISCV
[trace]Adding new instruction FCVT.LU.D##RISCV
[trace]Adding new instruction FCVT.LU.S##RISCV
[trace]Adding new instruction FCVT.S.L##RISCV
[trace]Adding new instruction FCVT.S.LU##RISCV
[trace]Adding new instruction FMV.D.X##RISCV
[trace]Adding new instruction FMV.X.D##RISCV
[trace]Adding new instruction LD##RISCV
[trace]Adding new instruction LR.D##RISCV
[trace]Adding new instruction LWU##RISCV
[trace]Adding new instruction MULW##RISCV
[trace]Adding new instruction REMUW##RISCV
[trace]Adding new instruction REMW##RISCV
[trace]Adding new instruction SC.D##RISCV
[trace]Adding new instruction SD##RISCV
[trace]Adding new instruction SLLI#RV64I#RISCV
[trace]Adding new instruction SLLIW##RISCV
[trace]Adding new instruction SLLW##RISCV
[trace]Adding new instruction SRAI#RV64I#RISCV
[trace]Adding new instruction SRAIW##RISCV
[trace]Adding new instruction SRAW##RISCV
[trace]Adding new instruction SRLI#RV64I#RISCV
[trace]Adding new instruction SRLIW##RISCV
[trace]Adding new instruction SRLW##RISCV
[trace]Adding new instruction SUBW##RISCV
[notice]Loading instruction file: /nfs/home/konglinghui/force-riscv/riscv/arch_data/instr/c_instructions.xml ...
[trace]Adding new instruction C.ADD##RISCV
[trace]Adding new instruction C.ADDI##RISCV
[trace]Adding new instruction C.ADDI16SP##RISCV
[trace]Adding new instruction C.ADDI4SPN##RISCV
[trace]Adding new instruction C.AND##RISCV
[trace]Adding new instruction C.ANDI##RISCV
[trace]Adding new instruction C.BEQZ##RISCV
[trace]Adding new instruction C.BNEZ##RISCV
[trace]Adding new instruction C.EBREAK##RISCV
[trace]Adding new instruction C.FLD##RISCV
[trace]Adding new instruction C.FLDSP##RISCV
[trace]Adding new instruction C.FSD##RISCV
[trace]Adding new instruction C.FSDSP##RISCV
[trace]Adding new instruction C.J##RISCV
[trace]Adding new instruction C.JALR##RISCV
[trace]Adding new instruction C.JR##RISCV
[trace]Adding new instruction C.LI##RISCV
[trace]Adding new instruction C.LUI##RISCV
[trace]Adding new instruction C.LW##RISCV
[trace]Adding new instruction C.LWSP##RISCV
[trace]Adding new instruction C.MV##RISCV
[trace]Adding new instruction C.NOP##RISCV
[trace]Adding new instruction C.OR##RISCV
[trace]Adding new instruction C.SLLI##RISCV
[trace]Adding new instruction C.SLLI64##RISCV
[trace]Adding new instruction C.SRAI##RISCV
[trace]Adding new instruction C.SRAI64##RISCV
[trace]Adding new instruction C.SRLI##RISCV
[trace]Adding new instruction C.SRLI64##RISCV
[trace]Adding new instruction C.SUB##RISCV
[trace]Adding new instruction C.SW##RISCV
[trace]Adding new instruction C.SWSP##RISCV
[trace]Adding new instruction C.XOR##RISCV
[notice]Loading instruction file: /nfs/home/konglinghui/force-riscv/riscv/arch_data/instr/c_instructions_rv64.xml ...
[trace]Adding new instruction C.ADDIW##RISCV
[trace]Adding new instruction C.ADDW##RISCV
[trace]Adding new instruction C.LD##RISCV
[trace]Adding new instruction C.LDSP##RISCV
[trace]Adding new instruction C.SD##RISCV
[trace]Adding new instruction C.SDSP##RISCV
[trace]Adding new instruction C.SUBW##RISCV
[notice]Loading instruction file: /nfs/home/konglinghui/force-riscv/riscv/arch_data/instr/v_instructions.xml ...
[trace]Adding new instruction VAADD.VV##RISCV
[trace]Adding new instruction VAADD.VX##RISCV
[trace]Adding new instruction VAADDU.VV##RISCV
[trace]Adding new instruction VAADDU.VX##RISCV
[trace]Adding new instruction VADC.VIM##RISCV
[trace]Adding new instruction VADC.VVM##RISCV
[trace]Adding new instruction VADC.VXM##RISCV
[trace]Adding new instruction VADD.VI##RISCV
[trace]Adding new instruction VADD.VV##RISCV
[trace]Adding new instruction VADD.VX##RISCV
[trace]Adding new instruction VAMOADDEI16.V#No register write#RISCV
[trace]Adding new instruction VAMOADDEI16.V#Register write#RISCV
[trace]Adding new instruction VAMOADDEI32.V#No register write#RISCV
[trace]Adding new instruction VAMOADDEI32.V#Register write#RISCV
[trace]Adding new instruction VAMOADDEI64.V#No register write#RISCV
[trace]Adding new instruction VAMOADDEI64.V#Register write#RISCV
[trace]Adding new instruction VAMOADDEI8.V#No register write#RISCV
[trace]Adding new instruction VAMOADDEI8.V#Register write#RISCV
[trace]Adding new instruction VAMOANDEI16.V#No register write#RISCV
[trace]Adding new instruction VAMOANDEI16.V#Register write#RISCV
[trace]Adding new instruction VAMOANDEI32.V#No register write#RISCV
[trace]Adding new instruction VAMOANDEI32.V#Register write#RISCV
[trace]Adding new instruction VAMOANDEI64.V#No register write#RISCV
[trace]Adding new instruction VAMOANDEI64.V#Register write#RISCV
[trace]Adding new instruction VAMOANDEI8.V#No register write#RISCV
[trace]Adding new instruction VAMOANDEI8.V#Register write#RISCV
[trace]Adding new instruction VAMOMAXEI16.V#No register write#RISCV
[trace]Adding new instruction VAMOMAXEI16.V#Register write#RISCV
[trace]Adding new instruction VAMOMAXEI32.V#No register write#RISCV
[trace]Adding new instruction VAMOMAXEI32.V#Register write#RISCV
[trace]Adding new instruction VAMOMAXEI64.V#No register write#RISCV
[trace]Adding new instruction VAMOMAXEI64.V#Register write#RISCV
[trace]Adding new instruction VAMOMAXEI8.V#No register write#RISCV
[trace]Adding new instruction VAMOMAXEI8.V#Register write#RISCV
[trace]Adding new instruction VAMOMAXUEI16.V#No register write#RISCV
[trace]Adding new instruction VAMOMAXUEI16.V#Register write#RISCV
[trace]Adding new instruction VAMOMAXUEI32.V#No register write#RISCV
[trace]Adding new instruction VAMOMAXUEI32.V#Register write#RISCV
[trace]Adding new instruction VAMOMAXUEI64.V#No register write#RISCV
[trace]Adding new instruction VAMOMAXUEI64.V#Register write#RISCV
[trace]Adding new instruction VAMOMAXUEI8.V#No register write#RISCV
[trace]Adding new instruction VAMOMAXUEI8.V#Register write#RISCV
[trace]Adding new instruction VAMOMINEI16.V#No register write#RISCV
[trace]Adding new instruction VAMOMINEI16.V#Register write#RISCV
[trace]Adding new instruction VAMOMINEI32.V#No register write#RISCV
[trace]Adding new instruction VAMOMINEI32.V#Register write#RISCV
[trace]Adding new instruction VAMOMINEI64.V#No register write#RISCV
[trace]Adding new instruction VAMOMINEI64.V#Register write#RISCV
[trace]Adding new instruction VAMOMINEI8.V#No register write#RISCV
[trace]Adding new instruction VAMOMINEI8.V#Register write#RISCV
[trace]Adding new instruction VAMOMINUEI16.V#No register write#RISCV
[trace]Adding new instruction VAMOMINUEI16.V#Register write#RISCV
[trace]Adding new instruction VAMOMINUEI32.V#No register write#RISCV
[trace]Adding new instruction VAMOMINUEI32.V#Register write#RISCV
[trace]Adding new instruction VAMOMINUEI64.V#No register write#RISCV
[trace]Adding new instruction VAMOMINUEI64.V#Register write#RISCV
[trace]Adding new instruction VAMOMINUEI8.V#No register write#RISCV
[trace]Adding new instruction VAMOMINUEI8.V#Register write#RISCV
[trace]Adding new instruction VAMOOREI16.V#No register write#RISCV
[trace]Adding new instruction VAMOOREI16.V#Register write#RISCV
[trace]Adding new instruction VAMOOREI32.V#No register write#RISCV
[trace]Adding new instruction VAMOOREI32.V#Register write#RISCV
[trace]Adding new instruction VAMOOREI64.V#No register write#RISCV
[trace]Adding new instruction VAMOOREI64.V#Register write#RISCV
[trace]Adding new instruction VAMOOREI8.V#No register write#RISCV
[trace]Adding new instruction VAMOOREI8.V#Register write#RISCV
[trace]Adding new instruction VAMOSWAPEI16.V#No register write#RISCV
[trace]Adding new instruction VAMOSWAPEI16.V#Register write#RISCV
[trace]Adding new instruction VAMOSWAPEI32.V#No register write#RISCV
[trace]Adding new instruction VAMOSWAPEI32.V#Register write#RISCV
[trace]Adding new instruction VAMOSWAPEI64.V#No register write#RISCV
[trace]Adding new instruction VAMOSWAPEI64.V#Register write#RISCV
[trace]Adding new instruction VAMOSWAPEI8.V#No register write#RISCV
[trace]Adding new instruction VAMOSWAPEI8.V#Register write#RISCV
[trace]Adding new instruction VAMOXOREI16.V#No register write#RISCV
[trace]Adding new instruction VAMOXOREI16.V#Register write#RISCV
[trace]Adding new instruction VAMOXOREI32.V#No register write#RISCV
[trace]Adding new instruction VAMOXOREI32.V#Register write#RISCV
[trace]Adding new instruction VAMOXOREI64.V#No register write#RISCV
[trace]Adding new instruction VAMOXOREI64.V#Register write#RISCV
[trace]Adding new instruction VAMOXOREI8.V#No register write#RISCV
[trace]Adding new instruction VAMOXOREI8.V#Register write#RISCV
[trace]Adding new instruction VAND.VI##RISCV
[trace]Adding new instruction VAND.VV##RISCV
[trace]Adding new instruction VAND.VX##RISCV
[trace]Adding new instruction VASUB.VV##RISCV
[trace]Adding new instruction VASUB.VX##RISCV
[trace]Adding new instruction VASUBU.VV##RISCV
[trace]Adding new instruction VASUBU.VX##RISCV
[trace]Adding new instruction VCOMPRESS.VM##RISCV
[trace]Adding new instruction VCPOP.M##RISCV
[trace]Adding new instruction VDIV.VV##RISCV
[trace]Adding new instruction VDIV.VX##RISCV
[trace]Adding new instruction VDIVU.VV##RISCV
[trace]Adding new instruction VDIVU.VX##RISCV
[trace]Adding new instruction VFADD.VF##RISCV
[trace]Adding new instruction VFADD.VV##RISCV
[trace]Adding new instruction VFCLASS.V##RISCV
[trace]Adding new instruction VFCVT.F.X.V##RISCV
[trace]Adding new instruction VFCVT.F.XU.V##RISCV
[trace]Adding new instruction VFCVT.RTZ.X.F.V##RISCV
[trace]Adding new instruction VFCVT.RTZ.XU.F.V##RISCV
[trace]Adding new instruction VFCVT.X.F.V##RISCV
[trace]Adding new instruction VFCVT.XU.F.V##RISCV
[trace]Adding new instruction VFDIV.VF##RISCV
[trace]Adding new instruction VFDIV.VV##RISCV
[trace]Adding new instruction VFIRST.M##RISCV
[trace]Adding new instruction VFMACC.VF##RISCV
[trace]Adding new instruction VFMACC.VV##RISCV
[trace]Adding new instruction VFMADD.VF##RISCV
[trace]Adding new instruction VFMADD.VV##RISCV
[trace]Adding new instruction VFMAX.VF##RISCV
[trace]Adding new instruction VFMAX.VV##RISCV
[trace]Adding new instruction VFMERGE.VFM##RISCV
[trace]Adding new instruction VFMIN.VF##RISCV
[trace]Adding new instruction VFMIN.VV##RISCV
[trace]Adding new instruction VFMSAC.VF##RISCV
[trace]Adding new instruction VFMSAC.VV##RISCV
[trace]Adding new instruction VFMSUB.VF##RISCV
[trace]Adding new instruction VFMSUB.VV##RISCV
[trace]Adding new instruction VFMUL.VF##RISCV
[trace]Adding new instruction VFMUL.VV##RISCV
[trace]Adding new instruction VFMV.F.S##RISCV
[trace]Adding new instruction VFMV.S.F##RISCV
[trace]Adding new instruction VFMV.V.F##RISCV
[trace]Adding new instruction VFNCVT.F.F.W##RISCV
[trace]Adding new instruction VFNCVT.F.X.W##RISCV
[trace]Adding new instruction VFNCVT.F.XU.W##RISCV
[trace]Adding new instruction VFNCVT.ROD.F.F.W##RISCV
[trace]Adding new instruction VFNCVT.RTZ.X.F.W##RISCV
[trace]Adding new instruction VFNCVT.RTZ.XU.F.W##RISCV
[trace]Adding new instruction VFNCVT.X.F.W##RISCV
[trace]Adding new instruction VFNCVT.XU.F.W##RISCV
[trace]Adding new instruction VFNMACC.VF##RISCV
[trace]Adding new instruction VFNMACC.VV##RISCV
[trace]Adding new instruction VFNMADD.VF##RISCV
[trace]Adding new instruction VFNMADD.VV##RISCV
[trace]Adding new instruction VFNMSAC.VF##RISCV
[trace]Adding new instruction VFNMSAC.VV##RISCV
[trace]Adding new instruction VFNMSUB.VF##RISCV
[trace]Adding new instruction VFNMSUB.VV##RISCV
[trace]Adding new instruction VFRDIV.VF##RISCV
[trace]Adding new instruction VFREC7.V##RISCV
[trace]Adding new instruction VFREDMAX.VS##RISCV
[trace]Adding new instruction VFREDMIN.VS##RISCV
[trace]Adding new instruction VFREDOSUM.VS##RISCV
[trace]Adding new instruction VFREDUSUM.VS##RISCV
[trace]Adding new instruction VFRSQRT7.V##RISCV
[trace]Adding new instruction VFRSUB.VF##RISCV
[trace]Adding new instruction VFSGNJ.VF##RISCV
[trace]Adding new instruction VFSGNJ.VV##RISCV
[trace]Adding new instruction VFSGNJN.VF##RISCV
[trace]Adding new instruction VFSGNJN.VV##RISCV
[trace]Adding new instruction VFSGNJX.VF##RISCV
[trace]Adding new instruction VFSGNJX.VV##RISCV
[trace]Adding new instruction VFSLIDE1DOWN.VF##RISCV
[trace]Adding new instruction VFSLIDE1UP.VF##RISCV
[trace]Adding new instruction VFSQRT.V##RISCV
[trace]Adding new instruction VFSUB.VF##RISCV
[trace]Adding new instruction VFSUB.VV##RISCV
[trace]Adding new instruction VFWADD.VF##RISCV
[trace]Adding new instruction VFWADD.VV##RISCV
[trace]Adding new instruction VFWADD.WF##RISCV
[trace]Adding new instruction VFWADD.WV##RISCV
[trace]Adding new instruction VFWCVT.F.F.V##RISCV
[trace]Adding new instruction VFWCVT.F.X.V##RISCV
[trace]Adding new instruction VFWCVT.F.XU.V##RISCV
[trace]Adding new instruction VFWCVT.RTZ.X.F.V##RISCV
[trace]Adding new instruction VFWCVT.RTZ.XU.F.V##RISCV
[trace]Adding new instruction VFWCVT.X.F.V##RISCV
[trace]Adding new instruction VFWCVT.XU.F.V##RISCV
[trace]Adding new instruction VFWMACC.VF##RISCV
[trace]Adding new instruction VFWMACC.VV##RISCV
[trace]Adding new instruction VFWMSAC.VF##RISCV
[trace]Adding new instruction VFWMSAC.VV##RISCV
[trace]Adding new instruction VFWMUL.VF##RISCV
[trace]Adding new instruction VFWMUL.VV##RISCV
[trace]Adding new instruction VFWNMACC.VF##RISCV
[trace]Adding new instruction VFWNMACC.VV##RISCV
[trace]Adding new instruction VFWNMSAC.VF##RISCV
[trace]Adding new instruction VFWNMSAC.VV##RISCV
[trace]Adding new instruction VFWREDOSUM.VS##RISCV
[trace]Adding new instruction VFWREDUSUM.VS##RISCV
[trace]Adding new instruction VFWSUB.VF##RISCV
[trace]Adding new instruction VFWSUB.VV##RISCV
[trace]Adding new instruction VFWSUB.WF##RISCV
[trace]Adding new instruction VFWSUB.WV##RISCV
[trace]Adding new instruction VID.V##RISCV
[trace]Adding new instruction VIOTA.M##RISCV
[trace]Adding new instruction VL1RE16.V##RISCV
[trace]Adding new instruction VL1RE32.V##RISCV
[trace]Adding new instruction VL1RE64.V##RISCV
[trace]Adding new instruction VL1RE8.V##RISCV
[trace]Adding new instruction VL2RE16.V##RISCV
[trace]Adding new instruction VL2RE32.V##RISCV
[trace]Adding new instruction VL2RE64.V##RISCV
[trace]Adding new instruction VL2RE8.V##RISCV
[trace]Adding new instruction VL4RE16.V##RISCV
[trace]Adding new instruction VL4RE32.V##RISCV
[trace]Adding new instruction VL4RE64.V##RISCV
[trace]Adding new instruction VL4RE8.V##RISCV
[trace]Adding new instruction VL8RE16.V##RISCV
[trace]Adding new instruction VL8RE32.V##RISCV
[trace]Adding new instruction VL8RE64.V##RISCV
[trace]Adding new instruction VL8RE8.V##RISCV
[trace]Adding new instruction VLE16.V##RISCV
[trace]Adding new instruction VLE16FF.V##RISCV
[trace]Adding new instruction VLE32.V##RISCV
[trace]Adding new instruction VLE32FF.V##RISCV
[trace]Adding new instruction VLE64.V##RISCV
[trace]Adding new instruction VLE64FF.V##RISCV
[trace]Adding new instruction VLE8.V##RISCV
[trace]Adding new instruction VLE8FF.V##RISCV
[trace]Adding new instruction VLM.V##RISCV
[trace]Adding new instruction VLOXEI16.V##RISCV
[trace]Adding new instruction VLOXEI32.V##RISCV
[trace]Adding new instruction VLOXEI64.V##RISCV
[trace]Adding new instruction VLOXEI8.V##RISCV
[trace]Adding new instruction VLOXSEG2EI16.V##RISCV
[trace]Adding new instruction VLOXSEG2EI32.V##RISCV
[trace]Adding new instruction VLOXSEG2EI64.V##RISCV
[trace]Adding new instruction VLOXSEG2EI8.V##RISCV
[trace]Adding new instruction VLOXSEG3EI16.V##RISCV
[trace]Adding new instruction VLOXSEG3EI32.V##RISCV
[trace]Adding new instruction VLOXSEG3EI64.V##RISCV
[trace]Adding new instruction VLOXSEG3EI8.V##RISCV
[trace]Adding new instruction VLOXSEG4EI16.V##RISCV
[trace]Adding new instruction VLOXSEG4EI32.V##RISCV
[trace]Adding new instruction VLOXSEG4EI64.V##RISCV
[trace]Adding new instruction VLOXSEG4EI8.V##RISCV
[trace]Adding new instruction VLOXSEG5EI16.V##RISCV
[trace]Adding new instruction VLOXSEG5EI32.V##RISCV
[trace]Adding new instruction VLOXSEG5EI64.V##RISCV
[trace]Adding new instruction VLOXSEG5EI8.V##RISCV
[trace]Adding new instruction VLOXSEG6EI16.V##RISCV
[trace]Adding new instruction VLOXSEG6EI32.V##RISCV
[trace]Adding new instruction VLOXSEG6EI64.V##RISCV
[trace]Adding new instruction VLOXSEG6EI8.V##RISCV
[trace]Adding new instruction VLOXSEG7EI16.V##RISCV
[trace]Adding new instruction VLOXSEG7EI32.V##RISCV
[trace]Adding new instruction VLOXSEG7EI64.V##RISCV
[trace]Adding new instruction VLOXSEG7EI8.V##RISCV
[trace]Adding new instruction VLOXSEG8EI16.V##RISCV
[trace]Adding new instruction VLOXSEG8EI32.V##RISCV
[trace]Adding new instruction VLOXSEG8EI64.V##RISCV
[trace]Adding new instruction VLOXSEG8EI8.V##RISCV
[trace]Adding new instruction VLSE16.V##RISCV
[trace]Adding new instruction VLSE32.V##RISCV
[trace]Adding new instruction VLSE64.V##RISCV
[trace]Adding new instruction VLSE8.V##RISCV
[trace]Adding new instruction VLSEG2E16.V##RISCV
[trace]Adding new instruction VLSEG2E16FF.V##RISCV
[trace]Adding new instruction VLSEG2E32.V##RISCV
[trace]Adding new instruction VLSEG2E32FF.V##RISCV
[trace]Adding new instruction VLSEG2E64.V##RISCV
[trace]Adding new instruction VLSEG2E64FF.V##RISCV
[trace]Adding new instruction VLSEG2E8.V##RISCV
[trace]Adding new instruction VLSEG2E8FF.V##RISCV
[trace]Adding new instruction VLSEG3E16.V##RISCV
[trace]Adding new instruction VLSEG3E16FF.V##RISCV
[trace]Adding new instruction VLSEG3E32.V##RISCV
[trace]Adding new instruction VLSEG3E32FF.V##RISCV
[trace]Adding new instruction VLSEG3E64.V##RISCV
[trace]Adding new instruction VLSEG3E64FF.V##RISCV
[trace]Adding new instruction VLSEG3E8.V##RISCV
[trace]Adding new instruction VLSEG3E8FF.V##RISCV
[trace]Adding new instruction VLSEG4E16.V##RISCV
[trace]Adding new instruction VLSEG4E16FF.V##RISCV
[trace]Adding new instruction VLSEG4E32.V##RISCV
[trace]Adding new instruction VLSEG4E32FF.V##RISCV
[trace]Adding new instruction VLSEG4E64.V##RISCV
[trace]Adding new instruction VLSEG4E64FF.V##RISCV
[trace]Adding new instruction VLSEG4E8.V##RISCV
[trace]Adding new instruction VLSEG4E8FF.V##RISCV
[trace]Adding new instruction VLSEG5E16.V##RISCV
[trace]Adding new instruction VLSEG5E16FF.V##RISCV
[trace]Adding new instruction VLSEG5E32.V##RISCV
[trace]Adding new instruction VLSEG5E32FF.V##RISCV
[trace]Adding new instruction VLSEG5E64.V##RISCV
[trace]Adding new instruction VLSEG5E64FF.V##RISCV
[trace]Adding new instruction VLSEG5E8.V##RISCV
[trace]Adding new instruction VLSEG5E8FF.V##RISCV
[trace]Adding new instruction VLSEG6E16.V##RISCV
[trace]Adding new instruction VLSEG6E16FF.V##RISCV
[trace]Adding new instruction VLSEG6E32.V##RISCV
[trace]Adding new instruction VLSEG6E32FF.V##RISCV
[trace]Adding new instruction VLSEG6E64.V##RISCV
[trace]Adding new instruction VLSEG6E64FF.V##RISCV
[trace]Adding new instruction VLSEG6E8.V##RISCV
[trace]Adding new instruction VLSEG6E8FF.V##RISCV
[trace]Adding new instruction VLSEG7E16.V##RISCV
[trace]Adding new instruction VLSEG7E16FF.V##RISCV
[trace]Adding new instruction VLSEG7E32.V##RISCV
[trace]Adding new instruction VLSEG7E32FF.V##RISCV
[trace]Adding new instruction VLSEG7E64.V##RISCV
[trace]Adding new instruction VLSEG7E64FF.V##RISCV
[trace]Adding new instruction VLSEG7E8.V##RISCV
[trace]Adding new instruction VLSEG7E8FF.V##RISCV
[trace]Adding new instruction VLSEG8E16.V##RISCV
[trace]Adding new instruction VLSEG8E16FF.V##RISCV
[trace]Adding new instruction VLSEG8E32.V##RISCV
[trace]Adding new instruction VLSEG8E32FF.V##RISCV
[trace]Adding new instruction VLSEG8E64.V##RISCV
[trace]Adding new instruction VLSEG8E64FF.V##RISCV
[trace]Adding new instruction VLSEG8E8.V##RISCV
[trace]Adding new instruction VLSEG8E8FF.V##RISCV
[trace]Adding new instruction VLSSEG2E16.V##RISCV
[trace]Adding new instruction VLSSEG2E32.V##RISCV
[trace]Adding new instruction VLSSEG2E64.V##RISCV
[trace]Adding new instruction VLSSEG2E8.V##RISCV
[trace]Adding new instruction VLSSEG3E16.V##RISCV
[trace]Adding new instruction VLSSEG3E32.V##RISCV
[trace]Adding new instruction VLSSEG3E64.V##RISCV
[trace]Adding new instruction VLSSEG3E8.V##RISCV
[trace]Adding new instruction VLSSEG4E16.V##RISCV
[trace]Adding new instruction VLSSEG4E32.V##RISCV
[trace]Adding new instruction VLSSEG4E64.V##RISCV
[trace]Adding new instruction VLSSEG4E8.V##RISCV
[trace]Adding new instruction VLSSEG5E16.V##RISCV
[trace]Adding new instruction VLSSEG5E32.V##RISCV
[trace]Adding new instruction VLSSEG5E64.V##RISCV
[trace]Adding new instruction VLSSEG5E8.V##RISCV
[trace]Adding new instruction VLSSEG6E16.V##RISCV
[trace]Adding new instruction VLSSEG6E32.V##RISCV
[trace]Adding new instruction VLSSEG6E64.V##RISCV
[trace]Adding new instruction VLSSEG6E8.V##RISCV
[trace]Adding new instruction VLSSEG7E16.V##RISCV
[trace]Adding new instruction VLSSEG7E32.V##RISCV
[trace]Adding new instruction VLSSEG7E64.V##RISCV
[trace]Adding new instruction VLSSEG7E8.V##RISCV
[trace]Adding new instruction VLSSEG8E16.V##RISCV
[trace]Adding new instruction VLSSEG8E32.V##RISCV
[trace]Adding new instruction VLSSEG8E64.V##RISCV
[trace]Adding new instruction VLSSEG8E8.V##RISCV
[trace]Adding new instruction VLUXEI16.V##RISCV
[trace]Adding new instruction VLUXEI32.V##RISCV
[trace]Adding new instruction VLUXEI64.V##RISCV
[trace]Adding new instruction VLUXEI8.V##RISCV
[trace]Adding new instruction VLUXSEG2EI16.V##RISCV
[trace]Adding new instruction VLUXSEG2EI32.V##RISCV
[trace]Adding new instruction VLUXSEG2EI64.V##RISCV
[trace]Adding new instruction VLUXSEG2EI8.V##RISCV
[trace]Adding new instruction VLUXSEG3EI16.V##RISCV
[trace]Adding new instruction VLUXSEG3EI32.V##RISCV
[trace]Adding new instruction VLUXSEG3EI64.V##RISCV
[trace]Adding new instruction VLUXSEG3EI8.V##RISCV
[trace]Adding new instruction VLUXSEG4EI16.V##RISCV
[trace]Adding new instruction VLUXSEG4EI32.V##RISCV
[trace]Adding new instruction VLUXSEG4EI64.V##RISCV
[trace]Adding new instruction VLUXSEG4EI8.V##RISCV
[trace]Adding new instruction VLUXSEG5EI16.V##RISCV
[trace]Adding new instruction VLUXSEG5EI32.V##RISCV
[trace]Adding new instruction VLUXSEG5EI64.V##RISCV
[trace]Adding new instruction VLUXSEG5EI8.V##RISCV
[trace]Adding new instruction VLUXSEG6EI16.V##RISCV
[trace]Adding new instruction VLUXSEG6EI32.V##RISCV
[trace]Adding new instruction VLUXSEG6EI64.V##RISCV
[trace]Adding new instruction VLUXSEG6EI8.V##RISCV
[trace]Adding new instruction VLUXSEG7EI16.V##RISCV
[trace]Adding new instruction VLUXSEG7EI32.V##RISCV
[trace]Adding new instruction VLUXSEG7EI64.V##RISCV
[trace]Adding new instruction VLUXSEG7EI8.V##RISCV
[trace]Adding new instruction VLUXSEG8EI16.V##RISCV
[trace]Adding new instruction VLUXSEG8EI32.V##RISCV
[trace]Adding new instruction VLUXSEG8EI64.V##RISCV
[trace]Adding new instruction VLUXSEG8EI8.V##RISCV
[trace]Adding new instruction VMACC.VV##RISCV
[trace]Adding new instruction VMACC.VX##RISCV
[trace]Adding new instruction VMADC.VI##RISCV
[trace]Adding new instruction VMADC.VIM##RISCV
[trace]Adding new instruction VMADC.VV##RISCV
[trace]Adding new instruction VMADC.VVM##RISCV
[trace]Adding new instruction VMADC.VX##RISCV
[trace]Adding new instruction VMADC.VXM##RISCV
[trace]Adding new instruction VMADD.VV##RISCV
[trace]Adding new instruction VMADD.VX##RISCV
[trace]Adding new instruction VMAND.MM##RISCV
[trace]Adding new instruction VMANDNOT.MM##RISCV
[trace]Adding new instruction VMAX.VV##RISCV
[trace]Adding new instruction VMAX.VX##RISCV
[trace]Adding new instruction VMAXU.VV##RISCV
[trace]Adding new instruction VMAXU.VX##RISCV
[trace]Adding new instruction VMERGE.VIM##RISCV
[trace]Adding new instruction VMERGE.VVM##RISCV
[trace]Adding new instruction VMERGE.VXM##RISCV
[trace]Adding new instruction VMFEQ.VF##RISCV
[trace]Adding new instruction VMFEQ.VV##RISCV
[trace]Adding new instruction VMFGE.VF##RISCV
[trace]Adding new instruction VMFGT.VF##RISCV
[trace]Adding new instruction VMFLE.VF##RISCV
[trace]Adding new instruction VMFLE.VV##RISCV
[trace]Adding new instruction VMFLT.VF##RISCV
[trace]Adding new instruction VMFLT.VV##RISCV
[trace]Adding new instruction VMFNE.VF##RISCV
[trace]Adding new instruction VMFNE.VV##RISCV
[trace]Adding new instruction VMIN.VV##RISCV
[trace]Adding new instruction VMIN.VX##RISCV
[trace]Adding new instruction VMINU.VV##RISCV
[trace]Adding new instruction VMINU.VX##RISCV
[trace]Adding new instruction VMNAND.MM##RISCV
[trace]Adding new instruction VMNOR.MM##RISCV
[trace]Adding new instruction VMOR.MM##RISCV
[trace]Adding new instruction VMORNOT.MM##RISCV
[trace]Adding new instruction VMSBC.VV##RISCV
[trace]Adding new instruction VMSBC.VVM##RISCV
[trace]Adding new instruction VMSBC.VX##RISCV
[trace]Adding new instruction VMSBC.VXM##RISCV
[trace]Adding new instruction VMSBF.M##RISCV
[trace]Adding new instruction VMSEQ.VI##RISCV
[trace]Adding new instruction VMSEQ.VV##RISCV
[trace]Adding new instruction VMSEQ.VX##RISCV
[trace]Adding new instruction VMSGT.VI##RISCV
[trace]Adding new instruction VMSGT.VX##RISCV
[trace]Adding new instruction VMSGTU.VI##RISCV
[trace]Adding new instruction VMSGTU.VX##RISCV
[trace]Adding new instruction VMSIF.M##RISCV
[trace]Adding new instruction VMSLE.VI##RISCV
[trace]Adding new instruction VMSLE.VV##RISCV
[trace]Adding new instruction VMSLE.VX##RISCV
[trace]Adding new instruction VMSLEU.VI##RISCV
[trace]Adding new instruction VMSLEU.VV##RISCV
[trace]Adding new instruction VMSLEU.VX##RISCV
[trace]Adding new instruction VMSLT.VV##RISCV
[trace]Adding new instruction VMSLT.VX##RISCV
[trace]Adding new instruction VMSLTU.VV##RISCV
[trace]Adding new instruction VMSLTU.VX##RISCV
[trace]Adding new instruction VMSNE.VI##RISCV
[trace]Adding new instruction VMSNE.VV##RISCV
[trace]Adding new instruction VMSNE.VX##RISCV
[trace]Adding new instruction VMSOF.M##RISCV
[trace]Adding new instruction VMUL.VV##RISCV
[trace]Adding new instruction VMUL.VX##RISCV
[trace]Adding new instruction VMULH.VV##RISCV
[trace]Adding new instruction VMULH.VX##RISCV
[trace]Adding new instruction VMULHSU.VV##RISCV
[trace]Adding new instruction VMULHSU.VX##RISCV
[trace]Adding new instruction VMULHU.VV##RISCV
[trace]Adding new instruction VMULHU.VX##RISCV
[trace]Adding new instruction VMV.S.X##RISCV
[trace]Adding new instruction VMV.V.I##RISCV
[trace]Adding new instruction VMV.V.V##RISCV
[trace]Adding new instruction VMV.V.X##RISCV
[trace]Adding new instruction VMV.X.S##RISCV
[trace]Adding new instruction VMV1R.V##RISCV
[trace]Adding new instruction VMV2R.V##RISCV
[trace]Adding new instruction VMV4R.V##RISCV
[trace]Adding new instruction VMV8R.V##RISCV
[trace]Adding new instruction VMXNOR.MM##RISCV
[trace]Adding new instruction VMXOR.MM##RISCV
[trace]Adding new instruction VNCLIP.WI##RISCV
[trace]Adding new instruction VNCLIP.WV##RISCV
[trace]Adding new instruction VNCLIP.WX##RISCV
[trace]Adding new instruction VNCLIPU.WI##RISCV
[trace]Adding new instruction VNCLIPU.WV##RISCV
[trace]Adding new instruction VNCLIPU.WX##RISCV
[trace]Adding new instruction VNMSAC.VV##RISCV
[trace]Adding new instruction VNMSAC.VX##RISCV
[trace]Adding new instruction VNMSUB.VV##RISCV
[trace]Adding new instruction VNMSUB.VX##RISCV
[trace]Adding new instruction VNSRA.WI##RISCV
[trace]Adding new instruction VNSRA.WV##RISCV
[trace]Adding new instruction VNSRA.WX##RISCV
[trace]Adding new instruction VNSRL.WI##RISCV
[trace]Adding new instruction VNSRL.WV##RISCV
[trace]Adding new instruction VNSRL.WX##RISCV
[trace]Adding new instruction VOR.VI##RISCV
[trace]Adding new instruction VOR.VV##RISCV
[trace]Adding new instruction VOR.VX##RISCV
[trace]Adding new instruction VREDAND.VS##RISCV
[trace]Adding new instruction VREDMAX.VS##RISCV
[trace]Adding new instruction VREDMAXU.VS##RISCV
[trace]Adding new instruction VREDMIN.VS##RISCV
[trace]Adding new instruction VREDMINU.VS##RISCV
[trace]Adding new instruction VREDOR.VS##RISCV
[trace]Adding new instruction VREDSUM.VS##RISCV
[trace]Adding new instruction VREDXOR.VS##RISCV
[trace]Adding new instruction VREM.VV##RISCV
[trace]Adding new instruction VREM.VX##RISCV
[trace]Adding new instruction VREMU.VV##RISCV
[trace]Adding new instruction VREMU.VX##RISCV
[trace]Adding new instruction VRGATHER.VI##RISCV
[trace]Adding new instruction VRGATHER.VV##RISCV
[trace]Adding new instruction VRGATHER.VX##RISCV
[trace]Adding new instruction VRGATHEREI16.VV##RISCV
[trace]Adding new instruction VRSUB.VI##RISCV
[trace]Adding new instruction VRSUB.VX##RISCV
[trace]Adding new instruction VS1R.V##RISCV
[trace]Adding new instruction VS2R.V##RISCV
[trace]Adding new instruction VS4R.V##RISCV
[trace]Adding new instruction VS8R.V##RISCV
[trace]Adding new instruction VSADD.VI##RISCV
[trace]Adding new instruction VSADD.VV##RISCV
[trace]Adding new instruction VSADD.VX##RISCV
[trace]Adding new instruction VSADDU.VI##RISCV
[trace]Adding new instruction VSADDU.VV##RISCV
[trace]Adding new instruction VSADDU.VX##RISCV
[trace]Adding new instruction VSBC.VVM##RISCV
[trace]Adding new instruction VSBC.VXM##RISCV
[trace]Adding new instruction VSE16.V##RISCV
[trace]Adding new instruction VSE32.V##RISCV
[trace]Adding new instruction VSE64.V##RISCV
[trace]Adding new instruction VSE8.V##RISCV
[trace]Adding new instruction VSETIVLI##RISCV
[trace]Adding new instruction VSETVL##RISCV
[trace]Adding new instruction VSETVLI##RISCV
[trace]Adding new instruction VSEXT.VF2##RISCV
[trace]Adding new instruction VSEXT.VF4##RISCV
[trace]Adding new instruction VSEXT.VF8##RISCV
[trace]Adding new instruction VSLIDE1DOWN.VX##RISCV
[trace]Adding new instruction VSLIDE1UP.VX##RISCV
[trace]Adding new instruction VSLIDEDOWN.VI##RISCV
[trace]Adding new instruction VSLIDEDOWN.VX##RISCV
[trace]Adding new instruction VSLIDEUP.VI##RISCV
[trace]Adding new instruction VSLIDEUP.VX##RISCV
[trace]Adding new instruction VSLL.VI##RISCV
[trace]Adding new instruction VSLL.VV##RISCV
[trace]Adding new instruction VSLL.VX##RISCV
[trace]Adding new instruction VSM.V##RISCV
[trace]Adding new instruction VSMUL.VV##RISCV
[trace]Adding new instruction VSMUL.VX##RISCV
[trace]Adding new instruction VSOXEI16.V##RISCV
[trace]Adding new instruction VSOXEI32.V##RISCV
[trace]Adding new instruction VSOXEI64.V##RISCV
[trace]Adding new instruction VSOXEI8.V##RISCV
[trace]Adding new instruction VSOXSEG2EI16.V##RISCV
[trace]Adding new instruction VSOXSEG2EI32.V##RISCV
[trace]Adding new instruction VSOXSEG2EI64.V##RISCV
[trace]Adding new instruction VSOXSEG2EI8.V##RISCV
[trace]Adding new instruction VSOXSEG3EI16.V##RISCV
[trace]Adding new instruction VSOXSEG3EI32.V##RISCV
[trace]Adding new instruction VSOXSEG3EI64.V##RISCV
[trace]Adding new instruction VSOXSEG3EI8.V##RISCV
[trace]Adding new instruction VSOXSEG4EI16.V##RISCV
[trace]Adding new instruction VSOXSEG4EI32.V##RISCV
[trace]Adding new instruction VSOXSEG4EI64.V##RISCV
[trace]Adding new instruction VSOXSEG4EI8.V##RISCV
[trace]Adding new instruction VSOXSEG5EI16.V##RISCV
[trace]Adding new instruction VSOXSEG5EI32.V##RISCV
[trace]Adding new instruction VSOXSEG5EI64.V##RISCV
[trace]Adding new instruction VSOXSEG5EI8.V##RISCV
[trace]Adding new instruction VSOXSEG6EI16.V##RISCV
[trace]Adding new instruction VSOXSEG6EI32.V##RISCV
[trace]Adding new instruction VSOXSEG6EI64.V##RISCV
[trace]Adding new instruction VSOXSEG6EI8.V##RISCV
[trace]Adding new instruction VSOXSEG7EI16.V##RISCV
[trace]Adding new instruction VSOXSEG7EI32.V##RISCV
[trace]Adding new instruction VSOXSEG7EI64.V##RISCV
[trace]Adding new instruction VSOXSEG7EI8.V##RISCV
[trace]Adding new instruction VSOXSEG8EI16.V##RISCV
[trace]Adding new instruction VSOXSEG8EI32.V##RISCV
[trace]Adding new instruction VSOXSEG8EI64.V##RISCV
[trace]Adding new instruction VSOXSEG8EI8.V##RISCV
[trace]Adding new instruction VSRA.VI##RISCV
[trace]Adding new instruction VSRA.VV##RISCV
[trace]Adding new instruction VSRA.VX##RISCV
[trace]Adding new instruction VSRL.VI##RISCV
[trace]Adding new instruction VSRL.VV##RISCV
[trace]Adding new instruction VSRL.VX##RISCV
[trace]Adding new instruction VSSE16.V##RISCV
[trace]Adding new instruction VSSE32.V##RISCV
[trace]Adding new instruction VSSE64.V##RISCV
[trace]Adding new instruction VSSE8.V##RISCV
[trace]Adding new instruction VSSEG2E16.V##RISCV
[trace]Adding new instruction VSSEG2E32.V##RISCV
[trace]Adding new instruction VSSEG2E64.V##RISCV
[trace]Adding new instruction VSSEG2E8.V##RISCV
[trace]Adding new instruction VSSEG3E16.V##RISCV
[trace]Adding new instruction VSSEG3E32.V##RISCV
[trace]Adding new instruction VSSEG3E64.V##RISCV
[trace]Adding new instruction VSSEG3E8.V##RISCV
[trace]Adding new instruction VSSEG4E16.V##RISCV
[trace]Adding new instruction VSSEG4E32.V##RISCV
[trace]Adding new instruction VSSEG4E64.V##RISCV
[trace]Adding new instruction VSSEG4E8.V##RISCV
[trace]Adding new instruction VSSEG5E16.V##RISCV
[trace]Adding new instruction VSSEG5E32.V##RISCV
[trace]Adding new instruction VSSEG5E64.V##RISCV
[trace]Adding new instruction VSSEG5E8.V##RISCV
[trace]Adding new instruction VSSEG6E16.V##RISCV
[trace]Adding new instruction VSSEG6E32.V##RISCV
[trace]Adding new instruction VSSEG6E64.V##RISCV
[trace]Adding new instruction VSSEG6E8.V##RISCV
[trace]Adding new instruction VSSEG7E16.V##RISCV
[trace]Adding new instruction VSSEG7E32.V##RISCV
[trace]Adding new instruction VSSEG7E64.V##RISCV
[trace]Adding new instruction VSSEG7E8.V##RISCV
[trace]Adding new instruction VSSEG8E16.V##RISCV
[trace]Adding new instruction VSSEG8E32.V##RISCV
[trace]Adding new instruction VSSEG8E64.V##RISCV
[trace]Adding new instruction VSSEG8E8.V##RISCV
[trace]Adding new instruction VSSRA.VI##RISCV
[trace]Adding new instruction VSSRA.VV##RISCV
[trace]Adding new instruction VSSRA.VX##RISCV
[trace]Adding new instruction VSSRL.VI##RISCV
[trace]Adding new instruction VSSRL.VV##RISCV
[trace]Adding new instruction VSSRL.VX##RISCV
[trace]Adding new instruction VSSSEG2E16.V##RISCV
[trace]Adding new instruction VSSSEG2E32.V##RISCV
[trace]Adding new instruction VSSSEG2E64.V##RISCV
[trace]Adding new instruction VSSSEG2E8.V##RISCV
[trace]Adding new instruction VSSSEG3E16.V##RISCV
[trace]Adding new instruction VSSSEG3E32.V##RISCV
[trace]Adding new instruction VSSSEG3E64.V##RISCV
[trace]Adding new instruction VSSSEG3E8.V##RISCV
[trace]Adding new instruction VSSSEG4E16.V##RISCV
[trace]Adding new instruction VSSSEG4E32.V##RISCV
[trace]Adding new instruction VSSSEG4E64.V##RISCV
[trace]Adding new instruction VSSSEG4E8.V##RISCV
[trace]Adding new instruction VSSSEG5E16.V##RISCV
[trace]Adding new instruction VSSSEG5E32.V##RISCV
[trace]Adding new instruction VSSSEG5E64.V##RISCV
[trace]Adding new instruction VSSSEG5E8.V##RISCV
[trace]Adding new instruction VSSSEG6E16.V##RISCV
[trace]Adding new instruction VSSSEG6E32.V##RISCV
[trace]Adding new instruction VSSSEG6E64.V##RISCV
[trace]Adding new instruction VSSSEG6E8.V##RISCV
[trace]Adding new instruction VSSSEG7E16.V##RISCV
[trace]Adding new instruction VSSSEG7E32.V##RISCV
[trace]Adding new instruction VSSSEG7E64.V##RISCV
[trace]Adding new instruction VSSSEG7E8.V##RISCV
[trace]Adding new instruction VSSSEG8E16.V##RISCV
[trace]Adding new instruction VSSSEG8E32.V##RISCV
[trace]Adding new instruction VSSSEG8E64.V##RISCV
[trace]Adding new instruction VSSSEG8E8.V##RISCV
[trace]Adding new instruction VSSUB.VV##RISCV
[trace]Adding new instruction VSSUB.VX##RISCV
[trace]Adding new instruction VSSUBU.VV##RISCV
[trace]Adding new instruction VSSUBU.VX##RISCV
[trace]Adding new instruction VSUB.VV##RISCV
[trace]Adding new instruction VSUB.VX##RISCV
[trace]Adding new instruction VSUXEI16.V##RISCV
[trace]Adding new instruction VSUXEI32.V##RISCV
[trace]Adding new instruction VSUXEI64.V##RISCV
[trace]Adding new instruction VSUXEI8.V##RISCV
[trace]Adding new instruction VSUXSEG2EI16.V##RISCV
[trace]Adding new instruction VSUXSEG2EI32.V##RISCV
[trace]Adding new instruction VSUXSEG2EI64.V##RISCV
[trace]Adding new instruction VSUXSEG2EI8.V##RISCV
[trace]Adding new instruction VSUXSEG3EI16.V##RISCV
[trace]Adding new instruction VSUXSEG3EI32.V##RISCV
[trace]Adding new instruction VSUXSEG3EI64.V##RISCV
[trace]Adding new instruction VSUXSEG3EI8.V##RISCV
[trace]Adding new instruction VSUXSEG4EI16.V##RISCV
[trace]Adding new instruction VSUXSEG4EI32.V##RISCV
[trace]Adding new instruction VSUXSEG4EI64.V##RISCV
[trace]Adding new instruction VSUXSEG4EI8.V##RISCV
[trace]Adding new instruction VSUXSEG5EI16.V##RISCV
[trace]Adding new instruction VSUXSEG5EI32.V##RISCV
[trace]Adding new instruction VSUXSEG5EI64.V##RISCV
[trace]Adding new instruction VSUXSEG5EI8.V##RISCV
[trace]Adding new instruction VSUXSEG6EI16.V##RISCV
[trace]Adding new instruction VSUXSEG6EI32.V##RISCV
[trace]Adding new instruction VSUXSEG6EI64.V##RISCV
[trace]Adding new instruction VSUXSEG6EI8.V##RISCV
[trace]Adding new instruction VSUXSEG7EI16.V##RISCV
[trace]Adding new instruction VSUXSEG7EI32.V##RISCV
[trace]Adding new instruction VSUXSEG7EI64.V##RISCV
[trace]Adding new instruction VSUXSEG7EI8.V##RISCV
[trace]Adding new instruction VSUXSEG8EI16.V##RISCV
[trace]Adding new instruction VSUXSEG8EI32.V##RISCV
[trace]Adding new instruction VSUXSEG8EI64.V##RISCV
[trace]Adding new instruction VSUXSEG8EI8.V##RISCV
[trace]Adding new instruction VWADD.VV##RISCV
[trace]Adding new instruction VWADD.VX##RISCV
[trace]Adding new instruction VWADD.WV##RISCV
[trace]Adding new instruction VWADD.WX##RISCV
[trace]Adding new instruction VWADDU.VV##RISCV
[trace]Adding new instruction VWADDU.VX##RISCV
[trace]Adding new instruction VWADDU.WV##RISCV
[trace]Adding new instruction VWADDU.WX##RISCV
[trace]Adding new instruction VWMACC.VV##RISCV
[trace]Adding new instruction VWMACC.VX##RISCV
[trace]Adding new instruction VWMACCSU.VV##RISCV
[trace]Adding new instruction VWMACCSU.VX##RISCV
[trace]Adding new instruction VWMACCU.VV##RISCV
[trace]Adding new instruction VWMACCU.VX##RISCV
[trace]Adding new instruction VWMACCUS.VX##RISCV
[trace]Adding new instruction VWMUL.VV##RISCV
[trace]Adding new instruction VWMUL.VX##RISCV
[trace]Adding new instruction VWMULSU.VV##RISCV
[trace]Adding new instruction VWMULSU.VX##RISCV
[trace]Adding new instruction VWMULU.VV##RISCV
[trace]Adding new instruction VWMULU.VX##RISCV
[trace]Adding new instruction VWREDSUM.VS##RISCV
[trace]Adding new instruction VWREDSUMU.VS##RISCV
[trace]Adding new instruction VWSUB.VV##RISCV
[trace]Adding new instruction VWSUB.VX##RISCV
[trace]Adding new instruction VWSUB.WV##RISCV
[trace]Adding new instruction VWSUB.WX##RISCV
[trace]Adding new instruction VWSUBU.VV##RISCV
[trace]Adding new instruction VWSUBU.VX##RISCV
[trace]Adding new instruction VWSUBU.WV##RISCV
[trace]Adding new instruction VWSUBU.WX##RISCV
[trace]Adding new instruction VXOR.VI##RISCV
[trace]Adding new instruction VXOR.VV##RISCV
[trace]Adding new instruction VXOR.VX##RISCV
[trace]Adding new instruction VZEXT.VF2##RISCV
[trace]Adding new instruction VZEXT.VF4##RISCV
[trace]Adding new instruction VZEXT.VF8##RISCV
[notice]Loading instruction file: /nfs/home/konglinghui/force-riscv/riscv/arch_data/instr/priv_instructions.xml ...
[trace]Adding new instruction MRET##RISCV
[trace]Adding new instruction SFENCE.VMA##RISCV
[trace]Adding new instruction SRET##RISCV
[notice]Loading instruction file: /nfs/home/konglinghui/force-riscv/riscv/arch_data/instr/zfh_instructions.xml ...
[trace]Adding new instruction FADD.H##RISCV
[trace]Adding new instruction FCLASS.H##RISCV
[trace]Adding new instruction FCVT.D.H##RISCV
[trace]Adding new instruction FCVT.H.D##RISCV
[trace]Adding new instruction FCVT.H.Q##RISCV
[trace]Adding new instruction FCVT.H.S##RISCV
[trace]Adding new instruction FCVT.H.W##RISCV
[trace]Adding new instruction FCVT.H.WU##RISCV
[trace]Adding new instruction FCVT.Q.H##RISCV
[trace]Adding new instruction FCVT.S.H##RISCV
[trace]Adding new instruction FCVT.W.H##RISCV
[trace]Adding new instruction FCVT.WU.H##RISCV
[trace]Adding new instruction FDIV.H##RISCV
[trace]Adding new instruction FEQ.H##RISCV
[trace]Adding new instruction FLE.H##RISCV
[trace]Adding new instruction FLH##RISCV
[trace]Adding new instruction FLT.H##RISCV
[trace]Adding new instruction FMADD.H##RISCV
[trace]Adding new instruction FMAX.H##RISCV
[trace]Adding new instruction FMIN.H##RISCV
[trace]Adding new instruction FMSUB.H##RISCV
[trace]Adding new instruction FMUL.H##RISCV
[trace]Adding new instruction FMV.H.X##RISCV
[trace]Adding new instruction FMV.X.H##RISCV
[trace]Adding new instruction FNMADD.H##RISCV
[trace]Adding new instruction FNMSUB.H##RISCV
[trace]Adding new instruction FSGNJ.H##RISCV
[trace]Adding new instruction FSGNJN.H##RISCV
[trace]Adding new instruction FSGNJX.H##RISCV
[trace]Adding new instruction FSH##RISCV
[trace]Adding new instruction FSQRT.H##RISCV
[trace]Adding new instruction FSUB.H##RISCV
[notice]Loading instruction file: /nfs/home/konglinghui/force-riscv/riscv/arch_data/instr/zfh_instructions_rv64.xml ...
[trace]Adding new instruction FCVT.H.L##RISCV
[trace]Adding new instruction FCVT.H.LU##RISCV
[trace]Adding new instruction FCVT.L.H##RISCV
[trace]Adding new instruction FCVT.LU.H##RISCV
[notice]Loading paging file: /nfs/home/konglinghui/force-riscv/riscv/arch_data/paging/page_tables_sv39.xml ...
[trace]Adding new PTE: P4K#Table#G4K#1 size=64
[trace]Adding new PTE: P4K#Page#G4K#1 size=64
[trace]Adding new PTE: P2M#Page#G4K#1 size=64
[trace]Adding new PTE: P1G#Page#G4K#1 size=64
[notice]Loading register file: /nfs/home/konglinghui/force-riscv/riscv/arch_data/reg/app_registers_rv64.xml ...
[trace]Adding new physical register x1
[trace]Adding new physical register x2
[trace]Adding new physical register x3
[trace]Adding new physical register x4
[trace]Adding new physical register x5
[trace]Adding new physical register x6
[trace]Adding new physical register x7
[trace]Adding new physical register x8
[trace]Adding new physical register x9
[trace]Adding new physical register x10
[trace]Adding new physical register x11
[trace]Adding new physical register x12
[trace]Adding new physical register x13
[trace]Adding new physical register x14
[trace]Adding new physical register x15
[trace]Adding new physical register x16
[trace]Adding new physical register x17
[trace]Adding new physical register x18
[trace]Adding new physical register x19
[trace]Adding new physical register x20
[trace]Adding new physical register x21
[trace]Adding new physical register x22
[trace]Adding new physical register x23
[trace]Adding new physical register x24
[trace]Adding new physical register x25
[trace]Adding new physical register x26
[trace]Adding new physical register x27
[trace]Adding new physical register x28
[trace]Adding new physical register x29
[trace]Adding new physical register x30
[trace]Adding new physical register x31
[trace]Adding new physical register x0
[trace]Adding new physical register PC
[trace]Adding new physical register f0_0
[trace]Adding new physical register f0_1
[trace]Adding new physical register f1_0
[trace]Adding new physical register f1_1
[trace]Adding new physical register f2_0
[trace]Adding new physical register f2_1
[trace]Adding new physical register f3_0
[trace]Adding new physical register f3_1
[trace]Adding new physical register f4_0
[trace]Adding new physical register f4_1
[trace]Adding new physical register f5_0
[trace]Adding new physical register f5_1
[trace]Adding new physical register f6_0
[trace]Adding new physical register f6_1
[trace]Adding new physical register f7_0
[trace]Adding new physical register f7_1
[trace]Adding new physical register f8_0
[trace]Adding new physical register f8_1
[trace]Adding new physical register f9_0
[trace]Adding new physical register f9_1
[trace]Adding new physical register f10_0
[trace]Adding new physical register f10_1
[trace]Adding new physical register f11_0
[trace]Adding new physical register f11_1
[trace]Adding new physical register f12_0
[trace]Adding new physical register f12_1
[trace]Adding new physical register f13_0
[trace]Adding new physical register f13_1
[trace]Adding new physical register f14_0
[trace]Adding new physical register f14_1
[trace]Adding new physical register f15_0
[trace]Adding new physical register f15_1
[trace]Adding new physical register f16_0
[trace]Adding new physical register f16_1
[trace]Adding new physical register f17_0
[trace]Adding new physical register f17_1
[trace]Adding new physical register f18_0
[trace]Adding new physical register f18_1
[trace]Adding new physical register f19_0
[trace]Adding new physical register f19_1
[trace]Adding new physical register f20_0
[trace]Adding new physical register f20_1
[trace]Adding new physical register f21_0
[trace]Adding new physical register f21_1
[trace]Adding new physical register f22_0
[trace]Adding new physical register f22_1
[trace]Adding new physical register f23_0
[trace]Adding new physical register f23_1
[trace]Adding new physical register f24_0
[trace]Adding new physical register f24_1
[trace]Adding new physical register f25_0
[trace]Adding new physical register f25_1
[trace]Adding new physical register f26_0
[trace]Adding new physical register f26_1
[trace]Adding new physical register f27_0
[trace]Adding new physical register f27_1
[trace]Adding new physical register f28_0
[trace]Adding new physical register f28_1
[trace]Adding new physical register f29_0
[trace]Adding new physical register f29_1
[trace]Adding new physical register f30_0
[trace]Adding new physical register f30_1
[trace]Adding new physical register f31_0
[trace]Adding new physical register f31_1
[trace]Adding new physical register v0_0
[trace]Adding new physical register v0_1
[trace]Adding new physical register v0_2
[trace]Adding new physical register v0_3
[trace]Adding new physical register v0_4
[trace]Adding new physical register v0_5
[trace]Adding new physical register v0_6
[trace]Adding new physical register v0_7
[trace]Adding new physical register v1_0
[trace]Adding new physical register v1_1
[trace]Adding new physical register v1_2
[trace]Adding new physical register v1_3
[trace]Adding new physical register v1_4
[trace]Adding new physical register v1_5
[trace]Adding new physical register v1_6
[trace]Adding new physical register v1_7
[trace]Adding new physical register v2_0
[trace]Adding new physical register v2_1
[trace]Adding new physical register v2_2
[trace]Adding new physical register v2_3
[trace]Adding new physical register v2_4
[trace]Adding new physical register v2_5
[trace]Adding new physical register v2_6
[trace]Adding new physical register v2_7
[trace]Adding new physical register v3_0
[trace]Adding new physical register v3_1
[trace]Adding new physical register v3_2
[trace]Adding new physical register v3_3
[trace]Adding new physical register v3_4
[trace]Adding new physical register v3_5
[trace]Adding new physical register v3_6
[trace]Adding new physical register v3_7
[trace]Adding new physical register v4_0
[trace]Adding new physical register v4_1
[trace]Adding new physical register v4_2
[trace]Adding new physical register v4_3
[trace]Adding new physical register v4_4
[trace]Adding new physical register v4_5
[trace]Adding new physical register v4_6
[trace]Adding new physical register v4_7
[trace]Adding new physical register v5_0
[trace]Adding new physical register v5_1
[trace]Adding new physical register v5_2
[trace]Adding new physical register v5_3
[trace]Adding new physical register v5_4
[trace]Adding new physical register v5_5
[trace]Adding new physical register v5_6
[trace]Adding new physical register v5_7
[trace]Adding new physical register v6_0
[trace]Adding new physical register v6_1
[trace]Adding new physical register v6_2
[trace]Adding new physical register v6_3
[trace]Adding new physical register v6_4
[trace]Adding new physical register v6_5
[trace]Adding new physical register v6_6
[trace]Adding new physical register v6_7
[trace]Adding new physical register v7_0
[trace]Adding new physical register v7_1
[trace]Adding new physical register v7_2
[trace]Adding new physical register v7_3
[trace]Adding new physical register v7_4
[trace]Adding new physical register v7_5
[trace]Adding new physical register v7_6
[trace]Adding new physical register v7_7
[trace]Adding new physical register v8_0
[trace]Adding new physical register v8_1
[trace]Adding new physical register v8_2
[trace]Adding new physical register v8_3
[trace]Adding new physical register v8_4
[trace]Adding new physical register v8_5
[trace]Adding new physical register v8_6
[trace]Adding new physical register v8_7
[trace]Adding new physical register v9_0
[trace]Adding new physical register v9_1
[trace]Adding new physical register v9_2
[trace]Adding new physical register v9_3
[trace]Adding new physical register v9_4
[trace]Adding new physical register v9_5
[trace]Adding new physical register v9_6
[trace]Adding new physical register v9_7
[trace]Adding new physical register v10_0
[trace]Adding new physical register v10_1
[trace]Adding new physical register v10_2
[trace]Adding new physical register v10_3
[trace]Adding new physical register v10_4
[trace]Adding new physical register v10_5
[trace]Adding new physical register v10_6
[trace]Adding new physical register v10_7
[trace]Adding new physical register v11_0
[trace]Adding new physical register v11_1
[trace]Adding new physical register v11_2
[trace]Adding new physical register v11_3
[trace]Adding new physical register v11_4
[trace]Adding new physical register v11_5
[trace]Adding new physical register v11_6
[trace]Adding new physical register v11_7
[trace]Adding new physical register v12_0
[trace]Adding new physical register v12_1
[trace]Adding new physical register v12_2
[trace]Adding new physical register v12_3
[trace]Adding new physical register v12_4
[trace]Adding new physical register v12_5
[trace]Adding new physical register v12_6
[trace]Adding new physical register v12_7
[trace]Adding new physical register v13_0
[trace]Adding new physical register v13_1
[trace]Adding new physical register v13_2
[trace]Adding new physical register v13_3
[trace]Adding new physical register v13_4
[trace]Adding new physical register v13_5
[trace]Adding new physical register v13_6
[trace]Adding new physical register v13_7
[trace]Adding new physical register v14_0
[trace]Adding new physical register v14_1
[trace]Adding new physical register v14_2
[trace]Adding new physical register v14_3
[trace]Adding new physical register v14_4
[trace]Adding new physical register v14_5
[trace]Adding new physical register v14_6
[trace]Adding new physical register v14_7
[trace]Adding new physical register v15_0
[trace]Adding new physical register v15_1
[trace]Adding new physical register v15_2
[trace]Adding new physical register v15_3
[trace]Adding new physical register v15_4
[trace]Adding new physical register v15_5
[trace]Adding new physical register v15_6
[trace]Adding new physical register v15_7
[trace]Adding new physical register v16_0
[trace]Adding new physical register v16_1
[trace]Adding new physical register v16_2
[trace]Adding new physical register v16_3
[trace]Adding new physical register v16_4
[trace]Adding new physical register v16_5
[trace]Adding new physical register v16_6
[trace]Adding new physical register v16_7
[trace]Adding new physical register v17_0
[trace]Adding new physical register v17_1
[trace]Adding new physical register v17_2
[trace]Adding new physical register v17_3
[trace]Adding new physical register v17_4
[trace]Adding new physical register v17_5
[trace]Adding new physical register v17_6
[trace]Adding new physical register v17_7
[trace]Adding new physical register v18_0
[trace]Adding new physical register v18_1
[trace]Adding new physical register v18_2
[trace]Adding new physical register v18_3
[trace]Adding new physical register v18_4
[trace]Adding new physical register v18_5
[trace]Adding new physical register v18_6
[trace]Adding new physical register v18_7
[trace]Adding new physical register v19_0
[trace]Adding new physical register v19_1
[trace]Adding new physical register v19_2
[trace]Adding new physical register v19_3
[trace]Adding new physical register v19_4
[trace]Adding new physical register v19_5
[trace]Adding new physical register v19_6
[trace]Adding new physical register v19_7
[trace]Adding new physical register v20_0
[trace]Adding new physical register v20_1
[trace]Adding new physical register v20_2
[trace]Adding new physical register v20_3
[trace]Adding new physical register v20_4
[trace]Adding new physical register v20_5
[trace]Adding new physical register v20_6
[trace]Adding new physical register v20_7
[trace]Adding new physical register v21_0
[trace]Adding new physical register v21_1
[trace]Adding new physical register v21_2
[trace]Adding new physical register v21_3
[trace]Adding new physical register v21_4
[trace]Adding new physical register v21_5
[trace]Adding new physical register v21_6
[trace]Adding new physical register v21_7
[trace]Adding new physical register v22_0
[trace]Adding new physical register v22_1
[trace]Adding new physical register v22_2
[trace]Adding new physical register v22_3
[trace]Adding new physical register v22_4
[trace]Adding new physical register v22_5
[trace]Adding new physical register v22_6
[trace]Adding new physical register v22_7
[trace]Adding new physical register v23_0
[trace]Adding new physical register v23_1
[trace]Adding new physical register v23_2
[trace]Adding new physical register v23_3
[trace]Adding new physical register v23_4
[trace]Adding new physical register v23_5
[trace]Adding new physical register v23_6
[trace]Adding new physical register v23_7
[trace]Adding new physical register v24_0
[trace]Adding new physical register v24_1
[trace]Adding new physical register v24_2
[trace]Adding new physical register v24_3
[trace]Adding new physical register v24_4
[trace]Adding new physical register v24_5
[trace]Adding new physical register v24_6
[trace]Adding new physical register v24_7
[trace]Adding new physical register v25_0
[trace]Adding new physical register v25_1
[trace]Adding new physical register v25_2
[trace]Adding new physical register v25_3
[trace]Adding new physical register v25_4
[trace]Adding new physical register v25_5
[trace]Adding new physical register v25_6
[trace]Adding new physical register v25_7
[trace]Adding new physical register v26_0
[trace]Adding new physical register v26_1
[trace]Adding new physical register v26_2
[trace]Adding new physical register v26_3
[trace]Adding new physical register v26_4
[trace]Adding new physical register v26_5
[trace]Adding new physical register v26_6
[trace]Adding new physical register v26_7
[trace]Adding new physical register v27_0
[trace]Adding new physical register v27_1
[trace]Adding new physical register v27_2
[trace]Adding new physical register v27_3
[trace]Adding new physical register v27_4
[trace]Adding new physical register v27_5
[trace]Adding new physical register v27_6
[trace]Adding new physical register v27_7
[trace]Adding new physical register v28_0
[trace]Adding new physical register v28_1
[trace]Adding new physical register v28_2
[trace]Adding new physical register v28_3
[trace]Adding new physical register v28_4
[trace]Adding new physical register v28_5
[trace]Adding new physical register v28_6
[trace]Adding new physical register v28_7
[trace]Adding new physical register v29_0
[trace]Adding new physical register v29_1
[trace]Adding new physical register v29_2
[trace]Adding new physical register v29_3
[trace]Adding new physical register v29_4
[trace]Adding new physical register v29_5
[trace]Adding new physical register v29_6
[trace]Adding new physical register v29_7
[trace]Adding new physical register v30_0
[trace]Adding new physical register v30_1
[trace]Adding new physical register v30_2
[trace]Adding new physical register v30_3
[trace]Adding new physical register v30_4
[trace]Adding new physical register v30_5
[trace]Adding new physical register v30_6
[trace]Adding new physical register v30_7
[trace]Adding new physical register v31_0
[trace]Adding new physical register v31_1
[trace]Adding new physical register v31_2
[trace]Adding new physical register v31_3
[trace]Adding new physical register v31_4
[trace]Adding new physical register v31_5
[trace]Adding new physical register v31_6
[trace]Adding new physical register v31_7
[trace]Adding new register x1
[trace]Adding new register x2
[trace]Adding new register x3
[trace]Adding new register x4
[trace]Adding new register x5
[trace]Adding new register x6
[trace]Adding new register x7
[trace]Adding new register x8
[trace]Adding new register x9
[trace]Adding new register x10
[trace]Adding new register x11
[trace]Adding new register x12
[trace]Adding new register x13
[trace]Adding new register x14
[trace]Adding new register x15
[trace]Adding new register x16
[trace]Adding new register x17
[trace]Adding new register x18
[trace]Adding new register x19
[trace]Adding new register x20
[trace]Adding new register x21
[trace]Adding new register x22
[trace]Adding new register x23
[trace]Adding new register x24
[trace]Adding new register x25
[trace]Adding new register x26
[trace]Adding new register x27
[trace]Adding new register x28
[trace]Adding new register x29
[trace]Adding new register x30
[trace]Adding new register x31
[trace]Adding new register x0
[trace]Adding new register PC
[trace]Adding new register S0
[trace]Adding new register S1
[trace]Adding new register S2
[trace]Adding new register S3
[trace]Adding new register S4
[trace]Adding new register S5
[trace]Adding new register S6
[trace]Adding new register S7
[trace]Adding new register S8
[trace]Adding new register S9
[trace]Adding new register S10
[trace]Adding new register S11
[trace]Adding new register S12
[trace]Adding new register S13
[trace]Adding new register S14
[trace]Adding new register S15
[trace]Adding new register S16
[trace]Adding new register S17
[trace]Adding new register S18
[trace]Adding new register S19
[trace]Adding new register S20
[trace]Adding new register S21
[trace]Adding new register S22
[trace]Adding new register S23
[trace]Adding new register S24
[trace]Adding new register S25
[trace]Adding new register S26
[trace]Adding new register S27
[trace]Adding new register S28
[trace]Adding new register S29
[trace]Adding new register S30
[trace]Adding new register S31
[trace]Adding new register H0
[trace]Adding new register H1
[trace]Adding new register H2
[trace]Adding new register H3
[trace]Adding new register H4
[trace]Adding new register H5
[trace]Adding new register H6
[trace]Adding new register H7
[trace]Adding new register H8
[trace]Adding new register H9
[trace]Adding new register H10
[trace]Adding new register H11
[trace]Adding new register H12
[trace]Adding new register H13
[trace]Adding new register H14
[trace]Adding new register H15
[trace]Adding new register H16
[trace]Adding new register H17
[trace]Adding new register H18
[trace]Adding new register H19
[trace]Adding new register H20
[trace]Adding new register H21
[trace]Adding new register H22
[trace]Adding new register H23
[trace]Adding new register H24
[trace]Adding new register H25
[trace]Adding new register H26
[trace]Adding new register H27
[trace]Adding new register H28
[trace]Adding new register H29
[trace]Adding new register H30
[trace]Adding new register H31
[trace]Adding new register D0
[trace]Adding new register D1
[trace]Adding new register D2
[trace]Adding new register D3
[trace]Adding new register D4
[trace]Adding new register D5
[trace]Adding new register D6
[trace]Adding new register D7
[trace]Adding new register D8
[trace]Adding new register D9
[trace]Adding new register D10
[trace]Adding new register D11
[trace]Adding new register D12
[trace]Adding new register D13
[trace]Adding new register D14
[trace]Adding new register D15
[trace]Adding new register D16
[trace]Adding new register D17
[trace]Adding new register D18
[trace]Adding new register D19
[trace]Adding new register D20
[trace]Adding new register D21
[trace]Adding new register D22
[trace]Adding new register D23
[trace]Adding new register D24
[trace]Adding new register D25
[trace]Adding new register D26
[trace]Adding new register D27
[trace]Adding new register D28
[trace]Adding new register D29
[trace]Adding new register D30
[trace]Adding new register D31
[trace]Adding new register Q0
[trace]Adding new register Q1
[trace]Adding new register Q2
[trace]Adding new register Q3
[trace]Adding new register Q4
[trace]Adding new register Q5
[trace]Adding new register Q6
[trace]Adding new register Q7
[trace]Adding new register Q8
[trace]Adding new register Q9
[trace]Adding new register Q10
[trace]Adding new register Q11
[trace]Adding new register Q12
[trace]Adding new register Q13
[trace]Adding new register Q14
[trace]Adding new register Q15
[trace]Adding new register Q16
[trace]Adding new register Q17
[trace]Adding new register Q18
[trace]Adding new register Q19
[trace]Adding new register Q20
[trace]Adding new register Q21
[trace]Adding new register Q22
[trace]Adding new register Q23
[trace]Adding new register Q24
[trace]Adding new register Q25
[trace]Adding new register Q26
[trace]Adding new register Q27
[trace]Adding new register Q28
[trace]Adding new register Q29
[trace]Adding new register Q30
[trace]Adding new register Q31
[trace]Adding new register v0
[trace]Adding new register v1
[trace]Adding new register v2
[trace]Adding new register v3
[trace]Adding new register v4
[trace]Adding new register v5
[trace]Adding new register v6
[trace]Adding new register v7
[trace]Adding new register v8
[trace]Adding new register v9
[trace]Adding new register v10
[trace]Adding new register v11
[trace]Adding new register v12
[trace]Adding new register v13
[trace]Adding new register v14
[trace]Adding new register v15
[trace]Adding new register v16
[trace]Adding new register v17
[trace]Adding new register v18
[trace]Adding new register v19
[trace]Adding new register v20
[trace]Adding new register v21
[trace]Adding new register v22
[trace]Adding new register v23
[trace]Adding new register v24
[trace]Adding new register v25
[trace]Adding new register v26
[trace]Adding new register v27
[trace]Adding new register v28
[trace]Adding new register v29
[trace]Adding new register v30
[trace]Adding new register v31
[notice]Loading register file: /nfs/home/konglinghui/force-riscv/riscv/arch_data/reg/system_registers_rv64.xml ...
[trace]Adding new physical register fflags
[trace]Adding new physical register frm
[trace]Adding new physical register fcsr
[trace]Adding new physical register uie
[trace]Adding new physical register utvec
[trace]Adding new physical register vstart
[trace]Adding new physical register vxsat
[trace]Adding new physical register vxrm
[trace]Adding new physical register uscratch
[trace]Adding new physical register uepc
[trace]Adding new physical register ucause
[trace]Adding new physical register utval
[trace]Adding new physical register uip
[trace]Adding new physical register sedeleg
[trace]Adding new physical register sideleg
[trace]Adding new physical register stvec
[trace]Adding new physical register scounteren
[trace]Adding new physical register sscratch
[trace]Adding new physical register sepc
[trace]Adding new physical register scause
[trace]Adding new physical register stval
[trace]Adding new physical register satp
[trace]Adding new physical register vsstatus
[trace]Adding new physical register vstvec
[trace]Adding new physical register vsscratch
[trace]Adding new physical register vsepc
[trace]Adding new physical register vscause
[trace]Adding new physical register vstval
[trace]Adding new physical register vsatp
[trace]Adding new physical register mstatus
[trace]Adding new physical register misa
[trace]Adding new physical register medeleg
[trace]Adding new physical register mideleg
[trace]Adding new physical register mie
[trace]Adding new physical register mtvec
[trace]Adding new physical register mcounteren
[trace]Adding new physical register mcountinhibit
[trace]Adding new physical register mhpmevent3
[trace]Adding new physical register mhpmevent4
[trace]Adding new physical register mhpmevent5
[trace]Adding new physical register mhpmevent6
[trace]Adding new physical register mhpmevent7
[trace]Adding new physical register mhpmevent8
[trace]Adding new physical register mhpmevent9
[trace]Adding new physical register mhpmevent10
[trace]Adding new physical register mhpmevent11
[trace]Adding new physical register mhpmevent12
[trace]Adding new physical register mhpmevent13
[trace]Adding new physical register mhpmevent14
[trace]Adding new physical register mhpmevent15
[trace]Adding new physical register mhpmevent16
[trace]Adding new physical register mhpmevent17
[trace]Adding new physical register mhpmevent18
[trace]Adding new physical register mhpmevent19
[trace]Adding new physical register mhpmevent20
[trace]Adding new physical register mhpmevent21
[trace]Adding new physical register mhpmevent22
[trace]Adding new physical register mhpmevent23
[trace]Adding new physical register mhpmevent24
[trace]Adding new physical register mhpmevent25
[trace]Adding new physical register mhpmevent26
[trace]Adding new physical register mhpmevent27
[trace]Adding new physical register mhpmevent28
[trace]Adding new physical register mhpmevent29
[trace]Adding new physical register mhpmevent30
[trace]Adding new physical register mhpmevent31
[trace]Adding new physical register mscratch
[trace]Adding new physical register mepc
[trace]Adding new physical register mcause
[trace]Adding new physical register mtval
[trace]Adding new physical register mip
[trace]Adding new physical register mtinst
[trace]Adding new physical register mtval2
[trace]Adding new physical register pmpcfg0
[trace]Adding new physical register pmpcfg2
[trace]Adding new physical register pmpaddr0
[trace]Adding new physical register pmpaddr1
[trace]Adding new physical register pmpaddr2
[trace]Adding new physical register pmpaddr3
[trace]Adding new physical register pmpaddr4
[trace]Adding new physical register pmpaddr5
[trace]Adding new physical register pmpaddr6
[trace]Adding new physical register pmpaddr7
[trace]Adding new physical register pmpaddr8
[trace]Adding new physical register pmpaddr9
[trace]Adding new physical register pmpaddr10
[trace]Adding new physical register pmpaddr11
[trace]Adding new physical register pmpaddr12
[trace]Adding new physical register pmpaddr13
[trace]Adding new physical register pmpaddr14
[trace]Adding new physical register pmpaddr15
[trace]Adding new physical register hstatus
[trace]Adding new physical register hedeleg
[trace]Adding new physical register hideleg
[trace]Adding new physical register hie
[trace]Adding new physical register hcounteren
[trace]Adding new physical register hgeie
[trace]Adding new physical register htval
[trace]Adding new physical register hip
[trace]Adding new physical register htinst
[trace]Adding new physical register hgatp
[trace]Adding new physical register dcsr
[trace]Adding new physical register dpc
[trace]Adding new physical register dscratch0
[trace]Adding new physical register dscratch1
[trace]Adding new physical register privilege
[trace]Adding new physical register mcycle
[trace]Adding new physical register minstret
[trace]Adding new physical register mhpmcounter3
[trace]Adding new physical register mhpmcounter4
[trace]Adding new physical register mhpmcounter5
[trace]Adding new physical register mhpmcounter6
[trace]Adding new physical register mhpmcounter7
[trace]Adding new physical register mhpmcounter8
[trace]Adding new physical register mhpmcounter9
[trace]Adding new physical register mhpmcounter10
[trace]Adding new physical register mhpmcounter11
[trace]Adding new physical register mhpmcounter12
[trace]Adding new physical register mhpmcounter13
[trace]Adding new physical register mhpmcounter14
[trace]Adding new physical register mhpmcounter15
[trace]Adding new physical register mhpmcounter16
[trace]Adding new physical register mhpmcounter17
[trace]Adding new physical register mhpmcounter18
[trace]Adding new physical register mhpmcounter19
[trace]Adding new physical register mhpmcounter20
[trace]Adding new physical register mhpmcounter21
[trace]Adding new physical register mhpmcounter22
[trace]Adding new physical register mhpmcounter23
[trace]Adding new physical register mhpmcounter24
[trace]Adding new physical register mhpmcounter25
[trace]Adding new physical register mhpmcounter26
[trace]Adding new physical register mhpmcounter27
[trace]Adding new physical register mhpmcounter28
[trace]Adding new physical register mhpmcounter29
[trace]Adding new physical register mhpmcounter30
[trace]Adding new physical register mhpmcounter31
[trace]Adding new physical register cycle
[trace]Adding new physical register time
[trace]Adding new physical register instret
[trace]Adding new physical register hpmcounter3
[trace]Adding new physical register hpmcounter4
[trace]Adding new physical register hpmcounter5
[trace]Adding new physical register hpmcounter6
[trace]Adding new physical register hpmcounter7
[trace]Adding new physical register hpmcounter8
[trace]Adding new physical register hpmcounter9
[trace]Adding new physical register hpmcounter10
[trace]Adding new physical register hpmcounter11
[trace]Adding new physical register hpmcounter12
[trace]Adding new physical register hpmcounter13
[trace]Adding new physical register hpmcounter14
[trace]Adding new physical register hpmcounter15
[trace]Adding new physical register hpmcounter16
[trace]Adding new physical register hpmcounter17
[trace]Adding new physical register hpmcounter18
[trace]Adding new physical register hpmcounter19
[trace]Adding new physical register hpmcounter20
[trace]Adding new physical register hpmcounter21
[trace]Adding new physical register hpmcounter22
[trace]Adding new physical register hpmcounter23
[trace]Adding new physical register hpmcounter24
[trace]Adding new physical register hpmcounter25
[trace]Adding new physical register hpmcounter26
[trace]Adding new physical register hpmcounter27
[trace]Adding new physical register hpmcounter28
[trace]Adding new physical register hpmcounter29
[trace]Adding new physical register hpmcounter30
[trace]Adding new physical register hpmcounter31
[trace]Adding new physical register vl
[trace]Adding new physical register vtype
[trace]Adding new physical register vlenb
[trace]Adding new physical register hgeip
[trace]Adding new physical register mvendorid
[trace]Adding new physical register marchid
[trace]Adding new physical register mimpid
[trace]Adding new physical register mhartid
[trace]Adding new register ustatus
[trace]Adding new register fflags
[trace]Adding new register frm
[trace]Adding new register fcsr
[trace]Adding new register uie
[trace]Adding new register utvec
[trace]Adding new register vstart
[trace]Adding new register vxsat
[trace]Adding new register vxrm
[trace]Adding new register uscratch
[trace]Adding new register uepc
[trace]Adding new register ucause
[trace]Adding new register utval
[trace]Adding new register uip
[trace]Adding new register sstatus
[trace]Adding new register sedeleg
[trace]Adding new register sideleg
[trace]Adding new register sie
[trace]Adding new register stvec
[trace]Adding new register scounteren
[trace]Adding new register sscratch
[trace]Adding new register sepc
[trace]Adding new register scause
[trace]Adding new register stval
[trace]Adding new register sip
[trace]Adding new register satp
[trace]Adding new register vsstatus
[trace]Adding new register vsie
[trace]Adding new register vstvec
[trace]Adding new register vsscratch
[trace]Adding new register vsepc
[trace]Adding new register vscause
[trace]Adding new register vstval
[trace]Adding new register vsip
[trace]Adding new register vsatp
[trace]Adding new register mstatus
[trace]Adding new register mstatus_hyp
[trace]Adding new register misa
[trace]Adding new register medeleg
[trace]Adding new register mideleg
[trace]Adding new register mie
[trace]Adding new register mtvec
[trace]Adding new register mcounteren
[trace]Adding new register mcountinhibit
[trace]Adding new register mhpmevent3
[trace]Adding new register mhpmevent4
[trace]Adding new register mhpmevent5
[trace]Adding new register mhpmevent6
[trace]Adding new register mhpmevent7
[trace]Adding new register mhpmevent8
[trace]Adding new register mhpmevent9
[trace]Adding new register mhpmevent10
[trace]Adding new register mhpmevent11
[trace]Adding new register mhpmevent12
[trace]Adding new register mhpmevent13
[trace]Adding new register mhpmevent14
[trace]Adding new register mhpmevent15
[trace]Adding new register mhpmevent16
[trace]Adding new register mhpmevent17
[trace]Adding new register mhpmevent18
[trace]Adding new register mhpmevent19
[trace]Adding new register mhpmevent20
[trace]Adding new register mhpmevent21
[trace]Adding new register mhpmevent22
[trace]Adding new register mhpmevent23
[trace]Adding new register mhpmevent24
[trace]Adding new register mhpmevent25
[trace]Adding new register mhpmevent26
[trace]Adding new register mhpmevent27
[trace]Adding new register mhpmevent28
[trace]Adding new register mhpmevent29
[trace]Adding new register mhpmevent30
[trace]Adding new register mhpmevent31
[trace]Adding new register mscratch
[trace]Adding new register mepc
[trace]Adding new register mcause
[trace]Adding new register mtval
[trace]Adding new register mip
[trace]Adding new register mtinst
[trace]Adding new register mtval2
[trace]Adding new register pmpcfg0
[trace]Adding new register pmpcfg2
[trace]Adding new register pmpaddr0
[trace]Adding new register pmpaddr1
[trace]Adding new register pmpaddr2
[trace]Adding new register pmpaddr3
[trace]Adding new register pmpaddr4
[trace]Adding new register pmpaddr5
[trace]Adding new register pmpaddr6
[trace]Adding new register pmpaddr7
[trace]Adding new register pmpaddr8
[trace]Adding new register pmpaddr9
[trace]Adding new register pmpaddr10
[trace]Adding new register pmpaddr11
[trace]Adding new register pmpaddr12
[trace]Adding new register pmpaddr13
[trace]Adding new register pmpaddr14
[trace]Adding new register pmpaddr15
[trace]Adding new register hstatus
[trace]Adding new register hedeleg
[trace]Adding new register hideleg
[trace]Adding new register hie
[trace]Adding new register hcounteren
[trace]Adding new register hgeie
[trace]Adding new register htval
[trace]Adding new register hip
[trace]Adding new register htinst
[trace]Adding new register hgatp
[trace]Adding new register dcsr
[trace]Adding new register dpc
[trace]Adding new register dscratch0
[trace]Adding new register dscratch1
[trace]Adding new register privilege
[trace]Adding new register mcycle
[trace]Adding new register minstret
[trace]Adding new register mhpmcounter3
[trace]Adding new register mhpmcounter4
[trace]Adding new register mhpmcounter5
[trace]Adding new register mhpmcounter6
[trace]Adding new register mhpmcounter7
[trace]Adding new register mhpmcounter8
[trace]Adding new register mhpmcounter9
[trace]Adding new register mhpmcounter10
[trace]Adding new register mhpmcounter11
[trace]Adding new register mhpmcounter12
[trace]Adding new register mhpmcounter13
[trace]Adding new register mhpmcounter14
[trace]Adding new register mhpmcounter15
[trace]Adding new register mhpmcounter16
[trace]Adding new register mhpmcounter17
[trace]Adding new register mhpmcounter18
[trace]Adding new register mhpmcounter19
[trace]Adding new register mhpmcounter20
[trace]Adding new register mhpmcounter21
[trace]Adding new register mhpmcounter22
[trace]Adding new register mhpmcounter23
[trace]Adding new register mhpmcounter24
[trace]Adding new register mhpmcounter25
[trace]Adding new register mhpmcounter26
[trace]Adding new register mhpmcounter27
[trace]Adding new register mhpmcounter28
[trace]Adding new register mhpmcounter29
[trace]Adding new register mhpmcounter30
[trace]Adding new register mhpmcounter31
[trace]Adding new register cycle
[trace]Adding new register time
[trace]Adding new register instret
[trace]Adding new register hpmcounter3
[trace]Adding new register hpmcounter4
[trace]Adding new register hpmcounter5
[trace]Adding new register hpmcounter6
[trace]Adding new register hpmcounter7
[trace]Adding new register hpmcounter8
[trace]Adding new register hpmcounter9
[trace]Adding new register hpmcounter10
[trace]Adding new register hpmcounter11
[trace]Adding new register hpmcounter12
[trace]Adding new register hpmcounter13
[trace]Adding new register hpmcounter14
[trace]Adding new register hpmcounter15
[trace]Adding new register hpmcounter16
[trace]Adding new register hpmcounter17
[trace]Adding new register hpmcounter18
[trace]Adding new register hpmcounter19
[trace]Adding new register hpmcounter20
[trace]Adding new register hpmcounter21
[trace]Adding new register hpmcounter22
[trace]Adding new register hpmcounter23
[trace]Adding new register hpmcounter24
[trace]Adding new register hpmcounter25
[trace]Adding new register hpmcounter26
[trace]Adding new register hpmcounter27
[trace]Adding new register hpmcounter28
[trace]Adding new register hpmcounter29
[trace]Adding new register hpmcounter30
[trace]Adding new register hpmcounter31
[trace]Adding new register vl
[trace]Adding new register vtype
[trace]Adding new register vlenb
[trace]Adding new register hgeip
[trace]Adding new register mvendorid
[trace]Adding new register marchid
[trace]Adding new register mimpid
[trace]Adding new register mhartid
[notice]Loading choices file: /nfs/home/konglinghui/force-riscv/riscv/arch_data/general/dependence_choices.xml ...
[notice]Loading choices file: /nfs/home/konglinghui/force-riscv/riscv/arch_data/general/operand_choices.xml ...
[notice]Loading choices file: /nfs/home/konglinghui/force-riscv/riscv/arch_data/general/general_choices.xml ...
[notice]Loading choices file: /nfs/home/konglinghui/force-riscv/riscv/arch_data/reg/register_field_choices_rv64.xml ...
[notice]Loading choices file: /nfs/home/konglinghui/force-riscv/riscv/arch_data/reg/system_register_choices_rv64.xml ...
[notice]Loading choices file: /nfs/home/konglinghui/force-riscv/riscv/arch_data/paging/paging_choices_sv39.xml ...
[notice]Loading variable file: /nfs/home/konglinghui/force-riscv/riscv/arch_data/general/variables_rv64.xml ...
[info]{GenInstructionAgent::InitializeReadOnlyRegistersWithISS} read-only register cycle value from ISS: 0x0 mask: 0xffffffffffffffff
[info]{GenInstructionAgent::InitializeReadOnlyRegistersWithISS} read-only register hgeip value from ISS: 0x0 mask: 0xffffffffffffffff
[info]{GenInstructionAgent::InitializeReadOnlyRegistersWithISS} read-only register hpmcounter10 value from ISS: 0x0 mask: 0xffffffffffffffff
[info]{GenInstructionAgent::InitializeReadOnlyRegistersWithISS} read-only register hpmcounter11 value from ISS: 0x0 mask: 0xffffffffffffffff
[info]{GenInstructionAgent::InitializeReadOnlyRegistersWithISS} read-only register hpmcounter12 value from ISS: 0x0 mask: 0xffffffffffffffff
[info]{GenInstructionAgent::InitializeReadOnlyRegistersWithISS} read-only register hpmcounter13 value from ISS: 0x0 mask: 0xffffffffffffffff
[info]{GenInstructionAgent::InitializeReadOnlyRegistersWithISS} read-only register hpmcounter14 value from ISS: 0x0 mask: 0xffffffffffffffff
[info]{GenInstructionAgent::InitializeReadOnlyRegistersWithISS} read-only register hpmcounter15 value from ISS: 0x0 mask: 0xffffffffffffffff
[info]{GenInstructionAgent::InitializeReadOnlyRegistersWithISS} read-only register hpmcounter16 value from ISS: 0x0 mask: 0xffffffffffffffff
[info]{GenInstructionAgent::InitializeReadOnlyRegistersWithISS} read-only register hpmcounter17 value from ISS: 0x0 mask: 0xffffffffffffffff
[info]{GenInstructionAgent::InitializeReadOnlyRegistersWithISS} read-only register hpmcounter18 value from ISS: 0x0 mask: 0xffffffffffffffff
[info]{GenInstructionAgent::InitializeReadOnlyRegistersWithISS} read-only register hpmcounter19 value from ISS: 0x0 mask: 0xffffffffffffffff
[info]{GenInstructionAgent::InitializeReadOnlyRegistersWithISS} read-only register hpmcounter20 value from ISS: 0x0 mask: 0xffffffffffffffff
[info]{GenInstructionAgent::InitializeReadOnlyRegistersWithISS} read-only register hpmcounter21 value from ISS: 0x0 mask: 0xffffffffffffffff
[info]{GenInstructionAgent::InitializeReadOnlyRegistersWithISS} read-only register hpmcounter22 value from ISS: 0x0 mask: 0xffffffffffffffff
[info]{GenInstructionAgent::InitializeReadOnlyRegistersWithISS} read-only register hpmcounter23 value from ISS: 0x0 mask: 0xffffffffffffffff
[info]{GenInstructionAgent::InitializeReadOnlyRegistersWithISS} read-only register hpmcounter24 value from ISS: 0x0 mask: 0xffffffffffffffff
[info]{GenInstructionAgent::InitializeReadOnlyRegistersWithISS} read-only register hpmcounter25 value from ISS: 0x0 mask: 0xffffffffffffffff
[info]{GenInstructionAgent::InitializeReadOnlyRegistersWithISS} read-only register hpmcounter26 value from ISS: 0x0 mask: 0xffffffffffffffff
[info]{GenInstructionAgent::InitializeReadOnlyRegistersWithISS} read-only register hpmcounter27 value from ISS: 0x0 mask: 0xffffffffffffffff
[info]{GenInstructionAgent::InitializeReadOnlyRegistersWithISS} read-only register hpmcounter28 value from ISS: 0x0 mask: 0xffffffffffffffff
[info]{GenInstructionAgent::InitializeReadOnlyRegistersWithISS} read-only register hpmcounter29 value from ISS: 0x0 mask: 0xffffffffffffffff
[info]{GenInstructionAgent::InitializeReadOnlyRegistersWithISS} read-only register hpmcounter3 value from ISS: 0x0 mask: 0xffffffffffffffff
[info]{GenInstructionAgent::InitializeReadOnlyRegistersWithISS} read-only register hpmcounter30 value from ISS: 0x0 mask: 0xffffffffffffffff
[info]{GenInstructionAgent::InitializeReadOnlyRegistersWithISS} read-only register hpmcounter31 value from ISS: 0x0 mask: 0xffffffffffffffff
[info]{GenInstructionAgent::InitializeReadOnlyRegistersWithISS} read-only register hpmcounter4 value from ISS: 0x0 mask: 0xffffffffffffffff
[info]{GenInstructionAgent::InitializeReadOnlyRegistersWithISS} read-only register hpmcounter5 value from ISS: 0x0 mask: 0xffffffffffffffff
[info]{GenInstructionAgent::InitializeReadOnlyRegistersWithISS} read-only register hpmcounter6 value from ISS: 0x0 mask: 0xffffffffffffffff
[info]{GenInstructionAgent::InitializeReadOnlyRegistersWithISS} read-only register hpmcounter7 value from ISS: 0x0 mask: 0xffffffffffffffff
[info]{GenInstructionAgent::InitializeReadOnlyRegistersWithISS} read-only register hpmcounter8 value from ISS: 0x0 mask: 0xffffffffffffffff
[info]{GenInstructionAgent::InitializeReadOnlyRegistersWithISS} read-only register hpmcounter9 value from ISS: 0x0 mask: 0xffffffffffffffff
[info]{GenInstructionAgent::InitializeReadOnlyRegistersWithISS} read-only register instret value from ISS: 0x0 mask: 0xffffffffffffffff
[info]{GenInstructionAgent::InitializeReadOnlyRegistersWithISS} read-only register marchid value from ISS: 0x5 mask: 0xffffffffffffffff
[info]{GenInstructionAgent::InitializeReadOnlyRegistersWithISS} read-only register mhartid value from ISS: 0x0 mask: 0xffffffffffffffff
[info]{GenInstructionAgent::InitializeReadOnlyRegistersWithISS} read-only register mimpid value from ISS: 0x0 mask: 0xffffffffffffffff
[info]{GenInstructionAgent::InitializeReadOnlyRegistersWithISS} read-only register mvendorid value from ISS: 0x0 mask: 0xffffffffffffffff
[info]{GenInstructionAgent::InitializeReadOnlyRegistersWithISS} read-only register time value from ISS: 0xdeadbeefdeadbeef mask: 0xffffffffffffffff
[info]{GenInstructionAgent::InitializeReadOnlyRegistersWithISS} read-only register vlenb value from ISS: 0x40 mask: 0xffffffffffffffff
[notice]{ResourceDependence::UpdateVariable} GPR, Source entropy state: WarmUp, on-threshold: 15, off-threshold: 3
[notice]{ResourceDependence::UpdateVariable} FPR, Source entropy state: WarmUp, on-threshold: 15, off-threshold: 3
[notice]{ResourceDependence::UpdateVariable} PREDREG, Source entropy state: WarmUp, on-threshold: 15, off-threshold: 3
[notice]{ResourceDependence::UpdateVariable} GPR, Dest entropy state: WarmUp, on-threshold: 9, off-threshold: 2
[notice]{ResourceDependence::UpdateVariable} FPR, Dest entropy state: WarmUp, on-threshold: 9, off-threshold: 2
[notice]{ResourceDependence::UpdateVariable} PREDREG, Dest entropy state: WarmUp, on-threshold: 9, off-threshold: 2
[notice]{AddressTableManagerRISCV} trying to get privilege physical register
[notice]Front-end: Main generator is 0x0
[info]{GenVirtualMemoryRequest::AddDetail} Size : 0x40 : GenPhysicalRegionRequest
[info]{GenVirtualMemoryRequest::AddDetail} Type : I : GenPhysicalRegionRequest
[notice]ResetRegion: size=0x40 start_addr=0x80000000
[notice]{MemoryManager::ReserveMemory} MemoryReservation: ResetRegion [Default] Initial: 0x80000000-0x8000003f
[info]{GenVirtualMemoryRequest::AddDetail} Size : 0x6000 : GenPhysicalRegionRequest
[info]{GenVirtualMemoryRequest::AddDetail} Align : 0x10000 : GenPhysicalRegionRequest
[info]{GenVirtualMemoryRequest::AddDetail} Type : I : GenPhysicalRegionRequest
[info]{GenVirtualMemoryRequest::AddDetail} Range : 0x0-0x800000ff,0x80001100-0x80010fff,0x80011001-0xffffffffffffffff : GenPhysicalRegionRequest
[notice]HandlerMemory: align=0x10000 size 0x6000 is instr? 1 handler base address [0]0x3a7bf00000
[info]{ThreadGroupModerator::PartitionThreadGroup} do partition Random
[notice]{Generator::SetStateValue} setting BootPC to 0x80000100
[info]{GenVirtualMemoryRequest::AddDetail} Size : 0x1000 : GenPhysicalRegionRequest
[info]{GenVirtualMemoryRequest::AddDetail} Type : I : GenPhysicalRegionRequest
[info]{Generator::GetStateValue} state: 'BootPC=0x80000100
[notice]BootRegion: size=0x1000 start_addr=0x80000100
[notice]{MemoryManager::ReserveMemory} MemoryReservation: BootRegion0_0x0 [Default] Initial: 0x80000100-0x800010ff
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : InitialSetup
[info]{GenInstructionAgent::HandleNotification} new register initialization: misa
[info]{GenInstructionAgent::HandleNotification} new register initialization: medeleg
[info]{GenInstructionAgent::HandleNotification} new register initialization: mstatus
[info]{GenInstructionAgent::HandleNotification} new register initialization: scause
[info]{GenInstructionAgent::HandleNotification} new register initialization: mcause
[info]{GenInstructionAgent::HandleNotification} new register initialization: fcsr
[debug][InitialSetupRISCV::Process] Paging IS Enabled...
[info]{GenInstructionAgent::HandleNotification} new register initialization: satp
[info]{GenInstructionAgent::HandleNotification} new register initialization: privilege
[info]{PhysicalPageManager::Initialize} init complete, boundary= 0x0-0x7fffffffff, usable=0x0-0xffffffffffff
[notice]VM states: PrivilegeLevel=M MODE=1 MPRV=0 TVM=0 Current Regime: VmPagingRegime Regime Type:M
[info]{RegisterReserver::ReserveRegister} Reserving register: x5, access: ReadWrite, reserve type: User
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : InitializeAddrTables
[notice]{AddressTableRISCV::GenerateNewTable} size 0x1000 base address 0x232f1c23b8
[notice]{MemoryManager::ReserveMemory} MemoryReservation: AddressTable1 [Default] Initial: 0x232f1c23b8-0x232f1c33b7
[info]{GenInstructionAgent::HandleNotification} new register initialization: x5
[notice]Generator mode changed to: NoSkip,DelayInit,Linear from: IssSim
[debug]Front-end: DEBUG [ThreadHandlerSet]: [ThreadHandlerSet:assignSynchronousExceptionHandler] priv_level: PrivilegeLevelRISCV.S, exception_class: ExceptionClassRISCV.INSTRUCTION_ADDRESS_MISALIGNED, handler_class_name: FastRecoveryAddressHandlerRISCV

[debug]Front-end: DEBUG [ExceptionLevelHandlers]: [PrivilegeLevelHandlerSet:assignSynchronousExceptionHandler at PrivilegeLevelRISCV.S] ExceptionClassRISCV.INSTRUCTION_ADDRESS_MISALIGNED --> 0x0
[debug]Front-end: DEBUG [ThreadHandlerSet]: [ThreadHandlerSet:assignSynchronousExceptionHandler] priv_level: PrivilegeLevelRISCV.M, exception_class: ExceptionClassRISCV.INSTRUCTION_ADDRESS_MISALIGNED, handler_class_name: FastRecoveryAddressHandlerRISCV

[debug]Front-end: DEBUG [ExceptionLevelHandlers]: [PrivilegeLevelHandlerSet:assignSynchronousExceptionHandler at PrivilegeLevelRISCV.M] ExceptionClassRISCV.INSTRUCTION_ADDRESS_MISALIGNED --> 0x0
[debug]Front-end: DEBUG [ThreadHandlerSet]: [ThreadHandlerSet:assignSynchronousExceptionHandler] priv_level: PrivilegeLevelRISCV.S, exception_class: ExceptionClassRISCV.INSTRUCTION_ACCESS_FAULT, handler_class_name: FastRecoveryAddressHandlerRISCV

[debug]Front-end: DEBUG [ExceptionLevelHandlers]: [PrivilegeLevelHandlerSet:assignSynchronousExceptionHandler at PrivilegeLevelRISCV.S] ExceptionClassRISCV.INSTRUCTION_ACCESS_FAULT --> 0x1
[debug]Front-end: DEBUG [ThreadHandlerSet]: [ThreadHandlerSet:assignSynchronousExceptionHandler] priv_level: PrivilegeLevelRISCV.M, exception_class: ExceptionClassRISCV.INSTRUCTION_ACCESS_FAULT, handler_class_name: FastRecoveryAddressHandlerRISCV

[debug]Front-end: DEBUG [ExceptionLevelHandlers]: [PrivilegeLevelHandlerSet:assignSynchronousExceptionHandler at PrivilegeLevelRISCV.M] ExceptionClassRISCV.INSTRUCTION_ACCESS_FAULT --> 0x1
[debug]Front-end: DEBUG [ThreadHandlerSet]: [ThreadHandlerSet:assignSynchronousExceptionHandler] priv_level: PrivilegeLevelRISCV.S, exception_class: ExceptionClassRISCV.ILLEGAL_INSTRUCTION, handler_class_name: FastSkipInstructionHandlerRISCV

[debug]Front-end: DEBUG [ExceptionLevelHandlers]: [PrivilegeLevelHandlerSet:assignSynchronousExceptionHandler at PrivilegeLevelRISCV.S] ExceptionClassRISCV.ILLEGAL_INSTRUCTION --> 0x2
[debug]Front-end: DEBUG [ThreadHandlerSet]: [ThreadHandlerSet:assignSynchronousExceptionHandler] priv_level: PrivilegeLevelRISCV.M, exception_class: ExceptionClassRISCV.ILLEGAL_INSTRUCTION, handler_class_name: FastSkipInstructionHandlerRISCV

[debug]Front-end: DEBUG [ExceptionLevelHandlers]: [PrivilegeLevelHandlerSet:assignSynchronousExceptionHandler at PrivilegeLevelRISCV.M] ExceptionClassRISCV.ILLEGAL_INSTRUCTION --> 0x2
[debug]Front-end: DEBUG [ThreadHandlerSet]: [ThreadHandlerSet:assignSynchronousExceptionHandler] priv_level: PrivilegeLevelRISCV.S, exception_class: ExceptionClassRISCV.BREAKPOINT, handler_class_name: FastSkipInstructionHandlerRISCV

[debug]Front-end: DEBUG [ExceptionLevelHandlers]: [PrivilegeLevelHandlerSet:assignSynchronousExceptionHandler at PrivilegeLevelRISCV.S] ExceptionClassRISCV.BREAKPOINT --> 0x3
[debug]Front-end: DEBUG [ThreadHandlerSet]: [ThreadHandlerSet:assignSynchronousExceptionHandler] priv_level: PrivilegeLevelRISCV.M, exception_class: ExceptionClassRISCV.BREAKPOINT, handler_class_name: FastSkipInstructionHandlerRISCV

[debug]Front-end: DEBUG [ExceptionLevelHandlers]: [PrivilegeLevelHandlerSet:assignSynchronousExceptionHandler at PrivilegeLevelRISCV.M] ExceptionClassRISCV.BREAKPOINT --> 0x3
[debug]Front-end: DEBUG [ThreadHandlerSet]: [ThreadHandlerSet:assignSynchronousExceptionHandler] priv_level: PrivilegeLevelRISCV.S, exception_class: ExceptionClassRISCV.LOAD_ADDRESS_MISALIGNED, handler_class_name: FastSkipInstructionHandlerRISCV

[debug]Front-end: DEBUG [ExceptionLevelHandlers]: [PrivilegeLevelHandlerSet:assignSynchronousExceptionHandler at PrivilegeLevelRISCV.S] ExceptionClassRISCV.LOAD_ADDRESS_MISALIGNED --> 0x4
[debug]Front-end: DEBUG [ThreadHandlerSet]: [ThreadHandlerSet:assignSynchronousExceptionHandler] priv_level: PrivilegeLevelRISCV.M, exception_class: ExceptionClassRISCV.LOAD_ADDRESS_MISALIGNED, handler_class_name: FastSkipInstructionHandlerRISCV

[debug]Front-end: DEBUG [ExceptionLevelHandlers]: [PrivilegeLevelHandlerSet:assignSynchronousExceptionHandler at PrivilegeLevelRISCV.M] ExceptionClassRISCV.LOAD_ADDRESS_MISALIGNED --> 0x4
[debug]Front-end: DEBUG [ThreadHandlerSet]: [ThreadHandlerSet:assignSynchronousExceptionHandler] priv_level: PrivilegeLevelRISCV.S, exception_class: ExceptionClassRISCV.LOAD_ACCESS_FAULT, handler_class_name: FastSkipInstructionHandlerRISCV

[debug]Front-end: DEBUG [ExceptionLevelHandlers]: [PrivilegeLevelHandlerSet:assignSynchronousExceptionHandler at PrivilegeLevelRISCV.S] ExceptionClassRISCV.LOAD_ACCESS_FAULT --> 0x5
[debug]Front-end: DEBUG [ThreadHandlerSet]: [ThreadHandlerSet:assignSynchronousExceptionHandler] priv_level: PrivilegeLevelRISCV.M, exception_class: ExceptionClassRISCV.LOAD_ACCESS_FAULT, handler_class_name: FastSkipInstructionHandlerRISCV

[debug]Front-end: DEBUG [ExceptionLevelHandlers]: [PrivilegeLevelHandlerSet:assignSynchronousExceptionHandler at PrivilegeLevelRISCV.M] ExceptionClassRISCV.LOAD_ACCESS_FAULT --> 0x5
[debug]Front-end: DEBUG [ThreadHandlerSet]: [ThreadHandlerSet:assignSynchronousExceptionHandler] priv_level: PrivilegeLevelRISCV.S, exception_class: ExceptionClassRISCV.STORE_AMO_ADDRESS_MISALIGNED, handler_class_name: FastSkipInstructionHandlerRISCV

[debug]Front-end: DEBUG [ExceptionLevelHandlers]: [PrivilegeLevelHandlerSet:assignSynchronousExceptionHandler at PrivilegeLevelRISCV.S] ExceptionClassRISCV.STORE_AMO_ADDRESS_MISALIGNED --> 0x6
[debug]Front-end: DEBUG [ThreadHandlerSet]: [ThreadHandlerSet:assignSynchronousExceptionHandler] priv_level: PrivilegeLevelRISCV.M, exception_class: ExceptionClassRISCV.STORE_AMO_ADDRESS_MISALIGNED, handler_class_name: FastSkipInstructionHandlerRISCV

[debug]Front-end: DEBUG [ExceptionLevelHandlers]: [PrivilegeLevelHandlerSet:assignSynchronousExceptionHandler at PrivilegeLevelRISCV.M] ExceptionClassRISCV.STORE_AMO_ADDRESS_MISALIGNED --> 0x6
[debug]Front-end: DEBUG [ThreadHandlerSet]: [ThreadHandlerSet:assignSynchronousExceptionHandler] priv_level: PrivilegeLevelRISCV.S, exception_class: ExceptionClassRISCV.STORE_AMO_ACCESS_FAULT, handler_class_name: FastSkipInstructionHandlerRISCV

[debug]Front-end: DEBUG [ExceptionLevelHandlers]: [PrivilegeLevelHandlerSet:assignSynchronousExceptionHandler at PrivilegeLevelRISCV.S] ExceptionClassRISCV.STORE_AMO_ACCESS_FAULT --> 0x7
[debug]Front-end: DEBUG [ThreadHandlerSet]: [ThreadHandlerSet:assignSynchronousExceptionHandler] priv_level: PrivilegeLevelRISCV.M, exception_class: ExceptionClassRISCV.STORE_AMO_ACCESS_FAULT, handler_class_name: FastSkipInstructionHandlerRISCV

[debug]Front-end: DEBUG [ExceptionLevelHandlers]: [PrivilegeLevelHandlerSet:assignSynchronousExceptionHandler at PrivilegeLevelRISCV.M] ExceptionClassRISCV.STORE_AMO_ACCESS_FAULT --> 0x7
[debug]Front-end: DEBUG [ThreadHandlerSet]: [ThreadHandlerSet:assignSynchronousExceptionHandler] priv_level: PrivilegeLevelRISCV.S, exception_class: ExceptionClassRISCV.ENV_CALL_FROM_U_MODE, handler_class_name: FastSkipInstructionHandlerRISCV

[debug]Front-end: DEBUG [ExceptionLevelHandlers]: [PrivilegeLevelHandlerSet:assignSynchronousExceptionHandler at PrivilegeLevelRISCV.S] ExceptionClassRISCV.ENV_CALL_FROM_U_MODE --> 0x8
[debug]Front-end: DEBUG [ThreadHandlerSet]: [ThreadHandlerSet:assignSynchronousExceptionHandler] priv_level: PrivilegeLevelRISCV.M, exception_class: ExceptionClassRISCV.ENV_CALL_FROM_U_MODE, handler_class_name: FastSkipInstructionHandlerRISCV

[debug]Front-end: DEBUG [ExceptionLevelHandlers]: [PrivilegeLevelHandlerSet:assignSynchronousExceptionHandler at PrivilegeLevelRISCV.M] ExceptionClassRISCV.ENV_CALL_FROM_U_MODE --> 0x8
[debug]Front-end: DEBUG [ThreadHandlerSet]: [ThreadHandlerSet:assignSynchronousExceptionHandler] priv_level: PrivilegeLevelRISCV.S, exception_class: ExceptionClassRISCV.ENV_CALL_FROM_S_MODE, handler_class_name: FastSkipInstructionHandlerRISCV

[debug]Front-end: DEBUG [ExceptionLevelHandlers]: [PrivilegeLevelHandlerSet:assignSynchronousExceptionHandler at PrivilegeLevelRISCV.S] ExceptionClassRISCV.ENV_CALL_FROM_S_MODE --> 0x9
[debug]Front-end: DEBUG [ThreadHandlerSet]: [ThreadHandlerSet:assignSynchronousExceptionHandler] priv_level: PrivilegeLevelRISCV.M, exception_class: ExceptionClassRISCV.ENV_CALL_FROM_S_MODE, handler_class_name: FastSkipInstructionHandlerRISCV

[debug]Front-end: DEBUG [ExceptionLevelHandlers]: [PrivilegeLevelHandlerSet:assignSynchronousExceptionHandler at PrivilegeLevelRISCV.M] ExceptionClassRISCV.ENV_CALL_FROM_S_MODE --> 0x9
[debug]Front-end: DEBUG [ThreadHandlerSet]: [ThreadHandlerSet:assignSynchronousExceptionHandler] priv_level: PrivilegeLevelRISCV.S, exception_class: ExceptionClassRISCV.UNUSED_10, handler_class_name: FastSkipInstructionHandlerRISCV

[debug]Front-end: DEBUG [ExceptionLevelHandlers]: [PrivilegeLevelHandlerSet:assignSynchronousExceptionHandler at PrivilegeLevelRISCV.S] ExceptionClassRISCV.UNUSED_10 --> 0xa
[debug]Front-end: DEBUG [ThreadHandlerSet]: [ThreadHandlerSet:assignSynchronousExceptionHandler] priv_level: PrivilegeLevelRISCV.M, exception_class: ExceptionClassRISCV.UNUSED_10, handler_class_name: FastSkipInstructionHandlerRISCV

[debug]Front-end: DEBUG [ExceptionLevelHandlers]: [PrivilegeLevelHandlerSet:assignSynchronousExceptionHandler at PrivilegeLevelRISCV.M] ExceptionClassRISCV.UNUSED_10 --> 0xa
[debug]Front-end: DEBUG [ThreadHandlerSet]: [ThreadHandlerSet:assignSynchronousExceptionHandler] priv_level: PrivilegeLevelRISCV.S, exception_class: ExceptionClassRISCV.ENV_CALL_FROM_M_MODE, handler_class_name: FastSkipInstructionHandlerRISCV

[debug]Front-end: DEBUG [ExceptionLevelHandlers]: [PrivilegeLevelHandlerSet:assignSynchronousExceptionHandler at PrivilegeLevelRISCV.S] ExceptionClassRISCV.ENV_CALL_FROM_M_MODE --> 0xb
[debug]Front-end: DEBUG [ThreadHandlerSet]: [ThreadHandlerSet:assignSynchronousExceptionHandler] priv_level: PrivilegeLevelRISCV.M, exception_class: ExceptionClassRISCV.ENV_CALL_FROM_M_MODE, handler_class_name: FastSkipInstructionHandlerRISCV

[debug]Front-end: DEBUG [ExceptionLevelHandlers]: [PrivilegeLevelHandlerSet:assignSynchronousExceptionHandler at PrivilegeLevelRISCV.M] ExceptionClassRISCV.ENV_CALL_FROM_M_MODE --> 0xb
[debug]Front-end: DEBUG [ThreadHandlerSet]: [ThreadHandlerSet:assignSynchronousExceptionHandler] priv_level: PrivilegeLevelRISCV.S, exception_class: ExceptionClassRISCV.INSTRUCTION_PAGE_FAULT, handler_class_name: FastRecoveryAddressHandlerRISCV

[debug]Front-end: DEBUG [ExceptionLevelHandlers]: [PrivilegeLevelHandlerSet:assignSynchronousExceptionHandler at PrivilegeLevelRISCV.S] ExceptionClassRISCV.INSTRUCTION_PAGE_FAULT --> 0xc
[debug]Front-end: DEBUG [ThreadHandlerSet]: [ThreadHandlerSet:assignSynchronousExceptionHandler] priv_level: PrivilegeLevelRISCV.M, exception_class: ExceptionClassRISCV.INSTRUCTION_PAGE_FAULT, handler_class_name: FastRecoveryAddressHandlerRISCV

[debug]Front-end: DEBUG [ExceptionLevelHandlers]: [PrivilegeLevelHandlerSet:assignSynchronousExceptionHandler at PrivilegeLevelRISCV.M] ExceptionClassRISCV.INSTRUCTION_PAGE_FAULT --> 0xc
[debug]Front-end: DEBUG [ThreadHandlerSet]: [ThreadHandlerSet:assignSynchronousExceptionHandler] priv_level: PrivilegeLevelRISCV.S, exception_class: ExceptionClassRISCV.LOAD_PAGE_FAULT, handler_class_name: FastSkipInstructionHandlerRISCV

[debug]Front-end: DEBUG [ExceptionLevelHandlers]: [PrivilegeLevelHandlerSet:assignSynchronousExceptionHandler at PrivilegeLevelRISCV.S] ExceptionClassRISCV.LOAD_PAGE_FAULT --> 0xd
[debug]Front-end: DEBUG [ThreadHandlerSet]: [ThreadHandlerSet:assignSynchronousExceptionHandler] priv_level: PrivilegeLevelRISCV.M, exception_class: ExceptionClassRISCV.LOAD_PAGE_FAULT, handler_class_name: FastSkipInstructionHandlerRISCV

[debug]Front-end: DEBUG [ExceptionLevelHandlers]: [PrivilegeLevelHandlerSet:assignSynchronousExceptionHandler at PrivilegeLevelRISCV.M] ExceptionClassRISCV.LOAD_PAGE_FAULT --> 0xd
[debug]Front-end: DEBUG [ThreadHandlerSet]: [ThreadHandlerSet:assignSynchronousExceptionHandler] priv_level: PrivilegeLevelRISCV.S, exception_class: ExceptionClassRISCV.UNUSED_14, handler_class_name: FastSkipInstructionHandlerRISCV

[debug]Front-end: DEBUG [ExceptionLevelHandlers]: [PrivilegeLevelHandlerSet:assignSynchronousExceptionHandler at PrivilegeLevelRISCV.S] ExceptionClassRISCV.UNUSED_14 --> 0xe
[debug]Front-end: DEBUG [ThreadHandlerSet]: [ThreadHandlerSet:assignSynchronousExceptionHandler] priv_level: PrivilegeLevelRISCV.M, exception_class: ExceptionClassRISCV.UNUSED_14, handler_class_name: FastSkipInstructionHandlerRISCV

[debug]Front-end: DEBUG [ExceptionLevelHandlers]: [PrivilegeLevelHandlerSet:assignSynchronousExceptionHandler at PrivilegeLevelRISCV.M] ExceptionClassRISCV.UNUSED_14 --> 0xe
[debug]Front-end: DEBUG [ThreadHandlerSet]: [ThreadHandlerSet:assignSynchronousExceptionHandler] priv_level: PrivilegeLevelRISCV.S, exception_class: ExceptionClassRISCV.STORE_AMO_PAGE_FAULT, handler_class_name: FastSkipInstructionHandlerRISCV

[debug]Front-end: DEBUG [ExceptionLevelHandlers]: [PrivilegeLevelHandlerSet:assignSynchronousExceptionHandler at PrivilegeLevelRISCV.S] ExceptionClassRISCV.STORE_AMO_PAGE_FAULT --> 0xf
[debug]Front-end: DEBUG [ThreadHandlerSet]: [ThreadHandlerSet:assignSynchronousExceptionHandler] priv_level: PrivilegeLevelRISCV.M, exception_class: ExceptionClassRISCV.STORE_AMO_PAGE_FAULT, handler_class_name: FastSkipInstructionHandlerRISCV

[debug]Front-end: DEBUG [ExceptionLevelHandlers]: [PrivilegeLevelHandlerSet:assignSynchronousExceptionHandler at PrivilegeLevelRISCV.M] ExceptionClassRISCV.STORE_AMO_PAGE_FAULT --> 0xf
[notice]GenQueryAgent::HandleQuery : HandlerSetMemory
[debug]Front-end: DEBUG [ExceptionHandlerManager]: [ExceptionHandlerManagerRISCV] EXC MEMORY START: 0x3a7bf00000
[notice]{GenExceptionRequest::GenExceptionRequestInstance} creating new handler info update request...
[debug]Front-end: DEBUG [ThreadHandlerSet]: MEMORY POOL ADDR: (MemoryBankRISCV.DEFAULT) 0x3a7bf00000
[notice]GenQueryAgent::HandleQuery : GenState
[info]{GenQueryAgent::GenState} state: PrivilegeLevel=0x3
[debug]Front-end: DEBUG [ThreadHandlerSet]: SAVED PRIVILEGE-LEVEL: 3

[debug]Front-end: DEBUG [ThreadHandlerSet]: SET PRIVILEGE-LEVEL TO M

[notice]{GeneratorRISCV::SetPrivilegeLevel} setting privilege level to 0x3
[notice]VM states: PrivilegeLevel=M MODE=1 MPRV=0 TVM=0 Current Regime: VmPagingRegime Regime Type:M
[debug]Front-end: HANDLER MEM((<PrivilegeLevelRISCV.M: 3>, <SecurityStateRISCV.DEFAULT: 0>)): 0x3a7bf00080
[debug]Front-end: DEBUG [ExceptionLevelHandlers]: NEXT MemoryBankRISCV.DEFAULT CODE ADDR: 0x3a7bf00080
[notice]GenQueryAgent::HandleQuery : GenState
[info]{GenQueryAgent::GenState} state: PC=0x0
[SimApiHANDCAR::WriteRegister] PC 0x3a7bf00080/0xffffffffffffffff
[notice]{GenStateAgent::SetState} setting PC to 0x3a7bf00080
[notice]GenQueryAgent::HandleQuery : GenState
[info]{GenQueryAgent::GenState} state: PC=0x3a7bf00080
[debug]Front-end: [DefaultFastSyncDispatcher] dispatch (M/MemoryBankRISCV.DEFAULT) starting address: 0x3a7bf00080
[notice]GenQueryAgent::HandleQuery : RegisterIndex
[notice]Generating: CSRRS#register#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=csr
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "CSRRS mcause, x0, x12" at 0x3a7bf00080=>[0]0x3a7bf00080 (0x34202673) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000003a7bf00080 mem-ID=0 size=4 element-size=4 type=Instruction data=73262034
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3a7bf00080 end_addr=0x3a7bf00083
[info]current source entropy:1, resource type: 0
[info]current dest entropy:1, resource type: 0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0x1 value 0x1
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x12, x12, 0x1" at 0x3a7bf00084=>[0]0x3a7bf00084 (0x161613) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000003a7bf00084 mem-ID=0 size=4 element-size=4 type=Instruction data=13161600
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3a7bf00084 end_addr=0x3a7bf00087
[info]current source entropy:2, resource type: 0
[info]current dest entropy:2, resource type: 0
[notice]Generating: SRLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0x1 value 0x1
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SRLI x12, x12, 0x1" at 0x3a7bf00088=>[0]0x3a7bf00088 (0x165613) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000003a7bf00088 mem-ID=0 size=4 element-size=4 type=Instruction data=13561600
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3a7bf00088 end_addr=0x3a7bf0008b
[info]current source entropy:2, resource type: 0
[info]current dest entropy:2, resource type: 0
[notice]Generating: AUIPC##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x0 value 0x0
[info] opname=rd
[notice]Committing instruction "AUIPC x27, 0" at 0x3a7bf0008c=>[0]0x3a7bf0008c (0xd97) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000003a7bf0008c mem-ID=0 size=4 element-size=4 type=Instruction data=970d0000
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3a7bf0008c end_addr=0x3a7bf0008f
[info]current dest entropy:2, resource type: 0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x14 value 0x14
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x27, x27, 20" at 0x3a7bf00090=>[0]0x3a7bf00090 (0x14d8d93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000003a7bf00090 mem-ID=0 size=4 element-size=4 type=Instruction data=938d4d01
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3a7bf00090 end_addr=0x3a7bf00093
[info]current source entropy:2, resource type: 0
[info]current dest entropy:3, resource type: 0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0x2 value 0x2
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x12, x12, 0x2" at 0x3a7bf00094=>[0]0x3a7bf00094 (0x261613) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000003a7bf00094 mem-ID=0 size=4 element-size=4 type=Instruction data=13162600
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3a7bf00094 end_addr=0x3a7bf00097
[info]current source entropy:2, resource type: 0
[info]current dest entropy:3, resource type: 0
[notice]Generating: ADD##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=rs2
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADD x27, x12, x27" at 0x3a7bf00098=>[0]0x3a7bf00098 (0x1b60db3) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000003a7bf00098 mem-ID=0 size=4 element-size=4 type=Instruction data=b30db601
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3a7bf00098 end_addr=0x3a7bf0009b
[info]current source entropy:3, resource type: 0
[info]current dest entropy:3, resource type: 0
[notice]Generating: JALR##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateBranchPageRequest} exception type: InstructionPageFault exception name: InstructionPageFault exception constraint type: Invalid
[info]constraint already forced, ignore reservation check
[info] opname=rd
[info] opname=Branch-rs1-simm12
[notice]Operand : Branch-rs1-simm12 mask 0x0 value 0x0
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x0 value 0x0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x0=>part 1 PA [0]0x0 size=4, part 2 PA [0]0x0 size=0
[notice]Committing instruction "JALR x0, x27, 0" at 0x3a7bf0009c=>[0]0x3a7bf0009c (0xd8067) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000003a7bf0009c mem-ID=0 size=4 element-size=4 type=Instruction data=67800d00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3a7bf0009c end_addr=0x3a7bf0009f
[info]current source entropy:3, resource type: 0
[info]current dest entropy:2, resource type: 0
[notice]{MemoryManager::ReserveMemory} MemoryReservation: BNT0 [Default] Initial: 0x3a7bf000a0-0x3a7bf000c3
[notice]GenQueryAgent::HandleQuery : GenState
[info]{GenQueryAgent::GenState} state: PC=0x3a7bf000a0
[SimApiHANDCAR::WriteRegister] PC 0x3a7bf000e0/0xffffffffffffffff
[notice]{GenStateAgent::SetState} setting PC to 0x3a7bf000e0
[debug]Front-end: [GENHANDLER] [PrivilegeLevelRISCV.M] err-code: 0x0

[notice]GenQueryAgent::HandleQuery : GenState
[info]{GenQueryAgent::GenState} state: PC=0x3a7bf000e0
[notice]GenQueryAgent::HandleQuery : GenState
[info]{GenQueryAgent::GenState} state: PC=0x3a7bf000e0
[notice]GenQueryAgent::HandleQuery : GenState
[info]{GenQueryAgent::GenState} state: PC=0x3a7bf000e0
[debug]Front-end: [FastExceptionHandlersBaseRISCV] genHandler
[debug]Front-end: [FastRecoveryAddressHandlerRISCV] process exception 0, privilege level: M
[notice]Generating: LD##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]constraint already forced, ignore reservation check
[info] opname=rd
[info] opname=LoadStore-rs1-simm12
[notice]Operand : LoadStore-rs1-simm12 mask 0x0 value 0x0
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x0 value 0x0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x0=>part 1 PA [0]0x0 size=8, part 2 PA [0]0x0 size=0
[notice]Committing instruction "LD x12, x5, 0" at 0x3a7bf000e0=>[0]0x3a7bf000e0 (0x2b603) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000003a7bf000e0 mem-ID=0 size=4 element-size=4 type=Instruction data=03b60200
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3a7bf000e0 end_addr=0x3a7bf000e3
[info]current source entropy:3, resource type: 0
[info]current dest entropy:2, resource type: 0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x8 value 0x8
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x5, x5, 8" at 0x3a7bf000e4=>[0]0x3a7bf000e4 (0x828293) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000003a7bf000e4 mem-ID=0 size=4 element-size=4 type=Instruction data=93828200
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3a7bf000e4 end_addr=0x3a7bf000e7
[info]current source entropy:3, resource type: 0
[info]current dest entropy:3, resource type: 0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x1 value 0x1
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x27, x0, 1" at 0x3a7bf000e8=>[0]0x3a7bf000e8 (0x100d93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000003a7bf000e8 mem-ID=0 size=4 element-size=4 type=Instruction data=930d1000
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3a7bf000e8 end_addr=0x3a7bf000eb
[info]current source entropy:2, resource type: 0
[info]current dest entropy:4, resource type: 0
[notice]GenQueryAgent::HandleQuery : GenState
[info]{GenQueryAgent::GenState} state: PC=0x3a7bf000ec
[notice]Generating: BNE##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateBranchPageRequest} exception type: InstructionPageFault exception name: InstructionPageFault exception constraint type: Invalid
[info] opname=rs2
[info] opname=rs1
[info] opname=Branch-simm12
[notice]Operand : Branch-simm12 mask 0x0 value 0x0
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x8 value 0x8
[notice]{FullsizeConditionalBranchOperandConstraint::SetConditionalBranchTaken} condition branch is set to not taken
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3a7bf000fc=>part 1 PA [0]0x3a7bf000fc size=4, part 2 PA [0]0x0 size=0
[notice]Committing instruction "BNE x27, x12, 8" at 0x3a7bf000ec=>[0]0x3a7bf000ec (0xcd9863) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000003a7bf000ec mem-ID=0 size=4 element-size=4 type=Instruction data=6398cd00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3a7bf000ec end_addr=0x3a7bf000ef
[info]current source entropy:3, resource type: 0
[SimApiHANDCAR::WriteRegister] PC 0x3a7bf000f0/0xffffffffffffffff
[notice]{GenStateAgent::SetState} setting PC to 0x3a7bf000f0
[notice]Generating: LD##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]constraint already forced, ignore reservation check
[info] opname=rd
[info] opname=LoadStore-rs1-simm12
[notice]Operand : LoadStore-rs1-simm12 mask 0x0 value 0x0
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x0 value 0x0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x0=>part 1 PA [0]0x0 size=8, part 2 PA [0]0x0 size=0
[notice]Committing instruction "LD x5, x5, 0" at 0x3a7bf000f0=>[0]0x3a7bf000f0 (0x2b283) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000003a7bf000f0 mem-ID=0 size=4 element-size=4 type=Instruction data=83b20200
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3a7bf000f0 end_addr=0x3a7bf000f3
[info]current source entropy:4, resource type: 0
[info]current dest entropy:2, resource type: 0
[notice]Generating: LD##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]constraint already forced, ignore reservation check
[info] opname=rd
[info] opname=LoadStore-rs1-simm12
[notice]Operand : LoadStore-rs1-simm12 mask 0x0 value 0x0
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x0 value 0x0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x0=>part 1 PA [0]0x0 size=8, part 2 PA [0]0x0 size=0
[notice]Committing instruction "LD x12, x5, 0" at 0x3a7bf000f4=>[0]0x3a7bf000f4 (0x2b603) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000003a7bf000f4 mem-ID=0 size=4 element-size=4 type=Instruction data=03b60200
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3a7bf000f4 end_addr=0x3a7bf000f7
[info]current source entropy:4, resource type: 0
[info]current dest entropy:2, resource type: 0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x8 value 0x8
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x5, x5, 8" at 0x3a7bf000f8=>[0]0x3a7bf000f8 (0x828293) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000003a7bf000f8 mem-ID=0 size=4 element-size=4 type=Instruction data=93828200
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3a7bf000f8 end_addr=0x3a7bf000fb
[info]current source entropy:4, resource type: 0
[info]current dest entropy:2, resource type: 0
[notice]GenQueryAgent::HandleQuery : RegisterIndex
[notice]Generating: CSRRW#register#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=csr
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "CSRRW mepc, x12, x0" at 0x3a7bf000fc=>[0]0x3a7bf000fc (0x34161073) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000003a7bf000fc mem-ID=0 size=4 element-size=4 type=Instruction data=73101634
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3a7bf000fc end_addr=0x3a7bf000ff
[info]current source entropy:3, resource type: 0
[info]current dest entropy:3, resource type: 0
[info]{RegisterReserver::ReserveRegister} Reserving register: mepc, access: Read, reserve type: Unpredictable
[notice]Front-end: BLAHM
[notice]Generating: MRET##RISCV
[info] opname=retoperand
[notice]{RetInstruction::GetPrePostAmbleRequests} No restriction, bypassing...
[notice]{RetOperandRISCV::Committing...}
[notice]Committing instruction "MRET" at 0x3a7bf00100=>[0]0x3a7bf00100 (0x30200073) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000003a7bf00100 mem-ID=0 size=4 element-size=4 type=Instruction data=73002030
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3a7bf00100 end_addr=0x3a7bf00103
[notice]GenQueryAgent::HandleQuery : GenState
[info]{GenQueryAgent::GenState} state: PC=0x3a7bf00104
[debug]Front-end: [GENHANDLER] [PrivilegeLevelRISCV.M] NEW CUSTOM SYNC HANDLER AT ADDR: 0x3a7bf000e0; err-code: 0x0
[debug]Front-end: [GENHANDLER] [PrivilegeLevelRISCV.M] err-code: 0x1

[debug]Front-end: [GENHANDLER] [PrivilegeLevelRISCV.M] REUSING CUSTOM SYNC HANDLER: err-code: 0x1
[debug]Front-end: [GENHANDLER] [PrivilegeLevelRISCV.M] err-code: 0x2

[notice]GenQueryAgent::HandleQuery : GenState
[info]{GenQueryAgent::GenState} state: PC=0x3a7bf00104
[notice]GenQueryAgent::HandleQuery : GenState
[info]{GenQueryAgent::GenState} state: PC=0x3a7bf00104
[notice]GenQueryAgent::HandleQuery : GenState
[info]{GenQueryAgent::GenState} state: PC=0x3a7bf00104
[debug]Front-end: [FastExceptionHandlersBaseRISCV] genHandler
[debug]Front-end: [FastSkipInstructionHandlerRISCV] process exception 2, privilege level: M
[notice]GenQueryAgent::HandleQuery : RegisterIndex
[notice]Generating: CSRRS#register#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=csr
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "CSRRS mepc, x0, x27" at 0x3a7bf00104=>[0]0x3a7bf00104 (0x34102df3) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000003a7bf00104 mem-ID=0 size=4 element-size=4 type=Instruction data=f32d1034
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3a7bf00104 end_addr=0x3a7bf00107
[info]current source entropy:3, resource type: 0
[info]current dest entropy:3, resource type: 0
[info]{RegisterReserver::ReserveRegister} Reserving register: x27, access: Read, reserve type: Unpredictable
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x4 value 0x4
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x27, x27, 4" at 0x3a7bf00108=>[0]0x3a7bf00108 (0x4d8d93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000003a7bf00108 mem-ID=0 size=4 element-size=4 type=Instruction data=938d4d00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3a7bf00108 end_addr=0x3a7bf0010b
[info]current source entropy:3, resource type: 0
[info]current dest entropy:3, resource type: 0
[notice]GenQueryAgent::HandleQuery : RegisterIndex
[notice]Generating: CSRRW#register#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=csr
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "CSRRW mepc, x27, x0" at 0x3a7bf0010c=>[0]0x3a7bf0010c (0x341d9073) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000003a7bf0010c mem-ID=0 size=4 element-size=4 type=Instruction data=73901d34
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3a7bf0010c end_addr=0x3a7bf0010f
[info]current source entropy:3, resource type: 0
[info]current dest entropy:3, resource type: 0
[notice]Front-end: BLAHM
[notice]Generating: MRET##RISCV
[info] opname=retoperand
[notice]{RetInstruction::GetPrePostAmbleRequests} No restriction, bypassing...
[notice]{RetOperandRISCV::Committing...}
[notice]Committing instruction "MRET" at 0x3a7bf00110=>[0]0x3a7bf00110 (0x30200073) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000003a7bf00110 mem-ID=0 size=4 element-size=4 type=Instruction data=73002030
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3a7bf00110 end_addr=0x3a7bf00113
[notice]GenQueryAgent::HandleQuery : GenState
[info]{GenQueryAgent::GenState} state: PC=0x3a7bf00114
[debug]Front-end: [GENHANDLER] [PrivilegeLevelRISCV.M] NEW CUSTOM SYNC HANDLER AT ADDR: 0x3a7bf00104; err-code: 0x2
[debug]Front-end: [GENHANDLER] [PrivilegeLevelRISCV.M] err-code: 0x3

[debug]Front-end: [GENHANDLER] [PrivilegeLevelRISCV.M] REUSING CUSTOM SYNC HANDLER: err-code: 0x3
[debug]Front-end: [GENHANDLER] [PrivilegeLevelRISCV.M] err-code: 0x4

[debug]Front-end: [GENHANDLER] [PrivilegeLevelRISCV.M] REUSING CUSTOM SYNC HANDLER: err-code: 0x4
[debug]Front-end: [GENHANDLER] [PrivilegeLevelRISCV.M] err-code: 0x5

[debug]Front-end: [GENHANDLER] [PrivilegeLevelRISCV.M] REUSING CUSTOM SYNC HANDLER: err-code: 0x5
[debug]Front-end: [GENHANDLER] [PrivilegeLevelRISCV.M] err-code: 0x6

[debug]Front-end: [GENHANDLER] [PrivilegeLevelRISCV.M] REUSING CUSTOM SYNC HANDLER: err-code: 0x6
[debug]Front-end: [GENHANDLER] [PrivilegeLevelRISCV.M] err-code: 0x7

[debug]Front-end: [GENHANDLER] [PrivilegeLevelRISCV.M] REUSING CUSTOM SYNC HANDLER: err-code: 0x7
[debug]Front-end: [GENHANDLER] [PrivilegeLevelRISCV.M] err-code: 0x8

[debug]Front-end: [GENHANDLER] [PrivilegeLevelRISCV.M] REUSING CUSTOM SYNC HANDLER: err-code: 0x8
[debug]Front-end: [GENHANDLER] [PrivilegeLevelRISCV.M] err-code: 0x9

[debug]Front-end: [GENHANDLER] [PrivilegeLevelRISCV.M] REUSING CUSTOM SYNC HANDLER: err-code: 0x9
[debug]Front-end: [GENHANDLER] [PrivilegeLevelRISCV.M] err-code: 0xa

[debug]Front-end: [GENHANDLER] [PrivilegeLevelRISCV.M] REUSING CUSTOM SYNC HANDLER: err-code: 0xa
[debug]Front-end: [GENHANDLER] [PrivilegeLevelRISCV.M] err-code: 0xb

[debug]Front-end: [GENHANDLER] [PrivilegeLevelRISCV.M] REUSING CUSTOM SYNC HANDLER: err-code: 0xb
[debug]Front-end: [GENHANDLER] [PrivilegeLevelRISCV.M] err-code: 0xc

[debug]Front-end: [GENHANDLER] [PrivilegeLevelRISCV.M] REUSING CUSTOM SYNC HANDLER: err-code: 0xc
[debug]Front-end: [GENHANDLER] [PrivilegeLevelRISCV.M] err-code: 0xd

[debug]Front-end: [GENHANDLER] [PrivilegeLevelRISCV.M] REUSING CUSTOM SYNC HANDLER: err-code: 0xd
[debug]Front-end: [GENHANDLER] [PrivilegeLevelRISCV.M] err-code: 0xe

[debug]Front-end: [GENHANDLER] [PrivilegeLevelRISCV.M] REUSING CUSTOM SYNC HANDLER: err-code: 0xe
[debug]Front-end: [GENHANDLER] [PrivilegeLevelRISCV.M] err-code: 0xf

[debug]Front-end: [GENHANDLER] [PrivilegeLevelRISCV.M] REUSING CUSTOM SYNC HANDLER: err-code: 0xf
[notice]GenQueryAgent::HandleQuery : GenState
[info]{GenQueryAgent::GenState} state: PC=0x3a7bf00114
[SimApiHANDCAR::WriteRegister] PC 0x3a7bf000a0/0xffffffffffffffff
[notice]{GenStateAgent::SetState} setting PC to 0x3a7bf000a0
[notice]GenQueryAgent::HandleQuery : GenState
[info]{GenQueryAgent::GenState} state: PC=0x3a7bf000a0
[notice]GenQueryAgent::HandleQuery : BranchOffset
[notice]Generating: JAL##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateBranchPageRequest} exception type: InstructionPageFault exception name: InstructionPageFault exception constraint type: Invalid
[info] opname=rd
[info] opname=Branch-simm20
[notice]Operand : Branch-simm20 mask 0x0 value 0x0
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x20 value 0x20
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3a7bf000e0=>part 1 PA [0]0x3a7bf000e0 size=4, part 2 PA [0]0x0 size=0
[info]{BranchOperand::Commit} escape taking PC to 0x3a7bf000e0
[notice]Committing instruction "JAL x0, 32" at 0x3a7bf000a0=>[0]0x3a7bf000a0 (0x400006f) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000003a7bf000a0 mem-ID=0 size=4 element-size=4 type=Instruction data=6f000004
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3a7bf000a0 end_addr=0x3a7bf000a3
[info]current dest entropy:3, resource type: 0
[notice]{MemoryManager::ReserveMemory} MemoryReservation: BNT2 [Default] Initial: 0x3a7bf000e0-0x3a7bf00103
[notice]GenQueryAgent::HandleQuery : GenState
[info]{GenQueryAgent::GenState} state: PC=0x3a7bf000a4
[notice]GenQueryAgent::HandleQuery : BranchOffset
[notice]Generating: JAL##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateBranchPageRequest} exception type: InstructionPageFault exception name: InstructionPageFault exception constraint type: Invalid
[info] opname=rd
[info] opname=Branch-simm20
[notice]Operand : Branch-simm20 mask 0x0 value 0x0
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x1e value 0x1e
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3a7bf000e0=>part 1 PA [0]0x3a7bf000e0 size=4, part 2 PA [0]0x0 size=0
[info]{BranchOperand::Commit} escape taking PC to 0x3a7bf000e0
[notice]Committing instruction "JAL x0, 30" at 0x3a7bf000a4=>[0]0x3a7bf000a4 (0x3c0006f) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000003a7bf000a4 mem-ID=0 size=4 element-size=4 type=Instruction data=6f00c003
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3a7bf000a4 end_addr=0x3a7bf000a7
[info]current dest entropy:3, resource type: 0
[notice]{MemoryManager::ReserveMemory} MemoryReservation: BNT3 [Default] Initial: 0x3a7bf000e0-0x3a7bf00103
[notice]GenQueryAgent::HandleQuery : GenState
[info]{GenQueryAgent::GenState} state: PC=0x3a7bf000a8
[notice]GenQueryAgent::HandleQuery : BranchOffset
[notice]Generating: JAL##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateBranchPageRequest} exception type: InstructionPageFault exception name: InstructionPageFault exception constraint type: Invalid
[info] opname=rd
[info] opname=Branch-simm20
[notice]Operand : Branch-simm20 mask 0x0 value 0x0
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x2e value 0x2e
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3a7bf00104=>part 1 PA [0]0x3a7bf00104 size=4, part 2 PA [0]0x0 size=0
[info]{BranchOperand::Commit} escape taking PC to 0x3a7bf00104
[notice]Committing instruction "JAL x0, 46" at 0x3a7bf000a8=>[0]0x3a7bf000a8 (0x5c0006f) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000003a7bf000a8 mem-ID=0 size=4 element-size=4 type=Instruction data=6f00c005
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3a7bf000a8 end_addr=0x3a7bf000ab
[info]current dest entropy:3, resource type: 0
[notice]{MemoryManager::ReserveMemory} MemoryReservation: BNT4 [Default] Initial: 0x3a7bf00104-0x3a7bf00127
[notice]GenQueryAgent::HandleQuery : GenState
[info]{GenQueryAgent::GenState} state: PC=0x3a7bf000ac
[notice]GenQueryAgent::HandleQuery : BranchOffset
[notice]Generating: JAL##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateBranchPageRequest} exception type: InstructionPageFault exception name: InstructionPageFault exception constraint type: Invalid
[info] opname=rd
[info] opname=Branch-simm20
[notice]Operand : Branch-simm20 mask 0x0 value 0x0
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x2c value 0x2c
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3a7bf00104=>part 1 PA [0]0x3a7bf00104 size=4, part 2 PA [0]0x0 size=0
[info]{BranchOperand::Commit} escape taking PC to 0x3a7bf00104
[notice]Committing instruction "JAL x0, 44" at 0x3a7bf000ac=>[0]0x3a7bf000ac (0x580006f) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000003a7bf000ac mem-ID=0 size=4 element-size=4 type=Instruction data=6f008005
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3a7bf000ac end_addr=0x3a7bf000af
[info]current dest entropy:3, resource type: 0
[notice]{MemoryManager::ReserveMemory} MemoryReservation: BNT5 [Default] Initial: 0x3a7bf00104-0x3a7bf00127
[notice]GenQueryAgent::HandleQuery : GenState
[info]{GenQueryAgent::GenState} state: PC=0x3a7bf000b0
[notice]GenQueryAgent::HandleQuery : BranchOffset
[notice]Generating: JAL##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateBranchPageRequest} exception type: InstructionPageFault exception name: InstructionPageFault exception constraint type: Invalid
[info] opname=rd
[info] opname=Branch-simm20
[notice]Operand : Branch-simm20 mask 0x0 value 0x0
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x2a value 0x2a
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3a7bf00104=>part 1 PA [0]0x3a7bf00104 size=4, part 2 PA [0]0x0 size=0
[info]{BranchOperand::Commit} escape taking PC to 0x3a7bf00104
[notice]Committing instruction "JAL x0, 42" at 0x3a7bf000b0=>[0]0x3a7bf000b0 (0x540006f) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000003a7bf000b0 mem-ID=0 size=4 element-size=4 type=Instruction data=6f004005
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3a7bf000b0 end_addr=0x3a7bf000b3
[info]current dest entropy:3, resource type: 0
[notice]{MemoryManager::ReserveMemory} MemoryReservation: BNT6 [Default] Initial: 0x3a7bf00104-0x3a7bf00127
[notice]GenQueryAgent::HandleQuery : GenState
[info]{GenQueryAgent::GenState} state: PC=0x3a7bf000b4
[notice]GenQueryAgent::HandleQuery : BranchOffset
[notice]Generating: JAL##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateBranchPageRequest} exception type: InstructionPageFault exception name: InstructionPageFault exception constraint type: Invalid
[info] opname=rd
[info] opname=Branch-simm20
[notice]Operand : Branch-simm20 mask 0x0 value 0x0
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x28 value 0x28
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3a7bf00104=>part 1 PA [0]0x3a7bf00104 size=4, part 2 PA [0]0x0 size=0
[info]{BranchOperand::Commit} escape taking PC to 0x3a7bf00104
[notice]Committing instruction "JAL x0, 40" at 0x3a7bf000b4=>[0]0x3a7bf000b4 (0x500006f) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000003a7bf000b4 mem-ID=0 size=4 element-size=4 type=Instruction data=6f000005
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3a7bf000b4 end_addr=0x3a7bf000b7
[info]current dest entropy:3, resource type: 0
[notice]{MemoryManager::ReserveMemory} MemoryReservation: BNT7 [Default] Initial: 0x3a7bf00104-0x3a7bf00127
[notice]GenQueryAgent::HandleQuery : GenState
[info]{GenQueryAgent::GenState} state: PC=0x3a7bf000b8
[notice]GenQueryAgent::HandleQuery : BranchOffset
[notice]Generating: JAL##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateBranchPageRequest} exception type: InstructionPageFault exception name: InstructionPageFault exception constraint type: Invalid
[info] opname=rd
[info] opname=Branch-simm20
[notice]Operand : Branch-simm20 mask 0x0 value 0x0
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x26 value 0x26
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3a7bf00104=>part 1 PA [0]0x3a7bf00104 size=4, part 2 PA [0]0x0 size=0
[info]{BranchOperand::Commit} escape taking PC to 0x3a7bf00104
[notice]Committing instruction "JAL x0, 38" at 0x3a7bf000b8=>[0]0x3a7bf000b8 (0x4c0006f) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000003a7bf000b8 mem-ID=0 size=4 element-size=4 type=Instruction data=6f00c004
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3a7bf000b8 end_addr=0x3a7bf000bb
[info]current dest entropy:3, resource type: 0
[notice]{MemoryManager::ReserveMemory} MemoryReservation: BNT8 [Default] Initial: 0x3a7bf00104-0x3a7bf00127
[notice]GenQueryAgent::HandleQuery : GenState
[info]{GenQueryAgent::GenState} state: PC=0x3a7bf000bc
[notice]GenQueryAgent::HandleQuery : BranchOffset
[notice]Generating: JAL##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateBranchPageRequest} exception type: InstructionPageFault exception name: InstructionPageFault exception constraint type: Invalid
[info] opname=rd
[info] opname=Branch-simm20
[notice]Operand : Branch-simm20 mask 0x0 value 0x0
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x24 value 0x24
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3a7bf00104=>part 1 PA [0]0x3a7bf00104 size=4, part 2 PA [0]0x0 size=0
[info]{BranchOperand::Commit} escape taking PC to 0x3a7bf00104
[notice]Committing instruction "JAL x0, 36" at 0x3a7bf000bc=>[0]0x3a7bf000bc (0x480006f) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000003a7bf000bc mem-ID=0 size=4 element-size=4 type=Instruction data=6f008004
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3a7bf000bc end_addr=0x3a7bf000bf
[info]current dest entropy:3, resource type: 0
[notice]{MemoryManager::ReserveMemory} MemoryReservation: BNT9 [Default] Initial: 0x3a7bf00104-0x3a7bf00127
[notice]GenQueryAgent::HandleQuery : GenState
[info]{GenQueryAgent::GenState} state: PC=0x3a7bf000c0
[notice]GenQueryAgent::HandleQuery : BranchOffset
[notice]Generating: JAL##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateBranchPageRequest} exception type: InstructionPageFault exception name: InstructionPageFault exception constraint type: Invalid
[info] opname=rd
[info] opname=Branch-simm20
[notice]Operand : Branch-simm20 mask 0x0 value 0x0
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x22 value 0x22
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3a7bf00104=>part 1 PA [0]0x3a7bf00104 size=4, part 2 PA [0]0x0 size=0
[info]{BranchOperand::Commit} escape taking PC to 0x3a7bf00104
[notice]Committing instruction "JAL x0, 34" at 0x3a7bf000c0=>[0]0x3a7bf000c0 (0x440006f) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000003a7bf000c0 mem-ID=0 size=4 element-size=4 type=Instruction data=6f004004
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3a7bf000c0 end_addr=0x3a7bf000c3
[info]current dest entropy:3, resource type: 0
[notice]{MemoryManager::ReserveMemory} MemoryReservation: BNT10 [Default] Initial: 0x3a7bf00104-0x3a7bf00127
[notice]GenQueryAgent::HandleQuery : GenState
[info]{GenQueryAgent::GenState} state: PC=0x3a7bf000c4
[notice]GenQueryAgent::HandleQuery : BranchOffset
[notice]Generating: JAL##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateBranchPageRequest} exception type: InstructionPageFault exception name: InstructionPageFault exception constraint type: Invalid
[info] opname=rd
[info] opname=Branch-simm20
[notice]Operand : Branch-simm20 mask 0x0 value 0x0
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x20 value 0x20
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3a7bf00104=>part 1 PA [0]0x3a7bf00104 size=4, part 2 PA [0]0x0 size=0
[info]{BranchOperand::Commit} escape taking PC to 0x3a7bf00104
[notice]Committing instruction "JAL x0, 32" at 0x3a7bf000c4=>[0]0x3a7bf000c4 (0x400006f) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000003a7bf000c4 mem-ID=0 size=4 element-size=4 type=Instruction data=6f000004
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3a7bf000c4 end_addr=0x3a7bf000c7
[info]current dest entropy:3, resource type: 0
[notice]{MemoryManager::ReserveMemory} MemoryReservation: BNT11 [Default] Initial: 0x3a7bf00104-0x3a7bf00127
[notice]GenQueryAgent::HandleQuery : GenState
[info]{GenQueryAgent::GenState} state: PC=0x3a7bf000c8
[notice]GenQueryAgent::HandleQuery : BranchOffset
[notice]Generating: JAL##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateBranchPageRequest} exception type: InstructionPageFault exception name: InstructionPageFault exception constraint type: Invalid
[info] opname=rd
[info] opname=Branch-simm20
[notice]Operand : Branch-simm20 mask 0x0 value 0x0
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x1e value 0x1e
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3a7bf00104=>part 1 PA [0]0x3a7bf00104 size=4, part 2 PA [0]0x0 size=0
[info]{BranchOperand::Commit} escape taking PC to 0x3a7bf00104
[notice]Committing instruction "JAL x0, 30" at 0x3a7bf000c8=>[0]0x3a7bf000c8 (0x3c0006f) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000003a7bf000c8 mem-ID=0 size=4 element-size=4 type=Instruction data=6f00c003
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3a7bf000c8 end_addr=0x3a7bf000cb
[info]current dest entropy:3, resource type: 0
[notice]{MemoryManager::ReserveMemory} MemoryReservation: BNT12 [Default] Initial: 0x3a7bf00104-0x3a7bf00127
[notice]GenQueryAgent::HandleQuery : GenState
[info]{GenQueryAgent::GenState} state: PC=0x3a7bf000cc
[notice]GenQueryAgent::HandleQuery : BranchOffset
[notice]Generating: JAL##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateBranchPageRequest} exception type: InstructionPageFault exception name: InstructionPageFault exception constraint type: Invalid
[info] opname=rd
[info] opname=Branch-simm20
[notice]Operand : Branch-simm20 mask 0x0 value 0x0
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x1c value 0x1c
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3a7bf00104=>part 1 PA [0]0x3a7bf00104 size=4, part 2 PA [0]0x0 size=0
[info]{BranchOperand::Commit} escape taking PC to 0x3a7bf00104
[notice]Committing instruction "JAL x0, 28" at 0x3a7bf000cc=>[0]0x3a7bf000cc (0x380006f) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000003a7bf000cc mem-ID=0 size=4 element-size=4 type=Instruction data=6f008003
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3a7bf000cc end_addr=0x3a7bf000cf
[info]current dest entropy:3, resource type: 0
[notice]{MemoryManager::ReserveMemory} MemoryReservation: BNT13 [Default] Initial: 0x3a7bf00104-0x3a7bf00127
[notice]GenQueryAgent::HandleQuery : GenState
[info]{GenQueryAgent::GenState} state: PC=0x3a7bf000d0
[notice]GenQueryAgent::HandleQuery : BranchOffset
[notice]Generating: JAL##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateBranchPageRequest} exception type: InstructionPageFault exception name: InstructionPageFault exception constraint type: Invalid
[info] opname=rd
[info] opname=Branch-simm20
[notice]Operand : Branch-simm20 mask 0x0 value 0x0
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x8 value 0x8
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3a7bf000e0=>part 1 PA [0]0x3a7bf000e0 size=4, part 2 PA [0]0x0 size=0
[info]{BranchOperand::Commit} escape taking PC to 0x3a7bf000e0
[notice]Committing instruction "JAL x0, 8" at 0x3a7bf000d0=>[0]0x3a7bf000d0 (0x100006f) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000003a7bf000d0 mem-ID=0 size=4 element-size=4 type=Instruction data=6f000001
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3a7bf000d0 end_addr=0x3a7bf000d3
[info]current dest entropy:3, resource type: 0
[notice]{MemoryManager::ReserveMemory} MemoryReservation: BNT14 [Default] Initial: 0x3a7bf000e0-0x3a7bf00103
[notice]GenQueryAgent::HandleQuery : GenState
[info]{GenQueryAgent::GenState} state: PC=0x3a7bf000d4
[notice]GenQueryAgent::HandleQuery : BranchOffset
[notice]Generating: JAL##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateBranchPageRequest} exception type: InstructionPageFault exception name: InstructionPageFault exception constraint type: Invalid
[info] opname=rd
[info] opname=Branch-simm20
[notice]Operand : Branch-simm20 mask 0x0 value 0x0
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x18 value 0x18
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3a7bf00104=>part 1 PA [0]0x3a7bf00104 size=4, part 2 PA [0]0x0 size=0
[info]{BranchOperand::Commit} escape taking PC to 0x3a7bf00104
[notice]Committing instruction "JAL x0, 24" at 0x3a7bf000d4=>[0]0x3a7bf000d4 (0x300006f) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000003a7bf000d4 mem-ID=0 size=4 element-size=4 type=Instruction data=6f000003
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3a7bf000d4 end_addr=0x3a7bf000d7
[info]current dest entropy:3, resource type: 0
[notice]{MemoryManager::ReserveMemory} MemoryReservation: BNT15 [Default] Initial: 0x3a7bf00104-0x3a7bf00127
[notice]GenQueryAgent::HandleQuery : GenState
[info]{GenQueryAgent::GenState} state: PC=0x3a7bf000d8
[notice]GenQueryAgent::HandleQuery : BranchOffset
[notice]Generating: JAL##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateBranchPageRequest} exception type: InstructionPageFault exception name: InstructionPageFault exception constraint type: Invalid
[info] opname=rd
[info] opname=Branch-simm20
[notice]Operand : Branch-simm20 mask 0x0 value 0x0
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x16 value 0x16
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3a7bf00104=>part 1 PA [0]0x3a7bf00104 size=4, part 2 PA [0]0x0 size=0
[info]{BranchOperand::Commit} escape taking PC to 0x3a7bf00104
[notice]Committing instruction "JAL x0, 22" at 0x3a7bf000d8=>[0]0x3a7bf000d8 (0x2c0006f) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000003a7bf000d8 mem-ID=0 size=4 element-size=4 type=Instruction data=6f00c002
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3a7bf000d8 end_addr=0x3a7bf000db
[info]current dest entropy:3, resource type: 0
[notice]{MemoryManager::ReserveMemory} MemoryReservation: BNT16 [Default] Initial: 0x3a7bf00104-0x3a7bf00127
[notice]GenQueryAgent::HandleQuery : GenState
[info]{GenQueryAgent::GenState} state: PC=0x3a7bf000dc
[notice]GenQueryAgent::HandleQuery : BranchOffset
[notice]Generating: JAL##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateBranchPageRequest} exception type: InstructionPageFault exception name: InstructionPageFault exception constraint type: Invalid
[info] opname=rd
[info] opname=Branch-simm20
[notice]Operand : Branch-simm20 mask 0x0 value 0x0
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x14 value 0x14
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3a7bf00104=>part 1 PA [0]0x3a7bf00104 size=4, part 2 PA [0]0x0 size=0
[info]{BranchOperand::Commit} escape taking PC to 0x3a7bf00104
[notice]Committing instruction "JAL x0, 20" at 0x3a7bf000dc=>[0]0x3a7bf000dc (0x280006f) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000003a7bf000dc mem-ID=0 size=4 element-size=4 type=Instruction data=6f008002
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3a7bf000dc end_addr=0x3a7bf000df
[info]current dest entropy:3, resource type: 0
[notice]{MemoryManager::ReserveMemory} MemoryReservation: BNT17 [Default] Initial: 0x3a7bf00104-0x3a7bf00127
[SimApiHANDCAR::WriteRegister] PC 0x3a7bf00114/0xffffffffffffffff
[notice]{GenStateAgent::SetState} setting PC to 0x3a7bf00114
[notice]GenQueryAgent::HandleQuery : GenState
[info]{GenQueryAgent::GenState} state: PC=0x3a7bf00114
[debug]Front-end: [DefaultFastSyncDispatcher] dispatch (M/MemoryBankRISCV.DEFAULT) end address: 0x3a7bf00114
[notice]GenQueryAgent::HandleQuery : GenState
[info]{GenQueryAgent::GenState} state: PC=0x3a7bf00114
[SimApiHANDCAR::WriteRegister] PC 0x0/0xffffffffffffffff
[notice]{GenStateAgent::SetState} setting PC to 0x0
[notice]Front-end: EXCEPTION HANDLER: sync vector base 0x3a7bf00000, offset 0x0, set PrivilegeLevelRISCV.M/SecurityStateRISCV.DEFAULT
[debug]Front-end: DEBUG [ThreadHandlerSet]: (<PrivilegeLevelRISCV.M: 3>, <SecurityStateRISCV.DEFAULT: 0>) VECTOR SYNC OFFSET 0x0, BR ADDR: 0x3a7bf00000, DISPATCH ADDR: 0x3a7bf00080
[notice]GenQueryAgent::HandleQuery : GenState
[info]{GenQueryAgent::GenState} state: PC=0x0
[SimApiHANDCAR::WriteRegister] PC 0x3a7bf00000/0xffffffffffffffff
[notice]{GenStateAgent::SetState} setting PC to 0x3a7bf00000
[notice]GenQueryAgent::HandleQuery : GenState
[info]{GenQueryAgent::GenState} state: PC=0x3a7bf00000
[notice]GenQueryAgent::HandleQuery : BranchOffset
[notice]Generating: JAL##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateBranchPageRequest} exception type: InstructionPageFault exception name: InstructionPageFault exception constraint type: Invalid
[info] opname=rd
[info] opname=Branch-simm20
[notice]Operand : Branch-simm20 mask 0x0 value 0x0
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x40 value 0x40
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3a7bf00080=>part 1 PA [0]0x3a7bf00080 size=4, part 2 PA [0]0x0 size=0
[info]{BranchOperand::Commit} escape taking PC to 0x3a7bf00080
[notice]Committing instruction "JAL x0, 64" at 0x3a7bf00000=>[0]0x3a7bf00000 (0x800006f) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000003a7bf00000 mem-ID=0 size=4 element-size=4 type=Instruction data=6f000008
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3a7bf00000 end_addr=0x3a7bf00003
[info]current dest entropy:3, resource type: 0
[notice]{MemoryManager::ReserveMemory} MemoryReservation: BNT18 [Default] Initial: 0x3a7bf00080-0x3a7bf000a3
[SimApiHANDCAR::WriteRegister] PC 0x0/0xffffffffffffffff
[notice]{GenStateAgent::SetState} setting PC to 0x0
[debug]Front-end: DEBUG [ThreadHandlerSet]: SET PRIVILEGE-LEVEL TO M

[notice]{GeneratorRISCV::SetPrivilegeLevel} setting privilege level to 0x3
[notice]VM states: PrivilegeLevel=M MODE=1 MPRV=0 TVM=0 Current Regime: VmPagingRegime Regime Type:M
[debug]Front-end: HANDLER MEM((<PrivilegeLevelRISCV.S: 1>, <SecurityStateRISCV.DEFAULT: 0>)): 0x3a7bf01080
[debug]Front-end: DEBUG [ExceptionLevelHandlers]: NEXT MemoryBankRISCV.DEFAULT CODE ADDR: 0x3a7bf01080
[notice]GenQueryAgent::HandleQuery : GenState
[info]{GenQueryAgent::GenState} state: PC=0x0
[SimApiHANDCAR::WriteRegister] PC 0x3a7bf01080/0xffffffffffffffff
[notice]{GenStateAgent::SetState} setting PC to 0x3a7bf01080
[notice]GenQueryAgent::HandleQuery : GenState
[info]{GenQueryAgent::GenState} state: PC=0x3a7bf01080
[debug]Front-end: [DefaultFastSyncDispatcher] dispatch (S/MemoryBankRISCV.DEFAULT) starting address: 0x3a7bf01080
[notice]GenQueryAgent::HandleQuery : RegisterIndex
[notice]Generating: CSRRS#register#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=csr
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "CSRRS scause, x0, x12" at 0x3a7bf01080=>[0]0x3a7bf01080 (0x14202673) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000003a7bf01080 mem-ID=0 size=4 element-size=4 type=Instruction data=73262014
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3a7bf01080 end_addr=0x3a7bf01083
[info]current source entropy:3, resource type: 0
[info]current dest entropy:3, resource type: 0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0x1 value 0x1
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x12, x12, 0x1" at 0x3a7bf01084=>[0]0x3a7bf01084 (0x161613) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000003a7bf01084 mem-ID=0 size=4 element-size=4 type=Instruction data=13161600
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3a7bf01084 end_addr=0x3a7bf01087
[info]current source entropy:3, resource type: 0
[info]current dest entropy:3, resource type: 0
[notice]Generating: SRLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0x1 value 0x1
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SRLI x12, x12, 0x1" at 0x3a7bf01088=>[0]0x3a7bf01088 (0x165613) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000003a7bf01088 mem-ID=0 size=4 element-size=4 type=Instruction data=13561600
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3a7bf01088 end_addr=0x3a7bf0108b
[info]current source entropy:3, resource type: 0
[info]current dest entropy:3, resource type: 0
[notice]Generating: AUIPC##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x0 value 0x0
[info] opname=rd
[notice]Committing instruction "AUIPC x27, 0" at 0x3a7bf0108c=>[0]0x3a7bf0108c (0xd97) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000003a7bf0108c mem-ID=0 size=4 element-size=4 type=Instruction data=970d0000
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3a7bf0108c end_addr=0x3a7bf0108f
[info]current dest entropy:3, resource type: 0
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x27, access: Read, reserve type: Unpredictable
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x14 value 0x14
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x27, x27, 20" at 0x3a7bf01090=>[0]0x3a7bf01090 (0x14d8d93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000003a7bf01090 mem-ID=0 size=4 element-size=4 type=Instruction data=938d4d01
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3a7bf01090 end_addr=0x3a7bf01093
[info]current source entropy:2, resource type: 0
[info]current dest entropy:4, resource type: 0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0x2 value 0x2
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x12, x12, 0x2" at 0x3a7bf01094=>[0]0x3a7bf01094 (0x261613) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000003a7bf01094 mem-ID=0 size=4 element-size=4 type=Instruction data=13162600
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3a7bf01094 end_addr=0x3a7bf01097
[info]current source entropy:2, resource type: 0
[info]current dest entropy:4, resource type: 0
[notice]Generating: ADD##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=rs2
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADD x27, x12, x27" at 0x3a7bf01098=>[0]0x3a7bf01098 (0x1b60db3) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000003a7bf01098 mem-ID=0 size=4 element-size=4 type=Instruction data=b30db601
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3a7bf01098 end_addr=0x3a7bf0109b
[info]current source entropy:3, resource type: 0
[info]current dest entropy:4, resource type: 0
[notice]Generating: JALR##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateBranchPageRequest} exception type: InstructionPageFault exception name: InstructionPageFault exception constraint type: Invalid
[info]constraint already forced, ignore reservation check
[info] opname=rd
[info] opname=Branch-rs1-simm12
[notice]Operand : Branch-rs1-simm12 mask 0x0 value 0x0
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x0 value 0x0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x0=>part 1 PA [0]0x0 size=4, part 2 PA [0]0x0 size=0
[notice]Committing instruction "JALR x0, x27, 0" at 0x3a7bf0109c=>[0]0x3a7bf0109c (0xd8067) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000003a7bf0109c mem-ID=0 size=4 element-size=4 type=Instruction data=67800d00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3a7bf0109c end_addr=0x3a7bf0109f
[info]current source entropy:3, resource type: 0
[info]current dest entropy:3, resource type: 0
[notice]{MemoryManager::ReserveMemory} MemoryReservation: BNT19 [Default] Initial: 0x3a7bf010a0-0x3a7bf010c3
[notice]GenQueryAgent::HandleQuery : GenState
[info]{GenQueryAgent::GenState} state: PC=0x3a7bf010a0
[SimApiHANDCAR::WriteRegister] PC 0x3a7bf010e0/0xffffffffffffffff
[notice]{GenStateAgent::SetState} setting PC to 0x3a7bf010e0
[debug]Front-end: [GENHANDLER] [PrivilegeLevelRISCV.S] err-code: 0x0

[notice]GenQueryAgent::HandleQuery : GenState
[info]{GenQueryAgent::GenState} state: PC=0x3a7bf010e0
[notice]GenQueryAgent::HandleQuery : GenState
[info]{GenQueryAgent::GenState} state: PC=0x3a7bf010e0
[notice]GenQueryAgent::HandleQuery : GenState
[info]{GenQueryAgent::GenState} state: PC=0x3a7bf010e0
[debug]Front-end: [FastExceptionHandlersBaseRISCV] genHandler
[debug]Front-end: [FastRecoveryAddressHandlerRISCV] process exception 0, privilege level: S
[notice]Generating: LD##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]constraint already forced, ignore reservation check
[info] opname=rd
[info] opname=LoadStore-rs1-simm12
[notice]Operand : LoadStore-rs1-simm12 mask 0x0 value 0x0
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x0 value 0x0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x0=>part 1 PA [0]0x0 size=8, part 2 PA [0]0x0 size=0
[notice]Committing instruction "LD x12, x5, 0" at 0x3a7bf010e0=>[0]0x3a7bf010e0 (0x2b603) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000003a7bf010e0 mem-ID=0 size=4 element-size=4 type=Instruction data=03b60200
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3a7bf010e0 end_addr=0x3a7bf010e3
[notice]retire dest stage: e, access: 0x5, size: 1, type: 0
[info]current source entropy:3, resource type: 0
[info]current dest entropy:2, resource type: 0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x8 value 0x8
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x5, x5, 8" at 0x3a7bf010e4=>[0]0x3a7bf010e4 (0x828293) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000003a7bf010e4 mem-ID=0 size=4 element-size=4 type=Instruction data=93828200
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3a7bf010e4 end_addr=0x3a7bf010e7
[info]current source entropy:3, resource type: 0
[info]current dest entropy:3, resource type: 0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x1 value 0x1
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x27, x0, 1" at 0x3a7bf010e8=>[0]0x3a7bf010e8 (0x100d93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000003a7bf010e8 mem-ID=0 size=4 element-size=4 type=Instruction data=930d1000
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3a7bf010e8 end_addr=0x3a7bf010eb
[info]current source entropy:2, resource type: 0
[info]current dest entropy:4, resource type: 0
[notice]GenQueryAgent::HandleQuery : GenState
[info]{GenQueryAgent::GenState} state: PC=0x3a7bf010ec
[notice]Generating: BNE##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateBranchPageRequest} exception type: InstructionPageFault exception name: InstructionPageFault exception constraint type: Invalid
[info] opname=rs2
[info] opname=rs1
[info] opname=Branch-simm12
[notice]Operand : Branch-simm12 mask 0x0 value 0x0
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x8 value 0x8
[notice]{FullsizeConditionalBranchOperandConstraint::SetConditionalBranchTaken} condition branch is set to not taken
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3a7bf010fc=>part 1 PA [0]0x3a7bf010fc size=4, part 2 PA [0]0x0 size=0
[notice]Committing instruction "BNE x27, x12, 8" at 0x3a7bf010ec=>[0]0x3a7bf010ec (0xcd9863) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000003a7bf010ec mem-ID=0 size=4 element-size=4 type=Instruction data=6398cd00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3a7bf010ec end_addr=0x3a7bf010ef
[info]current source entropy:3, resource type: 0
[SimApiHANDCAR::WriteRegister] PC 0x3a7bf010f0/0xffffffffffffffff
[notice]{GenStateAgent::SetState} setting PC to 0x3a7bf010f0
[notice]Generating: LD##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]constraint already forced, ignore reservation check
[info] opname=rd
[info] opname=LoadStore-rs1-simm12
[notice]Operand : LoadStore-rs1-simm12 mask 0x0 value 0x0
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x0 value 0x0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x0=>part 1 PA [0]0x0 size=8, part 2 PA [0]0x0 size=0
[notice]Committing instruction "LD x5, x5, 0" at 0x3a7bf010f0=>[0]0x3a7bf010f0 (0x2b283) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000003a7bf010f0 mem-ID=0 size=4 element-size=4 type=Instruction data=83b20200
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3a7bf010f0 end_addr=0x3a7bf010f3
[info]current source entropy:4, resource type: 0
[info]current dest entropy:2, resource type: 0
[notice]Generating: LD##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]constraint already forced, ignore reservation check
[info] opname=rd
[info] opname=LoadStore-rs1-simm12
[notice]Operand : LoadStore-rs1-simm12 mask 0x0 value 0x0
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x0 value 0x0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x0=>part 1 PA [0]0x0 size=8, part 2 PA [0]0x0 size=0
[notice]Committing instruction "LD x12, x5, 0" at 0x3a7bf010f4=>[0]0x3a7bf010f4 (0x2b603) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000003a7bf010f4 mem-ID=0 size=4 element-size=4 type=Instruction data=03b60200
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3a7bf010f4 end_addr=0x3a7bf010f7
[info]current source entropy:4, resource type: 0
[info]current dest entropy:2, resource type: 0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x8 value 0x8
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x5, x5, 8" at 0x3a7bf010f8=>[0]0x3a7bf010f8 (0x828293) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000003a7bf010f8 mem-ID=0 size=4 element-size=4 type=Instruction data=93828200
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3a7bf010f8 end_addr=0x3a7bf010fb
[info]current source entropy:4, resource type: 0
[info]current dest entropy:2, resource type: 0
[notice]GenQueryAgent::HandleQuery : RegisterIndex
[notice]Generating: CSRRW#register#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=csr
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "CSRRW sepc, x12, x0" at 0x3a7bf010fc=>[0]0x3a7bf010fc (0x14161073) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000003a7bf010fc mem-ID=0 size=4 element-size=4 type=Instruction data=73101614
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3a7bf010fc end_addr=0x3a7bf010ff
[info]current source entropy:3, resource type: 0
[info]current dest entropy:3, resource type: 0
[notice]Front-end: BLAHS
[notice]Generating: SRET##RISCV
[info] opname=retoperand
[notice]{RetInstruction::GetPrePostAmbleRequests} No restriction, bypassing...
[notice]{RetOperandRISCV::Committing...}
[notice]Committing instruction "SRET" at 0x3a7bf01100=>[0]0x3a7bf01100 (0x10200073) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000003a7bf01100 mem-ID=0 size=4 element-size=4 type=Instruction data=73002010
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3a7bf01100 end_addr=0x3a7bf01103
[notice]GenQueryAgent::HandleQuery : GenState
[info]{GenQueryAgent::GenState} state: PC=0x3a7bf01104
[debug]Front-end: [GENHANDLER] [PrivilegeLevelRISCV.S] NEW CUSTOM SYNC HANDLER AT ADDR: 0x3a7bf010e0; err-code: 0x0
[debug]Front-end: [GENHANDLER] [PrivilegeLevelRISCV.S] err-code: 0x1

[debug]Front-end: [GENHANDLER] [PrivilegeLevelRISCV.S] REUSING CUSTOM SYNC HANDLER: err-code: 0x1
[debug]Front-end: [GENHANDLER] [PrivilegeLevelRISCV.S] err-code: 0x2

[notice]GenQueryAgent::HandleQuery : GenState
[info]{GenQueryAgent::GenState} state: PC=0x3a7bf01104
[notice]GenQueryAgent::HandleQuery : GenState
[info]{GenQueryAgent::GenState} state: PC=0x3a7bf01104
[notice]GenQueryAgent::HandleQuery : GenState
[info]{GenQueryAgent::GenState} state: PC=0x3a7bf01104
[debug]Front-end: [FastExceptionHandlersBaseRISCV] genHandler
[debug]Front-end: [FastSkipInstructionHandlerRISCV] process exception 2, privilege level: S
[notice]GenQueryAgent::HandleQuery : RegisterIndex
[notice]Generating: CSRRS#register#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=csr
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "CSRRS sepc, x0, x27" at 0x3a7bf01104=>[0]0x3a7bf01104 (0x14102df3) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000003a7bf01104 mem-ID=0 size=4 element-size=4 type=Instruction data=f32d1014
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3a7bf01104 end_addr=0x3a7bf01107
[info]current source entropy:3, resource type: 0
[info]current dest entropy:3, resource type: 0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x4 value 0x4
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x27, x27, 4" at 0x3a7bf01108=>[0]0x3a7bf01108 (0x4d8d93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000003a7bf01108 mem-ID=0 size=4 element-size=4 type=Instruction data=938d4d00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3a7bf01108 end_addr=0x3a7bf0110b
[info]current source entropy:3, resource type: 0
[info]current dest entropy:3, resource type: 0
[notice]GenQueryAgent::HandleQuery : RegisterIndex
[notice]Generating: CSRRW#register#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=csr
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "CSRRW sepc, x27, x0" at 0x3a7bf0110c=>[0]0x3a7bf0110c (0x141d9073) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000003a7bf0110c mem-ID=0 size=4 element-size=4 type=Instruction data=73901d14
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3a7bf0110c end_addr=0x3a7bf0110f
[info]current source entropy:3, resource type: 0
[info]current dest entropy:3, resource type: 0
[notice]Front-end: BLAHS
[notice]Generating: SRET##RISCV
[info] opname=retoperand
[notice]{RetInstruction::GetPrePostAmbleRequests} No restriction, bypassing...
[notice]{RetOperandRISCV::Committing...}
[notice]Committing instruction "SRET" at 0x3a7bf01110=>[0]0x3a7bf01110 (0x10200073) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000003a7bf01110 mem-ID=0 size=4 element-size=4 type=Instruction data=73002010
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3a7bf01110 end_addr=0x3a7bf01113
[notice]GenQueryAgent::HandleQuery : GenState
[info]{GenQueryAgent::GenState} state: PC=0x3a7bf01114
[debug]Front-end: [GENHANDLER] [PrivilegeLevelRISCV.S] NEW CUSTOM SYNC HANDLER AT ADDR: 0x3a7bf01104; err-code: 0x2
[debug]Front-end: [GENHANDLER] [PrivilegeLevelRISCV.S] err-code: 0x3

[debug]Front-end: [GENHANDLER] [PrivilegeLevelRISCV.S] REUSING CUSTOM SYNC HANDLER: err-code: 0x3
[debug]Front-end: [GENHANDLER] [PrivilegeLevelRISCV.S] err-code: 0x4

[debug]Front-end: [GENHANDLER] [PrivilegeLevelRISCV.S] REUSING CUSTOM SYNC HANDLER: err-code: 0x4
[debug]Front-end: [GENHANDLER] [PrivilegeLevelRISCV.S] err-code: 0x5

[debug]Front-end: [GENHANDLER] [PrivilegeLevelRISCV.S] REUSING CUSTOM SYNC HANDLER: err-code: 0x5
[debug]Front-end: [GENHANDLER] [PrivilegeLevelRISCV.S] err-code: 0x6

[debug]Front-end: [GENHANDLER] [PrivilegeLevelRISCV.S] REUSING CUSTOM SYNC HANDLER: err-code: 0x6
[debug]Front-end: [GENHANDLER] [PrivilegeLevelRISCV.S] err-code: 0x7

[debug]Front-end: [GENHANDLER] [PrivilegeLevelRISCV.S] REUSING CUSTOM SYNC HANDLER: err-code: 0x7
[debug]Front-end: [GENHANDLER] [PrivilegeLevelRISCV.S] err-code: 0x8

[debug]Front-end: [GENHANDLER] [PrivilegeLevelRISCV.S] REUSING CUSTOM SYNC HANDLER: err-code: 0x8
[debug]Front-end: [GENHANDLER] [PrivilegeLevelRISCV.S] err-code: 0x9

[debug]Front-end: [GENHANDLER] [PrivilegeLevelRISCV.S] REUSING CUSTOM SYNC HANDLER: err-code: 0x9
[debug]Front-end: [GENHANDLER] [PrivilegeLevelRISCV.S] err-code: 0xa

[debug]Front-end: [GENHANDLER] [PrivilegeLevelRISCV.S] REUSING CUSTOM SYNC HANDLER: err-code: 0xa
[debug]Front-end: [GENHANDLER] [PrivilegeLevelRISCV.S] err-code: 0xb

[debug]Front-end: [GENHANDLER] [PrivilegeLevelRISCV.S] REUSING CUSTOM SYNC HANDLER: err-code: 0xb
[debug]Front-end: [GENHANDLER] [PrivilegeLevelRISCV.S] err-code: 0xc

[debug]Front-end: [GENHANDLER] [PrivilegeLevelRISCV.S] REUSING CUSTOM SYNC HANDLER: err-code: 0xc
[debug]Front-end: [GENHANDLER] [PrivilegeLevelRISCV.S] err-code: 0xd

[debug]Front-end: [GENHANDLER] [PrivilegeLevelRISCV.S] REUSING CUSTOM SYNC HANDLER: err-code: 0xd
[debug]Front-end: [GENHANDLER] [PrivilegeLevelRISCV.S] err-code: 0xe

[debug]Front-end: [GENHANDLER] [PrivilegeLevelRISCV.S] REUSING CUSTOM SYNC HANDLER: err-code: 0xe
[debug]Front-end: [GENHANDLER] [PrivilegeLevelRISCV.S] err-code: 0xf

[debug]Front-end: [GENHANDLER] [PrivilegeLevelRISCV.S] REUSING CUSTOM SYNC HANDLER: err-code: 0xf
[notice]GenQueryAgent::HandleQuery : GenState
[info]{GenQueryAgent::GenState} state: PC=0x3a7bf01114
[SimApiHANDCAR::WriteRegister] PC 0x3a7bf010a0/0xffffffffffffffff
[notice]{GenStateAgent::SetState} setting PC to 0x3a7bf010a0
[notice]GenQueryAgent::HandleQuery : GenState
[info]{GenQueryAgent::GenState} state: PC=0x3a7bf010a0
[notice]GenQueryAgent::HandleQuery : BranchOffset
[notice]Generating: JAL##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateBranchPageRequest} exception type: InstructionPageFault exception name: InstructionPageFault exception constraint type: Invalid
[info] opname=rd
[info] opname=Branch-simm20
[notice]Operand : Branch-simm20 mask 0x0 value 0x0
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x20 value 0x20
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3a7bf010e0=>part 1 PA [0]0x3a7bf010e0 size=4, part 2 PA [0]0x0 size=0
[info]{BranchOperand::Commit} escape taking PC to 0x3a7bf010e0
[notice]Committing instruction "JAL x0, 32" at 0x3a7bf010a0=>[0]0x3a7bf010a0 (0x400006f) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000003a7bf010a0 mem-ID=0 size=4 element-size=4 type=Instruction data=6f000004
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3a7bf010a0 end_addr=0x3a7bf010a3
[info]current dest entropy:3, resource type: 0
[notice]{MemoryManager::ReserveMemory} MemoryReservation: BNT21 [Default] Initial: 0x3a7bf010e0-0x3a7bf01103
[notice]GenQueryAgent::HandleQuery : GenState
[info]{GenQueryAgent::GenState} state: PC=0x3a7bf010a4
[notice]GenQueryAgent::HandleQuery : BranchOffset
[notice]Generating: JAL##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateBranchPageRequest} exception type: InstructionPageFault exception name: InstructionPageFault exception constraint type: Invalid
[info] opname=rd
[info] opname=Branch-simm20
[notice]Operand : Branch-simm20 mask 0x0 value 0x0
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x1e value 0x1e
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3a7bf010e0=>part 1 PA [0]0x3a7bf010e0 size=4, part 2 PA [0]0x0 size=0
[info]{BranchOperand::Commit} escape taking PC to 0x3a7bf010e0
[notice]Committing instruction "JAL x0, 30" at 0x3a7bf010a4=>[0]0x3a7bf010a4 (0x3c0006f) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000003a7bf010a4 mem-ID=0 size=4 element-size=4 type=Instruction data=6f00c003
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3a7bf010a4 end_addr=0x3a7bf010a7
[info]current dest entropy:3, resource type: 0
[notice]{MemoryManager::ReserveMemory} MemoryReservation: BNT22 [Default] Initial: 0x3a7bf010e0-0x3a7bf01103
[notice]GenQueryAgent::HandleQuery : GenState
[info]{GenQueryAgent::GenState} state: PC=0x3a7bf010a8
[notice]GenQueryAgent::HandleQuery : BranchOffset
[notice]Generating: JAL##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateBranchPageRequest} exception type: InstructionPageFault exception name: InstructionPageFault exception constraint type: Invalid
[info] opname=rd
[info] opname=Branch-simm20
[notice]Operand : Branch-simm20 mask 0x0 value 0x0
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x2e value 0x2e
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3a7bf01104=>part 1 PA [0]0x3a7bf01104 size=4, part 2 PA [0]0x0 size=0
[info]{BranchOperand::Commit} escape taking PC to 0x3a7bf01104
[notice]Committing instruction "JAL x0, 46" at 0x3a7bf010a8=>[0]0x3a7bf010a8 (0x5c0006f) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000003a7bf010a8 mem-ID=0 size=4 element-size=4 type=Instruction data=6f00c005
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3a7bf010a8 end_addr=0x3a7bf010ab
[info]current dest entropy:3, resource type: 0
[notice]{MemoryManager::ReserveMemory} MemoryReservation: BNT23 [Default] Initial: 0x3a7bf01104-0x3a7bf01127
[notice]GenQueryAgent::HandleQuery : GenState
[info]{GenQueryAgent::GenState} state: PC=0x3a7bf010ac
[notice]GenQueryAgent::HandleQuery : BranchOffset
[notice]Generating: JAL##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateBranchPageRequest} exception type: InstructionPageFault exception name: InstructionPageFault exception constraint type: Invalid
[info] opname=rd
[info] opname=Branch-simm20
[notice]Operand : Branch-simm20 mask 0x0 value 0x0
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x2c value 0x2c
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3a7bf01104=>part 1 PA [0]0x3a7bf01104 size=4, part 2 PA [0]0x0 size=0
[info]{BranchOperand::Commit} escape taking PC to 0x3a7bf01104
[notice]Committing instruction "JAL x0, 44" at 0x3a7bf010ac=>[0]0x3a7bf010ac (0x580006f) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000003a7bf010ac mem-ID=0 size=4 element-size=4 type=Instruction data=6f008005
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3a7bf010ac end_addr=0x3a7bf010af
[info]current dest entropy:3, resource type: 0
[notice]{MemoryManager::ReserveMemory} MemoryReservation: BNT24 [Default] Initial: 0x3a7bf01104-0x3a7bf01127
[notice]GenQueryAgent::HandleQuery : GenState
[info]{GenQueryAgent::GenState} state: PC=0x3a7bf010b0
[notice]GenQueryAgent::HandleQuery : BranchOffset
[notice]Generating: JAL##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateBranchPageRequest} exception type: InstructionPageFault exception name: InstructionPageFault exception constraint type: Invalid
[info] opname=rd
[info] opname=Branch-simm20
[notice]Operand : Branch-simm20 mask 0x0 value 0x0
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x2a value 0x2a
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3a7bf01104=>part 1 PA [0]0x3a7bf01104 size=4, part 2 PA [0]0x0 size=0
[info]{BranchOperand::Commit} escape taking PC to 0x3a7bf01104
[notice]Committing instruction "JAL x0, 42" at 0x3a7bf010b0=>[0]0x3a7bf010b0 (0x540006f) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000003a7bf010b0 mem-ID=0 size=4 element-size=4 type=Instruction data=6f004005
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3a7bf010b0 end_addr=0x3a7bf010b3
[info]current dest entropy:3, resource type: 0
[notice]{MemoryManager::ReserveMemory} MemoryReservation: BNT25 [Default] Initial: 0x3a7bf01104-0x3a7bf01127
[notice]GenQueryAgent::HandleQuery : GenState
[info]{GenQueryAgent::GenState} state: PC=0x3a7bf010b4
[notice]GenQueryAgent::HandleQuery : BranchOffset
[notice]Generating: JAL##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateBranchPageRequest} exception type: InstructionPageFault exception name: InstructionPageFault exception constraint type: Invalid
[info] opname=rd
[info] opname=Branch-simm20
[notice]Operand : Branch-simm20 mask 0x0 value 0x0
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x28 value 0x28
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3a7bf01104=>part 1 PA [0]0x3a7bf01104 size=4, part 2 PA [0]0x0 size=0
[info]{BranchOperand::Commit} escape taking PC to 0x3a7bf01104
[notice]Committing instruction "JAL x0, 40" at 0x3a7bf010b4=>[0]0x3a7bf010b4 (0x500006f) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000003a7bf010b4 mem-ID=0 size=4 element-size=4 type=Instruction data=6f000005
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3a7bf010b4 end_addr=0x3a7bf010b7
[info]current dest entropy:3, resource type: 0
[notice]{MemoryManager::ReserveMemory} MemoryReservation: BNT26 [Default] Initial: 0x3a7bf01104-0x3a7bf01127
[notice]GenQueryAgent::HandleQuery : GenState
[info]{GenQueryAgent::GenState} state: PC=0x3a7bf010b8
[notice]GenQueryAgent::HandleQuery : BranchOffset
[notice]Generating: JAL##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateBranchPageRequest} exception type: InstructionPageFault exception name: InstructionPageFault exception constraint type: Invalid
[info] opname=rd
[info] opname=Branch-simm20
[notice]Operand : Branch-simm20 mask 0x0 value 0x0
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x26 value 0x26
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3a7bf01104=>part 1 PA [0]0x3a7bf01104 size=4, part 2 PA [0]0x0 size=0
[info]{BranchOperand::Commit} escape taking PC to 0x3a7bf01104
[notice]Committing instruction "JAL x0, 38" at 0x3a7bf010b8=>[0]0x3a7bf010b8 (0x4c0006f) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000003a7bf010b8 mem-ID=0 size=4 element-size=4 type=Instruction data=6f00c004
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3a7bf010b8 end_addr=0x3a7bf010bb
[info]current dest entropy:3, resource type: 0
[notice]{MemoryManager::ReserveMemory} MemoryReservation: BNT27 [Default] Initial: 0x3a7bf01104-0x3a7bf01127
[notice]GenQueryAgent::HandleQuery : GenState
[info]{GenQueryAgent::GenState} state: PC=0x3a7bf010bc
[notice]GenQueryAgent::HandleQuery : BranchOffset
[notice]Generating: JAL##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateBranchPageRequest} exception type: InstructionPageFault exception name: InstructionPageFault exception constraint type: Invalid
[info] opname=rd
[info] opname=Branch-simm20
[notice]Operand : Branch-simm20 mask 0x0 value 0x0
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x24 value 0x24
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3a7bf01104=>part 1 PA [0]0x3a7bf01104 size=4, part 2 PA [0]0x0 size=0
[info]{BranchOperand::Commit} escape taking PC to 0x3a7bf01104
[notice]Committing instruction "JAL x0, 36" at 0x3a7bf010bc=>[0]0x3a7bf010bc (0x480006f) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000003a7bf010bc mem-ID=0 size=4 element-size=4 type=Instruction data=6f008004
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3a7bf010bc end_addr=0x3a7bf010bf
[info]current dest entropy:3, resource type: 0
[notice]{MemoryManager::ReserveMemory} MemoryReservation: BNT28 [Default] Initial: 0x3a7bf01104-0x3a7bf01127
[notice]GenQueryAgent::HandleQuery : GenState
[info]{GenQueryAgent::GenState} state: PC=0x3a7bf010c0
[notice]GenQueryAgent::HandleQuery : BranchOffset
[notice]Generating: JAL##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateBranchPageRequest} exception type: InstructionPageFault exception name: InstructionPageFault exception constraint type: Invalid
[info] opname=rd
[info] opname=Branch-simm20
[notice]Operand : Branch-simm20 mask 0x0 value 0x0
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x22 value 0x22
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3a7bf01104=>part 1 PA [0]0x3a7bf01104 size=4, part 2 PA [0]0x0 size=0
[info]{BranchOperand::Commit} escape taking PC to 0x3a7bf01104
[notice]Committing instruction "JAL x0, 34" at 0x3a7bf010c0=>[0]0x3a7bf010c0 (0x440006f) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000003a7bf010c0 mem-ID=0 size=4 element-size=4 type=Instruction data=6f004004
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3a7bf010c0 end_addr=0x3a7bf010c3
[info]current dest entropy:3, resource type: 0
[notice]{MemoryManager::ReserveMemory} MemoryReservation: BNT29 [Default] Initial: 0x3a7bf01104-0x3a7bf01127
[notice]GenQueryAgent::HandleQuery : GenState
[info]{GenQueryAgent::GenState} state: PC=0x3a7bf010c4
[notice]GenQueryAgent::HandleQuery : BranchOffset
[notice]Generating: JAL##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateBranchPageRequest} exception type: InstructionPageFault exception name: InstructionPageFault exception constraint type: Invalid
[info] opname=rd
[info] opname=Branch-simm20
[notice]Operand : Branch-simm20 mask 0x0 value 0x0
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x20 value 0x20
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3a7bf01104=>part 1 PA [0]0x3a7bf01104 size=4, part 2 PA [0]0x0 size=0
[info]{BranchOperand::Commit} escape taking PC to 0x3a7bf01104
[notice]Committing instruction "JAL x0, 32" at 0x3a7bf010c4=>[0]0x3a7bf010c4 (0x400006f) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000003a7bf010c4 mem-ID=0 size=4 element-size=4 type=Instruction data=6f000004
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3a7bf010c4 end_addr=0x3a7bf010c7
[info]current dest entropy:3, resource type: 0
[notice]{MemoryManager::ReserveMemory} MemoryReservation: BNT30 [Default] Initial: 0x3a7bf01104-0x3a7bf01127
[notice]GenQueryAgent::HandleQuery : GenState
[info]{GenQueryAgent::GenState} state: PC=0x3a7bf010c8
[notice]GenQueryAgent::HandleQuery : BranchOffset
[notice]Generating: JAL##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateBranchPageRequest} exception type: InstructionPageFault exception name: InstructionPageFault exception constraint type: Invalid
[info] opname=rd
[info] opname=Branch-simm20
[notice]Operand : Branch-simm20 mask 0x0 value 0x0
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x1e value 0x1e
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3a7bf01104=>part 1 PA [0]0x3a7bf01104 size=4, part 2 PA [0]0x0 size=0
[info]{BranchOperand::Commit} escape taking PC to 0x3a7bf01104
[notice]Committing instruction "JAL x0, 30" at 0x3a7bf010c8=>[0]0x3a7bf010c8 (0x3c0006f) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000003a7bf010c8 mem-ID=0 size=4 element-size=4 type=Instruction data=6f00c003
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3a7bf010c8 end_addr=0x3a7bf010cb
[info]current dest entropy:3, resource type: 0
[notice]{MemoryManager::ReserveMemory} MemoryReservation: BNT31 [Default] Initial: 0x3a7bf01104-0x3a7bf01127
[notice]GenQueryAgent::HandleQuery : GenState
[info]{GenQueryAgent::GenState} state: PC=0x3a7bf010cc
[notice]GenQueryAgent::HandleQuery : BranchOffset
[notice]Generating: JAL##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateBranchPageRequest} exception type: InstructionPageFault exception name: InstructionPageFault exception constraint type: Invalid
[info] opname=rd
[info] opname=Branch-simm20
[notice]Operand : Branch-simm20 mask 0x0 value 0x0
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x1c value 0x1c
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3a7bf01104=>part 1 PA [0]0x3a7bf01104 size=4, part 2 PA [0]0x0 size=0
[info]{BranchOperand::Commit} escape taking PC to 0x3a7bf01104
[notice]Committing instruction "JAL x0, 28" at 0x3a7bf010cc=>[0]0x3a7bf010cc (0x380006f) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000003a7bf010cc mem-ID=0 size=4 element-size=4 type=Instruction data=6f008003
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3a7bf010cc end_addr=0x3a7bf010cf
[info]current dest entropy:3, resource type: 0
[notice]{MemoryManager::ReserveMemory} MemoryReservation: BNT32 [Default] Initial: 0x3a7bf01104-0x3a7bf01127
[notice]GenQueryAgent::HandleQuery : GenState
[info]{GenQueryAgent::GenState} state: PC=0x3a7bf010d0
[notice]GenQueryAgent::HandleQuery : BranchOffset
[notice]Generating: JAL##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateBranchPageRequest} exception type: InstructionPageFault exception name: InstructionPageFault exception constraint type: Invalid
[info] opname=rd
[info] opname=Branch-simm20
[notice]Operand : Branch-simm20 mask 0x0 value 0x0
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x8 value 0x8
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3a7bf010e0=>part 1 PA [0]0x3a7bf010e0 size=4, part 2 PA [0]0x0 size=0
[info]{BranchOperand::Commit} escape taking PC to 0x3a7bf010e0
[notice]Committing instruction "JAL x0, 8" at 0x3a7bf010d0=>[0]0x3a7bf010d0 (0x100006f) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000003a7bf010d0 mem-ID=0 size=4 element-size=4 type=Instruction data=6f000001
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3a7bf010d0 end_addr=0x3a7bf010d3
[info]current dest entropy:3, resource type: 0
[notice]{MemoryManager::ReserveMemory} MemoryReservation: BNT33 [Default] Initial: 0x3a7bf010e0-0x3a7bf01103
[notice]GenQueryAgent::HandleQuery : GenState
[info]{GenQueryAgent::GenState} state: PC=0x3a7bf010d4
[notice]GenQueryAgent::HandleQuery : BranchOffset
[notice]Generating: JAL##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateBranchPageRequest} exception type: InstructionPageFault exception name: InstructionPageFault exception constraint type: Invalid
[info] opname=rd
[info] opname=Branch-simm20
[notice]Operand : Branch-simm20 mask 0x0 value 0x0
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x18 value 0x18
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3a7bf01104=>part 1 PA [0]0x3a7bf01104 size=4, part 2 PA [0]0x0 size=0
[info]{BranchOperand::Commit} escape taking PC to 0x3a7bf01104
[notice]Committing instruction "JAL x0, 24" at 0x3a7bf010d4=>[0]0x3a7bf010d4 (0x300006f) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000003a7bf010d4 mem-ID=0 size=4 element-size=4 type=Instruction data=6f000003
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3a7bf010d4 end_addr=0x3a7bf010d7
[info]current dest entropy:3, resource type: 0
[notice]{MemoryManager::ReserveMemory} MemoryReservation: BNT34 [Default] Initial: 0x3a7bf01104-0x3a7bf01127
[notice]GenQueryAgent::HandleQuery : GenState
[info]{GenQueryAgent::GenState} state: PC=0x3a7bf010d8
[notice]GenQueryAgent::HandleQuery : BranchOffset
[notice]Generating: JAL##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateBranchPageRequest} exception type: InstructionPageFault exception name: InstructionPageFault exception constraint type: Invalid
[info] opname=rd
[info] opname=Branch-simm20
[notice]Operand : Branch-simm20 mask 0x0 value 0x0
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x16 value 0x16
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3a7bf01104=>part 1 PA [0]0x3a7bf01104 size=4, part 2 PA [0]0x0 size=0
[info]{BranchOperand::Commit} escape taking PC to 0x3a7bf01104
[notice]Committing instruction "JAL x0, 22" at 0x3a7bf010d8=>[0]0x3a7bf010d8 (0x2c0006f) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000003a7bf010d8 mem-ID=0 size=4 element-size=4 type=Instruction data=6f00c002
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3a7bf010d8 end_addr=0x3a7bf010db
[info]current dest entropy:3, resource type: 0
[notice]{MemoryManager::ReserveMemory} MemoryReservation: BNT35 [Default] Initial: 0x3a7bf01104-0x3a7bf01127
[notice]GenQueryAgent::HandleQuery : GenState
[info]{GenQueryAgent::GenState} state: PC=0x3a7bf010dc
[notice]GenQueryAgent::HandleQuery : BranchOffset
[notice]Generating: JAL##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateBranchPageRequest} exception type: InstructionPageFault exception name: InstructionPageFault exception constraint type: Invalid
[info] opname=rd
[info] opname=Branch-simm20
[notice]Operand : Branch-simm20 mask 0x0 value 0x0
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x14 value 0x14
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3a7bf01104=>part 1 PA [0]0x3a7bf01104 size=4, part 2 PA [0]0x0 size=0
[info]{BranchOperand::Commit} escape taking PC to 0x3a7bf01104
[notice]Committing instruction "JAL x0, 20" at 0x3a7bf010dc=>[0]0x3a7bf010dc (0x280006f) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000003a7bf010dc mem-ID=0 size=4 element-size=4 type=Instruction data=6f008002
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3a7bf010dc end_addr=0x3a7bf010df
[info]current dest entropy:3, resource type: 0
[notice]{MemoryManager::ReserveMemory} MemoryReservation: BNT36 [Default] Initial: 0x3a7bf01104-0x3a7bf01127
[SimApiHANDCAR::WriteRegister] PC 0x3a7bf01114/0xffffffffffffffff
[notice]{GenStateAgent::SetState} setting PC to 0x3a7bf01114
[notice]GenQueryAgent::HandleQuery : GenState
[info]{GenQueryAgent::GenState} state: PC=0x3a7bf01114
[debug]Front-end: [DefaultFastSyncDispatcher] dispatch (S/MemoryBankRISCV.DEFAULT) end address: 0x3a7bf01114
[notice]GenQueryAgent::HandleQuery : GenState
[info]{GenQueryAgent::GenState} state: PC=0x3a7bf01114
[SimApiHANDCAR::WriteRegister] PC 0x0/0xffffffffffffffff
[notice]{GenStateAgent::SetState} setting PC to 0x0
[notice]Front-end: EXCEPTION HANDLER: sync vector base 0x3a7bf01000, offset 0x0, set PrivilegeLevelRISCV.S/SecurityStateRISCV.DEFAULT
[debug]Front-end: DEBUG [ThreadHandlerSet]: (<PrivilegeLevelRISCV.S: 1>, <SecurityStateRISCV.DEFAULT: 0>) VECTOR SYNC OFFSET 0x0, BR ADDR: 0x3a7bf01000, DISPATCH ADDR: 0x3a7bf01080
[notice]GenQueryAgent::HandleQuery : GenState
[info]{GenQueryAgent::GenState} state: PC=0x0
[SimApiHANDCAR::WriteRegister] PC 0x3a7bf01000/0xffffffffffffffff
[notice]{GenStateAgent::SetState} setting PC to 0x3a7bf01000
[notice]GenQueryAgent::HandleQuery : GenState
[info]{GenQueryAgent::GenState} state: PC=0x3a7bf01000
[notice]GenQueryAgent::HandleQuery : BranchOffset
[notice]Generating: JAL##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateBranchPageRequest} exception type: InstructionPageFault exception name: InstructionPageFault exception constraint type: Invalid
[info] opname=rd
[info] opname=Branch-simm20
[notice]Operand : Branch-simm20 mask 0x0 value 0x0
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x40 value 0x40
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3a7bf01080=>part 1 PA [0]0x3a7bf01080 size=4, part 2 PA [0]0x0 size=0
[info]{BranchOperand::Commit} escape taking PC to 0x3a7bf01080
[notice]Committing instruction "JAL x0, 64" at 0x3a7bf01000=>[0]0x3a7bf01000 (0x800006f) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000003a7bf01000 mem-ID=0 size=4 element-size=4 type=Instruction data=6f000008
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3a7bf01000 end_addr=0x3a7bf01003
[info]current dest entropy:3, resource type: 0
[notice]{MemoryManager::ReserveMemory} MemoryReservation: BNT37 [Default] Initial: 0x3a7bf01080-0x3a7bf010a3
[SimApiHANDCAR::WriteRegister] PC 0x0/0xffffffffffffffff
[notice]{GenStateAgent::SetState} setting PC to 0x0
[info]{RegisterReserver::ReserveRegister} Reserving register: x27, access: ReadWrite, reserve type: User
[info]{RegisterReserver::ReserveRegister} Reserving register: x12, access: ReadWrite, reserve type: User
[notice]{GeneratorRISCV::SetPrivilegeLevel} setting privilege level to 0x3
[notice]VM states: PrivilegeLevel=M MODE=1 MPRV=0 TVM=0 Current Regime: VmPagingRegime Regime Type:M
[notice]{GenExceptionRequest::GenExceptionRequestInstance} creating new handler info update request...
[info]{GenInstructionAgent::HandleNotification} new register initialization: mtvec
[info]{GenInstructionAgent::HandleNotification} new register initialization: stvec
[notice]{GenExceptionRequest::GenExceptionRequestInstance} creating new handler info update request...
[notice]{GenExceptionAgent::UpdateHandlerInfo} given VBARS...
[notice]Key: DefaultMachineModeVector  Value:0x3a7bf00000
[notice]Key: DefaultSupervisorModeVector  Value:0x3a7bf01000
[notice]{GenExceptionRequest::GenExceptionRequestInstance} creating new handler info update request...
[notice]{GenExceptionAgentRISCV::UpdateHandlerInfo} is_fast_mode=1 mFastMode=1
[notice]Generator mode changed to: IssSim from: NoSkip,DelayInit,Linear
[info]{GenInstructionAgent::HandleNotification} new register initialization: PC
[notice]{Generator::SetStateValue} setting InitialPC to 0x80011000
[SimApiHANDCAR::WriteRegister] PC 0x80011000/0xffffffffffffffff
[notice]{GenStateAgent::SetState} setting PC to 0x80011000
[notice]Generating: VLUXEI8.V##RISCV
[info]{GenInstructionAgent::HandleNotification} new register initialization: vtype
[info]{GenInstructionAgent::HandleNotification} new register initialization: vl
[info]{GenInstructionAgent::HandleNotification} new register initialization: vstart
[info]{GenInstructionAgent::HandleNotification} new register initialization: vxrm
[info]{GenInstructionAgent::HandleNotification} new register initialization: vxsat
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[debug]choice tree name: Data alignment choice name: Aligned set weight: 50
[debug]choice tree name: Data alignment choice name: Unaligned set weight: 14
[info] opname=vd
[info]Operand vd No Dependency constraint
[info] opname=vm
[info] opname=LoadStore-rs1-vs2
[notice]Operand : LoadStore-rs1-vs2 mask 0x0 value 0x0
[info]Operand rs1 No Dependency constraint
[info]Operand vs2 No Dependency constraint
[notice]{VectorIndexedLoadStoreOperand::GenerateWithPreamble} generated target address 0x4a3da8b386 alignment 2 data size 2 base value 0x4a3da8b31a
[info]{AddressingOperand::Generate} generated with preamble
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} preventing all data page faults.
[notice]{DataBlock::Setup} generate data block start address...0x2ab2702d40 with size:64 and align:64
[notice]{DataBlock::Setup} allocate memory for value:0x6c size:0x1 Big endian:0x0 to memory:0x2ab2702d40 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000002ab2702d40 mem-ID=0 size=1 element-size=1 type=Data data=6c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2ab2702d40 end_addr=0x2ab2702d40
[notice]{DataBlock::Setup} allocate memory for value:0xbc size:0x1 Big endian:0x0 to memory:0x2ab2702d41 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000002ab2702d41 mem-ID=0 size=1 element-size=1 type=Data data=bc
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2ab2702d41 end_addr=0x2ab2702d41
[notice]{DataBlock::Setup} allocate memory for value:0x3c size:0x1 Big endian:0x0 to memory:0x2ab2702d42 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000002ab2702d42 mem-ID=0 size=1 element-size=1 type=Data data=3c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2ab2702d42 end_addr=0x2ab2702d42
[notice]{DataBlock::Setup} allocate memory for value:0x26 size:0x1 Big endian:0x0 to memory:0x2ab2702d43 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000002ab2702d43 mem-ID=0 size=1 element-size=1 type=Data data=26
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2ab2702d43 end_addr=0x2ab2702d43
[notice]{DataBlock::Setup} allocate memory for value:0xe0 size:0x1 Big endian:0x0 to memory:0x2ab2702d44 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000002ab2702d44 mem-ID=0 size=1 element-size=1 type=Data data=e0
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2ab2702d44 end_addr=0x2ab2702d44
[notice]{DataBlock::Setup} allocate memory for value:0x88 size:0x1 Big endian:0x0 to memory:0x2ab2702d45 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000002ab2702d45 mem-ID=0 size=1 element-size=1 type=Data data=88
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2ab2702d45 end_addr=0x2ab2702d45
[notice]{DataBlock::Setup} allocate memory for value:0x48 size:0x1 Big endian:0x0 to memory:0x2ab2702d46 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000002ab2702d46 mem-ID=0 size=1 element-size=1 type=Data data=48
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2ab2702d46 end_addr=0x2ab2702d46
[notice]{DataBlock::Setup} allocate memory for value:0x50 size:0x1 Big endian:0x0 to memory:0x2ab2702d47 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000002ab2702d47 mem-ID=0 size=1 element-size=1 type=Data data=50
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2ab2702d47 end_addr=0x2ab2702d47
[notice]{DataBlock::Setup} allocate memory for value:0xc2 size:0x1 Big endian:0x0 to memory:0x2ab2702d48 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000002ab2702d48 mem-ID=0 size=1 element-size=1 type=Data data=c2
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2ab2702d48 end_addr=0x2ab2702d48
[notice]{DataBlock::Setup} allocate memory for value:0xaa size:0x1 Big endian:0x0 to memory:0x2ab2702d49 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000002ab2702d49 mem-ID=0 size=1 element-size=1 type=Data data=aa
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2ab2702d49 end_addr=0x2ab2702d49
[notice]{DataBlock::Setup} allocate memory for value:0x30 size:0x1 Big endian:0x0 to memory:0x2ab2702d4a bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000002ab2702d4a mem-ID=0 size=1 element-size=1 type=Data data=30
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2ab2702d4a end_addr=0x2ab2702d4a
[notice]{DataBlock::Setup} allocate memory for value:0x88 size:0x1 Big endian:0x0 to memory:0x2ab2702d4b bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000002ab2702d4b mem-ID=0 size=1 element-size=1 type=Data data=88
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2ab2702d4b end_addr=0x2ab2702d4b
[notice]{DataBlock::Setup} allocate memory for value:0xd8 size:0x1 Big endian:0x0 to memory:0x2ab2702d4c bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000002ab2702d4c mem-ID=0 size=1 element-size=1 type=Data data=d8
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2ab2702d4c end_addr=0x2ab2702d4c
[notice]{DataBlock::Setup} allocate memory for value:0x8a size:0x1 Big endian:0x0 to memory:0x2ab2702d4d bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000002ab2702d4d mem-ID=0 size=1 element-size=1 type=Data data=8a
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2ab2702d4d end_addr=0x2ab2702d4d
[notice]{DataBlock::Setup} allocate memory for value:0xd6 size:0x1 Big endian:0x0 to memory:0x2ab2702d4e bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000002ab2702d4e mem-ID=0 size=1 element-size=1 type=Data data=d6
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2ab2702d4e end_addr=0x2ab2702d4e
[notice]{DataBlock::Setup} allocate memory for value:0xec size:0x1 Big endian:0x0 to memory:0x2ab2702d4f bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000002ab2702d4f mem-ID=0 size=1 element-size=1 type=Data data=ec
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2ab2702d4f end_addr=0x2ab2702d4f
[notice]{DataBlock::Setup} allocate memory for value:0xe9 size:0x1 Big endian:0x0 to memory:0x2ab2702d50 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000002ab2702d50 mem-ID=0 size=1 element-size=1 type=Data data=e9
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2ab2702d50 end_addr=0x2ab2702d50
[notice]{DataBlock::Setup} allocate memory for value:0x57 size:0x1 Big endian:0x0 to memory:0x2ab2702d51 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000002ab2702d51 mem-ID=0 size=1 element-size=1 type=Data data=57
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2ab2702d51 end_addr=0x2ab2702d51
[notice]{DataBlock::Setup} allocate memory for value:0x63 size:0x1 Big endian:0x0 to memory:0x2ab2702d52 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000002ab2702d52 mem-ID=0 size=1 element-size=1 type=Data data=63
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2ab2702d52 end_addr=0x2ab2702d52
[notice]{DataBlock::Setup} allocate memory for value:0x23 size:0x1 Big endian:0x0 to memory:0x2ab2702d53 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000002ab2702d53 mem-ID=0 size=1 element-size=1 type=Data data=23
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2ab2702d53 end_addr=0x2ab2702d53
[notice]{DataBlock::Setup} allocate memory for value:0xc6 size:0x1 Big endian:0x0 to memory:0x2ab2702d54 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000002ab2702d54 mem-ID=0 size=1 element-size=1 type=Data data=c6
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2ab2702d54 end_addr=0x2ab2702d54
[notice]{DataBlock::Setup} allocate memory for value:0xca size:0x1 Big endian:0x0 to memory:0x2ab2702d55 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000002ab2702d55 mem-ID=0 size=1 element-size=1 type=Data data=ca
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2ab2702d55 end_addr=0x2ab2702d55
[notice]{DataBlock::Setup} allocate memory for value:0x65 size:0x1 Big endian:0x0 to memory:0x2ab2702d56 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000002ab2702d56 mem-ID=0 size=1 element-size=1 type=Data data=65
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2ab2702d56 end_addr=0x2ab2702d56
[notice]{DataBlock::Setup} allocate memory for value:0x4e size:0x1 Big endian:0x0 to memory:0x2ab2702d57 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000002ab2702d57 mem-ID=0 size=1 element-size=1 type=Data data=4e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2ab2702d57 end_addr=0x2ab2702d57
[notice]{DataBlock::Setup} allocate memory for value:0xe1 size:0x1 Big endian:0x0 to memory:0x2ab2702d58 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000002ab2702d58 mem-ID=0 size=1 element-size=1 type=Data data=e1
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2ab2702d58 end_addr=0x2ab2702d58
[notice]{DataBlock::Setup} allocate memory for value:0x4b size:0x1 Big endian:0x0 to memory:0x2ab2702d59 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000002ab2702d59 mem-ID=0 size=1 element-size=1 type=Data data=4b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2ab2702d59 end_addr=0x2ab2702d59
[notice]{DataBlock::Setup} allocate memory for value:0x57 size:0x1 Big endian:0x0 to memory:0x2ab2702d5a bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000002ab2702d5a mem-ID=0 size=1 element-size=1 type=Data data=57
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2ab2702d5a end_addr=0x2ab2702d5a
[notice]{DataBlock::Setup} allocate memory for value:0x10 size:0x1 Big endian:0x0 to memory:0x2ab2702d5b bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000002ab2702d5b mem-ID=0 size=1 element-size=1 type=Data data=10
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2ab2702d5b end_addr=0x2ab2702d5b
[notice]{DataBlock::Setup} allocate memory for value:0x58 size:0x1 Big endian:0x0 to memory:0x2ab2702d5c bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000002ab2702d5c mem-ID=0 size=1 element-size=1 type=Data data=58
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2ab2702d5c end_addr=0x2ab2702d5c
[notice]{DataBlock::Setup} allocate memory for value:0x73 size:0x1 Big endian:0x0 to memory:0x2ab2702d5d bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000002ab2702d5d mem-ID=0 size=1 element-size=1 type=Data data=73
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2ab2702d5d end_addr=0x2ab2702d5d
[notice]{DataBlock::Setup} allocate memory for value:0xbd size:0x1 Big endian:0x0 to memory:0x2ab2702d5e bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000002ab2702d5e mem-ID=0 size=1 element-size=1 type=Data data=bd
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2ab2702d5e end_addr=0x2ab2702d5e
[notice]{DataBlock::Setup} allocate memory for value:0xc3 size:0x1 Big endian:0x0 to memory:0x2ab2702d5f bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000002ab2702d5f mem-ID=0 size=1 element-size=1 type=Data data=c3
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2ab2702d5f end_addr=0x2ab2702d5f
[notice]{DataBlock::Setup} allocate memory for value:0xaf size:0x1 Big endian:0x0 to memory:0x2ab2702d60 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000002ab2702d60 mem-ID=0 size=1 element-size=1 type=Data data=af
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2ab2702d60 end_addr=0x2ab2702d60
[notice]{DataBlock::Setup} allocate memory for value:0x2 size:0x1 Big endian:0x0 to memory:0x2ab2702d61 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000002ab2702d61 mem-ID=0 size=1 element-size=1 type=Data data=02
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2ab2702d61 end_addr=0x2ab2702d61
[notice]{DataBlock::Setup} allocate memory for value:0x62 size:0x1 Big endian:0x0 to memory:0x2ab2702d62 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000002ab2702d62 mem-ID=0 size=1 element-size=1 type=Data data=62
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2ab2702d62 end_addr=0x2ab2702d62
[notice]{DataBlock::Setup} allocate memory for value:0xd4 size:0x1 Big endian:0x0 to memory:0x2ab2702d63 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000002ab2702d63 mem-ID=0 size=1 element-size=1 type=Data data=d4
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2ab2702d63 end_addr=0x2ab2702d63
[notice]{DataBlock::Setup} allocate memory for value:0xb9 size:0x1 Big endian:0x0 to memory:0x2ab2702d64 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000002ab2702d64 mem-ID=0 size=1 element-size=1 type=Data data=b9
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2ab2702d64 end_addr=0x2ab2702d64
[notice]{DataBlock::Setup} allocate memory for value:0x7c size:0x1 Big endian:0x0 to memory:0x2ab2702d65 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000002ab2702d65 mem-ID=0 size=1 element-size=1 type=Data data=7c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2ab2702d65 end_addr=0x2ab2702d65
[notice]{DataBlock::Setup} allocate memory for value:0xa1 size:0x1 Big endian:0x0 to memory:0x2ab2702d66 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000002ab2702d66 mem-ID=0 size=1 element-size=1 type=Data data=a1
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2ab2702d66 end_addr=0x2ab2702d66
[notice]{DataBlock::Setup} allocate memory for value:0x59 size:0x1 Big endian:0x0 to memory:0x2ab2702d67 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000002ab2702d67 mem-ID=0 size=1 element-size=1 type=Data data=59
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2ab2702d67 end_addr=0x2ab2702d67
[notice]{DataBlock::Setup} allocate memory for value:0x1a size:0x1 Big endian:0x0 to memory:0x2ab2702d68 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000002ab2702d68 mem-ID=0 size=1 element-size=1 type=Data data=1a
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2ab2702d68 end_addr=0x2ab2702d68
[notice]{DataBlock::Setup} allocate memory for value:0x2a size:0x1 Big endian:0x0 to memory:0x2ab2702d69 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000002ab2702d69 mem-ID=0 size=1 element-size=1 type=Data data=2a
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2ab2702d69 end_addr=0x2ab2702d69
[notice]{DataBlock::Setup} allocate memory for value:0xc7 size:0x1 Big endian:0x0 to memory:0x2ab2702d6a bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000002ab2702d6a mem-ID=0 size=1 element-size=1 type=Data data=c7
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2ab2702d6a end_addr=0x2ab2702d6a
[notice]{DataBlock::Setup} allocate memory for value:0x8a size:0x1 Big endian:0x0 to memory:0x2ab2702d6b bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000002ab2702d6b mem-ID=0 size=1 element-size=1 type=Data data=8a
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2ab2702d6b end_addr=0x2ab2702d6b
[notice]{DataBlock::Setup} allocate memory for value:0xab size:0x1 Big endian:0x0 to memory:0x2ab2702d6c bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000002ab2702d6c mem-ID=0 size=1 element-size=1 type=Data data=ab
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2ab2702d6c end_addr=0x2ab2702d6c
[notice]{DataBlock::Setup} allocate memory for value:0x22 size:0x1 Big endian:0x0 to memory:0x2ab2702d6d bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000002ab2702d6d mem-ID=0 size=1 element-size=1 type=Data data=22
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2ab2702d6d end_addr=0x2ab2702d6d
[notice]{DataBlock::Setup} allocate memory for value:0x54 size:0x1 Big endian:0x0 to memory:0x2ab2702d6e bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000002ab2702d6e mem-ID=0 size=1 element-size=1 type=Data data=54
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2ab2702d6e end_addr=0x2ab2702d6e
[notice]{DataBlock::Setup} allocate memory for value:0x2f size:0x1 Big endian:0x0 to memory:0x2ab2702d6f bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000002ab2702d6f mem-ID=0 size=1 element-size=1 type=Data data=2f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2ab2702d6f end_addr=0x2ab2702d6f
[notice]{DataBlock::Setup} allocate memory for value:0xca size:0x1 Big endian:0x0 to memory:0x2ab2702d70 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000002ab2702d70 mem-ID=0 size=1 element-size=1 type=Data data=ca
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2ab2702d70 end_addr=0x2ab2702d70
[notice]{DataBlock::Setup} allocate memory for value:0x47 size:0x1 Big endian:0x0 to memory:0x2ab2702d71 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000002ab2702d71 mem-ID=0 size=1 element-size=1 type=Data data=47
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2ab2702d71 end_addr=0x2ab2702d71
[notice]{DataBlock::Setup} allocate memory for value:0x37 size:0x1 Big endian:0x0 to memory:0x2ab2702d72 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000002ab2702d72 mem-ID=0 size=1 element-size=1 type=Data data=37
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2ab2702d72 end_addr=0x2ab2702d72
[notice]{DataBlock::Setup} allocate memory for value:0x69 size:0x1 Big endian:0x0 to memory:0x2ab2702d73 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000002ab2702d73 mem-ID=0 size=1 element-size=1 type=Data data=69
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2ab2702d73 end_addr=0x2ab2702d73
[notice]{DataBlock::Setup} allocate memory for value:0x73 size:0x1 Big endian:0x0 to memory:0x2ab2702d74 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000002ab2702d74 mem-ID=0 size=1 element-size=1 type=Data data=73
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2ab2702d74 end_addr=0x2ab2702d74
[notice]{DataBlock::Setup} allocate memory for value:0x7 size:0x1 Big endian:0x0 to memory:0x2ab2702d75 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000002ab2702d75 mem-ID=0 size=1 element-size=1 type=Data data=07
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2ab2702d75 end_addr=0x2ab2702d75
[notice]{DataBlock::Setup} allocate memory for value:0xbd size:0x1 Big endian:0x0 to memory:0x2ab2702d76 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000002ab2702d76 mem-ID=0 size=1 element-size=1 type=Data data=bd
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2ab2702d76 end_addr=0x2ab2702d76
[notice]{DataBlock::Setup} allocate memory for value:0x2 size:0x1 Big endian:0x0 to memory:0x2ab2702d77 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000002ab2702d77 mem-ID=0 size=1 element-size=1 type=Data data=02
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2ab2702d77 end_addr=0x2ab2702d77
[notice]{DataBlock::Setup} allocate memory for value:0xce size:0x1 Big endian:0x0 to memory:0x2ab2702d78 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000002ab2702d78 mem-ID=0 size=1 element-size=1 type=Data data=ce
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2ab2702d78 end_addr=0x2ab2702d78
[notice]{DataBlock::Setup} allocate memory for value:0x98 size:0x1 Big endian:0x0 to memory:0x2ab2702d79 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000002ab2702d79 mem-ID=0 size=1 element-size=1 type=Data data=98
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2ab2702d79 end_addr=0x2ab2702d79
[notice]{DataBlock::Setup} allocate memory for value:0x3 size:0x1 Big endian:0x0 to memory:0x2ab2702d7a bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000002ab2702d7a mem-ID=0 size=1 element-size=1 type=Data data=03
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2ab2702d7a end_addr=0x2ab2702d7a
[notice]{DataBlock::Setup} allocate memory for value:0xf1 size:0x1 Big endian:0x0 to memory:0x2ab2702d7b bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000002ab2702d7b mem-ID=0 size=1 element-size=1 type=Data data=f1
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2ab2702d7b end_addr=0x2ab2702d7b
[notice]{DataBlock::Setup} allocate memory for value:0x93 size:0x1 Big endian:0x0 to memory:0x2ab2702d7c bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000002ab2702d7c mem-ID=0 size=1 element-size=1 type=Data data=93
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2ab2702d7c end_addr=0x2ab2702d7c
[notice]{DataBlock::Setup} allocate memory for value:0x6b size:0x1 Big endian:0x0 to memory:0x2ab2702d7d bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000002ab2702d7d mem-ID=0 size=1 element-size=1 type=Data data=6b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2ab2702d7d end_addr=0x2ab2702d7d
[notice]{DataBlock::Setup} allocate memory for value:0x67 size:0x1 Big endian:0x0 to memory:0x2ab2702d7e bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000002ab2702d7e mem-ID=0 size=1 element-size=1 type=Data data=67
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2ab2702d7e end_addr=0x2ab2702d7e
[notice]{DataBlock::Setup} allocate memory for value:0xd8 size:0x1 Big endian:0x0 to memory:0x2ab2702d7f bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000002ab2702d7f mem-ID=0 size=1 element-size=1 type=Data data=d8
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2ab2702d7f end_addr=0x2ab2702d7f
[notice]{DataBlock::Clear} data units are cleared!
[info]{RegisterReserver::ReserveRegister} Reserving register: v6, access: Write, reserve type: User
[info]{Generator::AddLoadRegisterAmbleRequests} register v6 should be reserved now: 1
[info]{RegisterReserver::ReserveRegister} Reserving register: x3, access: Write, reserve type: User
[info]{Generator::AddLoadRegisterAmbleRequests} register x3 should be reserved now: 1
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x2ab2 value 0x2ab2
[info] opname=rd
[info]{GenInstructionAgent::HandleNotification} new register initialization: x24
[notice]Committing instruction "LUI x24, 10930" at 0x80011000=>[0]0x80011000 (0x2ab2c37) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011000 mem-ID=0 size=4 element-size=4 type=Instruction data=372cab02
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011000 end_addr=0x80011003
[info]current dest entropy:3, resource type: 0
[debug][SetupRootPageTableRISCV::SetupRootPageTable] table-size: 4096 (0x1000) reg: satp
[notice]{PageTableAllocator::AllocatePageTableBlock} Allocated page table at 0x7b196e7000-0x7b196e7fff align 0x1000 from memory bank Default
[debug][SetupRootPageTableRISCV::SetupRootPageTable] initial root-address: 0x7b196e7000
[info]{GenInstructionAgent::HandleNotification} new register initialization: satp
[debug][SetupRootPageTableRISCV::SetupRootPageTable] satp.PPN: 0x7b196e7 yields table addr: 0x7b196e7000
[notice]{SetupRootPageTableRISCV::SetupRootPageTable} root_addr=0x7b196e7000
[info]{ GenInstructionAgent::SendInitsToISS} writing register fcsr initial value 0x60911cd346dc1e00
[SimApiHANDCAR::WriteRegister] fcsr 0x60911cd346dc1e00/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register vstart initial value 0x0
[SimApiHANDCAR::WriteRegister] vstart 0x0/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register vxsat initial value 0x8289a3544e1052ca
[SimApiHANDCAR::WriteRegister] vxsat 0x8289a3544e1052ca/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register vxrm initial value 0x3f57601a899903a5
[SimApiHANDCAR::WriteRegister] vxrm 0x3f57601a899903a5/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register stvec initial value 0x3a7bf01000
[SimApiHANDCAR::WriteRegister] stvec 0x3a7bf01000/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register scause initial value 0x18
[SimApiHANDCAR::WriteRegister] scause 0x18/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register satp initial value 0x8952e00007b196e7
[SimApiHANDCAR::WriteRegister] satp 0x8952e00007b196e7/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register mstatus initial value 0xbd9cceac201e5cd
[SimApiHANDCAR::WriteRegister] mstatus 0xbd9cceac201e5cd/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register misa initial value 0x800000000034112d
[SimApiHANDCAR::WriteRegister] misa 0x800000000034112d/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register medeleg initial value 0x0
[SimApiHANDCAR::WriteRegister] medeleg 0x0/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register mtvec initial value 0x3a7bf00000
[SimApiHANDCAR::WriteRegister] mtvec 0x3a7bf00000/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register mcause initial value 0x18
[SimApiHANDCAR::WriteRegister] mcause 0x18/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register x5 initial value 0x232f1c23b8
[SimApiHANDCAR::WriteRegister] x5 0x232f1c23b8/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register x24 initial value 0x3713d1c2bda83d40
[SimApiHANDCAR::WriteRegister] x24 0x3713d1c2bda83d40/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register PC initial value 0x80011000
[SimApiHANDCAR::WriteRegister] PC 0x80011000/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register privilege initial value 0x3
[SimApiHANDCAR::WriteRegister] privilege 0x3/0x3
[info]{ GenInstructionAgent::SendInitsToISS} writing register vl initial value 0x10
[SimApiHANDCAR::WriteRegister] vl 0x10/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register vtype initial value 0xf
[SimApiHANDCAR::WriteRegister] vtype 0xf/0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x24 value 0x2ab2000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011004
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x703 value 0x703
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x24, x24, 1795" at 0x80011004=>[0]0x80011004 (0x703c0c1b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011004 mem-ID=0 size=4 element-size=4 type=Instruction data=1b0c3c70
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011004 end_addr=0x80011007
[info]current source entropy:3, resource type: 0
[info]current dest entropy:4, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x24 value 0x2ab2703, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011008
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x24, x24, 0xc" at 0x80011008=>[0]0x80011008 (0xcc1c13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011008 mem-ID=0 size=4 element-size=4 type=Instruction data=131ccc00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011008 end_addr=0x8001100b
[info]current source entropy:3, resource type: 0
[info]current dest entropy:4, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x24 value 0x2ab2703000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x8001100c
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xd40 value 0xd40
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x24, x24, -704" at 0x8001100c=>[0]0x8001100c (0xd40c0c13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008001100c mem-ID=0 size=4 element-size=4 type=Instruction data=130c0cd4
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8001100c end_addr=0x8001100f
[info]current source entropy:3, resource type: 0
[info]current dest entropy:4, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x24 value 0x2ab2702d40, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011010
[notice]Generating: VL1RE8.V##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[debug]choice tree name: Data alignment choice name: Aligned set weight: 50
[debug]choice tree name: Data alignment choice name: Unaligned set weight: 14
[info]constraint already forced, ignore reservation check
[info] opname=vd
[info] opname=LoadStore-rs1
[notice]Operand : LoadStore-rs1 mask 0x0 value 0x0
[info]{GenInstructionAgent::HandleNotification} new register initialization: v6
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x0=>part 1 PA [0]0x0 size=1, part 2 PA [0]0x0 size=0
[notice]Committing instruction "VL1RE8.V v6, x24" at 0x80011010=>[0]0x80011010 (0x28c0307) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011010 mem-ID=0 size=4 element-size=4 type=Instruction data=07038c02
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011010 end_addr=0x80011013
[info]current source entropy:3, resource type: 0
[info]{ GenInstructionAgent::SendInitsToISS} writing register v6_0 initial value 0x678a7882a8ef5e24
[SimApiHANDCAR::WriteRegister] v6_0 0x678a7882a8ef5e24/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v6_1 initial value 0xaa56656866872d43
[SimApiHANDCAR::WriteRegister] v6_1 0xaa56656866872d43/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v6_2 initial value 0x1e3e1099c6233c4e
[SimApiHANDCAR::WriteRegister] v6_2 0x1e3e1099c6233c4e/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v6_3 initial value 0x3d647f502d235e61
[SimApiHANDCAR::WriteRegister] v6_3 0x3d647f502d235e61/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v6_4 initial value 0xb4a0c63a4e14268c
[SimApiHANDCAR::WriteRegister] v6_4 0xb4a0c63a4e14268c/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v6_5 initial value 0xb2fc4272e06add5f
[SimApiHANDCAR::WriteRegister] v6_5 0xb2fc4272e06add5f/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v6_6 initial value 0xe050bd4d18489d27
[SimApiHANDCAR::WriteRegister] v6_6 0xe050bd4d18489d27/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v6_7 initial value 0xeb49128e811a660a
[SimApiHANDCAR::WriteRegister] v6_7 0xeb49128e811a660a/0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011014
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v6_0 value 0x504888e0263cbc6c, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v6_1 value 0xecd68ad88830aac2, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v6_2 value 0x4e65cac6236357e9, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v6_3 value 0xc3bd735810574be1, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v6_4 value 0x59a17cb9d46202af, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v6_5 value 0x2f5422ab8ac72a1a, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v6_6 value 0x2bd0773693747ca, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v6_7 value 0xd8676b93f10398ce, mask 0xffffffffffffffff
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x4a3e value 0x4a3e
[info] opname=rd
[info]{GenInstructionAgent::HandleNotification} new register initialization: x3
[notice]Committing instruction "LUI x3, 19006" at 0x80011014=>[0]0x80011014 (0x4a3e1b7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011014 mem-ID=0 size=4 element-size=4 type=Instruction data=b7e1a304
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011014 end_addr=0x80011017
[info]current dest entropy:3, resource type: 0
[info]{ GenInstructionAgent::SendInitsToISS} writing register x3 initial value 0xa5e07161c6e5d057
[SimApiHANDCAR::WriteRegister] x3 0xa5e07161c6e5d057/0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x3 value 0x4a3e000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011018
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xa8b value 0xa8b
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x3, x3, -1397" at 0x80011018=>[0]0x80011018 (0xa8b1819b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011018 mem-ID=0 size=4 element-size=4 type=Instruction data=9b81b1a8
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011018 end_addr=0x8001101b
[info]current source entropy:4, resource type: 0
[info]current dest entropy:4, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x3 value 0x4a3da8b, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x8001101c
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x3, x3, 0xc" at 0x8001101c=>[0]0x8001101c (0xc19193) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008001101c mem-ID=0 size=4 element-size=4 type=Instruction data=9391c100
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8001101c end_addr=0x8001101f
[info]current source entropy:4, resource type: 0
[info]current dest entropy:4, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x3 value 0x4a3da8b000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011020
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x31a value 0x31a
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x3, x3, 794" at 0x80011020=>[0]0x80011020 (0x31a18193) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011020 mem-ID=0 size=4 element-size=4 type=Instruction data=9381a131
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011020 end_addr=0x80011023
[notice]retire dest stage: 14, access: 0x5, size: 1, type: 0
[info]current source entropy:4, resource type: 0
[info]current dest entropy:3, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x3 value 0x4a3da8b31a, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011024
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : CommitInstruction
[info]{GenInstructionAgent::HandleNotification} new register initialization: v4
[info]{GenInstructionAgent::HandleNotification} new register initialization: v0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4a3da8b386=>part 1 PA [0]0x4a3da8b386 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4a3da8b386=>part 1 PA [0]0x4a3da8b386 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4a3da8b386=>part 1 PA [0]0x4a3da8b386 size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0xb9b4
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4a3da8b386=>part 1 PA [0]0x4a3da8b386 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000004a3da8b386 mem-ID=0 size=2 element-size=2 type=Data data=b4b9
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x4a3da8b386 end_addr=0x4a3da8b387
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4a3da8b3d6=>part 1 PA [0]0x4a3da8b3d6 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4a3da8b3d6=>part 1 PA [0]0x4a3da8b3d6 size=2, part 2 PA [32686]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4a3da8b3d6=>part 1 PA [0]0x4a3da8b3d6 size=2, part 2 PA [32686]0x0 size=0
[info]{PageRequestRegulator::RegulateBranchPageRequest} exception type: InstructionPageFault exception name: InstructionPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0xacd0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4a3da8b3d6=>part 1 PA [0]0x4a3da8b3d6 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000004a3da8b3d6 mem-ID=0 size=2 element-size=2 type=Data data=d0ac
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x4a3da8b3d6 end_addr=0x4a3da8b3d7
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4a3da8b356=>part 1 PA [0]0x4a3da8b356 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4a3da8b356=>part 1 PA [0]0x4a3da8b356 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4a3da8b356=>part 1 PA [0]0x4a3da8b356 size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x96ca
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4a3da8b356=>part 1 PA [0]0x4a3da8b356 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000004a3da8b356 mem-ID=0 size=2 element-size=2 type=Data data=ca96
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x4a3da8b356 end_addr=0x4a3da8b357
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4a3da8b340=>part 1 PA [0]0x4a3da8b340 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4a3da8b340=>part 1 PA [0]0x4a3da8b340 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4a3da8b340=>part 1 PA [0]0x4a3da8b340 size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x9a36
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4a3da8b340=>part 1 PA [0]0x4a3da8b340 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000004a3da8b340 mem-ID=0 size=2 element-size=2 type=Data data=369a
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x4a3da8b340 end_addr=0x4a3da8b341
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4a3da8b3fa=>part 1 PA [0]0x4a3da8b3fa size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4a3da8b3fa=>part 1 PA [0]0x4a3da8b3fa size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4a3da8b3fa=>part 1 PA [0]0x4a3da8b3fa size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0xc5de
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4a3da8b3fa=>part 1 PA [0]0x4a3da8b3fa size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000004a3da8b3fa mem-ID=0 size=2 element-size=2 type=Data data=dec5
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x4a3da8b3fa end_addr=0x4a3da8b3fb
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4a3da8b3a2=>part 1 PA [0]0x4a3da8b3a2 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4a3da8b3a2=>part 1 PA [0]0x4a3da8b3a2 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4a3da8b3a2=>part 1 PA [0]0x4a3da8b3a2 size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0xc72
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4a3da8b3a2=>part 1 PA [0]0x4a3da8b3a2 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000004a3da8b3a2 mem-ID=0 size=2 element-size=2 type=Data data=720c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x4a3da8b3a2 end_addr=0x4a3da8b3a3
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4a3da8b362=>part 1 PA [0]0x4a3da8b362 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4a3da8b362=>part 1 PA [0]0x4a3da8b362 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4a3da8b362=>part 1 PA [0]0x4a3da8b362 size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x512c
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4a3da8b362=>part 1 PA [0]0x4a3da8b362 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000004a3da8b362 mem-ID=0 size=2 element-size=2 type=Data data=2c51
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x4a3da8b362 end_addr=0x4a3da8b363
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4a3da8b36a=>part 1 PA [0]0x4a3da8b36a size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4a3da8b36a=>part 1 PA [0]0x4a3da8b36a size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4a3da8b36a=>part 1 PA [0]0x4a3da8b36a size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x2b1a
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4a3da8b36a=>part 1 PA [0]0x4a3da8b36a size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000004a3da8b36a mem-ID=0 size=2 element-size=2 type=Data data=1a2b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x4a3da8b36a end_addr=0x4a3da8b36b
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4a3da8b3dc=>part 1 PA [0]0x4a3da8b3dc size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4a3da8b3dc=>part 1 PA [0]0x4a3da8b3dc size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4a3da8b3dc=>part 1 PA [0]0x4a3da8b3dc size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x82b6
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4a3da8b3dc=>part 1 PA [0]0x4a3da8b3dc size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000004a3da8b3dc mem-ID=0 size=2 element-size=2 type=Data data=b682
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x4a3da8b3dc end_addr=0x4a3da8b3dd
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4a3da8b3c4=>part 1 PA [0]0x4a3da8b3c4 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4a3da8b3c4=>part 1 PA [0]0x4a3da8b3c4 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4a3da8b3c4=>part 1 PA [0]0x4a3da8b3c4 size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0xcb86
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4a3da8b3c4=>part 1 PA [0]0x4a3da8b3c4 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000004a3da8b3c4 mem-ID=0 size=2 element-size=2 type=Data data=86cb
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x4a3da8b3c4 end_addr=0x4a3da8b3c5
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4a3da8b34a=>part 1 PA [0]0x4a3da8b34a size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4a3da8b34a=>part 1 PA [0]0x4a3da8b34a size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4a3da8b34a=>part 1 PA [0]0x4a3da8b34a size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x60c2
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4a3da8b34a=>part 1 PA [0]0x4a3da8b34a size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000004a3da8b34a mem-ID=0 size=2 element-size=2 type=Data data=c260
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x4a3da8b34a end_addr=0x4a3da8b34b
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4a3da8b3a2=>part 1 PA [0]0x4a3da8b3a2 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4a3da8b3f2=>part 1 PA [0]0x4a3da8b3f2 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4a3da8b3f2=>part 1 PA [0]0x4a3da8b3f2 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4a3da8b3f2=>part 1 PA [0]0x4a3da8b3f2 size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x7b58
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4a3da8b3f2=>part 1 PA [0]0x4a3da8b3f2 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000004a3da8b3f2 mem-ID=0 size=2 element-size=2 type=Data data=587b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x4a3da8b3f2 end_addr=0x4a3da8b3f3
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4a3da8b3a4=>part 1 PA [0]0x4a3da8b3a4 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4a3da8b3a4=>part 1 PA [0]0x4a3da8b3a4 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4a3da8b3a4=>part 1 PA [0]0x4a3da8b3a4 size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x69ea
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4a3da8b3a4=>part 1 PA [0]0x4a3da8b3a4 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000004a3da8b3a4 mem-ID=0 size=2 element-size=2 type=Data data=ea69
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x4a3da8b3a4 end_addr=0x4a3da8b3a5
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4a3da8b3f0=>part 1 PA [0]0x4a3da8b3f0 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4a3da8b3f0=>part 1 PA [0]0x4a3da8b3f0 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4a3da8b3f0=>part 1 PA [0]0x4a3da8b3f0 size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0xe126
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4a3da8b3f0=>part 1 PA [0]0x4a3da8b3f0 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000004a3da8b3f0 mem-ID=0 size=2 element-size=2 type=Data data=26e1
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x4a3da8b3f0 end_addr=0x4a3da8b3f1
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4a3da8b406=>part 1 PA [0]0x4a3da8b406 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4a3da8b406=>part 1 PA [0]0x4a3da8b406 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4a3da8b406=>part 1 PA [0]0x4a3da8b406 size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x2160
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4a3da8b406=>part 1 PA [0]0x4a3da8b406 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000004a3da8b406 mem-ID=0 size=2 element-size=2 type=Data data=6021
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x4a3da8b406 end_addr=0x4a3da8b407
[notice]Committing instruction "VLUXEI8.V v4, x3, v6, Vector result" at 0x80011024=>[0]0x80011024 (0x4618207) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011024 mem-ID=0 size=4 element-size=4 type=Instruction data=07826104
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011024 end_addr=0x80011027
[notice]retire source stage: 15, access: 0xc, size: 1, type: 0
[info]current source entropy:3, resource type: 0
[info]{ GenInstructionAgent::SendInitsToISS} writing register v0_0 initial value 0x8bec0ae1b83db00d
[SimApiHANDCAR::WriteRegister] v0_0 0x8bec0ae1b83db00d/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v0_1 initial value 0x967a62601fd9945c
[SimApiHANDCAR::WriteRegister] v0_1 0x967a62601fd9945c/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v0_2 initial value 0xf6a641d0b77b6bf
[SimApiHANDCAR::WriteRegister] v0_2 0xf6a641d0b77b6bf/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v0_3 initial value 0x866c905b3330669f
[SimApiHANDCAR::WriteRegister] v0_3 0x866c905b3330669f/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v0_4 initial value 0x93c98c7f1a1711b8
[SimApiHANDCAR::WriteRegister] v0_4 0x93c98c7f1a1711b8/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v0_5 initial value 0x4911aae6f0231fda
[SimApiHANDCAR::WriteRegister] v0_5 0x4911aae6f0231fda/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v0_6 initial value 0x83f97efd20785399
[SimApiHANDCAR::WriteRegister] v0_6 0x83f97efd20785399/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v0_7 initial value 0x94e53a2f680be191
[SimApiHANDCAR::WriteRegister] v0_7 0x94e53a2f680be191/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v4_0 initial value 0xee586d245f51854e
[SimApiHANDCAR::WriteRegister] v4_0 0xee586d245f51854e/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v4_1 initial value 0xf88564eca962798d
[SimApiHANDCAR::WriteRegister] v4_1 0xf88564eca962798d/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v4_2 initial value 0xfff0000000000000
[SimApiHANDCAR::WriteRegister] v4_2 0xfff0000000000000/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v4_3 initial value 0x7c8c47818d71005e
[SimApiHANDCAR::WriteRegister] v4_3 0x7c8c47818d71005e/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v4_4 initial value 0x77c25428aaa09c47
[SimApiHANDCAR::WriteRegister] v4_4 0x77c25428aaa09c47/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v4_5 initial value 0x1b69abc89b798afe
[SimApiHANDCAR::WriteRegister] v4_5 0x1b69abc89b798afe/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v4_6 initial value 0xc3c9c4b0941043f0
[SimApiHANDCAR::WriteRegister] v4_6 0xc3c9c4b0941043f0/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v4_7 initial value 0xacf5f3c442ff287e
[SimApiHANDCAR::WriteRegister] v4_7 0xacf5f3c442ff287e/0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011028
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v4_0 value 0x9a3696ca5f51b9b4, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v4_3 value 0x2160478169ea7b58, mask 0xffffffffffffffff
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : RegisterReservation
[info]{RegisterReserver::UnreserveRegister} Unreserve register: v6, access: Write, reserve type: User
[info]{GenSequenceAgent::RegisterReservation} register reservation do? 0 reg v6 attrs Write is reserved? 0
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : RegisterReservation
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x3, access: Write, reserve type: User
[info]{GenSequenceAgent::RegisterReservation} register reservation do? 0 reg x3 attrs Write is reserved? 0
[notice]GenQueryAgent::HandleQuery : InstructionRecord
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]Generating: VLOXEI32.V##RISCV
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[debug]choice tree name: Data alignment choice name: Aligned set weight: 50
[debug]choice tree name: Data alignment choice name: Unaligned set weight: 14
[info] opname=vd
[info]Operand vd No Dependency constraint
[info] opname=vm
[info] opname=LoadStore-rs1-vs2
[notice]Operand : LoadStore-rs1-vs2 mask 0x0 value 0x0
[info]Operand rs1 No Dependency constraint
[info]Operand vs2 No Dependency constraint
[notice]{VectorIndexedLoadStoreOperand::GenerateWithPreamble} generated target address 0x42383b1e4 alignment 2 data size 2 base value 0x3603f2d19
[info]{AddressingOperand::Generate} generated with preamble
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} preventing all data page faults.
[notice]{DataBlock::Setup} generate data block start address...0x2fd2ac7b80 with size:64 and align:64
[notice]{DataBlock::Setup} allocate memory for value:0xc34484cb size:0x4 Big endian:0x0 to memory:0x2fd2ac7b80 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000002fd2ac7b80 mem-ID=0 size=4 element-size=4 type=Data data=cb8444c3
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2fd2ac7b80 end_addr=0x2fd2ac7b83
[notice]{DataBlock::Setup} allocate memory for value:0x5aac146f size:0x4 Big endian:0x0 to memory:0x2fd2ac7b84 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000002fd2ac7b84 mem-ID=0 size=4 element-size=4 type=Data data=6f14ac5a
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2fd2ac7b84 end_addr=0x2fd2ac7b87
[notice]{DataBlock::Setup} allocate memory for value:0x625fa057 size:0x4 Big endian:0x0 to memory:0x2fd2ac7b88 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000002fd2ac7b88 mem-ID=0 size=4 element-size=4 type=Data data=57a05f62
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2fd2ac7b88 end_addr=0x2fd2ac7b8b
[notice]{DataBlock::Setup} allocate memory for value:0xa90116eb size:0x4 Big endian:0x0 to memory:0x2fd2ac7b8c bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000002fd2ac7b8c mem-ID=0 size=4 element-size=4 type=Data data=eb1601a9
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2fd2ac7b8c end_addr=0x2fd2ac7b8f
[notice]{DataBlock::Setup} allocate memory for value:0xca332a7d size:0x4 Big endian:0x0 to memory:0x2fd2ac7b90 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000002fd2ac7b90 mem-ID=0 size=4 element-size=4 type=Data data=7d2a33ca
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2fd2ac7b90 end_addr=0x2fd2ac7b93
[notice]{DataBlock::Setup} allocate memory for value:0xeae91571 size:0x4 Big endian:0x0 to memory:0x2fd2ac7b94 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000002fd2ac7b94 mem-ID=0 size=4 element-size=4 type=Data data=7115e9ea
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2fd2ac7b94 end_addr=0x2fd2ac7b97
[notice]{DataBlock::Setup} allocate memory for value:0x92895159 size:0x4 Big endian:0x0 to memory:0x2fd2ac7b98 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000002fd2ac7b98 mem-ID=0 size=4 element-size=4 type=Data data=59518992
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2fd2ac7b98 end_addr=0x2fd2ac7b9b
[notice]{DataBlock::Setup} allocate memory for value:0x7367ce45 size:0x4 Big endian:0x0 to memory:0x2fd2ac7b9c bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000002fd2ac7b9c mem-ID=0 size=4 element-size=4 type=Data data=45ce6773
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2fd2ac7b9c end_addr=0x2fd2ac7b9f
[notice]{DataBlock::Setup} allocate memory for value:0x3db754cf size:0x4 Big endian:0x0 to memory:0x2fd2ac7ba0 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000002fd2ac7ba0 mem-ID=0 size=4 element-size=4 type=Data data=cf54b73d
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2fd2ac7ba0 end_addr=0x2fd2ac7ba3
[notice]{DataBlock::Setup} allocate memory for value:0x15c1e77 size:0x4 Big endian:0x0 to memory:0x2fd2ac7ba4 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000002fd2ac7ba4 mem-ID=0 size=4 element-size=4 type=Data data=771e5c01
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2fd2ac7ba4 end_addr=0x2fd2ac7ba7
[notice]{DataBlock::Setup} allocate memory for value:0x1922771 size:0x4 Big endian:0x0 to memory:0x2fd2ac7ba8 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000002fd2ac7ba8 mem-ID=0 size=4 element-size=4 type=Data data=71279201
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2fd2ac7ba8 end_addr=0x2fd2ac7bab
[notice]{DataBlock::Setup} allocate memory for value:0x5b4720c5 size:0x4 Big endian:0x0 to memory:0x2fd2ac7bac bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000002fd2ac7bac mem-ID=0 size=4 element-size=4 type=Data data=c520475b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2fd2ac7bac end_addr=0x2fd2ac7baf
[notice]{DataBlock::Setup} allocate memory for value:0x6d4a27d5 size:0x4 Big endian:0x0 to memory:0x2fd2ac7bb0 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000002fd2ac7bb0 mem-ID=0 size=4 element-size=4 type=Data data=d5274a6d
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2fd2ac7bb0 end_addr=0x2fd2ac7bb3
[notice]{DataBlock::Setup} allocate memory for value:0xc24b8a9d size:0x4 Big endian:0x0 to memory:0x2fd2ac7bb4 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000002fd2ac7bb4 mem-ID=0 size=4 element-size=4 type=Data data=9d8a4bc2
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2fd2ac7bb4 end_addr=0x2fd2ac7bb7
[notice]{DataBlock::Setup} allocate memory for value:0xb77540e7 size:0x4 Big endian:0x0 to memory:0x2fd2ac7bb8 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000002fd2ac7bb8 mem-ID=0 size=4 element-size=4 type=Data data=e74075b7
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2fd2ac7bb8 end_addr=0x2fd2ac7bbb
[notice]{DataBlock::Setup} allocate memory for value:0x3da00701 size:0x4 Big endian:0x0 to memory:0x2fd2ac7bbc bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000002fd2ac7bbc mem-ID=0 size=4 element-size=4 type=Data data=0107a03d
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2fd2ac7bbc end_addr=0x2fd2ac7bbf
[notice]{DataBlock::Clear} data units are cleared!
[info]{RegisterReserver::ReserveRegister} Reserving register: v26, access: Write, reserve type: User
[info]{Generator::AddLoadRegisterAmbleRequests} register v26 should be reserved now: 1
[info]{RegisterReserver::ReserveRegister} Reserving register: x30, access: Write, reserve type: User
[info]{Generator::AddLoadRegisterAmbleRequests} register x30 should be reserved now: 1
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x5fa value 0x5fa
[info] opname=rd
[info]{GenInstructionAgent::HandleNotification} new register initialization: x8
[notice]Committing instruction "LUI x8, 1530" at 0x80011028=>[0]0x80011028 (0x5fa437) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011028 mem-ID=0 size=4 element-size=4 type=Instruction data=37a45f00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011028 end_addr=0x8001102b
[info]current dest entropy:2, resource type: 0
[info]{ GenInstructionAgent::SendInitsToISS} writing register x8 initial value 0x2761a26d3d363af9
[SimApiHANDCAR::WriteRegister] x8 0x2761a26d3d363af9/0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x8 value 0x5fa000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x8001102c
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x559 value 0x559
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x8, x8, 1369" at 0x8001102c=>[0]0x8001102c (0x5594041b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008001102c mem-ID=0 size=4 element-size=4 type=Instruction data=1b049455
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8001102c end_addr=0x8001102f
[info]current source entropy:4, resource type: 0
[info]current dest entropy:3, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x8 value 0x5fa559, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011030
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xf value 0xf
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x8, x8, 0xf" at 0x80011030=>[0]0x80011030 (0xf41413) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011030 mem-ID=0 size=4 element-size=4 type=Instruction data=1314f400
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011030 end_addr=0x80011033
[info]current source entropy:4, resource type: 0
[info]current dest entropy:3, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x8 value 0x2fd2ac8000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011034
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xb80 value 0xb80
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x8, x8, -1152" at 0x80011034=>[0]0x80011034 (0xb8040413) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011034 mem-ID=0 size=4 element-size=4 type=Instruction data=130404b8
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011034 end_addr=0x80011037
[notice]retire source stage: 19, access: 0x1b, size: 1, type: 0
[info]current source entropy:3, resource type: 0
[info]current dest entropy:3, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x8 value 0x2fd2ac7b80, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011038
[notice]Generating: VL1RE8.V##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[debug]choice tree name: Data alignment choice name: Aligned set weight: 50
[debug]choice tree name: Data alignment choice name: Unaligned set weight: 14
[info]constraint already forced, ignore reservation check
[info] opname=vd
[info] opname=LoadStore-rs1
[notice]Operand : LoadStore-rs1 mask 0x0 value 0x0
[info]{GenInstructionAgent::HandleNotification} new register initialization: v26
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x0=>part 1 PA [0]0x0 size=1, part 2 PA [0]0x0 size=0
[notice]Committing instruction "VL1RE8.V v26, x8" at 0x80011038=>[0]0x80011038 (0x2840d07) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011038 mem-ID=0 size=4 element-size=4 type=Instruction data=070d8402
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011038 end_addr=0x8001103b
[info]current source entropy:3, resource type: 0
[info]{ GenInstructionAgent::SendInitsToISS} writing register v26_0 initial value 0xe7f3147ed8557cd2
[SimApiHANDCAR::WriteRegister] v26_0 0xe7f3147ed8557cd2/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v26_1 initial value 0x39401a4d9b4f6e5f
[SimApiHANDCAR::WriteRegister] v26_1 0x39401a4d9b4f6e5f/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v26_2 initial value 0xde7a6905737b1ee5
[SimApiHANDCAR::WriteRegister] v26_2 0xde7a6905737b1ee5/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v26_3 initial value 0xd31605dde22015d5
[SimApiHANDCAR::WriteRegister] v26_3 0xd31605dde22015d5/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v26_4 initial value 0x6976df3b0e29939f
[SimApiHANDCAR::WriteRegister] v26_4 0x6976df3b0e29939f/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v26_5 initial value 0xf9e82432d6a59850
[SimApiHANDCAR::WriteRegister] v26_5 0xf9e82432d6a59850/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v26_6 initial value 0xc9ee858712ed3ecc
[SimApiHANDCAR::WriteRegister] v26_6 0xc9ee858712ed3ecc/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v26_7 initial value 0x64318f20f076e59f
[SimApiHANDCAR::WriteRegister] v26_7 0x64318f20f076e59f/0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x8001103c
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v26_0 value 0x5aac146fc34484cb, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v26_1 value 0xa90116eb625fa057, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v26_2 value 0xeae91571ca332a7d, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v26_3 value 0x7367ce4592895159, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v26_4 value 0x15c1e773db754cf, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v26_5 value 0x5b4720c501922771, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v26_6 value 0xc24b8a9d6d4a27d5, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v26_7 value 0x3da00701b77540e7, mask 0xffffffffffffffff
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x360 value 0x360
[info] opname=rd
[info]{GenInstructionAgent::HandleNotification} new register initialization: x30
[notice]Committing instruction "LUI x30, 864" at 0x8001103c=>[0]0x8001103c (0x360f37) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008001103c mem-ID=0 size=4 element-size=4 type=Instruction data=370f3600
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8001103c end_addr=0x8001103f
[info]current dest entropy:2, resource type: 0
[info]{ GenInstructionAgent::SendInitsToISS} writing register x30 initial value 0x3a42a575987c4fdc
[SimApiHANDCAR::WriteRegister] x30 0x3a42a575987c4fdc/0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x30 value 0x360000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011040
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x3f3 value 0x3f3
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x30, x30, 1011" at 0x80011040=>[0]0x80011040 (0x3f3f0f1b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011040 mem-ID=0 size=4 element-size=4 type=Instruction data=1b0f3f3f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011040 end_addr=0x80011043
[info]current source entropy:4, resource type: 0
[info]current dest entropy:3, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x30 value 0x3603f3, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011044
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x30, x30, 0xc" at 0x80011044=>[0]0x80011044 (0xcf1f13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011044 mem-ID=0 size=4 element-size=4 type=Instruction data=131fcf00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011044 end_addr=0x80011047
[info]current source entropy:4, resource type: 0
[info]current dest entropy:3, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x30 value 0x3603f3000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011048
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xd19 value 0xd19
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x30, x30, -743" at 0x80011048=>[0]0x80011048 (0xd19f0f13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011048 mem-ID=0 size=4 element-size=4 type=Instruction data=130f9fd1
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011048 end_addr=0x8001104b
[info]current source entropy:4, resource type: 0
[info]current dest entropy:3, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x30 value 0x3603f2d19, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x8001104c
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : CommitInstruction
[info]{GenInstructionAgent::HandleNotification} new register initialization: v12
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x42383b1e4=>part 1 PA [0]0x42383b1e4 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x42383b1e4=>part 1 PA [0]0x42383b1e4 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x42383b1e4=>part 1 PA [0]0x42383b1e4 size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0xb16a
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x42383b1e4=>part 1 PA [0]0x42383b1e4 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000042383b1e4 mem-ID=0 size=2 element-size=2 type=Data data=6ab1
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x42383b1e4 end_addr=0x42383b1e5
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3baeb4188=>part 1 PA [0]0x3baeb4188 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3baeb4188=>part 1 PA [0]0x3baeb4188 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3baeb4188=>part 1 PA [0]0x3baeb4188 size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x3d84
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3baeb4188=>part 1 PA [0]0x3baeb4188 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000003baeb4188 mem-ID=0 size=2 element-size=2 type=Data data=843d
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3baeb4188 end_addr=0x3baeb4189
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3c29ecd70=>part 1 PA [0]0x3c29ecd70 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3c29ecd70=>part 1 PA [0]0x3c29ecd70 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3c29ecd70=>part 1 PA [0]0x3c29ecd70 size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0xd960
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3c29ecd70=>part 1 PA [0]0x3c29ecd70 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000003c29ecd70 mem-ID=0 size=2 element-size=2 type=Data data=60d9
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3c29ecd70 end_addr=0x3c29ecd71
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x409404404=>part 1 PA [0]0x409404404 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x409404404=>part 1 PA [0]0x409404404 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x409404404=>part 1 PA [0]0x409404404 size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0xe1e4
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x409404404=>part 1 PA [0]0x409404404 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000000409404404 mem-ID=0 size=2 element-size=2 type=Data data=e4e1
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x409404404 end_addr=0x409404405
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x42a725796=>part 1 PA [0]0x42a725796 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x42a725796=>part 1 PA [0]0x42a725796 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x42a725796=>part 1 PA [0]0x42a725796 size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0xfaa2
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x42a725796=>part 1 PA [0]0x42a725796 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000042a725796 mem-ID=0 size=2 element-size=2 type=Data data=a2fa
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x42a725796 end_addr=0x42a725797
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x44b28428a=>part 1 PA [0]0x44b28428a size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x44b28428a=>part 1 PA [0]0x44b28428a size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x44b28428a=>part 1 PA [0]0x44b28428a size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0xb68e
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x44b28428a=>part 1 PA [0]0x44b28428a size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000044b28428a mem-ID=0 size=2 element-size=2 type=Data data=8eb6
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x44b28428a end_addr=0x44b28428b
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3f2c87e72=>part 1 PA [0]0x3f2c87e72 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3f2c87e72=>part 1 PA [0]0x3f2c87e72 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3f2c87e72=>part 1 PA [0]0x3f2c87e72 size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x1b32
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3f2c87e72=>part 1 PA [0]0x3f2c87e72 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000003f2c87e72 mem-ID=0 size=2 element-size=2 type=Data data=321b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3f2c87e72 end_addr=0x3f2c87e73
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3d3a6fb5e=>part 1 PA [0]0x3d3a6fb5e size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3d3a6fb5e=>part 1 PA [0]0x3d3a6fb5e size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3d3a6fb5e=>part 1 PA [0]0x3d3a6fb5e size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x998c
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3d3a6fb5e=>part 1 PA [0]0x3d3a6fb5e size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000003d3a6fb5e mem-ID=0 size=2 element-size=2 type=Data data=8c99
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3d3a6fb5e end_addr=0x3d3a6fb5f
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x39df681e8=>part 1 PA [0]0x39df681e8 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x39df681e8=>part 1 PA [0]0x39df681e8 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x39df681e8=>part 1 PA [0]0x39df681e8 size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0xfb7e
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x39df681e8=>part 1 PA [0]0x39df681e8 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000039df681e8 mem-ID=0 size=2 element-size=2 type=Data data=7efb
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x39df681e8 end_addr=0x39df681e9
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3619b4b90=>part 1 PA [0]0x3619b4b90 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3619b4b90=>part 1 PA [0]0x3619b4b90 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3619b4b90=>part 1 PA [0]0x3619b4b90 size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateBranchPageRequest} exception type: InstructionPageFault exception name: InstructionPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0xc8a0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3619b4b90=>part 1 PA [0]0x3619b4b90 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000003619b4b90 mem-ID=0 size=2 element-size=2 type=Data data=a0c8
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3619b4b90 end_addr=0x3619b4b91
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x361d1548a=>part 1 PA [0]0x361d1548a size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x361d1548a=>part 1 PA [0]0x361d1548a size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x361d1548a=>part 1 PA [0]0x361d1548a size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x7694
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x361d1548a=>part 1 PA [0]0x361d1548a size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000000361d1548a mem-ID=0 size=2 element-size=2 type=Data data=9476
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x361d1548a end_addr=0x361d1548b
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3bb864dde=>part 1 PA [0]0x3bb864dde size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3bb864dde=>part 1 PA [0]0x3bb864dde size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3bb864dde=>part 1 PA [0]0x3bb864dde size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x10a4
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3bb864dde=>part 1 PA [0]0x3bb864dde size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000003bb864dde mem-ID=0 size=2 element-size=2 type=Data data=a410
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3bb864dde end_addr=0x3bb864ddf
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3cd8954ee=>part 1 PA [0]0x3cd8954ee size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3cd8954ee=>part 1 PA [0]0x3cd8954ee size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3cd8954ee=>part 1 PA [0]0x3cd8954ee size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x23d4
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3cd8954ee=>part 1 PA [0]0x3cd8954ee size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000003cd8954ee mem-ID=0 size=2 element-size=2 type=Data data=d423
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3cd8954ee end_addr=0x3cd8954ef
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4228ab7b6=>part 1 PA [0]0x4228ab7b6 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4228ab7b6=>part 1 PA [0]0x4228ab7b6 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4228ab7b6=>part 1 PA [0]0x4228ab7b6 size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0xf08c
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4228ab7b6=>part 1 PA [0]0x4228ab7b6 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000004228ab7b6 mem-ID=0 size=2 element-size=2 type=Data data=8cf0
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x4228ab7b6 end_addr=0x4228ab7b7
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x417b46e00=>part 1 PA [0]0x417b46e00 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x417b46e00=>part 1 PA [0]0x417b46e00 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x417b46e00=>part 1 PA [0]0x417b46e00 size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0xb492
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x417b46e00=>part 1 PA [0]0x417b46e00 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000000417b46e00 mem-ID=0 size=2 element-size=2 type=Data data=92b4
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x417b46e00 end_addr=0x417b46e01
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x39ddf341a=>part 1 PA [0]0x39ddf341a size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x39ddf341a=>part 1 PA [0]0x39ddf341a size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x39ddf341a=>part 1 PA [0]0x39ddf341a size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0xbb4
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x39ddf341a=>part 1 PA [0]0x39ddf341a size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000039ddf341a mem-ID=0 size=2 element-size=2 type=Data data=b40b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x39ddf341a end_addr=0x39ddf341b
[notice]Committing instruction "VLOXEI32.V v12, x30, v26, Vector result" at 0x8001104c=>[0]0x8001104c (0xdaf6607) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008001104c mem-ID=0 size=4 element-size=4 type=Instruction data=0766af0d
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8001104c end_addr=0x8001104f
[info]current source entropy:4, resource type: 0
[info]{ GenInstructionAgent::SendInitsToISS} writing register v12_0 initial value 0x44874d321debb7d6
[SimApiHANDCAR::WriteRegister] v12_0 0x44874d321debb7d6/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v12_1 initial value 0x5e8977f7abd0df69
[SimApiHANDCAR::WriteRegister] v12_1 0x5e8977f7abd0df69/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v12_2 initial value 0x69c4b66340a3d0f2
[SimApiHANDCAR::WriteRegister] v12_2 0x69c4b66340a3d0f2/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v12_3 initial value 0xfffaeedaf072762b
[SimApiHANDCAR::WriteRegister] v12_3 0xfffaeedaf072762b/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v12_4 initial value 0xfddeae168ab6c05f
[SimApiHANDCAR::WriteRegister] v12_4 0xfddeae168ab6c05f/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v12_5 initial value 0x5af04d7e8a5c7e18
[SimApiHANDCAR::WriteRegister] v12_5 0x5af04d7e8a5c7e18/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v12_6 initial value 0xd3782b307b51f143
[SimApiHANDCAR::WriteRegister] v12_6 0xd3782b307b51f143/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v12_7 initial value 0x7ad07b9240e64ee2
[SimApiHANDCAR::WriteRegister] v12_7 0x7ad07b9240e64ee2/0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011050
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v12_0 value 0xe1e4d9601debb16a, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v12_3 value 0xbb4eedaf08c23d4, mask 0xffffffffffffffff
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : RegisterReservation
[info]{RegisterReserver::UnreserveRegister} Unreserve register: v26, access: Write, reserve type: User
[info]{GenSequenceAgent::RegisterReservation} register reservation do? 0 reg v26 attrs Write is reserved? 0
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : RegisterReservation
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x30, access: Write, reserve type: User
[info]{GenSequenceAgent::RegisterReservation} register reservation do? 0 reg x30 attrs Write is reserved? 0
[notice]GenQueryAgent::HandleQuery : InstructionRecord
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]Generating: VSUXEI32.V##RISCV
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[debug]choice tree name: Data alignment choice name: Aligned set weight: 50
[debug]choice tree name: Data alignment choice name: Unaligned set weight: 14
[info] opname=vs3
[info]Operand vs3 No Dependency constraint
[info] opname=vm
[info] opname=LoadStore-rs1-vs2
[notice]Operand : LoadStore-rs1-vs2 mask 0x0 value 0x0
[info]Operand rs1 No Dependency constraint
[info]Operand vs2 No Dependency constraint
[notice]{VectorIndexedLoadStoreOperand::GenerateWithPreamble} generated target address 0x168440eb7c alignment 2 data size 2 base value 0x158bbc9c96
[info]{AddressingOperand::Generate} generated with preamble
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} preventing all data page faults.
[notice]{DataBlock::Setup} generate data block start address...0x188e6249c0 with size:64 and align:64
[notice]{DataBlock::Setup} allocate memory for value:0xf8844ee6 size:0x4 Big endian:0x0 to memory:0x188e6249c0 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000188e6249c0 mem-ID=0 size=4 element-size=4 type=Data data=e64e84f8
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x188e6249c0 end_addr=0x188e6249c3
[notice]{DataBlock::Setup} allocate memory for value:0x3ad4f0cc size:0x4 Big endian:0x0 to memory:0x188e6249c4 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000188e6249c4 mem-ID=0 size=4 element-size=4 type=Data data=ccf0d43a
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x188e6249c4 end_addr=0x188e6249c7
[notice]{DataBlock::Setup} allocate memory for value:0x49ca7d76 size:0x4 Big endian:0x0 to memory:0x188e6249c8 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000188e6249c8 mem-ID=0 size=4 element-size=4 type=Data data=767dca49
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x188e6249c8 end_addr=0x188e6249cb
[notice]{DataBlock::Setup} allocate memory for value:0x53365994 size:0x4 Big endian:0x0 to memory:0x188e6249cc bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000188e6249cc mem-ID=0 size=4 element-size=4 type=Data data=94593653
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x188e6249cc end_addr=0x188e6249cf
[notice]{DataBlock::Setup} allocate memory for value:0xed182494 size:0x4 Big endian:0x0 to memory:0x188e6249d0 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000188e6249d0 mem-ID=0 size=4 element-size=4 type=Data data=942418ed
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x188e6249d0 end_addr=0x188e6249d3
[notice]{DataBlock::Setup} allocate memory for value:0xab20d2c2 size:0x4 Big endian:0x0 to memory:0x188e6249d4 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000188e6249d4 mem-ID=0 size=4 element-size=4 type=Data data=c2d220ab
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x188e6249d4 end_addr=0x188e6249d7
[notice]{DataBlock::Setup} allocate memory for value:0x94a496d4 size:0x4 Big endian:0x0 to memory:0x188e6249d8 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000188e6249d8 mem-ID=0 size=4 element-size=4 type=Data data=d496a494
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x188e6249d8 end_addr=0x188e6249db
[notice]{DataBlock::Setup} allocate memory for value:0x6d9b1d74 size:0x4 Big endian:0x0 to memory:0x188e6249dc bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000188e6249dc mem-ID=0 size=4 element-size=4 type=Data data=741d9b6d
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x188e6249dc end_addr=0x188e6249df
[notice]{DataBlock::Setup} allocate memory for value:0xfbf455c2 size:0x4 Big endian:0x0 to memory:0x188e6249e0 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000188e6249e0 mem-ID=0 size=4 element-size=4 type=Data data=c255f4fb
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x188e6249e0 end_addr=0x188e6249e3
[notice]{DataBlock::Setup} allocate memory for value:0x2c8ce028 size:0x4 Big endian:0x0 to memory:0x188e6249e4 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000188e6249e4 mem-ID=0 size=4 element-size=4 type=Data data=28e08c2c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x188e6249e4 end_addr=0x188e6249e7
[notice]{DataBlock::Setup} allocate memory for value:0xd884808a size:0x4 Big endian:0x0 to memory:0x188e6249e8 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000188e6249e8 mem-ID=0 size=4 element-size=4 type=Data data=8a8084d8
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x188e6249e8 end_addr=0x188e6249eb
[notice]{DataBlock::Setup} allocate memory for value:0xa65c6456 size:0x4 Big endian:0x0 to memory:0x188e6249ec bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000188e6249ec mem-ID=0 size=4 element-size=4 type=Data data=56645ca6
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x188e6249ec end_addr=0x188e6249ef
[notice]{DataBlock::Setup} allocate memory for value:0x5d76f752 size:0x4 Big endian:0x0 to memory:0x188e6249f0 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000188e6249f0 mem-ID=0 size=4 element-size=4 type=Data data=52f7765d
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x188e6249f0 end_addr=0x188e6249f3
[notice]{DataBlock::Setup} allocate memory for value:0x197512ee size:0x4 Big endian:0x0 to memory:0x188e6249f4 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000188e6249f4 mem-ID=0 size=4 element-size=4 type=Data data=ee127519
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x188e6249f4 end_addr=0x188e6249f7
[notice]{DataBlock::Setup} allocate memory for value:0x9c16e638 size:0x4 Big endian:0x0 to memory:0x188e6249f8 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000188e6249f8 mem-ID=0 size=4 element-size=4 type=Data data=38e6169c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x188e6249f8 end_addr=0x188e6249fb
[notice]{DataBlock::Setup} allocate memory for value:0x5ebc6a84 size:0x4 Big endian:0x0 to memory:0x188e6249fc bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000188e6249fc mem-ID=0 size=4 element-size=4 type=Data data=846abc5e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x188e6249fc end_addr=0x188e6249ff
[notice]{DataBlock::Clear} data units are cleared!
[info]{RegisterReserver::ReserveRegister} Reserving register: v6, access: Write, reserve type: User
[info]{Generator::AddLoadRegisterAmbleRequests} register v6 should be reserved now: 1
[info]{RegisterReserver::ReserveRegister} Reserving register: x3, access: Write, reserve type: User
[info]{Generator::AddLoadRegisterAmbleRequests} register x3 should be reserved now: 1
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x188e value 0x188e
[info] opname=rd
[notice]Committing instruction "LUI x8, 6286" at 0x80011050=>[0]0x80011050 (0x188e437) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011050 mem-ID=0 size=4 element-size=4 type=Instruction data=37e48801
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011050 end_addr=0x80011053
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x8 value 0x188e000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011054
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x625 value 0x625
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x8, x8, 1573" at 0x80011054=>[0]0x80011054 (0x6254041b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011054 mem-ID=0 size=4 element-size=4 type=Instruction data=1b045462
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011054 end_addr=0x80011057
[info]current source entropy:4, resource type: 0
[info]current dest entropy:3, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x8 value 0x188e625, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011058
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x8, x8, 0xc" at 0x80011058=>[0]0x80011058 (0xc41413) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011058 mem-ID=0 size=4 element-size=4 type=Instruction data=1314c400
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011058 end_addr=0x8001105b
[info]current source entropy:4, resource type: 0
[info]current dest entropy:3, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x8 value 0x188e625000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x8001105c
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x9c0 value 0x9c0
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x8, x8, -1600" at 0x8001105c=>[0]0x8001105c (0x9c040413) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008001105c mem-ID=0 size=4 element-size=4 type=Instruction data=1304049c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8001105c end_addr=0x8001105f
[info]current source entropy:4, resource type: 0
[info]current dest entropy:3, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x8 value 0x188e6249c0, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011060
[notice]Generating: VL1RE8.V##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[debug]choice tree name: Data alignment choice name: Aligned set weight: 50
[debug]choice tree name: Data alignment choice name: Unaligned set weight: 14
[info]constraint already forced, ignore reservation check
[info] opname=vd
[info] opname=LoadStore-rs1
[notice]Operand : LoadStore-rs1 mask 0x0 value 0x0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x0=>part 1 PA [0]0x0 size=1, part 2 PA [0]0x0 size=0
[notice]Committing instruction "VL1RE8.V v6, x8" at 0x80011060=>[0]0x80011060 (0x2840307) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011060 mem-ID=0 size=4 element-size=4 type=Instruction data=07038402
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011060 end_addr=0x80011063
[info]current source entropy:4, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011064
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v6_0 value 0x3ad4f0ccf8844ee6, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v6_1 value 0x5336599449ca7d76, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v6_2 value 0xab20d2c2ed182494, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v6_3 value 0x6d9b1d7494a496d4, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v6_4 value 0x2c8ce028fbf455c2, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v6_5 value 0xa65c6456d884808a, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v6_6 value 0x197512ee5d76f752, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v6_7 value 0x5ebc6a849c16e638, mask 0xffffffffffffffff
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0xac6 value 0xac6
[info] opname=rd
[notice]Committing instruction "LUI x3, 2758" at 0x80011064=>[0]0x80011064 (0xac61b7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011064 mem-ID=0 size=4 element-size=4 type=Instruction data=b761ac00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011064 end_addr=0x80011067
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x3 value 0xac6000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011068
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xde5 value 0xde5
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x3, x3, -539" at 0x80011068=>[0]0x80011068 (0xde51819b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011068 mem-ID=0 size=4 element-size=4 type=Instruction data=9b8151de
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011068 end_addr=0x8001106b
[info]current source entropy:4, resource type: 0
[info]current dest entropy:3, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x3 value 0xac5de5, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x8001106c
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xd value 0xd
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x3, x3, 0xd" at 0x8001106c=>[0]0x8001106c (0xd19193) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008001106c mem-ID=0 size=4 element-size=4 type=Instruction data=9391d100
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8001106c end_addr=0x8001106f
[info]current source entropy:4, resource type: 0
[info]current dest entropy:3, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x3 value 0x158bbca000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011070
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xc96 value 0xc96
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x3, x3, -874" at 0x80011070=>[0]0x80011070 (0xc9618193) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011070 mem-ID=0 size=4 element-size=4 type=Instruction data=938161c9
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011070 end_addr=0x80011073
[info]current source entropy:4, resource type: 0
[info]current dest entropy:3, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x3 value 0x158bbc9c96, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011074
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : CommitInstruction
[info]{GenInstructionAgent::HandleNotification} new register initialization: v2
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x168440eb7c=>part 1 PA [0]0x168440eb7c size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x168440eb7c=>part 1 PA [0]0x168440eb7c size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x168440eb7c=>part 1 PA [0]0x168440eb7c size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x168440eb7c=>part 1 PA [0]0x168440eb7c size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000168440eb7c mem-ID=0 size=2 element-size=2 type=Data data=ad64
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x168440eb7c end_addr=0x168440eb7d
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x15c6918d62=>part 1 PA [0]0x15c6918d62 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x15c6918d62=>part 1 PA [0]0x15c6918d62 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x15c6918d62=>part 1 PA [0]0x15c6918d62 size=2, part 2 PA [32686]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x15c6918d62=>part 1 PA [0]0x15c6918d62 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000015c6918d62 mem-ID=0 size=2 element-size=2 type=Data data=b375
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x15c6918d62 end_addr=0x15c6918d63
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x15d5871a0c=>part 1 PA [0]0x15d5871a0c size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x15d5871a0c=>part 1 PA [0]0x15d5871a0c size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x15d5871a0c=>part 1 PA [0]0x15d5871a0c size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x15d5871a0c=>part 1 PA [0]0x15d5871a0c size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000015d5871a0c mem-ID=0 size=2 element-size=2 type=Data data=b2aa
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x15d5871a0c end_addr=0x15d5871a0d
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x15def2f62a=>part 1 PA [0]0x15def2f62a size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x15def2f62a=>part 1 PA [0]0x15def2f62a size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x15def2f62a=>part 1 PA [0]0x15def2f62a size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x15def2f62a=>part 1 PA [0]0x15def2f62a size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000015def2f62a mem-ID=0 size=2 element-size=2 type=Data data=69ac
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x15def2f62a end_addr=0x15def2f62b
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1678d4c12a=>part 1 PA [0]0x1678d4c12a size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1678d4c12a=>part 1 PA [0]0x1678d4c12a size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1678d4c12a=>part 1 PA [0]0x1678d4c12a size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1678d4c12a=>part 1 PA [0]0x1678d4c12a size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001678d4c12a mem-ID=0 size=2 element-size=2 type=Data data=d263
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1678d4c12a end_addr=0x1678d4c12b
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1636dd6f58=>part 1 PA [0]0x1636dd6f58 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1636dd6f58=>part 1 PA [0]0x1636dd6f58 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1636dd6f58=>part 1 PA [0]0x1636dd6f58 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1636dd6f58=>part 1 PA [0]0x1636dd6f58 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001636dd6f58 mem-ID=0 size=2 element-size=2 type=Data data=3842
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1636dd6f58 end_addr=0x1636dd6f59
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x162061336a=>part 1 PA [0]0x162061336a size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x162061336a=>part 1 PA [0]0x162061336a size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x162061336a=>part 1 PA [0]0x162061336a size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x162061336a=>part 1 PA [0]0x162061336a size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000162061336a mem-ID=0 size=2 element-size=2 type=Data data=6245
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x162061336a end_addr=0x162061336b
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x15f957ba0a=>part 1 PA [0]0x15f957ba0a size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x15f957ba0a=>part 1 PA [0]0x15f957ba0a size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x15f957ba0a=>part 1 PA [0]0x15f957ba0a size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x15f957ba0a=>part 1 PA [0]0x15f957ba0a size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000015f957ba0a mem-ID=0 size=2 element-size=2 type=Data data=d7f9
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x15f957ba0a end_addr=0x15f957ba0b
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1687b0f258=>part 1 PA [0]0x1687b0f258 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1687b0f258=>part 1 PA [0]0x1687b0f258 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1687b0f258=>part 1 PA [0]0x1687b0f258 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1687b0f258=>part 1 PA [0]0x1687b0f258 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001687b0f258 mem-ID=0 size=2 element-size=2 type=Data data=3b99
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1687b0f258 end_addr=0x1687b0f259
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x15b8497cbe=>part 1 PA [0]0x15b8497cbe size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x15b8497cbe=>part 1 PA [0]0x15b8497cbe size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x15b8497cbe=>part 1 PA [0]0x15b8497cbe size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x15b8497cbe=>part 1 PA [0]0x15b8497cbe size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000015b8497cbe mem-ID=0 size=2 element-size=2 type=Data data=4f85
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x15b8497cbe end_addr=0x15b8497cbf
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1664411d20=>part 1 PA [0]0x1664411d20 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1664411d20=>part 1 PA [0]0x1664411d20 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1664411d20=>part 1 PA [0]0x1664411d20 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1664411d20=>part 1 PA [0]0x1664411d20 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001664411d20 mem-ID=0 size=2 element-size=2 type=Data data=a619
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1664411d20 end_addr=0x1664411d21
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x16321900ec=>part 1 PA [0]0x16321900ec size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x16321900ec=>part 1 PA [0]0x16321900ec size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x16321900ec=>part 1 PA [0]0x16321900ec size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x16321900ec=>part 1 PA [0]0x16321900ec size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000016321900ec mem-ID=0 size=2 element-size=2 type=Data data=fc9f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x16321900ec end_addr=0x16321900ed
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x15e93393e8=>part 1 PA [0]0x15e93393e8 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x15e93393e8=>part 1 PA [0]0x15e93393e8 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x15e93393e8=>part 1 PA [0]0x15e93393e8 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x15e93393e8=>part 1 PA [0]0x15e93393e8 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000015e93393e8 mem-ID=0 size=2 element-size=2 type=Data data=3608
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x15e93393e8 end_addr=0x15e93393e9
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x15a531af84=>part 1 PA [0]0x15a531af84 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x15a531af84=>part 1 PA [0]0x15a531af84 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x15a531af84=>part 1 PA [0]0x15a531af84 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x15a531af84=>part 1 PA [0]0x15a531af84 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000015a531af84 mem-ID=0 size=2 element-size=2 type=Data data=fcde
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x15a531af84 end_addr=0x15a531af85
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1627d382ce=>part 1 PA [0]0x1627d382ce size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1627d382ce=>part 1 PA [0]0x1627d382ce size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1627d382ce=>part 1 PA [0]0x1627d382ce size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1627d382ce=>part 1 PA [0]0x1627d382ce size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001627d382ce mem-ID=0 size=2 element-size=2 type=Data data=5505
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1627d382ce end_addr=0x1627d382cf
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x15ea79071a=>part 1 PA [0]0x15ea79071a size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x15ea79071a=>part 1 PA [0]0x15ea79071a size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x15ea79071a=>part 1 PA [0]0x15ea79071a size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x15ea79071a=>part 1 PA [0]0x15ea79071a size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000015ea79071a mem-ID=0 size=2 element-size=2 type=Data data=144c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x15ea79071a end_addr=0x15ea79071b
[notice]Committing instruction "VSUXEI32.V v2, x3, v6, Vector result" at 0x80011074=>[0]0x80011074 (0x461e127) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011074 mem-ID=0 size=4 element-size=4 type=Instruction data=27e16104
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011074 end_addr=0x80011077
[info]current source entropy:4, resource type: 0
[info]{ GenInstructionAgent::SendInitsToISS} writing register v2_0 initial value 0x7ff05373500d3dd4
[SimApiHANDCAR::WriteRegister] v2_0 0x7ff05373500d3dd4/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v2_1 initial value 0x8a32e6274c431328
[SimApiHANDCAR::WriteRegister] v2_1 0x8a32e6274c431328/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v2_2 initial value 0x30b37138db4055a2
[SimApiHANDCAR::WriteRegister] v2_2 0x30b37138db4055a2/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v2_3 initial value 0x6f4b56c073e997c3
[SimApiHANDCAR::WriteRegister] v2_3 0x6f4b56c073e997c3/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v2_4 initial value 0x5a04258240ac4521
[SimApiHANDCAR::WriteRegister] v2_4 0x5a04258240ac4521/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v2_5 initial value 0xdd5e877639d166a6
[SimApiHANDCAR::WriteRegister] v2_5 0xdd5e877639d166a6/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v2_6 initial value 0x76bd498b3f1edd1a
[SimApiHANDCAR::WriteRegister] v2_6 0x76bd498b3f1edd1a/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v2_7 initial value 0x5ee8b406f6f9d3c0
[SimApiHANDCAR::WriteRegister] v2_7 0x5ee8b406f6f9d3c0/0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011078
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x168440eb7c
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x15d5871a0c
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x15def2f62a
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x15e93393e8
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x15a531af84
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x15ea79071a
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : RegisterReservation
[info]{RegisterReserver::UnreserveRegister} Unreserve register: v6, access: Write, reserve type: User
[info]{GenSequenceAgent::RegisterReservation} register reservation do? 0 reg v6 attrs Write is reserved? 0
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : RegisterReservation
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x3, access: Write, reserve type: User
[info]{GenSequenceAgent::RegisterReservation} register reservation do? 0 reg x3 attrs Write is reserved? 0
[notice]GenQueryAgent::HandleQuery : InstructionRecord
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]Generating: VSOXEI64.V##RISCV
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[debug]choice tree name: Data alignment choice name: Aligned set weight: 50
[debug]choice tree name: Data alignment choice name: Unaligned set weight: 14
[info] opname=vs3
[info]Operand vs3 No Dependency constraint
[info] opname=vm
[info] opname=LoadStore-rs1-vs2
[notice]Operand : LoadStore-rs1-vs2 mask 0x0 value 0x0
[info]Operand rs1 No Dependency constraint
[info]Operand vs2 No Dependency constraint
[notice]{VectorIndexedLoadStoreOperand::GenerateWithPreamble} generated target address 0x4a3d335719 alignment 1 data size 2 base value 0x223be705f6b0695a
[info]{AddressingOperand::Generate} generated with preamble
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} preventing all data page faults.
[notice]{DataBlock::Setup} generate data block start address...0x2fe6d1c2c0 with size:64 and align:64
[notice]{DataBlock::Setup} allocate memory for value:0xddc419444682edbf size:0x8 Big endian:0x0 to memory:0x2fe6d1c2c0 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000002fe6d1c2c0 mem-ID=0 size=8 element-size=8 type=Data data=bfed82464419c4dd
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2fe6d1c2c0 end_addr=0x2fe6d1c2c7
[notice]{DataBlock::Setup} allocate memory for value:0xddc4196d6f967c94 size:0x8 Big endian:0x0 to memory:0x2fe6d1c2c8 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000002fe6d1c2c8 mem-ID=0 size=8 element-size=8 type=Data data=947c966f6d19c4dd
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2fe6d1c2c8 end_addr=0x2fe6d1c2cf
[notice]{DataBlock::Setup} allocate memory for value:0xddc41924acb2bed3 size:0x8 Big endian:0x0 to memory:0x2fe6d1c2d0 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000002fe6d1c2d0 mem-ID=0 size=8 element-size=8 type=Data data=d3beb2ac2419c4dd
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2fe6d1c2d0 end_addr=0x2fe6d1c2d7
[notice]{DataBlock::Setup} allocate memory for value:0xddc41964f8ed3d00 size:0x8 Big endian:0x0 to memory:0x2fe6d1c2d8 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000002fe6d1c2d8 mem-ID=0 size=8 element-size=8 type=Data data=003dedf86419c4dd
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2fe6d1c2d8 end_addr=0x2fe6d1c2df
[notice]{DataBlock::Setup} allocate memory for value:0xddc419482c6ee276 size:0x8 Big endian:0x0 to memory:0x2fe6d1c2e0 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000002fe6d1c2e0 mem-ID=0 size=8 element-size=8 type=Data data=76e26e2c4819c4dd
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2fe6d1c2e0 end_addr=0x2fe6d1c2e7
[notice]{DataBlock::Setup} allocate memory for value:0xddc4197459e4f992 size:0x8 Big endian:0x0 to memory:0x2fe6d1c2e8 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000002fe6d1c2e8 mem-ID=0 size=8 element-size=8 type=Data data=92f9e4597419c4dd
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2fe6d1c2e8 end_addr=0x2fe6d1c2ef
[notice]{DataBlock::Setup} allocate memory for value:0xddc4195776dcde5f size:0x8 Big endian:0x0 to memory:0x2fe6d1c2f0 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000002fe6d1c2f0 mem-ID=0 size=8 element-size=8 type=Data data=5fdedc765719c4dd
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2fe6d1c2f0 end_addr=0x2fe6d1c2f7
[notice]{DataBlock::Setup} allocate memory for value:0xddc419545a907a4f size:0x8 Big endian:0x0 to memory:0x2fe6d1c2f8 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000002fe6d1c2f8 mem-ID=0 size=8 element-size=8 type=Data data=4f7a905a5419c4dd
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2fe6d1c2f8 end_addr=0x2fe6d1c2ff
[notice]{DataBlock::Clear} data units are cleared!
[info]{RegisterReserver::ReserveRegister} Reserving register: v16, access: Write, reserve type: User
[info]{Generator::AddLoadRegisterAmbleRequests} register v16 should be reserved now: 1
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} preventing all data page faults.
[notice]{DataBlock::Setup} generate data block start address...0x3a954d67c0 with size:64 and align:64
[notice]{DataBlock::Setup} allocate memory for value:0xddc419257e002df5 size:0x8 Big endian:0x0 to memory:0x3a954d67c0 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000003a954d67c0 mem-ID=0 size=8 element-size=8 type=Data data=f52d007e2519c4dd
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3a954d67c0 end_addr=0x3a954d67c7
[notice]{DataBlock::Setup} allocate memory for value:0xddc419248c8a0d69 size:0x8 Big endian:0x0 to memory:0x3a954d67c8 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000003a954d67c8 mem-ID=0 size=8 element-size=8 type=Data data=690d8a8c2419c4dd
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3a954d67c8 end_addr=0x3a954d67cf
[notice]{DataBlock::Setup} allocate memory for value:0xddc4194b224c2ead size:0x8 Big endian:0x0 to memory:0x3a954d67d0 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000003a954d67d0 mem-ID=0 size=8 element-size=8 type=Data data=ad2e4c224b19c4dd
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3a954d67d0 end_addr=0x3a954d67d7
[notice]{DataBlock::Setup} allocate memory for value:0xddc4195c72f745c0 size:0x8 Big endian:0x0 to memory:0x3a954d67d8 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000003a954d67d8 mem-ID=0 size=8 element-size=8 type=Data data=c045f7725c19c4dd
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3a954d67d8 end_addr=0x3a954d67df
[notice]{DataBlock::Setup} allocate memory for value:0xddc419775c8ae880 size:0x8 Big endian:0x0 to memory:0x3a954d67e0 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000003a954d67e0 mem-ID=0 size=8 element-size=8 type=Data data=80e88a5c7719c4dd
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3a954d67e0 end_addr=0x3a954d67e7
[notice]{DataBlock::Setup} allocate memory for value:0xddc418fe130e18aa size:0x8 Big endian:0x0 to memory:0x3a954d67e8 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000003a954d67e8 mem-ID=0 size=8 element-size=8 type=Data data=aa180e13fe18c4dd
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3a954d67e8 end_addr=0x3a954d67ef
[notice]{DataBlock::Setup} allocate memory for value:0xddc41975741910c7 size:0x8 Big endian:0x0 to memory:0x3a954d67f0 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000003a954d67f0 mem-ID=0 size=8 element-size=8 type=Data data=c71019747519c4dd
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3a954d67f0 end_addr=0x3a954d67f7
[notice]{DataBlock::Setup} allocate memory for value:0xddc419443eca8d59 size:0x8 Big endian:0x0 to memory:0x3a954d67f8 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000003a954d67f8 mem-ID=0 size=8 element-size=8 type=Data data=598dca3e4419c4dd
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3a954d67f8 end_addr=0x3a954d67ff
[notice]{DataBlock::Clear} data units are cleared!
[info]{RegisterReserver::ReserveRegister} Reserving register: v17, access: Write, reserve type: User
[info]{Generator::AddLoadRegisterAmbleRequests} register v17 should be reserved now: 1
[info]{RegisterReserver::ReserveRegister} Reserving register: x17, access: Write, reserve type: User
[info]{Generator::AddLoadRegisterAmbleRequests} register x17 should be reserved now: 1
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0xbfa value 0xbfa
[info] opname=rd
[info]{GenInstructionAgent::HandleNotification} new register initialization: x9
[notice]Committing instruction "LUI x9, 3066" at 0x80011078=>[0]0x80011078 (0xbfa4b7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011078 mem-ID=0 size=4 element-size=4 type=Instruction data=b7a4bf00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011078 end_addr=0x8001107b
[info]current dest entropy:2, resource type: 0
[info]{ GenInstructionAgent::SendInitsToISS} writing register x9 initial value 0x8255034dbd803751
[SimApiHANDCAR::WriteRegister] x9 0x8255034dbd803751/0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x9 value 0xbfa000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x8001107c
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xb47 value 0xb47
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x9, x9, -1209" at 0x8001107c=>[0]0x8001107c (0xb474849b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008001107c mem-ID=0 size=4 element-size=4 type=Instruction data=9b8474b4
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8001107c end_addr=0x8001107f
[notice]retire dest stage: b, access: 0x0, size: 1, type: 0
[info]current source entropy:5, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x9 value 0xbf9b47, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011080
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xe value 0xe
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x9, x9, 0xe" at 0x80011080=>[0]0x80011080 (0xe49493) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011080 mem-ID=0 size=4 element-size=4 type=Instruction data=9394e400
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011080 end_addr=0x80011083
[info]current source entropy:5, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x9 value 0x2fe6d1c000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011084
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x2c0 value 0x2c0
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x9, x9, 704" at 0x80011084=>[0]0x80011084 (0x2c048493) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011084 mem-ID=0 size=4 element-size=4 type=Instruction data=9384042c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011084 end_addr=0x80011087
[info]current source entropy:5, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x9 value 0x2fe6d1c2c0, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011088
[notice]Generating: VL1RE8.V##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[debug]choice tree name: Data alignment choice name: Aligned set weight: 50
[debug]choice tree name: Data alignment choice name: Unaligned set weight: 14
[info]constraint already forced, ignore reservation check
[info] opname=vd
[info] opname=LoadStore-rs1
[notice]Operand : LoadStore-rs1 mask 0x0 value 0x0
[info]{GenInstructionAgent::HandleNotification} new register initialization: v16
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x0=>part 1 PA [0]0x0 size=1, part 2 PA [0]0x0 size=0
[notice]Committing instruction "VL1RE8.V v16, x9" at 0x80011088=>[0]0x80011088 (0x2848807) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011088 mem-ID=0 size=4 element-size=4 type=Instruction data=07888402
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011088 end_addr=0x8001108b
[info]current source entropy:5, resource type: 0
[info]{ GenInstructionAgent::SendInitsToISS} writing register v16_0 initial value 0x7dd7bcf804a74c8f
[SimApiHANDCAR::WriteRegister] v16_0 0x7dd7bcf804a74c8f/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v16_1 initial value 0x2ea31a090e7eee25
[SimApiHANDCAR::WriteRegister] v16_1 0x2ea31a090e7eee25/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v16_2 initial value 0x7ff0000000000000
[SimApiHANDCAR::WriteRegister] v16_2 0x7ff0000000000000/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v16_3 initial value 0x556146bcc3cc6202
[SimApiHANDCAR::WriteRegister] v16_3 0x556146bcc3cc6202/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v16_4 initial value 0xd71444babd2e4373
[SimApiHANDCAR::WriteRegister] v16_4 0xd71444babd2e4373/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v16_5 initial value 0xe368d06ebba6572b
[SimApiHANDCAR::WriteRegister] v16_5 0xe368d06ebba6572b/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v16_6 initial value 0xac7e892d56949f9f
[SimApiHANDCAR::WriteRegister] v16_6 0xac7e892d56949f9f/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v16_7 initial value 0x30d6bb89274173d
[SimApiHANDCAR::WriteRegister] v16_7 0x30d6bb89274173d/0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x8001108c
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v16_0 value 0xddc419444682edbf, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v16_1 value 0xddc4196d6f967c94, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v16_2 value 0xddc41924acb2bed3, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v16_3 value 0xddc41964f8ed3d00, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v16_4 value 0xddc419482c6ee276, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v16_5 value 0xddc4197459e4f992, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v16_6 value 0xddc4195776dcde5f, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v16_7 value 0xddc419545a907a4f, mask 0xffffffffffffffff
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x1d4b value 0x1d4b
[info] opname=rd
[info]{GenInstructionAgent::HandleNotification} new register initialization: x31
[notice]Committing instruction "LUI x31, 7499" at 0x8001108c=>[0]0x8001108c (0x1d4bfb7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008001108c mem-ID=0 size=4 element-size=4 type=Instruction data=b7bfd401
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8001108c end_addr=0x8001108f
[info]current dest entropy:1, resource type: 0
[info]{ GenInstructionAgent::SendInitsToISS} writing register x31 initial value 0xfe4bce2c72ceb35c
[SimApiHANDCAR::WriteRegister] x31 0xfe4bce2c72ceb35c/0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x31 value 0x1d4b000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011090
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xa6b value 0xa6b
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x31, x31, -1429" at 0x80011090=>[0]0x80011090 (0xa6bf8f9b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011090 mem-ID=0 size=4 element-size=4 type=Instruction data=9b8fbfa6
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011090 end_addr=0x80011093
[notice]retire source stage: 10, access: 0x18, size: 1, type: 0
[info]current source entropy:5, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x31 value 0x1d4aa6b, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011094
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xd value 0xd
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x31, x31, 0xd" at 0x80011094=>[0]0x80011094 (0xdf9f93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011094 mem-ID=0 size=4 element-size=4 type=Instruction data=939fdf00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011094 end_addr=0x80011097
[info]current source entropy:5, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x31 value 0x3a954d6000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011098
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x7c0 value 0x7c0
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x31, x31, 1984" at 0x80011098=>[0]0x80011098 (0x7c0f8f93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011098 mem-ID=0 size=4 element-size=4 type=Instruction data=938f0f7c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011098 end_addr=0x8001109b
[info]current source entropy:5, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x31 value 0x3a954d67c0, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x8001109c
[notice]Generating: VL1RE8.V##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[debug]choice tree name: Data alignment choice name: Aligned set weight: 50
[debug]choice tree name: Data alignment choice name: Unaligned set weight: 14
[info]constraint already forced, ignore reservation check
[info] opname=vd
[info] opname=LoadStore-rs1
[notice]Operand : LoadStore-rs1 mask 0x0 value 0x0
[info]{GenInstructionAgent::HandleNotification} new register initialization: v17
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x0=>part 1 PA [0]0x0 size=1, part 2 PA [0]0x0 size=0
[notice]Committing instruction "VL1RE8.V v17, x31" at 0x8001109c=>[0]0x8001109c (0x28f8887) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008001109c mem-ID=0 size=4 element-size=4 type=Instruction data=87888f02
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8001109c end_addr=0x8001109f
[info]current source entropy:5, resource type: 0
[info]{ GenInstructionAgent::SendInitsToISS} writing register v17_0 initial value 0xdf2bf8b4abae653c
[SimApiHANDCAR::WriteRegister] v17_0 0xdf2bf8b4abae653c/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v17_1 initial value 0xeb19fda71d35d967
[SimApiHANDCAR::WriteRegister] v17_1 0xeb19fda71d35d967/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v17_2 initial value 0xef017903b8d7bcb0
[SimApiHANDCAR::WriteRegister] v17_2 0xef017903b8d7bcb0/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v17_3 initial value 0xd4c8a409bab2a7a3
[SimApiHANDCAR::WriteRegister] v17_3 0xd4c8a409bab2a7a3/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v17_4 initial value 0x25642d5b904c74ba
[SimApiHANDCAR::WriteRegister] v17_4 0x25642d5b904c74ba/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v17_5 initial value 0x2c1d618f06cb4f2e
[SimApiHANDCAR::WriteRegister] v17_5 0x2c1d618f06cb4f2e/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v17_6 initial value 0xebaeced3c681828
[SimApiHANDCAR::WriteRegister] v17_6 0xebaeced3c681828/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v17_7 initial value 0xd2002924b668e7e2
[SimApiHANDCAR::WriteRegister] v17_7 0xd2002924b668e7e2/0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800110a0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v17_0 value 0xddc419257e002df5, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v17_1 value 0xddc419248c8a0d69, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v17_2 value 0xddc4194b224c2ead, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v17_3 value 0xddc4195c72f745c0, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v17_4 value 0xddc419775c8ae880, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v17_5 value 0xddc418fe130e18aa, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v17_6 value 0xddc41975741910c7, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v17_7 value 0xddc419443eca8d59, mask 0xffffffffffffffff
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x224 value 0x224
[info] opname=rd
[info]{GenInstructionAgent::HandleNotification} new register initialization: x17
[notice]Committing instruction "LUI x17, 548" at 0x800110a0=>[0]0x800110a0 (0x2248b7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800110a0 mem-ID=0 size=4 element-size=4 type=Instruction data=b7482200
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800110a0 end_addr=0x800110a3
[info]current dest entropy:1, resource type: 0
[info]{ GenInstructionAgent::SendInitsToISS} writing register x17 initial value 0x8548eb959a3a06c
[SimApiHANDCAR::WriteRegister] x17 0x8548eb959a3a06c/0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x17 value 0x224000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800110a4
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xbe7 value 0xbe7
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x17, x17, -1049" at 0x800110a4=>[0]0x800110a4 (0xbe78889b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800110a4 mem-ID=0 size=4 element-size=4 type=Instruction data=9b8878be
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800110a4 end_addr=0x800110a7
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x17 value 0x223be7, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800110a8
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0x10 value 0x10
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x17, x17, 0x10" at 0x800110a8=>[0]0x800110a8 (0x1089893) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800110a8 mem-ID=0 size=4 element-size=4 type=Instruction data=93980801
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800110a8 end_addr=0x800110ab
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x17 value 0x223be70000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800110ac
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x5f7 value 0x5f7
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x17, x17, 1527" at 0x800110ac=>[0]0x800110ac (0x5f788893) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800110ac mem-ID=0 size=4 element-size=4 type=Instruction data=9388785f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800110ac end_addr=0x800110af
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x17 value 0x223be705f7, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800110b0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x17, x17, 0xc" at 0x800110b0=>[0]0x800110b0 (0xc89893) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800110b0 mem-ID=0 size=4 element-size=4 type=Instruction data=9398c800
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800110b0 end_addr=0x800110b3
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x17 value 0x223be705f7000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800110b4
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xb07 value 0xb07
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x17, x17, -1273" at 0x800110b4=>[0]0x800110b4 (0xb0788893) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800110b4 mem-ID=0 size=4 element-size=4 type=Instruction data=938878b0
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800110b4 end_addr=0x800110b7
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x17 value 0x223be705f6b07, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800110b8
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x17, x17, 0xc" at 0x800110b8=>[0]0x800110b8 (0xc89893) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800110b8 mem-ID=0 size=4 element-size=4 type=Instruction data=9398c800
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800110b8 end_addr=0x800110bb
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x17 value 0x223be705f6b07000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800110bc
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x95a value 0x95a
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x17, x17, -1702" at 0x800110bc=>[0]0x800110bc (0x95a88893) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800110bc mem-ID=0 size=4 element-size=4 type=Instruction data=9388a895
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800110bc end_addr=0x800110bf
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x17 value 0x223be705f6b0695a, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800110c0
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : CommitInstruction
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4a3d335719=>part 1 PA [0]0x4a3d335719 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4a3d335719=>part 1 PA [0]0x4a3d335719 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4a3d335719=>part 1 PA [0]0x4a3d335719 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4a3d335719=>part 1 PA [0]0x4a3d335719 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000004a3d335719 mem-ID=0 size=2 element-size=2 type=Data data=ab10
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x4a3d335719 end_addr=0x4a3d33571a
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x736646e5ee=>part 1 PA [0]0x736646e5ee size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x736646e5ee=>part 1 PA [0]0x736646e5ee size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x736646e5ee=>part 1 PA [0]0x736646e5ee size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x736646e5ee=>part 1 PA [0]0x736646e5ee size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000736646e5ee mem-ID=0 size=2 element-size=2 type=Data data=ad71
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x736646e5ee end_addr=0x736646e5ef
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2aa363282d=>part 1 PA [0]0x2aa363282d size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2aa363282d=>part 1 PA [0]0x2aa363282d size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2aa363282d=>part 1 PA [0]0x2aa363282d size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2aa363282d=>part 1 PA [0]0x2aa363282d size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000002aa363282d mem-ID=0 size=2 element-size=2 type=Data data=400c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2aa363282d end_addr=0x2aa363282e
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6aef9da65a=>part 1 PA [0]0x6aef9da65a size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6aef9da65a=>part 1 PA [0]0x6aef9da65a size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6aef9da65a=>part 1 PA [0]0x6aef9da65a size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6aef9da65a=>part 1 PA [0]0x6aef9da65a size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000006aef9da65a mem-ID=0 size=2 element-size=2 type=Data data=6a32
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6aef9da65a end_addr=0x6aef9da65b
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4e231f4bd0=>part 1 PA [0]0x4e231f4bd0 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4e231f4bd0=>part 1 PA [0]0x4e231f4bd0 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4e231f4bd0=>part 1 PA [0]0x4e231f4bd0 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4e231f4bd0=>part 1 PA [0]0x4e231f4bd0 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000004e231f4bd0 mem-ID=0 size=2 element-size=2 type=Data data=0fe4
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x4e231f4bd0 end_addr=0x4e231f4bd1
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7a509562ec=>part 1 PA [0]0x7a509562ec size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7a509562ec=>part 1 PA [0]0x7a509562ec size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7a509562ec=>part 1 PA [0]0x7a509562ec size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7a509562ec=>part 1 PA [0]0x7a509562ec size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007a509562ec mem-ID=0 size=2 element-size=2 type=Data data=0332
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7a509562ec end_addr=0x7a509562ed
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5d6d8d47b9=>part 1 PA [0]0x5d6d8d47b9 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5d6d8d47b9=>part 1 PA [0]0x5d6d8d47b9 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5d6d8d47b9=>part 1 PA [0]0x5d6d8d47b9 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5d6d8d47b9=>part 1 PA [0]0x5d6d8d47b9 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000005d6d8d47b9 mem-ID=0 size=2 element-size=2 type=Data data=7b32
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5d6d8d47b9 end_addr=0x5d6d8d47ba
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5a5140e3a9=>part 1 PA [0]0x5a5140e3a9 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5a5140e3a9=>part 1 PA [0]0x5a5140e3a9 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5a5140e3a9=>part 1 PA [0]0x5a5140e3a9 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5a5140e3a9=>part 1 PA [0]0x5a5140e3a9 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000005a5140e3a9 mem-ID=0 size=2 element-size=2 type=Data data=2fb5
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5a5140e3a9 end_addr=0x5a5140e3aa
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2b74b0974f=>part 1 PA [0]0x2b74b0974f size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2b74b0974f=>part 1 PA [0]0x2b74b0974f size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2b74b0974f=>part 1 PA [0]0x2b74b0974f size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2b74b0974f=>part 1 PA [0]0x2b74b0974f size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000002b74b0974f mem-ID=0 size=2 element-size=2 type=Data data=3f9d
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2b74b0974f end_addr=0x2b74b09750
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2a833a76c3=>part 1 PA [0]0x2a833a76c3 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2a833a76c3=>part 1 PA [0]0x2a833a76c3 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2a833a76c3=>part 1 PA [0]0x2a833a76c3 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2a833a76c3=>part 1 PA [0]0x2a833a76c3 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000002a833a76c3 mem-ID=0 size=2 element-size=2 type=Data data=f89a
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2a833a76c3 end_addr=0x2a833a76c4
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5118fc9807=>part 1 PA [0]0x5118fc9807 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5118fc9807=>part 1 PA [0]0x5118fc9807 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5118fc9807=>part 1 PA [0]0x5118fc9807 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5118fc9807=>part 1 PA [0]0x5118fc9807 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000005118fc9807 mem-ID=0 size=2 element-size=2 type=Data data=fb5f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5118fc9807 end_addr=0x5118fc9808
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6269a7af1a=>part 1 PA [0]0x6269a7af1a size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6269a7af1a=>part 1 PA [0]0x6269a7af1a size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6269a7af1a=>part 1 PA [0]0x6269a7af1a size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6269a7af1a=>part 1 PA [0]0x6269a7af1a size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000006269a7af1a mem-ID=0 size=2 element-size=2 type=Data data=67a3
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6269a7af1a end_addr=0x6269a7af1b
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7d533b51da=>part 1 PA [0]0x7d533b51da size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7d533b51da=>part 1 PA [0]0x7d533b51da size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7d533b51da=>part 1 PA [0]0x7d533b51da size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7d533b51da=>part 1 PA [0]0x7d533b51da size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007d533b51da mem-ID=0 size=2 element-size=2 type=Data data=c56c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7d533b51da end_addr=0x7d533b51db
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x409be8204=>part 1 PA [0]0x409be8204 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x409be8204=>part 1 PA [0]0x409be8204 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x409be8204=>part 1 PA [0]0x409be8204 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x409be8204=>part 1 PA [0]0x409be8204 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000000409be8204 mem-ID=0 size=2 element-size=2 type=Data data=009d
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x409be8204 end_addr=0x409be8205
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7b6ac97a21=>part 1 PA [0]0x7b6ac97a21 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7b6ac97a21=>part 1 PA [0]0x7b6ac97a21 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7b6ac97a21=>part 1 PA [0]0x7b6ac97a21 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7b6ac97a21=>part 1 PA [0]0x7b6ac97a21 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007b6ac97a21 mem-ID=0 size=2 element-size=2 type=Data data=a4c9
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7b6ac97a21 end_addr=0x7b6ac97a22
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4a357af6b3=>part 1 PA [0]0x4a357af6b3 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4a357af6b3=>part 1 PA [0]0x4a357af6b3 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4a357af6b3=>part 1 PA [0]0x4a357af6b3 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4a357af6b3=>part 1 PA [0]0x4a357af6b3 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000004a357af6b3 mem-ID=0 size=2 element-size=2 type=Data data=d193
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x4a357af6b3 end_addr=0x4a357af6b4
[notice]Committing instruction "VSOXEI64.V v12, x17, v16, Unmasked" at 0x800110c0=>[0]0x800110c0 (0xf08f627) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800110c0 mem-ID=0 size=4 element-size=4 type=Instruction data=27f6080f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800110c0 end_addr=0x800110c3
[info]current source entropy:6, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x3a7bf00000
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mcause value 0x6, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mepc value 0x800110c0, mask 0xffffffffffffffff
[notice]{GenInstructionAgent::UpdateRegisterFromSimulation} setting value 0x800110c0 to uninitialized register: mepc exception event? 1, in-exception? 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mtval value 0x4a3d335719, mask 0xffffffffffffffff
[notice]{GenInstructionAgent::UpdateRegisterFromSimulation} setting value 0x4a3d335719 to uninitialized register: mtval exception event? 1, in-exception? 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register vstart value 0x0, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register privilege value 0x3, mask 0x3
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x3a7bf00000
[notice]{GenInstructionAgent::UpdateExceptionEvent} exception ID: 0x6 attributes: 1026774809 description: enter_m
[notice]{GenExceptionAgent::HandleException} exception ID 0x6, enter_m
[notice]VM states: PrivilegeLevel=M MODE=1 MPRV=0 TVM=0 Current Regime: VmPagingRegime Regime Type:M
[notice]{GenExceptionAgentRISCV::NeedRecoveryAddress} found ec value for mcause: 6
[notice]{GenExceptionAgentRISCV::NeedRecoveryAddress} recovery_exception set to: 0
[notice]New Exception Recorded: StoreAmoAddrMisaligned. Exception taken to level 3.
[info]{GenInstructionAgent::ExecuteHandler} starting PC=0x3a7bf00000=>[Default]0x3a7bf00000 memory attributes: 0x3
[notice]Generator mode changed to: ReExe,Exception,NoEscape from: IssSim
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x0 value 0x3a7bf00004, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x3a7bf00080
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x12 value 0x6, mask 0xffffffffffffffff
[notice]{GenInstructionAgent::UpdateRegisterFromSimulation} setting value 0x6 to uninitialized register: x12 exception event? 0, in-exception? 1
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x3a7bf00084
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x12 value 0xc, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x3a7bf00088
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x12 value 0x6, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x3a7bf0008c
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x27 value 0x3a7bf0008c, mask 0xffffffffffffffff
[notice]{GenInstructionAgent::UpdateRegisterFromSimulation} setting value 0x3a7bf0008c to uninitialized register: x27 exception event? 0, in-exception? 1
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x3a7bf00090
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x27 value 0x3a7bf000a0, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x3a7bf00094
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x12 value 0x18, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x3a7bf00098
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x27 value 0x3a7bf000b8, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x3a7bf0009c
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x0 value 0x3a7bf000a0, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x3a7bf000b8
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x0 value 0x3a7bf000bc, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x3a7bf00104
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x27 value 0x800110c0, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x3a7bf00108
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x27 value 0x800110c4, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x3a7bf0010c
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mepc value 0x800110c4, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x0 value 0x800110c0, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x3a7bf00110
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register privilege value 0x3, mask 0x3
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800110c4
[notice]{GenInstructionAgent::UpdateExceptionEvent} exception ID: 0x4e attributes: 0 description: exit_mret
[notice]{GenExceptionAgent::HandleException} exception ID 0x4e, exit_mret
[notice]VM states: PrivilegeLevel=M MODE=1 MPRV=0 TVM=0 Current Regime: VmPagingRegime Regime Type:M
[notice]Generator mode changed to: IssSim from: ReExe,Exception,NoEscape
[notice]{GenInstructionAgent::ExceptionReturn} returned from exception to PC 0x800110c4 re-execution? 0
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : RegisterReservation
[info]{RegisterReserver::UnreserveRegister} Unreserve register: v16, access: Write, reserve type: User
[info]{GenSequenceAgent::RegisterReservation} register reservation do? 0 reg v16 attrs Write is reserved? 0
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : RegisterReservation
[info]{RegisterReserver::UnreserveRegister} Unreserve register: v17, access: Write, reserve type: User
[info]{GenSequenceAgent::RegisterReservation} register reservation do? 0 reg v17 attrs Write is reserved? 0
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : RegisterReservation
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x17, access: Write, reserve type: User
[info]{GenSequenceAgent::RegisterReservation} register reservation do? 0 reg x17 attrs Write is reserved? 0
[notice]GenQueryAgent::HandleQuery : InstructionRecord
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 1
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]Generating: VSOXEI64.V##RISCV
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[debug]choice tree name: Data alignment choice name: Aligned set weight: 50
[debug]choice tree name: Data alignment choice name: Unaligned set weight: 14
[info] opname=vs3
[info]Operand vs3 No Dependency constraint
[info] opname=vm
[info] opname=LoadStore-rs1-vs2
[notice]Operand : LoadStore-rs1-vs2 mask 0x0 value 0x0
[info]Operand rs1 No Dependency constraint
[info]Operand vs2 No Dependency constraint
[notice]{VectorIndexedLoadStoreOperand::GenerateWithPreamble} generated target address 0x366ec16cc8 alignment 2 data size 2 base value 0x814e5345f9d84869
[info]{AddressingOperand::Generate} generated with preamble
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} preventing all data page faults.
[notice]{DataBlock::Setup} generate data block start address...0x3575f66640 with size:64 and align:64
[notice]{DataBlock::Setup} allocate memory for value:0x7eb1acf074e9245f size:0x8 Big endian:0x0 to memory:0x3575f66640 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000003575f66640 mem-ID=0 size=8 element-size=8 type=Data data=5f24e974f0acb17e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3575f66640 end_addr=0x3575f66647
[notice]{DataBlock::Setup} allocate memory for value:0x7eb1ad0c98a8a749 size:0x8 Big endian:0x0 to memory:0x3575f66648 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000003575f66648 mem-ID=0 size=8 element-size=8 type=Data data=49a7a8980cadb17e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3575f66648 end_addr=0x3575f6664f
[notice]{DataBlock::Setup} allocate memory for value:0x7eb1ace4095e5e25 size:0x8 Big endian:0x0 to memory:0x3575f66650 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000003575f66650 mem-ID=0 size=8 element-size=8 type=Data data=255e5e09e4acb17e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3575f66650 end_addr=0x3575f66657
[notice]{DataBlock::Setup} allocate memory for value:0x7eb1ad18140585a1 size:0x8 Big endian:0x0 to memory:0x3575f66658 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000003575f66658 mem-ID=0 size=8 element-size=8 type=Data data=a185051418adb17e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3575f66658 end_addr=0x3575f6665f
[notice]{DataBlock::Setup} allocate memory for value:0x7eb1ad1830a4e273 size:0x8 Big endian:0x0 to memory:0x3575f66660 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000003575f66660 mem-ID=0 size=8 element-size=8 type=Data data=73e2a43018adb17e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3575f66660 end_addr=0x3575f66667
[notice]{DataBlock::Setup} allocate memory for value:0x7eb1acc184225087 size:0x8 Big endian:0x0 to memory:0x3575f66668 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000003575f66668 mem-ID=0 size=8 element-size=8 type=Data data=87502284c1acb17e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3575f66668 end_addr=0x3575f6666f
[notice]{DataBlock::Setup} allocate memory for value:0x7eb1ace106e129bf size:0x8 Big endian:0x0 to memory:0x3575f66670 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000003575f66670 mem-ID=0 size=8 element-size=8 type=Data data=bf29e106e1acb17e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3575f66670 end_addr=0x3575f66677
[notice]{DataBlock::Setup} allocate memory for value:0x7eb1ad3592f3f9ef size:0x8 Big endian:0x0 to memory:0x3575f66678 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000003575f66678 mem-ID=0 size=8 element-size=8 type=Data data=eff9f39235adb17e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3575f66678 end_addr=0x3575f6667f
[notice]{DataBlock::Clear} data units are cleared!
[info]{RegisterReserver::ReserveRegister} Reserving register: v16, access: Write, reserve type: User
[info]{Generator::AddLoadRegisterAmbleRequests} register v16 should be reserved now: 1
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} preventing all data page faults.
[notice]{DataBlock::Setup} generate data block start address...0x12d4c4a3c0 with size:64 and align:64
[notice]{DataBlock::Setup} allocate memory for value:0x7eb1ad27b78e3cb3 size:0x8 Big endian:0x0 to memory:0x12d4c4a3c0 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000012d4c4a3c0 mem-ID=0 size=8 element-size=8 type=Data data=b33c8eb727adb17e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x12d4c4a3c0 end_addr=0x12d4c4a3c7
[notice]{DataBlock::Setup} allocate memory for value:0x7eb1ad18bf90e905 size:0x8 Big endian:0x0 to memory:0x12d4c4a3c8 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000012d4c4a3c8 mem-ID=0 size=8 element-size=8 type=Data data=05e990bf18adb17e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x12d4c4a3c8 end_addr=0x12d4c4a3cf
[notice]{DataBlock::Setup} allocate memory for value:0x7eb1ad33622c27b7 size:0x8 Big endian:0x0 to memory:0x12d4c4a3d0 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000012d4c4a3d0 mem-ID=0 size=8 element-size=8 type=Data data=b7272c6233adb17e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x12d4c4a3d0 end_addr=0x12d4c4a3d7
[notice]{DataBlock::Setup} allocate memory for value:0x7eb1ad004ce988e3 size:0x8 Big endian:0x0 to memory:0x12d4c4a3d8 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000012d4c4a3d8 mem-ID=0 size=8 element-size=8 type=Data data=e388e94c00adb17e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x12d4c4a3d8 end_addr=0x12d4c4a3df
[notice]{DataBlock::Setup} allocate memory for value:0x7eb1ad071e562513 size:0x8 Big endian:0x0 to memory:0x12d4c4a3e0 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000012d4c4a3e0 mem-ID=0 size=8 element-size=8 type=Data data=1325561e07adb17e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x12d4c4a3e0 end_addr=0x12d4c4a3e7
[notice]{DataBlock::Setup} allocate memory for value:0x7eb1acfa4082c899 size:0x8 Big endian:0x0 to memory:0x12d4c4a3e8 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000012d4c4a3e8 mem-ID=0 size=8 element-size=8 type=Data data=99c88240faacb17e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x12d4c4a3e8 end_addr=0x12d4c4a3ef
[notice]{DataBlock::Setup} allocate memory for value:0x7eb1ad13ef42776f size:0x8 Big endian:0x0 to memory:0x12d4c4a3f0 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000012d4c4a3f0 mem-ID=0 size=8 element-size=8 type=Data data=6f7742ef13adb17e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x12d4c4a3f0 end_addr=0x12d4c4a3f7
[notice]{DataBlock::Setup} allocate memory for value:0x7eb1ad2f7bfcef0d size:0x8 Big endian:0x0 to memory:0x12d4c4a3f8 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000012d4c4a3f8 mem-ID=0 size=8 element-size=8 type=Data data=0deffc7b2fadb17e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x12d4c4a3f8 end_addr=0x12d4c4a3ff
[notice]{DataBlock::Clear} data units are cleared!
[info]{RegisterReserver::ReserveRegister} Reserving register: v17, access: Write, reserve type: User
[info]{Generator::AddLoadRegisterAmbleRequests} register v17 should be reserved now: 1
[info]{RegisterReserver::ReserveRegister} Reserving register: x1, access: Write, reserve type: User
[info]{Generator::AddLoadRegisterAmbleRequests} register x1 should be reserved now: 1
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x1abb value 0x1abb
[info] opname=rd
[info]{GenInstructionAgent::HandleNotification} new register initialization: x28
[notice]Committing instruction "LUI x28, 6843" at 0x800110c4=>[0]0x800110c4 (0x1abbe37) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800110c4 mem-ID=0 size=4 element-size=4 type=Instruction data=37beab01
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800110c4 end_addr=0x800110c7
[info]current dest entropy:1, resource type: 0
[info]{ GenInstructionAgent::SendInitsToISS} writing register x28 initial value 0xdf5f0dd3fc7a0b6a
[SimApiHANDCAR::WriteRegister] x28 0xdf5f0dd3fc7a0b6a/0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x28 value 0x1abb000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800110c8
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xfb3 value 0xfb3
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x28, x28, -77" at 0x800110c8=>[0]0x800110c8 (0xfb3e0e1b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800110c8 mem-ID=0 size=4 element-size=4 type=Instruction data=1b0e3efb
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800110c8 end_addr=0x800110cb
[info]current source entropy:7, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x28 value 0x1abafb3, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800110cc
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xd value 0xd
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x28, x28, 0xd" at 0x800110cc=>[0]0x800110cc (0xde1e13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800110cc mem-ID=0 size=4 element-size=4 type=Instruction data=131ede00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800110cc end_addr=0x800110cf
[notice]retire source stage: 1f, access: 0x1e, size: 1, type: 0
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x28 value 0x3575f66000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800110d0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x640 value 0x640
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x28, x28, 1600" at 0x800110d0=>[0]0x800110d0 (0x640e0e13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800110d0 mem-ID=0 size=4 element-size=4 type=Instruction data=130e0e64
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800110d0 end_addr=0x800110d3
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x28 value 0x3575f66640, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800110d4
[notice]Generating: VL1RE8.V##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[debug]choice tree name: Data alignment choice name: Aligned set weight: 50
[debug]choice tree name: Data alignment choice name: Unaligned set weight: 14
[info]constraint already forced, ignore reservation check
[info] opname=vd
[info] opname=LoadStore-rs1
[notice]Operand : LoadStore-rs1 mask 0x0 value 0x0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x0=>part 1 PA [0]0x0 size=1, part 2 PA [0]0x0 size=0
[notice]Committing instruction "VL1RE8.V v16, x28" at 0x800110d4=>[0]0x800110d4 (0x28e0807) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800110d4 mem-ID=0 size=4 element-size=4 type=Instruction data=07088e02
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800110d4 end_addr=0x800110d7
[info]current source entropy:6, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800110d8
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v16_0 value 0x7eb1acf074e9245f, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v16_1 value 0x7eb1ad0c98a8a749, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v16_2 value 0x7eb1ace4095e5e25, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v16_3 value 0x7eb1ad18140585a1, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v16_4 value 0x7eb1ad1830a4e273, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v16_5 value 0x7eb1acc184225087, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v16_6 value 0x7eb1ace106e129bf, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v16_7 value 0x7eb1ad3592f3f9ef, mask 0xffffffffffffffff
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x96a value 0x96a
[info] opname=rd
[info]{GenInstructionAgent::HandleNotification} new register initialization: x4
[notice]Committing instruction "LUI x4, 2410" at 0x800110d8=>[0]0x800110d8 (0x96a237) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800110d8 mem-ID=0 size=4 element-size=4 type=Instruction data=37a29600
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800110d8 end_addr=0x800110db
[info]current dest entropy:1, resource type: 0
[info]{ GenInstructionAgent::SendInitsToISS} writing register x4 initial value 0xb5b3660a88f7b44c
[SimApiHANDCAR::WriteRegister] x4 0xb5b3660a88f7b44c/0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x4 value 0x96a000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800110dc
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x625 value 0x625
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x4, x4, 1573" at 0x800110dc=>[0]0x800110dc (0x6252021b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800110dc mem-ID=0 size=4 element-size=4 type=Instruction data=1b025262
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800110dc end_addr=0x800110df
[info]current source entropy:7, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x4 value 0x96a625, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800110e0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xd value 0xd
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x4, x4, 0xd" at 0x800110e0=>[0]0x800110e0 (0xd21213) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800110e0 mem-ID=0 size=4 element-size=4 type=Instruction data=1312d200
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800110e0 end_addr=0x800110e3
[notice]retire source stage: 4, access: 0x8, size: 1, type: 0
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x4 value 0x12d4c4a000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800110e4
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x3c0 value 0x3c0
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x4, x4, 960" at 0x800110e4=>[0]0x800110e4 (0x3c020213) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800110e4 mem-ID=0 size=4 element-size=4 type=Instruction data=1302023c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800110e4 end_addr=0x800110e7
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x4 value 0x12d4c4a3c0, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800110e8
[notice]Generating: VL1RE8.V##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[debug]choice tree name: Data alignment choice name: Aligned set weight: 50
[debug]choice tree name: Data alignment choice name: Unaligned set weight: 14
[info]constraint already forced, ignore reservation check
[info] opname=vd
[info] opname=LoadStore-rs1
[notice]Operand : LoadStore-rs1 mask 0x0 value 0x0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x0=>part 1 PA [0]0x0 size=1, part 2 PA [0]0x0 size=0
[notice]Committing instruction "VL1RE8.V v17, x4" at 0x800110e8=>[0]0x800110e8 (0x2820887) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800110e8 mem-ID=0 size=4 element-size=4 type=Instruction data=87088202
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800110e8 end_addr=0x800110eb
[info]current source entropy:6, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800110ec
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v17_0 value 0x7eb1ad27b78e3cb3, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v17_1 value 0x7eb1ad18bf90e905, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v17_2 value 0x7eb1ad33622c27b7, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v17_3 value 0x7eb1ad004ce988e3, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v17_4 value 0x7eb1ad071e562513, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v17_5 value 0x7eb1acfa4082c899, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v17_6 value 0x7eb1ad13ef42776f, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v17_7 value 0x7eb1ad2f7bfcef0d, mask 0xffffffffffffffff
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x2054 value 0x2054
[info] opname=rd
[info]{GenInstructionAgent::HandleNotification} new register initialization: x1
[notice]Committing instruction "LUI x1, 8276" at 0x800110ec=>[0]0x800110ec (0x20540b7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800110ec mem-ID=0 size=4 element-size=4 type=Instruction data=b7400502
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800110ec end_addr=0x800110ef
[info]current dest entropy:1, resource type: 0
[info]{ GenInstructionAgent::SendInitsToISS} writing register x1 initial value 0xe5bd824b965f8cab
[SimApiHANDCAR::WriteRegister] x1 0xe5bd824b965f8cab/0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x1 value 0x2054000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800110f0
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x94d value 0x94d
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x1, x1, -1715" at 0x800110f0=>[0]0x800110f0 (0x94d0809b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800110f0 mem-ID=0 size=4 element-size=4 type=Instruction data=9b80d094
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800110f0 end_addr=0x800110f3
[info]current source entropy:7, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x1 value 0x205394d, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800110f4
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xd value 0xd
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x1, x1, 0xd" at 0x800110f4=>[0]0x800110f4 (0xd09093) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800110f4 mem-ID=0 size=4 element-size=4 type=Instruction data=9390d000
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800110f4 end_addr=0x800110f7
[notice]retire source stage: 9, access: 0x3, size: 1, type: 0
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x1 value 0x40a729a000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800110f8
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x2fd value 0x2fd
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x1, x1, 765" at 0x800110f8=>[0]0x800110f8 (0x2fd08093) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800110f8 mem-ID=0 size=4 element-size=4 type=Instruction data=9380d02f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800110f8 end_addr=0x800110fb
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x1 value 0x40a729a2fd, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800110fc
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xd value 0xd
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x1, x1, 0xd" at 0x800110fc=>[0]0x800110fc (0xd09093) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800110fc mem-ID=0 size=4 element-size=4 type=Instruction data=9390d000
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800110fc end_addr=0x800110ff
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x1 value 0x814e5345fa000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011100
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xd85 value 0xd85
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x1, x1, -635" at 0x80011100=>[0]0x80011100 (0xd8508093) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011100 mem-ID=0 size=4 element-size=4 type=Instruction data=938050d8
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011100 end_addr=0x80011103
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x1 value 0x814e5345f9d85, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011104
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x1, x1, 0xc" at 0x80011104=>[0]0x80011104 (0xc09093) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011104 mem-ID=0 size=4 element-size=4 type=Instruction data=9390c000
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011104 end_addr=0x80011107
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x1 value 0x814e5345f9d85000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011108
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x869 value 0x869
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x1, x1, -1943" at 0x80011108=>[0]0x80011108 (0x86908093) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011108 mem-ID=0 size=4 element-size=4 type=Instruction data=93809086
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011108 end_addr=0x8001110b
[notice]retire source stage: e, access: 0x9, size: 1, type: 0
[info]current source entropy:5, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x1 value 0x814e5345f9d84869, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x8001110c
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : CommitInstruction
[info] randomize the big data for "Signed saturated plug one"
[info]{GenInstructionAgent::HandleNotification} new register initialization: v18
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x366ec16cc8=>part 1 PA [0]0x366ec16cc8 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x366ec16cc8=>part 1 PA [0]0x366ec16cc8 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x366ec16cc8=>part 1 PA [0]0x366ec16cc8 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x366ec16cc8=>part 1 PA [0]0x366ec16cc8 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000366ec16cc8 mem-ID=0 size=2 element-size=2 type=Data data=5b66
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x366ec16cc8 end_addr=0x366ec16cc9
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x529280efb2=>part 1 PA [0]0x529280efb2 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x529280efb2=>part 1 PA [0]0x529280efb2 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x529280efb2=>part 1 PA [0]0x529280efb2 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x529280efb2=>part 1 PA [0]0x529280efb2 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000529280efb2 mem-ID=0 size=2 element-size=2 type=Data data=522e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x529280efb2 end_addr=0x529280efb3
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2a0336a68e=>part 1 PA [0]0x2a0336a68e size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2a0336a68e=>part 1 PA [0]0x2a0336a68e size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2a0336a68e=>part 1 PA [0]0x2a0336a68e size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2a0336a68e=>part 1 PA [0]0x2a0336a68e size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000002a0336a68e mem-ID=0 size=2 element-size=2 type=Data data=e714
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2a0336a68e end_addr=0x2a0336a68f
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5e0dddce0a=>part 1 PA [0]0x5e0dddce0a size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5e0dddce0a=>part 1 PA [0]0x5e0dddce0a size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5e0dddce0a=>part 1 PA [0]0x5e0dddce0a size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5e0dddce0a=>part 1 PA [0]0x5e0dddce0a size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000005e0dddce0a mem-ID=0 size=2 element-size=2 type=Data data=74e5
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5e0dddce0a end_addr=0x5e0dddce0b
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5e2a7d2adc=>part 1 PA [0]0x5e2a7d2adc size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5e2a7d2adc=>part 1 PA [0]0x5e2a7d2adc size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5e2a7d2adc=>part 1 PA [0]0x5e2a7d2adc size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5e2a7d2adc=>part 1 PA [0]0x5e2a7d2adc size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000005e2a7d2adc mem-ID=0 size=2 element-size=2 type=Data data=be31
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5e2a7d2adc end_addr=0x5e2a7d2add
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x77dfa98f0=>part 1 PA [0]0x77dfa98f0 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x77dfa98f0=>part 1 PA [0]0x77dfa98f0 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x77dfa98f0=>part 1 PA [0]0x77dfa98f0 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x77dfa98f0=>part 1 PA [0]0x77dfa98f0 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000077dfa98f0 mem-ID=0 size=2 element-size=2 type=Data data=8e18
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x77dfa98f0 end_addr=0x77dfa98f1
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2700b97228=>part 1 PA [0]0x2700b97228 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2700b97228=>part 1 PA [0]0x2700b97228 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2700b97228=>part 1 PA [0]0x2700b97228 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2700b97228=>part 1 PA [0]0x2700b97228 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000002700b97228 mem-ID=0 size=2 element-size=2 type=Data data=fc3b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2700b97228 end_addr=0x2700b97229
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7b8ccc4258=>part 1 PA [0]0x7b8ccc4258 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7b8ccc4258=>part 1 PA [0]0x7b8ccc4258 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7b8ccc4258=>part 1 PA [0]0x7b8ccc4258 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7b8ccc4258=>part 1 PA [0]0x7b8ccc4258 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007b8ccc4258 mem-ID=0 size=2 element-size=2 type=Data data=84e4
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7b8ccc4258 end_addr=0x7b8ccc4259
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6db166851c=>part 1 PA [0]0x6db166851c size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6db166851c=>part 1 PA [0]0x6db166851c size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6db166851c=>part 1 PA [0]0x6db166851c size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6db166851c=>part 1 PA [0]0x6db166851c size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000006db166851c mem-ID=0 size=2 element-size=2 type=Data data=9496
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6db166851c end_addr=0x6db166851d
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5eb969316e=>part 1 PA [0]0x5eb969316e size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5eb969316e=>part 1 PA [0]0x5eb969316e size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5eb969316e=>part 1 PA [0]0x5eb969316e size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5eb969316e=>part 1 PA [0]0x5eb969316e size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000005eb969316e mem-ID=0 size=2 element-size=2 type=Data data=8e08
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5eb969316e end_addr=0x5eb969316f
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x795c047020=>part 1 PA [0]0x795c047020 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x795c047020=>part 1 PA [0]0x795c047020 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x795c047020=>part 1 PA [0]0x795c047020 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x795c047020=>part 1 PA [0]0x795c047020 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000795c047020 mem-ID=0 size=2 element-size=2 type=Data data=e535
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x795c047020 end_addr=0x795c047021
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4646c1d14c=>part 1 PA [0]0x4646c1d14c size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4646c1d14c=>part 1 PA [0]0x4646c1d14c size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4646c1d14c=>part 1 PA [0]0x4646c1d14c size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4646c1d14c=>part 1 PA [0]0x4646c1d14c size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000004646c1d14c mem-ID=0 size=2 element-size=2 type=Data data=8743
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x4646c1d14c end_addr=0x4646c1d14d
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4d182e6d7c=>part 1 PA [0]0x4d182e6d7c size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4d182e6d7c=>part 1 PA [0]0x4d182e6d7c size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4d182e6d7c=>part 1 PA [0]0x4d182e6d7c size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4d182e6d7c=>part 1 PA [0]0x4d182e6d7c size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000004d182e6d7c mem-ID=0 size=2 element-size=2 type=Data data=5d86
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x4d182e6d7c end_addr=0x4d182e6d7d
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x403a5b1102=>part 1 PA [0]0x403a5b1102 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x403a5b1102=>part 1 PA [0]0x403a5b1102 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x403a5b1102=>part 1 PA [0]0x403a5b1102 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x403a5b1102=>part 1 PA [0]0x403a5b1102 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000403a5b1102 mem-ID=0 size=2 element-size=2 type=Data data=1be4
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x403a5b1102 end_addr=0x403a5b1103
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x59e91abfd8=>part 1 PA [0]0x59e91abfd8 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x59e91abfd8=>part 1 PA [0]0x59e91abfd8 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x59e91abfd8=>part 1 PA [0]0x59e91abfd8 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x59e91abfd8=>part 1 PA [0]0x59e91abfd8 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000059e91abfd8 mem-ID=0 size=2 element-size=2 type=Data data=b8b9
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x59e91abfd8 end_addr=0x59e91abfd9
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7575d53776=>part 1 PA [0]0x7575d53776 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7575d53776=>part 1 PA [0]0x7575d53776 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7575d53776=>part 1 PA [0]0x7575d53776 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7575d53776=>part 1 PA [0]0x7575d53776 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007575d53776 mem-ID=0 size=2 element-size=2 type=Data data=33f3
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7575d53776 end_addr=0x7575d53777
[notice]Committing instruction "VSOXEI64.V v18, x1, v16, Vector result" at 0x8001110c=>[0]0x8001110c (0xd00f927) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008001110c mem-ID=0 size=4 element-size=4 type=Instruction data=27f9000d
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8001110c end_addr=0x8001110f
[info]current source entropy:5, resource type: 0
[info]{ GenInstructionAgent::SendInitsToISS} writing register v18_0 initial value 0xbd8b3599c8777bc3
[SimApiHANDCAR::WriteRegister] v18_0 0xbd8b3599c8777bc3/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v18_1 initial value 0x1daa795fc1de15f3
[SimApiHANDCAR::WriteRegister] v18_1 0x1daa795fc1de15f3/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v18_2 initial value 0x49d8f36b186a2658
[SimApiHANDCAR::WriteRegister] v18_2 0x49d8f36b186a2658/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v18_3 initial value 0xde1a852ef6dd7bd7
[SimApiHANDCAR::WriteRegister] v18_3 0xde1a852ef6dd7bd7/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v18_4 initial value 0x62b0993c78fc20ef
[SimApiHANDCAR::WriteRegister] v18_4 0x62b0993c78fc20ef/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v18_5 initial value 0x6d759d9b81ca79b9
[SimApiHANDCAR::WriteRegister] v18_5 0x6d759d9b81ca79b9/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v18_6 initial value 0xd187598e61cce348
[SimApiHANDCAR::WriteRegister] v18_6 0xd187598e61cce348/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v18_7 initial value 0x63736b0a1eae9c2a
[SimApiHANDCAR::WriteRegister] v18_7 0x63736b0a1eae9c2a/0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011110
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x366ec16cc8
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x2a0336a68e
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x5e0dddce0a
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x4d182e6d7c
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x403a5b1102
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x7575d53776
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : RegisterReservation
[info]{RegisterReserver::UnreserveRegister} Unreserve register: v16, access: Write, reserve type: User
[info]{GenSequenceAgent::RegisterReservation} register reservation do? 0 reg v16 attrs Write is reserved? 0
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : RegisterReservation
[info]{RegisterReserver::UnreserveRegister} Unreserve register: v17, access: Write, reserve type: User
[info]{GenSequenceAgent::RegisterReservation} register reservation do? 0 reg v17 attrs Write is reserved? 0
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : RegisterReservation
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x1, access: Write, reserve type: User
[info]{GenSequenceAgent::RegisterReservation} register reservation do? 0 reg x1 attrs Write is reserved? 0
[notice]GenQueryAgent::HandleQuery : InstructionRecord
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 1
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]Generating: VSOXEI8.V##RISCV
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[debug]choice tree name: Data alignment choice name: Aligned set weight: 50
[debug]choice tree name: Data alignment choice name: Unaligned set weight: 14
[info] opname=vs3
[info]Operand vs3 No Dependency constraint
[info] opname=vm
[info] opname=LoadStore-rs1-vs2
[notice]Operand : LoadStore-rs1-vs2 mask 0x0 value 0x0
[info]{ResourceDependence::GetInterDependenceConstraint} GPR, OnSource entropy stable? 0
[info]Operand rs1 No Dependency constraint
[info]Operand vs2 No Dependency constraint
[notice]{VectorIndexedLoadStoreOperand::GenerateWithPreamble} generated target address 0x58525d60f0 alignment 2 data size 2 base value 0x58525d601c
[info]{AddressingOperand::Generate} generated with preamble
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} preventing all data page faults.
[notice]{DataBlock::Setup} generate data block start address...0x55146aa240 with size:64 and align:64
[notice]{DataBlock::Setup} allocate memory for value:0xd4 size:0x1 Big endian:0x0 to memory:0x55146aa240 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000055146aa240 mem-ID=0 size=1 element-size=1 type=Data data=d4
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x55146aa240 end_addr=0x55146aa240
[notice]{DataBlock::Setup} allocate memory for value:0x6 size:0x1 Big endian:0x0 to memory:0x55146aa241 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000055146aa241 mem-ID=0 size=1 element-size=1 type=Data data=06
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x55146aa241 end_addr=0x55146aa241
[notice]{DataBlock::Setup} allocate memory for value:0x60 size:0x1 Big endian:0x0 to memory:0x55146aa242 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000055146aa242 mem-ID=0 size=1 element-size=1 type=Data data=60
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x55146aa242 end_addr=0x55146aa242
[notice]{DataBlock::Setup} allocate memory for value:0x96 size:0x1 Big endian:0x0 to memory:0x55146aa243 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000055146aa243 mem-ID=0 size=1 element-size=1 type=Data data=96
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x55146aa243 end_addr=0x55146aa243
[notice]{DataBlock::Setup} allocate memory for value:0xaa size:0x1 Big endian:0x0 to memory:0x55146aa244 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000055146aa244 mem-ID=0 size=1 element-size=1 type=Data data=aa
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x55146aa244 end_addr=0x55146aa244
[notice]{DataBlock::Setup} allocate memory for value:0x74 size:0x1 Big endian:0x0 to memory:0x55146aa245 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000055146aa245 mem-ID=0 size=1 element-size=1 type=Data data=74
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x55146aa245 end_addr=0x55146aa245
[notice]{DataBlock::Setup} allocate memory for value:0x76 size:0x1 Big endian:0x0 to memory:0x55146aa246 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000055146aa246 mem-ID=0 size=1 element-size=1 type=Data data=76
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x55146aa246 end_addr=0x55146aa246
[notice]{DataBlock::Setup} allocate memory for value:0x2a size:0x1 Big endian:0x0 to memory:0x55146aa247 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000055146aa247 mem-ID=0 size=1 element-size=1 type=Data data=2a
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x55146aa247 end_addr=0x55146aa247
[notice]{DataBlock::Setup} allocate memory for value:0xdc size:0x1 Big endian:0x0 to memory:0x55146aa248 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000055146aa248 mem-ID=0 size=1 element-size=1 type=Data data=dc
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x55146aa248 end_addr=0x55146aa248
[notice]{DataBlock::Setup} allocate memory for value:0x5a size:0x1 Big endian:0x0 to memory:0x55146aa249 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000055146aa249 mem-ID=0 size=1 element-size=1 type=Data data=5a
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x55146aa249 end_addr=0x55146aa249
[notice]{DataBlock::Setup} allocate memory for value:0x58 size:0x1 Big endian:0x0 to memory:0x55146aa24a bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000055146aa24a mem-ID=0 size=1 element-size=1 type=Data data=58
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x55146aa24a end_addr=0x55146aa24a
[notice]{DataBlock::Setup} allocate memory for value:0x34 size:0x1 Big endian:0x0 to memory:0x55146aa24b bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000055146aa24b mem-ID=0 size=1 element-size=1 type=Data data=34
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x55146aa24b end_addr=0x55146aa24b
[notice]{DataBlock::Setup} allocate memory for value:0x4e size:0x1 Big endian:0x0 to memory:0x55146aa24c bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000055146aa24c mem-ID=0 size=1 element-size=1 type=Data data=4e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x55146aa24c end_addr=0x55146aa24c
[notice]{DataBlock::Setup} allocate memory for value:0xe4 size:0x1 Big endian:0x0 to memory:0x55146aa24d bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000055146aa24d mem-ID=0 size=1 element-size=1 type=Data data=e4
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x55146aa24d end_addr=0x55146aa24d
[notice]{DataBlock::Setup} allocate memory for value:0xc size:0x1 Big endian:0x0 to memory:0x55146aa24e bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000055146aa24e mem-ID=0 size=1 element-size=1 type=Data data=0c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x55146aa24e end_addr=0x55146aa24e
[notice]{DataBlock::Setup} allocate memory for value:0xa size:0x1 Big endian:0x0 to memory:0x55146aa24f bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000055146aa24f mem-ID=0 size=1 element-size=1 type=Data data=0a
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x55146aa24f end_addr=0x55146aa24f
[notice]{DataBlock::Setup} allocate memory for value:0xf1 size:0x1 Big endian:0x0 to memory:0x55146aa250 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000055146aa250 mem-ID=0 size=1 element-size=1 type=Data data=f1
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x55146aa250 end_addr=0x55146aa250
[notice]{DataBlock::Setup} allocate memory for value:0xe8 size:0x1 Big endian:0x0 to memory:0x55146aa251 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000055146aa251 mem-ID=0 size=1 element-size=1 type=Data data=e8
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x55146aa251 end_addr=0x55146aa251
[notice]{DataBlock::Setup} allocate memory for value:0x2d size:0x1 Big endian:0x0 to memory:0x55146aa252 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000055146aa252 mem-ID=0 size=1 element-size=1 type=Data data=2d
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x55146aa252 end_addr=0x55146aa252
[notice]{DataBlock::Setup} allocate memory for value:0xee size:0x1 Big endian:0x0 to memory:0x55146aa253 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000055146aa253 mem-ID=0 size=1 element-size=1 type=Data data=ee
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x55146aa253 end_addr=0x55146aa253
[notice]{DataBlock::Setup} allocate memory for value:0x49 size:0x1 Big endian:0x0 to memory:0x55146aa254 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000055146aa254 mem-ID=0 size=1 element-size=1 type=Data data=49
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x55146aa254 end_addr=0x55146aa254
[notice]{DataBlock::Setup} allocate memory for value:0x6b size:0x1 Big endian:0x0 to memory:0x55146aa255 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000055146aa255 mem-ID=0 size=1 element-size=1 type=Data data=6b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x55146aa255 end_addr=0x55146aa255
[notice]{DataBlock::Setup} allocate memory for value:0xe6 size:0x1 Big endian:0x0 to memory:0x55146aa256 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000055146aa256 mem-ID=0 size=1 element-size=1 type=Data data=e6
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x55146aa256 end_addr=0x55146aa256
[notice]{DataBlock::Setup} allocate memory for value:0xda size:0x1 Big endian:0x0 to memory:0x55146aa257 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000055146aa257 mem-ID=0 size=1 element-size=1 type=Data data=da
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x55146aa257 end_addr=0x55146aa257
[notice]{DataBlock::Setup} allocate memory for value:0x45 size:0x1 Big endian:0x0 to memory:0x55146aa258 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000055146aa258 mem-ID=0 size=1 element-size=1 type=Data data=45
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x55146aa258 end_addr=0x55146aa258
[notice]{DataBlock::Setup} allocate memory for value:0x82 size:0x1 Big endian:0x0 to memory:0x55146aa259 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000055146aa259 mem-ID=0 size=1 element-size=1 type=Data data=82
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x55146aa259 end_addr=0x55146aa259
[notice]{DataBlock::Setup} allocate memory for value:0x8b size:0x1 Big endian:0x0 to memory:0x55146aa25a bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000055146aa25a mem-ID=0 size=1 element-size=1 type=Data data=8b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x55146aa25a end_addr=0x55146aa25a
[notice]{DataBlock::Setup} allocate memory for value:0x2a size:0x1 Big endian:0x0 to memory:0x55146aa25b bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000055146aa25b mem-ID=0 size=1 element-size=1 type=Data data=2a
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x55146aa25b end_addr=0x55146aa25b
[notice]{DataBlock::Setup} allocate memory for value:0x58 size:0x1 Big endian:0x0 to memory:0x55146aa25c bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000055146aa25c mem-ID=0 size=1 element-size=1 type=Data data=58
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x55146aa25c end_addr=0x55146aa25c
[notice]{DataBlock::Setup} allocate memory for value:0xa size:0x1 Big endian:0x0 to memory:0x55146aa25d bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000055146aa25d mem-ID=0 size=1 element-size=1 type=Data data=0a
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x55146aa25d end_addr=0x55146aa25d
[notice]{DataBlock::Setup} allocate memory for value:0x86 size:0x1 Big endian:0x0 to memory:0x55146aa25e bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000055146aa25e mem-ID=0 size=1 element-size=1 type=Data data=86
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x55146aa25e end_addr=0x55146aa25e
[notice]{DataBlock::Setup} allocate memory for value:0xee size:0x1 Big endian:0x0 to memory:0x55146aa25f bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000055146aa25f mem-ID=0 size=1 element-size=1 type=Data data=ee
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x55146aa25f end_addr=0x55146aa25f
[notice]{DataBlock::Setup} allocate memory for value:0xb6 size:0x1 Big endian:0x0 to memory:0x55146aa260 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000055146aa260 mem-ID=0 size=1 element-size=1 type=Data data=b6
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x55146aa260 end_addr=0x55146aa260
[notice]{DataBlock::Setup} allocate memory for value:0x87 size:0x1 Big endian:0x0 to memory:0x55146aa261 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000055146aa261 mem-ID=0 size=1 element-size=1 type=Data data=87
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x55146aa261 end_addr=0x55146aa261
[notice]{DataBlock::Setup} allocate memory for value:0xe3 size:0x1 Big endian:0x0 to memory:0x55146aa262 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000055146aa262 mem-ID=0 size=1 element-size=1 type=Data data=e3
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x55146aa262 end_addr=0x55146aa262
[notice]{DataBlock::Setup} allocate memory for value:0x22 size:0x1 Big endian:0x0 to memory:0x55146aa263 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000055146aa263 mem-ID=0 size=1 element-size=1 type=Data data=22
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x55146aa263 end_addr=0x55146aa263
[notice]{DataBlock::Setup} allocate memory for value:0xeb size:0x1 Big endian:0x0 to memory:0x55146aa264 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000055146aa264 mem-ID=0 size=1 element-size=1 type=Data data=eb
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x55146aa264 end_addr=0x55146aa264
[notice]{DataBlock::Setup} allocate memory for value:0xc size:0x1 Big endian:0x0 to memory:0x55146aa265 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000055146aa265 mem-ID=0 size=1 element-size=1 type=Data data=0c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x55146aa265 end_addr=0x55146aa265
[notice]{DataBlock::Setup} allocate memory for value:0xb0 size:0x1 Big endian:0x0 to memory:0x55146aa266 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000055146aa266 mem-ID=0 size=1 element-size=1 type=Data data=b0
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x55146aa266 end_addr=0x55146aa266
[notice]{DataBlock::Setup} allocate memory for value:0xdc size:0x1 Big endian:0x0 to memory:0x55146aa267 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000055146aa267 mem-ID=0 size=1 element-size=1 type=Data data=dc
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x55146aa267 end_addr=0x55146aa267
[notice]{DataBlock::Setup} allocate memory for value:0x8c size:0x1 Big endian:0x0 to memory:0x55146aa268 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000055146aa268 mem-ID=0 size=1 element-size=1 type=Data data=8c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x55146aa268 end_addr=0x55146aa268
[notice]{DataBlock::Setup} allocate memory for value:0xb8 size:0x1 Big endian:0x0 to memory:0x55146aa269 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000055146aa269 mem-ID=0 size=1 element-size=1 type=Data data=b8
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x55146aa269 end_addr=0x55146aa269
[notice]{DataBlock::Setup} allocate memory for value:0x1f size:0x1 Big endian:0x0 to memory:0x55146aa26a bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000055146aa26a mem-ID=0 size=1 element-size=1 type=Data data=1f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x55146aa26a end_addr=0x55146aa26a
[notice]{DataBlock::Setup} allocate memory for value:0x21 size:0x1 Big endian:0x0 to memory:0x55146aa26b bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000055146aa26b mem-ID=0 size=1 element-size=1 type=Data data=21
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x55146aa26b end_addr=0x55146aa26b
[notice]{DataBlock::Setup} allocate memory for value:0x56 size:0x1 Big endian:0x0 to memory:0x55146aa26c bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000055146aa26c mem-ID=0 size=1 element-size=1 type=Data data=56
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x55146aa26c end_addr=0x55146aa26c
[notice]{DataBlock::Setup} allocate memory for value:0x69 size:0x1 Big endian:0x0 to memory:0x55146aa26d bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000055146aa26d mem-ID=0 size=1 element-size=1 type=Data data=69
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x55146aa26d end_addr=0x55146aa26d
[notice]{DataBlock::Setup} allocate memory for value:0x2e size:0x1 Big endian:0x0 to memory:0x55146aa26e bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000055146aa26e mem-ID=0 size=1 element-size=1 type=Data data=2e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x55146aa26e end_addr=0x55146aa26e
[notice]{DataBlock::Setup} allocate memory for value:0x45 size:0x1 Big endian:0x0 to memory:0x55146aa26f bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000055146aa26f mem-ID=0 size=1 element-size=1 type=Data data=45
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x55146aa26f end_addr=0x55146aa26f
[notice]{DataBlock::Setup} allocate memory for value:0x8c size:0x1 Big endian:0x0 to memory:0x55146aa270 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000055146aa270 mem-ID=0 size=1 element-size=1 type=Data data=8c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x55146aa270 end_addr=0x55146aa270
[notice]{DataBlock::Setup} allocate memory for value:0x79 size:0x1 Big endian:0x0 to memory:0x55146aa271 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000055146aa271 mem-ID=0 size=1 element-size=1 type=Data data=79
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x55146aa271 end_addr=0x55146aa271
[notice]{DataBlock::Setup} allocate memory for value:0x5c size:0x1 Big endian:0x0 to memory:0x55146aa272 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000055146aa272 mem-ID=0 size=1 element-size=1 type=Data data=5c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x55146aa272 end_addr=0x55146aa272
[notice]{DataBlock::Setup} allocate memory for value:0x75 size:0x1 Big endian:0x0 to memory:0x55146aa273 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000055146aa273 mem-ID=0 size=1 element-size=1 type=Data data=75
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x55146aa273 end_addr=0x55146aa273
[notice]{DataBlock::Setup} allocate memory for value:0x58 size:0x1 Big endian:0x0 to memory:0x55146aa274 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000055146aa274 mem-ID=0 size=1 element-size=1 type=Data data=58
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x55146aa274 end_addr=0x55146aa274
[notice]{DataBlock::Setup} allocate memory for value:0x1e size:0x1 Big endian:0x0 to memory:0x55146aa275 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000055146aa275 mem-ID=0 size=1 element-size=1 type=Data data=1e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x55146aa275 end_addr=0x55146aa275
[notice]{DataBlock::Setup} allocate memory for value:0xef size:0x1 Big endian:0x0 to memory:0x55146aa276 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000055146aa276 mem-ID=0 size=1 element-size=1 type=Data data=ef
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x55146aa276 end_addr=0x55146aa276
[notice]{DataBlock::Setup} allocate memory for value:0xe7 size:0x1 Big endian:0x0 to memory:0x55146aa277 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000055146aa277 mem-ID=0 size=1 element-size=1 type=Data data=e7
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x55146aa277 end_addr=0x55146aa277
[notice]{DataBlock::Setup} allocate memory for value:0x15 size:0x1 Big endian:0x0 to memory:0x55146aa278 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000055146aa278 mem-ID=0 size=1 element-size=1 type=Data data=15
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x55146aa278 end_addr=0x55146aa278
[notice]{DataBlock::Setup} allocate memory for value:0x19 size:0x1 Big endian:0x0 to memory:0x55146aa279 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000055146aa279 mem-ID=0 size=1 element-size=1 type=Data data=19
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x55146aa279 end_addr=0x55146aa279
[notice]{DataBlock::Setup} allocate memory for value:0x16 size:0x1 Big endian:0x0 to memory:0x55146aa27a bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000055146aa27a mem-ID=0 size=1 element-size=1 type=Data data=16
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x55146aa27a end_addr=0x55146aa27a
[notice]{DataBlock::Setup} allocate memory for value:0x4e size:0x1 Big endian:0x0 to memory:0x55146aa27b bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000055146aa27b mem-ID=0 size=1 element-size=1 type=Data data=4e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x55146aa27b end_addr=0x55146aa27b
[notice]{DataBlock::Setup} allocate memory for value:0x15 size:0x1 Big endian:0x0 to memory:0x55146aa27c bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000055146aa27c mem-ID=0 size=1 element-size=1 type=Data data=15
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x55146aa27c end_addr=0x55146aa27c
[notice]{DataBlock::Setup} allocate memory for value:0xc size:0x1 Big endian:0x0 to memory:0x55146aa27d bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000055146aa27d mem-ID=0 size=1 element-size=1 type=Data data=0c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x55146aa27d end_addr=0x55146aa27d
[notice]{DataBlock::Setup} allocate memory for value:0xa6 size:0x1 Big endian:0x0 to memory:0x55146aa27e bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000055146aa27e mem-ID=0 size=1 element-size=1 type=Data data=a6
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x55146aa27e end_addr=0x55146aa27e
[notice]{DataBlock::Setup} allocate memory for value:0x5e size:0x1 Big endian:0x0 to memory:0x55146aa27f bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000055146aa27f mem-ID=0 size=1 element-size=1 type=Data data=5e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x55146aa27f end_addr=0x55146aa27f
[notice]{DataBlock::Clear} data units are cleared!
[info]{RegisterReserver::ReserveRegister} Reserving register: v0, access: Write, reserve type: User
[info]{Generator::AddLoadRegisterAmbleRequests} register v0 should be reserved now: 1
[info]{RegisterReserver::ReserveRegister} Reserving register: x24, access: Write, reserve type: User
[info]{Generator::AddLoadRegisterAmbleRequests} register x24 should be reserved now: 1
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x2a8a value 0x2a8a
[info] opname=rd
[info]{GenInstructionAgent::HandleNotification} new register initialization: x10
[notice]Committing instruction "LUI x10, 10890" at 0x80011110=>[0]0x80011110 (0x2a8a537) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011110 mem-ID=0 size=4 element-size=4 type=Instruction data=37a5a802
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011110 end_addr=0x80011113
[info]current dest entropy:1, resource type: 0
[info]{ GenInstructionAgent::SendInitsToISS} writing register x10 initial value 0x36e7e35ba0cb10a0
[SimApiHANDCAR::WriteRegister] x10 0x36e7e35ba0cb10a0/0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x10 value 0x2a8a000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011114
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x355 value 0x355
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x10, x10, 853" at 0x80011114=>[0]0x80011114 (0x3555051b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011114 mem-ID=0 size=4 element-size=4 type=Instruction data=1b055535
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011114 end_addr=0x80011117
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x10 value 0x2a8a355, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011118
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xd value 0xd
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x10, x10, 0xd" at 0x80011118=>[0]0x80011118 (0xd51513) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011118 mem-ID=0 size=4 element-size=4 type=Instruction data=1315d500
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011118 end_addr=0x8001111b
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x10 value 0x55146aa000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x8001111c
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x240 value 0x240
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x10, x10, 576" at 0x8001111c=>[0]0x8001111c (0x24050513) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008001111c mem-ID=0 size=4 element-size=4 type=Instruction data=13050524
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8001111c end_addr=0x8001111f
[notice]retire source stage: 13, access: 0x1f, size: 1, type: 0
[info]current source entropy:5, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x10 value 0x55146aa240, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011120
[notice]Generating: VL1RE8.V##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[debug]choice tree name: Data alignment choice name: Aligned set weight: 50
[debug]choice tree name: Data alignment choice name: Unaligned set weight: 14
[info]constraint already forced, ignore reservation check
[info] opname=vd
[info] opname=LoadStore-rs1
[notice]Operand : LoadStore-rs1 mask 0x0 value 0x0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x0=>part 1 PA [0]0x0 size=1, part 2 PA [0]0x0 size=0
[notice]Committing instruction "VL1RE8.V v0, x10" at 0x80011120=>[0]0x80011120 (0x2850007) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011120 mem-ID=0 size=4 element-size=4 type=Instruction data=07008502
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011120 end_addr=0x80011123
[info]current source entropy:5, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011124
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v0_0 value 0x2a7674aa966006d4, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v0_1 value 0xa0ce44e34585adc, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v0_2 value 0xdae66b49ee2de8f1, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v0_3 value 0xee860a582a8b8245, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v0_4 value 0xdcb00ceb22e387b6, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v0_5 value 0x452e6956211fb88c, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v0_6 value 0xe7ef1e58755c798c, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v0_7 value 0x5ea60c154e161915, mask 0xffffffffffffffff
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x2c29 value 0x2c29
[info] opname=rd
[notice]Committing instruction "LUI x24, 11305" at 0x80011124=>[0]0x80011124 (0x2c29c37) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011124 mem-ID=0 size=4 element-size=4 type=Instruction data=379cc202
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011124 end_addr=0x80011127
[info]current dest entropy:1, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x24 value 0x2c29000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011128
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x2eb value 0x2eb
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x24, x24, 747" at 0x80011128=>[0]0x80011128 (0x2ebc0c1b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011128 mem-ID=0 size=4 element-size=4 type=Instruction data=1b0cbc2e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011128 end_addr=0x8001112b
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x24 value 0x2c292eb, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x8001112c
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xd value 0xd
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x24, x24, 0xd" at 0x8001112c=>[0]0x8001112c (0xdc1c13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008001112c mem-ID=0 size=4 element-size=4 type=Instruction data=131cdc00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8001112c end_addr=0x8001112f
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x24 value 0x58525d6000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011130
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x1c value 0x1c
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x24, x24, 28" at 0x80011130=>[0]0x80011130 (0x1cc0c13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011130 mem-ID=0 size=4 element-size=4 type=Instruction data=130ccc01
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011130 end_addr=0x80011133
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x24 value 0x58525d601c, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011134
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : CommitInstruction
[info]{GenInstructionAgent::HandleNotification} new register initialization: v21
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x58525d60f0=>part 1 PA [0]0x58525d60f0 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x58525d60f0=>part 1 PA [0]0x58525d60f0 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x58525d60f0=>part 1 PA [0]0x58525d60f0 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x58525d60f0=>part 1 PA [0]0x58525d60f0 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000058525d60f0 mem-ID=0 size=2 element-size=2 type=Data data=fa9b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x58525d60f0 end_addr=0x58525d60f1
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x58525d6022=>part 1 PA [0]0x58525d6022 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x58525d6022=>part 1 PA [0]0x58525d6022 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x58525d6022=>part 1 PA [0]0x58525d6022 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x58525d6022=>part 1 PA [0]0x58525d6022 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000058525d6022 mem-ID=0 size=2 element-size=2 type=Data data=12c7
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x58525d6022 end_addr=0x58525d6023
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x58525d607c=>part 1 PA [0]0x58525d607c size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x58525d607c=>part 1 PA [0]0x58525d607c size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x58525d607c=>part 1 PA [0]0x58525d607c size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x58525d607c=>part 1 PA [0]0x58525d607c size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000058525d607c mem-ID=0 size=2 element-size=2 type=Data data=250f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x58525d607c end_addr=0x58525d607d
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x58525d60b2=>part 1 PA [0]0x58525d60b2 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x58525d60b2=>part 1 PA [0]0x58525d60b2 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x58525d60b2=>part 1 PA [0]0x58525d60b2 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x58525d60b2=>part 1 PA [0]0x58525d60b2 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000058525d60b2 mem-ID=0 size=2 element-size=2 type=Data data=3c82
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x58525d60b2 end_addr=0x58525d60b3
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x58525d60c6=>part 1 PA [0]0x58525d60c6 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x58525d60c6=>part 1 PA [0]0x58525d60c6 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x58525d60c6=>part 1 PA [0]0x58525d60c6 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x58525d60c6=>part 1 PA [0]0x58525d60c6 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000058525d60c6 mem-ID=0 size=2 element-size=2 type=Data data=21dd
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x58525d60c6 end_addr=0x58525d60c7
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x58525d6090=>part 1 PA [0]0x58525d6090 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x58525d6090=>part 1 PA [0]0x58525d6090 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x58525d6090=>part 1 PA [0]0x58525d6090 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x58525d6090=>part 1 PA [0]0x58525d6090 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000058525d6090 mem-ID=0 size=2 element-size=2 type=Data data=6ea1
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x58525d6090 end_addr=0x58525d6091
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x58525d6092=>part 1 PA [0]0x58525d6092 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x58525d6092=>part 1 PA [0]0x58525d6092 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x58525d6092=>part 1 PA [0]0x58525d6092 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x58525d6092=>part 1 PA [0]0x58525d6092 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000058525d6092 mem-ID=0 size=2 element-size=2 type=Data data=52ae
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x58525d6092 end_addr=0x58525d6093
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x58525d6046=>part 1 PA [0]0x58525d6046 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x58525d6046=>part 1 PA [0]0x58525d6046 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x58525d6046=>part 1 PA [0]0x58525d6046 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x58525d6046=>part 1 PA [0]0x58525d6046 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000058525d6046 mem-ID=0 size=2 element-size=2 type=Data data=de46
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x58525d6046 end_addr=0x58525d6047
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x58525d60f8=>part 1 PA [0]0x58525d60f8 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x58525d60f8=>part 1 PA [0]0x58525d60f8 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x58525d60f8=>part 1 PA [0]0x58525d60f8 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x58525d60f8=>part 1 PA [0]0x58525d60f8 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000058525d60f8 mem-ID=0 size=2 element-size=2 type=Data data=7609
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x58525d60f8 end_addr=0x58525d60f9
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x58525d6076=>part 1 PA [0]0x58525d6076 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x58525d6076=>part 1 PA [0]0x58525d6076 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x58525d6076=>part 1 PA [0]0x58525d6076 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x58525d6076=>part 1 PA [0]0x58525d6076 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000058525d6076 mem-ID=0 size=2 element-size=2 type=Data data=1d81
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x58525d6076 end_addr=0x58525d6077
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x58525d6074=>part 1 PA [0]0x58525d6074 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x58525d6074=>part 1 PA [0]0x58525d6074 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x58525d6074=>part 1 PA [0]0x58525d6074 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x58525d6074=>part 1 PA [0]0x58525d6074 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000058525d6074 mem-ID=0 size=2 element-size=2 type=Data data=1f08
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x58525d6074 end_addr=0x58525d6075
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x58525d6050=>part 1 PA [0]0x58525d6050 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x58525d6050=>part 1 PA [0]0x58525d6050 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x58525d6050=>part 1 PA [0]0x58525d6050 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x58525d6050=>part 1 PA [0]0x58525d6050 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000058525d6050 mem-ID=0 size=2 element-size=2 type=Data data=ec33
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x58525d6050 end_addr=0x58525d6051
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x58525d606a=>part 1 PA [0]0x58525d606a size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x58525d606a=>part 1 PA [0]0x58525d606a size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x58525d606a=>part 1 PA [0]0x58525d606a size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x58525d606a=>part 1 PA [0]0x58525d606a size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000058525d606a mem-ID=0 size=2 element-size=2 type=Data data=11c8
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x58525d606a end_addr=0x58525d606b
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x58525d6100=>part 1 PA [0]0x58525d6100 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x58525d6100=>part 1 PA [0]0x58525d6100 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x58525d6100=>part 1 PA [0]0x58525d6100 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x58525d6100=>part 1 PA [0]0x58525d6100 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000058525d6100 mem-ID=0 size=2 element-size=2 type=Data data=d079
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x58525d6100 end_addr=0x58525d6101
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x58525d6028=>part 1 PA [0]0x58525d6028 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x58525d6028=>part 1 PA [0]0x58525d6028 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x58525d6028=>part 1 PA [0]0x58525d6028 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x58525d6028=>part 1 PA [0]0x58525d6028 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000058525d6028 mem-ID=0 size=2 element-size=2 type=Data data=da36
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x58525d6028 end_addr=0x58525d6029
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x58525d6026=>part 1 PA [0]0x58525d6026 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x58525d6026=>part 1 PA [0]0x58525d6026 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x58525d6026=>part 1 PA [0]0x58525d6026 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x58525d6026=>part 1 PA [0]0x58525d6026 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000058525d6026 mem-ID=0 size=2 element-size=2 type=Data data=f62b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x58525d6026 end_addr=0x58525d6027
[notice]Committing instruction "VSOXEI8.V v21, x24, v0, Vector result" at 0x80011134=>[0]0x80011134 (0xc0c0aa7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011134 mem-ID=0 size=4 element-size=4 type=Instruction data=a70a0c0c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011134 end_addr=0x80011137
[info]current source entropy:6, resource type: 0
[info]{ GenInstructionAgent::SendInitsToISS} writing register v21_0 initial value 0x9db0777f5244715b
[SimApiHANDCAR::WriteRegister] v21_0 0x9db0777f5244715b/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v21_1 initial value 0x7198fad2b40c019b
[SimApiHANDCAR::WriteRegister] v21_1 0x7198fad2b40c019b/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v21_2 initial value 0x78b44f19258dd52d
[SimApiHANDCAR::WriteRegister] v21_2 0x78b44f19258dd52d/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v21_3 initial value 0x65990240bf225f30
[SimApiHANDCAR::WriteRegister] v21_3 0x65990240bf225f30/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v21_4 initial value 0xa69c420dc82b37e1
[SimApiHANDCAR::WriteRegister] v21_4 0xa69c420dc82b37e1/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v21_5 initial value 0xa551f889854d1cf6
[SimApiHANDCAR::WriteRegister] v21_5 0xa551f889854d1cf6/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v21_6 initial value 0xfdfc6b1b69bf2112
[SimApiHANDCAR::WriteRegister] v21_6 0xfdfc6b1b69bf2112/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v21_7 initial value 0x5f075de951135e15
[SimApiHANDCAR::WriteRegister] v21_7 0x5f075de951135e15/0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011138
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x58525d607c
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x58525d60c6
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x58525d6092
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x58525d6046
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x58525d6076
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x58525d6074
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : RegisterReservation
[info]{RegisterReserver::UnreserveRegister} Unreserve register: v0, access: Write, reserve type: User
[info]{GenSequenceAgent::RegisterReservation} register reservation do? 0 reg v0 attrs Write is reserved? 0
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : RegisterReservation
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x24, access: Write, reserve type: User
[info]{GenSequenceAgent::RegisterReservation} register reservation do? 0 reg x24 attrs Write is reserved? 0
[notice]GenQueryAgent::HandleQuery : InstructionRecord
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 1
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]Generating: VLOXEI16.V##RISCV
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[debug]choice tree name: Data alignment choice name: Aligned set weight: 50
[debug]choice tree name: Data alignment choice name: Unaligned set weight: 14
[info] opname=vd
[info]Operand vd No Dependency constraint
[info] opname=vm
[info] opname=LoadStore-rs1-vs2
[notice]Generator mode changed to: AddressShortage,IssSim from: IssSim
[notice]Skipping: VLOXEI16.V##RISCV with operand error: Operand "LoadStore-rs1-vs2" failed to generate no-preamble
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 1
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]Generator mode changed to: IssSim from: AddressShortage,IssSim
[notice]{Generator::SolveAddressShortage} try to add some available addresses to solve address shortage
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : BatchReloadRegisters
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : ReloadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x10a2 value 0x10a2
[info] opname=rd
[info]{GenInstructionAgent::HandleNotification} new register initialization: x26
[notice]Committing instruction "LUI x26, 4258" at 0x80011138=>[0]0x80011138 (0x10a2d37) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011138 mem-ID=0 size=4 element-size=4 type=Instruction data=372d0a01
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011138 end_addr=0x8001113b
[info]current dest entropy:1, resource type: 0
[info]{ GenInstructionAgent::SendInitsToISS} writing register x26 initial value 0xfe117fba970e064c
[SimApiHANDCAR::WriteRegister] x26 0xfe117fba970e064c/0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x26 value 0x10a2000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x8001113c
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x4c5 value 0x4c5
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x26, x26, 1221" at 0x8001113c=>[0]0x8001113c (0x4c5d0d1b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008001113c mem-ID=0 size=4 element-size=4 type=Instruction data=1b0d5d4c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8001113c end_addr=0x8001113f
[info]current source entropy:7, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x26 value 0x10a24c5, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011140
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x26, x26, 0xc" at 0x80011140=>[0]0x80011140 (0xcd1d13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011140 mem-ID=0 size=4 element-size=4 type=Instruction data=131dcd00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011140 end_addr=0x80011143
[notice]retire source stage: 1c, access: 0x11, size: 1, type: 0
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x26 value 0x10a24c5000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011144
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xc91 value 0xc91
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x26, x26, -879" at 0x80011144=>[0]0x80011144 (0xc91d0d13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011144 mem-ID=0 size=4 element-size=4 type=Instruction data=130d1dc9
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011144 end_addr=0x80011147
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x26 value 0x10a24c4c91, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011148
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x7495 value 0x7495
[info] opname=rd
[notice]Committing instruction "LUI x30, 29845" at 0x80011148=>[0]0x80011148 (0x7495f37) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011148 mem-ID=0 size=4 element-size=4 type=Instruction data=375f4907
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011148 end_addr=0x8001114b
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x30 value 0x7495000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x8001114c
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xc3f value 0xc3f
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x30, x30, -961" at 0x8001114c=>[0]0x8001114c (0xc3ff0f1b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008001114c mem-ID=0 size=4 element-size=4 type=Instruction data=1b0fffc3
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8001114c end_addr=0x8001114f
[info]current source entropy:6, resource type: 0
[info]current dest entropy:3, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x30 value 0x7494c3f, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011150
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x30, x30, 0xc" at 0x80011150=>[0]0x80011150 (0xcf1f13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011150 mem-ID=0 size=4 element-size=4 type=Instruction data=131fcf00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011150 end_addr=0x80011153
[info]current source entropy:6, resource type: 0
[info]current dest entropy:3, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x30 value 0x7494c3f000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011154
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x868 value 0x868
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x30, x30, -1944" at 0x80011154=>[0]0x80011154 (0x868f0f13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011154 mem-ID=0 size=4 element-size=4 type=Instruction data=130f8f86
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011154 end_addr=0x80011157
[notice]retire source stage: 1, access: 0x1c, size: 1, type: 0
[info]current source entropy:5, resource type: 0
[info]current dest entropy:3, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x30 value 0x7494c3e868, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011158
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : ReloadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0xeea value 0xeea
[info] opname=rd
[info]{GenInstructionAgent::HandleNotification} new register initialization: x21
[notice]Committing instruction "LUI x21, 3818" at 0x80011158=>[0]0x80011158 (0xeeaab7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011158 mem-ID=0 size=4 element-size=4 type=Instruction data=b7aaee00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011158 end_addr=0x8001115b
[info]current dest entropy:3, resource type: 0
[info]{ GenInstructionAgent::SendInitsToISS} writing register x21 initial value 0x1b3c103abd25b555
[SimApiHANDCAR::WriteRegister] x21 0x1b3c103abd25b555/0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x21 value 0xeea000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x8001115c
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x1b value 0x1b
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x21, x21, 27" at 0x8001115c=>[0]0x8001115c (0x1ba8a9b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008001115c mem-ID=0 size=4 element-size=4 type=Instruction data=9b8aba01
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8001115c end_addr=0x8001115f
[info]current source entropy:5, resource type: 0
[info]current dest entropy:4, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x21 value 0xeea01b, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011160
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xe value 0xe
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x21, x21, 0xe" at 0x80011160=>[0]0x80011160 (0xea9a93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011160 mem-ID=0 size=4 element-size=4 type=Instruction data=939aea00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011160 end_addr=0x80011163
[info]current source entropy:5, resource type: 0
[info]current dest entropy:4, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x21 value 0x3ba806c000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011164
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x6f0 value 0x6f0
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x21, x21, 1776" at 0x80011164=>[0]0x80011164 (0x6f0a8a93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011164 mem-ID=0 size=4 element-size=4 type=Instruction data=938a0a6f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011164 end_addr=0x80011167
[info]current source entropy:5, resource type: 0
[info]current dest entropy:4, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x21 value 0x3ba806c6f0, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011168
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x1ebc value 0x1ebc
[info] opname=rd
[info]{GenInstructionAgent::HandleNotification} new register initialization: x29
[notice]Committing instruction "LUI x29, 7868" at 0x80011168=>[0]0x80011168 (0x1ebceb7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011168 mem-ID=0 size=4 element-size=4 type=Instruction data=b7ceeb01
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011168 end_addr=0x8001116b
[notice]retire source stage: 6, access: 0x4, size: 1, type: 0
[info]current dest entropy:4, resource type: 0
[info]{ GenInstructionAgent::SendInitsToISS} writing register x29 initial value 0x3132b8d47dea6fd2
[SimApiHANDCAR::WriteRegister] x29 0x3132b8d47dea6fd2/0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x29 value 0x1ebc000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x8001116c
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xa4b value 0xa4b
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x29, x29, -1461" at 0x8001116c=>[0]0x8001116c (0xa4be8e9b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008001116c mem-ID=0 size=4 element-size=4 type=Instruction data=9b8ebea4
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8001116c end_addr=0x8001116f
[info]current source entropy:4, resource type: 0
[info]current dest entropy:5, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x29 value 0x1ebba4b, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011170
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xd value 0xd
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x29, x29, 0xd" at 0x80011170=>[0]0x80011170 (0xde9e93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011170 mem-ID=0 size=4 element-size=4 type=Instruction data=939ede00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011170 end_addr=0x80011173
[info]current source entropy:4, resource type: 0
[info]current dest entropy:5, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x29 value 0x3d77496000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011174
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x164 value 0x164
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x29, x29, 356" at 0x80011174=>[0]0x80011174 (0x164e8e93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011174 mem-ID=0 size=4 element-size=4 type=Instruction data=938e4e16
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011174 end_addr=0x80011177
[info]current source entropy:4, resource type: 0
[info]current dest entropy:5, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x29 value 0x3d77496164, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011178
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : ReloadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x15df value 0x15df
[info] opname=rd
[info]{GenInstructionAgent::HandleNotification} new register initialization: x16
[notice]Committing instruction "LUI x16, 5599" at 0x80011178=>[0]0x80011178 (0x15df837) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011178 mem-ID=0 size=4 element-size=4 type=Instruction data=37f85d01
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011178 end_addr=0x8001117b
[info]current dest entropy:5, resource type: 0
[info]{ GenInstructionAgent::SendInitsToISS} writing register x16 initial value 0xa7b186c5d3949b29
[SimApiHANDCAR::WriteRegister] x16 0xa7b186c5d3949b29/0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x16 value 0x15df000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x8001117c
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x185 value 0x185
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x16, x16, 389" at 0x8001117c=>[0]0x8001117c (0x1858081b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008001117c mem-ID=0 size=4 element-size=4 type=Instruction data=1b085818
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8001117c end_addr=0x8001117f
[info]current source entropy:4, resource type: 0
[info]current dest entropy:6, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x16 value 0x15df185, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011180
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xd value 0xd
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x16, x16, 0xd" at 0x80011180=>[0]0x80011180 (0xd81813) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011180 mem-ID=0 size=4 element-size=4 type=Instruction data=1318d800
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011180 end_addr=0x80011183
[info]current source entropy:4, resource type: 0
[info]current dest entropy:6, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x16 value 0x2bbe30a000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011184
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xb20 value 0xb20
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x16, x16, -1248" at 0x80011184=>[0]0x80011184 (0xb2080813) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011184 mem-ID=0 size=4 element-size=4 type=Instruction data=130808b2
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011184 end_addr=0x80011187
[info]current source entropy:4, resource type: 0
[info]current dest entropy:6, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x16 value 0x2bbe309b20, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011188
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x787 value 0x787
[info] opname=rd
[notice]Committing instruction "LUI x24, 1927" at 0x80011188=>[0]0x80011188 (0x787c37) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011188 mem-ID=0 size=4 element-size=4 type=Instruction data=377c7800
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011188 end_addr=0x8001118b
[info]current dest entropy:6, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x24 value 0x787000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x8001118c
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xf7d value 0xf7d
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x24, x24, -131" at 0x8001118c=>[0]0x8001118c (0xf7dc0c1b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008001118c mem-ID=0 size=4 element-size=4 type=Instruction data=1b0cdcf7
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8001118c end_addr=0x8001118f
[notice]retire source stage: f, access: 0x1, size: 1, type: 0
[info]current source entropy:2, resource type: 0
[info]current dest entropy:7, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x24 value 0x786f7d, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011190
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xe value 0xe
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x24, x24, 0xe" at 0x80011190=>[0]0x80011190 (0xec1c13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011190 mem-ID=0 size=4 element-size=4 type=Instruction data=131cec00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011190 end_addr=0x80011193
[info]current source entropy:2, resource type: 0
[info]current dest entropy:7, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x24 value 0x1e1bdf4000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011194
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xf90 value 0xf90
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x24, x24, -112" at 0x80011194=>[0]0x80011194 (0xf90c0c13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011194 mem-ID=0 size=4 element-size=4 type=Instruction data=130c0cf9
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011194 end_addr=0x80011197
[info]current source entropy:2, resource type: 0
[info]current dest entropy:7, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x24 value 0x1e1bdf3f90, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011198
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : ReloadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x24c4 value 0x24c4
[info] opname=rd
[notice]Committing instruction "LUI x31, 9412" at 0x80011198=>[0]0x80011198 (0x24c4fb7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011198 mem-ID=0 size=4 element-size=4 type=Instruction data=b74f4c02
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011198 end_addr=0x8001119b
[info]current dest entropy:7, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x31 value 0x24c4000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x8001119c
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x3f1 value 0x3f1
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x31, x31, 1009" at 0x8001119c=>[0]0x8001119c (0x3f1f8f9b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008001119c mem-ID=0 size=4 element-size=4 type=Instruction data=9b8f1f3f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8001119c end_addr=0x8001119f
[info]current source entropy:2, resource type: 0
[info]current dest entropy:8, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x31 value 0x24c43f1, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800111a0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xd value 0xd
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x31, x31, 0xd" at 0x800111a0=>[0]0x800111a0 (0xdf9f93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800111a0 mem-ID=0 size=4 element-size=4 type=Instruction data=939fdf00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800111a0 end_addr=0x800111a3
[notice]retire source stage: 14, access: 0xa, size: 1, type: 0
[info]current source entropy:1, resource type: 0
[info]current dest entropy:8, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x31 value 0x49887e2000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800111a4
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x1f0 value 0x1f0
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x31, x31, 496" at 0x800111a4=>[0]0x800111a4 (0x1f0f8f93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800111a4 mem-ID=0 size=4 element-size=4 type=Instruction data=938f0f1f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800111a4 end_addr=0x800111a7
[info]current source entropy:1, resource type: 0
[info]current dest entropy:8, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x31 value 0x49887e21f0, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800111a8
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0xc26 value 0xc26
[info] opname=rd
[notice]Committing instruction "LUI x9, 3110" at 0x800111a8=>[0]0x800111a8 (0xc264b7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800111a8 mem-ID=0 size=4 element-size=4 type=Instruction data=b764c200
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800111a8 end_addr=0x800111ab
[info]current dest entropy:8, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x9 value 0xc26000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800111ac
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x3ed value 0x3ed
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x9, x9, 1005" at 0x800111ac=>[0]0x800111ac (0x3ed4849b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800111ac mem-ID=0 size=4 element-size=4 type=Instruction data=9b84d43e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800111ac end_addr=0x800111af
[info]current source entropy:1, resource type: 0
[info]current dest entropy:9, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x9 value 0xc263ed, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800111b0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x9, x9, 0xc" at 0x800111b0=>[0]0x800111b0 (0xc49493) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800111b0 mem-ID=0 size=4 element-size=4 type=Instruction data=9394c400
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800111b0 end_addr=0x800111b3
[info]current source entropy:1, resource type: 0
[info]current dest entropy:9, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x9 value 0xc263ed000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800111b4
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x5b5 value 0x5b5
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x9, x9, 1461" at 0x800111b4=>[0]0x800111b4 (0x5b548493) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800111b4 mem-ID=0 size=4 element-size=4 type=Instruction data=9384545b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800111b4 end_addr=0x800111b7
[info]current source entropy:1, resource type: 0
[info]current dest entropy:9, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x9 value 0xc263ed5b5, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800111b8
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : ReloadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x1a6 value 0x1a6
[info] opname=rd
[info]{GenInstructionAgent::HandleNotification} new register initialization: x2
[notice]Committing instruction "LUI x2, 422" at 0x800111b8=>[0]0x800111b8 (0x1a6137) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800111b8 mem-ID=0 size=4 element-size=4 type=Instruction data=37611a00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800111b8 end_addr=0x800111bb
[info]current dest entropy:9, resource type: 0
[info]{AccessEntropy::UpdateState} Dest dependence turned ON from WarmUp
[info]{ GenInstructionAgent::SendInitsToISS} writing register x2 initial value 0x9bee637ca569d40
[SimApiHANDCAR::WriteRegister] x2 0x9bee637ca569d40/0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x2 value 0x1a6000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800111bc
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x4c7 value 0x4c7
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x2, x2, 1223" at 0x800111bc=>[0]0x800111bc (0x4c71011b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800111bc mem-ID=0 size=4 element-size=4 type=Instruction data=1b01714c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800111bc end_addr=0x800111bf
[info]current source entropy:1, resource type: 0
[info]current dest entropy:a, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x2 value 0x1a64c7, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800111c0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0x12 value 0x12
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x2, x2, 0x12" at 0x800111c0=>[0]0x800111c0 (0x1211113) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800111c0 mem-ID=0 size=4 element-size=4 type=Instruction data=13112101
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800111c0 end_addr=0x800111c3
[info]current source entropy:1, resource type: 0
[info]current dest entropy:a, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x2 value 0x69931c0000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800111c4
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x90 value 0x90
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x2, x2, 144" at 0x800111c4=>[0]0x800111c4 (0x9010113) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800111c4 mem-ID=0 size=4 element-size=4 type=Instruction data=13010109
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800111c4 end_addr=0x800111c7
[notice]retire dest stage: 1d, access: 0x1a, size: 1, type: 0
[info]current source entropy:1, resource type: 0
[info]current dest entropy:9, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x2 value 0x69931c0090, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800111c8
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x4f68 value 0x4f68
[info] opname=rd
[info]{GenInstructionAgent::HandleNotification} new register initialization: x25
[notice]Committing instruction "LUI x25, 20328" at 0x800111c8=>[0]0x800111c8 (0x4f68cb7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800111c8 mem-ID=0 size=4 element-size=4 type=Instruction data=b78cf604
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800111c8 end_addr=0x800111cb
[info]current dest entropy:9, resource type: 0
[info]{ GenInstructionAgent::SendInitsToISS} writing register x25 initial value 0x8b281430bde3ab1f
[SimApiHANDCAR::WriteRegister] x25 0x8b281430bde3ab1f/0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x25 value 0x4f68000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800111cc
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xc73 value 0xc73
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x25, x25, -909" at 0x800111cc=>[0]0x800111cc (0xc73c8c9b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800111cc mem-ID=0 size=4 element-size=4 type=Instruction data=9b8c3cc7
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800111cc end_addr=0x800111cf
[info]current source entropy:1, resource type: 0
[info]current dest entropy:a, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x25 value 0x4f67c73, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800111d0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x25, x25, 0xc" at 0x800111d0=>[0]0x800111d0 (0xcc9c93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800111d0 mem-ID=0 size=4 element-size=4 type=Instruction data=939ccc00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800111d0 end_addr=0x800111d3
[info]current source entropy:1, resource type: 0
[info]current dest entropy:a, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x25 value 0x4f67c73000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800111d4
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xa90 value 0xa90
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x25, x25, -1392" at 0x800111d4=>[0]0x800111d4 (0xa90c8c93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800111d4 mem-ID=0 size=4 element-size=4 type=Instruction data=938c0ca9
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800111d4 end_addr=0x800111d7
[notice]retire dest stage: 1, access: 0x1e, size: 1, type: 0
[info]current source entropy:1, resource type: 0
[info]current dest entropy:9, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x25 value 0x4f67c72a90, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800111d8
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : ReloadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x3fb2 value 0x3fb2
[info] opname=rd
[notice]Committing instruction "LUI x1, 16306" at 0x800111d8=>[0]0x800111d8 (0x3fb20b7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800111d8 mem-ID=0 size=4 element-size=4 type=Instruction data=b720fb03
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800111d8 end_addr=0x800111db
[info]current dest entropy:9, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x1 value 0x3fb2000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800111dc
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x669 value 0x669
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x1, x1, 1641" at 0x800111dc=>[0]0x800111dc (0x6690809b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800111dc mem-ID=0 size=4 element-size=4 type=Instruction data=9b809066
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800111dc end_addr=0x800111df
[info]current source entropy:1, resource type: 0
[info]current dest entropy:a, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x1 value 0x3fb2669, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800111e0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xd value 0xd
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x1, x1, 0xd" at 0x800111e0=>[0]0x800111e0 (0xd09093) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800111e0 mem-ID=0 size=4 element-size=4 type=Instruction data=9390d000
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800111e0 end_addr=0x800111e3
[info]current source entropy:1, resource type: 0
[info]current dest entropy:a, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x1 value 0x7f64cd2000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800111e4
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x1e0 value 0x1e0
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x1, x1, 480" at 0x800111e4=>[0]0x800111e4 (0x1e008093) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800111e4 mem-ID=0 size=4 element-size=4 type=Instruction data=9380001e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800111e4 end_addr=0x800111e7
[notice]retire dest stage: 5, access: 0x15, size: 1, type: 0
[info]current source entropy:1, resource type: 0
[info]current dest entropy:9, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x1 value 0x7f64cd21e0, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800111e8
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x281d value 0x281d
[info] opname=rd
[info]{GenInstructionAgent::HandleNotification} new register initialization: x22
[notice]Committing instruction "LUI x22, 10269" at 0x800111e8=>[0]0x800111e8 (0x281db37) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800111e8 mem-ID=0 size=4 element-size=4 type=Instruction data=37db8102
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800111e8 end_addr=0x800111eb
[info]current dest entropy:9, resource type: 0
[info]{ GenInstructionAgent::SendInitsToISS} writing register x22 initial value 0xdbb7139ae8e5b7dc
[SimApiHANDCAR::WriteRegister] x22 0xdbb7139ae8e5b7dc/0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x22 value 0x281d000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800111ec
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xf89 value 0xf89
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x22, x22, -119" at 0x800111ec=>[0]0x800111ec (0xf89b0b1b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800111ec mem-ID=0 size=4 element-size=4 type=Instruction data=1b0b9bf8
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800111ec end_addr=0x800111ef
[info]current source entropy:1, resource type: 0
[info]current dest entropy:a, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x22 value 0x281cf89, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800111f0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x22, x22, 0xc" at 0x800111f0=>[0]0x800111f0 (0xcb1b13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800111f0 mem-ID=0 size=4 element-size=4 type=Instruction data=131bcb00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800111f0 end_addr=0x800111f3
[info]current source entropy:1, resource type: 0
[info]current dest entropy:a, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x22 value 0x281cf89000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800111f4
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x560 value 0x560
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x22, x22, 1376" at 0x800111f4=>[0]0x800111f4 (0x560b0b13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800111f4 mem-ID=0 size=4 element-size=4 type=Instruction data=130b0b56
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800111f4 end_addr=0x800111f7
[notice]retire dest stage: 9, access: 0x1d, size: 1, type: 0
[info]current source entropy:1, resource type: 0
[info]current dest entropy:9, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x22 value 0x281cf89560, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800111f8
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : ReloadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x4e85 value 0x4e85
[info] opname=rd
[info]{GenInstructionAgent::HandleNotification} new register initialization: x13
[notice]Committing instruction "LUI x13, 20101" at 0x800111f8=>[0]0x800111f8 (0x4e856b7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800111f8 mem-ID=0 size=4 element-size=4 type=Instruction data=b756e804
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800111f8 end_addr=0x800111fb
[info]current dest entropy:9, resource type: 0
[info]{ GenInstructionAgent::SendInitsToISS} writing register x13 initial value 0x47c7652e2e082a57
[SimApiHANDCAR::WriteRegister] x13 0x47c7652e2e082a57/0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x13 value 0x4e85000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800111fc
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xd5f value 0xd5f
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x13, x13, -673" at 0x800111fc=>[0]0x800111fc (0xd5f6869b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800111fc mem-ID=0 size=4 element-size=4 type=Instruction data=9b86f6d5
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800111fc end_addr=0x800111ff
[info]current source entropy:1, resource type: 0
[info]current dest entropy:a, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x13 value 0x4e84d5f, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011200
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x13, x13, 0xc" at 0x80011200=>[0]0x80011200 (0xc69693) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011200 mem-ID=0 size=4 element-size=4 type=Instruction data=9396c600
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011200 end_addr=0x80011203
[info]current source entropy:1, resource type: 0
[info]current dest entropy:a, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x13 value 0x4e84d5f000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011204
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x80 value 0x80
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x13, x13, 128" at 0x80011204=>[0]0x80011204 (0x8068693) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011204 mem-ID=0 size=4 element-size=4 type=Instruction data=93860608
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011204 end_addr=0x80011207
[notice]retire dest stage: d, access: 0x10, size: 1, type: 0
[info]current source entropy:1, resource type: 0
[info]current dest entropy:9, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x13 value 0x4e84d5f080, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011208
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0xf7e value 0xf7e
[info] opname=rd
[notice]Committing instruction "LUI x17, 3966" at 0x80011208=>[0]0x80011208 (0xf7e8b7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011208 mem-ID=0 size=4 element-size=4 type=Instruction data=b7e8f700
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011208 end_addr=0x8001120b
[info]current dest entropy:9, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x17 value 0xf7e000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x8001120c
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xa73 value 0xa73
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x17, x17, -1421" at 0x8001120c=>[0]0x8001120c (0xa738889b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008001120c mem-ID=0 size=4 element-size=4 type=Instruction data=9b8838a7
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8001120c end_addr=0x8001120f
[info]current source entropy:1, resource type: 0
[info]current dest entropy:a, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x17 value 0xf7da73, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011210
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xe value 0xe
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x17, x17, 0xe" at 0x80011210=>[0]0x80011210 (0xe89893) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011210 mem-ID=0 size=4 element-size=4 type=Instruction data=9398e800
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011210 end_addr=0x80011213
[info]current source entropy:1, resource type: 0
[info]current dest entropy:a, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x17 value 0x3df69cc000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011214
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x770 value 0x770
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x17, x17, 1904" at 0x80011214=>[0]0x80011214 (0x77088893) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011214 mem-ID=0 size=4 element-size=4 type=Instruction data=93880877
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011214 end_addr=0x80011217
[notice]retire dest stage: 11, access: 0x18, size: 1, type: 0
[info]current source entropy:1, resource type: 0
[info]current dest entropy:9, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x17 value 0x3df69cc770, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011218
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : ReloadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x5d38 value 0x5d38
[info] opname=rd
[info]{GenInstructionAgent::HandleNotification} new register initialization: x19
[notice]Committing instruction "LUI x19, 23864" at 0x80011218=>[0]0x80011218 (0x5d389b7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011218 mem-ID=0 size=4 element-size=4 type=Instruction data=b789d305
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011218 end_addr=0x8001121b
[info]current dest entropy:9, resource type: 0
[info]{ GenInstructionAgent::SendInitsToISS} writing register x19 initial value 0x3a65a2e01894fbf8
[SimApiHANDCAR::WriteRegister] x19 0x3a65a2e01894fbf8/0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x19 value 0x5d38000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x8001121c
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x2bb value 0x2bb
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x19, x19, 699" at 0x8001121c=>[0]0x8001121c (0x2bb9899b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008001121c mem-ID=0 size=4 element-size=4 type=Instruction data=9b89b92b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8001121c end_addr=0x8001121f
[info]current source entropy:1, resource type: 0
[info]current dest entropy:a, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x19 value 0x5d382bb, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011220
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x19, x19, 0xc" at 0x80011220=>[0]0x80011220 (0xc99993) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011220 mem-ID=0 size=4 element-size=4 type=Instruction data=9399c900
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011220 end_addr=0x80011223
[info]current source entropy:1, resource type: 0
[info]current dest entropy:a, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x19 value 0x5d382bb000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011224
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x450 value 0x450
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x19, x19, 1104" at 0x80011224=>[0]0x80011224 (0x45098993) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011224 mem-ID=0 size=4 element-size=4 type=Instruction data=93890945
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011224 end_addr=0x80011227
[notice]retire dest stage: 15, access: 0x1f, size: 1, type: 0
[info]current source entropy:1, resource type: 0
[info]current dest entropy:9, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x19 value 0x5d382bb450, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011228
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x709f value 0x709f
[info] opname=rd
[info]{GenInstructionAgent::HandleNotification} new register initialization: x7
[notice]Committing instruction "LUI x7, 28831" at 0x80011228=>[0]0x80011228 (0x709f3b7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011228 mem-ID=0 size=4 element-size=4 type=Instruction data=b7f30907
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011228 end_addr=0x8001122b
[info]current dest entropy:9, resource type: 0
[info]{ GenInstructionAgent::SendInitsToISS} writing register x7 initial value 0x2198138450897a68
[SimApiHANDCAR::WriteRegister] x7 0x2198138450897a68/0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x7 value 0x709f000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x8001122c
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xe91 value 0xe91
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x7, x7, -367" at 0x8001122c=>[0]0x8001122c (0xe913839b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008001122c mem-ID=0 size=4 element-size=4 type=Instruction data=9b8313e9
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8001122c end_addr=0x8001122f
[info]current source entropy:1, resource type: 0
[info]current dest entropy:a, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x7 value 0x709ee91, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011230
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x7, x7, 0xc" at 0x80011230=>[0]0x80011230 (0xc39393) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011230 mem-ID=0 size=4 element-size=4 type=Instruction data=9393c300
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011230 end_addr=0x80011233
[info]current source entropy:1, resource type: 0
[info]current dest entropy:a, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x7 value 0x709ee91000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011234
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xfb0 value 0xfb0
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x7, x7, -80" at 0x80011234=>[0]0x80011234 (0xfb038393) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011234 mem-ID=0 size=4 element-size=4 type=Instruction data=938303fb
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011234 end_addr=0x80011237
[notice]retire dest stage: 19, access: 0x9, size: 1, type: 0
[info]current source entropy:1, resource type: 0
[info]current dest entropy:9, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x7 value 0x709ee90fb0, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011238
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : ReloadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x3f34 value 0x3f34
[info] opname=rd
[info]{GenInstructionAgent::HandleNotification} new register initialization: x14
[notice]Committing instruction "LUI x14, 16180" at 0x80011238=>[0]0x80011238 (0x3f34737) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011238 mem-ID=0 size=4 element-size=4 type=Instruction data=3747f303
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011238 end_addr=0x8001123b
[info]current dest entropy:9, resource type: 0
[info]{ GenInstructionAgent::SendInitsToISS} writing register x14 initial value 0x7812ac2ef7781b1f
[SimApiHANDCAR::WriteRegister] x14 0x7812ac2ef7781b1f/0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x14 value 0x3f34000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x8001123c
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xfdb value 0xfdb
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x14, x14, -37" at 0x8001123c=>[0]0x8001123c (0xfdb7071b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008001123c mem-ID=0 size=4 element-size=4 type=Instruction data=1b07b7fd
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8001123c end_addr=0x8001123f
[info]current source entropy:1, resource type: 0
[info]current dest entropy:a, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x14 value 0x3f33fdb, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011240
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xd value 0xd
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x14, x14, 0xd" at 0x80011240=>[0]0x80011240 (0xd71713) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011240 mem-ID=0 size=4 element-size=4 type=Instruction data=1317d700
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011240 end_addr=0x80011243
[info]current source entropy:1, resource type: 0
[info]current dest entropy:a, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x14 value 0x7e67fb6000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011244
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xc00 value 0xc00
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x14, x14, -1024" at 0x80011244=>[0]0x80011244 (0xc0070713) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011244 mem-ID=0 size=4 element-size=4 type=Instruction data=130707c0
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011244 end_addr=0x80011247
[notice]retire dest stage: 1d, access: 0x2, size: 1, type: 0
[info]current source entropy:1, resource type: 0
[info]current dest entropy:9, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x14 value 0x7e67fb5c00, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011248
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x222 value 0x222
[info] opname=rd
[notice]Committing instruction "LUI x3, 546" at 0x80011248=>[0]0x80011248 (0x2221b7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011248 mem-ID=0 size=4 element-size=4 type=Instruction data=b7212200
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011248 end_addr=0x8001124b
[info]current dest entropy:9, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x3 value 0x222000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x8001124c
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xd27 value 0xd27
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x3, x3, -729" at 0x8001124c=>[0]0x8001124c (0xd271819b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008001124c mem-ID=0 size=4 element-size=4 type=Instruction data=9b8171d2
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8001124c end_addr=0x8001124f
[info]current source entropy:1, resource type: 0
[info]current dest entropy:a, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x3 value 0x221d27, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011250
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0x11 value 0x11
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x3, x3, 0x11" at 0x80011250=>[0]0x80011250 (0x1119193) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011250 mem-ID=0 size=4 element-size=4 type=Instruction data=93911101
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011250 end_addr=0x80011253
[info]current source entropy:1, resource type: 0
[info]current dest entropy:a, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x3 value 0x443a4e0000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011254
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xe40 value 0xe40
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x3, x3, -448" at 0x80011254=>[0]0x80011254 (0xe4018193) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011254 mem-ID=0 size=4 element-size=4 type=Instruction data=938101e4
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011254 end_addr=0x80011257
[notice]retire dest stage: 1, access: 0x19, size: 1, type: 0
[info]current source entropy:1, resource type: 0
[info]current dest entropy:9, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x3 value 0x443a4dfe40, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011258
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : ReloadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x7f96 value 0x7f96
[info] opname=rd
[info]{GenInstructionAgent::HandleNotification} new register initialization: x20
[notice]Committing instruction "LUI x20, 32662" at 0x80011258=>[0]0x80011258 (0x7f96a37) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011258 mem-ID=0 size=4 element-size=4 type=Instruction data=376af907
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011258 end_addr=0x8001125b
[info]current dest entropy:9, resource type: 0
[info]{ GenInstructionAgent::SendInitsToISS} writing register x20 initial value 0x6501a5f5b2457b01
[SimApiHANDCAR::WriteRegister] x20 0x6501a5f5b2457b01/0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x20 value 0x7f96000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x8001125c
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xdff value 0xdff
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x20, x20, -513" at 0x8001125c=>[0]0x8001125c (0xdffa0a1b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008001125c mem-ID=0 size=4 element-size=4 type=Instruction data=1b0afadf
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8001125c end_addr=0x8001125f
[info]current source entropy:1, resource type: 0
[info]current dest entropy:a, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x20 value 0x7f95dff, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011260
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x20, x20, 0xc" at 0x80011260=>[0]0x80011260 (0xca1a13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011260 mem-ID=0 size=4 element-size=4 type=Instruction data=131aca00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011260 end_addr=0x80011263
[info]current source entropy:1, resource type: 0
[info]current dest entropy:a, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x20 value 0x7f95dff000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011264
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xb00 value 0xb00
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x20, x20, -1280" at 0x80011264=>[0]0x80011264 (0xb00a0a13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011264 mem-ID=0 size=4 element-size=4 type=Instruction data=130a0ab0
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011264 end_addr=0x80011267
[notice]retire dest stage: 5, access: 0x1, size: 1, type: 0
[info]current source entropy:1, resource type: 0
[info]current dest entropy:9, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x20 value 0x7f95dfeb00, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011268
[notice]Generating: VLUXEI32.V##RISCV
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[debug]choice tree name: Data alignment choice name: Aligned set weight: 50
[debug]choice tree name: Data alignment choice name: Unaligned set weight: 14
[info] opname=vd
[info]Operand vd No Dependency constraint
[info] opname=vm
[info] opname=LoadStore-rs1-vs2
[notice]Operand : LoadStore-rs1-vs2 mask 0x0 value 0x0
[info]Operand rs1 No Dependency constraint
[info]Operand vs2 No Dependency constraint
[notice]{VectorIndexedLoadStoreOperand::GenerateWithPreamble} generated target address 0x4252d7f176 alignment 2 data size 2 base value 0x424dabb0e9
[info]{AddressingOperand::Generate} generated with preamble
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} preventing all data page faults.
[notice]{DataBlock::Setup} generate data block start address...0x65f5c16580 with size:64 and align:64
[notice]{DataBlock::Setup} allocate memory for value:0x52c408d size:0x4 Big endian:0x0 to memory:0x65f5c16580 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000065f5c16580 mem-ID=0 size=4 element-size=4 type=Data data=8d402c05
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x65f5c16580 end_addr=0x65f5c16583
[notice]{DataBlock::Setup} allocate memory for value:0xed8be061 size:0x4 Big endian:0x0 to memory:0x65f5c16584 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000065f5c16584 mem-ID=0 size=4 element-size=4 type=Data data=61e08bed
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x65f5c16584 end_addr=0x65f5c16587
[notice]{DataBlock::Setup} allocate memory for value:0xc1ad79d1 size:0x4 Big endian:0x0 to memory:0x65f5c16588 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000065f5c16588 mem-ID=0 size=4 element-size=4 type=Data data=d179adc1
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x65f5c16588 end_addr=0x65f5c1658b
[notice]{DataBlock::Setup} allocate memory for value:0x40780dc1 size:0x4 Big endian:0x0 to memory:0x65f5c1658c bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000065f5c1658c mem-ID=0 size=4 element-size=4 type=Data data=c10d7840
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x65f5c1658c end_addr=0x65f5c1658f
[notice]{DataBlock::Setup} allocate memory for value:0xa089dd5b size:0x4 Big endian:0x0 to memory:0x65f5c16590 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000065f5c16590 mem-ID=0 size=4 element-size=4 type=Data data=5bdd89a0
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x65f5c16590 end_addr=0x65f5c16593
[notice]{DataBlock::Setup} allocate memory for value:0x2ebcaeb9 size:0x4 Big endian:0x0 to memory:0x65f5c16594 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000065f5c16594 mem-ID=0 size=4 element-size=4 type=Data data=b9aebc2e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x65f5c16594 end_addr=0x65f5c16597
[notice]{DataBlock::Setup} allocate memory for value:0x6dfe8f8f size:0x4 Big endian:0x0 to memory:0x65f5c16598 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000065f5c16598 mem-ID=0 size=4 element-size=4 type=Data data=8f8ffe6d
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x65f5c16598 end_addr=0x65f5c1659b
[notice]{DataBlock::Setup} allocate memory for value:0x542f12cb size:0x4 Big endian:0x0 to memory:0x65f5c1659c bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000065f5c1659c mem-ID=0 size=4 element-size=4 type=Data data=cb122f54
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x65f5c1659c end_addr=0x65f5c1659f
[notice]{DataBlock::Setup} allocate memory for value:0x5bcfad67 size:0x4 Big endian:0x0 to memory:0x65f5c165a0 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000065f5c165a0 mem-ID=0 size=4 element-size=4 type=Data data=67adcf5b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x65f5c165a0 end_addr=0x65f5c165a3
[notice]{DataBlock::Setup} allocate memory for value:0x7670ce89 size:0x4 Big endian:0x0 to memory:0x65f5c165a4 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000065f5c165a4 mem-ID=0 size=4 element-size=4 type=Data data=89ce7076
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x65f5c165a4 end_addr=0x65f5c165a7
[notice]{DataBlock::Setup} allocate memory for value:0x1801f61 size:0x4 Big endian:0x0 to memory:0x65f5c165a8 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000065f5c165a8 mem-ID=0 size=4 element-size=4 type=Data data=611f8001
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x65f5c165a8 end_addr=0x65f5c165ab
[notice]{DataBlock::Setup} allocate memory for value:0xa794092f size:0x4 Big endian:0x0 to memory:0x65f5c165ac bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000065f5c165ac mem-ID=0 size=4 element-size=4 type=Data data=2f0994a7
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x65f5c165ac end_addr=0x65f5c165af
[notice]{DataBlock::Setup} allocate memory for value:0xb33bde3f size:0x4 Big endian:0x0 to memory:0x65f5c165b0 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000065f5c165b0 mem-ID=0 size=4 element-size=4 type=Data data=3fde3bb3
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x65f5c165b0 end_addr=0x65f5c165b3
[notice]{DataBlock::Setup} allocate memory for value:0x67a4c2f1 size:0x4 Big endian:0x0 to memory:0x65f5c165b4 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000065f5c165b4 mem-ID=0 size=4 element-size=4 type=Data data=f1c2a467
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x65f5c165b4 end_addr=0x65f5c165b7
[notice]{DataBlock::Setup} allocate memory for value:0x63338dcf size:0x4 Big endian:0x0 to memory:0x65f5c165b8 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000065f5c165b8 mem-ID=0 size=4 element-size=4 type=Data data=cf8d3363
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x65f5c165b8 end_addr=0x65f5c165bb
[notice]{DataBlock::Setup} allocate memory for value:0x39b93bb3 size:0x4 Big endian:0x0 to memory:0x65f5c165bc bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000065f5c165bc mem-ID=0 size=4 element-size=4 type=Data data=b33bb939
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x65f5c165bc end_addr=0x65f5c165bf
[notice]{DataBlock::Clear} data units are cleared!
[info]{RegisterReserver::ReserveRegister} Reserving register: v10, access: Write, reserve type: User
[info]{Generator::AddLoadRegisterAmbleRequests} register v10 should be reserved now: 1
[info]{RegisterReserver::ReserveRegister} Reserving register: x22, access: Write, reserve type: User
[info]{Generator::AddLoadRegisterAmbleRequests} register x22 should be reserved now: 1
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x32fb value 0x32fb
[info] opname=rd
[notice]Committing instruction "LUI x31, 13051" at 0x80011268=>[0]0x80011268 (0x32fbfb7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011268 mem-ID=0 size=4 element-size=4 type=Instruction data=b7bf2f03
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011268 end_addr=0x8001126b
[info]current dest entropy:9, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x31 value 0x32fb000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x8001126c
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xe0b value 0xe0b
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x31, x31, -501" at 0x8001126c=>[0]0x8001126c (0xe0bf8f9b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008001126c mem-ID=0 size=4 element-size=4 type=Instruction data=9b8fbfe0
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8001126c end_addr=0x8001126f
[info]current source entropy:1, resource type: 0
[info]current dest entropy:a, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x31 value 0x32fae0b, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011270
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xd value 0xd
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x31, x31, 0xd" at 0x80011270=>[0]0x80011270 (0xdf9f93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011270 mem-ID=0 size=4 element-size=4 type=Instruction data=939fdf00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011270 end_addr=0x80011273
[info]current source entropy:1, resource type: 0
[info]current dest entropy:a, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x31 value 0x65f5c16000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011274
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x580 value 0x580
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x31, x31, 1408" at 0x80011274=>[0]0x80011274 (0x580f8f93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011274 mem-ID=0 size=4 element-size=4 type=Instruction data=938f0f58
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011274 end_addr=0x80011277
[notice]retire dest stage: 9, access: 0x16, size: 1, type: 0
[info]current source entropy:1, resource type: 0
[info]current dest entropy:9, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x31 value 0x65f5c16580, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011278
[notice]Generating: VL1RE8.V##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[debug]choice tree name: Data alignment choice name: Aligned set weight: 50
[debug]choice tree name: Data alignment choice name: Unaligned set weight: 14
[info]constraint already forced, ignore reservation check
[info] opname=vd
[info] opname=LoadStore-rs1
[notice]Operand : LoadStore-rs1 mask 0x0 value 0x0
[info]{GenInstructionAgent::HandleNotification} new register initialization: v10
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x0=>part 1 PA [0]0x0 size=1, part 2 PA [0]0x0 size=0
[notice]Committing instruction "VL1RE8.V v10, x31" at 0x80011278=>[0]0x80011278 (0x28f8507) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011278 mem-ID=0 size=4 element-size=4 type=Instruction data=07858f02
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011278 end_addr=0x8001127b
[info]current source entropy:1, resource type: 0
[info]{ GenInstructionAgent::SendInitsToISS} writing register v10_0 initial value 0xf8a9ee934e141cd2
[SimApiHANDCAR::WriteRegister] v10_0 0xf8a9ee934e141cd2/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v10_1 initial value 0x169d8ad6cc83d345
[SimApiHANDCAR::WriteRegister] v10_1 0x169d8ad6cc83d345/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v10_2 initial value 0x5faa82cfb2fc2b66
[SimApiHANDCAR::WriteRegister] v10_2 0x5faa82cfb2fc2b66/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v10_3 initial value 0xafb7019f35b2ee8
[SimApiHANDCAR::WriteRegister] v10_3 0xafb7019f35b2ee8/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v10_4 initial value 0x2e892ad828aad3e4
[SimApiHANDCAR::WriteRegister] v10_4 0x2e892ad828aad3e4/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v10_5 initial value 0x570d77bbdaa71fcf
[SimApiHANDCAR::WriteRegister] v10_5 0x570d77bbdaa71fcf/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v10_6 initial value 0x87aad324caf3ba57
[SimApiHANDCAR::WriteRegister] v10_6 0x87aad324caf3ba57/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v10_7 initial value 0xb29588a0772fd1ef
[SimApiHANDCAR::WriteRegister] v10_7 0xb29588a0772fd1ef/0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x8001127c
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v10_0 value 0xed8be061052c408d, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v10_1 value 0x40780dc1c1ad79d1, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v10_2 value 0x2ebcaeb9a089dd5b, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v10_3 value 0x542f12cb6dfe8f8f, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v10_4 value 0x7670ce895bcfad67, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v10_5 value 0xa794092f01801f61, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v10_6 value 0x67a4c2f1b33bde3f, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v10_7 value 0x39b93bb363338dcf, mask 0xffffffffffffffff
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x424e value 0x424e
[info] opname=rd
[notice]Committing instruction "LUI x22, 16974" at 0x8001127c=>[0]0x8001127c (0x424eb37) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008001127c mem-ID=0 size=4 element-size=4 type=Instruction data=37eb2404
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8001127c end_addr=0x8001127f
[info]current dest entropy:8, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x22 value 0x424e000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011280
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xabb value 0xabb
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x22, x22, -1349" at 0x80011280=>[0]0x80011280 (0xabbb0b1b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011280 mem-ID=0 size=4 element-size=4 type=Instruction data=1b0bbbab
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011280 end_addr=0x80011283
[info]current source entropy:2, resource type: 0
[info]current dest entropy:9, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x22 value 0x424dabb, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011284
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x22, x22, 0xc" at 0x80011284=>[0]0x80011284 (0xcb1b13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011284 mem-ID=0 size=4 element-size=4 type=Instruction data=131bcb00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011284 end_addr=0x80011287
[notice]retire dest stage: d, access: 0xd, size: 1, type: 0
[info]current source entropy:2, resource type: 0
[info]current dest entropy:8, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x22 value 0x424dabb000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011288
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xe9 value 0xe9
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x22, x22, 233" at 0x80011288=>[0]0x80011288 (0xe9b0b13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011288 mem-ID=0 size=4 element-size=4 type=Instruction data=130b9b0e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011288 end_addr=0x8001128b
[info]current source entropy:2, resource type: 0
[info]current dest entropy:8, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x22 value 0x424dabb0e9, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x8001128c
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : CommitInstruction
[info]{GenInstructionAgent::HandleNotification} new register initialization: v20
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4252d7f176=>part 1 PA [0]0x4252d7f176 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4252d7f176=>part 1 PA [0]0x4252d7f176 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4252d7f176=>part 1 PA [0]0x4252d7f176 size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x3ede
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4252d7f176=>part 1 PA [0]0x4252d7f176 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000004252d7f176 mem-ID=0 size=2 element-size=2 type=Data data=de3e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x4252d7f176 end_addr=0x4252d7f177
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x433b37914a=>part 1 PA [0]0x433b37914a size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x433b37914a=>part 1 PA [0]0x433b37914a size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x433b37914a=>part 1 PA [0]0x433b37914a size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x87aa
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x433b37914a=>part 1 PA [0]0x433b37914a size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000433b37914a mem-ID=0 size=2 element-size=2 type=Data data=aa87
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x433b37914a end_addr=0x433b37914b
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x430f592aba=>part 1 PA [0]0x430f592aba size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x430f592aba=>part 1 PA [0]0x430f592aba size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x430f592aba=>part 1 PA [0]0x430f592aba size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x51c0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x430f592aba=>part 1 PA [0]0x430f592aba size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000430f592aba mem-ID=0 size=2 element-size=2 type=Data data=c051
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x430f592aba end_addr=0x430f592abb
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x428e23beaa=>part 1 PA [0]0x428e23beaa size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x428e23beaa=>part 1 PA [0]0x428e23beaa size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x428e23beaa=>part 1 PA [0]0x428e23beaa size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x3378
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x428e23beaa=>part 1 PA [0]0x428e23beaa size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000428e23beaa mem-ID=0 size=2 element-size=2 type=Data data=7833
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x428e23beaa end_addr=0x428e23beab
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x42ee358e44=>part 1 PA [0]0x42ee358e44 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x42ee358e44=>part 1 PA [0]0x42ee358e44 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x42ee358e44=>part 1 PA [0]0x42ee358e44 size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0xc762
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x42ee358e44=>part 1 PA [0]0x42ee358e44 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000042ee358e44 mem-ID=0 size=2 element-size=2 type=Data data=62c7
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x42ee358e44 end_addr=0x42ee358e45
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x427c685fa2=>part 1 PA [0]0x427c685fa2 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x427c685fa2=>part 1 PA [0]0x427c685fa2 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x427c685fa2=>part 1 PA [0]0x427c685fa2 size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0xb014
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x427c685fa2=>part 1 PA [0]0x427c685fa2 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000427c685fa2 mem-ID=0 size=2 element-size=2 type=Data data=14b0
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x427c685fa2 end_addr=0x427c685fa3
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x42bbaa4078=>part 1 PA [0]0x42bbaa4078 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x42bbaa4078=>part 1 PA [0]0x42bbaa4078 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x42bbaa4078=>part 1 PA [0]0x42bbaa4078 size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0xa940
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x42bbaa4078=>part 1 PA [0]0x42bbaa4078 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000042bbaa4078 mem-ID=0 size=2 element-size=2 type=Data data=40a9
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x42bbaa4078 end_addr=0x42bbaa4079
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x42a1dac3b4=>part 1 PA [0]0x42a1dac3b4 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x42a1dac3b4=>part 1 PA [0]0x42a1dac3b4 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x42a1dac3b4=>part 1 PA [0]0x42a1dac3b4 size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x430c
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x42a1dac3b4=>part 1 PA [0]0x42a1dac3b4 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000042a1dac3b4 mem-ID=0 size=2 element-size=2 type=Data data=0c43
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x42a1dac3b4 end_addr=0x42a1dac3b5
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x42a97b5e50=>part 1 PA [0]0x42a97b5e50 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x42a97b5e50=>part 1 PA [0]0x42a97b5e50 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x42a97b5e50=>part 1 PA [0]0x42a97b5e50 size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x475e
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x42a97b5e50=>part 1 PA [0]0x42a97b5e50 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000042a97b5e50 mem-ID=0 size=2 element-size=2 type=Data data=5e47
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x42a97b5e50 end_addr=0x42a97b5e51
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x42c41c7f72=>part 1 PA [0]0x42c41c7f72 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x42c41c7f72=>part 1 PA [0]0x42c41c7f72 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x42c41c7f72=>part 1 PA [0]0x42c41c7f72 size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x2f6c
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x42c41c7f72=>part 1 PA [0]0x42c41c7f72 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000042c41c7f72 mem-ID=0 size=2 element-size=2 type=Data data=6c2f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x42c41c7f72 end_addr=0x42c41c7f73
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x424f2bd04a=>part 1 PA [0]0x424f2bd04a size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x424f2bd04a=>part 1 PA [0]0x424f2bd04a size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x424f2bd04a=>part 1 PA [0]0x424f2bd04a size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0xa098
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x424f2bd04a=>part 1 PA [0]0x424f2bd04a size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000424f2bd04a mem-ID=0 size=2 element-size=2 type=Data data=98a0
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x424f2bd04a end_addr=0x424f2bd04b
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x42f53fba18=>part 1 PA [0]0x42f53fba18 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x42f53fba18=>part 1 PA [0]0x42f53fba18 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x42f53fba18=>part 1 PA [0]0x42f53fba18 size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateBranchPageRequest} exception type: InstructionPageFault exception name: InstructionPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0xb2b6
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x42f53fba18=>part 1 PA [0]0x42f53fba18 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000042f53fba18 mem-ID=0 size=2 element-size=2 type=Data data=b6b2
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x42f53fba18 end_addr=0x42f53fba19
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4300e78f28=>part 1 PA [0]0x4300e78f28 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4300e78f28=>part 1 PA [0]0x4300e78f28 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4300e78f28=>part 1 PA [0]0x4300e78f28 size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x2636
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4300e78f28=>part 1 PA [0]0x4300e78f28 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000004300e78f28 mem-ID=0 size=2 element-size=2 type=Data data=3626
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x4300e78f28 end_addr=0x4300e78f29
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x42b55073da=>part 1 PA [0]0x42b55073da size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x42b55073da=>part 1 PA [0]0x42b55073da size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x42b55073da=>part 1 PA [0]0x42b55073da size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateBranchPageRequest} exception type: InstructionPageFault exception name: InstructionPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0xd742
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x42b55073da=>part 1 PA [0]0x42b55073da size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000042b55073da mem-ID=0 size=2 element-size=2 type=Data data=42d7
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x42b55073da end_addr=0x42b55073db
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x42b0df3eb8=>part 1 PA [0]0x42b0df3eb8 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x42b0df3eb8=>part 1 PA [0]0x42b0df3eb8 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x42b0df3eb8=>part 1 PA [0]0x42b0df3eb8 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x42b0df3eb8=>part 1 PA [0]0x42b0df3eb8 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000042b0df3eb8 mem-ID=0 size=2 element-size=2 type=Data data=397a
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x42b0df3eb8 end_addr=0x42b0df3eb9
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x428764ec9c=>part 1 PA [0]0x428764ec9c size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x428764ec9c=>part 1 PA [0]0x428764ec9c size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x428764ec9c=>part 1 PA [0]0x428764ec9c size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x1602
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x428764ec9c=>part 1 PA [0]0x428764ec9c size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000428764ec9c mem-ID=0 size=2 element-size=2 type=Data data=0216
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x428764ec9c end_addr=0x428764ec9d
[notice]Committing instruction "VLUXEI32.V v20, x22, v10, Unmasked" at 0x8001128c=>[0]0x8001128c (0x6ab6a07) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008001128c mem-ID=0 size=4 element-size=4 type=Instruction data=076aab06
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8001128c end_addr=0x8001128f
[info]current source entropy:2, resource type: 0
[info]{ GenInstructionAgent::SendInitsToISS} writing register v20_0 initial value 0x1aa3d7bc8c08c793
[SimApiHANDCAR::WriteRegister] v20_0 0x1aa3d7bc8c08c793/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v20_1 initial value 0xffffd7ae1661bf9c
[SimApiHANDCAR::WriteRegister] v20_1 0xffffd7ae1661bf9c/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v20_2 initial value 0x94feaf5b891627de
[SimApiHANDCAR::WriteRegister] v20_2 0x94feaf5b891627de/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v20_3 initial value 0x18ea065771476132
[SimApiHANDCAR::WriteRegister] v20_3 0x18ea065771476132/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v20_4 initial value 0xe9440614d8acb67f
[SimApiHANDCAR::WriteRegister] v20_4 0xe9440614d8acb67f/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v20_5 initial value 0x44e0b75c106cbd0f
[SimApiHANDCAR::WriteRegister] v20_5 0x44e0b75c106cbd0f/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v20_6 initial value 0x7ff0000000000000
[SimApiHANDCAR::WriteRegister] v20_6 0x7ff0000000000000/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v20_7 initial value 0x85762a1ac3d1a52a
[SimApiHANDCAR::WriteRegister] v20_7 0x85762a1ac3d1a52a/0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011290
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v20_0 value 0x337851c087aa3ede, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v20_1 value 0x430ca940b014c762, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v20_2 value 0xb2b6a0982f6c475e, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v20_3 value 0x16027a39d7422636, mask 0xffffffffffffffff
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : RegisterReservation
[info]{RegisterReserver::UnreserveRegister} Unreserve register: v10, access: Write, reserve type: User
[info]{GenSequenceAgent::RegisterReservation} register reservation do? 0 reg v10 attrs Write is reserved? 0
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : RegisterReservation
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x22, access: Write, reserve type: User
[info]{GenSequenceAgent::RegisterReservation} register reservation do? 0 reg x22 attrs Write is reserved? 0
[notice]GenQueryAgent::HandleQuery : InstructionRecord
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 1
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]Generating: VSUXEI16.V##RISCV
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[debug]choice tree name: Data alignment choice name: Aligned set weight: 50
[debug]choice tree name: Data alignment choice name: Unaligned set weight: 14
[info] opname=vs3
[info]Operand vs3 No Dependency constraint
[info] opname=vm
[info] opname=LoadStore-rs1-vs2
[notice]Operand : LoadStore-rs1-vs2 mask 0x0 value 0x0
[info]Operand rs1 No Dependency constraint
[info]Operand vs2 No Dependency constraint
[notice]{VectorIndexedLoadStoreOperand::GenerateWithPreamble} generated target address 0x336a269194 alignment 2 data size 2 base value 0x336a26590a
[info]{AddressingOperand::Generate} generated with preamble
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} preventing all data page faults.
[notice]{DataBlock::Setup} generate data block start address...0x620d00a080 with size:64 and align:64
[notice]{DataBlock::Setup} allocate memory for value:0x388a size:0x2 Big endian:0x0 to memory:0x620d00a080 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000620d00a080 mem-ID=0 size=2 element-size=2 type=Data data=8a38
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x620d00a080 end_addr=0x620d00a081
[notice]{DataBlock::Setup} allocate memory for value:0x62ec size:0x2 Big endian:0x0 to memory:0x620d00a082 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000620d00a082 mem-ID=0 size=2 element-size=2 type=Data data=ec62
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x620d00a082 end_addr=0x620d00a083
[notice]{DataBlock::Setup} allocate memory for value:0x8cdc size:0x2 Big endian:0x0 to memory:0x620d00a084 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000620d00a084 mem-ID=0 size=2 element-size=2 type=Data data=dc8c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x620d00a084 end_addr=0x620d00a085
[notice]{DataBlock::Setup} allocate memory for value:0xfbcc size:0x2 Big endian:0x0 to memory:0x620d00a086 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000620d00a086 mem-ID=0 size=2 element-size=2 type=Data data=ccfb
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x620d00a086 end_addr=0x620d00a087
[notice]{DataBlock::Setup} allocate memory for value:0xffb2 size:0x2 Big endian:0x0 to memory:0x620d00a088 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000620d00a088 mem-ID=0 size=2 element-size=2 type=Data data=b2ff
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x620d00a088 end_addr=0x620d00a089
[notice]{DataBlock::Setup} allocate memory for value:0xf6f8 size:0x2 Big endian:0x0 to memory:0x620d00a08a bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000620d00a08a mem-ID=0 size=2 element-size=2 type=Data data=f8f6
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x620d00a08a end_addr=0x620d00a08b
[notice]{DataBlock::Setup} allocate memory for value:0xd294 size:0x2 Big endian:0x0 to memory:0x620d00a08c bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000620d00a08c mem-ID=0 size=2 element-size=2 type=Data data=94d2
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x620d00a08c end_addr=0x620d00a08d
[notice]{DataBlock::Setup} allocate memory for value:0x6dbc size:0x2 Big endian:0x0 to memory:0x620d00a08e bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000620d00a08e mem-ID=0 size=2 element-size=2 type=Data data=bc6d
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x620d00a08e end_addr=0x620d00a08f
[notice]{DataBlock::Setup} allocate memory for value:0x19e2 size:0x2 Big endian:0x0 to memory:0x620d00a090 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000620d00a090 mem-ID=0 size=2 element-size=2 type=Data data=e219
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x620d00a090 end_addr=0x620d00a091
[notice]{DataBlock::Setup} allocate memory for value:0xfefe size:0x2 Big endian:0x0 to memory:0x620d00a092 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000620d00a092 mem-ID=0 size=2 element-size=2 type=Data data=fefe
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x620d00a092 end_addr=0x620d00a093
[notice]{DataBlock::Setup} allocate memory for value:0x89fe size:0x2 Big endian:0x0 to memory:0x620d00a094 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000620d00a094 mem-ID=0 size=2 element-size=2 type=Data data=fe89
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x620d00a094 end_addr=0x620d00a095
[notice]{DataBlock::Setup} allocate memory for value:0x2cb0 size:0x2 Big endian:0x0 to memory:0x620d00a096 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000620d00a096 mem-ID=0 size=2 element-size=2 type=Data data=b02c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x620d00a096 end_addr=0x620d00a097
[notice]{DataBlock::Setup} allocate memory for value:0x94e size:0x2 Big endian:0x0 to memory:0x620d00a098 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000620d00a098 mem-ID=0 size=2 element-size=2 type=Data data=4e09
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x620d00a098 end_addr=0x620d00a099
[notice]{DataBlock::Setup} allocate memory for value:0x33d4 size:0x2 Big endian:0x0 to memory:0x620d00a09a bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000620d00a09a mem-ID=0 size=2 element-size=2 type=Data data=d433
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x620d00a09a end_addr=0x620d00a09b
[notice]{DataBlock::Setup} allocate memory for value:0x3588 size:0x2 Big endian:0x0 to memory:0x620d00a09c bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000620d00a09c mem-ID=0 size=2 element-size=2 type=Data data=8835
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x620d00a09c end_addr=0x620d00a09d
[notice]{DataBlock::Setup} allocate memory for value:0x3b24 size:0x2 Big endian:0x0 to memory:0x620d00a09e bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000620d00a09e mem-ID=0 size=2 element-size=2 type=Data data=243b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x620d00a09e end_addr=0x620d00a09f
[notice]{DataBlock::Setup} allocate memory for value:0x522a size:0x2 Big endian:0x0 to memory:0x620d00a0a0 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000620d00a0a0 mem-ID=0 size=2 element-size=2 type=Data data=2a52
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x620d00a0a0 end_addr=0x620d00a0a1
[notice]{DataBlock::Setup} allocate memory for value:0x2918 size:0x2 Big endian:0x0 to memory:0x620d00a0a2 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000620d00a0a2 mem-ID=0 size=2 element-size=2 type=Data data=1829
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x620d00a0a2 end_addr=0x620d00a0a3
[notice]{DataBlock::Setup} allocate memory for value:0x40a4 size:0x2 Big endian:0x0 to memory:0x620d00a0a4 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000620d00a0a4 mem-ID=0 size=2 element-size=2 type=Data data=a440
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x620d00a0a4 end_addr=0x620d00a0a5
[notice]{DataBlock::Setup} allocate memory for value:0x55e8 size:0x2 Big endian:0x0 to memory:0x620d00a0a6 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000620d00a0a6 mem-ID=0 size=2 element-size=2 type=Data data=e855
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x620d00a0a6 end_addr=0x620d00a0a7
[notice]{DataBlock::Setup} allocate memory for value:0x22ea size:0x2 Big endian:0x0 to memory:0x620d00a0a8 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000620d00a0a8 mem-ID=0 size=2 element-size=2 type=Data data=ea22
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x620d00a0a8 end_addr=0x620d00a0a9
[notice]{DataBlock::Setup} allocate memory for value:0x6b7 size:0x2 Big endian:0x0 to memory:0x620d00a0aa bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000620d00a0aa mem-ID=0 size=2 element-size=2 type=Data data=b706
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x620d00a0aa end_addr=0x620d00a0ab
[notice]{DataBlock::Setup} allocate memory for value:0x89a3 size:0x2 Big endian:0x0 to memory:0x620d00a0ac bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000620d00a0ac mem-ID=0 size=2 element-size=2 type=Data data=a389
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x620d00a0ac end_addr=0x620d00a0ad
[notice]{DataBlock::Setup} allocate memory for value:0xa59 size:0x2 Big endian:0x0 to memory:0x620d00a0ae bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000620d00a0ae mem-ID=0 size=2 element-size=2 type=Data data=590a
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x620d00a0ae end_addr=0x620d00a0af
[notice]{DataBlock::Setup} allocate memory for value:0xc4aa size:0x2 Big endian:0x0 to memory:0x620d00a0b0 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000620d00a0b0 mem-ID=0 size=2 element-size=2 type=Data data=aac4
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x620d00a0b0 end_addr=0x620d00a0b1
[notice]{DataBlock::Setup} allocate memory for value:0xbce7 size:0x2 Big endian:0x0 to memory:0x620d00a0b2 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000620d00a0b2 mem-ID=0 size=2 element-size=2 type=Data data=e7bc
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x620d00a0b2 end_addr=0x620d00a0b3
[notice]{DataBlock::Setup} allocate memory for value:0x23b1 size:0x2 Big endian:0x0 to memory:0x620d00a0b4 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000620d00a0b4 mem-ID=0 size=2 element-size=2 type=Data data=b123
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x620d00a0b4 end_addr=0x620d00a0b5
[notice]{DataBlock::Setup} allocate memory for value:0x3ece size:0x2 Big endian:0x0 to memory:0x620d00a0b6 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000620d00a0b6 mem-ID=0 size=2 element-size=2 type=Data data=ce3e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x620d00a0b6 end_addr=0x620d00a0b7
[notice]{DataBlock::Setup} allocate memory for value:0x2b75 size:0x2 Big endian:0x0 to memory:0x620d00a0b8 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000620d00a0b8 mem-ID=0 size=2 element-size=2 type=Data data=752b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x620d00a0b8 end_addr=0x620d00a0b9
[notice]{DataBlock::Setup} allocate memory for value:0xbb4d size:0x2 Big endian:0x0 to memory:0x620d00a0ba bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000620d00a0ba mem-ID=0 size=2 element-size=2 type=Data data=4dbb
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x620d00a0ba end_addr=0x620d00a0bb
[notice]{DataBlock::Setup} allocate memory for value:0x9890 size:0x2 Big endian:0x0 to memory:0x620d00a0bc bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000620d00a0bc mem-ID=0 size=2 element-size=2 type=Data data=9098
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x620d00a0bc end_addr=0x620d00a0bd
[notice]{DataBlock::Setup} allocate memory for value:0x6090 size:0x2 Big endian:0x0 to memory:0x620d00a0be bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000620d00a0be mem-ID=0 size=2 element-size=2 type=Data data=9060
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x620d00a0be end_addr=0x620d00a0bf
[notice]{DataBlock::Clear} data units are cleared!
[info]{RegisterReserver::ReserveRegister} Reserving register: v14, access: Write, reserve type: User
[info]{Generator::AddLoadRegisterAmbleRequests} register v14 should be reserved now: 1
[info]{RegisterReserver::ReserveRegister} Reserving register: x29, access: Write, reserve type: User
[info]{Generator::AddLoadRegisterAmbleRequests} register x29 should be reserved now: 1
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x3107 value 0x3107
[info] opname=rd
[notice]Committing instruction "LUI x26, 12551" at 0x80011290=>[0]0x80011290 (0x3107d37) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011290 mem-ID=0 size=4 element-size=4 type=Instruction data=377d1003
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011290 end_addr=0x80011293
[info]current dest entropy:7, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x26 value 0x3107000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011294
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x805 value 0x805
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x26, x26, -2043" at 0x80011294=>[0]0x80011294 (0x805d0d1b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011294 mem-ID=0 size=4 element-size=4 type=Instruction data=1b0d5d80
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011294 end_addr=0x80011297
[notice]retire dest stage: 11, access: 0x11, size: 1, type: 0
[info]current source entropy:3, resource type: 0
[info]current dest entropy:7, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x26 value 0x3106805, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011298
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xd value 0xd
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x26, x26, 0xd" at 0x80011298=>[0]0x80011298 (0xdd1d13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011298 mem-ID=0 size=4 element-size=4 type=Instruction data=131ddd00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011298 end_addr=0x8001129b
[info]current source entropy:3, resource type: 0
[info]current dest entropy:7, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x26 value 0x620d00a000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x8001129c
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x80 value 0x80
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x26, x26, 128" at 0x8001129c=>[0]0x8001129c (0x80d0d13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008001129c mem-ID=0 size=4 element-size=4 type=Instruction data=130d0d08
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8001129c end_addr=0x8001129f
[info]current source entropy:3, resource type: 0
[info]current dest entropy:7, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x26 value 0x620d00a080, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800112a0
[notice]Generating: VL1RE8.V##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[debug]choice tree name: Data alignment choice name: Aligned set weight: 50
[debug]choice tree name: Data alignment choice name: Unaligned set weight: 14
[info]constraint already forced, ignore reservation check
[info] opname=vd
[info] opname=LoadStore-rs1
[notice]Operand : LoadStore-rs1 mask 0x0 value 0x0
[info]{GenInstructionAgent::HandleNotification} new register initialization: v14
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x0=>part 1 PA [0]0x0 size=1, part 2 PA [0]0x0 size=0
[notice]Committing instruction "VL1RE8.V v14, x26" at 0x800112a0=>[0]0x800112a0 (0x28d0707) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800112a0 mem-ID=0 size=4 element-size=4 type=Instruction data=07078d02
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800112a0 end_addr=0x800112a3
[info]current source entropy:3, resource type: 0
[info]{ GenInstructionAgent::SendInitsToISS} writing register v14_0 initial value 0x5434d2db2bde33fd
[SimApiHANDCAR::WriteRegister] v14_0 0x5434d2db2bde33fd/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v14_1 initial value 0xa61a0cb1148f96fb
[SimApiHANDCAR::WriteRegister] v14_1 0xa61a0cb1148f96fb/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v14_2 initial value 0xea2bfb7e1d1f2124
[SimApiHANDCAR::WriteRegister] v14_2 0xea2bfb7e1d1f2124/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v14_3 initial value 0x6b579555ff014f88
[SimApiHANDCAR::WriteRegister] v14_3 0x6b579555ff014f88/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v14_4 initial value 0xb4060d12c0830813
[SimApiHANDCAR::WriteRegister] v14_4 0xb4060d12c0830813/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v14_5 initial value 0x7ff0000000000000
[SimApiHANDCAR::WriteRegister] v14_5 0x7ff0000000000000/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v14_6 initial value 0x839dc15f373ea465
[SimApiHANDCAR::WriteRegister] v14_6 0x839dc15f373ea465/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v14_7 initial value 0xc8a285a5079c1b25
[SimApiHANDCAR::WriteRegister] v14_7 0xc8a285a5079c1b25/0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800112a4
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v14_0 value 0xfbcc8cdc62ec388a, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v14_1 value 0x6dbcd294f6f8ffb2, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v14_2 value 0x2cb089fefefe19e2, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v14_3 value 0x3b24358833d4094e, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v14_4 value 0x55e840a42918522a, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v14_5 value 0xa5989a306b722ea, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v14_6 value 0x3ece23b1bce7c4aa, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v14_7 value 0x60909890bb4d2b75, mask 0xffffffffffffffff
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x19b5 value 0x19b5
[info] opname=rd
[notice]Committing instruction "LUI x29, 6581" at 0x800112a4=>[0]0x800112a4 (0x19b5eb7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800112a4 mem-ID=0 size=4 element-size=4 type=Instruction data=b75e9b01
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800112a4 end_addr=0x800112a7
[notice]retire dest stage: 15, access: 0x13, size: 1, type: 0
[info]current dest entropy:5, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x29 value 0x19b5000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800112a8
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x133 value 0x133
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x29, x29, 307" at 0x800112a8=>[0]0x800112a8 (0x133e8e9b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800112a8 mem-ID=0 size=4 element-size=4 type=Instruction data=9b8e3e13
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800112a8 end_addr=0x800112ab
[info]current source entropy:4, resource type: 0
[info]current dest entropy:6, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x29 value 0x19b5133, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800112ac
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xd value 0xd
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x29, x29, 0xd" at 0x800112ac=>[0]0x800112ac (0xde9e93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800112ac mem-ID=0 size=4 element-size=4 type=Instruction data=939ede00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800112ac end_addr=0x800112af
[info]current source entropy:4, resource type: 0
[info]current dest entropy:6, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x29 value 0x336a266000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800112b0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x90a value 0x90a
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x29, x29, -1782" at 0x800112b0=>[0]0x800112b0 (0x90ae8e93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800112b0 mem-ID=0 size=4 element-size=4 type=Instruction data=938eae90
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800112b0 end_addr=0x800112b3
[info]current source entropy:4, resource type: 0
[info]current dest entropy:6, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x29 value 0x336a26590a, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800112b4
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : CommitInstruction
[info]{GenInstructionAgent::HandleNotification} new register initialization: v29
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x336a269194=>part 1 PA [0]0x336a269194 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x336a269194=>part 1 PA [0]0x336a269194 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x336a269194=>part 1 PA [0]0x336a269194 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x336a269194=>part 1 PA [0]0x336a269194 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000336a269194 mem-ID=0 size=2 element-size=2 type=Data data=9eeb
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x336a269194 end_addr=0x336a269195
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x336a26bbf6=>part 1 PA [0]0x336a26bbf6 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x336a26bbf6=>part 1 PA [0]0x336a26bbf6 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x336a26bbf6=>part 1 PA [0]0x336a26bbf6 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x336a26bbf6=>part 1 PA [0]0x336a26bbf6 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000336a26bbf6 mem-ID=0 size=2 element-size=2 type=Data data=12c7
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x336a26bbf6 end_addr=0x336a26bbf7
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x336a26e5e6=>part 1 PA [0]0x336a26e5e6 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x336a26e5e6=>part 1 PA [0]0x336a26e5e6 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x336a26e5e6=>part 1 PA [0]0x336a26e5e6 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x336a26e5e6=>part 1 PA [0]0x336a26e5e6 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000336a26e5e6 mem-ID=0 size=2 element-size=2 type=Data data=74e8
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x336a26e5e6 end_addr=0x336a26e5e7
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x336a2754d6=>part 1 PA [0]0x336a2754d6 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x336a2754d6=>part 1 PA [0]0x336a2754d6 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x336a2754d6=>part 1 PA [0]0x336a2754d6 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x336a2754d6=>part 1 PA [0]0x336a2754d6 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000336a2754d6 mem-ID=0 size=2 element-size=2 type=Data data=84f7
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x336a2754d6 end_addr=0x336a2754d7
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x336a2758bc=>part 1 PA [0]0x336a2758bc size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x336a2758bc=>part 1 PA [0]0x336a2758bc size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x336a2758bc=>part 1 PA [0]0x336a2758bc size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x336a2758bc=>part 1 PA [0]0x336a2758bc size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000336a2758bc mem-ID=0 size=2 element-size=2 type=Data data=286c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x336a2758bc end_addr=0x336a2758bd
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x336a275002=>part 1 PA [0]0x336a275002 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x336a275002=>part 1 PA [0]0x336a275002 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x336a275002=>part 1 PA [0]0x336a275002 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x336a275002=>part 1 PA [0]0x336a275002 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000336a275002 mem-ID=0 size=2 element-size=2 type=Data data=06dd
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x336a275002 end_addr=0x336a275003
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x336a272b9e=>part 1 PA [0]0x336a272b9e size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x336a272b9e=>part 1 PA [0]0x336a272b9e size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x336a272b9e=>part 1 PA [0]0x336a272b9e size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x336a272b9e=>part 1 PA [0]0x336a272b9e size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000336a272b9e mem-ID=0 size=2 element-size=2 type=Data data=2d65
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x336a272b9e end_addr=0x336a272b9f
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x336a26c6c6=>part 1 PA [0]0x336a26c6c6 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x336a26c6c6=>part 1 PA [0]0x336a26c6c6 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x336a26c6c6=>part 1 PA [0]0x336a26c6c6 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x336a26c6c6=>part 1 PA [0]0x336a26c6c6 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000336a26c6c6 mem-ID=0 size=2 element-size=2 type=Data data=19db
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x336a26c6c6 end_addr=0x336a26c6c7
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x336a2672ec=>part 1 PA [0]0x336a2672ec size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x336a2672ec=>part 1 PA [0]0x336a2672ec size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x336a2672ec=>part 1 PA [0]0x336a2672ec size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x336a2672ec=>part 1 PA [0]0x336a2672ec size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000336a2672ec mem-ID=0 size=2 element-size=2 type=Data data=e190
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x336a2672ec end_addr=0x336a2672ed
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x336a275808=>part 1 PA [0]0x336a275808 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x336a275808=>part 1 PA [0]0x336a275808 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x336a275808=>part 1 PA [0]0x336a275808 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x336a275808=>part 1 PA [0]0x336a275808 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000336a275808 mem-ID=0 size=2 element-size=2 type=Data data=c07d
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x336a275808 end_addr=0x336a275809
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x336a26e308=>part 1 PA [0]0x336a26e308 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x336a26e308=>part 1 PA [0]0x336a26e308 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x336a26e308=>part 1 PA [0]0x336a26e308 size=2, part 2 PA [32686]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x336a26e308=>part 1 PA [0]0x336a26e308 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000336a26e308 mem-ID=0 size=2 element-size=2 type=Data data=0a89
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x336a26e308 end_addr=0x336a26e309
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x336a2685ba=>part 1 PA [0]0x336a2685ba size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x336a2685ba=>part 1 PA [0]0x336a2685ba size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x336a2685ba=>part 1 PA [0]0x336a2685ba size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x336a2685ba=>part 1 PA [0]0x336a2685ba size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000336a2685ba mem-ID=0 size=2 element-size=2 type=Data data=c5db
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x336a2685ba end_addr=0x336a2685bb
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x336a266258=>part 1 PA [0]0x336a266258 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x336a266258=>part 1 PA [0]0x336a266258 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x336a266258=>part 1 PA [0]0x336a266258 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x336a266258=>part 1 PA [0]0x336a266258 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000336a266258 mem-ID=0 size=2 element-size=2 type=Data data=0a61
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x336a266258 end_addr=0x336a266259
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x336a268cde=>part 1 PA [0]0x336a268cde size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x336a268cde=>part 1 PA [0]0x336a268cde size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x336a268cde=>part 1 PA [0]0x336a268cde size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x336a268cde=>part 1 PA [0]0x336a268cde size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000336a268cde mem-ID=0 size=2 element-size=2 type=Data data=2766
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x336a268cde end_addr=0x336a268cdf
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x336a268e92=>part 1 PA [0]0x336a268e92 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x336a268e92=>part 1 PA [0]0x336a268e92 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x336a268e92=>part 1 PA [0]0x336a268e92 size=2, part 2 PA [32686]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x336a268e92=>part 1 PA [0]0x336a268e92 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000336a268e92 mem-ID=0 size=2 element-size=2 type=Data data=a0fe
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x336a268e92 end_addr=0x336a268e93
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x336a26942e=>part 1 PA [0]0x336a26942e size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x336a26942e=>part 1 PA [0]0x336a26942e size=2, part 2 PA [32686]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x336a26942e=>part 1 PA [0]0x336a26942e size=2, part 2 PA [32686]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x336a26942e=>part 1 PA [0]0x336a26942e size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000336a26942e mem-ID=0 size=2 element-size=2 type=Data data=35d0
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x336a26942e end_addr=0x336a26942f
[notice]Committing instruction "VSUXEI16.V v29, x29, v14, Vector result" at 0x800112b4=>[0]0x800112b4 (0x4eedea7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800112b4 mem-ID=0 size=4 element-size=4 type=Instruction data=a7deee04
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800112b4 end_addr=0x800112b7
[notice]retire dest stage: 19, access: 0x7, size: 1, type: 0
[info]current source entropy:4, resource type: 0
[info]{ GenInstructionAgent::SendInitsToISS} writing register v29_0 initial value 0xcf5374f4cffba274
[SimApiHANDCAR::WriteRegister] v29_0 0xcf5374f4cffba274/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v29_1 initial value 0xc52238e68444e2b3
[SimApiHANDCAR::WriteRegister] v29_1 0xc52238e68444e2b3/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v29_2 initial value 0xc2f5490ad2bb0d59
[SimApiHANDCAR::WriteRegister] v29_2 0xc2f5490ad2bb0d59/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v29_3 initial value 0x72201f37ba3f9e10
[SimApiHANDCAR::WriteRegister] v29_3 0x72201f37ba3f9e10/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v29_4 initial value 0x32f4af1968320b83
[SimApiHANDCAR::WriteRegister] v29_4 0x32f4af1968320b83/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v29_5 initial value 0xfa7831b41769f98e
[SimApiHANDCAR::WriteRegister] v29_5 0xfa7831b41769f98e/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v29_6 initial value 0x4688c8e309b1d74b
[SimApiHANDCAR::WriteRegister] v29_6 0x4688c8e309b1d74b/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v29_7 initial value 0x7a2c06cf770cc549
[SimApiHANDCAR::WriteRegister] v29_7 0x7a2c06cf770cc549/0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800112b8
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x336a26e5e6
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x336a2758bc
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x336a272b9e
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x336a26c6c6
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x336a275808
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x336a26e308
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : RegisterReservation
[info]{RegisterReserver::UnreserveRegister} Unreserve register: v14, access: Write, reserve type: User
[info]{GenSequenceAgent::RegisterReservation} register reservation do? 0 reg v14 attrs Write is reserved? 0
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : RegisterReservation
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x29, access: Write, reserve type: User
[info]{GenSequenceAgent::RegisterReservation} register reservation do? 0 reg x29 attrs Write is reserved? 0
[notice]GenQueryAgent::HandleQuery : InstructionRecord
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 1
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]Generating: VSOXEI32.V##RISCV
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[debug]choice tree name: Data alignment choice name: Aligned set weight: 50
[debug]choice tree name: Data alignment choice name: Unaligned set weight: 14
[info] opname=vs3
[info]Operand vs3 No Dependency constraint
[info] opname=vm
[info] opname=LoadStore-rs1-vs2
[notice]Operand : LoadStore-rs1-vs2 mask 0x0 value 0x0
[info]Operand rs1 No Dependency constraint
[info]Operand vs2 No Dependency constraint
[notice]{VectorIndexedLoadStoreOperand::GenerateWithPreamble} generated target address 0x2914a2bd72 alignment 2 data size 2 base value 0x286e575771
[info]{AddressingOperand::Generate} generated with preamble
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} preventing all data page faults.
[notice]{DataBlock::Setup} generate data block start address...0x61826cf700 with size:64 and align:64
[notice]{DataBlock::Setup} allocate memory for value:0xa64b6601 size:0x4 Big endian:0x0 to memory:0x61826cf700 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000061826cf700 mem-ID=0 size=4 element-size=4 type=Data data=01664ba6
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x61826cf700 end_addr=0x61826cf703
[notice]{DataBlock::Setup} allocate memory for value:0xc999679f size:0x4 Big endian:0x0 to memory:0x61826cf704 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000061826cf704 mem-ID=0 size=4 element-size=4 type=Data data=9f6799c9
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x61826cf704 end_addr=0x61826cf707
[notice]{DataBlock::Setup} allocate memory for value:0x298aa6db size:0x4 Big endian:0x0 to memory:0x61826cf708 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000061826cf708 mem-ID=0 size=4 element-size=4 type=Data data=dba68a29
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x61826cf708 end_addr=0x61826cf70b
[notice]{DataBlock::Setup} allocate memory for value:0x6465b107 size:0x4 Big endian:0x0 to memory:0x61826cf70c bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000061826cf70c mem-ID=0 size=4 element-size=4 type=Data data=07b16564
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x61826cf70c end_addr=0x61826cf70f
[notice]{DataBlock::Setup} allocate memory for value:0x5489e607 size:0x4 Big endian:0x0 to memory:0x61826cf710 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000061826cf710 mem-ID=0 size=4 element-size=4 type=Data data=07e68954
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x61826cf710 end_addr=0x61826cf713
[notice]{DataBlock::Setup} allocate memory for value:0x98a3cdcb size:0x4 Big endian:0x0 to memory:0x61826cf714 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000061826cf714 mem-ID=0 size=4 element-size=4 type=Data data=cbcda398
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x61826cf714 end_addr=0x61826cf717
[notice]{DataBlock::Setup} allocate memory for value:0x5af9c0df size:0x4 Big endian:0x0 to memory:0x61826cf718 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000061826cf718 mem-ID=0 size=4 element-size=4 type=Data data=dfc0f95a
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x61826cf718 end_addr=0x61826cf71b
[notice]{DataBlock::Setup} allocate memory for value:0x658faf4f size:0x4 Big endian:0x0 to memory:0x61826cf71c bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000061826cf71c mem-ID=0 size=4 element-size=4 type=Data data=4faf8f65
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x61826cf71c end_addr=0x61826cf71f
[notice]{DataBlock::Setup} allocate memory for value:0xfe7badb7 size:0x4 Big endian:0x0 to memory:0x61826cf720 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000061826cf720 mem-ID=0 size=4 element-size=4 type=Data data=b7ad7bfe
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x61826cf720 end_addr=0x61826cf723
[notice]{DataBlock::Setup} allocate memory for value:0x4a18bb3d size:0x4 Big endian:0x0 to memory:0x61826cf724 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000061826cf724 mem-ID=0 size=4 element-size=4 type=Data data=3dbb184a
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x61826cf724 end_addr=0x61826cf727
[notice]{DataBlock::Setup} allocate memory for value:0xc503b31d size:0x4 Big endian:0x0 to memory:0x61826cf728 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000061826cf728 mem-ID=0 size=4 element-size=4 type=Data data=1db303c5
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x61826cf728 end_addr=0x61826cf72b
[notice]{DataBlock::Setup} allocate memory for value:0x1fd3b987 size:0x4 Big endian:0x0 to memory:0x61826cf72c bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000061826cf72c mem-ID=0 size=4 element-size=4 type=Data data=87b9d31f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x61826cf72c end_addr=0x61826cf72f
[notice]{DataBlock::Setup} allocate memory for value:0x63267c07 size:0x4 Big endian:0x0 to memory:0x61826cf730 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000061826cf730 mem-ID=0 size=4 element-size=4 type=Data data=077c2663
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x61826cf730 end_addr=0x61826cf733
[notice]{DataBlock::Setup} allocate memory for value:0x70f0add1 size:0x4 Big endian:0x0 to memory:0x61826cf734 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000061826cf734 mem-ID=0 size=4 element-size=4 type=Data data=d1adf070
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x61826cf734 end_addr=0x61826cf737
[notice]{DataBlock::Setup} allocate memory for value:0x6718783f size:0x4 Big endian:0x0 to memory:0x61826cf738 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000061826cf738 mem-ID=0 size=4 element-size=4 type=Data data=3f781867
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x61826cf738 end_addr=0x61826cf73b
[notice]{DataBlock::Setup} allocate memory for value:0xc9c5038f size:0x4 Big endian:0x0 to memory:0x61826cf73c bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000061826cf73c mem-ID=0 size=4 element-size=4 type=Data data=8f03c5c9
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x61826cf73c end_addr=0x61826cf73f
[notice]{DataBlock::Clear} data units are cleared!
[info]{RegisterReserver::ReserveRegister} Reserving register: v15, access: Write, reserve type: User
[info]{Generator::AddLoadRegisterAmbleRequests} register v15 should be reserved now: 1
[info]{RegisterReserver::ReserveRegister} Reserving register: x1, access: Write, reserve type: User
[info]{Generator::AddLoadRegisterAmbleRequests} register x1 should be reserved now: 1
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x6182 value 0x6182
[info] opname=rd
[notice]Committing instruction "LUI x29, 24962" at 0x800112b8=>[0]0x800112b8 (0x6182eb7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800112b8 mem-ID=0 size=4 element-size=4 type=Instruction data=b72e1806
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800112b8 end_addr=0x800112bb
[info]current dest entropy:4, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x29 value 0x6182000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800112bc
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x6cf value 0x6cf
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x29, x29, 1743" at 0x800112bc=>[0]0x800112bc (0x6cfe8e9b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800112bc mem-ID=0 size=4 element-size=4 type=Instruction data=9b8efe6c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800112bc end_addr=0x800112bf
[info]current source entropy:4, resource type: 0
[info]current dest entropy:5, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x29 value 0x61826cf, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800112c0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x29, x29, 0xc" at 0x800112c0=>[0]0x800112c0 (0xce9e93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800112c0 mem-ID=0 size=4 element-size=4 type=Instruction data=939ece00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800112c0 end_addr=0x800112c3
[info]current source entropy:4, resource type: 0
[info]current dest entropy:5, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x29 value 0x61826cf000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800112c4
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x700 value 0x700
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x29, x29, 1792" at 0x800112c4=>[0]0x800112c4 (0x700e8e93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800112c4 mem-ID=0 size=4 element-size=4 type=Instruction data=938e0e70
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800112c4 end_addr=0x800112c7
[notice]retire dest stage: 1d, access: 0xe, size: 1, type: 0
[info]current source entropy:4, resource type: 0
[info]current dest entropy:4, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x29 value 0x61826cf700, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800112c8
[notice]Generating: VL1RE8.V##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[debug]choice tree name: Data alignment choice name: Aligned set weight: 50
[debug]choice tree name: Data alignment choice name: Unaligned set weight: 14
[info]constraint already forced, ignore reservation check
[info] opname=vd
[info] opname=LoadStore-rs1
[notice]Operand : LoadStore-rs1 mask 0x0 value 0x0
[info]{GenInstructionAgent::HandleNotification} new register initialization: v15
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x0=>part 1 PA [0]0x0 size=1, part 2 PA [0]0x0 size=0
[notice]Committing instruction "VL1RE8.V v15, x29" at 0x800112c8=>[0]0x800112c8 (0x28e8787) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800112c8 mem-ID=0 size=4 element-size=4 type=Instruction data=87878e02
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800112c8 end_addr=0x800112cb
[info]current source entropy:4, resource type: 0
[info]{ GenInstructionAgent::SendInitsToISS} writing register v15_0 initial value 0x180552186183c4a3
[SimApiHANDCAR::WriteRegister] v15_0 0x180552186183c4a3/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v15_1 initial value 0x2477df51adc17d3d
[SimApiHANDCAR::WriteRegister] v15_1 0x2477df51adc17d3d/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v15_2 initial value 0x886520b8e1588714
[SimApiHANDCAR::WriteRegister] v15_2 0x886520b8e1588714/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v15_3 initial value 0xb2966bcbc29605a
[SimApiHANDCAR::WriteRegister] v15_3 0xb2966bcbc29605a/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v15_4 initial value 0x72df697383c174d
[SimApiHANDCAR::WriteRegister] v15_4 0x72df697383c174d/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v15_5 initial value 0xea944075ae65ad9
[SimApiHANDCAR::WriteRegister] v15_5 0xea944075ae65ad9/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v15_6 initial value 0x2ff0b2272be04346
[SimApiHANDCAR::WriteRegister] v15_6 0x2ff0b2272be04346/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v15_7 initial value 0xc51ff6ba879fa16e
[SimApiHANDCAR::WriteRegister] v15_7 0xc51ff6ba879fa16e/0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800112cc
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v15_0 value 0xc999679fa64b6601, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v15_1 value 0x6465b107298aa6db, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v15_2 value 0x98a3cdcb5489e607, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v15_3 value 0x658faf4f5af9c0df, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v15_4 value 0x4a18bb3dfe7badb7, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v15_5 value 0x1fd3b987c503b31d, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v15_6 value 0x70f0add163267c07, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v15_7 value 0xc9c5038f6718783f, mask 0xffffffffffffffff
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x286e value 0x286e
[info] opname=rd
[notice]Committing instruction "LUI x1, 10350" at 0x800112cc=>[0]0x800112cc (0x286e0b7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800112cc mem-ID=0 size=4 element-size=4 type=Instruction data=b7e08602
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800112cc end_addr=0x800112cf
[info]current dest entropy:3, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x1 value 0x286e000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800112d0
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x575 value 0x575
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x1, x1, 1397" at 0x800112d0=>[0]0x800112d0 (0x5750809b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800112d0 mem-ID=0 size=4 element-size=4 type=Instruction data=9b805057
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800112d0 end_addr=0x800112d3
[info]current source entropy:5, resource type: 0
[info]current dest entropy:4, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x1 value 0x286e575, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800112d4
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x1, x1, 0xc" at 0x800112d4=>[0]0x800112d4 (0xc09093) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800112d4 mem-ID=0 size=4 element-size=4 type=Instruction data=9390c000
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800112d4 end_addr=0x800112d7
[notice]retire dest stage: 1, access: 0x3, size: 1, type: 0
[info]current source entropy:5, resource type: 0
[info]current dest entropy:3, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x1 value 0x286e575000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800112d8
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x771 value 0x771
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x1, x1, 1905" at 0x800112d8=>[0]0x800112d8 (0x77108093) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800112d8 mem-ID=0 size=4 element-size=4 type=Instruction data=93801077
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800112d8 end_addr=0x800112db
[info]current source entropy:5, resource type: 0
[info]current dest entropy:3, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x1 value 0x286e575771, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800112dc
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : CommitInstruction
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2914a2bd72=>part 1 PA [0]0x2914a2bd72 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2914a2bd72=>part 1 PA [0]0x2914a2bd72 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2914a2bd72=>part 1 PA [0]0x2914a2bd72 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2914a2bd72=>part 1 PA [0]0x2914a2bd72 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000002914a2bd72 mem-ID=0 size=2 element-size=2 type=Data data=1fd8
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2914a2bd72 end_addr=0x2914a2bd73
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2937f0bf10=>part 1 PA [0]0x2937f0bf10 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2937f0bf10=>part 1 PA [0]0x2937f0bf10 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2937f0bf10=>part 1 PA [0]0x2937f0bf10 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2937f0bf10=>part 1 PA [0]0x2937f0bf10 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000002937f0bf10 mem-ID=0 size=2 element-size=2 type=Data data=102c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2937f0bf10 end_addr=0x2937f0bf11
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2897e1fe4c=>part 1 PA [0]0x2897e1fe4c size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2897e1fe4c=>part 1 PA [0]0x2897e1fe4c size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2897e1fe4c=>part 1 PA [0]0x2897e1fe4c size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2897e1fe4c=>part 1 PA [0]0x2897e1fe4c size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000002897e1fe4c mem-ID=0 size=2 element-size=2 type=Data data=eb0c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2897e1fe4c end_addr=0x2897e1fe4d
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x28d2bd0878=>part 1 PA [0]0x28d2bd0878 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x28d2bd0878=>part 1 PA [0]0x28d2bd0878 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x28d2bd0878=>part 1 PA [0]0x28d2bd0878 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x28d2bd0878=>part 1 PA [0]0x28d2bd0878 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000028d2bd0878 mem-ID=0 size=2 element-size=2 type=Data data=77c3
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x28d2bd0878 end_addr=0x28d2bd0879
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x28c2e13d78=>part 1 PA [0]0x28c2e13d78 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x28c2e13d78=>part 1 PA [0]0x28c2e13d78 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x28c2e13d78=>part 1 PA [0]0x28c2e13d78 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x28c2e13d78=>part 1 PA [0]0x28c2e13d78 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000028c2e13d78 mem-ID=0 size=2 element-size=2 type=Data data=ee95
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x28c2e13d78 end_addr=0x28c2e13d79
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2906fb253c=>part 1 PA [0]0x2906fb253c size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2906fb253c=>part 1 PA [0]0x2906fb253c size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2906fb253c=>part 1 PA [0]0x2906fb253c size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2906fb253c=>part 1 PA [0]0x2906fb253c size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000002906fb253c mem-ID=0 size=2 element-size=2 type=Data data=83be
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2906fb253c end_addr=0x2906fb253d
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x28c9511850=>part 1 PA [0]0x28c9511850 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x28c9511850=>part 1 PA [0]0x28c9511850 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x28c9511850=>part 1 PA [0]0x28c9511850 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x28c9511850=>part 1 PA [0]0x28c9511850 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000028c9511850 mem-ID=0 size=2 element-size=2 type=Data data=93af
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x28c9511850 end_addr=0x28c9511851
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x28d3e706c0=>part 1 PA [0]0x28d3e706c0 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x28d3e706c0=>part 1 PA [0]0x28d3e706c0 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x28d3e706c0=>part 1 PA [0]0x28d3e706c0 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x28d3e706c0=>part 1 PA [0]0x28d3e706c0 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000028d3e706c0 mem-ID=0 size=2 element-size=2 type=Data data=0fe3
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x28d3e706c0 end_addr=0x28d3e706c1
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x296cd30528=>part 1 PA [0]0x296cd30528 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x296cd30528=>part 1 PA [0]0x296cd30528 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x296cd30528=>part 1 PA [0]0x296cd30528 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x296cd30528=>part 1 PA [0]0x296cd30528 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000296cd30528 mem-ID=0 size=2 element-size=2 type=Data data=2a11
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x296cd30528 end_addr=0x296cd30529
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x28b87012ae=>part 1 PA [0]0x28b87012ae size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x28b87012ae=>part 1 PA [0]0x28b87012ae size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x28b87012ae=>part 1 PA [0]0x28b87012ae size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x28b87012ae=>part 1 PA [0]0x28b87012ae size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000028b87012ae mem-ID=0 size=2 element-size=2 type=Data data=2e6f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x28b87012ae end_addr=0x28b87012af
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x29335b0a8e=>part 1 PA [0]0x29335b0a8e size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x29335b0a8e=>part 1 PA [0]0x29335b0a8e size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x29335b0a8e=>part 1 PA [0]0x29335b0a8e size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x29335b0a8e=>part 1 PA [0]0x29335b0a8e size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000029335b0a8e mem-ID=0 size=2 element-size=2 type=Data data=2863
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x29335b0a8e end_addr=0x29335b0a8f
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x288e2b10f8=>part 1 PA [0]0x288e2b10f8 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x288e2b10f8=>part 1 PA [0]0x288e2b10f8 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x288e2b10f8=>part 1 PA [0]0x288e2b10f8 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x288e2b10f8=>part 1 PA [0]0x288e2b10f8 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000288e2b10f8 mem-ID=0 size=2 element-size=2 type=Data data=e157
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x288e2b10f8 end_addr=0x288e2b10f9
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x28d17dd378=>part 1 PA [0]0x28d17dd378 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x28d17dd378=>part 1 PA [0]0x28d17dd378 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x28d17dd378=>part 1 PA [0]0x28d17dd378 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x28d17dd378=>part 1 PA [0]0x28d17dd378 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000028d17dd378 mem-ID=0 size=2 element-size=2 type=Data data=0770
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x28d17dd378 end_addr=0x28d17dd379
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x28df480542=>part 1 PA [0]0x28df480542 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x28df480542=>part 1 PA [0]0x28df480542 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x28df480542=>part 1 PA [0]0x28df480542 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x28df480542=>part 1 PA [0]0x28df480542 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000028df480542 mem-ID=0 size=2 element-size=2 type=Data data=843a
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x28df480542 end_addr=0x28df480543
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x28d56fcfb0=>part 1 PA [0]0x28d56fcfb0 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x28d56fcfb0=>part 1 PA [0]0x28d56fcfb0 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x28d56fcfb0=>part 1 PA [0]0x28d56fcfb0 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x28d56fcfb0=>part 1 PA [0]0x28d56fcfb0 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000028d56fcfb0 mem-ID=0 size=2 element-size=2 type=Data data=78fa
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x28d56fcfb0 end_addr=0x28d56fcfb1
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x29381c5b00=>part 1 PA [0]0x29381c5b00 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x29381c5b00=>part 1 PA [0]0x29381c5b00 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x29381c5b00=>part 1 PA [0]0x29381c5b00 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x29381c5b00=>part 1 PA [0]0x29381c5b00 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000029381c5b00 mem-ID=0 size=2 element-size=2 type=Data data=90d9
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x29381c5b00 end_addr=0x29381c5b01
[notice]Committing instruction "VSOXEI32.V v20, x1, v15, Unmasked" at 0x800112dc=>[0]0x800112dc (0xef0ea27) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800112dc mem-ID=0 size=4 element-size=4 type=Instruction data=27eaf00e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800112dc end_addr=0x800112df
[info]current source entropy:5, resource type: 0
[info]{AccessEntropy::UpdateState} Dest dependence turned OFF from Stable
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800112e0
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x2914a2bd72
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x2937f0bf10
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x2897e1fe4c
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x28d2bd0878
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x28c2e13d78
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x2906fb253c
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x28c9511850
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x28d3e706c0
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x296cd30528
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x28b87012ae
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x29335b0a8e
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x288e2b10f8
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x28d17dd378
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x28df480542
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x28d56fcfb0
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x29381c5b00
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : RegisterReservation
[info]{RegisterReserver::UnreserveRegister} Unreserve register: v15, access: Write, reserve type: User
[info]{GenSequenceAgent::RegisterReservation} register reservation do? 0 reg v15 attrs Write is reserved? 0
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : RegisterReservation
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x1, access: Write, reserve type: User
[info]{GenSequenceAgent::RegisterReservation} register reservation do? 0 reg x1 attrs Write is reserved? 0
[notice]GenQueryAgent::HandleQuery : InstructionRecord
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 1
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]Generating: VSOXEI64.V##RISCV
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[debug]choice tree name: Data alignment choice name: Aligned set weight: 50
[debug]choice tree name: Data alignment choice name: Unaligned set weight: 14
[info] opname=vs3
[info]Operand vs3 No Dependency constraint
[info] opname=vm
[info] opname=LoadStore-rs1-vs2
[notice]Operand : LoadStore-rs1-vs2 mask 0x0 value 0x0
[info]Operand rs1 No Dependency constraint
[info]Operand vs2 No Dependency constraint
[notice]{VectorIndexedLoadStoreOperand::GenerateWithPreamble} generated target address 0x44c77d27d4 alignment 1 data size 2 base value 0xcf829138a05f47f
[info]{AddressingOperand::Generate} generated with preamble
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} preventing all data page faults.
[notice]{DataBlock::Setup} generate data block start address...0x7d5be6fd00 with size:64 and align:64
[notice]{DataBlock::Setup} allocate memory for value:0xf307d7313d773355 size:0x8 Big endian:0x0 to memory:0x7d5be6fd00 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007d5be6fd00 mem-ID=0 size=8 element-size=8 type=Data data=5533773d31d707f3
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7d5be6fd00 end_addr=0x7d5be6fd07
[notice]{DataBlock::Setup} allocate memory for value:0xf307d6fc57bfe842 size:0x8 Big endian:0x0 to memory:0x7d5be6fd08 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007d5be6fd08 mem-ID=0 size=8 element-size=8 type=Data data=42e8bf57fcd607f3
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7d5be6fd08 end_addr=0x7d5be6fd0f
[notice]{DataBlock::Setup} allocate memory for value:0xf307d743a2fc129c size:0x8 Big endian:0x0 to memory:0x7d5be6fd10 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007d5be6fd10 mem-ID=0 size=8 element-size=8 type=Data data=9c12fca243d707f3
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7d5be6fd10 end_addr=0x7d5be6fd17
[notice]{DataBlock::Setup} allocate memory for value:0xf307d72510105adb size:0x8 Big endian:0x0 to memory:0x7d5be6fd18 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007d5be6fd18 mem-ID=0 size=8 element-size=8 type=Data data=db5a101025d707f3
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7d5be6fd18 end_addr=0x7d5be6fd1f
[notice]{DataBlock::Setup} allocate memory for value:0xf307d75caf2baf6f size:0x8 Big endian:0x0 to memory:0x7d5be6fd20 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007d5be6fd20 mem-ID=0 size=8 element-size=8 type=Data data=6faf2baf5cd707f3
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7d5be6fd20 end_addr=0x7d5be6fd27
[notice]{DataBlock::Setup} allocate memory for value:0xf307d747cedf622b size:0x8 Big endian:0x0 to memory:0x7d5be6fd28 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007d5be6fd28 mem-ID=0 size=8 element-size=8 type=Data data=2b62dfce47d707f3
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7d5be6fd28 end_addr=0x7d5be6fd2f
[notice]{DataBlock::Setup} allocate memory for value:0xf307d6f4b3c3ede6 size:0x8 Big endian:0x0 to memory:0x7d5be6fd30 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007d5be6fd30 mem-ID=0 size=8 element-size=8 type=Data data=e6edc3b3f4d607f3
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7d5be6fd30 end_addr=0x7d5be6fd37
[notice]{DataBlock::Setup} allocate memory for value:0xf307d6eed3b52135 size:0x8 Big endian:0x0 to memory:0x7d5be6fd38 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007d5be6fd38 mem-ID=0 size=8 element-size=8 type=Data data=3521b5d3eed607f3
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7d5be6fd38 end_addr=0x7d5be6fd3f
[notice]{DataBlock::Clear} data units are cleared!
[info]{RegisterReserver::ReserveRegister} Reserving register: v28, access: Write, reserve type: User
[info]{Generator::AddLoadRegisterAmbleRequests} register v28 should be reserved now: 1
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} preventing all data page faults.
[notice]{DataBlock::Setup} generate data block start address...0x50519a4c00 with size:64 and align:64
[notice]{DataBlock::Setup} allocate memory for value:0xf307d71cdc72c88d size:0x8 Big endian:0x0 to memory:0x50519a4c00 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000050519a4c00 mem-ID=0 size=8 element-size=8 type=Data data=8dc872dc1cd707f3
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x50519a4c00 end_addr=0x50519a4c07
[notice]{DataBlock::Setup} allocate memory for value:0xf307d7408c0baa6b size:0x8 Big endian:0x0 to memory:0x50519a4c08 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000050519a4c08 mem-ID=0 size=8 element-size=8 type=Data data=6baa0b8c40d707f3
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x50519a4c08 end_addr=0x50519a4c0f
[notice]{DataBlock::Setup} allocate memory for value:0xf307d73407c80d91 size:0x8 Big endian:0x0 to memory:0x50519a4c10 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000050519a4c10 mem-ID=0 size=8 element-size=8 type=Data data=910dc80734d707f3
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x50519a4c10 end_addr=0x50519a4c17
[notice]{DataBlock::Setup} allocate memory for value:0xf307d71e88d6a474 size:0x8 Big endian:0x0 to memory:0x50519a4c18 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000050519a4c18 mem-ID=0 size=8 element-size=8 type=Data data=74a4d6881ed707f3
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x50519a4c18 end_addr=0x50519a4c1f
[notice]{DataBlock::Setup} allocate memory for value:0xf307d6f9e2fdb80f size:0x8 Big endian:0x0 to memory:0x50519a4c20 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000050519a4c20 mem-ID=0 size=8 element-size=8 type=Data data=0fb8fde2f9d607f3
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x50519a4c20 end_addr=0x50519a4c27
[notice]{DataBlock::Setup} allocate memory for value:0xf307d707ebe77bff size:0x8 Big endian:0x0 to memory:0x50519a4c28 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000050519a4c28 mem-ID=0 size=8 element-size=8 type=Data data=ff7be7eb07d707f3
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x50519a4c28 end_addr=0x50519a4c2f
[notice]{DataBlock::Setup} allocate memory for value:0xf307d73571c945b9 size:0x8 Big endian:0x0 to memory:0x50519a4c30 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000050519a4c30 mem-ID=0 size=8 element-size=8 type=Data data=b945c97135d707f3
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x50519a4c30 end_addr=0x50519a4c37
[notice]{DataBlock::Setup} allocate memory for value:0xf307d7144e7b2157 size:0x8 Big endian:0x0 to memory:0x50519a4c38 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000050519a4c38 mem-ID=0 size=8 element-size=8 type=Data data=57217b4e14d707f3
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x50519a4c38 end_addr=0x50519a4c3f
[notice]{DataBlock::Clear} data units are cleared!
[info]{RegisterReserver::ReserveRegister} Reserving register: v29, access: Write, reserve type: User
[info]{Generator::AddLoadRegisterAmbleRequests} register v29 should be reserved now: 1
[info]{RegisterReserver::ReserveRegister} Reserving register: x18, access: Write, reserve type: User
[info]{Generator::AddLoadRegisterAmbleRequests} register x18 should be reserved now: 1
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x7d6 value 0x7d6
[info] opname=rd
[notice]Committing instruction "LUI x1, 2006" at 0x800112e0=>[0]0x800112e0 (0x7d60b7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800112e0 mem-ID=0 size=4 element-size=4 type=Instruction data=b7607d00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800112e0 end_addr=0x800112e3
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x1 value 0x7d6000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800112e4
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xbe7 value 0xbe7
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x1, x1, -1049" at 0x800112e4=>[0]0x800112e4 (0xbe70809b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800112e4 mem-ID=0 size=4 element-size=4 type=Instruction data=9b8070be
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800112e4 end_addr=0x800112e7
[notice]retire dest stage: 5, access: 0x14, size: 1, type: 0
[info]current source entropy:5, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x1 value 0x7d5be7, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800112e8
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0x10 value 0x10
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x1, x1, 0x10" at 0x800112e8=>[0]0x800112e8 (0x1009093) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800112e8 mem-ID=0 size=4 element-size=4 type=Instruction data=93900001
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800112e8 end_addr=0x800112eb
[info]current source entropy:5, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x1 value 0x7d5be70000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800112ec
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xd00 value 0xd00
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x1, x1, -768" at 0x800112ec=>[0]0x800112ec (0xd0008093) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800112ec mem-ID=0 size=4 element-size=4 type=Instruction data=938000d0
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800112ec end_addr=0x800112ef
[info]current source entropy:5, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x1 value 0x7d5be6fd00, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800112f0
[notice]Generating: VL1RE8.V##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[debug]choice tree name: Data alignment choice name: Aligned set weight: 50
[debug]choice tree name: Data alignment choice name: Unaligned set weight: 14
[info]constraint already forced, ignore reservation check
[info] opname=vd
[info] opname=LoadStore-rs1
[notice]Operand : LoadStore-rs1 mask 0x0 value 0x0
[info]{GenInstructionAgent::HandleNotification} new register initialization: v28
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x0=>part 1 PA [0]0x0 size=1, part 2 PA [0]0x0 size=0
[notice]Committing instruction "VL1RE8.V v28, x1" at 0x800112f0=>[0]0x800112f0 (0x2808e07) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800112f0 mem-ID=0 size=4 element-size=4 type=Instruction data=078e8002
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800112f0 end_addr=0x800112f3
[info]current source entropy:5, resource type: 0
[info]{ GenInstructionAgent::SendInitsToISS} writing register v28_0 initial value 0x2195ade748e159cf
[SimApiHANDCAR::WriteRegister] v28_0 0x2195ade748e159cf/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v28_1 initial value 0xa55dcecdfeb0acad
[SimApiHANDCAR::WriteRegister] v28_1 0xa55dcecdfeb0acad/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v28_2 initial value 0x13a154283f7285fd
[SimApiHANDCAR::WriteRegister] v28_2 0x13a154283f7285fd/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v28_3 initial value 0x2ace3e0caea5b9da
[SimApiHANDCAR::WriteRegister] v28_3 0x2ace3e0caea5b9da/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v28_4 initial value 0xd3d8ee4d8dc55257
[SimApiHANDCAR::WriteRegister] v28_4 0xd3d8ee4d8dc55257/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v28_5 initial value 0x6a54c86fd3ce1dbc
[SimApiHANDCAR::WriteRegister] v28_5 0x6a54c86fd3ce1dbc/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v28_6 initial value 0x0
[SimApiHANDCAR::WriteRegister] v28_6 0x0/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v28_7 initial value 0xe19704df182430d0
[SimApiHANDCAR::WriteRegister] v28_7 0xe19704df182430d0/0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800112f4
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v28_0 value 0xf307d7313d773355, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v28_1 value 0xf307d6fc57bfe842, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v28_2 value 0xf307d743a2fc129c, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v28_3 value 0xf307d72510105adb, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v28_4 value 0xf307d75caf2baf6f, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v28_5 value 0xf307d747cedf622b, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v28_6 value 0xf307d6f4b3c3ede6, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v28_7 value 0xf307d6eed3b52135, mask 0xffffffffffffffff
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x5052 value 0x5052
[info] opname=rd
[notice]Committing instruction "LUI x20, 20562" at 0x800112f4=>[0]0x800112f4 (0x5052a37) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800112f4 mem-ID=0 size=4 element-size=4 type=Instruction data=372a0505
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800112f4 end_addr=0x800112f7
[info]current dest entropy:1, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x20 value 0x5052000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800112f8
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x9a5 value 0x9a5
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x20, x20, -1627" at 0x800112f8=>[0]0x800112f8 (0x9a5a0a1b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800112f8 mem-ID=0 size=4 element-size=4 type=Instruction data=1b0a5a9a
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800112f8 end_addr=0x800112fb
[notice]retire source stage: a, access: 0x1f, size: 1, type: 0
[info]current source entropy:5, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x20 value 0x50519a5, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800112fc
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x20, x20, 0xc" at 0x800112fc=>[0]0x800112fc (0xca1a13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800112fc mem-ID=0 size=4 element-size=4 type=Instruction data=131aca00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800112fc end_addr=0x800112ff
[info]current source entropy:5, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x20 value 0x50519a5000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011300
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xc00 value 0xc00
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x20, x20, -1024" at 0x80011300=>[0]0x80011300 (0xc00a0a13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011300 mem-ID=0 size=4 element-size=4 type=Instruction data=130a0ac0
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011300 end_addr=0x80011303
[info]current source entropy:5, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x20 value 0x50519a4c00, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011304
[notice]Generating: VL1RE8.V##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[debug]choice tree name: Data alignment choice name: Aligned set weight: 50
[debug]choice tree name: Data alignment choice name: Unaligned set weight: 14
[info]constraint already forced, ignore reservation check
[info] opname=vd
[info] opname=LoadStore-rs1
[notice]Operand : LoadStore-rs1 mask 0x0 value 0x0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x0=>part 1 PA [0]0x0 size=1, part 2 PA [0]0x0 size=0
[notice]Committing instruction "VL1RE8.V v29, x20" at 0x80011304=>[0]0x80011304 (0x28a0e87) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011304 mem-ID=0 size=4 element-size=4 type=Instruction data=870e8a02
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011304 end_addr=0x80011307
[info]current source entropy:5, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011308
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v29_0 value 0xf307d71cdc72c88d, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v29_1 value 0xf307d7408c0baa6b, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v29_2 value 0xf307d73407c80d91, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v29_3 value 0xf307d71e88d6a474, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v29_4 value 0xf307d6f9e2fdb80f, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v29_5 value 0xf307d707ebe77bff, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v29_6 value 0xf307d73571c945b9, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v29_7 value 0xf307d7144e7b2157, mask 0xffffffffffffffff
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x67c value 0x67c
[info] opname=rd
[info]{GenInstructionAgent::HandleNotification} new register initialization: x18
[notice]Committing instruction "LUI x18, 1660" at 0x80011308=>[0]0x80011308 (0x67c937) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011308 mem-ID=0 size=4 element-size=4 type=Instruction data=37c96700
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011308 end_addr=0x8001130b
[info]current dest entropy:1, resource type: 0
[info]{ GenInstructionAgent::SendInitsToISS} writing register x18 initial value 0x5afae7b034d08e82
[SimApiHANDCAR::WriteRegister] x18 0x5afae7b034d08e82/0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x18 value 0x67c000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x8001130c
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x149 value 0x149
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x18, x18, 329" at 0x8001130c=>[0]0x8001130c (0x1499091b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008001130c mem-ID=0 size=4 element-size=4 type=Instruction data=1b099914
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8001130c end_addr=0x8001130f
[notice]retire source stage: f, access: 0x16, size: 1, type: 0
[info]current source entropy:5, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x18 value 0x67c149, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011310
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x18, x18, 0xc" at 0x80011310=>[0]0x80011310 (0xc91913) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011310 mem-ID=0 size=4 element-size=4 type=Instruction data=1319c900
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011310 end_addr=0x80011313
[info]current source entropy:5, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x18 value 0x67c149000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011314
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x9c5 value 0x9c5
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x18, x18, -1595" at 0x80011314=>[0]0x80011314 (0x9c590913) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011314 mem-ID=0 size=4 element-size=4 type=Instruction data=1309599c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011314 end_addr=0x80011317
[info]current source entropy:5, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x18 value 0x67c1489c5, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011318
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xd value 0xd
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x18, x18, 0xd" at 0x80011318=>[0]0x80011318 (0xd91913) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011318 mem-ID=0 size=4 element-size=4 type=Instruction data=1319d900
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011318 end_addr=0x8001131b
[info]current source entropy:5, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x18 value 0xcf829138a000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x8001131c
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x5f value 0x5f
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x18, x18, 95" at 0x8001131c=>[0]0x8001131c (0x5f90913) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008001131c mem-ID=0 size=4 element-size=4 type=Instruction data=1309f905
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8001131c end_addr=0x8001131f
[info]current source entropy:5, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x18 value 0xcf829138a05f, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011320
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x18, x18, 0xc" at 0x80011320=>[0]0x80011320 (0xc91913) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011320 mem-ID=0 size=4 element-size=4 type=Instruction data=1319c900
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011320 end_addr=0x80011323
[notice]retire source stage: 14, access: 0x1a, size: 1, type: 0
[info]current source entropy:4, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x18 value 0xcf829138a05f000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011324
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x47f value 0x47f
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x18, x18, 1151" at 0x80011324=>[0]0x80011324 (0x47f90913) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011324 mem-ID=0 size=4 element-size=4 type=Instruction data=1309f947
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011324 end_addr=0x80011327
[info]current source entropy:4, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x18 value 0xcf829138a05f47f, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011328
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : CommitInstruction
[info]{GenInstructionAgent::HandleNotification} new register initialization: v8
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x44c77d27d4=>part 1 PA [0]0x44c77d27d4 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x44c77d27d4=>part 1 PA [0]0x44c77d27d4 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x44c77d27d4=>part 1 PA [0]0x44c77d27d4 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x44c77d27d4=>part 1 PA [0]0x44c77d27d4 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000044c77d27d4 mem-ID=0 size=2 element-size=2 type=Data data=d3bc
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x44c77d27d4 end_addr=0x44c77d27d5
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0xfe1c5dcc1=>part 1 PA [0]0xfe1c5dcc1 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0xfe1c5dcc1=>part 1 PA [0]0xfe1c5dcc1 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0xfe1c5dcc1=>part 1 PA [0]0xfe1c5dcc1 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0xfe1c5dcc1=>part 1 PA [0]0xfe1c5dcc1 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000000fe1c5dcc1 mem-ID=0 size=2 element-size=2 type=Data data=2e61
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0xfe1c5dcc1 end_addr=0xfe1c5dcc2
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x572d02071b=>part 1 PA [0]0x572d02071b size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x572d02071b=>part 1 PA [0]0x572d02071b size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x572d02071b=>part 1 PA [0]0x572d02071b size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x572d02071b=>part 1 PA [0]0x572d02071b size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000572d02071b mem-ID=0 size=2 element-size=2 type=Data data=011a
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x572d02071b end_addr=0x572d02071c
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x389a164f5a=>part 1 PA [0]0x389a164f5a size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x389a164f5a=>part 1 PA [0]0x389a164f5a size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x389a164f5a=>part 1 PA [0]0x389a164f5a size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x389a164f5a=>part 1 PA [0]0x389a164f5a size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000389a164f5a mem-ID=0 size=2 element-size=2 type=Data data=7a3c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x389a164f5a end_addr=0x389a164f5b
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x703931a3ee=>part 1 PA [0]0x703931a3ee size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x703931a3ee=>part 1 PA [0]0x703931a3ee size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x703931a3ee=>part 1 PA [0]0x703931a3ee size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x703931a3ee=>part 1 PA [0]0x703931a3ee size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000703931a3ee mem-ID=0 size=2 element-size=2 type=Data data=bcf3
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x703931a3ee end_addr=0x703931a3ef
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5b58e556aa=>part 1 PA [0]0x5b58e556aa size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5b58e556aa=>part 1 PA [0]0x5b58e556aa size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5b58e556aa=>part 1 PA [0]0x5b58e556aa size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5b58e556aa=>part 1 PA [0]0x5b58e556aa size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000005b58e556aa mem-ID=0 size=2 element-size=2 type=Data data=9d11
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5b58e556aa end_addr=0x5b58e556ab
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x83dc9e265=>part 1 PA [0]0x83dc9e265 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x83dc9e265=>part 1 PA [0]0x83dc9e265 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x83dc9e265=>part 1 PA [0]0x83dc9e265 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x83dc9e265=>part 1 PA [0]0x83dc9e265 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000083dc9e265 mem-ID=0 size=2 element-size=2 type=Data data=ad15
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x83dc9e265 end_addr=0x83dc9e266
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x25dbb15b4=>part 1 PA [0]0x25dbb15b4 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x25dbb15b4=>part 1 PA [0]0x25dbb15b4 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x25dbb15b4=>part 1 PA [0]0x25dbb15b4 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x25dbb15b4=>part 1 PA [0]0x25dbb15b4 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000025dbb15b4 mem-ID=0 size=2 element-size=2 type=Data data=8ae7
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x25dbb15b4 end_addr=0x25dbb15b5
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x306678bd0c=>part 1 PA [0]0x306678bd0c size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x306678bd0c=>part 1 PA [0]0x306678bd0c size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x306678bd0c=>part 1 PA [0]0x306678bd0c size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x306678bd0c=>part 1 PA [0]0x306678bd0c size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000306678bd0c mem-ID=0 size=2 element-size=2 type=Data data=0284
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x306678bd0c end_addr=0x306678bd0d
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5416119eea=>part 1 PA [0]0x5416119eea size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5416119eea=>part 1 PA [0]0x5416119eea size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5416119eea=>part 1 PA [0]0x5416119eea size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5416119eea=>part 1 PA [0]0x5416119eea size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000005416119eea mem-ID=0 size=2 element-size=2 type=Data data=49e9
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5416119eea end_addr=0x5416119eeb
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4791ce0210=>part 1 PA [0]0x4791ce0210 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4791ce0210=>part 1 PA [0]0x4791ce0210 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4791ce0210=>part 1 PA [0]0x4791ce0210 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4791ce0210=>part 1 PA [0]0x4791ce0210 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000004791ce0210 mem-ID=0 size=2 element-size=2 type=Data data=4d7f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x4791ce0210 end_addr=0x4791ce0211
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3212dc98f3=>part 1 PA [0]0x3212dc98f3 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3212dc98f3=>part 1 PA [0]0x3212dc98f3 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3212dc98f3=>part 1 PA [0]0x3212dc98f3 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3212dc98f3=>part 1 PA [0]0x3212dc98f3 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000003212dc98f3 mem-ID=0 size=2 element-size=2 type=Data data=4386
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3212dc98f3 end_addr=0x3212dc98f4
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0xd6d03ac8e=>part 1 PA [0]0xd6d03ac8e size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0xd6d03ac8e=>part 1 PA [0]0xd6d03ac8e size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0xd6d03ac8e=>part 1 PA [0]0xd6d03ac8e size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0xd6d03ac8e=>part 1 PA [0]0xd6d03ac8e size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000000d6d03ac8e mem-ID=0 size=2 element-size=2 type=Data data=745a
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0xd6d03ac8e end_addr=0xd6d03ac8f
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1b75ed707e=>part 1 PA [0]0x1b75ed707e size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1b75ed707e=>part 1 PA [0]0x1b75ed707e size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1b75ed707e=>part 1 PA [0]0x1b75ed707e size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1b75ed707e=>part 1 PA [0]0x1b75ed707e size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001b75ed707e mem-ID=0 size=2 element-size=2 type=Data data=dc13
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1b75ed707e end_addr=0x1b75ed707f
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x48fbcf3a38=>part 1 PA [0]0x48fbcf3a38 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x48fbcf3a38=>part 1 PA [0]0x48fbcf3a38 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x48fbcf3a38=>part 1 PA [0]0x48fbcf3a38 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x48fbcf3a38=>part 1 PA [0]0x48fbcf3a38 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000048fbcf3a38 mem-ID=0 size=2 element-size=2 type=Data data=66f2
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x48fbcf3a38 end_addr=0x48fbcf3a39
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x27d88115d6=>part 1 PA [0]0x27d88115d6 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x27d88115d6=>part 1 PA [0]0x27d88115d6 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x27d88115d6=>part 1 PA [0]0x27d88115d6 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x27d88115d6=>part 1 PA [0]0x27d88115d6 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000027d88115d6 mem-ID=0 size=2 element-size=2 type=Data data=1d38
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x27d88115d6 end_addr=0x27d88115d7
[notice]Committing instruction "VSOXEI64.V v8, x18, v28, Unmasked" at 0x80011328=>[0]0x80011328 (0xfc97427) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011328 mem-ID=0 size=4 element-size=4 type=Instruction data=2774c90f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011328 end_addr=0x8001132b
[info]current source entropy:4, resource type: 0
[info]{ GenInstructionAgent::SendInitsToISS} writing register v8_0 initial value 0x248752e7c49f1f85
[SimApiHANDCAR::WriteRegister] v8_0 0x248752e7c49f1f85/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v8_1 initial value 0x6b5ad9b4f5dabad3
[SimApiHANDCAR::WriteRegister] v8_1 0x6b5ad9b4f5dabad3/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v8_2 initial value 0xf43fd0db23318b32
[SimApiHANDCAR::WriteRegister] v8_2 0xf43fd0db23318b32/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v8_3 initial value 0xdff45af187d9bfec
[SimApiHANDCAR::WriteRegister] v8_3 0xdff45af187d9bfec/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v8_4 initial value 0x361d64791e57ce16
[SimApiHANDCAR::WriteRegister] v8_4 0x361d64791e57ce16/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v8_5 initial value 0x27d232253a5b7216
[SimApiHANDCAR::WriteRegister] v8_5 0x27d232253a5b7216/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v8_6 initial value 0x188a357480d812a0
[SimApiHANDCAR::WriteRegister] v8_6 0x188a357480d812a0/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v8_7 initial value 0xb805a04739510848
[SimApiHANDCAR::WriteRegister] v8_7 0xb805a04739510848/0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x3a7bf00000
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mcause value 0x6, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mepc value 0x80011328, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mtval value 0xfe1c5dcc1, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register vstart value 0x1, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register privilege value 0x3, mask 0x3
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x3a7bf00000
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x44c77d27d4
[notice]{GenInstructionAgent::UpdateExceptionEvent} exception ID: 0x6 attributes: 3787840705 description: enter_m
[notice]{GenExceptionAgent::HandleException} exception ID 0x6, enter_m
[notice]VM states: PrivilegeLevel=M MODE=1 MPRV=0 TVM=0 Current Regime: VmPagingRegime Regime Type:M
[notice]{GenExceptionAgentRISCV::NeedRecoveryAddress} found ec value for mcause: 6
[notice]{GenExceptionAgentRISCV::NeedRecoveryAddress} recovery_exception set to: 0
[notice]New Exception Recorded: StoreAmoAddrMisaligned. Exception taken to level 3.
[info]{GenInstructionAgent::ExecuteHandler} starting PC=0x3a7bf00000=>[Default]0x3a7bf00000 memory attributes: 0x3
[notice]Generator mode changed to: ReExe,Exception,NoEscape from: IssSim
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x0 value 0x3a7bf00004, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x3a7bf00080
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x12 value 0x6, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x3a7bf00084
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x12 value 0xc, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x3a7bf00088
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x12 value 0x6, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x3a7bf0008c
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x27 value 0x3a7bf0008c, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x3a7bf00090
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x27 value 0x3a7bf000a0, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x3a7bf00094
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x12 value 0x18, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x3a7bf00098
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x27 value 0x3a7bf000b8, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x3a7bf0009c
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x0 value 0x3a7bf000a0, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x3a7bf000b8
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x0 value 0x3a7bf000bc, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x3a7bf00104
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x27 value 0x80011328, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x3a7bf00108
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x27 value 0x8001132c, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x3a7bf0010c
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mepc value 0x8001132c, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x0 value 0x80011328, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x3a7bf00110
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register privilege value 0x3, mask 0x3
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x8001132c
[notice]{GenInstructionAgent::UpdateExceptionEvent} exception ID: 0x4e attributes: 0 description: exit_mret
[notice]{GenExceptionAgent::HandleException} exception ID 0x4e, exit_mret
[notice]VM states: PrivilegeLevel=M MODE=1 MPRV=0 TVM=0 Current Regime: VmPagingRegime Regime Type:M
[notice]Generator mode changed to: IssSim from: ReExe,Exception,NoEscape
[notice]{GenInstructionAgent::ExceptionReturn} returned from exception to PC 0x8001132c re-execution? 0
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : RegisterReservation
[info]{RegisterReserver::UnreserveRegister} Unreserve register: v28, access: Write, reserve type: User
[info]{GenSequenceAgent::RegisterReservation} register reservation do? 0 reg v28 attrs Write is reserved? 0
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : RegisterReservation
[info]{RegisterReserver::UnreserveRegister} Unreserve register: v29, access: Write, reserve type: User
[info]{GenSequenceAgent::RegisterReservation} register reservation do? 0 reg v29 attrs Write is reserved? 0
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : RegisterReservation
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x18, access: Write, reserve type: User
[info]{GenSequenceAgent::RegisterReservation} register reservation do? 0 reg x18 attrs Write is reserved? 0
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x0 value 0x0
[info] opname=rd
[notice]Committing instruction "LUI x13, 0" at 0x8001132c=>[0]0x8001132c (0x6b7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008001132c mem-ID=0 size=4 element-size=4 type=Instruction data=b7060000
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8001132c end_addr=0x8001132f
[info]current dest entropy:1, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x13 value 0x0, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011330
[notice]Generating: CSRRW#register#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=csr
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "CSRRW vstart, x13, x0" at 0x80011330=>[0]0x80011330 (0x869073) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011330 mem-ID=0 size=4 element-size=4 type=Instruction data=73908600
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011330 end_addr=0x80011333
[info]current source entropy:5, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register vstart value 0x0, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x0 value 0x1, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011334
[notice]GenQueryAgent::HandleQuery : InstructionRecord
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 2
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]Generating: VSOXEI32.V##RISCV
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[debug]choice tree name: Data alignment choice name: Aligned set weight: 50
[debug]choice tree name: Data alignment choice name: Unaligned set weight: 14
[info] opname=vs3
[info]Operand vs3 No Dependency constraint
[info] opname=vm
[info] opname=LoadStore-rs1-vs2
[info]{AddressSolver::SolveWithModes} choice: VectorIndexedMode: IndexSolutionChoices size 0x1
[info]{AddressSolver::SolveWithModes} choice: VectorIndexedMode: IndexSolutionChoices size 0x1
[info]{AddressSolver::SolveWithModes} choice: VectorIndexedMode: IndexSolutionChoices size 0x1
[info]{AddressSolver::SolveWithModes} choice: VectorIndexedMode: IndexSolutionChoices size 0x1
[info]{AddressSolver::SolveWithModes} choice: VectorIndexedMode: IndexSolutionChoices size 0x4
[info]{AddressSolver::SolveWithModes} choice: VectorIndexedMode: IndexSolutionChoices size 0x1
[info]{AddressSolver::SolveWithModes} choice: VectorIndexedMode: IndexSolutionChoices size 0x1
[info]{AddressSolver::SolveWithModes} choice: VectorIndexedMode: IndexSolutionChoices size 0x1
[info]{AddressSolver::SolveWithModes} choice: VectorIndexedMode: IndexSolutionChoices size 0x4
[info]{AddressSolver::SolveWithModes} choice: VectorIndexedMode: IndexSolutionChoices size 0x1
[info]{AddressSolver::SolveWithModes} choice: VectorIndexedMode: IndexSolutionChoices size 0x1
[info]{AddressSolver::SolveWithModes} choice: VectorIndexedMode: IndexSolutionChoices size 0x4
[info]{AddressSolver::SolveWithModes} choice: VectorIndexedMode: IndexSolutionChoices size 0x1
[info]{AddressSolver::SolveWithModes} choice: VectorIndexedMode: IndexSolutionChoices size 0x1
[info]{AddressSolver::SolveWithModes} choice: VectorIndexedMode: IndexSolutionChoices size 0x1
[info]{AddressSolver::SolveWithModes} choice: VectorIndexedMode: IndexSolutionChoices size 0x1
[info]{AddressSolver::SolveWithModes} choice: VectorIndexedMode: IndexSolutionChoices size 0x1
[info]{AddressSolver::SolveWithModes} choice: VectorIndexedMode: IndexSolutionChoices size 0x4
[info]{AddressSolver::SolveWithModes} choice: VectorIndexedMode: IndexSolutionChoices size 0x1
[info]{AddressSolver::SolveWithModes} choice: VectorIndexedMode: IndexSolutionChoices size 0x1
[info]{AddressSolver::SolveWithModes} choice: VectorIndexedMode: IndexSolutionChoices size 0x1
[info]{AddressSolver::SolveWithModes} choice: VectorIndexedMode: IndexSolutionChoices size 0x1
[info]{AddressSolver::SolveWithModes} choice: VectorIndexedMode: IndexSolutionChoices size 0x1
[info]{AddressSolver::SolveWithModes} choice: VectorIndexedMode: IndexSolutionChoices size 0x1
[info]{AddressSolver::SolveWithModes} choice: VectorIndexedMode: IndexSolutionChoices size 0x1
[notice]{LoadStoreOperand::GenerateNoPreamble} instruction: VSOXEI32.V##RISCV addressing-mode: VectorIndexedMode target address: 0x1986e698a6
[info]{AddressingOperand::Generate} generated without preamble
[info]{GenInstructionAgent::HandleNotification} new register initialization: v23
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1986e698a6=>part 1 PA [0]0x1986e698a6 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1986e698a6=>part 1 PA [0]0x1986e698a6 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1986e698a6=>part 1 PA [0]0x1986e698a6 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1986e698a6=>part 1 PA [0]0x1986e698a6 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001986e698a6 mem-ID=0 size=2 element-size=2 type=Data data=1850
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1986e698a6 end_addr=0x1986e698a7
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x18c9373a8c=>part 1 PA [0]0x18c9373a8c size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x18c9373a8c=>part 1 PA [0]0x18c9373a8c size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x18c9373a8c=>part 1 PA [0]0x18c9373a8c size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x18c9373a8c=>part 1 PA [0]0x18c9373a8c size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000018c9373a8c mem-ID=0 size=2 element-size=2 type=Data data=89a5
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x18c9373a8c end_addr=0x18c9373a8d
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x18d82cc736=>part 1 PA [0]0x18d82cc736 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x18d82cc736=>part 1 PA [0]0x18d82cc736 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x18d82cc736=>part 1 PA [0]0x18d82cc736 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x18d82cc736=>part 1 PA [0]0x18d82cc736 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000018d82cc736 mem-ID=0 size=2 element-size=2 type=Data data=6b02
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x18d82cc736 end_addr=0x18d82cc737
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x18e198a354=>part 1 PA [0]0x18e198a354 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x18e198a354=>part 1 PA [0]0x18e198a354 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x18e198a354=>part 1 PA [0]0x18e198a354 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x18e198a354=>part 1 PA [0]0x18e198a354 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000018e198a354 mem-ID=0 size=2 element-size=2 type=Data data=26d7
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x18e198a354 end_addr=0x18e198a355
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x197b7a6e54=>part 1 PA [0]0x197b7a6e54 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x197b7a6e54=>part 1 PA [0]0x197b7a6e54 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x197b7a6e54=>part 1 PA [0]0x197b7a6e54 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x197b7a6e54=>part 1 PA [0]0x197b7a6e54 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000197b7a6e54 mem-ID=0 size=2 element-size=2 type=Data data=0be4
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x197b7a6e54 end_addr=0x197b7a6e55
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1939831c82=>part 1 PA [0]0x1939831c82 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1939831c82=>part 1 PA [0]0x1939831c82 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1939831c82=>part 1 PA [0]0x1939831c82 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1939831c82=>part 1 PA [0]0x1939831c82 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001939831c82 mem-ID=0 size=2 element-size=2 type=Data data=462a
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1939831c82 end_addr=0x1939831c83
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x192306e094=>part 1 PA [0]0x192306e094 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x192306e094=>part 1 PA [0]0x192306e094 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x192306e094=>part 1 PA [0]0x192306e094 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x192306e094=>part 1 PA [0]0x192306e094 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000192306e094 mem-ID=0 size=2 element-size=2 type=Data data=ad55
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x192306e094 end_addr=0x192306e095
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x18fbfd6734=>part 1 PA [0]0x18fbfd6734 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x18fbfd6734=>part 1 PA [0]0x18fbfd6734 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x18fbfd6734=>part 1 PA [0]0x18fbfd6734 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x18fbfd6734=>part 1 PA [0]0x18fbfd6734 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000018fbfd6734 mem-ID=0 size=2 element-size=2 type=Data data=8508
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x18fbfd6734 end_addr=0x18fbfd6735
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x198a569f82=>part 1 PA [0]0x198a569f82 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x198a569f82=>part 1 PA [0]0x198a569f82 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x198a569f82=>part 1 PA [0]0x198a569f82 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x198a569f82=>part 1 PA [0]0x198a569f82 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000198a569f82 mem-ID=0 size=2 element-size=2 type=Data data=0369
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x198a569f82 end_addr=0x198a569f83
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x18baef29e8=>part 1 PA [0]0x18baef29e8 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x18baef29e8=>part 1 PA [0]0x18baef29e8 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x18baef29e8=>part 1 PA [0]0x18baef29e8 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x18baef29e8=>part 1 PA [0]0x18baef29e8 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000018baef29e8 mem-ID=0 size=2 element-size=2 type=Data data=80ef
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x18baef29e8 end_addr=0x18baef29e9
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1966e6ca4a=>part 1 PA [0]0x1966e6ca4a size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1966e6ca4a=>part 1 PA [0]0x1966e6ca4a size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1966e6ca4a=>part 1 PA [0]0x1966e6ca4a size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1966e6ca4a=>part 1 PA [0]0x1966e6ca4a size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001966e6ca4a mem-ID=0 size=2 element-size=2 type=Data data=dbca
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1966e6ca4a end_addr=0x1966e6ca4b
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1934beae16=>part 1 PA [0]0x1934beae16 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1934beae16=>part 1 PA [0]0x1934beae16 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1934beae16=>part 1 PA [0]0x1934beae16 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1934beae16=>part 1 PA [0]0x1934beae16 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001934beae16 mem-ID=0 size=2 element-size=2 type=Data data=034b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1934beae16 end_addr=0x1934beae17
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x18ebd94112=>part 1 PA [0]0x18ebd94112 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x18ebd94112=>part 1 PA [0]0x18ebd94112 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x18ebd94112=>part 1 PA [0]0x18ebd94112 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x18ebd94112=>part 1 PA [0]0x18ebd94112 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000018ebd94112 mem-ID=0 size=2 element-size=2 type=Data data=1e72
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x18ebd94112 end_addr=0x18ebd94113
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x18a7d75cae=>part 1 PA [0]0x18a7d75cae size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x18a7d75cae=>part 1 PA [0]0x18a7d75cae size=2, part 2 PA [32686]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x18a7d75cae=>part 1 PA [0]0x18a7d75cae size=2, part 2 PA [32686]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x18a7d75cae=>part 1 PA [0]0x18a7d75cae size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000018a7d75cae mem-ID=0 size=2 element-size=2 type=Data data=b0c7
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x18a7d75cae end_addr=0x18a7d75caf
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x192a792ff8=>part 1 PA [0]0x192a792ff8 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x192a792ff8=>part 1 PA [0]0x192a792ff8 size=2, part 2 PA [32686]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x192a792ff8=>part 1 PA [0]0x192a792ff8 size=2, part 2 PA [32686]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x192a792ff8=>part 1 PA [0]0x192a792ff8 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000192a792ff8 mem-ID=0 size=2 element-size=2 type=Data data=7c1b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x192a792ff8 end_addr=0x192a792ff9
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x18ed1eb444=>part 1 PA [0]0x18ed1eb444 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x18ed1eb444=>part 1 PA [0]0x18ed1eb444 size=2, part 2 PA [32686]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x18ed1eb444=>part 1 PA [0]0x18ed1eb444 size=2, part 2 PA [32686]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x18ed1eb444=>part 1 PA [0]0x18ed1eb444 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000018ed1eb444 mem-ID=0 size=2 element-size=2 type=Data data=14ab
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x18ed1eb444 end_addr=0x18ed1eb445
[notice]Committing instruction "VSOXEI32.V v23, x8, v6, Vector result" at 0x80011334=>[0]0x80011334 (0xc646ba7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011334 mem-ID=0 size=4 element-size=4 type=Instruction data=a76b640c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011334 end_addr=0x80011337
[info]current source entropy:6, resource type: 0
[info]{ GenInstructionAgent::SendInitsToISS} writing register v23_0 initial value 0xe09118e38158bf74
[SimApiHANDCAR::WriteRegister] v23_0 0xe09118e38158bf74/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v23_1 initial value 0x51c27392a7f4ab88
[SimApiHANDCAR::WriteRegister] v23_1 0x51c27392a7f4ab88/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v23_2 initial value 0x1a91f127f838ae02
[SimApiHANDCAR::WriteRegister] v23_2 0x1a91f127f838ae02/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v23_3 initial value 0xcc730ae8a062b1ee
[SimApiHANDCAR::WriteRegister] v23_3 0xcc730ae8a062b1ee/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v23_4 initial value 0x4b3c16afbfb651ca
[SimApiHANDCAR::WriteRegister] v23_4 0x4b3c16afbfb651ca/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v23_5 initial value 0x12b75bc22e5c4315
[SimApiHANDCAR::WriteRegister] v23_5 0x12b75bc22e5c4315/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v23_6 initial value 0xb6a1ab25cef3e217
[SimApiHANDCAR::WriteRegister] v23_6 0xb6a1ab25cef3e217/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v23_7 initial value 0x88bfd2f68dc44a21
[SimApiHANDCAR::WriteRegister] v23_7 0x88bfd2f68dc44a21/0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011338
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x18d82cc736
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x197b7a6e54
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x192306e094
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x18fbfd6734
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x18baef29e8
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x1966e6ca4a
[notice]GenQueryAgent::HandleQuery : InstructionRecord
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 2
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[info]{GenVirtualMemoryRequest::AddDetail} Size : 0x200 : GenVaRequest
[info]{GenVirtualMemoryRequest::AddDetail} Align : 0x8 : GenVaRequest
[info]{GenVirtualMemoryRequest::AddDetail} Type : D : GenVaRequest
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[notice]Generating: VLOXEI64.V##RISCV
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[debug]choice tree name: Data alignment choice name: Aligned set weight: 50
[debug]choice tree name: Data alignment choice name: Unaligned set weight: 14
[info] opname=vd
[info]Operand vd No Dependency constraint
[info] opname=vm
[info] opname=LoadStore-rs1-vs2
[notice]Operand : LoadStore-rs1-vs2 mask 0x0 value 0x0
[info]Operand rs1 No Dependency constraint
[info]Operand vs2 No Dependency constraint
[notice]{VectorIndexedLoadStoreOperand::GenerateWithPreamble} generated target address 0x5b31533334 alignment 2 data size 2 base value 0x57dbb1c32174a635
[info]{AddressingOperand::Generate} generated with preamble
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} preventing all data page faults.
[notice]{DataBlock::Setup} generate data block start address...0x5ef3472d00 with size:64 and align:64
[notice]{DataBlock::Setup} allocate memory for value:0xa8244e980fde8cff size:0x8 Big endian:0x0 to memory:0x5ef3472d00 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000005ef3472d00 mem-ID=0 size=8 element-size=8 type=Data data=ff8cde0f984e24a8
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5ef3472d00 end_addr=0x5ef3472d07
[notice]{DataBlock::Setup} allocate memory for value:0xa8244e44f295fed9 size:0x8 Big endian:0x0 to memory:0x5ef3472d08 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000005ef3472d08 mem-ID=0 size=8 element-size=8 type=Data data=d9fe95f2444e24a8
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5ef3472d08 end_addr=0x5ef3472d0f
[notice]{DataBlock::Setup} allocate memory for value:0xa8244e455fa1f001 size:0x8 Big endian:0x0 to memory:0x5ef3472d10 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000005ef3472d10 mem-ID=0 size=8 element-size=8 type=Data data=01f0a15f454e24a8
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5ef3472d10 end_addr=0x5ef3472d17
[notice]{DataBlock::Setup} allocate memory for value:0xa8244eabed3c7889 size:0x8 Big endian:0x0 to memory:0x5ef3472d18 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000005ef3472d18 mem-ID=0 size=8 element-size=8 type=Data data=89783cedab4e24a8
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5ef3472d18 end_addr=0x5ef3472d1f
[notice]{DataBlock::Setup} allocate memory for value:0xa8244e624eb69c51 size:0x8 Big endian:0x0 to memory:0x5ef3472d20 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000005ef3472d20 mem-ID=0 size=8 element-size=8 type=Data data=519cb64e624e24a8
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5ef3472d20 end_addr=0x5ef3472d27
[notice]{DataBlock::Setup} allocate memory for value:0xa8244ea511a3fa17 size:0x8 Big endian:0x0 to memory:0x5ef3472d28 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000005ef3472d28 mem-ID=0 size=8 element-size=8 type=Data data=17faa311a54e24a8
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5ef3472d28 end_addr=0x5ef3472d2f
[notice]{DataBlock::Setup} allocate memory for value:0xa8244e7eb6f3c9d5 size:0x8 Big endian:0x0 to memory:0x5ef3472d30 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000005ef3472d30 mem-ID=0 size=8 element-size=8 type=Data data=d5c9f3b67e4e24a8
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5ef3472d30 end_addr=0x5ef3472d37
[notice]{DataBlock::Setup} allocate memory for value:0xa8244e83db9e2131 size:0x8 Big endian:0x0 to memory:0x5ef3472d38 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000005ef3472d38 mem-ID=0 size=8 element-size=8 type=Data data=31219edb834e24a8
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5ef3472d38 end_addr=0x5ef3472d3f
[notice]{DataBlock::Clear} data units are cleared!
[info]{RegisterReserver::ReserveRegister} Reserving register: v4, access: Write, reserve type: User
[info]{Generator::AddLoadRegisterAmbleRequests} register v4 should be reserved now: 1
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} preventing all data page faults.
[notice]{DataBlock::Setup} generate data block start address...0x666a9f7780 with size:64 and align:64
[notice]{DataBlock::Setup} allocate memory for value:0xa8244ea6148a2b99 size:0x8 Big endian:0x0 to memory:0x666a9f7780 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000666a9f7780 mem-ID=0 size=8 element-size=8 type=Data data=992b8a14a64e24a8
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x666a9f7780 end_addr=0x666a9f7787
[notice]{DataBlock::Setup} allocate memory for value:0xa8244e653776c1c1 size:0x8 Big endian:0x0 to memory:0x666a9f7788 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000666a9f7788 mem-ID=0 size=8 element-size=8 type=Data data=c1c17637654e24a8
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x666a9f7788 end_addr=0x666a9f778f
[notice]{DataBlock::Setup} allocate memory for value:0xa8244e40c9459267 size:0x8 Big endian:0x0 to memory:0x666a9f7790 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000666a9f7790 mem-ID=0 size=8 element-size=8 type=Data data=679245c9404e24a8
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x666a9f7790 end_addr=0x666a9f7797
[notice]{DataBlock::Setup} allocate memory for value:0xa8244e72e59a8415 size:0x8 Big endian:0x0 to memory:0x666a9f7798 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000666a9f7798 mem-ID=0 size=8 element-size=8 type=Data data=15849ae5724e24a8
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x666a9f7798 end_addr=0x666a9f779f
[notice]{DataBlock::Setup} allocate memory for value:0xa8244e5ebefb4d8b size:0x8 Big endian:0x0 to memory:0x666a9f77a0 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000666a9f77a0 mem-ID=0 size=8 element-size=8 type=Data data=8b4dfbbe5e4e24a8
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x666a9f77a0 end_addr=0x666a9f77a7
[notice]{DataBlock::Setup} allocate memory for value:0xa8244e928ee3dbf7 size:0x8 Big endian:0x0 to memory:0x666a9f77a8 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000666a9f77a8 mem-ID=0 size=8 element-size=8 type=Data data=f7dbe38e924e24a8
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x666a9f77a8 end_addr=0x666a9f77af
[notice]{DataBlock::Setup} allocate memory for value:0xa8244e7e6ebc7dc5 size:0x8 Big endian:0x0 to memory:0x666a9f77b0 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000666a9f77b0 mem-ID=0 size=8 element-size=8 type=Data data=c57dbc6e7e4e24a8
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x666a9f77b0 end_addr=0x666a9f77b7
[notice]{DataBlock::Setup} allocate memory for value:0xa8244eb2e5fb9147 size:0x8 Big endian:0x0 to memory:0x666a9f77b8 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000666a9f77b8 mem-ID=0 size=8 element-size=8 type=Data data=4791fbe5b24e24a8
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x666a9f77b8 end_addr=0x666a9f77bf
[notice]{DataBlock::Clear} data units are cleared!
[info]{RegisterReserver::ReserveRegister} Reserving register: v5, access: Write, reserve type: User
[info]{Generator::AddLoadRegisterAmbleRequests} register v5 should be reserved now: 1
[info]{RegisterReserver::ReserveRegister} Reserving register: x21, access: Write, reserve type: User
[info]{Generator::AddLoadRegisterAmbleRequests} register x21 should be reserved now: 1
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x5ef3 value 0x5ef3
[info] opname=rd
[notice]Committing instruction "LUI x14, 24307" at 0x80011338=>[0]0x80011338 (0x5ef3737) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011338 mem-ID=0 size=4 element-size=4 type=Instruction data=3737ef05
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011338 end_addr=0x8001133b
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x14 value 0x5ef3000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x8001133c
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x473 value 0x473
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x14, x14, 1139" at 0x8001133c=>[0]0x8001133c (0x4737071b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008001133c mem-ID=0 size=4 element-size=4 type=Instruction data=1b073747
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8001133c end_addr=0x8001133f
[info]current source entropy:7, resource type: 0
[info]current dest entropy:3, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x14 value 0x5ef3473, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011340
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x14, x14, 0xc" at 0x80011340=>[0]0x80011340 (0xc71713) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011340 mem-ID=0 size=4 element-size=4 type=Instruction data=1317c700
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011340 end_addr=0x80011343
[info]current source entropy:7, resource type: 0
[info]current dest entropy:3, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x14 value 0x5ef3473000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011344
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xd00 value 0xd00
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x14, x14, -768" at 0x80011344=>[0]0x80011344 (0xd0070713) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011344 mem-ID=0 size=4 element-size=4 type=Instruction data=130707d0
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011344 end_addr=0x80011347
[info]current source entropy:7, resource type: 0
[info]current dest entropy:3, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x14 value 0x5ef3472d00, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011348
[notice]Generating: VL1RE8.V##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[debug]choice tree name: Data alignment choice name: Aligned set weight: 50
[debug]choice tree name: Data alignment choice name: Unaligned set weight: 14
[info]constraint already forced, ignore reservation check
[info] opname=vd
[info] opname=LoadStore-rs1
[notice]Operand : LoadStore-rs1 mask 0x0 value 0x0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x0=>part 1 PA [0]0x0 size=1, part 2 PA [0]0x0 size=0
[notice]Committing instruction "VL1RE8.V v4, x14" at 0x80011348=>[0]0x80011348 (0x2870207) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011348 mem-ID=0 size=4 element-size=4 type=Instruction data=07028702
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011348 end_addr=0x8001134b
[notice]retire source stage: 1e, access: 0x1d, size: 1, type: 0
[info]current source entropy:6, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x8001134c
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v4_0 value 0xa8244e980fde8cff, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v4_1 value 0xa8244e44f295fed9, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v4_2 value 0xa8244e455fa1f001, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v4_3 value 0xa8244eabed3c7889, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v4_4 value 0xa8244e624eb69c51, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v4_5 value 0xa8244ea511a3fa17, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v4_6 value 0xa8244e7eb6f3c9d5, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v4_7 value 0xa8244e83db9e2131, mask 0xffffffffffffffff
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x666b value 0x666b
[info] opname=rd
[notice]Committing instruction "LUI x16, 26219" at 0x8001134c=>[0]0x8001134c (0x666b837) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008001134c mem-ID=0 size=4 element-size=4 type=Instruction data=37b86606
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8001134c end_addr=0x8001134f
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x16 value 0x666b000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011350
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x9f7 value 0x9f7
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x16, x16, -1545" at 0x80011350=>[0]0x80011350 (0x9f78081b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011350 mem-ID=0 size=4 element-size=4 type=Instruction data=1b08789f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011350 end_addr=0x80011353
[info]current source entropy:7, resource type: 0
[info]current dest entropy:3, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x16 value 0x666a9f7, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011354
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x16, x16, 0xc" at 0x80011354=>[0]0x80011354 (0xc81813) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011354 mem-ID=0 size=4 element-size=4 type=Instruction data=1318c800
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011354 end_addr=0x80011357
[info]current source entropy:7, resource type: 0
[info]current dest entropy:3, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x16 value 0x666a9f7000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011358
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x780 value 0x780
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x16, x16, 1920" at 0x80011358=>[0]0x80011358 (0x78080813) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011358 mem-ID=0 size=4 element-size=4 type=Instruction data=13080878
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011358 end_addr=0x8001135b
[info]current source entropy:7, resource type: 0
[info]current dest entropy:3, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x16 value 0x666a9f7780, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x8001135c
[notice]Generating: VL1RE8.V##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[debug]choice tree name: Data alignment choice name: Aligned set weight: 50
[debug]choice tree name: Data alignment choice name: Unaligned set weight: 14
[info]constraint already forced, ignore reservation check
[info] opname=vd
[info] opname=LoadStore-rs1
[notice]Operand : LoadStore-rs1 mask 0x0 value 0x0
[info] randomize the big data for "Random"
[info]{GenInstructionAgent::HandleNotification} new register initialization: v5
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x0=>part 1 PA [0]0x0 size=1, part 2 PA [0]0x0 size=0
[notice]Committing instruction "VL1RE8.V v5, x16" at 0x8001135c=>[0]0x8001135c (0x2880287) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008001135c mem-ID=0 size=4 element-size=4 type=Instruction data=87028802
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8001135c end_addr=0x8001135f
[info]current source entropy:7, resource type: 0
[info]{ GenInstructionAgent::SendInitsToISS} writing register v5_0 initial value 0x483aceb6953ec716
[SimApiHANDCAR::WriteRegister] v5_0 0x483aceb6953ec716/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v5_1 initial value 0x6f41d2e24cc7ca9
[SimApiHANDCAR::WriteRegister] v5_1 0x6f41d2e24cc7ca9/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v5_2 initial value 0x694fa29e13ac4e68
[SimApiHANDCAR::WriteRegister] v5_2 0x694fa29e13ac4e68/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v5_3 initial value 0xef4793af1756a996
[SimApiHANDCAR::WriteRegister] v5_3 0xef4793af1756a996/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v5_4 initial value 0x39b1633064f069d9
[SimApiHANDCAR::WriteRegister] v5_4 0x39b1633064f069d9/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v5_5 initial value 0x464a1a3f9d95f487
[SimApiHANDCAR::WriteRegister] v5_5 0x464a1a3f9d95f487/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v5_6 initial value 0x867a517e3c03a34b
[SimApiHANDCAR::WriteRegister] v5_6 0x867a517e3c03a34b/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v5_7 initial value 0x2b0ec71ec70e4f21
[SimApiHANDCAR::WriteRegister] v5_7 0x2b0ec71ec70e4f21/0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011360
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v5_0 value 0xa8244ea6148a2b99, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v5_1 value 0xa8244e653776c1c1, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v5_2 value 0xa8244e40c9459267, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v5_3 value 0xa8244e72e59a8415, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v5_4 value 0xa8244e5ebefb4d8b, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v5_5 value 0xa8244e928ee3dbf7, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v5_6 value 0xa8244e7e6ebc7dc5, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v5_7 value 0xa8244eb2e5fb9147, mask 0xffffffffffffffff
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x15f7 value 0x15f7
[info] opname=rd
[notice]Committing instruction "LUI x21, 5623" at 0x80011360=>[0]0x80011360 (0x15f7ab7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011360 mem-ID=0 size=4 element-size=4 type=Instruction data=b77a5f01
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011360 end_addr=0x80011363
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x21 value 0x15f7000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011364
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xec7 value 0xec7
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x21, x21, -313" at 0x80011364=>[0]0x80011364 (0xec7a8a9b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011364 mem-ID=0 size=4 element-size=4 type=Instruction data=9b8a7aec
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011364 end_addr=0x80011367
[info]current source entropy:8, resource type: 0
[info]current dest entropy:3, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x21 value 0x15f6ec7, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011368
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xd value 0xd
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x21, x21, 0xd" at 0x80011368=>[0]0x80011368 (0xda9a93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011368 mem-ID=0 size=4 element-size=4 type=Instruction data=939ada00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011368 end_addr=0x8001136b
[info]current source entropy:8, resource type: 0
[info]current dest entropy:3, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x21 value 0x2bedd8e000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x8001136c
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x191 value 0x191
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x21, x21, 401" at 0x8001136c=>[0]0x8001136c (0x191a8a93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008001136c mem-ID=0 size=4 element-size=4 type=Instruction data=938a1a19
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8001136c end_addr=0x8001136f
[info]current source entropy:8, resource type: 0
[info]current dest entropy:3, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x21 value 0x2bedd8e191, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011370
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x21, x21, 0xc" at 0x80011370=>[0]0x80011370 (0xca9a93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011370 mem-ID=0 size=4 element-size=4 type=Instruction data=939aca00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011370 end_addr=0x80011373
[notice]retire source stage: 8, access: 0x1, size: 1, type: 0
[info]current source entropy:7, resource type: 0
[info]current dest entropy:3, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x21 value 0x2bedd8e191000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011374
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xba5 value 0xba5
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x21, x21, -1115" at 0x80011374=>[0]0x80011374 (0xba5a8a93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011374 mem-ID=0 size=4 element-size=4 type=Instruction data=938a5aba
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011374 end_addr=0x80011377
[info]current source entropy:7, resource type: 0
[info]current dest entropy:3, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x21 value 0x2bedd8e190ba5, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011378
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xd value 0xd
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x21, x21, 0xd" at 0x80011378=>[0]0x80011378 (0xda9a93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011378 mem-ID=0 size=4 element-size=4 type=Instruction data=939ada00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011378 end_addr=0x8001137b
[info]current source entropy:7, resource type: 0
[info]current dest entropy:3, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x21 value 0x57dbb1c32174a000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x8001137c
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x635 value 0x635
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x21, x21, 1589" at 0x8001137c=>[0]0x8001137c (0x635a8a93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008001137c mem-ID=0 size=4 element-size=4 type=Instruction data=938a5a63
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8001137c end_addr=0x8001137f
[info]current source entropy:7, resource type: 0
[info]current dest entropy:3, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x21 value 0x57dbb1c32174a635, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011380
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : CommitInstruction
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5b31533334=>part 1 PA [0]0x5b31533334 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5b31533334=>part 1 PA [0]0x5b31533334 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5b31533334=>part 1 PA [0]0x5b31533334 size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x8ec6
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5b31533334=>part 1 PA [0]0x5b31533334 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000005b31533334 mem-ID=0 size=2 element-size=2 type=Data data=c68e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5b31533334 end_addr=0x5b31533335
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x8140aa50e=>part 1 PA [0]0x8140aa50e size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x8140aa50e=>part 1 PA [0]0x8140aa50e size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x8140aa50e=>part 1 PA [0]0x8140aa50e size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x7396
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x8140aa50e=>part 1 PA [0]0x8140aa50e size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000008140aa50e mem-ID=0 size=2 element-size=2 type=Data data=9673
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8140aa50e end_addr=0x8140aa50f
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x881169636=>part 1 PA [0]0x881169636 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x881169636=>part 1 PA [0]0x881169636 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x881169636=>part 1 PA [0]0x881169636 size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0xb31e
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x881169636=>part 1 PA [0]0x881169636 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000000881169636 mem-ID=0 size=2 element-size=2 type=Data data=1eb3
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x881169636 end_addr=0x881169637
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6f0eb11ebe=>part 1 PA [0]0x6f0eb11ebe size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6f0eb11ebe=>part 1 PA [0]0x6f0eb11ebe size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6f0eb11ebe=>part 1 PA [0]0x6f0eb11ebe size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x411c
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6f0eb11ebe=>part 1 PA [0]0x6f0eb11ebe size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000006f0eb11ebe mem-ID=0 size=2 element-size=2 type=Data data=1c41
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6f0eb11ebe end_addr=0x6f0eb11ebf
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x25702b4286=>part 1 PA [0]0x25702b4286 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x25702b4286=>part 1 PA [0]0x25702b4286 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x25702b4286=>part 1 PA [0]0x25702b4286 size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x1892
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x25702b4286=>part 1 PA [0]0x25702b4286 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000025702b4286 mem-ID=0 size=2 element-size=2 type=Data data=9218
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x25702b4286 end_addr=0x25702b4287
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x683318a04c=>part 1 PA [0]0x683318a04c size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x683318a04c=>part 1 PA [0]0x683318a04c size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x683318a04c=>part 1 PA [0]0x683318a04c size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x1b58
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x683318a04c=>part 1 PA [0]0x683318a04c size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000683318a04c mem-ID=0 size=2 element-size=2 type=Data data=581b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x683318a04c end_addr=0x683318a04d
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x41d868700a=>part 1 PA [0]0x41d868700a size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x41d868700a=>part 1 PA [0]0x41d868700a size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x41d868700a=>part 1 PA [0]0x41d868700a size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x4282
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x41d868700a=>part 1 PA [0]0x41d868700a size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000041d868700a mem-ID=0 size=2 element-size=2 type=Data data=8242
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x41d868700a end_addr=0x41d868700b
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x46fd12c766=>part 1 PA [0]0x46fd12c766 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x46fd12c766=>part 1 PA [0]0x46fd12c766 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x46fd12c766=>part 1 PA [0]0x46fd12c766 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x46fd12c766=>part 1 PA [0]0x46fd12c766 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000046fd12c766 mem-ID=0 size=2 element-size=2 type=Data data=6e17
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x46fd12c766 end_addr=0x46fd12c767
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6935fed1ce=>part 1 PA [0]0x6935fed1ce size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6935fed1ce=>part 1 PA [0]0x6935fed1ce size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6935fed1ce=>part 1 PA [0]0x6935fed1ce size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x7d90
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6935fed1ce=>part 1 PA [0]0x6935fed1ce size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000006935fed1ce mem-ID=0 size=2 element-size=2 type=Data data=907d
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6935fed1ce end_addr=0x6935fed1cf
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2858eb67f6=>part 1 PA [0]0x2858eb67f6 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2858eb67f6=>part 1 PA [0]0x2858eb67f6 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2858eb67f6=>part 1 PA [0]0x2858eb67f6 size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0xf78c
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2858eb67f6=>part 1 PA [0]0x2858eb67f6 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000002858eb67f6 mem-ID=0 size=2 element-size=2 type=Data data=8cf7
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2858eb67f6 end_addr=0x2858eb67f7
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3eaba389c=>part 1 PA [0]0x3eaba389c size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3eaba389c=>part 1 PA [0]0x3eaba389c size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3eaba389c=>part 1 PA [0]0x3eaba389c size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x12e8
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3eaba389c=>part 1 PA [0]0x3eaba389c size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000003eaba389c mem-ID=0 size=2 element-size=2 type=Data data=e812
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3eaba389c end_addr=0x3eaba389d
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x36070f2a4a=>part 1 PA [0]0x36070f2a4a size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x36070f2a4a=>part 1 PA [0]0x36070f2a4a size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x36070f2a4a=>part 1 PA [0]0x36070f2a4a size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x557c
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x36070f2a4a=>part 1 PA [0]0x36070f2a4a size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000036070f2a4a mem-ID=0 size=2 element-size=2 type=Data data=7c55
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x36070f2a4a end_addr=0x36070f2a4b
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x21e06ff3c0=>part 1 PA [0]0x21e06ff3c0 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x21e06ff3c0=>part 1 PA [0]0x21e06ff3c0 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x21e06ff3c0=>part 1 PA [0]0x21e06ff3c0 size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x59dc
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x21e06ff3c0=>part 1 PA [0]0x21e06ff3c0 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000021e06ff3c0 mem-ID=0 size=2 element-size=2 type=Data data=dc59
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x21e06ff3c0 end_addr=0x21e06ff3c1
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x55b058822c=>part 1 PA [0]0x55b058822c size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x55b058822c=>part 1 PA [0]0x55b058822c size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x55b058822c=>part 1 PA [0]0x55b058822c size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x5852
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x55b058822c=>part 1 PA [0]0x55b058822c size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000055b058822c mem-ID=0 size=2 element-size=2 type=Data data=5258
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x55b058822c end_addr=0x55b058822d
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x41903123fa=>part 1 PA [0]0x41903123fa size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x41903123fa=>part 1 PA [0]0x41903123fa size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x41903123fa=>part 1 PA [0]0x41903123fa size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x8952
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x41903123fa=>part 1 PA [0]0x41903123fa size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000041903123fa mem-ID=0 size=2 element-size=2 type=Data data=5289
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x41903123fa end_addr=0x41903123fb
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x760770377c=>part 1 PA [0]0x760770377c size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x760770377c=>part 1 PA [0]0x760770377c size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x760770377c=>part 1 PA [0]0x760770377c size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0xc0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x760770377c=>part 1 PA [0]0x760770377c size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000760770377c mem-ID=0 size=2 element-size=2 type=Data data=c000
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x760770377c end_addr=0x760770377d
[notice]Committing instruction "VLOXEI64.V v16, x21, v4, Vector result" at 0x80011380=>[0]0x80011380 (0xc4af807) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011380 mem-ID=0 size=4 element-size=4 type=Instruction data=07f84a0c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011380 end_addr=0x80011383
[info]current source entropy:7, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011384
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v16_0 value 0x7eb1b31e74e9245f, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v16_1 value 0x176e428298a81892, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v16_2 value 0x7eb112e8f78c5e25, mask 0xffffffffffffffff
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : RegisterReservation
[info]{RegisterReserver::UnreserveRegister} Unreserve register: v4, access: Write, reserve type: User
[info]{GenSequenceAgent::RegisterReservation} register reservation do? 0 reg v4 attrs Write is reserved? 0
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : RegisterReservation
[info]{RegisterReserver::UnreserveRegister} Unreserve register: v5, access: Write, reserve type: User
[info]{GenSequenceAgent::RegisterReservation} register reservation do? 0 reg v5 attrs Write is reserved? 0
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : RegisterReservation
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x21, access: Write, reserve type: User
[info]{GenSequenceAgent::RegisterReservation} register reservation do? 0 reg x21 attrs Write is reserved? 0
[notice]GenQueryAgent::HandleQuery : InstructionRecord
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 2
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[info]{GenVirtualMemoryRequest::AddDetail} Size : 0x200 : GenVaRequest
[info]{GenVirtualMemoryRequest::AddDetail} Align : 0x8 : GenVaRequest
[info]{GenVirtualMemoryRequest::AddDetail} Type : D : GenVaRequest
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[notice]Generating: VSOXEI16.V##RISCV
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[debug]choice tree name: Data alignment choice name: Aligned set weight: 50
[debug]choice tree name: Data alignment choice name: Unaligned set weight: 14
[info] opname=vs3
[info]Operand vs3 No Dependency constraint
[info] opname=vm
[info] opname=LoadStore-rs1-vs2
[notice]Skipping: VSOXEI16.V##RISCV with operand error: Operand "LoadStore-rs1-vs2" failed to generate no-preamble
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 2
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]Generating: VLUXEI8.V##RISCV
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[debug]choice tree name: Data alignment choice name: Aligned set weight: 50
[debug]choice tree name: Data alignment choice name: Unaligned set weight: 14
[info] opname=vd
[info]Operand vd No Dependency constraint
[info] opname=vm
[info] opname=LoadStore-rs1-vs2
[notice]Operand : LoadStore-rs1-vs2 mask 0x0 value 0x0
[info]Operand rs1 No Dependency constraint
[info]Operand vs2 No Dependency constraint
[notice]{VectorIndexedLoadStoreOperand::GenerateWithPreamble} generated target address 0x33c8e93ea0 alignment 2 data size 2 base value 0x33c8e93de3
[info]{AddressingOperand::Generate} generated with preamble
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} preventing all data page faults.
[notice]{DataBlock::Setup} generate data block start address...0x28dd8a1940 with size:64 and align:64
[notice]{DataBlock::Setup} allocate memory for value:0xbd size:0x1 Big endian:0x0 to memory:0x28dd8a1940 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000028dd8a1940 mem-ID=0 size=1 element-size=1 type=Data data=bd
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x28dd8a1940 end_addr=0x28dd8a1940
[notice]{DataBlock::Setup} allocate memory for value:0x43 size:0x1 Big endian:0x0 to memory:0x28dd8a1941 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000028dd8a1941 mem-ID=0 size=1 element-size=1 type=Data data=43
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x28dd8a1941 end_addr=0x28dd8a1941
[notice]{DataBlock::Setup} allocate memory for value:0x4f size:0x1 Big endian:0x0 to memory:0x28dd8a1942 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000028dd8a1942 mem-ID=0 size=1 element-size=1 type=Data data=4f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x28dd8a1942 end_addr=0x28dd8a1942
[notice]{DataBlock::Setup} allocate memory for value:0xe5 size:0x1 Big endian:0x0 to memory:0x28dd8a1943 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000028dd8a1943 mem-ID=0 size=1 element-size=1 type=Data data=e5
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x28dd8a1943 end_addr=0x28dd8a1943
[notice]{DataBlock::Setup} allocate memory for value:0x57 size:0x1 Big endian:0x0 to memory:0x28dd8a1944 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000028dd8a1944 mem-ID=0 size=1 element-size=1 type=Data data=57
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x28dd8a1944 end_addr=0x28dd8a1944
[notice]{DataBlock::Setup} allocate memory for value:0x81 size:0x1 Big endian:0x0 to memory:0x28dd8a1945 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000028dd8a1945 mem-ID=0 size=1 element-size=1 type=Data data=81
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x28dd8a1945 end_addr=0x28dd8a1945
[notice]{DataBlock::Setup} allocate memory for value:0x13 size:0x1 Big endian:0x0 to memory:0x28dd8a1946 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000028dd8a1946 mem-ID=0 size=1 element-size=1 type=Data data=13
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x28dd8a1946 end_addr=0x28dd8a1946
[notice]{DataBlock::Setup} allocate memory for value:0x91 size:0x1 Big endian:0x0 to memory:0x28dd8a1947 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000028dd8a1947 mem-ID=0 size=1 element-size=1 type=Data data=91
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x28dd8a1947 end_addr=0x28dd8a1947
[notice]{DataBlock::Setup} allocate memory for value:0x67 size:0x1 Big endian:0x0 to memory:0x28dd8a1948 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000028dd8a1948 mem-ID=0 size=1 element-size=1 type=Data data=67
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x28dd8a1948 end_addr=0x28dd8a1948
[notice]{DataBlock::Setup} allocate memory for value:0x5b size:0x1 Big endian:0x0 to memory:0x28dd8a1949 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000028dd8a1949 mem-ID=0 size=1 element-size=1 type=Data data=5b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x28dd8a1949 end_addr=0x28dd8a1949
[notice]{DataBlock::Setup} allocate memory for value:0x29 size:0x1 Big endian:0x0 to memory:0x28dd8a194a bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000028dd8a194a mem-ID=0 size=1 element-size=1 type=Data data=29
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x28dd8a194a end_addr=0x28dd8a194a
[notice]{DataBlock::Setup} allocate memory for value:0x43 size:0x1 Big endian:0x0 to memory:0x28dd8a194b bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000028dd8a194b mem-ID=0 size=1 element-size=1 type=Data data=43
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x28dd8a194b end_addr=0x28dd8a194b
[notice]{DataBlock::Setup} allocate memory for value:0xd3 size:0x1 Big endian:0x0 to memory:0x28dd8a194c bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000028dd8a194c mem-ID=0 size=1 element-size=1 type=Data data=d3
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x28dd8a194c end_addr=0x28dd8a194c
[notice]{DataBlock::Setup} allocate memory for value:0xad size:0x1 Big endian:0x0 to memory:0x28dd8a194d bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000028dd8a194d mem-ID=0 size=1 element-size=1 type=Data data=ad
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x28dd8a194d end_addr=0x28dd8a194d
[notice]{DataBlock::Setup} allocate memory for value:0x69 size:0x1 Big endian:0x0 to memory:0x28dd8a194e bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000028dd8a194e mem-ID=0 size=1 element-size=1 type=Data data=69
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x28dd8a194e end_addr=0x28dd8a194e
[notice]{DataBlock::Setup} allocate memory for value:0x93 size:0x1 Big endian:0x0 to memory:0x28dd8a194f bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000028dd8a194f mem-ID=0 size=1 element-size=1 type=Data data=93
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x28dd8a194f end_addr=0x28dd8a194f
[notice]{DataBlock::Setup} allocate memory for value:0x84 size:0x1 Big endian:0x0 to memory:0x28dd8a1950 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000028dd8a1950 mem-ID=0 size=1 element-size=1 type=Data data=84
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x28dd8a1950 end_addr=0x28dd8a1950
[notice]{DataBlock::Setup} allocate memory for value:0xfc size:0x1 Big endian:0x0 to memory:0x28dd8a1951 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000028dd8a1951 mem-ID=0 size=1 element-size=1 type=Data data=fc
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x28dd8a1951 end_addr=0x28dd8a1951
[notice]{DataBlock::Setup} allocate memory for value:0x50 size:0x1 Big endian:0x0 to memory:0x28dd8a1952 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000028dd8a1952 mem-ID=0 size=1 element-size=1 type=Data data=50
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x28dd8a1952 end_addr=0x28dd8a1952
[notice]{DataBlock::Setup} allocate memory for value:0xa2 size:0x1 Big endian:0x0 to memory:0x28dd8a1953 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000028dd8a1953 mem-ID=0 size=1 element-size=1 type=Data data=a2
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x28dd8a1953 end_addr=0x28dd8a1953
[notice]{DataBlock::Setup} allocate memory for value:0xac size:0x1 Big endian:0x0 to memory:0x28dd8a1954 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000028dd8a1954 mem-ID=0 size=1 element-size=1 type=Data data=ac
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x28dd8a1954 end_addr=0x28dd8a1954
[notice]{DataBlock::Setup} allocate memory for value:0x2d size:0x1 Big endian:0x0 to memory:0x28dd8a1955 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000028dd8a1955 mem-ID=0 size=1 element-size=1 type=Data data=2d
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x28dd8a1955 end_addr=0x28dd8a1955
[notice]{DataBlock::Setup} allocate memory for value:0xad size:0x1 Big endian:0x0 to memory:0x28dd8a1956 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000028dd8a1956 mem-ID=0 size=1 element-size=1 type=Data data=ad
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x28dd8a1956 end_addr=0x28dd8a1956
[notice]{DataBlock::Setup} allocate memory for value:0xa5 size:0x1 Big endian:0x0 to memory:0x28dd8a1957 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000028dd8a1957 mem-ID=0 size=1 element-size=1 type=Data data=a5
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x28dd8a1957 end_addr=0x28dd8a1957
[notice]{DataBlock::Setup} allocate memory for value:0x2f size:0x1 Big endian:0x0 to memory:0x28dd8a1958 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000028dd8a1958 mem-ID=0 size=1 element-size=1 type=Data data=2f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x28dd8a1958 end_addr=0x28dd8a1958
[notice]{DataBlock::Setup} allocate memory for value:0xf1 size:0x1 Big endian:0x0 to memory:0x28dd8a1959 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000028dd8a1959 mem-ID=0 size=1 element-size=1 type=Data data=f1
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x28dd8a1959 end_addr=0x28dd8a1959
[notice]{DataBlock::Setup} allocate memory for value:0x48 size:0x1 Big endian:0x0 to memory:0x28dd8a195a bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000028dd8a195a mem-ID=0 size=1 element-size=1 type=Data data=48
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x28dd8a195a end_addr=0x28dd8a195a
[notice]{DataBlock::Setup} allocate memory for value:0xc8 size:0x1 Big endian:0x0 to memory:0x28dd8a195b bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000028dd8a195b mem-ID=0 size=1 element-size=1 type=Data data=c8
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x28dd8a195b end_addr=0x28dd8a195b
[notice]{DataBlock::Setup} allocate memory for value:0xb6 size:0x1 Big endian:0x0 to memory:0x28dd8a195c bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000028dd8a195c mem-ID=0 size=1 element-size=1 type=Data data=b6
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x28dd8a195c end_addr=0x28dd8a195c
[notice]{DataBlock::Setup} allocate memory for value:0x31 size:0x1 Big endian:0x0 to memory:0x28dd8a195d bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000028dd8a195d mem-ID=0 size=1 element-size=1 type=Data data=31
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x28dd8a195d end_addr=0x28dd8a195d
[notice]{DataBlock::Setup} allocate memory for value:0x40 size:0x1 Big endian:0x0 to memory:0x28dd8a195e bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000028dd8a195e mem-ID=0 size=1 element-size=1 type=Data data=40
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x28dd8a195e end_addr=0x28dd8a195e
[notice]{DataBlock::Setup} allocate memory for value:0xc6 size:0x1 Big endian:0x0 to memory:0x28dd8a195f bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000028dd8a195f mem-ID=0 size=1 element-size=1 type=Data data=c6
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x28dd8a195f end_addr=0x28dd8a195f
[notice]{DataBlock::Setup} allocate memory for value:0x49 size:0x1 Big endian:0x0 to memory:0x28dd8a1960 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000028dd8a1960 mem-ID=0 size=1 element-size=1 type=Data data=49
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x28dd8a1960 end_addr=0x28dd8a1960
[notice]{DataBlock::Setup} allocate memory for value:0xc0 size:0x1 Big endian:0x0 to memory:0x28dd8a1961 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000028dd8a1961 mem-ID=0 size=1 element-size=1 type=Data data=c0
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x28dd8a1961 end_addr=0x28dd8a1961
[notice]{DataBlock::Setup} allocate memory for value:0x45 size:0x1 Big endian:0x0 to memory:0x28dd8a1962 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000028dd8a1962 mem-ID=0 size=1 element-size=1 type=Data data=45
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x28dd8a1962 end_addr=0x28dd8a1962
[notice]{DataBlock::Setup} allocate memory for value:0xe9 size:0x1 Big endian:0x0 to memory:0x28dd8a1963 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000028dd8a1963 mem-ID=0 size=1 element-size=1 type=Data data=e9
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x28dd8a1963 end_addr=0x28dd8a1963
[notice]{DataBlock::Setup} allocate memory for value:0x73 size:0x1 Big endian:0x0 to memory:0x28dd8a1964 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000028dd8a1964 mem-ID=0 size=1 element-size=1 type=Data data=73
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x28dd8a1964 end_addr=0x28dd8a1964
[notice]{DataBlock::Setup} allocate memory for value:0xeb size:0x1 Big endian:0x0 to memory:0x28dd8a1965 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000028dd8a1965 mem-ID=0 size=1 element-size=1 type=Data data=eb
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x28dd8a1965 end_addr=0x28dd8a1965
[notice]{DataBlock::Setup} allocate memory for value:0xa9 size:0x1 Big endian:0x0 to memory:0x28dd8a1966 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000028dd8a1966 mem-ID=0 size=1 element-size=1 type=Data data=a9
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x28dd8a1966 end_addr=0x28dd8a1966
[notice]{DataBlock::Setup} allocate memory for value:0x1e size:0x1 Big endian:0x0 to memory:0x28dd8a1967 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000028dd8a1967 mem-ID=0 size=1 element-size=1 type=Data data=1e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x28dd8a1967 end_addr=0x28dd8a1967
[notice]{DataBlock::Setup} allocate memory for value:0xbb size:0x1 Big endian:0x0 to memory:0x28dd8a1968 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000028dd8a1968 mem-ID=0 size=1 element-size=1 type=Data data=bb
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x28dd8a1968 end_addr=0x28dd8a1968
[notice]{DataBlock::Setup} allocate memory for value:0xd0 size:0x1 Big endian:0x0 to memory:0x28dd8a1969 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000028dd8a1969 mem-ID=0 size=1 element-size=1 type=Data data=d0
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x28dd8a1969 end_addr=0x28dd8a1969
[notice]{DataBlock::Setup} allocate memory for value:0xbb size:0x1 Big endian:0x0 to memory:0x28dd8a196a bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000028dd8a196a mem-ID=0 size=1 element-size=1 type=Data data=bb
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x28dd8a196a end_addr=0x28dd8a196a
[notice]{DataBlock::Setup} allocate memory for value:0x9b size:0x1 Big endian:0x0 to memory:0x28dd8a196b bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000028dd8a196b mem-ID=0 size=1 element-size=1 type=Data data=9b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x28dd8a196b end_addr=0x28dd8a196b
[notice]{DataBlock::Setup} allocate memory for value:0x9b size:0x1 Big endian:0x0 to memory:0x28dd8a196c bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000028dd8a196c mem-ID=0 size=1 element-size=1 type=Data data=9b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x28dd8a196c end_addr=0x28dd8a196c
[notice]{DataBlock::Setup} allocate memory for value:0x0 size:0x1 Big endian:0x0 to memory:0x28dd8a196d bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000028dd8a196d mem-ID=0 size=1 element-size=1 type=Data data=00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x28dd8a196d end_addr=0x28dd8a196d
[notice]{DataBlock::Setup} allocate memory for value:0xc3 size:0x1 Big endian:0x0 to memory:0x28dd8a196e bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000028dd8a196e mem-ID=0 size=1 element-size=1 type=Data data=c3
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x28dd8a196e end_addr=0x28dd8a196e
[notice]{DataBlock::Setup} allocate memory for value:0x4d size:0x1 Big endian:0x0 to memory:0x28dd8a196f bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000028dd8a196f mem-ID=0 size=1 element-size=1 type=Data data=4d
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x28dd8a196f end_addr=0x28dd8a196f
[notice]{DataBlock::Setup} allocate memory for value:0x44 size:0x1 Big endian:0x0 to memory:0x28dd8a1970 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000028dd8a1970 mem-ID=0 size=1 element-size=1 type=Data data=44
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x28dd8a1970 end_addr=0x28dd8a1970
[notice]{DataBlock::Setup} allocate memory for value:0x62 size:0x1 Big endian:0x0 to memory:0x28dd8a1971 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000028dd8a1971 mem-ID=0 size=1 element-size=1 type=Data data=62
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x28dd8a1971 end_addr=0x28dd8a1971
[notice]{DataBlock::Setup} allocate memory for value:0xbc size:0x1 Big endian:0x0 to memory:0x28dd8a1972 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000028dd8a1972 mem-ID=0 size=1 element-size=1 type=Data data=bc
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x28dd8a1972 end_addr=0x28dd8a1972
[notice]{DataBlock::Setup} allocate memory for value:0xb size:0x1 Big endian:0x0 to memory:0x28dd8a1973 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000028dd8a1973 mem-ID=0 size=1 element-size=1 type=Data data=0b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x28dd8a1973 end_addr=0x28dd8a1973
[notice]{DataBlock::Setup} allocate memory for value:0x15 size:0x1 Big endian:0x0 to memory:0x28dd8a1974 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000028dd8a1974 mem-ID=0 size=1 element-size=1 type=Data data=15
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x28dd8a1974 end_addr=0x28dd8a1974
[notice]{DataBlock::Setup} allocate memory for value:0x15 size:0x1 Big endian:0x0 to memory:0x28dd8a1975 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000028dd8a1975 mem-ID=0 size=1 element-size=1 type=Data data=15
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x28dd8a1975 end_addr=0x28dd8a1975
[notice]{DataBlock::Setup} allocate memory for value:0x6 size:0x1 Big endian:0x0 to memory:0x28dd8a1976 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000028dd8a1976 mem-ID=0 size=1 element-size=1 type=Data data=06
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x28dd8a1976 end_addr=0x28dd8a1976
[notice]{DataBlock::Setup} allocate memory for value:0x5b size:0x1 Big endian:0x0 to memory:0x28dd8a1977 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000028dd8a1977 mem-ID=0 size=1 element-size=1 type=Data data=5b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x28dd8a1977 end_addr=0x28dd8a1977
[notice]{DataBlock::Setup} allocate memory for value:0xa7 size:0x1 Big endian:0x0 to memory:0x28dd8a1978 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000028dd8a1978 mem-ID=0 size=1 element-size=1 type=Data data=a7
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x28dd8a1978 end_addr=0x28dd8a1978
[notice]{DataBlock::Setup} allocate memory for value:0x6f size:0x1 Big endian:0x0 to memory:0x28dd8a1979 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000028dd8a1979 mem-ID=0 size=1 element-size=1 type=Data data=6f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x28dd8a1979 end_addr=0x28dd8a1979
[notice]{DataBlock::Setup} allocate memory for value:0x62 size:0x1 Big endian:0x0 to memory:0x28dd8a197a bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000028dd8a197a mem-ID=0 size=1 element-size=1 type=Data data=62
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x28dd8a197a end_addr=0x28dd8a197a
[notice]{DataBlock::Setup} allocate memory for value:0x38 size:0x1 Big endian:0x0 to memory:0x28dd8a197b bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000028dd8a197b mem-ID=0 size=1 element-size=1 type=Data data=38
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x28dd8a197b end_addr=0x28dd8a197b
[notice]{DataBlock::Setup} allocate memory for value:0x2c size:0x1 Big endian:0x0 to memory:0x28dd8a197c bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000028dd8a197c mem-ID=0 size=1 element-size=1 type=Data data=2c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x28dd8a197c end_addr=0x28dd8a197c
[notice]{DataBlock::Setup} allocate memory for value:0xcc size:0x1 Big endian:0x0 to memory:0x28dd8a197d bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000028dd8a197d mem-ID=0 size=1 element-size=1 type=Data data=cc
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x28dd8a197d end_addr=0x28dd8a197d
[notice]{DataBlock::Setup} allocate memory for value:0x67 size:0x1 Big endian:0x0 to memory:0x28dd8a197e bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000028dd8a197e mem-ID=0 size=1 element-size=1 type=Data data=67
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x28dd8a197e end_addr=0x28dd8a197e
[notice]{DataBlock::Setup} allocate memory for value:0xc3 size:0x1 Big endian:0x0 to memory:0x28dd8a197f bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000028dd8a197f mem-ID=0 size=1 element-size=1 type=Data data=c3
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x28dd8a197f end_addr=0x28dd8a197f
[notice]{DataBlock::Clear} data units are cleared!
[info]{RegisterReserver::ReserveRegister} Reserving register: v25, access: Write, reserve type: User
[info]{Generator::AddLoadRegisterAmbleRequests} register v25 should be reserved now: 1
[info]{RegisterReserver::ReserveRegister} Reserving register: x19, access: Write, reserve type: User
[info]{Generator::AddLoadRegisterAmbleRequests} register x19 should be reserved now: 1
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x146f value 0x146f
[info] opname=rd
[notice]Committing instruction "LUI x4, 5231" at 0x80011384=>[0]0x80011384 (0x146f237) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011384 mem-ID=0 size=4 element-size=4 type=Instruction data=37f24601
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011384 end_addr=0x80011387
[notice]retire source stage: d, access: 0x14, size: 1, type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x4 value 0x146f000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011388
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xc51 value 0xc51
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x4, x4, -943" at 0x80011388=>[0]0x80011388 (0xc512021b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011388 mem-ID=0 size=4 element-size=4 type=Instruction data=1b0212c5
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011388 end_addr=0x8001138b
[info]current source entropy:7, resource type: 0
[info]current dest entropy:3, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x4 value 0x146ec51, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x8001138c
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xd value 0xd
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x4, x4, 0xd" at 0x8001138c=>[0]0x8001138c (0xd21213) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008001138c mem-ID=0 size=4 element-size=4 type=Instruction data=1312d200
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8001138c end_addr=0x8001138f
[info]current source entropy:7, resource type: 0
[info]current dest entropy:3, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x4 value 0x28dd8a2000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011390
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x940 value 0x940
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x4, x4, -1728" at 0x80011390=>[0]0x80011390 (0x94020213) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011390 mem-ID=0 size=4 element-size=4 type=Instruction data=13020294
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011390 end_addr=0x80011393
[info]current source entropy:7, resource type: 0
[info]current dest entropy:3, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x4 value 0x28dd8a1940, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011394
[notice]Generating: VL1RE8.V##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[debug]choice tree name: Data alignment choice name: Aligned set weight: 50
[debug]choice tree name: Data alignment choice name: Unaligned set weight: 14
[info]constraint already forced, ignore reservation check
[info] opname=vd
[info] opname=LoadStore-rs1
[notice]Operand : LoadStore-rs1 mask 0x0 value 0x0
[info]{GenInstructionAgent::HandleNotification} new register initialization: v25
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x0=>part 1 PA [0]0x0 size=1, part 2 PA [0]0x0 size=0
[notice]Committing instruction "VL1RE8.V v25, x4" at 0x80011394=>[0]0x80011394 (0x2820c87) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011394 mem-ID=0 size=4 element-size=4 type=Instruction data=870c8202
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011394 end_addr=0x80011397
[info]current source entropy:7, resource type: 0
[info]{ GenInstructionAgent::SendInitsToISS} writing register v25_0 initial value 0x3f5c70028122d476
[SimApiHANDCAR::WriteRegister] v25_0 0x3f5c70028122d476/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v25_1 initial value 0x7a0473b0ff7ebfb7
[SimApiHANDCAR::WriteRegister] v25_1 0x7a0473b0ff7ebfb7/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v25_2 initial value 0x5b822138515c773a
[SimApiHANDCAR::WriteRegister] v25_2 0x5b822138515c773a/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v25_3 initial value 0xa4c8c9dfdedfbbe0
[SimApiHANDCAR::WriteRegister] v25_3 0xa4c8c9dfdedfbbe0/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v25_4 initial value 0x9d17880fcac518bd
[SimApiHANDCAR::WriteRegister] v25_4 0x9d17880fcac518bd/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v25_5 initial value 0x80def12103da4e22
[SimApiHANDCAR::WriteRegister] v25_5 0x80def12103da4e22/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v25_6 initial value 0xb8c5bb94b4d107cf
[SimApiHANDCAR::WriteRegister] v25_6 0xb8c5bb94b4d107cf/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v25_7 initial value 0x7ddf0ab9655073f8
[SimApiHANDCAR::WriteRegister] v25_7 0x7ddf0ab9655073f8/0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011398
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v25_0 value 0x91138157e54f43bd, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v25_1 value 0x9369add343295b67, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v25_2 value 0xa5ad2daca250fc84, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v25_3 value 0xc64031b6c848f12f, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v25_4 value 0x1ea9eb73e945c049, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v25_5 value 0x4dc3009b9bbbd0bb, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v25_6 value 0x5b0615150bbc6244, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v25_7 value 0xc367cc2c38626fa7, mask 0xffffffffffffffff
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0xcf2 value 0xcf2
[info] opname=rd
[notice]Committing instruction "LUI x19, 3314" at 0x80011398=>[0]0x80011398 (0xcf29b7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011398 mem-ID=0 size=4 element-size=4 type=Instruction data=b729cf00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011398 end_addr=0x8001139b
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x19 value 0xcf2000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x8001139c
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x3a5 value 0x3a5
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x19, x19, 933" at 0x8001139c=>[0]0x8001139c (0x3a59899b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008001139c mem-ID=0 size=4 element-size=4 type=Instruction data=9b89593a
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8001139c end_addr=0x8001139f
[info]current source entropy:8, resource type: 0
[info]current dest entropy:3, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x19 value 0xcf23a5, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800113a0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xe value 0xe
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x19, x19, 0xe" at 0x800113a0=>[0]0x800113a0 (0xe99993) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800113a0 mem-ID=0 size=4 element-size=4 type=Instruction data=9399e900
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800113a0 end_addr=0x800113a3
[info]current source entropy:8, resource type: 0
[info]current dest entropy:3, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x19 value 0x33c8e94000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800113a4
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xde3 value 0xde3
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x19, x19, -541" at 0x800113a4=>[0]0x800113a4 (0xde398993) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800113a4 mem-ID=0 size=4 element-size=4 type=Instruction data=938939de
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800113a4 end_addr=0x800113a7
[info]current source entropy:8, resource type: 0
[info]current dest entropy:3, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x19 value 0x33c8e93de3, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800113a8
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : CommitInstruction
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x33c8e93ea0=>part 1 PA [0]0x33c8e93ea0 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x33c8e93ea0=>part 1 PA [0]0x33c8e93ea0 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x33c8e93ea0=>part 1 PA [0]0x33c8e93ea0 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x33c8e93ea0=>part 1 PA [0]0x33c8e93ea0 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000033c8e93ea0 mem-ID=0 size=2 element-size=2 type=Data data=2360
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x33c8e93ea0 end_addr=0x33c8e93ea1
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x33c8e93e26=>part 1 PA [0]0x33c8e93e26 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x33c8e93e26=>part 1 PA [0]0x33c8e93e26 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x33c8e93e26=>part 1 PA [0]0x33c8e93e26 size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0xf896
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x33c8e93e26=>part 1 PA [0]0x33c8e93e26 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000033c8e93e26 mem-ID=0 size=2 element-size=2 type=Data data=96f8
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x33c8e93e26 end_addr=0x33c8e93e27
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x33c8e93e32=>part 1 PA [0]0x33c8e93e32 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x33c8e93e32=>part 1 PA [0]0x33c8e93e32 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x33c8e93e32=>part 1 PA [0]0x33c8e93e32 size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0xf838
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x33c8e93e32=>part 1 PA [0]0x33c8e93e32 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000033c8e93e32 mem-ID=0 size=2 element-size=2 type=Data data=38f8
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x33c8e93e32 end_addr=0x33c8e93e33
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x33c8e93ec8=>part 1 PA [0]0x33c8e93ec8 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x33c8e93ec8=>part 1 PA [0]0x33c8e93ec8 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x33c8e93ec8=>part 1 PA [0]0x33c8e93ec8 size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateBranchPageRequest} exception type: InstructionPageFault exception name: InstructionPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x9b08
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x33c8e93ec8=>part 1 PA [0]0x33c8e93ec8 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000033c8e93ec8 mem-ID=0 size=2 element-size=2 type=Data data=089b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x33c8e93ec8 end_addr=0x33c8e93ec9
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x33c8e93e3a=>part 1 PA [0]0x33c8e93e3a size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x33c8e93e3a=>part 1 PA [0]0x33c8e93e3a size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x33c8e93e3a=>part 1 PA [0]0x33c8e93e3a size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x9b3a
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x33c8e93e3a=>part 1 PA [0]0x33c8e93e3a size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000033c8e93e3a mem-ID=0 size=2 element-size=2 type=Data data=3a9b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x33c8e93e3a end_addr=0x33c8e93e3b
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x33c8e93e64=>part 1 PA [0]0x33c8e93e64 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x33c8e93e64=>part 1 PA [0]0x33c8e93e64 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x33c8e93e64=>part 1 PA [0]0x33c8e93e64 size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x3c0a
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x33c8e93e64=>part 1 PA [0]0x33c8e93e64 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000033c8e93e64 mem-ID=0 size=2 element-size=2 type=Data data=0a3c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x33c8e93e64 end_addr=0x33c8e93e65
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x33c8e93df6=>part 1 PA [0]0x33c8e93df6 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x33c8e93df6=>part 1 PA [0]0x33c8e93df6 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x33c8e93df6=>part 1 PA [0]0x33c8e93df6 size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0xe4f4
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x33c8e93df6=>part 1 PA [0]0x33c8e93df6 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000033c8e93df6 mem-ID=0 size=2 element-size=2 type=Data data=f4e4
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x33c8e93df6 end_addr=0x33c8e93df7
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x33c8e93e74=>part 1 PA [0]0x33c8e93e74 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x33c8e93e74=>part 1 PA [0]0x33c8e93e74 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x33c8e93e74=>part 1 PA [0]0x33c8e93e74 size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0xcde2
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x33c8e93e74=>part 1 PA [0]0x33c8e93e74 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000033c8e93e74 mem-ID=0 size=2 element-size=2 type=Data data=e2cd
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x33c8e93e74 end_addr=0x33c8e93e75
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x33c8e93e4a=>part 1 PA [0]0x33c8e93e4a size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x33c8e93e4a=>part 1 PA [0]0x33c8e93e4a size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x33c8e93e4a=>part 1 PA [0]0x33c8e93e4a size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0xc330
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x33c8e93e4a=>part 1 PA [0]0x33c8e93e4a size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000033c8e93e4a mem-ID=0 size=2 element-size=2 type=Data data=30c3
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x33c8e93e4a end_addr=0x33c8e93e4b
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x33c8e93e3e=>part 1 PA [0]0x33c8e93e3e size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x33c8e93e3e=>part 1 PA [0]0x33c8e93e3e size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x33c8e93e3e=>part 1 PA [0]0x33c8e93e3e size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x98a6
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x33c8e93e3e=>part 1 PA [0]0x33c8e93e3e size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000033c8e93e3e mem-ID=0 size=2 element-size=2 type=Data data=a698
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x33c8e93e3e end_addr=0x33c8e93e3f
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x33c8e93e0c=>part 1 PA [0]0x33c8e93e0c size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x33c8e93e0c=>part 1 PA [0]0x33c8e93e0c size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x33c8e93e0c=>part 1 PA [0]0x33c8e93e0c size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0xb344
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x33c8e93e0c=>part 1 PA [0]0x33c8e93e0c size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000033c8e93e0c mem-ID=0 size=2 element-size=2 type=Data data=44b3
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x33c8e93e0c end_addr=0x33c8e93e0d
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x33c8e93e26=>part 1 PA [0]0x33c8e93e26 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x33c8e93eb6=>part 1 PA [0]0x33c8e93eb6 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x33c8e93eb6=>part 1 PA [0]0x33c8e93eb6 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x33c8e93eb6=>part 1 PA [0]0x33c8e93eb6 size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x7e24
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x33c8e93eb6=>part 1 PA [0]0x33c8e93eb6 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000033c8e93eb6 mem-ID=0 size=2 element-size=2 type=Data data=247e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x33c8e93eb6 end_addr=0x33c8e93eb7
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x33c8e93e90=>part 1 PA [0]0x33c8e93e90 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x33c8e93e90=>part 1 PA [0]0x33c8e93e90 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x33c8e93e90=>part 1 PA [0]0x33c8e93e90 size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0xcf92
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x33c8e93e90=>part 1 PA [0]0x33c8e93e90 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000033c8e93e90 mem-ID=0 size=2 element-size=2 type=Data data=92cf
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x33c8e93e90 end_addr=0x33c8e93e91
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x33c8e93e4c=>part 1 PA [0]0x33c8e93e4c size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x33c8e93e4c=>part 1 PA [0]0x33c8e93e4c size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x33c8e93e4c=>part 1 PA [0]0x33c8e93e4c size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x5322
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x33c8e93e4c=>part 1 PA [0]0x33c8e93e4c size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000033c8e93e4c mem-ID=0 size=2 element-size=2 type=Data data=2253
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x33c8e93e4c end_addr=0x33c8e93e4d
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x33c8e93e76=>part 1 PA [0]0x33c8e93e76 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x33c8e93e76=>part 1 PA [0]0x33c8e93e76 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x33c8e93e76=>part 1 PA [0]0x33c8e93e76 size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0xf9ee
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x33c8e93e76=>part 1 PA [0]0x33c8e93e76 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000033c8e93e76 mem-ID=0 size=2 element-size=2 type=Data data=eef9
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x33c8e93e76 end_addr=0x33c8e93e77
[notice]Committing instruction "VLUXEI8.V v23, x19, v25, Unmasked" at 0x800113a8=>[0]0x800113a8 (0x7998b87) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800113a8 mem-ID=0 size=4 element-size=4 type=Instruction data=878b9907
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800113a8 end_addr=0x800113ab
[notice]retire source stage: 16, access: 0x12, size: 1, type: 0
[info]current source entropy:7, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800113ac
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v23_0 value 0x9b08f838f8966023, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v23_1 value 0xcde2e4f43c0a9b3a, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v23_2 value 0xf896b34498a6c330, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v23_3 value 0xf9ee5322cf927e24, mask 0xffffffffffffffff
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : RegisterReservation
[info]{RegisterReserver::UnreserveRegister} Unreserve register: v25, access: Write, reserve type: User
[info]{GenSequenceAgent::RegisterReservation} register reservation do? 0 reg v25 attrs Write is reserved? 0
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : RegisterReservation
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x19, access: Write, reserve type: User
[info]{GenSequenceAgent::RegisterReservation} register reservation do? 0 reg x19 attrs Write is reserved? 0
[notice]GenQueryAgent::HandleQuery : InstructionRecord
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 2
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]Generating: VSUXEI8.V##RISCV
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[debug]choice tree name: Data alignment choice name: Aligned set weight: 50
[debug]choice tree name: Data alignment choice name: Unaligned set weight: 14
[info] opname=vs3
[info]Operand vs3 No Dependency constraint
[info] opname=vm
[info] opname=LoadStore-rs1-vs2
[notice]Operand : LoadStore-rs1-vs2 mask 0x0 value 0x0
[info]Operand rs1 No Dependency constraint
[info]Operand vs2 No Dependency constraint
[notice]{VectorIndexedLoadStoreOperand::GenerateWithPreamble} generated target address 0x64c4479214 alignment 2 data size 2 base value 0x64c447915c
[info]{AddressingOperand::Generate} generated with preamble
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} preventing all data page faults.
[notice]{DataBlock::Setup} generate data block start address...0x7109e544c0 with size:64 and align:64
[notice]{DataBlock::Setup} allocate memory for value:0xb8 size:0x1 Big endian:0x0 to memory:0x7109e544c0 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007109e544c0 mem-ID=0 size=1 element-size=1 type=Data data=b8
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7109e544c0 end_addr=0x7109e544c0
[notice]{DataBlock::Setup} allocate memory for value:0x9a size:0x1 Big endian:0x0 to memory:0x7109e544c1 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007109e544c1 mem-ID=0 size=1 element-size=1 type=Data data=9a
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7109e544c1 end_addr=0x7109e544c1
[notice]{DataBlock::Setup} allocate memory for value:0x14 size:0x1 Big endian:0x0 to memory:0x7109e544c2 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007109e544c2 mem-ID=0 size=1 element-size=1 type=Data data=14
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7109e544c2 end_addr=0x7109e544c2
[notice]{DataBlock::Setup} allocate memory for value:0xbc size:0x1 Big endian:0x0 to memory:0x7109e544c3 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007109e544c3 mem-ID=0 size=1 element-size=1 type=Data data=bc
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7109e544c3 end_addr=0x7109e544c3
[notice]{DataBlock::Setup} allocate memory for value:0x1a size:0x1 Big endian:0x0 to memory:0x7109e544c4 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007109e544c4 mem-ID=0 size=1 element-size=1 type=Data data=1a
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7109e544c4 end_addr=0x7109e544c4
[notice]{DataBlock::Setup} allocate memory for value:0xfe size:0x1 Big endian:0x0 to memory:0x7109e544c5 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007109e544c5 mem-ID=0 size=1 element-size=1 type=Data data=fe
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7109e544c5 end_addr=0x7109e544c5
[notice]{DataBlock::Setup} allocate memory for value:0x38 size:0x1 Big endian:0x0 to memory:0x7109e544c6 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007109e544c6 mem-ID=0 size=1 element-size=1 type=Data data=38
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7109e544c6 end_addr=0x7109e544c6
[notice]{DataBlock::Setup} allocate memory for value:0xb2 size:0x1 Big endian:0x0 to memory:0x7109e544c7 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007109e544c7 mem-ID=0 size=1 element-size=1 type=Data data=b2
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7109e544c7 end_addr=0x7109e544c7
[notice]{DataBlock::Setup} allocate memory for value:0xe size:0x1 Big endian:0x0 to memory:0x7109e544c8 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007109e544c8 mem-ID=0 size=1 element-size=1 type=Data data=0e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7109e544c8 end_addr=0x7109e544c8
[notice]{DataBlock::Setup} allocate memory for value:0xe size:0x1 Big endian:0x0 to memory:0x7109e544c9 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007109e544c9 mem-ID=0 size=1 element-size=1 type=Data data=0e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7109e544c9 end_addr=0x7109e544c9
[notice]{DataBlock::Setup} allocate memory for value:0x3a size:0x1 Big endian:0x0 to memory:0x7109e544ca bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007109e544ca mem-ID=0 size=1 element-size=1 type=Data data=3a
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7109e544ca end_addr=0x7109e544ca
[notice]{DataBlock::Setup} allocate memory for value:0x8 size:0x1 Big endian:0x0 to memory:0x7109e544cb bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007109e544cb mem-ID=0 size=1 element-size=1 type=Data data=08
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7109e544cb end_addr=0x7109e544cb
[notice]{DataBlock::Setup} allocate memory for value:0xde size:0x1 Big endian:0x0 to memory:0x7109e544cc bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007109e544cc mem-ID=0 size=1 element-size=1 type=Data data=de
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7109e544cc end_addr=0x7109e544cc
[notice]{DataBlock::Setup} allocate memory for value:0xc0 size:0x1 Big endian:0x0 to memory:0x7109e544cd bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007109e544cd mem-ID=0 size=1 element-size=1 type=Data data=c0
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7109e544cd end_addr=0x7109e544cd
[notice]{DataBlock::Setup} allocate memory for value:0x4e size:0x1 Big endian:0x0 to memory:0x7109e544ce bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007109e544ce mem-ID=0 size=1 element-size=1 type=Data data=4e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7109e544ce end_addr=0x7109e544ce
[notice]{DataBlock::Setup} allocate memory for value:0xa8 size:0x1 Big endian:0x0 to memory:0x7109e544cf bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007109e544cf mem-ID=0 size=1 element-size=1 type=Data data=a8
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7109e544cf end_addr=0x7109e544cf
[notice]{DataBlock::Setup} allocate memory for value:0x25 size:0x1 Big endian:0x0 to memory:0x7109e544d0 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007109e544d0 mem-ID=0 size=1 element-size=1 type=Data data=25
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7109e544d0 end_addr=0x7109e544d0
[notice]{DataBlock::Setup} allocate memory for value:0x9d size:0x1 Big endian:0x0 to memory:0x7109e544d1 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007109e544d1 mem-ID=0 size=1 element-size=1 type=Data data=9d
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7109e544d1 end_addr=0x7109e544d1
[notice]{DataBlock::Setup} allocate memory for value:0xb9 size:0x1 Big endian:0x0 to memory:0x7109e544d2 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007109e544d2 mem-ID=0 size=1 element-size=1 type=Data data=b9
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7109e544d2 end_addr=0x7109e544d2
[notice]{DataBlock::Setup} allocate memory for value:0xe4 size:0x1 Big endian:0x0 to memory:0x7109e544d3 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007109e544d3 mem-ID=0 size=1 element-size=1 type=Data data=e4
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7109e544d3 end_addr=0x7109e544d3
[notice]{DataBlock::Setup} allocate memory for value:0x66 size:0x1 Big endian:0x0 to memory:0x7109e544d4 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007109e544d4 mem-ID=0 size=1 element-size=1 type=Data data=66
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7109e544d4 end_addr=0x7109e544d4
[notice]{DataBlock::Setup} allocate memory for value:0x27 size:0x1 Big endian:0x0 to memory:0x7109e544d5 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007109e544d5 mem-ID=0 size=1 element-size=1 type=Data data=27
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7109e544d5 end_addr=0x7109e544d5
[notice]{DataBlock::Setup} allocate memory for value:0x58 size:0x1 Big endian:0x0 to memory:0x7109e544d6 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007109e544d6 mem-ID=0 size=1 element-size=1 type=Data data=58
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7109e544d6 end_addr=0x7109e544d6
[notice]{DataBlock::Setup} allocate memory for value:0x22 size:0x1 Big endian:0x0 to memory:0x7109e544d7 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007109e544d7 mem-ID=0 size=1 element-size=1 type=Data data=22
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7109e544d7 end_addr=0x7109e544d7
[notice]{DataBlock::Setup} allocate memory for value:0x8e size:0x1 Big endian:0x0 to memory:0x7109e544d8 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007109e544d8 mem-ID=0 size=1 element-size=1 type=Data data=8e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7109e544d8 end_addr=0x7109e544d8
[notice]{DataBlock::Setup} allocate memory for value:0xdb size:0x1 Big endian:0x0 to memory:0x7109e544d9 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007109e544d9 mem-ID=0 size=1 element-size=1 type=Data data=db
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7109e544d9 end_addr=0x7109e544d9
[notice]{DataBlock::Setup} allocate memory for value:0xeb size:0x1 Big endian:0x0 to memory:0x7109e544da bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007109e544da mem-ID=0 size=1 element-size=1 type=Data data=eb
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7109e544da end_addr=0x7109e544da
[notice]{DataBlock::Setup} allocate memory for value:0xc6 size:0x1 Big endian:0x0 to memory:0x7109e544db bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007109e544db mem-ID=0 size=1 element-size=1 type=Data data=c6
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7109e544db end_addr=0x7109e544db
[notice]{DataBlock::Setup} allocate memory for value:0x86 size:0x1 Big endian:0x0 to memory:0x7109e544dc bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007109e544dc mem-ID=0 size=1 element-size=1 type=Data data=86
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7109e544dc end_addr=0x7109e544dc
[notice]{DataBlock::Setup} allocate memory for value:0x24 size:0x1 Big endian:0x0 to memory:0x7109e544dd bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007109e544dd mem-ID=0 size=1 element-size=1 type=Data data=24
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7109e544dd end_addr=0x7109e544dd
[notice]{DataBlock::Setup} allocate memory for value:0x1a size:0x1 Big endian:0x0 to memory:0x7109e544de bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007109e544de mem-ID=0 size=1 element-size=1 type=Data data=1a
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7109e544de end_addr=0x7109e544de
[notice]{DataBlock::Setup} allocate memory for value:0x4a size:0x1 Big endian:0x0 to memory:0x7109e544df bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007109e544df mem-ID=0 size=1 element-size=1 type=Data data=4a
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7109e544df end_addr=0x7109e544df
[notice]{DataBlock::Setup} allocate memory for value:0x7b size:0x1 Big endian:0x0 to memory:0x7109e544e0 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007109e544e0 mem-ID=0 size=1 element-size=1 type=Data data=7b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7109e544e0 end_addr=0x7109e544e0
[notice]{DataBlock::Setup} allocate memory for value:0x21 size:0x1 Big endian:0x0 to memory:0x7109e544e1 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007109e544e1 mem-ID=0 size=1 element-size=1 type=Data data=21
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7109e544e1 end_addr=0x7109e544e1
[notice]{DataBlock::Setup} allocate memory for value:0x5a size:0x1 Big endian:0x0 to memory:0x7109e544e2 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007109e544e2 mem-ID=0 size=1 element-size=1 type=Data data=5a
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7109e544e2 end_addr=0x7109e544e2
[notice]{DataBlock::Setup} allocate memory for value:0x33 size:0x1 Big endian:0x0 to memory:0x7109e544e3 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007109e544e3 mem-ID=0 size=1 element-size=1 type=Data data=33
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7109e544e3 end_addr=0x7109e544e3
[notice]{DataBlock::Setup} allocate memory for value:0x58 size:0x1 Big endian:0x0 to memory:0x7109e544e4 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007109e544e4 mem-ID=0 size=1 element-size=1 type=Data data=58
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7109e544e4 end_addr=0x7109e544e4
[notice]{DataBlock::Setup} allocate memory for value:0x4b size:0x1 Big endian:0x0 to memory:0x7109e544e5 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007109e544e5 mem-ID=0 size=1 element-size=1 type=Data data=4b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7109e544e5 end_addr=0x7109e544e5
[notice]{DataBlock::Setup} allocate memory for value:0xd6 size:0x1 Big endian:0x0 to memory:0x7109e544e6 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007109e544e6 mem-ID=0 size=1 element-size=1 type=Data data=d6
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7109e544e6 end_addr=0x7109e544e6
[notice]{DataBlock::Setup} allocate memory for value:0xdf size:0x1 Big endian:0x0 to memory:0x7109e544e7 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007109e544e7 mem-ID=0 size=1 element-size=1 type=Data data=df
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7109e544e7 end_addr=0x7109e544e7
[notice]{DataBlock::Setup} allocate memory for value:0xa2 size:0x1 Big endian:0x0 to memory:0x7109e544e8 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007109e544e8 mem-ID=0 size=1 element-size=1 type=Data data=a2
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7109e544e8 end_addr=0x7109e544e8
[notice]{DataBlock::Setup} allocate memory for value:0xdc size:0x1 Big endian:0x0 to memory:0x7109e544e9 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007109e544e9 mem-ID=0 size=1 element-size=1 type=Data data=dc
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7109e544e9 end_addr=0x7109e544e9
[notice]{DataBlock::Setup} allocate memory for value:0xf9 size:0x1 Big endian:0x0 to memory:0x7109e544ea bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007109e544ea mem-ID=0 size=1 element-size=1 type=Data data=f9
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7109e544ea end_addr=0x7109e544ea
[notice]{DataBlock::Setup} allocate memory for value:0xbe size:0x1 Big endian:0x0 to memory:0x7109e544eb bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007109e544eb mem-ID=0 size=1 element-size=1 type=Data data=be
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7109e544eb end_addr=0x7109e544eb
[notice]{DataBlock::Setup} allocate memory for value:0x1b size:0x1 Big endian:0x0 to memory:0x7109e544ec bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007109e544ec mem-ID=0 size=1 element-size=1 type=Data data=1b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7109e544ec end_addr=0x7109e544ec
[notice]{DataBlock::Setup} allocate memory for value:0xb6 size:0x1 Big endian:0x0 to memory:0x7109e544ed bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007109e544ed mem-ID=0 size=1 element-size=1 type=Data data=b6
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7109e544ed end_addr=0x7109e544ed
[notice]{DataBlock::Setup} allocate memory for value:0x54 size:0x1 Big endian:0x0 to memory:0x7109e544ee bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007109e544ee mem-ID=0 size=1 element-size=1 type=Data data=54
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7109e544ee end_addr=0x7109e544ee
[notice]{DataBlock::Setup} allocate memory for value:0x12 size:0x1 Big endian:0x0 to memory:0x7109e544ef bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007109e544ef mem-ID=0 size=1 element-size=1 type=Data data=12
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7109e544ef end_addr=0x7109e544ef
[notice]{DataBlock::Setup} allocate memory for value:0xca size:0x1 Big endian:0x0 to memory:0x7109e544f0 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007109e544f0 mem-ID=0 size=1 element-size=1 type=Data data=ca
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7109e544f0 end_addr=0x7109e544f0
[notice]{DataBlock::Setup} allocate memory for value:0x5 size:0x1 Big endian:0x0 to memory:0x7109e544f1 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007109e544f1 mem-ID=0 size=1 element-size=1 type=Data data=05
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7109e544f1 end_addr=0x7109e544f1
[notice]{DataBlock::Setup} allocate memory for value:0x43 size:0x1 Big endian:0x0 to memory:0x7109e544f2 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007109e544f2 mem-ID=0 size=1 element-size=1 type=Data data=43
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7109e544f2 end_addr=0x7109e544f2
[notice]{DataBlock::Setup} allocate memory for value:0x8b size:0x1 Big endian:0x0 to memory:0x7109e544f3 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007109e544f3 mem-ID=0 size=1 element-size=1 type=Data data=8b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7109e544f3 end_addr=0x7109e544f3
[notice]{DataBlock::Setup} allocate memory for value:0x92 size:0x1 Big endian:0x0 to memory:0x7109e544f4 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007109e544f4 mem-ID=0 size=1 element-size=1 type=Data data=92
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7109e544f4 end_addr=0x7109e544f4
[notice]{DataBlock::Setup} allocate memory for value:0x9c size:0x1 Big endian:0x0 to memory:0x7109e544f5 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007109e544f5 mem-ID=0 size=1 element-size=1 type=Data data=9c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7109e544f5 end_addr=0x7109e544f5
[notice]{DataBlock::Setup} allocate memory for value:0xc6 size:0x1 Big endian:0x0 to memory:0x7109e544f6 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007109e544f6 mem-ID=0 size=1 element-size=1 type=Data data=c6
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7109e544f6 end_addr=0x7109e544f6
[notice]{DataBlock::Setup} allocate memory for value:0x7b size:0x1 Big endian:0x0 to memory:0x7109e544f7 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007109e544f7 mem-ID=0 size=1 element-size=1 type=Data data=7b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7109e544f7 end_addr=0x7109e544f7
[notice]{DataBlock::Setup} allocate memory for value:0xbc size:0x1 Big endian:0x0 to memory:0x7109e544f8 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007109e544f8 mem-ID=0 size=1 element-size=1 type=Data data=bc
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7109e544f8 end_addr=0x7109e544f8
[notice]{DataBlock::Setup} allocate memory for value:0x7f size:0x1 Big endian:0x0 to memory:0x7109e544f9 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007109e544f9 mem-ID=0 size=1 element-size=1 type=Data data=7f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7109e544f9 end_addr=0x7109e544f9
[notice]{DataBlock::Setup} allocate memory for value:0x7a size:0x1 Big endian:0x0 to memory:0x7109e544fa bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007109e544fa mem-ID=0 size=1 element-size=1 type=Data data=7a
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7109e544fa end_addr=0x7109e544fa
[notice]{DataBlock::Setup} allocate memory for value:0x53 size:0x1 Big endian:0x0 to memory:0x7109e544fb bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007109e544fb mem-ID=0 size=1 element-size=1 type=Data data=53
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7109e544fb end_addr=0x7109e544fb
[notice]{DataBlock::Setup} allocate memory for value:0xa2 size:0x1 Big endian:0x0 to memory:0x7109e544fc bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007109e544fc mem-ID=0 size=1 element-size=1 type=Data data=a2
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7109e544fc end_addr=0x7109e544fc
[notice]{DataBlock::Setup} allocate memory for value:0x13 size:0x1 Big endian:0x0 to memory:0x7109e544fd bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007109e544fd mem-ID=0 size=1 element-size=1 type=Data data=13
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7109e544fd end_addr=0x7109e544fd
[notice]{DataBlock::Setup} allocate memory for value:0x1 size:0x1 Big endian:0x0 to memory:0x7109e544fe bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007109e544fe mem-ID=0 size=1 element-size=1 type=Data data=01
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7109e544fe end_addr=0x7109e544fe
[notice]{DataBlock::Setup} allocate memory for value:0x79 size:0x1 Big endian:0x0 to memory:0x7109e544ff bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007109e544ff mem-ID=0 size=1 element-size=1 type=Data data=79
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7109e544ff end_addr=0x7109e544ff
[notice]{DataBlock::Clear} data units are cleared!
[info]{RegisterReserver::ReserveRegister} Reserving register: v0, access: Write, reserve type: User
[info]{Generator::AddLoadRegisterAmbleRequests} register v0 should be reserved now: 1
[info]{RegisterReserver::ReserveRegister} Reserving register: x20, access: Write, reserve type: User
[info]{Generator::AddLoadRegisterAmbleRequests} register x20 should be reserved now: 1
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x1c42 value 0x1c42
[info] opname=rd
[notice]Committing instruction "LUI x14, 7234" at 0x800113ac=>[0]0x800113ac (0x1c42737) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800113ac mem-ID=0 size=4 element-size=4 type=Instruction data=3727c401
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800113ac end_addr=0x800113af
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x14 value 0x1c42000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800113b0
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x795 value 0x795
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x14, x14, 1941" at 0x800113b0=>[0]0x800113b0 (0x7957071b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800113b0 mem-ID=0 size=4 element-size=4 type=Instruction data=1b075779
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800113b0 end_addr=0x800113b3
[notice]retire dest stage: 18, access: 0x0, size: 1, type: 0
[notice]retire source stage: 18, access: 0xd, size: 1, type: 0
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x14 value 0x1c42795, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800113b4
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xe value 0xe
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x14, x14, 0xe" at 0x800113b4=>[0]0x800113b4 (0xe71713) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800113b4 mem-ID=0 size=4 element-size=4 type=Instruction data=1317e700
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800113b4 end_addr=0x800113b7
[notice]retire source stage: 19, access: 0x8, size: 1, type: 0
[info]current source entropy:5, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x14 value 0x7109e54000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800113b8
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x4c0 value 0x4c0
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x14, x14, 1216" at 0x800113b8=>[0]0x800113b8 (0x4c070713) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800113b8 mem-ID=0 size=4 element-size=4 type=Instruction data=1307074c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800113b8 end_addr=0x800113bb
[info]current source entropy:5, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x14 value 0x7109e544c0, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800113bc
[notice]Generating: VL1RE8.V##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[debug]choice tree name: Data alignment choice name: Aligned set weight: 50
[debug]choice tree name: Data alignment choice name: Unaligned set weight: 14
[info]constraint already forced, ignore reservation check
[info] opname=vd
[info] opname=LoadStore-rs1
[notice]Operand : LoadStore-rs1 mask 0x0 value 0x0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x0=>part 1 PA [0]0x0 size=1, part 2 PA [0]0x0 size=0
[notice]Committing instruction "VL1RE8.V v0, x14" at 0x800113bc=>[0]0x800113bc (0x2870007) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800113bc mem-ID=0 size=4 element-size=4 type=Instruction data=07008702
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800113bc end_addr=0x800113bf
[info]current source entropy:5, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800113c0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v0_0 value 0xb238fe1abc149ab8, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v0_1 value 0xa84ec0de083a0e0e, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v0_2 value 0x22582766e4b99d25, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v0_3 value 0x4a1a2486c6ebdb8e, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v0_4 value 0xdfd64b58335a217b, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v0_5 value 0x1254b61bbef9dca2, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v0_6 value 0x7bc69c928b4305ca, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v0_7 value 0x790113a2537a7fbc, mask 0xffffffffffffffff
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x64c4 value 0x64c4
[info] opname=rd
[notice]Committing instruction "LUI x20, 25796" at 0x800113c0=>[0]0x800113c0 (0x64c4a37) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800113c0 mem-ID=0 size=4 element-size=4 type=Instruction data=374a4c06
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800113c0 end_addr=0x800113c3
[info]current dest entropy:1, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x20 value 0x64c4000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800113c4
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x479 value 0x479
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x20, x20, 1145" at 0x800113c4=>[0]0x800113c4 (0x479a0a1b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800113c4 mem-ID=0 size=4 element-size=4 type=Instruction data=1b0a9a47
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800113c4 end_addr=0x800113c7
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x20 value 0x64c4479, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800113c8
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x20, x20, 0xc" at 0x800113c8=>[0]0x800113c8 (0xca1a13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800113c8 mem-ID=0 size=4 element-size=4 type=Instruction data=131aca00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800113c8 end_addr=0x800113cb
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x20 value 0x64c4479000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800113cc
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x15c value 0x15c
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x20, x20, 348" at 0x800113cc=>[0]0x800113cc (0x15ca0a13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800113cc mem-ID=0 size=4 element-size=4 type=Instruction data=130aca15
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800113cc end_addr=0x800113cf
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x20 value 0x64c447915c, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800113d0
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : CommitInstruction
[info]{GenInstructionAgent::HandleNotification} new register initialization: v3
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x64c4479214=>part 1 PA [0]0x64c4479214 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x64c4479214=>part 1 PA [0]0x64c4479214 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x64c4479214=>part 1 PA [0]0x64c4479214 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x64c4479214=>part 1 PA [0]0x64c4479214 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000064c4479214 mem-ID=0 size=2 element-size=2 type=Data data=3342
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x64c4479214 end_addr=0x64c4479215
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x64c44791f6=>part 1 PA [0]0x64c44791f6 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x64c44791f6=>part 1 PA [0]0x64c44791f6 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x64c44791f6=>part 1 PA [0]0x64c44791f6 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x64c44791f6=>part 1 PA [0]0x64c44791f6 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000064c44791f6 mem-ID=0 size=2 element-size=2 type=Data data=f2cd
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x64c44791f6 end_addr=0x64c44791f7
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x64c4479170=>part 1 PA [0]0x64c4479170 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x64c4479170=>part 1 PA [0]0x64c4479170 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x64c4479170=>part 1 PA [0]0x64c4479170 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x64c4479170=>part 1 PA [0]0x64c4479170 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000064c4479170 mem-ID=0 size=2 element-size=2 type=Data data=51a0
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x64c4479170 end_addr=0x64c4479171
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x64c4479218=>part 1 PA [0]0x64c4479218 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x64c4479218=>part 1 PA [0]0x64c4479218 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x64c4479218=>part 1 PA [0]0x64c4479218 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x64c4479218=>part 1 PA [0]0x64c4479218 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000064c4479218 mem-ID=0 size=2 element-size=2 type=Data data=69a7
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x64c4479218 end_addr=0x64c4479219
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x64c4479176=>part 1 PA [0]0x64c4479176 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x64c4479176=>part 1 PA [0]0x64c4479176 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x64c4479176=>part 1 PA [0]0x64c4479176 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x64c4479176=>part 1 PA [0]0x64c4479176 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000064c4479176 mem-ID=0 size=2 element-size=2 type=Data data=ed6c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x64c4479176 end_addr=0x64c4479177
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x64c447925a=>part 1 PA [0]0x64c447925a size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x64c447925a=>part 1 PA [0]0x64c447925a size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x64c447925a=>part 1 PA [0]0x64c447925a size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x64c447925a=>part 1 PA [0]0x64c447925a size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000064c447925a mem-ID=0 size=2 element-size=2 type=Data data=8d79
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x64c447925a end_addr=0x64c447925b
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x64c4479194=>part 1 PA [0]0x64c4479194 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x64c4479194=>part 1 PA [0]0x64c4479194 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x64c4479194=>part 1 PA [0]0x64c4479194 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x64c4479194=>part 1 PA [0]0x64c4479194 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000064c4479194 mem-ID=0 size=2 element-size=2 type=Data data=07c2
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x64c4479194 end_addr=0x64c4479195
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x64c447920e=>part 1 PA [0]0x64c447920e size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x64c447920e=>part 1 PA [0]0x64c447920e size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x64c447920e=>part 1 PA [0]0x64c447920e size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x64c447920e=>part 1 PA [0]0x64c447920e size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000064c447920e mem-ID=0 size=2 element-size=2 type=Data data=f07a
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x64c447920e end_addr=0x64c447920f
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x64c447916a=>part 1 PA [0]0x64c447916a size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x64c447916a=>part 1 PA [0]0x64c447916a size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x64c447916a=>part 1 PA [0]0x64c447916a size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x64c447916a=>part 1 PA [0]0x64c447916a size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000064c447916a mem-ID=0 size=2 element-size=2 type=Data data=16bd
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x64c447916a end_addr=0x64c447916b
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x64c447916a=>part 1 PA [0]0x64c447916a size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x64c4479196=>part 1 PA [0]0x64c4479196 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x64c4479196=>part 1 PA [0]0x64c4479196 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x64c4479196=>part 1 PA [0]0x64c4479196 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x64c4479196=>part 1 PA [0]0x64c4479196 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000064c4479196 mem-ID=0 size=2 element-size=2 type=Data data=caf8
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x64c4479196 end_addr=0x64c4479197
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x64c4479164=>part 1 PA [0]0x64c4479164 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x64c4479164=>part 1 PA [0]0x64c4479164 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x64c4479164=>part 1 PA [0]0x64c4479164 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x64c4479164=>part 1 PA [0]0x64c4479164 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000064c4479164 mem-ID=0 size=2 element-size=2 type=Data data=abc3
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x64c4479164 end_addr=0x64c4479165
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x64c447923a=>part 1 PA [0]0x64c447923a size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x64c447923a=>part 1 PA [0]0x64c447923a size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x64c447923a=>part 1 PA [0]0x64c447923a size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x64c447923a=>part 1 PA [0]0x64c447923a size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000064c447923a mem-ID=0 size=2 element-size=2 type=Data data=543b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x64c447923a end_addr=0x64c447923b
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x64c447921c=>part 1 PA [0]0x64c447921c size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x64c447921c=>part 1 PA [0]0x64c447921c size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x64c447921c=>part 1 PA [0]0x64c447921c size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x64c447921c=>part 1 PA [0]0x64c447921c size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000064c447921c mem-ID=0 size=2 element-size=2 type=Data data=9dc9
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x64c447921c end_addr=0x64c447921d
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x64c44791aa=>part 1 PA [0]0x64c44791aa size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x64c44791aa=>part 1 PA [0]0x64c44791aa size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x64c44791aa=>part 1 PA [0]0x64c44791aa size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x64c44791aa=>part 1 PA [0]0x64c44791aa size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000064c44791aa mem-ID=0 size=2 element-size=2 type=Data data=80c9
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x64c44791aa end_addr=0x64c44791ab
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x64c4479204=>part 1 PA [0]0x64c4479204 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x64c4479204=>part 1 PA [0]0x64c4479204 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x64c4479204=>part 1 PA [0]0x64c4479204 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x64c4479204=>part 1 PA [0]0x64c4479204 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000064c4479204 mem-ID=0 size=2 element-size=2 type=Data data=3ab1
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x64c4479204 end_addr=0x64c4479205
[notice]Committing instruction "VSUXEI8.V v3, x20, v0, Vector result" at 0x800113d0=>[0]0x800113d0 (0x40a01a7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800113d0 mem-ID=0 size=4 element-size=4 type=Instruction data=a7010a04
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800113d0 end_addr=0x800113d3
[info]current source entropy:6, resource type: 0
[info]{ GenInstructionAgent::SendInitsToISS} writing register v3_0 initial value 0x82397a1491ca2928
[SimApiHANDCAR::WriteRegister] v3_0 0x82397a1491ca2928/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v3_1 initial value 0xb6dcaae9d31d378b
[SimApiHANDCAR::WriteRegister] v3_1 0xb6dcaae9d31d378b/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v3_2 initial value 0xf7dffa2f1759f259
[SimApiHANDCAR::WriteRegister] v3_2 0xf7dffa2f1759f259/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v3_3 initial value 0x6e5cc5f8c9bff995
[SimApiHANDCAR::WriteRegister] v3_3 0x6e5cc5f8c9bff995/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v3_4 initial value 0xef564ec7833116
[SimApiHANDCAR::WriteRegister] v3_4 0xef564ec7833116/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v3_5 initial value 0x86f3173b76e8d0aa
[SimApiHANDCAR::WriteRegister] v3_5 0x86f3173b76e8d0aa/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v3_6 initial value 0xaa78788cbb9f4604
[SimApiHANDCAR::WriteRegister] v3_6 0xaa78788cbb9f4604/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v3_7 initial value 0x6d6490d3169caa5e
[SimApiHANDCAR::WriteRegister] v3_7 0x6d6490d3169caa5e/0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800113d4
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x64c4479218
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x64c4479176
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x64c447925a
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x64c447920e
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x64c447916a
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x64c4479164
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x64c447923a
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x64c4479204
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : RegisterReservation
[info]{RegisterReserver::UnreserveRegister} Unreserve register: v0, access: Write, reserve type: User
[info]{GenSequenceAgent::RegisterReservation} register reservation do? 0 reg v0 attrs Write is reserved? 0
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : RegisterReservation
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x20, access: Write, reserve type: User
[info]{GenSequenceAgent::RegisterReservation} register reservation do? 0 reg x20 attrs Write is reserved? 0
[notice]GenQueryAgent::HandleQuery : InstructionRecord
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 2
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]Generating: VSOXEI8.V##RISCV
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[debug]choice tree name: Data alignment choice name: Aligned set weight: 50
[debug]choice tree name: Data alignment choice name: Unaligned set weight: 14
[info] opname=vs3
[info]Operand vs3 No Dependency constraint
[info] opname=vm
[info] opname=LoadStore-rs1-vs2
[info]{AddressSolver::SolveWithModes} choice: VectorIndexedMode: IndexSolutionChoices size 0x14
[info]{AddressSolver::SolveWithModes} choice: VectorIndexedMode: IndexSolutionChoices size 0x14
[info]{AddressSolver::SolveWithModes} choice: VectorIndexedMode: IndexSolutionChoices size 0x14
[info]{AddressSolver::SolveWithModes} choice: VectorIndexedMode: IndexSolutionChoices size 0x14
[info]{AddressSolver::SolveWithModes} choice: VectorIndexedMode: IndexSolutionChoices size 0x14
[info]{AddressSolver::SolveWithModes} choice: VectorIndexedMode: IndexSolutionChoices size 0x14
[info]{AddressSolver::SolveWithModes} choice: VectorIndexedMode: IndexSolutionChoices size 0x14
[info]{AddressSolver::SolveWithModes} choice: VectorIndexedMode: IndexSolutionChoices size 0x14
[info]{AddressSolver::SolveWithModes} choice: VectorIndexedMode: IndexSolutionChoices size 0x14
[info]{AddressSolver::SolveWithModes} choice: VectorIndexedMode: IndexSolutionChoices size 0x14
[info]{AddressSolver::SolveWithModes} choice: VectorIndexedMode: IndexSolutionChoices size 0x14
[info]{AddressSolver::SolveWithModes} choice: VectorIndexedMode: IndexSolutionChoices size 0x14
[info]{AddressSolver::SolveWithModes} choice: VectorIndexedMode: IndexSolutionChoices size 0x14
[info]{AddressSolver::SolveWithModes} choice: VectorIndexedMode: IndexSolutionChoices size 0x14
[info]{AddressSolver::SolveWithModes} choice: VectorIndexedMode: IndexSolutionChoices size 0x14
[info]{AddressSolver::SolveWithModes} choice: VectorIndexedMode: IndexSolutionChoices size 0x14
[info]{ResourceDependence::GetInterDependenceConstraint} GPR, OnSource entropy stable? 0
[notice]{LoadStoreOperand::GenerateNoPreamble} instruction: VSOXEI8.V##RISCV addressing-mode: VectorIndexedMode target address: 0x443a4dfe41
[info]{AddressingOperand::Generate} generated without preamble
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x443a4dfe41=>part 1 PA [0]0x443a4dfe41 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x443a4dfe41=>part 1 PA [0]0x443a4dfe41 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x443a4dfe41=>part 1 PA [0]0x443a4dfe41 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x443a4dfe41=>part 1 PA [0]0x443a4dfe41 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000443a4dfe41 mem-ID=0 size=2 element-size=2 type=Data data=3e04
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x443a4dfe41 end_addr=0x443a4dfe42
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x443a4dfea6=>part 1 PA [0]0x443a4dfea6 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x443a4dfea6=>part 1 PA [0]0x443a4dfea6 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x443a4dfea6=>part 1 PA [0]0x443a4dfea6 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x443a4dfea6=>part 1 PA [0]0x443a4dfea6 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000443a4dfea6 mem-ID=0 size=2 element-size=2 type=Data data=390e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x443a4dfea6 end_addr=0x443a4dfea7
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x443a4dfe8b=>part 1 PA [0]0x443a4dfe8b size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x443a4dfe8b=>part 1 PA [0]0x443a4dfe8b size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x443a4dfe8b=>part 1 PA [0]0x443a4dfe8b size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x443a4dfe8b=>part 1 PA [0]0x443a4dfe8b size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000443a4dfe8b mem-ID=0 size=2 element-size=2 type=Data data=f866
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x443a4dfe8b end_addr=0x443a4dfe8c
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x443a4dfee6=>part 1 PA [0]0x443a4dfee6 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x443a4dfee6=>part 1 PA [0]0x443a4dfee6 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x443a4dfee6=>part 1 PA [0]0x443a4dfee6 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x443a4dfee6=>part 1 PA [0]0x443a4dfee6 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000443a4dfee6 mem-ID=0 size=2 element-size=2 type=Data data=2640
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x443a4dfee6 end_addr=0x443a4dfee7
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x443a4dfedf=>part 1 PA [0]0x443a4dfedf size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x443a4dfedf=>part 1 PA [0]0x443a4dfedf size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x443a4dfedf=>part 1 PA [0]0x443a4dfedf size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x443a4dfedf=>part 1 PA [0]0x443a4dfedf size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000443a4dfedf mem-ID=0 size=2 element-size=2 type=Data data=5f03
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x443a4dfedf end_addr=0x443a4dfee0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x443a4dfea7=>part 1 PA [0]0x443a4dfea7 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x443a4dfea7=>part 1 PA [0]0x443a4dfea7 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x443a4dfea7=>part 1 PA [0]0x443a4dfea7 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x443a4dfea7=>part 1 PA [0]0x443a4dfea7 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000443a4dfea7 mem-ID=0 size=2 element-size=2 type=Data data=0eb7
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x443a4dfea7 end_addr=0x443a4dfea8
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x443a4dfed9=>part 1 PA [0]0x443a4dfed9 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x443a4dfed9=>part 1 PA [0]0x443a4dfed9 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x443a4dfed9=>part 1 PA [0]0x443a4dfed9 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x443a4dfed9=>part 1 PA [0]0x443a4dfed9 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000443a4dfed9 mem-ID=0 size=2 element-size=2 type=Data data=63a5
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x443a4dfed9 end_addr=0x443a4dfeda
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x443a4dff09=>part 1 PA [0]0x443a4dff09 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x443a4dff09=>part 1 PA [0]0x443a4dff09 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x443a4dff09=>part 1 PA [0]0x443a4dff09 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x443a4dff09=>part 1 PA [0]0x443a4dff09 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000443a4dff09 mem-ID=0 size=2 element-size=2 type=Data data=7660
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x443a4dff09 end_addr=0x443a4dff0a
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x443a4dff1b=>part 1 PA [0]0x443a4dff1b size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x443a4dff1b=>part 1 PA [0]0x443a4dff1b size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x443a4dff1b=>part 1 PA [0]0x443a4dff1b size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x443a4dff1b=>part 1 PA [0]0x443a4dff1b size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000443a4dff1b mem-ID=0 size=2 element-size=2 type=Data data=da3b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x443a4dff1b end_addr=0x443a4dff1c
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x443a4dfee6=>part 1 PA [0]0x443a4dfee6 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x443a4dfeca=>part 1 PA [0]0x443a4dfeca size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x443a4dfeca=>part 1 PA [0]0x443a4dfeca size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x443a4dfeca=>part 1 PA [0]0x443a4dfeca size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x443a4dfeca=>part 1 PA [0]0x443a4dfeca size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000443a4dfeca mem-ID=0 size=2 element-size=2 type=Data data=236d
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x443a4dfeca end_addr=0x443a4dfecb
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x443a4dfe69=>part 1 PA [0]0x443a4dfe69 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x443a4dfe69=>part 1 PA [0]0x443a4dfe69 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x443a4dfe69=>part 1 PA [0]0x443a4dfe69 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x443a4dfe69=>part 1 PA [0]0x443a4dfe69 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000443a4dfe69 mem-ID=0 size=2 element-size=2 type=Data data=e6bf
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x443a4dfe69 end_addr=0x443a4dfe6a
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x443a4dfe47=>part 1 PA [0]0x443a4dfe47 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x443a4dfe47=>part 1 PA [0]0x443a4dfe47 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x443a4dfe47=>part 1 PA [0]0x443a4dfe47 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x443a4dfe47=>part 1 PA [0]0x443a4dfe47 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000443a4dfe47 mem-ID=0 size=2 element-size=2 type=Data data=98b8
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x443a4dfe47 end_addr=0x443a4dfe48
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x443a4dfef1=>part 1 PA [0]0x443a4dfef1 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x443a4dfef1=>part 1 PA [0]0x443a4dfef1 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x443a4dfef1=>part 1 PA [0]0x443a4dfef1 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x443a4dfef1=>part 1 PA [0]0x443a4dfef1 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000443a4dfef1 mem-ID=0 size=2 element-size=2 type=Data data=777b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x443a4dfef1 end_addr=0x443a4dfef2
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x443a4dfea5=>part 1 PA [0]0x443a4dfea5 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x443a4dfea5=>part 1 PA [0]0x443a4dfea5 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x443a4dfea5=>part 1 PA [0]0x443a4dfea5 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x443a4dfea5=>part 1 PA [0]0x443a4dfea5 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000443a4dfea5 mem-ID=0 size=2 element-size=2 type=Data data=0c39
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x443a4dfea5 end_addr=0x443a4dfea6
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x443a4dfea4=>part 1 PA [0]0x443a4dfea4 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x443a4dfea4=>part 1 PA [0]0x443a4dfea4 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x443a4dfea4=>part 1 PA [0]0x443a4dfea4 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x443a4dfea4=>part 1 PA [0]0x443a4dfea4 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000443a4dfea4 mem-ID=0 size=2 element-size=2 type=Data data=fc0c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x443a4dfea4 end_addr=0x443a4dfea5
[notice]Committing instruction "VSOXEI8.V v25, x3, v15, Vector result" at 0x800113d4=>[0]0x800113d4 (0xcf18ca7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800113d4 mem-ID=0 size=4 element-size=4 type=Instruction data=a78cf10c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800113d4 end_addr=0x800113d7
[info]current source entropy:7, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x3a7bf00000
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mcause value 0x6, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mepc value 0x800113d4, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mtval value 0x443a4dfedf, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register vstart value 0x4, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register privilege value 0x3, mask 0x3
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x3a7bf00000
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x443a4dfee6
[notice]{GenInstructionAgent::UpdateExceptionEvent} exception ID: 0x6 attributes: 978190047 description: enter_m
[notice]{GenExceptionAgent::HandleException} exception ID 0x6, enter_m
[notice]VM states: PrivilegeLevel=M MODE=1 MPRV=0 TVM=0 Current Regime: VmPagingRegime Regime Type:M
[notice]{GenExceptionAgentRISCV::NeedRecoveryAddress} found ec value for mcause: 6
[notice]{GenExceptionAgentRISCV::NeedRecoveryAddress} recovery_exception set to: 0
[notice]New Exception Recorded: StoreAmoAddrMisaligned. Exception taken to level 3.
[info]{GenInstructionAgent::ExecuteHandler} starting PC=0x3a7bf00000=>[Default]0x3a7bf00000 memory attributes: 0x3
[notice]Generator mode changed to: ReExe,Exception,NoEscape from: IssSim
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x0 value 0x3a7bf00004, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x3a7bf00080
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x12 value 0x6, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x3a7bf00084
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x12 value 0xc, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x3a7bf00088
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x12 value 0x6, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x3a7bf0008c
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x27 value 0x3a7bf0008c, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x3a7bf00090
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x27 value 0x3a7bf000a0, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x3a7bf00094
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x12 value 0x18, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x3a7bf00098
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x27 value 0x3a7bf000b8, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x3a7bf0009c
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x0 value 0x3a7bf000a0, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x3a7bf000b8
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x0 value 0x3a7bf000bc, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x3a7bf00104
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x27 value 0x800113d4, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x3a7bf00108
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x27 value 0x800113d8, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x3a7bf0010c
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mepc value 0x800113d8, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x0 value 0x800113d4, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x3a7bf00110
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register privilege value 0x3, mask 0x3
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800113d8
[notice]{GenInstructionAgent::UpdateExceptionEvent} exception ID: 0x4e attributes: 0 description: exit_mret
[notice]{GenExceptionAgent::HandleException} exception ID 0x4e, exit_mret
[notice]VM states: PrivilegeLevel=M MODE=1 MPRV=0 TVM=0 Current Regime: VmPagingRegime Regime Type:M
[notice]Generator mode changed to: IssSim from: ReExe,Exception,NoEscape
[notice]{GenInstructionAgent::ExceptionReturn} returned from exception to PC 0x800113d8 re-execution? 0
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x0 value 0x0
[info] opname=rd
[notice]Committing instruction "LUI x31, 0" at 0x800113d8=>[0]0x800113d8 (0xfb7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800113d8 mem-ID=0 size=4 element-size=4 type=Instruction data=b70f0000
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800113d8 end_addr=0x800113db
[info]current dest entropy:1, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x31 value 0x0, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800113dc
[notice]Generating: CSRRW#register#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=csr
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "CSRRW vstart, x31, x0" at 0x800113dc=>[0]0x800113dc (0x8f9073) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800113dc mem-ID=0 size=4 element-size=4 type=Instruction data=73908f00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800113dc end_addr=0x800113df
[notice]retire source stage: 3, access: 0x10, size: 1, type: 0
[info]current source entropy:7, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register vstart value 0x0, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x0 value 0x4, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800113e0
[notice]GenQueryAgent::HandleQuery : InstructionRecord
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 3
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[info]{GenVirtualMemoryRequest::AddDetail} Size : 0x200 : GenVaRequest
[info]{GenVirtualMemoryRequest::AddDetail} Align : 0x8 : GenVaRequest
[info]{GenVirtualMemoryRequest::AddDetail} Type : D : GenVaRequest
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[notice]Generating: VSUXEI8.V##RISCV
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[debug]choice tree name: Data alignment choice name: Aligned set weight: 50
[debug]choice tree name: Data alignment choice name: Unaligned set weight: 14
[info] opname=vs3
[info]Operand vs3 No Dependency constraint
[info] opname=vm
[info] opname=LoadStore-rs1-vs2
[notice]Operand : LoadStore-rs1-vs2 mask 0x0 value 0x0
[info]Operand rs1 No Dependency constraint
[info]Operand vs2 No Dependency constraint
[notice]{VectorIndexedLoadStoreOperand::GenerateWithPreamble} generated target address 0x1636e39c0 alignment 2 data size 2 base value 0x1636e38e4
[info]{AddressingOperand::Generate} generated with preamble
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} preventing all data page faults.
[notice]{DataBlock::Setup} generate data block start address...0x73ee812d80 with size:64 and align:64
[notice]{DataBlock::Setup} allocate memory for value:0xdc size:0x1 Big endian:0x0 to memory:0x73ee812d80 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000073ee812d80 mem-ID=0 size=1 element-size=1 type=Data data=dc
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x73ee812d80 end_addr=0x73ee812d80
[notice]{DataBlock::Setup} allocate memory for value:0xfe size:0x1 Big endian:0x0 to memory:0x73ee812d81 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000073ee812d81 mem-ID=0 size=1 element-size=1 type=Data data=fe
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x73ee812d81 end_addr=0x73ee812d81
[notice]{DataBlock::Setup} allocate memory for value:0x78 size:0x1 Big endian:0x0 to memory:0x73ee812d82 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000073ee812d82 mem-ID=0 size=1 element-size=1 type=Data data=78
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x73ee812d82 end_addr=0x73ee812d82
[notice]{DataBlock::Setup} allocate memory for value:0x56 size:0x1 Big endian:0x0 to memory:0x73ee812d83 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000073ee812d83 mem-ID=0 size=1 element-size=1 type=Data data=56
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x73ee812d83 end_addr=0x73ee812d83
[notice]{DataBlock::Setup} allocate memory for value:0xfe size:0x1 Big endian:0x0 to memory:0x73ee812d84 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000073ee812d84 mem-ID=0 size=1 element-size=1 type=Data data=fe
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x73ee812d84 end_addr=0x73ee812d84
[notice]{DataBlock::Setup} allocate memory for value:0x4a size:0x1 Big endian:0x0 to memory:0x73ee812d85 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000073ee812d85 mem-ID=0 size=1 element-size=1 type=Data data=4a
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x73ee812d85 end_addr=0x73ee812d85
[notice]{DataBlock::Setup} allocate memory for value:0xc0 size:0x1 Big endian:0x0 to memory:0x73ee812d86 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000073ee812d86 mem-ID=0 size=1 element-size=1 type=Data data=c0
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x73ee812d86 end_addr=0x73ee812d86
[notice]{DataBlock::Setup} allocate memory for value:0x66 size:0x1 Big endian:0x0 to memory:0x73ee812d87 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000073ee812d87 mem-ID=0 size=1 element-size=1 type=Data data=66
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x73ee812d87 end_addr=0x73ee812d87
[notice]{DataBlock::Setup} allocate memory for value:0x9a size:0x1 Big endian:0x0 to memory:0x73ee812d88 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000073ee812d88 mem-ID=0 size=1 element-size=1 type=Data data=9a
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x73ee812d88 end_addr=0x73ee812d88
[notice]{DataBlock::Setup} allocate memory for value:0x6c size:0x1 Big endian:0x0 to memory:0x73ee812d89 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000073ee812d89 mem-ID=0 size=1 element-size=1 type=Data data=6c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x73ee812d89 end_addr=0x73ee812d89
[notice]{DataBlock::Setup} allocate memory for value:0xe size:0x1 Big endian:0x0 to memory:0x73ee812d8a bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000073ee812d8a mem-ID=0 size=1 element-size=1 type=Data data=0e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x73ee812d8a end_addr=0x73ee812d8a
[notice]{DataBlock::Setup} allocate memory for value:0xba size:0x1 Big endian:0x0 to memory:0x73ee812d8b bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000073ee812d8b mem-ID=0 size=1 element-size=1 type=Data data=ba
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x73ee812d8b end_addr=0x73ee812d8b
[notice]{DataBlock::Setup} allocate memory for value:0xde size:0x1 Big endian:0x0 to memory:0x73ee812d8c bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000073ee812d8c mem-ID=0 size=1 element-size=1 type=Data data=de
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x73ee812d8c end_addr=0x73ee812d8c
[notice]{DataBlock::Setup} allocate memory for value:0x20 size:0x1 Big endian:0x0 to memory:0x73ee812d8d bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000073ee812d8d mem-ID=0 size=1 element-size=1 type=Data data=20
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x73ee812d8d end_addr=0x73ee812d8d
[notice]{DataBlock::Setup} allocate memory for value:0x24 size:0x1 Big endian:0x0 to memory:0x73ee812d8e bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000073ee812d8e mem-ID=0 size=1 element-size=1 type=Data data=24
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x73ee812d8e end_addr=0x73ee812d8e
[notice]{DataBlock::Setup} allocate memory for value:0x0 size:0x1 Big endian:0x0 to memory:0x73ee812d8f bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000073ee812d8f mem-ID=0 size=1 element-size=1 type=Data data=00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x73ee812d8f end_addr=0x73ee812d8f
[notice]{DataBlock::Setup} allocate memory for value:0x13 size:0x1 Big endian:0x0 to memory:0x73ee812d90 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000073ee812d90 mem-ID=0 size=1 element-size=1 type=Data data=13
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x73ee812d90 end_addr=0x73ee812d90
[notice]{DataBlock::Setup} allocate memory for value:0x91 size:0x1 Big endian:0x0 to memory:0x73ee812d91 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000073ee812d91 mem-ID=0 size=1 element-size=1 type=Data data=91
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x73ee812d91 end_addr=0x73ee812d91
[notice]{DataBlock::Setup} allocate memory for value:0x91 size:0x1 Big endian:0x0 to memory:0x73ee812d92 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000073ee812d92 mem-ID=0 size=1 element-size=1 type=Data data=91
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x73ee812d92 end_addr=0x73ee812d92
[notice]{DataBlock::Setup} allocate memory for value:0xd9 size:0x1 Big endian:0x0 to memory:0x73ee812d93 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000073ee812d93 mem-ID=0 size=1 element-size=1 type=Data data=d9
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x73ee812d93 end_addr=0x73ee812d93
[notice]{DataBlock::Setup} allocate memory for value:0xf4 size:0x1 Big endian:0x0 to memory:0x73ee812d94 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000073ee812d94 mem-ID=0 size=1 element-size=1 type=Data data=f4
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x73ee812d94 end_addr=0x73ee812d94
[notice]{DataBlock::Setup} allocate memory for value:0xce size:0x1 Big endian:0x0 to memory:0x73ee812d95 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000073ee812d95 mem-ID=0 size=1 element-size=1 type=Data data=ce
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x73ee812d95 end_addr=0x73ee812d95
[notice]{DataBlock::Setup} allocate memory for value:0x68 size:0x1 Big endian:0x0 to memory:0x73ee812d96 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000073ee812d96 mem-ID=0 size=1 element-size=1 type=Data data=68
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x73ee812d96 end_addr=0x73ee812d96
[notice]{DataBlock::Setup} allocate memory for value:0xe7 size:0x1 Big endian:0x0 to memory:0x73ee812d97 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000073ee812d97 mem-ID=0 size=1 element-size=1 type=Data data=e7
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x73ee812d97 end_addr=0x73ee812d97
[notice]{DataBlock::Setup} allocate memory for value:0x50 size:0x1 Big endian:0x0 to memory:0x73ee812d98 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000073ee812d98 mem-ID=0 size=1 element-size=1 type=Data data=50
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x73ee812d98 end_addr=0x73ee812d98
[notice]{DataBlock::Setup} allocate memory for value:0x9d size:0x1 Big endian:0x0 to memory:0x73ee812d99 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000073ee812d99 mem-ID=0 size=1 element-size=1 type=Data data=9d
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x73ee812d99 end_addr=0x73ee812d99
[notice]{DataBlock::Setup} allocate memory for value:0x97 size:0x1 Big endian:0x0 to memory:0x73ee812d9a bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000073ee812d9a mem-ID=0 size=1 element-size=1 type=Data data=97
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x73ee812d9a end_addr=0x73ee812d9a
[notice]{DataBlock::Setup} allocate memory for value:0xf1 size:0x1 Big endian:0x0 to memory:0x73ee812d9b bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000073ee812d9b mem-ID=0 size=1 element-size=1 type=Data data=f1
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x73ee812d9b end_addr=0x73ee812d9b
[notice]{DataBlock::Setup} allocate memory for value:0xaf size:0x1 Big endian:0x0 to memory:0x73ee812d9c bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000073ee812d9c mem-ID=0 size=1 element-size=1 type=Data data=af
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x73ee812d9c end_addr=0x73ee812d9c
[notice]{DataBlock::Setup} allocate memory for value:0xdb size:0x1 Big endian:0x0 to memory:0x73ee812d9d bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000073ee812d9d mem-ID=0 size=1 element-size=1 type=Data data=db
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x73ee812d9d end_addr=0x73ee812d9d
[notice]{DataBlock::Setup} allocate memory for value:0x88 size:0x1 Big endian:0x0 to memory:0x73ee812d9e bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000073ee812d9e mem-ID=0 size=1 element-size=1 type=Data data=88
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x73ee812d9e end_addr=0x73ee812d9e
[notice]{DataBlock::Setup} allocate memory for value:0x26 size:0x1 Big endian:0x0 to memory:0x73ee812d9f bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000073ee812d9f mem-ID=0 size=1 element-size=1 type=Data data=26
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x73ee812d9f end_addr=0x73ee812d9f
[notice]{DataBlock::Setup} allocate memory for value:0x89 size:0x1 Big endian:0x0 to memory:0x73ee812da0 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000073ee812da0 mem-ID=0 size=1 element-size=1 type=Data data=89
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x73ee812da0 end_addr=0x73ee812da0
[notice]{DataBlock::Setup} allocate memory for value:0x76 size:0x1 Big endian:0x0 to memory:0x73ee812da1 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000073ee812da1 mem-ID=0 size=1 element-size=1 type=Data data=76
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x73ee812da1 end_addr=0x73ee812da1
[notice]{DataBlock::Setup} allocate memory for value:0xf9 size:0x1 Big endian:0x0 to memory:0x73ee812da2 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000073ee812da2 mem-ID=0 size=1 element-size=1 type=Data data=f9
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x73ee812da2 end_addr=0x73ee812da2
[notice]{DataBlock::Setup} allocate memory for value:0x5f size:0x1 Big endian:0x0 to memory:0x73ee812da3 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000073ee812da3 mem-ID=0 size=1 element-size=1 type=Data data=5f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x73ee812da3 end_addr=0x73ee812da3
[notice]{DataBlock::Setup} allocate memory for value:0xe5 size:0x1 Big endian:0x0 to memory:0x73ee812da4 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000073ee812da4 mem-ID=0 size=1 element-size=1 type=Data data=e5
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x73ee812da4 end_addr=0x73ee812da4
[notice]{DataBlock::Setup} allocate memory for value:0xe0 size:0x1 Big endian:0x0 to memory:0x73ee812da5 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000073ee812da5 mem-ID=0 size=1 element-size=1 type=Data data=e0
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x73ee812da5 end_addr=0x73ee812da5
[notice]{DataBlock::Setup} allocate memory for value:0xb9 size:0x1 Big endian:0x0 to memory:0x73ee812da6 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000073ee812da6 mem-ID=0 size=1 element-size=1 type=Data data=b9
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x73ee812da6 end_addr=0x73ee812da6
[notice]{DataBlock::Setup} allocate memory for value:0x8a size:0x1 Big endian:0x0 to memory:0x73ee812da7 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000073ee812da7 mem-ID=0 size=1 element-size=1 type=Data data=8a
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x73ee812da7 end_addr=0x73ee812da7
[notice]{DataBlock::Setup} allocate memory for value:0xfd size:0x1 Big endian:0x0 to memory:0x73ee812da8 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000073ee812da8 mem-ID=0 size=1 element-size=1 type=Data data=fd
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x73ee812da8 end_addr=0x73ee812da8
[notice]{DataBlock::Setup} allocate memory for value:0xc size:0x1 Big endian:0x0 to memory:0x73ee812da9 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000073ee812da9 mem-ID=0 size=1 element-size=1 type=Data data=0c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x73ee812da9 end_addr=0x73ee812da9
[notice]{DataBlock::Setup} allocate memory for value:0x79 size:0x1 Big endian:0x0 to memory:0x73ee812daa bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000073ee812daa mem-ID=0 size=1 element-size=1 type=Data data=79
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x73ee812daa end_addr=0x73ee812daa
[notice]{DataBlock::Setup} allocate memory for value:0xe4 size:0x1 Big endian:0x0 to memory:0x73ee812dab bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000073ee812dab mem-ID=0 size=1 element-size=1 type=Data data=e4
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x73ee812dab end_addr=0x73ee812dab
[notice]{DataBlock::Setup} allocate memory for value:0x50 size:0x1 Big endian:0x0 to memory:0x73ee812dac bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000073ee812dac mem-ID=0 size=1 element-size=1 type=Data data=50
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x73ee812dac end_addr=0x73ee812dac
[notice]{DataBlock::Setup} allocate memory for value:0x3c size:0x1 Big endian:0x0 to memory:0x73ee812dad bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000073ee812dad mem-ID=0 size=1 element-size=1 type=Data data=3c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x73ee812dad end_addr=0x73ee812dad
[notice]{DataBlock::Setup} allocate memory for value:0xf4 size:0x1 Big endian:0x0 to memory:0x73ee812dae bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000073ee812dae mem-ID=0 size=1 element-size=1 type=Data data=f4
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x73ee812dae end_addr=0x73ee812dae
[notice]{DataBlock::Setup} allocate memory for value:0x55 size:0x1 Big endian:0x0 to memory:0x73ee812daf bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000073ee812daf mem-ID=0 size=1 element-size=1 type=Data data=55
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x73ee812daf end_addr=0x73ee812daf
[notice]{DataBlock::Setup} allocate memory for value:0x44 size:0x1 Big endian:0x0 to memory:0x73ee812db0 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000073ee812db0 mem-ID=0 size=1 element-size=1 type=Data data=44
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x73ee812db0 end_addr=0x73ee812db0
[notice]{DataBlock::Setup} allocate memory for value:0x1a size:0x1 Big endian:0x0 to memory:0x73ee812db1 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000073ee812db1 mem-ID=0 size=1 element-size=1 type=Data data=1a
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x73ee812db1 end_addr=0x73ee812db1
[notice]{DataBlock::Setup} allocate memory for value:0x4c size:0x1 Big endian:0x0 to memory:0x73ee812db2 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000073ee812db2 mem-ID=0 size=1 element-size=1 type=Data data=4c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x73ee812db2 end_addr=0x73ee812db2
[notice]{DataBlock::Setup} allocate memory for value:0xf4 size:0x1 Big endian:0x0 to memory:0x73ee812db3 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000073ee812db3 mem-ID=0 size=1 element-size=1 type=Data data=f4
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x73ee812db3 end_addr=0x73ee812db3
[notice]{DataBlock::Setup} allocate memory for value:0xb2 size:0x1 Big endian:0x0 to memory:0x73ee812db4 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000073ee812db4 mem-ID=0 size=1 element-size=1 type=Data data=b2
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x73ee812db4 end_addr=0x73ee812db4
[notice]{DataBlock::Setup} allocate memory for value:0x44 size:0x1 Big endian:0x0 to memory:0x73ee812db5 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000073ee812db5 mem-ID=0 size=1 element-size=1 type=Data data=44
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x73ee812db5 end_addr=0x73ee812db5
[notice]{DataBlock::Setup} allocate memory for value:0xdf size:0x1 Big endian:0x0 to memory:0x73ee812db6 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000073ee812db6 mem-ID=0 size=1 element-size=1 type=Data data=df
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x73ee812db6 end_addr=0x73ee812db6
[notice]{DataBlock::Setup} allocate memory for value:0x8b size:0x1 Big endian:0x0 to memory:0x73ee812db7 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000073ee812db7 mem-ID=0 size=1 element-size=1 type=Data data=8b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x73ee812db7 end_addr=0x73ee812db7
[notice]{DataBlock::Setup} allocate memory for value:0xc0 size:0x1 Big endian:0x0 to memory:0x73ee812db8 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000073ee812db8 mem-ID=0 size=1 element-size=1 type=Data data=c0
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x73ee812db8 end_addr=0x73ee812db8
[notice]{DataBlock::Setup} allocate memory for value:0xb3 size:0x1 Big endian:0x0 to memory:0x73ee812db9 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000073ee812db9 mem-ID=0 size=1 element-size=1 type=Data data=b3
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x73ee812db9 end_addr=0x73ee812db9
[notice]{DataBlock::Setup} allocate memory for value:0xc4 size:0x1 Big endian:0x0 to memory:0x73ee812dba bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000073ee812dba mem-ID=0 size=1 element-size=1 type=Data data=c4
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x73ee812dba end_addr=0x73ee812dba
[notice]{DataBlock::Setup} allocate memory for value:0x71 size:0x1 Big endian:0x0 to memory:0x73ee812dbb bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000073ee812dbb mem-ID=0 size=1 element-size=1 type=Data data=71
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x73ee812dbb end_addr=0x73ee812dbb
[notice]{DataBlock::Setup} allocate memory for value:0x6e size:0x1 Big endian:0x0 to memory:0x73ee812dbc bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000073ee812dbc mem-ID=0 size=1 element-size=1 type=Data data=6e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x73ee812dbc end_addr=0x73ee812dbc
[notice]{DataBlock::Setup} allocate memory for value:0x5a size:0x1 Big endian:0x0 to memory:0x73ee812dbd bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000073ee812dbd mem-ID=0 size=1 element-size=1 type=Data data=5a
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x73ee812dbd end_addr=0x73ee812dbd
[notice]{DataBlock::Setup} allocate memory for value:0x7e size:0x1 Big endian:0x0 to memory:0x73ee812dbe bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000073ee812dbe mem-ID=0 size=1 element-size=1 type=Data data=7e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x73ee812dbe end_addr=0x73ee812dbe
[notice]{DataBlock::Setup} allocate memory for value:0xf2 size:0x1 Big endian:0x0 to memory:0x73ee812dbf bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000073ee812dbf mem-ID=0 size=1 element-size=1 type=Data data=f2
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x73ee812dbf end_addr=0x73ee812dbf
[notice]{DataBlock::Clear} data units are cleared!
[info]{RegisterReserver::ReserveRegister} Reserving register: v17, access: Write, reserve type: User
[info]{Generator::AddLoadRegisterAmbleRequests} register v17 should be reserved now: 1
[info]{RegisterReserver::ReserveRegister} Reserving register: x17, access: Write, reserve type: User
[info]{Generator::AddLoadRegisterAmbleRequests} register x17 should be reserved now: 1
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x73ef value 0x73ef
[info] opname=rd
[notice]Committing instruction "LUI x30, 29679" at 0x800113e0=>[0]0x800113e0 (0x73eff37) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800113e0 mem-ID=0 size=4 element-size=4 type=Instruction data=37ff3e07
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800113e0 end_addr=0x800113e3
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x30 value 0x73ef000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800113e4
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x813 value 0x813
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x30, x30, -2029" at 0x800113e4=>[0]0x800113e4 (0x813f0f1b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800113e4 mem-ID=0 size=4 element-size=4 type=Instruction data=1b0f3f81
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800113e4 end_addr=0x800113e7
[info]current source entropy:8, resource type: 0
[info]current dest entropy:3, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x30 value 0x73ee813, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800113e8
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x30, x30, 0xc" at 0x800113e8=>[0]0x800113e8 (0xcf1f13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800113e8 mem-ID=0 size=4 element-size=4 type=Instruction data=131fcf00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800113e8 end_addr=0x800113eb
[info]current source entropy:8, resource type: 0
[info]current dest entropy:3, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x30 value 0x73ee813000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800113ec
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xd80 value 0xd80
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x30, x30, -640" at 0x800113ec=>[0]0x800113ec (0xd80f0f13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800113ec mem-ID=0 size=4 element-size=4 type=Instruction data=130f0fd8
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800113ec end_addr=0x800113ef
[info]current source entropy:8, resource type: 0
[info]current dest entropy:3, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x30 value 0x73ee812d80, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800113f0
[notice]Generating: VL1RE8.V##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[debug]choice tree name: Data alignment choice name: Aligned set weight: 50
[debug]choice tree name: Data alignment choice name: Unaligned set weight: 14
[info]constraint already forced, ignore reservation check
[info] opname=vd
[info] opname=LoadStore-rs1
[notice]Operand : LoadStore-rs1 mask 0x0 value 0x0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x0=>part 1 PA [0]0x0 size=1, part 2 PA [0]0x0 size=0
[notice]Committing instruction "VL1RE8.V v17, x30" at 0x800113f0=>[0]0x800113f0 (0x28f0887) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800113f0 mem-ID=0 size=4 element-size=4 type=Instruction data=87088f02
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800113f0 end_addr=0x800113f3
[info]current source entropy:8, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800113f4
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v17_0 value 0x66c04afe5678fedc, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v17_1 value 0x2420deba0e6c9a, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v17_2 value 0xe768cef4d9919113, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v17_3 value 0x2688dbaff1979d50, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v17_4 value 0x8ab9e0e55ff97689, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v17_5 value 0x55f43c50e4790cfd, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v17_6 value 0x8bdf44b2f44c1a44, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v17_7 value 0xf27e5a6e71c4b3c0, mask 0xffffffffffffffff
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x59 value 0x59
[info] opname=rd
[notice]Committing instruction "LUI x17, 89" at 0x800113f4=>[0]0x800113f4 (0x598b7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800113f4 mem-ID=0 size=4 element-size=4 type=Instruction data=b7980500
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800113f4 end_addr=0x800113f7
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x17 value 0x59000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800113f8
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xdb9 value 0xdb9
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x17, x17, -583" at 0x800113f8=>[0]0x800113f8 (0xdb98889b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800113f8 mem-ID=0 size=4 element-size=4 type=Instruction data=9b8898db
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800113f8 end_addr=0x800113fb
[info]current source entropy:9, resource type: 0
[info]current dest entropy:3, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x17 value 0x58db9, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800113fc
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xe value 0xe
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x17, x17, 0xe" at 0x800113fc=>[0]0x800113fc (0xe89893) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800113fc mem-ID=0 size=4 element-size=4 type=Instruction data=9398e800
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800113fc end_addr=0x800113ff
[info]current source entropy:9, resource type: 0
[info]current dest entropy:3, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x17 value 0x1636e4000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011400
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x8e4 value 0x8e4
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x17, x17, -1820" at 0x80011400=>[0]0x80011400 (0x8e488893) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011400 mem-ID=0 size=4 element-size=4 type=Instruction data=9388488e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011400 end_addr=0x80011403
[notice]retire source stage: c, access: 0x15, size: 1, type: 0
[info]current source entropy:8, resource type: 0
[info]current dest entropy:3, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x17 value 0x1636e38e4, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011404
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : CommitInstruction
[info]{GenInstructionAgent::HandleNotification} new register initialization: v13
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1636e39c0=>part 1 PA [0]0x1636e39c0 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1636e39c0=>part 1 PA [0]0x1636e39c0 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1636e39c0=>part 1 PA [0]0x1636e39c0 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1636e39c0=>part 1 PA [0]0x1636e39c0 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000001636e39c0 mem-ID=0 size=2 element-size=2 type=Data data=aad3
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1636e39c0 end_addr=0x1636e39c1
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1636e39e2=>part 1 PA [0]0x1636e39e2 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1636e39e2=>part 1 PA [0]0x1636e39e2 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1636e39e2=>part 1 PA [0]0x1636e39e2 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1636e39e2=>part 1 PA [0]0x1636e39e2 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000001636e39e2 mem-ID=0 size=2 element-size=2 type=Data data=0d6f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1636e39e2 end_addr=0x1636e39e3
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1636e395c=>part 1 PA [0]0x1636e395c size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1636e395c=>part 1 PA [0]0x1636e395c size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1636e395c=>part 1 PA [0]0x1636e395c size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1636e395c=>part 1 PA [0]0x1636e395c size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000001636e395c mem-ID=0 size=2 element-size=2 type=Data data=cdfd
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1636e395c end_addr=0x1636e395d
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1636e393a=>part 1 PA [0]0x1636e393a size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1636e393a=>part 1 PA [0]0x1636e393a size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1636e393a=>part 1 PA [0]0x1636e393a size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1636e393a=>part 1 PA [0]0x1636e393a size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000001636e393a mem-ID=0 size=2 element-size=2 type=Data data=2676
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1636e393a end_addr=0x1636e393b
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1636e39e2=>part 1 PA [0]0x1636e39e2 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1636e392e=>part 1 PA [0]0x1636e392e size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1636e392e=>part 1 PA [0]0x1636e392e size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1636e392e=>part 1 PA [0]0x1636e392e size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1636e392e=>part 1 PA [0]0x1636e392e size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000001636e392e mem-ID=0 size=2 element-size=2 type=Data data=2eac
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1636e392e end_addr=0x1636e392f
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1636e39a4=>part 1 PA [0]0x1636e39a4 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1636e39a4=>part 1 PA [0]0x1636e39a4 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1636e39a4=>part 1 PA [0]0x1636e39a4 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1636e39a4=>part 1 PA [0]0x1636e39a4 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000001636e39a4 mem-ID=0 size=2 element-size=2 type=Data data=e571
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1636e39a4 end_addr=0x1636e39a5
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1636e394a=>part 1 PA [0]0x1636e394a size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1636e394a=>part 1 PA [0]0x1636e394a size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1636e394a=>part 1 PA [0]0x1636e394a size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1636e394a=>part 1 PA [0]0x1636e394a size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000001636e394a mem-ID=0 size=2 element-size=2 type=Data data=9a9f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1636e394a end_addr=0x1636e394b
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1636e397e=>part 1 PA [0]0x1636e397e size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1636e397e=>part 1 PA [0]0x1636e397e size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1636e397e=>part 1 PA [0]0x1636e397e size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1636e397e=>part 1 PA [0]0x1636e397e size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000001636e397e mem-ID=0 size=2 element-size=2 type=Data data=3f99
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1636e397e end_addr=0x1636e397f
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1636e3950=>part 1 PA [0]0x1636e3950 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1636e3950=>part 1 PA [0]0x1636e3950 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1636e3950=>part 1 PA [0]0x1636e3950 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1636e3950=>part 1 PA [0]0x1636e3950 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000001636e3950 mem-ID=0 size=2 element-size=2 type=Data data=25e8
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1636e3950 end_addr=0x1636e3951
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1636e38f2=>part 1 PA [0]0x1636e38f2 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1636e38f2=>part 1 PA [0]0x1636e38f2 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1636e38f2=>part 1 PA [0]0x1636e38f2 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1636e38f2=>part 1 PA [0]0x1636e38f2 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000001636e38f2 mem-ID=0 size=2 element-size=2 type=Data data=7e98
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1636e38f2 end_addr=0x1636e38f3
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1636e399e=>part 1 PA [0]0x1636e399e size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1636e399e=>part 1 PA [0]0x1636e399e size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1636e399e=>part 1 PA [0]0x1636e399e size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1636e399e=>part 1 PA [0]0x1636e399e size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000001636e399e mem-ID=0 size=2 element-size=2 type=Data data=c9db
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1636e399e end_addr=0x1636e399f
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1636e39c2=>part 1 PA [0]0x1636e39c2 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1636e39c2=>part 1 PA [0]0x1636e39c2 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1636e39c2=>part 1 PA [0]0x1636e39c2 size=2, part 2 PA [32686]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1636e39c2=>part 1 PA [0]0x1636e39c2 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000001636e39c2 mem-ID=0 size=2 element-size=2 type=Data data=e427
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1636e39c2 end_addr=0x1636e39c3
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1636e3904=>part 1 PA [0]0x1636e3904 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1636e3904=>part 1 PA [0]0x1636e3904 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1636e3904=>part 1 PA [0]0x1636e3904 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1636e3904=>part 1 PA [0]0x1636e3904 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000001636e3904 mem-ID=0 size=2 element-size=2 type=Data data=171a
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1636e3904 end_addr=0x1636e3905
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1636e3908=>part 1 PA [0]0x1636e3908 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1636e3908=>part 1 PA [0]0x1636e3908 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1636e3908=>part 1 PA [0]0x1636e3908 size=2, part 2 PA [32686]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1636e3908=>part 1 PA [0]0x1636e3908 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000001636e3908 mem-ID=0 size=2 element-size=2 type=Data data=e6d4
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1636e3908 end_addr=0x1636e3909
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1636e38e4=>part 1 PA [0]0x1636e38e4 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1636e38e4=>part 1 PA [0]0x1636e38e4 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1636e38e4=>part 1 PA [0]0x1636e38e4 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1636e38e4=>part 1 PA [0]0x1636e38e4 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000001636e38e4 mem-ID=0 size=2 element-size=2 type=Data data=deec
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1636e38e4 end_addr=0x1636e38e5
[notice]Committing instruction "VSUXEI8.V v13, x17, v17, Vector result" at 0x80011404=>[0]0x80011404 (0x51886a7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011404 mem-ID=0 size=4 element-size=4 type=Instruction data=a7861805
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011404 end_addr=0x80011407
[info]current source entropy:8, resource type: 0
[info]{ GenInstructionAgent::SendInitsToISS} writing register v13_0 initial value 0xbd301f44554b7f1c
[SimApiHANDCAR::WriteRegister] v13_0 0xbd301f44554b7f1c/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v13_1 initial value 0x6e44fc531e5ebd18
[SimApiHANDCAR::WriteRegister] v13_1 0x6e44fc531e5ebd18/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v13_2 initial value 0x9425de72633e6cf1
[SimApiHANDCAR::WriteRegister] v13_2 0x9425de72633e6cf1/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v13_3 initial value 0xb0a0cd8689bfd205
[SimApiHANDCAR::WriteRegister] v13_3 0xb0a0cd8689bfd205/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v13_4 initial value 0x9f369988a4745600
[SimApiHANDCAR::WriteRegister] v13_4 0x9f369988a4745600/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v13_5 initial value 0x882e4c47fe04388c
[SimApiHANDCAR::WriteRegister] v13_5 0x882e4c47fe04388c/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v13_6 initial value 0x5ec016b34d7a1e5a
[SimApiHANDCAR::WriteRegister] v13_6 0x5ec016b34d7a1e5a/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v13_7 initial value 0xed51ea9397833a6e
[SimApiHANDCAR::WriteRegister] v13_7 0xed51ea9397833a6e/0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011408
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x1636e393a
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x1636e39e2
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x1636e392e
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x1636e394a
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x1636e3950
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x1636e399e
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x1636e39c2
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x1636e38e4
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : RegisterReservation
[info]{RegisterReserver::UnreserveRegister} Unreserve register: v17, access: Write, reserve type: User
[info]{GenSequenceAgent::RegisterReservation} register reservation do? 0 reg v17 attrs Write is reserved? 0
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : RegisterReservation
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x17, access: Write, reserve type: User
[info]{GenSequenceAgent::RegisterReservation} register reservation do? 0 reg x17 attrs Write is reserved? 0
[notice]GenQueryAgent::HandleQuery : InstructionRecord
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 3
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[info]{GenVirtualMemoryRequest::AddDetail} Size : 0x200 : GenVaRequest
[info]{GenVirtualMemoryRequest::AddDetail} Align : 0x8 : GenVaRequest
[info]{GenVirtualMemoryRequest::AddDetail} Type : D : GenVaRequest
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[notice]Generating: VSUXEI16.V##RISCV
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[debug]choice tree name: Data alignment choice name: Aligned set weight: 50
[debug]choice tree name: Data alignment choice name: Unaligned set weight: 14
[info] opname=vs3
[info]Operand vs3 No Dependency constraint
[info] opname=vm
[info] opname=LoadStore-rs1-vs2
[notice]Operand : LoadStore-rs1-vs2 mask 0x0 value 0x0
[info]Operand rs1 No Dependency constraint
[info]Operand vs2 No Dependency constraint
[notice]{VectorIndexedLoadStoreOperand::GenerateWithPreamble} generated target address 0x31924fe548 alignment 2 data size 2 base value 0x31924f49c1
[info]{AddressingOperand::Generate} generated with preamble
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} preventing all data page faults.
[notice]{DataBlock::Setup} generate data block start address...0x41b5145340 with size:64 and align:64
[notice]{DataBlock::Setup} allocate memory for value:0x9b87 size:0x2 Big endian:0x0 to memory:0x41b5145340 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000041b5145340 mem-ID=0 size=2 element-size=2 type=Data data=879b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x41b5145340 end_addr=0x41b5145341
[notice]{DataBlock::Setup} allocate memory for value:0xa525 size:0x2 Big endian:0x0 to memory:0x41b5145342 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000041b5145342 mem-ID=0 size=2 element-size=2 type=Data data=25a5
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x41b5145342 end_addr=0x41b5145343
[notice]{DataBlock::Setup} allocate memory for value:0x7885 size:0x2 Big endian:0x0 to memory:0x41b5145344 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000041b5145344 mem-ID=0 size=2 element-size=2 type=Data data=8578
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x41b5145344 end_addr=0x41b5145345
[notice]{DataBlock::Setup} allocate memory for value:0x97e3 size:0x2 Big endian:0x0 to memory:0x41b5145346 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000041b5145346 mem-ID=0 size=2 element-size=2 type=Data data=e397
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x41b5145346 end_addr=0x41b5145347
[notice]{DataBlock::Setup} allocate memory for value:0x2907 size:0x2 Big endian:0x0 to memory:0x41b5145348 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000041b5145348 mem-ID=0 size=2 element-size=2 type=Data data=0729
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x41b5145348 end_addr=0x41b5145349
[notice]{DataBlock::Setup} allocate memory for value:0xc795 size:0x2 Big endian:0x0 to memory:0x41b514534a bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000041b514534a mem-ID=0 size=2 element-size=2 type=Data data=95c7
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x41b514534a end_addr=0x41b514534b
[notice]{DataBlock::Setup} allocate memory for value:0x276d size:0x2 Big endian:0x0 to memory:0x41b514534c bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000041b514534c mem-ID=0 size=2 element-size=2 type=Data data=6d27
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x41b514534c end_addr=0x41b514534d
[notice]{DataBlock::Setup} allocate memory for value:0x1bdb size:0x2 Big endian:0x0 to memory:0x41b514534e bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000041b514534e mem-ID=0 size=2 element-size=2 type=Data data=db1b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x41b514534e end_addr=0x41b514534f
[notice]{DataBlock::Setup} allocate memory for value:0x4b8d size:0x2 Big endian:0x0 to memory:0x41b5145350 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000041b5145350 mem-ID=0 size=2 element-size=2 type=Data data=8d4b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x41b5145350 end_addr=0x41b5145351
[notice]{DataBlock::Setup} allocate memory for value:0xe681 size:0x2 Big endian:0x0 to memory:0x41b5145352 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000041b5145352 mem-ID=0 size=2 element-size=2 type=Data data=81e6
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x41b5145352 end_addr=0x41b5145353
[notice]{DataBlock::Setup} allocate memory for value:0xe2e9 size:0x2 Big endian:0x0 to memory:0x41b5145354 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000041b5145354 mem-ID=0 size=2 element-size=2 type=Data data=e9e2
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x41b5145354 end_addr=0x41b5145355
[notice]{DataBlock::Setup} allocate memory for value:0x46f7 size:0x2 Big endian:0x0 to memory:0x41b5145356 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000041b5145356 mem-ID=0 size=2 element-size=2 type=Data data=f746
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x41b5145356 end_addr=0x41b5145357
[notice]{DataBlock::Setup} allocate memory for value:0x10f1 size:0x2 Big endian:0x0 to memory:0x41b5145358 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000041b5145358 mem-ID=0 size=2 element-size=2 type=Data data=f110
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x41b5145358 end_addr=0x41b5145359
[notice]{DataBlock::Setup} allocate memory for value:0xcac5 size:0x2 Big endian:0x0 to memory:0x41b514535a bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000041b514535a mem-ID=0 size=2 element-size=2 type=Data data=c5ca
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x41b514535a end_addr=0x41b514535b
[notice]{DataBlock::Setup} allocate memory for value:0x5f05 size:0x2 Big endian:0x0 to memory:0x41b514535c bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000041b514535c mem-ID=0 size=2 element-size=2 type=Data data=055f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x41b514535c end_addr=0x41b514535d
[notice]{DataBlock::Setup} allocate memory for value:0xe271 size:0x2 Big endian:0x0 to memory:0x41b514535e bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000041b514535e mem-ID=0 size=2 element-size=2 type=Data data=71e2
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x41b514535e end_addr=0x41b514535f
[notice]{DataBlock::Setup} allocate memory for value:0x4b93 size:0x2 Big endian:0x0 to memory:0x41b5145360 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000041b5145360 mem-ID=0 size=2 element-size=2 type=Data data=934b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x41b5145360 end_addr=0x41b5145361
[notice]{DataBlock::Setup} allocate memory for value:0xa7dd size:0x2 Big endian:0x0 to memory:0x41b5145362 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000041b5145362 mem-ID=0 size=2 element-size=2 type=Data data=dda7
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x41b5145362 end_addr=0x41b5145363
[notice]{DataBlock::Setup} allocate memory for value:0xa011 size:0x2 Big endian:0x0 to memory:0x41b5145364 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000041b5145364 mem-ID=0 size=2 element-size=2 type=Data data=11a0
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x41b5145364 end_addr=0x41b5145365
[notice]{DataBlock::Setup} allocate memory for value:0x5914 size:0x2 Big endian:0x0 to memory:0x41b5145366 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000041b5145366 mem-ID=0 size=2 element-size=2 type=Data data=1459
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x41b5145366 end_addr=0x41b5145367
[notice]{DataBlock::Setup} allocate memory for value:0xd6a2 size:0x2 Big endian:0x0 to memory:0x41b5145368 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000041b5145368 mem-ID=0 size=2 element-size=2 type=Data data=a2d6
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x41b5145368 end_addr=0x41b5145369
[notice]{DataBlock::Setup} allocate memory for value:0xe589 size:0x2 Big endian:0x0 to memory:0x41b514536a bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000041b514536a mem-ID=0 size=2 element-size=2 type=Data data=89e5
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x41b514536a end_addr=0x41b514536b
[notice]{DataBlock::Setup} allocate memory for value:0xbd2e size:0x2 Big endian:0x0 to memory:0x41b514536c bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000041b514536c mem-ID=0 size=2 element-size=2 type=Data data=2ebd
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x41b514536c end_addr=0x41b514536d
[notice]{DataBlock::Setup} allocate memory for value:0x10a7 size:0x2 Big endian:0x0 to memory:0x41b514536e bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000041b514536e mem-ID=0 size=2 element-size=2 type=Data data=a710
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x41b514536e end_addr=0x41b514536f
[notice]{DataBlock::Setup} allocate memory for value:0x41dd size:0x2 Big endian:0x0 to memory:0x41b5145370 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000041b5145370 mem-ID=0 size=2 element-size=2 type=Data data=dd41
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x41b5145370 end_addr=0x41b5145371
[notice]{DataBlock::Setup} allocate memory for value:0x7083 size:0x2 Big endian:0x0 to memory:0x41b5145372 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000041b5145372 mem-ID=0 size=2 element-size=2 type=Data data=8370
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x41b5145372 end_addr=0x41b5145373
[notice]{DataBlock::Setup} allocate memory for value:0xff8e size:0x2 Big endian:0x0 to memory:0x41b5145374 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000041b5145374 mem-ID=0 size=2 element-size=2 type=Data data=8eff
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x41b5145374 end_addr=0x41b5145375
[notice]{DataBlock::Setup} allocate memory for value:0x370a size:0x2 Big endian:0x0 to memory:0x41b5145376 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000041b5145376 mem-ID=0 size=2 element-size=2 type=Data data=0a37
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x41b5145376 end_addr=0x41b5145377
[notice]{DataBlock::Setup} allocate memory for value:0xc86f size:0x2 Big endian:0x0 to memory:0x41b5145378 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000041b5145378 mem-ID=0 size=2 element-size=2 type=Data data=6fc8
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x41b5145378 end_addr=0x41b5145379
[notice]{DataBlock::Setup} allocate memory for value:0xfc7b size:0x2 Big endian:0x0 to memory:0x41b514537a bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000041b514537a mem-ID=0 size=2 element-size=2 type=Data data=7bfc
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x41b514537a end_addr=0x41b514537b
[notice]{DataBlock::Setup} allocate memory for value:0x891a size:0x2 Big endian:0x0 to memory:0x41b514537c bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000041b514537c mem-ID=0 size=2 element-size=2 type=Data data=1a89
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x41b514537c end_addr=0x41b514537d
[notice]{DataBlock::Setup} allocate memory for value:0xd3e3 size:0x2 Big endian:0x0 to memory:0x41b514537e bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000041b514537e mem-ID=0 size=2 element-size=2 type=Data data=e3d3
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x41b514537e end_addr=0x41b514537f
[notice]{DataBlock::Clear} data units are cleared!
[info]{RegisterReserver::ReserveRegister} Reserving register: v10, access: Write, reserve type: User
[info]{Generator::AddLoadRegisterAmbleRequests} register v10 should be reserved now: 1
[info]{RegisterReserver::ReserveRegister} Reserving register: x15, access: Write, reserve type: User
[info]{Generator::AddLoadRegisterAmbleRequests} register x15 should be reserved now: 1
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x41b5 value 0x41b5
[info] opname=rd
[notice]Committing instruction "LUI x24, 16821" at 0x80011408=>[0]0x80011408 (0x41b5c37) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011408 mem-ID=0 size=4 element-size=4 type=Instruction data=375c1b04
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011408 end_addr=0x8001140b
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x24 value 0x41b5000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x8001140c
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x145 value 0x145
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x24, x24, 325" at 0x8001140c=>[0]0x8001140c (0x145c0c1b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008001140c mem-ID=0 size=4 element-size=4 type=Instruction data=1b0c5c14
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8001140c end_addr=0x8001140f
[info]current source entropy:9, resource type: 0
[info]current dest entropy:3, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x24 value 0x41b5145, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011410
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x24, x24, 0xc" at 0x80011410=>[0]0x80011410 (0xcc1c13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011410 mem-ID=0 size=4 element-size=4 type=Instruction data=131ccc00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011410 end_addr=0x80011413
[info]current source entropy:9, resource type: 0
[info]current dest entropy:3, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x24 value 0x41b5145000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011414
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x340 value 0x340
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x24, x24, 832" at 0x80011414=>[0]0x80011414 (0x340c0c13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011414 mem-ID=0 size=4 element-size=4 type=Instruction data=130c0c34
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011414 end_addr=0x80011417
[notice]retire source stage: 11, access: 0x4, size: 1, type: 0
[info]current source entropy:8, resource type: 0
[info]current dest entropy:3, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x24 value 0x41b5145340, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011418
[notice]Generating: VL1RE8.V##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[debug]choice tree name: Data alignment choice name: Aligned set weight: 50
[debug]choice tree name: Data alignment choice name: Unaligned set weight: 14
[info]constraint already forced, ignore reservation check
[info] opname=vd
[info] opname=LoadStore-rs1
[notice]Operand : LoadStore-rs1 mask 0x0 value 0x0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x0=>part 1 PA [0]0x0 size=1, part 2 PA [0]0x0 size=0
[notice]Committing instruction "VL1RE8.V v10, x24" at 0x80011418=>[0]0x80011418 (0x28c0507) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011418 mem-ID=0 size=4 element-size=4 type=Instruction data=07058c02
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011418 end_addr=0x8001141b
[info]current source entropy:8, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x8001141c
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v10_0 value 0x97e37885a5259b87, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v10_1 value 0x1bdb276dc7952907, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v10_2 value 0x46f7e2e9e6814b8d, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v10_3 value 0xe2715f05cac510f1, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v10_4 value 0x5914a011a7dd4b93, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v10_5 value 0x10a7bd2ee589d6a2, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v10_6 value 0x370aff8e708341dd, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v10_7 value 0xd3e3891afc7bc86f, mask 0xffffffffffffffff
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x3192 value 0x3192
[info] opname=rd
[info]{GenInstructionAgent::HandleNotification} new register initialization: x15
[notice]Committing instruction "LUI x15, 12690" at 0x8001141c=>[0]0x8001141c (0x31927b7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008001141c mem-ID=0 size=4 element-size=4 type=Instruction data=b7271903
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8001141c end_addr=0x8001141f
[info]current dest entropy:2, resource type: 0
[info]{ GenInstructionAgent::SendInitsToISS} writing register x15 initial value 0xed9aae32112f78f4
[SimApiHANDCAR::WriteRegister] x15 0xed9aae32112f78f4/0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x15 value 0x3192000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011420
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x4f5 value 0x4f5
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x15, x15, 1269" at 0x80011420=>[0]0x80011420 (0x4f57879b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011420 mem-ID=0 size=4 element-size=4 type=Instruction data=9b87574f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011420 end_addr=0x80011423
[info]current source entropy:9, resource type: 0
[info]current dest entropy:3, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x15 value 0x31924f5, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011424
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x15, x15, 0xc" at 0x80011424=>[0]0x80011424 (0xc79793) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011424 mem-ID=0 size=4 element-size=4 type=Instruction data=9397c700
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011424 end_addr=0x80011427
[info]current source entropy:9, resource type: 0
[info]current dest entropy:3, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x15 value 0x31924f5000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011428
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x9c1 value 0x9c1
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x15, x15, -1599" at 0x80011428=>[0]0x80011428 (0x9c178793) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011428 mem-ID=0 size=4 element-size=4 type=Instruction data=9387179c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011428 end_addr=0x8001142b
[notice]retire source stage: 16, access: 0x13, size: 1, type: 0
[info]current source entropy:8, resource type: 0
[info]current dest entropy:3, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x15 value 0x31924f49c1, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x8001142c
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : CommitInstruction
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x31924fe548=>part 1 PA [0]0x31924fe548 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x31924fe548=>part 1 PA [0]0x31924fe548 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x31924fe548=>part 1 PA [0]0x31924fe548 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x31924fe548=>part 1 PA [0]0x31924fe548 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000031924fe548 mem-ID=0 size=2 element-size=2 type=Data data=6f1d
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x31924fe548 end_addr=0x31924fe549
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x31924feee6=>part 1 PA [0]0x31924feee6 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x31924feee6=>part 1 PA [0]0x31924feee6 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x31924feee6=>part 1 PA [0]0x31924feee6 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x31924feee6=>part 1 PA [0]0x31924feee6 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000031924feee6 mem-ID=0 size=2 element-size=2 type=Data data=d229
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x31924feee6 end_addr=0x31924feee7
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x31924fc246=>part 1 PA [0]0x31924fc246 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x31924fc246=>part 1 PA [0]0x31924fc246 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x31924fc246=>part 1 PA [0]0x31924fc246 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x31924fc246=>part 1 PA [0]0x31924fc246 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000031924fc246 mem-ID=0 size=2 element-size=2 type=Data data=971c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x31924fc246 end_addr=0x31924fc247
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x31924fe1a4=>part 1 PA [0]0x31924fe1a4 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x31924fe1a4=>part 1 PA [0]0x31924fe1a4 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x31924fe1a4=>part 1 PA [0]0x31924fe1a4 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x31924fe1a4=>part 1 PA [0]0x31924fe1a4 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000031924fe1a4 mem-ID=0 size=2 element-size=2 type=Data data=81b9
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x31924fe1a4 end_addr=0x31924fe1a5
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x31924f72c8=>part 1 PA [0]0x31924f72c8 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x31924f72c8=>part 1 PA [0]0x31924f72c8 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x31924f72c8=>part 1 PA [0]0x31924f72c8 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x31924f72c8=>part 1 PA [0]0x31924f72c8 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000031924f72c8 mem-ID=0 size=2 element-size=2 type=Data data=297e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x31924f72c8 end_addr=0x31924f72c9
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3192501156=>part 1 PA [0]0x3192501156 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3192501156=>part 1 PA [0]0x3192501156 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3192501156=>part 1 PA [0]0x3192501156 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3192501156=>part 1 PA [0]0x3192501156 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000003192501156 mem-ID=0 size=2 element-size=2 type=Data data=66db
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3192501156 end_addr=0x3192501157
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x31924f712e=>part 1 PA [0]0x31924f712e size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x31924f712e=>part 1 PA [0]0x31924f712e size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x31924f712e=>part 1 PA [0]0x31924f712e size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x31924f712e=>part 1 PA [0]0x31924f712e size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000031924f712e mem-ID=0 size=2 element-size=2 type=Data data=0133
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x31924f712e end_addr=0x31924f712f
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x31924f659c=>part 1 PA [0]0x31924f659c size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x31924f659c=>part 1 PA [0]0x31924f659c size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x31924f659c=>part 1 PA [0]0x31924f659c size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x31924f659c=>part 1 PA [0]0x31924f659c size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000031924f659c mem-ID=0 size=2 element-size=2 type=Data data=8497
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x31924f659c end_addr=0x31924f659d
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x31924f954e=>part 1 PA [0]0x31924f954e size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x31924f954e=>part 1 PA [0]0x31924f954e size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x31924f954e=>part 1 PA [0]0x31924f954e size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x31924f954e=>part 1 PA [0]0x31924f954e size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000031924f954e mem-ID=0 size=2 element-size=2 type=Data data=7b1f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x31924f954e end_addr=0x31924f954f
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3192503042=>part 1 PA [0]0x3192503042 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3192503042=>part 1 PA [0]0x3192503042 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3192503042=>part 1 PA [0]0x3192503042 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3192503042=>part 1 PA [0]0x3192503042 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000003192503042 mem-ID=0 size=2 element-size=2 type=Data data=70f6
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3192503042 end_addr=0x3192503043
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3192502caa=>part 1 PA [0]0x3192502caa size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3192502caa=>part 1 PA [0]0x3192502caa size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3192502caa=>part 1 PA [0]0x3192502caa size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3192502caa=>part 1 PA [0]0x3192502caa size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000003192502caa mem-ID=0 size=2 element-size=2 type=Data data=8485
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3192502caa end_addr=0x3192502cab
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x31924f90b8=>part 1 PA [0]0x31924f90b8 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x31924f90b8=>part 1 PA [0]0x31924f90b8 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x31924f90b8=>part 1 PA [0]0x31924f90b8 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x31924f90b8=>part 1 PA [0]0x31924f90b8 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000031924f90b8 mem-ID=0 size=2 element-size=2 type=Data data=8882
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x31924f90b8 end_addr=0x31924f90b9
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x31924f5ab2=>part 1 PA [0]0x31924f5ab2 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x31924f5ab2=>part 1 PA [0]0x31924f5ab2 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x31924f5ab2=>part 1 PA [0]0x31924f5ab2 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x31924f5ab2=>part 1 PA [0]0x31924f5ab2 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000031924f5ab2 mem-ID=0 size=2 element-size=2 type=Data data=8316
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x31924f5ab2 end_addr=0x31924f5ab3
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3192501486=>part 1 PA [0]0x3192501486 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3192501486=>part 1 PA [0]0x3192501486 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3192501486=>part 1 PA [0]0x3192501486 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3192501486=>part 1 PA [0]0x3192501486 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000003192501486 mem-ID=0 size=2 element-size=2 type=Data data=7a35
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3192501486 end_addr=0x3192501487
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x31924fa8c6=>part 1 PA [0]0x31924fa8c6 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x31924fa8c6=>part 1 PA [0]0x31924fa8c6 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x31924fa8c6=>part 1 PA [0]0x31924fa8c6 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x31924fa8c6=>part 1 PA [0]0x31924fa8c6 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000031924fa8c6 mem-ID=0 size=2 element-size=2 type=Data data=c15b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x31924fa8c6 end_addr=0x31924fa8c7
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3192502c32=>part 1 PA [0]0x3192502c32 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3192502c32=>part 1 PA [0]0x3192502c32 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3192502c32=>part 1 PA [0]0x3192502c32 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3192502c32=>part 1 PA [0]0x3192502c32 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000003192502c32 mem-ID=0 size=2 element-size=2 type=Data data=5843
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3192502c32 end_addr=0x3192502c33
[notice]Committing instruction "VSUXEI16.V v15, x15, v10, Vector result" at 0x8001142c=>[0]0x8001142c (0x4a7d7a7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008001142c mem-ID=0 size=4 element-size=4 type=Instruction data=a7d7a704
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8001142c end_addr=0x8001142f
[info]current source entropy:8, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011430
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x31924fe1a4
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x31924f72c8
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x3192501156
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x31924f659c
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x3192503042
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x31924f90b8
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x31924f5ab2
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x3192502c32
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : RegisterReservation
[info]{RegisterReserver::UnreserveRegister} Unreserve register: v10, access: Write, reserve type: User
[info]{GenSequenceAgent::RegisterReservation} register reservation do? 0 reg v10 attrs Write is reserved? 0
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : RegisterReservation
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x15, access: Write, reserve type: User
[info]{GenSequenceAgent::RegisterReservation} register reservation do? 0 reg x15 attrs Write is reserved? 0
[notice]GenQueryAgent::HandleQuery : InstructionRecord
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 3
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]Generating: VLOXEI16.V##RISCV
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[debug]choice tree name: Data alignment choice name: Aligned set weight: 50
[debug]choice tree name: Data alignment choice name: Unaligned set weight: 14
[info] opname=vd
[info]Operand vd No Dependency constraint
[info] opname=vm
[info] opname=LoadStore-rs1-vs2
[notice]Operand : LoadStore-rs1-vs2 mask 0x0 value 0x0
[info]Operand rs1 No Dependency constraint
[info]Operand vs2 No Dependency constraint
[notice]{VectorIndexedLoadStoreOperand::GenerateWithPreamble} generated target address 0x182fc2d8bc alignment 2 data size 2 base value 0x182fc22fb5
[info]{AddressingOperand::Generate} generated with preamble
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} preventing all data page faults.
[notice]{DataBlock::Setup} generate data block start address...0x30c57ac240 with size:64 and align:64
[notice]{DataBlock::Setup} allocate memory for value:0xa907 size:0x2 Big endian:0x0 to memory:0x30c57ac240 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000030c57ac240 mem-ID=0 size=2 element-size=2 type=Data data=07a9
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x30c57ac240 end_addr=0x30c57ac241
[notice]{DataBlock::Setup} allocate memory for value:0x57d9 size:0x2 Big endian:0x0 to memory:0x30c57ac242 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000030c57ac242 mem-ID=0 size=2 element-size=2 type=Data data=d957
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x30c57ac242 end_addr=0x30c57ac243
[notice]{DataBlock::Setup} allocate memory for value:0x53c1 size:0x2 Big endian:0x0 to memory:0x30c57ac244 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000030c57ac244 mem-ID=0 size=2 element-size=2 type=Data data=c153
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x30c57ac244 end_addr=0x30c57ac245
[notice]{DataBlock::Setup} allocate memory for value:0xc8af size:0x2 Big endian:0x0 to memory:0x30c57ac246 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000030c57ac246 mem-ID=0 size=2 element-size=2 type=Data data=afc8
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x30c57ac246 end_addr=0x30c57ac247
[notice]{DataBlock::Setup} allocate memory for value:0xd79b size:0x2 Big endian:0x0 to memory:0x30c57ac248 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000030c57ac248 mem-ID=0 size=2 element-size=2 type=Data data=9bd7
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x30c57ac248 end_addr=0x30c57ac249
[notice]{DataBlock::Setup} allocate memory for value:0x2a3 size:0x2 Big endian:0x0 to memory:0x30c57ac24a bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000030c57ac24a mem-ID=0 size=2 element-size=2 type=Data data=a302
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x30c57ac24a end_addr=0x30c57ac24b
[notice]{DataBlock::Setup} allocate memory for value:0x5119 size:0x2 Big endian:0x0 to memory:0x30c57ac24c bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000030c57ac24c mem-ID=0 size=2 element-size=2 type=Data data=1951
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x30c57ac24c end_addr=0x30c57ac24d
[notice]{DataBlock::Setup} allocate memory for value:0xb0cd size:0x2 Big endian:0x0 to memory:0x30c57ac24e bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000030c57ac24e mem-ID=0 size=2 element-size=2 type=Data data=cdb0
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x30c57ac24e end_addr=0x30c57ac24f
[notice]{DataBlock::Setup} allocate memory for value:0x6c4d size:0x2 Big endian:0x0 to memory:0x30c57ac250 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000030c57ac250 mem-ID=0 size=2 element-size=2 type=Data data=4d6c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x30c57ac250 end_addr=0x30c57ac251
[notice]{DataBlock::Setup} allocate memory for value:0x7c91 size:0x2 Big endian:0x0 to memory:0x30c57ac252 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000030c57ac252 mem-ID=0 size=2 element-size=2 type=Data data=917c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x30c57ac252 end_addr=0x30c57ac253
[notice]{DataBlock::Setup} allocate memory for value:0x538d size:0x2 Big endian:0x0 to memory:0x30c57ac254 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000030c57ac254 mem-ID=0 size=2 element-size=2 type=Data data=8d53
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x30c57ac254 end_addr=0x30c57ac255
[notice]{DataBlock::Setup} allocate memory for value:0x78b size:0x2 Big endian:0x0 to memory:0x30c57ac256 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000030c57ac256 mem-ID=0 size=2 element-size=2 type=Data data=8b07
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x30c57ac256 end_addr=0x30c57ac257
[notice]{DataBlock::Setup} allocate memory for value:0x6509 size:0x2 Big endian:0x0 to memory:0x30c57ac258 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000030c57ac258 mem-ID=0 size=2 element-size=2 type=Data data=0965
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x30c57ac258 end_addr=0x30c57ac259
[notice]{DataBlock::Setup} allocate memory for value:0x9bf size:0x2 Big endian:0x0 to memory:0x30c57ac25a bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000030c57ac25a mem-ID=0 size=2 element-size=2 type=Data data=bf09
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x30c57ac25a end_addr=0x30c57ac25b
[notice]{DataBlock::Setup} allocate memory for value:0x579 size:0x2 Big endian:0x0 to memory:0x30c57ac25c bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000030c57ac25c mem-ID=0 size=2 element-size=2 type=Data data=7905
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x30c57ac25c end_addr=0x30c57ac25d
[notice]{DataBlock::Setup} allocate memory for value:0x6281 size:0x2 Big endian:0x0 to memory:0x30c57ac25e bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000030c57ac25e mem-ID=0 size=2 element-size=2 type=Data data=8162
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x30c57ac25e end_addr=0x30c57ac25f
[notice]{DataBlock::Setup} allocate memory for value:0x85a8 size:0x2 Big endian:0x0 to memory:0x30c57ac260 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000030c57ac260 mem-ID=0 size=2 element-size=2 type=Data data=a885
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x30c57ac260 end_addr=0x30c57ac261
[notice]{DataBlock::Setup} allocate memory for value:0x456c size:0x2 Big endian:0x0 to memory:0x30c57ac262 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000030c57ac262 mem-ID=0 size=2 element-size=2 type=Data data=6c45
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x30c57ac262 end_addr=0x30c57ac263
[notice]{DataBlock::Setup} allocate memory for value:0x65dd size:0x2 Big endian:0x0 to memory:0x30c57ac264 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000030c57ac264 mem-ID=0 size=2 element-size=2 type=Data data=dd65
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x30c57ac264 end_addr=0x30c57ac265
[notice]{DataBlock::Setup} allocate memory for value:0x1ea4 size:0x2 Big endian:0x0 to memory:0x30c57ac266 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000030c57ac266 mem-ID=0 size=2 element-size=2 type=Data data=a41e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x30c57ac266 end_addr=0x30c57ac267
[notice]{DataBlock::Setup} allocate memory for value:0xe633 size:0x2 Big endian:0x0 to memory:0x30c57ac268 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000030c57ac268 mem-ID=0 size=2 element-size=2 type=Data data=33e6
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x30c57ac268 end_addr=0x30c57ac269
[notice]{DataBlock::Setup} allocate memory for value:0x461c size:0x2 Big endian:0x0 to memory:0x30c57ac26a bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000030c57ac26a mem-ID=0 size=2 element-size=2 type=Data data=1c46
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x30c57ac26a end_addr=0x30c57ac26b
[notice]{DataBlock::Setup} allocate memory for value:0xe89 size:0x2 Big endian:0x0 to memory:0x30c57ac26c bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000030c57ac26c mem-ID=0 size=2 element-size=2 type=Data data=890e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x30c57ac26c end_addr=0x30c57ac26d
[notice]{DataBlock::Setup} allocate memory for value:0xcb78 size:0x2 Big endian:0x0 to memory:0x30c57ac26e bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000030c57ac26e mem-ID=0 size=2 element-size=2 type=Data data=78cb
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x30c57ac26e end_addr=0x30c57ac26f
[notice]{DataBlock::Setup} allocate memory for value:0x117d size:0x2 Big endian:0x0 to memory:0x30c57ac270 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000030c57ac270 mem-ID=0 size=2 element-size=2 type=Data data=7d11
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x30c57ac270 end_addr=0x30c57ac271
[notice]{DataBlock::Setup} allocate memory for value:0x7fa2 size:0x2 Big endian:0x0 to memory:0x30c57ac272 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000030c57ac272 mem-ID=0 size=2 element-size=2 type=Data data=a27f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x30c57ac272 end_addr=0x30c57ac273
[notice]{DataBlock::Setup} allocate memory for value:0x6047 size:0x2 Big endian:0x0 to memory:0x30c57ac274 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000030c57ac274 mem-ID=0 size=2 element-size=2 type=Data data=4760
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x30c57ac274 end_addr=0x30c57ac275
[notice]{DataBlock::Setup} allocate memory for value:0xa531 size:0x2 Big endian:0x0 to memory:0x30c57ac276 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000030c57ac276 mem-ID=0 size=2 element-size=2 type=Data data=31a5
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x30c57ac276 end_addr=0x30c57ac277
[notice]{DataBlock::Setup} allocate memory for value:0x3d85 size:0x2 Big endian:0x0 to memory:0x30c57ac278 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000030c57ac278 mem-ID=0 size=2 element-size=2 type=Data data=853d
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x30c57ac278 end_addr=0x30c57ac279
[notice]{DataBlock::Setup} allocate memory for value:0xcf34 size:0x2 Big endian:0x0 to memory:0x30c57ac27a bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000030c57ac27a mem-ID=0 size=2 element-size=2 type=Data data=34cf
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x30c57ac27a end_addr=0x30c57ac27b
[notice]{DataBlock::Setup} allocate memory for value:0xf6c2 size:0x2 Big endian:0x0 to memory:0x30c57ac27c bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000030c57ac27c mem-ID=0 size=2 element-size=2 type=Data data=c2f6
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x30c57ac27c end_addr=0x30c57ac27d
[notice]{DataBlock::Setup} allocate memory for value:0x5ea9 size:0x2 Big endian:0x0 to memory:0x30c57ac27e bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000030c57ac27e mem-ID=0 size=2 element-size=2 type=Data data=a95e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x30c57ac27e end_addr=0x30c57ac27f
[notice]{DataBlock::Clear} data units are cleared!
[info]{RegisterReserver::ReserveRegister} Reserving register: v8, access: Write, reserve type: User
[info]{Generator::AddLoadRegisterAmbleRequests} register v8 should be reserved now: 1
[info]{RegisterReserver::ReserveRegister} Reserving register: x30, access: Write, reserve type: User
[info]{Generator::AddLoadRegisterAmbleRequests} register x30 should be reserved now: 1
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0xc31 value 0xc31
[info] opname=rd
[notice]Committing instruction "LUI x31, 3121" at 0x80011430=>[0]0x80011430 (0xc31fb7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011430 mem-ID=0 size=4 element-size=4 type=Instruction data=b71fc300
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011430 end_addr=0x80011433
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x31 value 0xc31000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011434
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x5eb value 0x5eb
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x31, x31, 1515" at 0x80011434=>[0]0x80011434 (0x5ebf8f9b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011434 mem-ID=0 size=4 element-size=4 type=Instruction data=9b8fbf5e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011434 end_addr=0x80011437
[info]current source entropy:8, resource type: 0
[info]current dest entropy:3, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x31 value 0xc315eb, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011438
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xe value 0xe
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x31, x31, 0xe" at 0x80011438=>[0]0x80011438 (0xef9f93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011438 mem-ID=0 size=4 element-size=4 type=Instruction data=939fef00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011438 end_addr=0x8001143b
[info]current source entropy:8, resource type: 0
[info]current dest entropy:3, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x31 value 0x30c57ac000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x8001143c
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x240 value 0x240
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x31, x31, 576" at 0x8001143c=>[0]0x8001143c (0x240f8f93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008001143c mem-ID=0 size=4 element-size=4 type=Instruction data=938f0f24
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8001143c end_addr=0x8001143f
[notice]retire source stage: 1b, access: 0xe, size: 1, type: 0
[info]current source entropy:7, resource type: 0
[info]current dest entropy:3, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x31 value 0x30c57ac240, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011440
[notice]Generating: VL1RE8.V##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[debug]choice tree name: Data alignment choice name: Aligned set weight: 50
[debug]choice tree name: Data alignment choice name: Unaligned set weight: 14
[info]constraint already forced, ignore reservation check
[info] opname=vd
[info] opname=LoadStore-rs1
[notice]Operand : LoadStore-rs1 mask 0x0 value 0x0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x0=>part 1 PA [0]0x0 size=1, part 2 PA [0]0x0 size=0
[notice]Committing instruction "VL1RE8.V v8, x31" at 0x80011440=>[0]0x80011440 (0x28f8407) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011440 mem-ID=0 size=4 element-size=4 type=Instruction data=07848f02
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011440 end_addr=0x80011443
[info]current source entropy:7, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011444
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v8_0 value 0xc8af53c157d9a907, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v8_1 value 0xb0cd511902a3d79b, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v8_2 value 0x78b538d7c916c4d, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v8_3 value 0x6281057909bf6509, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v8_4 value 0x1ea465dd456c85a8, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v8_5 value 0xcb780e89461ce633, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v8_6 value 0xa53160477fa2117d, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v8_7 value 0x5ea9f6c2cf343d85, mask 0xffffffffffffffff
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x1830 value 0x1830
[info] opname=rd
[notice]Committing instruction "LUI x30, 6192" at 0x80011444=>[0]0x80011444 (0x1830f37) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011444 mem-ID=0 size=4 element-size=4 type=Instruction data=370f8301
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011444 end_addr=0x80011447
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x30 value 0x1830000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011448
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xc23 value 0xc23
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x30, x30, -989" at 0x80011448=>[0]0x80011448 (0xc23f0f1b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011448 mem-ID=0 size=4 element-size=4 type=Instruction data=1b0f3fc2
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011448 end_addr=0x8001144b
[info]current source entropy:7, resource type: 0
[info]current dest entropy:3, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x30 value 0x182fc23, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x8001144c
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x30, x30, 0xc" at 0x8001144c=>[0]0x8001144c (0xcf1f13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008001144c mem-ID=0 size=4 element-size=4 type=Instruction data=131fcf00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8001144c end_addr=0x8001144f
[info]current source entropy:7, resource type: 0
[info]current dest entropy:3, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x30 value 0x182fc23000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011450
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xfb5 value 0xfb5
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x30, x30, -75" at 0x80011450=>[0]0x80011450 (0xfb5f0f13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011450 mem-ID=0 size=4 element-size=4 type=Instruction data=130f5ffb
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011450 end_addr=0x80011453
[notice]retire source stage: 0, access: 0x14, size: 1, type: 0
[info]current source entropy:6, resource type: 0
[info]current dest entropy:3, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x30 value 0x182fc22fb5, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011454
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : CommitInstruction
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x182fc2d8bc=>part 1 PA [0]0x182fc2d8bc size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x182fc2d8bc=>part 1 PA [0]0x182fc2d8bc size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x182fc2d8bc=>part 1 PA [0]0x182fc2d8bc size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x58d8
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x182fc2d8bc=>part 1 PA [0]0x182fc2d8bc size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000182fc2d8bc mem-ID=0 size=2 element-size=2 type=Data data=d858
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x182fc2d8bc end_addr=0x182fc2d8bd
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x182fc2878e=>part 1 PA [0]0x182fc2878e size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x182fc2878e=>part 1 PA [0]0x182fc2878e size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x182fc2878e=>part 1 PA [0]0x182fc2878e size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0xbd2
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x182fc2878e=>part 1 PA [0]0x182fc2878e size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000182fc2878e mem-ID=0 size=2 element-size=2 type=Data data=d20b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x182fc2878e end_addr=0x182fc2878f
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x182fc28376=>part 1 PA [0]0x182fc28376 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x182fc28376=>part 1 PA [0]0x182fc28376 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x182fc28376=>part 1 PA [0]0x182fc28376 size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateBranchPageRequest} exception type: InstructionPageFault exception name: InstructionPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0xec62
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x182fc28376=>part 1 PA [0]0x182fc28376 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000182fc28376 mem-ID=0 size=2 element-size=2 type=Data data=62ec
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x182fc28376 end_addr=0x182fc28377
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x182fc2f864=>part 1 PA [0]0x182fc2f864 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x182fc2f864=>part 1 PA [0]0x182fc2f864 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x182fc2f864=>part 1 PA [0]0x182fc2f864 size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0xae26
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x182fc2f864=>part 1 PA [0]0x182fc2f864 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000182fc2f864 mem-ID=0 size=2 element-size=2 type=Data data=26ae
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x182fc2f864 end_addr=0x182fc2f865
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x182fc30750=>part 1 PA [0]0x182fc30750 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x182fc30750=>part 1 PA [0]0x182fc30750 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x182fc30750=>part 1 PA [0]0x182fc30750 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x182fc30750=>part 1 PA [0]0x182fc30750 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000182fc30750 mem-ID=0 size=2 element-size=2 type=Data data=b11c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x182fc30750 end_addr=0x182fc30751
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x182fc23258=>part 1 PA [0]0x182fc23258 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x182fc23258=>part 1 PA [0]0x182fc23258 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x182fc23258=>part 1 PA [0]0x182fc23258 size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x6016
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x182fc23258=>part 1 PA [0]0x182fc23258 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000182fc23258 mem-ID=0 size=2 element-size=2 type=Data data=1660
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x182fc23258 end_addr=0x182fc23259
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x182fc280ce=>part 1 PA [0]0x182fc280ce size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x182fc280ce=>part 1 PA [0]0x182fc280ce size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x182fc280ce=>part 1 PA [0]0x182fc280ce size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0xcc92
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x182fc280ce=>part 1 PA [0]0x182fc280ce size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000182fc280ce mem-ID=0 size=2 element-size=2 type=Data data=92cc
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x182fc280ce end_addr=0x182fc280cf
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x182fc2e082=>part 1 PA [0]0x182fc2e082 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x182fc2e082=>part 1 PA [0]0x182fc2e082 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x182fc2e082=>part 1 PA [0]0x182fc2e082 size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x2eca
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x182fc2e082=>part 1 PA [0]0x182fc2e082 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000182fc2e082 mem-ID=0 size=2 element-size=2 type=Data data=ca2e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x182fc2e082 end_addr=0x182fc2e083
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x182fc29c02=>part 1 PA [0]0x182fc29c02 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x182fc29c02=>part 1 PA [0]0x182fc29c02 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x182fc29c02=>part 1 PA [0]0x182fc29c02 size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x8c84
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x182fc29c02=>part 1 PA [0]0x182fc29c02 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000182fc29c02 mem-ID=0 size=2 element-size=2 type=Data data=848c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x182fc29c02 end_addr=0x182fc29c03
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x182fc2ac46=>part 1 PA [0]0x182fc2ac46 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x182fc2ac46=>part 1 PA [0]0x182fc2ac46 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x182fc2ac46=>part 1 PA [0]0x182fc2ac46 size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0xe41e
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x182fc2ac46=>part 1 PA [0]0x182fc2ac46 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000182fc2ac46 mem-ID=0 size=2 element-size=2 type=Data data=1ee4
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x182fc2ac46 end_addr=0x182fc2ac47
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x182fc28342=>part 1 PA [0]0x182fc28342 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x182fc28342=>part 1 PA [0]0x182fc28342 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x182fc28342=>part 1 PA [0]0x182fc28342 size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0xce98
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x182fc28342=>part 1 PA [0]0x182fc28342 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000182fc28342 mem-ID=0 size=2 element-size=2 type=Data data=98ce
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x182fc28342 end_addr=0x182fc28343
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x182fc23740=>part 1 PA [0]0x182fc23740 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x182fc23740=>part 1 PA [0]0x182fc23740 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x182fc23740=>part 1 PA [0]0x182fc23740 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x182fc23740=>part 1 PA [0]0x182fc23740 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000182fc23740 mem-ID=0 size=2 element-size=2 type=Data data=ce24
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x182fc23740 end_addr=0x182fc23741
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x182fc294be=>part 1 PA [0]0x182fc294be size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x182fc294be=>part 1 PA [0]0x182fc294be size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x182fc294be=>part 1 PA [0]0x182fc294be size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x182fc294be=>part 1 PA [0]0x182fc294be size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000182fc294be mem-ID=0 size=2 element-size=2 type=Data data=8d60
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x182fc294be end_addr=0x182fc294bf
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x182fc23974=>part 1 PA [0]0x182fc23974 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x182fc23974=>part 1 PA [0]0x182fc23974 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x182fc23974=>part 1 PA [0]0x182fc23974 size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x21c
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x182fc23974=>part 1 PA [0]0x182fc23974 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000182fc23974 mem-ID=0 size=2 element-size=2 type=Data data=1c02
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x182fc23974 end_addr=0x182fc23975
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x182fc2352e=>part 1 PA [0]0x182fc2352e size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x182fc2352e=>part 1 PA [0]0x182fc2352e size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x182fc2352e=>part 1 PA [0]0x182fc2352e size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x7db6
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x182fc2352e=>part 1 PA [0]0x182fc2352e size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000182fc2352e mem-ID=0 size=2 element-size=2 type=Data data=b67d
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x182fc2352e end_addr=0x182fc2352f
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x182fc29236=>part 1 PA [0]0x182fc29236 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x182fc29236=>part 1 PA [0]0x182fc29236 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x182fc29236=>part 1 PA [0]0x182fc29236 size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x507e
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x182fc29236=>part 1 PA [0]0x182fc29236 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000182fc29236 mem-ID=0 size=2 element-size=2 type=Data data=7e50
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x182fc29236 end_addr=0x182fc29237
[notice]Committing instruction "VLOXEI16.V v3, x30, v8, Unmasked" at 0x80011454=>[0]0x80011454 (0xe8f5187) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011454 mem-ID=0 size=4 element-size=4 type=Instruction data=87518f0e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011454 end_addr=0x80011457
[notice]retire source stage: 1, access: 0x3, size: 1, type: 0
[info]current source entropy:5, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011458
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v3_0 value 0xae26ec620bd258d8, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v3_1 value 0x2ecacc9260161cb1, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v3_2 value 0x24cece98e41e8c84, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v3_3 value 0x507e7db6021c608d, mask 0xffffffffffffffff
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : RegisterReservation
[info]{RegisterReserver::UnreserveRegister} Unreserve register: v8, access: Write, reserve type: User
[info]{GenSequenceAgent::RegisterReservation} register reservation do? 0 reg v8 attrs Write is reserved? 0
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : RegisterReservation
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x30, access: Write, reserve type: User
[info]{GenSequenceAgent::RegisterReservation} register reservation do? 0 reg x30 attrs Write is reserved? 0
[notice]GenQueryAgent::HandleQuery : InstructionRecord
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 3
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]Generating: VSUXEI64.V##RISCV
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[debug]choice tree name: Data alignment choice name: Aligned set weight: 50
[debug]choice tree name: Data alignment choice name: Unaligned set weight: 14
[info] opname=vs3
[info]Operand vs3 No Dependency constraint
[info] opname=vm
[info] opname=LoadStore-rs1-vs2
[notice]Operand : LoadStore-rs1-vs2 mask 0x0 value 0x0
[info]{ResourceDependence::GetInterDependenceConstraint} GPR, OnTarget entropy stable? 0
[info]Operand rs1 No Dependency constraint
[info]Operand vs2 No Dependency constraint
[notice]{VectorIndexedLoadStoreOperand::GenerateWithPreamble} generated target address 0xb376466fe alignment 2 data size 2 base value 0xd502e02db26cf772
[info]{AddressingOperand::Generate} generated with preamble
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} preventing all data page faults.
[notice]{DataBlock::Setup} generate data block start address...0x541c642c0 with size:64 and align:64
[notice]{DataBlock::Setup} allocate memory for value:0x2afd1fdd84f76f8c size:0x8 Big endian:0x0 to memory:0x541c642c0 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000000541c642c0 mem-ID=0 size=8 element-size=8 type=Data data=8c6ff784dd1ffd2a
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x541c642c0 end_addr=0x541c642c7
[notice]{DataBlock::Setup} allocate memory for value:0x2afd2005a1726b80 size:0x8 Big endian:0x0 to memory:0x541c642c8 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000000541c642c8 mem-ID=0 size=8 element-size=8 type=Data data=806b72a10520fd2a
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x541c642c8 end_addr=0x541c642cf
[notice]{DataBlock::Setup} allocate memory for value:0x2afd1ff1c89665b0 size:0x8 Big endian:0x0 to memory:0x541c642d0 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000000541c642d0 mem-ID=0 size=8 element-size=8 type=Data data=b06596c8f11ffd2a
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x541c642d0 end_addr=0x541c642d7
[notice]{DataBlock::Setup} allocate memory for value:0x2afd1fe3e4482a52 size:0x8 Big endian:0x0 to memory:0x541c642d8 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000000541c642d8 mem-ID=0 size=8 element-size=8 type=Data data=522a48e4e31ffd2a
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x541c642d8 end_addr=0x541c642df
[notice]{DataBlock::Setup} allocate memory for value:0x2afd2001c7692b04 size:0x8 Big endian:0x0 to memory:0x541c642e0 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000000541c642e0 mem-ID=0 size=8 element-size=8 type=Data data=042b69c70120fd2a
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x541c642e0 end_addr=0x541c642e7
[notice]{DataBlock::Setup} allocate memory for value:0x2afd2025ceb9fe10 size:0x8 Big endian:0x0 to memory:0x541c642e8 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000000541c642e8 mem-ID=0 size=8 element-size=8 type=Data data=10feb9ce2520fd2a
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x541c642e8 end_addr=0x541c642ef
[notice]{DataBlock::Setup} allocate memory for value:0x2afd1ffb462925c6 size:0x8 Big endian:0x0 to memory:0x541c642f0 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000000541c642f0 mem-ID=0 size=8 element-size=8 type=Data data=c6252946fb1ffd2a
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x541c642f0 end_addr=0x541c642f7
[notice]{DataBlock::Setup} allocate memory for value:0x2afd202b7e83ab98 size:0x8 Big endian:0x0 to memory:0x541c642f8 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000000541c642f8 mem-ID=0 size=8 element-size=8 type=Data data=98ab837e2b20fd2a
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x541c642f8 end_addr=0x541c642ff
[notice]{DataBlock::Clear} data units are cleared!
[info]{RegisterReserver::ReserveRegister} Reserving register: v10, access: Write, reserve type: User
[info]{Generator::AddLoadRegisterAmbleRequests} register v10 should be reserved now: 1
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} preventing all data page faults.
[notice]{DataBlock::Setup} generate data block start address...0x6f19e5fac0 with size:64 and align:64
[notice]{DataBlock::Setup} allocate memory for value:0x2afd1fdb224142aa size:0x8 Big endian:0x0 to memory:0x6f19e5fac0 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000006f19e5fac0 mem-ID=0 size=8 element-size=8 type=Data data=aa424122db1ffd2a
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6f19e5fac0 end_addr=0x6f19e5fac7
[notice]{DataBlock::Setup} allocate memory for value:0x2afd204362adbcec size:0x8 Big endian:0x0 to memory:0x6f19e5fac8 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000006f19e5fac8 mem-ID=0 size=8 element-size=8 type=Data data=ecbcad624320fd2a
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6f19e5fac8 end_addr=0x6f19e5facf
[notice]{DataBlock::Setup} allocate memory for value:0x2afd2045f9081268 size:0x8 Big endian:0x0 to memory:0x6f19e5fad0 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000006f19e5fad0 mem-ID=0 size=8 element-size=8 type=Data data=681208f94520fd2a
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6f19e5fad0 end_addr=0x6f19e5fad7
[notice]{DataBlock::Setup} allocate memory for value:0x2afd1fdf5ea64ff4 size:0x8 Big endian:0x0 to memory:0x6f19e5fad8 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000006f19e5fad8 mem-ID=0 size=8 element-size=8 type=Data data=f44fa65edf1ffd2a
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6f19e5fad8 end_addr=0x6f19e5fadf
[notice]{DataBlock::Setup} allocate memory for value:0x2afd2042da5759ea size:0x8 Big endian:0x0 to memory:0x6f19e5fae0 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000006f19e5fae0 mem-ID=0 size=8 element-size=8 type=Data data=ea5957da4220fd2a
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6f19e5fae0 end_addr=0x6f19e5fae7
[notice]{DataBlock::Setup} allocate memory for value:0x2afd204683d61a50 size:0x8 Big endian:0x0 to memory:0x6f19e5fae8 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000006f19e5fae8 mem-ID=0 size=8 element-size=8 type=Data data=501ad6834620fd2a
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6f19e5fae8 end_addr=0x6f19e5faef
[notice]{DataBlock::Setup} allocate memory for value:0x2afd200fc953e750 size:0x8 Big endian:0x0 to memory:0x6f19e5faf0 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000006f19e5faf0 mem-ID=0 size=8 element-size=8 type=Data data=50e753c90f20fd2a
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6f19e5faf0 end_addr=0x6f19e5faf7
[notice]{DataBlock::Setup} allocate memory for value:0x2afd1fec908d8498 size:0x8 Big endian:0x0 to memory:0x6f19e5faf8 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000006f19e5faf8 mem-ID=0 size=8 element-size=8 type=Data data=98848d90ec1ffd2a
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6f19e5faf8 end_addr=0x6f19e5faff
[notice]{DataBlock::Clear} data units are cleared!
[info]{RegisterReserver::ReserveRegister} Reserving register: v11, access: Write, reserve type: User
[info]{Generator::AddLoadRegisterAmbleRequests} register v11 should be reserved now: 1
[info]{RegisterReserver::ReserveRegister} Reserving register: x10, access: Write, reserve type: User
[info]{Generator::AddLoadRegisterAmbleRequests} register x10 should be reserved now: 1
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x150 value 0x150
[info] opname=rd
[notice]Committing instruction "LUI x31, 336" at 0x80011458=>[0]0x80011458 (0x150fb7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011458 mem-ID=0 size=4 element-size=4 type=Instruction data=b70f1500
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011458 end_addr=0x8001145b
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x31 value 0x150000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x8001145c
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x719 value 0x719
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x31, x31, 1817" at 0x8001145c=>[0]0x8001145c (0x719f8f9b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008001145c mem-ID=0 size=4 element-size=4 type=Instruction data=9b8f9f71
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8001145c end_addr=0x8001145f
[notice]retire dest stage: 3, access: 0x0, size: 1, type: 0
[info]current source entropy:5, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x31 value 0x150719, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011460
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xe value 0xe
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x31, x31, 0xe" at 0x80011460=>[0]0x80011460 (0xef9f93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011460 mem-ID=0 size=4 element-size=4 type=Instruction data=939fef00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011460 end_addr=0x80011463
[info]current source entropy:5, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x31 value 0x541c64000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011464
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x2c0 value 0x2c0
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x31, x31, 704" at 0x80011464=>[0]0x80011464 (0x2c0f8f93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011464 mem-ID=0 size=4 element-size=4 type=Instruction data=938f0f2c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011464 end_addr=0x80011467
[info]current source entropy:5, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x31 value 0x541c642c0, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011468
[notice]Generating: VL1RE8.V##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[debug]choice tree name: Data alignment choice name: Aligned set weight: 50
[debug]choice tree name: Data alignment choice name: Unaligned set weight: 14
[info]constraint already forced, ignore reservation check
[info] opname=vd
[info] opname=LoadStore-rs1
[notice]Operand : LoadStore-rs1 mask 0x0 value 0x0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x0=>part 1 PA [0]0x0 size=1, part 2 PA [0]0x0 size=0
[notice]Committing instruction "VL1RE8.V v10, x31" at 0x80011468=>[0]0x80011468 (0x28f8507) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011468 mem-ID=0 size=4 element-size=4 type=Instruction data=07858f02
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011468 end_addr=0x8001146b
[info]current source entropy:5, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x8001146c
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v10_0 value 0x2afd1fdd84f76f8c, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v10_1 value 0x2afd2005a1726b80, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v10_2 value 0x2afd1ff1c89665b0, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v10_3 value 0x2afd1fe3e4482a52, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v10_4 value 0x2afd2001c7692b04, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v10_5 value 0x2afd2025ceb9fe10, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v10_6 value 0x2afd1ffb462925c6, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v10_7 value 0x2afd202b7e83ab98, mask 0xffffffffffffffff
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x379 value 0x379
[info] opname=rd
[notice]Committing instruction "LUI x13, 889" at 0x8001146c=>[0]0x8001146c (0x3796b7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008001146c mem-ID=0 size=4 element-size=4 type=Instruction data=b7963700
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8001146c end_addr=0x8001146f
[info]current dest entropy:1, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x13 value 0x379000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011470
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xcf3 value 0xcf3
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x13, x13, -781" at 0x80011470=>[0]0x80011470 (0xcf36869b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011470 mem-ID=0 size=4 element-size=4 type=Instruction data=9b8636cf
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011470 end_addr=0x80011473
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x13 value 0x378cf3, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011474
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0x11 value 0x11
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x13, x13, 0x11" at 0x80011474=>[0]0x80011474 (0x1169693) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011474 mem-ID=0 size=4 element-size=4 type=Instruction data=93961601
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011474 end_addr=0x80011477
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x13 value 0x6f19e60000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011478
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xac0 value 0xac0
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x13, x13, -1344" at 0x80011478=>[0]0x80011478 (0xac068693) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011478 mem-ID=0 size=4 element-size=4 type=Instruction data=938606ac
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011478 end_addr=0x8001147b
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x13 value 0x6f19e5fac0, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x8001147c
[notice]Generating: VL1RE8.V##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[debug]choice tree name: Data alignment choice name: Aligned set weight: 50
[debug]choice tree name: Data alignment choice name: Unaligned set weight: 14
[info]constraint already forced, ignore reservation check
[info] opname=vd
[info] opname=LoadStore-rs1
[notice]Operand : LoadStore-rs1 mask 0x0 value 0x0
[info]{GenInstructionAgent::HandleNotification} new register initialization: v11
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x0=>part 1 PA [0]0x0 size=1, part 2 PA [0]0x0 size=0
[notice]Committing instruction "VL1RE8.V v11, x13" at 0x8001147c=>[0]0x8001147c (0x2868587) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008001147c mem-ID=0 size=4 element-size=4 type=Instruction data=87858602
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8001147c end_addr=0x8001147f
[info]current source entropy:6, resource type: 0
[info]{ GenInstructionAgent::SendInitsToISS} writing register v11_0 initial value 0x6597cac6251a1ceb
[SimApiHANDCAR::WriteRegister] v11_0 0x6597cac6251a1ceb/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v11_1 initial value 0xbb038eb08a5d3923
[SimApiHANDCAR::WriteRegister] v11_1 0xbb038eb08a5d3923/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v11_2 initial value 0xf98916208bc5ba3f
[SimApiHANDCAR::WriteRegister] v11_2 0xf98916208bc5ba3f/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v11_3 initial value 0x79a3328a58ec47fe
[SimApiHANDCAR::WriteRegister] v11_3 0x79a3328a58ec47fe/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v11_4 initial value 0xb61b42ba0bd73097
[SimApiHANDCAR::WriteRegister] v11_4 0xb61b42ba0bd73097/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v11_5 initial value 0xdb287e32cb89de8a
[SimApiHANDCAR::WriteRegister] v11_5 0xdb287e32cb89de8a/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v11_6 initial value 0x397f044b5c6a2d1a
[SimApiHANDCAR::WriteRegister] v11_6 0x397f044b5c6a2d1a/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v11_7 initial value 0xe150366e0c8626b9
[SimApiHANDCAR::WriteRegister] v11_7 0xe150366e0c8626b9/0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011480
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v11_0 value 0x2afd1fdb224142aa, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v11_1 value 0x2afd204362adbcec, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v11_2 value 0x2afd2045f9081268, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v11_3 value 0x2afd1fdf5ea64ff4, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v11_4 value 0x2afd2042da5759ea, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v11_5 value 0x2afd204683d61a50, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v11_6 value 0x2afd200fc953e750, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v11_7 value 0x2afd1fec908d8498, mask 0xffffffffffffffff
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x6a81 value 0x6a81
[info] opname=rd
[notice]Committing instruction "LUI x10, 27265" at 0x80011480=>[0]0x80011480 (0x6a81537) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011480 mem-ID=0 size=4 element-size=4 type=Instruction data=3715a806
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011480 end_addr=0x80011483
[info]current dest entropy:1, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x10 value 0x6a81000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011484
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x701 value 0x701
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x10, x10, 1793" at 0x80011484=>[0]0x80011484 (0x7015051b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011484 mem-ID=0 size=4 element-size=4 type=Instruction data=1b051570
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011484 end_addr=0x80011487
[notice]retire source stage: d, access: 0x11, size: 1, type: 0
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x10 value 0x6a81701, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011488
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x10, x10, 0xc" at 0x80011488=>[0]0x80011488 (0xc51513) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011488 mem-ID=0 size=4 element-size=4 type=Instruction data=1315c500
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011488 end_addr=0x8001148b
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x10 value 0x6a81701000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x8001148c
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x6d9 value 0x6d9
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x10, x10, 1753" at 0x8001148c=>[0]0x8001148c (0x6d950513) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008001148c mem-ID=0 size=4 element-size=4 type=Instruction data=1305956d
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8001148c end_addr=0x8001148f
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x10 value 0x6a817016d9, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011490
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xd value 0xd
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x10, x10, 0xd" at 0x80011490=>[0]0x80011490 (0xd51513) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011490 mem-ID=0 size=4 element-size=4 type=Instruction data=1315d500
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011490 end_addr=0x80011493
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x10 value 0xd502e02db2000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011494
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x6cf value 0x6cf
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x10, x10, 1743" at 0x80011494=>[0]0x80011494 (0x6cf50513) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011494 mem-ID=0 size=4 element-size=4 type=Instruction data=1305f56c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011494 end_addr=0x80011497
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x10 value 0xd502e02db26cf, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011498
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x10, x10, 0xc" at 0x80011498=>[0]0x80011498 (0xc51513) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011498 mem-ID=0 size=4 element-size=4 type=Instruction data=1315c500
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011498 end_addr=0x8001149b
[notice]retire source stage: 12, access: 0x18, size: 1, type: 0
[info]current source entropy:5, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x10 value 0xd502e02db26cf000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x8001149c
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x772 value 0x772
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x10, x10, 1906" at 0x8001149c=>[0]0x8001149c (0x77250513) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008001149c mem-ID=0 size=4 element-size=4 type=Instruction data=13052577
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8001149c end_addr=0x8001149f
[info]current source entropy:5, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x10 value 0xd502e02db26cf772, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800114a0
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : CommitInstruction
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0xb376466fe=>part 1 PA [0]0xb376466fe size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0xb376466fe=>part 1 PA [0]0xb376466fe size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0xb376466fe=>part 1 PA [0]0xb376466fe size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0xb376466fe=>part 1 PA [0]0xb376466fe size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000000b376466fe mem-ID=0 size=2 element-size=2 type=Data data=48ed
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0xb376466fe end_addr=0xb376466ff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3353df62f2=>part 1 PA [0]0x3353df62f2 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3353df62f2=>part 1 PA [0]0x3353df62f2 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3353df62f2=>part 1 PA [0]0x3353df62f2 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3353df62f2=>part 1 PA [0]0x3353df62f2 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000003353df62f2 mem-ID=0 size=2 element-size=2 type=Data data=2e87
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3353df62f2 end_addr=0x3353df62f3
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1f7b035d22=>part 1 PA [0]0x1f7b035d22 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1f7b035d22=>part 1 PA [0]0x1f7b035d22 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1f7b035d22=>part 1 PA [0]0x1f7b035d22 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1f7b035d22=>part 1 PA [0]0x1f7b035d22 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001f7b035d22 mem-ID=0 size=2 element-size=2 type=Data data=87cd
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1f7b035d22 end_addr=0x1f7b035d23
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1196b521c4=>part 1 PA [0]0x1196b521c4 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1196b521c4=>part 1 PA [0]0x1196b521c4 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1196b521c4=>part 1 PA [0]0x1196b521c4 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1196b521c4=>part 1 PA [0]0x1196b521c4 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001196b521c4 mem-ID=0 size=2 element-size=2 type=Data data=1905
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1196b521c4 end_addr=0x1196b521c5
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2f79d62276=>part 1 PA [0]0x2f79d62276 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2f79d62276=>part 1 PA [0]0x2f79d62276 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2f79d62276=>part 1 PA [0]0x2f79d62276 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2f79d62276=>part 1 PA [0]0x2f79d62276 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000002f79d62276 mem-ID=0 size=2 element-size=2 type=Data data=1969
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2f79d62276 end_addr=0x2f79d62277
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x538126f582=>part 1 PA [0]0x538126f582 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x538126f582=>part 1 PA [0]0x538126f582 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x538126f582=>part 1 PA [0]0x538126f582 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x538126f582=>part 1 PA [0]0x538126f582 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000538126f582 mem-ID=0 size=2 element-size=2 type=Data data=4188
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x538126f582 end_addr=0x538126f583
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x28f8961d38=>part 1 PA [0]0x28f8961d38 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x28f8961d38=>part 1 PA [0]0x28f8961d38 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x28f8961d38=>part 1 PA [0]0x28f8961d38 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x28f8961d38=>part 1 PA [0]0x28f8961d38 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000028f8961d38 mem-ID=0 size=2 element-size=2 type=Data data=a579
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x28f8961d38 end_addr=0x28f8961d39
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5930f0a30a=>part 1 PA [0]0x5930f0a30a size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5930f0a30a=>part 1 PA [0]0x5930f0a30a size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5930f0a30a=>part 1 PA [0]0x5930f0a30a size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5930f0a30a=>part 1 PA [0]0x5930f0a30a size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000005930f0a30a mem-ID=0 size=2 element-size=2 type=Data data=41ac
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5930f0a30a end_addr=0x5930f0a30b
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x8d4ae3a1c=>part 1 PA [0]0x8d4ae3a1c size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x8d4ae3a1c=>part 1 PA [0]0x8d4ae3a1c size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x8d4ae3a1c=>part 1 PA [0]0x8d4ae3a1c size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x8d4ae3a1c=>part 1 PA [0]0x8d4ae3a1c size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000008d4ae3a1c mem-ID=0 size=2 element-size=2 type=Data data=8060
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8d4ae3a1c end_addr=0x8d4ae3a1d
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x71151ab45e=>part 1 PA [0]0x71151ab45e size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x71151ab45e=>part 1 PA [0]0x71151ab45e size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x71151ab45e=>part 1 PA [0]0x71151ab45e size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x71151ab45e=>part 1 PA [0]0x71151ab45e size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000071151ab45e mem-ID=0 size=2 element-size=2 type=Data data=714f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x71151ab45e end_addr=0x71151ab45f
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x73ab7509da=>part 1 PA [0]0x73ab7509da size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x73ab7509da=>part 1 PA [0]0x73ab7509da size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x73ab7509da=>part 1 PA [0]0x73ab7509da size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x73ab7509da=>part 1 PA [0]0x73ab7509da size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000073ab7509da mem-ID=0 size=2 element-size=2 type=Data data=8812
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x73ab7509da end_addr=0x73ab7509db
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0xd11134766=>part 1 PA [0]0xd11134766 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0xd11134766=>part 1 PA [0]0xd11134766 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0xd11134766=>part 1 PA [0]0xd11134766 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0xd11134766=>part 1 PA [0]0xd11134766 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000000d11134766 mem-ID=0 size=2 element-size=2 type=Data data=2ba6
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0xd11134766 end_addr=0xd11134767
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x708cc4515c=>part 1 PA [0]0x708cc4515c size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x708cc4515c=>part 1 PA [0]0x708cc4515c size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x708cc4515c=>part 1 PA [0]0x708cc4515c size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x708cc4515c=>part 1 PA [0]0x708cc4515c size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000708cc4515c mem-ID=0 size=2 element-size=2 type=Data data=e771
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x708cc4515c end_addr=0x708cc4515d
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x74364311c2=>part 1 PA [0]0x74364311c2 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x74364311c2=>part 1 PA [0]0x74364311c2 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x74364311c2=>part 1 PA [0]0x74364311c2 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x74364311c2=>part 1 PA [0]0x74364311c2 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000074364311c2 mem-ID=0 size=2 element-size=2 type=Data data=7446
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x74364311c2 end_addr=0x74364311c3
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3d7bc0dec2=>part 1 PA [0]0x3d7bc0dec2 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3d7bc0dec2=>part 1 PA [0]0x3d7bc0dec2 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3d7bc0dec2=>part 1 PA [0]0x3d7bc0dec2 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3d7bc0dec2=>part 1 PA [0]0x3d7bc0dec2 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000003d7bc0dec2 mem-ID=0 size=2 element-size=2 type=Data data=d43f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3d7bc0dec2 end_addr=0x3d7bc0dec3
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1a42fa7c0a=>part 1 PA [0]0x1a42fa7c0a size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1a42fa7c0a=>part 1 PA [0]0x1a42fa7c0a size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1a42fa7c0a=>part 1 PA [0]0x1a42fa7c0a size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1a42fa7c0a=>part 1 PA [0]0x1a42fa7c0a size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001a42fa7c0a mem-ID=0 size=2 element-size=2 type=Data data=c57b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1a42fa7c0a end_addr=0x1a42fa7c0b
[notice]Committing instruction "VSUXEI64.V v3, x10, v10, Vector result" at 0x800114a0=>[0]0x800114a0 (0x4a571a7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800114a0 mem-ID=0 size=4 element-size=4 type=Instruction data=a771a504
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800114a0 end_addr=0x800114a3
[info]current source entropy:5, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800114a4
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x1196b521c4
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x2f79d62276
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x538126f582
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x5930f0a30a
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x71151ab45e
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0xd11134766
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x708cc4515c
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x1a42fa7c0a
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : RegisterReservation
[info]{RegisterReserver::UnreserveRegister} Unreserve register: v10, access: Write, reserve type: User
[info]{GenSequenceAgent::RegisterReservation} register reservation do? 0 reg v10 attrs Write is reserved? 0
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : RegisterReservation
[info]{RegisterReserver::UnreserveRegister} Unreserve register: v11, access: Write, reserve type: User
[info]{GenSequenceAgent::RegisterReservation} register reservation do? 0 reg v11 attrs Write is reserved? 0
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : RegisterReservation
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x10, access: Write, reserve type: User
[info]{GenSequenceAgent::RegisterReservation} register reservation do? 0 reg x10 attrs Write is reserved? 0
[notice]GenQueryAgent::HandleQuery : InstructionRecord
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 3
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]Generating: VLUXEI8.V##RISCV
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[debug]choice tree name: Data alignment choice name: Aligned set weight: 50
[debug]choice tree name: Data alignment choice name: Unaligned set weight: 14
[info] opname=vd
[info]Operand vd No Dependency constraint
[info] opname=vm
[info] opname=LoadStore-rs1-vs2
[notice]Operand : LoadStore-rs1-vs2 mask 0x0 value 0x0
[info]Operand rs1 No Dependency constraint
[info]Operand vs2 No Dependency constraint
[notice]{VectorIndexedLoadStoreOperand::GenerateWithPreamble} generated target address 0x302d6a367b alignment 1 data size 2 base value 0x302d6a3669
[info]{AddressingOperand::Generate} generated with preamble
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} preventing all data page faults.
[notice]{DataBlock::Setup} generate data block start address...0x143bdebf80 with size:64 and align:64
[notice]{DataBlock::Setup} allocate memory for value:0x12 size:0x1 Big endian:0x0 to memory:0x143bdebf80 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000143bdebf80 mem-ID=0 size=1 element-size=1 type=Data data=12
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x143bdebf80 end_addr=0x143bdebf80
[notice]{DataBlock::Setup} allocate memory for value:0x73 size:0x1 Big endian:0x0 to memory:0x143bdebf81 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000143bdebf81 mem-ID=0 size=1 element-size=1 type=Data data=73
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x143bdebf81 end_addr=0x143bdebf81
[notice]{DataBlock::Setup} allocate memory for value:0xa0 size:0x1 Big endian:0x0 to memory:0x143bdebf82 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000143bdebf82 mem-ID=0 size=1 element-size=1 type=Data data=a0
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x143bdebf82 end_addr=0x143bdebf82
[notice]{DataBlock::Setup} allocate memory for value:0x9d size:0x1 Big endian:0x0 to memory:0x143bdebf83 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000143bdebf83 mem-ID=0 size=1 element-size=1 type=Data data=9d
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x143bdebf83 end_addr=0x143bdebf83
[notice]{DataBlock::Setup} allocate memory for value:0xe0 size:0x1 Big endian:0x0 to memory:0x143bdebf84 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000143bdebf84 mem-ID=0 size=1 element-size=1 type=Data data=e0
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x143bdebf84 end_addr=0x143bdebf84
[notice]{DataBlock::Setup} allocate memory for value:0xfc size:0x1 Big endian:0x0 to memory:0x143bdebf85 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000143bdebf85 mem-ID=0 size=1 element-size=1 type=Data data=fc
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x143bdebf85 end_addr=0x143bdebf85
[notice]{DataBlock::Setup} allocate memory for value:0x20 size:0x1 Big endian:0x0 to memory:0x143bdebf86 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000143bdebf86 mem-ID=0 size=1 element-size=1 type=Data data=20
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x143bdebf86 end_addr=0x143bdebf86
[notice]{DataBlock::Setup} allocate memory for value:0x89 size:0x1 Big endian:0x0 to memory:0x143bdebf87 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000143bdebf87 mem-ID=0 size=1 element-size=1 type=Data data=89
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x143bdebf87 end_addr=0x143bdebf87
[notice]{DataBlock::Setup} allocate memory for value:0xd size:0x1 Big endian:0x0 to memory:0x143bdebf88 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000143bdebf88 mem-ID=0 size=1 element-size=1 type=Data data=0d
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x143bdebf88 end_addr=0x143bdebf88
[notice]{DataBlock::Setup} allocate memory for value:0x16 size:0x1 Big endian:0x0 to memory:0x143bdebf89 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000143bdebf89 mem-ID=0 size=1 element-size=1 type=Data data=16
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x143bdebf89 end_addr=0x143bdebf89
[notice]{DataBlock::Setup} allocate memory for value:0x2b size:0x1 Big endian:0x0 to memory:0x143bdebf8a bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000143bdebf8a mem-ID=0 size=1 element-size=1 type=Data data=2b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x143bdebf8a end_addr=0x143bdebf8a
[notice]{DataBlock::Setup} allocate memory for value:0x8f size:0x1 Big endian:0x0 to memory:0x143bdebf8b bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000143bdebf8b mem-ID=0 size=1 element-size=1 type=Data data=8f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x143bdebf8b end_addr=0x143bdebf8b
[notice]{DataBlock::Setup} allocate memory for value:0x62 size:0x1 Big endian:0x0 to memory:0x143bdebf8c bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000143bdebf8c mem-ID=0 size=1 element-size=1 type=Data data=62
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x143bdebf8c end_addr=0x143bdebf8c
[notice]{DataBlock::Setup} allocate memory for value:0x86 size:0x1 Big endian:0x0 to memory:0x143bdebf8d bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000143bdebf8d mem-ID=0 size=1 element-size=1 type=Data data=86
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x143bdebf8d end_addr=0x143bdebf8d
[notice]{DataBlock::Setup} allocate memory for value:0x1d size:0x1 Big endian:0x0 to memory:0x143bdebf8e bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000143bdebf8e mem-ID=0 size=1 element-size=1 type=Data data=1d
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x143bdebf8e end_addr=0x143bdebf8e
[notice]{DataBlock::Setup} allocate memory for value:0x1f size:0x1 Big endian:0x0 to memory:0x143bdebf8f bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000143bdebf8f mem-ID=0 size=1 element-size=1 type=Data data=1f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x143bdebf8f end_addr=0x143bdebf8f
[notice]{DataBlock::Setup} allocate memory for value:0xa9 size:0x1 Big endian:0x0 to memory:0x143bdebf90 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000143bdebf90 mem-ID=0 size=1 element-size=1 type=Data data=a9
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x143bdebf90 end_addr=0x143bdebf90
[notice]{DataBlock::Setup} allocate memory for value:0xd3 size:0x1 Big endian:0x0 to memory:0x143bdebf91 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000143bdebf91 mem-ID=0 size=1 element-size=1 type=Data data=d3
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x143bdebf91 end_addr=0x143bdebf91
[notice]{DataBlock::Setup} allocate memory for value:0x6f size:0x1 Big endian:0x0 to memory:0x143bdebf92 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000143bdebf92 mem-ID=0 size=1 element-size=1 type=Data data=6f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x143bdebf92 end_addr=0x143bdebf92
[notice]{DataBlock::Setup} allocate memory for value:0x8a size:0x1 Big endian:0x0 to memory:0x143bdebf93 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000143bdebf93 mem-ID=0 size=1 element-size=1 type=Data data=8a
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x143bdebf93 end_addr=0x143bdebf93
[notice]{DataBlock::Setup} allocate memory for value:0x47 size:0x1 Big endian:0x0 to memory:0x143bdebf94 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000143bdebf94 mem-ID=0 size=1 element-size=1 type=Data data=47
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x143bdebf94 end_addr=0x143bdebf94
[notice]{DataBlock::Setup} allocate memory for value:0xe2 size:0x1 Big endian:0x0 to memory:0x143bdebf95 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000143bdebf95 mem-ID=0 size=1 element-size=1 type=Data data=e2
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x143bdebf95 end_addr=0x143bdebf95
[notice]{DataBlock::Setup} allocate memory for value:0xc2 size:0x1 Big endian:0x0 to memory:0x143bdebf96 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000143bdebf96 mem-ID=0 size=1 element-size=1 type=Data data=c2
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x143bdebf96 end_addr=0x143bdebf96
[notice]{DataBlock::Setup} allocate memory for value:0x69 size:0x1 Big endian:0x0 to memory:0x143bdebf97 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000143bdebf97 mem-ID=0 size=1 element-size=1 type=Data data=69
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x143bdebf97 end_addr=0x143bdebf97
[notice]{DataBlock::Setup} allocate memory for value:0xa3 size:0x1 Big endian:0x0 to memory:0x143bdebf98 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000143bdebf98 mem-ID=0 size=1 element-size=1 type=Data data=a3
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x143bdebf98 end_addr=0x143bdebf98
[notice]{DataBlock::Setup} allocate memory for value:0x9 size:0x1 Big endian:0x0 to memory:0x143bdebf99 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000143bdebf99 mem-ID=0 size=1 element-size=1 type=Data data=09
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x143bdebf99 end_addr=0x143bdebf99
[notice]{DataBlock::Setup} allocate memory for value:0xbb size:0x1 Big endian:0x0 to memory:0x143bdebf9a bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000143bdebf9a mem-ID=0 size=1 element-size=1 type=Data data=bb
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x143bdebf9a end_addr=0x143bdebf9a
[notice]{DataBlock::Setup} allocate memory for value:0xee size:0x1 Big endian:0x0 to memory:0x143bdebf9b bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000143bdebf9b mem-ID=0 size=1 element-size=1 type=Data data=ee
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x143bdebf9b end_addr=0x143bdebf9b
[notice]{DataBlock::Setup} allocate memory for value:0xd8 size:0x1 Big endian:0x0 to memory:0x143bdebf9c bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000143bdebf9c mem-ID=0 size=1 element-size=1 type=Data data=d8
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x143bdebf9c end_addr=0x143bdebf9c
[notice]{DataBlock::Setup} allocate memory for value:0xc2 size:0x1 Big endian:0x0 to memory:0x143bdebf9d bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000143bdebf9d mem-ID=0 size=1 element-size=1 type=Data data=c2
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x143bdebf9d end_addr=0x143bdebf9d
[notice]{DataBlock::Setup} allocate memory for value:0xf size:0x1 Big endian:0x0 to memory:0x143bdebf9e bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000143bdebf9e mem-ID=0 size=1 element-size=1 type=Data data=0f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x143bdebf9e end_addr=0x143bdebf9e
[notice]{DataBlock::Setup} allocate memory for value:0xda size:0x1 Big endian:0x0 to memory:0x143bdebf9f bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000143bdebf9f mem-ID=0 size=1 element-size=1 type=Data data=da
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x143bdebf9f end_addr=0x143bdebf9f
[notice]{DataBlock::Setup} allocate memory for value:0x1f size:0x1 Big endian:0x0 to memory:0x143bdebfa0 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000143bdebfa0 mem-ID=0 size=1 element-size=1 type=Data data=1f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x143bdebfa0 end_addr=0x143bdebfa0
[notice]{DataBlock::Setup} allocate memory for value:0x1a size:0x1 Big endian:0x0 to memory:0x143bdebfa1 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000143bdebfa1 mem-ID=0 size=1 element-size=1 type=Data data=1a
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x143bdebfa1 end_addr=0x143bdebfa1
[notice]{DataBlock::Setup} allocate memory for value:0x93 size:0x1 Big endian:0x0 to memory:0x143bdebfa2 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000143bdebfa2 mem-ID=0 size=1 element-size=1 type=Data data=93
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x143bdebfa2 end_addr=0x143bdebfa2
[notice]{DataBlock::Setup} allocate memory for value:0x4f size:0x1 Big endian:0x0 to memory:0x143bdebfa3 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000143bdebfa3 mem-ID=0 size=1 element-size=1 type=Data data=4f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x143bdebfa3 end_addr=0x143bdebfa3
[notice]{DataBlock::Setup} allocate memory for value:0x8a size:0x1 Big endian:0x0 to memory:0x143bdebfa4 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000143bdebfa4 mem-ID=0 size=1 element-size=1 type=Data data=8a
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x143bdebfa4 end_addr=0x143bdebfa4
[notice]{DataBlock::Setup} allocate memory for value:0x74 size:0x1 Big endian:0x0 to memory:0x143bdebfa5 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000143bdebfa5 mem-ID=0 size=1 element-size=1 type=Data data=74
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x143bdebfa5 end_addr=0x143bdebfa5
[notice]{DataBlock::Setup} allocate memory for value:0xa4 size:0x1 Big endian:0x0 to memory:0x143bdebfa6 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000143bdebfa6 mem-ID=0 size=1 element-size=1 type=Data data=a4
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x143bdebfa6 end_addr=0x143bdebfa6
[notice]{DataBlock::Setup} allocate memory for value:0x9 size:0x1 Big endian:0x0 to memory:0x143bdebfa7 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000143bdebfa7 mem-ID=0 size=1 element-size=1 type=Data data=09
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x143bdebfa7 end_addr=0x143bdebfa7
[notice]{DataBlock::Setup} allocate memory for value:0xcf size:0x1 Big endian:0x0 to memory:0x143bdebfa8 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000143bdebfa8 mem-ID=0 size=1 element-size=1 type=Data data=cf
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x143bdebfa8 end_addr=0x143bdebfa8
[notice]{DataBlock::Setup} allocate memory for value:0xb7 size:0x1 Big endian:0x0 to memory:0x143bdebfa9 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000143bdebfa9 mem-ID=0 size=1 element-size=1 type=Data data=b7
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x143bdebfa9 end_addr=0x143bdebfa9
[notice]{DataBlock::Setup} allocate memory for value:0x1b size:0x1 Big endian:0x0 to memory:0x143bdebfaa bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000143bdebfaa mem-ID=0 size=1 element-size=1 type=Data data=1b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x143bdebfaa end_addr=0x143bdebfaa
[notice]{DataBlock::Setup} allocate memory for value:0x2d size:0x1 Big endian:0x0 to memory:0x143bdebfab bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000143bdebfab mem-ID=0 size=1 element-size=1 type=Data data=2d
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x143bdebfab end_addr=0x143bdebfab
[notice]{DataBlock::Setup} allocate memory for value:0xa6 size:0x1 Big endian:0x0 to memory:0x143bdebfac bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000143bdebfac mem-ID=0 size=1 element-size=1 type=Data data=a6
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x143bdebfac end_addr=0x143bdebfac
[notice]{DataBlock::Setup} allocate memory for value:0x8f size:0x1 Big endian:0x0 to memory:0x143bdebfad bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000143bdebfad mem-ID=0 size=1 element-size=1 type=Data data=8f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x143bdebfad end_addr=0x143bdebfad
[notice]{DataBlock::Setup} allocate memory for value:0xdb size:0x1 Big endian:0x0 to memory:0x143bdebfae bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000143bdebfae mem-ID=0 size=1 element-size=1 type=Data data=db
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x143bdebfae end_addr=0x143bdebfae
[notice]{DataBlock::Setup} allocate memory for value:0x41 size:0x1 Big endian:0x0 to memory:0x143bdebfaf bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000143bdebfaf mem-ID=0 size=1 element-size=1 type=Data data=41
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x143bdebfaf end_addr=0x143bdebfaf
[notice]{DataBlock::Setup} allocate memory for value:0xe3 size:0x1 Big endian:0x0 to memory:0x143bdebfb0 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000143bdebfb0 mem-ID=0 size=1 element-size=1 type=Data data=e3
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x143bdebfb0 end_addr=0x143bdebfb0
[notice]{DataBlock::Setup} allocate memory for value:0xe4 size:0x1 Big endian:0x0 to memory:0x143bdebfb1 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000143bdebfb1 mem-ID=0 size=1 element-size=1 type=Data data=e4
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x143bdebfb1 end_addr=0x143bdebfb1
[notice]{DataBlock::Setup} allocate memory for value:0x74 size:0x1 Big endian:0x0 to memory:0x143bdebfb2 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000143bdebfb2 mem-ID=0 size=1 element-size=1 type=Data data=74
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x143bdebfb2 end_addr=0x143bdebfb2
[notice]{DataBlock::Setup} allocate memory for value:0x9f size:0x1 Big endian:0x0 to memory:0x143bdebfb3 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000143bdebfb3 mem-ID=0 size=1 element-size=1 type=Data data=9f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x143bdebfb3 end_addr=0x143bdebfb3
[notice]{DataBlock::Setup} allocate memory for value:0x1 size:0x1 Big endian:0x0 to memory:0x143bdebfb4 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000143bdebfb4 mem-ID=0 size=1 element-size=1 type=Data data=01
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x143bdebfb4 end_addr=0x143bdebfb4
[notice]{DataBlock::Setup} allocate memory for value:0x96 size:0x1 Big endian:0x0 to memory:0x143bdebfb5 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000143bdebfb5 mem-ID=0 size=1 element-size=1 type=Data data=96
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x143bdebfb5 end_addr=0x143bdebfb5
[notice]{DataBlock::Setup} allocate memory for value:0x14 size:0x1 Big endian:0x0 to memory:0x143bdebfb6 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000143bdebfb6 mem-ID=0 size=1 element-size=1 type=Data data=14
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x143bdebfb6 end_addr=0x143bdebfb6
[notice]{DataBlock::Setup} allocate memory for value:0x2 size:0x1 Big endian:0x0 to memory:0x143bdebfb7 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000143bdebfb7 mem-ID=0 size=1 element-size=1 type=Data data=02
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x143bdebfb7 end_addr=0x143bdebfb7
[notice]{DataBlock::Setup} allocate memory for value:0x33 size:0x1 Big endian:0x0 to memory:0x143bdebfb8 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000143bdebfb8 mem-ID=0 size=1 element-size=1 type=Data data=33
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x143bdebfb8 end_addr=0x143bdebfb8
[notice]{DataBlock::Setup} allocate memory for value:0x4e size:0x1 Big endian:0x0 to memory:0x143bdebfb9 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000143bdebfb9 mem-ID=0 size=1 element-size=1 type=Data data=4e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x143bdebfb9 end_addr=0x143bdebfb9
[notice]{DataBlock::Setup} allocate memory for value:0x2c size:0x1 Big endian:0x0 to memory:0x143bdebfba bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000143bdebfba mem-ID=0 size=1 element-size=1 type=Data data=2c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x143bdebfba end_addr=0x143bdebfba
[notice]{DataBlock::Setup} allocate memory for value:0x19 size:0x1 Big endian:0x0 to memory:0x143bdebfbb bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000143bdebfbb mem-ID=0 size=1 element-size=1 type=Data data=19
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x143bdebfbb end_addr=0x143bdebfbb
[notice]{DataBlock::Setup} allocate memory for value:0x77 size:0x1 Big endian:0x0 to memory:0x143bdebfbc bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000143bdebfbc mem-ID=0 size=1 element-size=1 type=Data data=77
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x143bdebfbc end_addr=0x143bdebfbc
[notice]{DataBlock::Setup} allocate memory for value:0x3 size:0x1 Big endian:0x0 to memory:0x143bdebfbd bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000143bdebfbd mem-ID=0 size=1 element-size=1 type=Data data=03
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x143bdebfbd end_addr=0x143bdebfbd
[notice]{DataBlock::Setup} allocate memory for value:0x4a size:0x1 Big endian:0x0 to memory:0x143bdebfbe bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000143bdebfbe mem-ID=0 size=1 element-size=1 type=Data data=4a
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x143bdebfbe end_addr=0x143bdebfbe
[notice]{DataBlock::Setup} allocate memory for value:0x1f size:0x1 Big endian:0x0 to memory:0x143bdebfbf bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000143bdebfbf mem-ID=0 size=1 element-size=1 type=Data data=1f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x143bdebfbf end_addr=0x143bdebfbf
[notice]{DataBlock::Clear} data units are cleared!
[info]{RegisterReserver::ReserveRegister} Reserving register: v19, access: Write, reserve type: User
[info]{Generator::AddLoadRegisterAmbleRequests} register v19 should be reserved now: 1
[info]{RegisterReserver::ReserveRegister} Reserving register: x15, access: Write, reserve type: User
[info]{Generator::AddLoadRegisterAmbleRequests} register x15 should be reserved now: 1
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x50f value 0x50f
[info] opname=rd
[notice]Committing instruction "LUI x29, 1295" at 0x800114a4=>[0]0x800114a4 (0x50feb7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800114a4 mem-ID=0 size=4 element-size=4 type=Instruction data=b7fe5000
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800114a4 end_addr=0x800114a7
[info]current dest entropy:1, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x29 value 0x50f000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800114a8
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xf7b value 0xf7b
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x29, x29, -133" at 0x800114a8=>[0]0x800114a8 (0xf7be8e9b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800114a8 mem-ID=0 size=4 element-size=4 type=Instruction data=9b8ebef7
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800114a8 end_addr=0x800114ab
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x29 value 0x50ef7b, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800114ac
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xe value 0xe
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x29, x29, 0xe" at 0x800114ac=>[0]0x800114ac (0xee9e93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800114ac mem-ID=0 size=4 element-size=4 type=Instruction data=939eee00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800114ac end_addr=0x800114af
[notice]retire source stage: 17, access: 0xf, size: 1, type: 0
[info]current source entropy:5, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x29 value 0x143bdec000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800114b0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xf80 value 0xf80
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x29, x29, -128" at 0x800114b0=>[0]0x800114b0 (0xf80e8e93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800114b0 mem-ID=0 size=4 element-size=4 type=Instruction data=938e0ef8
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800114b0 end_addr=0x800114b3
[info]current source entropy:5, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x29 value 0x143bdebf80, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800114b4
[notice]Generating: VL1RE8.V##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[debug]choice tree name: Data alignment choice name: Aligned set weight: 50
[debug]choice tree name: Data alignment choice name: Unaligned set weight: 14
[info]constraint already forced, ignore reservation check
[info] opname=vd
[info] opname=LoadStore-rs1
[notice]Operand : LoadStore-rs1 mask 0x0 value 0x0
[info]{GenInstructionAgent::HandleNotification} new register initialization: v19
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x0=>part 1 PA [0]0x0 size=1, part 2 PA [0]0x0 size=0
[notice]Committing instruction "VL1RE8.V v19, x29" at 0x800114b4=>[0]0x800114b4 (0x28e8987) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800114b4 mem-ID=0 size=4 element-size=4 type=Instruction data=87898e02
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800114b4 end_addr=0x800114b7
[info]current source entropy:5, resource type: 0
[info]{ GenInstructionAgent::SendInitsToISS} writing register v19_0 initial value 0xec7dbe5b4d3c1883
[SimApiHANDCAR::WriteRegister] v19_0 0xec7dbe5b4d3c1883/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v19_1 initial value 0x9bc71ddedfec8daa
[SimApiHANDCAR::WriteRegister] v19_1 0x9bc71ddedfec8daa/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v19_2 initial value 0x790dc275fce07d49
[SimApiHANDCAR::WriteRegister] v19_2 0x790dc275fce07d49/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v19_3 initial value 0x431c28098770701b
[SimApiHANDCAR::WriteRegister] v19_3 0x431c28098770701b/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v19_4 initial value 0x1bd9ed80db9fe501
[SimApiHANDCAR::WriteRegister] v19_4 0x1bd9ed80db9fe501/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v19_5 initial value 0x6decf5619c9750d
[SimApiHANDCAR::WriteRegister] v19_5 0x6decf5619c9750d/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v19_6 initial value 0x8bf73ac1241e1d7b
[SimApiHANDCAR::WriteRegister] v19_6 0x8bf73ac1241e1d7b/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v19_7 initial value 0xc27a9d02ba7aa37a
[SimApiHANDCAR::WriteRegister] v19_7 0xc27a9d02ba7aa37a/0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800114b8
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v19_0 value 0x8920fce09da07312, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v19_1 value 0x1f1d86628f2b160d, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v19_2 value 0x69c2e2478a6fd3a9, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v19_3 value 0xda0fc2d8eebb09a3, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v19_4 value 0x9a4748a4f931a1f, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v19_5 value 0x41db8fa62d1bb7cf, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v19_6 value 0x21496019f74e4e3, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v19_7 value 0x1f4a0377192c4e33, mask 0xffffffffffffffff
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x302d value 0x302d
[info] opname=rd
[notice]Committing instruction "LUI x15, 12333" at 0x800114b8=>[0]0x800114b8 (0x302d7b7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800114b8 mem-ID=0 size=4 element-size=4 type=Instruction data=b7d70203
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800114b8 end_addr=0x800114bb
[info]current dest entropy:1, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x15 value 0x302d000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800114bc
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x6a3 value 0x6a3
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x15, x15, 1699" at 0x800114bc=>[0]0x800114bc (0x6a37879b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800114bc mem-ID=0 size=4 element-size=4 type=Instruction data=9b87376a
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800114bc end_addr=0x800114bf
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x15 value 0x302d6a3, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800114c0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x15, x15, 0xc" at 0x800114c0=>[0]0x800114c0 (0xc79793) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800114c0 mem-ID=0 size=4 element-size=4 type=Instruction data=9397c700
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800114c0 end_addr=0x800114c3
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x15 value 0x302d6a3000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800114c4
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x669 value 0x669
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x15, x15, 1641" at 0x800114c4=>[0]0x800114c4 (0x66978793) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800114c4 mem-ID=0 size=4 element-size=4 type=Instruction data=93879766
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800114c4 end_addr=0x800114c7
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x15 value 0x302d6a3669, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800114c8
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : CommitInstruction
[info]{GenInstructionAgent::HandleNotification} new register initialization: v1
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x302d6a367b=>part 1 PA [0]0x302d6a367b size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x302d6a367b=>part 1 PA [0]0x302d6a367b size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x302d6a367b=>part 1 PA [0]0x302d6a367b size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x2e24
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x302d6a367b=>part 1 PA [0]0x302d6a367b size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000302d6a367b mem-ID=0 size=2 element-size=2 type=Data data=242e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x302d6a367b end_addr=0x302d6a367c
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x302d6a36dc=>part 1 PA [0]0x302d6a36dc size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x302d6a36dc=>part 1 PA [0]0x302d6a36dc size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x302d6a36dc=>part 1 PA [0]0x302d6a36dc size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x9d66
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x302d6a36dc=>part 1 PA [0]0x302d6a36dc size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000302d6a36dc mem-ID=0 size=2 element-size=2 type=Data data=669d
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x302d6a36dc end_addr=0x302d6a36dd
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x302d6a3709=>part 1 PA [0]0x302d6a3709 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x302d6a3709=>part 1 PA [0]0x302d6a3709 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x302d6a3709=>part 1 PA [0]0x302d6a3709 size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0xae54
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x302d6a3709=>part 1 PA [0]0x302d6a3709 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000302d6a3709 mem-ID=0 size=2 element-size=2 type=Data data=54ae
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x302d6a3709 end_addr=0x302d6a370a
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x302d6a3706=>part 1 PA [0]0x302d6a3706 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x302d6a3706=>part 1 PA [0]0x302d6a3706 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x302d6a3706=>part 1 PA [0]0x302d6a3706 size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x168e
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x302d6a3706=>part 1 PA [0]0x302d6a3706 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000302d6a3706 mem-ID=0 size=2 element-size=2 type=Data data=8e16
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x302d6a3706 end_addr=0x302d6a3707
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x302d6a3749=>part 1 PA [0]0x302d6a3749 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x302d6a3749=>part 1 PA [0]0x302d6a3749 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x302d6a3749=>part 1 PA [0]0x302d6a3749 size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x1e0c
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x302d6a3749=>part 1 PA [0]0x302d6a3749 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000302d6a3749 mem-ID=0 size=2 element-size=2 type=Data data=0c1e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x302d6a3749 end_addr=0x302d6a374a
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x302d6a3765=>part 1 PA [0]0x302d6a3765 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x302d6a3765=>part 1 PA [0]0x302d6a3765 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x302d6a3765=>part 1 PA [0]0x302d6a3765 size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateBranchPageRequest} exception type: InstructionPageFault exception name: InstructionPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0xf45c
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x302d6a3765=>part 1 PA [0]0x302d6a3765 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000302d6a3765 mem-ID=0 size=2 element-size=2 type=Data data=5cf4
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x302d6a3765 end_addr=0x302d6a3766
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x302d6a3689=>part 1 PA [0]0x302d6a3689 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x302d6a3689=>part 1 PA [0]0x302d6a3689 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x302d6a3689=>part 1 PA [0]0x302d6a3689 size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0xc970
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x302d6a3689=>part 1 PA [0]0x302d6a3689 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000302d6a3689 mem-ID=0 size=2 element-size=2 type=Data data=70c9
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x302d6a3689 end_addr=0x302d6a368a
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x302d6a36f2=>part 1 PA [0]0x302d6a36f2 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x302d6a36f2=>part 1 PA [0]0x302d6a36f2 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x302d6a36f2=>part 1 PA [0]0x302d6a36f2 size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x9714
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x302d6a36f2=>part 1 PA [0]0x302d6a36f2 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000302d6a36f2 mem-ID=0 size=2 element-size=2 type=Data data=1497
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x302d6a36f2 end_addr=0x302d6a36f3
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x302d6a3676=>part 1 PA [0]0x302d6a3676 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x302d6a3676=>part 1 PA [0]0x302d6a3676 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x302d6a3676=>part 1 PA [0]0x302d6a3676 size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0xe462
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x302d6a3676=>part 1 PA [0]0x302d6a3676 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000302d6a3676 mem-ID=0 size=2 element-size=2 type=Data data=62e4
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x302d6a3676 end_addr=0x302d6a3677
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x302d6a367f=>part 1 PA [0]0x302d6a367f size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x302d6a367f=>part 1 PA [0]0x302d6a367f size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x302d6a367f=>part 1 PA [0]0x302d6a367f size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x302d6a367f=>part 1 PA [0]0x302d6a367f size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000302d6a367f mem-ID=0 size=2 element-size=2 type=Data data=5156
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x302d6a367f end_addr=0x302d6a3680
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x302d6a3694=>part 1 PA [0]0x302d6a3694 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x302d6a3694=>part 1 PA [0]0x302d6a3694 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x302d6a3694=>part 1 PA [0]0x302d6a3694 size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x357c
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x302d6a3694=>part 1 PA [0]0x302d6a3694 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000302d6a3694 mem-ID=0 size=2 element-size=2 type=Data data=7c35
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x302d6a3694 end_addr=0x302d6a3695
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x302d6a36f8=>part 1 PA [0]0x302d6a36f8 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x302d6a36f8=>part 1 PA [0]0x302d6a36f8 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x302d6a36f8=>part 1 PA [0]0x302d6a36f8 size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x7092
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x302d6a36f8=>part 1 PA [0]0x302d6a36f8 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000302d6a36f8 mem-ID=0 size=2 element-size=2 type=Data data=9270
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x302d6a36f8 end_addr=0x302d6a36f9
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x302d6a36cb=>part 1 PA [0]0x302d6a36cb size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x302d6a36cb=>part 1 PA [0]0x302d6a36cb size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x302d6a36cb=>part 1 PA [0]0x302d6a36cb size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x302d6a36cb=>part 1 PA [0]0x302d6a36cb size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000302d6a36cb mem-ID=0 size=2 element-size=2 type=Data data=f6c1
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x302d6a36cb end_addr=0x302d6a36cc
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x302d6a36ef=>part 1 PA [0]0x302d6a36ef size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x302d6a36ef=>part 1 PA [0]0x302d6a36ef size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x302d6a36ef=>part 1 PA [0]0x302d6a36ef size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x3e84
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x302d6a36ef=>part 1 PA [0]0x302d6a36ef size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000302d6a36ef mem-ID=0 size=2 element-size=2 type=Data data=843e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x302d6a36ef end_addr=0x302d6a36f0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x302d6a3686=>part 1 PA [0]0x302d6a3686 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x302d6a3686=>part 1 PA [0]0x302d6a3686 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x302d6a3686=>part 1 PA [0]0x302d6a3686 size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0xfa38
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x302d6a3686=>part 1 PA [0]0x302d6a3686 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000302d6a3686 mem-ID=0 size=2 element-size=2 type=Data data=38fa
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x302d6a3686 end_addr=0x302d6a3687
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x302d6a3688=>part 1 PA [0]0x302d6a3688 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x302d6a3688=>part 1 PA [0]0x302d6a3688 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x302d6a3688=>part 1 PA [0]0x302d6a3688 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x302d6a3688=>part 1 PA [0]0x302d6a3688 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000302d6a3688 mem-ID=0 size=2 element-size=2 type=Data data=7770
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x302d6a3688 end_addr=0x302d6a3689
[notice]Committing instruction "VLUXEI8.V v1, x15, v19, Unmasked" at 0x800114c8=>[0]0x800114c8 (0x7378087) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800114c8 mem-ID=0 size=4 element-size=4 type=Instruction data=87803707
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800114c8 end_addr=0x800114cb
[info]current source entropy:6, resource type: 0
[info]{ GenInstructionAgent::SendInitsToISS} writing register v1_0 initial value 0x44d653d26e75b0f1
[SimApiHANDCAR::WriteRegister] v1_0 0x44d653d26e75b0f1/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v1_1 initial value 0x5908f3ad6b54b6e0
[SimApiHANDCAR::WriteRegister] v1_1 0x5908f3ad6b54b6e0/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v1_2 initial value 0x9e98b5ed0c235ce4
[SimApiHANDCAR::WriteRegister] v1_2 0x9e98b5ed0c235ce4/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v1_3 initial value 0x1fd9898386ffbdc1
[SimApiHANDCAR::WriteRegister] v1_3 0x1fd9898386ffbdc1/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v1_4 initial value 0xfe2ad7130afbf961
[SimApiHANDCAR::WriteRegister] v1_4 0xfe2ad7130afbf961/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v1_5 initial value 0xd230dc8fd7cf762a
[SimApiHANDCAR::WriteRegister] v1_5 0xd230dc8fd7cf762a/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v1_6 initial value 0x8f37ca045c6ba52d
[SimApiHANDCAR::WriteRegister] v1_6 0x8f37ca045c6ba52d/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v1_7 initial value 0x9794bd5ab1728073
[SimApiHANDCAR::WriteRegister] v1_7 0x9794bd5ab1728073/0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x3a7bf00000
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mcause value 0x4, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mepc value 0x800114c8, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mtval value 0x302d6a367b, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register vstart value 0x0, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register privilege value 0x3, mask 0x3
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x3a7bf00000
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v1_0 value 0x44d653d26e75b0f1, mask 0xffffffffffffffff
[notice]{GenInstructionAgent::UpdateExceptionEvent} exception ID: 0x4 attributes: 761935483 description: enter_m
[notice]{GenExceptionAgent::HandleException} exception ID 0x4, enter_m
[notice]VM states: PrivilegeLevel=M MODE=1 MPRV=0 TVM=0 Current Regime: VmPagingRegime Regime Type:M
[notice]{GenExceptionAgentRISCV::NeedRecoveryAddress} found ec value for mcause: 4
[notice]{GenExceptionAgentRISCV::NeedRecoveryAddress} recovery_exception set to: 0
[notice]New Exception Recorded: LoadAddrMisaligned. Exception taken to level 3.
[info]{GenInstructionAgent::ExecuteHandler} starting PC=0x3a7bf00000=>[Default]0x3a7bf00000 memory attributes: 0x3
[notice]Generator mode changed to: ReExe,Exception,NoEscape from: IssSim
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x0 value 0x3a7bf00004, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x3a7bf00080
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x12 value 0x4, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x3a7bf00084
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x12 value 0x8, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x3a7bf00088
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x12 value 0x4, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x3a7bf0008c
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x27 value 0x3a7bf0008c, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x3a7bf00090
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x27 value 0x3a7bf000a0, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x3a7bf00094
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x12 value 0x10, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x3a7bf00098
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x27 value 0x3a7bf000b0, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x3a7bf0009c
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x0 value 0x3a7bf000a0, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x3a7bf000b0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x0 value 0x3a7bf000b4, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x3a7bf00104
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x27 value 0x800114c8, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x3a7bf00108
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x27 value 0x800114cc, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x3a7bf0010c
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mepc value 0x800114cc, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x0 value 0x800114c8, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x3a7bf00110
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register privilege value 0x3, mask 0x3
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800114cc
[notice]{GenInstructionAgent::UpdateExceptionEvent} exception ID: 0x4e attributes: 0 description: exit_mret
[notice]{GenExceptionAgent::HandleException} exception ID 0x4e, exit_mret
[notice]VM states: PrivilegeLevel=M MODE=1 MPRV=0 TVM=0 Current Regime: VmPagingRegime Regime Type:M
[notice]Generator mode changed to: IssSim from: ReExe,Exception,NoEscape
[notice]{GenInstructionAgent::ExceptionReturn} returned from exception to PC 0x800114cc re-execution? 0
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : RegisterReservation
[info]{RegisterReserver::UnreserveRegister} Unreserve register: v19, access: Write, reserve type: User
[info]{GenSequenceAgent::RegisterReservation} register reservation do? 0 reg v19 attrs Write is reserved? 0
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : RegisterReservation
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x15, access: Write, reserve type: User
[info]{GenSequenceAgent::RegisterReservation} register reservation do? 0 reg x15 attrs Write is reserved? 0
[notice]GenQueryAgent::HandleQuery : InstructionRecord
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 1
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 3
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]Generating: VLUXEI8.V##RISCV
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[debug]choice tree name: Data alignment choice name: Aligned set weight: 50
[debug]choice tree name: Data alignment choice name: Unaligned set weight: 14
[info] opname=vd
[info]Operand vd No Dependency constraint
[info] opname=vm
[info] opname=LoadStore-rs1-vs2
[notice]Operand : LoadStore-rs1-vs2 mask 0x0 value 0x0
[info]{ResourceDependence::GetInterDependenceConstraint} GPR, OnSource entropy stable? 0
[info]Operand rs1 No Dependency constraint
[info]Operand vs2 No Dependency constraint
[notice]{VectorIndexedLoadStoreOperand::GenerateWithPreamble} generated target address 0x3f91f631f6 alignment 2 data size 2 base value 0x3f91f630fa
[info]{AddressingOperand::Generate} generated with preamble
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} preventing all data page faults.
[notice]{DataBlock::Setup} generate data block start address...0x653b3ea600 with size:64 and align:64
[notice]{DataBlock::Setup} allocate memory for value:0xfc size:0x1 Big endian:0x0 to memory:0x653b3ea600 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000653b3ea600 mem-ID=0 size=1 element-size=1 type=Data data=fc
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x653b3ea600 end_addr=0x653b3ea600
[notice]{DataBlock::Setup} allocate memory for value:0xfc size:0x1 Big endian:0x0 to memory:0x653b3ea601 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000653b3ea601 mem-ID=0 size=1 element-size=1 type=Data data=fc
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x653b3ea601 end_addr=0x653b3ea601
[notice]{DataBlock::Setup} allocate memory for value:0xc6 size:0x1 Big endian:0x0 to memory:0x653b3ea602 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000653b3ea602 mem-ID=0 size=1 element-size=1 type=Data data=c6
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x653b3ea602 end_addr=0x653b3ea602
[notice]{DataBlock::Setup} allocate memory for value:0x58 size:0x1 Big endian:0x0 to memory:0x653b3ea603 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000653b3ea603 mem-ID=0 size=1 element-size=1 type=Data data=58
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x653b3ea603 end_addr=0x653b3ea603
[notice]{DataBlock::Setup} allocate memory for value:0xb6 size:0x1 Big endian:0x0 to memory:0x653b3ea604 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000653b3ea604 mem-ID=0 size=1 element-size=1 type=Data data=b6
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x653b3ea604 end_addr=0x653b3ea604
[notice]{DataBlock::Setup} allocate memory for value:0xa0 size:0x1 Big endian:0x0 to memory:0x653b3ea605 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000653b3ea605 mem-ID=0 size=1 element-size=1 type=Data data=a0
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x653b3ea605 end_addr=0x653b3ea605
[notice]{DataBlock::Setup} allocate memory for value:0xba size:0x1 Big endian:0x0 to memory:0x653b3ea606 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000653b3ea606 mem-ID=0 size=1 element-size=1 type=Data data=ba
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x653b3ea606 end_addr=0x653b3ea606
[notice]{DataBlock::Setup} allocate memory for value:0xa0 size:0x1 Big endian:0x0 to memory:0x653b3ea607 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000653b3ea607 mem-ID=0 size=1 element-size=1 type=Data data=a0
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x653b3ea607 end_addr=0x653b3ea607
[notice]{DataBlock::Setup} allocate memory for value:0x90 size:0x1 Big endian:0x0 to memory:0x653b3ea608 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000653b3ea608 mem-ID=0 size=1 element-size=1 type=Data data=90
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x653b3ea608 end_addr=0x653b3ea608
[notice]{DataBlock::Setup} allocate memory for value:0x72 size:0x1 Big endian:0x0 to memory:0x653b3ea609 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000653b3ea609 mem-ID=0 size=1 element-size=1 type=Data data=72
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x653b3ea609 end_addr=0x653b3ea609
[notice]{DataBlock::Setup} allocate memory for value:0x84 size:0x1 Big endian:0x0 to memory:0x653b3ea60a bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000653b3ea60a mem-ID=0 size=1 element-size=1 type=Data data=84
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x653b3ea60a end_addr=0x653b3ea60a
[notice]{DataBlock::Setup} allocate memory for value:0xec size:0x1 Big endian:0x0 to memory:0x653b3ea60b bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000653b3ea60b mem-ID=0 size=1 element-size=1 type=Data data=ec
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x653b3ea60b end_addr=0x653b3ea60b
[notice]{DataBlock::Setup} allocate memory for value:0xf6 size:0x1 Big endian:0x0 to memory:0x653b3ea60c bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000653b3ea60c mem-ID=0 size=1 element-size=1 type=Data data=f6
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x653b3ea60c end_addr=0x653b3ea60c
[notice]{DataBlock::Setup} allocate memory for value:0x9c size:0x1 Big endian:0x0 to memory:0x653b3ea60d bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000653b3ea60d mem-ID=0 size=1 element-size=1 type=Data data=9c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x653b3ea60d end_addr=0x653b3ea60d
[notice]{DataBlock::Setup} allocate memory for value:0x28 size:0x1 Big endian:0x0 to memory:0x653b3ea60e bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000653b3ea60e mem-ID=0 size=1 element-size=1 type=Data data=28
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x653b3ea60e end_addr=0x653b3ea60e
[notice]{DataBlock::Setup} allocate memory for value:0x78 size:0x1 Big endian:0x0 to memory:0x653b3ea60f bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000653b3ea60f mem-ID=0 size=1 element-size=1 type=Data data=78
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x653b3ea60f end_addr=0x653b3ea60f
[notice]{DataBlock::Setup} allocate memory for value:0xc5 size:0x1 Big endian:0x0 to memory:0x653b3ea610 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000653b3ea610 mem-ID=0 size=1 element-size=1 type=Data data=c5
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x653b3ea610 end_addr=0x653b3ea610
[notice]{DataBlock::Setup} allocate memory for value:0xb7 size:0x1 Big endian:0x0 to memory:0x653b3ea611 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000653b3ea611 mem-ID=0 size=1 element-size=1 type=Data data=b7
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x653b3ea611 end_addr=0x653b3ea611
[notice]{DataBlock::Setup} allocate memory for value:0xe0 size:0x1 Big endian:0x0 to memory:0x653b3ea612 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000653b3ea612 mem-ID=0 size=1 element-size=1 type=Data data=e0
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x653b3ea612 end_addr=0x653b3ea612
[notice]{DataBlock::Setup} allocate memory for value:0x47 size:0x1 Big endian:0x0 to memory:0x653b3ea613 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000653b3ea613 mem-ID=0 size=1 element-size=1 type=Data data=47
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x653b3ea613 end_addr=0x653b3ea613
[notice]{DataBlock::Setup} allocate memory for value:0xc7 size:0x1 Big endian:0x0 to memory:0x653b3ea614 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000653b3ea614 mem-ID=0 size=1 element-size=1 type=Data data=c7
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x653b3ea614 end_addr=0x653b3ea614
[notice]{DataBlock::Setup} allocate memory for value:0xce size:0x1 Big endian:0x0 to memory:0x653b3ea615 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000653b3ea615 mem-ID=0 size=1 element-size=1 type=Data data=ce
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x653b3ea615 end_addr=0x653b3ea615
[notice]{DataBlock::Setup} allocate memory for value:0xe2 size:0x1 Big endian:0x0 to memory:0x653b3ea616 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000653b3ea616 mem-ID=0 size=1 element-size=1 type=Data data=e2
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x653b3ea616 end_addr=0x653b3ea616
[notice]{DataBlock::Setup} allocate memory for value:0xad size:0x1 Big endian:0x0 to memory:0x653b3ea617 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000653b3ea617 mem-ID=0 size=1 element-size=1 type=Data data=ad
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x653b3ea617 end_addr=0x653b3ea617
[notice]{DataBlock::Setup} allocate memory for value:0xa8 size:0x1 Big endian:0x0 to memory:0x653b3ea618 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000653b3ea618 mem-ID=0 size=1 element-size=1 type=Data data=a8
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x653b3ea618 end_addr=0x653b3ea618
[notice]{DataBlock::Setup} allocate memory for value:0xd6 size:0x1 Big endian:0x0 to memory:0x653b3ea619 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000653b3ea619 mem-ID=0 size=1 element-size=1 type=Data data=d6
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x653b3ea619 end_addr=0x653b3ea619
[notice]{DataBlock::Setup} allocate memory for value:0x8f size:0x1 Big endian:0x0 to memory:0x653b3ea61a bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000653b3ea61a mem-ID=0 size=1 element-size=1 type=Data data=8f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x653b3ea61a end_addr=0x653b3ea61a
[notice]{DataBlock::Setup} allocate memory for value:0x9f size:0x1 Big endian:0x0 to memory:0x653b3ea61b bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000653b3ea61b mem-ID=0 size=1 element-size=1 type=Data data=9f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x653b3ea61b end_addr=0x653b3ea61b
[notice]{DataBlock::Setup} allocate memory for value:0x75 size:0x1 Big endian:0x0 to memory:0x653b3ea61c bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000653b3ea61c mem-ID=0 size=1 element-size=1 type=Data data=75
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x653b3ea61c end_addr=0x653b3ea61c
[notice]{DataBlock::Setup} allocate memory for value:0xc3 size:0x1 Big endian:0x0 to memory:0x653b3ea61d bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000653b3ea61d mem-ID=0 size=1 element-size=1 type=Data data=c3
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x653b3ea61d end_addr=0x653b3ea61d
[notice]{DataBlock::Setup} allocate memory for value:0xb size:0x1 Big endian:0x0 to memory:0x653b3ea61e bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000653b3ea61e mem-ID=0 size=1 element-size=1 type=Data data=0b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x653b3ea61e end_addr=0x653b3ea61e
[notice]{DataBlock::Setup} allocate memory for value:0x3d size:0x1 Big endian:0x0 to memory:0x653b3ea61f bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000653b3ea61f mem-ID=0 size=1 element-size=1 type=Data data=3d
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x653b3ea61f end_addr=0x653b3ea61f
[notice]{DataBlock::Setup} allocate memory for value:0x56 size:0x1 Big endian:0x0 to memory:0x653b3ea620 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000653b3ea620 mem-ID=0 size=1 element-size=1 type=Data data=56
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x653b3ea620 end_addr=0x653b3ea620
[notice]{DataBlock::Setup} allocate memory for value:0xf0 size:0x1 Big endian:0x0 to memory:0x653b3ea621 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000653b3ea621 mem-ID=0 size=1 element-size=1 type=Data data=f0
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x653b3ea621 end_addr=0x653b3ea621
[notice]{DataBlock::Setup} allocate memory for value:0xd0 size:0x1 Big endian:0x0 to memory:0x653b3ea622 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000653b3ea622 mem-ID=0 size=1 element-size=1 type=Data data=d0
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x653b3ea622 end_addr=0x653b3ea622
[notice]{DataBlock::Setup} allocate memory for value:0x21 size:0x1 Big endian:0x0 to memory:0x653b3ea623 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000653b3ea623 mem-ID=0 size=1 element-size=1 type=Data data=21
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x653b3ea623 end_addr=0x653b3ea623
[notice]{DataBlock::Setup} allocate memory for value:0x5a size:0x1 Big endian:0x0 to memory:0x653b3ea624 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000653b3ea624 mem-ID=0 size=1 element-size=1 type=Data data=5a
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x653b3ea624 end_addr=0x653b3ea624
[notice]{DataBlock::Setup} allocate memory for value:0x60 size:0x1 Big endian:0x0 to memory:0x653b3ea625 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000653b3ea625 mem-ID=0 size=1 element-size=1 type=Data data=60
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x653b3ea625 end_addr=0x653b3ea625
[notice]{DataBlock::Setup} allocate memory for value:0x6e size:0x1 Big endian:0x0 to memory:0x653b3ea626 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000653b3ea626 mem-ID=0 size=1 element-size=1 type=Data data=6e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x653b3ea626 end_addr=0x653b3ea626
[notice]{DataBlock::Setup} allocate memory for value:0xdf size:0x1 Big endian:0x0 to memory:0x653b3ea627 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000653b3ea627 mem-ID=0 size=1 element-size=1 type=Data data=df
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x653b3ea627 end_addr=0x653b3ea627
[notice]{DataBlock::Setup} allocate memory for value:0xf2 size:0x1 Big endian:0x0 to memory:0x653b3ea628 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000653b3ea628 mem-ID=0 size=1 element-size=1 type=Data data=f2
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x653b3ea628 end_addr=0x653b3ea628
[notice]{DataBlock::Setup} allocate memory for value:0xa3 size:0x1 Big endian:0x0 to memory:0x653b3ea629 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000653b3ea629 mem-ID=0 size=1 element-size=1 type=Data data=a3
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x653b3ea629 end_addr=0x653b3ea629
[notice]{DataBlock::Setup} allocate memory for value:0x97 size:0x1 Big endian:0x0 to memory:0x653b3ea62a bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000653b3ea62a mem-ID=0 size=1 element-size=1 type=Data data=97
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x653b3ea62a end_addr=0x653b3ea62a
[notice]{DataBlock::Setup} allocate memory for value:0x9a size:0x1 Big endian:0x0 to memory:0x653b3ea62b bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000653b3ea62b mem-ID=0 size=1 element-size=1 type=Data data=9a
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x653b3ea62b end_addr=0x653b3ea62b
[notice]{DataBlock::Setup} allocate memory for value:0x40 size:0x1 Big endian:0x0 to memory:0x653b3ea62c bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000653b3ea62c mem-ID=0 size=1 element-size=1 type=Data data=40
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x653b3ea62c end_addr=0x653b3ea62c
[notice]{DataBlock::Setup} allocate memory for value:0xf4 size:0x1 Big endian:0x0 to memory:0x653b3ea62d bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000653b3ea62d mem-ID=0 size=1 element-size=1 type=Data data=f4
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x653b3ea62d end_addr=0x653b3ea62d
[notice]{DataBlock::Setup} allocate memory for value:0xa7 size:0x1 Big endian:0x0 to memory:0x653b3ea62e bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000653b3ea62e mem-ID=0 size=1 element-size=1 type=Data data=a7
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x653b3ea62e end_addr=0x653b3ea62e
[notice]{DataBlock::Setup} allocate memory for value:0xc6 size:0x1 Big endian:0x0 to memory:0x653b3ea62f bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000653b3ea62f mem-ID=0 size=1 element-size=1 type=Data data=c6
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x653b3ea62f end_addr=0x653b3ea62f
[notice]{DataBlock::Setup} allocate memory for value:0x9a size:0x1 Big endian:0x0 to memory:0x653b3ea630 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000653b3ea630 mem-ID=0 size=1 element-size=1 type=Data data=9a
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x653b3ea630 end_addr=0x653b3ea630
[notice]{DataBlock::Setup} allocate memory for value:0x18 size:0x1 Big endian:0x0 to memory:0x653b3ea631 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000653b3ea631 mem-ID=0 size=1 element-size=1 type=Data data=18
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x653b3ea631 end_addr=0x653b3ea631
[notice]{DataBlock::Setup} allocate memory for value:0xdd size:0x1 Big endian:0x0 to memory:0x653b3ea632 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000653b3ea632 mem-ID=0 size=1 element-size=1 type=Data data=dd
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x653b3ea632 end_addr=0x653b3ea632
[notice]{DataBlock::Setup} allocate memory for value:0x34 size:0x1 Big endian:0x0 to memory:0x653b3ea633 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000653b3ea633 mem-ID=0 size=1 element-size=1 type=Data data=34
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x653b3ea633 end_addr=0x653b3ea633
[notice]{DataBlock::Setup} allocate memory for value:0x70 size:0x1 Big endian:0x0 to memory:0x653b3ea634 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000653b3ea634 mem-ID=0 size=1 element-size=1 type=Data data=70
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x653b3ea634 end_addr=0x653b3ea634
[notice]{DataBlock::Setup} allocate memory for value:0xe9 size:0x1 Big endian:0x0 to memory:0x653b3ea635 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000653b3ea635 mem-ID=0 size=1 element-size=1 type=Data data=e9
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x653b3ea635 end_addr=0x653b3ea635
[notice]{DataBlock::Setup} allocate memory for value:0xcb size:0x1 Big endian:0x0 to memory:0x653b3ea636 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000653b3ea636 mem-ID=0 size=1 element-size=1 type=Data data=cb
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x653b3ea636 end_addr=0x653b3ea636
[notice]{DataBlock::Setup} allocate memory for value:0x1d size:0x1 Big endian:0x0 to memory:0x653b3ea637 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000653b3ea637 mem-ID=0 size=1 element-size=1 type=Data data=1d
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x653b3ea637 end_addr=0x653b3ea637
[notice]{DataBlock::Setup} allocate memory for value:0x1f size:0x1 Big endian:0x0 to memory:0x653b3ea638 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000653b3ea638 mem-ID=0 size=1 element-size=1 type=Data data=1f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x653b3ea638 end_addr=0x653b3ea638
[notice]{DataBlock::Setup} allocate memory for value:0xd1 size:0x1 Big endian:0x0 to memory:0x653b3ea639 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000653b3ea639 mem-ID=0 size=1 element-size=1 type=Data data=d1
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x653b3ea639 end_addr=0x653b3ea639
[notice]{DataBlock::Setup} allocate memory for value:0x40 size:0x1 Big endian:0x0 to memory:0x653b3ea63a bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000653b3ea63a mem-ID=0 size=1 element-size=1 type=Data data=40
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x653b3ea63a end_addr=0x653b3ea63a
[notice]{DataBlock::Setup} allocate memory for value:0xbb size:0x1 Big endian:0x0 to memory:0x653b3ea63b bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000653b3ea63b mem-ID=0 size=1 element-size=1 type=Data data=bb
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x653b3ea63b end_addr=0x653b3ea63b
[notice]{DataBlock::Setup} allocate memory for value:0xd1 size:0x1 Big endian:0x0 to memory:0x653b3ea63c bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000653b3ea63c mem-ID=0 size=1 element-size=1 type=Data data=d1
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x653b3ea63c end_addr=0x653b3ea63c
[notice]{DataBlock::Setup} allocate memory for value:0x21 size:0x1 Big endian:0x0 to memory:0x653b3ea63d bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000653b3ea63d mem-ID=0 size=1 element-size=1 type=Data data=21
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x653b3ea63d end_addr=0x653b3ea63d
[notice]{DataBlock::Setup} allocate memory for value:0x38 size:0x1 Big endian:0x0 to memory:0x653b3ea63e bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000653b3ea63e mem-ID=0 size=1 element-size=1 type=Data data=38
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x653b3ea63e end_addr=0x653b3ea63e
[notice]{DataBlock::Setup} allocate memory for value:0xe0 size:0x1 Big endian:0x0 to memory:0x653b3ea63f bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000653b3ea63f mem-ID=0 size=1 element-size=1 type=Data data=e0
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x653b3ea63f end_addr=0x653b3ea63f
[notice]{DataBlock::Clear} data units are cleared!
[info]{RegisterReserver::ReserveRegister} Reserving register: v31, access: Write, reserve type: User
[info]{Generator::AddLoadRegisterAmbleRequests} register v31 should be reserved now: 1
[info]{RegisterReserver::ReserveRegister} Reserving register: x14, access: Write, reserve type: User
[info]{Generator::AddLoadRegisterAmbleRequests} register x14 should be reserved now: 1
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x329e value 0x329e
[info] opname=rd
[notice]Committing instruction "LUI x28, 12958" at 0x800114cc=>[0]0x800114cc (0x329ee37) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800114cc mem-ID=0 size=4 element-size=4 type=Instruction data=37ee2903
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800114cc end_addr=0x800114cf
[info]current dest entropy:1, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x28 value 0x329e000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800114d0
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x9f5 value 0x9f5
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x28, x28, -1547" at 0x800114d0=>[0]0x800114d0 (0x9f5e0e1b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800114d0 mem-ID=0 size=4 element-size=4 type=Instruction data=1b0e5e9f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800114d0 end_addr=0x800114d3
[info]current source entropy:7, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x28 value 0x329d9f5, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800114d4
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xd value 0xd
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x28, x28, 0xd" at 0x800114d4=>[0]0x800114d4 (0xde1e13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800114d4 mem-ID=0 size=4 element-size=4 type=Instruction data=131ede00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800114d4 end_addr=0x800114d7
[notice]retire source stage: 1, access: 0x1e, size: 1, type: 0
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x28 value 0x653b3ea000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800114d8
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x600 value 0x600
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x28, x28, 1536" at 0x800114d8=>[0]0x800114d8 (0x600e0e13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800114d8 mem-ID=0 size=4 element-size=4 type=Instruction data=130e0e60
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800114d8 end_addr=0x800114db
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x28 value 0x653b3ea600, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800114dc
[notice]Generating: VL1RE8.V##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[debug]choice tree name: Data alignment choice name: Aligned set weight: 50
[debug]choice tree name: Data alignment choice name: Unaligned set weight: 14
[info]constraint already forced, ignore reservation check
[info] opname=vd
[info] opname=LoadStore-rs1
[notice]Operand : LoadStore-rs1 mask 0x0 value 0x0
[info]{GenInstructionAgent::HandleNotification} new register initialization: v31
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x0=>part 1 PA [0]0x0 size=1, part 2 PA [0]0x0 size=0
[notice]Committing instruction "VL1RE8.V v31, x28" at 0x800114dc=>[0]0x800114dc (0x28e0f87) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800114dc mem-ID=0 size=4 element-size=4 type=Instruction data=870f8e02
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800114dc end_addr=0x800114df
[info]current source entropy:6, resource type: 0
[info]{ GenInstructionAgent::SendInitsToISS} writing register v31_0 initial value 0x28b7f6883ca46b65
[SimApiHANDCAR::WriteRegister] v31_0 0x28b7f6883ca46b65/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v31_1 initial value 0x5928b9793dec48ab
[SimApiHANDCAR::WriteRegister] v31_1 0x5928b9793dec48ab/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v31_2 initial value 0x9ae0cc12e0dfca85
[SimApiHANDCAR::WriteRegister] v31_2 0x9ae0cc12e0dfca85/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v31_3 initial value 0xd48aaa2d36ec22bf
[SimApiHANDCAR::WriteRegister] v31_3 0xd48aaa2d36ec22bf/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v31_4 initial value 0xdfc4b2211b7b8bd3
[SimApiHANDCAR::WriteRegister] v31_4 0xdfc4b2211b7b8bd3/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v31_5 initial value 0x1c0d5fdc003a3b55
[SimApiHANDCAR::WriteRegister] v31_5 0x1c0d5fdc003a3b55/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v31_6 initial value 0x67df84d403fb4852
[SimApiHANDCAR::WriteRegister] v31_6 0x67df84d403fb4852/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v31_7 initial value 0x5698f943b2704389
[SimApiHANDCAR::WriteRegister] v31_7 0x5698f943b2704389/0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800114e0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v31_0 value 0xa0baa0b658c6fcfc, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v31_1 value 0x78289cf6ec847290, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v31_2 value 0xade2cec747e0b7c5, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v31_3 value 0x3d0bc3759f8fd6a8, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v31_4 value 0xdf6e605a21d0f056, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v31_5 value 0xc6a7f4409a97a3f2, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v31_6 value 0x1dcbe97034dd189a, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v31_7 value 0xe03821d1bb40d11f, mask 0xffffffffffffffff
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x3f92 value 0x3f92
[info] opname=rd
[notice]Committing instruction "LUI x14, 16274" at 0x800114e0=>[0]0x800114e0 (0x3f92737) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800114e0 mem-ID=0 size=4 element-size=4 type=Instruction data=3727f903
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800114e0 end_addr=0x800114e3
[info]current dest entropy:1, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x14 value 0x3f92000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800114e4
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xf63 value 0xf63
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x14, x14, -157" at 0x800114e4=>[0]0x800114e4 (0xf637071b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800114e4 mem-ID=0 size=4 element-size=4 type=Instruction data=1b0737f6
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800114e4 end_addr=0x800114e7
[info]current source entropy:7, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x14 value 0x3f91f63, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800114e8
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x14, x14, 0xc" at 0x800114e8=>[0]0x800114e8 (0xc71713) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800114e8 mem-ID=0 size=4 element-size=4 type=Instruction data=1317c700
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800114e8 end_addr=0x800114eb
[notice]retire source stage: 6, access: 0x1f, size: 1, type: 0
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x14 value 0x3f91f63000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800114ec
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xfa value 0xfa
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x14, x14, 250" at 0x800114ec=>[0]0x800114ec (0xfa70713) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800114ec mem-ID=0 size=4 element-size=4 type=Instruction data=1307a70f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800114ec end_addr=0x800114ef
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x14 value 0x3f91f630fa, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800114f0
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : CommitInstruction
[info]{GenInstructionAgent::HandleNotification} new register initialization: v9
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3f91f631f6=>part 1 PA [0]0x3f91f631f6 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3f91f631f6=>part 1 PA [0]0x3f91f631f6 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3f91f631f6=>part 1 PA [0]0x3f91f631f6 size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0xe524
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3f91f631f6=>part 1 PA [0]0x3f91f631f6 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000003f91f631f6 mem-ID=0 size=2 element-size=2 type=Data data=24e5
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3f91f631f6 end_addr=0x3f91f631f7
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3f91f631f6=>part 1 PA [0]0x3f91f631f6 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3f91f631c0=>part 1 PA [0]0x3f91f631c0 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3f91f631c0=>part 1 PA [0]0x3f91f631c0 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3f91f631c0=>part 1 PA [0]0x3f91f631c0 size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0xab9c
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3f91f631c0=>part 1 PA [0]0x3f91f631c0 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000003f91f631c0 mem-ID=0 size=2 element-size=2 type=Data data=9cab
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3f91f631c0 end_addr=0x3f91f631c1
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3f91f63152=>part 1 PA [0]0x3f91f63152 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3f91f63152=>part 1 PA [0]0x3f91f63152 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3f91f63152=>part 1 PA [0]0x3f91f63152 size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateBranchPageRequest} exception type: InstructionPageFault exception name: InstructionPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x74f0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3f91f63152=>part 1 PA [0]0x3f91f63152 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000003f91f63152 mem-ID=0 size=2 element-size=2 type=Data data=f074
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3f91f63152 end_addr=0x3f91f63153
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3f91f631b0=>part 1 PA [0]0x3f91f631b0 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3f91f631b0=>part 1 PA [0]0x3f91f631b0 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3f91f631b0=>part 1 PA [0]0x3f91f631b0 size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x5a4
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3f91f631b0=>part 1 PA [0]0x3f91f631b0 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000003f91f631b0 mem-ID=0 size=2 element-size=2 type=Data data=a405
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3f91f631b0 end_addr=0x3f91f631b1
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3f91f6319a=>part 1 PA [0]0x3f91f6319a size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3f91f6319a=>part 1 PA [0]0x3f91f6319a size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3f91f6319a=>part 1 PA [0]0x3f91f6319a size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x4898
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3f91f6319a=>part 1 PA [0]0x3f91f6319a size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000003f91f6319a mem-ID=0 size=2 element-size=2 type=Data data=9848
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3f91f6319a end_addr=0x3f91f6319b
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3f91f631b4=>part 1 PA [0]0x3f91f631b4 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3f91f631b4=>part 1 PA [0]0x3f91f631b4 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3f91f631b4=>part 1 PA [0]0x3f91f631b4 size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x75ae
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3f91f631b4=>part 1 PA [0]0x3f91f631b4 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000003f91f631b4 mem-ID=0 size=2 element-size=2 type=Data data=ae75
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3f91f631b4 end_addr=0x3f91f631b5
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3f91f6319a=>part 1 PA [0]0x3f91f6319a size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3f91f6318a=>part 1 PA [0]0x3f91f6318a size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3f91f6318a=>part 1 PA [0]0x3f91f6318a size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3f91f6318a=>part 1 PA [0]0x3f91f6318a size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0xfb3c
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3f91f6318a=>part 1 PA [0]0x3f91f6318a size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000003f91f6318a mem-ID=0 size=2 element-size=2 type=Data data=3cfb
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3f91f6318a end_addr=0x3f91f6318b
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3f91f6316c=>part 1 PA [0]0x3f91f6316c size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3f91f6316c=>part 1 PA [0]0x3f91f6316c size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3f91f6316c=>part 1 PA [0]0x3f91f6316c size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x2ca0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3f91f6316c=>part 1 PA [0]0x3f91f6316c size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000003f91f6316c mem-ID=0 size=2 element-size=2 type=Data data=a02c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3f91f6316c end_addr=0x3f91f6316d
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3f91f6317e=>part 1 PA [0]0x3f91f6317e size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3f91f6317e=>part 1 PA [0]0x3f91f6317e size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3f91f6317e=>part 1 PA [0]0x3f91f6317e size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3f91f6317e=>part 1 PA [0]0x3f91f6317e size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000003f91f6317e mem-ID=0 size=2 element-size=2 type=Data data=e767
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3f91f6317e end_addr=0x3f91f6317f
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3f91f631e6=>part 1 PA [0]0x3f91f631e6 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3f91f631e6=>part 1 PA [0]0x3f91f631e6 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3f91f631e6=>part 1 PA [0]0x3f91f631e6 size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x3a76
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3f91f631e6=>part 1 PA [0]0x3f91f631e6 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000003f91f631e6 mem-ID=0 size=2 element-size=2 type=Data data=763a
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3f91f631e6 end_addr=0x3f91f631e7
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3f91f631f0=>part 1 PA [0]0x3f91f631f0 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3f91f631f0=>part 1 PA [0]0x3f91f631f0 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3f91f631f0=>part 1 PA [0]0x3f91f631f0 size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x65d6
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3f91f631f0=>part 1 PA [0]0x3f91f631f0 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000003f91f631f0 mem-ID=0 size=2 element-size=2 type=Data data=d665
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3f91f631f0 end_addr=0x3f91f631f1
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3f91f63196=>part 1 PA [0]0x3f91f63196 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3f91f63196=>part 1 PA [0]0x3f91f63196 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3f91f63196=>part 1 PA [0]0x3f91f63196 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3f91f63196=>part 1 PA [0]0x3f91f63196 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000003f91f63196 mem-ID=0 size=2 element-size=2 type=Data data=3387
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3f91f63196 end_addr=0x3f91f63197
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3f91f63122=>part 1 PA [0]0x3f91f63122 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3f91f63122=>part 1 PA [0]0x3f91f63122 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3f91f63122=>part 1 PA [0]0x3f91f63122 size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x49d8
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3f91f63122=>part 1 PA [0]0x3f91f63122 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000003f91f63122 mem-ID=0 size=2 element-size=2 type=Data data=d849
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3f91f63122 end_addr=0x3f91f63123
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3f91f63172=>part 1 PA [0]0x3f91f63172 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3f91f63172=>part 1 PA [0]0x3f91f63172 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3f91f63172=>part 1 PA [0]0x3f91f63172 size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0xde16
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3f91f63172=>part 1 PA [0]0x3f91f63172 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000003f91f63172 mem-ID=0 size=2 element-size=2 type=Data data=16de
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3f91f63172 end_addr=0x3f91f63173
[notice]Committing instruction "VLUXEI8.V v9, x14, v31, Vector result" at 0x800114f0=>[0]0x800114f0 (0x5f70487) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800114f0 mem-ID=0 size=4 element-size=4 type=Instruction data=8704f705
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800114f0 end_addr=0x800114f3
[info]current source entropy:6, resource type: 0
[info]{ GenInstructionAgent::SendInitsToISS} writing register v9_0 initial value 0x151591f0a4869e43
[SimApiHANDCAR::WriteRegister] v9_0 0x151591f0a4869e43/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v9_1 initial value 0xfd57379d7d91795a
[SimApiHANDCAR::WriteRegister] v9_1 0xfd57379d7d91795a/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v9_2 initial value 0x80a49ab8b6b74dc2
[SimApiHANDCAR::WriteRegister] v9_2 0x80a49ab8b6b74dc2/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v9_3 initial value 0x58f0a5e57c41dc94
[SimApiHANDCAR::WriteRegister] v9_3 0x58f0a5e57c41dc94/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v9_4 initial value 0xd8cb5092d2009356
[SimApiHANDCAR::WriteRegister] v9_4 0xd8cb5092d2009356/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v9_5 initial value 0x5c96614568291e43
[SimApiHANDCAR::WriteRegister] v9_5 0x5c96614568291e43/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v9_6 initial value 0xdbf31c5df37f41b6
[SimApiHANDCAR::WriteRegister] v9_6 0xdbf31c5df37f41b6/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v9_7 initial value 0x14ed9323b382a5e0
[SimApiHANDCAR::WriteRegister] v9_7 0x14ed9323b382a5e0/0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800114f4
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v9_0 value 0x74f091f0a4869e43, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v9_1 value 0x4898379d489805a4, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v9_2 value 0x3a769ab82ca04dc2, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v9_3 value 0xde16a5e57c4165d6, mask 0xffffffffffffffff
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : RegisterReservation
[info]{RegisterReserver::UnreserveRegister} Unreserve register: v31, access: Write, reserve type: User
[info]{GenSequenceAgent::RegisterReservation} register reservation do? 0 reg v31 attrs Write is reserved? 0
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : RegisterReservation
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x14, access: Write, reserve type: User
[info]{GenSequenceAgent::RegisterReservation} register reservation do? 0 reg x14 attrs Write is reserved? 0
[notice]GenQueryAgent::HandleQuery : InstructionRecord
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 1
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 3
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[info]{GenVirtualMemoryRequest::AddDetail} Size : 0x200 : GenVaRequest
[info]{GenVirtualMemoryRequest::AddDetail} Align : 0x8 : GenVaRequest
[info]{GenVirtualMemoryRequest::AddDetail} Type : D : GenVaRequest
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[notice]Generating: VLUXEI64.V##RISCV
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[debug]choice tree name: Data alignment choice name: Aligned set weight: 50
[debug]choice tree name: Data alignment choice name: Unaligned set weight: 14
[info] opname=vd
[info]Operand vd No Dependency constraint
[info] opname=vm
[info] opname=LoadStore-rs1-vs2
[info]{AddressSolver::SolveWithModes} choice: VectorIndexedMode: IndexSolutionChoices size 0x1
[info]{AddressSolver::SolveWithModes} choice: VectorIndexedMode: IndexSolutionChoices size 0x1
[info]{AddressSolver::SolveWithModes} choice: VectorIndexedMode: IndexSolutionChoices size 0x1
[notice]{LoadStoreOperand::GenerateNoPreamble} instruction: VLUXEI64.V##RISCV addressing-mode: VectorIndexedMode target address: 0x40c2118aa
[info]{AddressingOperand::Generate} generated without preamble
[info]{GenInstructionAgent::HandleNotification} new register initialization: x6
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x40c2118aa=>part 1 PA [0]0x40c2118aa size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x40c2118aa=>part 1 PA [0]0x40c2118aa size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x40c2118aa=>part 1 PA [0]0x40c2118aa size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x19e0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x40c2118aa=>part 1 PA [0]0x40c2118aa size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000040c2118aa mem-ID=0 size=2 element-size=2 type=Data data=e019
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x40c2118aa end_addr=0x40c2118ab
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2c289c149e=>part 1 PA [0]0x2c289c149e size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2c289c149e=>part 1 PA [0]0x2c289c149e size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2c289c149e=>part 1 PA [0]0x2c289c149e size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0xb140
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2c289c149e=>part 1 PA [0]0x2c289c149e size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000002c289c149e mem-ID=0 size=2 element-size=2 type=Data data=40b1
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2c289c149e end_addr=0x2c289c149f
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x184fc00ece=>part 1 PA [0]0x184fc00ece size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x184fc00ece=>part 1 PA [0]0x184fc00ece size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x184fc00ece=>part 1 PA [0]0x184fc00ece size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x5de6
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x184fc00ece=>part 1 PA [0]0x184fc00ece size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000184fc00ece mem-ID=0 size=2 element-size=2 type=Data data=e65d
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x184fc00ece end_addr=0x184fc00ecf
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0xa6b71d370=>part 1 PA [0]0xa6b71d370 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0xa6b71d370=>part 1 PA [0]0xa6b71d370 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0xa6b71d370=>part 1 PA [0]0xa6b71d370 size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x5f8a
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0xa6b71d370=>part 1 PA [0]0xa6b71d370 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000000a6b71d370 mem-ID=0 size=2 element-size=2 type=Data data=8a5f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0xa6b71d370 end_addr=0xa6b71d371
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x284e92d422=>part 1 PA [0]0x284e92d422 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x284e92d422=>part 1 PA [0]0x284e92d422 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x284e92d422=>part 1 PA [0]0x284e92d422 size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x748c
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x284e92d422=>part 1 PA [0]0x284e92d422 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000284e92d422 mem-ID=0 size=2 element-size=2 type=Data data=8c74
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x284e92d422 end_addr=0x284e92d423
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4c55e3a72e=>part 1 PA [0]0x4c55e3a72e size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4c55e3a72e=>part 1 PA [0]0x4c55e3a72e size=2, part 2 PA [32686]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4c55e3a72e=>part 1 PA [0]0x4c55e3a72e size=2, part 2 PA [32686]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x5350
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4c55e3a72e=>part 1 PA [0]0x4c55e3a72e size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000004c55e3a72e mem-ID=0 size=2 element-size=2 type=Data data=5053
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x4c55e3a72e end_addr=0x4c55e3a72f
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x21cd52cee4=>part 1 PA [0]0x21cd52cee4 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x21cd52cee4=>part 1 PA [0]0x21cd52cee4 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x21cd52cee4=>part 1 PA [0]0x21cd52cee4 size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0xdb4a
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x21cd52cee4=>part 1 PA [0]0x21cd52cee4 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000021cd52cee4 mem-ID=0 size=2 element-size=2 type=Data data=4adb
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x21cd52cee4 end_addr=0x21cd52cee5
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5205ad54b6=>part 1 PA [0]0x5205ad54b6 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5205ad54b6=>part 1 PA [0]0x5205ad54b6 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5205ad54b6=>part 1 PA [0]0x5205ad54b6 size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x8c2
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5205ad54b6=>part 1 PA [0]0x5205ad54b6 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000005205ad54b6 mem-ID=0 size=2 element-size=2 type=Data data=c208
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5205ad54b6 end_addr=0x5205ad54b7
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1a96aebc8=>part 1 PA [0]0x1a96aebc8 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1a96aebc8=>part 1 PA [0]0x1a96aebc8 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1a96aebc8=>part 1 PA [0]0x1a96aebc8 size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x4288
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1a96aebc8=>part 1 PA [0]0x1a96aebc8 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000001a96aebc8 mem-ID=0 size=2 element-size=2 type=Data data=8842
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1a96aebc8 end_addr=0x1a96aebc9
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x69e9d7660a=>part 1 PA [0]0x69e9d7660a size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x69e9d7660a=>part 1 PA [0]0x69e9d7660a size=2, part 2 PA [32686]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x69e9d7660a=>part 1 PA [0]0x69e9d7660a size=2, part 2 PA [32686]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0xa750
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x69e9d7660a=>part 1 PA [0]0x69e9d7660a size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000069e9d7660a mem-ID=0 size=2 element-size=2 type=Data data=50a7
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x69e9d7660a end_addr=0x69e9d7660b
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6c8031bb86=>part 1 PA [0]0x6c8031bb86 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6c8031bb86=>part 1 PA [0]0x6c8031bb86 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6c8031bb86=>part 1 PA [0]0x6c8031bb86 size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0xf862
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6c8031bb86=>part 1 PA [0]0x6c8031bb86 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000006c8031bb86 mem-ID=0 size=2 element-size=2 type=Data data=62f8
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6c8031bb86 end_addr=0x6c8031bb87
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5e5cff912=>part 1 PA [0]0x5e5cff912 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5e5cff912=>part 1 PA [0]0x5e5cff912 size=2, part 2 PA [32686]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5e5cff912=>part 1 PA [0]0x5e5cff912 size=2, part 2 PA [32686]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0xf106
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5e5cff912=>part 1 PA [0]0x5e5cff912 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000005e5cff912 mem-ID=0 size=2 element-size=2 type=Data data=06f1
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5e5cff912 end_addr=0x5e5cff913
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6961810308=>part 1 PA [0]0x6961810308 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6961810308=>part 1 PA [0]0x6961810308 size=2, part 2 PA [32686]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6961810308=>part 1 PA [0]0x6961810308 size=2, part 2 PA [32686]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x618e
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6961810308=>part 1 PA [0]0x6961810308 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000006961810308 mem-ID=0 size=2 element-size=2 type=Data data=8e61
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6961810308 end_addr=0x6961810309
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6d0affc36e=>part 1 PA [0]0x6d0affc36e size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6d0affc36e=>part 1 PA [0]0x6d0affc36e size=2, part 2 PA [32686]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6d0affc36e=>part 1 PA [0]0x6d0affc36e size=2, part 2 PA [32686]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x85ac
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6d0affc36e=>part 1 PA [0]0x6d0affc36e size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000006d0affc36e mem-ID=0 size=2 element-size=2 type=Data data=ac85
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6d0affc36e end_addr=0x6d0affc36f
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x36507d906e=>part 1 PA [0]0x36507d906e size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x36507d906e=>part 1 PA [0]0x36507d906e size=2, part 2 PA [32686]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x36507d906e=>part 1 PA [0]0x36507d906e size=2, part 2 PA [32686]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x9660
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x36507d906e=>part 1 PA [0]0x36507d906e size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000036507d906e mem-ID=0 size=2 element-size=2 type=Data data=6096
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x36507d906e end_addr=0x36507d906f
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1317b72db6=>part 1 PA [0]0x1317b72db6 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1317b72db6=>part 1 PA [0]0x1317b72db6 size=2, part 2 PA [32686]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1317b72db6=>part 1 PA [0]0x1317b72db6 size=2, part 2 PA [32686]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x5fd0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1317b72db6=>part 1 PA [0]0x1317b72db6 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001317b72db6 mem-ID=0 size=2 element-size=2 type=Data data=d05f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1317b72db6 end_addr=0x1317b72db7
[notice]Committing instruction "VLUXEI64.V v17, x6, v10, Unmasked" at 0x800114f4=>[0]0x800114f4 (0x6a37887) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800114f4 mem-ID=0 size=4 element-size=4 type=Instruction data=8778a306
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800114f4 end_addr=0x800114f7
[info]current source entropy:7, resource type: 0
[info]{ GenInstructionAgent::SendInitsToISS} writing register x6 initial value 0xd502e0268729a91e
[SimApiHANDCAR::WriteRegister] x6 0xd502e0268729a91e/0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800114f8
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v17_0 value 0x5f8a5de6b14019e0, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v17_1 value 0x8c2db4a5350748c, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v17_2 value 0xf106f862a7504288, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v17_3 value 0x5fd0966085ac618e, mask 0xffffffffffffffff
[notice]GenQueryAgent::HandleQuery : InstructionRecord
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 1
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 3
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[info]{GenVirtualMemoryRequest::AddDetail} Size : 0x200 : GenVaRequest
[info]{GenVirtualMemoryRequest::AddDetail} Align : 0x8 : GenVaRequest
[info]{GenVirtualMemoryRequest::AddDetail} Type : D : GenVaRequest
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[notice]Generating: VSOXEI8.V##RISCV
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[debug]choice tree name: Data alignment choice name: Aligned set weight: 50
[debug]choice tree name: Data alignment choice name: Unaligned set weight: 14
[info] opname=vs3
[info]Operand vs3 No Dependency constraint
[info] opname=vm
[info] opname=LoadStore-rs1-vs2
[notice]Operand : LoadStore-rs1-vs2 mask 0x0 value 0x0
[info]Operand rs1 No Dependency constraint
[info]Operand vs2 No Dependency constraint
[notice]{VectorIndexedLoadStoreOperand::GenerateWithPreamble} generated target address 0x1bc0f0ca88 alignment 2 data size 2 base value 0x1bc0f0c9a9
[info]{AddressingOperand::Generate} generated with preamble
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} preventing all data page faults.
[notice]{DataBlock::Setup} generate data block start address...0x158122ffc0 with size:64 and align:64
[notice]{DataBlock::Setup} allocate memory for value:0xdf size:0x1 Big endian:0x0 to memory:0x158122ffc0 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000158122ffc0 mem-ID=0 size=1 element-size=1 type=Data data=df
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x158122ffc0 end_addr=0x158122ffc0
[notice]{DataBlock::Setup} allocate memory for value:0x7d size:0x1 Big endian:0x0 to memory:0x158122ffc1 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000158122ffc1 mem-ID=0 size=1 element-size=1 type=Data data=7d
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x158122ffc1 end_addr=0x158122ffc1
[notice]{DataBlock::Setup} allocate memory for value:0x7f size:0x1 Big endian:0x0 to memory:0x158122ffc2 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000158122ffc2 mem-ID=0 size=1 element-size=1 type=Data data=7f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x158122ffc2 end_addr=0x158122ffc2
[notice]{DataBlock::Setup} allocate memory for value:0x13 size:0x1 Big endian:0x0 to memory:0x158122ffc3 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000158122ffc3 mem-ID=0 size=1 element-size=1 type=Data data=13
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x158122ffc3 end_addr=0x158122ffc3
[notice]{DataBlock::Setup} allocate memory for value:0xf3 size:0x1 Big endian:0x0 to memory:0x158122ffc4 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000158122ffc4 mem-ID=0 size=1 element-size=1 type=Data data=f3
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x158122ffc4 end_addr=0x158122ffc4
[notice]{DataBlock::Setup} allocate memory for value:0xaf size:0x1 Big endian:0x0 to memory:0x158122ffc5 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000158122ffc5 mem-ID=0 size=1 element-size=1 type=Data data=af
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x158122ffc5 end_addr=0x158122ffc5
[notice]{DataBlock::Setup} allocate memory for value:0x53 size:0x1 Big endian:0x0 to memory:0x158122ffc6 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000158122ffc6 mem-ID=0 size=1 element-size=1 type=Data data=53
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x158122ffc6 end_addr=0x158122ffc6
[notice]{DataBlock::Setup} allocate memory for value:0xfb size:0x1 Big endian:0x0 to memory:0x158122ffc7 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000158122ffc7 mem-ID=0 size=1 element-size=1 type=Data data=fb
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x158122ffc7 end_addr=0x158122ffc7
[notice]{DataBlock::Setup} allocate memory for value:0x57 size:0x1 Big endian:0x0 to memory:0x158122ffc8 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000158122ffc8 mem-ID=0 size=1 element-size=1 type=Data data=57
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x158122ffc8 end_addr=0x158122ffc8
[notice]{DataBlock::Setup} allocate memory for value:0x71 size:0x1 Big endian:0x0 to memory:0x158122ffc9 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000158122ffc9 mem-ID=0 size=1 element-size=1 type=Data data=71
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x158122ffc9 end_addr=0x158122ffc9
[notice]{DataBlock::Setup} allocate memory for value:0x69 size:0x1 Big endian:0x0 to memory:0x158122ffca bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000158122ffca mem-ID=0 size=1 element-size=1 type=Data data=69
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x158122ffca end_addr=0x158122ffca
[notice]{DataBlock::Setup} allocate memory for value:0x63 size:0x1 Big endian:0x0 to memory:0x158122ffcb bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000158122ffcb mem-ID=0 size=1 element-size=1 type=Data data=63
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x158122ffcb end_addr=0x158122ffcb
[notice]{DataBlock::Setup} allocate memory for value:0xfb size:0x1 Big endian:0x0 to memory:0x158122ffcc bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000158122ffcc mem-ID=0 size=1 element-size=1 type=Data data=fb
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x158122ffcc end_addr=0x158122ffcc
[notice]{DataBlock::Setup} allocate memory for value:0x2d size:0x1 Big endian:0x0 to memory:0x158122ffcd bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000158122ffcd mem-ID=0 size=1 element-size=1 type=Data data=2d
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x158122ffcd end_addr=0x158122ffcd
[notice]{DataBlock::Setup} allocate memory for value:0x79 size:0x1 Big endian:0x0 to memory:0x158122ffce bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000158122ffce mem-ID=0 size=1 element-size=1 type=Data data=79
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x158122ffce end_addr=0x158122ffce
[notice]{DataBlock::Setup} allocate memory for value:0x51 size:0x1 Big endian:0x0 to memory:0x158122ffcf bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000158122ffcf mem-ID=0 size=1 element-size=1 type=Data data=51
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x158122ffcf end_addr=0x158122ffcf
[notice]{DataBlock::Setup} allocate memory for value:0xa9 size:0x1 Big endian:0x0 to memory:0x158122ffd0 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000158122ffd0 mem-ID=0 size=1 element-size=1 type=Data data=a9
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x158122ffd0 end_addr=0x158122ffd0
[notice]{DataBlock::Setup} allocate memory for value:0xe6 size:0x1 Big endian:0x0 to memory:0x158122ffd1 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000158122ffd1 mem-ID=0 size=1 element-size=1 type=Data data=e6
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x158122ffd1 end_addr=0x158122ffd1
[notice]{DataBlock::Setup} allocate memory for value:0x89 size:0x1 Big endian:0x0 to memory:0x158122ffd2 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000158122ffd2 mem-ID=0 size=1 element-size=1 type=Data data=89
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x158122ffd2 end_addr=0x158122ffd2
[notice]{DataBlock::Setup} allocate memory for value:0xff size:0x1 Big endian:0x0 to memory:0x158122ffd3 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000158122ffd3 mem-ID=0 size=1 element-size=1 type=Data data=ff
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x158122ffd3 end_addr=0x158122ffd3
[notice]{DataBlock::Setup} allocate memory for value:0x2d size:0x1 Big endian:0x0 to memory:0x158122ffd4 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000158122ffd4 mem-ID=0 size=1 element-size=1 type=Data data=2d
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x158122ffd4 end_addr=0x158122ffd4
[notice]{DataBlock::Setup} allocate memory for value:0x91 size:0x1 Big endian:0x0 to memory:0x158122ffd5 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000158122ffd5 mem-ID=0 size=1 element-size=1 type=Data data=91
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x158122ffd5 end_addr=0x158122ffd5
[notice]{DataBlock::Setup} allocate memory for value:0xa6 size:0x1 Big endian:0x0 to memory:0x158122ffd6 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000158122ffd6 mem-ID=0 size=1 element-size=1 type=Data data=a6
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x158122ffd6 end_addr=0x158122ffd6
[notice]{DataBlock::Setup} allocate memory for value:0x7f size:0x1 Big endian:0x0 to memory:0x158122ffd7 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000158122ffd7 mem-ID=0 size=1 element-size=1 type=Data data=7f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x158122ffd7 end_addr=0x158122ffd7
[notice]{DataBlock::Setup} allocate memory for value:0xe1 size:0x1 Big endian:0x0 to memory:0x158122ffd8 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000158122ffd8 mem-ID=0 size=1 element-size=1 type=Data data=e1
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x158122ffd8 end_addr=0x158122ffd8
[notice]{DataBlock::Setup} allocate memory for value:0x99 size:0x1 Big endian:0x0 to memory:0x158122ffd9 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000158122ffd9 mem-ID=0 size=1 element-size=1 type=Data data=99
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x158122ffd9 end_addr=0x158122ffd9
[notice]{DataBlock::Setup} allocate memory for value:0x5f size:0x1 Big endian:0x0 to memory:0x158122ffda bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000158122ffda mem-ID=0 size=1 element-size=1 type=Data data=5f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x158122ffda end_addr=0x158122ffda
[notice]{DataBlock::Setup} allocate memory for value:0xe size:0x1 Big endian:0x0 to memory:0x158122ffdb bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000158122ffdb mem-ID=0 size=1 element-size=1 type=Data data=0e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x158122ffdb end_addr=0x158122ffdb
[notice]{DataBlock::Setup} allocate memory for value:0x7a size:0x1 Big endian:0x0 to memory:0x158122ffdc bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000158122ffdc mem-ID=0 size=1 element-size=1 type=Data data=7a
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x158122ffdc end_addr=0x158122ffdc
[notice]{DataBlock::Setup} allocate memory for value:0xe2 size:0x1 Big endian:0x0 to memory:0x158122ffdd bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000158122ffdd mem-ID=0 size=1 element-size=1 type=Data data=e2
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x158122ffdd end_addr=0x158122ffdd
[notice]{DataBlock::Setup} allocate memory for value:0xc7 size:0x1 Big endian:0x0 to memory:0x158122ffde bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000158122ffde mem-ID=0 size=1 element-size=1 type=Data data=c7
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x158122ffde end_addr=0x158122ffde
[notice]{DataBlock::Setup} allocate memory for value:0x3b size:0x1 Big endian:0x0 to memory:0x158122ffdf bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000158122ffdf mem-ID=0 size=1 element-size=1 type=Data data=3b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x158122ffdf end_addr=0x158122ffdf
[notice]{DataBlock::Setup} allocate memory for value:0x51 size:0x1 Big endian:0x0 to memory:0x158122ffe0 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000158122ffe0 mem-ID=0 size=1 element-size=1 type=Data data=51
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x158122ffe0 end_addr=0x158122ffe0
[notice]{DataBlock::Setup} allocate memory for value:0xf1 size:0x1 Big endian:0x0 to memory:0x158122ffe1 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000158122ffe1 mem-ID=0 size=1 element-size=1 type=Data data=f1
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x158122ffe1 end_addr=0x158122ffe1
[notice]{DataBlock::Setup} allocate memory for value:0x87 size:0x1 Big endian:0x0 to memory:0x158122ffe2 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000158122ffe2 mem-ID=0 size=1 element-size=1 type=Data data=87
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x158122ffe2 end_addr=0x158122ffe2
[notice]{DataBlock::Setup} allocate memory for value:0x96 size:0x1 Big endian:0x0 to memory:0x158122ffe3 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000158122ffe3 mem-ID=0 size=1 element-size=1 type=Data data=96
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x158122ffe3 end_addr=0x158122ffe3
[notice]{DataBlock::Setup} allocate memory for value:0xbf size:0x1 Big endian:0x0 to memory:0x158122ffe4 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000158122ffe4 mem-ID=0 size=1 element-size=1 type=Data data=bf
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x158122ffe4 end_addr=0x158122ffe4
[notice]{DataBlock::Setup} allocate memory for value:0x62 size:0x1 Big endian:0x0 to memory:0x158122ffe5 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000158122ffe5 mem-ID=0 size=1 element-size=1 type=Data data=62
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x158122ffe5 end_addr=0x158122ffe5
[notice]{DataBlock::Setup} allocate memory for value:0x42 size:0x1 Big endian:0x0 to memory:0x158122ffe6 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000158122ffe6 mem-ID=0 size=1 element-size=1 type=Data data=42
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x158122ffe6 end_addr=0x158122ffe6
[notice]{DataBlock::Setup} allocate memory for value:0x33 size:0x1 Big endian:0x0 to memory:0x158122ffe7 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000158122ffe7 mem-ID=0 size=1 element-size=1 type=Data data=33
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x158122ffe7 end_addr=0x158122ffe7
[notice]{DataBlock::Setup} allocate memory for value:0x4c size:0x1 Big endian:0x0 to memory:0x158122ffe8 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000158122ffe8 mem-ID=0 size=1 element-size=1 type=Data data=4c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x158122ffe8 end_addr=0x158122ffe8
[notice]{DataBlock::Setup} allocate memory for value:0x37 size:0x1 Big endian:0x0 to memory:0x158122ffe9 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000158122ffe9 mem-ID=0 size=1 element-size=1 type=Data data=37
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x158122ffe9 end_addr=0x158122ffe9
[notice]{DataBlock::Setup} allocate memory for value:0x1 size:0x1 Big endian:0x0 to memory:0x158122ffea bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000158122ffea mem-ID=0 size=1 element-size=1 type=Data data=01
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x158122ffea end_addr=0x158122ffea
[notice]{DataBlock::Setup} allocate memory for value:0x6c size:0x1 Big endian:0x0 to memory:0x158122ffeb bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000158122ffeb mem-ID=0 size=1 element-size=1 type=Data data=6c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x158122ffeb end_addr=0x158122ffeb
[notice]{DataBlock::Setup} allocate memory for value:0xaf size:0x1 Big endian:0x0 to memory:0x158122ffec bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000158122ffec mem-ID=0 size=1 element-size=1 type=Data data=af
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x158122ffec end_addr=0x158122ffec
[notice]{DataBlock::Setup} allocate memory for value:0xea size:0x1 Big endian:0x0 to memory:0x158122ffed bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000158122ffed mem-ID=0 size=1 element-size=1 type=Data data=ea
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x158122ffed end_addr=0x158122ffed
[notice]{DataBlock::Setup} allocate memory for value:0x65 size:0x1 Big endian:0x0 to memory:0x158122ffee bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000158122ffee mem-ID=0 size=1 element-size=1 type=Data data=65
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x158122ffee end_addr=0x158122ffee
[notice]{DataBlock::Setup} allocate memory for value:0x3 size:0x1 Big endian:0x0 to memory:0x158122ffef bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000158122ffef mem-ID=0 size=1 element-size=1 type=Data data=03
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x158122ffef end_addr=0x158122ffef
[notice]{DataBlock::Setup} allocate memory for value:0x10 size:0x1 Big endian:0x0 to memory:0x158122fff0 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000158122fff0 mem-ID=0 size=1 element-size=1 type=Data data=10
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x158122fff0 end_addr=0x158122fff0
[notice]{DataBlock::Setup} allocate memory for value:0xd4 size:0x1 Big endian:0x0 to memory:0x158122fff1 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000158122fff1 mem-ID=0 size=1 element-size=1 type=Data data=d4
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x158122fff1 end_addr=0x158122fff1
[notice]{DataBlock::Setup} allocate memory for value:0xc4 size:0x1 Big endian:0x0 to memory:0x158122fff2 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000158122fff2 mem-ID=0 size=1 element-size=1 type=Data data=c4
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x158122fff2 end_addr=0x158122fff2
[notice]{DataBlock::Setup} allocate memory for value:0x64 size:0x1 Big endian:0x0 to memory:0x158122fff3 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000158122fff3 mem-ID=0 size=1 element-size=1 type=Data data=64
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x158122fff3 end_addr=0x158122fff3
[notice]{DataBlock::Setup} allocate memory for value:0xab size:0x1 Big endian:0x0 to memory:0x158122fff4 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000158122fff4 mem-ID=0 size=1 element-size=1 type=Data data=ab
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x158122fff4 end_addr=0x158122fff4
[notice]{DataBlock::Setup} allocate memory for value:0x95 size:0x1 Big endian:0x0 to memory:0x158122fff5 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000158122fff5 mem-ID=0 size=1 element-size=1 type=Data data=95
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x158122fff5 end_addr=0x158122fff5
[notice]{DataBlock::Setup} allocate memory for value:0x86 size:0x1 Big endian:0x0 to memory:0x158122fff6 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000158122fff6 mem-ID=0 size=1 element-size=1 type=Data data=86
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x158122fff6 end_addr=0x158122fff6
[notice]{DataBlock::Setup} allocate memory for value:0xff size:0x1 Big endian:0x0 to memory:0x158122fff7 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000158122fff7 mem-ID=0 size=1 element-size=1 type=Data data=ff
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x158122fff7 end_addr=0x158122fff7
[notice]{DataBlock::Setup} allocate memory for value:0x10 size:0x1 Big endian:0x0 to memory:0x158122fff8 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000158122fff8 mem-ID=0 size=1 element-size=1 type=Data data=10
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x158122fff8 end_addr=0x158122fff8
[notice]{DataBlock::Setup} allocate memory for value:0x55 size:0x1 Big endian:0x0 to memory:0x158122fff9 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000158122fff9 mem-ID=0 size=1 element-size=1 type=Data data=55
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x158122fff9 end_addr=0x158122fff9
[notice]{DataBlock::Setup} allocate memory for value:0x2e size:0x1 Big endian:0x0 to memory:0x158122fffa bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000158122fffa mem-ID=0 size=1 element-size=1 type=Data data=2e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x158122fffa end_addr=0x158122fffa
[notice]{DataBlock::Setup} allocate memory for value:0x8 size:0x1 Big endian:0x0 to memory:0x158122fffb bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000158122fffb mem-ID=0 size=1 element-size=1 type=Data data=08
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x158122fffb end_addr=0x158122fffb
[notice]{DataBlock::Setup} allocate memory for value:0x4e size:0x1 Big endian:0x0 to memory:0x158122fffc bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000158122fffc mem-ID=0 size=1 element-size=1 type=Data data=4e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x158122fffc end_addr=0x158122fffc
[notice]{DataBlock::Setup} allocate memory for value:0xfe size:0x1 Big endian:0x0 to memory:0x158122fffd bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000158122fffd mem-ID=0 size=1 element-size=1 type=Data data=fe
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x158122fffd end_addr=0x158122fffd
[notice]{DataBlock::Setup} allocate memory for value:0x2c size:0x1 Big endian:0x0 to memory:0x158122fffe bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000158122fffe mem-ID=0 size=1 element-size=1 type=Data data=2c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x158122fffe end_addr=0x158122fffe
[notice]{DataBlock::Setup} allocate memory for value:0x72 size:0x1 Big endian:0x0 to memory:0x158122ffff bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000158122ffff mem-ID=0 size=1 element-size=1 type=Data data=72
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x158122ffff end_addr=0x158122ffff
[notice]{DataBlock::Clear} data units are cleared!
[info]{RegisterReserver::ReserveRegister} Reserving register: v13, access: Write, reserve type: User
[info]{Generator::AddLoadRegisterAmbleRequests} register v13 should be reserved now: 1
[info]{RegisterReserver::ReserveRegister} Reserving register: x4, access: Write, reserve type: User
[info]{Generator::AddLoadRegisterAmbleRequests} register x4 should be reserved now: 1
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x158 value 0x158
[info] opname=rd
[info]{GenInstructionAgent::HandleNotification} new register initialization: x11
[notice]Committing instruction "LUI x11, 344" at 0x800114f8=>[0]0x800114f8 (0x1585b7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800114f8 mem-ID=0 size=4 element-size=4 type=Instruction data=b7851500
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800114f8 end_addr=0x800114fb
[info]current dest entropy:1, resource type: 0
[info]{ GenInstructionAgent::SendInitsToISS} writing register x11 initial value 0xb97572e0ce726ffa
[SimApiHANDCAR::WriteRegister] x11 0xb97572e0ce726ffa/0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x11 value 0x158000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800114fc
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x123 value 0x123
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x11, x11, 291" at 0x800114fc=>[0]0x800114fc (0x1235859b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800114fc mem-ID=0 size=4 element-size=4 type=Instruction data=9b853512
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800114fc end_addr=0x800114ff
[notice]retire source stage: b, access: 0xd, size: 1, type: 0
[info]current source entropy:7, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x11 value 0x158123, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011500
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0x10 value 0x10
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x11, x11, 0x10" at 0x80011500=>[0]0x80011500 (0x1059593) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011500 mem-ID=0 size=4 element-size=4 type=Instruction data=93950501
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011500 end_addr=0x80011503
[info]current source entropy:7, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x11 value 0x1581230000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011504
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xfc0 value 0xfc0
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x11, x11, -64" at 0x80011504=>[0]0x80011504 (0xfc058593) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011504 mem-ID=0 size=4 element-size=4 type=Instruction data=938505fc
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011504 end_addr=0x80011507
[info]current source entropy:7, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x11 value 0x158122ffc0, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011508
[notice]Generating: VL1RE8.V##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[debug]choice tree name: Data alignment choice name: Aligned set weight: 50
[debug]choice tree name: Data alignment choice name: Unaligned set weight: 14
[info]constraint already forced, ignore reservation check
[info] opname=vd
[info] opname=LoadStore-rs1
[notice]Operand : LoadStore-rs1 mask 0x0 value 0x0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x0=>part 1 PA [0]0x0 size=1, part 2 PA [0]0x0 size=0
[notice]Committing instruction "VL1RE8.V v13, x11" at 0x80011508=>[0]0x80011508 (0x2858687) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011508 mem-ID=0 size=4 element-size=4 type=Instruction data=87868502
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011508 end_addr=0x8001150b
[info]current source entropy:7, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x8001150c
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v13_0 value 0xfb53aff3137f7ddf, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v13_1 value 0x51792dfb63697157, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v13_2 value 0x7fa6912dff89e6a9, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v13_3 value 0x3bc7e27a0e5f99e1, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v13_4 value 0x334262bf9687f151, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v13_5 value 0x365eaaf6c01374c, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v13_6 value 0xff8695ab64c4d410, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v13_7 value 0x722cfe4e082e5510, mask 0xffffffffffffffff
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x1bc1 value 0x1bc1
[info] opname=rd
[notice]Committing instruction "LUI x4, 7105" at 0x8001150c=>[0]0x8001150c (0x1bc1237) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008001150c mem-ID=0 size=4 element-size=4 type=Instruction data=3712bc01
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8001150c end_addr=0x8001150f
[info]current dest entropy:1, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x4 value 0x1bc1000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011510
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xf0d value 0xf0d
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x4, x4, -243" at 0x80011510=>[0]0x80011510 (0xf0d2021b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011510 mem-ID=0 size=4 element-size=4 type=Instruction data=1b02d2f0
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011510 end_addr=0x80011513
[info]current source entropy:8, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x4 value 0x1bc0f0d, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011514
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x4, x4, 0xc" at 0x80011514=>[0]0x80011514 (0xc21213) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011514 mem-ID=0 size=4 element-size=4 type=Instruction data=1312c200
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011514 end_addr=0x80011517
[info]current source entropy:8, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x4 value 0x1bc0f0d000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011518
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x9a9 value 0x9a9
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x4, x4, -1623" at 0x80011518=>[0]0x80011518 (0x9a920213) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011518 mem-ID=0 size=4 element-size=4 type=Instruction data=1302929a
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011518 end_addr=0x8001151b
[info]current source entropy:8, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x4 value 0x1bc0f0c9a9, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x8001151c
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : CommitInstruction
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1bc0f0ca88=>part 1 PA [0]0x1bc0f0ca88 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1bc0f0ca88=>part 1 PA [0]0x1bc0f0ca88 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1bc0f0ca88=>part 1 PA [0]0x1bc0f0ca88 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1bc0f0ca88=>part 1 PA [0]0x1bc0f0ca88 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001bc0f0ca88 mem-ID=0 size=2 element-size=2 type=Data data=f919
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1bc0f0ca88 end_addr=0x1bc0f0ca89
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1bc0f0ca26=>part 1 PA [0]0x1bc0f0ca26 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1bc0f0ca26=>part 1 PA [0]0x1bc0f0ca26 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1bc0f0ca26=>part 1 PA [0]0x1bc0f0ca26 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1bc0f0ca26=>part 1 PA [0]0x1bc0f0ca26 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001bc0f0ca26 mem-ID=0 size=2 element-size=2 type=Data data=3b28
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1bc0f0ca26 end_addr=0x1bc0f0ca27
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1bc0f0ca28=>part 1 PA [0]0x1bc0f0ca28 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1bc0f0ca28=>part 1 PA [0]0x1bc0f0ca28 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1bc0f0ca28=>part 1 PA [0]0x1bc0f0ca28 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1bc0f0ca28=>part 1 PA [0]0x1bc0f0ca28 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001bc0f0ca28 mem-ID=0 size=2 element-size=2 type=Data data=af28
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1bc0f0ca28 end_addr=0x1bc0f0ca29
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1bc0f0c9bc=>part 1 PA [0]0x1bc0f0c9bc size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1bc0f0c9bc=>part 1 PA [0]0x1bc0f0c9bc size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1bc0f0c9bc=>part 1 PA [0]0x1bc0f0c9bc size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1bc0f0c9bc=>part 1 PA [0]0x1bc0f0c9bc size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001bc0f0c9bc mem-ID=0 size=2 element-size=2 type=Data data=8bfd
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1bc0f0c9bc end_addr=0x1bc0f0c9bd
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1bc0f0ca9c=>part 1 PA [0]0x1bc0f0ca9c size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1bc0f0ca9c=>part 1 PA [0]0x1bc0f0ca9c size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1bc0f0ca9c=>part 1 PA [0]0x1bc0f0ca9c size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1bc0f0ca9c=>part 1 PA [0]0x1bc0f0ca9c size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001bc0f0ca9c mem-ID=0 size=2 element-size=2 type=Data data=f4ab
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1bc0f0ca9c end_addr=0x1bc0f0ca9d
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1bc0f0ca58=>part 1 PA [0]0x1bc0f0ca58 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1bc0f0ca58=>part 1 PA [0]0x1bc0f0ca58 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1bc0f0ca58=>part 1 PA [0]0x1bc0f0ca58 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1bc0f0ca58=>part 1 PA [0]0x1bc0f0ca58 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001bc0f0ca58 mem-ID=0 size=2 element-size=2 type=Data data=0533
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1bc0f0ca58 end_addr=0x1bc0f0ca59
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1bc0f0c9fc=>part 1 PA [0]0x1bc0f0c9fc size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1bc0f0c9fc=>part 1 PA [0]0x1bc0f0c9fc size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1bc0f0c9fc=>part 1 PA [0]0x1bc0f0c9fc size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1bc0f0c9fc=>part 1 PA [0]0x1bc0f0c9fc size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001bc0f0c9fc mem-ID=0 size=2 element-size=2 type=Data data=9a59
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1bc0f0c9fc end_addr=0x1bc0f0c9fd
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1bc0f0caa4=>part 1 PA [0]0x1bc0f0caa4 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1bc0f0caa4=>part 1 PA [0]0x1bc0f0caa4 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1bc0f0caa4=>part 1 PA [0]0x1bc0f0caa4 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1bc0f0caa4=>part 1 PA [0]0x1bc0f0caa4 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001bc0f0caa4 mem-ID=0 size=2 element-size=2 type=Data data=2cd8
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1bc0f0caa4 end_addr=0x1bc0f0caa5
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1bc0f0ca00=>part 1 PA [0]0x1bc0f0ca00 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1bc0f0ca00=>part 1 PA [0]0x1bc0f0ca00 size=2, part 2 PA [32686]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1bc0f0ca00=>part 1 PA [0]0x1bc0f0ca00 size=2, part 2 PA [32686]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1bc0f0ca00=>part 1 PA [0]0x1bc0f0ca00 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001bc0f0ca00 mem-ID=0 size=2 element-size=2 type=Data data=0f87
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1bc0f0ca00 end_addr=0x1bc0f0ca01
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1bc0f0ca1a=>part 1 PA [0]0x1bc0f0ca1a size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1bc0f0ca1a=>part 1 PA [0]0x1bc0f0ca1a size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1bc0f0ca1a=>part 1 PA [0]0x1bc0f0ca1a size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1bc0f0ca1a=>part 1 PA [0]0x1bc0f0ca1a size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001bc0f0ca1a mem-ID=0 size=2 element-size=2 type=Data data=3c87
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1bc0f0ca1a end_addr=0x1bc0f0ca1b
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1bc0f0ca12=>part 1 PA [0]0x1bc0f0ca12 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1bc0f0ca12=>part 1 PA [0]0x1bc0f0ca12 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1bc0f0ca12=>part 1 PA [0]0x1bc0f0ca12 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1bc0f0ca12=>part 1 PA [0]0x1bc0f0ca12 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001bc0f0ca12 mem-ID=0 size=2 element-size=2 type=Data data=be15
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1bc0f0ca12 end_addr=0x1bc0f0ca13
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1bc0f0ca0c=>part 1 PA [0]0x1bc0f0ca0c size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1bc0f0ca0c=>part 1 PA [0]0x1bc0f0ca0c size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1bc0f0ca0c=>part 1 PA [0]0x1bc0f0ca0c size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1bc0f0ca0c=>part 1 PA [0]0x1bc0f0ca0c size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001bc0f0ca0c mem-ID=0 size=2 element-size=2 type=Data data=f65b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1bc0f0ca0c end_addr=0x1bc0f0ca0d
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1bc0f0caa4=>part 1 PA [0]0x1bc0f0caa4 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1bc0f0c9d6=>part 1 PA [0]0x1bc0f0c9d6 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1bc0f0c9d6=>part 1 PA [0]0x1bc0f0c9d6 size=2, part 2 PA [32686]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1bc0f0c9d6=>part 1 PA [0]0x1bc0f0c9d6 size=2, part 2 PA [32686]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1bc0f0c9d6=>part 1 PA [0]0x1bc0f0c9d6 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001bc0f0c9d6 mem-ID=0 size=2 element-size=2 type=Data data=e95f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1bc0f0c9d6 end_addr=0x1bc0f0c9d7
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1bc0f0ca22=>part 1 PA [0]0x1bc0f0ca22 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1bc0f0ca22=>part 1 PA [0]0x1bc0f0ca22 size=2, part 2 PA [32686]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1bc0f0ca22=>part 1 PA [0]0x1bc0f0ca22 size=2, part 2 PA [32686]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1bc0f0ca22=>part 1 PA [0]0x1bc0f0ca22 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001bc0f0ca22 mem-ID=0 size=2 element-size=2 type=Data data=20d2
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1bc0f0ca22 end_addr=0x1bc0f0ca23
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1bc0f0c9fa=>part 1 PA [0]0x1bc0f0c9fa size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1bc0f0c9fa=>part 1 PA [0]0x1bc0f0c9fa size=2, part 2 PA [32686]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1bc0f0c9fa=>part 1 PA [0]0x1bc0f0c9fa size=2, part 2 PA [32686]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1bc0f0c9fa=>part 1 PA [0]0x1bc0f0c9fa size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001bc0f0c9fa mem-ID=0 size=2 element-size=2 type=Data data=5f91
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1bc0f0c9fa end_addr=0x1bc0f0c9fb
[notice]Committing instruction "VSOXEI8.V v6, x4, v13, Unmasked" at 0x8001151c=>[0]0x8001151c (0xed20327) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008001151c mem-ID=0 size=4 element-size=4 type=Instruction data=2703d20e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8001151c end_addr=0x8001151f
[info]current source entropy:8, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011520
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x1bc0f0ca88
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x1bc0f0ca26
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x1bc0f0ca28
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x1bc0f0c9bc
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x1bc0f0ca9c
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x1bc0f0ca58
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x1bc0f0c9fc
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x1bc0f0caa4
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x1bc0f0ca00
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x1bc0f0ca1a
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x1bc0f0ca12
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x1bc0f0ca0c
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x1bc0f0caa4
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x1bc0f0c9d6
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x1bc0f0ca22
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x1bc0f0c9fa
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : RegisterReservation
[info]{RegisterReserver::UnreserveRegister} Unreserve register: v13, access: Write, reserve type: User
[info]{GenSequenceAgent::RegisterReservation} register reservation do? 0 reg v13 attrs Write is reserved? 0
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : RegisterReservation
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x4, access: Write, reserve type: User
[info]{GenSequenceAgent::RegisterReservation} register reservation do? 0 reg x4 attrs Write is reserved? 0
[notice]GenQueryAgent::HandleQuery : InstructionRecord
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 1
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 3
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[info]{GenVirtualMemoryRequest::AddDetail} Size : 0x200 : GenVaRequest
[info]{GenVirtualMemoryRequest::AddDetail} Align : 0x8 : GenVaRequest
[info]{GenVirtualMemoryRequest::AddDetail} Type : D : GenVaRequest
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[notice]Generating: VLOXEI32.V##RISCV
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[debug]choice tree name: Data alignment choice name: Aligned set weight: 50
[debug]choice tree name: Data alignment choice name: Unaligned set weight: 14
[info] opname=vd
[info]Operand vd No Dependency constraint
[info] opname=vm
[info] opname=LoadStore-rs1-vs2
[notice]Operand : LoadStore-rs1-vs2 mask 0x0 value 0x0
[info]Operand rs1 No Dependency constraint
[info]Operand vs2 No Dependency constraint
[notice]{VectorIndexedLoadStoreOperand::GenerateWithPreamble} generated target address 0x20e1f1101a alignment 2 data size 2 base value 0x2021bfd023
[info]{AddressingOperand::Generate} generated with preamble
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} preventing all data page faults.
[notice]{DataBlock::Setup} generate data block start address...0x34cddd7100 with size:64 and align:64
[notice]{DataBlock::Setup} allocate memory for value:0xc0313ff7 size:0x4 Big endian:0x0 to memory:0x34cddd7100 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000034cddd7100 mem-ID=0 size=4 element-size=4 type=Data data=f73f31c0
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x34cddd7100 end_addr=0x34cddd7103
[notice]{DataBlock::Setup} allocate memory for value:0x4041b52b size:0x4 Big endian:0x0 to memory:0x34cddd7104 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000034cddd7104 mem-ID=0 size=4 element-size=4 type=Data data=2bb54140
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x34cddd7104 end_addr=0x34cddd7107
[notice]{DataBlock::Setup} allocate memory for value:0xded2f30b size:0x4 Big endian:0x0 to memory:0x34cddd7108 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000034cddd7108 mem-ID=0 size=4 element-size=4 type=Data data=0bf3d2de
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x34cddd7108 end_addr=0x34cddd710b
[notice]{DataBlock::Setup} allocate memory for value:0x8aa6faad size:0x4 Big endian:0x0 to memory:0x34cddd710c bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000034cddd710c mem-ID=0 size=4 element-size=4 type=Data data=adfaa68a
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x34cddd710c end_addr=0x34cddd710f
[notice]{DataBlock::Setup} allocate memory for value:0xd813f07b size:0x4 Big endian:0x0 to memory:0x34cddd7110 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000034cddd7110 mem-ID=0 size=4 element-size=4 type=Data data=7bf013d8
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x34cddd7110 end_addr=0x34cddd7113
[notice]{DataBlock::Setup} allocate memory for value:0x76adf137 size:0x4 Big endian:0x0 to memory:0x34cddd7114 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000034cddd7114 mem-ID=0 size=4 element-size=4 type=Data data=37f1ad76
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x34cddd7114 end_addr=0x34cddd7117
[notice]{DataBlock::Setup} allocate memory for value:0x5239bd99 size:0x4 Big endian:0x0 to memory:0x34cddd7118 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000034cddd7118 mem-ID=0 size=4 element-size=4 type=Data data=99bd3952
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x34cddd7118 end_addr=0x34cddd711b
[notice]{DataBlock::Setup} allocate memory for value:0xcb9cf685 size:0x4 Big endian:0x0 to memory:0x34cddd711c bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000034cddd711c mem-ID=0 size=4 element-size=4 type=Data data=85f69ccb
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x34cddd711c end_addr=0x34cddd711f
[notice]{DataBlock::Setup} allocate memory for value:0xbe397b3 size:0x4 Big endian:0x0 to memory:0x34cddd7120 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000034cddd7120 mem-ID=0 size=4 element-size=4 type=Data data=b397e30b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x34cddd7120 end_addr=0x34cddd7123
[notice]{DataBlock::Setup} allocate memory for value:0x4cc6ceb9 size:0x4 Big endian:0x0 to memory:0x34cddd7124 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000034cddd7124 mem-ID=0 size=4 element-size=4 type=Data data=b9cec64c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x34cddd7124 end_addr=0x34cddd7127
[notice]{DataBlock::Setup} allocate memory for value:0x727b46c1 size:0x4 Big endian:0x0 to memory:0x34cddd7128 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000034cddd7128 mem-ID=0 size=4 element-size=4 type=Data data=c1467b72
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x34cddd7128 end_addr=0x34cddd712b
[notice]{DataBlock::Setup} allocate memory for value:0xab0ffd57 size:0x4 Big endian:0x0 to memory:0x34cddd712c bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000034cddd712c mem-ID=0 size=4 element-size=4 type=Data data=57fd0fab
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x34cddd712c end_addr=0x34cddd712f
[notice]{DataBlock::Setup} allocate memory for value:0x3c3d3b07 size:0x4 Big endian:0x0 to memory:0x34cddd7130 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000034cddd7130 mem-ID=0 size=4 element-size=4 type=Data data=073b3d3c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x34cddd7130 end_addr=0x34cddd7133
[notice]{DataBlock::Setup} allocate memory for value:0x6b880f3b size:0x4 Big endian:0x0 to memory:0x34cddd7134 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000034cddd7134 mem-ID=0 size=4 element-size=4 type=Data data=3b0f886b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x34cddd7134 end_addr=0x34cddd7137
[notice]{DataBlock::Setup} allocate memory for value:0x8f8edb49 size:0x4 Big endian:0x0 to memory:0x34cddd7138 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000034cddd7138 mem-ID=0 size=4 element-size=4 type=Data data=49db8e8f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x34cddd7138 end_addr=0x34cddd713b
[notice]{DataBlock::Setup} allocate memory for value:0xc5dac87 size:0x4 Big endian:0x0 to memory:0x34cddd713c bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000034cddd713c mem-ID=0 size=4 element-size=4 type=Data data=87ac5d0c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x34cddd713c end_addr=0x34cddd713f
[notice]{DataBlock::Clear} data units are cleared!
[info]{RegisterReserver::ReserveRegister} Reserving register: v25, access: Write, reserve type: User
[info]{Generator::AddLoadRegisterAmbleRequests} register v25 should be reserved now: 1
[info]{RegisterReserver::ReserveRegister} Reserving register: x10, access: Write, reserve type: User
[info]{Generator::AddLoadRegisterAmbleRequests} register x10 should be reserved now: 1
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x34ce value 0x34ce
[info] opname=rd
[notice]Committing instruction "LUI x25, 13518" at 0x80011520=>[0]0x80011520 (0x34cecb7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011520 mem-ID=0 size=4 element-size=4 type=Instruction data=b7ec4c03
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011520 end_addr=0x80011523
[notice]retire source stage: 14, access: 0xa, size: 1, type: 0
[info]current dest entropy:1, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x25 value 0x34ce000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011524
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xdd7 value 0xdd7
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x25, x25, -553" at 0x80011524=>[0]0x80011524 (0xdd7c8c9b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011524 mem-ID=0 size=4 element-size=4 type=Instruction data=9b8c7cdd
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011524 end_addr=0x80011527
[info]current source entropy:8, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x25 value 0x34cddd7, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011528
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x25, x25, 0xc" at 0x80011528=>[0]0x80011528 (0xcc9c93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011528 mem-ID=0 size=4 element-size=4 type=Instruction data=939ccc00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011528 end_addr=0x8001152b
[info]current source entropy:8, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x25 value 0x34cddd7000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x8001152c
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x100 value 0x100
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x25, x25, 256" at 0x8001152c=>[0]0x8001152c (0x100c8c93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008001152c mem-ID=0 size=4 element-size=4 type=Instruction data=938c0c10
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8001152c end_addr=0x8001152f
[info]current source entropy:8, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x25 value 0x34cddd7100, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011530
[notice]Generating: VL1RE8.V##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[debug]choice tree name: Data alignment choice name: Aligned set weight: 50
[debug]choice tree name: Data alignment choice name: Unaligned set weight: 14
[info]constraint already forced, ignore reservation check
[info] opname=vd
[info] opname=LoadStore-rs1
[notice]Operand : LoadStore-rs1 mask 0x0 value 0x0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x0=>part 1 PA [0]0x0 size=1, part 2 PA [0]0x0 size=0
[notice]Committing instruction "VL1RE8.V v25, x25" at 0x80011530=>[0]0x80011530 (0x28c8c87) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011530 mem-ID=0 size=4 element-size=4 type=Instruction data=878c8c02
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011530 end_addr=0x80011533
[info]current source entropy:8, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011534
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v25_0 value 0x4041b52bc0313ff7, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v25_1 value 0x8aa6faadded2f30b, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v25_2 value 0x76adf137d813f07b, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v25_3 value 0xcb9cf6855239bd99, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v25_4 value 0x4cc6ceb90be397b3, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v25_5 value 0xab0ffd57727b46c1, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v25_6 value 0x6b880f3b3c3d3b07, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v25_7 value 0xc5dac878f8edb49, mask 0xffffffffffffffff
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x2022 value 0x2022
[info] opname=rd
[notice]Committing instruction "LUI x10, 8226" at 0x80011534=>[0]0x80011534 (0x2022537) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011534 mem-ID=0 size=4 element-size=4 type=Instruction data=37250202
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011534 end_addr=0x80011537
[notice]retire source stage: 19, access: 0x1d, size: 1, type: 0
[info]current dest entropy:1, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x10 value 0x2022000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011538
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xbfd value 0xbfd
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x10, x10, -1027" at 0x80011538=>[0]0x80011538 (0xbfd5051b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011538 mem-ID=0 size=4 element-size=4 type=Instruction data=1b05d5bf
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011538 end_addr=0x8001153b
[info]current source entropy:8, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x10 value 0x2021bfd, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x8001153c
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x10, x10, 0xc" at 0x8001153c=>[0]0x8001153c (0xc51513) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008001153c mem-ID=0 size=4 element-size=4 type=Instruction data=1315c500
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8001153c end_addr=0x8001153f
[info]current source entropy:8, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x10 value 0x2021bfd000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011540
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x23 value 0x23
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x10, x10, 35" at 0x80011540=>[0]0x80011540 (0x2350513) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011540 mem-ID=0 size=4 element-size=4 type=Instruction data=13053502
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011540 end_addr=0x80011543
[info]current source entropy:8, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x10 value 0x2021bfd023, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011544
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : CommitInstruction
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x20e1f1101a=>part 1 PA [0]0x20e1f1101a size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x20e1f1101a=>part 1 PA [0]0x20e1f1101a size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x20e1f1101a=>part 1 PA [0]0x20e1f1101a size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x6e06
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x20e1f1101a=>part 1 PA [0]0x20e1f1101a size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000020e1f1101a mem-ID=0 size=2 element-size=2 type=Data data=066e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x20e1f1101a end_addr=0x20e1f1101b
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x206201854e=>part 1 PA [0]0x206201854e size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x206201854e=>part 1 PA [0]0x206201854e size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x206201854e=>part 1 PA [0]0x206201854e size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x206201854e=>part 1 PA [0]0x206201854e size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000206201854e mem-ID=0 size=2 element-size=2 type=Data data=f027
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x206201854e end_addr=0x206201854f
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x210092c32e=>part 1 PA [0]0x210092c32e size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x210092c32e=>part 1 PA [0]0x210092c32e size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x210092c32e=>part 1 PA [0]0x210092c32e size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0xe8cc
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x210092c32e=>part 1 PA [0]0x210092c32e size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000210092c32e mem-ID=0 size=2 element-size=2 type=Data data=cce8
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x210092c32e end_addr=0x210092c32f
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x20ac66cad0=>part 1 PA [0]0x20ac66cad0 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x20ac66cad0=>part 1 PA [0]0x20ac66cad0 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x20ac66cad0=>part 1 PA [0]0x20ac66cad0 size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x455a
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x20ac66cad0=>part 1 PA [0]0x20ac66cad0 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000020ac66cad0 mem-ID=0 size=2 element-size=2 type=Data data=5a45
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x20ac66cad0 end_addr=0x20ac66cad1
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x20f9d3c09e=>part 1 PA [0]0x20f9d3c09e size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x20f9d3c09e=>part 1 PA [0]0x20f9d3c09e size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x20f9d3c09e=>part 1 PA [0]0x20f9d3c09e size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x3c2e
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x20f9d3c09e=>part 1 PA [0]0x20f9d3c09e size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000020f9d3c09e mem-ID=0 size=2 element-size=2 type=Data data=2e3c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x20f9d3c09e end_addr=0x20f9d3c09f
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x20986dc15a=>part 1 PA [0]0x20986dc15a size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x20986dc15a=>part 1 PA [0]0x20986dc15a size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x20986dc15a=>part 1 PA [0]0x20986dc15a size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0xb40
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x20986dc15a=>part 1 PA [0]0x20986dc15a size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000020986dc15a mem-ID=0 size=2 element-size=2 type=Data data=400b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x20986dc15a end_addr=0x20986dc15b
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2073f98dbc=>part 1 PA [0]0x2073f98dbc size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2073f98dbc=>part 1 PA [0]0x2073f98dbc size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2073f98dbc=>part 1 PA [0]0x2073f98dbc size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0xe032
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2073f98dbc=>part 1 PA [0]0x2073f98dbc size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000002073f98dbc mem-ID=0 size=2 element-size=2 type=Data data=32e0
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2073f98dbc end_addr=0x2073f98dbd
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x20ed5cc6a8=>part 1 PA [0]0x20ed5cc6a8 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x20ed5cc6a8=>part 1 PA [0]0x20ed5cc6a8 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x20ed5cc6a8=>part 1 PA [0]0x20ed5cc6a8 size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x338a
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x20ed5cc6a8=>part 1 PA [0]0x20ed5cc6a8 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000020ed5cc6a8 mem-ID=0 size=2 element-size=2 type=Data data=8a33
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x20ed5cc6a8 end_addr=0x20ed5cc6a9
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x202da367d6=>part 1 PA [0]0x202da367d6 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x202da367d6=>part 1 PA [0]0x202da367d6 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x202da367d6=>part 1 PA [0]0x202da367d6 size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0xf10c
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x202da367d6=>part 1 PA [0]0x202da367d6 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000202da367d6 mem-ID=0 size=2 element-size=2 type=Data data=0cf1
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x202da367d6 end_addr=0x202da367d7
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x206e869edc=>part 1 PA [0]0x206e869edc size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x206e869edc=>part 1 PA [0]0x206e869edc size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x206e869edc=>part 1 PA [0]0x206e869edc size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x206e869edc=>part 1 PA [0]0x206e869edc size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000206e869edc mem-ID=0 size=2 element-size=2 type=Data data=24ef
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x206e869edc end_addr=0x206e869edd
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x20943b16e4=>part 1 PA [0]0x20943b16e4 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x20943b16e4=>part 1 PA [0]0x20943b16e4 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x20943b16e4=>part 1 PA [0]0x20943b16e4 size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0xbafc
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x20943b16e4=>part 1 PA [0]0x20943b16e4 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000020943b16e4 mem-ID=0 size=2 element-size=2 type=Data data=fcba
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x20943b16e4 end_addr=0x20943b16e5
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x20cccfcd7a=>part 1 PA [0]0x20cccfcd7a size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x20cccfcd7a=>part 1 PA [0]0x20cccfcd7a size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x20cccfcd7a=>part 1 PA [0]0x20cccfcd7a size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x20cccfcd7a=>part 1 PA [0]0x20cccfcd7a size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000020cccfcd7a mem-ID=0 size=2 element-size=2 type=Data data=4765
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x20cccfcd7a end_addr=0x20cccfcd7b
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x205dfd0b2a=>part 1 PA [0]0x205dfd0b2a size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x205dfd0b2a=>part 1 PA [0]0x205dfd0b2a size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x205dfd0b2a=>part 1 PA [0]0x205dfd0b2a size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x937e
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x205dfd0b2a=>part 1 PA [0]0x205dfd0b2a size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000205dfd0b2a mem-ID=0 size=2 element-size=2 type=Data data=7e93
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x205dfd0b2a end_addr=0x205dfd0b2b
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x208d47df5e=>part 1 PA [0]0x208d47df5e size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x208d47df5e=>part 1 PA [0]0x208d47df5e size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x208d47df5e=>part 1 PA [0]0x208d47df5e size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0xa4fe
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x208d47df5e=>part 1 PA [0]0x208d47df5e size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000208d47df5e mem-ID=0 size=2 element-size=2 type=Data data=fea4
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x208d47df5e end_addr=0x208d47df5f
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x20b14eab6c=>part 1 PA [0]0x20b14eab6c size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x20b14eab6c=>part 1 PA [0]0x20b14eab6c size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x20b14eab6c=>part 1 PA [0]0x20b14eab6c size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x8ea4
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x20b14eab6c=>part 1 PA [0]0x20b14eab6c size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000020b14eab6c mem-ID=0 size=2 element-size=2 type=Data data=a48e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x20b14eab6c end_addr=0x20b14eab6d
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x202e1d7caa=>part 1 PA [0]0x202e1d7caa size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x202e1d7caa=>part 1 PA [0]0x202e1d7caa size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x202e1d7caa=>part 1 PA [0]0x202e1d7caa size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateBranchPageRequest} exception type: InstructionPageFault exception name: InstructionPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x4b4a
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x202e1d7caa=>part 1 PA [0]0x202e1d7caa size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000202e1d7caa mem-ID=0 size=2 element-size=2 type=Data data=4a4b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x202e1d7caa end_addr=0x202e1d7cab
[notice]Committing instruction "VLOXEI32.V v10, x10, v25, Vector result" at 0x80011544=>[0]0x80011544 (0xd956507) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011544 mem-ID=0 size=4 element-size=4 type=Instruction data=0765950d
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011544 end_addr=0x80011547
[info]current source entropy:8, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011548
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v10_0 value 0x455a1fdd84f76f8c, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v10_1 value 0x338a20050b403c2e, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v10_2 value 0x65471ff1ef2465b0, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v10_3 value 0x4b4a1fe3e448937e, mask 0xffffffffffffffff
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : RegisterReservation
[info]{RegisterReserver::UnreserveRegister} Unreserve register: v25, access: Write, reserve type: User
[info]{GenSequenceAgent::RegisterReservation} register reservation do? 0 reg v25 attrs Write is reserved? 0
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : RegisterReservation
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x10, access: Write, reserve type: User
[info]{GenSequenceAgent::RegisterReservation} register reservation do? 0 reg x10 attrs Write is reserved? 0
[notice]GenQueryAgent::HandleQuery : InstructionRecord
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 1
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 3
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]Generating: VSOXEI8.V##RISCV
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[debug]choice tree name: Data alignment choice name: Aligned set weight: 50
[debug]choice tree name: Data alignment choice name: Unaligned set weight: 14
[info] opname=vs3
[info]Operand vs3 No Dependency constraint
[info] opname=vm
[info] opname=LoadStore-rs1-vs2
[info]{AddressSolver::SolveWithModes} choice: VectorIndexedMode: IndexSolutionChoices size 0x1a
[info]{AddressSolver::SolveWithModes} choice: VectorIndexedMode: IndexSolutionChoices size 0x1a
[info]{AddressSolver::SolveWithModes} choice: VectorIndexedMode: IndexSolutionChoices size 0x1a
[info]{AddressSolver::SolveWithModes} choice: VectorIndexedMode: IndexSolutionChoices size 0x1a
[info]{AddressSolver::SolveWithModes} choice: VectorIndexedMode: IndexSolutionChoices size 0x1a
[info]{AddressSolver::SolveWithModes} choice: VectorIndexedMode: IndexSolutionChoices size 0x1a
[info]{AddressSolver::SolveWithModes} choice: VectorIndexedMode: IndexSolutionChoices size 0x1a
[info]{AddressSolver::SolveWithModes} choice: VectorIndexedMode: IndexSolutionChoices size 0x1a
[info]{AddressSolver::SolveWithModes} choice: VectorIndexedMode: IndexSolutionChoices size 0x1a
[info]{AddressSolver::SolveWithModes} choice: VectorIndexedMode: IndexSolutionChoices size 0x1a
[info]{AddressSolver::SolveWithModes} choice: VectorIndexedMode: IndexSolutionChoices size 0x1a
[info]{AddressSolver::SolveWithModes} choice: VectorIndexedMode: IndexSolutionChoices size 0x1a
[info]{AddressSolver::SolveWithModes} choice: VectorIndexedMode: IndexSolutionChoices size 0x1a
[info]{AddressSolver::SolveWithModes} choice: VectorIndexedMode: IndexSolutionChoices size 0x1a
[notice]{LoadStoreOperand::GenerateNoPreamble} instruction: VSOXEI8.V##RISCV addressing-mode: VectorIndexedMode target address: 0x709ee9108f
[info]{AddressingOperand::Generate} generated without preamble
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x709ee9108f=>part 1 PA [0]0x709ee9108f size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x709ee9108f=>part 1 PA [0]0x709ee9108f size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x709ee9108f=>part 1 PA [0]0x709ee9108f size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x709ee9108f=>part 1 PA [0]0x709ee9108f size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000709ee9108f mem-ID=0 size=2 element-size=2 type=Data data=ca28
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x709ee9108f end_addr=0x709ee91090
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x709ee9102d=>part 1 PA [0]0x709ee9102d size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x709ee9102d=>part 1 PA [0]0x709ee9102d size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x709ee9102d=>part 1 PA [0]0x709ee9102d size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x709ee9102d=>part 1 PA [0]0x709ee9102d size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000709ee9102d mem-ID=0 size=2 element-size=2 type=Data data=9bc1
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x709ee9102d end_addr=0x709ee9102e
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x709ee9102f=>part 1 PA [0]0x709ee9102f size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x709ee9102f=>part 1 PA [0]0x709ee9102f size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x709ee9102f=>part 1 PA [0]0x709ee9102f size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x709ee9102f=>part 1 PA [0]0x709ee9102f size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000709ee9102f mem-ID=0 size=2 element-size=2 type=Data data=1621
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x709ee9102f end_addr=0x709ee91030
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x709ee90fc3=>part 1 PA [0]0x709ee90fc3 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x709ee90fc3=>part 1 PA [0]0x709ee90fc3 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x709ee90fc3=>part 1 PA [0]0x709ee90fc3 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x709ee90fc3=>part 1 PA [0]0x709ee90fc3 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000709ee90fc3 mem-ID=0 size=2 element-size=2 type=Data data=ace8
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x709ee90fc3 end_addr=0x709ee90fc4
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x709ee910a3=>part 1 PA [0]0x709ee910a3 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x709ee910a3=>part 1 PA [0]0x709ee910a3 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x709ee910a3=>part 1 PA [0]0x709ee910a3 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x709ee910a3=>part 1 PA [0]0x709ee910a3 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000709ee910a3 mem-ID=0 size=2 element-size=2 type=Data data=4538
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x709ee910a3 end_addr=0x709ee910a4
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x709ee9105f=>part 1 PA [0]0x709ee9105f size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x709ee9105f=>part 1 PA [0]0x709ee9105f size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x709ee9105f=>part 1 PA [0]0x709ee9105f size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x709ee9105f=>part 1 PA [0]0x709ee9105f size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000709ee9105f mem-ID=0 size=2 element-size=2 type=Data data=07d2
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x709ee9105f end_addr=0x709ee91060
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x709ee91003=>part 1 PA [0]0x709ee91003 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x709ee91003=>part 1 PA [0]0x709ee91003 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x709ee91003=>part 1 PA [0]0x709ee91003 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x709ee91003=>part 1 PA [0]0x709ee91003 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000709ee91003 mem-ID=0 size=2 element-size=2 type=Data data=cbea
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x709ee91003 end_addr=0x709ee91004
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x709ee910ab=>part 1 PA [0]0x709ee910ab size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x709ee910ab=>part 1 PA [0]0x709ee910ab size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x709ee910ab=>part 1 PA [0]0x709ee910ab size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x709ee910ab=>part 1 PA [0]0x709ee910ab size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000709ee910ab mem-ID=0 size=2 element-size=2 type=Data data=5b7f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x709ee910ab end_addr=0x709ee910ac
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x709ee91007=>part 1 PA [0]0x709ee91007 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x709ee91007=>part 1 PA [0]0x709ee91007 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x709ee91007=>part 1 PA [0]0x709ee91007 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x709ee91007=>part 1 PA [0]0x709ee91007 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000709ee91007 mem-ID=0 size=2 element-size=2 type=Data data=1af6
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x709ee91007 end_addr=0x709ee91008
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x709ee91021=>part 1 PA [0]0x709ee91021 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x709ee91021=>part 1 PA [0]0x709ee91021 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x709ee91021=>part 1 PA [0]0x709ee91021 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x709ee91021=>part 1 PA [0]0x709ee91021 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000709ee91021 mem-ID=0 size=2 element-size=2 type=Data data=c401
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x709ee91021 end_addr=0x709ee91022
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x709ee91019=>part 1 PA [0]0x709ee91019 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x709ee91019=>part 1 PA [0]0x709ee91019 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x709ee91019=>part 1 PA [0]0x709ee91019 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x709ee91019=>part 1 PA [0]0x709ee91019 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000709ee91019 mem-ID=0 size=2 element-size=2 type=Data data=0b4c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x709ee91019 end_addr=0x709ee9101a
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x709ee91013=>part 1 PA [0]0x709ee91013 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x709ee91013=>part 1 PA [0]0x709ee91013 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x709ee91013=>part 1 PA [0]0x709ee91013 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x709ee91013=>part 1 PA [0]0x709ee91013 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000709ee91013 mem-ID=0 size=2 element-size=2 type=Data data=5130
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x709ee91013 end_addr=0x709ee91014
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x709ee910ab=>part 1 PA [0]0x709ee910ab size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x709ee90fdd=>part 1 PA [0]0x709ee90fdd size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x709ee90fdd=>part 1 PA [0]0x709ee90fdd size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x709ee90fdd=>part 1 PA [0]0x709ee90fdd size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x709ee90fdd=>part 1 PA [0]0x709ee90fdd size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000709ee90fdd mem-ID=0 size=2 element-size=2 type=Data data=d8f2
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x709ee90fdd end_addr=0x709ee90fde
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x709ee91029=>part 1 PA [0]0x709ee91029 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x709ee91029=>part 1 PA [0]0x709ee91029 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x709ee91029=>part 1 PA [0]0x709ee91029 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x709ee91029=>part 1 PA [0]0x709ee91029 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000709ee91029 mem-ID=0 size=2 element-size=2 type=Data data=e358
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x709ee91029 end_addr=0x709ee9102a
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x709ee91001=>part 1 PA [0]0x709ee91001 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x709ee91001=>part 1 PA [0]0x709ee91001 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x709ee91001=>part 1 PA [0]0x709ee91001 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x709ee91001=>part 1 PA [0]0x709ee91001 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000709ee91001 mem-ID=0 size=2 element-size=2 type=Data data=33c2
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x709ee91001 end_addr=0x709ee91002
[notice]Committing instruction "VSOXEI8.V v10, x7, v13, Vector result" at 0x80011548=>[0]0x80011548 (0xcd38527) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011548 mem-ID=0 size=4 element-size=4 type=Instruction data=2785d30c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011548 end_addr=0x8001154b
[notice]retire source stage: 1e, access: 0xf, size: 1, type: 0
[info]current source entropy:8, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x3a7bf00000
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mcause value 0x6, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mepc value 0x80011548, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mtval value 0x709ee90fc3, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register vstart value 0x3, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register privilege value 0x3, mask 0x3
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x3a7bf00000
[notice]{GenInstructionAgent::UpdateExceptionEvent} exception ID: 0x6 attributes: 2666074051 description: enter_m
[notice]{GenExceptionAgent::HandleException} exception ID 0x6, enter_m
[notice]VM states: PrivilegeLevel=M MODE=1 MPRV=0 TVM=0 Current Regime: VmPagingRegime Regime Type:M
[notice]{GenExceptionAgentRISCV::NeedRecoveryAddress} found ec value for mcause: 6
[notice]{GenExceptionAgentRISCV::NeedRecoveryAddress} recovery_exception set to: 0
[notice]New Exception Recorded: StoreAmoAddrMisaligned. Exception taken to level 3.
[info]{GenInstructionAgent::ExecuteHandler} starting PC=0x3a7bf00000=>[Default]0x3a7bf00000 memory attributes: 0x3
[notice]Generator mode changed to: ReExe,Exception,NoEscape from: IssSim
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x0 value 0x3a7bf00004, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x3a7bf00080
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x12 value 0x6, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x3a7bf00084
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x12 value 0xc, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x3a7bf00088
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x12 value 0x6, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x3a7bf0008c
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x27 value 0x3a7bf0008c, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x3a7bf00090
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x27 value 0x3a7bf000a0, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x3a7bf00094
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x12 value 0x18, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x3a7bf00098
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x27 value 0x3a7bf000b8, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x3a7bf0009c
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x0 value 0x3a7bf000a0, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x3a7bf000b8
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x0 value 0x3a7bf000bc, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x3a7bf00104
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x27 value 0x80011548, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x3a7bf00108
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x27 value 0x8001154c, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x3a7bf0010c
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mepc value 0x8001154c, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x0 value 0x80011548, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x3a7bf00110
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register privilege value 0x3, mask 0x3
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x8001154c
[notice]{GenInstructionAgent::UpdateExceptionEvent} exception ID: 0x4e attributes: 0 description: exit_mret
[notice]{GenExceptionAgent::HandleException} exception ID 0x4e, exit_mret
[notice]VM states: PrivilegeLevel=M MODE=1 MPRV=0 TVM=0 Current Regime: VmPagingRegime Regime Type:M
[notice]Generator mode changed to: IssSim from: ReExe,Exception,NoEscape
[notice]{GenInstructionAgent::ExceptionReturn} returned from exception to PC 0x8001154c re-execution? 0
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x0 value 0x0
[info] opname=rd
[notice]Committing instruction "LUI x28, 0" at 0x8001154c=>[0]0x8001154c (0xe37) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008001154c mem-ID=0 size=4 element-size=4 type=Instruction data=370e0000
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8001154c end_addr=0x8001154f
[info]current dest entropy:1, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x28 value 0x0, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011550
[notice]Generating: CSRRW#register#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=csr
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "CSRRW vstart, x28, x0" at 0x80011550=>[0]0x80011550 (0x8e1073) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011550 mem-ID=0 size=4 element-size=4 type=Instruction data=73108e00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011550 end_addr=0x80011553
[info]current source entropy:8, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register vstart value 0x0, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x0 value 0x3, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011554
[notice]GenQueryAgent::HandleQuery : InstructionRecord
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 1
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 4
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]Generating: VLUXEI16.V##RISCV
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[debug]choice tree name: Data alignment choice name: Aligned set weight: 50
[debug]choice tree name: Data alignment choice name: Unaligned set weight: 14
[info] opname=vd
[info]Operand vd No Dependency constraint
[info] opname=vm
[info] opname=LoadStore-rs1-vs2
[notice]Operand : LoadStore-rs1-vs2 mask 0x0 value 0x0
[info]Operand rs1 No Dependency constraint
[info]Operand vs2 No Dependency constraint
[notice]{VectorIndexedLoadStoreOperand::GenerateWithPreamble} generated target address 0x2b3afbec8 alignment 2 data size 2 base value 0x2b3aeca67
[info]{AddressingOperand::Generate} generated with preamble
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} preventing all data page faults.
[notice]{DataBlock::Setup} generate data block start address...0x44b49e6a40 with size:64 and align:64
[notice]{DataBlock::Setup} allocate memory for value:0xf461 size:0x2 Big endian:0x0 to memory:0x44b49e6a40 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000044b49e6a40 mem-ID=0 size=2 element-size=2 type=Data data=61f4
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x44b49e6a40 end_addr=0x44b49e6a41
[notice]{DataBlock::Setup} allocate memory for value:0x15cf size:0x2 Big endian:0x0 to memory:0x44b49e6a42 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000044b49e6a42 mem-ID=0 size=2 element-size=2 type=Data data=cf15
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x44b49e6a42 end_addr=0x44b49e6a43
[notice]{DataBlock::Setup} allocate memory for value:0x2fb5 size:0x2 Big endian:0x0 to memory:0x44b49e6a44 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000044b49e6a44 mem-ID=0 size=2 element-size=2 type=Data data=b52f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x44b49e6a44 end_addr=0x44b49e6a45
[notice]{DataBlock::Setup} allocate memory for value:0x5447 size:0x2 Big endian:0x0 to memory:0x44b49e6a46 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000044b49e6a46 mem-ID=0 size=2 element-size=2 type=Data data=4754
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x44b49e6a46 end_addr=0x44b49e6a47
[notice]{DataBlock::Setup} allocate memory for value:0x2d89 size:0x2 Big endian:0x0 to memory:0x44b49e6a48 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000044b49e6a48 mem-ID=0 size=2 element-size=2 type=Data data=892d
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x44b49e6a48 end_addr=0x44b49e6a49
[notice]{DataBlock::Setup} allocate memory for value:0x857d size:0x2 Big endian:0x0 to memory:0x44b49e6a4a bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000044b49e6a4a mem-ID=0 size=2 element-size=2 type=Data data=7d85
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x44b49e6a4a end_addr=0x44b49e6a4b
[notice]{DataBlock::Setup} allocate memory for value:0xe87 size:0x2 Big endian:0x0 to memory:0x44b49e6a4c bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000044b49e6a4c mem-ID=0 size=2 element-size=2 type=Data data=870e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x44b49e6a4c end_addr=0x44b49e6a4d
[notice]{DataBlock::Setup} allocate memory for value:0x8fd5 size:0x2 Big endian:0x0 to memory:0x44b49e6a4e bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000044b49e6a4e mem-ID=0 size=2 element-size=2 type=Data data=d58f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x44b49e6a4e end_addr=0x44b49e6a4f
[notice]{DataBlock::Setup} allocate memory for value:0x7a65 size:0x2 Big endian:0x0 to memory:0x44b49e6a50 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000044b49e6a50 mem-ID=0 size=2 element-size=2 type=Data data=657a
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x44b49e6a50 end_addr=0x44b49e6a51
[notice]{DataBlock::Setup} allocate memory for value:0xa9 size:0x2 Big endian:0x0 to memory:0x44b49e6a52 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000044b49e6a52 mem-ID=0 size=2 element-size=2 type=Data data=a900
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x44b49e6a52 end_addr=0x44b49e6a53
[notice]{DataBlock::Setup} allocate memory for value:0xd679 size:0x2 Big endian:0x0 to memory:0x44b49e6a54 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000044b49e6a54 mem-ID=0 size=2 element-size=2 type=Data data=79d6
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x44b49e6a54 end_addr=0x44b49e6a55
[notice]{DataBlock::Setup} allocate memory for value:0xc7c9 size:0x2 Big endian:0x0 to memory:0x44b49e6a56 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000044b49e6a56 mem-ID=0 size=2 element-size=2 type=Data data=c9c7
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x44b49e6a56 end_addr=0x44b49e6a57
[notice]{DataBlock::Setup} allocate memory for value:0xf5b3 size:0x2 Big endian:0x0 to memory:0x44b49e6a58 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000044b49e6a58 mem-ID=0 size=2 element-size=2 type=Data data=b3f5
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x44b49e6a58 end_addr=0x44b49e6a59
[notice]{DataBlock::Setup} allocate memory for value:0x35ab size:0x2 Big endian:0x0 to memory:0x44b49e6a5a bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000044b49e6a5a mem-ID=0 size=2 element-size=2 type=Data data=ab35
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x44b49e6a5a end_addr=0x44b49e6a5b
[notice]{DataBlock::Setup} allocate memory for value:0x60db size:0x2 Big endian:0x0 to memory:0x44b49e6a5c bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000044b49e6a5c mem-ID=0 size=2 element-size=2 type=Data data=db60
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x44b49e6a5c end_addr=0x44b49e6a5d
[notice]{DataBlock::Setup} allocate memory for value:0xb299 size:0x2 Big endian:0x0 to memory:0x44b49e6a5e bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000044b49e6a5e mem-ID=0 size=2 element-size=2 type=Data data=99b2
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x44b49e6a5e end_addr=0x44b49e6a5f
[notice]{DataBlock::Setup} allocate memory for value:0x52ca size:0x2 Big endian:0x0 to memory:0x44b49e6a60 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000044b49e6a60 mem-ID=0 size=2 element-size=2 type=Data data=ca52
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x44b49e6a60 end_addr=0x44b49e6a61
[notice]{DataBlock::Setup} allocate memory for value:0x4792 size:0x2 Big endian:0x0 to memory:0x44b49e6a62 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000044b49e6a62 mem-ID=0 size=2 element-size=2 type=Data data=9247
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x44b49e6a62 end_addr=0x44b49e6a63
[notice]{DataBlock::Setup} allocate memory for value:0x2dce size:0x2 Big endian:0x0 to memory:0x44b49e6a64 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000044b49e6a64 mem-ID=0 size=2 element-size=2 type=Data data=ce2d
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x44b49e6a64 end_addr=0x44b49e6a65
[notice]{DataBlock::Setup} allocate memory for value:0xa8ff size:0x2 Big endian:0x0 to memory:0x44b49e6a66 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000044b49e6a66 mem-ID=0 size=2 element-size=2 type=Data data=ffa8
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x44b49e6a66 end_addr=0x44b49e6a67
[notice]{DataBlock::Setup} allocate memory for value:0x74f size:0x2 Big endian:0x0 to memory:0x44b49e6a68 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000044b49e6a68 mem-ID=0 size=2 element-size=2 type=Data data=4f07
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x44b49e6a68 end_addr=0x44b49e6a69
[notice]{DataBlock::Setup} allocate memory for value:0x7bf size:0x2 Big endian:0x0 to memory:0x44b49e6a6a bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000044b49e6a6a mem-ID=0 size=2 element-size=2 type=Data data=bf07
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x44b49e6a6a end_addr=0x44b49e6a6b
[notice]{DataBlock::Setup} allocate memory for value:0x978f size:0x2 Big endian:0x0 to memory:0x44b49e6a6c bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000044b49e6a6c mem-ID=0 size=2 element-size=2 type=Data data=8f97
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x44b49e6a6c end_addr=0x44b49e6a6d
[notice]{DataBlock::Setup} allocate memory for value:0xc390 size:0x2 Big endian:0x0 to memory:0x44b49e6a6e bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000044b49e6a6e mem-ID=0 size=2 element-size=2 type=Data data=90c3
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x44b49e6a6e end_addr=0x44b49e6a6f
[notice]{DataBlock::Setup} allocate memory for value:0xd3b5 size:0x2 Big endian:0x0 to memory:0x44b49e6a70 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000044b49e6a70 mem-ID=0 size=2 element-size=2 type=Data data=b5d3
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x44b49e6a70 end_addr=0x44b49e6a71
[notice]{DataBlock::Setup} allocate memory for value:0xc7f size:0x2 Big endian:0x0 to memory:0x44b49e6a72 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000044b49e6a72 mem-ID=0 size=2 element-size=2 type=Data data=7f0c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x44b49e6a72 end_addr=0x44b49e6a73
[notice]{DataBlock::Setup} allocate memory for value:0x61d4 size:0x2 Big endian:0x0 to memory:0x44b49e6a74 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000044b49e6a74 mem-ID=0 size=2 element-size=2 type=Data data=d461
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x44b49e6a74 end_addr=0x44b49e6a75
[notice]{DataBlock::Setup} allocate memory for value:0xe28e size:0x2 Big endian:0x0 to memory:0x44b49e6a76 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000044b49e6a76 mem-ID=0 size=2 element-size=2 type=Data data=8ee2
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x44b49e6a76 end_addr=0x44b49e6a77
[notice]{DataBlock::Setup} allocate memory for value:0x7cbc size:0x2 Big endian:0x0 to memory:0x44b49e6a78 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000044b49e6a78 mem-ID=0 size=2 element-size=2 type=Data data=bc7c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x44b49e6a78 end_addr=0x44b49e6a79
[notice]{DataBlock::Setup} allocate memory for value:0x5226 size:0x2 Big endian:0x0 to memory:0x44b49e6a7a bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000044b49e6a7a mem-ID=0 size=2 element-size=2 type=Data data=2652
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x44b49e6a7a end_addr=0x44b49e6a7b
[notice]{DataBlock::Setup} allocate memory for value:0x9cb6 size:0x2 Big endian:0x0 to memory:0x44b49e6a7c bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000044b49e6a7c mem-ID=0 size=2 element-size=2 type=Data data=b69c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x44b49e6a7c end_addr=0x44b49e6a7d
[notice]{DataBlock::Setup} allocate memory for value:0x8b65 size:0x2 Big endian:0x0 to memory:0x44b49e6a7e bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000044b49e6a7e mem-ID=0 size=2 element-size=2 type=Data data=658b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x44b49e6a7e end_addr=0x44b49e6a7f
[notice]{DataBlock::Clear} data units are cleared!
[info]{RegisterReserver::ReserveRegister} Reserving register: v14, access: Write, reserve type: User
[info]{Generator::AddLoadRegisterAmbleRequests} register v14 should be reserved now: 1
[info]{RegisterReserver::ReserveRegister} Reserving register: x30, access: Write, reserve type: User
[info]{Generator::AddLoadRegisterAmbleRequests} register x30 should be reserved now: 1
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x44b5 value 0x44b5
[info] opname=rd
[notice]Committing instruction "LUI x26, 17589" at 0x80011554=>[0]0x80011554 (0x44b5d37) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011554 mem-ID=0 size=4 element-size=4 type=Instruction data=375d4b04
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011554 end_addr=0x80011557
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x26 value 0x44b5000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011558
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x9e7 value 0x9e7
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x26, x26, -1561" at 0x80011558=>[0]0x80011558 (0x9e7d0d1b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011558 mem-ID=0 size=4 element-size=4 type=Instruction data=1b0d7d9e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011558 end_addr=0x8001155b
[info]current source entropy:9, resource type: 0
[info]current dest entropy:3, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x26 value 0x44b49e7, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x8001155c
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x26, x26, 0xc" at 0x8001155c=>[0]0x8001155c (0xcd1d13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008001155c mem-ID=0 size=4 element-size=4 type=Instruction data=131dcd00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8001155c end_addr=0x8001155f
[info]current source entropy:9, resource type: 0
[info]current dest entropy:3, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x26 value 0x44b49e7000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011560
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xa40 value 0xa40
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x26, x26, -1472" at 0x80011560=>[0]0x80011560 (0xa40d0d13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011560 mem-ID=0 size=4 element-size=4 type=Instruction data=130d0da4
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011560 end_addr=0x80011563
[info]current source entropy:9, resource type: 0
[info]current dest entropy:3, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x26 value 0x44b49e6a40, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011564
[notice]Generating: VL1RE8.V##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[debug]choice tree name: Data alignment choice name: Aligned set weight: 50
[debug]choice tree name: Data alignment choice name: Unaligned set weight: 14
[info]constraint already forced, ignore reservation check
[info] opname=vd
[info] opname=LoadStore-rs1
[notice]Operand : LoadStore-rs1 mask 0x0 value 0x0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x0=>part 1 PA [0]0x0 size=1, part 2 PA [0]0x0 size=0
[notice]Committing instruction "VL1RE8.V v14, x26" at 0x80011564=>[0]0x80011564 (0x28d0707) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011564 mem-ID=0 size=4 element-size=4 type=Instruction data=07078d02
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011564 end_addr=0x80011567
[info]current source entropy:9, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011568
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v14_0 value 0x54472fb515cff461, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v14_1 value 0x8fd50e87857d2d89, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v14_2 value 0xc7c9d67900a97a65, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v14_3 value 0xb29960db35abf5b3, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v14_4 value 0xa8ff2dce479252ca, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v14_5 value 0xc390978f07bf074f, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v14_6 value 0xe28e61d40c7fd3b5, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v14_7 value 0x8b659cb652267cbc, mask 0xffffffffffffffff
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x2b4 value 0x2b4
[info] opname=rd
[notice]Committing instruction "LUI x30, 692" at 0x80011568=>[0]0x80011568 (0x2b4f37) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011568 mem-ID=0 size=4 element-size=4 type=Instruction data=374f2b00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011568 end_addr=0x8001156b
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x30 value 0x2b4000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x8001156c
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xaed value 0xaed
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x30, x30, -1299" at 0x8001156c=>[0]0x8001156c (0xaedf0f1b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008001156c mem-ID=0 size=4 element-size=4 type=Instruction data=1b0fdfae
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8001156c end_addr=0x8001156f
[info]current source entropy:a, resource type: 0
[info]current dest entropy:3, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x30 value 0x2b3aed, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011570
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x30, x30, 0xc" at 0x80011570=>[0]0x80011570 (0xcf1f13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011570 mem-ID=0 size=4 element-size=4 type=Instruction data=131fcf00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011570 end_addr=0x80011573
[notice]retire source stage: 8, access: 0xe, size: 1, type: 0
[info]current source entropy:9, resource type: 0
[info]current dest entropy:3, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x30 value 0x2b3aed000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011574
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xa67 value 0xa67
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x30, x30, -1433" at 0x80011574=>[0]0x80011574 (0xa67f0f13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011574 mem-ID=0 size=4 element-size=4 type=Instruction data=130f7fa6
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011574 end_addr=0x80011577
[notice]retire source stage: 9, access: 0x6, size: 1, type: 0
[info]current source entropy:8, resource type: 0
[info]current dest entropy:3, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x30 value 0x2b3aeca67, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011578
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : CommitInstruction
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2b3afbec8=>part 1 PA [0]0x2b3afbec8 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2b3afbec8=>part 1 PA [0]0x2b3afbec8 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2b3afbec8=>part 1 PA [0]0x2b3afbec8 size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateBranchPageRequest} exception type: InstructionPageFault exception name: InstructionPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0xd9f4
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2b3afbec8=>part 1 PA [0]0x2b3afbec8 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000002b3afbec8 mem-ID=0 size=2 element-size=2 type=Data data=f4d9
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2b3afbec8 end_addr=0x2b3afbec9
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2b3aee036=>part 1 PA [0]0x2b3aee036 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2b3aee036=>part 1 PA [0]0x2b3aee036 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2b3aee036=>part 1 PA [0]0x2b3aee036 size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x67ae
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2b3aee036=>part 1 PA [0]0x2b3aee036 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000002b3aee036 mem-ID=0 size=2 element-size=2 type=Data data=ae67
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2b3aee036 end_addr=0x2b3aee037
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2b3aefa1c=>part 1 PA [0]0x2b3aefa1c size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2b3aefa1c=>part 1 PA [0]0x2b3aefa1c size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2b3aefa1c=>part 1 PA [0]0x2b3aefa1c size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x640c
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2b3aefa1c=>part 1 PA [0]0x2b3aefa1c size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000002b3aefa1c mem-ID=0 size=2 element-size=2 type=Data data=0c64
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2b3aefa1c end_addr=0x2b3aefa1d
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2b3af1eae=>part 1 PA [0]0x2b3af1eae size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2b3af1eae=>part 1 PA [0]0x2b3af1eae size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2b3af1eae=>part 1 PA [0]0x2b3af1eae size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x416
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2b3af1eae=>part 1 PA [0]0x2b3af1eae size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000002b3af1eae mem-ID=0 size=2 element-size=2 type=Data data=1604
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2b3af1eae end_addr=0x2b3af1eaf
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2b3aef7f0=>part 1 PA [0]0x2b3aef7f0 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2b3aef7f0=>part 1 PA [0]0x2b3aef7f0 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2b3aef7f0=>part 1 PA [0]0x2b3aef7f0 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2b3aef7f0=>part 1 PA [0]0x2b3aef7f0 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000002b3aef7f0 mem-ID=0 size=2 element-size=2 type=Data data=c25a
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2b3aef7f0 end_addr=0x2b3aef7f1
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2b3af4fe4=>part 1 PA [0]0x2b3af4fe4 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2b3af4fe4=>part 1 PA [0]0x2b3af4fe4 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2b3af4fe4=>part 1 PA [0]0x2b3af4fe4 size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0xc564
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2b3af4fe4=>part 1 PA [0]0x2b3af4fe4 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000002b3af4fe4 mem-ID=0 size=2 element-size=2 type=Data data=64c5
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2b3af4fe4 end_addr=0x2b3af4fe5
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2b3aed8ee=>part 1 PA [0]0x2b3aed8ee size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2b3aed8ee=>part 1 PA [0]0x2b3aed8ee size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2b3aed8ee=>part 1 PA [0]0x2b3aed8ee size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x1814
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2b3aed8ee=>part 1 PA [0]0x2b3aed8ee size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000002b3aed8ee mem-ID=0 size=2 element-size=2 type=Data data=1418
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2b3aed8ee end_addr=0x2b3aed8ef
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2b3af5a3c=>part 1 PA [0]0x2b3af5a3c size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2b3af5a3c=>part 1 PA [0]0x2b3af5a3c size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2b3af5a3c=>part 1 PA [0]0x2b3af5a3c size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x96e8
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2b3af5a3c=>part 1 PA [0]0x2b3af5a3c size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000002b3af5a3c mem-ID=0 size=2 element-size=2 type=Data data=e896
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2b3af5a3c end_addr=0x2b3af5a3d
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2b3af44cc=>part 1 PA [0]0x2b3af44cc size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2b3af44cc=>part 1 PA [0]0x2b3af44cc size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2b3af44cc=>part 1 PA [0]0x2b3af44cc size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x7d90
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2b3af44cc=>part 1 PA [0]0x2b3af44cc size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000002b3af44cc mem-ID=0 size=2 element-size=2 type=Data data=907d
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2b3af44cc end_addr=0x2b3af44cd
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2b3aecb10=>part 1 PA [0]0x2b3aecb10 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2b3aecb10=>part 1 PA [0]0x2b3aecb10 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2b3aecb10=>part 1 PA [0]0x2b3aecb10 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2b3aecb10=>part 1 PA [0]0x2b3aecb10 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000002b3aecb10 mem-ID=0 size=2 element-size=2 type=Data data=5448
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2b3aecb10 end_addr=0x2b3aecb11
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2b3afa0e0=>part 1 PA [0]0x2b3afa0e0 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2b3afa0e0=>part 1 PA [0]0x2b3afa0e0 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2b3afa0e0=>part 1 PA [0]0x2b3afa0e0 size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0xb590
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2b3afa0e0=>part 1 PA [0]0x2b3afa0e0 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000002b3afa0e0 mem-ID=0 size=2 element-size=2 type=Data data=90b5
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2b3afa0e0 end_addr=0x2b3afa0e1
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2b3af9230=>part 1 PA [0]0x2b3af9230 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2b3af9230=>part 1 PA [0]0x2b3af9230 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2b3af9230=>part 1 PA [0]0x2b3af9230 size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateBranchPageRequest} exception type: InstructionPageFault exception name: InstructionPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x7dd8
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2b3af9230=>part 1 PA [0]0x2b3af9230 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000002b3af9230 mem-ID=0 size=2 element-size=2 type=Data data=d87d
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2b3af9230 end_addr=0x2b3af9231
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2b3afc01a=>part 1 PA [0]0x2b3afc01a size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2b3afc01a=>part 1 PA [0]0x2b3afc01a size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2b3afc01a=>part 1 PA [0]0x2b3afc01a size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0xead2
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2b3afc01a=>part 1 PA [0]0x2b3afc01a size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000002b3afc01a mem-ID=0 size=2 element-size=2 type=Data data=d2ea
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2b3afc01a end_addr=0x2b3afc01b
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2b3af0012=>part 1 PA [0]0x2b3af0012 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2b3af0012=>part 1 PA [0]0x2b3af0012 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2b3af0012=>part 1 PA [0]0x2b3af0012 size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0xb8b2
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2b3af0012=>part 1 PA [0]0x2b3af0012 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000002b3af0012 mem-ID=0 size=2 element-size=2 type=Data data=b2b8
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2b3af0012 end_addr=0x2b3af0013
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2b3af2b42=>part 1 PA [0]0x2b3af2b42 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2b3af2b42=>part 1 PA [0]0x2b3af2b42 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2b3af2b42=>part 1 PA [0]0x2b3af2b42 size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0xdd8
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2b3af2b42=>part 1 PA [0]0x2b3af2b42 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000002b3af2b42 mem-ID=0 size=2 element-size=2 type=Data data=d80d
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2b3af2b42 end_addr=0x2b3af2b43
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2b3af7d00=>part 1 PA [0]0x2b3af7d00 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2b3af7d00=>part 1 PA [0]0x2b3af7d00 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2b3af7d00=>part 1 PA [0]0x2b3af7d00 size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateBranchPageRequest} exception type: InstructionPageFault exception name: InstructionPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0xd71e
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2b3af7d00=>part 1 PA [0]0x2b3af7d00 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000002b3af7d00 mem-ID=0 size=2 element-size=2 type=Data data=1ed7
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2b3af7d00 end_addr=0x2b3af7d01
[notice]Committing instruction "VLUXEI16.V v17, x30, v14, Unmasked" at 0x80011578=>[0]0x80011578 (0x6ef5887) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011578 mem-ID=0 size=4 element-size=4 type=Instruction data=8758ef06
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011578 end_addr=0x8001157b
[info]current source entropy:8, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x8001157c
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v17_0 value 0x416640c67aed9f4, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v17_1 value 0x96e81814c5645ac2, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v17_2 value 0x7dd8b59048547d90, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v17_3 value 0xd71e0dd8b8b2ead2, mask 0xffffffffffffffff
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : RegisterReservation
[info]{RegisterReserver::UnreserveRegister} Unreserve register: v14, access: Write, reserve type: User
[info]{GenSequenceAgent::RegisterReservation} register reservation do? 0 reg v14 attrs Write is reserved? 0
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : RegisterReservation
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x30, access: Write, reserve type: User
[info]{GenSequenceAgent::RegisterReservation} register reservation do? 0 reg x30 attrs Write is reserved? 0
[notice]GenQueryAgent::HandleQuery : InstructionRecord
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 1
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 4
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]Generating: VLOXEI64.V##RISCV
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[debug]choice tree name: Data alignment choice name: Aligned set weight: 50
[debug]choice tree name: Data alignment choice name: Unaligned set weight: 14
[info] opname=vd
[info]Operand vd No Dependency constraint
[info] opname=vm
[info] opname=LoadStore-rs1-vs2
[notice]Operand : LoadStore-rs1-vs2 mask 0x0 value 0x0
[info]Operand rs1 No Dependency constraint
[info]Operand vs2 No Dependency constraint
[notice]{VectorIndexedLoadStoreOperand::GenerateWithPreamble} generated target address 0x2c936b5cd4 alignment 2 data size 2 base value 0xd9efb052dc81ab37
[info]{AddressingOperand::Generate} generated with preamble
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} preventing all data page faults.
[notice]{DataBlock::Setup} generate data block start address...0xa17325480 with size:64 and align:64
[notice]{DataBlock::Setup} allocate memory for value:0x26104fd9b6e9b19d size:0x8 Big endian:0x0 to memory:0xa17325480 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000000a17325480 mem-ID=0 size=8 element-size=8 type=Data data=9db1e9b6d94f1026
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0xa17325480 end_addr=0xa17325487
[notice]{DataBlock::Setup} allocate memory for value:0x26104fb03e01135f size:0x8 Big endian:0x0 to memory:0xa17325488 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000000a17325488 mem-ID=0 size=8 element-size=8 type=Data data=5f13013eb04f1026
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0xa17325488 end_addr=0xa1732548f
[notice]{DataBlock::Setup} allocate memory for value:0x26105019bd897457 size:0x8 Big endian:0x0 to memory:0xa17325490 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000000a17325490 mem-ID=0 size=8 element-size=8 type=Data data=577489bd19501026
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0xa17325490 end_addr=0xa17325497
[notice]{DataBlock::Setup} allocate memory for value:0x261050142452383f size:0x8 Big endian:0x0 to memory:0xa17325498 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000000a17325498 mem-ID=0 size=8 element-size=8 type=Data data=3f38522414501026
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0xa17325498 end_addr=0xa1732549f
[notice]{DataBlock::Setup} allocate memory for value:0x26104ff10fe54d91 size:0x8 Big endian:0x0 to memory:0xa173254a0 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000000a173254a0 mem-ID=0 size=8 element-size=8 type=Data data=914de50ff14f1026
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0xa173254a0 end_addr=0xa173254a7
[notice]{DataBlock::Setup} allocate memory for value:0x26104fc9d4c972bf size:0x8 Big endian:0x0 to memory:0xa173254a8 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000000a173254a8 mem-ID=0 size=8 element-size=8 type=Data data=bf72c9d4c94f1026
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0xa173254a8 end_addr=0xa173254af
[notice]{DataBlock::Setup} allocate memory for value:0x26104fc7eb79feab size:0x8 Big endian:0x0 to memory:0xa173254b0 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000000a173254b0 mem-ID=0 size=8 element-size=8 type=Data data=abfe79ebc74f1026
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0xa173254b0 end_addr=0xa173254b7
[notice]{DataBlock::Setup} allocate memory for value:0x26104fd8e2c2175b size:0x8 Big endian:0x0 to memory:0xa173254b8 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000000a173254b8 mem-ID=0 size=8 element-size=8 type=Data data=5b17c2e2d84f1026
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0xa173254b8 end_addr=0xa173254bf
[notice]{DataBlock::Clear} data units are cleared!
[info]{RegisterReserver::ReserveRegister} Reserving register: v22, access: Write, reserve type: User
[info]{Generator::AddLoadRegisterAmbleRequests} register v22 should be reserved now: 1
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} preventing all data page faults.
[notice]{DataBlock::Setup} generate data block start address...0x7ef08fe280 with size:64 and align:64
[notice]{DataBlock::Setup} allocate memory for value:0x26105008c2751101 size:0x8 Big endian:0x0 to memory:0x7ef08fe280 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007ef08fe280 mem-ID=0 size=8 element-size=8 type=Data data=011175c208501026
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7ef08fe280 end_addr=0x7ef08fe287
[notice]{DataBlock::Setup} allocate memory for value:0x26105006d20af2f5 size:0x8 Big endian:0x0 to memory:0x7ef08fe288 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007ef08fe288 mem-ID=0 size=8 element-size=8 type=Data data=f5f20ad206501026
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7ef08fe288 end_addr=0x7ef08fe28f
[notice]{DataBlock::Setup} allocate memory for value:0x26105017fb044ecf size:0x8 Big endian:0x0 to memory:0x7ef08fe290 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007ef08fe290 mem-ID=0 size=8 element-size=8 type=Data data=cf4e04fb17501026
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7ef08fe290 end_addr=0x7ef08fe297
[notice]{DataBlock::Setup} allocate memory for value:0x26104fbc586ea7cf size:0x8 Big endian:0x0 to memory:0x7ef08fe298 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007ef08fe298 mem-ID=0 size=8 element-size=8 type=Data data=cfa76e58bc4f1026
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7ef08fe298 end_addr=0x7ef08fe29f
[notice]{DataBlock::Setup} allocate memory for value:0x26104ffe717eaa45 size:0x8 Big endian:0x0 to memory:0x7ef08fe2a0 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007ef08fe2a0 mem-ID=0 size=8 element-size=8 type=Data data=45aa7e71fe4f1026
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7ef08fe2a0 end_addr=0x7ef08fe2a7
[notice]{DataBlock::Setup} allocate memory for value:0x26105015b47a1131 size:0x8 Big endian:0x0 to memory:0x7ef08fe2a8 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007ef08fe2a8 mem-ID=0 size=8 element-size=8 type=Data data=31117ab415501026
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7ef08fe2a8 end_addr=0x7ef08fe2af
[notice]{DataBlock::Setup} allocate memory for value:0x2610500bcedaa07f size:0x8 Big endian:0x0 to memory:0x7ef08fe2b0 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007ef08fe2b0 mem-ID=0 size=8 element-size=8 type=Data data=7fa0dace0b501026
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7ef08fe2b0 end_addr=0x7ef08fe2b7
[notice]{DataBlock::Setup} allocate memory for value:0x26104ff419af41cf size:0x8 Big endian:0x0 to memory:0x7ef08fe2b8 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007ef08fe2b8 mem-ID=0 size=8 element-size=8 type=Data data=cf41af19f44f1026
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7ef08fe2b8 end_addr=0x7ef08fe2bf
[notice]{DataBlock::Clear} data units are cleared!
[info]{RegisterReserver::ReserveRegister} Reserving register: v23, access: Write, reserve type: User
[info]{Generator::AddLoadRegisterAmbleRequests} register v23 should be reserved now: 1
[info]{RegisterReserver::ReserveRegister} Reserving register: x18, access: Write, reserve type: User
[info]{Generator::AddLoadRegisterAmbleRequests} register x18 should be reserved now: 1
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0xa17 value 0xa17
[info] opname=rd
[notice]Committing instruction "LUI x16, 2583" at 0x8001157c=>[0]0x8001157c (0xa17837) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008001157c mem-ID=0 size=4 element-size=4 type=Instruction data=3778a100
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8001157c end_addr=0x8001157f
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x16 value 0xa17000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011580
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x325 value 0x325
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x16, x16, 805" at 0x80011580=>[0]0x80011580 (0x3258081b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011580 mem-ID=0 size=4 element-size=4 type=Instruction data=1b085832
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011580 end_addr=0x80011583
[info]current source entropy:9, resource type: 0
[info]current dest entropy:3, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x16 value 0xa17325, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011584
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x16, x16, 0xc" at 0x80011584=>[0]0x80011584 (0xc81813) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011584 mem-ID=0 size=4 element-size=4 type=Instruction data=1318c800
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011584 end_addr=0x80011587
[info]current source entropy:9, resource type: 0
[info]current dest entropy:3, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x16 value 0xa17325000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011588
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x480 value 0x480
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x16, x16, 1152" at 0x80011588=>[0]0x80011588 (0x48080813) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011588 mem-ID=0 size=4 element-size=4 type=Instruction data=13080848
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011588 end_addr=0x8001158b
[notice]retire source stage: e, access: 0xb, size: 1, type: 0
[info]current source entropy:8, resource type: 0
[info]current dest entropy:3, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x16 value 0xa17325480, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x8001158c
[notice]Generating: VL1RE8.V##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[debug]choice tree name: Data alignment choice name: Aligned set weight: 50
[debug]choice tree name: Data alignment choice name: Unaligned set weight: 14
[info]constraint already forced, ignore reservation check
[info] opname=vd
[info] opname=LoadStore-rs1
[notice]Operand : LoadStore-rs1 mask 0x0 value 0x0
[info]{GenInstructionAgent::HandleNotification} new register initialization: v22
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x0=>part 1 PA [0]0x0 size=1, part 2 PA [0]0x0 size=0
[notice]Committing instruction "VL1RE8.V v22, x16" at 0x8001158c=>[0]0x8001158c (0x2880b07) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008001158c mem-ID=0 size=4 element-size=4 type=Instruction data=070b8802
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8001158c end_addr=0x8001158f
[info]current source entropy:8, resource type: 0
[info]{ GenInstructionAgent::SendInitsToISS} writing register v22_0 initial value 0x407b0855f96f45e1
[SimApiHANDCAR::WriteRegister] v22_0 0x407b0855f96f45e1/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v22_1 initial value 0x4639e218b0eefe9e
[SimApiHANDCAR::WriteRegister] v22_1 0x4639e218b0eefe9e/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v22_2 initial value 0x7c360b458dfc52f4
[SimApiHANDCAR::WriteRegister] v22_2 0x7c360b458dfc52f4/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v22_3 initial value 0x5c123f3f37b1151
[SimApiHANDCAR::WriteRegister] v22_3 0x5c123f3f37b1151/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v22_4 initial value 0x9d5a49891a4de1b3
[SimApiHANDCAR::WriteRegister] v22_4 0x9d5a49891a4de1b3/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v22_5 initial value 0xfff3ace483d75f7f
[SimApiHANDCAR::WriteRegister] v22_5 0xfff3ace483d75f7f/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v22_6 initial value 0xf88746cc1977432b
[SimApiHANDCAR::WriteRegister] v22_6 0xf88746cc1977432b/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v22_7 initial value 0x955ee5d84f651933
[SimApiHANDCAR::WriteRegister] v22_7 0x955ee5d84f651933/0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011590
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v22_0 value 0x26104fd9b6e9b19d, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v22_1 value 0x26104fb03e01135f, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v22_2 value 0x26105019bd897457, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v22_3 value 0x261050142452383f, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v22_4 value 0x26104ff10fe54d91, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v22_5 value 0x26104fc9d4c972bf, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v22_6 value 0x26104fc7eb79feab, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v22_7 value 0x26104fd8e2c2175b, mask 0xffffffffffffffff
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x3f78 value 0x3f78
[info] opname=rd
[notice]Committing instruction "LUI x29, 16248" at 0x80011590=>[0]0x80011590 (0x3f78eb7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011590 mem-ID=0 size=4 element-size=4 type=Instruction data=b78ef703
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011590 end_addr=0x80011593
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x29 value 0x3f78000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011594
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x47f value 0x47f
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x29, x29, 1151" at 0x80011594=>[0]0x80011594 (0x47fe8e9b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011594 mem-ID=0 size=4 element-size=4 type=Instruction data=9b8efe47
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011594 end_addr=0x80011597
[info]current source entropy:9, resource type: 0
[info]current dest entropy:3, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x29 value 0x3f7847f, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011598
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xd value 0xd
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x29, x29, 0xd" at 0x80011598=>[0]0x80011598 (0xde9e93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011598 mem-ID=0 size=4 element-size=4 type=Instruction data=939ede00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011598 end_addr=0x8001159b
[info]current source entropy:9, resource type: 0
[info]current dest entropy:3, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x29 value 0x7ef08fe000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x8001159c
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x280 value 0x280
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x29, x29, 640" at 0x8001159c=>[0]0x8001159c (0x280e8e93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008001159c mem-ID=0 size=4 element-size=4 type=Instruction data=938e0e28
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8001159c end_addr=0x8001159f
[notice]retire source stage: 13, access: 0x4, size: 1, type: 0
[info]current source entropy:8, resource type: 0
[info]current dest entropy:3, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x29 value 0x7ef08fe280, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800115a0
[notice]Generating: VL1RE8.V##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[debug]choice tree name: Data alignment choice name: Aligned set weight: 50
[debug]choice tree name: Data alignment choice name: Unaligned set weight: 14
[info]constraint already forced, ignore reservation check
[info] opname=vd
[info] opname=LoadStore-rs1
[notice]Operand : LoadStore-rs1 mask 0x0 value 0x0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x0=>part 1 PA [0]0x0 size=1, part 2 PA [0]0x0 size=0
[notice]Committing instruction "VL1RE8.V v23, x29" at 0x800115a0=>[0]0x800115a0 (0x28e8b87) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800115a0 mem-ID=0 size=4 element-size=4 type=Instruction data=878b8e02
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800115a0 end_addr=0x800115a3
[info]current source entropy:8, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800115a4
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v23_0 value 0x26105008c2751101, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v23_1 value 0x26105006d20af2f5, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v23_2 value 0x26105017fb044ecf, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v23_3 value 0x26104fbc586ea7cf, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v23_4 value 0x26104ffe717eaa45, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v23_5 value 0x26105015b47a1131, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v23_6 value 0x2610500bcedaa07f, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v23_7 value 0x26104ff419af41cf, mask 0xffffffffffffffff
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0xd9f0 value 0xd9f0
[info] opname=rd
[notice]Committing instruction "LUI x18, 55792" at 0x800115a4=>[0]0x800115a4 (0xd9f0937) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800115a4 mem-ID=0 size=4 element-size=4 type=Instruction data=37099f0d
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800115a4 end_addr=0x800115a7
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x18 value 0xd9f0000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800115a8
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xb05 value 0xb05
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x18, x18, -1275" at 0x800115a8=>[0]0x800115a8 (0xb059091b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800115a8 mem-ID=0 size=4 element-size=4 type=Instruction data=1b0959b0
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800115a8 end_addr=0x800115ab
[info]current source entropy:9, resource type: 0
[info]current dest entropy:3, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x18 value 0xd9efb05, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800115ac
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x18, x18, 0xc" at 0x800115ac=>[0]0x800115ac (0xc91913) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800115ac mem-ID=0 size=4 element-size=4 type=Instruction data=1319c900
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800115ac end_addr=0x800115af
[info]current source entropy:9, resource type: 0
[info]current dest entropy:3, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x18 value 0xd9efb05000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800115b0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x2dd value 0x2dd
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x18, x18, 733" at 0x800115b0=>[0]0x800115b0 (0x2dd90913) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800115b0 mem-ID=0 size=4 element-size=4 type=Instruction data=1309d92d
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800115b0 end_addr=0x800115b3
[notice]retire source stage: 18, access: 0x19, size: 1, type: 0
[info]current source entropy:8, resource type: 0
[info]current dest entropy:3, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x18 value 0xd9efb052dd, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800115b4
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x18, x18, 0xc" at 0x800115b4=>[0]0x800115b4 (0xc91913) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800115b4 mem-ID=0 size=4 element-size=4 type=Instruction data=1319c900
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800115b4 end_addr=0x800115b7
[info]current source entropy:8, resource type: 0
[info]current dest entropy:3, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x18 value 0xd9efb052dd000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800115b8
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x81b value 0x81b
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x18, x18, -2021" at 0x800115b8=>[0]0x800115b8 (0x81b90913) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800115b8 mem-ID=0 size=4 element-size=4 type=Instruction data=1309b981
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800115b8 end_addr=0x800115bb
[info]current source entropy:8, resource type: 0
[info]current dest entropy:3, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x18 value 0xd9efb052dc81b, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800115bc
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x18, x18, 0xc" at 0x800115bc=>[0]0x800115bc (0xc91913) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800115bc mem-ID=0 size=4 element-size=4 type=Instruction data=1319c900
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800115bc end_addr=0x800115bf
[info]current source entropy:8, resource type: 0
[info]current dest entropy:3, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x18 value 0xd9efb052dc81b000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800115c0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xb37 value 0xb37
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x18, x18, -1225" at 0x800115c0=>[0]0x800115c0 (0xb3790913) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800115c0 mem-ID=0 size=4 element-size=4 type=Instruction data=130979b3
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800115c0 end_addr=0x800115c3
[info]current source entropy:8, resource type: 0
[info]current dest entropy:3, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x18 value 0xd9efb052dc81ab37, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800115c4
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : CommitInstruction
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2c936b5cd4=>part 1 PA [0]0x2c936b5cd4 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2c936b5cd4=>part 1 PA [0]0x2c936b5cd4 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2c936b5cd4=>part 1 PA [0]0x2c936b5cd4 size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x8f50
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2c936b5cd4=>part 1 PA [0]0x2c936b5cd4 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000002c936b5cd4 mem-ID=0 size=2 element-size=2 type=Data data=508f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2c936b5cd4 end_addr=0x2c936b5cd5
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x31a82be96=>part 1 PA [0]0x31a82be96 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x31a82be96=>part 1 PA [0]0x31a82be96 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x31a82be96=>part 1 PA [0]0x31a82be96 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x31a82be96=>part 1 PA [0]0x31a82be96 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000031a82be96 mem-ID=0 size=2 element-size=2 type=Data data=08d1
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x31a82be96 end_addr=0x31a82be97
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6c9a0b1f8e=>part 1 PA [0]0x6c9a0b1f8e size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6c9a0b1f8e=>part 1 PA [0]0x6c9a0b1f8e size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6c9a0b1f8e=>part 1 PA [0]0x6c9a0b1f8e size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0xceee
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6c9a0b1f8e=>part 1 PA [0]0x6c9a0b1f8e size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000006c9a0b1f8e mem-ID=0 size=2 element-size=2 type=Data data=eece
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6c9a0b1f8e end_addr=0x6c9a0b1f8f
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6700d3e376=>part 1 PA [0]0x6700d3e376 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6700d3e376=>part 1 PA [0]0x6700d3e376 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6700d3e376=>part 1 PA [0]0x6700d3e376 size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x3a58
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6700d3e376=>part 1 PA [0]0x6700d3e376 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000006700d3e376 mem-ID=0 size=2 element-size=2 type=Data data=583a
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6700d3e376 end_addr=0x6700d3e377
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x43ec66f8c8=>part 1 PA [0]0x43ec66f8c8 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x43ec66f8c8=>part 1 PA [0]0x43ec66f8c8 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x43ec66f8c8=>part 1 PA [0]0x43ec66f8c8 size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0xfa10
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x43ec66f8c8=>part 1 PA [0]0x43ec66f8c8 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000043ec66f8c8 mem-ID=0 size=2 element-size=2 type=Data data=10fa
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x43ec66f8c8 end_addr=0x43ec66f8c9
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1cb14b1df6=>part 1 PA [0]0x1cb14b1df6 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1cb14b1df6=>part 1 PA [0]0x1cb14b1df6 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1cb14b1df6=>part 1 PA [0]0x1cb14b1df6 size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0xf9ee
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1cb14b1df6=>part 1 PA [0]0x1cb14b1df6 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001cb14b1df6 mem-ID=0 size=2 element-size=2 type=Data data=eef9
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1cb14b1df6 end_addr=0x1cb14b1df7
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1ac7fba9e2=>part 1 PA [0]0x1ac7fba9e2 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1ac7fba9e2=>part 1 PA [0]0x1ac7fba9e2 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1ac7fba9e2=>part 1 PA [0]0x1ac7fba9e2 size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x5704
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1ac7fba9e2=>part 1 PA [0]0x1ac7fba9e2 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001ac7fba9e2 mem-ID=0 size=2 element-size=2 type=Data data=0457
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1ac7fba9e2 end_addr=0x1ac7fba9e3
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2bbf43c292=>part 1 PA [0]0x2bbf43c292 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2bbf43c292=>part 1 PA [0]0x2bbf43c292 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2bbf43c292=>part 1 PA [0]0x2bbf43c292 size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x5db4
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2bbf43c292=>part 1 PA [0]0x2bbf43c292 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000002bbf43c292 mem-ID=0 size=2 element-size=2 type=Data data=b45d
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2bbf43c292 end_addr=0x2bbf43c293
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5b9ef6bc38=>part 1 PA [0]0x5b9ef6bc38 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5b9ef6bc38=>part 1 PA [0]0x5b9ef6bc38 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5b9ef6bc38=>part 1 PA [0]0x5b9ef6bc38 size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0xa9f2
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5b9ef6bc38=>part 1 PA [0]0x5b9ef6bc38 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000005b9ef6bc38 mem-ID=0 size=2 element-size=2 type=Data data=f2a9
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5b9ef6bc38 end_addr=0x5b9ef6bc39
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x59ae8c9e2c=>part 1 PA [0]0x59ae8c9e2c size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x59ae8c9e2c=>part 1 PA [0]0x59ae8c9e2c size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x59ae8c9e2c=>part 1 PA [0]0x59ae8c9e2c size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x884c
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x59ae8c9e2c=>part 1 PA [0]0x59ae8c9e2c size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000059ae8c9e2c mem-ID=0 size=2 element-size=2 type=Data data=4c88
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x59ae8c9e2c end_addr=0x59ae8c9e2d
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6ad785fa06=>part 1 PA [0]0x6ad785fa06 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6ad785fa06=>part 1 PA [0]0x6ad785fa06 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6ad785fa06=>part 1 PA [0]0x6ad785fa06 size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0xd608
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6ad785fa06=>part 1 PA [0]0x6ad785fa06 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000006ad785fa06 mem-ID=0 size=2 element-size=2 type=Data data=08d6
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6ad785fa06 end_addr=0x6ad785fa07
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0xf34f05306=>part 1 PA [0]0xf34f05306 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0xf34f05306=>part 1 PA [0]0xf34f05306 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0xf34f05306=>part 1 PA [0]0xf34f05306 size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x6510
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0xf34f05306=>part 1 PA [0]0xf34f05306 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000000f34f05306 mem-ID=0 size=2 element-size=2 type=Data data=1065
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0xf34f05306 end_addr=0xf34f05307
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x514e00557c=>part 1 PA [0]0x514e00557c size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x514e00557c=>part 1 PA [0]0x514e00557c size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x514e00557c=>part 1 PA [0]0x514e00557c size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x334
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x514e00557c=>part 1 PA [0]0x514e00557c size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000514e00557c mem-ID=0 size=2 element-size=2 type=Data data=3403
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x514e00557c end_addr=0x514e00557d
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6890fbbc68=>part 1 PA [0]0x6890fbbc68 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6890fbbc68=>part 1 PA [0]0x6890fbbc68 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6890fbbc68=>part 1 PA [0]0x6890fbbc68 size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x8bea
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6890fbbc68=>part 1 PA [0]0x6890fbbc68 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000006890fbbc68 mem-ID=0 size=2 element-size=2 type=Data data=ea8b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6890fbbc68 end_addr=0x6890fbbc69
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5eab5c4bb6=>part 1 PA [0]0x5eab5c4bb6 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5eab5c4bb6=>part 1 PA [0]0x5eab5c4bb6 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5eab5c4bb6=>part 1 PA [0]0x5eab5c4bb6 size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x916
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5eab5c4bb6=>part 1 PA [0]0x5eab5c4bb6 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000005eab5c4bb6 mem-ID=0 size=2 element-size=2 type=Data data=1609
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5eab5c4bb6 end_addr=0x5eab5c4bb7
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x46f630ed06=>part 1 PA [0]0x46f630ed06 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x46f630ed06=>part 1 PA [0]0x46f630ed06 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x46f630ed06=>part 1 PA [0]0x46f630ed06 size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0xcb12
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x46f630ed06=>part 1 PA [0]0x46f630ed06 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000046f630ed06 mem-ID=0 size=2 element-size=2 type=Data data=12cb
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x46f630ed06 end_addr=0x46f630ed07
[notice]Committing instruction "VLOXEI64.V v17, x18, v22, Unmasked" at 0x800115c4=>[0]0x800115c4 (0xf697887) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800115c4 mem-ID=0 size=4 element-size=4 type=Instruction data=8778690f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800115c4 end_addr=0x800115c7
[notice]retire source stage: 1d, access: 0xa, size: 1, type: 0
[info]current source entropy:7, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800115c8
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v17_0 value 0x3a58ceeed1088f50, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v17_1 value 0x5db45704f9eefa10, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v17_2 value 0x6510d608884ca9f2, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v17_3 value 0xcb1209168bea0334, mask 0xffffffffffffffff
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : RegisterReservation
[info]{RegisterReserver::UnreserveRegister} Unreserve register: v22, access: Write, reserve type: User
[info]{GenSequenceAgent::RegisterReservation} register reservation do? 0 reg v22 attrs Write is reserved? 0
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : RegisterReservation
[info]{RegisterReserver::UnreserveRegister} Unreserve register: v23, access: Write, reserve type: User
[info]{GenSequenceAgent::RegisterReservation} register reservation do? 0 reg v23 attrs Write is reserved? 0
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : RegisterReservation
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x18, access: Write, reserve type: User
[info]{GenSequenceAgent::RegisterReservation} register reservation do? 0 reg x18 attrs Write is reserved? 0
[notice]GenQueryAgent::HandleQuery : InstructionRecord
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 1
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 4
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[info]{GenVirtualMemoryRequest::AddDetail} Size : 0x200 : GenVaRequest
[info]{GenVirtualMemoryRequest::AddDetail} Align : 0x8 : GenVaRequest
[info]{GenVirtualMemoryRequest::AddDetail} Type : D : GenVaRequest
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[notice]Generating: VSUXEI16.V##RISCV
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[debug]choice tree name: Data alignment choice name: Aligned set weight: 50
[debug]choice tree name: Data alignment choice name: Unaligned set weight: 14
[info] opname=vs3
[info]Operand vs3 No Dependency constraint
[info] opname=vm
[info] opname=LoadStore-rs1-vs2
[info]{AddressSolver::SolveWithModes} choice: VectorIndexedMode: IndexSolutionChoices size 0x1b
[notice]{LoadStoreOperand::GenerateNoPreamble} instruction: VSUXEI16.V##RISCV addressing-mode: VectorIndexedMode target address: 0x2f76755a38
[info]{AddressingOperand::Generate} generated without preamble
[info]{GenInstructionAgent::HandleNotification} new register initialization: x23
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2f76755a38=>part 1 PA [0]0x2f76755a38 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2f76755a38=>part 1 PA [0]0x2f76755a38 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2f76755a38=>part 1 PA [0]0x2f76755a38 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2f76755a38=>part 1 PA [0]0x2f76755a38 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000002f76755a38 mem-ID=0 size=2 element-size=2 type=Data data=330d
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2f76755a38 end_addr=0x2f76755a39
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2f7675a6ec=>part 1 PA [0]0x2f7675a6ec size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2f7675a6ec=>part 1 PA [0]0x2f7675a6ec size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2f7675a6ec=>part 1 PA [0]0x2f7675a6ec size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2f7675a6ec=>part 1 PA [0]0x2f7675a6ec size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000002f7675a6ec mem-ID=0 size=2 element-size=2 type=Data data=d76e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2f7675a6ec end_addr=0x2f7675a6ed
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2f7675140e=>part 1 PA [0]0x2f7675140e size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2f7675140e=>part 1 PA [0]0x2f7675140e size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2f7675140e=>part 1 PA [0]0x2f7675140e size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2f7675140e=>part 1 PA [0]0x2f7675140e size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000002f7675140e mem-ID=0 size=2 element-size=2 type=Data data=6bc7
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2f7675140e end_addr=0x2f7675140f
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2f76759c00=>part 1 PA [0]0x2f76759c00 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2f76759c00=>part 1 PA [0]0x2f76759c00 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2f76759c00=>part 1 PA [0]0x2f76759c00 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2f76759c00=>part 1 PA [0]0x2f76759c00 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000002f76759c00 mem-ID=0 size=2 element-size=2 type=Data data=00d3
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2f76759c00 end_addr=0x2f76759c01
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2f7674f468=>part 1 PA [0]0x2f7674f468 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2f7674f468=>part 1 PA [0]0x2f7674f468 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2f7674f468=>part 1 PA [0]0x2f7674f468 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2f7674f468=>part 1 PA [0]0x2f7674f468 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000002f7674f468 mem-ID=0 size=2 element-size=2 type=Data data=ed5a
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2f7674f468 end_addr=0x2f7674f469
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2f7675a053=>part 1 PA [0]0x2f7675a053 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2f7675a053=>part 1 PA [0]0x2f7675a053 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2f7675a053=>part 1 PA [0]0x2f7675a053 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2f7675a053=>part 1 PA [0]0x2f7675a053 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000002f7675a053 mem-ID=0 size=2 element-size=2 type=Data data=9705
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2f7675a053 end_addr=0x2f7675a054
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2f767557d4=>part 1 PA [0]0x2f767557d4 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2f767557d4=>part 1 PA [0]0x2f767557d4 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2f767557d4=>part 1 PA [0]0x2f767557d4 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2f767557d4=>part 1 PA [0]0x2f767557d4 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000002f767557d4 mem-ID=0 size=2 element-size=2 type=Data data=a033
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2f767557d4 end_addr=0x2f767557d5
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2f7674fc1f=>part 1 PA [0]0x2f7674fc1f size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2f7674fc1f=>part 1 PA [0]0x2f7674fc1f size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2f7674fc1f=>part 1 PA [0]0x2f7674fc1f size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2f7674fc1f=>part 1 PA [0]0x2f7674fc1f size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000002f7674fc1f mem-ID=0 size=2 element-size=2 type=Data data=4e24
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2f7674fc1f end_addr=0x2f7674fc20
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2f767504cd=>part 1 PA [0]0x2f767504cd size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2f767504cd=>part 1 PA [0]0x2f767504cd size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2f767504cd=>part 1 PA [0]0x2f767504cd size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2f767504cd=>part 1 PA [0]0x2f767504cd size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000002f767504cd mem-ID=0 size=2 element-size=2 type=Data data=26cc
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2f767504cd end_addr=0x2f767504ce
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2f7674f6df=>part 1 PA [0]0x2f7674f6df size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2f7674f6df=>part 1 PA [0]0x2f7674f6df size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2f7674f6df=>part 1 PA [0]0x2f7674f6df size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2f7674f6df=>part 1 PA [0]0x2f7674f6df size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000002f7674f6df mem-ID=0 size=2 element-size=2 type=Data data=39a9
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2f7674f6df end_addr=0x2f7674f6e0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2f7675d1e0=>part 1 PA [0]0x2f7675d1e0 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2f7675d1e0=>part 1 PA [0]0x2f7675d1e0 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2f7675d1e0=>part 1 PA [0]0x2f7675d1e0 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2f7675d1e0=>part 1 PA [0]0x2f7675d1e0 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000002f7675d1e0 mem-ID=0 size=2 element-size=2 type=Data data=c2b0
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2f7675d1e0 end_addr=0x2f7675d1e1
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2f7675284d=>part 1 PA [0]0x2f7675284d size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2f7675284d=>part 1 PA [0]0x2f7675284d size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2f7675284d=>part 1 PA [0]0x2f7675284d size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2f7675284d=>part 1 PA [0]0x2f7675284d size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000002f7675284d mem-ID=0 size=2 element-size=2 type=Data data=af44
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2f7675284d end_addr=0x2f7675284e
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2f76755a4c=>part 1 PA [0]0x2f76755a4c size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2f76755a4c=>part 1 PA [0]0x2f76755a4c size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2f76755a4c=>part 1 PA [0]0x2f76755a4c size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2f76755a4c=>part 1 PA [0]0x2f76755a4c size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000002f76755a4c mem-ID=0 size=2 element-size=2 type=Data data=59fe
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2f76755a4c end_addr=0x2f76755a4d
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2f7675d552=>part 1 PA [0]0x2f7675d552 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2f7675d552=>part 1 PA [0]0x2f7675d552 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2f7675d552=>part 1 PA [0]0x2f7675d552 size=2, part 2 PA [32686]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2f7675d552=>part 1 PA [0]0x2f7675d552 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000002f7675d552 mem-ID=0 size=2 element-size=2 type=Data data=d657
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2f7675d552 end_addr=0x2f7675d553
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2f767563a3=>part 1 PA [0]0x2f767563a3 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2f767563a3=>part 1 PA [0]0x2f767563a3 size=2, part 2 PA [32686]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2f767563a3=>part 1 PA [0]0x2f767563a3 size=2, part 2 PA [32686]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2f767563a3=>part 1 PA [0]0x2f767563a3 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000002f767563a3 mem-ID=0 size=2 element-size=2 type=Data data=7dd8
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2f767563a3 end_addr=0x2f767563a4
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2f7675bc8f=>part 1 PA [0]0x2f7675bc8f size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2f7675bc8f=>part 1 PA [0]0x2f7675bc8f size=2, part 2 PA [32686]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2f7675bc8f=>part 1 PA [0]0x2f7675bc8f size=2, part 2 PA [32686]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2f7675bc8f=>part 1 PA [0]0x2f7675bc8f size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000002f7675bc8f mem-ID=0 size=2 element-size=2 type=Data data=b2b8
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2f7675bc8f end_addr=0x2f7675bc90
[notice]Committing instruction "VSUXEI16.V v13, x23, v18, Unmasked" at 0x800115c8=>[0]0x800115c8 (0x72bd6a7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800115c8 mem-ID=0 size=4 element-size=4 type=Instruction data=a7d62b07
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800115c8 end_addr=0x800115cb
[notice]retire source stage: 1e, access: 0x7, size: 1, type: 0
[info]current source entropy:7, resource type: 0
[info]{ GenInstructionAgent::SendInitsToISS} writing register x23 initial value 0x2f7674de75
[SimApiHANDCAR::WriteRegister] x23 0x2f7674de75/0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x3a7bf00000
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mcause value 0x6, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mepc value 0x800115c8, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mtval value 0x2f7675a053, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register vstart value 0x5, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register privilege value 0x3, mask 0x3
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x3a7bf00000
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x2f76755a38
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x2f7675a6ec
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x2f7675140e
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x2f76759c00
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x2f7674f468
[notice]{GenInstructionAgent::UpdateExceptionEvent} exception ID: 0x6 attributes: 1987420243 description: enter_m
[notice]{GenExceptionAgent::HandleException} exception ID 0x6, enter_m
[notice]VM states: PrivilegeLevel=M MODE=1 MPRV=0 TVM=0 Current Regime: VmPagingRegime Regime Type:M
[notice]{GenExceptionAgentRISCV::NeedRecoveryAddress} found ec value for mcause: 6
[notice]{GenExceptionAgentRISCV::NeedRecoveryAddress} recovery_exception set to: 0
[notice]New Exception Recorded: StoreAmoAddrMisaligned. Exception taken to level 3.
[info]{GenInstructionAgent::ExecuteHandler} starting PC=0x3a7bf00000=>[Default]0x3a7bf00000 memory attributes: 0x3
[notice]Generator mode changed to: ReExe,Exception,NoEscape from: IssSim
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x0 value 0x3a7bf00004, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x3a7bf00080
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x12 value 0x6, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x3a7bf00084
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x12 value 0xc, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x3a7bf00088
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x12 value 0x6, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x3a7bf0008c
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x27 value 0x3a7bf0008c, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x3a7bf00090
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x27 value 0x3a7bf000a0, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x3a7bf00094
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x12 value 0x18, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x3a7bf00098
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x27 value 0x3a7bf000b8, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x3a7bf0009c
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x0 value 0x3a7bf000a0, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x3a7bf000b8
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x0 value 0x3a7bf000bc, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x3a7bf00104
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x27 value 0x800115c8, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x3a7bf00108
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x27 value 0x800115cc, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x3a7bf0010c
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mepc value 0x800115cc, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x0 value 0x800115c8, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x3a7bf00110
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register privilege value 0x3, mask 0x3
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800115cc
[notice]{GenInstructionAgent::UpdateExceptionEvent} exception ID: 0x4e attributes: 0 description: exit_mret
[notice]{GenExceptionAgent::HandleException} exception ID 0x4e, exit_mret
[notice]VM states: PrivilegeLevel=M MODE=1 MPRV=0 TVM=0 Current Regime: VmPagingRegime Regime Type:M
[notice]Generator mode changed to: IssSim from: ReExe,Exception,NoEscape
[notice]{GenInstructionAgent::ExceptionReturn} returned from exception to PC 0x800115cc re-execution? 0
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x0 value 0x0
[info] opname=rd
[notice]Committing instruction "LUI x18, 0" at 0x800115cc=>[0]0x800115cc (0x937) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800115cc mem-ID=0 size=4 element-size=4 type=Instruction data=37090000
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800115cc end_addr=0x800115cf
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x18 value 0x0, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800115d0
[notice]Generating: CSRRW#register#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=csr
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "CSRRW vstart, x18, x0" at 0x800115d0=>[0]0x800115d0 (0x891073) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800115d0 mem-ID=0 size=4 element-size=4 type=Instruction data=73108900
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800115d0 end_addr=0x800115d3
[notice]retire dest stage: 0, access: 0x0, size: 1, type: 0
[notice]retire source stage: 0, access: 0x1c, size: 1, type: 0
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register vstart value 0x0, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x0 value 0x5, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800115d4
[notice]GenQueryAgent::HandleQuery : InstructionRecord
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 1
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 5
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[info]{GenVirtualMemoryRequest::AddDetail} Size : 0x200 : GenVaRequest
[info]{GenVirtualMemoryRequest::AddDetail} Align : 0x8 : GenVaRequest
[info]{GenVirtualMemoryRequest::AddDetail} Type : D : GenVaRequest
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[notice]Generating: VSUXEI32.V##RISCV
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[debug]choice tree name: Data alignment choice name: Aligned set weight: 50
[debug]choice tree name: Data alignment choice name: Unaligned set weight: 14
[info] opname=vs3
[info]Operand vs3 No Dependency constraint
[info] opname=vm
[info] opname=LoadStore-rs1-vs2
[notice]Operand : LoadStore-rs1-vs2 mask 0x0 value 0x0
[info]{ResourceDependence::GetInterDependenceConstraint} GPR, OnSource entropy stable? 0
[info]Operand rs1 No Dependency constraint
[info]Operand vs2 No Dependency constraint
[notice]{VectorIndexedLoadStoreOperand::GenerateWithPreamble} generated target address 0x1eddec7cf0 alignment 2 data size 2 base value 0x1e03d6d9c2
[info]{AddressingOperand::Generate} generated with preamble
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} preventing all data page faults.
[notice]{DataBlock::Setup} generate data block start address...0x238ca003c0 with size:64 and align:64
[notice]{DataBlock::Setup} allocate memory for value:0xda15a32e size:0x4 Big endian:0x0 to memory:0x238ca003c0 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000238ca003c0 mem-ID=0 size=4 element-size=4 type=Data data=2ea315da
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x238ca003c0 end_addr=0x238ca003c3
[notice]{DataBlock::Setup} allocate memory for value:0x95a71f22 size:0x4 Big endian:0x0 to memory:0x238ca003c4 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000238ca003c4 mem-ID=0 size=4 element-size=4 type=Data data=221fa795
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x238ca003c4 end_addr=0x238ca003c7
[notice]{DataBlock::Setup} allocate memory for value:0xf2165f70 size:0x4 Big endian:0x0 to memory:0x238ca003c8 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000238ca003c8 mem-ID=0 size=4 element-size=4 type=Data data=705f16f2
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x238ca003c8 end_addr=0x238ca003cb
[notice]{DataBlock::Setup} allocate memory for value:0x20c9b046 size:0x4 Big endian:0x0 to memory:0x238ca003cc bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000238ca003cc mem-ID=0 size=4 element-size=4 type=Data data=46b0c920
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x238ca003cc end_addr=0x238ca003cf
[notice]{DataBlock::Setup} allocate memory for value:0x94467ca4 size:0x4 Big endian:0x0 to memory:0x238ca003d0 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000238ca003d0 mem-ID=0 size=4 element-size=4 type=Data data=a47c4694
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x238ca003d0 end_addr=0x238ca003d3
[notice]{DataBlock::Setup} allocate memory for value:0xe99fa29c size:0x4 Big endian:0x0 to memory:0x238ca003d4 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000238ca003d4 mem-ID=0 size=4 element-size=4 type=Data data=9ca29fe9
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x238ca003d4 end_addr=0x238ca003d7
[notice]{DataBlock::Setup} allocate memory for value:0xa2d913f6 size:0x4 Big endian:0x0 to memory:0x238ca003d8 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000238ca003d8 mem-ID=0 size=4 element-size=4 type=Data data=f613d9a2
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x238ca003d8 end_addr=0x238ca003db
[notice]{DataBlock::Setup} allocate memory for value:0x1f2e0524 size:0x4 Big endian:0x0 to memory:0x238ca003dc bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000238ca003dc mem-ID=0 size=4 element-size=4 type=Data data=24052e1f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x238ca003dc end_addr=0x238ca003df
[notice]{DataBlock::Setup} allocate memory for value:0xc043a264 size:0x4 Big endian:0x0 to memory:0x238ca003e0 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000238ca003e0 mem-ID=0 size=4 element-size=4 type=Data data=64a243c0
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x238ca003e0 end_addr=0x238ca003e3
[notice]{DataBlock::Setup} allocate memory for value:0x2ef1ae4a size:0x4 Big endian:0x0 to memory:0x238ca003e4 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000238ca003e4 mem-ID=0 size=4 element-size=4 type=Data data=4aaef12e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x238ca003e4 end_addr=0x238ca003e7
[notice]{DataBlock::Setup} allocate memory for value:0xf6489cda size:0x4 Big endian:0x0 to memory:0x238ca003e8 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000238ca003e8 mem-ID=0 size=4 element-size=4 type=Data data=da9c48f6
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x238ca003e8 end_addr=0x238ca003eb
[notice]{DataBlock::Setup} allocate memory for value:0x75234f18 size:0x4 Big endian:0x0 to memory:0x238ca003ec bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000238ca003ec mem-ID=0 size=4 element-size=4 type=Data data=184f2375
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x238ca003ec end_addr=0x238ca003ef
[notice]{DataBlock::Setup} allocate memory for value:0x39e84ca4 size:0x4 Big endian:0x0 to memory:0x238ca003f0 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000238ca003f0 mem-ID=0 size=4 element-size=4 type=Data data=a44ce839
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x238ca003f0 end_addr=0x238ca003f3
[notice]{DataBlock::Setup} allocate memory for value:0x1df5fa82 size:0x4 Big endian:0x0 to memory:0x238ca003f4 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000238ca003f4 mem-ID=0 size=4 element-size=4 type=Data data=82faf51d
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x238ca003f4 end_addr=0x238ca003f7
[notice]{DataBlock::Setup} allocate memory for value:0xe3cff018 size:0x4 Big endian:0x0 to memory:0x238ca003f8 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000238ca003f8 mem-ID=0 size=4 element-size=4 type=Data data=18f0cfe3
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x238ca003f8 end_addr=0x238ca003fb
[notice]{DataBlock::Setup} allocate memory for value:0x5bb920ac size:0x4 Big endian:0x0 to memory:0x238ca003fc bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000238ca003fc mem-ID=0 size=4 element-size=4 type=Data data=ac20b95b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x238ca003fc end_addr=0x238ca003ff
[notice]{DataBlock::Clear} data units are cleared!
[info]{RegisterReserver::ReserveRegister} Reserving register: v30, access: Write, reserve type: User
[info]{Generator::AddLoadRegisterAmbleRequests} register v30 should be reserved now: 1
[info]{RegisterReserver::ReserveRegister} Reserving register: x13, access: Write, reserve type: User
[info]{Generator::AddLoadRegisterAmbleRequests} register x13 should be reserved now: 1
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x12 value 0x12
[info] opname=rd
[notice]Committing instruction "LUI x15, 18" at 0x800115d4=>[0]0x800115d4 (0x127b7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800115d4 mem-ID=0 size=4 element-size=4 type=Instruction data=b7270100
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800115d4 end_addr=0x800115d7
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x15 value 0x12000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800115d8
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xc65 value 0xc65
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x15, x15, -923" at 0x800115d8=>[0]0x800115d8 (0xc657879b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800115d8 mem-ID=0 size=4 element-size=4 type=Instruction data=9b8757c6
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800115d8 end_addr=0x800115db
[info]current source entropy:7, resource type: 0
[info]current dest entropy:3, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x15 value 0x11c65, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800115dc
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0x15 value 0x15
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x15, x15, 0x15" at 0x800115dc=>[0]0x800115dc (0x1579793) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800115dc mem-ID=0 size=4 element-size=4 type=Instruction data=93975701
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800115dc end_addr=0x800115df
[info]current source entropy:7, resource type: 0
[info]current dest entropy:3, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x15 value 0x238ca00000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800115e0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x3c0 value 0x3c0
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x15, x15, 960" at 0x800115e0=>[0]0x800115e0 (0x3c078793) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800115e0 mem-ID=0 size=4 element-size=4 type=Instruction data=9387073c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800115e0 end_addr=0x800115e3
[info]current source entropy:7, resource type: 0
[info]current dest entropy:3, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x15 value 0x238ca003c0, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800115e4
[notice]Generating: VL1RE8.V##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[debug]choice tree name: Data alignment choice name: Aligned set weight: 50
[debug]choice tree name: Data alignment choice name: Unaligned set weight: 14
[info]constraint already forced, ignore reservation check
[info] opname=vd
[info] opname=LoadStore-rs1
[notice]Operand : LoadStore-rs1 mask 0x0 value 0x0
[info]{GenInstructionAgent::HandleNotification} new register initialization: v30
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x0=>part 1 PA [0]0x0 size=1, part 2 PA [0]0x0 size=0
[notice]Committing instruction "VL1RE8.V v30, x15" at 0x800115e4=>[0]0x800115e4 (0x2878f07) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800115e4 mem-ID=0 size=4 element-size=4 type=Instruction data=078f8702
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800115e4 end_addr=0x800115e7
[notice]retire source stage: 5, access: 0x1a, size: 1, type: 0
[info]current source entropy:6, resource type: 0
[info]{ GenInstructionAgent::SendInitsToISS} writing register v30_0 initial value 0x450714f2eb2e3efa
[SimApiHANDCAR::WriteRegister] v30_0 0x450714f2eb2e3efa/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v30_1 initial value 0x6640dd64cfaccbec
[SimApiHANDCAR::WriteRegister] v30_1 0x6640dd64cfaccbec/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v30_2 initial value 0x140445dd068954c5
[SimApiHANDCAR::WriteRegister] v30_2 0x140445dd068954c5/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v30_3 initial value 0x9a50a6771b1c73d5
[SimApiHANDCAR::WriteRegister] v30_3 0x9a50a6771b1c73d5/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v30_4 initial value 0x5f23dc6b754c5438
[SimApiHANDCAR::WriteRegister] v30_4 0x5f23dc6b754c5438/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v30_5 initial value 0xfc95837376691c49
[SimApiHANDCAR::WriteRegister] v30_5 0xfc95837376691c49/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v30_6 initial value 0xd3f0f9288efeb53b
[SimApiHANDCAR::WriteRegister] v30_6 0xd3f0f9288efeb53b/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v30_7 initial value 0x7cc41566c56f708a
[SimApiHANDCAR::WriteRegister] v30_7 0x7cc41566c56f708a/0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800115e8
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v30_0 value 0x95a71f22da15a32e, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v30_1 value 0x20c9b046f2165f70, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v30_2 value 0xe99fa29c94467ca4, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v30_3 value 0x1f2e0524a2d913f6, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v30_4 value 0x2ef1ae4ac043a264, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v30_5 value 0x75234f18f6489cda, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v30_6 value 0x1df5fa8239e84ca4, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v30_7 value 0x5bb920ace3cff018, mask 0xffffffffffffffff
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0xf02 value 0xf02
[info] opname=rd
[notice]Committing instruction "LUI x13, 3842" at 0x800115e8=>[0]0x800115e8 (0xf026b7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800115e8 mem-ID=0 size=4 element-size=4 type=Instruction data=b726f000
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800115e8 end_addr=0x800115eb
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x13 value 0xf02000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800115ec
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xeb7 value 0xeb7
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x13, x13, -329" at 0x800115ec=>[0]0x800115ec (0xeb76869b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800115ec mem-ID=0 size=4 element-size=4 type=Instruction data=9b8676eb
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800115ec end_addr=0x800115ef
[info]current source entropy:7, resource type: 0
[info]current dest entropy:3, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x13 value 0xf01eb7, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800115f0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xd value 0xd
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x13, x13, 0xd" at 0x800115f0=>[0]0x800115f0 (0xd69693) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800115f0 mem-ID=0 size=4 element-size=4 type=Instruction data=9396d600
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800115f0 end_addr=0x800115f3
[info]current source entropy:7, resource type: 0
[info]current dest entropy:3, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x13 value 0x1e03d6e000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800115f4
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x9c2 value 0x9c2
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x13, x13, -1598" at 0x800115f4=>[0]0x800115f4 (0x9c268693) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800115f4 mem-ID=0 size=4 element-size=4 type=Instruction data=9386269c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800115f4 end_addr=0x800115f7
[info]current source entropy:7, resource type: 0
[info]current dest entropy:3, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x13 value 0x1e03d6d9c2, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800115f8
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : CommitInstruction
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1eddec7cf0=>part 1 PA [0]0x1eddec7cf0 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1eddec7cf0=>part 1 PA [0]0x1eddec7cf0 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1eddec7cf0=>part 1 PA [0]0x1eddec7cf0 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1eddec7cf0=>part 1 PA [0]0x1eddec7cf0 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001eddec7cf0 mem-ID=0 size=2 element-size=2 type=Data data=bf37
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1eddec7cf0 end_addr=0x1eddec7cf1
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1e997df8e4=>part 1 PA [0]0x1e997df8e4 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1e997df8e4=>part 1 PA [0]0x1e997df8e4 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1e997df8e4=>part 1 PA [0]0x1e997df8e4 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1e997df8e4=>part 1 PA [0]0x1e997df8e4 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001e997df8e4 mem-ID=0 size=2 element-size=2 type=Data data=487f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1e997df8e4 end_addr=0x1e997df8e5
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1ef5ed3932=>part 1 PA [0]0x1ef5ed3932 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1ef5ed3932=>part 1 PA [0]0x1ef5ed3932 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1ef5ed3932=>part 1 PA [0]0x1ef5ed3932 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1ef5ed3932=>part 1 PA [0]0x1ef5ed3932 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001ef5ed3932 mem-ID=0 size=2 element-size=2 type=Data data=ef6d
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1ef5ed3932 end_addr=0x1ef5ed3933
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1e24a08a08=>part 1 PA [0]0x1e24a08a08 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1e24a08a08=>part 1 PA [0]0x1e24a08a08 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1e24a08a08=>part 1 PA [0]0x1e24a08a08 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1e24a08a08=>part 1 PA [0]0x1e24a08a08 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001e24a08a08 mem-ID=0 size=2 element-size=2 type=Data data=e505
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1e24a08a08 end_addr=0x1e24a08a09
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1e981d5666=>part 1 PA [0]0x1e981d5666 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1e981d5666=>part 1 PA [0]0x1e981d5666 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1e981d5666=>part 1 PA [0]0x1e981d5666 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1e981d5666=>part 1 PA [0]0x1e981d5666 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001e981d5666 mem-ID=0 size=2 element-size=2 type=Data data=b780
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1e981d5666 end_addr=0x1e981d5667
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1eed767c5e=>part 1 PA [0]0x1eed767c5e size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1eed767c5e=>part 1 PA [0]0x1eed767c5e size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1eed767c5e=>part 1 PA [0]0x1eed767c5e size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1eed767c5e=>part 1 PA [0]0x1eed767c5e size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001eed767c5e mem-ID=0 size=2 element-size=2 type=Data data=3163
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1eed767c5e end_addr=0x1eed767c5f
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1ea6afedb8=>part 1 PA [0]0x1ea6afedb8 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1ea6afedb8=>part 1 PA [0]0x1ea6afedb8 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1ea6afedb8=>part 1 PA [0]0x1ea6afedb8 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1ea6afedb8=>part 1 PA [0]0x1ea6afedb8 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001ea6afedb8 mem-ID=0 size=2 element-size=2 type=Data data=6e93
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1ea6afedb8 end_addr=0x1ea6afedb9
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1e2304dee6=>part 1 PA [0]0x1e2304dee6 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1e2304dee6=>part 1 PA [0]0x1e2304dee6 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1e2304dee6=>part 1 PA [0]0x1e2304dee6 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1e2304dee6=>part 1 PA [0]0x1e2304dee6 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001e2304dee6 mem-ID=0 size=2 element-size=2 type=Data data=4675
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1e2304dee6 end_addr=0x1e2304dee7
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1ec41a7c26=>part 1 PA [0]0x1ec41a7c26 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1ec41a7c26=>part 1 PA [0]0x1ec41a7c26 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1ec41a7c26=>part 1 PA [0]0x1ec41a7c26 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1ec41a7c26=>part 1 PA [0]0x1ec41a7c26 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001ec41a7c26 mem-ID=0 size=2 element-size=2 type=Data data=bafc
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1ec41a7c26 end_addr=0x1ec41a7c27
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1e32c8880c=>part 1 PA [0]0x1e32c8880c size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1e32c8880c=>part 1 PA [0]0x1e32c8880c size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1e32c8880c=>part 1 PA [0]0x1e32c8880c size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1e32c8880c=>part 1 PA [0]0x1e32c8880c size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001e32c8880c mem-ID=0 size=2 element-size=2 type=Data data=859a
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1e32c8880c end_addr=0x1e32c8880d
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1efa1f769c=>part 1 PA [0]0x1efa1f769c size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1efa1f769c=>part 1 PA [0]0x1efa1f769c size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1efa1f769c=>part 1 PA [0]0x1efa1f769c size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1efa1f769c=>part 1 PA [0]0x1efa1f769c size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001efa1f769c mem-ID=0 size=2 element-size=2 type=Data data=4243
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1efa1f769c end_addr=0x1efa1f769d
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1e78fa28da=>part 1 PA [0]0x1e78fa28da size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1e78fa28da=>part 1 PA [0]0x1e78fa28da size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1e78fa28da=>part 1 PA [0]0x1e78fa28da size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1e78fa28da=>part 1 PA [0]0x1e78fa28da size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001e78fa28da mem-ID=0 size=2 element-size=2 type=Data data=6961
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1e78fa28da end_addr=0x1e78fa28db
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1e3dbf2666=>part 1 PA [0]0x1e3dbf2666 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1e3dbf2666=>part 1 PA [0]0x1e3dbf2666 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1e3dbf2666=>part 1 PA [0]0x1e3dbf2666 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1e3dbf2666=>part 1 PA [0]0x1e3dbf2666 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001e3dbf2666 mem-ID=0 size=2 element-size=2 type=Data data=75d5
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1e3dbf2666 end_addr=0x1e3dbf2667
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1e21ccd444=>part 1 PA [0]0x1e21ccd444 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1e21ccd444=>part 1 PA [0]0x1e21ccd444 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1e21ccd444=>part 1 PA [0]0x1e21ccd444 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1e21ccd444=>part 1 PA [0]0x1e21ccd444 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001e21ccd444 mem-ID=0 size=2 element-size=2 type=Data data=1d92
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1e21ccd444 end_addr=0x1e21ccd445
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1ee7a6c9da=>part 1 PA [0]0x1ee7a6c9da size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1ee7a6c9da=>part 1 PA [0]0x1ee7a6c9da size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1ee7a6c9da=>part 1 PA [0]0x1ee7a6c9da size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1ee7a6c9da=>part 1 PA [0]0x1ee7a6c9da size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001ee7a6c9da mem-ID=0 size=2 element-size=2 type=Data data=e037
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1ee7a6c9da end_addr=0x1ee7a6c9db
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1e5f8ffa6e=>part 1 PA [0]0x1e5f8ffa6e size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1e5f8ffa6e=>part 1 PA [0]0x1e5f8ffa6e size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1e5f8ffa6e=>part 1 PA [0]0x1e5f8ffa6e size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1e5f8ffa6e=>part 1 PA [0]0x1e5f8ffa6e size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001e5f8ffa6e mem-ID=0 size=2 element-size=2 type=Data data=0a3f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1e5f8ffa6e end_addr=0x1e5f8ffa6f
[notice]Committing instruction "VSUXEI32.V v25, x13, v30, Vector result" at 0x800115f8=>[0]0x800115f8 (0x5e6eca7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800115f8 mem-ID=0 size=4 element-size=4 type=Instruction data=a7ece605
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800115f8 end_addr=0x800115fb
[notice]retire source stage: a, access: 0x1e, size: 1, type: 0
[info]current source entropy:6, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800115fc
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x1e24a08a08
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x1e981d5666
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x1eed767c5e
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x1e2304dee6
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x1e32c8880c
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x1e78fa28da
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x1e3dbf2666
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x1e5f8ffa6e
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : RegisterReservation
[info]{RegisterReserver::UnreserveRegister} Unreserve register: v30, access: Write, reserve type: User
[info]{GenSequenceAgent::RegisterReservation} register reservation do? 0 reg v30 attrs Write is reserved? 0
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : RegisterReservation
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x13, access: Write, reserve type: User
[info]{GenSequenceAgent::RegisterReservation} register reservation do? 0 reg x13 attrs Write is reserved? 0
[notice]GenQueryAgent::HandleQuery : InstructionRecord
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 1
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 5
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]Generating: VSOXEI32.V##RISCV
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[debug]choice tree name: Data alignment choice name: Aligned set weight: 50
[debug]choice tree name: Data alignment choice name: Unaligned set weight: 14
[info] opname=vs3
[info]Operand vs3 No Dependency constraint
[info] opname=vm
[info] opname=LoadStore-rs1-vs2
[notice]Operand : LoadStore-rs1-vs2 mask 0x0 value 0x0
[info]Operand rs1 No Dependency constraint
[info]Operand vs2 No Dependency constraint
[notice]{VectorIndexedLoadStoreOperand::GenerateWithPreamble} generated target address 0x60419edc36 alignment 2 data size 2 base value 0x5fdab6287f
[info]{AddressingOperand::Generate} generated with preamble
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} preventing all data page faults.
[notice]{DataBlock::Setup} generate data block start address...0x3aa994e500 with size:64 and align:64
[notice]{DataBlock::Setup} allocate memory for value:0x66e8b3b7 size:0x4 Big endian:0x0 to memory:0x3aa994e500 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000003aa994e500 mem-ID=0 size=4 element-size=4 type=Data data=b7b3e866
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3aa994e500 end_addr=0x3aa994e503
[notice]{DataBlock::Setup} allocate memory for value:0x29857781 size:0x4 Big endian:0x0 to memory:0x3aa994e504 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000003aa994e504 mem-ID=0 size=4 element-size=4 type=Data data=81778529
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3aa994e504 end_addr=0x3aa994e507
[notice]{DataBlock::Setup} allocate memory for value:0xc52374ff size:0x4 Big endian:0x0 to memory:0x3aa994e508 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000003aa994e508 mem-ID=0 size=4 element-size=4 type=Data data=ff7423c5
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3aa994e508 end_addr=0x3aa994e50b
[notice]{DataBlock::Setup} allocate memory for value:0xb58426c1 size:0x4 Big endian:0x0 to memory:0x3aa994e50c bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000003aa994e50c mem-ID=0 size=4 element-size=4 type=Data data=c12684b5
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3aa994e50c end_addr=0x3aa994e50f
[notice]{DataBlock::Setup} allocate memory for value:0xef562fd5 size:0x4 Big endian:0x0 to memory:0x3aa994e510 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000003aa994e510 mem-ID=0 size=4 element-size=4 type=Data data=d52f56ef
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3aa994e510 end_addr=0x3aa994e513
[notice]{DataBlock::Setup} allocate memory for value:0xd85f9151 size:0x4 Big endian:0x0 to memory:0x3aa994e514 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000003aa994e514 mem-ID=0 size=4 element-size=4 type=Data data=51915fd8
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3aa994e514 end_addr=0x3aa994e517
[notice]{DataBlock::Setup} allocate memory for value:0xf086c21 size:0x4 Big endian:0x0 to memory:0x3aa994e518 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000003aa994e518 mem-ID=0 size=4 element-size=4 type=Data data=216c080f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3aa994e518 end_addr=0x3aa994e51b
[notice]{DataBlock::Setup} allocate memory for value:0xf0112a25 size:0x4 Big endian:0x0 to memory:0x3aa994e51c bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000003aa994e51c mem-ID=0 size=4 element-size=4 type=Data data=252a11f0
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3aa994e51c end_addr=0x3aa994e51f
[notice]{DataBlock::Setup} allocate memory for value:0xd33eb52d size:0x4 Big endian:0x0 to memory:0x3aa994e520 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000003aa994e520 mem-ID=0 size=4 element-size=4 type=Data data=2db53ed3
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3aa994e520 end_addr=0x3aa994e523
[notice]{DataBlock::Setup} allocate memory for value:0x6244a2bb size:0x4 Big endian:0x0 to memory:0x3aa994e524 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000003aa994e524 mem-ID=0 size=4 element-size=4 type=Data data=bba24462
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3aa994e524 end_addr=0x3aa994e527
[notice]{DataBlock::Setup} allocate memory for value:0x3778ba55 size:0x4 Big endian:0x0 to memory:0x3aa994e528 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000003aa994e528 mem-ID=0 size=4 element-size=4 type=Data data=55ba7837
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3aa994e528 end_addr=0x3aa994e52b
[notice]{DataBlock::Setup} allocate memory for value:0xe6c790d5 size:0x4 Big endian:0x0 to memory:0x3aa994e52c bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000003aa994e52c mem-ID=0 size=4 element-size=4 type=Data data=d590c7e6
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3aa994e52c end_addr=0x3aa994e52f
[notice]{DataBlock::Setup} allocate memory for value:0x633ace6b size:0x4 Big endian:0x0 to memory:0x3aa994e530 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000003aa994e530 mem-ID=0 size=4 element-size=4 type=Data data=6bce3a63
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3aa994e530 end_addr=0x3aa994e533
[notice]{DataBlock::Setup} allocate memory for value:0xb5fd89af size:0x4 Big endian:0x0 to memory:0x3aa994e534 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000003aa994e534 mem-ID=0 size=4 element-size=4 type=Data data=af89fdb5
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3aa994e534 end_addr=0x3aa994e537
[notice]{DataBlock::Setup} allocate memory for value:0xb502f1d size:0x4 Big endian:0x0 to memory:0x3aa994e538 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000003aa994e538 mem-ID=0 size=4 element-size=4 type=Data data=1d2f500b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3aa994e538 end_addr=0x3aa994e53b
[notice]{DataBlock::Setup} allocate memory for value:0x6e94dd3 size:0x4 Big endian:0x0 to memory:0x3aa994e53c bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000003aa994e53c mem-ID=0 size=4 element-size=4 type=Data data=d34de906
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3aa994e53c end_addr=0x3aa994e53f
[notice]{DataBlock::Clear} data units are cleared!
[info]{RegisterReserver::ReserveRegister} Reserving register: v5, access: Write, reserve type: User
[info]{Generator::AddLoadRegisterAmbleRequests} register v5 should be reserved now: 1
[info]{RegisterReserver::ReserveRegister} Reserving register: x17, access: Write, reserve type: User
[info]{Generator::AddLoadRegisterAmbleRequests} register x17 should be reserved now: 1
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x1d55 value 0x1d55
[info] opname=rd
[notice]Committing instruction "LUI x21, 7509" at 0x800115fc=>[0]0x800115fc (0x1d55ab7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800115fc mem-ID=0 size=4 element-size=4 type=Instruction data=b75ad501
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800115fc end_addr=0x800115ff
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x21 value 0x1d55000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011600
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xca7 value 0xca7
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x21, x21, -857" at 0x80011600=>[0]0x80011600 (0xca7a8a9b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011600 mem-ID=0 size=4 element-size=4 type=Instruction data=9b8a7aca
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011600 end_addr=0x80011603
[info]current source entropy:7, resource type: 0
[info]current dest entropy:3, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x21 value 0x1d54ca7, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011604
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xd value 0xd
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x21, x21, 0xd" at 0x80011604=>[0]0x80011604 (0xda9a93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011604 mem-ID=0 size=4 element-size=4 type=Instruction data=939ada00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011604 end_addr=0x80011607
[info]current source entropy:7, resource type: 0
[info]current dest entropy:3, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x21 value 0x3aa994e000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011608
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x500 value 0x500
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x21, x21, 1280" at 0x80011608=>[0]0x80011608 (0x500a8a93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011608 mem-ID=0 size=4 element-size=4 type=Instruction data=938a0a50
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011608 end_addr=0x8001160b
[info]current source entropy:7, resource type: 0
[info]current dest entropy:3, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x21 value 0x3aa994e500, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x8001160c
[notice]Generating: VL1RE8.V##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[debug]choice tree name: Data alignment choice name: Aligned set weight: 50
[debug]choice tree name: Data alignment choice name: Unaligned set weight: 14
[info]constraint already forced, ignore reservation check
[info] opname=vd
[info] opname=LoadStore-rs1
[notice]Operand : LoadStore-rs1 mask 0x0 value 0x0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x0=>part 1 PA [0]0x0 size=1, part 2 PA [0]0x0 size=0
[notice]Committing instruction "VL1RE8.V v5, x21" at 0x8001160c=>[0]0x8001160c (0x28a8287) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008001160c mem-ID=0 size=4 element-size=4 type=Instruction data=87828a02
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8001160c end_addr=0x8001160f
[notice]retire source stage: f, access: 0x10, size: 1, type: 0
[info]current source entropy:6, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011610
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v5_0 value 0x2985778166e8b3b7, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v5_1 value 0xb58426c1c52374ff, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v5_2 value 0xd85f9151ef562fd5, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v5_3 value 0xf0112a250f086c21, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v5_4 value 0x6244a2bbd33eb52d, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v5_5 value 0xe6c790d53778ba55, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v5_6 value 0xb5fd89af633ace6b, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v5_7 value 0x6e94dd30b502f1d, mask 0xffffffffffffffff
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x5fdb value 0x5fdb
[info] opname=rd
[notice]Committing instruction "LUI x17, 24539" at 0x80011610=>[0]0x80011610 (0x5fdb8b7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011610 mem-ID=0 size=4 element-size=4 type=Instruction data=b7b8fd05
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011610 end_addr=0x80011613
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x17 value 0x5fdb000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011614
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xb63 value 0xb63
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x17, x17, -1181" at 0x80011614=>[0]0x80011614 (0xb638889b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011614 mem-ID=0 size=4 element-size=4 type=Instruction data=9b8838b6
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011614 end_addr=0x80011617
[info]current source entropy:7, resource type: 0
[info]current dest entropy:3, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x17 value 0x5fdab63, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011618
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x17, x17, 0xc" at 0x80011618=>[0]0x80011618 (0xc89893) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011618 mem-ID=0 size=4 element-size=4 type=Instruction data=9398c800
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011618 end_addr=0x8001161b
[info]current source entropy:7, resource type: 0
[info]current dest entropy:3, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x17 value 0x5fdab63000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x8001161c
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x87f value 0x87f
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x17, x17, -1921" at 0x8001161c=>[0]0x8001161c (0x87f88893) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008001161c mem-ID=0 size=4 element-size=4 type=Instruction data=9388f887
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8001161c end_addr=0x8001161f
[info]current source entropy:7, resource type: 0
[info]current dest entropy:3, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x17 value 0x5fdab6287f, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011620
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : CommitInstruction
[info]{GenInstructionAgent::HandleNotification} new register initialization: v27
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x60419edc36=>part 1 PA [0]0x60419edc36 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x60419edc36=>part 1 PA [0]0x60419edc36 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x60419edc36=>part 1 PA [0]0x60419edc36 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x60419edc36=>part 1 PA [0]0x60419edc36 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000060419edc36 mem-ID=0 size=2 element-size=2 type=Data data=8143
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x60419edc36 end_addr=0x60419edc37
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x60043ba000=>part 1 PA [0]0x60043ba000 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x60043ba000=>part 1 PA [0]0x60043ba000 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x60043ba000=>part 1 PA [0]0x60043ba000 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x60043ba000=>part 1 PA [0]0x60043ba000 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000060043ba000 mem-ID=0 size=2 element-size=2 type=Data data=a16e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x60043ba000 end_addr=0x60043ba001
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x609fd99d7e=>part 1 PA [0]0x609fd99d7e size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x609fd99d7e=>part 1 PA [0]0x609fd99d7e size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x609fd99d7e=>part 1 PA [0]0x609fd99d7e size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x609fd99d7e=>part 1 PA [0]0x609fd99d7e size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000609fd99d7e mem-ID=0 size=2 element-size=2 type=Data data=94b0
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x609fd99d7e end_addr=0x609fd99d7f
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x60903a4f40=>part 1 PA [0]0x60903a4f40 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x60903a4f40=>part 1 PA [0]0x60903a4f40 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x60903a4f40=>part 1 PA [0]0x60903a4f40 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x60903a4f40=>part 1 PA [0]0x60903a4f40 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000060903a4f40 mem-ID=0 size=2 element-size=2 type=Data data=df5e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x60903a4f40 end_addr=0x60903a4f41
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x60ca0c5854=>part 1 PA [0]0x60ca0c5854 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x60ca0c5854=>part 1 PA [0]0x60ca0c5854 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x60ca0c5854=>part 1 PA [0]0x60ca0c5854 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x60ca0c5854=>part 1 PA [0]0x60ca0c5854 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000060ca0c5854 mem-ID=0 size=2 element-size=2 type=Data data=8bc0
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x60ca0c5854 end_addr=0x60ca0c5855
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x60b315b9d0=>part 1 PA [0]0x60b315b9d0 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x60b315b9d0=>part 1 PA [0]0x60b315b9d0 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x60b315b9d0=>part 1 PA [0]0x60b315b9d0 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x60b315b9d0=>part 1 PA [0]0x60b315b9d0 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000060b315b9d0 mem-ID=0 size=2 element-size=2 type=Data data=4491
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x60b315b9d0 end_addr=0x60b315b9d1
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5fe9be94a0=>part 1 PA [0]0x5fe9be94a0 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5fe9be94a0=>part 1 PA [0]0x5fe9be94a0 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5fe9be94a0=>part 1 PA [0]0x5fe9be94a0 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5fe9be94a0=>part 1 PA [0]0x5fe9be94a0 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000005fe9be94a0 mem-ID=0 size=2 element-size=2 type=Data data=704b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5fe9be94a0 end_addr=0x5fe9be94a1
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x60cac752a4=>part 1 PA [0]0x60cac752a4 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x60cac752a4=>part 1 PA [0]0x60cac752a4 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x60cac752a4=>part 1 PA [0]0x60cac752a4 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x60cac752a4=>part 1 PA [0]0x60cac752a4 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000060cac752a4 mem-ID=0 size=2 element-size=2 type=Data data=be95
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x60cac752a4 end_addr=0x60cac752a5
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x60adf4ddac=>part 1 PA [0]0x60adf4ddac size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x60adf4ddac=>part 1 PA [0]0x60adf4ddac size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x60adf4ddac=>part 1 PA [0]0x60adf4ddac size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x60adf4ddac=>part 1 PA [0]0x60adf4ddac size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000060adf4ddac mem-ID=0 size=2 element-size=2 type=Data data=eecd
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x60adf4ddac end_addr=0x60adf4ddad
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x603cfacb3a=>part 1 PA [0]0x603cfacb3a size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x603cfacb3a=>part 1 PA [0]0x603cfacb3a size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x603cfacb3a=>part 1 PA [0]0x603cfacb3a size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x603cfacb3a=>part 1 PA [0]0x603cfacb3a size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000603cfacb3a mem-ID=0 size=2 element-size=2 type=Data data=c99f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x603cfacb3a end_addr=0x603cfacb3b
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x60122ee2d4=>part 1 PA [0]0x60122ee2d4 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x60122ee2d4=>part 1 PA [0]0x60122ee2d4 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x60122ee2d4=>part 1 PA [0]0x60122ee2d4 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x60122ee2d4=>part 1 PA [0]0x60122ee2d4 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000060122ee2d4 mem-ID=0 size=2 element-size=2 type=Data data=64ac
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x60122ee2d4 end_addr=0x60122ee2d5
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x60c17db954=>part 1 PA [0]0x60c17db954 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x60c17db954=>part 1 PA [0]0x60c17db954 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x60c17db954=>part 1 PA [0]0x60c17db954 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x60c17db954=>part 1 PA [0]0x60c17db954 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000060c17db954 mem-ID=0 size=2 element-size=2 type=Data data=457a
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x60c17db954 end_addr=0x60c17db955
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x603df0f6ea=>part 1 PA [0]0x603df0f6ea size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x603df0f6ea=>part 1 PA [0]0x603df0f6ea size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x603df0f6ea=>part 1 PA [0]0x603df0f6ea size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x603df0f6ea=>part 1 PA [0]0x603df0f6ea size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000603df0f6ea mem-ID=0 size=2 element-size=2 type=Data data=b037
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x603df0f6ea end_addr=0x603df0f6eb
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6090b3b22e=>part 1 PA [0]0x6090b3b22e size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6090b3b22e=>part 1 PA [0]0x6090b3b22e size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6090b3b22e=>part 1 PA [0]0x6090b3b22e size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6090b3b22e=>part 1 PA [0]0x6090b3b22e size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000006090b3b22e mem-ID=0 size=2 element-size=2 type=Data data=5516
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6090b3b22e end_addr=0x6090b3b22f
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5fe606579c=>part 1 PA [0]0x5fe606579c size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5fe606579c=>part 1 PA [0]0x5fe606579c size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5fe606579c=>part 1 PA [0]0x5fe606579c size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5fe606579c=>part 1 PA [0]0x5fe606579c size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000005fe606579c mem-ID=0 size=2 element-size=2 type=Data data=80fd
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5fe606579c end_addr=0x5fe606579d
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5fe19f7652=>part 1 PA [0]0x5fe19f7652 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5fe19f7652=>part 1 PA [0]0x5fe19f7652 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5fe19f7652=>part 1 PA [0]0x5fe19f7652 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5fe19f7652=>part 1 PA [0]0x5fe19f7652 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000005fe19f7652 mem-ID=0 size=2 element-size=2 type=Data data=090a
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5fe19f7652 end_addr=0x5fe19f7653
[notice]Committing instruction "VSOXEI32.V v27, x17, v5, Unmasked" at 0x80011620=>[0]0x80011620 (0xe58eda7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011620 mem-ID=0 size=4 element-size=4 type=Instruction data=a7ed580e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011620 end_addr=0x80011623
[notice]retire source stage: 14, access: 0x1d, size: 1, type: 0
[info]current source entropy:6, resource type: 0
[info]{ GenInstructionAgent::SendInitsToISS} writing register v27_0 initial value 0x9b3dcd977c97a1ff
[SimApiHANDCAR::WriteRegister] v27_0 0x9b3dcd977c97a1ff/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v27_1 initial value 0xbe04b1e79c68b384
[SimApiHANDCAR::WriteRegister] v27_1 0xbe04b1e79c68b384/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v27_2 initial value 0xbc552eb254f9b815
[SimApiHANDCAR::WriteRegister] v27_2 0xbc552eb254f9b815/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v27_3 initial value 0xb61816895895e7dd
[SimApiHANDCAR::WriteRegister] v27_3 0xb61816895895e7dd/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v27_4 initial value 0x92147c06b13ace6a
[SimApiHANDCAR::WriteRegister] v27_4 0x92147c06b13ace6a/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v27_5 initial value 0xe1624b334f4e147b
[SimApiHANDCAR::WriteRegister] v27_5 0xe1624b334f4e147b/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v27_6 initial value 0x8000000000000000
[SimApiHANDCAR::WriteRegister] v27_6 0x8000000000000000/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v27_7 initial value 0xfff0000000000000
[SimApiHANDCAR::WriteRegister] v27_7 0xfff0000000000000/0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011624
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x60419edc36
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x60043ba000
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x609fd99d7e
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x60903a4f40
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x60ca0c5854
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x60b315b9d0
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x5fe9be94a0
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x60cac752a4
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x60adf4ddac
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x603cfacb3a
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x60122ee2d4
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x60c17db954
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x603df0f6ea
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x6090b3b22e
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x5fe606579c
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x5fe19f7652
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : RegisterReservation
[info]{RegisterReserver::UnreserveRegister} Unreserve register: v5, access: Write, reserve type: User
[info]{GenSequenceAgent::RegisterReservation} register reservation do? 0 reg v5 attrs Write is reserved? 0
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : RegisterReservation
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x17, access: Write, reserve type: User
[info]{GenSequenceAgent::RegisterReservation} register reservation do? 0 reg x17 attrs Write is reserved? 0
[notice]GenQueryAgent::HandleQuery : InstructionRecord
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 1
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 5
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]Generating: VLUXEI32.V##RISCV
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[debug]choice tree name: Data alignment choice name: Aligned set weight: 50
[debug]choice tree name: Data alignment choice name: Unaligned set weight: 14
[info] opname=vd
[info]Operand vd No Dependency constraint
[info] opname=vm
[info] opname=LoadStore-rs1-vs2
[notice]Operand : LoadStore-rs1-vs2 mask 0x0 value 0x0
[info]Operand rs1 No Dependency constraint
[info]Operand vs2 No Dependency constraint
[notice]{VectorIndexedLoadStoreOperand::GenerateWithPreamble} generated target address 0x49cd44b41c alignment 2 data size 2 base value 0x49730bb2c2
[info]{AddressingOperand::Generate} generated with preamble
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} preventing all data page faults.
[notice]{DataBlock::Setup} generate data block start address...0x505ed5ab40 with size:64 and align:64
[notice]{DataBlock::Setup} allocate memory for value:0x5a39015a size:0x4 Big endian:0x0 to memory:0x505ed5ab40 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000505ed5ab40 mem-ID=0 size=4 element-size=4 type=Data data=5a01395a
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x505ed5ab40 end_addr=0x505ed5ab43
[notice]{DataBlock::Setup} allocate memory for value:0x881ebfba size:0x4 Big endian:0x0 to memory:0x505ed5ab44 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000505ed5ab44 mem-ID=0 size=4 element-size=4 type=Data data=babf1e88
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x505ed5ab44 end_addr=0x505ed5ab47
[notice]{DataBlock::Setup} allocate memory for value:0x12b7dcfc size:0x4 Big endian:0x0 to memory:0x505ed5ab48 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000505ed5ab48 mem-ID=0 size=4 element-size=4 type=Data data=fcdcb712
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x505ed5ab48 end_addr=0x505ed5ab4b
[notice]{DataBlock::Setup} allocate memory for value:0xe10b4f1a size:0x4 Big endian:0x0 to memory:0x505ed5ab4c bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000505ed5ab4c mem-ID=0 size=4 element-size=4 type=Data data=1a4f0be1
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x505ed5ab4c end_addr=0x505ed5ab4f
[notice]{DataBlock::Setup} allocate memory for value:0x3e02286a size:0x4 Big endian:0x0 to memory:0x505ed5ab50 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000505ed5ab50 mem-ID=0 size=4 element-size=4 type=Data data=6a28023e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x505ed5ab50 end_addr=0x505ed5ab53
[notice]{DataBlock::Setup} allocate memory for value:0xa84999f2 size:0x4 Big endian:0x0 to memory:0x505ed5ab54 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000505ed5ab54 mem-ID=0 size=4 element-size=4 type=Data data=f29949a8
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x505ed5ab54 end_addr=0x505ed5ab57
[notice]{DataBlock::Setup} allocate memory for value:0xebd5e5fe size:0x4 Big endian:0x0 to memory:0x505ed5ab58 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000505ed5ab58 mem-ID=0 size=4 element-size=4 type=Data data=fee5d5eb
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x505ed5ab58 end_addr=0x505ed5ab5b
[notice]{DataBlock::Setup} allocate memory for value:0xc432c284 size:0x4 Big endian:0x0 to memory:0x505ed5ab5c bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000505ed5ab5c mem-ID=0 size=4 element-size=4 type=Data data=84c232c4
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x505ed5ab5c end_addr=0x505ed5ab5f
[notice]{DataBlock::Setup} allocate memory for value:0xa3637126 size:0x4 Big endian:0x0 to memory:0x505ed5ab60 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000505ed5ab60 mem-ID=0 size=4 element-size=4 type=Data data=267163a3
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x505ed5ab60 end_addr=0x505ed5ab63
[notice]{DataBlock::Setup} allocate memory for value:0x882eee1c size:0x4 Big endian:0x0 to memory:0x505ed5ab64 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000505ed5ab64 mem-ID=0 size=4 element-size=4 type=Data data=1cee2e88
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x505ed5ab64 end_addr=0x505ed5ab67
[notice]{DataBlock::Setup} allocate memory for value:0xa76e1b02 size:0x4 Big endian:0x0 to memory:0x505ed5ab68 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000505ed5ab68 mem-ID=0 size=4 element-size=4 type=Data data=021b6ea7
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x505ed5ab68 end_addr=0x505ed5ab6b
[notice]{DataBlock::Setup} allocate memory for value:0x7248a7a4 size:0x4 Big endian:0x0 to memory:0x505ed5ab6c bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000505ed5ab6c mem-ID=0 size=4 element-size=4 type=Data data=a4a74872
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x505ed5ab6c end_addr=0x505ed5ab6f
[notice]{DataBlock::Setup} allocate memory for value:0xc25ab34a size:0x4 Big endian:0x0 to memory:0x505ed5ab70 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000505ed5ab70 mem-ID=0 size=4 element-size=4 type=Data data=4ab35ac2
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x505ed5ab70 end_addr=0x505ed5ab73
[notice]{DataBlock::Setup} allocate memory for value:0xd0615a54 size:0x4 Big endian:0x0 to memory:0x505ed5ab74 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000505ed5ab74 mem-ID=0 size=4 element-size=4 type=Data data=545a61d0
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x505ed5ab74 end_addr=0x505ed5ab77
[notice]{DataBlock::Setup} allocate memory for value:0xa29ed46e size:0x4 Big endian:0x0 to memory:0x505ed5ab78 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000505ed5ab78 mem-ID=0 size=4 element-size=4 type=Data data=6ed49ea2
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x505ed5ab78 end_addr=0x505ed5ab7b
[notice]{DataBlock::Setup} allocate memory for value:0xfe90d894 size:0x4 Big endian:0x0 to memory:0x505ed5ab7c bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000505ed5ab7c mem-ID=0 size=4 element-size=4 type=Data data=94d890fe
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x505ed5ab7c end_addr=0x505ed5ab7f
[notice]{DataBlock::Clear} data units are cleared!
[info]{RegisterReserver::ReserveRegister} Reserving register: v11, access: Write, reserve type: User
[info]{Generator::AddLoadRegisterAmbleRequests} register v11 should be reserved now: 1
[info]{RegisterReserver::ReserveRegister} Reserving register: x31, access: Write, reserve type: User
[info]{Generator::AddLoadRegisterAmbleRequests} register x31 should be reserved now: 1
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x505f value 0x505f
[info] opname=rd
[notice]Committing instruction "LUI x9, 20575" at 0x80011624=>[0]0x80011624 (0x505f4b7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011624 mem-ID=0 size=4 element-size=4 type=Instruction data=b7f40505
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011624 end_addr=0x80011627
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x9 value 0x505f000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011628
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xd5b value 0xd5b
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x9, x9, -677" at 0x80011628=>[0]0x80011628 (0xd5b4849b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011628 mem-ID=0 size=4 element-size=4 type=Instruction data=9b84b4d5
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011628 end_addr=0x8001162b
[info]current source entropy:7, resource type: 0
[info]current dest entropy:3, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x9 value 0x505ed5b, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x8001162c
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x9, x9, 0xc" at 0x8001162c=>[0]0x8001162c (0xc49493) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008001162c mem-ID=0 size=4 element-size=4 type=Instruction data=9394c400
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8001162c end_addr=0x8001162f
[info]current source entropy:7, resource type: 0
[info]current dest entropy:3, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x9 value 0x505ed5b000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011630
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xb40 value 0xb40
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x9, x9, -1216" at 0x80011630=>[0]0x80011630 (0xb4048493) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011630 mem-ID=0 size=4 element-size=4 type=Instruction data=938404b4
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011630 end_addr=0x80011633
[info]current source entropy:7, resource type: 0
[info]current dest entropy:3, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x9 value 0x505ed5ab40, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011634
[notice]Generating: VL1RE8.V##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[debug]choice tree name: Data alignment choice name: Aligned set weight: 50
[debug]choice tree name: Data alignment choice name: Unaligned set weight: 14
[info]constraint already forced, ignore reservation check
[info] opname=vd
[info] opname=LoadStore-rs1
[notice]Operand : LoadStore-rs1 mask 0x0 value 0x0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x0=>part 1 PA [0]0x0 size=1, part 2 PA [0]0x0 size=0
[notice]Committing instruction "VL1RE8.V v11, x9" at 0x80011634=>[0]0x80011634 (0x2848587) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011634 mem-ID=0 size=4 element-size=4 type=Instruction data=87858402
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011634 end_addr=0x80011637
[info]current source entropy:7, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011638
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v11_0 value 0x881ebfba5a39015a, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v11_1 value 0xe10b4f1a12b7dcfc, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v11_2 value 0xa84999f23e02286a, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v11_3 value 0xc432c284ebd5e5fe, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v11_4 value 0x882eee1ca3637126, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v11_5 value 0x7248a7a4a76e1b02, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v11_6 value 0xd0615a54c25ab34a, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v11_7 value 0xfe90d894a29ed46e, mask 0xffffffffffffffff
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x4973 value 0x4973
[info] opname=rd
[notice]Committing instruction "LUI x31, 18803" at 0x80011638=>[0]0x80011638 (0x4973fb7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011638 mem-ID=0 size=4 element-size=4 type=Instruction data=b73f9704
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011638 end_addr=0x8001163b
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x31 value 0x4973000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x8001163c
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xbb value 0xbb
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x31, x31, 187" at 0x8001163c=>[0]0x8001163c (0xbbf8f9b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008001163c mem-ID=0 size=4 element-size=4 type=Instruction data=9b8fbf0b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8001163c end_addr=0x8001163f
[info]current source entropy:8, resource type: 0
[info]current dest entropy:3, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x31 value 0x49730bb, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011640
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x31, x31, 0xc" at 0x80011640=>[0]0x80011640 (0xcf9f93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011640 mem-ID=0 size=4 element-size=4 type=Instruction data=939fcf00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011640 end_addr=0x80011643
[info]current source entropy:8, resource type: 0
[info]current dest entropy:3, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x31 value 0x49730bb000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011644
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x2c2 value 0x2c2
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x31, x31, 706" at 0x80011644=>[0]0x80011644 (0x2c2f8f93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011644 mem-ID=0 size=4 element-size=4 type=Instruction data=938f2f2c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011644 end_addr=0x80011647
[info]current source entropy:8, resource type: 0
[info]current dest entropy:3, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x31 value 0x49730bb2c2, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011648
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : CommitInstruction
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x49cd44b41c=>part 1 PA [0]0x49cd44b41c size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x49cd44b41c=>part 1 PA [0]0x49cd44b41c size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x49cd44b41c=>part 1 PA [0]0x49cd44b41c size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0xd888
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x49cd44b41c=>part 1 PA [0]0x49cd44b41c size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000049cd44b41c mem-ID=0 size=2 element-size=2 type=Data data=88d8
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x49cd44b41c end_addr=0x49cd44b41d
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x49fb2a727c=>part 1 PA [0]0x49fb2a727c size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x49fb2a727c=>part 1 PA [0]0x49fb2a727c size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x49fb2a727c=>part 1 PA [0]0x49fb2a727c size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x408c
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x49fb2a727c=>part 1 PA [0]0x49fb2a727c size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000049fb2a727c mem-ID=0 size=2 element-size=2 type=Data data=8c40
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x49fb2a727c end_addr=0x49fb2a727d
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4985c38fbe=>part 1 PA [0]0x4985c38fbe size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4985c38fbe=>part 1 PA [0]0x4985c38fbe size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4985c38fbe=>part 1 PA [0]0x4985c38fbe size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x8d9c
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4985c38fbe=>part 1 PA [0]0x4985c38fbe size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000004985c38fbe mem-ID=0 size=2 element-size=2 type=Data data=9c8d
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x4985c38fbe end_addr=0x4985c38fbf
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4a541701dc=>part 1 PA [0]0x4a541701dc size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4a541701dc=>part 1 PA [0]0x4a541701dc size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4a541701dc=>part 1 PA [0]0x4a541701dc size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x9edc
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4a541701dc=>part 1 PA [0]0x4a541701dc size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000004a541701dc mem-ID=0 size=2 element-size=2 type=Data data=dc9e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x4a541701dc end_addr=0x4a541701dd
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x49b10ddb2c=>part 1 PA [0]0x49b10ddb2c size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x49b10ddb2c=>part 1 PA [0]0x49b10ddb2c size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x49b10ddb2c=>part 1 PA [0]0x49b10ddb2c size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateBranchPageRequest} exception type: InstructionPageFault exception name: InstructionPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x4b4c
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x49b10ddb2c=>part 1 PA [0]0x49b10ddb2c size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000049b10ddb2c mem-ID=0 size=2 element-size=2 type=Data data=4c4b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x49b10ddb2c end_addr=0x49b10ddb2d
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4a1b554cb4=>part 1 PA [0]0x4a1b554cb4 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4a1b554cb4=>part 1 PA [0]0x4a1b554cb4 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4a1b554cb4=>part 1 PA [0]0x4a1b554cb4 size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0xaaf2
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4a1b554cb4=>part 1 PA [0]0x4a1b554cb4 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000004a1b554cb4 mem-ID=0 size=2 element-size=2 type=Data data=f2aa
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x4a1b554cb4 end_addr=0x4a1b554cb5
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4a5ee198c0=>part 1 PA [0]0x4a5ee198c0 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4a5ee198c0=>part 1 PA [0]0x4a5ee198c0 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4a5ee198c0=>part 1 PA [0]0x4a5ee198c0 size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0xf1b4
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4a5ee198c0=>part 1 PA [0]0x4a5ee198c0 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000004a5ee198c0 mem-ID=0 size=2 element-size=2 type=Data data=b4f1
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x4a5ee198c0 end_addr=0x4a5ee198c1
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4a373e7546=>part 1 PA [0]0x4a373e7546 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4a373e7546=>part 1 PA [0]0x4a373e7546 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4a373e7546=>part 1 PA [0]0x4a373e7546 size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x870a
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4a373e7546=>part 1 PA [0]0x4a373e7546 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000004a373e7546 mem-ID=0 size=2 element-size=2 type=Data data=0a87
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x4a373e7546 end_addr=0x4a373e7547
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4a166f23e8=>part 1 PA [0]0x4a166f23e8 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4a166f23e8=>part 1 PA [0]0x4a166f23e8 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4a166f23e8=>part 1 PA [0]0x4a166f23e8 size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x6e4e
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4a166f23e8=>part 1 PA [0]0x4a166f23e8 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000004a166f23e8 mem-ID=0 size=2 element-size=2 type=Data data=4e6e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x4a166f23e8 end_addr=0x4a166f23e9
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x49fb3aa0de=>part 1 PA [0]0x49fb3aa0de size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x49fb3aa0de=>part 1 PA [0]0x49fb3aa0de size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x49fb3aa0de=>part 1 PA [0]0x49fb3aa0de size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0xe4d4
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x49fb3aa0de=>part 1 PA [0]0x49fb3aa0de size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000049fb3aa0de mem-ID=0 size=2 element-size=2 type=Data data=d4e4
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x49fb3aa0de end_addr=0x49fb3aa0df
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4a1a79cdc4=>part 1 PA [0]0x4a1a79cdc4 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4a1a79cdc4=>part 1 PA [0]0x4a1a79cdc4 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4a1a79cdc4=>part 1 PA [0]0x4a1a79cdc4 size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x646e
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4a1a79cdc4=>part 1 PA [0]0x4a1a79cdc4 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000004a1a79cdc4 mem-ID=0 size=2 element-size=2 type=Data data=6e64
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x4a1a79cdc4 end_addr=0x4a1a79cdc5
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x49e5545a66=>part 1 PA [0]0x49e5545a66 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x49e5545a66=>part 1 PA [0]0x49e5545a66 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x49e5545a66=>part 1 PA [0]0x49e5545a66 size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x6c14
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x49e5545a66=>part 1 PA [0]0x49e5545a66 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000049e5545a66 mem-ID=0 size=2 element-size=2 type=Data data=146c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x49e5545a66 end_addr=0x49e5545a67
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4a3566660c=>part 1 PA [0]0x4a3566660c size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4a3566660c=>part 1 PA [0]0x4a3566660c size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4a3566660c=>part 1 PA [0]0x4a3566660c size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x6996
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4a3566660c=>part 1 PA [0]0x4a3566660c size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000004a3566660c mem-ID=0 size=2 element-size=2 type=Data data=9669
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x4a3566660c end_addr=0x4a3566660d
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4a436d0d16=>part 1 PA [0]0x4a436d0d16 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4a436d0d16=>part 1 PA [0]0x4a436d0d16 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4a436d0d16=>part 1 PA [0]0x4a436d0d16 size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0xf006
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4a436d0d16=>part 1 PA [0]0x4a436d0d16 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000004a436d0d16 mem-ID=0 size=2 element-size=2 type=Data data=06f0
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x4a436d0d16 end_addr=0x4a436d0d17
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4a15aa8730=>part 1 PA [0]0x4a15aa8730 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4a15aa8730=>part 1 PA [0]0x4a15aa8730 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4a15aa8730=>part 1 PA [0]0x4a15aa8730 size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x1676
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4a15aa8730=>part 1 PA [0]0x4a15aa8730 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000004a15aa8730 mem-ID=0 size=2 element-size=2 type=Data data=7616
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x4a15aa8730 end_addr=0x4a15aa8731
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4a719c8b56=>part 1 PA [0]0x4a719c8b56 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4a719c8b56=>part 1 PA [0]0x4a719c8b56 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4a719c8b56=>part 1 PA [0]0x4a719c8b56 size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x1d8a
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4a719c8b56=>part 1 PA [0]0x4a719c8b56 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000004a719c8b56 mem-ID=0 size=2 element-size=2 type=Data data=8a1d
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x4a719c8b56 end_addr=0x4a719c8b57
[notice]Committing instruction "VLUXEI32.V v25, x31, v11, Unmasked" at 0x80011648=>[0]0x80011648 (0x6bfec87) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011648 mem-ID=0 size=4 element-size=4 type=Instruction data=87ecbf06
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011648 end_addr=0x8001164b
[notice]retire source stage: 1e, access: 0x17, size: 1, type: 0
[info]current source entropy:7, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x8001164c
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v25_0 value 0x9edc8d9c408cd888, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v25_1 value 0x870af1b4aaf24b4c, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v25_2 value 0x6c14646ee4d46e4e, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v25_3 value 0x1d8a1676f0066996, mask 0xffffffffffffffff
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : RegisterReservation
[info]{RegisterReserver::UnreserveRegister} Unreserve register: v11, access: Write, reserve type: User
[info]{GenSequenceAgent::RegisterReservation} register reservation do? 0 reg v11 attrs Write is reserved? 0
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : RegisterReservation
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x31, access: Write, reserve type: User
[info]{GenSequenceAgent::RegisterReservation} register reservation do? 0 reg x31 attrs Write is reserved? 0
[notice]GenQueryAgent::HandleQuery : InstructionRecord
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 1
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 5
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]Generating: VSUXEI32.V##RISCV
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[debug]choice tree name: Data alignment choice name: Aligned set weight: 50
[debug]choice tree name: Data alignment choice name: Unaligned set weight: 14
[info] opname=vs3
[info]Operand vs3 No Dependency constraint
[info] opname=vm
[info] opname=LoadStore-rs1-vs2
[notice]Operand : LoadStore-rs1-vs2 mask 0x0 value 0x0
[info]Operand rs1 No Dependency constraint
[info]Operand vs2 No Dependency constraint
[notice]{VectorIndexedLoadStoreOperand::GenerateWithPreamble} generated target address 0x57535d1dc4 alignment 2 data size 2 base value 0x565f533f59
[info]{AddressingOperand::Generate} generated with preamble
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} preventing all data page faults.
[notice]{DataBlock::Setup} generate data block start address...0x27d938e740 with size:64 and align:64
[notice]{DataBlock::Setup} allocate memory for value:0xf409de6b size:0x4 Big endian:0x0 to memory:0x27d938e740 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000027d938e740 mem-ID=0 size=4 element-size=4 type=Data data=6bde09f4
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x27d938e740 end_addr=0x27d938e743
[notice]{DataBlock::Setup} allocate memory for value:0x8ec9551b size:0x4 Big endian:0x0 to memory:0x27d938e744 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000027d938e744 mem-ID=0 size=4 element-size=4 type=Data data=1b55c98e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x27d938e744 end_addr=0x27d938e747
[notice]{DataBlock::Setup} allocate memory for value:0xc38a155 size:0x4 Big endian:0x0 to memory:0x27d938e748 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000027d938e748 mem-ID=0 size=4 element-size=4 type=Data data=55a1380c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x27d938e748 end_addr=0x27d938e74b
[notice]{DataBlock::Setup} allocate memory for value:0x5a681307 size:0x4 Big endian:0x0 to memory:0x27d938e74c bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000027d938e74c mem-ID=0 size=4 element-size=4 type=Data data=0713685a
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x27d938e74c end_addr=0x27d938e74f
[notice]{DataBlock::Setup} allocate memory for value:0x40120239 size:0x4 Big endian:0x0 to memory:0x27d938e750 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000027d938e750 mem-ID=0 size=4 element-size=4 type=Data data=39021240
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x27d938e750 end_addr=0x27d938e753
[notice]{DataBlock::Setup} allocate memory for value:0x5cf3c03d size:0x4 Big endian:0x0 to memory:0x27d938e754 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000027d938e754 mem-ID=0 size=4 element-size=4 type=Data data=3dc0f35c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x27d938e754 end_addr=0x27d938e757
[notice]{DataBlock::Setup} allocate memory for value:0xa9c4ee9b size:0x4 Big endian:0x0 to memory:0x27d938e758 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000027d938e758 mem-ID=0 size=4 element-size=4 type=Data data=9beec4a9
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x27d938e758 end_addr=0x27d938e75b
[notice]{DataBlock::Setup} allocate memory for value:0xeb42d18d size:0x4 Big endian:0x0 to memory:0x27d938e75c bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000027d938e75c mem-ID=0 size=4 element-size=4 type=Data data=8dd142eb
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x27d938e75c end_addr=0x27d938e75f
[notice]{DataBlock::Setup} allocate memory for value:0x76d8190f size:0x4 Big endian:0x0 to memory:0x27d938e760 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000027d938e760 mem-ID=0 size=4 element-size=4 type=Data data=0f19d876
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x27d938e760 end_addr=0x27d938e763
[notice]{DataBlock::Setup} allocate memory for value:0xa277a94f size:0x4 Big endian:0x0 to memory:0x27d938e764 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000027d938e764 mem-ID=0 size=4 element-size=4 type=Data data=4fa977a2
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x27d938e764 end_addr=0x27d938e767
[notice]{DataBlock::Setup} allocate memory for value:0xdb9d2dc7 size:0x4 Big endian:0x0 to memory:0x27d938e768 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000027d938e768 mem-ID=0 size=4 element-size=4 type=Data data=c72d9ddb
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x27d938e768 end_addr=0x27d938e76b
[notice]{DataBlock::Setup} allocate memory for value:0x46e8baa7 size:0x4 Big endian:0x0 to memory:0x27d938e76c bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000027d938e76c mem-ID=0 size=4 element-size=4 type=Data data=a7bae846
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x27d938e76c end_addr=0x27d938e76f
[notice]{DataBlock::Setup} allocate memory for value:0xbfb29abf size:0x4 Big endian:0x0 to memory:0x27d938e770 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000027d938e770 mem-ID=0 size=4 element-size=4 type=Data data=bf9ab2bf
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x27d938e770 end_addr=0x27d938e773
[notice]{DataBlock::Setup} allocate memory for value:0xd50668a9 size:0x4 Big endian:0x0 to memory:0x27d938e774 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000027d938e774 mem-ID=0 size=4 element-size=4 type=Data data=a96806d5
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x27d938e774 end_addr=0x27d938e777
[notice]{DataBlock::Setup} allocate memory for value:0xd64c9b15 size:0x4 Big endian:0x0 to memory:0x27d938e778 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000027d938e778 mem-ID=0 size=4 element-size=4 type=Data data=159b4cd6
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x27d938e778 end_addr=0x27d938e77b
[notice]{DataBlock::Setup} allocate memory for value:0xfedefaeb size:0x4 Big endian:0x0 to memory:0x27d938e77c bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000027d938e77c mem-ID=0 size=4 element-size=4 type=Data data=ebfadefe
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x27d938e77c end_addr=0x27d938e77f
[notice]{DataBlock::Clear} data units are cleared!
[info]{RegisterReserver::ReserveRegister} Reserving register: v2, access: Write, reserve type: User
[info]{Generator::AddLoadRegisterAmbleRequests} register v2 should be reserved now: 1
[info]{RegisterReserver::ReserveRegister} Reserving register: x3, access: Write, reserve type: User
[info]{Generator::AddLoadRegisterAmbleRequests} register x3 should be reserved now: 1
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x13ed value 0x13ed
[info] opname=rd
[notice]Committing instruction "LUI x30, 5101" at 0x8001164c=>[0]0x8001164c (0x13edf37) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008001164c mem-ID=0 size=4 element-size=4 type=Instruction data=37df3e01
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8001164c end_addr=0x8001164f
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x30 value 0x13ed000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011650
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x9c7 value 0x9c7
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x30, x30, -1593" at 0x80011650=>[0]0x80011650 (0x9c7f0f1b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011650 mem-ID=0 size=4 element-size=4 type=Instruction data=1b0f7f9c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011650 end_addr=0x80011653
[notice]retire dest stage: 0, access: 0x0, size: 1, type: 0
[notice]retire source stage: 0, access: 0x12, size: 1, type: 0
[info]current source entropy:7, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x30 value 0x13ec9c7, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011654
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xd value 0xd
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x30, x30, 0xd" at 0x80011654=>[0]0x80011654 (0xdf1f13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011654 mem-ID=0 size=4 element-size=4 type=Instruction data=131fdf00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011654 end_addr=0x80011657
[info]current source entropy:7, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x30 value 0x27d938e000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011658
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x740 value 0x740
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x30, x30, 1856" at 0x80011658=>[0]0x80011658 (0x740f0f13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011658 mem-ID=0 size=4 element-size=4 type=Instruction data=130f0f74
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011658 end_addr=0x8001165b
[info]current source entropy:7, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x30 value 0x27d938e740, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x8001165c
[notice]Generating: VL1RE8.V##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[debug]choice tree name: Data alignment choice name: Aligned set weight: 50
[debug]choice tree name: Data alignment choice name: Unaligned set weight: 14
[info]constraint already forced, ignore reservation check
[info] opname=vd
[info] opname=LoadStore-rs1
[notice]Operand : LoadStore-rs1 mask 0x0 value 0x0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x0=>part 1 PA [0]0x0 size=1, part 2 PA [0]0x0 size=0
[notice]Committing instruction "VL1RE8.V v2, x30" at 0x8001165c=>[0]0x8001165c (0x28f0107) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008001165c mem-ID=0 size=4 element-size=4 type=Instruction data=07018f02
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8001165c end_addr=0x8001165f
[info]current source entropy:7, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011660
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v2_0 value 0x8ec9551bf409de6b, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v2_1 value 0x5a6813070c38a155, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v2_2 value 0x5cf3c03d40120239, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v2_3 value 0xeb42d18da9c4ee9b, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v2_4 value 0xa277a94f76d8190f, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v2_5 value 0x46e8baa7db9d2dc7, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v2_6 value 0xd50668a9bfb29abf, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v2_7 value 0xfedefaebd64c9b15, mask 0xffffffffffffffff
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x1598 value 0x1598
[info] opname=rd
[notice]Committing instruction "LUI x3, 5528" at 0x80011660=>[0]0x80011660 (0x15981b7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011660 mem-ID=0 size=4 element-size=4 type=Instruction data=b7815901
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011660 end_addr=0x80011663
[info]current dest entropy:1, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x3 value 0x1598000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011664
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xd4d value 0xd4d
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x3, x3, -691" at 0x80011664=>[0]0x80011664 (0xd4d1819b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011664 mem-ID=0 size=4 element-size=4 type=Instruction data=9b81d1d4
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011664 end_addr=0x80011667
[notice]retire source stage: 5, access: 0xf, size: 1, type: 0
[info]current source entropy:7, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x3 value 0x1597d4d, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011668
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xe value 0xe
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x3, x3, 0xe" at 0x80011668=>[0]0x80011668 (0xe19193) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011668 mem-ID=0 size=4 element-size=4 type=Instruction data=9391e100
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011668 end_addr=0x8001166b
[info]current source entropy:7, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x3 value 0x565f534000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x8001166c
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xf59 value 0xf59
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x3, x3, -167" at 0x8001166c=>[0]0x8001166c (0xf5918193) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008001166c mem-ID=0 size=4 element-size=4 type=Instruction data=938191f5
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8001166c end_addr=0x8001166f
[info]current source entropy:7, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x3 value 0x565f533f59, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011670
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : CommitInstruction
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x57535d1dc4=>part 1 PA [0]0x57535d1dc4 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x57535d1dc4=>part 1 PA [0]0x57535d1dc4 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x57535d1dc4=>part 1 PA [0]0x57535d1dc4 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x57535d1dc4=>part 1 PA [0]0x57535d1dc4 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000057535d1dc4 mem-ID=0 size=2 element-size=2 type=Data data=3fe3
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x57535d1dc4 end_addr=0x57535d1dc5
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x56ee1c9474=>part 1 PA [0]0x56ee1c9474 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x56ee1c9474=>part 1 PA [0]0x56ee1c9474 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x56ee1c9474=>part 1 PA [0]0x56ee1c9474 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x56ee1c9474=>part 1 PA [0]0x56ee1c9474 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000056ee1c9474 mem-ID=0 size=2 element-size=2 type=Data data=a45f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x56ee1c9474 end_addr=0x56ee1c9475
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x566b8be0ae=>part 1 PA [0]0x566b8be0ae size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x566b8be0ae=>part 1 PA [0]0x566b8be0ae size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x566b8be0ae=>part 1 PA [0]0x566b8be0ae size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x566b8be0ae=>part 1 PA [0]0x566b8be0ae size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000566b8be0ae mem-ID=0 size=2 element-size=2 type=Data data=437f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x566b8be0ae end_addr=0x566b8be0af
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x56b9bb5260=>part 1 PA [0]0x56b9bb5260 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x56b9bb5260=>part 1 PA [0]0x56b9bb5260 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x56b9bb5260=>part 1 PA [0]0x56b9bb5260 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x56b9bb5260=>part 1 PA [0]0x56b9bb5260 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000056b9bb5260 mem-ID=0 size=2 element-size=2 type=Data data=e174
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x56b9bb5260 end_addr=0x56b9bb5261
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x569f654192=>part 1 PA [0]0x569f654192 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x569f654192=>part 1 PA [0]0x569f654192 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x569f654192=>part 1 PA [0]0x569f654192 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x569f654192=>part 1 PA [0]0x569f654192 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000569f654192 mem-ID=0 size=2 element-size=2 type=Data data=776b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x569f654192 end_addr=0x569f654193
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x56bc46ff96=>part 1 PA [0]0x56bc46ff96 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x56bc46ff96=>part 1 PA [0]0x56bc46ff96 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x56bc46ff96=>part 1 PA [0]0x56bc46ff96 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x56bc46ff96=>part 1 PA [0]0x56bc46ff96 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000056bc46ff96 mem-ID=0 size=2 element-size=2 type=Data data=11e3
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x56bc46ff96 end_addr=0x56bc46ff97
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5709182df4=>part 1 PA [0]0x5709182df4 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5709182df4=>part 1 PA [0]0x5709182df4 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5709182df4=>part 1 PA [0]0x5709182df4 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5709182df4=>part 1 PA [0]0x5709182df4 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000005709182df4 mem-ID=0 size=2 element-size=2 type=Data data=1b14
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5709182df4 end_addr=0x5709182df5
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x574a9610e6=>part 1 PA [0]0x574a9610e6 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x574a9610e6=>part 1 PA [0]0x574a9610e6 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x574a9610e6=>part 1 PA [0]0x574a9610e6 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x574a9610e6=>part 1 PA [0]0x574a9610e6 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000574a9610e6 mem-ID=0 size=2 element-size=2 type=Data data=d65d
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x574a9610e6 end_addr=0x574a9610e7
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x56d62b5868=>part 1 PA [0]0x56d62b5868 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x56d62b5868=>part 1 PA [0]0x56d62b5868 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x56d62b5868=>part 1 PA [0]0x56d62b5868 size=2, part 2 PA [32686]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x56d62b5868=>part 1 PA [0]0x56d62b5868 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000056d62b5868 mem-ID=0 size=2 element-size=2 type=Data data=b885
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x56d62b5868 end_addr=0x56d62b5869
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5701cae8a8=>part 1 PA [0]0x5701cae8a8 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5701cae8a8=>part 1 PA [0]0x5701cae8a8 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5701cae8a8=>part 1 PA [0]0x5701cae8a8 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5701cae8a8=>part 1 PA [0]0x5701cae8a8 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000005701cae8a8 mem-ID=0 size=2 element-size=2 type=Data data=ea82
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5701cae8a8 end_addr=0x5701cae8a9
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x573af06d20=>part 1 PA [0]0x573af06d20 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x573af06d20=>part 1 PA [0]0x573af06d20 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x573af06d20=>part 1 PA [0]0x573af06d20 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x573af06d20=>part 1 PA [0]0x573af06d20 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000573af06d20 mem-ID=0 size=2 element-size=2 type=Data data=b2b2
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x573af06d20 end_addr=0x573af06d21
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x56a63bfa00=>part 1 PA [0]0x56a63bfa00 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x56a63bfa00=>part 1 PA [0]0x56a63bfa00 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x56a63bfa00=>part 1 PA [0]0x56a63bfa00 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x56a63bfa00=>part 1 PA [0]0x56a63bfa00 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000056a63bfa00 mem-ID=0 size=2 element-size=2 type=Data data=ea33
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x56a63bfa00 end_addr=0x56a63bfa01
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x571f05da18=>part 1 PA [0]0x571f05da18 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x571f05da18=>part 1 PA [0]0x571f05da18 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x571f05da18=>part 1 PA [0]0x571f05da18 size=2, part 2 PA [32686]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x571f05da18=>part 1 PA [0]0x571f05da18 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000571f05da18 mem-ID=0 size=2 element-size=2 type=Data data=8591
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x571f05da18 end_addr=0x571f05da19
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x573459a802=>part 1 PA [0]0x573459a802 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x573459a802=>part 1 PA [0]0x573459a802 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x573459a802=>part 1 PA [0]0x573459a802 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x573459a802=>part 1 PA [0]0x573459a802 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000573459a802 mem-ID=0 size=2 element-size=2 type=Data data=b914
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x573459a802 end_addr=0x573459a803
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x57359fda6e=>part 1 PA [0]0x57359fda6e size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x57359fda6e=>part 1 PA [0]0x57359fda6e size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x57359fda6e=>part 1 PA [0]0x57359fda6e size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x57359fda6e=>part 1 PA [0]0x57359fda6e size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000057359fda6e mem-ID=0 size=2 element-size=2 type=Data data=c8dc
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x57359fda6e end_addr=0x57359fda6f
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x575e323a44=>part 1 PA [0]0x575e323a44 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x575e323a44=>part 1 PA [0]0x575e323a44 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x575e323a44=>part 1 PA [0]0x575e323a44 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x575e323a44=>part 1 PA [0]0x575e323a44 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000575e323a44 mem-ID=0 size=2 element-size=2 type=Data data=53d7
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x575e323a44 end_addr=0x575e323a45
[notice]Committing instruction "VSUXEI32.V v11, x3, v2, Vector result" at 0x80011670=>[0]0x80011670 (0x421e5a7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011670 mem-ID=0 size=4 element-size=4 type=Instruction data=a7e52104
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011670 end_addr=0x80011673
[info]current source entropy:7, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011674
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x56b9bb5260
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x569f654192
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x56bc46ff96
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x574a9610e6
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x5701cae8a8
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x56a63bfa00
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x571f05da18
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x575e323a44
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : RegisterReservation
[info]{RegisterReserver::UnreserveRegister} Unreserve register: v2, access: Write, reserve type: User
[info]{GenSequenceAgent::RegisterReservation} register reservation do? 0 reg v2 attrs Write is reserved? 0
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : RegisterReservation
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x3, access: Write, reserve type: User
[info]{GenSequenceAgent::RegisterReservation} register reservation do? 0 reg x3 attrs Write is reserved? 0
[notice]GenQueryAgent::HandleQuery : InstructionRecord
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 1
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 5
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]Generating: VLOXEI16.V##RISCV
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[debug]choice tree name: Data alignment choice name: Aligned set weight: 50
[debug]choice tree name: Data alignment choice name: Unaligned set weight: 14
[info] opname=vd
[info]Operand vd No Dependency constraint
[info] opname=vm
[info] opname=LoadStore-rs1-vs2
[notice]Operand : LoadStore-rs1-vs2 mask 0x0 value 0x0
[info]Operand rs1 No Dependency constraint
[info]Operand vs2 No Dependency constraint
[notice]{VectorIndexedLoadStoreOperand::GenerateWithPreamble} generated target address 0x2e3ce03a6 alignment 2 data size 2 base value 0x2e3cd3bf9
[info]{AddressingOperand::Generate} generated with preamble
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} preventing all data page faults.
[notice]{DataBlock::Setup} generate data block start address...0x7a80a75bc0 with size:64 and align:64
[notice]{DataBlock::Setup} allocate memory for value:0xc7ad size:0x2 Big endian:0x0 to memory:0x7a80a75bc0 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007a80a75bc0 mem-ID=0 size=2 element-size=2 type=Data data=adc7
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7a80a75bc0 end_addr=0x7a80a75bc1
[notice]{DataBlock::Setup} allocate memory for value:0x9363 size:0x2 Big endian:0x0 to memory:0x7a80a75bc2 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007a80a75bc2 mem-ID=0 size=2 element-size=2 type=Data data=6393
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7a80a75bc2 end_addr=0x7a80a75bc3
[notice]{DataBlock::Setup} allocate memory for value:0xf42b size:0x2 Big endian:0x0 to memory:0x7a80a75bc4 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007a80a75bc4 mem-ID=0 size=2 element-size=2 type=Data data=2bf4
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7a80a75bc4 end_addr=0x7a80a75bc5
[notice]{DataBlock::Setup} allocate memory for value:0xde63 size:0x2 Big endian:0x0 to memory:0x7a80a75bc6 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007a80a75bc6 mem-ID=0 size=2 element-size=2 type=Data data=63de
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7a80a75bc6 end_addr=0x7a80a75bc7
[notice]{DataBlock::Setup} allocate memory for value:0x1973 size:0x2 Big endian:0x0 to memory:0x7a80a75bc8 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007a80a75bc8 mem-ID=0 size=2 element-size=2 type=Data data=7319
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7a80a75bc8 end_addr=0x7a80a75bc9
[notice]{DataBlock::Setup} allocate memory for value:0xd583 size:0x2 Big endian:0x0 to memory:0x7a80a75bca bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007a80a75bca mem-ID=0 size=2 element-size=2 type=Data data=83d5
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7a80a75bca end_addr=0x7a80a75bcb
[notice]{DataBlock::Setup} allocate memory for value:0x125b size:0x2 Big endian:0x0 to memory:0x7a80a75bcc bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007a80a75bcc mem-ID=0 size=2 element-size=2 type=Data data=5b12
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7a80a75bcc end_addr=0x7a80a75bcd
[notice]{DataBlock::Setup} allocate memory for value:0xd565 size:0x2 Big endian:0x0 to memory:0x7a80a75bce bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007a80a75bce mem-ID=0 size=2 element-size=2 type=Data data=65d5
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7a80a75bce end_addr=0x7a80a75bcf
[notice]{DataBlock::Setup} allocate memory for value:0x2851 size:0x2 Big endian:0x0 to memory:0x7a80a75bd0 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007a80a75bd0 mem-ID=0 size=2 element-size=2 type=Data data=5128
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7a80a75bd0 end_addr=0x7a80a75bd1
[notice]{DataBlock::Setup} allocate memory for value:0x16af size:0x2 Big endian:0x0 to memory:0x7a80a75bd2 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007a80a75bd2 mem-ID=0 size=2 element-size=2 type=Data data=af16
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7a80a75bd2 end_addr=0x7a80a75bd3
[notice]{DataBlock::Setup} allocate memory for value:0x7e57 size:0x2 Big endian:0x0 to memory:0x7a80a75bd4 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007a80a75bd4 mem-ID=0 size=2 element-size=2 type=Data data=577e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7a80a75bd4 end_addr=0x7a80a75bd5
[notice]{DataBlock::Setup} allocate memory for value:0x132d size:0x2 Big endian:0x0 to memory:0x7a80a75bd6 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007a80a75bd6 mem-ID=0 size=2 element-size=2 type=Data data=2d13
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7a80a75bd6 end_addr=0x7a80a75bd7
[notice]{DataBlock::Setup} allocate memory for value:0xee29 size:0x2 Big endian:0x0 to memory:0x7a80a75bd8 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007a80a75bd8 mem-ID=0 size=2 element-size=2 type=Data data=29ee
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7a80a75bd8 end_addr=0x7a80a75bd9
[notice]{DataBlock::Setup} allocate memory for value:0xeff3 size:0x2 Big endian:0x0 to memory:0x7a80a75bda bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007a80a75bda mem-ID=0 size=2 element-size=2 type=Data data=f3ef
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7a80a75bda end_addr=0x7a80a75bdb
[notice]{DataBlock::Setup} allocate memory for value:0xdc15 size:0x2 Big endian:0x0 to memory:0x7a80a75bdc bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007a80a75bdc mem-ID=0 size=2 element-size=2 type=Data data=15dc
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7a80a75bdc end_addr=0x7a80a75bdd
[notice]{DataBlock::Setup} allocate memory for value:0xc251 size:0x2 Big endian:0x0 to memory:0x7a80a75bde bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007a80a75bde mem-ID=0 size=2 element-size=2 type=Data data=51c2
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7a80a75bde end_addr=0x7a80a75bdf
[notice]{DataBlock::Setup} allocate memory for value:0x69fc size:0x2 Big endian:0x0 to memory:0x7a80a75be0 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007a80a75be0 mem-ID=0 size=2 element-size=2 type=Data data=fc69
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7a80a75be0 end_addr=0x7a80a75be1
[notice]{DataBlock::Setup} allocate memory for value:0x6883 size:0x2 Big endian:0x0 to memory:0x7a80a75be2 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007a80a75be2 mem-ID=0 size=2 element-size=2 type=Data data=8368
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7a80a75be2 end_addr=0x7a80a75be3
[notice]{DataBlock::Setup} allocate memory for value:0x91d0 size:0x2 Big endian:0x0 to memory:0x7a80a75be4 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007a80a75be4 mem-ID=0 size=2 element-size=2 type=Data data=d091
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7a80a75be4 end_addr=0x7a80a75be5
[notice]{DataBlock::Setup} allocate memory for value:0xf1dc size:0x2 Big endian:0x0 to memory:0x7a80a75be6 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007a80a75be6 mem-ID=0 size=2 element-size=2 type=Data data=dcf1
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7a80a75be6 end_addr=0x7a80a75be7
[notice]{DataBlock::Setup} allocate memory for value:0x6661 size:0x2 Big endian:0x0 to memory:0x7a80a75be8 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007a80a75be8 mem-ID=0 size=2 element-size=2 type=Data data=6166
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7a80a75be8 end_addr=0x7a80a75be9
[notice]{DataBlock::Setup} allocate memory for value:0x8d07 size:0x2 Big endian:0x0 to memory:0x7a80a75bea bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007a80a75bea mem-ID=0 size=2 element-size=2 type=Data data=078d
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7a80a75bea end_addr=0x7a80a75beb
[notice]{DataBlock::Setup} allocate memory for value:0x5b07 size:0x2 Big endian:0x0 to memory:0x7a80a75bec bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007a80a75bec mem-ID=0 size=2 element-size=2 type=Data data=075b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7a80a75bec end_addr=0x7a80a75bed
[notice]{DataBlock::Setup} allocate memory for value:0x5cd size:0x2 Big endian:0x0 to memory:0x7a80a75bee bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007a80a75bee mem-ID=0 size=2 element-size=2 type=Data data=cd05
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7a80a75bee end_addr=0x7a80a75bef
[notice]{DataBlock::Setup} allocate memory for value:0x5502 size:0x2 Big endian:0x0 to memory:0x7a80a75bf0 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007a80a75bf0 mem-ID=0 size=2 element-size=2 type=Data data=0255
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7a80a75bf0 end_addr=0x7a80a75bf1
[notice]{DataBlock::Setup} allocate memory for value:0xe24f size:0x2 Big endian:0x0 to memory:0x7a80a75bf2 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007a80a75bf2 mem-ID=0 size=2 element-size=2 type=Data data=4fe2
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7a80a75bf2 end_addr=0x7a80a75bf3
[notice]{DataBlock::Setup} allocate memory for value:0xbf21 size:0x2 Big endian:0x0 to memory:0x7a80a75bf4 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007a80a75bf4 mem-ID=0 size=2 element-size=2 type=Data data=21bf
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7a80a75bf4 end_addr=0x7a80a75bf5
[notice]{DataBlock::Setup} allocate memory for value:0x1a6f size:0x2 Big endian:0x0 to memory:0x7a80a75bf6 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007a80a75bf6 mem-ID=0 size=2 element-size=2 type=Data data=6f1a
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7a80a75bf6 end_addr=0x7a80a75bf7
[notice]{DataBlock::Setup} allocate memory for value:0x93ef size:0x2 Big endian:0x0 to memory:0x7a80a75bf8 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007a80a75bf8 mem-ID=0 size=2 element-size=2 type=Data data=ef93
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7a80a75bf8 end_addr=0x7a80a75bf9
[notice]{DataBlock::Setup} allocate memory for value:0xb5b size:0x2 Big endian:0x0 to memory:0x7a80a75bfa bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007a80a75bfa mem-ID=0 size=2 element-size=2 type=Data data=5b0b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7a80a75bfa end_addr=0x7a80a75bfb
[notice]{DataBlock::Setup} allocate memory for value:0x60f0 size:0x2 Big endian:0x0 to memory:0x7a80a75bfc bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007a80a75bfc mem-ID=0 size=2 element-size=2 type=Data data=f060
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7a80a75bfc end_addr=0x7a80a75bfd
[notice]{DataBlock::Setup} allocate memory for value:0xef29 size:0x2 Big endian:0x0 to memory:0x7a80a75bfe bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007a80a75bfe mem-ID=0 size=2 element-size=2 type=Data data=29ef
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7a80a75bfe end_addr=0x7a80a75bff
[notice]{DataBlock::Clear} data units are cleared!
[info]{RegisterReserver::ReserveRegister} Reserving register: v14, access: Write, reserve type: User
[info]{Generator::AddLoadRegisterAmbleRequests} register v14 should be reserved now: 1
[info]{RegisterReserver::ReserveRegister} Reserving register: x17, access: Write, reserve type: User
[info]{Generator::AddLoadRegisterAmbleRequests} register x17 should be reserved now: 1
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x3d40 value 0x3d40
[info] opname=rd
[notice]Committing instruction "LUI x19, 15680" at 0x80011674=>[0]0x80011674 (0x3d409b7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011674 mem-ID=0 size=4 element-size=4 type=Instruction data=b709d403
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011674 end_addr=0x80011677
[info]current dest entropy:1, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x19 value 0x3d40000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011678
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x53b value 0x53b
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x19, x19, 1339" at 0x80011678=>[0]0x80011678 (0x53b9899b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011678 mem-ID=0 size=4 element-size=4 type=Instruction data=9b89b953
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011678 end_addr=0x8001167b
[notice]retire source stage: a, access: 0xd, size: 1, type: 0
[info]current source entropy:7, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x19 value 0x3d4053b, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x8001167c
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xd value 0xd
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x19, x19, 0xd" at 0x8001167c=>[0]0x8001167c (0xd99993) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008001167c mem-ID=0 size=4 element-size=4 type=Instruction data=9399d900
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8001167c end_addr=0x8001167f
[info]current source entropy:7, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x19 value 0x7a80a76000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011680
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xbc0 value 0xbc0
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x19, x19, -1088" at 0x80011680=>[0]0x80011680 (0xbc098993) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011680 mem-ID=0 size=4 element-size=4 type=Instruction data=938909bc
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011680 end_addr=0x80011683
[info]current source entropy:7, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x19 value 0x7a80a75bc0, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011684
[notice]Generating: VL1RE8.V##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[debug]choice tree name: Data alignment choice name: Aligned set weight: 50
[debug]choice tree name: Data alignment choice name: Unaligned set weight: 14
[info]constraint already forced, ignore reservation check
[info] opname=vd
[info] opname=LoadStore-rs1
[notice]Operand : LoadStore-rs1 mask 0x0 value 0x0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x0=>part 1 PA [0]0x0 size=1, part 2 PA [0]0x0 size=0
[notice]Committing instruction "VL1RE8.V v14, x19" at 0x80011684=>[0]0x80011684 (0x2898707) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011684 mem-ID=0 size=4 element-size=4 type=Instruction data=07878902
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011684 end_addr=0x80011687
[info]current source entropy:7, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011688
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v14_0 value 0xde63f42b9363c7ad, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v14_1 value 0xd565125bd5831973, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v14_2 value 0x132d7e5716af2851, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v14_3 value 0xc251dc15eff3ee29, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v14_4 value 0xf1dc91d0688369fc, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v14_5 value 0x5cd5b078d076661, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v14_6 value 0x1a6fbf21e24f5502, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v14_7 value 0xef2960f00b5b93ef, mask 0xffffffffffffffff
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0xb9 value 0xb9
[info] opname=rd
[notice]Committing instruction "LUI x17, 185" at 0x80011688=>[0]0x80011688 (0xb98b7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011688 mem-ID=0 size=4 element-size=4 type=Instruction data=b7980b00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011688 end_addr=0x8001168b
[info]current dest entropy:1, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x17 value 0xb9000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x8001168c
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xf35 value 0xf35
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x17, x17, -203" at 0x8001168c=>[0]0x8001168c (0xf358889b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008001168c mem-ID=0 size=4 element-size=4 type=Instruction data=9b8858f3
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8001168c end_addr=0x8001168f
[notice]retire source stage: f, access: 0x15, size: 1, type: 0
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x17 value 0xb8f35, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011690
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xe value 0xe
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x17, x17, 0xe" at 0x80011690=>[0]0x80011690 (0xe89893) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011690 mem-ID=0 size=4 element-size=4 type=Instruction data=9398e800
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011690 end_addr=0x80011693
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x17 value 0x2e3cd4000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011694
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xbf9 value 0xbf9
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x17, x17, -1031" at 0x80011694=>[0]0x80011694 (0xbf988893) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011694 mem-ID=0 size=4 element-size=4 type=Instruction data=938898bf
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011694 end_addr=0x80011697
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x17 value 0x2e3cd3bf9, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011698
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : CommitInstruction
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2e3ce03a6=>part 1 PA [0]0x2e3ce03a6 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2e3ce03a6=>part 1 PA [0]0x2e3ce03a6 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2e3ce03a6=>part 1 PA [0]0x2e3ce03a6 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2e3ce03a6=>part 1 PA [0]0x2e3ce03a6 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000002e3ce03a6 mem-ID=0 size=2 element-size=2 type=Data data=5cd4
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2e3ce03a6 end_addr=0x2e3ce03a7
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2e3cdcf5c=>part 1 PA [0]0x2e3cdcf5c size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2e3cdcf5c=>part 1 PA [0]0x2e3cdcf5c size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2e3cdcf5c=>part 1 PA [0]0x2e3cdcf5c size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x409a
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2e3cdcf5c=>part 1 PA [0]0x2e3cdcf5c size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000002e3cdcf5c mem-ID=0 size=2 element-size=2 type=Data data=9a40
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2e3cdcf5c end_addr=0x2e3cdcf5d
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2e3ce3024=>part 1 PA [0]0x2e3ce3024 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2e3ce3024=>part 1 PA [0]0x2e3ce3024 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2e3ce3024=>part 1 PA [0]0x2e3ce3024 size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x8cbc
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2e3ce3024=>part 1 PA [0]0x2e3ce3024 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000002e3ce3024 mem-ID=0 size=2 element-size=2 type=Data data=bc8c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2e3ce3024 end_addr=0x2e3ce3025
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2e3ce1a5c=>part 1 PA [0]0x2e3ce1a5c size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2e3ce1a5c=>part 1 PA [0]0x2e3ce1a5c size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2e3ce1a5c=>part 1 PA [0]0x2e3ce1a5c size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x2362
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2e3ce1a5c=>part 1 PA [0]0x2e3ce1a5c size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000002e3ce1a5c mem-ID=0 size=2 element-size=2 type=Data data=6223
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2e3ce1a5c end_addr=0x2e3ce1a5d
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2e3cd556c=>part 1 PA [0]0x2e3cd556c size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2e3cd556c=>part 1 PA [0]0x2e3cd556c size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2e3cd556c=>part 1 PA [0]0x2e3cd556c size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2e3cd556c=>part 1 PA [0]0x2e3cd556c size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000002e3cd556c mem-ID=0 size=2 element-size=2 type=Data data=44ec
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2e3cd556c end_addr=0x2e3cd556d
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2e3ce117c=>part 1 PA [0]0x2e3ce117c size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2e3ce117c=>part 1 PA [0]0x2e3ce117c size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2e3ce117c=>part 1 PA [0]0x2e3ce117c size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x28e6
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2e3ce117c=>part 1 PA [0]0x2e3ce117c size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000002e3ce117c mem-ID=0 size=2 element-size=2 type=Data data=e628
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2e3ce117c end_addr=0x2e3ce117d
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2e3cd4e54=>part 1 PA [0]0x2e3cd4e54 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2e3cd4e54=>part 1 PA [0]0x2e3cd4e54 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2e3cd4e54=>part 1 PA [0]0x2e3cd4e54 size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0xac18
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2e3cd4e54=>part 1 PA [0]0x2e3cd4e54 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000002e3cd4e54 mem-ID=0 size=2 element-size=2 type=Data data=18ac
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2e3cd4e54 end_addr=0x2e3cd4e55
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2e3ce115e=>part 1 PA [0]0x2e3ce115e size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2e3ce115e=>part 1 PA [0]0x2e3ce115e size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2e3ce115e=>part 1 PA [0]0x2e3ce115e size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x436
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2e3ce115e=>part 1 PA [0]0x2e3ce115e size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000002e3ce115e mem-ID=0 size=2 element-size=2 type=Data data=3604
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2e3ce115e end_addr=0x2e3ce115f
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2e3cd644a=>part 1 PA [0]0x2e3cd644a size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2e3cd644a=>part 1 PA [0]0x2e3cd644a size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2e3cd644a=>part 1 PA [0]0x2e3cd644a size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateBranchPageRequest} exception type: InstructionPageFault exception name: InstructionPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x51e
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2e3cd644a=>part 1 PA [0]0x2e3cd644a size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000002e3cd644a mem-ID=0 size=2 element-size=2 type=Data data=1e05
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2e3cd644a end_addr=0x2e3cd644b
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2e3cd52a8=>part 1 PA [0]0x2e3cd52a8 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2e3cd52a8=>part 1 PA [0]0x2e3cd52a8 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2e3cd52a8=>part 1 PA [0]0x2e3cd52a8 size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0xb3bc
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2e3cd52a8=>part 1 PA [0]0x2e3cd52a8 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000002e3cd52a8 mem-ID=0 size=2 element-size=2 type=Data data=bcb3
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2e3cd52a8 end_addr=0x2e3cd52a9
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2e3cdba50=>part 1 PA [0]0x2e3cdba50 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2e3cdba50=>part 1 PA [0]0x2e3cdba50 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2e3cdba50=>part 1 PA [0]0x2e3cdba50 size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x93f6
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2e3cdba50=>part 1 PA [0]0x2e3cdba50 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000002e3cdba50 mem-ID=0 size=2 element-size=2 type=Data data=f693
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2e3cdba50 end_addr=0x2e3cdba51
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2e3cd4f26=>part 1 PA [0]0x2e3cd4f26 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2e3cd4f26=>part 1 PA [0]0x2e3cd4f26 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2e3cd4f26=>part 1 PA [0]0x2e3cd4f26 size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0xd3bc
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2e3cd4f26=>part 1 PA [0]0x2e3cd4f26 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000002e3cd4f26 mem-ID=0 size=2 element-size=2 type=Data data=bcd3
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2e3cd4f26 end_addr=0x2e3cd4f27
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2e3ce2a22=>part 1 PA [0]0x2e3ce2a22 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2e3ce2a22=>part 1 PA [0]0x2e3ce2a22 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2e3ce2a22=>part 1 PA [0]0x2e3ce2a22 size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x715c
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2e3ce2a22=>part 1 PA [0]0x2e3ce2a22 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000002e3ce2a22 mem-ID=0 size=2 element-size=2 type=Data data=5c71
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2e3ce2a22 end_addr=0x2e3ce2a23
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2e3ce2bec=>part 1 PA [0]0x2e3ce2bec size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2e3ce2bec=>part 1 PA [0]0x2e3ce2bec size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2e3ce2bec=>part 1 PA [0]0x2e3ce2bec size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x11d6
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2e3ce2bec=>part 1 PA [0]0x2e3ce2bec size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000002e3ce2bec mem-ID=0 size=2 element-size=2 type=Data data=d611
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2e3ce2bec end_addr=0x2e3ce2bed
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2e3ce180e=>part 1 PA [0]0x2e3ce180e size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2e3ce180e=>part 1 PA [0]0x2e3ce180e size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2e3ce180e=>part 1 PA [0]0x2e3ce180e size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0xceec
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2e3ce180e=>part 1 PA [0]0x2e3ce180e size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000002e3ce180e mem-ID=0 size=2 element-size=2 type=Data data=ecce
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2e3ce180e end_addr=0x2e3ce180f
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2e3cdfe4a=>part 1 PA [0]0x2e3cdfe4a size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2e3cdfe4a=>part 1 PA [0]0x2e3cdfe4a size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2e3cdfe4a=>part 1 PA [0]0x2e3cdfe4a size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x4a18
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2e3cdfe4a=>part 1 PA [0]0x2e3cdfe4a size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000002e3cdfe4a mem-ID=0 size=2 element-size=2 type=Data data=184a
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2e3cdfe4a end_addr=0x2e3cdfe4b
[notice]Committing instruction "VLOXEI16.V v29, x17, v14, Unmasked" at 0x80011698=>[0]0x80011698 (0xee8de87) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011698 mem-ID=0 size=4 element-size=4 type=Instruction data=87dee80e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011698 end_addr=0x8001169b
[info]current source entropy:6, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x8001169c
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v29_0 value 0x23628cbc409ad45c, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v29_1 value 0x436ac1828e6ec44, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v29_2 value 0xd3bc93f6b3bc051e, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v29_3 value 0x4a18ceec11d6715c, mask 0xffffffffffffffff
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : RegisterReservation
[info]{RegisterReserver::UnreserveRegister} Unreserve register: v14, access: Write, reserve type: User
[info]{GenSequenceAgent::RegisterReservation} register reservation do? 0 reg v14 attrs Write is reserved? 0
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : RegisterReservation
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x17, access: Write, reserve type: User
[info]{GenSequenceAgent::RegisterReservation} register reservation do? 0 reg x17 attrs Write is reserved? 0
[notice]GenQueryAgent::HandleQuery : InstructionRecord
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 1
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 5
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[info]{GenVirtualMemoryRequest::AddDetail} Size : 0x200 : GenVaRequest
[info]{GenVirtualMemoryRequest::AddDetail} Align : 0x8 : GenVaRequest
[info]{GenVirtualMemoryRequest::AddDetail} Type : D : GenVaRequest
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[notice]Generating: VLOXEI8.V##RISCV
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[debug]choice tree name: Data alignment choice name: Aligned set weight: 50
[debug]choice tree name: Data alignment choice name: Unaligned set weight: 14
[info] opname=vd
[info]Operand vd No Dependency constraint
[info] opname=vm
[info] opname=LoadStore-rs1-vs2
[notice]Skipping: VLOXEI8.V##RISCV with operand error: Operand "LoadStore-rs1-vs2" failed to generate no-preamble
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 1
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 5
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]Generating: VLOXEI32.V##RISCV
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[debug]choice tree name: Data alignment choice name: Aligned set weight: 50
[debug]choice tree name: Data alignment choice name: Unaligned set weight: 14
[info] opname=vd
[info]Operand vd No Dependency constraint
[info] opname=vm
[info] opname=LoadStore-rs1-vs2
[notice]Operand : LoadStore-rs1-vs2 mask 0x0 value 0x0
[info]{ResourceDependence::GetInterDependenceConstraint} GPR, OnTarget entropy stable? 0
[info]Operand rs1 No Dependency constraint
[info]Operand vs2 No Dependency constraint
[notice]{VectorIndexedLoadStoreOperand::GenerateWithPreamble} generated target address 0x79d4dec6c4 alignment 1 data size 2 base value 0x794f6110a9
[info]{AddressingOperand::Generate} generated with preamble
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} preventing all data page faults.
[notice]{DataBlock::Setup} generate data block start address...0x6de5fe2ac0 with size:64 and align:64
[notice]{DataBlock::Setup} allocate memory for value:0x857db61b size:0x4 Big endian:0x0 to memory:0x6de5fe2ac0 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000006de5fe2ac0 mem-ID=0 size=4 element-size=4 type=Data data=1bb67d85
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6de5fe2ac0 end_addr=0x6de5fe2ac3
[notice]{DataBlock::Setup} allocate memory for value:0x2e4e282 size:0x4 Big endian:0x0 to memory:0x6de5fe2ac4 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000006de5fe2ac4 mem-ID=0 size=4 element-size=4 type=Data data=82e2e402
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6de5fe2ac4 end_addr=0x6de5fe2ac7
[notice]{DataBlock::Setup} allocate memory for value:0x67559c8 size:0x4 Big endian:0x0 to memory:0x6de5fe2ac8 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000006de5fe2ac8 mem-ID=0 size=4 element-size=4 type=Data data=c8597506
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6de5fe2ac8 end_addr=0x6de5fe2acb
[notice]{DataBlock::Setup} allocate memory for value:0x94f7ee8c size:0x4 Big endian:0x0 to memory:0x6de5fe2acc bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000006de5fe2acc mem-ID=0 size=4 element-size=4 type=Data data=8ceef794
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6de5fe2acc end_addr=0x6de5fe2acf
[notice]{DataBlock::Setup} allocate memory for value:0x6a369f73 size:0x4 Big endian:0x0 to memory:0x6de5fe2ad0 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000006de5fe2ad0 mem-ID=0 size=4 element-size=4 type=Data data=739f366a
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6de5fe2ad0 end_addr=0x6de5fe2ad3
[notice]{DataBlock::Setup} allocate memory for value:0x14d64244 size:0x4 Big endian:0x0 to memory:0x6de5fe2ad4 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000006de5fe2ad4 mem-ID=0 size=4 element-size=4 type=Data data=4442d614
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6de5fe2ad4 end_addr=0x6de5fe2ad7
[notice]{DataBlock::Setup} allocate memory for value:0xa7b53758 size:0x4 Big endian:0x0 to memory:0x6de5fe2ad8 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000006de5fe2ad8 mem-ID=0 size=4 element-size=4 type=Data data=5837b5a7
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6de5fe2ad8 end_addr=0x6de5fe2adb
[notice]{DataBlock::Setup} allocate memory for value:0x7e4f32ff size:0x4 Big endian:0x0 to memory:0x6de5fe2adc bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000006de5fe2adc mem-ID=0 size=4 element-size=4 type=Data data=ff324f7e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6de5fe2adc end_addr=0x6de5fe2adf
[notice]{DataBlock::Setup} allocate memory for value:0x176f3bf2 size:0x4 Big endian:0x0 to memory:0x6de5fe2ae0 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000006de5fe2ae0 mem-ID=0 size=4 element-size=4 type=Data data=f23b6f17
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6de5fe2ae0 end_addr=0x6de5fe2ae3
[notice]{DataBlock::Setup} allocate memory for value:0xfd105bf size:0x4 Big endian:0x0 to memory:0x6de5fe2ae4 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000006de5fe2ae4 mem-ID=0 size=4 element-size=4 type=Data data=bf05d10f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6de5fe2ae4 end_addr=0x6de5fe2ae7
[notice]{DataBlock::Setup} allocate memory for value:0xfe23bf2d size:0x4 Big endian:0x0 to memory:0x6de5fe2ae8 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000006de5fe2ae8 mem-ID=0 size=4 element-size=4 type=Data data=2dbf23fe
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6de5fe2ae8 end_addr=0x6de5fe2aeb
[notice]{DataBlock::Setup} allocate memory for value:0xcc4147db size:0x4 Big endian:0x0 to memory:0x6de5fe2aec bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000006de5fe2aec mem-ID=0 size=4 element-size=4 type=Data data=db4741cc
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6de5fe2aec end_addr=0x6de5fe2aef
[notice]{DataBlock::Setup} allocate memory for value:0x40052633 size:0x4 Big endian:0x0 to memory:0x6de5fe2af0 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000006de5fe2af0 mem-ID=0 size=4 element-size=4 type=Data data=33260540
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6de5fe2af0 end_addr=0x6de5fe2af3
[notice]{DataBlock::Setup} allocate memory for value:0xea84ef9 size:0x4 Big endian:0x0 to memory:0x6de5fe2af4 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000006de5fe2af4 mem-ID=0 size=4 element-size=4 type=Data data=f94ea80e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6de5fe2af4 end_addr=0x6de5fe2af7
[notice]{DataBlock::Setup} allocate memory for value:0x7ca72b74 size:0x4 Big endian:0x0 to memory:0x6de5fe2af8 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000006de5fe2af8 mem-ID=0 size=4 element-size=4 type=Data data=742ba77c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6de5fe2af8 end_addr=0x6de5fe2afb
[notice]{DataBlock::Setup} allocate memory for value:0x45e72b8d size:0x4 Big endian:0x0 to memory:0x6de5fe2afc bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000006de5fe2afc mem-ID=0 size=4 element-size=4 type=Data data=8d2be745
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6de5fe2afc end_addr=0x6de5fe2aff
[notice]{DataBlock::Clear} data units are cleared!
[info]{RegisterReserver::ReserveRegister} Reserving register: v23, access: Write, reserve type: User
[info]{Generator::AddLoadRegisterAmbleRequests} register v23 should be reserved now: 1
[info]{RegisterReserver::ReserveRegister} Reserving register: x15, access: Write, reserve type: User
[info]{Generator::AddLoadRegisterAmbleRequests} register x15 should be reserved now: 1
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x6de6 value 0x6de6
[info] opname=rd
[notice]Committing instruction "LUI x16, 28134" at 0x8001169c=>[0]0x8001169c (0x6de6837) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008001169c mem-ID=0 size=4 element-size=4 type=Instruction data=3768de06
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8001169c end_addr=0x8001169f
[info]current dest entropy:1, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x16 value 0x6de6000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800116a0
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xfe3 value 0xfe3
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x16, x16, -29" at 0x800116a0=>[0]0x800116a0 (0xfe38081b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800116a0 mem-ID=0 size=4 element-size=4 type=Instruction data=1b0838fe
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800116a0 end_addr=0x800116a3
[info]current source entropy:7, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x16 value 0x6de5fe3, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800116a4
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x16, x16, 0xc" at 0x800116a4=>[0]0x800116a4 (0xc81813) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800116a4 mem-ID=0 size=4 element-size=4 type=Instruction data=1318c800
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800116a4 end_addr=0x800116a7
[info]current source entropy:7, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x16 value 0x6de5fe3000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800116a8
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xac0 value 0xac0
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x16, x16, -1344" at 0x800116a8=>[0]0x800116a8 (0xac080813) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800116a8 mem-ID=0 size=4 element-size=4 type=Instruction data=130808ac
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800116a8 end_addr=0x800116ab
[info]current source entropy:7, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x16 value 0x6de5fe2ac0, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800116ac
[notice]Generating: VL1RE8.V##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[debug]choice tree name: Data alignment choice name: Aligned set weight: 50
[debug]choice tree name: Data alignment choice name: Unaligned set weight: 14
[info]constraint already forced, ignore reservation check
[info] opname=vd
[info] opname=LoadStore-rs1
[notice]Operand : LoadStore-rs1 mask 0x0 value 0x0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x0=>part 1 PA [0]0x0 size=1, part 2 PA [0]0x0 size=0
[notice]Committing instruction "VL1RE8.V v23, x16" at 0x800116ac=>[0]0x800116ac (0x2880b87) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800116ac mem-ID=0 size=4 element-size=4 type=Instruction data=870b8802
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800116ac end_addr=0x800116af
[info]current source entropy:7, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800116b0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v23_0 value 0x2e4e282857db61b, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v23_1 value 0x94f7ee8c067559c8, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v23_2 value 0x14d642446a369f73, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v23_3 value 0x7e4f32ffa7b53758, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v23_4 value 0xfd105bf176f3bf2, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v23_5 value 0xcc4147dbfe23bf2d, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v23_6 value 0xea84ef940052633, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v23_7 value 0x45e72b8d7ca72b74, mask 0xffffffffffffffff
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x794f value 0x794f
[info] opname=rd
[notice]Committing instruction "LUI x15, 31055" at 0x800116b0=>[0]0x800116b0 (0x794f7b7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800116b0 mem-ID=0 size=4 element-size=4 type=Instruction data=b7f79407
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800116b0 end_addr=0x800116b3
[info]current dest entropy:1, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x15 value 0x794f000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800116b4
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x611 value 0x611
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x15, x15, 1553" at 0x800116b4=>[0]0x800116b4 (0x6117879b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800116b4 mem-ID=0 size=4 element-size=4 type=Instruction data=9b871761
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800116b4 end_addr=0x800116b7
[notice]retire source stage: 19, access: 0x9, size: 1, type: 0
[info]current source entropy:7, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x15 value 0x794f611, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800116b8
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x15, x15, 0xc" at 0x800116b8=>[0]0x800116b8 (0xc79793) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800116b8 mem-ID=0 size=4 element-size=4 type=Instruction data=9397c700
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800116b8 end_addr=0x800116bb
[info]current source entropy:7, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x15 value 0x794f611000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800116bc
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xa9 value 0xa9
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x15, x15, 169" at 0x800116bc=>[0]0x800116bc (0xa978793) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800116bc mem-ID=0 size=4 element-size=4 type=Instruction data=9387970a
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800116bc end_addr=0x800116bf
[info]current source entropy:7, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x15 value 0x794f6110a9, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800116c0
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : CommitInstruction
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x79d4dec6c4=>part 1 PA [0]0x79d4dec6c4 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x79d4dec6c4=>part 1 PA [0]0x79d4dec6c4 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x79d4dec6c4=>part 1 PA [0]0x79d4dec6c4 size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0xd8a0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x79d4dec6c4=>part 1 PA [0]0x79d4dec6c4 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000079d4dec6c4 mem-ID=0 size=2 element-size=2 type=Data data=a0d8
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x79d4dec6c4 end_addr=0x79d4dec6c5
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x795245f32b=>part 1 PA [0]0x795245f32b size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x795245f32b=>part 1 PA [0]0x795245f32b size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x795245f32b=>part 1 PA [0]0x795245f32b size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0xd5ea
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x795245f32b=>part 1 PA [0]0x795245f32b size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000795245f32b mem-ID=0 size=2 element-size=2 type=Data data=ead5
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x795245f32b end_addr=0x795245f32c
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7955d66a71=>part 1 PA [0]0x7955d66a71 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7955d66a71=>part 1 PA [0]0x7955d66a71 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7955d66a71=>part 1 PA [0]0x7955d66a71 size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x8d18
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7955d66a71=>part 1 PA [0]0x7955d66a71 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007955d66a71 mem-ID=0 size=2 element-size=2 type=Data data=188d
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7955d66a71 end_addr=0x7955d66a72
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x79e458ff35=>part 1 PA [0]0x79e458ff35 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x79e458ff35=>part 1 PA [0]0x79e458ff35 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x79e458ff35=>part 1 PA [0]0x79e458ff35 size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x43b4
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x79e458ff35=>part 1 PA [0]0x79e458ff35 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000079e458ff35 mem-ID=0 size=2 element-size=2 type=Data data=b443
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x79e458ff35 end_addr=0x79e458ff36
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x79b997b01c=>part 1 PA [0]0x79b997b01c size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x79b997b01c=>part 1 PA [0]0x79b997b01c size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x79b997b01c=>part 1 PA [0]0x79b997b01c size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0xcabe
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x79b997b01c=>part 1 PA [0]0x79b997b01c size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000079b997b01c mem-ID=0 size=2 element-size=2 type=Data data=beca
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x79b997b01c end_addr=0x79b997b01d
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x79643752ed=>part 1 PA [0]0x79643752ed size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x79643752ed=>part 1 PA [0]0x79643752ed size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x79643752ed=>part 1 PA [0]0x79643752ed size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateBranchPageRequest} exception type: InstructionPageFault exception name: InstructionPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0xa756
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x79643752ed=>part 1 PA [0]0x79643752ed size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000079643752ed mem-ID=0 size=2 element-size=2 type=Data data=56a7
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x79643752ed end_addr=0x79643752ee
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x79f7164801=>part 1 PA [0]0x79f7164801 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x79f7164801=>part 1 PA [0]0x79f7164801 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x79f7164801=>part 1 PA [0]0x79f7164801 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x79f7164801=>part 1 PA [0]0x79f7164801 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000079f7164801 mem-ID=0 size=2 element-size=2 type=Data data=ddb2
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x79f7164801 end_addr=0x79f7164802
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x79cdb043a8=>part 1 PA [0]0x79cdb043a8 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x79cdb043a8=>part 1 PA [0]0x79cdb043a8 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x79cdb043a8=>part 1 PA [0]0x79cdb043a8 size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0xc54e
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x79cdb043a8=>part 1 PA [0]0x79cdb043a8 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000079cdb043a8 mem-ID=0 size=2 element-size=2 type=Data data=4ec5
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x79cdb043a8 end_addr=0x79cdb043a9
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7966d04c9b=>part 1 PA [0]0x7966d04c9b size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7966d04c9b=>part 1 PA [0]0x7966d04c9b size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7966d04c9b=>part 1 PA [0]0x7966d04c9b size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0xcd24
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7966d04c9b=>part 1 PA [0]0x7966d04c9b size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007966d04c9b mem-ID=0 size=2 element-size=2 type=Data data=24cd
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7966d04c9b end_addr=0x7966d04c9c
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x795f321668=>part 1 PA [0]0x795f321668 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x795f321668=>part 1 PA [0]0x795f321668 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x795f321668=>part 1 PA [0]0x795f321668 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x795f321668=>part 1 PA [0]0x795f321668 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000795f321668 mem-ID=0 size=2 element-size=2 type=Data data=1a67
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x795f321668 end_addr=0x795f321669
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7a4d84cfd6=>part 1 PA [0]0x7a4d84cfd6 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7a4d84cfd6=>part 1 PA [0]0x7a4d84cfd6 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7a4d84cfd6=>part 1 PA [0]0x7a4d84cfd6 size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0xd60a
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7a4d84cfd6=>part 1 PA [0]0x7a4d84cfd6 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007a4d84cfd6 mem-ID=0 size=2 element-size=2 type=Data data=0ad6
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7a4d84cfd6 end_addr=0x7a4d84cfd7
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7a1ba25884=>part 1 PA [0]0x7a1ba25884 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7a1ba25884=>part 1 PA [0]0x7a1ba25884 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7a1ba25884=>part 1 PA [0]0x7a1ba25884 size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0xc2f8
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7a1ba25884=>part 1 PA [0]0x7a1ba25884 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007a1ba25884 mem-ID=0 size=2 element-size=2 type=Data data=f8c2
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7a1ba25884 end_addr=0x7a1ba25885
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x798f6636dc=>part 1 PA [0]0x798f6636dc size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x798f6636dc=>part 1 PA [0]0x798f6636dc size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x798f6636dc=>part 1 PA [0]0x798f6636dc size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x7ba4
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x798f6636dc=>part 1 PA [0]0x798f6636dc size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000798f6636dc mem-ID=0 size=2 element-size=2 type=Data data=a47b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x798f6636dc end_addr=0x798f6636dd
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x795e095fa2=>part 1 PA [0]0x795e095fa2 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x795e095fa2=>part 1 PA [0]0x795e095fa2 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x795e095fa2=>part 1 PA [0]0x795e095fa2 size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x4456
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x795e095fa2=>part 1 PA [0]0x795e095fa2 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000795e095fa2 mem-ID=0 size=2 element-size=2 type=Data data=5644
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x795e095fa2 end_addr=0x795e095fa3
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x79cc083c1d=>part 1 PA [0]0x79cc083c1d size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x79cc083c1d=>part 1 PA [0]0x79cc083c1d size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x79cc083c1d=>part 1 PA [0]0x79cc083c1d size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x7894
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x79cc083c1d=>part 1 PA [0]0x79cc083c1d size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000079cc083c1d mem-ID=0 size=2 element-size=2 type=Data data=9478
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x79cc083c1d end_addr=0x79cc083c1e
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7995483c36=>part 1 PA [0]0x7995483c36 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7995483c36=>part 1 PA [0]0x7995483c36 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7995483c36=>part 1 PA [0]0x7995483c36 size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x1bdc
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7995483c36=>part 1 PA [0]0x7995483c36 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007995483c36 mem-ID=0 size=2 element-size=2 type=Data data=dc1b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7995483c36 end_addr=0x7995483c37
[notice]Committing instruction "VLOXEI32.V v31, x15, v23, Unmasked" at 0x800116c0=>[0]0x800116c0 (0xf77ef87) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800116c0 mem-ID=0 size=4 element-size=4 type=Instruction data=87ef770f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800116c0 end_addr=0x800116c3
[info]current source entropy:7, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x3a7bf00000
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mcause value 0x4, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mepc value 0x800116c0, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mtval value 0x795245f32b, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register vstart value 0x1, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register privilege value 0x3, mask 0x3
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x3a7bf00000
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v31_0 value 0xa0baa0b658c6d8a0, mask 0xffffffffffffffff
[notice]{GenInstructionAgent::UpdateExceptionEvent} exception ID: 0x4 attributes: 1380315947 description: enter_m
[notice]{GenExceptionAgent::HandleException} exception ID 0x4, enter_m
[notice]VM states: PrivilegeLevel=M MODE=1 MPRV=0 TVM=0 Current Regime: VmPagingRegime Regime Type:M
[notice]{GenExceptionAgentRISCV::NeedRecoveryAddress} found ec value for mcause: 4
[notice]{GenExceptionAgentRISCV::NeedRecoveryAddress} recovery_exception set to: 0
[notice]New Exception Recorded: LoadAddrMisaligned. Exception taken to level 3.
[info]{GenInstructionAgent::ExecuteHandler} starting PC=0x3a7bf00000=>[Default]0x3a7bf00000 memory attributes: 0x3
[notice]Generator mode changed to: ReExe,Exception,NoEscape from: IssSim
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x0 value 0x3a7bf00004, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x3a7bf00080
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x12 value 0x4, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x3a7bf00084
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x12 value 0x8, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x3a7bf00088
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x12 value 0x4, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x3a7bf0008c
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x27 value 0x3a7bf0008c, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x3a7bf00090
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x27 value 0x3a7bf000a0, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x3a7bf00094
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x12 value 0x10, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x3a7bf00098
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x27 value 0x3a7bf000b0, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x3a7bf0009c
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x0 value 0x3a7bf000a0, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x3a7bf000b0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x0 value 0x3a7bf000b4, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x3a7bf00104
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x27 value 0x800116c0, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x3a7bf00108
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x27 value 0x800116c4, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x3a7bf0010c
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mepc value 0x800116c4, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x0 value 0x800116c0, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x3a7bf00110
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register privilege value 0x3, mask 0x3
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800116c4
[notice]{GenInstructionAgent::UpdateExceptionEvent} exception ID: 0x4e attributes: 0 description: exit_mret
[notice]{GenExceptionAgent::HandleException} exception ID 0x4e, exit_mret
[notice]VM states: PrivilegeLevel=M MODE=1 MPRV=0 TVM=0 Current Regime: VmPagingRegime Regime Type:M
[notice]Generator mode changed to: IssSim from: ReExe,Exception,NoEscape
[notice]{GenInstructionAgent::ExceptionReturn} returned from exception to PC 0x800116c4 re-execution? 0
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : RegisterReservation
[info]{RegisterReserver::UnreserveRegister} Unreserve register: v23, access: Write, reserve type: User
[info]{GenSequenceAgent::RegisterReservation} register reservation do? 0 reg v23 attrs Write is reserved? 0
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : RegisterReservation
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x15, access: Write, reserve type: User
[info]{GenSequenceAgent::RegisterReservation} register reservation do? 0 reg x15 attrs Write is reserved? 0
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x0 value 0x0
[info] opname=rd
[notice]Committing instruction "LUI x17, 0" at 0x800116c4=>[0]0x800116c4 (0x8b7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800116c4 mem-ID=0 size=4 element-size=4 type=Instruction data=b7080000
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800116c4 end_addr=0x800116c7
[info]current dest entropy:1, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x17 value 0x0, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800116c8
[notice]Generating: CSRRW#register#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=csr
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "CSRRW vstart, x17, x0" at 0x800116c8=>[0]0x800116c8 (0x889073) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800116c8 mem-ID=0 size=4 element-size=4 type=Instruction data=73908800
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800116c8 end_addr=0x800116cb
[notice]retire source stage: 1e, access: 0x1f, size: 1, type: 0
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register vstart value 0x0, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x0 value 0x1, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800116cc
[notice]GenQueryAgent::HandleQuery : InstructionRecord
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 2
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 5
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]Generating: VLOXEI16.V##RISCV
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[debug]choice tree name: Data alignment choice name: Aligned set weight: 50
[debug]choice tree name: Data alignment choice name: Unaligned set weight: 14
[info] opname=vd
[info]Operand vd No Dependency constraint
[info] opname=vm
[info] opname=LoadStore-rs1-vs2
[notice]Operand : LoadStore-rs1-vs2 mask 0x0 value 0x0
[info]Operand rs1 No Dependency constraint
[info]Operand vs2 No Dependency constraint
[notice]{VectorIndexedLoadStoreOperand::GenerateWithPreamble} generated target address 0x1700129450 alignment 2 data size 2 base value 0x1700124c28
[info]{AddressingOperand::Generate} generated with preamble
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} preventing all data page faults.
[notice]{DataBlock::Setup} generate data block start address...0x488a1e69c0 with size:64 and align:64
[notice]{DataBlock::Setup} allocate memory for value:0x4828 size:0x2 Big endian:0x0 to memory:0x488a1e69c0 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000488a1e69c0 mem-ID=0 size=2 element-size=2 type=Data data=2848
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x488a1e69c0 end_addr=0x488a1e69c1
[notice]{DataBlock::Setup} allocate memory for value:0xf2f8 size:0x2 Big endian:0x0 to memory:0x488a1e69c2 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000488a1e69c2 mem-ID=0 size=2 element-size=2 type=Data data=f8f2
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x488a1e69c2 end_addr=0x488a1e69c3
[notice]{DataBlock::Setup} allocate memory for value:0x1d0c size:0x2 Big endian:0x0 to memory:0x488a1e69c4 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000488a1e69c4 mem-ID=0 size=2 element-size=2 type=Data data=0c1d
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x488a1e69c4 end_addr=0x488a1e69c5
[notice]{DataBlock::Setup} allocate memory for value:0xa90 size:0x2 Big endian:0x0 to memory:0x488a1e69c6 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000488a1e69c6 mem-ID=0 size=2 element-size=2 type=Data data=900a
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x488a1e69c6 end_addr=0x488a1e69c7
[notice]{DataBlock::Setup} allocate memory for value:0xa9a4 size:0x2 Big endian:0x0 to memory:0x488a1e69c8 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000488a1e69c8 mem-ID=0 size=2 element-size=2 type=Data data=a4a9
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x488a1e69c8 end_addr=0x488a1e69c9
[notice]{DataBlock::Setup} allocate memory for value:0xb408 size:0x2 Big endian:0x0 to memory:0x488a1e69ca bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000488a1e69ca mem-ID=0 size=2 element-size=2 type=Data data=08b4
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x488a1e69ca end_addr=0x488a1e69cb
[notice]{DataBlock::Setup} allocate memory for value:0x3f26 size:0x2 Big endian:0x0 to memory:0x488a1e69cc bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000488a1e69cc mem-ID=0 size=2 element-size=2 type=Data data=263f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x488a1e69cc end_addr=0x488a1e69cd
[notice]{DataBlock::Setup} allocate memory for value:0xce94 size:0x2 Big endian:0x0 to memory:0x488a1e69ce bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000488a1e69ce mem-ID=0 size=2 element-size=2 type=Data data=94ce
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x488a1e69ce end_addr=0x488a1e69cf
[notice]{DataBlock::Setup} allocate memory for value:0x9186 size:0x2 Big endian:0x0 to memory:0x488a1e69d0 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000488a1e69d0 mem-ID=0 size=2 element-size=2 type=Data data=8691
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x488a1e69d0 end_addr=0x488a1e69d1
[notice]{DataBlock::Setup} allocate memory for value:0x21e2 size:0x2 Big endian:0x0 to memory:0x488a1e69d2 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000488a1e69d2 mem-ID=0 size=2 element-size=2 type=Data data=e221
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x488a1e69d2 end_addr=0x488a1e69d3
[notice]{DataBlock::Setup} allocate memory for value:0x6e96 size:0x2 Big endian:0x0 to memory:0x488a1e69d4 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000488a1e69d4 mem-ID=0 size=2 element-size=2 type=Data data=966e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x488a1e69d4 end_addr=0x488a1e69d5
[notice]{DataBlock::Setup} allocate memory for value:0xdd06 size:0x2 Big endian:0x0 to memory:0x488a1e69d6 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000488a1e69d6 mem-ID=0 size=2 element-size=2 type=Data data=06dd
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x488a1e69d6 end_addr=0x488a1e69d7
[notice]{DataBlock::Setup} allocate memory for value:0x4d82 size:0x2 Big endian:0x0 to memory:0x488a1e69d8 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000488a1e69d8 mem-ID=0 size=2 element-size=2 type=Data data=824d
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x488a1e69d8 end_addr=0x488a1e69d9
[notice]{DataBlock::Setup} allocate memory for value:0x390 size:0x2 Big endian:0x0 to memory:0x488a1e69da bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000488a1e69da mem-ID=0 size=2 element-size=2 type=Data data=9003
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x488a1e69da end_addr=0x488a1e69db
[notice]{DataBlock::Setup} allocate memory for value:0x6c94 size:0x2 Big endian:0x0 to memory:0x488a1e69dc bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000488a1e69dc mem-ID=0 size=2 element-size=2 type=Data data=946c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x488a1e69dc end_addr=0x488a1e69dd
[notice]{DataBlock::Setup} allocate memory for value:0x1f52 size:0x2 Big endian:0x0 to memory:0x488a1e69de bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000488a1e69de mem-ID=0 size=2 element-size=2 type=Data data=521f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x488a1e69de end_addr=0x488a1e69df
[notice]{DataBlock::Setup} allocate memory for value:0x29f1 size:0x2 Big endian:0x0 to memory:0x488a1e69e0 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000488a1e69e0 mem-ID=0 size=2 element-size=2 type=Data data=f129
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x488a1e69e0 end_addr=0x488a1e69e1
[notice]{DataBlock::Setup} allocate memory for value:0xeee6 size:0x2 Big endian:0x0 to memory:0x488a1e69e2 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000488a1e69e2 mem-ID=0 size=2 element-size=2 type=Data data=e6ee
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x488a1e69e2 end_addr=0x488a1e69e3
[notice]{DataBlock::Setup} allocate memory for value:0x6b7f size:0x2 Big endian:0x0 to memory:0x488a1e69e4 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000488a1e69e4 mem-ID=0 size=2 element-size=2 type=Data data=7f6b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x488a1e69e4 end_addr=0x488a1e69e5
[notice]{DataBlock::Setup} allocate memory for value:0xb71a size:0x2 Big endian:0x0 to memory:0x488a1e69e6 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000488a1e69e6 mem-ID=0 size=2 element-size=2 type=Data data=1ab7
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x488a1e69e6 end_addr=0x488a1e69e7
[notice]{DataBlock::Setup} allocate memory for value:0x21a5 size:0x2 Big endian:0x0 to memory:0x488a1e69e8 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000488a1e69e8 mem-ID=0 size=2 element-size=2 type=Data data=a521
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x488a1e69e8 end_addr=0x488a1e69e9
[notice]{DataBlock::Setup} allocate memory for value:0x2b20 size:0x2 Big endian:0x0 to memory:0x488a1e69ea bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000488a1e69ea mem-ID=0 size=2 element-size=2 type=Data data=202b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x488a1e69ea end_addr=0x488a1e69eb
[notice]{DataBlock::Setup} allocate memory for value:0x3a4 size:0x2 Big endian:0x0 to memory:0x488a1e69ec bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000488a1e69ec mem-ID=0 size=2 element-size=2 type=Data data=a403
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x488a1e69ec end_addr=0x488a1e69ed
[notice]{DataBlock::Setup} allocate memory for value:0xec17 size:0x2 Big endian:0x0 to memory:0x488a1e69ee bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000488a1e69ee mem-ID=0 size=2 element-size=2 type=Data data=17ec
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x488a1e69ee end_addr=0x488a1e69ef
[notice]{DataBlock::Setup} allocate memory for value:0x776f size:0x2 Big endian:0x0 to memory:0x488a1e69f0 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000488a1e69f0 mem-ID=0 size=2 element-size=2 type=Data data=6f77
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x488a1e69f0 end_addr=0x488a1e69f1
[notice]{DataBlock::Setup} allocate memory for value:0x438e size:0x2 Big endian:0x0 to memory:0x488a1e69f2 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000488a1e69f2 mem-ID=0 size=2 element-size=2 type=Data data=8e43
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x488a1e69f2 end_addr=0x488a1e69f3
[notice]{DataBlock::Setup} allocate memory for value:0xcde size:0x2 Big endian:0x0 to memory:0x488a1e69f4 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000488a1e69f4 mem-ID=0 size=2 element-size=2 type=Data data=de0c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x488a1e69f4 end_addr=0x488a1e69f5
[notice]{DataBlock::Setup} allocate memory for value:0x171f size:0x2 Big endian:0x0 to memory:0x488a1e69f6 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000488a1e69f6 mem-ID=0 size=2 element-size=2 type=Data data=1f17
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x488a1e69f6 end_addr=0x488a1e69f7
[notice]{DataBlock::Setup} allocate memory for value:0x3b4c size:0x2 Big endian:0x0 to memory:0x488a1e69f8 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000488a1e69f8 mem-ID=0 size=2 element-size=2 type=Data data=4c3b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x488a1e69f8 end_addr=0x488a1e69f9
[notice]{DataBlock::Setup} allocate memory for value:0x7212 size:0x2 Big endian:0x0 to memory:0x488a1e69fa bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000488a1e69fa mem-ID=0 size=2 element-size=2 type=Data data=1272
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x488a1e69fa end_addr=0x488a1e69fb
[notice]{DataBlock::Setup} allocate memory for value:0xedbb size:0x2 Big endian:0x0 to memory:0x488a1e69fc bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000488a1e69fc mem-ID=0 size=2 element-size=2 type=Data data=bbed
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x488a1e69fc end_addr=0x488a1e69fd
[notice]{DataBlock::Setup} allocate memory for value:0x403b size:0x2 Big endian:0x0 to memory:0x488a1e69fe bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000488a1e69fe mem-ID=0 size=2 element-size=2 type=Data data=3b40
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x488a1e69fe end_addr=0x488a1e69ff
[notice]{DataBlock::Clear} data units are cleared!
[info]{RegisterReserver::ReserveRegister} Reserving register: v23, access: Write, reserve type: User
[info]{Generator::AddLoadRegisterAmbleRequests} register v23 should be reserved now: 1
[info]{RegisterReserver::ReserveRegister} Reserving register: x28, access: Write, reserve type: User
[info]{Generator::AddLoadRegisterAmbleRequests} register x28 should be reserved now: 1
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x488a value 0x488a
[info] opname=rd
[notice]Committing instruction "LUI x1, 18570" at 0x800116cc=>[0]0x800116cc (0x488a0b7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800116cc mem-ID=0 size=4 element-size=4 type=Instruction data=b7a08804
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800116cc end_addr=0x800116cf
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x1 value 0x488a000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800116d0
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x1e7 value 0x1e7
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x1, x1, 487" at 0x800116d0=>[0]0x800116d0 (0x1e70809b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800116d0 mem-ID=0 size=4 element-size=4 type=Instruction data=9b80701e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800116d0 end_addr=0x800116d3
[info]current source entropy:7, resource type: 0
[info]current dest entropy:3, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x1 value 0x488a1e7, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800116d4
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x1, x1, 0xc" at 0x800116d4=>[0]0x800116d4 (0xc09093) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800116d4 mem-ID=0 size=4 element-size=4 type=Instruction data=9390c000
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800116d4 end_addr=0x800116d7
[info]current source entropy:7, resource type: 0
[info]current dest entropy:3, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x1 value 0x488a1e7000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800116d8
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x9c0 value 0x9c0
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x1, x1, -1600" at 0x800116d8=>[0]0x800116d8 (0x9c008093) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800116d8 mem-ID=0 size=4 element-size=4 type=Instruction data=9380009c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800116d8 end_addr=0x800116db
[info]current source entropy:7, resource type: 0
[info]current dest entropy:3, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x1 value 0x488a1e69c0, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800116dc
[notice]Generating: VL1RE8.V##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[debug]choice tree name: Data alignment choice name: Aligned set weight: 50
[debug]choice tree name: Data alignment choice name: Unaligned set weight: 14
[info]constraint already forced, ignore reservation check
[info] opname=vd
[info] opname=LoadStore-rs1
[notice]Operand : LoadStore-rs1 mask 0x0 value 0x0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x0=>part 1 PA [0]0x0 size=1, part 2 PA [0]0x0 size=0
[notice]Committing instruction "VL1RE8.V v23, x1" at 0x800116dc=>[0]0x800116dc (0x2808b87) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800116dc mem-ID=0 size=4 element-size=4 type=Instruction data=878b8002
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800116dc end_addr=0x800116df
[notice]retire source stage: 3, access: 0x1e, size: 1, type: 0
[info]current source entropy:6, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800116e0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v23_0 value 0xa901d0cf2f84828, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v23_1 value 0xce943f26b408a9a4, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v23_2 value 0xdd066e9621e29186, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v23_3 value 0x1f526c9403904d82, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v23_4 value 0xb71a6b7feee629f1, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v23_5 value 0xec1703a42b2021a5, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v23_6 value 0x171f0cde438e776f, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v23_7 value 0x403bedbb72123b4c, mask 0xffffffffffffffff
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x1700 value 0x1700
[info] opname=rd
[notice]Committing instruction "LUI x28, 5888" at 0x800116e0=>[0]0x800116e0 (0x1700e37) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800116e0 mem-ID=0 size=4 element-size=4 type=Instruction data=370e7001
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800116e0 end_addr=0x800116e3
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x28 value 0x1700000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800116e4
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x125 value 0x125
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x28, x28, 293" at 0x800116e4=>[0]0x800116e4 (0x125e0e1b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800116e4 mem-ID=0 size=4 element-size=4 type=Instruction data=1b0e5e12
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800116e4 end_addr=0x800116e7
[info]current source entropy:7, resource type: 0
[info]current dest entropy:3, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x28 value 0x1700125, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800116e8
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x28, x28, 0xc" at 0x800116e8=>[0]0x800116e8 (0xce1e13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800116e8 mem-ID=0 size=4 element-size=4 type=Instruction data=131ece00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800116e8 end_addr=0x800116eb
[info]current source entropy:7, resource type: 0
[info]current dest entropy:3, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x28 value 0x1700125000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800116ec
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xc28 value 0xc28
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x28, x28, -984" at 0x800116ec=>[0]0x800116ec (0xc28e0e13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800116ec mem-ID=0 size=4 element-size=4 type=Instruction data=130e8ec2
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800116ec end_addr=0x800116ef
[info]current source entropy:7, resource type: 0
[info]current dest entropy:3, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x28 value 0x1700124c28, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800116f0
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : CommitInstruction
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1700129450=>part 1 PA [0]0x1700129450 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1700129450=>part 1 PA [0]0x1700129450 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1700129450=>part 1 PA [0]0x1700129450 size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x9416
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1700129450=>part 1 PA [0]0x1700129450 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001700129450 mem-ID=0 size=2 element-size=2 type=Data data=1694
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1700129450 end_addr=0x1700129451
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1700133f20=>part 1 PA [0]0x1700133f20 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1700133f20=>part 1 PA [0]0x1700133f20 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1700133f20=>part 1 PA [0]0x1700133f20 size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x778
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1700133f20=>part 1 PA [0]0x1700133f20 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001700133f20 mem-ID=0 size=2 element-size=2 type=Data data=7807
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1700133f20 end_addr=0x1700133f21
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1700126934=>part 1 PA [0]0x1700126934 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1700126934=>part 1 PA [0]0x1700126934 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1700126934=>part 1 PA [0]0x1700126934 size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateBranchPageRequest} exception type: InstructionPageFault exception name: InstructionPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x8406
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1700126934=>part 1 PA [0]0x1700126934 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001700126934 mem-ID=0 size=2 element-size=2 type=Data data=0684
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1700126934 end_addr=0x1700126935
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x17001256b8=>part 1 PA [0]0x17001256b8 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x17001256b8=>part 1 PA [0]0x17001256b8 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x17001256b8=>part 1 PA [0]0x17001256b8 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x17001256b8=>part 1 PA [0]0x17001256b8 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000017001256b8 mem-ID=0 size=2 element-size=2 type=Data data=7df8
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x17001256b8 end_addr=0x17001256b9
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x170012f5cc=>part 1 PA [0]0x170012f5cc size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x170012f5cc=>part 1 PA [0]0x170012f5cc size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x170012f5cc=>part 1 PA [0]0x170012f5cc size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateBranchPageRequest} exception type: InstructionPageFault exception name: InstructionPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x1b9a
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x170012f5cc=>part 1 PA [0]0x170012f5cc size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000170012f5cc mem-ID=0 size=2 element-size=2 type=Data data=9a1b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x170012f5cc end_addr=0x170012f5cd
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1700130030=>part 1 PA [0]0x1700130030 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1700130030=>part 1 PA [0]0x1700130030 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1700130030=>part 1 PA [0]0x1700130030 size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x3c22
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1700130030=>part 1 PA [0]0x1700130030 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001700130030 mem-ID=0 size=2 element-size=2 type=Data data=223c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1700130030 end_addr=0x1700130031
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1700128b4e=>part 1 PA [0]0x1700128b4e size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1700128b4e=>part 1 PA [0]0x1700128b4e size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1700128b4e=>part 1 PA [0]0x1700128b4e size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0xc0b0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1700128b4e=>part 1 PA [0]0x1700128b4e size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001700128b4e mem-ID=0 size=2 element-size=2 type=Data data=b0c0
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1700128b4e end_addr=0x1700128b4f
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1700131abc=>part 1 PA [0]0x1700131abc size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1700131abc=>part 1 PA [0]0x1700131abc size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1700131abc=>part 1 PA [0]0x1700131abc size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1700131abc=>part 1 PA [0]0x1700131abc size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001700131abc mem-ID=0 size=2 element-size=2 type=Data data=7745
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1700131abc end_addr=0x1700131abd
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x170012ddae=>part 1 PA [0]0x170012ddae size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x170012ddae=>part 1 PA [0]0x170012ddae size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x170012ddae=>part 1 PA [0]0x170012ddae size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x2636
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x170012ddae=>part 1 PA [0]0x170012ddae size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000170012ddae mem-ID=0 size=2 element-size=2 type=Data data=3626
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x170012ddae end_addr=0x170012ddaf
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1700126e0a=>part 1 PA [0]0x1700126e0a size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1700126e0a=>part 1 PA [0]0x1700126e0a size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1700126e0a=>part 1 PA [0]0x1700126e0a size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateBranchPageRequest} exception type: InstructionPageFault exception name: InstructionPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0xe140
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1700126e0a=>part 1 PA [0]0x1700126e0a size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001700126e0a mem-ID=0 size=2 element-size=2 type=Data data=40e1
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1700126e0a end_addr=0x1700126e0b
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x170012babe=>part 1 PA [0]0x170012babe size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x170012babe=>part 1 PA [0]0x170012babe size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x170012babe=>part 1 PA [0]0x170012babe size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0xb7de
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x170012babe=>part 1 PA [0]0x170012babe size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000170012babe mem-ID=0 size=2 element-size=2 type=Data data=deb7
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x170012babe end_addr=0x170012babf
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x170013292e=>part 1 PA [0]0x170013292e size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x170013292e=>part 1 PA [0]0x170013292e size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x170013292e=>part 1 PA [0]0x170013292e size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x1252
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x170013292e=>part 1 PA [0]0x170013292e size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000170013292e mem-ID=0 size=2 element-size=2 type=Data data=5212
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x170013292e end_addr=0x170013292f
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x17001299aa=>part 1 PA [0]0x17001299aa size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x17001299aa=>part 1 PA [0]0x17001299aa size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x17001299aa=>part 1 PA [0]0x17001299aa size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0xd896
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x17001299aa=>part 1 PA [0]0x17001299aa size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000017001299aa mem-ID=0 size=2 element-size=2 type=Data data=96d8
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x17001299aa end_addr=0x17001299ab
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1700124fb8=>part 1 PA [0]0x1700124fb8 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1700124fb8=>part 1 PA [0]0x1700124fb8 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1700124fb8=>part 1 PA [0]0x1700124fb8 size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateBranchPageRequest} exception type: InstructionPageFault exception name: InstructionPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0xb574
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1700124fb8=>part 1 PA [0]0x1700124fb8 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001700124fb8 mem-ID=0 size=2 element-size=2 type=Data data=74b5
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1700124fb8 end_addr=0x1700124fb9
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x170012b8bc=>part 1 PA [0]0x170012b8bc size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x170012b8bc=>part 1 PA [0]0x170012b8bc size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x170012b8bc=>part 1 PA [0]0x170012b8bc size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x170012b8bc=>part 1 PA [0]0x170012b8bc size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000170012b8bc mem-ID=0 size=2 element-size=2 type=Data data=71ab
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x170012b8bc end_addr=0x170012b8bd
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1700126b7a=>part 1 PA [0]0x1700126b7a size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1700126b7a=>part 1 PA [0]0x1700126b7a size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1700126b7a=>part 1 PA [0]0x1700126b7a size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x3866
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1700126b7a=>part 1 PA [0]0x1700126b7a size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001700126b7a mem-ID=0 size=2 element-size=2 type=Data data=6638
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1700126b7a end_addr=0x1700126b7b
[notice]Committing instruction "VLOXEI16.V v12, x28, v23, Vector result" at 0x800116f0=>[0]0x800116f0 (0xd7e5607) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800116f0 mem-ID=0 size=4 element-size=4 type=Instruction data=07567e0d
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800116f0 end_addr=0x800116f3
[notice]retire source stage: 8, access: 0x3, size: 1, type: 0
[info]current source entropy:6, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800116f4
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v12_0 value 0xf87dd9601debb16a, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v12_1 value 0x457777f73c221b9a, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v12_2 value 0x1252b663e140d0f2, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v12_3 value 0x3866eedaf08cd896, mask 0xffffffffffffffff
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : RegisterReservation
[info]{RegisterReserver::UnreserveRegister} Unreserve register: v23, access: Write, reserve type: User
[info]{GenSequenceAgent::RegisterReservation} register reservation do? 0 reg v23 attrs Write is reserved? 0
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : RegisterReservation
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x28, access: Write, reserve type: User
[info]{GenSequenceAgent::RegisterReservation} register reservation do? 0 reg x28 attrs Write is reserved? 0
[notice]GenQueryAgent::HandleQuery : InstructionRecord
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 2
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 5
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]Generating: VSUXEI16.V##RISCV
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[debug]choice tree name: Data alignment choice name: Aligned set weight: 50
[debug]choice tree name: Data alignment choice name: Unaligned set weight: 14
[info] opname=vs3
[info]Operand vs3 No Dependency constraint
[info] opname=vm
[info] opname=LoadStore-rs1-vs2
[notice]Operand : LoadStore-rs1-vs2 mask 0x0 value 0x0
[info]Operand rs1 No Dependency constraint
[info]Operand vs2 No Dependency constraint
[notice]{VectorIndexedLoadStoreOperand::GenerateWithPreamble} generated target address 0x39a233ae4c alignment 2 data size 2 base value 0x39a232f9b3
[info]{AddressingOperand::Generate} generated with preamble
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} preventing all data page faults.
[notice]{DataBlock::Setup} generate data block start address...0x1b59a81f00 with size:64 and align:64
[notice]{DataBlock::Setup} allocate memory for value:0xb499 size:0x2 Big endian:0x0 to memory:0x1b59a81f00 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001b59a81f00 mem-ID=0 size=2 element-size=2 type=Data data=99b4
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1b59a81f00 end_addr=0x1b59a81f01
[notice]{DataBlock::Setup} allocate memory for value:0x35cb size:0x2 Big endian:0x0 to memory:0x1b59a81f02 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001b59a81f02 mem-ID=0 size=2 element-size=2 type=Data data=cb35
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1b59a81f02 end_addr=0x1b59a81f03
[notice]{DataBlock::Setup} allocate memory for value:0xac91 size:0x2 Big endian:0x0 to memory:0x1b59a81f04 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001b59a81f04 mem-ID=0 size=2 element-size=2 type=Data data=91ac
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1b59a81f04 end_addr=0x1b59a81f05
[notice]{DataBlock::Setup} allocate memory for value:0x76d size:0x2 Big endian:0x0 to memory:0x1b59a81f06 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001b59a81f06 mem-ID=0 size=2 element-size=2 type=Data data=6d07
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1b59a81f06 end_addr=0x1b59a81f07
[notice]{DataBlock::Setup} allocate memory for value:0xfa99 size:0x2 Big endian:0x0 to memory:0x1b59a81f08 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001b59a81f08 mem-ID=0 size=2 element-size=2 type=Data data=99fa
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1b59a81f08 end_addr=0x1b59a81f09
[notice]{DataBlock::Setup} allocate memory for value:0xf0db size:0x2 Big endian:0x0 to memory:0x1b59a81f0a bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001b59a81f0a mem-ID=0 size=2 element-size=2 type=Data data=dbf0
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1b59a81f0a end_addr=0x1b59a81f0b
[notice]{DataBlock::Setup} allocate memory for value:0xca21 size:0x2 Big endian:0x0 to memory:0x1b59a81f0c bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001b59a81f0c mem-ID=0 size=2 element-size=2 type=Data data=21ca
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1b59a81f0c end_addr=0x1b59a81f0d
[notice]{DataBlock::Setup} allocate memory for value:0x33 size:0x2 Big endian:0x0 to memory:0x1b59a81f0e bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001b59a81f0e mem-ID=0 size=2 element-size=2 type=Data data=3300
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1b59a81f0e end_addr=0x1b59a81f0f
[notice]{DataBlock::Setup} allocate memory for value:0xa9d1 size:0x2 Big endian:0x0 to memory:0x1b59a81f10 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001b59a81f10 mem-ID=0 size=2 element-size=2 type=Data data=d1a9
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1b59a81f10 end_addr=0x1b59a81f11
[notice]{DataBlock::Setup} allocate memory for value:0xd475 size:0x2 Big endian:0x0 to memory:0x1b59a81f12 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001b59a81f12 mem-ID=0 size=2 element-size=2 type=Data data=75d4
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1b59a81f12 end_addr=0x1b59a81f13
[notice]{DataBlock::Setup} allocate memory for value:0x121f size:0x2 Big endian:0x0 to memory:0x1b59a81f14 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001b59a81f14 mem-ID=0 size=2 element-size=2 type=Data data=1f12
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1b59a81f14 end_addr=0x1b59a81f15
[notice]{DataBlock::Setup} allocate memory for value:0xbdb1 size:0x2 Big endian:0x0 to memory:0x1b59a81f16 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001b59a81f16 mem-ID=0 size=2 element-size=2 type=Data data=b1bd
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1b59a81f16 end_addr=0x1b59a81f17
[notice]{DataBlock::Setup} allocate memory for value:0x13fd size:0x2 Big endian:0x0 to memory:0x1b59a81f18 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001b59a81f18 mem-ID=0 size=2 element-size=2 type=Data data=fd13
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1b59a81f18 end_addr=0x1b59a81f19
[notice]{DataBlock::Setup} allocate memory for value:0xa92d size:0x2 Big endian:0x0 to memory:0x1b59a81f1a bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001b59a81f1a mem-ID=0 size=2 element-size=2 type=Data data=2da9
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1b59a81f1a end_addr=0x1b59a81f1b
[notice]{DataBlock::Setup} allocate memory for value:0xc9af size:0x2 Big endian:0x0 to memory:0x1b59a81f1c bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001b59a81f1c mem-ID=0 size=2 element-size=2 type=Data data=afc9
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1b59a81f1c end_addr=0x1b59a81f1d
[notice]{DataBlock::Setup} allocate memory for value:0x79e5 size:0x2 Big endian:0x0 to memory:0x1b59a81f1e bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001b59a81f1e mem-ID=0 size=2 element-size=2 type=Data data=e579
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1b59a81f1e end_addr=0x1b59a81f1f
[notice]{DataBlock::Setup} allocate memory for value:0xd5d4 size:0x2 Big endian:0x0 to memory:0x1b59a81f20 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001b59a81f20 mem-ID=0 size=2 element-size=2 type=Data data=d4d5
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1b59a81f20 end_addr=0x1b59a81f21
[notice]{DataBlock::Setup} allocate memory for value:0x7fdc size:0x2 Big endian:0x0 to memory:0x1b59a81f22 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001b59a81f22 mem-ID=0 size=2 element-size=2 type=Data data=dc7f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1b59a81f22 end_addr=0x1b59a81f23
[notice]{DataBlock::Setup} allocate memory for value:0xb1f7 size:0x2 Big endian:0x0 to memory:0x1b59a81f24 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001b59a81f24 mem-ID=0 size=2 element-size=2 type=Data data=f7b1
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1b59a81f24 end_addr=0x1b59a81f25
[notice]{DataBlock::Setup} allocate memory for value:0xae4 size:0x2 Big endian:0x0 to memory:0x1b59a81f26 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001b59a81f26 mem-ID=0 size=2 element-size=2 type=Data data=e40a
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1b59a81f26 end_addr=0x1b59a81f27
[notice]{DataBlock::Setup} allocate memory for value:0x8a39 size:0x2 Big endian:0x0 to memory:0x1b59a81f28 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001b59a81f28 mem-ID=0 size=2 element-size=2 type=Data data=398a
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1b59a81f28 end_addr=0x1b59a81f29
[notice]{DataBlock::Setup} allocate memory for value:0x9e82 size:0x2 Big endian:0x0 to memory:0x1b59a81f2a bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001b59a81f2a mem-ID=0 size=2 element-size=2 type=Data data=829e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1b59a81f2a end_addr=0x1b59a81f2b
[notice]{DataBlock::Setup} allocate memory for value:0xab1c size:0x2 Big endian:0x0 to memory:0x1b59a81f2c bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001b59a81f2c mem-ID=0 size=2 element-size=2 type=Data data=1cab
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1b59a81f2c end_addr=0x1b59a81f2d
[notice]{DataBlock::Setup} allocate memory for value:0xccd7 size:0x2 Big endian:0x0 to memory:0x1b59a81f2e bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001b59a81f2e mem-ID=0 size=2 element-size=2 type=Data data=d7cc
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1b59a81f2e end_addr=0x1b59a81f2f
[notice]{DataBlock::Setup} allocate memory for value:0x592 size:0x2 Big endian:0x0 to memory:0x1b59a81f30 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001b59a81f30 mem-ID=0 size=2 element-size=2 type=Data data=9205
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1b59a81f30 end_addr=0x1b59a81f31
[notice]{DataBlock::Setup} allocate memory for value:0x865e size:0x2 Big endian:0x0 to memory:0x1b59a81f32 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001b59a81f32 mem-ID=0 size=2 element-size=2 type=Data data=5e86
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1b59a81f32 end_addr=0x1b59a81f33
[notice]{DataBlock::Setup} allocate memory for value:0xef6f size:0x2 Big endian:0x0 to memory:0x1b59a81f34 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001b59a81f34 mem-ID=0 size=2 element-size=2 type=Data data=6fef
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1b59a81f34 end_addr=0x1b59a81f35
[notice]{DataBlock::Setup} allocate memory for value:0x64a7 size:0x2 Big endian:0x0 to memory:0x1b59a81f36 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001b59a81f36 mem-ID=0 size=2 element-size=2 type=Data data=a764
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1b59a81f36 end_addr=0x1b59a81f37
[notice]{DataBlock::Setup} allocate memory for value:0x85aa size:0x2 Big endian:0x0 to memory:0x1b59a81f38 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001b59a81f38 mem-ID=0 size=2 element-size=2 type=Data data=aa85
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1b59a81f38 end_addr=0x1b59a81f39
[notice]{DataBlock::Setup} allocate memory for value:0x2372 size:0x2 Big endian:0x0 to memory:0x1b59a81f3a bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001b59a81f3a mem-ID=0 size=2 element-size=2 type=Data data=7223
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1b59a81f3a end_addr=0x1b59a81f3b
[notice]{DataBlock::Setup} allocate memory for value:0x57a4 size:0x2 Big endian:0x0 to memory:0x1b59a81f3c bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001b59a81f3c mem-ID=0 size=2 element-size=2 type=Data data=a457
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1b59a81f3c end_addr=0x1b59a81f3d
[notice]{DataBlock::Setup} allocate memory for value:0xbf83 size:0x2 Big endian:0x0 to memory:0x1b59a81f3e bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001b59a81f3e mem-ID=0 size=2 element-size=2 type=Data data=83bf
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1b59a81f3e end_addr=0x1b59a81f3f
[notice]{DataBlock::Clear} data units are cleared!
[info]{RegisterReserver::ReserveRegister} Reserving register: v19, access: Write, reserve type: User
[info]{Generator::AddLoadRegisterAmbleRequests} register v19 should be reserved now: 1
[info]{RegisterReserver::ReserveRegister} Reserving register: x16, access: Write, reserve type: User
[info]{Generator::AddLoadRegisterAmbleRequests} register x16 should be reserved now: 1
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0xdad value 0xdad
[info] opname=rd
[notice]Committing instruction "LUI x18, 3501" at 0x800116f4=>[0]0x800116f4 (0xdad937) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800116f4 mem-ID=0 size=4 element-size=4 type=Instruction data=37d9da00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800116f4 end_addr=0x800116f7
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x18 value 0xdad000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800116f8
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xd41 value 0xd41
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x18, x18, -703" at 0x800116f8=>[0]0x800116f8 (0xd419091b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800116f8 mem-ID=0 size=4 element-size=4 type=Instruction data=1b0919d4
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800116f8 end_addr=0x800116fb
[info]current source entropy:7, resource type: 0
[info]current dest entropy:3, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x18 value 0xdacd41, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800116fc
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xd value 0xd
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x18, x18, 0xd" at 0x800116fc=>[0]0x800116fc (0xd91913) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800116fc mem-ID=0 size=4 element-size=4 type=Instruction data=1319d900
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800116fc end_addr=0x800116ff
[info]current source entropy:7, resource type: 0
[info]current dest entropy:3, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x18 value 0x1b59a82000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011700
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xf00 value 0xf00
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x18, x18, -256" at 0x80011700=>[0]0x80011700 (0xf0090913) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011700 mem-ID=0 size=4 element-size=4 type=Instruction data=130909f0
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011700 end_addr=0x80011703
[info]current source entropy:7, resource type: 0
[info]current dest entropy:3, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x18 value 0x1b59a81f00, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011704
[notice]Generating: VL1RE8.V##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[debug]choice tree name: Data alignment choice name: Aligned set weight: 50
[debug]choice tree name: Data alignment choice name: Unaligned set weight: 14
[info]constraint already forced, ignore reservation check
[info] opname=vd
[info] opname=LoadStore-rs1
[notice]Operand : LoadStore-rs1 mask 0x0 value 0x0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x0=>part 1 PA [0]0x0 size=1, part 2 PA [0]0x0 size=0
[notice]Committing instruction "VL1RE8.V v19, x18" at 0x80011704=>[0]0x80011704 (0x2890987) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011704 mem-ID=0 size=4 element-size=4 type=Instruction data=87098902
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011704 end_addr=0x80011707
[notice]retire source stage: d, access: 0x13, size: 1, type: 0
[info]current source entropy:6, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011708
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v19_0 value 0x76dac9135cbb499, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v19_1 value 0x33ca21f0dbfa99, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v19_2 value 0xbdb1121fd475a9d1, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v19_3 value 0x79e5c9afa92d13fd, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v19_4 value 0xae4b1f77fdcd5d4, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v19_5 value 0xccd7ab1c9e828a39, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v19_6 value 0x64a7ef6f865e0592, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v19_7 value 0xbf8357a4237285aa, mask 0xffffffffffffffff
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x39a value 0x39a
[info] opname=rd
[notice]Committing instruction "LUI x16, 922" at 0x80011708=>[0]0x80011708 (0x39a837) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011708 mem-ID=0 size=4 element-size=4 type=Instruction data=37a83900
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011708 end_addr=0x8001170b
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x16 value 0x39a000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x8001170c
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x233 value 0x233
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x16, x16, 563" at 0x8001170c=>[0]0x8001170c (0x2338081b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008001170c mem-ID=0 size=4 element-size=4 type=Instruction data=1b083823
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8001170c end_addr=0x8001170f
[info]current source entropy:6, resource type: 0
[info]current dest entropy:3, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x16 value 0x39a233, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011710
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0x10 value 0x10
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x16, x16, 0x10" at 0x80011710=>[0]0x80011710 (0x1081813) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011710 mem-ID=0 size=4 element-size=4 type=Instruction data=13180801
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011710 end_addr=0x80011713
[info]current source entropy:6, resource type: 0
[info]current dest entropy:3, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x16 value 0x39a2330000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011714
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x9b3 value 0x9b3
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x16, x16, -1613" at 0x80011714=>[0]0x80011714 (0x9b380813) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011714 mem-ID=0 size=4 element-size=4 type=Instruction data=1308389b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011714 end_addr=0x80011717
[info]current source entropy:6, resource type: 0
[info]current dest entropy:3, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x16 value 0x39a232f9b3, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011718
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : CommitInstruction
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x39a233ae4c=>part 1 PA [0]0x39a233ae4c size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x39a233ae4c=>part 1 PA [0]0x39a233ae4c size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x39a233ae4c=>part 1 PA [0]0x39a233ae4c size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x39a233ae4c=>part 1 PA [0]0x39a233ae4c size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000039a233ae4c mem-ID=0 size=2 element-size=2 type=Data data=a80d
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x39a233ae4c end_addr=0x39a233ae4d
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x39a2332f7e=>part 1 PA [0]0x39a2332f7e size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x39a2332f7e=>part 1 PA [0]0x39a2332f7e size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x39a2332f7e=>part 1 PA [0]0x39a2332f7e size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x39a2332f7e=>part 1 PA [0]0x39a2332f7e size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000039a2332f7e mem-ID=0 size=2 element-size=2 type=Data data=6193
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x39a2332f7e end_addr=0x39a2332f7f
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x39a233a644=>part 1 PA [0]0x39a233a644 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x39a233a644=>part 1 PA [0]0x39a233a644 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x39a233a644=>part 1 PA [0]0x39a233a644 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x39a233a644=>part 1 PA [0]0x39a233a644 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000039a233a644 mem-ID=0 size=2 element-size=2 type=Data data=ec88
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x39a233a644 end_addr=0x39a233a645
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x39a2330120=>part 1 PA [0]0x39a2330120 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x39a2330120=>part 1 PA [0]0x39a2330120 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x39a2330120=>part 1 PA [0]0x39a2330120 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x39a2330120=>part 1 PA [0]0x39a2330120 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000039a2330120 mem-ID=0 size=2 element-size=2 type=Data data=bf56
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x39a2330120 end_addr=0x39a2330121
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x39a233f44c=>part 1 PA [0]0x39a233f44c size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x39a233f44c=>part 1 PA [0]0x39a233f44c size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x39a233f44c=>part 1 PA [0]0x39a233f44c size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x39a233f44c=>part 1 PA [0]0x39a233f44c size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000039a233f44c mem-ID=0 size=2 element-size=2 type=Data data=eecf
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x39a233f44c end_addr=0x39a233f44d
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x39a233ea8e=>part 1 PA [0]0x39a233ea8e size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x39a233ea8e=>part 1 PA [0]0x39a233ea8e size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x39a233ea8e=>part 1 PA [0]0x39a233ea8e size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x39a233ea8e=>part 1 PA [0]0x39a233ea8e size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000039a233ea8e mem-ID=0 size=2 element-size=2 type=Data data=cd9c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x39a233ea8e end_addr=0x39a233ea8f
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x39a233c3d4=>part 1 PA [0]0x39a233c3d4 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x39a233c3d4=>part 1 PA [0]0x39a233c3d4 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x39a233c3d4=>part 1 PA [0]0x39a233c3d4 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x39a233c3d4=>part 1 PA [0]0x39a233c3d4 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000039a233c3d4 mem-ID=0 size=2 element-size=2 type=Data data=2174
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x39a233c3d4 end_addr=0x39a233c3d5
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x39a232f9e6=>part 1 PA [0]0x39a232f9e6 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x39a232f9e6=>part 1 PA [0]0x39a232f9e6 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x39a232f9e6=>part 1 PA [0]0x39a232f9e6 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x39a232f9e6=>part 1 PA [0]0x39a232f9e6 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000039a232f9e6 mem-ID=0 size=2 element-size=2 type=Data data=467b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x39a232f9e6 end_addr=0x39a232f9e7
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x39a233a384=>part 1 PA [0]0x39a233a384 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x39a233a384=>part 1 PA [0]0x39a233a384 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x39a233a384=>part 1 PA [0]0x39a233a384 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x39a233a384=>part 1 PA [0]0x39a233a384 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000039a233a384 mem-ID=0 size=2 element-size=2 type=Data data=7c92
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x39a233a384 end_addr=0x39a233a385
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x39a233ce28=>part 1 PA [0]0x39a233ce28 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x39a233ce28=>part 1 PA [0]0x39a233ce28 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x39a233ce28=>part 1 PA [0]0x39a233ce28 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x39a233ce28=>part 1 PA [0]0x39a233ce28 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000039a233ce28 mem-ID=0 size=2 element-size=2 type=Data data=4b5a
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x39a233ce28 end_addr=0x39a233ce29
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x39a2330bd2=>part 1 PA [0]0x39a2330bd2 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x39a2330bd2=>part 1 PA [0]0x39a2330bd2 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x39a2330bd2=>part 1 PA [0]0x39a2330bd2 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x39a2330bd2=>part 1 PA [0]0x39a2330bd2 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000039a2330bd2 mem-ID=0 size=2 element-size=2 type=Data data=469f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x39a2330bd2 end_addr=0x39a2330bd3
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x39a233b764=>part 1 PA [0]0x39a233b764 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x39a233b764=>part 1 PA [0]0x39a233b764 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x39a233b764=>part 1 PA [0]0x39a233b764 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x39a233b764=>part 1 PA [0]0x39a233b764 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000039a233b764 mem-ID=0 size=2 element-size=2 type=Data data=8fd0
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x39a233b764 end_addr=0x39a233b765
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x39a2330db0=>part 1 PA [0]0x39a2330db0 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x39a2330db0=>part 1 PA [0]0x39a2330db0 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x39a2330db0=>part 1 PA [0]0x39a2330db0 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x39a2330db0=>part 1 PA [0]0x39a2330db0 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000039a2330db0 mem-ID=0 size=2 element-size=2 type=Data data=1c30
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x39a2330db0 end_addr=0x39a2330db1
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x39a233a2e0=>part 1 PA [0]0x39a233a2e0 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x39a233a2e0=>part 1 PA [0]0x39a233a2e0 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x39a233a2e0=>part 1 PA [0]0x39a233a2e0 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x39a233a2e0=>part 1 PA [0]0x39a233a2e0 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000039a233a2e0 mem-ID=0 size=2 element-size=2 type=Data data=fffc
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x39a233a2e0 end_addr=0x39a233a2e1
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x39a233c362=>part 1 PA [0]0x39a233c362 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x39a233c362=>part 1 PA [0]0x39a233c362 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x39a233c362=>part 1 PA [0]0x39a233c362 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x39a233c362=>part 1 PA [0]0x39a233c362 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000039a233c362 mem-ID=0 size=2 element-size=2 type=Data data=e76d
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x39a233c362 end_addr=0x39a233c363
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x39a2337398=>part 1 PA [0]0x39a2337398 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x39a2337398=>part 1 PA [0]0x39a2337398 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x39a2337398=>part 1 PA [0]0x39a2337398 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x39a2337398=>part 1 PA [0]0x39a2337398 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000039a2337398 mem-ID=0 size=2 element-size=2 type=Data data=0f3d
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x39a2337398 end_addr=0x39a2337399
[notice]Committing instruction "VSUXEI16.V v30, x16, v19, Vector result" at 0x80011718=>[0]0x80011718 (0x5385f27) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011718 mem-ID=0 size=4 element-size=4 type=Instruction data=275f3805
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011718 end_addr=0x8001171b
[info]current source entropy:6, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x8001171c
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x39a2330120
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x39a233f44c
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x39a233ea8e
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x39a232f9e6
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x39a233ce28
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x39a233b764
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x39a2330db0
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x39a2337398
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : RegisterReservation
[info]{RegisterReserver::UnreserveRegister} Unreserve register: v19, access: Write, reserve type: User
[info]{GenSequenceAgent::RegisterReservation} register reservation do? 0 reg v19 attrs Write is reserved? 0
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : RegisterReservation
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x16, access: Write, reserve type: User
[info]{GenSequenceAgent::RegisterReservation} register reservation do? 0 reg x16 attrs Write is reserved? 0
[notice]GenQueryAgent::HandleQuery : InstructionRecord
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 2
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 5
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]Generating: VSUXEI32.V##RISCV
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[debug]choice tree name: Data alignment choice name: Aligned set weight: 50
[debug]choice tree name: Data alignment choice name: Unaligned set weight: 14
[info] opname=vs3
[info]Operand vs3 No Dependency constraint
[info] opname=vm
[info] opname=LoadStore-rs1-vs2
[notice]Operand : LoadStore-rs1-vs2 mask 0x0 value 0x0
[info]Operand rs1 No Dependency constraint
[info]Operand vs2 No Dependency constraint
[notice]{VectorIndexedLoadStoreOperand::GenerateWithPreamble} generated target address 0x35ba24d886 alignment 2 data size 2 base value 0x358e3670be
[info]{AddressingOperand::Generate} generated with preamble
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} preventing all data page faults.
[notice]{DataBlock::Setup} generate data block start address...0x6a68b4ac00 with size:64 and align:64
[notice]{DataBlock::Setup} allocate memory for value:0x2bee67c8 size:0x4 Big endian:0x0 to memory:0x6a68b4ac00 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000006a68b4ac00 mem-ID=0 size=4 element-size=4 type=Data data=c867ee2b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6a68b4ac00 end_addr=0x6a68b4ac03
[notice]{DataBlock::Setup} allocate memory for value:0x75bf6788 size:0x4 Big endian:0x0 to memory:0x6a68b4ac04 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000006a68b4ac04 mem-ID=0 size=4 element-size=4 type=Data data=8867bf75
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6a68b4ac04 end_addr=0x6a68b4ac07
[notice]{DataBlock::Setup} allocate memory for value:0x1df38c16 size:0x4 Big endian:0x0 to memory:0x6a68b4ac08 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000006a68b4ac08 mem-ID=0 size=4 element-size=4 type=Data data=168cf31d
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6a68b4ac08 end_addr=0x6a68b4ac0b
[notice]{DataBlock::Setup} allocate memory for value:0x38e0f26a size:0x4 Big endian:0x0 to memory:0x6a68b4ac0c bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000006a68b4ac0c mem-ID=0 size=4 element-size=4 type=Data data=6af2e038
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6a68b4ac0c end_addr=0x6a68b4ac0f
[notice]{DataBlock::Setup} allocate memory for value:0xd5549592 size:0x4 Big endian:0x0 to memory:0x6a68b4ac10 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000006a68b4ac10 mem-ID=0 size=4 element-size=4 type=Data data=929554d5
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6a68b4ac10 end_addr=0x6a68b4ac13
[notice]{DataBlock::Setup} allocate memory for value:0x17e26992 size:0x4 Big endian:0x0 to memory:0x6a68b4ac14 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000006a68b4ac14 mem-ID=0 size=4 element-size=4 type=Data data=9269e217
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6a68b4ac14 end_addr=0x6a68b4ac17
[notice]{DataBlock::Setup} allocate memory for value:0xf1e6002a size:0x4 Big endian:0x0 to memory:0x6a68b4ac18 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000006a68b4ac18 mem-ID=0 size=4 element-size=4 type=Data data=2a00e6f1
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6a68b4ac18 end_addr=0x6a68b4ac1b
[notice]{DataBlock::Setup} allocate memory for value:0xc248901a size:0x4 Big endian:0x0 to memory:0x6a68b4ac1c bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000006a68b4ac1c mem-ID=0 size=4 element-size=4 type=Data data=1a9048c2
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6a68b4ac1c end_addr=0x6a68b4ac1f
[notice]{DataBlock::Setup} allocate memory for value:0xd37cd3b0 size:0x4 Big endian:0x0 to memory:0x6a68b4ac20 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000006a68b4ac20 mem-ID=0 size=4 element-size=4 type=Data data=b0d37cd3
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6a68b4ac20 end_addr=0x6a68b4ac23
[notice]{DataBlock::Setup} allocate memory for value:0xedc3c926 size:0x4 Big endian:0x0 to memory:0x6a68b4ac24 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000006a68b4ac24 mem-ID=0 size=4 element-size=4 type=Data data=26c9c3ed
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6a68b4ac24 end_addr=0x6a68b4ac27
[notice]{DataBlock::Setup} allocate memory for value:0x2e38b4be size:0x4 Big endian:0x0 to memory:0x6a68b4ac28 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000006a68b4ac28 mem-ID=0 size=4 element-size=4 type=Data data=beb4382e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6a68b4ac28 end_addr=0x6a68b4ac2b
[notice]{DataBlock::Setup} allocate memory for value:0x26f3818 size:0x4 Big endian:0x0 to memory:0x6a68b4ac2c bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000006a68b4ac2c mem-ID=0 size=4 element-size=4 type=Data data=18386f02
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6a68b4ac2c end_addr=0x6a68b4ac2f
[notice]{DataBlock::Setup} allocate memory for value:0x9133c638 size:0x4 Big endian:0x0 to memory:0x6a68b4ac30 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000006a68b4ac30 mem-ID=0 size=4 element-size=4 type=Data data=38c63391
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6a68b4ac30 end_addr=0x6a68b4ac33
[notice]{DataBlock::Setup} allocate memory for value:0x4d9a24d6 size:0x4 Big endian:0x0 to memory:0x6a68b4ac34 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000006a68b4ac34 mem-ID=0 size=4 element-size=4 type=Data data=d6249a4d
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6a68b4ac34 end_addr=0x6a68b4ac37
[notice]{DataBlock::Setup} allocate memory for value:0xec5f076 size:0x4 Big endian:0x0 to memory:0x6a68b4ac38 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000006a68b4ac38 mem-ID=0 size=4 element-size=4 type=Data data=76f0c50e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6a68b4ac38 end_addr=0x6a68b4ac3b
[notice]{DataBlock::Setup} allocate memory for value:0xb96ce8f0 size:0x4 Big endian:0x0 to memory:0x6a68b4ac3c bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000006a68b4ac3c mem-ID=0 size=4 element-size=4 type=Data data=f0e86cb9
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6a68b4ac3c end_addr=0x6a68b4ac3f
[notice]{DataBlock::Clear} data units are cleared!
[info]{RegisterReserver::ReserveRegister} Reserving register: v10, access: Write, reserve type: User
[info]{Generator::AddLoadRegisterAmbleRequests} register v10 should be reserved now: 1
[info]{RegisterReserver::ReserveRegister} Reserving register: x3, access: Write, reserve type: User
[info]{Generator::AddLoadRegisterAmbleRequests} register x3 should be reserved now: 1
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x6a69 value 0x6a69
[info] opname=rd
[notice]Committing instruction "LUI x7, 27241" at 0x8001171c=>[0]0x8001171c (0x6a693b7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008001171c mem-ID=0 size=4 element-size=4 type=Instruction data=b793a606
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8001171c end_addr=0x8001171f
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x7 value 0x6a69000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011720
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xb4b value 0xb4b
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x7, x7, -1205" at 0x80011720=>[0]0x80011720 (0xb4b3839b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011720 mem-ID=0 size=4 element-size=4 type=Instruction data=9b83b3b4
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011720 end_addr=0x80011723
[info]current source entropy:7, resource type: 0
[info]current dest entropy:3, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x7 value 0x6a68b4b, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011724
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x7, x7, 0xc" at 0x80011724=>[0]0x80011724 (0xc39393) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011724 mem-ID=0 size=4 element-size=4 type=Instruction data=9393c300
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011724 end_addr=0x80011727
[info]current source entropy:7, resource type: 0
[info]current dest entropy:3, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x7 value 0x6a68b4b000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011728
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xc00 value 0xc00
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x7, x7, -1024" at 0x80011728=>[0]0x80011728 (0xc0038393) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011728 mem-ID=0 size=4 element-size=4 type=Instruction data=938303c0
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011728 end_addr=0x8001172b
[info]current source entropy:7, resource type: 0
[info]current dest entropy:3, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x7 value 0x6a68b4ac00, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x8001172c
[notice]Generating: VL1RE8.V##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[debug]choice tree name: Data alignment choice name: Aligned set weight: 50
[debug]choice tree name: Data alignment choice name: Unaligned set weight: 14
[info]constraint already forced, ignore reservation check
[info] opname=vd
[info] opname=LoadStore-rs1
[notice]Operand : LoadStore-rs1 mask 0x0 value 0x0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x0=>part 1 PA [0]0x0 size=1, part 2 PA [0]0x0 size=0
[notice]Committing instruction "VL1RE8.V v10, x7" at 0x8001172c=>[0]0x8001172c (0x2838507) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008001172c mem-ID=0 size=4 element-size=4 type=Instruction data=07858302
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8001172c end_addr=0x8001172f
[info]current source entropy:7, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011730
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v10_0 value 0x75bf67882bee67c8, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v10_1 value 0x38e0f26a1df38c16, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v10_2 value 0x17e26992d5549592, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v10_3 value 0xc248901af1e6002a, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v10_4 value 0xedc3c926d37cd3b0, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v10_5 value 0x26f38182e38b4be, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v10_6 value 0x4d9a24d69133c638, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v10_7 value 0xb96ce8f00ec5f076, mask 0xffffffffffffffff
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x358e value 0x358e
[info] opname=rd
[notice]Committing instruction "LUI x3, 13710" at 0x80011730=>[0]0x80011730 (0x358e1b7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011730 mem-ID=0 size=4 element-size=4 type=Instruction data=b7e15803
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011730 end_addr=0x80011733
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x3 value 0x358e000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011734
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x367 value 0x367
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x3, x3, 871" at 0x80011734=>[0]0x80011734 (0x3671819b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011734 mem-ID=0 size=4 element-size=4 type=Instruction data=9b817136
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011734 end_addr=0x80011737
[info]current source entropy:8, resource type: 0
[info]current dest entropy:3, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x3 value 0x358e367, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011738
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x3, x3, 0xc" at 0x80011738=>[0]0x80011738 (0xc19193) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011738 mem-ID=0 size=4 element-size=4 type=Instruction data=9391c100
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011738 end_addr=0x8001173b
[info]current source entropy:8, resource type: 0
[info]current dest entropy:3, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x3 value 0x358e367000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x8001173c
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xbe value 0xbe
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x3, x3, 190" at 0x8001173c=>[0]0x8001173c (0xbe18193) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008001173c mem-ID=0 size=4 element-size=4 type=Instruction data=9381e10b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8001173c end_addr=0x8001173f
[info]current source entropy:8, resource type: 0
[info]current dest entropy:3, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x3 value 0x358e3670be, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011740
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : CommitInstruction
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x35ba24d886=>part 1 PA [0]0x35ba24d886 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x35ba24d886=>part 1 PA [0]0x35ba24d886 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x35ba24d886=>part 1 PA [0]0x35ba24d886 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x35ba24d886=>part 1 PA [0]0x35ba24d886 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000035ba24d886 mem-ID=0 size=2 element-size=2 type=Data data=728b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x35ba24d886 end_addr=0x35ba24d887
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3603f5d846=>part 1 PA [0]0x3603f5d846 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3603f5d846=>part 1 PA [0]0x3603f5d846 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3603f5d846=>part 1 PA [0]0x3603f5d846 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3603f5d846=>part 1 PA [0]0x3603f5d846 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000003603f5d846 mem-ID=0 size=2 element-size=2 type=Data data=95a7
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3603f5d846 end_addr=0x3603f5d847
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x35ac29fcd4=>part 1 PA [0]0x35ac29fcd4 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x35ac29fcd4=>part 1 PA [0]0x35ac29fcd4 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x35ac29fcd4=>part 1 PA [0]0x35ac29fcd4 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x35ac29fcd4=>part 1 PA [0]0x35ac29fcd4 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000035ac29fcd4 mem-ID=0 size=2 element-size=2 type=Data data=963c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x35ac29fcd4 end_addr=0x35ac29fcd5
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x35c7176328=>part 1 PA [0]0x35c7176328 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x35c7176328=>part 1 PA [0]0x35c7176328 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x35c7176328=>part 1 PA [0]0x35c7176328 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x35c7176328=>part 1 PA [0]0x35c7176328 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000035c7176328 mem-ID=0 size=2 element-size=2 type=Data data=1290
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x35c7176328 end_addr=0x35c7176329
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x36638b0650=>part 1 PA [0]0x36638b0650 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x36638b0650=>part 1 PA [0]0x36638b0650 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x36638b0650=>part 1 PA [0]0x36638b0650 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x36638b0650=>part 1 PA [0]0x36638b0650 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000036638b0650 mem-ID=0 size=2 element-size=2 type=Data data=d9ec
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x36638b0650 end_addr=0x36638b0651
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x35a618da50=>part 1 PA [0]0x35a618da50 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x35a618da50=>part 1 PA [0]0x35a618da50 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x35a618da50=>part 1 PA [0]0x35a618da50 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x35a618da50=>part 1 PA [0]0x35a618da50 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000035a618da50 mem-ID=0 size=2 element-size=2 type=Data data=831a
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x35a618da50 end_addr=0x35a618da51
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x36801c70e8=>part 1 PA [0]0x36801c70e8 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x36801c70e8=>part 1 PA [0]0x36801c70e8 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x36801c70e8=>part 1 PA [0]0x36801c70e8 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x36801c70e8=>part 1 PA [0]0x36801c70e8 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000036801c70e8 mem-ID=0 size=2 element-size=2 type=Data data=726f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x36801c70e8 end_addr=0x36801c70e9
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x36507f00d8=>part 1 PA [0]0x36507f00d8 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x36507f00d8=>part 1 PA [0]0x36507f00d8 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x36507f00d8=>part 1 PA [0]0x36507f00d8 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x36507f00d8=>part 1 PA [0]0x36507f00d8 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000036507f00d8 mem-ID=0 size=2 element-size=2 type=Data data=f85e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x36507f00d8 end_addr=0x36507f00d9
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3661b3446e=>part 1 PA [0]0x3661b3446e size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3661b3446e=>part 1 PA [0]0x3661b3446e size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3661b3446e=>part 1 PA [0]0x3661b3446e size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3661b3446e=>part 1 PA [0]0x3661b3446e size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000003661b3446e mem-ID=0 size=2 element-size=2 type=Data data=0b6e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3661b3446e end_addr=0x3661b3446f
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x367bfa39e4=>part 1 PA [0]0x367bfa39e4 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x367bfa39e4=>part 1 PA [0]0x367bfa39e4 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x367bfa39e4=>part 1 PA [0]0x367bfa39e4 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x367bfa39e4=>part 1 PA [0]0x367bfa39e4 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000367bfa39e4 mem-ID=0 size=2 element-size=2 type=Data data=20ec
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x367bfa39e4 end_addr=0x367bfa39e5
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x35bc6f257c=>part 1 PA [0]0x35bc6f257c size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x35bc6f257c=>part 1 PA [0]0x35bc6f257c size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x35bc6f257c=>part 1 PA [0]0x35bc6f257c size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x35bc6f257c=>part 1 PA [0]0x35bc6f257c size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000035bc6f257c mem-ID=0 size=2 element-size=2 type=Data data=1eab
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x35bc6f257c end_addr=0x35bc6f257d
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3590a5a8d6=>part 1 PA [0]0x3590a5a8d6 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3590a5a8d6=>part 1 PA [0]0x3590a5a8d6 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3590a5a8d6=>part 1 PA [0]0x3590a5a8d6 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3590a5a8d6=>part 1 PA [0]0x3590a5a8d6 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000003590a5a8d6 mem-ID=0 size=2 element-size=2 type=Data data=37d5
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3590a5a8d6 end_addr=0x3590a5a8d7
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x361f6a36f6=>part 1 PA [0]0x361f6a36f6 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x361f6a36f6=>part 1 PA [0]0x361f6a36f6 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x361f6a36f6=>part 1 PA [0]0x361f6a36f6 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x361f6a36f6=>part 1 PA [0]0x361f6a36f6 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000361f6a36f6 mem-ID=0 size=2 element-size=2 type=Data data=f81d
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x361f6a36f6 end_addr=0x361f6a36f7
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x35dbd09594=>part 1 PA [0]0x35dbd09594 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x35dbd09594=>part 1 PA [0]0x35dbd09594 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x35dbd09594=>part 1 PA [0]0x35dbd09594 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x35dbd09594=>part 1 PA [0]0x35dbd09594 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000035dbd09594 mem-ID=0 size=2 element-size=2 type=Data data=f68e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x35dbd09594 end_addr=0x35dbd09595
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x359cfc6134=>part 1 PA [0]0x359cfc6134 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x359cfc6134=>part 1 PA [0]0x359cfc6134 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x359cfc6134=>part 1 PA [0]0x359cfc6134 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x359cfc6134=>part 1 PA [0]0x359cfc6134 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000359cfc6134 mem-ID=0 size=2 element-size=2 type=Data data=858c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x359cfc6134 end_addr=0x359cfc6135
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3647a359ae=>part 1 PA [0]0x3647a359ae size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3647a359ae=>part 1 PA [0]0x3647a359ae size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3647a359ae=>part 1 PA [0]0x3647a359ae size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3647a359ae=>part 1 PA [0]0x3647a359ae size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000003647a359ae mem-ID=0 size=2 element-size=2 type=Data data=628d
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3647a359ae end_addr=0x3647a359af
[notice]Committing instruction "VSUXEI32.V v13, x3, v10, Vector result" at 0x80011740=>[0]0x80011740 (0x4a1e6a7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011740 mem-ID=0 size=4 element-size=4 type=Instruction data=a7e6a104
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011740 end_addr=0x80011743
[notice]retire source stage: 1c, access: 0xf, size: 1, type: 0
[info]current source entropy:7, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011744
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x35c7176328
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x36638b0650
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x35a618da50
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x36507f00d8
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x367bfa39e4
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x3590a5a8d6
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x361f6a36f6
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x3647a359ae
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : RegisterReservation
[info]{RegisterReserver::UnreserveRegister} Unreserve register: v10, access: Write, reserve type: User
[info]{GenSequenceAgent::RegisterReservation} register reservation do? 0 reg v10 attrs Write is reserved? 0
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : RegisterReservation
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x3, access: Write, reserve type: User
[info]{GenSequenceAgent::RegisterReservation} register reservation do? 0 reg x3 attrs Write is reserved? 0
[notice]GenQueryAgent::HandleQuery : InstructionRecord
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 2
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 5
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]Generating: VLUXEI8.V##RISCV
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[debug]choice tree name: Data alignment choice name: Aligned set weight: 50
[debug]choice tree name: Data alignment choice name: Unaligned set weight: 14
[info] opname=vd
[info]Operand vd No Dependency constraint
[info] opname=vm
[info] opname=LoadStore-rs1-vs2
[notice]Operand : LoadStore-rs1-vs2 mask 0x0 value 0x0
[info]Operand rs1 No Dependency constraint
[info]Operand vs2 No Dependency constraint
[notice]{VectorIndexedLoadStoreOperand::GenerateWithPreamble} generated target address 0x55e4282018 alignment 2 data size 2 base value 0x55e4281fd6
[info]{AddressingOperand::Generate} generated with preamble
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} preventing all data page faults.
[notice]{DataBlock::Setup} generate data block start address...0x1b0f72e240 with size:64 and align:64
[notice]{DataBlock::Setup} allocate memory for value:0x42 size:0x1 Big endian:0x0 to memory:0x1b0f72e240 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001b0f72e240 mem-ID=0 size=1 element-size=1 type=Data data=42
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1b0f72e240 end_addr=0x1b0f72e240
[notice]{DataBlock::Setup} allocate memory for value:0xcc size:0x1 Big endian:0x0 to memory:0x1b0f72e241 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001b0f72e241 mem-ID=0 size=1 element-size=1 type=Data data=cc
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1b0f72e241 end_addr=0x1b0f72e241
[notice]{DataBlock::Setup} allocate memory for value:0x28 size:0x1 Big endian:0x0 to memory:0x1b0f72e242 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001b0f72e242 mem-ID=0 size=1 element-size=1 type=Data data=28
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1b0f72e242 end_addr=0x1b0f72e242
[notice]{DataBlock::Setup} allocate memory for value:0x5a size:0x1 Big endian:0x0 to memory:0x1b0f72e243 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001b0f72e243 mem-ID=0 size=1 element-size=1 type=Data data=5a
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1b0f72e243 end_addr=0x1b0f72e243
[notice]{DataBlock::Setup} allocate memory for value:0x9e size:0x1 Big endian:0x0 to memory:0x1b0f72e244 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001b0f72e244 mem-ID=0 size=1 element-size=1 type=Data data=9e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1b0f72e244 end_addr=0x1b0f72e244
[notice]{DataBlock::Setup} allocate memory for value:0xaa size:0x1 Big endian:0x0 to memory:0x1b0f72e245 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001b0f72e245 mem-ID=0 size=1 element-size=1 type=Data data=aa
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1b0f72e245 end_addr=0x1b0f72e245
[notice]{DataBlock::Setup} allocate memory for value:0x8 size:0x1 Big endian:0x0 to memory:0x1b0f72e246 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001b0f72e246 mem-ID=0 size=1 element-size=1 type=Data data=08
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1b0f72e246 end_addr=0x1b0f72e246
[notice]{DataBlock::Setup} allocate memory for value:0xb0 size:0x1 Big endian:0x0 to memory:0x1b0f72e247 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001b0f72e247 mem-ID=0 size=1 element-size=1 type=Data data=b0
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1b0f72e247 end_addr=0x1b0f72e247
[notice]{DataBlock::Setup} allocate memory for value:0x14 size:0x1 Big endian:0x0 to memory:0x1b0f72e248 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001b0f72e248 mem-ID=0 size=1 element-size=1 type=Data data=14
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1b0f72e248 end_addr=0x1b0f72e248
[notice]{DataBlock::Setup} allocate memory for value:0xa4 size:0x1 Big endian:0x0 to memory:0x1b0f72e249 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001b0f72e249 mem-ID=0 size=1 element-size=1 type=Data data=a4
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1b0f72e249 end_addr=0x1b0f72e249
[notice]{DataBlock::Setup} allocate memory for value:0x94 size:0x1 Big endian:0x0 to memory:0x1b0f72e24a bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001b0f72e24a mem-ID=0 size=1 element-size=1 type=Data data=94
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1b0f72e24a end_addr=0x1b0f72e24a
[notice]{DataBlock::Setup} allocate memory for value:0x38 size:0x1 Big endian:0x0 to memory:0x1b0f72e24b bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001b0f72e24b mem-ID=0 size=1 element-size=1 type=Data data=38
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1b0f72e24b end_addr=0x1b0f72e24b
[notice]{DataBlock::Setup} allocate memory for value:0x7c size:0x1 Big endian:0x0 to memory:0x1b0f72e24c bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001b0f72e24c mem-ID=0 size=1 element-size=1 type=Data data=7c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1b0f72e24c end_addr=0x1b0f72e24c
[notice]{DataBlock::Setup} allocate memory for value:0xe4 size:0x1 Big endian:0x0 to memory:0x1b0f72e24d bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001b0f72e24d mem-ID=0 size=1 element-size=1 type=Data data=e4
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1b0f72e24d end_addr=0x1b0f72e24d
[notice]{DataBlock::Setup} allocate memory for value:0x18 size:0x1 Big endian:0x0 to memory:0x1b0f72e24e bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001b0f72e24e mem-ID=0 size=1 element-size=1 type=Data data=18
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1b0f72e24e end_addr=0x1b0f72e24e
[notice]{DataBlock::Setup} allocate memory for value:0x8a size:0x1 Big endian:0x0 to memory:0x1b0f72e24f bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001b0f72e24f mem-ID=0 size=1 element-size=1 type=Data data=8a
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1b0f72e24f end_addr=0x1b0f72e24f
[notice]{DataBlock::Setup} allocate memory for value:0x8d size:0x1 Big endian:0x0 to memory:0x1b0f72e250 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001b0f72e250 mem-ID=0 size=1 element-size=1 type=Data data=8d
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1b0f72e250 end_addr=0x1b0f72e250
[notice]{DataBlock::Setup} allocate memory for value:0xf4 size:0x1 Big endian:0x0 to memory:0x1b0f72e251 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001b0f72e251 mem-ID=0 size=1 element-size=1 type=Data data=f4
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1b0f72e251 end_addr=0x1b0f72e251
[notice]{DataBlock::Setup} allocate memory for value:0xb5 size:0x1 Big endian:0x0 to memory:0x1b0f72e252 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001b0f72e252 mem-ID=0 size=1 element-size=1 type=Data data=b5
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1b0f72e252 end_addr=0x1b0f72e252
[notice]{DataBlock::Setup} allocate memory for value:0xf1 size:0x1 Big endian:0x0 to memory:0x1b0f72e253 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001b0f72e253 mem-ID=0 size=1 element-size=1 type=Data data=f1
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1b0f72e253 end_addr=0x1b0f72e253
[notice]{DataBlock::Setup} allocate memory for value:0xaf size:0x1 Big endian:0x0 to memory:0x1b0f72e254 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001b0f72e254 mem-ID=0 size=1 element-size=1 type=Data data=af
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1b0f72e254 end_addr=0x1b0f72e254
[notice]{DataBlock::Setup} allocate memory for value:0x8b size:0x1 Big endian:0x0 to memory:0x1b0f72e255 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001b0f72e255 mem-ID=0 size=1 element-size=1 type=Data data=8b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1b0f72e255 end_addr=0x1b0f72e255
[notice]{DataBlock::Setup} allocate memory for value:0x2 size:0x1 Big endian:0x0 to memory:0x1b0f72e256 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001b0f72e256 mem-ID=0 size=1 element-size=1 type=Data data=02
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1b0f72e256 end_addr=0x1b0f72e256
[notice]{DataBlock::Setup} allocate memory for value:0x4c size:0x1 Big endian:0x0 to memory:0x1b0f72e257 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001b0f72e257 mem-ID=0 size=1 element-size=1 type=Data data=4c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1b0f72e257 end_addr=0x1b0f72e257
[notice]{DataBlock::Setup} allocate memory for value:0x3f size:0x1 Big endian:0x0 to memory:0x1b0f72e258 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001b0f72e258 mem-ID=0 size=1 element-size=1 type=Data data=3f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1b0f72e258 end_addr=0x1b0f72e258
[notice]{DataBlock::Setup} allocate memory for value:0x91 size:0x1 Big endian:0x0 to memory:0x1b0f72e259 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001b0f72e259 mem-ID=0 size=1 element-size=1 type=Data data=91
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1b0f72e259 end_addr=0x1b0f72e259
[notice]{DataBlock::Setup} allocate memory for value:0x56 size:0x1 Big endian:0x0 to memory:0x1b0f72e25a bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001b0f72e25a mem-ID=0 size=1 element-size=1 type=Data data=56
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1b0f72e25a end_addr=0x1b0f72e25a
[notice]{DataBlock::Setup} allocate memory for value:0xa5 size:0x1 Big endian:0x0 to memory:0x1b0f72e25b bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001b0f72e25b mem-ID=0 size=1 element-size=1 type=Data data=a5
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1b0f72e25b end_addr=0x1b0f72e25b
[notice]{DataBlock::Setup} allocate memory for value:0x8d size:0x1 Big endian:0x0 to memory:0x1b0f72e25c bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001b0f72e25c mem-ID=0 size=1 element-size=1 type=Data data=8d
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1b0f72e25c end_addr=0x1b0f72e25c
[notice]{DataBlock::Setup} allocate memory for value:0x59 size:0x1 Big endian:0x0 to memory:0x1b0f72e25d bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001b0f72e25d mem-ID=0 size=1 element-size=1 type=Data data=59
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1b0f72e25d end_addr=0x1b0f72e25d
[notice]{DataBlock::Setup} allocate memory for value:0xe2 size:0x1 Big endian:0x0 to memory:0x1b0f72e25e bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001b0f72e25e mem-ID=0 size=1 element-size=1 type=Data data=e2
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1b0f72e25e end_addr=0x1b0f72e25e
[notice]{DataBlock::Setup} allocate memory for value:0xdb size:0x1 Big endian:0x0 to memory:0x1b0f72e25f bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001b0f72e25f mem-ID=0 size=1 element-size=1 type=Data data=db
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1b0f72e25f end_addr=0x1b0f72e25f
[notice]{DataBlock::Setup} allocate memory for value:0x6e size:0x1 Big endian:0x0 to memory:0x1b0f72e260 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001b0f72e260 mem-ID=0 size=1 element-size=1 type=Data data=6e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1b0f72e260 end_addr=0x1b0f72e260
[notice]{DataBlock::Setup} allocate memory for value:0x38 size:0x1 Big endian:0x0 to memory:0x1b0f72e261 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001b0f72e261 mem-ID=0 size=1 element-size=1 type=Data data=38
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1b0f72e261 end_addr=0x1b0f72e261
[notice]{DataBlock::Setup} allocate memory for value:0x27 size:0x1 Big endian:0x0 to memory:0x1b0f72e262 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001b0f72e262 mem-ID=0 size=1 element-size=1 type=Data data=27
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1b0f72e262 end_addr=0x1b0f72e262
[notice]{DataBlock::Setup} allocate memory for value:0xf0 size:0x1 Big endian:0x0 to memory:0x1b0f72e263 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001b0f72e263 mem-ID=0 size=1 element-size=1 type=Data data=f0
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1b0f72e263 end_addr=0x1b0f72e263
[notice]{DataBlock::Setup} allocate memory for value:0x6 size:0x1 Big endian:0x0 to memory:0x1b0f72e264 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001b0f72e264 mem-ID=0 size=1 element-size=1 type=Data data=06
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1b0f72e264 end_addr=0x1b0f72e264
[notice]{DataBlock::Setup} allocate memory for value:0xa3 size:0x1 Big endian:0x0 to memory:0x1b0f72e265 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001b0f72e265 mem-ID=0 size=1 element-size=1 type=Data data=a3
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1b0f72e265 end_addr=0x1b0f72e265
[notice]{DataBlock::Setup} allocate memory for value:0x9a size:0x1 Big endian:0x0 to memory:0x1b0f72e266 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001b0f72e266 mem-ID=0 size=1 element-size=1 type=Data data=9a
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1b0f72e266 end_addr=0x1b0f72e266
[notice]{DataBlock::Setup} allocate memory for value:0x5c size:0x1 Big endian:0x0 to memory:0x1b0f72e267 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001b0f72e267 mem-ID=0 size=1 element-size=1 type=Data data=5c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1b0f72e267 end_addr=0x1b0f72e267
[notice]{DataBlock::Setup} allocate memory for value:0xb3 size:0x1 Big endian:0x0 to memory:0x1b0f72e268 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001b0f72e268 mem-ID=0 size=1 element-size=1 type=Data data=b3
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1b0f72e268 end_addr=0x1b0f72e268
[notice]{DataBlock::Setup} allocate memory for value:0x66 size:0x1 Big endian:0x0 to memory:0x1b0f72e269 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001b0f72e269 mem-ID=0 size=1 element-size=1 type=Data data=66
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1b0f72e269 end_addr=0x1b0f72e269
[notice]{DataBlock::Setup} allocate memory for value:0x17 size:0x1 Big endian:0x0 to memory:0x1b0f72e26a bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001b0f72e26a mem-ID=0 size=1 element-size=1 type=Data data=17
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1b0f72e26a end_addr=0x1b0f72e26a
[notice]{DataBlock::Setup} allocate memory for value:0x81 size:0x1 Big endian:0x0 to memory:0x1b0f72e26b bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001b0f72e26b mem-ID=0 size=1 element-size=1 type=Data data=81
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1b0f72e26b end_addr=0x1b0f72e26b
[notice]{DataBlock::Setup} allocate memory for value:0x60 size:0x1 Big endian:0x0 to memory:0x1b0f72e26c bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001b0f72e26c mem-ID=0 size=1 element-size=1 type=Data data=60
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1b0f72e26c end_addr=0x1b0f72e26c
[notice]{DataBlock::Setup} allocate memory for value:0x2 size:0x1 Big endian:0x0 to memory:0x1b0f72e26d bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001b0f72e26d mem-ID=0 size=1 element-size=1 type=Data data=02
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1b0f72e26d end_addr=0x1b0f72e26d
[notice]{DataBlock::Setup} allocate memory for value:0xe6 size:0x1 Big endian:0x0 to memory:0x1b0f72e26e bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001b0f72e26e mem-ID=0 size=1 element-size=1 type=Data data=e6
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1b0f72e26e end_addr=0x1b0f72e26e
[notice]{DataBlock::Setup} allocate memory for value:0xad size:0x1 Big endian:0x0 to memory:0x1b0f72e26f bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001b0f72e26f mem-ID=0 size=1 element-size=1 type=Data data=ad
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1b0f72e26f end_addr=0x1b0f72e26f
[notice]{DataBlock::Setup} allocate memory for value:0xcf size:0x1 Big endian:0x0 to memory:0x1b0f72e270 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001b0f72e270 mem-ID=0 size=1 element-size=1 type=Data data=cf
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1b0f72e270 end_addr=0x1b0f72e270
[notice]{DataBlock::Setup} allocate memory for value:0xc6 size:0x1 Big endian:0x0 to memory:0x1b0f72e271 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001b0f72e271 mem-ID=0 size=1 element-size=1 type=Data data=c6
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1b0f72e271 end_addr=0x1b0f72e271
[notice]{DataBlock::Setup} allocate memory for value:0x72 size:0x1 Big endian:0x0 to memory:0x1b0f72e272 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001b0f72e272 mem-ID=0 size=1 element-size=1 type=Data data=72
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1b0f72e272 end_addr=0x1b0f72e272
[notice]{DataBlock::Setup} allocate memory for value:0x17 size:0x1 Big endian:0x0 to memory:0x1b0f72e273 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001b0f72e273 mem-ID=0 size=1 element-size=1 type=Data data=17
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1b0f72e273 end_addr=0x1b0f72e273
[notice]{DataBlock::Setup} allocate memory for value:0x15 size:0x1 Big endian:0x0 to memory:0x1b0f72e274 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001b0f72e274 mem-ID=0 size=1 element-size=1 type=Data data=15
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1b0f72e274 end_addr=0x1b0f72e274
[notice]{DataBlock::Setup} allocate memory for value:0xc1 size:0x1 Big endian:0x0 to memory:0x1b0f72e275 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001b0f72e275 mem-ID=0 size=1 element-size=1 type=Data data=c1
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1b0f72e275 end_addr=0x1b0f72e275
[notice]{DataBlock::Setup} allocate memory for value:0x24 size:0x1 Big endian:0x0 to memory:0x1b0f72e276 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001b0f72e276 mem-ID=0 size=1 element-size=1 type=Data data=24
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1b0f72e276 end_addr=0x1b0f72e276
[notice]{DataBlock::Setup} allocate memory for value:0xe7 size:0x1 Big endian:0x0 to memory:0x1b0f72e277 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001b0f72e277 mem-ID=0 size=1 element-size=1 type=Data data=e7
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1b0f72e277 end_addr=0x1b0f72e277
[notice]{DataBlock::Setup} allocate memory for value:0xd3 size:0x1 Big endian:0x0 to memory:0x1b0f72e278 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001b0f72e278 mem-ID=0 size=1 element-size=1 type=Data data=d3
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1b0f72e278 end_addr=0x1b0f72e278
[notice]{DataBlock::Setup} allocate memory for value:0x57 size:0x1 Big endian:0x0 to memory:0x1b0f72e279 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001b0f72e279 mem-ID=0 size=1 element-size=1 type=Data data=57
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1b0f72e279 end_addr=0x1b0f72e279
[notice]{DataBlock::Setup} allocate memory for value:0xc5 size:0x1 Big endian:0x0 to memory:0x1b0f72e27a bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001b0f72e27a mem-ID=0 size=1 element-size=1 type=Data data=c5
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1b0f72e27a end_addr=0x1b0f72e27a
[notice]{DataBlock::Setup} allocate memory for value:0xc0 size:0x1 Big endian:0x0 to memory:0x1b0f72e27b bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001b0f72e27b mem-ID=0 size=1 element-size=1 type=Data data=c0
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1b0f72e27b end_addr=0x1b0f72e27b
[notice]{DataBlock::Setup} allocate memory for value:0x44 size:0x1 Big endian:0x0 to memory:0x1b0f72e27c bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001b0f72e27c mem-ID=0 size=1 element-size=1 type=Data data=44
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1b0f72e27c end_addr=0x1b0f72e27c
[notice]{DataBlock::Setup} allocate memory for value:0x5 size:0x1 Big endian:0x0 to memory:0x1b0f72e27d bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001b0f72e27d mem-ID=0 size=1 element-size=1 type=Data data=05
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1b0f72e27d end_addr=0x1b0f72e27d
[notice]{DataBlock::Setup} allocate memory for value:0x82 size:0x1 Big endian:0x0 to memory:0x1b0f72e27e bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001b0f72e27e mem-ID=0 size=1 element-size=1 type=Data data=82
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1b0f72e27e end_addr=0x1b0f72e27e
[notice]{DataBlock::Setup} allocate memory for value:0x6c size:0x1 Big endian:0x0 to memory:0x1b0f72e27f bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001b0f72e27f mem-ID=0 size=1 element-size=1 type=Data data=6c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1b0f72e27f end_addr=0x1b0f72e27f
[notice]{DataBlock::Clear} data units are cleared!
[info]{RegisterReserver::ReserveRegister} Reserving register: v10, access: Write, reserve type: User
[info]{Generator::AddLoadRegisterAmbleRequests} register v10 should be reserved now: 1
[info]{RegisterReserver::ReserveRegister} Reserving register: x17, access: Write, reserve type: User
[info]{Generator::AddLoadRegisterAmbleRequests} register x17 should be reserved now: 1
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0xd88 value 0xd88
[info] opname=rd
[notice]Committing instruction "LUI x24, 3464" at 0x80011744=>[0]0x80011744 (0xd88c37) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011744 mem-ID=0 size=4 element-size=4 type=Instruction data=378cd800
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011744 end_addr=0x80011747
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x24 value 0xd88000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011748
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xb97 value 0xb97
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x24, x24, -1129" at 0x80011748=>[0]0x80011748 (0xb97c0c1b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011748 mem-ID=0 size=4 element-size=4 type=Instruction data=1b0c7cb9
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011748 end_addr=0x8001174b
[notice]retire dest stage: 1e, access: 0x0, size: 1, type: 0
[notice]retire source stage: 1e, access: 0x11, size: 1, type: 0
[info]current source entropy:7, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x24 value 0xd87b97, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x8001174c
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xd value 0xd
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x24, x24, 0xd" at 0x8001174c=>[0]0x8001174c (0xdc1c13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008001174c mem-ID=0 size=4 element-size=4 type=Instruction data=131cdc00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8001174c end_addr=0x8001174f
[info]current source entropy:7, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x24 value 0x1b0f72e000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011750
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x240 value 0x240
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x24, x24, 576" at 0x80011750=>[0]0x80011750 (0x240c0c13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011750 mem-ID=0 size=4 element-size=4 type=Instruction data=130c0c24
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011750 end_addr=0x80011753
[info]current source entropy:7, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x24 value 0x1b0f72e240, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011754
[notice]Generating: VL1RE8.V##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[debug]choice tree name: Data alignment choice name: Aligned set weight: 50
[debug]choice tree name: Data alignment choice name: Unaligned set weight: 14
[info]constraint already forced, ignore reservation check
[info] opname=vd
[info] opname=LoadStore-rs1
[notice]Operand : LoadStore-rs1 mask 0x0 value 0x0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x0=>part 1 PA [0]0x0 size=1, part 2 PA [0]0x0 size=0
[notice]Committing instruction "VL1RE8.V v10, x24" at 0x80011754=>[0]0x80011754 (0x28c0507) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011754 mem-ID=0 size=4 element-size=4 type=Instruction data=07058c02
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011754 end_addr=0x80011757
[info]current source entropy:7, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011758
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v10_0 value 0xb008aa9e5a28cc42, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v10_1 value 0x8a18e47c3894a414, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v10_2 value 0x4c028baff1b5f48d, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v10_3 value 0xdbe2598da556913f, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v10_4 value 0x5c9aa306f027386e, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v10_5 value 0xade60260811766b3, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v10_6 value 0xe724c1151772c6cf, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v10_7 value 0x6c820544c0c557d3, mask 0xffffffffffffffff
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x2af2 value 0x2af2
[info] opname=rd
[notice]Committing instruction "LUI x17, 10994" at 0x80011758=>[0]0x80011758 (0x2af28b7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011758 mem-ID=0 size=4 element-size=4 type=Instruction data=b728af02
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011758 end_addr=0x8001175b
[info]current dest entropy:1, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x17 value 0x2af2000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x8001175c
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x141 value 0x141
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x17, x17, 321" at 0x8001175c=>[0]0x8001175c (0x1418889b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008001175c mem-ID=0 size=4 element-size=4 type=Instruction data=9b881814
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8001175c end_addr=0x8001175f
[notice]retire source stage: 3, access: 0x1, size: 1, type: 0
[info]current source entropy:7, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x17 value 0x2af2141, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011760
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xd value 0xd
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x17, x17, 0xd" at 0x80011760=>[0]0x80011760 (0xd89893) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011760 mem-ID=0 size=4 element-size=4 type=Instruction data=9398d800
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011760 end_addr=0x80011763
[info]current source entropy:7, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x17 value 0x55e4282000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011764
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xfd6 value 0xfd6
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x17, x17, -42" at 0x80011764=>[0]0x80011764 (0xfd688893) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011764 mem-ID=0 size=4 element-size=4 type=Instruction data=938868fd
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011764 end_addr=0x80011767
[info]current source entropy:7, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x17 value 0x55e4281fd6, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011768
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : CommitInstruction
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x55e4282018=>part 1 PA [0]0x55e4282018 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x55e4282018=>part 1 PA [0]0x55e4282018 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x55e4282018=>part 1 PA [0]0x55e4282018 size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0xc98c
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x55e4282018=>part 1 PA [0]0x55e4282018 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000055e4282018 mem-ID=0 size=2 element-size=2 type=Data data=8cc9
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x55e4282018 end_addr=0x55e4282019
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x55e42820a2=>part 1 PA [0]0x55e42820a2 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x55e42820a2=>part 1 PA [0]0x55e42820a2 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x55e42820a2=>part 1 PA [0]0x55e42820a2 size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0xcc64
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x55e42820a2=>part 1 PA [0]0x55e42820a2 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000055e42820a2 mem-ID=0 size=2 element-size=2 type=Data data=64cc
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x55e42820a2 end_addr=0x55e42820a3
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x55e4281ffe=>part 1 PA [0]0x55e4281ffe size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x55e4281ffe=>part 1 PA [0]0x55e4281ffe size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x55e4281ffe=>part 1 PA [0]0x55e4281ffe size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x60ac
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x55e4281ffe=>part 1 PA [0]0x55e4281ffe size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000055e4281ffe mem-ID=0 size=2 element-size=2 type=Data data=ac60
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x55e4281ffe end_addr=0x55e4281fff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x55e4282030=>part 1 PA [0]0x55e4282030 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x55e4282030=>part 1 PA [0]0x55e4282030 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x55e4282030=>part 1 PA [0]0x55e4282030 size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x1048
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x55e4282030=>part 1 PA [0]0x55e4282030 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000055e4282030 mem-ID=0 size=2 element-size=2 type=Data data=4810
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x55e4282030 end_addr=0x55e4282031
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x55e4282074=>part 1 PA [0]0x55e4282074 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x55e4282074=>part 1 PA [0]0x55e4282074 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x55e4282074=>part 1 PA [0]0x55e4282074 size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x50cc
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x55e4282074=>part 1 PA [0]0x55e4282074 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000055e4282074 mem-ID=0 size=2 element-size=2 type=Data data=cc50
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x55e4282074 end_addr=0x55e4282075
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x55e4282080=>part 1 PA [0]0x55e4282080 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x55e4282080=>part 1 PA [0]0x55e4282080 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x55e4282080=>part 1 PA [0]0x55e4282080 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x55e4282080=>part 1 PA [0]0x55e4282080 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000055e4282080 mem-ID=0 size=2 element-size=2 type=Data data=b07d
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x55e4282080 end_addr=0x55e4282081
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x55e4281fde=>part 1 PA [0]0x55e4281fde size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x55e4281fde=>part 1 PA [0]0x55e4281fde size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x55e4281fde=>part 1 PA [0]0x55e4281fde size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x8fb6
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x55e4281fde=>part 1 PA [0]0x55e4281fde size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000055e4281fde mem-ID=0 size=2 element-size=2 type=Data data=b68f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x55e4281fde end_addr=0x55e4281fdf
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x55e4282086=>part 1 PA [0]0x55e4282086 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x55e4282086=>part 1 PA [0]0x55e4282086 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x55e4282086=>part 1 PA [0]0x55e4282086 size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0xb6a6
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x55e4282086=>part 1 PA [0]0x55e4282086 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000055e4282086 mem-ID=0 size=2 element-size=2 type=Data data=a6b6
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x55e4282086 end_addr=0x55e4282087
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x55e4281fea=>part 1 PA [0]0x55e4281fea size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x55e4281fea=>part 1 PA [0]0x55e4281fea size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x55e4281fea=>part 1 PA [0]0x55e4281fea size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0xf6d8
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x55e4281fea=>part 1 PA [0]0x55e4281fea size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000055e4281fea mem-ID=0 size=2 element-size=2 type=Data data=d8f6
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x55e4281fea end_addr=0x55e4281feb
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x55e428207a=>part 1 PA [0]0x55e428207a size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x55e428207a=>part 1 PA [0]0x55e428207a size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x55e428207a=>part 1 PA [0]0x55e428207a size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateBranchPageRequest} exception type: InstructionPageFault exception name: InstructionPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0xdf14
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x55e428207a=>part 1 PA [0]0x55e428207a size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000055e428207a mem-ID=0 size=2 element-size=2 type=Data data=14df
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x55e428207a end_addr=0x55e428207b
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x55e428206a=>part 1 PA [0]0x55e428206a size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x55e428206a=>part 1 PA [0]0x55e428206a size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x55e428206a=>part 1 PA [0]0x55e428206a size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x3996
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x55e428206a=>part 1 PA [0]0x55e428206a size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000055e428206a mem-ID=0 size=2 element-size=2 type=Data data=9639
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x55e428206a end_addr=0x55e428206b
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x55e428200e=>part 1 PA [0]0x55e428200e size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x55e428200e=>part 1 PA [0]0x55e428200e size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x55e428200e=>part 1 PA [0]0x55e428200e size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0xc6c
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x55e428200e=>part 1 PA [0]0x55e428200e size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000055e428200e mem-ID=0 size=2 element-size=2 type=Data data=6c0c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x55e428200e end_addr=0x55e428200f
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x55e4282052=>part 1 PA [0]0x55e4282052 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x55e4282052=>part 1 PA [0]0x55e4282052 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x55e4282052=>part 1 PA [0]0x55e4282052 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x55e4282052=>part 1 PA [0]0x55e4282052 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000055e4282052 mem-ID=0 size=2 element-size=2 type=Data data=5603
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x55e4282052 end_addr=0x55e4282053
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x55e42820ba=>part 1 PA [0]0x55e42820ba size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x55e42820ba=>part 1 PA [0]0x55e42820ba size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x55e42820ba=>part 1 PA [0]0x55e42820ba size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateBranchPageRequest} exception type: InstructionPageFault exception name: InstructionPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x95d0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x55e42820ba=>part 1 PA [0]0x55e42820ba size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000055e42820ba mem-ID=0 size=2 element-size=2 type=Data data=d095
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x55e42820ba end_addr=0x55e42820bb
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x55e4281fee=>part 1 PA [0]0x55e4281fee size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x55e4281fee=>part 1 PA [0]0x55e4281fee size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x55e4281fee=>part 1 PA [0]0x55e4281fee size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x65b0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x55e4281fee=>part 1 PA [0]0x55e4281fee size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000055e4281fee mem-ID=0 size=2 element-size=2 type=Data data=b065
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x55e4281fee end_addr=0x55e4281fef
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x55e4282060=>part 1 PA [0]0x55e4282060 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x55e4282060=>part 1 PA [0]0x55e4282060 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x55e4282060=>part 1 PA [0]0x55e4282060 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x55e4282060=>part 1 PA [0]0x55e4282060 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000055e4282060 mem-ID=0 size=2 element-size=2 type=Data data=6598
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x55e4282060 end_addr=0x55e4282061
[notice]Committing instruction "VLUXEI8.V v30, x17, v10, Vector result" at 0x80011768=>[0]0x80011768 (0x4a88f07) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011768 mem-ID=0 size=4 element-size=4 type=Instruction data=078fa804
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011768 end_addr=0x8001176b
[info]current source entropy:7, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x8001176c
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v30_0 value 0x10481f22da15a32e, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v30_1 value 0xb6a6b0467db050cc, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v30_2 value 0xc6ca29cdf147ca4, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v30_3 value 0x98650524a2d90356, mask 0xffffffffffffffff
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : RegisterReservation
[info]{RegisterReserver::UnreserveRegister} Unreserve register: v10, access: Write, reserve type: User
[info]{GenSequenceAgent::RegisterReservation} register reservation do? 0 reg v10 attrs Write is reserved? 0
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : RegisterReservation
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x17, access: Write, reserve type: User
[info]{GenSequenceAgent::RegisterReservation} register reservation do? 0 reg x17 attrs Write is reserved? 0
[notice]GenQueryAgent::HandleQuery : InstructionRecord
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 2
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 5
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]Generating: VSUXEI64.V##RISCV
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[debug]choice tree name: Data alignment choice name: Aligned set weight: 50
[debug]choice tree name: Data alignment choice name: Unaligned set weight: 14
[info] opname=vs3
[info]Operand vs3 No Dependency constraint
[info] opname=vm
[info] opname=LoadStore-rs1-vs2
[notice]Generator mode changed to: AddressShortage,IssSim from: IssSim
[notice]Skipping: VSUXEI64.V##RISCV with operand error: Operand "LoadStore-rs1-vs2" failed to generate no-preamble
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 2
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 5
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[info]{GenVirtualMemoryRequest::AddDetail} Size : 0x200 : GenVaRequest
[info]{GenVirtualMemoryRequest::AddDetail} Align : 0x8 : GenVaRequest
[info]{GenVirtualMemoryRequest::AddDetail} Type : D : GenVaRequest
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[notice]Generator mode changed to: IssSim from: AddressShortage,IssSim
[notice]{Generator::SolveAddressShortage} try to add some available addresses to solve address shortage
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : BatchReloadRegisters
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : ReloadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0xf46 value 0xf46
[info] opname=rd
[notice]Committing instruction "LUI x11, 3910" at 0x8001176c=>[0]0x8001176c (0xf465b7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008001176c mem-ID=0 size=4 element-size=4 type=Instruction data=b765f400
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8001176c end_addr=0x8001176f
[info]current dest entropy:1, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x11 value 0xf46000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011770
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xc13 value 0xc13
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x11, x11, -1005" at 0x80011770=>[0]0x80011770 (0xc135859b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011770 mem-ID=0 size=4 element-size=4 type=Instruction data=9b8535c1
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011770 end_addr=0x80011773
[notice]retire source stage: 8, access: 0x1c, size: 1, type: 0
[info]current source entropy:7, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x11 value 0xf45c13, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011774
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xe value 0xe
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x11, x11, 0xe" at 0x80011774=>[0]0x80011774 (0xe59593) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011774 mem-ID=0 size=4 element-size=4 type=Instruction data=9395e500
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011774 end_addr=0x80011777
[info]current source entropy:7, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x11 value 0x3d1704c000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011778
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xd10 value 0xd10
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x11, x11, -752" at 0x80011778=>[0]0x80011778 (0xd1058593) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011778 mem-ID=0 size=4 element-size=4 type=Instruction data=938505d1
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011778 end_addr=0x8001177b
[info]current source entropy:7, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x11 value 0x3d1704bd10, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x8001177c
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x4144 value 0x4144
[info] opname=rd
[notice]Committing instruction "LUI x3, 16708" at 0x8001177c=>[0]0x8001177c (0x41441b7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008001177c mem-ID=0 size=4 element-size=4 type=Instruction data=b7411404
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8001177c end_addr=0x8001177f
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x3 value 0x4144000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011780
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xf value 0xf
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x3, x3, 15" at 0x80011780=>[0]0x80011780 (0xf1819b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011780 mem-ID=0 size=4 element-size=4 type=Instruction data=9b81f100
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011780 end_addr=0x80011783
[info]current source entropy:6, resource type: 0
[info]current dest entropy:3, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x3 value 0x414400f, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011784
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x3, x3, 0xc" at 0x80011784=>[0]0x80011784 (0xc19193) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011784 mem-ID=0 size=4 element-size=4 type=Instruction data=9391c100
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011784 end_addr=0x80011787
[notice]retire source stage: d, access: 0x12, size: 1, type: 0
[info]current source entropy:5, resource type: 0
[info]current dest entropy:3, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x3 value 0x414400f000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011788
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x910 value 0x910
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x3, x3, -1776" at 0x80011788=>[0]0x80011788 (0x91018193) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011788 mem-ID=0 size=4 element-size=4 type=Instruction data=93810191
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011788 end_addr=0x8001178b
[info]current source entropy:5, resource type: 0
[info]current dest entropy:3, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x3 value 0x414400e910, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x8001178c
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : ReloadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x5dd1 value 0x5dd1
[info] opname=rd
[notice]Committing instruction "LUI x26, 24017" at 0x8001178c=>[0]0x8001178c (0x5dd1d37) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008001178c mem-ID=0 size=4 element-size=4 type=Instruction data=371ddd05
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8001178c end_addr=0x8001178f
[info]current dest entropy:3, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x26 value 0x5dd1000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011790
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xc09 value 0xc09
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x26, x26, -1015" at 0x80011790=>[0]0x80011790 (0xc09d0d1b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011790 mem-ID=0 size=4 element-size=4 type=Instruction data=1b0d9dc0
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011790 end_addr=0x80011793
[info]current source entropy:5, resource type: 0
[info]current dest entropy:4, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x26 value 0x5dd0c09, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011794
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x26, x26, 0xc" at 0x80011794=>[0]0x80011794 (0xcd1d13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011794 mem-ID=0 size=4 element-size=4 type=Instruction data=131dcd00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011794 end_addr=0x80011797
[info]current source entropy:5, resource type: 0
[info]current dest entropy:4, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x26 value 0x5dd0c09000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011798
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xca0 value 0xca0
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x26, x26, -864" at 0x80011798=>[0]0x80011798 (0xca0d0d13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011798 mem-ID=0 size=4 element-size=4 type=Instruction data=130d0dca
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011798 end_addr=0x8001179b
[notice]retire source stage: 12, access: 0x10, size: 1, type: 0
[info]current source entropy:4, resource type: 0
[info]current dest entropy:4, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x26 value 0x5dd0c08ca0, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x8001179c
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x6be value 0x6be
[info] opname=rd
[notice]Committing instruction "LUI x4, 1726" at 0x8001179c=>[0]0x8001179c (0x6be237) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008001179c mem-ID=0 size=4 element-size=4 type=Instruction data=37e26b00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8001179c end_addr=0x8001179f
[info]current dest entropy:4, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x4 value 0x6be000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800117a0
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x483 value 0x483
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x4, x4, 1155" at 0x800117a0=>[0]0x800117a0 (0x4832021b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800117a0 mem-ID=0 size=4 element-size=4 type=Instruction data=1b023248
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800117a0 end_addr=0x800117a3
[info]current source entropy:4, resource type: 0
[info]current dest entropy:5, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x4 value 0x6be483, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800117a4
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0x10 value 0x10
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x4, x4, 0x10" at 0x800117a4=>[0]0x800117a4 (0x1021213) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800117a4 mem-ID=0 size=4 element-size=4 type=Instruction data=13120201
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800117a4 end_addr=0x800117a7
[info]current source entropy:4, resource type: 0
[info]current dest entropy:5, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x4 value 0x6be4830000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800117a8
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x7c0 value 0x7c0
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x4, x4, 1984" at 0x800117a8=>[0]0x800117a8 (0x7c020213) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800117a8 mem-ID=0 size=4 element-size=4 type=Instruction data=1302027c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800117a8 end_addr=0x800117ab
[info]current source entropy:4, resource type: 0
[info]current dest entropy:5, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x4 value 0x6be48307c0, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800117ac
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : ReloadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x1652 value 0x1652
[info] opname=rd
[notice]Committing instruction "LUI x18, 5714" at 0x800117ac=>[0]0x800117ac (0x1652937) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800117ac mem-ID=0 size=4 element-size=4 type=Instruction data=37296501
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800117ac end_addr=0x800117af
[notice]retire source stage: 17, access: 0x7, size: 1, type: 0
[info]current dest entropy:5, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x18 value 0x1652000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800117b0
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xf11 value 0xf11
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x18, x18, -239" at 0x800117b0=>[0]0x800117b0 (0xf119091b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800117b0 mem-ID=0 size=4 element-size=4 type=Instruction data=1b0919f1
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800117b0 end_addr=0x800117b3
[info]current source entropy:3, resource type: 0
[info]current dest entropy:6, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x18 value 0x1651f11, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800117b4
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x18, x18, 0xc" at 0x800117b4=>[0]0x800117b4 (0xc91913) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800117b4 mem-ID=0 size=4 element-size=4 type=Instruction data=1319c900
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800117b4 end_addr=0x800117b7
[info]current source entropy:3, resource type: 0
[info]current dest entropy:6, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x18 value 0x1651f11000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800117b8
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x1a0 value 0x1a0
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x18, x18, 416" at 0x800117b8=>[0]0x800117b8 (0x1a090913) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800117b8 mem-ID=0 size=4 element-size=4 type=Instruction data=1309091a
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800117b8 end_addr=0x800117bb
[info]current source entropy:3, resource type: 0
[info]current dest entropy:6, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x18 value 0x1651f111a0, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800117bc
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x4bf value 0x4bf
[info] opname=rd
[notice]Committing instruction "LUI x24, 1215" at 0x800117bc=>[0]0x800117bc (0x4bfc37) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800117bc mem-ID=0 size=4 element-size=4 type=Instruction data=37fc4b00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800117bc end_addr=0x800117bf
[info]current dest entropy:6, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x24 value 0x4bf000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800117c0
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x57d value 0x57d
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x24, x24, 1405" at 0x800117c0=>[0]0x800117c0 (0x57dc0c1b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800117c0 mem-ID=0 size=4 element-size=4 type=Instruction data=1b0cdc57
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800117c0 end_addr=0x800117c3
[info]current source entropy:2, resource type: 0
[info]current dest entropy:7, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x24 value 0x4bf57d, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800117c4
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xe value 0xe
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x24, x24, 0xe" at 0x800117c4=>[0]0x800117c4 (0xec1c13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800117c4 mem-ID=0 size=4 element-size=4 type=Instruction data=131cec00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800117c4 end_addr=0x800117c7
[info]current source entropy:2, resource type: 0
[info]current dest entropy:7, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x24 value 0x12fd5f4000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800117c8
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xff0 value 0xff0
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x24, x24, -16" at 0x800117c8=>[0]0x800117c8 (0xff0c0c13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800117c8 mem-ID=0 size=4 element-size=4 type=Instruction data=130c0cff
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800117c8 end_addr=0x800117cb
[info]current source entropy:2, resource type: 0
[info]current dest entropy:7, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x24 value 0x12fd5f3ff0, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800117cc
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : ReloadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x30a value 0x30a
[info] opname=rd
[notice]Committing instruction "LUI x15, 778" at 0x800117cc=>[0]0x800117cc (0x30a7b7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800117cc mem-ID=0 size=4 element-size=4 type=Instruction data=b7a73000
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800117cc end_addr=0x800117cf
[info]current dest entropy:7, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x15 value 0x30a000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800117d0
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xcaf value 0xcaf
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x15, x15, -849" at 0x800117d0=>[0]0x800117d0 (0xcaf7879b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800117d0 mem-ID=0 size=4 element-size=4 type=Instruction data=9b87f7ca
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800117d0 end_addr=0x800117d3
[info]current source entropy:2, resource type: 0
[info]current dest entropy:8, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x15 value 0x309caf, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800117d4
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xe value 0xe
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x15, x15, 0xe" at 0x800117d4=>[0]0x800117d4 (0xe79793) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800117d4 mem-ID=0 size=4 element-size=4 type=Instruction data=9397e700
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800117d4 end_addr=0x800117d7
[info]current source entropy:2, resource type: 0
[info]current dest entropy:8, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x15 value 0xc272bc000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800117d8
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xce0 value 0xce0
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x15, x15, -800" at 0x800117d8=>[0]0x800117d8 (0xce078793) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800117d8 mem-ID=0 size=4 element-size=4 type=Instruction data=938707ce
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800117d8 end_addr=0x800117db
[info]current source entropy:2, resource type: 0
[info]current dest entropy:8, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x15 value 0xc272bbce0, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800117dc
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x10b1 value 0x10b1
[info] opname=rd
[notice]Committing instruction "LUI x30, 4273" at 0x800117dc=>[0]0x800117dc (0x10b1f37) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800117dc mem-ID=0 size=4 element-size=4 type=Instruction data=371f0b01
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800117dc end_addr=0x800117df
[info]current dest entropy:8, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x30 value 0x10b1000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800117e0
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x811 value 0x811
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x30, x30, -2031" at 0x800117e0=>[0]0x800117e0 (0x811f0f1b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800117e0 mem-ID=0 size=4 element-size=4 type=Instruction data=1b0f1f81
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800117e0 end_addr=0x800117e3
[info]current source entropy:2, resource type: 0
[info]current dest entropy:9, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x30 value 0x10b0811, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800117e4
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xe value 0xe
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x30, x30, 0xe" at 0x800117e4=>[0]0x800117e4 (0xef1f13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800117e4 mem-ID=0 size=4 element-size=4 type=Instruction data=131fef00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800117e4 end_addr=0x800117e7
[info]current source entropy:2, resource type: 0
[info]current dest entropy:9, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x30 value 0x42c2044000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800117e8
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x8a0 value 0x8a0
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x30, x30, -1888" at 0x800117e8=>[0]0x800117e8 (0x8a0f0f13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800117e8 mem-ID=0 size=4 element-size=4 type=Instruction data=130f0f8a
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800117e8 end_addr=0x800117eb
[notice]retire source stage: 6, access: 0x11, size: 1, type: 0
[info]current source entropy:1, resource type: 0
[info]current dest entropy:9, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x30 value 0x42c20438a0, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800117ec
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : ReloadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x1ea0 value 0x1ea0
[info] opname=rd
[notice]Committing instruction "LUI x21, 7840" at 0x800117ec=>[0]0x800117ec (0x1ea0ab7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800117ec mem-ID=0 size=4 element-size=4 type=Instruction data=b70aea01
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800117ec end_addr=0x800117ef
[info]current dest entropy:9, resource type: 0
[info]{AccessEntropy::UpdateState} Dest dependence turned ON from CoolDown
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x21 value 0x1ea0000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800117f0
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x4a9 value 0x4a9
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x21, x21, 1193" at 0x800117f0=>[0]0x800117f0 (0x4a9a8a9b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800117f0 mem-ID=0 size=4 element-size=4 type=Instruction data=9b8a9a4a
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800117f0 end_addr=0x800117f3
[info]current source entropy:1, resource type: 0
[info]current dest entropy:a, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x21 value 0x1ea04a9, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800117f4
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xd value 0xd
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x21, x21, 0xd" at 0x800117f4=>[0]0x800117f4 (0xda9a93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800117f4 mem-ID=0 size=4 element-size=4 type=Instruction data=939ada00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800117f4 end_addr=0x800117f7
[info]current source entropy:1, resource type: 0
[info]current dest entropy:a, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x21 value 0x3d40952000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800117f8
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x4d0 value 0x4d0
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x21, x21, 1232" at 0x800117f8=>[0]0x800117f8 (0x4d0a8a93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800117f8 mem-ID=0 size=4 element-size=4 type=Instruction data=938a0a4d
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800117f8 end_addr=0x800117fb
[notice]retire dest stage: a, access: 0xb, size: 1, type: 0
[info]current source entropy:1, resource type: 0
[info]current dest entropy:9, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x21 value 0x3d409524d0, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800117fc
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x965 value 0x965
[info] opname=rd
[notice]Committing instruction "LUI x9, 2405" at 0x800117fc=>[0]0x800117fc (0x9654b7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800117fc mem-ID=0 size=4 element-size=4 type=Instruction data=b7549600
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800117fc end_addr=0x800117ff
[info]current dest entropy:9, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x9 value 0x965000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011800
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xd61 value 0xd61
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x9, x9, -671" at 0x80011800=>[0]0x80011800 (0xd614849b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011800 mem-ID=0 size=4 element-size=4 type=Instruction data=9b8414d6
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011800 end_addr=0x80011803
[info]current source entropy:1, resource type: 0
[info]current dest entropy:a, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x9 value 0x964d61, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011804
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xe value 0xe
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x9, x9, 0xe" at 0x80011804=>[0]0x80011804 (0xe49493) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011804 mem-ID=0 size=4 element-size=4 type=Instruction data=9394e400
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011804 end_addr=0x80011807
[info]current source entropy:1, resource type: 0
[info]current dest entropy:a, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x9 value 0x2593584000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011808
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xfde value 0xfde
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x9, x9, -34" at 0x80011808=>[0]0x80011808 (0xfde48493) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011808 mem-ID=0 size=4 element-size=4 type=Instruction data=9384e4fd
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011808 end_addr=0x8001180b
[notice]retire dest stage: e, access: 0x3, size: 1, type: 0
[info]current source entropy:1, resource type: 0
[info]current dest entropy:9, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x9 value 0x2593583fde, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x8001180c
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : ReloadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x72d9 value 0x72d9
[info] opname=rd
[notice]Committing instruction "LUI x28, 29401" at 0x8001180c=>[0]0x8001180c (0x72d9e37) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008001180c mem-ID=0 size=4 element-size=4 type=Instruction data=379e2d07
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8001180c end_addr=0x8001180f
[info]current dest entropy:9, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x28 value 0x72d9000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011810
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xa47 value 0xa47
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x28, x28, -1465" at 0x80011810=>[0]0x80011810 (0xa47e0e1b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011810 mem-ID=0 size=4 element-size=4 type=Instruction data=1b0e7ea4
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011810 end_addr=0x80011813
[info]current source entropy:1, resource type: 0
[info]current dest entropy:a, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x28 value 0x72d8a47, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011814
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x28, x28, 0xc" at 0x80011814=>[0]0x80011814 (0xce1e13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011814 mem-ID=0 size=4 element-size=4 type=Instruction data=131ece00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011814 end_addr=0x80011817
[info]current source entropy:1, resource type: 0
[info]current dest entropy:a, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x28 value 0x72d8a47000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011818
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x3f0 value 0x3f0
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x28, x28, 1008" at 0x80011818=>[0]0x80011818 (0x3f0e0e13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011818 mem-ID=0 size=4 element-size=4 type=Instruction data=130e0e3f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011818 end_addr=0x8001181b
[notice]retire dest stage: 12, access: 0x1a, size: 1, type: 0
[info]current source entropy:1, resource type: 0
[info]current dest entropy:9, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x28 value 0x72d8a473f0, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x8001181c
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x1135 value 0x1135
[info] opname=rd
[notice]Committing instruction "LUI x7, 4405" at 0x8001181c=>[0]0x8001181c (0x11353b7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008001181c mem-ID=0 size=4 element-size=4 type=Instruction data=b7531301
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8001181c end_addr=0x8001181f
[info]current dest entropy:9, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x7 value 0x1135000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011820
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xfa5 value 0xfa5
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x7, x7, -91" at 0x80011820=>[0]0x80011820 (0xfa53839b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011820 mem-ID=0 size=4 element-size=4 type=Instruction data=9b8353fa
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011820 end_addr=0x80011823
[info]current source entropy:1, resource type: 0
[info]current dest entropy:a, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x7 value 0x1134fa5, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011824
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x7, x7, 0xc" at 0x80011824=>[0]0x80011824 (0xc39393) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011824 mem-ID=0 size=4 element-size=4 type=Instruction data=9393c300
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011824 end_addr=0x80011827
[info]current source entropy:1, resource type: 0
[info]current dest entropy:a, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x7 value 0x1134fa5000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011828
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x8c3 value 0x8c3
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x7, x7, -1853" at 0x80011828=>[0]0x80011828 (0x8c338393) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011828 mem-ID=0 size=4 element-size=4 type=Instruction data=9383338c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011828 end_addr=0x8001182b
[notice]retire dest stage: 16, access: 0x4, size: 1, type: 0
[info]current source entropy:1, resource type: 0
[info]current dest entropy:9, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x7 value 0x1134fa48c3, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x8001182c
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : ReloadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x382b value 0x382b
[info] opname=rd
[notice]Committing instruction "LUI x14, 14379" at 0x8001182c=>[0]0x8001182c (0x382b737) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008001182c mem-ID=0 size=4 element-size=4 type=Instruction data=37b78203
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8001182c end_addr=0x8001182f
[info]current dest entropy:9, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x14 value 0x382b000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011830
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xa0b value 0xa0b
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x14, x14, -1525" at 0x80011830=>[0]0x80011830 (0xa0b7071b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011830 mem-ID=0 size=4 element-size=4 type=Instruction data=1b07b7a0
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011830 end_addr=0x80011833
[info]current source entropy:1, resource type: 0
[info]current dest entropy:a, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x14 value 0x382aa0b, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011834
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xd value 0xd
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x14, x14, 0xd" at 0x80011834=>[0]0x80011834 (0xd71713) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011834 mem-ID=0 size=4 element-size=4 type=Instruction data=1317d700
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011834 end_addr=0x80011837
[info]current source entropy:1, resource type: 0
[info]current dest entropy:a, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x14 value 0x7055416000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011838
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x9b7 value 0x9b7
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x14, x14, -1609" at 0x80011838=>[0]0x80011838 (0x9b770713) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011838 mem-ID=0 size=4 element-size=4 type=Instruction data=1307779b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011838 end_addr=0x8001183b
[notice]retire dest stage: 1a, access: 0x12, size: 1, type: 0
[info]current source entropy:1, resource type: 0
[info]current dest entropy:9, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x14 value 0x70554159b7, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x8001183c
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x77b value 0x77b
[info] opname=rd
[notice]Committing instruction "LUI x31, 1915" at 0x8001183c=>[0]0x8001183c (0x77bfb7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008001183c mem-ID=0 size=4 element-size=4 type=Instruction data=b7bf7700
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8001183c end_addr=0x8001183f
[info]current dest entropy:9, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x31 value 0x77b000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011840
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xffd value 0xffd
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x31, x31, -3" at 0x80011840=>[0]0x80011840 (0xffdf8f9b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011840 mem-ID=0 size=4 element-size=4 type=Instruction data=9b8fdfff
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011840 end_addr=0x80011843
[info]current source entropy:1, resource type: 0
[info]current dest entropy:a, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x31 value 0x77affd, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011844
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xe value 0xe
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x31, x31, 0xe" at 0x80011844=>[0]0x80011844 (0xef9f93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011844 mem-ID=0 size=4 element-size=4 type=Instruction data=939fef00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011844 end_addr=0x80011847
[info]current source entropy:1, resource type: 0
[info]current dest entropy:a, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x31 value 0x1debff4000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011848
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x90 value 0x90
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x31, x31, 144" at 0x80011848=>[0]0x80011848 (0x90f8f93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011848 mem-ID=0 size=4 element-size=4 type=Instruction data=938f0f09
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011848 end_addr=0x8001184b
[notice]retire dest stage: 1e, access: 0x18, size: 1, type: 0
[info]current source entropy:1, resource type: 0
[info]current dest entropy:9, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x31 value 0x1debff4090, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x8001184c
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : ReloadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x14b value 0x14b
[info] opname=rd
[notice]Committing instruction "LUI x13, 331" at 0x8001184c=>[0]0x8001184c (0x14b6b7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008001184c mem-ID=0 size=4 element-size=4 type=Instruction data=b7b61400
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8001184c end_addr=0x8001184f
[info]current dest entropy:9, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x13 value 0x14b000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011850
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x72b value 0x72b
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x13, x13, 1835" at 0x80011850=>[0]0x80011850 (0x72b6869b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011850 mem-ID=0 size=4 element-size=4 type=Instruction data=9b86b672
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011850 end_addr=0x80011853
[info]current source entropy:1, resource type: 0
[info]current dest entropy:a, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x13 value 0x14b72b, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011854
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xd value 0xd
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x13, x13, 0xd" at 0x80011854=>[0]0x80011854 (0xd69693) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011854 mem-ID=0 size=4 element-size=4 type=Instruction data=9396d600
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011854 end_addr=0x80011857
[info]current source entropy:1, resource type: 0
[info]current dest entropy:a, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x13 value 0x296e56000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011858
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x980 value 0x980
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x13, x13, -1664" at 0x80011858=>[0]0x80011858 (0x98068693) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011858 mem-ID=0 size=4 element-size=4 type=Instruction data=93860698
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011858 end_addr=0x8001185b
[notice]retire dest stage: 2, access: 0xf, size: 1, type: 0
[info]current source entropy:1, resource type: 0
[info]current dest entropy:9, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x13 value 0x296e55980, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x8001185c
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x38e3 value 0x38e3
[info] opname=rd
[notice]Committing instruction "LUI x29, 14563" at 0x8001185c=>[0]0x8001185c (0x38e3eb7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008001185c mem-ID=0 size=4 element-size=4 type=Instruction data=b73e8e03
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8001185c end_addr=0x8001185f
[info]current dest entropy:9, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x29 value 0x38e3000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011860
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x20f value 0x20f
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x29, x29, 527" at 0x80011860=>[0]0x80011860 (0x20fe8e9b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011860 mem-ID=0 size=4 element-size=4 type=Instruction data=9b8efe20
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011860 end_addr=0x80011863
[info]current source entropy:1, resource type: 0
[info]current dest entropy:a, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x29 value 0x38e320f, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011864
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x29, x29, 0xc" at 0x80011864=>[0]0x80011864 (0xce9e93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011864 mem-ID=0 size=4 element-size=4 type=Instruction data=939ece00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011864 end_addr=0x80011867
[info]current source entropy:1, resource type: 0
[info]current dest entropy:a, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x29 value 0x38e320f000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011868
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x30 value 0x30
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x29, x29, 48" at 0x80011868=>[0]0x80011868 (0x30e8e93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011868 mem-ID=0 size=4 element-size=4 type=Instruction data=938e0e03
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011868 end_addr=0x8001186b
[notice]retire dest stage: 6, access: 0x1e, size: 1, type: 0
[info]current source entropy:1, resource type: 0
[info]current dest entropy:9, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x29 value 0x38e320f030, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x8001186c
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : ReloadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x318 value 0x318
[info] opname=rd
[notice]Committing instruction "LUI x17, 792" at 0x8001186c=>[0]0x8001186c (0x3188b7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008001186c mem-ID=0 size=4 element-size=4 type=Instruction data=b7883100
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8001186c end_addr=0x8001186f
[info]current dest entropy:9, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x17 value 0x318000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011870
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xa27 value 0xa27
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x17, x17, -1497" at 0x80011870=>[0]0x80011870 (0xa278889b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011870 mem-ID=0 size=4 element-size=4 type=Instruction data=9b8878a2
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011870 end_addr=0x80011873
[info]current source entropy:1, resource type: 0
[info]current dest entropy:a, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x17 value 0x317a27, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011874
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xf value 0xf
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x17, x17, 0xf" at 0x80011874=>[0]0x80011874 (0xf89893) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011874 mem-ID=0 size=4 element-size=4 type=Instruction data=9398f800
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011874 end_addr=0x80011877
[info]current source entropy:1, resource type: 0
[info]current dest entropy:a, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x17 value 0x18bd138000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011878
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x45c value 0x45c
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x17, x17, 1116" at 0x80011878=>[0]0x80011878 (0x45c88893) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011878 mem-ID=0 size=4 element-size=4 type=Instruction data=9388c845
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011878 end_addr=0x8001187b
[notice]retire dest stage: a, access: 0x15, size: 1, type: 0
[info]current source entropy:1, resource type: 0
[info]current dest entropy:9, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x17 value 0x18bd13845c, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x8001187c
[notice]Generating: VLOXEI64.V##RISCV
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[debug]choice tree name: Data alignment choice name: Aligned set weight: 50
[debug]choice tree name: Data alignment choice name: Unaligned set weight: 14
[info] opname=vd
[info]Operand vd No Dependency constraint
[info] opname=vm
[info] opname=LoadStore-rs1-vs2
[notice]Operand : LoadStore-rs1-vs2 mask 0x0 value 0x0
[info]Operand rs1 No Dependency constraint
[info]Operand vs2 No Dependency constraint
[notice]{VectorIndexedLoadStoreOperand::GenerateWithPreamble} generated target address 0x4aa0eca5c4 alignment 2 data size 2 base value 0x697ffee5174a9460
[info]{AddressingOperand::Generate} generated with preamble
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} preventing all data page faults.
[notice]{DataBlock::Setup} generate data block start address...0x3995e6b980 with size:64 and align:64
[notice]{DataBlock::Setup} allocate memory for value:0x9680016589a21164 size:0x8 Big endian:0x0 to memory:0x3995e6b980 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000003995e6b980 mem-ID=0 size=8 element-size=8 type=Data data=6411a28965018096
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3995e6b980 end_addr=0x3995e6b987
[notice]{DataBlock::Setup} allocate memory for value:0x9680017b2cb73fa6 size:0x8 Big endian:0x0 to memory:0x3995e6b988 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000003995e6b988 mem-ID=0 size=8 element-size=8 type=Data data=a63fb72c7b018096
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3995e6b988 end_addr=0x3995e6b98f
[notice]{DataBlock::Setup} allocate memory for value:0x968001213feec290 size:0x8 Big endian:0x0 to memory:0x3995e6b990 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000003995e6b990 mem-ID=0 size=8 element-size=8 type=Data data=90c2ee3f21018096
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3995e6b990 end_addr=0x3995e6b997
[notice]{DataBlock::Setup} allocate memory for value:0x968001428e3c8378 size:0x8 Big endian:0x0 to memory:0x3995e6b998 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000003995e6b998 mem-ID=0 size=8 element-size=8 type=Data data=78833c8e42018096
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3995e6b998 end_addr=0x3995e6b99f
[notice]{DataBlock::Setup} allocate memory for value:0x9680018dbd52c6f2 size:0x8 Big endian:0x0 to memory:0x3995e6b9a0 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000003995e6b9a0 mem-ID=0 size=8 element-size=8 type=Data data=f2c652bd8d018096
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3995e6b9a0 end_addr=0x3995e6b9a7
[notice]{DataBlock::Setup} allocate memory for value:0x968001637ddf5da8 size:0x8 Big endian:0x0 to memory:0x3995e6b9a8 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000003995e6b9a8 mem-ID=0 size=8 element-size=8 type=Data data=a85ddf7d63018096
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3995e6b9a8 end_addr=0x3995e6b9af
[notice]{DataBlock::Setup} allocate memory for value:0x96800145e0842b12 size:0x8 Big endian:0x0 to memory:0x3995e6b9b0 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000003995e6b9b0 mem-ID=0 size=8 element-size=8 type=Data data=122b84e045018096
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3995e6b9b0 end_addr=0x3995e6b9b7
[notice]{DataBlock::Setup} allocate memory for value:0x9680016a4690ee56 size:0x8 Big endian:0x0 to memory:0x3995e6b9b8 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000003995e6b9b8 mem-ID=0 size=8 element-size=8 type=Data data=56ee90466a018096
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3995e6b9b8 end_addr=0x3995e6b9bf
[notice]{DataBlock::Clear} data units are cleared!
[info]{RegisterReserver::ReserveRegister} Reserving register: v12, access: Write, reserve type: User
[info]{Generator::AddLoadRegisterAmbleRequests} register v12 should be reserved now: 1
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} preventing all data page faults.
[notice]{DataBlock::Setup} generate data block start address...0x4cae7d8380 with size:64 and align:64
[notice]{DataBlock::Setup} allocate memory for value:0x9680012b10953814 size:0x8 Big endian:0x0 to memory:0x4cae7d8380 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000004cae7d8380 mem-ID=0 size=8 element-size=8 type=Data data=143895102b018096
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x4cae7d8380 end_addr=0x4cae7d8387
[notice]{DataBlock::Setup} allocate memory for value:0x9680015bc82b7f42 size:0x8 Big endian:0x0 to memory:0x4cae7d8388 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000004cae7d8388 mem-ID=0 size=8 element-size=8 type=Data data=427f2bc85b018096
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x4cae7d8388 end_addr=0x4cae7d838f
[notice]{DataBlock::Setup} allocate memory for value:0x96800145825c415a size:0x8 Big endian:0x0 to memory:0x4cae7d8390 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000004cae7d8390 mem-ID=0 size=8 element-size=8 type=Data data=5a415c8245018096
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x4cae7d8390 end_addr=0x4cae7d8397
[notice]{DataBlock::Setup} allocate memory for value:0x9680015dedf3681a size:0x8 Big endian:0x0 to memory:0x4cae7d8398 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000004cae7d8398 mem-ID=0 size=8 element-size=8 type=Data data=1a68f3ed5d018096
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x4cae7d8398 end_addr=0x4cae7d839f
[notice]{DataBlock::Setup} allocate memory for value:0x96800195901b407e size:0x8 Big endian:0x0 to memory:0x4cae7d83a0 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000004cae7d83a0 mem-ID=0 size=8 element-size=8 type=Data data=7e401b9095018096
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x4cae7d83a0 end_addr=0x4cae7d83a7
[notice]{DataBlock::Setup} allocate memory for value:0x968001593342eea6 size:0x8 Big endian:0x0 to memory:0x4cae7d83a8 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000004cae7d83a8 mem-ID=0 size=8 element-size=8 type=Data data=a6ee423359018096
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x4cae7d83a8 end_addr=0x4cae7d83af
[notice]{DataBlock::Setup} allocate memory for value:0x968001970ace42e6 size:0x8 Big endian:0x0 to memory:0x4cae7d83b0 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000004cae7d83b0 mem-ID=0 size=8 element-size=8 type=Data data=e642ce0a97018096
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x4cae7d83b0 end_addr=0x4cae7d83b7
[notice]{DataBlock::Setup} allocate memory for value:0x96800150c73802da size:0x8 Big endian:0x0 to memory:0x4cae7d83b8 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000004cae7d83b8 mem-ID=0 size=8 element-size=8 type=Data data=da0238c750018096
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x4cae7d83b8 end_addr=0x4cae7d83bf
[notice]{DataBlock::Clear} data units are cleared!
[info]{RegisterReserver::ReserveRegister} Reserving register: v13, access: Write, reserve type: User
[info]{Generator::AddLoadRegisterAmbleRequests} register v13 should be reserved now: 1
[info]{RegisterReserver::ReserveRegister} Reserving register: x11, access: Write, reserve type: User
[info]{Generator::AddLoadRegisterAmbleRequests} register x11 should be reserved now: 1
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0xe65 value 0xe65
[info] opname=rd
[notice]Committing instruction "LUI x13, 3685" at 0x8001187c=>[0]0x8001187c (0xe656b7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008001187c mem-ID=0 size=4 element-size=4 type=Instruction data=b756e600
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8001187c end_addr=0x8001187f
[info]current dest entropy:9, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x13 value 0xe65000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011880
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x79b value 0x79b
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x13, x13, 1947" at 0x80011880=>[0]0x80011880 (0x79b6869b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011880 mem-ID=0 size=4 element-size=4 type=Instruction data=9b86b679
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011880 end_addr=0x80011883
[info]current source entropy:1, resource type: 0
[info]current dest entropy:9, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x13 value 0xe6579b, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011884
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xe value 0xe
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x13, x13, 0xe" at 0x80011884=>[0]0x80011884 (0xe69693) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011884 mem-ID=0 size=4 element-size=4 type=Instruction data=9396e600
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011884 end_addr=0x80011887
[info]current source entropy:1, resource type: 0
[info]current dest entropy:9, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x13 value 0x3995e6c000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011888
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x980 value 0x980
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x13, x13, -1664" at 0x80011888=>[0]0x80011888 (0x98068693) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011888 mem-ID=0 size=4 element-size=4 type=Instruction data=93860698
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011888 end_addr=0x8001188b
[notice]retire dest stage: e, access: 0x9, size: 1, type: 0
[info]current source entropy:1, resource type: 0
[info]current dest entropy:8, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x13 value 0x3995e6b980, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x8001188c
[notice]Generating: VL1RE8.V##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[debug]choice tree name: Data alignment choice name: Aligned set weight: 50
[debug]choice tree name: Data alignment choice name: Unaligned set weight: 14
[info]constraint already forced, ignore reservation check
[info] opname=vd
[info] opname=LoadStore-rs1
[notice]Operand : LoadStore-rs1 mask 0x0 value 0x0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x0=>part 1 PA [0]0x0 size=1, part 2 PA [0]0x0 size=0
[notice]Committing instruction "VL1RE8.V v12, x13" at 0x8001188c=>[0]0x8001188c (0x2868607) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008001188c mem-ID=0 size=4 element-size=4 type=Instruction data=07868602
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8001188c end_addr=0x8001188f
[info]current source entropy:1, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011890
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v12_0 value 0x9680016589a21164, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v12_1 value 0x9680017b2cb73fa6, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v12_2 value 0x968001213feec290, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v12_3 value 0x968001428e3c8378, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v12_4 value 0x9680018dbd52c6f2, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v12_5 value 0x968001637ddf5da8, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v12_6 value 0x96800145e0842b12, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v12_7 value 0x9680016a4690ee56, mask 0xffffffffffffffff
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x996 value 0x996
[info] opname=rd
[notice]Committing instruction "LUI x6, 2454" at 0x80011890=>[0]0x80011890 (0x996337) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011890 mem-ID=0 size=4 element-size=4 type=Instruction data=37639900
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011890 end_addr=0x80011893
[info]current dest entropy:7, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x6 value 0x996000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011894
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xcfb value 0xcfb
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x6, x6, -773" at 0x80011894=>[0]0x80011894 (0xcfb3031b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011894 mem-ID=0 size=4 element-size=4 type=Instruction data=1b03b3cf
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011894 end_addr=0x80011897
[info]current source entropy:2, resource type: 0
[info]current dest entropy:8, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x6 value 0x995cfb, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011898
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xf value 0xf
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x6, x6, 0xf" at 0x80011898=>[0]0x80011898 (0xf31313) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011898 mem-ID=0 size=4 element-size=4 type=Instruction data=1313f300
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011898 end_addr=0x8001189b
[notice]retire dest stage: 12, access: 0x1c, size: 1, type: 0
[info]current source entropy:2, resource type: 0
[info]current dest entropy:7, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x6 value 0x4cae7d8000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x8001189c
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x380 value 0x380
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x6, x6, 896" at 0x8001189c=>[0]0x8001189c (0x38030313) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008001189c mem-ID=0 size=4 element-size=4 type=Instruction data=13030338
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8001189c end_addr=0x8001189f
[info]current source entropy:2, resource type: 0
[info]current dest entropy:7, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x6 value 0x4cae7d8380, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800118a0
[notice]Generating: VL1RE8.V##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[debug]choice tree name: Data alignment choice name: Aligned set weight: 50
[debug]choice tree name: Data alignment choice name: Unaligned set weight: 14
[info]constraint already forced, ignore reservation check
[info] opname=vd
[info] opname=LoadStore-rs1
[notice]Operand : LoadStore-rs1 mask 0x0 value 0x0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x0=>part 1 PA [0]0x0 size=1, part 2 PA [0]0x0 size=0
[notice]Committing instruction "VL1RE8.V v13, x6" at 0x800118a0=>[0]0x800118a0 (0x2830687) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800118a0 mem-ID=0 size=4 element-size=4 type=Instruction data=87068302
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800118a0 end_addr=0x800118a3
[info]current source entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800118a4
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v13_0 value 0x9680012b10953814, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v13_1 value 0x9680015bc82b7f42, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v13_2 value 0x96800145825c415a, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v13_3 value 0x9680015dedf3681a, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v13_4 value 0x96800195901b407e, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v13_5 value 0x968001593342eea6, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v13_6 value 0x968001970ace42e6, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v13_7 value 0x96800150c73802da, mask 0xffffffffffffffff
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x34c0 value 0x34c0
[info] opname=rd
[notice]Committing instruction "LUI x11, 13504" at 0x800118a4=>[0]0x800118a4 (0x34c05b7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800118a4 mem-ID=0 size=4 element-size=4 type=Instruction data=b7054c03
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800118a4 end_addr=0x800118a7
[info]current dest entropy:6, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x11 value 0x34c0000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800118a8
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xff7 value 0xff7
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x11, x11, -9" at 0x800118a8=>[0]0x800118a8 (0xff75859b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800118a8 mem-ID=0 size=4 element-size=4 type=Instruction data=9b8575ff
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800118a8 end_addr=0x800118ab
[notice]retire dest stage: 16, access: 0x7, size: 1, type: 0
[info]current source entropy:3, resource type: 0
[info]current dest entropy:6, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x11 value 0x34bfff7, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800118ac
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xd value 0xd
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x11, x11, 0xd" at 0x800118ac=>[0]0x800118ac (0xd59593) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800118ac mem-ID=0 size=4 element-size=4 type=Instruction data=9395d500
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800118ac end_addr=0x800118af
[info]current source entropy:3, resource type: 0
[info]current dest entropy:6, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x11 value 0x697ffee000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800118b0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x517 value 0x517
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x11, x11, 1303" at 0x800118b0=>[0]0x800118b0 (0x51758593) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800118b0 mem-ID=0 size=4 element-size=4 type=Instruction data=93857551
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800118b0 end_addr=0x800118b3
[info]current source entropy:3, resource type: 0
[info]current dest entropy:6, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x11 value 0x697ffee517, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800118b4
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x11, x11, 0xc" at 0x800118b4=>[0]0x800118b4 (0xc59593) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800118b4 mem-ID=0 size=4 element-size=4 type=Instruction data=9395c500
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800118b4 end_addr=0x800118b7
[info]current source entropy:3, resource type: 0
[info]current dest entropy:6, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x11 value 0x697ffee517000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800118b8
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x4a9 value 0x4a9
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x11, x11, 1193" at 0x800118b8=>[0]0x800118b8 (0x4a958593) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800118b8 mem-ID=0 size=4 element-size=4 type=Instruction data=9385954a
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800118b8 end_addr=0x800118bb
[notice]retire dest stage: 1a, access: 0xe, size: 1, type: 0
[info]current source entropy:3, resource type: 0
[info]current dest entropy:5, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x11 value 0x697ffee5174a9, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800118bc
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x11, x11, 0xc" at 0x800118bc=>[0]0x800118bc (0xc59593) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800118bc mem-ID=0 size=4 element-size=4 type=Instruction data=9395c500
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800118bc end_addr=0x800118bf
[info]current source entropy:3, resource type: 0
[info]current dest entropy:5, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x11 value 0x697ffee5174a9000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800118c0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x460 value 0x460
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x11, x11, 1120" at 0x800118c0=>[0]0x800118c0 (0x46058593) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800118c0 mem-ID=0 size=4 element-size=4 type=Instruction data=93850546
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800118c0 end_addr=0x800118c3
[info]current source entropy:3, resource type: 0
[info]current dest entropy:5, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x11 value 0x697ffee5174a9460, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800118c4
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : CommitInstruction
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4aa0eca5c4=>part 1 PA [0]0x4aa0eca5c4 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4aa0eca5c4=>part 1 PA [0]0x4aa0eca5c4 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4aa0eca5c4=>part 1 PA [0]0x4aa0eca5c4 size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0xa0e0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4aa0eca5c4=>part 1 PA [0]0x4aa0eca5c4 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000004aa0eca5c4 mem-ID=0 size=2 element-size=2 type=Data data=e0a0
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x4aa0eca5c4 end_addr=0x4aa0eca5c5
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x604401d406=>part 1 PA [0]0x604401d406 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x604401d406=>part 1 PA [0]0x604401d406 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x604401d406=>part 1 PA [0]0x604401d406 size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0xfa4
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x604401d406=>part 1 PA [0]0x604401d406 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000604401d406 mem-ID=0 size=2 element-size=2 type=Data data=a40f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x604401d406 end_addr=0x604401d407
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6573956f0=>part 1 PA [0]0x6573956f0 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6573956f0=>part 1 PA [0]0x6573956f0 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6573956f0=>part 1 PA [0]0x6573956f0 size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateBranchPageRequest} exception type: InstructionPageFault exception name: InstructionPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x8e5a
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6573956f0=>part 1 PA [0]0x6573956f0 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000006573956f0 mem-ID=0 size=2 element-size=2 type=Data data=5a8e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6573956f0 end_addr=0x6573956f1
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x27a58717d8=>part 1 PA [0]0x27a58717d8 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x27a58717d8=>part 1 PA [0]0x27a58717d8 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x27a58717d8=>part 1 PA [0]0x27a58717d8 size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x24da
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x27a58717d8=>part 1 PA [0]0x27a58717d8 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000027a58717d8 mem-ID=0 size=2 element-size=2 type=Data data=da24
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x27a58717d8 end_addr=0x27a58717d9
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x72d49d5b52=>part 1 PA [0]0x72d49d5b52 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x72d49d5b52=>part 1 PA [0]0x72d49d5b52 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x72d49d5b52=>part 1 PA [0]0x72d49d5b52 size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x1942
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x72d49d5b52=>part 1 PA [0]0x72d49d5b52 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000072d49d5b52 mem-ID=0 size=2 element-size=2 type=Data data=4219
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x72d49d5b52 end_addr=0x72d49d5b53
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x489529f208=>part 1 PA [0]0x489529f208 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x489529f208=>part 1 PA [0]0x489529f208 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x489529f208=>part 1 PA [0]0x489529f208 size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x3c46
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x489529f208=>part 1 PA [0]0x489529f208 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000489529f208 mem-ID=0 size=2 element-size=2 type=Data data=463c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x489529f208 end_addr=0x489529f209
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2af7cebf72=>part 1 PA [0]0x2af7cebf72 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2af7cebf72=>part 1 PA [0]0x2af7cebf72 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2af7cebf72=>part 1 PA [0]0x2af7cebf72 size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x9a26
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2af7cebf72=>part 1 PA [0]0x2af7cebf72 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000002af7cebf72 mem-ID=0 size=2 element-size=2 type=Data data=269a
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2af7cebf72 end_addr=0x2af7cebf73
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4f5ddb82b6=>part 1 PA [0]0x4f5ddb82b6 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4f5ddb82b6=>part 1 PA [0]0x4f5ddb82b6 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4f5ddb82b6=>part 1 PA [0]0x4f5ddb82b6 size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateBranchPageRequest} exception type: InstructionPageFault exception name: InstructionPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x6662
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4f5ddb82b6=>part 1 PA [0]0x4f5ddb82b6 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000004f5ddb82b6 mem-ID=0 size=2 element-size=2 type=Data data=6266
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x4f5ddb82b6 end_addr=0x4f5ddb82b7
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1027dfcc74=>part 1 PA [0]0x1027dfcc74 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1027dfcc74=>part 1 PA [0]0x1027dfcc74 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1027dfcc74=>part 1 PA [0]0x1027dfcc74 size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateBranchPageRequest} exception type: InstructionPageFault exception name: InstructionPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x52e6
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1027dfcc74=>part 1 PA [0]0x1027dfcc74 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001027dfcc74 mem-ID=0 size=2 element-size=2 type=Data data=e652
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1027dfcc74 end_addr=0x1027dfcc75
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x40df7613a2=>part 1 PA [0]0x40df7613a2 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x40df7613a2=>part 1 PA [0]0x40df7613a2 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x40df7613a2=>part 1 PA [0]0x40df7613a2 size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x5a7e
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x40df7613a2=>part 1 PA [0]0x40df7613a2 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000040df7613a2 mem-ID=0 size=2 element-size=2 type=Data data=7e5a
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x40df7613a2 end_addr=0x40df7613a3
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2a99a6d5ba=>part 1 PA [0]0x2a99a6d5ba size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2a99a6d5ba=>part 1 PA [0]0x2a99a6d5ba size=2, part 2 PA [32686]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2a99a6d5ba=>part 1 PA [0]0x2a99a6d5ba size=2, part 2 PA [32686]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x4a84
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2a99a6d5ba=>part 1 PA [0]0x2a99a6d5ba size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000002a99a6d5ba mem-ID=0 size=2 element-size=2 type=Data data=844a
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2a99a6d5ba end_addr=0x2a99a6d5bb
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x43053dfc7a=>part 1 PA [0]0x43053dfc7a size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x43053dfc7a=>part 1 PA [0]0x43053dfc7a size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x43053dfc7a=>part 1 PA [0]0x43053dfc7a size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x5790
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x43053dfc7a=>part 1 PA [0]0x43053dfc7a size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000043053dfc7a mem-ID=0 size=2 element-size=2 type=Data data=9057
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x43053dfc7a end_addr=0x43053dfc7b
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7aa765d4de=>part 1 PA [0]0x7aa765d4de size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7aa765d4de=>part 1 PA [0]0x7aa765d4de size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7aa765d4de=>part 1 PA [0]0x7aa765d4de size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x1b20
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7aa765d4de=>part 1 PA [0]0x7aa765d4de size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007aa765d4de mem-ID=0 size=2 element-size=2 type=Data data=201b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7aa765d4de end_addr=0x7aa765d4df
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3e4a8d8306=>part 1 PA [0]0x3e4a8d8306 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3e4a8d8306=>part 1 PA [0]0x3e4a8d8306 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3e4a8d8306=>part 1 PA [0]0x3e4a8d8306 size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x98cc
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3e4a8d8306=>part 1 PA [0]0x3e4a8d8306 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000003e4a8d8306 mem-ID=0 size=2 element-size=2 type=Data data=cc98
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3e4a8d8306 end_addr=0x3e4a8d8307
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7c2218d746=>part 1 PA [0]0x7c2218d746 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7c2218d746=>part 1 PA [0]0x7c2218d746 size=2, part 2 PA [32686]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7c2218d746=>part 1 PA [0]0x7c2218d746 size=2, part 2 PA [32686]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0xaae6
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7c2218d746=>part 1 PA [0]0x7c2218d746 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007c2218d746 mem-ID=0 size=2 element-size=2 type=Data data=e6aa
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7c2218d746 end_addr=0x7c2218d747
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x35de82973a=>part 1 PA [0]0x35de82973a size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x35de82973a=>part 1 PA [0]0x35de82973a size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x35de82973a=>part 1 PA [0]0x35de82973a size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x35de82973a=>part 1 PA [0]0x35de82973a size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000035de82973a mem-ID=0 size=2 element-size=2 type=Data data=c81a
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x35de82973a end_addr=0x35de82973b
[notice]Committing instruction "VLOXEI64.V v2, x11, v12, Unmasked" at 0x800118c4=>[0]0x800118c4 (0xec5f107) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800118c4 mem-ID=0 size=4 element-size=4 type=Instruction data=07f1c50e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800118c4 end_addr=0x800118c7
[info]current source entropy:3, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800118c8
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v2_0 value 0x24da8e5a0fa4a0e0, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v2_1 value 0x66629a263c461942, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v2_2 value 0x57904a845a7e52e6, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v2_3 value 0x1ac8aae698cc1b20, mask 0xffffffffffffffff
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : RegisterReservation
[info]{RegisterReserver::UnreserveRegister} Unreserve register: v12, access: Write, reserve type: User
[info]{GenSequenceAgent::RegisterReservation} register reservation do? 0 reg v12 attrs Write is reserved? 0
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : RegisterReservation
[info]{RegisterReserver::UnreserveRegister} Unreserve register: v13, access: Write, reserve type: User
[info]{GenSequenceAgent::RegisterReservation} register reservation do? 0 reg v13 attrs Write is reserved? 0
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : RegisterReservation
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x11, access: Write, reserve type: User
[info]{GenSequenceAgent::RegisterReservation} register reservation do? 0 reg x11 attrs Write is reserved? 0
[notice]GenQueryAgent::HandleQuery : InstructionRecord
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 2
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 5
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]Generating: VSUXEI64.V##RISCV
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[debug]choice tree name: Data alignment choice name: Aligned set weight: 50
[debug]choice tree name: Data alignment choice name: Unaligned set weight: 14
[info] opname=vs3
[info]Operand vs3 No Dependency constraint
[info] opname=vm
[info] opname=LoadStore-rs1-vs2
[notice]Operand : LoadStore-rs1-vs2 mask 0x0 value 0x0
[info]Operand rs1 No Dependency constraint
[info]Operand vs2 No Dependency constraint
[notice]{VectorIndexedLoadStoreOperand::GenerateWithPreamble} generated target address 0x29542ece5f alignment 1 data size 2 base value 0xd2cb707b85016877
[info]{AddressingOperand::Generate} generated with preamble
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} preventing all data page faults.
[notice]{DataBlock::Setup} generate data block start address...0x6d23e7d540 with size:64 and align:64
[notice]{DataBlock::Setup} allocate memory for value:0x2d348fadcf2d65e8 size:0x8 Big endian:0x0 to memory:0x6d23e7d540 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000006d23e7d540 mem-ID=0 size=8 element-size=8 type=Data data=e8652dcfad8f342d
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6d23e7d540 end_addr=0x6d23e7d547
[notice]{DataBlock::Setup} allocate memory for value:0x2d348fbb8f88ce95 size:0x8 Big endian:0x0 to memory:0x6d23e7d548 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000006d23e7d548 mem-ID=0 size=8 element-size=8 type=Data data=95ce888fbb8f342d
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6d23e7d548 end_addr=0x6d23e7d54f
[notice]{DataBlock::Setup} allocate memory for value:0x2d348fecf84f10f3 size:0x8 Big endian:0x0 to memory:0x6d23e7d550 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000006d23e7d550 mem-ID=0 size=8 element-size=8 type=Data data=f3104ff8ec8f342d
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6d23e7d550 end_addr=0x6d23e7d557
[notice]{DataBlock::Setup} allocate memory for value:0x2d348fcb1bce97d2 size:0x8 Big endian:0x0 to memory:0x6d23e7d558 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000006d23e7d558 mem-ID=0 size=8 element-size=8 type=Data data=d297ce1bcb8f342d
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6d23e7d558 end_addr=0x6d23e7d55f
[notice]{DataBlock::Setup} allocate memory for value:0x2d348fa56fb34326 size:0x8 Big endian:0x0 to memory:0x6d23e7d560 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000006d23e7d560 mem-ID=0 size=8 element-size=8 type=Data data=2643b36fa58f342d
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6d23e7d560 end_addr=0x6d23e7d567
[notice]{DataBlock::Setup} allocate memory for value:0x2d348fcda2d4286a size:0x8 Big endian:0x0 to memory:0x6d23e7d568 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000006d23e7d568 mem-ID=0 size=8 element-size=8 type=Data data=6a28d4a2cd8f342d
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6d23e7d568 end_addr=0x6d23e7d56f
[notice]{DataBlock::Setup} allocate memory for value:0x2d348f963f107232 size:0x8 Big endian:0x0 to memory:0x6d23e7d570 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000006d23e7d570 mem-ID=0 size=8 element-size=8 type=Data data=3272103f968f342d
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6d23e7d570 end_addr=0x6d23e7d577
[notice]{DataBlock::Setup} allocate memory for value:0x2d348fec6a174d29 size:0x8 Big endian:0x0 to memory:0x6d23e7d578 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000006d23e7d578 mem-ID=0 size=8 element-size=8 type=Data data=294d176aec8f342d
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6d23e7d578 end_addr=0x6d23e7d57f
[notice]{DataBlock::Clear} data units are cleared!
[info]{RegisterReserver::ReserveRegister} Reserving register: v8, access: Write, reserve type: User
[info]{Generator::AddLoadRegisterAmbleRequests} register v8 should be reserved now: 1
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} preventing all data page faults.
[notice]{DataBlock::Setup} generate data block start address...0x29c81eba40 with size:64 and align:64
[notice]{DataBlock::Setup} allocate memory for value:0x2d348fac590af9f5 size:0x8 Big endian:0x0 to memory:0x29c81eba40 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000029c81eba40 mem-ID=0 size=8 element-size=8 type=Data data=f5f90a59ac8f342d
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x29c81eba40 end_addr=0x29c81eba47
[notice]{DataBlock::Setup} allocate memory for value:0x2d348fb1f5322303 size:0x8 Big endian:0x0 to memory:0x29c81eba48 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000029c81eba48 mem-ID=0 size=8 element-size=8 type=Data data=032332f5b18f342d
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x29c81eba48 end_addr=0x29c81eba4f
[notice]{DataBlock::Setup} allocate memory for value:0x2d348fd9f081da51 size:0x8 Big endian:0x0 to memory:0x29c81eba50 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000029c81eba50 mem-ID=0 size=8 element-size=8 type=Data data=51da81f0d98f342d
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x29c81eba50 end_addr=0x29c81eba57
[notice]{DataBlock::Setup} allocate memory for value:0x2d348ff8afc4994e size:0x8 Big endian:0x0 to memory:0x29c81eba58 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000029c81eba58 mem-ID=0 size=8 element-size=8 type=Data data=4e99c4aff88f342d
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x29c81eba58 end_addr=0x29c81eba5f
[notice]{DataBlock::Setup} allocate memory for value:0x2d348fbd2a9407dc size:0x8 Big endian:0x0 to memory:0x29c81eba60 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000029c81eba60 mem-ID=0 size=8 element-size=8 type=Data data=dc07942abd8f342d
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x29c81eba60 end_addr=0x29c81eba67
[notice]{DataBlock::Setup} allocate memory for value:0x2d348f8d5bc463ad size:0x8 Big endian:0x0 to memory:0x29c81eba68 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000029c81eba68 mem-ID=0 size=8 element-size=8 type=Data data=ad63c45b8d8f342d
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x29c81eba68 end_addr=0x29c81eba6f
[notice]{DataBlock::Setup} allocate memory for value:0x2d3490039a9b8681 size:0x8 Big endian:0x0 to memory:0x29c81eba70 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000029c81eba70 mem-ID=0 size=8 element-size=8 type=Data data=81869b9a0390342d
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x29c81eba70 end_addr=0x29c81eba77
[notice]{DataBlock::Setup} allocate memory for value:0x2d348fd19f2de388 size:0x8 Big endian:0x0 to memory:0x29c81eba78 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000029c81eba78 mem-ID=0 size=8 element-size=8 type=Data data=88e32d9fd18f342d
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x29c81eba78 end_addr=0x29c81eba7f
[notice]{DataBlock::Clear} data units are cleared!
[info]{RegisterReserver::ReserveRegister} Reserving register: v9, access: Write, reserve type: User
[info]{Generator::AddLoadRegisterAmbleRequests} register v9 should be reserved now: 1
[info]{RegisterReserver::ReserveRegister} Reserving register: x21, access: Write, reserve type: User
[info]{Generator::AddLoadRegisterAmbleRequests} register x21 should be reserved now: 1
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x6d24 value 0x6d24
[info] opname=rd
[notice]Committing instruction "LUI x13, 27940" at 0x800118c8=>[0]0x800118c8 (0x6d246b7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800118c8 mem-ID=0 size=4 element-size=4 type=Instruction data=b746d206
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800118c8 end_addr=0x800118cb
[notice]retire dest stage: 1e, access: 0x1f, size: 1, type: 0
[info]current dest entropy:3, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x13 value 0x6d24000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800118cc
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xe7d value 0xe7d
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x13, x13, -387" at 0x800118cc=>[0]0x800118cc (0xe7d6869b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800118cc mem-ID=0 size=4 element-size=4 type=Instruction data=9b86d6e7
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800118cc end_addr=0x800118cf
[info]current source entropy:3, resource type: 0
[info]current dest entropy:4, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x13 value 0x6d23e7d, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800118d0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x13, x13, 0xc" at 0x800118d0=>[0]0x800118d0 (0xc69693) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800118d0 mem-ID=0 size=4 element-size=4 type=Instruction data=9396c600
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800118d0 end_addr=0x800118d3
[info]current source entropy:3, resource type: 0
[info]current dest entropy:4, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x13 value 0x6d23e7d000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800118d4
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x540 value 0x540
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x13, x13, 1344" at 0x800118d4=>[0]0x800118d4 (0x54068693) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800118d4 mem-ID=0 size=4 element-size=4 type=Instruction data=93860654
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800118d4 end_addr=0x800118d7
[info]current source entropy:3, resource type: 0
[info]current dest entropy:4, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x13 value 0x6d23e7d540, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800118d8
[notice]Generating: VL1RE8.V##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[debug]choice tree name: Data alignment choice name: Aligned set weight: 50
[debug]choice tree name: Data alignment choice name: Unaligned set weight: 14
[info]constraint already forced, ignore reservation check
[info] opname=vd
[info] opname=LoadStore-rs1
[notice]Operand : LoadStore-rs1 mask 0x0 value 0x0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x0=>part 1 PA [0]0x0 size=1, part 2 PA [0]0x0 size=0
[notice]Committing instruction "VL1RE8.V v8, x13" at 0x800118d8=>[0]0x800118d8 (0x2868407) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800118d8 mem-ID=0 size=4 element-size=4 type=Instruction data=07848602
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800118d8 end_addr=0x800118db
[info]current source entropy:3, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800118dc
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v8_0 value 0x2d348fadcf2d65e8, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v8_1 value 0x2d348fbb8f88ce95, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v8_2 value 0x2d348fecf84f10f3, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v8_3 value 0x2d348fcb1bce97d2, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v8_4 value 0x2d348fa56fb34326, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v8_5 value 0x2d348fcda2d4286a, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v8_6 value 0x2d348f963f107232, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v8_7 value 0x2d348fec6a174d29, mask 0xffffffffffffffff
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0xa72 value 0xa72
[info] opname=rd
[notice]Committing instruction "LUI x1, 2674" at 0x800118dc=>[0]0x800118dc (0xa720b7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800118dc mem-ID=0 size=4 element-size=4 type=Instruction data=b720a700
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800118dc end_addr=0x800118df
[info]current dest entropy:3, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x1 value 0xa72000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800118e0
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x7b value 0x7b
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x1, x1, 123" at 0x800118e0=>[0]0x800118e0 (0x7b0809b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800118e0 mem-ID=0 size=4 element-size=4 type=Instruction data=9b80b007
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800118e0 end_addr=0x800118e3
[info]current source entropy:4, resource type: 0
[info]current dest entropy:4, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x1 value 0xa7207b, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800118e4
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xe value 0xe
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x1, x1, 0xe" at 0x800118e4=>[0]0x800118e4 (0xe09093) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800118e4 mem-ID=0 size=4 element-size=4 type=Instruction data=9390e000
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800118e4 end_addr=0x800118e7
[info]current source entropy:4, resource type: 0
[info]current dest entropy:4, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x1 value 0x29c81ec000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800118e8
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xa40 value 0xa40
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x1, x1, -1472" at 0x800118e8=>[0]0x800118e8 (0xa4008093) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800118e8 mem-ID=0 size=4 element-size=4 type=Instruction data=938000a4
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800118e8 end_addr=0x800118eb
[notice]retire dest stage: 6, access: 0x1d, size: 1, type: 0
[info]current source entropy:4, resource type: 0
[info]current dest entropy:3, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x1 value 0x29c81eba40, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800118ec
[notice]Generating: VL1RE8.V##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[debug]choice tree name: Data alignment choice name: Aligned set weight: 50
[debug]choice tree name: Data alignment choice name: Unaligned set weight: 14
[info]constraint already forced, ignore reservation check
[info] opname=vd
[info] opname=LoadStore-rs1
[notice]Operand : LoadStore-rs1 mask 0x0 value 0x0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x0=>part 1 PA [0]0x0 size=1, part 2 PA [0]0x0 size=0
[notice]Committing instruction "VL1RE8.V v9, x1" at 0x800118ec=>[0]0x800118ec (0x2808487) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800118ec mem-ID=0 size=4 element-size=4 type=Instruction data=87848002
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800118ec end_addr=0x800118ef
[info]current source entropy:4, resource type: 0
[info]{AccessEntropy::UpdateState} Dest dependence turned OFF from Stable
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800118f0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v9_0 value 0x2d348fac590af9f5, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v9_1 value 0x2d348fb1f5322303, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v9_2 value 0x2d348fd9f081da51, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v9_3 value 0x2d348ff8afc4994e, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v9_4 value 0x2d348fbd2a9407dc, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v9_5 value 0x2d348f8d5bc463ad, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v9_6 value 0x2d3490039a9b8681, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v9_7 value 0x2d348fd19f2de388, mask 0xffffffffffffffff
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x1a59 value 0x1a59
[info] opname=rd
[notice]Committing instruction "LUI x21, 6745" at 0x800118f0=>[0]0x800118f0 (0x1a59ab7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800118f0 mem-ID=0 size=4 element-size=4 type=Instruction data=b79aa501
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800118f0 end_addr=0x800118f3
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x21 value 0x1a59000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800118f4
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x6e1 value 0x6e1
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x21, x21, 1761" at 0x800118f4=>[0]0x800118f4 (0x6e1a8a9b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800118f4 mem-ID=0 size=4 element-size=4 type=Instruction data=9b8a1a6e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800118f4 end_addr=0x800118f7
[info]current source entropy:5, resource type: 0
[info]current dest entropy:3, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x21 value 0x1a596e1, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800118f8
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xf value 0xf
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x21, x21, 0xf" at 0x800118f8=>[0]0x800118f8 (0xfa9a93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800118f8 mem-ID=0 size=4 element-size=4 type=Instruction data=939afa00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800118f8 end_addr=0x800118fb
[notice]retire dest stage: a, access: 0x11, size: 1, type: 0
[info]current source entropy:5, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x21 value 0xd2cb708000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800118fc
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xb85 value 0xb85
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x21, x21, -1147" at 0x800118fc=>[0]0x800118fc (0xb85a8a93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800118fc mem-ID=0 size=4 element-size=4 type=Instruction data=938a5ab8
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800118fc end_addr=0x800118ff
[info]current source entropy:5, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x21 value 0xd2cb707b85, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011900
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x21, x21, 0xc" at 0x80011900=>[0]0x80011900 (0xca9a93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011900 mem-ID=0 size=4 element-size=4 type=Instruction data=939aca00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011900 end_addr=0x80011903
[info]current source entropy:5, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x21 value 0xd2cb707b85000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011904
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x17 value 0x17
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x21, x21, 23" at 0x80011904=>[0]0x80011904 (0x17a8a93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011904 mem-ID=0 size=4 element-size=4 type=Instruction data=938a7a01
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011904 end_addr=0x80011907
[info]current source entropy:5, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x21 value 0xd2cb707b85017, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011908
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x21, x21, 0xc" at 0x80011908=>[0]0x80011908 (0xca9a93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011908 mem-ID=0 size=4 element-size=4 type=Instruction data=939aca00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011908 end_addr=0x8001190b
[info]current source entropy:5, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x21 value 0xd2cb707b85017000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x8001190c
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x877 value 0x877
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x21, x21, -1929" at 0x8001190c=>[0]0x8001190c (0x877a8a93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008001190c mem-ID=0 size=4 element-size=4 type=Instruction data=938a7a87
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8001190c end_addr=0x8001190f
[info]current source entropy:5, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x21 value 0xd2cb707b85016877, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011910
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : CommitInstruction
[info]{GenInstructionAgent::HandleNotification} new register initialization: v24
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x29542ece5f=>part 1 PA [0]0x29542ece5f size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x29542ece5f=>part 1 PA [0]0x29542ece5f size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x29542ece5f=>part 1 PA [0]0x29542ece5f size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x29542ece5f=>part 1 PA [0]0x29542ece5f size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000029542ece5f mem-ID=0 size=2 element-size=2 type=Data data=2ac3
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x29542ece5f end_addr=0x29542ece60
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x37148a370c=>part 1 PA [0]0x37148a370c size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x37148a370c=>part 1 PA [0]0x37148a370c size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x37148a370c=>part 1 PA [0]0x37148a370c size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x37148a370c=>part 1 PA [0]0x37148a370c size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000037148a370c mem-ID=0 size=2 element-size=2 type=Data data=6c2a
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x37148a370c end_addr=0x37148a370d
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x687d50796a=>part 1 PA [0]0x687d50796a size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x687d50796a=>part 1 PA [0]0x687d50796a size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x687d50796a=>part 1 PA [0]0x687d50796a size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x687d50796a=>part 1 PA [0]0x687d50796a size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000687d50796a mem-ID=0 size=2 element-size=2 type=Data data=c292
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x687d50796a end_addr=0x687d50796b
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x46a0d00049=>part 1 PA [0]0x46a0d00049 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x46a0d00049=>part 1 PA [0]0x46a0d00049 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x46a0d00049=>part 1 PA [0]0x46a0d00049 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x46a0d00049=>part 1 PA [0]0x46a0d00049 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000046a0d00049 mem-ID=0 size=2 element-size=2 type=Data data=ad42
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x46a0d00049 end_addr=0x46a0d0004a
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x20f4b4ab9d=>part 1 PA [0]0x20f4b4ab9d size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x20f4b4ab9d=>part 1 PA [0]0x20f4b4ab9d size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x20f4b4ab9d=>part 1 PA [0]0x20f4b4ab9d size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x20f4b4ab9d=>part 1 PA [0]0x20f4b4ab9d size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000020f4b4ab9d mem-ID=0 size=2 element-size=2 type=Data data=e83f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x20f4b4ab9d end_addr=0x20f4b4ab9e
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4927d590e1=>part 1 PA [0]0x4927d590e1 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4927d590e1=>part 1 PA [0]0x4927d590e1 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4927d590e1=>part 1 PA [0]0x4927d590e1 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4927d590e1=>part 1 PA [0]0x4927d590e1 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000004927d590e1 mem-ID=0 size=2 element-size=2 type=Data data=0ed7
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x4927d590e1 end_addr=0x4927d590e2
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x11c411daa9=>part 1 PA [0]0x11c411daa9 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x11c411daa9=>part 1 PA [0]0x11c411daa9 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x11c411daa9=>part 1 PA [0]0x11c411daa9 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x11c411daa9=>part 1 PA [0]0x11c411daa9 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000011c411daa9 mem-ID=0 size=2 element-size=2 type=Data data=43a0
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x11c411daa9 end_addr=0x11c411daaa
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x67ef18b5a0=>part 1 PA [0]0x67ef18b5a0 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x67ef18b5a0=>part 1 PA [0]0x67ef18b5a0 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x67ef18b5a0=>part 1 PA [0]0x67ef18b5a0 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x67ef18b5a0=>part 1 PA [0]0x67ef18b5a0 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000067ef18b5a0 mem-ID=0 size=2 element-size=2 type=Data data=33e6
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x67ef18b5a0 end_addr=0x67ef18b5a1
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x27de0c626c=>part 1 PA [0]0x27de0c626c size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x27de0c626c=>part 1 PA [0]0x27de0c626c size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x27de0c626c=>part 1 PA [0]0x27de0c626c size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x27de0c626c=>part 1 PA [0]0x27de0c626c size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000027de0c626c mem-ID=0 size=2 element-size=2 type=Data data=ec54
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x27de0c626c end_addr=0x27de0c626d
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2d7a338b7a=>part 1 PA [0]0x2d7a338b7a size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2d7a338b7a=>part 1 PA [0]0x2d7a338b7a size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2d7a338b7a=>part 1 PA [0]0x2d7a338b7a size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2d7a338b7a=>part 1 PA [0]0x2d7a338b7a size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000002d7a338b7a mem-ID=0 size=2 element-size=2 type=Data data=f95e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2d7a338b7a end_addr=0x2d7a338b7b
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x55758342c8=>part 1 PA [0]0x55758342c8 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x55758342c8=>part 1 PA [0]0x55758342c8 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x55758342c8=>part 1 PA [0]0x55758342c8 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x55758342c8=>part 1 PA [0]0x55758342c8 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000055758342c8 mem-ID=0 size=2 element-size=2 type=Data data=89ad
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x55758342c8 end_addr=0x55758342c9
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7434c601c5=>part 1 PA [0]0x7434c601c5 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7434c601c5=>part 1 PA [0]0x7434c601c5 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7434c601c5=>part 1 PA [0]0x7434c601c5 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7434c601c5=>part 1 PA [0]0x7434c601c5 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007434c601c5 mem-ID=0 size=2 element-size=2 type=Data data=9ebf
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7434c601c5 end_addr=0x7434c601c6
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x38af957053=>part 1 PA [0]0x38af957053 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x38af957053=>part 1 PA [0]0x38af957053 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x38af957053=>part 1 PA [0]0x38af957053 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x38af957053=>part 1 PA [0]0x38af957053 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000038af957053 mem-ID=0 size=2 element-size=2 type=Data data=cf49
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x38af957053 end_addr=0x38af957054
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x8e0c5cc24=>part 1 PA [0]0x8e0c5cc24 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x8e0c5cc24=>part 1 PA [0]0x8e0c5cc24 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x8e0c5cc24=>part 1 PA [0]0x8e0c5cc24 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x8e0c5cc24=>part 1 PA [0]0x8e0c5cc24 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000008e0c5cc24 mem-ID=0 size=2 element-size=2 type=Data data=a0e9
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8e0c5cc24 end_addr=0x8e0c5cc25
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7f1f9ceef8=>part 1 PA [0]0x7f1f9ceef8 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7f1f9ceef8=>part 1 PA [0]0x7f1f9ceef8 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7f1f9ceef8=>part 1 PA [0]0x7f1f9ceef8 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7f1f9ceef8=>part 1 PA [0]0x7f1f9ceef8 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007f1f9ceef8 mem-ID=0 size=2 element-size=2 type=Data data=663f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7f1f9ceef8 end_addr=0x7f1f9ceef9
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4d242f4bff=>part 1 PA [0]0x4d242f4bff size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4d242f4bff=>part 1 PA [0]0x4d242f4bff size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4d242f4bff=>part 1 PA [0]0x4d242f4bff size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4d242f4bff=>part 1 PA [0]0x4d242f4bff size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000004d242f4bff mem-ID=0 size=2 element-size=2 type=Data data=9967
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x4d242f4bff end_addr=0x4d242f4c00
[notice]Committing instruction "VSUXEI64.V v24, x21, v8, Vector result" at 0x80011910=>[0]0x80011910 (0x48afc27) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011910 mem-ID=0 size=4 element-size=4 type=Instruction data=27fc8a04
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011910 end_addr=0x80011913
[info]current source entropy:5, resource type: 0
[info]{ GenInstructionAgent::SendInitsToISS} writing register v24_0 initial value 0x3f649f571293652f
[SimApiHANDCAR::WriteRegister] v24_0 0x3f649f571293652f/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v24_1 initial value 0xa360f2058bfdac57
[SimApiHANDCAR::WriteRegister] v24_1 0xa360f2058bfdac57/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v24_2 initial value 0x5c0c6cc6bf6d7ff4
[SimApiHANDCAR::WriteRegister] v24_2 0x5c0c6cc6bf6d7ff4/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v24_3 initial value 0xcd4dcebd260d1797
[SimApiHANDCAR::WriteRegister] v24_3 0xcd4dcebd260d1797/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v24_4 initial value 0x94dc002acf2f17e9
[SimApiHANDCAR::WriteRegister] v24_4 0x94dc002acf2f17e9/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v24_5 initial value 0x1564b802b7b85c49
[SimApiHANDCAR::WriteRegister] v24_5 0x1564b802b7b85c49/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v24_6 initial value 0x4dca735669869ddc
[SimApiHANDCAR::WriteRegister] v24_6 0x4dca735669869ddc/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v24_7 initial value 0x1e2712cf8f1dfd39
[SimApiHANDCAR::WriteRegister] v24_7 0x1e2712cf8f1dfd39/0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x3a7bf00000
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mcause value 0x6, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mepc value 0x80011910, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mtval value 0x46a0d00049, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register vstart value 0x3, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register privilege value 0x3, mask 0x3
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x3a7bf00000
[notice]{GenInstructionAgent::UpdateExceptionEvent} exception ID: 0x6 attributes: 2697986121 description: enter_m
[notice]{GenExceptionAgent::HandleException} exception ID 0x6, enter_m
[notice]VM states: PrivilegeLevel=M MODE=1 MPRV=0 TVM=0 Current Regime: VmPagingRegime Regime Type:M
[notice]{GenExceptionAgentRISCV::NeedRecoveryAddress} found ec value for mcause: 6
[notice]{GenExceptionAgentRISCV::NeedRecoveryAddress} recovery_exception set to: 0
[notice]New Exception Recorded: StoreAmoAddrMisaligned. Exception taken to level 3.
[info]{GenInstructionAgent::ExecuteHandler} starting PC=0x3a7bf00000=>[Default]0x3a7bf00000 memory attributes: 0x3
[notice]Generator mode changed to: ReExe,Exception,NoEscape from: IssSim
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x0 value 0x3a7bf00004, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x3a7bf00080
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x12 value 0x6, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x3a7bf00084
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x12 value 0xc, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x3a7bf00088
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x12 value 0x6, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x3a7bf0008c
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x27 value 0x3a7bf0008c, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x3a7bf00090
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x27 value 0x3a7bf000a0, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x3a7bf00094
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x12 value 0x18, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x3a7bf00098
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x27 value 0x3a7bf000b8, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x3a7bf0009c
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x0 value 0x3a7bf000a0, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x3a7bf000b8
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x0 value 0x3a7bf000bc, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x3a7bf00104
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x27 value 0x80011910, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x3a7bf00108
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x27 value 0x80011914, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x3a7bf0010c
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mepc value 0x80011914, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x0 value 0x80011910, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x3a7bf00110
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register privilege value 0x3, mask 0x3
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011914
[notice]{GenInstructionAgent::UpdateExceptionEvent} exception ID: 0x4e attributes: 0 description: exit_mret
[notice]{GenExceptionAgent::HandleException} exception ID 0x4e, exit_mret
[notice]VM states: PrivilegeLevel=M MODE=1 MPRV=0 TVM=0 Current Regime: VmPagingRegime Regime Type:M
[notice]Generator mode changed to: IssSim from: ReExe,Exception,NoEscape
[notice]{GenInstructionAgent::ExceptionReturn} returned from exception to PC 0x80011914 re-execution? 0
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : RegisterReservation
[info]{RegisterReserver::UnreserveRegister} Unreserve register: v8, access: Write, reserve type: User
[info]{GenSequenceAgent::RegisterReservation} register reservation do? 0 reg v8 attrs Write is reserved? 0
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : RegisterReservation
[info]{RegisterReserver::UnreserveRegister} Unreserve register: v9, access: Write, reserve type: User
[info]{GenSequenceAgent::RegisterReservation} register reservation do? 0 reg v9 attrs Write is reserved? 0
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : RegisterReservation
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x21, access: Write, reserve type: User
[info]{GenSequenceAgent::RegisterReservation} register reservation do? 0 reg x21 attrs Write is reserved? 0
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x0 value 0x0
[info] opname=rd
[notice]Committing instruction "LUI x28, 0" at 0x80011914=>[0]0x80011914 (0xe37) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011914 mem-ID=0 size=4 element-size=4 type=Instruction data=370e0000
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011914 end_addr=0x80011917
[info]current dest entropy:1, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x28 value 0x0, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011918
[notice]Generating: CSRRW#register#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=csr
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "CSRRW vstart, x28, x0" at 0x80011918=>[0]0x80011918 (0x8e1073) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011918 mem-ID=0 size=4 element-size=4 type=Instruction data=73108e00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011918 end_addr=0x8001191b
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register vstart value 0x0, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x0 value 0x3, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x8001191c
[notice]GenQueryAgent::HandleQuery : InstructionRecord
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 2
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 6
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]Generating: VSUXEI32.V##RISCV
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[debug]choice tree name: Data alignment choice name: Aligned set weight: 50
[debug]choice tree name: Data alignment choice name: Unaligned set weight: 14
[info] opname=vs3
[info]Operand vs3 No Dependency constraint
[info] opname=vm
[info] opname=LoadStore-rs1-vs2
[notice]Operand : LoadStore-rs1-vs2 mask 0x0 value 0x0
[info]Operand rs1 No Dependency constraint
[info]Operand vs2 No Dependency constraint
[notice]{VectorIndexedLoadStoreOperand::GenerateWithPreamble} generated target address 0x558ce8559a alignment 2 data size 2 base value 0x54ec65c1c7
[info]{AddressingOperand::Generate} generated with preamble
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} preventing all data page faults.
[notice]{DataBlock::Setup} generate data block start address...0x954cbc4c0 with size:64 and align:64
[notice]{DataBlock::Setup} allocate memory for value:0xa08293d3 size:0x4 Big endian:0x0 to memory:0x954cbc4c0 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000000954cbc4c0 mem-ID=0 size=4 element-size=4 type=Data data=d39382a0
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x954cbc4c0 end_addr=0x954cbc4c3
[notice]{DataBlock::Setup} allocate memory for value:0x577d3d5f size:0x4 Big endian:0x0 to memory:0x954cbc4c4 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000000954cbc4c4 mem-ID=0 size=4 element-size=4 type=Data data=5f3d7d57
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x954cbc4c4 end_addr=0x954cbc4c7
[notice]{DataBlock::Setup} allocate memory for value:0x12cf0ebf size:0x4 Big endian:0x0 to memory:0x954cbc4c8 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000000954cbc4c8 mem-ID=0 size=4 element-size=4 type=Data data=bf0ecf12
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x954cbc4c8 end_addr=0x954cbc4cb
[notice]{DataBlock::Setup} allocate memory for value:0x92ef5b59 size:0x4 Big endian:0x0 to memory:0x954cbc4cc bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000000954cbc4cc mem-ID=0 size=4 element-size=4 type=Data data=595bef92
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x954cbc4cc end_addr=0x954cbc4cf
[notice]{DataBlock::Setup} allocate memory for value:0xa5658265 size:0x4 Big endian:0x0 to memory:0x954cbc4d0 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000000954cbc4d0 mem-ID=0 size=4 element-size=4 type=Data data=658265a5
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x954cbc4d0 end_addr=0x954cbc4d3
[notice]{DataBlock::Setup} allocate memory for value:0x1e1df4cb size:0x4 Big endian:0x0 to memory:0x954cbc4d4 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000000954cbc4d4 mem-ID=0 size=4 element-size=4 type=Data data=cbf41d1e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x954cbc4d4 end_addr=0x954cbc4d7
[notice]{DataBlock::Setup} allocate memory for value:0x3f1758af size:0x4 Big endian:0x0 to memory:0x954cbc4d8 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000000954cbc4d8 mem-ID=0 size=4 element-size=4 type=Data data=af58173f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x954cbc4d8 end_addr=0x954cbc4db
[notice]{DataBlock::Setup} allocate memory for value:0x24f8ff27 size:0x4 Big endian:0x0 to memory:0x954cbc4dc bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000000954cbc4dc mem-ID=0 size=4 element-size=4 type=Data data=27fff824
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x954cbc4dc end_addr=0x954cbc4df
[notice]{DataBlock::Setup} allocate memory for value:0x72fc0019 size:0x4 Big endian:0x0 to memory:0x954cbc4e0 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000000954cbc4e0 mem-ID=0 size=4 element-size=4 type=Data data=1900fc72
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x954cbc4e0 end_addr=0x954cbc4e3
[notice]{DataBlock::Setup} allocate memory for value:0xd8864bfb size:0x4 Big endian:0x0 to memory:0x954cbc4e4 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000000954cbc4e4 mem-ID=0 size=4 element-size=4 type=Data data=fb4b86d8
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x954cbc4e4 end_addr=0x954cbc4e7
[notice]{DataBlock::Setup} allocate memory for value:0x16636441 size:0x4 Big endian:0x0 to memory:0x954cbc4e8 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000000954cbc4e8 mem-ID=0 size=4 element-size=4 type=Data data=41646316
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x954cbc4e8 end_addr=0x954cbc4eb
[notice]{DataBlock::Setup} allocate memory for value:0x3ff79065 size:0x4 Big endian:0x0 to memory:0x954cbc4ec bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000000954cbc4ec mem-ID=0 size=4 element-size=4 type=Data data=6590f73f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x954cbc4ec end_addr=0x954cbc4ef
[notice]{DataBlock::Setup} allocate memory for value:0x1f42d713 size:0x4 Big endian:0x0 to memory:0x954cbc4f0 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000000954cbc4f0 mem-ID=0 size=4 element-size=4 type=Data data=13d7421f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x954cbc4f0 end_addr=0x954cbc4f3
[notice]{DataBlock::Setup} allocate memory for value:0xf3bc1139 size:0x4 Big endian:0x0 to memory:0x954cbc4f4 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000000954cbc4f4 mem-ID=0 size=4 element-size=4 type=Data data=3911bcf3
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x954cbc4f4 end_addr=0x954cbc4f7
[notice]{DataBlock::Setup} allocate memory for value:0xca2f1b35 size:0x4 Big endian:0x0 to memory:0x954cbc4f8 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000000954cbc4f8 mem-ID=0 size=4 element-size=4 type=Data data=351b2fca
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x954cbc4f8 end_addr=0x954cbc4fb
[notice]{DataBlock::Setup} allocate memory for value:0xd503c979 size:0x4 Big endian:0x0 to memory:0x954cbc4fc bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000000954cbc4fc mem-ID=0 size=4 element-size=4 type=Data data=79c903d5
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x954cbc4fc end_addr=0x954cbc4ff
[notice]{DataBlock::Clear} data units are cleared!
[info]{RegisterReserver::ReserveRegister} Reserving register: v2, access: Write, reserve type: User
[info]{Generator::AddLoadRegisterAmbleRequests} register v2 should be reserved now: 1
[info]{RegisterReserver::ReserveRegister} Reserving register: x29, access: Write, reserve type: User
[info]{Generator::AddLoadRegisterAmbleRequests} register x29 should be reserved now: 1
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x255 value 0x255
[info] opname=rd
[notice]Committing instruction "LUI x3, 597" at 0x8001191c=>[0]0x8001191c (0x2551b7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008001191c mem-ID=0 size=4 element-size=4 type=Instruction data=b7512500
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8001191c end_addr=0x8001191f
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x3 value 0x255000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011920
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x32f value 0x32f
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x3, x3, 815" at 0x80011920=>[0]0x80011920 (0x32f1819b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011920 mem-ID=0 size=4 element-size=4 type=Instruction data=9b81f132
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011920 end_addr=0x80011923
[notice]retire source stage: 14, access: 0x6, size: 1, type: 0
[info]current source entropy:6, resource type: 0
[info]current dest entropy:3, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x3 value 0x25532f, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011924
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xe value 0xe
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x3, x3, 0xe" at 0x80011924=>[0]0x80011924 (0xe19193) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011924 mem-ID=0 size=4 element-size=4 type=Instruction data=9391e100
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011924 end_addr=0x80011927
[info]current source entropy:6, resource type: 0
[info]current dest entropy:3, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x3 value 0x954cbc000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011928
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x4c0 value 0x4c0
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x3, x3, 1216" at 0x80011928=>[0]0x80011928 (0x4c018193) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011928 mem-ID=0 size=4 element-size=4 type=Instruction data=9381014c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011928 end_addr=0x8001192b
[info]current source entropy:6, resource type: 0
[info]current dest entropy:3, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x3 value 0x954cbc4c0, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x8001192c
[notice]Generating: VL1RE8.V##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[debug]choice tree name: Data alignment choice name: Aligned set weight: 50
[debug]choice tree name: Data alignment choice name: Unaligned set weight: 14
[info]constraint already forced, ignore reservation check
[info] opname=vd
[info] opname=LoadStore-rs1
[notice]Operand : LoadStore-rs1 mask 0x0 value 0x0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x0=>part 1 PA [0]0x0 size=1, part 2 PA [0]0x0 size=0
[notice]Committing instruction "VL1RE8.V v2, x3" at 0x8001192c=>[0]0x8001192c (0x2818107) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008001192c mem-ID=0 size=4 element-size=4 type=Instruction data=07818102
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8001192c end_addr=0x8001192f
[info]current source entropy:6, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011930
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v2_0 value 0x577d3d5fa08293d3, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v2_1 value 0x92ef5b5912cf0ebf, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v2_2 value 0x1e1df4cba5658265, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v2_3 value 0x24f8ff273f1758af, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v2_4 value 0xd8864bfb72fc0019, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v2_5 value 0x3ff7906516636441, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v2_6 value 0xf3bc11391f42d713, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v2_7 value 0xd503c979ca2f1b35, mask 0xffffffffffffffff
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x153b value 0x153b
[info] opname=rd
[notice]Committing instruction "LUI x29, 5435" at 0x80011930=>[0]0x80011930 (0x153beb7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011930 mem-ID=0 size=4 element-size=4 type=Instruction data=b7be5301
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011930 end_addr=0x80011933
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x29 value 0x153b000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011934
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x197 value 0x197
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x29, x29, 407" at 0x80011934=>[0]0x80011934 (0x197e8e9b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011934 mem-ID=0 size=4 element-size=4 type=Instruction data=9b8e7e19
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011934 end_addr=0x80011937
[info]current source entropy:7, resource type: 0
[info]current dest entropy:3, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x29 value 0x153b197, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011938
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xe value 0xe
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x29, x29, 0xe" at 0x80011938=>[0]0x80011938 (0xee9e93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011938 mem-ID=0 size=4 element-size=4 type=Instruction data=939eee00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011938 end_addr=0x8001193b
[info]current source entropy:7, resource type: 0
[info]current dest entropy:3, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x29 value 0x54ec65c000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x8001193c
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x1c7 value 0x1c7
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x29, x29, 455" at 0x8001193c=>[0]0x8001193c (0x1c7e8e93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008001193c mem-ID=0 size=4 element-size=4 type=Instruction data=938e7e1c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8001193c end_addr=0x8001193f
[info]current source entropy:7, resource type: 0
[info]current dest entropy:3, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x29 value 0x54ec65c1c7, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011940
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : CommitInstruction
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x558ce8559a=>part 1 PA [0]0x558ce8559a size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x558ce8559a=>part 1 PA [0]0x558ce8559a size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x558ce8559a=>part 1 PA [0]0x558ce8559a size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x558ce8559a=>part 1 PA [0]0x558ce8559a size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000558ce8559a mem-ID=0 size=2 element-size=2 type=Data data=cb69
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x558ce8559a end_addr=0x558ce8559b
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5543e2ff26=>part 1 PA [0]0x5543e2ff26 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5543e2ff26=>part 1 PA [0]0x5543e2ff26 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5543e2ff26=>part 1 PA [0]0x5543e2ff26 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5543e2ff26=>part 1 PA [0]0x5543e2ff26 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000005543e2ff26 mem-ID=0 size=2 element-size=2 type=Data data=30fa
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5543e2ff26 end_addr=0x5543e2ff27
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x54ff34d086=>part 1 PA [0]0x54ff34d086 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x54ff34d086=>part 1 PA [0]0x54ff34d086 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x54ff34d086=>part 1 PA [0]0x54ff34d086 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x54ff34d086=>part 1 PA [0]0x54ff34d086 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000054ff34d086 mem-ID=0 size=2 element-size=2 type=Data data=5f7a
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x54ff34d086 end_addr=0x54ff34d087
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x557f551d20=>part 1 PA [0]0x557f551d20 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x557f551d20=>part 1 PA [0]0x557f551d20 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x557f551d20=>part 1 PA [0]0x557f551d20 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x557f551d20=>part 1 PA [0]0x557f551d20 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000557f551d20 mem-ID=0 size=2 element-size=2 type=Data data=eab8
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x557f551d20 end_addr=0x557f551d21
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5591cb442c=>part 1 PA [0]0x5591cb442c size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5591cb442c=>part 1 PA [0]0x5591cb442c size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5591cb442c=>part 1 PA [0]0x5591cb442c size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5591cb442c=>part 1 PA [0]0x5591cb442c size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000005591cb442c mem-ID=0 size=2 element-size=2 type=Data data=6701
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5591cb442c end_addr=0x5591cb442d
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x550a83b692=>part 1 PA [0]0x550a83b692 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x550a83b692=>part 1 PA [0]0x550a83b692 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x550a83b692=>part 1 PA [0]0x550a83b692 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x550a83b692=>part 1 PA [0]0x550a83b692 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000550a83b692 mem-ID=0 size=2 element-size=2 type=Data data=6acc
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x550a83b692 end_addr=0x550a83b693
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x552b7d1a76=>part 1 PA [0]0x552b7d1a76 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x552b7d1a76=>part 1 PA [0]0x552b7d1a76 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x552b7d1a76=>part 1 PA [0]0x552b7d1a76 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x552b7d1a76=>part 1 PA [0]0x552b7d1a76 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000552b7d1a76 mem-ID=0 size=2 element-size=2 type=Data data=dca6
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x552b7d1a76 end_addr=0x552b7d1a77
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x55115ec0ee=>part 1 PA [0]0x55115ec0ee size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x55115ec0ee=>part 1 PA [0]0x55115ec0ee size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x55115ec0ee=>part 1 PA [0]0x55115ec0ee size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x55115ec0ee=>part 1 PA [0]0x55115ec0ee size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000055115ec0ee mem-ID=0 size=2 element-size=2 type=Data data=28dc
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x55115ec0ee end_addr=0x55115ec0ef
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x555f61c1e0=>part 1 PA [0]0x555f61c1e0 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x555f61c1e0=>part 1 PA [0]0x555f61c1e0 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x555f61c1e0=>part 1 PA [0]0x555f61c1e0 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x555f61c1e0=>part 1 PA [0]0x555f61c1e0 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000555f61c1e0 mem-ID=0 size=2 element-size=2 type=Data data=ca10
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x555f61c1e0 end_addr=0x555f61c1e1
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x55c4ec0dc2=>part 1 PA [0]0x55c4ec0dc2 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x55c4ec0dc2=>part 1 PA [0]0x55c4ec0dc2 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x55c4ec0dc2=>part 1 PA [0]0x55c4ec0dc2 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x55c4ec0dc2=>part 1 PA [0]0x55c4ec0dc2 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000055c4ec0dc2 mem-ID=0 size=2 element-size=2 type=Data data=a12a
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x55c4ec0dc2 end_addr=0x55c4ec0dc3
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5502c92608=>part 1 PA [0]0x5502c92608 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5502c92608=>part 1 PA [0]0x5502c92608 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5502c92608=>part 1 PA [0]0x5502c92608 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5502c92608=>part 1 PA [0]0x5502c92608 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000005502c92608 mem-ID=0 size=2 element-size=2 type=Data data=94fa
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5502c92608 end_addr=0x5502c92609
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x552c5d522c=>part 1 PA [0]0x552c5d522c size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x552c5d522c=>part 1 PA [0]0x552c5d522c size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x552c5d522c=>part 1 PA [0]0x552c5d522c size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x552c5d522c=>part 1 PA [0]0x552c5d522c size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000552c5d522c mem-ID=0 size=2 element-size=2 type=Data data=896b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x552c5d522c end_addr=0x552c5d522d
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x550ba898da=>part 1 PA [0]0x550ba898da size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x550ba898da=>part 1 PA [0]0x550ba898da size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x550ba898da=>part 1 PA [0]0x550ba898da size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x550ba898da=>part 1 PA [0]0x550ba898da size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000550ba898da mem-ID=0 size=2 element-size=2 type=Data data=7a33
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x550ba898da end_addr=0x550ba898db
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x55e021d300=>part 1 PA [0]0x55e021d300 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x55e021d300=>part 1 PA [0]0x55e021d300 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x55e021d300=>part 1 PA [0]0x55e021d300 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x55e021d300=>part 1 PA [0]0x55e021d300 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000055e021d300 mem-ID=0 size=2 element-size=2 type=Data data=c1a9
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x55e021d300 end_addr=0x55e021d301
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x55b694dcfc=>part 1 PA [0]0x55b694dcfc size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x55b694dcfc=>part 1 PA [0]0x55b694dcfc size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x55b694dcfc=>part 1 PA [0]0x55b694dcfc size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x55b694dcfc=>part 1 PA [0]0x55b694dcfc size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000055b694dcfc mem-ID=0 size=2 element-size=2 type=Data data=08c8
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x55b694dcfc end_addr=0x55b694dcfd
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x55c1698b40=>part 1 PA [0]0x55c1698b40 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x55c1698b40=>part 1 PA [0]0x55c1698b40 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x55c1698b40=>part 1 PA [0]0x55c1698b40 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x55c1698b40=>part 1 PA [0]0x55c1698b40 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000055c1698b40 mem-ID=0 size=2 element-size=2 type=Data data=f18c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x55c1698b40 end_addr=0x55c1698b41
[notice]Committing instruction "VSUXEI32.V v27, x29, v2, Unmasked" at 0x80011940=>[0]0x80011940 (0x62eeda7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011940 mem-ID=0 size=4 element-size=4 type=Instruction data=a7ed2e06
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011940 end_addr=0x80011943
[info]current source entropy:7, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011944
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x558ce8559a
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x5543e2ff26
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x54ff34d086
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x557f551d20
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x5591cb442c
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x550a83b692
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x552b7d1a76
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x55115ec0ee
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x555f61c1e0
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x55c4ec0dc2
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x5502c92608
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x552c5d522c
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x550ba898da
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x55e021d300
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x55b694dcfc
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x55c1698b40
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : RegisterReservation
[info]{RegisterReserver::UnreserveRegister} Unreserve register: v2, access: Write, reserve type: User
[info]{GenSequenceAgent::RegisterReservation} register reservation do? 0 reg v2 attrs Write is reserved? 0
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : RegisterReservation
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x29, access: Write, reserve type: User
[info]{GenSequenceAgent::RegisterReservation} register reservation do? 0 reg x29 attrs Write is reserved? 0
[notice]GenQueryAgent::HandleQuery : InstructionRecord
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 2
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 6
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]Generating: VSOXEI16.V##RISCV
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[debug]choice tree name: Data alignment choice name: Aligned set weight: 50
[debug]choice tree name: Data alignment choice name: Unaligned set weight: 14
[info] opname=vs3
[info]Operand vs3 No Dependency constraint
[info] opname=vm
[info] opname=LoadStore-rs1-vs2
[notice]Operand : LoadStore-rs1-vs2 mask 0x0 value 0x0
[info]{ResourceDependence::GetInterDependenceConstraint} GPR, OnSource entropy stable? 0
[info]Operand rs1 No Dependency constraint
[info]Operand vs2 No Dependency constraint
[notice]{VectorIndexedLoadStoreOperand::GenerateWithPreamble} generated target address 0x7621f4e670 alignment 2 data size 2 base value 0x7621f411b2
[info]{AddressingOperand::Generate} generated with preamble
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} preventing all data page faults.
[notice]{DataBlock::Setup} generate data block start address...0x726c64b500 with size:64 and align:64
[notice]{DataBlock::Setup} allocate memory for value:0xd4be size:0x2 Big endian:0x0 to memory:0x726c64b500 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000726c64b500 mem-ID=0 size=2 element-size=2 type=Data data=bed4
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x726c64b500 end_addr=0x726c64b501
[notice]{DataBlock::Setup} allocate memory for value:0xa26c size:0x2 Big endian:0x0 to memory:0x726c64b502 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000726c64b502 mem-ID=0 size=2 element-size=2 type=Data data=6ca2
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x726c64b502 end_addr=0x726c64b503
[notice]{DataBlock::Setup} allocate memory for value:0x3190 size:0x2 Big endian:0x0 to memory:0x726c64b504 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000726c64b504 mem-ID=0 size=2 element-size=2 type=Data data=9031
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x726c64b504 end_addr=0x726c64b505
[notice]{DataBlock::Setup} allocate memory for value:0x64fa size:0x2 Big endian:0x0 to memory:0x726c64b506 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000726c64b506 mem-ID=0 size=2 element-size=2 type=Data data=fa64
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x726c64b506 end_addr=0x726c64b507
[notice]{DataBlock::Setup} allocate memory for value:0x1eee size:0x2 Big endian:0x0 to memory:0x726c64b508 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000726c64b508 mem-ID=0 size=2 element-size=2 type=Data data=ee1e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x726c64b508 end_addr=0x726c64b509
[notice]{DataBlock::Setup} allocate memory for value:0x901a size:0x2 Big endian:0x0 to memory:0x726c64b50a bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000726c64b50a mem-ID=0 size=2 element-size=2 type=Data data=1a90
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x726c64b50a end_addr=0x726c64b50b
[notice]{DataBlock::Setup} allocate memory for value:0x24f4 size:0x2 Big endian:0x0 to memory:0x726c64b50c bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000726c64b50c mem-ID=0 size=2 element-size=2 type=Data data=f424
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x726c64b50c end_addr=0x726c64b50d
[notice]{DataBlock::Setup} allocate memory for value:0xfc5a size:0x2 Big endian:0x0 to memory:0x726c64b50e bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000726c64b50e mem-ID=0 size=2 element-size=2 type=Data data=5afc
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x726c64b50e end_addr=0x726c64b50f
[notice]{DataBlock::Setup} allocate memory for value:0x9e52 size:0x2 Big endian:0x0 to memory:0x726c64b510 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000726c64b510 mem-ID=0 size=2 element-size=2 type=Data data=529e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x726c64b510 end_addr=0x726c64b511
[notice]{DataBlock::Setup} allocate memory for value:0x6f70 size:0x2 Big endian:0x0 to memory:0x726c64b512 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000726c64b512 mem-ID=0 size=2 element-size=2 type=Data data=706f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x726c64b512 end_addr=0x726c64b513
[notice]{DataBlock::Setup} allocate memory for value:0x3c9a size:0x2 Big endian:0x0 to memory:0x726c64b514 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000726c64b514 mem-ID=0 size=2 element-size=2 type=Data data=9a3c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x726c64b514 end_addr=0x726c64b515
[notice]{DataBlock::Setup} allocate memory for value:0xe44e size:0x2 Big endian:0x0 to memory:0x726c64b516 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000726c64b516 mem-ID=0 size=2 element-size=2 type=Data data=4ee4
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x726c64b516 end_addr=0x726c64b517
[notice]{DataBlock::Setup} allocate memory for value:0xd9f8 size:0x2 Big endian:0x0 to memory:0x726c64b518 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000726c64b518 mem-ID=0 size=2 element-size=2 type=Data data=f8d9
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x726c64b518 end_addr=0x726c64b519
[notice]{DataBlock::Setup} allocate memory for value:0x30f2 size:0x2 Big endian:0x0 to memory:0x726c64b51a bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000726c64b51a mem-ID=0 size=2 element-size=2 type=Data data=f230
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x726c64b51a end_addr=0x726c64b51b
[notice]{DataBlock::Setup} allocate memory for value:0x9d00 size:0x2 Big endian:0x0 to memory:0x726c64b51c bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000726c64b51c mem-ID=0 size=2 element-size=2 type=Data data=009d
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x726c64b51c end_addr=0x726c64b51d
[notice]{DataBlock::Setup} allocate memory for value:0x3182 size:0x2 Big endian:0x0 to memory:0x726c64b51e bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000726c64b51e mem-ID=0 size=2 element-size=2 type=Data data=8231
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x726c64b51e end_addr=0x726c64b51f
[notice]{DataBlock::Setup} allocate memory for value:0xdda size:0x2 Big endian:0x0 to memory:0x726c64b520 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000726c64b520 mem-ID=0 size=2 element-size=2 type=Data data=da0d
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x726c64b520 end_addr=0x726c64b521
[notice]{DataBlock::Setup} allocate memory for value:0xca7 size:0x2 Big endian:0x0 to memory:0x726c64b522 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000726c64b522 mem-ID=0 size=2 element-size=2 type=Data data=a70c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x726c64b522 end_addr=0x726c64b523
[notice]{DataBlock::Setup} allocate memory for value:0x4603 size:0x2 Big endian:0x0 to memory:0x726c64b524 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000726c64b524 mem-ID=0 size=2 element-size=2 type=Data data=0346
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x726c64b524 end_addr=0x726c64b525
[notice]{DataBlock::Setup} allocate memory for value:0xa07a size:0x2 Big endian:0x0 to memory:0x726c64b526 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000726c64b526 mem-ID=0 size=2 element-size=2 type=Data data=7aa0
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x726c64b526 end_addr=0x726c64b527
[notice]{DataBlock::Setup} allocate memory for value:0x2876 size:0x2 Big endian:0x0 to memory:0x726c64b528 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000726c64b528 mem-ID=0 size=2 element-size=2 type=Data data=7628
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x726c64b528 end_addr=0x726c64b529
[notice]{DataBlock::Setup} allocate memory for value:0x90c4 size:0x2 Big endian:0x0 to memory:0x726c64b52a bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000726c64b52a mem-ID=0 size=2 element-size=2 type=Data data=c490
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x726c64b52a end_addr=0x726c64b52b
[notice]{DataBlock::Setup} allocate memory for value:0xaa27 size:0x2 Big endian:0x0 to memory:0x726c64b52c bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000726c64b52c mem-ID=0 size=2 element-size=2 type=Data data=27aa
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x726c64b52c end_addr=0x726c64b52d
[notice]{DataBlock::Setup} allocate memory for value:0xa17b size:0x2 Big endian:0x0 to memory:0x726c64b52e bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000726c64b52e mem-ID=0 size=2 element-size=2 type=Data data=7ba1
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x726c64b52e end_addr=0x726c64b52f
[notice]{DataBlock::Setup} allocate memory for value:0xb68a size:0x2 Big endian:0x0 to memory:0x726c64b530 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000726c64b530 mem-ID=0 size=2 element-size=2 type=Data data=8ab6
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x726c64b530 end_addr=0x726c64b531
[notice]{DataBlock::Setup} allocate memory for value:0x89a5 size:0x2 Big endian:0x0 to memory:0x726c64b532 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000726c64b532 mem-ID=0 size=2 element-size=2 type=Data data=a589
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x726c64b532 end_addr=0x726c64b533
[notice]{DataBlock::Setup} allocate memory for value:0x295d size:0x2 Big endian:0x0 to memory:0x726c64b534 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000726c64b534 mem-ID=0 size=2 element-size=2 type=Data data=5d29
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x726c64b534 end_addr=0x726c64b535
[notice]{DataBlock::Setup} allocate memory for value:0x3a6e size:0x2 Big endian:0x0 to memory:0x726c64b536 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000726c64b536 mem-ID=0 size=2 element-size=2 type=Data data=6e3a
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x726c64b536 end_addr=0x726c64b537
[notice]{DataBlock::Setup} allocate memory for value:0x3642 size:0x2 Big endian:0x0 to memory:0x726c64b538 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000726c64b538 mem-ID=0 size=2 element-size=2 type=Data data=4236
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x726c64b538 end_addr=0x726c64b539
[notice]{DataBlock::Setup} allocate memory for value:0x903f size:0x2 Big endian:0x0 to memory:0x726c64b53a bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000726c64b53a mem-ID=0 size=2 element-size=2 type=Data data=3f90
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x726c64b53a end_addr=0x726c64b53b
[notice]{DataBlock::Setup} allocate memory for value:0x488f size:0x2 Big endian:0x0 to memory:0x726c64b53c bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000726c64b53c mem-ID=0 size=2 element-size=2 type=Data data=8f48
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x726c64b53c end_addr=0x726c64b53d
[notice]{DataBlock::Setup} allocate memory for value:0x708b size:0x2 Big endian:0x0 to memory:0x726c64b53e bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000726c64b53e mem-ID=0 size=2 element-size=2 type=Data data=8b70
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x726c64b53e end_addr=0x726c64b53f
[notice]{DataBlock::Clear} data units are cleared!
[info]{RegisterReserver::ReserveRegister} Reserving register: v3, access: Write, reserve type: User
[info]{Generator::AddLoadRegisterAmbleRequests} register v3 should be reserved now: 1
[info]{RegisterReserver::ReserveRegister} Reserving register: x19, access: Write, reserve type: User
[info]{Generator::AddLoadRegisterAmbleRequests} register x19 should be reserved now: 1
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x726c value 0x726c
[info] opname=rd
[notice]Committing instruction "LUI x1, 29292" at 0x80011944=>[0]0x80011944 (0x726c0b7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011944 mem-ID=0 size=4 element-size=4 type=Instruction data=b7c02607
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011944 end_addr=0x80011947
[notice]retire source stage: 1d, access: 0xb, size: 1, type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x1 value 0x726c000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011948
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x64b value 0x64b
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x1, x1, 1611" at 0x80011948=>[0]0x80011948 (0x64b0809b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011948 mem-ID=0 size=4 element-size=4 type=Instruction data=9b80b064
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011948 end_addr=0x8001194b
[info]current source entropy:6, resource type: 0
[info]current dest entropy:3, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x1 value 0x726c64b, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x8001194c
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x1, x1, 0xc" at 0x8001194c=>[0]0x8001194c (0xc09093) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008001194c mem-ID=0 size=4 element-size=4 type=Instruction data=9390c000
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8001194c end_addr=0x8001194f
[info]current source entropy:6, resource type: 0
[info]current dest entropy:3, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x1 value 0x726c64b000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011950
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x500 value 0x500
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x1, x1, 1280" at 0x80011950=>[0]0x80011950 (0x50008093) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011950 mem-ID=0 size=4 element-size=4 type=Instruction data=93800050
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011950 end_addr=0x80011953
[info]current source entropy:6, resource type: 0
[info]current dest entropy:3, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x1 value 0x726c64b500, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011954
[notice]Generating: VL1RE8.V##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[debug]choice tree name: Data alignment choice name: Aligned set weight: 50
[debug]choice tree name: Data alignment choice name: Unaligned set weight: 14
[info]constraint already forced, ignore reservation check
[info] opname=vd
[info] opname=LoadStore-rs1
[notice]Operand : LoadStore-rs1 mask 0x0 value 0x0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x0=>part 1 PA [0]0x0 size=1, part 2 PA [0]0x0 size=0
[notice]Committing instruction "VL1RE8.V v3, x1" at 0x80011954=>[0]0x80011954 (0x2808187) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011954 mem-ID=0 size=4 element-size=4 type=Instruction data=87818002
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011954 end_addr=0x80011957
[info]current source entropy:6, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011958
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v3_0 value 0x64fa3190a26cd4be, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v3_1 value 0xfc5a24f4901a1eee, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v3_2 value 0xe44e3c9a6f709e52, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v3_3 value 0x31829d0030f2d9f8, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v3_4 value 0xa07a46030ca70dda, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v3_5 value 0xa17baa2790c42876, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v3_6 value 0x3a6e295d89a5b68a, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v3_7 value 0x708b488f903f3642, mask 0xffffffffffffffff
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x7622 value 0x7622
[info] opname=rd
[notice]Committing instruction "LUI x19, 30242" at 0x80011958=>[0]0x80011958 (0x76229b7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011958 mem-ID=0 size=4 element-size=4 type=Instruction data=b7296207
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011958 end_addr=0x8001195b
[notice]retire source stage: 2, access: 0xd, size: 1, type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x19 value 0x7622000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x8001195c
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xf41 value 0xf41
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x19, x19, -191" at 0x8001195c=>[0]0x8001195c (0xf419899b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008001195c mem-ID=0 size=4 element-size=4 type=Instruction data=9b8919f4
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8001195c end_addr=0x8001195f
[info]current source entropy:6, resource type: 0
[info]current dest entropy:3, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x19 value 0x7621f41, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011960
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x19, x19, 0xc" at 0x80011960=>[0]0x80011960 (0xc99993) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011960 mem-ID=0 size=4 element-size=4 type=Instruction data=9399c900
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011960 end_addr=0x80011963
[info]current source entropy:6, resource type: 0
[info]current dest entropy:3, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x19 value 0x7621f41000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011964
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x1b2 value 0x1b2
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x19, x19, 434" at 0x80011964=>[0]0x80011964 (0x1b298993) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011964 mem-ID=0 size=4 element-size=4 type=Instruction data=9389291b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011964 end_addr=0x80011967
[info]current source entropy:6, resource type: 0
[info]current dest entropy:3, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x19 value 0x7621f411b2, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011968
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : CommitInstruction
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7621f4e670=>part 1 PA [0]0x7621f4e670 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7621f4e670=>part 1 PA [0]0x7621f4e670 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7621f4e670=>part 1 PA [0]0x7621f4e670 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7621f4e670=>part 1 PA [0]0x7621f4e670 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007621f4e670 mem-ID=0 size=2 element-size=2 type=Data data=f7b8
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7621f4e670 end_addr=0x7621f4e671
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7621f4b41e=>part 1 PA [0]0x7621f4b41e size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7621f4b41e=>part 1 PA [0]0x7621f4b41e size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7621f4b41e=>part 1 PA [0]0x7621f4b41e size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7621f4b41e=>part 1 PA [0]0x7621f4b41e size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007621f4b41e mem-ID=0 size=2 element-size=2 type=Data data=a1e2
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7621f4b41e end_addr=0x7621f4b41f
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7621f44342=>part 1 PA [0]0x7621f44342 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7621f44342=>part 1 PA [0]0x7621f44342 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7621f44342=>part 1 PA [0]0x7621f44342 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7621f44342=>part 1 PA [0]0x7621f44342 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007621f44342 mem-ID=0 size=2 element-size=2 type=Data data=3a49
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7621f44342 end_addr=0x7621f44343
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7621f476ac=>part 1 PA [0]0x7621f476ac size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7621f476ac=>part 1 PA [0]0x7621f476ac size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7621f476ac=>part 1 PA [0]0x7621f476ac size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7621f476ac=>part 1 PA [0]0x7621f476ac size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007621f476ac mem-ID=0 size=2 element-size=2 type=Data data=faab
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7621f476ac end_addr=0x7621f476ad
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7621f430a0=>part 1 PA [0]0x7621f430a0 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7621f430a0=>part 1 PA [0]0x7621f430a0 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7621f430a0=>part 1 PA [0]0x7621f430a0 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7621f430a0=>part 1 PA [0]0x7621f430a0 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007621f430a0 mem-ID=0 size=2 element-size=2 type=Data data=257e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7621f430a0 end_addr=0x7621f430a1
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7621f4a1cc=>part 1 PA [0]0x7621f4a1cc size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7621f4a1cc=>part 1 PA [0]0x7621f4a1cc size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7621f4a1cc=>part 1 PA [0]0x7621f4a1cc size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7621f4a1cc=>part 1 PA [0]0x7621f4a1cc size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007621f4a1cc mem-ID=0 size=2 element-size=2 type=Data data=20b2
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7621f4a1cc end_addr=0x7621f4a1cd
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7621f436a6=>part 1 PA [0]0x7621f436a6 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7621f436a6=>part 1 PA [0]0x7621f436a6 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7621f436a6=>part 1 PA [0]0x7621f436a6 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7621f436a6=>part 1 PA [0]0x7621f436a6 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007621f436a6 mem-ID=0 size=2 element-size=2 type=Data data=c37d
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7621f436a6 end_addr=0x7621f436a7
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7621f50e0c=>part 1 PA [0]0x7621f50e0c size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7621f50e0c=>part 1 PA [0]0x7621f50e0c size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7621f50e0c=>part 1 PA [0]0x7621f50e0c size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7621f50e0c=>part 1 PA [0]0x7621f50e0c size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007621f50e0c mem-ID=0 size=2 element-size=2 type=Data data=ca70
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7621f50e0c end_addr=0x7621f50e0d
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7621f4b004=>part 1 PA [0]0x7621f4b004 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7621f4b004=>part 1 PA [0]0x7621f4b004 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7621f4b004=>part 1 PA [0]0x7621f4b004 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7621f4b004=>part 1 PA [0]0x7621f4b004 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007621f4b004 mem-ID=0 size=2 element-size=2 type=Data data=a062
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7621f4b004 end_addr=0x7621f4b005
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7621f48122=>part 1 PA [0]0x7621f48122 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7621f48122=>part 1 PA [0]0x7621f48122 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7621f48122=>part 1 PA [0]0x7621f48122 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7621f48122=>part 1 PA [0]0x7621f48122 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007621f48122 mem-ID=0 size=2 element-size=2 type=Data data=6807
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7621f48122 end_addr=0x7621f48123
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7621f44e4c=>part 1 PA [0]0x7621f44e4c size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7621f44e4c=>part 1 PA [0]0x7621f44e4c size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7621f44e4c=>part 1 PA [0]0x7621f44e4c size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7621f44e4c=>part 1 PA [0]0x7621f44e4c size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007621f44e4c mem-ID=0 size=2 element-size=2 type=Data data=fa39
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7621f44e4c end_addr=0x7621f44e4d
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7621f4f600=>part 1 PA [0]0x7621f4f600 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7621f4f600=>part 1 PA [0]0x7621f4f600 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7621f4f600=>part 1 PA [0]0x7621f4f600 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7621f4f600=>part 1 PA [0]0x7621f4f600 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007621f4f600 mem-ID=0 size=2 element-size=2 type=Data data=8794
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7621f4f600 end_addr=0x7621f4f601
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7621f4ebaa=>part 1 PA [0]0x7621f4ebaa size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7621f4ebaa=>part 1 PA [0]0x7621f4ebaa size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7621f4ebaa=>part 1 PA [0]0x7621f4ebaa size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7621f4ebaa=>part 1 PA [0]0x7621f4ebaa size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007621f4ebaa mem-ID=0 size=2 element-size=2 type=Data data=d586
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7621f4ebaa end_addr=0x7621f4ebab
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7621f442a4=>part 1 PA [0]0x7621f442a4 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7621f442a4=>part 1 PA [0]0x7621f442a4 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7621f442a4=>part 1 PA [0]0x7621f442a4 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7621f442a4=>part 1 PA [0]0x7621f442a4 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007621f442a4 mem-ID=0 size=2 element-size=2 type=Data data=dd19
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7621f442a4 end_addr=0x7621f442a5
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7621f4aeb2=>part 1 PA [0]0x7621f4aeb2 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7621f4aeb2=>part 1 PA [0]0x7621f4aeb2 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7621f4aeb2=>part 1 PA [0]0x7621f4aeb2 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7621f4aeb2=>part 1 PA [0]0x7621f4aeb2 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007621f4aeb2 mem-ID=0 size=2 element-size=2 type=Data data=21d8
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7621f4aeb2 end_addr=0x7621f4aeb3
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7621f44334=>part 1 PA [0]0x7621f44334 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7621f44334=>part 1 PA [0]0x7621f44334 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7621f44334=>part 1 PA [0]0x7621f44334 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7621f44334=>part 1 PA [0]0x7621f44334 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007621f44334 mem-ID=0 size=2 element-size=2 type=Data data=9b01
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7621f44334 end_addr=0x7621f44335
[notice]Committing instruction "VSOXEI16.V v29, x19, v3, Vector result" at 0x80011968=>[0]0x80011968 (0xc39dea7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011968 mem-ID=0 size=4 element-size=4 type=Instruction data=a7de390c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011968 end_addr=0x8001196b
[info]current source entropy:6, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x8001196c
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x7621f476ac
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x7621f430a0
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x7621f4a1cc
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x7621f50e0c
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x7621f48122
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x7621f4f600
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x7621f4ebaa
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x7621f44334
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : RegisterReservation
[info]{RegisterReserver::UnreserveRegister} Unreserve register: v3, access: Write, reserve type: User
[info]{GenSequenceAgent::RegisterReservation} register reservation do? 0 reg v3 attrs Write is reserved? 0
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : RegisterReservation
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x19, access: Write, reserve type: User
[info]{GenSequenceAgent::RegisterReservation} register reservation do? 0 reg x19 attrs Write is reserved? 0
[notice]GenQueryAgent::HandleQuery : InstructionRecord
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 2
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 6
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]Generating: VLOXEI64.V##RISCV
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[debug]choice tree name: Data alignment choice name: Aligned set weight: 50
[debug]choice tree name: Data alignment choice name: Unaligned set weight: 14
[info] opname=vd
[info]Operand vd No Dependency constraint
[info] opname=vm
[info] opname=LoadStore-rs1-vs2
[notice]Operand : LoadStore-rs1-vs2 mask 0x0 value 0x0
[info]Operand rs1 No Dependency constraint
[info]Operand vs2 No Dependency constraint
[notice]{VectorIndexedLoadStoreOperand::GenerateWithPreamble} generated target address 0x1b021effea alignment 2 data size 2 base value 0xa0078e6fe370b69a
[info]{AddressingOperand::Generate} generated with preamble
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} preventing all data page faults.
[notice]{DataBlock::Setup} generate data block start address...0x190c03d480 with size:64 and align:64
[notice]{DataBlock::Setup} allocate memory for value:0x5ff871ab1eae4950 size:0x8 Big endian:0x0 to memory:0x190c03d480 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000190c03d480 mem-ID=0 size=8 element-size=8 type=Data data=5049ae1eab71f85f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x190c03d480 end_addr=0x190c03d487
[notice]{DataBlock::Setup} allocate memory for value:0x5ff871ef70aa78fc size:0x8 Big endian:0x0 to memory:0x190c03d488 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000190c03d488 mem-ID=0 size=8 element-size=8 type=Data data=fc78aa70ef71f85f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x190c03d488 end_addr=0x190c03d48f
[notice]{DataBlock::Setup} allocate memory for value:0x5ff871bbc0b57252 size:0x8 Big endian:0x0 to memory:0x190c03d490 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000190c03d490 mem-ID=0 size=8 element-size=8 type=Data data=5272b5c0bb71f85f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x190c03d490 end_addr=0x190c03d497
[notice]{DataBlock::Setup} allocate memory for value:0x5ff871ca28a4cd94 size:0x8 Big endian:0x0 to memory:0x190c03d498 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000190c03d498 mem-ID=0 size=8 element-size=8 type=Data data=94cda428ca71f85f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x190c03d498 end_addr=0x190c03d49f
[notice]{DataBlock::Setup} allocate memory for value:0x5ff8720c82231ae2 size:0x8 Big endian:0x0 to memory:0x190c03d4a0 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000190c03d4a0 mem-ID=0 size=8 element-size=8 type=Data data=e21a23820c72f85f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x190c03d4a0 end_addr=0x190c03d4a7
[notice]{DataBlock::Setup} allocate memory for value:0x5ff871f06e638400 size:0x8 Big endian:0x0 to memory:0x190c03d4a8 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000190c03d4a8 mem-ID=0 size=8 element-size=8 type=Data data=0084636ef071f85f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x190c03d4a8 end_addr=0x190c03d4af
[notice]{DataBlock::Setup} allocate memory for value:0x5ff871a8829a9056 size:0x8 Big endian:0x0 to memory:0x190c03d4b0 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000190c03d4b0 mem-ID=0 size=8 element-size=8 type=Data data=56909a82a871f85f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x190c03d4b0 end_addr=0x190c03d4b7
[notice]{DataBlock::Setup} allocate memory for value:0x5ff87192db411a3c size:0x8 Big endian:0x0 to memory:0x190c03d4b8 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000190c03d4b8 mem-ID=0 size=8 element-size=8 type=Data data=3c1a41db9271f85f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x190c03d4b8 end_addr=0x190c03d4bf
[notice]{DataBlock::Clear} data units are cleared!
[info]{RegisterReserver::ReserveRegister} Reserving register: v2, access: Write, reserve type: User
[info]{Generator::AddLoadRegisterAmbleRequests} register v2 should be reserved now: 1
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} preventing all data page faults.
[notice]{DataBlock::Setup} generate data block start address...0x38c6c38fc0 with size:64 and align:64
[notice]{DataBlock::Setup} allocate memory for value:0x5ff8720a816c5684 size:0x8 Big endian:0x0 to memory:0x38c6c38fc0 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000038c6c38fc0 mem-ID=0 size=8 element-size=8 type=Data data=84566c810a72f85f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x38c6c38fc0 end_addr=0x38c6c38fc7
[notice]{DataBlock::Setup} allocate memory for value:0x5ff871c75c7948ba size:0x8 Big endian:0x0 to memory:0x38c6c38fc8 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000038c6c38fc8 mem-ID=0 size=8 element-size=8 type=Data data=ba48795cc771f85f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x38c6c38fc8 end_addr=0x38c6c38fcf
[notice]{DataBlock::Setup} allocate memory for value:0x5ff871caa73333ba size:0x8 Big endian:0x0 to memory:0x38c6c38fd0 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000038c6c38fd0 mem-ID=0 size=8 element-size=8 type=Data data=ba3333a7ca71f85f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x38c6c38fd0 end_addr=0x38c6c38fd7
[notice]{DataBlock::Setup} allocate memory for value:0x5ff871a981ff8ac6 size:0x8 Big endian:0x0 to memory:0x38c6c38fd8 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000038c6c38fd8 mem-ID=0 size=8 element-size=8 type=Data data=c68aff81a971f85f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x38c6c38fd8 end_addr=0x38c6c38fdf
[notice]{DataBlock::Setup} allocate memory for value:0x5ff871a339328e20 size:0x8 Big endian:0x0 to memory:0x38c6c38fe0 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000038c6c38fe0 mem-ID=0 size=8 element-size=8 type=Data data=208e3239a371f85f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x38c6c38fe0 end_addr=0x38c6c38fe7
[notice]{DataBlock::Setup} allocate memory for value:0x5ff871e2d30db456 size:0x8 Big endian:0x0 to memory:0x38c6c38fe8 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000038c6c38fe8 mem-ID=0 size=8 element-size=8 type=Data data=56b40dd3e271f85f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x38c6c38fe8 end_addr=0x38c6c38fef
[notice]{DataBlock::Setup} allocate memory for value:0x5ff871f535ac8a16 size:0x8 Big endian:0x0 to memory:0x38c6c38ff0 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000038c6c38ff0 mem-ID=0 size=8 element-size=8 type=Data data=168aac35f571f85f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x38c6c38ff0 end_addr=0x38c6c38ff7
[notice]{DataBlock::Setup} allocate memory for value:0x5ff871b97d0db182 size:0x8 Big endian:0x0 to memory:0x38c6c38ff8 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000038c6c38ff8 mem-ID=0 size=8 element-size=8 type=Data data=82b10d7db971f85f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x38c6c38ff8 end_addr=0x38c6c38fff
[notice]{DataBlock::Clear} data units are cleared!
[info]{RegisterReserver::ReserveRegister} Reserving register: v3, access: Write, reserve type: User
[info]{Generator::AddLoadRegisterAmbleRequests} register v3 should be reserved now: 1
[info]{RegisterReserver::ReserveRegister} Reserving register: x29, access: Write, reserve type: User
[info]{Generator::AddLoadRegisterAmbleRequests} register x29 should be reserved now: 1
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x190c value 0x190c
[info] opname=rd
[notice]Committing instruction "LUI x6, 6412" at 0x8001196c=>[0]0x8001196c (0x190c337) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008001196c mem-ID=0 size=4 element-size=4 type=Instruction data=37c39001
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8001196c end_addr=0x8001196f
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x6 value 0x190c000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011970
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x3d value 0x3d
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x6, x6, 61" at 0x80011970=>[0]0x80011970 (0x3d3031b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011970 mem-ID=0 size=4 element-size=4 type=Instruction data=1b03d303
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011970 end_addr=0x80011973
[info]current source entropy:7, resource type: 0
[info]current dest entropy:3, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x6 value 0x190c03d, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011974
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x6, x6, 0xc" at 0x80011974=>[0]0x80011974 (0xc31313) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011974 mem-ID=0 size=4 element-size=4 type=Instruction data=1313c300
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011974 end_addr=0x80011977
[info]current source entropy:7, resource type: 0
[info]current dest entropy:3, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x6 value 0x190c03d000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011978
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x480 value 0x480
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x6, x6, 1152" at 0x80011978=>[0]0x80011978 (0x48030313) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011978 mem-ID=0 size=4 element-size=4 type=Instruction data=13030348
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011978 end_addr=0x8001197b
[info]current source entropy:7, resource type: 0
[info]current dest entropy:3, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x6 value 0x190c03d480, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x8001197c
[notice]Generating: VL1RE8.V##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[debug]choice tree name: Data alignment choice name: Aligned set weight: 50
[debug]choice tree name: Data alignment choice name: Unaligned set weight: 14
[info]constraint already forced, ignore reservation check
[info] opname=vd
[info] opname=LoadStore-rs1
[notice]Operand : LoadStore-rs1 mask 0x0 value 0x0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x0=>part 1 PA [0]0x0 size=1, part 2 PA [0]0x0 size=0
[notice]Committing instruction "VL1RE8.V v2, x6" at 0x8001197c=>[0]0x8001197c (0x2830107) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008001197c mem-ID=0 size=4 element-size=4 type=Instruction data=07018302
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8001197c end_addr=0x8001197f
[info]current source entropy:7, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011980
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v2_0 value 0x5ff871ab1eae4950, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v2_1 value 0x5ff871ef70aa78fc, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v2_2 value 0x5ff871bbc0b57252, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v2_3 value 0x5ff871ca28a4cd94, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v2_4 value 0x5ff8720c82231ae2, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v2_5 value 0x5ff871f06e638400, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v2_6 value 0x5ff871a8829a9056, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v2_7 value 0x5ff87192db411a3c, mask 0xffffffffffffffff
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x38c7 value 0x38c7
[info] opname=rd
[notice]Committing instruction "LUI x23, 14535" at 0x80011980=>[0]0x80011980 (0x38c7bb7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011980 mem-ID=0 size=4 element-size=4 type=Instruction data=b77b8c03
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011980 end_addr=0x80011983
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x23 value 0x38c7000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011984
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xc39 value 0xc39
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x23, x23, -967" at 0x80011984=>[0]0x80011984 (0xc39b8b9b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011984 mem-ID=0 size=4 element-size=4 type=Instruction data=9b8b9bc3
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011984 end_addr=0x80011987
[info]current source entropy:8, resource type: 0
[info]current dest entropy:3, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x23 value 0x38c6c39, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011988
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x23, x23, 0xc" at 0x80011988=>[0]0x80011988 (0xcb9b93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011988 mem-ID=0 size=4 element-size=4 type=Instruction data=939bcb00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011988 end_addr=0x8001198b
[info]current source entropy:8, resource type: 0
[info]current dest entropy:3, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x23 value 0x38c6c39000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x8001198c
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xfc0 value 0xfc0
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x23, x23, -64" at 0x8001198c=>[0]0x8001198c (0xfc0b8b93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008001198c mem-ID=0 size=4 element-size=4 type=Instruction data=938b0bfc
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8001198c end_addr=0x8001198f
[info]current source entropy:8, resource type: 0
[info]current dest entropy:3, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x23 value 0x38c6c38fc0, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011990
[notice]Generating: VL1RE8.V##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[debug]choice tree name: Data alignment choice name: Aligned set weight: 50
[debug]choice tree name: Data alignment choice name: Unaligned set weight: 14
[info]constraint already forced, ignore reservation check
[info] opname=vd
[info] opname=LoadStore-rs1
[notice]Operand : LoadStore-rs1 mask 0x0 value 0x0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x0=>part 1 PA [0]0x0 size=1, part 2 PA [0]0x0 size=0
[notice]Committing instruction "VL1RE8.V v3, x23" at 0x80011990=>[0]0x80011990 (0x28b8187) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011990 mem-ID=0 size=4 element-size=4 type=Instruction data=87818b02
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011990 end_addr=0x80011993
[notice]retire source stage: 10, access: 0x15, size: 1, type: 0
[info]current source entropy:7, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011994
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v3_0 value 0x5ff8720a816c5684, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v3_1 value 0x5ff871c75c7948ba, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v3_2 value 0x5ff871caa73333ba, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v3_3 value 0x5ff871a981ff8ac6, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v3_4 value 0x5ff871a339328e20, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v3_5 value 0x5ff871e2d30db456, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v3_6 value 0x5ff871f535ac8a16, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v3_7 value 0x5ff871b97d0db182, mask 0xffffffffffffffff
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0xa008 value 0xa008
[info] opname=rd
[notice]Committing instruction "LUI x29, 40968" at 0x80011994=>[0]0x80011994 (0xa008eb7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011994 mem-ID=0 size=4 element-size=4 type=Instruction data=b78e000a
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011994 end_addr=0x80011997
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x29 value 0xa008000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011998
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x8e7 value 0x8e7
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x29, x29, -1817" at 0x80011998=>[0]0x80011998 (0x8e7e8e9b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011998 mem-ID=0 size=4 element-size=4 type=Instruction data=9b8e7e8e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011998 end_addr=0x8001199b
[notice]retire dest stage: 12, access: 0x0, size: 1, type: 0
[notice]retire source stage: 12, access: 0x1c, size: 1, type: 0
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x29 value 0xa0078e7, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x8001199c
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x29, x29, 0xc" at 0x8001199c=>[0]0x8001199c (0xce9e93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008001199c mem-ID=0 size=4 element-size=4 type=Instruction data=939ece00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8001199c end_addr=0x8001199f
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x29 value 0xa0078e7000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800119a0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xfe3 value 0xfe3
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x29, x29, -29" at 0x800119a0=>[0]0x800119a0 (0xfe3e8e93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800119a0 mem-ID=0 size=4 element-size=4 type=Instruction data=938e3efe
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800119a0 end_addr=0x800119a3
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x29 value 0xa0078e6fe3, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800119a4
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x29, x29, 0xc" at 0x800119a4=>[0]0x800119a4 (0xce9e93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800119a4 mem-ID=0 size=4 element-size=4 type=Instruction data=939ece00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800119a4 end_addr=0x800119a7
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x29 value 0xa0078e6fe3000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800119a8
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x70b value 0x70b
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x29, x29, 1803" at 0x800119a8=>[0]0x800119a8 (0x70be8e93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800119a8 mem-ID=0 size=4 element-size=4 type=Instruction data=938ebe70
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800119a8 end_addr=0x800119ab
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x29 value 0xa0078e6fe370b, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800119ac
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x29, x29, 0xc" at 0x800119ac=>[0]0x800119ac (0xce9e93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800119ac mem-ID=0 size=4 element-size=4 type=Instruction data=939ece00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800119ac end_addr=0x800119af
[notice]retire source stage: 17, access: 0x3, size: 1, type: 0
[info]current source entropy:5, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x29 value 0xa0078e6fe370b000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800119b0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x69a value 0x69a
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x29, x29, 1690" at 0x800119b0=>[0]0x800119b0 (0x69ae8e93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800119b0 mem-ID=0 size=4 element-size=4 type=Instruction data=938eae69
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800119b0 end_addr=0x800119b3
[info]current source entropy:5, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x29 value 0xa0078e6fe370b69a, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800119b4
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : CommitInstruction
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1b021effea=>part 1 PA [0]0x1b021effea size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1b021effea=>part 1 PA [0]0x1b021effea size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1b021effea=>part 1 PA [0]0x1b021effea size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x83f8
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1b021effea=>part 1 PA [0]0x1b021effea size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001b021effea mem-ID=0 size=2 element-size=2 type=Data data=f883
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1b021effea end_addr=0x1b021effeb
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5f541b2f96=>part 1 PA [0]0x5f541b2f96 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5f541b2f96=>part 1 PA [0]0x5f541b2f96 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5f541b2f96=>part 1 PA [0]0x5f541b2f96 size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0xa02e
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5f541b2f96=>part 1 PA [0]0x5f541b2f96 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000005f541b2f96 mem-ID=0 size=2 element-size=2 type=Data data=2ea0
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5f541b2f96 end_addr=0x5f541b2f97
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2ba42628ec=>part 1 PA [0]0x2ba42628ec size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2ba42628ec=>part 1 PA [0]0x2ba42628ec size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2ba42628ec=>part 1 PA [0]0x2ba42628ec size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x2c2
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2ba42628ec=>part 1 PA [0]0x2ba42628ec size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000002ba42628ec mem-ID=0 size=2 element-size=2 type=Data data=c202
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2ba42628ec end_addr=0x2ba42628ed
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3a0c15842e=>part 1 PA [0]0x3a0c15842e size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3a0c15842e=>part 1 PA [0]0x3a0c15842e size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3a0c15842e=>part 1 PA [0]0x3a0c15842e size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0xc9ca
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3a0c15842e=>part 1 PA [0]0x3a0c15842e size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000003a0c15842e mem-ID=0 size=2 element-size=2 type=Data data=cac9
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3a0c15842e end_addr=0x3a0c15842f
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7c6593d17c=>part 1 PA [0]0x7c6593d17c size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7c6593d17c=>part 1 PA [0]0x7c6593d17c size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7c6593d17c=>part 1 PA [0]0x7c6593d17c size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0xde40
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7c6593d17c=>part 1 PA [0]0x7c6593d17c size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007c6593d17c mem-ID=0 size=2 element-size=2 type=Data data=40de
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7c6593d17c end_addr=0x7c6593d17d
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6051d43a9a=>part 1 PA [0]0x6051d43a9a size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6051d43a9a=>part 1 PA [0]0x6051d43a9a size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6051d43a9a=>part 1 PA [0]0x6051d43a9a size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x520e
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6051d43a9a=>part 1 PA [0]0x6051d43a9a size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000006051d43a9a mem-ID=0 size=2 element-size=2 type=Data data=0e52
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6051d43a9a end_addr=0x6051d43a9b
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x18660b46f0=>part 1 PA [0]0x18660b46f0 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x18660b46f0=>part 1 PA [0]0x18660b46f0 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x18660b46f0=>part 1 PA [0]0x18660b46f0 size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0xec0e
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x18660b46f0=>part 1 PA [0]0x18660b46f0 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000018660b46f0 mem-ID=0 size=2 element-size=2 type=Data data=0eec
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x18660b46f0 end_addr=0x18660b46f1
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2beb1d0d6=>part 1 PA [0]0x2beb1d0d6 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2beb1d0d6=>part 1 PA [0]0x2beb1d0d6 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2beb1d0d6=>part 1 PA [0]0x2beb1d0d6 size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0xae64
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2beb1d0d6=>part 1 PA [0]0x2beb1d0d6 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000002beb1d0d6 mem-ID=0 size=2 element-size=2 type=Data data=64ae
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2beb1d0d6 end_addr=0x2beb1d0d7
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7a64dd0d1e=>part 1 PA [0]0x7a64dd0d1e size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7a64dd0d1e=>part 1 PA [0]0x7a64dd0d1e size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7a64dd0d1e=>part 1 PA [0]0x7a64dd0d1e size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0xe914
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7a64dd0d1e=>part 1 PA [0]0x7a64dd0d1e size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007a64dd0d1e mem-ID=0 size=2 element-size=2 type=Data data=14e9
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7a64dd0d1e end_addr=0x7a64dd0d1f
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x373fe9ff54=>part 1 PA [0]0x373fe9ff54 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x373fe9ff54=>part 1 PA [0]0x373fe9ff54 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x373fe9ff54=>part 1 PA [0]0x373fe9ff54 size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateBranchPageRequest} exception type: InstructionPageFault exception name: InstructionPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x73e0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x373fe9ff54=>part 1 PA [0]0x373fe9ff54 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000373fe9ff54 mem-ID=0 size=2 element-size=2 type=Data data=e073
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x373fe9ff54 end_addr=0x373fe9ff55
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3a8aa3ea54=>part 1 PA [0]0x3a8aa3ea54 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3a8aa3ea54=>part 1 PA [0]0x3a8aa3ea54 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3a8aa3ea54=>part 1 PA [0]0x3a8aa3ea54 size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0xcdfa
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3a8aa3ea54=>part 1 PA [0]0x3a8aa3ea54 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000003a8aa3ea54 mem-ID=0 size=2 element-size=2 type=Data data=facd
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3a8aa3ea54 end_addr=0x3a8aa3ea55
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1965704160=>part 1 PA [0]0x1965704160 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1965704160=>part 1 PA [0]0x1965704160 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1965704160=>part 1 PA [0]0x1965704160 size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x1f4a
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1965704160=>part 1 PA [0]0x1965704160 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001965704160 mem-ID=0 size=2 element-size=2 type=Data data=4a1f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1965704160 end_addr=0x1965704161
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x131ca344ba=>part 1 PA [0]0x131ca344ba size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x131ca344ba=>part 1 PA [0]0x131ca344ba size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x131ca344ba=>part 1 PA [0]0x131ca344ba size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0xa62a
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x131ca344ba=>part 1 PA [0]0x131ca344ba size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000131ca344ba mem-ID=0 size=2 element-size=2 type=Data data=2aa6
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x131ca344ba end_addr=0x131ca344bb
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x52b67e6af0=>part 1 PA [0]0x52b67e6af0 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x52b67e6af0=>part 1 PA [0]0x52b67e6af0 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x52b67e6af0=>part 1 PA [0]0x52b67e6af0 size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x5d18
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x52b67e6af0=>part 1 PA [0]0x52b67e6af0 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000052b67e6af0 mem-ID=0 size=2 element-size=2 type=Data data=185d
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x52b67e6af0 end_addr=0x52b67e6af1
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x65191d40b0=>part 1 PA [0]0x65191d40b0 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x65191d40b0=>part 1 PA [0]0x65191d40b0 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x65191d40b0=>part 1 PA [0]0x65191d40b0 size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0xef0a
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x65191d40b0=>part 1 PA [0]0x65191d40b0 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000065191d40b0 mem-ID=0 size=2 element-size=2 type=Data data=0aef
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x65191d40b0 end_addr=0x65191d40b1
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x29607e681c=>part 1 PA [0]0x29607e681c size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x29607e681c=>part 1 PA [0]0x29607e681c size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x29607e681c=>part 1 PA [0]0x29607e681c size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x2bce
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x29607e681c=>part 1 PA [0]0x29607e681c size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000029607e681c mem-ID=0 size=2 element-size=2 type=Data data=ce2b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x29607e681c end_addr=0x29607e681d
[notice]Committing instruction "VLOXEI64.V v24, x29, v2, Vector result" at 0x800119b4=>[0]0x800119b4 (0xc2efc07) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800119b4 mem-ID=0 size=4 element-size=4 type=Instruction data=07fc2e0c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800119b4 end_addr=0x800119b7
[info]current source entropy:5, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800119b8
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v24_0 value 0xc9ca9f571293652f, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v24_1 value 0xae64f205520ede40, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v24_2 value 0x1f4a6cc673e07ff4, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v24_3 value 0x2bcecebd260da62a, mask 0xffffffffffffffff
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : RegisterReservation
[info]{RegisterReserver::UnreserveRegister} Unreserve register: v2, access: Write, reserve type: User
[info]{GenSequenceAgent::RegisterReservation} register reservation do? 0 reg v2 attrs Write is reserved? 0
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : RegisterReservation
[info]{RegisterReserver::UnreserveRegister} Unreserve register: v3, access: Write, reserve type: User
[info]{GenSequenceAgent::RegisterReservation} register reservation do? 0 reg v3 attrs Write is reserved? 0
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : RegisterReservation
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x29, access: Write, reserve type: User
[info]{GenSequenceAgent::RegisterReservation} register reservation do? 0 reg x29 attrs Write is reserved? 0
[notice]GenQueryAgent::HandleQuery : InstructionRecord
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 2
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 6
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]Generating: VLOXEI16.V##RISCV
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[debug]choice tree name: Data alignment choice name: Aligned set weight: 50
[debug]choice tree name: Data alignment choice name: Unaligned set weight: 14
[info] opname=vd
[info]Operand vd No Dependency constraint
[info] opname=vm
[info] opname=LoadStore-rs1-vs2
[notice]Generator mode changed to: AddressShortage,IssSim from: IssSim
[notice]Skipping: VLOXEI16.V##RISCV with operand error: Operand "LoadStore-rs1-vs2" failed to generate no-preamble
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 2
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 6
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]Generator mode changed to: IssSim from: AddressShortage,IssSim
[notice]{Generator::SolveAddressShortage} try to add some available addresses to solve address shortage
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : BatchReloadRegisters
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[notice]{RecoveryAddressGenerator::GenerateAddress} generated addr=0x31e35c6140
[info]{RegisterReserver::ReserveRegister} Reserving register: x29, access: Write, reserve type: User
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x18f2 value 0x18f2
[info] opname=rd
[notice]Committing instruction "LUI x29, 6386" at 0x800119b8=>[0]0x800119b8 (0x18f2eb7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800119b8 mem-ID=0 size=4 element-size=4 type=Instruction data=b72e8f01
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800119b8 end_addr=0x800119bb
[info]current dest entropy:1, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x29 value 0x18f2000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800119bc
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xae3 value 0xae3
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x29, x29, -1309" at 0x800119bc=>[0]0x800119bc (0xae3e8e9b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800119bc mem-ID=0 size=4 element-size=4 type=Instruction data=9b8e3eae
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800119bc end_addr=0x800119bf
[info]current source entropy:5, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x29 value 0x18f1ae3, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800119c0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xd value 0xd
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x29, x29, 0xd" at 0x800119c0=>[0]0x800119c0 (0xde9e93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800119c0 mem-ID=0 size=4 element-size=4 type=Instruction data=939ede00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800119c0 end_addr=0x800119c3
[info]current source entropy:5, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x29 value 0x31e35c6000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800119c4
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x140 value 0x140
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x29, x29, 320" at 0x800119c4=>[0]0x800119c4 (0x140e8e93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800119c4 mem-ID=0 size=4 element-size=4 type=Instruction data=938e0e14
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800119c4 end_addr=0x800119c7
[info]current source entropy:5, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x29 value 0x31e35c6140, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800119c8
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : ReloadRegister
[notice]{GenSequenceAgentRISCV::GetReloadGPRUsingLoadSequence} reload_data=0x756a7b1f30
[notice]Generating: LD##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[debug]choice tree name: Data alignment choice name: Aligned set weight: 50
[debug]choice tree name: Data alignment choice name: Unaligned set weight: 14
[info]constraint already forced, ignore reservation check
[info] opname=rd
[info] opname=LoadStore-rs1-simm12
[notice]Operand : LoadStore-rs1-simm12 mask 0x0 value 0x0
[notice]Operand : simm12 mask 0xfff value 0xf25
[notice]{BaseOffsetLoadStoreOperand::GenerateWithPreamble} generated target address 0x1c820957df alignment 1 data size 8 base value 0x1c820958ba
[info]{AddressingOperand::Generate} generated with preamble
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0xe41 value 0xe41
[info] opname=rd
[notice]Committing instruction "LUI x29, 3649" at 0x800119c8=>[0]0x800119c8 (0xe41eb7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800119c8 mem-ID=0 size=4 element-size=4 type=Instruction data=b71ee400
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800119c8 end_addr=0x800119cb
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x29 value 0xe41000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800119cc
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x4b value 0x4b
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x29, x29, 75" at 0x800119cc=>[0]0x800119cc (0x4be8e9b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800119cc mem-ID=0 size=4 element-size=4 type=Instruction data=9b8ebe04
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800119cc end_addr=0x800119cf
[info]current source entropy:5, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x29 value 0xe4104b, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800119d0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xd value 0xd
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x29, x29, 0xd" at 0x800119d0=>[0]0x800119d0 (0xde9e93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800119d0 mem-ID=0 size=4 element-size=4 type=Instruction data=939ede00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800119d0 end_addr=0x800119d3
[info]current source entropy:5, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x29 value 0x1c82096000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800119d4
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x8ba value 0x8ba
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x29, x29, -1862" at 0x800119d4=>[0]0x800119d4 (0x8bae8e93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800119d4 mem-ID=0 size=4 element-size=4 type=Instruction data=938eae8b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800119d4 end_addr=0x800119d7
[notice]retire source stage: 1, access: 0x1, size: 1, type: 0
[info]current source entropy:4, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x29 value 0x1c820958ba, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800119d8
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : CommitInstruction
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1c820957df=>part 1 PA [0]0x1c820957df size=8, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffffffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1c820957df=>part 1 PA [0]0x1c820957df size=8, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1c820957df=>part 1 PA [0]0x1c820957df size=8, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1c820957df=>part 1 PA [0]0x1c820957df size=8, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001c820957df mem-ID=0 size=8 element-size=8 type=Data data=301f7b6a75000000
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1c820957df end_addr=0x1c820957e6
[notice]Committing instruction "LD x13, x29, -219" at 0x800119d8=>[0]0x800119d8 (0xf25eb683) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800119d8 mem-ID=0 size=4 element-size=4 type=Instruction data=83b65ef2
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800119d8 end_addr=0x800119db
[info]current source entropy:4, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x3a7bf00000
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mcause value 0x4, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mepc value 0x800119d8, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mtval value 0x1c820957df, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register vstart value 0x0, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register privilege value 0x3, mask 0x3
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x3a7bf00000
[notice]{GenInstructionAgent::UpdateExceptionEvent} exception ID: 0x4 attributes: 2181650399 description: enter_m
[notice]{GenExceptionAgent::HandleException} exception ID 0x4, enter_m
[notice]VM states: PrivilegeLevel=M MODE=1 MPRV=0 TVM=0 Current Regime: VmPagingRegime Regime Type:M
[notice]{GenExceptionAgentRISCV::NeedRecoveryAddress} found ec value for mcause: 4
[notice]{GenExceptionAgentRISCV::NeedRecoveryAddress} recovery_exception set to: 0
[notice]New Exception Recorded: LoadAddrMisaligned. Exception taken to level 3.
[info]{GenInstructionAgent::ExecuteHandler} starting PC=0x3a7bf00000=>[Default]0x3a7bf00000 memory attributes: 0x3
[notice]Generator mode changed to: ReExe,Exception,NoEscape from: IssSim
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x0 value 0x3a7bf00004, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x3a7bf00080
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x12 value 0x4, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x3a7bf00084
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x12 value 0x8, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x3a7bf00088
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x12 value 0x4, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x3a7bf0008c
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x27 value 0x3a7bf0008c, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x3a7bf00090
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x27 value 0x3a7bf000a0, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x3a7bf00094
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x12 value 0x10, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x3a7bf00098
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x27 value 0x3a7bf000b0, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x3a7bf0009c
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x0 value 0x3a7bf000a0, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x3a7bf000b0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x0 value 0x3a7bf000b4, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x3a7bf00104
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x27 value 0x800119d8, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x3a7bf00108
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x27 value 0x800119dc, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x3a7bf0010c
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mepc value 0x800119dc, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x0 value 0x800119d8, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x3a7bf00110
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register privilege value 0x3, mask 0x3
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800119dc
[notice]{GenInstructionAgent::UpdateExceptionEvent} exception ID: 0x4e attributes: 0 description: exit_mret
[notice]{GenExceptionAgent::HandleException} exception ID 0x4e, exit_mret
[notice]VM states: PrivilegeLevel=M MODE=1 MPRV=0 TVM=0 Current Regime: VmPagingRegime Regime Type:M
[notice]Generator mode changed to: IssSim from: ReExe,Exception,NoEscape
[notice]{GenInstructionAgent::ExceptionReturn} returned from exception to PC 0x800119dc re-execution? 0
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : ReloadRegister
[notice]{GenSequenceAgentRISCV::GetReloadGPRUsingLoadSequence} reload_data=0x35f063810
[notice]Generating: LD##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[debug]choice tree name: Data alignment choice name: Aligned set weight: 50
[debug]choice tree name: Data alignment choice name: Unaligned set weight: 14
[info]constraint already forced, ignore reservation check
[info] opname=rd
[info] opname=LoadStore-rs1-simm12
[notice]Operand : LoadStore-rs1-simm12 mask 0x0 value 0x0
[notice]Operand : simm12 mask 0xfff value 0x9cb
[notice]{BaseOffsetLoadStoreOperand::GenerateWithPreamble} generated target address 0x722ce887f8 alignment 8 data size 8 base value 0x722ce88e2d
[info]{AddressingOperand::Generate} generated with preamble
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x722d value 0x722d
[info] opname=rd
[notice]Committing instruction "LUI x29, 29229" at 0x800119dc=>[0]0x800119dc (0x722deb7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800119dc mem-ID=0 size=4 element-size=4 type=Instruction data=b7de2207
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800119dc end_addr=0x800119df
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x29 value 0x722d000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800119e0
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xe89 value 0xe89
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x29, x29, -375" at 0x800119e0=>[0]0x800119e0 (0xe89e8e9b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800119e0 mem-ID=0 size=4 element-size=4 type=Instruction data=9b8e9ee8
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800119e0 end_addr=0x800119e3
[info]current source entropy:4, resource type: 0
[info]current dest entropy:3, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x29 value 0x722ce89, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800119e4
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x29, x29, 0xc" at 0x800119e4=>[0]0x800119e4 (0xce9e93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800119e4 mem-ID=0 size=4 element-size=4 type=Instruction data=939ece00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800119e4 end_addr=0x800119e7
[info]current source entropy:4, resource type: 0
[info]current dest entropy:3, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x29 value 0x722ce89000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800119e8
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xe2d value 0xe2d
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x29, x29, -467" at 0x800119e8=>[0]0x800119e8 (0xe2de8e93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800119e8 mem-ID=0 size=4 element-size=4 type=Instruction data=938edee2
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800119e8 end_addr=0x800119eb
[notice]retire source stage: 6, access: 0x13, size: 1, type: 0
[info]current source entropy:3, resource type: 0
[info]current dest entropy:3, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x29 value 0x722ce88e2d, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800119ec
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : CommitInstruction
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x722ce887f8=>part 1 PA [0]0x722ce887f8 size=8, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffffffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x722ce887f8=>part 1 PA [0]0x722ce887f8 size=8, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x722ce887f8=>part 1 PA [0]0x722ce887f8 size=8, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x722ce887f8=>part 1 PA [0]0x722ce887f8 size=8, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000722ce887f8 mem-ID=0 size=8 element-size=8 type=Data data=1038065f03000000
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x722ce887f8 end_addr=0x722ce887ff
[notice]Committing instruction "LD x22, x29, -1589" at 0x800119ec=>[0]0x800119ec (0x9cbebb03) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800119ec mem-ID=0 size=4 element-size=4 type=Instruction data=03bbbe9c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800119ec end_addr=0x800119ef
[info]current source entropy:3, resource type: 0
[info]current dest entropy:3, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x22 value 0x35f063810, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800119f0
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : ReloadRegister
[notice]{GenSequenceAgentRISCV::GetReloadGPRUsingLoadSequence} reload_data=0x5377473540
[notice]Generating: LD##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[debug]choice tree name: Data alignment choice name: Aligned set weight: 50
[debug]choice tree name: Data alignment choice name: Unaligned set weight: 14
[info]constraint already forced, ignore reservation check
[info] opname=rd
[info] opname=LoadStore-rs1-simm12
[notice]Operand : LoadStore-rs1-simm12 mask 0x0 value 0x0
[notice]Operand : simm12 mask 0xfff value 0x490
[notice]{BaseOffsetLoadStoreOperand::GenerateWithPreamble} generated target address 0x6e35775310 alignment 8 data size 8 base value 0x6e35774e80
[info]{AddressingOperand::Generate} generated with preamble
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x6e35 value 0x6e35
[info] opname=rd
[notice]Committing instruction "LUI x29, 28213" at 0x800119f0=>[0]0x800119f0 (0x6e35eb7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800119f0 mem-ID=0 size=4 element-size=4 type=Instruction data=b75ee306
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800119f0 end_addr=0x800119f3
[info]current dest entropy:3, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x29 value 0x6e35000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800119f4
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x775 value 0x775
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x29, x29, 1909" at 0x800119f4=>[0]0x800119f4 (0x775e8e9b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800119f4 mem-ID=0 size=4 element-size=4 type=Instruction data=9b8e5e77
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800119f4 end_addr=0x800119f7
[info]current source entropy:3, resource type: 0
[info]current dest entropy:4, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x29 value 0x6e35775, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800119f8
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x29, x29, 0xc" at 0x800119f8=>[0]0x800119f8 (0xce9e93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800119f8 mem-ID=0 size=4 element-size=4 type=Instruction data=939ece00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800119f8 end_addr=0x800119fb
[info]current source entropy:3, resource type: 0
[info]current dest entropy:4, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x29 value 0x6e35775000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800119fc
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xe80 value 0xe80
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x29, x29, -384" at 0x800119fc=>[0]0x800119fc (0xe80e8e93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800119fc mem-ID=0 size=4 element-size=4 type=Instruction data=938e0ee8
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800119fc end_addr=0x800119ff
[notice]retire source stage: b, access: 0x6, size: 1, type: 0
[info]current source entropy:2, resource type: 0
[info]current dest entropy:4, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x29 value 0x6e35774e80, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011a00
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : CommitInstruction
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6e35775310=>part 1 PA [0]0x6e35775310 size=8, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffffffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6e35775310=>part 1 PA [0]0x6e35775310 size=8, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6e35775310=>part 1 PA [0]0x6e35775310 size=8, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6e35775310=>part 1 PA [0]0x6e35775310 size=8, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000006e35775310 mem-ID=0 size=8 element-size=8 type=Data data=4035477753000000
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6e35775310 end_addr=0x6e35775317
[notice]Committing instruction "LD x15, x29, 1168" at 0x80011a00=>[0]0x80011a00 (0x490eb783) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011a00 mem-ID=0 size=4 element-size=4 type=Instruction data=83b70e49
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011a00 end_addr=0x80011a03
[info]current source entropy:2, resource type: 0
[info]current dest entropy:4, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x15 value 0x5377473540, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011a04
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : ReloadRegister
[notice]{GenSequenceAgentRISCV::GetReloadGPRUsingLoadSequence} reload_data=0x5c44e14310
[notice]Generating: LD##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[debug]choice tree name: Data alignment choice name: Aligned set weight: 50
[debug]choice tree name: Data alignment choice name: Unaligned set weight: 14
[info]constraint already forced, ignore reservation check
[info] opname=rd
[info] opname=LoadStore-rs1-simm12
[notice]Operand : LoadStore-rs1-simm12 mask 0x0 value 0x0
[notice]Operand : simm12 mask 0xfff value 0xdc2
[notice]{BaseOffsetLoadStoreOperand::GenerateWithPreamble} generated target address 0x2366de58c0 alignment 8 data size 8 base value 0x2366de5afe
[info]{AddressingOperand::Generate} generated with preamble
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x11b3 value 0x11b3
[info] opname=rd
[notice]Committing instruction "LUI x29, 4531" at 0x80011a04=>[0]0x80011a04 (0x11b3eb7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011a04 mem-ID=0 size=4 element-size=4 type=Instruction data=b73e1b01
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011a04 end_addr=0x80011a07
[info]current dest entropy:4, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x29 value 0x11b3000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011a08
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x6f3 value 0x6f3
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x29, x29, 1779" at 0x80011a08=>[0]0x80011a08 (0x6f3e8e9b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011a08 mem-ID=0 size=4 element-size=4 type=Instruction data=9b8e3e6f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011a08 end_addr=0x80011a0b
[info]current source entropy:2, resource type: 0
[info]current dest entropy:5, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x29 value 0x11b36f3, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011a0c
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xd value 0xd
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x29, x29, 0xd" at 0x80011a0c=>[0]0x80011a0c (0xde9e93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011a0c mem-ID=0 size=4 element-size=4 type=Instruction data=939ede00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011a0c end_addr=0x80011a0f
[info]current source entropy:2, resource type: 0
[info]current dest entropy:5, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x29 value 0x2366de6000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011a10
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xafe value 0xafe
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x29, x29, -1282" at 0x80011a10=>[0]0x80011a10 (0xafee8e93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011a10 mem-ID=0 size=4 element-size=4 type=Instruction data=938eeeaf
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011a10 end_addr=0x80011a13
[notice]retire source stage: 10, access: 0x17, size: 1, type: 0
[info]current source entropy:1, resource type: 0
[info]current dest entropy:5, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x29 value 0x2366de5afe, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011a14
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : CommitInstruction
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2366de58c0=>part 1 PA [0]0x2366de58c0 size=8, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffffffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2366de58c0=>part 1 PA [0]0x2366de58c0 size=8, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2366de58c0=>part 1 PA [0]0x2366de58c0 size=8, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2366de58c0=>part 1 PA [0]0x2366de58c0 size=8, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000002366de58c0 mem-ID=0 size=8 element-size=8 type=Data data=1043e1445c000000
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2366de58c0 end_addr=0x2366de58c7
[notice]Committing instruction "LD x3, x29, -574" at 0x80011a14=>[0]0x80011a14 (0xdc2eb183) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011a14 mem-ID=0 size=4 element-size=4 type=Instruction data=83b12edc
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011a14 end_addr=0x80011a17
[info]current source entropy:1, resource type: 0
[info]current dest entropy:5, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x3 value 0x5c44e14310, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011a18
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : ReloadRegister
[notice]{GenSequenceAgentRISCV::GetReloadGPRUsingLoadSequence} reload_data=0x78a72f03c0
[notice]Generating: LD##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[debug]choice tree name: Data alignment choice name: Aligned set weight: 50
[debug]choice tree name: Data alignment choice name: Unaligned set weight: 14
[info]constraint already forced, ignore reservation check
[info] opname=rd
[info] opname=LoadStore-rs1-simm12
[notice]Operand : LoadStore-rs1-simm12 mask 0x0 value 0x0
[notice]Operand : simm12 mask 0xfff value 0xd25
[notice]{BaseOffsetLoadStoreOperand::GenerateWithPreamble} generated target address 0x600a0cbed0 alignment 8 data size 8 base value 0x600a0cc1ab
[info]{AddressingOperand::Generate} generated with preamble
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x1803 value 0x1803
[info] opname=rd
[notice]Committing instruction "LUI x29, 6147" at 0x80011a18=>[0]0x80011a18 (0x1803eb7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011a18 mem-ID=0 size=4 element-size=4 type=Instruction data=b73e8001
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011a18 end_addr=0x80011a1b
[info]current dest entropy:5, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x29 value 0x1803000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011a1c
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x833 value 0x833
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x29, x29, -1997" at 0x80011a1c=>[0]0x80011a1c (0x833e8e9b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011a1c mem-ID=0 size=4 element-size=4 type=Instruction data=9b8e3e83
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011a1c end_addr=0x80011a1f
[info]current source entropy:1, resource type: 0
[info]current dest entropy:6, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x29 value 0x1802833, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011a20
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xe value 0xe
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x29, x29, 0xe" at 0x80011a20=>[0]0x80011a20 (0xee9e93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011a20 mem-ID=0 size=4 element-size=4 type=Instruction data=939eee00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011a20 end_addr=0x80011a23
[info]current source entropy:1, resource type: 0
[info]current dest entropy:6, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x29 value 0x600a0cc000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011a24
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x1ab value 0x1ab
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x29, x29, 427" at 0x80011a24=>[0]0x80011a24 (0x1abe8e93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011a24 mem-ID=0 size=4 element-size=4 type=Instruction data=938ebe1a
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011a24 end_addr=0x80011a27
[info]current source entropy:1, resource type: 0
[info]current dest entropy:6, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x29 value 0x600a0cc1ab, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011a28
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : CommitInstruction
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x600a0cbed0=>part 1 PA [0]0x600a0cbed0 size=8, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffffffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x600a0cbed0=>part 1 PA [0]0x600a0cbed0 size=8, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x600a0cbed0=>part 1 PA [0]0x600a0cbed0 size=8, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x600a0cbed0=>part 1 PA [0]0x600a0cbed0 size=8, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000600a0cbed0 mem-ID=0 size=8 element-size=8 type=Data data=c0032fa778000000
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x600a0cbed0 end_addr=0x600a0cbed7
[notice]Committing instruction "LD x17, x29, -731" at 0x80011a28=>[0]0x80011a28 (0xd25eb883) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011a28 mem-ID=0 size=4 element-size=4 type=Instruction data=83b85ed2
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011a28 end_addr=0x80011a2b
[info]current source entropy:1, resource type: 0
[info]current dest entropy:6, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x17 value 0x78a72f03c0, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011a2c
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : ReloadRegister
[notice]{GenSequenceAgentRISCV::GetReloadGPRUsingLoadSequence} reload_data=0x2844a9a70
[notice]Generating: LD##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[debug]choice tree name: Data alignment choice name: Aligned set weight: 50
[debug]choice tree name: Data alignment choice name: Unaligned set weight: 14
[info]constraint already forced, ignore reservation check
[info] opname=rd
[info] opname=LoadStore-rs1-simm12
[notice]Operand : LoadStore-rs1-simm12 mask 0x0 value 0x0
[notice]Operand : simm12 mask 0xfff value 0xa31
[notice]{BaseOffsetLoadStoreOperand::GenerateWithPreamble} generated target address 0x57da877028 alignment 8 data size 8 base value 0x57da8775f7
[info]{AddressingOperand::Generate} generated with preamble
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x57db value 0x57db
[info] opname=rd
[notice]Committing instruction "LUI x29, 22491" at 0x80011a2c=>[0]0x80011a2c (0x57dbeb7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011a2c mem-ID=0 size=4 element-size=4 type=Instruction data=b7be7d05
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011a2c end_addr=0x80011a2f
[info]current dest entropy:6, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x29 value 0x57db000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011a30
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x877 value 0x877
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x29, x29, -1929" at 0x80011a30=>[0]0x80011a30 (0x877e8e9b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011a30 mem-ID=0 size=4 element-size=4 type=Instruction data=9b8e7e87
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011a30 end_addr=0x80011a33
[info]current source entropy:1, resource type: 0
[info]current dest entropy:7, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x29 value 0x57da877, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011a34
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x29, x29, 0xc" at 0x80011a34=>[0]0x80011a34 (0xce9e93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011a34 mem-ID=0 size=4 element-size=4 type=Instruction data=939ece00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011a34 end_addr=0x80011a37
[info]current source entropy:1, resource type: 0
[info]current dest entropy:7, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x29 value 0x57da877000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011a38
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x5f7 value 0x5f7
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x29, x29, 1527" at 0x80011a38=>[0]0x80011a38 (0x5f7e8e93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011a38 mem-ID=0 size=4 element-size=4 type=Instruction data=938e7e5f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011a38 end_addr=0x80011a3b
[info]current source entropy:1, resource type: 0
[info]current dest entropy:7, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x29 value 0x57da8775f7, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011a3c
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : CommitInstruction
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x57da877028=>part 1 PA [0]0x57da877028 size=8, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffffffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x57da877028=>part 1 PA [0]0x57da877028 size=8, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x57da877028=>part 1 PA [0]0x57da877028 size=8, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x57da877028=>part 1 PA [0]0x57da877028 size=8, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000057da877028 mem-ID=0 size=8 element-size=8 type=Data data=709a4a8402000000
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x57da877028 end_addr=0x57da87702f
[notice]Committing instruction "LD x1, x29, -1487" at 0x80011a3c=>[0]0x80011a3c (0xa31eb083) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011a3c mem-ID=0 size=4 element-size=4 type=Instruction data=83b01ea3
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011a3c end_addr=0x80011a3f
[info]current source entropy:1, resource type: 0
[info]current dest entropy:7, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x1 value 0x2844a9a70, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011a40
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : ReloadRegister
[notice]{GenSequenceAgentRISCV::GetReloadGPRUsingLoadSequence} reload_data=0x5039ef0dc0
[notice]Generating: LD##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[debug]choice tree name: Data alignment choice name: Aligned set weight: 50
[debug]choice tree name: Data alignment choice name: Unaligned set weight: 14
[info]constraint already forced, ignore reservation check
[info] opname=rd
[info] opname=LoadStore-rs1-simm12
[notice]Operand : LoadStore-rs1-simm12 mask 0x0 value 0x0
[notice]Operand : simm12 mask 0xfff value 0x1ad
[notice]{BaseOffsetLoadStoreOperand::GenerateWithPreamble} generated target address 0x5b3bf2c918 alignment 8 data size 8 base value 0x5b3bf2c76b
[info]{AddressingOperand::Generate} generated with preamble
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x16cf value 0x16cf
[info] opname=rd
[notice]Committing instruction "LUI x29, 5839" at 0x80011a40=>[0]0x80011a40 (0x16cfeb7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011a40 mem-ID=0 size=4 element-size=4 type=Instruction data=b7fe6c01
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011a40 end_addr=0x80011a43
[info]current dest entropy:7, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x29 value 0x16cf000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011a44
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xfcb value 0xfcb
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x29, x29, -53" at 0x80011a44=>[0]0x80011a44 (0xfcbe8e9b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011a44 mem-ID=0 size=4 element-size=4 type=Instruction data=9b8ebefc
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011a44 end_addr=0x80011a47
[info]current source entropy:1, resource type: 0
[info]current dest entropy:8, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x29 value 0x16cefcb, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011a48
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xe value 0xe
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x29, x29, 0xe" at 0x80011a48=>[0]0x80011a48 (0xee9e93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011a48 mem-ID=0 size=4 element-size=4 type=Instruction data=939eee00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011a48 end_addr=0x80011a4b
[info]current source entropy:1, resource type: 0
[info]current dest entropy:8, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x29 value 0x5b3bf2c000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011a4c
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x76b value 0x76b
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x29, x29, 1899" at 0x80011a4c=>[0]0x80011a4c (0x76be8e93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011a4c mem-ID=0 size=4 element-size=4 type=Instruction data=938ebe76
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011a4c end_addr=0x80011a4f
[info]current source entropy:1, resource type: 0
[info]current dest entropy:8, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x29 value 0x5b3bf2c76b, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011a50
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : CommitInstruction
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5b3bf2c918=>part 1 PA [0]0x5b3bf2c918 size=8, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffffffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5b3bf2c918=>part 1 PA [0]0x5b3bf2c918 size=8, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5b3bf2c918=>part 1 PA [0]0x5b3bf2c918 size=8, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5b3bf2c918=>part 1 PA [0]0x5b3bf2c918 size=8, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000005b3bf2c918 mem-ID=0 size=8 element-size=8 type=Data data=c00def3950000000
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5b3bf2c918 end_addr=0x5b3bf2c91f
[notice]Committing instruction "LD x18, x29, 429" at 0x80011a50=>[0]0x80011a50 (0x1adeb903) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011a50 mem-ID=0 size=4 element-size=4 type=Instruction data=03b9de1a
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011a50 end_addr=0x80011a53
[info]current source entropy:1, resource type: 0
[info]current dest entropy:8, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x18 value 0x5039ef0dc0, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011a54
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : ReloadRegister
[notice]{GenSequenceAgentRISCV::GetReloadGPRUsingLoadSequence} reload_data=0x771ff28470
[notice]Generating: LD##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[debug]choice tree name: Data alignment choice name: Aligned set weight: 50
[debug]choice tree name: Data alignment choice name: Unaligned set weight: 14
[info]constraint already forced, ignore reservation check
[info] opname=rd
[info] opname=LoadStore-rs1-simm12
[notice]Operand : LoadStore-rs1-simm12 mask 0x0 value 0x0
[notice]Operand : simm12 mask 0xfff value 0xb26
[notice]{BaseOffsetLoadStoreOperand::GenerateWithPreamble} generated target address 0x1be8e4b570 alignment 8 data size 8 base value 0x1be8e4ba4a
[info]{AddressingOperand::Generate} generated with preamble
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x6fa value 0x6fa
[info] opname=rd
[notice]Committing instruction "LUI x29, 1786" at 0x80011a54=>[0]0x80011a54 (0x6faeb7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011a54 mem-ID=0 size=4 element-size=4 type=Instruction data=b7ae6f00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011a54 end_addr=0x80011a57
[info]current dest entropy:8, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x29 value 0x6fa000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011a58
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x393 value 0x393
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x29, x29, 915" at 0x80011a58=>[0]0x80011a58 (0x393e8e9b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011a58 mem-ID=0 size=4 element-size=4 type=Instruction data=9b8e3e39
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011a58 end_addr=0x80011a5b
[notice]retire dest stage: 2, access: 0xd, size: 1, type: 0
[info]current source entropy:1, resource type: 0
[info]current dest entropy:8, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x29 value 0x6fa393, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011a5c
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xe value 0xe
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x29, x29, 0xe" at 0x80011a5c=>[0]0x80011a5c (0xee9e93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011a5c mem-ID=0 size=4 element-size=4 type=Instruction data=939eee00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011a5c end_addr=0x80011a5f
[info]current source entropy:1, resource type: 0
[info]current dest entropy:8, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x29 value 0x1be8e4c000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011a60
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xa4a value 0xa4a
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x29, x29, -1462" at 0x80011a60=>[0]0x80011a60 (0xa4ae8e93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011a60 mem-ID=0 size=4 element-size=4 type=Instruction data=938eaea4
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011a60 end_addr=0x80011a63
[info]current source entropy:1, resource type: 0
[info]current dest entropy:8, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x29 value 0x1be8e4ba4a, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011a64
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : CommitInstruction
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1be8e4b570=>part 1 PA [0]0x1be8e4b570 size=8, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffffffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1be8e4b570=>part 1 PA [0]0x1be8e4b570 size=8, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1be8e4b570=>part 1 PA [0]0x1be8e4b570 size=8, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1be8e4b570=>part 1 PA [0]0x1be8e4b570 size=8, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001be8e4b570 mem-ID=0 size=8 element-size=8 type=Data data=7084f21f77000000
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1be8e4b570 end_addr=0x1be8e4b577
[notice]Committing instruction "LD x11, x29, -1242" at 0x80011a64=>[0]0x80011a64 (0xb26eb583) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011a64 mem-ID=0 size=4 element-size=4 type=Instruction data=83b56eb2
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011a64 end_addr=0x80011a67
[info]current source entropy:1, resource type: 0
[info]current dest entropy:8, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x11 value 0x771ff28470, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011a68
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : RegisterReservation
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x29, access: Write, reserve type: User
[info]{GenSequenceAgent::RegisterReservation} register reservation do? 0 reg x29 attrs Write is reserved? 0
[notice]Generating: VLUXEI16.V##RISCV
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[debug]choice tree name: Data alignment choice name: Aligned set weight: 50
[debug]choice tree name: Data alignment choice name: Unaligned set weight: 14
[info] opname=vd
[info]Operand vd No Dependency constraint
[info] opname=vm
[info] opname=LoadStore-rs1-vs2
[notice]Operand : LoadStore-rs1-vs2 mask 0x0 value 0x0
[info]Operand rs1 No Dependency constraint
[info]Operand vs2 No Dependency constraint
[notice]{VectorIndexedLoadStoreOperand::GenerateWithPreamble} generated target address 0x1c9186fb38 alignment 2 data size 2 base value 0x1c91860a5d
[info]{AddressingOperand::Generate} generated with preamble
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} preventing all data page faults.
[notice]{DataBlock::Setup} generate data block start address...0x166c73f2c0 with size:64 and align:64
[notice]{DataBlock::Setup} allocate memory for value:0xf0db size:0x2 Big endian:0x0 to memory:0x166c73f2c0 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000166c73f2c0 mem-ID=0 size=2 element-size=2 type=Data data=dbf0
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x166c73f2c0 end_addr=0x166c73f2c1
[notice]{DataBlock::Setup} allocate memory for value:0x74cd size:0x2 Big endian:0x0 to memory:0x166c73f2c2 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000166c73f2c2 mem-ID=0 size=2 element-size=2 type=Data data=cd74
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x166c73f2c2 end_addr=0x166c73f2c3
[notice]{DataBlock::Setup} allocate memory for value:0x781b size:0x2 Big endian:0x0 to memory:0x166c73f2c4 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000166c73f2c4 mem-ID=0 size=2 element-size=2 type=Data data=1b78
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x166c73f2c4 end_addr=0x166c73f2c5
[notice]{DataBlock::Setup} allocate memory for value:0x191b size:0x2 Big endian:0x0 to memory:0x166c73f2c6 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000166c73f2c6 mem-ID=0 size=2 element-size=2 type=Data data=1b19
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x166c73f2c6 end_addr=0x166c73f2c7
[notice]{DataBlock::Setup} allocate memory for value:0x688b size:0x2 Big endian:0x0 to memory:0x166c73f2c8 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000166c73f2c8 mem-ID=0 size=2 element-size=2 type=Data data=8b68
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x166c73f2c8 end_addr=0x166c73f2c9
[notice]{DataBlock::Setup} allocate memory for value:0x319 size:0x2 Big endian:0x0 to memory:0x166c73f2ca bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000166c73f2ca mem-ID=0 size=2 element-size=2 type=Data data=1903
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x166c73f2ca end_addr=0x166c73f2cb
[notice]{DataBlock::Setup} allocate memory for value:0xb17b size:0x2 Big endian:0x0 to memory:0x166c73f2cc bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000166c73f2cc mem-ID=0 size=2 element-size=2 type=Data data=7bb1
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x166c73f2cc end_addr=0x166c73f2cd
[notice]{DataBlock::Setup} allocate memory for value:0xbae9 size:0x2 Big endian:0x0 to memory:0x166c73f2ce bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000166c73f2ce mem-ID=0 size=2 element-size=2 type=Data data=e9ba
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x166c73f2ce end_addr=0x166c73f2cf
[notice]{DataBlock::Setup} allocate memory for value:0x1f5f size:0x2 Big endian:0x0 to memory:0x166c73f2d0 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000166c73f2d0 mem-ID=0 size=2 element-size=2 type=Data data=5f1f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x166c73f2d0 end_addr=0x166c73f2d1
[notice]{DataBlock::Setup} allocate memory for value:0xa2ed size:0x2 Big endian:0x0 to memory:0x166c73f2d2 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000166c73f2d2 mem-ID=0 size=2 element-size=2 type=Data data=eda2
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x166c73f2d2 end_addr=0x166c73f2d3
[notice]{DataBlock::Setup} allocate memory for value:0xbc07 size:0x2 Big endian:0x0 to memory:0x166c73f2d4 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000166c73f2d4 mem-ID=0 size=2 element-size=2 type=Data data=07bc
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x166c73f2d4 end_addr=0x166c73f2d5
[notice]{DataBlock::Setup} allocate memory for value:0xe023 size:0x2 Big endian:0x0 to memory:0x166c73f2d6 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000166c73f2d6 mem-ID=0 size=2 element-size=2 type=Data data=23e0
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x166c73f2d6 end_addr=0x166c73f2d7
[notice]{DataBlock::Setup} allocate memory for value:0x6783 size:0x2 Big endian:0x0 to memory:0x166c73f2d8 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000166c73f2d8 mem-ID=0 size=2 element-size=2 type=Data data=8367
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x166c73f2d8 end_addr=0x166c73f2d9
[notice]{DataBlock::Setup} allocate memory for value:0xbf11 size:0x2 Big endian:0x0 to memory:0x166c73f2da bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000166c73f2da mem-ID=0 size=2 element-size=2 type=Data data=11bf
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x166c73f2da end_addr=0x166c73f2db
[notice]{DataBlock::Setup} allocate memory for value:0x2517 size:0x2 Big endian:0x0 to memory:0x166c73f2dc bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000166c73f2dc mem-ID=0 size=2 element-size=2 type=Data data=1725
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x166c73f2dc end_addr=0x166c73f2dd
[notice]{DataBlock::Setup} allocate memory for value:0xa7c9 size:0x2 Big endian:0x0 to memory:0x166c73f2de bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000166c73f2de mem-ID=0 size=2 element-size=2 type=Data data=c9a7
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x166c73f2de end_addr=0x166c73f2df
[notice]{DataBlock::Setup} allocate memory for value:0xbab8 size:0x2 Big endian:0x0 to memory:0x166c73f2e0 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000166c73f2e0 mem-ID=0 size=2 element-size=2 type=Data data=b8ba
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x166c73f2e0 end_addr=0x166c73f2e1
[notice]{DataBlock::Setup} allocate memory for value:0x37d9 size:0x2 Big endian:0x0 to memory:0x166c73f2e2 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000166c73f2e2 mem-ID=0 size=2 element-size=2 type=Data data=d937
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x166c73f2e2 end_addr=0x166c73f2e3
[notice]{DataBlock::Setup} allocate memory for value:0xce24 size:0x2 Big endian:0x0 to memory:0x166c73f2e4 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000166c73f2e4 mem-ID=0 size=2 element-size=2 type=Data data=24ce
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x166c73f2e4 end_addr=0x166c73f2e5
[notice]{DataBlock::Setup} allocate memory for value:0x7657 size:0x2 Big endian:0x0 to memory:0x166c73f2e6 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000166c73f2e6 mem-ID=0 size=2 element-size=2 type=Data data=5776
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x166c73f2e6 end_addr=0x166c73f2e7
[notice]{DataBlock::Setup} allocate memory for value:0xd9b2 size:0x2 Big endian:0x0 to memory:0x166c73f2e8 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000166c73f2e8 mem-ID=0 size=2 element-size=2 type=Data data=b2d9
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x166c73f2e8 end_addr=0x166c73f2e9
[notice]{DataBlock::Setup} allocate memory for value:0xe7f6 size:0x2 Big endian:0x0 to memory:0x166c73f2ea bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000166c73f2ea mem-ID=0 size=2 element-size=2 type=Data data=f6e7
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x166c73f2ea end_addr=0x166c73f2eb
[notice]{DataBlock::Setup} allocate memory for value:0xef0e size:0x2 Big endian:0x0 to memory:0x166c73f2ec bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000166c73f2ec mem-ID=0 size=2 element-size=2 type=Data data=0eef
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x166c73f2ec end_addr=0x166c73f2ed
[notice]{DataBlock::Setup} allocate memory for value:0x831e size:0x2 Big endian:0x0 to memory:0x166c73f2ee bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000166c73f2ee mem-ID=0 size=2 element-size=2 type=Data data=1e83
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x166c73f2ee end_addr=0x166c73f2ef
[notice]{DataBlock::Setup} allocate memory for value:0x43ba size:0x2 Big endian:0x0 to memory:0x166c73f2f0 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000166c73f2f0 mem-ID=0 size=2 element-size=2 type=Data data=ba43
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x166c73f2f0 end_addr=0x166c73f2f1
[notice]{DataBlock::Setup} allocate memory for value:0xe716 size:0x2 Big endian:0x0 to memory:0x166c73f2f2 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000166c73f2f2 mem-ID=0 size=2 element-size=2 type=Data data=16e7
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x166c73f2f2 end_addr=0x166c73f2f3
[notice]{DataBlock::Setup} allocate memory for value:0xff6 size:0x2 Big endian:0x0 to memory:0x166c73f2f4 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000166c73f2f4 mem-ID=0 size=2 element-size=2 type=Data data=f60f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x166c73f2f4 end_addr=0x166c73f2f5
[notice]{DataBlock::Setup} allocate memory for value:0x7e90 size:0x2 Big endian:0x0 to memory:0x166c73f2f6 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000166c73f2f6 mem-ID=0 size=2 element-size=2 type=Data data=907e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x166c73f2f6 end_addr=0x166c73f2f7
[notice]{DataBlock::Setup} allocate memory for value:0xeee8 size:0x2 Big endian:0x0 to memory:0x166c73f2f8 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000166c73f2f8 mem-ID=0 size=2 element-size=2 type=Data data=e8ee
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x166c73f2f8 end_addr=0x166c73f2f9
[notice]{DataBlock::Setup} allocate memory for value:0xb457 size:0x2 Big endian:0x0 to memory:0x166c73f2fa bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000166c73f2fa mem-ID=0 size=2 element-size=2 type=Data data=57b4
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x166c73f2fa end_addr=0x166c73f2fb
[notice]{DataBlock::Setup} allocate memory for value:0xb51 size:0x2 Big endian:0x0 to memory:0x166c73f2fc bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000166c73f2fc mem-ID=0 size=2 element-size=2 type=Data data=510b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x166c73f2fc end_addr=0x166c73f2fd
[notice]{DataBlock::Setup} allocate memory for value:0xd5ca size:0x2 Big endian:0x0 to memory:0x166c73f2fe bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000166c73f2fe mem-ID=0 size=2 element-size=2 type=Data data=cad5
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x166c73f2fe end_addr=0x166c73f2ff
[notice]{DataBlock::Clear} data units are cleared!
[info]{RegisterReserver::ReserveRegister} Reserving register: v31, access: Write, reserve type: User
[info]{Generator::AddLoadRegisterAmbleRequests} register v31 should be reserved now: 1
[info]{RegisterReserver::ReserveRegister} Reserving register: x13, access: Write, reserve type: User
[info]{Generator::AddLoadRegisterAmbleRequests} register x13 should be reserved now: 1
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x166c value 0x166c
[info] opname=rd
[notice]Committing instruction "LUI x28, 5740" at 0x80011a68=>[0]0x80011a68 (0x166ce37) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011a68 mem-ID=0 size=4 element-size=4 type=Instruction data=37ce6601
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011a68 end_addr=0x80011a6b
[info]current dest entropy:8, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x28 value 0x166c000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011a6c
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x73f value 0x73f
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x28, x28, 1855" at 0x80011a6c=>[0]0x80011a6c (0x73fe0e1b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011a6c mem-ID=0 size=4 element-size=4 type=Instruction data=1b0efe73
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011a6c end_addr=0x80011a6f
[notice]retire dest stage: 7, access: 0x16, size: 1, type: 0
[info]current source entropy:2, resource type: 0
[info]current dest entropy:8, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x28 value 0x166c73f, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011a70
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x28, x28, 0xc" at 0x80011a70=>[0]0x80011a70 (0xce1e13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011a70 mem-ID=0 size=4 element-size=4 type=Instruction data=131ece00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011a70 end_addr=0x80011a73
[info]current source entropy:2, resource type: 0
[info]current dest entropy:8, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x28 value 0x166c73f000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011a74
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x2c0 value 0x2c0
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x28, x28, 704" at 0x80011a74=>[0]0x80011a74 (0x2c0e0e13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011a74 mem-ID=0 size=4 element-size=4 type=Instruction data=130e0e2c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011a74 end_addr=0x80011a77
[info]current source entropy:2, resource type: 0
[info]current dest entropy:8, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x28 value 0x166c73f2c0, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011a78
[notice]Generating: VL1RE8.V##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[debug]choice tree name: Data alignment choice name: Aligned set weight: 50
[debug]choice tree name: Data alignment choice name: Unaligned set weight: 14
[info]constraint already forced, ignore reservation check
[info] opname=vd
[info] opname=LoadStore-rs1
[notice]Operand : LoadStore-rs1 mask 0x0 value 0x0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x0=>part 1 PA [0]0x0 size=1, part 2 PA [0]0x0 size=0
[notice]Committing instruction "VL1RE8.V v31, x28" at 0x80011a78=>[0]0x80011a78 (0x28e0f87) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011a78 mem-ID=0 size=4 element-size=4 type=Instruction data=870f8e02
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011a78 end_addr=0x80011a7b
[info]current source entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011a7c
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v31_0 value 0x191b781b74cdf0db, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v31_1 value 0xbae9b17b0319688b, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v31_2 value 0xe023bc07a2ed1f5f, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v31_3 value 0xa7c92517bf116783, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v31_4 value 0x7657ce2437d9bab8, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v31_5 value 0x831eef0ee7f6d9b2, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v31_6 value 0x7e900ff6e71643ba, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v31_7 value 0xd5ca0b51b457eee8, mask 0xffffffffffffffff
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x1c92 value 0x1c92
[info] opname=rd
[notice]Committing instruction "LUI x13, 7314" at 0x80011a7c=>[0]0x80011a7c (0x1c926b7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011a7c mem-ID=0 size=4 element-size=4 type=Instruction data=b726c901
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011a7c end_addr=0x80011a7f
[info]current dest entropy:7, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x13 value 0x1c92000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011a80
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x861 value 0x861
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x13, x13, -1951" at 0x80011a80=>[0]0x80011a80 (0x8616869b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011a80 mem-ID=0 size=4 element-size=4 type=Instruction data=9b861686
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011a80 end_addr=0x80011a83
[notice]retire dest stage: c, access: 0xf, size: 1, type: 0
[info]current source entropy:3, resource type: 0
[info]current dest entropy:7, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x13 value 0x1c91861, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011a84
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x13, x13, 0xc" at 0x80011a84=>[0]0x80011a84 (0xc69693) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011a84 mem-ID=0 size=4 element-size=4 type=Instruction data=9396c600
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011a84 end_addr=0x80011a87
[info]current source entropy:3, resource type: 0
[info]current dest entropy:7, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x13 value 0x1c91861000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011a88
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xa5d value 0xa5d
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x13, x13, -1443" at 0x80011a88=>[0]0x80011a88 (0xa5d68693) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011a88 mem-ID=0 size=4 element-size=4 type=Instruction data=9386d6a5
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011a88 end_addr=0x80011a8b
[info]current source entropy:3, resource type: 0
[info]current dest entropy:7, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x13 value 0x1c91860a5d, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011a8c
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : CommitInstruction
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1c9186fb38=>part 1 PA [0]0x1c9186fb38 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1c9186fb38=>part 1 PA [0]0x1c9186fb38 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1c9186fb38=>part 1 PA [0]0x1c9186fb38 size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x38d4
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1c9186fb38=>part 1 PA [0]0x1c9186fb38 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001c9186fb38 mem-ID=0 size=2 element-size=2 type=Data data=d438
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1c9186fb38 end_addr=0x1c9186fb39
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1c91867f2a=>part 1 PA [0]0x1c91867f2a size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1c91867f2a=>part 1 PA [0]0x1c91867f2a size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1c91867f2a=>part 1 PA [0]0x1c91867f2a size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x9470
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1c91867f2a=>part 1 PA [0]0x1c91867f2a size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001c91867f2a mem-ID=0 size=2 element-size=2 type=Data data=7094
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1c91867f2a end_addr=0x1c91867f2b
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1c91868278=>part 1 PA [0]0x1c91868278 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1c91868278=>part 1 PA [0]0x1c91868278 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1c91868278=>part 1 PA [0]0x1c91868278 size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0xd3e4
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1c91868278=>part 1 PA [0]0x1c91868278 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001c91868278 mem-ID=0 size=2 element-size=2 type=Data data=e4d3
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1c91868278 end_addr=0x1c91868279
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1c91862378=>part 1 PA [0]0x1c91862378 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1c91862378=>part 1 PA [0]0x1c91862378 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1c91862378=>part 1 PA [0]0x1c91862378 size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0xb4be
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1c91862378=>part 1 PA [0]0x1c91862378 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001c91862378 mem-ID=0 size=2 element-size=2 type=Data data=beb4
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1c91862378 end_addr=0x1c91862379
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1c918672e8=>part 1 PA [0]0x1c918672e8 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1c918672e8=>part 1 PA [0]0x1c918672e8 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1c918672e8=>part 1 PA [0]0x1c918672e8 size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateBranchPageRequest} exception type: InstructionPageFault exception name: InstructionPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0xb3e0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1c918672e8=>part 1 PA [0]0x1c918672e8 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001c918672e8 mem-ID=0 size=2 element-size=2 type=Data data=e0b3
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1c918672e8 end_addr=0x1c918672e9
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1c91860d76=>part 1 PA [0]0x1c91860d76 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1c91860d76=>part 1 PA [0]0x1c91860d76 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1c91860d76=>part 1 PA [0]0x1c91860d76 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1c91860d76=>part 1 PA [0]0x1c91860d76 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001c91860d76 mem-ID=0 size=2 element-size=2 type=Data data=801d
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1c91860d76 end_addr=0x1c91860d77
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1c9186bbd8=>part 1 PA [0]0x1c9186bbd8 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1c9186bbd8=>part 1 PA [0]0x1c9186bbd8 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1c9186bbd8=>part 1 PA [0]0x1c9186bbd8 size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0xda48
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1c9186bbd8=>part 1 PA [0]0x1c9186bbd8 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001c9186bbd8 mem-ID=0 size=2 element-size=2 type=Data data=48da
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1c9186bbd8 end_addr=0x1c9186bbd9
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1c9186c546=>part 1 PA [0]0x1c9186c546 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1c9186c546=>part 1 PA [0]0x1c9186c546 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1c9186c546=>part 1 PA [0]0x1c9186c546 size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0xaac0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1c9186c546=>part 1 PA [0]0x1c9186c546 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001c9186c546 mem-ID=0 size=2 element-size=2 type=Data data=c0aa
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1c9186c546 end_addr=0x1c9186c547
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1c918629bc=>part 1 PA [0]0x1c918629bc size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1c918629bc=>part 1 PA [0]0x1c918629bc size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1c918629bc=>part 1 PA [0]0x1c918629bc size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x9930
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1c918629bc=>part 1 PA [0]0x1c918629bc size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001c918629bc mem-ID=0 size=2 element-size=2 type=Data data=3099
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1c918629bc end_addr=0x1c918629bd
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1c9186ad4a=>part 1 PA [0]0x1c9186ad4a size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1c9186ad4a=>part 1 PA [0]0x1c9186ad4a size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1c9186ad4a=>part 1 PA [0]0x1c9186ad4a size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x9d24
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1c9186ad4a=>part 1 PA [0]0x1c9186ad4a size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001c9186ad4a mem-ID=0 size=2 element-size=2 type=Data data=249d
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1c9186ad4a end_addr=0x1c9186ad4b
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1c9186c664=>part 1 PA [0]0x1c9186c664 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1c9186c664=>part 1 PA [0]0x1c9186c664 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1c9186c664=>part 1 PA [0]0x1c9186c664 size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0xa4f4
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1c9186c664=>part 1 PA [0]0x1c9186c664 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001c9186c664 mem-ID=0 size=2 element-size=2 type=Data data=f4a4
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1c9186c664 end_addr=0x1c9186c665
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1c9186ea80=>part 1 PA [0]0x1c9186ea80 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1c9186ea80=>part 1 PA [0]0x1c9186ea80 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1c9186ea80=>part 1 PA [0]0x1c9186ea80 size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x3bf0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1c9186ea80=>part 1 PA [0]0x1c9186ea80 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001c9186ea80 mem-ID=0 size=2 element-size=2 type=Data data=f03b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1c9186ea80 end_addr=0x1c9186ea81
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1c918671e0=>part 1 PA [0]0x1c918671e0 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1c918671e0=>part 1 PA [0]0x1c918671e0 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1c918671e0=>part 1 PA [0]0x1c918671e0 size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0xc320
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1c918671e0=>part 1 PA [0]0x1c918671e0 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001c918671e0 mem-ID=0 size=2 element-size=2 type=Data data=20c3
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1c918671e0 end_addr=0x1c918671e1
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1c9186c96e=>part 1 PA [0]0x1c9186c96e size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1c9186c96e=>part 1 PA [0]0x1c9186c96e size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1c9186c96e=>part 1 PA [0]0x1c9186c96e size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x5070
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1c9186c96e=>part 1 PA [0]0x1c9186c96e size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001c9186c96e mem-ID=0 size=2 element-size=2 type=Data data=7050
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1c9186c96e end_addr=0x1c9186c96f
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1c91862f74=>part 1 PA [0]0x1c91862f74 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1c91862f74=>part 1 PA [0]0x1c91862f74 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1c91862f74=>part 1 PA [0]0x1c91862f74 size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x64a
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1c91862f74=>part 1 PA [0]0x1c91862f74 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001c91862f74 mem-ID=0 size=2 element-size=2 type=Data data=4a06
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1c91862f74 end_addr=0x1c91862f75
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1c9186b226=>part 1 PA [0]0x1c9186b226 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1c9186b226=>part 1 PA [0]0x1c9186b226 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1c9186b226=>part 1 PA [0]0x1c9186b226 size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x3b9a
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1c9186b226=>part 1 PA [0]0x1c9186b226 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001c9186b226 mem-ID=0 size=2 element-size=2 type=Data data=9a3b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1c9186b226 end_addr=0x1c9186b227
[notice]Committing instruction "VLUXEI16.V v30, x13, v31, Unmasked" at 0x80011a8c=>[0]0x80011a8c (0x7f6df07) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011a8c mem-ID=0 size=4 element-size=4 type=Instruction data=07dff607
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011a8c end_addr=0x80011a8f
[info]current source entropy:3, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011a90
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v30_0 value 0xb4bed3e4947038d4, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v30_1 value 0xaac0da481d80b3e0, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v30_2 value 0x3bf0a4f49d249930, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v30_3 value 0x3b9a064a5070c320, mask 0xffffffffffffffff
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : RegisterReservation
[info]{RegisterReserver::UnreserveRegister} Unreserve register: v31, access: Write, reserve type: User
[info]{GenSequenceAgent::RegisterReservation} register reservation do? 0 reg v31 attrs Write is reserved? 0
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : RegisterReservation
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x13, access: Write, reserve type: User
[info]{GenSequenceAgent::RegisterReservation} register reservation do? 0 reg x13 attrs Write is reserved? 0
[notice]GenQueryAgent::HandleQuery : InstructionRecord
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 3
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 6
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]Generating: VLOXEI32.V##RISCV
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[debug]choice tree name: Data alignment choice name: Aligned set weight: 50
[debug]choice tree name: Data alignment choice name: Unaligned set weight: 14
[info] opname=vd
[info]Operand vd No Dependency constraint
[info] opname=vm
[info] opname=LoadStore-rs1-vs2
[notice]Operand : LoadStore-rs1-vs2 mask 0x0 value 0x0
[info]Operand rs1 No Dependency constraint
[info]Operand vs2 No Dependency constraint
[notice]{VectorIndexedLoadStoreOperand::GenerateWithPreamble} generated target address 0x168e0e4fe alignment 2 data size 2 base value 0xfe2b4e24
[info]{AddressingOperand::Generate} generated with preamble
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} preventing all data page faults.
[notice]{DataBlock::Setup} generate data block start address...0x5082af5480 with size:64 and align:64
[notice]{DataBlock::Setup} allocate memory for value:0x6ab596da size:0x4 Big endian:0x0 to memory:0x5082af5480 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000005082af5480 mem-ID=0 size=4 element-size=4 type=Data data=da96b56a
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5082af5480 end_addr=0x5082af5483
[notice]{DataBlock::Setup} allocate memory for value:0xfd57aeb8 size:0x4 Big endian:0x0 to memory:0x5082af5484 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000005082af5484 mem-ID=0 size=4 element-size=4 type=Data data=b8ae57fd
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5082af5484 end_addr=0x5082af5487
[notice]{DataBlock::Setup} allocate memory for value:0x6d719b9c size:0x4 Big endian:0x0 to memory:0x5082af5488 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000005082af5488 mem-ID=0 size=4 element-size=4 type=Data data=9c9b716d
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5082af5488 end_addr=0x5082af548b
[notice]{DataBlock::Setup} allocate memory for value:0x87a7079c size:0x4 Big endian:0x0 to memory:0x5082af548c bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000005082af548c mem-ID=0 size=4 element-size=4 type=Data data=9c07a787
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5082af548c end_addr=0x5082af548f
[notice]{DataBlock::Setup} allocate memory for value:0x362412aa size:0x4 Big endian:0x0 to memory:0x5082af5490 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000005082af5490 mem-ID=0 size=4 element-size=4 type=Data data=aa122436
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5082af5490 end_addr=0x5082af5493
[notice]{DataBlock::Setup} allocate memory for value:0xf4f440ae size:0x4 Big endian:0x0 to memory:0x5082af5494 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000005082af5494 mem-ID=0 size=4 element-size=4 type=Data data=ae40f4f4
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5082af5494 end_addr=0x5082af5497
[notice]{DataBlock::Setup} allocate memory for value:0x5ce29e38 size:0x4 Big endian:0x0 to memory:0x5082af5498 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000005082af5498 mem-ID=0 size=4 element-size=4 type=Data data=389ee25c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5082af5498 end_addr=0x5082af549b
[notice]{DataBlock::Setup} allocate memory for value:0xfe8e2442 size:0x4 Big endian:0x0 to memory:0x5082af549c bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000005082af549c mem-ID=0 size=4 element-size=4 type=Data data=42248efe
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5082af549c end_addr=0x5082af549f
[notice]{DataBlock::Setup} allocate memory for value:0x5a9b5512 size:0x4 Big endian:0x0 to memory:0x5082af54a0 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000005082af54a0 mem-ID=0 size=4 element-size=4 type=Data data=12559b5a
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5082af54a0 end_addr=0x5082af54a3
[notice]{DataBlock::Setup} allocate memory for value:0x4222895e size:0x4 Big endian:0x0 to memory:0x5082af54a4 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000005082af54a4 mem-ID=0 size=4 element-size=4 type=Data data=5e892242
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5082af54a4 end_addr=0x5082af54a7
[notice]{DataBlock::Setup} allocate memory for value:0xfce2548c size:0x4 Big endian:0x0 to memory:0x5082af54a8 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000005082af54a8 mem-ID=0 size=4 element-size=4 type=Data data=8c54e2fc
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5082af54a8 end_addr=0x5082af54ab
[notice]{DataBlock::Setup} allocate memory for value:0xa07e975c size:0x4 Big endian:0x0 to memory:0x5082af54ac bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000005082af54ac mem-ID=0 size=4 element-size=4 type=Data data=5c977ea0
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5082af54ac end_addr=0x5082af54af
[notice]{DataBlock::Setup} allocate memory for value:0xbb35a1c6 size:0x4 Big endian:0x0 to memory:0x5082af54b0 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000005082af54b0 mem-ID=0 size=4 element-size=4 type=Data data=c6a135bb
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5082af54b0 end_addr=0x5082af54b3
[notice]{DataBlock::Setup} allocate memory for value:0x22342048 size:0x4 Big endian:0x0 to memory:0x5082af54b4 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000005082af54b4 mem-ID=0 size=4 element-size=4 type=Data data=48203422
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5082af54b4 end_addr=0x5082af54b7
[notice]{DataBlock::Setup} allocate memory for value:0x67c23f9a size:0x4 Big endian:0x0 to memory:0x5082af54b8 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000005082af54b8 mem-ID=0 size=4 element-size=4 type=Data data=9a3fc267
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5082af54b8 end_addr=0x5082af54bb
[notice]{DataBlock::Setup} allocate memory for value:0x8ccf7c70 size:0x4 Big endian:0x0 to memory:0x5082af54bc bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000005082af54bc mem-ID=0 size=4 element-size=4 type=Data data=707ccf8c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5082af54bc end_addr=0x5082af54bf
[notice]{DataBlock::Clear} data units are cleared!
[info]{RegisterReserver::ReserveRegister} Reserving register: v19, access: Write, reserve type: User
[info]{Generator::AddLoadRegisterAmbleRequests} register v19 should be reserved now: 1
[info]{RegisterReserver::ReserveRegister} Reserving register: x14, access: Write, reserve type: User
[info]{Generator::AddLoadRegisterAmbleRequests} register x14 should be reserved now: 1
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x5083 value 0x5083
[info] opname=rd
[notice]Committing instruction "LUI x4, 20611" at 0x80011a90=>[0]0x80011a90 (0x5083237) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011a90 mem-ID=0 size=4 element-size=4 type=Instruction data=37320805
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011a90 end_addr=0x80011a93
[info]current dest entropy:6, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x4 value 0x5083000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011a94
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xaf5 value 0xaf5
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x4, x4, -1291" at 0x80011a94=>[0]0x80011a94 (0xaf52021b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011a94 mem-ID=0 size=4 element-size=4 type=Instruction data=1b0252af
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011a94 end_addr=0x80011a97
[notice]retire dest stage: 11, access: 0x3, size: 1, type: 0
[info]current source entropy:4, resource type: 0
[info]current dest entropy:6, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x4 value 0x5082af5, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011a98
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x4, x4, 0xc" at 0x80011a98=>[0]0x80011a98 (0xc21213) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011a98 mem-ID=0 size=4 element-size=4 type=Instruction data=1312c200
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011a98 end_addr=0x80011a9b
[info]current source entropy:4, resource type: 0
[info]current dest entropy:6, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x4 value 0x5082af5000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011a9c
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x480 value 0x480
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x4, x4, 1152" at 0x80011a9c=>[0]0x80011a9c (0x48020213) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011a9c mem-ID=0 size=4 element-size=4 type=Instruction data=13020248
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011a9c end_addr=0x80011a9f
[info]current source entropy:4, resource type: 0
[info]current dest entropy:6, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x4 value 0x5082af5480, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011aa0
[notice]Generating: VL1RE8.V##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[debug]choice tree name: Data alignment choice name: Aligned set weight: 50
[debug]choice tree name: Data alignment choice name: Unaligned set weight: 14
[info]constraint already forced, ignore reservation check
[info] opname=vd
[info] opname=LoadStore-rs1
[notice]Operand : LoadStore-rs1 mask 0x0 value 0x0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x0=>part 1 PA [0]0x0 size=1, part 2 PA [0]0x0 size=0
[notice]Committing instruction "VL1RE8.V v19, x4" at 0x80011aa0=>[0]0x80011aa0 (0x2820987) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011aa0 mem-ID=0 size=4 element-size=4 type=Instruction data=87098202
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011aa0 end_addr=0x80011aa3
[info]current source entropy:4, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011aa4
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v19_0 value 0xfd57aeb86ab596da, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v19_1 value 0x87a7079c6d719b9c, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v19_2 value 0xf4f440ae362412aa, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v19_3 value 0xfe8e24425ce29e38, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v19_4 value 0x4222895e5a9b5512, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v19_5 value 0xa07e975cfce2548c, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v19_6 value 0x22342048bb35a1c6, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v19_7 value 0x8ccf7c7067c23f9a, mask 0xffffffffffffffff
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0xfe2b5 value 0xfe2b5
[info] opname=rd
[notice]Committing instruction "LUI x14, -7499" at 0x80011aa4=>[0]0x80011aa4 (0xfe2b5737) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011aa4 mem-ID=0 size=4 element-size=4 type=Instruction data=37572bfe
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011aa4 end_addr=0x80011aa7
[info]current dest entropy:5, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x14 value 0xfffffffffe2b5000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011aa8
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xe24 value 0xe24
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x14, x14, -476" at 0x80011aa8=>[0]0x80011aa8 (0xe247071b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011aa8 mem-ID=0 size=4 element-size=4 type=Instruction data=1b0747e2
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011aa8 end_addr=0x80011aab
[notice]retire dest stage: 16, access: 0x11, size: 1, type: 0
[info]current source entropy:5, resource type: 0
[info]current dest entropy:5, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x14 value 0xfffffffffe2b4e24, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011aac
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0x20 value 0x20
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x14, x14, 0x20" at 0x80011aac=>[0]0x80011aac (0x2071713) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011aac mem-ID=0 size=4 element-size=4 type=Instruction data=13170702
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011aac end_addr=0x80011aaf
[info]current source entropy:5, resource type: 0
[info]current dest entropy:5, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x14 value 0xfe2b4e2400000000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011ab0
[notice]Generating: SRLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0x20 value 0x20
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SRLI x14, x14, 0x20" at 0x80011ab0=>[0]0x80011ab0 (0x2075713) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011ab0 mem-ID=0 size=4 element-size=4 type=Instruction data=13570702
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011ab0 end_addr=0x80011ab3
[info]current source entropy:5, resource type: 0
[info]current dest entropy:5, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x14 value 0xfe2b4e24, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011ab4
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : CommitInstruction
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x168e0e4fe=>part 1 PA [0]0x168e0e4fe size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x168e0e4fe=>part 1 PA [0]0x168e0e4fe size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x168e0e4fe=>part 1 PA [0]0x168e0e4fe size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x168e0e4fe=>part 1 PA [0]0x168e0e4fe size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000000168e0e4fe mem-ID=0 size=2 element-size=2 type=Data data=cc24
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x168e0e4fe end_addr=0x168e0e4ff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1fb82fcdc=>part 1 PA [0]0x1fb82fcdc size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1fb82fcdc=>part 1 PA [0]0x1fb82fcdc size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1fb82fcdc=>part 1 PA [0]0x1fb82fcdc size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateBranchPageRequest} exception type: InstructionPageFault exception name: InstructionPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x7b0e
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1fb82fcdc=>part 1 PA [0]0x1fb82fcdc size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000001fb82fcdc mem-ID=0 size=2 element-size=2 type=Data data=0e7b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1fb82fcdc end_addr=0x1fb82fcdd
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x16b9ce9c0=>part 1 PA [0]0x16b9ce9c0 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x16b9ce9c0=>part 1 PA [0]0x16b9ce9c0 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x16b9ce9c0=>part 1 PA [0]0x16b9ce9c0 size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x1b66
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x16b9ce9c0=>part 1 PA [0]0x16b9ce9c0 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000016b9ce9c0 mem-ID=0 size=2 element-size=2 type=Data data=661b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x16b9ce9c0 end_addr=0x16b9ce9c1
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x185d255c0=>part 1 PA [0]0x185d255c0 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x185d255c0=>part 1 PA [0]0x185d255c0 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x185d255c0=>part 1 PA [0]0x185d255c0 size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x614
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x185d255c0=>part 1 PA [0]0x185d255c0 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000000185d255c0 mem-ID=0 size=2 element-size=2 type=Data data=1406
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x185d255c0 end_addr=0x185d255c1
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1344f60ce=>part 1 PA [0]0x1344f60ce size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1344f60ce=>part 1 PA [0]0x1344f60ce size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1344f60ce=>part 1 PA [0]0x1344f60ce size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateBranchPageRequest} exception type: InstructionPageFault exception name: InstructionPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0xf6c2
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1344f60ce=>part 1 PA [0]0x1344f60ce size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000001344f60ce mem-ID=0 size=2 element-size=2 type=Data data=c2f6
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1344f60ce end_addr=0x1344f60cf
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1f31f8ed2=>part 1 PA [0]0x1f31f8ed2 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1f31f8ed2=>part 1 PA [0]0x1f31f8ed2 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1f31f8ed2=>part 1 PA [0]0x1f31f8ed2 size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x7570
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1f31f8ed2=>part 1 PA [0]0x1f31f8ed2 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000001f31f8ed2 mem-ID=0 size=2 element-size=2 type=Data data=7075
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1f31f8ed2 end_addr=0x1f31f8ed3
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x15b0dec5c=>part 1 PA [0]0x15b0dec5c size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x15b0dec5c=>part 1 PA [0]0x15b0dec5c size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x15b0dec5c=>part 1 PA [0]0x15b0dec5c size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x3b0c
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x15b0dec5c=>part 1 PA [0]0x15b0dec5c size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000015b0dec5c mem-ID=0 size=2 element-size=2 type=Data data=0c3b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x15b0dec5c end_addr=0x15b0dec5d
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1fcb97266=>part 1 PA [0]0x1fcb97266 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1fcb97266=>part 1 PA [0]0x1fcb97266 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1fcb97266=>part 1 PA [0]0x1fcb97266 size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x561c
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1fcb97266=>part 1 PA [0]0x1fcb97266 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000001fcb97266 mem-ID=0 size=2 element-size=2 type=Data data=1c56
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1fcb97266 end_addr=0x1fcb97267
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x158c6a336=>part 1 PA [0]0x158c6a336 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x158c6a336=>part 1 PA [0]0x158c6a336 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x158c6a336=>part 1 PA [0]0x158c6a336 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x158c6a336=>part 1 PA [0]0x158c6a336 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000000158c6a336 mem-ID=0 size=2 element-size=2 type=Data data=b946
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x158c6a336 end_addr=0x158c6a337
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1404dd782=>part 1 PA [0]0x1404dd782 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1404dd782=>part 1 PA [0]0x1404dd782 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1404dd782=>part 1 PA [0]0x1404dd782 size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x18d6
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1404dd782=>part 1 PA [0]0x1404dd782 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000001404dd782 mem-ID=0 size=2 element-size=2 type=Data data=d618
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1404dd782 end_addr=0x1404dd783
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1fb0da2b0=>part 1 PA [0]0x1fb0da2b0 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1fb0da2b0=>part 1 PA [0]0x1fb0da2b0 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1fb0da2b0=>part 1 PA [0]0x1fb0da2b0 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1fb0da2b0=>part 1 PA [0]0x1fb0da2b0 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000001fb0da2b0 mem-ID=0 size=2 element-size=2 type=Data data=9889
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1fb0da2b0 end_addr=0x1fb0da2b1
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x19ea9e580=>part 1 PA [0]0x19ea9e580 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x19ea9e580=>part 1 PA [0]0x19ea9e580 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x19ea9e580=>part 1 PA [0]0x19ea9e580 size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x12aa
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x19ea9e580=>part 1 PA [0]0x19ea9e580 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000019ea9e580 mem-ID=0 size=2 element-size=2 type=Data data=aa12
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x19ea9e580 end_addr=0x19ea9e581
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1b960efea=>part 1 PA [0]0x1b960efea size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1b960efea=>part 1 PA [0]0x1b960efea size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1b960efea=>part 1 PA [0]0x1b960efea size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0xbd80
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1b960efea=>part 1 PA [0]0x1b960efea size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000001b960efea mem-ID=0 size=2 element-size=2 type=Data data=80bd
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1b960efea end_addr=0x1b960efeb
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1205f6e6c=>part 1 PA [0]0x1205f6e6c size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1205f6e6c=>part 1 PA [0]0x1205f6e6c size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1205f6e6c=>part 1 PA [0]0x1205f6e6c size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0xd87a
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1205f6e6c=>part 1 PA [0]0x1205f6e6c size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000001205f6e6c mem-ID=0 size=2 element-size=2 type=Data data=7ad8
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1205f6e6c end_addr=0x1205f6e6d
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x165ed8dbe=>part 1 PA [0]0x165ed8dbe size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x165ed8dbe=>part 1 PA [0]0x165ed8dbe size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x165ed8dbe=>part 1 PA [0]0x165ed8dbe size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0xffe2
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x165ed8dbe=>part 1 PA [0]0x165ed8dbe size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000000165ed8dbe mem-ID=0 size=2 element-size=2 type=Data data=e2ff
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x165ed8dbe end_addr=0x165ed8dbf
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x18afaca94=>part 1 PA [0]0x18afaca94 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x18afaca94=>part 1 PA [0]0x18afaca94 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x18afaca94=>part 1 PA [0]0x18afaca94 size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x5b26
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x18afaca94=>part 1 PA [0]0x18afaca94 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000018afaca94 mem-ID=0 size=2 element-size=2 type=Data data=265b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x18afaca94 end_addr=0x18afaca95
[notice]Committing instruction "VLOXEI32.V v29, x14, v19, Vector result" at 0x80011ab4=>[0]0x80011ab4 (0xd376e87) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011ab4 mem-ID=0 size=4 element-size=4 type=Instruction data=876e370d
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011ab4 end_addr=0x80011ab7
[info]current source entropy:5, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011ab8
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v29_0 value 0x6148cbc409ad45c, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v29_1 value 0x561cac187570f6c2, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v29_2 value 0x12aa93f618d6051e, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v29_3 value 0x5b26ceec11d6bd80, mask 0xffffffffffffffff
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : RegisterReservation
[info]{RegisterReserver::UnreserveRegister} Unreserve register: v19, access: Write, reserve type: User
[info]{GenSequenceAgent::RegisterReservation} register reservation do? 0 reg v19 attrs Write is reserved? 0
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : RegisterReservation
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x14, access: Write, reserve type: User
[info]{GenSequenceAgent::RegisterReservation} register reservation do? 0 reg x14 attrs Write is reserved? 0
[notice]GenQueryAgent::HandleQuery : InstructionRecord
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 3
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 6
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[info]{GenVirtualMemoryRequest::AddDetail} Size : 0x200 : GenVaRequest
[info]{GenVirtualMemoryRequest::AddDetail} Align : 0x8 : GenVaRequest
[info]{GenVirtualMemoryRequest::AddDetail} Type : D : GenVaRequest
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[notice]Generating: VLOXEI8.V##RISCV
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[debug]choice tree name: Data alignment choice name: Aligned set weight: 50
[debug]choice tree name: Data alignment choice name: Unaligned set weight: 14
[info] opname=vd
[info]Operand vd No Dependency constraint
[info] opname=vm
[info] opname=LoadStore-rs1-vs2
[notice]Skipping: VLOXEI8.V##RISCV with operand error: Operand "LoadStore-rs1-vs2" failed to generate no-preamble
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 3
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 6
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[info]{GenVirtualMemoryRequest::AddDetail} Size : 0x200 : GenVaRequest
[info]{GenVirtualMemoryRequest::AddDetail} Align : 0x8 : GenVaRequest
[info]{GenVirtualMemoryRequest::AddDetail} Type : D : GenVaRequest
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[notice]Generating: VSUXEI64.V##RISCV
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[debug]choice tree name: Data alignment choice name: Aligned set weight: 50
[debug]choice tree name: Data alignment choice name: Unaligned set weight: 14
[info] opname=vs3
[info]Operand vs3 No Dependency constraint
[info] opname=vm
[info] opname=LoadStore-rs1-vs2
[notice]Skipping: VSUXEI64.V##RISCV with operand error: Operand "LoadStore-rs1-vs2" failed to generate no-preamble
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 3
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 6
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]Generating: VSUXEI32.V##RISCV
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[debug]choice tree name: Data alignment choice name: Aligned set weight: 50
[debug]choice tree name: Data alignment choice name: Unaligned set weight: 14
[info] opname=vs3
[info]Operand vs3 No Dependency constraint
[info] opname=vm
[info] opname=LoadStore-rs1-vs2
[info]{AddressSolver::SolveWithModes} choice: VectorIndexedMode: IndexSolutionChoices size 0x1e
[info]{AddressSolver::SolveWithModes} choice: VectorIndexedMode: IndexSolutionChoices size 0x1e
[info]{AddressSolver::SolveWithModes} choice: VectorIndexedMode: IndexSolutionChoices size 0x1e
[info]{AddressSolver::SolveWithModes} choice: VectorIndexedMode: IndexSolutionChoices size 0x1c
[info]{AddressSolver::SolveWithModes} choice: VectorIndexedMode: IndexSolutionChoices size 0x1c
[info]{AddressSolver::SolveWithModes} choice: VectorIndexedMode: IndexSolutionChoices size 0x1e
[info]{AddressSolver::SolveWithModes} choice: VectorIndexedMode: IndexSolutionChoices size 0x1c
[info]{AddressSolver::SolveWithModes} choice: VectorIndexedMode: IndexSolutionChoices size 0x1e
[info]{AddressSolver::SolveWithModes} choice: VectorIndexedMode: IndexSolutionChoices size 0x1e
[info]{AddressSolver::SolveWithModes} choice: VectorIndexedMode: IndexSolutionChoices size 0x1e
[info]{AddressSolver::SolveWithModes} choice: VectorIndexedMode: IndexSolutionChoices size 0x1e
[info]{AddressSolver::SolveWithModes} choice: VectorIndexedMode: IndexSolutionChoices size 0x1e
[info]{AddressSolver::SolveWithModes} choice: VectorIndexedMode: IndexSolutionChoices size 0x1e
[info]{AddressSolver::SolveWithModes} choice: VectorIndexedMode: IndexSolutionChoices size 0x1e
[info]{AddressSolver::SolveWithModes} choice: VectorIndexedMode: IndexSolutionChoices size 0x1e
[info]{AddressSolver::SolveWithModes} choice: VectorIndexedMode: IndexSolutionChoices size 0x1e
[info]{AddressSolver::SolveWithModes} choice: VectorIndexedMode: IndexSolutionChoices size 0x1e
[info]{AddressSolver::SolveWithModes} choice: VectorIndexedMode: IndexSolutionChoices size 0x1e
[info]{AddressSolver::SolveWithModes} choice: VectorIndexedMode: IndexSolutionChoices size 0x1e
[info]{AddressSolver::SolveWithModes} choice: VectorIndexedMode: IndexSolutionChoices size 0x1c
[info]{AddressSolver::SolveWithModes} choice: VectorIndexedMode: IndexSolutionChoices size 0x1e
[info]{AddressSolver::SolveWithModes} choice: VectorIndexedMode: IndexSolutionChoices size 0x1c
[info]{AddressSolver::SolveWithModes} choice: VectorIndexedMode: IndexSolutionChoices size 0x1e
[info]{AddressSolver::SolveWithModes} choice: VectorIndexedMode: IndexSolutionChoices size 0x1c
[info]{AddressSolver::SolveWithModes} choice: VectorIndexedMode: IndexSolutionChoices size 0x1e
[info]{AddressSolver::SolveWithModes} choice: VectorIndexedMode: IndexSolutionChoices size 0x1e
[info]{AddressSolver::SolveWithModes} choice: VectorIndexedMode: IndexSolutionChoices size 0x1e
[notice]{LoadStoreOperand::GenerateNoPreamble} instruction: VSUXEI32.V##RISCV addressing-mode: VectorIndexedMode target address: 0x294dfd284
[info]{AddressingOperand::Generate} generated without preamble
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x294dfd284=>part 1 PA [0]0x294dfd284 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x294dfd284=>part 1 PA [0]0x294dfd284 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x294dfd284=>part 1 PA [0]0x294dfd284 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x294dfd284=>part 1 PA [0]0x294dfd284 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000000294dfd284 mem-ID=0 size=2 element-size=2 type=Data data=52f4
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x294dfd284 end_addr=0x294dfd285
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x31aca9b9b=>part 1 PA [0]0x31aca9b9b size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x31aca9b9b=>part 1 PA [0]0x31aca9b9b size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x31aca9b9b=>part 1 PA [0]0x31aca9b9b size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x31aca9b9b=>part 1 PA [0]0x31aca9b9b size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000031aca9b9b mem-ID=0 size=2 element-size=2 type=Data data=d002
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x31aca9b9b end_addr=0x31aca9b9c
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x34c7619b2=>part 1 PA [0]0x34c7619b2 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x34c7619b2=>part 1 PA [0]0x34c7619b2 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x34c7619b2=>part 1 PA [0]0x34c7619b2 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x34c7619b2=>part 1 PA [0]0x34c7619b2 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000034c7619b2 mem-ID=0 size=2 element-size=2 type=Data data=0bfd
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x34c7619b2 end_addr=0x34c7619b3
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x31aca9bcb=>part 1 PA [0]0x31aca9bcb size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x31aca9bcb=>part 1 PA [0]0x31aca9bcb size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x31aca9bcb=>part 1 PA [0]0x31aca9bcb size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x31aca9bcb=>part 1 PA [0]0x31aca9bcb size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000031aca9bcb mem-ID=0 size=2 element-size=2 type=Data data=deb9
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x31aca9bcb end_addr=0x31aca9bcc
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x306a6dbca=>part 1 PA [0]0x306a6dbca size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x306a6dbca=>part 1 PA [0]0x306a6dbca size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x306a6dbca=>part 1 PA [0]0x306a6dbca size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x306a6dbca=>part 1 PA [0]0x306a6dbca size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000000306a6dbca mem-ID=0 size=2 element-size=2 type=Data data=0ca9
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x306a6dbca end_addr=0x306a6dbcb
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x31aca9bb5=>part 1 PA [0]0x31aca9bb5 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x31aca9bb5=>part 1 PA [0]0x31aca9bb5 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x31aca9bb5=>part 1 PA [0]0x31aca9bb5 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x31aca9bb5=>part 1 PA [0]0x31aca9bb5 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000031aca9bb5 mem-ID=0 size=2 element-size=2 type=Data data=1a0a
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x31aca9bb5 end_addr=0x31aca9bb6
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3723e028a=>part 1 PA [0]0x3723e028a size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3723e028a=>part 1 PA [0]0x3723e028a size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3723e028a=>part 1 PA [0]0x3723e028a size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3723e028a=>part 1 PA [0]0x3723e028a size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000003723e028a mem-ID=0 size=2 element-size=2 type=Data data=cdde
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3723e028a end_addr=0x3723e028b
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x31aca9bcd=>part 1 PA [0]0x31aca9bcd size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x31aca9bcd=>part 1 PA [0]0x31aca9bcd size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x31aca9bcd=>part 1 PA [0]0x31aca9bcd size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x31aca9bcd=>part 1 PA [0]0x31aca9bcd size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000031aca9bcd mem-ID=0 size=2 element-size=2 type=Data data=970f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x31aca9bcd end_addr=0x31aca9bce
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x31465daee=>part 1 PA [0]0x31465daee size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x31465daee=>part 1 PA [0]0x31465daee size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x31465daee=>part 1 PA [0]0x31465daee size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x31465daee=>part 1 PA [0]0x31465daee size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000031465daee mem-ID=0 size=2 element-size=2 type=Data data=fc54
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x31465daee end_addr=0x31465daef
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x31aca9c05=>part 1 PA [0]0x31aca9c05 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x31aca9c05=>part 1 PA [0]0x31aca9c05 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x31aca9c05=>part 1 PA [0]0x31aca9c05 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x31aca9c05=>part 1 PA [0]0x31aca9c05 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000031aca9c05 mem-ID=0 size=2 element-size=2 type=Data data=e43d
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x31aca9c05 end_addr=0x31aca9c06
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2b78d8916=>part 1 PA [0]0x2b78d8916 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2b78d8916=>part 1 PA [0]0x2b78d8916 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2b78d8916=>part 1 PA [0]0x2b78d8916 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2b78d8916=>part 1 PA [0]0x2b78d8916 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000002b78d8916 mem-ID=0 size=2 element-size=2 type=Data data=c00f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2b78d8916 end_addr=0x2b78d8917
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x31aca9bc9=>part 1 PA [0]0x31aca9bc9 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x31aca9bc9=>part 1 PA [0]0x31aca9bc9 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x31aca9bc9=>part 1 PA [0]0x31aca9bc9 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x31aca9bc9=>part 1 PA [0]0x31aca9bc9 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000031aca9bc9 mem-ID=0 size=2 element-size=2 type=Data data=c947
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x31aca9bc9 end_addr=0x31aca9bca
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x28f18dd56=>part 1 PA [0]0x28f18dd56 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x28f18dd56=>part 1 PA [0]0x28f18dd56 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x28f18dd56=>part 1 PA [0]0x28f18dd56 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x28f18dd56=>part 1 PA [0]0x28f18dd56 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000028f18dd56 mem-ID=0 size=2 element-size=2 type=Data data=23ec
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x28f18dd56 end_addr=0x28f18dd57
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x31aca9c07=>part 1 PA [0]0x31aca9c07 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x31aca9c07=>part 1 PA [0]0x31aca9c07 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x31aca9c07=>part 1 PA [0]0x31aca9c07 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x31aca9c07=>part 1 PA [0]0x31aca9c07 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000031aca9c07 mem-ID=0 size=2 element-size=2 type=Data data=f4da
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x31aca9c07 end_addr=0x31aca9c08
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x34b829d4a=>part 1 PA [0]0x34b829d4a size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x34b829d4a=>part 1 PA [0]0x34b829d4a size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x34b829d4a=>part 1 PA [0]0x34b829d4a size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x34b829d4a=>part 1 PA [0]0x34b829d4a size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000034b829d4a mem-ID=0 size=2 element-size=2 type=Data data=020a
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x34b829d4a end_addr=0x34b829d4b
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x31aca9bc0=>part 1 PA [0]0x31aca9bc0 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x31aca9bc0=>part 1 PA [0]0x31aca9bc0 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x31aca9bc0=>part 1 PA [0]0x31aca9bc0 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x31aca9bc0=>part 1 PA [0]0x31aca9bc0 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000031aca9bc0 mem-ID=0 size=2 element-size=2 type=Data data=4913
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x31aca9bc0 end_addr=0x31aca9bc1
[notice]Committing instruction "VSUXEI32.V v26, x1, v13, Unmasked" at 0x80011ab8=>[0]0x80011ab8 (0x6d0ed27) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011ab8 mem-ID=0 size=4 element-size=4 type=Instruction data=27edd006
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011ab8 end_addr=0x80011abb
[info]current source entropy:6, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x3a7bf00000
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mcause value 0x6, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mepc value 0x80011ab8, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mtval value 0x31aca9b9b, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register vstart value 0x1, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register privilege value 0x3, mask 0x3
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x3a7bf00000
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x294dfd284
[notice]{GenInstructionAgent::UpdateExceptionEvent} exception ID: 0x6 attributes: 449485723 description: enter_m
[notice]{GenExceptionAgent::HandleException} exception ID 0x6, enter_m
[notice]VM states: PrivilegeLevel=M MODE=1 MPRV=0 TVM=0 Current Regime: VmPagingRegime Regime Type:M
[notice]{GenExceptionAgentRISCV::NeedRecoveryAddress} found ec value for mcause: 6
[notice]{GenExceptionAgentRISCV::NeedRecoveryAddress} recovery_exception set to: 0
[notice]New Exception Recorded: StoreAmoAddrMisaligned. Exception taken to level 3.
[info]{GenInstructionAgent::ExecuteHandler} starting PC=0x3a7bf00000=>[Default]0x3a7bf00000 memory attributes: 0x3
[notice]Generator mode changed to: ReExe,Exception,NoEscape from: IssSim
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x0 value 0x3a7bf00004, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x3a7bf00080
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x12 value 0x6, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x3a7bf00084
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x12 value 0xc, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x3a7bf00088
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x12 value 0x6, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x3a7bf0008c
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x27 value 0x3a7bf0008c, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x3a7bf00090
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x27 value 0x3a7bf000a0, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x3a7bf00094
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x12 value 0x18, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x3a7bf00098
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x27 value 0x3a7bf000b8, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x3a7bf0009c
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x0 value 0x3a7bf000a0, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x3a7bf000b8
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x0 value 0x3a7bf000bc, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x3a7bf00104
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x27 value 0x80011ab8, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x3a7bf00108
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x27 value 0x80011abc, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x3a7bf0010c
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mepc value 0x80011abc, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x0 value 0x80011ab8, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x3a7bf00110
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register privilege value 0x3, mask 0x3
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011abc
[notice]{GenInstructionAgent::UpdateExceptionEvent} exception ID: 0x4e attributes: 0 description: exit_mret
[notice]{GenExceptionAgent::HandleException} exception ID 0x4e, exit_mret
[notice]VM states: PrivilegeLevel=M MODE=1 MPRV=0 TVM=0 Current Regime: VmPagingRegime Regime Type:M
[notice]Generator mode changed to: IssSim from: ReExe,Exception,NoEscape
[notice]{GenInstructionAgent::ExceptionReturn} returned from exception to PC 0x80011abc re-execution? 0
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x0 value 0x0
[info] opname=rd
[notice]Committing instruction "LUI x17, 0" at 0x80011abc=>[0]0x80011abc (0x8b7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011abc mem-ID=0 size=4 element-size=4 type=Instruction data=b7080000
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011abc end_addr=0x80011abf
[info]current dest entropy:3, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x17 value 0x0, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011ac0
[notice]Generating: CSRRW#register#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=csr
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "CSRRW vstart, x17, x0" at 0x80011ac0=>[0]0x80011ac0 (0x889073) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011ac0 mem-ID=0 size=4 element-size=4 type=Instruction data=73908800
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011ac0 end_addr=0x80011ac3
[info]current source entropy:7, resource type: 0
[info]current dest entropy:4, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register vstart value 0x0, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x0 value 0x1, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011ac4
[notice]GenQueryAgent::HandleQuery : InstructionRecord
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 3
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 7
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]Generating: VSOXEI32.V##RISCV
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[debug]choice tree name: Data alignment choice name: Aligned set weight: 50
[debug]choice tree name: Data alignment choice name: Unaligned set weight: 14
[info] opname=vs3
[info]Operand vs3 No Dependency constraint
[info] opname=vm
[info] opname=LoadStore-rs1-vs2
[notice]Operand : LoadStore-rs1-vs2 mask 0x0 value 0x0
[info]Operand rs1 No Dependency constraint
[info]Operand vs2 No Dependency constraint
[notice]{VectorIndexedLoadStoreOperand::GenerateWithPreamble} generated target address 0x2b1d057ea4 alignment 2 data size 2 base value 0x2a1ea9aafa
[info]{AddressingOperand::Generate} generated with preamble
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} preventing all data page faults.
[notice]{DataBlock::Setup} generate data block start address...0x30f7d3e40 with size:64 and align:64
[notice]{DataBlock::Setup} allocate memory for value:0xfe5bd3aa size:0x4 Big endian:0x0 to memory:0x30f7d3e40 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000030f7d3e40 mem-ID=0 size=4 element-size=4 type=Data data=aad35bfe
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x30f7d3e40 end_addr=0x30f7d3e43
[notice]{DataBlock::Setup} allocate memory for value:0xd463afc0 size:0x4 Big endian:0x0 to memory:0x30f7d3e44 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000030f7d3e44 mem-ID=0 size=4 element-size=4 type=Data data=c0af63d4
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x30f7d3e44 end_addr=0x30f7d3e47
[notice]{DataBlock::Setup} allocate memory for value:0xd7f53100 size:0x4 Big endian:0x0 to memory:0x30f7d3e48 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000030f7d3e48 mem-ID=0 size=4 element-size=4 type=Data data=0031f5d7
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x30f7d3e48 end_addr=0x30f7d3e4b
[notice]{DataBlock::Setup} allocate memory for value:0xf3580d4a size:0x4 Big endian:0x0 to memory:0x30f7d3e4c bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000030f7d3e4c mem-ID=0 size=4 element-size=4 type=Data data=4a0d58f3
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x30f7d3e4c end_addr=0x30f7d3e4f
[notice]{DataBlock::Setup} allocate memory for value:0x5bbe1bbc size:0x4 Big endian:0x0 to memory:0x30f7d3e50 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000030f7d3e50 mem-ID=0 size=4 element-size=4 type=Data data=bc1bbe5b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x30f7d3e50 end_addr=0x30f7d3e53
[notice]{DataBlock::Setup} allocate memory for value:0xe98c6eb6 size:0x4 Big endian:0x0 to memory:0x30f7d3e54 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000030f7d3e54 mem-ID=0 size=4 element-size=4 type=Data data=b66e8ce9
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x30f7d3e54 end_addr=0x30f7d3e57
[notice]{DataBlock::Setup} allocate memory for value:0xa3fc7cac size:0x4 Big endian:0x0 to memory:0x30f7d3e58 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000030f7d3e58 mem-ID=0 size=4 element-size=4 type=Data data=ac7cfca3
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x30f7d3e58 end_addr=0x30f7d3e5b
[notice]{DataBlock::Setup} allocate memory for value:0x116ae72c size:0x4 Big endian:0x0 to memory:0x30f7d3e5c bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000030f7d3e5c mem-ID=0 size=4 element-size=4 type=Data data=2ce76a11
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x30f7d3e5c end_addr=0x30f7d3e5f
[notice]{DataBlock::Setup} allocate memory for value:0x5ab68902 size:0x4 Big endian:0x0 to memory:0x30f7d3e60 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000030f7d3e60 mem-ID=0 size=4 element-size=4 type=Data data=0289b65a
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x30f7d3e60 end_addr=0x30f7d3e63
[notice]{DataBlock::Setup} allocate memory for value:0x4984f0bc size:0x4 Big endian:0x0 to memory:0x30f7d3e64 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000030f7d3e64 mem-ID=0 size=4 element-size=4 type=Data data=bcf08449
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x30f7d3e64 end_addr=0x30f7d3e67
[notice]{DataBlock::Setup} allocate memory for value:0x14a1c638 size:0x4 Big endian:0x0 to memory:0x30f7d3e68 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000030f7d3e68 mem-ID=0 size=4 element-size=4 type=Data data=38c6a114
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x30f7d3e68 end_addr=0x30f7d3e6b
[notice]{DataBlock::Setup} allocate memory for value:0x4377ac56 size:0x4 Big endian:0x0 to memory:0x30f7d3e6c bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000030f7d3e6c mem-ID=0 size=4 element-size=4 type=Data data=56ac7743
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x30f7d3e6c end_addr=0x30f7d3e6f
[notice]{DataBlock::Setup} allocate memory for value:0xb9823b2a size:0x4 Big endian:0x0 to memory:0x30f7d3e70 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000030f7d3e70 mem-ID=0 size=4 element-size=4 type=Data data=2a3b82b9
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x30f7d3e70 end_addr=0x30f7d3e73
[notice]{DataBlock::Setup} allocate memory for value:0x3bdad48a size:0x4 Big endian:0x0 to memory:0x30f7d3e74 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000030f7d3e74 mem-ID=0 size=4 element-size=4 type=Data data=8ad4da3b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x30f7d3e74 end_addr=0x30f7d3e77
[notice]{DataBlock::Setup} allocate memory for value:0x400ea4f8 size:0x4 Big endian:0x0 to memory:0x30f7d3e78 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000030f7d3e78 mem-ID=0 size=4 element-size=4 type=Data data=f8a40e40
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x30f7d3e78 end_addr=0x30f7d3e7b
[notice]{DataBlock::Setup} allocate memory for value:0x24aedd7e size:0x4 Big endian:0x0 to memory:0x30f7d3e7c bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000030f7d3e7c mem-ID=0 size=4 element-size=4 type=Data data=7eddae24
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x30f7d3e7c end_addr=0x30f7d3e7f
[notice]{DataBlock::Clear} data units are cleared!
[info]{RegisterReserver::ReserveRegister} Reserving register: v27, access: Write, reserve type: User
[info]{Generator::AddLoadRegisterAmbleRequests} register v27 should be reserved now: 1
[info]{RegisterReserver::ReserveRegister} Reserving register: x11, access: Write, reserve type: User
[info]{Generator::AddLoadRegisterAmbleRequests} register x11 should be reserved now: 1
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0xc4 value 0xc4
[info] opname=rd
[notice]Committing instruction "LUI x3, 196" at 0x80011ac4=>[0]0x80011ac4 (0xc41b7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011ac4 mem-ID=0 size=4 element-size=4 type=Instruction data=b7410c00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011ac4 end_addr=0x80011ac7
[info]current dest entropy:4, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x3 value 0xc4000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011ac8
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xdf5 value 0xdf5
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x3, x3, -523" at 0x80011ac8=>[0]0x80011ac8 (0xdf51819b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011ac8 mem-ID=0 size=4 element-size=4 type=Instruction data=9b8151df
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011ac8 end_addr=0x80011acb
[info]current source entropy:8, resource type: 0
[info]current dest entropy:5, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x3 value 0xc3df5, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011acc
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xe value 0xe
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x3, x3, 0xe" at 0x80011acc=>[0]0x80011acc (0xe19193) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011acc mem-ID=0 size=4 element-size=4 type=Instruction data=9391e100
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011acc end_addr=0x80011acf
[info]current source entropy:8, resource type: 0
[info]current dest entropy:5, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x3 value 0x30f7d4000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011ad0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xe40 value 0xe40
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x3, x3, -448" at 0x80011ad0=>[0]0x80011ad0 (0xe4018193) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011ad0 mem-ID=0 size=4 element-size=4 type=Instruction data=938101e4
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011ad0 end_addr=0x80011ad3
[notice]retire dest stage: 0, access: 0x12, size: 1, type: 0
[info]current source entropy:8, resource type: 0
[info]current dest entropy:4, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x3 value 0x30f7d3e40, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011ad4
[notice]Generating: VL1RE8.V##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[debug]choice tree name: Data alignment choice name: Aligned set weight: 50
[debug]choice tree name: Data alignment choice name: Unaligned set weight: 14
[info]constraint already forced, ignore reservation check
[info] opname=vd
[info] opname=LoadStore-rs1
[notice]Operand : LoadStore-rs1 mask 0x0 value 0x0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x0=>part 1 PA [0]0x0 size=1, part 2 PA [0]0x0 size=0
[notice]Committing instruction "VL1RE8.V v27, x3" at 0x80011ad4=>[0]0x80011ad4 (0x2818d87) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011ad4 mem-ID=0 size=4 element-size=4 type=Instruction data=878d8102
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011ad4 end_addr=0x80011ad7
[info]current source entropy:8, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011ad8
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v27_0 value 0xd463afc0fe5bd3aa, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v27_1 value 0xf3580d4ad7f53100, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v27_2 value 0xe98c6eb65bbe1bbc, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v27_3 value 0x116ae72ca3fc7cac, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v27_4 value 0x4984f0bc5ab68902, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v27_5 value 0x4377ac5614a1c638, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v27_6 value 0x3bdad48ab9823b2a, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v27_7 value 0x24aedd7e400ea4f8, mask 0xffffffffffffffff
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x2a1f value 0x2a1f
[info] opname=rd
[notice]Committing instruction "LUI x11, 10783" at 0x80011ad8=>[0]0x80011ad8 (0x2a1f5b7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011ad8 mem-ID=0 size=4 element-size=4 type=Instruction data=b7f5a102
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011ad8 end_addr=0x80011adb
[info]current dest entropy:3, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x11 value 0x2a1f000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011adc
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xa9b value 0xa9b
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x11, x11, -1381" at 0x80011adc=>[0]0x80011adc (0xa9b5859b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011adc mem-ID=0 size=4 element-size=4 type=Instruction data=9b85b5a9
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011adc end_addr=0x80011adf
[info]current source entropy:9, resource type: 0
[info]current dest entropy:3, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x11 value 0x2a1ea9b, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011ae0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x11, x11, 0xc" at 0x80011ae0=>[0]0x80011ae0 (0xc59593) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011ae0 mem-ID=0 size=4 element-size=4 type=Instruction data=9395c500
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011ae0 end_addr=0x80011ae3
[info]current source entropy:9, resource type: 0
[info]current dest entropy:3, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x11 value 0x2a1ea9b000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011ae4
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xafa value 0xafa
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x11, x11, -1286" at 0x80011ae4=>[0]0x80011ae4 (0xafa58593) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011ae4 mem-ID=0 size=4 element-size=4 type=Instruction data=9385a5af
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011ae4 end_addr=0x80011ae7
[notice]retire source stage: 5, access: 0x1d, size: 1, type: 0
[info]current source entropy:8, resource type: 0
[info]current dest entropy:3, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x11 value 0x2a1ea9aafa, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011ae8
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : CommitInstruction
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2b1d057ea4=>part 1 PA [0]0x2b1d057ea4 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2b1d057ea4=>part 1 PA [0]0x2b1d057ea4 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2b1d057ea4=>part 1 PA [0]0x2b1d057ea4 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2b1d057ea4=>part 1 PA [0]0x2b1d057ea4 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000002b1d057ea4 mem-ID=0 size=2 element-size=2 type=Data data=041e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2b1d057ea4 end_addr=0x2b1d057ea5
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2af30d5aba=>part 1 PA [0]0x2af30d5aba size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2af30d5aba=>part 1 PA [0]0x2af30d5aba size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2af30d5aba=>part 1 PA [0]0x2af30d5aba size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2af30d5aba=>part 1 PA [0]0x2af30d5aba size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000002af30d5aba mem-ID=0 size=2 element-size=2 type=Data data=e049
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2af30d5aba end_addr=0x2af30d5abb
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2af69edbfa=>part 1 PA [0]0x2af69edbfa size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2af69edbfa=>part 1 PA [0]0x2af69edbfa size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2af69edbfa=>part 1 PA [0]0x2af69edbfa size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2af69edbfa=>part 1 PA [0]0x2af69edbfa size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000002af69edbfa mem-ID=0 size=2 element-size=2 type=Data data=e14b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2af69edbfa end_addr=0x2af69edbfb
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2b1201b844=>part 1 PA [0]0x2b1201b844 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2b1201b844=>part 1 PA [0]0x2b1201b844 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2b1201b844=>part 1 PA [0]0x2b1201b844 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2b1201b844=>part 1 PA [0]0x2b1201b844 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000002b1201b844 mem-ID=0 size=2 element-size=2 type=Data data=70ca
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2b1201b844 end_addr=0x2b1201b845
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2a7a67c6b6=>part 1 PA [0]0x2a7a67c6b6 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2a7a67c6b6=>part 1 PA [0]0x2a7a67c6b6 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2a7a67c6b6=>part 1 PA [0]0x2a7a67c6b6 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2a7a67c6b6=>part 1 PA [0]0x2a7a67c6b6 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000002a7a67c6b6 mem-ID=0 size=2 element-size=2 type=Data data=f085
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2a7a67c6b6 end_addr=0x2a7a67c6b7
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2b083619b0=>part 1 PA [0]0x2b083619b0 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2b083619b0=>part 1 PA [0]0x2b083619b0 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2b083619b0=>part 1 PA [0]0x2b083619b0 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2b083619b0=>part 1 PA [0]0x2b083619b0 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000002b083619b0 mem-ID=0 size=2 element-size=2 type=Data data=effd
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2b083619b0 end_addr=0x2b083619b1
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2ac2a627a6=>part 1 PA [0]0x2ac2a627a6 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2ac2a627a6=>part 1 PA [0]0x2ac2a627a6 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2ac2a627a6=>part 1 PA [0]0x2ac2a627a6 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2ac2a627a6=>part 1 PA [0]0x2ac2a627a6 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000002ac2a627a6 mem-ID=0 size=2 element-size=2 type=Data data=57f5
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2ac2a627a6 end_addr=0x2ac2a627a7
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2a30149226=>part 1 PA [0]0x2a30149226 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2a30149226=>part 1 PA [0]0x2a30149226 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2a30149226=>part 1 PA [0]0x2a30149226 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2a30149226=>part 1 PA [0]0x2a30149226 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000002a30149226 mem-ID=0 size=2 element-size=2 type=Data data=39a0
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2a30149226 end_addr=0x2a30149227
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2a796033fc=>part 1 PA [0]0x2a796033fc size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2a796033fc=>part 1 PA [0]0x2a796033fc size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2a796033fc=>part 1 PA [0]0x2a796033fc size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2a796033fc=>part 1 PA [0]0x2a796033fc size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000002a796033fc mem-ID=0 size=2 element-size=2 type=Data data=50c4
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2a796033fc end_addr=0x2a796033fd
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2a682e9bb6=>part 1 PA [0]0x2a682e9bb6 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2a682e9bb6=>part 1 PA [0]0x2a682e9bb6 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2a682e9bb6=>part 1 PA [0]0x2a682e9bb6 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2a682e9bb6=>part 1 PA [0]0x2a682e9bb6 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000002a682e9bb6 mem-ID=0 size=2 element-size=2 type=Data data=b3c1
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2a682e9bb6 end_addr=0x2a682e9bb7
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2a334b7132=>part 1 PA [0]0x2a334b7132 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2a334b7132=>part 1 PA [0]0x2a334b7132 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2a334b7132=>part 1 PA [0]0x2a334b7132 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2a334b7132=>part 1 PA [0]0x2a334b7132 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000002a334b7132 mem-ID=0 size=2 element-size=2 type=Data data=e991
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2a334b7132 end_addr=0x2a334b7133
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2a62215750=>part 1 PA [0]0x2a62215750 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2a62215750=>part 1 PA [0]0x2a62215750 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2a62215750=>part 1 PA [0]0x2a62215750 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2a62215750=>part 1 PA [0]0x2a62215750 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000002a62215750 mem-ID=0 size=2 element-size=2 type=Data data=1c0f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2a62215750 end_addr=0x2a62215751
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2ad82be624=>part 1 PA [0]0x2ad82be624 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2ad82be624=>part 1 PA [0]0x2ad82be624 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2ad82be624=>part 1 PA [0]0x2ad82be624 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2ad82be624=>part 1 PA [0]0x2ad82be624 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000002ad82be624 mem-ID=0 size=2 element-size=2 type=Data data=97f0
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2ad82be624 end_addr=0x2ad82be625
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2a5a847f84=>part 1 PA [0]0x2a5a847f84 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2a5a847f84=>part 1 PA [0]0x2a5a847f84 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2a5a847f84=>part 1 PA [0]0x2a5a847f84 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2a5a847f84=>part 1 PA [0]0x2a5a847f84 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000002a5a847f84 mem-ID=0 size=2 element-size=2 type=Data data=d279
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2a5a847f84 end_addr=0x2a5a847f85
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2a5eb84ff2=>part 1 PA [0]0x2a5eb84ff2 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2a5eb84ff2=>part 1 PA [0]0x2a5eb84ff2 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2a5eb84ff2=>part 1 PA [0]0x2a5eb84ff2 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2a5eb84ff2=>part 1 PA [0]0x2a5eb84ff2 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000002a5eb84ff2 mem-ID=0 size=2 element-size=2 type=Data data=4698
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2a5eb84ff2 end_addr=0x2a5eb84ff3
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2a43588878=>part 1 PA [0]0x2a43588878 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2a43588878=>part 1 PA [0]0x2a43588878 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2a43588878=>part 1 PA [0]0x2a43588878 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2a43588878=>part 1 PA [0]0x2a43588878 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000002a43588878 mem-ID=0 size=2 element-size=2 type=Data data=471c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2a43588878 end_addr=0x2a43588879
[notice]Committing instruction "VSOXEI32.V v26, x11, v27, Unmasked" at 0x80011ae8=>[0]0x80011ae8 (0xfb5ed27) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011ae8 mem-ID=0 size=4 element-size=4 type=Instruction data=27edb50f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011ae8 end_addr=0x80011aeb
[info]current source entropy:8, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011aec
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x2b1d057ea4
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x2af30d5aba
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x2af69edbfa
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x2b1201b844
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x2a7a67c6b6
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x2b083619b0
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x2ac2a627a6
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x2a30149226
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x2a796033fc
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x2a682e9bb6
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x2a334b7132
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x2a62215750
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x2ad82be624
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x2a5a847f84
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x2a5eb84ff2
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x2a43588878
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : RegisterReservation
[info]{RegisterReserver::UnreserveRegister} Unreserve register: v27, access: Write, reserve type: User
[info]{GenSequenceAgent::RegisterReservation} register reservation do? 0 reg v27 attrs Write is reserved? 0
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : RegisterReservation
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x11, access: Write, reserve type: User
[info]{GenSequenceAgent::RegisterReservation} register reservation do? 0 reg x11 attrs Write is reserved? 0
[notice]GenQueryAgent::HandleQuery : InstructionRecord
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 3
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 7
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]Generating: VSUXEI64.V##RISCV
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[debug]choice tree name: Data alignment choice name: Aligned set weight: 50
[debug]choice tree name: Data alignment choice name: Unaligned set weight: 14
[info] opname=vs3
[info]Operand vs3 No Dependency constraint
[info] opname=vm
[info] opname=LoadStore-rs1-vs2
[notice]Operand : LoadStore-rs1-vs2 mask 0x0 value 0x0
[info]{ResourceDependence::GetInterDependenceConstraint} GPR, OnSource entropy stable? 0
[info]Operand rs1 No Dependency constraint
[info]Operand vs2 No Dependency constraint
[notice]{VectorIndexedLoadStoreOperand::GenerateWithPreamble} generated target address 0x767dd706ac alignment 2 data size 2 base value 0x3b41a8b74b6cc888
[info]{AddressingOperand::Generate} generated with preamble
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} preventing all data page faults.
[notice]{DataBlock::Setup} generate data block start address...0x2905c97fc0 with size:64 and align:64
[notice]{DataBlock::Setup} allocate memory for value:0xc4be57bf326a3e24 size:0x8 Big endian:0x0 to memory:0x2905c97fc0 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000002905c97fc0 mem-ID=0 size=8 element-size=8 type=Data data=243e6a32bf57bec4
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2905c97fc0 end_addr=0x2905c97fc7
[notice]{DataBlock::Setup} allocate memory for value:0xc4be5783c9e6204e size:0x8 Big endian:0x0 to memory:0x2905c97fc8 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000002905c97fc8 mem-ID=0 size=8 element-size=8 type=Data data=4e20e6c98357bec4
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2905c97fc8 end_addr=0x2905c97fcf
[notice]{DataBlock::Setup} allocate memory for value:0xc4be577a3508aece size:0x8 Big endian:0x0 to memory:0x2905c97fd0 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000002905c97fd0 mem-ID=0 size=8 element-size=8 type=Data data=ceae08357a57bec4
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2905c97fd0 end_addr=0x2905c97fd7
[notice]{DataBlock::Setup} allocate memory for value:0xc4be57b7f0ab610a size:0x8 Big endian:0x0 to memory:0x2905c97fd8 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000002905c97fd8 mem-ID=0 size=8 element-size=8 type=Data data=0a61abf0b757bec4
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2905c97fd8 end_addr=0x2905c97fdf
[notice]{DataBlock::Setup} allocate memory for value:0xc4be57c1d0ce0c48 size:0x8 Big endian:0x0 to memory:0x2905c97fe0 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000002905c97fe0 mem-ID=0 size=8 element-size=8 type=Data data=480cced0c157bec4
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2905c97fe0 end_addr=0x2905c97fe7
[notice]{DataBlock::Setup} allocate memory for value:0xc4be574a23ad5e82 size:0x8 Big endian:0x0 to memory:0x2905c97fe8 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000002905c97fe8 mem-ID=0 size=8 element-size=8 type=Data data=825ead234a57bec4
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2905c97fe8 end_addr=0x2905c97fef
[notice]{DataBlock::Setup} allocate memory for value:0xc4be576069bede06 size:0x8 Big endian:0x0 to memory:0x2905c97ff0 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000002905c97ff0 mem-ID=0 size=8 element-size=8 type=Data data=06debe696057bec4
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2905c97ff0 end_addr=0x2905c97ff7
[notice]{DataBlock::Setup} allocate memory for value:0xc4be577804c1b658 size:0x8 Big endian:0x0 to memory:0x2905c97ff8 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000002905c97ff8 mem-ID=0 size=8 element-size=8 type=Data data=58b6c1047857bec4
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2905c97ff8 end_addr=0x2905c97fff
[notice]{DataBlock::Clear} data units are cleared!
[info]{RegisterReserver::ReserveRegister} Reserving register: v10, access: Write, reserve type: User
[info]{Generator::AddLoadRegisterAmbleRequests} register v10 should be reserved now: 1
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} preventing all data page faults.
[notice]{DataBlock::Setup} generate data block start address...0x234cc32080 with size:64 and align:64
[notice]{DataBlock::Setup} allocate memory for value:0xc4be57a427d97f54 size:0x8 Big endian:0x0 to memory:0x234cc32080 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000234cc32080 mem-ID=0 size=8 element-size=8 type=Data data=547fd927a457bec4
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x234cc32080 end_addr=0x234cc32087
[notice]{DataBlock::Setup} allocate memory for value:0xc4be576a19e965cc size:0x8 Big endian:0x0 to memory:0x234cc32088 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000234cc32088 mem-ID=0 size=8 element-size=8 type=Data data=cc65e9196a57bec4
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x234cc32088 end_addr=0x234cc3208f
[notice]{DataBlock::Setup} allocate memory for value:0xc4be57b71dfeb1c0 size:0x8 Big endian:0x0 to memory:0x234cc32090 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000234cc32090 mem-ID=0 size=8 element-size=8 type=Data data=c0b1fe1db757bec4
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x234cc32090 end_addr=0x234cc32097
[notice]{DataBlock::Setup} allocate memory for value:0xc4be57a6f7ed196c size:0x8 Big endian:0x0 to memory:0x234cc32098 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000234cc32098 mem-ID=0 size=8 element-size=8 type=Data data=6c19edf7a657bec4
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x234cc32098 end_addr=0x234cc3209f
[notice]{DataBlock::Setup} allocate memory for value:0xc4be579fb92887f4 size:0x8 Big endian:0x0 to memory:0x234cc320a0 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000234cc320a0 mem-ID=0 size=8 element-size=8 type=Data data=f48728b99f57bec4
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x234cc320a0 end_addr=0x234cc320a7
[notice]{DataBlock::Setup} allocate memory for value:0xc4be57b1dff44864 size:0x8 Big endian:0x0 to memory:0x234cc320a8 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000234cc320a8 mem-ID=0 size=8 element-size=8 type=Data data=6448f4dfb157bec4
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x234cc320a8 end_addr=0x234cc320af
[notice]{DataBlock::Setup} allocate memory for value:0xc4be57754575d0a2 size:0x8 Big endian:0x0 to memory:0x234cc320b0 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000234cc320b0 mem-ID=0 size=8 element-size=8 type=Data data=a2d075457557bec4
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x234cc320b0 end_addr=0x234cc320b7
[notice]{DataBlock::Setup} allocate memory for value:0xc4be57a105137568 size:0x8 Big endian:0x0 to memory:0x234cc320b8 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000234cc320b8 mem-ID=0 size=8 element-size=8 type=Data data=68751305a157bec4
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x234cc320b8 end_addr=0x234cc320bf
[notice]{DataBlock::Clear} data units are cleared!
[info]{RegisterReserver::ReserveRegister} Reserving register: v11, access: Write, reserve type: User
[info]{Generator::AddLoadRegisterAmbleRequests} register v11 should be reserved now: 1
[info]{RegisterReserver::ReserveRegister} Reserving register: x18, access: Write, reserve type: User
[info]{Generator::AddLoadRegisterAmbleRequests} register x18 should be reserved now: 1
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x521 value 0x521
[info] opname=rd
[notice]Committing instruction "LUI x7, 1313" at 0x80011aec=>[0]0x80011aec (0x5213b7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011aec mem-ID=0 size=4 element-size=4 type=Instruction data=b7135200
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011aec end_addr=0x80011aef
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x7 value 0x521000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011af0
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xb93 value 0xb93
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x7, x7, -1133" at 0x80011af0=>[0]0x80011af0 (0xb933839b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011af0 mem-ID=0 size=4 element-size=4 type=Instruction data=9b8333b9
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011af0 end_addr=0x80011af3
[info]current source entropy:9, resource type: 0
[info]current dest entropy:3, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x7 value 0x520b93, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011af4
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xf value 0xf
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x7, x7, 0xf" at 0x80011af4=>[0]0x80011af4 (0xf39393) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011af4 mem-ID=0 size=4 element-size=4 type=Instruction data=9393f300
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011af4 end_addr=0x80011af7
[info]current source entropy:9, resource type: 0
[info]current dest entropy:3, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x7 value 0x2905c98000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011af8
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xfc0 value 0xfc0
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x7, x7, -64" at 0x80011af8=>[0]0x80011af8 (0xfc038393) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011af8 mem-ID=0 size=4 element-size=4 type=Instruction data=938303fc
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011af8 end_addr=0x80011afb
[notice]retire source stage: a, access: 0x1c, size: 1, type: 0
[info]current source entropy:8, resource type: 0
[info]current dest entropy:3, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x7 value 0x2905c97fc0, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011afc
[notice]Generating: VL1RE8.V##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[debug]choice tree name: Data alignment choice name: Aligned set weight: 50
[debug]choice tree name: Data alignment choice name: Unaligned set weight: 14
[info]constraint already forced, ignore reservation check
[info] opname=vd
[info] opname=LoadStore-rs1
[notice]Operand : LoadStore-rs1 mask 0x0 value 0x0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x0=>part 1 PA [0]0x0 size=1, part 2 PA [0]0x0 size=0
[notice]Committing instruction "VL1RE8.V v10, x7" at 0x80011afc=>[0]0x80011afc (0x2838507) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011afc mem-ID=0 size=4 element-size=4 type=Instruction data=07858302
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011afc end_addr=0x80011aff
[info]current source entropy:8, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011b00
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v10_0 value 0xc4be57bf326a3e24, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v10_1 value 0xc4be5783c9e6204e, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v10_2 value 0xc4be577a3508aece, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v10_3 value 0xc4be57b7f0ab610a, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v10_4 value 0xc4be57c1d0ce0c48, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v10_5 value 0xc4be574a23ad5e82, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v10_6 value 0xc4be576069bede06, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v10_7 value 0xc4be577804c1b658, mask 0xffffffffffffffff
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x11a6 value 0x11a6
[info] opname=rd
[notice]Committing instruction "LUI x21, 4518" at 0x80011b00=>[0]0x80011b00 (0x11a6ab7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011b00 mem-ID=0 size=4 element-size=4 type=Instruction data=b76a1a01
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011b00 end_addr=0x80011b03
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x21 value 0x11a6000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011b04
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x619 value 0x619
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x21, x21, 1561" at 0x80011b04=>[0]0x80011b04 (0x619a8a9b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011b04 mem-ID=0 size=4 element-size=4 type=Instruction data=9b8a9a61
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011b04 end_addr=0x80011b07
[info]current source entropy:9, resource type: 0
[info]current dest entropy:3, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x21 value 0x11a6619, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011b08
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xd value 0xd
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x21, x21, 0xd" at 0x80011b08=>[0]0x80011b08 (0xda9a93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011b08 mem-ID=0 size=4 element-size=4 type=Instruction data=939ada00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011b08 end_addr=0x80011b0b
[info]current source entropy:9, resource type: 0
[info]current dest entropy:3, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x21 value 0x234cc32000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011b0c
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x80 value 0x80
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x21, x21, 128" at 0x80011b0c=>[0]0x80011b0c (0x80a8a93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011b0c mem-ID=0 size=4 element-size=4 type=Instruction data=938a0a08
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011b0c end_addr=0x80011b0f
[notice]retire source stage: f, access: 0xd, size: 1, type: 0
[info]current source entropy:8, resource type: 0
[info]current dest entropy:3, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x21 value 0x234cc32080, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011b10
[notice]Generating: VL1RE8.V##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[debug]choice tree name: Data alignment choice name: Aligned set weight: 50
[debug]choice tree name: Data alignment choice name: Unaligned set weight: 14
[info]constraint already forced, ignore reservation check
[info] opname=vd
[info] opname=LoadStore-rs1
[notice]Operand : LoadStore-rs1 mask 0x0 value 0x0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x0=>part 1 PA [0]0x0 size=1, part 2 PA [0]0x0 size=0
[notice]Committing instruction "VL1RE8.V v11, x21" at 0x80011b10=>[0]0x80011b10 (0x28a8587) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011b10 mem-ID=0 size=4 element-size=4 type=Instruction data=87858a02
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011b10 end_addr=0x80011b13
[info]current source entropy:8, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011b14
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v11_0 value 0xc4be57a427d97f54, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v11_1 value 0xc4be576a19e965cc, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v11_2 value 0xc4be57b71dfeb1c0, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v11_3 value 0xc4be57a6f7ed196c, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v11_4 value 0xc4be579fb92887f4, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v11_5 value 0xc4be57b1dff44864, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v11_6 value 0xc4be57754575d0a2, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v11_7 value 0xc4be57a105137568, mask 0xffffffffffffffff
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x3b42 value 0x3b42
[info] opname=rd
[notice]Committing instruction "LUI x18, 15170" at 0x80011b14=>[0]0x80011b14 (0x3b42937) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011b14 mem-ID=0 size=4 element-size=4 type=Instruction data=3729b403
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011b14 end_addr=0x80011b17
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x18 value 0x3b42000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011b18
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xa8b value 0xa8b
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x18, x18, -1397" at 0x80011b18=>[0]0x80011b18 (0xa8b9091b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011b18 mem-ID=0 size=4 element-size=4 type=Instruction data=1b09b9a8
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011b18 end_addr=0x80011b1b
[info]current source entropy:9, resource type: 0
[info]current dest entropy:3, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x18 value 0x3b41a8b, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011b1c
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x18, x18, 0xc" at 0x80011b1c=>[0]0x80011b1c (0xc91913) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011b1c mem-ID=0 size=4 element-size=4 type=Instruction data=1319c900
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011b1c end_addr=0x80011b1f
[info]current source entropy:9, resource type: 0
[info]current dest entropy:3, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x18 value 0x3b41a8b000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011b20
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x74b value 0x74b
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x18, x18, 1867" at 0x80011b20=>[0]0x80011b20 (0x74b90913) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011b20 mem-ID=0 size=4 element-size=4 type=Instruction data=1309b974
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011b20 end_addr=0x80011b23
[notice]retire source stage: 14, access: 0x4, size: 1, type: 0
[info]current source entropy:8, resource type: 0
[info]current dest entropy:3, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x18 value 0x3b41a8b74b, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011b24
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x18, x18, 0xc" at 0x80011b24=>[0]0x80011b24 (0xc91913) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011b24 mem-ID=0 size=4 element-size=4 type=Instruction data=1319c900
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011b24 end_addr=0x80011b27
[info]current source entropy:8, resource type: 0
[info]current dest entropy:3, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x18 value 0x3b41a8b74b000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011b28
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x6cd value 0x6cd
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x18, x18, 1741" at 0x80011b28=>[0]0x80011b28 (0x6cd90913) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011b28 mem-ID=0 size=4 element-size=4 type=Instruction data=1309d96c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011b28 end_addr=0x80011b2b
[info]current source entropy:8, resource type: 0
[info]current dest entropy:3, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x18 value 0x3b41a8b74b6cd, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011b2c
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x18, x18, 0xc" at 0x80011b2c=>[0]0x80011b2c (0xc91913) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011b2c mem-ID=0 size=4 element-size=4 type=Instruction data=1319c900
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011b2c end_addr=0x80011b2f
[info]current source entropy:8, resource type: 0
[info]current dest entropy:3, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x18 value 0x3b41a8b74b6cd000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011b30
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x888 value 0x888
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x18, x18, -1912" at 0x80011b30=>[0]0x80011b30 (0x88890913) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011b30 mem-ID=0 size=4 element-size=4 type=Instruction data=13098988
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011b30 end_addr=0x80011b33
[info]current source entropy:8, resource type: 0
[info]current dest entropy:3, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x18 value 0x3b41a8b74b6cc888, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011b34
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : CommitInstruction
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x767dd706ac=>part 1 PA [0]0x767dd706ac size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x767dd706ac=>part 1 PA [0]0x767dd706ac size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x767dd706ac=>part 1 PA [0]0x767dd706ac size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x767dd706ac=>part 1 PA [0]0x767dd706ac size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000767dd706ac mem-ID=0 size=2 element-size=2 type=Data data=fde7
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x767dd706ac end_addr=0x767dd706ad
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3b1552e8d6=>part 1 PA [0]0x3b1552e8d6 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3b1552e8d6=>part 1 PA [0]0x3b1552e8d6 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3b1552e8d6=>part 1 PA [0]0x3b1552e8d6 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3b1552e8d6=>part 1 PA [0]0x3b1552e8d6 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000003b1552e8d6 mem-ID=0 size=2 element-size=2 type=Data data=3d01
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3b1552e8d6 end_addr=0x3b1552e8d7
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3180757756=>part 1 PA [0]0x3180757756 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3180757756=>part 1 PA [0]0x3180757756 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3180757756=>part 1 PA [0]0x3180757756 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3180757756=>part 1 PA [0]0x3180757756 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000003180757756 mem-ID=0 size=2 element-size=2 type=Data data=f085
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3180757756 end_addr=0x3180757757
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6f3c182992=>part 1 PA [0]0x6f3c182992 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6f3c182992=>part 1 PA [0]0x6f3c182992 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6f3c182992=>part 1 PA [0]0x6f3c182992 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6f3c182992=>part 1 PA [0]0x6f3c182992 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000006f3c182992 mem-ID=0 size=2 element-size=2 type=Data data=5601
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6f3c182992 end_addr=0x6f3c182993
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x791c3ad4d0=>part 1 PA [0]0x791c3ad4d0 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x791c3ad4d0=>part 1 PA [0]0x791c3ad4d0 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x791c3ad4d0=>part 1 PA [0]0x791c3ad4d0 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x791c3ad4d0=>part 1 PA [0]0x791c3ad4d0 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000791c3ad4d0 mem-ID=0 size=2 element-size=2 type=Data data=bb58
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x791c3ad4d0 end_addr=0x791c3ad4d1
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x16f1a270a=>part 1 PA [0]0x16f1a270a size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x16f1a270a=>part 1 PA [0]0x16f1a270a size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x16f1a270a=>part 1 PA [0]0x16f1a270a size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x16f1a270a=>part 1 PA [0]0x16f1a270a size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000016f1a270a mem-ID=0 size=2 element-size=2 type=Data data=487c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x16f1a270a end_addr=0x16f1a270b
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x17b52ba68e=>part 1 PA [0]0x17b52ba68e size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x17b52ba68e=>part 1 PA [0]0x17b52ba68e size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x17b52ba68e=>part 1 PA [0]0x17b52ba68e size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x17b52ba68e=>part 1 PA [0]0x17b52ba68e size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000017b52ba68e mem-ID=0 size=2 element-size=2 type=Data data=bf6c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x17b52ba68e end_addr=0x17b52ba68f
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2f502e7ee0=>part 1 PA [0]0x2f502e7ee0 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2f502e7ee0=>part 1 PA [0]0x2f502e7ee0 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2f502e7ee0=>part 1 PA [0]0x2f502e7ee0 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2f502e7ee0=>part 1 PA [0]0x2f502e7ee0 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000002f502e7ee0 mem-ID=0 size=2 element-size=2 type=Data data=ff1f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2f502e7ee0 end_addr=0x2f502e7ee1
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5b734647dc=>part 1 PA [0]0x5b734647dc size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5b734647dc=>part 1 PA [0]0x5b734647dc size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5b734647dc=>part 1 PA [0]0x5b734647dc size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5b734647dc=>part 1 PA [0]0x5b734647dc size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000005b734647dc mem-ID=0 size=2 element-size=2 type=Data data=6970
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5b734647dc end_addr=0x5b734647dd
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2165562e54=>part 1 PA [0]0x2165562e54 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2165562e54=>part 1 PA [0]0x2165562e54 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2165562e54=>part 1 PA [0]0x2165562e54 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2165562e54=>part 1 PA [0]0x2165562e54 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000002165562e54 mem-ID=0 size=2 element-size=2 type=Data data=6a49
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2165562e54 end_addr=0x2165562e55
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6e696b7a48=>part 1 PA [0]0x6e696b7a48 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6e696b7a48=>part 1 PA [0]0x6e696b7a48 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6e696b7a48=>part 1 PA [0]0x6e696b7a48 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6e696b7a48=>part 1 PA [0]0x6e696b7a48 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000006e696b7a48 mem-ID=0 size=2 element-size=2 type=Data data=ed26
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6e696b7a48 end_addr=0x6e696b7a49
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5e4359e1f4=>part 1 PA [0]0x5e4359e1f4 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5e4359e1f4=>part 1 PA [0]0x5e4359e1f4 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5e4359e1f4=>part 1 PA [0]0x5e4359e1f4 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5e4359e1f4=>part 1 PA [0]0x5e4359e1f4 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000005e4359e1f4 mem-ID=0 size=2 element-size=2 type=Data data=c624
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5e4359e1f4 end_addr=0x5e4359e1f5
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x570495507c=>part 1 PA [0]0x570495507c size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x570495507c=>part 1 PA [0]0x570495507c size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x570495507c=>part 1 PA [0]0x570495507c size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x570495507c=>part 1 PA [0]0x570495507c size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000570495507c mem-ID=0 size=2 element-size=2 type=Data data=7435
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x570495507c end_addr=0x570495507d
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x692b6110ec=>part 1 PA [0]0x692b6110ec size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x692b6110ec=>part 1 PA [0]0x692b6110ec size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x692b6110ec=>part 1 PA [0]0x692b6110ec size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x692b6110ec=>part 1 PA [0]0x692b6110ec size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000692b6110ec mem-ID=0 size=2 element-size=2 type=Data data=15e7
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x692b6110ec end_addr=0x692b6110ed
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2c90e2992a=>part 1 PA [0]0x2c90e2992a size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2c90e2992a=>part 1 PA [0]0x2c90e2992a size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2c90e2992a=>part 1 PA [0]0x2c90e2992a size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2c90e2992a=>part 1 PA [0]0x2c90e2992a size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000002c90e2992a mem-ID=0 size=2 element-size=2 type=Data data=0ecf
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2c90e2992a end_addr=0x2c90e2992b
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5850803df0=>part 1 PA [0]0x5850803df0 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5850803df0=>part 1 PA [0]0x5850803df0 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5850803df0=>part 1 PA [0]0x5850803df0 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5850803df0=>part 1 PA [0]0x5850803df0 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000005850803df0 mem-ID=0 size=2 element-size=2 type=Data data=b26f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5850803df0 end_addr=0x5850803df1
[notice]Committing instruction "VSUXEI64.V v6, x18, v10, Vector result" at 0x80011b34=>[0]0x80011b34 (0x4a97327) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011b34 mem-ID=0 size=4 element-size=4 type=Instruction data=2773a904
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011b34 end_addr=0x80011b37
[notice]retire source stage: 19, access: 0xe, size: 1, type: 0
[info]current source entropy:7, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011b38
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x6f3c182992
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x791c3ad4d0
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x16f1a270a
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x2f502e7ee0
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x2165562e54
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x5e4359e1f4
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x570495507c
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x5850803df0
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : RegisterReservation
[info]{RegisterReserver::UnreserveRegister} Unreserve register: v10, access: Write, reserve type: User
[info]{GenSequenceAgent::RegisterReservation} register reservation do? 0 reg v10 attrs Write is reserved? 0
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : RegisterReservation
[info]{RegisterReserver::UnreserveRegister} Unreserve register: v11, access: Write, reserve type: User
[info]{GenSequenceAgent::RegisterReservation} register reservation do? 0 reg v11 attrs Write is reserved? 0
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : RegisterReservation
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x18, access: Write, reserve type: User
[info]{GenSequenceAgent::RegisterReservation} register reservation do? 0 reg x18 attrs Write is reserved? 0
[notice]GenQueryAgent::HandleQuery : InstructionRecord
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 3
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 7
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]Generating: VLOXEI64.V##RISCV
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[debug]choice tree name: Data alignment choice name: Aligned set weight: 50
[debug]choice tree name: Data alignment choice name: Unaligned set weight: 14
[info] opname=vd
[info]Operand vd No Dependency constraint
[info] opname=vm
[info] opname=LoadStore-rs1-vs2
[notice]Operand : LoadStore-rs1-vs2 mask 0x0 value 0x0
[info]Operand rs1 No Dependency constraint
[info]Operand vs2 No Dependency constraint
[notice]{VectorIndexedLoadStoreOperand::GenerateWithPreamble} generated target address 0x7602164906 alignment 2 data size 2 base value 0x62bbc2735503fac2
[info]{AddressingOperand::Generate} generated with preamble
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} preventing all data page faults.
[notice]{DataBlock::Setup} generate data block start address...0x2138d21040 with size:64 and align:64
[notice]{DataBlock::Setup} allocate memory for value:0x9d443e02ad124e44 size:0x8 Big endian:0x0 to memory:0x2138d21040 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000002138d21040 mem-ID=0 size=8 element-size=8 type=Data data=444e12ad023e449d
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2138d21040 end_addr=0x2138d21047
[notice]{DataBlock::Setup} allocate memory for value:0x9d443d9f176f8f34 size:0x8 Big endian:0x0 to memory:0x2138d21048 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000002138d21048 mem-ID=0 size=8 element-size=8 type=Data data=348f6f179f3d449d
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2138d21048 end_addr=0x2138d2104f
[notice]{DataBlock::Setup} allocate memory for value:0x9d443db256e017aa size:0x8 Big endian:0x0 to memory:0x2138d21050 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000002138d21050 mem-ID=0 size=8 element-size=8 type=Data data=aa17e056b23d449d
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2138d21050 end_addr=0x2138d21057
[notice]{DataBlock::Setup} allocate memory for value:0x9d443d97b3a6ba9e size:0x8 Big endian:0x0 to memory:0x2138d21058 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000002138d21058 mem-ID=0 size=8 element-size=8 type=Data data=9ebaa6b3973d449d
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2138d21058 end_addr=0x2138d2105f
[notice]{DataBlock::Setup} allocate memory for value:0x9d443da448dc6014 size:0x8 Big endian:0x0 to memory:0x2138d21060 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000002138d21060 mem-ID=0 size=8 element-size=8 type=Data data=1460dc48a43d449d
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2138d21060 end_addr=0x2138d21067
[notice]{DataBlock::Setup} allocate memory for value:0x9d443da592f46702 size:0x8 Big endian:0x0 to memory:0x2138d21068 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000002138d21068 mem-ID=0 size=8 element-size=8 type=Data data=0267f492a53d449d
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2138d21068 end_addr=0x2138d2106f
[notice]{DataBlock::Setup} allocate memory for value:0x9d443dedfb2b4c74 size:0x8 Big endian:0x0 to memory:0x2138d21070 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000002138d21070 mem-ID=0 size=8 element-size=8 type=Data data=744c2bfbed3d449d
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2138d21070 end_addr=0x2138d21077
[notice]{DataBlock::Setup} allocate memory for value:0x9d443da3ac36463a size:0x8 Big endian:0x0 to memory:0x2138d21078 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000002138d21078 mem-ID=0 size=8 element-size=8 type=Data data=3a4636aca33d449d
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2138d21078 end_addr=0x2138d2107f
[notice]{DataBlock::Clear} data units are cleared!
[info]{RegisterReserver::ReserveRegister} Reserving register: v0, access: Write, reserve type: User
[info]{Generator::AddLoadRegisterAmbleRequests} register v0 should be reserved now: 1
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} preventing all data page faults.
[notice]{DataBlock::Setup} generate data block start address...0x4110edfb00 with size:64 and align:64
[notice]{DataBlock::Setup} allocate memory for value:0x9d443dc4654cbb44 size:0x8 Big endian:0x0 to memory:0x4110edfb00 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000004110edfb00 mem-ID=0 size=8 element-size=8 type=Data data=44bb4c65c43d449d
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x4110edfb00 end_addr=0x4110edfb07
[notice]{DataBlock::Setup} allocate memory for value:0x9d443da4b1d60342 size:0x8 Big endian:0x0 to memory:0x4110edfb08 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000004110edfb08 mem-ID=0 size=8 element-size=8 type=Data data=4203d6b1a43d449d
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x4110edfb08 end_addr=0x4110edfb0f
[notice]{DataBlock::Setup} allocate memory for value:0x9d443de65db9629e size:0x8 Big endian:0x0 to memory:0x4110edfb10 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000004110edfb10 mem-ID=0 size=8 element-size=8 type=Data data=9e62b95de63d449d
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x4110edfb10 end_addr=0x4110edfb17
[notice]{DataBlock::Setup} allocate memory for value:0x9d443d9f74c0cecc size:0x8 Big endian:0x0 to memory:0x4110edfb18 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000004110edfb18 mem-ID=0 size=8 element-size=8 type=Data data=cccec0749f3d449d
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x4110edfb18 end_addr=0x4110edfb1f
[notice]{DataBlock::Setup} allocate memory for value:0x9d443dcf08d45604 size:0x8 Big endian:0x0 to memory:0x4110edfb20 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000004110edfb20 mem-ID=0 size=8 element-size=8 type=Data data=0456d408cf3d449d
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x4110edfb20 end_addr=0x4110edfb27
[notice]{DataBlock::Setup} allocate memory for value:0x9d443da752e94938 size:0x8 Big endian:0x0 to memory:0x4110edfb28 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000004110edfb28 mem-ID=0 size=8 element-size=8 type=Data data=3849e952a73d449d
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x4110edfb28 end_addr=0x4110edfb2f
[notice]{DataBlock::Setup} allocate memory for value:0x9d443d8d7b98f402 size:0x8 Big endian:0x0 to memory:0x4110edfb30 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000004110edfb30 mem-ID=0 size=8 element-size=8 type=Data data=02f4987b8d3d449d
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x4110edfb30 end_addr=0x4110edfb37
[notice]{DataBlock::Setup} allocate memory for value:0x9d443dd343e598b6 size:0x8 Big endian:0x0 to memory:0x4110edfb38 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000004110edfb38 mem-ID=0 size=8 element-size=8 type=Data data=b698e543d33d449d
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x4110edfb38 end_addr=0x4110edfb3f
[notice]{DataBlock::Clear} data units are cleared!
[info]{RegisterReserver::ReserveRegister} Reserving register: v1, access: Write, reserve type: User
[info]{Generator::AddLoadRegisterAmbleRequests} register v1 should be reserved now: 1
[info]{RegisterReserver::ReserveRegister} Reserving register: x23, access: Write, reserve type: User
[info]{Generator::AddLoadRegisterAmbleRequests} register x23 should be reserved now: 1
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x2139 value 0x2139
[info] opname=rd
[notice]Committing instruction "LUI x31, 8505" at 0x80011b38=>[0]0x80011b38 (0x2139fb7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011b38 mem-ID=0 size=4 element-size=4 type=Instruction data=b79f1302
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011b38 end_addr=0x80011b3b
[notice]retire source stage: 1a, access: 0x1, size: 1, type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x31 value 0x2139000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011b3c
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xd21 value 0xd21
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x31, x31, -735" at 0x80011b3c=>[0]0x80011b3c (0xd21f8f9b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011b3c mem-ID=0 size=4 element-size=4 type=Instruction data=9b8f1fd2
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011b3c end_addr=0x80011b3f
[info]current source entropy:7, resource type: 0
[info]current dest entropy:3, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x31 value 0x2138d21, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011b40
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x31, x31, 0xc" at 0x80011b40=>[0]0x80011b40 (0xcf9f93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011b40 mem-ID=0 size=4 element-size=4 type=Instruction data=939fcf00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011b40 end_addr=0x80011b43
[notice]retire dest stage: 1c, access: 0x0, size: 1, type: 0
[notice]retire source stage: 1c, access: 0x11, size: 1, type: 0
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x31 value 0x2138d21000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011b44
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x40 value 0x40
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x31, x31, 64" at 0x80011b44=>[0]0x80011b44 (0x40f8f93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011b44 mem-ID=0 size=4 element-size=4 type=Instruction data=938f0f04
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011b44 end_addr=0x80011b47
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x31 value 0x2138d21040, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011b48
[notice]Generating: VL1RE8.V##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[debug]choice tree name: Data alignment choice name: Aligned set weight: 50
[debug]choice tree name: Data alignment choice name: Unaligned set weight: 14
[info]constraint already forced, ignore reservation check
[info] opname=vd
[info] opname=LoadStore-rs1
[notice]Operand : LoadStore-rs1 mask 0x0 value 0x0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x0=>part 1 PA [0]0x0 size=1, part 2 PA [0]0x0 size=0
[notice]Committing instruction "VL1RE8.V v0, x31" at 0x80011b48=>[0]0x80011b48 (0x28f8007) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011b48 mem-ID=0 size=4 element-size=4 type=Instruction data=07808f02
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011b48 end_addr=0x80011b4b
[info]current source entropy:6, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011b4c
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v0_0 value 0x9d443e02ad124e44, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v0_1 value 0x9d443d9f176f8f34, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v0_2 value 0x9d443db256e017aa, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v0_3 value 0x9d443d97b3a6ba9e, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v0_4 value 0x9d443da448dc6014, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v0_5 value 0x9d443da592f46702, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v0_6 value 0x9d443dedfb2b4c74, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v0_7 value 0x9d443da3ac36463a, mask 0xffffffffffffffff
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x209 value 0x209
[info] opname=rd
[notice]Committing instruction "LUI x26, 521" at 0x80011b4c=>[0]0x80011b4c (0x209d37) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011b4c mem-ID=0 size=4 element-size=4 type=Instruction data=379d2000
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011b4c end_addr=0x80011b4f
[info]current dest entropy:1, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x26 value 0x209000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011b50
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x877 value 0x877
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x26, x26, -1929" at 0x80011b50=>[0]0x80011b50 (0x877d0d1b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011b50 mem-ID=0 size=4 element-size=4 type=Instruction data=1b0d7d87
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011b50 end_addr=0x80011b53
[info]current source entropy:7, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x26 value 0x208877, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011b54
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0x11 value 0x11
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x26, x26, 0x11" at 0x80011b54=>[0]0x80011b54 (0x11d1d13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011b54 mem-ID=0 size=4 element-size=4 type=Instruction data=131d1d01
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011b54 end_addr=0x80011b57
[notice]retire source stage: 1, access: 0x3, size: 1, type: 0
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x26 value 0x4110ee0000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011b58
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xb00 value 0xb00
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x26, x26, -1280" at 0x80011b58=>[0]0x80011b58 (0xb00d0d13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011b58 mem-ID=0 size=4 element-size=4 type=Instruction data=130d0db0
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011b58 end_addr=0x80011b5b
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x26 value 0x4110edfb00, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011b5c
[notice]Generating: VL1RE8.V##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[debug]choice tree name: Data alignment choice name: Aligned set weight: 50
[debug]choice tree name: Data alignment choice name: Unaligned set weight: 14
[info]constraint already forced, ignore reservation check
[info] opname=vd
[info] opname=LoadStore-rs1
[notice]Operand : LoadStore-rs1 mask 0x0 value 0x0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x0=>part 1 PA [0]0x0 size=1, part 2 PA [0]0x0 size=0
[notice]Committing instruction "VL1RE8.V v1, x26" at 0x80011b5c=>[0]0x80011b5c (0x28d0087) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011b5c mem-ID=0 size=4 element-size=4 type=Instruction data=87008d02
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011b5c end_addr=0x80011b5f
[info]current source entropy:6, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011b60
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v1_0 value 0x9d443dc4654cbb44, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v1_1 value 0x9d443da4b1d60342, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v1_2 value 0x9d443de65db9629e, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v1_3 value 0x9d443d9f74c0cecc, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v1_4 value 0x9d443dcf08d45604, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v1_5 value 0x9d443da752e94938, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v1_6 value 0x9d443d8d7b98f402, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v1_7 value 0x9d443dd343e598b6, mask 0xffffffffffffffff
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x18b value 0x18b
[info] opname=rd
[notice]Committing instruction "LUI x23, 395" at 0x80011b60=>[0]0x80011b60 (0x18bbb7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011b60 mem-ID=0 size=4 element-size=4 type=Instruction data=b7bb1800
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011b60 end_addr=0x80011b63
[info]current dest entropy:1, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x23 value 0x18b000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011b64
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xef1 value 0xef1
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x23, x23, -271" at 0x80011b64=>[0]0x80011b64 (0xef1b8b9b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011b64 mem-ID=0 size=4 element-size=4 type=Instruction data=9b8b1bef
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011b64 end_addr=0x80011b67
[info]current source entropy:7, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x23 value 0x18aef1, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011b68
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x23, x23, 0xc" at 0x80011b68=>[0]0x80011b68 (0xcb9b93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011b68 mem-ID=0 size=4 element-size=4 type=Instruction data=939bcb00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011b68 end_addr=0x80011b6b
[notice]retire source stage: 6, access: 0xb, size: 1, type: 0
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x23 value 0x18aef1000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011b6c
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x9cd value 0x9cd
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x23, x23, -1587" at 0x80011b6c=>[0]0x80011b6c (0x9cdb8b93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011b6c mem-ID=0 size=4 element-size=4 type=Instruction data=938bdb9c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011b6c end_addr=0x80011b6f
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x23 value 0x18aef09cd, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011b70
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x23, x23, 0xc" at 0x80011b70=>[0]0x80011b70 (0xcb9b93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011b70 mem-ID=0 size=4 element-size=4 type=Instruction data=939bcb00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011b70 end_addr=0x80011b73
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x23 value 0x18aef09cd000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011b74
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x541 value 0x541
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x23, x23, 1345" at 0x80011b74=>[0]0x80011b74 (0x541b8b93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011b74 mem-ID=0 size=4 element-size=4 type=Instruction data=938b1b54
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011b74 end_addr=0x80011b77
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x23 value 0x18aef09cd541, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011b78
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0x12 value 0x12
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x23, x23, 0x12" at 0x80011b78=>[0]0x80011b78 (0x12b9b93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011b78 mem-ID=0 size=4 element-size=4 type=Instruction data=939b2b01
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011b78 end_addr=0x80011b7b
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x23 value 0x62bbc27355040000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011b7c
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xac2 value 0xac2
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x23, x23, -1342" at 0x80011b7c=>[0]0x80011b7c (0xac2b8b93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011b7c mem-ID=0 size=4 element-size=4 type=Instruction data=938b2bac
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011b7c end_addr=0x80011b7f
[notice]retire source stage: b, access: 0x7, size: 1, type: 0
[info]current source entropy:5, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x23 value 0x62bbc2735503fac2, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011b80
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : CommitInstruction
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7602164906=>part 1 PA [0]0x7602164906 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7602164906=>part 1 PA [0]0x7602164906 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7602164906=>part 1 PA [0]0x7602164906 size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0xcac8
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7602164906=>part 1 PA [0]0x7602164906 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007602164906 mem-ID=0 size=2 element-size=2 type=Data data=c8ca
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7602164906 end_addr=0x7602164907
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x126c7389f6=>part 1 PA [0]0x126c7389f6 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x126c7389f6=>part 1 PA [0]0x126c7389f6 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x126c7389f6=>part 1 PA [0]0x126c7389f6 size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x5f36
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x126c7389f6=>part 1 PA [0]0x126c7389f6 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000126c7389f6 mem-ID=0 size=2 element-size=2 type=Data data=365f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x126c7389f6 end_addr=0x126c7389f7
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x25abe4126c=>part 1 PA [0]0x25abe4126c size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x25abe4126c=>part 1 PA [0]0x25abe4126c size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x25abe4126c=>part 1 PA [0]0x25abe4126c size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x91ae
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x25abe4126c=>part 1 PA [0]0x25abe4126c size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000025abe4126c mem-ID=0 size=2 element-size=2 type=Data data=ae91
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x25abe4126c end_addr=0x25abe4126d
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0xb08aab560=>part 1 PA [0]0xb08aab560 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0xb08aab560=>part 1 PA [0]0xb08aab560 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0xb08aab560=>part 1 PA [0]0xb08aab560 size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateBranchPageRequest} exception type: InstructionPageFault exception name: InstructionPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0xb53e
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0xb08aab560=>part 1 PA [0]0xb08aab560 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000000b08aab560 mem-ID=0 size=2 element-size=2 type=Data data=3eb5
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0xb08aab560 end_addr=0xb08aab561
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x179de05ad6=>part 1 PA [0]0x179de05ad6 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x179de05ad6=>part 1 PA [0]0x179de05ad6 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x179de05ad6=>part 1 PA [0]0x179de05ad6 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x179de05ad6=>part 1 PA [0]0x179de05ad6 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000179de05ad6 mem-ID=0 size=2 element-size=2 type=Data data=9996
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x179de05ad6 end_addr=0x179de05ad7
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x18e7f861c4=>part 1 PA [0]0x18e7f861c4 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x18e7f861c4=>part 1 PA [0]0x18e7f861c4 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x18e7f861c4=>part 1 PA [0]0x18e7f861c4 size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0xcde
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x18e7f861c4=>part 1 PA [0]0x18e7f861c4 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000018e7f861c4 mem-ID=0 size=2 element-size=2 type=Data data=de0c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x18e7f861c4 end_addr=0x18e7f861c5
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x61502f4736=>part 1 PA [0]0x61502f4736 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x61502f4736=>part 1 PA [0]0x61502f4736 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x61502f4736=>part 1 PA [0]0x61502f4736 size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x1616
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x61502f4736=>part 1 PA [0]0x61502f4736 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000061502f4736 mem-ID=0 size=2 element-size=2 type=Data data=1616
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x61502f4736 end_addr=0x61502f4737
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x17013a40fc=>part 1 PA [0]0x17013a40fc size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x17013a40fc=>part 1 PA [0]0x17013a40fc size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x17013a40fc=>part 1 PA [0]0x17013a40fc size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0xb97a
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x17013a40fc=>part 1 PA [0]0x17013a40fc size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000017013a40fc mem-ID=0 size=2 element-size=2 type=Data data=7ab9
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x17013a40fc end_addr=0x17013a40fd
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x37ba50b606=>part 1 PA [0]0x37ba50b606 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x37ba50b606=>part 1 PA [0]0x37ba50b606 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x37ba50b606=>part 1 PA [0]0x37ba50b606 size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateBranchPageRequest} exception type: InstructionPageFault exception name: InstructionPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0xd118
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x37ba50b606=>part 1 PA [0]0x37ba50b606 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000037ba50b606 mem-ID=0 size=2 element-size=2 type=Data data=18d1
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x37ba50b606 end_addr=0x37ba50b607
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1806d9fe04=>part 1 PA [0]0x1806d9fe04 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1806d9fe04=>part 1 PA [0]0x1806d9fe04 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1806d9fe04=>part 1 PA [0]0x1806d9fe04 size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x5a0a
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1806d9fe04=>part 1 PA [0]0x1806d9fe04 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001806d9fe04 mem-ID=0 size=2 element-size=2 type=Data data=0a5a
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1806d9fe04 end_addr=0x1806d9fe05
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x59b2bd5d60=>part 1 PA [0]0x59b2bd5d60 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x59b2bd5d60=>part 1 PA [0]0x59b2bd5d60 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x59b2bd5d60=>part 1 PA [0]0x59b2bd5d60 size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0xbf06
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x59b2bd5d60=>part 1 PA [0]0x59b2bd5d60 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000059b2bd5d60 mem-ID=0 size=2 element-size=2 type=Data data=06bf
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x59b2bd5d60 end_addr=0x59b2bd5d61
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x12c9c4c98e=>part 1 PA [0]0x12c9c4c98e size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x12c9c4c98e=>part 1 PA [0]0x12c9c4c98e size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x12c9c4c98e=>part 1 PA [0]0x12c9c4c98e size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateBranchPageRequest} exception type: InstructionPageFault exception name: InstructionPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0xe5e4
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x12c9c4c98e=>part 1 PA [0]0x12c9c4c98e size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000012c9c4c98e mem-ID=0 size=2 element-size=2 type=Data data=e4e5
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x12c9c4c98e end_addr=0x12c9c4c98f
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x425dd850c6=>part 1 PA [0]0x425dd850c6 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x425dd850c6=>part 1 PA [0]0x425dd850c6 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x425dd850c6=>part 1 PA [0]0x425dd850c6 size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x7ec4
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x425dd850c6=>part 1 PA [0]0x425dd850c6 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000425dd850c6 mem-ID=0 size=2 element-size=2 type=Data data=c47e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x425dd850c6 end_addr=0x425dd850c7
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1aa7ed43fa=>part 1 PA [0]0x1aa7ed43fa size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1aa7ed43fa=>part 1 PA [0]0x1aa7ed43fa size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1aa7ed43fa=>part 1 PA [0]0x1aa7ed43fa size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x5a36
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1aa7ed43fa=>part 1 PA [0]0x1aa7ed43fa size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001aa7ed43fa mem-ID=0 size=2 element-size=2 type=Data data=365a
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1aa7ed43fa end_addr=0x1aa7ed43fb
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0xd09ceec4=>part 1 PA [0]0xd09ceec4 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0xd09ceec4=>part 1 PA [0]0xd09ceec4 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0xd09ceec4=>part 1 PA [0]0xd09ceec4 size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x9860
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0xd09ceec4=>part 1 PA [0]0xd09ceec4 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000000d09ceec4 mem-ID=0 size=2 element-size=2 type=Data data=6098
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0xd09ceec4 end_addr=0xd09ceec5
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4698e99378=>part 1 PA [0]0x4698e99378 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4698e99378=>part 1 PA [0]0x4698e99378 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4698e99378=>part 1 PA [0]0x4698e99378 size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x24a0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4698e99378=>part 1 PA [0]0x4698e99378 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000004698e99378 mem-ID=0 size=2 element-size=2 type=Data data=a024
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x4698e99378 end_addr=0x4698e99379
[notice]Committing instruction "VLOXEI64.V v16, x23, v0, Unmasked" at 0x80011b80=>[0]0x80011b80 (0xe0bf807) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011b80 mem-ID=0 size=4 element-size=4 type=Instruction data=07f80b0e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011b80 end_addr=0x80011b83
[info]current source entropy:5, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011b84
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v16_0 value 0xb53e91ae5f36cac8, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v16_1 value 0xb97a16160cde9699, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v16_2 value 0xe5e4bf065a0ad118, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v16_3 value 0x24a098605a367ec4, mask 0xffffffffffffffff
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : RegisterReservation
[info]{RegisterReserver::UnreserveRegister} Unreserve register: v0, access: Write, reserve type: User
[info]{GenSequenceAgent::RegisterReservation} register reservation do? 0 reg v0 attrs Write is reserved? 0
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : RegisterReservation
[info]{RegisterReserver::UnreserveRegister} Unreserve register: v1, access: Write, reserve type: User
[info]{GenSequenceAgent::RegisterReservation} register reservation do? 0 reg v1 attrs Write is reserved? 0
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : RegisterReservation
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x23, access: Write, reserve type: User
[info]{GenSequenceAgent::RegisterReservation} register reservation do? 0 reg x23 attrs Write is reserved? 0
[notice]GenQueryAgent::HandleQuery : InstructionRecord
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 3
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 7
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[info]{GenVirtualMemoryRequest::AddDetail} Size : 0x200 : GenVaRequest
[info]{GenVirtualMemoryRequest::AddDetail} Align : 0x8 : GenVaRequest
[info]{GenVirtualMemoryRequest::AddDetail} Type : D : GenVaRequest
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[notice]Generating: VSOXEI8.V##RISCV
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[debug]choice tree name: Data alignment choice name: Aligned set weight: 50
[debug]choice tree name: Data alignment choice name: Unaligned set weight: 14
[info] opname=vs3
[info]Operand vs3 No Dependency constraint
[info] opname=vm
[info] opname=LoadStore-rs1-vs2
[notice]Operand : LoadStore-rs1-vs2 mask 0x0 value 0x0
[info]{ResourceDependence::GetInterDependenceConstraint} GPR, OnTarget entropy stable? 0
[info]Operand rs1 No Dependency constraint
[info]Operand vs2 No Dependency constraint
[notice]{VectorIndexedLoadStoreOperand::GenerateWithPreamble} generated target address 0x739a06f100 alignment 1 data size 2 base value 0x739a06f076
[info]{AddressingOperand::Generate} generated with preamble
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} preventing all data page faults.
[notice]{DataBlock::Setup} generate data block start address...0x4777aed180 with size:64 and align:64
[notice]{DataBlock::Setup} allocate memory for value:0x8a size:0x1 Big endian:0x0 to memory:0x4777aed180 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000004777aed180 mem-ID=0 size=1 element-size=1 type=Data data=8a
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x4777aed180 end_addr=0x4777aed180
[notice]{DataBlock::Setup} allocate memory for value:0xfd size:0x1 Big endian:0x0 to memory:0x4777aed181 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000004777aed181 mem-ID=0 size=1 element-size=1 type=Data data=fd
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x4777aed181 end_addr=0x4777aed181
[notice]{DataBlock::Setup} allocate memory for value:0xdb size:0x1 Big endian:0x0 to memory:0x4777aed182 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000004777aed182 mem-ID=0 size=1 element-size=1 type=Data data=db
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x4777aed182 end_addr=0x4777aed182
[notice]{DataBlock::Setup} allocate memory for value:0x8a size:0x1 Big endian:0x0 to memory:0x4777aed183 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000004777aed183 mem-ID=0 size=1 element-size=1 type=Data data=8a
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x4777aed183 end_addr=0x4777aed183
[notice]{DataBlock::Setup} allocate memory for value:0x21 size:0x1 Big endian:0x0 to memory:0x4777aed184 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000004777aed184 mem-ID=0 size=1 element-size=1 type=Data data=21
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x4777aed184 end_addr=0x4777aed184
[notice]{DataBlock::Setup} allocate memory for value:0x7a size:0x1 Big endian:0x0 to memory:0x4777aed185 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000004777aed185 mem-ID=0 size=1 element-size=1 type=Data data=7a
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x4777aed185 end_addr=0x4777aed185
[notice]{DataBlock::Setup} allocate memory for value:0xb8 size:0x1 Big endian:0x0 to memory:0x4777aed186 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000004777aed186 mem-ID=0 size=1 element-size=1 type=Data data=b8
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x4777aed186 end_addr=0x4777aed186
[notice]{DataBlock::Setup} allocate memory for value:0x5b size:0x1 Big endian:0x0 to memory:0x4777aed187 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000004777aed187 mem-ID=0 size=1 element-size=1 type=Data data=5b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x4777aed187 end_addr=0x4777aed187
[notice]{DataBlock::Setup} allocate memory for value:0xd2 size:0x1 Big endian:0x0 to memory:0x4777aed188 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000004777aed188 mem-ID=0 size=1 element-size=1 type=Data data=d2
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x4777aed188 end_addr=0x4777aed188
[notice]{DataBlock::Setup} allocate memory for value:0x79 size:0x1 Big endian:0x0 to memory:0x4777aed189 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000004777aed189 mem-ID=0 size=1 element-size=1 type=Data data=79
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x4777aed189 end_addr=0x4777aed189
[notice]{DataBlock::Setup} allocate memory for value:0xfa size:0x1 Big endian:0x0 to memory:0x4777aed18a bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000004777aed18a mem-ID=0 size=1 element-size=1 type=Data data=fa
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x4777aed18a end_addr=0x4777aed18a
[notice]{DataBlock::Setup} allocate memory for value:0x75 size:0x1 Big endian:0x0 to memory:0x4777aed18b bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000004777aed18b mem-ID=0 size=1 element-size=1 type=Data data=75
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x4777aed18b end_addr=0x4777aed18b
[notice]{DataBlock::Setup} allocate memory for value:0x88 size:0x1 Big endian:0x0 to memory:0x4777aed18c bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000004777aed18c mem-ID=0 size=1 element-size=1 type=Data data=88
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x4777aed18c end_addr=0x4777aed18c
[notice]{DataBlock::Setup} allocate memory for value:0x17 size:0x1 Big endian:0x0 to memory:0x4777aed18d bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000004777aed18d mem-ID=0 size=1 element-size=1 type=Data data=17
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x4777aed18d end_addr=0x4777aed18d
[notice]{DataBlock::Setup} allocate memory for value:0x2 size:0x1 Big endian:0x0 to memory:0x4777aed18e bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000004777aed18e mem-ID=0 size=1 element-size=1 type=Data data=02
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x4777aed18e end_addr=0x4777aed18e
[notice]{DataBlock::Setup} allocate memory for value:0x24 size:0x1 Big endian:0x0 to memory:0x4777aed18f bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000004777aed18f mem-ID=0 size=1 element-size=1 type=Data data=24
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x4777aed18f end_addr=0x4777aed18f
[notice]{DataBlock::Setup} allocate memory for value:0xab size:0x1 Big endian:0x0 to memory:0x4777aed190 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000004777aed190 mem-ID=0 size=1 element-size=1 type=Data data=ab
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x4777aed190 end_addr=0x4777aed190
[notice]{DataBlock::Setup} allocate memory for value:0x4c size:0x1 Big endian:0x0 to memory:0x4777aed191 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000004777aed191 mem-ID=0 size=1 element-size=1 type=Data data=4c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x4777aed191 end_addr=0x4777aed191
[notice]{DataBlock::Setup} allocate memory for value:0x6b size:0x1 Big endian:0x0 to memory:0x4777aed192 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000004777aed192 mem-ID=0 size=1 element-size=1 type=Data data=6b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x4777aed192 end_addr=0x4777aed192
[notice]{DataBlock::Setup} allocate memory for value:0xb1 size:0x1 Big endian:0x0 to memory:0x4777aed193 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000004777aed193 mem-ID=0 size=1 element-size=1 type=Data data=b1
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x4777aed193 end_addr=0x4777aed193
[notice]{DataBlock::Setup} allocate memory for value:0xbf size:0x1 Big endian:0x0 to memory:0x4777aed194 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000004777aed194 mem-ID=0 size=1 element-size=1 type=Data data=bf
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x4777aed194 end_addr=0x4777aed194
[notice]{DataBlock::Setup} allocate memory for value:0xf7 size:0x1 Big endian:0x0 to memory:0x4777aed195 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000004777aed195 mem-ID=0 size=1 element-size=1 type=Data data=f7
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x4777aed195 end_addr=0x4777aed195
[notice]{DataBlock::Setup} allocate memory for value:0xd1 size:0x1 Big endian:0x0 to memory:0x4777aed196 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000004777aed196 mem-ID=0 size=1 element-size=1 type=Data data=d1
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x4777aed196 end_addr=0x4777aed196
[notice]{DataBlock::Setup} allocate memory for value:0x31 size:0x1 Big endian:0x0 to memory:0x4777aed197 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000004777aed197 mem-ID=0 size=1 element-size=1 type=Data data=31
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x4777aed197 end_addr=0x4777aed197
[notice]{DataBlock::Setup} allocate memory for value:0x6e size:0x1 Big endian:0x0 to memory:0x4777aed198 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000004777aed198 mem-ID=0 size=1 element-size=1 type=Data data=6e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x4777aed198 end_addr=0x4777aed198
[notice]{DataBlock::Setup} allocate memory for value:0x6f size:0x1 Big endian:0x0 to memory:0x4777aed199 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000004777aed199 mem-ID=0 size=1 element-size=1 type=Data data=6f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x4777aed199 end_addr=0x4777aed199
[notice]{DataBlock::Setup} allocate memory for value:0x22 size:0x1 Big endian:0x0 to memory:0x4777aed19a bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000004777aed19a mem-ID=0 size=1 element-size=1 type=Data data=22
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x4777aed19a end_addr=0x4777aed19a
[notice]{DataBlock::Setup} allocate memory for value:0x7e size:0x1 Big endian:0x0 to memory:0x4777aed19b bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000004777aed19b mem-ID=0 size=1 element-size=1 type=Data data=7e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x4777aed19b end_addr=0x4777aed19b
[notice]{DataBlock::Setup} allocate memory for value:0xa2 size:0x1 Big endian:0x0 to memory:0x4777aed19c bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000004777aed19c mem-ID=0 size=1 element-size=1 type=Data data=a2
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x4777aed19c end_addr=0x4777aed19c
[notice]{DataBlock::Setup} allocate memory for value:0xca size:0x1 Big endian:0x0 to memory:0x4777aed19d bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000004777aed19d mem-ID=0 size=1 element-size=1 type=Data data=ca
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x4777aed19d end_addr=0x4777aed19d
[notice]{DataBlock::Setup} allocate memory for value:0x85 size:0x1 Big endian:0x0 to memory:0x4777aed19e bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000004777aed19e mem-ID=0 size=1 element-size=1 type=Data data=85
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x4777aed19e end_addr=0x4777aed19e
[notice]{DataBlock::Setup} allocate memory for value:0x21 size:0x1 Big endian:0x0 to memory:0x4777aed19f bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000004777aed19f mem-ID=0 size=1 element-size=1 type=Data data=21
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x4777aed19f end_addr=0x4777aed19f
[notice]{DataBlock::Setup} allocate memory for value:0xc8 size:0x1 Big endian:0x0 to memory:0x4777aed1a0 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000004777aed1a0 mem-ID=0 size=1 element-size=1 type=Data data=c8
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x4777aed1a0 end_addr=0x4777aed1a0
[notice]{DataBlock::Setup} allocate memory for value:0xde size:0x1 Big endian:0x0 to memory:0x4777aed1a1 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000004777aed1a1 mem-ID=0 size=1 element-size=1 type=Data data=de
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x4777aed1a1 end_addr=0x4777aed1a1
[notice]{DataBlock::Setup} allocate memory for value:0x9c size:0x1 Big endian:0x0 to memory:0x4777aed1a2 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000004777aed1a2 mem-ID=0 size=1 element-size=1 type=Data data=9c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x4777aed1a2 end_addr=0x4777aed1a2
[notice]{DataBlock::Setup} allocate memory for value:0x34 size:0x1 Big endian:0x0 to memory:0x4777aed1a3 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000004777aed1a3 mem-ID=0 size=1 element-size=1 type=Data data=34
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x4777aed1a3 end_addr=0x4777aed1a3
[notice]{DataBlock::Setup} allocate memory for value:0x94 size:0x1 Big endian:0x0 to memory:0x4777aed1a4 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000004777aed1a4 mem-ID=0 size=1 element-size=1 type=Data data=94
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x4777aed1a4 end_addr=0x4777aed1a4
[notice]{DataBlock::Setup} allocate memory for value:0x3e size:0x1 Big endian:0x0 to memory:0x4777aed1a5 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000004777aed1a5 mem-ID=0 size=1 element-size=1 type=Data data=3e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x4777aed1a5 end_addr=0x4777aed1a5
[notice]{DataBlock::Setup} allocate memory for value:0xa5 size:0x1 Big endian:0x0 to memory:0x4777aed1a6 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000004777aed1a6 mem-ID=0 size=1 element-size=1 type=Data data=a5
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x4777aed1a6 end_addr=0x4777aed1a6
[notice]{DataBlock::Setup} allocate memory for value:0xd9 size:0x1 Big endian:0x0 to memory:0x4777aed1a7 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000004777aed1a7 mem-ID=0 size=1 element-size=1 type=Data data=d9
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x4777aed1a7 end_addr=0x4777aed1a7
[notice]{DataBlock::Setup} allocate memory for value:0xf2 size:0x1 Big endian:0x0 to memory:0x4777aed1a8 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000004777aed1a8 mem-ID=0 size=1 element-size=1 type=Data data=f2
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x4777aed1a8 end_addr=0x4777aed1a8
[notice]{DataBlock::Setup} allocate memory for value:0x30 size:0x1 Big endian:0x0 to memory:0x4777aed1a9 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000004777aed1a9 mem-ID=0 size=1 element-size=1 type=Data data=30
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x4777aed1a9 end_addr=0x4777aed1a9
[notice]{DataBlock::Setup} allocate memory for value:0x1f size:0x1 Big endian:0x0 to memory:0x4777aed1aa bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000004777aed1aa mem-ID=0 size=1 element-size=1 type=Data data=1f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x4777aed1aa end_addr=0x4777aed1aa
[notice]{DataBlock::Setup} allocate memory for value:0xd9 size:0x1 Big endian:0x0 to memory:0x4777aed1ab bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000004777aed1ab mem-ID=0 size=1 element-size=1 type=Data data=d9
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x4777aed1ab end_addr=0x4777aed1ab
[notice]{DataBlock::Setup} allocate memory for value:0x0 size:0x1 Big endian:0x0 to memory:0x4777aed1ac bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000004777aed1ac mem-ID=0 size=1 element-size=1 type=Data data=00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x4777aed1ac end_addr=0x4777aed1ac
[notice]{DataBlock::Setup} allocate memory for value:0xbd size:0x1 Big endian:0x0 to memory:0x4777aed1ad bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000004777aed1ad mem-ID=0 size=1 element-size=1 type=Data data=bd
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x4777aed1ad end_addr=0x4777aed1ad
[notice]{DataBlock::Setup} allocate memory for value:0x4b size:0x1 Big endian:0x0 to memory:0x4777aed1ae bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000004777aed1ae mem-ID=0 size=1 element-size=1 type=Data data=4b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x4777aed1ae end_addr=0x4777aed1ae
[notice]{DataBlock::Setup} allocate memory for value:0x7a size:0x1 Big endian:0x0 to memory:0x4777aed1af bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000004777aed1af mem-ID=0 size=1 element-size=1 type=Data data=7a
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x4777aed1af end_addr=0x4777aed1af
[notice]{DataBlock::Setup} allocate memory for value:0x4e size:0x1 Big endian:0x0 to memory:0x4777aed1b0 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000004777aed1b0 mem-ID=0 size=1 element-size=1 type=Data data=4e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x4777aed1b0 end_addr=0x4777aed1b0
[notice]{DataBlock::Setup} allocate memory for value:0x67 size:0x1 Big endian:0x0 to memory:0x4777aed1b1 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000004777aed1b1 mem-ID=0 size=1 element-size=1 type=Data data=67
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x4777aed1b1 end_addr=0x4777aed1b1
[notice]{DataBlock::Setup} allocate memory for value:0xc3 size:0x1 Big endian:0x0 to memory:0x4777aed1b2 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000004777aed1b2 mem-ID=0 size=1 element-size=1 type=Data data=c3
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x4777aed1b2 end_addr=0x4777aed1b2
[notice]{DataBlock::Setup} allocate memory for value:0xef size:0x1 Big endian:0x0 to memory:0x4777aed1b3 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000004777aed1b3 mem-ID=0 size=1 element-size=1 type=Data data=ef
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x4777aed1b3 end_addr=0x4777aed1b3
[notice]{DataBlock::Setup} allocate memory for value:0x15 size:0x1 Big endian:0x0 to memory:0x4777aed1b4 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000004777aed1b4 mem-ID=0 size=1 element-size=1 type=Data data=15
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x4777aed1b4 end_addr=0x4777aed1b4
[notice]{DataBlock::Setup} allocate memory for value:0x41 size:0x1 Big endian:0x0 to memory:0x4777aed1b5 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000004777aed1b5 mem-ID=0 size=1 element-size=1 type=Data data=41
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x4777aed1b5 end_addr=0x4777aed1b5
[notice]{DataBlock::Setup} allocate memory for value:0x99 size:0x1 Big endian:0x0 to memory:0x4777aed1b6 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000004777aed1b6 mem-ID=0 size=1 element-size=1 type=Data data=99
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x4777aed1b6 end_addr=0x4777aed1b6
[notice]{DataBlock::Setup} allocate memory for value:0xbe size:0x1 Big endian:0x0 to memory:0x4777aed1b7 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000004777aed1b7 mem-ID=0 size=1 element-size=1 type=Data data=be
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x4777aed1b7 end_addr=0x4777aed1b7
[notice]{DataBlock::Setup} allocate memory for value:0xa2 size:0x1 Big endian:0x0 to memory:0x4777aed1b8 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000004777aed1b8 mem-ID=0 size=1 element-size=1 type=Data data=a2
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x4777aed1b8 end_addr=0x4777aed1b8
[notice]{DataBlock::Setup} allocate memory for value:0x89 size:0x1 Big endian:0x0 to memory:0x4777aed1b9 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000004777aed1b9 mem-ID=0 size=1 element-size=1 type=Data data=89
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x4777aed1b9 end_addr=0x4777aed1b9
[notice]{DataBlock::Setup} allocate memory for value:0x45 size:0x1 Big endian:0x0 to memory:0x4777aed1ba bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000004777aed1ba mem-ID=0 size=1 element-size=1 type=Data data=45
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x4777aed1ba end_addr=0x4777aed1ba
[notice]{DataBlock::Setup} allocate memory for value:0x9c size:0x1 Big endian:0x0 to memory:0x4777aed1bb bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000004777aed1bb mem-ID=0 size=1 element-size=1 type=Data data=9c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x4777aed1bb end_addr=0x4777aed1bb
[notice]{DataBlock::Setup} allocate memory for value:0x31 size:0x1 Big endian:0x0 to memory:0x4777aed1bc bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000004777aed1bc mem-ID=0 size=1 element-size=1 type=Data data=31
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x4777aed1bc end_addr=0x4777aed1bc
[notice]{DataBlock::Setup} allocate memory for value:0xce size:0x1 Big endian:0x0 to memory:0x4777aed1bd bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000004777aed1bd mem-ID=0 size=1 element-size=1 type=Data data=ce
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x4777aed1bd end_addr=0x4777aed1bd
[notice]{DataBlock::Setup} allocate memory for value:0x98 size:0x1 Big endian:0x0 to memory:0x4777aed1be bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000004777aed1be mem-ID=0 size=1 element-size=1 type=Data data=98
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x4777aed1be end_addr=0x4777aed1be
[notice]{DataBlock::Setup} allocate memory for value:0x5e size:0x1 Big endian:0x0 to memory:0x4777aed1bf bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000004777aed1bf mem-ID=0 size=1 element-size=1 type=Data data=5e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x4777aed1bf end_addr=0x4777aed1bf
[notice]{DataBlock::Clear} data units are cleared!
[info]{RegisterReserver::ReserveRegister} Reserving register: v7, access: Write, reserve type: User
[info]{Generator::AddLoadRegisterAmbleRequests} register v7 should be reserved now: 1
[info]{RegisterReserver::ReserveRegister} Reserving register: x2, access: Write, reserve type: User
[info]{Generator::AddLoadRegisterAmbleRequests} register x2 should be reserved now: 1
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x4778 value 0x4778
[info] opname=rd
[notice]Committing instruction "LUI x25, 18296" at 0x80011b84=>[0]0x80011b84 (0x4778cb7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011b84 mem-ID=0 size=4 element-size=4 type=Instruction data=b78c7704
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011b84 end_addr=0x80011b87
[info]current dest entropy:1, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x25 value 0x4778000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011b88
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xaed value 0xaed
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x25, x25, -1299" at 0x80011b88=>[0]0x80011b88 (0xaedc8c9b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011b88 mem-ID=0 size=4 element-size=4 type=Instruction data=9b8cdcae
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011b88 end_addr=0x80011b8b
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x25 value 0x4777aed, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011b8c
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x25, x25, 0xc" at 0x80011b8c=>[0]0x80011b8c (0xcc9c93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011b8c mem-ID=0 size=4 element-size=4 type=Instruction data=939ccc00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011b8c end_addr=0x80011b8f
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x25 value 0x4777aed000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011b90
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x180 value 0x180
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x25, x25, 384" at 0x80011b90=>[0]0x80011b90 (0x180c8c93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011b90 mem-ID=0 size=4 element-size=4 type=Instruction data=938c0c18
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011b90 end_addr=0x80011b93
[notice]retire source stage: 10, access: 0x15, size: 1, type: 0
[info]current source entropy:5, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x25 value 0x4777aed180, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011b94
[notice]Generating: VL1RE8.V##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[debug]choice tree name: Data alignment choice name: Aligned set weight: 50
[debug]choice tree name: Data alignment choice name: Unaligned set weight: 14
[info]constraint already forced, ignore reservation check
[info] opname=vd
[info] opname=LoadStore-rs1
[notice]Operand : LoadStore-rs1 mask 0x0 value 0x0
[info]{GenInstructionAgent::HandleNotification} new register initialization: v7
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x0=>part 1 PA [0]0x0 size=1, part 2 PA [0]0x0 size=0
[notice]Committing instruction "VL1RE8.V v7, x25" at 0x80011b94=>[0]0x80011b94 (0x28c8387) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011b94 mem-ID=0 size=4 element-size=4 type=Instruction data=87838c02
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011b94 end_addr=0x80011b97
[info]current source entropy:5, resource type: 0
[info]{ GenInstructionAgent::SendInitsToISS} writing register v7_0 initial value 0xb96c94d201acea14
[SimApiHANDCAR::WriteRegister] v7_0 0xb96c94d201acea14/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v7_1 initial value 0xfe12fbf3006b4ab2
[SimApiHANDCAR::WriteRegister] v7_1 0xfe12fbf3006b4ab2/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v7_2 initial value 0xc0cc7bfb3a28d4fa
[SimApiHANDCAR::WriteRegister] v7_2 0xc0cc7bfb3a28d4fa/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v7_3 initial value 0xcefbcf533749e9df
[SimApiHANDCAR::WriteRegister] v7_3 0xcefbcf533749e9df/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v7_4 initial value 0x4486f7b0493f28bb
[SimApiHANDCAR::WriteRegister] v7_4 0x4486f7b0493f28bb/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v7_5 initial value 0x79c77fe632225f8
[SimApiHANDCAR::WriteRegister] v7_5 0x79c77fe632225f8/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v7_6 initial value 0xe725cde8274c657b
[SimApiHANDCAR::WriteRegister] v7_6 0xe725cde8274c657b/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v7_7 initial value 0x69bb9aa32e71570
[SimApiHANDCAR::WriteRegister] v7_7 0x69bb9aa32e71570/0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011b98
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v7_0 value 0x5bb87a218adbfd8a, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v7_1 value 0x2402178875fa79d2, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v7_2 value 0x31d1f7bfb16b4cab, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v7_3 value 0x2185caa27e226f6e, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v7_4 value 0xd9a53e94349cdec8, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v7_5 value 0x7a4bbd00d91f30f2, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v7_6 value 0xbe994115efc3674e, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v7_7 value 0x5e98ce319c4589a2, mask 0xffffffffffffffff
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x739a value 0x739a
[info] opname=rd
[notice]Committing instruction "LUI x2, 29594" at 0x80011b98=>[0]0x80011b98 (0x739a137) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011b98 mem-ID=0 size=4 element-size=4 type=Instruction data=37a13907
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011b98 end_addr=0x80011b9b
[info]current dest entropy:1, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x2 value 0x739a000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011b9c
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x6f value 0x6f
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x2, x2, 111" at 0x80011b9c=>[0]0x80011b9c (0x6f1011b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011b9c mem-ID=0 size=4 element-size=4 type=Instruction data=1b01f106
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011b9c end_addr=0x80011b9f
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x2 value 0x739a06f, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011ba0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x2, x2, 0xc" at 0x80011ba0=>[0]0x80011ba0 (0xc11113) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011ba0 mem-ID=0 size=4 element-size=4 type=Instruction data=1311c100
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011ba0 end_addr=0x80011ba3
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x2 value 0x739a06f000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011ba4
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x76 value 0x76
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x2, x2, 118" at 0x80011ba4=>[0]0x80011ba4 (0x7610113) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011ba4 mem-ID=0 size=4 element-size=4 type=Instruction data=13016107
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011ba4 end_addr=0x80011ba7
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x2 value 0x739a06f076, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011ba8
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : CommitInstruction
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x739a06f100=>part 1 PA [0]0x739a06f100 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x739a06f100=>part 1 PA [0]0x739a06f100 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x739a06f100=>part 1 PA [0]0x739a06f100 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x739a06f100=>part 1 PA [0]0x739a06f100 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000739a06f100 mem-ID=0 size=2 element-size=2 type=Data data=ccb2
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x739a06f100 end_addr=0x739a06f101
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x739a06f173=>part 1 PA [0]0x739a06f173 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x739a06f173=>part 1 PA [0]0x739a06f173 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x739a06f173=>part 1 PA [0]0x739a06f173 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x739a06f173=>part 1 PA [0]0x739a06f173 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000739a06f173 mem-ID=0 size=2 element-size=2 type=Data data=030c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x739a06f173 end_addr=0x739a06f174
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x739a06f151=>part 1 PA [0]0x739a06f151 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x739a06f151=>part 1 PA [0]0x739a06f151 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x739a06f151=>part 1 PA [0]0x739a06f151 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x739a06f151=>part 1 PA [0]0x739a06f151 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000739a06f151 mem-ID=0 size=2 element-size=2 type=Data data=5163
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x739a06f151 end_addr=0x739a06f152
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x739a06f100=>part 1 PA [0]0x739a06f100 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x739a06f097=>part 1 PA [0]0x739a06f097 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x739a06f097=>part 1 PA [0]0x739a06f097 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x739a06f097=>part 1 PA [0]0x739a06f097 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x739a06f097=>part 1 PA [0]0x739a06f097 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000739a06f097 mem-ID=0 size=2 element-size=2 type=Data data=7ac7
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x739a06f097 end_addr=0x739a06f098
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x739a06f0f0=>part 1 PA [0]0x739a06f0f0 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x739a06f0f0=>part 1 PA [0]0x739a06f0f0 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x739a06f0f0=>part 1 PA [0]0x739a06f0f0 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x739a06f0f0=>part 1 PA [0]0x739a06f0f0 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000739a06f0f0 mem-ID=0 size=2 element-size=2 type=Data data=ec78
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x739a06f0f0 end_addr=0x739a06f0f1
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x739a06f12e=>part 1 PA [0]0x739a06f12e size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x739a06f12e=>part 1 PA [0]0x739a06f12e size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x739a06f12e=>part 1 PA [0]0x739a06f12e size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x739a06f12e=>part 1 PA [0]0x739a06f12e size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000739a06f12e mem-ID=0 size=2 element-size=2 type=Data data=9fbe
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x739a06f12e end_addr=0x739a06f12f
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x739a06f0d1=>part 1 PA [0]0x739a06f0d1 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x739a06f0d1=>part 1 PA [0]0x739a06f0d1 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x739a06f0d1=>part 1 PA [0]0x739a06f0d1 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x739a06f0d1=>part 1 PA [0]0x739a06f0d1 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000739a06f0d1 mem-ID=0 size=2 element-size=2 type=Data data=c498
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x739a06f0d1 end_addr=0x739a06f0d2
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x739a06f148=>part 1 PA [0]0x739a06f148 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x739a06f148=>part 1 PA [0]0x739a06f148 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x739a06f148=>part 1 PA [0]0x739a06f148 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x739a06f148=>part 1 PA [0]0x739a06f148 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000739a06f148 mem-ID=0 size=2 element-size=2 type=Data data=7710
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x739a06f148 end_addr=0x739a06f149
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x739a06f0ef=>part 1 PA [0]0x739a06f0ef size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x739a06f0ef=>part 1 PA [0]0x739a06f0ef size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x739a06f0ef=>part 1 PA [0]0x739a06f0ef size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x739a06f0ef=>part 1 PA [0]0x739a06f0ef size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000739a06f0ef mem-ID=0 size=2 element-size=2 type=Data data=83ec
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x739a06f0ef end_addr=0x739a06f0f0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x739a06f170=>part 1 PA [0]0x739a06f170 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x739a06f170=>part 1 PA [0]0x739a06f170 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x739a06f170=>part 1 PA [0]0x739a06f170 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x739a06f170=>part 1 PA [0]0x739a06f170 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000739a06f170 mem-ID=0 size=2 element-size=2 type=Data data=423a
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x739a06f170 end_addr=0x739a06f171
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x739a06f0eb=>part 1 PA [0]0x739a06f0eb size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x739a06f0eb=>part 1 PA [0]0x739a06f0eb size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x739a06f0eb=>part 1 PA [0]0x739a06f0eb size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x739a06f0eb=>part 1 PA [0]0x739a06f0eb size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000739a06f0eb mem-ID=0 size=2 element-size=2 type=Data data=7cd3
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x739a06f0eb end_addr=0x739a06f0ec
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x739a06f0fe=>part 1 PA [0]0x739a06f0fe size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x739a06f0fe=>part 1 PA [0]0x739a06f0fe size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x739a06f0fe=>part 1 PA [0]0x739a06f0fe size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x739a06f0fe=>part 1 PA [0]0x739a06f0fe size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000739a06f0fe mem-ID=0 size=2 element-size=2 type=Data data=3dd1
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x739a06f0fe end_addr=0x739a06f0ff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x739a06f08d=>part 1 PA [0]0x739a06f08d size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x739a06f08d=>part 1 PA [0]0x739a06f08d size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x739a06f08d=>part 1 PA [0]0x739a06f08d size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x739a06f08d=>part 1 PA [0]0x739a06f08d size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000739a06f08d mem-ID=0 size=2 element-size=2 type=Data data=23ae
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x739a06f08d end_addr=0x739a06f08e
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x739a06f078=>part 1 PA [0]0x739a06f078 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x739a06f078=>part 1 PA [0]0x739a06f078 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x739a06f078=>part 1 PA [0]0x739a06f078 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x739a06f078=>part 1 PA [0]0x739a06f078 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000739a06f078 mem-ID=0 size=2 element-size=2 type=Data data=87ed
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x739a06f078 end_addr=0x739a06f079
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x739a06f09a=>part 1 PA [0]0x739a06f09a size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x739a06f09a=>part 1 PA [0]0x739a06f09a size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x739a06f09a=>part 1 PA [0]0x739a06f09a size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x739a06f09a=>part 1 PA [0]0x739a06f09a size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000739a06f09a mem-ID=0 size=2 element-size=2 type=Data data=36b3
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x739a06f09a end_addr=0x739a06f09b
[notice]Committing instruction "VSOXEI8.V v23, x2, v7, Unmasked" at 0x80011ba8=>[0]0x80011ba8 (0xe710ba7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011ba8 mem-ID=0 size=4 element-size=4 type=Instruction data=a70b710e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011ba8 end_addr=0x80011bab
[info]current source entropy:6, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x3a7bf00000
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mcause value 0x6, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mepc value 0x80011ba8, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mtval value 0x739a06f173, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register vstart value 0x1, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register privilege value 0x3, mask 0x3
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x3a7bf00000
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x739a06f100
[notice]{GenInstructionAgent::UpdateExceptionEvent} exception ID: 0x6 attributes: 2584146291 description: enter_m
[notice]{GenExceptionAgent::HandleException} exception ID 0x6, enter_m
[notice]VM states: PrivilegeLevel=M MODE=1 MPRV=0 TVM=0 Current Regime: VmPagingRegime Regime Type:M
[notice]{GenExceptionAgentRISCV::NeedRecoveryAddress} found ec value for mcause: 6
[notice]{GenExceptionAgentRISCV::NeedRecoveryAddress} recovery_exception set to: 0
[notice]New Exception Recorded: StoreAmoAddrMisaligned. Exception taken to level 3.
[info]{GenInstructionAgent::ExecuteHandler} starting PC=0x3a7bf00000=>[Default]0x3a7bf00000 memory attributes: 0x3
[notice]Generator mode changed to: ReExe,Exception,NoEscape from: IssSim
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x0 value 0x3a7bf00004, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x3a7bf00080
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x12 value 0x6, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x3a7bf00084
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x12 value 0xc, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x3a7bf00088
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x12 value 0x6, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x3a7bf0008c
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x27 value 0x3a7bf0008c, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x3a7bf00090
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x27 value 0x3a7bf000a0, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x3a7bf00094
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x12 value 0x18, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x3a7bf00098
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x27 value 0x3a7bf000b8, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x3a7bf0009c
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x0 value 0x3a7bf000a0, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x3a7bf000b8
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x0 value 0x3a7bf000bc, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x3a7bf00104
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x27 value 0x80011ba8, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x3a7bf00108
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x27 value 0x80011bac, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x3a7bf0010c
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mepc value 0x80011bac, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x0 value 0x80011ba8, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x3a7bf00110
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register privilege value 0x3, mask 0x3
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011bac
[notice]{GenInstructionAgent::UpdateExceptionEvent} exception ID: 0x4e attributes: 0 description: exit_mret
[notice]{GenExceptionAgent::HandleException} exception ID 0x4e, exit_mret
[notice]VM states: PrivilegeLevel=M MODE=1 MPRV=0 TVM=0 Current Regime: VmPagingRegime Regime Type:M
[notice]Generator mode changed to: IssSim from: ReExe,Exception,NoEscape
[notice]{GenInstructionAgent::ExceptionReturn} returned from exception to PC 0x80011bac re-execution? 0
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : RegisterReservation
[info]{RegisterReserver::UnreserveRegister} Unreserve register: v7, access: Write, reserve type: User
[info]{GenSequenceAgent::RegisterReservation} register reservation do? 0 reg v7 attrs Write is reserved? 0
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : RegisterReservation
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x2, access: Write, reserve type: User
[info]{GenSequenceAgent::RegisterReservation} register reservation do? 0 reg x2 attrs Write is reserved? 0
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x0 value 0x0
[info] opname=rd
[notice]Committing instruction "LUI x29, 0" at 0x80011bac=>[0]0x80011bac (0xeb7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011bac mem-ID=0 size=4 element-size=4 type=Instruction data=b70e0000
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011bac end_addr=0x80011baf
[info]current dest entropy:1, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x29 value 0x0, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011bb0
[notice]Generating: CSRRW#register#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=csr
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "CSRRW vstart, x29, x0" at 0x80011bb0=>[0]0x80011bb0 (0x8e9073) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011bb0 mem-ID=0 size=4 element-size=4 type=Instruction data=73908e00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011bb0 end_addr=0x80011bb3
[info]current source entropy:7, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register vstart value 0x0, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x0 value 0x1, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011bb4
[notice]GenQueryAgent::HandleQuery : InstructionRecord
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 3
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 8
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]Generating: VLOXEI8.V##RISCV
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[debug]choice tree name: Data alignment choice name: Aligned set weight: 50
[debug]choice tree name: Data alignment choice name: Unaligned set weight: 14
[info] opname=vd
[info]Operand vd No Dependency constraint
[info] opname=vm
[info] opname=LoadStore-rs1-vs2
[notice]Operand : LoadStore-rs1-vs2 mask 0x0 value 0x0
[info]Operand rs1 No Dependency constraint
[info]Operand vs2 No Dependency constraint
[notice]{VectorIndexedLoadStoreOperand::GenerateWithPreamble} generated target address 0x7aee5f702a alignment 2 data size 2 base value 0x7aee5f6f66
[info]{AddressingOperand::Generate} generated with preamble
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} preventing all data page faults.
[notice]{DataBlock::Setup} generate data block start address...0x73acd9ce00 with size:64 and align:64
[notice]{DataBlock::Setup} allocate memory for value:0xc4 size:0x1 Big endian:0x0 to memory:0x73acd9ce00 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000073acd9ce00 mem-ID=0 size=1 element-size=1 type=Data data=c4
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x73acd9ce00 end_addr=0x73acd9ce00
[notice]{DataBlock::Setup} allocate memory for value:0x90 size:0x1 Big endian:0x0 to memory:0x73acd9ce01 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000073acd9ce01 mem-ID=0 size=1 element-size=1 type=Data data=90
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x73acd9ce01 end_addr=0x73acd9ce01
[notice]{DataBlock::Setup} allocate memory for value:0x40 size:0x1 Big endian:0x0 to memory:0x73acd9ce02 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000073acd9ce02 mem-ID=0 size=1 element-size=1 type=Data data=40
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x73acd9ce02 end_addr=0x73acd9ce02
[notice]{DataBlock::Setup} allocate memory for value:0x2c size:0x1 Big endian:0x0 to memory:0x73acd9ce03 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000073acd9ce03 mem-ID=0 size=1 element-size=1 type=Data data=2c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x73acd9ce03 end_addr=0x73acd9ce03
[notice]{DataBlock::Setup} allocate memory for value:0x42 size:0x1 Big endian:0x0 to memory:0x73acd9ce04 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000073acd9ce04 mem-ID=0 size=1 element-size=1 type=Data data=42
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x73acd9ce04 end_addr=0x73acd9ce04
[notice]{DataBlock::Setup} allocate memory for value:0x76 size:0x1 Big endian:0x0 to memory:0x73acd9ce05 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000073acd9ce05 mem-ID=0 size=1 element-size=1 type=Data data=76
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x73acd9ce05 end_addr=0x73acd9ce05
[notice]{DataBlock::Setup} allocate memory for value:0x8c size:0x1 Big endian:0x0 to memory:0x73acd9ce06 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000073acd9ce06 mem-ID=0 size=1 element-size=1 type=Data data=8c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x73acd9ce06 end_addr=0x73acd9ce06
[notice]{DataBlock::Setup} allocate memory for value:0xdc size:0x1 Big endian:0x0 to memory:0x73acd9ce07 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000073acd9ce07 mem-ID=0 size=1 element-size=1 type=Data data=dc
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x73acd9ce07 end_addr=0x73acd9ce07
[notice]{DataBlock::Setup} allocate memory for value:0x7a size:0x1 Big endian:0x0 to memory:0x73acd9ce08 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000073acd9ce08 mem-ID=0 size=1 element-size=1 type=Data data=7a
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x73acd9ce08 end_addr=0x73acd9ce08
[notice]{DataBlock::Setup} allocate memory for value:0x7e size:0x1 Big endian:0x0 to memory:0x73acd9ce09 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000073acd9ce09 mem-ID=0 size=1 element-size=1 type=Data data=7e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x73acd9ce09 end_addr=0x73acd9ce09
[notice]{DataBlock::Setup} allocate memory for value:0x2e size:0x1 Big endian:0x0 to memory:0x73acd9ce0a bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000073acd9ce0a mem-ID=0 size=1 element-size=1 type=Data data=2e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x73acd9ce0a end_addr=0x73acd9ce0a
[notice]{DataBlock::Setup} allocate memory for value:0x28 size:0x1 Big endian:0x0 to memory:0x73acd9ce0b bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000073acd9ce0b mem-ID=0 size=1 element-size=1 type=Data data=28
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x73acd9ce0b end_addr=0x73acd9ce0b
[notice]{DataBlock::Setup} allocate memory for value:0x7c size:0x1 Big endian:0x0 to memory:0x73acd9ce0c bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000073acd9ce0c mem-ID=0 size=1 element-size=1 type=Data data=7c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x73acd9ce0c end_addr=0x73acd9ce0c
[notice]{DataBlock::Setup} allocate memory for value:0xe0 size:0x1 Big endian:0x0 to memory:0x73acd9ce0d bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000073acd9ce0d mem-ID=0 size=1 element-size=1 type=Data data=e0
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x73acd9ce0d end_addr=0x73acd9ce0d
[notice]{DataBlock::Setup} allocate memory for value:0x8c size:0x1 Big endian:0x0 to memory:0x73acd9ce0e bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000073acd9ce0e mem-ID=0 size=1 element-size=1 type=Data data=8c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x73acd9ce0e end_addr=0x73acd9ce0e
[notice]{DataBlock::Setup} allocate memory for value:0xf8 size:0x1 Big endian:0x0 to memory:0x73acd9ce0f bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000073acd9ce0f mem-ID=0 size=1 element-size=1 type=Data data=f8
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x73acd9ce0f end_addr=0x73acd9ce0f
[notice]{DataBlock::Setup} allocate memory for value:0xd6 size:0x1 Big endian:0x0 to memory:0x73acd9ce10 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000073acd9ce10 mem-ID=0 size=1 element-size=1 type=Data data=d6
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x73acd9ce10 end_addr=0x73acd9ce10
[notice]{DataBlock::Setup} allocate memory for value:0x55 size:0x1 Big endian:0x0 to memory:0x73acd9ce11 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000073acd9ce11 mem-ID=0 size=1 element-size=1 type=Data data=55
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x73acd9ce11 end_addr=0x73acd9ce11
[notice]{DataBlock::Setup} allocate memory for value:0x52 size:0x1 Big endian:0x0 to memory:0x73acd9ce12 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000073acd9ce12 mem-ID=0 size=1 element-size=1 type=Data data=52
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x73acd9ce12 end_addr=0x73acd9ce12
[notice]{DataBlock::Setup} allocate memory for value:0x5d size:0x1 Big endian:0x0 to memory:0x73acd9ce13 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000073acd9ce13 mem-ID=0 size=1 element-size=1 type=Data data=5d
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x73acd9ce13 end_addr=0x73acd9ce13
[notice]{DataBlock::Setup} allocate memory for value:0xc size:0x1 Big endian:0x0 to memory:0x73acd9ce14 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000073acd9ce14 mem-ID=0 size=1 element-size=1 type=Data data=0c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x73acd9ce14 end_addr=0x73acd9ce14
[notice]{DataBlock::Setup} allocate memory for value:0xfe size:0x1 Big endian:0x0 to memory:0x73acd9ce15 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000073acd9ce15 mem-ID=0 size=1 element-size=1 type=Data data=fe
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x73acd9ce15 end_addr=0x73acd9ce15
[notice]{DataBlock::Setup} allocate memory for value:0x42 size:0x1 Big endian:0x0 to memory:0x73acd9ce16 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000073acd9ce16 mem-ID=0 size=1 element-size=1 type=Data data=42
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x73acd9ce16 end_addr=0x73acd9ce16
[notice]{DataBlock::Setup} allocate memory for value:0x60 size:0x1 Big endian:0x0 to memory:0x73acd9ce17 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000073acd9ce17 mem-ID=0 size=1 element-size=1 type=Data data=60
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x73acd9ce17 end_addr=0x73acd9ce17
[notice]{DataBlock::Setup} allocate memory for value:0x44 size:0x1 Big endian:0x0 to memory:0x73acd9ce18 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000073acd9ce18 mem-ID=0 size=1 element-size=1 type=Data data=44
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x73acd9ce18 end_addr=0x73acd9ce18
[notice]{DataBlock::Setup} allocate memory for value:0x98 size:0x1 Big endian:0x0 to memory:0x73acd9ce19 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000073acd9ce19 mem-ID=0 size=1 element-size=1 type=Data data=98
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x73acd9ce19 end_addr=0x73acd9ce19
[notice]{DataBlock::Setup} allocate memory for value:0x7a size:0x1 Big endian:0x0 to memory:0x73acd9ce1a bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000073acd9ce1a mem-ID=0 size=1 element-size=1 type=Data data=7a
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x73acd9ce1a end_addr=0x73acd9ce1a
[notice]{DataBlock::Setup} allocate memory for value:0x63 size:0x1 Big endian:0x0 to memory:0x73acd9ce1b bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000073acd9ce1b mem-ID=0 size=1 element-size=1 type=Data data=63
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x73acd9ce1b end_addr=0x73acd9ce1b
[notice]{DataBlock::Setup} allocate memory for value:0x51 size:0x1 Big endian:0x0 to memory:0x73acd9ce1c bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000073acd9ce1c mem-ID=0 size=1 element-size=1 type=Data data=51
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x73acd9ce1c end_addr=0x73acd9ce1c
[notice]{DataBlock::Setup} allocate memory for value:0x2 size:0x1 Big endian:0x0 to memory:0x73acd9ce1d bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000073acd9ce1d mem-ID=0 size=1 element-size=1 type=Data data=02
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x73acd9ce1d end_addr=0x73acd9ce1d
[notice]{DataBlock::Setup} allocate memory for value:0x96 size:0x1 Big endian:0x0 to memory:0x73acd9ce1e bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000073acd9ce1e mem-ID=0 size=1 element-size=1 type=Data data=96
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x73acd9ce1e end_addr=0x73acd9ce1e
[notice]{DataBlock::Setup} allocate memory for value:0x96 size:0x1 Big endian:0x0 to memory:0x73acd9ce1f bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000073acd9ce1f mem-ID=0 size=1 element-size=1 type=Data data=96
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x73acd9ce1f end_addr=0x73acd9ce1f
[notice]{DataBlock::Setup} allocate memory for value:0xd0 size:0x1 Big endian:0x0 to memory:0x73acd9ce20 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000073acd9ce20 mem-ID=0 size=1 element-size=1 type=Data data=d0
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x73acd9ce20 end_addr=0x73acd9ce20
[notice]{DataBlock::Setup} allocate memory for value:0xf8 size:0x1 Big endian:0x0 to memory:0x73acd9ce21 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000073acd9ce21 mem-ID=0 size=1 element-size=1 type=Data data=f8
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x73acd9ce21 end_addr=0x73acd9ce21
[notice]{DataBlock::Setup} allocate memory for value:0x5e size:0x1 Big endian:0x0 to memory:0x73acd9ce22 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000073acd9ce22 mem-ID=0 size=1 element-size=1 type=Data data=5e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x73acd9ce22 end_addr=0x73acd9ce22
[notice]{DataBlock::Setup} allocate memory for value:0x41 size:0x1 Big endian:0x0 to memory:0x73acd9ce23 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000073acd9ce23 mem-ID=0 size=1 element-size=1 type=Data data=41
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x73acd9ce23 end_addr=0x73acd9ce23
[notice]{DataBlock::Setup} allocate memory for value:0x40 size:0x1 Big endian:0x0 to memory:0x73acd9ce24 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000073acd9ce24 mem-ID=0 size=1 element-size=1 type=Data data=40
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x73acd9ce24 end_addr=0x73acd9ce24
[notice]{DataBlock::Setup} allocate memory for value:0x8d size:0x1 Big endian:0x0 to memory:0x73acd9ce25 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000073acd9ce25 mem-ID=0 size=1 element-size=1 type=Data data=8d
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x73acd9ce25 end_addr=0x73acd9ce25
[notice]{DataBlock::Setup} allocate memory for value:0xd size:0x1 Big endian:0x0 to memory:0x73acd9ce26 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000073acd9ce26 mem-ID=0 size=1 element-size=1 type=Data data=0d
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x73acd9ce26 end_addr=0x73acd9ce26
[notice]{DataBlock::Setup} allocate memory for value:0x76 size:0x1 Big endian:0x0 to memory:0x73acd9ce27 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000073acd9ce27 mem-ID=0 size=1 element-size=1 type=Data data=76
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x73acd9ce27 end_addr=0x73acd9ce27
[notice]{DataBlock::Setup} allocate memory for value:0x2e size:0x1 Big endian:0x0 to memory:0x73acd9ce28 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000073acd9ce28 mem-ID=0 size=1 element-size=1 type=Data data=2e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x73acd9ce28 end_addr=0x73acd9ce28
[notice]{DataBlock::Setup} allocate memory for value:0xe size:0x1 Big endian:0x0 to memory:0x73acd9ce29 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000073acd9ce29 mem-ID=0 size=1 element-size=1 type=Data data=0e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x73acd9ce29 end_addr=0x73acd9ce29
[notice]{DataBlock::Setup} allocate memory for value:0x33 size:0x1 Big endian:0x0 to memory:0x73acd9ce2a bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000073acd9ce2a mem-ID=0 size=1 element-size=1 type=Data data=33
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x73acd9ce2a end_addr=0x73acd9ce2a
[notice]{DataBlock::Setup} allocate memory for value:0x2d size:0x1 Big endian:0x0 to memory:0x73acd9ce2b bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000073acd9ce2b mem-ID=0 size=1 element-size=1 type=Data data=2d
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x73acd9ce2b end_addr=0x73acd9ce2b
[notice]{DataBlock::Setup} allocate memory for value:0x12 size:0x1 Big endian:0x0 to memory:0x73acd9ce2c bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000073acd9ce2c mem-ID=0 size=1 element-size=1 type=Data data=12
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x73acd9ce2c end_addr=0x73acd9ce2c
[notice]{DataBlock::Setup} allocate memory for value:0xf7 size:0x1 Big endian:0x0 to memory:0x73acd9ce2d bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000073acd9ce2d mem-ID=0 size=1 element-size=1 type=Data data=f7
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x73acd9ce2d end_addr=0x73acd9ce2d
[notice]{DataBlock::Setup} allocate memory for value:0xde size:0x1 Big endian:0x0 to memory:0x73acd9ce2e bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000073acd9ce2e mem-ID=0 size=1 element-size=1 type=Data data=de
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x73acd9ce2e end_addr=0x73acd9ce2e
[notice]{DataBlock::Setup} allocate memory for value:0x1 size:0x1 Big endian:0x0 to memory:0x73acd9ce2f bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000073acd9ce2f mem-ID=0 size=1 element-size=1 type=Data data=01
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x73acd9ce2f end_addr=0x73acd9ce2f
[notice]{DataBlock::Setup} allocate memory for value:0xb6 size:0x1 Big endian:0x0 to memory:0x73acd9ce30 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000073acd9ce30 mem-ID=0 size=1 element-size=1 type=Data data=b6
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x73acd9ce30 end_addr=0x73acd9ce30
[notice]{DataBlock::Setup} allocate memory for value:0x59 size:0x1 Big endian:0x0 to memory:0x73acd9ce31 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000073acd9ce31 mem-ID=0 size=1 element-size=1 type=Data data=59
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x73acd9ce31 end_addr=0x73acd9ce31
[notice]{DataBlock::Setup} allocate memory for value:0x50 size:0x1 Big endian:0x0 to memory:0x73acd9ce32 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000073acd9ce32 mem-ID=0 size=1 element-size=1 type=Data data=50
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x73acd9ce32 end_addr=0x73acd9ce32
[notice]{DataBlock::Setup} allocate memory for value:0x1c size:0x1 Big endian:0x0 to memory:0x73acd9ce33 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000073acd9ce33 mem-ID=0 size=1 element-size=1 type=Data data=1c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x73acd9ce33 end_addr=0x73acd9ce33
[notice]{DataBlock::Setup} allocate memory for value:0x6f size:0x1 Big endian:0x0 to memory:0x73acd9ce34 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000073acd9ce34 mem-ID=0 size=1 element-size=1 type=Data data=6f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x73acd9ce34 end_addr=0x73acd9ce34
[notice]{DataBlock::Setup} allocate memory for value:0x75 size:0x1 Big endian:0x0 to memory:0x73acd9ce35 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000073acd9ce35 mem-ID=0 size=1 element-size=1 type=Data data=75
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x73acd9ce35 end_addr=0x73acd9ce35
[notice]{DataBlock::Setup} allocate memory for value:0x99 size:0x1 Big endian:0x0 to memory:0x73acd9ce36 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000073acd9ce36 mem-ID=0 size=1 element-size=1 type=Data data=99
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x73acd9ce36 end_addr=0x73acd9ce36
[notice]{DataBlock::Setup} allocate memory for value:0x34 size:0x1 Big endian:0x0 to memory:0x73acd9ce37 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000073acd9ce37 mem-ID=0 size=1 element-size=1 type=Data data=34
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x73acd9ce37 end_addr=0x73acd9ce37
[notice]{DataBlock::Setup} allocate memory for value:0xf7 size:0x1 Big endian:0x0 to memory:0x73acd9ce38 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000073acd9ce38 mem-ID=0 size=1 element-size=1 type=Data data=f7
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x73acd9ce38 end_addr=0x73acd9ce38
[notice]{DataBlock::Setup} allocate memory for value:0xec size:0x1 Big endian:0x0 to memory:0x73acd9ce39 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000073acd9ce39 mem-ID=0 size=1 element-size=1 type=Data data=ec
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x73acd9ce39 end_addr=0x73acd9ce39
[notice]{DataBlock::Setup} allocate memory for value:0xc7 size:0x1 Big endian:0x0 to memory:0x73acd9ce3a bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000073acd9ce3a mem-ID=0 size=1 element-size=1 type=Data data=c7
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x73acd9ce3a end_addr=0x73acd9ce3a
[notice]{DataBlock::Setup} allocate memory for value:0x3a size:0x1 Big endian:0x0 to memory:0x73acd9ce3b bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000073acd9ce3b mem-ID=0 size=1 element-size=1 type=Data data=3a
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x73acd9ce3b end_addr=0x73acd9ce3b
[notice]{DataBlock::Setup} allocate memory for value:0x73 size:0x1 Big endian:0x0 to memory:0x73acd9ce3c bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000073acd9ce3c mem-ID=0 size=1 element-size=1 type=Data data=73
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x73acd9ce3c end_addr=0x73acd9ce3c
[notice]{DataBlock::Setup} allocate memory for value:0x7a size:0x1 Big endian:0x0 to memory:0x73acd9ce3d bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000073acd9ce3d mem-ID=0 size=1 element-size=1 type=Data data=7a
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x73acd9ce3d end_addr=0x73acd9ce3d
[notice]{DataBlock::Setup} allocate memory for value:0x3a size:0x1 Big endian:0x0 to memory:0x73acd9ce3e bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000073acd9ce3e mem-ID=0 size=1 element-size=1 type=Data data=3a
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x73acd9ce3e end_addr=0x73acd9ce3e
[notice]{DataBlock::Setup} allocate memory for value:0xb8 size:0x1 Big endian:0x0 to memory:0x73acd9ce3f bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000073acd9ce3f mem-ID=0 size=1 element-size=1 type=Data data=b8
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x73acd9ce3f end_addr=0x73acd9ce3f
[notice]{DataBlock::Clear} data units are cleared!
[info]{RegisterReserver::ReserveRegister} Reserving register: v21, access: Write, reserve type: User
[info]{Generator::AddLoadRegisterAmbleRequests} register v21 should be reserved now: 1
[info]{RegisterReserver::ReserveRegister} Reserving register: x2, access: Write, reserve type: User
[info]{Generator::AddLoadRegisterAmbleRequests} register x2 should be reserved now: 1
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x73ad value 0x73ad
[info] opname=rd
[notice]Committing instruction "LUI x29, 29613" at 0x80011bb4=>[0]0x80011bb4 (0x73adeb7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011bb4 mem-ID=0 size=4 element-size=4 type=Instruction data=b7de3a07
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011bb4 end_addr=0x80011bb7
[notice]retire source stage: 19, access: 0x12, size: 1, type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x29 value 0x73ad000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011bb8
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xd9d value 0xd9d
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x29, x29, -611" at 0x80011bb8=>[0]0x80011bb8 (0xd9de8e9b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011bb8 mem-ID=0 size=4 element-size=4 type=Instruction data=9b8eded9
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011bb8 end_addr=0x80011bbb
[info]current source entropy:6, resource type: 0
[info]current dest entropy:3, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x29 value 0x73acd9d, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011bbc
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x29, x29, 0xc" at 0x80011bbc=>[0]0x80011bbc (0xce9e93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011bbc mem-ID=0 size=4 element-size=4 type=Instruction data=939ece00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011bbc end_addr=0x80011bbf
[info]current source entropy:6, resource type: 0
[info]current dest entropy:3, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x29 value 0x73acd9d000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011bc0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xe00 value 0xe00
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x29, x29, -512" at 0x80011bc0=>[0]0x80011bc0 (0xe00e8e93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011bc0 mem-ID=0 size=4 element-size=4 type=Instruction data=938e0ee0
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011bc0 end_addr=0x80011bc3
[info]current source entropy:6, resource type: 0
[info]current dest entropy:3, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x29 value 0x73acd9ce00, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011bc4
[notice]Generating: VL1RE8.V##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[debug]choice tree name: Data alignment choice name: Aligned set weight: 50
[debug]choice tree name: Data alignment choice name: Unaligned set weight: 14
[info]constraint already forced, ignore reservation check
[info] opname=vd
[info] opname=LoadStore-rs1
[notice]Operand : LoadStore-rs1 mask 0x0 value 0x0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x0=>part 1 PA [0]0x0 size=1, part 2 PA [0]0x0 size=0
[notice]Committing instruction "VL1RE8.V v21, x29" at 0x80011bc4=>[0]0x80011bc4 (0x28e8a87) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011bc4 mem-ID=0 size=4 element-size=4 type=Instruction data=878a8e02
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011bc4 end_addr=0x80011bc7
[info]current source entropy:6, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011bc8
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v21_0 value 0xdc8c76422c4090c4, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v21_1 value 0xf88ce07c282e7e7a, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v21_2 value 0x6042fe0c5d5255d6, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v21_3 value 0x96960251637a9844, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v21_4 value 0x760d8d40415ef8d0, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v21_5 value 0x1def7122d330e2e, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v21_6 value 0x3499756f1c5059b6, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v21_7 value 0xb83a7a733ac7ecf7, mask 0xffffffffffffffff
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x7aee value 0x7aee
[info] opname=rd
[notice]Committing instruction "LUI x2, 31470" at 0x80011bc8=>[0]0x80011bc8 (0x7aee137) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011bc8 mem-ID=0 size=4 element-size=4 type=Instruction data=37e1ae07
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011bc8 end_addr=0x80011bcb
[notice]retire source stage: 1e, access: 0x1f, size: 1, type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x2 value 0x7aee000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011bcc
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x5f7 value 0x5f7
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x2, x2, 1527" at 0x80011bcc=>[0]0x80011bcc (0x5f71011b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011bcc mem-ID=0 size=4 element-size=4 type=Instruction data=1b01715f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011bcc end_addr=0x80011bcf
[info]current source entropy:5, resource type: 0
[info]current dest entropy:3, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x2 value 0x7aee5f7, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011bd0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x2, x2, 0xc" at 0x80011bd0=>[0]0x80011bd0 (0xc11113) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011bd0 mem-ID=0 size=4 element-size=4 type=Instruction data=1311c100
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011bd0 end_addr=0x80011bd3
[info]current source entropy:5, resource type: 0
[info]current dest entropy:3, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x2 value 0x7aee5f7000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011bd4
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xf66 value 0xf66
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x2, x2, -154" at 0x80011bd4=>[0]0x80011bd4 (0xf6610113) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011bd4 mem-ID=0 size=4 element-size=4 type=Instruction data=130161f6
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011bd4 end_addr=0x80011bd7
[info]current source entropy:5, resource type: 0
[info]current dest entropy:3, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x2 value 0x7aee5f6f66, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011bd8
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : CommitInstruction
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7aee5f702a=>part 1 PA [0]0x7aee5f702a size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7aee5f702a=>part 1 PA [0]0x7aee5f702a size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7aee5f702a=>part 1 PA [0]0x7aee5f702a size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7aee5f702a=>part 1 PA [0]0x7aee5f702a size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007aee5f702a mem-ID=0 size=2 element-size=2 type=Data data=2e7d
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7aee5f702a end_addr=0x7aee5f702b
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7aee5f6ff6=>part 1 PA [0]0x7aee5f6ff6 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7aee5f6ff6=>part 1 PA [0]0x7aee5f6ff6 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7aee5f6ff6=>part 1 PA [0]0x7aee5f6ff6 size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x81ee
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7aee5f6ff6=>part 1 PA [0]0x7aee5f6ff6 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007aee5f6ff6 mem-ID=0 size=2 element-size=2 type=Data data=ee81
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7aee5f6ff6 end_addr=0x7aee5f6ff7
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7aee5f6fa6=>part 1 PA [0]0x7aee5f6fa6 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7aee5f6fa6=>part 1 PA [0]0x7aee5f6fa6 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7aee5f6fa6=>part 1 PA [0]0x7aee5f6fa6 size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x8846
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7aee5f6fa6=>part 1 PA [0]0x7aee5f6fa6 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007aee5f6fa6 mem-ID=0 size=2 element-size=2 type=Data data=4688
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7aee5f6fa6 end_addr=0x7aee5f6fa7
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7aee5f6f92=>part 1 PA [0]0x7aee5f6f92 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7aee5f6f92=>part 1 PA [0]0x7aee5f6f92 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7aee5f6f92=>part 1 PA [0]0x7aee5f6f92 size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x8fe8
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7aee5f6f92=>part 1 PA [0]0x7aee5f6f92 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007aee5f6f92 mem-ID=0 size=2 element-size=2 type=Data data=e88f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7aee5f6f92 end_addr=0x7aee5f6f93
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7aee5f6fa8=>part 1 PA [0]0x7aee5f6fa8 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7aee5f6fa8=>part 1 PA [0]0x7aee5f6fa8 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7aee5f6fa8=>part 1 PA [0]0x7aee5f6fa8 size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x56c0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7aee5f6fa8=>part 1 PA [0]0x7aee5f6fa8 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007aee5f6fa8 mem-ID=0 size=2 element-size=2 type=Data data=c056
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7aee5f6fa8 end_addr=0x7aee5f6fa9
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7aee5f6fdc=>part 1 PA [0]0x7aee5f6fdc size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7aee5f6fdc=>part 1 PA [0]0x7aee5f6fdc size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7aee5f6fdc=>part 1 PA [0]0x7aee5f6fdc size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7aee5f6fdc=>part 1 PA [0]0x7aee5f6fdc size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007aee5f6fdc mem-ID=0 size=2 element-size=2 type=Data data=9cb5
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7aee5f6fdc end_addr=0x7aee5f6fdd
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7aee5f6ff2=>part 1 PA [0]0x7aee5f6ff2 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7aee5f6ff2=>part 1 PA [0]0x7aee5f6ff2 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7aee5f6ff2=>part 1 PA [0]0x7aee5f6ff2 size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x2796
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7aee5f6ff2=>part 1 PA [0]0x7aee5f6ff2 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007aee5f6ff2 mem-ID=0 size=2 element-size=2 type=Data data=9627
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7aee5f6ff2 end_addr=0x7aee5f6ff3
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7aee5f7042=>part 1 PA [0]0x7aee5f7042 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7aee5f7042=>part 1 PA [0]0x7aee5f7042 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7aee5f7042=>part 1 PA [0]0x7aee5f7042 size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x75c8
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7aee5f7042=>part 1 PA [0]0x7aee5f7042 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007aee5f7042 mem-ID=0 size=2 element-size=2 type=Data data=c875
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7aee5f7042 end_addr=0x7aee5f7043
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7aee5f6fe0=>part 1 PA [0]0x7aee5f6fe0 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7aee5f6fe0=>part 1 PA [0]0x7aee5f6fe0 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7aee5f6fe0=>part 1 PA [0]0x7aee5f6fe0 size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0xd1c2
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7aee5f6fe0=>part 1 PA [0]0x7aee5f6fe0 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007aee5f6fe0 mem-ID=0 size=2 element-size=2 type=Data data=c2d1
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7aee5f6fe0 end_addr=0x7aee5f6fe1
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7aee5f6fe4=>part 1 PA [0]0x7aee5f6fe4 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7aee5f6fe4=>part 1 PA [0]0x7aee5f6fe4 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7aee5f6fe4=>part 1 PA [0]0x7aee5f6fe4 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7aee5f6fe4=>part 1 PA [0]0x7aee5f6fe4 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007aee5f6fe4 mem-ID=0 size=2 element-size=2 type=Data data=c0fd
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7aee5f6fe4 end_addr=0x7aee5f6fe5
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7aee5f6f94=>part 1 PA [0]0x7aee5f6f94 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7aee5f6f94=>part 1 PA [0]0x7aee5f6f94 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7aee5f6f94=>part 1 PA [0]0x7aee5f6f94 size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0xca5c
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7aee5f6f94=>part 1 PA [0]0x7aee5f6f94 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007aee5f6f94 mem-ID=0 size=2 element-size=2 type=Data data=5cca
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7aee5f6f94 end_addr=0x7aee5f6f95
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7aee5f6f8e=>part 1 PA [0]0x7aee5f6f8e size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7aee5f6f8e=>part 1 PA [0]0x7aee5f6f8e size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7aee5f6f8e=>part 1 PA [0]0x7aee5f6f8e size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x33ce
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7aee5f6f8e=>part 1 PA [0]0x7aee5f6f8e size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007aee5f6f8e mem-ID=0 size=2 element-size=2 type=Data data=ce33
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7aee5f6f8e end_addr=0x7aee5f6f8f
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7aee5f6fe2=>part 1 PA [0]0x7aee5f6fe2 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7aee5f6fe2=>part 1 PA [0]0x7aee5f6fe2 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7aee5f6fe2=>part 1 PA [0]0x7aee5f6fe2 size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0xed52
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7aee5f6fe2=>part 1 PA [0]0x7aee5f6fe2 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007aee5f6fe2 mem-ID=0 size=2 element-size=2 type=Data data=52ed
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7aee5f6fe2 end_addr=0x7aee5f6fe3
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7aee5f7046=>part 1 PA [0]0x7aee5f7046 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7aee5f7046=>part 1 PA [0]0x7aee5f7046 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7aee5f7046=>part 1 PA [0]0x7aee5f7046 size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x5c32
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7aee5f7046=>part 1 PA [0]0x7aee5f7046 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007aee5f7046 mem-ID=0 size=2 element-size=2 type=Data data=325c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7aee5f7046 end_addr=0x7aee5f7047
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7aee5f6ff2=>part 1 PA [0]0x7aee5f6ff2 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7aee5f705e=>part 1 PA [0]0x7aee5f705e size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7aee5f705e=>part 1 PA [0]0x7aee5f705e size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7aee5f705e=>part 1 PA [0]0x7aee5f705e size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x2072
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7aee5f705e=>part 1 PA [0]0x7aee5f705e size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007aee5f705e mem-ID=0 size=2 element-size=2 type=Data data=7220
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7aee5f705e end_addr=0x7aee5f705f
[notice]Committing instruction "VLOXEI8.V v14, x2, v21, Vector result" at 0x80011bd8=>[0]0x80011bd8 (0xd510707) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011bd8 mem-ID=0 size=4 element-size=4 type=Instruction data=0707510d
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011bd8 end_addr=0x80011bdb
[info]current source entropy:5, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011bdc
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v14_0 value 0xde6388469363c7ad, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v14_1 value 0xd5652796d5831973, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v14_2 value 0x33ceca5cfdc02851, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v14_3 value 0xc2512796eff3ee29, mask 0xffffffffffffffff
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : RegisterReservation
[info]{RegisterReserver::UnreserveRegister} Unreserve register: v21, access: Write, reserve type: User
[info]{GenSequenceAgent::RegisterReservation} register reservation do? 0 reg v21 attrs Write is reserved? 0
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : RegisterReservation
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x2, access: Write, reserve type: User
[info]{GenSequenceAgent::RegisterReservation} register reservation do? 0 reg x2 attrs Write is reserved? 0
[notice]GenQueryAgent::HandleQuery : InstructionRecord
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 3
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 8
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]Generating: VSOXEI64.V##RISCV
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[debug]choice tree name: Data alignment choice name: Aligned set weight: 50
[debug]choice tree name: Data alignment choice name: Unaligned set weight: 14
[info] opname=vs3
[info]Operand vs3 No Dependency constraint
[info] opname=vm
[info] opname=LoadStore-rs1-vs2
[notice]Operand : LoadStore-rs1-vs2 mask 0x0 value 0x0
[info]Operand rs1 No Dependency constraint
[info]Operand vs2 No Dependency constraint
[notice]{VectorIndexedLoadStoreOperand::GenerateWithPreamble} generated target address 0x32c7b94c40 alignment 2 data size 2 base value 0x7fee393fefc477a4
[info]{AddressingOperand::Generate} generated with preamble
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} preventing all data page faults.
[notice]{DataBlock::Setup} generate data block start address...0x6295274940 with size:64 and align:64
[notice]{DataBlock::Setup} allocate memory for value:0x8011c6f2d7f4d49c size:0x8 Big endian:0x0 to memory:0x6295274940 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000006295274940 mem-ID=0 size=8 element-size=8 type=Data data=9cd4f4d7f2c61180
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6295274940 end_addr=0x6295274947
[notice]{DataBlock::Setup} allocate memory for value:0x8011c6ca75701228 size:0x8 Big endian:0x0 to memory:0x6295274948 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000006295274948 mem-ID=0 size=8 element-size=8 type=Data data=28127075cac61180
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6295274948 end_addr=0x629527494f
[notice]{DataBlock::Setup} allocate memory for value:0x8011c6da7bbc7604 size:0x8 Big endian:0x0 to memory:0x6295274950 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000006295274950 mem-ID=0 size=8 element-size=8 type=Data data=0476bc7bdac61180
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6295274950 end_addr=0x6295274957
[notice]{DataBlock::Setup} allocate memory for value:0x8011c6f23f3eb75a size:0x8 Big endian:0x0 to memory:0x6295274958 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000006295274958 mem-ID=0 size=8 element-size=8 type=Data data=5ab73e3ff2c61180
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6295274958 end_addr=0x629527495f
[notice]{DataBlock::Setup} allocate memory for value:0x8011c739e303bd5e size:0x8 Big endian:0x0 to memory:0x6295274960 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000006295274960 mem-ID=0 size=8 element-size=8 type=Data data=5ebd03e339c71180
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6295274960 end_addr=0x6295274967
[notice]{DataBlock::Setup} allocate memory for value:0x8011c6eab856b90e size:0x8 Big endian:0x0 to memory:0x6295274968 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000006295274968 mem-ID=0 size=8 element-size=8 type=Data data=0eb956b8eac61180
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6295274968 end_addr=0x629527496f
[notice]{DataBlock::Setup} allocate memory for value:0x8011c7245b357fce size:0x8 Big endian:0x0 to memory:0x6295274970 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000006295274970 mem-ID=0 size=8 element-size=8 type=Data data=ce7f355b24c71180
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6295274970 end_addr=0x6295274977
[notice]{DataBlock::Setup} allocate memory for value:0x8011c6e5418d2c54 size:0x8 Big endian:0x0 to memory:0x6295274978 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000006295274978 mem-ID=0 size=8 element-size=8 type=Data data=542c8d41e5c61180
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6295274978 end_addr=0x629527497f
[notice]{DataBlock::Clear} data units are cleared!
[info]{RegisterReserver::ReserveRegister} Reserving register: v14, access: Write, reserve type: User
[info]{Generator::AddLoadRegisterAmbleRequests} register v14 should be reserved now: 1
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} preventing all data page faults.
[notice]{DataBlock::Setup} generate data block start address...0x241d950380 with size:64 and align:64
[notice]{DataBlock::Setup} allocate memory for value:0x8011c71ea29272ec size:0x8 Big endian:0x0 to memory:0x241d950380 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000241d950380 mem-ID=0 size=8 element-size=8 type=Data data=ec7292a21ec71180
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x241d950380 end_addr=0x241d950387
[notice]{DataBlock::Setup} allocate memory for value:0x8011c6c072305c66 size:0x8 Big endian:0x0 to memory:0x241d950388 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000241d950388 mem-ID=0 size=8 element-size=8 type=Data data=665c3072c0c61180
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x241d950388 end_addr=0x241d95038f
[notice]{DataBlock::Setup} allocate memory for value:0x8011c6de547e6e6a size:0x8 Big endian:0x0 to memory:0x241d950390 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000241d950390 mem-ID=0 size=8 element-size=8 type=Data data=6a6e7e54dec61180
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x241d950390 end_addr=0x241d950397
[notice]{DataBlock::Setup} allocate memory for value:0x8011c72d156aa0f2 size:0x8 Big endian:0x0 to memory:0x241d950398 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000241d950398 mem-ID=0 size=8 element-size=8 type=Data data=f2a06a152dc71180
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x241d950398 end_addr=0x241d95039f
[notice]{DataBlock::Setup} allocate memory for value:0x8011c6e2dae91406 size:0x8 Big endian:0x0 to memory:0x241d9503a0 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000241d9503a0 mem-ID=0 size=8 element-size=8 type=Data data=0614e9dae2c61180
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x241d9503a0 end_addr=0x241d9503a7
[notice]{DataBlock::Setup} allocate memory for value:0x8011c71cd3e74478 size:0x8 Big endian:0x0 to memory:0x241d9503a8 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000241d9503a8 mem-ID=0 size=8 element-size=8 type=Data data=7844e7d31cc71180
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x241d9503a8 end_addr=0x241d9503af
[notice]{DataBlock::Setup} allocate memory for value:0x8011c6f575233772 size:0x8 Big endian:0x0 to memory:0x241d9503b0 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000241d9503b0 mem-ID=0 size=8 element-size=8 type=Data data=72372375f5c61180
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x241d9503b0 end_addr=0x241d9503b7
[notice]{DataBlock::Setup} allocate memory for value:0x8011c72e1b3e216a size:0x8 Big endian:0x0 to memory:0x241d9503b8 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000241d9503b8 mem-ID=0 size=8 element-size=8 type=Data data=6a213e1b2ec71180
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x241d9503b8 end_addr=0x241d9503bf
[notice]{DataBlock::Clear} data units are cleared!
[info]{RegisterReserver::ReserveRegister} Reserving register: v15, access: Write, reserve type: User
[info]{Generator::AddLoadRegisterAmbleRequests} register v15 should be reserved now: 1
[info]{RegisterReserver::ReserveRegister} Reserving register: x22, access: Write, reserve type: User
[info]{Generator::AddLoadRegisterAmbleRequests} register x22 should be reserved now: 1
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x6295 value 0x6295
[info] opname=rd
[notice]Committing instruction "LUI x31, 25237" at 0x80011bdc=>[0]0x80011bdc (0x6295fb7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011bdc mem-ID=0 size=4 element-size=4 type=Instruction data=b75f2906
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011bdc end_addr=0x80011bdf
[notice]retire source stage: 3, access: 0x1a, size: 1, type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x31 value 0x6295000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011be0
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x275 value 0x275
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x31, x31, 629" at 0x80011be0=>[0]0x80011be0 (0x275f8f9b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011be0 mem-ID=0 size=4 element-size=4 type=Instruction data=9b8f5f27
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011be0 end_addr=0x80011be3
[info]current source entropy:5, resource type: 0
[info]current dest entropy:3, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x31 value 0x6295275, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011be4
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x31, x31, 0xc" at 0x80011be4=>[0]0x80011be4 (0xcf9f93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011be4 mem-ID=0 size=4 element-size=4 type=Instruction data=939fcf00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011be4 end_addr=0x80011be7
[info]current source entropy:5, resource type: 0
[info]current dest entropy:3, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x31 value 0x6295275000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011be8
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x940 value 0x940
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x31, x31, -1728" at 0x80011be8=>[0]0x80011be8 (0x940f8f93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011be8 mem-ID=0 size=4 element-size=4 type=Instruction data=938f0f94
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011be8 end_addr=0x80011beb
[info]current source entropy:5, resource type: 0
[info]current dest entropy:3, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x31 value 0x6295274940, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011bec
[notice]Generating: VL1RE8.V##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[debug]choice tree name: Data alignment choice name: Aligned set weight: 50
[debug]choice tree name: Data alignment choice name: Unaligned set weight: 14
[info]constraint already forced, ignore reservation check
[info] opname=vd
[info] opname=LoadStore-rs1
[notice]Operand : LoadStore-rs1 mask 0x0 value 0x0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x0=>part 1 PA [0]0x0 size=1, part 2 PA [0]0x0 size=0
[notice]Committing instruction "VL1RE8.V v14, x31" at 0x80011bec=>[0]0x80011bec (0x28f8707) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011bec mem-ID=0 size=4 element-size=4 type=Instruction data=07878f02
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011bec end_addr=0x80011bef
[info]current source entropy:5, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011bf0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v14_0 value 0x8011c6f2d7f4d49c, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v14_1 value 0x8011c6ca75701228, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v14_2 value 0x8011c6da7bbc7604, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v14_3 value 0x8011c6f23f3eb75a, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v14_4 value 0x8011c739e303bd5e, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v14_5 value 0x8011c6eab856b90e, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v14_6 value 0x8011c7245b357fce, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v14_7 value 0x8011c6e5418d2c54, mask 0xffffffffffffffff
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x242 value 0x242
[info] opname=rd
[notice]Committing instruction "LUI x28, 578" at 0x80011bf0=>[0]0x80011bf0 (0x242e37) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011bf0 mem-ID=0 size=4 element-size=4 type=Instruction data=372e2400
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011bf0 end_addr=0x80011bf3
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x28 value 0x242000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011bf4
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xd95 value 0xd95
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x28, x28, -619" at 0x80011bf4=>[0]0x80011bf4 (0xd95e0e1b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011bf4 mem-ID=0 size=4 element-size=4 type=Instruction data=1b0e5ed9
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011bf4 end_addr=0x80011bf7
[info]current source entropy:6, resource type: 0
[info]current dest entropy:3, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x28 value 0x241d95, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011bf8
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0x10 value 0x10
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x28, x28, 0x10" at 0x80011bf8=>[0]0x80011bf8 (0x10e1e13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011bf8 mem-ID=0 size=4 element-size=4 type=Instruction data=131e0e01
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011bf8 end_addr=0x80011bfb
[info]current source entropy:6, resource type: 0
[info]current dest entropy:3, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x28 value 0x241d950000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011bfc
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x380 value 0x380
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x28, x28, 896" at 0x80011bfc=>[0]0x80011bfc (0x380e0e13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011bfc mem-ID=0 size=4 element-size=4 type=Instruction data=130e0e38
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011bfc end_addr=0x80011bff
[info]current source entropy:6, resource type: 0
[info]current dest entropy:3, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x28 value 0x241d950380, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011c00
[notice]Generating: VL1RE8.V##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[debug]choice tree name: Data alignment choice name: Aligned set weight: 50
[debug]choice tree name: Data alignment choice name: Unaligned set weight: 14
[info]constraint already forced, ignore reservation check
[info] opname=vd
[info] opname=LoadStore-rs1
[notice]Operand : LoadStore-rs1 mask 0x0 value 0x0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x0=>part 1 PA [0]0x0 size=1, part 2 PA [0]0x0 size=0
[notice]Committing instruction "VL1RE8.V v15, x28" at 0x80011c00=>[0]0x80011c00 (0x28e0787) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011c00 mem-ID=0 size=4 element-size=4 type=Instruction data=87078e02
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011c00 end_addr=0x80011c03
[notice]retire source stage: c, access: 0x17, size: 1, type: 0
[info]current source entropy:5, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011c04
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v15_0 value 0x8011c71ea29272ec, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v15_1 value 0x8011c6c072305c66, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v15_2 value 0x8011c6de547e6e6a, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v15_3 value 0x8011c72d156aa0f2, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v15_4 value 0x8011c6e2dae91406, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v15_5 value 0x8011c71cd3e74478, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v15_6 value 0x8011c6f575233772, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v15_7 value 0x8011c72e1b3e216a, mask 0xffffffffffffffff
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x7ff value 0x7ff
[info] opname=rd
[notice]Committing instruction "LUI x22, 2047" at 0x80011c04=>[0]0x80011c04 (0x7ffb37) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011c04 mem-ID=0 size=4 element-size=4 type=Instruction data=37fb7f00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011c04 end_addr=0x80011c07
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x22 value 0x7ff000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011c08
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xe39 value 0xe39
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x22, x22, -455" at 0x80011c08=>[0]0x80011c08 (0xe39b0b1b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011c08 mem-ID=0 size=4 element-size=4 type=Instruction data=1b0b9be3
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011c08 end_addr=0x80011c0b
[info]current source entropy:6, resource type: 0
[info]current dest entropy:3, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x22 value 0x7fee39, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011c0c
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x22, x22, 0xc" at 0x80011c0c=>[0]0x80011c0c (0xcb1b13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011c0c mem-ID=0 size=4 element-size=4 type=Instruction data=131bcb00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011c0c end_addr=0x80011c0f
[info]current source entropy:6, resource type: 0
[info]current dest entropy:3, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x22 value 0x7fee39000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011c10
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x3ff value 0x3ff
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x22, x22, 1023" at 0x80011c10=>[0]0x80011c10 (0x3ffb0b13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011c10 mem-ID=0 size=4 element-size=4 type=Instruction data=130bfb3f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011c10 end_addr=0x80011c13
[info]current source entropy:6, resource type: 0
[info]current dest entropy:3, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x22 value 0x7fee393ff, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011c14
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0x10 value 0x10
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x22, x22, 0x10" at 0x80011c14=>[0]0x80011c14 (0x10b1b13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011c14 mem-ID=0 size=4 element-size=4 type=Instruction data=131b0b01
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011c14 end_addr=0x80011c17
[notice]retire source stage: 11, access: 0x19, size: 1, type: 0
[info]current source entropy:5, resource type: 0
[info]current dest entropy:3, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x22 value 0x7fee393ff0000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011c18
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xc47 value 0xc47
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x22, x22, -953" at 0x80011c18=>[0]0x80011c18 (0xc47b0b13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011c18 mem-ID=0 size=4 element-size=4 type=Instruction data=130b7bc4
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011c18 end_addr=0x80011c1b
[info]current source entropy:5, resource type: 0
[info]current dest entropy:3, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x22 value 0x7fee393fefc47, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011c1c
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x22, x22, 0xc" at 0x80011c1c=>[0]0x80011c1c (0xcb1b13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011c1c mem-ID=0 size=4 element-size=4 type=Instruction data=131bcb00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011c1c end_addr=0x80011c1f
[info]current source entropy:5, resource type: 0
[info]current dest entropy:3, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x22 value 0x7fee393fefc47000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011c20
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x7a4 value 0x7a4
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x22, x22, 1956" at 0x80011c20=>[0]0x80011c20 (0x7a4b0b13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011c20 mem-ID=0 size=4 element-size=4 type=Instruction data=130b4b7a
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011c20 end_addr=0x80011c23
[info]current source entropy:5, resource type: 0
[info]current dest entropy:3, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x22 value 0x7fee393fefc477a4, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011c24
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : CommitInstruction
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x32c7b94c40=>part 1 PA [0]0x32c7b94c40 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x32c7b94c40=>part 1 PA [0]0x32c7b94c40 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x32c7b94c40=>part 1 PA [0]0x32c7b94c40 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x32c7b94c40=>part 1 PA [0]0x32c7b94c40 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000032c7b94c40 mem-ID=0 size=2 element-size=2 type=Data data=8cee
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x32c7b94c40 end_addr=0x32c7b94c41
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0xa653489cc=>part 1 PA [0]0xa653489cc size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0xa653489cc=>part 1 PA [0]0xa653489cc size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0xa653489cc=>part 1 PA [0]0xa653489cc size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0xa653489cc=>part 1 PA [0]0xa653489cc size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000000a653489cc mem-ID=0 size=2 element-size=2 type=Data data=3a62
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0xa653489cc end_addr=0xa653489cd
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1a6b80eda8=>part 1 PA [0]0x1a6b80eda8 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1a6b80eda8=>part 1 PA [0]0x1a6b80eda8 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1a6b80eda8=>part 1 PA [0]0x1a6b80eda8 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1a6b80eda8=>part 1 PA [0]0x1a6b80eda8 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001a6b80eda8 mem-ID=0 size=2 element-size=2 type=Data data=f7ef
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1a6b80eda8 end_addr=0x1a6b80eda9
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x322f032efe=>part 1 PA [0]0x322f032efe size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x322f032efe=>part 1 PA [0]0x322f032efe size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x322f032efe=>part 1 PA [0]0x322f032efe size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x322f032efe=>part 1 PA [0]0x322f032efe size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000322f032efe mem-ID=0 size=2 element-size=2 type=Data data=5f05
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x322f032efe end_addr=0x322f032eff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x79d2c83502=>part 1 PA [0]0x79d2c83502 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x79d2c83502=>part 1 PA [0]0x79d2c83502 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x79d2c83502=>part 1 PA [0]0x79d2c83502 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x79d2c83502=>part 1 PA [0]0x79d2c83502 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000079d2c83502 mem-ID=0 size=2 element-size=2 type=Data data=a060
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x79d2c83502 end_addr=0x79d2c83503
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2aa81b30b2=>part 1 PA [0]0x2aa81b30b2 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2aa81b30b2=>part 1 PA [0]0x2aa81b30b2 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2aa81b30b2=>part 1 PA [0]0x2aa81b30b2 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2aa81b30b2=>part 1 PA [0]0x2aa81b30b2 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000002aa81b30b2 mem-ID=0 size=2 element-size=2 type=Data data=38c2
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2aa81b30b2 end_addr=0x2aa81b30b3
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x644af9f772=>part 1 PA [0]0x644af9f772 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x644af9f772=>part 1 PA [0]0x644af9f772 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x644af9f772=>part 1 PA [0]0x644af9f772 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x644af9f772=>part 1 PA [0]0x644af9f772 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000644af9f772 mem-ID=0 size=2 element-size=2 type=Data data=aa4f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x644af9f772 end_addr=0x644af9f773
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x253151a3f8=>part 1 PA [0]0x253151a3f8 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x253151a3f8=>part 1 PA [0]0x253151a3f8 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x253151a3f8=>part 1 PA [0]0x253151a3f8 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x253151a3f8=>part 1 PA [0]0x253151a3f8 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000253151a3f8 mem-ID=0 size=2 element-size=2 type=Data data=a7ba
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x253151a3f8 end_addr=0x253151a3f9
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5e9256ea90=>part 1 PA [0]0x5e9256ea90 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5e9256ea90=>part 1 PA [0]0x5e9256ea90 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5e9256ea90=>part 1 PA [0]0x5e9256ea90 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5e9256ea90=>part 1 PA [0]0x5e9256ea90 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000005e9256ea90 mem-ID=0 size=2 element-size=2 type=Data data=f3ce
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5e9256ea90 end_addr=0x5e9256ea91
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x61f4d40a=>part 1 PA [0]0x61f4d40a size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x61f4d40a=>part 1 PA [0]0x61f4d40a size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x61f4d40a=>part 1 PA [0]0x61f4d40a size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x61f4d40a=>part 1 PA [0]0x61f4d40a size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000000061f4d40a mem-ID=0 size=2 element-size=2 type=Data data=c83f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x61f4d40a end_addr=0x61f4d40b
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1e4442e60e=>part 1 PA [0]0x1e4442e60e size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1e4442e60e=>part 1 PA [0]0x1e4442e60e size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1e4442e60e=>part 1 PA [0]0x1e4442e60e size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1e4442e60e=>part 1 PA [0]0x1e4442e60e size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001e4442e60e mem-ID=0 size=2 element-size=2 type=Data data=1c0a
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1e4442e60e end_addr=0x1e4442e60f
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6d052f1896=>part 1 PA [0]0x6d052f1896 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6d052f1896=>part 1 PA [0]0x6d052f1896 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6d052f1896=>part 1 PA [0]0x6d052f1896 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6d052f1896=>part 1 PA [0]0x6d052f1896 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000006d052f1896 mem-ID=0 size=2 element-size=2 type=Data data=052d
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6d052f1896 end_addr=0x6d052f1897
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x22caad8baa=>part 1 PA [0]0x22caad8baa size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x22caad8baa=>part 1 PA [0]0x22caad8baa size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x22caad8baa=>part 1 PA [0]0x22caad8baa size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x22caad8baa=>part 1 PA [0]0x22caad8baa size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000022caad8baa mem-ID=0 size=2 element-size=2 type=Data data=4cfc
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x22caad8baa end_addr=0x22caad8bab
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5cc3abbc1c=>part 1 PA [0]0x5cc3abbc1c size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5cc3abbc1c=>part 1 PA [0]0x5cc3abbc1c size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5cc3abbc1c=>part 1 PA [0]0x5cc3abbc1c size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5cc3abbc1c=>part 1 PA [0]0x5cc3abbc1c size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000005cc3abbc1c mem-ID=0 size=2 element-size=2 type=Data data=50a6
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5cc3abbc1c end_addr=0x5cc3abbc1d
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3564e7af16=>part 1 PA [0]0x3564e7af16 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3564e7af16=>part 1 PA [0]0x3564e7af16 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3564e7af16=>part 1 PA [0]0x3564e7af16 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3564e7af16=>part 1 PA [0]0x3564e7af16 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000003564e7af16 mem-ID=0 size=2 element-size=2 type=Data data=1e4b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3564e7af16 end_addr=0x3564e7af17
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6e0b02990e=>part 1 PA [0]0x6e0b02990e size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6e0b02990e=>part 1 PA [0]0x6e0b02990e size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6e0b02990e=>part 1 PA [0]0x6e0b02990e size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6e0b02990e=>part 1 PA [0]0x6e0b02990e size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000006e0b02990e mem-ID=0 size=2 element-size=2 type=Data data=4843
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6e0b02990e end_addr=0x6e0b02990f
[notice]Committing instruction "VSOXEI64.V v30, x22, v14, Unmasked" at 0x80011c24=>[0]0x80011c24 (0xeeb7f27) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011c24 mem-ID=0 size=4 element-size=4 type=Instruction data=277feb0e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011c24 end_addr=0x80011c27
[info]current source entropy:5, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011c28
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x32c7b94c40
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0xa653489cc
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x1a6b80eda8
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x322f032efe
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x79d2c83502
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x2aa81b30b2
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x644af9f772
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x253151a3f8
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x5e9256ea90
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x61f4d40a
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x1e4442e60e
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x6d052f1896
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x22caad8baa
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x5cc3abbc1c
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x3564e7af16
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x6e0b02990e
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : RegisterReservation
[info]{RegisterReserver::UnreserveRegister} Unreserve register: v14, access: Write, reserve type: User
[info]{GenSequenceAgent::RegisterReservation} register reservation do? 0 reg v14 attrs Write is reserved? 0
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : RegisterReservation
[info]{RegisterReserver::UnreserveRegister} Unreserve register: v15, access: Write, reserve type: User
[info]{GenSequenceAgent::RegisterReservation} register reservation do? 0 reg v15 attrs Write is reserved? 0
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : RegisterReservation
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x22, access: Write, reserve type: User
[info]{GenSequenceAgent::RegisterReservation} register reservation do? 0 reg x22 attrs Write is reserved? 0
[notice]GenQueryAgent::HandleQuery : InstructionRecord
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 3
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 8
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]Generating: VSOXEI32.V##RISCV
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[debug]choice tree name: Data alignment choice name: Aligned set weight: 50
[debug]choice tree name: Data alignment choice name: Unaligned set weight: 14
[info] opname=vs3
[info]Operand vs3 No Dependency constraint
[info] opname=vm
[info] opname=LoadStore-rs1-vs2
[notice]Operand : LoadStore-rs1-vs2 mask 0x0 value 0x0
[info]Operand rs1 No Dependency constraint
[info]Operand vs2 No Dependency constraint
[notice]{VectorIndexedLoadStoreOperand::GenerateWithPreamble} generated target address 0x2422e73df3 alignment 1 data size 2 base value 0x23321d3d44
[info]{AddressingOperand::Generate} generated with preamble
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} preventing all data page faults.
[notice]{DataBlock::Setup} generate data block start address...0xe1249a640 with size:64 and align:64
[notice]{DataBlock::Setup} allocate memory for value:0xf0ca00af size:0x4 Big endian:0x0 to memory:0xe1249a640 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000000e1249a640 mem-ID=0 size=4 element-size=4 type=Data data=af00caf0
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0xe1249a640 end_addr=0xe1249a643
[notice]{DataBlock::Setup} allocate memory for value:0xe1293714 size:0x4 Big endian:0x0 to memory:0xe1249a644 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000000e1249a644 mem-ID=0 size=4 element-size=4 type=Data data=143729e1
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0xe1249a644 end_addr=0xe1249a647
[notice]{DataBlock::Setup} allocate memory for value:0xf997c22 size:0x4 Big endian:0x0 to memory:0xe1249a648 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000000e1249a648 mem-ID=0 size=4 element-size=4 type=Data data=227c990f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0xe1249a648 end_addr=0xe1249a64b
[notice]{DataBlock::Setup} allocate memory for value:0x6c43f162 size:0x4 Big endian:0x0 to memory:0xe1249a64c bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000000e1249a64c mem-ID=0 size=4 element-size=4 type=Data data=62f1436c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0xe1249a64c end_addr=0xe1249a64f
[notice]{DataBlock::Setup} allocate memory for value:0xf149a5e9 size:0x4 Big endian:0x0 to memory:0xe1249a650 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000000e1249a650 mem-ID=0 size=4 element-size=4 type=Data data=e9a549f1
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0xe1249a650 end_addr=0xe1249a653
[notice]{DataBlock::Setup} allocate memory for value:0xc41596d1 size:0x4 Big endian:0x0 to memory:0xe1249a654 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000000e1249a654 mem-ID=0 size=4 element-size=4 type=Data data=d19615c4
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0xe1249a654 end_addr=0xe1249a657
[notice]{DataBlock::Setup} allocate memory for value:0xe4a1df2b size:0x4 Big endian:0x0 to memory:0xe1249a658 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000000e1249a658 mem-ID=0 size=4 element-size=4 type=Data data=2bdfa1e4
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0xe1249a658 end_addr=0xe1249a65b
[notice]{DataBlock::Setup} allocate memory for value:0x27ee3ad5 size:0x4 Big endian:0x0 to memory:0xe1249a65c bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000000e1249a65c mem-ID=0 size=4 element-size=4 type=Data data=d53aee27
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0xe1249a65c end_addr=0xe1249a65f
[notice]{DataBlock::Setup} allocate memory for value:0xa7e105dd size:0x4 Big endian:0x0 to memory:0xe1249a660 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000000e1249a660 mem-ID=0 size=4 element-size=4 type=Data data=dd05e1a7
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0xe1249a660 end_addr=0xe1249a663
[notice]{DataBlock::Setup} allocate memory for value:0xee8638a0 size:0x4 Big endian:0x0 to memory:0xe1249a664 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000000e1249a664 mem-ID=0 size=4 element-size=4 type=Data data=a03886ee
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0xe1249a664 end_addr=0xe1249a667
[notice]{DataBlock::Setup} allocate memory for value:0x3b6e0d40 size:0x4 Big endian:0x0 to memory:0xe1249a668 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000000e1249a668 mem-ID=0 size=4 element-size=4 type=Data data=400d6e3b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0xe1249a668 end_addr=0xe1249a66b
[notice]{DataBlock::Setup} allocate memory for value:0x310f694a size:0x4 Big endian:0x0 to memory:0xe1249a66c bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000000e1249a66c mem-ID=0 size=4 element-size=4 type=Data data=4a690f31
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0xe1249a66c end_addr=0xe1249a66f
[notice]{DataBlock::Setup} allocate memory for value:0xff50c228 size:0x4 Big endian:0x0 to memory:0xe1249a670 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000000e1249a670 mem-ID=0 size=4 element-size=4 type=Data data=28c250ff
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0xe1249a670 end_addr=0xe1249a673
[notice]{DataBlock::Setup} allocate memory for value:0xfeb63aed size:0x4 Big endian:0x0 to memory:0xe1249a674 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000000e1249a674 mem-ID=0 size=4 element-size=4 type=Data data=ed3ab6fe
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0xe1249a674 end_addr=0xe1249a677
[notice]{DataBlock::Setup} allocate memory for value:0xcf0f772f size:0x4 Big endian:0x0 to memory:0xe1249a678 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000000e1249a678 mem-ID=0 size=4 element-size=4 type=Data data=2f770fcf
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0xe1249a678 end_addr=0xe1249a67b
[notice]{DataBlock::Setup} allocate memory for value:0x2f5dc8f7 size:0x4 Big endian:0x0 to memory:0xe1249a67c bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000000e1249a67c mem-ID=0 size=4 element-size=4 type=Data data=f7c85d2f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0xe1249a67c end_addr=0xe1249a67f
[notice]{DataBlock::Clear} data units are cleared!
[info]{RegisterReserver::ReserveRegister} Reserving register: v4, access: Write, reserve type: User
[info]{Generator::AddLoadRegisterAmbleRequests} register v4 should be reserved now: 1
[info]{RegisterReserver::ReserveRegister} Reserving register: x4, access: Write, reserve type: User
[info]{Generator::AddLoadRegisterAmbleRequests} register x4 should be reserved now: 1
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x709 value 0x709
[info] opname=rd
[notice]Committing instruction "LUI x18, 1801" at 0x80011c28=>[0]0x80011c28 (0x709937) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011c28 mem-ID=0 size=4 element-size=4 type=Instruction data=37997000
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011c28 end_addr=0x80011c2b
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x18 value 0x709000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011c2c
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x24d value 0x24d
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x18, x18, 589" at 0x80011c2c=>[0]0x80011c2c (0x24d9091b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011c2c mem-ID=0 size=4 element-size=4 type=Instruction data=1b09d924
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011c2c end_addr=0x80011c2f
[info]current source entropy:6, resource type: 0
[info]current dest entropy:3, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x18 value 0x70924d, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011c30
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xd value 0xd
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x18, x18, 0xd" at 0x80011c30=>[0]0x80011c30 (0xd91913) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011c30 mem-ID=0 size=4 element-size=4 type=Instruction data=1319d900
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011c30 end_addr=0x80011c33
[notice]retire dest stage: 18, access: 0x0, size: 1, type: 0
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x18 value 0xe1249a000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011c34
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x640 value 0x640
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x18, x18, 1600" at 0x80011c34=>[0]0x80011c34 (0x64090913) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011c34 mem-ID=0 size=4 element-size=4 type=Instruction data=13090964
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011c34 end_addr=0x80011c37
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x18 value 0xe1249a640, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011c38
[notice]Generating: VL1RE8.V##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[debug]choice tree name: Data alignment choice name: Aligned set weight: 50
[debug]choice tree name: Data alignment choice name: Unaligned set weight: 14
[info]constraint already forced, ignore reservation check
[info] opname=vd
[info] opname=LoadStore-rs1
[notice]Operand : LoadStore-rs1 mask 0x0 value 0x0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x0=>part 1 PA [0]0x0 size=1, part 2 PA [0]0x0 size=0
[notice]Committing instruction "VL1RE8.V v4, x18" at 0x80011c38=>[0]0x80011c38 (0x2890207) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011c38 mem-ID=0 size=4 element-size=4 type=Instruction data=07028902
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011c38 end_addr=0x80011c3b
[info]current source entropy:6, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011c3c
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v4_0 value 0xe1293714f0ca00af, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v4_1 value 0x6c43f1620f997c22, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v4_2 value 0xc41596d1f149a5e9, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v4_3 value 0x27ee3ad5e4a1df2b, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v4_4 value 0xee8638a0a7e105dd, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v4_5 value 0x310f694a3b6e0d40, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v4_6 value 0xfeb63aedff50c228, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v4_7 value 0x2f5dc8f7cf0f772f, mask 0xffffffffffffffff
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x8cd value 0x8cd
[info] opname=rd
[notice]Committing instruction "LUI x4, 2253" at 0x80011c3c=>[0]0x80011c3c (0x8cd237) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011c3c mem-ID=0 size=4 element-size=4 type=Instruction data=37d28c00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011c3c end_addr=0x80011c3f
[info]current dest entropy:1, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x4 value 0x8cd000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011c40
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x875 value 0x875
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x4, x4, -1931" at 0x80011c40=>[0]0x80011c40 (0x8752021b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011c40 mem-ID=0 size=4 element-size=4 type=Instruction data=1b025287
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011c40 end_addr=0x80011c43
[info]current source entropy:7, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x4 value 0x8cc875, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011c44
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xe value 0xe
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x4, x4, 0xe" at 0x80011c44=>[0]0x80011c44 (0xe21213) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011c44 mem-ID=0 size=4 element-size=4 type=Instruction data=1312e200
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011c44 end_addr=0x80011c47
[notice]retire source stage: 1d, access: 0x1d, size: 1, type: 0
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x4 value 0x23321d4000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011c48
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xd44 value 0xd44
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x4, x4, -700" at 0x80011c48=>[0]0x80011c48 (0xd4420213) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011c48 mem-ID=0 size=4 element-size=4 type=Instruction data=130242d4
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011c48 end_addr=0x80011c4b
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x4 value 0x23321d3d44, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011c4c
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : CommitInstruction
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2422e73df3=>part 1 PA [0]0x2422e73df3 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2422e73df3=>part 1 PA [0]0x2422e73df3 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2422e73df3=>part 1 PA [0]0x2422e73df3 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2422e73df3=>part 1 PA [0]0x2422e73df3 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000002422e73df3 mem-ID=0 size=2 element-size=2 type=Data data=5029
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2422e73df3 end_addr=0x2422e73df4
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2413467458=>part 1 PA [0]0x2413467458 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2413467458=>part 1 PA [0]0x2413467458 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2413467458=>part 1 PA [0]0x2413467458 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2413467458=>part 1 PA [0]0x2413467458 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000002413467458 mem-ID=0 size=2 element-size=2 type=Data data=5340
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2413467458 end_addr=0x2413467459
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2341b6b966=>part 1 PA [0]0x2341b6b966 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2341b6b966=>part 1 PA [0]0x2341b6b966 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2341b6b966=>part 1 PA [0]0x2341b6b966 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2341b6b966=>part 1 PA [0]0x2341b6b966 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000002341b6b966 mem-ID=0 size=2 element-size=2 type=Data data=a173
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2341b6b966 end_addr=0x2341b6b967
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x239e612ea6=>part 1 PA [0]0x239e612ea6 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x239e612ea6=>part 1 PA [0]0x239e612ea6 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x239e612ea6=>part 1 PA [0]0x239e612ea6 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x239e612ea6=>part 1 PA [0]0x239e612ea6 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000239e612ea6 mem-ID=0 size=2 element-size=2 type=Data data=a930
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x239e612ea6 end_addr=0x239e612ea7
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x242366e32d=>part 1 PA [0]0x242366e32d size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x242366e32d=>part 1 PA [0]0x242366e32d size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x242366e32d=>part 1 PA [0]0x242366e32d size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x242366e32d=>part 1 PA [0]0x242366e32d size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000242366e32d mem-ID=0 size=2 element-size=2 type=Data data=d545
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x242366e32d end_addr=0x242366e32e
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x23f632d415=>part 1 PA [0]0x23f632d415 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x23f632d415=>part 1 PA [0]0x23f632d415 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x23f632d415=>part 1 PA [0]0x23f632d415 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x23f632d415=>part 1 PA [0]0x23f632d415 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000023f632d415 mem-ID=0 size=2 element-size=2 type=Data data=3cac
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x23f632d415 end_addr=0x23f632d416
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2416bf1c6f=>part 1 PA [0]0x2416bf1c6f size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2416bf1c6f=>part 1 PA [0]0x2416bf1c6f size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2416bf1c6f=>part 1 PA [0]0x2416bf1c6f size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2416bf1c6f=>part 1 PA [0]0x2416bf1c6f size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000002416bf1c6f mem-ID=0 size=2 element-size=2 type=Data data=e3dc
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2416bf1c6f end_addr=0x2416bf1c70
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x235a0b7819=>part 1 PA [0]0x235a0b7819 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x235a0b7819=>part 1 PA [0]0x235a0b7819 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x235a0b7819=>part 1 PA [0]0x235a0b7819 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x235a0b7819=>part 1 PA [0]0x235a0b7819 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000235a0b7819 mem-ID=0 size=2 element-size=2 type=Data data=7c7a
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x235a0b7819 end_addr=0x235a0b781a
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x23d9fe4321=>part 1 PA [0]0x23d9fe4321 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x23d9fe4321=>part 1 PA [0]0x23d9fe4321 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x23d9fe4321=>part 1 PA [0]0x23d9fe4321 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x23d9fe4321=>part 1 PA [0]0x23d9fe4321 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000023d9fe4321 mem-ID=0 size=2 element-size=2 type=Data data=4ffe
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x23d9fe4321 end_addr=0x23d9fe4322
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2420a375e4=>part 1 PA [0]0x2420a375e4 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2420a375e4=>part 1 PA [0]0x2420a375e4 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2420a375e4=>part 1 PA [0]0x2420a375e4 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2420a375e4=>part 1 PA [0]0x2420a375e4 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000002420a375e4 mem-ID=0 size=2 element-size=2 type=Data data=d1cf
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2420a375e4 end_addr=0x2420a375e5
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x236d8b4a84=>part 1 PA [0]0x236d8b4a84 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x236d8b4a84=>part 1 PA [0]0x236d8b4a84 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x236d8b4a84=>part 1 PA [0]0x236d8b4a84 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x236d8b4a84=>part 1 PA [0]0x236d8b4a84 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000236d8b4a84 mem-ID=0 size=2 element-size=2 type=Data data=e2c0
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x236d8b4a84 end_addr=0x236d8b4a85
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x23632ca68e=>part 1 PA [0]0x23632ca68e size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x23632ca68e=>part 1 PA [0]0x23632ca68e size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x23632ca68e=>part 1 PA [0]0x23632ca68e size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x23632ca68e=>part 1 PA [0]0x23632ca68e size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000023632ca68e mem-ID=0 size=2 element-size=2 type=Data data=b7eb
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x23632ca68e end_addr=0x23632ca68f
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x24316dff6c=>part 1 PA [0]0x24316dff6c size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x24316dff6c=>part 1 PA [0]0x24316dff6c size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x24316dff6c=>part 1 PA [0]0x24316dff6c size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x24316dff6c=>part 1 PA [0]0x24316dff6c size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000024316dff6c mem-ID=0 size=2 element-size=2 type=Data data=e535
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x24316dff6c end_addr=0x24316dff6d
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2430d37831=>part 1 PA [0]0x2430d37831 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2430d37831=>part 1 PA [0]0x2430d37831 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2430d37831=>part 1 PA [0]0x2430d37831 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2430d37831=>part 1 PA [0]0x2430d37831 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000002430d37831 mem-ID=0 size=2 element-size=2 type=Data data=e4ca
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2430d37831 end_addr=0x2430d37832
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x24012cb473=>part 1 PA [0]0x24012cb473 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x24012cb473=>part 1 PA [0]0x24012cb473 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x24012cb473=>part 1 PA [0]0x24012cb473 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x24012cb473=>part 1 PA [0]0x24012cb473 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000024012cb473 mem-ID=0 size=2 element-size=2 type=Data data=675f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x24012cb473 end_addr=0x24012cb474
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x23617b063b=>part 1 PA [0]0x23617b063b size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x23617b063b=>part 1 PA [0]0x23617b063b size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x23617b063b=>part 1 PA [0]0x23617b063b size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x23617b063b=>part 1 PA [0]0x23617b063b size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000023617b063b mem-ID=0 size=2 element-size=2 type=Data data=ccee
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x23617b063b end_addr=0x23617b063c
[notice]Committing instruction "VSOXEI32.V v24, x4, v4, Vector result" at 0x80011c4c=>[0]0x80011c4c (0xc426c27) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011c4c mem-ID=0 size=4 element-size=4 type=Instruction data=276c420c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011c4c end_addr=0x80011c4f
[info]current source entropy:6, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x3a7bf00000
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mcause value 0x6, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mepc value 0x80011c4c, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mtval value 0x2416bf1c6f, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register vstart value 0x6, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register privilege value 0x3, mask 0x3
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x3a7bf00000
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x2341b6b966
[notice]{GenInstructionAgent::UpdateExceptionEvent} exception ID: 0x6 attributes: 381623407 description: enter_m
[notice]{GenExceptionAgent::HandleException} exception ID 0x6, enter_m
[notice]VM states: PrivilegeLevel=M MODE=1 MPRV=0 TVM=0 Current Regime: VmPagingRegime Regime Type:M
[notice]{GenExceptionAgentRISCV::NeedRecoveryAddress} found ec value for mcause: 6
[notice]{GenExceptionAgentRISCV::NeedRecoveryAddress} recovery_exception set to: 0
[notice]New Exception Recorded: StoreAmoAddrMisaligned. Exception taken to level 3.
[info]{GenInstructionAgent::ExecuteHandler} starting PC=0x3a7bf00000=>[Default]0x3a7bf00000 memory attributes: 0x3
[notice]Generator mode changed to: ReExe,Exception,NoEscape from: IssSim
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x0 value 0x3a7bf00004, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x3a7bf00080
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x12 value 0x6, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x3a7bf00084
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x12 value 0xc, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x3a7bf00088
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x12 value 0x6, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x3a7bf0008c
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x27 value 0x3a7bf0008c, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x3a7bf00090
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x27 value 0x3a7bf000a0, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x3a7bf00094
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x12 value 0x18, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x3a7bf00098
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x27 value 0x3a7bf000b8, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x3a7bf0009c
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x0 value 0x3a7bf000a0, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x3a7bf000b8
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x0 value 0x3a7bf000bc, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x3a7bf00104
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x27 value 0x80011c4c, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x3a7bf00108
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x27 value 0x80011c50, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x3a7bf0010c
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mepc value 0x80011c50, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x0 value 0x80011c4c, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x3a7bf00110
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register privilege value 0x3, mask 0x3
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011c50
[notice]{GenInstructionAgent::UpdateExceptionEvent} exception ID: 0x4e attributes: 0 description: exit_mret
[notice]{GenExceptionAgent::HandleException} exception ID 0x4e, exit_mret
[notice]VM states: PrivilegeLevel=M MODE=1 MPRV=0 TVM=0 Current Regime: VmPagingRegime Regime Type:M
[notice]Generator mode changed to: IssSim from: ReExe,Exception,NoEscape
[notice]{GenInstructionAgent::ExceptionReturn} returned from exception to PC 0x80011c50 re-execution? 0
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : RegisterReservation
[info]{RegisterReserver::UnreserveRegister} Unreserve register: v4, access: Write, reserve type: User
[info]{GenSequenceAgent::RegisterReservation} register reservation do? 0 reg v4 attrs Write is reserved? 0
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : RegisterReservation
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x4, access: Write, reserve type: User
[info]{GenSequenceAgent::RegisterReservation} register reservation do? 0 reg x4 attrs Write is reserved? 0
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x0 value 0x0
[info] opname=rd
[notice]Committing instruction "LUI x4, 0" at 0x80011c50=>[0]0x80011c50 (0x237) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011c50 mem-ID=0 size=4 element-size=4 type=Instruction data=37020000
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011c50 end_addr=0x80011c53
[info]current dest entropy:1, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x4 value 0x0, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011c54
[notice]Generating: CSRRW#register#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=csr
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "CSRRW vstart, x4, x0" at 0x80011c54=>[0]0x80011c54 (0x821073) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011c54 mem-ID=0 size=4 element-size=4 type=Instruction data=73108200
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011c54 end_addr=0x80011c57
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register vstart value 0x0, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x0 value 0x6, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011c58
[notice]GenQueryAgent::HandleQuery : InstructionRecord
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 3
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 9
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]Generating: VSUXEI32.V##RISCV
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[debug]choice tree name: Data alignment choice name: Aligned set weight: 50
[debug]choice tree name: Data alignment choice name: Unaligned set weight: 14
[info] opname=vs3
[info]Operand vs3 No Dependency constraint
[info] opname=vm
[info] opname=LoadStore-rs1-vs2
[notice]Operand : LoadStore-rs1-vs2 mask 0x0 value 0x0
[info]Operand rs1 No Dependency constraint
[info]Operand vs2 No Dependency constraint
[notice]{VectorIndexedLoadStoreOperand::GenerateWithPreamble} generated target address 0x3aa20e1cb6 alignment 2 data size 2 base value 0x39f52b93dd
[info]{AddressingOperand::Generate} generated with preamble
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} preventing all data page faults.
[notice]{DataBlock::Setup} generate data block start address...0x1950ad4d00 with size:64 and align:64
[notice]{DataBlock::Setup} allocate memory for value:0xace288d9 size:0x4 Big endian:0x0 to memory:0x1950ad4d00 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001950ad4d00 mem-ID=0 size=4 element-size=4 type=Data data=d988e2ac
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1950ad4d00 end_addr=0x1950ad4d03
[notice]{DataBlock::Setup} allocate memory for value:0xdcaeeb3 size:0x4 Big endian:0x0 to memory:0x1950ad4d04 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001950ad4d04 mem-ID=0 size=4 element-size=4 type=Data data=b3eeca0d
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1950ad4d04 end_addr=0x1950ad4d07
[notice]{DataBlock::Setup} allocate memory for value:0x44d1ed3b size:0x4 Big endian:0x0 to memory:0x1950ad4d08 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001950ad4d08 mem-ID=0 size=4 element-size=4 type=Data data=3bedd144
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1950ad4d08 end_addr=0x1950ad4d0b
[notice]{DataBlock::Setup} allocate memory for value:0x834848bb size:0x4 Big endian:0x0 to memory:0x1950ad4d0c bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001950ad4d0c mem-ID=0 size=4 element-size=4 type=Data data=bb484883
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1950ad4d0c end_addr=0x1950ad4d0f
[notice]{DataBlock::Setup} allocate memory for value:0x9b113d05 size:0x4 Big endian:0x0 to memory:0x1950ad4d10 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001950ad4d10 mem-ID=0 size=4 element-size=4 type=Data data=053d119b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1950ad4d10 end_addr=0x1950ad4d13
[notice]{DataBlock::Setup} allocate memory for value:0x6dcff41 size:0x4 Big endian:0x0 to memory:0x1950ad4d14 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001950ad4d14 mem-ID=0 size=4 element-size=4 type=Data data=41ffdc06
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1950ad4d14 end_addr=0x1950ad4d17
[notice]{DataBlock::Setup} allocate memory for value:0xb4968865 size:0x4 Big endian:0x0 to memory:0x1950ad4d18 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001950ad4d18 mem-ID=0 size=4 element-size=4 type=Data data=658896b4
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1950ad4d18 end_addr=0x1950ad4d1b
[notice]{DataBlock::Setup} allocate memory for value:0xa5d8c613 size:0x4 Big endian:0x0 to memory:0x1950ad4d1c bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001950ad4d1c mem-ID=0 size=4 element-size=4 type=Data data=13c6d8a5
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1950ad4d1c end_addr=0x1950ad4d1f
[notice]{DataBlock::Setup} allocate memory for value:0x9ace0b5b size:0x4 Big endian:0x0 to memory:0x1950ad4d20 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001950ad4d20 mem-ID=0 size=4 element-size=4 type=Data data=5b0bce9a
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1950ad4d20 end_addr=0x1950ad4d23
[notice]{DataBlock::Setup} allocate memory for value:0x8442a2cb size:0x4 Big endian:0x0 to memory:0x1950ad4d24 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001950ad4d24 mem-ID=0 size=4 element-size=4 type=Data data=cba24284
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1950ad4d24 end_addr=0x1950ad4d27
[notice]{DataBlock::Setup} allocate memory for value:0x7243f39f size:0x4 Big endian:0x0 to memory:0x1950ad4d28 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001950ad4d28 mem-ID=0 size=4 element-size=4 type=Data data=9ff34372
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1950ad4d28 end_addr=0x1950ad4d2b
[notice]{DataBlock::Setup} allocate memory for value:0xaca4e715 size:0x4 Big endian:0x0 to memory:0x1950ad4d2c bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001950ad4d2c mem-ID=0 size=4 element-size=4 type=Data data=15e7a4ac
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1950ad4d2c end_addr=0x1950ad4d2f
[notice]{DataBlock::Setup} allocate memory for value:0xbe448c6f size:0x4 Big endian:0x0 to memory:0x1950ad4d30 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001950ad4d30 mem-ID=0 size=4 element-size=4 type=Data data=6f8c44be
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1950ad4d30 end_addr=0x1950ad4d33
[notice]{DataBlock::Setup} allocate memory for value:0x4907d73f size:0x4 Big endian:0x0 to memory:0x1950ad4d34 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001950ad4d34 mem-ID=0 size=4 element-size=4 type=Data data=3fd70749
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1950ad4d34 end_addr=0x1950ad4d37
[notice]{DataBlock::Setup} allocate memory for value:0x32da43a5 size:0x4 Big endian:0x0 to memory:0x1950ad4d38 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001950ad4d38 mem-ID=0 size=4 element-size=4 type=Data data=a543da32
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1950ad4d38 end_addr=0x1950ad4d3b
[notice]{DataBlock::Setup} allocate memory for value:0x23b5402d size:0x4 Big endian:0x0 to memory:0x1950ad4d3c bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001950ad4d3c mem-ID=0 size=4 element-size=4 type=Data data=2d40b523
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1950ad4d3c end_addr=0x1950ad4d3f
[notice]{DataBlock::Clear} data units are cleared!
[info]{RegisterReserver::ReserveRegister} Reserving register: v17, access: Write, reserve type: User
[info]{Generator::AddLoadRegisterAmbleRequests} register v17 should be reserved now: 1
[info]{RegisterReserver::ReserveRegister} Reserving register: x21, access: Write, reserve type: User
[info]{Generator::AddLoadRegisterAmbleRequests} register x21 should be reserved now: 1
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x1951 value 0x1951
[info] opname=rd
[notice]Committing instruction "LUI x14, 6481" at 0x80011c58=>[0]0x80011c58 (0x1951737) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011c58 mem-ID=0 size=4 element-size=4 type=Instruction data=37179501
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011c58 end_addr=0x80011c5b
[notice]retire source stage: 2, access: 0x2, size: 1, type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x14 value 0x1951000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011c5c
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xad5 value 0xad5
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x14, x14, -1323" at 0x80011c5c=>[0]0x80011c5c (0xad57071b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011c5c mem-ID=0 size=4 element-size=4 type=Instruction data=1b0757ad
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011c5c end_addr=0x80011c5f
[info]current source entropy:6, resource type: 0
[info]current dest entropy:3, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x14 value 0x1950ad5, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011c60
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x14, x14, 0xc" at 0x80011c60=>[0]0x80011c60 (0xc71713) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011c60 mem-ID=0 size=4 element-size=4 type=Instruction data=1317c700
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011c60 end_addr=0x80011c63
[info]current source entropy:6, resource type: 0
[info]current dest entropy:3, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x14 value 0x1950ad5000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011c64
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xd00 value 0xd00
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x14, x14, -768" at 0x80011c64=>[0]0x80011c64 (0xd0070713) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011c64 mem-ID=0 size=4 element-size=4 type=Instruction data=130707d0
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011c64 end_addr=0x80011c67
[info]current source entropy:6, resource type: 0
[info]current dest entropy:3, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x14 value 0x1950ad4d00, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011c68
[notice]Generating: VL1RE8.V##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[debug]choice tree name: Data alignment choice name: Aligned set weight: 50
[debug]choice tree name: Data alignment choice name: Unaligned set weight: 14
[info]constraint already forced, ignore reservation check
[info] opname=vd
[info] opname=LoadStore-rs1
[notice]Operand : LoadStore-rs1 mask 0x0 value 0x0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x0=>part 1 PA [0]0x0 size=1, part 2 PA [0]0x0 size=0
[notice]Committing instruction "VL1RE8.V v17, x14" at 0x80011c68=>[0]0x80011c68 (0x2870887) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011c68 mem-ID=0 size=4 element-size=4 type=Instruction data=87088702
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011c68 end_addr=0x80011c6b
[info]current source entropy:6, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011c6c
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v17_0 value 0xdcaeeb3ace288d9, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v17_1 value 0x834848bb44d1ed3b, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v17_2 value 0x6dcff419b113d05, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v17_3 value 0xa5d8c613b4968865, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v17_4 value 0x8442a2cb9ace0b5b, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v17_5 value 0xaca4e7157243f39f, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v17_6 value 0x4907d73fbe448c6f, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v17_7 value 0x23b5402d32da43a5, mask 0xffffffffffffffff
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x39f5 value 0x39f5
[info] opname=rd
[notice]Committing instruction "LUI x21, 14837" at 0x80011c6c=>[0]0x80011c6c (0x39f5ab7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011c6c mem-ID=0 size=4 element-size=4 type=Instruction data=b75a9f03
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011c6c end_addr=0x80011c6f
[notice]retire source stage: 7, access: 0x1f, size: 1, type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x21 value 0x39f5000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011c70
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x2b9 value 0x2b9
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x21, x21, 697" at 0x80011c70=>[0]0x80011c70 (0x2b9a8a9b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011c70 mem-ID=0 size=4 element-size=4 type=Instruction data=9b8a9a2b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011c70 end_addr=0x80011c73
[info]current source entropy:6, resource type: 0
[info]current dest entropy:3, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x21 value 0x39f52b9, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011c74
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x21, x21, 0xc" at 0x80011c74=>[0]0x80011c74 (0xca9a93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011c74 mem-ID=0 size=4 element-size=4 type=Instruction data=939aca00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011c74 end_addr=0x80011c77
[info]current source entropy:6, resource type: 0
[info]current dest entropy:3, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x21 value 0x39f52b9000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011c78
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x3dd value 0x3dd
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x21, x21, 989" at 0x80011c78=>[0]0x80011c78 (0x3dda8a93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011c78 mem-ID=0 size=4 element-size=4 type=Instruction data=938ada3d
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011c78 end_addr=0x80011c7b
[info]current source entropy:6, resource type: 0
[info]current dest entropy:3, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x21 value 0x39f52b93dd, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011c7c
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : CommitInstruction
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3aa20e1cb6=>part 1 PA [0]0x3aa20e1cb6 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3aa20e1cb6=>part 1 PA [0]0x3aa20e1cb6 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3aa20e1cb6=>part 1 PA [0]0x3aa20e1cb6 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3aa20e1cb6=>part 1 PA [0]0x3aa20e1cb6 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000003aa20e1cb6 mem-ID=0 size=2 element-size=2 type=Data data=63d6
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3aa20e1cb6 end_addr=0x3aa20e1cb7
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3a02f68290=>part 1 PA [0]0x3a02f68290 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3a02f68290=>part 1 PA [0]0x3a02f68290 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3a02f68290=>part 1 PA [0]0x3a02f68290 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3a02f68290=>part 1 PA [0]0x3a02f68290 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000003a02f68290 mem-ID=0 size=2 element-size=2 type=Data data=a0c5
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3a02f68290 end_addr=0x3a02f68291
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3a39fd8118=>part 1 PA [0]0x3a39fd8118 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3a39fd8118=>part 1 PA [0]0x3a39fd8118 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3a39fd8118=>part 1 PA [0]0x3a39fd8118 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3a39fd8118=>part 1 PA [0]0x3a39fd8118 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000003a39fd8118 mem-ID=0 size=2 element-size=2 type=Data data=0ca2
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3a39fd8118 end_addr=0x3a39fd8119
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3a7873dc98=>part 1 PA [0]0x3a7873dc98 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3a7873dc98=>part 1 PA [0]0x3a7873dc98 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3a7873dc98=>part 1 PA [0]0x3a7873dc98 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3a7873dc98=>part 1 PA [0]0x3a7873dc98 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000003a7873dc98 mem-ID=0 size=2 element-size=2 type=Data data=b6b6
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3a7873dc98 end_addr=0x3a7873dc99
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3a903cd0e2=>part 1 PA [0]0x3a903cd0e2 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3a903cd0e2=>part 1 PA [0]0x3a903cd0e2 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3a903cd0e2=>part 1 PA [0]0x3a903cd0e2 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3a903cd0e2=>part 1 PA [0]0x3a903cd0e2 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000003a903cd0e2 mem-ID=0 size=2 element-size=2 type=Data data=2668
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3a903cd0e2 end_addr=0x3a903cd0e3
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x39fc08931e=>part 1 PA [0]0x39fc08931e size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x39fc08931e=>part 1 PA [0]0x39fc08931e size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x39fc08931e=>part 1 PA [0]0x39fc08931e size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x39fc08931e=>part 1 PA [0]0x39fc08931e size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000039fc08931e mem-ID=0 size=2 element-size=2 type=Data data=f7ec
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x39fc08931e end_addr=0x39fc08931f
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3aa9c21c42=>part 1 PA [0]0x3aa9c21c42 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3aa9c21c42=>part 1 PA [0]0x3aa9c21c42 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3aa9c21c42=>part 1 PA [0]0x3aa9c21c42 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3aa9c21c42=>part 1 PA [0]0x3aa9c21c42 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000003aa9c21c42 mem-ID=0 size=2 element-size=2 type=Data data=001e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3aa9c21c42 end_addr=0x3aa9c21c43
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3a9b0459f0=>part 1 PA [0]0x3a9b0459f0 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3a9b0459f0=>part 1 PA [0]0x3a9b0459f0 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3a9b0459f0=>part 1 PA [0]0x3a9b0459f0 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3a9b0459f0=>part 1 PA [0]0x3a9b0459f0 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000003a9b0459f0 mem-ID=0 size=2 element-size=2 type=Data data=584f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3a9b0459f0 end_addr=0x3a9b0459f1
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3a8ff99f38=>part 1 PA [0]0x3a8ff99f38 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3a8ff99f38=>part 1 PA [0]0x3a8ff99f38 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3a8ff99f38=>part 1 PA [0]0x3a8ff99f38 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3a8ff99f38=>part 1 PA [0]0x3a8ff99f38 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000003a8ff99f38 mem-ID=0 size=2 element-size=2 type=Data data=58ff
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3a8ff99f38 end_addr=0x3a8ff99f39
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3a796e36a8=>part 1 PA [0]0x3a796e36a8 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3a796e36a8=>part 1 PA [0]0x3a796e36a8 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3a796e36a8=>part 1 PA [0]0x3a796e36a8 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3a796e36a8=>part 1 PA [0]0x3a796e36a8 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000003a796e36a8 mem-ID=0 size=2 element-size=2 type=Data data=f957
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3a796e36a8 end_addr=0x3a796e36a9
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3a676f877c=>part 1 PA [0]0x3a676f877c size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3a676f877c=>part 1 PA [0]0x3a676f877c size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3a676f877c=>part 1 PA [0]0x3a676f877c size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3a676f877c=>part 1 PA [0]0x3a676f877c size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000003a676f877c mem-ID=0 size=2 element-size=2 type=Data data=2486
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3a676f877c end_addr=0x3a676f877d
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3aa1d07af2=>part 1 PA [0]0x3aa1d07af2 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3aa1d07af2=>part 1 PA [0]0x3aa1d07af2 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3aa1d07af2=>part 1 PA [0]0x3aa1d07af2 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3aa1d07af2=>part 1 PA [0]0x3aa1d07af2 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000003aa1d07af2 mem-ID=0 size=2 element-size=2 type=Data data=a85b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3aa1d07af2 end_addr=0x3aa1d07af3
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3ab370204c=>part 1 PA [0]0x3ab370204c size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3ab370204c=>part 1 PA [0]0x3ab370204c size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3ab370204c=>part 1 PA [0]0x3ab370204c size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3ab370204c=>part 1 PA [0]0x3ab370204c size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000003ab370204c mem-ID=0 size=2 element-size=2 type=Data data=9d2e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3ab370204c end_addr=0x3ab370204d
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3a3e336b1c=>part 1 PA [0]0x3a3e336b1c size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3a3e336b1c=>part 1 PA [0]0x3a3e336b1c size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3a3e336b1c=>part 1 PA [0]0x3a3e336b1c size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3a3e336b1c=>part 1 PA [0]0x3a3e336b1c size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000003a3e336b1c mem-ID=0 size=2 element-size=2 type=Data data=8edd
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3a3e336b1c end_addr=0x3a3e336b1d
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3a2805d782=>part 1 PA [0]0x3a2805d782 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3a2805d782=>part 1 PA [0]0x3a2805d782 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3a2805d782=>part 1 PA [0]0x3a2805d782 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3a2805d782=>part 1 PA [0]0x3a2805d782 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000003a2805d782 mem-ID=0 size=2 element-size=2 type=Data data=3090
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3a2805d782 end_addr=0x3a2805d783
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3a18e0d40a=>part 1 PA [0]0x3a18e0d40a size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3a18e0d40a=>part 1 PA [0]0x3a18e0d40a size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3a18e0d40a=>part 1 PA [0]0x3a18e0d40a size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3a18e0d40a=>part 1 PA [0]0x3a18e0d40a size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000003a18e0d40a mem-ID=0 size=2 element-size=2 type=Data data=eb79
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3a18e0d40a end_addr=0x3a18e0d40b
[notice]Committing instruction "VSUXEI32.V v0, x21, v17, Vector result" at 0x80011c7c=>[0]0x80011c7c (0x51ae027) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011c7c mem-ID=0 size=4 element-size=4 type=Instruction data=27e01a05
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011c7c end_addr=0x80011c7f
[info]current source entropy:6, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011c80
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x3a39fd8118
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x3aa9c21c42
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x3a796e36a8
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x3a676f877c
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x3aa1d07af2
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x3a2805d782
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : RegisterReservation
[info]{RegisterReserver::UnreserveRegister} Unreserve register: v17, access: Write, reserve type: User
[info]{GenSequenceAgent::RegisterReservation} register reservation do? 0 reg v17 attrs Write is reserved? 0
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : RegisterReservation
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x21, access: Write, reserve type: User
[info]{GenSequenceAgent::RegisterReservation} register reservation do? 0 reg x21 attrs Write is reserved? 0
[notice]GenQueryAgent::HandleQuery : InstructionRecord
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 3
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 9
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]Generating: VLUXEI64.V##RISCV
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[debug]choice tree name: Data alignment choice name: Aligned set weight: 50
[debug]choice tree name: Data alignment choice name: Unaligned set weight: 14
[info] opname=vd
[info]Operand vd No Dependency constraint
[info] opname=vm
[info] opname=LoadStore-rs1-vs2
[notice]Operand : LoadStore-rs1-vs2 mask 0x0 value 0x0
[info]Operand rs1 No Dependency constraint
[info]Operand vs2 No Dependency constraint
[notice]{VectorIndexedLoadStoreOperand::GenerateWithPreamble} generated target address 0x4de738ca78 alignment 2 data size 2 base value 0xa4204e96b2a961ce
[info]{AddressingOperand::Generate} generated with preamble
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} preventing all data page faults.
[notice]{DataBlock::Setup} generate data block start address...0x7b17143340 with size:64 and align:64
[notice]{DataBlock::Setup} allocate memory for value:0x5bdfb1b7348f68aa size:0x8 Big endian:0x0 to memory:0x7b17143340 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007b17143340 mem-ID=0 size=8 element-size=8 type=Data data=aa688f34b7b1df5b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7b17143340 end_addr=0x7b17143347
[notice]{DataBlock::Setup} allocate memory for value:0x5bdfb1b612fae9de size:0x8 Big endian:0x0 to memory:0x7b17143348 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007b17143348 mem-ID=0 size=8 element-size=8 type=Data data=dee9fa12b6b1df5b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7b17143348 end_addr=0x7b1714334f
[notice]{DataBlock::Setup} allocate memory for value:0x5bdfb1cdd581a3ca size:0x8 Big endian:0x0 to memory:0x7b17143350 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007b17143350 mem-ID=0 size=8 element-size=8 type=Data data=caa381d5cdb1df5b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7b17143350 end_addr=0x7b17143357
[notice]{DataBlock::Setup} allocate memory for value:0x5bdfb1c9e27de71e size:0x8 Big endian:0x0 to memory:0x7b17143358 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007b17143358 mem-ID=0 size=8 element-size=8 type=Data data=1ee77de2c9b1df5b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7b17143358 end_addr=0x7b1714335f
[notice]{DataBlock::Setup} allocate memory for value:0x5bdfb19c49d45eba size:0x8 Big endian:0x0 to memory:0x7b17143360 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007b17143360 mem-ID=0 size=8 element-size=8 type=Data data=ba5ed4499cb1df5b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7b17143360 end_addr=0x7b17143367
[notice]{DataBlock::Setup} allocate memory for value:0x5bdfb1816fef43c8 size:0x8 Big endian:0x0 to memory:0x7b17143368 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007b17143368 mem-ID=0 size=8 element-size=8 type=Data data=c843ef6f81b1df5b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7b17143368 end_addr=0x7b1714336f
[notice]{DataBlock::Setup} allocate memory for value:0x5bdfb191c19958ec size:0x8 Big endian:0x0 to memory:0x7b17143370 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007b17143370 mem-ID=0 size=8 element-size=8 type=Data data=ec5899c191b1df5b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7b17143370 end_addr=0x7b17143377
[notice]{DataBlock::Setup} allocate memory for value:0x5bdfb1ab2b7e067c size:0x8 Big endian:0x0 to memory:0x7b17143378 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007b17143378 mem-ID=0 size=8 element-size=8 type=Data data=7c067e2babb1df5b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7b17143378 end_addr=0x7b1714337f
[notice]{DataBlock::Clear} data units are cleared!
[info]{RegisterReserver::ReserveRegister} Reserving register: v20, access: Write, reserve type: User
[info]{Generator::AddLoadRegisterAmbleRequests} register v20 should be reserved now: 1
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} preventing all data page faults.
[notice]{DataBlock::Setup} generate data block start address...0x5183a143c0 with size:64 and align:64
[notice]{DataBlock::Setup} allocate memory for value:0x5bdfb1bc2f4387f8 size:0x8 Big endian:0x0 to memory:0x5183a143c0 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000005183a143c0 mem-ID=0 size=8 element-size=8 type=Data data=f887432fbcb1df5b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5183a143c0 end_addr=0x5183a143c7
[notice]{DataBlock::Setup} allocate memory for value:0x5bdfb1acf8a9cb5c size:0x8 Big endian:0x0 to memory:0x5183a143c8 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000005183a143c8 mem-ID=0 size=8 element-size=8 type=Data data=5ccba9f8acb1df5b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5183a143c8 end_addr=0x5183a143cf
[notice]{DataBlock::Setup} allocate memory for value:0x5bdfb179c2c891a0 size:0x8 Big endian:0x0 to memory:0x5183a143d0 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000005183a143d0 mem-ID=0 size=8 element-size=8 type=Data data=a091c8c279b1df5b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5183a143d0 end_addr=0x5183a143d7
[notice]{DataBlock::Setup} allocate memory for value:0x5bdfb1e268f2aa98 size:0x8 Big endian:0x0 to memory:0x5183a143d8 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000005183a143d8 mem-ID=0 size=8 element-size=8 type=Data data=98aaf268e2b1df5b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5183a143d8 end_addr=0x5183a143df
[notice]{DataBlock::Setup} allocate memory for value:0x5bdfb1a0c7c9c05a size:0x8 Big endian:0x0 to memory:0x5183a143e0 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000005183a143e0 mem-ID=0 size=8 element-size=8 type=Data data=5ac0c9c7a0b1df5b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5183a143e0 end_addr=0x5183a143e7
[notice]{DataBlock::Setup} allocate memory for value:0x5bdfb1d1dd9149ae size:0x8 Big endian:0x0 to memory:0x5183a143e8 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000005183a143e8 mem-ID=0 size=8 element-size=8 type=Data data=ae4991ddd1b1df5b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5183a143e8 end_addr=0x5183a143ef
[notice]{DataBlock::Setup} allocate memory for value:0x5bdfb1e2b113391e size:0x8 Big endian:0x0 to memory:0x5183a143f0 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000005183a143f0 mem-ID=0 size=8 element-size=8 type=Data data=1e3913b1e2b1df5b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5183a143f0 end_addr=0x5183a143f7
[notice]{DataBlock::Setup} allocate memory for value:0x5bdfb19594dbde8a size:0x8 Big endian:0x0 to memory:0x5183a143f8 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000005183a143f8 mem-ID=0 size=8 element-size=8 type=Data data=8adedb9495b1df5b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5183a143f8 end_addr=0x5183a143ff
[notice]{DataBlock::Clear} data units are cleared!
[info]{RegisterReserver::ReserveRegister} Reserving register: v21, access: Write, reserve type: User
[info]{Generator::AddLoadRegisterAmbleRequests} register v21 should be reserved now: 1
[info]{RegisterReserver::ReserveRegister} Reserving register: x11, access: Write, reserve type: User
[info]{Generator::AddLoadRegisterAmbleRequests} register x11 should be reserved now: 1
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x7b17 value 0x7b17
[info] opname=rd
[notice]Committing instruction "LUI x21, 31511" at 0x80011c80=>[0]0x80011c80 (0x7b17ab7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011c80 mem-ID=0 size=4 element-size=4 type=Instruction data=b77ab107
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011c80 end_addr=0x80011c83
[notice]retire source stage: c, access: 0x1c, size: 1, type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x21 value 0x7b17000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011c84
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x143 value 0x143
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x21, x21, 323" at 0x80011c84=>[0]0x80011c84 (0x143a8a9b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011c84 mem-ID=0 size=4 element-size=4 type=Instruction data=9b8a3a14
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011c84 end_addr=0x80011c87
[info]current source entropy:5, resource type: 0
[info]current dest entropy:3, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x21 value 0x7b17143, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011c88
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x21, x21, 0xc" at 0x80011c88=>[0]0x80011c88 (0xca9a93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011c88 mem-ID=0 size=4 element-size=4 type=Instruction data=939aca00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011c88 end_addr=0x80011c8b
[info]current source entropy:5, resource type: 0
[info]current dest entropy:3, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x21 value 0x7b17143000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011c8c
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x340 value 0x340
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x21, x21, 832" at 0x80011c8c=>[0]0x80011c8c (0x340a8a93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011c8c mem-ID=0 size=4 element-size=4 type=Instruction data=938a0a34
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011c8c end_addr=0x80011c8f
[info]current source entropy:5, resource type: 0
[info]current dest entropy:3, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x21 value 0x7b17143340, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011c90
[notice]Generating: VL1RE8.V##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[debug]choice tree name: Data alignment choice name: Aligned set weight: 50
[debug]choice tree name: Data alignment choice name: Unaligned set weight: 14
[info]constraint already forced, ignore reservation check
[info] opname=vd
[info] opname=LoadStore-rs1
[notice]Operand : LoadStore-rs1 mask 0x0 value 0x0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x0=>part 1 PA [0]0x0 size=1, part 2 PA [0]0x0 size=0
[notice]Committing instruction "VL1RE8.V v20, x21" at 0x80011c90=>[0]0x80011c90 (0x28a8a07) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011c90 mem-ID=0 size=4 element-size=4 type=Instruction data=078a8a02
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011c90 end_addr=0x80011c93
[info]current source entropy:5, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011c94
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v20_0 value 0x5bdfb1b7348f68aa, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v20_1 value 0x5bdfb1b612fae9de, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v20_2 value 0x5bdfb1cdd581a3ca, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v20_3 value 0x5bdfb1c9e27de71e, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v20_4 value 0x5bdfb19c49d45eba, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v20_5 value 0x5bdfb1816fef43c8, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v20_6 value 0x5bdfb191c19958ec, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v20_7 value 0x5bdfb1ab2b7e067c, mask 0xffffffffffffffff
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x1461 value 0x1461
[info] opname=rd
[notice]Committing instruction "LUI x21, 5217" at 0x80011c94=>[0]0x80011c94 (0x1461ab7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011c94 mem-ID=0 size=4 element-size=4 type=Instruction data=b71a4601
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011c94 end_addr=0x80011c97
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x21 value 0x1461000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011c98
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xe85 value 0xe85
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x21, x21, -379" at 0x80011c98=>[0]0x80011c98 (0xe85a8a9b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011c98 mem-ID=0 size=4 element-size=4 type=Instruction data=9b8a5ae8
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011c98 end_addr=0x80011c9b
[info]current source entropy:5, resource type: 0
[info]current dest entropy:3, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x21 value 0x1460e85, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011c9c
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xe value 0xe
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x21, x21, 0xe" at 0x80011c9c=>[0]0x80011c9c (0xea9a93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011c9c mem-ID=0 size=4 element-size=4 type=Instruction data=939aea00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011c9c end_addr=0x80011c9f
[info]current source entropy:5, resource type: 0
[info]current dest entropy:3, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x21 value 0x5183a14000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011ca0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x3c0 value 0x3c0
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x21, x21, 960" at 0x80011ca0=>[0]0x80011ca0 (0x3c0a8a93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011ca0 mem-ID=0 size=4 element-size=4 type=Instruction data=938a0a3c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011ca0 end_addr=0x80011ca3
[info]current source entropy:5, resource type: 0
[info]current dest entropy:3, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x21 value 0x5183a143c0, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011ca4
[notice]Generating: VL1RE8.V##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[debug]choice tree name: Data alignment choice name: Aligned set weight: 50
[debug]choice tree name: Data alignment choice name: Unaligned set weight: 14
[info]constraint already forced, ignore reservation check
[info] opname=vd
[info] opname=LoadStore-rs1
[notice]Operand : LoadStore-rs1 mask 0x0 value 0x0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x0=>part 1 PA [0]0x0 size=1, part 2 PA [0]0x0 size=0
[notice]Committing instruction "VL1RE8.V v21, x21" at 0x80011ca4=>[0]0x80011ca4 (0x28a8a87) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011ca4 mem-ID=0 size=4 element-size=4 type=Instruction data=878a8a02
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011ca4 end_addr=0x80011ca7
[notice]retire source stage: 15, access: 0x16, size: 1, type: 0
[info]current source entropy:4, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011ca8
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v21_0 value 0x5bdfb1bc2f4387f8, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v21_1 value 0x5bdfb1acf8a9cb5c, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v21_2 value 0x5bdfb179c2c891a0, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v21_3 value 0x5bdfb1e268f2aa98, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v21_4 value 0x5bdfb1a0c7c9c05a, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v21_5 value 0x5bdfb1d1dd9149ae, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v21_6 value 0x5bdfb1e2b113391e, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v21_7 value 0x5bdfb19594dbde8a, mask 0xffffffffffffffff
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x5210 value 0x5210
[info] opname=rd
[notice]Committing instruction "LUI x11, 21008" at 0x80011ca8=>[0]0x80011ca8 (0x52105b7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011ca8 mem-ID=0 size=4 element-size=4 type=Instruction data=b7052105
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011ca8 end_addr=0x80011cab
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x11 value 0x5210000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011cac
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x275 value 0x275
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x11, x11, 629" at 0x80011cac=>[0]0x80011cac (0x2755859b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011cac mem-ID=0 size=4 element-size=4 type=Instruction data=9b855527
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011cac end_addr=0x80011caf
[info]current source entropy:5, resource type: 0
[info]current dest entropy:3, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x11 value 0x5210275, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011cb0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x11, x11, 0xc" at 0x80011cb0=>[0]0x80011cb0 (0xc59593) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011cb0 mem-ID=0 size=4 element-size=4 type=Instruction data=9395c500
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011cb0 end_addr=0x80011cb3
[info]current source entropy:5, resource type: 0
[info]current dest entropy:3, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x11 value 0x5210275000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011cb4
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xb59 value 0xb59
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x11, x11, -1191" at 0x80011cb4=>[0]0x80011cb4 (0xb5958593) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011cb4 mem-ID=0 size=4 element-size=4 type=Instruction data=938595b5
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011cb4 end_addr=0x80011cb7
[info]current source entropy:5, resource type: 0
[info]current dest entropy:3, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x11 value 0x5210274b59, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011cb8
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x11, x11, 0xc" at 0x80011cb8=>[0]0x80011cb8 (0xc59593) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011cb8 mem-ID=0 size=4 element-size=4 type=Instruction data=9395c500
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011cb8 end_addr=0x80011cbb
[notice]retire source stage: 1a, access: 0x12, size: 1, type: 0
[info]current source entropy:4, resource type: 0
[info]current dest entropy:3, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x11 value 0x5210274b59000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011cbc
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x54b value 0x54b
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x11, x11, 1355" at 0x80011cbc=>[0]0x80011cbc (0x54b58593) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011cbc mem-ID=0 size=4 element-size=4 type=Instruction data=9385b554
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011cbc end_addr=0x80011cbf
[info]current source entropy:4, resource type: 0
[info]current dest entropy:3, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x11 value 0x5210274b5954b, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011cc0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xd value 0xd
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x11, x11, 0xd" at 0x80011cc0=>[0]0x80011cc0 (0xd59593) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011cc0 mem-ID=0 size=4 element-size=4 type=Instruction data=9395d500
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011cc0 end_addr=0x80011cc3
[info]current source entropy:4, resource type: 0
[info]current dest entropy:3, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x11 value 0xa4204e96b2a96000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011cc4
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x1ce value 0x1ce
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x11, x11, 462" at 0x80011cc4=>[0]0x80011cc4 (0x1ce58593) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011cc4 mem-ID=0 size=4 element-size=4 type=Instruction data=9385e51c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011cc4 end_addr=0x80011cc7
[info]current source entropy:4, resource type: 0
[info]current dest entropy:3, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x11 value 0xa4204e96b2a961ce, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011cc8
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : CommitInstruction
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4de738ca78=>part 1 PA [0]0x4de738ca78 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4de738ca78=>part 1 PA [0]0x4de738ca78 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4de738ca78=>part 1 PA [0]0x4de738ca78 size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0xfb78
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4de738ca78=>part 1 PA [0]0x4de738ca78 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000004de738ca78 mem-ID=0 size=2 element-size=2 type=Data data=78fb
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x4de738ca78 end_addr=0x4de738ca79
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4cc5a44bac=>part 1 PA [0]0x4cc5a44bac size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4cc5a44bac=>part 1 PA [0]0x4cc5a44bac size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4cc5a44bac=>part 1 PA [0]0x4cc5a44bac size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x88e6
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4cc5a44bac=>part 1 PA [0]0x4cc5a44bac size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000004cc5a44bac mem-ID=0 size=2 element-size=2 type=Data data=e688
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x4cc5a44bac end_addr=0x4cc5a44bad
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x64882b0598=>part 1 PA [0]0x64882b0598 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x64882b0598=>part 1 PA [0]0x64882b0598 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x64882b0598=>part 1 PA [0]0x64882b0598 size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x2ae2
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x64882b0598=>part 1 PA [0]0x64882b0598 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000064882b0598 mem-ID=0 size=2 element-size=2 type=Data data=e22a
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x64882b0598 end_addr=0x64882b0599
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x60952748ec=>part 1 PA [0]0x60952748ec size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x60952748ec=>part 1 PA [0]0x60952748ec size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x60952748ec=>part 1 PA [0]0x60952748ec size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateBranchPageRequest} exception type: InstructionPageFault exception name: InstructionPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x5afa
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x60952748ec=>part 1 PA [0]0x60952748ec size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000060952748ec mem-ID=0 size=2 element-size=2 type=Data data=fa5a
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x60952748ec end_addr=0x60952748ed
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x32fc7dc088=>part 1 PA [0]0x32fc7dc088 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x32fc7dc088=>part 1 PA [0]0x32fc7dc088 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x32fc7dc088=>part 1 PA [0]0x32fc7dc088 size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x3af6
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x32fc7dc088=>part 1 PA [0]0x32fc7dc088 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000032fc7dc088 mem-ID=0 size=2 element-size=2 type=Data data=f63a
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x32fc7dc088 end_addr=0x32fc7dc089
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x182298a596=>part 1 PA [0]0x182298a596 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x182298a596=>part 1 PA [0]0x182298a596 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x182298a596=>part 1 PA [0]0x182298a596 size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0xfdd4
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x182298a596=>part 1 PA [0]0x182298a596 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000182298a596 mem-ID=0 size=2 element-size=2 type=Data data=d4fd
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x182298a596 end_addr=0x182298a597
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x287442baba=>part 1 PA [0]0x287442baba size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x287442baba=>part 1 PA [0]0x287442baba size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x287442baba=>part 1 PA [0]0x287442baba size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0xeb38
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x287442baba=>part 1 PA [0]0x287442baba size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000287442baba mem-ID=0 size=2 element-size=2 type=Data data=38eb
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x287442baba end_addr=0x287442babb
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x41de27684a=>part 1 PA [0]0x41de27684a size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x41de27684a=>part 1 PA [0]0x41de27684a size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x41de27684a=>part 1 PA [0]0x41de27684a size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x41de27684a=>part 1 PA [0]0x41de27684a size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000041de27684a mem-ID=0 size=2 element-size=2 type=Data data=346f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x41de27684a end_addr=0x41de27684b
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x52e1ece9c6=>part 1 PA [0]0x52e1ece9c6 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x52e1ece9c6=>part 1 PA [0]0x52e1ece9c6 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x52e1ece9c6=>part 1 PA [0]0x52e1ece9c6 size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x8a80
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x52e1ece9c6=>part 1 PA [0]0x52e1ece9c6 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000052e1ece9c6 mem-ID=0 size=2 element-size=2 type=Data data=808a
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x52e1ece9c6 end_addr=0x52e1ece9c7
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x43ab532d2a=>part 1 PA [0]0x43ab532d2a size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x43ab532d2a=>part 1 PA [0]0x43ab532d2a size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x43ab532d2a=>part 1 PA [0]0x43ab532d2a size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0xf01e
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x43ab532d2a=>part 1 PA [0]0x43ab532d2a size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000043ab532d2a mem-ID=0 size=2 element-size=2 type=Data data=1ef0
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x43ab532d2a end_addr=0x43ab532d2b
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x107571f36e=>part 1 PA [0]0x107571f36e size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x107571f36e=>part 1 PA [0]0x107571f36e size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x107571f36e=>part 1 PA [0]0x107571f36e size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0xde62
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x107571f36e=>part 1 PA [0]0x107571f36e size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000107571f36e mem-ID=0 size=2 element-size=2 type=Data data=62de
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x107571f36e end_addr=0x107571f36f
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x791b9c0c66=>part 1 PA [0]0x791b9c0c66 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x791b9c0c66=>part 1 PA [0]0x791b9c0c66 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x791b9c0c66=>part 1 PA [0]0x791b9c0c66 size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x535a
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x791b9c0c66=>part 1 PA [0]0x791b9c0c66 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000791b9c0c66 mem-ID=0 size=2 element-size=2 type=Data data=5a53
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x791b9c0c66 end_addr=0x791b9c0c67
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x377a732228=>part 1 PA [0]0x377a732228 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x377a732228=>part 1 PA [0]0x377a732228 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x377a732228=>part 1 PA [0]0x377a732228 size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0xfd88
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x377a732228=>part 1 PA [0]0x377a732228 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000377a732228 mem-ID=0 size=2 element-size=2 type=Data data=88fd
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x377a732228 end_addr=0x377a732229
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x68903aab7c=>part 1 PA [0]0x68903aab7c size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x68903aab7c=>part 1 PA [0]0x68903aab7c size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x68903aab7c=>part 1 PA [0]0x68903aab7c size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0xa0e4
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x68903aab7c=>part 1 PA [0]0x68903aab7c size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000068903aab7c mem-ID=0 size=2 element-size=2 type=Data data=e4a0
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x68903aab7c end_addr=0x68903aab7d
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7963bc9aec=>part 1 PA [0]0x7963bc9aec size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7963bc9aec=>part 1 PA [0]0x7963bc9aec size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7963bc9aec=>part 1 PA [0]0x7963bc9aec size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0xc690
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7963bc9aec=>part 1 PA [0]0x7963bc9aec size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007963bc9aec mem-ID=0 size=2 element-size=2 type=Data data=90c6
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7963bc9aec end_addr=0x7963bc9aed
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2c47854058=>part 1 PA [0]0x2c47854058 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2c47854058=>part 1 PA [0]0x2c47854058 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2c47854058=>part 1 PA [0]0x2c47854058 size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x55da
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2c47854058=>part 1 PA [0]0x2c47854058 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000002c47854058 mem-ID=0 size=2 element-size=2 type=Data data=da55
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2c47854058 end_addr=0x2c47854059
[notice]Committing instruction "VLUXEI64.V v10, x11, v20, Unmasked" at 0x80011cc8=>[0]0x80011cc8 (0x745f507) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011cc8 mem-ID=0 size=4 element-size=4 type=Instruction data=07f54507
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011cc8 end_addr=0x80011ccb
[info]current source entropy:4, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011ccc
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v10_0 value 0x5afa2ae288e6fb78, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v10_1 value 0x6f34eb38fdd43af6, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v10_2 value 0x535ade62f01e8a80, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v10_3 value 0x55dac690a0e4fd88, mask 0xffffffffffffffff
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : RegisterReservation
[info]{RegisterReserver::UnreserveRegister} Unreserve register: v20, access: Write, reserve type: User
[info]{GenSequenceAgent::RegisterReservation} register reservation do? 0 reg v20 attrs Write is reserved? 0
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : RegisterReservation
[info]{RegisterReserver::UnreserveRegister} Unreserve register: v21, access: Write, reserve type: User
[info]{GenSequenceAgent::RegisterReservation} register reservation do? 0 reg v21 attrs Write is reserved? 0
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : RegisterReservation
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x11, access: Write, reserve type: User
[info]{GenSequenceAgent::RegisterReservation} register reservation do? 0 reg x11 attrs Write is reserved? 0
[notice]GenQueryAgent::HandleQuery : InstructionRecord
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 3
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 9
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[info]{GenVirtualMemoryRequest::AddDetail} Size : 0x200 : GenVaRequest
[info]{GenVirtualMemoryRequest::AddDetail} Align : 0x8 : GenVaRequest
[info]{GenVirtualMemoryRequest::AddDetail} Type : D : GenVaRequest
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[notice]Generating: VSOXEI64.V##RISCV
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[debug]choice tree name: Data alignment choice name: Aligned set weight: 50
[debug]choice tree name: Data alignment choice name: Unaligned set weight: 14
[info] opname=vs3
[info]Operand vs3 No Dependency constraint
[info] opname=vm
[info] opname=LoadStore-rs1-vs2
[notice]Operand : LoadStore-rs1-vs2 mask 0x0 value 0x0
[info]Operand rs1 No Dependency constraint
[info]Operand vs2 No Dependency constraint
[notice]{VectorIndexedLoadStoreOperand::GenerateWithPreamble} generated target address 0x40513f49c8 alignment 2 data size 2 base value 0xa46fd8ed263e3d73
[info]{AddressingOperand::Generate} generated with preamble
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} preventing all data page faults.
[notice]{DataBlock::Setup} generate data block start address...0x7ef2e57c00 with size:64 and align:64
[notice]{DataBlock::Setup} allocate memory for value:0x5b9027532b010c55 size:0x8 Big endian:0x0 to memory:0x7ef2e57c00 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007ef2e57c00 mem-ID=0 size=8 element-size=8 type=Data data=550c012b5327905b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7ef2e57c00 end_addr=0x7ef2e57c07
[notice]{DataBlock::Setup} allocate memory for value:0x5b90276a338bdd8f size:0x8 Big endian:0x0 to memory:0x7ef2e57c08 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007ef2e57c08 mem-ID=0 size=8 element-size=8 type=Data data=8fdd8b336a27905b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7ef2e57c08 end_addr=0x7ef2e57c0f
[notice]{DataBlock::Setup} allocate memory for value:0x5b902730a5754ae9 size:0x8 Big endian:0x0 to memory:0x7ef2e57c10 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007ef2e57c10 mem-ID=0 size=8 element-size=8 type=Data data=e94a75a53027905b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7ef2e57c10 end_addr=0x7ef2e57c17
[notice]{DataBlock::Setup} allocate memory for value:0x5b902764015f0ea3 size:0x8 Big endian:0x0 to memory:0x7ef2e57c18 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007ef2e57c18 mem-ID=0 size=8 element-size=8 type=Data data=a30e5f016427905b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7ef2e57c18 end_addr=0x7ef2e57c1f
[notice]{DataBlock::Setup} allocate memory for value:0x5b902790b85f4afb size:0x8 Big endian:0x0 to memory:0x7ef2e57c20 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007ef2e57c20 mem-ID=0 size=8 element-size=8 type=Data data=fb4a5fb89027905b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7ef2e57c20 end_addr=0x7ef2e57c27
[notice]{DataBlock::Setup} allocate memory for value:0x5b902742b7cc4eb3 size:0x8 Big endian:0x0 to memory:0x7ef2e57c28 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007ef2e57c28 mem-ID=0 size=8 element-size=8 type=Data data=b34eccb74227905b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7ef2e57c28 end_addr=0x7ef2e57c2f
[notice]{DataBlock::Setup} allocate memory for value:0x5b902723ce8582f7 size:0x8 Big endian:0x0 to memory:0x7ef2e57c30 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007ef2e57c30 mem-ID=0 size=8 element-size=8 type=Data data=f78285ce2327905b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7ef2e57c30 end_addr=0x7ef2e57c37
[notice]{DataBlock::Setup} allocate memory for value:0x5b9027378b154259 size:0x8 Big endian:0x0 to memory:0x7ef2e57c38 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007ef2e57c38 mem-ID=0 size=8 element-size=8 type=Data data=5942158b3727905b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7ef2e57c38 end_addr=0x7ef2e57c3f
[notice]{DataBlock::Clear} data units are cleared!
[info]{RegisterReserver::ReserveRegister} Reserving register: v0, access: Write, reserve type: User
[info]{Generator::AddLoadRegisterAmbleRequests} register v0 should be reserved now: 1
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} preventing all data page faults.
[notice]{DataBlock::Setup} generate data block start address...0x110b837680 with size:64 and align:64
[notice]{DataBlock::Setup} allocate memory for value:0x5b902787a56c825f size:0x8 Big endian:0x0 to memory:0x110b837680 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000110b837680 mem-ID=0 size=8 element-size=8 type=Data data=5f826ca58727905b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x110b837680 end_addr=0x110b837687
[notice]{DataBlock::Setup} allocate memory for value:0x5b90273f2dea83e7 size:0x8 Big endian:0x0 to memory:0x110b837688 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000110b837688 mem-ID=0 size=8 element-size=8 type=Data data=e783ea2d3f27905b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x110b837688 end_addr=0x110b83768f
[notice]{DataBlock::Setup} allocate memory for value:0x5b902742cd550a49 size:0x8 Big endian:0x0 to memory:0x110b837690 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000110b837690 mem-ID=0 size=8 element-size=8 type=Data data=490a55cd4227905b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x110b837690 end_addr=0x110b837697
[notice]{DataBlock::Setup} allocate memory for value:0x5b9027917cdaabbd size:0x8 Big endian:0x0 to memory:0x110b837698 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000110b837698 mem-ID=0 size=8 element-size=8 type=Data data=bdabda7c9127905b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x110b837698 end_addr=0x110b83769f
[notice]{DataBlock::Setup} allocate memory for value:0x5b90273198aa65e1 size:0x8 Big endian:0x0 to memory:0x110b8376a0 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000110b8376a0 mem-ID=0 size=8 element-size=8 type=Data data=e165aa983127905b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x110b8376a0 end_addr=0x110b8376a7
[notice]{DataBlock::Setup} allocate memory for value:0x5b90274ce29f59ad size:0x8 Big endian:0x0 to memory:0x110b8376a8 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000110b8376a8 mem-ID=0 size=8 element-size=8 type=Data data=ad599fe24c27905b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x110b8376a8 end_addr=0x110b8376af
[notice]{DataBlock::Setup} allocate memory for value:0x5b90272b2950b69b size:0x8 Big endian:0x0 to memory:0x110b8376b0 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000110b8376b0 mem-ID=0 size=8 element-size=8 type=Data data=9bb650292b27905b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x110b8376b0 end_addr=0x110b8376b7
[notice]{DataBlock::Setup} allocate memory for value:0x5b90271ba583df0b size:0x8 Big endian:0x0 to memory:0x110b8376b8 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000110b8376b8 mem-ID=0 size=8 element-size=8 type=Data data=0bdf83a51b27905b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x110b8376b8 end_addr=0x110b8376bf
[notice]{DataBlock::Clear} data units are cleared!
[info]{RegisterReserver::ReserveRegister} Reserving register: v1, access: Write, reserve type: User
[info]{Generator::AddLoadRegisterAmbleRequests} register v1 should be reserved now: 1
[info]{RegisterReserver::ReserveRegister} Reserving register: x23, access: Write, reserve type: User
[info]{Generator::AddLoadRegisterAmbleRequests} register x23 should be reserved now: 1
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0xfde value 0xfde
[info] opname=rd
[notice]Committing instruction "LUI x29, 4062" at 0x80011ccc=>[0]0x80011ccc (0xfdeeb7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011ccc mem-ID=0 size=4 element-size=4 type=Instruction data=b7eefd00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011ccc end_addr=0x80011ccf
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x29 value 0xfde000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011cd0
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x5cb value 0x5cb
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x29, x29, 1483" at 0x80011cd0=>[0]0x80011cd0 (0x5cbe8e9b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011cd0 mem-ID=0 size=4 element-size=4 type=Instruction data=9b8ebe5c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011cd0 end_addr=0x80011cd3
[info]current source entropy:5, resource type: 0
[info]current dest entropy:3, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x29 value 0xfde5cb, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011cd4
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xf value 0xf
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x29, x29, 0xf" at 0x80011cd4=>[0]0x80011cd4 (0xfe9e93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011cd4 mem-ID=0 size=4 element-size=4 type=Instruction data=939efe00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011cd4 end_addr=0x80011cd7
[notice]retire dest stage: 1, access: 0x0, size: 1, type: 0
[notice]retire source stage: 1, access: 0x4, size: 1, type: 0
[info]current source entropy:4, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x29 value 0x7ef2e58000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011cd8
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xc00 value 0xc00
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x29, x29, -1024" at 0x80011cd8=>[0]0x80011cd8 (0xc00e8e93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011cd8 mem-ID=0 size=4 element-size=4 type=Instruction data=938e0ec0
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011cd8 end_addr=0x80011cdb
[info]current source entropy:4, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x29 value 0x7ef2e57c00, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011cdc
[notice]Generating: VL1RE8.V##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[debug]choice tree name: Data alignment choice name: Aligned set weight: 50
[debug]choice tree name: Data alignment choice name: Unaligned set weight: 14
[info]constraint already forced, ignore reservation check
[info] opname=vd
[info] opname=LoadStore-rs1
[notice]Operand : LoadStore-rs1 mask 0x0 value 0x0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x0=>part 1 PA [0]0x0 size=1, part 2 PA [0]0x0 size=0
[notice]Committing instruction "VL1RE8.V v0, x29" at 0x80011cdc=>[0]0x80011cdc (0x28e8007) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011cdc mem-ID=0 size=4 element-size=4 type=Instruction data=07808e02
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011cdc end_addr=0x80011cdf
[info]current source entropy:4, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011ce0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v0_0 value 0x5b9027532b010c55, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v0_1 value 0x5b90276a338bdd8f, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v0_2 value 0x5b902730a5754ae9, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v0_3 value 0x5b902764015f0ea3, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v0_4 value 0x5b902790b85f4afb, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v0_5 value 0x5b902742b7cc4eb3, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v0_6 value 0x5b902723ce8582f7, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v0_7 value 0x5b9027378b154259, mask 0xffffffffffffffff
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x110c value 0x110c
[info] opname=rd
[notice]Committing instruction "LUI x8, 4364" at 0x80011ce0=>[0]0x80011ce0 (0x110c437) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011ce0 mem-ID=0 size=4 element-size=4 type=Instruction data=37c41001
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011ce0 end_addr=0x80011ce3
[info]current dest entropy:1, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x8 value 0x110c000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011ce4
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x837 value 0x837
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x8, x8, -1993" at 0x80011ce4=>[0]0x80011ce4 (0x8374041b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011ce4 mem-ID=0 size=4 element-size=4 type=Instruction data=1b047483
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011ce4 end_addr=0x80011ce7
[info]current source entropy:5, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x8 value 0x110b837, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011ce8
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x8, x8, 0xc" at 0x80011ce8=>[0]0x80011ce8 (0xc41413) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011ce8 mem-ID=0 size=4 element-size=4 type=Instruction data=1314c400
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011ce8 end_addr=0x80011ceb
[notice]retire source stage: 6, access: 0xe, size: 1, type: 0
[info]current source entropy:4, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x8 value 0x110b837000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011cec
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x680 value 0x680
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x8, x8, 1664" at 0x80011cec=>[0]0x80011cec (0x68040413) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011cec mem-ID=0 size=4 element-size=4 type=Instruction data=13040468
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011cec end_addr=0x80011cef
[info]current source entropy:4, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x8 value 0x110b837680, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011cf0
[notice]Generating: VL1RE8.V##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[debug]choice tree name: Data alignment choice name: Aligned set weight: 50
[debug]choice tree name: Data alignment choice name: Unaligned set weight: 14
[info]constraint already forced, ignore reservation check
[info] opname=vd
[info] opname=LoadStore-rs1
[notice]Operand : LoadStore-rs1 mask 0x0 value 0x0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x0=>part 1 PA [0]0x0 size=1, part 2 PA [0]0x0 size=0
[notice]Committing instruction "VL1RE8.V v1, x8" at 0x80011cf0=>[0]0x80011cf0 (0x2840087) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011cf0 mem-ID=0 size=4 element-size=4 type=Instruction data=87008402
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011cf0 end_addr=0x80011cf3
[info]current source entropy:4, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011cf4
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v1_0 value 0x5b902787a56c825f, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v1_1 value 0x5b90273f2dea83e7, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v1_2 value 0x5b902742cd550a49, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v1_3 value 0x5b9027917cdaabbd, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v1_4 value 0x5b90273198aa65e1, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v1_5 value 0x5b90274ce29f59ad, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v1_6 value 0x5b90272b2950b69b, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v1_7 value 0x5b90271ba583df0b, mask 0xffffffffffffffff
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0xa47 value 0xa47
[info] opname=rd
[notice]Committing instruction "LUI x23, 2631" at 0x80011cf4=>[0]0x80011cf4 (0xa47bb7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011cf4 mem-ID=0 size=4 element-size=4 type=Instruction data=b77ba400
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011cf4 end_addr=0x80011cf7
[info]current dest entropy:1, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x23 value 0xa47000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011cf8
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xfd9 value 0xfd9
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x23, x23, -39" at 0x80011cf8=>[0]0x80011cf8 (0xfd9b8b9b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011cf8 mem-ID=0 size=4 element-size=4 type=Instruction data=9b8b9bfd
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011cf8 end_addr=0x80011cfb
[info]current source entropy:5, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x23 value 0xa46fd9, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011cfc
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xd value 0xd
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x23, x23, 0xd" at 0x80011cfc=>[0]0x80011cfc (0xdb9b93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011cfc mem-ID=0 size=4 element-size=4 type=Instruction data=939bdb00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011cfc end_addr=0x80011cff
[info]current source entropy:5, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x23 value 0x148dfb2000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011d00
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xda5 value 0xda5
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x23, x23, -603" at 0x80011d00=>[0]0x80011d00 (0xda5b8b93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011d00 mem-ID=0 size=4 element-size=4 type=Instruction data=938b5bda
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011d00 end_addr=0x80011d03
[info]current source entropy:5, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x23 value 0x148dfb1da5, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011d04
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xd value 0xd
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x23, x23, 0xd" at 0x80011d04=>[0]0x80011d04 (0xdb9b93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011d04 mem-ID=0 size=4 element-size=4 type=Instruction data=939bdb00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011d04 end_addr=0x80011d07
[info]current source entropy:5, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x23 value 0x291bf63b4a000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011d08
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x8f9 value 0x8f9
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x23, x23, -1799" at 0x80011d08=>[0]0x80011d08 (0x8f9b8b93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011d08 mem-ID=0 size=4 element-size=4 type=Instruction data=938b9b8f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011d08 end_addr=0x80011d0b
[info]current source entropy:5, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x23 value 0x291bf63b498f9, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011d0c
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xe value 0xe
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x23, x23, 0xe" at 0x80011d0c=>[0]0x80011d0c (0xeb9b93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011d0c mem-ID=0 size=4 element-size=4 type=Instruction data=939beb00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011d0c end_addr=0x80011d0f
[info]current source entropy:5, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x23 value 0xa46fd8ed263e4000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011d10
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xd73 value 0xd73
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x23, x23, -653" at 0x80011d10=>[0]0x80011d10 (0xd73b8b93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011d10 mem-ID=0 size=4 element-size=4 type=Instruction data=938b3bd7
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011d10 end_addr=0x80011d13
[info]current source entropy:5, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x23 value 0xa46fd8ed263e3d73, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011d14
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : CommitInstruction
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x40513f49c8=>part 1 PA [0]0x40513f49c8 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x40513f49c8=>part 1 PA [0]0x40513f49c8 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x40513f49c8=>part 1 PA [0]0x40513f49c8 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x40513f49c8=>part 1 PA [0]0x40513f49c8 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000040513f49c8 mem-ID=0 size=2 element-size=2 type=Data data=0d2e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x40513f49c8 end_addr=0x40513f49c9
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5759ca1b02=>part 1 PA [0]0x5759ca1b02 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5759ca1b02=>part 1 PA [0]0x5759ca1b02 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5759ca1b02=>part 1 PA [0]0x5759ca1b02 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5759ca1b02=>part 1 PA [0]0x5759ca1b02 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000005759ca1b02 mem-ID=0 size=2 element-size=2 type=Data data=bfed
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5759ca1b02 end_addr=0x5759ca1b03
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1dcbb3885c=>part 1 PA [0]0x1dcbb3885c size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1dcbb3885c=>part 1 PA [0]0x1dcbb3885c size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1dcbb3885c=>part 1 PA [0]0x1dcbb3885c size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1dcbb3885c=>part 1 PA [0]0x1dcbb3885c size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001dcbb3885c mem-ID=0 size=2 element-size=2 type=Data data=9559
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1dcbb3885c end_addr=0x1dcbb3885d
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x51279d4c16=>part 1 PA [0]0x51279d4c16 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x51279d4c16=>part 1 PA [0]0x51279d4c16 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x51279d4c16=>part 1 PA [0]0x51279d4c16 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x51279d4c16=>part 1 PA [0]0x51279d4c16 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000051279d4c16 mem-ID=0 size=2 element-size=2 type=Data data=af9f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x51279d4c16 end_addr=0x51279d4c17
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7dde9d886e=>part 1 PA [0]0x7dde9d886e size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7dde9d886e=>part 1 PA [0]0x7dde9d886e size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7dde9d886e=>part 1 PA [0]0x7dde9d886e size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7dde9d886e=>part 1 PA [0]0x7dde9d886e size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007dde9d886e mem-ID=0 size=2 element-size=2 type=Data data=5ce2
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7dde9d886e end_addr=0x7dde9d886f
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2fde0a8c26=>part 1 PA [0]0x2fde0a8c26 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2fde0a8c26=>part 1 PA [0]0x2fde0a8c26 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2fde0a8c26=>part 1 PA [0]0x2fde0a8c26 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2fde0a8c26=>part 1 PA [0]0x2fde0a8c26 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000002fde0a8c26 mem-ID=0 size=2 element-size=2 type=Data data=111d
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2fde0a8c26 end_addr=0x2fde0a8c27
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x10f4c3c06a=>part 1 PA [0]0x10f4c3c06a size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x10f4c3c06a=>part 1 PA [0]0x10f4c3c06a size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x10f4c3c06a=>part 1 PA [0]0x10f4c3c06a size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x10f4c3c06a=>part 1 PA [0]0x10f4c3c06a size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000010f4c3c06a mem-ID=0 size=2 element-size=2 type=Data data=9b69
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x10f4c3c06a end_addr=0x10f4c3c06b
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x24b1537fcc=>part 1 PA [0]0x24b1537fcc size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x24b1537fcc=>part 1 PA [0]0x24b1537fcc size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x24b1537fcc=>part 1 PA [0]0x24b1537fcc size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x24b1537fcc=>part 1 PA [0]0x24b1537fcc size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000024b1537fcc mem-ID=0 size=2 element-size=2 type=Data data=d1f4
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x24b1537fcc end_addr=0x24b1537fcd
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x74cbaabfd2=>part 1 PA [0]0x74cbaabfd2 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x74cbaabfd2=>part 1 PA [0]0x74cbaabfd2 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x74cbaabfd2=>part 1 PA [0]0x74cbaabfd2 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x74cbaabfd2=>part 1 PA [0]0x74cbaabfd2 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000074cbaabfd2 mem-ID=0 size=2 element-size=2 type=Data data=adc0
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x74cbaabfd2 end_addr=0x74cbaabfd3
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2c5428c15a=>part 1 PA [0]0x2c5428c15a size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2c5428c15a=>part 1 PA [0]0x2c5428c15a size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2c5428c15a=>part 1 PA [0]0x2c5428c15a size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2c5428c15a=>part 1 PA [0]0x2c5428c15a size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000002c5428c15a mem-ID=0 size=2 element-size=2 type=Data data=9751
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2c5428c15a end_addr=0x2c5428c15b
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2ff39347bc=>part 1 PA [0]0x2ff39347bc size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2ff39347bc=>part 1 PA [0]0x2ff39347bc size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2ff39347bc=>part 1 PA [0]0x2ff39347bc size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2ff39347bc=>part 1 PA [0]0x2ff39347bc size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000002ff39347bc mem-ID=0 size=2 element-size=2 type=Data data=8070
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2ff39347bc end_addr=0x2ff39347bd
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7ea318e930=>part 1 PA [0]0x7ea318e930 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7ea318e930=>part 1 PA [0]0x7ea318e930 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7ea318e930=>part 1 PA [0]0x7ea318e930 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7ea318e930=>part 1 PA [0]0x7ea318e930 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007ea318e930 mem-ID=0 size=2 element-size=2 type=Data data=78da
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7ea318e930 end_addr=0x7ea318e931
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1ebee8a354=>part 1 PA [0]0x1ebee8a354 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1ebee8a354=>part 1 PA [0]0x1ebee8a354 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1ebee8a354=>part 1 PA [0]0x1ebee8a354 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1ebee8a354=>part 1 PA [0]0x1ebee8a354 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001ebee8a354 mem-ID=0 size=2 element-size=2 type=Data data=0d00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1ebee8a354 end_addr=0x1ebee8a355
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3a08dd9720=>part 1 PA [0]0x3a08dd9720 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3a08dd9720=>part 1 PA [0]0x3a08dd9720 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3a08dd9720=>part 1 PA [0]0x3a08dd9720 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3a08dd9720=>part 1 PA [0]0x3a08dd9720 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000003a08dd9720 mem-ID=0 size=2 element-size=2 type=Data data=74b5
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3a08dd9720 end_addr=0x3a08dd9721
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x184f8ef40e=>part 1 PA [0]0x184f8ef40e size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x184f8ef40e=>part 1 PA [0]0x184f8ef40e size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x184f8ef40e=>part 1 PA [0]0x184f8ef40e size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x184f8ef40e=>part 1 PA [0]0x184f8ef40e size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000184f8ef40e mem-ID=0 size=2 element-size=2 type=Data data=eb84
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x184f8ef40e end_addr=0x184f8ef40f
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x8cbc21c7e=>part 1 PA [0]0x8cbc21c7e size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x8cbc21c7e=>part 1 PA [0]0x8cbc21c7e size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x8cbc21c7e=>part 1 PA [0]0x8cbc21c7e size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x8cbc21c7e=>part 1 PA [0]0x8cbc21c7e size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000008cbc21c7e mem-ID=0 size=2 element-size=2 type=Data data=6c29
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8cbc21c7e end_addr=0x8cbc21c7f
[notice]Committing instruction "VSOXEI64.V v10, x23, v0, Unmasked" at 0x80011d14=>[0]0x80011d14 (0xe0bf527) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011d14 mem-ID=0 size=4 element-size=4 type=Instruction data=27f50b0e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011d14 end_addr=0x80011d17
[info]current source entropy:5, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011d18
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x40513f49c8
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x5759ca1b02
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x1dcbb3885c
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x51279d4c16
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x7dde9d886e
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x2fde0a8c26
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x10f4c3c06a
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x24b1537fcc
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x74cbaabfd2
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x2c5428c15a
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x2ff39347bc
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x7ea318e930
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x1ebee8a354
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x3a08dd9720
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x184f8ef40e
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x8cbc21c7e
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : RegisterReservation
[info]{RegisterReserver::UnreserveRegister} Unreserve register: v0, access: Write, reserve type: User
[info]{GenSequenceAgent::RegisterReservation} register reservation do? 0 reg v0 attrs Write is reserved? 0
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : RegisterReservation
[info]{RegisterReserver::UnreserveRegister} Unreserve register: v1, access: Write, reserve type: User
[info]{GenSequenceAgent::RegisterReservation} register reservation do? 0 reg v1 attrs Write is reserved? 0
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : RegisterReservation
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x23, access: Write, reserve type: User
[info]{GenSequenceAgent::RegisterReservation} register reservation do? 0 reg x23 attrs Write is reserved? 0
[notice]GenQueryAgent::HandleQuery : InstructionRecord
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 3
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 9
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]Generating: VSOXEI8.V##RISCV
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[debug]choice tree name: Data alignment choice name: Aligned set weight: 50
[debug]choice tree name: Data alignment choice name: Unaligned set weight: 14
[info] opname=vs3
[info]Operand vs3 No Dependency constraint
[info] opname=vm
[info] opname=LoadStore-rs1-vs2
[notice]Operand : LoadStore-rs1-vs2 mask 0x0 value 0x0
[info]Operand rs1 No Dependency constraint
[info]Operand vs2 No Dependency constraint
[notice]{VectorIndexedLoadStoreOperand::GenerateWithPreamble} generated target address 0x5c4ec894b2 alignment 2 data size 2 base value 0x5c4ec893c9
[info]{AddressingOperand::Generate} generated with preamble
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} preventing all data page faults.
[notice]{DataBlock::Setup} generate data block start address...0x6dec1675c0 with size:64 and align:64
[notice]{DataBlock::Setup} allocate memory for value:0xe9 size:0x1 Big endian:0x0 to memory:0x6dec1675c0 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000006dec1675c0 mem-ID=0 size=1 element-size=1 type=Data data=e9
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6dec1675c0 end_addr=0x6dec1675c0
[notice]{DataBlock::Setup} allocate memory for value:0x55 size:0x1 Big endian:0x0 to memory:0x6dec1675c1 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000006dec1675c1 mem-ID=0 size=1 element-size=1 type=Data data=55
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6dec1675c1 end_addr=0x6dec1675c1
[notice]{DataBlock::Setup} allocate memory for value:0x93 size:0x1 Big endian:0x0 to memory:0x6dec1675c2 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000006dec1675c2 mem-ID=0 size=1 element-size=1 type=Data data=93
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6dec1675c2 end_addr=0x6dec1675c2
[notice]{DataBlock::Setup} allocate memory for value:0xd size:0x1 Big endian:0x0 to memory:0x6dec1675c3 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000006dec1675c3 mem-ID=0 size=1 element-size=1 type=Data data=0d
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6dec1675c3 end_addr=0x6dec1675c3
[notice]{DataBlock::Setup} allocate memory for value:0x35 size:0x1 Big endian:0x0 to memory:0x6dec1675c4 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000006dec1675c4 mem-ID=0 size=1 element-size=1 type=Data data=35
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6dec1675c4 end_addr=0x6dec1675c4
[notice]{DataBlock::Setup} allocate memory for value:0x1d size:0x1 Big endian:0x0 to memory:0x6dec1675c5 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000006dec1675c5 mem-ID=0 size=1 element-size=1 type=Data data=1d
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6dec1675c5 end_addr=0x6dec1675c5
[notice]{DataBlock::Setup} allocate memory for value:0xdf size:0x1 Big endian:0x0 to memory:0x6dec1675c6 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000006dec1675c6 mem-ID=0 size=1 element-size=1 type=Data data=df
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6dec1675c6 end_addr=0x6dec1675c6
[notice]{DataBlock::Setup} allocate memory for value:0x9 size:0x1 Big endian:0x0 to memory:0x6dec1675c7 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000006dec1675c7 mem-ID=0 size=1 element-size=1 type=Data data=09
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6dec1675c7 end_addr=0x6dec1675c7
[notice]{DataBlock::Setup} allocate memory for value:0x6f size:0x1 Big endian:0x0 to memory:0x6dec1675c8 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000006dec1675c8 mem-ID=0 size=1 element-size=1 type=Data data=6f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6dec1675c8 end_addr=0x6dec1675c8
[notice]{DataBlock::Setup} allocate memory for value:0x53 size:0x1 Big endian:0x0 to memory:0x6dec1675c9 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000006dec1675c9 mem-ID=0 size=1 element-size=1 type=Data data=53
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6dec1675c9 end_addr=0x6dec1675c9
[notice]{DataBlock::Setup} allocate memory for value:0x3b size:0x1 Big endian:0x0 to memory:0x6dec1675ca bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000006dec1675ca mem-ID=0 size=1 element-size=1 type=Data data=3b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6dec1675ca end_addr=0x6dec1675ca
[notice]{DataBlock::Setup} allocate memory for value:0xd3 size:0x1 Big endian:0x0 to memory:0x6dec1675cb bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000006dec1675cb mem-ID=0 size=1 element-size=1 type=Data data=d3
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6dec1675cb end_addr=0x6dec1675cb
[notice]{DataBlock::Setup} allocate memory for value:0x8f size:0x1 Big endian:0x0 to memory:0x6dec1675cc bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000006dec1675cc mem-ID=0 size=1 element-size=1 type=Data data=8f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6dec1675cc end_addr=0x6dec1675cc
[notice]{DataBlock::Setup} allocate memory for value:0xd9 size:0x1 Big endian:0x0 to memory:0x6dec1675cd bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000006dec1675cd mem-ID=0 size=1 element-size=1 type=Data data=d9
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6dec1675cd end_addr=0x6dec1675cd
[notice]{DataBlock::Setup} allocate memory for value:0x11 size:0x1 Big endian:0x0 to memory:0x6dec1675ce bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000006dec1675ce mem-ID=0 size=1 element-size=1 type=Data data=11
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6dec1675ce end_addr=0x6dec1675ce
[notice]{DataBlock::Setup} allocate memory for value:0x2f size:0x1 Big endian:0x0 to memory:0x6dec1675cf bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000006dec1675cf mem-ID=0 size=1 element-size=1 type=Data data=2f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6dec1675cf end_addr=0x6dec1675cf
[notice]{DataBlock::Setup} allocate memory for value:0xef size:0x1 Big endian:0x0 to memory:0x6dec1675d0 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000006dec1675d0 mem-ID=0 size=1 element-size=1 type=Data data=ef
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6dec1675d0 end_addr=0x6dec1675d0
[notice]{DataBlock::Setup} allocate memory for value:0xa7 size:0x1 Big endian:0x0 to memory:0x6dec1675d1 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000006dec1675d1 mem-ID=0 size=1 element-size=1 type=Data data=a7
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6dec1675d1 end_addr=0x6dec1675d1
[notice]{DataBlock::Setup} allocate memory for value:0x94 size:0x1 Big endian:0x0 to memory:0x6dec1675d2 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000006dec1675d2 mem-ID=0 size=1 element-size=1 type=Data data=94
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6dec1675d2 end_addr=0x6dec1675d2
[notice]{DataBlock::Setup} allocate memory for value:0x5f size:0x1 Big endian:0x0 to memory:0x6dec1675d3 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000006dec1675d3 mem-ID=0 size=1 element-size=1 type=Data data=5f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6dec1675d3 end_addr=0x6dec1675d3
[notice]{DataBlock::Setup} allocate memory for value:0x1d size:0x1 Big endian:0x0 to memory:0x6dec1675d4 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000006dec1675d4 mem-ID=0 size=1 element-size=1 type=Data data=1d
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6dec1675d4 end_addr=0x6dec1675d4
[notice]{DataBlock::Setup} allocate memory for value:0x55 size:0x1 Big endian:0x0 to memory:0x6dec1675d5 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000006dec1675d5 mem-ID=0 size=1 element-size=1 type=Data data=55
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6dec1675d5 end_addr=0x6dec1675d5
[notice]{DataBlock::Setup} allocate memory for value:0xd2 size:0x1 Big endian:0x0 to memory:0x6dec1675d6 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000006dec1675d6 mem-ID=0 size=1 element-size=1 type=Data data=d2
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6dec1675d6 end_addr=0x6dec1675d6
[notice]{DataBlock::Setup} allocate memory for value:0x99 size:0x1 Big endian:0x0 to memory:0x6dec1675d7 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000006dec1675d7 mem-ID=0 size=1 element-size=1 type=Data data=99
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6dec1675d7 end_addr=0x6dec1675d7
[notice]{DataBlock::Setup} allocate memory for value:0x1c size:0x1 Big endian:0x0 to memory:0x6dec1675d8 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000006dec1675d8 mem-ID=0 size=1 element-size=1 type=Data data=1c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6dec1675d8 end_addr=0x6dec1675d8
[notice]{DataBlock::Setup} allocate memory for value:0xc size:0x1 Big endian:0x0 to memory:0x6dec1675d9 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000006dec1675d9 mem-ID=0 size=1 element-size=1 type=Data data=0c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6dec1675d9 end_addr=0x6dec1675d9
[notice]{DataBlock::Setup} allocate memory for value:0x7c size:0x1 Big endian:0x0 to memory:0x6dec1675da bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000006dec1675da mem-ID=0 size=1 element-size=1 type=Data data=7c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6dec1675da end_addr=0x6dec1675da
[notice]{DataBlock::Setup} allocate memory for value:0x95 size:0x1 Big endian:0x0 to memory:0x6dec1675db bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000006dec1675db mem-ID=0 size=1 element-size=1 type=Data data=95
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6dec1675db end_addr=0x6dec1675db
[notice]{DataBlock::Setup} allocate memory for value:0x23 size:0x1 Big endian:0x0 to memory:0x6dec1675dc bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000006dec1675dc mem-ID=0 size=1 element-size=1 type=Data data=23
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6dec1675dc end_addr=0x6dec1675dc
[notice]{DataBlock::Setup} allocate memory for value:0x5d size:0x1 Big endian:0x0 to memory:0x6dec1675dd bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000006dec1675dd mem-ID=0 size=1 element-size=1 type=Data data=5d
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6dec1675dd end_addr=0x6dec1675dd
[notice]{DataBlock::Setup} allocate memory for value:0x3d size:0x1 Big endian:0x0 to memory:0x6dec1675de bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000006dec1675de mem-ID=0 size=1 element-size=1 type=Data data=3d
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6dec1675de end_addr=0x6dec1675de
[notice]{DataBlock::Setup} allocate memory for value:0xde size:0x1 Big endian:0x0 to memory:0x6dec1675df bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000006dec1675df mem-ID=0 size=1 element-size=1 type=Data data=de
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6dec1675df end_addr=0x6dec1675df
[notice]{DataBlock::Setup} allocate memory for value:0x45 size:0x1 Big endian:0x0 to memory:0x6dec1675e0 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000006dec1675e0 mem-ID=0 size=1 element-size=1 type=Data data=45
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6dec1675e0 end_addr=0x6dec1675e0
[notice]{DataBlock::Setup} allocate memory for value:0xd6 size:0x1 Big endian:0x0 to memory:0x6dec1675e1 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000006dec1675e1 mem-ID=0 size=1 element-size=1 type=Data data=d6
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6dec1675e1 end_addr=0x6dec1675e1
[notice]{DataBlock::Setup} allocate memory for value:0x4f size:0x1 Big endian:0x0 to memory:0x6dec1675e2 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000006dec1675e2 mem-ID=0 size=1 element-size=1 type=Data data=4f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6dec1675e2 end_addr=0x6dec1675e2
[notice]{DataBlock::Setup} allocate memory for value:0x65 size:0x1 Big endian:0x0 to memory:0x6dec1675e3 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000006dec1675e3 mem-ID=0 size=1 element-size=1 type=Data data=65
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6dec1675e3 end_addr=0x6dec1675e3
[notice]{DataBlock::Setup} allocate memory for value:0xf8 size:0x1 Big endian:0x0 to memory:0x6dec1675e4 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000006dec1675e4 mem-ID=0 size=1 element-size=1 type=Data data=f8
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6dec1675e4 end_addr=0x6dec1675e4
[notice]{DataBlock::Setup} allocate memory for value:0x3d size:0x1 Big endian:0x0 to memory:0x6dec1675e5 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000006dec1675e5 mem-ID=0 size=1 element-size=1 type=Data data=3d
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6dec1675e5 end_addr=0x6dec1675e5
[notice]{DataBlock::Setup} allocate memory for value:0x6e size:0x1 Big endian:0x0 to memory:0x6dec1675e6 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000006dec1675e6 mem-ID=0 size=1 element-size=1 type=Data data=6e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6dec1675e6 end_addr=0x6dec1675e6
[notice]{DataBlock::Setup} allocate memory for value:0xcd size:0x1 Big endian:0x0 to memory:0x6dec1675e7 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000006dec1675e7 mem-ID=0 size=1 element-size=1 type=Data data=cd
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6dec1675e7 end_addr=0x6dec1675e7
[notice]{DataBlock::Setup} allocate memory for value:0x2c size:0x1 Big endian:0x0 to memory:0x6dec1675e8 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000006dec1675e8 mem-ID=0 size=1 element-size=1 type=Data data=2c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6dec1675e8 end_addr=0x6dec1675e8
[notice]{DataBlock::Setup} allocate memory for value:0xb3 size:0x1 Big endian:0x0 to memory:0x6dec1675e9 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000006dec1675e9 mem-ID=0 size=1 element-size=1 type=Data data=b3
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6dec1675e9 end_addr=0x6dec1675e9
[notice]{DataBlock::Setup} allocate memory for value:0xb3 size:0x1 Big endian:0x0 to memory:0x6dec1675ea bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000006dec1675ea mem-ID=0 size=1 element-size=1 type=Data data=b3
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6dec1675ea end_addr=0x6dec1675ea
[notice]{DataBlock::Setup} allocate memory for value:0x8 size:0x1 Big endian:0x0 to memory:0x6dec1675eb bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000006dec1675eb mem-ID=0 size=1 element-size=1 type=Data data=08
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6dec1675eb end_addr=0x6dec1675eb
[notice]{DataBlock::Setup} allocate memory for value:0x8a size:0x1 Big endian:0x0 to memory:0x6dec1675ec bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000006dec1675ec mem-ID=0 size=1 element-size=1 type=Data data=8a
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6dec1675ec end_addr=0x6dec1675ec
[notice]{DataBlock::Setup} allocate memory for value:0xcc size:0x1 Big endian:0x0 to memory:0x6dec1675ed bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000006dec1675ed mem-ID=0 size=1 element-size=1 type=Data data=cc
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6dec1675ed end_addr=0x6dec1675ed
[notice]{DataBlock::Setup} allocate memory for value:0x44 size:0x1 Big endian:0x0 to memory:0x6dec1675ee bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000006dec1675ee mem-ID=0 size=1 element-size=1 type=Data data=44
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6dec1675ee end_addr=0x6dec1675ee
[notice]{DataBlock::Setup} allocate memory for value:0xd size:0x1 Big endian:0x0 to memory:0x6dec1675ef bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000006dec1675ef mem-ID=0 size=1 element-size=1 type=Data data=0d
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6dec1675ef end_addr=0x6dec1675ef
[notice]{DataBlock::Setup} allocate memory for value:0xe size:0x1 Big endian:0x0 to memory:0x6dec1675f0 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000006dec1675f0 mem-ID=0 size=1 element-size=1 type=Data data=0e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6dec1675f0 end_addr=0x6dec1675f0
[notice]{DataBlock::Setup} allocate memory for value:0x7f size:0x1 Big endian:0x0 to memory:0x6dec1675f1 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000006dec1675f1 mem-ID=0 size=1 element-size=1 type=Data data=7f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6dec1675f1 end_addr=0x6dec1675f1
[notice]{DataBlock::Setup} allocate memory for value:0xc3 size:0x1 Big endian:0x0 to memory:0x6dec1675f2 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000006dec1675f2 mem-ID=0 size=1 element-size=1 type=Data data=c3
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6dec1675f2 end_addr=0x6dec1675f2
[notice]{DataBlock::Setup} allocate memory for value:0x30 size:0x1 Big endian:0x0 to memory:0x6dec1675f3 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000006dec1675f3 mem-ID=0 size=1 element-size=1 type=Data data=30
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6dec1675f3 end_addr=0x6dec1675f3
[notice]{DataBlock::Setup} allocate memory for value:0x47 size:0x1 Big endian:0x0 to memory:0x6dec1675f4 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000006dec1675f4 mem-ID=0 size=1 element-size=1 type=Data data=47
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6dec1675f4 end_addr=0x6dec1675f4
[notice]{DataBlock::Setup} allocate memory for value:0x7c size:0x1 Big endian:0x0 to memory:0x6dec1675f5 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000006dec1675f5 mem-ID=0 size=1 element-size=1 type=Data data=7c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6dec1675f5 end_addr=0x6dec1675f5
[notice]{DataBlock::Setup} allocate memory for value:0xa0 size:0x1 Big endian:0x0 to memory:0x6dec1675f6 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000006dec1675f6 mem-ID=0 size=1 element-size=1 type=Data data=a0
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6dec1675f6 end_addr=0x6dec1675f6
[notice]{DataBlock::Setup} allocate memory for value:0xa7 size:0x1 Big endian:0x0 to memory:0x6dec1675f7 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000006dec1675f7 mem-ID=0 size=1 element-size=1 type=Data data=a7
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6dec1675f7 end_addr=0x6dec1675f7
[notice]{DataBlock::Setup} allocate memory for value:0xc size:0x1 Big endian:0x0 to memory:0x6dec1675f8 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000006dec1675f8 mem-ID=0 size=1 element-size=1 type=Data data=0c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6dec1675f8 end_addr=0x6dec1675f8
[notice]{DataBlock::Setup} allocate memory for value:0xbf size:0x1 Big endian:0x0 to memory:0x6dec1675f9 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000006dec1675f9 mem-ID=0 size=1 element-size=1 type=Data data=bf
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6dec1675f9 end_addr=0x6dec1675f9
[notice]{DataBlock::Setup} allocate memory for value:0xc9 size:0x1 Big endian:0x0 to memory:0x6dec1675fa bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000006dec1675fa mem-ID=0 size=1 element-size=1 type=Data data=c9
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6dec1675fa end_addr=0x6dec1675fa
[notice]{DataBlock::Setup} allocate memory for value:0xdd size:0x1 Big endian:0x0 to memory:0x6dec1675fb bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000006dec1675fb mem-ID=0 size=1 element-size=1 type=Data data=dd
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6dec1675fb end_addr=0x6dec1675fb
[notice]{DataBlock::Setup} allocate memory for value:0x67 size:0x1 Big endian:0x0 to memory:0x6dec1675fc bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000006dec1675fc mem-ID=0 size=1 element-size=1 type=Data data=67
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6dec1675fc end_addr=0x6dec1675fc
[notice]{DataBlock::Setup} allocate memory for value:0x7f size:0x1 Big endian:0x0 to memory:0x6dec1675fd bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000006dec1675fd mem-ID=0 size=1 element-size=1 type=Data data=7f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6dec1675fd end_addr=0x6dec1675fd
[notice]{DataBlock::Setup} allocate memory for value:0x8c size:0x1 Big endian:0x0 to memory:0x6dec1675fe bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000006dec1675fe mem-ID=0 size=1 element-size=1 type=Data data=8c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6dec1675fe end_addr=0x6dec1675fe
[notice]{DataBlock::Setup} allocate memory for value:0x74 size:0x1 Big endian:0x0 to memory:0x6dec1675ff bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000006dec1675ff mem-ID=0 size=1 element-size=1 type=Data data=74
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6dec1675ff end_addr=0x6dec1675ff
[notice]{DataBlock::Clear} data units are cleared!
[info]{RegisterReserver::ReserveRegister} Reserving register: v15, access: Write, reserve type: User
[info]{Generator::AddLoadRegisterAmbleRequests} register v15 should be reserved now: 1
[info]{RegisterReserver::ReserveRegister} Reserving register: x23, access: Write, reserve type: User
[info]{Generator::AddLoadRegisterAmbleRequests} register x23 should be reserved now: 1
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x6dec value 0x6dec
[info] opname=rd
[notice]Committing instruction "LUI x1, 28140" at 0x80011d18=>[0]0x80011d18 (0x6dec0b7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011d18 mem-ID=0 size=4 element-size=4 type=Instruction data=b7c0de06
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011d18 end_addr=0x80011d1b
[info]current dest entropy:1, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x1 value 0x6dec000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011d1c
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x167 value 0x167
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x1, x1, 359" at 0x80011d1c=>[0]0x80011d1c (0x1670809b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011d1c mem-ID=0 size=4 element-size=4 type=Instruction data=9b807016
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011d1c end_addr=0x80011d1f
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x1 value 0x6dec167, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011d20
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x1, x1, 0xc" at 0x80011d20=>[0]0x80011d20 (0xc09093) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011d20 mem-ID=0 size=4 element-size=4 type=Instruction data=9390c000
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011d20 end_addr=0x80011d23
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x1 value 0x6dec167000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011d24
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x5c0 value 0x5c0
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x1, x1, 1472" at 0x80011d24=>[0]0x80011d24 (0x5c008093) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011d24 mem-ID=0 size=4 element-size=4 type=Instruction data=9380005c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011d24 end_addr=0x80011d27
[notice]retire source stage: 15, access: 0x15, size: 1, type: 0
[info]current source entropy:5, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x1 value 0x6dec1675c0, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011d28
[notice]Generating: VL1RE8.V##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[debug]choice tree name: Data alignment choice name: Aligned set weight: 50
[debug]choice tree name: Data alignment choice name: Unaligned set weight: 14
[info]constraint already forced, ignore reservation check
[info] opname=vd
[info] opname=LoadStore-rs1
[notice]Operand : LoadStore-rs1 mask 0x0 value 0x0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x0=>part 1 PA [0]0x0 size=1, part 2 PA [0]0x0 size=0
[notice]Committing instruction "VL1RE8.V v15, x1" at 0x80011d28=>[0]0x80011d28 (0x2808787) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011d28 mem-ID=0 size=4 element-size=4 type=Instruction data=87878002
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011d28 end_addr=0x80011d2b
[info]current source entropy:5, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011d2c
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v15_0 value 0x9df1d350d9355e9, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v15_1 value 0x2f11d98fd33b536f, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v15_2 value 0x99d2551d5f94a7ef, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v15_3 value 0xde3d5d23957c0c1c, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v15_4 value 0xcd6e3df8654fd645, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v15_5 value 0xd44cc8a08b3b32c, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v15_6 value 0xa7a07c4730c37f0e, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v15_7 value 0x748c7f67ddc9bf0c, mask 0xffffffffffffffff
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x5c4f value 0x5c4f
[info] opname=rd
[notice]Committing instruction "LUI x23, 23631" at 0x80011d2c=>[0]0x80011d2c (0x5c4fbb7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011d2c mem-ID=0 size=4 element-size=4 type=Instruction data=b7fbc405
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011d2c end_addr=0x80011d2f
[info]current dest entropy:1, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x23 value 0x5c4f000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011d30
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xc89 value 0xc89
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x23, x23, -887" at 0x80011d30=>[0]0x80011d30 (0xc89b8b9b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011d30 mem-ID=0 size=4 element-size=4 type=Instruction data=9b8b9bc8
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011d30 end_addr=0x80011d33
[info]current source entropy:5, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x23 value 0x5c4ec89, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011d34
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x23, x23, 0xc" at 0x80011d34=>[0]0x80011d34 (0xcb9b93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011d34 mem-ID=0 size=4 element-size=4 type=Instruction data=939bcb00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011d34 end_addr=0x80011d37
[info]current source entropy:5, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x23 value 0x5c4ec89000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011d38
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x3c9 value 0x3c9
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x23, x23, 969" at 0x80011d38=>[0]0x80011d38 (0x3c9b8b93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011d38 mem-ID=0 size=4 element-size=4 type=Instruction data=938b9b3c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011d38 end_addr=0x80011d3b
[info]current source entropy:5, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x23 value 0x5c4ec893c9, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011d3c
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : CommitInstruction
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5c4ec894b2=>part 1 PA [0]0x5c4ec894b2 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5c4ec894b2=>part 1 PA [0]0x5c4ec894b2 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5c4ec894b2=>part 1 PA [0]0x5c4ec894b2 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5c4ec894b2=>part 1 PA [0]0x5c4ec894b2 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000005c4ec894b2 mem-ID=0 size=2 element-size=2 type=Data data=8da4
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5c4ec894b2 end_addr=0x5c4ec894b3
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5c4ec8941e=>part 1 PA [0]0x5c4ec8941e size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5c4ec8941e=>part 1 PA [0]0x5c4ec8941e size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5c4ec8941e=>part 1 PA [0]0x5c4ec8941e size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5c4ec8941e=>part 1 PA [0]0x5c4ec8941e size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000005c4ec8941e mem-ID=0 size=2 element-size=2 type=Data data=dfb3
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5c4ec8941e end_addr=0x5c4ec8941f
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5c4ec8945c=>part 1 PA [0]0x5c4ec8945c size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5c4ec8945c=>part 1 PA [0]0x5c4ec8945c size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5c4ec8945c=>part 1 PA [0]0x5c4ec8945c size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5c4ec8945c=>part 1 PA [0]0x5c4ec8945c size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000005c4ec8945c mem-ID=0 size=2 element-size=2 type=Data data=670c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5c4ec8945c end_addr=0x5c4ec8945d
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5c4ec893d6=>part 1 PA [0]0x5c4ec893d6 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5c4ec893d6=>part 1 PA [0]0x5c4ec893d6 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5c4ec893d6=>part 1 PA [0]0x5c4ec893d6 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5c4ec893d6=>part 1 PA [0]0x5c4ec893d6 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000005c4ec893d6 mem-ID=0 size=2 element-size=2 type=Data data=763d
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5c4ec893d6 end_addr=0x5c4ec893d7
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5c4ec893fe=>part 1 PA [0]0x5c4ec893fe size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5c4ec893fe=>part 1 PA [0]0x5c4ec893fe size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5c4ec893fe=>part 1 PA [0]0x5c4ec893fe size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5c4ec893fe=>part 1 PA [0]0x5c4ec893fe size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000005c4ec893fe mem-ID=0 size=2 element-size=2 type=Data data=3a34
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5c4ec893fe end_addr=0x5c4ec893ff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5c4ec893e6=>part 1 PA [0]0x5c4ec893e6 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5c4ec893e6=>part 1 PA [0]0x5c4ec893e6 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5c4ec893e6=>part 1 PA [0]0x5c4ec893e6 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5c4ec893e6=>part 1 PA [0]0x5c4ec893e6 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000005c4ec893e6 mem-ID=0 size=2 element-size=2 type=Data data=1da6
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5c4ec893e6 end_addr=0x5c4ec893e7
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5c4ec894a8=>part 1 PA [0]0x5c4ec894a8 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5c4ec894a8=>part 1 PA [0]0x5c4ec894a8 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5c4ec894a8=>part 1 PA [0]0x5c4ec894a8 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5c4ec894a8=>part 1 PA [0]0x5c4ec894a8 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000005c4ec894a8 mem-ID=0 size=2 element-size=2 type=Data data=8c87
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5c4ec894a8 end_addr=0x5c4ec894a9
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5c4ec893d2=>part 1 PA [0]0x5c4ec893d2 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5c4ec893d2=>part 1 PA [0]0x5c4ec893d2 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5c4ec893d2=>part 1 PA [0]0x5c4ec893d2 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5c4ec893d2=>part 1 PA [0]0x5c4ec893d2 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000005c4ec893d2 mem-ID=0 size=2 element-size=2 type=Data data=3f9a
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5c4ec893d2 end_addr=0x5c4ec893d3
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5c4ec89438=>part 1 PA [0]0x5c4ec89438 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5c4ec89438=>part 1 PA [0]0x5c4ec89438 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5c4ec89438=>part 1 PA [0]0x5c4ec89438 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5c4ec89438=>part 1 PA [0]0x5c4ec89438 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000005c4ec89438 mem-ID=0 size=2 element-size=2 type=Data data=ef2f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5c4ec89438 end_addr=0x5c4ec89439
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5c4ec8941c=>part 1 PA [0]0x5c4ec8941c size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5c4ec8941c=>part 1 PA [0]0x5c4ec8941c size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5c4ec8941c=>part 1 PA [0]0x5c4ec8941c size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5c4ec8941c=>part 1 PA [0]0x5c4ec8941c size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000005c4ec8941c mem-ID=0 size=2 element-size=2 type=Data data=9def
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5c4ec8941c end_addr=0x5c4ec8941d
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5c4ec89404=>part 1 PA [0]0x5c4ec89404 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5c4ec89404=>part 1 PA [0]0x5c4ec89404 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5c4ec89404=>part 1 PA [0]0x5c4ec89404 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5c4ec89404=>part 1 PA [0]0x5c4ec89404 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000005c4ec89404 mem-ID=0 size=2 element-size=2 type=Data data=48be
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5c4ec89404 end_addr=0x5c4ec89405
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5c4ec8949c=>part 1 PA [0]0x5c4ec8949c size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5c4ec8949c=>part 1 PA [0]0x5c4ec8949c size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5c4ec8949c=>part 1 PA [0]0x5c4ec8949c size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5c4ec8949c=>part 1 PA [0]0x5c4ec8949c size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000005c4ec8949c mem-ID=0 size=2 element-size=2 type=Data data=33d9
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5c4ec8949c end_addr=0x5c4ec8949d
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5c4ec89458=>part 1 PA [0]0x5c4ec89458 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5c4ec89458=>part 1 PA [0]0x5c4ec89458 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5c4ec89458=>part 1 PA [0]0x5c4ec89458 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5c4ec89458=>part 1 PA [0]0x5c4ec89458 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000005c4ec89458 mem-ID=0 size=2 element-size=2 type=Data data=c1c7
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5c4ec89458 end_addr=0x5c4ec89459
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5c4ec894a2=>part 1 PA [0]0x5c4ec894a2 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5c4ec894a2=>part 1 PA [0]0x5c4ec894a2 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5c4ec894a2=>part 1 PA [0]0x5c4ec894a2 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5c4ec894a2=>part 1 PA [0]0x5c4ec894a2 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000005c4ec894a2 mem-ID=0 size=2 element-size=2 type=Data data=ba75
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5c4ec894a2 end_addr=0x5c4ec894a3
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5c4ec893da=>part 1 PA [0]0x5c4ec893da size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5c4ec893da=>part 1 PA [0]0x5c4ec893da size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5c4ec893da=>part 1 PA [0]0x5c4ec893da size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5c4ec893da=>part 1 PA [0]0x5c4ec893da size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000005c4ec893da mem-ID=0 size=2 element-size=2 type=Data data=ef97
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5c4ec893da end_addr=0x5c4ec893db
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5c4ec893f8=>part 1 PA [0]0x5c4ec893f8 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5c4ec893f8=>part 1 PA [0]0x5c4ec893f8 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5c4ec893f8=>part 1 PA [0]0x5c4ec893f8 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5c4ec893f8=>part 1 PA [0]0x5c4ec893f8 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000005c4ec893f8 mem-ID=0 size=2 element-size=2 type=Data data=70b1
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5c4ec893f8 end_addr=0x5c4ec893f9
[notice]Committing instruction "VSOXEI8.V v21, x23, v15, Vector result" at 0x80011d3c=>[0]0x80011d3c (0xcfb8aa7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011d3c mem-ID=0 size=4 element-size=4 type=Instruction data=a78afb0c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011d3c end_addr=0x80011d3f
[info]current source entropy:5, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011d40
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x5c4ec894b2
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x5c4ec8945c
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x5c4ec893fe
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x5c4ec894a8
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x5c4ec89404
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x5c4ec8949c
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : RegisterReservation
[info]{RegisterReserver::UnreserveRegister} Unreserve register: v15, access: Write, reserve type: User
[info]{GenSequenceAgent::RegisterReservation} register reservation do? 0 reg v15 attrs Write is reserved? 0
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : RegisterReservation
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x23, access: Write, reserve type: User
[info]{GenSequenceAgent::RegisterReservation} register reservation do? 0 reg x23 attrs Write is reserved? 0
[notice]GenQueryAgent::HandleQuery : InstructionRecord
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 3
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 9
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[info]{GenVirtualMemoryRequest::AddDetail} Size : 0x200 : GenVaRequest
[info]{GenVirtualMemoryRequest::AddDetail} Align : 0x8 : GenVaRequest
[info]{GenVirtualMemoryRequest::AddDetail} Type : D : GenVaRequest
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[notice]Generating: VSOXEI16.V##RISCV
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[debug]choice tree name: Data alignment choice name: Aligned set weight: 50
[debug]choice tree name: Data alignment choice name: Unaligned set weight: 14
[info] opname=vs3
[info]Operand vs3 No Dependency constraint
[info] opname=vm
[info] opname=LoadStore-rs1-vs2
[notice]Skipping: VSOXEI16.V##RISCV with operand error: Operand "LoadStore-rs1-vs2" failed to generate no-preamble
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 3
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 9
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]Generating: VLOXEI8.V##RISCV
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[debug]choice tree name: Data alignment choice name: Aligned set weight: 50
[debug]choice tree name: Data alignment choice name: Unaligned set weight: 14
[info] opname=vd
[info]Operand vd No Dependency constraint
[info] opname=vm
[info] opname=LoadStore-rs1-vs2
[info]{AddressSolver::SolveWithModes} choice: VectorIndexedMode: IndexSolutionChoices size 0x1f
[info]{AddressSolver::SolveWithModes} choice: VectorIndexedMode: IndexSolutionChoices size 0x1f
[info]{AddressSolver::SolveWithModes} choice: VectorIndexedMode: IndexSolutionChoices size 0x1f
[info]{AddressSolver::SolveWithModes} choice: VectorIndexedMode: IndexSolutionChoices size 0x1f
[info]{AddressSolver::SolveWithModes} choice: VectorIndexedMode: IndexSolutionChoices size 0x1f
[info]{AddressSolver::SolveWithModes} choice: VectorIndexedMode: IndexSolutionChoices size 0x1f
[info]{AddressSolver::SolveWithModes} choice: VectorIndexedMode: IndexSolutionChoices size 0x1f
[info]{AddressSolver::SolveWithModes} choice: VectorIndexedMode: IndexSolutionChoices size 0x1f
[info]{AddressSolver::SolveWithModes} choice: VectorIndexedMode: IndexSolutionChoices size 0x1f
[info]{AddressSolver::SolveWithModes} choice: VectorIndexedMode: IndexSolutionChoices size 0x1f
[info]{AddressSolver::SolveWithModes} choice: VectorIndexedMode: IndexSolutionChoices size 0x1f
[info]{AddressSolver::SolveWithModes} choice: VectorIndexedMode: IndexSolutionChoices size 0x1f
[info]{AddressSolver::SolveWithModes} choice: VectorIndexedMode: IndexSolutionChoices size 0x1f
[info]{ResourceDependence::GetInterDependenceConstraint} GPR, OnTarget entropy stable? 0
[notice]{LoadStoreOperand::GenerateNoPreamble} instruction: VLOXEI8.V##RISCV addressing-mode: VectorIndexedMode target address: 0x7aee5f6fbb
[info]{AddressingOperand::Generate} generated without preamble
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7aee5f6fbb=>part 1 PA [0]0x7aee5f6fbb size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7aee5f6fbb=>part 1 PA [0]0x7aee5f6fbb size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7aee5f6fbb=>part 1 PA [0]0x7aee5f6fbb size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7aee5f6fbb=>part 1 PA [0]0x7aee5f6fbb size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007aee5f6fbb mem-ID=0 size=2 element-size=2 type=Data data=56d4
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7aee5f6fbb end_addr=0x7aee5f6fbc
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7aee5f6f99=>part 1 PA [0]0x7aee5f6f99 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7aee5f6f99=>part 1 PA [0]0x7aee5f6f99 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7aee5f6f99=>part 1 PA [0]0x7aee5f6f99 size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0xb6c
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7aee5f6f99=>part 1 PA [0]0x7aee5f6f99 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007aee5f6f99 mem-ID=0 size=2 element-size=2 type=Data data=6c0b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7aee5f6f99 end_addr=0x7aee5f6f9a
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7aee5f6fdd=>part 1 PA [0]0x7aee5f6fdd size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7aee5f6fdd=>part 1 PA [0]0x7aee5f6fdd size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7aee5f6fdd=>part 1 PA [0]0x7aee5f6fdd size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7aee5f6fdd=>part 1 PA [0]0x7aee5f6fdd size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007aee5f6fdd mem-ID=0 size=2 element-size=2 type=Data data=b521
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7aee5f6fdd end_addr=0x7aee5f6fde
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7aee5f6fa3=>part 1 PA [0]0x7aee5f6fa3 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7aee5f6fa3=>part 1 PA [0]0x7aee5f6fa3 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7aee5f6fa3=>part 1 PA [0]0x7aee5f6fa3 size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x4fe6
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7aee5f6fa3=>part 1 PA [0]0x7aee5f6fa3 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007aee5f6fa3 mem-ID=0 size=2 element-size=2 type=Data data=e64f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7aee5f6fa3 end_addr=0x7aee5f6fa4
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7aee5f6f97=>part 1 PA [0]0x7aee5f6f97 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7aee5f6f97=>part 1 PA [0]0x7aee5f6f97 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7aee5f6f97=>part 1 PA [0]0x7aee5f6f97 size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateBranchPageRequest} exception type: InstructionPageFault exception name: InstructionPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x7f64
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7aee5f6f97=>part 1 PA [0]0x7aee5f6f97 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007aee5f6f97 mem-ID=0 size=2 element-size=2 type=Data data=647f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7aee5f6f97 end_addr=0x7aee5f6f98
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7aee5f703d=>part 1 PA [0]0x7aee5f703d size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7aee5f703d=>part 1 PA [0]0x7aee5f703d size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7aee5f703d=>part 1 PA [0]0x7aee5f703d size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0xaf56
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7aee5f703d=>part 1 PA [0]0x7aee5f703d size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007aee5f703d mem-ID=0 size=2 element-size=2 type=Data data=56af
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7aee5f703d end_addr=0x7aee5f703e
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7aee5f6f6d=>part 1 PA [0]0x7aee5f6f6d size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7aee5f6f6d=>part 1 PA [0]0x7aee5f6f6d size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7aee5f6f6d=>part 1 PA [0]0x7aee5f6f6d size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x91ae
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7aee5f6f6d=>part 1 PA [0]0x7aee5f6f6d size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007aee5f6f6d mem-ID=0 size=2 element-size=2 type=Data data=ae91
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7aee5f6f6d end_addr=0x7aee5f6f6e
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7aee5f7059=>part 1 PA [0]0x7aee5f7059 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7aee5f7059=>part 1 PA [0]0x7aee5f7059 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7aee5f7059=>part 1 PA [0]0x7aee5f7059 size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0xe2be
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7aee5f7059=>part 1 PA [0]0x7aee5f7059 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007aee5f7059 mem-ID=0 size=2 element-size=2 type=Data data=bee2
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7aee5f7059 end_addr=0x7aee5f705a
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7aee5f6fa8=>part 1 PA [0]0x7aee5f6fa8 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7aee5f704e=>part 1 PA [0]0x7aee5f704e size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7aee5f704e=>part 1 PA [0]0x7aee5f704e size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7aee5f704e=>part 1 PA [0]0x7aee5f704e size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateBranchPageRequest} exception type: InstructionPageFault exception name: InstructionPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0xd3d0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7aee5f704e=>part 1 PA [0]0x7aee5f704e size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007aee5f704e mem-ID=0 size=2 element-size=2 type=Data data=d0d3
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7aee5f704e end_addr=0x7aee5f704f
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7aee5f7025=>part 1 PA [0]0x7aee5f7025 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7aee5f7025=>part 1 PA [0]0x7aee5f7025 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7aee5f7025=>part 1 PA [0]0x7aee5f7025 size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x1822
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7aee5f7025=>part 1 PA [0]0x7aee5f7025 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007aee5f7025 mem-ID=0 size=2 element-size=2 type=Data data=2218
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7aee5f7025 end_addr=0x7aee5f7026
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7aee5f6fbd=>part 1 PA [0]0x7aee5f6fbd size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7aee5f6fbd=>part 1 PA [0]0x7aee5f6fbd size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7aee5f6fbd=>part 1 PA [0]0x7aee5f6fbd size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7aee5f6fbd=>part 1 PA [0]0x7aee5f6fbd size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007aee5f6fbd mem-ID=0 size=2 element-size=2 type=Data data=f2e4
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7aee5f6fbd end_addr=0x7aee5f6fbe
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7aee5f7062=>part 1 PA [0]0x7aee5f7062 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7aee5f7062=>part 1 PA [0]0x7aee5f7062 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7aee5f7062=>part 1 PA [0]0x7aee5f7062 size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x10a8
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7aee5f7062=>part 1 PA [0]0x7aee5f7062 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007aee5f7062 mem-ID=0 size=2 element-size=2 type=Data data=a810
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7aee5f7062 end_addr=0x7aee5f7063
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7aee5f703c=>part 1 PA [0]0x7aee5f703c size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7aee5f703c=>part 1 PA [0]0x7aee5f703c size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7aee5f703c=>part 1 PA [0]0x7aee5f703c size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7aee5f703c=>part 1 PA [0]0x7aee5f703c size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007aee5f703c mem-ID=0 size=2 element-size=2 type=Data data=7756
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7aee5f703c end_addr=0x7aee5f703d
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7aee5f6f6d=>part 1 PA [0]0x7aee5f6f6d size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7aee5f7059=>part 1 PA [0]0x7aee5f7059 size=2, part 2 PA [0]0x0 size=0
[notice]Committing instruction "VLOXEI8.V v19, x2, v28, Vector result" at 0x80011d40=>[0]0x80011d40 (0xdc10987) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011d40 mem-ID=0 size=4 element-size=4 type=Instruction data=8709c10d
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011d40 end_addr=0x80011d43
[info]current source entropy:6, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x3a7bf00000
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mcause value 0x4, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mepc value 0x80011d40, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mtval value 0x7aee5f6fbb, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register vstart value 0x0, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register privilege value 0x3, mask 0x3
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x3a7bf00000
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v19_0 value 0xfd57aeb86ab596da, mask 0xffffffffffffffff
[notice]{GenInstructionAgent::UpdateExceptionEvent} exception ID: 0x4 attributes: 3999231931 description: enter_m
[notice]{GenExceptionAgent::HandleException} exception ID 0x4, enter_m
[notice]VM states: PrivilegeLevel=M MODE=1 MPRV=0 TVM=0 Current Regime: VmPagingRegime Regime Type:M
[notice]{GenExceptionAgentRISCV::NeedRecoveryAddress} found ec value for mcause: 4
[notice]{GenExceptionAgentRISCV::NeedRecoveryAddress} recovery_exception set to: 0
[notice]New Exception Recorded: LoadAddrMisaligned. Exception taken to level 3.
[info]{GenInstructionAgent::ExecuteHandler} starting PC=0x3a7bf00000=>[Default]0x3a7bf00000 memory attributes: 0x3
[notice]Generator mode changed to: ReExe,Exception,NoEscape from: IssSim
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x0 value 0x3a7bf00004, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x3a7bf00080
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x12 value 0x4, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x3a7bf00084
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x12 value 0x8, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x3a7bf00088
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x12 value 0x4, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x3a7bf0008c
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x27 value 0x3a7bf0008c, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x3a7bf00090
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x27 value 0x3a7bf000a0, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x3a7bf00094
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x12 value 0x10, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x3a7bf00098
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x27 value 0x3a7bf000b0, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x3a7bf0009c
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x0 value 0x3a7bf000a0, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x3a7bf000b0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x0 value 0x3a7bf000b4, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x3a7bf00104
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x27 value 0x80011d40, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x3a7bf00108
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x27 value 0x80011d44, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x3a7bf0010c
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mepc value 0x80011d44, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x0 value 0x80011d40, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x3a7bf00110
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register privilege value 0x3, mask 0x3
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011d44
[notice]{GenInstructionAgent::UpdateExceptionEvent} exception ID: 0x4e attributes: 0 description: exit_mret
[notice]{GenExceptionAgent::HandleException} exception ID 0x4e, exit_mret
[notice]VM states: PrivilegeLevel=M MODE=1 MPRV=0 TVM=0 Current Regime: VmPagingRegime Regime Type:M
[notice]Generator mode changed to: IssSim from: ReExe,Exception,NoEscape
[notice]{GenInstructionAgent::ExceptionReturn} returned from exception to PC 0x80011d44 re-execution? 0
[notice]GenQueryAgent::HandleQuery : InstructionRecord
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 4
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 9
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[info]{GenVirtualMemoryRequest::AddDetail} Size : 0x200 : GenVaRequest
[info]{GenVirtualMemoryRequest::AddDetail} Align : 0x8 : GenVaRequest
[info]{GenVirtualMemoryRequest::AddDetail} Type : D : GenVaRequest
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[notice]Generating: VLUXEI8.V##RISCV
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[debug]choice tree name: Data alignment choice name: Aligned set weight: 50
[debug]choice tree name: Data alignment choice name: Unaligned set weight: 14
[info] opname=vd
[info]Operand vd No Dependency constraint
[info] opname=vm
[info] opname=LoadStore-rs1-vs2
[notice]Skipping: VLUXEI8.V##RISCV with operand error: Operand "LoadStore-rs1-vs2" failed to generate no-preamble
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 4
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 9
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]Generating: VSOXEI32.V##RISCV
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[debug]choice tree name: Data alignment choice name: Aligned set weight: 50
[debug]choice tree name: Data alignment choice name: Unaligned set weight: 14
[info] opname=vs3
[info]Operand vs3 No Dependency constraint
[info] opname=vm
[info] opname=LoadStore-rs1-vs2
[notice]Operand : LoadStore-rs1-vs2 mask 0x0 value 0x0
[info]Operand rs1 No Dependency constraint
[info]Operand vs2 No Dependency constraint
[notice]{VectorIndexedLoadStoreOperand::GenerateWithPreamble} generated target address 0x6eeded7d2c alignment 2 data size 2 base value 0x6e0f794505
[info]{AddressingOperand::Generate} generated with preamble
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} preventing all data page faults.
[notice]{DataBlock::Setup} generate data block start address...0x653987d100 with size:64 and align:64
[notice]{DataBlock::Setup} allocate memory for value:0xde743827 size:0x4 Big endian:0x0 to memory:0x653987d100 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000653987d100 mem-ID=0 size=4 element-size=4 type=Data data=273874de
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x653987d100 end_addr=0x653987d103
[notice]{DataBlock::Setup} allocate memory for value:0xd66e0367 size:0x4 Big endian:0x0 to memory:0x653987d104 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000653987d104 mem-ID=0 size=4 element-size=4 type=Data data=67036ed6
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x653987d104 end_addr=0x653987d107
[notice]{DataBlock::Setup} allocate memory for value:0x4b8476ab size:0x4 Big endian:0x0 to memory:0x653987d108 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000653987d108 mem-ID=0 size=4 element-size=4 type=Data data=ab76844b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x653987d108 end_addr=0x653987d10b
[notice]{DataBlock::Setup} allocate memory for value:0x4d54ec45 size:0x4 Big endian:0x0 to memory:0x653987d10c bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000653987d10c mem-ID=0 size=4 element-size=4 type=Data data=45ec544d
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x653987d10c end_addr=0x653987d10f
[notice]{DataBlock::Setup} allocate memory for value:0x60796a75 size:0x4 Big endian:0x0 to memory:0x653987d110 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000653987d110 mem-ID=0 size=4 element-size=4 type=Data data=756a7960
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x653987d110 end_addr=0x653987d113
[notice]{DataBlock::Setup} allocate memory for value:0x783f7771 size:0x4 Big endian:0x0 to memory:0x653987d114 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000653987d114 mem-ID=0 size=4 element-size=4 type=Data data=71773f78
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x653987d114 end_addr=0x653987d117
[notice]{DataBlock::Setup} allocate memory for value:0x230f845d size:0x4 Big endian:0x0 to memory:0x653987d118 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000653987d118 mem-ID=0 size=4 element-size=4 type=Data data=5d840f23
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x653987d118 end_addr=0x653987d11b
[notice]{DataBlock::Setup} allocate memory for value:0x312ee5d7 size:0x4 Big endian:0x0 to memory:0x653987d11c bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000653987d11c mem-ID=0 size=4 element-size=4 type=Data data=d7e52e31
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x653987d11c end_addr=0x653987d11f
[notice]{DataBlock::Setup} allocate memory for value:0x75dc7ea3 size:0x4 Big endian:0x0 to memory:0x653987d120 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000653987d120 mem-ID=0 size=4 element-size=4 type=Data data=a37edc75
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x653987d120 end_addr=0x653987d123
[notice]{DataBlock::Setup} allocate memory for value:0x6a6dd137 size:0x4 Big endian:0x0 to memory:0x653987d124 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000653987d124 mem-ID=0 size=4 element-size=4 type=Data data=37d16d6a
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x653987d124 end_addr=0x653987d127
[notice]{DataBlock::Setup} allocate memory for value:0xecb20dab size:0x4 Big endian:0x0 to memory:0x653987d128 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000653987d128 mem-ID=0 size=4 element-size=4 type=Data data=ab0db2ec
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x653987d128 end_addr=0x653987d12b
[notice]{DataBlock::Setup} allocate memory for value:0x5fc3db9f size:0x4 Big endian:0x0 to memory:0x653987d12c bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000653987d12c mem-ID=0 size=4 element-size=4 type=Data data=9fdbc35f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x653987d12c end_addr=0x653987d12f
[notice]{DataBlock::Setup} allocate memory for value:0x771e0705 size:0x4 Big endian:0x0 to memory:0x653987d130 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000653987d130 mem-ID=0 size=4 element-size=4 type=Data data=05071e77
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x653987d130 end_addr=0x653987d133
[notice]{DataBlock::Setup} allocate memory for value:0xa1792ff1 size:0x4 Big endian:0x0 to memory:0x653987d134 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000653987d134 mem-ID=0 size=4 element-size=4 type=Data data=f12f79a1
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x653987d134 end_addr=0x653987d137
[notice]{DataBlock::Setup} allocate memory for value:0x1f443977 size:0x4 Big endian:0x0 to memory:0x653987d138 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000653987d138 mem-ID=0 size=4 element-size=4 type=Data data=7739441f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x653987d138 end_addr=0x653987d13b
[notice]{DataBlock::Setup} allocate memory for value:0x6a2d04b3 size:0x4 Big endian:0x0 to memory:0x653987d13c bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000653987d13c mem-ID=0 size=4 element-size=4 type=Data data=b3042d6a
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x653987d13c end_addr=0x653987d13f
[notice]{DataBlock::Clear} data units are cleared!
[info]{RegisterReserver::ReserveRegister} Reserving register: v28, access: Write, reserve type: User
[info]{Generator::AddLoadRegisterAmbleRequests} register v28 should be reserved now: 1
[info]{RegisterReserver::ReserveRegister} Reserving register: x7, access: Write, reserve type: User
[info]{Generator::AddLoadRegisterAmbleRequests} register x7 should be reserved now: 1
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x653a value 0x653a
[info] opname=rd
[notice]Committing instruction "LUI x26, 25914" at 0x80011d44=>[0]0x80011d44 (0x653ad37) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011d44 mem-ID=0 size=4 element-size=4 type=Instruction data=37ad5306
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011d44 end_addr=0x80011d47
[info]current dest entropy:1, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x26 value 0x653a000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011d48
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x87d value 0x87d
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x26, x26, -1923" at 0x80011d48=>[0]0x80011d48 (0x87dd0d1b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011d48 mem-ID=0 size=4 element-size=4 type=Instruction data=1b0ddd87
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011d48 end_addr=0x80011d4b
[notice]retire source stage: 1e, access: 0xb, size: 1, type: 0
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x26 value 0x653987d, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011d4c
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x26, x26, 0xc" at 0x80011d4c=>[0]0x80011d4c (0xcd1d13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011d4c mem-ID=0 size=4 element-size=4 type=Instruction data=131dcd00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011d4c end_addr=0x80011d4f
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x26 value 0x653987d000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011d50
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x100 value 0x100
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x26, x26, 256" at 0x80011d50=>[0]0x80011d50 (0x100d0d13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011d50 mem-ID=0 size=4 element-size=4 type=Instruction data=130d0d10
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011d50 end_addr=0x80011d53
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x26 value 0x653987d100, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011d54
[notice]Generating: VL1RE8.V##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[debug]choice tree name: Data alignment choice name: Aligned set weight: 50
[debug]choice tree name: Data alignment choice name: Unaligned set weight: 14
[info]constraint already forced, ignore reservation check
[info] opname=vd
[info] opname=LoadStore-rs1
[notice]Operand : LoadStore-rs1 mask 0x0 value 0x0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x0=>part 1 PA [0]0x0 size=1, part 2 PA [0]0x0 size=0
[notice]Committing instruction "VL1RE8.V v28, x26" at 0x80011d54=>[0]0x80011d54 (0x28d0e07) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011d54 mem-ID=0 size=4 element-size=4 type=Instruction data=070e8d02
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011d54 end_addr=0x80011d57
[info]current source entropy:6, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011d58
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v28_0 value 0xd66e0367de743827, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v28_1 value 0x4d54ec454b8476ab, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v28_2 value 0x783f777160796a75, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v28_3 value 0x312ee5d7230f845d, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v28_4 value 0x6a6dd13775dc7ea3, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v28_5 value 0x5fc3db9fecb20dab, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v28_6 value 0xa1792ff1771e0705, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v28_7 value 0x6a2d04b31f443977, mask 0xffffffffffffffff
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x1b84 value 0x1b84
[info] opname=rd
[notice]Committing instruction "LUI x7, 7044" at 0x80011d58=>[0]0x80011d58 (0x1b843b7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011d58 mem-ID=0 size=4 element-size=4 type=Instruction data=b743b801
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011d58 end_addr=0x80011d5b
[info]current dest entropy:1, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x7 value 0x1b84000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011d5c
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xde5 value 0xde5
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x7, x7, -539" at 0x80011d5c=>[0]0x80011d5c (0xde53839b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011d5c mem-ID=0 size=4 element-size=4 type=Instruction data=9b8353de
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011d5c end_addr=0x80011d5f
[notice]retire source stage: 3, access: 0x1d, size: 1, type: 0
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x7 value 0x1b83de5, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011d60
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xe value 0xe
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x7, x7, 0xe" at 0x80011d60=>[0]0x80011d60 (0xe39393) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011d60 mem-ID=0 size=4 element-size=4 type=Instruction data=9393e300
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011d60 end_addr=0x80011d63
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x7 value 0x6e0f794000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011d64
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x505 value 0x505
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x7, x7, 1285" at 0x80011d64=>[0]0x80011d64 (0x50538393) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011d64 mem-ID=0 size=4 element-size=4 type=Instruction data=93835350
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011d64 end_addr=0x80011d67
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x7 value 0x6e0f794505, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011d68
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : CommitInstruction
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6eeded7d2c=>part 1 PA [0]0x6eeded7d2c size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6eeded7d2c=>part 1 PA [0]0x6eeded7d2c size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6eeded7d2c=>part 1 PA [0]0x6eeded7d2c size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6eeded7d2c=>part 1 PA [0]0x6eeded7d2c size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000006eeded7d2c mem-ID=0 size=2 element-size=2 type=Data data=d25e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6eeded7d2c end_addr=0x6eeded7d2d
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6ee5e7486c=>part 1 PA [0]0x6ee5e7486c size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6ee5e7486c=>part 1 PA [0]0x6ee5e7486c size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6ee5e7486c=>part 1 PA [0]0x6ee5e7486c size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6ee5e7486c=>part 1 PA [0]0x6ee5e7486c size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000006ee5e7486c mem-ID=0 size=2 element-size=2 type=Data data=645a
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6ee5e7486c end_addr=0x6ee5e7486d
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6e5afdbbb0=>part 1 PA [0]0x6e5afdbbb0 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6e5afdbbb0=>part 1 PA [0]0x6e5afdbbb0 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6e5afdbbb0=>part 1 PA [0]0x6e5afdbbb0 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6e5afdbbb0=>part 1 PA [0]0x6e5afdbbb0 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000006e5afdbbb0 mem-ID=0 size=2 element-size=2 type=Data data=e0ad
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6e5afdbbb0 end_addr=0x6e5afdbbb1
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6e5cce314a=>part 1 PA [0]0x6e5cce314a size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6e5cce314a=>part 1 PA [0]0x6e5cce314a size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6e5cce314a=>part 1 PA [0]0x6e5cce314a size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6e5cce314a=>part 1 PA [0]0x6e5cce314a size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000006e5cce314a mem-ID=0 size=2 element-size=2 type=Data data=ab3b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6e5cce314a end_addr=0x6e5cce314b
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6e6ff2af7a=>part 1 PA [0]0x6e6ff2af7a size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6e6ff2af7a=>part 1 PA [0]0x6e6ff2af7a size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6e6ff2af7a=>part 1 PA [0]0x6e6ff2af7a size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6e6ff2af7a=>part 1 PA [0]0x6e6ff2af7a size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000006e6ff2af7a mem-ID=0 size=2 element-size=2 type=Data data=db8f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6e6ff2af7a end_addr=0x6e6ff2af7b
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6e87b8bc76=>part 1 PA [0]0x6e87b8bc76 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6e87b8bc76=>part 1 PA [0]0x6e87b8bc76 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6e87b8bc76=>part 1 PA [0]0x6e87b8bc76 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6e87b8bc76=>part 1 PA [0]0x6e87b8bc76 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000006e87b8bc76 mem-ID=0 size=2 element-size=2 type=Data data=f9f9
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6e87b8bc76 end_addr=0x6e87b8bc77
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6e3288c962=>part 1 PA [0]0x6e3288c962 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6e3288c962=>part 1 PA [0]0x6e3288c962 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6e3288c962=>part 1 PA [0]0x6e3288c962 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6e3288c962=>part 1 PA [0]0x6e3288c962 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000006e3288c962 mem-ID=0 size=2 element-size=2 type=Data data=42dc
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6e3288c962 end_addr=0x6e3288c963
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6e40a82adc=>part 1 PA [0]0x6e40a82adc size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6e40a82adc=>part 1 PA [0]0x6e40a82adc size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6e40a82adc=>part 1 PA [0]0x6e40a82adc size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6e40a82adc=>part 1 PA [0]0x6e40a82adc size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000006e40a82adc mem-ID=0 size=2 element-size=2 type=Data data=b111
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6e40a82adc end_addr=0x6e40a82add
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6e8555c3a8=>part 1 PA [0]0x6e8555c3a8 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6e8555c3a8=>part 1 PA [0]0x6e8555c3a8 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6e8555c3a8=>part 1 PA [0]0x6e8555c3a8 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6e8555c3a8=>part 1 PA [0]0x6e8555c3a8 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000006e8555c3a8 mem-ID=0 size=2 element-size=2 type=Data data=9e6c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6e8555c3a8 end_addr=0x6e8555c3a9
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6e79e7163c=>part 1 PA [0]0x6e79e7163c size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6e79e7163c=>part 1 PA [0]0x6e79e7163c size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6e79e7163c=>part 1 PA [0]0x6e79e7163c size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6e79e7163c=>part 1 PA [0]0x6e79e7163c size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000006e79e7163c mem-ID=0 size=2 element-size=2 type=Data data=a45f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6e79e7163c end_addr=0x6e79e7163d
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6efc2b52b0=>part 1 PA [0]0x6efc2b52b0 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6efc2b52b0=>part 1 PA [0]0x6efc2b52b0 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6efc2b52b0=>part 1 PA [0]0x6efc2b52b0 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6efc2b52b0=>part 1 PA [0]0x6efc2b52b0 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000006efc2b52b0 mem-ID=0 size=2 element-size=2 type=Data data=986d
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6efc2b52b0 end_addr=0x6efc2b52b1
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6e6f3d20a4=>part 1 PA [0]0x6e6f3d20a4 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6e6f3d20a4=>part 1 PA [0]0x6e6f3d20a4 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6e6f3d20a4=>part 1 PA [0]0x6e6f3d20a4 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6e6f3d20a4=>part 1 PA [0]0x6e6f3d20a4 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000006e6f3d20a4 mem-ID=0 size=2 element-size=2 type=Data data=31f2
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6e6f3d20a4 end_addr=0x6e6f3d20a5
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6e86974c0a=>part 1 PA [0]0x6e86974c0a size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6e86974c0a=>part 1 PA [0]0x6e86974c0a size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6e86974c0a=>part 1 PA [0]0x6e86974c0a size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6e86974c0a=>part 1 PA [0]0x6e86974c0a size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000006e86974c0a mem-ID=0 size=2 element-size=2 type=Data data=5760
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6e86974c0a end_addr=0x6e86974c0b
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6eb0f274f6=>part 1 PA [0]0x6eb0f274f6 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6eb0f274f6=>part 1 PA [0]0x6eb0f274f6 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6eb0f274f6=>part 1 PA [0]0x6eb0f274f6 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6eb0f274f6=>part 1 PA [0]0x6eb0f274f6 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000006eb0f274f6 mem-ID=0 size=2 element-size=2 type=Data data=b285
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6eb0f274f6 end_addr=0x6eb0f274f7
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6e2ebd7e7c=>part 1 PA [0]0x6e2ebd7e7c size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6e2ebd7e7c=>part 1 PA [0]0x6e2ebd7e7c size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6e2ebd7e7c=>part 1 PA [0]0x6e2ebd7e7c size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6e2ebd7e7c=>part 1 PA [0]0x6e2ebd7e7c size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000006e2ebd7e7c mem-ID=0 size=2 element-size=2 type=Data data=3098
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6e2ebd7e7c end_addr=0x6e2ebd7e7d
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6e79a649b8=>part 1 PA [0]0x6e79a649b8 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6e79a649b8=>part 1 PA [0]0x6e79a649b8 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6e79a649b8=>part 1 PA [0]0x6e79a649b8 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6e79a649b8=>part 1 PA [0]0x6e79a649b8 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000006e79a649b8 mem-ID=0 size=2 element-size=2 type=Data data=49ee
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6e79a649b8 end_addr=0x6e79a649b9
[notice]Committing instruction "VSOXEI32.V v26, x7, v28, Unmasked" at 0x80011d68=>[0]0x80011d68 (0xfc3ed27) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011d68 mem-ID=0 size=4 element-size=4 type=Instruction data=27edc30f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011d68 end_addr=0x80011d6b
[info]current source entropy:6, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011d6c
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x6eeded7d2c
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x6ee5e7486c
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x6e5afdbbb0
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x6e5cce314a
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x6e6ff2af7a
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x6e87b8bc76
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x6e3288c962
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x6e40a82adc
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x6e8555c3a8
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x6e79e7163c
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x6efc2b52b0
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x6e6f3d20a4
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x6e86974c0a
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x6eb0f274f6
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x6e2ebd7e7c
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x6e79a649b8
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : RegisterReservation
[info]{RegisterReserver::UnreserveRegister} Unreserve register: v28, access: Write, reserve type: User
[info]{GenSequenceAgent::RegisterReservation} register reservation do? 0 reg v28 attrs Write is reserved? 0
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : RegisterReservation
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x7, access: Write, reserve type: User
[info]{GenSequenceAgent::RegisterReservation} register reservation do? 0 reg x7 attrs Write is reserved? 0
[notice]GenQueryAgent::HandleQuery : InstructionRecord
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 4
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 9
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]Generating: VLUXEI8.V##RISCV
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[debug]choice tree name: Data alignment choice name: Aligned set weight: 50
[debug]choice tree name: Data alignment choice name: Unaligned set weight: 14
[info] opname=vd
[info]Operand vd No Dependency constraint
[info] opname=vm
[info] opname=LoadStore-rs1-vs2
[notice]Operand : LoadStore-rs1-vs2 mask 0x0 value 0x0
[info]{ResourceDependence::GetInterDependenceConstraint} GPR, OnSource entropy stable? 0
[info]Operand rs1 No Dependency constraint
[info]Operand vs2 No Dependency constraint
[notice]{VectorIndexedLoadStoreOperand::GenerateWithPreamble} generated target address 0x2ea02bc18a alignment 1 data size 2 base value 0x2ea02bc12a
[info]{AddressingOperand::Generate} generated with preamble
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} preventing all data page faults.
[notice]{DataBlock::Setup} generate data block start address...0x77585ac680 with size:64 and align:64
[notice]{DataBlock::Setup} allocate memory for value:0x60 size:0x1 Big endian:0x0 to memory:0x77585ac680 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000077585ac680 mem-ID=0 size=1 element-size=1 type=Data data=60
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x77585ac680 end_addr=0x77585ac680
[notice]{DataBlock::Setup} allocate memory for value:0x49 size:0x1 Big endian:0x0 to memory:0x77585ac681 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000077585ac681 mem-ID=0 size=1 element-size=1 type=Data data=49
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x77585ac681 end_addr=0x77585ac681
[notice]{DataBlock::Setup} allocate memory for value:0x1a size:0x1 Big endian:0x0 to memory:0x77585ac682 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000077585ac682 mem-ID=0 size=1 element-size=1 type=Data data=1a
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x77585ac682 end_addr=0x77585ac682
[notice]{DataBlock::Setup} allocate memory for value:0x54 size:0x1 Big endian:0x0 to memory:0x77585ac683 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000077585ac683 mem-ID=0 size=1 element-size=1 type=Data data=54
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x77585ac683 end_addr=0x77585ac683
[notice]{DataBlock::Setup} allocate memory for value:0x7c size:0x1 Big endian:0x0 to memory:0x77585ac684 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000077585ac684 mem-ID=0 size=1 element-size=1 type=Data data=7c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x77585ac684 end_addr=0x77585ac684
[notice]{DataBlock::Setup} allocate memory for value:0x29 size:0x1 Big endian:0x0 to memory:0x77585ac685 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000077585ac685 mem-ID=0 size=1 element-size=1 type=Data data=29
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x77585ac685 end_addr=0x77585ac685
[notice]{DataBlock::Setup} allocate memory for value:0xdb size:0x1 Big endian:0x0 to memory:0x77585ac686 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000077585ac686 mem-ID=0 size=1 element-size=1 type=Data data=db
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x77585ac686 end_addr=0x77585ac686
[notice]{DataBlock::Setup} allocate memory for value:0x52 size:0x1 Big endian:0x0 to memory:0x77585ac687 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000077585ac687 mem-ID=0 size=1 element-size=1 type=Data data=52
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x77585ac687 end_addr=0x77585ac687
[notice]{DataBlock::Setup} allocate memory for value:0xc4 size:0x1 Big endian:0x0 to memory:0x77585ac688 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000077585ac688 mem-ID=0 size=1 element-size=1 type=Data data=c4
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x77585ac688 end_addr=0x77585ac688
[notice]{DataBlock::Setup} allocate memory for value:0x39 size:0x1 Big endian:0x0 to memory:0x77585ac689 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000077585ac689 mem-ID=0 size=1 element-size=1 type=Data data=39
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x77585ac689 end_addr=0x77585ac689
[notice]{DataBlock::Setup} allocate memory for value:0xa size:0x1 Big endian:0x0 to memory:0x77585ac68a bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000077585ac68a mem-ID=0 size=1 element-size=1 type=Data data=0a
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x77585ac68a end_addr=0x77585ac68a
[notice]{DataBlock::Setup} allocate memory for value:0x73 size:0x1 Big endian:0x0 to memory:0x77585ac68b bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000077585ac68b mem-ID=0 size=1 element-size=1 type=Data data=73
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x77585ac68b end_addr=0x77585ac68b
[notice]{DataBlock::Setup} allocate memory for value:0xeb size:0x1 Big endian:0x0 to memory:0x77585ac68c bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000077585ac68c mem-ID=0 size=1 element-size=1 type=Data data=eb
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x77585ac68c end_addr=0x77585ac68c
[notice]{DataBlock::Setup} allocate memory for value:0x9b size:0x1 Big endian:0x0 to memory:0x77585ac68d bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000077585ac68d mem-ID=0 size=1 element-size=1 type=Data data=9b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x77585ac68d end_addr=0x77585ac68d
[notice]{DataBlock::Setup} allocate memory for value:0x22 size:0x1 Big endian:0x0 to memory:0x77585ac68e bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000077585ac68e mem-ID=0 size=1 element-size=1 type=Data data=22
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x77585ac68e end_addr=0x77585ac68e
[notice]{DataBlock::Setup} allocate memory for value:0xc1 size:0x1 Big endian:0x0 to memory:0x77585ac68f bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000077585ac68f mem-ID=0 size=1 element-size=1 type=Data data=c1
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x77585ac68f end_addr=0x77585ac68f
[notice]{DataBlock::Setup} allocate memory for value:0x3f size:0x1 Big endian:0x0 to memory:0x77585ac690 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000077585ac690 mem-ID=0 size=1 element-size=1 type=Data data=3f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x77585ac690 end_addr=0x77585ac690
[notice]{DataBlock::Setup} allocate memory for value:0x4b size:0x1 Big endian:0x0 to memory:0x77585ac691 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000077585ac691 mem-ID=0 size=1 element-size=1 type=Data data=4b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x77585ac691 end_addr=0x77585ac691
[notice]{DataBlock::Setup} allocate memory for value:0xa size:0x1 Big endian:0x0 to memory:0x77585ac692 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000077585ac692 mem-ID=0 size=1 element-size=1 type=Data data=0a
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x77585ac692 end_addr=0x77585ac692
[notice]{DataBlock::Setup} allocate memory for value:0x79 size:0x1 Big endian:0x0 to memory:0x77585ac693 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000077585ac693 mem-ID=0 size=1 element-size=1 type=Data data=79
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x77585ac693 end_addr=0x77585ac693
[notice]{DataBlock::Setup} allocate memory for value:0x22 size:0x1 Big endian:0x0 to memory:0x77585ac694 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000077585ac694 mem-ID=0 size=1 element-size=1 type=Data data=22
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x77585ac694 end_addr=0x77585ac694
[notice]{DataBlock::Setup} allocate memory for value:0x1a size:0x1 Big endian:0x0 to memory:0x77585ac695 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000077585ac695 mem-ID=0 size=1 element-size=1 type=Data data=1a
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x77585ac695 end_addr=0x77585ac695
[notice]{DataBlock::Setup} allocate memory for value:0x49 size:0x1 Big endian:0x0 to memory:0x77585ac696 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000077585ac696 mem-ID=0 size=1 element-size=1 type=Data data=49
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x77585ac696 end_addr=0x77585ac696
[notice]{DataBlock::Setup} allocate memory for value:0xdf size:0x1 Big endian:0x0 to memory:0x77585ac697 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000077585ac697 mem-ID=0 size=1 element-size=1 type=Data data=df
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x77585ac697 end_addr=0x77585ac697
[notice]{DataBlock::Setup} allocate memory for value:0x1 size:0x1 Big endian:0x0 to memory:0x77585ac698 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000077585ac698 mem-ID=0 size=1 element-size=1 type=Data data=01
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x77585ac698 end_addr=0x77585ac698
[notice]{DataBlock::Setup} allocate memory for value:0xe3 size:0x1 Big endian:0x0 to memory:0x77585ac699 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000077585ac699 mem-ID=0 size=1 element-size=1 type=Data data=e3
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x77585ac699 end_addr=0x77585ac699
[notice]{DataBlock::Setup} allocate memory for value:0x9b size:0x1 Big endian:0x0 to memory:0x77585ac69a bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000077585ac69a mem-ID=0 size=1 element-size=1 type=Data data=9b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x77585ac69a end_addr=0x77585ac69a
[notice]{DataBlock::Setup} allocate memory for value:0x7b size:0x1 Big endian:0x0 to memory:0x77585ac69b bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000077585ac69b mem-ID=0 size=1 element-size=1 type=Data data=7b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x77585ac69b end_addr=0x77585ac69b
[notice]{DataBlock::Setup} allocate memory for value:0x67 size:0x1 Big endian:0x0 to memory:0x77585ac69c bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000077585ac69c mem-ID=0 size=1 element-size=1 type=Data data=67
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x77585ac69c end_addr=0x77585ac69c
[notice]{DataBlock::Setup} allocate memory for value:0x32 size:0x1 Big endian:0x0 to memory:0x77585ac69d bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000077585ac69d mem-ID=0 size=1 element-size=1 type=Data data=32
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x77585ac69d end_addr=0x77585ac69d
[notice]{DataBlock::Setup} allocate memory for value:0x2b size:0x1 Big endian:0x0 to memory:0x77585ac69e bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000077585ac69e mem-ID=0 size=1 element-size=1 type=Data data=2b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x77585ac69e end_addr=0x77585ac69e
[notice]{DataBlock::Setup} allocate memory for value:0x88 size:0x1 Big endian:0x0 to memory:0x77585ac69f bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000077585ac69f mem-ID=0 size=1 element-size=1 type=Data data=88
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x77585ac69f end_addr=0x77585ac69f
[notice]{DataBlock::Setup} allocate memory for value:0x26 size:0x1 Big endian:0x0 to memory:0x77585ac6a0 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000077585ac6a0 mem-ID=0 size=1 element-size=1 type=Data data=26
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x77585ac6a0 end_addr=0x77585ac6a0
[notice]{DataBlock::Setup} allocate memory for value:0x87 size:0x1 Big endian:0x0 to memory:0x77585ac6a1 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000077585ac6a1 mem-ID=0 size=1 element-size=1 type=Data data=87
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x77585ac6a1 end_addr=0x77585ac6a1
[notice]{DataBlock::Setup} allocate memory for value:0x94 size:0x1 Big endian:0x0 to memory:0x77585ac6a2 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000077585ac6a2 mem-ID=0 size=1 element-size=1 type=Data data=94
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x77585ac6a2 end_addr=0x77585ac6a2
[notice]{DataBlock::Setup} allocate memory for value:0x66 size:0x1 Big endian:0x0 to memory:0x77585ac6a3 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000077585ac6a3 mem-ID=0 size=1 element-size=1 type=Data data=66
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x77585ac6a3 end_addr=0x77585ac6a3
[notice]{DataBlock::Setup} allocate memory for value:0xf6 size:0x1 Big endian:0x0 to memory:0x77585ac6a4 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000077585ac6a4 mem-ID=0 size=1 element-size=1 type=Data data=f6
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x77585ac6a4 end_addr=0x77585ac6a4
[notice]{DataBlock::Setup} allocate memory for value:0x29 size:0x1 Big endian:0x0 to memory:0x77585ac6a5 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000077585ac6a5 mem-ID=0 size=1 element-size=1 type=Data data=29
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x77585ac6a5 end_addr=0x77585ac6a5
[notice]{DataBlock::Setup} allocate memory for value:0x14 size:0x1 Big endian:0x0 to memory:0x77585ac6a6 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000077585ac6a6 mem-ID=0 size=1 element-size=1 type=Data data=14
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x77585ac6a6 end_addr=0x77585ac6a6
[notice]{DataBlock::Setup} allocate memory for value:0x94 size:0x1 Big endian:0x0 to memory:0x77585ac6a7 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000077585ac6a7 mem-ID=0 size=1 element-size=1 type=Data data=94
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x77585ac6a7 end_addr=0x77585ac6a7
[notice]{DataBlock::Setup} allocate memory for value:0x89 size:0x1 Big endian:0x0 to memory:0x77585ac6a8 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000077585ac6a8 mem-ID=0 size=1 element-size=1 type=Data data=89
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x77585ac6a8 end_addr=0x77585ac6a8
[notice]{DataBlock::Setup} allocate memory for value:0x75 size:0x1 Big endian:0x0 to memory:0x77585ac6a9 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000077585ac6a9 mem-ID=0 size=1 element-size=1 type=Data data=75
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x77585ac6a9 end_addr=0x77585ac6a9
[notice]{DataBlock::Setup} allocate memory for value:0x1f size:0x1 Big endian:0x0 to memory:0x77585ac6aa bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000077585ac6aa mem-ID=0 size=1 element-size=1 type=Data data=1f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x77585ac6aa end_addr=0x77585ac6aa
[notice]{DataBlock::Setup} allocate memory for value:0xd2 size:0x1 Big endian:0x0 to memory:0x77585ac6ab bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000077585ac6ab mem-ID=0 size=1 element-size=1 type=Data data=d2
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x77585ac6ab end_addr=0x77585ac6ab
[notice]{DataBlock::Setup} allocate memory for value:0x53 size:0x1 Big endian:0x0 to memory:0x77585ac6ac bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000077585ac6ac mem-ID=0 size=1 element-size=1 type=Data data=53
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x77585ac6ac end_addr=0x77585ac6ac
[notice]{DataBlock::Setup} allocate memory for value:0x2c size:0x1 Big endian:0x0 to memory:0x77585ac6ad bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000077585ac6ad mem-ID=0 size=1 element-size=1 type=Data data=2c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x77585ac6ad end_addr=0x77585ac6ad
[notice]{DataBlock::Setup} allocate memory for value:0xbf size:0x1 Big endian:0x0 to memory:0x77585ac6ae bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000077585ac6ae mem-ID=0 size=1 element-size=1 type=Data data=bf
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x77585ac6ae end_addr=0x77585ac6ae
[notice]{DataBlock::Setup} allocate memory for value:0xa3 size:0x1 Big endian:0x0 to memory:0x77585ac6af bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000077585ac6af mem-ID=0 size=1 element-size=1 type=Data data=a3
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x77585ac6af end_addr=0x77585ac6af
[notice]{DataBlock::Setup} allocate memory for value:0x3d size:0x1 Big endian:0x0 to memory:0x77585ac6b0 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000077585ac6b0 mem-ID=0 size=1 element-size=1 type=Data data=3d
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x77585ac6b0 end_addr=0x77585ac6b0
[notice]{DataBlock::Setup} allocate memory for value:0xcb size:0x1 Big endian:0x0 to memory:0x77585ac6b1 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000077585ac6b1 mem-ID=0 size=1 element-size=1 type=Data data=cb
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x77585ac6b1 end_addr=0x77585ac6b1
[notice]{DataBlock::Setup} allocate memory for value:0xb6 size:0x1 Big endian:0x0 to memory:0x77585ac6b2 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000077585ac6b2 mem-ID=0 size=1 element-size=1 type=Data data=b6
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x77585ac6b2 end_addr=0x77585ac6b2
[notice]{DataBlock::Setup} allocate memory for value:0xeb size:0x1 Big endian:0x0 to memory:0x77585ac6b3 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000077585ac6b3 mem-ID=0 size=1 element-size=1 type=Data data=eb
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x77585ac6b3 end_addr=0x77585ac6b3
[notice]{DataBlock::Setup} allocate memory for value:0xef size:0x1 Big endian:0x0 to memory:0x77585ac6b4 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000077585ac6b4 mem-ID=0 size=1 element-size=1 type=Data data=ef
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x77585ac6b4 end_addr=0x77585ac6b4
[notice]{DataBlock::Setup} allocate memory for value:0xa0 size:0x1 Big endian:0x0 to memory:0x77585ac6b5 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000077585ac6b5 mem-ID=0 size=1 element-size=1 type=Data data=a0
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x77585ac6b5 end_addr=0x77585ac6b5
[notice]{DataBlock::Setup} allocate memory for value:0xb4 size:0x1 Big endian:0x0 to memory:0x77585ac6b6 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000077585ac6b6 mem-ID=0 size=1 element-size=1 type=Data data=b4
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x77585ac6b6 end_addr=0x77585ac6b6
[notice]{DataBlock::Setup} allocate memory for value:0x4 size:0x1 Big endian:0x0 to memory:0x77585ac6b7 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000077585ac6b7 mem-ID=0 size=1 element-size=1 type=Data data=04
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x77585ac6b7 end_addr=0x77585ac6b7
[notice]{DataBlock::Setup} allocate memory for value:0x1f size:0x1 Big endian:0x0 to memory:0x77585ac6b8 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000077585ac6b8 mem-ID=0 size=1 element-size=1 type=Data data=1f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x77585ac6b8 end_addr=0x77585ac6b8
[notice]{DataBlock::Setup} allocate memory for value:0x9d size:0x1 Big endian:0x0 to memory:0x77585ac6b9 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000077585ac6b9 mem-ID=0 size=1 element-size=1 type=Data data=9d
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x77585ac6b9 end_addr=0x77585ac6b9
[notice]{DataBlock::Setup} allocate memory for value:0x23 size:0x1 Big endian:0x0 to memory:0x77585ac6ba bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000077585ac6ba mem-ID=0 size=1 element-size=1 type=Data data=23
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x77585ac6ba end_addr=0x77585ac6ba
[notice]{DataBlock::Setup} allocate memory for value:0x6c size:0x1 Big endian:0x0 to memory:0x77585ac6bb bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000077585ac6bb mem-ID=0 size=1 element-size=1 type=Data data=6c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x77585ac6bb end_addr=0x77585ac6bb
[notice]{DataBlock::Setup} allocate memory for value:0x78 size:0x1 Big endian:0x0 to memory:0x77585ac6bc bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000077585ac6bc mem-ID=0 size=1 element-size=1 type=Data data=78
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x77585ac6bc end_addr=0x77585ac6bc
[notice]{DataBlock::Setup} allocate memory for value:0x3b size:0x1 Big endian:0x0 to memory:0x77585ac6bd bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000077585ac6bd mem-ID=0 size=1 element-size=1 type=Data data=3b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x77585ac6bd end_addr=0x77585ac6bd
[notice]{DataBlock::Setup} allocate memory for value:0xaa size:0x1 Big endian:0x0 to memory:0x77585ac6be bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000077585ac6be mem-ID=0 size=1 element-size=1 type=Data data=aa
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x77585ac6be end_addr=0x77585ac6be
[notice]{DataBlock::Setup} allocate memory for value:0xdf size:0x1 Big endian:0x0 to memory:0x77585ac6bf bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000077585ac6bf mem-ID=0 size=1 element-size=1 type=Data data=df
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x77585ac6bf end_addr=0x77585ac6bf
[notice]{DataBlock::Clear} data units are cleared!
[info]{RegisterReserver::ReserveRegister} Reserving register: v23, access: Write, reserve type: User
[info]{Generator::AddLoadRegisterAmbleRequests} register v23 should be reserved now: 1
[info]{RegisterReserver::ReserveRegister} Reserving register: x11, access: Write, reserve type: User
[info]{Generator::AddLoadRegisterAmbleRequests} register x11 should be reserved now: 1
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x1dd6 value 0x1dd6
[info] opname=rd
[notice]Committing instruction "LUI x1, 7638" at 0x80011d6c=>[0]0x80011d6c (0x1dd60b7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011d6c mem-ID=0 size=4 element-size=4 type=Instruction data=b760dd01
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011d6c end_addr=0x80011d6f
[info]current dest entropy:1, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x1 value 0x1dd6000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011d70
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x16b value 0x16b
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x1, x1, 363" at 0x80011d70=>[0]0x80011d70 (0x16b0809b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011d70 mem-ID=0 size=4 element-size=4 type=Instruction data=9b80b016
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011d70 end_addr=0x80011d73
[notice]retire source stage: 8, access: 0x8, size: 1, type: 0
[info]current source entropy:5, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x1 value 0x1dd616b, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011d74
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xe value 0xe
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x1, x1, 0xe" at 0x80011d74=>[0]0x80011d74 (0xe09093) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011d74 mem-ID=0 size=4 element-size=4 type=Instruction data=9390e000
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011d74 end_addr=0x80011d77
[info]current source entropy:5, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x1 value 0x77585ac000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011d78
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x680 value 0x680
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x1, x1, 1664" at 0x80011d78=>[0]0x80011d78 (0x68008093) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011d78 mem-ID=0 size=4 element-size=4 type=Instruction data=93800068
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011d78 end_addr=0x80011d7b
[info]current source entropy:5, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x1 value 0x77585ac680, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011d7c
[notice]Generating: VL1RE8.V##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[debug]choice tree name: Data alignment choice name: Aligned set weight: 50
[debug]choice tree name: Data alignment choice name: Unaligned set weight: 14
[info]constraint already forced, ignore reservation check
[info] opname=vd
[info] opname=LoadStore-rs1
[notice]Operand : LoadStore-rs1 mask 0x0 value 0x0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x0=>part 1 PA [0]0x0 size=1, part 2 PA [0]0x0 size=0
[notice]Committing instruction "VL1RE8.V v23, x1" at 0x80011d7c=>[0]0x80011d7c (0x2808b87) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011d7c mem-ID=0 size=4 element-size=4 type=Instruction data=878b8002
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011d7c end_addr=0x80011d7f
[info]current source entropy:5, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011d80
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v23_0 value 0x52db297c541a4960, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v23_1 value 0xc1229beb730a39c4, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v23_2 value 0xdf491a22790a4b3f, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v23_3 value 0x882b32677b9be301, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v23_4 value 0x941429f666948726, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v23_5 value 0xa3bf2c53d21f7589, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v23_6 value 0x4b4a0efebb6cb3d, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v23_7 value 0xdfaa3b786c239d1f, mask 0xffffffffffffffff
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0xba8 value 0xba8
[info] opname=rd
[notice]Committing instruction "LUI x11, 2984" at 0x80011d80=>[0]0x80011d80 (0xba85b7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011d80 mem-ID=0 size=4 element-size=4 type=Instruction data=b785ba00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011d80 end_addr=0x80011d83
[info]current dest entropy:1, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x11 value 0xba8000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011d84
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xaf value 0xaf
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x11, x11, 175" at 0x80011d84=>[0]0x80011d84 (0xaf5859b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011d84 mem-ID=0 size=4 element-size=4 type=Instruction data=9b85f50a
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011d84 end_addr=0x80011d87
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x11 value 0xba80af, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011d88
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xe value 0xe
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x11, x11, 0xe" at 0x80011d88=>[0]0x80011d88 (0xe59593) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011d88 mem-ID=0 size=4 element-size=4 type=Instruction data=9395e500
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011d88 end_addr=0x80011d8b
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x11 value 0x2ea02bc000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011d8c
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x12a value 0x12a
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x11, x11, 298" at 0x80011d8c=>[0]0x80011d8c (0x12a58593) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011d8c mem-ID=0 size=4 element-size=4 type=Instruction data=9385a512
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011d8c end_addr=0x80011d8f
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x11 value 0x2ea02bc12a, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011d90
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : CommitInstruction
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2ea02bc18a=>part 1 PA [0]0x2ea02bc18a size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2ea02bc18a=>part 1 PA [0]0x2ea02bc18a size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2ea02bc18a=>part 1 PA [0]0x2ea02bc18a size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x4db6
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2ea02bc18a=>part 1 PA [0]0x2ea02bc18a size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000002ea02bc18a mem-ID=0 size=2 element-size=2 type=Data data=b64d
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2ea02bc18a end_addr=0x2ea02bc18b
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2ea02bc173=>part 1 PA [0]0x2ea02bc173 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2ea02bc173=>part 1 PA [0]0x2ea02bc173 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2ea02bc173=>part 1 PA [0]0x2ea02bc173 size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x78fc
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2ea02bc173=>part 1 PA [0]0x2ea02bc173 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000002ea02bc173 mem-ID=0 size=2 element-size=2 type=Data data=fc78
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2ea02bc173 end_addr=0x2ea02bc174
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2ea02bc144=>part 1 PA [0]0x2ea02bc144 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2ea02bc144=>part 1 PA [0]0x2ea02bc144 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2ea02bc144=>part 1 PA [0]0x2ea02bc144 size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x2f6
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2ea02bc144=>part 1 PA [0]0x2ea02bc144 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000002ea02bc144 mem-ID=0 size=2 element-size=2 type=Data data=f602
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2ea02bc144 end_addr=0x2ea02bc145
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2ea02bc17e=>part 1 PA [0]0x2ea02bc17e size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2ea02bc17e=>part 1 PA [0]0x2ea02bc17e size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2ea02bc17e=>part 1 PA [0]0x2ea02bc17e size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x615a
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2ea02bc17e=>part 1 PA [0]0x2ea02bc17e size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000002ea02bc17e mem-ID=0 size=2 element-size=2 type=Data data=5a61
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2ea02bc17e end_addr=0x2ea02bc17f
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2ea02bc1a6=>part 1 PA [0]0x2ea02bc1a6 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2ea02bc1a6=>part 1 PA [0]0x2ea02bc1a6 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2ea02bc1a6=>part 1 PA [0]0x2ea02bc1a6 size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x60d8
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2ea02bc1a6=>part 1 PA [0]0x2ea02bc1a6 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000002ea02bc1a6 mem-ID=0 size=2 element-size=2 type=Data data=d860
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2ea02bc1a6 end_addr=0x2ea02bc1a7
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2ea02bc153=>part 1 PA [0]0x2ea02bc153 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2ea02bc153=>part 1 PA [0]0x2ea02bc153 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2ea02bc153=>part 1 PA [0]0x2ea02bc153 size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0xc4a4
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2ea02bc153=>part 1 PA [0]0x2ea02bc153 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000002ea02bc153 mem-ID=0 size=2 element-size=2 type=Data data=a4c4
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2ea02bc153 end_addr=0x2ea02bc154
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2ea02bc205=>part 1 PA [0]0x2ea02bc205 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2ea02bc205=>part 1 PA [0]0x2ea02bc205 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2ea02bc205=>part 1 PA [0]0x2ea02bc205 size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x8f2
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2ea02bc205=>part 1 PA [0]0x2ea02bc205 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000002ea02bc205 mem-ID=0 size=2 element-size=2 type=Data data=f208
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2ea02bc205 end_addr=0x2ea02bc206
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2ea02bc17c=>part 1 PA [0]0x2ea02bc17c size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2ea02bc17c=>part 1 PA [0]0x2ea02bc17c size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2ea02bc17c=>part 1 PA [0]0x2ea02bc17c size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateBranchPageRequest} exception type: InstructionPageFault exception name: InstructionPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x6662
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2ea02bc17c=>part 1 PA [0]0x2ea02bc17c size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000002ea02bc17c mem-ID=0 size=2 element-size=2 type=Data data=6266
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2ea02bc17c end_addr=0x2ea02bc17d
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2ea02bc1ee=>part 1 PA [0]0x2ea02bc1ee size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2ea02bc1ee=>part 1 PA [0]0x2ea02bc1ee size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2ea02bc1ee=>part 1 PA [0]0x2ea02bc1ee size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x7240
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2ea02bc1ee=>part 1 PA [0]0x2ea02bc1ee size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000002ea02bc1ee mem-ID=0 size=2 element-size=2 type=Data data=4072
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2ea02bc1ee end_addr=0x2ea02bc1ef
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2ea02bc163=>part 1 PA [0]0x2ea02bc163 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2ea02bc163=>part 1 PA [0]0x2ea02bc163 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2ea02bc163=>part 1 PA [0]0x2ea02bc163 size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x14f8
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2ea02bc163=>part 1 PA [0]0x2ea02bc163 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000002ea02bc163 mem-ID=0 size=2 element-size=2 type=Data data=f814
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2ea02bc163 end_addr=0x2ea02bc164
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2ea02bc134=>part 1 PA [0]0x2ea02bc134 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2ea02bc134=>part 1 PA [0]0x2ea02bc134 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2ea02bc134=>part 1 PA [0]0x2ea02bc134 size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x4d46
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2ea02bc134=>part 1 PA [0]0x2ea02bc134 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000002ea02bc134 mem-ID=0 size=2 element-size=2 type=Data data=464d
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2ea02bc134 end_addr=0x2ea02bc135
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2ea02bc19d=>part 1 PA [0]0x2ea02bc19d size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2ea02bc19d=>part 1 PA [0]0x2ea02bc19d size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2ea02bc19d=>part 1 PA [0]0x2ea02bc19d size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2ea02bc19d=>part 1 PA [0]0x2ea02bc19d size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000002ea02bc19d mem-ID=0 size=2 element-size=2 type=Data data=1310
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2ea02bc19d end_addr=0x2ea02bc19e
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2ea02bc215=>part 1 PA [0]0x2ea02bc215 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2ea02bc215=>part 1 PA [0]0x2ea02bc215 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2ea02bc215=>part 1 PA [0]0x2ea02bc215 size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x9fac
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2ea02bc215=>part 1 PA [0]0x2ea02bc215 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000002ea02bc215 mem-ID=0 size=2 element-size=2 type=Data data=ac9f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2ea02bc215 end_addr=0x2ea02bc216
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2ea02bc1c5=>part 1 PA [0]0x2ea02bc1c5 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2ea02bc1c5=>part 1 PA [0]0x2ea02bc1c5 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2ea02bc1c5=>part 1 PA [0]0x2ea02bc1c5 size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0xf900
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2ea02bc1c5=>part 1 PA [0]0x2ea02bc1c5 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000002ea02bc1c5 mem-ID=0 size=2 element-size=2 type=Data data=00f9
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2ea02bc1c5 end_addr=0x2ea02bc1c6
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2ea02bc14c=>part 1 PA [0]0x2ea02bc14c size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2ea02bc14c=>part 1 PA [0]0x2ea02bc14c size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2ea02bc14c=>part 1 PA [0]0x2ea02bc14c size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x449a
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2ea02bc14c=>part 1 PA [0]0x2ea02bc14c size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000002ea02bc14c mem-ID=0 size=2 element-size=2 type=Data data=9a44
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2ea02bc14c end_addr=0x2ea02bc14d
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2ea02bc1eb=>part 1 PA [0]0x2ea02bc1eb size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2ea02bc1eb=>part 1 PA [0]0x2ea02bc1eb size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2ea02bc1eb=>part 1 PA [0]0x2ea02bc1eb size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x551c
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2ea02bc1eb=>part 1 PA [0]0x2ea02bc1eb size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000002ea02bc1eb mem-ID=0 size=2 element-size=2 type=Data data=1c55
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2ea02bc1eb end_addr=0x2ea02bc1ec
[notice]Committing instruction "VLUXEI8.V v19, x11, v23, Unmasked" at 0x80011d90=>[0]0x80011d90 (0x7758987) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011d90 mem-ID=0 size=4 element-size=4 type=Instruction data=87897507
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011d90 end_addr=0x80011d93
[info]current source entropy:6, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x3a7bf00000
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mcause value 0x4, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mepc value 0x80011d90, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mtval value 0x2ea02bc173, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register vstart value 0x1, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register privilege value 0x3, mask 0x3
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x3a7bf00000
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v19_0 value 0xfd57aeb86ab54db6, mask 0xffffffffffffffff
[notice]{GenInstructionAgent::UpdateExceptionEvent} exception ID: 0x4 attributes: 2687222131 description: enter_m
[notice]{GenExceptionAgent::HandleException} exception ID 0x4, enter_m
[notice]VM states: PrivilegeLevel=M MODE=1 MPRV=0 TVM=0 Current Regime: VmPagingRegime Regime Type:M
[notice]{GenExceptionAgentRISCV::NeedRecoveryAddress} found ec value for mcause: 4
[notice]{GenExceptionAgentRISCV::NeedRecoveryAddress} recovery_exception set to: 0
[notice]New Exception Recorded: LoadAddrMisaligned. Exception taken to level 3.
[info]{GenInstructionAgent::ExecuteHandler} starting PC=0x3a7bf00000=>[Default]0x3a7bf00000 memory attributes: 0x3
[notice]Generator mode changed to: ReExe,Exception,NoEscape from: IssSim
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x0 value 0x3a7bf00004, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x3a7bf00080
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x12 value 0x4, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x3a7bf00084
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x12 value 0x8, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x3a7bf00088
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x12 value 0x4, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x3a7bf0008c
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x27 value 0x3a7bf0008c, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x3a7bf00090
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x27 value 0x3a7bf000a0, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x3a7bf00094
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x12 value 0x10, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x3a7bf00098
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x27 value 0x3a7bf000b0, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x3a7bf0009c
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x0 value 0x3a7bf000a0, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x3a7bf000b0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x0 value 0x3a7bf000b4, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x3a7bf00104
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x27 value 0x80011d90, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x3a7bf00108
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x27 value 0x80011d94, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x3a7bf0010c
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mepc value 0x80011d94, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x0 value 0x80011d90, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x3a7bf00110
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register privilege value 0x3, mask 0x3
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011d94
[notice]{GenInstructionAgent::UpdateExceptionEvent} exception ID: 0x4e attributes: 0 description: exit_mret
[notice]{GenExceptionAgent::HandleException} exception ID 0x4e, exit_mret
[notice]VM states: PrivilegeLevel=M MODE=1 MPRV=0 TVM=0 Current Regime: VmPagingRegime Regime Type:M
[notice]Generator mode changed to: IssSim from: ReExe,Exception,NoEscape
[notice]{GenInstructionAgent::ExceptionReturn} returned from exception to PC 0x80011d94 re-execution? 0
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : RegisterReservation
[info]{RegisterReserver::UnreserveRegister} Unreserve register: v23, access: Write, reserve type: User
[info]{GenSequenceAgent::RegisterReservation} register reservation do? 0 reg v23 attrs Write is reserved? 0
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : RegisterReservation
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x11, access: Write, reserve type: User
[info]{GenSequenceAgent::RegisterReservation} register reservation do? 0 reg x11 attrs Write is reserved? 0
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x0 value 0x0
[info] opname=rd
[notice]Committing instruction "LUI x21, 0" at 0x80011d94=>[0]0x80011d94 (0xab7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011d94 mem-ID=0 size=4 element-size=4 type=Instruction data=b70a0000
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011d94 end_addr=0x80011d97
[info]current dest entropy:1, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x21 value 0x0, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011d98
[notice]Generating: CSRRW#register#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=csr
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "CSRRW vstart, x21, x0" at 0x80011d98=>[0]0x80011d98 (0x8a9073) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011d98 mem-ID=0 size=4 element-size=4 type=Instruction data=73908a00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011d98 end_addr=0x80011d9b
[info]current source entropy:7, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register vstart value 0x0, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x0 value 0x1, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011d9c
[notice]GenQueryAgent::HandleQuery : InstructionRecord
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 5
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 9
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[info]{GenVirtualMemoryRequest::AddDetail} Size : 0x200 : GenVaRequest
[info]{GenVirtualMemoryRequest::AddDetail} Align : 0x8 : GenVaRequest
[info]{GenVirtualMemoryRequest::AddDetail} Type : D : GenVaRequest
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[notice]Generating: VLUXEI16.V##RISCV
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[debug]choice tree name: Data alignment choice name: Aligned set weight: 50
[debug]choice tree name: Data alignment choice name: Unaligned set weight: 14
[info] opname=vd
[info]Operand vd No Dependency constraint
[info] opname=vm
[info] opname=LoadStore-rs1-vs2
[notice]Skipping: VLUXEI16.V##RISCV with operand error: Operand "LoadStore-rs1-vs2" failed to generate no-preamble
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 5
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 9
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]Generating: VSOXEI16.V##RISCV
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[debug]choice tree name: Data alignment choice name: Aligned set weight: 50
[debug]choice tree name: Data alignment choice name: Unaligned set weight: 14
[info] opname=vs3
[info]Operand vs3 No Dependency constraint
[info] opname=vm
[info] opname=LoadStore-rs1-vs2
[notice]Operand : LoadStore-rs1-vs2 mask 0x0 value 0x0
[info]Operand rs1 No Dependency constraint
[info]Operand vs2 No Dependency constraint
[notice]{VectorIndexedLoadStoreOperand::GenerateWithPreamble} generated target address 0x1534d3bdfe alignment 2 data size 2 base value 0x1534d3afe2
[info]{AddressingOperand::Generate} generated with preamble
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} preventing all data page faults.
[notice]{DataBlock::Setup} generate data block start address...0x765c7a7e80 with size:64 and align:64
[notice]{DataBlock::Setup} allocate memory for value:0xe1c size:0x2 Big endian:0x0 to memory:0x765c7a7e80 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000765c7a7e80 mem-ID=0 size=2 element-size=2 type=Data data=1c0e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x765c7a7e80 end_addr=0x765c7a7e81
[notice]{DataBlock::Setup} allocate memory for value:0x8288 size:0x2 Big endian:0x0 to memory:0x765c7a7e82 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000765c7a7e82 mem-ID=0 size=2 element-size=2 type=Data data=8882
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x765c7a7e82 end_addr=0x765c7a7e83
[notice]{DataBlock::Setup} allocate memory for value:0x326e size:0x2 Big endian:0x0 to memory:0x765c7a7e84 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000765c7a7e84 mem-ID=0 size=2 element-size=2 type=Data data=6e32
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x765c7a7e84 end_addr=0x765c7a7e85
[notice]{DataBlock::Setup} allocate memory for value:0xef54 size:0x2 Big endian:0x0 to memory:0x765c7a7e86 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000765c7a7e86 mem-ID=0 size=2 element-size=2 type=Data data=54ef
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x765c7a7e86 end_addr=0x765c7a7e87
[notice]{DataBlock::Setup} allocate memory for value:0xcd0a size:0x2 Big endian:0x0 to memory:0x765c7a7e88 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000765c7a7e88 mem-ID=0 size=2 element-size=2 type=Data data=0acd
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x765c7a7e88 end_addr=0x765c7a7e89
[notice]{DataBlock::Setup} allocate memory for value:0x2ae0 size:0x2 Big endian:0x0 to memory:0x765c7a7e8a bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000765c7a7e8a mem-ID=0 size=2 element-size=2 type=Data data=e02a
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x765c7a7e8a end_addr=0x765c7a7e8b
[notice]{DataBlock::Setup} allocate memory for value:0x8faa size:0x2 Big endian:0x0 to memory:0x765c7a7e8c bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000765c7a7e8c mem-ID=0 size=2 element-size=2 type=Data data=aa8f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x765c7a7e8c end_addr=0x765c7a7e8d
[notice]{DataBlock::Setup} allocate memory for value:0x57a4 size:0x2 Big endian:0x0 to memory:0x765c7a7e8e bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000765c7a7e8e mem-ID=0 size=2 element-size=2 type=Data data=a457
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x765c7a7e8e end_addr=0x765c7a7e8f
[notice]{DataBlock::Setup} allocate memory for value:0xf8d2 size:0x2 Big endian:0x0 to memory:0x765c7a7e90 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000765c7a7e90 mem-ID=0 size=2 element-size=2 type=Data data=d2f8
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x765c7a7e90 end_addr=0x765c7a7e91
[notice]{DataBlock::Setup} allocate memory for value:0x37d0 size:0x2 Big endian:0x0 to memory:0x765c7a7e92 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000765c7a7e92 mem-ID=0 size=2 element-size=2 type=Data data=d037
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x765c7a7e92 end_addr=0x765c7a7e93
[notice]{DataBlock::Setup} allocate memory for value:0xe59e size:0x2 Big endian:0x0 to memory:0x765c7a7e94 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000765c7a7e94 mem-ID=0 size=2 element-size=2 type=Data data=9ee5
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x765c7a7e94 end_addr=0x765c7a7e95
[notice]{DataBlock::Setup} allocate memory for value:0xe5a6 size:0x2 Big endian:0x0 to memory:0x765c7a7e96 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000765c7a7e96 mem-ID=0 size=2 element-size=2 type=Data data=a6e5
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x765c7a7e96 end_addr=0x765c7a7e97
[notice]{DataBlock::Setup} allocate memory for value:0x6882 size:0x2 Big endian:0x0 to memory:0x765c7a7e98 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000765c7a7e98 mem-ID=0 size=2 element-size=2 type=Data data=8268
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x765c7a7e98 end_addr=0x765c7a7e99
[notice]{DataBlock::Setup} allocate memory for value:0xbc72 size:0x2 Big endian:0x0 to memory:0x765c7a7e9a bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000765c7a7e9a mem-ID=0 size=2 element-size=2 type=Data data=72bc
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x765c7a7e9a end_addr=0x765c7a7e9b
[notice]{DataBlock::Setup} allocate memory for value:0xe0f6 size:0x2 Big endian:0x0 to memory:0x765c7a7e9c bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000765c7a7e9c mem-ID=0 size=2 element-size=2 type=Data data=f6e0
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x765c7a7e9c end_addr=0x765c7a7e9d
[notice]{DataBlock::Setup} allocate memory for value:0x96ee size:0x2 Big endian:0x0 to memory:0x765c7a7e9e bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000765c7a7e9e mem-ID=0 size=2 element-size=2 type=Data data=ee96
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x765c7a7e9e end_addr=0x765c7a7e9f
[notice]{DataBlock::Setup} allocate memory for value:0x77a5 size:0x2 Big endian:0x0 to memory:0x765c7a7ea0 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000765c7a7ea0 mem-ID=0 size=2 element-size=2 type=Data data=a577
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x765c7a7ea0 end_addr=0x765c7a7ea1
[notice]{DataBlock::Setup} allocate memory for value:0xa2bd size:0x2 Big endian:0x0 to memory:0x765c7a7ea2 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000765c7a7ea2 mem-ID=0 size=2 element-size=2 type=Data data=bda2
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x765c7a7ea2 end_addr=0x765c7a7ea3
[notice]{DataBlock::Setup} allocate memory for value:0x3fc3 size:0x2 Big endian:0x0 to memory:0x765c7a7ea4 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000765c7a7ea4 mem-ID=0 size=2 element-size=2 type=Data data=c33f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x765c7a7ea4 end_addr=0x765c7a7ea5
[notice]{DataBlock::Setup} allocate memory for value:0x18ab size:0x2 Big endian:0x0 to memory:0x765c7a7ea6 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000765c7a7ea6 mem-ID=0 size=2 element-size=2 type=Data data=ab18
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x765c7a7ea6 end_addr=0x765c7a7ea7
[notice]{DataBlock::Setup} allocate memory for value:0xf174 size:0x2 Big endian:0x0 to memory:0x765c7a7ea8 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000765c7a7ea8 mem-ID=0 size=2 element-size=2 type=Data data=74f1
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x765c7a7ea8 end_addr=0x765c7a7ea9
[notice]{DataBlock::Setup} allocate memory for value:0xecad size:0x2 Big endian:0x0 to memory:0x765c7a7eaa bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000765c7a7eaa mem-ID=0 size=2 element-size=2 type=Data data=adec
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x765c7a7eaa end_addr=0x765c7a7eab
[notice]{DataBlock::Setup} allocate memory for value:0x43ae size:0x2 Big endian:0x0 to memory:0x765c7a7eac bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000765c7a7eac mem-ID=0 size=2 element-size=2 type=Data data=ae43
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x765c7a7eac end_addr=0x765c7a7ead
[notice]{DataBlock::Setup} allocate memory for value:0x381 size:0x2 Big endian:0x0 to memory:0x765c7a7eae bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000765c7a7eae mem-ID=0 size=2 element-size=2 type=Data data=8103
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x765c7a7eae end_addr=0x765c7a7eaf
[notice]{DataBlock::Setup} allocate memory for value:0xeeb size:0x2 Big endian:0x0 to memory:0x765c7a7eb0 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000765c7a7eb0 mem-ID=0 size=2 element-size=2 type=Data data=eb0e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x765c7a7eb0 end_addr=0x765c7a7eb1
[notice]{DataBlock::Setup} allocate memory for value:0xdc8 size:0x2 Big endian:0x0 to memory:0x765c7a7eb2 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000765c7a7eb2 mem-ID=0 size=2 element-size=2 type=Data data=c80d
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x765c7a7eb2 end_addr=0x765c7a7eb3
[notice]{DataBlock::Setup} allocate memory for value:0x63c3 size:0x2 Big endian:0x0 to memory:0x765c7a7eb4 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000765c7a7eb4 mem-ID=0 size=2 element-size=2 type=Data data=c363
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x765c7a7eb4 end_addr=0x765c7a7eb5
[notice]{DataBlock::Setup} allocate memory for value:0x4d5d size:0x2 Big endian:0x0 to memory:0x765c7a7eb6 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000765c7a7eb6 mem-ID=0 size=2 element-size=2 type=Data data=5d4d
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x765c7a7eb6 end_addr=0x765c7a7eb7
[notice]{DataBlock::Setup} allocate memory for value:0x70e6 size:0x2 Big endian:0x0 to memory:0x765c7a7eb8 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000765c7a7eb8 mem-ID=0 size=2 element-size=2 type=Data data=e670
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x765c7a7eb8 end_addr=0x765c7a7eb9
[notice]{DataBlock::Setup} allocate memory for value:0x2d5a size:0x2 Big endian:0x0 to memory:0x765c7a7eba bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000765c7a7eba mem-ID=0 size=2 element-size=2 type=Data data=5a2d
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x765c7a7eba end_addr=0x765c7a7ebb
[notice]{DataBlock::Setup} allocate memory for value:0xc295 size:0x2 Big endian:0x0 to memory:0x765c7a7ebc bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000765c7a7ebc mem-ID=0 size=2 element-size=2 type=Data data=95c2
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x765c7a7ebc end_addr=0x765c7a7ebd
[notice]{DataBlock::Setup} allocate memory for value:0x1929 size:0x2 Big endian:0x0 to memory:0x765c7a7ebe bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000765c7a7ebe mem-ID=0 size=2 element-size=2 type=Data data=2919
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x765c7a7ebe end_addr=0x765c7a7ebf
[notice]{DataBlock::Clear} data units are cleared!
[info]{RegisterReserver::ReserveRegister} Reserving register: v28, access: Write, reserve type: User
[info]{Generator::AddLoadRegisterAmbleRequests} register v28 should be reserved now: 1
[info]{RegisterReserver::ReserveRegister} Reserving register: x6, access: Write, reserve type: User
[info]{Generator::AddLoadRegisterAmbleRequests} register x6 should be reserved now: 1
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0xecc value 0xecc
[info] opname=rd
[notice]Committing instruction "LUI x29, 3788" at 0x80011d9c=>[0]0x80011d9c (0xecceb7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011d9c mem-ID=0 size=4 element-size=4 type=Instruction data=b7ceec00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011d9c end_addr=0x80011d9f
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x29 value 0xecc000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011da0
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x8f5 value 0x8f5
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x29, x29, -1803" at 0x80011da0=>[0]0x80011da0 (0x8f5e8e9b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011da0 mem-ID=0 size=4 element-size=4 type=Instruction data=9b8e5e8f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011da0 end_addr=0x80011da3
[info]current source entropy:8, resource type: 0
[info]current dest entropy:3, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x29 value 0xecb8f5, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011da4
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xf value 0xf
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x29, x29, 0xf" at 0x80011da4=>[0]0x80011da4 (0xfe9e93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011da4 mem-ID=0 size=4 element-size=4 type=Instruction data=939efe00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011da4 end_addr=0x80011da7
[info]current source entropy:8, resource type: 0
[info]current dest entropy:3, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x29 value 0x765c7a8000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011da8
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xe80 value 0xe80
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x29, x29, -384" at 0x80011da8=>[0]0x80011da8 (0xe80e8e93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011da8 mem-ID=0 size=4 element-size=4 type=Instruction data=938e0ee8
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011da8 end_addr=0x80011dab
[info]current source entropy:8, resource type: 0
[info]current dest entropy:3, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x29 value 0x765c7a7e80, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011dac
[notice]Generating: VL1RE8.V##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[debug]choice tree name: Data alignment choice name: Aligned set weight: 50
[debug]choice tree name: Data alignment choice name: Unaligned set weight: 14
[info]constraint already forced, ignore reservation check
[info] opname=vd
[info] opname=LoadStore-rs1
[notice]Operand : LoadStore-rs1 mask 0x0 value 0x0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x0=>part 1 PA [0]0x0 size=1, part 2 PA [0]0x0 size=0
[notice]Committing instruction "VL1RE8.V v28, x29" at 0x80011dac=>[0]0x80011dac (0x28e8e07) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011dac mem-ID=0 size=4 element-size=4 type=Instruction data=078e8e02
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011dac end_addr=0x80011daf
[info]current source entropy:8, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011db0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v28_0 value 0xef54326e82880e1c, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v28_1 value 0x57a48faa2ae0cd0a, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v28_2 value 0xe5a6e59e37d0f8d2, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v28_3 value 0x96eee0f6bc726882, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v28_4 value 0x18ab3fc3a2bd77a5, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v28_5 value 0x38143aeecadf174, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v28_6 value 0x4d5d63c30dc80eeb, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v28_7 value 0x1929c2952d5a70e6, mask 0xffffffffffffffff
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x1535 value 0x1535
[info] opname=rd
[notice]Committing instruction "LUI x6, 5429" at 0x80011db0=>[0]0x80011db0 (0x1535337) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011db0 mem-ID=0 size=4 element-size=4 type=Instruction data=37535301
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011db0 end_addr=0x80011db3
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x6 value 0x1535000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011db4
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xd3b value 0xd3b
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x6, x6, -709" at 0x80011db4=>[0]0x80011db4 (0xd3b3031b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011db4 mem-ID=0 size=4 element-size=4 type=Instruction data=1b03b3d3
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011db4 end_addr=0x80011db7
[info]current source entropy:9, resource type: 0
[info]current dest entropy:3, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x6 value 0x1534d3b, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011db8
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x6, x6, 0xc" at 0x80011db8=>[0]0x80011db8 (0xc31313) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011db8 mem-ID=0 size=4 element-size=4 type=Instruction data=1313c300
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011db8 end_addr=0x80011dbb
[info]current source entropy:9, resource type: 0
[info]current dest entropy:3, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x6 value 0x1534d3b000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011dbc
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xfe2 value 0xfe2
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x6, x6, -30" at 0x80011dbc=>[0]0x80011dbc (0xfe230313) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011dbc mem-ID=0 size=4 element-size=4 type=Instruction data=130323fe
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011dbc end_addr=0x80011dbf
[notice]retire source stage: 1b, access: 0x17, size: 1, type: 0
[info]current source entropy:8, resource type: 0
[info]current dest entropy:3, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x6 value 0x1534d3afe2, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011dc0
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : CommitInstruction
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1534d3bdfe=>part 1 PA [0]0x1534d3bdfe size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1534d3bdfe=>part 1 PA [0]0x1534d3bdfe size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1534d3bdfe=>part 1 PA [0]0x1534d3bdfe size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1534d3bdfe=>part 1 PA [0]0x1534d3bdfe size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001534d3bdfe mem-ID=0 size=2 element-size=2 type=Data data=0250
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1534d3bdfe end_addr=0x1534d3bdff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1534d4326a=>part 1 PA [0]0x1534d4326a size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1534d4326a=>part 1 PA [0]0x1534d4326a size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1534d4326a=>part 1 PA [0]0x1534d4326a size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1534d4326a=>part 1 PA [0]0x1534d4326a size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001534d4326a mem-ID=0 size=2 element-size=2 type=Data data=7eb2
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1534d4326a end_addr=0x1534d4326b
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1534d3e250=>part 1 PA [0]0x1534d3e250 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1534d3e250=>part 1 PA [0]0x1534d3e250 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1534d3e250=>part 1 PA [0]0x1534d3e250 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1534d3e250=>part 1 PA [0]0x1534d3e250 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001534d3e250 mem-ID=0 size=2 element-size=2 type=Data data=297f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1534d3e250 end_addr=0x1534d3e251
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1534d49f36=>part 1 PA [0]0x1534d49f36 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1534d49f36=>part 1 PA [0]0x1534d49f36 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1534d49f36=>part 1 PA [0]0x1534d49f36 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1534d49f36=>part 1 PA [0]0x1534d49f36 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001534d49f36 mem-ID=0 size=2 element-size=2 type=Data data=9ab2
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1534d49f36 end_addr=0x1534d49f37
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1534d47cec=>part 1 PA [0]0x1534d47cec size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1534d47cec=>part 1 PA [0]0x1534d47cec size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1534d47cec=>part 1 PA [0]0x1534d47cec size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1534d47cec=>part 1 PA [0]0x1534d47cec size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001534d47cec mem-ID=0 size=2 element-size=2 type=Data data=102c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1534d47cec end_addr=0x1534d47ced
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1534d3dac2=>part 1 PA [0]0x1534d3dac2 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1534d3dac2=>part 1 PA [0]0x1534d3dac2 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1534d3dac2=>part 1 PA [0]0x1534d3dac2 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1534d3dac2=>part 1 PA [0]0x1534d3dac2 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001534d3dac2 mem-ID=0 size=2 element-size=2 type=Data data=b355
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1534d3dac2 end_addr=0x1534d3dac3
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1534d43f8c=>part 1 PA [0]0x1534d43f8c size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1534d43f8c=>part 1 PA [0]0x1534d43f8c size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1534d43f8c=>part 1 PA [0]0x1534d43f8c size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1534d43f8c=>part 1 PA [0]0x1534d43f8c size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001534d43f8c mem-ID=0 size=2 element-size=2 type=Data data=3420
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1534d43f8c end_addr=0x1534d43f8d
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1534d40786=>part 1 PA [0]0x1534d40786 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1534d40786=>part 1 PA [0]0x1534d40786 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1534d40786=>part 1 PA [0]0x1534d40786 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1534d40786=>part 1 PA [0]0x1534d40786 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001534d40786 mem-ID=0 size=2 element-size=2 type=Data data=739b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1534d40786 end_addr=0x1534d40787
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1534d4a8b4=>part 1 PA [0]0x1534d4a8b4 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1534d4a8b4=>part 1 PA [0]0x1534d4a8b4 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1534d4a8b4=>part 1 PA [0]0x1534d4a8b4 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1534d4a8b4=>part 1 PA [0]0x1534d4a8b4 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001534d4a8b4 mem-ID=0 size=2 element-size=2 type=Data data=f194
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1534d4a8b4 end_addr=0x1534d4a8b5
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1534d3e7b2=>part 1 PA [0]0x1534d3e7b2 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1534d3e7b2=>part 1 PA [0]0x1534d3e7b2 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1534d3e7b2=>part 1 PA [0]0x1534d3e7b2 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1534d3e7b2=>part 1 PA [0]0x1534d3e7b2 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001534d3e7b2 mem-ID=0 size=2 element-size=2 type=Data data=40b1
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1534d3e7b2 end_addr=0x1534d3e7b3
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1534d49580=>part 1 PA [0]0x1534d49580 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1534d49580=>part 1 PA [0]0x1534d49580 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1534d49580=>part 1 PA [0]0x1534d49580 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1534d49580=>part 1 PA [0]0x1534d49580 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001534d49580 mem-ID=0 size=2 element-size=2 type=Data data=aaff
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1534d49580 end_addr=0x1534d49581
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1534d49588=>part 1 PA [0]0x1534d49588 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1534d49588=>part 1 PA [0]0x1534d49588 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1534d49588=>part 1 PA [0]0x1534d49588 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1534d49588=>part 1 PA [0]0x1534d49588 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001534d49588 mem-ID=0 size=2 element-size=2 type=Data data=179f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1534d49588 end_addr=0x1534d49589
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1534d41864=>part 1 PA [0]0x1534d41864 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1534d41864=>part 1 PA [0]0x1534d41864 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1534d41864=>part 1 PA [0]0x1534d41864 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1534d41864=>part 1 PA [0]0x1534d41864 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001534d41864 mem-ID=0 size=2 element-size=2 type=Data data=ad0a
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1534d41864 end_addr=0x1534d41865
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1534d46c54=>part 1 PA [0]0x1534d46c54 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1534d46c54=>part 1 PA [0]0x1534d46c54 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1534d46c54=>part 1 PA [0]0x1534d46c54 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1534d46c54=>part 1 PA [0]0x1534d46c54 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001534d46c54 mem-ID=0 size=2 element-size=2 type=Data data=fd86
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1534d46c54 end_addr=0x1534d46c55
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1534d490d8=>part 1 PA [0]0x1534d490d8 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1534d490d8=>part 1 PA [0]0x1534d490d8 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1534d490d8=>part 1 PA [0]0x1534d490d8 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1534d490d8=>part 1 PA [0]0x1534d490d8 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001534d490d8 mem-ID=0 size=2 element-size=2 type=Data data=504c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1534d490d8 end_addr=0x1534d490d9
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1534d446d0=>part 1 PA [0]0x1534d446d0 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1534d446d0=>part 1 PA [0]0x1534d446d0 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1534d446d0=>part 1 PA [0]0x1534d446d0 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1534d446d0=>part 1 PA [0]0x1534d446d0 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001534d446d0 mem-ID=0 size=2 element-size=2 type=Data data=fab8
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1534d446d0 end_addr=0x1534d446d1
[notice]Committing instruction "VSOXEI16.V v29, x6, v28, Unmasked" at 0x80011dc0=>[0]0x80011dc0 (0xfc35ea7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011dc0 mem-ID=0 size=4 element-size=4 type=Instruction data=a75ec30f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011dc0 end_addr=0x80011dc3
[notice]retire source stage: 1c, access: 0x2, size: 1, type: 0
[info]current source entropy:7, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011dc4
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x1534d3bdfe
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x1534d4326a
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x1534d3e250
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x1534d49f36
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x1534d47cec
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x1534d3dac2
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x1534d43f8c
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x1534d40786
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x1534d4a8b4
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x1534d3e7b2
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x1534d49580
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x1534d49588
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x1534d41864
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x1534d46c54
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x1534d490d8
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x1534d446d0
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : RegisterReservation
[info]{RegisterReserver::UnreserveRegister} Unreserve register: v28, access: Write, reserve type: User
[info]{GenSequenceAgent::RegisterReservation} register reservation do? 0 reg v28 attrs Write is reserved? 0
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : RegisterReservation
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x6, access: Write, reserve type: User
[info]{GenSequenceAgent::RegisterReservation} register reservation do? 0 reg x6 attrs Write is reserved? 0
[notice]GenQueryAgent::HandleQuery : InstructionRecord
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 5
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 9
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[info]{GenVirtualMemoryRequest::AddDetail} Size : 0x200 : GenVaRequest
[info]{GenVirtualMemoryRequest::AddDetail} Align : 0x8 : GenVaRequest
[info]{GenVirtualMemoryRequest::AddDetail} Type : D : GenVaRequest
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[notice]Generating: VSOXEI32.V##RISCV
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[debug]choice tree name: Data alignment choice name: Aligned set weight: 50
[debug]choice tree name: Data alignment choice name: Unaligned set weight: 14
[info] opname=vs3
[info]Operand vs3 No Dependency constraint
[info] opname=vm
[info] opname=LoadStore-rs1-vs2
[notice]Operand : LoadStore-rs1-vs2 mask 0x0 value 0x0
[info]Operand rs1 No Dependency constraint
[info]Operand vs2 No Dependency constraint
[notice]{VectorIndexedLoadStoreOperand::GenerateWithPreamble} generated target address 0x266ea7044c alignment 2 data size 2 base value 0x25eb87920a
[info]{AddressingOperand::Generate} generated with preamble
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} preventing all data page faults.
[notice]{DataBlock::Setup} generate data block start address...0x3e2b40b480 with size:64 and align:64
[notice]{DataBlock::Setup} allocate memory for value:0x831f7242 size:0x4 Big endian:0x0 to memory:0x3e2b40b480 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000003e2b40b480 mem-ID=0 size=4 element-size=4 type=Data data=42721f83
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3e2b40b480 end_addr=0x3e2b40b483
[notice]{DataBlock::Setup} allocate memory for value:0x7a1ae966 size:0x4 Big endian:0x0 to memory:0x3e2b40b484 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000003e2b40b484 mem-ID=0 size=4 element-size=4 type=Data data=66e91a7a
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3e2b40b484 end_addr=0x3e2b40b487
[notice]{DataBlock::Setup} allocate memory for value:0x3ec23da8 size:0x4 Big endian:0x0 to memory:0x3e2b40b488 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000003e2b40b488 mem-ID=0 size=4 element-size=4 type=Data data=a83dc23e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3e2b40b488 end_addr=0x3e2b40b48b
[notice]{DataBlock::Setup} allocate memory for value:0xe9dd2ed8 size:0x4 Big endian:0x0 to memory:0x3e2b40b48c bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000003e2b40b48c mem-ID=0 size=4 element-size=4 type=Data data=d82edde9
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3e2b40b48c end_addr=0x3e2b40b48f
[notice]{DataBlock::Setup} allocate memory for value:0x34955924 size:0x4 Big endian:0x0 to memory:0x3e2b40b490 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000003e2b40b490 mem-ID=0 size=4 element-size=4 type=Data data=24599534
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3e2b40b490 end_addr=0x3e2b40b493
[notice]{DataBlock::Setup} allocate memory for value:0x68c839e size:0x4 Big endian:0x0 to memory:0x3e2b40b494 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000003e2b40b494 mem-ID=0 size=4 element-size=4 type=Data data=9e838c06
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3e2b40b494 end_addr=0x3e2b40b497
[notice]{DataBlock::Setup} allocate memory for value:0xf9e1c5d4 size:0x4 Big endian:0x0 to memory:0x3e2b40b498 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000003e2b40b498 mem-ID=0 size=4 element-size=4 type=Data data=d4c5e1f9
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3e2b40b498 end_addr=0x3e2b40b49b
[notice]{DataBlock::Setup} allocate memory for value:0x17500f30 size:0x4 Big endian:0x0 to memory:0x3e2b40b49c bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000003e2b40b49c mem-ID=0 size=4 element-size=4 type=Data data=300f5017
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3e2b40b49c end_addr=0x3e2b40b49f
[notice]{DataBlock::Setup} allocate memory for value:0xf882674 size:0x4 Big endian:0x0 to memory:0x3e2b40b4a0 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000003e2b40b4a0 mem-ID=0 size=4 element-size=4 type=Data data=7426880f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3e2b40b4a0 end_addr=0x3e2b40b4a3
[notice]{DataBlock::Setup} allocate memory for value:0x8da0a23c size:0x4 Big endian:0x0 to memory:0x3e2b40b4a4 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000003e2b40b4a4 mem-ID=0 size=4 element-size=4 type=Data data=3ca2a08d
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3e2b40b4a4 end_addr=0x3e2b40b4a7
[notice]{DataBlock::Setup} allocate memory for value:0x1d965f8a size:0x4 Big endian:0x0 to memory:0x3e2b40b4a8 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000003e2b40b4a8 mem-ID=0 size=4 element-size=4 type=Data data=8a5f961d
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3e2b40b4a8 end_addr=0x3e2b40b4ab
[notice]{DataBlock::Setup} allocate memory for value:0x404e7ee6 size:0x4 Big endian:0x0 to memory:0x3e2b40b4ac bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000003e2b40b4ac mem-ID=0 size=4 element-size=4 type=Data data=e67e4e40
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3e2b40b4ac end_addr=0x3e2b40b4af
[notice]{DataBlock::Setup} allocate memory for value:0x2dab28da size:0x4 Big endian:0x0 to memory:0x3e2b40b4b0 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000003e2b40b4b0 mem-ID=0 size=4 element-size=4 type=Data data=da28ab2d
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3e2b40b4b0 end_addr=0x3e2b40b4b3
[notice]{DataBlock::Setup} allocate memory for value:0xc5deac68 size:0x4 Big endian:0x0 to memory:0x3e2b40b4b4 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000003e2b40b4b4 mem-ID=0 size=4 element-size=4 type=Data data=68acdec5
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3e2b40b4b4 end_addr=0x3e2b40b4b7
[notice]{DataBlock::Setup} allocate memory for value:0xe2e363d8 size:0x4 Big endian:0x0 to memory:0x3e2b40b4b8 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000003e2b40b4b8 mem-ID=0 size=4 element-size=4 type=Data data=d863e3e2
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3e2b40b4b8 end_addr=0x3e2b40b4bb
[notice]{DataBlock::Setup} allocate memory for value:0x19e550c4 size:0x4 Big endian:0x0 to memory:0x3e2b40b4bc bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000003e2b40b4bc mem-ID=0 size=4 element-size=4 type=Data data=c450e519
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3e2b40b4bc end_addr=0x3e2b40b4bf
[notice]{DataBlock::Clear} data units are cleared!
[info]{RegisterReserver::ReserveRegister} Reserving register: v18, access: Write, reserve type: User
[info]{Generator::AddLoadRegisterAmbleRequests} register v18 should be reserved now: 1
[info]{RegisterReserver::ReserveRegister} Reserving register: x16, access: Write, reserve type: User
[info]{Generator::AddLoadRegisterAmbleRequests} register x16 should be reserved now: 1
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x3e2b value 0x3e2b
[info] opname=rd
[notice]Committing instruction "LUI x22, 15915" at 0x80011dc4=>[0]0x80011dc4 (0x3e2bb37) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011dc4 mem-ID=0 size=4 element-size=4 type=Instruction data=37bbe203
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011dc4 end_addr=0x80011dc7
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x22 value 0x3e2b000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011dc8
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x40b value 0x40b
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x22, x22, 1035" at 0x80011dc8=>[0]0x80011dc8 (0x40bb0b1b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011dc8 mem-ID=0 size=4 element-size=4 type=Instruction data=1b0bbb40
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011dc8 end_addr=0x80011dcb
[info]current source entropy:8, resource type: 0
[info]current dest entropy:3, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x22 value 0x3e2b40b, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011dcc
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x22, x22, 0xc" at 0x80011dcc=>[0]0x80011dcc (0xcb1b13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011dcc mem-ID=0 size=4 element-size=4 type=Instruction data=131bcb00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011dcc end_addr=0x80011dcf
[info]current source entropy:8, resource type: 0
[info]current dest entropy:3, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x22 value 0x3e2b40b000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011dd0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x480 value 0x480
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x22, x22, 1152" at 0x80011dd0=>[0]0x80011dd0 (0x480b0b13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011dd0 mem-ID=0 size=4 element-size=4 type=Instruction data=130b0b48
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011dd0 end_addr=0x80011dd3
[info]current source entropy:8, resource type: 0
[info]current dest entropy:3, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x22 value 0x3e2b40b480, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011dd4
[notice]Generating: VL1RE8.V##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[debug]choice tree name: Data alignment choice name: Aligned set weight: 50
[debug]choice tree name: Data alignment choice name: Unaligned set weight: 14
[info]constraint already forced, ignore reservation check
[info] opname=vd
[info] opname=LoadStore-rs1
[notice]Operand : LoadStore-rs1 mask 0x0 value 0x0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x0=>part 1 PA [0]0x0 size=1, part 2 PA [0]0x0 size=0
[notice]Committing instruction "VL1RE8.V v18, x22" at 0x80011dd4=>[0]0x80011dd4 (0x28b0907) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011dd4 mem-ID=0 size=4 element-size=4 type=Instruction data=07098b02
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011dd4 end_addr=0x80011dd7
[notice]retire source stage: 1, access: 0x1a, size: 1, type: 0
[info]current source entropy:7, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011dd8
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v18_0 value 0x7a1ae966831f7242, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v18_1 value 0xe9dd2ed83ec23da8, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v18_2 value 0x68c839e34955924, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v18_3 value 0x17500f30f9e1c5d4, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v18_4 value 0x8da0a23c0f882674, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v18_5 value 0x404e7ee61d965f8a, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v18_6 value 0xc5deac682dab28da, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v18_7 value 0x19e550c4e2e363d8, mask 0xffffffffffffffff
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x25ec value 0x25ec
[info] opname=rd
[notice]Committing instruction "LUI x16, 9708" at 0x80011dd8=>[0]0x80011dd8 (0x25ec837) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011dd8 mem-ID=0 size=4 element-size=4 type=Instruction data=37c85e02
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011dd8 end_addr=0x80011ddb
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x16 value 0x25ec000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011ddc
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x879 value 0x879
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x16, x16, -1927" at 0x80011ddc=>[0]0x80011ddc (0x8798081b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011ddc mem-ID=0 size=4 element-size=4 type=Instruction data=1b089887
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011ddc end_addr=0x80011ddf
[info]current source entropy:8, resource type: 0
[info]current dest entropy:3, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x16 value 0x25eb879, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011de0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x16, x16, 0xc" at 0x80011de0=>[0]0x80011de0 (0xc81813) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011de0 mem-ID=0 size=4 element-size=4 type=Instruction data=1318c800
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011de0 end_addr=0x80011de3
[info]current source entropy:8, resource type: 0
[info]current dest entropy:3, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x16 value 0x25eb879000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011de4
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x20a value 0x20a
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x16, x16, 522" at 0x80011de4=>[0]0x80011de4 (0x20a80813) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011de4 mem-ID=0 size=4 element-size=4 type=Instruction data=1308a820
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011de4 end_addr=0x80011de7
[info]current source entropy:8, resource type: 0
[info]current dest entropy:3, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x16 value 0x25eb87920a, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011de8
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : CommitInstruction
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x266ea7044c=>part 1 PA [0]0x266ea7044c size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x266ea7044c=>part 1 PA [0]0x266ea7044c size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x266ea7044c=>part 1 PA [0]0x266ea7044c size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x266ea7044c=>part 1 PA [0]0x266ea7044c size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000266ea7044c mem-ID=0 size=2 element-size=2 type=Data data=4141
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x266ea7044c end_addr=0x266ea7044d
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2665a27b70=>part 1 PA [0]0x2665a27b70 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2665a27b70=>part 1 PA [0]0x2665a27b70 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2665a27b70=>part 1 PA [0]0x2665a27b70 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2665a27b70=>part 1 PA [0]0x2665a27b70 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000002665a27b70 mem-ID=0 size=2 element-size=2 type=Data data=d836
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2665a27b70 end_addr=0x2665a27b71
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x262a49cfb2=>part 1 PA [0]0x262a49cfb2 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x262a49cfb2=>part 1 PA [0]0x262a49cfb2 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x262a49cfb2=>part 1 PA [0]0x262a49cfb2 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x262a49cfb2=>part 1 PA [0]0x262a49cfb2 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000262a49cfb2 mem-ID=0 size=2 element-size=2 type=Data data=0cd7
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x262a49cfb2 end_addr=0x262a49cfb3
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x26d564c0e2=>part 1 PA [0]0x26d564c0e2 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x26d564c0e2=>part 1 PA [0]0x26d564c0e2 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x26d564c0e2=>part 1 PA [0]0x26d564c0e2 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x26d564c0e2=>part 1 PA [0]0x26d564c0e2 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000026d564c0e2 mem-ID=0 size=2 element-size=2 type=Data data=600d
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x26d564c0e2 end_addr=0x26d564c0e3
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x26201ceb2e=>part 1 PA [0]0x26201ceb2e size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x26201ceb2e=>part 1 PA [0]0x26201ceb2e size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x26201ceb2e=>part 1 PA [0]0x26201ceb2e size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x26201ceb2e=>part 1 PA [0]0x26201ceb2e size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000026201ceb2e mem-ID=0 size=2 element-size=2 type=Data data=d66e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x26201ceb2e end_addr=0x26201ceb2f
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x25f21415a8=>part 1 PA [0]0x25f21415a8 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x25f21415a8=>part 1 PA [0]0x25f21415a8 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x25f21415a8=>part 1 PA [0]0x25f21415a8 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x25f21415a8=>part 1 PA [0]0x25f21415a8 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000025f21415a8 mem-ID=0 size=2 element-size=2 type=Data data=02e0
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x25f21415a8 end_addr=0x25f21415a9
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x26e56957de=>part 1 PA [0]0x26e56957de size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x26e56957de=>part 1 PA [0]0x26e56957de size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x26e56957de=>part 1 PA [0]0x26e56957de size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x26e56957de=>part 1 PA [0]0x26e56957de size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000026e56957de mem-ID=0 size=2 element-size=2 type=Data data=3628
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x26e56957de end_addr=0x26e56957df
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2602d7a13a=>part 1 PA [0]0x2602d7a13a size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2602d7a13a=>part 1 PA [0]0x2602d7a13a size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2602d7a13a=>part 1 PA [0]0x2602d7a13a size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2602d7a13a=>part 1 PA [0]0x2602d7a13a size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000002602d7a13a mem-ID=0 size=2 element-size=2 type=Data data=4551
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2602d7a13a end_addr=0x2602d7a13b
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x25fb0fb87e=>part 1 PA [0]0x25fb0fb87e size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x25fb0fb87e=>part 1 PA [0]0x25fb0fb87e size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x25fb0fb87e=>part 1 PA [0]0x25fb0fb87e size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x25fb0fb87e=>part 1 PA [0]0x25fb0fb87e size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000025fb0fb87e mem-ID=0 size=2 element-size=2 type=Data data=ba0a
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x25fb0fb87e end_addr=0x25fb0fb87f
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2679283446=>part 1 PA [0]0x2679283446 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2679283446=>part 1 PA [0]0x2679283446 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2679283446=>part 1 PA [0]0x2679283446 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2679283446=>part 1 PA [0]0x2679283446 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000002679283446 mem-ID=0 size=2 element-size=2 type=Data data=9139
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2679283446 end_addr=0x2679283447
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x26091df194=>part 1 PA [0]0x26091df194 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x26091df194=>part 1 PA [0]0x26091df194 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x26091df194=>part 1 PA [0]0x26091df194 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x26091df194=>part 1 PA [0]0x26091df194 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000026091df194 mem-ID=0 size=2 element-size=2 type=Data data=babc
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x26091df194 end_addr=0x26091df195
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x262bd610f0=>part 1 PA [0]0x262bd610f0 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x262bd610f0=>part 1 PA [0]0x262bd610f0 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x262bd610f0=>part 1 PA [0]0x262bd610f0 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x262bd610f0=>part 1 PA [0]0x262bd610f0 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000262bd610f0 mem-ID=0 size=2 element-size=2 type=Data data=cd72
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x262bd610f0 end_addr=0x262bd610f1
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x261932bae4=>part 1 PA [0]0x261932bae4 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x261932bae4=>part 1 PA [0]0x261932bae4 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x261932bae4=>part 1 PA [0]0x261932bae4 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x261932bae4=>part 1 PA [0]0x261932bae4 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000261932bae4 mem-ID=0 size=2 element-size=2 type=Data data=a45c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x261932bae4 end_addr=0x261932bae5
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x26b1663e72=>part 1 PA [0]0x26b1663e72 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x26b1663e72=>part 1 PA [0]0x26b1663e72 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x26b1663e72=>part 1 PA [0]0x26b1663e72 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x26b1663e72=>part 1 PA [0]0x26b1663e72 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000026b1663e72 mem-ID=0 size=2 element-size=2 type=Data data=f65c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x26b1663e72 end_addr=0x26b1663e73
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x26ce6af5e2=>part 1 PA [0]0x26ce6af5e2 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x26ce6af5e2=>part 1 PA [0]0x26ce6af5e2 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x26ce6af5e2=>part 1 PA [0]0x26ce6af5e2 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x26ce6af5e2=>part 1 PA [0]0x26ce6af5e2 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000026ce6af5e2 mem-ID=0 size=2 element-size=2 type=Data data=fa04
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x26ce6af5e2 end_addr=0x26ce6af5e3
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x26056ce2ce=>part 1 PA [0]0x26056ce2ce size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x26056ce2ce=>part 1 PA [0]0x26056ce2ce size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x26056ce2ce=>part 1 PA [0]0x26056ce2ce size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x26056ce2ce=>part 1 PA [0]0x26056ce2ce size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000026056ce2ce mem-ID=0 size=2 element-size=2 type=Data data=34c5
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x26056ce2ce end_addr=0x26056ce2cf
[notice]Committing instruction "VSOXEI32.V v21, x16, v18, Unmasked" at 0x80011de8=>[0]0x80011de8 (0xf286aa7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011de8 mem-ID=0 size=4 element-size=4 type=Instruction data=a76a280f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011de8 end_addr=0x80011deb
[notice]retire source stage: 6, access: 0x7, size: 1, type: 0
[info]current source entropy:7, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011dec
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x266ea7044c
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x2665a27b70
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x262a49cfb2
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x26d564c0e2
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x26201ceb2e
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x25f21415a8
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x26e56957de
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x2602d7a13a
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x25fb0fb87e
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x2679283446
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x26091df194
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x262bd610f0
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x261932bae4
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x26b1663e72
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x26ce6af5e2
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x26056ce2ce
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : RegisterReservation
[info]{RegisterReserver::UnreserveRegister} Unreserve register: v18, access: Write, reserve type: User
[info]{GenSequenceAgent::RegisterReservation} register reservation do? 0 reg v18 attrs Write is reserved? 0
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : RegisterReservation
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x16, access: Write, reserve type: User
[info]{GenSequenceAgent::RegisterReservation} register reservation do? 0 reg x16 attrs Write is reserved? 0
[notice]GenQueryAgent::HandleQuery : InstructionRecord
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 5
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 9
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[info]{GenVirtualMemoryRequest::AddDetail} Size : 0x200 : GenVaRequest
[info]{GenVirtualMemoryRequest::AddDetail} Align : 0x8 : GenVaRequest
[info]{GenVirtualMemoryRequest::AddDetail} Type : D : GenVaRequest
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[notice]Generating: VLUXEI16.V##RISCV
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[debug]choice tree name: Data alignment choice name: Aligned set weight: 50
[debug]choice tree name: Data alignment choice name: Unaligned set weight: 14
[info] opname=vd
[info]Operand vd No Dependency constraint
[info] opname=vm
[info] opname=LoadStore-rs1-vs2
[notice]Operand : LoadStore-rs1-vs2 mask 0x0 value 0x0
[info]Operand rs1 No Dependency constraint
[info]Operand vs2 No Dependency constraint
[notice]{VectorIndexedLoadStoreOperand::GenerateWithPreamble} generated target address 0x13e5cba400 alignment 2 data size 2 base value 0x13e5cb3111
[info]{AddressingOperand::Generate} generated with preamble
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} preventing all data page faults.
[notice]{DataBlock::Setup} generate data block start address...0x13fdad48c0 with size:64 and align:64
[notice]{DataBlock::Setup} allocate memory for value:0x72ef size:0x2 Big endian:0x0 to memory:0x13fdad48c0 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000013fdad48c0 mem-ID=0 size=2 element-size=2 type=Data data=ef72
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x13fdad48c0 end_addr=0x13fdad48c1
[notice]{DataBlock::Setup} allocate memory for value:0xb637 size:0x2 Big endian:0x0 to memory:0x13fdad48c2 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000013fdad48c2 mem-ID=0 size=2 element-size=2 type=Data data=37b6
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x13fdad48c2 end_addr=0x13fdad48c3
[notice]{DataBlock::Setup} allocate memory for value:0x9199 size:0x2 Big endian:0x0 to memory:0x13fdad48c4 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000013fdad48c4 mem-ID=0 size=2 element-size=2 type=Data data=9991
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x13fdad48c4 end_addr=0x13fdad48c5
[notice]{DataBlock::Setup} allocate memory for value:0x46c7 size:0x2 Big endian:0x0 to memory:0x13fdad48c6 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000013fdad48c6 mem-ID=0 size=2 element-size=2 type=Data data=c746
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x13fdad48c6 end_addr=0x13fdad48c7
[notice]{DataBlock::Setup} allocate memory for value:0x4759 size:0x2 Big endian:0x0 to memory:0x13fdad48c8 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000013fdad48c8 mem-ID=0 size=2 element-size=2 type=Data data=5947
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x13fdad48c8 end_addr=0x13fdad48c9
[notice]{DataBlock::Setup} allocate memory for value:0x3ffd size:0x2 Big endian:0x0 to memory:0x13fdad48ca bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000013fdad48ca mem-ID=0 size=2 element-size=2 type=Data data=fd3f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x13fdad48ca end_addr=0x13fdad48cb
[notice]{DataBlock::Setup} allocate memory for value:0x7b0f size:0x2 Big endian:0x0 to memory:0x13fdad48cc bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000013fdad48cc mem-ID=0 size=2 element-size=2 type=Data data=0f7b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x13fdad48cc end_addr=0x13fdad48cd
[notice]{DataBlock::Setup} allocate memory for value:0x9c13 size:0x2 Big endian:0x0 to memory:0x13fdad48ce bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000013fdad48ce mem-ID=0 size=2 element-size=2 type=Data data=139c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x13fdad48ce end_addr=0x13fdad48cf
[notice]{DataBlock::Setup} allocate memory for value:0x62cf size:0x2 Big endian:0x0 to memory:0x13fdad48d0 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000013fdad48d0 mem-ID=0 size=2 element-size=2 type=Data data=cf62
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x13fdad48d0 end_addr=0x13fdad48d1
[notice]{DataBlock::Setup} allocate memory for value:0xc143 size:0x2 Big endian:0x0 to memory:0x13fdad48d2 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000013fdad48d2 mem-ID=0 size=2 element-size=2 type=Data data=43c1
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x13fdad48d2 end_addr=0x13fdad48d3
[notice]{DataBlock::Setup} allocate memory for value:0x633d size:0x2 Big endian:0x0 to memory:0x13fdad48d4 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000013fdad48d4 mem-ID=0 size=2 element-size=2 type=Data data=3d63
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x13fdad48d4 end_addr=0x13fdad48d5
[notice]{DataBlock::Setup} allocate memory for value:0x1983 size:0x2 Big endian:0x0 to memory:0x13fdad48d6 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000013fdad48d6 mem-ID=0 size=2 element-size=2 type=Data data=8319
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x13fdad48d6 end_addr=0x13fdad48d7
[notice]{DataBlock::Setup} allocate memory for value:0xeff7 size:0x2 Big endian:0x0 to memory:0x13fdad48d8 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000013fdad48d8 mem-ID=0 size=2 element-size=2 type=Data data=f7ef
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x13fdad48d8 end_addr=0x13fdad48d9
[notice]{DataBlock::Setup} allocate memory for value:0x177b size:0x2 Big endian:0x0 to memory:0x13fdad48da bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000013fdad48da mem-ID=0 size=2 element-size=2 type=Data data=7b17
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x13fdad48da end_addr=0x13fdad48db
[notice]{DataBlock::Setup} allocate memory for value:0x7c69 size:0x2 Big endian:0x0 to memory:0x13fdad48dc bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000013fdad48dc mem-ID=0 size=2 element-size=2 type=Data data=697c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x13fdad48dc end_addr=0x13fdad48dd
[notice]{DataBlock::Setup} allocate memory for value:0x611 size:0x2 Big endian:0x0 to memory:0x13fdad48de bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000013fdad48de mem-ID=0 size=2 element-size=2 type=Data data=1106
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x13fdad48de end_addr=0x13fdad48df
[notice]{DataBlock::Setup} allocate memory for value:0xa462 size:0x2 Big endian:0x0 to memory:0x13fdad48e0 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000013fdad48e0 mem-ID=0 size=2 element-size=2 type=Data data=62a4
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x13fdad48e0 end_addr=0x13fdad48e1
[notice]{DataBlock::Setup} allocate memory for value:0x184b size:0x2 Big endian:0x0 to memory:0x13fdad48e2 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000013fdad48e2 mem-ID=0 size=2 element-size=2 type=Data data=4b18
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x13fdad48e2 end_addr=0x13fdad48e3
[notice]{DataBlock::Setup} allocate memory for value:0xc84e size:0x2 Big endian:0x0 to memory:0x13fdad48e4 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000013fdad48e4 mem-ID=0 size=2 element-size=2 type=Data data=4ec8
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x13fdad48e4 end_addr=0x13fdad48e5
[notice]{DataBlock::Setup} allocate memory for value:0x39bc size:0x2 Big endian:0x0 to memory:0x13fdad48e6 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000013fdad48e6 mem-ID=0 size=2 element-size=2 type=Data data=bc39
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x13fdad48e6 end_addr=0x13fdad48e7
[notice]{DataBlock::Setup} allocate memory for value:0xa8d8 size:0x2 Big endian:0x0 to memory:0x13fdad48e8 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000013fdad48e8 mem-ID=0 size=2 element-size=2 type=Data data=d8a8
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x13fdad48e8 end_addr=0x13fdad48e9
[notice]{DataBlock::Setup} allocate memory for value:0xf9a2 size:0x2 Big endian:0x0 to memory:0x13fdad48ea bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000013fdad48ea mem-ID=0 size=2 element-size=2 type=Data data=a2f9
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x13fdad48ea end_addr=0x13fdad48eb
[notice]{DataBlock::Setup} allocate memory for value:0xbbcd size:0x2 Big endian:0x0 to memory:0x13fdad48ec bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000013fdad48ec mem-ID=0 size=2 element-size=2 type=Data data=cdbb
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x13fdad48ec end_addr=0x13fdad48ed
[notice]{DataBlock::Setup} allocate memory for value:0x177 size:0x2 Big endian:0x0 to memory:0x13fdad48ee bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000013fdad48ee mem-ID=0 size=2 element-size=2 type=Data data=7701
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x13fdad48ee end_addr=0x13fdad48ef
[notice]{DataBlock::Setup} allocate memory for value:0x882e size:0x2 Big endian:0x0 to memory:0x13fdad48f0 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000013fdad48f0 mem-ID=0 size=2 element-size=2 type=Data data=2e88
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x13fdad48f0 end_addr=0x13fdad48f1
[notice]{DataBlock::Setup} allocate memory for value:0x63e4 size:0x2 Big endian:0x0 to memory:0x13fdad48f2 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000013fdad48f2 mem-ID=0 size=2 element-size=2 type=Data data=e463
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x13fdad48f2 end_addr=0x13fdad48f3
[notice]{DataBlock::Setup} allocate memory for value:0xb80e size:0x2 Big endian:0x0 to memory:0x13fdad48f4 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000013fdad48f4 mem-ID=0 size=2 element-size=2 type=Data data=0eb8
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x13fdad48f4 end_addr=0x13fdad48f5
[notice]{DataBlock::Setup} allocate memory for value:0x29e7 size:0x2 Big endian:0x0 to memory:0x13fdad48f6 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000013fdad48f6 mem-ID=0 size=2 element-size=2 type=Data data=e729
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x13fdad48f6 end_addr=0x13fdad48f7
[notice]{DataBlock::Setup} allocate memory for value:0x39f2 size:0x2 Big endian:0x0 to memory:0x13fdad48f8 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000013fdad48f8 mem-ID=0 size=2 element-size=2 type=Data data=f239
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x13fdad48f8 end_addr=0x13fdad48f9
[notice]{DataBlock::Setup} allocate memory for value:0xf014 size:0x2 Big endian:0x0 to memory:0x13fdad48fa bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000013fdad48fa mem-ID=0 size=2 element-size=2 type=Data data=14f0
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x13fdad48fa end_addr=0x13fdad48fb
[notice]{DataBlock::Setup} allocate memory for value:0xce1e size:0x2 Big endian:0x0 to memory:0x13fdad48fc bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000013fdad48fc mem-ID=0 size=2 element-size=2 type=Data data=1ece
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x13fdad48fc end_addr=0x13fdad48fd
[notice]{DataBlock::Setup} allocate memory for value:0x8c1d size:0x2 Big endian:0x0 to memory:0x13fdad48fe bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000013fdad48fe mem-ID=0 size=2 element-size=2 type=Data data=1d8c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x13fdad48fe end_addr=0x13fdad48ff
[notice]{DataBlock::Clear} data units are cleared!
[info]{RegisterReserver::ReserveRegister} Reserving register: v11, access: Write, reserve type: User
[info]{Generator::AddLoadRegisterAmbleRequests} register v11 should be reserved now: 1
[info]{RegisterReserver::ReserveRegister} Reserving register: x24, access: Write, reserve type: User
[info]{Generator::AddLoadRegisterAmbleRequests} register x24 should be reserved now: 1
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x13fe value 0x13fe
[info] opname=rd
[notice]Committing instruction "LUI x31, 5118" at 0x80011dec=>[0]0x80011dec (0x13fefb7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011dec mem-ID=0 size=4 element-size=4 type=Instruction data=b7ef3f01
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011dec end_addr=0x80011def
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x31 value 0x13fe000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011df0
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xad5 value 0xad5
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x31, x31, -1323" at 0x80011df0=>[0]0x80011df0 (0xad5f8f9b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011df0 mem-ID=0 size=4 element-size=4 type=Instruction data=9b8f5fad
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011df0 end_addr=0x80011df3
[info]current source entropy:8, resource type: 0
[info]current dest entropy:3, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x31 value 0x13fdad5, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011df4
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x31, x31, 0xc" at 0x80011df4=>[0]0x80011df4 (0xcf9f93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011df4 mem-ID=0 size=4 element-size=4 type=Instruction data=939fcf00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011df4 end_addr=0x80011df7
[info]current source entropy:8, resource type: 0
[info]current dest entropy:3, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x31 value 0x13fdad5000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011df8
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x8c0 value 0x8c0
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x31, x31, -1856" at 0x80011df8=>[0]0x80011df8 (0x8c0f8f93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011df8 mem-ID=0 size=4 element-size=4 type=Instruction data=938f0f8c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011df8 end_addr=0x80011dfb
[info]current source entropy:8, resource type: 0
[info]current dest entropy:3, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x31 value 0x13fdad48c0, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011dfc
[notice]Generating: VL1RE8.V##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[debug]choice tree name: Data alignment choice name: Aligned set weight: 50
[debug]choice tree name: Data alignment choice name: Unaligned set weight: 14
[info]constraint already forced, ignore reservation check
[info] opname=vd
[info] opname=LoadStore-rs1
[notice]Operand : LoadStore-rs1 mask 0x0 value 0x0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x0=>part 1 PA [0]0x0 size=1, part 2 PA [0]0x0 size=0
[notice]Committing instruction "VL1RE8.V v11, x31" at 0x80011dfc=>[0]0x80011dfc (0x28f8587) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011dfc mem-ID=0 size=4 element-size=4 type=Instruction data=87858f02
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011dfc end_addr=0x80011dff
[notice]retire source stage: b, access: 0x1, size: 1, type: 0
[info]current source entropy:7, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011e00
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v11_0 value 0x46c79199b63772ef, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v11_1 value 0x9c137b0f3ffd4759, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v11_2 value 0x1983633dc14362cf, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v11_3 value 0x6117c69177beff7, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v11_4 value 0x39bcc84e184ba462, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v11_5 value 0x177bbcdf9a2a8d8, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v11_6 value 0x29e7b80e63e4882e, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v11_7 value 0x8c1dce1ef01439f2, mask 0xffffffffffffffff
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x13e6 value 0x13e6
[info] opname=rd
[notice]Committing instruction "LUI x24, 5094" at 0x80011e00=>[0]0x80011e00 (0x13e6c37) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011e00 mem-ID=0 size=4 element-size=4 type=Instruction data=376c3e01
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011e00 end_addr=0x80011e03
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x24 value 0x13e6000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011e04
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xcb3 value 0xcb3
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x24, x24, -845" at 0x80011e04=>[0]0x80011e04 (0xcb3c0c1b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011e04 mem-ID=0 size=4 element-size=4 type=Instruction data=1b0c3ccb
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011e04 end_addr=0x80011e07
[info]current source entropy:8, resource type: 0
[info]current dest entropy:3, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x24 value 0x13e5cb3, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011e08
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x24, x24, 0xc" at 0x80011e08=>[0]0x80011e08 (0xcc1c13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011e08 mem-ID=0 size=4 element-size=4 type=Instruction data=131ccc00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011e08 end_addr=0x80011e0b
[info]current source entropy:8, resource type: 0
[info]current dest entropy:3, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x24 value 0x13e5cb3000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011e0c
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x111 value 0x111
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x24, x24, 273" at 0x80011e0c=>[0]0x80011e0c (0x111c0c13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011e0c mem-ID=0 size=4 element-size=4 type=Instruction data=130c1c11
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011e0c end_addr=0x80011e0f
[info]current source entropy:8, resource type: 0
[info]current dest entropy:3, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x24 value 0x13e5cb3111, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011e10
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : CommitInstruction
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x13e5cba400=>part 1 PA [0]0x13e5cba400 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x13e5cba400=>part 1 PA [0]0x13e5cba400 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x13e5cba400=>part 1 PA [0]0x13e5cba400 size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0xf70
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x13e5cba400=>part 1 PA [0]0x13e5cba400 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000013e5cba400 mem-ID=0 size=2 element-size=2 type=Data data=700f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x13e5cba400 end_addr=0x13e5cba401
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x13e5cbe748=>part 1 PA [0]0x13e5cbe748 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x13e5cbe748=>part 1 PA [0]0x13e5cbe748 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x13e5cbe748=>part 1 PA [0]0x13e5cbe748 size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0xa064
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x13e5cbe748=>part 1 PA [0]0x13e5cbe748 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000013e5cbe748 mem-ID=0 size=2 element-size=2 type=Data data=64a0
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x13e5cbe748 end_addr=0x13e5cbe749
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x13e5cbc2aa=>part 1 PA [0]0x13e5cbc2aa size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x13e5cbc2aa=>part 1 PA [0]0x13e5cbc2aa size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x13e5cbc2aa=>part 1 PA [0]0x13e5cbc2aa size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x13e5cbc2aa=>part 1 PA [0]0x13e5cbc2aa size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000013e5cbc2aa mem-ID=0 size=2 element-size=2 type=Data data=bacd
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x13e5cbc2aa end_addr=0x13e5cbc2ab
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x13e5cb77d8=>part 1 PA [0]0x13e5cb77d8 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x13e5cb77d8=>part 1 PA [0]0x13e5cb77d8 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x13e5cb77d8=>part 1 PA [0]0x13e5cb77d8 size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x43ea
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x13e5cb77d8=>part 1 PA [0]0x13e5cb77d8 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000013e5cb77d8 mem-ID=0 size=2 element-size=2 type=Data data=ea43
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x13e5cb77d8 end_addr=0x13e5cb77d9
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x13e5cb786a=>part 1 PA [0]0x13e5cb786a size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x13e5cb786a=>part 1 PA [0]0x13e5cb786a size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x13e5cb786a=>part 1 PA [0]0x13e5cb786a size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x62d0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x13e5cb786a=>part 1 PA [0]0x13e5cb786a size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000013e5cb786a mem-ID=0 size=2 element-size=2 type=Data data=d062
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x13e5cb786a end_addr=0x13e5cb786b
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x13e5cb710e=>part 1 PA [0]0x13e5cb710e size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x13e5cb710e=>part 1 PA [0]0x13e5cb710e size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x13e5cb710e=>part 1 PA [0]0x13e5cb710e size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x22de
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x13e5cb710e=>part 1 PA [0]0x13e5cb710e size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000013e5cb710e mem-ID=0 size=2 element-size=2 type=Data data=de22
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x13e5cb710e end_addr=0x13e5cb710f
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x13e5cbac20=>part 1 PA [0]0x13e5cbac20 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x13e5cbac20=>part 1 PA [0]0x13e5cbac20 size=2, part 2 PA [32686]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x13e5cbac20=>part 1 PA [0]0x13e5cbac20 size=2, part 2 PA [32686]0x0 size=0
[info]{PageRequestRegulator::RegulateBranchPageRequest} exception type: InstructionPageFault exception name: InstructionPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0xe7e2
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x13e5cbac20=>part 1 PA [0]0x13e5cbac20 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000013e5cbac20 mem-ID=0 size=2 element-size=2 type=Data data=e2e7
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x13e5cbac20 end_addr=0x13e5cbac21
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x13e5cbcd24=>part 1 PA [0]0x13e5cbcd24 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x13e5cbcd24=>part 1 PA [0]0x13e5cbcd24 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x13e5cbcd24=>part 1 PA [0]0x13e5cbcd24 size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x81d8
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x13e5cbcd24=>part 1 PA [0]0x13e5cbcd24 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000013e5cbcd24 mem-ID=0 size=2 element-size=2 type=Data data=d881
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x13e5cbcd24 end_addr=0x13e5cbcd25
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x13e5cb93e0=>part 1 PA [0]0x13e5cb93e0 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x13e5cb93e0=>part 1 PA [0]0x13e5cb93e0 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x13e5cb93e0=>part 1 PA [0]0x13e5cb93e0 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x13e5cb93e0=>part 1 PA [0]0x13e5cb93e0 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000013e5cb93e0 mem-ID=0 size=2 element-size=2 type=Data data=d165
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x13e5cb93e0 end_addr=0x13e5cb93e1
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x13e5cbf254=>part 1 PA [0]0x13e5cbf254 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x13e5cbf254=>part 1 PA [0]0x13e5cbf254 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x13e5cbf254=>part 1 PA [0]0x13e5cbf254 size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x8278
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x13e5cbf254=>part 1 PA [0]0x13e5cbf254 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000013e5cbf254 mem-ID=0 size=2 element-size=2 type=Data data=7882
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x13e5cbf254 end_addr=0x13e5cbf255
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x13e5cb944e=>part 1 PA [0]0x13e5cb944e size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x13e5cb944e=>part 1 PA [0]0x13e5cb944e size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x13e5cb944e=>part 1 PA [0]0x13e5cb944e size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x4ac4
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x13e5cb944e=>part 1 PA [0]0x13e5cb944e size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000013e5cb944e mem-ID=0 size=2 element-size=2 type=Data data=c44a
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x13e5cb944e end_addr=0x13e5cb944f
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x13e5cb4a94=>part 1 PA [0]0x13e5cb4a94 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x13e5cb4a94=>part 1 PA [0]0x13e5cb4a94 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x13e5cb4a94=>part 1 PA [0]0x13e5cb4a94 size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0xa6f4
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x13e5cb4a94=>part 1 PA [0]0x13e5cb4a94 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000013e5cb4a94 mem-ID=0 size=2 element-size=2 type=Data data=f4a6
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x13e5cb4a94 end_addr=0x13e5cb4a95
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x13e5cc2108=>part 1 PA [0]0x13e5cc2108 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x13e5cc2108=>part 1 PA [0]0x13e5cc2108 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x13e5cc2108=>part 1 PA [0]0x13e5cc2108 size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0xa48e
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x13e5cc2108=>part 1 PA [0]0x13e5cc2108 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000013e5cc2108 mem-ID=0 size=2 element-size=2 type=Data data=8ea4
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x13e5cc2108 end_addr=0x13e5cc2109
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x13e5cb488c=>part 1 PA [0]0x13e5cb488c size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x13e5cb488c=>part 1 PA [0]0x13e5cb488c size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x13e5cb488c=>part 1 PA [0]0x13e5cb488c size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x3cd4
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x13e5cb488c=>part 1 PA [0]0x13e5cb488c size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000013e5cb488c mem-ID=0 size=2 element-size=2 type=Data data=d43c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x13e5cb488c end_addr=0x13e5cb488d
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x13e5cbad7a=>part 1 PA [0]0x13e5cbad7a size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x13e5cbad7a=>part 1 PA [0]0x13e5cbad7a size=2, part 2 PA [32686]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x13e5cbad7a=>part 1 PA [0]0x13e5cbad7a size=2, part 2 PA [32686]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x9ba
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x13e5cbad7a=>part 1 PA [0]0x13e5cbad7a size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000013e5cbad7a mem-ID=0 size=2 element-size=2 type=Data data=ba09
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x13e5cbad7a end_addr=0x13e5cbad7b
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x13e5cb3722=>part 1 PA [0]0x13e5cb3722 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x13e5cb3722=>part 1 PA [0]0x13e5cb3722 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x13e5cb3722=>part 1 PA [0]0x13e5cb3722 size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x1268
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x13e5cb3722=>part 1 PA [0]0x13e5cb3722 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000013e5cb3722 mem-ID=0 size=2 element-size=2 type=Data data=6812
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x13e5cb3722 end_addr=0x13e5cb3723
[notice]Committing instruction "VLUXEI16.V v22, x24, v11, Unmasked" at 0x80011e10=>[0]0x80011e10 (0x6bc5b07) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011e10 mem-ID=0 size=4 element-size=4 type=Instruction data=075bbc06
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011e10 end_addr=0x80011e13
[notice]retire source stage: 10, access: 0xb, size: 1, type: 0
[info]current source entropy:7, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011e14
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v22_0 value 0x43eacdbaa0640f70, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v22_1 value 0x81d8e7e222de62d0, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v22_2 value 0xa6f44ac4827865d1, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v22_3 value 0x126809ba3cd4a48e, mask 0xffffffffffffffff
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : RegisterReservation
[info]{RegisterReserver::UnreserveRegister} Unreserve register: v11, access: Write, reserve type: User
[info]{GenSequenceAgent::RegisterReservation} register reservation do? 0 reg v11 attrs Write is reserved? 0
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : RegisterReservation
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x24, access: Write, reserve type: User
[info]{GenSequenceAgent::RegisterReservation} register reservation do? 0 reg x24 attrs Write is reserved? 0
[notice]GenQueryAgent::HandleQuery : InstructionRecord
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 5
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 9
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]Generating: VSUXEI64.V##RISCV
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[debug]choice tree name: Data alignment choice name: Aligned set weight: 50
[debug]choice tree name: Data alignment choice name: Unaligned set weight: 14
[info] opname=vs3
[info]Operand vs3 No Dependency constraint
[info] opname=vm
[info] opname=LoadStore-rs1-vs2
[notice]Generator mode changed to: AddressShortage,IssSim from: IssSim
[notice]Skipping: VSUXEI64.V##RISCV with operand error: Operand "LoadStore-rs1-vs2" failed to generate no-preamble
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 5
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 9
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[info]{GenVirtualMemoryRequest::AddDetail} Size : 0x200 : GenVaRequest
[info]{GenVirtualMemoryRequest::AddDetail} Align : 0x8 : GenVaRequest
[info]{GenVirtualMemoryRequest::AddDetail} Type : D : GenVaRequest
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[notice]Generator mode changed to: IssSim from: AddressShortage,IssSim
[notice]{Generator::SolveAddressShortage} try to add some available addresses to solve address shortage
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : BatchReloadRegisters
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[notice]{RecoveryAddressGenerator::GenerateAddress} generated addr=0x469da3c650
[info]{RegisterReserver::ReserveRegister} Reserving register: x29, access: Write, reserve type: User
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x11a7 value 0x11a7
[info] opname=rd
[notice]Committing instruction "LUI x29, 4519" at 0x80011e14=>[0]0x80011e14 (0x11a7eb7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011e14 mem-ID=0 size=4 element-size=4 type=Instruction data=b77e1a01
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011e14 end_addr=0x80011e17
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x29 value 0x11a7000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011e18
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x68f value 0x68f
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x29, x29, 1679" at 0x80011e18=>[0]0x80011e18 (0x68fe8e9b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011e18 mem-ID=0 size=4 element-size=4 type=Instruction data=9b8efe68
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011e18 end_addr=0x80011e1b
[notice]retire dest stage: 12, access: 0x0, size: 1, type: 0
[notice]retire source stage: 12, access: 0x15, size: 1, type: 0
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x29 value 0x11a768f, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011e1c
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xe value 0xe
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x29, x29, 0xe" at 0x80011e1c=>[0]0x80011e1c (0xee9e93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011e1c mem-ID=0 size=4 element-size=4 type=Instruction data=939eee00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011e1c end_addr=0x80011e1f
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x29 value 0x469da3c000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011e20
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x650 value 0x650
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x29, x29, 1616" at 0x80011e20=>[0]0x80011e20 (0x650e8e93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011e20 mem-ID=0 size=4 element-size=4 type=Instruction data=938e0e65
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011e20 end_addr=0x80011e23
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x29 value 0x469da3c650, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011e24
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : ReloadRegister
[notice]{GenSequenceAgentRISCV::GetReloadGPRUsingLoadSequence} reload_data=0x5b9c5dc530
[notice]Generating: LD##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[debug]choice tree name: Data alignment choice name: Aligned set weight: 50
[debug]choice tree name: Data alignment choice name: Unaligned set weight: 14
[info]constraint already forced, ignore reservation check
[info] opname=rd
[info] opname=LoadStore-rs1-simm12
[notice]Operand : LoadStore-rs1-simm12 mask 0x0 value 0x0
[notice]Operand : simm12 mask 0xfff value 0x748
[notice]{BaseOffsetLoadStoreOperand::GenerateWithPreamble} generated target address 0x214e094cb8 alignment 8 data size 8 base value 0x214e094570
[info]{AddressingOperand::Generate} generated with preamble
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x854 value 0x854
[info] opname=rd
[notice]Committing instruction "LUI x29, 2132" at 0x80011e24=>[0]0x80011e24 (0x854eb7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011e24 mem-ID=0 size=4 element-size=4 type=Instruction data=b74e8500
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011e24 end_addr=0x80011e27
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x29 value 0x854000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011e28
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x825 value 0x825
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x29, x29, -2011" at 0x80011e28=>[0]0x80011e28 (0x825e8e9b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011e28 mem-ID=0 size=4 element-size=4 type=Instruction data=9b8e5e82
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011e28 end_addr=0x80011e2b
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x29 value 0x853825, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011e2c
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xe value 0xe
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x29, x29, 0xe" at 0x80011e2c=>[0]0x80011e2c (0xee9e93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011e2c mem-ID=0 size=4 element-size=4 type=Instruction data=939eee00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011e2c end_addr=0x80011e2f
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x29 value 0x214e094000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011e30
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x570 value 0x570
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x29, x29, 1392" at 0x80011e30=>[0]0x80011e30 (0x570e8e93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011e30 mem-ID=0 size=4 element-size=4 type=Instruction data=938e0e57
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011e30 end_addr=0x80011e33
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x29 value 0x214e094570, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011e34
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : CommitInstruction
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x214e094cb8=>part 1 PA [0]0x214e094cb8 size=8, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffffffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x214e094cb8=>part 1 PA [0]0x214e094cb8 size=8, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x214e094cb8=>part 1 PA [0]0x214e094cb8 size=8, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x214e094cb8=>part 1 PA [0]0x214e094cb8 size=8, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000214e094cb8 mem-ID=0 size=8 element-size=8 type=Data data=30c55d9c5b000000
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x214e094cb8 end_addr=0x214e094cbf
[notice]Committing instruction "LD x18, x29, 1864" at 0x80011e34=>[0]0x80011e34 (0x748eb903) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011e34 mem-ID=0 size=4 element-size=4 type=Instruction data=03b98e74
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011e34 end_addr=0x80011e37
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x18 value 0x5b9c5dc530, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011e38
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : ReloadRegister
[notice]{GenSequenceAgentRISCV::GetReloadGPRUsingLoadSequence} reload_data=0x249f52d1a8
[notice]Generating: LD##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[debug]choice tree name: Data alignment choice name: Aligned set weight: 50
[debug]choice tree name: Data alignment choice name: Unaligned set weight: 14
[info]constraint already forced, ignore reservation check
[info] opname=rd
[info] opname=LoadStore-rs1-simm12
[notice]Operand : LoadStore-rs1-simm12 mask 0x0 value 0x0
[notice]Operand : simm12 mask 0xfff value 0xc48
[notice]{BaseOffsetLoadStoreOperand::GenerateWithPreamble} generated target address 0x38134cff30 alignment 8 data size 8 base value 0x38134d02e8
[info]{AddressingOperand::Generate} generated with preamble
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x381 value 0x381
[info] opname=rd
[notice]Committing instruction "LUI x29, 897" at 0x80011e38=>[0]0x80011e38 (0x381eb7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011e38 mem-ID=0 size=4 element-size=4 type=Instruction data=b71e3800
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011e38 end_addr=0x80011e3b
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x29 value 0x381000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011e3c
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x34d value 0x34d
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x29, x29, 845" at 0x80011e3c=>[0]0x80011e3c (0x34de8e9b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011e3c mem-ID=0 size=4 element-size=4 type=Instruction data=9b8ede34
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011e3c end_addr=0x80011e3f
[info]current source entropy:6, resource type: 0
[info]current dest entropy:3, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x29 value 0x38134d, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011e40
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0x10 value 0x10
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x29, x29, 0x10" at 0x80011e40=>[0]0x80011e40 (0x10e9e93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011e40 mem-ID=0 size=4 element-size=4 type=Instruction data=939e0e01
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011e40 end_addr=0x80011e43
[notice]retire source stage: 1c, access: 0x6, size: 1, type: 0
[info]current source entropy:5, resource type: 0
[info]current dest entropy:3, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x29 value 0x38134d0000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011e44
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x2e8 value 0x2e8
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x29, x29, 744" at 0x80011e44=>[0]0x80011e44 (0x2e8e8e93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011e44 mem-ID=0 size=4 element-size=4 type=Instruction data=938e8e2e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011e44 end_addr=0x80011e47
[info]current source entropy:5, resource type: 0
[info]current dest entropy:3, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x29 value 0x38134d02e8, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011e48
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : CommitInstruction
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x38134cff30=>part 1 PA [0]0x38134cff30 size=8, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffffffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x38134cff30=>part 1 PA [0]0x38134cff30 size=8, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x38134cff30=>part 1 PA [0]0x38134cff30 size=8, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x38134cff30=>part 1 PA [0]0x38134cff30 size=8, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000038134cff30 mem-ID=0 size=8 element-size=8 type=Data data=a8d1529f24000000
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x38134cff30 end_addr=0x38134cff37
[notice]Committing instruction "LD x7, x29, -952" at 0x80011e48=>[0]0x80011e48 (0xc48eb383) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011e48 mem-ID=0 size=4 element-size=4 type=Instruction data=83b38ec4
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011e48 end_addr=0x80011e4b
[info]current source entropy:5, resource type: 0
[info]current dest entropy:3, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x7 value 0x249f52d1a8, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011e4c
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : ReloadRegister
[notice]{GenSequenceAgentRISCV::GetReloadGPRUsingLoadSequence} reload_data=0x3de7770490
[notice]Generating: LD##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[debug]choice tree name: Data alignment choice name: Aligned set weight: 50
[debug]choice tree name: Data alignment choice name: Unaligned set weight: 14
[info]constraint already forced, ignore reservation check
[info] opname=rd
[info] opname=LoadStore-rs1-simm12
[notice]Operand : LoadStore-rs1-simm12 mask 0x0 value 0x0
[notice]Operand : simm12 mask 0xfff value 0x4ec
[notice]{BaseOffsetLoadStoreOperand::GenerateWithPreamble} generated target address 0x22748343c0 alignment 8 data size 8 base value 0x2274833ed4
[info]{AddressingOperand::Generate} generated with preamble
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x89d value 0x89d
[info] opname=rd
[notice]Committing instruction "LUI x29, 2205" at 0x80011e4c=>[0]0x80011e4c (0x89deb7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011e4c mem-ID=0 size=4 element-size=4 type=Instruction data=b7de8900
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011e4c end_addr=0x80011e4f
[info]current dest entropy:3, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x29 value 0x89d000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011e50
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x20d value 0x20d
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x29, x29, 525" at 0x80011e50=>[0]0x80011e50 (0x20de8e9b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011e50 mem-ID=0 size=4 element-size=4 type=Instruction data=9b8ede20
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011e50 end_addr=0x80011e53
[info]current source entropy:5, resource type: 0
[info]current dest entropy:4, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x29 value 0x89d20d, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011e54
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xe value 0xe
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x29, x29, 0xe" at 0x80011e54=>[0]0x80011e54 (0xee9e93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011e54 mem-ID=0 size=4 element-size=4 type=Instruction data=939eee00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011e54 end_addr=0x80011e57
[notice]retire source stage: 1, access: 0x16, size: 1, type: 0
[info]current source entropy:4, resource type: 0
[info]current dest entropy:4, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x29 value 0x2274834000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011e58
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xed4 value 0xed4
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x29, x29, -300" at 0x80011e58=>[0]0x80011e58 (0xed4e8e93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011e58 mem-ID=0 size=4 element-size=4 type=Instruction data=938e4eed
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011e58 end_addr=0x80011e5b
[info]current source entropy:4, resource type: 0
[info]current dest entropy:4, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x29 value 0x2274833ed4, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011e5c
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : CommitInstruction
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x22748343c0=>part 1 PA [0]0x22748343c0 size=8, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffffffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x22748343c0=>part 1 PA [0]0x22748343c0 size=8, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x22748343c0=>part 1 PA [0]0x22748343c0 size=8, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x22748343c0=>part 1 PA [0]0x22748343c0 size=8, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000022748343c0 mem-ID=0 size=8 element-size=8 type=Data data=900477e73d000000
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x22748343c0 end_addr=0x22748343c7
[notice]Committing instruction "LD x10, x29, 1260" at 0x80011e5c=>[0]0x80011e5c (0x4eceb503) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011e5c mem-ID=0 size=4 element-size=4 type=Instruction data=03b5ce4e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011e5c end_addr=0x80011e5f
[info]current source entropy:4, resource type: 0
[info]current dest entropy:4, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x10 value 0x3de7770490, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011e60
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : ReloadRegister
[notice]{GenSequenceAgentRISCV::GetReloadGPRUsingLoadSequence} reload_data=0x32a01a17d0
[notice]Generating: LD##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[debug]choice tree name: Data alignment choice name: Aligned set weight: 50
[debug]choice tree name: Data alignment choice name: Unaligned set weight: 14
[info]constraint already forced, ignore reservation check
[info] opname=rd
[info] opname=LoadStore-rs1-simm12
[notice]Operand : LoadStore-rs1-simm12 mask 0x0 value 0x0
[notice]Operand : simm12 mask 0xfff value 0x453
[notice]{BaseOffsetLoadStoreOperand::GenerateWithPreamble} generated target address 0x7984d26498 alignment 8 data size 8 base value 0x7984d26045
[info]{AddressingOperand::Generate} generated with preamble
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x3cc2 value 0x3cc2
[info] opname=rd
[notice]Committing instruction "LUI x29, 15554" at 0x80011e60=>[0]0x80011e60 (0x3cc2eb7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011e60 mem-ID=0 size=4 element-size=4 type=Instruction data=b72ecc03
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011e60 end_addr=0x80011e63
[info]current dest entropy:4, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x29 value 0x3cc2000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011e64
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x693 value 0x693
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x29, x29, 1683" at 0x80011e64=>[0]0x80011e64 (0x693e8e9b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011e64 mem-ID=0 size=4 element-size=4 type=Instruction data=9b8e3e69
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011e64 end_addr=0x80011e67
[info]current source entropy:4, resource type: 0
[info]current dest entropy:5, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x29 value 0x3cc2693, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011e68
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xd value 0xd
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x29, x29, 0xd" at 0x80011e68=>[0]0x80011e68 (0xde9e93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011e68 mem-ID=0 size=4 element-size=4 type=Instruction data=939ede00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011e68 end_addr=0x80011e6b
[notice]retire source stage: 6, access: 0x10, size: 1, type: 0
[info]current source entropy:3, resource type: 0
[info]current dest entropy:5, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x29 value 0x7984d26000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011e6c
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x45 value 0x45
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x29, x29, 69" at 0x80011e6c=>[0]0x80011e6c (0x45e8e93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011e6c mem-ID=0 size=4 element-size=4 type=Instruction data=938e5e04
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011e6c end_addr=0x80011e6f
[info]current source entropy:3, resource type: 0
[info]current dest entropy:5, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x29 value 0x7984d26045, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011e70
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : CommitInstruction
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7984d26498=>part 1 PA [0]0x7984d26498 size=8, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffffffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7984d26498=>part 1 PA [0]0x7984d26498 size=8, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7984d26498=>part 1 PA [0]0x7984d26498 size=8, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7984d26498=>part 1 PA [0]0x7984d26498 size=8, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007984d26498 mem-ID=0 size=8 element-size=8 type=Data data=d0171aa032000000
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7984d26498 end_addr=0x7984d2649f
[notice]Committing instruction "LD x3, x29, 1107" at 0x80011e70=>[0]0x80011e70 (0x453eb183) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011e70 mem-ID=0 size=4 element-size=4 type=Instruction data=83b13e45
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011e70 end_addr=0x80011e73
[info]current source entropy:3, resource type: 0
[info]current dest entropy:5, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x3 value 0x32a01a17d0, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011e74
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : ReloadRegister
[notice]{GenSequenceAgentRISCV::GetReloadGPRUsingLoadSequence} reload_data=0xf0189dd58
[notice]Generating: LD##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[debug]choice tree name: Data alignment choice name: Aligned set weight: 50
[debug]choice tree name: Data alignment choice name: Unaligned set weight: 14
[info]constraint already forced, ignore reservation check
[info] opname=rd
[info] opname=LoadStore-rs1-simm12
[notice]Operand : LoadStore-rs1-simm12 mask 0x0 value 0x0
[notice]Operand : simm12 mask 0xfff value 0x921
[notice]{BaseOffsetLoadStoreOperand::GenerateWithPreamble} generated target address 0x2338fad1c0 alignment 8 data size 8 base value 0x2338fad89f
[info]{AddressingOperand::Generate} generated with preamble
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x119c value 0x119c
[info] opname=rd
[notice]Committing instruction "LUI x29, 4508" at 0x80011e74=>[0]0x80011e74 (0x119ceb7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011e74 mem-ID=0 size=4 element-size=4 type=Instruction data=b7ce1901
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011e74 end_addr=0x80011e77
[info]current dest entropy:5, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x29 value 0x119c000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011e78
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x7d7 value 0x7d7
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x29, x29, 2007" at 0x80011e78=>[0]0x80011e78 (0x7d7e8e9b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011e78 mem-ID=0 size=4 element-size=4 type=Instruction data=9b8e7e7d
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011e78 end_addr=0x80011e7b
[info]current source entropy:3, resource type: 0
[info]current dest entropy:6, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x29 value 0x119c7d7, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011e7c
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xd value 0xd
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x29, x29, 0xd" at 0x80011e7c=>[0]0x80011e7c (0xde9e93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011e7c mem-ID=0 size=4 element-size=4 type=Instruction data=939ede00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011e7c end_addr=0x80011e7f
[notice]retire source stage: b, access: 0x1f, size: 1, type: 0
[info]current source entropy:2, resource type: 0
[info]current dest entropy:6, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x29 value 0x2338fae000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011e80
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x89f value 0x89f
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x29, x29, -1889" at 0x80011e80=>[0]0x80011e80 (0x89fe8e93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011e80 mem-ID=0 size=4 element-size=4 type=Instruction data=938efe89
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011e80 end_addr=0x80011e83
[info]current source entropy:2, resource type: 0
[info]current dest entropy:6, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x29 value 0x2338fad89f, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011e84
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : CommitInstruction
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2338fad1c0=>part 1 PA [0]0x2338fad1c0 size=8, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffffffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2338fad1c0=>part 1 PA [0]0x2338fad1c0 size=8, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2338fad1c0=>part 1 PA [0]0x2338fad1c0 size=8, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2338fad1c0=>part 1 PA [0]0x2338fad1c0 size=8, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000002338fad1c0 mem-ID=0 size=8 element-size=8 type=Data data=58dd89010f000000
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2338fad1c0 end_addr=0x2338fad1c7
[notice]Committing instruction "LD x14, x29, -1759" at 0x80011e84=>[0]0x80011e84 (0x921eb703) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011e84 mem-ID=0 size=4 element-size=4 type=Instruction data=03b71e92
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011e84 end_addr=0x80011e87
[info]current source entropy:2, resource type: 0
[info]current dest entropy:6, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x14 value 0xf0189dd58, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011e88
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : ReloadRegister
[notice]{GenSequenceAgentRISCV::GetReloadGPRUsingLoadSequence} reload_data=0x776ba27f20
[notice]Generating: LD##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[debug]choice tree name: Data alignment choice name: Aligned set weight: 50
[debug]choice tree name: Data alignment choice name: Unaligned set weight: 14
[info]constraint already forced, ignore reservation check
[info] opname=rd
[info] opname=LoadStore-rs1-simm12
[notice]Operand : LoadStore-rs1-simm12 mask 0x0 value 0x0
[notice]Operand : simm12 mask 0xfff value 0x1a
[notice]{BaseOffsetLoadStoreOperand::GenerateWithPreamble} generated target address 0x478e8358c8 alignment 8 data size 8 base value 0x478e8358ae
[info]{AddressingOperand::Generate} generated with preamble
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x23c7 value 0x23c7
[info] opname=rd
[notice]Committing instruction "LUI x29, 9159" at 0x80011e88=>[0]0x80011e88 (0x23c7eb7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011e88 mem-ID=0 size=4 element-size=4 type=Instruction data=b77e3c02
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011e88 end_addr=0x80011e8b
[info]current dest entropy:6, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x29 value 0x23c7000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011e8c
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x41b value 0x41b
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x29, x29, 1051" at 0x80011e8c=>[0]0x80011e8c (0x41be8e9b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011e8c mem-ID=0 size=4 element-size=4 type=Instruction data=9b8ebe41
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011e8c end_addr=0x80011e8f
[info]current source entropy:2, resource type: 0
[info]current dest entropy:7, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x29 value 0x23c741b, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011e90
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xd value 0xd
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x29, x29, 0xd" at 0x80011e90=>[0]0x80011e90 (0xde9e93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011e90 mem-ID=0 size=4 element-size=4 type=Instruction data=939ede00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011e90 end_addr=0x80011e93
[notice]retire source stage: 10, access: 0x18, size: 1, type: 0
[info]current source entropy:1, resource type: 0
[info]current dest entropy:7, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x29 value 0x478e836000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011e94
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x8ae value 0x8ae
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x29, x29, -1874" at 0x80011e94=>[0]0x80011e94 (0x8aee8e93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011e94 mem-ID=0 size=4 element-size=4 type=Instruction data=938eee8a
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011e94 end_addr=0x80011e97
[info]current source entropy:1, resource type: 0
[info]current dest entropy:7, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x29 value 0x478e8358ae, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011e98
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : CommitInstruction
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x478e8358c8=>part 1 PA [0]0x478e8358c8 size=8, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffffffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x478e8358c8=>part 1 PA [0]0x478e8358c8 size=8, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x478e8358c8=>part 1 PA [0]0x478e8358c8 size=8, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x478e8358c8=>part 1 PA [0]0x478e8358c8 size=8, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000478e8358c8 mem-ID=0 size=8 element-size=8 type=Data data=207fa26b77000000
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x478e8358c8 end_addr=0x478e8358cf
[notice]Committing instruction "LD x19, x29, 26" at 0x80011e98=>[0]0x80011e98 (0x1aeb983) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011e98 mem-ID=0 size=4 element-size=4 type=Instruction data=83b9ae01
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011e98 end_addr=0x80011e9b
[info]current source entropy:1, resource type: 0
[info]current dest entropy:7, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x19 value 0x776ba27f20, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011e9c
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : ReloadRegister
[notice]{GenSequenceAgentRISCV::GetReloadGPRUsingLoadSequence} reload_data=0x4090cff490
[notice]Generating: LD##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[debug]choice tree name: Data alignment choice name: Aligned set weight: 50
[debug]choice tree name: Data alignment choice name: Unaligned set weight: 14
[info]constraint already forced, ignore reservation check
[info] opname=rd
[info] opname=LoadStore-rs1-simm12
[notice]Operand : LoadStore-rs1-simm12 mask 0x0 value 0x0
[notice]Operand : simm12 mask 0xfff value 0xbf2
[notice]{BaseOffsetLoadStoreOperand::GenerateWithPreamble} generated target address 0x6a236c775d alignment 1 data size 8 base value 0x6a236c7b6b
[info]{AddressingOperand::Generate} generated with preamble
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0xd44 value 0xd44
[info] opname=rd
[notice]Committing instruction "LUI x29, 3396" at 0x80011e9c=>[0]0x80011e9c (0xd44eb7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011e9c mem-ID=0 size=4 element-size=4 type=Instruction data=b74ed400
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011e9c end_addr=0x80011e9f
[info]current dest entropy:7, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x29 value 0xd44000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011ea0
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x6d9 value 0x6d9
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x29, x29, 1753" at 0x80011ea0=>[0]0x80011ea0 (0x6d9e8e9b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011ea0 mem-ID=0 size=4 element-size=4 type=Instruction data=9b8e9e6d
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011ea0 end_addr=0x80011ea3
[info]current source entropy:1, resource type: 0
[info]current dest entropy:8, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x29 value 0xd446d9, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011ea4
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xf value 0xf
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x29, x29, 0xf" at 0x80011ea4=>[0]0x80011ea4 (0xfe9e93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011ea4 mem-ID=0 size=4 element-size=4 type=Instruction data=939efe00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011ea4 end_addr=0x80011ea7
[info]current source entropy:1, resource type: 0
[info]current dest entropy:8, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x29 value 0x6a236c8000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011ea8
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xb6b value 0xb6b
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x29, x29, -1173" at 0x80011ea8=>[0]0x80011ea8 (0xb6be8e93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011ea8 mem-ID=0 size=4 element-size=4 type=Instruction data=938ebeb6
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011ea8 end_addr=0x80011eab
[info]current source entropy:1, resource type: 0
[info]current dest entropy:8, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x29 value 0x6a236c7b6b, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011eac
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : CommitInstruction
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6a236c775d=>part 1 PA [0]0x6a236c775d size=8, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffffffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6a236c775d=>part 1 PA [0]0x6a236c775d size=8, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6a236c775d=>part 1 PA [0]0x6a236c775d size=8, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6a236c775d=>part 1 PA [0]0x6a236c775d size=8, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000006a236c775d mem-ID=0 size=8 element-size=8 type=Data data=90f4cf9040000000
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6a236c775d end_addr=0x6a236c7764
[notice]Committing instruction "LD x26, x29, -1038" at 0x80011eac=>[0]0x80011eac (0xbf2ebd03) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011eac mem-ID=0 size=4 element-size=4 type=Instruction data=03bd2ebf
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011eac end_addr=0x80011eaf
[info]current source entropy:1, resource type: 0
[info]current dest entropy:8, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x3a7bf00000
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mcause value 0x4, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mepc value 0x80011eac, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mtval value 0x6a236c775d, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register vstart value 0x0, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register privilege value 0x3, mask 0x3
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x3a7bf00000
[notice]{GenInstructionAgent::UpdateExceptionEvent} exception ID: 0x4 attributes: 594311005 description: enter_m
[notice]{GenExceptionAgent::HandleException} exception ID 0x4, enter_m
[notice]VM states: PrivilegeLevel=M MODE=1 MPRV=0 TVM=0 Current Regime: VmPagingRegime Regime Type:M
[notice]{GenExceptionAgentRISCV::NeedRecoveryAddress} found ec value for mcause: 4
[notice]{GenExceptionAgentRISCV::NeedRecoveryAddress} recovery_exception set to: 0
[notice]New Exception Recorded: LoadAddrMisaligned. Exception taken to level 3.
[info]{GenInstructionAgent::ExecuteHandler} starting PC=0x3a7bf00000=>[Default]0x3a7bf00000 memory attributes: 0x3
[notice]Generator mode changed to: ReExe,Exception,NoEscape from: IssSim
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x0 value 0x3a7bf00004, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x3a7bf00080
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x12 value 0x4, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x3a7bf00084
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x12 value 0x8, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x3a7bf00088
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x12 value 0x4, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x3a7bf0008c
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x27 value 0x3a7bf0008c, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x3a7bf00090
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x27 value 0x3a7bf000a0, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x3a7bf00094
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x12 value 0x10, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x3a7bf00098
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x27 value 0x3a7bf000b0, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x3a7bf0009c
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x0 value 0x3a7bf000a0, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x3a7bf000b0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x0 value 0x3a7bf000b4, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x3a7bf00104
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x27 value 0x80011eac, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x3a7bf00108
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x27 value 0x80011eb0, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x3a7bf0010c
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mepc value 0x80011eb0, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x0 value 0x80011eac, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x3a7bf00110
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register privilege value 0x3, mask 0x3
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011eb0
[notice]{GenInstructionAgent::UpdateExceptionEvent} exception ID: 0x4e attributes: 0 description: exit_mret
[notice]{GenExceptionAgent::HandleException} exception ID 0x4e, exit_mret
[notice]VM states: PrivilegeLevel=M MODE=1 MPRV=0 TVM=0 Current Regime: VmPagingRegime Regime Type:M
[notice]Generator mode changed to: IssSim from: ReExe,Exception,NoEscape
[notice]{GenInstructionAgent::ExceptionReturn} returned from exception to PC 0x80011eb0 re-execution? 0
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : ReloadRegister
[notice]{GenSequenceAgentRISCV::GetReloadGPRUsingLoadSequence} reload_data=0x6a3a34af70
[notice]Generating: LD##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[debug]choice tree name: Data alignment choice name: Aligned set weight: 50
[debug]choice tree name: Data alignment choice name: Unaligned set weight: 14
[info]constraint already forced, ignore reservation check
[info] opname=rd
[info] opname=LoadStore-rs1-simm12
[notice]Operand : LoadStore-rs1-simm12 mask 0x0 value 0x0
[notice]Operand : simm12 mask 0xfff value 0x33d
[notice]{BaseOffsetLoadStoreOperand::GenerateWithPreamble} generated target address 0x20adee0650 alignment 8 data size 8 base value 0x20adee0313
[info]{AddressingOperand::Generate} generated with preamble
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x105 value 0x105
[info] opname=rd
[notice]Committing instruction "LUI x29, 261" at 0x80011eb0=>[0]0x80011eb0 (0x105eb7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011eb0 mem-ID=0 size=4 element-size=4 type=Instruction data=b75e1000
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011eb0 end_addr=0x80011eb3
[info]current dest entropy:8, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x29 value 0x105000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011eb4
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x6f7 value 0x6f7
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x29, x29, 1783" at 0x80011eb4=>[0]0x80011eb4 (0x6f7e8e9b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011eb4 mem-ID=0 size=4 element-size=4 type=Instruction data=9b8e7e6f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011eb4 end_addr=0x80011eb7
[notice]retire dest stage: 19, access: 0x12, size: 1, type: 0
[info]current source entropy:1, resource type: 0
[info]current dest entropy:8, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x29 value 0x1056f7, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011eb8
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0x11 value 0x11
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x29, x29, 0x11" at 0x80011eb8=>[0]0x80011eb8 (0x11e9e93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011eb8 mem-ID=0 size=4 element-size=4 type=Instruction data=939e1e01
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011eb8 end_addr=0x80011ebb
[info]current source entropy:1, resource type: 0
[info]current dest entropy:8, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x29 value 0x20adee0000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011ebc
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x313 value 0x313
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x29, x29, 787" at 0x80011ebc=>[0]0x80011ebc (0x313e8e93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011ebc mem-ID=0 size=4 element-size=4 type=Instruction data=938e3e31
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011ebc end_addr=0x80011ebf
[info]current source entropy:1, resource type: 0
[info]current dest entropy:8, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x29 value 0x20adee0313, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011ec0
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : CommitInstruction
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x20adee0650=>part 1 PA [0]0x20adee0650 size=8, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffffffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x20adee0650=>part 1 PA [0]0x20adee0650 size=8, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x20adee0650=>part 1 PA [0]0x20adee0650 size=8, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x20adee0650=>part 1 PA [0]0x20adee0650 size=8, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000020adee0650 mem-ID=0 size=8 element-size=8 type=Data data=70af343a6a000000
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x20adee0650 end_addr=0x20adee0657
[notice]Committing instruction "LD x16, x29, 829" at 0x80011ec0=>[0]0x80011ec0 (0x33deb803) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011ec0 mem-ID=0 size=4 element-size=4 type=Instruction data=03b8de33
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011ec0 end_addr=0x80011ec3
[info]current source entropy:1, resource type: 0
[info]current dest entropy:8, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x16 value 0x6a3a34af70, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011ec4
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : RegisterReservation
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x29, access: Write, reserve type: User
[info]{GenSequenceAgent::RegisterReservation} register reservation do? 0 reg x29 attrs Write is reserved? 0
[notice]Generating: VLOXEI8.V##RISCV
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[debug]choice tree name: Data alignment choice name: Aligned set weight: 50
[debug]choice tree name: Data alignment choice name: Unaligned set weight: 14
[info] opname=vd
[info]Operand vd No Dependency constraint
[info] opname=vm
[info] opname=LoadStore-rs1-vs2
[notice]Skipping: VLOXEI8.V##RISCV with operand error: Operand "LoadStore-rs1-vs2" failed to generate no-preamble
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 6
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 9
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[info]{GenVirtualMemoryRequest::AddDetail} Size : 0x200 : GenVaRequest
[info]{GenVirtualMemoryRequest::AddDetail} Align : 0x8 : GenVaRequest
[info]{GenVirtualMemoryRequest::AddDetail} Type : D : GenVaRequest
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[notice]Generating: VSUXEI32.V##RISCV
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[debug]choice tree name: Data alignment choice name: Aligned set weight: 50
[debug]choice tree name: Data alignment choice name: Unaligned set weight: 14
[info] opname=vs3
[info]Operand vs3 No Dependency constraint
[info] opname=vm
[info] opname=LoadStore-rs1-vs2
[notice]Operand : LoadStore-rs1-vs2 mask 0x0 value 0x0
[info]{ResourceDependence::GetInterDependenceConstraint} GPR, OnTarget entropy stable? 0
[info]Operand rs1 No Dependency constraint
[info]Operand vs2 No Dependency constraint
[notice]{VectorIndexedLoadStoreOperand::GenerateWithPreamble} generated target address 0x562f3f4f9e alignment 2 data size 2 base value 0x559b470cd6
[info]{AddressingOperand::Generate} generated with preamble
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} preventing all data page faults.
[notice]{DataBlock::Setup} generate data block start address...0xb81f1d900 with size:64 and align:64
[notice]{DataBlock::Setup} allocate memory for value:0x93f842c8 size:0x4 Big endian:0x0 to memory:0xb81f1d900 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000000b81f1d900 mem-ID=0 size=4 element-size=4 type=Data data=c842f893
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0xb81f1d900 end_addr=0xb81f1d903
[notice]{DataBlock::Setup} allocate memory for value:0x5d034732 size:0x4 Big endian:0x0 to memory:0xb81f1d904 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000000b81f1d904 mem-ID=0 size=4 element-size=4 type=Data data=3247035d
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0xb81f1d904 end_addr=0xb81f1d907
[notice]{DataBlock::Setup} allocate memory for value:0xb504eb5c size:0x4 Big endian:0x0 to memory:0xb81f1d908 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000000b81f1d908 mem-ID=0 size=4 element-size=4 type=Data data=5ceb04b5
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0xb81f1d908 end_addr=0xb81f1d90b
[notice]{DataBlock::Setup} allocate memory for value:0xc203e686 size:0x4 Big endian:0x0 to memory:0xb81f1d90c bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000000b81f1d90c mem-ID=0 size=4 element-size=4 type=Data data=86e603c2
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0xb81f1d90c end_addr=0xb81f1d90f
[notice]{DataBlock::Setup} allocate memory for value:0x440238e2 size:0x4 Big endian:0x0 to memory:0xb81f1d910 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000000b81f1d910 mem-ID=0 size=4 element-size=4 type=Data data=e2380244
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0xb81f1d910 end_addr=0xb81f1d913
[notice]{DataBlock::Setup} allocate memory for value:0x6e9fc088 size:0x4 Big endian:0x0 to memory:0xb81f1d914 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000000b81f1d914 mem-ID=0 size=4 element-size=4 type=Data data=88c09f6e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0xb81f1d914 end_addr=0xb81f1d917
[notice]{DataBlock::Setup} allocate memory for value:0x2af35842 size:0x4 Big endian:0x0 to memory:0xb81f1d918 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000000b81f1d918 mem-ID=0 size=4 element-size=4 type=Data data=4258f32a
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0xb81f1d918 end_addr=0xb81f1d91b
[notice]{DataBlock::Setup} allocate memory for value:0xd15186ea size:0x4 Big endian:0x0 to memory:0xb81f1d91c bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000000b81f1d91c mem-ID=0 size=4 element-size=4 type=Data data=ea8651d1
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0xb81f1d91c end_addr=0xb81f1d91f
[notice]{DataBlock::Setup} allocate memory for value:0xaa83d93e size:0x4 Big endian:0x0 to memory:0xb81f1d920 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000000b81f1d920 mem-ID=0 size=4 element-size=4 type=Data data=3ed983aa
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0xb81f1d920 end_addr=0xb81f1d923
[notice]{DataBlock::Setup} allocate memory for value:0x3ba52dcc size:0x4 Big endian:0x0 to memory:0xb81f1d924 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000000b81f1d924 mem-ID=0 size=4 element-size=4 type=Data data=cc2da53b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0xb81f1d924 end_addr=0xb81f1d927
[notice]{DataBlock::Setup} allocate memory for value:0x539069fe size:0x4 Big endian:0x0 to memory:0xb81f1d928 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000000b81f1d928 mem-ID=0 size=4 element-size=4 type=Data data=fe699053
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0xb81f1d928 end_addr=0xb81f1d92b
[notice]{DataBlock::Setup} allocate memory for value:0xdff75890 size:0x4 Big endian:0x0 to memory:0xb81f1d92c bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000000b81f1d92c mem-ID=0 size=4 element-size=4 type=Data data=9058f7df
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0xb81f1d92c end_addr=0xb81f1d92f
[notice]{DataBlock::Setup} allocate memory for value:0x64e168 size:0x4 Big endian:0x0 to memory:0xb81f1d930 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000000b81f1d930 mem-ID=0 size=4 element-size=4 type=Data data=68e16400
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0xb81f1d930 end_addr=0xb81f1d933
[notice]{DataBlock::Setup} allocate memory for value:0x9b5698dc size:0x4 Big endian:0x0 to memory:0xb81f1d934 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000000b81f1d934 mem-ID=0 size=4 element-size=4 type=Data data=dc98569b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0xb81f1d934 end_addr=0xb81f1d937
[notice]{DataBlock::Setup} allocate memory for value:0x93f111e2 size:0x4 Big endian:0x0 to memory:0xb81f1d938 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000000b81f1d938 mem-ID=0 size=4 element-size=4 type=Data data=e211f193
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0xb81f1d938 end_addr=0xb81f1d93b
[notice]{DataBlock::Setup} allocate memory for value:0xc3a1d70e size:0x4 Big endian:0x0 to memory:0xb81f1d93c bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000000b81f1d93c mem-ID=0 size=4 element-size=4 type=Data data=0ed7a1c3
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0xb81f1d93c end_addr=0xb81f1d93f
[notice]{DataBlock::Clear} data units are cleared!
[info]{RegisterReserver::ReserveRegister} Reserving register: v19, access: Write, reserve type: User
[info]{Generator::AddLoadRegisterAmbleRequests} register v19 should be reserved now: 1
[info]{RegisterReserver::ReserveRegister} Reserving register: x9, access: Write, reserve type: User
[info]{Generator::AddLoadRegisterAmbleRequests} register x9 should be reserved now: 1
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x5c1 value 0x5c1
[info] opname=rd
[notice]Committing instruction "LUI x18, 1473" at 0x80011ec4=>[0]0x80011ec4 (0x5c1937) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011ec4 mem-ID=0 size=4 element-size=4 type=Instruction data=37195c00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011ec4 end_addr=0x80011ec7
[info]current dest entropy:8, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x18 value 0x5c1000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011ec8
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xf8f value 0xf8f
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x18, x18, -113" at 0x80011ec8=>[0]0x80011ec8 (0xf8f9091b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011ec8 mem-ID=0 size=4 element-size=4 type=Instruction data=1b09f9f8
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011ec8 end_addr=0x80011ecb
[notice]retire dest stage: 1e, access: 0x7, size: 1, type: 0
[info]current source entropy:2, resource type: 0
[info]current dest entropy:8, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x18 value 0x5c0f8f, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011ecc
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xd value 0xd
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x18, x18, 0xd" at 0x80011ecc=>[0]0x80011ecc (0xd91913) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011ecc mem-ID=0 size=4 element-size=4 type=Instruction data=1319d900
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011ecc end_addr=0x80011ecf
[info]current source entropy:2, resource type: 0
[info]current dest entropy:8, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x18 value 0xb81f1e000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011ed0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x900 value 0x900
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x18, x18, -1792" at 0x80011ed0=>[0]0x80011ed0 (0x90090913) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011ed0 mem-ID=0 size=4 element-size=4 type=Instruction data=13090990
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011ed0 end_addr=0x80011ed3
[info]current source entropy:2, resource type: 0
[info]current dest entropy:8, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x18 value 0xb81f1d900, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011ed4
[notice]Generating: VL1RE8.V##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[debug]choice tree name: Data alignment choice name: Aligned set weight: 50
[debug]choice tree name: Data alignment choice name: Unaligned set weight: 14
[info]constraint already forced, ignore reservation check
[info] opname=vd
[info] opname=LoadStore-rs1
[notice]Operand : LoadStore-rs1 mask 0x0 value 0x0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x0=>part 1 PA [0]0x0 size=1, part 2 PA [0]0x0 size=0
[notice]Committing instruction "VL1RE8.V v19, x18" at 0x80011ed4=>[0]0x80011ed4 (0x2890987) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011ed4 mem-ID=0 size=4 element-size=4 type=Instruction data=87098902
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011ed4 end_addr=0x80011ed7
[info]current source entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011ed8
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v19_0 value 0x5d03473293f842c8, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v19_1 value 0xc203e686b504eb5c, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v19_2 value 0x6e9fc088440238e2, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v19_3 value 0xd15186ea2af35842, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v19_4 value 0x3ba52dccaa83d93e, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v19_5 value 0xdff75890539069fe, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v19_6 value 0x9b5698dc0064e168, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v19_7 value 0xc3a1d70e93f111e2, mask 0xffffffffffffffff
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x559b value 0x559b
[info] opname=rd
[notice]Committing instruction "LUI x9, 21915" at 0x80011ed8=>[0]0x80011ed8 (0x559b4b7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011ed8 mem-ID=0 size=4 element-size=4 type=Instruction data=b7b45905
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011ed8 end_addr=0x80011edb
[info]current dest entropy:7, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x9 value 0x559b000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011edc
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x471 value 0x471
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x9, x9, 1137" at 0x80011edc=>[0]0x80011edc (0x4714849b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011edc mem-ID=0 size=4 element-size=4 type=Instruction data=9b841447
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011edc end_addr=0x80011edf
[notice]retire dest stage: 3, access: 0xa, size: 1, type: 0
[info]current source entropy:3, resource type: 0
[info]current dest entropy:7, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x9 value 0x559b471, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011ee0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x9, x9, 0xc" at 0x80011ee0=>[0]0x80011ee0 (0xc49493) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011ee0 mem-ID=0 size=4 element-size=4 type=Instruction data=9394c400
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011ee0 end_addr=0x80011ee3
[info]current source entropy:3, resource type: 0
[info]current dest entropy:7, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x9 value 0x559b471000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011ee4
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xcd6 value 0xcd6
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x9, x9, -810" at 0x80011ee4=>[0]0x80011ee4 (0xcd648493) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011ee4 mem-ID=0 size=4 element-size=4 type=Instruction data=938464cd
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011ee4 end_addr=0x80011ee7
[info]current source entropy:3, resource type: 0
[info]current dest entropy:7, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x9 value 0x559b470cd6, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011ee8
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : CommitInstruction
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x562f3f4f9e=>part 1 PA [0]0x562f3f4f9e size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x562f3f4f9e=>part 1 PA [0]0x562f3f4f9e size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x562f3f4f9e=>part 1 PA [0]0x562f3f4f9e size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x562f3f4f9e=>part 1 PA [0]0x562f3f4f9e size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000562f3f4f9e mem-ID=0 size=2 element-size=2 type=Data data=fa4c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x562f3f4f9e end_addr=0x562f3f4f9f
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x55f84a5408=>part 1 PA [0]0x55f84a5408 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x55f84a5408=>part 1 PA [0]0x55f84a5408 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x55f84a5408=>part 1 PA [0]0x55f84a5408 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x55f84a5408=>part 1 PA [0]0x55f84a5408 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000055f84a5408 mem-ID=0 size=2 element-size=2 type=Data data=1fb4
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x55f84a5408 end_addr=0x55f84a5409
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x56504bf832=>part 1 PA [0]0x56504bf832 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x56504bf832=>part 1 PA [0]0x56504bf832 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x56504bf832=>part 1 PA [0]0x56504bf832 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x56504bf832=>part 1 PA [0]0x56504bf832 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000056504bf832 mem-ID=0 size=2 element-size=2 type=Data data=41e0
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x56504bf832 end_addr=0x56504bf833
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x565d4af35c=>part 1 PA [0]0x565d4af35c size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x565d4af35c=>part 1 PA [0]0x565d4af35c size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x565d4af35c=>part 1 PA [0]0x565d4af35c size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x565d4af35c=>part 1 PA [0]0x565d4af35c size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000565d4af35c mem-ID=0 size=2 element-size=2 type=Data data=7ea6
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x565d4af35c end_addr=0x565d4af35d
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x55df4945b8=>part 1 PA [0]0x55df4945b8 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x55df4945b8=>part 1 PA [0]0x55df4945b8 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x55df4945b8=>part 1 PA [0]0x55df4945b8 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x55df4945b8=>part 1 PA [0]0x55df4945b8 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000055df4945b8 mem-ID=0 size=2 element-size=2 type=Data data=480c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x55df4945b8 end_addr=0x55df4945b9
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5609e6cd5e=>part 1 PA [0]0x5609e6cd5e size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5609e6cd5e=>part 1 PA [0]0x5609e6cd5e size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5609e6cd5e=>part 1 PA [0]0x5609e6cd5e size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5609e6cd5e=>part 1 PA [0]0x5609e6cd5e size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000005609e6cd5e mem-ID=0 size=2 element-size=2 type=Data data=3839
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5609e6cd5e end_addr=0x5609e6cd5f
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x55c63a6518=>part 1 PA [0]0x55c63a6518 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x55c63a6518=>part 1 PA [0]0x55c63a6518 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x55c63a6518=>part 1 PA [0]0x55c63a6518 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x55c63a6518=>part 1 PA [0]0x55c63a6518 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000055c63a6518 mem-ID=0 size=2 element-size=2 type=Data data=75c4
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x55c63a6518 end_addr=0x55c63a6519
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x566c9893c0=>part 1 PA [0]0x566c9893c0 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x566c9893c0=>part 1 PA [0]0x566c9893c0 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x566c9893c0=>part 1 PA [0]0x566c9893c0 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x566c9893c0=>part 1 PA [0]0x566c9893c0 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000566c9893c0 mem-ID=0 size=2 element-size=2 type=Data data=0cd6
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x566c9893c0 end_addr=0x566c9893c1
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5645cae614=>part 1 PA [0]0x5645cae614 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5645cae614=>part 1 PA [0]0x5645cae614 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5645cae614=>part 1 PA [0]0x5645cae614 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5645cae614=>part 1 PA [0]0x5645cae614 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000005645cae614 mem-ID=0 size=2 element-size=2 type=Data data=a7e3
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5645cae614 end_addr=0x5645cae615
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x55d6ec3aa2=>part 1 PA [0]0x55d6ec3aa2 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x55d6ec3aa2=>part 1 PA [0]0x55d6ec3aa2 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x55d6ec3aa2=>part 1 PA [0]0x55d6ec3aa2 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x55d6ec3aa2=>part 1 PA [0]0x55d6ec3aa2 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000055d6ec3aa2 mem-ID=0 size=2 element-size=2 type=Data data=61e7
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x55d6ec3aa2 end_addr=0x55d6ec3aa3
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x55eed776d4=>part 1 PA [0]0x55eed776d4 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x55eed776d4=>part 1 PA [0]0x55eed776d4 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x55eed776d4=>part 1 PA [0]0x55eed776d4 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x55eed776d4=>part 1 PA [0]0x55eed776d4 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000055eed776d4 mem-ID=0 size=2 element-size=2 type=Data data=f8f0
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x55eed776d4 end_addr=0x55eed776d5
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x567b3e6566=>part 1 PA [0]0x567b3e6566 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x567b3e6566=>part 1 PA [0]0x567b3e6566 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x567b3e6566=>part 1 PA [0]0x567b3e6566 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x567b3e6566=>part 1 PA [0]0x567b3e6566 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000567b3e6566 mem-ID=0 size=2 element-size=2 type=Data data=99c6
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x567b3e6566 end_addr=0x567b3e6567
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x559babee3e=>part 1 PA [0]0x559babee3e size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x559babee3e=>part 1 PA [0]0x559babee3e size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x559babee3e=>part 1 PA [0]0x559babee3e size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x559babee3e=>part 1 PA [0]0x559babee3e size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000559babee3e mem-ID=0 size=2 element-size=2 type=Data data=c059
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x559babee3e end_addr=0x559babee3f
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x56369da5b2=>part 1 PA [0]0x56369da5b2 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x56369da5b2=>part 1 PA [0]0x56369da5b2 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x56369da5b2=>part 1 PA [0]0x56369da5b2 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x56369da5b2=>part 1 PA [0]0x56369da5b2 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000056369da5b2 mem-ID=0 size=2 element-size=2 type=Data data=097c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x56369da5b2 end_addr=0x56369da5b3
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x562f381eb8=>part 1 PA [0]0x562f381eb8 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x562f381eb8=>part 1 PA [0]0x562f381eb8 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x562f381eb8=>part 1 PA [0]0x562f381eb8 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x562f381eb8=>part 1 PA [0]0x562f381eb8 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000562f381eb8 mem-ID=0 size=2 element-size=2 type=Data data=c831
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x562f381eb8 end_addr=0x562f381eb9
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x565ee8e3e4=>part 1 PA [0]0x565ee8e3e4 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x565ee8e3e4=>part 1 PA [0]0x565ee8e3e4 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x565ee8e3e4=>part 1 PA [0]0x565ee8e3e4 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x565ee8e3e4=>part 1 PA [0]0x565ee8e3e4 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000565ee8e3e4 mem-ID=0 size=2 element-size=2 type=Data data=733c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x565ee8e3e4 end_addr=0x565ee8e3e5
[notice]Committing instruction "VSUXEI32.V v15, x9, v19, Unmasked" at 0x80011ee8=>[0]0x80011ee8 (0x734e7a7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011ee8 mem-ID=0 size=4 element-size=4 type=Instruction data=a7e73407
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011ee8 end_addr=0x80011eeb
[info]current source entropy:3, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011eec
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x562f3f4f9e
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x55f84a5408
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x56504bf832
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x565d4af35c
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x55df4945b8
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x5609e6cd5e
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x55c63a6518
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x566c9893c0
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x5645cae614
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x55d6ec3aa2
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x55eed776d4
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x567b3e6566
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x559babee3e
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x56369da5b2
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x562f381eb8
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x565ee8e3e4
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : RegisterReservation
[info]{RegisterReserver::UnreserveRegister} Unreserve register: v19, access: Write, reserve type: User
[info]{GenSequenceAgent::RegisterReservation} register reservation do? 0 reg v19 attrs Write is reserved? 0
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : RegisterReservation
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x9, access: Write, reserve type: User
[info]{GenSequenceAgent::RegisterReservation} register reservation do? 0 reg x9 attrs Write is reserved? 0
[notice]GenQueryAgent::HandleQuery : InstructionRecord
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 6
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 9
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]Generating: VSUXEI64.V##RISCV
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[debug]choice tree name: Data alignment choice name: Aligned set weight: 50
[debug]choice tree name: Data alignment choice name: Unaligned set weight: 14
[info] opname=vs3
[info]Operand vs3 No Dependency constraint
[info] opname=vm
[info] opname=LoadStore-rs1-vs2
[notice]Operand : LoadStore-rs1-vs2 mask 0x0 value 0x0
[info]{ResourceDependence::GetInterDependenceConstraint} GPR, OnSource entropy stable? 0
[info]Operand rs1 No Dependency constraint
[info]Operand vs2 No Dependency constraint
[notice]{VectorIndexedLoadStoreOperand::GenerateWithPreamble} generated target address 0x7f49a59c2 alignment 2 data size 2 base value 0x67eb57ea5eaf213d
[info]{AddressingOperand::Generate} generated with preamble
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} preventing all data page faults.
[notice]{DataBlock::Setup} generate data block start address...0x30fac06880 with size:64 and align:64
[notice]{DataBlock::Setup} allocate memory for value:0x9814a81d95eb3885 size:0x8 Big endian:0x0 to memory:0x30fac06880 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000030fac06880 mem-ID=0 size=8 element-size=8 type=Data data=8538eb951da81498
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x30fac06880 end_addr=0x30fac06887
[notice]{DataBlock::Setup} allocate memory for value:0x9814a87e0e78b831 size:0x8 Big endian:0x0 to memory:0x30fac06888 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000030fac06888 mem-ID=0 size=8 element-size=8 type=Data data=31b8780e7ea81498
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x30fac06888 end_addr=0x30fac0688f
[notice]{DataBlock::Setup} allocate memory for value:0x9814a83b35fad1ed size:0x8 Big endian:0x0 to memory:0x30fac06890 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000030fac06890 mem-ID=0 size=8 element-size=8 type=Data data=edd1fa353ba81498
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x30fac06890 end_addr=0x30fac06897
[notice]{DataBlock::Setup} allocate memory for value:0x9814a82d0a58d5ab size:0x8 Big endian:0x0 to memory:0x30fac06898 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000030fac06898 mem-ID=0 size=8 element-size=8 type=Data data=abd5580a2da81498
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x30fac06898 end_addr=0x30fac0689f
[notice]{DataBlock::Setup} allocate memory for value:0x9814a81c0254d68b size:0x8 Big endian:0x0 to memory:0x30fac068a0 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000030fac068a0 mem-ID=0 size=8 element-size=8 type=Data data=8bd654021ca81498
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x30fac068a0 end_addr=0x30fac068a7
[notice]{DataBlock::Setup} allocate memory for value:0x9814a88ac8be324d size:0x8 Big endian:0x0 to memory:0x30fac068a8 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000030fac068a8 mem-ID=0 size=8 element-size=8 type=Data data=4d32bec88aa81498
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x30fac068a8 end_addr=0x30fac068af
[notice]{DataBlock::Setup} allocate memory for value:0x9814a84dfb315d0b size:0x8 Big endian:0x0 to memory:0x30fac068b0 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000030fac068b0 mem-ID=0 size=8 element-size=8 type=Data data=0b5d31fb4da81498
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x30fac068b0 end_addr=0x30fac068b7
[notice]{DataBlock::Setup} allocate memory for value:0x9814a88d7ce9cd9b size:0x8 Big endian:0x0 to memory:0x30fac068b8 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000030fac068b8 mem-ID=0 size=8 element-size=8 type=Data data=9bcde97c8da81498
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x30fac068b8 end_addr=0x30fac068bf
[notice]{DataBlock::Clear} data units are cleared!
[info]{RegisterReserver::ReserveRegister} Reserving register: v24, access: Write, reserve type: User
[info]{Generator::AddLoadRegisterAmbleRequests} register v24 should be reserved now: 1
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} preventing all data page faults.
[notice]{DataBlock::Setup} generate data block start address...0x5cf90e0240 with size:64 and align:64
[notice]{DataBlock::Setup} allocate memory for value:0x9814a88d6c23e4d5 size:0x8 Big endian:0x0 to memory:0x5cf90e0240 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000005cf90e0240 mem-ID=0 size=8 element-size=8 type=Data data=d5e4236c8da81498
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5cf90e0240 end_addr=0x5cf90e0247
[notice]{DataBlock::Setup} allocate memory for value:0x9814a83b97469e2d size:0x8 Big endian:0x0 to memory:0x5cf90e0248 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000005cf90e0248 mem-ID=0 size=8 element-size=8 type=Data data=2d9e46973ba81498
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5cf90e0248 end_addr=0x5cf90e024f
[notice]{DataBlock::Setup} allocate memory for value:0x9814a83f93335903 size:0x8 Big endian:0x0 to memory:0x5cf90e0250 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000005cf90e0250 mem-ID=0 size=8 element-size=8 type=Data data=035933933fa81498
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5cf90e0250 end_addr=0x5cf90e0257
[notice]{DataBlock::Setup} allocate memory for value:0x9814a81caf7e07b1 size:0x8 Big endian:0x0 to memory:0x5cf90e0258 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000005cf90e0258 mem-ID=0 size=8 element-size=8 type=Data data=b1077eaf1ca81498
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5cf90e0258 end_addr=0x5cf90e025f
[notice]{DataBlock::Setup} allocate memory for value:0x9814a82c49585eb5 size:0x8 Big endian:0x0 to memory:0x5cf90e0260 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000005cf90e0260 mem-ID=0 size=8 element-size=8 type=Data data=b55e58492ca81498
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5cf90e0260 end_addr=0x5cf90e0267
[notice]{DataBlock::Setup} allocate memory for value:0x9814a872ceeb4075 size:0x8 Big endian:0x0 to memory:0x5cf90e0268 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000005cf90e0268 mem-ID=0 size=8 element-size=8 type=Data data=7540ebce72a81498
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5cf90e0268 end_addr=0x5cf90e026f
[notice]{DataBlock::Setup} allocate memory for value:0x9814a85df4368101 size:0x8 Big endian:0x0 to memory:0x5cf90e0270 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000005cf90e0270 mem-ID=0 size=8 element-size=8 type=Data data=018136f45da81498
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5cf90e0270 end_addr=0x5cf90e0277
[notice]{DataBlock::Setup} allocate memory for value:0x9814a87080a2d483 size:0x8 Big endian:0x0 to memory:0x5cf90e0278 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000005cf90e0278 mem-ID=0 size=8 element-size=8 type=Data data=83d4a28070a81498
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5cf90e0278 end_addr=0x5cf90e027f
[notice]{DataBlock::Clear} data units are cleared!
[info]{RegisterReserver::ReserveRegister} Reserving register: v25, access: Write, reserve type: User
[info]{Generator::AddLoadRegisterAmbleRequests} register v25 should be reserved now: 1
[info]{RegisterReserver::ReserveRegister} Reserving register: x25, access: Write, reserve type: User
[info]{Generator::AddLoadRegisterAmbleRequests} register x25 should be reserved now: 1
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x30fb value 0x30fb
[info] opname=rd
[notice]Committing instruction "LUI x20, 12539" at 0x80011eec=>[0]0x80011eec (0x30fba37) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011eec mem-ID=0 size=4 element-size=4 type=Instruction data=37ba0f03
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011eec end_addr=0x80011eef
[info]current dest entropy:6, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x20 value 0x30fb000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011ef0
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xc07 value 0xc07
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x20, x20, -1017" at 0x80011ef0=>[0]0x80011ef0 (0xc07a0a1b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011ef0 mem-ID=0 size=4 element-size=4 type=Instruction data=1b0a7ac0
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011ef0 end_addr=0x80011ef3
[notice]retire dest stage: 8, access: 0x3, size: 1, type: 0
[info]current source entropy:4, resource type: 0
[info]current dest entropy:6, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x20 value 0x30fac07, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011ef4
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x20, x20, 0xc" at 0x80011ef4=>[0]0x80011ef4 (0xca1a13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011ef4 mem-ID=0 size=4 element-size=4 type=Instruction data=131aca00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011ef4 end_addr=0x80011ef7
[info]current source entropy:4, resource type: 0
[info]current dest entropy:6, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x20 value 0x30fac07000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011ef8
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x880 value 0x880
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x20, x20, -1920" at 0x80011ef8=>[0]0x80011ef8 (0x880a0a13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011ef8 mem-ID=0 size=4 element-size=4 type=Instruction data=130a0a88
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011ef8 end_addr=0x80011efb
[info]current source entropy:4, resource type: 0
[info]current dest entropy:6, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x20 value 0x30fac06880, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011efc
[notice]Generating: VL1RE8.V##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[debug]choice tree name: Data alignment choice name: Aligned set weight: 50
[debug]choice tree name: Data alignment choice name: Unaligned set weight: 14
[info]constraint already forced, ignore reservation check
[info] opname=vd
[info] opname=LoadStore-rs1
[notice]Operand : LoadStore-rs1 mask 0x0 value 0x0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x0=>part 1 PA [0]0x0 size=1, part 2 PA [0]0x0 size=0
[notice]Committing instruction "VL1RE8.V v24, x20" at 0x80011efc=>[0]0x80011efc (0x28a0c07) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011efc mem-ID=0 size=4 element-size=4 type=Instruction data=070c8a02
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011efc end_addr=0x80011eff
[info]current source entropy:4, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011f00
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v24_0 value 0x9814a81d95eb3885, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v24_1 value 0x9814a87e0e78b831, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v24_2 value 0x9814a83b35fad1ed, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v24_3 value 0x9814a82d0a58d5ab, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v24_4 value 0x9814a81c0254d68b, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v24_5 value 0x9814a88ac8be324d, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v24_6 value 0x9814a84dfb315d0b, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v24_7 value 0x9814a88d7ce9cd9b, mask 0xffffffffffffffff
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x2e8 value 0x2e8
[info] opname=rd
[notice]Committing instruction "LUI x2, 744" at 0x80011f00=>[0]0x80011f00 (0x2e8137) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011f00 mem-ID=0 size=4 element-size=4 type=Instruction data=37812e00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011f00 end_addr=0x80011f03
[info]current dest entropy:5, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x2 value 0x2e8000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011f04
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xc87 value 0xc87
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x2, x2, -889" at 0x80011f04=>[0]0x80011f04 (0xc871011b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011f04 mem-ID=0 size=4 element-size=4 type=Instruction data=1b0171c8
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011f04 end_addr=0x80011f07
[notice]retire dest stage: d, access: 0xe, size: 1, type: 0
[info]current source entropy:5, resource type: 0
[info]current dest entropy:5, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x2 value 0x2e7c87, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011f08
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0x11 value 0x11
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x2, x2, 0x11" at 0x80011f08=>[0]0x80011f08 (0x1111113) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011f08 mem-ID=0 size=4 element-size=4 type=Instruction data=13111101
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011f08 end_addr=0x80011f0b
[info]current source entropy:5, resource type: 0
[info]current dest entropy:5, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x2 value 0x5cf90e0000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011f0c
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x240 value 0x240
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x2, x2, 576" at 0x80011f0c=>[0]0x80011f0c (0x24010113) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011f0c mem-ID=0 size=4 element-size=4 type=Instruction data=13010124
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011f0c end_addr=0x80011f0f
[info]current source entropy:5, resource type: 0
[info]current dest entropy:5, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x2 value 0x5cf90e0240, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011f10
[notice]Generating: VL1RE8.V##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[debug]choice tree name: Data alignment choice name: Aligned set weight: 50
[debug]choice tree name: Data alignment choice name: Unaligned set weight: 14
[info]constraint already forced, ignore reservation check
[info] opname=vd
[info] opname=LoadStore-rs1
[notice]Operand : LoadStore-rs1 mask 0x0 value 0x0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x0=>part 1 PA [0]0x0 size=1, part 2 PA [0]0x0 size=0
[notice]Committing instruction "VL1RE8.V v25, x2" at 0x80011f10=>[0]0x80011f10 (0x2810c87) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011f10 mem-ID=0 size=4 element-size=4 type=Instruction data=870c8102
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011f10 end_addr=0x80011f13
[info]current source entropy:5, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011f14
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v25_0 value 0x9814a88d6c23e4d5, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v25_1 value 0x9814a83b97469e2d, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v25_2 value 0x9814a83f93335903, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v25_3 value 0x9814a81caf7e07b1, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v25_4 value 0x9814a82c49585eb5, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v25_5 value 0x9814a872ceeb4075, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v25_6 value 0x9814a85df4368101, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v25_7 value 0x9814a87080a2d483, mask 0xffffffffffffffff
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x33f6 value 0x33f6
[info] opname=rd
[notice]Committing instruction "LUI x25, 13302" at 0x80011f14=>[0]0x80011f14 (0x33f6cb7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011f14 mem-ID=0 size=4 element-size=4 type=Instruction data=b76c3f03
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011f14 end_addr=0x80011f17
[info]current dest entropy:4, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x25 value 0x33f6000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011f18
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xabf value 0xabf
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x25, x25, -1345" at 0x80011f18=>[0]0x80011f18 (0xabfc8c9b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011f18 mem-ID=0 size=4 element-size=4 type=Instruction data=9b8cfcab
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011f18 end_addr=0x80011f1b
[notice]retire dest stage: 12, access: 0x13, size: 1, type: 0
[info]current source entropy:6, resource type: 0
[info]current dest entropy:4, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x25 value 0x33f5abf, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011f1c
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x25, x25, 0xc" at 0x80011f1c=>[0]0x80011f1c (0xcc9c93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011f1c mem-ID=0 size=4 element-size=4 type=Instruction data=939ccc00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011f1c end_addr=0x80011f1f
[info]current source entropy:6, resource type: 0
[info]current dest entropy:4, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x25 value 0x33f5abf000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011f20
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x52f value 0x52f
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x25, x25, 1327" at 0x80011f20=>[0]0x80011f20 (0x52fc8c93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011f20 mem-ID=0 size=4 element-size=4 type=Instruction data=938cfc52
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011f20 end_addr=0x80011f23
[info]current source entropy:6, resource type: 0
[info]current dest entropy:4, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x25 value 0x33f5abf52f, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011f24
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x25, x25, 0xc" at 0x80011f24=>[0]0x80011f24 (0xcc9c93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011f24 mem-ID=0 size=4 element-size=4 type=Instruction data=939ccc00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011f24 end_addr=0x80011f27
[info]current source entropy:6, resource type: 0
[info]current dest entropy:4, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x25 value 0x33f5abf52f000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011f28
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x579 value 0x579
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x25, x25, 1401" at 0x80011f28=>[0]0x80011f28 (0x579c8c93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011f28 mem-ID=0 size=4 element-size=4 type=Instruction data=938c9c57
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011f28 end_addr=0x80011f2b
[info]current source entropy:6, resource type: 0
[info]current dest entropy:4, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x25 value 0x33f5abf52f579, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011f2c
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xd value 0xd
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x25, x25, 0xd" at 0x80011f2c=>[0]0x80011f2c (0xdc9c93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011f2c mem-ID=0 size=4 element-size=4 type=Instruction data=939cdc00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011f2c end_addr=0x80011f2f
[notice]retire dest stage: 17, access: 0x1a, size: 1, type: 0
[info]current source entropy:6, resource type: 0
[info]current dest entropy:3, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x25 value 0x67eb57ea5eaf2000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011f30
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x13d value 0x13d
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x25, x25, 317" at 0x80011f30=>[0]0x80011f30 (0x13dc8c93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011f30 mem-ID=0 size=4 element-size=4 type=Instruction data=938cdc13
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011f30 end_addr=0x80011f33
[info]current source entropy:6, resource type: 0
[info]current dest entropy:3, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x25 value 0x67eb57ea5eaf213d, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011f34
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : CommitInstruction
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7f49a59c2=>part 1 PA [0]0x7f49a59c2 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7f49a59c2=>part 1 PA [0]0x7f49a59c2 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7f49a59c2=>part 1 PA [0]0x7f49a59c2 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7f49a59c2=>part 1 PA [0]0x7f49a59c2 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000007f49a59c2 mem-ID=0 size=2 element-size=2 type=Data data=46bf
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7f49a59c2 end_addr=0x7f49a59c3
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x686d27d96e=>part 1 PA [0]0x686d27d96e size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x686d27d96e=>part 1 PA [0]0x686d27d96e size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x686d27d96e=>part 1 PA [0]0x686d27d96e size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x686d27d96e=>part 1 PA [0]0x686d27d96e size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000686d27d96e mem-ID=0 size=2 element-size=2 type=Data data=a1c0
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x686d27d96e end_addr=0x686d27d96f
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2594a9f32a=>part 1 PA [0]0x2594a9f32a size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2594a9f32a=>part 1 PA [0]0x2594a9f32a size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2594a9f32a=>part 1 PA [0]0x2594a9f32a size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2594a9f32a=>part 1 PA [0]0x2594a9f32a size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000002594a9f32a mem-ID=0 size=2 element-size=2 type=Data data=14ee
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2594a9f32a end_addr=0x2594a9f32b
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x176907f6e8=>part 1 PA [0]0x176907f6e8 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x176907f6e8=>part 1 PA [0]0x176907f6e8 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x176907f6e8=>part 1 PA [0]0x176907f6e8 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x176907f6e8=>part 1 PA [0]0x176907f6e8 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000176907f6e8 mem-ID=0 size=2 element-size=2 type=Data data=a934
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x176907f6e8 end_addr=0x176907f6e9
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x66103f7c8=>part 1 PA [0]0x66103f7c8 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x66103f7c8=>part 1 PA [0]0x66103f7c8 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x66103f7c8=>part 1 PA [0]0x66103f7c8 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x66103f7c8=>part 1 PA [0]0x66103f7c8 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000066103f7c8 mem-ID=0 size=2 element-size=2 type=Data data=7e2b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x66103f7c8 end_addr=0x66103f7c9
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x75276d538a=>part 1 PA [0]0x75276d538a size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x75276d538a=>part 1 PA [0]0x75276d538a size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x75276d538a=>part 1 PA [0]0x75276d538a size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x75276d538a=>part 1 PA [0]0x75276d538a size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000075276d538a mem-ID=0 size=2 element-size=2 type=Data data=e10e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x75276d538a end_addr=0x75276d538b
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3859e07e48=>part 1 PA [0]0x3859e07e48 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3859e07e48=>part 1 PA [0]0x3859e07e48 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3859e07e48=>part 1 PA [0]0x3859e07e48 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3859e07e48=>part 1 PA [0]0x3859e07e48 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000003859e07e48 mem-ID=0 size=2 element-size=2 type=Data data=d625
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3859e07e48 end_addr=0x3859e07e49
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x77db98eed8=>part 1 PA [0]0x77db98eed8 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x77db98eed8=>part 1 PA [0]0x77db98eed8 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x77db98eed8=>part 1 PA [0]0x77db98eed8 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x77db98eed8=>part 1 PA [0]0x77db98eed8 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000077db98eed8 mem-ID=0 size=2 element-size=2 type=Data data=38cf
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x77db98eed8 end_addr=0x77db98eed9
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x77cad30612=>part 1 PA [0]0x77cad30612 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x77cad30612=>part 1 PA [0]0x77cad30612 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x77cad30612=>part 1 PA [0]0x77cad30612 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x77cad30612=>part 1 PA [0]0x77cad30612 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000077cad30612 mem-ID=0 size=2 element-size=2 type=Data data=2510
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x77cad30612 end_addr=0x77cad30613
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x25f5f5bf6a=>part 1 PA [0]0x25f5f5bf6a size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x25f5f5bf6a=>part 1 PA [0]0x25f5f5bf6a size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x25f5f5bf6a=>part 1 PA [0]0x25f5f5bf6a size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x25f5f5bf6a=>part 1 PA [0]0x25f5f5bf6a size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000025f5f5bf6a mem-ID=0 size=2 element-size=2 type=Data data=d649
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x25f5f5bf6a end_addr=0x25f5f5bf6b
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x29f1e27a40=>part 1 PA [0]0x29f1e27a40 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x29f1e27a40=>part 1 PA [0]0x29f1e27a40 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x29f1e27a40=>part 1 PA [0]0x29f1e27a40 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x29f1e27a40=>part 1 PA [0]0x29f1e27a40 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000029f1e27a40 mem-ID=0 size=2 element-size=2 type=Data data=7eb9
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x29f1e27a40 end_addr=0x29f1e27a41
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x70e2d28ee=>part 1 PA [0]0x70e2d28ee size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x70e2d28ee=>part 1 PA [0]0x70e2d28ee size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x70e2d28ee=>part 1 PA [0]0x70e2d28ee size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x70e2d28ee=>part 1 PA [0]0x70e2d28ee size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000070e2d28ee mem-ID=0 size=2 element-size=2 type=Data data=d336
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x70e2d28ee end_addr=0x70e2d28ef
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x16a8077ff2=>part 1 PA [0]0x16a8077ff2 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x16a8077ff2=>part 1 PA [0]0x16a8077ff2 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x16a8077ff2=>part 1 PA [0]0x16a8077ff2 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x16a8077ff2=>part 1 PA [0]0x16a8077ff2 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000016a8077ff2 mem-ID=0 size=2 element-size=2 type=Data data=985b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x16a8077ff2 end_addr=0x16a8077ff3
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5d2d9a61b2=>part 1 PA [0]0x5d2d9a61b2 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5d2d9a61b2=>part 1 PA [0]0x5d2d9a61b2 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5d2d9a61b2=>part 1 PA [0]0x5d2d9a61b2 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5d2d9a61b2=>part 1 PA [0]0x5d2d9a61b2 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000005d2d9a61b2 mem-ID=0 size=2 element-size=2 type=Data data=5820
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5d2d9a61b2 end_addr=0x5d2d9a61b3
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4852e5a23e=>part 1 PA [0]0x4852e5a23e size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4852e5a23e=>part 1 PA [0]0x4852e5a23e size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4852e5a23e=>part 1 PA [0]0x4852e5a23e size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4852e5a23e=>part 1 PA [0]0x4852e5a23e size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000004852e5a23e mem-ID=0 size=2 element-size=2 type=Data data=d0f8
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x4852e5a23e end_addr=0x4852e5a23f
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5adf51f5c0=>part 1 PA [0]0x5adf51f5c0 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5adf51f5c0=>part 1 PA [0]0x5adf51f5c0 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5adf51f5c0=>part 1 PA [0]0x5adf51f5c0 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5adf51f5c0=>part 1 PA [0]0x5adf51f5c0 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000005adf51f5c0 mem-ID=0 size=2 element-size=2 type=Data data=26a7
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5adf51f5c0 end_addr=0x5adf51f5c1
[notice]Committing instruction "VSUXEI64.V v26, x25, v24, Vector result" at 0x80011f34=>[0]0x80011f34 (0x58cfd27) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011f34 mem-ID=0 size=4 element-size=4 type=Instruction data=27fd8c05
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011f34 end_addr=0x80011f37
[info]current source entropy:6, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011f38
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x7f49a59c2
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x2594a9f32a
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x66103f7c8
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x3859e07e48
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x29f1e27a40
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x70e2d28ee
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : RegisterReservation
[info]{RegisterReserver::UnreserveRegister} Unreserve register: v24, access: Write, reserve type: User
[info]{GenSequenceAgent::RegisterReservation} register reservation do? 0 reg v24 attrs Write is reserved? 0
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : RegisterReservation
[info]{RegisterReserver::UnreserveRegister} Unreserve register: v25, access: Write, reserve type: User
[info]{GenSequenceAgent::RegisterReservation} register reservation do? 0 reg v25 attrs Write is reserved? 0
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : RegisterReservation
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x25, access: Write, reserve type: User
[info]{GenSequenceAgent::RegisterReservation} register reservation do? 0 reg x25 attrs Write is reserved? 0
[notice]GenQueryAgent::HandleQuery : InstructionRecord
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 6
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 9
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]Generating: VSOXEI32.V##RISCV
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[debug]choice tree name: Data alignment choice name: Aligned set weight: 50
[debug]choice tree name: Data alignment choice name: Unaligned set weight: 14
[info] opname=vs3
[info]Operand vs3 No Dependency constraint
[info] opname=vm
[info] opname=LoadStore-rs1-vs2
[info]{AddressSolver::SolveWithModes} choice: VectorIndexedMode: IndexSolutionChoices size 0x5
[info]{AddressSolver::SolveWithModes} choice: VectorIndexedMode: IndexSolutionChoices size 0x5
[info]{AddressSolver::SolveWithModes} choice: VectorIndexedMode: IndexSolutionChoices size 0x5
[info]{AddressSolver::SolveWithModes} choice: VectorIndexedMode: IndexSolutionChoices size 0x5
[info]{AddressSolver::SolveWithModes} choice: VectorIndexedMode: IndexSolutionChoices size 0x5
[info]{AddressSolver::SolveWithModes} choice: VectorIndexedMode: IndexSolutionChoices size 0x5
[info]{AddressSolver::SolveWithModes} choice: VectorIndexedMode: IndexSolutionChoices size 0x5
[info]{AddressSolver::SolveWithModes} choice: VectorIndexedMode: IndexSolutionChoices size 0x5
[info]{AddressSolver::SolveWithModes} choice: VectorIndexedMode: IndexSolutionChoices size 0x5
[info]{AddressSolver::SolveWithModes} choice: VectorIndexedMode: IndexSolutionChoices size 0x5
[info]{AddressSolver::SolveWithModes} choice: VectorIndexedMode: IndexSolutionChoices size 0x5
[info]{AddressSolver::SolveWithModes} choice: VectorIndexedMode: IndexSolutionChoices size 0x5
[info]{AddressSolver::SolveWithModes} choice: VectorIndexedMode: IndexSolutionChoices size 0x5
[info]{AddressSolver::SolveWithModes} choice: VectorIndexedMode: IndexSolutionChoices size 0x5
[info]{AddressSolver::SolveWithModes} choice: VectorIndexedMode: IndexSolutionChoices size 0x5
[info]{AddressSolver::SolveWithModes} choice: VectorIndexedMode: IndexSolutionChoices size 0x5
[info]{AddressSolver::SolveWithModes} choice: VectorIndexedMode: IndexSolutionChoices size 0x5
[info]{AddressSolver::SolveWithModes} choice: VectorIndexedMode: IndexSolutionChoices size 0x5
[info]{AddressSolver::SolveWithModes} choice: VectorIndexedMode: IndexSolutionChoices size 0x5
[info]{AddressSolver::SolveWithModes} choice: VectorIndexedMode: IndexSolutionChoices size 0x5
[info]{AddressSolver::SolveWithModes} choice: VectorIndexedMode: IndexSolutionChoices size 0x5
[info]{AddressSolver::SolveWithModes} choice: VectorIndexedMode: IndexSolutionChoices size 0x5
[info]{AddressSolver::SolveWithModes} choice: VectorIndexedMode: IndexSolutionChoices size 0x5
[notice]{LoadStoreOperand::GenerateNoPreamble} instruction: VSOXEI32.V##RISCV addressing-mode: VectorIndexedMode target address: 0x831f7242
[info]{AddressingOperand::Generate} generated without preamble
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x831f7242=>part 1 PA [0]0x831f7242 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x831f7242=>part 1 PA [0]0x831f7242 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x831f7242=>part 1 PA [0]0x831f7242 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x831f7242=>part 1 PA [0]0x831f7242 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000000831f7242 mem-ID=0 size=2 element-size=2 type=Data data=e402
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x831f7242 end_addr=0x831f7243
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7a1ae966=>part 1 PA [0]0x7a1ae966 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7a1ae966=>part 1 PA [0]0x7a1ae966 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7a1ae966=>part 1 PA [0]0x7a1ae966 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7a1ae966=>part 1 PA [0]0x7a1ae966 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000007a1ae966 mem-ID=0 size=2 element-size=2 type=Data data=07b0
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7a1ae966 end_addr=0x7a1ae967
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3ec23da8=>part 1 PA [0]0x3ec23da8 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3ec23da8=>part 1 PA [0]0x3ec23da8 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3ec23da8=>part 1 PA [0]0x3ec23da8 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3ec23da8=>part 1 PA [0]0x3ec23da8 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000003ec23da8 mem-ID=0 size=2 element-size=2 type=Data data=0862
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3ec23da8 end_addr=0x3ec23da9
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0xe9dd2ed8=>part 1 PA [0]0xe9dd2ed8 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0xe9dd2ed8=>part 1 PA [0]0xe9dd2ed8 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0xe9dd2ed8=>part 1 PA [0]0xe9dd2ed8 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0xe9dd2ed8=>part 1 PA [0]0xe9dd2ed8 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000000e9dd2ed8 mem-ID=0 size=2 element-size=2 type=Data data=e41b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0xe9dd2ed8 end_addr=0xe9dd2ed9
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x34955924=>part 1 PA [0]0x34955924 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x34955924=>part 1 PA [0]0x34955924 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x34955924=>part 1 PA [0]0x34955924 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x34955924=>part 1 PA [0]0x34955924 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000000034955924 mem-ID=0 size=2 element-size=2 type=Data data=7369
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x34955924 end_addr=0x34955925
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x68c839e=>part 1 PA [0]0x68c839e size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x68c839e=>part 1 PA [0]0x68c839e size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x68c839e=>part 1 PA [0]0x68c839e size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x68c839e=>part 1 PA [0]0x68c839e size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000000068c839e mem-ID=0 size=2 element-size=2 type=Data data=8b61
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x68c839e end_addr=0x68c839f
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0xf9e1c5d4=>part 1 PA [0]0xf9e1c5d4 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0xf9e1c5d4=>part 1 PA [0]0xf9e1c5d4 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0xf9e1c5d4=>part 1 PA [0]0xf9e1c5d4 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0xf9e1c5d4=>part 1 PA [0]0xf9e1c5d4 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000000f9e1c5d4 mem-ID=0 size=2 element-size=2 type=Data data=a785
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0xf9e1c5d4 end_addr=0xf9e1c5d5
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x17500f30=>part 1 PA [0]0x17500f30 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x17500f30=>part 1 PA [0]0x17500f30 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x17500f30=>part 1 PA [0]0x17500f30 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x17500f30=>part 1 PA [0]0x17500f30 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000000017500f30 mem-ID=0 size=2 element-size=2 type=Data data=4751
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x17500f30 end_addr=0x17500f31
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0xf882674=>part 1 PA [0]0xf882674 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0xf882674=>part 1 PA [0]0xf882674 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0xf882674=>part 1 PA [0]0xf882674 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0xf882674=>part 1 PA [0]0xf882674 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000000f882674 mem-ID=0 size=2 element-size=2 type=Data data=a785
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0xf882674 end_addr=0xf882675
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x8da0a23c=>part 1 PA [0]0x8da0a23c size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x8da0a23c=>part 1 PA [0]0x8da0a23c size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x8da0a23c=>part 1 PA [0]0x8da0a23c size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x8da0a23c=>part 1 PA [0]0x8da0a23c size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000008da0a23c mem-ID=0 size=2 element-size=2 type=Data data=1c68
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8da0a23c end_addr=0x8da0a23d
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1d965f8a=>part 1 PA [0]0x1d965f8a size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1d965f8a=>part 1 PA [0]0x1d965f8a size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1d965f8a=>part 1 PA [0]0x1d965f8a size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1d965f8a=>part 1 PA [0]0x1d965f8a size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000001d965f8a mem-ID=0 size=2 element-size=2 type=Data data=0f38
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1d965f8a end_addr=0x1d965f8b
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x404e7ee6=>part 1 PA [0]0x404e7ee6 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x404e7ee6=>part 1 PA [0]0x404e7ee6 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x404e7ee6=>part 1 PA [0]0x404e7ee6 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x404e7ee6=>part 1 PA [0]0x404e7ee6 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000000404e7ee6 mem-ID=0 size=2 element-size=2 type=Data data=9e2e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x404e7ee6 end_addr=0x404e7ee7
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2dab28da=>part 1 PA [0]0x2dab28da size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2dab28da=>part 1 PA [0]0x2dab28da size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2dab28da=>part 1 PA [0]0x2dab28da size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2dab28da=>part 1 PA [0]0x2dab28da size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000002dab28da mem-ID=0 size=2 element-size=2 type=Data data=4ed3
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2dab28da end_addr=0x2dab28db
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0xc5deac68=>part 1 PA [0]0xc5deac68 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0xc5deac68=>part 1 PA [0]0xc5deac68 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0xc5deac68=>part 1 PA [0]0xc5deac68 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0xc5deac68=>part 1 PA [0]0xc5deac68 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000000c5deac68 mem-ID=0 size=2 element-size=2 type=Data data=94b3
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0xc5deac68 end_addr=0xc5deac69
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0xe2e363d8=>part 1 PA [0]0xe2e363d8 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0xe2e363d8=>part 1 PA [0]0xe2e363d8 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0xe2e363d8=>part 1 PA [0]0xe2e363d8 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0xe2e363d8=>part 1 PA [0]0xe2e363d8 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000000e2e363d8 mem-ID=0 size=2 element-size=2 type=Data data=a6b1
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0xe2e363d8 end_addr=0xe2e363d9
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x19e550c4=>part 1 PA [0]0x19e550c4 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x19e550c4=>part 1 PA [0]0x19e550c4 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x19e550c4=>part 1 PA [0]0x19e550c4 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x19e550c4=>part 1 PA [0]0x19e550c4 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000000019e550c4 mem-ID=0 size=2 element-size=2 type=Data data=4923
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x19e550c4 end_addr=0x19e550c5
[notice]Committing instruction "VSOXEI32.V v3, x4, v18, Vector result" at 0x80011f38=>[0]0x80011f38 (0xd2261a7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011f38 mem-ID=0 size=4 element-size=4 type=Instruction data=a761220d
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011f38 end_addr=0x80011f3b
[info]current source entropy:7, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011f3c
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x831f7242
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x3ec23da8
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x34955924
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0xf9e1c5d4
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x1d965f8a
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x404e7ee6
[notice]GenQueryAgent::HandleQuery : InstructionRecord
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 6
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 9
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[info]{GenVirtualMemoryRequest::AddDetail} Size : 0x200 : GenVaRequest
[info]{GenVirtualMemoryRequest::AddDetail} Align : 0x8 : GenVaRequest
[info]{GenVirtualMemoryRequest::AddDetail} Type : D : GenVaRequest
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[notice]Generating: VSUXEI64.V##RISCV
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[debug]choice tree name: Data alignment choice name: Aligned set weight: 50
[debug]choice tree name: Data alignment choice name: Unaligned set weight: 14
[info] opname=vs3
[info]Operand vs3 No Dependency constraint
[info] opname=vm
[info] opname=LoadStore-rs1-vs2
[notice]Skipping: VSUXEI64.V##RISCV with operand error: Operand "LoadStore-rs1-vs2" failed to generate no-preamble
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 6
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 9
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[info]{GenVirtualMemoryRequest::AddDetail} Size : 0x200 : GenVaRequest
[info]{GenVirtualMemoryRequest::AddDetail} Align : 0x8 : GenVaRequest
[info]{GenVirtualMemoryRequest::AddDetail} Type : D : GenVaRequest
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[notice]Generating: VLOXEI16.V##RISCV
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[debug]choice tree name: Data alignment choice name: Aligned set weight: 50
[debug]choice tree name: Data alignment choice name: Unaligned set weight: 14
[info] opname=vd
[info]Operand vd No Dependency constraint
[info] opname=vm
[info] opname=LoadStore-rs1-vs2
[notice]Skipping: VLOXEI16.V##RISCV with operand error: Operand "LoadStore-rs1-vs2" failed to generate no-preamble
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 6
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 9
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]Generating: VLOXEI16.V##RISCV
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[debug]choice tree name: Data alignment choice name: Aligned set weight: 50
[debug]choice tree name: Data alignment choice name: Unaligned set weight: 14
[info] opname=vd
[info]Operand vd No Dependency constraint
[info] opname=vm
[info] opname=LoadStore-rs1-vs2
[notice]Operand : LoadStore-rs1-vs2 mask 0x0 value 0x0
[info]Operand rs1 No Dependency constraint
[info]Operand vs2 No Dependency constraint
[notice]{VectorIndexedLoadStoreOperand::GenerateWithPreamble} generated target address 0x765959efbe alignment 2 data size 2 base value 0x76595933b1
[info]{AddressingOperand::Generate} generated with preamble
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} preventing all data page faults.
[notice]{DataBlock::Setup} generate data block start address...0x5a1da845c0 with size:64 and align:64
[notice]{DataBlock::Setup} allocate memory for value:0xbc0d size:0x2 Big endian:0x0 to memory:0x5a1da845c0 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000005a1da845c0 mem-ID=0 size=2 element-size=2 type=Data data=0dbc
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5a1da845c0 end_addr=0x5a1da845c1
[notice]{DataBlock::Setup} allocate memory for value:0x9dbf size:0x2 Big endian:0x0 to memory:0x5a1da845c2 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000005a1da845c2 mem-ID=0 size=2 element-size=2 type=Data data=bf9d
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5a1da845c2 end_addr=0x5a1da845c3
[notice]{DataBlock::Setup} allocate memory for value:0x2c01 size:0x2 Big endian:0x0 to memory:0x5a1da845c4 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000005a1da845c4 mem-ID=0 size=2 element-size=2 type=Data data=012c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5a1da845c4 end_addr=0x5a1da845c5
[notice]{DataBlock::Setup} allocate memory for value:0xb62d size:0x2 Big endian:0x0 to memory:0x5a1da845c6 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000005a1da845c6 mem-ID=0 size=2 element-size=2 type=Data data=2db6
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5a1da845c6 end_addr=0x5a1da845c7
[notice]{DataBlock::Setup} allocate memory for value:0xbb77 size:0x2 Big endian:0x0 to memory:0x5a1da845c8 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000005a1da845c8 mem-ID=0 size=2 element-size=2 type=Data data=77bb
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5a1da845c8 end_addr=0x5a1da845c9
[notice]{DataBlock::Setup} allocate memory for value:0xc06d size:0x2 Big endian:0x0 to memory:0x5a1da845ca bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000005a1da845ca mem-ID=0 size=2 element-size=2 type=Data data=6dc0
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5a1da845ca end_addr=0x5a1da845cb
[notice]{DataBlock::Setup} allocate memory for value:0xabf7 size:0x2 Big endian:0x0 to memory:0x5a1da845cc bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000005a1da845cc mem-ID=0 size=2 element-size=2 type=Data data=f7ab
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5a1da845cc end_addr=0x5a1da845cd
[notice]{DataBlock::Setup} allocate memory for value:0x6e5f size:0x2 Big endian:0x0 to memory:0x5a1da845ce bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000005a1da845ce mem-ID=0 size=2 element-size=2 type=Data data=5f6e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5a1da845ce end_addr=0x5a1da845cf
[notice]{DataBlock::Setup} allocate memory for value:0x943f size:0x2 Big endian:0x0 to memory:0x5a1da845d0 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000005a1da845d0 mem-ID=0 size=2 element-size=2 type=Data data=3f94
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5a1da845d0 end_addr=0x5a1da845d1
[notice]{DataBlock::Setup} allocate memory for value:0x68f1 size:0x2 Big endian:0x0 to memory:0x5a1da845d2 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000005a1da845d2 mem-ID=0 size=2 element-size=2 type=Data data=f168
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5a1da845d2 end_addr=0x5a1da845d3
[notice]{DataBlock::Setup} allocate memory for value:0x35bd size:0x2 Big endian:0x0 to memory:0x5a1da845d4 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000005a1da845d4 mem-ID=0 size=2 element-size=2 type=Data data=bd35
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5a1da845d4 end_addr=0x5a1da845d5
[notice]{DataBlock::Setup} allocate memory for value:0xfa89 size:0x2 Big endian:0x0 to memory:0x5a1da845d6 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000005a1da845d6 mem-ID=0 size=2 element-size=2 type=Data data=89fa
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5a1da845d6 end_addr=0x5a1da845d7
[notice]{DataBlock::Setup} allocate memory for value:0x33d3 size:0x2 Big endian:0x0 to memory:0x5a1da845d8 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000005a1da845d8 mem-ID=0 size=2 element-size=2 type=Data data=d333
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5a1da845d8 end_addr=0x5a1da845d9
[notice]{DataBlock::Setup} allocate memory for value:0x487 size:0x2 Big endian:0x0 to memory:0x5a1da845da bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000005a1da845da mem-ID=0 size=2 element-size=2 type=Data data=8704
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5a1da845da end_addr=0x5a1da845db
[notice]{DataBlock::Setup} allocate memory for value:0x4c91 size:0x2 Big endian:0x0 to memory:0x5a1da845dc bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000005a1da845dc mem-ID=0 size=2 element-size=2 type=Data data=914c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5a1da845dc end_addr=0x5a1da845dd
[notice]{DataBlock::Setup} allocate memory for value:0x2d99 size:0x2 Big endian:0x0 to memory:0x5a1da845de bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000005a1da845de mem-ID=0 size=2 element-size=2 type=Data data=992d
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5a1da845de end_addr=0x5a1da845df
[notice]{DataBlock::Setup} allocate memory for value:0x88b5 size:0x2 Big endian:0x0 to memory:0x5a1da845e0 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000005a1da845e0 mem-ID=0 size=2 element-size=2 type=Data data=b588
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5a1da845e0 end_addr=0x5a1da845e1
[notice]{DataBlock::Setup} allocate memory for value:0x1358 size:0x2 Big endian:0x0 to memory:0x5a1da845e2 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000005a1da845e2 mem-ID=0 size=2 element-size=2 type=Data data=5813
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5a1da845e2 end_addr=0x5a1da845e3
[notice]{DataBlock::Setup} allocate memory for value:0x8339 size:0x2 Big endian:0x0 to memory:0x5a1da845e4 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000005a1da845e4 mem-ID=0 size=2 element-size=2 type=Data data=3983
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5a1da845e4 end_addr=0x5a1da845e5
[notice]{DataBlock::Setup} allocate memory for value:0x8348 size:0x2 Big endian:0x0 to memory:0x5a1da845e6 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000005a1da845e6 mem-ID=0 size=2 element-size=2 type=Data data=4883
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5a1da845e6 end_addr=0x5a1da845e7
[notice]{DataBlock::Setup} allocate memory for value:0xe29a size:0x2 Big endian:0x0 to memory:0x5a1da845e8 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000005a1da845e8 mem-ID=0 size=2 element-size=2 type=Data data=9ae2
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5a1da845e8 end_addr=0x5a1da845e9
[notice]{DataBlock::Setup} allocate memory for value:0x471e size:0x2 Big endian:0x0 to memory:0x5a1da845ea bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000005a1da845ea mem-ID=0 size=2 element-size=2 type=Data data=1e47
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5a1da845ea end_addr=0x5a1da845eb
[notice]{DataBlock::Setup} allocate memory for value:0x1f2b size:0x2 Big endian:0x0 to memory:0x5a1da845ec bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000005a1da845ec mem-ID=0 size=2 element-size=2 type=Data data=2b1f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5a1da845ec end_addr=0x5a1da845ed
[notice]{DataBlock::Setup} allocate memory for value:0xbc1e size:0x2 Big endian:0x0 to memory:0x5a1da845ee bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000005a1da845ee mem-ID=0 size=2 element-size=2 type=Data data=1ebc
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5a1da845ee end_addr=0x5a1da845ef
[notice]{DataBlock::Setup} allocate memory for value:0x633c size:0x2 Big endian:0x0 to memory:0x5a1da845f0 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000005a1da845f0 mem-ID=0 size=2 element-size=2 type=Data data=3c63
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5a1da845f0 end_addr=0x5a1da845f1
[notice]{DataBlock::Setup} allocate memory for value:0x2c4f size:0x2 Big endian:0x0 to memory:0x5a1da845f2 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000005a1da845f2 mem-ID=0 size=2 element-size=2 type=Data data=4f2c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5a1da845f2 end_addr=0x5a1da845f3
[notice]{DataBlock::Setup} allocate memory for value:0x67aa size:0x2 Big endian:0x0 to memory:0x5a1da845f4 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000005a1da845f4 mem-ID=0 size=2 element-size=2 type=Data data=aa67
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5a1da845f4 end_addr=0x5a1da845f5
[notice]{DataBlock::Setup} allocate memory for value:0xacac size:0x2 Big endian:0x0 to memory:0x5a1da845f6 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000005a1da845f6 mem-ID=0 size=2 element-size=2 type=Data data=acac
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5a1da845f6 end_addr=0x5a1da845f7
[notice]{DataBlock::Setup} allocate memory for value:0x91d size:0x2 Big endian:0x0 to memory:0x5a1da845f8 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000005a1da845f8 mem-ID=0 size=2 element-size=2 type=Data data=1d09
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5a1da845f8 end_addr=0x5a1da845f9
[notice]{DataBlock::Setup} allocate memory for value:0xb0dc size:0x2 Big endian:0x0 to memory:0x5a1da845fa bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000005a1da845fa mem-ID=0 size=2 element-size=2 type=Data data=dcb0
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5a1da845fa end_addr=0x5a1da845fb
[notice]{DataBlock::Setup} allocate memory for value:0x8c4f size:0x2 Big endian:0x0 to memory:0x5a1da845fc bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000005a1da845fc mem-ID=0 size=2 element-size=2 type=Data data=4f8c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5a1da845fc end_addr=0x5a1da845fd
[notice]{DataBlock::Setup} allocate memory for value:0x7d6 size:0x2 Big endian:0x0 to memory:0x5a1da845fe bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000005a1da845fe mem-ID=0 size=2 element-size=2 type=Data data=d607
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5a1da845fe end_addr=0x5a1da845ff
[notice]{DataBlock::Clear} data units are cleared!
[info]{RegisterReserver::ReserveRegister} Reserving register: v26, access: Write, reserve type: User
[info]{Generator::AddLoadRegisterAmbleRequests} register v26 should be reserved now: 1
[info]{RegisterReserver::ReserveRegister} Reserving register: x7, access: Write, reserve type: User
[info]{Generator::AddLoadRegisterAmbleRequests} register x7 should be reserved now: 1
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x1687 value 0x1687
[info] opname=rd
[notice]Committing instruction "LUI x3, 5767" at 0x80011f3c=>[0]0x80011f3c (0x16871b7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011f3c mem-ID=0 size=4 element-size=4 type=Instruction data=b7716801
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011f3c end_addr=0x80011f3f
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x3 value 0x1687000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011f40
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x6a1 value 0x6a1
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x3, x3, 1697" at 0x80011f40=>[0]0x80011f40 (0x6a11819b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011f40 mem-ID=0 size=4 element-size=4 type=Instruction data=9b81116a
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011f40 end_addr=0x80011f43
[notice]retire dest stage: 1c, access: 0x10, size: 1, type: 0
[notice]retire source stage: 1c, access: 0x1d, size: 1, type: 0
[info]current source entropy:7, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x3 value 0x16876a1, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011f44
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xe value 0xe
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x3, x3, 0xe" at 0x80011f44=>[0]0x80011f44 (0xe19193) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011f44 mem-ID=0 size=4 element-size=4 type=Instruction data=9391e100
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011f44 end_addr=0x80011f47
[info]current source entropy:7, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x3 value 0x5a1da84000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011f48
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x5c0 value 0x5c0
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x3, x3, 1472" at 0x80011f48=>[0]0x80011f48 (0x5c018193) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011f48 mem-ID=0 size=4 element-size=4 type=Instruction data=9381015c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011f48 end_addr=0x80011f4b
[info]current source entropy:7, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x3 value 0x5a1da845c0, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011f4c
[notice]Generating: VL1RE8.V##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[debug]choice tree name: Data alignment choice name: Aligned set weight: 50
[debug]choice tree name: Data alignment choice name: Unaligned set weight: 14
[info]constraint already forced, ignore reservation check
[info] opname=vd
[info] opname=LoadStore-rs1
[notice]Operand : LoadStore-rs1 mask 0x0 value 0x0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x0=>part 1 PA [0]0x0 size=1, part 2 PA [0]0x0 size=0
[notice]Committing instruction "VL1RE8.V v26, x3" at 0x80011f4c=>[0]0x80011f4c (0x2818d07) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011f4c mem-ID=0 size=4 element-size=4 type=Instruction data=078d8102
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011f4c end_addr=0x80011f4f
[info]current source entropy:7, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011f50
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v26_0 value 0xb62d2c019dbfbc0d, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v26_1 value 0x6e5fabf7c06dbb77, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v26_2 value 0xfa8935bd68f1943f, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v26_3 value 0x2d994c91048733d3, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v26_4 value 0x83488339135888b5, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v26_5 value 0xbc1e1f2b471ee29a, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v26_6 value 0xacac67aa2c4f633c, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v26_7 value 0x7d68c4fb0dc091d, mask 0xffffffffffffffff
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x7659 value 0x7659
[info] opname=rd
[notice]Committing instruction "LUI x7, 30297" at 0x80011f50=>[0]0x80011f50 (0x76593b7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011f50 mem-ID=0 size=4 element-size=4 type=Instruction data=b7936507
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011f50 end_addr=0x80011f53
[info]current dest entropy:1, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x7 value 0x7659000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011f54
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x593 value 0x593
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x7, x7, 1427" at 0x80011f54=>[0]0x80011f54 (0x5933839b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011f54 mem-ID=0 size=4 element-size=4 type=Instruction data=9b833359
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011f54 end_addr=0x80011f57
[notice]retire source stage: 1, access: 0x12, size: 1, type: 0
[info]current source entropy:7, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x7 value 0x7659593, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011f58
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x7, x7, 0xc" at 0x80011f58=>[0]0x80011f58 (0xc39393) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011f58 mem-ID=0 size=4 element-size=4 type=Instruction data=9393c300
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011f58 end_addr=0x80011f5b
[info]current source entropy:7, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x7 value 0x7659593000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011f5c
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x3b1 value 0x3b1
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x7, x7, 945" at 0x80011f5c=>[0]0x80011f5c (0x3b138393) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011f5c mem-ID=0 size=4 element-size=4 type=Instruction data=9383133b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011f5c end_addr=0x80011f5f
[info]current source entropy:7, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x7 value 0x76595933b1, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011f60
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : CommitInstruction
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x765959efbe=>part 1 PA [0]0x765959efbe size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x765959efbe=>part 1 PA [0]0x765959efbe size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x765959efbe=>part 1 PA [0]0x765959efbe size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x9d90
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x765959efbe=>part 1 PA [0]0x765959efbe size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000765959efbe mem-ID=0 size=2 element-size=2 type=Data data=909d
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x765959efbe end_addr=0x765959efbf
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x765959d170=>part 1 PA [0]0x765959d170 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x765959d170=>part 1 PA [0]0x765959d170 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x765959d170=>part 1 PA [0]0x765959d170 size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0xa5fc
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x765959d170=>part 1 PA [0]0x765959d170 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000765959d170 mem-ID=0 size=2 element-size=2 type=Data data=fca5
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x765959d170 end_addr=0x765959d171
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7659595fb2=>part 1 PA [0]0x7659595fb2 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7659595fb2=>part 1 PA [0]0x7659595fb2 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7659595fb2=>part 1 PA [0]0x7659595fb2 size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateBranchPageRequest} exception type: InstructionPageFault exception name: InstructionPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x9a04
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7659595fb2=>part 1 PA [0]0x7659595fb2 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007659595fb2 mem-ID=0 size=2 element-size=2 type=Data data=049a
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7659595fb2 end_addr=0x7659595fb3
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x765959e9de=>part 1 PA [0]0x765959e9de size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x765959e9de=>part 1 PA [0]0x765959e9de size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x765959e9de=>part 1 PA [0]0x765959e9de size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x2eee
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x765959e9de=>part 1 PA [0]0x765959e9de size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000765959e9de mem-ID=0 size=2 element-size=2 type=Data data=ee2e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x765959e9de end_addr=0x765959e9df
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x765959ef28=>part 1 PA [0]0x765959ef28 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x765959ef28=>part 1 PA [0]0x765959ef28 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x765959ef28=>part 1 PA [0]0x765959ef28 size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0xdca6
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x765959ef28=>part 1 PA [0]0x765959ef28 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000765959ef28 mem-ID=0 size=2 element-size=2 type=Data data=a6dc
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x765959ef28 end_addr=0x765959ef29
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x765959f41e=>part 1 PA [0]0x765959f41e size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x765959f41e=>part 1 PA [0]0x765959f41e size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x765959f41e=>part 1 PA [0]0x765959f41e size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateBranchPageRequest} exception type: InstructionPageFault exception name: InstructionPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x730c
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x765959f41e=>part 1 PA [0]0x765959f41e size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000765959f41e mem-ID=0 size=2 element-size=2 type=Data data=0c73
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x765959f41e end_addr=0x765959f41f
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x765959dfa8=>part 1 PA [0]0x765959dfa8 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x765959dfa8=>part 1 PA [0]0x765959dfa8 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x765959dfa8=>part 1 PA [0]0x765959dfa8 size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x6158
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x765959dfa8=>part 1 PA [0]0x765959dfa8 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000765959dfa8 mem-ID=0 size=2 element-size=2 type=Data data=5861
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x765959dfa8 end_addr=0x765959dfa9
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x765959a210=>part 1 PA [0]0x765959a210 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x765959a210=>part 1 PA [0]0x765959a210 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x765959a210=>part 1 PA [0]0x765959a210 size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x992
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x765959a210=>part 1 PA [0]0x765959a210 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000765959a210 mem-ID=0 size=2 element-size=2 type=Data data=9209
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x765959a210 end_addr=0x765959a211
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x765959c7f0=>part 1 PA [0]0x765959c7f0 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x765959c7f0=>part 1 PA [0]0x765959c7f0 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x765959c7f0=>part 1 PA [0]0x765959c7f0 size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0xaf08
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x765959c7f0=>part 1 PA [0]0x765959c7f0 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000765959c7f0 mem-ID=0 size=2 element-size=2 type=Data data=08af
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x765959c7f0 end_addr=0x765959c7f1
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7659599ca2=>part 1 PA [0]0x7659599ca2 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7659599ca2=>part 1 PA [0]0x7659599ca2 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7659599ca2=>part 1 PA [0]0x7659599ca2 size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x2bf8
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7659599ca2=>part 1 PA [0]0x7659599ca2 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007659599ca2 mem-ID=0 size=2 element-size=2 type=Data data=f82b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7659599ca2 end_addr=0x7659599ca3
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x765959696e=>part 1 PA [0]0x765959696e size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x765959696e=>part 1 PA [0]0x765959696e size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x765959696e=>part 1 PA [0]0x765959696e size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x4962
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x765959696e=>part 1 PA [0]0x765959696e size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000765959696e mem-ID=0 size=2 element-size=2 type=Data data=6249
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x765959696e end_addr=0x765959696f
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x76595a2e3a=>part 1 PA [0]0x76595a2e3a size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x76595a2e3a=>part 1 PA [0]0x76595a2e3a size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x76595a2e3a=>part 1 PA [0]0x76595a2e3a size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0xb656
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x76595a2e3a=>part 1 PA [0]0x76595a2e3a size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000076595a2e3a mem-ID=0 size=2 element-size=2 type=Data data=56b6
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x76595a2e3a end_addr=0x76595a2e3b
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7659596784=>part 1 PA [0]0x7659596784 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7659596784=>part 1 PA [0]0x7659596784 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7659596784=>part 1 PA [0]0x7659596784 size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0xb7e6
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7659596784=>part 1 PA [0]0x7659596784 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007659596784 mem-ID=0 size=2 element-size=2 type=Data data=e6b7
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7659596784 end_addr=0x7659596785
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7659593838=>part 1 PA [0]0x7659593838 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7659593838=>part 1 PA [0]0x7659593838 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7659593838=>part 1 PA [0]0x7659593838 size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x65c0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7659593838=>part 1 PA [0]0x7659593838 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007659593838 mem-ID=0 size=2 element-size=2 type=Data data=c065
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7659593838 end_addr=0x7659593839
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7659598042=>part 1 PA [0]0x7659598042 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7659598042=>part 1 PA [0]0x7659598042 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7659598042=>part 1 PA [0]0x7659598042 size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0xecca
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7659598042=>part 1 PA [0]0x7659598042 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007659598042 mem-ID=0 size=2 element-size=2 type=Data data=caec
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7659598042 end_addr=0x7659598043
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x765959614a=>part 1 PA [0]0x765959614a size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x765959614a=>part 1 PA [0]0x765959614a size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x765959614a=>part 1 PA [0]0x765959614a size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x765959614a=>part 1 PA [0]0x765959614a size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000765959614a mem-ID=0 size=2 element-size=2 type=Data data=8b1f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x765959614a end_addr=0x765959614b
[notice]Committing instruction "VLOXEI16.V v23, x7, v26, Unmasked" at 0x80011f60=>[0]0x80011f60 (0xfa3db87) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011f60 mem-ID=0 size=4 element-size=4 type=Instruction data=87dba30f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011f60 end_addr=0x80011f63
[info]current source entropy:7, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011f64
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v23_0 value 0x2eee9a04a5fc9d90, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v23_1 value 0x9926158730cdca6, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v23_2 value 0xb65649622bf8af08, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v23_3 value 0x1f8becca65c0b7e6, mask 0xffffffffffffffff
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : RegisterReservation
[info]{RegisterReserver::UnreserveRegister} Unreserve register: v26, access: Write, reserve type: User
[info]{GenSequenceAgent::RegisterReservation} register reservation do? 0 reg v26 attrs Write is reserved? 0
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : RegisterReservation
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x7, access: Write, reserve type: User
[info]{GenSequenceAgent::RegisterReservation} register reservation do? 0 reg x7 attrs Write is reserved? 0
[notice]GenQueryAgent::HandleQuery : InstructionRecord
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 6
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 9
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[info]{GenVirtualMemoryRequest::AddDetail} Size : 0x200 : GenVaRequest
[info]{GenVirtualMemoryRequest::AddDetail} Align : 0x8 : GenVaRequest
[info]{GenVirtualMemoryRequest::AddDetail} Type : D : GenVaRequest
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[notice]Generating: VSUXEI64.V##RISCV
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[debug]choice tree name: Data alignment choice name: Aligned set weight: 50
[debug]choice tree name: Data alignment choice name: Unaligned set weight: 14
[info] opname=vs3
[info]Operand vs3 No Dependency constraint
[info] opname=vm
[info] opname=LoadStore-rs1-vs2
[notice]Skipping: VSUXEI64.V##RISCV with operand error: Operand "LoadStore-rs1-vs2" failed to generate no-preamble
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 6
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 9
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]Generating: VSOXEI32.V##RISCV
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[debug]choice tree name: Data alignment choice name: Aligned set weight: 50
[debug]choice tree name: Data alignment choice name: Unaligned set weight: 14
[info] opname=vs3
[info]Operand vs3 No Dependency constraint
[info] opname=vm
[info] opname=LoadStore-rs1-vs2
[notice]Operand : LoadStore-rs1-vs2 mask 0x0 value 0x0
[info]Operand rs1 No Dependency constraint
[info]Operand vs2 No Dependency constraint
[notice]{VectorIndexedLoadStoreOperand::GenerateWithPreamble} generated target address 0x56d9876354 alignment 2 data size 2 base value 0x55efbad4eb
[info]{AddressingOperand::Generate} generated with preamble
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} preventing all data page faults.
[notice]{DataBlock::Setup} generate data block start address...0x2a654ae880 with size:64 and align:64
[notice]{DataBlock::Setup} allocate memory for value:0xe9cc8e69 size:0x4 Big endian:0x0 to memory:0x2a654ae880 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000002a654ae880 mem-ID=0 size=4 element-size=4 type=Data data=698ecce9
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2a654ae880 end_addr=0x2a654ae883
[notice]{DataBlock::Setup} allocate memory for value:0x4def0a2b size:0x4 Big endian:0x0 to memory:0x2a654ae884 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000002a654ae884 mem-ID=0 size=4 element-size=4 type=Data data=2b0aef4d
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2a654ae884 end_addr=0x2a654ae887
[notice]{DataBlock::Setup} allocate memory for value:0xdb94d91b size:0x4 Big endian:0x0 to memory:0x2a654ae888 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000002a654ae888 mem-ID=0 size=4 element-size=4 type=Data data=1bd994db
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2a654ae888 end_addr=0x2a654ae88b
[notice]{DataBlock::Setup} allocate memory for value:0xea5f501b size:0x4 Big endian:0x0 to memory:0x2a654ae88c bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000002a654ae88c mem-ID=0 size=4 element-size=4 type=Data data=1b505fea
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2a654ae88c end_addr=0x2a654ae88f
[notice]{DataBlock::Setup} allocate memory for value:0xa3640be9 size:0x4 Big endian:0x0 to memory:0x2a654ae890 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000002a654ae890 mem-ID=0 size=4 element-size=4 type=Data data=e90b64a3
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2a654ae890 end_addr=0x2a654ae893
[notice]{DataBlock::Setup} allocate memory for value:0x1d3fa835 size:0x4 Big endian:0x0 to memory:0x2a654ae894 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000002a654ae894 mem-ID=0 size=4 element-size=4 type=Data data=35a83f1d
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2a654ae894 end_addr=0x2a654ae897
[notice]{DataBlock::Setup} allocate memory for value:0x5561959b size:0x4 Big endian:0x0 to memory:0x2a654ae898 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000002a654ae898 mem-ID=0 size=4 element-size=4 type=Data data=9b956155
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2a654ae898 end_addr=0x2a654ae89b
[notice]{DataBlock::Setup} allocate memory for value:0x2684b0fb size:0x4 Big endian:0x0 to memory:0x2a654ae89c bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000002a654ae89c mem-ID=0 size=4 element-size=4 type=Data data=fbb08426
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2a654ae89c end_addr=0x2a654ae89f
[notice]{DataBlock::Setup} allocate memory for value:0xd16e5ec9 size:0x4 Big endian:0x0 to memory:0x2a654ae8a0 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000002a654ae8a0 mem-ID=0 size=4 element-size=4 type=Data data=c95e6ed1
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2a654ae8a0 end_addr=0x2a654ae8a3
[notice]{DataBlock::Setup} allocate memory for value:0x25ea4d3f size:0x4 Big endian:0x0 to memory:0x2a654ae8a4 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000002a654ae8a4 mem-ID=0 size=4 element-size=4 type=Data data=3f4dea25
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2a654ae8a4 end_addr=0x2a654ae8a7
[notice]{DataBlock::Setup} allocate memory for value:0x2c8634f3 size:0x4 Big endian:0x0 to memory:0x2a654ae8a8 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000002a654ae8a8 mem-ID=0 size=4 element-size=4 type=Data data=f334862c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2a654ae8a8 end_addr=0x2a654ae8ab
[notice]{DataBlock::Setup} allocate memory for value:0xbfa7ebfd size:0x4 Big endian:0x0 to memory:0x2a654ae8ac bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000002a654ae8ac mem-ID=0 size=4 element-size=4 type=Data data=fdeba7bf
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2a654ae8ac end_addr=0x2a654ae8af
[notice]{DataBlock::Setup} allocate memory for value:0x7540dc8f size:0x4 Big endian:0x0 to memory:0x2a654ae8b0 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000002a654ae8b0 mem-ID=0 size=4 element-size=4 type=Data data=8fdc4075
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2a654ae8b0 end_addr=0x2a654ae8b3
[notice]{DataBlock::Setup} allocate memory for value:0x10db69fb size:0x4 Big endian:0x0 to memory:0x2a654ae8b4 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000002a654ae8b4 mem-ID=0 size=4 element-size=4 type=Data data=fb69db10
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2a654ae8b4 end_addr=0x2a654ae8b7
[notice]{DataBlock::Setup} allocate memory for value:0x547c1423 size:0x4 Big endian:0x0 to memory:0x2a654ae8b8 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000002a654ae8b8 mem-ID=0 size=4 element-size=4 type=Data data=23147c54
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2a654ae8b8 end_addr=0x2a654ae8bb
[notice]{DataBlock::Setup} allocate memory for value:0x45730a59 size:0x4 Big endian:0x0 to memory:0x2a654ae8bc bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000002a654ae8bc mem-ID=0 size=4 element-size=4 type=Data data=590a7345
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2a654ae8bc end_addr=0x2a654ae8bf
[notice]{DataBlock::Clear} data units are cleared!
[info]{RegisterReserver::ReserveRegister} Reserving register: v10, access: Write, reserve type: User
[info]{Generator::AddLoadRegisterAmbleRequests} register v10 should be reserved now: 1
[info]{RegisterReserver::ReserveRegister} Reserving register: x26, access: Write, reserve type: User
[info]{Generator::AddLoadRegisterAmbleRequests} register x26 should be reserved now: 1
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x2a65 value 0x2a65
[info] opname=rd
[notice]Committing instruction "LUI x17, 10853" at 0x80011f64=>[0]0x80011f64 (0x2a658b7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011f64 mem-ID=0 size=4 element-size=4 type=Instruction data=b758a602
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011f64 end_addr=0x80011f67
[info]current dest entropy:1, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x17 value 0x2a65000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011f68
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x4af value 0x4af
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x17, x17, 1199" at 0x80011f68=>[0]0x80011f68 (0x4af8889b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011f68 mem-ID=0 size=4 element-size=4 type=Instruction data=9b88f84a
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011f68 end_addr=0x80011f6b
[notice]retire source stage: 6, access: 0x9, size: 1, type: 0
[info]current source entropy:7, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x17 value 0x2a654af, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011f6c
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x17, x17, 0xc" at 0x80011f6c=>[0]0x80011f6c (0xc89893) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011f6c mem-ID=0 size=4 element-size=4 type=Instruction data=9398c800
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011f6c end_addr=0x80011f6f
[info]current source entropy:7, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x17 value 0x2a654af000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011f70
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x880 value 0x880
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x17, x17, -1920" at 0x80011f70=>[0]0x80011f70 (0x88088893) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011f70 mem-ID=0 size=4 element-size=4 type=Instruction data=93880888
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011f70 end_addr=0x80011f73
[info]current source entropy:7, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x17 value 0x2a654ae880, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011f74
[notice]Generating: VL1RE8.V##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[debug]choice tree name: Data alignment choice name: Aligned set weight: 50
[debug]choice tree name: Data alignment choice name: Unaligned set weight: 14
[info]constraint already forced, ignore reservation check
[info] opname=vd
[info] opname=LoadStore-rs1
[notice]Operand : LoadStore-rs1 mask 0x0 value 0x0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x0=>part 1 PA [0]0x0 size=1, part 2 PA [0]0x0 size=0
[notice]Committing instruction "VL1RE8.V v10, x17" at 0x80011f74=>[0]0x80011f74 (0x2888507) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011f74 mem-ID=0 size=4 element-size=4 type=Instruction data=07858802
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011f74 end_addr=0x80011f77
[info]current source entropy:7, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011f78
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v10_0 value 0x4def0a2be9cc8e69, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v10_1 value 0xea5f501bdb94d91b, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v10_2 value 0x1d3fa835a3640be9, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v10_3 value 0x2684b0fb5561959b, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v10_4 value 0x25ea4d3fd16e5ec9, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v10_5 value 0xbfa7ebfd2c8634f3, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v10_6 value 0x10db69fb7540dc8f, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v10_7 value 0x45730a59547c1423, mask 0xffffffffffffffff
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x55f0 value 0x55f0
[info] opname=rd
[notice]Committing instruction "LUI x26, 22000" at 0x80011f78=>[0]0x80011f78 (0x55f0d37) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011f78 mem-ID=0 size=4 element-size=4 type=Instruction data=370d5f05
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011f78 end_addr=0x80011f7b
[info]current dest entropy:1, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x26 value 0x55f0000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011f7c
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xbad value 0xbad
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x26, x26, -1107" at 0x80011f7c=>[0]0x80011f7c (0xbadd0d1b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011f7c mem-ID=0 size=4 element-size=4 type=Instruction data=1b0dddba
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011f7c end_addr=0x80011f7f
[notice]retire source stage: b, access: 0x14, size: 1, type: 0
[info]current source entropy:7, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x26 value 0x55efbad, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011f80
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x26, x26, 0xc" at 0x80011f80=>[0]0x80011f80 (0xcd1d13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011f80 mem-ID=0 size=4 element-size=4 type=Instruction data=131dcd00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011f80 end_addr=0x80011f83
[info]current source entropy:7, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x26 value 0x55efbad000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011f84
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x4eb value 0x4eb
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x26, x26, 1259" at 0x80011f84=>[0]0x80011f84 (0x4ebd0d13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011f84 mem-ID=0 size=4 element-size=4 type=Instruction data=130dbd4e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011f84 end_addr=0x80011f87
[info]current source entropy:7, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x26 value 0x55efbad4eb, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011f88
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : CommitInstruction
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x56d9876354=>part 1 PA [0]0x56d9876354 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x56d9876354=>part 1 PA [0]0x56d9876354 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x56d9876354=>part 1 PA [0]0x56d9876354 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x56d9876354=>part 1 PA [0]0x56d9876354 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000056d9876354 mem-ID=0 size=2 element-size=2 type=Data data=335d
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x56d9876354 end_addr=0x56d9876355
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x563da9df16=>part 1 PA [0]0x563da9df16 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x563da9df16=>part 1 PA [0]0x563da9df16 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x563da9df16=>part 1 PA [0]0x563da9df16 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x563da9df16=>part 1 PA [0]0x563da9df16 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000563da9df16 mem-ID=0 size=2 element-size=2 type=Data data=795d
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x563da9df16 end_addr=0x563da9df17
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x56cb4fae06=>part 1 PA [0]0x56cb4fae06 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x56cb4fae06=>part 1 PA [0]0x56cb4fae06 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x56cb4fae06=>part 1 PA [0]0x56cb4fae06 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x56cb4fae06=>part 1 PA [0]0x56cb4fae06 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000056cb4fae06 mem-ID=0 size=2 element-size=2 type=Data data=6f31
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x56cb4fae06 end_addr=0x56cb4fae07
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x56da1a2506=>part 1 PA [0]0x56da1a2506 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x56da1a2506=>part 1 PA [0]0x56da1a2506 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x56da1a2506=>part 1 PA [0]0x56da1a2506 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x56da1a2506=>part 1 PA [0]0x56da1a2506 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000056da1a2506 mem-ID=0 size=2 element-size=2 type=Data data=cf66
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x56da1a2506 end_addr=0x56da1a2507
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x56931ee0d4=>part 1 PA [0]0x56931ee0d4 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x56931ee0d4=>part 1 PA [0]0x56931ee0d4 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x56931ee0d4=>part 1 PA [0]0x56931ee0d4 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x56931ee0d4=>part 1 PA [0]0x56931ee0d4 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000056931ee0d4 mem-ID=0 size=2 element-size=2 type=Data data=f726
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x56931ee0d4 end_addr=0x56931ee0d5
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x560cfa7d20=>part 1 PA [0]0x560cfa7d20 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x560cfa7d20=>part 1 PA [0]0x560cfa7d20 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x560cfa7d20=>part 1 PA [0]0x560cfa7d20 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x560cfa7d20=>part 1 PA [0]0x560cfa7d20 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000560cfa7d20 mem-ID=0 size=2 element-size=2 type=Data data=a929
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x560cfa7d20 end_addr=0x560cfa7d21
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x56451c6a86=>part 1 PA [0]0x56451c6a86 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x56451c6a86=>part 1 PA [0]0x56451c6a86 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x56451c6a86=>part 1 PA [0]0x56451c6a86 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x56451c6a86=>part 1 PA [0]0x56451c6a86 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000056451c6a86 mem-ID=0 size=2 element-size=2 type=Data data=51d9
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x56451c6a86 end_addr=0x56451c6a87
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x56163f85e6=>part 1 PA [0]0x56163f85e6 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x56163f85e6=>part 1 PA [0]0x56163f85e6 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x56163f85e6=>part 1 PA [0]0x56163f85e6 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x56163f85e6=>part 1 PA [0]0x56163f85e6 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000056163f85e6 mem-ID=0 size=2 element-size=2 type=Data data=2597
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x56163f85e6 end_addr=0x56163f85e7
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x56c12933b4=>part 1 PA [0]0x56c12933b4 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x56c12933b4=>part 1 PA [0]0x56c12933b4 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x56c12933b4=>part 1 PA [0]0x56c12933b4 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x56c12933b4=>part 1 PA [0]0x56c12933b4 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000056c12933b4 mem-ID=0 size=2 element-size=2 type=Data data=bc9d
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x56c12933b4 end_addr=0x56c12933b5
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5615a5222a=>part 1 PA [0]0x5615a5222a size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5615a5222a=>part 1 PA [0]0x5615a5222a size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5615a5222a=>part 1 PA [0]0x5615a5222a size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5615a5222a=>part 1 PA [0]0x5615a5222a size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000005615a5222a mem-ID=0 size=2 element-size=2 type=Data data=fdca
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5615a5222a end_addr=0x5615a5222b
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x561c4109de=>part 1 PA [0]0x561c4109de size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x561c4109de=>part 1 PA [0]0x561c4109de size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x561c4109de=>part 1 PA [0]0x561c4109de size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x561c4109de=>part 1 PA [0]0x561c4109de size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000561c4109de mem-ID=0 size=2 element-size=2 type=Data data=59ac
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x561c4109de end_addr=0x561c4109df
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x56af62c0e8=>part 1 PA [0]0x56af62c0e8 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x56af62c0e8=>part 1 PA [0]0x56af62c0e8 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x56af62c0e8=>part 1 PA [0]0x56af62c0e8 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x56af62c0e8=>part 1 PA [0]0x56af62c0e8 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000056af62c0e8 mem-ID=0 size=2 element-size=2 type=Data data=52f1
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x56af62c0e8 end_addr=0x56af62c0e9
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5664fbb17a=>part 1 PA [0]0x5664fbb17a size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5664fbb17a=>part 1 PA [0]0x5664fbb17a size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5664fbb17a=>part 1 PA [0]0x5664fbb17a size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5664fbb17a=>part 1 PA [0]0x5664fbb17a size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000005664fbb17a mem-ID=0 size=2 element-size=2 type=Data data=28fe
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5664fbb17a end_addr=0x5664fbb17b
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5600963ee6=>part 1 PA [0]0x5600963ee6 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5600963ee6=>part 1 PA [0]0x5600963ee6 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5600963ee6=>part 1 PA [0]0x5600963ee6 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5600963ee6=>part 1 PA [0]0x5600963ee6 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000005600963ee6 mem-ID=0 size=2 element-size=2 type=Data data=587c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5600963ee6 end_addr=0x5600963ee7
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x564436e90e=>part 1 PA [0]0x564436e90e size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x564436e90e=>part 1 PA [0]0x564436e90e size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x564436e90e=>part 1 PA [0]0x564436e90e size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x564436e90e=>part 1 PA [0]0x564436e90e size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000564436e90e mem-ID=0 size=2 element-size=2 type=Data data=e424
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x564436e90e end_addr=0x564436e90f
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x56352ddf44=>part 1 PA [0]0x56352ddf44 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x56352ddf44=>part 1 PA [0]0x56352ddf44 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x56352ddf44=>part 1 PA [0]0x56352ddf44 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x56352ddf44=>part 1 PA [0]0x56352ddf44 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000056352ddf44 mem-ID=0 size=2 element-size=2 type=Data data=c402
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x56352ddf44 end_addr=0x56352ddf45
[notice]Committing instruction "VSOXEI32.V v13, x26, v10, Vector result" at 0x80011f88=>[0]0x80011f88 (0xcad66a7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011f88 mem-ID=0 size=4 element-size=4 type=Instruction data=a766ad0c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011f88 end_addr=0x80011f8b
[info]current source entropy:7, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011f8c
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x56d9876354
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x56cb4fae06
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x56931ee0d4
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x56451c6a86
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x561c4109de
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x56af62c0e8
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : RegisterReservation
[info]{RegisterReserver::UnreserveRegister} Unreserve register: v10, access: Write, reserve type: User
[info]{GenSequenceAgent::RegisterReservation} register reservation do? 0 reg v10 attrs Write is reserved? 0
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : RegisterReservation
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x26, access: Write, reserve type: User
[info]{GenSequenceAgent::RegisterReservation} register reservation do? 0 reg x26 attrs Write is reserved? 0
[notice]GenQueryAgent::HandleQuery : InstructionRecord
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 6
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 9
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]Generating: VLOXEI64.V##RISCV
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[debug]choice tree name: Data alignment choice name: Aligned set weight: 50
[debug]choice tree name: Data alignment choice name: Unaligned set weight: 14
[info] opname=vd
[info]Operand vd No Dependency constraint
[info] opname=vm
[info] opname=LoadStore-rs1-vs2
[notice]Operand : LoadStore-rs1-vs2 mask 0x0 value 0x0
[info]Operand rs1 No Dependency constraint
[info]Operand vs2 No Dependency constraint
[notice]{VectorIndexedLoadStoreOperand::GenerateWithPreamble} generated target address 0x3ce6c51896 alignment 2 data size 2 base value 0x103d7e890eb3f767
[info]{AddressingOperand::Generate} generated with preamble
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} preventing all data page faults.
[notice]{DataBlock::Setup} generate data block start address...0x1b07e314c0 with size:64 and align:64
[notice]{DataBlock::Setup} allocate memory for value:0xefc281b3d811212f size:0x8 Big endian:0x0 to memory:0x1b07e314c0 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001b07e314c0 mem-ID=0 size=8 element-size=8 type=Data data=2f2111d8b381c2ef
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1b07e314c0 end_addr=0x1b07e314c7
[notice]{DataBlock::Setup} allocate memory for value:0xefc2818efb430bf5 size:0x8 Big endian:0x0 to memory:0x1b07e314c8 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001b07e314c8 mem-ID=0 size=8 element-size=8 type=Data data=f50b43fb8e81c2ef
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1b07e314c8 end_addr=0x1b07e314cf
[notice]{DataBlock::Setup} allocate memory for value:0xefc281a23e16031d size:0x8 Big endian:0x0 to memory:0x1b07e314d0 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001b07e314d0 mem-ID=0 size=8 element-size=8 type=Data data=1d03163ea281c2ef
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1b07e314d0 end_addr=0x1b07e314d7
[notice]{DataBlock::Setup} allocate memory for value:0xefc2819e7e824e51 size:0x8 Big endian:0x0 to memory:0x1b07e314d8 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001b07e314d8 mem-ID=0 size=8 element-size=8 type=Data data=514e827e9e81c2ef
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1b07e314d8 end_addr=0x1b07e314df
[notice]{DataBlock::Setup} allocate memory for value:0xefc281db6e00503f size:0x8 Big endian:0x0 to memory:0x1b07e314e0 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001b07e314e0 mem-ID=0 size=8 element-size=8 type=Data data=3f50006edb81c2ef
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1b07e314e0 end_addr=0x1b07e314e7
[notice]{DataBlock::Setup} allocate memory for value:0xefc2818391eea733 size:0x8 Big endian:0x0 to memory:0x1b07e314e8 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001b07e314e8 mem-ID=0 size=8 element-size=8 type=Data data=33a7ee918381c2ef
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1b07e314e8 end_addr=0x1b07e314ef
[notice]{DataBlock::Setup} allocate memory for value:0xefc281c36b21850b size:0x8 Big endian:0x0 to memory:0x1b07e314f0 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001b07e314f0 mem-ID=0 size=8 element-size=8 type=Data data=0b85216bc381c2ef
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1b07e314f0 end_addr=0x1b07e314f7
[notice]{DataBlock::Setup} allocate memory for value:0xefc281a04ff7dde5 size:0x8 Big endian:0x0 to memory:0x1b07e314f8 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001b07e314f8 mem-ID=0 size=8 element-size=8 type=Data data=e5ddf74fa081c2ef
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1b07e314f8 end_addr=0x1b07e314ff
[notice]{DataBlock::Clear} data units are cleared!
[info]{RegisterReserver::ReserveRegister} Reserving register: v22, access: Write, reserve type: User
[info]{Generator::AddLoadRegisterAmbleRequests} register v22 should be reserved now: 1
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} preventing all data page faults.
[notice]{DataBlock::Setup} generate data block start address...0x5c55942e00 with size:64 and align:64
[notice]{DataBlock::Setup} allocate memory for value:0xefc281be302875ff size:0x8 Big endian:0x0 to memory:0x5c55942e00 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000005c55942e00 mem-ID=0 size=8 element-size=8 type=Data data=ff752830be81c2ef
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5c55942e00 end_addr=0x5c55942e07
[notice]{DataBlock::Setup} allocate memory for value:0xefc2818326d36f3d size:0x8 Big endian:0x0 to memory:0x5c55942e08 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000005c55942e08 mem-ID=0 size=8 element-size=8 type=Data data=3d6fd3268381c2ef
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5c55942e08 end_addr=0x5c55942e0f
[notice]{DataBlock::Setup} allocate memory for value:0xefc281b47e268cb5 size:0x8 Big endian:0x0 to memory:0x5c55942e10 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000005c55942e10 mem-ID=0 size=8 element-size=8 type=Data data=b58c267eb481c2ef
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5c55942e10 end_addr=0x5c55942e17
[notice]{DataBlock::Setup} allocate memory for value:0xefc281e36fb19b83 size:0x8 Big endian:0x0 to memory:0x5c55942e18 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000005c55942e18 mem-ID=0 size=8 element-size=8 type=Data data=839bb16fe381c2ef
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5c55942e18 end_addr=0x5c55942e1f
[notice]{DataBlock::Setup} allocate memory for value:0xefc281bf8c92480f size:0x8 Big endian:0x0 to memory:0x5c55942e20 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000005c55942e20 mem-ID=0 size=8 element-size=8 type=Data data=0f48928cbf81c2ef
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5c55942e20 end_addr=0x5c55942e27
[notice]{DataBlock::Setup} allocate memory for value:0xefc281bf59fadaf3 size:0x8 Big endian:0x0 to memory:0x5c55942e28 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000005c55942e28 mem-ID=0 size=8 element-size=8 type=Data data=f3dafa59bf81c2ef
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5c55942e28 end_addr=0x5c55942e2f
[notice]{DataBlock::Setup} allocate memory for value:0xefc2817f33868c09 size:0x8 Big endian:0x0 to memory:0x5c55942e30 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000005c55942e30 mem-ID=0 size=8 element-size=8 type=Data data=098c86337f81c2ef
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5c55942e30 end_addr=0x5c55942e37
[notice]{DataBlock::Setup} allocate memory for value:0xefc281e4099e4fbd size:0x8 Big endian:0x0 to memory:0x5c55942e38 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000005c55942e38 mem-ID=0 size=8 element-size=8 type=Data data=bd4f9e09e481c2ef
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5c55942e38 end_addr=0x5c55942e3f
[notice]{DataBlock::Clear} data units are cleared!
[info]{RegisterReserver::ReserveRegister} Reserving register: v23, access: Write, reserve type: User
[info]{Generator::AddLoadRegisterAmbleRequests} register v23 should be reserved now: 1
[info]{RegisterReserver::ReserveRegister} Reserving register: x25, access: Write, reserve type: User
[info]{Generator::AddLoadRegisterAmbleRequests} register x25 should be reserved now: 1
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x1b08 value 0x1b08
[info] opname=rd
[notice]Committing instruction "LUI x6, 6920" at 0x80011f8c=>[0]0x80011f8c (0x1b08337) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011f8c mem-ID=0 size=4 element-size=4 type=Instruction data=3783b001
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011f8c end_addr=0x80011f8f
[info]current dest entropy:1, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x6 value 0x1b08000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011f90
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xe31 value 0xe31
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x6, x6, -463" at 0x80011f90=>[0]0x80011f90 (0xe313031b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011f90 mem-ID=0 size=4 element-size=4 type=Instruction data=1b0313e3
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011f90 end_addr=0x80011f93
[notice]retire source stage: 10, access: 0x2, size: 1, type: 0
[info]current source entropy:7, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x6 value 0x1b07e31, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011f94
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x6, x6, 0xc" at 0x80011f94=>[0]0x80011f94 (0xc31313) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011f94 mem-ID=0 size=4 element-size=4 type=Instruction data=1313c300
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011f94 end_addr=0x80011f97
[info]current source entropy:7, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x6 value 0x1b07e31000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011f98
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x4c0 value 0x4c0
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x6, x6, 1216" at 0x80011f98=>[0]0x80011f98 (0x4c030313) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011f98 mem-ID=0 size=4 element-size=4 type=Instruction data=1303034c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011f98 end_addr=0x80011f9b
[info]current source entropy:7, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x6 value 0x1b07e314c0, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011f9c
[notice]Generating: VL1RE8.V##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[debug]choice tree name: Data alignment choice name: Aligned set weight: 50
[debug]choice tree name: Data alignment choice name: Unaligned set weight: 14
[info]constraint already forced, ignore reservation check
[info] opname=vd
[info] opname=LoadStore-rs1
[notice]Operand : LoadStore-rs1 mask 0x0 value 0x0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x0=>part 1 PA [0]0x0 size=1, part 2 PA [0]0x0 size=0
[notice]Committing instruction "VL1RE8.V v22, x6" at 0x80011f9c=>[0]0x80011f9c (0x2830b07) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011f9c mem-ID=0 size=4 element-size=4 type=Instruction data=070b8302
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011f9c end_addr=0x80011f9f
[info]current source entropy:7, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011fa0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v22_0 value 0xefc281b3d811212f, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v22_1 value 0xefc2818efb430bf5, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v22_2 value 0xefc281a23e16031d, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v22_3 value 0xefc2819e7e824e51, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v22_4 value 0xefc281db6e00503f, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v22_5 value 0xefc2818391eea733, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v22_6 value 0xefc281c36b21850b, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v22_7 value 0xefc281a04ff7dde5, mask 0xffffffffffffffff
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x5c56 value 0x5c56
[info] opname=rd
[notice]Committing instruction "LUI x29, 23638" at 0x80011fa0=>[0]0x80011fa0 (0x5c56eb7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011fa0 mem-ID=0 size=4 element-size=4 type=Instruction data=b76ec505
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011fa0 end_addr=0x80011fa3
[info]current dest entropy:1, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x29 value 0x5c56000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011fa4
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x943 value 0x943
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x29, x29, -1725" at 0x80011fa4=>[0]0x80011fa4 (0x943e8e9b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011fa4 mem-ID=0 size=4 element-size=4 type=Instruction data=9b8e3e94
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011fa4 end_addr=0x80011fa7
[info]current source entropy:8, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x29 value 0x5c55943, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011fa8
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x29, x29, 0xc" at 0x80011fa8=>[0]0x80011fa8 (0xce9e93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011fa8 mem-ID=0 size=4 element-size=4 type=Instruction data=939ece00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011fa8 end_addr=0x80011fab
[info]current source entropy:8, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x29 value 0x5c55943000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011fac
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xe00 value 0xe00
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x29, x29, -512" at 0x80011fac=>[0]0x80011fac (0xe00e8e93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011fac mem-ID=0 size=4 element-size=4 type=Instruction data=938e0ee0
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011fac end_addr=0x80011faf
[info]current source entropy:8, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x29 value 0x5c55942e00, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011fb0
[notice]Generating: VL1RE8.V##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[debug]choice tree name: Data alignment choice name: Aligned set weight: 50
[debug]choice tree name: Data alignment choice name: Unaligned set weight: 14
[info]constraint already forced, ignore reservation check
[info] opname=vd
[info] opname=LoadStore-rs1
[notice]Operand : LoadStore-rs1 mask 0x0 value 0x0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x0=>part 1 PA [0]0x0 size=1, part 2 PA [0]0x0 size=0
[notice]Committing instruction "VL1RE8.V v23, x29" at 0x80011fb0=>[0]0x80011fb0 (0x28e8b87) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011fb0 mem-ID=0 size=4 element-size=4 type=Instruction data=878b8e02
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011fb0 end_addr=0x80011fb3
[info]current source entropy:8, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011fb4
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v23_0 value 0xefc281be302875ff, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v23_1 value 0xefc2818326d36f3d, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v23_2 value 0xefc281b47e268cb5, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v23_3 value 0xefc281e36fb19b83, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v23_4 value 0xefc281bf8c92480f, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v23_5 value 0xefc281bf59fadaf3, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v23_6 value 0xefc2817f33868c09, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v23_7 value 0xefc281e4099e4fbd, mask 0xffffffffffffffff
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x103d value 0x103d
[info] opname=rd
[notice]Committing instruction "LUI x25, 4157" at 0x80011fb4=>[0]0x80011fb4 (0x103dcb7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011fb4 mem-ID=0 size=4 element-size=4 type=Instruction data=b7dc0301
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011fb4 end_addr=0x80011fb7
[notice]retire source stage: 19, access: 0x19, size: 1, type: 0
[info]current dest entropy:1, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x25 value 0x103d000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011fb8
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x7e9 value 0x7e9
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x25, x25, 2025" at 0x80011fb8=>[0]0x80011fb8 (0x7e9c8c9b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011fb8 mem-ID=0 size=4 element-size=4 type=Instruction data=9b8c9c7e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011fb8 end_addr=0x80011fbb
[notice]retire source stage: 1a, access: 0x4, size: 1, type: 0
[info]current source entropy:7, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x25 value 0x103d7e9, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011fbc
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x25, x25, 0xc" at 0x80011fbc=>[0]0x80011fbc (0xcc9c93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011fbc mem-ID=0 size=4 element-size=4 type=Instruction data=939ccc00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011fbc end_addr=0x80011fbf
[info]current source entropy:7, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x25 value 0x103d7e9000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011fc0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x90f value 0x90f
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x25, x25, -1777" at 0x80011fc0=>[0]0x80011fc0 (0x90fc8c93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011fc0 mem-ID=0 size=4 element-size=4 type=Instruction data=938cfc90
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011fc0 end_addr=0x80011fc3
[info]current source entropy:7, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x25 value 0x103d7e890f, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011fc4
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x25, x25, 0xc" at 0x80011fc4=>[0]0x80011fc4 (0xcc9c93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011fc4 mem-ID=0 size=4 element-size=4 type=Instruction data=939ccc00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011fc4 end_addr=0x80011fc7
[info]current source entropy:7, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x25 value 0x103d7e890f000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011fc8
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xb3f value 0xb3f
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x25, x25, -1217" at 0x80011fc8=>[0]0x80011fc8 (0xb3fc8c93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011fc8 mem-ID=0 size=4 element-size=4 type=Instruction data=938cfcb3
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011fc8 end_addr=0x80011fcb
[info]current source entropy:7, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x25 value 0x103d7e890eb3f, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011fcc
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x25, x25, 0xc" at 0x80011fcc=>[0]0x80011fcc (0xcc9c93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011fcc mem-ID=0 size=4 element-size=4 type=Instruction data=939ccc00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011fcc end_addr=0x80011fcf
[notice]retire source stage: 1f, access: 0x3, size: 1, type: 0
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x25 value 0x103d7e890eb3f000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011fd0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x767 value 0x767
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x25, x25, 1895" at 0x80011fd0=>[0]0x80011fd0 (0x767c8c93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011fd0 mem-ID=0 size=4 element-size=4 type=Instruction data=938c7c76
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011fd0 end_addr=0x80011fd3
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x25 value 0x103d7e890eb3f767, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011fd4
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : CommitInstruction
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3ce6c51896=>part 1 PA [0]0x3ce6c51896 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3ce6c51896=>part 1 PA [0]0x3ce6c51896 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3ce6c51896=>part 1 PA [0]0x3ce6c51896 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3ce6c51896=>part 1 PA [0]0x3ce6c51896 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000003ce6c51896 mem-ID=0 size=2 element-size=2 type=Data data=6db1
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3ce6c51896 end_addr=0x3ce6c51897
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1809f7035c=>part 1 PA [0]0x1809f7035c size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1809f7035c=>part 1 PA [0]0x1809f7035c size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1809f7035c=>part 1 PA [0]0x1809f7035c size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1809f7035c=>part 1 PA [0]0x1809f7035c size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001809f7035c mem-ID=0 size=2 element-size=2 type=Data data=4d72
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1809f7035c end_addr=0x1809f7035d
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2b4cc9fa84=>part 1 PA [0]0x2b4cc9fa84 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2b4cc9fa84=>part 1 PA [0]0x2b4cc9fa84 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2b4cc9fa84=>part 1 PA [0]0x2b4cc9fa84 size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x60e8
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2b4cc9fa84=>part 1 PA [0]0x2b4cc9fa84 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000002b4cc9fa84 mem-ID=0 size=2 element-size=2 type=Data data=e860
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2b4cc9fa84 end_addr=0x2b4cc9fa85
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x278d3645b8=>part 1 PA [0]0x278d3645b8 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x278d3645b8=>part 1 PA [0]0x278d3645b8 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x278d3645b8=>part 1 PA [0]0x278d3645b8 size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0xb13c
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x278d3645b8=>part 1 PA [0]0x278d3645b8 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000278d3645b8 mem-ID=0 size=2 element-size=2 type=Data data=3cb1
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x278d3645b8 end_addr=0x278d3645b9
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x647cb447a6=>part 1 PA [0]0x647cb447a6 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x647cb447a6=>part 1 PA [0]0x647cb447a6 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x647cb447a6=>part 1 PA [0]0x647cb447a6 size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x5d82
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x647cb447a6=>part 1 PA [0]0x647cb447a6 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000647cb447a6 mem-ID=0 size=2 element-size=2 type=Data data=825d
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x647cb447a6 end_addr=0x647cb447a7
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0xca0a29e9a=>part 1 PA [0]0xca0a29e9a size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0xca0a29e9a=>part 1 PA [0]0xca0a29e9a size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0xca0a29e9a=>part 1 PA [0]0xca0a29e9a size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x8de0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0xca0a29e9a=>part 1 PA [0]0xca0a29e9a size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000000ca0a29e9a mem-ID=0 size=2 element-size=2 type=Data data=e08d
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0xca0a29e9a end_addr=0xca0a29e9b
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4c79d57c72=>part 1 PA [0]0x4c79d57c72 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4c79d57c72=>part 1 PA [0]0x4c79d57c72 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4c79d57c72=>part 1 PA [0]0x4c79d57c72 size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0xba26
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4c79d57c72=>part 1 PA [0]0x4c79d57c72 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000004c79d57c72 mem-ID=0 size=2 element-size=2 type=Data data=26ba
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x4c79d57c72 end_addr=0x4c79d57c73
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x295eabd54c=>part 1 PA [0]0x295eabd54c size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x295eabd54c=>part 1 PA [0]0x295eabd54c size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x295eabd54c=>part 1 PA [0]0x295eabd54c size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateBranchPageRequest} exception type: InstructionPageFault exception name: InstructionPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x38b8
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x295eabd54c=>part 1 PA [0]0x295eabd54c size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000295eabd54c mem-ID=0 size=2 element-size=2 type=Data data=b838
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x295eabd54c end_addr=0x295eabd54d
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x473edc6d66=>part 1 PA [0]0x473edc6d66 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x473edc6d66=>part 1 PA [0]0x473edc6d66 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x473edc6d66=>part 1 PA [0]0x473edc6d66 size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0xe00e
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x473edc6d66=>part 1 PA [0]0x473edc6d66 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000473edc6d66 mem-ID=0 size=2 element-size=2 type=Data data=0ee0
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x473edc6d66 end_addr=0x473edc6d67
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0xc358766a4=>part 1 PA [0]0xc358766a4 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0xc358766a4=>part 1 PA [0]0xc358766a4 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0xc358766a4=>part 1 PA [0]0xc358766a4 size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0xacc2
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0xc358766a4=>part 1 PA [0]0xc358766a4 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000000c358766a4 mem-ID=0 size=2 element-size=2 type=Data data=c2ac
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0xc358766a4 end_addr=0xc358766a5
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3d8cda841c=>part 1 PA [0]0x3d8cda841c size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3d8cda841c=>part 1 PA [0]0x3d8cda841c size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3d8cda841c=>part 1 PA [0]0x3d8cda841c size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0xdfc6
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3d8cda841c=>part 1 PA [0]0x3d8cda841c size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000003d8cda841c mem-ID=0 size=2 element-size=2 type=Data data=c6df
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3d8cda841c end_addr=0x3d8cda841d
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6c7e6592ea=>part 1 PA [0]0x6c7e6592ea size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6c7e6592ea=>part 1 PA [0]0x6c7e6592ea size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6c7e6592ea=>part 1 PA [0]0x6c7e6592ea size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x67a2
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6c7e6592ea=>part 1 PA [0]0x6c7e6592ea size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000006c7e6592ea mem-ID=0 size=2 element-size=2 type=Data data=a267
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6c7e6592ea end_addr=0x6c7e6592eb
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x489b463f76=>part 1 PA [0]0x489b463f76 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x489b463f76=>part 1 PA [0]0x489b463f76 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x489b463f76=>part 1 PA [0]0x489b463f76 size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0xd79c
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x489b463f76=>part 1 PA [0]0x489b463f76 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000489b463f76 mem-ID=0 size=2 element-size=2 type=Data data=9cd7
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x489b463f76 end_addr=0x489b463f77
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4868aed25a=>part 1 PA [0]0x4868aed25a size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4868aed25a=>part 1 PA [0]0x4868aed25a size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4868aed25a=>part 1 PA [0]0x4868aed25a size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x4012
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4868aed25a=>part 1 PA [0]0x4868aed25a size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000004868aed25a mem-ID=0 size=2 element-size=2 type=Data data=1240
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x4868aed25a end_addr=0x4868aed25b
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x8423a8370=>part 1 PA [0]0x8423a8370 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x8423a8370=>part 1 PA [0]0x8423a8370 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x8423a8370=>part 1 PA [0]0x8423a8370 size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x3048
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x8423a8370=>part 1 PA [0]0x8423a8370 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000008423a8370 mem-ID=0 size=2 element-size=2 type=Data data=4830
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8423a8370 end_addr=0x8423a8371
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6d18524724=>part 1 PA [0]0x6d18524724 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6d18524724=>part 1 PA [0]0x6d18524724 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6d18524724=>part 1 PA [0]0x6d18524724 size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x4734
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6d18524724=>part 1 PA [0]0x6d18524724 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000006d18524724 mem-ID=0 size=2 element-size=2 type=Data data=3447
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6d18524724 end_addr=0x6d18524725
[notice]Committing instruction "VLOXEI64.V v13, x25, v22, Unmasked" at 0x80011fd4=>[0]0x80011fd4 (0xf6cf687) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011fd4 mem-ID=0 size=4 element-size=4 type=Instruction data=87f66c0f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011fd4 end_addr=0x80011fd7
[info]current source entropy:6, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011fd8
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v13_0 value 0xb13c60e8724db16d, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v13_1 value 0x38b8ba268de05d82, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v13_2 value 0x67a2dfc6acc2e00e, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v13_3 value 0x473430484012d79c, mask 0xffffffffffffffff
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : RegisterReservation
[info]{RegisterReserver::UnreserveRegister} Unreserve register: v22, access: Write, reserve type: User
[info]{GenSequenceAgent::RegisterReservation} register reservation do? 0 reg v22 attrs Write is reserved? 0
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : RegisterReservation
[info]{RegisterReserver::UnreserveRegister} Unreserve register: v23, access: Write, reserve type: User
[info]{GenSequenceAgent::RegisterReservation} register reservation do? 0 reg v23 attrs Write is reserved? 0
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : RegisterReservation
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x25, access: Write, reserve type: User
[info]{GenSequenceAgent::RegisterReservation} register reservation do? 0 reg x25 attrs Write is reserved? 0
[notice]GenQueryAgent::HandleQuery : InstructionRecord
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 6
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 9
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[info]{GenVirtualMemoryRequest::AddDetail} Size : 0x200 : GenVaRequest
[info]{GenVirtualMemoryRequest::AddDetail} Align : 0x8 : GenVaRequest
[info]{GenVirtualMemoryRequest::AddDetail} Type : D : GenVaRequest
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[notice]Generating: VLUXEI64.V##RISCV
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[debug]choice tree name: Data alignment choice name: Aligned set weight: 50
[debug]choice tree name: Data alignment choice name: Unaligned set weight: 14
[info] opname=vd
[info]Operand vd No Dependency constraint
[info] opname=vm
[info] opname=LoadStore-rs1-vs2
[notice]Skipping: VLUXEI64.V##RISCV with operand error: Operand "LoadStore-rs1-vs2" failed to generate no-preamble
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 6
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 9
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]Generating: VSUXEI32.V##RISCV
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[debug]choice tree name: Data alignment choice name: Aligned set weight: 50
[debug]choice tree name: Data alignment choice name: Unaligned set weight: 14
[info] opname=vs3
[info]Operand vs3 No Dependency constraint
[info] opname=vm
[info] opname=LoadStore-rs1-vs2
[notice]Operand : LoadStore-rs1-vs2 mask 0x0 value 0x0
[info]Operand rs1 No Dependency constraint
[info]Operand vs2 No Dependency constraint
[notice]{VectorIndexedLoadStoreOperand::GenerateWithPreamble} generated target address 0x2007b4f742 alignment 2 data size 2 base value 0x1fb1ff9d0a
[info]{AddressingOperand::Generate} generated with preamble
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} preventing all data page faults.
[notice]{DataBlock::Setup} generate data block start address...0x171693be00 with size:64 and align:64
[notice]{DataBlock::Setup} allocate memory for value:0x55b55a38 size:0x4 Big endian:0x0 to memory:0x171693be00 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000171693be00 mem-ID=0 size=4 element-size=4 type=Data data=385ab555
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x171693be00 end_addr=0x171693be03
[notice]{DataBlock::Setup} allocate memory for value:0xf143f224 size:0x4 Big endian:0x0 to memory:0x171693be04 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000171693be04 mem-ID=0 size=4 element-size=4 type=Data data=24f243f1
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x171693be04 end_addr=0x171693be07
[notice]{DataBlock::Setup} allocate memory for value:0x3dffbe28 size:0x4 Big endian:0x0 to memory:0x171693be08 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000171693be08 mem-ID=0 size=4 element-size=4 type=Data data=28beff3d
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x171693be08 end_addr=0x171693be0b
[notice]{DataBlock::Setup} allocate memory for value:0x3f69850c size:0x4 Big endian:0x0 to memory:0x171693be0c bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000171693be0c mem-ID=0 size=4 element-size=4 type=Data data=0c85693f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x171693be0c end_addr=0x171693be0f
[notice]{DataBlock::Setup} allocate memory for value:0x7e40023a size:0x4 Big endian:0x0 to memory:0x171693be10 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000171693be10 mem-ID=0 size=4 element-size=4 type=Data data=3a02407e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x171693be10 end_addr=0x171693be13
[notice]{DataBlock::Setup} allocate memory for value:0x11bf932a size:0x4 Big endian:0x0 to memory:0x171693be14 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000171693be14 mem-ID=0 size=4 element-size=4 type=Data data=2a93bf11
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x171693be14 end_addr=0x171693be17
[notice]{DataBlock::Setup} allocate memory for value:0xcdc70da8 size:0x4 Big endian:0x0 to memory:0x171693be18 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000171693be18 mem-ID=0 size=4 element-size=4 type=Data data=a80dc7cd
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x171693be18 end_addr=0x171693be1b
[notice]{DataBlock::Setup} allocate memory for value:0xba52bc50 size:0x4 Big endian:0x0 to memory:0x171693be1c bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000171693be1c mem-ID=0 size=4 element-size=4 type=Data data=50bc52ba
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x171693be1c end_addr=0x171693be1f
[notice]{DataBlock::Setup} allocate memory for value:0x950df3e size:0x4 Big endian:0x0 to memory:0x171693be20 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000171693be20 mem-ID=0 size=4 element-size=4 type=Data data=3edf5009
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x171693be20 end_addr=0x171693be23
[notice]{DataBlock::Setup} allocate memory for value:0x85c05738 size:0x4 Big endian:0x0 to memory:0x171693be24 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000171693be24 mem-ID=0 size=4 element-size=4 type=Data data=3857c085
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x171693be24 end_addr=0x171693be27
[notice]{DataBlock::Setup} allocate memory for value:0x137e2302 size:0x4 Big endian:0x0 to memory:0x171693be28 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000171693be28 mem-ID=0 size=4 element-size=4 type=Data data=02237e13
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x171693be28 end_addr=0x171693be2b
[notice]{DataBlock::Setup} allocate memory for value:0xbf31d226 size:0x4 Big endian:0x0 to memory:0x171693be2c bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000171693be2c mem-ID=0 size=4 element-size=4 type=Data data=26d231bf
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x171693be2c end_addr=0x171693be2f
[notice]{DataBlock::Setup} allocate memory for value:0x3e47e8ce size:0x4 Big endian:0x0 to memory:0x171693be30 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000171693be30 mem-ID=0 size=4 element-size=4 type=Data data=cee8473e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x171693be30 end_addr=0x171693be33
[notice]{DataBlock::Setup} allocate memory for value:0x601dfeec size:0x4 Big endian:0x0 to memory:0x171693be34 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000171693be34 mem-ID=0 size=4 element-size=4 type=Data data=ecfe1d60
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x171693be34 end_addr=0x171693be37
[notice]{DataBlock::Setup} allocate memory for value:0xb5c8328 size:0x4 Big endian:0x0 to memory:0x171693be38 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000171693be38 mem-ID=0 size=4 element-size=4 type=Data data=28835c0b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x171693be38 end_addr=0x171693be3b
[notice]{DataBlock::Setup} allocate memory for value:0x659e632a size:0x4 Big endian:0x0 to memory:0x171693be3c bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000171693be3c mem-ID=0 size=4 element-size=4 type=Data data=2a639e65
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x171693be3c end_addr=0x171693be3f
[notice]{DataBlock::Clear} data units are cleared!
[info]{RegisterReserver::ReserveRegister} Reserving register: v8, access: Write, reserve type: User
[info]{Generator::AddLoadRegisterAmbleRequests} register v8 should be reserved now: 1
[info]{RegisterReserver::ReserveRegister} Reserving register: x31, access: Write, reserve type: User
[info]{Generator::AddLoadRegisterAmbleRequests} register x31 should be reserved now: 1
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x5c6 value 0x5c6
[info] opname=rd
[notice]Committing instruction "LUI x21, 1478" at 0x80011fd8=>[0]0x80011fd8 (0x5c6ab7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011fd8 mem-ID=0 size=4 element-size=4 type=Instruction data=b76a5c00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011fd8 end_addr=0x80011fdb
[info]current dest entropy:1, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x21 value 0x5c6000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011fdc
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xa4f value 0xa4f
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x21, x21, -1457" at 0x80011fdc=>[0]0x80011fdc (0xa4fa8a9b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011fdc mem-ID=0 size=4 element-size=4 type=Instruction data=9b8afaa4
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011fdc end_addr=0x80011fdf
[info]current source entropy:7, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x21 value 0x5c5a4f, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011fe0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xe value 0xe
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x21, x21, 0xe" at 0x80011fe0=>[0]0x80011fe0 (0xea9a93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011fe0 mem-ID=0 size=4 element-size=4 type=Instruction data=939aea00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011fe0 end_addr=0x80011fe3
[notice]retire source stage: 4, access: 0x7, size: 1, type: 0
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x21 value 0x171693c000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011fe4
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xe00 value 0xe00
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x21, x21, -512" at 0x80011fe4=>[0]0x80011fe4 (0xe00a8a93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011fe4 mem-ID=0 size=4 element-size=4 type=Instruction data=938a0ae0
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011fe4 end_addr=0x80011fe7
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x21 value 0x171693be00, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011fe8
[notice]Generating: VL1RE8.V##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[debug]choice tree name: Data alignment choice name: Aligned set weight: 50
[debug]choice tree name: Data alignment choice name: Unaligned set weight: 14
[info]constraint already forced, ignore reservation check
[info] opname=vd
[info] opname=LoadStore-rs1
[notice]Operand : LoadStore-rs1 mask 0x0 value 0x0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x0=>part 1 PA [0]0x0 size=1, part 2 PA [0]0x0 size=0
[notice]Committing instruction "VL1RE8.V v8, x21" at 0x80011fe8=>[0]0x80011fe8 (0x28a8407) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011fe8 mem-ID=0 size=4 element-size=4 type=Instruction data=07848a02
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011fe8 end_addr=0x80011feb
[info]current source entropy:6, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011fec
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v8_0 value 0xf143f22455b55a38, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v8_1 value 0x3f69850c3dffbe28, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v8_2 value 0x11bf932a7e40023a, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v8_3 value 0xba52bc50cdc70da8, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v8_4 value 0x85c057380950df3e, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v8_5 value 0xbf31d226137e2302, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v8_6 value 0x601dfeec3e47e8ce, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v8_7 value 0x659e632a0b5c8328, mask 0xffffffffffffffff
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0xfd9 value 0xfd9
[info] opname=rd
[notice]Committing instruction "LUI x31, 4057" at 0x80011fec=>[0]0x80011fec (0xfd9fb7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011fec mem-ID=0 size=4 element-size=4 type=Instruction data=b79ffd00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011fec end_addr=0x80011fef
[info]current dest entropy:1, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x31 value 0xfd9000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011ff0
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xffd value 0xffd
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x31, x31, -3" at 0x80011ff0=>[0]0x80011ff0 (0xffdf8f9b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011ff0 mem-ID=0 size=4 element-size=4 type=Instruction data=9b8fdfff
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011ff0 end_addr=0x80011ff3
[info]current source entropy:7, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x31 value 0xfd8ffd, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011ff4
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xd value 0xd
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x31, x31, 0xd" at 0x80011ff4=>[0]0x80011ff4 (0xdf9f93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011ff4 mem-ID=0 size=4 element-size=4 type=Instruction data=939fdf00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011ff4 end_addr=0x80011ff7
[notice]retire source stage: 9, access: 0x11, size: 1, type: 0
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x31 value 0x1fb1ffa000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011ff8
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xd0a value 0xd0a
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x31, x31, -758" at 0x80011ff8=>[0]0x80011ff8 (0xd0af8f93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011ff8 mem-ID=0 size=4 element-size=4 type=Instruction data=938fafd0
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011ff8 end_addr=0x80011ffb
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x31 value 0x1fb1ff9d0a, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011ffc
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : CommitInstruction
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2007b4f742=>part 1 PA [0]0x2007b4f742 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2007b4f742=>part 1 PA [0]0x2007b4f742 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2007b4f742=>part 1 PA [0]0x2007b4f742 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2007b4f742=>part 1 PA [0]0x2007b4f742 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000002007b4f742 mem-ID=0 size=2 element-size=2 type=Data data=9837
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2007b4f742 end_addr=0x2007b4f743
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x20a3438f2e=>part 1 PA [0]0x20a3438f2e size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x20a3438f2e=>part 1 PA [0]0x20a3438f2e size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x20a3438f2e=>part 1 PA [0]0x20a3438f2e size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x20a3438f2e=>part 1 PA [0]0x20a3438f2e size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000020a3438f2e mem-ID=0 size=2 element-size=2 type=Data data=dc98
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x20a3438f2e end_addr=0x20a3438f2f
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1fefff5b32=>part 1 PA [0]0x1fefff5b32 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1fefff5b32=>part 1 PA [0]0x1fefff5b32 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1fefff5b32=>part 1 PA [0]0x1fefff5b32 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1fefff5b32=>part 1 PA [0]0x1fefff5b32 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001fefff5b32 mem-ID=0 size=2 element-size=2 type=Data data=822d
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1fefff5b32 end_addr=0x1fefff5b33
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1ff1692216=>part 1 PA [0]0x1ff1692216 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1ff1692216=>part 1 PA [0]0x1ff1692216 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1ff1692216=>part 1 PA [0]0x1ff1692216 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1ff1692216=>part 1 PA [0]0x1ff1692216 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001ff1692216 mem-ID=0 size=2 element-size=2 type=Data data=e85b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1ff1692216 end_addr=0x1ff1692217
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x20303f9f44=>part 1 PA [0]0x20303f9f44 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x20303f9f44=>part 1 PA [0]0x20303f9f44 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x20303f9f44=>part 1 PA [0]0x20303f9f44 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x20303f9f44=>part 1 PA [0]0x20303f9f44 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000020303f9f44 mem-ID=0 size=2 element-size=2 type=Data data=b19f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x20303f9f44 end_addr=0x20303f9f45
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1fc3bf3034=>part 1 PA [0]0x1fc3bf3034 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1fc3bf3034=>part 1 PA [0]0x1fc3bf3034 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1fc3bf3034=>part 1 PA [0]0x1fc3bf3034 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1fc3bf3034=>part 1 PA [0]0x1fc3bf3034 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001fc3bf3034 mem-ID=0 size=2 element-size=2 type=Data data=3725
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1fc3bf3034 end_addr=0x1fc3bf3035
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x207fc6aab2=>part 1 PA [0]0x207fc6aab2 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x207fc6aab2=>part 1 PA [0]0x207fc6aab2 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x207fc6aab2=>part 1 PA [0]0x207fc6aab2 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x207fc6aab2=>part 1 PA [0]0x207fc6aab2 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000207fc6aab2 mem-ID=0 size=2 element-size=2 type=Data data=def7
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x207fc6aab2 end_addr=0x207fc6aab3
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x206c52595a=>part 1 PA [0]0x206c52595a size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x206c52595a=>part 1 PA [0]0x206c52595a size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x206c52595a=>part 1 PA [0]0x206c52595a size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x206c52595a=>part 1 PA [0]0x206c52595a size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000206c52595a mem-ID=0 size=2 element-size=2 type=Data data=012e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x206c52595a end_addr=0x206c52595b
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1fbb507c48=>part 1 PA [0]0x1fbb507c48 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1fbb507c48=>part 1 PA [0]0x1fbb507c48 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1fbb507c48=>part 1 PA [0]0x1fbb507c48 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1fbb507c48=>part 1 PA [0]0x1fbb507c48 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001fbb507c48 mem-ID=0 size=2 element-size=2 type=Data data=a933
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1fbb507c48 end_addr=0x1fbb507c49
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2037bff442=>part 1 PA [0]0x2037bff442 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2037bff442=>part 1 PA [0]0x2037bff442 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2037bff442=>part 1 PA [0]0x2037bff442 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2037bff442=>part 1 PA [0]0x2037bff442 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000002037bff442 mem-ID=0 size=2 element-size=2 type=Data data=95bd
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2037bff442 end_addr=0x2037bff443
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1fc57dc00c=>part 1 PA [0]0x1fc57dc00c size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1fc57dc00c=>part 1 PA [0]0x1fc57dc00c size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1fc57dc00c=>part 1 PA [0]0x1fc57dc00c size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1fc57dc00c=>part 1 PA [0]0x1fc57dc00c size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001fc57dc00c mem-ID=0 size=2 element-size=2 type=Data data=c4d8
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1fc57dc00c end_addr=0x1fc57dc00d
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2071316f30=>part 1 PA [0]0x2071316f30 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2071316f30=>part 1 PA [0]0x2071316f30 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2071316f30=>part 1 PA [0]0x2071316f30 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2071316f30=>part 1 PA [0]0x2071316f30 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000002071316f30 mem-ID=0 size=2 element-size=2 type=Data data=c4bf
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2071316f30 end_addr=0x2071316f31
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1ff04785d8=>part 1 PA [0]0x1ff04785d8 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1ff04785d8=>part 1 PA [0]0x1ff04785d8 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1ff04785d8=>part 1 PA [0]0x1ff04785d8 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1ff04785d8=>part 1 PA [0]0x1ff04785d8 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001ff04785d8 mem-ID=0 size=2 element-size=2 type=Data data=4ca9
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1ff04785d8 end_addr=0x1ff04785d9
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x20121d9bf6=>part 1 PA [0]0x20121d9bf6 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x20121d9bf6=>part 1 PA [0]0x20121d9bf6 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x20121d9bf6=>part 1 PA [0]0x20121d9bf6 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x20121d9bf6=>part 1 PA [0]0x20121d9bf6 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000020121d9bf6 mem-ID=0 size=2 element-size=2 type=Data data=98d0
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x20121d9bf6 end_addr=0x20121d9bf7
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1fbd5c2032=>part 1 PA [0]0x1fbd5c2032 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1fbd5c2032=>part 1 PA [0]0x1fbd5c2032 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1fbd5c2032=>part 1 PA [0]0x1fbd5c2032 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1fbd5c2032=>part 1 PA [0]0x1fbd5c2032 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001fbd5c2032 mem-ID=0 size=2 element-size=2 type=Data data=5146
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1fbd5c2032 end_addr=0x1fbd5c2033
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x20179e0034=>part 1 PA [0]0x20179e0034 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x20179e0034=>part 1 PA [0]0x20179e0034 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x20179e0034=>part 1 PA [0]0x20179e0034 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x20179e0034=>part 1 PA [0]0x20179e0034 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000020179e0034 mem-ID=0 size=2 element-size=2 type=Data data=0fb4
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x20179e0034 end_addr=0x20179e0035
[notice]Committing instruction "VSUXEI32.V v0, x31, v8, Vector result" at 0x80011ffc=>[0]0x80011ffc (0x48fe027) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011ffc mem-ID=0 size=4 element-size=4 type=Instruction data=27e08f04
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011ffc end_addr=0x80011fff
[info]current source entropy:6, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80012000
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x2007b4f742
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x1fefff5b32
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x20303f9f44
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x207fc6aab2
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x1fc57dc00c
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x2071316f30
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : RegisterReservation
[info]{RegisterReserver::UnreserveRegister} Unreserve register: v8, access: Write, reserve type: User
[info]{GenSequenceAgent::RegisterReservation} register reservation do? 0 reg v8 attrs Write is reserved? 0
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : RegisterReservation
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x31, access: Write, reserve type: User
[info]{GenSequenceAgent::RegisterReservation} register reservation do? 0 reg x31 attrs Write is reserved? 0
[notice]GenQueryAgent::HandleQuery : InstructionRecord
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 6
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 9
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]Generating: VLOXEI16.V##RISCV
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[debug]choice tree name: Data alignment choice name: Aligned set weight: 50
[debug]choice tree name: Data alignment choice name: Unaligned set weight: 14
[info] opname=vd
[info]Operand vd No Dependency constraint
[info] opname=vm
[info] opname=LoadStore-rs1-vs2
[notice]Operand : LoadStore-rs1-vs2 mask 0x0 value 0x0
[info]Operand rs1 No Dependency constraint
[info]Operand vs2 No Dependency constraint
[notice]{VectorIndexedLoadStoreOperand::GenerateWithPreamble} generated target address 0x1ec0a5b75c alignment 2 data size 2 base value 0x1ec0a5320d
[info]{AddressingOperand::Generate} generated with preamble
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} preventing all data page faults.
[notice]{DataBlock::Setup} generate data block start address...0x47afd56600 with size:64 and align:64
[notice]{DataBlock::Setup} allocate memory for value:0x854f size:0x2 Big endian:0x0 to memory:0x47afd56600 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000047afd56600 mem-ID=0 size=2 element-size=2 type=Data data=4f85
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x47afd56600 end_addr=0x47afd56601
[notice]{DataBlock::Setup} allocate memory for value:0x52f9 size:0x2 Big endian:0x0 to memory:0x47afd56602 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000047afd56602 mem-ID=0 size=2 element-size=2 type=Data data=f952
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x47afd56602 end_addr=0x47afd56603
[notice]{DataBlock::Setup} allocate memory for value:0xa5cf size:0x2 Big endian:0x0 to memory:0x47afd56604 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000047afd56604 mem-ID=0 size=2 element-size=2 type=Data data=cfa5
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x47afd56604 end_addr=0x47afd56605
[notice]{DataBlock::Setup} allocate memory for value:0x205d size:0x2 Big endian:0x0 to memory:0x47afd56606 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000047afd56606 mem-ID=0 size=2 element-size=2 type=Data data=5d20
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x47afd56606 end_addr=0x47afd56607
[notice]{DataBlock::Setup} allocate memory for value:0x84f5 size:0x2 Big endian:0x0 to memory:0x47afd56608 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000047afd56608 mem-ID=0 size=2 element-size=2 type=Data data=f584
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x47afd56608 end_addr=0x47afd56609
[notice]{DataBlock::Setup} allocate memory for value:0x8319 size:0x2 Big endian:0x0 to memory:0x47afd5660a bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000047afd5660a mem-ID=0 size=2 element-size=2 type=Data data=1983
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x47afd5660a end_addr=0x47afd5660b
[notice]{DataBlock::Setup} allocate memory for value:0x7fef size:0x2 Big endian:0x0 to memory:0x47afd5660c bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000047afd5660c mem-ID=0 size=2 element-size=2 type=Data data=ef7f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x47afd5660c end_addr=0x47afd5660d
[notice]{DataBlock::Setup} allocate memory for value:0xa1e3 size:0x2 Big endian:0x0 to memory:0x47afd5660e bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000047afd5660e mem-ID=0 size=2 element-size=2 type=Data data=e3a1
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x47afd5660e end_addr=0x47afd5660f
[notice]{DataBlock::Setup} allocate memory for value:0x6ec3 size:0x2 Big endian:0x0 to memory:0x47afd56610 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000047afd56610 mem-ID=0 size=2 element-size=2 type=Data data=c36e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x47afd56610 end_addr=0x47afd56611
[notice]{DataBlock::Setup} allocate memory for value:0x6fb7 size:0x2 Big endian:0x0 to memory:0x47afd56612 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000047afd56612 mem-ID=0 size=2 element-size=2 type=Data data=b76f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x47afd56612 end_addr=0x47afd56613
[notice]{DataBlock::Setup} allocate memory for value:0x6ccb size:0x2 Big endian:0x0 to memory:0x47afd56614 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000047afd56614 mem-ID=0 size=2 element-size=2 type=Data data=cb6c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x47afd56614 end_addr=0x47afd56615
[notice]{DataBlock::Setup} allocate memory for value:0xe247 size:0x2 Big endian:0x0 to memory:0x47afd56616 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000047afd56616 mem-ID=0 size=2 element-size=2 type=Data data=47e2
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x47afd56616 end_addr=0x47afd56617
[notice]{DataBlock::Setup} allocate memory for value:0x2161 size:0x2 Big endian:0x0 to memory:0x47afd56618 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000047afd56618 mem-ID=0 size=2 element-size=2 type=Data data=6121
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x47afd56618 end_addr=0x47afd56619
[notice]{DataBlock::Setup} allocate memory for value:0xc421 size:0x2 Big endian:0x0 to memory:0x47afd5661a bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000047afd5661a mem-ID=0 size=2 element-size=2 type=Data data=21c4
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x47afd5661a end_addr=0x47afd5661b
[notice]{DataBlock::Setup} allocate memory for value:0x768d size:0x2 Big endian:0x0 to memory:0x47afd5661c bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000047afd5661c mem-ID=0 size=2 element-size=2 type=Data data=8d76
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x47afd5661c end_addr=0x47afd5661d
[notice]{DataBlock::Setup} allocate memory for value:0xfc8f size:0x2 Big endian:0x0 to memory:0x47afd5661e bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000047afd5661e mem-ID=0 size=2 element-size=2 type=Data data=8ffc
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x47afd5661e end_addr=0x47afd5661f
[notice]{DataBlock::Setup} allocate memory for value:0xd0e8 size:0x2 Big endian:0x0 to memory:0x47afd56620 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000047afd56620 mem-ID=0 size=2 element-size=2 type=Data data=e8d0
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x47afd56620 end_addr=0x47afd56621
[notice]{DataBlock::Setup} allocate memory for value:0x3f5a size:0x2 Big endian:0x0 to memory:0x47afd56622 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000047afd56622 mem-ID=0 size=2 element-size=2 type=Data data=5a3f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x47afd56622 end_addr=0x47afd56623
[notice]{DataBlock::Setup} allocate memory for value:0xacd4 size:0x2 Big endian:0x0 to memory:0x47afd56624 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000047afd56624 mem-ID=0 size=2 element-size=2 type=Data data=d4ac
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x47afd56624 end_addr=0x47afd56625
[notice]{DataBlock::Setup} allocate memory for value:0xf87c size:0x2 Big endian:0x0 to memory:0x47afd56626 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000047afd56626 mem-ID=0 size=2 element-size=2 type=Data data=7cf8
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x47afd56626 end_addr=0x47afd56627
[notice]{DataBlock::Setup} allocate memory for value:0xd9b6 size:0x2 Big endian:0x0 to memory:0x47afd56628 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000047afd56628 mem-ID=0 size=2 element-size=2 type=Data data=b6d9
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x47afd56628 end_addr=0x47afd56629
[notice]{DataBlock::Setup} allocate memory for value:0xbddc size:0x2 Big endian:0x0 to memory:0x47afd5662a bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000047afd5662a mem-ID=0 size=2 element-size=2 type=Data data=dcbd
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x47afd5662a end_addr=0x47afd5662b
[notice]{DataBlock::Setup} allocate memory for value:0xed5 size:0x2 Big endian:0x0 to memory:0x47afd5662c bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000047afd5662c mem-ID=0 size=2 element-size=2 type=Data data=d50e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x47afd5662c end_addr=0x47afd5662d
[notice]{DataBlock::Setup} allocate memory for value:0x2de4 size:0x2 Big endian:0x0 to memory:0x47afd5662e bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000047afd5662e mem-ID=0 size=2 element-size=2 type=Data data=e42d
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x47afd5662e end_addr=0x47afd5662f
[notice]{DataBlock::Setup} allocate memory for value:0xe3f1 size:0x2 Big endian:0x0 to memory:0x47afd56630 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000047afd56630 mem-ID=0 size=2 element-size=2 type=Data data=f1e3
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x47afd56630 end_addr=0x47afd56631
[notice]{DataBlock::Setup} allocate memory for value:0x57aa size:0x2 Big endian:0x0 to memory:0x47afd56632 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000047afd56632 mem-ID=0 size=2 element-size=2 type=Data data=aa57
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x47afd56632 end_addr=0x47afd56633
[notice]{DataBlock::Setup} allocate memory for value:0xe8a size:0x2 Big endian:0x0 to memory:0x47afd56634 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000047afd56634 mem-ID=0 size=2 element-size=2 type=Data data=8a0e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x47afd56634 end_addr=0x47afd56635
[notice]{DataBlock::Setup} allocate memory for value:0x5e9a size:0x2 Big endian:0x0 to memory:0x47afd56636 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000047afd56636 mem-ID=0 size=2 element-size=2 type=Data data=9a5e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x47afd56636 end_addr=0x47afd56637
[notice]{DataBlock::Setup} allocate memory for value:0xe7b0 size:0x2 Big endian:0x0 to memory:0x47afd56638 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000047afd56638 mem-ID=0 size=2 element-size=2 type=Data data=b0e7
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x47afd56638 end_addr=0x47afd56639
[notice]{DataBlock::Setup} allocate memory for value:0xefb size:0x2 Big endian:0x0 to memory:0x47afd5663a bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000047afd5663a mem-ID=0 size=2 element-size=2 type=Data data=fb0e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x47afd5663a end_addr=0x47afd5663b
[notice]{DataBlock::Setup} allocate memory for value:0xc541 size:0x2 Big endian:0x0 to memory:0x47afd5663c bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000047afd5663c mem-ID=0 size=2 element-size=2 type=Data data=41c5
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x47afd5663c end_addr=0x47afd5663d
[notice]{DataBlock::Setup} allocate memory for value:0x53df size:0x2 Big endian:0x0 to memory:0x47afd5663e bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000047afd5663e mem-ID=0 size=2 element-size=2 type=Data data=df53
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x47afd5663e end_addr=0x47afd5663f
[notice]{DataBlock::Clear} data units are cleared!
[info]{RegisterReserver::ReserveRegister} Reserving register: v29, access: Write, reserve type: User
[info]{Generator::AddLoadRegisterAmbleRequests} register v29 should be reserved now: 1
[info]{RegisterReserver::ReserveRegister} Reserving register: x9, access: Write, reserve type: User
[info]{Generator::AddLoadRegisterAmbleRequests} register x9 should be reserved now: 1
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x23d8 value 0x23d8
[info] opname=rd
[notice]Committing instruction "LUI x21, 9176" at 0x80012000=>[0]0x80012000 (0x23d8ab7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080012000 mem-ID=0 size=4 element-size=4 type=Instruction data=b78a3d02
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80012000 end_addr=0x80012003
[info]current dest entropy:1, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x21 value 0x23d8000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80012004
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xeab value 0xeab
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x21, x21, -341" at 0x80012004=>[0]0x80012004 (0xeaba8a9b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080012004 mem-ID=0 size=4 element-size=4 type=Instruction data=9b8abaea
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80012004 end_addr=0x80012007
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x21 value 0x23d7eab, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80012008
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xd value 0xd
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x21, x21, 0xd" at 0x80012008=>[0]0x80012008 (0xda9a93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080012008 mem-ID=0 size=4 element-size=4 type=Instruction data=939ada00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80012008 end_addr=0x8001200b
[notice]retire source stage: e, access: 0x1a, size: 1, type: 0
[info]current source entropy:5, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x21 value 0x47afd56000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x8001200c
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x600 value 0x600
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x21, x21, 1536" at 0x8001200c=>[0]0x8001200c (0x600a8a93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008001200c mem-ID=0 size=4 element-size=4 type=Instruction data=938a0a60
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8001200c end_addr=0x8001200f
[info]current source entropy:5, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x21 value 0x47afd56600, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80012010
[notice]Generating: VL1RE8.V##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[debug]choice tree name: Data alignment choice name: Aligned set weight: 50
[debug]choice tree name: Data alignment choice name: Unaligned set weight: 14
[info]constraint already forced, ignore reservation check
[info] opname=vd
[info] opname=LoadStore-rs1
[notice]Operand : LoadStore-rs1 mask 0x0 value 0x0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x0=>part 1 PA [0]0x0 size=1, part 2 PA [0]0x0 size=0
[notice]Committing instruction "VL1RE8.V v29, x21" at 0x80012010=>[0]0x80012010 (0x28a8e87) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080012010 mem-ID=0 size=4 element-size=4 type=Instruction data=878e8a02
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80012010 end_addr=0x80012013
[info]current source entropy:5, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80012014
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v29_0 value 0x205da5cf52f9854f, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v29_1 value 0xa1e37fef831984f5, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v29_2 value 0xe2476ccb6fb76ec3, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v29_3 value 0xfc8f768dc4212161, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v29_4 value 0xf87cacd43f5ad0e8, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v29_5 value 0x2de40ed5bddcd9b6, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v29_6 value 0x5e9a0e8a57aae3f1, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v29_7 value 0x53dfc5410efbe7b0, mask 0xffffffffffffffff
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x1ec1 value 0x1ec1
[info] opname=rd
[notice]Committing instruction "LUI x9, 7873" at 0x80012014=>[0]0x80012014 (0x1ec14b7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080012014 mem-ID=0 size=4 element-size=4 type=Instruction data=b714ec01
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80012014 end_addr=0x80012017
[info]current dest entropy:1, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x9 value 0x1ec1000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80012018
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xa53 value 0xa53
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x9, x9, -1453" at 0x80012018=>[0]0x80012018 (0xa534849b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080012018 mem-ID=0 size=4 element-size=4 type=Instruction data=9b8434a5
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80012018 end_addr=0x8001201b
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x9 value 0x1ec0a53, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x8001201c
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x9, x9, 0xc" at 0x8001201c=>[0]0x8001201c (0xc49493) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008001201c mem-ID=0 size=4 element-size=4 type=Instruction data=9394c400
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8001201c end_addr=0x8001201f
[notice]retire source stage: 13, access: 0x6, size: 1, type: 0
[info]current source entropy:5, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x9 value 0x1ec0a53000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80012020
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x20d value 0x20d
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x9, x9, 525" at 0x80012020=>[0]0x80012020 (0x20d48493) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080012020 mem-ID=0 size=4 element-size=4 type=Instruction data=9384d420
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80012020 end_addr=0x80012023
[info]current source entropy:5, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x9 value 0x1ec0a5320d, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80012024
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : CommitInstruction
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1ec0a5b75c=>part 1 PA [0]0x1ec0a5b75c size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1ec0a5b75c=>part 1 PA [0]0x1ec0a5b75c size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1ec0a5b75c=>part 1 PA [0]0x1ec0a5b75c size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x43aa
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1ec0a5b75c=>part 1 PA [0]0x1ec0a5b75c size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001ec0a5b75c mem-ID=0 size=2 element-size=2 type=Data data=aa43
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1ec0a5b75c end_addr=0x1ec0a5b75d
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1ec0a58506=>part 1 PA [0]0x1ec0a58506 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1ec0a58506=>part 1 PA [0]0x1ec0a58506 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1ec0a58506=>part 1 PA [0]0x1ec0a58506 size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0xfa3a
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1ec0a58506=>part 1 PA [0]0x1ec0a58506 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001ec0a58506 mem-ID=0 size=2 element-size=2 type=Data data=3afa
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1ec0a58506 end_addr=0x1ec0a58507
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1ec0a5d7dc=>part 1 PA [0]0x1ec0a5d7dc size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1ec0a5d7dc=>part 1 PA [0]0x1ec0a5d7dc size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1ec0a5d7dc=>part 1 PA [0]0x1ec0a5d7dc size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1ec0a5d7dc=>part 1 PA [0]0x1ec0a5d7dc size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001ec0a5d7dc mem-ID=0 size=2 element-size=2 type=Data data=1079
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1ec0a5d7dc end_addr=0x1ec0a5d7dd
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1ec0a5526a=>part 1 PA [0]0x1ec0a5526a size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1ec0a5526a=>part 1 PA [0]0x1ec0a5526a size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1ec0a5526a=>part 1 PA [0]0x1ec0a5526a size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x5228
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1ec0a5526a=>part 1 PA [0]0x1ec0a5526a size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001ec0a5526a mem-ID=0 size=2 element-size=2 type=Data data=2852
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1ec0a5526a end_addr=0x1ec0a5526b
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1ec0a5b702=>part 1 PA [0]0x1ec0a5b702 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1ec0a5b702=>part 1 PA [0]0x1ec0a5b702 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1ec0a5b702=>part 1 PA [0]0x1ec0a5b702 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1ec0a5b702=>part 1 PA [0]0x1ec0a5b702 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001ec0a5b702 mem-ID=0 size=2 element-size=2 type=Data data=9b83
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1ec0a5b702 end_addr=0x1ec0a5b703
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1ec0a5b526=>part 1 PA [0]0x1ec0a5b526 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1ec0a5b526=>part 1 PA [0]0x1ec0a5b526 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1ec0a5b526=>part 1 PA [0]0x1ec0a5b526 size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateBranchPageRequest} exception type: InstructionPageFault exception name: InstructionPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x5e00
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1ec0a5b526=>part 1 PA [0]0x1ec0a5b526 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001ec0a5b526 mem-ID=0 size=2 element-size=2 type=Data data=005e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1ec0a5b526 end_addr=0x1ec0a5b527
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1ec0a5b1fc=>part 1 PA [0]0x1ec0a5b1fc size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1ec0a5b1fc=>part 1 PA [0]0x1ec0a5b1fc size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1ec0a5b1fc=>part 1 PA [0]0x1ec0a5b1fc size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x73be
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1ec0a5b1fc=>part 1 PA [0]0x1ec0a5b1fc size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001ec0a5b1fc mem-ID=0 size=2 element-size=2 type=Data data=be73
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1ec0a5b1fc end_addr=0x1ec0a5b1fd
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1ec0a5d3f0=>part 1 PA [0]0x1ec0a5d3f0 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1ec0a5d3f0=>part 1 PA [0]0x1ec0a5d3f0 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1ec0a5d3f0=>part 1 PA [0]0x1ec0a5d3f0 size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0xe41e
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1ec0a5d3f0=>part 1 PA [0]0x1ec0a5d3f0 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001ec0a5d3f0 mem-ID=0 size=2 element-size=2 type=Data data=1ee4
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1ec0a5d3f0 end_addr=0x1ec0a5d3f1
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1ec0a5a0d0=>part 1 PA [0]0x1ec0a5a0d0 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1ec0a5a0d0=>part 1 PA [0]0x1ec0a5a0d0 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1ec0a5a0d0=>part 1 PA [0]0x1ec0a5a0d0 size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0xbebe
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1ec0a5a0d0=>part 1 PA [0]0x1ec0a5a0d0 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001ec0a5a0d0 mem-ID=0 size=2 element-size=2 type=Data data=bebe
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1ec0a5a0d0 end_addr=0x1ec0a5a0d1
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1ec0a5a1c4=>part 1 PA [0]0x1ec0a5a1c4 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1ec0a5a1c4=>part 1 PA [0]0x1ec0a5a1c4 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1ec0a5a1c4=>part 1 PA [0]0x1ec0a5a1c4 size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0xf000
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1ec0a5a1c4=>part 1 PA [0]0x1ec0a5a1c4 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001ec0a5a1c4 mem-ID=0 size=2 element-size=2 type=Data data=00f0
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1ec0a5a1c4 end_addr=0x1ec0a5a1c5
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1ec0a59ed8=>part 1 PA [0]0x1ec0a59ed8 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1ec0a59ed8=>part 1 PA [0]0x1ec0a59ed8 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1ec0a59ed8=>part 1 PA [0]0x1ec0a59ed8 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1ec0a59ed8=>part 1 PA [0]0x1ec0a59ed8 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001ec0a59ed8 mem-ID=0 size=2 element-size=2 type=Data data=b21b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1ec0a59ed8 end_addr=0x1ec0a59ed9
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1ec0a61454=>part 1 PA [0]0x1ec0a61454 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1ec0a61454=>part 1 PA [0]0x1ec0a61454 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1ec0a61454=>part 1 PA [0]0x1ec0a61454 size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0xc4de
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1ec0a61454=>part 1 PA [0]0x1ec0a61454 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001ec0a61454 mem-ID=0 size=2 element-size=2 type=Data data=dec4
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1ec0a61454 end_addr=0x1ec0a61455
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1ec0a5536e=>part 1 PA [0]0x1ec0a5536e size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1ec0a5536e=>part 1 PA [0]0x1ec0a5536e size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1ec0a5536e=>part 1 PA [0]0x1ec0a5536e size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x6740
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1ec0a5536e=>part 1 PA [0]0x1ec0a5536e size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001ec0a5536e mem-ID=0 size=2 element-size=2 type=Data data=4067
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1ec0a5536e end_addr=0x1ec0a5536f
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1ec0a5f62e=>part 1 PA [0]0x1ec0a5f62e size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1ec0a5f62e=>part 1 PA [0]0x1ec0a5f62e size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1ec0a5f62e=>part 1 PA [0]0x1ec0a5f62e size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0xbf90
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1ec0a5f62e=>part 1 PA [0]0x1ec0a5f62e size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001ec0a5f62e mem-ID=0 size=2 element-size=2 type=Data data=90bf
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1ec0a5f62e end_addr=0x1ec0a5f62f
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1ec0a5a89a=>part 1 PA [0]0x1ec0a5a89a size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1ec0a5a89a=>part 1 PA [0]0x1ec0a5a89a size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1ec0a5a89a=>part 1 PA [0]0x1ec0a5a89a size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateBranchPageRequest} exception type: InstructionPageFault exception name: InstructionPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0xa016
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1ec0a5a89a=>part 1 PA [0]0x1ec0a5a89a size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001ec0a5a89a mem-ID=0 size=2 element-size=2 type=Data data=16a0
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1ec0a5a89a end_addr=0x1ec0a5a89b
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1ec0a62e9c=>part 1 PA [0]0x1ec0a62e9c size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1ec0a62e9c=>part 1 PA [0]0x1ec0a62e9c size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1ec0a62e9c=>part 1 PA [0]0x1ec0a62e9c size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x6aca
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1ec0a62e9c=>part 1 PA [0]0x1ec0a62e9c size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001ec0a62e9c mem-ID=0 size=2 element-size=2 type=Data data=ca6a
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1ec0a62e9c end_addr=0x1ec0a62e9d
[notice]Committing instruction "VLOXEI16.V v2, x9, v29, Vector result" at 0x80012024=>[0]0x80012024 (0xdd4d107) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080012024 mem-ID=0 size=4 element-size=4 type=Instruction data=07d1d40d
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80012024 end_addr=0x80012027
[info]current source entropy:5, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80012028
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v2_0 value 0x5ff879101eae43aa, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v2_1 value 0x5ff873be70aa839b, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v2_2 value 0xc4de1bb2c0b57252, mask 0xffffffffffffffff
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : RegisterReservation
[info]{RegisterReserver::UnreserveRegister} Unreserve register: v29, access: Write, reserve type: User
[info]{GenSequenceAgent::RegisterReservation} register reservation do? 0 reg v29 attrs Write is reserved? 0
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : RegisterReservation
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x9, access: Write, reserve type: User
[info]{GenSequenceAgent::RegisterReservation} register reservation do? 0 reg x9 attrs Write is reserved? 0
[notice]GenQueryAgent::HandleQuery : InstructionRecord
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 6
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 9
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]Generating: VSUXEI32.V##RISCV
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[debug]choice tree name: Data alignment choice name: Aligned set weight: 50
[debug]choice tree name: Data alignment choice name: Unaligned set weight: 14
[info] opname=vs3
[info]Operand vs3 No Dependency constraint
[info] opname=vm
[info] opname=LoadStore-rs1-vs2
[notice]Operand : LoadStore-rs1-vs2 mask 0x0 value 0x0
[info]Operand rs1 No Dependency constraint
[info]Operand vs2 No Dependency constraint
[notice]{VectorIndexedLoadStoreOperand::GenerateWithPreamble} generated target address 0x655cc3756 alignment 2 data size 2 base value 0x58d1bcd0f
[info]{AddressingOperand::Generate} generated with preamble
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} preventing all data page faults.
[notice]{DataBlock::Setup} generate data block start address...0x7d6d1001c0 with size:64 and align:64
[notice]{DataBlock::Setup} allocate memory for value:0xc8b06a47 size:0x4 Big endian:0x0 to memory:0x7d6d1001c0 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007d6d1001c0 mem-ID=0 size=4 element-size=4 type=Data data=476ab0c8
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7d6d1001c0 end_addr=0x7d6d1001c3
[notice]{DataBlock::Setup} allocate memory for value:0xe3d9d0eb size:0x4 Big endian:0x0 to memory:0x7d6d1001c4 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007d6d1001c4 mem-ID=0 size=4 element-size=4 type=Data data=ebd0d9e3
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7d6d1001c4 end_addr=0x7d6d1001c7
[notice]{DataBlock::Setup} allocate memory for value:0x1649c963 size:0x4 Big endian:0x0 to memory:0x7d6d1001c8 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007d6d1001c8 mem-ID=0 size=4 element-size=4 type=Data data=63c94916
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7d6d1001c8 end_addr=0x7d6d1001cb
[notice]{DataBlock::Setup} allocate memory for value:0x9b0acf99 size:0x4 Big endian:0x0 to memory:0x7d6d1001cc bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007d6d1001cc mem-ID=0 size=4 element-size=4 type=Data data=99cf0a9b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7d6d1001cc end_addr=0x7d6d1001cf
[notice]{DataBlock::Setup} allocate memory for value:0xbe91b1ff size:0x4 Big endian:0x0 to memory:0x7d6d1001d0 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007d6d1001d0 mem-ID=0 size=4 element-size=4 type=Data data=ffb191be
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7d6d1001d0 end_addr=0x7d6d1001d3
[notice]{DataBlock::Setup} allocate memory for value:0xae06866b size:0x4 Big endian:0x0 to memory:0x7d6d1001d4 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007d6d1001d4 mem-ID=0 size=4 element-size=4 type=Data data=6b8606ae
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7d6d1001d4 end_addr=0x7d6d1001d7
[notice]{DataBlock::Setup} allocate memory for value:0x592eb621 size:0x4 Big endian:0x0 to memory:0x7d6d1001d8 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007d6d1001d8 mem-ID=0 size=4 element-size=4 type=Data data=21b62e59
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7d6d1001d8 end_addr=0x7d6d1001db
[notice]{DataBlock::Setup} allocate memory for value:0xf13ad4b3 size:0x4 Big endian:0x0 to memory:0x7d6d1001dc bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007d6d1001dc mem-ID=0 size=4 element-size=4 type=Data data=b3d43af1
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7d6d1001dc end_addr=0x7d6d1001df
[notice]{DataBlock::Setup} allocate memory for value:0x74fd1cbd size:0x4 Big endian:0x0 to memory:0x7d6d1001e0 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007d6d1001e0 mem-ID=0 size=4 element-size=4 type=Data data=bd1cfd74
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7d6d1001e0 end_addr=0x7d6d1001e3
[notice]{DataBlock::Setup} allocate memory for value:0x9dde9d8f size:0x4 Big endian:0x0 to memory:0x7d6d1001e4 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007d6d1001e4 mem-ID=0 size=4 element-size=4 type=Data data=8f9dde9d
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7d6d1001e4 end_addr=0x7d6d1001e7
[notice]{DataBlock::Setup} allocate memory for value:0xe8e65ccb size:0x4 Big endian:0x0 to memory:0x7d6d1001e8 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007d6d1001e8 mem-ID=0 size=4 element-size=4 type=Data data=cb5ce6e8
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7d6d1001e8 end_addr=0x7d6d1001eb
[notice]{DataBlock::Setup} allocate memory for value:0xd4169ea9 size:0x4 Big endian:0x0 to memory:0x7d6d1001ec bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007d6d1001ec mem-ID=0 size=4 element-size=4 type=Data data=a99e16d4
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7d6d1001ec end_addr=0x7d6d1001ef
[notice]{DataBlock::Setup} allocate memory for value:0xb1cc017f size:0x4 Big endian:0x0 to memory:0x7d6d1001f0 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007d6d1001f0 mem-ID=0 size=4 element-size=4 type=Data data=7f01ccb1
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7d6d1001f0 end_addr=0x7d6d1001f3
[notice]{DataBlock::Setup} allocate memory for value:0x596a6eb7 size:0x4 Big endian:0x0 to memory:0x7d6d1001f4 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007d6d1001f4 mem-ID=0 size=4 element-size=4 type=Data data=b76e6a59
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7d6d1001f4 end_addr=0x7d6d1001f7
[notice]{DataBlock::Setup} allocate memory for value:0xaa5f7ddd size:0x4 Big endian:0x0 to memory:0x7d6d1001f8 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007d6d1001f8 mem-ID=0 size=4 element-size=4 type=Data data=dd7d5faa
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7d6d1001f8 end_addr=0x7d6d1001fb
[notice]{DataBlock::Setup} allocate memory for value:0xba54bbc7 size:0x4 Big endian:0x0 to memory:0x7d6d1001fc bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007d6d1001fc mem-ID=0 size=4 element-size=4 type=Data data=c7bb54ba
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7d6d1001fc end_addr=0x7d6d1001ff
[notice]{DataBlock::Clear} data units are cleared!
[info]{RegisterReserver::ReserveRegister} Reserving register: v19, access: Write, reserve type: User
[info]{Generator::AddLoadRegisterAmbleRequests} register v19 should be reserved now: 1
[info]{RegisterReserver::ReserveRegister} Reserving register: x16, access: Write, reserve type: User
[info]{Generator::AddLoadRegisterAmbleRequests} register x16 should be reserved now: 1
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x7d value 0x7d
[info] opname=rd
[notice]Committing instruction "LUI x20, 125" at 0x80012028=>[0]0x80012028 (0x7da37) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080012028 mem-ID=0 size=4 element-size=4 type=Instruction data=37da0700
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80012028 end_addr=0x8001202b
[info]current dest entropy:1, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x20 value 0x7d000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x8001202c
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x6d1 value 0x6d1
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x20, x20, 1745" at 0x8001202c=>[0]0x8001202c (0x6d1a0a1b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008001202c mem-ID=0 size=4 element-size=4 type=Instruction data=1b0a1a6d
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8001202c end_addr=0x8001202f
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x20 value 0x7d6d1, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80012030
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0x14 value 0x14
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x20, x20, 0x14" at 0x80012030=>[0]0x80012030 (0x14a1a13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080012030 mem-ID=0 size=4 element-size=4 type=Instruction data=131a4a01
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80012030 end_addr=0x80012033
[notice]retire source stage: 18, access: 0x1d, size: 1, type: 0
[info]current source entropy:5, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x20 value 0x7d6d100000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80012034
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x1c0 value 0x1c0
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x20, x20, 448" at 0x80012034=>[0]0x80012034 (0x1c0a0a13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080012034 mem-ID=0 size=4 element-size=4 type=Instruction data=130a0a1c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80012034 end_addr=0x80012037
[info]current source entropy:5, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x20 value 0x7d6d1001c0, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80012038
[notice]Generating: VL1RE8.V##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[debug]choice tree name: Data alignment choice name: Aligned set weight: 50
[debug]choice tree name: Data alignment choice name: Unaligned set weight: 14
[info]constraint already forced, ignore reservation check
[info] opname=vd
[info] opname=LoadStore-rs1
[notice]Operand : LoadStore-rs1 mask 0x0 value 0x0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x0=>part 1 PA [0]0x0 size=1, part 2 PA [0]0x0 size=0
[notice]Committing instruction "VL1RE8.V v19, x20" at 0x80012038=>[0]0x80012038 (0x28a0987) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080012038 mem-ID=0 size=4 element-size=4 type=Instruction data=87098a02
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80012038 end_addr=0x8001203b
[info]current source entropy:5, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x8001203c
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v19_0 value 0xe3d9d0ebc8b06a47, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v19_1 value 0x9b0acf991649c963, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v19_2 value 0xae06866bbe91b1ff, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v19_3 value 0xf13ad4b3592eb621, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v19_4 value 0x9dde9d8f74fd1cbd, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v19_5 value 0xd4169ea9e8e65ccb, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v19_6 value 0x596a6eb7b1cc017f, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v19_7 value 0xba54bbc7aa5f7ddd, mask 0xffffffffffffffff
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x58d value 0x58d
[info] opname=rd
[notice]Committing instruction "LUI x16, 1421" at 0x8001203c=>[0]0x8001203c (0x58d837) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008001203c mem-ID=0 size=4 element-size=4 type=Instruction data=37d85800
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8001203c end_addr=0x8001203f
[info]current dest entropy:1, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x16 value 0x58d000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80012040
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x1bd value 0x1bd
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x16, x16, 445" at 0x80012040=>[0]0x80012040 (0x1bd8081b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080012040 mem-ID=0 size=4 element-size=4 type=Instruction data=1b08d81b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80012040 end_addr=0x80012043
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x16 value 0x58d1bd, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80012044
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x16, x16, 0xc" at 0x80012044=>[0]0x80012044 (0xc81813) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080012044 mem-ID=0 size=4 element-size=4 type=Instruction data=1318c800
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80012044 end_addr=0x80012047
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x16 value 0x58d1bd000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80012048
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xd0f value 0xd0f
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x16, x16, -753" at 0x80012048=>[0]0x80012048 (0xd0f80813) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080012048 mem-ID=0 size=4 element-size=4 type=Instruction data=1308f8d0
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80012048 end_addr=0x8001204b
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x16 value 0x58d1bcd0f, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x8001204c
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : CommitInstruction
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x655cc3756=>part 1 PA [0]0x655cc3756 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x655cc3756=>part 1 PA [0]0x655cc3756 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x655cc3756=>part 1 PA [0]0x655cc3756 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x655cc3756=>part 1 PA [0]0x655cc3756 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000000655cc3756 mem-ID=0 size=2 element-size=2 type=Data data=b0da
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x655cc3756 end_addr=0x655cc3757
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x670f59dfa=>part 1 PA [0]0x670f59dfa size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x670f59dfa=>part 1 PA [0]0x670f59dfa size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x670f59dfa=>part 1 PA [0]0x670f59dfa size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x670f59dfa=>part 1 PA [0]0x670f59dfa size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000000670f59dfa mem-ID=0 size=2 element-size=2 type=Data data=680a
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x670f59dfa end_addr=0x670f59dfb
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5a3659672=>part 1 PA [0]0x5a3659672 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5a3659672=>part 1 PA [0]0x5a3659672 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5a3659672=>part 1 PA [0]0x5a3659672 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5a3659672=>part 1 PA [0]0x5a3659672 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000005a3659672 mem-ID=0 size=2 element-size=2 type=Data data=c779
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5a3659672 end_addr=0x5a3659673
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x628269ca8=>part 1 PA [0]0x628269ca8 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x628269ca8=>part 1 PA [0]0x628269ca8 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x628269ca8=>part 1 PA [0]0x628269ca8 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x628269ca8=>part 1 PA [0]0x628269ca8 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000000628269ca8 mem-ID=0 size=2 element-size=2 type=Data data=9eb9
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x628269ca8 end_addr=0x628269ca9
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x64bad7f0e=>part 1 PA [0]0x64bad7f0e size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x64bad7f0e=>part 1 PA [0]0x64bad7f0e size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x64bad7f0e=>part 1 PA [0]0x64bad7f0e size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x64bad7f0e=>part 1 PA [0]0x64bad7f0e size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000064bad7f0e mem-ID=0 size=2 element-size=2 type=Data data=b01a
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x64bad7f0e end_addr=0x64bad7f0f
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x63b22537a=>part 1 PA [0]0x63b22537a size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x63b22537a=>part 1 PA [0]0x63b22537a size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x63b22537a=>part 1 PA [0]0x63b22537a size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x63b22537a=>part 1 PA [0]0x63b22537a size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000063b22537a mem-ID=0 size=2 element-size=2 type=Data data=1920
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x63b22537a end_addr=0x63b22537b
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5e64a8330=>part 1 PA [0]0x5e64a8330 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5e64a8330=>part 1 PA [0]0x5e64a8330 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5e64a8330=>part 1 PA [0]0x5e64a8330 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5e64a8330=>part 1 PA [0]0x5e64a8330 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000005e64a8330 mem-ID=0 size=2 element-size=2 type=Data data=ce5c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5e64a8330 end_addr=0x5e64a8331
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x67e56a1c2=>part 1 PA [0]0x67e56a1c2 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x67e56a1c2=>part 1 PA [0]0x67e56a1c2 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x67e56a1c2=>part 1 PA [0]0x67e56a1c2 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x67e56a1c2=>part 1 PA [0]0x67e56a1c2 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000067e56a1c2 mem-ID=0 size=2 element-size=2 type=Data data=8e25
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x67e56a1c2 end_addr=0x67e56a1c3
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x60218e9cc=>part 1 PA [0]0x60218e9cc size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x60218e9cc=>part 1 PA [0]0x60218e9cc size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x60218e9cc=>part 1 PA [0]0x60218e9cc size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x60218e9cc=>part 1 PA [0]0x60218e9cc size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000060218e9cc mem-ID=0 size=2 element-size=2 type=Data data=6b04
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x60218e9cc end_addr=0x60218e9cd
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x62afa6a9e=>part 1 PA [0]0x62afa6a9e size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x62afa6a9e=>part 1 PA [0]0x62afa6a9e size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x62afa6a9e=>part 1 PA [0]0x62afa6a9e size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x62afa6a9e=>part 1 PA [0]0x62afa6a9e size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000062afa6a9e mem-ID=0 size=2 element-size=2 type=Data data=8b7a
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x62afa6a9e end_addr=0x62afa6a9f
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6760229da=>part 1 PA [0]0x6760229da size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6760229da=>part 1 PA [0]0x6760229da size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6760229da=>part 1 PA [0]0x6760229da size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6760229da=>part 1 PA [0]0x6760229da size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000006760229da mem-ID=0 size=2 element-size=2 type=Data data=0ce4
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6760229da end_addr=0x6760229db
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x661326bb8=>part 1 PA [0]0x661326bb8 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x661326bb8=>part 1 PA [0]0x661326bb8 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x661326bb8=>part 1 PA [0]0x661326bb8 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x661326bb8=>part 1 PA [0]0x661326bb8 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000000661326bb8 mem-ID=0 size=2 element-size=2 type=Data data=d978
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x661326bb8 end_addr=0x661326bb9
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x63ee7ce8e=>part 1 PA [0]0x63ee7ce8e size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x63ee7ce8e=>part 1 PA [0]0x63ee7ce8e size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x63ee7ce8e=>part 1 PA [0]0x63ee7ce8e size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x63ee7ce8e=>part 1 PA [0]0x63ee7ce8e size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000063ee7ce8e mem-ID=0 size=2 element-size=2 type=Data data=2233
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x63ee7ce8e end_addr=0x63ee7ce8f
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5e6863bc6=>part 1 PA [0]0x5e6863bc6 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5e6863bc6=>part 1 PA [0]0x5e6863bc6 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5e6863bc6=>part 1 PA [0]0x5e6863bc6 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5e6863bc6=>part 1 PA [0]0x5e6863bc6 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000005e6863bc6 mem-ID=0 size=2 element-size=2 type=Data data=cfad
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5e6863bc6 end_addr=0x5e6863bc7
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6377b4aec=>part 1 PA [0]0x6377b4aec size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6377b4aec=>part 1 PA [0]0x6377b4aec size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6377b4aec=>part 1 PA [0]0x6377b4aec size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6377b4aec=>part 1 PA [0]0x6377b4aec size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000006377b4aec mem-ID=0 size=2 element-size=2 type=Data data=84ab
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6377b4aec end_addr=0x6377b4aed
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6477088d6=>part 1 PA [0]0x6477088d6 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6477088d6=>part 1 PA [0]0x6477088d6 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6477088d6=>part 1 PA [0]0x6477088d6 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6477088d6=>part 1 PA [0]0x6477088d6 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000006477088d6 mem-ID=0 size=2 element-size=2 type=Data data=c7aa
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6477088d6 end_addr=0x6477088d7
[notice]Committing instruction "VSUXEI32.V v20, x16, v19, Vector result" at 0x8001204c=>[0]0x8001204c (0x5386a27) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008001204c mem-ID=0 size=4 element-size=4 type=Instruction data=276a3805
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8001204c end_addr=0x8001204f
[info]current source entropy:6, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80012050
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x655cc3756
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x5a3659672
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x64bad7f0e
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x5e64a8330
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x6760229da
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x661326bb8
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : RegisterReservation
[info]{RegisterReserver::UnreserveRegister} Unreserve register: v19, access: Write, reserve type: User
[info]{GenSequenceAgent::RegisterReservation} register reservation do? 0 reg v19 attrs Write is reserved? 0
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : RegisterReservation
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x16, access: Write, reserve type: User
[info]{GenSequenceAgent::RegisterReservation} register reservation do? 0 reg x16 attrs Write is reserved? 0
[notice]GenQueryAgent::HandleQuery : InstructionRecord
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 6
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 9
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[info]{GenVirtualMemoryRequest::AddDetail} Size : 0x200 : GenVaRequest
[info]{GenVirtualMemoryRequest::AddDetail} Align : 0x8 : GenVaRequest
[info]{GenVirtualMemoryRequest::AddDetail} Type : D : GenVaRequest
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[notice]Generating: VLOXEI64.V##RISCV
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[debug]choice tree name: Data alignment choice name: Aligned set weight: 50
[debug]choice tree name: Data alignment choice name: Unaligned set weight: 14
[info] opname=vd
[info]Operand vd No Dependency constraint
[info] opname=vm
[info] opname=LoadStore-rs1-vs2
[notice]Operand : LoadStore-rs1-vs2 mask 0x0 value 0x0
[info]{ResourceDependence::GetInterDependenceConstraint} GPR, OnSource entropy stable? 0
[info]Operand rs1 No Dependency constraint
[info]Operand vs2 No Dependency constraint
[notice]{VectorIndexedLoadStoreOperand::GenerateWithPreamble} generated target address 0x5c51397846 alignment 2 data size 2 base value 0x71d29d26794583d2
[info]{AddressingOperand::Generate} generated with preamble
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} preventing all data page faults.
[notice]{DataBlock::Setup} generate data block start address...0x1c46fa180 with size:64 and align:64
[notice]{DataBlock::Setup} allocate memory for value:0x8e2d6335d7f3f474 size:0x8 Big endian:0x0 to memory:0x1c46fa180 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000001c46fa180 mem-ID=0 size=8 element-size=8 type=Data data=74f4f3d735632d8e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1c46fa180 end_addr=0x1c46fa187
[notice]{DataBlock::Setup} allocate memory for value:0x8e2d63334e5d35f0 size:0x8 Big endian:0x0 to memory:0x1c46fa188 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000001c46fa188 mem-ID=0 size=8 element-size=8 type=Data data=f0355d4e33632d8e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1c46fa188 end_addr=0x1c46fa18f
[notice]{DataBlock::Setup} allocate memory for value:0x8e2d6336922c098c size:0x8 Big endian:0x0 to memory:0x1c46fa190 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000001c46fa190 mem-ID=0 size=8 element-size=8 type=Data data=8c092c9236632d8e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1c46fa190 end_addr=0x1c46fa197
[notice]{DataBlock::Setup} allocate memory for value:0x8e2d634658f7ac0c size:0x8 Big endian:0x0 to memory:0x1c46fa198 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000001c46fa198 mem-ID=0 size=8 element-size=8 type=Data data=0cacf75846632d8e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1c46fa198 end_addr=0x1c46fa19f
[notice]{DataBlock::Setup} allocate memory for value:0x8e2d6335ddf986c8 size:0x8 Big endian:0x0 to memory:0x1c46fa1a0 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000001c46fa1a0 mem-ID=0 size=8 element-size=8 type=Data data=c886f9dd35632d8e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1c46fa1a0 end_addr=0x1c46fa1a7
[notice]{DataBlock::Setup} allocate memory for value:0x8e2d632848138cb0 size:0x8 Big endian:0x0 to memory:0x1c46fa1a8 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000001c46fa1a8 mem-ID=0 size=8 element-size=8 type=Data data=b08c134828632d8e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1c46fa1a8 end_addr=0x1c46fa1af
[notice]{DataBlock::Setup} allocate memory for value:0x8e2d62f37aff36c8 size:0x8 Big endian:0x0 to memory:0x1c46fa1b0 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000001c46fa1b0 mem-ID=0 size=8 element-size=8 type=Data data=c836ff7af3622d8e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1c46fa1b0 end_addr=0x1c46fa1b7
[notice]{DataBlock::Setup} allocate memory for value:0x8e2d633ef2596716 size:0x8 Big endian:0x0 to memory:0x1c46fa1b8 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000001c46fa1b8 mem-ID=0 size=8 element-size=8 type=Data data=166759f23e632d8e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1c46fa1b8 end_addr=0x1c46fa1bf
[notice]{DataBlock::Clear} data units are cleared!
[info]{RegisterReserver::ReserveRegister} Reserving register: v26, access: Write, reserve type: User
[info]{Generator::AddLoadRegisterAmbleRequests} register v26 should be reserved now: 1
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} preventing all data page faults.
[notice]{DataBlock::Setup} generate data block start address...0x1c4bdc0e80 with size:64 and align:64
[notice]{DataBlock::Setup} allocate memory for value:0x8e2d6334d9f0edba size:0x8 Big endian:0x0 to memory:0x1c4bdc0e80 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001c4bdc0e80 mem-ID=0 size=8 element-size=8 type=Data data=baedf0d934632d8e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1c4bdc0e80 end_addr=0x1c4bdc0e87
[notice]{DataBlock::Setup} allocate memory for value:0x8e2d632ec735414a size:0x8 Big endian:0x0 to memory:0x1c4bdc0e88 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001c4bdc0e88 mem-ID=0 size=8 element-size=8 type=Data data=4a4135c72e632d8e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1c4bdc0e88 end_addr=0x1c4bdc0e8f
[notice]{DataBlock::Setup} allocate memory for value:0x8e2d62fdd5c5094e size:0x8 Big endian:0x0 to memory:0x1c4bdc0e90 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001c4bdc0e90 mem-ID=0 size=8 element-size=8 type=Data data=4e09c5d5fd622d8e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1c4bdc0e90 end_addr=0x1c4bdc0e97
[notice]{DataBlock::Setup} allocate memory for value:0x8e2d62f4fdb1349a size:0x8 Big endian:0x0 to memory:0x1c4bdc0e98 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001c4bdc0e98 mem-ID=0 size=8 element-size=8 type=Data data=9a34b1fdf4622d8e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1c4bdc0e98 end_addr=0x1c4bdc0e9f
[notice]{DataBlock::Setup} allocate memory for value:0x8e2d62fc777df606 size:0x8 Big endian:0x0 to memory:0x1c4bdc0ea0 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001c4bdc0ea0 mem-ID=0 size=8 element-size=8 type=Data data=06f67d77fc622d8e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1c4bdc0ea0 end_addr=0x1c4bdc0ea7
[notice]{DataBlock::Setup} allocate memory for value:0x8e2d632dde085bfa size:0x8 Big endian:0x0 to memory:0x1c4bdc0ea8 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001c4bdc0ea8 mem-ID=0 size=8 element-size=8 type=Data data=fa5b08de2d632d8e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1c4bdc0ea8 end_addr=0x1c4bdc0eaf
[notice]{DataBlock::Setup} allocate memory for value:0x8e2d6303d64f1fb4 size:0x8 Big endian:0x0 to memory:0x1c4bdc0eb0 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001c4bdc0eb0 mem-ID=0 size=8 element-size=8 type=Data data=b41f4fd603632d8e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1c4bdc0eb0 end_addr=0x1c4bdc0eb7
[notice]{DataBlock::Setup} allocate memory for value:0x8e2d62e756798342 size:0x8 Big endian:0x0 to memory:0x1c4bdc0eb8 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001c4bdc0eb8 mem-ID=0 size=8 element-size=8 type=Data data=42837956e7622d8e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1c4bdc0eb8 end_addr=0x1c4bdc0ebf
[notice]{DataBlock::Clear} data units are cleared!
[info]{RegisterReserver::ReserveRegister} Reserving register: v27, access: Write, reserve type: User
[info]{Generator::AddLoadRegisterAmbleRequests} register v27 should be reserved now: 1
[info]{RegisterReserver::ReserveRegister} Reserving register: x1, access: Write, reserve type: User
[info]{Generator::AddLoadRegisterAmbleRequests} register x1 should be reserved now: 1
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0xe2 value 0xe2
[info] opname=rd
[notice]Committing instruction "LUI x2, 226" at 0x80012050=>[0]0x80012050 (0xe2137) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080012050 mem-ID=0 size=4 element-size=4 type=Instruction data=37210e00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80012050 end_addr=0x80012053
[info]current dest entropy:1, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x2 value 0xe2000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80012054
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x37d value 0x37d
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x2, x2, 893" at 0x80012054=>[0]0x80012054 (0x37d1011b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080012054 mem-ID=0 size=4 element-size=4 type=Instruction data=1b01d137
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80012054 end_addr=0x80012057
[notice]retire source stage: 1, access: 0x19, size: 1, type: 0
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x2 value 0xe237d, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80012058
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xd value 0xd
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x2, x2, 0xd" at 0x80012058=>[0]0x80012058 (0xd11113) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080012058 mem-ID=0 size=4 element-size=4 type=Instruction data=1311d100
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80012058 end_addr=0x8001205b
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x2 value 0x1c46fa000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x8001205c
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x180 value 0x180
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x2, x2, 384" at 0x8001205c=>[0]0x8001205c (0x18010113) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008001205c mem-ID=0 size=4 element-size=4 type=Instruction data=13010118
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8001205c end_addr=0x8001205f
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x2 value 0x1c46fa180, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80012060
[notice]Generating: VL1RE8.V##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[debug]choice tree name: Data alignment choice name: Aligned set weight: 50
[debug]choice tree name: Data alignment choice name: Unaligned set weight: 14
[info]constraint already forced, ignore reservation check
[info] opname=vd
[info] opname=LoadStore-rs1
[notice]Operand : LoadStore-rs1 mask 0x0 value 0x0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x0=>part 1 PA [0]0x0 size=1, part 2 PA [0]0x0 size=0
[notice]Committing instruction "VL1RE8.V v26, x2" at 0x80012060=>[0]0x80012060 (0x2810d07) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080012060 mem-ID=0 size=4 element-size=4 type=Instruction data=070d8102
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80012060 end_addr=0x80012063
[info]current source entropy:6, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80012064
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v26_0 value 0x8e2d6335d7f3f474, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v26_1 value 0x8e2d63334e5d35f0, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v26_2 value 0x8e2d6336922c098c, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v26_3 value 0x8e2d634658f7ac0c, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v26_4 value 0x8e2d6335ddf986c8, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v26_5 value 0x8e2d632848138cb0, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v26_6 value 0x8e2d62f37aff36c8, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v26_7 value 0x8e2d633ef2596716, mask 0xffffffffffffffff
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x1c4c value 0x1c4c
[info] opname=rd
[notice]Committing instruction "LUI x31, 7244" at 0x80012064=>[0]0x80012064 (0x1c4cfb7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080012064 mem-ID=0 size=4 element-size=4 type=Instruction data=b7cfc401
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80012064 end_addr=0x80012067
[info]current dest entropy:1, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x31 value 0x1c4c000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80012068
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xdc1 value 0xdc1
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x31, x31, -575" at 0x80012068=>[0]0x80012068 (0xdc1f8f9b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080012068 mem-ID=0 size=4 element-size=4 type=Instruction data=9b8f1fdc
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80012068 end_addr=0x8001206b
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x31 value 0x1c4bdc1, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x8001206c
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x31, x31, 0xc" at 0x8001206c=>[0]0x8001206c (0xcf9f93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008001206c mem-ID=0 size=4 element-size=4 type=Instruction data=939fcf00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8001206c end_addr=0x8001206f
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x31 value 0x1c4bdc1000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80012070
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xe80 value 0xe80
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x31, x31, -384" at 0x80012070=>[0]0x80012070 (0xe80f8f93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080012070 mem-ID=0 size=4 element-size=4 type=Instruction data=938f0fe8
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80012070 end_addr=0x80012073
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x31 value 0x1c4bdc0e80, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80012074
[notice]Generating: VL1RE8.V##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[debug]choice tree name: Data alignment choice name: Aligned set weight: 50
[debug]choice tree name: Data alignment choice name: Unaligned set weight: 14
[info]constraint already forced, ignore reservation check
[info] opname=vd
[info] opname=LoadStore-rs1
[notice]Operand : LoadStore-rs1 mask 0x0 value 0x0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x0=>part 1 PA [0]0x0 size=1, part 2 PA [0]0x0 size=0
[notice]Committing instruction "VL1RE8.V v27, x31" at 0x80012074=>[0]0x80012074 (0x28f8d87) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080012074 mem-ID=0 size=4 element-size=4 type=Instruction data=878d8f02
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80012074 end_addr=0x80012077
[info]current source entropy:6, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80012078
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v27_0 value 0x8e2d6334d9f0edba, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v27_1 value 0x8e2d632ec735414a, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v27_2 value 0x8e2d62fdd5c5094e, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v27_3 value 0x8e2d62f4fdb1349a, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v27_4 value 0x8e2d62fc777df606, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v27_5 value 0x8e2d632dde085bfa, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v27_6 value 0x8e2d6303d64f1fb4, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v27_7 value 0x8e2d62e756798342, mask 0xffffffffffffffff
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x71d value 0x71d
[info] opname=rd
[notice]Committing instruction "LUI x1, 1821" at 0x80012078=>[0]0x80012078 (0x71d0b7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080012078 mem-ID=0 size=4 element-size=4 type=Instruction data=b7d07100
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80012078 end_addr=0x8001207b
[info]current dest entropy:1, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x1 value 0x71d000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x8001207c
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x29d value 0x29d
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x1, x1, 669" at 0x8001207c=>[0]0x8001207c (0x29d0809b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008001207c mem-ID=0 size=4 element-size=4 type=Instruction data=9b80d029
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8001207c end_addr=0x8001207f
[info]current source entropy:7, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x1 value 0x71d29d, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80012080
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xd value 0xd
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x1, x1, 0xd" at 0x80012080=>[0]0x80012080 (0xd09093) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080012080 mem-ID=0 size=4 element-size=4 type=Instruction data=9390d000
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80012080 end_addr=0x80012083
[info]current source entropy:7, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x1 value 0xe3a53a000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80012084
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x4cf value 0x4cf
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x1, x1, 1231" at 0x80012084=>[0]0x80012084 (0x4cf08093) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080012084 mem-ID=0 size=4 element-size=4 type=Instruction data=9380f04c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80012084 end_addr=0x80012087
[info]current source entropy:7, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x1 value 0xe3a53a4cf, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80012088
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x1, x1, 0xc" at 0x80012088=>[0]0x80012088 (0xc09093) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080012088 mem-ID=0 size=4 element-size=4 type=Instruction data=9390c000
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80012088 end_addr=0x8001208b
[info]current source entropy:7, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x1 value 0xe3a53a4cf000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x8001208c
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x28b value 0x28b
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x1, x1, 651" at 0x8001208c=>[0]0x8001208c (0x28b08093) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008001208c mem-ID=0 size=4 element-size=4 type=Instruction data=9380b028
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8001208c end_addr=0x8001208f
[info]current source entropy:7, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x1 value 0xe3a53a4cf28b, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80012090
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xf value 0xf
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x1, x1, 0xf" at 0x80012090=>[0]0x80012090 (0xf09093) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080012090 mem-ID=0 size=4 element-size=4 type=Instruction data=9390f000
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80012090 end_addr=0x80012093
[notice]retire source stage: 10, access: 0x15, size: 1, type: 0
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x1 value 0x71d29d2679458000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80012094
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x3d2 value 0x3d2
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x1, x1, 978" at 0x80012094=>[0]0x80012094 (0x3d208093) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080012094 mem-ID=0 size=4 element-size=4 type=Instruction data=9380203d
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80012094 end_addr=0x80012097
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x1 value 0x71d29d26794583d2, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80012098
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : CommitInstruction
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5c51397846=>part 1 PA [0]0x5c51397846 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5c51397846=>part 1 PA [0]0x5c51397846 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5c51397846=>part 1 PA [0]0x5c51397846 size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x71c2
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5c51397846=>part 1 PA [0]0x5c51397846 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000005c51397846 mem-ID=0 size=2 element-size=2 type=Data data=c271
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5c51397846 end_addr=0x5c51397847
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x59c7a2b9c2=>part 1 PA [0]0x59c7a2b9c2 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x59c7a2b9c2=>part 1 PA [0]0x59c7a2b9c2 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x59c7a2b9c2=>part 1 PA [0]0x59c7a2b9c2 size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0xf99e
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x59c7a2b9c2=>part 1 PA [0]0x59c7a2b9c2 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000059c7a2b9c2 mem-ID=0 size=2 element-size=2 type=Data data=9ef9
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x59c7a2b9c2 end_addr=0x59c7a2b9c3
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5d0b718d5e=>part 1 PA [0]0x5d0b718d5e size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5d0b718d5e=>part 1 PA [0]0x5d0b718d5e size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5d0b718d5e=>part 1 PA [0]0x5d0b718d5e size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x4156
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5d0b718d5e=>part 1 PA [0]0x5d0b718d5e size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000005d0b718d5e mem-ID=0 size=2 element-size=2 type=Data data=5641
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5d0b718d5e end_addr=0x5d0b718d5f
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6cd23d2fde=>part 1 PA [0]0x6cd23d2fde size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6cd23d2fde=>part 1 PA [0]0x6cd23d2fde size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6cd23d2fde=>part 1 PA [0]0x6cd23d2fde size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x104a
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6cd23d2fde=>part 1 PA [0]0x6cd23d2fde size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000006cd23d2fde mem-ID=0 size=2 element-size=2 type=Data data=4a10
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6cd23d2fde end_addr=0x6cd23d2fdf
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5c573f0a9a=>part 1 PA [0]0x5c573f0a9a size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5c573f0a9a=>part 1 PA [0]0x5c573f0a9a size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5c573f0a9a=>part 1 PA [0]0x5c573f0a9a size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x6996
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5c573f0a9a=>part 1 PA [0]0x5c573f0a9a size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000005c573f0a9a mem-ID=0 size=2 element-size=2 type=Data data=9669
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5c573f0a9a end_addr=0x5c573f0a9b
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4ec1591082=>part 1 PA [0]0x4ec1591082 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4ec1591082=>part 1 PA [0]0x4ec1591082 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4ec1591082=>part 1 PA [0]0x4ec1591082 size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x1520
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4ec1591082=>part 1 PA [0]0x4ec1591082 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000004ec1591082 mem-ID=0 size=2 element-size=2 type=Data data=2015
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x4ec1591082 end_addr=0x4ec1591083
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x19f444ba9a=>part 1 PA [0]0x19f444ba9a size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x19f444ba9a=>part 1 PA [0]0x19f444ba9a size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x19f444ba9a=>part 1 PA [0]0x19f444ba9a size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0xd2e8
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x19f444ba9a=>part 1 PA [0]0x19f444ba9a size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000019f444ba9a mem-ID=0 size=2 element-size=2 type=Data data=e8d2
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x19f444ba9a end_addr=0x19f444ba9b
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x656b9eeae8=>part 1 PA [0]0x656b9eeae8 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x656b9eeae8=>part 1 PA [0]0x656b9eeae8 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x656b9eeae8=>part 1 PA [0]0x656b9eeae8 size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x76be
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x656b9eeae8=>part 1 PA [0]0x656b9eeae8 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000656b9eeae8 mem-ID=0 size=2 element-size=2 type=Data data=be76
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x656b9eeae8 end_addr=0x656b9eeae9
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5b5336718c=>part 1 PA [0]0x5b5336718c size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5b5336718c=>part 1 PA [0]0x5b5336718c size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5b5336718c=>part 1 PA [0]0x5b5336718c size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5b5336718c=>part 1 PA [0]0x5b5336718c size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000005b5336718c mem-ID=0 size=2 element-size=2 type=Data data=8e3a
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5b5336718c end_addr=0x5b5336718d
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x55407ac51c=>part 1 PA [0]0x55407ac51c size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x55407ac51c=>part 1 PA [0]0x55407ac51c size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x55407ac51c=>part 1 PA [0]0x55407ac51c size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0xb48
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x55407ac51c=>part 1 PA [0]0x55407ac51c size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000055407ac51c mem-ID=0 size=2 element-size=2 type=Data data=480b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x55407ac51c end_addr=0x55407ac51d
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x244f0a8d20=>part 1 PA [0]0x244f0a8d20 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x244f0a8d20=>part 1 PA [0]0x244f0a8d20 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x244f0a8d20=>part 1 PA [0]0x244f0a8d20 size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0xcaa
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x244f0a8d20=>part 1 PA [0]0x244f0a8d20 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000244f0a8d20 mem-ID=0 size=2 element-size=2 type=Data data=aa0c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x244f0a8d20 end_addr=0x244f0a8d21
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1b76f6b86c=>part 1 PA [0]0x1b76f6b86c size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1b76f6b86c=>part 1 PA [0]0x1b76f6b86c size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1b76f6b86c=>part 1 PA [0]0x1b76f6b86c size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0xf910
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1b76f6b86c=>part 1 PA [0]0x1b76f6b86c size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001b76f6b86c mem-ID=0 size=2 element-size=2 type=Data data=10f9
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1b76f6b86c end_addr=0x1b76f6b86d
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x22f0c379d8=>part 1 PA [0]0x22f0c379d8 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x22f0c379d8=>part 1 PA [0]0x22f0c379d8 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x22f0c379d8=>part 1 PA [0]0x22f0c379d8 size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0xc106
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x22f0c379d8=>part 1 PA [0]0x22f0c379d8 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000022f0c379d8 mem-ID=0 size=2 element-size=2 type=Data data=06c1
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x22f0c379d8 end_addr=0x22f0c379d9
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x54574ddfcc=>part 1 PA [0]0x54574ddfcc size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x54574ddfcc=>part 1 PA [0]0x54574ddfcc size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x54574ddfcc=>part 1 PA [0]0x54574ddfcc size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0xd09e
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x54574ddfcc=>part 1 PA [0]0x54574ddfcc size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000054574ddfcc mem-ID=0 size=2 element-size=2 type=Data data=9ed0
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x54574ddfcc end_addr=0x54574ddfcd
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2a4f94a386=>part 1 PA [0]0x2a4f94a386 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2a4f94a386=>part 1 PA [0]0x2a4f94a386 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2a4f94a386=>part 1 PA [0]0x2a4f94a386 size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0xb7c8
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2a4f94a386=>part 1 PA [0]0x2a4f94a386 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000002a4f94a386 mem-ID=0 size=2 element-size=2 type=Data data=c8b7
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2a4f94a386 end_addr=0x2a4f94a387
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0xdcfbf0714=>part 1 PA [0]0xdcfbf0714 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0xdcfbf0714=>part 1 PA [0]0xdcfbf0714 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0xdcfbf0714=>part 1 PA [0]0xdcfbf0714 size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x38a0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0xdcfbf0714=>part 1 PA [0]0xdcfbf0714 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000000dcfbf0714 mem-ID=0 size=2 element-size=2 type=Data data=a038
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0xdcfbf0714 end_addr=0xdcfbf0715
[notice]Committing instruction "VLOXEI64.V v7, x1, v26, Unmasked" at 0x80012098=>[0]0x80012098 (0xfa0f387) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080012098 mem-ID=0 size=4 element-size=4 type=Instruction data=87f3a00f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80012098 end_addr=0x8001209b
[info]current source entropy:6, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x8001209c
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v7_0 value 0x104a4156f99e71c2, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v7_1 value 0x76bed2e815206996, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v7_2 value 0xf9100caa0b483a8e, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v7_3 value 0x38a0b7c8d09ec106, mask 0xffffffffffffffff
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : RegisterReservation
[info]{RegisterReserver::UnreserveRegister} Unreserve register: v26, access: Write, reserve type: User
[info]{GenSequenceAgent::RegisterReservation} register reservation do? 0 reg v26 attrs Write is reserved? 0
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : RegisterReservation
[info]{RegisterReserver::UnreserveRegister} Unreserve register: v27, access: Write, reserve type: User
[info]{GenSequenceAgent::RegisterReservation} register reservation do? 0 reg v27 attrs Write is reserved? 0
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : RegisterReservation
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x1, access: Write, reserve type: User
[info]{GenSequenceAgent::RegisterReservation} register reservation do? 0 reg x1 attrs Write is reserved? 0
[notice]GenQueryAgent::HandleQuery : InstructionRecord
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 6
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 9
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]Generating: VLOXEI8.V##RISCV
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[debug]choice tree name: Data alignment choice name: Aligned set weight: 50
[debug]choice tree name: Data alignment choice name: Unaligned set weight: 14
[info] opname=vd
[info]Operand vd No Dependency constraint
[info] opname=vm
[info] opname=LoadStore-rs1-vs2
[notice]Operand : LoadStore-rs1-vs2 mask 0x0 value 0x0
[info]Operand rs1 No Dependency constraint
[info]Operand vs2 No Dependency constraint
[notice]{VectorIndexedLoadStoreOperand::GenerateWithPreamble} generated target address 0x4653ee7eb3 alignment 1 data size 2 base value 0x4653ee7e52
[info]{AddressingOperand::Generate} generated with preamble
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} preventing all data page faults.
[notice]{DataBlock::Setup} generate data block start address...0x70855ba540 with size:64 and align:64
[notice]{DataBlock::Setup} allocate memory for value:0x61 size:0x1 Big endian:0x0 to memory:0x70855ba540 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000070855ba540 mem-ID=0 size=1 element-size=1 type=Data data=61
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x70855ba540 end_addr=0x70855ba540
[notice]{DataBlock::Setup} allocate memory for value:0x77 size:0x1 Big endian:0x0 to memory:0x70855ba541 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000070855ba541 mem-ID=0 size=1 element-size=1 type=Data data=77
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x70855ba541 end_addr=0x70855ba541
[notice]{DataBlock::Setup} allocate memory for value:0x54 size:0x1 Big endian:0x0 to memory:0x70855ba542 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000070855ba542 mem-ID=0 size=1 element-size=1 type=Data data=54
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x70855ba542 end_addr=0x70855ba542
[notice]{DataBlock::Setup} allocate memory for value:0x2c size:0x1 Big endian:0x0 to memory:0x70855ba543 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000070855ba543 mem-ID=0 size=1 element-size=1 type=Data data=2c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x70855ba543 end_addr=0x70855ba543
[notice]{DataBlock::Setup} allocate memory for value:0x6c size:0x1 Big endian:0x0 to memory:0x70855ba544 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000070855ba544 mem-ID=0 size=1 element-size=1 type=Data data=6c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x70855ba544 end_addr=0x70855ba544
[notice]{DataBlock::Setup} allocate memory for value:0xb6 size:0x1 Big endian:0x0 to memory:0x70855ba545 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000070855ba545 mem-ID=0 size=1 element-size=1 type=Data data=b6
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x70855ba545 end_addr=0x70855ba545
[notice]{DataBlock::Setup} allocate memory for value:0xde size:0x1 Big endian:0x0 to memory:0x70855ba546 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000070855ba546 mem-ID=0 size=1 element-size=1 type=Data data=de
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x70855ba546 end_addr=0x70855ba546
[notice]{DataBlock::Setup} allocate memory for value:0x7a size:0x1 Big endian:0x0 to memory:0x70855ba547 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000070855ba547 mem-ID=0 size=1 element-size=1 type=Data data=7a
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x70855ba547 end_addr=0x70855ba547
[notice]{DataBlock::Setup} allocate memory for value:0x9c size:0x1 Big endian:0x0 to memory:0x70855ba548 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000070855ba548 mem-ID=0 size=1 element-size=1 type=Data data=9c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x70855ba548 end_addr=0x70855ba548
[notice]{DataBlock::Setup} allocate memory for value:0xc8 size:0x1 Big endian:0x0 to memory:0x70855ba549 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000070855ba549 mem-ID=0 size=1 element-size=1 type=Data data=c8
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x70855ba549 end_addr=0x70855ba549
[notice]{DataBlock::Setup} allocate memory for value:0x39 size:0x1 Big endian:0x0 to memory:0x70855ba54a bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000070855ba54a mem-ID=0 size=1 element-size=1 type=Data data=39
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x70855ba54a end_addr=0x70855ba54a
[notice]{DataBlock::Setup} allocate memory for value:0x8f size:0x1 Big endian:0x0 to memory:0x70855ba54b bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000070855ba54b mem-ID=0 size=1 element-size=1 type=Data data=8f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x70855ba54b end_addr=0x70855ba54b
[notice]{DataBlock::Setup} allocate memory for value:0xb2 size:0x1 Big endian:0x0 to memory:0x70855ba54c bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000070855ba54c mem-ID=0 size=1 element-size=1 type=Data data=b2
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x70855ba54c end_addr=0x70855ba54c
[notice]{DataBlock::Setup} allocate memory for value:0x85 size:0x1 Big endian:0x0 to memory:0x70855ba54d bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000070855ba54d mem-ID=0 size=1 element-size=1 type=Data data=85
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x70855ba54d end_addr=0x70855ba54d
[notice]{DataBlock::Setup} allocate memory for value:0xcb size:0x1 Big endian:0x0 to memory:0x70855ba54e bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000070855ba54e mem-ID=0 size=1 element-size=1 type=Data data=cb
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x70855ba54e end_addr=0x70855ba54e
[notice]{DataBlock::Setup} allocate memory for value:0x8f size:0x1 Big endian:0x0 to memory:0x70855ba54f bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000070855ba54f mem-ID=0 size=1 element-size=1 type=Data data=8f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x70855ba54f end_addr=0x70855ba54f
[notice]{DataBlock::Setup} allocate memory for value:0xf8 size:0x1 Big endian:0x0 to memory:0x70855ba550 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000070855ba550 mem-ID=0 size=1 element-size=1 type=Data data=f8
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x70855ba550 end_addr=0x70855ba550
[notice]{DataBlock::Setup} allocate memory for value:0xd1 size:0x1 Big endian:0x0 to memory:0x70855ba551 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000070855ba551 mem-ID=0 size=1 element-size=1 type=Data data=d1
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x70855ba551 end_addr=0x70855ba551
[notice]{DataBlock::Setup} allocate memory for value:0x3f size:0x1 Big endian:0x0 to memory:0x70855ba552 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000070855ba552 mem-ID=0 size=1 element-size=1 type=Data data=3f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x70855ba552 end_addr=0x70855ba552
[notice]{DataBlock::Setup} allocate memory for value:0xe9 size:0x1 Big endian:0x0 to memory:0x70855ba553 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000070855ba553 mem-ID=0 size=1 element-size=1 type=Data data=e9
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x70855ba553 end_addr=0x70855ba553
[notice]{DataBlock::Setup} allocate memory for value:0xa6 size:0x1 Big endian:0x0 to memory:0x70855ba554 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000070855ba554 mem-ID=0 size=1 element-size=1 type=Data data=a6
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x70855ba554 end_addr=0x70855ba554
[notice]{DataBlock::Setup} allocate memory for value:0x24 size:0x1 Big endian:0x0 to memory:0x70855ba555 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000070855ba555 mem-ID=0 size=1 element-size=1 type=Data data=24
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x70855ba555 end_addr=0x70855ba555
[notice]{DataBlock::Setup} allocate memory for value:0x2d size:0x1 Big endian:0x0 to memory:0x70855ba556 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000070855ba556 mem-ID=0 size=1 element-size=1 type=Data data=2d
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x70855ba556 end_addr=0x70855ba556
[notice]{DataBlock::Setup} allocate memory for value:0xeb size:0x1 Big endian:0x0 to memory:0x70855ba557 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000070855ba557 mem-ID=0 size=1 element-size=1 type=Data data=eb
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x70855ba557 end_addr=0x70855ba557
[notice]{DataBlock::Setup} allocate memory for value:0x41 size:0x1 Big endian:0x0 to memory:0x70855ba558 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000070855ba558 mem-ID=0 size=1 element-size=1 type=Data data=41
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x70855ba558 end_addr=0x70855ba558
[notice]{DataBlock::Setup} allocate memory for value:0x4d size:0x1 Big endian:0x0 to memory:0x70855ba559 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000070855ba559 mem-ID=0 size=1 element-size=1 type=Data data=4d
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x70855ba559 end_addr=0x70855ba559
[notice]{DataBlock::Setup} allocate memory for value:0x97 size:0x1 Big endian:0x0 to memory:0x70855ba55a bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000070855ba55a mem-ID=0 size=1 element-size=1 type=Data data=97
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x70855ba55a end_addr=0x70855ba55a
[notice]{DataBlock::Setup} allocate memory for value:0x76 size:0x1 Big endian:0x0 to memory:0x70855ba55b bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000070855ba55b mem-ID=0 size=1 element-size=1 type=Data data=76
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x70855ba55b end_addr=0x70855ba55b
[notice]{DataBlock::Setup} allocate memory for value:0x73 size:0x1 Big endian:0x0 to memory:0x70855ba55c bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000070855ba55c mem-ID=0 size=1 element-size=1 type=Data data=73
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x70855ba55c end_addr=0x70855ba55c
[notice]{DataBlock::Setup} allocate memory for value:0x1f size:0x1 Big endian:0x0 to memory:0x70855ba55d bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000070855ba55d mem-ID=0 size=1 element-size=1 type=Data data=1f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x70855ba55d end_addr=0x70855ba55d
[notice]{DataBlock::Setup} allocate memory for value:0xc7 size:0x1 Big endian:0x0 to memory:0x70855ba55e bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000070855ba55e mem-ID=0 size=1 element-size=1 type=Data data=c7
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x70855ba55e end_addr=0x70855ba55e
[notice]{DataBlock::Setup} allocate memory for value:0x20 size:0x1 Big endian:0x0 to memory:0x70855ba55f bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000070855ba55f mem-ID=0 size=1 element-size=1 type=Data data=20
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x70855ba55f end_addr=0x70855ba55f
[notice]{DataBlock::Setup} allocate memory for value:0x7c size:0x1 Big endian:0x0 to memory:0x70855ba560 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000070855ba560 mem-ID=0 size=1 element-size=1 type=Data data=7c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x70855ba560 end_addr=0x70855ba560
[notice]{DataBlock::Setup} allocate memory for value:0x90 size:0x1 Big endian:0x0 to memory:0x70855ba561 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000070855ba561 mem-ID=0 size=1 element-size=1 type=Data data=90
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x70855ba561 end_addr=0x70855ba561
[notice]{DataBlock::Setup} allocate memory for value:0xa2 size:0x1 Big endian:0x0 to memory:0x70855ba562 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000070855ba562 mem-ID=0 size=1 element-size=1 type=Data data=a2
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x70855ba562 end_addr=0x70855ba562
[notice]{DataBlock::Setup} allocate memory for value:0x35 size:0x1 Big endian:0x0 to memory:0x70855ba563 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000070855ba563 mem-ID=0 size=1 element-size=1 type=Data data=35
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x70855ba563 end_addr=0x70855ba563
[notice]{DataBlock::Setup} allocate memory for value:0x9d size:0x1 Big endian:0x0 to memory:0x70855ba564 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000070855ba564 mem-ID=0 size=1 element-size=1 type=Data data=9d
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x70855ba564 end_addr=0x70855ba564
[notice]{DataBlock::Setup} allocate memory for value:0x35 size:0x1 Big endian:0x0 to memory:0x70855ba565 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000070855ba565 mem-ID=0 size=1 element-size=1 type=Data data=35
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x70855ba565 end_addr=0x70855ba565
[notice]{DataBlock::Setup} allocate memory for value:0x5 size:0x1 Big endian:0x0 to memory:0x70855ba566 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000070855ba566 mem-ID=0 size=1 element-size=1 type=Data data=05
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x70855ba566 end_addr=0x70855ba566
[notice]{DataBlock::Setup} allocate memory for value:0x9f size:0x1 Big endian:0x0 to memory:0x70855ba567 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000070855ba567 mem-ID=0 size=1 element-size=1 type=Data data=9f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x70855ba567 end_addr=0x70855ba567
[notice]{DataBlock::Setup} allocate memory for value:0xf9 size:0x1 Big endian:0x0 to memory:0x70855ba568 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000070855ba568 mem-ID=0 size=1 element-size=1 type=Data data=f9
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x70855ba568 end_addr=0x70855ba568
[notice]{DataBlock::Setup} allocate memory for value:0xd7 size:0x1 Big endian:0x0 to memory:0x70855ba569 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000070855ba569 mem-ID=0 size=1 element-size=1 type=Data data=d7
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x70855ba569 end_addr=0x70855ba569
[notice]{DataBlock::Setup} allocate memory for value:0xd4 size:0x1 Big endian:0x0 to memory:0x70855ba56a bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000070855ba56a mem-ID=0 size=1 element-size=1 type=Data data=d4
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x70855ba56a end_addr=0x70855ba56a
[notice]{DataBlock::Setup} allocate memory for value:0x71 size:0x1 Big endian:0x0 to memory:0x70855ba56b bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000070855ba56b mem-ID=0 size=1 element-size=1 type=Data data=71
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x70855ba56b end_addr=0x70855ba56b
[notice]{DataBlock::Setup} allocate memory for value:0x10 size:0x1 Big endian:0x0 to memory:0x70855ba56c bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000070855ba56c mem-ID=0 size=1 element-size=1 type=Data data=10
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x70855ba56c end_addr=0x70855ba56c
[notice]{DataBlock::Setup} allocate memory for value:0x29 size:0x1 Big endian:0x0 to memory:0x70855ba56d bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000070855ba56d mem-ID=0 size=1 element-size=1 type=Data data=29
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x70855ba56d end_addr=0x70855ba56d
[notice]{DataBlock::Setup} allocate memory for value:0xad size:0x1 Big endian:0x0 to memory:0x70855ba56e bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000070855ba56e mem-ID=0 size=1 element-size=1 type=Data data=ad
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x70855ba56e end_addr=0x70855ba56e
[notice]{DataBlock::Setup} allocate memory for value:0xd size:0x1 Big endian:0x0 to memory:0x70855ba56f bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000070855ba56f mem-ID=0 size=1 element-size=1 type=Data data=0d
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x70855ba56f end_addr=0x70855ba56f
[notice]{DataBlock::Setup} allocate memory for value:0x96 size:0x1 Big endian:0x0 to memory:0x70855ba570 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000070855ba570 mem-ID=0 size=1 element-size=1 type=Data data=96
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x70855ba570 end_addr=0x70855ba570
[notice]{DataBlock::Setup} allocate memory for value:0xba size:0x1 Big endian:0x0 to memory:0x70855ba571 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000070855ba571 mem-ID=0 size=1 element-size=1 type=Data data=ba
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x70855ba571 end_addr=0x70855ba571
[notice]{DataBlock::Setup} allocate memory for value:0x57 size:0x1 Big endian:0x0 to memory:0x70855ba572 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000070855ba572 mem-ID=0 size=1 element-size=1 type=Data data=57
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x70855ba572 end_addr=0x70855ba572
[notice]{DataBlock::Setup} allocate memory for value:0x48 size:0x1 Big endian:0x0 to memory:0x70855ba573 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000070855ba573 mem-ID=0 size=1 element-size=1 type=Data data=48
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x70855ba573 end_addr=0x70855ba573
[notice]{DataBlock::Setup} allocate memory for value:0xd3 size:0x1 Big endian:0x0 to memory:0x70855ba574 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000070855ba574 mem-ID=0 size=1 element-size=1 type=Data data=d3
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x70855ba574 end_addr=0x70855ba574
[notice]{DataBlock::Setup} allocate memory for value:0xf6 size:0x1 Big endian:0x0 to memory:0x70855ba575 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000070855ba575 mem-ID=0 size=1 element-size=1 type=Data data=f6
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x70855ba575 end_addr=0x70855ba575
[notice]{DataBlock::Setup} allocate memory for value:0x13 size:0x1 Big endian:0x0 to memory:0x70855ba576 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000070855ba576 mem-ID=0 size=1 element-size=1 type=Data data=13
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x70855ba576 end_addr=0x70855ba576
[notice]{DataBlock::Setup} allocate memory for value:0x8a size:0x1 Big endian:0x0 to memory:0x70855ba577 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000070855ba577 mem-ID=0 size=1 element-size=1 type=Data data=8a
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x70855ba577 end_addr=0x70855ba577
[notice]{DataBlock::Setup} allocate memory for value:0xe7 size:0x1 Big endian:0x0 to memory:0x70855ba578 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000070855ba578 mem-ID=0 size=1 element-size=1 type=Data data=e7
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x70855ba578 end_addr=0x70855ba578
[notice]{DataBlock::Setup} allocate memory for value:0xb7 size:0x1 Big endian:0x0 to memory:0x70855ba579 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000070855ba579 mem-ID=0 size=1 element-size=1 type=Data data=b7
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x70855ba579 end_addr=0x70855ba579
[notice]{DataBlock::Setup} allocate memory for value:0x50 size:0x1 Big endian:0x0 to memory:0x70855ba57a bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000070855ba57a mem-ID=0 size=1 element-size=1 type=Data data=50
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x70855ba57a end_addr=0x70855ba57a
[notice]{DataBlock::Setup} allocate memory for value:0xab size:0x1 Big endian:0x0 to memory:0x70855ba57b bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000070855ba57b mem-ID=0 size=1 element-size=1 type=Data data=ab
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x70855ba57b end_addr=0x70855ba57b
[notice]{DataBlock::Setup} allocate memory for value:0x90 size:0x1 Big endian:0x0 to memory:0x70855ba57c bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000070855ba57c mem-ID=0 size=1 element-size=1 type=Data data=90
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x70855ba57c end_addr=0x70855ba57c
[notice]{DataBlock::Setup} allocate memory for value:0x9c size:0x1 Big endian:0x0 to memory:0x70855ba57d bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000070855ba57d mem-ID=0 size=1 element-size=1 type=Data data=9c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x70855ba57d end_addr=0x70855ba57d
[notice]{DataBlock::Setup} allocate memory for value:0xe9 size:0x1 Big endian:0x0 to memory:0x70855ba57e bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000070855ba57e mem-ID=0 size=1 element-size=1 type=Data data=e9
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x70855ba57e end_addr=0x70855ba57e
[notice]{DataBlock::Setup} allocate memory for value:0xb3 size:0x1 Big endian:0x0 to memory:0x70855ba57f bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000070855ba57f mem-ID=0 size=1 element-size=1 type=Data data=b3
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x70855ba57f end_addr=0x70855ba57f
[notice]{DataBlock::Clear} data units are cleared!
[info]{RegisterReserver::ReserveRegister} Reserving register: v19, access: Write, reserve type: User
[info]{Generator::AddLoadRegisterAmbleRequests} register v19 should be reserved now: 1
[info]{RegisterReserver::ReserveRegister} Reserving register: x3, access: Write, reserve type: User
[info]{Generator::AddLoadRegisterAmbleRequests} register x3 should be reserved now: 1
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x3843 value 0x3843
[info] opname=rd
[notice]Committing instruction "LUI x24, 14403" at 0x8001209c=>[0]0x8001209c (0x3843c37) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008001209c mem-ID=0 size=4 element-size=4 type=Instruction data=373c8403
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8001209c end_addr=0x8001209f
[info]current dest entropy:1, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x24 value 0x3843000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800120a0
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xadd value 0xadd
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x24, x24, -1315" at 0x800120a0=>[0]0x800120a0 (0xaddc0c1b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800120a0 mem-ID=0 size=4 element-size=4 type=Instruction data=1b0cdcad
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800120a0 end_addr=0x800120a3
[info]current source entropy:7, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x24 value 0x3842add, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800120a4
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xd value 0xd
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x24, x24, 0xd" at 0x800120a4=>[0]0x800120a4 (0xdc1c13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800120a4 mem-ID=0 size=4 element-size=4 type=Instruction data=131cdc00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800120a4 end_addr=0x800120a7
[notice]retire source stage: 15, access: 0x9, size: 1, type: 0
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x24 value 0x70855ba000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800120a8
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x540 value 0x540
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x24, x24, 1344" at 0x800120a8=>[0]0x800120a8 (0x540c0c13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800120a8 mem-ID=0 size=4 element-size=4 type=Instruction data=130c0c54
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800120a8 end_addr=0x800120ab
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x24 value 0x70855ba540, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800120ac
[notice]Generating: VL1RE8.V##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[debug]choice tree name: Data alignment choice name: Aligned set weight: 50
[debug]choice tree name: Data alignment choice name: Unaligned set weight: 14
[info]constraint already forced, ignore reservation check
[info] opname=vd
[info] opname=LoadStore-rs1
[notice]Operand : LoadStore-rs1 mask 0x0 value 0x0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x0=>part 1 PA [0]0x0 size=1, part 2 PA [0]0x0 size=0
[notice]Committing instruction "VL1RE8.V v19, x24" at 0x800120ac=>[0]0x800120ac (0x28c0987) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800120ac mem-ID=0 size=4 element-size=4 type=Instruction data=87098c02
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800120ac end_addr=0x800120af
[info]current source entropy:6, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800120b0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v19_0 value 0x7adeb66c2c547761, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v19_1 value 0x8fcb85b28f39c89c, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v19_2 value 0xeb2d24a6e93fd1f8, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v19_3 value 0x20c71f7376974d41, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v19_4 value 0x9f05359d35a2907c, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v19_5 value 0xdad291071d4d7f9, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v19_6 value 0x8a13f6d34857ba96, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v19_7 value 0xb3e99c90ab50b7e7, mask 0xffffffffffffffff
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x8ca value 0x8ca
[info] opname=rd
[notice]Committing instruction "LUI x3, 2250" at 0x800120b0=>[0]0x800120b0 (0x8ca1b7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800120b0 mem-ID=0 size=4 element-size=4 type=Instruction data=b7a18c00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800120b0 end_addr=0x800120b3
[info]current dest entropy:1, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x3 value 0x8ca000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800120b4
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x7dd value 0x7dd
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x3, x3, 2013" at 0x800120b4=>[0]0x800120b4 (0x7dd1819b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800120b4 mem-ID=0 size=4 element-size=4 type=Instruction data=9b81d17d
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800120b4 end_addr=0x800120b7
[info]current source entropy:7, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x3 value 0x8ca7dd, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800120b8
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xf value 0xf
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x3, x3, 0xf" at 0x800120b8=>[0]0x800120b8 (0xf19193) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800120b8 mem-ID=0 size=4 element-size=4 type=Instruction data=9391f100
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800120b8 end_addr=0x800120bb
[notice]retire source stage: 1a, access: 0x14, size: 1, type: 0
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x3 value 0x4653ee8000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800120bc
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xe52 value 0xe52
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x3, x3, -430" at 0x800120bc=>[0]0x800120bc (0xe5218193) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800120bc mem-ID=0 size=4 element-size=4 type=Instruction data=938121e5
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800120bc end_addr=0x800120bf
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x3 value 0x4653ee7e52, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800120c0
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : CommitInstruction
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4653ee7eb3=>part 1 PA [0]0x4653ee7eb3 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4653ee7eb3=>part 1 PA [0]0x4653ee7eb3 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4653ee7eb3=>part 1 PA [0]0x4653ee7eb3 size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0xefb6
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4653ee7eb3=>part 1 PA [0]0x4653ee7eb3 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000004653ee7eb3 mem-ID=0 size=2 element-size=2 type=Data data=b6ef
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x4653ee7eb3 end_addr=0x4653ee7eb4
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4653ee7ec9=>part 1 PA [0]0x4653ee7ec9 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4653ee7ec9=>part 1 PA [0]0x4653ee7ec9 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4653ee7ec9=>part 1 PA [0]0x4653ee7ec9 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4653ee7ec9=>part 1 PA [0]0x4653ee7ec9 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000004653ee7ec9 mem-ID=0 size=2 element-size=2 type=Data data=bdf9
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x4653ee7ec9 end_addr=0x4653ee7eca
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4653ee7ea6=>part 1 PA [0]0x4653ee7ea6 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4653ee7ea6=>part 1 PA [0]0x4653ee7ea6 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4653ee7ea6=>part 1 PA [0]0x4653ee7ea6 size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0xbe56
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4653ee7ea6=>part 1 PA [0]0x4653ee7ea6 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000004653ee7ea6 mem-ID=0 size=2 element-size=2 type=Data data=56be
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x4653ee7ea6 end_addr=0x4653ee7ea7
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4653ee7e7e=>part 1 PA [0]0x4653ee7e7e size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4653ee7e7e=>part 1 PA [0]0x4653ee7e7e size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4653ee7e7e=>part 1 PA [0]0x4653ee7e7e size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0xfb18
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4653ee7e7e=>part 1 PA [0]0x4653ee7e7e size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000004653ee7e7e mem-ID=0 size=2 element-size=2 type=Data data=18fb
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x4653ee7e7e end_addr=0x4653ee7e7f
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4653ee7ebe=>part 1 PA [0]0x4653ee7ebe size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4653ee7ebe=>part 1 PA [0]0x4653ee7ebe size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4653ee7ebe=>part 1 PA [0]0x4653ee7ebe size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0xd768
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4653ee7ebe=>part 1 PA [0]0x4653ee7ebe size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000004653ee7ebe mem-ID=0 size=2 element-size=2 type=Data data=68d7
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x4653ee7ebe end_addr=0x4653ee7ebf
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4653ee7f08=>part 1 PA [0]0x4653ee7f08 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4653ee7f08=>part 1 PA [0]0x4653ee7f08 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4653ee7f08=>part 1 PA [0]0x4653ee7f08 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4653ee7f08=>part 1 PA [0]0x4653ee7f08 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000004653ee7f08 mem-ID=0 size=2 element-size=2 type=Data data=1f2b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x4653ee7f08 end_addr=0x4653ee7f09
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4653ee7f30=>part 1 PA [0]0x4653ee7f30 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4653ee7f30=>part 1 PA [0]0x4653ee7f30 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4653ee7f30=>part 1 PA [0]0x4653ee7f30 size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x7518
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4653ee7f30=>part 1 PA [0]0x4653ee7f30 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000004653ee7f30 mem-ID=0 size=2 element-size=2 type=Data data=1875
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x4653ee7f30 end_addr=0x4653ee7f31
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4653ee7ecc=>part 1 PA [0]0x4653ee7ecc size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4653ee7ecc=>part 1 PA [0]0x4653ee7ecc size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4653ee7ecc=>part 1 PA [0]0x4653ee7ecc size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0xdb20
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4653ee7ecc=>part 1 PA [0]0x4653ee7ecc size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000004653ee7ecc mem-ID=0 size=2 element-size=2 type=Data data=20db
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x4653ee7ecc end_addr=0x4653ee7ecd
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4653ee7eee=>part 1 PA [0]0x4653ee7eee size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4653ee7eee=>part 1 PA [0]0x4653ee7eee size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4653ee7eee=>part 1 PA [0]0x4653ee7eee size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4653ee7eee=>part 1 PA [0]0x4653ee7eee size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000004653ee7eee mem-ID=0 size=2 element-size=2 type=Data data=59b3
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x4653ee7eee end_addr=0x4653ee7eef
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4653ee7f1a=>part 1 PA [0]0x4653ee7f1a size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4653ee7f1a=>part 1 PA [0]0x4653ee7f1a size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4653ee7f1a=>part 1 PA [0]0x4653ee7f1a size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x56f6
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4653ee7f1a=>part 1 PA [0]0x4653ee7f1a size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000004653ee7f1a mem-ID=0 size=2 element-size=2 type=Data data=f656
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x4653ee7f1a end_addr=0x4653ee7f1b
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4653ee7e8b=>part 1 PA [0]0x4653ee7e8b size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4653ee7e8b=>part 1 PA [0]0x4653ee7e8b size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4653ee7e8b=>part 1 PA [0]0x4653ee7e8b size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x7866
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4653ee7e8b=>part 1 PA [0]0x4653ee7e8b size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000004653ee7e8b mem-ID=0 size=2 element-size=2 type=Data data=6678
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x4653ee7e8b end_addr=0x4653ee7e8c
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4653ee7ee1=>part 1 PA [0]0x4653ee7ee1 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4653ee7ee1=>part 1 PA [0]0x4653ee7ee1 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4653ee7ee1=>part 1 PA [0]0x4653ee7ee1 size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0xc8d2
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4653ee7ee1=>part 1 PA [0]0x4653ee7ee1 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000004653ee7ee1 mem-ID=0 size=2 element-size=2 type=Data data=d2c8
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x4653ee7ee1 end_addr=0x4653ee7ee2
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4653ee7f04=>part 1 PA [0]0x4653ee7f04 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4653ee7f04=>part 1 PA [0]0x4653ee7f04 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4653ee7f04=>part 1 PA [0]0x4653ee7f04 size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x43c4
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4653ee7f04=>part 1 PA [0]0x4653ee7f04 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000004653ee7f04 mem-ID=0 size=2 element-size=2 type=Data data=c443
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x4653ee7f04 end_addr=0x4653ee7f05
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4653ee7ed7=>part 1 PA [0]0x4653ee7ed7 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4653ee7ed7=>part 1 PA [0]0x4653ee7ed7 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4653ee7ed7=>part 1 PA [0]0x4653ee7ed7 size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateBranchPageRequest} exception type: InstructionPageFault exception name: InstructionPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x4d12
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4653ee7ed7=>part 1 PA [0]0x4653ee7ed7 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000004653ee7ed7 mem-ID=0 size=2 element-size=2 type=Data data=124d
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x4653ee7ed7 end_addr=0x4653ee7ed8
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4653ee7f1d=>part 1 PA [0]0x4653ee7f1d size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4653ee7f1d=>part 1 PA [0]0x4653ee7f1d size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4653ee7f1d=>part 1 PA [0]0x4653ee7f1d size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0xa678
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4653ee7f1d=>part 1 PA [0]0x4653ee7f1d size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000004653ee7f1d mem-ID=0 size=2 element-size=2 type=Data data=78a6
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x4653ee7f1d end_addr=0x4653ee7f1e
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4653ee7ee1=>part 1 PA [0]0x4653ee7ee1 size=2, part 2 PA [0]0x0 size=0
[notice]Committing instruction "VLOXEI8.V v7, x3, v19, Vector result" at 0x800120c0=>[0]0x800120c0 (0xd318387) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800120c0 mem-ID=0 size=4 element-size=4 type=Instruction data=8783310d
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800120c0 end_addr=0x800120c3
[info]current source entropy:6, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x3a7bf00000
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mcause value 0x4, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mepc value 0x800120c0, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mtval value 0x4653ee7eb3, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register vstart value 0x0, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register privilege value 0x3, mask 0x3
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x3a7bf00000
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v7_0 value 0x104a4156f99e71c2, mask 0xffffffffffffffff
[notice]{GenInstructionAgent::UpdateExceptionEvent} exception ID: 0x4 attributes: 1408138931 description: enter_m
[notice]{GenExceptionAgent::HandleException} exception ID 0x4, enter_m
[notice]VM states: PrivilegeLevel=M MODE=1 MPRV=0 TVM=0 Current Regime: VmPagingRegime Regime Type:M
[notice]{GenExceptionAgentRISCV::NeedRecoveryAddress} found ec value for mcause: 4
[notice]{GenExceptionAgentRISCV::NeedRecoveryAddress} recovery_exception set to: 0
[notice]New Exception Recorded: LoadAddrMisaligned. Exception taken to level 3.
[info]{GenInstructionAgent::ExecuteHandler} starting PC=0x3a7bf00000=>[Default]0x3a7bf00000 memory attributes: 0x3
[notice]Generator mode changed to: ReExe,Exception,NoEscape from: IssSim
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x0 value 0x3a7bf00004, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x3a7bf00080
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x12 value 0x4, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x3a7bf00084
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x12 value 0x8, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x3a7bf00088
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x12 value 0x4, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x3a7bf0008c
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x27 value 0x3a7bf0008c, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x3a7bf00090
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x27 value 0x3a7bf000a0, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x3a7bf00094
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x12 value 0x10, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x3a7bf00098
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x27 value 0x3a7bf000b0, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x3a7bf0009c
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x0 value 0x3a7bf000a0, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x3a7bf000b0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x0 value 0x3a7bf000b4, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x3a7bf00104
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x27 value 0x800120c0, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x3a7bf00108
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x27 value 0x800120c4, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x3a7bf0010c
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mepc value 0x800120c4, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x0 value 0x800120c0, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x3a7bf00110
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register privilege value 0x3, mask 0x3
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800120c4
[notice]{GenInstructionAgent::UpdateExceptionEvent} exception ID: 0x4e attributes: 0 description: exit_mret
[notice]{GenExceptionAgent::HandleException} exception ID 0x4e, exit_mret
[notice]VM states: PrivilegeLevel=M MODE=1 MPRV=0 TVM=0 Current Regime: VmPagingRegime Regime Type:M
[notice]Generator mode changed to: IssSim from: ReExe,Exception,NoEscape
[notice]{GenInstructionAgent::ExceptionReturn} returned from exception to PC 0x800120c4 re-execution? 0
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : RegisterReservation
[info]{RegisterReserver::UnreserveRegister} Unreserve register: v19, access: Write, reserve type: User
[info]{GenSequenceAgent::RegisterReservation} register reservation do? 0 reg v19 attrs Write is reserved? 0
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : RegisterReservation
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x3, access: Write, reserve type: User
[info]{GenSequenceAgent::RegisterReservation} register reservation do? 0 reg x3 attrs Write is reserved? 0
[notice]GenQueryAgent::HandleQuery : InstructionRecord
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 7
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 9
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]Generating: VLUXEI64.V##RISCV
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[debug]choice tree name: Data alignment choice name: Aligned set weight: 50
[debug]choice tree name: Data alignment choice name: Unaligned set weight: 14
[info] opname=vd
[info]Operand vd No Dependency constraint
[info] opname=vm
[info] opname=LoadStore-rs1-vs2
[notice]Operand : LoadStore-rs1-vs2 mask 0x0 value 0x0
[info]Operand rs1 No Dependency constraint
[info]Operand vs2 No Dependency constraint
[notice]{VectorIndexedLoadStoreOperand::GenerateWithPreamble} generated target address 0x784d2d79a4 alignment 2 data size 2 base value 0x76ddd235d88caa94
[info]{AddressingOperand::Generate} generated with preamble
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} preventing all data page faults.
[notice]{DataBlock::Setup} generate data block start address...0xc51c8a400 with size:64 and align:64
[notice]{DataBlock::Setup} allocate memory for value:0x89222e4274a0cf10 size:0x8 Big endian:0x0 to memory:0xc51c8a400 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000000c51c8a400 mem-ID=0 size=8 element-size=8 type=Data data=10cfa074422e2289
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0xc51c8a400 end_addr=0xc51c8a407
[notice]{DataBlock::Setup} allocate memory for value:0x89222dd818e6e218 size:0x8 Big endian:0x0 to memory:0xc51c8a408 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000000c51c8a408 mem-ID=0 size=8 element-size=8 type=Data data=18e2e618d82d2289
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0xc51c8a408 end_addr=0xc51c8a40f
[notice]{DataBlock::Setup} allocate memory for value:0x89222e1e033408f2 size:0x8 Big endian:0x0 to memory:0xc51c8a410 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000000c51c8a410 mem-ID=0 size=8 element-size=8 type=Data data=f20834031e2e2289
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0xc51c8a410 end_addr=0xc51c8a417
[notice]{DataBlock::Setup} allocate memory for value:0x89222e0da62254fe size:0x8 Big endian:0x0 to memory:0xc51c8a418 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000000c51c8a418 mem-ID=0 size=8 element-size=8 type=Data data=fe5422a60d2e2289
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0xc51c8a418 end_addr=0xc51c8a41f
[notice]{DataBlock::Setup} allocate memory for value:0x89222e033e1e8840 size:0x8 Big endian:0x0 to memory:0xc51c8a420 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000000c51c8a420 mem-ID=0 size=8 element-size=8 type=Data data=40881e3e032e2289
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0xc51c8a420 end_addr=0xc51c8a427
[notice]{DataBlock::Setup} allocate memory for value:0x89222dd54df59ff0 size:0x8 Big endian:0x0 to memory:0xc51c8a428 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000000c51c8a428 mem-ID=0 size=8 element-size=8 type=Data data=f09ff54dd52d2289
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0xc51c8a428 end_addr=0xc51c8a42f
[notice]{DataBlock::Setup} allocate memory for value:0x89222dea86a148fc size:0x8 Big endian:0x0 to memory:0xc51c8a430 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000000c51c8a430 mem-ID=0 size=8 element-size=8 type=Data data=fc48a186ea2d2289
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0xc51c8a430 end_addr=0xc51c8a437
[notice]{DataBlock::Setup} allocate memory for value:0x89222deda18c468a size:0x8 Big endian:0x0 to memory:0xc51c8a438 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000000c51c8a438 mem-ID=0 size=8 element-size=8 type=Data data=8a468ca1ed2d2289
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0xc51c8a438 end_addr=0xc51c8a43f
[notice]{DataBlock::Clear} data units are cleared!
[info]{RegisterReserver::ReserveRegister} Reserving register: v20, access: Write, reserve type: User
[info]{Generator::AddLoadRegisterAmbleRequests} register v20 should be reserved now: 1
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} preventing all data page faults.
[notice]{DataBlock::Setup} generate data block start address...0x69662d3540 with size:64 and align:64
[notice]{DataBlock::Setup} allocate memory for value:0x89222e1b298da77a size:0x8 Big endian:0x0 to memory:0x69662d3540 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000069662d3540 mem-ID=0 size=8 element-size=8 type=Data data=7aa78d291b2e2289
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x69662d3540 end_addr=0x69662d3547
[notice]{DataBlock::Setup} allocate memory for value:0x89222dfba5e5533e size:0x8 Big endian:0x0 to memory:0x69662d3548 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000069662d3548 mem-ID=0 size=8 element-size=8 type=Data data=3e53e5a5fb2d2289
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x69662d3548 end_addr=0x69662d354f
[notice]{DataBlock::Setup} allocate memory for value:0x89222e2627ea957c size:0x8 Big endian:0x0 to memory:0x69662d3550 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000069662d3550 mem-ID=0 size=8 element-size=8 type=Data data=7c95ea27262e2289
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x69662d3550 end_addr=0x69662d3557
[notice]{DataBlock::Setup} allocate memory for value:0x89222e349a09ad9e size:0x8 Big endian:0x0 to memory:0x69662d3558 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000069662d3558 mem-ID=0 size=8 element-size=8 type=Data data=9ead099a342e2289
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x69662d3558 end_addr=0x69662d355f
[notice]{DataBlock::Setup} allocate memory for value:0x89222dde09e42626 size:0x8 Big endian:0x0 to memory:0x69662d3560 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000069662d3560 mem-ID=0 size=8 element-size=8 type=Data data=2626e409de2d2289
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x69662d3560 end_addr=0x69662d3567
[notice]{DataBlock::Setup} allocate memory for value:0x89222e2c4162d406 size:0x8 Big endian:0x0 to memory:0x69662d3568 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000069662d3568 mem-ID=0 size=8 element-size=8 type=Data data=06d462412c2e2289
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x69662d3568 end_addr=0x69662d356f
[notice]{DataBlock::Setup} allocate memory for value:0x89222df69e56cea0 size:0x8 Big endian:0x0 to memory:0x69662d3570 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000069662d3570 mem-ID=0 size=8 element-size=8 type=Data data=a0ce569ef62d2289
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x69662d3570 end_addr=0x69662d3577
[notice]{DataBlock::Setup} allocate memory for value:0x89222de780abac76 size:0x8 Big endian:0x0 to memory:0x69662d3578 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000069662d3578 mem-ID=0 size=8 element-size=8 type=Data data=76acab80e72d2289
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x69662d3578 end_addr=0x69662d357f
[notice]{DataBlock::Clear} data units are cleared!
[info]{RegisterReserver::ReserveRegister} Reserving register: v21, access: Write, reserve type: User
[info]{Generator::AddLoadRegisterAmbleRequests} register v21 should be reserved now: 1
[info]{RegisterReserver::ReserveRegister} Reserving register: x25, access: Write, reserve type: User
[info]{Generator::AddLoadRegisterAmbleRequests} register x25 should be reserved now: 1
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x629 value 0x629
[info] opname=rd
[notice]Committing instruction "LUI x10, 1577" at 0x800120c4=>[0]0x800120c4 (0x629537) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800120c4 mem-ID=0 size=4 element-size=4 type=Instruction data=37956200
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800120c4 end_addr=0x800120c7
[info]current dest entropy:1, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x10 value 0x629000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800120c8
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xe45 value 0xe45
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x10, x10, -443" at 0x800120c8=>[0]0x800120c8 (0xe455051b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800120c8 mem-ID=0 size=4 element-size=4 type=Instruction data=1b0555e4
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800120c8 end_addr=0x800120cb
[info]current source entropy:7, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x10 value 0x628e45, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800120cc
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xd value 0xd
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x10, x10, 0xd" at 0x800120cc=>[0]0x800120cc (0xd51513) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800120cc mem-ID=0 size=4 element-size=4 type=Instruction data=1315d500
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800120cc end_addr=0x800120cf
[notice]retire source stage: 1f, access: 0x10, size: 1, type: 0
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x10 value 0xc51c8a000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800120d0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x400 value 0x400
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x10, x10, 1024" at 0x800120d0=>[0]0x800120d0 (0x40050513) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800120d0 mem-ID=0 size=4 element-size=4 type=Instruction data=13050540
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800120d0 end_addr=0x800120d3
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x10 value 0xc51c8a400, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800120d4
[notice]Generating: VL1RE8.V##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[debug]choice tree name: Data alignment choice name: Aligned set weight: 50
[debug]choice tree name: Data alignment choice name: Unaligned set weight: 14
[info]constraint already forced, ignore reservation check
[info] opname=vd
[info] opname=LoadStore-rs1
[notice]Operand : LoadStore-rs1 mask 0x0 value 0x0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x0=>part 1 PA [0]0x0 size=1, part 2 PA [0]0x0 size=0
[notice]Committing instruction "VL1RE8.V v20, x10" at 0x800120d4=>[0]0x800120d4 (0x2850a07) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800120d4 mem-ID=0 size=4 element-size=4 type=Instruction data=070a8502
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800120d4 end_addr=0x800120d7
[info]current source entropy:6, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800120d8
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v20_0 value 0x89222e4274a0cf10, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v20_1 value 0x89222dd818e6e218, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v20_2 value 0x89222e1e033408f2, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v20_3 value 0x89222e0da62254fe, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v20_4 value 0x89222e033e1e8840, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v20_5 value 0x89222dd54df59ff0, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v20_6 value 0x89222dea86a148fc, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v20_7 value 0x89222deda18c468a, mask 0xffffffffffffffff
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x6966 value 0x6966
[info] opname=rd
[notice]Committing instruction "LUI x15, 26982" at 0x800120d8=>[0]0x800120d8 (0x69667b7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800120d8 mem-ID=0 size=4 element-size=4 type=Instruction data=b7679606
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800120d8 end_addr=0x800120db
[info]current dest entropy:1, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x15 value 0x6966000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800120dc
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x2d3 value 0x2d3
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x15, x15, 723" at 0x800120dc=>[0]0x800120dc (0x2d37879b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800120dc mem-ID=0 size=4 element-size=4 type=Instruction data=9b87372d
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800120dc end_addr=0x800120df
[info]current source entropy:7, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x15 value 0x69662d3, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800120e0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x15, x15, 0xc" at 0x800120e0=>[0]0x800120e0 (0xc79793) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800120e0 mem-ID=0 size=4 element-size=4 type=Instruction data=9397c700
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800120e0 end_addr=0x800120e3
[notice]retire source stage: 4, access: 0x2, size: 1, type: 0
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x15 value 0x69662d3000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800120e4
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x540 value 0x540
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x15, x15, 1344" at 0x800120e4=>[0]0x800120e4 (0x54078793) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800120e4 mem-ID=0 size=4 element-size=4 type=Instruction data=93870754
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800120e4 end_addr=0x800120e7
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x15 value 0x69662d3540, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800120e8
[notice]Generating: VL1RE8.V##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[debug]choice tree name: Data alignment choice name: Aligned set weight: 50
[debug]choice tree name: Data alignment choice name: Unaligned set weight: 14
[info]constraint already forced, ignore reservation check
[info] opname=vd
[info] opname=LoadStore-rs1
[notice]Operand : LoadStore-rs1 mask 0x0 value 0x0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x0=>part 1 PA [0]0x0 size=1, part 2 PA [0]0x0 size=0
[notice]Committing instruction "VL1RE8.V v21, x15" at 0x800120e8=>[0]0x800120e8 (0x2878a87) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800120e8 mem-ID=0 size=4 element-size=4 type=Instruction data=878a8702
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800120e8 end_addr=0x800120eb
[info]current source entropy:6, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800120ec
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v21_0 value 0x89222e1b298da77a, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v21_1 value 0x89222dfba5e5533e, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v21_2 value 0x89222e2627ea957c, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v21_3 value 0x89222e349a09ad9e, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v21_4 value 0x89222dde09e42626, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v21_5 value 0x89222e2c4162d406, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v21_6 value 0x89222df69e56cea0, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v21_7 value 0x89222de780abac76, mask 0xffffffffffffffff
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x76de value 0x76de
[info] opname=rd
[notice]Committing instruction "LUI x25, 30430" at 0x800120ec=>[0]0x800120ec (0x76decb7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800120ec mem-ID=0 size=4 element-size=4 type=Instruction data=b7ec6d07
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800120ec end_addr=0x800120ef
[info]current dest entropy:1, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x25 value 0x76de000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800120f0
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xd23 value 0xd23
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x25, x25, -733" at 0x800120f0=>[0]0x800120f0 (0xd23c8c9b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800120f0 mem-ID=0 size=4 element-size=4 type=Instruction data=9b8c3cd2
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800120f0 end_addr=0x800120f3
[info]current source entropy:7, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x25 value 0x76ddd23, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800120f4
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x25, x25, 0xc" at 0x800120f4=>[0]0x800120f4 (0xcc9c93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800120f4 mem-ID=0 size=4 element-size=4 type=Instruction data=939ccc00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800120f4 end_addr=0x800120f7
[notice]retire source stage: 9, access: 0x1f, size: 1, type: 0
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x25 value 0x76ddd23000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800120f8
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x5d9 value 0x5d9
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x25, x25, 1497" at 0x800120f8=>[0]0x800120f8 (0x5d9c8c93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800120f8 mem-ID=0 size=4 element-size=4 type=Instruction data=938c9c5d
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800120f8 end_addr=0x800120fb
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x25 value 0x76ddd235d9, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800120fc
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x25, x25, 0xc" at 0x800120fc=>[0]0x800120fc (0xcc9c93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800120fc mem-ID=0 size=4 element-size=4 type=Instruction data=939ccc00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800120fc end_addr=0x800120ff
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x25 value 0x76ddd235d9000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80012100
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x8cb value 0x8cb
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x25, x25, -1845" at 0x80012100=>[0]0x80012100 (0x8cbc8c93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080012100 mem-ID=0 size=4 element-size=4 type=Instruction data=938cbc8c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80012100 end_addr=0x80012103
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x25 value 0x76ddd235d88cb, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80012104
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x25, x25, 0xc" at 0x80012104=>[0]0x80012104 (0xcc9c93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080012104 mem-ID=0 size=4 element-size=4 type=Instruction data=939ccc00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80012104 end_addr=0x80012107
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x25 value 0x76ddd235d88cb000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80012108
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xa94 value 0xa94
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x25, x25, -1388" at 0x80012108=>[0]0x80012108 (0xa94c8c93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080012108 mem-ID=0 size=4 element-size=4 type=Instruction data=938c4ca9
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80012108 end_addr=0x8001210b
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x25 value 0x76ddd235d88caa94, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x8001210c
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : CommitInstruction
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x784d2d79a4=>part 1 PA [0]0x784d2d79a4 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x784d2d79a4=>part 1 PA [0]0x784d2d79a4 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x784d2d79a4=>part 1 PA [0]0x784d2d79a4 size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x65a6
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x784d2d79a4=>part 1 PA [0]0x784d2d79a4 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000784d2d79a4 mem-ID=0 size=2 element-size=2 type=Data data=a665
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x784d2d79a4 end_addr=0x784d2d79a5
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0xdf1738cac=>part 1 PA [0]0xdf1738cac size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0xdf1738cac=>part 1 PA [0]0xdf1738cac size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0xdf1738cac=>part 1 PA [0]0xdf1738cac size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x8fc0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0xdf1738cac=>part 1 PA [0]0xdf1738cac size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000000df1738cac mem-ID=0 size=2 element-size=2 type=Data data=c08f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0xdf1738cac end_addr=0xdf1738cad
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x53dbc0b386=>part 1 PA [0]0x53dbc0b386 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x53dbc0b386=>part 1 PA [0]0x53dbc0b386 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x53dbc0b386=>part 1 PA [0]0x53dbc0b386 size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0xf7c6
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x53dbc0b386=>part 1 PA [0]0x53dbc0b386 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000053dbc0b386 mem-ID=0 size=2 element-size=2 type=Data data=c6f7
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x53dbc0b386 end_addr=0x53dbc0b387
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x437eaeff92=>part 1 PA [0]0x437eaeff92 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x437eaeff92=>part 1 PA [0]0x437eaeff92 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x437eaeff92=>part 1 PA [0]0x437eaeff92 size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x9e2e
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x437eaeff92=>part 1 PA [0]0x437eaeff92 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000437eaeff92 mem-ID=0 size=2 element-size=2 type=Data data=2e9e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x437eaeff92 end_addr=0x437eaeff93
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3916ab32d4=>part 1 PA [0]0x3916ab32d4 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3916ab32d4=>part 1 PA [0]0x3916ab32d4 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3916ab32d4=>part 1 PA [0]0x3916ab32d4 size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateBranchPageRequest} exception type: InstructionPageFault exception name: InstructionPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x1ce8
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3916ab32d4=>part 1 PA [0]0x3916ab32d4 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000003916ab32d4 mem-ID=0 size=2 element-size=2 type=Data data=e81c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3916ab32d4 end_addr=0x3916ab32d5
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0xb26824a84=>part 1 PA [0]0xb26824a84 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0xb26824a84=>part 1 PA [0]0xb26824a84 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0xb26824a84=>part 1 PA [0]0xb26824a84 size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x491c
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0xb26824a84=>part 1 PA [0]0xb26824a84 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000000b26824a84 mem-ID=0 size=2 element-size=2 type=Data data=1c49
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0xb26824a84 end_addr=0xb26824a85
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x205f2df390=>part 1 PA [0]0x205f2df390 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x205f2df390=>part 1 PA [0]0x205f2df390 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x205f2df390=>part 1 PA [0]0x205f2df390 size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0xc452
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x205f2df390=>part 1 PA [0]0x205f2df390 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000205f2df390 mem-ID=0 size=2 element-size=2 type=Data data=52c4
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x205f2df390 end_addr=0x205f2df391
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x237a18f11e=>part 1 PA [0]0x237a18f11e size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x237a18f11e=>part 1 PA [0]0x237a18f11e size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x237a18f11e=>part 1 PA [0]0x237a18f11e size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x7f08
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x237a18f11e=>part 1 PA [0]0x237a18f11e size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000237a18f11e mem-ID=0 size=2 element-size=2 type=Data data=087f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x237a18f11e end_addr=0x237a18f11f
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x51021a520e=>part 1 PA [0]0x51021a520e size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x51021a520e=>part 1 PA [0]0x51021a520e size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x51021a520e=>part 1 PA [0]0x51021a520e size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x51021a520e=>part 1 PA [0]0x51021a520e size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000051021a520e mem-ID=0 size=2 element-size=2 type=Data data=9e75
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x51021a520e end_addr=0x51021a520f
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x317e71fdd2=>part 1 PA [0]0x317e71fdd2 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x317e71fdd2=>part 1 PA [0]0x317e71fdd2 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x317e71fdd2=>part 1 PA [0]0x317e71fdd2 size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x17c2
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x317e71fdd2=>part 1 PA [0]0x317e71fdd2 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000317e71fdd2 mem-ID=0 size=2 element-size=2 type=Data data=c217
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x317e71fdd2 end_addr=0x317e71fdd3
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5c00774010=>part 1 PA [0]0x5c00774010 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5c00774010=>part 1 PA [0]0x5c00774010 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5c00774010=>part 1 PA [0]0x5c00774010 size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x30fa
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5c00774010=>part 1 PA [0]0x5c00774010 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000005c00774010 mem-ID=0 size=2 element-size=2 type=Data data=fa30
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5c00774010 end_addr=0x5c00774011
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6a72965832=>part 1 PA [0]0x6a72965832 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6a72965832=>part 1 PA [0]0x6a72965832 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6a72965832=>part 1 PA [0]0x6a72965832 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6a72965832=>part 1 PA [0]0x6a72965832 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000006a72965832 mem-ID=0 size=2 element-size=2 type=Data data=c271
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6a72965832 end_addr=0x6a72965833
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x13e270d0ba=>part 1 PA [0]0x13e270d0ba size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x13e270d0ba=>part 1 PA [0]0x13e270d0ba size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x13e270d0ba=>part 1 PA [0]0x13e270d0ba size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x2862
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x13e270d0ba=>part 1 PA [0]0x13e270d0ba size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000013e270d0ba mem-ID=0 size=2 element-size=2 type=Data data=6228
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x13e270d0ba end_addr=0x13e270d0bb
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6219ef7e9a=>part 1 PA [0]0x6219ef7e9a size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6219ef7e9a=>part 1 PA [0]0x6219ef7e9a size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6219ef7e9a=>part 1 PA [0]0x6219ef7e9a size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x3fa4
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6219ef7e9a=>part 1 PA [0]0x6219ef7e9a size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000006219ef7e9a mem-ID=0 size=2 element-size=2 type=Data data=a43f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6219ef7e9a end_addr=0x6219ef7e9b
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2c76e37934=>part 1 PA [0]0x2c76e37934 size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2c76e37934=>part 1 PA [0]0x2c76e37934 size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2c76e37934=>part 1 PA [0]0x2c76e37934 size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x4754
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2c76e37934=>part 1 PA [0]0x2c76e37934 size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000002c76e37934 mem-ID=0 size=2 element-size=2 type=Data data=5447
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2c76e37934 end_addr=0x2c76e37935
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1d5938570a=>part 1 PA [0]0x1d5938570a size=2, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1d5938570a=>part 1 PA [0]0x1d5938570a size=2, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1d5938570a=>part 1 PA [0]0x1d5938570a size=2, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x6730
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1d5938570a=>part 1 PA [0]0x1d5938570a size=2, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001d5938570a mem-ID=0 size=2 element-size=2 type=Data data=3067
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1d5938570a end_addr=0x1d5938570b
[notice]Committing instruction "VLUXEI64.V v3, x25, v20, Vector result" at 0x8001210c=>[0]0x8001210c (0x54cf187) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008001210c mem-ID=0 size=4 element-size=4 type=Instruction data=87f14c05
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8001210c end_addr=0x8001210f
[info]current source entropy:6, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80012110
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v3_0 value 0x5ff8f7c6816c65a6, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v3_1 value 0x5ff8c4525c791ce8, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v3_2 value 0x71c230faa73333ba, mask 0xffffffffffffffff
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : RegisterReservation
[info]{RegisterReserver::UnreserveRegister} Unreserve register: v20, access: Write, reserve type: User
[info]{GenSequenceAgent::RegisterReservation} register reservation do? 0 reg v20 attrs Write is reserved? 0
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : RegisterReservation
[info]{RegisterReserver::UnreserveRegister} Unreserve register: v21, access: Write, reserve type: User
[info]{GenSequenceAgent::RegisterReservation} register reservation do? 0 reg v21 attrs Write is reserved? 0
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : RegisterReservation
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x25, access: Write, reserve type: User
[info]{GenSequenceAgent::RegisterReservation} register reservation do? 0 reg x25 attrs Write is reserved? 0
[notice]GenQueryAgent::HandleQuery : InstructionRecord
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 7
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 9
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : EndOfTest
[notice]Generating: JAL##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateBranchPageRequest} exception type: InstructionPageFault exception name: InstructionPageFault exception constraint type: Invalid
[info] opname=rd
[info] opname=Branch-simm20
[notice]Operand : Branch-simm20 mask 0x0 value 0x0
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x0 value 0x0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x80012110=>part 1 PA [0]0x80012110 size=4, part 2 PA [0]0x0 size=0
[notice]Committing instruction "JAL x0, 0" at 0x80012110=>[0]0x80012110 (0x6f) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080012110 mem-ID=0 size=4 element-size=4 type=Instruction data=6f000000
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80012110 end_addr=0x80012113
[info]current dest entropy:1, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x0 value 0x80012114, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80012110
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : BranchNotTaken
[notice]{GenSequenceAgent::BranchNotTaken} processing : BNT0 target=0x0 next-PC=0x3a7bf000a0 taken=1 conditional=0 accurate=0 speculative=0
[notice]{GenSequenceAgent::BranchNotTaken} processing : BNT2 target=0x3a7bf000e0 next-PC=0x3a7bf000a4 taken=0 conditional=0 accurate=0 speculative=0
[notice]{GenSequenceAgent::BranchNotTaken} processing : BNT3 target=0x3a7bf000e0 next-PC=0x3a7bf000a8 taken=0 conditional=0 accurate=0 speculative=0
[notice]{GenSequenceAgent::BranchNotTaken} processing : BNT4 target=0x3a7bf00104 next-PC=0x3a7bf000ac taken=0 conditional=0 accurate=0 speculative=0
[notice]{GenSequenceAgent::BranchNotTaken} processing : BNT5 target=0x3a7bf00104 next-PC=0x3a7bf000b0 taken=0 conditional=0 accurate=0 speculative=0
[notice]{GenSequenceAgent::BranchNotTaken} processing : BNT6 target=0x3a7bf00104 next-PC=0x3a7bf000b4 taken=0 conditional=0 accurate=0 speculative=0
[notice]{GenSequenceAgent::BranchNotTaken} processing : BNT7 target=0x3a7bf00104 next-PC=0x3a7bf000b8 taken=0 conditional=0 accurate=0 speculative=0
[notice]{GenSequenceAgent::BranchNotTaken} processing : BNT8 target=0x3a7bf00104 next-PC=0x3a7bf000bc taken=0 conditional=0 accurate=0 speculative=0
[notice]{GenSequenceAgent::BranchNotTaken} processing : BNT9 target=0x3a7bf00104 next-PC=0x3a7bf000c0 taken=0 conditional=0 accurate=0 speculative=0
[notice]{GenSequenceAgent::BranchNotTaken} processing : BNT10 target=0x3a7bf00104 next-PC=0x3a7bf000c4 taken=0 conditional=0 accurate=0 speculative=0
[notice]{GenSequenceAgent::BranchNotTaken} processing : BNT11 target=0x3a7bf00104 next-PC=0x3a7bf000c8 taken=0 conditional=0 accurate=0 speculative=0
[notice]{GenSequenceAgent::BranchNotTaken} processing : BNT12 target=0x3a7bf00104 next-PC=0x3a7bf000cc taken=0 conditional=0 accurate=0 speculative=0
[notice]{GenSequenceAgent::BranchNotTaken} processing : BNT13 target=0x3a7bf00104 next-PC=0x3a7bf000d0 taken=0 conditional=0 accurate=0 speculative=0
[notice]{GenSequenceAgent::BranchNotTaken} processing : BNT14 target=0x3a7bf000e0 next-PC=0x3a7bf000d4 taken=0 conditional=0 accurate=0 speculative=0
[notice]{GenSequenceAgent::BranchNotTaken} processing : BNT15 target=0x3a7bf00104 next-PC=0x3a7bf000d8 taken=0 conditional=0 accurate=0 speculative=0
[notice]{GenSequenceAgent::BranchNotTaken} processing : BNT16 target=0x3a7bf00104 next-PC=0x3a7bf000dc taken=0 conditional=0 accurate=0 speculative=0
[notice]{GenSequenceAgent::BranchNotTaken} processing : BNT17 target=0x3a7bf00104 next-PC=0x3a7bf000e0 taken=0 conditional=0 accurate=0 speculative=0
[notice]{GenSequenceAgent::BranchNotTaken} processing : BNT18 target=0x3a7bf00080 next-PC=0x3a7bf00004 taken=0 conditional=0 accurate=0 speculative=0
[notice]{GenSequenceAgent::BranchNotTaken} processing : BNT19 target=0x0 next-PC=0x3a7bf010a0 taken=1 conditional=0 accurate=0 speculative=0
[notice]{GenSequenceAgent::BranchNotTaken} processing : BNT21 target=0x3a7bf010e0 next-PC=0x3a7bf010a4 taken=0 conditional=0 accurate=0 speculative=0
[notice]{GenSequenceAgent::BranchNotTaken} processing : BNT22 target=0x3a7bf010e0 next-PC=0x3a7bf010a8 taken=0 conditional=0 accurate=0 speculative=0
[notice]{GenSequenceAgent::BranchNotTaken} processing : BNT23 target=0x3a7bf01104 next-PC=0x3a7bf010ac taken=0 conditional=0 accurate=0 speculative=0
[notice]{GenSequenceAgent::BranchNotTaken} processing : BNT24 target=0x3a7bf01104 next-PC=0x3a7bf010b0 taken=0 conditional=0 accurate=0 speculative=0
[notice]{GenSequenceAgent::BranchNotTaken} processing : BNT25 target=0x3a7bf01104 next-PC=0x3a7bf010b4 taken=0 conditional=0 accurate=0 speculative=0
[notice]{GenSequenceAgent::BranchNotTaken} processing : BNT26 target=0x3a7bf01104 next-PC=0x3a7bf010b8 taken=0 conditional=0 accurate=0 speculative=0
[notice]{GenSequenceAgent::BranchNotTaken} processing : BNT27 target=0x3a7bf01104 next-PC=0x3a7bf010bc taken=0 conditional=0 accurate=0 speculative=0
[notice]{GenSequenceAgent::BranchNotTaken} processing : BNT28 target=0x3a7bf01104 next-PC=0x3a7bf010c0 taken=0 conditional=0 accurate=0 speculative=0
[notice]{GenSequenceAgent::BranchNotTaken} processing : BNT29 target=0x3a7bf01104 next-PC=0x3a7bf010c4 taken=0 conditional=0 accurate=0 speculative=0
[notice]{GenSequenceAgent::BranchNotTaken} processing : BNT30 target=0x3a7bf01104 next-PC=0x3a7bf010c8 taken=0 conditional=0 accurate=0 speculative=0
[notice]{GenSequenceAgent::BranchNotTaken} processing : BNT31 target=0x3a7bf01104 next-PC=0x3a7bf010cc taken=0 conditional=0 accurate=0 speculative=0
[notice]{GenSequenceAgent::BranchNotTaken} processing : BNT32 target=0x3a7bf01104 next-PC=0x3a7bf010d0 taken=0 conditional=0 accurate=0 speculative=0
[notice]{GenSequenceAgent::BranchNotTaken} processing : BNT33 target=0x3a7bf010e0 next-PC=0x3a7bf010d4 taken=0 conditional=0 accurate=0 speculative=0
[notice]{GenSequenceAgent::BranchNotTaken} processing : BNT34 target=0x3a7bf01104 next-PC=0x3a7bf010d8 taken=0 conditional=0 accurate=0 speculative=0
[notice]{GenSequenceAgent::BranchNotTaken} processing : BNT35 target=0x3a7bf01104 next-PC=0x3a7bf010dc taken=0 conditional=0 accurate=0 speculative=0
[notice]{GenSequenceAgent::BranchNotTaken} processing : BNT36 target=0x3a7bf01104 next-PC=0x3a7bf010e0 taken=0 conditional=0 accurate=0 speculative=0
[notice]{GenSequenceAgent::BranchNotTaken} processing : BNT37 target=0x3a7bf01080 next-PC=0x3a7bf01004 taken=0 conditional=0 accurate=0 speculative=0
[notice]{GenSequenceAgent::BranchNotTaken} processing : BNT38 target=0x80012110 next-PC=0x80012114 taken=1 conditional=0 accurate=1 speculative=0
[notice]Generator mode changed to: SimOff from: IssSim
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : BntNode
[notice]{PeState::RestoreState} restore register mstatus to 0xbd9cceac201e5cd
[notice]VM states: PrivilegeLevel=M MODE=1 MPRV=0 TVM=0 Current Regime: VmPagingRegime Regime Type:M
[notice]{GenSequenceAgent::ProcessBntNode} generating not-taken-path starting from 0x3a7bf000a0=>[0]0x3a7bf000a0 intersection start 0x3a7bf00114 size 3820
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : BntNode
[notice]{GenSequenceAgent::ProcessBntNode} generating not-taken-path starting from 0x3a7bf000e0=>[0]0x3a7bf000e0 intersection start 0x3a7bf00114 size 3820
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : BntNode
[notice]{GenSequenceAgent::ProcessBntNode} generating not-taken-path starting from 0x3a7bf000e0=>[0]0x3a7bf000e0 intersection start 0x3a7bf00114 size 3820
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : BntNode
[notice]{GenSequenceAgent::ProcessBntNode} generating not-taken-path starting from 0x3a7bf00104=>[0]0x3a7bf00104 intersection start 0x3a7bf00114 size 3820
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : BntNode
[notice]{GenSequenceAgent::ProcessBntNode} generating not-taken-path starting from 0x3a7bf00104=>[0]0x3a7bf00104 intersection start 0x3a7bf00114 size 3820
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : BntNode
[notice]{GenSequenceAgent::ProcessBntNode} generating not-taken-path starting from 0x3a7bf00104=>[0]0x3a7bf00104 intersection start 0x3a7bf00114 size 3820
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : BntNode
[notice]{GenSequenceAgent::ProcessBntNode} generating not-taken-path starting from 0x3a7bf00104=>[0]0x3a7bf00104 intersection start 0x3a7bf00114 size 3820
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : BntNode
[notice]{GenSequenceAgent::ProcessBntNode} generating not-taken-path starting from 0x3a7bf00104=>[0]0x3a7bf00104 intersection start 0x3a7bf00114 size 3820
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : BntNode
[notice]{GenSequenceAgent::ProcessBntNode} generating not-taken-path starting from 0x3a7bf00104=>[0]0x3a7bf00104 intersection start 0x3a7bf00114 size 3820
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : BntNode
[notice]{GenSequenceAgent::ProcessBntNode} generating not-taken-path starting from 0x3a7bf00104=>[0]0x3a7bf00104 intersection start 0x3a7bf00114 size 3820
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : BntNode
[notice]{GenSequenceAgent::ProcessBntNode} generating not-taken-path starting from 0x3a7bf00104=>[0]0x3a7bf00104 intersection start 0x3a7bf00114 size 3820
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : BntNode
[notice]{GenSequenceAgent::ProcessBntNode} generating not-taken-path starting from 0x3a7bf00104=>[0]0x3a7bf00104 intersection start 0x3a7bf00114 size 3820
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : BntNode
[notice]{GenSequenceAgent::ProcessBntNode} generating not-taken-path starting from 0x3a7bf00104=>[0]0x3a7bf00104 intersection start 0x3a7bf00114 size 3820
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : BntNode
[notice]{GenSequenceAgent::ProcessBntNode} generating not-taken-path starting from 0x3a7bf000e0=>[0]0x3a7bf000e0 intersection start 0x3a7bf00114 size 3820
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : BntNode
[notice]{GenSequenceAgent::ProcessBntNode} generating not-taken-path starting from 0x3a7bf00104=>[0]0x3a7bf00104 intersection start 0x3a7bf00114 size 3820
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : BntNode
[notice]{GenSequenceAgent::ProcessBntNode} generating not-taken-path starting from 0x3a7bf00104=>[0]0x3a7bf00104 intersection start 0x3a7bf00114 size 3820
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : BntNode
[notice]{GenSequenceAgent::ProcessBntNode} generating not-taken-path starting from 0x3a7bf00104=>[0]0x3a7bf00104 intersection start 0x3a7bf00114 size 3820
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : BntNode
[notice]{GenSequenceAgent::ProcessBntNode} generating not-taken-path starting from 0x3a7bf00080=>[0]0x3a7bf00080 intersection start 0x3a7bf00114 size 3820
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : BntNode
[notice]{GenSequenceAgent::ProcessBntNode} generating not-taken-path starting from 0x3a7bf010a0=>[0]0x3a7bf010a0 intersection start 0x3a7bf01114 size 246667584
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : BntNode
[notice]{GenSequenceAgent::ProcessBntNode} generating not-taken-path starting from 0x3a7bf010e0=>[0]0x3a7bf010e0 intersection start 0x3a7bf01114 size 246667584
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : BntNode
[notice]{GenSequenceAgent::ProcessBntNode} generating not-taken-path starting from 0x3a7bf010e0=>[0]0x3a7bf010e0 intersection start 0x3a7bf01114 size 246667584
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : BntNode
[notice]{GenSequenceAgent::ProcessBntNode} generating not-taken-path starting from 0x3a7bf01104=>[0]0x3a7bf01104 intersection start 0x3a7bf01114 size 246667584
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : BntNode
[notice]{GenSequenceAgent::ProcessBntNode} generating not-taken-path starting from 0x3a7bf01104=>[0]0x3a7bf01104 intersection start 0x3a7bf01114 size 246667584
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : BntNode
[notice]{GenSequenceAgent::ProcessBntNode} generating not-taken-path starting from 0x3a7bf01104=>[0]0x3a7bf01104 intersection start 0x3a7bf01114 size 246667584
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : BntNode
[notice]{GenSequenceAgent::ProcessBntNode} generating not-taken-path starting from 0x3a7bf01104=>[0]0x3a7bf01104 intersection start 0x3a7bf01114 size 246667584
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : BntNode
[notice]{GenSequenceAgent::ProcessBntNode} generating not-taken-path starting from 0x3a7bf01104=>[0]0x3a7bf01104 intersection start 0x3a7bf01114 size 246667584
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : BntNode
[notice]{GenSequenceAgent::ProcessBntNode} generating not-taken-path starting from 0x3a7bf01104=>[0]0x3a7bf01104 intersection start 0x3a7bf01114 size 246667584
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : BntNode
[notice]{GenSequenceAgent::ProcessBntNode} generating not-taken-path starting from 0x3a7bf01104=>[0]0x3a7bf01104 intersection start 0x3a7bf01114 size 246667584
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : BntNode
[notice]{GenSequenceAgent::ProcessBntNode} generating not-taken-path starting from 0x3a7bf01104=>[0]0x3a7bf01104 intersection start 0x3a7bf01114 size 246667584
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : BntNode
[notice]{GenSequenceAgent::ProcessBntNode} generating not-taken-path starting from 0x3a7bf01104=>[0]0x3a7bf01104 intersection start 0x3a7bf01114 size 246667584
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : BntNode
[notice]{GenSequenceAgent::ProcessBntNode} generating not-taken-path starting from 0x3a7bf01104=>[0]0x3a7bf01104 intersection start 0x3a7bf01114 size 246667584
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : BntNode
[notice]{GenSequenceAgent::ProcessBntNode} generating not-taken-path starting from 0x3a7bf010e0=>[0]0x3a7bf010e0 intersection start 0x3a7bf01114 size 246667584
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : BntNode
[notice]{GenSequenceAgent::ProcessBntNode} generating not-taken-path starting from 0x3a7bf01104=>[0]0x3a7bf01104 intersection start 0x3a7bf01114 size 246667584
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : BntNode
[notice]{GenSequenceAgent::ProcessBntNode} generating not-taken-path starting from 0x3a7bf01104=>[0]0x3a7bf01104 intersection start 0x3a7bf01114 size 246667584
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : BntNode
[notice]{GenSequenceAgent::ProcessBntNode} generating not-taken-path starting from 0x3a7bf01104=>[0]0x3a7bf01104 intersection start 0x3a7bf01114 size 246667584
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : BntNode
[notice]{GenSequenceAgent::ProcessBntNode} generating not-taken-path starting from 0x3a7bf01080=>[0]0x3a7bf01080 intersection start 0x3a7bf01114 size 246667584
[notice]{GenCallBackAgent::HandleRequest} HandleRequest is called with : Bnt
[notice]{PeState::RestoreState} restore register mstatus to 0x8000000a00006788
[notice]VM states: PrivilegeLevel=M MODE=1 MPRV=0 TVM=0 Current Regime: VmPagingRegime Regime Type:M
[notice]{GenCallBackAgent::HandleRequest} generating not-taken-path starting from 0x80012114 intersection start 0x80012114 size 52318510
[notice]Call back entering [SetBntSeq] gen(0).
[notice]Call back exiting [SetBntSeq] gen(0).
[notice]Call back entering [RunBntSeq] gen(0).
[notice]Generator mode changed to: Filler,SimOff from: SimOff
[notice]Front-end: Generate default Bnt Instruction Sequence
[notice]Generating: ADD##RISCV
[info] opname=rs2
[info]{ResourceDependence::GetInterDependenceConstraint} GPR, OnTarget entropy stable? 0
[info]Operand rs2 No Dependency constraint
[info] opname=rs1
[info]Operand rs1 No Dependency constraint
[info] opname=rd
[info]Operand rd No Dependency constraint
[notice]Committing instruction "ADD x9, x15, x30" at 0x80012114=>[0]0x80012114 (0x1e784b3) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080012114 mem-ID=0 size=4 element-size=4 type=Instruction data=b384e701
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80012114 end_addr=0x80012117
[info]current source entropy:8, resource type: 0
[info]current dest entropy:2, resource type: 0
[notice]Generator mode changed to: SimOff from: Filler,SimOff
[notice]Call back exiting [RunBntSeq] gen(0).
[notice]Generator mode changed to: IssSim from: SimOff
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : BranchNotTaken
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : BootLoading
[notice]{GeneratorRISCV::SetPrivilegeLevel} setting privilege level to 0x3
[notice]{GenSequenceAgentRISCV::RestoreArchBootStates} misa=0x800000000034112d mstatus=0xbd9cceac201e5cd fcsr=0x60911cd346dc1e00
[notice]VM states: PrivilegeLevel=M MODE=1 MPRV=0 TVM=0 Current Regime: VmPagingRegime Regime Type:M
[info]{Generator::GetStateValue} state: 'BootPC=0x80000100
[info]{GenInstructionAgent::HandleNotification} new register initialization: x19
[info]{BootOrderRISCV::AdjustOrder} reg_name=misa reg_type=SysReg
[info]{BootOrderRISCV::AdjustOrder} reg_name=mstatus reg_type=SysReg
[info]{BootOrderRISCV::AdjustOrder} reg_name=satp reg_type=SysReg
[info]{BootOrderRISCV::AdjustOrder} reg_name=fcsr reg_type=SysReg
[info]{BootOrderRISCV::AdjustOrder} reg_name=v9 reg_type=VECREG
[info]{BootOrderRISCV::AdjustOrder} reg_name=v8 reg_type=VECREG
[info]{BootOrderRISCV::AdjustOrder} reg_name=v7 reg_type=VECREG
[info]{BootOrderRISCV::AdjustOrder} reg_name=v6 reg_type=VECREG
[info]{BootOrderRISCV::AdjustOrder} reg_name=v5 reg_type=VECREG
[info]{BootOrderRISCV::AdjustOrder} reg_name=v4 reg_type=VECREG
[info]{BootOrderRISCV::AdjustOrder} reg_name=v31 reg_type=VECREG
[info]{BootOrderRISCV::AdjustOrder} reg_name=v30 reg_type=VECREG
[info]{BootOrderRISCV::AdjustOrder} reg_name=v3 reg_type=VECREG
[info]{BootOrderRISCV::AdjustOrder} reg_name=v29 reg_type=VECREG
[info]{BootOrderRISCV::AdjustOrder} reg_name=v28 reg_type=VECREG
[info]{BootOrderRISCV::AdjustOrder} reg_name=v27 reg_type=VECREG
[info]{BootOrderRISCV::AdjustOrder} reg_name=v26 reg_type=VECREG
[info]{BootOrderRISCV::AdjustOrder} reg_name=v25 reg_type=VECREG
[info]{BootOrderRISCV::AdjustOrder} reg_name=v24 reg_type=VECREG
[info]{BootOrderRISCV::AdjustOrder} reg_name=v23 reg_type=VECREG
[info]{BootOrderRISCV::AdjustOrder} reg_name=v22 reg_type=VECREG
[info]{BootOrderRISCV::AdjustOrder} reg_name=v21 reg_type=VECREG
[info]{BootOrderRISCV::AdjustOrder} reg_name=v20 reg_type=VECREG
[info]{BootOrderRISCV::AdjustOrder} reg_name=v2 reg_type=VECREG
[info]{BootOrderRISCV::AdjustOrder} reg_name=v19 reg_type=VECREG
[info]{BootOrderRISCV::AdjustOrder} reg_name=v18 reg_type=VECREG
[info]{BootOrderRISCV::AdjustOrder} reg_name=v17 reg_type=VECREG
[info]{BootOrderRISCV::AdjustOrder} reg_name=v16 reg_type=VECREG
[info]{BootOrderRISCV::AdjustOrder} reg_name=v15 reg_type=VECREG
[info]{BootOrderRISCV::AdjustOrder} reg_name=v14 reg_type=VECREG
[info]{BootOrderRISCV::AdjustOrder} reg_name=v13 reg_type=VECREG
[info]{BootOrderRISCV::AdjustOrder} reg_name=v12 reg_type=VECREG
[info]{BootOrderRISCV::AdjustOrder} reg_name=v11 reg_type=VECREG
[info]{BootOrderRISCV::AdjustOrder} reg_name=v10 reg_type=VECREG
[info]{BootOrderRISCV::AdjustOrder} reg_name=v1 reg_type=VECREG
[info]{BootOrderRISCV::AdjustOrder} reg_name=v0 reg_type=VECREG
[info]{BootOrderRISCV::AdjustOrder} reg_name=x9 reg_type=GPR
[info]{BootOrderRISCV::AdjustOrder} reg_name=x8 reg_type=GPR
[info]{BootOrderRISCV::AdjustOrder} reg_name=x7 reg_type=GPR
[info]{BootOrderRISCV::AdjustOrder} reg_name=x6 reg_type=GPR
[info]{BootOrderRISCV::AdjustOrder} reg_name=x5 reg_type=GPR
[info]{BootOrderRISCV::AdjustOrder} reg_name=x4 reg_type=GPR
[info]{BootOrderRISCV::AdjustOrder} reg_name=x31 reg_type=GPR
[info]{BootOrderRISCV::AdjustOrder} reg_name=x30 reg_type=GPR
[info]{BootOrderRISCV::AdjustOrder} reg_name=x3 reg_type=GPR
[info]{BootOrderRISCV::AdjustOrder} reg_name=x29 reg_type=GPR
[info]{BootOrderRISCV::AdjustOrder} reg_name=x28 reg_type=GPR
[info]{BootOrderRISCV::AdjustOrder} reg_name=x27 reg_type=GPR
[info]{BootOrderRISCV::AdjustOrder} reg_name=x26 reg_type=GPR
[info]{BootOrderRISCV::AdjustOrder} reg_name=x25 reg_type=GPR
[info]{BootOrderRISCV::AdjustOrder} reg_name=x24 reg_type=GPR
[info]{BootOrderRISCV::AdjustOrder} reg_name=x23 reg_type=GPR
[info]{BootOrderRISCV::AdjustOrder} reg_name=x22 reg_type=GPR
[info]{BootOrderRISCV::AdjustOrder} reg_name=x21 reg_type=GPR
[info]{BootOrderRISCV::AdjustOrder} reg_name=x20 reg_type=GPR
[info]{BootOrderRISCV::AdjustOrder} reg_name=x2 reg_type=GPR
[info]{BootOrderRISCV::AdjustOrder} reg_name=x19 reg_type=GPR
[info]{BootOrderRISCV::AdjustOrder} reg_name=x18 reg_type=GPR
[info]{BootOrderRISCV::AdjustOrder} reg_name=x17 reg_type=GPR
[info]{BootOrderRISCV::AdjustOrder} reg_name=x16 reg_type=GPR
[info]{BootOrderRISCV::AdjustOrder} reg_name=x15 reg_type=GPR
[info]{BootOrderRISCV::AdjustOrder} reg_name=x14 reg_type=GPR
[info]{BootOrderRISCV::AdjustOrder} reg_name=x13 reg_type=GPR
[info]{BootOrderRISCV::AdjustOrder} reg_name=x12 reg_type=GPR
[info]{BootOrderRISCV::AdjustOrder} reg_name=x11 reg_type=GPR
[info]{BootOrderRISCV::AdjustOrder} reg_name=x10 reg_type=GPR
[info]{BootOrderRISCV::AdjustOrder} reg_name=x1 reg_type=GPR
[info]{BootOrderRISCV::AdjustOrder} reg_name=vxsat reg_type=SysReg
[info]{BootOrderRISCV::AdjustOrder} reg_name=vxrm reg_type=SysReg
[info]{BootOrderRISCV::AdjustOrder} reg_name=vtype reg_type=SysReg
[info]{BootOrderRISCV::AdjustOrder} reg_name=vstart reg_type=SysReg
[info]{BootOrderRISCV::AdjustOrder} reg_name=vtype reg_type=SysReg
[info]{BootOrderRISCV::AdjustOrder} reg_name=stvec reg_type=SysReg
[info]{BootOrderRISCV::AdjustOrder} reg_name=scause reg_type=SysReg
[info]{BootOrderRISCV::AdjustOrder} reg_name=mtvec reg_type=SysReg
[info]{BootOrderRISCV::AdjustOrder} reg_name=mtval reg_type=SysReg
[info]{BootOrderRISCV::AdjustOrder} reg_name=mstatus_hyp reg_type=SysReg
[info]{BootOrderRISCV::AdjustOrder} reg_name=mepc reg_type=SysReg
[info]{BootOrderRISCV::AdjustOrder} reg_name=medeleg reg_type=SysReg
[info]{BootOrderRISCV::AdjustOrder} reg_name=mcause reg_type=SysReg
[debug][State::AddRegisterStateElement] 'misa'
[debug][State::AddRegisterStateElement] containing register/size: misa/64 values-count: 1 rRegValues.size: 1
[debug][State::AddRegisterStateElement] 'mstatus'
[warn]{State::AddRegisterStateElement} Register mstatus contains field TVM, which may be a VM context parameter field. Use AddVmContextStateElement() for VM context parameter fields.
[warn]{State::AddRegisterStateElement} Register mstatus contains field MXR, which may be a VM context parameter field. Use AddVmContextStateElement() for VM context parameter fields.
[warn]{State::AddRegisterStateElement} Register mstatus contains field SUM, which may be a VM context parameter field. Use AddVmContextStateElement() for VM context parameter fields.
[warn]{State::AddRegisterStateElement} Register mstatus contains field MPRV, which may be a VM context parameter field. Use AddVmContextStateElement() for VM context parameter fields.
[warn]{State::AddRegisterStateElement} Register mstatus contains field MPP, which may be a VM context parameter field. Use AddVmContextStateElement() for VM context parameter fields.
[warn]{State::AddRegisterStateElement} Register mstatus contains field SPP, which may be a VM context parameter field. Use AddVmContextStateElement() for VM context parameter fields.
[debug][State::AddRegisterStateElement] containing register/size: mstatus/64 values-count: 1 rRegValues.size: 1
[debug][State::AddRegisterStateElement] 'satp'
[warn]{State::AddRegisterStateElement} Register satp contains field MODE, which may be a VM context parameter field. Use AddVmContextStateElement() for VM context parameter fields.
[debug][State::AddRegisterStateElement] containing register/size: satp/64 values-count: 1 rRegValues.size: 1
[debug][State::AddRegisterStateElement] 'fcsr'
[debug][State::AddRegisterStateElement] containing register/size: fcsr/64 values-count: 1 rRegValues.size: 1
[debug][State::AddRegisterStateElement] 'vxsat'
[debug][State::AddRegisterStateElement] containing register/size: vxsat/64 values-count: 1 rRegValues.size: 1
[debug][State::AddRegisterStateElement] 'vxrm'
[debug][State::AddRegisterStateElement] containing register/size: vxrm/64 values-count: 1 rRegValues.size: 1
[debug][State::AddRegisterStateElement] 'vtype'
[debug][State::AddRegisterStateElement] containing register/size: vtype/64 values-count: 1 rRegValues.size: 1
[debug][State::AddRegisterStateElement] 'vstart'
[debug][State::AddRegisterStateElement] containing register/size: vstart/64 values-count: 1 rRegValues.size: 1
[debug][State::AddRegisterStateElement] 'vl'
[debug][State::AddRegisterStateElement] containing register/size: vl/64 values-count: 1 rRegValues.size: 1
[debug][State::AddRegisterStateElement] 'stvec'
[warn]{State::AddRegisterStateElement} Register stvec contains field MODE, which may be a VM context parameter field. Use AddVmContextStateElement() for VM context parameter fields.
[debug][State::AddRegisterStateElement] containing register/size: stvec/64 values-count: 1 rRegValues.size: 1
[debug][State::AddRegisterStateElement] 'scause'
[debug][State::AddRegisterStateElement] containing register/size: scause/64 values-count: 1 rRegValues.size: 1
[debug][State::AddRegisterStateElement] 'mtvec'
[warn]{State::AddRegisterStateElement} Register mtvec contains field MODE, which may be a VM context parameter field. Use AddVmContextStateElement() for VM context parameter fields.
[debug][State::AddRegisterStateElement] containing register/size: mtvec/64 values-count: 1 rRegValues.size: 1
[debug][State::AddRegisterStateElement] 'mtval'
[debug][State::AddRegisterStateElement] containing register/size: mtval/64 values-count: 1 rRegValues.size: 1
[debug][State::AddRegisterStateElement] 'mstatus_hyp'
[warn]{State::AddRegisterStateElement} Register mstatus_hyp contains field MBE, which may be a VM context parameter field. Use AddVmContextStateElement() for VM context parameter fields.
[warn]{State::AddRegisterStateElement} Register mstatus_hyp contains field SBE, which may be a VM context parameter field. Use AddVmContextStateElement() for VM context parameter fields.
[warn]{State::AddRegisterStateElement} Register mstatus_hyp contains field TVM, which may be a VM context parameter field. Use AddVmContextStateElement() for VM context parameter fields.
[warn]{State::AddRegisterStateElement} Register mstatus_hyp contains field MXR, which may be a VM context parameter field. Use AddVmContextStateElement() for VM context parameter fields.
[warn]{State::AddRegisterStateElement} Register mstatus_hyp contains field SUM, which may be a VM context parameter field. Use AddVmContextStateElement() for VM context parameter fields.
[warn]{State::AddRegisterStateElement} Register mstatus_hyp contains field MPRV, which may be a VM context parameter field. Use AddVmContextStateElement() for VM context parameter fields.
[warn]{State::AddRegisterStateElement} Register mstatus_hyp contains field MPP, which may be a VM context parameter field. Use AddVmContextStateElement() for VM context parameter fields.
[warn]{State::AddRegisterStateElement} Register mstatus_hyp contains field SPP, which may be a VM context parameter field. Use AddVmContextStateElement() for VM context parameter fields.
[warn]{State::AddRegisterStateElement} Register mstatus_hyp contains field UBE, which may be a VM context parameter field. Use AddVmContextStateElement() for VM context parameter fields.
[debug][State::AddRegisterStateElement] containing register/size: mstatus_hyp/64 values-count: 1 rRegValues.size: 1
[debug][State::AddRegisterStateElement] 'mepc'
[debug][State::AddRegisterStateElement] containing register/size: mepc/64 values-count: 1 rRegValues.size: 1
[debug][State::AddRegisterStateElement] 'medeleg'
[debug][State::AddRegisterStateElement] containing register/size: medeleg/64 values-count: 1 rRegValues.size: 1
[debug][State::AddRegisterStateElement] 'mcause'
[debug][State::AddRegisterStateElement] containing register/size: mcause/64 values-count: 1 rRegValues.size: 1
[debug][State::AddRegisterStateElement] 'v25'
[debug][State::AddRegisterStateElement] containing register/size: v25/512 values-count: 8 rRegValues.size: 8
[debug][State::AddRegisterStateElement] 'v24'
[debug][State::AddRegisterStateElement] containing register/size: v24/512 values-count: 8 rRegValues.size: 8
[debug][State::AddRegisterStateElement] 'v23'
[debug][State::AddRegisterStateElement] containing register/size: v23/512 values-count: 8 rRegValues.size: 8
[debug][State::AddRegisterStateElement] 'v22'
[debug][State::AddRegisterStateElement] containing register/size: v22/512 values-count: 8 rRegValues.size: 8
[debug][State::AddRegisterStateElement] 'v21'
[debug][State::AddRegisterStateElement] containing register/size: v21/512 values-count: 8 rRegValues.size: 8
[debug][State::AddRegisterStateElement] 'v20'
[debug][State::AddRegisterStateElement] containing register/size: v20/512 values-count: 8 rRegValues.size: 8
[debug][State::AddRegisterStateElement] 'v2'
[debug][State::AddRegisterStateElement] containing register/size: v2/512 values-count: 8 rRegValues.size: 8
[debug][State::AddRegisterStateElement] 'v19'
[debug][State::AddRegisterStateElement] containing register/size: v19/512 values-count: 8 rRegValues.size: 8
[debug][State::AddRegisterStateElement] 'v18'
[debug][State::AddRegisterStateElement] containing register/size: v18/512 values-count: 8 rRegValues.size: 8
[debug][State::AddRegisterStateElement] 'v17'
[debug][State::AddRegisterStateElement] containing register/size: v17/512 values-count: 8 rRegValues.size: 8
[debug][State::AddRegisterStateElement] 'v16'
[debug][State::AddRegisterStateElement] containing register/size: v16/512 values-count: 8 rRegValues.size: 8
[debug][State::AddRegisterStateElement] 'v15'
[debug][State::AddRegisterStateElement] containing register/size: v15/512 values-count: 8 rRegValues.size: 8
[debug][State::AddRegisterStateElement] 'v14'
[debug][State::AddRegisterStateElement] containing register/size: v14/512 values-count: 8 rRegValues.size: 8
[debug][State::AddRegisterStateElement] 'v13'
[debug][State::AddRegisterStateElement] containing register/size: v13/512 values-count: 8 rRegValues.size: 8
[debug][State::AddRegisterStateElement] 'v12'
[debug][State::AddRegisterStateElement] containing register/size: v12/512 values-count: 8 rRegValues.size: 8
[debug][State::AddRegisterStateElement] 'v11'
[debug][State::AddRegisterStateElement] containing register/size: v11/512 values-count: 8 rRegValues.size: 8
[debug][State::AddRegisterStateElement] 'v10'
[debug][State::AddRegisterStateElement] containing register/size: v10/512 values-count: 8 rRegValues.size: 8
[debug][State::AddRegisterStateElement] 'v1'
[debug][State::AddRegisterStateElement] containing register/size: v1/512 values-count: 8 rRegValues.size: 8
[debug][State::AddRegisterStateElement] 'v0'
[debug][State::AddRegisterStateElement] containing register/size: v0/512 values-count: 8 rRegValues.size: 8
[debug][State::AddRegisterStateElement] 'x9'
[debug][State::AddRegisterStateElement] containing register/size: x9/64 values-count: 1 rRegValues.size: 1
[debug][State::AddRegisterStateElement] 'x8'
[debug][State::AddRegisterStateElement] containing register/size: x8/64 values-count: 1 rRegValues.size: 1
[debug][State::AddRegisterStateElement] 'x7'
[debug][State::AddRegisterStateElement] containing register/size: x7/64 values-count: 1 rRegValues.size: 1
[debug][State::AddRegisterStateElement] 'x6'
[debug][State::AddRegisterStateElement] containing register/size: x6/64 values-count: 1 rRegValues.size: 1
[debug][State::AddRegisterStateElement] 'x5'
[debug][State::AddRegisterStateElement] containing register/size: x5/64 values-count: 1 rRegValues.size: 1
[debug][State::AddRegisterStateElement] 'x4'
[debug][State::AddRegisterStateElement] containing register/size: x4/64 values-count: 1 rRegValues.size: 1
[debug][State::AddRegisterStateElement] 'x31'
[debug][State::AddRegisterStateElement] containing register/size: x31/64 values-count: 1 rRegValues.size: 1
[debug][State::AddRegisterStateElement] 'x30'
[debug][State::AddRegisterStateElement] containing register/size: x30/64 values-count: 1 rRegValues.size: 1
[debug][State::AddRegisterStateElement] 'x3'
[debug][State::AddRegisterStateElement] containing register/size: x3/64 values-count: 1 rRegValues.size: 1
[debug][State::AddRegisterStateElement] 'x29'
[debug][State::AddRegisterStateElement] containing register/size: x29/64 values-count: 1 rRegValues.size: 1
[debug][State::AddRegisterStateElement] 'x28'
[debug][State::AddRegisterStateElement] containing register/size: x28/64 values-count: 1 rRegValues.size: 1
[debug][State::AddRegisterStateElement] 'x27'
[debug][State::AddRegisterStateElement] containing register/size: x27/64 values-count: 1 rRegValues.size: 1
[debug][State::AddRegisterStateElement] 'x26'
[debug][State::AddRegisterStateElement] containing register/size: x26/64 values-count: 1 rRegValues.size: 1
[debug][State::AddRegisterStateElement] 'x25'
[debug][State::AddRegisterStateElement] containing register/size: x25/64 values-count: 1 rRegValues.size: 1
[debug][State::AddRegisterStateElement] 'x24'
[debug][State::AddRegisterStateElement] containing register/size: x24/64 values-count: 1 rRegValues.size: 1
[debug][State::AddRegisterStateElement] 'x23'
[debug][State::AddRegisterStateElement] containing register/size: x23/64 values-count: 1 rRegValues.size: 1
[debug][State::AddRegisterStateElement] 'x22'
[debug][State::AddRegisterStateElement] containing register/size: x22/64 values-count: 1 rRegValues.size: 1
[debug][State::AddRegisterStateElement] 'x21'
[debug][State::AddRegisterStateElement] containing register/size: x21/64 values-count: 1 rRegValues.size: 1
[debug][State::AddRegisterStateElement] 'x20'
[debug][State::AddRegisterStateElement] containing register/size: x20/64 values-count: 1 rRegValues.size: 1
[debug][State::AddRegisterStateElement] 'x2'
[debug][State::AddRegisterStateElement] containing register/size: x2/64 values-count: 1 rRegValues.size: 1
[debug][State::AddRegisterStateElement] 'x18'
[debug][State::AddRegisterStateElement] containing register/size: x18/64 values-count: 1 rRegValues.size: 1
[debug][State::AddRegisterStateElement] 'x17'
[debug][State::AddRegisterStateElement] containing register/size: x17/64 values-count: 1 rRegValues.size: 1
[debug][State::AddRegisterStateElement] 'x16'
[debug][State::AddRegisterStateElement] containing register/size: x16/64 values-count: 1 rRegValues.size: 1
[debug][State::AddRegisterStateElement] 'x15'
[debug][State::AddRegisterStateElement] containing register/size: x15/64 values-count: 1 rRegValues.size: 1
[debug][State::AddRegisterStateElement] 'x14'
[debug][State::AddRegisterStateElement] containing register/size: x14/64 values-count: 1 rRegValues.size: 1
[debug][State::AddRegisterStateElement] 'x13'
[debug][State::AddRegisterStateElement] containing register/size: x13/64 values-count: 1 rRegValues.size: 1
[debug][State::AddRegisterStateElement] 'x12'
[debug][State::AddRegisterStateElement] containing register/size: x12/64 values-count: 1 rRegValues.size: 1
[debug][State::AddRegisterStateElement] 'x11'
[debug][State::AddRegisterStateElement] containing register/size: x11/64 values-count: 1 rRegValues.size: 1
[debug][State::AddRegisterStateElement] 'x10'
[debug][State::AddRegisterStateElement] containing register/size: x10/64 values-count: 1 rRegValues.size: 1
[debug][State::AddRegisterStateElement] 'x1'
[debug][State::AddRegisterStateElement] containing register/size: x1/64 values-count: 1 rRegValues.size: 1
[debug][State::AddRegisterStateElement] 'v9'
[debug][State::AddRegisterStateElement] containing register/size: v9/512 values-count: 8 rRegValues.size: 8
[debug][State::AddRegisterStateElement] 'v8'
[debug][State::AddRegisterStateElement] containing register/size: v8/512 values-count: 8 rRegValues.size: 8
[debug][State::AddRegisterStateElement] 'v7'
[debug][State::AddRegisterStateElement] containing register/size: v7/512 values-count: 8 rRegValues.size: 8
[debug][State::AddRegisterStateElement] 'v6'
[debug][State::AddRegisterStateElement] containing register/size: v6/512 values-count: 8 rRegValues.size: 8
[debug][State::AddRegisterStateElement] 'v5'
[debug][State::AddRegisterStateElement] containing register/size: v5/512 values-count: 8 rRegValues.size: 8
[debug][State::AddRegisterStateElement] 'v4'
[debug][State::AddRegisterStateElement] containing register/size: v4/512 values-count: 8 rRegValues.size: 8
[debug][State::AddRegisterStateElement] 'v31'
[debug][State::AddRegisterStateElement] containing register/size: v31/512 values-count: 8 rRegValues.size: 8
[debug][State::AddRegisterStateElement] 'v30'
[debug][State::AddRegisterStateElement] containing register/size: v30/512 values-count: 8 rRegValues.size: 8
[debug][State::AddRegisterStateElement] 'v3'
[debug][State::AddRegisterStateElement] containing register/size: v3/512 values-count: 8 rRegValues.size: 8
[debug][State::AddRegisterStateElement] 'v29'
[debug][State::AddRegisterStateElement] containing register/size: v29/512 values-count: 8 rRegValues.size: 8
[debug][State::AddRegisterStateElement] 'v28'
[debug][State::AddRegisterStateElement] containing register/size: v28/512 values-count: 8 rRegValues.size: 8
[debug][State::AddRegisterStateElement] 'v27'
[debug][State::AddRegisterStateElement] containing register/size: v27/512 values-count: 8 rRegValues.size: 8
[debug][State::AddRegisterStateElement] 'v26'
[debug][State::AddRegisterStateElement] containing register/size: v26/512 values-count: 8 rRegValues.size: 8
[notice]Generator mode changed to: SimOffNoEscape from: IssSim
[notice]{GenStateTransitionAgent::HandleRequest} called
[debug]register: x19 access: Write type: User isres: 0
[info]{RegisterReserver::ReserveRegister} Reserving register: x19, access: Write, reserve type: User
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x0 value 0x0
[info] opname=rd
[notice]Committing instruction "LUI x19, 0" at 0x80000100=>[0]0x80000100 (0x9b7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000100 mem-ID=0 size=4 element-size=4 type=Instruction data=b7090000
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000100 end_addr=0x80000103
[notice]retire source stage: 12, access: 0x1, size: 1, type: 0
[info]current dest entropy:3, resource type: 0
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x1 value 0x1
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x19, x19, 1" at 0x80000104=>[0]0x80000104 (0x19899b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000104 mem-ID=0 size=4 element-size=4 type=Instruction data=9b891900
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000104 end_addr=0x80000107
[info]current source entropy:7, resource type: 0
[info]current dest entropy:4, resource type: 0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0x33 value 0x33
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x19, x19, 0x33" at 0x80000108=>[0]0x80000108 (0x3399993) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000108 mem-ID=0 size=4 element-size=4 type=Instruction data=93993903
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000108 end_addr=0x8000010b
[info]current source entropy:7, resource type: 0
[info]current dest entropy:4, resource type: 0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x341 value 0x341
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x19, x19, 833" at 0x8000010c=>[0]0x8000010c (0x34198993) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008000010c mem-ID=0 size=4 element-size=4 type=Instruction data=93891934
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8000010c end_addr=0x8000010f
[info]current source entropy:7, resource type: 0
[info]current dest entropy:4, resource type: 0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x19, x19, 0xc" at 0x80000110=>[0]0x80000110 (0xc99993) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000110 mem-ID=0 size=4 element-size=4 type=Instruction data=9399c900
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000110 end_addr=0x80000113
[info]current source entropy:7, resource type: 0
[info]current dest entropy:4, resource type: 0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x12d value 0x12d
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x19, x19, 301" at 0x80000114=>[0]0x80000114 (0x12d98993) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000114 mem-ID=0 size=4 element-size=4 type=Instruction data=9389d912
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000114 end_addr=0x80000117
[notice]retire source stage: 17, access: 0x18, size: 1, type: 0
[info]current source entropy:6, resource type: 0
[info]current dest entropy:4, resource type: 0
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x19, access: Write, reserve type: User
[notice]Generating: CSRRW#register#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=csr
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "CSRRW misa, x19, x0" at 0x80000118=>[0]0x80000118 (0x30199073) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000118 mem-ID=0 size=4 element-size=4 type=Instruction data=73901930
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000118 end_addr=0x8000011b
[info]current source entropy:6, resource type: 0
[info]current dest entropy:4, resource type: 0
[debug]register: x17 access: Write type: User isres: 0
[info]{RegisterReserver::ReserveRegister} Reserving register: x17, access: Write, reserve type: User
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x2a65 value 0x2a65
[info] opname=rd
[notice]Committing instruction "LUI x17, 10853" at 0x8000011c=>[0]0x8000011c (0x2a658b7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008000011c mem-ID=0 size=4 element-size=4 type=Instruction data=b758a602
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8000011c end_addr=0x8000011f
[info]current dest entropy:3, resource type: 0
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x4af value 0x4af
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x17, x17, 1199" at 0x80000120=>[0]0x80000120 (0x4af8889b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000120 mem-ID=0 size=4 element-size=4 type=Instruction data=9b88f84a
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000120 end_addr=0x80000123
[info]current source entropy:7, resource type: 0
[info]current dest entropy:4, resource type: 0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x17, x17, 0xc" at 0x80000124=>[0]0x80000124 (0xc89893) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000124 mem-ID=0 size=4 element-size=4 type=Instruction data=9398c800
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000124 end_addr=0x80000127
[info]current source entropy:7, resource type: 0
[info]current dest entropy:4, resource type: 0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x880 value 0x880
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x17, x17, -1920" at 0x80000128=>[0]0x80000128 (0x88088893) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000128 mem-ID=0 size=4 element-size=4 type=Instruction data=93880888
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000128 end_addr=0x8000012b
[notice]retire source stage: 1c, access: 0x3, size: 1, type: 0
[info]current source entropy:6, resource type: 0
[info]current dest entropy:4, resource type: 0
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x17, access: Write, reserve type: User
[debug]register: x19 access: Write type: User isres: 0
[info]{RegisterReserver::ReserveRegister} Reserving register: x19, access: Write, reserve type: User
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x5ed value 0x5ed
[info] opname=rd
[notice]Committing instruction "LUI x19, 1517" at 0x8000012c=>[0]0x8000012c (0x5ed9b7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008000012c mem-ID=0 size=4 element-size=4 type=Instruction data=b7d95e00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8000012c end_addr=0x8000012f
[info]current dest entropy:4, resource type: 0
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xe67 value 0xe67
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x19, x19, -409" at 0x80000130=>[0]0x80000130 (0xe679899b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000130 mem-ID=0 size=4 element-size=4 type=Instruction data=9b8979e6
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000130 end_addr=0x80000133
[info]current source entropy:5, resource type: 0
[info]current dest entropy:5, resource type: 0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x19, x19, 0xc" at 0x80000134=>[0]0x80000134 (0xc99993) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000134 mem-ID=0 size=4 element-size=4 type=Instruction data=9399c900
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000134 end_addr=0x80000137
[info]current source entropy:5, resource type: 0
[info]current dest entropy:5, resource type: 0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x561 value 0x561
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x19, x19, 1377" at 0x80000138=>[0]0x80000138 (0x56198993) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000138 mem-ID=0 size=4 element-size=4 type=Instruction data=93891956
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000138 end_addr=0x8000013b
[info]current source entropy:5, resource type: 0
[info]current dest entropy:5, resource type: 0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x19, x19, 0xc" at 0x8000013c=>[0]0x8000013c (0xc99993) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008000013c mem-ID=0 size=4 element-size=4 type=Instruction data=9399c900
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8000013c end_addr=0x8000013f
[notice]retire source stage: 1, access: 0xa, size: 1, type: 0
[info]current source entropy:4, resource type: 0
[info]current dest entropy:5, resource type: 0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xf value 0xf
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x19, x19, 15" at 0x80000140=>[0]0x80000140 (0xf98993) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000140 mem-ID=0 size=4 element-size=4 type=Instruction data=9389f900
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000140 end_addr=0x80000143
[info]current source entropy:4, resource type: 0
[info]current dest entropy:5, resource type: 0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xd value 0xd
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x19, x19, 0xd" at 0x80000144=>[0]0x80000144 (0xd99993) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000144 mem-ID=0 size=4 element-size=4 type=Instruction data=9399d900
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000144 end_addr=0x80000147
[info]current source entropy:4, resource type: 0
[info]current dest entropy:5, resource type: 0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x5cd value 0x5cd
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x19, x19, 1485" at 0x80000148=>[0]0x80000148 (0x5cd98993) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000148 mem-ID=0 size=4 element-size=4 type=Instruction data=9389d95c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000148 end_addr=0x8000014b
[info]current source entropy:4, resource type: 0
[info]current dest entropy:5, resource type: 0
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x19, access: Write, reserve type: User
[notice]Generating: CSRRW#register#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=csr
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "CSRRW mstatus, x19, x0" at 0x8000014c=>[0]0x8000014c (0x30099073) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008000014c mem-ID=0 size=4 element-size=4 type=Instruction data=73900930
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8000014c end_addr=0x8000014f
[info]current source entropy:4, resource type: 0
[info]current dest entropy:5, resource type: 0
[debug]register: x18 access: Write type: User isres: 0
[info]{RegisterReserver::ReserveRegister} Reserving register: x18, access: Write, reserve type: User
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x5c1 value 0x5c1
[info] opname=rd
[notice]Committing instruction "LUI x18, 1473" at 0x80000150=>[0]0x80000150 (0x5c1937) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000150 mem-ID=0 size=4 element-size=4 type=Instruction data=37195c00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000150 end_addr=0x80000153
[info]current dest entropy:4, resource type: 0
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xf8f value 0xf8f
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x18, x18, -113" at 0x80000154=>[0]0x80000154 (0xf8f9091b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000154 mem-ID=0 size=4 element-size=4 type=Instruction data=1b09f9f8
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000154 end_addr=0x80000157
[info]current source entropy:5, resource type: 0
[info]current dest entropy:5, resource type: 0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xd value 0xd
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x18, x18, 0xd" at 0x80000158=>[0]0x80000158 (0xd91913) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000158 mem-ID=0 size=4 element-size=4 type=Instruction data=1319d900
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000158 end_addr=0x8000015b
[info]current source entropy:5, resource type: 0
[info]current dest entropy:5, resource type: 0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x900 value 0x900
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x18, x18, -1792" at 0x8000015c=>[0]0x8000015c (0x90090913) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008000015c mem-ID=0 size=4 element-size=4 type=Instruction data=13090990
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8000015c end_addr=0x8000015f
[info]current source entropy:5, resource type: 0
[info]current dest entropy:5, resource type: 0
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x18, access: Write, reserve type: User
[debug]register: x19 access: Write type: User isres: 0
[info]{RegisterReserver::ReserveRegister} Reserving register: x19, access: Write, reserve type: User
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x45 value 0x45
[info] opname=rd
[notice]Committing instruction "LUI x19, 69" at 0x80000160=>[0]0x80000160 (0x459b7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000160 mem-ID=0 size=4 element-size=4 type=Instruction data=b7590400
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000160 end_addr=0x80000163
[info]current dest entropy:5, resource type: 0
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xa97 value 0xa97
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x19, x19, -1385" at 0x80000164=>[0]0x80000164 (0xa979899b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000164 mem-ID=0 size=4 element-size=4 type=Instruction data=9b8979a9
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000164 end_addr=0x80000167
[info]current source entropy:4, resource type: 0
[info]current dest entropy:6, resource type: 0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0x12 value 0x12
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x19, x19, 0x12" at 0x80000168=>[0]0x80000168 (0x1299993) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000168 mem-ID=0 size=4 element-size=4 type=Instruction data=93992901
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000168 end_addr=0x8000016b
[info]current source entropy:4, resource type: 0
[info]current dest entropy:6, resource type: 0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x1 value 0x1
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x19, x19, 1" at 0x8000016c=>[0]0x8000016c (0x198993) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008000016c mem-ID=0 size=4 element-size=4 type=Instruction data=93891900
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8000016c end_addr=0x8000016f
[info]current source entropy:4, resource type: 0
[info]current dest entropy:6, resource type: 0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xf value 0xf
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x19, x19, 0xf" at 0x80000170=>[0]0x80000170 (0xf99993) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000170 mem-ID=0 size=4 element-size=4 type=Instruction data=9399f900
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000170 end_addr=0x80000173
[info]current source entropy:4, resource type: 0
[info]current dest entropy:6, resource type: 0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xb19 value 0xb19
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x19, x19, -1255" at 0x80000174=>[0]0x80000174 (0xb1998993) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000174 mem-ID=0 size=4 element-size=4 type=Instruction data=938999b1
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000174 end_addr=0x80000177
[notice]retire source stage: f, access: 0x19, size: 1, type: 0
[info]current source entropy:3, resource type: 0
[info]current dest entropy:6, resource type: 0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x19, x19, 0xc" at 0x80000178=>[0]0x80000178 (0xc99993) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000178 mem-ID=0 size=4 element-size=4 type=Instruction data=9399c900
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000178 end_addr=0x8000017b
[info]current source entropy:3, resource type: 0
[info]current dest entropy:6, resource type: 0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x6e7 value 0x6e7
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x19, x19, 1767" at 0x8000017c=>[0]0x8000017c (0x6e798993) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008000017c mem-ID=0 size=4 element-size=4 type=Instruction data=9389796e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8000017c end_addr=0x8000017f
[notice]retire dest stage: 11, access: 0x9, size: 1, type: 0
[notice]retire source stage: 11, access: 0xf,0x1e, size: 2, type: 0
[info]current source entropy:1, resource type: 0
[info]current dest entropy:5, resource type: 0
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x19, access: Write, reserve type: User
[notice]Generating: CSRRW#register#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=csr
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "CSRRW satp, x19, x0" at 0x80000180=>[0]0x80000180 (0x18099073) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000180 mem-ID=0 size=4 element-size=4 type=Instruction data=73900918
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000180 end_addr=0x80000183
[info]current source entropy:1, resource type: 0
[info]current dest entropy:5, resource type: 0
[debug]register: x21 access: Write type: User isres: 0
[info]{RegisterReserver::ReserveRegister} Reserving register: x21, access: Write, reserve type: User
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x23d8 value 0x23d8
[info] opname=rd
[notice]Committing instruction "LUI x21, 9176" at 0x80000184=>[0]0x80000184 (0x23d8ab7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000184 mem-ID=0 size=4 element-size=4 type=Instruction data=b78a3d02
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000184 end_addr=0x80000187
[info]current dest entropy:4, resource type: 0
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xeab value 0xeab
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x21, x21, -341" at 0x80000188=>[0]0x80000188 (0xeaba8a9b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000188 mem-ID=0 size=4 element-size=4 type=Instruction data=9b8abaea
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000188 end_addr=0x8000018b
[info]current source entropy:2, resource type: 0
[info]current dest entropy:5, resource type: 0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xd value 0xd
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x21, x21, 0xd" at 0x8000018c=>[0]0x8000018c (0xda9a93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008000018c mem-ID=0 size=4 element-size=4 type=Instruction data=939ada00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8000018c end_addr=0x8000018f
[info]current source entropy:2, resource type: 0
[info]current dest entropy:5, resource type: 0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x600 value 0x600
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x21, x21, 1536" at 0x80000190=>[0]0x80000190 (0x600a8a93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000190 mem-ID=0 size=4 element-size=4 type=Instruction data=938a0a60
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000190 end_addr=0x80000193
[info]current source entropy:2, resource type: 0
[info]current dest entropy:5, resource type: 0
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x21, access: Write, reserve type: User
[debug]register: x19 access: Write type: User isres: 0
[info]{RegisterReserver::ReserveRegister} Reserving register: x19, access: Write, reserve type: User
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x3049 value 0x3049
[info] opname=rd
[notice]Committing instruction "LUI x19, 12361" at 0x80000194=>[0]0x80000194 (0x30499b7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000194 mem-ID=0 size=4 element-size=4 type=Instruction data=b7990403
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000194 end_addr=0x80000197
[info]current dest entropy:5, resource type: 0
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x8e7 value 0x8e7
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x19, x19, -1817" at 0x80000198=>[0]0x80000198 (0x8e79899b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000198 mem-ID=0 size=4 element-size=4 type=Instruction data=9b89798e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000198 end_addr=0x8000019b
[info]current source entropy:1, resource type: 0
[info]current dest entropy:6, resource type: 0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x19, x19, 0xc" at 0x8000019c=>[0]0x8000019c (0xc99993) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008000019c mem-ID=0 size=4 element-size=4 type=Instruction data=9399c900
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8000019c end_addr=0x8000019f
[info]current source entropy:1, resource type: 0
[info]current dest entropy:6, resource type: 0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x9a3 value 0x9a3
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x19, x19, -1629" at 0x800001a0=>[0]0x800001a0 (0x9a398993) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800001a0 mem-ID=0 size=4 element-size=4 type=Instruction data=9389399a
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800001a0 end_addr=0x800001a3
[info]current source entropy:1, resource type: 0
[info]current dest entropy:6, resource type: 0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x19, x19, 0xc" at 0x800001a4=>[0]0x800001a4 (0xc99993) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800001a4 mem-ID=0 size=4 element-size=4 type=Instruction data=9399c900
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800001a4 end_addr=0x800001a7
[info]current source entropy:1, resource type: 0
[info]current dest entropy:6, resource type: 0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x6e1 value 0x6e1
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x19, x19, 1761" at 0x800001a8=>[0]0x800001a8 (0x6e198993) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800001a8 mem-ID=0 size=4 element-size=4 type=Instruction data=9389196e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800001a8 end_addr=0x800001ab
[notice]retire dest stage: 1c, access: 0x11, size: 1, type: 0
[info]current source entropy:1, resource type: 0
[info]current dest entropy:5, resource type: 0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xd value 0xd
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x19, x19, 0xd" at 0x800001ac=>[0]0x800001ac (0xd99993) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800001ac mem-ID=0 size=4 element-size=4 type=Instruction data=9399d900
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800001ac end_addr=0x800001af
[info]current source entropy:1, resource type: 0
[info]current dest entropy:5, resource type: 0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xe00 value 0xe00
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x19, x19, -512" at 0x800001b0=>[0]0x800001b0 (0xe0098993) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800001b0 mem-ID=0 size=4 element-size=4 type=Instruction data=938909e0
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800001b0 end_addr=0x800001b3
[info]current source entropy:1, resource type: 0
[info]current dest entropy:5, resource type: 0
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x19, access: Write, reserve type: User
[notice]Generating: CSRRW#register#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=csr
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "CSRRW fcsr, x19, x0" at 0x800001b4=>[0]0x800001b4 (0x399073) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800001b4 mem-ID=0 size=4 element-size=4 type=Instruction data=73903900
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800001b4 end_addr=0x800001b7
[info]current source entropy:1, resource type: 0
[info]current dest entropy:5, resource type: 0
[debug]register: x13 access: Write type: User isres: 0
[info]{RegisterReserver::ReserveRegister} Reserving register: x13, access: Write, reserve type: User
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x1c92 value 0x1c92
[info] opname=rd
[notice]Committing instruction "LUI x13, 7314" at 0x800001b8=>[0]0x800001b8 (0x1c926b7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800001b8 mem-ID=0 size=4 element-size=4 type=Instruction data=b726c901
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800001b8 end_addr=0x800001bb
[info]current dest entropy:4, resource type: 0
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x861 value 0x861
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x13, x13, -1951" at 0x800001bc=>[0]0x800001bc (0x8616869b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800001bc mem-ID=0 size=4 element-size=4 type=Instruction data=9b861686
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800001bc end_addr=0x800001bf
[info]current source entropy:2, resource type: 0
[info]current dest entropy:5, resource type: 0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x13, x13, 0xc" at 0x800001c0=>[0]0x800001c0 (0xc69693) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800001c0 mem-ID=0 size=4 element-size=4 type=Instruction data=9396c600
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800001c0 end_addr=0x800001c3
[info]current source entropy:2, resource type: 0
[info]current dest entropy:5, resource type: 0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xa5d value 0xa5d
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x13, x13, -1443" at 0x800001c4=>[0]0x800001c4 (0xa5d68693) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800001c4 mem-ID=0 size=4 element-size=4 type=Instruction data=9386d6a5
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800001c4 end_addr=0x800001c7
[info]current source entropy:2, resource type: 0
[info]current dest entropy:5, resource type: 0
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x13, access: Write, reserve type: User
[debug]register: x19 access: Write type: User isres: 0
[info]{RegisterReserver::ReserveRegister} Reserving register: x19, access: Write, reserve type: User
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x4145 value 0x4145
[info] opname=rd
[notice]Committing instruction "LUI x19, 16709" at 0x800001c8=>[0]0x800001c8 (0x41459b7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800001c8 mem-ID=0 size=4 element-size=4 type=Instruction data=b7591404
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800001c8 end_addr=0x800001cb
[info]current dest entropy:5, resource type: 0
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xd1b value 0xd1b
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x19, x19, -741" at 0x800001cc=>[0]0x800001cc (0xd1b9899b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800001cc mem-ID=0 size=4 element-size=4 type=Instruction data=9b89b9d1
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800001cc end_addr=0x800001cf
[info]current source entropy:1, resource type: 0
[info]current dest entropy:6, resource type: 0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x19, x19, 0xc" at 0x800001d0=>[0]0x800001d0 (0xc99993) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800001d0 mem-ID=0 size=4 element-size=4 type=Instruction data=9399c900
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800001d0 end_addr=0x800001d3
[info]current source entropy:1, resource type: 0
[info]current dest entropy:6, resource type: 0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xa27 value 0xa27
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x19, x19, -1497" at 0x800001d4=>[0]0x800001d4 (0xa2798993) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800001d4 mem-ID=0 size=4 element-size=4 type=Instruction data=938979a2
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800001d4 end_addr=0x800001d7
[info]current source entropy:1, resource type: 0
[info]current dest entropy:6, resource type: 0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xd value 0xd
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x19, x19, 0xd" at 0x800001d8=>[0]0x800001d8 (0xd99993) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800001d8 mem-ID=0 size=4 element-size=4 type=Instruction data=9399d900
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800001d8 end_addr=0x800001db
[info]current source entropy:1, resource type: 0
[info]current dest entropy:6, resource type: 0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x105 value 0x105
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x19, x19, 261" at 0x800001dc=>[0]0x800001dc (0x10598993) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800001dc mem-ID=0 size=4 element-size=4 type=Instruction data=93895910
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800001dc end_addr=0x800001df
[notice]retire dest stage: 9, access: 0x12, size: 1, type: 0
[info]current source entropy:1, resource type: 0
[info]current dest entropy:5, resource type: 0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x19, x19, 0xc" at 0x800001e0=>[0]0x800001e0 (0xc99993) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800001e0 mem-ID=0 size=4 element-size=4 type=Instruction data=9399c900
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800001e0 end_addr=0x800001e3
[info]current source entropy:1, resource type: 0
[info]current dest entropy:5, resource type: 0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x2ca value 0x2ca
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x19, x19, 714" at 0x800001e4=>[0]0x800001e4 (0x2ca98993) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800001e4 mem-ID=0 size=4 element-size=4 type=Instruction data=9389a92c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800001e4 end_addr=0x800001e7
[info]current source entropy:1, resource type: 0
[info]current dest entropy:5, resource type: 0
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x19, access: Write, reserve type: User
[notice]Generating: CSRRW#register#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=csr
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "CSRRW vxsat, x19, x0" at 0x800001e8=>[0]0x800001e8 (0x999073) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800001e8 mem-ID=0 size=4 element-size=4 type=Instruction data=73909900
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800001e8 end_addr=0x800001eb
[info]current source entropy:1, resource type: 0
[info]current dest entropy:5, resource type: 0
[debug]register: x21 access: Write type: User isres: 0
[info]{RegisterReserver::ReserveRegister} Reserving register: x21, access: Write, reserve type: User
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x23d8 value 0x23d8
[info] opname=rd
[notice]Committing instruction "LUI x21, 9176" at 0x800001ec=>[0]0x800001ec (0x23d8ab7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800001ec mem-ID=0 size=4 element-size=4 type=Instruction data=b78a3d02
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800001ec end_addr=0x800001ef
[info]current dest entropy:4, resource type: 0
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xeab value 0xeab
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x21, x21, -341" at 0x800001f0=>[0]0x800001f0 (0xeaba8a9b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800001f0 mem-ID=0 size=4 element-size=4 type=Instruction data=9b8abaea
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800001f0 end_addr=0x800001f3
[info]current source entropy:2, resource type: 0
[info]current dest entropy:4, resource type: 0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xd value 0xd
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x21, x21, 0xd" at 0x800001f4=>[0]0x800001f4 (0xda9a93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800001f4 mem-ID=0 size=4 element-size=4 type=Instruction data=939ada00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800001f4 end_addr=0x800001f7
[info]current source entropy:2, resource type: 0
[info]current dest entropy:4, resource type: 0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x600 value 0x600
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x21, x21, 1536" at 0x800001f8=>[0]0x800001f8 (0x600a8a93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800001f8 mem-ID=0 size=4 element-size=4 type=Instruction data=938a0a60
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800001f8 end_addr=0x800001fb
[info]current source entropy:2, resource type: 0
[info]current dest entropy:4, resource type: 0
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x21, access: Write, reserve type: User
[debug]register: x19 access: Write type: User isres: 0
[info]{RegisterReserver::ReserveRegister} Reserving register: x19, access: Write, reserve type: User
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x20 value 0x20
[info] opname=rd
[notice]Committing instruction "LUI x19, 32" at 0x800001fc=>[0]0x800001fc (0x209b7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800001fc mem-ID=0 size=4 element-size=4 type=Instruction data=b7090200
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800001fc end_addr=0x800001ff
[info]current dest entropy:4, resource type: 0
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xabb value 0xabb
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x19, x19, -1349" at 0x80000200=>[0]0x80000200 (0xabb9899b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000200 mem-ID=0 size=4 element-size=4 type=Instruction data=9b89b9ab
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000200 end_addr=0x80000203
[info]current source entropy:1, resource type: 0
[info]current dest entropy:5, resource type: 0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0x11 value 0x11
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x19, x19, 0x11" at 0x80000204=>[0]0x80000204 (0x1199993) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000204 mem-ID=0 size=4 element-size=4 type=Instruction data=93991901
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000204 end_addr=0x80000207
[info]current source entropy:1, resource type: 0
[info]current dest entropy:5, resource type: 0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x1a9 value 0x1a9
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x19, x19, 425" at 0x80000208=>[0]0x80000208 (0x1a998993) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000208 mem-ID=0 size=4 element-size=4 type=Instruction data=9389991a
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000208 end_addr=0x8000020b
[info]current source entropy:1, resource type: 0
[info]current dest entropy:5, resource type: 0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x19, x19, 0xc" at 0x8000020c=>[0]0x8000020c (0xc99993) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008000020c mem-ID=0 size=4 element-size=4 type=Instruction data=9399c900
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8000020c end_addr=0x8000020f
[info]current source entropy:1, resource type: 0
[info]current dest entropy:5, resource type: 0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x999 value 0x999
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x19, x19, -1639" at 0x80000210=>[0]0x80000210 (0x99998993) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000210 mem-ID=0 size=4 element-size=4 type=Instruction data=93899999
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000210 end_addr=0x80000213
[info]current source entropy:1, resource type: 0
[info]current dest entropy:5, resource type: 0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0x10 value 0x10
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x19, x19, 0x10" at 0x80000214=>[0]0x80000214 (0x1099993) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000214 mem-ID=0 size=4 element-size=4 type=Instruction data=93990901
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000214 end_addr=0x80000217
[info]current source entropy:1, resource type: 0
[info]current dest entropy:5, resource type: 0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x3a5 value 0x3a5
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x19, x19, 933" at 0x80000218=>[0]0x80000218 (0x3a598993) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000218 mem-ID=0 size=4 element-size=4 type=Instruction data=9389593a
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000218 end_addr=0x8000021b
[info]current source entropy:1, resource type: 0
[info]current dest entropy:5, resource type: 0
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x19, access: Write, reserve type: User
[notice]Generating: CSRRW#register#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=csr
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "CSRRW vxrm, x19, x0" at 0x8000021c=>[0]0x8000021c (0xa99073) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008000021c mem-ID=0 size=4 element-size=4 type=Instruction data=7390a900
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8000021c end_addr=0x8000021f
[info]current source entropy:1, resource type: 0
[info]current dest entropy:5, resource type: 0
[debug]register: x7 access: Write type: User isres: 0
[info]{RegisterReserver::ReserveRegister} Reserving register: x7, access: Write, reserve type: User
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x7659 value 0x7659
[info] opname=rd
[notice]Committing instruction "LUI x7, 30297" at 0x80000220=>[0]0x80000220 (0x76593b7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000220 mem-ID=0 size=4 element-size=4 type=Instruction data=b7936507
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000220 end_addr=0x80000223
[info]current dest entropy:4, resource type: 0
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x593 value 0x593
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x7, x7, 1427" at 0x80000224=>[0]0x80000224 (0x5933839b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000224 mem-ID=0 size=4 element-size=4 type=Instruction data=9b833359
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000224 end_addr=0x80000227
[info]current source entropy:2, resource type: 0
[info]current dest entropy:5, resource type: 0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x7, x7, 0xc" at 0x80000228=>[0]0x80000228 (0xc39393) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000228 mem-ID=0 size=4 element-size=4 type=Instruction data=9393c300
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000228 end_addr=0x8000022b
[info]current source entropy:2, resource type: 0
[info]current dest entropy:5, resource type: 0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x3b1 value 0x3b1
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x7, x7, 945" at 0x8000022c=>[0]0x8000022c (0x3b138393) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008000022c mem-ID=0 size=4 element-size=4 type=Instruction data=9383133b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8000022c end_addr=0x8000022f
[info]current source entropy:2, resource type: 0
[info]current dest entropy:5, resource type: 0
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x7, access: Write, reserve type: User
[debug]register: x19 access: Write type: User isres: 0
[info]{RegisterReserver::ReserveRegister} Reserving register: x19, access: Write, reserve type: User
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x0 value 0x0
[info] opname=rd
[notice]Committing instruction "LUI x19, 0" at 0x80000230=>[0]0x80000230 (0x9b7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000230 mem-ID=0 size=4 element-size=4 type=Instruction data=b7090000
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000230 end_addr=0x80000233
[info]current dest entropy:5, resource type: 0
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xf value 0xf
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x19, x19, 15" at 0x80000234=>[0]0x80000234 (0xf9899b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000234 mem-ID=0 size=4 element-size=4 type=Instruction data=9b89f900
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000234 end_addr=0x80000237
[info]current source entropy:1, resource type: 0
[info]current dest entropy:6, resource type: 0
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x19, access: Write, reserve type: User
[notice]Generating: VSETVL##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=rd
[info] opname=rs1
[info] opname=rs2
[notice]Committing instruction "VSETVL x0, x0, x19" at 0x80000238=>[0]0x80000238 (0x81307057) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000238 mem-ID=0 size=4 element-size=4 type=Instruction data=57703081
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000238 end_addr=0x8000023b
[info]current source entropy:2, resource type: 0
[info]current dest entropy:6, resource type: 0
[debug]register: x30 access: Write type: User isres: 0
[info]{RegisterReserver::ReserveRegister} Reserving register: x30, access: Write, reserve type: User
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x10b1 value 0x10b1
[info] opname=rd
[notice]Committing instruction "LUI x30, 4273" at 0x8000023c=>[0]0x8000023c (0x10b1f37) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008000023c mem-ID=0 size=4 element-size=4 type=Instruction data=371f0b01
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8000023c end_addr=0x8000023f
[info]current dest entropy:5, resource type: 0
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x811 value 0x811
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x30, x30, -2031" at 0x80000240=>[0]0x80000240 (0x811f0f1b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000240 mem-ID=0 size=4 element-size=4 type=Instruction data=1b0f1f81
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000240 end_addr=0x80000243
[info]current source entropy:2, resource type: 0
[info]current dest entropy:6, resource type: 0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xe value 0xe
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x30, x30, 0xe" at 0x80000244=>[0]0x80000244 (0xef1f13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000244 mem-ID=0 size=4 element-size=4 type=Instruction data=131fef00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000244 end_addr=0x80000247
[notice]retire dest stage: 3, access: 0xd, size: 1, type: 0
[info]current source entropy:2, resource type: 0
[info]current dest entropy:5, resource type: 0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x8a0 value 0x8a0
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x30, x30, -1888" at 0x80000248=>[0]0x80000248 (0x8a0f0f13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000248 mem-ID=0 size=4 element-size=4 type=Instruction data=130f0f8a
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000248 end_addr=0x8000024b
[info]current source entropy:2, resource type: 0
[info]current dest entropy:5, resource type: 0
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x30, access: Write, reserve type: User
[debug]register: x19 access: Write type: User isres: 0
[info]{RegisterReserver::ReserveRegister} Reserving register: x19, access: Write, reserve type: User
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x0 value 0x0
[info] opname=rd
[notice]Committing instruction "LUI x19, 0" at 0x8000024c=>[0]0x8000024c (0x9b7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008000024c mem-ID=0 size=4 element-size=4 type=Instruction data=b7090000
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8000024c end_addr=0x8000024f
[info]current dest entropy:5, resource type: 0
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x19, access: Write, reserve type: User
[notice]Generating: CSRRW#register#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=csr
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "CSRRW vstart, x19, x0" at 0x80000250=>[0]0x80000250 (0x899073) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000250 mem-ID=0 size=4 element-size=4 type=Instruction data=73908900
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000250 end_addr=0x80000253
[info]current source entropy:1, resource type: 0
[info]current dest entropy:6, resource type: 0
[debug]register: x14 access: Write type: User isres: 0
[info]{RegisterReserver::ReserveRegister} Reserving register: x14, access: Write, reserve type: User
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x781 value 0x781
[info] opname=rd
[notice]Committing instruction "LUI x14, 1921" at 0x80000254=>[0]0x80000254 (0x781737) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000254 mem-ID=0 size=4 element-size=4 type=Instruction data=37177800
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000254 end_addr=0x80000257
[info]current dest entropy:5, resource type: 0
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xc4f value 0xc4f
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x14, x14, -945" at 0x80000258=>[0]0x80000258 (0xc4f7071b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000258 mem-ID=0 size=4 element-size=4 type=Instruction data=1b07f7c4
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000258 end_addr=0x8000025b
[info]current source entropy:2, resource type: 0
[info]current dest entropy:6, resource type: 0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xd value 0xd
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x14, x14, 0xd" at 0x8000025c=>[0]0x8000025c (0xd71713) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008000025c mem-ID=0 size=4 element-size=4 type=Instruction data=1317d700
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8000025c end_addr=0x8000025f
[info]current source entropy:2, resource type: 0
[info]current dest entropy:6, resource type: 0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xd58 value 0xd58
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x14, x14, -680" at 0x80000260=>[0]0x80000260 (0xd5870713) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000260 mem-ID=0 size=4 element-size=4 type=Instruction data=130787d5
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000260 end_addr=0x80000263
[info]current source entropy:2, resource type: 0
[info]current dest entropy:6, resource type: 0
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x14, access: Write, reserve type: User
[debug]register: x19 access: Write type: User isres: 0
[info]{RegisterReserver::ReserveRegister} Reserving register: x19, access: Write, reserve type: User
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x0 value 0x0
[info] opname=rd
[notice]Committing instruction "LUI x19, 0" at 0x80000264=>[0]0x80000264 (0x9b7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000264 mem-ID=0 size=4 element-size=4 type=Instruction data=b7090000
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000264 end_addr=0x80000267
[info]current dest entropy:6, resource type: 0
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x10 value 0x10
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x19, x19, 16" at 0x80000268=>[0]0x80000268 (0x109899b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000268 mem-ID=0 size=4 element-size=4 type=Instruction data=9b890901
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000268 end_addr=0x8000026b
[info]current source entropy:1, resource type: 0
[info]current dest entropy:7, resource type: 0
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x19, access: Write, reserve type: User
[notice]GenQueryAgent::HandleQuery : RegisterIndex
[notice]Generating: CSRRS#register#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=csr
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "CSRRS vtype, x0, x14" at 0x8000026c=>[0]0x8000026c (0xc2102773) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008000026c mem-ID=0 size=4 element-size=4 type=Instruction data=732710c2
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8000026c end_addr=0x8000026f
[info]current source entropy:1, resource type: 0
[info]current dest entropy:7, resource type: 0
[notice]Generating: VSETVL##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=rd
[info] opname=rs1
[info] opname=rs2
[notice]Committing instruction "VSETVL x0, x19, x14" at 0x80000270=>[0]0x80000270 (0x80e9f057) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000270 mem-ID=0 size=4 element-size=4 type=Instruction data=57f0e980
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000270 end_addr=0x80000273
[info]current source entropy:3, resource type: 0
[info]current dest entropy:6, resource type: 0
[debug]register: x14 access: Write type: User isres: 0
[info]{RegisterReserver::ReserveRegister} Reserving register: x14, access: Write, reserve type: User
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x781 value 0x781
[info] opname=rd
[notice]Committing instruction "LUI x14, 1921" at 0x80000274=>[0]0x80000274 (0x781737) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000274 mem-ID=0 size=4 element-size=4 type=Instruction data=37177800
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000274 end_addr=0x80000277
[info]current dest entropy:5, resource type: 0
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xc4f value 0xc4f
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x14, x14, -945" at 0x80000278=>[0]0x80000278 (0xc4f7071b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000278 mem-ID=0 size=4 element-size=4 type=Instruction data=1b07f7c4
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000278 end_addr=0x8000027b
[notice]retire dest stage: 10, access: 0x15, size: 1, type: 0
[info]current source entropy:2, resource type: 0
[info]current dest entropy:5, resource type: 0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xd value 0xd
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x14, x14, 0xd" at 0x8000027c=>[0]0x8000027c (0xd71713) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008000027c mem-ID=0 size=4 element-size=4 type=Instruction data=1317d700
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8000027c end_addr=0x8000027f
[info]current source entropy:2, resource type: 0
[info]current dest entropy:5, resource type: 0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xd58 value 0xd58
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x14, x14, -680" at 0x80000280=>[0]0x80000280 (0xd5870713) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000280 mem-ID=0 size=4 element-size=4 type=Instruction data=130787d5
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000280 end_addr=0x80000283
[info]current source entropy:2, resource type: 0
[info]current dest entropy:5, resource type: 0
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x14, access: Write, reserve type: User
[debug]register: x19 access: Write type: User isres: 0
[info]{RegisterReserver::ReserveRegister} Reserving register: x19, access: Write, reserve type: User
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x3a7c value 0x3a7c
[info] opname=rd
[notice]Committing instruction "LUI x19, 14972" at 0x80000284=>[0]0x80000284 (0x3a7c9b7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000284 mem-ID=0 size=4 element-size=4 type=Instruction data=b7c9a703
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000284 end_addr=0x80000287
[info]current dest entropy:5, resource type: 0
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xf01 value 0xf01
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x19, x19, -255" at 0x80000288=>[0]0x80000288 (0xf019899b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000288 mem-ID=0 size=4 element-size=4 type=Instruction data=9b8919f0
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000288 end_addr=0x8000028b
[info]current source entropy:1, resource type: 0
[info]current dest entropy:6, resource type: 0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x19, x19, 0xc" at 0x8000028c=>[0]0x8000028c (0xc99993) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008000028c mem-ID=0 size=4 element-size=4 type=Instruction data=9399c900
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8000028c end_addr=0x8000028f
[info]current source entropy:1, resource type: 0
[info]current dest entropy:6, resource type: 0
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x19, access: Write, reserve type: User
[notice]Generating: CSRRW#register#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=csr
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "CSRRW stvec, x19, x0" at 0x80000290=>[0]0x80000290 (0x10599073) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000290 mem-ID=0 size=4 element-size=4 type=Instruction data=73905910
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000290 end_addr=0x80000293
[info]current source entropy:1, resource type: 0
[info]current dest entropy:6, resource type: 0
[debug]register: x10 access: Write type: User isres: 0
[info]{RegisterReserver::ReserveRegister} Reserving register: x10, access: Write, reserve type: User
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x629 value 0x629
[info] opname=rd
[notice]Committing instruction "LUI x10, 1577" at 0x80000294=>[0]0x80000294 (0x629537) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000294 mem-ID=0 size=4 element-size=4 type=Instruction data=37956200
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000294 end_addr=0x80000297
[info]current dest entropy:5, resource type: 0
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xe45 value 0xe45
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x10, x10, -443" at 0x80000298=>[0]0x80000298 (0xe455051b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000298 mem-ID=0 size=4 element-size=4 type=Instruction data=1b0555e4
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000298 end_addr=0x8000029b
[info]current source entropy:2, resource type: 0
[info]current dest entropy:6, resource type: 0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xd value 0xd
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x10, x10, 0xd" at 0x8000029c=>[0]0x8000029c (0xd51513) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008000029c mem-ID=0 size=4 element-size=4 type=Instruction data=1315d500
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8000029c end_addr=0x8000029f
[info]current source entropy:2, resource type: 0
[info]current dest entropy:6, resource type: 0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x400 value 0x400
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x10, x10, 1024" at 0x800002a0=>[0]0x800002a0 (0x40050513) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800002a0 mem-ID=0 size=4 element-size=4 type=Instruction data=13050540
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800002a0 end_addr=0x800002a3
[info]current source entropy:2, resource type: 0
[info]current dest entropy:6, resource type: 0
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x10, access: Write, reserve type: User
[debug]register: x19 access: Write type: User isres: 0
[info]{RegisterReserver::ReserveRegister} Reserving register: x19, access: Write, reserve type: User
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x0 value 0x0
[info] opname=rd
[notice]Committing instruction "LUI x19, 0" at 0x800002a4=>[0]0x800002a4 (0x9b7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800002a4 mem-ID=0 size=4 element-size=4 type=Instruction data=b7090000
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800002a4 end_addr=0x800002a7
[info]current dest entropy:6, resource type: 0
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x18 value 0x18
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x19, x19, 24" at 0x800002a8=>[0]0x800002a8 (0x189899b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800002a8 mem-ID=0 size=4 element-size=4 type=Instruction data=9b898901
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800002a8 end_addr=0x800002ab
[info]current source entropy:1, resource type: 0
[info]current dest entropy:7, resource type: 0
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x19, access: Write, reserve type: User
[notice]Generating: CSRRW#register#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=csr
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "CSRRW scause, x19, x0" at 0x800002ac=>[0]0x800002ac (0x14299073) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800002ac mem-ID=0 size=4 element-size=4 type=Instruction data=73902914
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800002ac end_addr=0x800002af
[notice]retire dest stage: 1d, access: 0x7, size: 1, type: 0
[info]current source entropy:1, resource type: 0
[info]current dest entropy:6, resource type: 0
[debug]register: x20 access: Write type: User isres: 0
[info]{RegisterReserver::ReserveRegister} Reserving register: x20, access: Write, reserve type: User
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x7d value 0x7d
[info] opname=rd
[notice]Committing instruction "LUI x20, 125" at 0x800002b0=>[0]0x800002b0 (0x7da37) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800002b0 mem-ID=0 size=4 element-size=4 type=Instruction data=37da0700
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800002b0 end_addr=0x800002b3
[info]current dest entropy:5, resource type: 0
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x6d1 value 0x6d1
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x20, x20, 1745" at 0x800002b4=>[0]0x800002b4 (0x6d1a0a1b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800002b4 mem-ID=0 size=4 element-size=4 type=Instruction data=1b0a1a6d
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800002b4 end_addr=0x800002b7
[info]current source entropy:2, resource type: 0
[info]current dest entropy:6, resource type: 0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0x14 value 0x14
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x20, x20, 0x14" at 0x800002b8=>[0]0x800002b8 (0x14a1a13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800002b8 mem-ID=0 size=4 element-size=4 type=Instruction data=131a4a01
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800002b8 end_addr=0x800002bb
[info]current source entropy:2, resource type: 0
[info]current dest entropy:6, resource type: 0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x1c0 value 0x1c0
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x20, x20, 448" at 0x800002bc=>[0]0x800002bc (0x1c0a0a13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800002bc mem-ID=0 size=4 element-size=4 type=Instruction data=130a0a1c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800002bc end_addr=0x800002bf
[info]current source entropy:2, resource type: 0
[info]current dest entropy:6, resource type: 0
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x20, access: Write, reserve type: User
[debug]register: x19 access: Write type: User isres: 0
[info]{RegisterReserver::ReserveRegister} Reserving register: x19, access: Write, reserve type: User
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x3a value 0x3a
[info] opname=rd
[notice]Committing instruction "LUI x19, 58" at 0x800002c0=>[0]0x800002c0 (0x3a9b7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800002c0 mem-ID=0 size=4 element-size=4 type=Instruction data=b7a90300
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800002c0 end_addr=0x800002c3
[info]current dest entropy:6, resource type: 0
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x7bf value 0x7bf
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x19, x19, 1983" at 0x800002c4=>[0]0x800002c4 (0x7bf9899b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800002c4 mem-ID=0 size=4 element-size=4 type=Instruction data=9b89f97b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800002c4 end_addr=0x800002c7
[info]current source entropy:1, resource type: 0
[info]current dest entropy:7, resource type: 0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0x14 value 0x14
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x19, x19, 0x14" at 0x800002c8=>[0]0x800002c8 (0x1499993) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800002c8 mem-ID=0 size=4 element-size=4 type=Instruction data=93994901
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800002c8 end_addr=0x800002cb
[notice]retire dest stage: 4, access: 0x1e, size: 1, type: 0
[info]current source entropy:1, resource type: 0
[info]current dest entropy:6, resource type: 0
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x19, access: Write, reserve type: User
[notice]Generating: CSRRW#register#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=csr
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "CSRRW mtvec, x19, x0" at 0x800002cc=>[0]0x800002cc (0x30599073) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800002cc mem-ID=0 size=4 element-size=4 type=Instruction data=73905930
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800002cc end_addr=0x800002cf
[info]current source entropy:1, resource type: 0
[info]current dest entropy:6, resource type: 0
[debug]register: x7 access: Write type: User isres: 0
[info]{RegisterReserver::ReserveRegister} Reserving register: x7, access: Write, reserve type: User
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x7659 value 0x7659
[info] opname=rd
[notice]Committing instruction "LUI x7, 30297" at 0x800002d0=>[0]0x800002d0 (0x76593b7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800002d0 mem-ID=0 size=4 element-size=4 type=Instruction data=b7936507
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800002d0 end_addr=0x800002d3
[info]current dest entropy:5, resource type: 0
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x593 value 0x593
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x7, x7, 1427" at 0x800002d4=>[0]0x800002d4 (0x5933839b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800002d4 mem-ID=0 size=4 element-size=4 type=Instruction data=9b833359
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800002d4 end_addr=0x800002d7
[info]current source entropy:2, resource type: 0
[info]current dest entropy:6, resource type: 0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x7, x7, 0xc" at 0x800002d8=>[0]0x800002d8 (0xc39393) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800002d8 mem-ID=0 size=4 element-size=4 type=Instruction data=9393c300
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800002d8 end_addr=0x800002db
[info]current source entropy:2, resource type: 0
[info]current dest entropy:6, resource type: 0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x3b1 value 0x3b1
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x7, x7, 945" at 0x800002dc=>[0]0x800002dc (0x3b138393) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800002dc mem-ID=0 size=4 element-size=4 type=Instruction data=9383133b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800002dc end_addr=0x800002df
[info]current source entropy:2, resource type: 0
[info]current dest entropy:6, resource type: 0
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x7, access: Write, reserve type: User
[debug]register: x19 access: Write type: User isres: 0
[info]{RegisterReserver::ReserveRegister} Reserving register: x19, access: Write, reserve type: User
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x0 value 0x0
[info] opname=rd
[notice]Committing instruction "LUI x19, 0" at 0x800002e0=>[0]0x800002e0 (0x9b7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800002e0 mem-ID=0 size=4 element-size=4 type=Instruction data=b7090000
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800002e0 end_addr=0x800002e3
[info]current dest entropy:6, resource type: 0
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x19, access: Write, reserve type: User
[notice]Generating: CSRRW#register#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=csr
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "CSRRW mtval, x19, x0" at 0x800002e4=>[0]0x800002e4 (0x34399073) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800002e4 mem-ID=0 size=4 element-size=4 type=Instruction data=73903934
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800002e4 end_addr=0x800002e7
[info]current source entropy:1, resource type: 0
[info]current dest entropy:7, resource type: 0
[debug]register: x23 access: Write type: User isres: 0
[info]{RegisterReserver::ReserveRegister} Reserving register: x23, access: Write, reserve type: User
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x5c4f value 0x5c4f
[info] opname=rd
[notice]Committing instruction "LUI x23, 23631" at 0x800002e8=>[0]0x800002e8 (0x5c4fbb7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800002e8 mem-ID=0 size=4 element-size=4 type=Instruction data=b7fbc405
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800002e8 end_addr=0x800002eb
[info]current dest entropy:6, resource type: 0
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xc89 value 0xc89
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x23, x23, -887" at 0x800002ec=>[0]0x800002ec (0xc89b8b9b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800002ec mem-ID=0 size=4 element-size=4 type=Instruction data=9b8b9bc8
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800002ec end_addr=0x800002ef
[info]current source entropy:2, resource type: 0
[info]current dest entropy:7, resource type: 0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x23, x23, 0xc" at 0x800002f0=>[0]0x800002f0 (0xcb9b93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800002f0 mem-ID=0 size=4 element-size=4 type=Instruction data=939bcb00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800002f0 end_addr=0x800002f3
[info]current source entropy:2, resource type: 0
[info]current dest entropy:7, resource type: 0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x3c9 value 0x3c9
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x23, x23, 969" at 0x800002f4=>[0]0x800002f4 (0x3c9b8b93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800002f4 mem-ID=0 size=4 element-size=4 type=Instruction data=938b9b3c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800002f4 end_addr=0x800002f7
[info]current source entropy:2, resource type: 0
[info]current dest entropy:7, resource type: 0
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x23, access: Write, reserve type: User
[debug]register: x19 access: Write type: User isres: 0
[info]{RegisterReserver::ReserveRegister} Reserving register: x19, access: Write, reserve type: User
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x5ed value 0x5ed
[info] opname=rd
[notice]Committing instruction "LUI x19, 1517" at 0x800002f8=>[0]0x800002f8 (0x5ed9b7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800002f8 mem-ID=0 size=4 element-size=4 type=Instruction data=b7d95e00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800002f8 end_addr=0x800002fb
[info]current dest entropy:7, resource type: 0
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xe67 value 0xe67
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x19, x19, -409" at 0x800002fc=>[0]0x800002fc (0xe679899b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800002fc mem-ID=0 size=4 element-size=4 type=Instruction data=9b8979e6
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800002fc end_addr=0x800002ff
[info]current source entropy:1, resource type: 0
[info]current dest entropy:8, resource type: 0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x19, x19, 0xc" at 0x80000300=>[0]0x80000300 (0xc99993) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000300 mem-ID=0 size=4 element-size=4 type=Instruction data=9399c900
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000300 end_addr=0x80000303
[notice]retire dest stage: 12, access: 0xe, size: 1, type: 0
[info]current source entropy:1, resource type: 0
[info]current dest entropy:7, resource type: 0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x561 value 0x561
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x19, x19, 1377" at 0x80000304=>[0]0x80000304 (0x56198993) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000304 mem-ID=0 size=4 element-size=4 type=Instruction data=93891956
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000304 end_addr=0x80000307
[info]current source entropy:1, resource type: 0
[info]current dest entropy:7, resource type: 0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x19, x19, 0xc" at 0x80000308=>[0]0x80000308 (0xc99993) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000308 mem-ID=0 size=4 element-size=4 type=Instruction data=9399c900
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000308 end_addr=0x8000030b
[info]current source entropy:1, resource type: 0
[info]current dest entropy:7, resource type: 0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xf value 0xf
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x19, x19, 15" at 0x8000030c=>[0]0x8000030c (0xf98993) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008000030c mem-ID=0 size=4 element-size=4 type=Instruction data=9389f900
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8000030c end_addr=0x8000030f
[info]current source entropy:1, resource type: 0
[info]current dest entropy:7, resource type: 0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xd value 0xd
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x19, x19, 0xd" at 0x80000310=>[0]0x80000310 (0xd99993) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000310 mem-ID=0 size=4 element-size=4 type=Instruction data=9399d900
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000310 end_addr=0x80000313
[info]current source entropy:1, resource type: 0
[info]current dest entropy:7, resource type: 0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x5cd value 0x5cd
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x19, x19, 1485" at 0x80000314=>[0]0x80000314 (0x5cd98993) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000314 mem-ID=0 size=4 element-size=4 type=Instruction data=9389d95c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000314 end_addr=0x80000317
[info]current source entropy:1, resource type: 0
[info]current dest entropy:7, resource type: 0
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x19, access: Write, reserve type: User
[notice]Generating: CSRRW#register#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=csr
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "CSRRW mstatus, x19, x0" at 0x80000318=>[0]0x80000318 (0x30099073) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000318 mem-ID=0 size=4 element-size=4 type=Instruction data=73900930
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000318 end_addr=0x8000031b
[info]current source entropy:1, resource type: 0
[info]current dest entropy:7, resource type: 0
[debug]register: x13 access: Write type: User isres: 0
[info]{RegisterReserver::ReserveRegister} Reserving register: x13, access: Write, reserve type: User
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x1c92 value 0x1c92
[info] opname=rd
[notice]Committing instruction "LUI x13, 7314" at 0x8000031c=>[0]0x8000031c (0x1c926b7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008000031c mem-ID=0 size=4 element-size=4 type=Instruction data=b726c901
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8000031c end_addr=0x8000031f
[info]current dest entropy:6, resource type: 0
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x861 value 0x861
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x13, x13, -1951" at 0x80000320=>[0]0x80000320 (0x8616869b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000320 mem-ID=0 size=4 element-size=4 type=Instruction data=9b861686
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000320 end_addr=0x80000323
[notice]retire dest stage: 1a, access: 0xa, size: 1, type: 0
[info]current source entropy:2, resource type: 0
[info]current dest entropy:6, resource type: 0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x13, x13, 0xc" at 0x80000324=>[0]0x80000324 (0xc69693) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000324 mem-ID=0 size=4 element-size=4 type=Instruction data=9396c600
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000324 end_addr=0x80000327
[info]current source entropy:2, resource type: 0
[info]current dest entropy:6, resource type: 0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xa5d value 0xa5d
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x13, x13, -1443" at 0x80000328=>[0]0x80000328 (0xa5d68693) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000328 mem-ID=0 size=4 element-size=4 type=Instruction data=9386d6a5
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000328 end_addr=0x8000032b
[info]current source entropy:2, resource type: 0
[info]current dest entropy:6, resource type: 0
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x13, access: Write, reserve type: User
[debug]register: x19 access: Write type: User isres: 0
[info]{RegisterReserver::ReserveRegister} Reserving register: x19, access: Write, reserve type: User
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x0 value 0x0
[info] opname=rd
[notice]Committing instruction "LUI x19, 0" at 0x8000032c=>[0]0x8000032c (0x9b7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008000032c mem-ID=0 size=4 element-size=4 type=Instruction data=b7090000
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8000032c end_addr=0x8000032f
[info]current dest entropy:6, resource type: 0
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x19, access: Write, reserve type: User
[notice]Generating: CSRRW#register#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=csr
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "CSRRW mepc, x19, x0" at 0x80000330=>[0]0x80000330 (0x34199073) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000330 mem-ID=0 size=4 element-size=4 type=Instruction data=73901934
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000330 end_addr=0x80000333
[info]current source entropy:1, resource type: 0
[info]current dest entropy:7, resource type: 0
[debug]register: x7 access: Write type: User isres: 0
[info]{RegisterReserver::ReserveRegister} Reserving register: x7, access: Write, reserve type: User
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x7659 value 0x7659
[info] opname=rd
[notice]Committing instruction "LUI x7, 30297" at 0x80000334=>[0]0x80000334 (0x76593b7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000334 mem-ID=0 size=4 element-size=4 type=Instruction data=b7936507
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000334 end_addr=0x80000337
[info]current dest entropy:6, resource type: 0
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x593 value 0x593
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x7, x7, 1427" at 0x80000338=>[0]0x80000338 (0x5933839b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000338 mem-ID=0 size=4 element-size=4 type=Instruction data=9b833359
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000338 end_addr=0x8000033b
[info]current source entropy:2, resource type: 0
[info]current dest entropy:6, resource type: 0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x7, x7, 0xc" at 0x8000033c=>[0]0x8000033c (0xc39393) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008000033c mem-ID=0 size=4 element-size=4 type=Instruction data=9393c300
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8000033c end_addr=0x8000033f
[notice]retire dest stage: 1, access: 0x14, size: 1, type: 0
[info]current source entropy:2, resource type: 0
[info]current dest entropy:5, resource type: 0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x3b1 value 0x3b1
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x7, x7, 945" at 0x80000340=>[0]0x80000340 (0x3b138393) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000340 mem-ID=0 size=4 element-size=4 type=Instruction data=9383133b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000340 end_addr=0x80000343
[info]current source entropy:2, resource type: 0
[info]current dest entropy:5, resource type: 0
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x7, access: Write, reserve type: User
[debug]register: x19 access: Write type: User isres: 0
[info]{RegisterReserver::ReserveRegister} Reserving register: x19, access: Write, reserve type: User
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x0 value 0x0
[info] opname=rd
[notice]Committing instruction "LUI x19, 0" at 0x80000344=>[0]0x80000344 (0x9b7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000344 mem-ID=0 size=4 element-size=4 type=Instruction data=b7090000
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000344 end_addr=0x80000347
[info]current dest entropy:5, resource type: 0
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x19, access: Write, reserve type: User
[notice]Generating: CSRRW#register#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=csr
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "CSRRW medeleg, x19, x0" at 0x80000348=>[0]0x80000348 (0x30299073) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000348 mem-ID=0 size=4 element-size=4 type=Instruction data=73902930
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000348 end_addr=0x8000034b
[info]current source entropy:1, resource type: 0
[info]current dest entropy:6, resource type: 0
[debug]register: x23 access: Write type: User isres: 0
[info]{RegisterReserver::ReserveRegister} Reserving register: x23, access: Write, reserve type: User
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x5c4f value 0x5c4f
[info] opname=rd
[notice]Committing instruction "LUI x23, 23631" at 0x8000034c=>[0]0x8000034c (0x5c4fbb7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008000034c mem-ID=0 size=4 element-size=4 type=Instruction data=b7fbc405
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8000034c end_addr=0x8000034f
[info]current dest entropy:5, resource type: 0
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xc89 value 0xc89
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x23, x23, -887" at 0x80000350=>[0]0x80000350 (0xc89b8b9b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000350 mem-ID=0 size=4 element-size=4 type=Instruction data=9b8b9bc8
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000350 end_addr=0x80000353
[info]current source entropy:2, resource type: 0
[info]current dest entropy:5, resource type: 0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x23, x23, 0xc" at 0x80000354=>[0]0x80000354 (0xcb9b93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000354 mem-ID=0 size=4 element-size=4 type=Instruction data=939bcb00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000354 end_addr=0x80000357
[info]current source entropy:2, resource type: 0
[info]current dest entropy:5, resource type: 0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x3c9 value 0x3c9
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x23, x23, 969" at 0x80000358=>[0]0x80000358 (0x3c9b8b93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000358 mem-ID=0 size=4 element-size=4 type=Instruction data=938b9b3c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000358 end_addr=0x8000035b
[info]current source entropy:2, resource type: 0
[info]current dest entropy:5, resource type: 0
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x23, access: Write, reserve type: User
[debug]register: x19 access: Write type: User isres: 0
[info]{RegisterReserver::ReserveRegister} Reserving register: x19, access: Write, reserve type: User
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x0 value 0x0
[info] opname=rd
[notice]Committing instruction "LUI x19, 0" at 0x8000035c=>[0]0x8000035c (0x9b7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008000035c mem-ID=0 size=4 element-size=4 type=Instruction data=b7090000
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8000035c end_addr=0x8000035f
[info]current dest entropy:5, resource type: 0
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x18 value 0x18
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x19, x19, 24" at 0x80000360=>[0]0x80000360 (0x189899b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000360 mem-ID=0 size=4 element-size=4 type=Instruction data=9b898901
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000360 end_addr=0x80000363
[info]current source entropy:1, resource type: 0
[info]current dest entropy:6, resource type: 0
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x19, access: Write, reserve type: User
[notice]Generating: CSRRW#register#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=csr
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "CSRRW mcause, x19, x0" at 0x80000364=>[0]0x80000364 (0x34299073) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000364 mem-ID=0 size=4 element-size=4 type=Instruction data=73902934
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000364 end_addr=0x80000367
[info]current source entropy:1, resource type: 0
[info]current dest entropy:6, resource type: 0
[debug]register: x26 access: Write type: User isres: 0
[info]{RegisterReserver::ReserveRegister} Reserving register: x26, access: Write, reserve type: User
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x55f0 value 0x55f0
[info] opname=rd
[notice]Committing instruction "LUI x26, 22000" at 0x80000368=>[0]0x80000368 (0x55f0d37) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000368 mem-ID=0 size=4 element-size=4 type=Instruction data=370d5f05
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000368 end_addr=0x8000036b
[info]current dest entropy:5, resource type: 0
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xbad value 0xbad
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x26, x26, -1107" at 0x8000036c=>[0]0x8000036c (0xbadd0d1b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008000036c mem-ID=0 size=4 element-size=4 type=Instruction data=1b0dddba
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8000036c end_addr=0x8000036f
[info]current source entropy:2, resource type: 0
[info]current dest entropy:6, resource type: 0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x26, x26, 0xc" at 0x80000370=>[0]0x80000370 (0xcd1d13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000370 mem-ID=0 size=4 element-size=4 type=Instruction data=131dcd00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000370 end_addr=0x80000373
[info]current source entropy:2, resource type: 0
[info]current dest entropy:6, resource type: 0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x4eb value 0x4eb
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x26, x26, 1259" at 0x80000374=>[0]0x80000374 (0x4ebd0d13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000374 mem-ID=0 size=4 element-size=4 type=Instruction data=130dbd4e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000374 end_addr=0x80000377
[info]current source entropy:2, resource type: 0
[info]current dest entropy:6, resource type: 0
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x26, access: Write, reserve type: User
[info]{GenVirtualMemoryRequest::AddDetail} Size : 0x40 : GenVaRequest
[info]{GenVirtualMemoryRequest::AddDetail} Align : 0x40 : GenVaRequest
[info]{GenVirtualMemoryRequest::AddDetail} Type : D : GenVaRequest
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[notice]GenQueryAgent::HandleQuery : GenState
[info]{GenQueryAgent::GenState} state: Endianness=0x0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001e5ba85100 mem-ID=0 size=8 element-size=8 type=Data data=76d4228102705c3f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1e5ba85100 end_addr=0x1e5ba85107
[info]InitializeMemory: MemoryInitRecord: address=0x0000001e5ba85108 mem-ID=0 size=8 element-size=8 type=Data data=b7bf7effb073047a
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1e5ba85108 end_addr=0x1e5ba8510f
[info]InitializeMemory: MemoryInitRecord: address=0x0000001e5ba85110 mem-ID=0 size=8 element-size=8 type=Data data=3a775c513821825b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1e5ba85110 end_addr=0x1e5ba85117
[info]InitializeMemory: MemoryInitRecord: address=0x0000001e5ba85118 mem-ID=0 size=8 element-size=8 type=Data data=e0bbdfdedfc9c8a4
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1e5ba85118 end_addr=0x1e5ba8511f
[info]InitializeMemory: MemoryInitRecord: address=0x0000001e5ba85120 mem-ID=0 size=8 element-size=8 type=Data data=bd18c5ca0f88179d
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1e5ba85120 end_addr=0x1e5ba85127
[info]InitializeMemory: MemoryInitRecord: address=0x0000001e5ba85128 mem-ID=0 size=8 element-size=8 type=Data data=224eda0321f1de80
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1e5ba85128 end_addr=0x1e5ba8512f
[info]InitializeMemory: MemoryInitRecord: address=0x0000001e5ba85130 mem-ID=0 size=8 element-size=8 type=Data data=cf07d1b494bbc5b8
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1e5ba85130 end_addr=0x1e5ba85137
[info]InitializeMemory: MemoryInitRecord: address=0x0000001e5ba85138 mem-ID=0 size=8 element-size=8 type=Data data=f8735065b90adf7d
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1e5ba85138 end_addr=0x1e5ba8513f
[debug]register: x19 access: Write type: User isres: 0
[info]{RegisterReserver::ReserveRegister} Reserving register: x19, access: Write, reserve type: User
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x1e5c value 0x1e5c
[info] opname=rd
[notice]Committing instruction "LUI x19, 7772" at 0x80000378=>[0]0x80000378 (0x1e5c9b7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000378 mem-ID=0 size=4 element-size=4 type=Instruction data=b7c9e501
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000378 end_addr=0x8000037b
[info]current dest entropy:6, resource type: 0
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xa85 value 0xa85
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x19, x19, -1403" at 0x8000037c=>[0]0x8000037c (0xa859899b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008000037c mem-ID=0 size=4 element-size=4 type=Instruction data=9b8959a8
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8000037c end_addr=0x8000037f
[info]current source entropy:1, resource type: 0
[info]current dest entropy:7, resource type: 0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x19, x19, 0xc" at 0x80000380=>[0]0x80000380 (0xc99993) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000380 mem-ID=0 size=4 element-size=4 type=Instruction data=9399c900
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000380 end_addr=0x80000383
[info]current source entropy:1, resource type: 0
[info]current dest entropy:7, resource type: 0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x100 value 0x100
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x19, x19, 256" at 0x80000384=>[0]0x80000384 (0x10098993) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000384 mem-ID=0 size=4 element-size=4 type=Instruction data=93890910
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000384 end_addr=0x80000387
[info]current source entropy:1, resource type: 0
[info]current dest entropy:7, resource type: 0
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x19, access: Write, reserve type: User
[notice]Generating: VL1RE8.V##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[debug]choice tree name: Data alignment choice name: Aligned set weight: 50
[debug]choice tree name: Data alignment choice name: Unaligned set weight: 14
[info]constraint already forced, ignore reservation check
[info] opname=vd
[info] opname=LoadStore-rs1
[notice]Operand : LoadStore-rs1 mask 0x0 value 0x0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x0=>part 1 PA [0]0x0 size=1, part 2 PA [0]0x0 size=0
[notice]Committing instruction "VL1RE8.V v25, x19" at 0x80000388=>[0]0x80000388 (0x2898c87) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000388 mem-ID=0 size=4 element-size=4 type=Instruction data=878c8902
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000388 end_addr=0x8000038b
[info]current source entropy:1, resource type: 0
[info]{GenVirtualMemoryRequest::AddDetail} Size : 0x40 : GenVaRequest
[info]{GenVirtualMemoryRequest::AddDetail} Align : 0x40 : GenVaRequest
[info]{GenVirtualMemoryRequest::AddDetail} Type : D : GenVaRequest
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[notice]GenQueryAgent::HandleQuery : GenState
[info]{GenQueryAgent::GenState} state: Endianness=0x0
[info]InitializeMemory: MemoryInitRecord: address=0x0000004e3f783ec0 mem-ID=0 size=8 element-size=8 type=Data data=2f659312579f643f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x4e3f783ec0 end_addr=0x4e3f783ec7
[info]InitializeMemory: MemoryInitRecord: address=0x0000004e3f783ec8 mem-ID=0 size=8 element-size=8 type=Data data=57acfd8b05f260a3
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x4e3f783ec8 end_addr=0x4e3f783ecf
[info]InitializeMemory: MemoryInitRecord: address=0x0000004e3f783ed0 mem-ID=0 size=8 element-size=8 type=Data data=f47f6dbfc66c0c5c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x4e3f783ed0 end_addr=0x4e3f783ed7
[info]InitializeMemory: MemoryInitRecord: address=0x0000004e3f783ed8 mem-ID=0 size=8 element-size=8 type=Data data=97170d26bdce4dcd
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x4e3f783ed8 end_addr=0x4e3f783edf
[info]InitializeMemory: MemoryInitRecord: address=0x0000004e3f783ee0 mem-ID=0 size=8 element-size=8 type=Data data=e9172fcf2a00dc94
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x4e3f783ee0 end_addr=0x4e3f783ee7
[info]InitializeMemory: MemoryInitRecord: address=0x0000004e3f783ee8 mem-ID=0 size=8 element-size=8 type=Data data=495cb8b702b86415
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x4e3f783ee8 end_addr=0x4e3f783eef
[info]InitializeMemory: MemoryInitRecord: address=0x0000004e3f783ef0 mem-ID=0 size=8 element-size=8 type=Data data=dc9d86695673ca4d
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x4e3f783ef0 end_addr=0x4e3f783ef7
[info]InitializeMemory: MemoryInitRecord: address=0x0000004e3f783ef8 mem-ID=0 size=8 element-size=8 type=Data data=39fd1d8fcf12271e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x4e3f783ef8 end_addr=0x4e3f783eff
[debug]register: x19 access: Write type: User isres: 0
[info]{RegisterReserver::ReserveRegister} Reserving register: x19, access: Write, reserve type: User
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x1390 value 0x1390
[info] opname=rd
[notice]Committing instruction "LUI x19, 5008" at 0x8000038c=>[0]0x8000038c (0x13909b7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008000038c mem-ID=0 size=4 element-size=4 type=Instruction data=b7093901
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8000038c end_addr=0x8000038f
[info]current dest entropy:6, resource type: 0
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xde1 value 0xde1
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x19, x19, -543" at 0x80000390=>[0]0x80000390 (0xde19899b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000390 mem-ID=0 size=4 element-size=4 type=Instruction data=9b8919de
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000390 end_addr=0x80000393
[info]current source entropy:1, resource type: 0
[info]current dest entropy:7, resource type: 0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xe value 0xe
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x19, x19, 0xe" at 0x80000394=>[0]0x80000394 (0xe99993) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000394 mem-ID=0 size=4 element-size=4 type=Instruction data=9399e900
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000394 end_addr=0x80000397
[info]current source entropy:1, resource type: 0
[info]current dest entropy:7, resource type: 0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xec0 value 0xec0
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x19, x19, -320" at 0x80000398=>[0]0x80000398 (0xec098993) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000398 mem-ID=0 size=4 element-size=4 type=Instruction data=938909ec
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000398 end_addr=0x8000039b
[info]current source entropy:1, resource type: 0
[info]current dest entropy:7, resource type: 0
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x19, access: Write, reserve type: User
[notice]Generating: VL1RE8.V##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[debug]choice tree name: Data alignment choice name: Aligned set weight: 50
[debug]choice tree name: Data alignment choice name: Unaligned set weight: 14
[info]constraint already forced, ignore reservation check
[info] opname=vd
[info] opname=LoadStore-rs1
[notice]Operand : LoadStore-rs1 mask 0x0 value 0x0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x0=>part 1 PA [0]0x0 size=1, part 2 PA [0]0x0 size=0
[notice]Committing instruction "VL1RE8.V v24, x19" at 0x8000039c=>[0]0x8000039c (0x2898c07) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008000039c mem-ID=0 size=4 element-size=4 type=Instruction data=078c8902
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8000039c end_addr=0x8000039f
[info]current source entropy:1, resource type: 0
[info]{GenVirtualMemoryRequest::AddDetail} Size : 0x40 : GenVaRequest
[info]{GenVirtualMemoryRequest::AddDetail} Align : 0x40 : GenVaRequest
[info]{GenVirtualMemoryRequest::AddDetail} Type : D : GenVaRequest
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[notice]GenQueryAgent::HandleQuery : GenState
[info]{GenQueryAgent::GenState} state: Endianness=0x0
[info]InitializeMemory: MemoryInitRecord: address=0x00000003ebc77380 mem-ID=0 size=8 element-size=8 type=Data data=74bf5881e31891e0
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3ebc77380 end_addr=0x3ebc77387
[info]InitializeMemory: MemoryInitRecord: address=0x00000003ebc77388 mem-ID=0 size=8 element-size=8 type=Data data=88abf4a79273c251
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3ebc77388 end_addr=0x3ebc7738f
[info]InitializeMemory: MemoryInitRecord: address=0x00000003ebc77390 mem-ID=0 size=8 element-size=8 type=Data data=02ae38f827f1911a
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3ebc77390 end_addr=0x3ebc77397
[info]InitializeMemory: MemoryInitRecord: address=0x00000003ebc77398 mem-ID=0 size=8 element-size=8 type=Data data=eeb162a0e80a73cc
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3ebc77398 end_addr=0x3ebc7739f
[info]InitializeMemory: MemoryInitRecord: address=0x00000003ebc773a0 mem-ID=0 size=8 element-size=8 type=Data data=ca51b6bfaf163c4b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3ebc773a0 end_addr=0x3ebc773a7
[info]InitializeMemory: MemoryInitRecord: address=0x00000003ebc773a8 mem-ID=0 size=8 element-size=8 type=Data data=15435c2ec25bb712
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3ebc773a8 end_addr=0x3ebc773af
[info]InitializeMemory: MemoryInitRecord: address=0x00000003ebc773b0 mem-ID=0 size=8 element-size=8 type=Data data=17e2f3ce25aba1b6
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3ebc773b0 end_addr=0x3ebc773b7
[info]InitializeMemory: MemoryInitRecord: address=0x00000003ebc773b8 mem-ID=0 size=8 element-size=8 type=Data data=214ac48df6d2bf88
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3ebc773b8 end_addr=0x3ebc773bf
[debug]register: x19 access: Write type: User isres: 0
[info]{RegisterReserver::ReserveRegister} Reserving register: x19, access: Write, reserve type: User
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x3ec value 0x3ec
[info] opname=rd
[notice]Committing instruction "LUI x19, 1004" at 0x800003a0=>[0]0x800003a0 (0x3ec9b7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800003a0 mem-ID=0 size=4 element-size=4 type=Instruction data=b7c93e00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800003a0 end_addr=0x800003a3
[info]current dest entropy:6, resource type: 0
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xc77 value 0xc77
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x19, x19, -905" at 0x800003a4=>[0]0x800003a4 (0xc779899b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800003a4 mem-ID=0 size=4 element-size=4 type=Instruction data=9b8979c7
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800003a4 end_addr=0x800003a7
[info]current source entropy:1, resource type: 0
[info]current dest entropy:7, resource type: 0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x19, x19, 0xc" at 0x800003a8=>[0]0x800003a8 (0xc99993) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800003a8 mem-ID=0 size=4 element-size=4 type=Instruction data=9399c900
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800003a8 end_addr=0x800003ab
[notice]retire dest stage: 1c, access: 0xd, size: 1, type: 0
[info]current source entropy:1, resource type: 0
[info]current dest entropy:6, resource type: 0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x380 value 0x380
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x19, x19, 896" at 0x800003ac=>[0]0x800003ac (0x38098993) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800003ac mem-ID=0 size=4 element-size=4 type=Instruction data=93890938
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800003ac end_addr=0x800003af
[info]current source entropy:1, resource type: 0
[info]current dest entropy:6, resource type: 0
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x19, access: Write, reserve type: User
[notice]Generating: VL1RE8.V##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[debug]choice tree name: Data alignment choice name: Aligned set weight: 50
[debug]choice tree name: Data alignment choice name: Unaligned set weight: 14
[info]constraint already forced, ignore reservation check
[info] opname=vd
[info] opname=LoadStore-rs1
[notice]Operand : LoadStore-rs1 mask 0x0 value 0x0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x0=>part 1 PA [0]0x0 size=1, part 2 PA [0]0x0 size=0
[notice]Committing instruction "VL1RE8.V v23, x19" at 0x800003b0=>[0]0x800003b0 (0x2898b87) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800003b0 mem-ID=0 size=4 element-size=4 type=Instruction data=878b8902
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800003b0 end_addr=0x800003b3
[info]current source entropy:1, resource type: 0
[info]{GenVirtualMemoryRequest::AddDetail} Size : 0x40 : GenVaRequest
[info]{GenVirtualMemoryRequest::AddDetail} Align : 0x40 : GenVaRequest
[info]{GenVirtualMemoryRequest::AddDetail} Type : D : GenVaRequest
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[notice]GenQueryAgent::HandleQuery : GenState
[info]{GenQueryAgent::GenState} state: Endianness=0x0
[info]InitializeMemory: MemoryInitRecord: address=0x0000000363167180 mem-ID=0 size=8 element-size=8 type=Data data=e1456ff955087b40
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x363167180 end_addr=0x363167187
[info]InitializeMemory: MemoryInitRecord: address=0x0000000363167188 mem-ID=0 size=8 element-size=8 type=Data data=9efeeeb018e23946
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x363167188 end_addr=0x36316718f
[info]InitializeMemory: MemoryInitRecord: address=0x0000000363167190 mem-ID=0 size=8 element-size=8 type=Data data=f452fc8d450b367c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x363167190 end_addr=0x363167197
[info]InitializeMemory: MemoryInitRecord: address=0x0000000363167198 mem-ID=0 size=8 element-size=8 type=Data data=51117bf3f323c105
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x363167198 end_addr=0x36316719f
[info]InitializeMemory: MemoryInitRecord: address=0x00000003631671a0 mem-ID=0 size=8 element-size=8 type=Data data=b3e14d1a89495a9d
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3631671a0 end_addr=0x3631671a7
[info]InitializeMemory: MemoryInitRecord: address=0x00000003631671a8 mem-ID=0 size=8 element-size=8 type=Data data=7f5fd783e4acf3ff
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3631671a8 end_addr=0x3631671af
[info]InitializeMemory: MemoryInitRecord: address=0x00000003631671b0 mem-ID=0 size=8 element-size=8 type=Data data=2b437719cc4687f8
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3631671b0 end_addr=0x3631671b7
[info]InitializeMemory: MemoryInitRecord: address=0x00000003631671b8 mem-ID=0 size=8 element-size=8 type=Data data=3319654fd8e55e95
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3631671b8 end_addr=0x3631671bf
[debug]register: x19 access: Write type: User isres: 0
[info]{RegisterReserver::ReserveRegister} Reserving register: x19, access: Write, reserve type: User
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x363 value 0x363
[info] opname=rd
[notice]Committing instruction "LUI x19, 867" at 0x800003b4=>[0]0x800003b4 (0x3639b7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800003b4 mem-ID=0 size=4 element-size=4 type=Instruction data=b7393600
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800003b4 end_addr=0x800003b7
[info]current dest entropy:5, resource type: 0
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x167 value 0x167
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x19, x19, 359" at 0x800003b8=>[0]0x800003b8 (0x1679899b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800003b8 mem-ID=0 size=4 element-size=4 type=Instruction data=9b897916
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800003b8 end_addr=0x800003bb
[info]current source entropy:1, resource type: 0
[info]current dest entropy:6, resource type: 0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x19, x19, 0xc" at 0x800003bc=>[0]0x800003bc (0xc99993) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800003bc mem-ID=0 size=4 element-size=4 type=Instruction data=9399c900
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800003bc end_addr=0x800003bf
[info]current source entropy:1, resource type: 0
[info]current dest entropy:6, resource type: 0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x180 value 0x180
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x19, x19, 384" at 0x800003c0=>[0]0x800003c0 (0x18098993) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800003c0 mem-ID=0 size=4 element-size=4 type=Instruction data=93890918
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800003c0 end_addr=0x800003c3
[notice]retire dest stage: 2, access: 0x7, size: 1, type: 0
[info]current source entropy:1, resource type: 0
[info]current dest entropy:5, resource type: 0
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x19, access: Write, reserve type: User
[notice]Generating: VL1RE8.V##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[debug]choice tree name: Data alignment choice name: Aligned set weight: 50
[debug]choice tree name: Data alignment choice name: Unaligned set weight: 14
[info]constraint already forced, ignore reservation check
[info] opname=vd
[info] opname=LoadStore-rs1
[notice]Operand : LoadStore-rs1 mask 0x0 value 0x0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x0=>part 1 PA [0]0x0 size=1, part 2 PA [0]0x0 size=0
[notice]Committing instruction "VL1RE8.V v22, x19" at 0x800003c4=>[0]0x800003c4 (0x2898b07) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800003c4 mem-ID=0 size=4 element-size=4 type=Instruction data=078b8902
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800003c4 end_addr=0x800003c7
[info]current source entropy:1, resource type: 0
[info]{GenVirtualMemoryRequest::AddDetail} Size : 0x40 : GenVaRequest
[info]{GenVirtualMemoryRequest::AddDetail} Align : 0x40 : GenVaRequest
[info]{GenVirtualMemoryRequest::AddDetail} Type : D : GenVaRequest
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[notice]GenQueryAgent::HandleQuery : GenState
[info]{GenQueryAgent::GenState} state: Endianness=0x0
[info]InitializeMemory: MemoryInitRecord: address=0x0000004dc67ff180 mem-ID=0 size=8 element-size=8 type=Data data=5b7144527f77b09d
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x4dc67ff180 end_addr=0x4dc67ff187
[info]InitializeMemory: MemoryInitRecord: address=0x0000004dc67ff188 mem-ID=0 size=8 element-size=8 type=Data data=9b010cb4d2fa9871
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x4dc67ff188 end_addr=0x4dc67ff18f
[info]InitializeMemory: MemoryInitRecord: address=0x0000004dc67ff190 mem-ID=0 size=8 element-size=8 type=Data data=2dd58d25194fb478
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x4dc67ff190 end_addr=0x4dc67ff197
[info]InitializeMemory: MemoryInitRecord: address=0x0000004dc67ff198 mem-ID=0 size=8 element-size=8 type=Data data=305f22bf40029965
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x4dc67ff198 end_addr=0x4dc67ff19f
[info]InitializeMemory: MemoryInitRecord: address=0x0000004dc67ff1a0 mem-ID=0 size=8 element-size=8 type=Data data=e1372bc80d429ca6
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x4dc67ff1a0 end_addr=0x4dc67ff1a7
[info]InitializeMemory: MemoryInitRecord: address=0x0000004dc67ff1a8 mem-ID=0 size=8 element-size=8 type=Data data=f61c4d8589f851a5
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x4dc67ff1a8 end_addr=0x4dc67ff1af
[info]InitializeMemory: MemoryInitRecord: address=0x0000004dc67ff1b0 mem-ID=0 size=8 element-size=8 type=Data data=1221bf691b6bfcfd
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x4dc67ff1b0 end_addr=0x4dc67ff1b7
[info]InitializeMemory: MemoryInitRecord: address=0x0000004dc67ff1b8 mem-ID=0 size=8 element-size=8 type=Data data=155e1351e95d075f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x4dc67ff1b8 end_addr=0x4dc67ff1bf
[debug]register: x19 access: Write type: User isres: 0
[info]{RegisterReserver::ReserveRegister} Reserving register: x19, access: Write, reserve type: User
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x4dc6 value 0x4dc6
[info] opname=rd
[notice]Committing instruction "LUI x19, 19910" at 0x800003c8=>[0]0x800003c8 (0x4dc69b7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800003c8 mem-ID=0 size=4 element-size=4 type=Instruction data=b769dc04
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800003c8 end_addr=0x800003cb
[info]current dest entropy:4, resource type: 0
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x7ff value 0x7ff
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x19, x19, 2047" at 0x800003cc=>[0]0x800003cc (0x7ff9899b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800003cc mem-ID=0 size=4 element-size=4 type=Instruction data=9b89f97f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800003cc end_addr=0x800003cf
[info]current source entropy:1, resource type: 0
[info]current dest entropy:5, resource type: 0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x19, x19, 0xc" at 0x800003d0=>[0]0x800003d0 (0xc99993) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800003d0 mem-ID=0 size=4 element-size=4 type=Instruction data=9399c900
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800003d0 end_addr=0x800003d3
[info]current source entropy:1, resource type: 0
[info]current dest entropy:5, resource type: 0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x180 value 0x180
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x19, x19, 384" at 0x800003d4=>[0]0x800003d4 (0x18098993) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800003d4 mem-ID=0 size=4 element-size=4 type=Instruction data=93890918
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800003d4 end_addr=0x800003d7
[info]current source entropy:1, resource type: 0
[info]current dest entropy:5, resource type: 0
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x19, access: Write, reserve type: User
[notice]Generating: VL1RE8.V##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[debug]choice tree name: Data alignment choice name: Aligned set weight: 50
[debug]choice tree name: Data alignment choice name: Unaligned set weight: 14
[info]constraint already forced, ignore reservation check
[info] opname=vd
[info] opname=LoadStore-rs1
[notice]Operand : LoadStore-rs1 mask 0x0 value 0x0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x0=>part 1 PA [0]0x0 size=1, part 2 PA [0]0x0 size=0
[notice]Committing instruction "VL1RE8.V v21, x19" at 0x800003d8=>[0]0x800003d8 (0x2898a87) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800003d8 mem-ID=0 size=4 element-size=4 type=Instruction data=878a8902
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800003d8 end_addr=0x800003db
[notice]retire dest stage: 8, access: 0x17, size: 1, type: 0
[info]current source entropy:1, resource type: 0
[info]{GenVirtualMemoryRequest::AddDetail} Size : 0x40 : GenVaRequest
[info]{GenVirtualMemoryRequest::AddDetail} Align : 0x40 : GenVaRequest
[info]{GenVirtualMemoryRequest::AddDetail} Type : D : GenVaRequest
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[notice]GenQueryAgent::HandleQuery : GenState
[info]{GenQueryAgent::GenState} state: Endianness=0x0
[info]InitializeMemory: MemoryInitRecord: address=0x0000000ed0a8d980 mem-ID=0 size=8 element-size=8 type=Data data=93c7088cbcd7a31a
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0xed0a8d980 end_addr=0xed0a8d987
[info]InitializeMemory: MemoryInitRecord: address=0x0000000ed0a8d988 mem-ID=0 size=8 element-size=8 type=Data data=9cbf6116aed7ffff
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0xed0a8d988 end_addr=0xed0a8d98f
[info]InitializeMemory: MemoryInitRecord: address=0x0000000ed0a8d990 mem-ID=0 size=8 element-size=8 type=Data data=de2716895baffe94
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0xed0a8d990 end_addr=0xed0a8d997
[info]InitializeMemory: MemoryInitRecord: address=0x0000000ed0a8d998 mem-ID=0 size=8 element-size=8 type=Data data=326147715706ea18
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0xed0a8d998 end_addr=0xed0a8d99f
[info]InitializeMemory: MemoryInitRecord: address=0x0000000ed0a8d9a0 mem-ID=0 size=8 element-size=8 type=Data data=7fb6acd8140644e9
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0xed0a8d9a0 end_addr=0xed0a8d9a7
[info]InitializeMemory: MemoryInitRecord: address=0x0000000ed0a8d9a8 mem-ID=0 size=8 element-size=8 type=Data data=0fbd6c105cb7e044
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0xed0a8d9a8 end_addr=0xed0a8d9af
[info]InitializeMemory: MemoryInitRecord: address=0x0000000ed0a8d9b0 mem-ID=0 size=8 element-size=8 type=Data data=000000000000f07f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0xed0a8d9b0 end_addr=0xed0a8d9b7
[info]InitializeMemory: MemoryInitRecord: address=0x0000000ed0a8d9b8 mem-ID=0 size=8 element-size=8 type=Data data=2aa5d1c31a2a7685
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0xed0a8d9b8 end_addr=0xed0a8d9bf
[debug]register: x19 access: Write type: User isres: 0
[info]{RegisterReserver::ReserveRegister} Reserving register: x19, access: Write, reserve type: User
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x768 value 0x768
[info] opname=rd
[notice]Committing instruction "LUI x19, 1896" at 0x800003dc=>[0]0x800003dc (0x7689b7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800003dc mem-ID=0 size=4 element-size=4 type=Instruction data=b7897600
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800003dc end_addr=0x800003df
[info]current dest entropy:3, resource type: 0
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x547 value 0x547
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x19, x19, 1351" at 0x800003e0=>[0]0x800003e0 (0x5479899b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800003e0 mem-ID=0 size=4 element-size=4 type=Instruction data=9b897954
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800003e0 end_addr=0x800003e3
[info]current source entropy:1, resource type: 0
[info]current dest entropy:4, resource type: 0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xd value 0xd
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x19, x19, 0xd" at 0x800003e4=>[0]0x800003e4 (0xd99993) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800003e4 mem-ID=0 size=4 element-size=4 type=Instruction data=9399d900
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800003e4 end_addr=0x800003e7
[notice]retire dest stage: b, access: 0x0, size: 1, type: 0
[info]current source entropy:1, resource type: 0
[info]current dest entropy:3, resource type: 0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x980 value 0x980
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x19, x19, -1664" at 0x800003e8=>[0]0x800003e8 (0x98098993) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800003e8 mem-ID=0 size=4 element-size=4 type=Instruction data=93890998
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800003e8 end_addr=0x800003eb
[info]current source entropy:1, resource type: 0
[info]current dest entropy:3, resource type: 0
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x19, access: Write, reserve type: User
[notice]Generating: VL1RE8.V##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[debug]choice tree name: Data alignment choice name: Aligned set weight: 50
[debug]choice tree name: Data alignment choice name: Unaligned set weight: 14
[info]constraint already forced, ignore reservation check
[info] opname=vd
[info] opname=LoadStore-rs1
[notice]Operand : LoadStore-rs1 mask 0x0 value 0x0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x0=>part 1 PA [0]0x0 size=1, part 2 PA [0]0x0 size=0
[notice]Committing instruction "VL1RE8.V v20, x19" at 0x800003ec=>[0]0x800003ec (0x2898a07) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800003ec mem-ID=0 size=4 element-size=4 type=Instruction data=078a8902
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800003ec end_addr=0x800003ef
[info]current source entropy:1, resource type: 0
[info]{GenVirtualMemoryRequest::AddDetail} Size : 0x40 : GenVaRequest
[info]{GenVirtualMemoryRequest::AddDetail} Align : 0x40 : GenVaRequest
[info]{GenVirtualMemoryRequest::AddDetail} Type : D : GenVaRequest
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[notice]GenQueryAgent::HandleQuery : GenState
[info]{GenQueryAgent::GenState} state: Endianness=0x0
[info]InitializeMemory: MemoryInitRecord: address=0x0000000e87674780 mem-ID=0 size=8 element-size=8 type=Data data=d43d0d507353f07f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0xe87674780 end_addr=0xe87674787
[info]InitializeMemory: MemoryInitRecord: address=0x0000000e87674788 mem-ID=0 size=8 element-size=8 type=Data data=2813434c27e6328a
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0xe87674788 end_addr=0xe8767478f
[info]InitializeMemory: MemoryInitRecord: address=0x0000000e87674790 mem-ID=0 size=8 element-size=8 type=Data data=a25540db3871b330
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0xe87674790 end_addr=0xe87674797
[info]InitializeMemory: MemoryInitRecord: address=0x0000000e87674798 mem-ID=0 size=8 element-size=8 type=Data data=c397e973c0564b6f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0xe87674798 end_addr=0xe8767479f
[info]InitializeMemory: MemoryInitRecord: address=0x0000000e876747a0 mem-ID=0 size=8 element-size=8 type=Data data=2145ac408225045a
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0xe876747a0 end_addr=0xe876747a7
[info]InitializeMemory: MemoryInitRecord: address=0x0000000e876747a8 mem-ID=0 size=8 element-size=8 type=Data data=a666d13976875edd
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0xe876747a8 end_addr=0xe876747af
[info]InitializeMemory: MemoryInitRecord: address=0x0000000e876747b0 mem-ID=0 size=8 element-size=8 type=Data data=1add1e3f8b49bd76
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0xe876747b0 end_addr=0xe876747b7
[info]InitializeMemory: MemoryInitRecord: address=0x0000000e876747b8 mem-ID=0 size=8 element-size=8 type=Data data=c0d3f9f606b4e85e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0xe876747b8 end_addr=0xe876747bf
[debug]register: x19 access: Write type: User isres: 0
[info]{RegisterReserver::ReserveRegister} Reserving register: x19, access: Write, reserve type: User
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x3a2 value 0x3a2
[info] opname=rd
[notice]Committing instruction "LUI x19, 930" at 0x800003f0=>[0]0x800003f0 (0x3a29b7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800003f0 mem-ID=0 size=4 element-size=4 type=Instruction data=b7293a00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800003f0 end_addr=0x800003f3
[info]current dest entropy:2, resource type: 0
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xd9d value 0xd9d
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x19, x19, -611" at 0x800003f4=>[0]0x800003f4 (0xd9d9899b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800003f4 mem-ID=0 size=4 element-size=4 type=Instruction data=9b89d9d9
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800003f4 end_addr=0x800003f7
[notice]retire dest stage: f, access: 0x1a, size: 1, type: 0
[info]current source entropy:1, resource type: 0
[info]current dest entropy:2, resource type: 0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xe value 0xe
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x19, x19, 0xe" at 0x800003f8=>[0]0x800003f8 (0xe99993) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800003f8 mem-ID=0 size=4 element-size=4 type=Instruction data=9399e900
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800003f8 end_addr=0x800003fb
[info]current source entropy:1, resource type: 0
[info]current dest entropy:2, resource type: 0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x780 value 0x780
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x19, x19, 1920" at 0x800003fc=>[0]0x800003fc (0x78098993) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800003fc mem-ID=0 size=4 element-size=4 type=Instruction data=93890978
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800003fc end_addr=0x800003ff
[info]current source entropy:1, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x19, access: Write, reserve type: User
[notice]Generating: VL1RE8.V##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[debug]choice tree name: Data alignment choice name: Aligned set weight: 50
[debug]choice tree name: Data alignment choice name: Unaligned set weight: 14
[info]constraint already forced, ignore reservation check
[info] opname=vd
[info] opname=LoadStore-rs1
[notice]Operand : LoadStore-rs1 mask 0x0 value 0x0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x0=>part 1 PA [0]0x0 size=1, part 2 PA [0]0x0 size=0
[notice]Committing instruction "VL1RE8.V v2, x19" at 0x80000400=>[0]0x80000400 (0x2898107) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000400 mem-ID=0 size=4 element-size=4 type=Instruction data=07818902
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000400 end_addr=0x80000403
[info]current source entropy:1, resource type: 0
[info]{GenVirtualMemoryRequest::AddDetail} Size : 0x40 : GenVaRequest
[info]{GenVirtualMemoryRequest::AddDetail} Align : 0x40 : GenVaRequest
[info]{GenVirtualMemoryRequest::AddDetail} Type : D : GenVaRequest
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[notice]GenQueryAgent::HandleQuery : GenState
[info]{GenQueryAgent::GenState} state: Endianness=0x0
[info]InitializeMemory: MemoryInitRecord: address=0x00000002657d6400 mem-ID=0 size=8 element-size=8 type=Data data=83183c4d5bbe7dec
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2657d6400 end_addr=0x2657d6407
[info]InitializeMemory: MemoryInitRecord: address=0x00000002657d6408 mem-ID=0 size=8 element-size=8 type=Data data=aa8decdfde1dc79b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2657d6408 end_addr=0x2657d640f
[info]InitializeMemory: MemoryInitRecord: address=0x00000002657d6410 mem-ID=0 size=8 element-size=8 type=Data data=497de0fc75c20d79
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2657d6410 end_addr=0x2657d6417
[info]InitializeMemory: MemoryInitRecord: address=0x00000002657d6418 mem-ID=0 size=8 element-size=8 type=Data data=1b70708709281c43
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2657d6418 end_addr=0x2657d641f
[info]InitializeMemory: MemoryInitRecord: address=0x00000002657d6420 mem-ID=0 size=8 element-size=8 type=Data data=01e59fdb80edd91b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2657d6420 end_addr=0x2657d6427
[info]InitializeMemory: MemoryInitRecord: address=0x00000002657d6428 mem-ID=0 size=8 element-size=8 type=Data data=0d75c91956cfde06
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2657d6428 end_addr=0x2657d642f
[info]InitializeMemory: MemoryInitRecord: address=0x00000002657d6430 mem-ID=0 size=8 element-size=8 type=Data data=7b1d1e24c13af78b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2657d6430 end_addr=0x2657d6437
[info]InitializeMemory: MemoryInitRecord: address=0x00000002657d6438 mem-ID=0 size=8 element-size=8 type=Data data=7aa37aba029d7ac2
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2657d6438 end_addr=0x2657d643f
[debug]register: x19 access: Write type: User isres: 0
[info]{RegisterReserver::ReserveRegister} Reserving register: x19, access: Write, reserve type: User
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x133 value 0x133
[info] opname=rd
[notice]Committing instruction "LUI x19, 307" at 0x80000404=>[0]0x80000404 (0x1339b7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000404 mem-ID=0 size=4 element-size=4 type=Instruction data=b7391300
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000404 end_addr=0x80000407
[info]current dest entropy:1, resource type: 0
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xbeb value 0xbeb
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x19, x19, -1045" at 0x80000408=>[0]0x80000408 (0xbeb9899b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000408 mem-ID=0 size=4 element-size=4 type=Instruction data=9b89b9be
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000408 end_addr=0x8000040b
[info]current source entropy:1, resource type: 0
[info]current dest entropy:2, resource type: 0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xd value 0xd
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x19, x19, 0xd" at 0x8000040c=>[0]0x8000040c (0xd99993) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008000040c mem-ID=0 size=4 element-size=4 type=Instruction data=9399d900
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8000040c end_addr=0x8000040f
[info]current source entropy:1, resource type: 0
[info]current dest entropy:2, resource type: 0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x400 value 0x400
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x19, x19, 1024" at 0x80000410=>[0]0x80000410 (0x40098993) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000410 mem-ID=0 size=4 element-size=4 type=Instruction data=93890940
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000410 end_addr=0x80000413
[info]current source entropy:1, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x19, access: Write, reserve type: User
[notice]Generating: VL1RE8.V##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[debug]choice tree name: Data alignment choice name: Aligned set weight: 50
[debug]choice tree name: Data alignment choice name: Unaligned set weight: 14
[info]constraint already forced, ignore reservation check
[info] opname=vd
[info] opname=LoadStore-rs1
[notice]Operand : LoadStore-rs1 mask 0x0 value 0x0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x0=>part 1 PA [0]0x0 size=1, part 2 PA [0]0x0 size=0
[notice]Committing instruction "VL1RE8.V v19, x19" at 0x80000414=>[0]0x80000414 (0x2898987) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000414 mem-ID=0 size=4 element-size=4 type=Instruction data=87898902
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000414 end_addr=0x80000417
[info]current source entropy:1, resource type: 0
[info]{GenVirtualMemoryRequest::AddDetail} Size : 0x40 : GenVaRequest
[info]{GenVirtualMemoryRequest::AddDetail} Align : 0x40 : GenVaRequest
[info]{GenVirtualMemoryRequest::AddDetail} Type : D : GenVaRequest
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[notice]GenQueryAgent::HandleQuery : GenState
[info]{GenQueryAgent::GenState} state: Endianness=0x0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007dc397ad40 mem-ID=0 size=8 element-size=8 type=Data data=c37b77c899358bbd
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7dc397ad40 end_addr=0x7dc397ad47
[info]InitializeMemory: MemoryInitRecord: address=0x0000007dc397ad48 mem-ID=0 size=8 element-size=8 type=Data data=f315dec15f79aa1d
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7dc397ad48 end_addr=0x7dc397ad4f
[info]InitializeMemory: MemoryInitRecord: address=0x0000007dc397ad50 mem-ID=0 size=8 element-size=8 type=Data data=58266a186bf3d849
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7dc397ad50 end_addr=0x7dc397ad57
[info]InitializeMemory: MemoryInitRecord: address=0x0000007dc397ad58 mem-ID=0 size=8 element-size=8 type=Data data=d77bddf62e851ade
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7dc397ad58 end_addr=0x7dc397ad5f
[info]InitializeMemory: MemoryInitRecord: address=0x0000007dc397ad60 mem-ID=0 size=8 element-size=8 type=Data data=ef20fc783c99b062
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7dc397ad60 end_addr=0x7dc397ad67
[info]InitializeMemory: MemoryInitRecord: address=0x0000007dc397ad68 mem-ID=0 size=8 element-size=8 type=Data data=b979ca819b9d756d
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7dc397ad68 end_addr=0x7dc397ad6f
[info]InitializeMemory: MemoryInitRecord: address=0x0000007dc397ad70 mem-ID=0 size=8 element-size=8 type=Data data=48e3cc618e5987d1
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7dc397ad70 end_addr=0x7dc397ad77
[info]InitializeMemory: MemoryInitRecord: address=0x0000007dc397ad78 mem-ID=0 size=8 element-size=8 type=Data data=2a9cae1e0a6b7363
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7dc397ad78 end_addr=0x7dc397ad7f
[debug]register: x19 access: Write type: User isres: 0
[info]{RegisterReserver::ReserveRegister} Reserving register: x19, access: Write, reserve type: User
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x7dc4 value 0x7dc4
[info] opname=rd
[notice]Committing instruction "LUI x19, 32196" at 0x80000418=>[0]0x80000418 (0x7dc49b7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000418 mem-ID=0 size=4 element-size=4 type=Instruction data=b749dc07
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000418 end_addr=0x8000041b
[info]current dest entropy:1, resource type: 0
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x97b value 0x97b
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x19, x19, -1669" at 0x8000041c=>[0]0x8000041c (0x97b9899b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008000041c mem-ID=0 size=4 element-size=4 type=Instruction data=9b89b997
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8000041c end_addr=0x8000041f
[info]current source entropy:1, resource type: 0
[info]current dest entropy:2, resource type: 0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x19, x19, 0xc" at 0x80000420=>[0]0x80000420 (0xc99993) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000420 mem-ID=0 size=4 element-size=4 type=Instruction data=9399c900
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000420 end_addr=0x80000423
[info]current source entropy:1, resource type: 0
[info]current dest entropy:2, resource type: 0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xd40 value 0xd40
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x19, x19, -704" at 0x80000424=>[0]0x80000424 (0xd4098993) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000424 mem-ID=0 size=4 element-size=4 type=Instruction data=938909d4
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000424 end_addr=0x80000427
[info]current source entropy:1, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x19, access: Write, reserve type: User
[notice]Generating: VL1RE8.V##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[debug]choice tree name: Data alignment choice name: Aligned set weight: 50
[debug]choice tree name: Data alignment choice name: Unaligned set weight: 14
[info]constraint already forced, ignore reservation check
[info] opname=vd
[info] opname=LoadStore-rs1
[notice]Operand : LoadStore-rs1 mask 0x0 value 0x0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x0=>part 1 PA [0]0x0 size=1, part 2 PA [0]0x0 size=0
[notice]Committing instruction "VL1RE8.V v18, x19" at 0x80000428=>[0]0x80000428 (0x2898907) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000428 mem-ID=0 size=4 element-size=4 type=Instruction data=07898902
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000428 end_addr=0x8000042b
[info]current source entropy:1, resource type: 0
[info]{GenVirtualMemoryRequest::AddDetail} Size : 0x40 : GenVaRequest
[info]{GenVirtualMemoryRequest::AddDetail} Align : 0x40 : GenVaRequest
[info]{GenVirtualMemoryRequest::AddDetail} Type : D : GenVaRequest
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[notice]GenQueryAgent::HandleQuery : GenState
[info]{GenQueryAgent::GenState} state: Endianness=0x0
[info]InitializeMemory: MemoryInitRecord: address=0x00000017b2edeb80 mem-ID=0 size=8 element-size=8 type=Data data=3c65aeabb4f82bdf
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x17b2edeb80 end_addr=0x17b2edeb87
[info]InitializeMemory: MemoryInitRecord: address=0x00000017b2edeb88 mem-ID=0 size=8 element-size=8 type=Data data=67d9351da7fd19eb
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x17b2edeb88 end_addr=0x17b2edeb8f
[info]InitializeMemory: MemoryInitRecord: address=0x00000017b2edeb90 mem-ID=0 size=8 element-size=8 type=Data data=b0bcd7b8037901ef
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x17b2edeb90 end_addr=0x17b2edeb97
[info]InitializeMemory: MemoryInitRecord: address=0x00000017b2edeb98 mem-ID=0 size=8 element-size=8 type=Data data=a3a7b2ba09a4c8d4
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x17b2edeb98 end_addr=0x17b2edeb9f
[info]InitializeMemory: MemoryInitRecord: address=0x00000017b2edeba0 mem-ID=0 size=8 element-size=8 type=Data data=ba744c905b2d6425
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x17b2edeba0 end_addr=0x17b2edeba7
[info]InitializeMemory: MemoryInitRecord: address=0x00000017b2edeba8 mem-ID=0 size=8 element-size=8 type=Data data=2e4fcb068f611d2c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x17b2edeba8 end_addr=0x17b2edebaf
[info]InitializeMemory: MemoryInitRecord: address=0x00000017b2edebb0 mem-ID=0 size=8 element-size=8 type=Data data=2818683cedecba0e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x17b2edebb0 end_addr=0x17b2edebb7
[info]InitializeMemory: MemoryInitRecord: address=0x00000017b2edebb8 mem-ID=0 size=8 element-size=8 type=Data data=e2e768b6242900d2
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x17b2edebb8 end_addr=0x17b2edebbf
[debug]register: x19 access: Write type: User isres: 0
[info]{RegisterReserver::ReserveRegister} Reserving register: x19, access: Write, reserve type: User
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x17b3 value 0x17b3
[info] opname=rd
[notice]Committing instruction "LUI x19, 6067" at 0x8000042c=>[0]0x8000042c (0x17b39b7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008000042c mem-ID=0 size=4 element-size=4 type=Instruction data=b7397b01
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8000042c end_addr=0x8000042f
[info]current dest entropy:1, resource type: 0
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xedf value 0xedf
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x19, x19, -289" at 0x80000430=>[0]0x80000430 (0xedf9899b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000430 mem-ID=0 size=4 element-size=4 type=Instruction data=9b89f9ed
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000430 end_addr=0x80000433
[info]current source entropy:1, resource type: 0
[info]current dest entropy:2, resource type: 0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x19, x19, 0xc" at 0x80000434=>[0]0x80000434 (0xc99993) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000434 mem-ID=0 size=4 element-size=4 type=Instruction data=9399c900
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000434 end_addr=0x80000437
[info]current source entropy:1, resource type: 0
[info]current dest entropy:2, resource type: 0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xb80 value 0xb80
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x19, x19, -1152" at 0x80000438=>[0]0x80000438 (0xb8098993) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000438 mem-ID=0 size=4 element-size=4 type=Instruction data=938909b8
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000438 end_addr=0x8000043b
[info]current source entropy:1, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x19, access: Write, reserve type: User
[notice]Generating: VL1RE8.V##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[debug]choice tree name: Data alignment choice name: Aligned set weight: 50
[debug]choice tree name: Data alignment choice name: Unaligned set weight: 14
[info]constraint already forced, ignore reservation check
[info] opname=vd
[info] opname=LoadStore-rs1
[notice]Operand : LoadStore-rs1 mask 0x0 value 0x0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x0=>part 1 PA [0]0x0 size=1, part 2 PA [0]0x0 size=0
[notice]Committing instruction "VL1RE8.V v17, x19" at 0x8000043c=>[0]0x8000043c (0x2898887) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008000043c mem-ID=0 size=4 element-size=4 type=Instruction data=87888902
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8000043c end_addr=0x8000043f
[info]current source entropy:1, resource type: 0
[info]{GenVirtualMemoryRequest::AddDetail} Size : 0x40 : GenVaRequest
[info]{GenVirtualMemoryRequest::AddDetail} Align : 0x40 : GenVaRequest
[info]{GenVirtualMemoryRequest::AddDetail} Type : D : GenVaRequest
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[notice]GenQueryAgent::HandleQuery : GenState
[info]{GenQueryAgent::GenState} state: Endianness=0x0
[info]InitializeMemory: MemoryInitRecord: address=0x00000005a67f3000 mem-ID=0 size=8 element-size=8 type=Data data=8f4ca704f8bcd77d
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5a67f3000 end_addr=0x5a67f3007
[info]InitializeMemory: MemoryInitRecord: address=0x00000005a67f3008 mem-ID=0 size=8 element-size=8 type=Data data=25ee7e0e091aa32e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5a67f3008 end_addr=0x5a67f300f
[info]InitializeMemory: MemoryInitRecord: address=0x00000005a67f3010 mem-ID=0 size=8 element-size=8 type=Data data=000000000000f07f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5a67f3010 end_addr=0x5a67f3017
[info]InitializeMemory: MemoryInitRecord: address=0x00000005a67f3018 mem-ID=0 size=8 element-size=8 type=Data data=0262ccc3bc466155
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5a67f3018 end_addr=0x5a67f301f
[info]InitializeMemory: MemoryInitRecord: address=0x00000005a67f3020 mem-ID=0 size=8 element-size=8 type=Data data=73432ebdba4414d7
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5a67f3020 end_addr=0x5a67f3027
[info]InitializeMemory: MemoryInitRecord: address=0x00000005a67f3028 mem-ID=0 size=8 element-size=8 type=Data data=2b57a6bb6ed068e3
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5a67f3028 end_addr=0x5a67f302f
[info]InitializeMemory: MemoryInitRecord: address=0x00000005a67f3030 mem-ID=0 size=8 element-size=8 type=Data data=9f9f94562d897eac
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5a67f3030 end_addr=0x5a67f3037
[info]InitializeMemory: MemoryInitRecord: address=0x00000005a67f3038 mem-ID=0 size=8 element-size=8 type=Data data=3d177492b86b0d03
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5a67f3038 end_addr=0x5a67f303f
[debug]register: x19 access: Write type: User isres: 0
[info]{RegisterReserver::ReserveRegister} Reserving register: x19, access: Write, reserve type: User
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x5a6 value 0x5a6
[info] opname=rd
[notice]Committing instruction "LUI x19, 1446" at 0x80000440=>[0]0x80000440 (0x5a69b7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000440 mem-ID=0 size=4 element-size=4 type=Instruction data=b7695a00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000440 end_addr=0x80000443
[info]current dest entropy:1, resource type: 0
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x7f3 value 0x7f3
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x19, x19, 2035" at 0x80000444=>[0]0x80000444 (0x7f39899b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000444 mem-ID=0 size=4 element-size=4 type=Instruction data=9b89397f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000444 end_addr=0x80000447
[info]current source entropy:1, resource type: 0
[info]current dest entropy:2, resource type: 0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x19, x19, 0xc" at 0x80000448=>[0]0x80000448 (0xc99993) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000448 mem-ID=0 size=4 element-size=4 type=Instruction data=9399c900
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000448 end_addr=0x8000044b
[info]current source entropy:1, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x19, access: Write, reserve type: User
[notice]Generating: VL1RE8.V##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[debug]choice tree name: Data alignment choice name: Aligned set weight: 50
[debug]choice tree name: Data alignment choice name: Unaligned set weight: 14
[info]constraint already forced, ignore reservation check
[info] opname=vd
[info] opname=LoadStore-rs1
[notice]Operand : LoadStore-rs1 mask 0x0 value 0x0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x0=>part 1 PA [0]0x0 size=1, part 2 PA [0]0x0 size=0
[notice]Committing instruction "VL1RE8.V v16, x19" at 0x8000044c=>[0]0x8000044c (0x2898807) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008000044c mem-ID=0 size=4 element-size=4 type=Instruction data=07888902
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8000044c end_addr=0x8000044f
[info]current source entropy:1, resource type: 0
[info]{GenVirtualMemoryRequest::AddDetail} Size : 0x40 : GenVaRequest
[info]{GenVirtualMemoryRequest::AddDetail} Align : 0x40 : GenVaRequest
[info]{GenVirtualMemoryRequest::AddDetail} Type : D : GenVaRequest
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[notice]GenQueryAgent::HandleQuery : GenState
[info]{GenQueryAgent::GenState} state: Endianness=0x0
[info]InitializeMemory: MemoryInitRecord: address=0x0000002fe5de7ac0 mem-ID=0 size=8 element-size=8 type=Data data=a3c4836118520518
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2fe5de7ac0 end_addr=0x2fe5de7ac7
[info]InitializeMemory: MemoryInitRecord: address=0x0000002fe5de7ac8 mem-ID=0 size=8 element-size=8 type=Data data=3d7dc1ad51df7724
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2fe5de7ac8 end_addr=0x2fe5de7acf
[info]InitializeMemory: MemoryInitRecord: address=0x0000002fe5de7ad0 mem-ID=0 size=8 element-size=8 type=Data data=148758e1b8206588
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2fe5de7ad0 end_addr=0x2fe5de7ad7
[info]InitializeMemory: MemoryInitRecord: address=0x0000002fe5de7ad8 mem-ID=0 size=8 element-size=8 type=Data data=5a6029bcbc66290b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2fe5de7ad8 end_addr=0x2fe5de7adf
[info]InitializeMemory: MemoryInitRecord: address=0x0000002fe5de7ae0 mem-ID=0 size=8 element-size=8 type=Data data=4d173c3897f62d07
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2fe5de7ae0 end_addr=0x2fe5de7ae7
[info]InitializeMemory: MemoryInitRecord: address=0x0000002fe5de7ae8 mem-ID=0 size=8 element-size=8 type=Data data=d95ae65a0744a90e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2fe5de7ae8 end_addr=0x2fe5de7aef
[info]InitializeMemory: MemoryInitRecord: address=0x0000002fe5de7af0 mem-ID=0 size=8 element-size=8 type=Data data=4643e02b27b2f02f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2fe5de7af0 end_addr=0x2fe5de7af7
[info]InitializeMemory: MemoryInitRecord: address=0x0000002fe5de7af8 mem-ID=0 size=8 element-size=8 type=Data data=6ea19f87baf61fc5
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2fe5de7af8 end_addr=0x2fe5de7aff
[debug]register: x19 access: Write type: User isres: 0
[info]{RegisterReserver::ReserveRegister} Reserving register: x19, access: Write, reserve type: User
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x5fd value 0x5fd
[info] opname=rd
[notice]Committing instruction "LUI x19, 1533" at 0x80000450=>[0]0x80000450 (0x5fd9b7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000450 mem-ID=0 size=4 element-size=4 type=Instruction data=b7d95f00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000450 end_addr=0x80000453
[info]current dest entropy:1, resource type: 0
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xbbd value 0xbbd
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x19, x19, -1091" at 0x80000454=>[0]0x80000454 (0xbbd9899b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000454 mem-ID=0 size=4 element-size=4 type=Instruction data=9b89d9bb
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000454 end_addr=0x80000457
[info]current source entropy:1, resource type: 0
[info]current dest entropy:2, resource type: 0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xf value 0xf
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x19, x19, 0xf" at 0x80000458=>[0]0x80000458 (0xf99993) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000458 mem-ID=0 size=4 element-size=4 type=Instruction data=9399f900
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000458 end_addr=0x8000045b
[info]current source entropy:1, resource type: 0
[info]current dest entropy:2, resource type: 0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xac0 value 0xac0
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x19, x19, -1344" at 0x8000045c=>[0]0x8000045c (0xac098993) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008000045c mem-ID=0 size=4 element-size=4 type=Instruction data=938909ac
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8000045c end_addr=0x8000045f
[info]current source entropy:1, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x19, access: Write, reserve type: User
[notice]Generating: VL1RE8.V##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[debug]choice tree name: Data alignment choice name: Aligned set weight: 50
[debug]choice tree name: Data alignment choice name: Unaligned set weight: 14
[info]constraint already forced, ignore reservation check
[info] opname=vd
[info] opname=LoadStore-rs1
[notice]Operand : LoadStore-rs1 mask 0x0 value 0x0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x0=>part 1 PA [0]0x0 size=1, part 2 PA [0]0x0 size=0
[notice]Committing instruction "VL1RE8.V v15, x19" at 0x80000460=>[0]0x80000460 (0x2898787) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000460 mem-ID=0 size=4 element-size=4 type=Instruction data=87878902
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000460 end_addr=0x80000463
[info]current source entropy:1, resource type: 0
[info]{GenVirtualMemoryRequest::AddDetail} Size : 0x40 : GenVaRequest
[info]{GenVirtualMemoryRequest::AddDetail} Align : 0x40 : GenVaRequest
[info]{GenVirtualMemoryRequest::AddDetail} Type : D : GenVaRequest
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[notice]GenQueryAgent::HandleQuery : GenState
[info]{GenQueryAgent::GenState} state: Endianness=0x0
[info]InitializeMemory: MemoryInitRecord: address=0x000000259d5fdf80 mem-ID=0 size=8 element-size=8 type=Data data=fd33de2bdbd23454
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x259d5fdf80 end_addr=0x259d5fdf87
[info]InitializeMemory: MemoryInitRecord: address=0x000000259d5fdf88 mem-ID=0 size=8 element-size=8 type=Data data=fb968f14b10c1aa6
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x259d5fdf88 end_addr=0x259d5fdf8f
[info]InitializeMemory: MemoryInitRecord: address=0x000000259d5fdf90 mem-ID=0 size=8 element-size=8 type=Data data=24211f1d7efb2bea
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x259d5fdf90 end_addr=0x259d5fdf97
[info]InitializeMemory: MemoryInitRecord: address=0x000000259d5fdf98 mem-ID=0 size=8 element-size=8 type=Data data=884f01ff5595576b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x259d5fdf98 end_addr=0x259d5fdf9f
[info]InitializeMemory: MemoryInitRecord: address=0x000000259d5fdfa0 mem-ID=0 size=8 element-size=8 type=Data data=130883c0120d06b4
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x259d5fdfa0 end_addr=0x259d5fdfa7
[info]InitializeMemory: MemoryInitRecord: address=0x000000259d5fdfa8 mem-ID=0 size=8 element-size=8 type=Data data=000000000000f07f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x259d5fdfa8 end_addr=0x259d5fdfaf
[info]InitializeMemory: MemoryInitRecord: address=0x000000259d5fdfb0 mem-ID=0 size=8 element-size=8 type=Data data=65a43e375fc19d83
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x259d5fdfb0 end_addr=0x259d5fdfb7
[info]InitializeMemory: MemoryInitRecord: address=0x000000259d5fdfb8 mem-ID=0 size=8 element-size=8 type=Data data=251b9c07a585a2c8
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x259d5fdfb8 end_addr=0x259d5fdfbf
[debug]register: x19 access: Write type: User isres: 0
[info]{RegisterReserver::ReserveRegister} Reserving register: x19, access: Write, reserve type: User
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x12cf value 0x12cf
[info] opname=rd
[notice]Committing instruction "LUI x19, 4815" at 0x80000464=>[0]0x80000464 (0x12cf9b7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000464 mem-ID=0 size=4 element-size=4 type=Instruction data=b7f92c01
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000464 end_addr=0x80000467
[info]current dest entropy:1, resource type: 0
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xaff value 0xaff
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x19, x19, -1281" at 0x80000468=>[0]0x80000468 (0xaff9899b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000468 mem-ID=0 size=4 element-size=4 type=Instruction data=9b89f9af
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000468 end_addr=0x8000046b
[info]current source entropy:1, resource type: 0
[info]current dest entropy:2, resource type: 0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xd value 0xd
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x19, x19, 0xd" at 0x8000046c=>[0]0x8000046c (0xd99993) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008000046c mem-ID=0 size=4 element-size=4 type=Instruction data=9399d900
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8000046c end_addr=0x8000046f
[info]current source entropy:1, resource type: 0
[info]current dest entropy:2, resource type: 0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xf80 value 0xf80
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x19, x19, -128" at 0x80000470=>[0]0x80000470 (0xf8098993) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000470 mem-ID=0 size=4 element-size=4 type=Instruction data=938909f8
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000470 end_addr=0x80000473
[info]current source entropy:1, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x19, access: Write, reserve type: User
[notice]Generating: VL1RE8.V##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[debug]choice tree name: Data alignment choice name: Aligned set weight: 50
[debug]choice tree name: Data alignment choice name: Unaligned set weight: 14
[info]constraint already forced, ignore reservation check
[info] opname=vd
[info] opname=LoadStore-rs1
[notice]Operand : LoadStore-rs1 mask 0x0 value 0x0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x0=>part 1 PA [0]0x0 size=1, part 2 PA [0]0x0 size=0
[notice]Committing instruction "VL1RE8.V v14, x19" at 0x80000474=>[0]0x80000474 (0x2898707) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000474 mem-ID=0 size=4 element-size=4 type=Instruction data=07878902
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000474 end_addr=0x80000477
[info]current source entropy:1, resource type: 0
[info]{GenVirtualMemoryRequest::AddDetail} Size : 0x40 : GenVaRequest
[info]{GenVirtualMemoryRequest::AddDetail} Align : 0x40 : GenVaRequest
[info]{GenVirtualMemoryRequest::AddDetail} Type : D : GenVaRequest
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[notice]GenQueryAgent::HandleQuery : GenState
[info]{GenQueryAgent::GenState} state: Endianness=0x0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001ca1e92740 mem-ID=0 size=8 element-size=8 type=Data data=1c7f4b55441f30bd
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1ca1e92740 end_addr=0x1ca1e92747
[info]InitializeMemory: MemoryInitRecord: address=0x0000001ca1e92748 mem-ID=0 size=8 element-size=8 type=Data data=18bd5e1e53fc446e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1ca1e92748 end_addr=0x1ca1e9274f
[info]InitializeMemory: MemoryInitRecord: address=0x0000001ca1e92750 mem-ID=0 size=8 element-size=8 type=Data data=f16c3e6372de2594
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1ca1e92750 end_addr=0x1ca1e92757
[info]InitializeMemory: MemoryInitRecord: address=0x0000001ca1e92758 mem-ID=0 size=8 element-size=8 type=Data data=05d2bf8986cda0b0
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1ca1e92758 end_addr=0x1ca1e9275f
[info]InitializeMemory: MemoryInitRecord: address=0x0000001ca1e92760 mem-ID=0 size=8 element-size=8 type=Data data=005674a48899369f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1ca1e92760 end_addr=0x1ca1e92767
[info]InitializeMemory: MemoryInitRecord: address=0x0000001ca1e92768 mem-ID=0 size=8 element-size=8 type=Data data=8c3804fe474c2e88
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1ca1e92768 end_addr=0x1ca1e9276f
[info]InitializeMemory: MemoryInitRecord: address=0x0000001ca1e92770 mem-ID=0 size=8 element-size=8 type=Data data=5a1e7a4db316c05e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1ca1e92770 end_addr=0x1ca1e92777
[info]InitializeMemory: MemoryInitRecord: address=0x0000001ca1e92778 mem-ID=0 size=8 element-size=8 type=Data data=6e3a839793ea51ed
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1ca1e92778 end_addr=0x1ca1e9277f
[debug]register: x19 access: Write type: User isres: 0
[info]{RegisterReserver::ReserveRegister} Reserving register: x19, access: Write, reserve type: User
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0xe51 value 0xe51
[info] opname=rd
[notice]Committing instruction "LUI x19, 3665" at 0x80000478=>[0]0x80000478 (0xe519b7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000478 mem-ID=0 size=4 element-size=4 type=Instruction data=b719e500
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000478 end_addr=0x8000047b
[info]current dest entropy:1, resource type: 0
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xf49 value 0xf49
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x19, x19, -183" at 0x8000047c=>[0]0x8000047c (0xf499899b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008000047c mem-ID=0 size=4 element-size=4 type=Instruction data=9b8999f4
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8000047c end_addr=0x8000047f
[info]current source entropy:1, resource type: 0
[info]current dest entropy:2, resource type: 0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xd value 0xd
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x19, x19, 0xd" at 0x80000480=>[0]0x80000480 (0xd99993) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000480 mem-ID=0 size=4 element-size=4 type=Instruction data=9399d900
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000480 end_addr=0x80000483
[info]current source entropy:1, resource type: 0
[info]current dest entropy:2, resource type: 0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x740 value 0x740
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x19, x19, 1856" at 0x80000484=>[0]0x80000484 (0x74098993) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000484 mem-ID=0 size=4 element-size=4 type=Instruction data=93890974
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000484 end_addr=0x80000487
[info]current source entropy:1, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x19, access: Write, reserve type: User
[notice]Generating: VL1RE8.V##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[debug]choice tree name: Data alignment choice name: Aligned set weight: 50
[debug]choice tree name: Data alignment choice name: Unaligned set weight: 14
[info]constraint already forced, ignore reservation check
[info] opname=vd
[info] opname=LoadStore-rs1
[notice]Operand : LoadStore-rs1 mask 0x0 value 0x0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x0=>part 1 PA [0]0x0 size=1, part 2 PA [0]0x0 size=0
[notice]Committing instruction "VL1RE8.V v13, x19" at 0x80000488=>[0]0x80000488 (0x2898687) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000488 mem-ID=0 size=4 element-size=4 type=Instruction data=87868902
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000488 end_addr=0x8000048b
[info]current source entropy:1, resource type: 0
[info]{GenVirtualMemoryRequest::AddDetail} Size : 0x40 : GenVaRequest
[info]{GenVirtualMemoryRequest::AddDetail} Align : 0x40 : GenVaRequest
[info]{GenVirtualMemoryRequest::AddDetail} Type : D : GenVaRequest
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[notice]GenQueryAgent::HandleQuery : GenState
[info]{GenQueryAgent::GenState} state: Endianness=0x0
[info]InitializeMemory: MemoryInitRecord: address=0x00000024267ac280 mem-ID=0 size=8 element-size=8 type=Data data=d6b7eb1d324d8744
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x24267ac280 end_addr=0x24267ac287
[info]InitializeMemory: MemoryInitRecord: address=0x00000024267ac288 mem-ID=0 size=8 element-size=8 type=Data data=69dfd0abf777895e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x24267ac288 end_addr=0x24267ac28f
[info]InitializeMemory: MemoryInitRecord: address=0x00000024267ac290 mem-ID=0 size=8 element-size=8 type=Data data=f2d0a34063b6c469
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x24267ac290 end_addr=0x24267ac297
[info]InitializeMemory: MemoryInitRecord: address=0x00000024267ac298 mem-ID=0 size=8 element-size=8 type=Data data=2b7672f0daeefaff
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x24267ac298 end_addr=0x24267ac29f
[info]InitializeMemory: MemoryInitRecord: address=0x00000024267ac2a0 mem-ID=0 size=8 element-size=8 type=Data data=5fc0b68a16aedefd
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x24267ac2a0 end_addr=0x24267ac2a7
[info]InitializeMemory: MemoryInitRecord: address=0x00000024267ac2a8 mem-ID=0 size=8 element-size=8 type=Data data=187e5c8a7e4df05a
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x24267ac2a8 end_addr=0x24267ac2af
[info]InitializeMemory: MemoryInitRecord: address=0x00000024267ac2b0 mem-ID=0 size=8 element-size=8 type=Data data=43f1517b302b78d3
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x24267ac2b0 end_addr=0x24267ac2b7
[info]InitializeMemory: MemoryInitRecord: address=0x00000024267ac2b8 mem-ID=0 size=8 element-size=8 type=Data data=e24ee640927bd07a
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x24267ac2b8 end_addr=0x24267ac2bf
[debug]register: x19 access: Write type: User isres: 0
[info]{RegisterReserver::ReserveRegister} Reserving register: x19, access: Write, reserve type: User
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x90a value 0x90a
[info] opname=rd
[notice]Committing instruction "LUI x19, 2314" at 0x8000048c=>[0]0x8000048c (0x90a9b7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008000048c mem-ID=0 size=4 element-size=4 type=Instruction data=b7a99000
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8000048c end_addr=0x8000048f
[info]current dest entropy:1, resource type: 0
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x9eb value 0x9eb
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x19, x19, -1557" at 0x80000490=>[0]0x80000490 (0x9eb9899b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000490 mem-ID=0 size=4 element-size=4 type=Instruction data=9b89b99e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000490 end_addr=0x80000493
[info]current source entropy:1, resource type: 0
[info]current dest entropy:2, resource type: 0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xe value 0xe
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x19, x19, 0xe" at 0x80000494=>[0]0x80000494 (0xe99993) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000494 mem-ID=0 size=4 element-size=4 type=Instruction data=9399e900
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000494 end_addr=0x80000497
[info]current source entropy:1, resource type: 0
[info]current dest entropy:2, resource type: 0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x280 value 0x280
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x19, x19, 640" at 0x80000498=>[0]0x80000498 (0x28098993) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000498 mem-ID=0 size=4 element-size=4 type=Instruction data=93890928
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000498 end_addr=0x8000049b
[info]current source entropy:1, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x19, access: Write, reserve type: User
[notice]Generating: VL1RE8.V##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[debug]choice tree name: Data alignment choice name: Aligned set weight: 50
[debug]choice tree name: Data alignment choice name: Unaligned set weight: 14
[info]constraint already forced, ignore reservation check
[info] opname=vd
[info] opname=LoadStore-rs1
[notice]Operand : LoadStore-rs1 mask 0x0 value 0x0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x0=>part 1 PA [0]0x0 size=1, part 2 PA [0]0x0 size=0
[notice]Committing instruction "VL1RE8.V v12, x19" at 0x8000049c=>[0]0x8000049c (0x2898607) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008000049c mem-ID=0 size=4 element-size=4 type=Instruction data=07868902
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8000049c end_addr=0x8000049f
[info]current source entropy:1, resource type: 0
[info]{GenVirtualMemoryRequest::AddDetail} Size : 0x40 : GenVaRequest
[info]{GenVirtualMemoryRequest::AddDetail} Align : 0x40 : GenVaRequest
[info]{GenVirtualMemoryRequest::AddDetail} Type : D : GenVaRequest
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[notice]GenQueryAgent::HandleQuery : GenState
[info]{GenQueryAgent::GenState} state: Endianness=0x0
[info]InitializeMemory: MemoryInitRecord: address=0x0000004216d77500 mem-ID=0 size=8 element-size=8 type=Data data=eb1c1a25c6ca9765
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x4216d77500 end_addr=0x4216d77507
[info]InitializeMemory: MemoryInitRecord: address=0x0000004216d77508 mem-ID=0 size=8 element-size=8 type=Data data=23395d8ab08e03bb
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x4216d77508 end_addr=0x4216d7750f
[info]InitializeMemory: MemoryInitRecord: address=0x0000004216d77510 mem-ID=0 size=8 element-size=8 type=Data data=3fbac58b201689f9
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x4216d77510 end_addr=0x4216d77517
[info]InitializeMemory: MemoryInitRecord: address=0x0000004216d77518 mem-ID=0 size=8 element-size=8 type=Data data=fe47ec588a32a379
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x4216d77518 end_addr=0x4216d7751f
[info]InitializeMemory: MemoryInitRecord: address=0x0000004216d77520 mem-ID=0 size=8 element-size=8 type=Data data=9730d70bba421bb6
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x4216d77520 end_addr=0x4216d77527
[info]InitializeMemory: MemoryInitRecord: address=0x0000004216d77528 mem-ID=0 size=8 element-size=8 type=Data data=8ade89cb327e28db
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x4216d77528 end_addr=0x4216d7752f
[info]InitializeMemory: MemoryInitRecord: address=0x0000004216d77530 mem-ID=0 size=8 element-size=8 type=Data data=1a2d6a5c4b047f39
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x4216d77530 end_addr=0x4216d77537
[info]InitializeMemory: MemoryInitRecord: address=0x0000004216d77538 mem-ID=0 size=8 element-size=8 type=Data data=b926860c6e3650e1
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x4216d77538 end_addr=0x4216d7753f
[debug]register: x19 access: Write type: User isres: 0
[info]{RegisterReserver::ReserveRegister} Reserving register: x19, access: Write, reserve type: User
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x4217 value 0x4217
[info] opname=rd
[notice]Committing instruction "LUI x19, 16919" at 0x800004a0=>[0]0x800004a0 (0x42179b7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800004a0 mem-ID=0 size=4 element-size=4 type=Instruction data=b7792104
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800004a0 end_addr=0x800004a3
[info]current dest entropy:1, resource type: 0
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xd77 value 0xd77
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x19, x19, -649" at 0x800004a4=>[0]0x800004a4 (0xd779899b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800004a4 mem-ID=0 size=4 element-size=4 type=Instruction data=9b8979d7
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800004a4 end_addr=0x800004a7
[info]current source entropy:1, resource type: 0
[info]current dest entropy:2, resource type: 0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x19, x19, 0xc" at 0x800004a8=>[0]0x800004a8 (0xc99993) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800004a8 mem-ID=0 size=4 element-size=4 type=Instruction data=9399c900
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800004a8 end_addr=0x800004ab
[info]current source entropy:1, resource type: 0
[info]current dest entropy:2, resource type: 0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x500 value 0x500
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x19, x19, 1280" at 0x800004ac=>[0]0x800004ac (0x50098993) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800004ac mem-ID=0 size=4 element-size=4 type=Instruction data=93890950
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800004ac end_addr=0x800004af
[info]current source entropy:1, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x19, access: Write, reserve type: User
[notice]Generating: VL1RE8.V##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[debug]choice tree name: Data alignment choice name: Aligned set weight: 50
[debug]choice tree name: Data alignment choice name: Unaligned set weight: 14
[info]constraint already forced, ignore reservation check
[info] opname=vd
[info] opname=LoadStore-rs1
[notice]Operand : LoadStore-rs1 mask 0x0 value 0x0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x0=>part 1 PA [0]0x0 size=1, part 2 PA [0]0x0 size=0
[notice]Committing instruction "VL1RE8.V v11, x19" at 0x800004b0=>[0]0x800004b0 (0x2898587) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800004b0 mem-ID=0 size=4 element-size=4 type=Instruction data=87858902
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800004b0 end_addr=0x800004b3
[info]current source entropy:1, resource type: 0
[info]{GenVirtualMemoryRequest::AddDetail} Size : 0x40 : GenVaRequest
[info]{GenVirtualMemoryRequest::AddDetail} Align : 0x40 : GenVaRequest
[info]{GenVirtualMemoryRequest::AddDetail} Type : D : GenVaRequest
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[notice]GenQueryAgent::HandleQuery : GenState
[info]{GenQueryAgent::GenState} state: Endianness=0x0
[info]InitializeMemory: MemoryInitRecord: address=0x000000085df1a640 mem-ID=0 size=8 element-size=8 type=Data data=d21c144e93eea9f8
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x85df1a640 end_addr=0x85df1a647
[info]InitializeMemory: MemoryInitRecord: address=0x000000085df1a648 mem-ID=0 size=8 element-size=8 type=Data data=45d383ccd68a9d16
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x85df1a648 end_addr=0x85df1a64f
[info]InitializeMemory: MemoryInitRecord: address=0x000000085df1a650 mem-ID=0 size=8 element-size=8 type=Data data=662bfcb2cf82aa5f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x85df1a650 end_addr=0x85df1a657
[info]InitializeMemory: MemoryInitRecord: address=0x000000085df1a658 mem-ID=0 size=8 element-size=8 type=Data data=e82e5bf31970fb0a
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x85df1a658 end_addr=0x85df1a65f
[info]InitializeMemory: MemoryInitRecord: address=0x000000085df1a660 mem-ID=0 size=8 element-size=8 type=Data data=e4d3aa28d82a892e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x85df1a660 end_addr=0x85df1a667
[info]InitializeMemory: MemoryInitRecord: address=0x000000085df1a668 mem-ID=0 size=8 element-size=8 type=Data data=cf1fa7dabb770d57
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x85df1a668 end_addr=0x85df1a66f
[info]InitializeMemory: MemoryInitRecord: address=0x000000085df1a670 mem-ID=0 size=8 element-size=8 type=Data data=57baf3ca24d3aa87
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x85df1a670 end_addr=0x85df1a677
[info]InitializeMemory: MemoryInitRecord: address=0x000000085df1a678 mem-ID=0 size=8 element-size=8 type=Data data=efd12f77a08895b2
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x85df1a678 end_addr=0x85df1a67f
[debug]register: x19 access: Write type: User isres: 0
[info]{RegisterReserver::ReserveRegister} Reserving register: x19, access: Write, reserve type: User
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x42f value 0x42f
[info] opname=rd
[notice]Committing instruction "LUI x19, 1071" at 0x800004b4=>[0]0x800004b4 (0x42f9b7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800004b4 mem-ID=0 size=4 element-size=4 type=Instruction data=b7f94200
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800004b4 end_addr=0x800004b7
[info]current dest entropy:1, resource type: 0
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xf8d value 0xf8d
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x19, x19, -115" at 0x800004b8=>[0]0x800004b8 (0xf8d9899b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800004b8 mem-ID=0 size=4 element-size=4 type=Instruction data=9b89d9f8
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800004b8 end_addr=0x800004bb
[info]current source entropy:1, resource type: 0
[info]current dest entropy:2, resource type: 0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xd value 0xd
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x19, x19, 0xd" at 0x800004bc=>[0]0x800004bc (0xd99993) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800004bc mem-ID=0 size=4 element-size=4 type=Instruction data=9399d900
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800004bc end_addr=0x800004bf
[info]current source entropy:1, resource type: 0
[info]current dest entropy:2, resource type: 0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x640 value 0x640
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x19, x19, 1600" at 0x800004c0=>[0]0x800004c0 (0x64098993) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800004c0 mem-ID=0 size=4 element-size=4 type=Instruction data=93890964
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800004c0 end_addr=0x800004c3
[info]current source entropy:1, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x19, access: Write, reserve type: User
[notice]Generating: VL1RE8.V##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[debug]choice tree name: Data alignment choice name: Aligned set weight: 50
[debug]choice tree name: Data alignment choice name: Unaligned set weight: 14
[info]constraint already forced, ignore reservation check
[info] opname=vd
[info] opname=LoadStore-rs1
[notice]Operand : LoadStore-rs1 mask 0x0 value 0x0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x0=>part 1 PA [0]0x0 size=1, part 2 PA [0]0x0 size=0
[notice]Committing instruction "VL1RE8.V v10, x19" at 0x800004c4=>[0]0x800004c4 (0x2898507) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800004c4 mem-ID=0 size=4 element-size=4 type=Instruction data=07858902
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800004c4 end_addr=0x800004c7
[info]current source entropy:1, resource type: 0
[info]{GenVirtualMemoryRequest::AddDetail} Size : 0x40 : GenVaRequest
[info]{GenVirtualMemoryRequest::AddDetail} Align : 0x40 : GenVaRequest
[info]{GenVirtualMemoryRequest::AddDetail} Type : D : GenVaRequest
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[notice]GenQueryAgent::HandleQuery : GenState
[info]{GenQueryAgent::GenState} state: Endianness=0x0
[info]InitializeMemory: MemoryInitRecord: address=0x0000000e1c6fe1c0 mem-ID=0 size=8 element-size=8 type=Data data=f1b0756ed253d644
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0xe1c6fe1c0 end_addr=0xe1c6fe1c7
[info]InitializeMemory: MemoryInitRecord: address=0x0000000e1c6fe1c8 mem-ID=0 size=8 element-size=8 type=Data data=e0b6546badf30859
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0xe1c6fe1c8 end_addr=0xe1c6fe1cf
[info]InitializeMemory: MemoryInitRecord: address=0x0000000e1c6fe1d0 mem-ID=0 size=8 element-size=8 type=Data data=e45c230cedb5989e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0xe1c6fe1d0 end_addr=0xe1c6fe1d7
[info]InitializeMemory: MemoryInitRecord: address=0x0000000e1c6fe1d8 mem-ID=0 size=8 element-size=8 type=Data data=c1bdff868389d91f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0xe1c6fe1d8 end_addr=0xe1c6fe1df
[info]InitializeMemory: MemoryInitRecord: address=0x0000000e1c6fe1e0 mem-ID=0 size=8 element-size=8 type=Data data=61f9fb0a13d72afe
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0xe1c6fe1e0 end_addr=0xe1c6fe1e7
[info]InitializeMemory: MemoryInitRecord: address=0x0000000e1c6fe1e8 mem-ID=0 size=8 element-size=8 type=Data data=2a76cfd78fdc30d2
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0xe1c6fe1e8 end_addr=0xe1c6fe1ef
[info]InitializeMemory: MemoryInitRecord: address=0x0000000e1c6fe1f0 mem-ID=0 size=8 element-size=8 type=Data data=2da56b5c04ca378f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0xe1c6fe1f0 end_addr=0xe1c6fe1f7
[info]InitializeMemory: MemoryInitRecord: address=0x0000000e1c6fe1f8 mem-ID=0 size=8 element-size=8 type=Data data=738072b15abd9497
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0xe1c6fe1f8 end_addr=0xe1c6fe1ff
[debug]register: x19 access: Write type: User isres: 0
[info]{RegisterReserver::ReserveRegister} Reserving register: x19, access: Write, reserve type: User
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x70e value 0x70e
[info] opname=rd
[notice]Committing instruction "LUI x19, 1806" at 0x800004c8=>[0]0x800004c8 (0x70e9b7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800004c8 mem-ID=0 size=4 element-size=4 type=Instruction data=b7e97000
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800004c8 end_addr=0x800004cb
[info]current dest entropy:1, resource type: 0
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x37f value 0x37f
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x19, x19, 895" at 0x800004cc=>[0]0x800004cc (0x37f9899b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800004cc mem-ID=0 size=4 element-size=4 type=Instruction data=9b89f937
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800004cc end_addr=0x800004cf
[info]current source entropy:1, resource type: 0
[info]current dest entropy:2, resource type: 0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xd value 0xd
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x19, x19, 0xd" at 0x800004d0=>[0]0x800004d0 (0xd99993) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800004d0 mem-ID=0 size=4 element-size=4 type=Instruction data=9399d900
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800004d0 end_addr=0x800004d3
[info]current source entropy:1, resource type: 0
[info]current dest entropy:2, resource type: 0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x1c0 value 0x1c0
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x19, x19, 448" at 0x800004d4=>[0]0x800004d4 (0x1c098993) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800004d4 mem-ID=0 size=4 element-size=4 type=Instruction data=9389091c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800004d4 end_addr=0x800004d7
[info]current source entropy:1, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x19, access: Write, reserve type: User
[notice]Generating: VL1RE8.V##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[debug]choice tree name: Data alignment choice name: Aligned set weight: 50
[debug]choice tree name: Data alignment choice name: Unaligned set weight: 14
[info]constraint already forced, ignore reservation check
[info] opname=vd
[info] opname=LoadStore-rs1
[notice]Operand : LoadStore-rs1 mask 0x0 value 0x0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x0=>part 1 PA [0]0x0 size=1, part 2 PA [0]0x0 size=0
[notice]Committing instruction "VL1RE8.V v1, x19" at 0x800004d8=>[0]0x800004d8 (0x2898087) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800004d8 mem-ID=0 size=4 element-size=4 type=Instruction data=87808902
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800004d8 end_addr=0x800004db
[info]current source entropy:1, resource type: 0
[info]{GenVirtualMemoryRequest::AddDetail} Size : 0x40 : GenVaRequest
[info]{GenVirtualMemoryRequest::AddDetail} Align : 0x40 : GenVaRequest
[info]{GenVirtualMemoryRequest::AddDetail} Type : D : GenVaRequest
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[notice]GenQueryAgent::HandleQuery : GenState
[info]{GenQueryAgent::GenState} state: Endianness=0x0
[info]InitializeMemory: MemoryInitRecord: address=0x0000000133fdaac0 mem-ID=0 size=8 element-size=8 type=Data data=0db03db8e10aec8b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x133fdaac0 end_addr=0x133fdaac7
[info]InitializeMemory: MemoryInitRecord: address=0x0000000133fdaac8 mem-ID=0 size=8 element-size=8 type=Data data=5c94d91f60627a96
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x133fdaac8 end_addr=0x133fdaacf
[info]InitializeMemory: MemoryInitRecord: address=0x0000000133fdaad0 mem-ID=0 size=8 element-size=8 type=Data data=bfb6770b1d646a0f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x133fdaad0 end_addr=0x133fdaad7
[info]InitializeMemory: MemoryInitRecord: address=0x0000000133fdaad8 mem-ID=0 size=8 element-size=8 type=Data data=9f6630335b906c86
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x133fdaad8 end_addr=0x133fdaadf
[info]InitializeMemory: MemoryInitRecord: address=0x0000000133fdaae0 mem-ID=0 size=8 element-size=8 type=Data data=b811171a7f8cc993
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x133fdaae0 end_addr=0x133fdaae7
[info]InitializeMemory: MemoryInitRecord: address=0x0000000133fdaae8 mem-ID=0 size=8 element-size=8 type=Data data=da1f23f0e6aa1149
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x133fdaae8 end_addr=0x133fdaaef
[info]InitializeMemory: MemoryInitRecord: address=0x0000000133fdaaf0 mem-ID=0 size=8 element-size=8 type=Data data=99537820fd7ef983
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x133fdaaf0 end_addr=0x133fdaaf7
[info]InitializeMemory: MemoryInitRecord: address=0x0000000133fdaaf8 mem-ID=0 size=8 element-size=8 type=Data data=91e10b682f3ae594
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x133fdaaf8 end_addr=0x133fdaaff
[debug]register: x19 access: Write type: User isres: 0
[info]{RegisterReserver::ReserveRegister} Reserving register: x19, access: Write, reserve type: User
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x134 value 0x134
[info] opname=rd
[notice]Committing instruction "LUI x19, 308" at 0x800004dc=>[0]0x800004dc (0x1349b7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800004dc mem-ID=0 size=4 element-size=4 type=Instruction data=b7491300
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800004dc end_addr=0x800004df
[info]current dest entropy:1, resource type: 0
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xfdb value 0xfdb
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x19, x19, -37" at 0x800004e0=>[0]0x800004e0 (0xfdb9899b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800004e0 mem-ID=0 size=4 element-size=4 type=Instruction data=9b89b9fd
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800004e0 end_addr=0x800004e3
[info]current source entropy:1, resource type: 0
[info]current dest entropy:2, resource type: 0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x19, x19, 0xc" at 0x800004e4=>[0]0x800004e4 (0xc99993) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800004e4 mem-ID=0 size=4 element-size=4 type=Instruction data=9399c900
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800004e4 end_addr=0x800004e7
[info]current source entropy:1, resource type: 0
[info]current dest entropy:2, resource type: 0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xac0 value 0xac0
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x19, x19, -1344" at 0x800004e8=>[0]0x800004e8 (0xac098993) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800004e8 mem-ID=0 size=4 element-size=4 type=Instruction data=938909ac
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800004e8 end_addr=0x800004eb
[info]current source entropy:1, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x19, access: Write, reserve type: User
[notice]Generating: VL1RE8.V##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[debug]choice tree name: Data alignment choice name: Aligned set weight: 50
[debug]choice tree name: Data alignment choice name: Unaligned set weight: 14
[info]constraint already forced, ignore reservation check
[info] opname=vd
[info] opname=LoadStore-rs1
[notice]Operand : LoadStore-rs1 mask 0x0 value 0x0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x0=>part 1 PA [0]0x0 size=1, part 2 PA [0]0x0 size=0
[notice]Committing instruction "VL1RE8.V v0, x19" at 0x800004ec=>[0]0x800004ec (0x2898007) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800004ec mem-ID=0 size=4 element-size=4 type=Instruction data=07808902
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800004ec end_addr=0x800004ef
[info]current source entropy:1, resource type: 0
[debug]register: x9 access: Write type: User isres: 0
[info]{RegisterReserver::ReserveRegister} Reserving register: x9, access: Write, reserve type: User
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x2095 value 0x2095
[info] opname=rd
[notice]Committing instruction "LUI x9, 8341" at 0x800004f0=>[0]0x800004f0 (0x20954b7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800004f0 mem-ID=0 size=4 element-size=4 type=Instruction data=b7540902
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800004f0 end_addr=0x800004f3
[info]current dest entropy:1, resource type: 0
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x40d value 0x40d
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x9, x9, 1037" at 0x800004f4=>[0]0x800004f4 (0x40d4849b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800004f4 mem-ID=0 size=4 element-size=4 type=Instruction data=9b84d440
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800004f4 end_addr=0x800004f7
[info]current source entropy:2, resource type: 0
[info]current dest entropy:2, resource type: 0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xd value 0xd
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x9, x9, 0xd" at 0x800004f8=>[0]0x800004f8 (0xd49493) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800004f8 mem-ID=0 size=4 element-size=4 type=Instruction data=9394d400
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800004f8 end_addr=0x800004fb
[info]current source entropy:2, resource type: 0
[info]current dest entropy:2, resource type: 0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x6df value 0x6df
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x9, x9, 1759" at 0x800004fc=>[0]0x800004fc (0x6df48493) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800004fc mem-ID=0 size=4 element-size=4 type=Instruction data=9384f46d
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800004fc end_addr=0x800004ff
[info]current source entropy:2, resource type: 0
[info]current dest entropy:2, resource type: 0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xd value 0xd
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x9, x9, 0xd" at 0x80000500=>[0]0x80000500 (0xd49493) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000500 mem-ID=0 size=4 element-size=4 type=Instruction data=9394d400
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000500 end_addr=0x80000503
[info]current source entropy:2, resource type: 0
[info]current dest entropy:2, resource type: 0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x803 value 0x803
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x9, x9, -2045" at 0x80000504=>[0]0x80000504 (0x80348493) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000504 mem-ID=0 size=4 element-size=4 type=Instruction data=93843480
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000504 end_addr=0x80000507
[info]current source entropy:2, resource type: 0
[info]current dest entropy:2, resource type: 0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x9, x9, 0xc" at 0x80000508=>[0]0x80000508 (0xc49493) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000508 mem-ID=0 size=4 element-size=4 type=Instruction data=9394c400
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000508 end_addr=0x8000050b
[info]current source entropy:2, resource type: 0
[info]current dest entropy:2, resource type: 0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x751 value 0x751
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x9, x9, 1873" at 0x8000050c=>[0]0x8000050c (0x75148493) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008000050c mem-ID=0 size=4 element-size=4 type=Instruction data=93841475
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8000050c end_addr=0x8000050f
[info]current source entropy:2, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x9, access: Write, reserve type: User
[debug]register: x8 access: Write type: User isres: 0
[info]{RegisterReserver::ReserveRegister} Reserving register: x8, access: Write, reserve type: User
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x4ec value 0x4ec
[info] opname=rd
[notice]Committing instruction "LUI x8, 1260" at 0x80000510=>[0]0x80000510 (0x4ec437) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000510 mem-ID=0 size=4 element-size=4 type=Instruction data=37c44e00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000510 end_addr=0x80000513
[info]current dest entropy:2, resource type: 0
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x345 value 0x345
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x8, x8, 837" at 0x80000514=>[0]0x80000514 (0x3454041b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000514 mem-ID=0 size=4 element-size=4 type=Instruction data=1b045434
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000514 end_addr=0x80000517
[info]current source entropy:2, resource type: 0
[info]current dest entropy:3, resource type: 0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xd value 0xd
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x8, x8, 0xd" at 0x80000518=>[0]0x80000518 (0xd41413) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000518 mem-ID=0 size=4 element-size=4 type=Instruction data=1314d400
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000518 end_addr=0x8000051b
[info]current source entropy:2, resource type: 0
[info]current dest entropy:3, resource type: 0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xb4f value 0xb4f
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x8, x8, -1201" at 0x8000051c=>[0]0x8000051c (0xb4f40413) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008000051c mem-ID=0 size=4 element-size=4 type=Instruction data=1304f4b4
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8000051c end_addr=0x8000051f
[info]current source entropy:2, resource type: 0
[info]current dest entropy:3, resource type: 0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x8, x8, 0xc" at 0x80000520=>[0]0x80000520 (0xc41413) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000520 mem-ID=0 size=4 element-size=4 type=Instruction data=1314c400
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000520 end_addr=0x80000523
[info]current source entropy:2, resource type: 0
[info]current dest entropy:3, resource type: 0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x4d9 value 0x4d9
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x8, x8, 1241" at 0x80000524=>[0]0x80000524 (0x4d940413) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000524 mem-ID=0 size=4 element-size=4 type=Instruction data=1304944d
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000524 end_addr=0x80000527
[info]current source entropy:2, resource type: 0
[info]current dest entropy:3, resource type: 0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xe value 0xe
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x8, x8, 0xe" at 0x80000528=>[0]0x80000528 (0xe41413) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000528 mem-ID=0 size=4 element-size=4 type=Instruction data=1314e400
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000528 end_addr=0x8000052b
[info]current source entropy:2, resource type: 0
[info]current dest entropy:3, resource type: 0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xaf9 value 0xaf9
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x8, x8, -1287" at 0x8000052c=>[0]0x8000052c (0xaf940413) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008000052c mem-ID=0 size=4 element-size=4 type=Instruction data=130494af
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8000052c end_addr=0x8000052f
[info]current source entropy:2, resource type: 0
[info]current dest entropy:3, resource type: 0
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x8, access: Write, reserve type: User
[debug]register: x7 access: Write type: User isres: 0
[info]{RegisterReserver::ReserveRegister} Reserving register: x7, access: Write, reserve type: User
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x86 value 0x86
[info] opname=rd
[notice]Committing instruction "LUI x7, 134" at 0x80000530=>[0]0x80000530 (0x863b7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000530 mem-ID=0 size=4 element-size=4 type=Instruction data=b7630800
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000530 end_addr=0x80000533
[info]current dest entropy:3, resource type: 0
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x605 value 0x605
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x7, x7, 1541" at 0x80000534=>[0]0x80000534 (0x6053839b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000534 mem-ID=0 size=4 element-size=4 type=Instruction data=9b835360
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000534 end_addr=0x80000537
[info]current source entropy:2, resource type: 0
[info]current dest entropy:4, resource type: 0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xe value 0xe
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x7, x7, 0xe" at 0x80000538=>[0]0x80000538 (0xe39393) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000538 mem-ID=0 size=4 element-size=4 type=Instruction data=9393e300
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000538 end_addr=0x8000053b
[info]current source entropy:2, resource type: 0
[info]current dest entropy:4, resource type: 0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x845 value 0x845
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x7, x7, -1979" at 0x8000053c=>[0]0x8000053c (0x84538393) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008000053c mem-ID=0 size=4 element-size=4 type=Instruction data=93835384
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8000053c end_addr=0x8000053f
[info]current source entropy:2, resource type: 0
[info]current dest entropy:4, resource type: 0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xd value 0xd
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x7, x7, 0xd" at 0x80000540=>[0]0x80000540 (0xd39393) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000540 mem-ID=0 size=4 element-size=4 type=Instruction data=9393d300
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000540 end_addr=0x80000543
[info]current source entropy:2, resource type: 0
[info]current dest entropy:4, resource type: 0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x113 value 0x113
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x7, x7, 275" at 0x80000544=>[0]0x80000544 (0x11338393) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000544 mem-ID=0 size=4 element-size=4 type=Instruction data=93833311
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000544 end_addr=0x80000547
[info]current source entropy:2, resource type: 0
[info]current dest entropy:4, resource type: 0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xf value 0xf
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x7, x7, 0xf" at 0x80000548=>[0]0x80000548 (0xf39393) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000548 mem-ID=0 size=4 element-size=4 type=Instruction data=9393f300
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000548 end_addr=0x8000054b
[info]current source entropy:2, resource type: 0
[info]current dest entropy:4, resource type: 0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xa68 value 0xa68
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x7, x7, -1432" at 0x8000054c=>[0]0x8000054c (0xa6838393) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008000054c mem-ID=0 size=4 element-size=4 type=Instruction data=938383a6
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8000054c end_addr=0x8000054f
[info]current source entropy:2, resource type: 0
[info]current dest entropy:4, resource type: 0
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x7, access: Write, reserve type: User
[debug]register: x6 access: Write type: User isres: 0
[info]{RegisterReserver::ReserveRegister} Reserving register: x6, access: Write, reserve type: User
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x6a81 value 0x6a81
[info] opname=rd
[notice]Committing instruction "LUI x6, 27265" at 0x80000550=>[0]0x80000550 (0x6a81337) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000550 mem-ID=0 size=4 element-size=4 type=Instruction data=3713a806
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000550 end_addr=0x80000553
[info]current dest entropy:4, resource type: 0
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x701 value 0x701
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x6, x6, 1793" at 0x80000554=>[0]0x80000554 (0x7013031b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000554 mem-ID=0 size=4 element-size=4 type=Instruction data=1b031370
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000554 end_addr=0x80000557
[info]current source entropy:2, resource type: 0
[info]current dest entropy:5, resource type: 0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xd value 0xd
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x6, x6, 0xd" at 0x80000558=>[0]0x80000558 (0xd31313) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000558 mem-ID=0 size=4 element-size=4 type=Instruction data=1313d300
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000558 end_addr=0x8000055b
[info]current source entropy:2, resource type: 0
[info]current dest entropy:5, resource type: 0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x687 value 0x687
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x6, x6, 1671" at 0x8000055c=>[0]0x8000055c (0x68730313) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008000055c mem-ID=0 size=4 element-size=4 type=Instruction data=13037368
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8000055c end_addr=0x8000055f
[info]current source entropy:2, resource type: 0
[info]current dest entropy:5, resource type: 0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x6, x6, 0xc" at 0x80000560=>[0]0x80000560 (0xc31313) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000560 mem-ID=0 size=4 element-size=4 type=Instruction data=1313c300
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000560 end_addr=0x80000563
[info]current source entropy:2, resource type: 0
[info]current dest entropy:5, resource type: 0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x29b value 0x29b
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x6, x6, 667" at 0x80000564=>[0]0x80000564 (0x29b30313) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000564 mem-ID=0 size=4 element-size=4 type=Instruction data=1303b329
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000564 end_addr=0x80000567
[info]current source entropy:2, resource type: 0
[info]current dest entropy:5, resource type: 0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x6, x6, 0xc" at 0x80000568=>[0]0x80000568 (0xc31313) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000568 mem-ID=0 size=4 element-size=4 type=Instruction data=1313c300
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000568 end_addr=0x8000056b
[info]current source entropy:2, resource type: 0
[info]current dest entropy:5, resource type: 0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x91e value 0x91e
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x6, x6, -1762" at 0x8000056c=>[0]0x8000056c (0x91e30313) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008000056c mem-ID=0 size=4 element-size=4 type=Instruction data=1303e391
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8000056c end_addr=0x8000056f
[notice]retire source stage: d, access: 0x13, size: 1, type: 0
[info]current source entropy:1, resource type: 0
[info]current dest entropy:5, resource type: 0
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x6, access: Write, reserve type: User
[debug]register: x5 access: Write type: User isres: 1
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x1198 value 0x1198
[info] opname=rd
[notice]Committing instruction "LUI x5, 4504" at 0x80000570=>[0]0x80000570 (0x11982b7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000570 mem-ID=0 size=4 element-size=4 type=Instruction data=b7821901
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000570 end_addr=0x80000573
[info]current dest entropy:5, resource type: 0
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x8e1 value 0x8e1
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x5, x5, -1823" at 0x80000574=>[0]0x80000574 (0x8e12829b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000574 mem-ID=0 size=4 element-size=4 type=Instruction data=9b82128e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000574 end_addr=0x80000577
[info]current source entropy:1, resource type: 0
[info]current dest entropy:6, resource type: 0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xd value 0xd
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x5, x5, 0xd" at 0x80000578=>[0]0x80000578 (0xd29293) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000578 mem-ID=0 size=4 element-size=4 type=Instruction data=9392d200
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000578 end_addr=0x8000057b
[info]current source entropy:1, resource type: 0
[info]current dest entropy:6, resource type: 0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x3b8 value 0x3b8
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x5, x5, 952" at 0x8000057c=>[0]0x8000057c (0x3b828293) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008000057c mem-ID=0 size=4 element-size=4 type=Instruction data=9382823b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8000057c end_addr=0x8000057f
[info]current source entropy:1, resource type: 0
[info]current dest entropy:6, resource type: 0
[debug]register: x4 access: Write type: User isres: 0
[info]{RegisterReserver::ReserveRegister} Reserving register: x4, access: Write, reserve type: User
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0xb5b3 value 0xb5b3
[info] opname=rd
[notice]Committing instruction "LUI x4, 46515" at 0x80000580=>[0]0x80000580 (0xb5b3237) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000580 mem-ID=0 size=4 element-size=4 type=Instruction data=37325b0b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000580 end_addr=0x80000583
[info]current dest entropy:6, resource type: 0
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x661 value 0x661
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x4, x4, 1633" at 0x80000584=>[0]0x80000584 (0x6612021b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000584 mem-ID=0 size=4 element-size=4 type=Instruction data=1b021266
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000584 end_addr=0x80000587
[info]current source entropy:1, resource type: 0
[info]current dest entropy:7, resource type: 0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x4, x4, 0xc" at 0x80000588=>[0]0x80000588 (0xc21213) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000588 mem-ID=0 size=4 element-size=4 type=Instruction data=1312c200
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000588 end_addr=0x8000058b
[info]current source entropy:1, resource type: 0
[info]current dest entropy:7, resource type: 0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xa89 value 0xa89
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x4, x4, -1399" at 0x8000058c=>[0]0x8000058c (0xa8920213) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008000058c mem-ID=0 size=4 element-size=4 type=Instruction data=130292a8
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8000058c end_addr=0x8000058f
[notice]retire dest stage: 15, access: 0x9, size: 1, type: 0
[info]current source entropy:1, resource type: 0
[info]current dest entropy:6, resource type: 0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x4, x4, 0xc" at 0x80000590=>[0]0x80000590 (0xc21213) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000590 mem-ID=0 size=4 element-size=4 type=Instruction data=1312c200
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000590 end_addr=0x80000593
[info]current source entropy:1, resource type: 0
[info]current dest entropy:6, resource type: 0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xf7b value 0xf7b
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x4, x4, -133" at 0x80000594=>[0]0x80000594 (0xf7b20213) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000594 mem-ID=0 size=4 element-size=4 type=Instruction data=1302b2f7
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000594 end_addr=0x80000597
[info]current source entropy:1, resource type: 0
[info]current dest entropy:6, resource type: 0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x4, x4, 0xc" at 0x80000598=>[0]0x80000598 (0xc21213) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000598 mem-ID=0 size=4 element-size=4 type=Instruction data=1312c200
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000598 end_addr=0x8000059b
[info]current source entropy:1, resource type: 0
[info]current dest entropy:6, resource type: 0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x44c value 0x44c
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x4, x4, 1100" at 0x8000059c=>[0]0x8000059c (0x44c20213) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008000059c mem-ID=0 size=4 element-size=4 type=Instruction data=1302c244
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8000059c end_addr=0x8000059f
[info]current source entropy:1, resource type: 0
[info]current dest entropy:6, resource type: 0
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x4, access: Write, reserve type: User
[debug]register: x31 access: Write type: User isres: 0
[info]{RegisterReserver::ReserveRegister} Reserving register: x31, access: Write, reserve type: User
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0xfe4c value 0xfe4c
[info] opname=rd
[notice]Committing instruction "LUI x31, 65100" at 0x800005a0=>[0]0x800005a0 (0xfe4cfb7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800005a0 mem-ID=0 size=4 element-size=4 type=Instruction data=b7cfe40f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800005a0 end_addr=0x800005a3
[info]current dest entropy:6, resource type: 0
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xce3 value 0xce3
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x31, x31, -797" at 0x800005a4=>[0]0x800005a4 (0xce3f8f9b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800005a4 mem-ID=0 size=4 element-size=4 type=Instruction data=9b8f3fce
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800005a4 end_addr=0x800005a7
[info]current source entropy:1, resource type: 0
[info]current dest entropy:7, resource type: 0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x31, x31, 0xc" at 0x800005a8=>[0]0x800005a8 (0xcf9f93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800005a8 mem-ID=0 size=4 element-size=4 type=Instruction data=939fcf00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800005a8 end_addr=0x800005ab
[info]current source entropy:1, resource type: 0
[info]current dest entropy:7, resource type: 0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xc73 value 0xc73
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x31, x31, -909" at 0x800005ac=>[0]0x800005ac (0xc73f8f93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800005ac mem-ID=0 size=4 element-size=4 type=Instruction data=938f3fc7
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800005ac end_addr=0x800005af
[notice]retire dest stage: 1d, access: 0x8, size: 1, type: 0
[info]current source entropy:1, resource type: 0
[info]current dest entropy:6, resource type: 0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x31, x31, 0xc" at 0x800005b0=>[0]0x800005b0 (0xcf9f93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800005b0 mem-ID=0 size=4 element-size=4 type=Instruction data=939fcf00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800005b0 end_addr=0x800005b3
[info]current source entropy:1, resource type: 0
[info]current dest entropy:6, resource type: 0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xceb value 0xceb
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x31, x31, -789" at 0x800005b4=>[0]0x800005b4 (0xcebf8f93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800005b4 mem-ID=0 size=4 element-size=4 type=Instruction data=938fbfce
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800005b4 end_addr=0x800005b7
[info]current source entropy:1, resource type: 0
[info]current dest entropy:6, resource type: 0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x31, x31, 0xc" at 0x800005b8=>[0]0x800005b8 (0xcf9f93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800005b8 mem-ID=0 size=4 element-size=4 type=Instruction data=939fcf00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800005b8 end_addr=0x800005bb
[info]current source entropy:1, resource type: 0
[info]current dest entropy:6, resource type: 0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x35c value 0x35c
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x31, x31, 860" at 0x800005bc=>[0]0x800005bc (0x35cf8f93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800005bc mem-ID=0 size=4 element-size=4 type=Instruction data=938fcf35
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800005bc end_addr=0x800005bf
[info]current source entropy:1, resource type: 0
[info]current dest entropy:6, resource type: 0
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x31, access: Write, reserve type: User
[debug]register: x30 access: Write type: User isres: 0
[info]{RegisterReserver::ReserveRegister} Reserving register: x30, access: Write, reserve type: User
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x748 value 0x748
[info] opname=rd
[notice]Committing instruction "LUI x30, 1864" at 0x800005c0=>[0]0x800005c0 (0x748f37) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800005c0 mem-ID=0 size=4 element-size=4 type=Instruction data=378f7400
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800005c0 end_addr=0x800005c3
[info]current dest entropy:6, resource type: 0
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x54b value 0x54b
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x30, x30, 1355" at 0x800005c4=>[0]0x800005c4 (0x54bf0f1b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800005c4 mem-ID=0 size=4 element-size=4 type=Instruction data=1b0fbf54
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800005c4 end_addr=0x800005c7
[info]current source entropy:1, resource type: 0
[info]current dest entropy:7, resource type: 0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x30, x30, 0xc" at 0x800005c8=>[0]0x800005c8 (0xcf1f13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800005c8 mem-ID=0 size=4 element-size=4 type=Instruction data=131fcf00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800005c8 end_addr=0x800005cb
[info]current source entropy:1, resource type: 0
[info]current dest entropy:7, resource type: 0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xeb3 value 0xeb3
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x30, x30, -333" at 0x800005cc=>[0]0x800005cc (0xeb3f0f13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800005cc mem-ID=0 size=4 element-size=4 type=Instruction data=130f3feb
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800005cc end_addr=0x800005cf
[notice]retire dest stage: 5, access: 0x7, size: 1, type: 0
[info]current source entropy:1, resource type: 0
[info]current dest entropy:6, resource type: 0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xf value 0xf
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x30, x30, 0xf" at 0x800005d0=>[0]0x800005d0 (0xff1f13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800005d0 mem-ID=0 size=4 element-size=4 type=Instruction data=131fff00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800005d0 end_addr=0x800005d3
[info]current source entropy:1, resource type: 0
[info]current dest entropy:6, resource type: 0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x7c5 value 0x7c5
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x30, x30, 1989" at 0x800005d4=>[0]0x800005d4 (0x7c5f0f13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800005d4 mem-ID=0 size=4 element-size=4 type=Instruction data=130f5f7c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800005d4 end_addr=0x800005d7
[info]current source entropy:1, resource type: 0
[info]current dest entropy:6, resource type: 0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x30, x30, 0xc" at 0x800005d8=>[0]0x800005d8 (0xcf1f13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800005d8 mem-ID=0 size=4 element-size=4 type=Instruction data=131fcf00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800005d8 end_addr=0x800005db
[info]current source entropy:1, resource type: 0
[info]current dest entropy:6, resource type: 0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xfdc value 0xfdc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x30, x30, -36" at 0x800005dc=>[0]0x800005dc (0xfdcf0f13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800005dc mem-ID=0 size=4 element-size=4 type=Instruction data=130fcffd
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800005dc end_addr=0x800005df
[info]current source entropy:1, resource type: 0
[info]current dest entropy:6, resource type: 0
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x30, access: Write, reserve type: User
[debug]register: x3 access: Write type: User isres: 0
[info]{RegisterReserver::ReserveRegister} Reserving register: x3, access: Write, reserve type: User
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x52f0 value 0x52f0
[info] opname=rd
[notice]Committing instruction "LUI x3, 21232" at 0x800005e0=>[0]0x800005e0 (0x52f01b7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800005e0 mem-ID=0 size=4 element-size=4 type=Instruction data=b7012f05
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800005e0 end_addr=0x800005e3
[info]current dest entropy:6, resource type: 0
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x38b value 0x38b
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x3, x3, 907" at 0x800005e4=>[0]0x800005e4 (0x38b1819b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800005e4 mem-ID=0 size=4 element-size=4 type=Instruction data=9b81b138
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800005e4 end_addr=0x800005e7
[info]current source entropy:1, resource type: 0
[info]current dest entropy:7, resource type: 0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xd value 0xd
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x3, x3, 0xd" at 0x800005e8=>[0]0x800005e8 (0xd19193) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800005e8 mem-ID=0 size=4 element-size=4 type=Instruction data=9391d100
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800005e8 end_addr=0x800005eb
[info]current source entropy:1, resource type: 0
[info]current dest entropy:7, resource type: 0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x1c7 value 0x1c7
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x3, x3, 455" at 0x800005ec=>[0]0x800005ec (0x1c718193) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800005ec mem-ID=0 size=4 element-size=4 type=Instruction data=9381711c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800005ec end_addr=0x800005ef
[notice]retire dest stage: d, access: 0x6, size: 1, type: 0
[info]current source entropy:1, resource type: 0
[info]current dest entropy:6, resource type: 0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x3, x3, 0xc" at 0x800005f0=>[0]0x800005f0 (0xc19193) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800005f0 mem-ID=0 size=4 element-size=4 type=Instruction data=9391c100
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800005f0 end_addr=0x800005f3
[info]current source entropy:1, resource type: 0
[info]current dest entropy:6, resource type: 0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xe5d value 0xe5d
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x3, x3, -419" at 0x800005f4=>[0]0x800005f4 (0xe5d18193) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800005f4 mem-ID=0 size=4 element-size=4 type=Instruction data=9381d1e5
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800005f4 end_addr=0x800005f7
[info]current source entropy:1, resource type: 0
[info]current dest entropy:6, resource type: 0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x3, x3, 0xc" at 0x800005f8=>[0]0x800005f8 (0xc19193) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800005f8 mem-ID=0 size=4 element-size=4 type=Instruction data=9391c100
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800005f8 end_addr=0x800005fb
[info]current source entropy:1, resource type: 0
[info]current dest entropy:6, resource type: 0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x57 value 0x57
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x3, x3, 87" at 0x800005fc=>[0]0x800005fc (0x5718193) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800005fc mem-ID=0 size=4 element-size=4 type=Instruction data=93817105
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800005fc end_addr=0x800005ff
[notice]retire dest stage: 11, access: 0x5, size: 1, type: 0
[info]current source entropy:1, resource type: 0
[info]current dest entropy:5, resource type: 0
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x3, access: Write, reserve type: User
[debug]register: x29 access: Write type: User isres: 0
[info]{RegisterReserver::ReserveRegister} Reserving register: x29, access: Write, reserve type: User
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x1899 value 0x1899
[info] opname=rd
[notice]Committing instruction "LUI x29, 6297" at 0x80000600=>[0]0x80000600 (0x1899eb7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000600 mem-ID=0 size=4 element-size=4 type=Instruction data=b79e8901
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000600 end_addr=0x80000603
[info]current dest entropy:5, resource type: 0
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x5c7 value 0x5c7
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x29, x29, 1479" at 0x80000604=>[0]0x80000604 (0x5c7e8e9b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000604 mem-ID=0 size=4 element-size=4 type=Instruction data=9b8e7e5c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000604 end_addr=0x80000607
[info]current source entropy:1, resource type: 0
[info]current dest entropy:6, resource type: 0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x29, x29, 0xc" at 0x80000608=>[0]0x80000608 (0xce9e93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000608 mem-ID=0 size=4 element-size=4 type=Instruction data=939ece00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000608 end_addr=0x8000060b
[info]current source entropy:1, resource type: 0
[info]current dest entropy:6, resource type: 0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xa3f value 0xa3f
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x29, x29, -1473" at 0x8000060c=>[0]0x8000060c (0xa3fe8e93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008000060c mem-ID=0 size=4 element-size=4 type=Instruction data=938efea3
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8000060c end_addr=0x8000060f
[info]current source entropy:1, resource type: 0
[info]current dest entropy:6, resource type: 0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xd value 0xd
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x29, x29, 0xd" at 0x80000610=>[0]0x80000610 (0xde9e93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000610 mem-ID=0 size=4 element-size=4 type=Instruction data=939ede00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000610 end_addr=0x80000613
[info]current source entropy:1, resource type: 0
[info]current dest entropy:6, resource type: 0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xea7 value 0xea7
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x29, x29, -345" at 0x80000614=>[0]0x80000614 (0xea7e8e93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000614 mem-ID=0 size=4 element-size=4 type=Instruction data=938e7eea
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000614 end_addr=0x80000617
[info]current source entropy:1, resource type: 0
[info]current dest entropy:6, resource type: 0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x29, x29, 0xc" at 0x80000618=>[0]0x80000618 (0xce9e93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000618 mem-ID=0 size=4 element-size=4 type=Instruction data=939ece00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000618 end_addr=0x8000061b
[info]current source entropy:1, resource type: 0
[info]current dest entropy:6, resource type: 0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xfd2 value 0xfd2
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x29, x29, -46" at 0x8000061c=>[0]0x8000061c (0xfd2e8e93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008000061c mem-ID=0 size=4 element-size=4 type=Instruction data=938e2efd
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8000061c end_addr=0x8000061f
[notice]retire dest stage: 19, access: 0x4, size: 1, type: 0
[info]current source entropy:1, resource type: 0
[info]current dest entropy:5, resource type: 0
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x29, access: Write, reserve type: User
[debug]register: x28 access: Write type: User isres: 0
[info]{RegisterReserver::ReserveRegister} Reserving register: x28, access: Write, reserve type: User
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x37d8 value 0x37d8
[info] opname=rd
[notice]Committing instruction "LUI x28, 14296" at 0x80000620=>[0]0x80000620 (0x37d8e37) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000620 mem-ID=0 size=4 element-size=4 type=Instruction data=378e7d03
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000620 end_addr=0x80000623
[info]current dest entropy:5, resource type: 0
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xc37 value 0xc37
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x28, x28, -969" at 0x80000624=>[0]0x80000624 (0xc37e0e1b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000624 mem-ID=0 size=4 element-size=4 type=Instruction data=1b0e7ec3
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000624 end_addr=0x80000627
[info]current source entropy:1, resource type: 0
[info]current dest entropy:6, resource type: 0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x28, x28, 0xc" at 0x80000628=>[0]0x80000628 (0xce1e13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000628 mem-ID=0 size=4 element-size=4 type=Instruction data=131ece00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000628 end_addr=0x8000062b
[info]current source entropy:1, resource type: 0
[info]current dest entropy:6, resource type: 0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x4ff value 0x4ff
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x28, x28, 1279" at 0x8000062c=>[0]0x8000062c (0x4ffe0e13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008000062c mem-ID=0 size=4 element-size=4 type=Instruction data=130efe4f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8000062c end_addr=0x8000062f
[info]current source entropy:1, resource type: 0
[info]current dest entropy:6, resource type: 0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xe value 0xe
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x28, x28, 0xe" at 0x80000630=>[0]0x80000630 (0xee1e13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000630 mem-ID=0 size=4 element-size=4 type=Instruction data=131eee00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000630 end_addr=0x80000633
[info]current source entropy:1, resource type: 0
[info]current dest entropy:6, resource type: 0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x7a1 value 0x7a1
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x28, x28, 1953" at 0x80000634=>[0]0x80000634 (0x7a1e0e13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000634 mem-ID=0 size=4 element-size=4 type=Instruction data=130e1e7a
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000634 end_addr=0x80000637
[info]current source entropy:1, resource type: 0
[info]current dest entropy:6, resource type: 0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x28, x28, 0xc" at 0x80000638=>[0]0x80000638 (0xce1e13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000638 mem-ID=0 size=4 element-size=4 type=Instruction data=131ece00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000638 end_addr=0x8000063b
[info]current source entropy:1, resource type: 0
[info]current dest entropy:6, resource type: 0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xb6a value 0xb6a
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x28, x28, -1174" at 0x8000063c=>[0]0x8000063c (0xb6ae0e13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008000063c mem-ID=0 size=4 element-size=4 type=Instruction data=130eaeb6
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8000063c end_addr=0x8000063f
[notice]retire dest stage: 1, access: 0x1f, size: 1, type: 0
[info]current source entropy:1, resource type: 0
[info]current dest entropy:5, resource type: 0
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x28, access: Write, reserve type: User
[debug]register: x27 access: Write type: User isres: 1
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x0 value 0x0
[info] opname=rd
[notice]Committing instruction "LUI x27, 0" at 0x80000640=>[0]0x80000640 (0xdb7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000640 mem-ID=0 size=4 element-size=4 type=Instruction data=b70d0000
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000640 end_addr=0x80000643
[info]current dest entropy:5, resource type: 0
[debug]register: x26 access: Write type: User isres: 0
[info]{RegisterReserver::ReserveRegister} Reserving register: x26, access: Write, reserve type: User
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x20 value 0x20
[info] opname=rd
[notice]Committing instruction "LUI x26, 32" at 0x80000644=>[0]0x80000644 (0x20d37) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000644 mem-ID=0 size=4 element-size=4 type=Instruction data=370d0200
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000644 end_addr=0x80000647
[info]current dest entropy:6, resource type: 0
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xc23 value 0xc23
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x26, x26, -989" at 0x80000648=>[0]0x80000648 (0xc23d0d1b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000648 mem-ID=0 size=4 element-size=4 type=Instruction data=1b0d3dc2
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000648 end_addr=0x8000064b
[info]current source entropy:1, resource type: 0
[info]current dest entropy:7, resource type: 0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0x12 value 0x12
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x26, x26, 0x12" at 0x8000064c=>[0]0x8000064c (0x12d1d13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008000064c mem-ID=0 size=4 element-size=4 type=Instruction data=131d2d01
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8000064c end_addr=0x8000064f
[info]current source entropy:1, resource type: 0
[info]current dest entropy:7, resource type: 0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xdd5 value 0xdd5
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x26, x26, -555" at 0x80000650=>[0]0x80000650 (0xdd5d0d13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000650 mem-ID=0 size=4 element-size=4 type=Instruction data=130d5ddd
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000650 end_addr=0x80000653
[info]current source entropy:1, resource type: 0
[info]current dest entropy:7, resource type: 0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x26, x26, 0xc" at 0x80000654=>[0]0x80000654 (0xcd1d13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000654 mem-ID=0 size=4 element-size=4 type=Instruction data=131dcd00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000654 end_addr=0x80000657
[info]current source entropy:1, resource type: 0
[info]current dest entropy:7, resource type: 0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xb87 value 0xb87
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x26, x26, -1145" at 0x80000658=>[0]0x80000658 (0xb87d0d13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000658 mem-ID=0 size=4 element-size=4 type=Instruction data=130d7db8
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000658 end_addr=0x8000065b
[info]current source entropy:1, resource type: 0
[info]current dest entropy:7, resource type: 0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0x11 value 0x11
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x26, x26, 0x11" at 0x8000065c=>[0]0x8000065c (0x11d1d13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008000065c mem-ID=0 size=4 element-size=4 type=Instruction data=131d1d01
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8000065c end_addr=0x8000065f
[notice]retire dest stage: 9, access: 0x1e, size: 1, type: 0
[info]current source entropy:1, resource type: 0
[info]current dest entropy:6, resource type: 0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x64c value 0x64c
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x26, x26, 1612" at 0x80000660=>[0]0x80000660 (0x64cd0d13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000660 mem-ID=0 size=4 element-size=4 type=Instruction data=130dcd64
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000660 end_addr=0x80000663
[info]current source entropy:1, resource type: 0
[info]current dest entropy:6, resource type: 0
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x26, access: Write, reserve type: User
[debug]register: x25 access: Write type: User isres: 0
[info]{RegisterReserver::ReserveRegister} Reserving register: x25, access: Write, reserve type: User
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x22ca value 0x22ca
[info] opname=rd
[notice]Committing instruction "LUI x25, 8906" at 0x80000664=>[0]0x80000664 (0x22cacb7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000664 mem-ID=0 size=4 element-size=4 type=Instruction data=b7ac2c02
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000664 end_addr=0x80000667
[info]current dest entropy:6, resource type: 0
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x51 value 0x51
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x25, x25, 81" at 0x80000668=>[0]0x80000668 (0x51c8c9b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000668 mem-ID=0 size=4 element-size=4 type=Instruction data=9b8c1c05
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000668 end_addr=0x8000066b
[info]current source entropy:1, resource type: 0
[info]current dest entropy:7, resource type: 0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xd value 0xd
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x25, x25, 0xd" at 0x8000066c=>[0]0x8000066c (0xdc9c93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008000066c mem-ID=0 size=4 element-size=4 type=Instruction data=939cdc00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8000066c end_addr=0x8000066f
[info]current source entropy:1, resource type: 0
[info]current dest entropy:7, resource type: 0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x85f value 0x85f
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x25, x25, -1953" at 0x80000670=>[0]0x80000670 (0x85fc8c93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000670 mem-ID=0 size=4 element-size=4 type=Instruction data=938cfc85
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000670 end_addr=0x80000673
[info]current source entropy:1, resource type: 0
[info]current dest entropy:7, resource type: 0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xd value 0xd
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x25, x25, 0xd" at 0x80000674=>[0]0x80000674 (0xdc9c93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000674 mem-ID=0 size=4 element-size=4 type=Instruction data=939cdc00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000674 end_addr=0x80000677
[info]current source entropy:1, resource type: 0
[info]current dest entropy:7, resource type: 0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xe3b value 0xe3b
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x25, x25, -453" at 0x80000678=>[0]0x80000678 (0xe3bc8c93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000678 mem-ID=0 size=4 element-size=4 type=Instruction data=938cbce3
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000678 end_addr=0x8000067b
[info]current source entropy:1, resource type: 0
[info]current dest entropy:7, resource type: 0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x25, x25, 0xc" at 0x8000067c=>[0]0x8000067c (0xcc9c93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008000067c mem-ID=0 size=4 element-size=4 type=Instruction data=939ccc00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8000067c end_addr=0x8000067f
[notice]retire dest stage: 11, access: 0x3, size: 1, type: 0
[info]current source entropy:1, resource type: 0
[info]current dest entropy:6, resource type: 0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xb1f value 0xb1f
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x25, x25, -1249" at 0x80000680=>[0]0x80000680 (0xb1fc8c93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000680 mem-ID=0 size=4 element-size=4 type=Instruction data=938cfcb1
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000680 end_addr=0x80000683
[info]current source entropy:1, resource type: 0
[info]current dest entropy:6, resource type: 0
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x25, access: Write, reserve type: User
[debug]register: x24 access: Write type: User isres: 0
[info]{RegisterReserver::ReserveRegister} Reserving register: x24, access: Write, reserve type: User
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0xdc5 value 0xdc5
[info] opname=rd
[notice]Committing instruction "LUI x24, 3525" at 0x80000684=>[0]0x80000684 (0xdc5c37) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000684 mem-ID=0 size=4 element-size=4 type=Instruction data=375cdc00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000684 end_addr=0x80000687
[info]current dest entropy:6, resource type: 0
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xf47 value 0xf47
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x24, x24, -185" at 0x80000688=>[0]0x80000688 (0xf47c0c1b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000688 mem-ID=0 size=4 element-size=4 type=Instruction data=1b0c7cf4
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000688 end_addr=0x8000068b
[info]current source entropy:1, resource type: 0
[info]current dest entropy:7, resource type: 0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x24, x24, 0xc" at 0x8000068c=>[0]0x8000068c (0xcc1c13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008000068c mem-ID=0 size=4 element-size=4 type=Instruction data=131ccc00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8000068c end_addr=0x8000068f
[info]current source entropy:1, resource type: 0
[info]current dest entropy:7, resource type: 0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xaf value 0xaf
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x24, x24, 175" at 0x80000690=>[0]0x80000690 (0xafc0c13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000690 mem-ID=0 size=4 element-size=4 type=Instruction data=130cfc0a
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000690 end_addr=0x80000693
[info]current source entropy:1, resource type: 0
[info]current dest entropy:7, resource type: 0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x24, x24, 0xc" at 0x80000694=>[0]0x80000694 (0xcc1c13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000694 mem-ID=0 size=4 element-size=4 type=Instruction data=131ccc00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000694 end_addr=0x80000697
[info]current source entropy:1, resource type: 0
[info]current dest entropy:7, resource type: 0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x6a1 value 0x6a1
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x24, x24, 1697" at 0x80000698=>[0]0x80000698 (0x6a1c0c13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000698 mem-ID=0 size=4 element-size=4 type=Instruction data=130c1c6a
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000698 end_addr=0x8000069b
[info]current source entropy:1, resource type: 0
[info]current dest entropy:7, resource type: 0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xe value 0xe
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x24, x24, 0xe" at 0x8000069c=>[0]0x8000069c (0xec1c13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008000069c mem-ID=0 size=4 element-size=4 type=Instruction data=131cec00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8000069c end_addr=0x8000069f
[notice]retire dest stage: 19, access: 0x1d, size: 1, type: 0
[info]current source entropy:1, resource type: 0
[info]current dest entropy:6, resource type: 0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xd40 value 0xd40
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x24, x24, -704" at 0x800006a0=>[0]0x800006a0 (0xd40c0c13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800006a0 mem-ID=0 size=4 element-size=4 type=Instruction data=130c0cd4
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800006a0 end_addr=0x800006a3
[info]current source entropy:1, resource type: 0
[info]current dest entropy:6, resource type: 0
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x24, access: Write, reserve type: User
[debug]register: x23 access: Write type: User isres: 0
[info]{RegisterReserver::ReserveRegister} Reserving register: x23, access: Write, reserve type: User
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x17bb value 0x17bb
[info] opname=rd
[notice]Committing instruction "LUI x23, 6075" at 0x800006a4=>[0]0x800006a4 (0x17bbbb7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800006a4 mem-ID=0 size=4 element-size=4 type=Instruction data=b7bb7b01
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800006a4 end_addr=0x800006a7
[info]current dest entropy:6, resource type: 0
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x3a7 value 0x3a7
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x23, x23, 935" at 0x800006a8=>[0]0x800006a8 (0x3a7b8b9b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800006a8 mem-ID=0 size=4 element-size=4 type=Instruction data=9b8b7b3a
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800006a8 end_addr=0x800006ab
[info]current source entropy:1, resource type: 0
[info]current dest entropy:7, resource type: 0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xd value 0xd
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x23, x23, 0xd" at 0x800006ac=>[0]0x800006ac (0xdb9b93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800006ac mem-ID=0 size=4 element-size=4 type=Instruction data=939bdb00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800006ac end_addr=0x800006af
[info]current source entropy:1, resource type: 0
[info]current dest entropy:7, resource type: 0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xe75 value 0xe75
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x23, x23, -395" at 0x800006b0=>[0]0x800006b0 (0xe75b8b93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800006b0 mem-ID=0 size=4 element-size=4 type=Instruction data=938b5be7
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800006b0 end_addr=0x800006b3
[info]current source entropy:1, resource type: 0
[info]current dest entropy:7, resource type: 0
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x23, access: Write, reserve type: User
[debug]register: x22 access: Write type: User isres: 0
[info]{RegisterReserver::ReserveRegister} Reserving register: x22, access: Write, reserve type: User
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x6ddc value 0x6ddc
[info] opname=rd
[notice]Committing instruction "LUI x22, 28124" at 0x800006b4=>[0]0x800006b4 (0x6ddcb37) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800006b4 mem-ID=0 size=4 element-size=4 type=Instruction data=37cbdd06
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800006b4 end_addr=0x800006b7
[info]current dest entropy:7, resource type: 0
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x89d value 0x89d
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x22, x22, -1891" at 0x800006b8=>[0]0x800006b8 (0x89db0b1b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800006b8 mem-ID=0 size=4 element-size=4 type=Instruction data=1b0bdb89
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800006b8 end_addr=0x800006bb
[info]current source entropy:1, resource type: 0
[info]current dest entropy:8, resource type: 0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xd value 0xd
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x22, x22, 0xd" at 0x800006bc=>[0]0x800006bc (0xdb1b13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800006bc mem-ID=0 size=4 element-size=4 type=Instruction data=131bdb00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800006bc end_addr=0x800006bf
[notice]retire dest stage: 1, access: 0x1c, size: 1, type: 0
[info]current source entropy:1, resource type: 0
[info]current dest entropy:7, resource type: 0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xae9 value 0xae9
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x22, x22, -1303" at 0x800006c0=>[0]0x800006c0 (0xae9b0b13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800006c0 mem-ID=0 size=4 element-size=4 type=Instruction data=130b9bae
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800006c0 end_addr=0x800006c3
[notice]retire dest stage: 2, access: 0x1b, size: 1, type: 0
[info]current source entropy:1, resource type: 0
[info]current dest entropy:6, resource type: 0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x22, x22, 0xc" at 0x800006c4=>[0]0x800006c4 (0xcb1b13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800006c4 mem-ID=0 size=4 element-size=4 type=Instruction data=131bcb00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800006c4 end_addr=0x800006c7
[info]current source entropy:1, resource type: 0
[info]current dest entropy:6, resource type: 0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xe5b value 0xe5b
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x22, x22, -421" at 0x800006c8=>[0]0x800006c8 (0xe5bb0b13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800006c8 mem-ID=0 size=4 element-size=4 type=Instruction data=130bbbe5
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800006c8 end_addr=0x800006cb
[info]current source entropy:1, resource type: 0
[info]current dest entropy:6, resource type: 0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x22, x22, 0xc" at 0x800006cc=>[0]0x800006cc (0xcb1b13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800006cc mem-ID=0 size=4 element-size=4 type=Instruction data=131bcb00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800006cc end_addr=0x800006cf
[info]current source entropy:1, resource type: 0
[info]current dest entropy:6, resource type: 0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x7dc value 0x7dc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x22, x22, 2012" at 0x800006d0=>[0]0x800006d0 (0x7dcb0b13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800006d0 mem-ID=0 size=4 element-size=4 type=Instruction data=130bcb7d
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800006d0 end_addr=0x800006d3
[info]current source entropy:1, resource type: 0
[info]current dest entropy:6, resource type: 0
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x22, access: Write, reserve type: User
[debug]register: x21 access: Write type: User isres: 0
[info]{RegisterReserver::ReserveRegister} Reserving register: x21, access: Write, reserve type: User
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x6cf value 0x6cf
[info] opname=rd
[notice]Committing instruction "LUI x21, 1743" at 0x800006d4=>[0]0x800006d4 (0x6cfab7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800006d4 mem-ID=0 size=4 element-size=4 type=Instruction data=b7fa6c00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800006d4 end_addr=0x800006d7
[info]current dest entropy:6, resource type: 0
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x41 value 0x41
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x21, x21, 65" at 0x800006d8=>[0]0x800006d8 (0x41a8a9b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800006d8 mem-ID=0 size=4 element-size=4 type=Instruction data=9b8a1a04
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800006d8 end_addr=0x800006db
[info]current source entropy:1, resource type: 0
[info]current dest entropy:7, resource type: 0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xe value 0xe
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x21, x21, 0xe" at 0x800006dc=>[0]0x800006dc (0xea9a93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800006dc mem-ID=0 size=4 element-size=4 type=Instruction data=939aea00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800006dc end_addr=0x800006df
[info]current source entropy:1, resource type: 0
[info]current dest entropy:7, resource type: 0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xabd value 0xabd
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x21, x21, -1347" at 0x800006e0=>[0]0x800006e0 (0xabda8a93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800006e0 mem-ID=0 size=4 element-size=4 type=Instruction data=938adaab
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800006e0 end_addr=0x800006e3
[notice]retire dest stage: a, access: 0x1a, size: 1, type: 0
[info]current source entropy:1, resource type: 0
[info]current dest entropy:6, resource type: 0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x21, x21, 0xc" at 0x800006e4=>[0]0x800006e4 (0xca9a93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800006e4 mem-ID=0 size=4 element-size=4 type=Instruction data=939aca00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800006e4 end_addr=0x800006e7
[info]current source entropy:1, resource type: 0
[info]current dest entropy:6, resource type: 0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x25b value 0x25b
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x21, x21, 603" at 0x800006e8=>[0]0x800006e8 (0x25ba8a93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800006e8 mem-ID=0 size=4 element-size=4 type=Instruction data=938aba25
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800006e8 end_addr=0x800006eb
[info]current source entropy:1, resource type: 0
[info]current dest entropy:6, resource type: 0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x21, x21, 0xc" at 0x800006ec=>[0]0x800006ec (0xca9a93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800006ec mem-ID=0 size=4 element-size=4 type=Instruction data=939aca00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800006ec end_addr=0x800006ef
[info]current source entropy:1, resource type: 0
[info]current dest entropy:6, resource type: 0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x555 value 0x555
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x21, x21, 1365" at 0x800006f0=>[0]0x800006f0 (0x555a8a93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800006f0 mem-ID=0 size=4 element-size=4 type=Instruction data=938a5a55
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800006f0 end_addr=0x800006f3
[info]current source entropy:1, resource type: 0
[info]current dest entropy:6, resource type: 0
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x21, access: Write, reserve type: User
[debug]register: x20 access: Write type: User isres: 0
[info]{RegisterReserver::ReserveRegister} Reserving register: x20, access: Write, reserve type: User
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x328 value 0x328
[info] opname=rd
[notice]Committing instruction "LUI x20, 808" at 0x800006f4=>[0]0x800006f4 (0x328a37) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800006f4 mem-ID=0 size=4 element-size=4 type=Instruction data=378a3200
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800006f4 end_addr=0x800006f7
[info]current dest entropy:6, resource type: 0
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xd3 value 0xd3
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x20, x20, 211" at 0x800006f8=>[0]0x800006f8 (0xd3a0a1b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800006f8 mem-ID=0 size=4 element-size=4 type=Instruction data=1b0a3a0d
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800006f8 end_addr=0x800006fb
[info]current source entropy:1, resource type: 0
[info]current dest entropy:7, resource type: 0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xd value 0xd
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x20, x20, 0xd" at 0x800006fc=>[0]0x800006fc (0xda1a13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800006fc mem-ID=0 size=4 element-size=4 type=Instruction data=131ada00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800006fc end_addr=0x800006ff
[info]current source entropy:1, resource type: 0
[info]current dest entropy:7, resource type: 0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xf5b value 0xf5b
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x20, x20, -165" at 0x80000700=>[0]0x80000700 (0xf5ba0a13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000700 mem-ID=0 size=4 element-size=4 type=Instruction data=130abaf5
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000700 end_addr=0x80000703
[notice]retire dest stage: 12, access: 0x19, size: 1, type: 0
[info]current source entropy:1, resource type: 0
[info]current dest entropy:6, resource type: 0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xd value 0xd
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x20, x20, 0xd" at 0x80000704=>[0]0x80000704 (0xda1a13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000704 mem-ID=0 size=4 element-size=4 type=Instruction data=131ada00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000704 end_addr=0x80000707
[info]current source entropy:1, resource type: 0
[info]current dest entropy:6, resource type: 0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x48b value 0x48b
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x20, x20, 1163" at 0x80000708=>[0]0x80000708 (0x48ba0a13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000708 mem-ID=0 size=4 element-size=4 type=Instruction data=130aba48
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000708 end_addr=0x8000070b
[info]current source entropy:1, resource type: 0
[info]current dest entropy:6, resource type: 0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xf value 0xf
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x20, x20, 0xf" at 0x8000070c=>[0]0x8000070c (0xfa1a13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008000070c mem-ID=0 size=4 element-size=4 type=Instruction data=131afa00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8000070c end_addr=0x8000070f
[info]current source entropy:1, resource type: 0
[info]current dest entropy:6, resource type: 0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xb01 value 0xb01
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x20, x20, -1279" at 0x80000710=>[0]0x80000710 (0xb01a0a13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000710 mem-ID=0 size=4 element-size=4 type=Instruction data=130a1ab0
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000710 end_addr=0x80000713
[info]current source entropy:1, resource type: 0
[info]current dest entropy:6, resource type: 0
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x20, access: Write, reserve type: User
[debug]register: x2 access: Write type: User isres: 0
[info]{RegisterReserver::ReserveRegister} Reserving register: x2, access: Write, reserve type: User
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x270 value 0x270
[info] opname=rd
[notice]Committing instruction "LUI x2, 624" at 0x80000714=>[0]0x80000714 (0x270137) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000714 mem-ID=0 size=4 element-size=4 type=Instruction data=37012700
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000714 end_addr=0x80000717
[info]current dest entropy:6, resource type: 0
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xb99 value 0xb99
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x2, x2, -1127" at 0x80000718=>[0]0x80000718 (0xb991011b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000718 mem-ID=0 size=4 element-size=4 type=Instruction data=1b0191b9
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000718 end_addr=0x8000071b
[info]current source entropy:1, resource type: 0
[info]current dest entropy:7, resource type: 0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xd value 0xd
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x2, x2, 0xd" at 0x8000071c=>[0]0x8000071c (0xd11113) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008000071c mem-ID=0 size=4 element-size=4 type=Instruction data=1311d100
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8000071c end_addr=0x8000071f
[info]current source entropy:1, resource type: 0
[info]current dest entropy:7, resource type: 0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xbe5 value 0xbe5
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x2, x2, -1051" at 0x80000720=>[0]0x80000720 (0xbe510113) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000720 mem-ID=0 size=4 element-size=4 type=Instruction data=130151be
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000720 end_addr=0x80000723
[notice]retire dest stage: 1a, access: 0x18, size: 1, type: 0
[info]current source entropy:1, resource type: 0
[info]current dest entropy:6, resource type: 0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x2, x2, 0xc" at 0x80000724=>[0]0x80000724 (0xc11113) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000724 mem-ID=0 size=4 element-size=4 type=Instruction data=1311c100
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000724 end_addr=0x80000727
[info]current source entropy:1, resource type: 0
[info]current dest entropy:6, resource type: 0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x2b5 value 0x2b5
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x2, x2, 693" at 0x80000728=>[0]0x80000728 (0x2b510113) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000728 mem-ID=0 size=4 element-size=4 type=Instruction data=1301512b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000728 end_addr=0x8000072b
[info]current source entropy:1, resource type: 0
[info]current dest entropy:6, resource type: 0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xd value 0xd
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x2, x2, 0xd" at 0x8000072c=>[0]0x8000072c (0xd11113) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008000072c mem-ID=0 size=4 element-size=4 type=Instruction data=1311d100
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8000072c end_addr=0x8000072f
[info]current source entropy:1, resource type: 0
[info]current dest entropy:6, resource type: 0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xd40 value 0xd40
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x2, x2, -704" at 0x80000730=>[0]0x80000730 (0xd4010113) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000730 mem-ID=0 size=4 element-size=4 type=Instruction data=130101d4
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000730 end_addr=0x80000733
[notice]retire dest stage: 1e, access: 0x17, size: 1, type: 0
[info]current source entropy:1, resource type: 0
[info]current dest entropy:5, resource type: 0
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x2, access: Write, reserve type: User
[debug]register: x18 access: Write type: User isres: 0
[info]{RegisterReserver::ReserveRegister} Reserving register: x18, access: Write, reserve type: User
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x5afb value 0x5afb
[info] opname=rd
[notice]Committing instruction "LUI x18, 23291" at 0x80000734=>[0]0x80000734 (0x5afb937) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000734 mem-ID=0 size=4 element-size=4 type=Instruction data=37b9af05
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000734 end_addr=0x80000737
[info]current dest entropy:5, resource type: 0
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xe7b value 0xe7b
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x18, x18, -389" at 0x80000738=>[0]0x80000738 (0xe7b9091b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000738 mem-ID=0 size=4 element-size=4 type=Instruction data=1b09b9e7
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000738 end_addr=0x8000073b
[info]current source entropy:1, resource type: 0
[info]current dest entropy:6, resource type: 0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x18, x18, 0xc" at 0x8000073c=>[0]0x8000073c (0xc91913) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008000073c mem-ID=0 size=4 element-size=4 type=Instruction data=1319c900
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8000073c end_addr=0x8000073f
[info]current source entropy:1, resource type: 0
[info]current dest entropy:6, resource type: 0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x35 value 0x35
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x18, x18, 53" at 0x80000740=>[0]0x80000740 (0x3590913) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000740 mem-ID=0 size=4 element-size=4 type=Instruction data=13095903
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000740 end_addr=0x80000743
[info]current source entropy:1, resource type: 0
[info]current dest entropy:6, resource type: 0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x18, x18, 0xc" at 0x80000744=>[0]0x80000744 (0xc91913) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000744 mem-ID=0 size=4 element-size=4 type=Instruction data=1319c900
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000744 end_addr=0x80000747
[info]current source entropy:1, resource type: 0
[info]current dest entropy:6, resource type: 0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xd09 value 0xd09
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x18, x18, -759" at 0x80000748=>[0]0x80000748 (0xd0990913) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000748 mem-ID=0 size=4 element-size=4 type=Instruction data=130999d0
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000748 end_addr=0x8000074b
[info]current source entropy:1, resource type: 0
[info]current dest entropy:6, resource type: 0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x18, x18, 0xc" at 0x8000074c=>[0]0x8000074c (0xc91913) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008000074c mem-ID=0 size=4 element-size=4 type=Instruction data=1319c900
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8000074c end_addr=0x8000074f
[info]current source entropy:1, resource type: 0
[info]current dest entropy:6, resource type: 0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xe82 value 0xe82
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x18, x18, -382" at 0x80000750=>[0]0x80000750 (0xe8290913) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000750 mem-ID=0 size=4 element-size=4 type=Instruction data=130929e8
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000750 end_addr=0x80000753
[notice]retire dest stage: 6, access: 0x16, size: 1, type: 0
[info]current source entropy:1, resource type: 0
[info]current dest entropy:5, resource type: 0
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x18, access: Write, reserve type: User
[debug]register: x17 access: Write type: User isres: 0
[info]{RegisterReserver::ReserveRegister} Reserving register: x17, access: Write, reserve type: User
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x215 value 0x215
[info] opname=rd
[notice]Committing instruction "LUI x17, 533" at 0x80000754=>[0]0x80000754 (0x2158b7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000754 mem-ID=0 size=4 element-size=4 type=Instruction data=b7582100
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000754 end_addr=0x80000757
[info]current dest entropy:5, resource type: 0
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x23b value 0x23b
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x17, x17, 571" at 0x80000758=>[0]0x80000758 (0x23b8889b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000758 mem-ID=0 size=4 element-size=4 type=Instruction data=9b88b823
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000758 end_addr=0x8000075b
[info]current source entropy:1, resource type: 0
[info]current dest entropy:6, resource type: 0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xd value 0xd
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x17, x17, 0xd" at 0x8000075c=>[0]0x8000075c (0xd89893) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008000075c mem-ID=0 size=4 element-size=4 type=Instruction data=9398d800
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8000075c end_addr=0x8000075f
[info]current source entropy:1, resource type: 0
[info]current dest entropy:6, resource type: 0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xcad value 0xcad
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x17, x17, -851" at 0x80000760=>[0]0x80000760 (0xcad88893) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000760 mem-ID=0 size=4 element-size=4 type=Instruction data=9388d8ca
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000760 end_addr=0x80000763
[info]current source entropy:1, resource type: 0
[info]current dest entropy:6, resource type: 0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x17, x17, 0xc" at 0x80000764=>[0]0x80000764 (0xc89893) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000764 mem-ID=0 size=4 element-size=4 type=Instruction data=9398c800
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000764 end_addr=0x80000767
[info]current source entropy:1, resource type: 0
[info]current dest entropy:6, resource type: 0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xd1d value 0xd1d
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x17, x17, -739" at 0x80000768=>[0]0x80000768 (0xd1d88893) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000768 mem-ID=0 size=4 element-size=4 type=Instruction data=9388d8d1
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000768 end_addr=0x8000076b
[info]current source entropy:1, resource type: 0
[info]current dest entropy:6, resource type: 0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xd value 0xd
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x17, x17, 0xd" at 0x8000076c=>[0]0x8000076c (0xd89893) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008000076c mem-ID=0 size=4 element-size=4 type=Instruction data=9398d800
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8000076c end_addr=0x8000076f
[info]current source entropy:1, resource type: 0
[info]current dest entropy:6, resource type: 0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x6c value 0x6c
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x17, x17, 108" at 0x80000770=>[0]0x80000770 (0x6c88893) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000770 mem-ID=0 size=4 element-size=4 type=Instruction data=9388c806
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000770 end_addr=0x80000773
[notice]retire dest stage: e, access: 0x15, size: 1, type: 0
[info]current source entropy:1, resource type: 0
[info]current dest entropy:5, resource type: 0
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x17, access: Write, reserve type: User
[debug]register: x16 access: Write type: User isres: 0
[info]{RegisterReserver::ReserveRegister} Reserving register: x16, access: Write, reserve type: User
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x29ec value 0x29ec
[info] opname=rd
[notice]Committing instruction "LUI x16, 10732" at 0x80000774=>[0]0x80000774 (0x29ec837) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000774 mem-ID=0 size=4 element-size=4 type=Instruction data=37c89e02
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000774 end_addr=0x80000777
[info]current dest entropy:5, resource type: 0
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x61b value 0x61b
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x16, x16, 1563" at 0x80000778=>[0]0x80000778 (0x61b8081b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000778 mem-ID=0 size=4 element-size=4 type=Instruction data=1b08b861
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000778 end_addr=0x8000077b
[info]current source entropy:1, resource type: 0
[info]current dest entropy:6, resource type: 0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x16, x16, 0xc" at 0x8000077c=>[0]0x8000077c (0xc81813) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008000077c mem-ID=0 size=4 element-size=4 type=Instruction data=1318c800
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8000077c end_addr=0x8000077f
[info]current source entropy:1, resource type: 0
[info]current dest entropy:6, resource type: 0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x175 value 0x175
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x16, x16, 373" at 0x80000780=>[0]0x80000780 (0x17580813) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000780 mem-ID=0 size=4 element-size=4 type=Instruction data=13085817
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000780 end_addr=0x80000783
[info]current source entropy:1, resource type: 0
[info]current dest entropy:6, resource type: 0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xd value 0xd
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x16, x16, 0xd" at 0x80000784=>[0]0x80000784 (0xd81813) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000784 mem-ID=0 size=4 element-size=4 type=Instruction data=1318d800
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000784 end_addr=0x80000787
[info]current source entropy:1, resource type: 0
[info]current dest entropy:6, resource type: 0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xca5 value 0xca5
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x16, x16, -859" at 0x80000788=>[0]0x80000788 (0xca580813) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000788 mem-ID=0 size=4 element-size=4 type=Instruction data=130858ca
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000788 end_addr=0x8000078b
[info]current source entropy:1, resource type: 0
[info]current dest entropy:6, resource type: 0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xd value 0xd
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x16, x16, 0xd" at 0x8000078c=>[0]0x8000078c (0xd81813) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008000078c mem-ID=0 size=4 element-size=4 type=Instruction data=1318d800
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8000078c end_addr=0x8000078f
[info]current source entropy:1, resource type: 0
[info]current dest entropy:6, resource type: 0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xb29 value 0xb29
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x16, x16, -1239" at 0x80000790=>[0]0x80000790 (0xb2980813) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000790 mem-ID=0 size=4 element-size=4 type=Instruction data=130898b2
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000790 end_addr=0x80000793
[notice]retire dest stage: 16, access: 0x14, size: 1, type: 0
[info]current source entropy:1, resource type: 0
[info]current dest entropy:5, resource type: 0
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x16, access: Write, reserve type: User
[debug]register: x15 access: Write type: User isres: 0
[info]{RegisterReserver::ReserveRegister} Reserving register: x15, access: Write, reserve type: User
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x76d value 0x76d
[info] opname=rd
[notice]Committing instruction "LUI x15, 1901" at 0x80000794=>[0]0x80000794 (0x76d7b7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000794 mem-ID=0 size=4 element-size=4 type=Instruction data=b7d77600
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000794 end_addr=0x80000797
[info]current dest entropy:5, resource type: 0
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xd57 value 0xd57
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x15, x15, -681" at 0x80000798=>[0]0x80000798 (0xd577879b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000798 mem-ID=0 size=4 element-size=4 type=Instruction data=9b8777d5
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000798 end_addr=0x8000079b
[info]current source entropy:1, resource type: 0
[info]current dest entropy:6, resource type: 0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xd value 0xd
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x15, x15, 0xd" at 0x8000079c=>[0]0x8000079c (0xd79793) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008000079c mem-ID=0 size=4 element-size=4 type=Instruction data=9397d700
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8000079c end_addr=0x8000079f
[info]current source entropy:1, resource type: 0
[info]current dest entropy:6, resource type: 0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x321 value 0x321
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x15, x15, 801" at 0x800007a0=>[0]0x800007a0 (0x32178793) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800007a0 mem-ID=0 size=4 element-size=4 type=Instruction data=93871732
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800007a0 end_addr=0x800007a3
[info]current source entropy:1, resource type: 0
[info]current dest entropy:6, resource type: 0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xd value 0xd
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x15, x15, 0xd" at 0x800007a4=>[0]0x800007a4 (0xd79793) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800007a4 mem-ID=0 size=4 element-size=4 type=Instruction data=9397d700
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800007a4 end_addr=0x800007a7
[info]current source entropy:1, resource type: 0
[info]current dest entropy:6, resource type: 0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x25f value 0x25f
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x15, x15, 607" at 0x800007a8=>[0]0x800007a8 (0x25f78793) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800007a8 mem-ID=0 size=4 element-size=4 type=Instruction data=9387f725
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800007a8 end_addr=0x800007ab
[info]current source entropy:1, resource type: 0
[info]current dest entropy:6, resource type: 0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xf value 0xf
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x15, x15, 0xf" at 0x800007ac=>[0]0x800007ac (0xf79793) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800007ac mem-ID=0 size=4 element-size=4 type=Instruction data=9397f700
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800007ac end_addr=0x800007af
[info]current source entropy:1, resource type: 0
[info]current dest entropy:6, resource type: 0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x8f4 value 0x8f4
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x15, x15, -1804" at 0x800007b0=>[0]0x800007b0 (0x8f478793) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800007b0 mem-ID=0 size=4 element-size=4 type=Instruction data=9387478f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800007b0 end_addr=0x800007b3
[notice]retire dest stage: 1e, access: 0x2, size: 1, type: 0
[info]current source entropy:1, resource type: 0
[info]current dest entropy:5, resource type: 0
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x15, access: Write, reserve type: User
[debug]register: x14 access: Write type: User isres: 0
[info]{RegisterReserver::ReserveRegister} Reserving register: x14, access: Write, reserve type: User
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x1e0 value 0x1e0
[info] opname=rd
[notice]Committing instruction "LUI x14, 480" at 0x800007b4=>[0]0x800007b4 (0x1e0737) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800007b4 mem-ID=0 size=4 element-size=4 type=Instruction data=37071e00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800007b4 end_addr=0x800007b7
[info]current dest entropy:5, resource type: 0
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x4ab value 0x4ab
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x14, x14, 1195" at 0x800007b8=>[0]0x800007b8 (0x4ab7071b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800007b8 mem-ID=0 size=4 element-size=4 type=Instruction data=1b07b74a
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800007b8 end_addr=0x800007bb
[info]current source entropy:1, resource type: 0
[info]current dest entropy:6, resource type: 0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xf value 0xf
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x14, x14, 0xf" at 0x800007bc=>[0]0x800007bc (0xf71713) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800007bc mem-ID=0 size=4 element-size=4 type=Instruction data=1317f700
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800007bc end_addr=0x800007bf
[info]current source entropy:1, resource type: 0
[info]current dest entropy:6, resource type: 0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x5df value 0x5df
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x14, x14, 1503" at 0x800007c0=>[0]0x800007c0 (0x5df70713) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800007c0 mem-ID=0 size=4 element-size=4 type=Instruction data=1307f75d
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800007c0 end_addr=0x800007c3
[info]current source entropy:1, resource type: 0
[info]current dest entropy:6, resource type: 0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xe value 0xe
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x14, x14, 0xe" at 0x800007c4=>[0]0x800007c4 (0xe71713) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800007c4 mem-ID=0 size=4 element-size=4 type=Instruction data=1317e700
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800007c4 end_addr=0x800007c7
[info]current source entropy:1, resource type: 0
[info]current dest entropy:6, resource type: 0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xbc1 value 0xbc1
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x14, x14, -1087" at 0x800007c8=>[0]0x800007c8 (0xbc170713) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800007c8 mem-ID=0 size=4 element-size=4 type=Instruction data=130717bc
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800007c8 end_addr=0x800007cb
[info]current source entropy:1, resource type: 0
[info]current dest entropy:6, resource type: 0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xd value 0xd
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x14, x14, 0xd" at 0x800007cc=>[0]0x800007cc (0xd71713) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800007cc mem-ID=0 size=4 element-size=4 type=Instruction data=1317d700
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800007cc end_addr=0x800007cf
[info]current source entropy:1, resource type: 0
[info]current dest entropy:6, resource type: 0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xb1f value 0xb1f
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x14, x14, -1249" at 0x800007d0=>[0]0x800007d0 (0xb1f70713) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800007d0 mem-ID=0 size=4 element-size=4 type=Instruction data=1307f7b1
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800007d0 end_addr=0x800007d3
[notice]retire dest stage: 6, access: 0x12, size: 1, type: 0
[info]current source entropy:1, resource type: 0
[info]current dest entropy:5, resource type: 0
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x14, access: Write, reserve type: User
[debug]register: x13 access: Write type: User isres: 0
[info]{RegisterReserver::ReserveRegister} Reserving register: x13, access: Write, reserve type: User
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x23e4 value 0x23e4
[info] opname=rd
[notice]Committing instruction "LUI x13, 9188" at 0x800007d4=>[0]0x800007d4 (0x23e46b7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800007d4 mem-ID=0 size=4 element-size=4 type=Instruction data=b7463e02
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800007d4 end_addr=0x800007d7
[info]current dest entropy:5, resource type: 0
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xb29 value 0xb29
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x13, x13, -1239" at 0x800007d8=>[0]0x800007d8 (0xb296869b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800007d8 mem-ID=0 size=4 element-size=4 type=Instruction data=9b8696b2
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800007d8 end_addr=0x800007db
[info]current source entropy:1, resource type: 0
[info]current dest entropy:6, resource type: 0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x13, x13, 0xc" at 0x800007dc=>[0]0x800007dc (0xc69693) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800007dc mem-ID=0 size=4 element-size=4 type=Instruction data=9396c600
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800007dc end_addr=0x800007df
[info]current source entropy:1, resource type: 0
[info]current dest entropy:6, resource type: 0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x717 value 0x717
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x13, x13, 1815" at 0x800007e0=>[0]0x800007e0 (0x71768693) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800007e0 mem-ID=0 size=4 element-size=4 type=Instruction data=93867671
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800007e0 end_addr=0x800007e3
[info]current source entropy:1, resource type: 0
[info]current dest entropy:6, resource type: 0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xd value 0xd
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x13, x13, 0xd" at 0x800007e4=>[0]0x800007e4 (0xd69693) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800007e4 mem-ID=0 size=4 element-size=4 type=Instruction data=9396d600
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800007e4 end_addr=0x800007e7
[info]current source entropy:1, resource type: 0
[info]current dest entropy:6, resource type: 0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x83 value 0x83
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x13, x13, 131" at 0x800007e8=>[0]0x800007e8 (0x8368693) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800007e8 mem-ID=0 size=4 element-size=4 type=Instruction data=93863608
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800007e8 end_addr=0x800007eb
[info]current source entropy:1, resource type: 0
[info]current dest entropy:6, resource type: 0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x13, x13, 0xc" at 0x800007ec=>[0]0x800007ec (0xc69693) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800007ec mem-ID=0 size=4 element-size=4 type=Instruction data=9396c600
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800007ec end_addr=0x800007ef
[info]current source entropy:1, resource type: 0
[info]current dest entropy:6, resource type: 0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xa57 value 0xa57
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x13, x13, -1449" at 0x800007f0=>[0]0x800007f0 (0xa5768693) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800007f0 mem-ID=0 size=4 element-size=4 type=Instruction data=938676a5
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800007f0 end_addr=0x800007f3
[notice]retire dest stage: e, access: 0x11, size: 1, type: 0
[info]current source entropy:1, resource type: 0
[info]current dest entropy:5, resource type: 0
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x13, access: Write, reserve type: User
[debug]register: x12 access: Write type: User isres: 1
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x0 value 0x0
[info] opname=rd
[notice]Committing instruction "LUI x12, 0" at 0x800007f4=>[0]0x800007f4 (0x637) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800007f4 mem-ID=0 size=4 element-size=4 type=Instruction data=37060000
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800007f4 end_addr=0x800007f7
[info]current dest entropy:5, resource type: 0
[debug]register: x11 access: Write type: User isres: 0
[info]{RegisterReserver::ReserveRegister} Reserving register: x11, access: Write, reserve type: User
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x5cbb value 0x5cbb
[info] opname=rd
[notice]Committing instruction "LUI x11, 23739" at 0x800007f8=>[0]0x800007f8 (0x5cbb5b7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800007f8 mem-ID=0 size=4 element-size=4 type=Instruction data=b7b5cb05
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800007f8 end_addr=0x800007fb
[info]current dest entropy:6, resource type: 0
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xb97 value 0xb97
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x11, x11, -1129" at 0x800007fc=>[0]0x800007fc (0xb975859b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800007fc mem-ID=0 size=4 element-size=4 type=Instruction data=9b8575b9
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800007fc end_addr=0x800007ff
[info]current source entropy:1, resource type: 0
[info]current dest entropy:7, resource type: 0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x11, x11, 0xc" at 0x80000800=>[0]0x80000800 (0xc59593) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000800 mem-ID=0 size=4 element-size=4 type=Instruction data=9395c500
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000800 end_addr=0x80000803
[info]current source entropy:1, resource type: 0
[info]current dest entropy:7, resource type: 0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x67 value 0x67
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x11, x11, 103" at 0x80000804=>[0]0x80000804 (0x6758593) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000804 mem-ID=0 size=4 element-size=4 type=Instruction data=93857506
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000804 end_addr=0x80000807
[info]current source entropy:1, resource type: 0
[info]current dest entropy:7, resource type: 0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xd value 0xd
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x11, x11, 0xd" at 0x80000808=>[0]0x80000808 (0xd59593) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000808 mem-ID=0 size=4 element-size=4 type=Instruction data=9395d500
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000808 end_addr=0x8000080b
[info]current source entropy:1, resource type: 0
[info]current dest entropy:7, resource type: 0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x727 value 0x727
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x11, x11, 1831" at 0x8000080c=>[0]0x8000080c (0x72758593) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008000080c mem-ID=0 size=4 element-size=4 type=Instruction data=93857572
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8000080c end_addr=0x8000080f
[info]current source entropy:1, resource type: 0
[info]current dest entropy:7, resource type: 0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x11, x11, 0xc" at 0x80000810=>[0]0x80000810 (0xc59593) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000810 mem-ID=0 size=4 element-size=4 type=Instruction data=9395c500
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000810 end_addr=0x80000813
[notice]retire dest stage: 16, access: 0x10, size: 1, type: 0
[info]current source entropy:1, resource type: 0
[info]current dest entropy:6, resource type: 0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xffa value 0xffa
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x11, x11, -6" at 0x80000814=>[0]0x80000814 (0xffa58593) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000814 mem-ID=0 size=4 element-size=4 type=Instruction data=9385a5ff
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000814 end_addr=0x80000817
[info]current source entropy:1, resource type: 0
[info]current dest entropy:6, resource type: 0
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x11, access: Write, reserve type: User
[debug]register: x10 access: Write type: User isres: 0
[info]{RegisterReserver::ReserveRegister} Reserving register: x10, access: Write, reserve type: User
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x1b74 value 0x1b74
[info] opname=rd
[notice]Committing instruction "LUI x10, 7028" at 0x80000818=>[0]0x80000818 (0x1b74537) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000818 mem-ID=0 size=4 element-size=4 type=Instruction data=3745b701
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000818 end_addr=0x8000081b
[info]current dest entropy:6, resource type: 0
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xf1b value 0xf1b
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x10, x10, -229" at 0x8000081c=>[0]0x8000081c (0xf1b5051b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008000081c mem-ID=0 size=4 element-size=4 type=Instruction data=1b05b5f1
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8000081c end_addr=0x8000081f
[info]current source entropy:1, resource type: 0
[info]current dest entropy:7, resource type: 0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xd value 0xd
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x10, x10, 0xd" at 0x80000820=>[0]0x80000820 (0xd51513) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000820 mem-ID=0 size=4 element-size=4 type=Instruction data=1315d500
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000820 end_addr=0x80000823
[info]current source entropy:1, resource type: 0
[info]current dest entropy:7, resource type: 0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xba1 value 0xba1
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x10, x10, -1119" at 0x80000824=>[0]0x80000824 (0xba150513) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000824 mem-ID=0 size=4 element-size=4 type=Instruction data=130515ba
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000824 end_addr=0x80000827
[info]current source entropy:1, resource type: 0
[info]current dest entropy:7, resource type: 0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x10, x10, 0xc" at 0x80000828=>[0]0x80000828 (0xc51513) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000828 mem-ID=0 size=4 element-size=4 type=Instruction data=1315c500
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000828 end_addr=0x8000082b
[info]current source entropy:1, resource type: 0
[info]current dest entropy:7, resource type: 0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xcb1 value 0xcb1
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x10, x10, -847" at 0x8000082c=>[0]0x8000082c (0xcb150513) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008000082c mem-ID=0 size=4 element-size=4 type=Instruction data=130515cb
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8000082c end_addr=0x8000082f
[info]current source entropy:1, resource type: 0
[info]current dest entropy:7, resource type: 0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x10, x10, 0xc" at 0x80000830=>[0]0x80000830 (0xc51513) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000830 mem-ID=0 size=4 element-size=4 type=Instruction data=1315c500
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000830 end_addr=0x80000833
[notice]retire dest stage: 1e, access: 0xf, size: 1, type: 0
[info]current source entropy:1, resource type: 0
[info]current dest entropy:6, resource type: 0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xa0 value 0xa0
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x10, x10, 160" at 0x80000834=>[0]0x80000834 (0xa050513) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000834 mem-ID=0 size=4 element-size=4 type=Instruction data=1305050a
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000834 end_addr=0x80000837
[info]current source entropy:1, resource type: 0
[info]current dest entropy:6, resource type: 0
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x10, access: Write, reserve type: User
[debug]register: x1 access: Write type: User isres: 0
[info]{RegisterReserver::ReserveRegister} Reserving register: x1, access: Write, reserve type: User
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x396f value 0x396f
[info] opname=rd
[notice]Committing instruction "LUI x1, 14703" at 0x80000838=>[0]0x80000838 (0x396f0b7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000838 mem-ID=0 size=4 element-size=4 type=Instruction data=b7f09603
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000838 end_addr=0x8000083b
[info]current dest entropy:6, resource type: 0
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x609 value 0x609
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x1, x1, 1545" at 0x8000083c=>[0]0x8000083c (0x6090809b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008000083c mem-ID=0 size=4 element-size=4 type=Instruction data=9b809060
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8000083c end_addr=0x8000083f
[info]current source entropy:1, resource type: 0
[info]current dest entropy:7, resource type: 0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xd value 0xd
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x1, x1, 0xd" at 0x80000840=>[0]0x80000840 (0xd09093) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000840 mem-ID=0 size=4 element-size=4 type=Instruction data=9390d000
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000840 end_addr=0x80000843
[info]current source entropy:1, resource type: 0
[info]current dest entropy:7, resource type: 0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x5cb value 0x5cb
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x1, x1, 1483" at 0x80000844=>[0]0x80000844 (0x5cb08093) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000844 mem-ID=0 size=4 element-size=4 type=Instruction data=9380b05c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000844 end_addr=0x80000847
[info]current source entropy:1, resource type: 0
[info]current dest entropy:7, resource type: 0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xd value 0xd
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x1, x1, 0xd" at 0x80000848=>[0]0x80000848 (0xd09093) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000848 mem-ID=0 size=4 element-size=4 type=Instruction data=9390d000
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000848 end_addr=0x8000084b
[info]current source entropy:1, resource type: 0
[info]current dest entropy:7, resource type: 0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x5f9 value 0x5f9
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x1, x1, 1529" at 0x8000084c=>[0]0x8000084c (0x5f908093) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008000084c mem-ID=0 size=4 element-size=4 type=Instruction data=9380905f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8000084c end_addr=0x8000084f
[info]current source entropy:1, resource type: 0
[info]current dest entropy:7, resource type: 0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x1, x1, 0xc" at 0x80000850=>[0]0x80000850 (0xc09093) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000850 mem-ID=0 size=4 element-size=4 type=Instruction data=9390c000
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000850 end_addr=0x80000853
[notice]retire dest stage: 6, access: 0xe, size: 1, type: 0
[info]current source entropy:1, resource type: 0
[info]current dest entropy:6, resource type: 0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xcab value 0xcab
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x1, x1, -853" at 0x80000854=>[0]0x80000854 (0xcab08093) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000854 mem-ID=0 size=4 element-size=4 type=Instruction data=9380b0ca
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000854 end_addr=0x80000857
[info]current source entropy:1, resource type: 0
[info]current dest entropy:6, resource type: 0
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x1, access: Write, reserve type: User
[info]{GenVirtualMemoryRequest::AddDetail} Size : 0x40 : GenVaRequest
[info]{GenVirtualMemoryRequest::AddDetail} Align : 0x40 : GenVaRequest
[info]{GenVirtualMemoryRequest::AddDetail} Type : D : GenVaRequest
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[notice]GenQueryAgent::HandleQuery : GenState
[info]{GenQueryAgent::GenState} state: Endianness=0x0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001fc7be3ec0 mem-ID=0 size=8 element-size=8 type=Data data=439e86a4f0911515
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1fc7be3ec0 end_addr=0x1fc7be3ec7
[info]InitializeMemory: MemoryInitRecord: address=0x0000001fc7be3ec8 mem-ID=0 size=8 element-size=8 type=Data data=5a79917d9d3757fd
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1fc7be3ec8 end_addr=0x1fc7be3ecf
[info]InitializeMemory: MemoryInitRecord: address=0x0000001fc7be3ed0 mem-ID=0 size=8 element-size=8 type=Data data=c24db7b6b89aa480
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1fc7be3ed0 end_addr=0x1fc7be3ed7
[info]InitializeMemory: MemoryInitRecord: address=0x0000001fc7be3ed8 mem-ID=0 size=8 element-size=8 type=Data data=94dc417ce5a5f058
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1fc7be3ed8 end_addr=0x1fc7be3edf
[info]InitializeMemory: MemoryInitRecord: address=0x0000001fc7be3ee0 mem-ID=0 size=8 element-size=8 type=Data data=569300d29250cbd8
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1fc7be3ee0 end_addr=0x1fc7be3ee7
[info]InitializeMemory: MemoryInitRecord: address=0x0000001fc7be3ee8 mem-ID=0 size=8 element-size=8 type=Data data=431e29684561965c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1fc7be3ee8 end_addr=0x1fc7be3eef
[info]InitializeMemory: MemoryInitRecord: address=0x0000001fc7be3ef0 mem-ID=0 size=8 element-size=8 type=Data data=b6417ff35d1cf3db
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1fc7be3ef0 end_addr=0x1fc7be3ef7
[info]InitializeMemory: MemoryInitRecord: address=0x0000001fc7be3ef8 mem-ID=0 size=8 element-size=8 type=Data data=e0a582b32393ed14
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1fc7be3ef8 end_addr=0x1fc7be3eff
[debug]register: x19 access: Write type: User isres: 0
[info]{RegisterReserver::ReserveRegister} Reserving register: x19, access: Write, reserve type: User
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x7f2 value 0x7f2
[info] opname=rd
[notice]Committing instruction "LUI x19, 2034" at 0x80000858=>[0]0x80000858 (0x7f29b7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000858 mem-ID=0 size=4 element-size=4 type=Instruction data=b7297f00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000858 end_addr=0x8000085b
[info]current dest entropy:6, resource type: 0
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xef9 value 0xef9
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x19, x19, -263" at 0x8000085c=>[0]0x8000085c (0xef99899b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008000085c mem-ID=0 size=4 element-size=4 type=Instruction data=9b8999ef
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8000085c end_addr=0x8000085f
[info]current source entropy:1, resource type: 0
[info]current dest entropy:7, resource type: 0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xe value 0xe
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x19, x19, 0xe" at 0x80000860=>[0]0x80000860 (0xe99993) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000860 mem-ID=0 size=4 element-size=4 type=Instruction data=9399e900
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000860 end_addr=0x80000863
[info]current source entropy:1, resource type: 0
[info]current dest entropy:7, resource type: 0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xec0 value 0xec0
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x19, x19, -320" at 0x80000864=>[0]0x80000864 (0xec098993) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000864 mem-ID=0 size=4 element-size=4 type=Instruction data=938909ec
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000864 end_addr=0x80000867
[info]current source entropy:1, resource type: 0
[info]current dest entropy:7, resource type: 0
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x19, access: Write, reserve type: User
[notice]Generating: VL1RE8.V##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[debug]choice tree name: Data alignment choice name: Aligned set weight: 50
[debug]choice tree name: Data alignment choice name: Unaligned set weight: 14
[info]constraint already forced, ignore reservation check
[info] opname=vd
[info] opname=LoadStore-rs1
[notice]Operand : LoadStore-rs1 mask 0x0 value 0x0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x0=>part 1 PA [0]0x0 size=1, part 2 PA [0]0x0 size=0
[notice]Committing instruction "VL1RE8.V v9, x19" at 0x80000868=>[0]0x80000868 (0x2898487) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000868 mem-ID=0 size=4 element-size=4 type=Instruction data=87848902
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000868 end_addr=0x8000086b
[info]current source entropy:1, resource type: 0
[info]{GenVirtualMemoryRequest::AddDetail} Size : 0x40 : GenVaRequest
[info]{GenVirtualMemoryRequest::AddDetail} Align : 0x40 : GenVaRequest
[info]{GenVirtualMemoryRequest::AddDetail} Type : D : GenVaRequest
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[notice]GenQueryAgent::HandleQuery : GenState
[info]{GenQueryAgent::GenState} state: Endianness=0x0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007bb1a16440 mem-ID=0 size=8 element-size=8 type=Data data=851f9fc4e7528724
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7bb1a16440 end_addr=0x7bb1a16447
[info]InitializeMemory: MemoryInitRecord: address=0x0000007bb1a16448 mem-ID=0 size=8 element-size=8 type=Data data=d3badaf5b4d95a6b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7bb1a16448 end_addr=0x7bb1a1644f
[info]InitializeMemory: MemoryInitRecord: address=0x0000007bb1a16450 mem-ID=0 size=8 element-size=8 type=Data data=328b3123dbd03ff4
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7bb1a16450 end_addr=0x7bb1a16457
[info]InitializeMemory: MemoryInitRecord: address=0x0000007bb1a16458 mem-ID=0 size=8 element-size=8 type=Data data=ecbfd987f15af4df
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7bb1a16458 end_addr=0x7bb1a1645f
[info]InitializeMemory: MemoryInitRecord: address=0x0000007bb1a16460 mem-ID=0 size=8 element-size=8 type=Data data=16ce571e79641d36
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7bb1a16460 end_addr=0x7bb1a16467
[info]InitializeMemory: MemoryInitRecord: address=0x0000007bb1a16468 mem-ID=0 size=8 element-size=8 type=Data data=16725b3a2532d227
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7bb1a16468 end_addr=0x7bb1a1646f
[info]InitializeMemory: MemoryInitRecord: address=0x0000007bb1a16470 mem-ID=0 size=8 element-size=8 type=Data data=a012d88074358a18
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7bb1a16470 end_addr=0x7bb1a16477
[info]InitializeMemory: MemoryInitRecord: address=0x0000007bb1a16478 mem-ID=0 size=8 element-size=8 type=Data data=4808513947a005b8
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7bb1a16478 end_addr=0x7bb1a1647f
[debug]register: x19 access: Write type: User isres: 0
[info]{RegisterReserver::ReserveRegister} Reserving register: x19, access: Write, reserve type: User
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x3dd9 value 0x3dd9
[info] opname=rd
[notice]Committing instruction "LUI x19, 15833" at 0x8000086c=>[0]0x8000086c (0x3dd99b7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008000086c mem-ID=0 size=4 element-size=4 type=Instruction data=b799dd03
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8000086c end_addr=0x8000086f
[info]current dest entropy:6, resource type: 0
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xd0b value 0xd0b
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x19, x19, -757" at 0x80000870=>[0]0x80000870 (0xd0b9899b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000870 mem-ID=0 size=4 element-size=4 type=Instruction data=9b89b9d0
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000870 end_addr=0x80000873
[notice]retire dest stage: e, access: 0xd, size: 1, type: 0
[info]current source entropy:1, resource type: 0
[info]current dest entropy:6, resource type: 0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xd value 0xd
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x19, x19, 0xd" at 0x80000874=>[0]0x80000874 (0xd99993) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000874 mem-ID=0 size=4 element-size=4 type=Instruction data=9399d900
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000874 end_addr=0x80000877
[notice]retire dest stage: f, access: 0xc, size: 1, type: 0
[info]current source entropy:1, resource type: 0
[info]current dest entropy:5, resource type: 0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x440 value 0x440
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x19, x19, 1088" at 0x80000878=>[0]0x80000878 (0x44098993) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000878 mem-ID=0 size=4 element-size=4 type=Instruction data=93890944
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000878 end_addr=0x8000087b
[info]current source entropy:1, resource type: 0
[info]current dest entropy:5, resource type: 0
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x19, access: Write, reserve type: User
[notice]Generating: VL1RE8.V##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[debug]choice tree name: Data alignment choice name: Aligned set weight: 50
[debug]choice tree name: Data alignment choice name: Unaligned set weight: 14
[info]constraint already forced, ignore reservation check
[info] opname=vd
[info] opname=LoadStore-rs1
[notice]Operand : LoadStore-rs1 mask 0x0 value 0x0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x0=>part 1 PA [0]0x0 size=1, part 2 PA [0]0x0 size=0
[notice]Committing instruction "VL1RE8.V v8, x19" at 0x8000087c=>[0]0x8000087c (0x2898407) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008000087c mem-ID=0 size=4 element-size=4 type=Instruction data=07848902
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8000087c end_addr=0x8000087f
[info]current source entropy:1, resource type: 0
[info]{GenVirtualMemoryRequest::AddDetail} Size : 0x40 : GenVaRequest
[info]{GenVirtualMemoryRequest::AddDetail} Align : 0x40 : GenVaRequest
[info]{GenVirtualMemoryRequest::AddDetail} Type : D : GenVaRequest
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[notice]GenQueryAgent::HandleQuery : GenState
[info]{GenQueryAgent::GenState} state: Endianness=0x0
[info]InitializeMemory: MemoryInitRecord: address=0x0000005316b8f140 mem-ID=0 size=8 element-size=8 type=Data data=14eaac01d2946cb9
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5316b8f140 end_addr=0x5316b8f147
[info]InitializeMemory: MemoryInitRecord: address=0x0000005316b8f148 mem-ID=0 size=8 element-size=8 type=Data data=b24a6b00f3fb12fe
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5316b8f148 end_addr=0x5316b8f14f
[info]InitializeMemory: MemoryInitRecord: address=0x0000005316b8f150 mem-ID=0 size=8 element-size=8 type=Data data=fad4283afb7bccc0
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5316b8f150 end_addr=0x5316b8f157
[info]InitializeMemory: MemoryInitRecord: address=0x0000005316b8f158 mem-ID=0 size=8 element-size=8 type=Data data=dfe9493753cffbce
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5316b8f158 end_addr=0x5316b8f15f
[info]InitializeMemory: MemoryInitRecord: address=0x0000005316b8f160 mem-ID=0 size=8 element-size=8 type=Data data=bb283f49b0f78644
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5316b8f160 end_addr=0x5316b8f167
[info]InitializeMemory: MemoryInitRecord: address=0x0000005316b8f168 mem-ID=0 size=8 element-size=8 type=Data data=f8252263fe779c07
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5316b8f168 end_addr=0x5316b8f16f
[info]InitializeMemory: MemoryInitRecord: address=0x0000005316b8f170 mem-ID=0 size=8 element-size=8 type=Data data=7b654c27e8cd25e7
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5316b8f170 end_addr=0x5316b8f177
[info]InitializeMemory: MemoryInitRecord: address=0x0000005316b8f178 mem-ID=0 size=8 element-size=8 type=Data data=7015e732aab99b06
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5316b8f178 end_addr=0x5316b8f17f
[debug]register: x19 access: Write type: User isres: 0
[info]{RegisterReserver::ReserveRegister} Reserving register: x19, access: Write, reserve type: User
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x5317 value 0x5317
[info] opname=rd
[notice]Committing instruction "LUI x19, 21271" at 0x80000880=>[0]0x80000880 (0x53179b7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000880 mem-ID=0 size=4 element-size=4 type=Instruction data=b7793105
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000880 end_addr=0x80000883
[info]current dest entropy:4, resource type: 0
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xb8f value 0xb8f
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x19, x19, -1137" at 0x80000884=>[0]0x80000884 (0xb8f9899b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000884 mem-ID=0 size=4 element-size=4 type=Instruction data=9b89f9b8
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000884 end_addr=0x80000887
[info]current source entropy:1, resource type: 0
[info]current dest entropy:5, resource type: 0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x19, x19, 0xc" at 0x80000888=>[0]0x80000888 (0xc99993) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000888 mem-ID=0 size=4 element-size=4 type=Instruction data=9399c900
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000888 end_addr=0x8000088b
[info]current source entropy:1, resource type: 0
[info]current dest entropy:5, resource type: 0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x140 value 0x140
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x19, x19, 320" at 0x8000088c=>[0]0x8000088c (0x14098993) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008000088c mem-ID=0 size=4 element-size=4 type=Instruction data=93890914
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8000088c end_addr=0x8000088f
[info]current source entropy:1, resource type: 0
[info]current dest entropy:5, resource type: 0
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x19, access: Write, reserve type: User
[notice]Generating: VL1RE8.V##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[debug]choice tree name: Data alignment choice name: Aligned set weight: 50
[debug]choice tree name: Data alignment choice name: Unaligned set weight: 14
[info]constraint already forced, ignore reservation check
[info] opname=vd
[info] opname=LoadStore-rs1
[notice]Operand : LoadStore-rs1 mask 0x0 value 0x0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x0=>part 1 PA [0]0x0 size=1, part 2 PA [0]0x0 size=0
[notice]Committing instruction "VL1RE8.V v7, x19" at 0x80000890=>[0]0x80000890 (0x2898387) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000890 mem-ID=0 size=4 element-size=4 type=Instruction data=87838902
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000890 end_addr=0x80000893
[info]current source entropy:1, resource type: 0
[info]{GenVirtualMemoryRequest::AddDetail} Size : 0x40 : GenVaRequest
[info]{GenVirtualMemoryRequest::AddDetail} Align : 0x40 : GenVaRequest
[info]{GenVirtualMemoryRequest::AddDetail} Type : D : GenVaRequest
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[notice]GenQueryAgent::HandleQuery : GenState
[info]{GenQueryAgent::GenState} state: Endianness=0x0
[info]InitializeMemory: MemoryInitRecord: address=0x00000066aa32ef40 mem-ID=0 size=8 element-size=8 type=Data data=245eefa882788a67
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x66aa32ef40 end_addr=0x66aa32ef47
[info]InitializeMemory: MemoryInitRecord: address=0x00000066aa32ef48 mem-ID=0 size=8 element-size=8 type=Data data=432d8766686556aa
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x66aa32ef48 end_addr=0x66aa32ef4f
[info]InitializeMemory: MemoryInitRecord: address=0x00000066aa32ef50 mem-ID=0 size=8 element-size=8 type=Data data=4e3c23c699103e1e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x66aa32ef50 end_addr=0x66aa32ef57
[info]InitializeMemory: MemoryInitRecord: address=0x00000066aa32ef58 mem-ID=0 size=8 element-size=8 type=Data data=615e232d507f643d
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x66aa32ef58 end_addr=0x66aa32ef5f
[info]InitializeMemory: MemoryInitRecord: address=0x00000066aa32ef60 mem-ID=0 size=8 element-size=8 type=Data data=8c26144e3ac6a0b4
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x66aa32ef60 end_addr=0x66aa32ef67
[info]InitializeMemory: MemoryInitRecord: address=0x00000066aa32ef68 mem-ID=0 size=8 element-size=8 type=Data data=5fdd6ae07242fcb2
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x66aa32ef68 end_addr=0x66aa32ef6f
[info]InitializeMemory: MemoryInitRecord: address=0x00000066aa32ef70 mem-ID=0 size=8 element-size=8 type=Data data=279d48184dbd50e0
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x66aa32ef70 end_addr=0x66aa32ef77
[info]InitializeMemory: MemoryInitRecord: address=0x00000066aa32ef78 mem-ID=0 size=8 element-size=8 type=Data data=0a661a818e1249eb
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x66aa32ef78 end_addr=0x66aa32ef7f
[debug]register: x19 access: Write type: User isres: 0
[info]{RegisterReserver::ReserveRegister} Reserving register: x19, access: Write, reserve type: User
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x66aa value 0x66aa
[info] opname=rd
[notice]Committing instruction "LUI x19, 26282" at 0x80000894=>[0]0x80000894 (0x66aa9b7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000894 mem-ID=0 size=4 element-size=4 type=Instruction data=b7a96a06
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000894 end_addr=0x80000897
[notice]retire dest stage: 17, access: 0xb, size: 1, type: 0
[info]current dest entropy:3, resource type: 0
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x32f value 0x32f
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x19, x19, 815" at 0x80000898=>[0]0x80000898 (0x32f9899b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000898 mem-ID=0 size=4 element-size=4 type=Instruction data=9b89f932
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000898 end_addr=0x8000089b
[info]current source entropy:1, resource type: 0
[info]current dest entropy:4, resource type: 0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x19, x19, 0xc" at 0x8000089c=>[0]0x8000089c (0xc99993) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008000089c mem-ID=0 size=4 element-size=4 type=Instruction data=9399c900
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8000089c end_addr=0x8000089f
[info]current source entropy:1, resource type: 0
[info]current dest entropy:4, resource type: 0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xf40 value 0xf40
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x19, x19, -192" at 0x800008a0=>[0]0x800008a0 (0xf4098993) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800008a0 mem-ID=0 size=4 element-size=4 type=Instruction data=938909f4
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800008a0 end_addr=0x800008a3
[info]current source entropy:1, resource type: 0
[info]current dest entropy:4, resource type: 0
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x19, access: Write, reserve type: User
[notice]Generating: VL1RE8.V##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[debug]choice tree name: Data alignment choice name: Aligned set weight: 50
[debug]choice tree name: Data alignment choice name: Unaligned set weight: 14
[info]constraint already forced, ignore reservation check
[info] opname=vd
[info] opname=LoadStore-rs1
[notice]Operand : LoadStore-rs1 mask 0x0 value 0x0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x0=>part 1 PA [0]0x0 size=1, part 2 PA [0]0x0 size=0
[notice]Committing instruction "VL1RE8.V v6, x19" at 0x800008a4=>[0]0x800008a4 (0x2898307) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800008a4 mem-ID=0 size=4 element-size=4 type=Instruction data=07838902
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800008a4 end_addr=0x800008a7
[info]current source entropy:1, resource type: 0
[info]{GenVirtualMemoryRequest::AddDetail} Size : 0x40 : GenVaRequest
[info]{GenVirtualMemoryRequest::AddDetail} Align : 0x40 : GenVaRequest
[info]{GenVirtualMemoryRequest::AddDetail} Type : D : GenVaRequest
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[notice]GenQueryAgent::HandleQuery : GenState
[info]{GenQueryAgent::GenState} state: Endianness=0x0
[info]InitializeMemory: MemoryInitRecord: address=0x0000000361ad8180 mem-ID=0 size=8 element-size=8 type=Data data=16c73e95b6ce3a48
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x361ad8180 end_addr=0x361ad8187
[info]InitializeMemory: MemoryInitRecord: address=0x0000000361ad8188 mem-ID=0 size=8 element-size=8 type=Data data=a97ccc242e1df406
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x361ad8188 end_addr=0x361ad818f
[info]InitializeMemory: MemoryInitRecord: address=0x0000000361ad8190 mem-ID=0 size=8 element-size=8 type=Data data=684eac139ea24f69
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x361ad8190 end_addr=0x361ad8197
[info]InitializeMemory: MemoryInitRecord: address=0x0000000361ad8198 mem-ID=0 size=8 element-size=8 type=Data data=96a95617af9347ef
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x361ad8198 end_addr=0x361ad819f
[info]InitializeMemory: MemoryInitRecord: address=0x0000000361ad81a0 mem-ID=0 size=8 element-size=8 type=Data data=d969f0643063b139
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x361ad81a0 end_addr=0x361ad81a7
[info]InitializeMemory: MemoryInitRecord: address=0x0000000361ad81a8 mem-ID=0 size=8 element-size=8 type=Data data=87f4959d3f1a4a46
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x361ad81a8 end_addr=0x361ad81af
[info]InitializeMemory: MemoryInitRecord: address=0x0000000361ad81b0 mem-ID=0 size=8 element-size=8 type=Data data=4ba3033c7e517a86
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x361ad81b0 end_addr=0x361ad81b7
[info]InitializeMemory: MemoryInitRecord: address=0x0000000361ad81b8 mem-ID=0 size=8 element-size=8 type=Data data=214f0ec71ec70e2b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x361ad81b8 end_addr=0x361ad81bf
[debug]register: x19 access: Write type: User isres: 0
[info]{RegisterReserver::ReserveRegister} Reserving register: x19, access: Write, reserve type: User
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x6c value 0x6c
[info] opname=rd
[notice]Committing instruction "LUI x19, 108" at 0x800008a8=>[0]0x800008a8 (0x6c9b7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800008a8 mem-ID=0 size=4 element-size=4 type=Instruction data=b7c90600
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800008a8 end_addr=0x800008ab
[info]current dest entropy:3, resource type: 0
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x35b value 0x35b
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x19, x19, 859" at 0x800008ac=>[0]0x800008ac (0x35b9899b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800008ac mem-ID=0 size=4 element-size=4 type=Instruction data=9b89b935
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800008ac end_addr=0x800008af
[info]current source entropy:1, resource type: 0
[info]current dest entropy:4, resource type: 0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xf value 0xf
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x19, x19, 0xf" at 0x800008b0=>[0]0x800008b0 (0xf99993) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800008b0 mem-ID=0 size=4 element-size=4 type=Instruction data=9399f900
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800008b0 end_addr=0x800008b3
[info]current source entropy:1, resource type: 0
[info]current dest entropy:4, resource type: 0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x180 value 0x180
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x19, x19, 384" at 0x800008b4=>[0]0x800008b4 (0x18098993) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800008b4 mem-ID=0 size=4 element-size=4 type=Instruction data=93890918
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800008b4 end_addr=0x800008b7
[notice]retire dest stage: 1f, access: 0xa, size: 1, type: 0
[info]current source entropy:1, resource type: 0
[info]current dest entropy:3, resource type: 0
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x19, access: Write, reserve type: User
[notice]Generating: VL1RE8.V##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[debug]choice tree name: Data alignment choice name: Aligned set weight: 50
[debug]choice tree name: Data alignment choice name: Unaligned set weight: 14
[info]constraint already forced, ignore reservation check
[info] opname=vd
[info] opname=LoadStore-rs1
[notice]Operand : LoadStore-rs1 mask 0x0 value 0x0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x0=>part 1 PA [0]0x0 size=1, part 2 PA [0]0x0 size=0
[notice]Committing instruction "VL1RE8.V v5, x19" at 0x800008b8=>[0]0x800008b8 (0x2898287) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800008b8 mem-ID=0 size=4 element-size=4 type=Instruction data=87828902
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800008b8 end_addr=0x800008bb
[info]current source entropy:1, resource type: 0
[info]{GenVirtualMemoryRequest::AddDetail} Size : 0x40 : GenVaRequest
[info]{GenVirtualMemoryRequest::AddDetail} Align : 0x40 : GenVaRequest
[info]{GenVirtualMemoryRequest::AddDetail} Type : D : GenVaRequest
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[notice]GenQueryAgent::HandleQuery : GenState
[info]{GenQueryAgent::GenState} state: Endianness=0x0
[info]InitializeMemory: MemoryInitRecord: address=0x0000002b3cf61a40 mem-ID=0 size=8 element-size=8 type=Data data=4e85515f246d58ee
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2b3cf61a40 end_addr=0x2b3cf61a47
[info]InitializeMemory: MemoryInitRecord: address=0x0000002b3cf61a48 mem-ID=0 size=8 element-size=8 type=Data data=8d7962a9ec6485f8
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2b3cf61a48 end_addr=0x2b3cf61a4f
[info]InitializeMemory: MemoryInitRecord: address=0x0000002b3cf61a50 mem-ID=0 size=8 element-size=8 type=Data data=000000000000f0ff
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2b3cf61a50 end_addr=0x2b3cf61a57
[info]InitializeMemory: MemoryInitRecord: address=0x0000002b3cf61a58 mem-ID=0 size=8 element-size=8 type=Data data=5e00718d81478c7c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2b3cf61a58 end_addr=0x2b3cf61a5f
[info]InitializeMemory: MemoryInitRecord: address=0x0000002b3cf61a60 mem-ID=0 size=8 element-size=8 type=Data data=479ca0aa2854c277
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2b3cf61a60 end_addr=0x2b3cf61a67
[info]InitializeMemory: MemoryInitRecord: address=0x0000002b3cf61a68 mem-ID=0 size=8 element-size=8 type=Data data=fe8a799bc8ab691b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2b3cf61a68 end_addr=0x2b3cf61a6f
[info]InitializeMemory: MemoryInitRecord: address=0x0000002b3cf61a70 mem-ID=0 size=8 element-size=8 type=Data data=f0431094b0c4c9c3
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2b3cf61a70 end_addr=0x2b3cf61a77
[info]InitializeMemory: MemoryInitRecord: address=0x0000002b3cf61a78 mem-ID=0 size=8 element-size=8 type=Data data=7e28ff42c4f3f5ac
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2b3cf61a78 end_addr=0x2b3cf61a7f
[debug]register: x19 access: Write type: User isres: 0
[info]{RegisterReserver::ReserveRegister} Reserving register: x19, access: Write, reserve type: User
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x159e value 0x159e
[info] opname=rd
[notice]Committing instruction "LUI x19, 5534" at 0x800008bc=>[0]0x800008bc (0x159e9b7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800008bc mem-ID=0 size=4 element-size=4 type=Instruction data=b7e95901
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800008bc end_addr=0x800008bf
[info]current dest entropy:2, resource type: 0
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x7b1 value 0x7b1
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x19, x19, 1969" at 0x800008c0=>[0]0x800008c0 (0x7b19899b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800008c0 mem-ID=0 size=4 element-size=4 type=Instruction data=9b89197b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800008c0 end_addr=0x800008c3
[info]current source entropy:1, resource type: 0
[info]current dest entropy:3, resource type: 0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xd value 0xd
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x19, x19, 0xd" at 0x800008c4=>[0]0x800008c4 (0xd99993) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800008c4 mem-ID=0 size=4 element-size=4 type=Instruction data=9399d900
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800008c4 end_addr=0x800008c7
[info]current source entropy:1, resource type: 0
[info]current dest entropy:3, resource type: 0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xa40 value 0xa40
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x19, x19, -1472" at 0x800008c8=>[0]0x800008c8 (0xa4098993) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800008c8 mem-ID=0 size=4 element-size=4 type=Instruction data=938909a4
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800008c8 end_addr=0x800008cb
[info]current source entropy:1, resource type: 0
[info]current dest entropy:3, resource type: 0
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x19, access: Write, reserve type: User
[notice]Generating: VL1RE8.V##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[debug]choice tree name: Data alignment choice name: Aligned set weight: 50
[debug]choice tree name: Data alignment choice name: Unaligned set weight: 14
[info]constraint already forced, ignore reservation check
[info] opname=vd
[info] opname=LoadStore-rs1
[notice]Operand : LoadStore-rs1 mask 0x0 value 0x0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x0=>part 1 PA [0]0x0 size=1, part 2 PA [0]0x0 size=0
[notice]Committing instruction "VL1RE8.V v4, x19" at 0x800008cc=>[0]0x800008cc (0x2898207) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800008cc mem-ID=0 size=4 element-size=4 type=Instruction data=07828902
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800008cc end_addr=0x800008cf
[info]current source entropy:1, resource type: 0
[info]{GenVirtualMemoryRequest::AddDetail} Size : 0x40 : GenVaRequest
[info]{GenVirtualMemoryRequest::AddDetail} Align : 0x40 : GenVaRequest
[info]{GenVirtualMemoryRequest::AddDetail} Type : D : GenVaRequest
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[notice]GenQueryAgent::HandleQuery : GenState
[info]{GenQueryAgent::GenState} state: Endianness=0x0
[info]InitializeMemory: MemoryInitRecord: address=0x000000209cfee080 mem-ID=0 size=8 element-size=8 type=Data data=656ba43c88f6b728
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x209cfee080 end_addr=0x209cfee087
[info]InitializeMemory: MemoryInitRecord: address=0x000000209cfee088 mem-ID=0 size=8 element-size=8 type=Data data=ab48ec3d79b92859
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x209cfee088 end_addr=0x209cfee08f
[info]InitializeMemory: MemoryInitRecord: address=0x000000209cfee090 mem-ID=0 size=8 element-size=8 type=Data data=85cadfe012cce09a
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x209cfee090 end_addr=0x209cfee097
[info]InitializeMemory: MemoryInitRecord: address=0x000000209cfee098 mem-ID=0 size=8 element-size=8 type=Data data=bf22ec362daa8ad4
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x209cfee098 end_addr=0x209cfee09f
[info]InitializeMemory: MemoryInitRecord: address=0x000000209cfee0a0 mem-ID=0 size=8 element-size=8 type=Data data=d38b7b1b21b2c4df
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x209cfee0a0 end_addr=0x209cfee0a7
[info]InitializeMemory: MemoryInitRecord: address=0x000000209cfee0a8 mem-ID=0 size=8 element-size=8 type=Data data=553b3a00dc5f0d1c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x209cfee0a8 end_addr=0x209cfee0af
[info]InitializeMemory: MemoryInitRecord: address=0x000000209cfee0b0 mem-ID=0 size=8 element-size=8 type=Data data=5248fb03d484df67
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x209cfee0b0 end_addr=0x209cfee0b7
[info]InitializeMemory: MemoryInitRecord: address=0x000000209cfee0b8 mem-ID=0 size=8 element-size=8 type=Data data=894370b243f99856
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x209cfee0b8 end_addr=0x209cfee0bf
[debug]register: x19 access: Write type: User isres: 0
[info]{RegisterReserver::ReserveRegister} Reserving register: x19, access: Write, reserve type: User
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x104e value 0x104e
[info] opname=rd
[notice]Committing instruction "LUI x19, 4174" at 0x800008d0=>[0]0x800008d0 (0x104e9b7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800008d0 mem-ID=0 size=4 element-size=4 type=Instruction data=b7e90401
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800008d0 end_addr=0x800008d3
[info]current dest entropy:2, resource type: 0
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x7f7 value 0x7f7
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x19, x19, 2039" at 0x800008d4=>[0]0x800008d4 (0x7f79899b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800008d4 mem-ID=0 size=4 element-size=4 type=Instruction data=9b89797f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800008d4 end_addr=0x800008d7
[notice]retire dest stage: 7, access: 0x1, size: 1, type: 0
[info]current source entropy:1, resource type: 0
[info]current dest entropy:2, resource type: 0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xd value 0xd
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x19, x19, 0xd" at 0x800008d8=>[0]0x800008d8 (0xd99993) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800008d8 mem-ID=0 size=4 element-size=4 type=Instruction data=9399d900
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800008d8 end_addr=0x800008db
[info]current source entropy:1, resource type: 0
[info]current dest entropy:2, resource type: 0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x80 value 0x80
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x19, x19, 128" at 0x800008dc=>[0]0x800008dc (0x8098993) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800008dc mem-ID=0 size=4 element-size=4 type=Instruction data=93890908
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800008dc end_addr=0x800008df
[info]current source entropy:1, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x19, access: Write, reserve type: User
[notice]Generating: VL1RE8.V##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[debug]choice tree name: Data alignment choice name: Aligned set weight: 50
[debug]choice tree name: Data alignment choice name: Unaligned set weight: 14
[info]constraint already forced, ignore reservation check
[info] opname=vd
[info] opname=LoadStore-rs1
[notice]Operand : LoadStore-rs1 mask 0x0 value 0x0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x0=>part 1 PA [0]0x0 size=1, part 2 PA [0]0x0 size=0
[notice]Committing instruction "VL1RE8.V v31, x19" at 0x800008e0=>[0]0x800008e0 (0x2898f87) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800008e0 mem-ID=0 size=4 element-size=4 type=Instruction data=878f8902
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800008e0 end_addr=0x800008e3
[info]current source entropy:1, resource type: 0
[info]{GenVirtualMemoryRequest::AddDetail} Size : 0x40 : GenVaRequest
[info]{GenVirtualMemoryRequest::AddDetail} Align : 0x40 : GenVaRequest
[info]{GenVirtualMemoryRequest::AddDetail} Type : D : GenVaRequest
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[notice]GenQueryAgent::HandleQuery : GenState
[info]{GenQueryAgent::GenState} state: Endianness=0x0
[info]InitializeMemory: MemoryInitRecord: address=0x00000063a3b9da00 mem-ID=0 size=8 element-size=8 type=Data data=fa3e2eebf2140745
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x63a3b9da00 end_addr=0x63a3b9da07
[info]InitializeMemory: MemoryInitRecord: address=0x00000063a3b9da08 mem-ID=0 size=8 element-size=8 type=Data data=eccbaccf64dd4066
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x63a3b9da08 end_addr=0x63a3b9da0f
[info]InitializeMemory: MemoryInitRecord: address=0x00000063a3b9da10 mem-ID=0 size=8 element-size=8 type=Data data=c5548906dd450414
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x63a3b9da10 end_addr=0x63a3b9da17
[info]InitializeMemory: MemoryInitRecord: address=0x00000063a3b9da18 mem-ID=0 size=8 element-size=8 type=Data data=d5731c1b77a6509a
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x63a3b9da18 end_addr=0x63a3b9da1f
[info]InitializeMemory: MemoryInitRecord: address=0x00000063a3b9da20 mem-ID=0 size=8 element-size=8 type=Data data=38544c756bdc235f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x63a3b9da20 end_addr=0x63a3b9da27
[info]InitializeMemory: MemoryInitRecord: address=0x00000063a3b9da28 mem-ID=0 size=8 element-size=8 type=Data data=491c6976738395fc
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x63a3b9da28 end_addr=0x63a3b9da2f
[info]InitializeMemory: MemoryInitRecord: address=0x00000063a3b9da30 mem-ID=0 size=8 element-size=8 type=Data data=3bb5fe8e28f9f0d3
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x63a3b9da30 end_addr=0x63a3b9da37
[info]InitializeMemory: MemoryInitRecord: address=0x00000063a3b9da38 mem-ID=0 size=8 element-size=8 type=Data data=8a706fc56615c47c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x63a3b9da38 end_addr=0x63a3b9da3f
[debug]register: x19 access: Write type: User isres: 0
[info]{RegisterReserver::ReserveRegister} Reserving register: x19, access: Write, reserve type: User
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x31d2 value 0x31d2
[info] opname=rd
[notice]Committing instruction "LUI x19, 12754" at 0x800008e4=>[0]0x800008e4 (0x31d29b7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800008e4 mem-ID=0 size=4 element-size=4 type=Instruction data=b7291d03
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800008e4 end_addr=0x800008e7
[info]current dest entropy:1, resource type: 0
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xdcf value 0xdcf
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x19, x19, -561" at 0x800008e8=>[0]0x800008e8 (0xdcf9899b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800008e8 mem-ID=0 size=4 element-size=4 type=Instruction data=9b89f9dc
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800008e8 end_addr=0x800008eb
[info]current source entropy:1, resource type: 0
[info]current dest entropy:2, resource type: 0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xd value 0xd
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x19, x19, 0xd" at 0x800008ec=>[0]0x800008ec (0xd99993) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800008ec mem-ID=0 size=4 element-size=4 type=Instruction data=9399d900
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800008ec end_addr=0x800008ef
[info]current source entropy:1, resource type: 0
[info]current dest entropy:2, resource type: 0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xa00 value 0xa00
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x19, x19, -1536" at 0x800008f0=>[0]0x800008f0 (0xa0098993) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800008f0 mem-ID=0 size=4 element-size=4 type=Instruction data=938909a0
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800008f0 end_addr=0x800008f3
[info]current source entropy:1, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x19, access: Write, reserve type: User
[notice]Generating: VL1RE8.V##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[debug]choice tree name: Data alignment choice name: Aligned set weight: 50
[debug]choice tree name: Data alignment choice name: Unaligned set weight: 14
[info]constraint already forced, ignore reservation check
[info] opname=vd
[info] opname=LoadStore-rs1
[notice]Operand : LoadStore-rs1 mask 0x0 value 0x0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x0=>part 1 PA [0]0x0 size=1, part 2 PA [0]0x0 size=0
[notice]Committing instruction "VL1RE8.V v30, x19" at 0x800008f4=>[0]0x800008f4 (0x2898f07) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800008f4 mem-ID=0 size=4 element-size=4 type=Instruction data=078f8902
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800008f4 end_addr=0x800008f7
[info]current source entropy:1, resource type: 0
[info]{GenVirtualMemoryRequest::AddDetail} Size : 0x40 : GenVaRequest
[info]{GenVirtualMemoryRequest::AddDetail} Align : 0x40 : GenVaRequest
[info]{GenVirtualMemoryRequest::AddDetail} Type : D : GenVaRequest
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[notice]GenQueryAgent::HandleQuery : GenState
[info]{GenQueryAgent::GenState} state: Endianness=0x0
[info]InitializeMemory: MemoryInitRecord: address=0x00000007248b1ec0 mem-ID=0 size=8 element-size=8 type=Data data=2829ca91147a3982
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7248b1ec0 end_addr=0x7248b1ec7
[info]InitializeMemory: MemoryInitRecord: address=0x00000007248b1ec8 mem-ID=0 size=8 element-size=8 type=Data data=8b371dd3e9aadcb6
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7248b1ec8 end_addr=0x7248b1ecf
[info]InitializeMemory: MemoryInitRecord: address=0x00000007248b1ed0 mem-ID=0 size=8 element-size=8 type=Data data=59f259172ffadff7
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7248b1ed0 end_addr=0x7248b1ed7
[info]InitializeMemory: MemoryInitRecord: address=0x00000007248b1ed8 mem-ID=0 size=8 element-size=8 type=Data data=95f9bfc9f8c55c6e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7248b1ed8 end_addr=0x7248b1edf
[info]InitializeMemory: MemoryInitRecord: address=0x00000007248b1ee0 mem-ID=0 size=8 element-size=8 type=Data data=163183c74e56ef00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7248b1ee0 end_addr=0x7248b1ee7
[info]InitializeMemory: MemoryInitRecord: address=0x00000007248b1ee8 mem-ID=0 size=8 element-size=8 type=Data data=aad0e8763b17f386
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7248b1ee8 end_addr=0x7248b1eef
[info]InitializeMemory: MemoryInitRecord: address=0x00000007248b1ef0 mem-ID=0 size=8 element-size=8 type=Data data=04469fbb8c7878aa
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7248b1ef0 end_addr=0x7248b1ef7
[info]InitializeMemory: MemoryInitRecord: address=0x00000007248b1ef8 mem-ID=0 size=8 element-size=8 type=Data data=5eaa9c16d390646d
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7248b1ef8 end_addr=0x7248b1eff
[debug]register: x19 access: Write type: User isres: 0
[info]{RegisterReserver::ReserveRegister} Reserving register: x19, access: Write, reserve type: User
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x392 value 0x392
[info] opname=rd
[notice]Committing instruction "LUI x19, 914" at 0x800008f8=>[0]0x800008f8 (0x3929b7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800008f8 mem-ID=0 size=4 element-size=4 type=Instruction data=b7293900
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800008f8 end_addr=0x800008fb
[info]current dest entropy:1, resource type: 0
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x459 value 0x459
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x19, x19, 1113" at 0x800008fc=>[0]0x800008fc (0x4599899b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800008fc mem-ID=0 size=4 element-size=4 type=Instruction data=9b899945
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800008fc end_addr=0x800008ff
[info]current source entropy:1, resource type: 0
[info]current dest entropy:2, resource type: 0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xd value 0xd
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x19, x19, 0xd" at 0x80000900=>[0]0x80000900 (0xd99993) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000900 mem-ID=0 size=4 element-size=4 type=Instruction data=9399d900
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000900 end_addr=0x80000903
[info]current source entropy:1, resource type: 0
[info]current dest entropy:2, resource type: 0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xec0 value 0xec0
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x19, x19, -320" at 0x80000904=>[0]0x80000904 (0xec098993) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000904 mem-ID=0 size=4 element-size=4 type=Instruction data=938909ec
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000904 end_addr=0x80000907
[info]current source entropy:1, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x19, access: Write, reserve type: User
[notice]Generating: VL1RE8.V##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[debug]choice tree name: Data alignment choice name: Aligned set weight: 50
[debug]choice tree name: Data alignment choice name: Unaligned set weight: 14
[info]constraint already forced, ignore reservation check
[info] opname=vd
[info] opname=LoadStore-rs1
[notice]Operand : LoadStore-rs1 mask 0x0 value 0x0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x0=>part 1 PA [0]0x0 size=1, part 2 PA [0]0x0 size=0
[notice]Committing instruction "VL1RE8.V v3, x19" at 0x80000908=>[0]0x80000908 (0x2898187) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000908 mem-ID=0 size=4 element-size=4 type=Instruction data=87818902
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000908 end_addr=0x8000090b
[info]current source entropy:1, resource type: 0
[info]{GenVirtualMemoryRequest::AddDetail} Size : 0x40 : GenVaRequest
[info]{GenVirtualMemoryRequest::AddDetail} Align : 0x40 : GenVaRequest
[info]{GenVirtualMemoryRequest::AddDetail} Type : D : GenVaRequest
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[notice]GenQueryAgent::HandleQuery : GenState
[info]{GenQueryAgent::GenState} state: Endianness=0x0
[info]InitializeMemory: MemoryInitRecord: address=0x0000005a1e9b7400 mem-ID=0 size=8 element-size=8 type=Data data=74a2fbcff47453cf
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5a1e9b7400 end_addr=0x5a1e9b7407
[info]InitializeMemory: MemoryInitRecord: address=0x0000005a1e9b7408 mem-ID=0 size=8 element-size=8 type=Data data=b3e24484e63822c5
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5a1e9b7408 end_addr=0x5a1e9b740f
[info]InitializeMemory: MemoryInitRecord: address=0x0000005a1e9b7410 mem-ID=0 size=8 element-size=8 type=Data data=590dbbd20a49f5c2
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5a1e9b7410 end_addr=0x5a1e9b7417
[info]InitializeMemory: MemoryInitRecord: address=0x0000005a1e9b7418 mem-ID=0 size=8 element-size=8 type=Data data=109e3fba371f2072
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5a1e9b7418 end_addr=0x5a1e9b741f
[info]InitializeMemory: MemoryInitRecord: address=0x0000005a1e9b7420 mem-ID=0 size=8 element-size=8 type=Data data=830b326819aff432
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5a1e9b7420 end_addr=0x5a1e9b7427
[info]InitializeMemory: MemoryInitRecord: address=0x0000005a1e9b7428 mem-ID=0 size=8 element-size=8 type=Data data=8ef96917b43178fa
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5a1e9b7428 end_addr=0x5a1e9b742f
[info]InitializeMemory: MemoryInitRecord: address=0x0000005a1e9b7430 mem-ID=0 size=8 element-size=8 type=Data data=4bd7b109e3c88846
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5a1e9b7430 end_addr=0x5a1e9b7437
[info]InitializeMemory: MemoryInitRecord: address=0x0000005a1e9b7438 mem-ID=0 size=8 element-size=8 type=Data data=49c50c77cf062c7a
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5a1e9b7438 end_addr=0x5a1e9b743f
[debug]register: x19 access: Write type: User isres: 0
[info]{RegisterReserver::ReserveRegister} Reserving register: x19, access: Write, reserve type: User
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x5a1f value 0x5a1f
[info] opname=rd
[notice]Committing instruction "LUI x19, 23071" at 0x8000090c=>[0]0x8000090c (0x5a1f9b7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008000090c mem-ID=0 size=4 element-size=4 type=Instruction data=b7f9a105
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8000090c end_addr=0x8000090f
[info]current dest entropy:1, resource type: 0
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x9b7 value 0x9b7
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x19, x19, -1609" at 0x80000910=>[0]0x80000910 (0x9b79899b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000910 mem-ID=0 size=4 element-size=4 type=Instruction data=9b89799b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000910 end_addr=0x80000913
[info]current source entropy:1, resource type: 0
[info]current dest entropy:2, resource type: 0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x19, x19, 0xc" at 0x80000914=>[0]0x80000914 (0xc99993) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000914 mem-ID=0 size=4 element-size=4 type=Instruction data=9399c900
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000914 end_addr=0x80000917
[info]current source entropy:1, resource type: 0
[info]current dest entropy:2, resource type: 0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x400 value 0x400
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x19, x19, 1024" at 0x80000918=>[0]0x80000918 (0x40098993) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000918 mem-ID=0 size=4 element-size=4 type=Instruction data=93890940
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000918 end_addr=0x8000091b
[info]current source entropy:1, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x19, access: Write, reserve type: User
[notice]Generating: VL1RE8.V##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[debug]choice tree name: Data alignment choice name: Aligned set weight: 50
[debug]choice tree name: Data alignment choice name: Unaligned set weight: 14
[info]constraint already forced, ignore reservation check
[info] opname=vd
[info] opname=LoadStore-rs1
[notice]Operand : LoadStore-rs1 mask 0x0 value 0x0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x0=>part 1 PA [0]0x0 size=1, part 2 PA [0]0x0 size=0
[notice]Committing instruction "VL1RE8.V v29, x19" at 0x8000091c=>[0]0x8000091c (0x2898e87) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008000091c mem-ID=0 size=4 element-size=4 type=Instruction data=878e8902
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8000091c end_addr=0x8000091f
[info]current source entropy:1, resource type: 0
[info]{GenVirtualMemoryRequest::AddDetail} Size : 0x40 : GenVaRequest
[info]{GenVirtualMemoryRequest::AddDetail} Align : 0x40 : GenVaRequest
[info]{GenVirtualMemoryRequest::AddDetail} Type : D : GenVaRequest
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[notice]GenQueryAgent::HandleQuery : GenState
[info]{GenQueryAgent::GenState} state: Endianness=0x0
[info]InitializeMemory: MemoryInitRecord: address=0x00000002c346f800 mem-ID=0 size=8 element-size=8 type=Data data=cf59e148e7ad9521
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2c346f800 end_addr=0x2c346f807
[info]InitializeMemory: MemoryInitRecord: address=0x00000002c346f808 mem-ID=0 size=8 element-size=8 type=Data data=adacb0fecdce5da5
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2c346f808 end_addr=0x2c346f80f
[info]InitializeMemory: MemoryInitRecord: address=0x00000002c346f810 mem-ID=0 size=8 element-size=8 type=Data data=fd85723f2854a113
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2c346f810 end_addr=0x2c346f817
[info]InitializeMemory: MemoryInitRecord: address=0x00000002c346f818 mem-ID=0 size=8 element-size=8 type=Data data=dab9a5ae0c3ece2a
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2c346f818 end_addr=0x2c346f81f
[info]InitializeMemory: MemoryInitRecord: address=0x00000002c346f820 mem-ID=0 size=8 element-size=8 type=Data data=5752c58d4deed8d3
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2c346f820 end_addr=0x2c346f827
[info]InitializeMemory: MemoryInitRecord: address=0x00000002c346f828 mem-ID=0 size=8 element-size=8 type=Data data=bc1dced36fc8546a
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2c346f828 end_addr=0x2c346f82f
[info]InitializeMemory: MemoryInitRecord: address=0x00000002c346f830 mem-ID=0 size=8 element-size=8 type=Data data=0000000000000000
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2c346f830 end_addr=0x2c346f837
[info]InitializeMemory: MemoryInitRecord: address=0x00000002c346f838 mem-ID=0 size=8 element-size=8 type=Data data=d0302418df0497e1
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2c346f838 end_addr=0x2c346f83f
[debug]register: x19 access: Write type: User isres: 0
[info]{RegisterReserver::ReserveRegister} Reserving register: x19, access: Write, reserve type: User
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x2c value 0x2c
[info] opname=rd
[notice]Committing instruction "LUI x19, 44" at 0x80000920=>[0]0x80000920 (0x2c9b7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000920 mem-ID=0 size=4 element-size=4 type=Instruction data=b7c90200
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000920 end_addr=0x80000923
[info]current dest entropy:1, resource type: 0
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x347 value 0x347
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x19, x19, 839" at 0x80000924=>[0]0x80000924 (0x3479899b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000924 mem-ID=0 size=4 element-size=4 type=Instruction data=9b897934
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000924 end_addr=0x80000927
[info]current source entropy:1, resource type: 0
[info]current dest entropy:2, resource type: 0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0x10 value 0x10
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x19, x19, 0x10" at 0x80000928=>[0]0x80000928 (0x1099993) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000928 mem-ID=0 size=4 element-size=4 type=Instruction data=93990901
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000928 end_addr=0x8000092b
[info]current source entropy:1, resource type: 0
[info]current dest entropy:2, resource type: 0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x800 value 0x800
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x19, x19, -2048" at 0x8000092c=>[0]0x8000092c (0x80098993) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008000092c mem-ID=0 size=4 element-size=4 type=Instruction data=93890980
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8000092c end_addr=0x8000092f
[info]current source entropy:1, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x19, access: Write, reserve type: User
[notice]Generating: VL1RE8.V##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[debug]choice tree name: Data alignment choice name: Aligned set weight: 50
[debug]choice tree name: Data alignment choice name: Unaligned set weight: 14
[info]constraint already forced, ignore reservation check
[info] opname=vd
[info] opname=LoadStore-rs1
[notice]Operand : LoadStore-rs1 mask 0x0 value 0x0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x0=>part 1 PA [0]0x0 size=1, part 2 PA [0]0x0 size=0
[notice]Committing instruction "VL1RE8.V v28, x19" at 0x80000930=>[0]0x80000930 (0x2898e07) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000930 mem-ID=0 size=4 element-size=4 type=Instruction data=078e8902
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000930 end_addr=0x80000933
[info]current source entropy:1, resource type: 0
[info]{GenVirtualMemoryRequest::AddDetail} Size : 0x40 : GenVaRequest
[info]{GenVirtualMemoryRequest::AddDetail} Align : 0x40 : GenVaRequest
[info]{GenVirtualMemoryRequest::AddDetail} Type : D : GenVaRequest
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[notice]GenQueryAgent::HandleQuery : GenState
[info]{GenQueryAgent::GenState} state: Endianness=0x0
[info]InitializeMemory: MemoryInitRecord: address=0x000000330c0c0b00 mem-ID=0 size=8 element-size=8 type=Data data=ffa1977c97cd3d9b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x330c0c0b00 end_addr=0x330c0c0b07
[info]InitializeMemory: MemoryInitRecord: address=0x000000330c0c0b08 mem-ID=0 size=8 element-size=8 type=Data data=84b3689ce7b104be
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x330c0c0b08 end_addr=0x330c0c0b0f
[info]InitializeMemory: MemoryInitRecord: address=0x000000330c0c0b10 mem-ID=0 size=8 element-size=8 type=Data data=15b8f954b22e55bc
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x330c0c0b10 end_addr=0x330c0c0b17
[info]InitializeMemory: MemoryInitRecord: address=0x000000330c0c0b18 mem-ID=0 size=8 element-size=8 type=Data data=dde79558891618b6
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x330c0c0b18 end_addr=0x330c0c0b1f
[info]InitializeMemory: MemoryInitRecord: address=0x000000330c0c0b20 mem-ID=0 size=8 element-size=8 type=Data data=6ace3ab1067c1492
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x330c0c0b20 end_addr=0x330c0c0b27
[info]InitializeMemory: MemoryInitRecord: address=0x000000330c0c0b28 mem-ID=0 size=8 element-size=8 type=Data data=7b144e4f334b62e1
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x330c0c0b28 end_addr=0x330c0c0b2f
[info]InitializeMemory: MemoryInitRecord: address=0x000000330c0c0b30 mem-ID=0 size=8 element-size=8 type=Data data=0000000000000080
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x330c0c0b30 end_addr=0x330c0c0b37
[info]InitializeMemory: MemoryInitRecord: address=0x000000330c0c0b38 mem-ID=0 size=8 element-size=8 type=Data data=000000000000f0ff
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x330c0c0b38 end_addr=0x330c0c0b3f
[debug]register: x19 access: Write type: User isres: 0
[info]{RegisterReserver::ReserveRegister} Reserving register: x19, access: Write, reserve type: User
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x330c value 0x330c
[info] opname=rd
[notice]Committing instruction "LUI x19, 13068" at 0x80000934=>[0]0x80000934 (0x330c9b7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000934 mem-ID=0 size=4 element-size=4 type=Instruction data=b7c93003
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000934 end_addr=0x80000937
[info]current dest entropy:1, resource type: 0
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xc1 value 0xc1
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x19, x19, 193" at 0x80000938=>[0]0x80000938 (0xc19899b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000938 mem-ID=0 size=4 element-size=4 type=Instruction data=9b89190c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000938 end_addr=0x8000093b
[info]current source entropy:1, resource type: 0
[info]current dest entropy:2, resource type: 0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x19, x19, 0xc" at 0x8000093c=>[0]0x8000093c (0xc99993) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008000093c mem-ID=0 size=4 element-size=4 type=Instruction data=9399c900
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8000093c end_addr=0x8000093f
[info]current source entropy:1, resource type: 0
[info]current dest entropy:2, resource type: 0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xb00 value 0xb00
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x19, x19, -1280" at 0x80000940=>[0]0x80000940 (0xb0098993) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000940 mem-ID=0 size=4 element-size=4 type=Instruction data=938909b0
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000940 end_addr=0x80000943
[info]current source entropy:1, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x19, access: Write, reserve type: User
[notice]Generating: VL1RE8.V##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[debug]choice tree name: Data alignment choice name: Aligned set weight: 50
[debug]choice tree name: Data alignment choice name: Unaligned set weight: 14
[info]constraint already forced, ignore reservation check
[info] opname=vd
[info] opname=LoadStore-rs1
[notice]Operand : LoadStore-rs1 mask 0x0 value 0x0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x0=>part 1 PA [0]0x0 size=1, part 2 PA [0]0x0 size=0
[notice]Committing instruction "VL1RE8.V v27, x19" at 0x80000944=>[0]0x80000944 (0x2898d87) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000944 mem-ID=0 size=4 element-size=4 type=Instruction data=878d8902
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000944 end_addr=0x80000947
[info]current source entropy:1, resource type: 0
[info]{GenVirtualMemoryRequest::AddDetail} Size : 0x40 : GenVaRequest
[info]{GenVirtualMemoryRequest::AddDetail} Align : 0x40 : GenVaRequest
[info]{GenVirtualMemoryRequest::AddDetail} Type : D : GenVaRequest
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[notice]GenQueryAgent::HandleQuery : GenState
[info]{GenQueryAgent::GenState} state: Endianness=0x0
[info]InitializeMemory: MemoryInitRecord: address=0x00000060525f6ac0 mem-ID=0 size=8 element-size=8 type=Data data=d27c55d87e14f3e7
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x60525f6ac0 end_addr=0x60525f6ac7
[info]InitializeMemory: MemoryInitRecord: address=0x00000060525f6ac8 mem-ID=0 size=8 element-size=8 type=Data data=5f6e4f9b4d1a4039
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x60525f6ac8 end_addr=0x60525f6acf
[info]InitializeMemory: MemoryInitRecord: address=0x00000060525f6ad0 mem-ID=0 size=8 element-size=8 type=Data data=e51e7b7305697ade
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x60525f6ad0 end_addr=0x60525f6ad7
[info]InitializeMemory: MemoryInitRecord: address=0x00000060525f6ad8 mem-ID=0 size=8 element-size=8 type=Data data=d51520e2dd0516d3
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x60525f6ad8 end_addr=0x60525f6adf
[info]InitializeMemory: MemoryInitRecord: address=0x00000060525f6ae0 mem-ID=0 size=8 element-size=8 type=Data data=9f93290e3bdf7669
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x60525f6ae0 end_addr=0x60525f6ae7
[info]InitializeMemory: MemoryInitRecord: address=0x00000060525f6ae8 mem-ID=0 size=8 element-size=8 type=Data data=5098a5d63224e8f9
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x60525f6ae8 end_addr=0x60525f6aef
[info]InitializeMemory: MemoryInitRecord: address=0x00000060525f6af0 mem-ID=0 size=8 element-size=8 type=Data data=cc3eed128785eec9
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x60525f6af0 end_addr=0x60525f6af7
[info]InitializeMemory: MemoryInitRecord: address=0x00000060525f6af8 mem-ID=0 size=8 element-size=8 type=Data data=9fe576f0208f3164
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x60525f6af8 end_addr=0x60525f6aff
[debug]register: x19 access: Write type: User isres: 0
[info]{RegisterReserver::ReserveRegister} Reserving register: x19, access: Write, reserve type: User
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x6052 value 0x6052
[info] opname=rd
[notice]Committing instruction "LUI x19, 24658" at 0x80000948=>[0]0x80000948 (0x60529b7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000948 mem-ID=0 size=4 element-size=4 type=Instruction data=b7290506
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000948 end_addr=0x8000094b
[info]current dest entropy:1, resource type: 0
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x5f7 value 0x5f7
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x19, x19, 1527" at 0x8000094c=>[0]0x8000094c (0x5f79899b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008000094c mem-ID=0 size=4 element-size=4 type=Instruction data=9b89795f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8000094c end_addr=0x8000094f
[info]current source entropy:1, resource type: 0
[info]current dest entropy:2, resource type: 0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x19, x19, 0xc" at 0x80000950=>[0]0x80000950 (0xc99993) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000950 mem-ID=0 size=4 element-size=4 type=Instruction data=9399c900
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000950 end_addr=0x80000953
[info]current source entropy:1, resource type: 0
[info]current dest entropy:2, resource type: 0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xac0 value 0xac0
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x19, x19, -1344" at 0x80000954=>[0]0x80000954 (0xac098993) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000954 mem-ID=0 size=4 element-size=4 type=Instruction data=938909ac
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000954 end_addr=0x80000957
[info]current source entropy:1, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x19, access: Write, reserve type: User
[notice]Generating: VL1RE8.V##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[debug]choice tree name: Data alignment choice name: Aligned set weight: 50
[debug]choice tree name: Data alignment choice name: Unaligned set weight: 14
[info]constraint already forced, ignore reservation check
[info] opname=vd
[info] opname=LoadStore-rs1
[notice]Operand : LoadStore-rs1 mask 0x0 value 0x0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x0=>part 1 PA [0]0x0 size=1, part 2 PA [0]0x0 size=0
[notice]Committing instruction "VL1RE8.V v26, x19" at 0x80000958=>[0]0x80000958 (0x2898d07) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000958 mem-ID=0 size=4 element-size=4 type=Instruction data=078d8902
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000958 end_addr=0x8000095b
[info]current source entropy:1, resource type: 0
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : JumpToStart
[info]{Generator::GetStateValue} state: 'InitialPC=0x80011000
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x80011 value 0x80011
[info] opname=rd
[notice]Committing instruction "LUI x19, -524271" at 0x8000095c=>[0]0x8000095c (0x800119b7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008000095c mem-ID=0 size=4 element-size=4 type=Instruction data=b7190180
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8000095c end_addr=0x8000095f
[info]current dest entropy:1, resource type: 0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0x20 value 0x20
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x19, x19, 0x20" at 0x80000960=>[0]0x80000960 (0x2099993) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000960 mem-ID=0 size=4 element-size=4 type=Instruction data=93990902
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000960 end_addr=0x80000963
[info]current source entropy:1, resource type: 0
[info]current dest entropy:2, resource type: 0
[notice]Generating: SRLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0x20 value 0x20
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SRLI x19, x19, 0x20" at 0x80000964=>[0]0x80000964 (0x209d993) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000964 mem-ID=0 size=4 element-size=4 type=Instruction data=93d90902
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000964 end_addr=0x80000967
[info]current source entropy:1, resource type: 0
[info]current dest entropy:2, resource type: 0
[notice]Generating: CSRRW#register#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=csr
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "CSRRW mepc, x19, x0" at 0x80000968=>[0]0x80000968 (0x34199073) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000968 mem-ID=0 size=4 element-size=4 type=Instruction data=73901934
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000968 end_addr=0x8000096b
[info]current source entropy:1, resource type: 0
[info]current dest entropy:2, resource type: 0
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x2f673 value 0x2f673
[info] opname=rd
[notice]Committing instruction "LUI x19, 194163" at 0x8000096c=>[0]0x8000096c (0x2f6739b7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008000096c mem-ID=0 size=4 element-size=4 type=Instruction data=b739672f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8000096c end_addr=0x8000096f
[info]current dest entropy:2, resource type: 0
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x3ab value 0x3ab
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x19, x19, 939" at 0x80000970=>[0]0x80000970 (0x3ab9899b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000970 mem-ID=0 size=4 element-size=4 type=Instruction data=9b89b93a
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000970 end_addr=0x80000973
[info]current source entropy:1, resource type: 0
[info]current dest entropy:3, resource type: 0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xd value 0xd
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x19, x19, 0xd" at 0x80000974=>[0]0x80000974 (0xd99993) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000974 mem-ID=0 size=4 element-size=4 type=Instruction data=9399d900
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000974 end_addr=0x80000977
[info]current source entropy:1, resource type: 0
[info]current dest entropy:3, resource type: 0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x101 value 0x101
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x19, x19, 257" at 0x80000978=>[0]0x80000978 (0x10198993) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000978 mem-ID=0 size=4 element-size=4 type=Instruction data=93891910
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000978 end_addr=0x8000097b
[info]current source entropy:1, resource type: 0
[info]current dest entropy:3, resource type: 0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0x11 value 0x11
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x19, x19, 0x11" at 0x8000097c=>[0]0x8000097c (0x1199993) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008000097c mem-ID=0 size=4 element-size=4 type=Instruction data=93991901
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8000097c end_addr=0x8000097f
[info]current source entropy:1, resource type: 0
[info]current dest entropy:3, resource type: 0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xdcd value 0xdcd
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x19, x19, -563" at 0x80000980=>[0]0x80000980 (0xdcd98993) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000980 mem-ID=0 size=4 element-size=4 type=Instruction data=9389d9dc
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000980 end_addr=0x80000983
[info]current source entropy:1, resource type: 0
[info]current dest entropy:3, resource type: 0
[notice]Generating: CSRRW#register#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=csr
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "CSRRW mstatus, x19, x0" at 0x80000984=>[0]0x80000984 (0x30099073) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000984 mem-ID=0 size=4 element-size=4 type=Instruction data=73900930
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000984 end_addr=0x80000987
[info]current source entropy:1, resource type: 0
[info]current dest entropy:3, resource type: 0
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x1d3 value 0x1d3
[info] opname=rd
[notice]Committing instruction "LUI x19, 467" at 0x80000988=>[0]0x80000988 (0x1d39b7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000988 mem-ID=0 size=4 element-size=4 type=Instruction data=b7391d00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000988 end_addr=0x8000098b
[info]current dest entropy:2, resource type: 0
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x2d1 value 0x2d1
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x19, x19, 721" at 0x8000098c=>[0]0x8000098c (0x2d19899b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008000098c mem-ID=0 size=4 element-size=4 type=Instruction data=9b89192d
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8000098c end_addr=0x8000098f
[info]current source entropy:1, resource type: 0
[info]current dest entropy:3, resource type: 0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x19, x19, 0xc" at 0x80000990=>[0]0x80000990 (0xc99993) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000990 mem-ID=0 size=4 element-size=4 type=Instruction data=9399c900
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000990 end_addr=0x80000993
[info]current source entropy:1, resource type: 0
[info]current dest entropy:3, resource type: 0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x701 value 0x701
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x19, x19, 1793" at 0x80000994=>[0]0x80000994 (0x70198993) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000994 mem-ID=0 size=4 element-size=4 type=Instruction data=93891970
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000994 end_addr=0x80000997
[info]current source entropy:1, resource type: 0
[info]current dest entropy:3, resource type: 0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xd value 0xd
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x19, x19, 0xd" at 0x80000998=>[0]0x80000998 (0xd99993) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000998 mem-ID=0 size=4 element-size=4 type=Instruction data=9399d900
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000998 end_addr=0x8000099b
[info]current source entropy:1, resource type: 0
[info]current dest entropy:3, resource type: 0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x895 value 0x895
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x19, x19, -1899" at 0x8000099c=>[0]0x8000099c (0x89598993) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008000099c mem-ID=0 size=4 element-size=4 type=Instruction data=93895989
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8000099c end_addr=0x8000099f
[info]current source entropy:1, resource type: 0
[info]current dest entropy:3, resource type: 0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0x10 value 0x10
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x19, x19, 0x10" at 0x800009a0=>[0]0x800009a0 (0x1099993) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800009a0 mem-ID=0 size=4 element-size=4 type=Instruction data=93990901
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800009a0 end_addr=0x800009a3
[info]current source entropy:1, resource type: 0
[info]current dest entropy:3, resource type: 0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xbf8 value 0xbf8
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x19, x19, -1032" at 0x800009a4=>[0]0x800009a4 (0xbf898993) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800009a4 mem-ID=0 size=4 element-size=4 type=Instruction data=938989bf
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800009a4 end_addr=0x800009a7
[info]current source entropy:1, resource type: 0
[info]current dest entropy:3, resource type: 0
[notice]Generating: MRET##RISCV
[info] opname=retoperand
[notice]{RetInstruction::GetPrePostAmbleRequests} No restriction, bypassing...
[notice]{RetOperandRISCV::Committing...}
[notice]Committing instruction "MRET" at 0x800009a8=>[0]0x800009a8 (0x30200073) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800009a8 mem-ID=0 size=4 element-size=4 type=Instruction data=73002030
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800009a8 end_addr=0x800009ab
[notice]Generator mode changed to: IssSim from: SimOffNoEscape
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : ThreadSummary
[notice]Thread Instruction Summary
[notice]Thread Default Instructions Generated: 1725
[notice]Thread Instructions Generated: 1725
[notice]Generator mode changed to: SimOffNoEscape from: IssSim
[notice]GenQueryAgent::HandleQuery : GenState
[info]{GenQueryAgent::GenState} state: PC=0x800009ac
[SimApiHANDCAR::WriteRegister] PC 0x80000000/0xffffffffffffffff
[notice]{GenStateAgent::SetState} setting PC to 0x80000000
[notice]GenQueryAgent::HandleQuery : RegisterIndex
[notice]Generating: CSRRS#register#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=csr
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "CSRRS mhartid, x0, x15" at 0x80000000=>[0]0x80000000 (0xf14027f3) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000000 mem-ID=0 size=4 element-size=4 type=Instruction data=f32740f1
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000000 end_addr=0x80000003
[info]current source entropy:1, resource type: 0
[info]current dest entropy:3, resource type: 0
[debug]register: x24 access: Write type: User isres: 0
[info]{RegisterReserver::ReserveRegister} Reserving register: x24, access: Write, reserve type: User
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x100 value 0x100
[info] opname=rd
[notice]Committing instruction "LUI x24, 256" at 0x80000004=>[0]0x80000004 (0x100c37) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000004 mem-ID=0 size=4 element-size=4 type=Instruction data=370c1000
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000004 end_addr=0x80000007
[info]current dest entropy:3, resource type: 0
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x24, access: Write, reserve type: User
[notice]Generating: MUL##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=rs2
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "MUL x24, x15, x24" at 0x80000008=>[0]0x80000008 (0x3878c33) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000008 mem-ID=0 size=4 element-size=4 type=Instruction data=338c8703
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000008 end_addr=0x8000000b
[info]current source entropy:3, resource type: 0
[info]current dest entropy:4, resource type: 0
[debug]register: x17 access: Write type: User isres: 0
[info]{RegisterReserver::ReserveRegister} Reserving register: x17, access: Write, reserve type: User
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x80000 value 0x80000
[info] opname=rd
[notice]Committing instruction "LUI x17, -524288" at 0x8000000c=>[0]0x8000000c (0x800008b7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008000000c mem-ID=0 size=4 element-size=4 type=Instruction data=b7080080
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8000000c end_addr=0x8000000f
[info]current dest entropy:3, resource type: 0
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x100 value 0x100
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x17, x17, 256" at 0x80000010=>[0]0x80000010 (0x1008889b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000010 mem-ID=0 size=4 element-size=4 type=Instruction data=9b880810
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000010 end_addr=0x80000013
[info]current source entropy:3, resource type: 0
[info]current dest entropy:4, resource type: 0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0x20 value 0x20
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x17, x17, 0x20" at 0x80000014=>[0]0x80000014 (0x2089893) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000014 mem-ID=0 size=4 element-size=4 type=Instruction data=93980802
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000014 end_addr=0x80000017
[info]current source entropy:3, resource type: 0
[info]current dest entropy:4, resource type: 0
[notice]Generating: SRLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0x20 value 0x20
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SRLI x17, x17, 0x20" at 0x80000018=>[0]0x80000018 (0x208d893) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000018 mem-ID=0 size=4 element-size=4 type=Instruction data=93d80802
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000018 end_addr=0x8000001b
[info]current source entropy:3, resource type: 0
[info]current dest entropy:4, resource type: 0
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x17, access: Write, reserve type: User
[notice]Generating: ADD##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=rs2
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADD x17, x24, x17" at 0x8000001c=>[0]0x8000001c (0x11c08b3) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008000001c mem-ID=0 size=4 element-size=4 type=Instruction data=b3081c01
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8000001c end_addr=0x8000001f
[info]current source entropy:4, resource type: 0
[info]current dest entropy:4, resource type: 0
[notice]Generating: JALR##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateBranchPageRequest} exception type: InstructionPageFault exception name: InstructionPageFault exception constraint type: Invalid
[info]constraint already forced, ignore reservation check
[info] opname=rd
[info] opname=Branch-rs1-simm12
[notice]Operand : Branch-rs1-simm12 mask 0x0 value 0x0
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x0 value 0x0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x0=>part 1 PA [0]0x0 size=4, part 2 PA [0]0x0 size=0
[notice]Committing instruction "JALR x0, x17, 0" at 0x80000020=>[0]0x80000020 (0x88067) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000020 mem-ID=0 size=4 element-size=4 type=Instruction data=67800800
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000020 end_addr=0x80000023
[info]current source entropy:4, resource type: 0
[info]current dest entropy:3, resource type: 0
[SimApiHANDCAR::WriteRegister] PC 0x800009ac/0xffffffffffffffff
[notice]{GenStateAgent::SetState} setting PC to 0x800009ac
[notice]Generator mode changed to: IssSim from: SimOffNoEscape
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : Summary
[notice]Instruction Summary
[notice]Default Instructions Generated: 1734
[notice]Total Instructions Generated: 1734
[warn]{GenInstructionAgent::~GenInstructionAgent} register initialization vector not empty.
In processDispatch
In processDispatch
[FastExceptionHandlersBaseRISCV] genHandler
[FastExceptionHandlersBaseRISCV] genHandler
[FastSkipInstructionHandlerRISCV] process exception 2, privilege level: M
In processDispatch
In processDispatch
[FastExceptionHandlersBaseRISCV] genHandler
[FastExceptionHandlersBaseRISCV] genHandler
[FastSkipInstructionHandlerRISCV] process exception 2, privilege level: S
/nfs/home/konglinghui/force-riscv/bin/friscv -t /nfs/home/konglinghui/force-riscv/examples/tutorial/vector_indexed_load_store_force.py -c /nfs/home/konglinghui/force-riscv/config/riscv_rv64_sv39.config -s 0x44596132 -w -l trace -o handlers_set=Fast > vector_indexed_load_store_force_0x44596132.log 2>&1 error rate > 50%, stop generate
