<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>synthesis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#main_wrapper{ width: 100%; }
div#content { margin-left: 350px; margin-right: 30px; }
div#catalog_wrapper {position: fixed; top: 30px; width: 350px; float: left; }
div#catalog ul { list-style-type: none; }
div#catalog li { text-align: left; list-style-type:circle; color: #0084ff; margin-top: 3px; margin-bottom: 3px; }
div#catalog a { display:inline-block; text-decoration: none; color: #0084ff; font-weight: bold; padding: 3px; }
div#catalog a:visited { color: #0084ff; }
div#catalog a:hover { color: #fff; background: #0084ff; }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td { border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table td.label { min-width: 100px; width: 8%;}
</style>
</head>
<body>
<div id="main_wrapper">
<div id="catalog_wrapper">
<div id="catalog">
<ul>
<li><a href="#about" style=" font-size: 16px;">Synthesis Messages</a></li>
<li><a href="#summary" style=" font-size: 16px;">Synthesis Details</a></li>
<li><a href="#resource" style=" font-size: 16px;">Resource</a>
<ul>
<li><a href="#usage" style=" font-size: 14px;">Resource Usage Summary</a></li>
<li><a href="#utilization" style=" font-size: 14px;">Resource Utilization Summary</a></li>
</ul>
</li>
<li><a href="#timing" style=" font-size: 16px;">Timing</a>
<ul>
<li><a href="#clock" style=" font-size: 14px;">Clock Summary</a></li>
<li><a href="#performance" style=" font-size: 14px;">Max Frequency Summary</a></li>
<li><a href="#detail timing" style=" font-size: 14px;">Detail Timing Paths Informations</a></li>
</ul>
</li>
</ul>
</div><!-- catalog -->
</div><!-- catalog_wrapper -->
<div id="content">
<h1><a name="about">Synthesis Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>GowinSynthesis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Gowin\Gowin_V1.9.10.03_x64\IDE\ipcore\Integer_Division\data\integer_division_wrap.v<br>
C:\Gowin\Gowin_V1.9.10.03_x64\IDE\ipcore\Integer_Division\data\integer_division.v<br>
</td>
</tr>
<tr>
<td class="label">GowinSynthesis Constraints File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.10.03 (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW5AST-LV138FPG676AC1/I0</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW5AST-138</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>B</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Tue Nov 12 02:23:59 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. ALL rights reserved.</td>
</tr>
</table>
<h1><a name="summary">Synthesis Details</a></h1>
<table class="summary_table">
<tr>
<td class="label">Top Level Module</td>
<td>Integer_Division_Top</td>
</tr>
<tr>
<td class="label">Synthesis Process</td>
<td>Running parser:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.156s, Elapsed time = 0h 0m 0.216s, Peak memory usage = 113.266MB<br/>Running netlist conversion:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.031s, Elapsed time = 0h 0m 0.032s, Peak memory usage = 113.266MB<br/>Running device independent optimization:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 0: CPU time = 0h 0m 0.031s, Elapsed time = 0h 0m 0.039s, Peak memory usage = 113.266MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 1: CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.021s, Peak memory usage = 113.266MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 2: CPU time = 0h 0m 0.031s, Elapsed time = 0h 0m 0.035s, Peak memory usage = 113.266MB<br/>Running inference:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 0: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.017s, Peak memory usage = 113.266MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 1: CPU time = 0h 0m 0.031s, Elapsed time = 0h 0m 0.07s, Peak memory usage = 113.266MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 2: CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.009s, Peak memory usage = 113.266MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 3: CPU time = 0h 0m 0.031s, Elapsed time = 0h 0m 0.031s, Peak memory usage = 113.266MB<br/>Running technical mapping:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 0: CPU time = 0h 0m 0.031s, Elapsed time = 0h 0m 0.04s, Peak memory usage = 113.266MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 1: CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.017s, Peak memory usage = 113.266MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 2: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.009s, Peak memory usage = 113.266MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 3: CPU time = 0h 0m 0.14s, Elapsed time = 0h 0m 0.222s, Peak memory usage = 134.480MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 4: CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.048s, Peak memory usage = 134.480MB<br/>Generate output files:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.14s, Elapsed time = 0h 0m 0.169s, Peak memory usage = 140.762MB<br/></td>
</tr>
<tr>
<td class="label">Total Time and Memory Usage</td>
<td>CPU time = 0h 0m 0.682s, Elapsed time = 0h 0m 0.975s, Peak memory usage = 140.762MB</td>
</tr>
</table>
<h1><a name="resource">Resource</a></h1>
<h2><a name="usage">Resource Usage Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
</tr>
<tr>
<td class="label"><b>I/O Port </b></td>
<td>101</td>
</tr>
<tr>
<td class="label"><b>I/O Buf </b></td>
<td>101</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIBUF</td>
<td>66</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOBUF</td>
<td>35</td>
</tr>
<tr>
<td class="label"><b>Register </b></td>
<td>3467</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFCE</td>
<td>3467</td>
</tr>
<tr>
<td class="label"><b>LUT </b></td>
<td>103</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT2</td>
<td>10</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT3</td>
<td>51</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT4</td>
<td>42</td>
</tr>
<tr>
<td class="label"><b>ALU </b></td>
<td>1151</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspALU</td>
<td>1151</td>
</tr>
<tr>
<td class="label"><b>INV </b></td>
<td>68</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspINV</td>
<td>68</td>
</tr>
</table>
<h2><a name="utilization">Resource Utilization Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
<td><b>Utilization</b></td>
</tr>
<tr>
<td class="label">Logic</td>
<td>1322(171 LUT, 1151 ALU) / 138240</td>
<td><1%</td>
</tr>
<tr>
<td class="label">Register</td>
<td>3467 / 139140</td>
<td>3%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as Latch</td>
<td>0 / 139140</td>
<td>0%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as FF</td>
<td>3467 / 139140</td>
<td>3%</td>
</tr>
<tr>
<td class="label">BSRAM</td>
<td>0 / 340</td>
<td>0%</td>
</tr>
</table>
<h1><a name="timing">Timing</a></h1>
<h2><a name="clock">Clock Summary:</a></h2>
<table class="summary_table">
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Type</th>
<th>Period</th>
<th>Frequency(MHz)</th>
<th>Rise</th>
<th>Fall</th>
<th>Source</th>
<th>Master</th>
<th>Object</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>clk_ibuf/I </td>
</tr>
</table>
<h2><a name="performance">Max Frequency Summary:</a></h2>
<table class="summary_table">
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>100.000(MHz)</td>
<td>174.711(MHz)</td>
<td>9</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="detail timing">Detail Timing Paths Information</a></h2>
<h3>Path&nbsp1</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.276</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.072</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.349</td>
</tr>
<tr>
<td class="label">From</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[33].non_restoring_division_latency_inst/reg_b_o_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[34].non_restoring_division_latency_inst/result_o_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>3467</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.413</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[33].non_restoring_division_latency_inst/reg_b_o_0_s0/CLK</td>
</tr>
<tr>
<td>0.795</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[33].non_restoring_division_latency_inst/reg_b_o_0_s0/Q</td>
</tr>
<tr>
<td>1.207</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[34].non_restoring_division_latency_inst/n103_s2/I0</td>
</tr>
<tr>
<td>1.786</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[34].non_restoring_division_latency_inst/n103_s2/F</td>
</tr>
<tr>
<td>2.199</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[34].non_restoring_division_latency_inst/n102_s/CIN</td>
</tr>
<tr>
<td>2.249</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[34].non_restoring_division_latency_inst/n102_s/COUT</td>
</tr>
<tr>
<td>2.249</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[34].non_restoring_division_latency_inst/n101_s/CIN</td>
</tr>
<tr>
<td>2.299</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[34].non_restoring_division_latency_inst/n101_s/COUT</td>
</tr>
<tr>
<td>2.299</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[34].non_restoring_division_latency_inst/n100_s/CIN</td>
</tr>
<tr>
<td>2.349</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[34].non_restoring_division_latency_inst/n100_s/COUT</td>
</tr>
<tr>
<td>2.349</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[34].non_restoring_division_latency_inst/n99_s/CIN</td>
</tr>
<tr>
<td>2.399</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[34].non_restoring_division_latency_inst/n99_s/COUT</td>
</tr>
<tr>
<td>2.399</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[34].non_restoring_division_latency_inst/n98_s/CIN</td>
</tr>
<tr>
<td>2.449</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[34].non_restoring_division_latency_inst/n98_s/COUT</td>
</tr>
<tr>
<td>2.449</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[34].non_restoring_division_latency_inst/n97_s/CIN</td>
</tr>
<tr>
<td>2.499</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[34].non_restoring_division_latency_inst/n97_s/COUT</td>
</tr>
<tr>
<td>2.499</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[34].non_restoring_division_latency_inst/n96_s/CIN</td>
</tr>
<tr>
<td>2.549</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[34].non_restoring_division_latency_inst/n96_s/COUT</td>
</tr>
<tr>
<td>2.549</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[34].non_restoring_division_latency_inst/n95_s/CIN</td>
</tr>
<tr>
<td>2.599</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[34].non_restoring_division_latency_inst/n95_s/COUT</td>
</tr>
<tr>
<td>2.599</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[34].non_restoring_division_latency_inst/n94_s/CIN</td>
</tr>
<tr>
<td>2.649</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[34].non_restoring_division_latency_inst/n94_s/COUT</td>
</tr>
<tr>
<td>2.649</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[34].non_restoring_division_latency_inst/n93_s/CIN</td>
</tr>
<tr>
<td>2.699</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[34].non_restoring_division_latency_inst/n93_s/COUT</td>
</tr>
<tr>
<td>2.699</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[34].non_restoring_division_latency_inst/n92_s/CIN</td>
</tr>
<tr>
<td>2.749</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[34].non_restoring_division_latency_inst/n92_s/COUT</td>
</tr>
<tr>
<td>2.749</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[34].non_restoring_division_latency_inst/n91_s/CIN</td>
</tr>
<tr>
<td>2.799</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[34].non_restoring_division_latency_inst/n91_s/COUT</td>
</tr>
<tr>
<td>2.799</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[34].non_restoring_division_latency_inst/n90_s/CIN</td>
</tr>
<tr>
<td>2.849</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[34].non_restoring_division_latency_inst/n90_s/COUT</td>
</tr>
<tr>
<td>2.849</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[34].non_restoring_division_latency_inst/n89_s/CIN</td>
</tr>
<tr>
<td>2.899</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[34].non_restoring_division_latency_inst/n89_s/COUT</td>
</tr>
<tr>
<td>2.899</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[34].non_restoring_division_latency_inst/n88_s/CIN</td>
</tr>
<tr>
<td>2.949</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[34].non_restoring_division_latency_inst/n88_s/COUT</td>
</tr>
<tr>
<td>2.949</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[34].non_restoring_division_latency_inst/n87_s/CIN</td>
</tr>
<tr>
<td>2.999</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[34].non_restoring_division_latency_inst/n87_s/COUT</td>
</tr>
<tr>
<td>2.999</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[34].non_restoring_division_latency_inst/n86_s/CIN</td>
</tr>
<tr>
<td>3.049</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[34].non_restoring_division_latency_inst/n86_s/COUT</td>
</tr>
<tr>
<td>3.049</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[34].non_restoring_division_latency_inst/n85_s/CIN</td>
</tr>
<tr>
<td>3.099</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[34].non_restoring_division_latency_inst/n85_s/COUT</td>
</tr>
<tr>
<td>3.099</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[34].non_restoring_division_latency_inst/n84_s/CIN</td>
</tr>
<tr>
<td>3.149</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[34].non_restoring_division_latency_inst/n84_s/COUT</td>
</tr>
<tr>
<td>3.149</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[34].non_restoring_division_latency_inst/n83_s/CIN</td>
</tr>
<tr>
<td>3.199</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[34].non_restoring_division_latency_inst/n83_s/COUT</td>
</tr>
<tr>
<td>3.199</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[34].non_restoring_division_latency_inst/n82_s/CIN</td>
</tr>
<tr>
<td>3.249</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[34].non_restoring_division_latency_inst/n82_s/COUT</td>
</tr>
<tr>
<td>3.249</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[34].non_restoring_division_latency_inst/n81_s/CIN</td>
</tr>
<tr>
<td>3.299</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[34].non_restoring_division_latency_inst/n81_s/COUT</td>
</tr>
<tr>
<td>3.299</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[34].non_restoring_division_latency_inst/n80_s/CIN</td>
</tr>
<tr>
<td>3.349</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[34].non_restoring_division_latency_inst/n80_s/COUT</td>
</tr>
<tr>
<td>3.349</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[34].non_restoring_division_latency_inst/n79_s/CIN</td>
</tr>
<tr>
<td>3.399</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[34].non_restoring_division_latency_inst/n79_s/COUT</td>
</tr>
<tr>
<td>3.399</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[34].non_restoring_division_latency_inst/n78_s/CIN</td>
</tr>
<tr>
<td>3.449</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[34].non_restoring_division_latency_inst/n78_s/COUT</td>
</tr>
<tr>
<td>3.449</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[34].non_restoring_division_latency_inst/n77_s/CIN</td>
</tr>
<tr>
<td>3.499</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[34].non_restoring_division_latency_inst/n77_s/COUT</td>
</tr>
<tr>
<td>3.499</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[34].non_restoring_division_latency_inst/n76_s/CIN</td>
</tr>
<tr>
<td>3.549</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[34].non_restoring_division_latency_inst/n76_s/COUT</td>
</tr>
<tr>
<td>3.549</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[34].non_restoring_division_latency_inst/n75_s/CIN</td>
</tr>
<tr>
<td>3.599</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[34].non_restoring_division_latency_inst/n75_s/COUT</td>
</tr>
<tr>
<td>3.599</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[34].non_restoring_division_latency_inst/n74_s/CIN</td>
</tr>
<tr>
<td>3.649</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[34].non_restoring_division_latency_inst/n74_s/COUT</td>
</tr>
<tr>
<td>3.649</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[34].non_restoring_division_latency_inst/n73_s/CIN</td>
</tr>
<tr>
<td>3.699</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[34].non_restoring_division_latency_inst/n73_s/COUT</td>
</tr>
<tr>
<td>3.699</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[34].non_restoring_division_latency_inst/n72_s/CIN</td>
</tr>
<tr>
<td>3.749</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[34].non_restoring_division_latency_inst/n72_s/COUT</td>
</tr>
<tr>
<td>4.161</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[34].non_restoring_division_latency_inst/n140_s3/I2</td>
</tr>
<tr>
<td>4.669</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[34].non_restoring_division_latency_inst/n140_s3/F</td>
</tr>
<tr>
<td>5.081</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[34].non_restoring_division_latency_inst/n140_s2/I0</td>
</tr>
<tr>
<td>5.660</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[34].non_restoring_division_latency_inst/n140_s2/F</td>
</tr>
<tr>
<td>6.072</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[34].non_restoring_division_latency_inst/result_o_0_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>3467</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>10.413</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[34].non_restoring_division_latency_inst/result_o_0_s0/CLK</td>
</tr>
<tr>
<td>10.349</td>
<td>-0.064</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[34].non_restoring_division_latency_inst/result_o_0_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.413, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 3.215, 56.802%; route: 2.062, 36.440%; tC2Q: 0.382, 6.758%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.413, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp2</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.903</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.446</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.349</td>
</tr>
<tr>
<td class="label">From</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[32].non_restoring_division_latency_inst/sign_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[33].non_restoring_division_latency_inst/result_o_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>3467</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.413</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[32].non_restoring_division_latency_inst/sign_o_s0/CLK</td>
</tr>
<tr>
<td>0.795</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>34</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[32].non_restoring_division_latency_inst/sign_o_s0/Q</td>
</tr>
<tr>
<td>1.207</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[32].non_restoring_division_latency_inst/sign[32]_1_s1/I0</td>
</tr>
<tr>
<td>1.786</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[32].non_restoring_division_latency_inst/sign[32]_1_s1/F</td>
</tr>
<tr>
<td>2.199</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[33].non_restoring_division_latency_inst/sub_add[0]_1_s/CIN</td>
</tr>
<tr>
<td>2.249</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[33].non_restoring_division_latency_inst/sub_add[0]_1_s/COUT</td>
</tr>
<tr>
<td>2.249</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[33].non_restoring_division_latency_inst/sub_add[1]_1_s/CIN</td>
</tr>
<tr>
<td>2.299</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[33].non_restoring_division_latency_inst/sub_add[1]_1_s/COUT</td>
</tr>
<tr>
<td>2.299</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[33].non_restoring_division_latency_inst/sub_add[2]_1_s/CIN</td>
</tr>
<tr>
<td>2.349</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[33].non_restoring_division_latency_inst/sub_add[2]_1_s/COUT</td>
</tr>
<tr>
<td>2.349</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[33].non_restoring_division_latency_inst/sub_add[3]_1_s/CIN</td>
</tr>
<tr>
<td>2.399</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[33].non_restoring_division_latency_inst/sub_add[3]_1_s/COUT</td>
</tr>
<tr>
<td>2.399</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[33].non_restoring_division_latency_inst/sub_add[4]_1_s/CIN</td>
</tr>
<tr>
<td>2.449</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[33].non_restoring_division_latency_inst/sub_add[4]_1_s/COUT</td>
</tr>
<tr>
<td>2.449</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[33].non_restoring_division_latency_inst/sub_add[5]_1_s/CIN</td>
</tr>
<tr>
<td>2.499</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[33].non_restoring_division_latency_inst/sub_add[5]_1_s/COUT</td>
</tr>
<tr>
<td>2.499</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[33].non_restoring_division_latency_inst/sub_add[6]_1_s/CIN</td>
</tr>
<tr>
<td>2.549</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[33].non_restoring_division_latency_inst/sub_add[6]_1_s/COUT</td>
</tr>
<tr>
<td>2.549</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[33].non_restoring_division_latency_inst/sub_add[7]_1_s/CIN</td>
</tr>
<tr>
<td>2.599</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[33].non_restoring_division_latency_inst/sub_add[7]_1_s/COUT</td>
</tr>
<tr>
<td>2.599</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[33].non_restoring_division_latency_inst/sub_add[8]_1_s/CIN</td>
</tr>
<tr>
<td>2.649</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[33].non_restoring_division_latency_inst/sub_add[8]_1_s/COUT</td>
</tr>
<tr>
<td>2.649</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[33].non_restoring_division_latency_inst/sub_add[9]_1_s/CIN</td>
</tr>
<tr>
<td>2.699</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[33].non_restoring_division_latency_inst/sub_add[9]_1_s/COUT</td>
</tr>
<tr>
<td>2.699</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[33].non_restoring_division_latency_inst/sub_add[10]_1_s/CIN</td>
</tr>
<tr>
<td>2.749</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[33].non_restoring_division_latency_inst/sub_add[10]_1_s/COUT</td>
</tr>
<tr>
<td>2.749</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[33].non_restoring_division_latency_inst/sub_add[11]_1_s/CIN</td>
</tr>
<tr>
<td>2.799</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[33].non_restoring_division_latency_inst/sub_add[11]_1_s/COUT</td>
</tr>
<tr>
<td>2.799</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[33].non_restoring_division_latency_inst/sub_add[12]_1_s/CIN</td>
</tr>
<tr>
<td>2.849</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[33].non_restoring_division_latency_inst/sub_add[12]_1_s/COUT</td>
</tr>
<tr>
<td>2.849</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[33].non_restoring_division_latency_inst/sub_add[13]_1_s/CIN</td>
</tr>
<tr>
<td>2.899</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[33].non_restoring_division_latency_inst/sub_add[13]_1_s/COUT</td>
</tr>
<tr>
<td>2.899</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[33].non_restoring_division_latency_inst/sub_add[14]_1_s/CIN</td>
</tr>
<tr>
<td>2.949</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[33].non_restoring_division_latency_inst/sub_add[14]_1_s/COUT</td>
</tr>
<tr>
<td>2.949</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[33].non_restoring_division_latency_inst/sub_add[15]_1_s/CIN</td>
</tr>
<tr>
<td>2.999</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[33].non_restoring_division_latency_inst/sub_add[15]_1_s/COUT</td>
</tr>
<tr>
<td>2.999</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[33].non_restoring_division_latency_inst/sub_add[16]_1_s/CIN</td>
</tr>
<tr>
<td>3.049</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[33].non_restoring_division_latency_inst/sub_add[16]_1_s/COUT</td>
</tr>
<tr>
<td>3.049</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[33].non_restoring_division_latency_inst/sub_add[17]_1_s/CIN</td>
</tr>
<tr>
<td>3.099</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[33].non_restoring_division_latency_inst/sub_add[17]_1_s/COUT</td>
</tr>
<tr>
<td>3.099</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[33].non_restoring_division_latency_inst/sub_add[18]_1_s/CIN</td>
</tr>
<tr>
<td>3.149</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[33].non_restoring_division_latency_inst/sub_add[18]_1_s/COUT</td>
</tr>
<tr>
<td>3.149</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[33].non_restoring_division_latency_inst/sub_add[19]_1_s/CIN</td>
</tr>
<tr>
<td>3.199</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[33].non_restoring_division_latency_inst/sub_add[19]_1_s/COUT</td>
</tr>
<tr>
<td>3.199</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[33].non_restoring_division_latency_inst/sub_add[20]_1_s/CIN</td>
</tr>
<tr>
<td>3.249</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[33].non_restoring_division_latency_inst/sub_add[20]_1_s/COUT</td>
</tr>
<tr>
<td>3.249</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[33].non_restoring_division_latency_inst/sub_add[21]_1_s/CIN</td>
</tr>
<tr>
<td>3.299</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[33].non_restoring_division_latency_inst/sub_add[21]_1_s/COUT</td>
</tr>
<tr>
<td>3.299</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[33].non_restoring_division_latency_inst/sub_add[22]_1_s/CIN</td>
</tr>
<tr>
<td>3.349</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[33].non_restoring_division_latency_inst/sub_add[22]_1_s/COUT</td>
</tr>
<tr>
<td>3.349</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[33].non_restoring_division_latency_inst/sub_add[23]_1_s/CIN</td>
</tr>
<tr>
<td>3.399</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[33].non_restoring_division_latency_inst/sub_add[23]_1_s/COUT</td>
</tr>
<tr>
<td>3.399</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[33].non_restoring_division_latency_inst/sub_add[24]_1_s/CIN</td>
</tr>
<tr>
<td>3.449</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[33].non_restoring_division_latency_inst/sub_add[24]_1_s/COUT</td>
</tr>
<tr>
<td>3.449</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[33].non_restoring_division_latency_inst/sub_add[25]_1_s/CIN</td>
</tr>
<tr>
<td>3.499</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[33].non_restoring_division_latency_inst/sub_add[25]_1_s/COUT</td>
</tr>
<tr>
<td>3.499</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[33].non_restoring_division_latency_inst/sub_add[26]_1_s/CIN</td>
</tr>
<tr>
<td>3.549</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[33].non_restoring_division_latency_inst/sub_add[26]_1_s/COUT</td>
</tr>
<tr>
<td>3.549</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[33].non_restoring_division_latency_inst/sub_add[27]_1_s/CIN</td>
</tr>
<tr>
<td>3.599</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[33].non_restoring_division_latency_inst/sub_add[27]_1_s/COUT</td>
</tr>
<tr>
<td>3.599</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[33].non_restoring_division_latency_inst/sub_add[28]_1_s/CIN</td>
</tr>
<tr>
<td>3.649</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[33].non_restoring_division_latency_inst/sub_add[28]_1_s/COUT</td>
</tr>
<tr>
<td>3.649</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[33].non_restoring_division_latency_inst/sub_add[29]_1_s/CIN</td>
</tr>
<tr>
<td>3.699</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[33].non_restoring_division_latency_inst/sub_add[29]_1_s/COUT</td>
</tr>
<tr>
<td>3.699</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[33].non_restoring_division_latency_inst/sub_add[30]_1_s/CIN</td>
</tr>
<tr>
<td>3.749</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[33].non_restoring_division_latency_inst/sub_add[30]_1_s/COUT</td>
</tr>
<tr>
<td>3.749</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[33].non_restoring_division_latency_inst/sub_add[31]_1_s/CIN</td>
</tr>
<tr>
<td>3.799</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[33].non_restoring_division_latency_inst/sub_add[31]_1_s/COUT</td>
</tr>
<tr>
<td>3.799</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[33].non_restoring_division_latency_inst/sub_add[32]_1_s/CIN</td>
</tr>
<tr>
<td>4.042</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[33].non_restoring_division_latency_inst/sub_add[32]_1_s/SUM</td>
</tr>
<tr>
<td>4.455</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[33].non_restoring_division_latency_inst/n140_s2/I0</td>
</tr>
<tr>
<td>5.034</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[33].non_restoring_division_latency_inst/n140_s2/F</td>
</tr>
<tr>
<td>5.446</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[33].non_restoring_division_latency_inst/result_o_0_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>3467</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>10.413</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[33].non_restoring_division_latency_inst/result_o_0_s0/CLK</td>
</tr>
<tr>
<td>10.349</td>
<td>-0.064</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[33].non_restoring_division_latency_inst/result_o_0_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.413, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 3.001, 59.622%; route: 1.650, 32.779%; tC2Q: 0.382, 7.599%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.413, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp3</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.903</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.446</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.349</td>
</tr>
<tr>
<td class="label">From</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[31].non_restoring_division_latency_inst/sign_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[32].non_restoring_division_latency_inst/result_o_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>3467</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.413</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[31].non_restoring_division_latency_inst/sign_o_s0/CLK</td>
</tr>
<tr>
<td>0.795</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>34</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[31].non_restoring_division_latency_inst/sign_o_s0/Q</td>
</tr>
<tr>
<td>1.207</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[31].non_restoring_division_latency_inst/sign[31]_1_s1/I0</td>
</tr>
<tr>
<td>1.786</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[31].non_restoring_division_latency_inst/sign[31]_1_s1/F</td>
</tr>
<tr>
<td>2.199</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[32].non_restoring_division_latency_inst/sub_add[0]_1_s/CIN</td>
</tr>
<tr>
<td>2.249</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[32].non_restoring_division_latency_inst/sub_add[0]_1_s/COUT</td>
</tr>
<tr>
<td>2.249</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[32].non_restoring_division_latency_inst/sub_add[1]_1_s/CIN</td>
</tr>
<tr>
<td>2.299</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[32].non_restoring_division_latency_inst/sub_add[1]_1_s/COUT</td>
</tr>
<tr>
<td>2.299</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[32].non_restoring_division_latency_inst/sub_add[2]_1_s/CIN</td>
</tr>
<tr>
<td>2.349</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[32].non_restoring_division_latency_inst/sub_add[2]_1_s/COUT</td>
</tr>
<tr>
<td>2.349</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[32].non_restoring_division_latency_inst/sub_add[3]_1_s/CIN</td>
</tr>
<tr>
<td>2.399</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[32].non_restoring_division_latency_inst/sub_add[3]_1_s/COUT</td>
</tr>
<tr>
<td>2.399</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[32].non_restoring_division_latency_inst/sub_add[4]_1_s/CIN</td>
</tr>
<tr>
<td>2.449</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[32].non_restoring_division_latency_inst/sub_add[4]_1_s/COUT</td>
</tr>
<tr>
<td>2.449</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[32].non_restoring_division_latency_inst/sub_add[5]_1_s/CIN</td>
</tr>
<tr>
<td>2.499</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[32].non_restoring_division_latency_inst/sub_add[5]_1_s/COUT</td>
</tr>
<tr>
<td>2.499</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[32].non_restoring_division_latency_inst/sub_add[6]_1_s/CIN</td>
</tr>
<tr>
<td>2.549</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[32].non_restoring_division_latency_inst/sub_add[6]_1_s/COUT</td>
</tr>
<tr>
<td>2.549</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[32].non_restoring_division_latency_inst/sub_add[7]_1_s/CIN</td>
</tr>
<tr>
<td>2.599</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[32].non_restoring_division_latency_inst/sub_add[7]_1_s/COUT</td>
</tr>
<tr>
<td>2.599</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[32].non_restoring_division_latency_inst/sub_add[8]_1_s/CIN</td>
</tr>
<tr>
<td>2.649</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[32].non_restoring_division_latency_inst/sub_add[8]_1_s/COUT</td>
</tr>
<tr>
<td>2.649</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[32].non_restoring_division_latency_inst/sub_add[9]_1_s/CIN</td>
</tr>
<tr>
<td>2.699</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[32].non_restoring_division_latency_inst/sub_add[9]_1_s/COUT</td>
</tr>
<tr>
<td>2.699</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[32].non_restoring_division_latency_inst/sub_add[10]_1_s/CIN</td>
</tr>
<tr>
<td>2.749</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[32].non_restoring_division_latency_inst/sub_add[10]_1_s/COUT</td>
</tr>
<tr>
<td>2.749</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[32].non_restoring_division_latency_inst/sub_add[11]_1_s/CIN</td>
</tr>
<tr>
<td>2.799</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[32].non_restoring_division_latency_inst/sub_add[11]_1_s/COUT</td>
</tr>
<tr>
<td>2.799</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[32].non_restoring_division_latency_inst/sub_add[12]_1_s/CIN</td>
</tr>
<tr>
<td>2.849</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[32].non_restoring_division_latency_inst/sub_add[12]_1_s/COUT</td>
</tr>
<tr>
<td>2.849</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[32].non_restoring_division_latency_inst/sub_add[13]_1_s/CIN</td>
</tr>
<tr>
<td>2.899</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[32].non_restoring_division_latency_inst/sub_add[13]_1_s/COUT</td>
</tr>
<tr>
<td>2.899</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[32].non_restoring_division_latency_inst/sub_add[14]_1_s/CIN</td>
</tr>
<tr>
<td>2.949</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[32].non_restoring_division_latency_inst/sub_add[14]_1_s/COUT</td>
</tr>
<tr>
<td>2.949</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[32].non_restoring_division_latency_inst/sub_add[15]_1_s/CIN</td>
</tr>
<tr>
<td>2.999</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[32].non_restoring_division_latency_inst/sub_add[15]_1_s/COUT</td>
</tr>
<tr>
<td>2.999</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[32].non_restoring_division_latency_inst/sub_add[16]_1_s/CIN</td>
</tr>
<tr>
<td>3.049</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[32].non_restoring_division_latency_inst/sub_add[16]_1_s/COUT</td>
</tr>
<tr>
<td>3.049</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[32].non_restoring_division_latency_inst/sub_add[17]_1_s/CIN</td>
</tr>
<tr>
<td>3.099</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[32].non_restoring_division_latency_inst/sub_add[17]_1_s/COUT</td>
</tr>
<tr>
<td>3.099</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[32].non_restoring_division_latency_inst/sub_add[18]_1_s/CIN</td>
</tr>
<tr>
<td>3.149</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[32].non_restoring_division_latency_inst/sub_add[18]_1_s/COUT</td>
</tr>
<tr>
<td>3.149</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[32].non_restoring_division_latency_inst/sub_add[19]_1_s/CIN</td>
</tr>
<tr>
<td>3.199</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[32].non_restoring_division_latency_inst/sub_add[19]_1_s/COUT</td>
</tr>
<tr>
<td>3.199</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[32].non_restoring_division_latency_inst/sub_add[20]_1_s/CIN</td>
</tr>
<tr>
<td>3.249</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[32].non_restoring_division_latency_inst/sub_add[20]_1_s/COUT</td>
</tr>
<tr>
<td>3.249</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[32].non_restoring_division_latency_inst/sub_add[21]_1_s/CIN</td>
</tr>
<tr>
<td>3.299</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[32].non_restoring_division_latency_inst/sub_add[21]_1_s/COUT</td>
</tr>
<tr>
<td>3.299</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[32].non_restoring_division_latency_inst/sub_add[22]_1_s/CIN</td>
</tr>
<tr>
<td>3.349</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[32].non_restoring_division_latency_inst/sub_add[22]_1_s/COUT</td>
</tr>
<tr>
<td>3.349</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[32].non_restoring_division_latency_inst/sub_add[23]_1_s/CIN</td>
</tr>
<tr>
<td>3.399</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[32].non_restoring_division_latency_inst/sub_add[23]_1_s/COUT</td>
</tr>
<tr>
<td>3.399</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[32].non_restoring_division_latency_inst/sub_add[24]_1_s/CIN</td>
</tr>
<tr>
<td>3.449</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[32].non_restoring_division_latency_inst/sub_add[24]_1_s/COUT</td>
</tr>
<tr>
<td>3.449</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[32].non_restoring_division_latency_inst/sub_add[25]_1_s/CIN</td>
</tr>
<tr>
<td>3.499</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[32].non_restoring_division_latency_inst/sub_add[25]_1_s/COUT</td>
</tr>
<tr>
<td>3.499</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[32].non_restoring_division_latency_inst/sub_add[26]_1_s/CIN</td>
</tr>
<tr>
<td>3.549</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[32].non_restoring_division_latency_inst/sub_add[26]_1_s/COUT</td>
</tr>
<tr>
<td>3.549</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[32].non_restoring_division_latency_inst/sub_add[27]_1_s/CIN</td>
</tr>
<tr>
<td>3.599</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[32].non_restoring_division_latency_inst/sub_add[27]_1_s/COUT</td>
</tr>
<tr>
<td>3.599</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[32].non_restoring_division_latency_inst/sub_add[28]_1_s/CIN</td>
</tr>
<tr>
<td>3.649</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[32].non_restoring_division_latency_inst/sub_add[28]_1_s/COUT</td>
</tr>
<tr>
<td>3.649</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[32].non_restoring_division_latency_inst/sub_add[29]_1_s/CIN</td>
</tr>
<tr>
<td>3.699</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[32].non_restoring_division_latency_inst/sub_add[29]_1_s/COUT</td>
</tr>
<tr>
<td>3.699</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[32].non_restoring_division_latency_inst/sub_add[30]_1_s/CIN</td>
</tr>
<tr>
<td>3.749</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[32].non_restoring_division_latency_inst/sub_add[30]_1_s/COUT</td>
</tr>
<tr>
<td>3.749</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[32].non_restoring_division_latency_inst/sub_add[31]_1_s/CIN</td>
</tr>
<tr>
<td>3.799</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[32].non_restoring_division_latency_inst/sub_add[31]_1_s/COUT</td>
</tr>
<tr>
<td>3.799</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[32].non_restoring_division_latency_inst/sub_add[32]_1_s/CIN</td>
</tr>
<tr>
<td>4.042</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[32].non_restoring_division_latency_inst/sub_add[32]_1_s/SUM</td>
</tr>
<tr>
<td>4.455</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[32].non_restoring_division_latency_inst/n140_s2/I0</td>
</tr>
<tr>
<td>5.034</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[32].non_restoring_division_latency_inst/n140_s2/F</td>
</tr>
<tr>
<td>5.446</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[32].non_restoring_division_latency_inst/result_o_0_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>3467</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>10.413</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[32].non_restoring_division_latency_inst/result_o_0_s0/CLK</td>
</tr>
<tr>
<td>10.349</td>
<td>-0.064</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[32].non_restoring_division_latency_inst/result_o_0_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.413, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 3.001, 59.622%; route: 1.650, 32.779%; tC2Q: 0.382, 7.599%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.413, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp4</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.903</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.446</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.349</td>
</tr>
<tr>
<td class="label">From</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sign_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[31].non_restoring_division_latency_inst/result_o_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>3467</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.413</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sign_o_s0/CLK</td>
</tr>
<tr>
<td>0.795</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>34</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sign_o_s0/Q</td>
</tr>
<tr>
<td>1.207</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sign[30]_1_s1/I0</td>
</tr>
<tr>
<td>1.786</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sign[30]_1_s1/F</td>
</tr>
<tr>
<td>2.199</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[31].non_restoring_division_latency_inst/sub_add[0]_1_s/CIN</td>
</tr>
<tr>
<td>2.249</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[31].non_restoring_division_latency_inst/sub_add[0]_1_s/COUT</td>
</tr>
<tr>
<td>2.249</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[31].non_restoring_division_latency_inst/sub_add[1]_1_s/CIN</td>
</tr>
<tr>
<td>2.299</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[31].non_restoring_division_latency_inst/sub_add[1]_1_s/COUT</td>
</tr>
<tr>
<td>2.299</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[31].non_restoring_division_latency_inst/sub_add[2]_1_s/CIN</td>
</tr>
<tr>
<td>2.349</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[31].non_restoring_division_latency_inst/sub_add[2]_1_s/COUT</td>
</tr>
<tr>
<td>2.349</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[31].non_restoring_division_latency_inst/sub_add[3]_1_s/CIN</td>
</tr>
<tr>
<td>2.399</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[31].non_restoring_division_latency_inst/sub_add[3]_1_s/COUT</td>
</tr>
<tr>
<td>2.399</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[31].non_restoring_division_latency_inst/sub_add[4]_1_s/CIN</td>
</tr>
<tr>
<td>2.449</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[31].non_restoring_division_latency_inst/sub_add[4]_1_s/COUT</td>
</tr>
<tr>
<td>2.449</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[31].non_restoring_division_latency_inst/sub_add[5]_1_s/CIN</td>
</tr>
<tr>
<td>2.499</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[31].non_restoring_division_latency_inst/sub_add[5]_1_s/COUT</td>
</tr>
<tr>
<td>2.499</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[31].non_restoring_division_latency_inst/sub_add[6]_1_s/CIN</td>
</tr>
<tr>
<td>2.549</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[31].non_restoring_division_latency_inst/sub_add[6]_1_s/COUT</td>
</tr>
<tr>
<td>2.549</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[31].non_restoring_division_latency_inst/sub_add[7]_1_s/CIN</td>
</tr>
<tr>
<td>2.599</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[31].non_restoring_division_latency_inst/sub_add[7]_1_s/COUT</td>
</tr>
<tr>
<td>2.599</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[31].non_restoring_division_latency_inst/sub_add[8]_1_s/CIN</td>
</tr>
<tr>
<td>2.649</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[31].non_restoring_division_latency_inst/sub_add[8]_1_s/COUT</td>
</tr>
<tr>
<td>2.649</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[31].non_restoring_division_latency_inst/sub_add[9]_1_s/CIN</td>
</tr>
<tr>
<td>2.699</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[31].non_restoring_division_latency_inst/sub_add[9]_1_s/COUT</td>
</tr>
<tr>
<td>2.699</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[31].non_restoring_division_latency_inst/sub_add[10]_1_s/CIN</td>
</tr>
<tr>
<td>2.749</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[31].non_restoring_division_latency_inst/sub_add[10]_1_s/COUT</td>
</tr>
<tr>
<td>2.749</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[31].non_restoring_division_latency_inst/sub_add[11]_1_s/CIN</td>
</tr>
<tr>
<td>2.799</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[31].non_restoring_division_latency_inst/sub_add[11]_1_s/COUT</td>
</tr>
<tr>
<td>2.799</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[31].non_restoring_division_latency_inst/sub_add[12]_1_s/CIN</td>
</tr>
<tr>
<td>2.849</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[31].non_restoring_division_latency_inst/sub_add[12]_1_s/COUT</td>
</tr>
<tr>
<td>2.849</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[31].non_restoring_division_latency_inst/sub_add[13]_1_s/CIN</td>
</tr>
<tr>
<td>2.899</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[31].non_restoring_division_latency_inst/sub_add[13]_1_s/COUT</td>
</tr>
<tr>
<td>2.899</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[31].non_restoring_division_latency_inst/sub_add[14]_1_s/CIN</td>
</tr>
<tr>
<td>2.949</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[31].non_restoring_division_latency_inst/sub_add[14]_1_s/COUT</td>
</tr>
<tr>
<td>2.949</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[31].non_restoring_division_latency_inst/sub_add[15]_1_s/CIN</td>
</tr>
<tr>
<td>2.999</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[31].non_restoring_division_latency_inst/sub_add[15]_1_s/COUT</td>
</tr>
<tr>
<td>2.999</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[31].non_restoring_division_latency_inst/sub_add[16]_1_s/CIN</td>
</tr>
<tr>
<td>3.049</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[31].non_restoring_division_latency_inst/sub_add[16]_1_s/COUT</td>
</tr>
<tr>
<td>3.049</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[31].non_restoring_division_latency_inst/sub_add[17]_1_s/CIN</td>
</tr>
<tr>
<td>3.099</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[31].non_restoring_division_latency_inst/sub_add[17]_1_s/COUT</td>
</tr>
<tr>
<td>3.099</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[31].non_restoring_division_latency_inst/sub_add[18]_1_s/CIN</td>
</tr>
<tr>
<td>3.149</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[31].non_restoring_division_latency_inst/sub_add[18]_1_s/COUT</td>
</tr>
<tr>
<td>3.149</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[31].non_restoring_division_latency_inst/sub_add[19]_1_s/CIN</td>
</tr>
<tr>
<td>3.199</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[31].non_restoring_division_latency_inst/sub_add[19]_1_s/COUT</td>
</tr>
<tr>
<td>3.199</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[31].non_restoring_division_latency_inst/sub_add[20]_1_s/CIN</td>
</tr>
<tr>
<td>3.249</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[31].non_restoring_division_latency_inst/sub_add[20]_1_s/COUT</td>
</tr>
<tr>
<td>3.249</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[31].non_restoring_division_latency_inst/sub_add[21]_1_s/CIN</td>
</tr>
<tr>
<td>3.299</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[31].non_restoring_division_latency_inst/sub_add[21]_1_s/COUT</td>
</tr>
<tr>
<td>3.299</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[31].non_restoring_division_latency_inst/sub_add[22]_1_s/CIN</td>
</tr>
<tr>
<td>3.349</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[31].non_restoring_division_latency_inst/sub_add[22]_1_s/COUT</td>
</tr>
<tr>
<td>3.349</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[31].non_restoring_division_latency_inst/sub_add[23]_1_s/CIN</td>
</tr>
<tr>
<td>3.399</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[31].non_restoring_division_latency_inst/sub_add[23]_1_s/COUT</td>
</tr>
<tr>
<td>3.399</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[31].non_restoring_division_latency_inst/sub_add[24]_1_s/CIN</td>
</tr>
<tr>
<td>3.449</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[31].non_restoring_division_latency_inst/sub_add[24]_1_s/COUT</td>
</tr>
<tr>
<td>3.449</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[31].non_restoring_division_latency_inst/sub_add[25]_1_s/CIN</td>
</tr>
<tr>
<td>3.499</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[31].non_restoring_division_latency_inst/sub_add[25]_1_s/COUT</td>
</tr>
<tr>
<td>3.499</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[31].non_restoring_division_latency_inst/sub_add[26]_1_s/CIN</td>
</tr>
<tr>
<td>3.549</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[31].non_restoring_division_latency_inst/sub_add[26]_1_s/COUT</td>
</tr>
<tr>
<td>3.549</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[31].non_restoring_division_latency_inst/sub_add[27]_1_s/CIN</td>
</tr>
<tr>
<td>3.599</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[31].non_restoring_division_latency_inst/sub_add[27]_1_s/COUT</td>
</tr>
<tr>
<td>3.599</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[31].non_restoring_division_latency_inst/sub_add[28]_1_s/CIN</td>
</tr>
<tr>
<td>3.649</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[31].non_restoring_division_latency_inst/sub_add[28]_1_s/COUT</td>
</tr>
<tr>
<td>3.649</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[31].non_restoring_division_latency_inst/sub_add[29]_1_s/CIN</td>
</tr>
<tr>
<td>3.699</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[31].non_restoring_division_latency_inst/sub_add[29]_1_s/COUT</td>
</tr>
<tr>
<td>3.699</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[31].non_restoring_division_latency_inst/sub_add[30]_1_s/CIN</td>
</tr>
<tr>
<td>3.749</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[31].non_restoring_division_latency_inst/sub_add[30]_1_s/COUT</td>
</tr>
<tr>
<td>3.749</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[31].non_restoring_division_latency_inst/sub_add[31]_1_s/CIN</td>
</tr>
<tr>
<td>3.799</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[31].non_restoring_division_latency_inst/sub_add[31]_1_s/COUT</td>
</tr>
<tr>
<td>3.799</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[31].non_restoring_division_latency_inst/sub_add[32]_1_s/CIN</td>
</tr>
<tr>
<td>4.042</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[31].non_restoring_division_latency_inst/sub_add[32]_1_s/SUM</td>
</tr>
<tr>
<td>4.455</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n140_s2/I0</td>
</tr>
<tr>
<td>5.034</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n140_s2/F</td>
</tr>
<tr>
<td>5.446</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[31].non_restoring_division_latency_inst/result_o_0_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>3467</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>10.413</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[31].non_restoring_division_latency_inst/result_o_0_s0/CLK</td>
</tr>
<tr>
<td>10.349</td>
<td>-0.064</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[31].non_restoring_division_latency_inst/result_o_0_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.413, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 3.001, 59.622%; route: 1.650, 32.779%; tC2Q: 0.382, 7.599%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.413, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp5</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.903</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.446</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.349</td>
</tr>
<tr>
<td class="label">From</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sign_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[30].non_restoring_division_latency_inst/result_o_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>3467</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.413</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sign_o_s0/CLK</td>
</tr>
<tr>
<td>0.795</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>34</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sign_o_s0/Q</td>
</tr>
<tr>
<td>1.207</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sign[29]_1_s1/I0</td>
</tr>
<tr>
<td>1.786</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sign[29]_1_s1/F</td>
</tr>
<tr>
<td>2.199</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[0]_1_s/CIN</td>
</tr>
<tr>
<td>2.249</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[0]_1_s/COUT</td>
</tr>
<tr>
<td>2.249</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[1]_1_s/CIN</td>
</tr>
<tr>
<td>2.299</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[1]_1_s/COUT</td>
</tr>
<tr>
<td>2.299</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[2]_1_s/CIN</td>
</tr>
<tr>
<td>2.349</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[2]_1_s/COUT</td>
</tr>
<tr>
<td>2.349</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[3]_1_s/CIN</td>
</tr>
<tr>
<td>2.399</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[3]_1_s/COUT</td>
</tr>
<tr>
<td>2.399</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[4]_1_s/CIN</td>
</tr>
<tr>
<td>2.449</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[4]_1_s/COUT</td>
</tr>
<tr>
<td>2.449</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[5]_1_s/CIN</td>
</tr>
<tr>
<td>2.499</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[5]_1_s/COUT</td>
</tr>
<tr>
<td>2.499</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[6]_1_s/CIN</td>
</tr>
<tr>
<td>2.549</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[6]_1_s/COUT</td>
</tr>
<tr>
<td>2.549</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[7]_1_s/CIN</td>
</tr>
<tr>
<td>2.599</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[7]_1_s/COUT</td>
</tr>
<tr>
<td>2.599</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[8]_1_s/CIN</td>
</tr>
<tr>
<td>2.649</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[8]_1_s/COUT</td>
</tr>
<tr>
<td>2.649</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[9]_1_s/CIN</td>
</tr>
<tr>
<td>2.699</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[9]_1_s/COUT</td>
</tr>
<tr>
<td>2.699</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[10]_1_s/CIN</td>
</tr>
<tr>
<td>2.749</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[10]_1_s/COUT</td>
</tr>
<tr>
<td>2.749</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[11]_1_s/CIN</td>
</tr>
<tr>
<td>2.799</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[11]_1_s/COUT</td>
</tr>
<tr>
<td>2.799</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[12]_1_s/CIN</td>
</tr>
<tr>
<td>2.849</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[12]_1_s/COUT</td>
</tr>
<tr>
<td>2.849</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[13]_1_s/CIN</td>
</tr>
<tr>
<td>2.899</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[13]_1_s/COUT</td>
</tr>
<tr>
<td>2.899</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[14]_1_s/CIN</td>
</tr>
<tr>
<td>2.949</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[14]_1_s/COUT</td>
</tr>
<tr>
<td>2.949</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[15]_1_s/CIN</td>
</tr>
<tr>
<td>2.999</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[15]_1_s/COUT</td>
</tr>
<tr>
<td>2.999</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[16]_1_s/CIN</td>
</tr>
<tr>
<td>3.049</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[16]_1_s/COUT</td>
</tr>
<tr>
<td>3.049</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[17]_1_s/CIN</td>
</tr>
<tr>
<td>3.099</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[17]_1_s/COUT</td>
</tr>
<tr>
<td>3.099</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[18]_1_s/CIN</td>
</tr>
<tr>
<td>3.149</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[18]_1_s/COUT</td>
</tr>
<tr>
<td>3.149</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[19]_1_s/CIN</td>
</tr>
<tr>
<td>3.199</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[19]_1_s/COUT</td>
</tr>
<tr>
<td>3.199</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[20]_1_s/CIN</td>
</tr>
<tr>
<td>3.249</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[20]_1_s/COUT</td>
</tr>
<tr>
<td>3.249</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[21]_1_s/CIN</td>
</tr>
<tr>
<td>3.299</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[21]_1_s/COUT</td>
</tr>
<tr>
<td>3.299</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[22]_1_s/CIN</td>
</tr>
<tr>
<td>3.349</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[22]_1_s/COUT</td>
</tr>
<tr>
<td>3.349</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[23]_1_s/CIN</td>
</tr>
<tr>
<td>3.399</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[23]_1_s/COUT</td>
</tr>
<tr>
<td>3.399</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[24]_1_s/CIN</td>
</tr>
<tr>
<td>3.449</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[24]_1_s/COUT</td>
</tr>
<tr>
<td>3.449</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[25]_1_s/CIN</td>
</tr>
<tr>
<td>3.499</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[25]_1_s/COUT</td>
</tr>
<tr>
<td>3.499</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[26]_1_s/CIN</td>
</tr>
<tr>
<td>3.549</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[26]_1_s/COUT</td>
</tr>
<tr>
<td>3.549</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[27]_1_s/CIN</td>
</tr>
<tr>
<td>3.599</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[27]_1_s/COUT</td>
</tr>
<tr>
<td>3.599</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[28]_1_s/CIN</td>
</tr>
<tr>
<td>3.649</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[28]_1_s/COUT</td>
</tr>
<tr>
<td>3.649</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[29]_1_s/CIN</td>
</tr>
<tr>
<td>3.699</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[29]_1_s/COUT</td>
</tr>
<tr>
<td>3.699</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[30]_1_s/CIN</td>
</tr>
<tr>
<td>3.749</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[30]_1_s/COUT</td>
</tr>
<tr>
<td>3.749</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[31]_1_s/CIN</td>
</tr>
<tr>
<td>3.799</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[31]_1_s/COUT</td>
</tr>
<tr>
<td>3.799</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[32]_1_s/CIN</td>
</tr>
<tr>
<td>4.042</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[32]_1_s/SUM</td>
</tr>
<tr>
<td>4.455</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[30].non_restoring_division_latency_inst/n140_s2/I0</td>
</tr>
<tr>
<td>5.034</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[30].non_restoring_division_latency_inst/n140_s2/F</td>
</tr>
<tr>
<td>5.446</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[30].non_restoring_division_latency_inst/result_o_0_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>3467</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>10.413</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[30].non_restoring_division_latency_inst/result_o_0_s0/CLK</td>
</tr>
<tr>
<td>10.349</td>
<td>-0.064</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>integer_division_inst/integer_division_frac_inst/gen_non_restoring[30].non_restoring_division_latency_inst/result_o_0_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.413, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 3.001, 59.622%; route: 1.650, 32.779%; tC2Q: 0.382, 7.599%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.413, 100.000%</td></tr>
</table>
<br/>
</div><!-- content -->
</div><!-- main_wrapper -->
</body>
</html>
