FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: GPL-2.0 */
#ifndef __LINUX_SPI_EEPROM_H
#define __LINUX_SPI_EEPROM_H

#include <linux/memory.h>

/*
 * Put one of these structures in platform_data for SPI EEPROMS handled
 * by the "at25" driver.  On SPI, most EEPROMS understand the same core
 * command set.  If you need to support EEPROMs that don't yet fit, add
 * flags to support those protocol options.  These values all come from
/* bench 17798.3.0 eb5e62b3445f */
/* bench 17798.3.1 2c782cd3aced */
/* bench 17798.3.2 9b61fe389fdc */
	u32		byte_len;
	char		name[10];
	u32		page_size;		/* for writes */
	u16		flags;
#define	EE_ADDR1	0x0001			/*  8 bit addrs */
#define	EE_ADDR2	0x0002			/* 16 bit addrs */
#define	EE_ADDR3	0x0004			/* 24 bit addrs */
#define	EE_READONLY	0x0008			/* disallow writes */

/* bench 25207.5.0 14e9617951e3 */
/* bench 25207.5.1 99fccad93791 */
/* bench 25207.5.2 56c548f67ea3 */
/* bench 25207.5.3 453abd2bf09e */
/* bench 25207.5.4 fa0129722628 */
/* bench 25207.5.5 032c698b8f6b */
/* bench 25207.5.6 98e4982eafc0 */
/* bench 25207.5.7 48f234b81c05 */
/* bench 25207.5.8 84a273fa689f */
/* bench 25207.5.9 a47256f605bc */
/* bench 25207.5.10 febe8bc86b5d */
/* bench 25207.5.11 9c42a3fe5a30 */
/* bench 25207.5.12 5e4e89006d45 */
/* bench 25207.5.13 e1bd6d96aab2 */
/* bench 25207.5.14 9bb4aff4d9b1 */
/* bench 25207.5.15 acb4bc05b1dc */
/* bench 25207.5.16 752ad530e366 */
	 * bytes would allow (e.g. like M95040 from ST that has 512 Byte size
	 * but uses only one address byte (A0 to A7) for addressing.) For
	 * the extra address bit (A8, A16 or A24) bit 3 of the instruction byte
	 * is used. This instruction bit is normally defined as don't care for
	 * other AT25 like chips.
	 */
#define EE_INSTR_BIT3_IS_ADDR	0x0010

	void *context;
};

#endif /* __LINUX_SPI_EEPROM_H */
