# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../project_summary.ip_user_files/ip/ahblite_axi_bridge_0/sim/ahblite_axi_bridge_0.vhd" \

# Do not sort compile order
nosort
