vendor_name = ModelSim
source_file = 1, C:/Users/victo/Documents/GitHub/Mips-Processador/mips-SemUC_restored/mips_restored/ULA.vhd
source_file = 1, C:/Users/victo/Documents/GitHub/Mips-Processador/mips-SemUC_restored/mips_restored/UC_ULA.vhd
source_file = 1, C:/Users/victo/Documents/GitHub/Mips-Processador/mips-SemUC_restored/mips_restored/uc.vhd
source_file = 1, C:/Users/victo/Documents/GitHub/Mips-Processador/mips-SemUC_restored/mips_restored/somador.vhd
source_file = 1, C:/Users/victo/Documents/GitHub/Mips-Processador/mips-SemUC_restored/mips_restored/soma4.vhd
source_file = 1, C:/Users/victo/Documents/GitHub/Mips-Processador/mips-SemUC_restored/mips_restored/single_port_RAM.vhd
source_file = 1, C:/Users/victo/Documents/GitHub/Mips-Processador/mips-SemUC_restored/mips_restored/shift2_imediato.vhd
source_file = 1, C:/Users/victo/Documents/GitHub/Mips-Processador/mips-SemUC_restored/mips_restored/shift2.vhd
source_file = 1, C:/Users/victo/Documents/GitHub/Mips-Processador/mips-SemUC_restored/mips_restored/ROM.vhd
source_file = 1, C:/Users/victo/Documents/GitHub/Mips-Processador/mips-SemUC_restored/mips_restored/Registrador.vhd
source_file = 1, C:/Users/victo/Documents/GitHub/Mips-Processador/mips-SemUC_restored/mips_restored/muxGenerico2.vhd
source_file = 1, C:/Users/victo/Documents/GitHub/Mips-Processador/mips-SemUC_restored/mips_restored/mips.vhd
source_file = 1, C:/Users/victo/Documents/GitHub/Mips-Processador/mips-SemUC_restored/mips_restored/fluxo_dados.vhd
source_file = 1, C:/Users/victo/Documents/GitHub/Mips-Processador/mips-SemUC_restored/mips_restored/estendeSinalGenerico.vhd
source_file = 1, C:/Users/victo/Documents/GitHub/Mips-Processador/mips-SemUC_restored/mips_restored/constantesMIPS.vhd
source_file = 1, C:/Users/victo/Documents/GitHub/Mips-Processador/mips-SemUC_restored/mips_restored/clock_generator.vhd
source_file = 1, C:/Users/victo/Documents/GitHub/Mips-Processador/mips-SemUC_restored/mips_restored/bancoRegistradores.vhd
source_file = 1, C:/Users/victo/Documents/GitHub/Mips-Processador/mips-SemUC_restored/mips_restored/conversorHex7SegDisplay.vhd
source_file = 1, C:/Users/victo/Documents/GitHub/Mips-Processador/mips-SemUC_restored/mips_restored/Registrador_Fetch.vhd
source_file = 1, C:/Users/victo/Documents/GitHub/Mips-Processador/mips-SemUC_restored/mips_restored/Registrador_EX.vhd
source_file = 1, C:/Users/victo/Documents/GitHub/Mips-Processador/mips-SemUC_restored/mips_restored/Waveform.vwf
source_file = 1, C:/Users/victo/Documents/GitHub/Mips-Processador/mips-SemUC_restored/mips_restored/Waveform1.vwf
source_file = 1, C:/Users/victo/Documents/GitHub/Mips-Processador/mips-SemUC_restored/mips_restored/Waveform2.vwf
source_file = 1, C:/Users/victo/Documents/GitHub/Mips-Processador/mips-SemUC_restored/mips_restored/Registrador_WB.vhd
source_file = 1, C:/Users/victo/Documents/GitHub/Mips-Processador/mips-SemUC_restored/mips_restored/Registrador_MEM.vhd
source_file = 1, c:/intelfpga_lite/17.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/intelfpga_lite/17.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/intelfpga_lite/17.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/intelfpga_lite/17.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, C:/Users/victo/Documents/GitHub/Mips-Processador/mips-SemUC_restored/mips_restored/db/mips.cbx.xml
design_name = hard_block
design_name = mips
instance = comp, \saida_ULAWF[0]~output\, saida_ULAWF[0]~output, mips, 1
instance = comp, \saida_ULAWF[1]~output\, saida_ULAWF[1]~output, mips, 1
instance = comp, \saida_ULAWF[2]~output\, saida_ULAWF[2]~output, mips, 1
instance = comp, \saida_ULAWF[3]~output\, saida_ULAWF[3]~output, mips, 1
instance = comp, \saida_ULAWF[4]~output\, saida_ULAWF[4]~output, mips, 1
instance = comp, \saida_ULAWF[5]~output\, saida_ULAWF[5]~output, mips, 1
instance = comp, \saida_ULAWF[6]~output\, saida_ULAWF[6]~output, mips, 1
instance = comp, \saida_ULAWF[7]~output\, saida_ULAWF[7]~output, mips, 1
instance = comp, \saida_ULAWF[8]~output\, saida_ULAWF[8]~output, mips, 1
instance = comp, \saida_ULAWF[9]~output\, saida_ULAWF[9]~output, mips, 1
instance = comp, \saida_ULAWF[10]~output\, saida_ULAWF[10]~output, mips, 1
instance = comp, \saida_ULAWF[11]~output\, saida_ULAWF[11]~output, mips, 1
instance = comp, \saida_ULAWF[12]~output\, saida_ULAWF[12]~output, mips, 1
instance = comp, \saida_ULAWF[13]~output\, saida_ULAWF[13]~output, mips, 1
instance = comp, \saida_ULAWF[14]~output\, saida_ULAWF[14]~output, mips, 1
instance = comp, \saida_ULAWF[15]~output\, saida_ULAWF[15]~output, mips, 1
instance = comp, \saida_ULAWF[16]~output\, saida_ULAWF[16]~output, mips, 1
instance = comp, \saida_ULAWF[17]~output\, saida_ULAWF[17]~output, mips, 1
instance = comp, \saida_ULAWF[18]~output\, saida_ULAWF[18]~output, mips, 1
instance = comp, \saida_ULAWF[19]~output\, saida_ULAWF[19]~output, mips, 1
instance = comp, \saida_ULAWF[20]~output\, saida_ULAWF[20]~output, mips, 1
instance = comp, \saida_ULAWF[21]~output\, saida_ULAWF[21]~output, mips, 1
instance = comp, \saida_ULAWF[22]~output\, saida_ULAWF[22]~output, mips, 1
instance = comp, \saida_ULAWF[23]~output\, saida_ULAWF[23]~output, mips, 1
instance = comp, \saida_ULAWF[24]~output\, saida_ULAWF[24]~output, mips, 1
instance = comp, \saida_ULAWF[25]~output\, saida_ULAWF[25]~output, mips, 1
instance = comp, \saida_ULAWF[26]~output\, saida_ULAWF[26]~output, mips, 1
instance = comp, \saida_ULAWF[27]~output\, saida_ULAWF[27]~output, mips, 1
instance = comp, \saida_ULAWF[28]~output\, saida_ULAWF[28]~output, mips, 1
instance = comp, \saida_ULAWF[29]~output\, saida_ULAWF[29]~output, mips, 1
instance = comp, \saida_ULAWF[30]~output\, saida_ULAWF[30]~output, mips, 1
instance = comp, \saida_ULAWF[31]~output\, saida_ULAWF[31]~output, mips, 1
instance = comp, \pcWF[0]~output\, pcWF[0]~output, mips, 1
instance = comp, \pcWF[1]~output\, pcWF[1]~output, mips, 1
instance = comp, \pcWF[2]~output\, pcWF[2]~output, mips, 1
instance = comp, \pcWF[3]~output\, pcWF[3]~output, mips, 1
instance = comp, \pcWF[4]~output\, pcWF[4]~output, mips, 1
instance = comp, \pcWF[5]~output\, pcWF[5]~output, mips, 1
instance = comp, \pcWF[6]~output\, pcWF[6]~output, mips, 1
instance = comp, \pcWF[7]~output\, pcWF[7]~output, mips, 1
instance = comp, \pcWF[8]~output\, pcWF[8]~output, mips, 1
instance = comp, \pcWF[9]~output\, pcWF[9]~output, mips, 1
instance = comp, \pcWF[10]~output\, pcWF[10]~output, mips, 1
instance = comp, \pcWF[11]~output\, pcWF[11]~output, mips, 1
instance = comp, \pcWF[12]~output\, pcWF[12]~output, mips, 1
instance = comp, \pcWF[13]~output\, pcWF[13]~output, mips, 1
instance = comp, \pcWF[14]~output\, pcWF[14]~output, mips, 1
instance = comp, \pcWF[15]~output\, pcWF[15]~output, mips, 1
instance = comp, \pcWF[16]~output\, pcWF[16]~output, mips, 1
instance = comp, \pcWF[17]~output\, pcWF[17]~output, mips, 1
instance = comp, \pcWF[18]~output\, pcWF[18]~output, mips, 1
instance = comp, \pcWF[19]~output\, pcWF[19]~output, mips, 1
instance = comp, \pcWF[20]~output\, pcWF[20]~output, mips, 1
instance = comp, \pcWF[21]~output\, pcWF[21]~output, mips, 1
instance = comp, \pcWF[22]~output\, pcWF[22]~output, mips, 1
instance = comp, \pcWF[23]~output\, pcWF[23]~output, mips, 1
instance = comp, \pcWF[24]~output\, pcWF[24]~output, mips, 1
instance = comp, \pcWF[25]~output\, pcWF[25]~output, mips, 1
instance = comp, \pcWF[26]~output\, pcWF[26]~output, mips, 1
instance = comp, \pcWF[27]~output\, pcWF[27]~output, mips, 1
instance = comp, \pcWF[28]~output\, pcWF[28]~output, mips, 1
instance = comp, \pcWF[29]~output\, pcWF[29]~output, mips, 1
instance = comp, \pcWF[30]~output\, pcWF[30]~output, mips, 1
instance = comp, \pcWF[31]~output\, pcWF[31]~output, mips, 1
instance = comp, \ZWF~output\, ZWF~output, mips, 1
instance = comp, \clk~input\, clk~input, mips, 1
instance = comp, \clk~inputclkctrl\, clk~inputclkctrl, mips, 1
instance = comp, \FD|Somador|saida[2]~0\, FD|Somador|saida[2]~0, mips, 1
instance = comp, \FD|Somador|saida[3]~2\, FD|Somador|saida[3]~2, mips, 1
instance = comp, \FD|mux_jump|saida[3]~1\, FD|mux_jump|saida[3]~1, mips, 1
instance = comp, \FD|PC|data_s[3]\, FD|PC|data_s[3], mips, 1
instance = comp, \FD|Somador|saida[4]~4\, FD|Somador|saida[4]~4, mips, 1
instance = comp, \FD|mux_jump|saida[4]~2\, FD|mux_jump|saida[4]~2, mips, 1
instance = comp, \FD|PC|data_s[4]\, FD|PC|data_s[4], mips, 1
instance = comp, \FD|Somador|saida[5]~6\, FD|Somador|saida[5]~6, mips, 1
instance = comp, \FD|mux_jump|saida[5]~3\, FD|mux_jump|saida[5]~3, mips, 1
instance = comp, \FD|PC|data_s[5]\, FD|PC|data_s[5], mips, 1
instance = comp, \FD|Somador|saida[6]~8\, FD|Somador|saida[6]~8, mips, 1
instance = comp, \FD|mux_jump|saida[6]~4\, FD|mux_jump|saida[6]~4, mips, 1
instance = comp, \FD|PC|data_s[6]\, FD|PC|data_s[6], mips, 1
instance = comp, \FD|Somador|saida[7]~10\, FD|Somador|saida[7]~10, mips, 1
instance = comp, \FD|mux_jump|saida[7]~5\, FD|mux_jump|saida[7]~5, mips, 1
instance = comp, \FD|PC|data_s[7]\, FD|PC|data_s[7], mips, 1
instance = comp, \UC|Equal0~0\, UC|Equal0~0, mips, 1
instance = comp, \UC|Equal0~1\, UC|Equal0~1, mips, 1
instance = comp, \FD|mux_jump|saida[2]~0\, FD|mux_jump|saida[2]~0, mips, 1
instance = comp, \FD|PC|data_s[2]\, FD|PC|data_s[2], mips, 1
instance = comp, \FD|Somador|saida[8]~12\, FD|Somador|saida[8]~12, mips, 1
instance = comp, \FD|mux_jump|saida[8]~6\, FD|mux_jump|saida[8]~6, mips, 1
instance = comp, \FD|PC|data_s[8]\, FD|PC|data_s[8], mips, 1
instance = comp, \FD|Somador|saida[9]~14\, FD|Somador|saida[9]~14, mips, 1
instance = comp, \FD|mux_jump|saida[9]~7\, FD|mux_jump|saida[9]~7, mips, 1
instance = comp, \FD|PC|data_s[9]\, FD|PC|data_s[9], mips, 1
instance = comp, \FD|Somador|saida[10]~16\, FD|Somador|saida[10]~16, mips, 1
instance = comp, \FD|mux_jump|saida[10]~8\, FD|mux_jump|saida[10]~8, mips, 1
instance = comp, \FD|PC|data_s[10]\, FD|PC|data_s[10], mips, 1
instance = comp, \FD|Somador|saida[11]~18\, FD|Somador|saida[11]~18, mips, 1
instance = comp, \FD|mux_jump|saida[11]~9\, FD|mux_jump|saida[11]~9, mips, 1
instance = comp, \FD|PC|data_s[11]\, FD|PC|data_s[11], mips, 1
instance = comp, \FD|Somador|saida[12]~20\, FD|Somador|saida[12]~20, mips, 1
instance = comp, \FD|mux_jump|saida[12]~10\, FD|mux_jump|saida[12]~10, mips, 1
instance = comp, \FD|PC|data_s[12]\, FD|PC|data_s[12], mips, 1
instance = comp, \FD|Somador|saida[13]~22\, FD|Somador|saida[13]~22, mips, 1
instance = comp, \FD|mux_jump|saida[13]~11\, FD|mux_jump|saida[13]~11, mips, 1
instance = comp, \FD|PC|data_s[13]\, FD|PC|data_s[13], mips, 1
instance = comp, \FD|Somador|saida[14]~24\, FD|Somador|saida[14]~24, mips, 1
instance = comp, \FD|mux_jump|saida[14]~12\, FD|mux_jump|saida[14]~12, mips, 1
instance = comp, \FD|PC|data_s[14]\, FD|PC|data_s[14], mips, 1
instance = comp, \FD|Somador|saida[15]~26\, FD|Somador|saida[15]~26, mips, 1
instance = comp, \FD|mux_jump|saida[15]~13\, FD|mux_jump|saida[15]~13, mips, 1
instance = comp, \FD|PC|data_s[15]\, FD|PC|data_s[15], mips, 1
instance = comp, \FD|Somador|saida[16]~28\, FD|Somador|saida[16]~28, mips, 1
instance = comp, \FD|mux_jump|saida[16]~14\, FD|mux_jump|saida[16]~14, mips, 1
instance = comp, \FD|PC|data_s[16]\, FD|PC|data_s[16], mips, 1
instance = comp, \FD|Somador|saida[17]~30\, FD|Somador|saida[17]~30, mips, 1
instance = comp, \FD|mux_jump|saida[17]~15\, FD|mux_jump|saida[17]~15, mips, 1
instance = comp, \FD|PC|data_s[17]\, FD|PC|data_s[17], mips, 1
instance = comp, \FD|Somador|saida[18]~32\, FD|Somador|saida[18]~32, mips, 1
instance = comp, \FD|mux_jump|saida[18]~16\, FD|mux_jump|saida[18]~16, mips, 1
instance = comp, \FD|PC|data_s[18]\, FD|PC|data_s[18], mips, 1
instance = comp, \FD|Somador|saida[19]~34\, FD|Somador|saida[19]~34, mips, 1
instance = comp, \FD|mux_jump|saida[19]~17\, FD|mux_jump|saida[19]~17, mips, 1
instance = comp, \FD|PC|data_s[19]\, FD|PC|data_s[19], mips, 1
instance = comp, \FD|Somador|saida[20]~36\, FD|Somador|saida[20]~36, mips, 1
instance = comp, \FD|mux_jump|saida[20]~18\, FD|mux_jump|saida[20]~18, mips, 1
instance = comp, \FD|PC|data_s[20]\, FD|PC|data_s[20], mips, 1
instance = comp, \FD|Somador|saida[21]~38\, FD|Somador|saida[21]~38, mips, 1
instance = comp, \FD|mux_jump|saida[21]~19\, FD|mux_jump|saida[21]~19, mips, 1
instance = comp, \FD|PC|data_s[21]\, FD|PC|data_s[21], mips, 1
instance = comp, \FD|Somador|saida[22]~40\, FD|Somador|saida[22]~40, mips, 1
instance = comp, \FD|mux_jump|saida[22]~20\, FD|mux_jump|saida[22]~20, mips, 1
instance = comp, \FD|PC|data_s[22]\, FD|PC|data_s[22], mips, 1
instance = comp, \FD|Somador|saida[23]~42\, FD|Somador|saida[23]~42, mips, 1
instance = comp, \FD|mux_jump|saida[23]~21\, FD|mux_jump|saida[23]~21, mips, 1
instance = comp, \FD|PC|data_s[23]\, FD|PC|data_s[23], mips, 1
instance = comp, \FD|Somador|saida[24]~44\, FD|Somador|saida[24]~44, mips, 1
instance = comp, \FD|mux_jump|saida[24]~22\, FD|mux_jump|saida[24]~22, mips, 1
instance = comp, \FD|PC|data_s[24]\, FD|PC|data_s[24], mips, 1
instance = comp, \FD|Somador|saida[25]~46\, FD|Somador|saida[25]~46, mips, 1
instance = comp, \FD|mux_jump|saida[25]~23\, FD|mux_jump|saida[25]~23, mips, 1
instance = comp, \FD|PC|data_s[25]\, FD|PC|data_s[25], mips, 1
instance = comp, \FD|Somador|saida[26]~48\, FD|Somador|saida[26]~48, mips, 1
instance = comp, \FD|mux_jump|saida[26]~24\, FD|mux_jump|saida[26]~24, mips, 1
instance = comp, \FD|PC|data_s[26]\, FD|PC|data_s[26], mips, 1
instance = comp, \FD|Somador|saida[27]~50\, FD|Somador|saida[27]~50, mips, 1
instance = comp, \FD|mux_jump|saida[27]~25\, FD|mux_jump|saida[27]~25, mips, 1
instance = comp, \FD|PC|data_s[27]\, FD|PC|data_s[27], mips, 1
instance = comp, \FD|Somador|saida[28]~52\, FD|Somador|saida[28]~52, mips, 1
instance = comp, \FD|PC|data_s[28]\, FD|PC|data_s[28], mips, 1
instance = comp, \FD|Somador|saida[29]~54\, FD|Somador|saida[29]~54, mips, 1
instance = comp, \FD|PC|data_s[29]\, FD|PC|data_s[29], mips, 1
instance = comp, \FD|Somador|saida[30]~56\, FD|Somador|saida[30]~56, mips, 1
instance = comp, \FD|PC|data_s[30]\, FD|PC|data_s[30], mips, 1
instance = comp, \FD|Somador|saida[31]~58\, FD|Somador|saida[31]~58, mips, 1
instance = comp, \FD|PC|data_s[31]\, FD|PC|data_s[31], mips, 1
instance = comp, \KEY[0]~input\, KEY[0]~input, mips, 1
instance = comp, \KEY[1]~input\, KEY[1]~input, mips, 1
instance = comp, \KEY[2]~input\, KEY[2]~input, mips, 1
instance = comp, \KEY[3]~input\, KEY[3]~input, mips, 1
