/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [2:0] _02_;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  reg [5:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_22z;
  wire [5:0] celloutsig_0_23z;
  wire [5:0] celloutsig_0_24z;
  wire [8:0] celloutsig_0_26z;
  wire [5:0] celloutsig_0_28z;
  wire [4:0] celloutsig_0_2z;
  wire celloutsig_0_31z;
  wire [21:0] celloutsig_0_32z;
  wire celloutsig_0_36z;
  wire celloutsig_0_3z;
  wire celloutsig_0_47z;
  wire celloutsig_0_48z;
  wire celloutsig_0_4z;
  reg [2:0] celloutsig_0_5z;
  wire [4:0] celloutsig_0_6z;
  wire [26:0] celloutsig_0_7z;
  wire [10:0] celloutsig_0_9z;
  wire [14:0] celloutsig_1_0z;
  wire [18:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [4:0] celloutsig_1_14z;
  wire [2:0] celloutsig_1_18z;
  wire [8:0] celloutsig_1_19z;
  wire [3:0] celloutsig_1_1z;
  wire [8:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  reg [8:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [7:0] celloutsig_1_8z;
  wire [24:0] celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_16z = ~(celloutsig_0_11z & celloutsig_0_6z[1]);
  assign celloutsig_1_11z = ~(celloutsig_1_4z | celloutsig_1_6z);
  assign celloutsig_0_15z = ~(celloutsig_0_13z | celloutsig_0_4z);
  assign celloutsig_0_10z = ~celloutsig_0_9z[0];
  assign celloutsig_1_3z = ~((celloutsig_1_0z[10] | celloutsig_1_0z[4]) & celloutsig_1_2z[0]);
  assign celloutsig_0_12z = ~((celloutsig_0_9z[10] | _01_) & celloutsig_0_2z[3]);
  assign celloutsig_0_36z = ~((celloutsig_0_23z[4] | celloutsig_0_14z) & (celloutsig_0_4z | celloutsig_0_11z));
  assign celloutsig_0_48z = ~((celloutsig_0_36z | celloutsig_0_14z) & (celloutsig_0_26z[0] | celloutsig_0_3z));
  assign celloutsig_0_24z = { celloutsig_0_23z[2:0], celloutsig_0_22z, celloutsig_0_11z, celloutsig_0_11z } + celloutsig_0_1z;
  reg [2:0] _12_;
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_19z[0])
    if (!celloutsig_1_19z[0]) _12_ <= 3'h0;
    else _12_ <= in_data[37:35];
  assign { _01_, _02_[1], _00_ } = _12_;
  assign celloutsig_1_0z = in_data[188:174] & in_data[150:136];
  assign celloutsig_1_2z = in_data[185:177] & celloutsig_1_0z[13:5];
  assign celloutsig_0_2z = in_data[91:87] / { 1'h1, celloutsig_0_1z[4:1] };
  assign celloutsig_0_32z = { in_data[65:50], celloutsig_0_16z, celloutsig_0_3z, _01_, _02_[1], _00_, celloutsig_0_10z } / { 1'h1, celloutsig_0_24z[3:0], celloutsig_0_22z, celloutsig_0_12z, celloutsig_0_23z, celloutsig_0_5z, celloutsig_0_31z, celloutsig_0_6z };
  assign celloutsig_1_6z = { celloutsig_1_5z[6], celloutsig_1_0z } === { celloutsig_1_0z[8:7], celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_2z };
  assign celloutsig_0_20z = { celloutsig_0_7z[13:10], celloutsig_0_17z, celloutsig_0_14z, celloutsig_0_10z, celloutsig_0_13z } === { in_data[47:41], celloutsig_0_14z };
  assign celloutsig_0_11z = { _01_, _02_[1], _00_ } >= celloutsig_0_5z;
  assign celloutsig_0_13z = { celloutsig_0_2z[4:1], celloutsig_0_10z } && { celloutsig_0_12z, celloutsig_0_4z, celloutsig_0_12z, celloutsig_0_3z, celloutsig_0_11z };
  assign celloutsig_0_22z = ! celloutsig_0_7z[24:20];
  assign celloutsig_0_4z = celloutsig_0_3z & ~(celloutsig_0_3z);
  assign celloutsig_1_4z = celloutsig_1_1z[1] & ~(celloutsig_1_3z);
  assign celloutsig_0_31z = celloutsig_0_28z[3] & ~(celloutsig_0_26z[8]);
  assign celloutsig_1_8z = { in_data[127:122], celloutsig_1_4z, celloutsig_1_3z } * celloutsig_1_2z[7:0];
  assign celloutsig_1_9z = - { in_data[108:104], celloutsig_1_8z, celloutsig_1_5z, celloutsig_1_7z, celloutsig_1_7z, celloutsig_1_6z };
  assign celloutsig_0_9z = - { celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_11z };
  assign celloutsig_0_23z = - celloutsig_0_1z;
  assign celloutsig_0_3z = celloutsig_0_2z[2:0] !== celloutsig_0_1z[2:0];
  assign celloutsig_0_47z = { celloutsig_0_32z[5:3], celloutsig_0_5z } !== { celloutsig_0_28z[4:0], celloutsig_0_20z };
  assign celloutsig_1_7z = { celloutsig_1_1z, celloutsig_1_3z } !== in_data[150:146];
  assign celloutsig_0_14z = { celloutsig_0_9z[2:1], celloutsig_0_11z, celloutsig_0_4z } !== in_data[75:72];
  assign celloutsig_1_10z = { celloutsig_1_0z[14:4], celloutsig_1_1z, celloutsig_1_1z } | { in_data[151:147], celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_4z };
  assign celloutsig_1_12z = | { celloutsig_1_10z[17:12], celloutsig_1_6z };
  assign celloutsig_0_17z = | { celloutsig_0_15z, celloutsig_0_4z, celloutsig_0_1z[5] };
  assign celloutsig_1_1z = celloutsig_1_0z[11:8] << celloutsig_1_0z[9:6];
  assign celloutsig_1_19z = { celloutsig_1_5z[8:1], celloutsig_1_12z } << { celloutsig_1_14z[3:0], celloutsig_1_14z };
  assign celloutsig_1_14z = celloutsig_1_0z[12:8] - celloutsig_1_10z[6:2];
  assign celloutsig_1_18z = celloutsig_1_14z[2:0] - { celloutsig_1_9z[23:22], celloutsig_1_11z };
  assign celloutsig_0_6z = { in_data[88:85], celloutsig_0_3z } - celloutsig_0_2z;
  assign celloutsig_0_26z = in_data[58:50] - celloutsig_0_7z[25:17];
  assign celloutsig_0_7z = { in_data[69:49], celloutsig_0_1z } ~^ { celloutsig_0_2z[2:0], celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_6z, _01_, _02_[1], _00_, _01_, _02_[1], _00_, celloutsig_0_5z };
  assign celloutsig_0_28z = celloutsig_0_26z[6:1] ~^ in_data[75:70];
  always_latch
    if (clkin_data[32]) celloutsig_1_5z = 9'h000;
    else if (!clkin_data[96]) celloutsig_1_5z = celloutsig_1_0z[12:4];
  always_latch
    if (celloutsig_1_19z[0]) celloutsig_0_5z = 3'h0;
    else if (!clkin_data[64]) celloutsig_0_5z = { celloutsig_0_1z[3:2], celloutsig_0_3z };
  always_latch
    if (celloutsig_1_19z[0]) celloutsig_0_1z = 6'h00;
    else if (!clkin_data[64]) celloutsig_0_1z = { _01_, _02_[1], _00_, _01_, _02_[1], _00_ };
  assign { _02_[2], _02_[0] } = { _01_, _00_ };
  assign { out_data[130:128], out_data[104:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_47z, celloutsig_0_48z };
endmodule
