// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition"

// DATE "12/02/2024 00:19:17"

// 
// Device: Altera EP2C70F896I8 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module CONTROL_UNIT (
	write_enable,
	CLOCK,
	MIR,
	N,
	Z,
	MBR_IN,
	MPC);
output 	write_enable;
input 	CLOCK;
output 	[35:0] MIR;
input 	N;
input 	Z;
input 	[7:0] MBR_IN;
output 	[8:0] MPC;

// Design Ports Information
// write_enable	=>  Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MIR[35]	=>  Location: PIN_E17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MIR[34]	=>  Location: PIN_H16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MIR[33]	=>  Location: PIN_B17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MIR[32]	=>  Location: PIN_G16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MIR[31]	=>  Location: PIN_G17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MIR[30]	=>  Location: PIN_C17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MIR[29]	=>  Location: PIN_C16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MIR[28]	=>  Location: PIN_H17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MIR[27]	=>  Location: PIN_B15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MIR[26]	=>  Location: PIN_C15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MIR[25]	=>  Location: PIN_A21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MIR[24]	=>  Location: PIN_A17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MIR[23]	=>  Location: PIN_H18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MIR[22]	=>  Location: PIN_G18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MIR[21]	=>  Location: PIN_F20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MIR[20]	=>  Location: PIN_C19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MIR[19]	=>  Location: PIN_D19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MIR[18]	=>  Location: PIN_J18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MIR[17]	=>  Location: PIN_C18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MIR[16]	=>  Location: PIN_B18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MIR[15]	=>  Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MIR[14]	=>  Location: PIN_A20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MIR[13]	=>  Location: PIN_E19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MIR[12]	=>  Location: PIN_A19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MIR[11]	=>  Location: PIN_D15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MIR[10]	=>  Location: PIN_B20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MIR[9]	=>  Location: PIN_F18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MIR[8]	=>  Location: PIN_J13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MIR[7]	=>  Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MIR[6]	=>  Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MIR[5]	=>  Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MIR[4]	=>  Location: PIN_D13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MIR[3]	=>  Location: PIN_E13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MIR[2]	=>  Location: PIN_G13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MIR[1]	=>  Location: PIN_H13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MIR[0]	=>  Location: PIN_A11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MPC[8]	=>  Location: PIN_G14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MPC[7]	=>  Location: PIN_E14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MPC[6]	=>  Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MPC[5]	=>  Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MPC[4]	=>  Location: PIN_H14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MPC[3]	=>  Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MPC[2]	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MPC[1]	=>  Location: PIN_A12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MPC[0]	=>  Location: PIN_C14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MBR_IN[7]	=>  Location: PIN_G15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MBR_IN[6]	=>  Location: PIN_H15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MBR_IN[5]	=>  Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MBR_IN[4]	=>  Location: PIN_B19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MBR_IN[3]	=>  Location: PIN_F16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MBR_IN[2]	=>  Location: PIN_D17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MBR_IN[1]	=>  Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MBR_IN[0]	=>  Location: PIN_E15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// CLOCK	=>  Location: PIN_T2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Z	=>  Location: PIN_D18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// N	=>  Location: PIN_F19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("MIC1_v.sdo");
// synopsys translate_on

wire \inst2|inst8~regout ;
wire \N~combout ;
wire \inst2|inst8~feeder_combout ;
wire \CLOCK~combout ;
wire \CLOCK~clkctrl_outclk ;
wire \Z~combout ;
wire \inst2|inst1~regout ;
wire \inst2|inst6~0_combout ;
wire \inst2|inst6~combout ;
wire \inst1~regout ;
wire [7:0] \inst2|inst9 ;
wire [35:0] \rom|altsyncram_component|auto_generated|q_a ;
wire [7:0] \MBR_IN~combout ;

wire [8:0] \rom|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ;
wire [8:0] \rom|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [8:0] \rom|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [8:0] \rom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;

assign \rom|altsyncram_component|auto_generated|q_a [27] = \rom|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus [0];
assign \rom|altsyncram_component|auto_generated|q_a [28] = \rom|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus [1];
assign \rom|altsyncram_component|auto_generated|q_a [29] = \rom|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus [2];
assign \rom|altsyncram_component|auto_generated|q_a [30] = \rom|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus [3];
assign \rom|altsyncram_component|auto_generated|q_a [31] = \rom|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus [4];
assign \rom|altsyncram_component|auto_generated|q_a [32] = \rom|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus [5];
assign \rom|altsyncram_component|auto_generated|q_a [33] = \rom|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus [6];
assign \rom|altsyncram_component|auto_generated|q_a [34] = \rom|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus [7];
assign \rom|altsyncram_component|auto_generated|q_a [35] = \rom|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus [8];

assign \rom|altsyncram_component|auto_generated|q_a [18] = \rom|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];
assign \rom|altsyncram_component|auto_generated|q_a [19] = \rom|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [1];
assign \rom|altsyncram_component|auto_generated|q_a [20] = \rom|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [2];
assign \rom|altsyncram_component|auto_generated|q_a [21] = \rom|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [3];
assign \rom|altsyncram_component|auto_generated|q_a [22] = \rom|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [4];
assign \rom|altsyncram_component|auto_generated|q_a [23] = \rom|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [5];
assign \rom|altsyncram_component|auto_generated|q_a [24] = \rom|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [6];
assign \rom|altsyncram_component|auto_generated|q_a [25] = \rom|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [7];
assign \rom|altsyncram_component|auto_generated|q_a [26] = \rom|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [8];

assign \rom|altsyncram_component|auto_generated|q_a [9] = \rom|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];
assign \rom|altsyncram_component|auto_generated|q_a [10] = \rom|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [1];
assign \rom|altsyncram_component|auto_generated|q_a [11] = \rom|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [2];
assign \rom|altsyncram_component|auto_generated|q_a [12] = \rom|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [3];
assign \rom|altsyncram_component|auto_generated|q_a [13] = \rom|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [4];
assign \rom|altsyncram_component|auto_generated|q_a [14] = \rom|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [5];
assign \rom|altsyncram_component|auto_generated|q_a [15] = \rom|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [6];
assign \rom|altsyncram_component|auto_generated|q_a [16] = \rom|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [7];
assign \rom|altsyncram_component|auto_generated|q_a [17] = \rom|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [8];

assign \rom|altsyncram_component|auto_generated|q_a [0] = \rom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \rom|altsyncram_component|auto_generated|q_a [1] = \rom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \rom|altsyncram_component|auto_generated|q_a [2] = \rom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \rom|altsyncram_component|auto_generated|q_a [3] = \rom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \rom|altsyncram_component|auto_generated|q_a [4] = \rom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \rom|altsyncram_component|auto_generated|q_a [5] = \rom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \rom|altsyncram_component|auto_generated|q_a [6] = \rom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \rom|altsyncram_component|auto_generated|q_a [7] = \rom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];
assign \rom|altsyncram_component|auto_generated|q_a [8] = \rom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [8];

// Location: LCFF_X56_Y50_N7
cycloneii_lcell_ff \inst2|inst8 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(\inst2|inst8~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|inst8~regout ));

// Location: PIN_G15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MBR_IN[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\MBR_IN~combout [7]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MBR_IN[7]));
// synopsys translate_off
defparam \MBR_IN[7]~I .input_async_reset = "none";
defparam \MBR_IN[7]~I .input_power_up = "low";
defparam \MBR_IN[7]~I .input_register_mode = "none";
defparam \MBR_IN[7]~I .input_sync_reset = "none";
defparam \MBR_IN[7]~I .oe_async_reset = "none";
defparam \MBR_IN[7]~I .oe_power_up = "low";
defparam \MBR_IN[7]~I .oe_register_mode = "none";
defparam \MBR_IN[7]~I .oe_sync_reset = "none";
defparam \MBR_IN[7]~I .operation_mode = "input";
defparam \MBR_IN[7]~I .output_async_reset = "none";
defparam \MBR_IN[7]~I .output_power_up = "low";
defparam \MBR_IN[7]~I .output_register_mode = "none";
defparam \MBR_IN[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \N~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\N~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(N));
// synopsys translate_off
defparam \N~I .input_async_reset = "none";
defparam \N~I .input_power_up = "low";
defparam \N~I .input_register_mode = "none";
defparam \N~I .input_sync_reset = "none";
defparam \N~I .oe_async_reset = "none";
defparam \N~I .oe_power_up = "low";
defparam \N~I .oe_register_mode = "none";
defparam \N~I .oe_sync_reset = "none";
defparam \N~I .operation_mode = "input";
defparam \N~I .output_async_reset = "none";
defparam \N~I .output_power_up = "low";
defparam \N~I .output_register_mode = "none";
defparam \N~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X56_Y50_N6
cycloneii_lcell_comb \inst2|inst8~feeder (
// Equation(s):
// \inst2|inst8~feeder_combout  = \N~combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\N~combout ),
	.cin(gnd),
	.combout(\inst2|inst8~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst8~feeder .lut_mask = 16'hFF00;
defparam \inst2|inst8~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_T2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \CLOCK~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\CLOCK~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(CLOCK));
// synopsys translate_off
defparam \CLOCK~I .input_async_reset = "none";
defparam \CLOCK~I .input_power_up = "low";
defparam \CLOCK~I .input_register_mode = "none";
defparam \CLOCK~I .input_sync_reset = "none";
defparam \CLOCK~I .oe_async_reset = "none";
defparam \CLOCK~I .oe_power_up = "low";
defparam \CLOCK~I .oe_register_mode = "none";
defparam \CLOCK~I .oe_sync_reset = "none";
defparam \CLOCK~I .operation_mode = "input";
defparam \CLOCK~I .output_async_reset = "none";
defparam \CLOCK~I .output_power_up = "low";
defparam \CLOCK~I .output_register_mode = "none";
defparam \CLOCK~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKCTRL_G3
cycloneii_clkctrl \CLOCK~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\CLOCK~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\CLOCK~clkctrl_outclk ));
// synopsys translate_off
defparam \CLOCK~clkctrl .clock_type = "global clock";
defparam \CLOCK~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: PIN_E15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MBR_IN[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\MBR_IN~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MBR_IN[0]));
// synopsys translate_off
defparam \MBR_IN[0]~I .input_async_reset = "none";
defparam \MBR_IN[0]~I .input_power_up = "low";
defparam \MBR_IN[0]~I .input_register_mode = "none";
defparam \MBR_IN[0]~I .input_sync_reset = "none";
defparam \MBR_IN[0]~I .oe_async_reset = "none";
defparam \MBR_IN[0]~I .oe_power_up = "low";
defparam \MBR_IN[0]~I .oe_register_mode = "none";
defparam \MBR_IN[0]~I .oe_sync_reset = "none";
defparam \MBR_IN[0]~I .operation_mode = "input";
defparam \MBR_IN[0]~I .output_async_reset = "none";
defparam \MBR_IN[0]~I .output_power_up = "low";
defparam \MBR_IN[0]~I .output_register_mode = "none";
defparam \MBR_IN[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MBR_IN[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\MBR_IN~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MBR_IN[2]));
// synopsys translate_off
defparam \MBR_IN[2]~I .input_async_reset = "none";
defparam \MBR_IN[2]~I .input_power_up = "low";
defparam \MBR_IN[2]~I .input_register_mode = "none";
defparam \MBR_IN[2]~I .input_sync_reset = "none";
defparam \MBR_IN[2]~I .oe_async_reset = "none";
defparam \MBR_IN[2]~I .oe_power_up = "low";
defparam \MBR_IN[2]~I .oe_register_mode = "none";
defparam \MBR_IN[2]~I .oe_sync_reset = "none";
defparam \MBR_IN[2]~I .operation_mode = "input";
defparam \MBR_IN[2]~I .output_async_reset = "none";
defparam \MBR_IN[2]~I .output_power_up = "low";
defparam \MBR_IN[2]~I .output_register_mode = "none";
defparam \MBR_IN[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MBR_IN[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\MBR_IN~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MBR_IN[4]));
// synopsys translate_off
defparam \MBR_IN[4]~I .input_async_reset = "none";
defparam \MBR_IN[4]~I .input_power_up = "low";
defparam \MBR_IN[4]~I .input_register_mode = "none";
defparam \MBR_IN[4]~I .input_sync_reset = "none";
defparam \MBR_IN[4]~I .oe_async_reset = "none";
defparam \MBR_IN[4]~I .oe_power_up = "low";
defparam \MBR_IN[4]~I .oe_register_mode = "none";
defparam \MBR_IN[4]~I .oe_sync_reset = "none";
defparam \MBR_IN[4]~I .operation_mode = "input";
defparam \MBR_IN[4]~I .output_async_reset = "none";
defparam \MBR_IN[4]~I .output_power_up = "low";
defparam \MBR_IN[4]~I .output_register_mode = "none";
defparam \MBR_IN[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X54_Y49_N18
cycloneii_lcell_comb \inst2|inst9[4] (
// Equation(s):
// \inst2|inst9 [4] = (\rom|altsyncram_component|auto_generated|q_a [31]) # ((\MBR_IN~combout [4] & \rom|altsyncram_component|auto_generated|q_a [26]))

	.dataa(\rom|altsyncram_component|auto_generated|q_a [31]),
	.datab(vcc),
	.datac(\MBR_IN~combout [4]),
	.datad(\rom|altsyncram_component|auto_generated|q_a [26]),
	.cin(gnd),
	.combout(\inst2|inst9 [4]),
	.cout());
// synopsys translate_off
defparam \inst2|inst9[4] .lut_mask = 16'hFAAA;
defparam \inst2|inst9[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_H15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MBR_IN[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\MBR_IN~combout [6]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MBR_IN[6]));
// synopsys translate_off
defparam \MBR_IN[6]~I .input_async_reset = "none";
defparam \MBR_IN[6]~I .input_power_up = "low";
defparam \MBR_IN[6]~I .input_register_mode = "none";
defparam \MBR_IN[6]~I .input_sync_reset = "none";
defparam \MBR_IN[6]~I .oe_async_reset = "none";
defparam \MBR_IN[6]~I .oe_power_up = "low";
defparam \MBR_IN[6]~I .oe_register_mode = "none";
defparam \MBR_IN[6]~I .oe_sync_reset = "none";
defparam \MBR_IN[6]~I .operation_mode = "input";
defparam \MBR_IN[6]~I .output_async_reset = "none";
defparam \MBR_IN[6]~I .output_power_up = "low";
defparam \MBR_IN[6]~I .output_register_mode = "none";
defparam \MBR_IN[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: M4K_X55_Y49
cycloneii_ram_block \rom|altsyncram_component|auto_generated|ram_block1a27 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(!\CLOCK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(9'b000000000),
	.portaaddr({\inst2|inst6~combout ,\inst2|inst9 [7],\inst2|inst9 [6],\inst2|inst9 [5],\inst2|inst9 [4],\inst2|inst9 [3],\inst2|inst9 [2],\inst2|inst9 [1],\inst2|inst9 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(9'b000000000),
	.portbaddr(9'b000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \rom|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \rom|altsyncram_component|auto_generated|ram_block1a27 .init_file = "microprogram.mif";
defparam \rom|altsyncram_component|auto_generated|ram_block1a27 .init_file_layout = "port_a";
defparam \rom|altsyncram_component|auto_generated|ram_block1a27 .logical_ram_name = "control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ALTSYNCRAM";
defparam \rom|altsyncram_component|auto_generated|ram_block1a27 .operation_mode = "rom";
defparam \rom|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \rom|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_width = 9;
defparam \rom|altsyncram_component|auto_generated|ram_block1a27 .port_a_byte_enable_clear = "none";
defparam \rom|altsyncram_component|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \rom|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_in_clear = "none";
defparam \rom|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \rom|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \rom|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_width = 9;
defparam \rom|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \rom|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_bit_number = 27;
defparam \rom|altsyncram_component|auto_generated|ram_block1a27 .port_a_last_address = 511;
defparam \rom|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 512;
defparam \rom|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_width = 36;
defparam \rom|altsyncram_component|auto_generated|ram_block1a27 .port_a_write_enable_clear = "none";
defparam \rom|altsyncram_component|auto_generated|ram_block1a27 .port_a_write_enable_clock = "none";
defparam \rom|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_width = 9;
defparam \rom|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_width = 9;
defparam \rom|altsyncram_component|auto_generated|ram_block1a27 .ram_block_type = "M4K";
defparam \rom|altsyncram_component|auto_generated|ram_block1a27 .safe_write = "err_on_2clk";
defparam \rom|altsyncram_component|auto_generated|ram_block1a27 .mem_init1 = 2560'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom|altsyncram_component|auto_generated|ram_block1a27 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000002EC96431C00B7000000000000000000000000000002D800025A2CD64B1582BD5C02562AD54A9540094CA500000000000000000000000000000000000000000000000000000000000000000000000000009048100000000000000000000000000000000000000000000000000000000008CC6501188C2023017CBC5D2E008B4022C15C00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000004190C05C2C170A04C2400000000000000000000000000000000000002;
// synopsys translate_on

// Location: M4K_X55_Y50
cycloneii_ram_block \rom|altsyncram_component|auto_generated|ram_block1a18 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(!\CLOCK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(9'b000000000),
	.portaaddr({\inst2|inst6~combout ,\inst2|inst9 [7],\inst2|inst9 [6],\inst2|inst9 [5],\inst2|inst9 [4],\inst2|inst9 [3],\inst2|inst9 [2],\inst2|inst9 [1],\inst2|inst9 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(9'b000000000),
	.portbaddr(9'b000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \rom|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \rom|altsyncram_component|auto_generated|ram_block1a18 .init_file = "microprogram.mif";
defparam \rom|altsyncram_component|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \rom|altsyncram_component|auto_generated|ram_block1a18 .logical_ram_name = "control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ALTSYNCRAM";
defparam \rom|altsyncram_component|auto_generated|ram_block1a18 .operation_mode = "rom";
defparam \rom|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \rom|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_width = 9;
defparam \rom|altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_enable_clear = "none";
defparam \rom|altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \rom|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_in_clear = "none";
defparam \rom|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \rom|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \rom|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_width = 9;
defparam \rom|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \rom|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_bit_number = 18;
defparam \rom|altsyncram_component|auto_generated|ram_block1a18 .port_a_last_address = 511;
defparam \rom|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 512;
defparam \rom|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_width = 36;
defparam \rom|altsyncram_component|auto_generated|ram_block1a18 .port_a_write_enable_clear = "none";
defparam \rom|altsyncram_component|auto_generated|ram_block1a18 .port_a_write_enable_clock = "none";
defparam \rom|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_width = 9;
defparam \rom|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_width = 9;
defparam \rom|altsyncram_component|auto_generated|ram_block1a18 .ram_block_type = "M4K";
defparam \rom|altsyncram_component|auto_generated|ram_block1a18 .safe_write = "err_on_2clk";
defparam \rom|altsyncram_component|auto_generated|ram_block1a18 .mem_init1 = 2560'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom|altsyncram_component|auto_generated|ram_block1a18 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000001E0712834000000000000000000000000000000000034000502814000D028000A000781C4A0D068001A0D0000000000000000000000000000000000000000000000000000000000000000000000000001C0A0D0000000000000000000000000000000000000000000000000000000003C0A0D078181A06068140A05068141A05000340000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000A0D0683C0C0F038941A00000000000000000000000000000004340000;
// synopsys translate_on

// Location: PIN_D18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Z~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Z~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Z));
// synopsys translate_off
defparam \Z~I .input_async_reset = "none";
defparam \Z~I .input_power_up = "low";
defparam \Z~I .input_register_mode = "none";
defparam \Z~I .input_sync_reset = "none";
defparam \Z~I .oe_async_reset = "none";
defparam \Z~I .oe_power_up = "low";
defparam \Z~I .oe_register_mode = "none";
defparam \Z~I .oe_sync_reset = "none";
defparam \Z~I .operation_mode = "input";
defparam \Z~I .output_async_reset = "none";
defparam \Z~I .output_power_up = "low";
defparam \Z~I .output_register_mode = "none";
defparam \Z~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X56_Y50_N1
cycloneii_lcell_ff \inst2|inst1 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Z~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|inst1~regout ));

// Location: LCCOMB_X56_Y50_N0
cycloneii_lcell_comb \inst2|inst6~0 (
// Equation(s):
// \inst2|inst6~0_combout  = (\inst2|inst8~regout  & ((\rom|altsyncram_component|auto_generated|q_a [25]) # ((\inst2|inst1~regout  & \rom|altsyncram_component|auto_generated|q_a [24])))) # (!\inst2|inst8~regout  & (((\inst2|inst1~regout  & 
// \rom|altsyncram_component|auto_generated|q_a [24]))))

	.dataa(\inst2|inst8~regout ),
	.datab(\rom|altsyncram_component|auto_generated|q_a [25]),
	.datac(\inst2|inst1~regout ),
	.datad(\rom|altsyncram_component|auto_generated|q_a [24]),
	.cin(gnd),
	.combout(\inst2|inst6~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst6~0 .lut_mask = 16'hF888;
defparam \inst2|inst6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y50_N24
cycloneii_lcell_comb \inst2|inst6 (
// Equation(s):
// \inst2|inst6~combout  = (\rom|altsyncram_component|auto_generated|q_a [35]) # (\inst2|inst6~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\rom|altsyncram_component|auto_generated|q_a [35]),
	.datad(\inst2|inst6~0_combout ),
	.cin(gnd),
	.combout(\inst2|inst6~combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst6 .lut_mask = 16'hFFF0;
defparam \inst2|inst6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y49_N16
cycloneii_lcell_comb \inst2|inst9[7] (
// Equation(s):
// \inst2|inst9 [7] = (\rom|altsyncram_component|auto_generated|q_a [34]) # ((\MBR_IN~combout [7] & \rom|altsyncram_component|auto_generated|q_a [26]))

	.dataa(\MBR_IN~combout [7]),
	.datab(vcc),
	.datac(\rom|altsyncram_component|auto_generated|q_a [34]),
	.datad(\rom|altsyncram_component|auto_generated|q_a [26]),
	.cin(gnd),
	.combout(\inst2|inst9 [7]),
	.cout());
// synopsys translate_off
defparam \inst2|inst9[7] .lut_mask = 16'hFAF0;
defparam \inst2|inst9[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y49_N30
cycloneii_lcell_comb \inst2|inst9[6] (
// Equation(s):
// \inst2|inst9 [6] = (\rom|altsyncram_component|auto_generated|q_a [33]) # ((\MBR_IN~combout [6] & \rom|altsyncram_component|auto_generated|q_a [26]))

	.dataa(vcc),
	.datab(\MBR_IN~combout [6]),
	.datac(\rom|altsyncram_component|auto_generated|q_a [33]),
	.datad(\rom|altsyncram_component|auto_generated|q_a [26]),
	.cin(gnd),
	.combout(\inst2|inst9 [6]),
	.cout());
// synopsys translate_off
defparam \inst2|inst9[6] .lut_mask = 16'hFCF0;
defparam \inst2|inst9[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MBR_IN[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\MBR_IN~combout [5]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MBR_IN[5]));
// synopsys translate_off
defparam \MBR_IN[5]~I .input_async_reset = "none";
defparam \MBR_IN[5]~I .input_power_up = "low";
defparam \MBR_IN[5]~I .input_register_mode = "none";
defparam \MBR_IN[5]~I .input_sync_reset = "none";
defparam \MBR_IN[5]~I .oe_async_reset = "none";
defparam \MBR_IN[5]~I .oe_power_up = "low";
defparam \MBR_IN[5]~I .oe_register_mode = "none";
defparam \MBR_IN[5]~I .oe_sync_reset = "none";
defparam \MBR_IN[5]~I .operation_mode = "input";
defparam \MBR_IN[5]~I .output_async_reset = "none";
defparam \MBR_IN[5]~I .output_power_up = "low";
defparam \MBR_IN[5]~I .output_register_mode = "none";
defparam \MBR_IN[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X54_Y49_N8
cycloneii_lcell_comb \inst2|inst9[5] (
// Equation(s):
// \inst2|inst9 [5] = (\rom|altsyncram_component|auto_generated|q_a [32]) # ((\MBR_IN~combout [5] & \rom|altsyncram_component|auto_generated|q_a [26]))

	.dataa(vcc),
	.datab(\rom|altsyncram_component|auto_generated|q_a [32]),
	.datac(\MBR_IN~combout [5]),
	.datad(\rom|altsyncram_component|auto_generated|q_a [26]),
	.cin(gnd),
	.combout(\inst2|inst9 [5]),
	.cout());
// synopsys translate_off
defparam \inst2|inst9[5] .lut_mask = 16'hFCCC;
defparam \inst2|inst9[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_F16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MBR_IN[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\MBR_IN~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MBR_IN[3]));
// synopsys translate_off
defparam \MBR_IN[3]~I .input_async_reset = "none";
defparam \MBR_IN[3]~I .input_power_up = "low";
defparam \MBR_IN[3]~I .input_register_mode = "none";
defparam \MBR_IN[3]~I .input_sync_reset = "none";
defparam \MBR_IN[3]~I .oe_async_reset = "none";
defparam \MBR_IN[3]~I .oe_power_up = "low";
defparam \MBR_IN[3]~I .oe_register_mode = "none";
defparam \MBR_IN[3]~I .oe_sync_reset = "none";
defparam \MBR_IN[3]~I .operation_mode = "input";
defparam \MBR_IN[3]~I .output_async_reset = "none";
defparam \MBR_IN[3]~I .output_power_up = "low";
defparam \MBR_IN[3]~I .output_register_mode = "none";
defparam \MBR_IN[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X54_Y49_N0
cycloneii_lcell_comb \inst2|inst9[3] (
// Equation(s):
// \inst2|inst9 [3] = (\rom|altsyncram_component|auto_generated|q_a [30]) # ((\MBR_IN~combout [3] & \rom|altsyncram_component|auto_generated|q_a [26]))

	.dataa(vcc),
	.datab(\rom|altsyncram_component|auto_generated|q_a [30]),
	.datac(\MBR_IN~combout [3]),
	.datad(\rom|altsyncram_component|auto_generated|q_a [26]),
	.cin(gnd),
	.combout(\inst2|inst9 [3]),
	.cout());
// synopsys translate_off
defparam \inst2|inst9[3] .lut_mask = 16'hFCCC;
defparam \inst2|inst9[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y49_N22
cycloneii_lcell_comb \inst2|inst9[2] (
// Equation(s):
// \inst2|inst9 [2] = (\rom|altsyncram_component|auto_generated|q_a [29]) # ((\MBR_IN~combout [2] & \rom|altsyncram_component|auto_generated|q_a [26]))

	.dataa(vcc),
	.datab(\MBR_IN~combout [2]),
	.datac(\rom|altsyncram_component|auto_generated|q_a [29]),
	.datad(\rom|altsyncram_component|auto_generated|q_a [26]),
	.cin(gnd),
	.combout(\inst2|inst9 [2]),
	.cout());
// synopsys translate_off
defparam \inst2|inst9[2] .lut_mask = 16'hFCF0;
defparam \inst2|inst9[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MBR_IN[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\MBR_IN~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MBR_IN[1]));
// synopsys translate_off
defparam \MBR_IN[1]~I .input_async_reset = "none";
defparam \MBR_IN[1]~I .input_power_up = "low";
defparam \MBR_IN[1]~I .input_register_mode = "none";
defparam \MBR_IN[1]~I .input_sync_reset = "none";
defparam \MBR_IN[1]~I .oe_async_reset = "none";
defparam \MBR_IN[1]~I .oe_power_up = "low";
defparam \MBR_IN[1]~I .oe_register_mode = "none";
defparam \MBR_IN[1]~I .oe_sync_reset = "none";
defparam \MBR_IN[1]~I .operation_mode = "input";
defparam \MBR_IN[1]~I .output_async_reset = "none";
defparam \MBR_IN[1]~I .output_power_up = "low";
defparam \MBR_IN[1]~I .output_register_mode = "none";
defparam \MBR_IN[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X54_Y49_N20
cycloneii_lcell_comb \inst2|inst9[1] (
// Equation(s):
// \inst2|inst9 [1] = (\rom|altsyncram_component|auto_generated|q_a [28]) # ((\MBR_IN~combout [1] & \rom|altsyncram_component|auto_generated|q_a [26]))

	.dataa(vcc),
	.datab(\rom|altsyncram_component|auto_generated|q_a [28]),
	.datac(\MBR_IN~combout [1]),
	.datad(\rom|altsyncram_component|auto_generated|q_a [26]),
	.cin(gnd),
	.combout(\inst2|inst9 [1]),
	.cout());
// synopsys translate_off
defparam \inst2|inst9[1] .lut_mask = 16'hFCCC;
defparam \inst2|inst9[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y49_N6
cycloneii_lcell_comb \inst2|inst9[0] (
// Equation(s):
// \inst2|inst9 [0] = (\rom|altsyncram_component|auto_generated|q_a [27]) # ((\MBR_IN~combout [0] & \rom|altsyncram_component|auto_generated|q_a [26]))

	.dataa(\rom|altsyncram_component|auto_generated|q_a [27]),
	.datab(\MBR_IN~combout [0]),
	.datac(vcc),
	.datad(\rom|altsyncram_component|auto_generated|q_a [26]),
	.cin(gnd),
	.combout(\inst2|inst9 [0]),
	.cout());
// synopsys translate_off
defparam \inst2|inst9[0] .lut_mask = 16'hEEAA;
defparam \inst2|inst9[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X37_Y50
cycloneii_ram_block \rom|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(!\CLOCK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(9'b000000000),
	.portaaddr({\inst2|inst6~combout ,\inst2|inst9 [7],\inst2|inst9 [6],\inst2|inst9 [5],\inst2|inst9 [4],\inst2|inst9 [3],\inst2|inst9 [2],\inst2|inst9 [1],\inst2|inst9 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(9'b000000000),
	.portbaddr(9'b000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \rom|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \rom|altsyncram_component|auto_generated|ram_block1a0 .init_file = "microprogram.mif";
defparam \rom|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \rom|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ALTSYNCRAM";
defparam \rom|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 9;
defparam \rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clear = "none";
defparam \rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_in_clear = "none";
defparam \rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 9;
defparam \rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 511;
defparam \rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 512;
defparam \rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 36;
defparam \rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clear = "none";
defparam \rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \rom|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 9;
defparam \rom|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 9;
defparam \rom|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M4K";
defparam \rom|altsyncram_component|auto_generated|ram_block1a0 .safe_write = "err_on_2clk";
defparam \rom|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = 2560'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000014A03018440011000000000000000000000000000000440147002104085500014A000C00C0411008002201000000000000000000000000000000000000000000000000000000000000000000000000005000EA4000000000000000000000000000000000000000000000000000000005000EA4A001D48006241C80845251D08000029000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000514228C0AA60180C2200000000000000000000000000000000440000;
// synopsys translate_on

// Location: LCFF_X36_Y50_N29
cycloneii_lcell_ff inst1(
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\rom|altsyncram_component|auto_generated|q_a [6]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst1~regout ));

// Location: M4K_X55_Y48
cycloneii_ram_block \rom|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(!\CLOCK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(9'b000000000),
	.portaaddr({\inst2|inst6~combout ,\inst2|inst9 [7],\inst2|inst9 [6],\inst2|inst9 [5],\inst2|inst9 [4],\inst2|inst9 [3],\inst2|inst9 [2],\inst2|inst9 [1],\inst2|inst9 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(9'b000000000),
	.portbaddr(9'b000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \rom|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \rom|altsyncram_component|auto_generated|ram_block1a9 .init_file = "microprogram.mif";
defparam \rom|altsyncram_component|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \rom|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ALTSYNCRAM";
defparam \rom|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "rom";
defparam \rom|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \rom|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 9;
defparam \rom|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clear = "none";
defparam \rom|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \rom|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_in_clear = "none";
defparam \rom|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \rom|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \rom|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 9;
defparam \rom|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \rom|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \rom|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 511;
defparam \rom|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 512;
defparam \rom|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 36;
defparam \rom|altsyncram_component|auto_generated|ram_block1a9 .port_a_write_enable_clear = "none";
defparam \rom|altsyncram_component|auto_generated|ram_block1a9 .port_a_write_enable_clock = "none";
defparam \rom|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 9;
defparam \rom|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 9;
defparam \rom|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M4K";
defparam \rom|altsyncram_component|auto_generated|ram_block1a9 .safe_write = "err_on_2clk";
defparam \rom|altsyncram_component|auto_generated|ram_block1a9 .mem_init1 = 2560'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom|altsyncram_component|auto_generated|ram_block1a9 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000040202040001000000000000000000000000000002040000020000280020000400009008081900010281000000000000000000000000000000000000000000000000000000000000000000000000000408102000000000000000000000000000000000000000000000000000000006408102080420410800008000800010410004080000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002081410008000201010200000000000000000000000000000002040000;
// synopsys translate_on

// Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \write_enable~I (
	.datain(\inst1~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(write_enable));
// synopsys translate_off
defparam \write_enable~I .input_async_reset = "none";
defparam \write_enable~I .input_power_up = "low";
defparam \write_enable~I .input_register_mode = "none";
defparam \write_enable~I .input_sync_reset = "none";
defparam \write_enable~I .oe_async_reset = "none";
defparam \write_enable~I .oe_power_up = "low";
defparam \write_enable~I .oe_register_mode = "none";
defparam \write_enable~I .oe_sync_reset = "none";
defparam \write_enable~I .operation_mode = "output";
defparam \write_enable~I .output_async_reset = "none";
defparam \write_enable~I .output_power_up = "low";
defparam \write_enable~I .output_register_mode = "none";
defparam \write_enable~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MIR[35]~I (
	.datain(\rom|altsyncram_component|auto_generated|q_a [35]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[35]));
// synopsys translate_off
defparam \MIR[35]~I .input_async_reset = "none";
defparam \MIR[35]~I .input_power_up = "low";
defparam \MIR[35]~I .input_register_mode = "none";
defparam \MIR[35]~I .input_sync_reset = "none";
defparam \MIR[35]~I .oe_async_reset = "none";
defparam \MIR[35]~I .oe_power_up = "low";
defparam \MIR[35]~I .oe_register_mode = "none";
defparam \MIR[35]~I .oe_sync_reset = "none";
defparam \MIR[35]~I .operation_mode = "output";
defparam \MIR[35]~I .output_async_reset = "none";
defparam \MIR[35]~I .output_power_up = "low";
defparam \MIR[35]~I .output_register_mode = "none";
defparam \MIR[35]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MIR[34]~I (
	.datain(\rom|altsyncram_component|auto_generated|q_a [34]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[34]));
// synopsys translate_off
defparam \MIR[34]~I .input_async_reset = "none";
defparam \MIR[34]~I .input_power_up = "low";
defparam \MIR[34]~I .input_register_mode = "none";
defparam \MIR[34]~I .input_sync_reset = "none";
defparam \MIR[34]~I .oe_async_reset = "none";
defparam \MIR[34]~I .oe_power_up = "low";
defparam \MIR[34]~I .oe_register_mode = "none";
defparam \MIR[34]~I .oe_sync_reset = "none";
defparam \MIR[34]~I .operation_mode = "output";
defparam \MIR[34]~I .output_async_reset = "none";
defparam \MIR[34]~I .output_power_up = "low";
defparam \MIR[34]~I .output_register_mode = "none";
defparam \MIR[34]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MIR[33]~I (
	.datain(\rom|altsyncram_component|auto_generated|q_a [33]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[33]));
// synopsys translate_off
defparam \MIR[33]~I .input_async_reset = "none";
defparam \MIR[33]~I .input_power_up = "low";
defparam \MIR[33]~I .input_register_mode = "none";
defparam \MIR[33]~I .input_sync_reset = "none";
defparam \MIR[33]~I .oe_async_reset = "none";
defparam \MIR[33]~I .oe_power_up = "low";
defparam \MIR[33]~I .oe_register_mode = "none";
defparam \MIR[33]~I .oe_sync_reset = "none";
defparam \MIR[33]~I .operation_mode = "output";
defparam \MIR[33]~I .output_async_reset = "none";
defparam \MIR[33]~I .output_power_up = "low";
defparam \MIR[33]~I .output_register_mode = "none";
defparam \MIR[33]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MIR[32]~I (
	.datain(\rom|altsyncram_component|auto_generated|q_a [32]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[32]));
// synopsys translate_off
defparam \MIR[32]~I .input_async_reset = "none";
defparam \MIR[32]~I .input_power_up = "low";
defparam \MIR[32]~I .input_register_mode = "none";
defparam \MIR[32]~I .input_sync_reset = "none";
defparam \MIR[32]~I .oe_async_reset = "none";
defparam \MIR[32]~I .oe_power_up = "low";
defparam \MIR[32]~I .oe_register_mode = "none";
defparam \MIR[32]~I .oe_sync_reset = "none";
defparam \MIR[32]~I .operation_mode = "output";
defparam \MIR[32]~I .output_async_reset = "none";
defparam \MIR[32]~I .output_power_up = "low";
defparam \MIR[32]~I .output_register_mode = "none";
defparam \MIR[32]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MIR[31]~I (
	.datain(\rom|altsyncram_component|auto_generated|q_a [31]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[31]));
// synopsys translate_off
defparam \MIR[31]~I .input_async_reset = "none";
defparam \MIR[31]~I .input_power_up = "low";
defparam \MIR[31]~I .input_register_mode = "none";
defparam \MIR[31]~I .input_sync_reset = "none";
defparam \MIR[31]~I .oe_async_reset = "none";
defparam \MIR[31]~I .oe_power_up = "low";
defparam \MIR[31]~I .oe_register_mode = "none";
defparam \MIR[31]~I .oe_sync_reset = "none";
defparam \MIR[31]~I .operation_mode = "output";
defparam \MIR[31]~I .output_async_reset = "none";
defparam \MIR[31]~I .output_power_up = "low";
defparam \MIR[31]~I .output_register_mode = "none";
defparam \MIR[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MIR[30]~I (
	.datain(\rom|altsyncram_component|auto_generated|q_a [30]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[30]));
// synopsys translate_off
defparam \MIR[30]~I .input_async_reset = "none";
defparam \MIR[30]~I .input_power_up = "low";
defparam \MIR[30]~I .input_register_mode = "none";
defparam \MIR[30]~I .input_sync_reset = "none";
defparam \MIR[30]~I .oe_async_reset = "none";
defparam \MIR[30]~I .oe_power_up = "low";
defparam \MIR[30]~I .oe_register_mode = "none";
defparam \MIR[30]~I .oe_sync_reset = "none";
defparam \MIR[30]~I .operation_mode = "output";
defparam \MIR[30]~I .output_async_reset = "none";
defparam \MIR[30]~I .output_power_up = "low";
defparam \MIR[30]~I .output_register_mode = "none";
defparam \MIR[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MIR[29]~I (
	.datain(\rom|altsyncram_component|auto_generated|q_a [29]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[29]));
// synopsys translate_off
defparam \MIR[29]~I .input_async_reset = "none";
defparam \MIR[29]~I .input_power_up = "low";
defparam \MIR[29]~I .input_register_mode = "none";
defparam \MIR[29]~I .input_sync_reset = "none";
defparam \MIR[29]~I .oe_async_reset = "none";
defparam \MIR[29]~I .oe_power_up = "low";
defparam \MIR[29]~I .oe_register_mode = "none";
defparam \MIR[29]~I .oe_sync_reset = "none";
defparam \MIR[29]~I .operation_mode = "output";
defparam \MIR[29]~I .output_async_reset = "none";
defparam \MIR[29]~I .output_power_up = "low";
defparam \MIR[29]~I .output_register_mode = "none";
defparam \MIR[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MIR[28]~I (
	.datain(\rom|altsyncram_component|auto_generated|q_a [28]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[28]));
// synopsys translate_off
defparam \MIR[28]~I .input_async_reset = "none";
defparam \MIR[28]~I .input_power_up = "low";
defparam \MIR[28]~I .input_register_mode = "none";
defparam \MIR[28]~I .input_sync_reset = "none";
defparam \MIR[28]~I .oe_async_reset = "none";
defparam \MIR[28]~I .oe_power_up = "low";
defparam \MIR[28]~I .oe_register_mode = "none";
defparam \MIR[28]~I .oe_sync_reset = "none";
defparam \MIR[28]~I .operation_mode = "output";
defparam \MIR[28]~I .output_async_reset = "none";
defparam \MIR[28]~I .output_power_up = "low";
defparam \MIR[28]~I .output_register_mode = "none";
defparam \MIR[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MIR[27]~I (
	.datain(\rom|altsyncram_component|auto_generated|q_a [27]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[27]));
// synopsys translate_off
defparam \MIR[27]~I .input_async_reset = "none";
defparam \MIR[27]~I .input_power_up = "low";
defparam \MIR[27]~I .input_register_mode = "none";
defparam \MIR[27]~I .input_sync_reset = "none";
defparam \MIR[27]~I .oe_async_reset = "none";
defparam \MIR[27]~I .oe_power_up = "low";
defparam \MIR[27]~I .oe_register_mode = "none";
defparam \MIR[27]~I .oe_sync_reset = "none";
defparam \MIR[27]~I .operation_mode = "output";
defparam \MIR[27]~I .output_async_reset = "none";
defparam \MIR[27]~I .output_power_up = "low";
defparam \MIR[27]~I .output_register_mode = "none";
defparam \MIR[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MIR[26]~I (
	.datain(\rom|altsyncram_component|auto_generated|q_a [26]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[26]));
// synopsys translate_off
defparam \MIR[26]~I .input_async_reset = "none";
defparam \MIR[26]~I .input_power_up = "low";
defparam \MIR[26]~I .input_register_mode = "none";
defparam \MIR[26]~I .input_sync_reset = "none";
defparam \MIR[26]~I .oe_async_reset = "none";
defparam \MIR[26]~I .oe_power_up = "low";
defparam \MIR[26]~I .oe_register_mode = "none";
defparam \MIR[26]~I .oe_sync_reset = "none";
defparam \MIR[26]~I .operation_mode = "output";
defparam \MIR[26]~I .output_async_reset = "none";
defparam \MIR[26]~I .output_power_up = "low";
defparam \MIR[26]~I .output_register_mode = "none";
defparam \MIR[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MIR[25]~I (
	.datain(\rom|altsyncram_component|auto_generated|q_a [25]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[25]));
// synopsys translate_off
defparam \MIR[25]~I .input_async_reset = "none";
defparam \MIR[25]~I .input_power_up = "low";
defparam \MIR[25]~I .input_register_mode = "none";
defparam \MIR[25]~I .input_sync_reset = "none";
defparam \MIR[25]~I .oe_async_reset = "none";
defparam \MIR[25]~I .oe_power_up = "low";
defparam \MIR[25]~I .oe_register_mode = "none";
defparam \MIR[25]~I .oe_sync_reset = "none";
defparam \MIR[25]~I .operation_mode = "output";
defparam \MIR[25]~I .output_async_reset = "none";
defparam \MIR[25]~I .output_power_up = "low";
defparam \MIR[25]~I .output_register_mode = "none";
defparam \MIR[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MIR[24]~I (
	.datain(\rom|altsyncram_component|auto_generated|q_a [24]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[24]));
// synopsys translate_off
defparam \MIR[24]~I .input_async_reset = "none";
defparam \MIR[24]~I .input_power_up = "low";
defparam \MIR[24]~I .input_register_mode = "none";
defparam \MIR[24]~I .input_sync_reset = "none";
defparam \MIR[24]~I .oe_async_reset = "none";
defparam \MIR[24]~I .oe_power_up = "low";
defparam \MIR[24]~I .oe_register_mode = "none";
defparam \MIR[24]~I .oe_sync_reset = "none";
defparam \MIR[24]~I .operation_mode = "output";
defparam \MIR[24]~I .output_async_reset = "none";
defparam \MIR[24]~I .output_power_up = "low";
defparam \MIR[24]~I .output_register_mode = "none";
defparam \MIR[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MIR[23]~I (
	.datain(\rom|altsyncram_component|auto_generated|q_a [23]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[23]));
// synopsys translate_off
defparam \MIR[23]~I .input_async_reset = "none";
defparam \MIR[23]~I .input_power_up = "low";
defparam \MIR[23]~I .input_register_mode = "none";
defparam \MIR[23]~I .input_sync_reset = "none";
defparam \MIR[23]~I .oe_async_reset = "none";
defparam \MIR[23]~I .oe_power_up = "low";
defparam \MIR[23]~I .oe_register_mode = "none";
defparam \MIR[23]~I .oe_sync_reset = "none";
defparam \MIR[23]~I .operation_mode = "output";
defparam \MIR[23]~I .output_async_reset = "none";
defparam \MIR[23]~I .output_power_up = "low";
defparam \MIR[23]~I .output_register_mode = "none";
defparam \MIR[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MIR[22]~I (
	.datain(\rom|altsyncram_component|auto_generated|q_a [22]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[22]));
// synopsys translate_off
defparam \MIR[22]~I .input_async_reset = "none";
defparam \MIR[22]~I .input_power_up = "low";
defparam \MIR[22]~I .input_register_mode = "none";
defparam \MIR[22]~I .input_sync_reset = "none";
defparam \MIR[22]~I .oe_async_reset = "none";
defparam \MIR[22]~I .oe_power_up = "low";
defparam \MIR[22]~I .oe_register_mode = "none";
defparam \MIR[22]~I .oe_sync_reset = "none";
defparam \MIR[22]~I .operation_mode = "output";
defparam \MIR[22]~I .output_async_reset = "none";
defparam \MIR[22]~I .output_power_up = "low";
defparam \MIR[22]~I .output_register_mode = "none";
defparam \MIR[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MIR[21]~I (
	.datain(\rom|altsyncram_component|auto_generated|q_a [21]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[21]));
// synopsys translate_off
defparam \MIR[21]~I .input_async_reset = "none";
defparam \MIR[21]~I .input_power_up = "low";
defparam \MIR[21]~I .input_register_mode = "none";
defparam \MIR[21]~I .input_sync_reset = "none";
defparam \MIR[21]~I .oe_async_reset = "none";
defparam \MIR[21]~I .oe_power_up = "low";
defparam \MIR[21]~I .oe_register_mode = "none";
defparam \MIR[21]~I .oe_sync_reset = "none";
defparam \MIR[21]~I .operation_mode = "output";
defparam \MIR[21]~I .output_async_reset = "none";
defparam \MIR[21]~I .output_power_up = "low";
defparam \MIR[21]~I .output_register_mode = "none";
defparam \MIR[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MIR[20]~I (
	.datain(\rom|altsyncram_component|auto_generated|q_a [20]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[20]));
// synopsys translate_off
defparam \MIR[20]~I .input_async_reset = "none";
defparam \MIR[20]~I .input_power_up = "low";
defparam \MIR[20]~I .input_register_mode = "none";
defparam \MIR[20]~I .input_sync_reset = "none";
defparam \MIR[20]~I .oe_async_reset = "none";
defparam \MIR[20]~I .oe_power_up = "low";
defparam \MIR[20]~I .oe_register_mode = "none";
defparam \MIR[20]~I .oe_sync_reset = "none";
defparam \MIR[20]~I .operation_mode = "output";
defparam \MIR[20]~I .output_async_reset = "none";
defparam \MIR[20]~I .output_power_up = "low";
defparam \MIR[20]~I .output_register_mode = "none";
defparam \MIR[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MIR[19]~I (
	.datain(\rom|altsyncram_component|auto_generated|q_a [19]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[19]));
// synopsys translate_off
defparam \MIR[19]~I .input_async_reset = "none";
defparam \MIR[19]~I .input_power_up = "low";
defparam \MIR[19]~I .input_register_mode = "none";
defparam \MIR[19]~I .input_sync_reset = "none";
defparam \MIR[19]~I .oe_async_reset = "none";
defparam \MIR[19]~I .oe_power_up = "low";
defparam \MIR[19]~I .oe_register_mode = "none";
defparam \MIR[19]~I .oe_sync_reset = "none";
defparam \MIR[19]~I .operation_mode = "output";
defparam \MIR[19]~I .output_async_reset = "none";
defparam \MIR[19]~I .output_power_up = "low";
defparam \MIR[19]~I .output_register_mode = "none";
defparam \MIR[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MIR[18]~I (
	.datain(\rom|altsyncram_component|auto_generated|q_a [18]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[18]));
// synopsys translate_off
defparam \MIR[18]~I .input_async_reset = "none";
defparam \MIR[18]~I .input_power_up = "low";
defparam \MIR[18]~I .input_register_mode = "none";
defparam \MIR[18]~I .input_sync_reset = "none";
defparam \MIR[18]~I .oe_async_reset = "none";
defparam \MIR[18]~I .oe_power_up = "low";
defparam \MIR[18]~I .oe_register_mode = "none";
defparam \MIR[18]~I .oe_sync_reset = "none";
defparam \MIR[18]~I .operation_mode = "output";
defparam \MIR[18]~I .output_async_reset = "none";
defparam \MIR[18]~I .output_power_up = "low";
defparam \MIR[18]~I .output_register_mode = "none";
defparam \MIR[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MIR[17]~I (
	.datain(\rom|altsyncram_component|auto_generated|q_a [17]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[17]));
// synopsys translate_off
defparam \MIR[17]~I .input_async_reset = "none";
defparam \MIR[17]~I .input_power_up = "low";
defparam \MIR[17]~I .input_register_mode = "none";
defparam \MIR[17]~I .input_sync_reset = "none";
defparam \MIR[17]~I .oe_async_reset = "none";
defparam \MIR[17]~I .oe_power_up = "low";
defparam \MIR[17]~I .oe_register_mode = "none";
defparam \MIR[17]~I .oe_sync_reset = "none";
defparam \MIR[17]~I .operation_mode = "output";
defparam \MIR[17]~I .output_async_reset = "none";
defparam \MIR[17]~I .output_power_up = "low";
defparam \MIR[17]~I .output_register_mode = "none";
defparam \MIR[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MIR[16]~I (
	.datain(\rom|altsyncram_component|auto_generated|q_a [16]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[16]));
// synopsys translate_off
defparam \MIR[16]~I .input_async_reset = "none";
defparam \MIR[16]~I .input_power_up = "low";
defparam \MIR[16]~I .input_register_mode = "none";
defparam \MIR[16]~I .input_sync_reset = "none";
defparam \MIR[16]~I .oe_async_reset = "none";
defparam \MIR[16]~I .oe_power_up = "low";
defparam \MIR[16]~I .oe_register_mode = "none";
defparam \MIR[16]~I .oe_sync_reset = "none";
defparam \MIR[16]~I .operation_mode = "output";
defparam \MIR[16]~I .output_async_reset = "none";
defparam \MIR[16]~I .output_power_up = "low";
defparam \MIR[16]~I .output_register_mode = "none";
defparam \MIR[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MIR[15]~I (
	.datain(\rom|altsyncram_component|auto_generated|q_a [15]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[15]));
// synopsys translate_off
defparam \MIR[15]~I .input_async_reset = "none";
defparam \MIR[15]~I .input_power_up = "low";
defparam \MIR[15]~I .input_register_mode = "none";
defparam \MIR[15]~I .input_sync_reset = "none";
defparam \MIR[15]~I .oe_async_reset = "none";
defparam \MIR[15]~I .oe_power_up = "low";
defparam \MIR[15]~I .oe_register_mode = "none";
defparam \MIR[15]~I .oe_sync_reset = "none";
defparam \MIR[15]~I .operation_mode = "output";
defparam \MIR[15]~I .output_async_reset = "none";
defparam \MIR[15]~I .output_power_up = "low";
defparam \MIR[15]~I .output_register_mode = "none";
defparam \MIR[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MIR[14]~I (
	.datain(\rom|altsyncram_component|auto_generated|q_a [14]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[14]));
// synopsys translate_off
defparam \MIR[14]~I .input_async_reset = "none";
defparam \MIR[14]~I .input_power_up = "low";
defparam \MIR[14]~I .input_register_mode = "none";
defparam \MIR[14]~I .input_sync_reset = "none";
defparam \MIR[14]~I .oe_async_reset = "none";
defparam \MIR[14]~I .oe_power_up = "low";
defparam \MIR[14]~I .oe_register_mode = "none";
defparam \MIR[14]~I .oe_sync_reset = "none";
defparam \MIR[14]~I .operation_mode = "output";
defparam \MIR[14]~I .output_async_reset = "none";
defparam \MIR[14]~I .output_power_up = "low";
defparam \MIR[14]~I .output_register_mode = "none";
defparam \MIR[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MIR[13]~I (
	.datain(\rom|altsyncram_component|auto_generated|q_a [13]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[13]));
// synopsys translate_off
defparam \MIR[13]~I .input_async_reset = "none";
defparam \MIR[13]~I .input_power_up = "low";
defparam \MIR[13]~I .input_register_mode = "none";
defparam \MIR[13]~I .input_sync_reset = "none";
defparam \MIR[13]~I .oe_async_reset = "none";
defparam \MIR[13]~I .oe_power_up = "low";
defparam \MIR[13]~I .oe_register_mode = "none";
defparam \MIR[13]~I .oe_sync_reset = "none";
defparam \MIR[13]~I .operation_mode = "output";
defparam \MIR[13]~I .output_async_reset = "none";
defparam \MIR[13]~I .output_power_up = "low";
defparam \MIR[13]~I .output_register_mode = "none";
defparam \MIR[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MIR[12]~I (
	.datain(\rom|altsyncram_component|auto_generated|q_a [12]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[12]));
// synopsys translate_off
defparam \MIR[12]~I .input_async_reset = "none";
defparam \MIR[12]~I .input_power_up = "low";
defparam \MIR[12]~I .input_register_mode = "none";
defparam \MIR[12]~I .input_sync_reset = "none";
defparam \MIR[12]~I .oe_async_reset = "none";
defparam \MIR[12]~I .oe_power_up = "low";
defparam \MIR[12]~I .oe_register_mode = "none";
defparam \MIR[12]~I .oe_sync_reset = "none";
defparam \MIR[12]~I .operation_mode = "output";
defparam \MIR[12]~I .output_async_reset = "none";
defparam \MIR[12]~I .output_power_up = "low";
defparam \MIR[12]~I .output_register_mode = "none";
defparam \MIR[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MIR[11]~I (
	.datain(\rom|altsyncram_component|auto_generated|q_a [11]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[11]));
// synopsys translate_off
defparam \MIR[11]~I .input_async_reset = "none";
defparam \MIR[11]~I .input_power_up = "low";
defparam \MIR[11]~I .input_register_mode = "none";
defparam \MIR[11]~I .input_sync_reset = "none";
defparam \MIR[11]~I .oe_async_reset = "none";
defparam \MIR[11]~I .oe_power_up = "low";
defparam \MIR[11]~I .oe_register_mode = "none";
defparam \MIR[11]~I .oe_sync_reset = "none";
defparam \MIR[11]~I .operation_mode = "output";
defparam \MIR[11]~I .output_async_reset = "none";
defparam \MIR[11]~I .output_power_up = "low";
defparam \MIR[11]~I .output_register_mode = "none";
defparam \MIR[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MIR[10]~I (
	.datain(\rom|altsyncram_component|auto_generated|q_a [10]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[10]));
// synopsys translate_off
defparam \MIR[10]~I .input_async_reset = "none";
defparam \MIR[10]~I .input_power_up = "low";
defparam \MIR[10]~I .input_register_mode = "none";
defparam \MIR[10]~I .input_sync_reset = "none";
defparam \MIR[10]~I .oe_async_reset = "none";
defparam \MIR[10]~I .oe_power_up = "low";
defparam \MIR[10]~I .oe_register_mode = "none";
defparam \MIR[10]~I .oe_sync_reset = "none";
defparam \MIR[10]~I .operation_mode = "output";
defparam \MIR[10]~I .output_async_reset = "none";
defparam \MIR[10]~I .output_power_up = "low";
defparam \MIR[10]~I .output_register_mode = "none";
defparam \MIR[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MIR[9]~I (
	.datain(\rom|altsyncram_component|auto_generated|q_a [9]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[9]));
// synopsys translate_off
defparam \MIR[9]~I .input_async_reset = "none";
defparam \MIR[9]~I .input_power_up = "low";
defparam \MIR[9]~I .input_register_mode = "none";
defparam \MIR[9]~I .input_sync_reset = "none";
defparam \MIR[9]~I .oe_async_reset = "none";
defparam \MIR[9]~I .oe_power_up = "low";
defparam \MIR[9]~I .oe_register_mode = "none";
defparam \MIR[9]~I .oe_sync_reset = "none";
defparam \MIR[9]~I .operation_mode = "output";
defparam \MIR[9]~I .output_async_reset = "none";
defparam \MIR[9]~I .output_power_up = "low";
defparam \MIR[9]~I .output_register_mode = "none";
defparam \MIR[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MIR[8]~I (
	.datain(\rom|altsyncram_component|auto_generated|q_a [8]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[8]));
// synopsys translate_off
defparam \MIR[8]~I .input_async_reset = "none";
defparam \MIR[8]~I .input_power_up = "low";
defparam \MIR[8]~I .input_register_mode = "none";
defparam \MIR[8]~I .input_sync_reset = "none";
defparam \MIR[8]~I .oe_async_reset = "none";
defparam \MIR[8]~I .oe_power_up = "low";
defparam \MIR[8]~I .oe_register_mode = "none";
defparam \MIR[8]~I .oe_sync_reset = "none";
defparam \MIR[8]~I .operation_mode = "output";
defparam \MIR[8]~I .output_async_reset = "none";
defparam \MIR[8]~I .output_power_up = "low";
defparam \MIR[8]~I .output_register_mode = "none";
defparam \MIR[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MIR[7]~I (
	.datain(\rom|altsyncram_component|auto_generated|q_a [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[7]));
// synopsys translate_off
defparam \MIR[7]~I .input_async_reset = "none";
defparam \MIR[7]~I .input_power_up = "low";
defparam \MIR[7]~I .input_register_mode = "none";
defparam \MIR[7]~I .input_sync_reset = "none";
defparam \MIR[7]~I .oe_async_reset = "none";
defparam \MIR[7]~I .oe_power_up = "low";
defparam \MIR[7]~I .oe_register_mode = "none";
defparam \MIR[7]~I .oe_sync_reset = "none";
defparam \MIR[7]~I .operation_mode = "output";
defparam \MIR[7]~I .output_async_reset = "none";
defparam \MIR[7]~I .output_power_up = "low";
defparam \MIR[7]~I .output_register_mode = "none";
defparam \MIR[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MIR[6]~I (
	.datain(\rom|altsyncram_component|auto_generated|q_a [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[6]));
// synopsys translate_off
defparam \MIR[6]~I .input_async_reset = "none";
defparam \MIR[6]~I .input_power_up = "low";
defparam \MIR[6]~I .input_register_mode = "none";
defparam \MIR[6]~I .input_sync_reset = "none";
defparam \MIR[6]~I .oe_async_reset = "none";
defparam \MIR[6]~I .oe_power_up = "low";
defparam \MIR[6]~I .oe_register_mode = "none";
defparam \MIR[6]~I .oe_sync_reset = "none";
defparam \MIR[6]~I .operation_mode = "output";
defparam \MIR[6]~I .output_async_reset = "none";
defparam \MIR[6]~I .output_power_up = "low";
defparam \MIR[6]~I .output_register_mode = "none";
defparam \MIR[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MIR[5]~I (
	.datain(\rom|altsyncram_component|auto_generated|q_a [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[5]));
// synopsys translate_off
defparam \MIR[5]~I .input_async_reset = "none";
defparam \MIR[5]~I .input_power_up = "low";
defparam \MIR[5]~I .input_register_mode = "none";
defparam \MIR[5]~I .input_sync_reset = "none";
defparam \MIR[5]~I .oe_async_reset = "none";
defparam \MIR[5]~I .oe_power_up = "low";
defparam \MIR[5]~I .oe_register_mode = "none";
defparam \MIR[5]~I .oe_sync_reset = "none";
defparam \MIR[5]~I .operation_mode = "output";
defparam \MIR[5]~I .output_async_reset = "none";
defparam \MIR[5]~I .output_power_up = "low";
defparam \MIR[5]~I .output_register_mode = "none";
defparam \MIR[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MIR[4]~I (
	.datain(\rom|altsyncram_component|auto_generated|q_a [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[4]));
// synopsys translate_off
defparam \MIR[4]~I .input_async_reset = "none";
defparam \MIR[4]~I .input_power_up = "low";
defparam \MIR[4]~I .input_register_mode = "none";
defparam \MIR[4]~I .input_sync_reset = "none";
defparam \MIR[4]~I .oe_async_reset = "none";
defparam \MIR[4]~I .oe_power_up = "low";
defparam \MIR[4]~I .oe_register_mode = "none";
defparam \MIR[4]~I .oe_sync_reset = "none";
defparam \MIR[4]~I .operation_mode = "output";
defparam \MIR[4]~I .output_async_reset = "none";
defparam \MIR[4]~I .output_power_up = "low";
defparam \MIR[4]~I .output_register_mode = "none";
defparam \MIR[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MIR[3]~I (
	.datain(\rom|altsyncram_component|auto_generated|q_a [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[3]));
// synopsys translate_off
defparam \MIR[3]~I .input_async_reset = "none";
defparam \MIR[3]~I .input_power_up = "low";
defparam \MIR[3]~I .input_register_mode = "none";
defparam \MIR[3]~I .input_sync_reset = "none";
defparam \MIR[3]~I .oe_async_reset = "none";
defparam \MIR[3]~I .oe_power_up = "low";
defparam \MIR[3]~I .oe_register_mode = "none";
defparam \MIR[3]~I .oe_sync_reset = "none";
defparam \MIR[3]~I .operation_mode = "output";
defparam \MIR[3]~I .output_async_reset = "none";
defparam \MIR[3]~I .output_power_up = "low";
defparam \MIR[3]~I .output_register_mode = "none";
defparam \MIR[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MIR[2]~I (
	.datain(\rom|altsyncram_component|auto_generated|q_a [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[2]));
// synopsys translate_off
defparam \MIR[2]~I .input_async_reset = "none";
defparam \MIR[2]~I .input_power_up = "low";
defparam \MIR[2]~I .input_register_mode = "none";
defparam \MIR[2]~I .input_sync_reset = "none";
defparam \MIR[2]~I .oe_async_reset = "none";
defparam \MIR[2]~I .oe_power_up = "low";
defparam \MIR[2]~I .oe_register_mode = "none";
defparam \MIR[2]~I .oe_sync_reset = "none";
defparam \MIR[2]~I .operation_mode = "output";
defparam \MIR[2]~I .output_async_reset = "none";
defparam \MIR[2]~I .output_power_up = "low";
defparam \MIR[2]~I .output_register_mode = "none";
defparam \MIR[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MIR[1]~I (
	.datain(\rom|altsyncram_component|auto_generated|q_a [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[1]));
// synopsys translate_off
defparam \MIR[1]~I .input_async_reset = "none";
defparam \MIR[1]~I .input_power_up = "low";
defparam \MIR[1]~I .input_register_mode = "none";
defparam \MIR[1]~I .input_sync_reset = "none";
defparam \MIR[1]~I .oe_async_reset = "none";
defparam \MIR[1]~I .oe_power_up = "low";
defparam \MIR[1]~I .oe_register_mode = "none";
defparam \MIR[1]~I .oe_sync_reset = "none";
defparam \MIR[1]~I .operation_mode = "output";
defparam \MIR[1]~I .output_async_reset = "none";
defparam \MIR[1]~I .output_power_up = "low";
defparam \MIR[1]~I .output_register_mode = "none";
defparam \MIR[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MIR[0]~I (
	.datain(\rom|altsyncram_component|auto_generated|q_a [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[0]));
// synopsys translate_off
defparam \MIR[0]~I .input_async_reset = "none";
defparam \MIR[0]~I .input_power_up = "low";
defparam \MIR[0]~I .input_register_mode = "none";
defparam \MIR[0]~I .input_sync_reset = "none";
defparam \MIR[0]~I .oe_async_reset = "none";
defparam \MIR[0]~I .oe_power_up = "low";
defparam \MIR[0]~I .oe_register_mode = "none";
defparam \MIR[0]~I .oe_sync_reset = "none";
defparam \MIR[0]~I .operation_mode = "output";
defparam \MIR[0]~I .output_async_reset = "none";
defparam \MIR[0]~I .output_power_up = "low";
defparam \MIR[0]~I .output_register_mode = "none";
defparam \MIR[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MPC[8]~I (
	.datain(\inst2|inst6~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MPC[8]));
// synopsys translate_off
defparam \MPC[8]~I .input_async_reset = "none";
defparam \MPC[8]~I .input_power_up = "low";
defparam \MPC[8]~I .input_register_mode = "none";
defparam \MPC[8]~I .input_sync_reset = "none";
defparam \MPC[8]~I .oe_async_reset = "none";
defparam \MPC[8]~I .oe_power_up = "low";
defparam \MPC[8]~I .oe_register_mode = "none";
defparam \MPC[8]~I .oe_sync_reset = "none";
defparam \MPC[8]~I .operation_mode = "output";
defparam \MPC[8]~I .output_async_reset = "none";
defparam \MPC[8]~I .output_power_up = "low";
defparam \MPC[8]~I .output_register_mode = "none";
defparam \MPC[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MPC[7]~I (
	.datain(\inst2|inst9 [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MPC[7]));
// synopsys translate_off
defparam \MPC[7]~I .input_async_reset = "none";
defparam \MPC[7]~I .input_power_up = "low";
defparam \MPC[7]~I .input_register_mode = "none";
defparam \MPC[7]~I .input_sync_reset = "none";
defparam \MPC[7]~I .oe_async_reset = "none";
defparam \MPC[7]~I .oe_power_up = "low";
defparam \MPC[7]~I .oe_register_mode = "none";
defparam \MPC[7]~I .oe_sync_reset = "none";
defparam \MPC[7]~I .operation_mode = "output";
defparam \MPC[7]~I .output_async_reset = "none";
defparam \MPC[7]~I .output_power_up = "low";
defparam \MPC[7]~I .output_register_mode = "none";
defparam \MPC[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MPC[6]~I (
	.datain(\inst2|inst9 [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MPC[6]));
// synopsys translate_off
defparam \MPC[6]~I .input_async_reset = "none";
defparam \MPC[6]~I .input_power_up = "low";
defparam \MPC[6]~I .input_register_mode = "none";
defparam \MPC[6]~I .input_sync_reset = "none";
defparam \MPC[6]~I .oe_async_reset = "none";
defparam \MPC[6]~I .oe_power_up = "low";
defparam \MPC[6]~I .oe_register_mode = "none";
defparam \MPC[6]~I .oe_sync_reset = "none";
defparam \MPC[6]~I .operation_mode = "output";
defparam \MPC[6]~I .output_async_reset = "none";
defparam \MPC[6]~I .output_power_up = "low";
defparam \MPC[6]~I .output_register_mode = "none";
defparam \MPC[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MPC[5]~I (
	.datain(\inst2|inst9 [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MPC[5]));
// synopsys translate_off
defparam \MPC[5]~I .input_async_reset = "none";
defparam \MPC[5]~I .input_power_up = "low";
defparam \MPC[5]~I .input_register_mode = "none";
defparam \MPC[5]~I .input_sync_reset = "none";
defparam \MPC[5]~I .oe_async_reset = "none";
defparam \MPC[5]~I .oe_power_up = "low";
defparam \MPC[5]~I .oe_register_mode = "none";
defparam \MPC[5]~I .oe_sync_reset = "none";
defparam \MPC[5]~I .operation_mode = "output";
defparam \MPC[5]~I .output_async_reset = "none";
defparam \MPC[5]~I .output_power_up = "low";
defparam \MPC[5]~I .output_register_mode = "none";
defparam \MPC[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MPC[4]~I (
	.datain(\inst2|inst9 [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MPC[4]));
// synopsys translate_off
defparam \MPC[4]~I .input_async_reset = "none";
defparam \MPC[4]~I .input_power_up = "low";
defparam \MPC[4]~I .input_register_mode = "none";
defparam \MPC[4]~I .input_sync_reset = "none";
defparam \MPC[4]~I .oe_async_reset = "none";
defparam \MPC[4]~I .oe_power_up = "low";
defparam \MPC[4]~I .oe_register_mode = "none";
defparam \MPC[4]~I .oe_sync_reset = "none";
defparam \MPC[4]~I .operation_mode = "output";
defparam \MPC[4]~I .output_async_reset = "none";
defparam \MPC[4]~I .output_power_up = "low";
defparam \MPC[4]~I .output_register_mode = "none";
defparam \MPC[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MPC[3]~I (
	.datain(\inst2|inst9 [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MPC[3]));
// synopsys translate_off
defparam \MPC[3]~I .input_async_reset = "none";
defparam \MPC[3]~I .input_power_up = "low";
defparam \MPC[3]~I .input_register_mode = "none";
defparam \MPC[3]~I .input_sync_reset = "none";
defparam \MPC[3]~I .oe_async_reset = "none";
defparam \MPC[3]~I .oe_power_up = "low";
defparam \MPC[3]~I .oe_register_mode = "none";
defparam \MPC[3]~I .oe_sync_reset = "none";
defparam \MPC[3]~I .operation_mode = "output";
defparam \MPC[3]~I .output_async_reset = "none";
defparam \MPC[3]~I .output_power_up = "low";
defparam \MPC[3]~I .output_register_mode = "none";
defparam \MPC[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MPC[2]~I (
	.datain(\inst2|inst9 [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MPC[2]));
// synopsys translate_off
defparam \MPC[2]~I .input_async_reset = "none";
defparam \MPC[2]~I .input_power_up = "low";
defparam \MPC[2]~I .input_register_mode = "none";
defparam \MPC[2]~I .input_sync_reset = "none";
defparam \MPC[2]~I .oe_async_reset = "none";
defparam \MPC[2]~I .oe_power_up = "low";
defparam \MPC[2]~I .oe_register_mode = "none";
defparam \MPC[2]~I .oe_sync_reset = "none";
defparam \MPC[2]~I .operation_mode = "output";
defparam \MPC[2]~I .output_async_reset = "none";
defparam \MPC[2]~I .output_power_up = "low";
defparam \MPC[2]~I .output_register_mode = "none";
defparam \MPC[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MPC[1]~I (
	.datain(\inst2|inst9 [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MPC[1]));
// synopsys translate_off
defparam \MPC[1]~I .input_async_reset = "none";
defparam \MPC[1]~I .input_power_up = "low";
defparam \MPC[1]~I .input_register_mode = "none";
defparam \MPC[1]~I .input_sync_reset = "none";
defparam \MPC[1]~I .oe_async_reset = "none";
defparam \MPC[1]~I .oe_power_up = "low";
defparam \MPC[1]~I .oe_register_mode = "none";
defparam \MPC[1]~I .oe_sync_reset = "none";
defparam \MPC[1]~I .operation_mode = "output";
defparam \MPC[1]~I .output_async_reset = "none";
defparam \MPC[1]~I .output_power_up = "low";
defparam \MPC[1]~I .output_register_mode = "none";
defparam \MPC[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MPC[0]~I (
	.datain(\inst2|inst9 [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MPC[0]));
// synopsys translate_off
defparam \MPC[0]~I .input_async_reset = "none";
defparam \MPC[0]~I .input_power_up = "low";
defparam \MPC[0]~I .input_register_mode = "none";
defparam \MPC[0]~I .input_sync_reset = "none";
defparam \MPC[0]~I .oe_async_reset = "none";
defparam \MPC[0]~I .oe_power_up = "low";
defparam \MPC[0]~I .oe_register_mode = "none";
defparam \MPC[0]~I .oe_sync_reset = "none";
defparam \MPC[0]~I .operation_mode = "output";
defparam \MPC[0]~I .output_async_reset = "none";
defparam \MPC[0]~I .output_power_up = "low";
defparam \MPC[0]~I .output_register_mode = "none";
defparam \MPC[0]~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
