--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Thu Mar 02 13:13:05 2017

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2014 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Design:     zcr
Constraint file:  
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 5.000000 -name clk0 [get_nets clk_c]
            1 item scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 1.738ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3DX    CK             window_count_94_95__i5  (from clk_c +)
   Destination:    FD1S3DX    D              window_count_94_95__i5  (to clk_c +)

   Delay:                   3.116ns  (24.0% logic, 76.0% route), 2 logic levels.

 Constraint Details:

      3.116ns data_path window_count_94_95__i5 to window_count_94_95__i5 meets
      5.000ns delay constraint less
      0.146ns L_S requirement (totaling 4.854ns) by 1.738ns

 Path Details: window_count_94_95__i5 to window_count_94_95__i5

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              window_count_94_95__i5 (from clk_c)
Route         1   e 1.581                                  window_count[4]
MOFX0       ---     0.344             C0 to Z              i1095
Route         1   e 0.788                                  n1189
                  --------
                    3.116  (24.0% logic, 76.0% route), 2 logic levels.

Report: 3.262 ns is the maximum delay for this constraint.


Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets clk_c]                   |     5.000 ns|     3.262 ns|     2  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.



Timing summary:
---------------

Timing errors: 0  Score: 0

Constraints cover  1 paths, 3 nets, and 38 connections (23.9% coverage)


Peak memory: 44584960 bytes, TRCE: 679936 bytes, DLYMAN: 4096 bytes
CPU_TIME_REPORT: 0 secs 
