A practice exercise in chip design using SystemVerilog and OpenLane.
