[0m[[0minfo[0m] [0mLoading project definition from /local/ssd/home/tianzhao/DRAMSimulator/plasticine_debug_performance_scatther_gather/plasticine/project[0m
[0m[[0minfo[0m] [0mSet current project to plasticine (in build file:/local/ssd/home/tianzhao/DRAMSimulator/plasticine_debug_performance_scatther_gather/plasticine/)[0m
[0m[[0minfo[0m] [0mCompiling 1 Scala source to /local/ssd/home/tianzhao/DRAMSimulator/plasticine_debug_performance_scatther_gather/plasticine/target/scala-2.11/classes...[0m
[0m[[33mwarn[0m] [0mthere were 46 feature warnings; re-run with -feature for details[0m
[0m[[33mwarn[0m] [0mone warning found[0m
[0m[[0minfo[0m] [0mRunning plasticine.templates.MultiMemoryUnitTest end --targetDir /home/tianzhao/DRAMSimulator/plasticine_debug_performance_scatther_gather/plasticine/generated/MultiMemoryUnitTest/ --test --backend null --testCommand /home/tianzhao/DRAMSimulator/plasticine_debug_performance_scatther_gather/plasticine/generated/MultiMemoryUnitTest//MultiMemoryUnitTester[0m
[[35minfo[0m] [3.177] // COMPILING < (class plasticine.templates.MultiMemoryUnitTester)>(8)
[[35minfo[0m] [4.203] giving names
[[35minfo[0m] [6.420] executing custom transforms
[[35minfo[0m] [6.421] convert masked writes of inline mems
[[35minfo[0m] [6.885] adding clocks and resets
[[35minfo[0m] [7.549] inferring widths
[[35minfo[0m] [8.632] checking widths
[[35minfo[0m] [8.968] lowering complex nodes to primitives
[[35minfo[0m] [8.968] removing type nodes
[[35minfo[0m] [9.437] compiling 115077 nodes
[[35minfo[0m] [9.438] computing memory ports
[[35minfo[0m] [9.843] resolving nodes to the components
[[35minfo[0m] [11.627] creating clock domains
[[35minfo[0m] [11.782] pruning unconnected IOs
[[35minfo[0m] [11.836] checking for combinational loops
[[35minfo[0m] [12.358] NO COMBINATIONAL LOOP FOUND
[[33mwarn[0m] MultiMemoryUnit.scala:286: 'end' is an unknown argument. in class plasticine.templates.MultiMemoryUnitTest$
[clockDomainCrosser]: clock1 = 666666666, clock2 = 1000000000
== Loading device model file '../ini/DDR3_micron_64M_8B_x4_sg15.ini' == 
== Loading system model file '../system.ini' == 
===== MemorySystem 0 =====
CH. 0 TOTAL_STORAGE : 16384MB | 4 Ranks | 16 Devices per rank
===== MemorySystem 1 =====
CH. 1 TOTAL_STORAGE : 16384MB | 4 Ranks | 16 Devices per rank
===== MemorySystem 2 =====
CH. 2 TOTAL_STORAGE : 16384MB | 4 Ranks | 16 Devices per rank
===== MemorySystem 3 =====
CH. 3 TOTAL_STORAGE : 16384MB | 4 Ranks | 16 Devices per rank
sim start on london at Sat Nov 12 16:31:30 2016
inChannelName: 00122873.in
outChannelName: 00122873.out
cmdChannelName: 00122873.cmd
SEED 1478997077902
STARTING /home/tianzhao/DRAMSimulator/plasticine_debug_performance_scatther_gather/plasticine/generated/MultiMemoryUnitTest//MultiMemoryUnitTester 
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.config__isWr <- 0x0
start testing writes
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1000
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 1
[MultiChannelMemorySystem] currentClockCycle = 0
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 1
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
writing vis file to ../results/MultiMemoryUnitTester/DDR3_micron_64M_8B_x4_sg15/16GB.4Ch.4R.scheme1.open_page.4096TQ.4096CQ.RtB.pRank.vis
DRAMSim2 Clock Frequency =666666666Hz, CPU Clock Frequency=1000000000Hz
current clock cycle = 1
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x0
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x0
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
end peeking
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1040
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 2
[MultiChannelMemorySystem] currentClockCycle = 1
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 2
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
current clock cycle = 2
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x0
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1080
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 3
[MultiChannelMemorySystem] currentClockCycle = 2
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 2
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
current clock cycle = 2
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x0
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x2
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x10c0
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 4
end peeking
[MultiChannelMemorySystem] currentClockCycle = 2
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 3
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
current clock cycle = 3
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x0
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x3
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1100
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 5
[MultiChannelMemorySystem] currentClockCycle = 3
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 4
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
current clock cycle = 4
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x0
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1140
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 6
[MultiChannelMemorySystem] currentClockCycle = 4
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 4
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
current clock cycle = 4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x0
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x5
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1180
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 7
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 4
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 5
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
current clock cycle = 5
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x0
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x6
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x11c0
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 8
[MultiChannelMemorySystem] currentClockCycle = 5
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 6
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
current clock cycle = 6
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x0
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x7
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1200
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 9
[MultiChannelMemorySystem] currentClockCycle = 6
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 6
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
current clock cycle = 6
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x0
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x8
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1240
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 10
[MultiChannelMemorySystem] currentClockCycle = 6
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 7
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
current clock cycle = 7
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x0
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x9
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1280
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 11
[MultiChannelMemorySystem] currentClockCycle = 7
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 8
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
current clock cycle = 8
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x0
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0xa
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x12c0
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 12
[MultiChannelMemorySystem] currentClockCycle = 8
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 8
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
current clock cycle = 8
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x0
end peeking
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0xb
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1300
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 13
[MultiChannelMemorySystem] currentClockCycle = 8
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 9
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
current clock cycle = 9
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0xc
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1340
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 14
[MultiChannelMemorySystem] currentClockCycle = 9
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 10
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
current clock cycle = 10
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x0
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0xd
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1380
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 15
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 10
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 10
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
current clock cycle = 10
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x0
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0xe
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x13c0
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 16
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 10
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 11
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
current clock cycle = 11
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x0
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0xf
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1400
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 17
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 11
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 12
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
current clock cycle = 12
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x0
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x10
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1440
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 18
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 12
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 12
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
current clock cycle = 12
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x0
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x11
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1480
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
end peeking
STEP 1 -> 19
[MultiChannelMemorySystem] currentClockCycle = 12
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 13
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
current clock cycle = 13
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x0
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x12
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x14c0
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 20
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 13
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 14
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
current clock cycle = 14
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x0
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x13
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1500
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
end peeking
STEP 1 -> 21
[MultiChannelMemorySystem] currentClockCycle = 14
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 14
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
current clock cycle = 14
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x0
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x14
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1540
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
start peeking
STEP 1 -> 22
end peeking
[MultiChannelMemorySystem] currentClockCycle = 14
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 15
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
current clock cycle = 15
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x0
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x15
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1580
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 23
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 15
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 16
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
current clock cycle = 16
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x0
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x16
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x15c0
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
end peeking
STEP 1 -> 24
[MultiChannelMemorySystem] currentClockCycle = 16
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 16
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
current clock cycle = 16
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x0
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x17
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1600
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
end peeking
STEP 1 -> 25
[MultiChannelMemorySystem] currentClockCycle = 16
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 17
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
current clock cycle = 17
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x0
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x18
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1640
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 26
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 17
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 18
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
current clock cycle = 18
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x0
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x19
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1680
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 27
[MultiChannelMemorySystem] currentClockCycle = 18
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 18
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
current clock cycle = 18
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x0
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1a
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x16c0
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
end peeking
STEP 1 -> 28
[MultiChannelMemorySystem] currentClockCycle = 18
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 19
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
current clock cycle = 19
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x0
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1b
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1700
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 29
[MultiChannelMemorySystem] currentClockCycle = 19
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 20
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
current clock cycle = 20
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x0
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1c
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1740
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 30
end peeking
[MultiChannelMemorySystem] currentClockCycle = 20
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 20
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
current clock cycle = 20
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x0
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1d
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1780
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 31
end peeking
[MultiChannelMemorySystem] currentClockCycle = 20
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 21
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
current clock cycle = 21
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x0
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1e
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x17c0
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
end peeking
STEP 1 -> 32
[MultiChannelMemorySystem] currentClockCycle = 21
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 22
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
current clock cycle = 22
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x0
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1800
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 33
[MultiChannelMemorySystem] currentClockCycle = 22
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 22
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
current clock cycle = 22
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x0
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x20
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1840
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 34
end peeking
[MultiChannelMemorySystem] currentClockCycle = 22
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 23
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
current clock cycle = 23
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x0
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x21
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1880
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
start peeking
STEP 1 -> 35
end peeking
[MultiChannelMemorySystem] currentClockCycle = 23
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 24
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
current clock cycle = 24
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x0
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x22
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x18c0
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
start peeking
STEP 1 -> 36
end peeking
[MultiChannelMemorySystem] currentClockCycle = 24
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 24
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
current clock cycle = 24
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x0
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x23
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1900
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 37
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 24
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 25
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
current clock cycle = 25
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x0
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x24
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1940
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 38
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 25
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 26
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
current clock cycle = 26
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x0
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x25
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1980
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 39
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 26
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 26
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
current clock cycle = 26
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x0
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x26
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x19c0
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
end peeking
STEP 1 -> 40
[MultiChannelMemorySystem] currentClockCycle = 26
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 27
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
current clock cycle = 27
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x0
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x27
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1a00
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
end peeking
STEP 1 -> 41
[MultiChannelMemorySystem] currentClockCycle = 27
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 28
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
current clock cycle = 28
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x0
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x28
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1a40
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
start peeking
STEP 1 -> 42
end peeking
[MultiChannelMemorySystem] currentClockCycle = 28
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 28
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
current clock cycle = 28
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x0
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x29
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1a80
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
end peeking
STEP 1 -> 43
[MultiChannelMemorySystem] currentClockCycle = 28
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 29
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
current clock cycle = 29
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x0
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x2a
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1ac0
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
end peeking
STEP 1 -> 44
[MultiChannelMemorySystem] currentClockCycle = 29
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 30
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
current clock cycle = 30
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x0
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x2b
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1b00
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 45
[MultiChannelMemorySystem] currentClockCycle = 30
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 30
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
current clock cycle = 30
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x0
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x2c
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1b40
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
start peeking
STEP 1 -> 46
end peeking
[MultiChannelMemorySystem] currentClockCycle = 30
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 31
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
current clock cycle = 31
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x0
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x2d
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1b80
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
start peeking
STEP 1 -> 47
end peeking
[MultiChannelMemorySystem] currentClockCycle = 31
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 32
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
current clock cycle = 32
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x0
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x2e
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1bc0
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
start peeking
STEP 1 -> 48
end peeking
[MultiChannelMemorySystem] currentClockCycle = 32
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 32
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
current clock cycle = 32
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x0
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x2f
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1c00
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
start peeking
STEP 1 -> 49
end peeking
[MultiChannelMemorySystem] currentClockCycle = 32
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 33
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
current clock cycle = 33
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x0
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x30
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1c40
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
start peeking
STEP 1 -> 50
end peeking
[MultiChannelMemorySystem] currentClockCycle = 33
[Callback] read complete: channel = 0, address = 0x1000, cycle = 33
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 34
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
current clock cycle = 34
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x0
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x31
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1c80
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
end peeking
STEP 1 -> 51
[MultiChannelMemorySystem] currentClockCycle = 34
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 34
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
current clock cycle = 34
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x0
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x32
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1cc0
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
end peeking
STEP 1 -> 52
[MultiChannelMemorySystem] currentClockCycle = 34
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 35
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
current clock cycle = 35
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x0
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x33
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1d00
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
end peeking
STEP 1 -> 53
[MultiChannelMemorySystem] currentClockCycle = 35
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 36
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
current clock cycle = 36
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x0
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x34
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1d40
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
start peeking
STEP 1 -> 54
end peeking
[MultiChannelMemorySystem] currentClockCycle = 36
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 36
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
current clock cycle = 36
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x0
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x35
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1d80
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
start peeking
STEP 1 -> 55
end peeking
[MultiChannelMemorySystem] currentClockCycle = 36
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 37
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
current clock cycle = 37
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x0
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x36
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1dc0
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 56
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 37
[Callback] read complete: channel = 0, address = 0x1040, cycle = 37
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 38
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
current clock cycle = 38
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x37
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1e00
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
start peeking
STEP 1 -> 57
end peeking
[MultiChannelMemorySystem] currentClockCycle = 38
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 38
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
current clock cycle = 38
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x38
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1e40
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 58
[MultiChannelMemorySystem] currentClockCycle = 38
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 39
>>>>>>>>>> end injection  <<<<<<<<<<
current clock cycle = 39
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x39
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1e80
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
start peeking
STEP 1 -> 59
end peeking
[MultiChannelMemorySystem] currentClockCycle = 39
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 40
>>>>>>>>>> end injection  <<<<<<<<<<
current clock cycle = 40
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x3a
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1ec0
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
start peeking
STEP 1 -> 60
end peeking
[MultiChannelMemorySystem] currentClockCycle = 40
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 40
>>>>>>>>>> end injection  <<<<<<<<<<
current clock cycle = 40
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x3b
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1f00
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
end peeking
STEP 1 -> 61
[MultiChannelMemorySystem] currentClockCycle = 40
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 41
>>>>>>>>>> end injection  <<<<<<<<<<
current clock cycle = 41
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x3c
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1f40
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
start peeking
STEP 1 -> 62
end peeking
[MultiChannelMemorySystem] currentClockCycle = 41
[Callback] read complete: channel = 0, address = 0x1080, cycle = 41
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 42
>>>>>>>>>> end injection  <<<<<<<<<<
current clock cycle = 42
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x2
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x3d
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1f80
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
end peeking
STEP 1 -> 63
[MultiChannelMemorySystem] currentClockCycle = 42
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 42
>>>>>>>>>> end injection  <<<<<<<<<<
current clock cycle = 42
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x2
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x3e
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1fc0
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
start peeking
STEP 1 -> 64
end peeking
[MultiChannelMemorySystem] currentClockCycle = 42
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 43
>>>>>>>>>> end injection  <<<<<<<<<<
current clock cycle = 43
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x2
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x3f
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x2000
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
end peeking
STEP 1 -> 65
[MultiChannelMemorySystem] currentClockCycle = 43
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 44
>>>>>>>>>> end injection  <<<<<<<<<<
current clock cycle = 44
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x2
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x40
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x2040
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
end peeking
STEP 1 -> 66
[MultiChannelMemorySystem] currentClockCycle = 44
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 44
>>>>>>>>>> end injection  <<<<<<<<<<
current clock cycle = 44
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x2
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x41
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x2080
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
end peeking
STEP 1 -> 67
[MultiChannelMemorySystem] currentClockCycle = 44
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 45
>>>>>>>>>> end injection  <<<<<<<<<<
current clock cycle = 45
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x2
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x42
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x20c0
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
start peeking
STEP 1 -> 68
end peeking
[MultiChannelMemorySystem] currentClockCycle = 45
[Callback] read complete: channel = 0, address = 0x10c0, cycle = 45
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 46
>>>>>>>>>> end injection  <<<<<<<<<<
current clock cycle = 46
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x3
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x43
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x2100
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
end peeking
STEP 1 -> 69
[MultiChannelMemorySystem] currentClockCycle = 46
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 46
>>>>>>>>>> end injection  <<<<<<<<<<
current clock cycle = 46
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x3
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x44
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x2140
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
start peeking
STEP 1 -> 70
end peeking
[MultiChannelMemorySystem] currentClockCycle = 46
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 47
>>>>>>>>>> end injection  <<<<<<<<<<
current clock cycle = 47
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x3
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x45
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x2180
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
end peeking
STEP 1 -> 71
[MultiChannelMemorySystem] currentClockCycle = 47
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 48
>>>>>>>>>> end injection  <<<<<<<<<<
current clock cycle = 48
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x3
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x46
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x21c0
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 72
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 48
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 48
>>>>>>>>>> end injection  <<<<<<<<<<
current clock cycle = 48
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x3
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x47
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x2200
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
start peeking
STEP 1 -> 73
end peeking
[MultiChannelMemorySystem] currentClockCycle = 48
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 49
>>>>>>>>>> end injection  <<<<<<<<<<
current clock cycle = 49
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x3
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x48
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x2240
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
end peeking
STEP 1 -> 74
[MultiChannelMemorySystem] currentClockCycle = 49
[Callback] read complete: channel = 0, address = 0x1200, cycle = 49
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 50
>>>>>>>>>> end injection  <<<<<<<<<<
current clock cycle = 50
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x8
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x49
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x2280
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
start peeking
STEP 1 -> 75
end peeking
[MultiChannelMemorySystem] currentClockCycle = 50
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 50
>>>>>>>>>> end injection  <<<<<<<<<<
current clock cycle = 50
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x8
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x4a
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x22c0
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
end peeking
STEP 1 -> 76
[MultiChannelMemorySystem] currentClockCycle = 50
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 51
>>>>>>>>>> end injection  <<<<<<<<<<
current clock cycle = 51
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x8
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x4b
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x2300
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
start peeking
STEP 1 -> 77
end peeking
[MultiChannelMemorySystem] currentClockCycle = 51
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 52
>>>>>>>>>> end injection  <<<<<<<<<<
current clock cycle = 52
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x8
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x4c
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x2340
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
end peeking
STEP 1 -> 78
[MultiChannelMemorySystem] currentClockCycle = 52
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 52
>>>>>>>>>> end injection  <<<<<<<<<<
current clock cycle = 52
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x8
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x4d
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x2380
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
end peeking
STEP 1 -> 79
[MultiChannelMemorySystem] currentClockCycle = 52
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 53
>>>>>>>>>> end injection  <<<<<<<<<<
current clock cycle = 53
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x8
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x4e
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x23c0
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
end peeking
STEP 1 -> 80
[MultiChannelMemorySystem] currentClockCycle = 53
[Callback] read complete: channel = 0, address = 0x1100, cycle = 53
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 54
>>>>>>>>>> end injection  <<<<<<<<<<
current clock cycle = 54
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x4
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x4f
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x2400
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
end peeking
STEP 1 -> 81
[MultiChannelMemorySystem] currentClockCycle = 54
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 54
>>>>>>>>>> end injection  <<<<<<<<<<
current clock cycle = 54
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x4
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x50
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x2440
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
start peeking
STEP 1 -> 82
end peeking
[MultiChannelMemorySystem] currentClockCycle = 54
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 55
>>>>>>>>>> end injection  <<<<<<<<<<
current clock cycle = 55
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x4
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x51
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x2480
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
end peeking
STEP 1 -> 83
[MultiChannelMemorySystem] currentClockCycle = 55
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 56
>>>>>>>>>> end injection  <<<<<<<<<<
current clock cycle = 56
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x4
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x52
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x24c0
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
end peeking
STEP 1 -> 84
[MultiChannelMemorySystem] currentClockCycle = 56
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 56
>>>>>>>>>> end injection  <<<<<<<<<<
current clock cycle = 56
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x4
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x53
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x2500
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
end peeking
STEP 1 -> 85
[MultiChannelMemorySystem] currentClockCycle = 56
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 57
>>>>>>>>>> end injection  <<<<<<<<<<
current clock cycle = 57
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x4
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x54
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x2540
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
start peeking
STEP 1 -> 86
end peeking
[MultiChannelMemorySystem] currentClockCycle = 57
[Callback] read complete: channel = 0, address = 0x1140, cycle = 57
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 58
>>>>>>>>>> end injection  <<<<<<<<<<
current clock cycle = 58
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x5
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x55
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x2580
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
end peeking
STEP 1 -> 87
[MultiChannelMemorySystem] currentClockCycle = 58
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 58
>>>>>>>>>> end injection  <<<<<<<<<<
current clock cycle = 58
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x5
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x56
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x25c0
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
start peeking
STEP 1 -> 88
end peeking
[MultiChannelMemorySystem] currentClockCycle = 58
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 59
>>>>>>>>>> end injection  <<<<<<<<<<
current clock cycle = 59
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x5
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x57
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x2600
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
start peeking
STEP 1 -> 89
end peeking
[MultiChannelMemorySystem] currentClockCycle = 59
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 60
>>>>>>>>>> end injection  <<<<<<<<<<
current clock cycle = 60
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x5
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x58
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x2640
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
end peeking
STEP 1 -> 90
[MultiChannelMemorySystem] currentClockCycle = 60
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 60
>>>>>>>>>> end injection  <<<<<<<<<<
current clock cycle = 60
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x5
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x59
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x2680
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
end peeking
STEP 1 -> 91
[MultiChannelMemorySystem] currentClockCycle = 60
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 61
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
current clock cycle = 61
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x5
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x5a
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x26c0
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 92
[MultiChannelMemorySystem] currentClockCycle = 61
[Callback] read complete: channel = 0, address = 0x1180, cycle = 61
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 62
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
current clock cycle = 62
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x6
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x5b
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x2700
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 93
[MultiChannelMemorySystem] currentClockCycle = 62
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 62
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
current clock cycle = 62
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x6
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x5c
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x2740
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 94
[MultiChannelMemorySystem] currentClockCycle = 62
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 63
current clock cycle = 63
>>>>>>>>>> end injection  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x6
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x5d
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x2780
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 95
[MultiChannelMemorySystem] currentClockCycle = 63
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 64
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
current clock cycle = 64
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x6
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x5e
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x27c0
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 96
[MultiChannelMemorySystem] currentClockCycle = 64
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 64
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
current clock cycle = 64
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x6
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x5f
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x2800
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 97
[MultiChannelMemorySystem] currentClockCycle = 64
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 65
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
current clock cycle = 65
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x6
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x60
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x2840
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 98
[MultiChannelMemorySystem] currentClockCycle = 65
[Callback] read complete: channel = 0, address = 0x11c0, cycle = 65
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 66
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
current clock cycle = 66
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x7
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x61
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x2880
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 99
[MultiChannelMemorySystem] currentClockCycle = 66
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 66
>>>>>>>>>> end injection  <<<<<<<<<<
current clock cycle = 66
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x7
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x62
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x28c0
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 100
[MultiChannelMemorySystem] currentClockCycle = 66
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 67
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
current clock cycle = 67
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x7
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x63
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x2900
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 101
[MultiChannelMemorySystem] currentClockCycle = 67
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 68
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
current clock cycle = 68
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x7
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x64
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x2940
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 102
[MultiChannelMemorySystem] currentClockCycle = 68
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 68
>>>>>>>>>> end injection  <<<<<<<<<<
current clock cycle = 68
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x7
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x65
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x2980
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 103
[MultiChannelMemorySystem] currentClockCycle = 68
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 69
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
current clock cycle = 69
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x7
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x66
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
end peeking
start peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x29c0
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 104
[MultiChannelMemorySystem] currentClockCycle = 69
[Callback] read complete: channel = 0, address = 0x1240, cycle = 69
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 70
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
current clock cycle = 70
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x9
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x67
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x2a00
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 105
[MultiChannelMemorySystem] currentClockCycle = 70
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 70
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
current clock cycle = 70
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x9
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x68
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x2a40
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 106
[MultiChannelMemorySystem] currentClockCycle = 70
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 71
>>>>>>>>>> end injection  <<<<<<<<<<
current clock cycle = 71
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x9
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x69
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
start peeking
end peeking
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x2a80
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 107
[MultiChannelMemorySystem] currentClockCycle = 71
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 72
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
current clock cycle = 72
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x9
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x6a
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x2ac0
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 108
[MultiChannelMemorySystem] currentClockCycle = 72
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 72
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
current clock cycle = 72
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x9
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x6b
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x2b00
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 109
[MultiChannelMemorySystem] currentClockCycle = 72
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 73
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
current clock cycle = 73
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x9
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x6c
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x2b40
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 110
[MultiChannelMemorySystem] currentClockCycle = 73
[Callback] read complete: channel = 0, address = 0x1280, cycle = 73
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 74
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
current clock cycle = 74
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xa
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x6d
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
start peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x2b80
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 111
[MultiChannelMemorySystem] currentClockCycle = 74
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 74
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
current clock cycle = 74
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xa
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x6e
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x2bc0
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 112
[MultiChannelMemorySystem] currentClockCycle = 74
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 75
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
current clock cycle = 75
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xa
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x6f
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x2c00
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 113
[MultiChannelMemorySystem] currentClockCycle = 75
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 76
>>>>>>>>>> end injection  <<<<<<<<<<
current clock cycle = 76
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xa
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x70
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
end peeking
start peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x2c40
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 114
[MultiChannelMemorySystem] currentClockCycle = 76
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 76
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
current clock cycle = 76
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xa
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x71
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x2c80
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 115
[MultiChannelMemorySystem] currentClockCycle = 76
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 77
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
current clock cycle = 77
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xa
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x72
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x2cc0
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 116
[MultiChannelMemorySystem] currentClockCycle = 77
[Callback] read complete: channel = 0, address = 0x12c0, cycle = 77
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 78
>>>>>>>>>> end injection  <<<<<<<<<<
current clock cycle = 78
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xb
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x73
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
end peeking
start peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x2d00
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 117
[MultiChannelMemorySystem] currentClockCycle = 78
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 78
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
current clock cycle = 78
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xb
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x74
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x2d40
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 118
[MultiChannelMemorySystem] currentClockCycle = 78
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 79
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
current clock cycle = 79
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xb
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x75
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x2d80
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 119
[MultiChannelMemorySystem] currentClockCycle = 79
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 80
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
current clock cycle = 80
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xb
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x76
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x2dc0
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 120
[MultiChannelMemorySystem] currentClockCycle = 80
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 80
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
current clock cycle = 80
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xb
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x77
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x2e00
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 121
[MultiChannelMemorySystem] currentClockCycle = 80
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 81
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
current clock cycle = 81
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xb
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x78
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x2e40
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 122
[MultiChannelMemorySystem] currentClockCycle = 81
[Callback] read complete: channel = 0, address = 0x1300, cycle = 81
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 82
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
current clock cycle = 82
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xc
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x79
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x2e80
start peeking
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 123
[MultiChannelMemorySystem] currentClockCycle = 82
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 82
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
current clock cycle = 82
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xc
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x7a
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x2ec0
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 124
[MultiChannelMemorySystem] currentClockCycle = 82
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 83
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
current clock cycle = 83
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xc
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x7b
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x2f00
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 125
[MultiChannelMemorySystem] currentClockCycle = 83
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 84
>>>>>>>>>> end injection  <<<<<<<<<<
current clock cycle = 84
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xc
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x7c
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x2f40
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 126
[MultiChannelMemorySystem] currentClockCycle = 84
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 84
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
current clock cycle = 84
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xc
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x7d
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x2f80
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 127
[MultiChannelMemorySystem] currentClockCycle = 84
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 85
>>>>>>>>>> end injection  <<<<<<<<<<
current clock cycle = 85
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xc
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x7e
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x2fc0
start peeking
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 128
[MultiChannelMemorySystem] currentClockCycle = 85
[Callback] read complete: channel = 0, address = 0x1340, cycle = 85
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 86
>>>>>>>>>> end injection  <<<<<<<<<<
current clock cycle = 86
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xd
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x7f
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
end peeking
start peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x3000
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 129
[MultiChannelMemorySystem] currentClockCycle = 86
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 86
current clock cycle = 86
>>>>>>>>>> end injection  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xd
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x80
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x3040
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 130
[MultiChannelMemorySystem] currentClockCycle = 86
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 87
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
current clock cycle = 87
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xd
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x81
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x3080
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 131
[MultiChannelMemorySystem] currentClockCycle = 87
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 88
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
current clock cycle = 88
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xd
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x82
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x30c0
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 132
[MultiChannelMemorySystem] currentClockCycle = 88
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 88
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
current clock cycle = 88
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xd
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x83
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x3100
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 133
[MultiChannelMemorySystem] currentClockCycle = 88
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 89
current clock cycle = 89
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xd
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x84
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x3140
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 134
[MultiChannelMemorySystem] currentClockCycle = 89
[Callback] read complete: channel = 0, address = 0x1380, cycle = 89
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 90
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
current clock cycle = 90
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xe
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x85
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x3180
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 135
[MultiChannelMemorySystem] currentClockCycle = 90
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 90
>>>>>>>>>> end injection  <<<<<<<<<<
current clock cycle = 90
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xe
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x86
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x31c0
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 136
[MultiChannelMemorySystem] currentClockCycle = 90
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 91
>>>>>>>>>> end injection  <<<<<<<<<<
current clock cycle = 91
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xe
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x87
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x3200
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 137
[MultiChannelMemorySystem] currentClockCycle = 91
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
current clock cycle = 92
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xe
current clock cycle = 92
>>>>>>>>>> end injection  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x88
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
end peeking
start peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x3240
start peeking
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 138
[MultiChannelMemorySystem] currentClockCycle = 92
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 92
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
current clock cycle = 92
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xe
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x89
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x3280
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 139
[MultiChannelMemorySystem] currentClockCycle = 92
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 93
>>>>>>>>>> end injection  <<<<<<<<<<
current clock cycle = 93
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xe
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x8a
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x32c0
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 140
[MultiChannelMemorySystem] currentClockCycle = 93
[Callback] read complete: channel = 0, address = 0x13c0, cycle = 93
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 94
current clock cycle = 94
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xf
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x8b
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x3300
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 141
[MultiChannelMemorySystem] currentClockCycle = 94
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 94
current clock cycle = 94
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xf
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x8c
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x3340
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 142
[MultiChannelMemorySystem] currentClockCycle = 94
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
current clock cycle = 95
>>>>>>>>>> start injection  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xf
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x8d
current clock cycle = 95
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
>>>>>>>>>> end injection  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x3380
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 143
end peeking
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 95
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
current clock cycle = 96
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xf
current clock cycle = 96
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x8e
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
start peeking
end peeking
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
end peeking
start peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x33c0
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 144
[MultiChannelMemorySystem] currentClockCycle = 96
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
current clock cycle = 96
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xf
current clock cycle = 96
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x8f
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x3400
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 145
[MultiChannelMemorySystem] currentClockCycle = 96
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 97
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xf
>>>>>>>>>> end injection  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x90
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
start peeking
end peeking
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x3440
start peeking
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 146
[MultiChannelMemorySystem] currentClockCycle = 97
[Callback] read complete: channel = 0, address = 0x1400, cycle = 97
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x10
>>>>>>>>>> start injection  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x91
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
current clock cycle = 98
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
>>>>>>>>>> end injection  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x3480
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 147
start peeking
end peeking
start peeking
end peeking
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 98
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
current clock cycle = 98
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 98
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x10
>>>>>>>>>> end injection  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x92
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
start peeking
end peeking
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x34c0
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 148
end peeking
[MultiChannelMemorySystem] currentClockCycle = 98
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
current clock cycle = 99
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 99
>>>>>>>>>> end injection  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x10
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x93
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x3500
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 149
end peeking
[MultiChannelMemorySystem] currentClockCycle = 99
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 100
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x10
>>>>>>>>>> end injection  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x94
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x3540
start peeking
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 150
[MultiChannelMemorySystem] currentClockCycle = 100
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
current clock cycle = 100
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 100
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x10
>>>>>>>>>> end injection  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x95
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
start peeking
end peeking
start peeking
end peeking
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x3580
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 151
[MultiChannelMemorySystem] currentClockCycle = 100
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
current clock cycle = 100
>>>>>>>>>> end clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x10
>>>>>>>>>> start injection  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x96
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 101
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
>>>>>>>>>> end injection  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x35c0
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
start peeking
STEP 1 -> 152
end peeking
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 101
[Callback] read complete: channel = 0, address = 0x1440, cycle = 101
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x11
current clock cycle = 102
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x97
>>>>>>>>>> end injection  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
end peeking
start peeking
end peeking
start peeking
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x3600
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 153
[MultiChannelMemorySystem] currentClockCycle = 102
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 102
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
current clock cycle = 102
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x11
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x98
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x3640
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 154
[MultiChannelMemorySystem] currentClockCycle = 102
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x11
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 103
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x99
>>>>>>>>>> end injection  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
end peeking
start peeking
end peeking
start peeking
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x3680
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 155
[MultiChannelMemorySystem] currentClockCycle = 103
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 104
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x11
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x9a
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x36c0
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 156
[MultiChannelMemorySystem] currentClockCycle = 104
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
current clock cycle = 104
current clock cycle = 104
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 104
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x11
>>>>>>>>>> end injection  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x9b
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
start peeking
end peeking
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x3700
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 157
[MultiChannelMemorySystem] currentClockCycle = 104
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x11
current clock cycle = 105
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x9c
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
start peeking
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x3740
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 158
[MultiChannelMemorySystem] currentClockCycle = 105
[Callback] read complete: channel = 0, address = 0x1480, cycle = 105
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
current clock cycle = 105
current clock cycle = 106
>>>>>>>>>> end clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x12
>>>>>>>>>> start injection  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x9d
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
current clock cycle = 106
>>>>>>>>>> end injection  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x3780
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
end peeking
STEP 1 -> 159
start peeking
end peeking
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 106
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
current clock cycle = 106
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 106
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x12
>>>>>>>>>> end injection  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x9e
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x37c0
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
end peeking
STEP 1 -> 160
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 106
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 107
>>>>>>>>>> end injection  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x12
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x9f
start peeking
end peeking
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x3800
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 161
[MultiChannelMemorySystem] currentClockCycle = 107
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 108
>>>>>>>>>> end injection  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x12
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0xa0
start peeking
end peeking
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x3840
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 162
[MultiChannelMemorySystem] currentClockCycle = 108
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x12
>>>>>>>>>> start injection  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0xa1
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 108
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
>>>>>>>>>> end injection  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x3880
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
start peeking
STEP 1 -> 163
end peeking
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 108
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
current clock cycle = 109
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 109
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x12
>>>>>>>>>> end injection  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0xa2
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
end peeking
start peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x38c0
start peeking
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 164
[MultiChannelMemorySystem] currentClockCycle = 109
[Callback] read complete: channel = 0, address = 0x14c0, cycle = 109
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 110
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x13
>>>>>>>>>> end injection  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0xa3
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
end peeking
start peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x3900
start peeking
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 165
[MultiChannelMemorySystem] currentClockCycle = 110
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x13
>>>>>>>>>> start injection  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0xa4
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
current clock cycle = 110
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
>>>>>>>>>> end injection  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x3940
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
start peeking
STEP 1 -> 166
end peeking
start peeking
end peeking
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 110
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
current clock cycle = 110
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 111
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x13
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0xa5
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x3980
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 167
[MultiChannelMemorySystem] currentClockCycle = 111
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 112
current clock cycle = 111
current clock cycle = 112
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x13
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0xa6
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x39c0
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 168
[MultiChannelMemorySystem] currentClockCycle = 112
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
current clock cycle = 112
>>>>>>>>>> end clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x13
>>>>>>>>>> start injection  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0xa7
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
current clock cycle = 112
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
>>>>>>>>>> end injection  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
end peeking
start peeking
end peeking
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x3a00
end peeking
start peeking
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 169
[MultiChannelMemorySystem] currentClockCycle = 112
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 113
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
current clock cycle = 113
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x13
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0xa8
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x3a40
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 170
[MultiChannelMemorySystem] currentClockCycle = 113
[Callback] read complete: channel = 0, address = 0x1500, cycle = 113
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
current clock cycle = 114
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 114
>>>>>>>>>> end injection  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x14
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0xa9
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
end peeking
start peeking
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x3a80
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 171
[MultiChannelMemorySystem] currentClockCycle = 114
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x14
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 114
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0xaa
>>>>>>>>>> end injection  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
start peeking
end peeking
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x3ac0
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 172
[MultiChannelMemorySystem] currentClockCycle = 114
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x14
current clock cycle = 115
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0xab
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x3b00
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 173
[MultiChannelMemorySystem] currentClockCycle = 115
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 116
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x14
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0xac
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x3b40
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 174
[MultiChannelMemorySystem] currentClockCycle = 116
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
current clock cycle = 116
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 116
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x14
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0xad
start peeking
end peeking
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x3b80
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 175
[MultiChannelMemorySystem] currentClockCycle = 116
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x14
current clock cycle = 117
>>>>>>>>>> end injection  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0xae
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
end peeking
start peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x3bc0
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 176
end peeking
[MultiChannelMemorySystem] currentClockCycle = 117
[Callback] read complete: channel = 0, address = 0x1540, cycle = 117
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x15
current clock cycle = 118
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0xaf
>>>>>>>>>> end injection  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x3c00
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 177
end peeking
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 118
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
current clock cycle = 118
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 118
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x15
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0xb0
start peeking
end peeking
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
start peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x3c40
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 178
[MultiChannelMemorySystem] currentClockCycle = 118
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
current clock cycle = 119
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 119
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x15
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0xb1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x3c80
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 179
[MultiChannelMemorySystem] currentClockCycle = 119
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 120
>>>>>>>>>> end injection  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x15
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0xb2
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x3cc0
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 180
[MultiChannelMemorySystem] currentClockCycle = 120
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x15
current clock cycle = 120
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0xb3
start peeking
end peeking
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x3d00
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 181
[MultiChannelMemorySystem] currentClockCycle = 120
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
current clock cycle = 120
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 121
>>>>>>>>>> end injection  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x15
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0xb4
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x3d40
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 182
[MultiChannelMemorySystem] currentClockCycle = 121
[Callback] read complete: channel = 0, address = 0x1580, cycle = 121
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 122
>>>>>>>>>> end injection  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x16
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0xb5
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x3d80
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 183
[MultiChannelMemorySystem] currentClockCycle = 122
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 122
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x16
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0xb6
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x3dc0
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 184
[MultiChannelMemorySystem] currentClockCycle = 122
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 123
>>>>>>>>>> end injection  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x16
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0xb7
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x3e00
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 185
[MultiChannelMemorySystem] currentClockCycle = 123
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
current clock cycle = 124
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 124
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x16
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0xb8
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x3e40
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 186
[MultiChannelMemorySystem] currentClockCycle = 124
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 124
>>>>>>>>>> end injection  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x16
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0xb9
start peeking
end peeking
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x3e80
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 187
[MultiChannelMemorySystem] currentClockCycle = 124
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 125
>>>>>>>>>> end injection  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x16
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0xba
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
end peeking
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x3ec0
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 188
end peeking
[MultiChannelMemorySystem] currentClockCycle = 125
[Callback] read complete: channel = 0, address = 0x15c0, cycle = 125
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 126
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x17
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0xbb
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x3f00
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 189
[MultiChannelMemorySystem] currentClockCycle = 126
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x17
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 126
>>>>>>>>>> end injection  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0xbc
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
start peeking
end peeking
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x3f40
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 190
end peeking
[MultiChannelMemorySystem] currentClockCycle = 126
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 127
current clock cycle = 127
>>>>>>>>>> end injection  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x17
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0xbd
start peeking
end peeking
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x3f80
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 191
[MultiChannelMemorySystem] currentClockCycle = 127
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 128
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x17
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0xbe
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x3fc0
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 192
[MultiChannelMemorySystem] currentClockCycle = 128
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 128
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x17
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0xbf
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x4000
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 193
[MultiChannelMemorySystem] currentClockCycle = 128
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
current clock cycle = 129
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 129
>>>>>>>>>> end injection  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x17
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0xc0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x4040
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 194
[MultiChannelMemorySystem] currentClockCycle = 129
[Callback] read complete: channel = 0, address = 0x1600, cycle = 129
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 130
current clock cycle = 130
>>>>>>>>>> end injection  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x18
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0xc1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
start peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x4080
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 195
[MultiChannelMemorySystem] currentClockCycle = 130
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 130
current clock cycle = 130
>>>>>>>>>> end injection  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x18
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0xc2
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x40c0
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 196
[MultiChannelMemorySystem] currentClockCycle = 130
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 131
current clock cycle = 131
>>>>>>>>>> end injection  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x18
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0xc3
start peeking
end peeking
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x4100
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 197
[MultiChannelMemorySystem] currentClockCycle = 131
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 132
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x18
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0xc4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x4140
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 198
[MultiChannelMemorySystem] currentClockCycle = 132
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 132
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x18
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0xc5
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x4180
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 199
[MultiChannelMemorySystem] currentClockCycle = 132
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 133
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x18
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0xc6
start peeking
end peeking
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x41c0
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 200
[MultiChannelMemorySystem] currentClockCycle = 133
[Callback] read complete: channel = 0, address = 0x1640, cycle = 133
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 134
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x19
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0xc7
start peeking
end peeking
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x4200
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 201
[MultiChannelMemorySystem] currentClockCycle = 134
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
current clock cycle = 134
current clock cycle = 134
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 134
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x19
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0xc8
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x4240
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 202
[MultiChannelMemorySystem] currentClockCycle = 134
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 135
current clock cycle = 135
>>>>>>>>>> end injection  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x19
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0xc9
start peeking
end peeking
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x4280
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 203
[MultiChannelMemorySystem] currentClockCycle = 135
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 136
current clock cycle = 136
>>>>>>>>>> end injection  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x19
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0xca
start peeking
end peeking
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x42c0
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 204
[MultiChannelMemorySystem] currentClockCycle = 136
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 136
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x19
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0xcb
start peeking
end peeking
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x4300
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 205
[MultiChannelMemorySystem] currentClockCycle = 136
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
current clock cycle = 136
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 137
>>>>>>>>>> end injection  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x19
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0xcc
start peeking
end peeking
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x4340
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 206
[MultiChannelMemorySystem] currentClockCycle = 137
[Callback] read complete: channel = 0, address = 0x1680, cycle = 137
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 137
current clock cycle = 138
>>>>>>>>>> end injection  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1a
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0xcd
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
start peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x4380
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 207
[MultiChannelMemorySystem] currentClockCycle = 138
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
current clock cycle = 138
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 138
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1a
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0xce
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x43c0
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 208
[MultiChannelMemorySystem] currentClockCycle = 138
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 138
current clock cycle = 139
>>>>>>>>>> end injection  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1a
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0xcf
start peeking
end peeking
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x4400
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 209
[MultiChannelMemorySystem] currentClockCycle = 139
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
current clock cycle = 139
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 140
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1a
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0xd0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x4440
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 210
[MultiChannelMemorySystem] currentClockCycle = 140
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
current clock cycle = 140
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 140
>>>>>>>>>> end injection  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1a
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0xd1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x4480
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 211
[MultiChannelMemorySystem] currentClockCycle = 140
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
current clock cycle = 140
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 141
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1a
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0xd2
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x44c0
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 212
[MultiChannelMemorySystem] currentClockCycle = 141
[Callback] read complete: channel = 0, address = 0x16c0, cycle = 141
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 142
>>>>>>>>>> end injection  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1b
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0xd3
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
start peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x4500
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 213
[MultiChannelMemorySystem] currentClockCycle = 142
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 142
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1b
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0xd4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x4540
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 214
[MultiChannelMemorySystem] currentClockCycle = 142
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 143
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1b
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0xd5
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x4580
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 215
[MultiChannelMemorySystem] currentClockCycle = 143
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 144
current clock cycle = 143
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1b
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0xd6
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x45c0
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 216
[MultiChannelMemorySystem] currentClockCycle = 144
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 144
current clock cycle = 144
>>>>>>>>>> end injection  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1b
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0xd7
start peeking
end peeking
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x4600
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 217
[MultiChannelMemorySystem] currentClockCycle = 144
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
current clock cycle = 144
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 145
>>>>>>>>>> end injection  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1b
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0xd8
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x4640
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 218
end peeking
[MultiChannelMemorySystem] currentClockCycle = 145
[Callback] read complete: channel = 0, address = 0x1700, cycle = 145
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 145
current clock cycle = 146
>>>>>>>>>> end injection  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1c
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0xd9
start peeking
end peeking
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x4680
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
start peeking
STEP 1 -> 219
end peeking
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 146
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 146
current clock cycle = 146
>>>>>>>>>> end injection  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1c
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0xda
start peeking
end peeking
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x46c0
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 220
[MultiChannelMemorySystem] currentClockCycle = 146
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 146
current clock cycle = 147
>>>>>>>>>> end injection  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1c
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0xdb
start peeking
end peeking
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x4700
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 221
[MultiChannelMemorySystem] currentClockCycle = 147
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 148
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1c
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0xdc
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x4740
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 222
end peeking
[MultiChannelMemorySystem] currentClockCycle = 148
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 148
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1c
>>>>>>>>>> end injection  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0xdd
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x4780
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 223
end peeking
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 148
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 149
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1c
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0xde
start peeking
end peeking
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x47c0
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 224
[MultiChannelMemorySystem] currentClockCycle = 149
[Callback] read complete: channel = 0, address = 0x1740, cycle = 149
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
current clock cycle = 149
current clock cycle = 150
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 150
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1d
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0xdf
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x4800
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 225
[MultiChannelMemorySystem] currentClockCycle = 150
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 150
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1d
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0xe0
start peeking
end peeking
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x4840
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 226
[MultiChannelMemorySystem] currentClockCycle = 150
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
current clock cycle = 150
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1d
current clock cycle = 151
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0xe1
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
start peeking
end peeking
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x4880
start peeking
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 227
[MultiChannelMemorySystem] currentClockCycle = 151
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 151
current clock cycle = 152
>>>>>>>>>> end injection  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1d
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0xe2
start peeking
end peeking
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x48c0
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 228
[MultiChannelMemorySystem] currentClockCycle = 152
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 152
current clock cycle = 152
>>>>>>>>>> end injection  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1d
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0xe3
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x4900
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 229
[MultiChannelMemorySystem] currentClockCycle = 152
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
current clock cycle = 152
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 153
>>>>>>>>>> end injection  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1d
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0xe4
start peeking
end peeking
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x4940
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 230
[MultiChannelMemorySystem] currentClockCycle = 153
[Callback] read complete: channel = 0, address = 0x1780, cycle = 153
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
current clock cycle = 153
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 154
>>>>>>>>>> end injection  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1e
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0xe5
start peeking
end peeking
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
start peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x4980
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 231
[MultiChannelMemorySystem] currentClockCycle = 154
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 154
current clock cycle = 154
>>>>>>>>>> end injection  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1e
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0xe6
start peeking
end peeking
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
start peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x49c0
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 232
[MultiChannelMemorySystem] currentClockCycle = 154
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 154
current clock cycle = 155
>>>>>>>>>> end injection  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1e
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0xe7
start peeking
end peeking
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x4a00
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 233
[MultiChannelMemorySystem] currentClockCycle = 155
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
current clock cycle = 155
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 156
>>>>>>>>>> end injection  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1e
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0xe8
start peeking
end peeking
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x4a40
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 234
[MultiChannelMemorySystem] currentClockCycle = 156
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 156
current clock cycle = 156
>>>>>>>>>> end injection  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1e
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0xe9
start peeking
end peeking
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x4a80
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 235
[MultiChannelMemorySystem] currentClockCycle = 156
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
current clock cycle = 156
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1e
current clock cycle = 157
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0xea
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x4ac0
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 236
[MultiChannelMemorySystem] currentClockCycle = 157
[Callback] read complete: channel = 0, address = 0x17c0, cycle = 157
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 157
current clock cycle = 158
>>>>>>>>>> end injection  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1f
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0xeb
start peeking
end peeking
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x4b00
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 237
[MultiChannelMemorySystem] currentClockCycle = 158
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
current clock cycle = 158
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 158
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1f
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0xec
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x4b40
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 238
end peeking
[MultiChannelMemorySystem] currentClockCycle = 158
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 158
current clock cycle = 159
>>>>>>>>>> end injection  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1f
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0xed
start peeking
end peeking
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x4b80
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 239
[MultiChannelMemorySystem] currentClockCycle = 159
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
current clock cycle = 159
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 160
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1f
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0xee
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x4bc0
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 240
[MultiChannelMemorySystem] currentClockCycle = 160
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 160
current clock cycle = 160
>>>>>>>>>> end injection  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1f
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0xef
start peeking
end peeking
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x4c00
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 241
[MultiChannelMemorySystem] currentClockCycle = 160
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
current clock cycle = 160
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 161
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1f
>>>>>>>>>> end injection  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0xf0
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x4c40
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 242
end peeking
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 161
[Callback] read complete: channel = 0, address = 0x1800, cycle = 161
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 161
current clock cycle = 162
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x20
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0xf1
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
start peeking
end peeking
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x4c80
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 243
[MultiChannelMemorySystem] currentClockCycle = 162
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
current clock cycle = 162
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 162
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x20
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0xf2
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x4cc0
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 244
end peeking
[MultiChannelMemorySystem] currentClockCycle = 162
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 162
current clock cycle = 163
>>>>>>>>>> end injection  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x20
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0xf3
start peeking
end peeking
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x4d00
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 245
[MultiChannelMemorySystem] currentClockCycle = 163
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 163
current clock cycle = 164
>>>>>>>>>> end injection  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x20
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0xf4
start peeking
end peeking
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x4d40
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 246
[MultiChannelMemorySystem] currentClockCycle = 164
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 164
current clock cycle = 164
>>>>>>>>>> end injection  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x20
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0xf5
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x4d80
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 247
[MultiChannelMemorySystem] currentClockCycle = 164
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 164
current clock cycle = 165
>>>>>>>>>> end injection  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x20
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0xf6
start peeking
end peeking
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x4dc0
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 248
[MultiChannelMemorySystem] currentClockCycle = 165
[Callback] read complete: channel = 0, address = 0x1840, cycle = 165
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
current clock cycle = 165
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 166
>>>>>>>>>> end injection  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x21
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0xf7
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x4e00
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 249
[MultiChannelMemorySystem] currentClockCycle = 166
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x21
>>>>>>>>>> start injection  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0xf8
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
current clock cycle = 166
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
>>>>>>>>>> end injection  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x4e40
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 250
end peeking
start peeking
end peeking
start peeking
end peeking
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 166
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 167
>>>>>>>>>> end injection  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x21
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0xf9
start peeking
end peeking
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x4e80
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 251
[MultiChannelMemorySystem] currentClockCycle = 167
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 168
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x21
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0xfa
start peeking
end peeking
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x4ec0
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 252
[MultiChannelMemorySystem] currentClockCycle = 168
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
current clock cycle = 168
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 168
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x21
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0xfb
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x4f00
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 253
[MultiChannelMemorySystem] currentClockCycle = 168
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 168
current clock cycle = 169
>>>>>>>>>> end injection  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x21
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0xfc
start peeking
end peeking
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x4f40
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 254
end peeking
[MultiChannelMemorySystem] currentClockCycle = 169
[Callback] read complete: channel = 0, address = 0x1880, cycle = 169
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 170
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x22
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0xfd
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x4f80
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 255
[MultiChannelMemorySystem] currentClockCycle = 170
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 170
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x22
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0xfe
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x4fc0
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 256
[MultiChannelMemorySystem] currentClockCycle = 170
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
current clock cycle = 171
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x22
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0xff
current clock cycle = 171
>>>>>>>>>> end injection  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x5000
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 257
end peeking
start peeking
end peeking
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 171
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 172
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x22
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x100
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x5040
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 258
[MultiChannelMemorySystem] currentClockCycle = 172
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 172
current clock cycle = 172
>>>>>>>>>> end injection  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x22
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x101
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x5080
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 259
[MultiChannelMemorySystem] currentClockCycle = 172
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
current clock cycle = 173
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 173
>>>>>>>>>> end injection  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x22
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x102
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x50c0
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 260
end peeking
[MultiChannelMemorySystem] currentClockCycle = 173
[Callback] read complete: channel = 0, address = 0x18c0, cycle = 173
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 174
current clock cycle = 174
>>>>>>>>>> end injection  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x23
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x103
start peeking
end peeking
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x5100
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 261
[MultiChannelMemorySystem] currentClockCycle = 174
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 174
current clock cycle = 174
>>>>>>>>>> end injection  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x23
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x104
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x5140
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 262
[MultiChannelMemorySystem] currentClockCycle = 174
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 175
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x23
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x105
start peeking
end peeking
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x5180
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 263
[MultiChannelMemorySystem] currentClockCycle = 175
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
current clock cycle = 175
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 176
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x23
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x106
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x51c0
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 264
[MultiChannelMemorySystem] currentClockCycle = 176
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
current clock cycle = 176
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x23
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x107
current clock cycle = 176
>>>>>>>>>> end injection  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x5200
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 265
start peeking
end peeking
start peeking
end peeking
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 176
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 176
current clock cycle = 177
>>>>>>>>>> end injection  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x23
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x108
start peeking
end peeking
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x5240
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
end peeking
STEP 1 -> 266
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 177
[Callback] read complete: channel = 0, address = 0x1900, cycle = 177
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
current clock cycle = 177
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 178
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x24
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x109
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x5280
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 267
end peeking
[MultiChannelMemorySystem] currentClockCycle = 178
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 178
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x24
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x10a
start peeking
end peeking
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x52c0
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 268
[MultiChannelMemorySystem] currentClockCycle = 178
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 178
current clock cycle = 179
>>>>>>>>>> end injection  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x24
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x10b
start peeking
end peeking
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x5300
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 269
[MultiChannelMemorySystem] currentClockCycle = 179
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
current clock cycle = 179
current clock cycle = 180
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 180
>>>>>>>>>> end injection  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x24
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x10c
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x5340
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 270
end peeking
[MultiChannelMemorySystem] currentClockCycle = 180
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 180
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x24
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x10d
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x5380
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 271
[MultiChannelMemorySystem] currentClockCycle = 180
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
current clock cycle = 180
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 181
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x24
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x10e
start peeking
end peeking
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x53c0
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 272
[MultiChannelMemorySystem] currentClockCycle = 181
[Callback] read complete: channel = 0, address = 0x1940, cycle = 181
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
current clock cycle = 181
current clock cycle = 182
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 182
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x25
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x10f
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x5400
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 273
[MultiChannelMemorySystem] currentClockCycle = 182
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 182
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x25
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x110
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x5440
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 274
[MultiChannelMemorySystem] currentClockCycle = 182
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
current clock cycle = 182
>>>>>>>>>> end clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x25
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x111
current clock cycle = 183
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x5480
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 275
end peeking
start peeking
end peeking
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 183
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 183
current clock cycle = 184
>>>>>>>>>> end injection  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x25
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x112
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x54c0
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 276
end peeking
[MultiChannelMemorySystem] currentClockCycle = 184
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 184
current clock cycle = 184
>>>>>>>>>> end injection  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x25
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x113
start peeking
end peeking
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x5500
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 277
[MultiChannelMemorySystem] currentClockCycle = 184
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 184
current clock cycle = 185
>>>>>>>>>> end injection  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x25
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x114
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x5540
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 278
start peeking
end peeking
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 185
[Callback] read complete: channel = 0, address = 0x1980, cycle = 185
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 185
current clock cycle = 186
>>>>>>>>>> end injection  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x26
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x115
start peeking
end peeking
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
start peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x5580
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 279
[MultiChannelMemorySystem] currentClockCycle = 186
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
current clock cycle = 186
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 186
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x26
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x116
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x55c0
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 280
[MultiChannelMemorySystem] currentClockCycle = 186
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
current clock cycle = 186
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 187
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x26
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x117
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x5600
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 281
[MultiChannelMemorySystem] currentClockCycle = 187
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
current clock cycle = 187
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 188
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x26
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x118
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
end peeking
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x5640
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 282
end peeking
[MultiChannelMemorySystem] currentClockCycle = 188
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 188
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x26
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x119
start peeking
end peeking
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x5680
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 283
[MultiChannelMemorySystem] currentClockCycle = 188
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 189
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x26
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x11a
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x56c0
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 284
[MultiChannelMemorySystem] currentClockCycle = 189
[Callback] read complete: channel = 0, address = 0x19c0, cycle = 189
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
current clock cycle = 189
current clock cycle = 190
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x27
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x11b
current clock cycle = 190
>>>>>>>>>> end injection  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x5700
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 285
start peeking
end peeking
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 190
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 190
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x27
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x11c
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x5740
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 286
[MultiChannelMemorySystem] currentClockCycle = 190
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 190
current clock cycle = 191
>>>>>>>>>> end injection  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x27
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x11d
start peeking
end peeking
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x5780
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 287
[MultiChannelMemorySystem] currentClockCycle = 191
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 192
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x27
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x11e
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x57c0
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 288
[MultiChannelMemorySystem] currentClockCycle = 192
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
current clock cycle = 192
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x27
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x11f
current clock cycle = 192
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x5800
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 289
end peeking
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 192
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 192
current clock cycle = 193
>>>>>>>>>> end injection  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x27
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x120
start peeking
end peeking
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x5840
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 290
[MultiChannelMemorySystem] currentClockCycle = 193
[Callback] read complete: channel = 0, address = 0x1a00, cycle = 193
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 193
current clock cycle = 194
>>>>>>>>>> end injection  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x28
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x121
start peeking
end peeking
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x5880
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 291
[MultiChannelMemorySystem] currentClockCycle = 194
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 194
current clock cycle = 194
>>>>>>>>>> end injection  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x28
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x122
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x58c0
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 292
[MultiChannelMemorySystem] currentClockCycle = 194
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 194
current clock cycle = 195
>>>>>>>>>> end injection  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x28
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x123
start peeking
end peeking
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x5900
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 293
[MultiChannelMemorySystem] currentClockCycle = 195
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 195
current clock cycle = 196
>>>>>>>>>> end injection  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x28
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x124
start peeking
end peeking
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x5940
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 294
[MultiChannelMemorySystem] currentClockCycle = 196
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 196
current clock cycle = 196
>>>>>>>>>> end injection  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x28
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x125
start peeking
end peeking
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x5980
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 295
[MultiChannelMemorySystem] currentClockCycle = 196
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 196
current clock cycle = 197
>>>>>>>>>> end injection  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x28
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x126
start peeking
end peeking
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x59c0
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 296
[MultiChannelMemorySystem] currentClockCycle = 197
[Callback] read complete: channel = 0, address = 0x1a40, cycle = 197
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
current clock cycle = 197
>>>>>>>>>> end clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x29
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x127
current clock cycle = 198
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x5a00
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 297
end peeking
start peeking
end peeking
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 198
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
current clock cycle = 198
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 198
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x29
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x128
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x5a40
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 298
[MultiChannelMemorySystem] currentClockCycle = 198
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 198
current clock cycle = 199
>>>>>>>>>> end injection  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x29
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x129
start peeking
end peeking
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x5a80
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 299
[MultiChannelMemorySystem] currentClockCycle = 199
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 199
current clock cycle = 200
>>>>>>>>>> end injection  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x29
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x12a
start peeking
end peeking
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x5ac0
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 300
[MultiChannelMemorySystem] currentClockCycle = 200
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 200
current clock cycle = 200
>>>>>>>>>> end injection  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x29
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x12b
start peeking
end peeking
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x5b00
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 301
[MultiChannelMemorySystem] currentClockCycle = 200
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 200
current clock cycle = 201
>>>>>>>>>> end injection  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x29
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x12c
start peeking
end peeking
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x5b40
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 302
[MultiChannelMemorySystem] currentClockCycle = 201
[Callback] read complete: channel = 0, address = 0x1a80, cycle = 201
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 201
current clock cycle = 202
>>>>>>>>>> end injection  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x2a
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x12d
start peeking
end peeking
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x5b80
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 303
[MultiChannelMemorySystem] currentClockCycle = 202
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
current clock cycle = 202
>>>>>>>>>> end clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x2a
>>>>>>>>>> start injection  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x12e
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
current clock cycle = 202
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
>>>>>>>>>> end injection  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x5bc0
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 304
end peeking
start peeking
end peeking
start peeking
end peeking
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 202
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 202
current clock cycle = 203
>>>>>>>>>> end injection  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x2a
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x12f
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x5c00
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 305
end peeking
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 203
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 203
current clock cycle = 204
>>>>>>>>>> end injection  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x2a
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x130
start peeking
end peeking
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x5c40
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 306
[MultiChannelMemorySystem] currentClockCycle = 204
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 204
current clock cycle = 204
>>>>>>>>>> end injection  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x2a
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x131
start peeking
end peeking
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x5c80
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 307
[MultiChannelMemorySystem] currentClockCycle = 204
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 204
current clock cycle = 205
>>>>>>>>>> end injection  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x2a
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x132
start peeking
end peeking
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x5cc0
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 308
[MultiChannelMemorySystem] currentClockCycle = 205
[Callback] read complete: channel = 0, address = 0x1ac0, cycle = 205
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
current clock cycle = 205
>>>>>>>>>> end clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x2b
>>>>>>>>>> start injection  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x133
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
current clock cycle = 206
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
>>>>>>>>>> end injection  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x5d00
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 309
end peeking
start peeking
end peeking
start peeking
end peeking
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 206
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
current clock cycle = 206
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 206
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x2b
>>>>>>>>>> end injection  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x134
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x5d40
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 310
end peeking
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 206
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
current clock cycle = 206
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 207
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x2b
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x135
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x5d80
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 311
[MultiChannelMemorySystem] currentClockCycle = 207
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 207
current clock cycle = 208
>>>>>>>>>> end injection  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x2b
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x136
start peeking
end peeking
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x5dc0
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 312
[MultiChannelMemorySystem] currentClockCycle = 208
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
current clock cycle = 208
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x2b
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x137
current clock cycle = 208
>>>>>>>>>> end injection  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x5e00
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 313
end peeking
start peeking
end peeking
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 208
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
current clock cycle = 208
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 209
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x2b
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x138
start peeking
end peeking
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x5e40
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 314
[MultiChannelMemorySystem] currentClockCycle = 209
[Callback] read complete: channel = 0, address = 0x1b00, cycle = 209
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
current clock cycle = 209
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 210
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x2c
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x139
start peeking
end peeking
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x5e80
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 315
end peeking
[MultiChannelMemorySystem] currentClockCycle = 210
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 210
current clock cycle = 210
>>>>>>>>>> end injection  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x2c
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x13a
start peeking
end peeking
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x5ec0
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 316
[MultiChannelMemorySystem] currentClockCycle = 210
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 210
current clock cycle = 211
>>>>>>>>>> end injection  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x2c
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x13b
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x5f00
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 317
[MultiChannelMemorySystem] currentClockCycle = 211
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
current clock cycle = 211
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 212
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x2c
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x13c
start peeking
end peeking
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x5f40
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 318
[MultiChannelMemorySystem] currentClockCycle = 212
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 212
current clock cycle = 212
>>>>>>>>>> end injection  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x2c
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x13d
start peeking
end peeking
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x5f80
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 319
[MultiChannelMemorySystem] currentClockCycle = 212
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
current clock cycle = 212
>>>>>>>>>> end clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x2c
>>>>>>>>>> start injection  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x13e
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
current clock cycle = 213
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
>>>>>>>>>> end injection  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x5fc0
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 320
end peeking
start peeking
end peeking
start peeking
end peeking
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 213
[Callback] read complete: channel = 0, address = 0x1b40, cycle = 213
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
current clock cycle = 213
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 214
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x2d
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x13f
start peeking
end peeking
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x6000
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 321
[MultiChannelMemorySystem] currentClockCycle = 214
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 214
current clock cycle = 214
>>>>>>>>>> end injection  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x2d
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x140
start peeking
end peeking
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x6040
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 322
end peeking
[MultiChannelMemorySystem] currentClockCycle = 214
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 214
current clock cycle = 215
>>>>>>>>>> end injection  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x2d
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x141
start peeking
end peeking
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x6080
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 323
[MultiChannelMemorySystem] currentClockCycle = 215
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 215
current clock cycle = 216
>>>>>>>>>> end injection  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x2d
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x142
start peeking
end peeking
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x60c0
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 324
[MultiChannelMemorySystem] currentClockCycle = 216
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 216
current clock cycle = 216
>>>>>>>>>> end injection  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x2d
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x143
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x6100
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 325
[MultiChannelMemorySystem] currentClockCycle = 216
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
current clock cycle = 216
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x2d
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x144
current clock cycle = 217
>>>>>>>>>> end injection  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x6140
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 326
end peeking
start peeking
end peeking
start peeking
end peeking
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 217
[Callback] read complete: channel = 0, address = 0x1b80, cycle = 217
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
current clock cycle = 217
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 218
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x2e
>>>>>>>>>> end injection  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x145
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x6180
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 327
end peeking
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 218
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 218
current clock cycle = 218
>>>>>>>>>> end injection  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x2e
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x146
start peeking
end peeking
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x61c0
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 328
[MultiChannelMemorySystem] currentClockCycle = 218
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 218
current clock cycle = 219
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x2e
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x147
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x6200
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 329
[MultiChannelMemorySystem] currentClockCycle = 219
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x2e
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 220
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x148
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x6240
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 330
start peeking
end peeking
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 220
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 220
current clock cycle = 220
>>>>>>>>>> end injection  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x2e
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x149
start peeking
end peeking
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x6280
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 331
[MultiChannelMemorySystem] currentClockCycle = 220
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
current clock cycle = 220
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x2e
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x14a
current clock cycle = 221
>>>>>>>>>> end injection  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x62c0
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 332
end peeking
start peeking
end peeking
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 221
[Callback] read complete: channel = 0, address = 0x1bc0, cycle = 221
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 221
current clock cycle = 222
>>>>>>>>>> end injection  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x2f
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x14b
start peeking
end peeking
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
start peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x6300
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 333
[MultiChannelMemorySystem] currentClockCycle = 222
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
current clock cycle = 222
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 222
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x2f
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x14c
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x6340
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 334
end peeking
[MultiChannelMemorySystem] currentClockCycle = 222
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
current clock cycle = 222
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 223
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x2f
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x14d
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x6380
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 335
end peeking
[MultiChannelMemorySystem] currentClockCycle = 223
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 224
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x2f
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x14e
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x63c0
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 336
[MultiChannelMemorySystem] currentClockCycle = 224
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
current clock cycle = 224
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 224
>>>>>>>>>> end injection  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x2f
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x14f
start peeking
end peeking
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x6400
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 337
[MultiChannelMemorySystem] currentClockCycle = 224
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 224
current clock cycle = 225
>>>>>>>>>> end injection  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x2f
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x150
start peeking
end peeking
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x6440
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 338
[MultiChannelMemorySystem] currentClockCycle = 225
[Callback] read complete: channel = 0, address = 0x1c00, cycle = 225
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 225
current clock cycle = 226
>>>>>>>>>> end injection  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x30
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x151
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x6480
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 339
[MultiChannelMemorySystem] currentClockCycle = 226
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
current clock cycle = 226
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 226
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x30
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x152
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x64c0
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 340
[MultiChannelMemorySystem] currentClockCycle = 226
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 226
current clock cycle = 227
>>>>>>>>>> end injection  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x30
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x153
start peeking
end peeking
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x6500
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 341
[MultiChannelMemorySystem] currentClockCycle = 227
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
current clock cycle = 227
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 228
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x30
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x154
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x6540
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 342
[MultiChannelMemorySystem] currentClockCycle = 228
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 228
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x30
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x155
start peeking
end peeking
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x6580
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 343
[MultiChannelMemorySystem] currentClockCycle = 228
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 228
current clock cycle = 229
>>>>>>>>>> end injection  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x30
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x156
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x65c0
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 344
[MultiChannelMemorySystem] currentClockCycle = 229
[Callback] read complete: channel = 0, address = 0x1c40, cycle = 229
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 230
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x31
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x157
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x6600
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 345
[MultiChannelMemorySystem] currentClockCycle = 230
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
current clock cycle = 230
>>>>>>>>>> end clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x31
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x158
current clock cycle = 230
>>>>>>>>>> end injection  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x6640
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 346
start peeking
end peeking
start peeking
end peeking
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 230
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
current clock cycle = 230
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 231
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x31
>>>>>>>>>> end injection  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x159
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x6680
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 347
start peeking
end peeking
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 231
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 231
current clock cycle = 232
>>>>>>>>>> end injection  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x31
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x15a
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x66c0
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 348
[MultiChannelMemorySystem] currentClockCycle = 232
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 232
current clock cycle = 232
>>>>>>>>>> end injection  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x31
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x15b
start peeking
end peeking
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x6700
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 349
[MultiChannelMemorySystem] currentClockCycle = 232
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
current clock cycle = 232
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 233
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x31
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x15c
start peeking
end peeking
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x6740
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 350
[MultiChannelMemorySystem] currentClockCycle = 233
[Callback] read complete: channel = 0, address = 0x1c80, cycle = 233
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 233
current clock cycle = 234
>>>>>>>>>> end injection  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x32
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x15d
start peeking
end peeking
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x6780
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 351
[MultiChannelMemorySystem] currentClockCycle = 234
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
current clock cycle = 234
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x32
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x15e
current clock cycle = 234
>>>>>>>>>> end injection  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x67c0
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 352
end peeking
start peeking
end peeking
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 234
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 234
current clock cycle = 235
>>>>>>>>>> end injection  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x32
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x15f
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x6800
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 353
[MultiChannelMemorySystem] currentClockCycle = 235
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
current clock cycle = 235
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 236
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x32
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x160
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x6840
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 354
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 236
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 236
current clock cycle = 236
>>>>>>>>>> end injection  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x32
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x161
start peeking
end peeking
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x6880
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 355
[MultiChannelMemorySystem] currentClockCycle = 236
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 236
current clock cycle = 237
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x32
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x162
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
start peeking
end peeking
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x68c0
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 356
[MultiChannelMemorySystem] currentClockCycle = 237
[Callback] read complete: channel = 0, address = 0x1cc0, cycle = 237
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
current clock cycle = 237
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 238
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x33
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x163
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
start peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x6900
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 357
[MultiChannelMemorySystem] currentClockCycle = 238
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 238
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
current clock cycle = 238
current clock cycle = 238
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x33
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x164
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x6940
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 358
[MultiChannelMemorySystem] currentClockCycle = 238
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 239
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x33
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x165
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x6980
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 359
[MultiChannelMemorySystem] currentClockCycle = 239
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 240
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x33
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x166
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x69c0
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 360
[MultiChannelMemorySystem] currentClockCycle = 240
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 240
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x33
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x167
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x6a00
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 361
[MultiChannelMemorySystem] currentClockCycle = 240
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 241
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
current clock cycle = 241
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x33
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x168
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x6a40
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 362
[MultiChannelMemorySystem] currentClockCycle = 241
[Callback] read complete: channel = 0, address = 0x1d00, cycle = 241
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 242
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
current clock cycle = 242
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x34
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x169
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
start peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x6a80
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 363
[MultiChannelMemorySystem] currentClockCycle = 242
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
current clock cycle = 242
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 242
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x34
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x16a
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x6ac0
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 364
[MultiChannelMemorySystem] currentClockCycle = 242
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 243
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
current clock cycle = 243
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x34
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x16b
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x6b00
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 365
[MultiChannelMemorySystem] currentClockCycle = 243
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
current clock cycle = 244
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 244
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x34
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x16c
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x6b40
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 366
[MultiChannelMemorySystem] currentClockCycle = 244
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
current clock cycle = 244
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 244
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x34
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x16d
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x6b80
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
start peeking
STEP 1 -> 367
end peeking
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 244
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
current clock cycle = 245
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 245
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x34
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x16e
start peeking
end peeking
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x6bc0
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 368
end peeking
[MultiChannelMemorySystem] currentClockCycle = 245
[Callback] read complete: channel = 0, address = 0x1d40, cycle = 245
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
current clock cycle = 246
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 246
>>>>>>>>>> end injection  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x35
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x16f
start peeking
end peeking
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x6c00
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 369
[MultiChannelMemorySystem] currentClockCycle = 246
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
current clock cycle = 246
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 246
>>>>>>>>>> end injection  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x35
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x170
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x6c40
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 370
end peeking
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 246
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
current clock cycle = 247
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 247
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x35
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x171
start peeking
end peeking
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x6c80
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 371
[MultiChannelMemorySystem] currentClockCycle = 247
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 248
current clock cycle = 248
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x35
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x172
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x6cc0
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 372
[MultiChannelMemorySystem] currentClockCycle = 248
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
current clock cycle = 248
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x35
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x173
current clock cycle = 248
>>>>>>>>>> end injection  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x6d00
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 373
end peeking
start peeking
end peeking
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 248
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 249
current clock cycle = 249
>>>>>>>>>> end injection  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x35
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x174
start peeking
end peeking
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x6d40
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 374
[MultiChannelMemorySystem] currentClockCycle = 249
[Callback] read complete: channel = 0, address = 0x1d80, cycle = 249
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
current clock cycle = 250
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 250
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x36
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x175
start peeking
end peeking
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x6d80
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 375
[MultiChannelMemorySystem] currentClockCycle = 250
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
current clock cycle = 250
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x36
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x176
current clock cycle = 250
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
>>>>>>>>>> end injection  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x6dc0
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 376
start peeking
end peeking
start peeking
end peeking
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 250
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x36
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 251
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x177
>>>>>>>>>> end injection  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
start peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x6e00
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 377
end peeking
[MultiChannelMemorySystem] currentClockCycle = 251
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 252
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x36
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x178
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x6e40
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 378
end peeking
[MultiChannelMemorySystem] currentClockCycle = 252
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 252
>>>>>>>>>> end injection  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x36
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x179
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x6e80
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 379
[MultiChannelMemorySystem] currentClockCycle = 252
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 253
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x36
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x17a
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x6ec0
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 380
[MultiChannelMemorySystem] currentClockCycle = 253
[Callback] read complete: channel = 0, address = 0x1dc0, cycle = 253
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
current clock cycle = 253
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x37
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 254
>>>>>>>>>> end injection  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x17b
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
start peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x6f00
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 381
start peeking
end peeking
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 254
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x37
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 254
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x17c
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x6f40
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 382
end peeking
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 254
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
current clock cycle = 254
current clock cycle = 255
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 255
>>>>>>>>>> end injection  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x37
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x17d
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
start peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x6f80
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 383
[MultiChannelMemorySystem] currentClockCycle = 255
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x37
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x17e
current clock cycle = 256
>>>>>>>>>> end injection  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x6fc0
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 384
end peeking
start peeking
end peeking
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 256
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
current clock cycle = 256
current clock cycle = 256
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 256
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x37
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x17f
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x7000
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 385
[MultiChannelMemorySystem] currentClockCycle = 256
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
current clock cycle = 257
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 257
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x37
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x180
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
end peeking
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x7040
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 386
end peeking
[MultiChannelMemorySystem] currentClockCycle = 257
[Callback] read complete: channel = 0, address = 0x1e00, cycle = 257
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 258
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x38
>>>>>>>>>> end injection  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x181
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
start peeking
end peeking
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
start peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x7080
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 387
[MultiChannelMemorySystem] currentClockCycle = 258
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
current clock cycle = 258
current clock cycle = 258
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 258
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x38
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x182
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
end peeking
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x70c0
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 388
[MultiChannelMemorySystem] currentClockCycle = 258
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
current clock cycle = 259
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 259
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x38
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x183
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
start peeking
end peeking
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x7100
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 389
[MultiChannelMemorySystem] currentClockCycle = 259
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
current clock cycle = 260
>>>>>>>>>> end clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x38
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x184
current clock cycle = 260
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x7140
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
end peeking
STEP 1 -> 390
start peeking
end peeking
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 260
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
current clock cycle = 260
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x38
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x185
current clock cycle = 260
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
>>>>>>>>>> end injection  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x7180
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
start peeking
STEP 1 -> 391
end peeking
start peeking
end peeking
start peeking
end peeking
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 260
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
current clock cycle = 261
>>>>>>>>>> end clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x38
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x186
current clock cycle = 261
>>>>>>>>>> end injection  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x71c0
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
start peeking
STEP 1 -> 392
end peeking
start peeking
end peeking
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 261
[Callback] read complete: channel = 0, address = 0x1e40, cycle = 261
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
current clock cycle = 262
>>>>>>>>>> end clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x39
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x187
current clock cycle = 262
>>>>>>>>>> end injection  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x7200
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 393
end peeking
start peeking
end peeking
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 262
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
current clock cycle = 262
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x39
current clock cycle = 262
>>>>>>>>>> end injection  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x188
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x7240
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 394
start peeking
end peeking
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 262
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
current clock cycle = 263
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x39
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 263
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x189
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x7280
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 395
end peeking
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 263
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x39
>>>>>>>>>> start injection  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x18a
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
current clock cycle = 264
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
>>>>>>>>>> end injection  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x72c0
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 396
start peeking
end peeking
start peeking
end peeking
start peeking
end peeking
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 264
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
current clock cycle = 264
current clock cycle = 264
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 264
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x39
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x18b
start peeking
end peeking
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
start peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x7300
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 397
[MultiChannelMemorySystem] currentClockCycle = 264
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 265
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x39
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x18c
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x7340
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 398
end peeking
[MultiChannelMemorySystem] currentClockCycle = 265
[Callback] read complete: channel = 0, address = 0x1e80, cycle = 265
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
current clock cycle = 266
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 266
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x3a
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x18d
start peeking
end peeking
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x7380
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 399
[MultiChannelMemorySystem] currentClockCycle = 266
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
current clock cycle = 266
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x3a
current clock cycle = 266
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x18e
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x73c0
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 400
start peeking
end peeking
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 266
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
current clock cycle = 267
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 267
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x3a
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x18f
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
end peeking
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x7400
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 401
start peeking
end peeking
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 267
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
current clock cycle = 268
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 268
>>>>>>>>>> end injection  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x3a
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x190
start peeking
end peeking
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x7440
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 402
[MultiChannelMemorySystem] currentClockCycle = 268
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
current clock cycle = 268
>>>>>>>>>> end clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x3a
>>>>>>>>>> start injection  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x191
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 268
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
>>>>>>>>>> end injection  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x7480
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 403
end peeking
start peeking
end peeking
start peeking
end peeking
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 268
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
current clock cycle = 269
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 269
>>>>>>>>>> end injection  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x3a
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x192
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x74c0
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 404
end peeking
[MultiChannelMemorySystem] currentClockCycle = 269
[Callback] read complete: channel = 0, address = 0x1ec0, cycle = 269
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
current clock cycle = 270
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 270
>>>>>>>>>> end injection  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x3b
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x193
start peeking
end peeking
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x7500
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 405
[MultiChannelMemorySystem] currentClockCycle = 270
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
current clock cycle = 270
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x3b
current clock cycle = 270
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x194
start peeking
end peeking
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x7540
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 406
[MultiChannelMemorySystem] currentClockCycle = 270
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x3b
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x195
current clock cycle = 271
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x7580
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 407
start peeking
end peeking
start peeking
end peeking
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 271
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
current clock cycle = 272
>>>>>>>>>> end clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x3b
>>>>>>>>>> start injection  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x196
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 272
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x75c0
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 408
start peeking
end peeking
start peeking
end peeking
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 272
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
current clock cycle = 272
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 272
>>>>>>>>>> end injection  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x3b
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x197
start peeking
end peeking
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x7600
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 409
[MultiChannelMemorySystem] currentClockCycle = 272
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
current clock cycle = 273
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 273
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x3b
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x198
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x7640
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 410
[MultiChannelMemorySystem] currentClockCycle = 273
[Callback] read complete: channel = 0, address = 0x1f00, cycle = 273
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x3c
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x199
current clock cycle = 274
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
>>>>>>>>>> end injection  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x7680
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 411
end peeking
start peeking
end peeking
start peeking
end peeking
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 274
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
current clock cycle = 274
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 274
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x3c
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x19a
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x76c0
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 412
end peeking
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 274
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
current clock cycle = 275
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 275
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x3c
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x19b
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x7700
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 413
[MultiChannelMemorySystem] currentClockCycle = 275
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
current clock cycle = 276
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 276
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x3c
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x19c
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
start peeking
end peeking
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x7740
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 414
[MultiChannelMemorySystem] currentClockCycle = 276
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
current clock cycle = 276
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x3c
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x19d
current clock cycle = 276
>>>>>>>>>> end injection  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x7780
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 415
start peeking
end peeking
start peeking
end peeking
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 276
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
current clock cycle = 277
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 277
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x3c
>>>>>>>>>> end injection  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x19e
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
start peeking
end peeking
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x77c0
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
start peeking
STEP 1 -> 416
end peeking
[MultiChannelMemorySystem] currentClockCycle = 277
[Callback] read complete: channel = 0, address = 0x1f40, cycle = 277
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
current clock cycle = 278
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 278
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x3d
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x19f
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x7800
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 417
end peeking
[MultiChannelMemorySystem] currentClockCycle = 278
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
current clock cycle = 278
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 278
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x3d
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1a0
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x7840
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 418
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 278
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
current clock cycle = 279
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 279
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x3d
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1a1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x7880
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 419
[MultiChannelMemorySystem] currentClockCycle = 279
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
current clock cycle = 280
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 280
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x3d
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1a2
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x78c0
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 420
[MultiChannelMemorySystem] currentClockCycle = 280
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
current clock cycle = 280
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 280
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x3d
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1a3
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x7900
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 421
[MultiChannelMemorySystem] currentClockCycle = 280
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
current clock cycle = 281
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x3d
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1a4
current clock cycle = 281
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x7940
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 422
end peeking
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 281
[Callback] read complete: channel = 0, address = 0x1f80, cycle = 281
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
current clock cycle = 282
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x3e
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1a5
current clock cycle = 282
>>>>>>>>>> end injection  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x7980
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 423
end peeking
start peeking
end peeking
start peeking
end peeking
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 282
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
current clock cycle = 282
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 282
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x3e
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1a6
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x79c0
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 424
end peeking
[MultiChannelMemorySystem] currentClockCycle = 282
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
current clock cycle = 283
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 283
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x3e
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1a7
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x7a00
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 425
[MultiChannelMemorySystem] currentClockCycle = 283
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
current clock cycle = 284
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x3e
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1a8
current clock cycle = 284
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x7a40
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 426
end peeking
start peeking
end peeking
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 284
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
current clock cycle = 284
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x3e
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1a9
current clock cycle = 284
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
>>>>>>>>>> end injection  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x7a80
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 427
end peeking
start peeking
end peeking
start peeking
end peeking
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 284
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
current clock cycle = 285
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 285
>>>>>>>>>> end injection  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x3e
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1aa
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x7ac0
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 428
[MultiChannelMemorySystem] currentClockCycle = 285
[Callback] read complete: channel = 0, address = 0x1fc0, cycle = 285
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
current clock cycle = 286
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x3f
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 286
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1ab
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x7b00
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 429
end peeking
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 286
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
current clock cycle = 286
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x3f
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1ac
current clock cycle = 286
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x7b40
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 430
end peeking
start peeking
end peeking
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 286
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 287
current clock cycle = 287
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x3f
>>>>>>>>>> end injection  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1ad
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x7b80
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 431
start peeking
end peeking
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 287
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
current clock cycle = 288
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 288
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x3f
>>>>>>>>>> end injection  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1ae
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
start peeking
end peeking
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x7bc0
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 432
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 288
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
current clock cycle = 288
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 288
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x3f
>>>>>>>>>> end injection  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1af
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
start peeking
end peeking
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x7c00
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 433
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 288
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
current clock cycle = 289
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 289
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x3f
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1b0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x7c40
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 434
[MultiChannelMemorySystem] currentClockCycle = 289
[Callback] read complete: channel = 0, address = 0x2000, cycle = 289
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
current clock cycle = 290
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 290
>>>>>>>>>> end injection  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x40
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1b1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
start peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x7c80
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 435
[MultiChannelMemorySystem] currentClockCycle = 290
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 290
current clock cycle = 290
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x40
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1b2
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x7cc0
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 436
[MultiChannelMemorySystem] currentClockCycle = 290
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
current clock cycle = 291
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 291
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x40
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1b3
start peeking
end peeking
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x7d00
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 437
[MultiChannelMemorySystem] currentClockCycle = 291
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
current clock cycle = 292
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x40
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 292
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1b4
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x7d40
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 438
start peeking
end peeking
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 292
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
current clock cycle = 292
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 292
>>>>>>>>>> end injection  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x40
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1b5
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x7d80
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 439
[MultiChannelMemorySystem] currentClockCycle = 292
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
current clock cycle = 293
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x40
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1b6
current clock cycle = 293
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x7dc0
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 440
start peeking
end peeking
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 293
[Callback] read complete: channel = 0, address = 0x2040, cycle = 293
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
current clock cycle = 294
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 294
>>>>>>>>>> end injection  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x41
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1b7
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x7e00
end peeking
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 441
end peeking
[MultiChannelMemorySystem] currentClockCycle = 294
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
current clock cycle = 294
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 294
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x41
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1b8
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x7e40
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 442
[MultiChannelMemorySystem] currentClockCycle = 294
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
current clock cycle = 295
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 295
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x41
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1b9
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x7e80
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 443
[MultiChannelMemorySystem] currentClockCycle = 295
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
current clock cycle = 296
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 296
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x41
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1ba
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x7ec0
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 444
end peeking
[MultiChannelMemorySystem] currentClockCycle = 296
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
current clock cycle = 296
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x41
current clock cycle = 296
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1bb
start peeking
end peeking
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x7f00
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 445
[MultiChannelMemorySystem] currentClockCycle = 296
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
current clock cycle = 297
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x41
current clock cycle = 297
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1bc
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x7f40
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 446
[MultiChannelMemorySystem] currentClockCycle = 297
[Callback] read complete: channel = 0, address = 0x2080, cycle = 297
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
current clock cycle = 298
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 298
>>>>>>>>>> end injection  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x42
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1bd
start peeking
end peeking
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
start peeking
end peeking
start peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x7f80
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 447
[MultiChannelMemorySystem] currentClockCycle = 298
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
current clock cycle = 298
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 298
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x42
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1be
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x7fc0
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 448
end peeking
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 298
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
current clock cycle = 299
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x42
current clock cycle = 299
>>>>>>>>>> end injection  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1bf
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x8000
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 449
end peeking
start peeking
end peeking
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 299
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
current clock cycle = 300
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x42
current clock cycle = 300
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1c0
>>>>>>>>>> end injection  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x8040
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 450
end peeking
start peeking
end peeking
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 300
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
current clock cycle = 300
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 300
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x42
>>>>>>>>>> end injection  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1c1
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
start peeking
end peeking
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x8080
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
start peeking
STEP 1 -> 451
end peeking
[MultiChannelMemorySystem] currentClockCycle = 300
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
current clock cycle = 301
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 301
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x42
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1c2
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x80c0
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 452
[MultiChannelMemorySystem] currentClockCycle = 301
[Callback] read complete: channel = 0, address = 0x20c0, cycle = 301
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
current clock cycle = 302
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x43
current clock cycle = 302
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1c3
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
start peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x8100
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
start peeking
STEP 1 -> 453
end peeking
[MultiChannelMemorySystem] currentClockCycle = 302
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
current clock cycle = 302
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x43
current clock cycle = 302
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1c4
>>>>>>>>>> end injection  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x8140
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 454
start peeking
end peeking
start peeking
end peeking
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 302
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
current clock cycle = 303
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x43
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1c5
current clock cycle = 303
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x8180
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 455
start peeking
end peeking
start peeking
end peeking
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 303
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 304
current clock cycle = 304
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x43
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1c6
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x81c0
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 456
[MultiChannelMemorySystem] currentClockCycle = 304
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
current clock cycle = 304
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 304
>>>>>>>>>> end injection  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x43
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1c7
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x8200
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 457
end peeking
[MultiChannelMemorySystem] currentClockCycle = 304
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
current clock cycle = 305
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 305
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x43
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1c8
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
start peeking
end peeking
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x8240
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 458
[MultiChannelMemorySystem] currentClockCycle = 305
[Callback] read complete: channel = 0, address = 0x2100, cycle = 305
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
current clock cycle = 306
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 306
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x44
>>>>>>>>>> end injection  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1c9
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
start peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x8280
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 459
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 306
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
current clock cycle = 306
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 306
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x44
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1ca
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
start peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x82c0
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 460
[MultiChannelMemorySystem] currentClockCycle = 306
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
current clock cycle = 307
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 307
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x44
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1cb
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x8300
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 461
end peeking
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 307
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 308
current clock cycle = 308
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x44
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1cc
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x8340
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 462
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 308
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
current clock cycle = 308
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 308
>>>>>>>>>> end injection  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x44
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1cd
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x8380
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 463
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 308
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
current clock cycle = 309
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 309
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x44
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1ce
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x83c0
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
start peeking
STEP 1 -> 464
end peeking
[MultiChannelMemorySystem] currentClockCycle = 309
[Callback] read complete: channel = 0, address = 0x2140, cycle = 309
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 310
current clock cycle = 310
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x45
>>>>>>>>>> end injection  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1cf
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x8400
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 465
end peeking
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 310
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x45
current clock cycle = 310
>>>>>>>>>> end injection  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1d0
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
start peeking
end peeking
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x8440
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
start peeking
end peeking
STEP 1 -> 466
[MultiChannelMemorySystem] currentClockCycle = 310
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
current clock cycle = 310
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 311
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x45
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1d1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x8480
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 467
[MultiChannelMemorySystem] currentClockCycle = 311
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
current clock cycle = 311
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x45
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 312
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1d2
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x84c0
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 468
end peeking
start peeking
end peeking
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 312
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
current clock cycle = 312
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x45
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 312
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1d3
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x8500
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 469
end peeking
start peeking
end peeking
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 312
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
current clock cycle = 312
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 313
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x45
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1d4
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x8540
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 470
[MultiChannelMemorySystem] currentClockCycle = 313
[Callback] read complete: channel = 0, address = 0x2180, cycle = 313
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 314
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x46
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1d5
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
end peeking
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x8580
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 471
[MultiChannelMemorySystem] currentClockCycle = 314
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 314
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
current clock cycle = 314
current clock cycle = 314
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x46
end peeking
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1d6
end peeking
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
end peeking
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x85c0
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 472
[MultiChannelMemorySystem] currentClockCycle = 314
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
current clock cycle = 315
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 315
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x46
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1d7
start peeking
end peeking
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
end peeking
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x8600
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 473
[MultiChannelMemorySystem] currentClockCycle = 315
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
current clock cycle = 316
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 316
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x46
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1d8
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x8640
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 474
[MultiChannelMemorySystem] currentClockCycle = 316
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
current clock cycle = 316
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 316
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x46
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1d9
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x8680
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 475
[MultiChannelMemorySystem] currentClockCycle = 316
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x46
>>>>>>>>>> end clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1da
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
current clock cycle = 317
>>>>>>>>>> end injection  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x86c0
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 476
start peeking
end peeking
start peeking
end peeking
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 317
[Callback] read complete: channel = 0, address = 0x21c0, cycle = 317
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
current clock cycle = 317
>>>>>>>>>> end clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x47
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 318
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1db
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
start peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x8700
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
start peeking
end peeking
start peeking
STEP 1 -> 477
end peeking
[MultiChannelMemorySystem] currentClockCycle = 318
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
current clock cycle = 318
>>>>>>>>>> end clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x47
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 318
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1dc
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x8740
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
start peeking
STEP 1 -> 478
end peeking
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 318
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
current clock cycle = 318
current clock cycle = 319
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x47
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 319
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1dd
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x8780
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
start peeking
STEP 1 -> 479
end peeking
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 319
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 320
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x47
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1de
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
start peeking
end peeking
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x87c0
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
start peeking
STEP 1 -> 480
end peeking
[MultiChannelMemorySystem] currentClockCycle = 320
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 320
>>>>>>>>>> end injection  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x47
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1df
start peeking
end peeking
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x8800
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 481
[MultiChannelMemorySystem] currentClockCycle = 320
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
current clock cycle = 320
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 321
>>>>>>>>>> end injection  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x47
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1e0
start peeking
end peeking
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x8840
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 482
[MultiChannelMemorySystem] currentClockCycle = 321
[Callback] read complete: channel = 0, address = 0x2200, cycle = 321
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
current clock cycle = 321
current clock cycle = 322
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 322
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x48
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1e1
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
start peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x8880
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 483
[MultiChannelMemorySystem] currentClockCycle = 322
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 322
>>>>>>>>>> end injection  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x48
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1e2
start peeking
end peeking
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x88c0
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 484
[MultiChannelMemorySystem] currentClockCycle = 322
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
current clock cycle = 322
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 323
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x48
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1e3
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x8900
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 485
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 323
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
current clock cycle = 323
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 324
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x48
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1e4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x8940
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 486
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 324
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
current clock cycle = 324
current clock cycle = 324
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x48
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 324
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1e5
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x8980
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
start peeking
STEP 1 -> 487
end peeking
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 324
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x48
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1e6
current clock cycle = 325
>>>>>>>>>> end injection  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x89c0
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
end peeking
STEP 1 -> 488
start peeking
end peeking
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 325
[Callback] read complete: channel = 0, address = 0x2240, cycle = 325
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
current clock cycle = 325
>>>>>>>>>> end clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x49
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1e7
current clock cycle = 326
>>>>>>>>>> end injection  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x8a00
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
end peeking
STEP 1 -> 489
start peeking
end peeking
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 326
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
current clock cycle = 326
>>>>>>>>>> end clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x49
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1e8
current clock cycle = 326
>>>>>>>>>> end injection  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x8a40
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
end peeking
STEP 1 -> 490
start peeking
end peeking
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 326
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
current clock cycle = 326
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 327
>>>>>>>>>> end injection  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x49
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1e9
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x8a80
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
end peeking
STEP 1 -> 491
[MultiChannelMemorySystem] currentClockCycle = 327
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
current clock cycle = 327
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 328
>>>>>>>>>> end injection  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x49
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1ea
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x8ac0
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
end peeking
STEP 1 -> 492
[MultiChannelMemorySystem] currentClockCycle = 328
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
current clock cycle = 328
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 328
>>>>>>>>>> end injection  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x49
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1eb
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x8b00
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
end peeking
STEP 1 -> 493
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 328
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
current clock cycle = 328
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 329
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x49
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1ec
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x8b40
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
end peeking
STEP 1 -> 494
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 329
[Callback] read complete: channel = 0, address = 0x2280, cycle = 329
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
current clock cycle = 329
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 330
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x4a
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1ed
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x8b80
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 495
end peeking
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 330
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
current clock cycle = 330
>>>>>>>>>> end clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x4a
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1ee
current clock cycle = 330
>>>>>>>>>> end injection  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x8bc0
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
end peeking
STEP 1 -> 496
start peeking
end peeking
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 330
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
current clock cycle = 330
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x4a
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 331
>>>>>>>>>> end injection  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1ef
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x8c00
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
STEP 1 -> 497
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 331
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
current clock cycle = 331
>>>>>>>>>> end clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x4a
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 332
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f0
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x8c40
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
start peeking
STEP 1 -> 498
end peeking
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 332
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
current clock cycle = 332
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x4a
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 332
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f1
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x8c80
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
start peeking
STEP 1 -> 499
end peeking
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 332
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
current clock cycle = 332
>>>>>>>>>> end clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x4a
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f2
current clock cycle = 333
>>>>>>>>>> end injection  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x8cc0
start peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
end peeking
STEP 1 -> 500
start peeking
end peeking
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 333
[Callback] read complete: channel = 0, address = 0x22c0, cycle = 333
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
current clock cycle = 333
>>>>>>>>>> end clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x4b
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> addTransaction to channel 0 <<<<<<<<<<
current clock cycle = 334
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f3
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
start peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
end peeking
start peeking
end peeking
start peeking
end peeking
start peeking
end peeking
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x0
numTransCompleted = 76
STEP 1 -> 501
[MultiChannelMemorySystem] currentClockCycle = 334
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
current clock cycle = 334
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x4b
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
end peeking
numTransCompleted = 76
STEP 1 -> 502
start peeking
end peeking
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 334
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x4b
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 76
start peeking
STEP 1 -> 503
end peeking
start peeking
end peeking
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 335
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x4b
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 76
end peeking
STEP 1 -> 504
start peeking
end peeking
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 336
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x4b
>>>>>>>>>> end clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 76
STEP 1 -> 505
start peeking
end peeking
start peeking
end peeking
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 336
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x4b
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
end peeking
numTransCompleted = 76
start peeking
STEP 1 -> 506
end peeking
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 337
[Callback] read complete: channel = 0, address = 0x2300, cycle = 337
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x4c
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
start peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
end peeking
numTransCompleted = 77
start peeking
STEP 1 -> 507
end peeking
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 338
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x4c
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
end peeking
numTransCompleted = 77
start peeking
STEP 1 -> 508
end peeking
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 338
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x4c
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 77
STEP 1 -> 509
end peeking
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 339
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x4c
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
start peeking
numTransCompleted = 77
end peeking
STEP 1 -> 510
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 340
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x4c
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 77
end peeking
STEP 1 -> 511
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 340
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x4c
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
start peeking
numTransCompleted = 77
end peeking
STEP 1 -> 512
[MultiChannelMemorySystem] currentClockCycle = 341
[Callback] read complete: channel = 0, address = 0x2340, cycle = 341
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x4d
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
start peeking
numTransCompleted = 78
end peeking
STEP 1 -> 513
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 342
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x4d
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
end peeking
numTransCompleted = 78
start peeking
STEP 1 -> 514
end peeking
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 342
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x4d
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 78
start peeking
STEP 1 -> 515
end peeking
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 343
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x4d
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
end peeking
numTransCompleted = 78
start peeking
STEP 1 -> 516
end peeking
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 344
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x4d
>>>>>>>>>> end clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 78
STEP 1 -> 517
start peeking
end peeking
start peeking
end peeking
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 344
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x4d
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
start peeking
numTransCompleted = 78
end peeking
STEP 1 -> 518
start peeking
end peeking
start peeking
end peeking
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 345
[Callback] read complete: channel = 0, address = 0x2380, cycle = 345
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x4e
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
start peeking
numTransCompleted = 79
end peeking
STEP 1 -> 519
start peeking
end peeking
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 346
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x4e
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
end peeking
numTransCompleted = 79
start peeking
STEP 1 -> 520
end peeking
[MultiChannelMemorySystem] currentClockCycle = 346
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x4e
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
end peeking
numTransCompleted = 79
start peeking
STEP 1 -> 521
end peeking
[MultiChannelMemorySystem] currentClockCycle = 347
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x4e
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
end peeking
numTransCompleted = 79
start peeking
STEP 1 -> 522
end peeking
[MultiChannelMemorySystem] currentClockCycle = 348
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x4e
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
end peeking
numTransCompleted = 79
STEP 1 -> 523
start peeking
end peeking
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 348
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x4e
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
end peeking
numTransCompleted = 79
start peeking
STEP 1 -> 524
end peeking
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 349
[Callback] read complete: channel = 0, address = 0x23c0, cycle = 349
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x4f
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
start peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
end peeking
numTransCompleted = 80
start peeking
STEP 1 -> 525
end peeking
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 350
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x4f
>>>>>>>>>> end clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 80
start peeking
STEP 1 -> 526
end peeking
start peeking
end peeking
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 350
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x4f
>>>>>>>>>> end clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 80
STEP 1 -> 527
start peeking
end peeking
start peeking
end peeking
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 351
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x4f
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
end peeking
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 80
STEP 1 -> 528
start peeking
end peeking
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 352
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x4f
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 80
STEP 1 -> 529
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 352
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x4f
>>>>>>>>>> end clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 80
STEP 1 -> 530
start peeking
end peeking
start peeking
end peeking
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 353
[Callback] read complete: channel = 0, address = 0x2400, cycle = 353
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x50
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
start peeking
numTransCompleted = 81
end peeking
STEP 1 -> 531
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 354
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x50
>>>>>>>>>> end clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 81
STEP 1 -> 532
start peeking
end peeking
start peeking
end peeking
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 354
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x50
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 81
start peeking
STEP 1 -> 533
end peeking
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 355
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x50
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
end peeking
numTransCompleted = 81
start peeking
STEP 1 -> 534
end peeking
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 356
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x50
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
start peeking
numTransCompleted = 81
end peeking
STEP 1 -> 535
start peeking
end peeking
start peeking
end peeking
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 356
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x50
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
end peeking
numTransCompleted = 81
start peeking
STEP 1 -> 536
end peeking
start peeking
end peeking
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 357
[Callback] read complete: channel = 0, address = 0x2440, cycle = 357
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x51
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
end peeking
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 82
STEP 1 -> 537
start peeking
end peeking
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 358
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x51
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
end peeking
numTransCompleted = 82
start peeking
STEP 1 -> 538
end peeking
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 358
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x51
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
end peeking
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 82
STEP 1 -> 539
start peeking
end peeking
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 359
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x51
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
end peeking
numTransCompleted = 82
start peeking
STEP 1 -> 540
end peeking
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 360
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x51
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
end peeking
numTransCompleted = 82
start peeking
STEP 1 -> 541
end peeking
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 360
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x51
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
end peeking
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 82
STEP 1 -> 542
start peeking
end peeking
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 361
[Callback] read complete: channel = 0, address = 0x2480, cycle = 361
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x52
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 83
STEP 1 -> 543
start peeking
end peeking
start peeking
end peeking
start peeking
end peeking
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 362
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x52
>>>>>>>>>> end injection  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
end peeking
numTransCompleted = 83
start peeking
STEP 1 -> 544
end peeking
start peeking
end peeking
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 362
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x52
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
start peeking
numTransCompleted = 83
end peeking
STEP 1 -> 545
start peeking
end peeking
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 363
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x52
>>>>>>>>>> start injection  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 83
start peeking
STEP 1 -> 546
end peeking
start peeking
end peeking
start peeking
end peeking
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 364
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x52
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 83
start peeking
STEP 1 -> 547
end peeking
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 364
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x52
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
end peeking
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 83
STEP 1 -> 548
start peeking
end peeking
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 365
[Callback] read complete: channel = 0, address = 0x24c0, cycle = 365
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x53
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
start peeking
numTransCompleted = 84
end peeking
STEP 1 -> 549
start peeking
end peeking
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 366
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x53
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 84
end peeking
STEP 1 -> 550
[MultiChannelMemorySystem] currentClockCycle = 366
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x53
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 84
STEP 1 -> 551
[MultiChannelMemorySystem] currentClockCycle = 367
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x53
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 84
STEP 1 -> 552
[MultiChannelMemorySystem] currentClockCycle = 368
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x53
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 84
STEP 1 -> 553
[MultiChannelMemorySystem] currentClockCycle = 368
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x53
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 84
STEP 1 -> 554
[MultiChannelMemorySystem] currentClockCycle = 369
[Callback] read complete: channel = 0, address = 0x2500, cycle = 369
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x54
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
start peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
end peeking
numTransCompleted = 85
STEP 1 -> 555
[MultiChannelMemorySystem] currentClockCycle = 370
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x54
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 85
STEP 1 -> 556
[MultiChannelMemorySystem] currentClockCycle = 370
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x54
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 85
start peeking
STEP 1 -> 557
end peeking
[MultiChannelMemorySystem] currentClockCycle = 371
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x54
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 85
STEP 1 -> 558
[MultiChannelMemorySystem] currentClockCycle = 372
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x54
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 85
STEP 1 -> 559
[MultiChannelMemorySystem] currentClockCycle = 372
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x54
end peeking
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 85
STEP 1 -> 560
[MultiChannelMemorySystem] currentClockCycle = 373
[Callback] read complete: channel = 0, address = 0x2540, cycle = 373
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x55
end peeking
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 86
STEP 1 -> 561
[MultiChannelMemorySystem] currentClockCycle = 374
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x55
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 86
STEP 1 -> 562
[MultiChannelMemorySystem] currentClockCycle = 374
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x55
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
end peeking
numTransCompleted = 86
STEP 1 -> 563
[MultiChannelMemorySystem] currentClockCycle = 375
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x55
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
end peeking
numTransCompleted = 86
STEP 1 -> 564
[MultiChannelMemorySystem] currentClockCycle = 376
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x55
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 86
STEP 1 -> 565
[MultiChannelMemorySystem] currentClockCycle = 376
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x55
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 86
end peeking
STEP 1 -> 566
[MultiChannelMemorySystem] currentClockCycle = 377
[Callback] read complete: channel = 0, address = 0x2580, cycle = 377
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x56
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 87
STEP 1 -> 567
[MultiChannelMemorySystem] currentClockCycle = 378
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x56
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 87
STEP 1 -> 568
[MultiChannelMemorySystem] currentClockCycle = 378
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x56
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
end peeking
numTransCompleted = 87
STEP 1 -> 569
[MultiChannelMemorySystem] currentClockCycle = 379
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x56
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 87
STEP 1 -> 570
[MultiChannelMemorySystem] currentClockCycle = 380
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x56
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 87
STEP 1 -> 571
start peeking
end peeking
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 380
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x56
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
end peeking
numTransCompleted = 87
STEP 1 -> 572
[MultiChannelMemorySystem] currentClockCycle = 381
[Callback] read complete: channel = 0, address = 0x25c0, cycle = 381
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x57
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 88
STEP 1 -> 573
[MultiChannelMemorySystem] currentClockCycle = 382
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x57
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
start peeking
numTransCompleted = 88
end peeking
STEP 1 -> 574
[MultiChannelMemorySystem] currentClockCycle = 382
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x57
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 88
STEP 1 -> 575
[MultiChannelMemorySystem] currentClockCycle = 383
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x57
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 88
end peeking
STEP 1 -> 576
[MultiChannelMemorySystem] currentClockCycle = 384
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x57
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 88
STEP 1 -> 577
[MultiChannelMemorySystem] currentClockCycle = 384
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x57
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 88
STEP 1 -> 578
[MultiChannelMemorySystem] currentClockCycle = 385
[Callback] read complete: channel = 0, address = 0x2600, cycle = 385
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x58
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 89
STEP 1 -> 579
[MultiChannelMemorySystem] currentClockCycle = 386
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x58
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 89
STEP 1 -> 580
[MultiChannelMemorySystem] currentClockCycle = 386
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x58
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 89
end peeking
STEP 1 -> 581
[MultiChannelMemorySystem] currentClockCycle = 387
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x58
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 89
STEP 1 -> 582
[MultiChannelMemorySystem] currentClockCycle = 388
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x58
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 89
STEP 1 -> 583
[MultiChannelMemorySystem] currentClockCycle = 388
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x58
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
end peeking
numTransCompleted = 89
STEP 1 -> 584
[MultiChannelMemorySystem] currentClockCycle = 389
[Callback] read complete: channel = 0, address = 0x2640, cycle = 389
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x59
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 90
STEP 1 -> 585
[MultiChannelMemorySystem] currentClockCycle = 390
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x59
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 90
STEP 1 -> 586
[MultiChannelMemorySystem] currentClockCycle = 390
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x59
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 90
STEP 1 -> 587
[MultiChannelMemorySystem] currentClockCycle = 391
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x59
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 90
STEP 1 -> 588
[MultiChannelMemorySystem] currentClockCycle = 392
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x59
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 90
STEP 1 -> 589
[MultiChannelMemorySystem] currentClockCycle = 392
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x59
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 90
STEP 1 -> 590
[MultiChannelMemorySystem] currentClockCycle = 393
[Callback] read complete: channel = 0, address = 0x2680, cycle = 393
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x5a
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 91
STEP 1 -> 591
[MultiChannelMemorySystem] currentClockCycle = 394
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x5a
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 91
STEP 1 -> 592
[MultiChannelMemorySystem] currentClockCycle = 394
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x5a
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 91
STEP 1 -> 593
[MultiChannelMemorySystem] currentClockCycle = 395
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x5a
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 91
STEP 1 -> 594
[MultiChannelMemorySystem] currentClockCycle = 396
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x5a
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 91
STEP 1 -> 595
[MultiChannelMemorySystem] currentClockCycle = 396
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x5a
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 91
STEP 1 -> 596
[MultiChannelMemorySystem] currentClockCycle = 397
[Callback] read complete: channel = 0, address = 0x26c0, cycle = 397
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x5b
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 92
STEP 1 -> 597
[MultiChannelMemorySystem] currentClockCycle = 398
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x5b
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 92
STEP 1 -> 598
[MultiChannelMemorySystem] currentClockCycle = 398
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x5b
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 92
STEP 1 -> 599
[MultiChannelMemorySystem] currentClockCycle = 399
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x5b
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 92
STEP 1 -> 600
[MultiChannelMemorySystem] currentClockCycle = 400
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x5b
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 92
STEP 1 -> 601
[MultiChannelMemorySystem] currentClockCycle = 400
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x5b
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
end peeking
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 92
STEP 1 -> 602
[MultiChannelMemorySystem] currentClockCycle = 401
[Callback] read complete: channel = 0, address = 0x2700, cycle = 401
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x5c
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 93
STEP 1 -> 603
[MultiChannelMemorySystem] currentClockCycle = 402
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x5c
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
start peeking
end peeking
numTransCompleted = 93
STEP 1 -> 604
[MultiChannelMemorySystem] currentClockCycle = 402
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x5c
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 93
STEP 1 -> 605
[MultiChannelMemorySystem] currentClockCycle = 403
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x5c
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 93
STEP 1 -> 606
[MultiChannelMemorySystem] currentClockCycle = 404
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x5c
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 93
STEP 1 -> 607
[MultiChannelMemorySystem] currentClockCycle = 404
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x5c
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 93
STEP 1 -> 608
[MultiChannelMemorySystem] currentClockCycle = 405
[Callback] read complete: channel = 0, address = 0x2740, cycle = 405
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x5d
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 94
STEP 1 -> 609
[MultiChannelMemorySystem] currentClockCycle = 406
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x5d
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 94
STEP 1 -> 610
[MultiChannelMemorySystem] currentClockCycle = 406
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x5d
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 94
STEP 1 -> 611
[MultiChannelMemorySystem] currentClockCycle = 407
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x5d
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 94
STEP 1 -> 612
[MultiChannelMemorySystem] currentClockCycle = 408
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x5d
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 94
STEP 1 -> 613
[MultiChannelMemorySystem] currentClockCycle = 408
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x5d
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 94
STEP 1 -> 614
[MultiChannelMemorySystem] currentClockCycle = 409
[Callback] read complete: channel = 0, address = 0x2780, cycle = 409
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x5e
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 95
STEP 1 -> 615
[MultiChannelMemorySystem] currentClockCycle = 410
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x5e
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 95
STEP 1 -> 616
[MultiChannelMemorySystem] currentClockCycle = 410
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x5e
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 95
STEP 1 -> 617
[MultiChannelMemorySystem] currentClockCycle = 411
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x5e
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 95
STEP 1 -> 618
[MultiChannelMemorySystem] currentClockCycle = 412
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x5e
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 95
STEP 1 -> 619
[MultiChannelMemorySystem] currentClockCycle = 412
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x5e
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 95
STEP 1 -> 620
[MultiChannelMemorySystem] currentClockCycle = 413
[Callback] read complete: channel = 0, address = 0x27c0, cycle = 413
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x5f
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 96
STEP 1 -> 621
[MultiChannelMemorySystem] currentClockCycle = 414
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x5f
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 96
STEP 1 -> 622
[MultiChannelMemorySystem] currentClockCycle = 414
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x5f
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 96
STEP 1 -> 623
[MultiChannelMemorySystem] currentClockCycle = 415
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x5f
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 96
STEP 1 -> 624
start peeking
end peeking
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 416
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x5f
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
start peeking
end peeking
numTransCompleted = 96
STEP 1 -> 625
[MultiChannelMemorySystem] currentClockCycle = 416
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x5f
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
start peeking
end peeking
numTransCompleted = 96
STEP 1 -> 626
[MultiChannelMemorySystem] currentClockCycle = 417
[Callback] read complete: channel = 0, address = 0x2800, cycle = 417
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x60
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
start peeking
end peeking
numTransCompleted = 97
STEP 1 -> 627
[MultiChannelMemorySystem] currentClockCycle = 418
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x60
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 97
STEP 1 -> 628
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 418
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x60
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
start peeking
end peeking
numTransCompleted = 97
STEP 1 -> 629
[MultiChannelMemorySystem] currentClockCycle = 419
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x60
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 97
STEP 1 -> 630
[MultiChannelMemorySystem] currentClockCycle = 420
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x60
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
start peeking
end peeking
numTransCompleted = 97
STEP 1 -> 631
[MultiChannelMemorySystem] currentClockCycle = 420
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x60
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 97
STEP 1 -> 632
[MultiChannelMemorySystem] currentClockCycle = 421
[Callback] read complete: channel = 0, address = 0x2840, cycle = 421
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x61
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
start peeking
end peeking
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 98
STEP 1 -> 633
[MultiChannelMemorySystem] currentClockCycle = 422
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x61
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 98
STEP 1 -> 634
[MultiChannelMemorySystem] currentClockCycle = 422
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x61
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 98
STEP 1 -> 635
[MultiChannelMemorySystem] currentClockCycle = 423
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x61
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 98
STEP 1 -> 636
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 424
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x61
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 98
start peeking
end peeking
STEP 1 -> 637
[MultiChannelMemorySystem] currentClockCycle = 424
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x61
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 98
STEP 1 -> 638
[MultiChannelMemorySystem] currentClockCycle = 425
[Callback] read complete: channel = 0, address = 0x2880, cycle = 425
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x62
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 99
STEP 1 -> 639
[MultiChannelMemorySystem] currentClockCycle = 426
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x62
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 99
STEP 1 -> 640
[MultiChannelMemorySystem] currentClockCycle = 426
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x62
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 99
STEP 1 -> 641
[MultiChannelMemorySystem] currentClockCycle = 427
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x62
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 99
start peeking
end peeking
STEP 1 -> 642
[MultiChannelMemorySystem] currentClockCycle = 428
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x62
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 99
STEP 1 -> 643
[MultiChannelMemorySystem] currentClockCycle = 428
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x62
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 99
STEP 1 -> 644
[MultiChannelMemorySystem] currentClockCycle = 429
[Callback] read complete: channel = 0, address = 0x28c0, cycle = 429
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x63
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 100
STEP 1 -> 645
[MultiChannelMemorySystem] currentClockCycle = 430
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x63
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 100
STEP 1 -> 646
[MultiChannelMemorySystem] currentClockCycle = 430
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x63
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 100
STEP 1 -> 647
[MultiChannelMemorySystem] currentClockCycle = 431
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x63
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 100
STEP 1 -> 648
[MultiChannelMemorySystem] currentClockCycle = 432
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x63
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 100
STEP 1 -> 649
[MultiChannelMemorySystem] currentClockCycle = 432
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x63
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 100
STEP 1 -> 650
[MultiChannelMemorySystem] currentClockCycle = 433
[Callback] read complete: channel = 0, address = 0x2900, cycle = 433
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x64
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 101
STEP 1 -> 651
[MultiChannelMemorySystem] currentClockCycle = 434
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x64
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 101
STEP 1 -> 652
[MultiChannelMemorySystem] currentClockCycle = 434
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x64
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 101
start peeking
end peeking
STEP 1 -> 653
[MultiChannelMemorySystem] currentClockCycle = 435
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x64
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 101
start peeking
end peeking
STEP 1 -> 654
[MultiChannelMemorySystem] currentClockCycle = 436
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x64
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 101
STEP 1 -> 655
[MultiChannelMemorySystem] currentClockCycle = 436
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x64
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 101
STEP 1 -> 656
[MultiChannelMemorySystem] currentClockCycle = 437
[Callback] read complete: channel = 0, address = 0x2940, cycle = 437
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x65
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 102
STEP 1 -> 657
[MultiChannelMemorySystem] currentClockCycle = 438
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x65
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 102
STEP 1 -> 658
[MultiChannelMemorySystem] currentClockCycle = 438
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x65
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 102
STEP 1 -> 659
[MultiChannelMemorySystem] currentClockCycle = 439
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x65
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 102
STEP 1 -> 660
[MultiChannelMemorySystem] currentClockCycle = 440
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x65
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 102
STEP 1 -> 661
[MultiChannelMemorySystem] currentClockCycle = 440
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x65
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
start peeking
end peeking
numTransCompleted = 102
STEP 1 -> 662
[MultiChannelMemorySystem] currentClockCycle = 441
[Callback] read complete: channel = 0, address = 0x2980, cycle = 441
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x66
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
start peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 103
end peeking
STEP 1 -> 663
[MultiChannelMemorySystem] currentClockCycle = 442
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x66
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 103
STEP 1 -> 664
[MultiChannelMemorySystem] currentClockCycle = 442
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x66
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 103
STEP 1 -> 665
[MultiChannelMemorySystem] currentClockCycle = 443
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x66
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 103
STEP 1 -> 666
[MultiChannelMemorySystem] currentClockCycle = 444
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x66
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 103
STEP 1 -> 667
[MultiChannelMemorySystem] currentClockCycle = 444
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x66
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 103
STEP 1 -> 668
[MultiChannelMemorySystem] currentClockCycle = 445
[Callback] read complete: channel = 0, address = 0x29c0, cycle = 445
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x67
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 104
STEP 1 -> 669
[MultiChannelMemorySystem] currentClockCycle = 446
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x67
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 104
STEP 1 -> 670
[MultiChannelMemorySystem] currentClockCycle = 446
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x67
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 104
STEP 1 -> 671
[MultiChannelMemorySystem] currentClockCycle = 447
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x67
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 104
STEP 1 -> 672
[MultiChannelMemorySystem] currentClockCycle = 448
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x67
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 104
STEP 1 -> 673
[MultiChannelMemorySystem] currentClockCycle = 448
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x67
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 104
STEP 1 -> 674
[MultiChannelMemorySystem] currentClockCycle = 449
[Callback] read complete: channel = 0, address = 0x2a00, cycle = 449
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x68
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 105
STEP 1 -> 675
[MultiChannelMemorySystem] currentClockCycle = 450
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x68
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 105
STEP 1 -> 676
[MultiChannelMemorySystem] currentClockCycle = 450
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x68
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 105
STEP 1 -> 677
[MultiChannelMemorySystem] currentClockCycle = 451
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x68
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 105
start peeking
end peeking
STEP 1 -> 678
[MultiChannelMemorySystem] currentClockCycle = 452
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x68
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
start peeking
end peeking
numTransCompleted = 105
STEP 1 -> 679
[MultiChannelMemorySystem] currentClockCycle = 452
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x68
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
start peeking
end peeking
numTransCompleted = 105
STEP 1 -> 680
[MultiChannelMemorySystem] currentClockCycle = 453
[Callback] read complete: channel = 0, address = 0x2a40, cycle = 453
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x69
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 106
STEP 1 -> 681
[MultiChannelMemorySystem] currentClockCycle = 454
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x69
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 106
start peeking
end peeking
STEP 1 -> 682
[MultiChannelMemorySystem] currentClockCycle = 454
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x69
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 106
STEP 1 -> 683
[MultiChannelMemorySystem] currentClockCycle = 455
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x69
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 106
STEP 1 -> 684
[MultiChannelMemorySystem] currentClockCycle = 456
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x69
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 106
STEP 1 -> 685
[MultiChannelMemorySystem] currentClockCycle = 456
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x69
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 106
STEP 1 -> 686
[MultiChannelMemorySystem] currentClockCycle = 457
[Callback] read complete: channel = 0, address = 0x2a80, cycle = 457
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x6a
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 107
STEP 1 -> 687
[MultiChannelMemorySystem] currentClockCycle = 458
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x6a
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
start peeking
end peeking
numTransCompleted = 107
STEP 1 -> 688
[MultiChannelMemorySystem] currentClockCycle = 458
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x6a
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
start peeking
end peeking
numTransCompleted = 107
STEP 1 -> 689
[MultiChannelMemorySystem] currentClockCycle = 459
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x6a
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
start peeking
end peeking
numTransCompleted = 107
STEP 1 -> 690
[MultiChannelMemorySystem] currentClockCycle = 460
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x6a
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 107
start peeking
end peeking
STEP 1 -> 691
[MultiChannelMemorySystem] currentClockCycle = 460
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x6a
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 107
start peeking
end peeking
STEP 1 -> 692
[MultiChannelMemorySystem] currentClockCycle = 461
[Callback] read complete: channel = 0, address = 0x2ac0, cycle = 461
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x6b
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 108
STEP 1 -> 693
[MultiChannelMemorySystem] currentClockCycle = 462
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x6b
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
start peeking
end peeking
numTransCompleted = 108
STEP 1 -> 694
[MultiChannelMemorySystem] currentClockCycle = 462
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x6b
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 108
STEP 1 -> 695
[MultiChannelMemorySystem] currentClockCycle = 463
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x6b
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 108
start peeking
end peeking
STEP 1 -> 696
[MultiChannelMemorySystem] currentClockCycle = 464
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x6b
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 108
STEP 1 -> 697
[MultiChannelMemorySystem] currentClockCycle = 464
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x6b
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 108
STEP 1 -> 698
[MultiChannelMemorySystem] currentClockCycle = 465
[Callback] read complete: channel = 0, address = 0x2b00, cycle = 465
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x6c
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 109
STEP 1 -> 699
[MultiChannelMemorySystem] currentClockCycle = 466
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x6c
>>>>>>>>>> end clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 109
end peeking
start peeking
end peeking
start peeking
end peeking
STEP 1 -> 700
[MultiChannelMemorySystem] currentClockCycle = 466
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x6c
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
start peeking
end peeking
numTransCompleted = 109
STEP 1 -> 701
[MultiChannelMemorySystem] currentClockCycle = 467
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x6c
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 109
STEP 1 -> 702
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 468
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x6c
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 109
STEP 1 -> 703
[MultiChannelMemorySystem] currentClockCycle = 468
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x6c
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 109
STEP 1 -> 704
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 469
[Callback] read complete: channel = 0, address = 0x2b40, cycle = 469
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x6d
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 110
STEP 1 -> 705
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 470
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x6d
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 110
STEP 1 -> 706
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 470
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x6d
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
start peeking
end peeking
numTransCompleted = 110
STEP 1 -> 707
[MultiChannelMemorySystem] currentClockCycle = 471
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x6d
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 110
STEP 1 -> 708
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 472
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x6d
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
start peeking
end peeking
numTransCompleted = 110
STEP 1 -> 709
[MultiChannelMemorySystem] currentClockCycle = 472
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x6d
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 110
STEP 1 -> 710
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 473
[Callback] read complete: channel = 0, address = 0x2b80, cycle = 473
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x6e
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 111
STEP 1 -> 711
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 474
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x6e
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 111
STEP 1 -> 712
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 474
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x6e
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 111
STEP 1 -> 713
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 475
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x6e
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 111
STEP 1 -> 714
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 476
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x6e
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 111
STEP 1 -> 715
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 476
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x6e
>>>>>>>>>> end clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 111
STEP 1 -> 716
[MultiChannelMemorySystem] currentClockCycle = 477
[Callback] read complete: channel = 0, address = 0x2bc0, cycle = 477
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x6f
>>>>>>>>>> end clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 112
start peeking
end peeking
start peeking
end peeking
start peeking
end peeking
STEP 1 -> 717
[MultiChannelMemorySystem] currentClockCycle = 478
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x6f
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
start peeking
end peeking
numTransCompleted = 112
STEP 1 -> 718
[MultiChannelMemorySystem] currentClockCycle = 478
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x6f
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 112
STEP 1 -> 719
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 479
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x6f
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 112
STEP 1 -> 720
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 480
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x6f
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 112
STEP 1 -> 721
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 480
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x6f
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 112
STEP 1 -> 722
[MultiChannelMemorySystem] currentClockCycle = 481
[Callback] read complete: channel = 0, address = 0x2c00, cycle = 481
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x70
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 113
STEP 1 -> 723
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 482
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x70
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 113
STEP 1 -> 724
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 482
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x70
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 113
STEP 1 -> 725
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 483
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x70
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 113
end peeking
start peeking
end peeking
start peeking
end peeking
STEP 1 -> 726
[MultiChannelMemorySystem] currentClockCycle = 484
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x70
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 113
end peeking
STEP 1 -> 727
[MultiChannelMemorySystem] currentClockCycle = 484
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x70
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 113
STEP 1 -> 728
[MultiChannelMemorySystem] currentClockCycle = 485
[Callback] read complete: channel = 0, address = 0x2c40, cycle = 485
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x71
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 114
STEP 1 -> 729
[MultiChannelMemorySystem] currentClockCycle = 486
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x71
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 114
STEP 1 -> 730
end peeking
[MultiChannelMemorySystem] currentClockCycle = 486
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x71
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 114
STEP 1 -> 731
[MultiChannelMemorySystem] currentClockCycle = 487
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x71
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 114
STEP 1 -> 732
[MultiChannelMemorySystem] currentClockCycle = 488
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x71
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 114
STEP 1 -> 733
[MultiChannelMemorySystem] currentClockCycle = 488
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x71
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 114
STEP 1 -> 734
[MultiChannelMemorySystem] currentClockCycle = 489
[Callback] read complete: channel = 0, address = 0x2c80, cycle = 489
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x72
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 115
STEP 1 -> 735
[MultiChannelMemorySystem] currentClockCycle = 490
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x72
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 115
STEP 1 -> 736
[MultiChannelMemorySystem] currentClockCycle = 490
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x72
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 115
STEP 1 -> 737
[MultiChannelMemorySystem] currentClockCycle = 491
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x72
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 115
STEP 1 -> 738
[MultiChannelMemorySystem] currentClockCycle = 492
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x72
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 115
STEP 1 -> 739
[MultiChannelMemorySystem] currentClockCycle = 492
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x72
>>>>>>>>>> end clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 115
end peeking
start peeking
end peeking
start peeking
end peeking
STEP 1 -> 740
[MultiChannelMemorySystem] currentClockCycle = 493
[Callback] read complete: channel = 0, address = 0x2cc0, cycle = 493
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x73
>>>>>>>>>> end clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
start peeking
end peeking
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 116
STEP 1 -> 741
[MultiChannelMemorySystem] currentClockCycle = 494
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x73
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 116
STEP 1 -> 742
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 494
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x73
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 116
STEP 1 -> 743
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 495
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x73
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 116
STEP 1 -> 744
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 496
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x73
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 116
STEP 1 -> 745
[MultiChannelMemorySystem] currentClockCycle = 496
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x73
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 116
STEP 1 -> 746
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 497
[Callback] read complete: channel = 0, address = 0x2d00, cycle = 497
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x74
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 117
STEP 1 -> 747
[MultiChannelMemorySystem] currentClockCycle = 498
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x74
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 117
STEP 1 -> 748
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 498
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x74
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 117
STEP 1 -> 749
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 499
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x74
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 117
start peeking
end peeking
STEP 1 -> 750
[MultiChannelMemorySystem] currentClockCycle = 500
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x74
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 117
start peeking
end peeking
start peeking
end peeking
start peeking
end peeking
STEP 1 -> 751
[MultiChannelMemorySystem] currentClockCycle = 500
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x74
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 117
STEP 1 -> 752
[MultiChannelMemorySystem] currentClockCycle = 501
[Callback] read complete: channel = 0, address = 0x2d40, cycle = 501
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x75
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 118
STEP 1 -> 753
[MultiChannelMemorySystem] currentClockCycle = 502
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x75
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 118
STEP 1 -> 754
[MultiChannelMemorySystem] currentClockCycle = 502
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x75
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 118
STEP 1 -> 755
[MultiChannelMemorySystem] currentClockCycle = 503
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x75
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 118
STEP 1 -> 756
end peeking
[MultiChannelMemorySystem] currentClockCycle = 504
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x75
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 118
STEP 1 -> 757
[MultiChannelMemorySystem] currentClockCycle = 504
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x75
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 118
STEP 1 -> 758
[MultiChannelMemorySystem] currentClockCycle = 505
[Callback] read complete: channel = 0, address = 0x2d80, cycle = 505
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x76
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 119
STEP 1 -> 759
[MultiChannelMemorySystem] currentClockCycle = 506
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x76
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 119
STEP 1 -> 760
[MultiChannelMemorySystem] currentClockCycle = 506
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x76
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
end peeking
numTransCompleted = 119
STEP 1 -> 761
[MultiChannelMemorySystem] currentClockCycle = 507
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x76
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 119
STEP 1 -> 762
[MultiChannelMemorySystem] currentClockCycle = 508
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x76
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 119
STEP 1 -> 763
[MultiChannelMemorySystem] currentClockCycle = 508
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x76
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 119
STEP 1 -> 764
[MultiChannelMemorySystem] currentClockCycle = 509
[Callback] read complete: channel = 0, address = 0x2dc0, cycle = 509
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x77
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
start peeking
end peeking
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 120
STEP 1 -> 765
[MultiChannelMemorySystem] currentClockCycle = 510
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x77
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 120
STEP 1 -> 766
[MultiChannelMemorySystem] currentClockCycle = 510
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x77
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 120
STEP 1 -> 767
[MultiChannelMemorySystem] currentClockCycle = 511
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x77
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 120
STEP 1 -> 768
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 512
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x77
>>>>>>>>>> end clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 120
end peeking
start peeking
end peeking
start peeking
end peeking
STEP 1 -> 769
[MultiChannelMemorySystem] currentClockCycle = 512
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x77
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 120
STEP 1 -> 770
[MultiChannelMemorySystem] currentClockCycle = 513
[Callback] read complete: channel = 0, address = 0x2e00, cycle = 513
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x78
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 121
STEP 1 -> 771
[MultiChannelMemorySystem] currentClockCycle = 514
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x78
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
start peeking
end peeking
numTransCompleted = 121
STEP 1 -> 772
[MultiChannelMemorySystem] currentClockCycle = 514
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x78
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 121
STEP 1 -> 773
end peeking
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 515
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x78
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
start peeking
end peeking
numTransCompleted = 121
STEP 1 -> 774
[MultiChannelMemorySystem] currentClockCycle = 516
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x78
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 121
STEP 1 -> 775
[MultiChannelMemorySystem] currentClockCycle = 516
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x78
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 121
STEP 1 -> 776
start peeking
end peeking
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 517
[Callback] read complete: channel = 0, address = 0x2e40, cycle = 517
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x79
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 122
STEP 1 -> 777
[MultiChannelMemorySystem] currentClockCycle = 518
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x79
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 122
STEP 1 -> 778
end peeking
[MultiChannelMemorySystem] currentClockCycle = 518
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x79
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 122
STEP 1 -> 779
[MultiChannelMemorySystem] currentClockCycle = 519
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x79
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 122
STEP 1 -> 780
[MultiChannelMemorySystem] currentClockCycle = 520
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x79
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 122
STEP 1 -> 781
[MultiChannelMemorySystem] currentClockCycle = 520
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x79
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 122
STEP 1 -> 782
[MultiChannelMemorySystem] currentClockCycle = 521
[Callback] read complete: channel = 0, address = 0x2e80, cycle = 521
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x7a
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 123
STEP 1 -> 783
[MultiChannelMemorySystem] currentClockCycle = 522
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x7a
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 123
STEP 1 -> 784
[MultiChannelMemorySystem] currentClockCycle = 522
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x7a
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 123
STEP 1 -> 785
[MultiChannelMemorySystem] currentClockCycle = 523
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x7a
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 123
STEP 1 -> 786
[MultiChannelMemorySystem] currentClockCycle = 524
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x7a
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 123
STEP 1 -> 787
[MultiChannelMemorySystem] currentClockCycle = 524
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x7a
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 123
STEP 1 -> 788
[MultiChannelMemorySystem] currentClockCycle = 525
[Callback] read complete: channel = 0, address = 0x2ec0, cycle = 525
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x7b
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 124
STEP 1 -> 789
[MultiChannelMemorySystem] currentClockCycle = 526
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x7b
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 124
STEP 1 -> 790
end peeking
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 526
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x7b
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 124
STEP 1 -> 791
[MultiChannelMemorySystem] currentClockCycle = 527
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x7b
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 124
STEP 1 -> 792
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 528
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x7b
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 124
STEP 1 -> 793
end peeking
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 528
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x7b
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 124
STEP 1 -> 794
[MultiChannelMemorySystem] currentClockCycle = 529
[Callback] read complete: channel = 0, address = 0x2f00, cycle = 529
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x7c
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
start peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 125
end peeking
start peeking
end peeking
STEP 1 -> 795
[MultiChannelMemorySystem] currentClockCycle = 530
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x7c
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 125
end peeking
STEP 1 -> 796
start peeking
end peeking
start peeking
end peeking
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 530
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x7c
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
start peeking
end peeking
numTransCompleted = 125
STEP 1 -> 797
[MultiChannelMemorySystem] currentClockCycle = 531
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x7c
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 125
STEP 1 -> 798
[MultiChannelMemorySystem] currentClockCycle = 532
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x7c
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 125
STEP 1 -> 799
[MultiChannelMemorySystem] currentClockCycle = 532
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x7c
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 125
STEP 1 -> 800
end peeking
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 533
[Callback] read complete: channel = 0, address = 0x2f40, cycle = 533
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x7d
start peeking
end peeking
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 126
STEP 1 -> 801
[MultiChannelMemorySystem] currentClockCycle = 534
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x7d
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 126
STEP 1 -> 802
[MultiChannelMemorySystem] currentClockCycle = 534
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x7d
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 126
STEP 1 -> 803
[MultiChannelMemorySystem] currentClockCycle = 535
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x7d
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 126
STEP 1 -> 804
[MultiChannelMemorySystem] currentClockCycle = 536
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x7d
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 126
STEP 1 -> 805
[MultiChannelMemorySystem] currentClockCycle = 536
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x7d
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 126
STEP 1 -> 806
[MultiChannelMemorySystem] currentClockCycle = 537
[Callback] read complete: channel = 0, address = 0x2f80, cycle = 537
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x7e
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 127
STEP 1 -> 807
[MultiChannelMemorySystem] currentClockCycle = 538
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x7e
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 127
STEP 1 -> 808
[MultiChannelMemorySystem] currentClockCycle = 538
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x7e
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 127
STEP 1 -> 809
[MultiChannelMemorySystem] currentClockCycle = 539
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x7e
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 127
STEP 1 -> 810
[MultiChannelMemorySystem] currentClockCycle = 540
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x7e
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 127
STEP 1 -> 811
[MultiChannelMemorySystem] currentClockCycle = 540
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x7e
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 127
STEP 1 -> 812
[MultiChannelMemorySystem] currentClockCycle = 541
[Callback] read complete: channel = 0, address = 0x2fc0, cycle = 541
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x7f
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 128
STEP 1 -> 813
[MultiChannelMemorySystem] currentClockCycle = 542
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x7f
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 128
STEP 1 -> 814
[MultiChannelMemorySystem] currentClockCycle = 542
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x7f
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 128
STEP 1 -> 815
[MultiChannelMemorySystem] currentClockCycle = 543
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x7f
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 128
STEP 1 -> 816
[MultiChannelMemorySystem] currentClockCycle = 544
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x7f
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 128
STEP 1 -> 817
[MultiChannelMemorySystem] currentClockCycle = 544
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x7f
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 128
STEP 1 -> 818
[MultiChannelMemorySystem] currentClockCycle = 545
[Callback] read complete: channel = 0, address = 0x3000, cycle = 545
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x80
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 129
STEP 1 -> 819
[MultiChannelMemorySystem] currentClockCycle = 546
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x80
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 129
STEP 1 -> 820
[MultiChannelMemorySystem] currentClockCycle = 546
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x80
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 129
STEP 1 -> 821
[MultiChannelMemorySystem] currentClockCycle = 547
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x80
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 129
STEP 1 -> 822
[MultiChannelMemorySystem] currentClockCycle = 548
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x80
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 129
STEP 1 -> 823
[MultiChannelMemorySystem] currentClockCycle = 548
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x80
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 129
STEP 1 -> 824
[MultiChannelMemorySystem] currentClockCycle = 549
[Callback] read complete: channel = 0, address = 0x3040, cycle = 549
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x81
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 130
STEP 1 -> 825
[MultiChannelMemorySystem] currentClockCycle = 550
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x81
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 130
STEP 1 -> 826
[MultiChannelMemorySystem] currentClockCycle = 550
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x81
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 130
STEP 1 -> 827
[MultiChannelMemorySystem] currentClockCycle = 551
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x81
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 130
STEP 1 -> 828
[MultiChannelMemorySystem] currentClockCycle = 552
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x81
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
start peeking
end peeking
numTransCompleted = 130
STEP 1 -> 829
[MultiChannelMemorySystem] currentClockCycle = 552
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x81
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
start peeking
end peeking
start peeking
end peeking
start peeking
end peeking
start peeking
end peeking
numTransCompleted = 130
STEP 1 -> 830
[MultiChannelMemorySystem] currentClockCycle = 553
[Callback] read complete: channel = 0, address = 0x3080, cycle = 553
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x82
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 131
STEP 1 -> 831
[MultiChannelMemorySystem] currentClockCycle = 554
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x82
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 131
STEP 1 -> 832
[MultiChannelMemorySystem] currentClockCycle = 554
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x82
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 131
STEP 1 -> 833
[MultiChannelMemorySystem] currentClockCycle = 555
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x82
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 131
STEP 1 -> 834
[MultiChannelMemorySystem] currentClockCycle = 556
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x82
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 131
STEP 1 -> 835
[MultiChannelMemorySystem] currentClockCycle = 556
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x82
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 131
STEP 1 -> 836
[MultiChannelMemorySystem] currentClockCycle = 557
[Callback] read complete: channel = 0, address = 0x30c0, cycle = 557
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x83
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
start peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 132
end peeking
STEP 1 -> 837
[MultiChannelMemorySystem] currentClockCycle = 558
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x83
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 132
STEP 1 -> 838
[MultiChannelMemorySystem] currentClockCycle = 558
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x83
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 132
STEP 1 -> 839
[MultiChannelMemorySystem] currentClockCycle = 559
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x83
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 132
STEP 1 -> 840
[MultiChannelMemorySystem] currentClockCycle = 560
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x83
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 132
STEP 1 -> 841
[MultiChannelMemorySystem] currentClockCycle = 560
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x83
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 132
STEP 1 -> 842
[MultiChannelMemorySystem] currentClockCycle = 561
[Callback] read complete: channel = 0, address = 0x3100, cycle = 561
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x84
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 133
STEP 1 -> 843
[MultiChannelMemorySystem] currentClockCycle = 562
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x84
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 133
STEP 1 -> 844
[MultiChannelMemorySystem] currentClockCycle = 562
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x84
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 133
STEP 1 -> 845
[MultiChannelMemorySystem] currentClockCycle = 563
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x84
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 133
STEP 1 -> 846
[MultiChannelMemorySystem] currentClockCycle = 564
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x84
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 133
STEP 1 -> 847
[MultiChannelMemorySystem] currentClockCycle = 564
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x84
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 133
STEP 1 -> 848
[MultiChannelMemorySystem] currentClockCycle = 565
[Callback] read complete: channel = 0, address = 0x3140, cycle = 565
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x85
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 134
STEP 1 -> 849
[MultiChannelMemorySystem] currentClockCycle = 566
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x85
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 134
STEP 1 -> 850
[MultiChannelMemorySystem] currentClockCycle = 566
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x85
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 134
STEP 1 -> 851
[MultiChannelMemorySystem] currentClockCycle = 567
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x85
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 134
STEP 1 -> 852
[MultiChannelMemorySystem] currentClockCycle = 568
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x85
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 134
STEP 1 -> 853
[MultiChannelMemorySystem] currentClockCycle = 568
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x85
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 134
STEP 1 -> 854
[MultiChannelMemorySystem] currentClockCycle = 569
[Callback] read complete: channel = 0, address = 0x3180, cycle = 569
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x86
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 135
STEP 1 -> 855
[MultiChannelMemorySystem] currentClockCycle = 570
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x86
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 135
STEP 1 -> 856
[MultiChannelMemorySystem] currentClockCycle = 570
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x86
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 135
STEP 1 -> 857
[MultiChannelMemorySystem] currentClockCycle = 571
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x86
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 135
end peeking
STEP 1 -> 858
[MultiChannelMemorySystem] currentClockCycle = 572
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x86
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 135
STEP 1 -> 859
[MultiChannelMemorySystem] currentClockCycle = 572
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x86
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 135
STEP 1 -> 860
[MultiChannelMemorySystem] currentClockCycle = 573
[Callback] read complete: channel = 0, address = 0x31c0, cycle = 573
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x87
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 136
STEP 1 -> 861
[MultiChannelMemorySystem] currentClockCycle = 574
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x87
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 136
STEP 1 -> 862
[MultiChannelMemorySystem] currentClockCycle = 574
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x87
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 136
STEP 1 -> 863
[MultiChannelMemorySystem] currentClockCycle = 575
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x87
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 136
STEP 1 -> 864
[MultiChannelMemorySystem] currentClockCycle = 576
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x87
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 136
STEP 1 -> 865
[MultiChannelMemorySystem] currentClockCycle = 576
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x87
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 136
STEP 1 -> 866
[MultiChannelMemorySystem] currentClockCycle = 577
[Callback] read complete: channel = 0, address = 0x3200, cycle = 577
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x88
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 137
STEP 1 -> 867
[MultiChannelMemorySystem] currentClockCycle = 578
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x88
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 137
STEP 1 -> 868
[MultiChannelMemorySystem] currentClockCycle = 578
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x88
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 137
STEP 1 -> 869
[MultiChannelMemorySystem] currentClockCycle = 579
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x88
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 137
STEP 1 -> 870
[MultiChannelMemorySystem] currentClockCycle = 580
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x88
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 137
end peeking
STEP 1 -> 871
[MultiChannelMemorySystem] currentClockCycle = 580
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x88
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 137
STEP 1 -> 872
[MultiChannelMemorySystem] currentClockCycle = 581
[Callback] read complete: channel = 0, address = 0x3240, cycle = 581
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x89
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 138
STEP 1 -> 873
[MultiChannelMemorySystem] currentClockCycle = 582
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x89
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 138
end peeking
STEP 1 -> 874
[MultiChannelMemorySystem] currentClockCycle = 582
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x89
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 138
STEP 1 -> 875
[MultiChannelMemorySystem] currentClockCycle = 583
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x89
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 138
end peeking
STEP 1 -> 876
[MultiChannelMemorySystem] currentClockCycle = 584
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x89
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 138
STEP 1 -> 877
[MultiChannelMemorySystem] currentClockCycle = 584
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x89
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 138
STEP 1 -> 878
[MultiChannelMemorySystem] currentClockCycle = 585
[Callback] read complete: channel = 0, address = 0x3280, cycle = 585
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x8a
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
start peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 139
end peeking
STEP 1 -> 879
[MultiChannelMemorySystem] currentClockCycle = 586
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x8a
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 139
STEP 1 -> 880
[MultiChannelMemorySystem] currentClockCycle = 586
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x8a
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 139
STEP 1 -> 881
[MultiChannelMemorySystem] currentClockCycle = 587
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x8a
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 139
STEP 1 -> 882
[MultiChannelMemorySystem] currentClockCycle = 588
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x8a
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 139
STEP 1 -> 883
[MultiChannelMemorySystem] currentClockCycle = 588
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x8a
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 139
STEP 1 -> 884
[MultiChannelMemorySystem] currentClockCycle = 589
[Callback] read complete: channel = 0, address = 0x32c0, cycle = 589
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x8b
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 140
STEP 1 -> 885
[MultiChannelMemorySystem] currentClockCycle = 590
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x8b
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 140
STEP 1 -> 886
[MultiChannelMemorySystem] currentClockCycle = 590
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x8b
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 140
STEP 1 -> 887
[MultiChannelMemorySystem] currentClockCycle = 591
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x8b
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 140
STEP 1 -> 888
[MultiChannelMemorySystem] currentClockCycle = 592
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x8b
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
end peeking
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 140
STEP 1 -> 889
[MultiChannelMemorySystem] currentClockCycle = 592
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x8b
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 140
STEP 1 -> 890
[MultiChannelMemorySystem] currentClockCycle = 593
[Callback] read complete: channel = 0, address = 0x3300, cycle = 593
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x8c
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 141
STEP 1 -> 891
[MultiChannelMemorySystem] currentClockCycle = 594
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x8c
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 141
STEP 1 -> 892
[MultiChannelMemorySystem] currentClockCycle = 594
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x8c
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 141
STEP 1 -> 893
[MultiChannelMemorySystem] currentClockCycle = 595
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x8c
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 141
STEP 1 -> 894
[MultiChannelMemorySystem] currentClockCycle = 596
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x8c
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 141
STEP 1 -> 895
end peeking
[MultiChannelMemorySystem] currentClockCycle = 596
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x8c
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 141
STEP 1 -> 896
[MultiChannelMemorySystem] currentClockCycle = 597
[Callback] read complete: channel = 0, address = 0x3340, cycle = 597
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x8d
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 142
STEP 1 -> 897
[MultiChannelMemorySystem] currentClockCycle = 598
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x8d
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 142
STEP 1 -> 898
[MultiChannelMemorySystem] currentClockCycle = 598
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x8d
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 142
STEP 1 -> 899
[MultiChannelMemorySystem] currentClockCycle = 599
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x8d
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 142
STEP 1 -> 900
[MultiChannelMemorySystem] currentClockCycle = 600
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x8d
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 142
STEP 1 -> 901
[MultiChannelMemorySystem] currentClockCycle = 600
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x8d
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 142
STEP 1 -> 902
[MultiChannelMemorySystem] currentClockCycle = 601
[Callback] read complete: channel = 0, address = 0x3380, cycle = 601
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x8e
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 143
STEP 1 -> 903
[MultiChannelMemorySystem] currentClockCycle = 602
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x8e
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 143
end peeking
STEP 1 -> 904
[MultiChannelMemorySystem] currentClockCycle = 602
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x8e
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 143
end peeking
STEP 1 -> 905
[MultiChannelMemorySystem] currentClockCycle = 603
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x8e
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 143
end peeking
STEP 1 -> 906
[MultiChannelMemorySystem] currentClockCycle = 604
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x8e
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 143
STEP 1 -> 907
[MultiChannelMemorySystem] currentClockCycle = 604
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x8e
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 143
STEP 1 -> 908
[MultiChannelMemorySystem] currentClockCycle = 605
[Callback] read complete: channel = 0, address = 0x33c0, cycle = 605
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x8f
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
start peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 144
end peeking
STEP 1 -> 909
[MultiChannelMemorySystem] currentClockCycle = 606
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x8f
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 144
STEP 1 -> 910
[MultiChannelMemorySystem] currentClockCycle = 606
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x8f
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 144
end peeking
STEP 1 -> 911
[MultiChannelMemorySystem] currentClockCycle = 607
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x8f
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 144
STEP 1 -> 912
[MultiChannelMemorySystem] currentClockCycle = 608
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x8f
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 144
STEP 1 -> 913
[MultiChannelMemorySystem] currentClockCycle = 608
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x8f
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 144
STEP 1 -> 914
[MultiChannelMemorySystem] currentClockCycle = 609
[Callback] read complete: channel = 0, address = 0x3400, cycle = 609
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x90
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 145
STEP 1 -> 915
[MultiChannelMemorySystem] currentClockCycle = 610
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x90
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 145
STEP 1 -> 916
[MultiChannelMemorySystem] currentClockCycle = 610
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x90
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 145
STEP 1 -> 917
[MultiChannelMemorySystem] currentClockCycle = 611
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x90
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 145
STEP 1 -> 918
[MultiChannelMemorySystem] currentClockCycle = 612
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x90
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 145
STEP 1 -> 919
[MultiChannelMemorySystem] currentClockCycle = 612
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x90
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 145
STEP 1 -> 920
[MultiChannelMemorySystem] currentClockCycle = 613
[Callback] read complete: channel = 0, address = 0x3440, cycle = 613
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x91
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 146
STEP 1 -> 921
[MultiChannelMemorySystem] currentClockCycle = 614
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x91
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 146
STEP 1 -> 922
[MultiChannelMemorySystem] currentClockCycle = 614
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x91
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 146
STEP 1 -> 923
[MultiChannelMemorySystem] currentClockCycle = 615
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x91
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 146
STEP 1 -> 924
[MultiChannelMemorySystem] currentClockCycle = 616
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x91
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 146
STEP 1 -> 925
[MultiChannelMemorySystem] currentClockCycle = 616
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x91
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 146
STEP 1 -> 926
[MultiChannelMemorySystem] currentClockCycle = 617
[Callback] read complete: channel = 0, address = 0x3480, cycle = 617
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x92
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 147
STEP 1 -> 927
[MultiChannelMemorySystem] currentClockCycle = 618
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x92
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 147
STEP 1 -> 928
[MultiChannelMemorySystem] currentClockCycle = 618
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x92
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 147
STEP 1 -> 929
[MultiChannelMemorySystem] currentClockCycle = 619
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x92
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 147
STEP 1 -> 930
[MultiChannelMemorySystem] currentClockCycle = 620
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x92
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 147
STEP 1 -> 931
[MultiChannelMemorySystem] currentClockCycle = 620
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x92
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 147
STEP 1 -> 932
[MultiChannelMemorySystem] currentClockCycle = 621
[Callback] read complete: channel = 0, address = 0x34c0, cycle = 621
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x93
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 148
STEP 1 -> 933
[MultiChannelMemorySystem] currentClockCycle = 622
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x93
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 148
STEP 1 -> 934
[MultiChannelMemorySystem] currentClockCycle = 622
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x93
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 148
STEP 1 -> 935
[MultiChannelMemorySystem] currentClockCycle = 623
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x93
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 148
STEP 1 -> 936
[MultiChannelMemorySystem] currentClockCycle = 624
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x93
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 148
STEP 1 -> 937
[MultiChannelMemorySystem] currentClockCycle = 624
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x93
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 148
STEP 1 -> 938
[MultiChannelMemorySystem] currentClockCycle = 625
[Callback] read complete: channel = 0, address = 0x3500, cycle = 625
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x94
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 149
STEP 1 -> 939
[MultiChannelMemorySystem] currentClockCycle = 626
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x94
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 149
STEP 1 -> 940
[MultiChannelMemorySystem] currentClockCycle = 626
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x94
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 149
STEP 1 -> 941
[MultiChannelMemorySystem] currentClockCycle = 627
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x94
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 149
STEP 1 -> 942
[MultiChannelMemorySystem] currentClockCycle = 628
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x94
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 149
STEP 1 -> 943
[MultiChannelMemorySystem] currentClockCycle = 628
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x94
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 149
STEP 1 -> 944
[MultiChannelMemorySystem] currentClockCycle = 629
[Callback] read complete: channel = 0, address = 0x3540, cycle = 629
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x95
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 150
STEP 1 -> 945
[MultiChannelMemorySystem] currentClockCycle = 630
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x95
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 150
STEP 1 -> 946
[MultiChannelMemorySystem] currentClockCycle = 630
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x95
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 150
STEP 1 -> 947
[MultiChannelMemorySystem] currentClockCycle = 631
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x95
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 150
STEP 1 -> 948
[MultiChannelMemorySystem] currentClockCycle = 632
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x95
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 150
STEP 1 -> 949
[MultiChannelMemorySystem] currentClockCycle = 632
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x95
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 150
STEP 1 -> 950
[MultiChannelMemorySystem] currentClockCycle = 633
[Callback] read complete: channel = 0, address = 0x3580, cycle = 633
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x96
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 151
STEP 1 -> 951
[MultiChannelMemorySystem] currentClockCycle = 634
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x96
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 151
STEP 1 -> 952
[MultiChannelMemorySystem] currentClockCycle = 634
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x96
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 151
STEP 1 -> 953
[MultiChannelMemorySystem] currentClockCycle = 635
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x96
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 151
STEP 1 -> 954
[MultiChannelMemorySystem] currentClockCycle = 636
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x96
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 151
STEP 1 -> 955
[MultiChannelMemorySystem] currentClockCycle = 636
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x96
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 151
STEP 1 -> 956
[MultiChannelMemorySystem] currentClockCycle = 637
[Callback] read complete: channel = 0, address = 0x35c0, cycle = 637
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x97
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 152
STEP 1 -> 957
[MultiChannelMemorySystem] currentClockCycle = 638
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x97
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 152
STEP 1 -> 958
[MultiChannelMemorySystem] currentClockCycle = 638
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x97
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 152
STEP 1 -> 959
[MultiChannelMemorySystem] currentClockCycle = 639
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x97
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 152
STEP 1 -> 960
[MultiChannelMemorySystem] currentClockCycle = 640
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x97
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 152
STEP 1 -> 961
[MultiChannelMemorySystem] currentClockCycle = 640
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x97
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 152
STEP 1 -> 962
[MultiChannelMemorySystem] currentClockCycle = 641
[Callback] read complete: channel = 0, address = 0x3600, cycle = 641
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x98
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 153
STEP 1 -> 963
[MultiChannelMemorySystem] currentClockCycle = 642
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x98
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
end peeking
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 153
STEP 1 -> 964
[MultiChannelMemorySystem] currentClockCycle = 642
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x98
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 153
STEP 1 -> 965
[MultiChannelMemorySystem] currentClockCycle = 643
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x98
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 153
STEP 1 -> 966
[MultiChannelMemorySystem] currentClockCycle = 644
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x98
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 153
STEP 1 -> 967
[MultiChannelMemorySystem] currentClockCycle = 644
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x98
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 153
STEP 1 -> 968
[MultiChannelMemorySystem] currentClockCycle = 645
[Callback] read complete: channel = 0, address = 0x3640, cycle = 645
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x99
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 154
STEP 1 -> 969
[MultiChannelMemorySystem] currentClockCycle = 646
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x99
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 154
STEP 1 -> 970
[MultiChannelMemorySystem] currentClockCycle = 646
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x99
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
end peeking
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 154
STEP 1 -> 971
[MultiChannelMemorySystem] currentClockCycle = 647
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x99
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 154
STEP 1 -> 972
[MultiChannelMemorySystem] currentClockCycle = 648
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x99
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 154
STEP 1 -> 973
[MultiChannelMemorySystem] currentClockCycle = 648
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x99
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 154
STEP 1 -> 974
[MultiChannelMemorySystem] currentClockCycle = 649
[Callback] read complete: channel = 0, address = 0x3680, cycle = 649
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x9a
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 155
STEP 1 -> 975
[MultiChannelMemorySystem] currentClockCycle = 650
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x9a
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 155
STEP 1 -> 976
[MultiChannelMemorySystem] currentClockCycle = 650
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x9a
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 155
STEP 1 -> 977
[MultiChannelMemorySystem] currentClockCycle = 651
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x9a
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 155
STEP 1 -> 978
[MultiChannelMemorySystem] currentClockCycle = 652
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x9a
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
end peeking
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 155
STEP 1 -> 979
[MultiChannelMemorySystem] currentClockCycle = 652
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x9a
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 155
STEP 1 -> 980
[MultiChannelMemorySystem] currentClockCycle = 653
[Callback] read complete: channel = 0, address = 0x36c0, cycle = 653
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x9b
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 156
STEP 1 -> 981
[MultiChannelMemorySystem] currentClockCycle = 654
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x9b
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 156
STEP 1 -> 982
[MultiChannelMemorySystem] currentClockCycle = 654
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x9b
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 156
STEP 1 -> 983
[MultiChannelMemorySystem] currentClockCycle = 655
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x9b
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 156
STEP 1 -> 984
[MultiChannelMemorySystem] currentClockCycle = 656
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x9b
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 156
STEP 1 -> 985
[MultiChannelMemorySystem] currentClockCycle = 656
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x9b
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 156
STEP 1 -> 986
[MultiChannelMemorySystem] currentClockCycle = 657
[Callback] read complete: channel = 0, address = 0x3700, cycle = 657
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x9c
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 157
STEP 1 -> 987
[MultiChannelMemorySystem] currentClockCycle = 658
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x9c
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 157
STEP 1 -> 988
[MultiChannelMemorySystem] currentClockCycle = 658
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x9c
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 157
STEP 1 -> 989
[MultiChannelMemorySystem] currentClockCycle = 659
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x9c
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 157
STEP 1 -> 990
[MultiChannelMemorySystem] currentClockCycle = 660
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x9c
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 157
STEP 1 -> 991
[MultiChannelMemorySystem] currentClockCycle = 660
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x9c
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 157
STEP 1 -> 992
[MultiChannelMemorySystem] currentClockCycle = 661
[Callback] read complete: channel = 0, address = 0x3740, cycle = 661
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x9d
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 158
STEP 1 -> 993
[MultiChannelMemorySystem] currentClockCycle = 662
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x9d
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 158
STEP 1 -> 994
[MultiChannelMemorySystem] currentClockCycle = 662
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x9d
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 158
STEP 1 -> 995
[MultiChannelMemorySystem] currentClockCycle = 663
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x9d
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 158
STEP 1 -> 996
[MultiChannelMemorySystem] currentClockCycle = 664
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x9d
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 158
STEP 1 -> 997
[MultiChannelMemorySystem] currentClockCycle = 664
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x9d
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 158
STEP 1 -> 998
[MultiChannelMemorySystem] currentClockCycle = 665
[Callback] read complete: channel = 0, address = 0x3780, cycle = 665
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x9e
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 159
STEP 1 -> 999
[MultiChannelMemorySystem] currentClockCycle = 666
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x9e
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 159
STEP 1 -> 1000
[MultiChannelMemorySystem] currentClockCycle = 666
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x9e
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 159
STEP 1 -> 1001
[MultiChannelMemorySystem] currentClockCycle = 667
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x9e
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 159
STEP 1 -> 1002
[MultiChannelMemorySystem] currentClockCycle = 668
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x9e
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 159
STEP 1 -> 1003
[MultiChannelMemorySystem] currentClockCycle = 668
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x9e
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 159
STEP 1 -> 1004
[MultiChannelMemorySystem] currentClockCycle = 669
[Callback] read complete: channel = 0, address = 0x37c0, cycle = 669
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x9f
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 160
STEP 1 -> 1005
[MultiChannelMemorySystem] currentClockCycle = 670
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x9f
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 160
STEP 1 -> 1006
[MultiChannelMemorySystem] currentClockCycle = 670
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x9f
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 160
STEP 1 -> 1007
[MultiChannelMemorySystem] currentClockCycle = 671
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x9f
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 160
STEP 1 -> 1008
[MultiChannelMemorySystem] currentClockCycle = 672
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x9f
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 160
STEP 1 -> 1009
[MultiChannelMemorySystem] currentClockCycle = 672
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x9f
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 160
STEP 1 -> 1010
[MultiChannelMemorySystem] currentClockCycle = 673
[Callback] read complete: channel = 0, address = 0x3800, cycle = 673
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xa0
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 161
STEP 1 -> 1011
[MultiChannelMemorySystem] currentClockCycle = 674
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xa0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 161
STEP 1 -> 1012
[MultiChannelMemorySystem] currentClockCycle = 674
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xa0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 161
STEP 1 -> 1013
[MultiChannelMemorySystem] currentClockCycle = 675
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xa0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 161
STEP 1 -> 1014
[MultiChannelMemorySystem] currentClockCycle = 676
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xa0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 161
STEP 1 -> 1015
[MultiChannelMemorySystem] currentClockCycle = 676
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xa0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 161
STEP 1 -> 1016
[MultiChannelMemorySystem] currentClockCycle = 677
[Callback] read complete: channel = 0, address = 0x3840, cycle = 677
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xa1
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 162
STEP 1 -> 1017
[MultiChannelMemorySystem] currentClockCycle = 678
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xa1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 162
STEP 1 -> 1018
[MultiChannelMemorySystem] currentClockCycle = 678
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xa1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 162
STEP 1 -> 1019
[MultiChannelMemorySystem] currentClockCycle = 679
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xa1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 162
STEP 1 -> 1020
[MultiChannelMemorySystem] currentClockCycle = 680
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xa1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 162
STEP 1 -> 1021
[MultiChannelMemorySystem] currentClockCycle = 680
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xa1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 162
STEP 1 -> 1022
[MultiChannelMemorySystem] currentClockCycle = 681
[Callback] read complete: channel = 0, address = 0x3880, cycle = 681
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xa2
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 163
STEP 1 -> 1023
[MultiChannelMemorySystem] currentClockCycle = 682
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xa2
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 163
STEP 1 -> 1024
[MultiChannelMemorySystem] currentClockCycle = 682
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xa2
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 163
STEP 1 -> 1025
[MultiChannelMemorySystem] currentClockCycle = 683
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xa2
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 163
STEP 1 -> 1026
[MultiChannelMemorySystem] currentClockCycle = 684
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xa2
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 163
STEP 1 -> 1027
[MultiChannelMemorySystem] currentClockCycle = 684
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xa2
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 163
STEP 1 -> 1028
[MultiChannelMemorySystem] currentClockCycle = 685
[Callback] read complete: channel = 0, address = 0x38c0, cycle = 685
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xa3
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 164
STEP 1 -> 1029
[MultiChannelMemorySystem] currentClockCycle = 686
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xa3
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 164
STEP 1 -> 1030
[MultiChannelMemorySystem] currentClockCycle = 686
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xa3
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 164
STEP 1 -> 1031
[MultiChannelMemorySystem] currentClockCycle = 687
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xa3
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 164
STEP 1 -> 1032
[MultiChannelMemorySystem] currentClockCycle = 688
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xa3
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 164
STEP 1 -> 1033
[MultiChannelMemorySystem] currentClockCycle = 688
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xa3
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 164
STEP 1 -> 1034
[MultiChannelMemorySystem] currentClockCycle = 689
[Callback] read complete: channel = 0, address = 0x3900, cycle = 689
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xa4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 165
STEP 1 -> 1035
[MultiChannelMemorySystem] currentClockCycle = 690
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xa4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 165
STEP 1 -> 1036
[MultiChannelMemorySystem] currentClockCycle = 690
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xa4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 165
STEP 1 -> 1037
[MultiChannelMemorySystem] currentClockCycle = 691
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xa4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 165
STEP 1 -> 1038
[MultiChannelMemorySystem] currentClockCycle = 692
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xa4
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 165
STEP 1 -> 1039
[MultiChannelMemorySystem] currentClockCycle = 692
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xa4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 165
STEP 1 -> 1040
[MultiChannelMemorySystem] currentClockCycle = 693
[Callback] read complete: channel = 0, address = 0x3940, cycle = 693
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xa5
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 166
STEP 1 -> 1041
[MultiChannelMemorySystem] currentClockCycle = 694
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xa5
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 166
STEP 1 -> 1042
[MultiChannelMemorySystem] currentClockCycle = 694
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xa5
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 166
start peeking
end peeking
start peeking
end peeking
STEP 1 -> 1043
[MultiChannelMemorySystem] currentClockCycle = 695
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xa5
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 166
STEP 1 -> 1044
[MultiChannelMemorySystem] currentClockCycle = 696
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xa5
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 166
STEP 1 -> 1045
[MultiChannelMemorySystem] currentClockCycle = 696
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xa5
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 166
STEP 1 -> 1046
[MultiChannelMemorySystem] currentClockCycle = 697
[Callback] read complete: channel = 0, address = 0x3980, cycle = 697
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xa6
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 167
STEP 1 -> 1047
[MultiChannelMemorySystem] currentClockCycle = 698
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xa6
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 167
STEP 1 -> 1048
[MultiChannelMemorySystem] currentClockCycle = 698
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xa6
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 167
STEP 1 -> 1049
[MultiChannelMemorySystem] currentClockCycle = 699
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xa6
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 167
STEP 1 -> 1050
[MultiChannelMemorySystem] currentClockCycle = 700
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xa6
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 167
STEP 1 -> 1051
[MultiChannelMemorySystem] currentClockCycle = 700
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xa6
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 167
STEP 1 -> 1052
[MultiChannelMemorySystem] currentClockCycle = 701
[Callback] read complete: channel = 0, address = 0x39c0, cycle = 701
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xa7
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 168
STEP 1 -> 1053
[MultiChannelMemorySystem] currentClockCycle = 702
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xa7
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 168
STEP 1 -> 1054
[MultiChannelMemorySystem] currentClockCycle = 702
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xa7
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 168
STEP 1 -> 1055
[MultiChannelMemorySystem] currentClockCycle = 703
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xa7
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 168
STEP 1 -> 1056
[MultiChannelMemorySystem] currentClockCycle = 704
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xa7
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 168
STEP 1 -> 1057
[MultiChannelMemorySystem] currentClockCycle = 704
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xa7
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 168
STEP 1 -> 1058
[MultiChannelMemorySystem] currentClockCycle = 705
[Callback] read complete: channel = 0, address = 0x3a00, cycle = 705
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xa8
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 169
STEP 1 -> 1059
[MultiChannelMemorySystem] currentClockCycle = 706
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xa8
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 169
STEP 1 -> 1060
[MultiChannelMemorySystem] currentClockCycle = 706
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xa8
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 169
STEP 1 -> 1061
[MultiChannelMemorySystem] currentClockCycle = 707
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xa8
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 169
STEP 1 -> 1062
[MultiChannelMemorySystem] currentClockCycle = 708
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xa8
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 169
STEP 1 -> 1063
[MultiChannelMemorySystem] currentClockCycle = 708
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xa8
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 169
STEP 1 -> 1064
[MultiChannelMemorySystem] currentClockCycle = 709
[Callback] read complete: channel = 0, address = 0x3a40, cycle = 709
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xa9
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 170
STEP 1 -> 1065
[MultiChannelMemorySystem] currentClockCycle = 710
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xa9
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 170
STEP 1 -> 1066
[MultiChannelMemorySystem] currentClockCycle = 710
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xa9
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 170
STEP 1 -> 1067
[MultiChannelMemorySystem] currentClockCycle = 711
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xa9
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 170
STEP 1 -> 1068
[MultiChannelMemorySystem] currentClockCycle = 712
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xa9
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 170
STEP 1 -> 1069
[MultiChannelMemorySystem] currentClockCycle = 712
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xa9
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 170
STEP 1 -> 1070
[MultiChannelMemorySystem] currentClockCycle = 713
[Callback] read complete: channel = 0, address = 0x3a80, cycle = 713
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xaa
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 171
STEP 1 -> 1071
[MultiChannelMemorySystem] currentClockCycle = 714
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xaa
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 171
STEP 1 -> 1072
[MultiChannelMemorySystem] currentClockCycle = 714
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xaa
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 171
STEP 1 -> 1073
[MultiChannelMemorySystem] currentClockCycle = 715
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xaa
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 171
STEP 1 -> 1074
[MultiChannelMemorySystem] currentClockCycle = 716
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xaa
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 171
STEP 1 -> 1075
[MultiChannelMemorySystem] currentClockCycle = 716
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xaa
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 171
STEP 1 -> 1076
[MultiChannelMemorySystem] currentClockCycle = 717
[Callback] read complete: channel = 0, address = 0x3ac0, cycle = 717
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xab
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 172
STEP 1 -> 1077
[MultiChannelMemorySystem] currentClockCycle = 718
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xab
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 172
STEP 1 -> 1078
[MultiChannelMemorySystem] currentClockCycle = 718
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xab
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 172
STEP 1 -> 1079
[MultiChannelMemorySystem] currentClockCycle = 719
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xab
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 172
STEP 1 -> 1080
[MultiChannelMemorySystem] currentClockCycle = 720
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xab
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 172
STEP 1 -> 1081
[MultiChannelMemorySystem] currentClockCycle = 720
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xab
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 172
STEP 1 -> 1082
[MultiChannelMemorySystem] currentClockCycle = 721
[Callback] read complete: channel = 0, address = 0x3b00, cycle = 721
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xac
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 173
STEP 1 -> 1083
[MultiChannelMemorySystem] currentClockCycle = 722
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xac
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 173
STEP 1 -> 1084
[MultiChannelMemorySystem] currentClockCycle = 722
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xac
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 173
STEP 1 -> 1085
[MultiChannelMemorySystem] currentClockCycle = 723
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xac
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 173
STEP 1 -> 1086
[MultiChannelMemorySystem] currentClockCycle = 724
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xac
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 173
STEP 1 -> 1087
[MultiChannelMemorySystem] currentClockCycle = 724
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xac
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 173
STEP 1 -> 1088
[MultiChannelMemorySystem] currentClockCycle = 725
[Callback] read complete: channel = 0, address = 0x3b40, cycle = 725
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xad
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 174
STEP 1 -> 1089
[MultiChannelMemorySystem] currentClockCycle = 726
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xad
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 174
STEP 1 -> 1090
[MultiChannelMemorySystem] currentClockCycle = 726
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xad
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 174
STEP 1 -> 1091
[MultiChannelMemorySystem] currentClockCycle = 727
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xad
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 174
STEP 1 -> 1092
[MultiChannelMemorySystem] currentClockCycle = 728
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xad
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 174
STEP 1 -> 1093
[MultiChannelMemorySystem] currentClockCycle = 728
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xad
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 174
STEP 1 -> 1094
[MultiChannelMemorySystem] currentClockCycle = 729
[Callback] read complete: channel = 0, address = 0x3b80, cycle = 729
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xae
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 175
STEP 1 -> 1095
[MultiChannelMemorySystem] currentClockCycle = 730
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xae
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 175
STEP 1 -> 1096
[MultiChannelMemorySystem] currentClockCycle = 730
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xae
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 175
STEP 1 -> 1097
[MultiChannelMemorySystem] currentClockCycle = 731
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xae
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 175
STEP 1 -> 1098
start peeking
end peeking
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 732
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xae
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 175
STEP 1 -> 1099
[MultiChannelMemorySystem] currentClockCycle = 732
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xae
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 175
STEP 1 -> 1100
[MultiChannelMemorySystem] currentClockCycle = 733
[Callback] read complete: channel = 0, address = 0x3bc0, cycle = 733
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xaf
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 176
STEP 1 -> 1101
[MultiChannelMemorySystem] currentClockCycle = 734
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xaf
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 176
STEP 1 -> 1102
[MultiChannelMemorySystem] currentClockCycle = 734
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xaf
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 176
STEP 1 -> 1103
[MultiChannelMemorySystem] currentClockCycle = 735
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xaf
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 176
STEP 1 -> 1104
[MultiChannelMemorySystem] currentClockCycle = 736
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xaf
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 176
STEP 1 -> 1105
[MultiChannelMemorySystem] currentClockCycle = 736
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xaf
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 176
STEP 1 -> 1106
[MultiChannelMemorySystem] currentClockCycle = 737
[Callback] read complete: channel = 0, address = 0x3c00, cycle = 737
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xb0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 177
STEP 1 -> 1107
[MultiChannelMemorySystem] currentClockCycle = 738
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xb0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 177
STEP 1 -> 1108
[MultiChannelMemorySystem] currentClockCycle = 738
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xb0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 177
STEP 1 -> 1109
[MultiChannelMemorySystem] currentClockCycle = 739
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xb0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 177
STEP 1 -> 1110
[MultiChannelMemorySystem] currentClockCycle = 740
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xb0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 177
STEP 1 -> 1111
[MultiChannelMemorySystem] currentClockCycle = 740
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xb0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 177
STEP 1 -> 1112
[MultiChannelMemorySystem] currentClockCycle = 741
[Callback] read complete: channel = 0, address = 0x3c40, cycle = 741
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xb1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 178
STEP 1 -> 1113
[MultiChannelMemorySystem] currentClockCycle = 742
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xb1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 178
STEP 1 -> 1114
[MultiChannelMemorySystem] currentClockCycle = 742
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xb1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 178
STEP 1 -> 1115
[MultiChannelMemorySystem] currentClockCycle = 743
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xb1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 178
STEP 1 -> 1116
[MultiChannelMemorySystem] currentClockCycle = 744
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xb1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 178
STEP 1 -> 1117
[MultiChannelMemorySystem] currentClockCycle = 744
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xb1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 178
STEP 1 -> 1118
[MultiChannelMemorySystem] currentClockCycle = 745
[Callback] read complete: channel = 0, address = 0x3c80, cycle = 745
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xb2
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 179
STEP 1 -> 1119
[MultiChannelMemorySystem] currentClockCycle = 746
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xb2
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 179
STEP 1 -> 1120
[MultiChannelMemorySystem] currentClockCycle = 746
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xb2
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 179
STEP 1 -> 1121
[MultiChannelMemorySystem] currentClockCycle = 747
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xb2
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 179
STEP 1 -> 1122
[MultiChannelMemorySystem] currentClockCycle = 748
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xb2
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 179
STEP 1 -> 1123
[MultiChannelMemorySystem] currentClockCycle = 748
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xb2
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 179
STEP 1 -> 1124
[MultiChannelMemorySystem] currentClockCycle = 749
[Callback] read complete: channel = 0, address = 0x3cc0, cycle = 749
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xb3
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 180
STEP 1 -> 1125
[MultiChannelMemorySystem] currentClockCycle = 750
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xb3
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 180
STEP 1 -> 1126
[MultiChannelMemorySystem] currentClockCycle = 750
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xb3
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 180
STEP 1 -> 1127
[MultiChannelMemorySystem] currentClockCycle = 751
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xb3
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 180
STEP 1 -> 1128
[MultiChannelMemorySystem] currentClockCycle = 752
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xb3
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 180
STEP 1 -> 1129
[MultiChannelMemorySystem] currentClockCycle = 752
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xb3
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 180
STEP 1 -> 1130
[MultiChannelMemorySystem] currentClockCycle = 753
[Callback] read complete: channel = 0, address = 0x3d00, cycle = 753
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xb4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 181
STEP 1 -> 1131
[MultiChannelMemorySystem] currentClockCycle = 754
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xb4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 181
STEP 1 -> 1132
[MultiChannelMemorySystem] currentClockCycle = 754
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xb4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 181
STEP 1 -> 1133
[MultiChannelMemorySystem] currentClockCycle = 755
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xb4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 181
STEP 1 -> 1134
[MultiChannelMemorySystem] currentClockCycle = 756
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xb4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 181
STEP 1 -> 1135
[MultiChannelMemorySystem] currentClockCycle = 756
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xb4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 181
STEP 1 -> 1136
[MultiChannelMemorySystem] currentClockCycle = 757
[Callback] read complete: channel = 0, address = 0x3d40, cycle = 757
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xb5
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 182
STEP 1 -> 1137
[MultiChannelMemorySystem] currentClockCycle = 758
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xb5
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 182
STEP 1 -> 1138
[MultiChannelMemorySystem] currentClockCycle = 758
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xb5
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 182
STEP 1 -> 1139
[MultiChannelMemorySystem] currentClockCycle = 759
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xb5
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 182
STEP 1 -> 1140
[MultiChannelMemorySystem] currentClockCycle = 760
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xb5
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 182
STEP 1 -> 1141
[MultiChannelMemorySystem] currentClockCycle = 760
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xb5
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 182
STEP 1 -> 1142
[MultiChannelMemorySystem] currentClockCycle = 761
[Callback] read complete: channel = 0, address = 0x3d80, cycle = 761
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xb6
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 183
STEP 1 -> 1143
[MultiChannelMemorySystem] currentClockCycle = 762
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xb6
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 183
STEP 1 -> 1144
[MultiChannelMemorySystem] currentClockCycle = 762
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xb6
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 183
STEP 1 -> 1145
[MultiChannelMemorySystem] currentClockCycle = 763
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xb6
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 183
STEP 1 -> 1146
[MultiChannelMemorySystem] currentClockCycle = 764
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xb6
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 183
STEP 1 -> 1147
[MultiChannelMemorySystem] currentClockCycle = 764
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xb6
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 183
STEP 1 -> 1148
[MultiChannelMemorySystem] currentClockCycle = 765
[Callback] read complete: channel = 0, address = 0x3dc0, cycle = 765
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xb7
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 184
STEP 1 -> 1149
[MultiChannelMemorySystem] currentClockCycle = 766
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xb7
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 184
STEP 1 -> 1150
[MultiChannelMemorySystem] currentClockCycle = 766
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xb7
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 184
STEP 1 -> 1151
[MultiChannelMemorySystem] currentClockCycle = 767
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xb7
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 184
STEP 1 -> 1152
[MultiChannelMemorySystem] currentClockCycle = 768
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xb7
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 184
STEP 1 -> 1153
[MultiChannelMemorySystem] currentClockCycle = 768
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xb7
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 184
STEP 1 -> 1154
[MultiChannelMemorySystem] currentClockCycle = 769
[Callback] read complete: channel = 0, address = 0x3e00, cycle = 769
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xb8
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 185
STEP 1 -> 1155
[MultiChannelMemorySystem] currentClockCycle = 770
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xb8
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 185
STEP 1 -> 1156
[MultiChannelMemorySystem] currentClockCycle = 770
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xb8
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 185
STEP 1 -> 1157
[MultiChannelMemorySystem] currentClockCycle = 771
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xb8
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 185
STEP 1 -> 1158
[MultiChannelMemorySystem] currentClockCycle = 772
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xb8
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 185
STEP 1 -> 1159
[MultiChannelMemorySystem] currentClockCycle = 772
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xb8
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 185
STEP 1 -> 1160
[MultiChannelMemorySystem] currentClockCycle = 773
[Callback] read complete: channel = 0, address = 0x3e40, cycle = 773
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xb9
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
start peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 186
end peeking
STEP 1 -> 1161
[MultiChannelMemorySystem] currentClockCycle = 774
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xb9
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 186
STEP 1 -> 1162
[MultiChannelMemorySystem] currentClockCycle = 774
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xb9
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 186
STEP 1 -> 1163
[MultiChannelMemorySystem] currentClockCycle = 775
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xb9
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 186
STEP 1 -> 1164
[MultiChannelMemorySystem] currentClockCycle = 776
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xb9
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 186
STEP 1 -> 1165
[MultiChannelMemorySystem] currentClockCycle = 776
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xb9
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 186
STEP 1 -> 1166
[MultiChannelMemorySystem] currentClockCycle = 777
[Callback] read complete: channel = 0, address = 0x3e80, cycle = 777
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xba
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 187
STEP 1 -> 1167
[MultiChannelMemorySystem] currentClockCycle = 778
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xba
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 187
STEP 1 -> 1168
[MultiChannelMemorySystem] currentClockCycle = 778
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xba
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 187
STEP 1 -> 1169
[MultiChannelMemorySystem] currentClockCycle = 779
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xba
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 187
STEP 1 -> 1170
[MultiChannelMemorySystem] currentClockCycle = 780
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xba
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 187
STEP 1 -> 1171
[MultiChannelMemorySystem] currentClockCycle = 780
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xba
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 187
STEP 1 -> 1172
[MultiChannelMemorySystem] currentClockCycle = 781
[Callback] read complete: channel = 0, address = 0x3ec0, cycle = 781
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xbb
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 188
STEP 1 -> 1173
[MultiChannelMemorySystem] currentClockCycle = 782
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xbb
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 188
STEP 1 -> 1174
[MultiChannelMemorySystem] currentClockCycle = 782
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xbb
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 188
STEP 1 -> 1175
[MultiChannelMemorySystem] currentClockCycle = 783
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xbb
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 188
STEP 1 -> 1176
[MultiChannelMemorySystem] currentClockCycle = 784
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xbb
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 188
STEP 1 -> 1177
[MultiChannelMemorySystem] currentClockCycle = 784
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xbb
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 188
STEP 1 -> 1178
[MultiChannelMemorySystem] currentClockCycle = 785
[Callback] read complete: channel = 0, address = 0x3f00, cycle = 785
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xbc
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 189
STEP 1 -> 1179
[MultiChannelMemorySystem] currentClockCycle = 786
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xbc
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 189
STEP 1 -> 1180
[MultiChannelMemorySystem] currentClockCycle = 786
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xbc
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 189
STEP 1 -> 1181
[MultiChannelMemorySystem] currentClockCycle = 787
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xbc
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 189
STEP 1 -> 1182
[MultiChannelMemorySystem] currentClockCycle = 788
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xbc
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 189
STEP 1 -> 1183
[MultiChannelMemorySystem] currentClockCycle = 788
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xbc
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 189
STEP 1 -> 1184
[MultiChannelMemorySystem] currentClockCycle = 789
[Callback] read complete: channel = 0, address = 0x3f40, cycle = 789
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xbd
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 190
STEP 1 -> 1185
[MultiChannelMemorySystem] currentClockCycle = 790
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xbd
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 190
STEP 1 -> 1186
[MultiChannelMemorySystem] currentClockCycle = 790
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xbd
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 190
STEP 1 -> 1187
[MultiChannelMemorySystem] currentClockCycle = 791
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xbd
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 190
STEP 1 -> 1188
[MultiChannelMemorySystem] currentClockCycle = 792
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xbd
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 190
STEP 1 -> 1189
[MultiChannelMemorySystem] currentClockCycle = 792
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xbd
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 190
STEP 1 -> 1190
[MultiChannelMemorySystem] currentClockCycle = 793
[Callback] read complete: channel = 0, address = 0x3f80, cycle = 793
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xbe
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 191
STEP 1 -> 1191
[MultiChannelMemorySystem] currentClockCycle = 794
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xbe
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 191
STEP 1 -> 1192
[MultiChannelMemorySystem] currentClockCycle = 794
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xbe
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 191
STEP 1 -> 1193
[MultiChannelMemorySystem] currentClockCycle = 795
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xbe
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 191
STEP 1 -> 1194
[MultiChannelMemorySystem] currentClockCycle = 796
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xbe
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 191
STEP 1 -> 1195
[MultiChannelMemorySystem] currentClockCycle = 796
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xbe
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 191
STEP 1 -> 1196
[MultiChannelMemorySystem] currentClockCycle = 797
[Callback] read complete: channel = 0, address = 0x3fc0, cycle = 797
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xbf
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 192
STEP 1 -> 1197
[MultiChannelMemorySystem] currentClockCycle = 798
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xbf
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 192
STEP 1 -> 1198
[MultiChannelMemorySystem] currentClockCycle = 798
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xbf
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 192
STEP 1 -> 1199
[MultiChannelMemorySystem] currentClockCycle = 799
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xbf
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 192
STEP 1 -> 1200
[MultiChannelMemorySystem] currentClockCycle = 800
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xbf
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 192
STEP 1 -> 1201
[MultiChannelMemorySystem] currentClockCycle = 800
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xbf
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 192
STEP 1 -> 1202
[MultiChannelMemorySystem] currentClockCycle = 801
[Callback] read complete: channel = 0, address = 0x4000, cycle = 801
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xc0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 193
STEP 1 -> 1203
[MultiChannelMemorySystem] currentClockCycle = 802
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xc0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 193
STEP 1 -> 1204
[MultiChannelMemorySystem] currentClockCycle = 802
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xc0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 193
STEP 1 -> 1205
[MultiChannelMemorySystem] currentClockCycle = 803
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xc0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 193
STEP 1 -> 1206
[MultiChannelMemorySystem] currentClockCycle = 804
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xc0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 193
STEP 1 -> 1207
[MultiChannelMemorySystem] currentClockCycle = 804
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xc0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 193
STEP 1 -> 1208
[MultiChannelMemorySystem] currentClockCycle = 805
[Callback] read complete: channel = 0, address = 0x4040, cycle = 805
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xc1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 194
STEP 1 -> 1209
[MultiChannelMemorySystem] currentClockCycle = 806
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xc1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 194
STEP 1 -> 1210
[MultiChannelMemorySystem] currentClockCycle = 806
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xc1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 194
STEP 1 -> 1211
[MultiChannelMemorySystem] currentClockCycle = 807
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xc1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 194
STEP 1 -> 1212
[MultiChannelMemorySystem] currentClockCycle = 808
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xc1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 194
STEP 1 -> 1213
[MultiChannelMemorySystem] currentClockCycle = 808
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xc1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 194
STEP 1 -> 1214
[MultiChannelMemorySystem] currentClockCycle = 809
[Callback] read complete: channel = 0, address = 0x4080, cycle = 809
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xc2
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 195
STEP 1 -> 1215
[MultiChannelMemorySystem] currentClockCycle = 810
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xc2
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 195
STEP 1 -> 1216
[MultiChannelMemorySystem] currentClockCycle = 810
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xc2
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 195
STEP 1 -> 1217
[MultiChannelMemorySystem] currentClockCycle = 811
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xc2
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 195
STEP 1 -> 1218
[MultiChannelMemorySystem] currentClockCycle = 812
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xc2
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 195
STEP 1 -> 1219
[MultiChannelMemorySystem] currentClockCycle = 812
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xc2
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 195
STEP 1 -> 1220
[MultiChannelMemorySystem] currentClockCycle = 813
[Callback] read complete: channel = 0, address = 0x40c0, cycle = 813
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xc3
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 196
STEP 1 -> 1221
[MultiChannelMemorySystem] currentClockCycle = 814
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xc3
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 196
STEP 1 -> 1222
[MultiChannelMemorySystem] currentClockCycle = 814
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xc3
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 196
STEP 1 -> 1223
[MultiChannelMemorySystem] currentClockCycle = 815
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xc3
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 196
end peeking
STEP 1 -> 1224
[MultiChannelMemorySystem] currentClockCycle = 816
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xc3
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 196
STEP 1 -> 1225
[MultiChannelMemorySystem] currentClockCycle = 816
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xc3
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 196
STEP 1 -> 1226
[MultiChannelMemorySystem] currentClockCycle = 817
[Callback] read complete: channel = 0, address = 0x4100, cycle = 817
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xc4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 197
STEP 1 -> 1227
[MultiChannelMemorySystem] currentClockCycle = 818
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xc4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 197
STEP 1 -> 1228
[MultiChannelMemorySystem] currentClockCycle = 818
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xc4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 197
STEP 1 -> 1229
[MultiChannelMemorySystem] currentClockCycle = 819
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xc4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 197
STEP 1 -> 1230
[MultiChannelMemorySystem] currentClockCycle = 820
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xc4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 197
STEP 1 -> 1231
[MultiChannelMemorySystem] currentClockCycle = 820
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xc4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 197
STEP 1 -> 1232
[MultiChannelMemorySystem] currentClockCycle = 821
[Callback] read complete: channel = 0, address = 0x4140, cycle = 821
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xc5
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 198
STEP 1 -> 1233
[MultiChannelMemorySystem] currentClockCycle = 822
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xc5
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 198
start peeking
end peeking
STEP 1 -> 1234
[MultiChannelMemorySystem] currentClockCycle = 822
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xc5
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 198
STEP 1 -> 1235
[MultiChannelMemorySystem] currentClockCycle = 823
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xc5
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 198
STEP 1 -> 1236
[MultiChannelMemorySystem] currentClockCycle = 824
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xc5
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 198
STEP 1 -> 1237
[MultiChannelMemorySystem] currentClockCycle = 824
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xc5
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 198
STEP 1 -> 1238
[MultiChannelMemorySystem] currentClockCycle = 825
[Callback] read complete: channel = 0, address = 0x4180, cycle = 825
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xc6
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
start peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 199
end peeking
STEP 1 -> 1239
[MultiChannelMemorySystem] currentClockCycle = 826
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xc6
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 199
STEP 1 -> 1240
[MultiChannelMemorySystem] currentClockCycle = 826
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xc6
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 199
STEP 1 -> 1241
[MultiChannelMemorySystem] currentClockCycle = 827
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xc6
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 199
STEP 1 -> 1242
[MultiChannelMemorySystem] currentClockCycle = 828
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xc6
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 199
STEP 1 -> 1243
[MultiChannelMemorySystem] currentClockCycle = 828
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xc6
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 199
STEP 1 -> 1244
[MultiChannelMemorySystem] currentClockCycle = 829
[Callback] read complete: channel = 0, address = 0x41c0, cycle = 829
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xc7
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
start peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 200
end peeking
STEP 1 -> 1245
[MultiChannelMemorySystem] currentClockCycle = 830
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xc7
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 200
STEP 1 -> 1246
[MultiChannelMemorySystem] currentClockCycle = 830
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xc7
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 200
STEP 1 -> 1247
[MultiChannelMemorySystem] currentClockCycle = 831
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xc7
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 200
STEP 1 -> 1248
[MultiChannelMemorySystem] currentClockCycle = 832
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xc7
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 200
STEP 1 -> 1249
[MultiChannelMemorySystem] currentClockCycle = 832
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xc7
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 200
STEP 1 -> 1250
[MultiChannelMemorySystem] currentClockCycle = 833
[Callback] read complete: channel = 0, address = 0x4200, cycle = 833
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xc8
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
start peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 201
end peeking
STEP 1 -> 1251
[MultiChannelMemorySystem] currentClockCycle = 834
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xc8
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 201
STEP 1 -> 1252
[MultiChannelMemorySystem] currentClockCycle = 834
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xc8
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 201
STEP 1 -> 1253
[MultiChannelMemorySystem] currentClockCycle = 835
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xc8
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 201
STEP 1 -> 1254
[MultiChannelMemorySystem] currentClockCycle = 836
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xc8
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 201
STEP 1 -> 1255
[MultiChannelMemorySystem] currentClockCycle = 836
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xc8
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 201
STEP 1 -> 1256
[MultiChannelMemorySystem] currentClockCycle = 837
[Callback] read complete: channel = 0, address = 0x4240, cycle = 837
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xc9
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 202
STEP 1 -> 1257
[MultiChannelMemorySystem] currentClockCycle = 838
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xc9
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 202
STEP 1 -> 1258
[MultiChannelMemorySystem] currentClockCycle = 838
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xc9
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 202
STEP 1 -> 1259
[MultiChannelMemorySystem] currentClockCycle = 839
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xc9
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 202
STEP 1 -> 1260
[MultiChannelMemorySystem] currentClockCycle = 840
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xc9
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 202
STEP 1 -> 1261
[MultiChannelMemorySystem] currentClockCycle = 840
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xc9
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 202
STEP 1 -> 1262
[MultiChannelMemorySystem] currentClockCycle = 841
[Callback] read complete: channel = 0, address = 0x4280, cycle = 841
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xca
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 203
STEP 1 -> 1263
[MultiChannelMemorySystem] currentClockCycle = 842
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xca
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 203
end peeking
STEP 1 -> 1264
[MultiChannelMemorySystem] currentClockCycle = 842
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xca
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 203
end peeking
STEP 1 -> 1265
[MultiChannelMemorySystem] currentClockCycle = 843
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xca
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 203
STEP 1 -> 1266
[MultiChannelMemorySystem] currentClockCycle = 844
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xca
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 203
STEP 1 -> 1267
[MultiChannelMemorySystem] currentClockCycle = 844
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xca
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 203
STEP 1 -> 1268
[MultiChannelMemorySystem] currentClockCycle = 845
[Callback] read complete: channel = 0, address = 0x42c0, cycle = 845
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xcb
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 204
STEP 1 -> 1269
[MultiChannelMemorySystem] currentClockCycle = 846
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xcb
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 204
STEP 1 -> 1270
[MultiChannelMemorySystem] currentClockCycle = 846
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xcb
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 204
STEP 1 -> 1271
[MultiChannelMemorySystem] currentClockCycle = 847
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xcb
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 204
STEP 1 -> 1272
[MultiChannelMemorySystem] currentClockCycle = 848
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xcb
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 204
STEP 1 -> 1273
[MultiChannelMemorySystem] currentClockCycle = 848
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xcb
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 204
STEP 1 -> 1274
[MultiChannelMemorySystem] currentClockCycle = 849
[Callback] read complete: channel = 0, address = 0x4300, cycle = 849
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xcc
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 205
STEP 1 -> 1275
[MultiChannelMemorySystem] currentClockCycle = 850
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xcc
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 205
start peeking
end peeking
STEP 1 -> 1276
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 850
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xcc
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 205
STEP 1 -> 1277
[MultiChannelMemorySystem] currentClockCycle = 851
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xcc
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 205
STEP 1 -> 1278
[MultiChannelMemorySystem] currentClockCycle = 852
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xcc
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 205
STEP 1 -> 1279
[MultiChannelMemorySystem] currentClockCycle = 852
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xcc
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 205
STEP 1 -> 1280
[MultiChannelMemorySystem] currentClockCycle = 853
[Callback] read complete: channel = 0, address = 0x4340, cycle = 853
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xcd
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 206
STEP 1 -> 1281
[MultiChannelMemorySystem] currentClockCycle = 854
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xcd
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 206
STEP 1 -> 1282
[MultiChannelMemorySystem] currentClockCycle = 854
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xcd
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 206
STEP 1 -> 1283
[MultiChannelMemorySystem] currentClockCycle = 855
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xcd
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 206
STEP 1 -> 1284
[MultiChannelMemorySystem] currentClockCycle = 856
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xcd
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 206
start peeking
end peeking
STEP 1 -> 1285
[MultiChannelMemorySystem] currentClockCycle = 856
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xcd
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 206
STEP 1 -> 1286
[MultiChannelMemorySystem] currentClockCycle = 857
[Callback] read complete: channel = 0, address = 0x4380, cycle = 857
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xce
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 207
STEP 1 -> 1287
[MultiChannelMemorySystem] currentClockCycle = 858
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xce
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 207
STEP 1 -> 1288
[MultiChannelMemorySystem] currentClockCycle = 858
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xce
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 207
STEP 1 -> 1289
[MultiChannelMemorySystem] currentClockCycle = 859
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xce
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 207
STEP 1 -> 1290
[MultiChannelMemorySystem] currentClockCycle = 860
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xce
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
start peeking
end peeking
numTransCompleted = 207
STEP 1 -> 1291
[MultiChannelMemorySystem] currentClockCycle = 860
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xce
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 207
STEP 1 -> 1292
[MultiChannelMemorySystem] currentClockCycle = 861
[Callback] read complete: channel = 0, address = 0x43c0, cycle = 861
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xcf
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 208
STEP 1 -> 1293
[MultiChannelMemorySystem] currentClockCycle = 862
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xcf
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 208
STEP 1 -> 1294
[MultiChannelMemorySystem] currentClockCycle = 862
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xcf
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 208
STEP 1 -> 1295
[MultiChannelMemorySystem] currentClockCycle = 863
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xcf
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 208
start peeking
end peeking
STEP 1 -> 1296
[MultiChannelMemorySystem] currentClockCycle = 864
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xcf
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 208
STEP 1 -> 1297
[MultiChannelMemorySystem] currentClockCycle = 864
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xcf
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 208
STEP 1 -> 1298
[MultiChannelMemorySystem] currentClockCycle = 865
[Callback] read complete: channel = 0, address = 0x4400, cycle = 865
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xd0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 209
STEP 1 -> 1299
[MultiChannelMemorySystem] currentClockCycle = 866
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xd0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 209
STEP 1 -> 1300
[MultiChannelMemorySystem] currentClockCycle = 866
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xd0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 209
STEP 1 -> 1301
[MultiChannelMemorySystem] currentClockCycle = 867
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xd0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 209
STEP 1 -> 1302
[MultiChannelMemorySystem] currentClockCycle = 868
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xd0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 209
STEP 1 -> 1303
[MultiChannelMemorySystem] currentClockCycle = 868
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xd0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 209
STEP 1 -> 1304
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 869
[Callback] read complete: channel = 0, address = 0x4440, cycle = 869
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xd1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 210
STEP 1 -> 1305
[MultiChannelMemorySystem] currentClockCycle = 870
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xd1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 210
STEP 1 -> 1306
[MultiChannelMemorySystem] currentClockCycle = 870
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xd1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 210
start peeking
end peeking
STEP 1 -> 1307
[MultiChannelMemorySystem] currentClockCycle = 871
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xd1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 210
STEP 1 -> 1308
[MultiChannelMemorySystem] currentClockCycle = 872
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xd1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 210
STEP 1 -> 1309
[MultiChannelMemorySystem] currentClockCycle = 872
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xd1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 210
STEP 1 -> 1310
[MultiChannelMemorySystem] currentClockCycle = 873
[Callback] read complete: channel = 0, address = 0x4480, cycle = 873
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xd2
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 211
STEP 1 -> 1311
[MultiChannelMemorySystem] currentClockCycle = 874
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xd2
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
start peeking
end peeking
numTransCompleted = 211
STEP 1 -> 1312
[MultiChannelMemorySystem] currentClockCycle = 874
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xd2
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 211
STEP 1 -> 1313
[MultiChannelMemorySystem] currentClockCycle = 875
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xd2
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
start peeking
end peeking
numTransCompleted = 211
STEP 1 -> 1314
[MultiChannelMemorySystem] currentClockCycle = 876
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xd2
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 211
STEP 1 -> 1315
[MultiChannelMemorySystem] currentClockCycle = 876
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xd2
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 211
start peeking
end peeking
STEP 1 -> 1316
[MultiChannelMemorySystem] currentClockCycle = 877
[Callback] read complete: channel = 0, address = 0x44c0, cycle = 877
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xd3
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 212
STEP 1 -> 1317
[MultiChannelMemorySystem] currentClockCycle = 878
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xd3
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 212
STEP 1 -> 1318
[MultiChannelMemorySystem] currentClockCycle = 878
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xd3
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 212
STEP 1 -> 1319
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 879
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xd3
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
start peeking
end peeking
numTransCompleted = 212
STEP 1 -> 1320
[MultiChannelMemorySystem] currentClockCycle = 880
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xd3
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 212
STEP 1 -> 1321
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 880
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xd3
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 212
STEP 1 -> 1322
[MultiChannelMemorySystem] currentClockCycle = 881
[Callback] read complete: channel = 0, address = 0x4500, cycle = 881
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xd4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 213
start peeking
end peeking
STEP 1 -> 1323
[MultiChannelMemorySystem] currentClockCycle = 882
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xd4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 213
start peeking
end peeking
STEP 1 -> 1324
[MultiChannelMemorySystem] currentClockCycle = 882
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xd4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 213
STEP 1 -> 1325
[MultiChannelMemorySystem] currentClockCycle = 883
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xd4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 213
STEP 1 -> 1326
[MultiChannelMemorySystem] currentClockCycle = 884
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xd4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 213
STEP 1 -> 1327
[MultiChannelMemorySystem] currentClockCycle = 884
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xd4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 213
STEP 1 -> 1328
[MultiChannelMemorySystem] currentClockCycle = 885
[Callback] read complete: channel = 0, address = 0x4540, cycle = 885
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xd5
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 214
STEP 1 -> 1329
[MultiChannelMemorySystem] currentClockCycle = 886
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xd5
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 214
start peeking
end peeking
STEP 1 -> 1330
[MultiChannelMemorySystem] currentClockCycle = 886
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xd5
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 214
STEP 1 -> 1331
[MultiChannelMemorySystem] currentClockCycle = 887
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xd5
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 214
start peeking
end peeking
STEP 1 -> 1332
[MultiChannelMemorySystem] currentClockCycle = 888
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xd5
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 214
STEP 1 -> 1333
[MultiChannelMemorySystem] currentClockCycle = 888
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xd5
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 214
STEP 1 -> 1334
[MultiChannelMemorySystem] currentClockCycle = 889
[Callback] read complete: channel = 0, address = 0x4580, cycle = 889
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xd6
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
start peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 215
STEP 1 -> 1335
end peeking
[MultiChannelMemorySystem] currentClockCycle = 890
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xd6
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 215
STEP 1 -> 1336
[MultiChannelMemorySystem] currentClockCycle = 890
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xd6
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 215
STEP 1 -> 1337
[MultiChannelMemorySystem] currentClockCycle = 891
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xd6
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 215
STEP 1 -> 1338
[MultiChannelMemorySystem] currentClockCycle = 892
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xd6
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 215
STEP 1 -> 1339
[MultiChannelMemorySystem] currentClockCycle = 892
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xd6
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 215
STEP 1 -> 1340
[MultiChannelMemorySystem] currentClockCycle = 893
[Callback] read complete: channel = 0, address = 0x45c0, cycle = 893
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xd7
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 216
STEP 1 -> 1341
[MultiChannelMemorySystem] currentClockCycle = 894
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xd7
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 216
STEP 1 -> 1342
[MultiChannelMemorySystem] currentClockCycle = 894
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xd7
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 216
end peeking
STEP 1 -> 1343
[MultiChannelMemorySystem] currentClockCycle = 895
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xd7
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 216
STEP 1 -> 1344
[MultiChannelMemorySystem] currentClockCycle = 896
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xd7
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 216
STEP 1 -> 1345
[MultiChannelMemorySystem] currentClockCycle = 896
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xd7
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 216
STEP 1 -> 1346
end peeking
[MultiChannelMemorySystem] currentClockCycle = 897
[Callback] read complete: channel = 0, address = 0x4600, cycle = 897
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xd8
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 217
STEP 1 -> 1347
[MultiChannelMemorySystem] currentClockCycle = 898
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xd8
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 217
STEP 1 -> 1348
[MultiChannelMemorySystem] currentClockCycle = 898
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xd8
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 217
STEP 1 -> 1349
[MultiChannelMemorySystem] currentClockCycle = 899
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xd8
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 217
STEP 1 -> 1350
[MultiChannelMemorySystem] currentClockCycle = 900
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xd8
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 217
STEP 1 -> 1351
[MultiChannelMemorySystem] currentClockCycle = 900
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xd8
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 217
STEP 1 -> 1352
[MultiChannelMemorySystem] currentClockCycle = 901
[Callback] read complete: channel = 0, address = 0x4640, cycle = 901
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xd9
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 218
STEP 1 -> 1353
[MultiChannelMemorySystem] currentClockCycle = 902
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xd9
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 218
STEP 1 -> 1354
[MultiChannelMemorySystem] currentClockCycle = 902
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xd9
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 218
STEP 1 -> 1355
[MultiChannelMemorySystem] currentClockCycle = 903
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xd9
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 218
STEP 1 -> 1356
[MultiChannelMemorySystem] currentClockCycle = 904
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xd9
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 218
STEP 1 -> 1357
[MultiChannelMemorySystem] currentClockCycle = 904
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xd9
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 218
STEP 1 -> 1358
[MultiChannelMemorySystem] currentClockCycle = 905
[Callback] read complete: channel = 0, address = 0x4680, cycle = 905
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xda
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 219
STEP 1 -> 1359
[MultiChannelMemorySystem] currentClockCycle = 906
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xda
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 219
STEP 1 -> 1360
[MultiChannelMemorySystem] currentClockCycle = 906
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xda
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 219
STEP 1 -> 1361
[MultiChannelMemorySystem] currentClockCycle = 907
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xda
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 219
STEP 1 -> 1362
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 908
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xda
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 219
STEP 1 -> 1363
[MultiChannelMemorySystem] currentClockCycle = 908
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xda
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 219
start peeking
end peeking
STEP 1 -> 1364
[MultiChannelMemorySystem] currentClockCycle = 909
[Callback] read complete: channel = 0, address = 0x46c0, cycle = 909
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xdb
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 220
STEP 1 -> 1365
[MultiChannelMemorySystem] currentClockCycle = 910
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xdb
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 220
start peeking
end peeking
STEP 1 -> 1366
[MultiChannelMemorySystem] currentClockCycle = 910
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xdb
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 220
STEP 1 -> 1367
[MultiChannelMemorySystem] currentClockCycle = 911
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xdb
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 220
STEP 1 -> 1368
[MultiChannelMemorySystem] currentClockCycle = 912
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xdb
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 220
start peeking
end peeking
STEP 1 -> 1369
[MultiChannelMemorySystem] currentClockCycle = 912
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xdb
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 220
STEP 1 -> 1370
[MultiChannelMemorySystem] currentClockCycle = 913
[Callback] read complete: channel = 0, address = 0x4700, cycle = 913
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xdc
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 221
STEP 1 -> 1371
[MultiChannelMemorySystem] currentClockCycle = 914
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xdc
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 221
STEP 1 -> 1372
[MultiChannelMemorySystem] currentClockCycle = 914
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xdc
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 221
STEP 1 -> 1373
[MultiChannelMemorySystem] currentClockCycle = 915
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xdc
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 221
STEP 1 -> 1374
[MultiChannelMemorySystem] currentClockCycle = 916
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xdc
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 221
STEP 1 -> 1375
[MultiChannelMemorySystem] currentClockCycle = 916
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xdc
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 221
STEP 1 -> 1376
[MultiChannelMemorySystem] currentClockCycle = 917
[Callback] read complete: channel = 0, address = 0x4740, cycle = 917
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xdd
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 222
STEP 1 -> 1377
[MultiChannelMemorySystem] currentClockCycle = 918
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xdd
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 222
STEP 1 -> 1378
[MultiChannelMemorySystem] currentClockCycle = 918
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xdd
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 222
STEP 1 -> 1379
[MultiChannelMemorySystem] currentClockCycle = 919
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xdd
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 222
STEP 1 -> 1380
[MultiChannelMemorySystem] currentClockCycle = 920
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xdd
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 222
start peeking
end peeking
STEP 1 -> 1381
[MultiChannelMemorySystem] currentClockCycle = 920
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xdd
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 222
STEP 1 -> 1382
[MultiChannelMemorySystem] currentClockCycle = 921
[Callback] read complete: channel = 0, address = 0x4780, cycle = 921
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xde
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 223
STEP 1 -> 1383
[MultiChannelMemorySystem] currentClockCycle = 922
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xde
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
start peeking
end peeking
numTransCompleted = 223
STEP 1 -> 1384
[MultiChannelMemorySystem] currentClockCycle = 922
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xde
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 223
STEP 1 -> 1385
[MultiChannelMemorySystem] currentClockCycle = 923
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xde
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 223
start peeking
end peeking
STEP 1 -> 1386
[MultiChannelMemorySystem] currentClockCycle = 924
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xde
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 223
STEP 1 -> 1387
[MultiChannelMemorySystem] currentClockCycle = 924
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xde
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 223
STEP 1 -> 1388
[MultiChannelMemorySystem] currentClockCycle = 925
[Callback] read complete: channel = 0, address = 0x47c0, cycle = 925
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xdf
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 224
STEP 1 -> 1389
[MultiChannelMemorySystem] currentClockCycle = 926
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xdf
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 224
STEP 1 -> 1390
[MultiChannelMemorySystem] currentClockCycle = 926
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xdf
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 224
STEP 1 -> 1391
[MultiChannelMemorySystem] currentClockCycle = 927
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xdf
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 224
STEP 1 -> 1392
[MultiChannelMemorySystem] currentClockCycle = 928
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xdf
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 224
STEP 1 -> 1393
[MultiChannelMemorySystem] currentClockCycle = 928
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xdf
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 224
STEP 1 -> 1394
[MultiChannelMemorySystem] currentClockCycle = 929
[Callback] read complete: channel = 0, address = 0x4800, cycle = 929
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xe0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 225
STEP 1 -> 1395
[MultiChannelMemorySystem] currentClockCycle = 930
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xe0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 225
STEP 1 -> 1396
[MultiChannelMemorySystem] currentClockCycle = 930
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xe0
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 225
STEP 1 -> 1397
[MultiChannelMemorySystem] currentClockCycle = 931
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xe0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 225
STEP 1 -> 1398
[MultiChannelMemorySystem] currentClockCycle = 932
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xe0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 225
STEP 1 -> 1399
[MultiChannelMemorySystem] currentClockCycle = 932
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xe0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 225
STEP 1 -> 1400
[MultiChannelMemorySystem] currentClockCycle = 933
[Callback] read complete: channel = 0, address = 0x4840, cycle = 933
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xe1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 226
STEP 1 -> 1401
[MultiChannelMemorySystem] currentClockCycle = 934
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xe1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 226
STEP 1 -> 1402
[MultiChannelMemorySystem] currentClockCycle = 934
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xe1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 226
STEP 1 -> 1403
[MultiChannelMemorySystem] currentClockCycle = 935
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xe1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 226
STEP 1 -> 1404
[MultiChannelMemorySystem] currentClockCycle = 936
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xe1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 226
STEP 1 -> 1405
[MultiChannelMemorySystem] currentClockCycle = 936
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xe1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 226
STEP 1 -> 1406
[MultiChannelMemorySystem] currentClockCycle = 937
[Callback] read complete: channel = 0, address = 0x4880, cycle = 937
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xe2
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 227
STEP 1 -> 1407
[MultiChannelMemorySystem] currentClockCycle = 938
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xe2
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 227
STEP 1 -> 1408
[MultiChannelMemorySystem] currentClockCycle = 938
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xe2
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 227
STEP 1 -> 1409
[MultiChannelMemorySystem] currentClockCycle = 939
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xe2
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 227
start peeking
end peeking
STEP 1 -> 1410
[MultiChannelMemorySystem] currentClockCycle = 940
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xe2
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 227
end peeking
start peeking
end peeking
STEP 1 -> 1411
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 940
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xe2
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 227
STEP 1 -> 1412
[MultiChannelMemorySystem] currentClockCycle = 941
[Callback] read complete: channel = 0, address = 0x48c0, cycle = 941
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xe3
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 228
STEP 1 -> 1413
[MultiChannelMemorySystem] currentClockCycle = 942
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xe3
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 228
STEP 1 -> 1414
[MultiChannelMemorySystem] currentClockCycle = 942
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xe3
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 228
STEP 1 -> 1415
[MultiChannelMemorySystem] currentClockCycle = 943
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xe3
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 228
STEP 1 -> 1416
[MultiChannelMemorySystem] currentClockCycle = 944
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xe3
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 228
STEP 1 -> 1417
[MultiChannelMemorySystem] currentClockCycle = 944
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xe3
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 228
STEP 1 -> 1418
[MultiChannelMemorySystem] currentClockCycle = 945
[Callback] read complete: channel = 0, address = 0x4900, cycle = 945
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xe4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
start peeking
end peeking
start peeking
end peeking
numTransCompleted = 229
STEP 1 -> 1419
[MultiChannelMemorySystem] currentClockCycle = 946
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xe4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 229
STEP 1 -> 1420
[MultiChannelMemorySystem] currentClockCycle = 946
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xe4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 229
STEP 1 -> 1421
[MultiChannelMemorySystem] currentClockCycle = 947
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xe4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
start peeking
end peeking
numTransCompleted = 229
STEP 1 -> 1422
[MultiChannelMemorySystem] currentClockCycle = 948
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xe4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 229
STEP 1 -> 1423
start peeking
end peeking
start peeking
end peeking
start peeking
end peeking
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 948
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xe4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 229
STEP 1 -> 1424
[MultiChannelMemorySystem] currentClockCycle = 949
[Callback] read complete: channel = 0, address = 0x4940, cycle = 949
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xe5
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 230
STEP 1 -> 1425
[MultiChannelMemorySystem] currentClockCycle = 950
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xe5
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 230
STEP 1 -> 1426
[MultiChannelMemorySystem] currentClockCycle = 950
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xe5
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 230
STEP 1 -> 1427
[MultiChannelMemorySystem] currentClockCycle = 951
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xe5
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 230
STEP 1 -> 1428
[MultiChannelMemorySystem] currentClockCycle = 952
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xe5
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 230
STEP 1 -> 1429
[MultiChannelMemorySystem] currentClockCycle = 952
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xe5
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 230
STEP 1 -> 1430
[MultiChannelMemorySystem] currentClockCycle = 953
[Callback] read complete: channel = 0, address = 0x4980, cycle = 953
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xe6
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 231
STEP 1 -> 1431
[MultiChannelMemorySystem] currentClockCycle = 954
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xe6
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 231
STEP 1 -> 1432
[MultiChannelMemorySystem] currentClockCycle = 954
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xe6
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 231
STEP 1 -> 1433
[MultiChannelMemorySystem] currentClockCycle = 955
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xe6
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 231
STEP 1 -> 1434
[MultiChannelMemorySystem] currentClockCycle = 956
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xe6
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 231
STEP 1 -> 1435
[MultiChannelMemorySystem] currentClockCycle = 956
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xe6
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 231
STEP 1 -> 1436
[MultiChannelMemorySystem] currentClockCycle = 957
[Callback] read complete: channel = 0, address = 0x49c0, cycle = 957
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xe7
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
start peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
end peeking
numTransCompleted = 232
STEP 1 -> 1437
[MultiChannelMemorySystem] currentClockCycle = 958
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xe7
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 232
STEP 1 -> 1438
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 958
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xe7
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 232
STEP 1 -> 1439
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 959
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xe7
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 232
start peeking
end peeking
STEP 1 -> 1440
[MultiChannelMemorySystem] currentClockCycle = 960
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xe7
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 232
start peeking
end peeking
STEP 1 -> 1441
[MultiChannelMemorySystem] currentClockCycle = 960
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xe7
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 232
STEP 1 -> 1442
[MultiChannelMemorySystem] currentClockCycle = 961
[Callback] read complete: channel = 0, address = 0x4a00, cycle = 961
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xe8
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 233
STEP 1 -> 1443
[MultiChannelMemorySystem] currentClockCycle = 962
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xe8
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
start peeking
end peeking
numTransCompleted = 233
STEP 1 -> 1444
[MultiChannelMemorySystem] currentClockCycle = 962
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xe8
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 233
STEP 1 -> 1445
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 963
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xe8
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 233
STEP 1 -> 1446
[MultiChannelMemorySystem] currentClockCycle = 964
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xe8
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
start peeking
end peeking
numTransCompleted = 233
STEP 1 -> 1447
[MultiChannelMemorySystem] currentClockCycle = 964
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xe8
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 233
start peeking
end peeking
STEP 1 -> 1448
[MultiChannelMemorySystem] currentClockCycle = 965
[Callback] read complete: channel = 0, address = 0x4a40, cycle = 965
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xe9
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 234
STEP 1 -> 1449
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 966
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xe9
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 234
STEP 1 -> 1450
[MultiChannelMemorySystem] currentClockCycle = 966
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xe9
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 234
STEP 1 -> 1451
[MultiChannelMemorySystem] currentClockCycle = 967
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xe9
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 234
STEP 1 -> 1452
[MultiChannelMemorySystem] currentClockCycle = 968
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xe9
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 234
start peeking
end peeking
STEP 1 -> 1453
[MultiChannelMemorySystem] currentClockCycle = 968
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xe9
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 234
start peeking
end peeking
STEP 1 -> 1454
[MultiChannelMemorySystem] currentClockCycle = 969
[Callback] read complete: channel = 0, address = 0x4a80, cycle = 969
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xea
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 235
start peeking
end peeking
STEP 1 -> 1455
[MultiChannelMemorySystem] currentClockCycle = 970
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xea
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 235
start peeking
end peeking
STEP 1 -> 1456
[MultiChannelMemorySystem] currentClockCycle = 970
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xea
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 235
STEP 1 -> 1457
[MultiChannelMemorySystem] currentClockCycle = 971
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xea
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
start peeking
end peeking
numTransCompleted = 235
STEP 1 -> 1458
[MultiChannelMemorySystem] currentClockCycle = 972
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xea
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 235
STEP 1 -> 1459
[MultiChannelMemorySystem] currentClockCycle = 972
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xea
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 235
STEP 1 -> 1460
[MultiChannelMemorySystem] currentClockCycle = 973
[Callback] read complete: channel = 0, address = 0x4ac0, cycle = 973
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xeb
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 236
STEP 1 -> 1461
[MultiChannelMemorySystem] currentClockCycle = 974
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xeb
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 236
STEP 1 -> 1462
[MultiChannelMemorySystem] currentClockCycle = 974
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xeb
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 236
STEP 1 -> 1463
[MultiChannelMemorySystem] currentClockCycle = 975
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xeb
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 236
STEP 1 -> 1464
[MultiChannelMemorySystem] currentClockCycle = 976
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xeb
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 236
STEP 1 -> 1465
[MultiChannelMemorySystem] currentClockCycle = 976
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xeb
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 236
STEP 1 -> 1466
[MultiChannelMemorySystem] currentClockCycle = 977
[Callback] read complete: channel = 0, address = 0x4b00, cycle = 977
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xec
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 237
STEP 1 -> 1467
[MultiChannelMemorySystem] currentClockCycle = 978
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xec
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 237
STEP 1 -> 1468
[MultiChannelMemorySystem] currentClockCycle = 978
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xec
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 237
STEP 1 -> 1469
[MultiChannelMemorySystem] currentClockCycle = 979
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xec
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 237
STEP 1 -> 1470
[MultiChannelMemorySystem] currentClockCycle = 980
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xec
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 237
STEP 1 -> 1471
[MultiChannelMemorySystem] currentClockCycle = 980
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xec
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 237
STEP 1 -> 1472
[MultiChannelMemorySystem] currentClockCycle = 981
[Callback] read complete: channel = 0, address = 0x4b40, cycle = 981
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xed
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 238
STEP 1 -> 1473
[MultiChannelMemorySystem] currentClockCycle = 982
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xed
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 238
STEP 1 -> 1474
[MultiChannelMemorySystem] currentClockCycle = 982
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xed
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 238
STEP 1 -> 1475
[MultiChannelMemorySystem] currentClockCycle = 983
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xed
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 238
STEP 1 -> 1476
[MultiChannelMemorySystem] currentClockCycle = 984
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xed
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 238
STEP 1 -> 1477
[MultiChannelMemorySystem] currentClockCycle = 984
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xed
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 238
STEP 1 -> 1478
[MultiChannelMemorySystem] currentClockCycle = 985
[Callback] read complete: channel = 0, address = 0x4b80, cycle = 985
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xee
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 239
STEP 1 -> 1479
[MultiChannelMemorySystem] currentClockCycle = 986
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xee
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 239
STEP 1 -> 1480
[MultiChannelMemorySystem] currentClockCycle = 986
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xee
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 239
STEP 1 -> 1481
[MultiChannelMemorySystem] currentClockCycle = 987
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xee
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 239
STEP 1 -> 1482
[MultiChannelMemorySystem] currentClockCycle = 988
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xee
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 239
STEP 1 -> 1483
[MultiChannelMemorySystem] currentClockCycle = 988
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xee
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 239
STEP 1 -> 1484
[MultiChannelMemorySystem] currentClockCycle = 989
[Callback] read complete: channel = 0, address = 0x4bc0, cycle = 989
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xef
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 240
STEP 1 -> 1485
[MultiChannelMemorySystem] currentClockCycle = 990
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xef
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 240
STEP 1 -> 1486
[MultiChannelMemorySystem] currentClockCycle = 990
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xef
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 240
STEP 1 -> 1487
[MultiChannelMemorySystem] currentClockCycle = 991
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xef
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 240
STEP 1 -> 1488
[MultiChannelMemorySystem] currentClockCycle = 992
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xef
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 240
STEP 1 -> 1489
[MultiChannelMemorySystem] currentClockCycle = 992
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xef
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 240
STEP 1 -> 1490
[MultiChannelMemorySystem] currentClockCycle = 993
[Callback] read complete: channel = 0, address = 0x4c00, cycle = 993
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xf0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
start peeking
end peeking
numTransCompleted = 241
STEP 1 -> 1491
[MultiChannelMemorySystem] currentClockCycle = 994
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xf0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 241
STEP 1 -> 1492
[MultiChannelMemorySystem] currentClockCycle = 994
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xf0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 241
STEP 1 -> 1493
[MultiChannelMemorySystem] currentClockCycle = 995
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xf0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 241
STEP 1 -> 1494
[MultiChannelMemorySystem] currentClockCycle = 996
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xf0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 241
STEP 1 -> 1495
[MultiChannelMemorySystem] currentClockCycle = 996
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xf0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 241
STEP 1 -> 1496
[MultiChannelMemorySystem] currentClockCycle = 997
[Callback] read complete: channel = 0, address = 0x4c40, cycle = 997
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xf1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 242
STEP 1 -> 1497
[MultiChannelMemorySystem] currentClockCycle = 998
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xf1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 242
STEP 1 -> 1498
[MultiChannelMemorySystem] currentClockCycle = 998
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xf1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 242
STEP 1 -> 1499
[MultiChannelMemorySystem] currentClockCycle = 999
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xf1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 242
STEP 1 -> 1500
[MultiChannelMemorySystem] currentClockCycle = 1000
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xf1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 242
STEP 1 -> 1501
[MultiChannelMemorySystem] currentClockCycle = 1000
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xf1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 242
STEP 1 -> 1502
[MultiChannelMemorySystem] currentClockCycle = 1001
[Callback] read complete: channel = 0, address = 0x4c80, cycle = 1001
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xf2
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 243
STEP 1 -> 1503
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 1002
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xf2
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 243
STEP 1 -> 1504
[MultiChannelMemorySystem] currentClockCycle = 1002
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xf2
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 243
STEP 1 -> 1505
[MultiChannelMemorySystem] currentClockCycle = 1003
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xf2
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 243
STEP 1 -> 1506
[MultiChannelMemorySystem] currentClockCycle = 1004
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xf2
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 243
STEP 1 -> 1507
[MultiChannelMemorySystem] currentClockCycle = 1004
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xf2
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 243
STEP 1 -> 1508
[MultiChannelMemorySystem] currentClockCycle = 1005
[Callback] read complete: channel = 0, address = 0x4cc0, cycle = 1005
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xf3
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 244
STEP 1 -> 1509
[MultiChannelMemorySystem] currentClockCycle = 1006
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xf3
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 244
STEP 1 -> 1510
[MultiChannelMemorySystem] currentClockCycle = 1006
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xf3
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 244
STEP 1 -> 1511
[MultiChannelMemorySystem] currentClockCycle = 1007
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xf3
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 244
STEP 1 -> 1512
[MultiChannelMemorySystem] currentClockCycle = 1008
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xf3
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 244
STEP 1 -> 1513
[MultiChannelMemorySystem] currentClockCycle = 1008
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xf3
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 244
STEP 1 -> 1514
[MultiChannelMemorySystem] currentClockCycle = 1009
[Callback] read complete: channel = 0, address = 0x4d00, cycle = 1009
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xf4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
start peeking
end peeking
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 245
STEP 1 -> 1515
[MultiChannelMemorySystem] currentClockCycle = 1010
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xf4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 245
STEP 1 -> 1516
[MultiChannelMemorySystem] currentClockCycle = 1010
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xf4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 245
STEP 1 -> 1517
[MultiChannelMemorySystem] currentClockCycle = 1011
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xf4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 245
STEP 1 -> 1518
[MultiChannelMemorySystem] currentClockCycle = 1012
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xf4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 245
STEP 1 -> 1519
[MultiChannelMemorySystem] currentClockCycle = 1012
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xf4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 245
STEP 1 -> 1520
[MultiChannelMemorySystem] currentClockCycle = 1013
[Callback] read complete: channel = 0, address = 0x4d40, cycle = 1013
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xf5
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 246
STEP 1 -> 1521
[MultiChannelMemorySystem] currentClockCycle = 1014
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xf5
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 246
STEP 1 -> 1522
[MultiChannelMemorySystem] currentClockCycle = 1014
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xf5
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 246
STEP 1 -> 1523
[MultiChannelMemorySystem] currentClockCycle = 1015
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xf5
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 246
STEP 1 -> 1524
[MultiChannelMemorySystem] currentClockCycle = 1016
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xf5
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 246
STEP 1 -> 1525
[MultiChannelMemorySystem] currentClockCycle = 1016
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xf5
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 246
STEP 1 -> 1526
[MultiChannelMemorySystem] currentClockCycle = 1017
[Callback] read complete: channel = 0, address = 0x4d80, cycle = 1017
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xf6
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 247
STEP 1 -> 1527
[MultiChannelMemorySystem] currentClockCycle = 1018
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xf6
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 247
STEP 1 -> 1528
[MultiChannelMemorySystem] currentClockCycle = 1018
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xf6
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 247
STEP 1 -> 1529
[MultiChannelMemorySystem] currentClockCycle = 1019
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xf6
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 247
STEP 1 -> 1530
[MultiChannelMemorySystem] currentClockCycle = 1020
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xf6
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 247
STEP 1 -> 1531
[MultiChannelMemorySystem] currentClockCycle = 1020
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xf6
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 247
STEP 1 -> 1532
[MultiChannelMemorySystem] currentClockCycle = 1021
[Callback] read complete: channel = 0, address = 0x4dc0, cycle = 1021
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xf7
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 248
STEP 1 -> 1533
start peeking
end peeking
start peeking
end peeking
start peeking
end peeking
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 1022
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xf7
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 248
STEP 1 -> 1534
[MultiChannelMemorySystem] currentClockCycle = 1022
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xf7
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 248
STEP 1 -> 1535
[MultiChannelMemorySystem] currentClockCycle = 1023
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xf7
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 248
STEP 1 -> 1536
[MultiChannelMemorySystem] currentClockCycle = 1024
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xf7
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 248
STEP 1 -> 1537
[MultiChannelMemorySystem] currentClockCycle = 1024
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xf7
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 248
STEP 1 -> 1538
start peeking
end peeking
start peeking
end peeking
start peeking
end peeking
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 1025
[Callback] read complete: channel = 0, address = 0x4e00, cycle = 1025
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xf8
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
start peeking
end peeking
numTransCompleted = 249
STEP 1 -> 1539
[MultiChannelMemorySystem] currentClockCycle = 1026
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xf8
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 249
STEP 1 -> 1540
[MultiChannelMemorySystem] currentClockCycle = 1026
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xf8
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 249
STEP 1 -> 1541
[MultiChannelMemorySystem] currentClockCycle = 1027
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xf8
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 249
STEP 1 -> 1542
[MultiChannelMemorySystem] currentClockCycle = 1028
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xf8
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 249
STEP 1 -> 1543
[MultiChannelMemorySystem] currentClockCycle = 1028
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xf8
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 249
STEP 1 -> 1544
[MultiChannelMemorySystem] currentClockCycle = 1029
[Callback] read complete: channel = 0, address = 0x4e40, cycle = 1029
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xf9
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
start peeking
end peeking
numTransCompleted = 250
STEP 1 -> 1545
[MultiChannelMemorySystem] currentClockCycle = 1030
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xf9
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 250
STEP 1 -> 1546
[MultiChannelMemorySystem] currentClockCycle = 1030
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xf9
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
start peeking
end peeking
numTransCompleted = 250
STEP 1 -> 1547
[MultiChannelMemorySystem] currentClockCycle = 1031
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xf9
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 250
STEP 1 -> 1548
[MultiChannelMemorySystem] currentClockCycle = 1032
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xf9
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 250
STEP 1 -> 1549
[MultiChannelMemorySystem] currentClockCycle = 1032
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xf9
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 250
STEP 1 -> 1550
[MultiChannelMemorySystem] currentClockCycle = 1033
[Callback] read complete: channel = 0, address = 0x4e80, cycle = 1033
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xfa
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
start peeking
end peeking
numTransCompleted = 251
STEP 1 -> 1551
[MultiChannelMemorySystem] currentClockCycle = 1034
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xfa
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 251
STEP 1 -> 1552
[MultiChannelMemorySystem] currentClockCycle = 1034
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xfa
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 251
STEP 1 -> 1553
[MultiChannelMemorySystem] currentClockCycle = 1035
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xfa
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 251
STEP 1 -> 1554
[MultiChannelMemorySystem] currentClockCycle = 1036
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xfa
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 251
STEP 1 -> 1555
[MultiChannelMemorySystem] currentClockCycle = 1036
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xfa
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 251
STEP 1 -> 1556
[MultiChannelMemorySystem] currentClockCycle = 1037
[Callback] read complete: channel = 0, address = 0x4ec0, cycle = 1037
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xfb
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 252
STEP 1 -> 1557
[MultiChannelMemorySystem] currentClockCycle = 1038
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xfb
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 252
STEP 1 -> 1558
[MultiChannelMemorySystem] currentClockCycle = 1038
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xfb
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 252
STEP 1 -> 1559
[MultiChannelMemorySystem] currentClockCycle = 1039
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xfb
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 252
STEP 1 -> 1560
[MultiChannelMemorySystem] currentClockCycle = 1040
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xfb
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 252
STEP 1 -> 1561
[MultiChannelMemorySystem] currentClockCycle = 1040
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xfb
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 252
STEP 1 -> 1562
[MultiChannelMemorySystem] currentClockCycle = 1041
[Callback] read complete: channel = 0, address = 0x4f00, cycle = 1041
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xfc
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 253
STEP 1 -> 1563
[MultiChannelMemorySystem] currentClockCycle = 1042
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xfc
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 253
STEP 1 -> 1564
[MultiChannelMemorySystem] currentClockCycle = 1042
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xfc
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 253
STEP 1 -> 1565
[MultiChannelMemorySystem] currentClockCycle = 1043
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xfc
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
start peeking
end peeking
numTransCompleted = 253
STEP 1 -> 1566
[MultiChannelMemorySystem] currentClockCycle = 1044
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xfc
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 253
STEP 1 -> 1567
[MultiChannelMemorySystem] currentClockCycle = 1044
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xfc
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
start peeking
end peeking
numTransCompleted = 253
STEP 1 -> 1568
[MultiChannelMemorySystem] currentClockCycle = 1045
[Callback] read complete: channel = 0, address = 0x4f40, cycle = 1045
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xfd
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 254
STEP 1 -> 1569
[MultiChannelMemorySystem] currentClockCycle = 1046
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xfd
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 254
STEP 1 -> 1570
[MultiChannelMemorySystem] currentClockCycle = 1046
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xfd
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 254
STEP 1 -> 1571
[MultiChannelMemorySystem] currentClockCycle = 1047
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xfd
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 254
STEP 1 -> 1572
[MultiChannelMemorySystem] currentClockCycle = 1048
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xfd
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 254
STEP 1 -> 1573
[MultiChannelMemorySystem] currentClockCycle = 1048
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xfd
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 254
STEP 1 -> 1574
[MultiChannelMemorySystem] currentClockCycle = 1049
[Callback] read complete: channel = 0, address = 0x4f80, cycle = 1049
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xfe
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 255
STEP 1 -> 1575
[MultiChannelMemorySystem] currentClockCycle = 1050
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xfe
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 255
STEP 1 -> 1576
[MultiChannelMemorySystem] currentClockCycle = 1050
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xfe
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 255
STEP 1 -> 1577
[MultiChannelMemorySystem] currentClockCycle = 1051
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xfe
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
start peeking
end peeking
numTransCompleted = 255
STEP 1 -> 1578
[MultiChannelMemorySystem] currentClockCycle = 1052
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xfe
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
start peeking
end peeking
numTransCompleted = 255
STEP 1 -> 1579
[MultiChannelMemorySystem] currentClockCycle = 1052
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xfe
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 255
STEP 1 -> 1580
[MultiChannelMemorySystem] currentClockCycle = 1053
[Callback] read complete: channel = 0, address = 0x4fc0, cycle = 1053
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xff
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
start peeking
end peeking
numTransCompleted = 256
STEP 1 -> 1581
[MultiChannelMemorySystem] currentClockCycle = 1054
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xff
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 256
STEP 1 -> 1582
[MultiChannelMemorySystem] currentClockCycle = 1054
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xff
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 256
STEP 1 -> 1583
[MultiChannelMemorySystem] currentClockCycle = 1055
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xff
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 256
STEP 1 -> 1584
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 1056
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xff
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 256
STEP 1 -> 1585
end peeking
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 1056
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0xff
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 256
STEP 1 -> 1586
[MultiChannelMemorySystem] currentClockCycle = 1057
[Callback] read complete: channel = 0, address = 0x5000, cycle = 1057
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x100
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 257
STEP 1 -> 1587
[MultiChannelMemorySystem] currentClockCycle = 1058
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x100
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 257
STEP 1 -> 1588
[MultiChannelMemorySystem] currentClockCycle = 1058
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x100
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 257
STEP 1 -> 1589
[MultiChannelMemorySystem] currentClockCycle = 1059
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x100
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 257
STEP 1 -> 1590
[MultiChannelMemorySystem] currentClockCycle = 1060
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x100
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 257
STEP 1 -> 1591
[MultiChannelMemorySystem] currentClockCycle = 1060
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x100
>>>>>>>>>> end clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
end peeking
start peeking
end peeking
numTransCompleted = 257
STEP 1 -> 1592
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 1061
[Callback] read complete: channel = 0, address = 0x5040, cycle = 1061
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x101
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 258
STEP 1 -> 1593
[MultiChannelMemorySystem] currentClockCycle = 1062
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x101
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 258
STEP 1 -> 1594
[MultiChannelMemorySystem] currentClockCycle = 1062
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x101
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 258
STEP 1 -> 1595
[MultiChannelMemorySystem] currentClockCycle = 1063
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x101
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 258
STEP 1 -> 1596
[MultiChannelMemorySystem] currentClockCycle = 1064
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x101
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 258
STEP 1 -> 1597
[MultiChannelMemorySystem] currentClockCycle = 1064
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x101
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 258
STEP 1 -> 1598
[MultiChannelMemorySystem] currentClockCycle = 1065
[Callback] read complete: channel = 0, address = 0x5080, cycle = 1065
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x102
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 259
STEP 1 -> 1599
[MultiChannelMemorySystem] currentClockCycle = 1066
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x102
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 259
start peeking
end peeking
STEP 1 -> 1600
[MultiChannelMemorySystem] currentClockCycle = 1066
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x102
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 259
STEP 1 -> 1601
[MultiChannelMemorySystem] currentClockCycle = 1067
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x102
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
start peeking
end peeking
start peeking
end peeking
start peeking
end peeking
numTransCompleted = 259
STEP 1 -> 1602
[MultiChannelMemorySystem] currentClockCycle = 1068
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x102
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 259
STEP 1 -> 1603
[MultiChannelMemorySystem] currentClockCycle = 1068
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x102
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 259
STEP 1 -> 1604
[MultiChannelMemorySystem] currentClockCycle = 1069
[Callback] read complete: channel = 0, address = 0x50c0, cycle = 1069
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x103
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 260
STEP 1 -> 1605
[MultiChannelMemorySystem] currentClockCycle = 1070
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x103
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 260
STEP 1 -> 1606
[MultiChannelMemorySystem] currentClockCycle = 1070
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x103
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 260
STEP 1 -> 1607
[MultiChannelMemorySystem] currentClockCycle = 1071
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x103
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 260
STEP 1 -> 1608
[MultiChannelMemorySystem] currentClockCycle = 1072
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x103
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 260
STEP 1 -> 1609
[MultiChannelMemorySystem] currentClockCycle = 1072
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x103
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 260
STEP 1 -> 1610
[MultiChannelMemorySystem] currentClockCycle = 1073
[Callback] read complete: channel = 0, address = 0x5100, cycle = 1073
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x104
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 261
STEP 1 -> 1611
[MultiChannelMemorySystem] currentClockCycle = 1074
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x104
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 261
STEP 1 -> 1612
[MultiChannelMemorySystem] currentClockCycle = 1074
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x104
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 261
STEP 1 -> 1613
[MultiChannelMemorySystem] currentClockCycle = 1075
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x104
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 261
STEP 1 -> 1614
[MultiChannelMemorySystem] currentClockCycle = 1076
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x104
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 261
STEP 1 -> 1615
[MultiChannelMemorySystem] currentClockCycle = 1076
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x104
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 261
STEP 1 -> 1616
[MultiChannelMemorySystem] currentClockCycle = 1077
[Callback] read complete: channel = 0, address = 0x5140, cycle = 1077
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x105
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 262
STEP 1 -> 1617
[MultiChannelMemorySystem] currentClockCycle = 1078
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x105
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
start peeking
end peeking
numTransCompleted = 262
STEP 1 -> 1618
[MultiChannelMemorySystem] currentClockCycle = 1078
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x105
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 262
STEP 1 -> 1619
[MultiChannelMemorySystem] currentClockCycle = 1079
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x105
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 262
STEP 1 -> 1620
[MultiChannelMemorySystem] currentClockCycle = 1080
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x105
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 262
STEP 1 -> 1621
[MultiChannelMemorySystem] currentClockCycle = 1080
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x105
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 262
STEP 1 -> 1622
[MultiChannelMemorySystem] currentClockCycle = 1081
[Callback] read complete: channel = 0, address = 0x5180, cycle = 1081
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x106
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
start peeking
end peeking
numTransCompleted = 263
STEP 1 -> 1623
[MultiChannelMemorySystem] currentClockCycle = 1082
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x106
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 263
STEP 1 -> 1624
[MultiChannelMemorySystem] currentClockCycle = 1082
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x106
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 263
STEP 1 -> 1625
[MultiChannelMemorySystem] currentClockCycle = 1083
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x106
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 263
STEP 1 -> 1626
[MultiChannelMemorySystem] currentClockCycle = 1084
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x106
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 263
STEP 1 -> 1627
[MultiChannelMemorySystem] currentClockCycle = 1084
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x106
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 263
STEP 1 -> 1628
[MultiChannelMemorySystem] currentClockCycle = 1085
[Callback] read complete: channel = 0, address = 0x51c0, cycle = 1085
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x107
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 264
STEP 1 -> 1629
[MultiChannelMemorySystem] currentClockCycle = 1086
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x107
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 264
STEP 1 -> 1630
[MultiChannelMemorySystem] currentClockCycle = 1086
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x107
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 264
STEP 1 -> 1631
[MultiChannelMemorySystem] currentClockCycle = 1087
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x107
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 264
STEP 1 -> 1632
[MultiChannelMemorySystem] currentClockCycle = 1088
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x107
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 264
STEP 1 -> 1633
[MultiChannelMemorySystem] currentClockCycle = 1088
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x107
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 264
STEP 1 -> 1634
[MultiChannelMemorySystem] currentClockCycle = 1089
[Callback] read complete: channel = 0, address = 0x5200, cycle = 1089
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x108
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 265
STEP 1 -> 1635
[MultiChannelMemorySystem] currentClockCycle = 1090
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x108
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 265
STEP 1 -> 1636
[MultiChannelMemorySystem] currentClockCycle = 1090
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x108
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 265
STEP 1 -> 1637
[MultiChannelMemorySystem] currentClockCycle = 1091
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x108
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 265
STEP 1 -> 1638
[MultiChannelMemorySystem] currentClockCycle = 1092
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x108
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
start peeking
end peeking
numTransCompleted = 265
STEP 1 -> 1639
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 1092
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x108
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 265
STEP 1 -> 1640
[MultiChannelMemorySystem] currentClockCycle = 1093
[Callback] read complete: channel = 0, address = 0x5240, cycle = 1093
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x109
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 266
STEP 1 -> 1641
[MultiChannelMemorySystem] currentClockCycle = 1094
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x109
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 266
STEP 1 -> 1642
[MultiChannelMemorySystem] currentClockCycle = 1094
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x109
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 266
STEP 1 -> 1643
[MultiChannelMemorySystem] currentClockCycle = 1095
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x109
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 266
STEP 1 -> 1644
[MultiChannelMemorySystem] currentClockCycle = 1096
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x109
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 266
STEP 1 -> 1645
[MultiChannelMemorySystem] currentClockCycle = 1096
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x109
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 266
STEP 1 -> 1646
[MultiChannelMemorySystem] currentClockCycle = 1097
[Callback] read complete: channel = 0, address = 0x5280, cycle = 1097
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x10a
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 267
STEP 1 -> 1647
[MultiChannelMemorySystem] currentClockCycle = 1098
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x10a
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 267
STEP 1 -> 1648
[MultiChannelMemorySystem] currentClockCycle = 1098
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x10a
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 267
STEP 1 -> 1649
[MultiChannelMemorySystem] currentClockCycle = 1099
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x10a
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 267
STEP 1 -> 1650
[MultiChannelMemorySystem] currentClockCycle = 1100
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x10a
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 267
STEP 1 -> 1651
[MultiChannelMemorySystem] currentClockCycle = 1100
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x10a
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 267
STEP 1 -> 1652
[MultiChannelMemorySystem] currentClockCycle = 1101
[Callback] read complete: channel = 0, address = 0x52c0, cycle = 1101
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x10b
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 268
STEP 1 -> 1653
[MultiChannelMemorySystem] currentClockCycle = 1102
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x10b
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 268
STEP 1 -> 1654
[MultiChannelMemorySystem] currentClockCycle = 1102
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x10b
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 268
STEP 1 -> 1655
[MultiChannelMemorySystem] currentClockCycle = 1103
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x10b
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 268
STEP 1 -> 1656
[MultiChannelMemorySystem] currentClockCycle = 1104
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x10b
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 268
STEP 1 -> 1657
[MultiChannelMemorySystem] currentClockCycle = 1104
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x10b
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 268
STEP 1 -> 1658
[MultiChannelMemorySystem] currentClockCycle = 1105
[Callback] read complete: channel = 0, address = 0x5300, cycle = 1105
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x10c
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 269
STEP 1 -> 1659
[MultiChannelMemorySystem] currentClockCycle = 1106
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x10c
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 269
STEP 1 -> 1660
[MultiChannelMemorySystem] currentClockCycle = 1106
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x10c
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 269
STEP 1 -> 1661
[MultiChannelMemorySystem] currentClockCycle = 1107
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x10c
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 269
STEP 1 -> 1662
[MultiChannelMemorySystem] currentClockCycle = 1108
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x10c
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 269
STEP 1 -> 1663
[MultiChannelMemorySystem] currentClockCycle = 1108
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x10c
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 269
STEP 1 -> 1664
[MultiChannelMemorySystem] currentClockCycle = 1109
[Callback] read complete: channel = 0, address = 0x5340, cycle = 1109
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x10d
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 270
STEP 1 -> 1665
[MultiChannelMemorySystem] currentClockCycle = 1110
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x10d
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 270
STEP 1 -> 1666
[MultiChannelMemorySystem] currentClockCycle = 1110
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x10d
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 270
start peeking
end peeking
STEP 1 -> 1667
[MultiChannelMemorySystem] currentClockCycle = 1111
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x10d
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 270
STEP 1 -> 1668
[MultiChannelMemorySystem] currentClockCycle = 1112
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x10d
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 270
STEP 1 -> 1669
[MultiChannelMemorySystem] currentClockCycle = 1112
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x10d
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 270
STEP 1 -> 1670
[MultiChannelMemorySystem] currentClockCycle = 1113
[Callback] read complete: channel = 0, address = 0x5380, cycle = 1113
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x10e
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 271
STEP 1 -> 1671
[MultiChannelMemorySystem] currentClockCycle = 1114
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x10e
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 271
STEP 1 -> 1672
[MultiChannelMemorySystem] currentClockCycle = 1114
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x10e
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 271
STEP 1 -> 1673
[MultiChannelMemorySystem] currentClockCycle = 1115
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x10e
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 271
STEP 1 -> 1674
[MultiChannelMemorySystem] currentClockCycle = 1116
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x10e
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 271
STEP 1 -> 1675
[MultiChannelMemorySystem] currentClockCycle = 1116
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x10e
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 271
STEP 1 -> 1676
[MultiChannelMemorySystem] currentClockCycle = 1117
[Callback] read complete: channel = 0, address = 0x53c0, cycle = 1117
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x10f
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 272
STEP 1 -> 1677
[MultiChannelMemorySystem] currentClockCycle = 1118
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x10f
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 272
STEP 1 -> 1678
[MultiChannelMemorySystem] currentClockCycle = 1118
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x10f
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 272
STEP 1 -> 1679
[MultiChannelMemorySystem] currentClockCycle = 1119
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x10f
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 272
STEP 1 -> 1680
[MultiChannelMemorySystem] currentClockCycle = 1120
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x10f
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 272
STEP 1 -> 1681
[MultiChannelMemorySystem] currentClockCycle = 1120
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x10f
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 272
STEP 1 -> 1682
[MultiChannelMemorySystem] currentClockCycle = 1121
[Callback] read complete: channel = 0, address = 0x5400, cycle = 1121
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x110
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 273
STEP 1 -> 1683
[MultiChannelMemorySystem] currentClockCycle = 1122
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x110
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 273
STEP 1 -> 1684
[MultiChannelMemorySystem] currentClockCycle = 1122
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x110
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 273
STEP 1 -> 1685
[MultiChannelMemorySystem] currentClockCycle = 1123
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x110
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
start peeking
end peeking
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 273
STEP 1 -> 1686
[MultiChannelMemorySystem] currentClockCycle = 1124
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x110
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 273
STEP 1 -> 1687
[MultiChannelMemorySystem] currentClockCycle = 1124
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x110
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 273
STEP 1 -> 1688
[MultiChannelMemorySystem] currentClockCycle = 1125
[Callback] read complete: channel = 0, address = 0x5440, cycle = 1125
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x111
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 274
STEP 1 -> 1689
[MultiChannelMemorySystem] currentClockCycle = 1126
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x111
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 274
STEP 1 -> 1690
[MultiChannelMemorySystem] currentClockCycle = 1126
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x111
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 274
STEP 1 -> 1691
[MultiChannelMemorySystem] currentClockCycle = 1127
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x111
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 274
STEP 1 -> 1692
[MultiChannelMemorySystem] currentClockCycle = 1128
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x111
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 274
STEP 1 -> 1693
[MultiChannelMemorySystem] currentClockCycle = 1128
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x111
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 274
STEP 1 -> 1694
[MultiChannelMemorySystem] currentClockCycle = 1129
[Callback] read complete: channel = 0, address = 0x5480, cycle = 1129
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x112
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 275
STEP 1 -> 1695
[MultiChannelMemorySystem] currentClockCycle = 1130
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x112
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 275
STEP 1 -> 1696
[MultiChannelMemorySystem] currentClockCycle = 1130
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x112
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
start peeking
end peeking
numTransCompleted = 275
STEP 1 -> 1697
[MultiChannelMemorySystem] currentClockCycle = 1131
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x112
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 275
STEP 1 -> 1698
[MultiChannelMemorySystem] currentClockCycle = 1132
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x112
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 275
STEP 1 -> 1699
[MultiChannelMemorySystem] currentClockCycle = 1132
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x112
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
start peeking
end peeking
numTransCompleted = 275
STEP 1 -> 1700
[MultiChannelMemorySystem] currentClockCycle = 1133
[Callback] read complete: channel = 0, address = 0x54c0, cycle = 1133
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x113
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 276
STEP 1 -> 1701
[MultiChannelMemorySystem] currentClockCycle = 1134
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x113
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 276
STEP 1 -> 1702
[MultiChannelMemorySystem] currentClockCycle = 1134
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x113
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 276
STEP 1 -> 1703
[MultiChannelMemorySystem] currentClockCycle = 1135
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x113
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
start peeking
end peeking
numTransCompleted = 276
STEP 1 -> 1704
[MultiChannelMemorySystem] currentClockCycle = 1136
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x113
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 276
STEP 1 -> 1705
[MultiChannelMemorySystem] currentClockCycle = 1136
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x113
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 276
STEP 1 -> 1706
[MultiChannelMemorySystem] currentClockCycle = 1137
[Callback] read complete: channel = 0, address = 0x5500, cycle = 1137
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x114
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
start peeking
end peeking
numTransCompleted = 277
STEP 1 -> 1707
[MultiChannelMemorySystem] currentClockCycle = 1138
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x114
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
start peeking
end peeking
numTransCompleted = 277
STEP 1 -> 1708
[MultiChannelMemorySystem] currentClockCycle = 1138
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x114
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 277
STEP 1 -> 1709
[MultiChannelMemorySystem] currentClockCycle = 1139
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x114
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 277
STEP 1 -> 1710
[MultiChannelMemorySystem] currentClockCycle = 1140
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x114
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 277
STEP 1 -> 1711
[MultiChannelMemorySystem] currentClockCycle = 1140
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x114
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 277
STEP 1 -> 1712
[MultiChannelMemorySystem] currentClockCycle = 1141
[Callback] read complete: channel = 0, address = 0x5540, cycle = 1141
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x115
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 278
STEP 1 -> 1713
[MultiChannelMemorySystem] currentClockCycle = 1142
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x115
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
start peeking
end peeking
numTransCompleted = 278
STEP 1 -> 1714
[MultiChannelMemorySystem] currentClockCycle = 1142
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x115
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 278
STEP 1 -> 1715
[MultiChannelMemorySystem] currentClockCycle = 1143
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x115
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 278
STEP 1 -> 1716
[MultiChannelMemorySystem] currentClockCycle = 1144
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x115
>>>>>>>>>> end clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
start peeking
end peeking
numTransCompleted = 278
start peeking
end peeking
STEP 1 -> 1717
[MultiChannelMemorySystem] currentClockCycle = 1144
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x115
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 278
STEP 1 -> 1718
[MultiChannelMemorySystem] currentClockCycle = 1145
[Callback] read complete: channel = 0, address = 0x5580, cycle = 1145
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x116
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 279
STEP 1 -> 1719
[MultiChannelMemorySystem] currentClockCycle = 1146
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x116
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 279
STEP 1 -> 1720
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 1146
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x116
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 279
start peeking
end peeking
STEP 1 -> 1721
[MultiChannelMemorySystem] currentClockCycle = 1147
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x116
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
start peeking
end peeking
numTransCompleted = 279
STEP 1 -> 1722
[MultiChannelMemorySystem] currentClockCycle = 1148
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x116
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 279
STEP 1 -> 1723
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 1148
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x116
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 279
STEP 1 -> 1724
[MultiChannelMemorySystem] currentClockCycle = 1149
[Callback] read complete: channel = 0, address = 0x55c0, cycle = 1149
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x117
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 280
STEP 1 -> 1725
[MultiChannelMemorySystem] currentClockCycle = 1150
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x117
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 280
STEP 1 -> 1726
[MultiChannelMemorySystem] currentClockCycle = 1150
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x117
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 280
STEP 1 -> 1727
[MultiChannelMemorySystem] currentClockCycle = 1151
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x117
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 280
STEP 1 -> 1728
[MultiChannelMemorySystem] currentClockCycle = 1152
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x117
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
start peeking
end peeking
numTransCompleted = 280
STEP 1 -> 1729
[MultiChannelMemorySystem] currentClockCycle = 1152
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x117
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
start peeking
end peeking
numTransCompleted = 280
STEP 1 -> 1730
[MultiChannelMemorySystem] currentClockCycle = 1153
[Callback] read complete: channel = 0, address = 0x5600, cycle = 1153
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x118
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 281
STEP 1 -> 1731
[MultiChannelMemorySystem] currentClockCycle = 1154
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x118
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 281
STEP 1 -> 1732
[MultiChannelMemorySystem] currentClockCycle = 1154
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x118
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 281
STEP 1 -> 1733
[MultiChannelMemorySystem] currentClockCycle = 1155
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x118
>>>>>>>>>> end clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 281
STEP 1 -> 1734
[MultiChannelMemorySystem] currentClockCycle = 1156
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x118
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
start peeking
end peeking
numTransCompleted = 281
STEP 1 -> 1735
[MultiChannelMemorySystem] currentClockCycle = 1156
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x118
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 281
STEP 1 -> 1736
[MultiChannelMemorySystem] currentClockCycle = 1157
[Callback] read complete: channel = 0, address = 0x5640, cycle = 1157
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x119
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 282
STEP 1 -> 1737
[MultiChannelMemorySystem] currentClockCycle = 1158
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x119
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 282
STEP 1 -> 1738
[MultiChannelMemorySystem] currentClockCycle = 1158
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x119
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 282
STEP 1 -> 1739
[MultiChannelMemorySystem] currentClockCycle = 1159
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x119
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 282
STEP 1 -> 1740
[MultiChannelMemorySystem] currentClockCycle = 1160
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x119
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 282
STEP 1 -> 1741
[MultiChannelMemorySystem] currentClockCycle = 1160
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x119
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 282
STEP 1 -> 1742
[MultiChannelMemorySystem] currentClockCycle = 1161
[Callback] read complete: channel = 0, address = 0x5680, cycle = 1161
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x11a
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 283
STEP 1 -> 1743
[MultiChannelMemorySystem] currentClockCycle = 1162
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x11a
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
start peeking
end peeking
numTransCompleted = 283
STEP 1 -> 1744
[MultiChannelMemorySystem] currentClockCycle = 1162
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x11a
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
start peeking
end peeking
numTransCompleted = 283
STEP 1 -> 1745
[MultiChannelMemorySystem] currentClockCycle = 1163
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x11a
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 283
STEP 1 -> 1746
[MultiChannelMemorySystem] currentClockCycle = 1164
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x11a
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 283
STEP 1 -> 1747
[MultiChannelMemorySystem] currentClockCycle = 1164
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x11a
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 283
STEP 1 -> 1748
[MultiChannelMemorySystem] currentClockCycle = 1165
[Callback] read complete: channel = 0, address = 0x56c0, cycle = 1165
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x11b
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 284
STEP 1 -> 1749
[MultiChannelMemorySystem] currentClockCycle = 1166
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x11b
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 284
STEP 1 -> 1750
[MultiChannelMemorySystem] currentClockCycle = 1166
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x11b
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 284
STEP 1 -> 1751
[MultiChannelMemorySystem] currentClockCycle = 1167
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x11b
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
start peeking
end peeking
numTransCompleted = 284
STEP 1 -> 1752
[MultiChannelMemorySystem] currentClockCycle = 1168
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x11b
>>>>>>>>>> end clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 284
STEP 1 -> 1753
[MultiChannelMemorySystem] currentClockCycle = 1168
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x11b
>>>>>>>>>> end clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 284
STEP 1 -> 1754
start peeking
end peeking
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 1169
[Callback] read complete: channel = 0, address = 0x5700, cycle = 1169
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x11c
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 285
STEP 1 -> 1755
[MultiChannelMemorySystem] currentClockCycle = 1170
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x11c
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
start peeking
end peeking
numTransCompleted = 285
STEP 1 -> 1756
[MultiChannelMemorySystem] currentClockCycle = 1170
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x11c
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 285
STEP 1 -> 1757
[MultiChannelMemorySystem] currentClockCycle = 1171
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x11c
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
start peeking
end peeking
numTransCompleted = 285
STEP 1 -> 1758
[MultiChannelMemorySystem] currentClockCycle = 1172
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x11c
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
start peeking
end peeking
numTransCompleted = 285
STEP 1 -> 1759
[MultiChannelMemorySystem] currentClockCycle = 1172
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x11c
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 285
STEP 1 -> 1760
[MultiChannelMemorySystem] currentClockCycle = 1173
[Callback] read complete: channel = 0, address = 0x5740, cycle = 1173
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x11d
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 286
STEP 1 -> 1761
[MultiChannelMemorySystem] currentClockCycle = 1174
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x11d
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 286
STEP 1 -> 1762
[MultiChannelMemorySystem] currentClockCycle = 1174
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x11d
>>>>>>>>>> end clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 286
STEP 1 -> 1763
[MultiChannelMemorySystem] currentClockCycle = 1175
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x11d
>>>>>>>>>> end clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 286
STEP 1 -> 1764
[MultiChannelMemorySystem] currentClockCycle = 1176
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x11d
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 286
STEP 1 -> 1765
[MultiChannelMemorySystem] currentClockCycle = 1176
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x11d
>>>>>>>>>> end clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 286
STEP 1 -> 1766
[MultiChannelMemorySystem] currentClockCycle = 1177
[Callback] read complete: channel = 0, address = 0x5780, cycle = 1177
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x11e
>>>>>>>>>> end clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 287
start peeking
end peeking
STEP 1 -> 1767
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 1178
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x11e
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 287
STEP 1 -> 1768
[MultiChannelMemorySystem] currentClockCycle = 1178
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x11e
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 287
STEP 1 -> 1769
[MultiChannelMemorySystem] currentClockCycle = 1179
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x11e
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 287
STEP 1 -> 1770
[MultiChannelMemorySystem] currentClockCycle = 1180
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x11e
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 287
STEP 1 -> 1771
[MultiChannelMemorySystem] currentClockCycle = 1180
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x11e
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 287
STEP 1 -> 1772
[MultiChannelMemorySystem] currentClockCycle = 1181
[Callback] read complete: channel = 0, address = 0x57c0, cycle = 1181
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x11f
>>>>>>>>>> end clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 288
STEP 1 -> 1773
[MultiChannelMemorySystem] currentClockCycle = 1182
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x11f
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 288
STEP 1 -> 1774
[MultiChannelMemorySystem] currentClockCycle = 1182
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x11f
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 288
STEP 1 -> 1775
[MultiChannelMemorySystem] currentClockCycle = 1183
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x11f
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 288
STEP 1 -> 1776
[MultiChannelMemorySystem] currentClockCycle = 1184
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x11f
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 288
STEP 1 -> 1777
[MultiChannelMemorySystem] currentClockCycle = 1184
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x11f
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
start peeking
end peeking
numTransCompleted = 288
STEP 1 -> 1778
[MultiChannelMemorySystem] currentClockCycle = 1185
[Callback] read complete: channel = 0, address = 0x5800, cycle = 1185
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x120
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 289
STEP 1 -> 1779
[MultiChannelMemorySystem] currentClockCycle = 1186
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x120
>>>>>>>>>> end clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 289
STEP 1 -> 1780
[MultiChannelMemorySystem] currentClockCycle = 1186
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x120
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 289
STEP 1 -> 1781
[MultiChannelMemorySystem] currentClockCycle = 1187
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x120
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
start peeking
end peeking
numTransCompleted = 289
STEP 1 -> 1782
[MultiChannelMemorySystem] currentClockCycle = 1188
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x120
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
start peeking
end peeking
numTransCompleted = 289
STEP 1 -> 1783
[MultiChannelMemorySystem] currentClockCycle = 1188
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x120
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
start peeking
end peeking
numTransCompleted = 289
STEP 1 -> 1784
[MultiChannelMemorySystem] currentClockCycle = 1189
[Callback] read complete: channel = 0, address = 0x5840, cycle = 1189
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x121
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 290
STEP 1 -> 1785
[MultiChannelMemorySystem] currentClockCycle = 1190
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x121
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 290
STEP 1 -> 1786
[MultiChannelMemorySystem] currentClockCycle = 1190
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x121
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 290
STEP 1 -> 1787
[MultiChannelMemorySystem] currentClockCycle = 1191
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x121
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
start peeking
end peeking
numTransCompleted = 290
STEP 1 -> 1788
[MultiChannelMemorySystem] currentClockCycle = 1192
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x121
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 290
STEP 1 -> 1789
[MultiChannelMemorySystem] currentClockCycle = 1192
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x121
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
start peeking
end peeking
numTransCompleted = 290
STEP 1 -> 1790
[MultiChannelMemorySystem] currentClockCycle = 1193
[Callback] read complete: channel = 0, address = 0x5880, cycle = 1193
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x122
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 291
STEP 1 -> 1791
[MultiChannelMemorySystem] currentClockCycle = 1194
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x122
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 291
STEP 1 -> 1792
[MultiChannelMemorySystem] currentClockCycle = 1194
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x122
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 291
STEP 1 -> 1793
[MultiChannelMemorySystem] currentClockCycle = 1195
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x122
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
start peeking
end peeking
numTransCompleted = 291
STEP 1 -> 1794
[MultiChannelMemorySystem] currentClockCycle = 1196
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x122
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 291
STEP 1 -> 1795
[MultiChannelMemorySystem] currentClockCycle = 1196
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x122
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
start peeking
end peeking
numTransCompleted = 291
STEP 1 -> 1796
[MultiChannelMemorySystem] currentClockCycle = 1197
[Callback] read complete: channel = 0, address = 0x58c0, cycle = 1197
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x123
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 292
STEP 1 -> 1797
[MultiChannelMemorySystem] currentClockCycle = 1198
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x123
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
start peeking
end peeking
numTransCompleted = 292
STEP 1 -> 1798
[MultiChannelMemorySystem] currentClockCycle = 1198
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x123
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 292
STEP 1 -> 1799
[MultiChannelMemorySystem] currentClockCycle = 1199
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x123
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 292
STEP 1 -> 1800
[MultiChannelMemorySystem] currentClockCycle = 1200
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x123
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 292
STEP 1 -> 1801
[MultiChannelMemorySystem] currentClockCycle = 1200
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x123
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 292
STEP 1 -> 1802
[MultiChannelMemorySystem] currentClockCycle = 1201
[Callback] read complete: channel = 0, address = 0x5900, cycle = 1201
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x124
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 293
STEP 1 -> 1803
[MultiChannelMemorySystem] currentClockCycle = 1202
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x124
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 293
STEP 1 -> 1804
[MultiChannelMemorySystem] currentClockCycle = 1202
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x124
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 293
STEP 1 -> 1805
[MultiChannelMemorySystem] currentClockCycle = 1203
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x124
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 293
STEP 1 -> 1806
[MultiChannelMemorySystem] currentClockCycle = 1204
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x124
>>>>>>>>>> end clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 293
STEP 1 -> 1807
[MultiChannelMemorySystem] currentClockCycle = 1204
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x124
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 293
STEP 1 -> 1808
[MultiChannelMemorySystem] currentClockCycle = 1205
[Callback] read complete: channel = 0, address = 0x5940, cycle = 1205
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x125
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 294
STEP 1 -> 1809
[MultiChannelMemorySystem] currentClockCycle = 1206
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x125
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
start peeking
end peeking
numTransCompleted = 294
STEP 1 -> 1810
[MultiChannelMemorySystem] currentClockCycle = 1206
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x125
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
start peeking
end peeking
numTransCompleted = 294
STEP 1 -> 1811
[MultiChannelMemorySystem] currentClockCycle = 1207
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x125
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
start peeking
end peeking
numTransCompleted = 294
STEP 1 -> 1812
[MultiChannelMemorySystem] currentClockCycle = 1208
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x125
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
start peeking
end peeking
numTransCompleted = 294
STEP 1 -> 1813
[MultiChannelMemorySystem] currentClockCycle = 1208
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x125
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 294
STEP 1 -> 1814
[MultiChannelMemorySystem] currentClockCycle = 1209
[Callback] read complete: channel = 0, address = 0x5980, cycle = 1209
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x126
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 295
STEP 1 -> 1815
[MultiChannelMemorySystem] currentClockCycle = 1210
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x126
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 295
STEP 1 -> 1816
[MultiChannelMemorySystem] currentClockCycle = 1210
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x126
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 295
STEP 1 -> 1817
[MultiChannelMemorySystem] currentClockCycle = 1211
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x126
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 295
STEP 1 -> 1818
[MultiChannelMemorySystem] currentClockCycle = 1212
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x126
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 295
STEP 1 -> 1819
[MultiChannelMemorySystem] currentClockCycle = 1212
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x126
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 295
STEP 1 -> 1820
[MultiChannelMemorySystem] currentClockCycle = 1213
[Callback] read complete: channel = 0, address = 0x59c0, cycle = 1213
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x127
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 296
STEP 1 -> 1821
[MultiChannelMemorySystem] currentClockCycle = 1214
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x127
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
start peeking
end peeking
numTransCompleted = 296
STEP 1 -> 1822
[MultiChannelMemorySystem] currentClockCycle = 1214
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x127
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
start peeking
end peeking
numTransCompleted = 296
STEP 1 -> 1823
[MultiChannelMemorySystem] currentClockCycle = 1215
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x127
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
start peeking
end peeking
numTransCompleted = 296
STEP 1 -> 1824
[MultiChannelMemorySystem] currentClockCycle = 1216
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x127
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 296
STEP 1 -> 1825
[MultiChannelMemorySystem] currentClockCycle = 1216
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x127
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 296
STEP 1 -> 1826
[MultiChannelMemorySystem] currentClockCycle = 1217
[Callback] read complete: channel = 0, address = 0x5a00, cycle = 1217
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x128
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
start peeking
end peeking
numTransCompleted = 297
STEP 1 -> 1827
[MultiChannelMemorySystem] currentClockCycle = 1218
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x128
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 297
STEP 1 -> 1828
[MultiChannelMemorySystem] currentClockCycle = 1218
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x128
>>>>>>>>>> end clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 297
STEP 1 -> 1829
[MultiChannelMemorySystem] currentClockCycle = 1219
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x128
>>>>>>>>>> end clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 297
STEP 1 -> 1830
[MultiChannelMemorySystem] currentClockCycle = 1220
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x128
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 297
STEP 1 -> 1831
[MultiChannelMemorySystem] currentClockCycle = 1220
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x128
>>>>>>>>>> end clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 297
STEP 1 -> 1832
[MultiChannelMemorySystem] currentClockCycle = 1221
[Callback] read complete: channel = 0, address = 0x5a40, cycle = 1221
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x129
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 298
STEP 1 -> 1833
[MultiChannelMemorySystem] currentClockCycle = 1222
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x129
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 298
STEP 1 -> 1834
[MultiChannelMemorySystem] currentClockCycle = 1222
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x129
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 298
STEP 1 -> 1835
[MultiChannelMemorySystem] currentClockCycle = 1223
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x129
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 298
STEP 1 -> 1836
[MultiChannelMemorySystem] currentClockCycle = 1224
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x129
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 298
STEP 1 -> 1837
[MultiChannelMemorySystem] currentClockCycle = 1224
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x129
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 298
STEP 1 -> 1838
[MultiChannelMemorySystem] currentClockCycle = 1225
[Callback] read complete: channel = 0, address = 0x5a80, cycle = 1225
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x12a
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 299
STEP 1 -> 1839
[MultiChannelMemorySystem] currentClockCycle = 1226
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x12a
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 299
STEP 1 -> 1840
[MultiChannelMemorySystem] currentClockCycle = 1226
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x12a
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 299
STEP 1 -> 1841
[MultiChannelMemorySystem] currentClockCycle = 1227
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x12a
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
start peeking
end peeking
numTransCompleted = 299
STEP 1 -> 1842
[MultiChannelMemorySystem] currentClockCycle = 1228
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x12a
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
start peeking
end peeking
numTransCompleted = 299
STEP 1 -> 1843
[MultiChannelMemorySystem] currentClockCycle = 1228
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x12a
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 299
STEP 1 -> 1844
[MultiChannelMemorySystem] currentClockCycle = 1229
[Callback] read complete: channel = 0, address = 0x5ac0, cycle = 1229
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x12b
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 300
STEP 1 -> 1845
[MultiChannelMemorySystem] currentClockCycle = 1230
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x12b
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 300
STEP 1 -> 1846
[MultiChannelMemorySystem] currentClockCycle = 1230
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x12b
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
start peeking
end peeking
numTransCompleted = 300
STEP 1 -> 1847
[MultiChannelMemorySystem] currentClockCycle = 1231
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x12b
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
start peeking
end peeking
numTransCompleted = 300
STEP 1 -> 1848
[MultiChannelMemorySystem] currentClockCycle = 1232
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x12b
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
start peeking
end peeking
numTransCompleted = 300
STEP 1 -> 1849
[MultiChannelMemorySystem] currentClockCycle = 1232
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x12b
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 300
STEP 1 -> 1850
[MultiChannelMemorySystem] currentClockCycle = 1233
[Callback] read complete: channel = 0, address = 0x5b00, cycle = 1233
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x12c
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 301
start peeking
end peeking
start peeking
end peeking
STEP 1 -> 1851
[MultiChannelMemorySystem] currentClockCycle = 1234
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x12c
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
start peeking
end peeking
numTransCompleted = 301
STEP 1 -> 1852
[MultiChannelMemorySystem] currentClockCycle = 1234
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x12c
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
start peeking
end peeking
numTransCompleted = 301
STEP 1 -> 1853
[MultiChannelMemorySystem] currentClockCycle = 1235
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x12c
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
start peeking
end peeking
numTransCompleted = 301
STEP 1 -> 1854
[MultiChannelMemorySystem] currentClockCycle = 1236
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x12c
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 301
STEP 1 -> 1855
[MultiChannelMemorySystem] currentClockCycle = 1236
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x12c
>>>>>>>>>> end clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 301
STEP 1 -> 1856
[MultiChannelMemorySystem] currentClockCycle = 1237
[Callback] read complete: channel = 0, address = 0x5b40, cycle = 1237
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x12d
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 302
STEP 1 -> 1857
[MultiChannelMemorySystem] currentClockCycle = 1238
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x12d
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 302
STEP 1 -> 1858
[MultiChannelMemorySystem] currentClockCycle = 1238
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x12d
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 302
STEP 1 -> 1859
[MultiChannelMemorySystem] currentClockCycle = 1239
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x12d
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 302
STEP 1 -> 1860
[MultiChannelMemorySystem] currentClockCycle = 1240
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x12d
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 302
STEP 1 -> 1861
[MultiChannelMemorySystem] currentClockCycle = 1240
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x12d
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
start peeking
end peeking
numTransCompleted = 302
STEP 1 -> 1862
[MultiChannelMemorySystem] currentClockCycle = 1241
[Callback] read complete: channel = 0, address = 0x5b80, cycle = 1241
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x12e
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 303
STEP 1 -> 1863
[MultiChannelMemorySystem] currentClockCycle = 1242
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x12e
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 303
STEP 1 -> 1864
[MultiChannelMemorySystem] currentClockCycle = 1242
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x12e
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 303
STEP 1 -> 1865
[MultiChannelMemorySystem] currentClockCycle = 1243
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x12e
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
start peeking
end peeking
numTransCompleted = 303
STEP 1 -> 1866
[MultiChannelMemorySystem] currentClockCycle = 1244
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x12e
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 303
STEP 1 -> 1867
[MultiChannelMemorySystem] currentClockCycle = 1244
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x12e
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 303
STEP 1 -> 1868
[MultiChannelMemorySystem] currentClockCycle = 1245
[Callback] read complete: channel = 0, address = 0x5bc0, cycle = 1245
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x12f
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 304
STEP 1 -> 1869
[MultiChannelMemorySystem] currentClockCycle = 1246
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x12f
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 304
STEP 1 -> 1870
[MultiChannelMemorySystem] currentClockCycle = 1246
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x12f
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 304
STEP 1 -> 1871
[MultiChannelMemorySystem] currentClockCycle = 1247
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x12f
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
start peeking
end peeking
numTransCompleted = 304
STEP 1 -> 1872
[MultiChannelMemorySystem] currentClockCycle = 1248
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x12f
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 304
STEP 1 -> 1873
[MultiChannelMemorySystem] currentClockCycle = 1248
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x12f
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 304
STEP 1 -> 1874
[MultiChannelMemorySystem] currentClockCycle = 1249
[Callback] read complete: channel = 0, address = 0x5c00, cycle = 1249
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x130
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 305
STEP 1 -> 1875
[MultiChannelMemorySystem] currentClockCycle = 1250
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x130
>>>>>>>>>> end clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 305
STEP 1 -> 1876
[MultiChannelMemorySystem] currentClockCycle = 1250
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x130
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
start peeking
end peeking
numTransCompleted = 305
STEP 1 -> 1877
[MultiChannelMemorySystem] currentClockCycle = 1251
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x130
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 305
STEP 1 -> 1878
[MultiChannelMemorySystem] currentClockCycle = 1252
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x130
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 305
STEP 1 -> 1879
[MultiChannelMemorySystem] currentClockCycle = 1252
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x130
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 305
STEP 1 -> 1880
[MultiChannelMemorySystem] currentClockCycle = 1253
[Callback] read complete: channel = 0, address = 0x5c40, cycle = 1253
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x131
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 306
STEP 1 -> 1881
[MultiChannelMemorySystem] currentClockCycle = 1254
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x131
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
start peeking
end peeking
numTransCompleted = 306
STEP 1 -> 1882
[MultiChannelMemorySystem] currentClockCycle = 1254
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x131
>>>>>>>>>> end clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 306
STEP 1 -> 1883
[MultiChannelMemorySystem] currentClockCycle = 1255
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x131
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 306
STEP 1 -> 1884
[MultiChannelMemorySystem] currentClockCycle = 1256
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x131
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 306
STEP 1 -> 1885
[MultiChannelMemorySystem] currentClockCycle = 1256
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x131
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 306
STEP 1 -> 1886
[MultiChannelMemorySystem] currentClockCycle = 1257
[Callback] read complete: channel = 0, address = 0x5c80, cycle = 1257
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x132
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 307
STEP 1 -> 1887
[MultiChannelMemorySystem] currentClockCycle = 1258
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x132
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 307
STEP 1 -> 1888
[MultiChannelMemorySystem] currentClockCycle = 1258
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x132
>>>>>>>>>> end clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 307
STEP 1 -> 1889
[MultiChannelMemorySystem] currentClockCycle = 1259
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x132
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 307
STEP 1 -> 1890
[MultiChannelMemorySystem] currentClockCycle = 1260
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x132
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 307
STEP 1 -> 1891
[MultiChannelMemorySystem] currentClockCycle = 1260
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x132
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 307
STEP 1 -> 1892
[MultiChannelMemorySystem] currentClockCycle = 1261
[Callback] read complete: channel = 0, address = 0x5cc0, cycle = 1261
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x133
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 308
STEP 1 -> 1893
[MultiChannelMemorySystem] currentClockCycle = 1262
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x133
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 308
STEP 1 -> 1894
[MultiChannelMemorySystem] currentClockCycle = 1262
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x133
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 308
STEP 1 -> 1895
[MultiChannelMemorySystem] currentClockCycle = 1263
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x133
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 308
STEP 1 -> 1896
[MultiChannelMemorySystem] currentClockCycle = 1264
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x133
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 308
STEP 1 -> 1897
[MultiChannelMemorySystem] currentClockCycle = 1264
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x133
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 308
STEP 1 -> 1898
[MultiChannelMemorySystem] currentClockCycle = 1265
[Callback] read complete: channel = 0, address = 0x5d00, cycle = 1265
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x134
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 309
STEP 1 -> 1899
[MultiChannelMemorySystem] currentClockCycle = 1266
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x134
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 309
STEP 1 -> 1900
[MultiChannelMemorySystem] currentClockCycle = 1266
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x134
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 309
STEP 1 -> 1901
[MultiChannelMemorySystem] currentClockCycle = 1267
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x134
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 309
STEP 1 -> 1902
[MultiChannelMemorySystem] currentClockCycle = 1268
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x134
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 309
STEP 1 -> 1903
[MultiChannelMemorySystem] currentClockCycle = 1268
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x134
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 309
STEP 1 -> 1904
[MultiChannelMemorySystem] currentClockCycle = 1269
[Callback] read complete: channel = 0, address = 0x5d40, cycle = 1269
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x135
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 310
STEP 1 -> 1905
[MultiChannelMemorySystem] currentClockCycle = 1270
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x135
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 310
STEP 1 -> 1906
[MultiChannelMemorySystem] currentClockCycle = 1270
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x135
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 310
STEP 1 -> 1907
[MultiChannelMemorySystem] currentClockCycle = 1271
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x135
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 310
STEP 1 -> 1908
[MultiChannelMemorySystem] currentClockCycle = 1272
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x135
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 310
STEP 1 -> 1909
[MultiChannelMemorySystem] currentClockCycle = 1272
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x135
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 310
STEP 1 -> 1910
[MultiChannelMemorySystem] currentClockCycle = 1273
[Callback] read complete: channel = 0, address = 0x5d80, cycle = 1273
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x136
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 311
STEP 1 -> 1911
[MultiChannelMemorySystem] currentClockCycle = 1274
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x136
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 311
STEP 1 -> 1912
[MultiChannelMemorySystem] currentClockCycle = 1274
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x136
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 311
STEP 1 -> 1913
[MultiChannelMemorySystem] currentClockCycle = 1275
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x136
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 311
STEP 1 -> 1914
[MultiChannelMemorySystem] currentClockCycle = 1276
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x136
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 311
STEP 1 -> 1915
[MultiChannelMemorySystem] currentClockCycle = 1276
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x136
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 311
STEP 1 -> 1916
[MultiChannelMemorySystem] currentClockCycle = 1277
[Callback] read complete: channel = 0, address = 0x5dc0, cycle = 1277
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x137
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 312
STEP 1 -> 1917
[MultiChannelMemorySystem] currentClockCycle = 1278
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x137
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 312
STEP 1 -> 1918
[MultiChannelMemorySystem] currentClockCycle = 1278
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x137
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 312
STEP 1 -> 1919
[MultiChannelMemorySystem] currentClockCycle = 1279
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x137
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 312
STEP 1 -> 1920
[MultiChannelMemorySystem] currentClockCycle = 1280
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x137
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 312
STEP 1 -> 1921
[MultiChannelMemorySystem] currentClockCycle = 1280
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x137
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 312
STEP 1 -> 1922
[MultiChannelMemorySystem] currentClockCycle = 1281
[Callback] read complete: channel = 0, address = 0x5e00, cycle = 1281
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x138
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 313
STEP 1 -> 1923
[MultiChannelMemorySystem] currentClockCycle = 1282
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x138
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 313
STEP 1 -> 1924
[MultiChannelMemorySystem] currentClockCycle = 1282
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x138
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 313
STEP 1 -> 1925
[MultiChannelMemorySystem] currentClockCycle = 1283
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x138
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 313
STEP 1 -> 1926
[MultiChannelMemorySystem] currentClockCycle = 1284
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x138
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 313
STEP 1 -> 1927
[MultiChannelMemorySystem] currentClockCycle = 1284
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x138
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 313
STEP 1 -> 1928
[MultiChannelMemorySystem] currentClockCycle = 1285
[Callback] read complete: channel = 0, address = 0x5e40, cycle = 1285
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x139
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 314
STEP 1 -> 1929
[MultiChannelMemorySystem] currentClockCycle = 1286
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x139
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 314
STEP 1 -> 1930
[MultiChannelMemorySystem] currentClockCycle = 1286
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x139
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 314
STEP 1 -> 1931
[MultiChannelMemorySystem] currentClockCycle = 1287
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x139
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 314
STEP 1 -> 1932
[MultiChannelMemorySystem] currentClockCycle = 1288
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x139
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 314
STEP 1 -> 1933
[MultiChannelMemorySystem] currentClockCycle = 1288
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x139
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 314
STEP 1 -> 1934
[MultiChannelMemorySystem] currentClockCycle = 1289
[Callback] read complete: channel = 0, address = 0x5e80, cycle = 1289
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x13a
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 315
STEP 1 -> 1935
[MultiChannelMemorySystem] currentClockCycle = 1290
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x13a
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 315
STEP 1 -> 1936
[MultiChannelMemorySystem] currentClockCycle = 1290
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x13a
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 315
STEP 1 -> 1937
[MultiChannelMemorySystem] currentClockCycle = 1291
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x13a
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 315
STEP 1 -> 1938
[MultiChannelMemorySystem] currentClockCycle = 1292
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x13a
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 315
STEP 1 -> 1939
[MultiChannelMemorySystem] currentClockCycle = 1292
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x13a
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 315
STEP 1 -> 1940
[MultiChannelMemorySystem] currentClockCycle = 1293
[Callback] read complete: channel = 0, address = 0x5ec0, cycle = 1293
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x13b
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 316
STEP 1 -> 1941
[MultiChannelMemorySystem] currentClockCycle = 1294
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x13b
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 316
STEP 1 -> 1942
[MultiChannelMemorySystem] currentClockCycle = 1294
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x13b
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 316
STEP 1 -> 1943
[MultiChannelMemorySystem] currentClockCycle = 1295
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x13b
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 316
STEP 1 -> 1944
[MultiChannelMemorySystem] currentClockCycle = 1296
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x13b
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 316
STEP 1 -> 1945
[MultiChannelMemorySystem] currentClockCycle = 1296
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x13b
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 316
STEP 1 -> 1946
[MultiChannelMemorySystem] currentClockCycle = 1297
[Callback] read complete: channel = 0, address = 0x5f00, cycle = 1297
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x13c
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 317
STEP 1 -> 1947
[MultiChannelMemorySystem] currentClockCycle = 1298
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x13c
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 317
STEP 1 -> 1948
[MultiChannelMemorySystem] currentClockCycle = 1298
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x13c
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 317
STEP 1 -> 1949
[MultiChannelMemorySystem] currentClockCycle = 1299
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x13c
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 317
STEP 1 -> 1950
[MultiChannelMemorySystem] currentClockCycle = 1300
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x13c
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 317
STEP 1 -> 1951
[MultiChannelMemorySystem] currentClockCycle = 1300
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x13c
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 317
STEP 1 -> 1952
[MultiChannelMemorySystem] currentClockCycle = 1301
[Callback] read complete: channel = 0, address = 0x5f40, cycle = 1301
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x13d
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 318
STEP 1 -> 1953
[MultiChannelMemorySystem] currentClockCycle = 1302
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x13d
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 318
STEP 1 -> 1954
[MultiChannelMemorySystem] currentClockCycle = 1302
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x13d
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 318
STEP 1 -> 1955
[MultiChannelMemorySystem] currentClockCycle = 1303
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x13d
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 318
STEP 1 -> 1956
[MultiChannelMemorySystem] currentClockCycle = 1304
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x13d
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 318
STEP 1 -> 1957
[MultiChannelMemorySystem] currentClockCycle = 1304
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x13d
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 318
STEP 1 -> 1958
[MultiChannelMemorySystem] currentClockCycle = 1305
[Callback] read complete: channel = 0, address = 0x5f80, cycle = 1305
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x13e
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 319
STEP 1 -> 1959
[MultiChannelMemorySystem] currentClockCycle = 1306
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x13e
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 319
STEP 1 -> 1960
[MultiChannelMemorySystem] currentClockCycle = 1306
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x13e
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 319
STEP 1 -> 1961
[MultiChannelMemorySystem] currentClockCycle = 1307
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x13e
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 319
STEP 1 -> 1962
[MultiChannelMemorySystem] currentClockCycle = 1308
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x13e
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 319
STEP 1 -> 1963
[MultiChannelMemorySystem] currentClockCycle = 1308
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x13e
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 319
STEP 1 -> 1964
[MultiChannelMemorySystem] currentClockCycle = 1309
[Callback] read complete: channel = 0, address = 0x5fc0, cycle = 1309
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x13f
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 320
STEP 1 -> 1965
[MultiChannelMemorySystem] currentClockCycle = 1310
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x13f
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 320
STEP 1 -> 1966
[MultiChannelMemorySystem] currentClockCycle = 1310
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x13f
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 320
STEP 1 -> 1967
[MultiChannelMemorySystem] currentClockCycle = 1311
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x13f
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 320
STEP 1 -> 1968
[MultiChannelMemorySystem] currentClockCycle = 1312
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x13f
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 320
STEP 1 -> 1969
[MultiChannelMemorySystem] currentClockCycle = 1312
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x13f
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 320
STEP 1 -> 1970
[MultiChannelMemorySystem] currentClockCycle = 1313
[Callback] read complete: channel = 0, address = 0x6000, cycle = 1313
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x140
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 321
STEP 1 -> 1971
[MultiChannelMemorySystem] currentClockCycle = 1314
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x140
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 321
STEP 1 -> 1972
[MultiChannelMemorySystem] currentClockCycle = 1314
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x140
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 321
STEP 1 -> 1973
[MultiChannelMemorySystem] currentClockCycle = 1315
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x140
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 321
STEP 1 -> 1974
[MultiChannelMemorySystem] currentClockCycle = 1316
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x140
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 321
STEP 1 -> 1975
[MultiChannelMemorySystem] currentClockCycle = 1316
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x140
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 321
STEP 1 -> 1976
[MultiChannelMemorySystem] currentClockCycle = 1317
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x140
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 321
end peeking
STEP 1 -> 1977
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 1318
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x140
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 321
STEP 1 -> 1978
[MultiChannelMemorySystem] currentClockCycle = 1318
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x140
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 321
STEP 1 -> 1979
[MultiChannelMemorySystem] currentClockCycle = 1319
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x140
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 321
STEP 1 -> 1980
[MultiChannelMemorySystem] currentClockCycle = 1320
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x140
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 321
STEP 1 -> 1981
[MultiChannelMemorySystem] currentClockCycle = 1320
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x140
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 321
STEP 1 -> 1982
[MultiChannelMemorySystem] currentClockCycle = 1321
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x140
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 321
STEP 1 -> 1983
[MultiChannelMemorySystem] currentClockCycle = 1322
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x140
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 321
STEP 1 -> 1984
[MultiChannelMemorySystem] currentClockCycle = 1322
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x140
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 321
STEP 1 -> 1985
[MultiChannelMemorySystem] currentClockCycle = 1323
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x140
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 321
STEP 1 -> 1986
[MultiChannelMemorySystem] currentClockCycle = 1324
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x140
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 321
STEP 1 -> 1987
[MultiChannelMemorySystem] currentClockCycle = 1324
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x140
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 321
STEP 1 -> 1988
[MultiChannelMemorySystem] currentClockCycle = 1325
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x140
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 321
STEP 1 -> 1989
[MultiChannelMemorySystem] currentClockCycle = 1326
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x140
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 321
STEP 1 -> 1990
[MultiChannelMemorySystem] currentClockCycle = 1326
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x140
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 321
STEP 1 -> 1991
[MultiChannelMemorySystem] currentClockCycle = 1327
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x140
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 321
STEP 1 -> 1992
[MultiChannelMemorySystem] currentClockCycle = 1328
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x140
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 321
STEP 1 -> 1993
[MultiChannelMemorySystem] currentClockCycle = 1328
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x140
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 321
STEP 1 -> 1994
[MultiChannelMemorySystem] currentClockCycle = 1329
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x140
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 321
STEP 1 -> 1995
[MultiChannelMemorySystem] currentClockCycle = 1330
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x140
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 321
STEP 1 -> 1996
[MultiChannelMemorySystem] currentClockCycle = 1330
[Callback] read complete: channel = 0, address = 0x6040, cycle = 1330
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x141
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 322
STEP 1 -> 1997
[MultiChannelMemorySystem] currentClockCycle = 1331
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x141
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 322
STEP 1 -> 1998
[MultiChannelMemorySystem] currentClockCycle = 1332
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x141
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 322
STEP 1 -> 1999
[MultiChannelMemorySystem] currentClockCycle = 1332
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x141
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 322
STEP 1 -> 2000
[MultiChannelMemorySystem] currentClockCycle = 1333
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x141
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 322
STEP 1 -> 2001
[MultiChannelMemorySystem] currentClockCycle = 1334
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x141
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 322
STEP 1 -> 2002
[MultiChannelMemorySystem] currentClockCycle = 1334
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x141
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 322
STEP 1 -> 2003
[MultiChannelMemorySystem] currentClockCycle = 1335
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x141
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 322
STEP 1 -> 2004
[MultiChannelMemorySystem] currentClockCycle = 1336
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x141
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 322
STEP 1 -> 2005
[MultiChannelMemorySystem] currentClockCycle = 1336
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x141
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 322
STEP 1 -> 2006
[MultiChannelMemorySystem] currentClockCycle = 1337
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x141
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 322
STEP 1 -> 2007
[MultiChannelMemorySystem] currentClockCycle = 1338
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x141
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 322
STEP 1 -> 2008
[MultiChannelMemorySystem] currentClockCycle = 1338
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x141
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 322
STEP 1 -> 2009
[MultiChannelMemorySystem] currentClockCycle = 1339
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x141
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 322
STEP 1 -> 2010
[MultiChannelMemorySystem] currentClockCycle = 1340
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x141
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 322
STEP 1 -> 2011
[MultiChannelMemorySystem] currentClockCycle = 1340
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x141
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 322
STEP 1 -> 2012
[MultiChannelMemorySystem] currentClockCycle = 1341
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x141
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 322
STEP 1 -> 2013
[MultiChannelMemorySystem] currentClockCycle = 1342
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x141
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 322
STEP 1 -> 2014
[MultiChannelMemorySystem] currentClockCycle = 1342
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x141
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 322
STEP 1 -> 2015
[MultiChannelMemorySystem] currentClockCycle = 1343
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x141
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 322
STEP 1 -> 2016
[MultiChannelMemorySystem] currentClockCycle = 1344
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x141
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 322
STEP 1 -> 2017
[MultiChannelMemorySystem] currentClockCycle = 1344
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x141
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 322
STEP 1 -> 2018
[MultiChannelMemorySystem] currentClockCycle = 1345
[Callback] read complete: channel = 0, address = 0x6080, cycle = 1345
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x142
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 323
STEP 1 -> 2019
[MultiChannelMemorySystem] currentClockCycle = 1346
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x142
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 323
STEP 1 -> 2020
[MultiChannelMemorySystem] currentClockCycle = 1346
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x142
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 323
STEP 1 -> 2021
[MultiChannelMemorySystem] currentClockCycle = 1347
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x142
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 323
STEP 1 -> 2022
[MultiChannelMemorySystem] currentClockCycle = 1348
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x142
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 323
STEP 1 -> 2023
[MultiChannelMemorySystem] currentClockCycle = 1348
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x142
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 323
STEP 1 -> 2024
[MultiChannelMemorySystem] currentClockCycle = 1349
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x142
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 323
STEP 1 -> 2025
[MultiChannelMemorySystem] currentClockCycle = 1350
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x142
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 323
STEP 1 -> 2026
[MultiChannelMemorySystem] currentClockCycle = 1350
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x142
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 323
STEP 1 -> 2027
[MultiChannelMemorySystem] currentClockCycle = 1351
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x142
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 323
STEP 1 -> 2028
[MultiChannelMemorySystem] currentClockCycle = 1352
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x142
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 323
STEP 1 -> 2029
[MultiChannelMemorySystem] currentClockCycle = 1352
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x142
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 323
start peeking
end peeking
STEP 1 -> 2030
[MultiChannelMemorySystem] currentClockCycle = 1353
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x142
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 323
start peeking
end peeking
STEP 1 -> 2031
[MultiChannelMemorySystem] currentClockCycle = 1354
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x142
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 323
STEP 1 -> 2032
[MultiChannelMemorySystem] currentClockCycle = 1354
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x142
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 323
start peeking
end peeking
STEP 1 -> 2033
[MultiChannelMemorySystem] currentClockCycle = 1355
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x142
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 323
start peeking
end peeking
STEP 1 -> 2034
[MultiChannelMemorySystem] currentClockCycle = 1356
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x142
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 323
STEP 1 -> 2035
[MultiChannelMemorySystem] currentClockCycle = 1356
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x142
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 323
STEP 1 -> 2036
[MultiChannelMemorySystem] currentClockCycle = 1357
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x142
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 323
STEP 1 -> 2037
[MultiChannelMemorySystem] currentClockCycle = 1358
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x142
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 323
start peeking
end peeking
STEP 1 -> 2038
[MultiChannelMemorySystem] currentClockCycle = 1358
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x142
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 323
STEP 1 -> 2039
[MultiChannelMemorySystem] currentClockCycle = 1359
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x142
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 323
STEP 1 -> 2040
[MultiChannelMemorySystem] currentClockCycle = 1360
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x142
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 323
STEP 1 -> 2041
[MultiChannelMemorySystem] currentClockCycle = 1360
[Callback] read complete: channel = 0, address = 0x60c0, cycle = 1360
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x143
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 324
STEP 1 -> 2042
[MultiChannelMemorySystem] currentClockCycle = 1361
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x143
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 324
STEP 1 -> 2043
[MultiChannelMemorySystem] currentClockCycle = 1362
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x143
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 324
start peeking
end peeking
STEP 1 -> 2044
[MultiChannelMemorySystem] currentClockCycle = 1362
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x143
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 324
STEP 1 -> 2045
[MultiChannelMemorySystem] currentClockCycle = 1363
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x143
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 324
STEP 1 -> 2046
[MultiChannelMemorySystem] currentClockCycle = 1364
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x143
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 324
start peeking
end peeking
STEP 1 -> 2047
[MultiChannelMemorySystem] currentClockCycle = 1364
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x143
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 324
start peeking
end peeking
STEP 1 -> 2048
[MultiChannelMemorySystem] currentClockCycle = 1365
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x143
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 324
STEP 1 -> 2049
[MultiChannelMemorySystem] currentClockCycle = 1366
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x143
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 324
STEP 1 -> 2050
[MultiChannelMemorySystem] currentClockCycle = 1366
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x143
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 324
STEP 1 -> 2051
[MultiChannelMemorySystem] currentClockCycle = 1367
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x143
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 324
STEP 1 -> 2052
[MultiChannelMemorySystem] currentClockCycle = 1368
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x143
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 324
STEP 1 -> 2053
[MultiChannelMemorySystem] currentClockCycle = 1368
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x143
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 324
STEP 1 -> 2054
[MultiChannelMemorySystem] currentClockCycle = 1369
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x143
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 324
STEP 1 -> 2055
[MultiChannelMemorySystem] currentClockCycle = 1370
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x143
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 324
STEP 1 -> 2056
[MultiChannelMemorySystem] currentClockCycle = 1370
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x143
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 324
STEP 1 -> 2057
[MultiChannelMemorySystem] currentClockCycle = 1371
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x143
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 324
STEP 1 -> 2058
[MultiChannelMemorySystem] currentClockCycle = 1372
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x143
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
start peeking
end peeking
numTransCompleted = 324
STEP 1 -> 2059
[MultiChannelMemorySystem] currentClockCycle = 1372
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x143
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
start peeking
end peeking
numTransCompleted = 324
STEP 1 -> 2060
[MultiChannelMemorySystem] currentClockCycle = 1373
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x143
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 324
STEP 1 -> 2061
[MultiChannelMemorySystem] currentClockCycle = 1374
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x143
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 324
STEP 1 -> 2062
[MultiChannelMemorySystem] currentClockCycle = 1374
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x143
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 324
STEP 1 -> 2063
[MultiChannelMemorySystem] currentClockCycle = 1375
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x143
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 324
STEP 1 -> 2064
[MultiChannelMemorySystem] currentClockCycle = 1376
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x143
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
start peeking
end peeking
numTransCompleted = 324
STEP 1 -> 2065
[MultiChannelMemorySystem] currentClockCycle = 1376
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x143
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 324
STEP 1 -> 2066
[MultiChannelMemorySystem] currentClockCycle = 1377
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x143
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 324
STEP 1 -> 2067
[MultiChannelMemorySystem] currentClockCycle = 1378
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x143
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 324
STEP 1 -> 2068
[MultiChannelMemorySystem] currentClockCycle = 1378
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x143
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 324
STEP 1 -> 2069
[MultiChannelMemorySystem] currentClockCycle = 1379
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x143
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 324
STEP 1 -> 2070
[MultiChannelMemorySystem] currentClockCycle = 1380
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x143
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 324
STEP 1 -> 2071
[MultiChannelMemorySystem] currentClockCycle = 1380
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x143
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 324
STEP 1 -> 2072
[MultiChannelMemorySystem] currentClockCycle = 1381
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x143
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 324
STEP 1 -> 2073
[MultiChannelMemorySystem] currentClockCycle = 1382
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x143
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 324
STEP 1 -> 2074
[MultiChannelMemorySystem] currentClockCycle = 1382
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x143
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 324
STEP 1 -> 2075
[MultiChannelMemorySystem] currentClockCycle = 1383
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x143
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 324
STEP 1 -> 2076
[MultiChannelMemorySystem] currentClockCycle = 1384
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x143
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 324
STEP 1 -> 2077
[MultiChannelMemorySystem] currentClockCycle = 1384
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x143
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 324
STEP 1 -> 2078
[MultiChannelMemorySystem] currentClockCycle = 1385
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x143
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 324
STEP 1 -> 2079
[MultiChannelMemorySystem] currentClockCycle = 1386
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x143
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 324
STEP 1 -> 2080
[MultiChannelMemorySystem] currentClockCycle = 1386
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x143
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 324
STEP 1 -> 2081
[MultiChannelMemorySystem] currentClockCycle = 1387
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x143
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 324
start peeking
end peeking
STEP 1 -> 2082
[MultiChannelMemorySystem] currentClockCycle = 1388
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x143
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 324
STEP 1 -> 2083
[MultiChannelMemorySystem] currentClockCycle = 1388
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x143
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 324
start peeking
end peeking
STEP 1 -> 2084
[MultiChannelMemorySystem] currentClockCycle = 1389
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x143
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 324
STEP 1 -> 2085
[MultiChannelMemorySystem] currentClockCycle = 1390
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x143
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 324
STEP 1 -> 2086
[MultiChannelMemorySystem] currentClockCycle = 1390
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x143
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 324
STEP 1 -> 2087
[MultiChannelMemorySystem] currentClockCycle = 1391
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x143
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 324
STEP 1 -> 2088
[MultiChannelMemorySystem] currentClockCycle = 1392
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x143
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 324
STEP 1 -> 2089
[MultiChannelMemorySystem] currentClockCycle = 1392
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x143
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 324
STEP 1 -> 2090
[MultiChannelMemorySystem] currentClockCycle = 1393
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x143
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 324
STEP 1 -> 2091
[MultiChannelMemorySystem] currentClockCycle = 1394
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x143
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 324
STEP 1 -> 2092
[MultiChannelMemorySystem] currentClockCycle = 1394
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x143
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 324
STEP 1 -> 2093
[MultiChannelMemorySystem] currentClockCycle = 1395
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x143
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 324
STEP 1 -> 2094
[MultiChannelMemorySystem] currentClockCycle = 1396
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x143
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 324
STEP 1 -> 2095
[MultiChannelMemorySystem] currentClockCycle = 1396
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x143
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 324
STEP 1 -> 2096
[MultiChannelMemorySystem] currentClockCycle = 1397
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x143
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 324
STEP 1 -> 2097
[MultiChannelMemorySystem] currentClockCycle = 1398
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x143
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 324
STEP 1 -> 2098
[MultiChannelMemorySystem] currentClockCycle = 1398
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x143
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 324
STEP 1 -> 2099
[MultiChannelMemorySystem] currentClockCycle = 1399
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x143
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 324
STEP 1 -> 2100
[MultiChannelMemorySystem] currentClockCycle = 1400
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x143
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 324
STEP 1 -> 2101
[MultiChannelMemorySystem] currentClockCycle = 1400
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x143
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 324
STEP 1 -> 2102
[MultiChannelMemorySystem] currentClockCycle = 1401
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x143
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 324
STEP 1 -> 2103
[MultiChannelMemorySystem] currentClockCycle = 1402
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x143
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 324
STEP 1 -> 2104
[MultiChannelMemorySystem] currentClockCycle = 1402
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x143
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 324
STEP 1 -> 2105
[MultiChannelMemorySystem] currentClockCycle = 1403
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x143
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 324
STEP 1 -> 2106
[MultiChannelMemorySystem] currentClockCycle = 1404
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x143
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 324
STEP 1 -> 2107
[MultiChannelMemorySystem] currentClockCycle = 1404
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x143
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 324
STEP 1 -> 2108
[MultiChannelMemorySystem] currentClockCycle = 1405
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x143
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 324
STEP 1 -> 2109
[MultiChannelMemorySystem] currentClockCycle = 1406
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x143
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 324
STEP 1 -> 2110
[MultiChannelMemorySystem] currentClockCycle = 1406
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x143
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 324
STEP 1 -> 2111
[MultiChannelMemorySystem] currentClockCycle = 1407
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x143
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 324
STEP 1 -> 2112
[MultiChannelMemorySystem] currentClockCycle = 1408
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x143
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 324
STEP 1 -> 2113
[MultiChannelMemorySystem] currentClockCycle = 1408
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x143
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 324
STEP 1 -> 2114
[MultiChannelMemorySystem] currentClockCycle = 1409
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x143
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 324
STEP 1 -> 2115
[MultiChannelMemorySystem] currentClockCycle = 1410
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x143
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 324
STEP 1 -> 2116
[MultiChannelMemorySystem] currentClockCycle = 1410
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x143
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 324
STEP 1 -> 2117
[MultiChannelMemorySystem] currentClockCycle = 1411
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x143
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 324
STEP 1 -> 2118
[MultiChannelMemorySystem] currentClockCycle = 1412
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x143
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 324
STEP 1 -> 2119
[MultiChannelMemorySystem] currentClockCycle = 1412
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x143
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 324
STEP 1 -> 2120
[MultiChannelMemorySystem] currentClockCycle = 1413
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x143
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 324
STEP 1 -> 2121
[MultiChannelMemorySystem] currentClockCycle = 1414
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x143
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 324
STEP 1 -> 2122
[MultiChannelMemorySystem] currentClockCycle = 1414
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x143
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 324
STEP 1 -> 2123
[MultiChannelMemorySystem] currentClockCycle = 1415
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x143
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 324
STEP 1 -> 2124
[MultiChannelMemorySystem] currentClockCycle = 1416
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x143
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 324
STEP 1 -> 2125
[MultiChannelMemorySystem] currentClockCycle = 1416
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x143
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 324
start peeking
end peeking
STEP 1 -> 2126
[MultiChannelMemorySystem] currentClockCycle = 1417
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x143
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 324
STEP 1 -> 2127
[MultiChannelMemorySystem] currentClockCycle = 1418
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x143
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 324
STEP 1 -> 2128
[MultiChannelMemorySystem] currentClockCycle = 1418
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x143
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 324
STEP 1 -> 2129
[MultiChannelMemorySystem] currentClockCycle = 1419
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x143
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 324
STEP 1 -> 2130
[MultiChannelMemorySystem] currentClockCycle = 1420
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x143
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 324
STEP 1 -> 2131
[MultiChannelMemorySystem] currentClockCycle = 1420
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x143
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 324
STEP 1 -> 2132
[MultiChannelMemorySystem] currentClockCycle = 1421
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x143
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 324
STEP 1 -> 2133
[MultiChannelMemorySystem] currentClockCycle = 1422
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x143
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 324
STEP 1 -> 2134
[MultiChannelMemorySystem] currentClockCycle = 1422
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x143
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 324
STEP 1 -> 2135
[MultiChannelMemorySystem] currentClockCycle = 1423
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x143
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 324
STEP 1 -> 2136
[MultiChannelMemorySystem] currentClockCycle = 1424
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x143
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 324
STEP 1 -> 2137
[MultiChannelMemorySystem] currentClockCycle = 1424
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x143
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 324
STEP 1 -> 2138
[MultiChannelMemorySystem] currentClockCycle = 1425
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x143
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 324
STEP 1 -> 2139
[MultiChannelMemorySystem] currentClockCycle = 1426
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x143
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 324
STEP 1 -> 2140
[MultiChannelMemorySystem] currentClockCycle = 1426
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x143
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 324
STEP 1 -> 2141
[MultiChannelMemorySystem] currentClockCycle = 1427
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x143
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 324
STEP 1 -> 2142
[MultiChannelMemorySystem] currentClockCycle = 1428
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x143
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 324
STEP 1 -> 2143
[MultiChannelMemorySystem] currentClockCycle = 1428
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x143
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 324
STEP 1 -> 2144
[MultiChannelMemorySystem] currentClockCycle = 1429
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x143
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 324
STEP 1 -> 2145
[MultiChannelMemorySystem] currentClockCycle = 1430
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x143
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 324
STEP 1 -> 2146
[MultiChannelMemorySystem] currentClockCycle = 1430
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x143
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 324
STEP 1 -> 2147
[MultiChannelMemorySystem] currentClockCycle = 1431
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x143
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 324
STEP 1 -> 2148
[MultiChannelMemorySystem] currentClockCycle = 1432
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x143
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 324
STEP 1 -> 2149
[MultiChannelMemorySystem] currentClockCycle = 1432
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x143
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 324
STEP 1 -> 2150
[MultiChannelMemorySystem] currentClockCycle = 1433
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x143
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 324
STEP 1 -> 2151
[MultiChannelMemorySystem] currentClockCycle = 1434
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x143
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 324
STEP 1 -> 2152
[MultiChannelMemorySystem] currentClockCycle = 1434
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x143
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 324
STEP 1 -> 2153
[MultiChannelMemorySystem] currentClockCycle = 1435
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x143
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 324
STEP 1 -> 2154
[MultiChannelMemorySystem] currentClockCycle = 1436
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x143
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 324
STEP 1 -> 2155
[MultiChannelMemorySystem] currentClockCycle = 1436
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x143
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 324
STEP 1 -> 2156
[MultiChannelMemorySystem] currentClockCycle = 1437
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x143
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 324
STEP 1 -> 2157
[MultiChannelMemorySystem] currentClockCycle = 1438
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x143
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 324
STEP 1 -> 2158
[MultiChannelMemorySystem] currentClockCycle = 1438
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x143
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
start peeking
end peeking
numTransCompleted = 324
STEP 1 -> 2159
[MultiChannelMemorySystem] currentClockCycle = 1439
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x143
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 324
STEP 1 -> 2160
[MultiChannelMemorySystem] currentClockCycle = 1440
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x143
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 324
STEP 1 -> 2161
[MultiChannelMemorySystem] currentClockCycle = 1440
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x143
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 324
STEP 1 -> 2162
[MultiChannelMemorySystem] currentClockCycle = 1441
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x143
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 324
STEP 1 -> 2163
[MultiChannelMemorySystem] currentClockCycle = 1442
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x143
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 324
STEP 1 -> 2164
[MultiChannelMemorySystem] currentClockCycle = 1442
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x143
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 324
STEP 1 -> 2165
[MultiChannelMemorySystem] currentClockCycle = 1443
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x143
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 324
STEP 1 -> 2166
[MultiChannelMemorySystem] currentClockCycle = 1444
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x143
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 324
STEP 1 -> 2167
[MultiChannelMemorySystem] currentClockCycle = 1444
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x143
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 324
STEP 1 -> 2168
[MultiChannelMemorySystem] currentClockCycle = 1445
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x143
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 324
STEP 1 -> 2169
[MultiChannelMemorySystem] currentClockCycle = 1446
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x143
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 324
STEP 1 -> 2170
[MultiChannelMemorySystem] currentClockCycle = 1446
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x143
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 324
start peeking
end peeking
STEP 1 -> 2171
[MultiChannelMemorySystem] currentClockCycle = 1447
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x143
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 324
start peeking
end peeking
STEP 1 -> 2172
[MultiChannelMemorySystem] currentClockCycle = 1448
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x143
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 324
STEP 1 -> 2173
[MultiChannelMemorySystem] currentClockCycle = 1448
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x143
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
start peeking
end peeking
numTransCompleted = 324
STEP 1 -> 2174
[MultiChannelMemorySystem] currentClockCycle = 1449
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x143
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
start peeking
end peeking
numTransCompleted = 324
STEP 1 -> 2175
[MultiChannelMemorySystem] currentClockCycle = 1450
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x143
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 324
STEP 1 -> 2176
[MultiChannelMemorySystem] currentClockCycle = 1450
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x143
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 324
STEP 1 -> 2177
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 1451
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x143
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
start peeking
end peeking
numTransCompleted = 324
STEP 1 -> 2178
[MultiChannelMemorySystem] currentClockCycle = 1452
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x143
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 324
STEP 1 -> 2179
[MultiChannelMemorySystem] currentClockCycle = 1452
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x143
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
start peeking
end peeking
numTransCompleted = 324
STEP 1 -> 2180
[MultiChannelMemorySystem] currentClockCycle = 1453
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x143
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 324
STEP 1 -> 2181
[MultiChannelMemorySystem] currentClockCycle = 1454
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x143
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
start peeking
end peeking
numTransCompleted = 324
STEP 1 -> 2182
[MultiChannelMemorySystem] currentClockCycle = 1454
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x143
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 324
STEP 1 -> 2183
[MultiChannelMemorySystem] currentClockCycle = 1455
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x143
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
start peeking
end peeking
numTransCompleted = 324
STEP 1 -> 2184
[MultiChannelMemorySystem] currentClockCycle = 1456
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x143
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 324
STEP 1 -> 2185
[MultiChannelMemorySystem] currentClockCycle = 1456
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x143
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 324
STEP 1 -> 2186
[MultiChannelMemorySystem] currentClockCycle = 1457
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x143
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 324
STEP 1 -> 2187
[MultiChannelMemorySystem] currentClockCycle = 1458
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x143
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 324
STEP 1 -> 2188
[MultiChannelMemorySystem] currentClockCycle = 1458
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x143
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 324
STEP 1 -> 2189
[MultiChannelMemorySystem] currentClockCycle = 1459
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x143
>>>>>>>>>> end clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 324
STEP 1 -> 2190
[MultiChannelMemorySystem] currentClockCycle = 1460
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x143
>>>>>>>>>> end clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
start peeking
end peeking
numTransCompleted = 324
start peeking
end peeking
STEP 1 -> 2191
[MultiChannelMemorySystem] currentClockCycle = 1460
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x143
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 324
end peeking
STEP 1 -> 2192
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 1461
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x143
>>>>>>>>>> end clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 324
STEP 1 -> 2193
[MultiChannelMemorySystem] currentClockCycle = 1462
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x143
>>>>>>>>>> end clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
>>>>>>>>>> start injection  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 324
STEP 1 -> 2194
[MultiChannelMemorySystem] currentClockCycle = 1462
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x143
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 324
STEP 1 -> 2195
[MultiChannelMemorySystem] currentClockCycle = 1463
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x143
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 324
STEP 1 -> 2196
[MultiChannelMemorySystem] currentClockCycle = 1464
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x143
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 324
STEP 1 -> 2197
[MultiChannelMemorySystem] currentClockCycle = 1464
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x143
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 324
STEP 1 -> 2198
[MultiChannelMemorySystem] currentClockCycle = 1465
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x143
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 324
STEP 1 -> 2199
[MultiChannelMemorySystem] currentClockCycle = 1466
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x143
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 324
STEP 1 -> 2200
[MultiChannelMemorySystem] currentClockCycle = 1466
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x143
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 324
STEP 1 -> 2201
[MultiChannelMemorySystem] currentClockCycle = 1467
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x143
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 324
STEP 1 -> 2202
[MultiChannelMemorySystem] currentClockCycle = 1468
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x143
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 324
STEP 1 -> 2203
[MultiChannelMemorySystem] currentClockCycle = 1468
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x143
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 324
STEP 1 -> 2204
[MultiChannelMemorySystem] currentClockCycle = 1469
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x143
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 324
STEP 1 -> 2205
[MultiChannelMemorySystem] currentClockCycle = 1470
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x143
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 324
STEP 1 -> 2206
[MultiChannelMemorySystem] currentClockCycle = 1470
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x143
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 324
STEP 1 -> 2207
[MultiChannelMemorySystem] currentClockCycle = 1471
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x143
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 324
STEP 1 -> 2208
[MultiChannelMemorySystem] currentClockCycle = 1472
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x143
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 324
STEP 1 -> 2209
[MultiChannelMemorySystem] currentClockCycle = 1472
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x143
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 324
STEP 1 -> 2210
[MultiChannelMemorySystem] currentClockCycle = 1473
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x143
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 324
STEP 1 -> 2211
[MultiChannelMemorySystem] currentClockCycle = 1474
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x143
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 324
STEP 1 -> 2212
[MultiChannelMemorySystem] currentClockCycle = 1474
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x143
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 324
STEP 1 -> 2213
[MultiChannelMemorySystem] currentClockCycle = 1475
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x143
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 324
STEP 1 -> 2214
[MultiChannelMemorySystem] currentClockCycle = 1476
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x143
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
start peeking
end peeking
numTransCompleted = 324
STEP 1 -> 2215
[MultiChannelMemorySystem] currentClockCycle = 1476
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x143
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 324
STEP 1 -> 2216
[MultiChannelMemorySystem] currentClockCycle = 1477
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x143
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 324
STEP 1 -> 2217
[MultiChannelMemorySystem] currentClockCycle = 1478
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x143
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 324
STEP 1 -> 2218
[MultiChannelMemorySystem] currentClockCycle = 1478
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x143
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 324
STEP 1 -> 2219
[MultiChannelMemorySystem] currentClockCycle = 1479
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x143
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 324
STEP 1 -> 2220
[MultiChannelMemorySystem] currentClockCycle = 1480
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x143
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 324
STEP 1 -> 2221
[MultiChannelMemorySystem] currentClockCycle = 1480
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x143
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
start peeking
end peeking
numTransCompleted = 324
STEP 1 -> 2222
[MultiChannelMemorySystem] currentClockCycle = 1481
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x143
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 324
STEP 1 -> 2223
[MultiChannelMemorySystem] currentClockCycle = 1482
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x143
>>>>>>>>>> end clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 324
STEP 1 -> 2224
[MultiChannelMemorySystem] currentClockCycle = 1482
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x143
>>>>>>>>>> end clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 324
STEP 1 -> 2225
[MultiChannelMemorySystem] currentClockCycle = 1483
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x143
>>>>>>>>>> end clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
>>>>>>>>>> start injection  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 324
STEP 1 -> 2226
[MultiChannelMemorySystem] currentClockCycle = 1484
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x143
>>>>>>>>>> end clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
>>>>>>>>>> start injection  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 324
STEP 1 -> 2227
[MultiChannelMemorySystem] currentClockCycle = 1484
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x143
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 324
STEP 1 -> 2228
[MultiChannelMemorySystem] currentClockCycle = 1485
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x143
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 324
STEP 1 -> 2229
[MultiChannelMemorySystem] currentClockCycle = 1486
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x143
>>>>>>>>>> end clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 324
STEP 1 -> 2230
[MultiChannelMemorySystem] currentClockCycle = 1486
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x143
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 324
STEP 1 -> 2231
[MultiChannelMemorySystem] currentClockCycle = 1487
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x143
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 324
STEP 1 -> 2232
[MultiChannelMemorySystem] currentClockCycle = 1488
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x143
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 324
STEP 1 -> 2233
[MultiChannelMemorySystem] currentClockCycle = 1488
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x143
>>>>>>>>>> end clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 324
STEP 1 -> 2234
[MultiChannelMemorySystem] currentClockCycle = 1489
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x143
>>>>>>>>>> end clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 324
STEP 1 -> 2235
[MultiChannelMemorySystem] currentClockCycle = 1490
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x143
>>>>>>>>>> end clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
start peeking
end peeking
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 324
STEP 1 -> 2236
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 1490
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x143
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 324
STEP 1 -> 2237
[MultiChannelMemorySystem] currentClockCycle = 1491
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x143
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 324
STEP 1 -> 2238
[MultiChannelMemorySystem] currentClockCycle = 1492
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x143
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 324
STEP 1 -> 2239
[MultiChannelMemorySystem] currentClockCycle = 1492
[Callback] read complete: channel = 0, address = 0x6100, cycle = 1492
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x144
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 325
STEP 1 -> 2240
[MultiChannelMemorySystem] currentClockCycle = 1493
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x144
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 325
STEP 1 -> 2241
[MultiChannelMemorySystem] currentClockCycle = 1494
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x144
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 325
STEP 1 -> 2242
[MultiChannelMemorySystem] currentClockCycle = 1494
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x144
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 325
STEP 1 -> 2243
[MultiChannelMemorySystem] currentClockCycle = 1495
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x144
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 325
STEP 1 -> 2244
[MultiChannelMemorySystem] currentClockCycle = 1496
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x144
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 325
STEP 1 -> 2245
[MultiChannelMemorySystem] currentClockCycle = 1496
[Callback] read complete: channel = 0, address = 0x6140, cycle = 1496
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x145
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 326
STEP 1 -> 2246
[MultiChannelMemorySystem] currentClockCycle = 1497
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x145
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 326
STEP 1 -> 2247
[MultiChannelMemorySystem] currentClockCycle = 1498
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x145
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 326
STEP 1 -> 2248
[MultiChannelMemorySystem] currentClockCycle = 1498
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x145
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 326
STEP 1 -> 2249
[MultiChannelMemorySystem] currentClockCycle = 1499
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x145
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 326
start peeking
end peeking
STEP 1 -> 2250
[MultiChannelMemorySystem] currentClockCycle = 1500
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x145
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 326
start peeking
end peeking
STEP 1 -> 2251
[MultiChannelMemorySystem] currentClockCycle = 1500
[Callback] read complete: channel = 0, address = 0x6180, cycle = 1500
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x146
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 327
STEP 1 -> 2252
[MultiChannelMemorySystem] currentClockCycle = 1501
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x146
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 327
STEP 1 -> 2253
[MultiChannelMemorySystem] currentClockCycle = 1502
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x146
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 327
STEP 1 -> 2254
[MultiChannelMemorySystem] currentClockCycle = 1502
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x146
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 327
STEP 1 -> 2255
[MultiChannelMemorySystem] currentClockCycle = 1503
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x146
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 327
STEP 1 -> 2256
[MultiChannelMemorySystem] currentClockCycle = 1504
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x146
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 327
STEP 1 -> 2257
[MultiChannelMemorySystem] currentClockCycle = 1504
[Callback] read complete: channel = 0, address = 0x61c0, cycle = 1504
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x147
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 328
STEP 1 -> 2258
[MultiChannelMemorySystem] currentClockCycle = 1505
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x147
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 328
STEP 1 -> 2259
[MultiChannelMemorySystem] currentClockCycle = 1506
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x147
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 328
STEP 1 -> 2260
[MultiChannelMemorySystem] currentClockCycle = 1506
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x147
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 328
STEP 1 -> 2261
[MultiChannelMemorySystem] currentClockCycle = 1507
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x147
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 328
STEP 1 -> 2262
[MultiChannelMemorySystem] currentClockCycle = 1508
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x147
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 328
STEP 1 -> 2263
[MultiChannelMemorySystem] currentClockCycle = 1508
[Callback] read complete: channel = 0, address = 0x6300, cycle = 1508
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x14c
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 329
STEP 1 -> 2264
[MultiChannelMemorySystem] currentClockCycle = 1509
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x14c
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 329
STEP 1 -> 2265
[MultiChannelMemorySystem] currentClockCycle = 1510
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x14c
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 329
STEP 1 -> 2266
[MultiChannelMemorySystem] currentClockCycle = 1510
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x14c
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 329
STEP 1 -> 2267
[MultiChannelMemorySystem] currentClockCycle = 1511
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x14c
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
end peeking
numTransCompleted = 329
start peeking
end peeking
STEP 1 -> 2268
[MultiChannelMemorySystem] currentClockCycle = 1512
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x14c
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 329
STEP 1 -> 2269
[MultiChannelMemorySystem] currentClockCycle = 1512
[Callback] read complete: channel = 0, address = 0x6200, cycle = 1512
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x148
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 330
STEP 1 -> 2270
[MultiChannelMemorySystem] currentClockCycle = 1513
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x148
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 330
STEP 1 -> 2271
[MultiChannelMemorySystem] currentClockCycle = 1514
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x148
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 330
STEP 1 -> 2272
[MultiChannelMemorySystem] currentClockCycle = 1514
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x148
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 330
STEP 1 -> 2273
[MultiChannelMemorySystem] currentClockCycle = 1515
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x148
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 330
STEP 1 -> 2274
[MultiChannelMemorySystem] currentClockCycle = 1516
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x148
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 330
STEP 1 -> 2275
[MultiChannelMemorySystem] currentClockCycle = 1516
[Callback] read complete: channel = 0, address = 0x6240, cycle = 1516
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x149
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 331
STEP 1 -> 2276
[MultiChannelMemorySystem] currentClockCycle = 1517
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x149
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 331
STEP 1 -> 2277
[MultiChannelMemorySystem] currentClockCycle = 1518
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x149
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 331
STEP 1 -> 2278
[MultiChannelMemorySystem] currentClockCycle = 1518
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x149
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 331
STEP 1 -> 2279
[MultiChannelMemorySystem] currentClockCycle = 1519
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x149
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 331
STEP 1 -> 2280
[MultiChannelMemorySystem] currentClockCycle = 1520
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x149
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 331
STEP 1 -> 2281
[MultiChannelMemorySystem] currentClockCycle = 1520
[Callback] read complete: channel = 0, address = 0x6280, cycle = 1520
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x14a
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 332
STEP 1 -> 2282
[MultiChannelMemorySystem] currentClockCycle = 1521
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x14a
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 332
STEP 1 -> 2283
[MultiChannelMemorySystem] currentClockCycle = 1522
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x14a
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 332
STEP 1 -> 2284
[MultiChannelMemorySystem] currentClockCycle = 1522
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x14a
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 332
STEP 1 -> 2285
[MultiChannelMemorySystem] currentClockCycle = 1523
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x14a
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 332
STEP 1 -> 2286
[MultiChannelMemorySystem] currentClockCycle = 1524
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x14a
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 332
STEP 1 -> 2287
[MultiChannelMemorySystem] currentClockCycle = 1524
[Callback] read complete: channel = 0, address = 0x62c0, cycle = 1524
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x14b
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 333
STEP 1 -> 2288
[MultiChannelMemorySystem] currentClockCycle = 1525
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x14b
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 333
STEP 1 -> 2289
[MultiChannelMemorySystem] currentClockCycle = 1526
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x14b
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 333
STEP 1 -> 2290
[MultiChannelMemorySystem] currentClockCycle = 1526
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x14b
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 333
STEP 1 -> 2291
[MultiChannelMemorySystem] currentClockCycle = 1527
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x14b
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 333
STEP 1 -> 2292
[MultiChannelMemorySystem] currentClockCycle = 1528
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x14b
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 333
STEP 1 -> 2293
[MultiChannelMemorySystem] currentClockCycle = 1528
[Callback] read complete: channel = 0, address = 0x6340, cycle = 1528
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x14d
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 334
STEP 1 -> 2294
[MultiChannelMemorySystem] currentClockCycle = 1529
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x14d
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 334
STEP 1 -> 2295
[MultiChannelMemorySystem] currentClockCycle = 1530
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x14d
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 334
STEP 1 -> 2296
[MultiChannelMemorySystem] currentClockCycle = 1530
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x14d
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 334
STEP 1 -> 2297
[MultiChannelMemorySystem] currentClockCycle = 1531
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x14d
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 334
STEP 1 -> 2298
[MultiChannelMemorySystem] currentClockCycle = 1532
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x14d
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 334
STEP 1 -> 2299
[MultiChannelMemorySystem] currentClockCycle = 1532
[Callback] read complete: channel = 0, address = 0x6380, cycle = 1532
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x14e
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 335
STEP 1 -> 2300
[MultiChannelMemorySystem] currentClockCycle = 1533
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x14e
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 335
STEP 1 -> 2301
[MultiChannelMemorySystem] currentClockCycle = 1534
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x14e
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 335
STEP 1 -> 2302
[MultiChannelMemorySystem] currentClockCycle = 1534
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x14e
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 335
STEP 1 -> 2303
[MultiChannelMemorySystem] currentClockCycle = 1535
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x14e
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 335
STEP 1 -> 2304
[MultiChannelMemorySystem] currentClockCycle = 1536
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x14e
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 335
STEP 1 -> 2305
[MultiChannelMemorySystem] currentClockCycle = 1536
[Callback] read complete: channel = 0, address = 0x63c0, cycle = 1536
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x14f
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 336
STEP 1 -> 2306
[MultiChannelMemorySystem] currentClockCycle = 1537
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x14f
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 336
STEP 1 -> 2307
[MultiChannelMemorySystem] currentClockCycle = 1538
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x14f
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 336
STEP 1 -> 2308
[MultiChannelMemorySystem] currentClockCycle = 1538
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x14f
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 336
STEP 1 -> 2309
[MultiChannelMemorySystem] currentClockCycle = 1539
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x14f
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 336
STEP 1 -> 2310
[MultiChannelMemorySystem] currentClockCycle = 1540
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x14f
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 336
STEP 1 -> 2311
[MultiChannelMemorySystem] currentClockCycle = 1540
[Callback] read complete: channel = 0, address = 0x6400, cycle = 1540
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x150
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 337
STEP 1 -> 2312
[MultiChannelMemorySystem] currentClockCycle = 1541
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x150
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 337
STEP 1 -> 2313
[MultiChannelMemorySystem] currentClockCycle = 1542
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x150
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 337
STEP 1 -> 2314
[MultiChannelMemorySystem] currentClockCycle = 1542
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x150
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 337
STEP 1 -> 2315
[MultiChannelMemorySystem] currentClockCycle = 1543
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x150
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 337
STEP 1 -> 2316
[MultiChannelMemorySystem] currentClockCycle = 1544
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x150
>>>>>>>>>> end clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 337
STEP 1 -> 2317
[MultiChannelMemorySystem] currentClockCycle = 1544
[Callback] read complete: channel = 0, address = 0x6440, cycle = 1544
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x151
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 338
STEP 1 -> 2318
[MultiChannelMemorySystem] currentClockCycle = 1545
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x151
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 338
STEP 1 -> 2319
[MultiChannelMemorySystem] currentClockCycle = 1546
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x151
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 338
STEP 1 -> 2320
[MultiChannelMemorySystem] currentClockCycle = 1546
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x151
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 338
STEP 1 -> 2321
[MultiChannelMemorySystem] currentClockCycle = 1547
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x151
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 338
STEP 1 -> 2322
[MultiChannelMemorySystem] currentClockCycle = 1548
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x151
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 338
STEP 1 -> 2323
[MultiChannelMemorySystem] currentClockCycle = 1548
[Callback] read complete: channel = 0, address = 0x6480, cycle = 1548
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x152
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 339
STEP 1 -> 2324
[MultiChannelMemorySystem] currentClockCycle = 1549
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x152
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 339
STEP 1 -> 2325
[MultiChannelMemorySystem] currentClockCycle = 1550
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x152
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 339
STEP 1 -> 2326
[MultiChannelMemorySystem] currentClockCycle = 1550
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x152
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 339
STEP 1 -> 2327
[MultiChannelMemorySystem] currentClockCycle = 1551
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x152
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 339
STEP 1 -> 2328
[MultiChannelMemorySystem] currentClockCycle = 1552
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x152
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 339
STEP 1 -> 2329
[MultiChannelMemorySystem] currentClockCycle = 1552
[Callback] read complete: channel = 0, address = 0x64c0, cycle = 1552
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x153
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
start peeking
end peeking
numTransCompleted = 340
STEP 1 -> 2330
[MultiChannelMemorySystem] currentClockCycle = 1553
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x153
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 340
STEP 1 -> 2331
[MultiChannelMemorySystem] currentClockCycle = 1554
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x153
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 340
STEP 1 -> 2332
[MultiChannelMemorySystem] currentClockCycle = 1554
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x153
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 340
STEP 1 -> 2333
[MultiChannelMemorySystem] currentClockCycle = 1555
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x153
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 340
STEP 1 -> 2334
[MultiChannelMemorySystem] currentClockCycle = 1556
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x153
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 340
STEP 1 -> 2335
[MultiChannelMemorySystem] currentClockCycle = 1556
[Callback] read complete: channel = 0, address = 0x6500, cycle = 1556
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x154
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 341
STEP 1 -> 2336
[MultiChannelMemorySystem] currentClockCycle = 1557
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x154
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 341
STEP 1 -> 2337
[MultiChannelMemorySystem] currentClockCycle = 1558
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x154
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
start peeking
end peeking
numTransCompleted = 341
STEP 1 -> 2338
[MultiChannelMemorySystem] currentClockCycle = 1558
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x154
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 341
STEP 1 -> 2339
[MultiChannelMemorySystem] currentClockCycle = 1559
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x154
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 341
STEP 1 -> 2340
[MultiChannelMemorySystem] currentClockCycle = 1560
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x154
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
start peeking
end peeking
numTransCompleted = 341
STEP 1 -> 2341
[MultiChannelMemorySystem] currentClockCycle = 1560
[Callback] read complete: channel = 0, address = 0x6540, cycle = 1560
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x155
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 342
start peeking
end peeking
STEP 1 -> 2342
[MultiChannelMemorySystem] currentClockCycle = 1561
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x155
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 342
STEP 1 -> 2343
[MultiChannelMemorySystem] currentClockCycle = 1562
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x155
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 342
STEP 1 -> 2344
[MultiChannelMemorySystem] currentClockCycle = 1562
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x155
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 342
STEP 1 -> 2345
[MultiChannelMemorySystem] currentClockCycle = 1563
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x155
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 342
STEP 1 -> 2346
[MultiChannelMemorySystem] currentClockCycle = 1564
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x155
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 342
STEP 1 -> 2347
[MultiChannelMemorySystem] currentClockCycle = 1564
[Callback] read complete: channel = 0, address = 0x6580, cycle = 1564
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x156
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 343
STEP 1 -> 2348
[MultiChannelMemorySystem] currentClockCycle = 1565
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x156
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 343
STEP 1 -> 2349
[MultiChannelMemorySystem] currentClockCycle = 1566
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x156
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 343
STEP 1 -> 2350
[MultiChannelMemorySystem] currentClockCycle = 1566
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x156
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 343
STEP 1 -> 2351
[MultiChannelMemorySystem] currentClockCycle = 1567
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x156
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 343
STEP 1 -> 2352
[MultiChannelMemorySystem] currentClockCycle = 1568
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x156
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 343
STEP 1 -> 2353
[MultiChannelMemorySystem] currentClockCycle = 1568
[Callback] read complete: channel = 0, address = 0x65c0, cycle = 1568
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x157
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 344
STEP 1 -> 2354
[MultiChannelMemorySystem] currentClockCycle = 1569
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x157
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 344
STEP 1 -> 2355
[MultiChannelMemorySystem] currentClockCycle = 1570
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x157
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 344
STEP 1 -> 2356
[MultiChannelMemorySystem] currentClockCycle = 1570
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x157
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 344
STEP 1 -> 2357
[MultiChannelMemorySystem] currentClockCycle = 1571
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x157
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 344
STEP 1 -> 2358
[MultiChannelMemorySystem] currentClockCycle = 1572
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x157
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 344
STEP 1 -> 2359
[MultiChannelMemorySystem] currentClockCycle = 1572
[Callback] read complete: channel = 0, address = 0x6600, cycle = 1572
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x158
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 345
STEP 1 -> 2360
[MultiChannelMemorySystem] currentClockCycle = 1573
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x158
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 345
STEP 1 -> 2361
[MultiChannelMemorySystem] currentClockCycle = 1574
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x158
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 345
STEP 1 -> 2362
[MultiChannelMemorySystem] currentClockCycle = 1574
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x158
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 345
STEP 1 -> 2363
[MultiChannelMemorySystem] currentClockCycle = 1575
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x158
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 345
STEP 1 -> 2364
[MultiChannelMemorySystem] currentClockCycle = 1576
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x158
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 345
STEP 1 -> 2365
[MultiChannelMemorySystem] currentClockCycle = 1576
[Callback] read complete: channel = 0, address = 0x6640, cycle = 1576
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x159
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 346
STEP 1 -> 2366
[MultiChannelMemorySystem] currentClockCycle = 1577
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x159
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 346
STEP 1 -> 2367
[MultiChannelMemorySystem] currentClockCycle = 1578
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x159
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 346
STEP 1 -> 2368
[MultiChannelMemorySystem] currentClockCycle = 1578
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x159
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 346
end peeking
STEP 1 -> 2369
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 1579
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x159
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 346
STEP 1 -> 2370
[MultiChannelMemorySystem] currentClockCycle = 1580
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x159
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 346
STEP 1 -> 2371
[MultiChannelMemorySystem] currentClockCycle = 1580
[Callback] read complete: channel = 0, address = 0x6680, cycle = 1580
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x15a
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
start peeking
end peeking
numTransCompleted = 347
STEP 1 -> 2372
[MultiChannelMemorySystem] currentClockCycle = 1581
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x15a
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 347
STEP 1 -> 2373
[MultiChannelMemorySystem] currentClockCycle = 1582
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x15a
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 347
STEP 1 -> 2374
[MultiChannelMemorySystem] currentClockCycle = 1582
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x15a
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 347
STEP 1 -> 2375
[MultiChannelMemorySystem] currentClockCycle = 1583
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x15a
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 347
STEP 1 -> 2376
[MultiChannelMemorySystem] currentClockCycle = 1584
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x15a
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 347
STEP 1 -> 2377
[MultiChannelMemorySystem] currentClockCycle = 1584
[Callback] read complete: channel = 0, address = 0x66c0, cycle = 1584
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x15b
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 348
STEP 1 -> 2378
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 1585
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x15b
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 348
STEP 1 -> 2379
[MultiChannelMemorySystem] currentClockCycle = 1586
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x15b
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
start peeking
end peeking
numTransCompleted = 348
STEP 1 -> 2380
[MultiChannelMemorySystem] currentClockCycle = 1586
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x15b
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
start peeking
end peeking
numTransCompleted = 348
STEP 1 -> 2381
[MultiChannelMemorySystem] currentClockCycle = 1587
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x15b
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
start peeking
end peeking
numTransCompleted = 348
STEP 1 -> 2382
[MultiChannelMemorySystem] currentClockCycle = 1588
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x15b
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 348
STEP 1 -> 2383
[MultiChannelMemorySystem] currentClockCycle = 1588
[Callback] read complete: channel = 0, address = 0x6700, cycle = 1588
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x15c
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 349
STEP 1 -> 2384
[MultiChannelMemorySystem] currentClockCycle = 1589
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x15c
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 349
STEP 1 -> 2385
[MultiChannelMemorySystem] currentClockCycle = 1590
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x15c
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 349
STEP 1 -> 2386
[MultiChannelMemorySystem] currentClockCycle = 1590
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x15c
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
start peeking
end peeking
numTransCompleted = 349
STEP 1 -> 2387
[MultiChannelMemorySystem] currentClockCycle = 1591
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x15c
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
start peeking
end peeking
numTransCompleted = 349
STEP 1 -> 2388
[MultiChannelMemorySystem] currentClockCycle = 1592
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x15c
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 349
STEP 1 -> 2389
[MultiChannelMemorySystem] currentClockCycle = 1592
[Callback] read complete: channel = 0, address = 0x6740, cycle = 1592
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x15d
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 350
STEP 1 -> 2390
[MultiChannelMemorySystem] currentClockCycle = 1593
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x15d
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
start peeking
end peeking
numTransCompleted = 350
STEP 1 -> 2391
[MultiChannelMemorySystem] currentClockCycle = 1594
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x15d
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
start peeking
end peeking
numTransCompleted = 350
STEP 1 -> 2392
[MultiChannelMemorySystem] currentClockCycle = 1594
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x15d
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 350
STEP 1 -> 2393
[MultiChannelMemorySystem] currentClockCycle = 1595
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x15d
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 350
STEP 1 -> 2394
[MultiChannelMemorySystem] currentClockCycle = 1596
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x15d
>>>>>>>>>> end clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
>>>>>>>>>> start injection  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 350
STEP 1 -> 2395
[MultiChannelMemorySystem] currentClockCycle = 1596
[Callback] read complete: channel = 0, address = 0x6780, cycle = 1596
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x15e
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 351
STEP 1 -> 2396
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 1597
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x15e
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 351
STEP 1 -> 2397
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 1598
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x15e
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 351
STEP 1 -> 2398
[MultiChannelMemorySystem] currentClockCycle = 1598
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x15e
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 351
STEP 1 -> 2399
[MultiChannelMemorySystem] currentClockCycle = 1599
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x15e
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
start peeking
end peeking
numTransCompleted = 351
STEP 1 -> 2400
[MultiChannelMemorySystem] currentClockCycle = 1600
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x15e
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
start peeking
end peeking
numTransCompleted = 351
STEP 1 -> 2401
[MultiChannelMemorySystem] currentClockCycle = 1600
[Callback] read complete: channel = 0, address = 0x67c0, cycle = 1600
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x15f
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
start peeking
end peeking
numTransCompleted = 352
STEP 1 -> 2402
[MultiChannelMemorySystem] currentClockCycle = 1601
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x15f
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 352
STEP 1 -> 2403
[MultiChannelMemorySystem] currentClockCycle = 1602
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x15f
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 352
STEP 1 -> 2404
[MultiChannelMemorySystem] currentClockCycle = 1602
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x15f
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
start peeking
end peeking
numTransCompleted = 352
STEP 1 -> 2405
[MultiChannelMemorySystem] currentClockCycle = 1603
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x15f
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 352
STEP 1 -> 2406
[MultiChannelMemorySystem] currentClockCycle = 1604
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x15f
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 352
STEP 1 -> 2407
[MultiChannelMemorySystem] currentClockCycle = 1604
[Callback] read complete: channel = 0, address = 0x6800, cycle = 1604
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x160
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 353
STEP 1 -> 2408
[MultiChannelMemorySystem] currentClockCycle = 1605
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x160
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 353
STEP 1 -> 2409
[MultiChannelMemorySystem] currentClockCycle = 1606
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x160
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 353
STEP 1 -> 2410
[MultiChannelMemorySystem] currentClockCycle = 1606
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x160
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
start peeking
end peeking
numTransCompleted = 353
STEP 1 -> 2411
[MultiChannelMemorySystem] currentClockCycle = 1607
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x160
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
start peeking
end peeking
numTransCompleted = 353
STEP 1 -> 2412
[MultiChannelMemorySystem] currentClockCycle = 1608
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x160
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 353
STEP 1 -> 2413
[MultiChannelMemorySystem] currentClockCycle = 1608
[Callback] read complete: channel = 0, address = 0x6840, cycle = 1608
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x161
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
start peeking
end peeking
numTransCompleted = 354
STEP 1 -> 2414
[MultiChannelMemorySystem] currentClockCycle = 1609
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x161
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 354
STEP 1 -> 2415
[MultiChannelMemorySystem] currentClockCycle = 1610
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x161
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 354
STEP 1 -> 2416
[MultiChannelMemorySystem] currentClockCycle = 1610
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x161
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
start peeking
end peeking
numTransCompleted = 354
STEP 1 -> 2417
[MultiChannelMemorySystem] currentClockCycle = 1611
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x161
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 354
STEP 1 -> 2418
[MultiChannelMemorySystem] currentClockCycle = 1612
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x161
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 354
STEP 1 -> 2419
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 1612
[Callback] read complete: channel = 0, address = 0x6880, cycle = 1612
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x162
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 355
STEP 1 -> 2420
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 1613
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x162
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 355
STEP 1 -> 2421
[MultiChannelMemorySystem] currentClockCycle = 1614
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x162
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 355
start peeking
end peeking
STEP 1 -> 2422
[MultiChannelMemorySystem] currentClockCycle = 1614
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x162
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 355
STEP 1 -> 2423
[MultiChannelMemorySystem] currentClockCycle = 1615
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x162
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 355
STEP 1 -> 2424
[MultiChannelMemorySystem] currentClockCycle = 1616
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x162
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 355
STEP 1 -> 2425
[MultiChannelMemorySystem] currentClockCycle = 1616
[Callback] read complete: channel = 0, address = 0x68c0, cycle = 1616
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x163
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 356
STEP 1 -> 2426
[MultiChannelMemorySystem] currentClockCycle = 1617
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x163
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
start peeking
end peeking
numTransCompleted = 356
STEP 1 -> 2427
[MultiChannelMemorySystem] currentClockCycle = 1618
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x163
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
start peeking
end peeking
numTransCompleted = 356
STEP 1 -> 2428
[MultiChannelMemorySystem] currentClockCycle = 1618
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x163
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 356
STEP 1 -> 2429
[MultiChannelMemorySystem] currentClockCycle = 1619
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x163
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
start peeking
end peeking
numTransCompleted = 356
STEP 1 -> 2430
[MultiChannelMemorySystem] currentClockCycle = 1620
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x163
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
start peeking
end peeking
numTransCompleted = 356
STEP 1 -> 2431
[MultiChannelMemorySystem] currentClockCycle = 1620
[Callback] read complete: channel = 0, address = 0x6900, cycle = 1620
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x164
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
start peeking
end peeking
numTransCompleted = 357
STEP 1 -> 2432
[MultiChannelMemorySystem] currentClockCycle = 1621
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x164
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
start peeking
end peeking
numTransCompleted = 357
STEP 1 -> 2433
[MultiChannelMemorySystem] currentClockCycle = 1622
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x164
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
start peeking
end peeking
numTransCompleted = 357
STEP 1 -> 2434
[MultiChannelMemorySystem] currentClockCycle = 1622
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x164
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
start peeking
end peeking
numTransCompleted = 357
STEP 1 -> 2435
[MultiChannelMemorySystem] currentClockCycle = 1623
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x164
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 357
STEP 1 -> 2436
[MultiChannelMemorySystem] currentClockCycle = 1624
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x164
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 357
STEP 1 -> 2437
[MultiChannelMemorySystem] currentClockCycle = 1624
[Callback] read complete: channel = 0, address = 0x6940, cycle = 1624
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x165
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
start peeking
end peeking
numTransCompleted = 358
STEP 1 -> 2438
[MultiChannelMemorySystem] currentClockCycle = 1625
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x165
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
start peeking
end peeking
numTransCompleted = 358
STEP 1 -> 2439
[MultiChannelMemorySystem] currentClockCycle = 1626
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x165
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 358
STEP 1 -> 2440
[MultiChannelMemorySystem] currentClockCycle = 1626
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x165
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 358
STEP 1 -> 2441
[MultiChannelMemorySystem] currentClockCycle = 1627
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x165
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
start peeking
end peeking
numTransCompleted = 358
STEP 1 -> 2442
[MultiChannelMemorySystem] currentClockCycle = 1628
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x165
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 358
STEP 1 -> 2443
[MultiChannelMemorySystem] currentClockCycle = 1628
[Callback] read complete: channel = 0, address = 0x6980, cycle = 1628
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x166
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 359
STEP 1 -> 2444
[MultiChannelMemorySystem] currentClockCycle = 1629
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x166
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 359
STEP 1 -> 2445
[MultiChannelMemorySystem] currentClockCycle = 1630
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x166
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 359
STEP 1 -> 2446
[MultiChannelMemorySystem] currentClockCycle = 1630
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x166
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 359
STEP 1 -> 2447
[MultiChannelMemorySystem] currentClockCycle = 1631
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x166
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 359
STEP 1 -> 2448
[MultiChannelMemorySystem] currentClockCycle = 1632
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x166
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 359
STEP 1 -> 2449
[MultiChannelMemorySystem] currentClockCycle = 1632
[Callback] read complete: channel = 0, address = 0x69c0, cycle = 1632
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x167
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 360
STEP 1 -> 2450
[MultiChannelMemorySystem] currentClockCycle = 1633
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x167
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 360
STEP 1 -> 2451
[MultiChannelMemorySystem] currentClockCycle = 1634
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x167
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 360
start peeking
end peeking
STEP 1 -> 2452
[MultiChannelMemorySystem] currentClockCycle = 1634
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x167
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 360
STEP 1 -> 2453
[MultiChannelMemorySystem] currentClockCycle = 1635
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x167
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 360
STEP 1 -> 2454
[MultiChannelMemorySystem] currentClockCycle = 1636
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x167
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 360
STEP 1 -> 2455
[MultiChannelMemorySystem] currentClockCycle = 1636
[Callback] read complete: channel = 0, address = 0x6a00, cycle = 1636
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x168
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 361
STEP 1 -> 2456
[MultiChannelMemorySystem] currentClockCycle = 1637
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x168
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 361
STEP 1 -> 2457
[MultiChannelMemorySystem] currentClockCycle = 1638
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x168
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 361
STEP 1 -> 2458
[MultiChannelMemorySystem] currentClockCycle = 1638
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x168
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 361
STEP 1 -> 2459
[MultiChannelMemorySystem] currentClockCycle = 1639
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x168
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 361
STEP 1 -> 2460
[MultiChannelMemorySystem] currentClockCycle = 1640
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x168
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 361
STEP 1 -> 2461
[MultiChannelMemorySystem] currentClockCycle = 1640
[Callback] read complete: channel = 0, address = 0x6a40, cycle = 1640
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x169
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 362
STEP 1 -> 2462
[MultiChannelMemorySystem] currentClockCycle = 1641
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x169
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 362
STEP 1 -> 2463
[MultiChannelMemorySystem] currentClockCycle = 1642
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x169
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
end peeking
numTransCompleted = 362
start peeking
end peeking
STEP 1 -> 2464
[MultiChannelMemorySystem] currentClockCycle = 1642
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x169
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
end peeking
numTransCompleted = 362
start peeking
end peeking
STEP 1 -> 2465
[MultiChannelMemorySystem] currentClockCycle = 1643
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x169
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
end peeking
numTransCompleted = 362
start peeking
end peeking
STEP 1 -> 2466
[MultiChannelMemorySystem] currentClockCycle = 1644
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x169
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
end peeking
numTransCompleted = 362
start peeking
end peeking
STEP 1 -> 2467
[MultiChannelMemorySystem] currentClockCycle = 1644
[Callback] read complete: channel = 0, address = 0x6a80, cycle = 1644
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x16a
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 363
STEP 1 -> 2468
[MultiChannelMemorySystem] currentClockCycle = 1645
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x16a
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 363
STEP 1 -> 2469
[MultiChannelMemorySystem] currentClockCycle = 1646
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x16a
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 363
STEP 1 -> 2470
[MultiChannelMemorySystem] currentClockCycle = 1646
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x16a
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 363
STEP 1 -> 2471
[MultiChannelMemorySystem] currentClockCycle = 1647
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x16a
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 363
STEP 1 -> 2472
[MultiChannelMemorySystem] currentClockCycle = 1648
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x16a
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 363
STEP 1 -> 2473
[MultiChannelMemorySystem] currentClockCycle = 1648
[Callback] read complete: channel = 0, address = 0x6ac0, cycle = 1648
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x16b
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
start peeking
end peeking
numTransCompleted = 364
STEP 1 -> 2474
[MultiChannelMemorySystem] currentClockCycle = 1649
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x16b
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 364
STEP 1 -> 2475
[MultiChannelMemorySystem] currentClockCycle = 1650
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x16b
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 364
STEP 1 -> 2476
[MultiChannelMemorySystem] currentClockCycle = 1650
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x16b
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 364
STEP 1 -> 2477
[MultiChannelMemorySystem] currentClockCycle = 1651
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x16b
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 364
STEP 1 -> 2478
[MultiChannelMemorySystem] currentClockCycle = 1652
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x16b
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 364
STEP 1 -> 2479
[MultiChannelMemorySystem] currentClockCycle = 1652
[Callback] read complete: channel = 0, address = 0x6b00, cycle = 1652
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x16c
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 365
STEP 1 -> 2480
[MultiChannelMemorySystem] currentClockCycle = 1653
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x16c
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
start peeking
end peeking
numTransCompleted = 365
STEP 1 -> 2481
[MultiChannelMemorySystem] currentClockCycle = 1654
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x16c
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
end peeking
numTransCompleted = 365
start peeking
end peeking
STEP 1 -> 2482
[MultiChannelMemorySystem] currentClockCycle = 1654
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x16c
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 365
STEP 1 -> 2483
[MultiChannelMemorySystem] currentClockCycle = 1655
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x16c
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 365
STEP 1 -> 2484
[MultiChannelMemorySystem] currentClockCycle = 1656
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x16c
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 365
STEP 1 -> 2485
[MultiChannelMemorySystem] currentClockCycle = 1656
[Callback] read complete: channel = 0, address = 0x6b40, cycle = 1656
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x16d
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 366
STEP 1 -> 2486
end peeking
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 1657
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x16d
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 366
STEP 1 -> 2487
start peeking
end peeking
start peeking
end peeking
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 1658
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x16d
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 366
STEP 1 -> 2488
[MultiChannelMemorySystem] currentClockCycle = 1658
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x16d
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 366
STEP 1 -> 2489
[MultiChannelMemorySystem] currentClockCycle = 1659
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x16d
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 366
STEP 1 -> 2490
[MultiChannelMemorySystem] currentClockCycle = 1660
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x16d
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 366
STEP 1 -> 2491
[MultiChannelMemorySystem] currentClockCycle = 1660
[Callback] read complete: channel = 0, address = 0x6b80, cycle = 1660
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x16e
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 367
start peeking
end peeking
start peeking
end peeking
STEP 1 -> 2492
[MultiChannelMemorySystem] currentClockCycle = 1661
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x16e
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 367
STEP 1 -> 2493
start peeking
end peeking
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 1662
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x16e
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 367
STEP 1 -> 2494
[MultiChannelMemorySystem] currentClockCycle = 1662
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x16e
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 367
STEP 1 -> 2495
[MultiChannelMemorySystem] currentClockCycle = 1663
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x16e
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 367
STEP 1 -> 2496
[MultiChannelMemorySystem] currentClockCycle = 1664
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x16e
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 367
STEP 1 -> 2497
[MultiChannelMemorySystem] currentClockCycle = 1664
[Callback] read complete: channel = 0, address = 0x6bc0, cycle = 1664
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x16f
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 368
STEP 1 -> 2498
[MultiChannelMemorySystem] currentClockCycle = 1665
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x16f
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 368
STEP 1 -> 2499
[MultiChannelMemorySystem] currentClockCycle = 1666
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x16f
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
start peeking
end peeking
start peeking
end peeking
numTransCompleted = 368
STEP 1 -> 2500
[MultiChannelMemorySystem] currentClockCycle = 1666
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x16f
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 368
STEP 1 -> 2501
[MultiChannelMemorySystem] currentClockCycle = 1667
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x16f
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 368
STEP 1 -> 2502
[MultiChannelMemorySystem] currentClockCycle = 1668
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x16f
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
start peeking
end peeking
start peeking
end peeking
numTransCompleted = 368
STEP 1 -> 2503
[MultiChannelMemorySystem] currentClockCycle = 1668
[Callback] read complete: channel = 0, address = 0x6c00, cycle = 1668
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x170
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
start peeking
end peeking
start peeking
end peeking
numTransCompleted = 369
STEP 1 -> 2504
[MultiChannelMemorySystem] currentClockCycle = 1669
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x170
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 369
STEP 1 -> 2505
[MultiChannelMemorySystem] currentClockCycle = 1670
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x170
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
start peeking
end peeking
start peeking
end peeking
numTransCompleted = 369
STEP 1 -> 2506
[MultiChannelMemorySystem] currentClockCycle = 1670
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x170
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 369
STEP 1 -> 2507
[MultiChannelMemorySystem] currentClockCycle = 1671
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x170
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
start peeking
end peeking
numTransCompleted = 369
STEP 1 -> 2508
[MultiChannelMemorySystem] currentClockCycle = 1672
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x170
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 369
STEP 1 -> 2509
[MultiChannelMemorySystem] currentClockCycle = 1672
[Callback] read complete: channel = 0, address = 0x6c40, cycle = 1672
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x171
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
start peeking
end peeking
numTransCompleted = 370
STEP 1 -> 2510
[MultiChannelMemorySystem] currentClockCycle = 1673
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x171
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
start peeking
end peeking
start peeking
end peeking
numTransCompleted = 370
STEP 1 -> 2511
[MultiChannelMemorySystem] currentClockCycle = 1674
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x171
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 370
STEP 1 -> 2512
[MultiChannelMemorySystem] currentClockCycle = 1674
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x171
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 370
STEP 1 -> 2513
[MultiChannelMemorySystem] currentClockCycle = 1675
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x171
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
start peeking
end peeking
numTransCompleted = 370
STEP 1 -> 2514
[MultiChannelMemorySystem] currentClockCycle = 1676
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x171
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 370
STEP 1 -> 2515
[MultiChannelMemorySystem] currentClockCycle = 1676
[Callback] read complete: channel = 0, address = 0x6c80, cycle = 1676
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x172
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
start peeking
end peeking
numTransCompleted = 371
STEP 1 -> 2516
[MultiChannelMemorySystem] currentClockCycle = 1677
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x172
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 371
STEP 1 -> 2517
[MultiChannelMemorySystem] currentClockCycle = 1678
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x172
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 371
STEP 1 -> 2518
[MultiChannelMemorySystem] currentClockCycle = 1678
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x172
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 371
start peeking
end peeking
start peeking
end peeking
STEP 1 -> 2519
[MultiChannelMemorySystem] currentClockCycle = 1679
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x172
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 371
start peeking
end peeking
start peeking
end peeking
STEP 1 -> 2520
[MultiChannelMemorySystem] currentClockCycle = 1680
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x172
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 371
STEP 1 -> 2521
[MultiChannelMemorySystem] currentClockCycle = 1680
[Callback] read complete: channel = 0, address = 0x6cc0, cycle = 1680
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x173
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 372
STEP 1 -> 2522
[MultiChannelMemorySystem] currentClockCycle = 1681
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x173
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 372
STEP 1 -> 2523
[MultiChannelMemorySystem] currentClockCycle = 1682
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x173
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
start peeking
end peeking
numTransCompleted = 372
STEP 1 -> 2524
[MultiChannelMemorySystem] currentClockCycle = 1682
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x173
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 372
STEP 1 -> 2525
[MultiChannelMemorySystem] currentClockCycle = 1683
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x173
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 372
STEP 1 -> 2526
[MultiChannelMemorySystem] currentClockCycle = 1684
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x173
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 372
STEP 1 -> 2527
[MultiChannelMemorySystem] currentClockCycle = 1684
[Callback] read complete: channel = 0, address = 0x6d00, cycle = 1684
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x174
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 373
STEP 1 -> 2528
[MultiChannelMemorySystem] currentClockCycle = 1685
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x174
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 373
STEP 1 -> 2529
[MultiChannelMemorySystem] currentClockCycle = 1686
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x174
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 373
STEP 1 -> 2530
[MultiChannelMemorySystem] currentClockCycle = 1686
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x174
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 373
STEP 1 -> 2531
[MultiChannelMemorySystem] currentClockCycle = 1687
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x174
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
start peeking
end peeking
start peeking
end peeking
numTransCompleted = 373
STEP 1 -> 2532
[MultiChannelMemorySystem] currentClockCycle = 1688
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x174
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 373
STEP 1 -> 2533
[MultiChannelMemorySystem] currentClockCycle = 1688
[Callback] read complete: channel = 0, address = 0x6d40, cycle = 1688
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x175
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 374
STEP 1 -> 2534
[MultiChannelMemorySystem] currentClockCycle = 1689
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x175
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 374
STEP 1 -> 2535
start peeking
end peeking
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 1690
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x175
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 374
STEP 1 -> 2536
[MultiChannelMemorySystem] currentClockCycle = 1690
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x175
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 374
STEP 1 -> 2537
[MultiChannelMemorySystem] currentClockCycle = 1691
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x175
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 374
STEP 1 -> 2538
[MultiChannelMemorySystem] currentClockCycle = 1692
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x175
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 374
STEP 1 -> 2539
[MultiChannelMemorySystem] currentClockCycle = 1692
[Callback] read complete: channel = 0, address = 0x6d80, cycle = 1692
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x176
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 375
STEP 1 -> 2540
[MultiChannelMemorySystem] currentClockCycle = 1693
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x176
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 375
STEP 1 -> 2541
[MultiChannelMemorySystem] currentClockCycle = 1694
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x176
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 375
STEP 1 -> 2542
[MultiChannelMemorySystem] currentClockCycle = 1694
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x176
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 375
STEP 1 -> 2543
[MultiChannelMemorySystem] currentClockCycle = 1695
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x176
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 375
STEP 1 -> 2544
[MultiChannelMemorySystem] currentClockCycle = 1696
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x176
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
start peeking
end peeking
numTransCompleted = 375
STEP 1 -> 2545
[MultiChannelMemorySystem] currentClockCycle = 1696
[Callback] read complete: channel = 0, address = 0x6dc0, cycle = 1696
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x177
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 376
STEP 1 -> 2546
[MultiChannelMemorySystem] currentClockCycle = 1697
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x177
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 376
STEP 1 -> 2547
[MultiChannelMemorySystem] currentClockCycle = 1698
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x177
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
start peeking
end peeking
numTransCompleted = 376
STEP 1 -> 2548
[MultiChannelMemorySystem] currentClockCycle = 1698
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x177
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
start peeking
end peeking
numTransCompleted = 376
STEP 1 -> 2549
[MultiChannelMemorySystem] currentClockCycle = 1699
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x177
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 376
STEP 1 -> 2550
[MultiChannelMemorySystem] currentClockCycle = 1700
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x177
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 376
STEP 1 -> 2551
[MultiChannelMemorySystem] currentClockCycle = 1700
[Callback] read complete: channel = 0, address = 0x6e00, cycle = 1700
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x178
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 377
STEP 1 -> 2552
[MultiChannelMemorySystem] currentClockCycle = 1701
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x178
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 377
STEP 1 -> 2553
[MultiChannelMemorySystem] currentClockCycle = 1702
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x178
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 377
STEP 1 -> 2554
[MultiChannelMemorySystem] currentClockCycle = 1702
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x178
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 377
STEP 1 -> 2555
[MultiChannelMemorySystem] currentClockCycle = 1703
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x178
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 377
STEP 1 -> 2556
[MultiChannelMemorySystem] currentClockCycle = 1704
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x178
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 377
STEP 1 -> 2557
[MultiChannelMemorySystem] currentClockCycle = 1704
[Callback] read complete: channel = 0, address = 0x6e40, cycle = 1704
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x179
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 378
STEP 1 -> 2558
[MultiChannelMemorySystem] currentClockCycle = 1705
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x179
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
start peeking
end peeking
numTransCompleted = 378
STEP 1 -> 2559
[MultiChannelMemorySystem] currentClockCycle = 1706
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x179
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 378
STEP 1 -> 2560
end peeking
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 1706
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x179
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 378
STEP 1 -> 2561
[MultiChannelMemorySystem] currentClockCycle = 1707
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x179
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
start peeking
end peeking
numTransCompleted = 378
STEP 1 -> 2562
[MultiChannelMemorySystem] currentClockCycle = 1708
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x179
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
start peeking
end peeking
numTransCompleted = 378
STEP 1 -> 2563
[MultiChannelMemorySystem] currentClockCycle = 1708
[Callback] read complete: channel = 0, address = 0x6e80, cycle = 1708
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x17a
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 379
STEP 1 -> 2564
[MultiChannelMemorySystem] currentClockCycle = 1709
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x17a
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 379
STEP 1 -> 2565
[MultiChannelMemorySystem] currentClockCycle = 1710
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x17a
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 379
STEP 1 -> 2566
[MultiChannelMemorySystem] currentClockCycle = 1710
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x17a
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 379
STEP 1 -> 2567
[MultiChannelMemorySystem] currentClockCycle = 1711
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x17a
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 379
STEP 1 -> 2568
[MultiChannelMemorySystem] currentClockCycle = 1712
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x17a
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 379
STEP 1 -> 2569
[MultiChannelMemorySystem] currentClockCycle = 1712
[Callback] read complete: channel = 0, address = 0x6ec0, cycle = 1712
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x17b
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 380
STEP 1 -> 2570
[MultiChannelMemorySystem] currentClockCycle = 1713
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x17b
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
start peeking
end peeking
numTransCompleted = 380
STEP 1 -> 2571
[MultiChannelMemorySystem] currentClockCycle = 1714
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x17b
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 380
STEP 1 -> 2572
[MultiChannelMemorySystem] currentClockCycle = 1714
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x17b
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 380
STEP 1 -> 2573
[MultiChannelMemorySystem] currentClockCycle = 1715
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x17b
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
start peeking
end peeking
numTransCompleted = 380
STEP 1 -> 2574
[MultiChannelMemorySystem] currentClockCycle = 1716
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x17b
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 380
STEP 1 -> 2575
[MultiChannelMemorySystem] currentClockCycle = 1716
[Callback] read complete: channel = 0, address = 0x6f00, cycle = 1716
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x17c
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 381
STEP 1 -> 2576
[MultiChannelMemorySystem] currentClockCycle = 1717
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x17c
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 381
STEP 1 -> 2577
[MultiChannelMemorySystem] currentClockCycle = 1718
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x17c
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 381
STEP 1 -> 2578
[MultiChannelMemorySystem] currentClockCycle = 1718
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x17c
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
start peeking
end peeking
start peeking
end peeking
start peeking
end peeking
numTransCompleted = 381
STEP 1 -> 2579
[MultiChannelMemorySystem] currentClockCycle = 1719
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x17c
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 381
STEP 1 -> 2580
[MultiChannelMemorySystem] currentClockCycle = 1720
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x17c
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 381
STEP 1 -> 2581
[MultiChannelMemorySystem] currentClockCycle = 1720
[Callback] read complete: channel = 0, address = 0x6f40, cycle = 1720
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x17d
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 382
STEP 1 -> 2582
[MultiChannelMemorySystem] currentClockCycle = 1721
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x17d
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 382
STEP 1 -> 2583
[MultiChannelMemorySystem] currentClockCycle = 1722
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x17d
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 382
STEP 1 -> 2584
[MultiChannelMemorySystem] currentClockCycle = 1722
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x17d
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 382
STEP 1 -> 2585
[MultiChannelMemorySystem] currentClockCycle = 1723
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x17d
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 382
STEP 1 -> 2586
[MultiChannelMemorySystem] currentClockCycle = 1724
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x17d
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
start peeking
end peeking
start peeking
end peeking
start peeking
end peeking
numTransCompleted = 382
STEP 1 -> 2587
[MultiChannelMemorySystem] currentClockCycle = 1724
[Callback] read complete: channel = 0, address = 0x6f80, cycle = 1724
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x17e
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 383
STEP 1 -> 2588
[MultiChannelMemorySystem] currentClockCycle = 1725
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x17e
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 383
STEP 1 -> 2589
[MultiChannelMemorySystem] currentClockCycle = 1726
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x17e
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 383
STEP 1 -> 2590
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 1726
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x17e
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 383
STEP 1 -> 2591
[MultiChannelMemorySystem] currentClockCycle = 1727
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x17e
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 383
STEP 1 -> 2592
[MultiChannelMemorySystem] currentClockCycle = 1728
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x17e
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 383
STEP 1 -> 2593
[MultiChannelMemorySystem] currentClockCycle = 1728
[Callback] read complete: channel = 0, address = 0x6fc0, cycle = 1728
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x17f
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 384
STEP 1 -> 2594
[MultiChannelMemorySystem] currentClockCycle = 1729
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x17f
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 384
STEP 1 -> 2595
[MultiChannelMemorySystem] currentClockCycle = 1730
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x17f
start peeking
end peeking
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 384
STEP 1 -> 2596
[MultiChannelMemorySystem] currentClockCycle = 1730
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x17f
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 384
STEP 1 -> 2597
[MultiChannelMemorySystem] currentClockCycle = 1731
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x17f
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 384
STEP 1 -> 2598
[MultiChannelMemorySystem] currentClockCycle = 1732
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x17f
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 384
STEP 1 -> 2599
[MultiChannelMemorySystem] currentClockCycle = 1732
[Callback] read complete: channel = 0, address = 0x7000, cycle = 1732
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x180
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 385
STEP 1 -> 2600
[MultiChannelMemorySystem] currentClockCycle = 1733
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x180
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 385
STEP 1 -> 2601
[MultiChannelMemorySystem] currentClockCycle = 1734
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x180
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
start peeking
end peeking
start peeking
end peeking
start peeking
end peeking
numTransCompleted = 385
STEP 1 -> 2602
[MultiChannelMemorySystem] currentClockCycle = 1734
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x180
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 385
STEP 1 -> 2603
[MultiChannelMemorySystem] currentClockCycle = 1735
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x180
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 385
STEP 1 -> 2604
[MultiChannelMemorySystem] currentClockCycle = 1736
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x180
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 385
STEP 1 -> 2605
[MultiChannelMemorySystem] currentClockCycle = 1736
[Callback] read complete: channel = 0, address = 0x7040, cycle = 1736
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x181
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 386
STEP 1 -> 2606
[MultiChannelMemorySystem] currentClockCycle = 1737
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x181
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 386
STEP 1 -> 2607
[MultiChannelMemorySystem] currentClockCycle = 1738
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x181
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 386
STEP 1 -> 2608
[MultiChannelMemorySystem] currentClockCycle = 1738
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x181
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 386
STEP 1 -> 2609
[MultiChannelMemorySystem] currentClockCycle = 1739
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x181
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 386
STEP 1 -> 2610
[MultiChannelMemorySystem] currentClockCycle = 1740
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x181
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 386
STEP 1 -> 2611
[MultiChannelMemorySystem] currentClockCycle = 1740
[Callback] read complete: channel = 0, address = 0x7080, cycle = 1740
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x182
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
start peeking
end peeking
start peeking
end peeking
start peeking
end peeking
numTransCompleted = 387
STEP 1 -> 2612
[MultiChannelMemorySystem] currentClockCycle = 1741
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x182
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 387
STEP 1 -> 2613
[MultiChannelMemorySystem] currentClockCycle = 1742
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x182
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 387
STEP 1 -> 2614
[MultiChannelMemorySystem] currentClockCycle = 1742
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x182
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 387
STEP 1 -> 2615
[MultiChannelMemorySystem] currentClockCycle = 1743
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x182
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 387
STEP 1 -> 2616
[MultiChannelMemorySystem] currentClockCycle = 1744
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x182
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 387
STEP 1 -> 2617
[MultiChannelMemorySystem] currentClockCycle = 1744
[Callback] read complete: channel = 0, address = 0x70c0, cycle = 1744
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x183
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 388
STEP 1 -> 2618
[MultiChannelMemorySystem] currentClockCycle = 1745
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x183
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 388
STEP 1 -> 2619
[MultiChannelMemorySystem] currentClockCycle = 1746
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x183
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 388
STEP 1 -> 2620
[MultiChannelMemorySystem] currentClockCycle = 1746
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x183
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 388
STEP 1 -> 2621
[MultiChannelMemorySystem] currentClockCycle = 1747
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x183
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
start peeking
end peeking
start peeking
end peeking
start peeking
end peeking
numTransCompleted = 388
STEP 1 -> 2622
[MultiChannelMemorySystem] currentClockCycle = 1748
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x183
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 388
STEP 1 -> 2623
[MultiChannelMemorySystem] currentClockCycle = 1748
[Callback] read complete: channel = 0, address = 0x7100, cycle = 1748
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x184
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 389
STEP 1 -> 2624
[MultiChannelMemorySystem] currentClockCycle = 1749
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x184
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 389
STEP 1 -> 2625
[MultiChannelMemorySystem] currentClockCycle = 1750
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x184
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 389
STEP 1 -> 2626
[MultiChannelMemorySystem] currentClockCycle = 1750
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x184
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 389
STEP 1 -> 2627
[MultiChannelMemorySystem] currentClockCycle = 1751
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x184
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
start peeking
end peeking
start peeking
end peeking
start peeking
end peeking
numTransCompleted = 389
STEP 1 -> 2628
[MultiChannelMemorySystem] currentClockCycle = 1752
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x184
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 389
STEP 1 -> 2629
[MultiChannelMemorySystem] currentClockCycle = 1752
[Callback] read complete: channel = 0, address = 0x7140, cycle = 1752
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x185
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 390
end peeking
STEP 1 -> 2630
start peeking
end peeking
start peeking
end peeking
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 1753
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x185
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 390
STEP 1 -> 2631
[MultiChannelMemorySystem] currentClockCycle = 1754
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x185
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
start peeking
end peeking
start peeking
end peeking
start peeking
end peeking
numTransCompleted = 390
STEP 1 -> 2632
[MultiChannelMemorySystem] currentClockCycle = 1754
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x185
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 390
STEP 1 -> 2633
[MultiChannelMemorySystem] currentClockCycle = 1755
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x185
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 390
STEP 1 -> 2634
[MultiChannelMemorySystem] currentClockCycle = 1756
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x185
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 390
STEP 1 -> 2635
[MultiChannelMemorySystem] currentClockCycle = 1756
[Callback] read complete: channel = 0, address = 0x7180, cycle = 1756
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x186
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 391
STEP 1 -> 2636
[MultiChannelMemorySystem] currentClockCycle = 1757
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x186
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 391
STEP 1 -> 2637
[MultiChannelMemorySystem] currentClockCycle = 1758
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x186
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 391
STEP 1 -> 2638
[MultiChannelMemorySystem] currentClockCycle = 1758
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x186
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 391
STEP 1 -> 2639
[MultiChannelMemorySystem] currentClockCycle = 1759
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x186
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 391
STEP 1 -> 2640
[MultiChannelMemorySystem] currentClockCycle = 1760
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x186
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 391
STEP 1 -> 2641
[MultiChannelMemorySystem] currentClockCycle = 1760
[Callback] read complete: channel = 0, address = 0x71c0, cycle = 1760
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x187
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
start peeking
end peeking
start peeking
end peeking
start peeking
end peeking
numTransCompleted = 392
STEP 1 -> 2642
[MultiChannelMemorySystem] currentClockCycle = 1761
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x187
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 392
STEP 1 -> 2643
[MultiChannelMemorySystem] currentClockCycle = 1762
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x187
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 392
STEP 1 -> 2644
[MultiChannelMemorySystem] currentClockCycle = 1762
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x187
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 392
STEP 1 -> 2645
[MultiChannelMemorySystem] currentClockCycle = 1763
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x187
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 392
STEP 1 -> 2646
[MultiChannelMemorySystem] currentClockCycle = 1764
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x187
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 392
STEP 1 -> 2647
[MultiChannelMemorySystem] currentClockCycle = 1764
[Callback] read complete: channel = 0, address = 0x7200, cycle = 1764
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x188
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 393
STEP 1 -> 2648
[MultiChannelMemorySystem] currentClockCycle = 1765
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x188
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 393
STEP 1 -> 2649
[MultiChannelMemorySystem] currentClockCycle = 1766
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x188
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 393
STEP 1 -> 2650
[MultiChannelMemorySystem] currentClockCycle = 1766
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x188
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 393
STEP 1 -> 2651
[MultiChannelMemorySystem] currentClockCycle = 1767
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x188
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 393
STEP 1 -> 2652
[MultiChannelMemorySystem] currentClockCycle = 1768
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x188
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 393
STEP 1 -> 2653
[MultiChannelMemorySystem] currentClockCycle = 1768
[Callback] read complete: channel = 0, address = 0x7240, cycle = 1768
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x189
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
start peeking
end peeking
start peeking
end peeking
start peeking
end peeking
numTransCompleted = 394
STEP 1 -> 2654
[MultiChannelMemorySystem] currentClockCycle = 1769
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x189
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 394
STEP 1 -> 2655
[MultiChannelMemorySystem] currentClockCycle = 1770
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x189
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
start peeking
end peeking
start peeking
end peeking
numTransCompleted = 394
STEP 1 -> 2656
[MultiChannelMemorySystem] currentClockCycle = 1770
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x189
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 394
STEP 1 -> 2657
[MultiChannelMemorySystem] currentClockCycle = 1771
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x189
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 394
STEP 1 -> 2658
[MultiChannelMemorySystem] currentClockCycle = 1772
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x189
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 394
STEP 1 -> 2659
[MultiChannelMemorySystem] currentClockCycle = 1772
[Callback] read complete: channel = 0, address = 0x7280, cycle = 1772
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x18a
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 395
STEP 1 -> 2660
[MultiChannelMemorySystem] currentClockCycle = 1773
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x18a
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 395
STEP 1 -> 2661
[MultiChannelMemorySystem] currentClockCycle = 1774
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x18a
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 395
STEP 1 -> 2662
[MultiChannelMemorySystem] currentClockCycle = 1774
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x18a
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
start peeking
end peeking
start peeking
end peeking
start peeking
end peeking
numTransCompleted = 395
STEP 1 -> 2663
[MultiChannelMemorySystem] currentClockCycle = 1775
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x18a
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
start peeking
end peeking
start peeking
end peeking
start peeking
end peeking
numTransCompleted = 395
STEP 1 -> 2664
[MultiChannelMemorySystem] currentClockCycle = 1776
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x18a
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
start peeking
end peeking
start peeking
end peeking
start peeking
end peeking
numTransCompleted = 395
STEP 1 -> 2665
[MultiChannelMemorySystem] currentClockCycle = 1776
[Callback] read complete: channel = 0, address = 0x72c0, cycle = 1776
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x18b
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 396
STEP 1 -> 2666
[MultiChannelMemorySystem] currentClockCycle = 1777
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x18b
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 396
STEP 1 -> 2667
[MultiChannelMemorySystem] currentClockCycle = 1778
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x18b
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 396
STEP 1 -> 2668
[MultiChannelMemorySystem] currentClockCycle = 1778
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x18b
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 396
STEP 1 -> 2669
[MultiChannelMemorySystem] currentClockCycle = 1779
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x18b
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 396
STEP 1 -> 2670
[MultiChannelMemorySystem] currentClockCycle = 1780
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x18b
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 396
STEP 1 -> 2671
[MultiChannelMemorySystem] currentClockCycle = 1780
[Callback] read complete: channel = 0, address = 0x7300, cycle = 1780
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x18c
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 397
STEP 1 -> 2672
[MultiChannelMemorySystem] currentClockCycle = 1781
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x18c
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
start peeking
end peeking
start peeking
end peeking
start peeking
end peeking
numTransCompleted = 397
STEP 1 -> 2673
[MultiChannelMemorySystem] currentClockCycle = 1782
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x18c
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
start peeking
end peeking
start peeking
end peeking
start peeking
end peeking
numTransCompleted = 397
STEP 1 -> 2674
[MultiChannelMemorySystem] currentClockCycle = 1782
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x18c
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 397
STEP 1 -> 2675
[MultiChannelMemorySystem] currentClockCycle = 1783
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x18c
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
start peeking
end peeking
start peeking
end peeking
start peeking
end peeking
numTransCompleted = 397
STEP 1 -> 2676
[MultiChannelMemorySystem] currentClockCycle = 1784
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x18c
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 397
STEP 1 -> 2677
[MultiChannelMemorySystem] currentClockCycle = 1784
[Callback] read complete: channel = 0, address = 0x7340, cycle = 1784
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x18d
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 398
STEP 1 -> 2678
[MultiChannelMemorySystem] currentClockCycle = 1785
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x18d
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 398
STEP 1 -> 2679
[MultiChannelMemorySystem] currentClockCycle = 1786
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x18d
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 398
STEP 1 -> 2680
[MultiChannelMemorySystem] currentClockCycle = 1786
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x18d
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 398
STEP 1 -> 2681
[MultiChannelMemorySystem] currentClockCycle = 1787
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x18d
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 398
STEP 1 -> 2682
[MultiChannelMemorySystem] currentClockCycle = 1788
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x18d
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 398
STEP 1 -> 2683
[MultiChannelMemorySystem] currentClockCycle = 1788
[Callback] read complete: channel = 0, address = 0x7380, cycle = 1788
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x18e
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 399
STEP 1 -> 2684
[MultiChannelMemorySystem] currentClockCycle = 1789
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x18e
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
start peeking
end peeking
start peeking
end peeking
start peeking
end peeking
numTransCompleted = 399
STEP 1 -> 2685
[MultiChannelMemorySystem] currentClockCycle = 1790
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x18e
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
start peeking
end peeking
start peeking
end peeking
start peeking
end peeking
numTransCompleted = 399
STEP 1 -> 2686
[MultiChannelMemorySystem] currentClockCycle = 1790
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x18e
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 399
STEP 1 -> 2687
[MultiChannelMemorySystem] currentClockCycle = 1791
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x18e
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 399
STEP 1 -> 2688
[MultiChannelMemorySystem] currentClockCycle = 1792
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x18e
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
start peeking
end peeking
start peeking
end peeking
start peeking
end peeking
numTransCompleted = 399
STEP 1 -> 2689
[MultiChannelMemorySystem] currentClockCycle = 1792
[Callback] read complete: channel = 0, address = 0x73c0, cycle = 1792
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x18f
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 400
STEP 1 -> 2690
[MultiChannelMemorySystem] currentClockCycle = 1793
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x18f
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 400
STEP 1 -> 2691
[MultiChannelMemorySystem] currentClockCycle = 1794
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x18f
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 400
STEP 1 -> 2692
[MultiChannelMemorySystem] currentClockCycle = 1794
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x18f
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 400
STEP 1 -> 2693
[MultiChannelMemorySystem] currentClockCycle = 1795
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x18f
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 400
STEP 1 -> 2694
[MultiChannelMemorySystem] currentClockCycle = 1796
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x18f
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 400
STEP 1 -> 2695
[MultiChannelMemorySystem] currentClockCycle = 1796
[Callback] read complete: channel = 0, address = 0x7400, cycle = 1796
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x190
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
start peeking
end peeking
start peeking
end peeking
start peeking
end peeking
numTransCompleted = 401
STEP 1 -> 2696
[MultiChannelMemorySystem] currentClockCycle = 1797
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x190
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
start peeking
end peeking
start peeking
end peeking
start peeking
end peeking
numTransCompleted = 401
STEP 1 -> 2697
[MultiChannelMemorySystem] currentClockCycle = 1798
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x190
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 401
STEP 1 -> 2698
[MultiChannelMemorySystem] currentClockCycle = 1798
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x190
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 401
STEP 1 -> 2699
[MultiChannelMemorySystem] currentClockCycle = 1799
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x190
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
end peeking
numTransCompleted = 401
start peeking
end peeking
start peeking
end peeking
STEP 1 -> 2700
[MultiChannelMemorySystem] currentClockCycle = 1800
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x190
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 401
STEP 1 -> 2701
[MultiChannelMemorySystem] currentClockCycle = 1800
[Callback] read complete: channel = 0, address = 0x7440, cycle = 1800
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x191
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 402
STEP 1 -> 2702
[MultiChannelMemorySystem] currentClockCycle = 1801
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x191
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 402
STEP 1 -> 2703
[MultiChannelMemorySystem] currentClockCycle = 1802
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x191
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 402
STEP 1 -> 2704
[MultiChannelMemorySystem] currentClockCycle = 1802
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x191
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 402
STEP 1 -> 2705
[MultiChannelMemorySystem] currentClockCycle = 1803
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x191
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
start peeking
end peeking
start peeking
end peeking
start peeking
end peeking
numTransCompleted = 402
STEP 1 -> 2706
[MultiChannelMemorySystem] currentClockCycle = 1804
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x191
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
start peeking
end peeking
start peeking
end peeking
start peeking
end peeking
numTransCompleted = 402
STEP 1 -> 2707
[MultiChannelMemorySystem] currentClockCycle = 1804
[Callback] read complete: channel = 0, address = 0x7480, cycle = 1804
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x192
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
start peeking
end peeking
start peeking
end peeking
start peeking
end peeking
numTransCompleted = 403
STEP 1 -> 2708
[MultiChannelMemorySystem] currentClockCycle = 1805
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x192
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
start peeking
end peeking
start peeking
end peeking
start peeking
end peeking
numTransCompleted = 403
STEP 1 -> 2709
[MultiChannelMemorySystem] currentClockCycle = 1806
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x192
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 403
STEP 1 -> 2710
[MultiChannelMemorySystem] currentClockCycle = 1806
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x192
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
start peeking
end peeking
start peeking
end peeking
start peeking
end peeking
numTransCompleted = 403
STEP 1 -> 2711
[MultiChannelMemorySystem] currentClockCycle = 1807
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x192
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 403
STEP 1 -> 2712
[MultiChannelMemorySystem] currentClockCycle = 1808
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x192
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 403
STEP 1 -> 2713
[MultiChannelMemorySystem] currentClockCycle = 1808
[Callback] read complete: channel = 0, address = 0x74c0, cycle = 1808
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x193
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 404
STEP 1 -> 2714
[MultiChannelMemorySystem] currentClockCycle = 1809
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x193
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
start peeking
end peeking
start peeking
end peeking
start peeking
end peeking
numTransCompleted = 404
STEP 1 -> 2715
[MultiChannelMemorySystem] currentClockCycle = 1810
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x193
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 404
STEP 1 -> 2716
[MultiChannelMemorySystem] currentClockCycle = 1810
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x193
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
start peeking
end peeking
start peeking
end peeking
start peeking
end peeking
numTransCompleted = 404
STEP 1 -> 2717
[MultiChannelMemorySystem] currentClockCycle = 1811
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x193
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
start peeking
end peeking
start peeking
end peeking
start peeking
end peeking
numTransCompleted = 404
STEP 1 -> 2718
[MultiChannelMemorySystem] currentClockCycle = 1812
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x193
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 404
STEP 1 -> 2719
[MultiChannelMemorySystem] currentClockCycle = 1812
[Callback] read complete: channel = 0, address = 0x7500, cycle = 1812
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x194
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 405
STEP 1 -> 2720
[MultiChannelMemorySystem] currentClockCycle = 1813
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x194
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 405
STEP 1 -> 2721
[MultiChannelMemorySystem] currentClockCycle = 1814
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x194
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 405
STEP 1 -> 2722
[MultiChannelMemorySystem] currentClockCycle = 1814
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x194
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 405
STEP 1 -> 2723
[MultiChannelMemorySystem] currentClockCycle = 1815
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x194
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 405
STEP 1 -> 2724
[MultiChannelMemorySystem] currentClockCycle = 1816
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x194
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 405
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
start peeking
end peeking
start peeking
end peeking
start peeking
end peeking
STEP 1 -> 2725
[MultiChannelMemorySystem] currentClockCycle = 1816
[Callback] read complete: channel = 0, address = 0x7540, cycle = 1816
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x195
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 406
STEP 1 -> 2726
[MultiChannelMemorySystem] currentClockCycle = 1817
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x195
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 406
STEP 1 -> 2727
[MultiChannelMemorySystem] currentClockCycle = 1818
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x195
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
start peeking
end peeking
start peeking
end peeking
start peeking
end peeking
numTransCompleted = 406
STEP 1 -> 2728
[MultiChannelMemorySystem] currentClockCycle = 1818
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x195
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 406
STEP 1 -> 2729
[MultiChannelMemorySystem] currentClockCycle = 1819
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x195
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 406
STEP 1 -> 2730
[MultiChannelMemorySystem] currentClockCycle = 1820
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x195
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 406
STEP 1 -> 2731
[MultiChannelMemorySystem] currentClockCycle = 1820
[Callback] read complete: channel = 0, address = 0x7580, cycle = 1820
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x196
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 407
STEP 1 -> 2732
[MultiChannelMemorySystem] currentClockCycle = 1821
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x196
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 407
STEP 1 -> 2733
[MultiChannelMemorySystem] currentClockCycle = 1822
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x196
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 407
STEP 1 -> 2734
[MultiChannelMemorySystem] currentClockCycle = 1822
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x196
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 407
STEP 1 -> 2735
[MultiChannelMemorySystem] currentClockCycle = 1823
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x196
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 407
STEP 1 -> 2736
[MultiChannelMemorySystem] currentClockCycle = 1824
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x196
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 407
STEP 1 -> 2737
[MultiChannelMemorySystem] currentClockCycle = 1824
[Callback] read complete: channel = 0, address = 0x75c0, cycle = 1824
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x197
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
start peeking
end peeking
start peeking
end peeking
start peeking
end peeking
numTransCompleted = 408
STEP 1 -> 2738
[MultiChannelMemorySystem] currentClockCycle = 1825
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x197
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 408
STEP 1 -> 2739
[MultiChannelMemorySystem] currentClockCycle = 1826
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x197
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 408
STEP 1 -> 2740
[MultiChannelMemorySystem] currentClockCycle = 1826
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x197
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 408
STEP 1 -> 2741
[MultiChannelMemorySystem] currentClockCycle = 1827
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x197
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 408
STEP 1 -> 2742
[MultiChannelMemorySystem] currentClockCycle = 1828
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x197
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 408
STEP 1 -> 2743
[MultiChannelMemorySystem] currentClockCycle = 1828
[Callback] read complete: channel = 0, address = 0x7600, cycle = 1828
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x198
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 409
STEP 1 -> 2744
[MultiChannelMemorySystem] currentClockCycle = 1829
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x198
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 409
STEP 1 -> 2745
[MultiChannelMemorySystem] currentClockCycle = 1830
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x198
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 409
STEP 1 -> 2746
[MultiChannelMemorySystem] currentClockCycle = 1830
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x198
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 409
STEP 1 -> 2747
[MultiChannelMemorySystem] currentClockCycle = 1831
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x198
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 409
STEP 1 -> 2748
[MultiChannelMemorySystem] currentClockCycle = 1832
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x198
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
start peeking
end peeking
start peeking
end peeking
start peeking
end peeking
numTransCompleted = 409
STEP 1 -> 2749
[MultiChannelMemorySystem] currentClockCycle = 1832
[Callback] read complete: channel = 0, address = 0x7640, cycle = 1832
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x199
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
start peeking
end peeking
start peeking
end peeking
start peeking
end peeking
numTransCompleted = 410
STEP 1 -> 2750
[MultiChannelMemorySystem] currentClockCycle = 1833
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x199
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 410
STEP 1 -> 2751
[MultiChannelMemorySystem] currentClockCycle = 1834
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x199
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 410
STEP 1 -> 2752
[MultiChannelMemorySystem] currentClockCycle = 1834
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x199
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 410
STEP 1 -> 2753
[MultiChannelMemorySystem] currentClockCycle = 1835
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x199
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 410
STEP 1 -> 2754
[MultiChannelMemorySystem] currentClockCycle = 1836
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x199
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 410
STEP 1 -> 2755
[MultiChannelMemorySystem] currentClockCycle = 1836
[Callback] read complete: channel = 0, address = 0x7680, cycle = 1836
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x19a
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 411
STEP 1 -> 2756
[MultiChannelMemorySystem] currentClockCycle = 1837
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x19a
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 411
STEP 1 -> 2757
[MultiChannelMemorySystem] currentClockCycle = 1838
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x19a
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 411
STEP 1 -> 2758
[MultiChannelMemorySystem] currentClockCycle = 1838
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x19a
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 411
STEP 1 -> 2759
[MultiChannelMemorySystem] currentClockCycle = 1839
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x19a
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
start peeking
end peeking
start peeking
end peeking
start peeking
end peeking
numTransCompleted = 411
STEP 1 -> 2760
[MultiChannelMemorySystem] currentClockCycle = 1840
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x19a
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 411
STEP 1 -> 2761
[MultiChannelMemorySystem] currentClockCycle = 1840
[Callback] read complete: channel = 0, address = 0x76c0, cycle = 1840
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x19b
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 412
STEP 1 -> 2762
[MultiChannelMemorySystem] currentClockCycle = 1841
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x19b
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 412
STEP 1 -> 2763
[MultiChannelMemorySystem] currentClockCycle = 1842
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x19b
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 412
STEP 1 -> 2764
[MultiChannelMemorySystem] currentClockCycle = 1842
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x19b
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 412
STEP 1 -> 2765
[MultiChannelMemorySystem] currentClockCycle = 1843
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x19b
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 412
STEP 1 -> 2766
[MultiChannelMemorySystem] currentClockCycle = 1844
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x19b
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 412
STEP 1 -> 2767
[MultiChannelMemorySystem] currentClockCycle = 1844
[Callback] read complete: channel = 0, address = 0x7700, cycle = 1844
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x19c
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 413
STEP 1 -> 2768
[MultiChannelMemorySystem] currentClockCycle = 1845
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x19c
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 413
STEP 1 -> 2769
[MultiChannelMemorySystem] currentClockCycle = 1846
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x19c
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
start peeking
end peeking
start peeking
end peeking
start peeking
end peeking
numTransCompleted = 413
STEP 1 -> 2770
[MultiChannelMemorySystem] currentClockCycle = 1846
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x19c
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 413
STEP 1 -> 2771
[MultiChannelMemorySystem] currentClockCycle = 1847
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x19c
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
start peeking
end peeking
numTransCompleted = 413
STEP 1 -> 2772
[MultiChannelMemorySystem] currentClockCycle = 1848
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x19c
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 413
STEP 1 -> 2773
[MultiChannelMemorySystem] currentClockCycle = 1848
[Callback] read complete: channel = 0, address = 0x7740, cycle = 1848
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x19d
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 414
STEP 1 -> 2774
[MultiChannelMemorySystem] currentClockCycle = 1849
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x19d
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 414
STEP 1 -> 2775
[MultiChannelMemorySystem] currentClockCycle = 1850
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x19d
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 414
STEP 1 -> 2776
[MultiChannelMemorySystem] currentClockCycle = 1850
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x19d
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 414
STEP 1 -> 2777
[MultiChannelMemorySystem] currentClockCycle = 1851
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x19d
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 414
start peeking
end peeking
STEP 1 -> 2778
[MultiChannelMemorySystem] currentClockCycle = 1852
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x19d
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 414
STEP 1 -> 2779
[MultiChannelMemorySystem] currentClockCycle = 1852
[Callback] read complete: channel = 0, address = 0x7780, cycle = 1852
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x19e
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 415
STEP 1 -> 2780
[MultiChannelMemorySystem] currentClockCycle = 1853
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x19e
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 415
STEP 1 -> 2781
[MultiChannelMemorySystem] currentClockCycle = 1854
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x19e
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 415
STEP 1 -> 2782
[MultiChannelMemorySystem] currentClockCycle = 1854
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x19e
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 415
STEP 1 -> 2783
[MultiChannelMemorySystem] currentClockCycle = 1855
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x19e
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 415
STEP 1 -> 2784
[MultiChannelMemorySystem] currentClockCycle = 1856
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x19e
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 415
start peeking
end peeking
STEP 1 -> 2785
[MultiChannelMemorySystem] currentClockCycle = 1856
[Callback] read complete: channel = 0, address = 0x77c0, cycle = 1856
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x19f
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 416
STEP 1 -> 2786
[MultiChannelMemorySystem] currentClockCycle = 1857
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x19f
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 416
STEP 1 -> 2787
[MultiChannelMemorySystem] currentClockCycle = 1858
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x19f
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 416
STEP 1 -> 2788
[MultiChannelMemorySystem] currentClockCycle = 1858
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x19f
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 416
STEP 1 -> 2789
[MultiChannelMemorySystem] currentClockCycle = 1859
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x19f
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 416
STEP 1 -> 2790
[MultiChannelMemorySystem] currentClockCycle = 1860
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x19f
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 416
STEP 1 -> 2791
[MultiChannelMemorySystem] currentClockCycle = 1860
[Callback] read complete: channel = 0, address = 0x7800, cycle = 1860
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1a0
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 417
STEP 1 -> 2792
[MultiChannelMemorySystem] currentClockCycle = 1861
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1a0
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 417
STEP 1 -> 2793
[MultiChannelMemorySystem] currentClockCycle = 1862
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1a0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 417
STEP 1 -> 2794
[MultiChannelMemorySystem] currentClockCycle = 1862
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1a0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 417
STEP 1 -> 2795
[MultiChannelMemorySystem] currentClockCycle = 1863
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1a0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 417
STEP 1 -> 2796
[MultiChannelMemorySystem] currentClockCycle = 1864
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1a0
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 417
STEP 1 -> 2797
[MultiChannelMemorySystem] currentClockCycle = 1864
[Callback] read complete: channel = 0, address = 0x7840, cycle = 1864
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1a1
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 418
STEP 1 -> 2798
[MultiChannelMemorySystem] currentClockCycle = 1865
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1a1
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 418
STEP 1 -> 2799
[MultiChannelMemorySystem] currentClockCycle = 1866
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1a1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 418
STEP 1 -> 2800
[MultiChannelMemorySystem] currentClockCycle = 1866
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1a1
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 418
STEP 1 -> 2801
[MultiChannelMemorySystem] currentClockCycle = 1867
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1a1
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 418
STEP 1 -> 2802
[MultiChannelMemorySystem] currentClockCycle = 1868
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1a1
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 418
STEP 1 -> 2803
[MultiChannelMemorySystem] currentClockCycle = 1868
[Callback] read complete: channel = 0, address = 0x7880, cycle = 1868
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1a2
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 419
STEP 1 -> 2804
[MultiChannelMemorySystem] currentClockCycle = 1869
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1a2
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 419
STEP 1 -> 2805
[MultiChannelMemorySystem] currentClockCycle = 1870
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1a2
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 419
STEP 1 -> 2806
[MultiChannelMemorySystem] currentClockCycle = 1870
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1a2
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 419
STEP 1 -> 2807
[MultiChannelMemorySystem] currentClockCycle = 1871
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1a2
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 419
STEP 1 -> 2808
[MultiChannelMemorySystem] currentClockCycle = 1872
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1a2
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 419
STEP 1 -> 2809
[MultiChannelMemorySystem] currentClockCycle = 1872
[Callback] read complete: channel = 0, address = 0x78c0, cycle = 1872
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1a3
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 420
STEP 1 -> 2810
[MultiChannelMemorySystem] currentClockCycle = 1873
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1a3
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 420
STEP 1 -> 2811
[MultiChannelMemorySystem] currentClockCycle = 1874
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1a3
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 420
STEP 1 -> 2812
[MultiChannelMemorySystem] currentClockCycle = 1874
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1a3
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 420
STEP 1 -> 2813
[MultiChannelMemorySystem] currentClockCycle = 1875
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1a3
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 420
STEP 1 -> 2814
[MultiChannelMemorySystem] currentClockCycle = 1876
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1a3
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
end peeking
numTransCompleted = 420
start peeking
end peeking
start peeking
end peeking
start peeking
end peeking
STEP 1 -> 2815
[MultiChannelMemorySystem] currentClockCycle = 1876
[Callback] read complete: channel = 0, address = 0x7900, cycle = 1876
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1a4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 421
STEP 1 -> 2816
[MultiChannelMemorySystem] currentClockCycle = 1877
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1a4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 421
STEP 1 -> 2817
[MultiChannelMemorySystem] currentClockCycle = 1878
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1a4
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 421
STEP 1 -> 2818
[MultiChannelMemorySystem] currentClockCycle = 1878
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1a4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 421
STEP 1 -> 2819
[MultiChannelMemorySystem] currentClockCycle = 1879
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1a4
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 421
STEP 1 -> 2820
[MultiChannelMemorySystem] currentClockCycle = 1880
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1a4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 421
STEP 1 -> 2821
[MultiChannelMemorySystem] currentClockCycle = 1880
[Callback] read complete: channel = 0, address = 0x7940, cycle = 1880
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1a5
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 422
start peeking
end peeking
start peeking
end peeking
start peeking
end peeking
start peeking
end peeking
STEP 1 -> 2822
[MultiChannelMemorySystem] currentClockCycle = 1881
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1a5
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 422
STEP 1 -> 2823
[MultiChannelMemorySystem] currentClockCycle = 1882
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1a5
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
start peeking
end peeking
start peeking
end peeking
numTransCompleted = 422
STEP 1 -> 2824
[MultiChannelMemorySystem] currentClockCycle = 1882
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1a5
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
start peeking
end peeking
numTransCompleted = 422
STEP 1 -> 2825
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 1883
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1a5
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 422
STEP 1 -> 2826
[MultiChannelMemorySystem] currentClockCycle = 1884
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1a5
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 422
STEP 1 -> 2827
start peeking
end peeking
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 1884
[Callback] read complete: channel = 0, address = 0x7980, cycle = 1884
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1a6
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 423
STEP 1 -> 2828
[MultiChannelMemorySystem] currentClockCycle = 1885
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1a6
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 423
start peeking
end peeking
STEP 1 -> 2829
[MultiChannelMemorySystem] currentClockCycle = 1886
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1a6
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 423
STEP 1 -> 2830
end peeking
[MultiChannelMemorySystem] currentClockCycle = 1886
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1a6
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 423
STEP 1 -> 2831
[MultiChannelMemorySystem] currentClockCycle = 1887
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1a6
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 423
STEP 1 -> 2832
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 1888
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1a6
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 423
STEP 1 -> 2833
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 1888
[Callback] read complete: channel = 0, address = 0x79c0, cycle = 1888
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1a7
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 424
STEP 1 -> 2834
[MultiChannelMemorySystem] currentClockCycle = 1889
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1a7
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
start peeking
end peeking
numTransCompleted = 424
start peeking
end peeking
start peeking
end peeking
start peeking
end peeking
STEP 1 -> 2835
[MultiChannelMemorySystem] currentClockCycle = 1890
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1a7
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 424
start peeking
end peeking
STEP 1 -> 2836
start peeking
end peeking
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 1890
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1a7
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 424
STEP 1 -> 2837
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 1891
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1a7
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 424
STEP 1 -> 2838
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 1892
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1a7
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
start peeking
end peeking
numTransCompleted = 424
STEP 1 -> 2839
[MultiChannelMemorySystem] currentClockCycle = 1892
[Callback] read complete: channel = 0, address = 0x7a00, cycle = 1892
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1a8
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
start peeking
end peeking
numTransCompleted = 425
STEP 1 -> 2840
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 1893
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1a8
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 425
STEP 1 -> 2841
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 1894
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1a8
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 425
start peeking
end peeking
start peeking
end peeking
STEP 1 -> 2842
[MultiChannelMemorySystem] currentClockCycle = 1894
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1a8
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 425
STEP 1 -> 2843
start peeking
end peeking
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 1895
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1a8
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 425
STEP 1 -> 2844
[MultiChannelMemorySystem] currentClockCycle = 1896
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1a8
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 425
start peeking
end peeking
STEP 1 -> 2845
[MultiChannelMemorySystem] currentClockCycle = 1896
[Callback] read complete: channel = 0, address = 0x7a40, cycle = 1896
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1a9
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 426
STEP 1 -> 2846
[MultiChannelMemorySystem] currentClockCycle = 1897
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1a9
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 426
STEP 1 -> 2847
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 1898
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1a9
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 426
STEP 1 -> 2848
[MultiChannelMemorySystem] currentClockCycle = 1898
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1a9
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 426
STEP 1 -> 2849
end peeking
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 1899
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1a9
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
start peeking
end peeking
numTransCompleted = 426
STEP 1 -> 2850
[MultiChannelMemorySystem] currentClockCycle = 1900
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1a9
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 426
STEP 1 -> 2851
[MultiChannelMemorySystem] currentClockCycle = 1900
[Callback] read complete: channel = 0, address = 0x7a80, cycle = 1900
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1aa
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 427
STEP 1 -> 2852
start peeking
end peeking
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 1901
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1aa
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 427
STEP 1 -> 2853
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 1902
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1aa
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 427
STEP 1 -> 2854
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 1902
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1aa
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 427
STEP 1 -> 2855
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 1903
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1aa
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
start peeking
end peeking
numTransCompleted = 427
STEP 1 -> 2856
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 1904
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1aa
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 427
start peeking
end peeking
STEP 1 -> 2857
[MultiChannelMemorySystem] currentClockCycle = 1904
[Callback] read complete: channel = 0, address = 0x7ac0, cycle = 1904
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1ab
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 428
STEP 1 -> 2858
start peeking
end peeking
start peeking
end peeking
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 1905
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1ab
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
start peeking
end peeking
numTransCompleted = 428
STEP 1 -> 2859
[MultiChannelMemorySystem] currentClockCycle = 1906
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1ab
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 428
STEP 1 -> 2860
start peeking
end peeking
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 1906
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1ab
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 428
STEP 1 -> 2861
start peeking
end peeking
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 1907
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1ab
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
start peeking
end peeking
numTransCompleted = 428
STEP 1 -> 2862
[MultiChannelMemorySystem] currentClockCycle = 1908
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1ab
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
end peeking
numTransCompleted = 428
STEP 1 -> 2863
start peeking
end peeking
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 1908
[Callback] read complete: channel = 0, address = 0x7b00, cycle = 1908
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1ac
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 429
STEP 1 -> 2864
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 1909
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1ac
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 429
STEP 1 -> 2865
start peeking
end peeking
start peeking
end peeking
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 1910
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1ac
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
start peeking
end peeking
numTransCompleted = 429
STEP 1 -> 2866
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 1910
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1ac
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
end peeking
numTransCompleted = 429
STEP 1 -> 2867
start peeking
end peeking
start peeking
end peeking
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 1911
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1ac
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 429
STEP 1 -> 2868
[MultiChannelMemorySystem] currentClockCycle = 1912
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1ac
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 429
STEP 1 -> 2869
[MultiChannelMemorySystem] currentClockCycle = 1912
[Callback] read complete: channel = 0, address = 0x7b40, cycle = 1912
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1ad
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 430
STEP 1 -> 2870
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 1913
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1ad
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 430
STEP 1 -> 2871
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 1914
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1ad
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
start peeking
end peeking
numTransCompleted = 430
STEP 1 -> 2872
[MultiChannelMemorySystem] currentClockCycle = 1914
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1ad
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
start peeking
end peeking
numTransCompleted = 430
STEP 1 -> 2873
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 1915
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1ad
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
start peeking
end peeking
start peeking
end peeking
numTransCompleted = 430
STEP 1 -> 2874
[MultiChannelMemorySystem] currentClockCycle = 1916
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1ad
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 430
STEP 1 -> 2875
[MultiChannelMemorySystem] currentClockCycle = 1916
[Callback] read complete: channel = 0, address = 0x7b80, cycle = 1916
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1ae
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 431
STEP 1 -> 2876
start peeking
end peeking
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 1917
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1ae
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 431
STEP 1 -> 2877
[MultiChannelMemorySystem] currentClockCycle = 1918
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1ae
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
start peeking
end peeking
numTransCompleted = 431
STEP 1 -> 2878
[MultiChannelMemorySystem] currentClockCycle = 1918
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1ae
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 431
STEP 1 -> 2879
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 1919
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1ae
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 431
STEP 1 -> 2880
start peeking
end peeking
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 1920
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1ae
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 431
start peeking
end peeking
start peeking
end peeking
STEP 1 -> 2881
[MultiChannelMemorySystem] currentClockCycle = 1920
[Callback] read complete: channel = 0, address = 0x7bc0, cycle = 1920
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1af
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 432
STEP 1 -> 2882
[MultiChannelMemorySystem] currentClockCycle = 1921
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1af
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 432
STEP 1 -> 2883
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 1922
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1af
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
end peeking
numTransCompleted = 432
STEP 1 -> 2884
start peeking
end peeking
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 1922
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1af
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 432
STEP 1 -> 2885
start peeking
end peeking
start peeking
end peeking
start peeking
end peeking
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 1923
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1af
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
start peeking
end peeking
start peeking
end peeking
numTransCompleted = 432
STEP 1 -> 2886
[MultiChannelMemorySystem] currentClockCycle = 1924
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1af
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 432
STEP 1 -> 2887
start peeking
end peeking
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 1924
[Callback] read complete: channel = 0, address = 0x7c00, cycle = 1924
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1b0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 433
end peeking
STEP 1 -> 2888
start peeking
end peeking
start peeking
end peeking
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 1925
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1b0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 433
STEP 1 -> 2889
[MultiChannelMemorySystem] currentClockCycle = 1926
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1b0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 433
STEP 1 -> 2890
[MultiChannelMemorySystem] currentClockCycle = 1926
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1b0
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 433
start peeking
end peeking
STEP 1 -> 2891
[MultiChannelMemorySystem] currentClockCycle = 1927
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1b0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
start peeking
end peeking
numTransCompleted = 433
STEP 1 -> 2892
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 1928
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1b0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 433
STEP 1 -> 2893
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 1928
[Callback] read complete: channel = 0, address = 0x7c40, cycle = 1928
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1b1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
start peeking
end peeking
numTransCompleted = 434
STEP 1 -> 2894
start peeking
end peeking
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 1929
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1b1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 434
STEP 1 -> 2895
[MultiChannelMemorySystem] currentClockCycle = 1930
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1b1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
start peeking
end peeking
numTransCompleted = 434
STEP 1 -> 2896
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 1930
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1b1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 434
STEP 1 -> 2897
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 1931
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1b1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 434
STEP 1 -> 2898
start peeking
end peeking
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 1932
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1b1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
start peeking
end peeking
numTransCompleted = 434
STEP 1 -> 2899
[MultiChannelMemorySystem] currentClockCycle = 1932
[Callback] read complete: channel = 0, address = 0x7c80, cycle = 1932
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1b2
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 435
start peeking
end peeking
STEP 1 -> 2900
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 1933
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1b2
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 435
start peeking
end peeking
start peeking
end peeking
STEP 1 -> 2901
[MultiChannelMemorySystem] currentClockCycle = 1934
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1b2
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 435
STEP 1 -> 2902
start peeking
end peeking
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 1934
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1b2
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
end peeking
numTransCompleted = 435
STEP 1 -> 2903
start peeking
end peeking
start peeking
end peeking
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 1935
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1b2
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 435
STEP 1 -> 2904
start peeking
end peeking
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 1936
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1b2
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
start peeking
end peeking
numTransCompleted = 435
STEP 1 -> 2905
start peeking
end peeking
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 1936
[Callback] read complete: channel = 0, address = 0x7cc0, cycle = 1936
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1b3
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 436
start peeking
end peeking
start peeking
end peeking
STEP 1 -> 2906
[MultiChannelMemorySystem] currentClockCycle = 1937
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1b3
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 436
start peeking
end peeking
start peeking
end peeking
STEP 1 -> 2907
[MultiChannelMemorySystem] currentClockCycle = 1938
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1b3
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 436
STEP 1 -> 2908
[MultiChannelMemorySystem] currentClockCycle = 1938
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1b3
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
start peeking
end peeking
start peeking
end peeking
numTransCompleted = 436
STEP 1 -> 2909
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 1939
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1b3
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 436
STEP 1 -> 2910
start peeking
end peeking
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 1940
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1b3
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
start peeking
end peeking
numTransCompleted = 436
start peeking
end peeking
start peeking
end peeking
start peeking
end peeking
STEP 1 -> 2911
[MultiChannelMemorySystem] currentClockCycle = 1940
[Callback] read complete: channel = 0, address = 0x7d00, cycle = 1940
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1b4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
start peeking
end peeking
numTransCompleted = 437
start peeking
end peeking
start peeking
end peeking
start peeking
end peeking
STEP 1 -> 2912
[MultiChannelMemorySystem] currentClockCycle = 1941
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1b4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 437
STEP 1 -> 2913
start peeking
end peeking
start peeking
end peeking
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 1942
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1b4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 437
STEP 1 -> 2914
[MultiChannelMemorySystem] currentClockCycle = 1942
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1b4
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 437
STEP 1 -> 2915
[MultiChannelMemorySystem] currentClockCycle = 1943
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1b4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 437
STEP 1 -> 2916
start peeking
end peeking
start peeking
end peeking
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 1944
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1b4
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 437
STEP 1 -> 2917
[MultiChannelMemorySystem] currentClockCycle = 1944
[Callback] read complete: channel = 0, address = 0x7d40, cycle = 1944
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1b5
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 438
STEP 1 -> 2918
start peeking
end peeking
start peeking
end peeking
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 1945
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1b5
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 438
STEP 1 -> 2919
[MultiChannelMemorySystem] currentClockCycle = 1946
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1b5
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
start peeking
end peeking
numTransCompleted = 438
STEP 1 -> 2920
start peeking
end peeking
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 1946
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1b5
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 438
STEP 1 -> 2921
[MultiChannelMemorySystem] currentClockCycle = 1947
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1b5
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 438
STEP 1 -> 2922
start peeking
end peeking
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 1948
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1b5
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
start peeking
end peeking
numTransCompleted = 438
STEP 1 -> 2923
[MultiChannelMemorySystem] currentClockCycle = 1948
[Callback] read complete: channel = 0, address = 0x7d80, cycle = 1948
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1b6
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 439
STEP 1 -> 2924
[MultiChannelMemorySystem] currentClockCycle = 1949
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1b6
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 439
start peeking
end peeking
STEP 1 -> 2925
[MultiChannelMemorySystem] currentClockCycle = 1950
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1b6
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 439
STEP 1 -> 2926
[MultiChannelMemorySystem] currentClockCycle = 1950
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1b6
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 439
STEP 1 -> 2927
start peeking
end peeking
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 1951
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1b6
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
start peeking
end peeking
numTransCompleted = 439
STEP 1 -> 2928
[MultiChannelMemorySystem] currentClockCycle = 1952
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1b6
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 439
start peeking
end peeking
start peeking
end peeking
STEP 1 -> 2929
[MultiChannelMemorySystem] currentClockCycle = 1952
[Callback] read complete: channel = 0, address = 0x7dc0, cycle = 1952
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1b7
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
start peeking
end peeking
numTransCompleted = 440
STEP 1 -> 2930
[MultiChannelMemorySystem] currentClockCycle = 1953
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1b7
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 440
STEP 1 -> 2931
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 1954
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1b7
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 440
STEP 1 -> 2932
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 1954
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1b7
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
start peeking
end peeking
numTransCompleted = 440
STEP 1 -> 2933
start peeking
end peeking
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 1955
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1b7
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 440
STEP 1 -> 2934
[MultiChannelMemorySystem] currentClockCycle = 1956
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1b7
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
start peeking
end peeking
start peeking
end peeking
numTransCompleted = 440
STEP 1 -> 2935
[MultiChannelMemorySystem] currentClockCycle = 1956
[Callback] read complete: channel = 0, address = 0x7e00, cycle = 1956
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1b8
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 441
start peeking
end peeking
STEP 1 -> 2936
[MultiChannelMemorySystem] currentClockCycle = 1957
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1b8
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 441
STEP 1 -> 2937
[MultiChannelMemorySystem] currentClockCycle = 1958
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1b8
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 441
STEP 1 -> 2938
[MultiChannelMemorySystem] currentClockCycle = 1958
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1b8
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
start peeking
end peeking
numTransCompleted = 441
STEP 1 -> 2939
[MultiChannelMemorySystem] currentClockCycle = 1959
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1b8
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 441
start peeking
end peeking
STEP 1 -> 2940
[MultiChannelMemorySystem] currentClockCycle = 1960
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1b8
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 441
STEP 1 -> 2941
[MultiChannelMemorySystem] currentClockCycle = 1960
[Callback] read complete: channel = 0, address = 0x7e40, cycle = 1960
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1b9
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 442
STEP 1 -> 2942
[MultiChannelMemorySystem] currentClockCycle = 1961
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1b9
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 442
end peeking
STEP 1 -> 2943
[MultiChannelMemorySystem] currentClockCycle = 1962
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1b9
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 442
STEP 1 -> 2944
start peeking
end peeking
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 1962
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1b9
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 442
start peeking
end peeking
start peeking
end peeking
start peeking
end peeking
STEP 1 -> 2945
[MultiChannelMemorySystem] currentClockCycle = 1963
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1b9
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 442
start peeking
end peeking
start peeking
end peeking
STEP 1 -> 2946
[MultiChannelMemorySystem] currentClockCycle = 1964
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1b9
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
start peeking
end peeking
numTransCompleted = 442
STEP 1 -> 2947
[MultiChannelMemorySystem] currentClockCycle = 1964
[Callback] read complete: channel = 0, address = 0x7e80, cycle = 1964
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1ba
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 443
STEP 1 -> 2948
start peeking
end peeking
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 1965
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1ba
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 443
start peeking
end peeking
STEP 1 -> 2949
[MultiChannelMemorySystem] currentClockCycle = 1966
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1ba
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 443
STEP 1 -> 2950
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 1966
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1ba
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 443
STEP 1 -> 2951
start peeking
end peeking
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 1967
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1ba
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 443
STEP 1 -> 2952
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 1968
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1ba
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 443
STEP 1 -> 2953
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 1968
[Callback] read complete: channel = 0, address = 0x7ec0, cycle = 1968
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1bb
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 444
start peeking
end peeking
STEP 1 -> 2954
[MultiChannelMemorySystem] currentClockCycle = 1969
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1bb
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 444
STEP 1 -> 2955
[MultiChannelMemorySystem] currentClockCycle = 1970
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1bb
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
start peeking
end peeking
numTransCompleted = 444
STEP 1 -> 2956
[MultiChannelMemorySystem] currentClockCycle = 1970
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1bb
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 444
STEP 1 -> 2957
[MultiChannelMemorySystem] currentClockCycle = 1971
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1bb
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 444
STEP 1 -> 2958
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 1972
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1bb
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
start peeking
end peeking
numTransCompleted = 444
STEP 1 -> 2959
[MultiChannelMemorySystem] currentClockCycle = 1972
[Callback] read complete: channel = 0, address = 0x7f00, cycle = 1972
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1bc
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
start peeking
end peeking
numTransCompleted = 445
start peeking
end peeking
start peeking
end peeking
start peeking
end peeking
STEP 1 -> 2960
[MultiChannelMemorySystem] currentClockCycle = 1973
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1bc
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 445
start peeking
end peeking
STEP 1 -> 2961
[MultiChannelMemorySystem] currentClockCycle = 1974
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1bc
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 445
start peeking
end peeking
start peeking
end peeking
STEP 1 -> 2962
[MultiChannelMemorySystem] currentClockCycle = 1974
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1bc
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 445
STEP 1 -> 2963
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 1975
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1bc
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 445
STEP 1 -> 2964
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 1976
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1bc
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 445
STEP 1 -> 2965
[MultiChannelMemorySystem] currentClockCycle = 1976
[Callback] read complete: channel = 0, address = 0x7f40, cycle = 1976
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1bd
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 446
start peeking
end peeking
start peeking
end peeking
STEP 1 -> 2966
[MultiChannelMemorySystem] currentClockCycle = 1977
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1bd
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 446
STEP 1 -> 2967
[MultiChannelMemorySystem] currentClockCycle = 1978
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1bd
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 446
start peeking
end peeking
STEP 1 -> 2968
[MultiChannelMemorySystem] currentClockCycle = 1978
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1bd
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
start peeking
end peeking
numTransCompleted = 446
STEP 1 -> 2969
[MultiChannelMemorySystem] currentClockCycle = 1979
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1bd
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 446
STEP 1 -> 2970
[MultiChannelMemorySystem] currentClockCycle = 1980
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1bd
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 446
STEP 1 -> 2971
[MultiChannelMemorySystem] currentClockCycle = 1980
[Callback] read complete: channel = 0, address = 0x7f80, cycle = 1980
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1be
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 447
start peeking
end peeking
STEP 1 -> 2972
[MultiChannelMemorySystem] currentClockCycle = 1981
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1be
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 447
STEP 1 -> 2973
start peeking
end peeking
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 1982
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1be
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 447
STEP 1 -> 2974
[MultiChannelMemorySystem] currentClockCycle = 1982
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1be
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 447
STEP 1 -> 2975
start peeking
end peeking
start peeking
end peeking
start peeking
end peeking
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 1983
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1be
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 447
STEP 1 -> 2976
[MultiChannelMemorySystem] currentClockCycle = 1984
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1be
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 447
STEP 1 -> 2977
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 1984
[Callback] read complete: channel = 0, address = 0x7fc0, cycle = 1984
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1bf
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
start peeking
end peeking
numTransCompleted = 448
start peeking
end peeking
STEP 1 -> 2978
[MultiChannelMemorySystem] currentClockCycle = 1985
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1bf
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
start peeking
end peeking
numTransCompleted = 448
STEP 1 -> 2979
start peeking
end peeking
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 1986
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1bf
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 448
STEP 1 -> 2980
[MultiChannelMemorySystem] currentClockCycle = 1986
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1bf
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
start peeking
end peeking
numTransCompleted = 448
start peeking
end peeking
STEP 1 -> 2981
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 1987
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1bf
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 448
STEP 1 -> 2982
[MultiChannelMemorySystem] currentClockCycle = 1988
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1bf
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
start peeking
end peeking
numTransCompleted = 448
STEP 1 -> 2983
start peeking
end peeking
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 1988
[Callback] read complete: channel = 0, address = 0x8000, cycle = 1988
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1c0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 449
STEP 1 -> 2984
[MultiChannelMemorySystem] currentClockCycle = 1989
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1c0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
start peeking
end peeking
numTransCompleted = 449
start peeking
end peeking
start peeking
end peeking
STEP 1 -> 2985
[MultiChannelMemorySystem] currentClockCycle = 1990
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1c0
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 449
start peeking
end peeking
STEP 1 -> 2986
start peeking
end peeking
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 1990
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1c0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 449
STEP 1 -> 2987
[MultiChannelMemorySystem] currentClockCycle = 1991
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1c0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 449
STEP 1 -> 2988
[MultiChannelMemorySystem] currentClockCycle = 1992
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1c0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 449
STEP 1 -> 2989
[MultiChannelMemorySystem] currentClockCycle = 1992
[Callback] read complete: channel = 0, address = 0x8040, cycle = 1992
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1c1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 450
STEP 1 -> 2990
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 1993
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1c1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 450
end peeking
STEP 1 -> 2991
start peeking
end peeking
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 1994
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1c1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
start peeking
end peeking
numTransCompleted = 450
STEP 1 -> 2992
[MultiChannelMemorySystem] currentClockCycle = 1994
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1c1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 450
start peeking
end peeking
STEP 1 -> 2993
[MultiChannelMemorySystem] currentClockCycle = 1995
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1c1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 450
STEP 1 -> 2994
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 1996
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1c1
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 450
STEP 1 -> 2995
[MultiChannelMemorySystem] currentClockCycle = 1996
[Callback] read complete: channel = 0, address = 0x8080, cycle = 1996
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1c2
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 451
STEP 1 -> 2996
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 1997
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1c2
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 451
STEP 1 -> 2997
start peeking
end peeking
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 1998
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1c2
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 451
STEP 1 -> 2998
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 1998
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1c2
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 451
STEP 1 -> 2999
[MultiChannelMemorySystem] currentClockCycle = 1999
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1c2
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 451
start peeking
end peeking
STEP 1 -> 3000
[MultiChannelMemorySystem] currentClockCycle = 2000
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1c2
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 451
STEP 1 -> 3001
start peeking
end peeking
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 2000
[Callback] read complete: channel = 0, address = 0x80c0, cycle = 2000
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1c3
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 452
STEP 1 -> 3002
[MultiChannelMemorySystem] currentClockCycle = 2001
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1c3
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
start peeking
end peeking
numTransCompleted = 452
STEP 1 -> 3003
[MultiChannelMemorySystem] currentClockCycle = 2002
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1c3
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 452
start peeking
end peeking
STEP 1 -> 3004
[MultiChannelMemorySystem] currentClockCycle = 2002
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1c3
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 452
STEP 1 -> 3005
start peeking
end peeking
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 2003
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1c3
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 452
start peeking
end peeking
STEP 1 -> 3006
[MultiChannelMemorySystem] currentClockCycle = 2004
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1c3
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 452
STEP 1 -> 3007
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 2004
[Callback] read complete: channel = 0, address = 0x8100, cycle = 2004
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1c4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 453
STEP 1 -> 3008
[MultiChannelMemorySystem] currentClockCycle = 2005
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1c4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
start peeking
end peeking
numTransCompleted = 453
STEP 1 -> 3009
[MultiChannelMemorySystem] currentClockCycle = 2006
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1c4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
start peeking
end peeking
start peeking
end peeking
start peeking
end peeking
numTransCompleted = 453
start peeking
end peeking
STEP 1 -> 3010
[MultiChannelMemorySystem] currentClockCycle = 2006
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1c4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
start peeking
end peeking
numTransCompleted = 453
STEP 1 -> 3011
[MultiChannelMemorySystem] currentClockCycle = 2007
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1c4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 453
start peeking
end peeking
STEP 1 -> 3012
[MultiChannelMemorySystem] currentClockCycle = 2008
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1c4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 453
start peeking
end peeking
STEP 1 -> 3013
[MultiChannelMemorySystem] currentClockCycle = 2008
[Callback] read complete: channel = 0, address = 0x8140, cycle = 2008
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1c5
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 454
STEP 1 -> 3014
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 2009
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1c5
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 454
start peeking
end peeking
start peeking
end peeking
STEP 1 -> 3015
[MultiChannelMemorySystem] currentClockCycle = 2010
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1c5
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
start peeking
end peeking
numTransCompleted = 454
start peeking
end peeking
start peeking
end peeking
STEP 1 -> 3016
[MultiChannelMemorySystem] currentClockCycle = 2010
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1c5
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
start peeking
end peeking
numTransCompleted = 454
STEP 1 -> 3017
[MultiChannelMemorySystem] currentClockCycle = 2011
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1c5
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
start peeking
end peeking
start peeking
end peeking
start peeking
end peeking
numTransCompleted = 454
STEP 1 -> 3018
[MultiChannelMemorySystem] currentClockCycle = 2012
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1c5
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 454
STEP 1 -> 3019
[MultiChannelMemorySystem] currentClockCycle = 2012
[Callback] read complete: channel = 0, address = 0x8180, cycle = 2012
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1c6
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 455
STEP 1 -> 3020
start peeking
end peeking
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 2013
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1c6
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 455
start peeking
end peeking
STEP 1 -> 3021
[MultiChannelMemorySystem] currentClockCycle = 2014
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1c6
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 455
STEP 1 -> 3022
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 2014
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1c6
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 455
start peeking
end peeking
STEP 1 -> 3023
[MultiChannelMemorySystem] currentClockCycle = 2015
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1c6
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 455
STEP 1 -> 3024
[MultiChannelMemorySystem] currentClockCycle = 2016
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1c6
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
start peeking
end peeking
numTransCompleted = 455
STEP 1 -> 3025
[MultiChannelMemorySystem] currentClockCycle = 2016
[Callback] read complete: channel = 0, address = 0x81c0, cycle = 2016
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1c7
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 456
start peeking
end peeking
STEP 1 -> 3026
[MultiChannelMemorySystem] currentClockCycle = 2017
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1c7
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 456
STEP 1 -> 3027
start peeking
end peeking
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 2018
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1c7
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 456
start peeking
end peeking
STEP 1 -> 3028
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 2018
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1c7
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 456
STEP 1 -> 3029
[MultiChannelMemorySystem] currentClockCycle = 2019
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1c7
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 456
STEP 1 -> 3030
start peeking
end peeking
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 2020
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1c7
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
start peeking
end peeking
numTransCompleted = 456
STEP 1 -> 3031
[MultiChannelMemorySystem] currentClockCycle = 2020
[Callback] read complete: channel = 0, address = 0x8200, cycle = 2020
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1c8
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 457
STEP 1 -> 3032
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 2021
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1c8
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 457
STEP 1 -> 3033
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 2022
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1c8
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 457
STEP 1 -> 3034
[MultiChannelMemorySystem] currentClockCycle = 2022
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1c8
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 457
end peeking
STEP 1 -> 3035
[MultiChannelMemorySystem] currentClockCycle = 2023
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1c8
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
start peeking
end peeking
start peeking
end peeking
numTransCompleted = 457
STEP 1 -> 3036
[MultiChannelMemorySystem] currentClockCycle = 2024
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1c8
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
start peeking
end peeking
numTransCompleted = 457
STEP 1 -> 3037
[MultiChannelMemorySystem] currentClockCycle = 2024
[Callback] read complete: channel = 0, address = 0x8240, cycle = 2024
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1c9
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 458
start peeking
end peeking
STEP 1 -> 3038
[MultiChannelMemorySystem] currentClockCycle = 2025
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1c9
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
start peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 458
STEP 1 -> 3039
end peeking
[MultiChannelMemorySystem] currentClockCycle = 2026
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1c9
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 458
STEP 1 -> 3040
[MultiChannelMemorySystem] currentClockCycle = 2026
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1c9
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
start peeking
end peeking
numTransCompleted = 458
STEP 1 -> 3041
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 2027
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1c9
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 458
STEP 1 -> 3042
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 2028
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1c9
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
start peeking
end peeking
numTransCompleted = 458
STEP 1 -> 3043
[MultiChannelMemorySystem] currentClockCycle = 2028
[Callback] read complete: channel = 0, address = 0x8280, cycle = 2028
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1ca
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 459
start peeking
end peeking
STEP 1 -> 3044
[MultiChannelMemorySystem] currentClockCycle = 2029
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1ca
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 459
STEP 1 -> 3045
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 2030
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1ca
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
start peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 459
STEP 1 -> 3046
end peeking
[MultiChannelMemorySystem] currentClockCycle = 2030
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1ca
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
start peeking
end peeking
numTransCompleted = 459
STEP 1 -> 3047
[MultiChannelMemorySystem] currentClockCycle = 2031
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1ca
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 459
STEP 1 -> 3048
[MultiChannelMemorySystem] currentClockCycle = 2032
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1ca
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 459
start peeking
end peeking
STEP 1 -> 3049
[MultiChannelMemorySystem] currentClockCycle = 2032
[Callback] read complete: channel = 0, address = 0x82c0, cycle = 2032
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1cb
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
start peeking
end peeking
numTransCompleted = 460
start peeking
end peeking
start peeking
end peeking
start peeking
end peeking
STEP 1 -> 3050
[MultiChannelMemorySystem] currentClockCycle = 2033
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1cb
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 460
STEP 1 -> 3051
[MultiChannelMemorySystem] currentClockCycle = 2034
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1cb
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 460
STEP 1 -> 3052
[MultiChannelMemorySystem] currentClockCycle = 2034
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1cb
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 460
start peeking
end peeking
STEP 1 -> 3053
[MultiChannelMemorySystem] currentClockCycle = 2035
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1cb
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 460
STEP 1 -> 3054
start peeking
end peeking
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 2036
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1cb
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
start peeking
end peeking
start peeking
end peeking
numTransCompleted = 460
STEP 1 -> 3055
[MultiChannelMemorySystem] currentClockCycle = 2036
[Callback] read complete: channel = 0, address = 0x8300, cycle = 2036
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1cc
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 461
STEP 1 -> 3056
[MultiChannelMemorySystem] currentClockCycle = 2037
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1cc
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
start peeking
end peeking
numTransCompleted = 461
STEP 1 -> 3057
[MultiChannelMemorySystem] currentClockCycle = 2038
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1cc
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 461
start peeking
end peeking
STEP 1 -> 3058
[MultiChannelMemorySystem] currentClockCycle = 2038
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1cc
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 461
start peeking
end peeking
start peeking
end peeking
STEP 1 -> 3059
[MultiChannelMemorySystem] currentClockCycle = 2039
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1cc
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 461
STEP 1 -> 3060
[MultiChannelMemorySystem] currentClockCycle = 2040
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1cc
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 461
start peeking
end peeking
STEP 1 -> 3061
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 2040
[Callback] read complete: channel = 0, address = 0x8340, cycle = 2040
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1cd
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
start peeking
end peeking
numTransCompleted = 462
STEP 1 -> 3062
[MultiChannelMemorySystem] currentClockCycle = 2041
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1cd
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 462
start peeking
end peeking
start peeking
end peeking
STEP 1 -> 3063
[MultiChannelMemorySystem] currentClockCycle = 2042
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1cd
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
start peeking
end peeking
numTransCompleted = 462
start peeking
end peeking
STEP 1 -> 3064
[MultiChannelMemorySystem] currentClockCycle = 2042
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1cd
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 462
start peeking
end peeking
start peeking
end peeking
start peeking
end peeking
STEP 1 -> 3065
[MultiChannelMemorySystem] currentClockCycle = 2043
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1cd
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 462
STEP 1 -> 3066
[MultiChannelMemorySystem] currentClockCycle = 2044
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1cd
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 462
STEP 1 -> 3067
[MultiChannelMemorySystem] currentClockCycle = 2044
[Callback] read complete: channel = 0, address = 0x8380, cycle = 2044
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1ce
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 463
STEP 1 -> 3068
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 2045
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1ce
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
end peeking
numTransCompleted = 463
start peeking
end peeking
STEP 1 -> 3069
[MultiChannelMemorySystem] currentClockCycle = 2046
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1ce
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 463
start peeking
end peeking
start peeking
end peeking
start peeking
end peeking
STEP 1 -> 3070
[MultiChannelMemorySystem] currentClockCycle = 2046
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1ce
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 463
STEP 1 -> 3071
[MultiChannelMemorySystem] currentClockCycle = 2047
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1ce
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 463
STEP 1 -> 3072
start peeking
end peeking
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 2048
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1ce
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 463
STEP 1 -> 3073
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 2048
[Callback] read complete: channel = 0, address = 0x83c0, cycle = 2048
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1cf
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
start peeking
end peeking
start peeking
end peeking
start peeking
end peeking
start peeking
end peeking
numTransCompleted = 464
STEP 1 -> 3074
[MultiChannelMemorySystem] currentClockCycle = 2049
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1cf
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
start peeking
end peeking
numTransCompleted = 464
STEP 1 -> 3075
[MultiChannelMemorySystem] currentClockCycle = 2050
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1cf
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
start peeking
end peeking
numTransCompleted = 464
STEP 1 -> 3076
[MultiChannelMemorySystem] currentClockCycle = 2050
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1cf
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 464
start peeking
end peeking
STEP 1 -> 3077
[MultiChannelMemorySystem] currentClockCycle = 2051
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1cf
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 464
start peeking
end peeking
STEP 1 -> 3078
[MultiChannelMemorySystem] currentClockCycle = 2052
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1cf
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 464
STEP 1 -> 3079
start peeking
end peeking
start peeking
end peeking
start peeking
end peeking
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 2052
[Callback] read complete: channel = 0, address = 0x8400, cycle = 2052
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1d0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 465
start peeking
end peeking
STEP 1 -> 3080
[MultiChannelMemorySystem] currentClockCycle = 2053
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1d0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 465
start peeking
end peeking
STEP 1 -> 3081
[MultiChannelMemorySystem] currentClockCycle = 2054
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1d0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 465
STEP 1 -> 3082
[MultiChannelMemorySystem] currentClockCycle = 2054
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1d0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 465
STEP 1 -> 3083
start peeking
end peeking
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 2055
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1d0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 465
STEP 1 -> 3084
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 2056
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1d0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 465
start peeking
end peeking
STEP 1 -> 3085
[MultiChannelMemorySystem] currentClockCycle = 2056
[Callback] read complete: channel = 0, address = 0x8440, cycle = 2056
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1d1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
start peeking
end peeking
start peeking
end peeking
numTransCompleted = 466
STEP 1 -> 3086
[MultiChannelMemorySystem] currentClockCycle = 2057
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1d1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 466
STEP 1 -> 3087
start peeking
end peeking
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 2058
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1d1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
start peeking
end peeking
numTransCompleted = 466
STEP 1 -> 3088
[MultiChannelMemorySystem] currentClockCycle = 2058
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1d1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 466
STEP 1 -> 3089
[MultiChannelMemorySystem] currentClockCycle = 2059
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1d1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 466
start peeking
end peeking
STEP 1 -> 3090
[MultiChannelMemorySystem] currentClockCycle = 2060
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1d1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
start peeking
end peeking
start peeking
end peeking
numTransCompleted = 466
STEP 1 -> 3091
[MultiChannelMemorySystem] currentClockCycle = 2060
[Callback] read complete: channel = 0, address = 0x8480, cycle = 2060
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1d2
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 467
STEP 1 -> 3092
[MultiChannelMemorySystem] currentClockCycle = 2061
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1d2
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 467
STEP 1 -> 3093
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 2062
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1d2
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 467
STEP 1 -> 3094
[MultiChannelMemorySystem] currentClockCycle = 2062
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1d2
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 467
STEP 1 -> 3095
start peeking
end peeking
start peeking
end peeking
start peeking
end peeking
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 2063
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1d2
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 467
STEP 1 -> 3096
[MultiChannelMemorySystem] currentClockCycle = 2064
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1d2
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 467
STEP 1 -> 3097
[MultiChannelMemorySystem] currentClockCycle = 2064
[Callback] read complete: channel = 0, address = 0x84c0, cycle = 2064
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1d3
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 468
STEP 1 -> 3098
[MultiChannelMemorySystem] currentClockCycle = 2065
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1d3
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 468
STEP 1 -> 3099
[MultiChannelMemorySystem] currentClockCycle = 2066
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1d3
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 468
STEP 1 -> 3100
[MultiChannelMemorySystem] currentClockCycle = 2066
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1d3
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 468
start peeking
end peeking
STEP 1 -> 3101
[MultiChannelMemorySystem] currentClockCycle = 2067
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1d3
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
start peeking
end peeking
start peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
end peeking
numTransCompleted = 468
STEP 1 -> 3102
[MultiChannelMemorySystem] currentClockCycle = 2068
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1d3
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 468
STEP 1 -> 3103
start peeking
end peeking
start peeking
end peeking
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 2068
[Callback] read complete: channel = 0, address = 0x8500, cycle = 2068
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1d4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 469
STEP 1 -> 3104
[MultiChannelMemorySystem] currentClockCycle = 2069
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1d4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 469
STEP 1 -> 3105
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 2070
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1d4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 469
start peeking
end peeking
STEP 1 -> 3106
[MultiChannelMemorySystem] currentClockCycle = 2070
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1d4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 469
STEP 1 -> 3107
[MultiChannelMemorySystem] currentClockCycle = 2071
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1d4
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
start peeking
end peeking
start peeking
end peeking
numTransCompleted = 469
STEP 1 -> 3108
[MultiChannelMemorySystem] currentClockCycle = 2072
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1d4
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 469
STEP 1 -> 3109
start peeking
end peeking
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 2072
[Callback] read complete: channel = 0, address = 0x8540, cycle = 2072
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1d5
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
start peeking
end peeking
start peeking
end peeking
numTransCompleted = 470
STEP 1 -> 3110
[MultiChannelMemorySystem] currentClockCycle = 2073
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1d5
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 470
STEP 1 -> 3111
[MultiChannelMemorySystem] currentClockCycle = 2074
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1d5
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
end peeking
numTransCompleted = 470
start peeking
end peeking
start peeking
end peeking
STEP 1 -> 3112
[MultiChannelMemorySystem] currentClockCycle = 2074
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1d5
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 470
STEP 1 -> 3113
[MultiChannelMemorySystem] currentClockCycle = 2075
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1d5
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
end peeking
numTransCompleted = 470
start peeking
end peeking
start peeking
end peeking
STEP 1 -> 3114
[MultiChannelMemorySystem] currentClockCycle = 2076
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1d5
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 470
STEP 1 -> 3115
[MultiChannelMemorySystem] currentClockCycle = 2076
[Callback] read complete: channel = 0, address = 0x8580, cycle = 2076
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1d6
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
start peeking
end peeking
start peeking
end peeking
numTransCompleted = 471
STEP 1 -> 3116
[MultiChannelMemorySystem] currentClockCycle = 2077
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1d6
>>>>>>>>>> end clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 471
STEP 1 -> 3117
[MultiChannelMemorySystem] currentClockCycle = 2078
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1d6
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 471
start peeking
end peeking
start peeking
end peeking
STEP 1 -> 3118
[MultiChannelMemorySystem] currentClockCycle = 2078
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1d6
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 471
start peeking
end peeking
start peeking
end peeking
STEP 1 -> 3119
[MultiChannelMemorySystem] currentClockCycle = 2079
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1d6
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 471
STEP 1 -> 3120
[MultiChannelMemorySystem] currentClockCycle = 2080
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1d6
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 471
STEP 1 -> 3121
[MultiChannelMemorySystem] currentClockCycle = 2080
[Callback] read complete: channel = 0, address = 0x85c0, cycle = 2080
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1d7
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 472
start peeking
end peeking
STEP 1 -> 3122
[MultiChannelMemorySystem] currentClockCycle = 2081
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1d7
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 472
start peeking
end peeking
STEP 1 -> 3123
[MultiChannelMemorySystem] currentClockCycle = 2082
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1d7
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 472
STEP 1 -> 3124
[MultiChannelMemorySystem] currentClockCycle = 2082
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1d7
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
start peeking
end peeking
numTransCompleted = 472
start peeking
end peeking
start peeking
end peeking
STEP 1 -> 3125
[MultiChannelMemorySystem] currentClockCycle = 2083
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1d7
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 472
start peeking
end peeking
STEP 1 -> 3126
[MultiChannelMemorySystem] currentClockCycle = 2084
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1d7
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 472
STEP 1 -> 3127
[MultiChannelMemorySystem] currentClockCycle = 2084
[Callback] read complete: channel = 0, address = 0x8600, cycle = 2084
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1d8
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
start peeking
end peeking
numTransCompleted = 473
STEP 1 -> 3128
[MultiChannelMemorySystem] currentClockCycle = 2085
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1d8
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 473
STEP 1 -> 3129
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 2086
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1d8
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 473
STEP 1 -> 3130
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 2086
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1d8
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 473
STEP 1 -> 3131
[MultiChannelMemorySystem] currentClockCycle = 2087
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1d8
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 473
STEP 1 -> 3132
[MultiChannelMemorySystem] currentClockCycle = 2088
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1d8
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
start peeking
end peeking
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 473
STEP 1 -> 3133
[MultiChannelMemorySystem] currentClockCycle = 2088
[Callback] read complete: channel = 0, address = 0x8640, cycle = 2088
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1d9
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 474
STEP 1 -> 3134
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 2089
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1d9
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 474
STEP 1 -> 3135
[MultiChannelMemorySystem] currentClockCycle = 2090
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1d9
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 474
STEP 1 -> 3136
[MultiChannelMemorySystem] currentClockCycle = 2090
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1d9
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 474
STEP 1 -> 3137
[MultiChannelMemorySystem] currentClockCycle = 2091
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1d9
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 474
STEP 1 -> 3138
start peeking
end peeking
start peeking
end peeking
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 2092
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1d9
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 474
end peeking
start peeking
STEP 1 -> 3139
end peeking
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 2092
[Callback] read complete: channel = 0, address = 0x8680, cycle = 2092
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1da
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 475
STEP 1 -> 3140
[MultiChannelMemorySystem] currentClockCycle = 2093
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1da
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 475
start peeking
end peeking
STEP 1 -> 3141
[MultiChannelMemorySystem] currentClockCycle = 2094
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1da
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 475
STEP 1 -> 3142
[MultiChannelMemorySystem] currentClockCycle = 2094
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1da
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 475
STEP 1 -> 3143
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 2095
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1da
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 475
STEP 1 -> 3144
[MultiChannelMemorySystem] currentClockCycle = 2096
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1da
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
start peeking
end peeking
numTransCompleted = 475
STEP 1 -> 3145
[MultiChannelMemorySystem] currentClockCycle = 2096
[Callback] read complete: channel = 0, address = 0x86c0, cycle = 2096
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1db
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
start peeking
end peeking
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 476
STEP 1 -> 3146
[MultiChannelMemorySystem] currentClockCycle = 2097
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1db
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
start peeking
end peeking
numTransCompleted = 476
STEP 1 -> 3147
[MultiChannelMemorySystem] currentClockCycle = 2098
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1db
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 476
STEP 1 -> 3148
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 2098
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1db
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 476
STEP 1 -> 3149
[MultiChannelMemorySystem] currentClockCycle = 2099
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1db
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
start peeking
end peeking
start peeking
end peeking
numTransCompleted = 476
STEP 1 -> 3150
[MultiChannelMemorySystem] currentClockCycle = 2100
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1db
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 476
STEP 1 -> 3151
[MultiChannelMemorySystem] currentClockCycle = 2100
[Callback] read complete: channel = 0, address = 0x8700, cycle = 2100
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1dc
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 477
start peeking
end peeking
STEP 1 -> 3152
start peeking
end peeking
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 2101
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1dc
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 477
STEP 1 -> 3153
[MultiChannelMemorySystem] currentClockCycle = 2102
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1dc
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 477
STEP 1 -> 3154
[MultiChannelMemorySystem] currentClockCycle = 2102
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1dc
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 477
start peeking
end peeking
STEP 1 -> 3155
[MultiChannelMemorySystem] currentClockCycle = 2103
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1dc
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 477
start peeking
end peeking
STEP 1 -> 3156
[MultiChannelMemorySystem] currentClockCycle = 2104
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1dc
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 477
STEP 1 -> 3157
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 2104
[Callback] read complete: channel = 0, address = 0x8740, cycle = 2104
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1dd
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
start peeking
end peeking
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 478
STEP 1 -> 3158
[MultiChannelMemorySystem] currentClockCycle = 2105
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1dd
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 478
STEP 1 -> 3159
[MultiChannelMemorySystem] currentClockCycle = 2106
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1dd
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 478
STEP 1 -> 3160
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 2106
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1dd
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 478
STEP 1 -> 3161
[MultiChannelMemorySystem] currentClockCycle = 2107
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1dd
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 478
STEP 1 -> 3162
[MultiChannelMemorySystem] currentClockCycle = 2108
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1dd
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 478
STEP 1 -> 3163
start peeking
end peeking
start peeking
end peeking
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 2108
[Callback] read complete: channel = 0, address = 0x8780, cycle = 2108
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1de
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
start peeking
end peeking
numTransCompleted = 479
STEP 1 -> 3164
[MultiChannelMemorySystem] currentClockCycle = 2109
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1de
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 479
start peeking
end peeking
STEP 1 -> 3165
[MultiChannelMemorySystem] currentClockCycle = 2110
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1de
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 479
STEP 1 -> 3166
start peeking
end peeking
start peeking
end peeking
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 2110
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1de
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
start peeking
end peeking
numTransCompleted = 479
STEP 1 -> 3167
[MultiChannelMemorySystem] currentClockCycle = 2111
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1de
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 479
STEP 1 -> 3168
start peeking
end peeking
start peeking
end peeking
start peeking
end peeking
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 2112
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1de
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
start peeking
end peeking
numTransCompleted = 479
STEP 1 -> 3169
[MultiChannelMemorySystem] currentClockCycle = 2112
[Callback] read complete: channel = 0, address = 0x87c0, cycle = 2112
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1df
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 480
STEP 1 -> 3170
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 2113
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1df
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
start peeking
end peeking
start peeking
end peeking
start peeking
end peeking
numTransCompleted = 480
STEP 1 -> 3171
[MultiChannelMemorySystem] currentClockCycle = 2114
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1df
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
start peeking
end peeking
start peeking
end peeking
numTransCompleted = 480
STEP 1 -> 3172
[MultiChannelMemorySystem] currentClockCycle = 2114
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1df
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 480
start peeking
end peeking
STEP 1 -> 3173
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 2115
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1df
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
start peeking
end peeking
numTransCompleted = 480
STEP 1 -> 3174
[MultiChannelMemorySystem] currentClockCycle = 2116
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1df
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 480
STEP 1 -> 3175
start peeking
end peeking
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 2116
[Callback] read complete: channel = 0, address = 0x8800, cycle = 2116
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1e0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 481
STEP 1 -> 3176
[MultiChannelMemorySystem] currentClockCycle = 2117
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1e0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 481
STEP 1 -> 3177
start peeking
end peeking
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 2118
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1e0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 481
STEP 1 -> 3178
[MultiChannelMemorySystem] currentClockCycle = 2118
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1e0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 481
start peeking
end peeking
STEP 1 -> 3179
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 2119
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1e0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 481
STEP 1 -> 3180
[MultiChannelMemorySystem] currentClockCycle = 2120
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1e0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 481
STEP 1 -> 3181
start peeking
end peeking
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 2120
[Callback] read complete: channel = 0, address = 0x8840, cycle = 2120
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1e1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
start peeking
end peeking
numTransCompleted = 482
STEP 1 -> 3182
[MultiChannelMemorySystem] currentClockCycle = 2121
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1e1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 482
STEP 1 -> 3183
start peeking
end peeking
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 2122
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1e1
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 482
STEP 1 -> 3184
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1e1
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 482
STEP 1 -> 3185
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1e1
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 482
STEP 1 -> 3186
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1e1
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 482
STEP 1 -> 3187
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1e2
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 483
STEP 1 -> 3188
start peeking
end peeking
start peeking
end peeking
start peeking
end peeking
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 2122
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
start peeking
end peeking
start peeking
end peeking
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 2123
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
start peeking
end peeking
start peeking
end peeking
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 2124
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
start peeking
end peeking
start peeking
end peeking
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 2124
[Callback] read complete: channel = 0, address = 0x8880, cycle = 2124
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
start peeking
end peeking
start peeking
end peeking
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 2125
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1e2
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 483
start peeking
end peeking
STEP 1 -> 3189
[MultiChannelMemorySystem] currentClockCycle = 2126
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1e2
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 483
STEP 1 -> 3190
start peeking
end peeking
start peeking
end peeking
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 2126
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1e2
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 483
start peeking
end peeking
STEP 1 -> 3191
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 2127
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1e2
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 483
STEP 1 -> 3192
start peeking
end peeking
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 2128
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1e2
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
start peeking
end peeking
start peeking
end peeking
numTransCompleted = 483
STEP 1 -> 3193
[MultiChannelMemorySystem] currentClockCycle = 2128
[Callback] read complete: channel = 0, address = 0x88c0, cycle = 2128
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1e3
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
start peeking
end peeking
numTransCompleted = 484
start peeking
end peeking
start peeking
end peeking
STEP 1 -> 3194
[MultiChannelMemorySystem] currentClockCycle = 2129
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1e3
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 484
STEP 1 -> 3195
start peeking
end peeking
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 2130
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1e3
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 484
start peeking
end peeking
start peeking
end peeking
STEP 1 -> 3196
[MultiChannelMemorySystem] currentClockCycle = 2130
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1e3
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 484
STEP 1 -> 3197
start peeking
end peeking
start peeking
end peeking
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 2131
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1e3
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 484
STEP 1 -> 3198
start peeking
end peeking
start peeking
end peeking
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 2132
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1e3
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 484
STEP 1 -> 3199
start peeking
end peeking
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 2132
[Callback] read complete: channel = 0, address = 0x8900, cycle = 2132
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1e4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 485
STEP 1 -> 3200
start peeking
end peeking
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 2133
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1e4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 485
STEP 1 -> 3201
start peeking
end peeking
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 2134
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1e4
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 485
STEP 1 -> 3202
start peeking
end peeking
start peeking
end peeking
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 2134
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1e4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 485
STEP 1 -> 3203
[MultiChannelMemorySystem] currentClockCycle = 2135
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1e4
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 485
start peeking
end peeking
STEP 1 -> 3204
[MultiChannelMemorySystem] currentClockCycle = 2136
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1e4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 485
STEP 1 -> 3205
[MultiChannelMemorySystem] currentClockCycle = 2136
[Callback] read complete: channel = 0, address = 0x8940, cycle = 2136
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1e5
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 486
STEP 1 -> 3206
[MultiChannelMemorySystem] currentClockCycle = 2137
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1e5
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
start peeking
end peeking
start peeking
end peeking
start peeking
numTransCompleted = 486
STEP 1 -> 3207
end peeking
[MultiChannelMemorySystem] currentClockCycle = 2138
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1e5
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 486
start peeking
end peeking
STEP 1 -> 3208
[MultiChannelMemorySystem] currentClockCycle = 2138
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1e5
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
start peeking
end peeking
numTransCompleted = 486
STEP 1 -> 3209
[MultiChannelMemorySystem] currentClockCycle = 2139
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1e5
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 486
STEP 1 -> 3210
[MultiChannelMemorySystem] currentClockCycle = 2140
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1e5
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 486
start peeking
end peeking
STEP 1 -> 3211
[MultiChannelMemorySystem] currentClockCycle = 2140
[Callback] read complete: channel = 0, address = 0x8980, cycle = 2140
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1e6
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 487
STEP 1 -> 3212
[MultiChannelMemorySystem] currentClockCycle = 2141
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1e6
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 487
STEP 1 -> 3213
[MultiChannelMemorySystem] currentClockCycle = 2142
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1e6
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 487
STEP 1 -> 3214
[MultiChannelMemorySystem] currentClockCycle = 2142
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1e6
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 487
STEP 1 -> 3215
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 2143
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1e6
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
start peeking
end peeking
numTransCompleted = 487
STEP 1 -> 3216
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 2144
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1e6
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 487
start peeking
end peeking
STEP 1 -> 3217
[MultiChannelMemorySystem] currentClockCycle = 2144
[Callback] read complete: channel = 0, address = 0x89c0, cycle = 2144
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1e7
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
start peeking
end peeking
numTransCompleted = 488
STEP 1 -> 3218
[MultiChannelMemorySystem] currentClockCycle = 2145
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1e7
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 488
STEP 1 -> 3219
start peeking
end peeking
start peeking
end peeking
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 2146
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1e7
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 488
start peeking
end peeking
STEP 1 -> 3220
[MultiChannelMemorySystem] currentClockCycle = 2146
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1e7
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 488
STEP 1 -> 3221
[MultiChannelMemorySystem] currentClockCycle = 2147
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1e7
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
start peeking
end peeking
start peeking
end peeking
numTransCompleted = 488
STEP 1 -> 3222
[MultiChannelMemorySystem] currentClockCycle = 2148
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1e7
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 488
STEP 1 -> 3223
start peeking
end peeking
start peeking
end peeking
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 2148
[Callback] read complete: channel = 0, address = 0x8a00, cycle = 2148
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1e8
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 489
STEP 1 -> 3224
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 2149
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1e8
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 489
STEP 1 -> 3225
[MultiChannelMemorySystem] currentClockCycle = 2150
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1e8
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 489
STEP 1 -> 3226
[MultiChannelMemorySystem] currentClockCycle = 2150
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1e8
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 489
start peeking
end peeking
STEP 1 -> 3227
[MultiChannelMemorySystem] currentClockCycle = 2151
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1e8
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 489
STEP 1 -> 3228
start peeking
end peeking
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 2152
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1e8
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 489
STEP 1 -> 3229
[MultiChannelMemorySystem] currentClockCycle = 2152
[Callback] read complete: channel = 0, address = 0x8a40, cycle = 2152
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1e9
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 490
start peeking
end peeking
STEP 1 -> 3230
[MultiChannelMemorySystem] currentClockCycle = 2153
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1e9
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 490
STEP 1 -> 3231
start peeking
end peeking
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 2154
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1e9
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 490
STEP 1 -> 3232
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 2154
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1e9
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 490
STEP 1 -> 3233
[MultiChannelMemorySystem] currentClockCycle = 2155
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1e9
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
start peeking
end peeking
start peeking
end peeking
numTransCompleted = 490
STEP 1 -> 3234
[MultiChannelMemorySystem] currentClockCycle = 2156
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1e9
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 490
start peeking
end peeking
start peeking
end peeking
start peeking
end peeking
STEP 1 -> 3235
[MultiChannelMemorySystem] currentClockCycle = 2156
[Callback] read complete: channel = 0, address = 0x8a80, cycle = 2156
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1ea
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 491
STEP 1 -> 3236
[MultiChannelMemorySystem] currentClockCycle = 2157
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1ea
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 491
STEP 1 -> 3237
[MultiChannelMemorySystem] currentClockCycle = 2158
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1ea
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 491
STEP 1 -> 3238
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 2158
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1ea
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 491
STEP 1 -> 3239
[MultiChannelMemorySystem] currentClockCycle = 2159
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1ea
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 491
STEP 1 -> 3240
[MultiChannelMemorySystem] currentClockCycle = 2160
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1ea
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 491
STEP 1 -> 3241
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 2160
[Callback] read complete: channel = 0, address = 0x8ac0, cycle = 2160
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1eb
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 492
start peeking
end peeking
start peeking
end peeking
STEP 1 -> 3242
[MultiChannelMemorySystem] currentClockCycle = 2161
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1eb
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 492
STEP 1 -> 3243
[MultiChannelMemorySystem] currentClockCycle = 2162
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1eb
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 492
STEP 1 -> 3244
[MultiChannelMemorySystem] currentClockCycle = 2162
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1eb
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 492
STEP 1 -> 3245
[MultiChannelMemorySystem] currentClockCycle = 2163
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1eb
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 492
start peeking
end peeking
STEP 1 -> 3246
[MultiChannelMemorySystem] currentClockCycle = 2164
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1eb
start peeking
end peeking
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
end peeking
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 492
STEP 1 -> 3247
[MultiChannelMemorySystem] currentClockCycle = 2164
[Callback] read complete: channel = 0, address = 0x8b00, cycle = 2164
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1ec
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 493
STEP 1 -> 3248
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 2165
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1ec
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 493
start peeking
end peeking
STEP 1 -> 3249
[MultiChannelMemorySystem] currentClockCycle = 2166
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1ec
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 493
STEP 1 -> 3250
[MultiChannelMemorySystem] currentClockCycle = 2166
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1ec
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 493
start peeking
end peeking
start peeking
end peeking
start peeking
end peeking
STEP 1 -> 3251
[MultiChannelMemorySystem] currentClockCycle = 2167
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1ec
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 493
STEP 1 -> 3252
[MultiChannelMemorySystem] currentClockCycle = 2168
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1ec
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 493
start peeking
end peeking
STEP 1 -> 3253
[MultiChannelMemorySystem] currentClockCycle = 2168
[Callback] read complete: channel = 0, address = 0x8b40, cycle = 2168
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1ed
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 494
STEP 1 -> 3254
[MultiChannelMemorySystem] currentClockCycle = 2169
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1ed
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 494
start peeking
end peeking
STEP 1 -> 3255
[MultiChannelMemorySystem] currentClockCycle = 2170
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1ed
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 494
STEP 1 -> 3256
[MultiChannelMemorySystem] currentClockCycle = 2170
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1ed
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 494
STEP 1 -> 3257
[MultiChannelMemorySystem] currentClockCycle = 2171
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1ed
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 494
STEP 1 -> 3258
[MultiChannelMemorySystem] currentClockCycle = 2172
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1ed
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 494
STEP 1 -> 3259
[MultiChannelMemorySystem] currentClockCycle = 2172
[Callback] read complete: channel = 0, address = 0x8b80, cycle = 2172
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1ee
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 495
STEP 1 -> 3260
[MultiChannelMemorySystem] currentClockCycle = 2173
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1ee
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 495
start peeking
end peeking
start peeking
end peeking
start peeking
STEP 1 -> 3261
end peeking
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 2174
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1ee
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 495
start peeking
end peeking
STEP 1 -> 3262
[MultiChannelMemorySystem] currentClockCycle = 2174
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1ee
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 495
STEP 1 -> 3263
start peeking
end peeking
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 2175
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1ee
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 495
STEP 1 -> 3264
[MultiChannelMemorySystem] currentClockCycle = 2176
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1ee
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 495
STEP 1 -> 3265
[MultiChannelMemorySystem] currentClockCycle = 2176
[Callback] read complete: channel = 0, address = 0x8bc0, cycle = 2176
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1ef
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 496
start peeking
end peeking
STEP 1 -> 3266
[MultiChannelMemorySystem] currentClockCycle = 2177
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1ef
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 496
start peeking
end peeking
STEP 1 -> 3267
[MultiChannelMemorySystem] currentClockCycle = 2178
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1ef
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 496
STEP 1 -> 3268
[MultiChannelMemorySystem] currentClockCycle = 2178
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1ef
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 496
STEP 1 -> 3269
start peeking
end peeking
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 2179
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1ef
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 496
STEP 1 -> 3270
[MultiChannelMemorySystem] currentClockCycle = 2180
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1ef
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
start peeking
end peeking
start peeking
end peeking
numTransCompleted = 496
STEP 1 -> 3271
[MultiChannelMemorySystem] currentClockCycle = 2180
[Callback] read complete: channel = 0, address = 0x8c00, cycle = 2180
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1f0
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 497
STEP 1 -> 3272
[MultiChannelMemorySystem] currentClockCycle = 2181
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1f0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 497
STEP 1 -> 3273
[MultiChannelMemorySystem] currentClockCycle = 2182
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1f0
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 497
STEP 1 -> 3274
[MultiChannelMemorySystem] currentClockCycle = 2182
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1f0
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
start peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 497
end peeking
STEP 1 -> 3275
[MultiChannelMemorySystem] currentClockCycle = 2183
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1f0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
start peeking
end peeking
numTransCompleted = 497
STEP 1 -> 3276
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 2184
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1f0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 497
STEP 1 -> 3277
start peeking
end peeking
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 2184
[Callback] read complete: channel = 0, address = 0x8c40, cycle = 2184
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1f1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 498
STEP 1 -> 3278
[MultiChannelMemorySystem] currentClockCycle = 2185
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1f1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 498
STEP 1 -> 3279
start peeking
end peeking
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 2186
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1f1
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 498
STEP 1 -> 3280
[MultiChannelMemorySystem] currentClockCycle = 2186
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1f1
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 498
STEP 1 -> 3281
start peeking
end peeking
start peeking
end peeking
start peeking
end peeking
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 2187
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1f1
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 498
STEP 1 -> 3282
[MultiChannelMemorySystem] currentClockCycle = 2188
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1f1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
start peeking
end peeking
start peeking
end peeking
numTransCompleted = 498
STEP 1 -> 3283
[MultiChannelMemorySystem] currentClockCycle = 2188
[Callback] read complete: channel = 0, address = 0x8c80, cycle = 2188
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1f2
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
start peeking
end peeking
numTransCompleted = 499
STEP 1 -> 3284
[MultiChannelMemorySystem] currentClockCycle = 2189
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1f2
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 499
STEP 1 -> 3285
[MultiChannelMemorySystem] currentClockCycle = 2190
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1f2
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 499
STEP 1 -> 3286
start peeking
end peeking
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 2190
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1f2
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 499
start peeking
end peeking
STEP 1 -> 3287
[MultiChannelMemorySystem] currentClockCycle = 2191
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1f2
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
numTransCompleted = 499
STEP 1 -> 3288
start peeking
end peeking
start peeking
end peeking
[MultiChannelMemorySystem] currentClockCycle = 2192
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1f2
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x0
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
start peeking
end peeking
start peeking
end peeking
numTransCompleted = 499
STEP 1 -> 3289
[MultiChannelMemorySystem] currentClockCycle = 2192
[Callback] read complete: channel = 0, address = 0x8cc0, cycle = 2192
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
>>>>>>>>>> start step <<<<<<<<<<
>>>>>>>>>> start clock_lo  <<<<<<<<<<
>>>>>>>>>> end clock_lo  <<<<<<<<<<
>>>>>>>>>> start injection  <<<<<<<<<<
>>>>>>>>>> end injection  <<<<<<<<<<
>>>>>>>>>> end reseting control signals <<<<<<<<<<
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagIn <- 0x1f3
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_tagOut <- 0x1f4
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldOut <- 0x0
start peeking
end peeking
  PEEK MultiMemoryUnitTester.MemoryUnit.io_dram_vldIn <- 0x1
start peeking
end peeking
  PEEK MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
RAN 3289 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 26 s, completed Nov 12, 2016 4:31:34 PM[0m
CLASSPATH=../target/scala-2.11/classes:$CLASSPATH sbt "; run-main plasticine.templates.MultiMemoryUnitTest  end  --targetDir /home/tianzhao/DRAMSimulator/plasticine_debug_performance_scatther_gather/plasticine/generated/MultiMemoryUnitTest/ --test --backend null --testCommand /home/tianzhao/DRAMSimulator/plasticine_debug_performance_scatther_gather/plasticine/generated/MultiMemoryUnitTest//MultiMemoryUnitTester"
Invoking Chisel...
