
==========================================================================
finish report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
finish report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
finish report_worst_slack
--------------------------------------------------------------------------
worst slack 0.54

==========================================================================
finish report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.05 source latency binary_count[0]$_SDFFE_PN0P_/CK ^
  -0.05 target latency binary_count[2]$_SDFFE_PN0P_/CK ^
   0.00 CRPR
--------------
  -0.00 setup skew


==========================================================================
finish report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: binary_count[0]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: binary_count[0]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    2.35    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     2    4.08    0.01    0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.01    0.00    0.03 ^ clkbuf_1_0__f_clk/A (CLKBUF_X3)
     3    3.12    0.01    0.03    0.05 ^ clkbuf_1_0__f_clk/Z (CLKBUF_X3)
                                         clknet_1_0__leaf_clk (net)
                  0.01    0.00    0.05 ^ binary_count[0]$_SDFFE_PN0P_/CK (DFF_X2)
     1    1.18    0.01    0.07    0.13 ^ binary_count[0]$_SDFFE_PN0P_/QN (DFF_X2)
                                         _00_ (net)
                  0.01    0.00    0.13 ^ _18_/B (MUX2_X1)
     1    1.03    0.01    0.03    0.16 ^ _18_/Z (MUX2_X1)
                                         _06_ (net)
                  0.01    0.00    0.16 ^ _19_/A2 (AND2_X1)
     1    1.56    0.01    0.03    0.19 ^ _19_/ZN (AND2_X1)
                                         _01_ (net)
                  0.01    0.00    0.19 ^ binary_count[0]$_SDFFE_PN0P_/D (DFF_X2)
                                  0.19   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    2.35    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     2    4.08    0.01    0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.01    0.00    0.03 ^ clkbuf_1_0__f_clk/A (CLKBUF_X3)
     3    3.12    0.01    0.03    0.05 ^ clkbuf_1_0__f_clk/Z (CLKBUF_X3)
                                         clknet_1_0__leaf_clk (net)
                  0.01    0.00    0.05 ^ binary_count[0]$_SDFFE_PN0P_/CK (DFF_X2)
                          0.00    0.05   clock reconvergence pessimism
                          0.01    0.06   library hold time
                                  0.06   data required time
-----------------------------------------------------------------------------
                                  0.06   data required time
                                 -0.19   data arrival time
-----------------------------------------------------------------------------
                                  0.13   slack (MET)



==========================================================================
finish report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: binary_count[1]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gray_out[0] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    2.35    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     2    4.08    0.01    0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.01    0.00    0.03 ^ clkbuf_1_0__f_clk/A (CLKBUF_X3)
     3    3.12    0.01    0.03    0.05 ^ clkbuf_1_0__f_clk/Z (CLKBUF_X3)
                                         clknet_1_0__leaf_clk (net)
                  0.01    0.00    0.05 ^ binary_count[1]$_SDFFE_PN0P_/CK (DFF_X2)
     4   10.45    0.02    0.12    0.18 ^ binary_count[1]$_SDFFE_PN0P_/Q (DFF_X2)
                                         net3 (net)
                  0.02    0.00    0.18 ^ _29_/B (HA_X1)
     2    3.26    0.03    0.06    0.23 ^ _29_/S (HA_X1)
                                         net6 (net)
                  0.03    0.00    0.23 ^ output6/A (BUF_X1)
     1    0.29    0.01    0.02    0.26 ^ output6/Z (BUF_X1)
                                         gray_out[0] (net)
                  0.01    0.00    0.26 ^ gray_out[0] (out)
                                  0.26   data arrival time

                          1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (propagated)
                          0.00    1.00   clock reconvergence pessimism
                         -0.20    0.80   output external delay
                                  0.80   data required time
-----------------------------------------------------------------------------
                                  0.80   data required time
                                 -0.26   data arrival time
-----------------------------------------------------------------------------
                                  0.54   slack (MET)



==========================================================================
finish report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: binary_count[1]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gray_out[0] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    2.35    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     2    4.08    0.01    0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.01    0.00    0.03 ^ clkbuf_1_0__f_clk/A (CLKBUF_X3)
     3    3.12    0.01    0.03    0.05 ^ clkbuf_1_0__f_clk/Z (CLKBUF_X3)
                                         clknet_1_0__leaf_clk (net)
                  0.01    0.00    0.05 ^ binary_count[1]$_SDFFE_PN0P_/CK (DFF_X2)
     4   10.45    0.02    0.12    0.18 ^ binary_count[1]$_SDFFE_PN0P_/Q (DFF_X2)
                                         net3 (net)
                  0.02    0.00    0.18 ^ _29_/B (HA_X1)
     2    3.26    0.03    0.06    0.23 ^ _29_/S (HA_X1)
                                         net6 (net)
                  0.03    0.00    0.23 ^ output6/A (BUF_X1)
     1    0.29    0.01    0.02    0.26 ^ output6/Z (BUF_X1)
                                         gray_out[0] (net)
                  0.01    0.00    0.26 ^ gray_out[0] (out)
                                  0.26   data arrival time

                          1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (propagated)
                          0.00    1.00   clock reconvergence pessimism
                         -0.20    0.80   output external delay
                                  0.80   data required time
-----------------------------------------------------------------------------
                                  0.80   data required time
                                 -0.26   data arrival time
-----------------------------------------------------------------------------
                                  0.54   slack (MET)



==========================================================================
finish report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
finish max_slew_check_slack
--------------------------------------------------------------------------
0.16982433199882507

==========================================================================
finish max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
finish max_slew_check_slack_limit
--------------------------------------------------------------------------
0.8554

==========================================================================
finish max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_capacitance_check_slack
--------------------------------------------------------------------------
21.991195678710938

==========================================================================
finish max_capacitance_check_limit
--------------------------------------------------------------------------
25.253299713134766

==========================================================================
finish max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.8708

==========================================================================
finish max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
finish max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
finish max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
finish setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
finish hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
finish report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: binary_count[2]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: binary_count[3]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.03    0.05 ^ clkbuf_1_1__f_clk/Z (CLKBUF_X3)
   0.00    0.05 ^ binary_count[2]$_SDFFE_PN0P_/CK (DFF_X2)
   0.12    0.18 ^ binary_count[2]$_SDFFE_PN0P_/Q (DFF_X2)
   0.03    0.21 ^ _30_/CO (HA_X1)
   0.02    0.24 v _25_/ZN (NAND3_X1)
   0.04    0.27 v _26_/ZN (XNOR2_X1)
   0.03    0.30 v _27_/ZN (AND2_X1)
   0.00    0.30 v binary_count[3]$_SDFFE_PN0P_/D (DFF_X1)
           0.30   data arrival time

   1.00    1.00   clock core_clock (rise edge)
   0.00    1.00   clock source latency
   0.00    1.00 ^ clk (in)
   0.03    1.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.03    1.05 ^ clkbuf_1_1__f_clk/Z (CLKBUF_X3)
   0.00    1.05 ^ binary_count[3]$_SDFFE_PN0P_/CK (DFF_X1)
   0.00    1.05   clock reconvergence pessimism
  -0.04    1.02   library setup time
           1.02   data required time
---------------------------------------------------------
           1.02   data required time
          -0.30   data arrival time
---------------------------------------------------------
           0.71   slack (MET)



==========================================================================
finish report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: binary_count[0]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: binary_count[0]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.03    0.05 ^ clkbuf_1_0__f_clk/Z (CLKBUF_X3)
   0.00    0.05 ^ binary_count[0]$_SDFFE_PN0P_/CK (DFF_X2)
   0.07    0.13 ^ binary_count[0]$_SDFFE_PN0P_/QN (DFF_X2)
   0.03    0.16 ^ _18_/Z (MUX2_X1)
   0.03    0.19 ^ _19_/ZN (AND2_X1)
   0.00    0.19 ^ binary_count[0]$_SDFFE_PN0P_/D (DFF_X2)
           0.19   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.03    0.05 ^ clkbuf_1_0__f_clk/Z (CLKBUF_X3)
   0.00    0.05 ^ binary_count[0]$_SDFFE_PN0P_/CK (DFF_X2)
   0.00    0.05   clock reconvergence pessimism
   0.01    0.06   library hold time
           0.06   data required time
---------------------------------------------------------
           0.06   data required time
          -0.19   data arrival time
---------------------------------------------------------
           0.13   slack (MET)



==========================================================================
finish critical path target clock latency max path
--------------------------------------------------------------------------
0.0537

==========================================================================
finish critical path target clock latency min path
--------------------------------------------------------------------------
0.0537

==========================================================================
finish critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
finish critical path delay
--------------------------------------------------------------------------
0.2557

==========================================================================
finish critical path slack
--------------------------------------------------------------------------
0.5443

==========================================================================
finish slack div critical path delay
--------------------------------------------------------------------------
212.866641

==========================================================================
finish report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             2.91e-05   2.13e-06   4.12e-07   3.17e-05  36.3%
Combinational          7.41e-06   2.68e-06   7.15e-07   1.08e-05  12.4%
Clock                  3.21e-05   1.25e-05   1.03e-07   4.47e-05  51.3%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  6.86e-05   1.74e-05   1.23e-06   8.72e-05 100.0%
                          78.7%      19.9%       1.4%
