$date
	Fri Mar 21 16:15:26 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_gdmux8way16 $end
$var wire 16 ! y7 [15:0] $end
$var wire 16 " y6 [15:0] $end
$var wire 16 # y5 [15:0] $end
$var wire 16 $ y4 [15:0] $end
$var wire 16 % y3 [15:0] $end
$var wire 16 & y2 [15:0] $end
$var wire 16 ' y1 [15:0] $end
$var wire 16 ( y0 [15:0] $end
$var reg 16 ) d [15:0] $end
$var reg 3 * sel [2:0] $end
$scope module uut $end
$var wire 16 + d [15:0] $end
$var wire 3 , sel [2:0] $end
$var wire 16 - y7 [15:0] $end
$var wire 16 . y6 [15:0] $end
$var wire 16 / y5 [15:0] $end
$var wire 16 0 y4 [15:0] $end
$var wire 16 1 y3 [15:0] $end
$var wire 16 2 y2 [15:0] $end
$var wire 16 3 y1 [15:0] $end
$var wire 16 4 y0 [15:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b1010010110100101 4
b0 3
b0 2
b0 1
b0 0
b0 /
b0 .
b0 -
b0 ,
b1010010110100101 +
b0 *
b1010010110100101 )
b1010010110100101 (
b0 '
b0 &
b0 %
b0 $
b0 #
b0 "
b0 !
$end
#10
b101101001011010 '
b101101001011010 3
b0 (
b0 4
b1 *
b1 ,
b101101001011010 )
b101101001011010 +
#20
b1111111111111111 &
b1111111111111111 2
b0 '
b0 3
b10 *
b10 ,
b1111111111111111 )
b1111111111111111 +
#30
b0 &
b0 2
b11 *
b11 ,
b0 )
b0 +
#40
b1001000110100 $
b1001000110100 0
b100 *
b100 ,
b1001000110100 )
b1001000110100 +
#50
b101011001111000 #
b101011001111000 /
b0 $
b0 0
b101 *
b101 ,
b101011001111000 )
b101011001111000 +
#60
b1001101010111100 "
b1001101010111100 .
b0 #
b0 /
b110 *
b110 ,
b1001101010111100 )
b1001101010111100 +
#70
b1101111011110000 !
b1101111011110000 -
b0 "
b0 .
b111 *
b111 ,
b1101111011110000 )
b1101111011110000 +
#80
