TimeQuest Timing Analyzer report for FPGA_EP2C
Wed May 20 19:38:37 2015
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'inst2|altpll_component|auto_generated|pll1|clk[0]'
 13. Slow 1200mV 85C Model Setup: 'NOE'
 14. Slow 1200mV 85C Model Setup: 'NWE'
 15. Slow 1200mV 85C Model Setup: 'clk'
 16. Slow 1200mV 85C Model Setup: 'SAVE_ADDR:inst|ADDR[0]'
 17. Slow 1200mV 85C Model Setup: 'inst2|altpll_component|auto_generated|pll1|clk[1]'
 18. Slow 1200mV 85C Model Hold: 'NWE'
 19. Slow 1200mV 85C Model Hold: 'SAVE_ADDR:inst|ADDR[0]'
 20. Slow 1200mV 85C Model Hold: 'inst2|altpll_component|auto_generated|pll1|clk[1]'
 21. Slow 1200mV 85C Model Hold: 'NOE'
 22. Slow 1200mV 85C Model Hold: 'inst2|altpll_component|auto_generated|pll1|clk[0]'
 23. Slow 1200mV 85C Model Hold: 'clk'
 24. Slow 1200mV 85C Model Recovery: 'SAVE_ADDR:inst|ADDR[0]'
 25. Slow 1200mV 85C Model Removal: 'SAVE_ADDR:inst|ADDR[0]'
 26. Slow 1200mV 85C Model Minimum Pulse Width: 'NOE'
 27. Slow 1200mV 85C Model Minimum Pulse Width: 'NWE'
 28. Slow 1200mV 85C Model Minimum Pulse Width: 'NADV'
 29. Slow 1200mV 85C Model Minimum Pulse Width: 'SAVE_ADDR:inst|ADDR[0]'
 30. Slow 1200mV 85C Model Minimum Pulse Width: 'inst2|altpll_component|auto_generated|pll1|clk[1]'
 31. Slow 1200mV 85C Model Minimum Pulse Width: 'inst2|altpll_component|auto_generated|pll1|clk[0]'
 32. Slow 1200mV 85C Model Minimum Pulse Width: 'clk'
 33. Setup Times
 34. Hold Times
 35. Clock to Output Times
 36. Minimum Clock to Output Times
 37. Propagation Delay
 38. Minimum Propagation Delay
 39. MTBF Summary
 40. Synchronizer Summary
 41. Synchronizer Chain #1: Worst-Case MTBF is Not Calculated
 42. Synchronizer Chain #2: Worst-Case MTBF is Not Calculated
 43. Synchronizer Chain #3: Worst-Case MTBF is Not Calculated
 44. Synchronizer Chain #4: Worst-Case MTBF is Not Calculated
 45. Synchronizer Chain #5: Worst-Case MTBF is Not Calculated
 46. Synchronizer Chain #6: Worst-Case MTBF is Not Calculated
 47. Synchronizer Chain #7: Worst-Case MTBF is Not Calculated
 48. Synchronizer Chain #8: Worst-Case MTBF is Not Calculated
 49. Synchronizer Chain #9: Worst-Case MTBF is Not Calculated
 50. Synchronizer Chain #10: Worst-Case MTBF is Not Calculated
 51. Synchronizer Chain #11: Worst-Case MTBF is Not Calculated
 52. Synchronizer Chain #12: Worst-Case MTBF is Not Calculated
 53. Synchronizer Chain #13: Worst-Case MTBF is Not Calculated
 54. Synchronizer Chain #14: Worst-Case MTBF is Not Calculated
 55. Synchronizer Chain #15: Worst-Case MTBF is Not Calculated
 56. Synchronizer Chain #16: Worst-Case MTBF is Not Calculated
 57. Synchronizer Chain #17: Worst-Case MTBF is Not Calculated
 58. Synchronizer Chain #18: Worst-Case MTBF is Not Calculated
 59. Synchronizer Chain #19: Worst-Case MTBF is Not Calculated
 60. Synchronizer Chain #20: Worst-Case MTBF is Not Calculated
 61. Synchronizer Chain #21: Worst-Case MTBF is Not Calculated
 62. Synchronizer Chain #22: Worst-Case MTBF is Not Calculated
 63. Synchronizer Chain #23: Worst-Case MTBF is Not Calculated
 64. Synchronizer Chain #24: Worst-Case MTBF is Not Calculated
 65. Synchronizer Chain #25: Worst-Case MTBF is Not Calculated
 66. Synchronizer Chain #26: Worst-Case MTBF is Not Calculated
 67. Slow 1200mV 0C Model Fmax Summary
 68. Slow 1200mV 0C Model Setup Summary
 69. Slow 1200mV 0C Model Hold Summary
 70. Slow 1200mV 0C Model Recovery Summary
 71. Slow 1200mV 0C Model Removal Summary
 72. Slow 1200mV 0C Model Minimum Pulse Width Summary
 73. Slow 1200mV 0C Model Setup: 'inst2|altpll_component|auto_generated|pll1|clk[0]'
 74. Slow 1200mV 0C Model Setup: 'NOE'
 75. Slow 1200mV 0C Model Setup: 'NWE'
 76. Slow 1200mV 0C Model Setup: 'clk'
 77. Slow 1200mV 0C Model Setup: 'SAVE_ADDR:inst|ADDR[0]'
 78. Slow 1200mV 0C Model Setup: 'inst2|altpll_component|auto_generated|pll1|clk[1]'
 79. Slow 1200mV 0C Model Hold: 'NWE'
 80. Slow 1200mV 0C Model Hold: 'SAVE_ADDR:inst|ADDR[0]'
 81. Slow 1200mV 0C Model Hold: 'inst2|altpll_component|auto_generated|pll1|clk[1]'
 82. Slow 1200mV 0C Model Hold: 'NOE'
 83. Slow 1200mV 0C Model Hold: 'inst2|altpll_component|auto_generated|pll1|clk[0]'
 84. Slow 1200mV 0C Model Hold: 'clk'
 85. Slow 1200mV 0C Model Recovery: 'SAVE_ADDR:inst|ADDR[0]'
 86. Slow 1200mV 0C Model Removal: 'SAVE_ADDR:inst|ADDR[0]'
 87. Slow 1200mV 0C Model Minimum Pulse Width: 'NOE'
 88. Slow 1200mV 0C Model Minimum Pulse Width: 'NWE'
 89. Slow 1200mV 0C Model Minimum Pulse Width: 'NADV'
 90. Slow 1200mV 0C Model Minimum Pulse Width: 'SAVE_ADDR:inst|ADDR[0]'
 91. Slow 1200mV 0C Model Minimum Pulse Width: 'inst2|altpll_component|auto_generated|pll1|clk[1]'
 92. Slow 1200mV 0C Model Minimum Pulse Width: 'inst2|altpll_component|auto_generated|pll1|clk[0]'
 93. Slow 1200mV 0C Model Minimum Pulse Width: 'clk'
 94. Setup Times
 95. Hold Times
 96. Clock to Output Times
 97. Minimum Clock to Output Times
 98. Propagation Delay
 99. Minimum Propagation Delay
100. MTBF Summary
101. Synchronizer Summary
102. Synchronizer Chain #1: Worst-Case MTBF is Not Calculated
103. Synchronizer Chain #2: Worst-Case MTBF is Not Calculated
104. Synchronizer Chain #3: Worst-Case MTBF is Not Calculated
105. Synchronizer Chain #4: Worst-Case MTBF is Not Calculated
106. Synchronizer Chain #5: Worst-Case MTBF is Not Calculated
107. Synchronizer Chain #6: Worst-Case MTBF is Not Calculated
108. Synchronizer Chain #7: Worst-Case MTBF is Not Calculated
109. Synchronizer Chain #8: Worst-Case MTBF is Not Calculated
110. Synchronizer Chain #9: Worst-Case MTBF is Not Calculated
111. Synchronizer Chain #10: Worst-Case MTBF is Not Calculated
112. Synchronizer Chain #11: Worst-Case MTBF is Not Calculated
113. Synchronizer Chain #12: Worst-Case MTBF is Not Calculated
114. Synchronizer Chain #13: Worst-Case MTBF is Not Calculated
115. Synchronizer Chain #14: Worst-Case MTBF is Not Calculated
116. Synchronizer Chain #15: Worst-Case MTBF is Not Calculated
117. Synchronizer Chain #16: Worst-Case MTBF is Not Calculated
118. Synchronizer Chain #17: Worst-Case MTBF is Not Calculated
119. Synchronizer Chain #18: Worst-Case MTBF is Not Calculated
120. Synchronizer Chain #19: Worst-Case MTBF is Not Calculated
121. Synchronizer Chain #20: Worst-Case MTBF is Not Calculated
122. Synchronizer Chain #21: Worst-Case MTBF is Not Calculated
123. Synchronizer Chain #22: Worst-Case MTBF is Not Calculated
124. Synchronizer Chain #23: Worst-Case MTBF is Not Calculated
125. Synchronizer Chain #24: Worst-Case MTBF is Not Calculated
126. Synchronizer Chain #25: Worst-Case MTBF is Not Calculated
127. Synchronizer Chain #26: Worst-Case MTBF is Not Calculated
128. Fast 1200mV 0C Model Setup Summary
129. Fast 1200mV 0C Model Hold Summary
130. Fast 1200mV 0C Model Recovery Summary
131. Fast 1200mV 0C Model Removal Summary
132. Fast 1200mV 0C Model Minimum Pulse Width Summary
133. Fast 1200mV 0C Model Setup: 'inst2|altpll_component|auto_generated|pll1|clk[0]'
134. Fast 1200mV 0C Model Setup: 'NOE'
135. Fast 1200mV 0C Model Setup: 'clk'
136. Fast 1200mV 0C Model Setup: 'NWE'
137. Fast 1200mV 0C Model Setup: 'SAVE_ADDR:inst|ADDR[0]'
138. Fast 1200mV 0C Model Setup: 'inst2|altpll_component|auto_generated|pll1|clk[1]'
139. Fast 1200mV 0C Model Hold: 'NWE'
140. Fast 1200mV 0C Model Hold: 'inst2|altpll_component|auto_generated|pll1|clk[1]'
141. Fast 1200mV 0C Model Hold: 'SAVE_ADDR:inst|ADDR[0]'
142. Fast 1200mV 0C Model Hold: 'NOE'
143. Fast 1200mV 0C Model Hold: 'inst2|altpll_component|auto_generated|pll1|clk[0]'
144. Fast 1200mV 0C Model Hold: 'clk'
145. Fast 1200mV 0C Model Recovery: 'SAVE_ADDR:inst|ADDR[0]'
146. Fast 1200mV 0C Model Removal: 'SAVE_ADDR:inst|ADDR[0]'
147. Fast 1200mV 0C Model Minimum Pulse Width: 'NOE'
148. Fast 1200mV 0C Model Minimum Pulse Width: 'NWE'
149. Fast 1200mV 0C Model Minimum Pulse Width: 'NADV'
150. Fast 1200mV 0C Model Minimum Pulse Width: 'SAVE_ADDR:inst|ADDR[0]'
151. Fast 1200mV 0C Model Minimum Pulse Width: 'inst2|altpll_component|auto_generated|pll1|clk[1]'
152. Fast 1200mV 0C Model Minimum Pulse Width: 'inst2|altpll_component|auto_generated|pll1|clk[0]'
153. Fast 1200mV 0C Model Minimum Pulse Width: 'clk'
154. Setup Times
155. Hold Times
156. Clock to Output Times
157. Minimum Clock to Output Times
158. Propagation Delay
159. Minimum Propagation Delay
160. MTBF Summary
161. Synchronizer Summary
162. Synchronizer Chain #1: Worst-Case MTBF is Not Calculated
163. Synchronizer Chain #2: Worst-Case MTBF is Not Calculated
164. Synchronizer Chain #3: Worst-Case MTBF is Not Calculated
165. Synchronizer Chain #4: Worst-Case MTBF is Not Calculated
166. Synchronizer Chain #5: Worst-Case MTBF is Not Calculated
167. Synchronizer Chain #6: Worst-Case MTBF is Not Calculated
168. Synchronizer Chain #7: Worst-Case MTBF is Not Calculated
169. Synchronizer Chain #8: Worst-Case MTBF is Not Calculated
170. Synchronizer Chain #9: Worst-Case MTBF is Not Calculated
171. Synchronizer Chain #10: Worst-Case MTBF is Not Calculated
172. Synchronizer Chain #11: Worst-Case MTBF is Not Calculated
173. Synchronizer Chain #12: Worst-Case MTBF is Not Calculated
174. Synchronizer Chain #13: Worst-Case MTBF is Not Calculated
175. Synchronizer Chain #14: Worst-Case MTBF is Not Calculated
176. Synchronizer Chain #15: Worst-Case MTBF is Not Calculated
177. Synchronizer Chain #16: Worst-Case MTBF is Not Calculated
178. Synchronizer Chain #17: Worst-Case MTBF is Not Calculated
179. Synchronizer Chain #18: Worst-Case MTBF is Not Calculated
180. Synchronizer Chain #19: Worst-Case MTBF is Not Calculated
181. Synchronizer Chain #20: Worst-Case MTBF is Not Calculated
182. Synchronizer Chain #21: Worst-Case MTBF is Not Calculated
183. Synchronizer Chain #22: Worst-Case MTBF is Not Calculated
184. Synchronizer Chain #23: Worst-Case MTBF is Not Calculated
185. Synchronizer Chain #24: Worst-Case MTBF is Not Calculated
186. Synchronizer Chain #25: Worst-Case MTBF is Not Calculated
187. Synchronizer Chain #26: Worst-Case MTBF is Not Calculated
188. Multicorner Timing Analysis Summary
189. Setup Times
190. Hold Times
191. Clock to Output Times
192. Minimum Clock to Output Times
193. Progagation Delay
194. Minimum Progagation Delay
195. Board Trace Model Assignments
196. Input Transition Times
197. Signal Integrity Metrics (Slow 1200mv 0c Model)
198. Signal Integrity Metrics (Slow 1200mv 85c Model)
199. Signal Integrity Metrics (Fast 1200mv 0c Model)
200. Setup Transfers
201. Hold Transfers
202. Recovery Transfers
203. Removal Transfers
204. Report TCCS
205. Report RSKM
206. Unconstrained Paths
207. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                       ;
+--------------------+--------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version ;
; Revision Name      ; FPGA_EP2C                                                          ;
; Device Family      ; Cyclone IV E                                                       ;
; Device Name        ; EP4CE6E22C8                                                        ;
; Timing Models      ; Final                                                              ;
; Delay Model        ; Combined                                                           ;
; Rise/Fall Delays   ; Enabled                                                            ;
+--------------------+--------------------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ; < 0.1%      ;
;     Processors 3-4         ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                  ;
+---------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-----------------------------------------------------+-------------------------------------------------------+
; Clock Name                                        ; Type      ; Period ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                              ; Targets                                               ;
+---------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-----------------------------------------------------+-------------------------------------------------------+
; clk                                               ; Base      ; 40.000 ; 25.0 MHz   ; 0.000 ; 20.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                     ; { clk }                                               ;
; inst2|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 20.000 ; 50.0 MHz   ; 0.000 ; 10.000 ; 50.00      ; 1         ; 2           ;       ;        ;           ;            ; false    ; clk    ; inst2|altpll_component|auto_generated|pll1|inclk[0] ; { inst2|altpll_component|auto_generated|pll1|clk[0] } ;
; inst2|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 10.000 ; 100.0 MHz  ; 0.000 ; 5.000  ; 50.00      ; 1         ; 4           ;       ;        ;           ;            ; false    ; clk    ; inst2|altpll_component|auto_generated|pll1|inclk[0] ; { inst2|altpll_component|auto_generated|pll1|clk[1] } ;
; NADV                                              ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                     ; { NADV }                                              ;
; NOE                                               ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                     ; { NOE }                                               ;
; NWE                                               ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                     ; { NWE }                                               ;
; SAVE_ADDR:inst|ADDR[0]                            ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                     ; { SAVE_ADDR:inst|ADDR[0] }                            ;
+---------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-----------------------------------------------------+-------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                ;
+------------+-----------------+---------------------------------------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                        ; Note                                           ;
+------------+-----------------+---------------------------------------------------+------------------------------------------------+
; 168.89 MHz ; 168.89 MHz      ; inst2|altpll_component|auto_generated|pll1|clk[1] ;                                                ;
; 186.81 MHz ; 186.81 MHz      ; NOE                                               ;                                                ;
; 219.11 MHz ; 219.11 MHz      ; clk                                               ;                                                ;
; 641.85 MHz ; 402.09 MHz      ; inst2|altpll_component|auto_generated|pll1|clk[0] ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+---------------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                        ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; inst2|altpll_component|auto_generated|pll1|clk[0] ; -6.092 ; -17.661       ;
; NOE                                               ; -5.561 ; -220.498      ;
; NWE                                               ; -3.340 ; -106.505      ;
; clk                                               ; -3.338 ; -70.652       ;
; SAVE_ADDR:inst|ADDR[0]                            ; -1.431 ; -9.684        ;
; inst2|altpll_component|auto_generated|pll1|clk[1] ; 4.079  ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                        ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; NWE                                               ; 0.035 ; 0.000         ;
; SAVE_ADDR:inst|ADDR[0]                            ; 0.222 ; 0.000         ;
; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.386 ; 0.000         ;
; NOE                                               ; 0.453 ; 0.000         ;
; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.454 ; 0.000         ;
; clk                                               ; 0.737 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+-------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary          ;
+------------------------+--------+---------------+
; Clock                  ; Slack  ; End Point TNS ;
+------------------------+--------+---------------+
; SAVE_ADDR:inst|ADDR[0] ; -0.118 ; -0.418        ;
+------------------------+--------+---------------+


+-------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary           ;
+------------------------+--------+---------------+
; Clock                  ; Slack  ; End Point TNS ;
+------------------------+--------+---------------+
; SAVE_ADDR:inst|ADDR[0] ; -0.942 ; -7.523        ;
+------------------------+--------+---------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                          ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; NOE                                               ; -3.201 ; -126.171      ;
; NWE                                               ; -3.201 ; -60.187       ;
; NADV                                              ; -3.000 ; -31.253       ;
; SAVE_ADDR:inst|ADDR[0]                            ; 0.391  ; 0.000         ;
; inst2|altpll_component|auto_generated|pll1|clk[1] ; 4.720  ; 0.000         ;
; inst2|altpll_component|auto_generated|pll1|clk[0] ; 9.721  ; 0.000         ;
; clk                                               ; 19.620 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'inst2|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                               ;
+--------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                       ; To Node                            ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -6.092 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[12]                                                  ; ADC_FIFO:inst4|rd_enable           ; NOE                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.685     ; 4.348      ;
; -6.091 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[12]                                                  ; ADC_FIFO:inst4|wr_enable           ; NOE                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.685     ; 4.347      ;
; -6.062 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[12] ; ADC_FIFO:inst4|rd_enable           ; NOE                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.685     ; 4.318      ;
; -6.061 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[12] ; ADC_FIFO:inst4|wr_enable           ; NOE                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.685     ; 4.317      ;
; -6.038 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[11]                                                  ; ADC_FIFO:inst4|rd_enable           ; NOE                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.685     ; 4.294      ;
; -6.037 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[11]                                                  ; ADC_FIFO:inst4|wr_enable           ; NOE                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.685     ; 4.293      ;
; -6.006 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[11] ; ADC_FIFO:inst4|rd_enable           ; NOE                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.685     ; 4.262      ;
; -6.005 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[11] ; ADC_FIFO:inst4|wr_enable           ; NOE                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.685     ; 4.261      ;
; -5.897 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[9]                                                   ; ADC_FIFO:inst4|rd_enable           ; NOE                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.686     ; 4.152      ;
; -5.896 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[9]                                                   ; ADC_FIFO:inst4|wr_enable           ; NOE                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.686     ; 4.151      ;
; -5.873 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[9]  ; ADC_FIFO:inst4|rd_enable           ; NOE                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.686     ; 4.128      ;
; -5.872 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[9]  ; ADC_FIFO:inst4|wr_enable           ; NOE                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.686     ; 4.127      ;
; -5.722 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[10]                                                  ; ADC_FIFO:inst4|rd_enable           ; NOE                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.685     ; 3.978      ;
; -5.721 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[10]                                                  ; ADC_FIFO:inst4|wr_enable           ; NOE                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.685     ; 3.977      ;
; -5.666 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[8]                                                   ; ADC_FIFO:inst4|rd_enable           ; NOE                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.685     ; 3.922      ;
; -5.665 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[8]                                                   ; ADC_FIFO:inst4|wr_enable           ; NOE                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.685     ; 3.921      ;
; -5.625 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[10] ; ADC_FIFO:inst4|rd_enable           ; NOE                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.685     ; 3.881      ;
; -5.624 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[10] ; ADC_FIFO:inst4|wr_enable           ; NOE                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.685     ; 3.880      ;
; -5.597 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[4]                                                   ; ADC_FIFO:inst4|rd_enable           ; NOE                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.685     ; 3.853      ;
; -5.596 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[4]                                                   ; ADC_FIFO:inst4|wr_enable           ; NOE                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.685     ; 3.852      ;
; -5.569 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[8]  ; ADC_FIFO:inst4|rd_enable           ; NOE                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.685     ; 3.825      ;
; -5.568 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[8]  ; ADC_FIFO:inst4|wr_enable           ; NOE                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.685     ; 3.824      ;
; -5.529 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[6]                                                   ; ADC_FIFO:inst4|rd_enable           ; NOE                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.686     ; 3.784      ;
; -5.528 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[6]                                                   ; ADC_FIFO:inst4|wr_enable           ; NOE                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.686     ; 3.783      ;
; -5.487 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[5]                                                   ; ADC_FIFO:inst4|rd_enable           ; NOE                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.686     ; 3.742      ;
; -5.486 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[5]                                                   ; ADC_FIFO:inst4|wr_enable           ; NOE                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.686     ; 3.741      ;
; -5.478 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[12]                                                  ; ADC_FIFO:inst4|current_state.START ; NOE                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.685     ; 3.734      ;
; -5.462 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[5]  ; ADC_FIFO:inst4|rd_enable           ; NOE                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.686     ; 3.717      ;
; -5.461 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[5]  ; ADC_FIFO:inst4|wr_enable           ; NOE                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.686     ; 3.716      ;
; -5.448 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[12] ; ADC_FIFO:inst4|current_state.START ; NOE                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.685     ; 3.704      ;
; -5.433 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[6]  ; ADC_FIFO:inst4|rd_enable           ; NOE                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.686     ; 3.688      ;
; -5.432 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[6]  ; ADC_FIFO:inst4|wr_enable           ; NOE                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.686     ; 3.687      ;
; -5.424 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[11]                                                  ; ADC_FIFO:inst4|current_state.START ; NOE                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.685     ; 3.680      ;
; -5.407 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[7]  ; ADC_FIFO:inst4|rd_enable           ; NOE                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.685     ; 3.663      ;
; -5.406 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[7]  ; ADC_FIFO:inst4|wr_enable           ; NOE                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.685     ; 3.662      ;
; -5.392 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[11] ; ADC_FIFO:inst4|current_state.START ; NOE                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.685     ; 3.648      ;
; -5.362 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[0]                                                   ; ADC_FIFO:inst4|rd_enable           ; NOE                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.685     ; 3.618      ;
; -5.361 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[0]                                                   ; ADC_FIFO:inst4|wr_enable           ; NOE                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.685     ; 3.617      ;
; -5.326 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[3]  ; ADC_FIFO:inst4|rd_enable           ; NOE                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.685     ; 3.582      ;
; -5.325 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[3]  ; ADC_FIFO:inst4|wr_enable           ; NOE                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.685     ; 3.581      ;
; -5.317 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[7]                                                   ; ADC_FIFO:inst4|rd_enable           ; NOE                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.686     ; 3.572      ;
; -5.316 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[7]                                                   ; ADC_FIFO:inst4|wr_enable           ; NOE                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.686     ; 3.571      ;
; -5.283 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[9]                                                   ; ADC_FIFO:inst4|current_state.START ; NOE                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.686     ; 3.538      ;
; -5.259 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[9]  ; ADC_FIFO:inst4|current_state.START ; NOE                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.686     ; 3.514      ;
; -5.117 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[2]                                                   ; ADC_FIFO:inst4|rd_enable           ; NOE                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.686     ; 3.372      ;
; -5.116 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[2]                                                   ; ADC_FIFO:inst4|wr_enable           ; NOE                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.686     ; 3.371      ;
; -5.108 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[10]                                                  ; ADC_FIFO:inst4|current_state.START ; NOE                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.685     ; 3.364      ;
; -5.052 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[8]                                                   ; ADC_FIFO:inst4|current_state.START ; NOE                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.685     ; 3.308      ;
; -5.045 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[1]                                                   ; ADC_FIFO:inst4|rd_enable           ; NOE                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.685     ; 3.301      ;
; -5.045 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[3]                                                   ; ADC_FIFO:inst4|rd_enable           ; NOE                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.685     ; 3.301      ;
; -5.044 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[1]                                                   ; ADC_FIFO:inst4|wr_enable           ; NOE                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.685     ; 3.300      ;
; -5.044 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[3]                                                   ; ADC_FIFO:inst4|wr_enable           ; NOE                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.685     ; 3.300      ;
; -5.029 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[4]  ; ADC_FIFO:inst4|rd_enable           ; NOE                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.685     ; 3.285      ;
; -5.028 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[4]  ; ADC_FIFO:inst4|wr_enable           ; NOE                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.685     ; 3.284      ;
; -5.021 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[2]  ; ADC_FIFO:inst4|rd_enable           ; NOE                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.686     ; 3.276      ;
; -5.020 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[2]  ; ADC_FIFO:inst4|wr_enable           ; NOE                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.686     ; 3.275      ;
; -5.011 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[10] ; ADC_FIFO:inst4|current_state.START ; NOE                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.685     ; 3.267      ;
; -4.983 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[4]                                                   ; ADC_FIFO:inst4|current_state.START ; NOE                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.685     ; 3.239      ;
; -4.955 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[8]  ; ADC_FIFO:inst4|current_state.START ; NOE                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.685     ; 3.211      ;
; -4.951 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[1]  ; ADC_FIFO:inst4|rd_enable           ; NOE                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.685     ; 3.207      ;
; -4.950 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[1]  ; ADC_FIFO:inst4|wr_enable           ; NOE                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.685     ; 3.206      ;
; -4.949 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[0]  ; ADC_FIFO:inst4|rd_enable           ; NOE                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.685     ; 3.205      ;
; -4.948 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[0]  ; ADC_FIFO:inst4|wr_enable           ; NOE                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.685     ; 3.204      ;
; -4.915 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[6]                                                   ; ADC_FIFO:inst4|current_state.START ; NOE                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.686     ; 3.170      ;
; -4.873 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[5]                                                   ; ADC_FIFO:inst4|current_state.START ; NOE                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.686     ; 3.128      ;
; -4.848 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[5]  ; ADC_FIFO:inst4|current_state.START ; NOE                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.686     ; 3.103      ;
; -4.819 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[6]  ; ADC_FIFO:inst4|current_state.START ; NOE                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.686     ; 3.074      ;
; -4.793 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[7]  ; ADC_FIFO:inst4|current_state.START ; NOE                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.685     ; 3.049      ;
; -4.748 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[0]                                                   ; ADC_FIFO:inst4|current_state.START ; NOE                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.685     ; 3.004      ;
; -4.712 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[3]  ; ADC_FIFO:inst4|current_state.START ; NOE                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.685     ; 2.968      ;
; -4.703 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[7]                                                   ; ADC_FIFO:inst4|current_state.START ; NOE                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.686     ; 2.958      ;
; -4.503 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[2]                                                   ; ADC_FIFO:inst4|current_state.START ; NOE                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.686     ; 2.758      ;
; -4.431 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[1]                                                   ; ADC_FIFO:inst4|current_state.START ; NOE                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.685     ; 2.687      ;
; -4.431 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[3]                                                   ; ADC_FIFO:inst4|current_state.START ; NOE                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.685     ; 2.687      ;
; -4.415 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[4]  ; ADC_FIFO:inst4|current_state.START ; NOE                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.685     ; 2.671      ;
; -4.407 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[2]  ; ADC_FIFO:inst4|current_state.START ; NOE                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.686     ; 2.662      ;
; -4.337 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[1]  ; ADC_FIFO:inst4|current_state.START ; NOE                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.685     ; 2.593      ;
; -4.335 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[0]  ; ADC_FIFO:inst4|current_state.START ; NOE                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.685     ; 2.591      ;
; 5.215  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[3]                                                   ; ADC_FIFO:inst4|rd_enable           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.184     ; 4.602      ;
; 5.216  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[3]                                                   ; ADC_FIFO:inst4|wr_enable           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.184     ; 4.601      ;
; 5.404  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[0]                                                   ; ADC_FIFO:inst4|rd_enable           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.183     ; 4.414      ;
; 5.405  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[0]                                                   ; ADC_FIFO:inst4|wr_enable           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.183     ; 4.413      ;
; 5.684  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[5]                                                   ; ADC_FIFO:inst4|rd_enable           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.188     ; 4.129      ;
; 5.685  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[5]                                                   ; ADC_FIFO:inst4|wr_enable           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.188     ; 4.128      ;
; 5.729  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[2]                                                   ; ADC_FIFO:inst4|rd_enable           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.182     ; 4.090      ;
; 5.730  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[2]                                                   ; ADC_FIFO:inst4|wr_enable           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.182     ; 4.089      ;
; 5.778  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[0]  ; ADC_FIFO:inst4|rd_enable           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.183     ; 4.040      ;
; 5.779  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[0]  ; ADC_FIFO:inst4|wr_enable           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.183     ; 4.039      ;
; 5.813  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[6]                                                   ; ADC_FIFO:inst4|rd_enable           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.183     ; 4.005      ;
; 5.815  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[6]                                                   ; ADC_FIFO:inst4|wr_enable           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.183     ; 4.003      ;
; 5.829  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[3]                                                   ; ADC_FIFO:inst4|current_state.START ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.184     ; 3.988      ;
; 5.849  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[3]  ; ADC_FIFO:inst4|rd_enable           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.183     ; 3.969      ;
; 5.850  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[3]  ; ADC_FIFO:inst4|wr_enable           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.183     ; 3.968      ;
; 5.863  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[9]                                                   ; ADC_FIFO:inst4|rd_enable           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.183     ; 3.955      ;
; 5.865  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[9]                                                   ; ADC_FIFO:inst4|wr_enable           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.183     ; 3.953      ;
; 6.001  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[7]                                                   ; ADC_FIFO:inst4|rd_enable           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.188     ; 3.812      ;
; 6.002  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[7]                                                   ; ADC_FIFO:inst4|wr_enable           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.188     ; 3.811      ;
; 6.018  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[0]                                                   ; ADC_FIFO:inst4|current_state.START ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.183     ; 3.800      ;
; 6.030  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[4]                                                   ; ADC_FIFO:inst4|rd_enable           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.188     ; 3.783      ;
; 6.031  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[4]                                                   ; ADC_FIFO:inst4|wr_enable           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.188     ; 3.782      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'NOE'                                                                                                                                                                                                    ;
+--------+-------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node               ; To Node                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -5.561 ; SAVE_ADDR:inst|ADDR[2]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a8                    ; NADV         ; NOE         ; 1.000        ; -0.005     ; 6.547      ;
; -5.553 ; SAVE_ADDR:inst|ADDR[3]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a8                    ; NADV         ; NOE         ; 1.000        ; -0.005     ; 6.539      ;
; -5.443 ; SAVE_ADDR:inst|ADDR[2]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a5                    ; NADV         ; NOE         ; 1.000        ; -0.002     ; 6.432      ;
; -5.435 ; SAVE_ADDR:inst|ADDR[3]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a5                    ; NADV         ; NOE         ; 1.000        ; -0.002     ; 6.424      ;
; -5.434 ; SAVE_ADDR:inst|ADDR[2]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a11                   ; NADV         ; NOE         ; 1.000        ; -0.007     ; 6.418      ;
; -5.431 ; SAVE_ADDR:inst|ADDR[2]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a12                   ; NADV         ; NOE         ; 1.000        ; -0.007     ; 6.415      ;
; -5.426 ; SAVE_ADDR:inst|ADDR[3]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a11                   ; NADV         ; NOE         ; 1.000        ; -0.007     ; 6.410      ;
; -5.423 ; SAVE_ADDR:inst|ADDR[3]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a12                   ; NADV         ; NOE         ; 1.000        ; -0.007     ; 6.407      ;
; -5.405 ; SAVE_ADDR:inst|ADDR[2]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a9                    ; NADV         ; NOE         ; 1.000        ; -0.006     ; 6.390      ;
; -5.405 ; SAVE_ADDR:inst|ADDR[2]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a10                   ; NADV         ; NOE         ; 1.000        ; -0.006     ; 6.390      ;
; -5.397 ; SAVE_ADDR:inst|ADDR[3]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a9                    ; NADV         ; NOE         ; 1.000        ; -0.006     ; 6.382      ;
; -5.397 ; SAVE_ADDR:inst|ADDR[3]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a10                   ; NADV         ; NOE         ; 1.000        ; -0.006     ; 6.382      ;
; -5.262 ; SAVE_ADDR:inst|ADDR[13] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a8                    ; NADV         ; NOE         ; 1.000        ; 0.001      ; 6.254      ;
; -5.252 ; SAVE_ADDR:inst|ADDR[14] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a8                    ; NADV         ; NOE         ; 1.000        ; 0.001      ; 6.244      ;
; -5.244 ; SAVE_ADDR:inst|ADDR[6]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a8                    ; NADV         ; NOE         ; 1.000        ; 0.001      ; 6.236      ;
; -5.218 ; SAVE_ADDR:inst|ADDR[2]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a6                    ; NADV         ; NOE         ; 1.000        ; -0.005     ; 6.204      ;
; -5.218 ; SAVE_ADDR:inst|ADDR[5]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a8                    ; NADV         ; NOE         ; 1.000        ; -0.005     ; 6.204      ;
; -5.211 ; SAVE_ADDR:inst|ADDR[8]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a8                    ; NADV         ; NOE         ; 1.000        ; 0.001      ; 6.203      ;
; -5.210 ; SAVE_ADDR:inst|ADDR[3]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a6                    ; NADV         ; NOE         ; 1.000        ; -0.005     ; 6.196      ;
; -5.209 ; SAVE_ADDR:inst|ADDR[2]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a7                    ; NADV         ; NOE         ; 1.000        ; -0.006     ; 6.194      ;
; -5.201 ; SAVE_ADDR:inst|ADDR[3]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a7                    ; NADV         ; NOE         ; 1.000        ; -0.006     ; 6.186      ;
; -5.186 ; SAVE_ADDR:inst|ADDR[2]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a3                    ; NADV         ; NOE         ; 1.000        ; -0.002     ; 6.175      ;
; -5.178 ; SAVE_ADDR:inst|ADDR[3]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a3                    ; NADV         ; NOE         ; 1.000        ; -0.002     ; 6.167      ;
; -5.145 ; SAVE_ADDR:inst|ADDR[2]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a4                    ; NADV         ; NOE         ; 1.000        ; -0.005     ; 6.131      ;
; -5.144 ; SAVE_ADDR:inst|ADDR[13] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a5                    ; NADV         ; NOE         ; 1.000        ; 0.004      ; 6.139      ;
; -5.142 ; SAVE_ADDR:inst|ADDR[2]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a2                    ; NADV         ; NOE         ; 1.000        ; -0.002     ; 6.131      ;
; -5.137 ; SAVE_ADDR:inst|ADDR[3]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a4                    ; NADV         ; NOE         ; 1.000        ; -0.005     ; 6.123      ;
; -5.135 ; SAVE_ADDR:inst|ADDR[13] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a11                   ; NADV         ; NOE         ; 1.000        ; -0.001     ; 6.125      ;
; -5.134 ; SAVE_ADDR:inst|ADDR[14] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a5                    ; NADV         ; NOE         ; 1.000        ; 0.004      ; 6.129      ;
; -5.134 ; SAVE_ADDR:inst|ADDR[3]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a2                    ; NADV         ; NOE         ; 1.000        ; -0.002     ; 6.123      ;
; -5.132 ; SAVE_ADDR:inst|ADDR[13] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a12                   ; NADV         ; NOE         ; 1.000        ; -0.001     ; 6.122      ;
; -5.126 ; SAVE_ADDR:inst|ADDR[6]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a5                    ; NADV         ; NOE         ; 1.000        ; 0.004      ; 6.121      ;
; -5.125 ; SAVE_ADDR:inst|ADDR[14] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a11                   ; NADV         ; NOE         ; 1.000        ; -0.001     ; 6.115      ;
; -5.122 ; SAVE_ADDR:inst|ADDR[14] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a12                   ; NADV         ; NOE         ; 1.000        ; -0.001     ; 6.112      ;
; -5.117 ; SAVE_ADDR:inst|ADDR[4]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a8                    ; NADV         ; NOE         ; 1.000        ; -0.005     ; 6.103      ;
; -5.117 ; SAVE_ADDR:inst|ADDR[6]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a11                   ; NADV         ; NOE         ; 1.000        ; -0.001     ; 6.107      ;
; -5.114 ; SAVE_ADDR:inst|ADDR[6]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a12                   ; NADV         ; NOE         ; 1.000        ; -0.001     ; 6.104      ;
; -5.106 ; SAVE_ADDR:inst|ADDR[13] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a9                    ; NADV         ; NOE         ; 1.000        ; 0.000      ; 6.097      ;
; -5.106 ; SAVE_ADDR:inst|ADDR[13] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a10                   ; NADV         ; NOE         ; 1.000        ; 0.000      ; 6.097      ;
; -5.100 ; SAVE_ADDR:inst|ADDR[5]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a5                    ; NADV         ; NOE         ; 1.000        ; -0.002     ; 6.089      ;
; -5.096 ; SAVE_ADDR:inst|ADDR[14] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a9                    ; NADV         ; NOE         ; 1.000        ; 0.000      ; 6.087      ;
; -5.096 ; SAVE_ADDR:inst|ADDR[14] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a10                   ; NADV         ; NOE         ; 1.000        ; 0.000      ; 6.087      ;
; -5.093 ; SAVE_ADDR:inst|ADDR[8]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a5                    ; NADV         ; NOE         ; 1.000        ; 0.004      ; 6.088      ;
; -5.091 ; SAVE_ADDR:inst|ADDR[5]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a11                   ; NADV         ; NOE         ; 1.000        ; -0.007     ; 6.075      ;
; -5.088 ; SAVE_ADDR:inst|ADDR[5]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a12                   ; NADV         ; NOE         ; 1.000        ; -0.007     ; 6.072      ;
; -5.088 ; SAVE_ADDR:inst|ADDR[6]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a9                    ; NADV         ; NOE         ; 1.000        ; 0.000      ; 6.079      ;
; -5.088 ; SAVE_ADDR:inst|ADDR[6]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a10                   ; NADV         ; NOE         ; 1.000        ; 0.000      ; 6.079      ;
; -5.084 ; SAVE_ADDR:inst|ADDR[8]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a11                   ; NADV         ; NOE         ; 1.000        ; -0.001     ; 6.074      ;
; -5.081 ; SAVE_ADDR:inst|ADDR[17] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a8                    ; NADV         ; NOE         ; 1.000        ; 0.001      ; 6.073      ;
; -5.081 ; SAVE_ADDR:inst|ADDR[8]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a12                   ; NADV         ; NOE         ; 1.000        ; -0.001     ; 6.071      ;
; -5.062 ; SAVE_ADDR:inst|ADDR[5]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a9                    ; NADV         ; NOE         ; 1.000        ; -0.006     ; 6.047      ;
; -5.062 ; SAVE_ADDR:inst|ADDR[5]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a10                   ; NADV         ; NOE         ; 1.000        ; -0.006     ; 6.047      ;
; -5.055 ; SAVE_ADDR:inst|ADDR[8]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a9                    ; NADV         ; NOE         ; 1.000        ; 0.000      ; 6.046      ;
; -5.055 ; SAVE_ADDR:inst|ADDR[8]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a10                   ; NADV         ; NOE         ; 1.000        ; 0.000      ; 6.046      ;
; -5.017 ; SAVE_ADDR:inst|ADDR[2]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[3]                           ; NADV         ; NOE         ; 1.000        ; 0.312      ; 6.235      ;
; -5.017 ; SAVE_ADDR:inst|ADDR[2]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[2]                           ; NADV         ; NOE         ; 1.000        ; 0.312      ; 6.235      ;
; -5.014 ; SAVE_ADDR:inst|ADDR[2]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[1]                           ; NADV         ; NOE         ; 1.000        ; 0.311      ; 6.231      ;
; -5.014 ; SAVE_ADDR:inst|ADDR[2]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[0]                           ; NADV         ; NOE         ; 1.000        ; 0.311      ; 6.231      ;
; -5.009 ; SAVE_ADDR:inst|ADDR[3]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[3]                           ; NADV         ; NOE         ; 1.000        ; 0.312      ; 6.227      ;
; -5.009 ; SAVE_ADDR:inst|ADDR[3]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[2]                           ; NADV         ; NOE         ; 1.000        ; 0.312      ; 6.227      ;
; -5.006 ; SAVE_ADDR:inst|ADDR[3]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[1]                           ; NADV         ; NOE         ; 1.000        ; 0.311      ; 6.223      ;
; -5.006 ; SAVE_ADDR:inst|ADDR[3]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[0]                           ; NADV         ; NOE         ; 1.000        ; 0.311      ; 6.223      ;
; -4.999 ; SAVE_ADDR:inst|ADDR[4]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a5                    ; NADV         ; NOE         ; 1.000        ; -0.002     ; 5.988      ;
; -4.997 ; SAVE_ADDR:inst|ADDR[16] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a8                    ; NADV         ; NOE         ; 1.000        ; 0.001      ; 5.989      ;
; -4.990 ; SAVE_ADDR:inst|ADDR[4]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a11                   ; NADV         ; NOE         ; 1.000        ; -0.007     ; 5.974      ;
; -4.987 ; SAVE_ADDR:inst|ADDR[4]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a12                   ; NADV         ; NOE         ; 1.000        ; -0.007     ; 5.971      ;
; -4.963 ; SAVE_ADDR:inst|ADDR[17] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a5                    ; NADV         ; NOE         ; 1.000        ; 0.004      ; 5.958      ;
; -4.961 ; SAVE_ADDR:inst|ADDR[4]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a9                    ; NADV         ; NOE         ; 1.000        ; -0.006     ; 5.946      ;
; -4.961 ; SAVE_ADDR:inst|ADDR[4]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a10                   ; NADV         ; NOE         ; 1.000        ; -0.006     ; 5.946      ;
; -4.959 ; SAVE_ADDR:inst|ADDR[2]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a1                    ; NADV         ; NOE         ; 1.000        ; -0.002     ; 5.948      ;
; -4.954 ; SAVE_ADDR:inst|ADDR[17] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a11                   ; NADV         ; NOE         ; 1.000        ; -0.001     ; 5.944      ;
; -4.951 ; SAVE_ADDR:inst|ADDR[17] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a12                   ; NADV         ; NOE         ; 1.000        ; -0.001     ; 5.941      ;
; -4.951 ; SAVE_ADDR:inst|ADDR[3]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a1                    ; NADV         ; NOE         ; 1.000        ; -0.002     ; 5.940      ;
; -4.936 ; SAVE_ADDR:inst|ADDR[2]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a0                    ; NADV         ; NOE         ; 1.000        ; -0.002     ; 5.925      ;
; -4.935 ; SAVE_ADDR:inst|ADDR[15] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a8                    ; NADV         ; NOE         ; 1.000        ; 0.001      ; 5.927      ;
; -4.931 ; SAVE_ADDR:inst|ADDR[1]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a8                    ; NADV         ; NOE         ; 1.000        ; -0.005     ; 5.917      ;
; -4.928 ; SAVE_ADDR:inst|ADDR[3]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a0                    ; NADV         ; NOE         ; 1.000        ; -0.002     ; 5.917      ;
; -4.925 ; SAVE_ADDR:inst|ADDR[17] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a9                    ; NADV         ; NOE         ; 1.000        ; 0.000      ; 5.916      ;
; -4.925 ; SAVE_ADDR:inst|ADDR[17] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a10                   ; NADV         ; NOE         ; 1.000        ; 0.000      ; 5.916      ;
; -4.919 ; SAVE_ADDR:inst|ADDR[13] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a6                    ; NADV         ; NOE         ; 1.000        ; 0.001      ; 5.911      ;
; -4.914 ; SAVE_ADDR:inst|ADDR[2]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a6~portb_address_reg0 ; NADV         ; NOE         ; 1.000        ; 0.318      ; 6.270      ;
; -4.910 ; SAVE_ADDR:inst|ADDR[13] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a7                    ; NADV         ; NOE         ; 1.000        ; 0.000      ; 5.901      ;
; -4.909 ; SAVE_ADDR:inst|ADDR[14] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a6                    ; NADV         ; NOE         ; 1.000        ; 0.001      ; 5.901      ;
; -4.908 ; SAVE_ADDR:inst|ADDR[2]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~portb_address_reg0 ; NADV         ; NOE         ; 1.000        ; 0.318      ; 6.264      ;
; -4.908 ; SAVE_ADDR:inst|ADDR[12] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a8                    ; NADV         ; NOE         ; 1.000        ; 0.001      ; 5.900      ;
; -4.906 ; SAVE_ADDR:inst|ADDR[3]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a6~portb_address_reg0 ; NADV         ; NOE         ; 1.000        ; 0.318      ; 6.262      ;
; -4.903 ; SAVE_ADDR:inst|ADDR[2]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a4~portb_address_reg0 ; NADV         ; NOE         ; 1.000        ; 0.320      ; 6.261      ;
; -4.902 ; SAVE_ADDR:inst|ADDR[7]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a8                    ; NADV         ; NOE         ; 1.000        ; 0.001      ; 5.894      ;
; -4.901 ; SAVE_ADDR:inst|ADDR[6]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a6                    ; NADV         ; NOE         ; 1.000        ; 0.001      ; 5.893      ;
; -4.900 ; SAVE_ADDR:inst|ADDR[14] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a7                    ; NADV         ; NOE         ; 1.000        ; 0.000      ; 5.891      ;
; -4.900 ; SAVE_ADDR:inst|ADDR[3]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~portb_address_reg0 ; NADV         ; NOE         ; 1.000        ; 0.318      ; 6.256      ;
; -4.895 ; SAVE_ADDR:inst|ADDR[3]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a4~portb_address_reg0 ; NADV         ; NOE         ; 1.000        ; 0.320      ; 6.253      ;
; -4.892 ; SAVE_ADDR:inst|ADDR[6]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a7                    ; NADV         ; NOE         ; 1.000        ; 0.000      ; 5.883      ;
; -4.887 ; SAVE_ADDR:inst|ADDR[13] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a3                    ; NADV         ; NOE         ; 1.000        ; 0.004      ; 5.882      ;
; -4.879 ; SAVE_ADDR:inst|ADDR[16] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a5                    ; NADV         ; NOE         ; 1.000        ; 0.004      ; 5.874      ;
; -4.877 ; SAVE_ADDR:inst|ADDR[14] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a3                    ; NADV         ; NOE         ; 1.000        ; 0.004      ; 5.872      ;
; -4.875 ; SAVE_ADDR:inst|ADDR[5]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a6                    ; NADV         ; NOE         ; 1.000        ; -0.005     ; 5.861      ;
; -4.870 ; SAVE_ADDR:inst|ADDR[16] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a11                   ; NADV         ; NOE         ; 1.000        ; -0.001     ; 5.860      ;
; -4.869 ; SAVE_ADDR:inst|ADDR[6]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a3                    ; NADV         ; NOE         ; 1.000        ; 0.004      ; 5.864      ;
; -4.868 ; SAVE_ADDR:inst|ADDR[8]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a6                    ; NADV         ; NOE         ; 1.000        ; 0.001      ; 5.860      ;
+--------+-------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'NWE'                                                                                               ;
+--------+-------------------------+-------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node               ; To Node                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------+-------------------------+--------------+-------------+--------------+------------+------------+
; -3.340 ; SAVE_ADDR:inst|ADDR[2]  ; BUFF:inst6|DATA_OUT[0]  ; NADV         ; NWE         ; 1.000        ; -0.009     ; 4.322      ;
; -3.340 ; SAVE_ADDR:inst|ADDR[2]  ; BUFF:inst6|DATA_OUT[1]  ; NADV         ; NWE         ; 1.000        ; -0.009     ; 4.322      ;
; -3.340 ; SAVE_ADDR:inst|ADDR[2]  ; BUFF:inst6|DATA_OUT[2]  ; NADV         ; NWE         ; 1.000        ; -0.009     ; 4.322      ;
; -3.340 ; SAVE_ADDR:inst|ADDR[2]  ; BUFF:inst6|DATA_OUT[3]  ; NADV         ; NWE         ; 1.000        ; -0.009     ; 4.322      ;
; -3.340 ; SAVE_ADDR:inst|ADDR[2]  ; BUFF:inst6|DATA_OUT[4]  ; NADV         ; NWE         ; 1.000        ; -0.009     ; 4.322      ;
; -3.340 ; SAVE_ADDR:inst|ADDR[2]  ; BUFF:inst6|DATA_OUT[5]  ; NADV         ; NWE         ; 1.000        ; -0.009     ; 4.322      ;
; -3.340 ; SAVE_ADDR:inst|ADDR[2]  ; BUFF:inst6|DATA_OUT[6]  ; NADV         ; NWE         ; 1.000        ; -0.009     ; 4.322      ;
; -3.340 ; SAVE_ADDR:inst|ADDR[2]  ; BUFF:inst6|DATA_OUT[8]  ; NADV         ; NWE         ; 1.000        ; -0.009     ; 4.322      ;
; -3.340 ; SAVE_ADDR:inst|ADDR[2]  ; BUFF:inst6|DATA_OUT[9]  ; NADV         ; NWE         ; 1.000        ; -0.009     ; 4.322      ;
; -3.340 ; SAVE_ADDR:inst|ADDR[2]  ; BUFF:inst6|DATA_OUT[10] ; NADV         ; NWE         ; 1.000        ; -0.009     ; 4.322      ;
; -3.340 ; SAVE_ADDR:inst|ADDR[2]  ; BUFF:inst6|DATA_OUT[11] ; NADV         ; NWE         ; 1.000        ; -0.009     ; 4.322      ;
; -3.340 ; SAVE_ADDR:inst|ADDR[2]  ; BUFF:inst6|DATA_OUT[12] ; NADV         ; NWE         ; 1.000        ; -0.009     ; 4.322      ;
; -3.340 ; SAVE_ADDR:inst|ADDR[2]  ; BUFF:inst6|DATA_OUT[13] ; NADV         ; NWE         ; 1.000        ; -0.009     ; 4.322      ;
; -3.340 ; SAVE_ADDR:inst|ADDR[2]  ; BUFF:inst6|DATA_OUT[14] ; NADV         ; NWE         ; 1.000        ; -0.009     ; 4.322      ;
; -3.340 ; SAVE_ADDR:inst|ADDR[2]  ; BUFF:inst6|DATA_OUT[15] ; NADV         ; NWE         ; 1.000        ; -0.009     ; 4.322      ;
; -3.332 ; SAVE_ADDR:inst|ADDR[3]  ; BUFF:inst6|DATA_OUT[0]  ; NADV         ; NWE         ; 1.000        ; -0.009     ; 4.314      ;
; -3.332 ; SAVE_ADDR:inst|ADDR[3]  ; BUFF:inst6|DATA_OUT[1]  ; NADV         ; NWE         ; 1.000        ; -0.009     ; 4.314      ;
; -3.332 ; SAVE_ADDR:inst|ADDR[3]  ; BUFF:inst6|DATA_OUT[2]  ; NADV         ; NWE         ; 1.000        ; -0.009     ; 4.314      ;
; -3.332 ; SAVE_ADDR:inst|ADDR[3]  ; BUFF:inst6|DATA_OUT[3]  ; NADV         ; NWE         ; 1.000        ; -0.009     ; 4.314      ;
; -3.332 ; SAVE_ADDR:inst|ADDR[3]  ; BUFF:inst6|DATA_OUT[4]  ; NADV         ; NWE         ; 1.000        ; -0.009     ; 4.314      ;
; -3.332 ; SAVE_ADDR:inst|ADDR[3]  ; BUFF:inst6|DATA_OUT[5]  ; NADV         ; NWE         ; 1.000        ; -0.009     ; 4.314      ;
; -3.332 ; SAVE_ADDR:inst|ADDR[3]  ; BUFF:inst6|DATA_OUT[6]  ; NADV         ; NWE         ; 1.000        ; -0.009     ; 4.314      ;
; -3.332 ; SAVE_ADDR:inst|ADDR[3]  ; BUFF:inst6|DATA_OUT[8]  ; NADV         ; NWE         ; 1.000        ; -0.009     ; 4.314      ;
; -3.332 ; SAVE_ADDR:inst|ADDR[3]  ; BUFF:inst6|DATA_OUT[9]  ; NADV         ; NWE         ; 1.000        ; -0.009     ; 4.314      ;
; -3.332 ; SAVE_ADDR:inst|ADDR[3]  ; BUFF:inst6|DATA_OUT[10] ; NADV         ; NWE         ; 1.000        ; -0.009     ; 4.314      ;
; -3.332 ; SAVE_ADDR:inst|ADDR[3]  ; BUFF:inst6|DATA_OUT[11] ; NADV         ; NWE         ; 1.000        ; -0.009     ; 4.314      ;
; -3.332 ; SAVE_ADDR:inst|ADDR[3]  ; BUFF:inst6|DATA_OUT[12] ; NADV         ; NWE         ; 1.000        ; -0.009     ; 4.314      ;
; -3.332 ; SAVE_ADDR:inst|ADDR[3]  ; BUFF:inst6|DATA_OUT[13] ; NADV         ; NWE         ; 1.000        ; -0.009     ; 4.314      ;
; -3.332 ; SAVE_ADDR:inst|ADDR[3]  ; BUFF:inst6|DATA_OUT[14] ; NADV         ; NWE         ; 1.000        ; -0.009     ; 4.314      ;
; -3.332 ; SAVE_ADDR:inst|ADDR[3]  ; BUFF:inst6|DATA_OUT[15] ; NADV         ; NWE         ; 1.000        ; -0.009     ; 4.314      ;
; -3.041 ; SAVE_ADDR:inst|ADDR[13] ; BUFF:inst6|DATA_OUT[0]  ; NADV         ; NWE         ; 1.000        ; -0.003     ; 4.029      ;
; -3.041 ; SAVE_ADDR:inst|ADDR[13] ; BUFF:inst6|DATA_OUT[1]  ; NADV         ; NWE         ; 1.000        ; -0.003     ; 4.029      ;
; -3.041 ; SAVE_ADDR:inst|ADDR[13] ; BUFF:inst6|DATA_OUT[2]  ; NADV         ; NWE         ; 1.000        ; -0.003     ; 4.029      ;
; -3.041 ; SAVE_ADDR:inst|ADDR[13] ; BUFF:inst6|DATA_OUT[3]  ; NADV         ; NWE         ; 1.000        ; -0.003     ; 4.029      ;
; -3.041 ; SAVE_ADDR:inst|ADDR[13] ; BUFF:inst6|DATA_OUT[4]  ; NADV         ; NWE         ; 1.000        ; -0.003     ; 4.029      ;
; -3.041 ; SAVE_ADDR:inst|ADDR[13] ; BUFF:inst6|DATA_OUT[5]  ; NADV         ; NWE         ; 1.000        ; -0.003     ; 4.029      ;
; -3.041 ; SAVE_ADDR:inst|ADDR[13] ; BUFF:inst6|DATA_OUT[6]  ; NADV         ; NWE         ; 1.000        ; -0.003     ; 4.029      ;
; -3.041 ; SAVE_ADDR:inst|ADDR[13] ; BUFF:inst6|DATA_OUT[8]  ; NADV         ; NWE         ; 1.000        ; -0.003     ; 4.029      ;
; -3.041 ; SAVE_ADDR:inst|ADDR[13] ; BUFF:inst6|DATA_OUT[9]  ; NADV         ; NWE         ; 1.000        ; -0.003     ; 4.029      ;
; -3.041 ; SAVE_ADDR:inst|ADDR[13] ; BUFF:inst6|DATA_OUT[10] ; NADV         ; NWE         ; 1.000        ; -0.003     ; 4.029      ;
; -3.041 ; SAVE_ADDR:inst|ADDR[13] ; BUFF:inst6|DATA_OUT[11] ; NADV         ; NWE         ; 1.000        ; -0.003     ; 4.029      ;
; -3.041 ; SAVE_ADDR:inst|ADDR[13] ; BUFF:inst6|DATA_OUT[12] ; NADV         ; NWE         ; 1.000        ; -0.003     ; 4.029      ;
; -3.041 ; SAVE_ADDR:inst|ADDR[13] ; BUFF:inst6|DATA_OUT[13] ; NADV         ; NWE         ; 1.000        ; -0.003     ; 4.029      ;
; -3.041 ; SAVE_ADDR:inst|ADDR[13] ; BUFF:inst6|DATA_OUT[14] ; NADV         ; NWE         ; 1.000        ; -0.003     ; 4.029      ;
; -3.041 ; SAVE_ADDR:inst|ADDR[13] ; BUFF:inst6|DATA_OUT[15] ; NADV         ; NWE         ; 1.000        ; -0.003     ; 4.029      ;
; -3.037 ; SAVE_ADDR:inst|ADDR[2]  ; BUFF:inst6|DATA_OUT[7]  ; NADV         ; NWE         ; 1.000        ; -0.014     ; 4.014      ;
; -3.031 ; SAVE_ADDR:inst|ADDR[14] ; BUFF:inst6|DATA_OUT[0]  ; NADV         ; NWE         ; 1.000        ; -0.003     ; 4.019      ;
; -3.031 ; SAVE_ADDR:inst|ADDR[14] ; BUFF:inst6|DATA_OUT[1]  ; NADV         ; NWE         ; 1.000        ; -0.003     ; 4.019      ;
; -3.031 ; SAVE_ADDR:inst|ADDR[14] ; BUFF:inst6|DATA_OUT[2]  ; NADV         ; NWE         ; 1.000        ; -0.003     ; 4.019      ;
; -3.031 ; SAVE_ADDR:inst|ADDR[14] ; BUFF:inst6|DATA_OUT[3]  ; NADV         ; NWE         ; 1.000        ; -0.003     ; 4.019      ;
; -3.031 ; SAVE_ADDR:inst|ADDR[14] ; BUFF:inst6|DATA_OUT[4]  ; NADV         ; NWE         ; 1.000        ; -0.003     ; 4.019      ;
; -3.031 ; SAVE_ADDR:inst|ADDR[14] ; BUFF:inst6|DATA_OUT[5]  ; NADV         ; NWE         ; 1.000        ; -0.003     ; 4.019      ;
; -3.031 ; SAVE_ADDR:inst|ADDR[14] ; BUFF:inst6|DATA_OUT[6]  ; NADV         ; NWE         ; 1.000        ; -0.003     ; 4.019      ;
; -3.031 ; SAVE_ADDR:inst|ADDR[14] ; BUFF:inst6|DATA_OUT[8]  ; NADV         ; NWE         ; 1.000        ; -0.003     ; 4.019      ;
; -3.031 ; SAVE_ADDR:inst|ADDR[14] ; BUFF:inst6|DATA_OUT[9]  ; NADV         ; NWE         ; 1.000        ; -0.003     ; 4.019      ;
; -3.031 ; SAVE_ADDR:inst|ADDR[14] ; BUFF:inst6|DATA_OUT[10] ; NADV         ; NWE         ; 1.000        ; -0.003     ; 4.019      ;
; -3.031 ; SAVE_ADDR:inst|ADDR[14] ; BUFF:inst6|DATA_OUT[11] ; NADV         ; NWE         ; 1.000        ; -0.003     ; 4.019      ;
; -3.031 ; SAVE_ADDR:inst|ADDR[14] ; BUFF:inst6|DATA_OUT[12] ; NADV         ; NWE         ; 1.000        ; -0.003     ; 4.019      ;
; -3.031 ; SAVE_ADDR:inst|ADDR[14] ; BUFF:inst6|DATA_OUT[13] ; NADV         ; NWE         ; 1.000        ; -0.003     ; 4.019      ;
; -3.031 ; SAVE_ADDR:inst|ADDR[14] ; BUFF:inst6|DATA_OUT[14] ; NADV         ; NWE         ; 1.000        ; -0.003     ; 4.019      ;
; -3.031 ; SAVE_ADDR:inst|ADDR[14] ; BUFF:inst6|DATA_OUT[15] ; NADV         ; NWE         ; 1.000        ; -0.003     ; 4.019      ;
; -3.030 ; SAVE_ADDR:inst|ADDR[2]  ; BUFF:inst5|DATA_OUT[15] ; NADV         ; NWE         ; 1.000        ; -0.009     ; 4.012      ;
; -3.029 ; SAVE_ADDR:inst|ADDR[3]  ; BUFF:inst6|DATA_OUT[7]  ; NADV         ; NWE         ; 1.000        ; -0.014     ; 4.006      ;
; -3.023 ; SAVE_ADDR:inst|ADDR[6]  ; BUFF:inst6|DATA_OUT[0]  ; NADV         ; NWE         ; 1.000        ; -0.003     ; 4.011      ;
; -3.023 ; SAVE_ADDR:inst|ADDR[6]  ; BUFF:inst6|DATA_OUT[1]  ; NADV         ; NWE         ; 1.000        ; -0.003     ; 4.011      ;
; -3.023 ; SAVE_ADDR:inst|ADDR[6]  ; BUFF:inst6|DATA_OUT[2]  ; NADV         ; NWE         ; 1.000        ; -0.003     ; 4.011      ;
; -3.023 ; SAVE_ADDR:inst|ADDR[6]  ; BUFF:inst6|DATA_OUT[3]  ; NADV         ; NWE         ; 1.000        ; -0.003     ; 4.011      ;
; -3.023 ; SAVE_ADDR:inst|ADDR[6]  ; BUFF:inst6|DATA_OUT[4]  ; NADV         ; NWE         ; 1.000        ; -0.003     ; 4.011      ;
; -3.023 ; SAVE_ADDR:inst|ADDR[6]  ; BUFF:inst6|DATA_OUT[5]  ; NADV         ; NWE         ; 1.000        ; -0.003     ; 4.011      ;
; -3.023 ; SAVE_ADDR:inst|ADDR[6]  ; BUFF:inst6|DATA_OUT[6]  ; NADV         ; NWE         ; 1.000        ; -0.003     ; 4.011      ;
; -3.023 ; SAVE_ADDR:inst|ADDR[6]  ; BUFF:inst6|DATA_OUT[8]  ; NADV         ; NWE         ; 1.000        ; -0.003     ; 4.011      ;
; -3.023 ; SAVE_ADDR:inst|ADDR[6]  ; BUFF:inst6|DATA_OUT[9]  ; NADV         ; NWE         ; 1.000        ; -0.003     ; 4.011      ;
; -3.023 ; SAVE_ADDR:inst|ADDR[6]  ; BUFF:inst6|DATA_OUT[10] ; NADV         ; NWE         ; 1.000        ; -0.003     ; 4.011      ;
; -3.023 ; SAVE_ADDR:inst|ADDR[6]  ; BUFF:inst6|DATA_OUT[11] ; NADV         ; NWE         ; 1.000        ; -0.003     ; 4.011      ;
; -3.023 ; SAVE_ADDR:inst|ADDR[6]  ; BUFF:inst6|DATA_OUT[12] ; NADV         ; NWE         ; 1.000        ; -0.003     ; 4.011      ;
; -3.023 ; SAVE_ADDR:inst|ADDR[6]  ; BUFF:inst6|DATA_OUT[13] ; NADV         ; NWE         ; 1.000        ; -0.003     ; 4.011      ;
; -3.023 ; SAVE_ADDR:inst|ADDR[6]  ; BUFF:inst6|DATA_OUT[14] ; NADV         ; NWE         ; 1.000        ; -0.003     ; 4.011      ;
; -3.023 ; SAVE_ADDR:inst|ADDR[6]  ; BUFF:inst6|DATA_OUT[15] ; NADV         ; NWE         ; 1.000        ; -0.003     ; 4.011      ;
; -3.022 ; SAVE_ADDR:inst|ADDR[3]  ; BUFF:inst5|DATA_OUT[15] ; NADV         ; NWE         ; 1.000        ; -0.009     ; 4.004      ;
; -2.997 ; SAVE_ADDR:inst|ADDR[5]  ; BUFF:inst6|DATA_OUT[0]  ; NADV         ; NWE         ; 1.000        ; -0.009     ; 3.979      ;
; -2.997 ; SAVE_ADDR:inst|ADDR[5]  ; BUFF:inst6|DATA_OUT[1]  ; NADV         ; NWE         ; 1.000        ; -0.009     ; 3.979      ;
; -2.997 ; SAVE_ADDR:inst|ADDR[5]  ; BUFF:inst6|DATA_OUT[2]  ; NADV         ; NWE         ; 1.000        ; -0.009     ; 3.979      ;
; -2.997 ; SAVE_ADDR:inst|ADDR[5]  ; BUFF:inst6|DATA_OUT[3]  ; NADV         ; NWE         ; 1.000        ; -0.009     ; 3.979      ;
; -2.997 ; SAVE_ADDR:inst|ADDR[5]  ; BUFF:inst6|DATA_OUT[4]  ; NADV         ; NWE         ; 1.000        ; -0.009     ; 3.979      ;
; -2.997 ; SAVE_ADDR:inst|ADDR[5]  ; BUFF:inst6|DATA_OUT[5]  ; NADV         ; NWE         ; 1.000        ; -0.009     ; 3.979      ;
; -2.997 ; SAVE_ADDR:inst|ADDR[5]  ; BUFF:inst6|DATA_OUT[6]  ; NADV         ; NWE         ; 1.000        ; -0.009     ; 3.979      ;
; -2.997 ; SAVE_ADDR:inst|ADDR[5]  ; BUFF:inst6|DATA_OUT[8]  ; NADV         ; NWE         ; 1.000        ; -0.009     ; 3.979      ;
; -2.997 ; SAVE_ADDR:inst|ADDR[5]  ; BUFF:inst6|DATA_OUT[9]  ; NADV         ; NWE         ; 1.000        ; -0.009     ; 3.979      ;
; -2.997 ; SAVE_ADDR:inst|ADDR[5]  ; BUFF:inst6|DATA_OUT[10] ; NADV         ; NWE         ; 1.000        ; -0.009     ; 3.979      ;
; -2.997 ; SAVE_ADDR:inst|ADDR[5]  ; BUFF:inst6|DATA_OUT[11] ; NADV         ; NWE         ; 1.000        ; -0.009     ; 3.979      ;
; -2.997 ; SAVE_ADDR:inst|ADDR[5]  ; BUFF:inst6|DATA_OUT[12] ; NADV         ; NWE         ; 1.000        ; -0.009     ; 3.979      ;
; -2.997 ; SAVE_ADDR:inst|ADDR[5]  ; BUFF:inst6|DATA_OUT[13] ; NADV         ; NWE         ; 1.000        ; -0.009     ; 3.979      ;
; -2.997 ; SAVE_ADDR:inst|ADDR[5]  ; BUFF:inst6|DATA_OUT[14] ; NADV         ; NWE         ; 1.000        ; -0.009     ; 3.979      ;
; -2.997 ; SAVE_ADDR:inst|ADDR[5]  ; BUFF:inst6|DATA_OUT[15] ; NADV         ; NWE         ; 1.000        ; -0.009     ; 3.979      ;
; -2.990 ; SAVE_ADDR:inst|ADDR[8]  ; BUFF:inst6|DATA_OUT[0]  ; NADV         ; NWE         ; 1.000        ; -0.003     ; 3.978      ;
; -2.990 ; SAVE_ADDR:inst|ADDR[8]  ; BUFF:inst6|DATA_OUT[1]  ; NADV         ; NWE         ; 1.000        ; -0.003     ; 3.978      ;
; -2.990 ; SAVE_ADDR:inst|ADDR[8]  ; BUFF:inst6|DATA_OUT[2]  ; NADV         ; NWE         ; 1.000        ; -0.003     ; 3.978      ;
; -2.990 ; SAVE_ADDR:inst|ADDR[8]  ; BUFF:inst6|DATA_OUT[3]  ; NADV         ; NWE         ; 1.000        ; -0.003     ; 3.978      ;
; -2.990 ; SAVE_ADDR:inst|ADDR[8]  ; BUFF:inst6|DATA_OUT[4]  ; NADV         ; NWE         ; 1.000        ; -0.003     ; 3.978      ;
; -2.990 ; SAVE_ADDR:inst|ADDR[8]  ; BUFF:inst6|DATA_OUT[5]  ; NADV         ; NWE         ; 1.000        ; -0.003     ; 3.978      ;
+--------+-------------------------+-------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk'                                                                                               ;
+--------+-------------------------+-------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node               ; To Node                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------+-------------------------+--------------+-------------+--------------+------------+------------+
; -3.338 ; BUFF:inst5|DATA_OUT[0]  ; phase_acc:inst3|acc[31] ; NWE          ; clk         ; 1.000        ; -0.095     ; 4.224      ;
; -3.302 ; BUFF:inst5|DATA_OUT[1]  ; phase_acc:inst3|acc[30] ; NWE          ; clk         ; 1.000        ; -0.095     ; 4.188      ;
; -3.272 ; BUFF:inst5|DATA_OUT[1]  ; phase_acc:inst3|acc[31] ; NWE          ; clk         ; 1.000        ; -0.095     ; 4.158      ;
; -3.202 ; BUFF:inst5|DATA_OUT[2]  ; phase_acc:inst3|acc[31] ; NWE          ; clk         ; 1.000        ; -0.095     ; 4.088      ;
; -3.192 ; BUFF:inst5|DATA_OUT[0]  ; phase_acc:inst3|acc[29] ; NWE          ; clk         ; 1.000        ; -0.095     ; 4.078      ;
; -3.176 ; BUFF:inst5|DATA_OUT[0]  ; phase_acc:inst3|acc[30] ; NWE          ; clk         ; 1.000        ; -0.095     ; 4.062      ;
; -3.156 ; BUFF:inst5|DATA_OUT[1]  ; phase_acc:inst3|acc[28] ; NWE          ; clk         ; 1.000        ; -0.095     ; 4.042      ;
; -3.152 ; BUFF:inst5|DATA_OUT[3]  ; phase_acc:inst3|acc[30] ; NWE          ; clk         ; 1.000        ; -0.095     ; 4.038      ;
; -3.126 ; BUFF:inst5|DATA_OUT[1]  ; phase_acc:inst3|acc[29] ; NWE          ; clk         ; 1.000        ; -0.095     ; 4.012      ;
; -3.122 ; BUFF:inst5|DATA_OUT[3]  ; phase_acc:inst3|acc[31] ; NWE          ; clk         ; 1.000        ; -0.095     ; 4.008      ;
; -3.107 ; BUFF:inst5|DATA_OUT[4]  ; phase_acc:inst3|acc[31] ; NWE          ; clk         ; 1.000        ; -0.095     ; 3.993      ;
; -3.056 ; BUFF:inst5|DATA_OUT[2]  ; phase_acc:inst3|acc[29] ; NWE          ; clk         ; 1.000        ; -0.095     ; 3.942      ;
; -3.046 ; BUFF:inst5|DATA_OUT[0]  ; phase_acc:inst3|acc[27] ; NWE          ; clk         ; 1.000        ; -0.095     ; 3.932      ;
; -3.032 ; BUFF:inst5|DATA_OUT[2]  ; phase_acc:inst3|acc[30] ; NWE          ; clk         ; 1.000        ; -0.095     ; 3.918      ;
; -3.030 ; BUFF:inst5|DATA_OUT[0]  ; phase_acc:inst3|acc[28] ; NWE          ; clk         ; 1.000        ; -0.095     ; 3.916      ;
; -3.010 ; BUFF:inst5|DATA_OUT[1]  ; phase_acc:inst3|acc[26] ; NWE          ; clk         ; 1.000        ; -0.095     ; 3.896      ;
; -3.006 ; BUFF:inst5|DATA_OUT[3]  ; phase_acc:inst3|acc[28] ; NWE          ; clk         ; 1.000        ; -0.095     ; 3.892      ;
; -2.980 ; BUFF:inst5|DATA_OUT[1]  ; phase_acc:inst3|acc[27] ; NWE          ; clk         ; 1.000        ; -0.095     ; 3.866      ;
; -2.976 ; BUFF:inst5|DATA_OUT[5]  ; phase_acc:inst3|acc[30] ; NWE          ; clk         ; 1.000        ; -0.095     ; 3.862      ;
; -2.976 ; BUFF:inst5|DATA_OUT[3]  ; phase_acc:inst3|acc[29] ; NWE          ; clk         ; 1.000        ; -0.095     ; 3.862      ;
; -2.961 ; BUFF:inst5|DATA_OUT[4]  ; phase_acc:inst3|acc[29] ; NWE          ; clk         ; 1.000        ; -0.095     ; 3.847      ;
; -2.957 ; BUFF:inst5|DATA_OUT[6]  ; phase_acc:inst3|acc[31] ; NWE          ; clk         ; 1.000        ; -0.095     ; 3.843      ;
; -2.946 ; BUFF:inst5|DATA_OUT[5]  ; phase_acc:inst3|acc[31] ; NWE          ; clk         ; 1.000        ; -0.095     ; 3.832      ;
; -2.931 ; BUFF:inst5|DATA_OUT[4]  ; phase_acc:inst3|acc[30] ; NWE          ; clk         ; 1.000        ; -0.095     ; 3.817      ;
; -2.910 ; BUFF:inst5|DATA_OUT[2]  ; phase_acc:inst3|acc[27] ; NWE          ; clk         ; 1.000        ; -0.095     ; 3.796      ;
; -2.900 ; BUFF:inst5|DATA_OUT[0]  ; phase_acc:inst3|acc[25] ; NWE          ; clk         ; 1.000        ; -0.095     ; 3.786      ;
; -2.900 ; BUFF:inst6|DATA_OUT[0]  ; phase_acc:inst3|acc[31] ; NWE          ; clk         ; 1.000        ; -0.099     ; 3.782      ;
; -2.897 ; BUFF:inst5|DATA_OUT[9]  ; phase_acc:inst3|acc[30] ; NWE          ; clk         ; 1.000        ; -0.095     ; 3.783      ;
; -2.886 ; BUFF:inst5|DATA_OUT[2]  ; phase_acc:inst3|acc[28] ; NWE          ; clk         ; 1.000        ; -0.095     ; 3.772      ;
; -2.884 ; BUFF:inst5|DATA_OUT[0]  ; phase_acc:inst3|acc[26] ; NWE          ; clk         ; 1.000        ; -0.095     ; 3.770      ;
; -2.867 ; BUFF:inst5|DATA_OUT[9]  ; phase_acc:inst3|acc[31] ; NWE          ; clk         ; 1.000        ; -0.095     ; 3.753      ;
; -2.864 ; BUFF:inst5|DATA_OUT[1]  ; phase_acc:inst3|acc[24] ; NWE          ; clk         ; 1.000        ; -0.095     ; 3.750      ;
; -2.862 ; BUFF:inst5|DATA_OUT[7]  ; phase_acc:inst3|acc[30] ; NWE          ; clk         ; 1.000        ; -0.095     ; 3.748      ;
; -2.860 ; BUFF:inst5|DATA_OUT[3]  ; phase_acc:inst3|acc[26] ; NWE          ; clk         ; 1.000        ; -0.095     ; 3.746      ;
; -2.834 ; BUFF:inst5|DATA_OUT[1]  ; phase_acc:inst3|acc[25] ; NWE          ; clk         ; 1.000        ; -0.095     ; 3.720      ;
; -2.832 ; BUFF:inst5|DATA_OUT[7]  ; phase_acc:inst3|acc[31] ; NWE          ; clk         ; 1.000        ; -0.095     ; 3.718      ;
; -2.830 ; BUFF:inst5|DATA_OUT[5]  ; phase_acc:inst3|acc[28] ; NWE          ; clk         ; 1.000        ; -0.095     ; 3.716      ;
; -2.830 ; BUFF:inst5|DATA_OUT[3]  ; phase_acc:inst3|acc[27] ; NWE          ; clk         ; 1.000        ; -0.095     ; 3.716      ;
; -2.815 ; BUFF:inst5|DATA_OUT[4]  ; phase_acc:inst3|acc[27] ; NWE          ; clk         ; 1.000        ; -0.095     ; 3.701      ;
; -2.811 ; BUFF:inst5|DATA_OUT[6]  ; phase_acc:inst3|acc[29] ; NWE          ; clk         ; 1.000        ; -0.095     ; 3.697      ;
; -2.803 ; BUFF:inst5|DATA_OUT[8]  ; phase_acc:inst3|acc[31] ; NWE          ; clk         ; 1.000        ; -0.093     ; 3.691      ;
; -2.800 ; BUFF:inst5|DATA_OUT[5]  ; phase_acc:inst3|acc[29] ; NWE          ; clk         ; 1.000        ; -0.095     ; 3.686      ;
; -2.785 ; BUFF:inst5|DATA_OUT[4]  ; phase_acc:inst3|acc[28] ; NWE          ; clk         ; 1.000        ; -0.095     ; 3.671      ;
; -2.781 ; BUFF:inst5|DATA_OUT[6]  ; phase_acc:inst3|acc[30] ; NWE          ; clk         ; 1.000        ; -0.095     ; 3.667      ;
; -2.764 ; BUFF:inst5|DATA_OUT[2]  ; phase_acc:inst3|acc[25] ; NWE          ; clk         ; 1.000        ; -0.095     ; 3.650      ;
; -2.754 ; BUFF:inst5|DATA_OUT[0]  ; phase_acc:inst3|acc[23] ; NWE          ; clk         ; 1.000        ; -0.095     ; 3.640      ;
; -2.754 ; BUFF:inst6|DATA_OUT[0]  ; phase_acc:inst3|acc[29] ; NWE          ; clk         ; 1.000        ; -0.099     ; 3.636      ;
; -2.751 ; BUFF:inst5|DATA_OUT[9]  ; phase_acc:inst3|acc[28] ; NWE          ; clk         ; 1.000        ; -0.095     ; 3.637      ;
; -2.740 ; BUFF:inst5|DATA_OUT[2]  ; phase_acc:inst3|acc[26] ; NWE          ; clk         ; 1.000        ; -0.095     ; 3.626      ;
; -2.738 ; BUFF:inst5|DATA_OUT[0]  ; phase_acc:inst3|acc[24] ; NWE          ; clk         ; 1.000        ; -0.095     ; 3.624      ;
; -2.724 ; BUFF:inst6|DATA_OUT[0]  ; phase_acc:inst3|acc[30] ; NWE          ; clk         ; 1.000        ; -0.099     ; 3.606      ;
; -2.721 ; BUFF:inst5|DATA_OUT[9]  ; phase_acc:inst3|acc[29] ; NWE          ; clk         ; 1.000        ; -0.095     ; 3.607      ;
; -2.718 ; BUFF:inst5|DATA_OUT[1]  ; phase_acc:inst3|acc[22] ; NWE          ; clk         ; 1.000        ; -0.095     ; 3.604      ;
; -2.716 ; BUFF:inst5|DATA_OUT[7]  ; phase_acc:inst3|acc[28] ; NWE          ; clk         ; 1.000        ; -0.095     ; 3.602      ;
; -2.714 ; BUFF:inst5|DATA_OUT[3]  ; phase_acc:inst3|acc[24] ; NWE          ; clk         ; 1.000        ; -0.095     ; 3.600      ;
; -2.699 ; BUFF:inst6|DATA_OUT[2]  ; phase_acc:inst3|acc[31] ; NWE          ; clk         ; 1.000        ; -0.099     ; 3.581      ;
; -2.688 ; BUFF:inst5|DATA_OUT[1]  ; phase_acc:inst3|acc[23] ; NWE          ; clk         ; 1.000        ; -0.095     ; 3.574      ;
; -2.686 ; BUFF:inst5|DATA_OUT[7]  ; phase_acc:inst3|acc[29] ; NWE          ; clk         ; 1.000        ; -0.095     ; 3.572      ;
; -2.684 ; BUFF:inst5|DATA_OUT[5]  ; phase_acc:inst3|acc[26] ; NWE          ; clk         ; 1.000        ; -0.095     ; 3.570      ;
; -2.684 ; BUFF:inst5|DATA_OUT[3]  ; phase_acc:inst3|acc[25] ; NWE          ; clk         ; 1.000        ; -0.095     ; 3.570      ;
; -2.676 ; BUFF:inst6|DATA_OUT[1]  ; phase_acc:inst3|acc[31] ; NWE          ; clk         ; 1.000        ; -0.099     ; 3.558      ;
; -2.675 ; BUFF:inst6|DATA_OUT[1]  ; phase_acc:inst3|acc[30] ; NWE          ; clk         ; 1.000        ; -0.099     ; 3.557      ;
; -2.669 ; BUFF:inst5|DATA_OUT[4]  ; phase_acc:inst3|acc[25] ; NWE          ; clk         ; 1.000        ; -0.095     ; 3.555      ;
; -2.665 ; BUFF:inst5|DATA_OUT[6]  ; phase_acc:inst3|acc[27] ; NWE          ; clk         ; 1.000        ; -0.095     ; 3.551      ;
; -2.657 ; BUFF:inst5|DATA_OUT[8]  ; phase_acc:inst3|acc[29] ; NWE          ; clk         ; 1.000        ; -0.093     ; 3.545      ;
; -2.654 ; BUFF:inst5|DATA_OUT[5]  ; phase_acc:inst3|acc[27] ; NWE          ; clk         ; 1.000        ; -0.095     ; 3.540      ;
; -2.639 ; BUFF:inst5|DATA_OUT[4]  ; phase_acc:inst3|acc[26] ; NWE          ; clk         ; 1.000        ; -0.095     ; 3.525      ;
; -2.635 ; BUFF:inst5|DATA_OUT[6]  ; phase_acc:inst3|acc[28] ; NWE          ; clk         ; 1.000        ; -0.095     ; 3.521      ;
; -2.627 ; BUFF:inst5|DATA_OUT[8]  ; phase_acc:inst3|acc[30] ; NWE          ; clk         ; 1.000        ; -0.093     ; 3.515      ;
; -2.618 ; BUFF:inst5|DATA_OUT[2]  ; phase_acc:inst3|acc[23] ; NWE          ; clk         ; 1.000        ; -0.095     ; 3.504      ;
; -2.608 ; BUFF:inst5|DATA_OUT[0]  ; phase_acc:inst3|acc[21] ; NWE          ; clk         ; 1.000        ; -0.095     ; 3.494      ;
; -2.608 ; BUFF:inst6|DATA_OUT[0]  ; phase_acc:inst3|acc[27] ; NWE          ; clk         ; 1.000        ; -0.099     ; 3.490      ;
; -2.605 ; BUFF:inst5|DATA_OUT[10] ; phase_acc:inst3|acc[31] ; NWE          ; clk         ; 1.000        ; -0.093     ; 3.493      ;
; -2.605 ; BUFF:inst5|DATA_OUT[9]  ; phase_acc:inst3|acc[26] ; NWE          ; clk         ; 1.000        ; -0.095     ; 3.491      ;
; -2.594 ; BUFF:inst5|DATA_OUT[2]  ; phase_acc:inst3|acc[24] ; NWE          ; clk         ; 1.000        ; -0.095     ; 3.480      ;
; -2.592 ; BUFF:inst5|DATA_OUT[0]  ; phase_acc:inst3|acc[22] ; NWE          ; clk         ; 1.000        ; -0.095     ; 3.478      ;
; -2.578 ; BUFF:inst6|DATA_OUT[0]  ; phase_acc:inst3|acc[28] ; NWE          ; clk         ; 1.000        ; -0.099     ; 3.460      ;
; -2.577 ; BUFF:inst5|DATA_OUT[11] ; phase_acc:inst3|acc[30] ; NWE          ; clk         ; 1.000        ; -0.095     ; 3.463      ;
; -2.575 ; BUFF:inst5|DATA_OUT[9]  ; phase_acc:inst3|acc[27] ; NWE          ; clk         ; 1.000        ; -0.095     ; 3.461      ;
; -2.572 ; BUFF:inst5|DATA_OUT[1]  ; phase_acc:inst3|acc[20] ; NWE          ; clk         ; 1.000        ; -0.095     ; 3.458      ;
; -2.570 ; BUFF:inst5|DATA_OUT[7]  ; phase_acc:inst3|acc[26] ; NWE          ; clk         ; 1.000        ; -0.095     ; 3.456      ;
; -2.568 ; BUFF:inst5|DATA_OUT[3]  ; phase_acc:inst3|acc[22] ; NWE          ; clk         ; 1.000        ; -0.095     ; 3.454      ;
; -2.553 ; BUFF:inst6|DATA_OUT[2]  ; phase_acc:inst3|acc[29] ; NWE          ; clk         ; 1.000        ; -0.099     ; 3.435      ;
; -2.552 ; BUFF:inst6|DATA_OUT[3]  ; phase_acc:inst3|acc[31] ; NWE          ; clk         ; 1.000        ; -0.099     ; 3.434      ;
; -2.547 ; BUFF:inst5|DATA_OUT[11] ; phase_acc:inst3|acc[31] ; NWE          ; clk         ; 1.000        ; -0.095     ; 3.433      ;
; -2.542 ; BUFF:inst6|DATA_OUT[3]  ; phase_acc:inst3|acc[30] ; NWE          ; clk         ; 1.000        ; -0.099     ; 3.424      ;
; -2.542 ; BUFF:inst5|DATA_OUT[1]  ; phase_acc:inst3|acc[21] ; NWE          ; clk         ; 1.000        ; -0.095     ; 3.428      ;
; -2.540 ; BUFF:inst5|DATA_OUT[7]  ; phase_acc:inst3|acc[27] ; NWE          ; clk         ; 1.000        ; -0.095     ; 3.426      ;
; -2.538 ; BUFF:inst5|DATA_OUT[5]  ; phase_acc:inst3|acc[24] ; NWE          ; clk         ; 1.000        ; -0.095     ; 3.424      ;
; -2.538 ; BUFF:inst5|DATA_OUT[3]  ; phase_acc:inst3|acc[23] ; NWE          ; clk         ; 1.000        ; -0.095     ; 3.424      ;
; -2.530 ; BUFF:inst6|DATA_OUT[1]  ; phase_acc:inst3|acc[29] ; NWE          ; clk         ; 1.000        ; -0.099     ; 3.412      ;
; -2.529 ; BUFF:inst6|DATA_OUT[1]  ; phase_acc:inst3|acc[28] ; NWE          ; clk         ; 1.000        ; -0.099     ; 3.411      ;
; -2.523 ; BUFF:inst6|DATA_OUT[2]  ; phase_acc:inst3|acc[30] ; NWE          ; clk         ; 1.000        ; -0.099     ; 3.405      ;
; -2.523 ; BUFF:inst5|DATA_OUT[4]  ; phase_acc:inst3|acc[23] ; NWE          ; clk         ; 1.000        ; -0.095     ; 3.409      ;
; -2.519 ; BUFF:inst5|DATA_OUT[6]  ; phase_acc:inst3|acc[25] ; NWE          ; clk         ; 1.000        ; -0.095     ; 3.405      ;
; -2.511 ; BUFF:inst5|DATA_OUT[8]  ; phase_acc:inst3|acc[27] ; NWE          ; clk         ; 1.000        ; -0.093     ; 3.399      ;
; -2.508 ; BUFF:inst5|DATA_OUT[5]  ; phase_acc:inst3|acc[25] ; NWE          ; clk         ; 1.000        ; -0.095     ; 3.394      ;
; -2.493 ; BUFF:inst5|DATA_OUT[4]  ; phase_acc:inst3|acc[24] ; NWE          ; clk         ; 1.000        ; -0.095     ; 3.379      ;
; -2.489 ; BUFF:inst5|DATA_OUT[6]  ; phase_acc:inst3|acc[26] ; NWE          ; clk         ; 1.000        ; -0.095     ; 3.375      ;
; -2.481 ; BUFF:inst5|DATA_OUT[8]  ; phase_acc:inst3|acc[28] ; NWE          ; clk         ; 1.000        ; -0.093     ; 3.369      ;
+--------+-------------------------+-------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'SAVE_ADDR:inst|ADDR[0]'                                                                                                                                                                                  ;
+--------+----------------------------------------------------------------------------------------------------+-----------------------------------------+--------------+------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                          ; To Node                                 ; Launch Clock ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------+-----------------------------------------+--------------+------------------------+--------------+------------+------------+
; -1.431 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[5] ; BUFF_SEND_DATA:inst11|DATA_OUT[5]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.500        ; 1.229      ; 1.815      ;
; -1.426 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[4] ; BUFF_SEND_DATA:inst11|DATA_OUT[4]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.500        ; 1.231      ; 1.838      ;
; -1.387 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[6] ; BUFF_SEND_DATA:inst11|DATA_OUT[6]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.500        ; 1.231      ; 1.775      ;
; -1.371 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[0] ; BUFF_SEND_DATA:inst11|DATA_OUT[0]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.500        ; 1.232      ; 1.780      ;
; -1.221 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[7] ; BUFF_SEND_DATA:inst11|DATA_OUT[7]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.500        ; 1.230      ; 1.791      ;
; -1.181 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[1] ; BUFF_SEND_DATA:inst11|DATA_OUT[1]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.500        ; 1.230      ; 1.752      ;
; -0.835 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[3] ; BUFF_SEND_DATA:inst11|DATA_OUT[3]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.500        ; 1.228      ; 1.403      ;
; -0.832 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[2] ; BUFF_SEND_DATA:inst11|DATA_OUT[2]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.500        ; 1.229      ; 1.400      ;
+--------+----------------------------------------------------------------------------------------------------+-----------------------------------------+--------------+------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'inst2|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                       ;
+-------+--------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                      ; To Node                                                                                                                      ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 4.079 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[3]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a11                   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.081     ; 5.841      ;
; 4.079 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[3]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a12                   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.081     ; 5.841      ;
; 4.259 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[3]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a8                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.082     ; 5.660      ;
; 4.327 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[0]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a11                   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.080     ; 5.594      ;
; 4.327 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[0]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a12                   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.080     ; 5.594      ;
; 4.451 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[5]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a11                   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.085     ; 5.465      ;
; 4.451 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[5]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a12                   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.085     ; 5.465      ;
; 4.466 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[3]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a5                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.077     ; 5.458      ;
; 4.475 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[6]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a11                   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.080     ; 5.446      ;
; 4.475 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[6]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a12                   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.080     ; 5.446      ;
; 4.478 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[2]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a11                   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.079     ; 5.444      ;
; 4.478 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[2]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a12                   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.079     ; 5.444      ;
; 4.517 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[0]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a8                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.081     ; 5.403      ;
; 4.525 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[9]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a11                   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.080     ; 5.396      ;
; 4.525 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[9]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a12                   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.080     ; 5.396      ;
; 4.626 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[3]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a6                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.077     ; 5.298      ;
; 4.627 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[3]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a7                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.077     ; 5.297      ;
; 4.631 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[5]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a8                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.086     ; 5.284      ;
; 4.655 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[6]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a8                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.081     ; 5.265      ;
; 4.658 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[2]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a8                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.080     ; 5.263      ;
; 4.682 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a11                   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.080     ; 5.239      ;
; 4.682 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a12                   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.080     ; 5.239      ;
; 4.693 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[0]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a5                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.076     ; 5.232      ;
; 4.694 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[3]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[0]                                                ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.082     ; 5.225      ;
; 4.694 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[3]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|sub_parity10a[2]              ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.082     ; 5.225      ;
; 4.694 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[3]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|parity9                       ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.082     ; 5.225      ;
; 4.694 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[3]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[11]                                               ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.082     ; 5.225      ;
; 4.694 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[3]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[9]                                                ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.082     ; 5.225      ;
; 4.696 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[11]                                                 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a11                   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.080     ; 5.225      ;
; 4.696 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[11]                                                 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a12                   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.080     ; 5.225      ;
; 4.704 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[3] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a11                   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.080     ; 5.217      ;
; 4.704 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[3] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a12                   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.080     ; 5.217      ;
; 4.705 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[9]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a8                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.081     ; 5.215      ;
; 4.710 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[7]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a11                   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.085     ; 5.206      ;
; 4.710 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[7]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a12                   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.085     ; 5.206      ;
; 4.716 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[3]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a3                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.077     ; 5.208      ;
; 4.721 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[4]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a11                   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.085     ; 5.195      ;
; 4.721 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[4]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a12                   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.085     ; 5.195      ;
; 4.740 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[3]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a2~porta_address_reg0 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.317      ; 5.625      ;
; 4.740 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[3]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a2~porta_we_reg       ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.317      ; 5.625      ;
; 4.741 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[3]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a2~porta_datain_reg0  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.324      ; 5.631      ;
; 4.746 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[3]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_address_reg0 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.316      ; 5.618      ;
; 4.746 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[3]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_we_reg       ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.316      ; 5.618      ;
; 4.747 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[3]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_datain_reg0  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.323      ; 5.624      ;
; 4.748 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[3]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a10                   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.081     ; 5.172      ;
; 4.749 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[3]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a9                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.081     ; 5.171      ;
; 4.756 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[3]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a6~porta_address_reg0 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.316      ; 5.608      ;
; 4.756 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[3]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a6~porta_we_reg       ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.316      ; 5.608      ;
; 4.757 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[3]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a6~porta_datain_reg0  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.323      ; 5.614      ;
; 4.838 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[5]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a5                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.081     ; 5.082      ;
; 4.862 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a8                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.081     ; 5.058      ;
; 4.862 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[6]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a5                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.076     ; 5.063      ;
; 4.865 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[2]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a5                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.075     ; 5.061      ;
; 4.869 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[0]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a6                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.076     ; 5.056      ;
; 4.870 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[0]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a7                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.076     ; 5.055      ;
; 4.876 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[11]                                                 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a8                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.081     ; 5.044      ;
; 4.884 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[3] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a8                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.081     ; 5.036      ;
; 4.890 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[7]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a8                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.086     ; 5.025      ;
; 4.892 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[3]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[5]                                                ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.077     ; 5.032      ;
; 4.892 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[3]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|sub_parity10a[1]              ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.077     ; 5.032      ;
; 4.892 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[3]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[7]                                                ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.077     ; 5.032      ;
; 4.892 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[3]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[4]                                                ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.077     ; 5.032      ;
; 4.901 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[4]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a8                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.086     ; 5.014      ;
; 4.912 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[9]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a5                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.076     ; 5.013      ;
; 4.923 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[8]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a11                   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.081     ; 4.997      ;
; 4.923 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[8]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a12                   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.081     ; 4.997      ;
; 4.937 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[0]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a10                   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.080     ; 4.984      ;
; 4.938 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[0]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a9                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.080     ; 4.983      ;
; 4.945 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[3]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[6]                                                ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.082     ; 4.974      ;
; 4.952 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[0]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[0]                                                ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.081     ; 4.968      ;
; 4.952 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[0]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|sub_parity10a[2]              ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.081     ; 4.968      ;
; 4.952 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[0]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|parity9                       ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.081     ; 4.968      ;
; 4.952 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[0]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[11]                                               ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.081     ; 4.968      ;
; 4.952 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[0]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[9]                                                ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.081     ; 4.968      ;
; 4.962 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[0]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a3                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.076     ; 4.963      ;
; 4.976 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[0]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a2~porta_address_reg0 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.318      ; 5.390      ;
; 4.976 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[0]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a2~porta_we_reg       ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.318      ; 5.390      ;
; 4.978 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[0]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a2~porta_datain_reg0  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.325      ; 5.395      ;
; 4.981 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[0]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_address_reg0 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.317      ; 5.384      ;
; 4.981 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[0]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_we_reg       ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.317      ; 5.384      ;
; 4.983 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[0]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_datain_reg0  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.324      ; 5.389      ;
; 4.989 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[2] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a11                   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.080     ; 4.932      ;
; 4.989 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[2] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a12                   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.080     ; 4.932      ;
; 4.992 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[0]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a6~porta_address_reg0 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.317      ; 5.373      ;
; 4.992 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[0]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a6~porta_we_reg       ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.317      ; 5.373      ;
; 4.994 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[0]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a6~porta_datain_reg0  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.324      ; 5.378      ;
; 4.998 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[5]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a6                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.081     ; 4.922      ;
; 4.999 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[5]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a7                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.081     ; 4.921      ;
; 5.022 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[6]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a6                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.076     ; 4.903      ;
; 5.023 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[6]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a7                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.076     ; 4.902      ;
; 5.025 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[2]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a6                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.075     ; 4.901      ;
; 5.026 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[3]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[2]                                                ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.083     ; 4.892      ;
; 5.026 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[3]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a0                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.083     ; 4.892      ;
; 5.026 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[3]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[1]                                                ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.083     ; 4.892      ;
; 5.026 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[3]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|sub_parity10a[0]              ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.083     ; 4.892      ;
; 5.026 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[2]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a7                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.075     ; 4.900      ;
; 5.066 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[5]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[0]                                                ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.086     ; 4.849      ;
; 5.066 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[5]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|sub_parity10a[2]              ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.086     ; 4.849      ;
; 5.066 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[5]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|parity9                       ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.086     ; 4.849      ;
; 5.066 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[5]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[11]                                               ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.086     ; 4.849      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'NWE'                                                                                                                                                                                                  ;
+-------+-------------------------+------------------------------------------------------------------------------------------------------------------+------------------------+-------------+--------------+------------+------------+
; Slack ; From Node               ; To Node                                                                                                          ; Launch Clock           ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------+------------------------------------------------------------------------------------------------------------------+------------------------+-------------+--------------+------------+------------+
; 0.035 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[7]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 2.566      ; 3.104      ;
; 0.077 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[0]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 2.568      ; 3.148      ;
; 0.077 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[1]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 2.568      ; 3.148      ;
; 0.077 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[2]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 2.568      ; 3.148      ;
; 0.077 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[3]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 2.568      ; 3.148      ;
; 0.077 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[4]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 2.568      ; 3.148      ;
; 0.077 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[5]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 2.568      ; 3.148      ;
; 0.077 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[6]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 2.568      ; 3.148      ;
; 0.077 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[7]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 2.568      ; 3.148      ;
; 0.077 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[9]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 2.568      ; 3.148      ;
; 0.077 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[11]                                                                                          ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 2.568      ; 3.148      ;
; 0.077 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[14]                                                                                          ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 2.568      ; 3.148      ;
; 0.097 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[8]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 2.566      ; 3.166      ;
; 0.097 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[10]                                                                                          ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 2.566      ; 3.166      ;
; 0.097 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[12]                                                                                          ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 2.566      ; 3.166      ;
; 0.097 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[13]                                                                                          ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 2.566      ; 3.166      ;
; 0.139 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[15]                                                                                          ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 2.572      ; 3.214      ;
; 0.174 ; SAVE_ADDR:inst|ADDR[0]  ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|ram_block1a0~porta_address_reg0 ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 2.969      ; 3.688      ;
; 0.276 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[0]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 2.572      ; 3.351      ;
; 0.276 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[1]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 2.572      ; 3.351      ;
; 0.276 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[2]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 2.572      ; 3.351      ;
; 0.276 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[3]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 2.572      ; 3.351      ;
; 0.276 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[4]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 2.572      ; 3.351      ;
; 0.276 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[5]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 2.572      ; 3.351      ;
; 0.276 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[6]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 2.572      ; 3.351      ;
; 0.276 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[8]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 2.572      ; 3.351      ;
; 0.276 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[9]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 2.572      ; 3.351      ;
; 0.276 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[10]                                                                                          ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 2.572      ; 3.351      ;
; 0.276 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[11]                                                                                          ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 2.572      ; 3.351      ;
; 0.276 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[12]                                                                                          ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 2.572      ; 3.351      ;
; 0.276 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[13]                                                                                          ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 2.572      ; 3.351      ;
; 0.276 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[14]                                                                                          ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 2.572      ; 3.351      ;
; 0.276 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[15]                                                                                          ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 2.572      ; 3.351      ;
; 0.534 ; SAVE_ADDR:inst|ADDR[0]  ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|ram_block1a0~porta_address_reg0 ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 2.969      ; 3.548      ;
; 0.624 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[7]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 2.566      ; 3.193      ;
; 0.748 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[0]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 2.568      ; 3.319      ;
; 0.748 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[1]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 2.568      ; 3.319      ;
; 0.748 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[2]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 2.568      ; 3.319      ;
; 0.748 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[3]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 2.568      ; 3.319      ;
; 0.748 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[4]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 2.568      ; 3.319      ;
; 0.748 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[5]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 2.568      ; 3.319      ;
; 0.748 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[6]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 2.568      ; 3.319      ;
; 0.748 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[7]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 2.568      ; 3.319      ;
; 0.748 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[9]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 2.568      ; 3.319      ;
; 0.748 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[11]                                                                                          ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 2.568      ; 3.319      ;
; 0.748 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[14]                                                                                          ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 2.568      ; 3.319      ;
; 0.763 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[8]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 2.566      ; 3.332      ;
; 0.763 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[10]                                                                                          ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 2.566      ; 3.332      ;
; 0.763 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[12]                                                                                          ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 2.566      ; 3.332      ;
; 0.763 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[13]                                                                                          ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 2.566      ; 3.332      ;
; 0.809 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[15]                                                                                          ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 2.572      ; 3.384      ;
; 0.871 ; SAVE_ADDR:inst|ADDR[4]  ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|ram_block1a0~porta_address_reg0 ; NADV                   ; NWE         ; 0.000        ; 0.584      ; 1.739      ;
; 0.898 ; SAVE_ADDR:inst|ADDR[17] ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|ram_block1a0~porta_we_reg       ; NADV                   ; NWE         ; 0.000        ; 0.589      ; 1.771      ;
; 0.899 ; SAVE_ADDR:inst|ADDR[15] ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|ram_block1a0~porta_we_reg       ; NADV                   ; NWE         ; 0.000        ; 0.589      ; 1.772      ;
; 0.915 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[0]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 2.572      ; 3.490      ;
; 0.915 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[1]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 2.572      ; 3.490      ;
; 0.915 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[2]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 2.572      ; 3.490      ;
; 0.915 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[3]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 2.572      ; 3.490      ;
; 0.915 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[4]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 2.572      ; 3.490      ;
; 0.915 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[5]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 2.572      ; 3.490      ;
; 0.915 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[6]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 2.572      ; 3.490      ;
; 0.915 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[8]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 2.572      ; 3.490      ;
; 0.915 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[9]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 2.572      ; 3.490      ;
; 0.915 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[10]                                                                                          ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 2.572      ; 3.490      ;
; 0.915 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[11]                                                                                          ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 2.572      ; 3.490      ;
; 0.915 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[12]                                                                                          ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 2.572      ; 3.490      ;
; 0.915 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[13]                                                                                          ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 2.572      ; 3.490      ;
; 0.915 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[14]                                                                                          ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 2.572      ; 3.490      ;
; 0.915 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[15]                                                                                          ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 2.572      ; 3.490      ;
; 0.924 ; SAVE_ADDR:inst|ADDR[7]  ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|ram_block1a0~porta_address_reg0 ; NADV                   ; NWE         ; 0.000        ; 0.589      ; 1.797      ;
; 0.955 ; SAVE_ADDR:inst|ADDR[6]  ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|ram_block1a0~porta_address_reg0 ; NADV                   ; NWE         ; 0.000        ; 0.589      ; 1.828      ;
; 1.147 ; SAVE_ADDR:inst|ADDR[5]  ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|ram_block1a0~porta_address_reg0 ; NADV                   ; NWE         ; 0.000        ; 0.584      ; 2.015      ;
; 1.212 ; SAVE_ADDR:inst|ADDR[2]  ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|ram_block1a0~porta_address_reg0 ; NADV                   ; NWE         ; 0.000        ; 0.584      ; 2.080      ;
; 1.250 ; SAVE_ADDR:inst|ADDR[3]  ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|ram_block1a0~porta_address_reg0 ; NADV                   ; NWE         ; 0.000        ; 0.584      ; 2.118      ;
; 1.329 ; SAVE_ADDR:inst|ADDR[16] ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|ram_block1a0~porta_we_reg       ; NADV                   ; NWE         ; 0.000        ; 0.589      ; 2.202      ;
; 1.349 ; SAVE_ADDR:inst|ADDR[17] ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|ram_block1a0~porta_datain_reg0  ; NADV                   ; NWE         ; 0.000        ; 0.596      ; 2.229      ;
; 1.350 ; SAVE_ADDR:inst|ADDR[15] ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|ram_block1a0~porta_datain_reg0  ; NADV                   ; NWE         ; 0.000        ; 0.596      ; 2.230      ;
; 1.352 ; SAVE_ADDR:inst|ADDR[17] ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|ram_block1a0~porta_address_reg0 ; NADV                   ; NWE         ; 0.000        ; 0.589      ; 2.225      ;
; 1.353 ; SAVE_ADDR:inst|ADDR[15] ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|ram_block1a0~porta_address_reg0 ; NADV                   ; NWE         ; 0.000        ; 0.589      ; 2.226      ;
; 1.451 ; SAVE_ADDR:inst|ADDR[1]  ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|ram_block1a0~porta_address_reg0 ; NADV                   ; NWE         ; 0.000        ; 0.584      ; 2.319      ;
; 1.659 ; SAVE_ADDR:inst|ADDR[18] ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|ram_block1a0~porta_we_reg       ; NADV                   ; NWE         ; 0.000        ; 0.589      ; 2.532      ;
; 1.780 ; SAVE_ADDR:inst|ADDR[16] ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|ram_block1a0~porta_datain_reg0  ; NADV                   ; NWE         ; 0.000        ; 0.596      ; 2.660      ;
; 1.783 ; SAVE_ADDR:inst|ADDR[16] ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|ram_block1a0~porta_address_reg0 ; NADV                   ; NWE         ; 0.000        ; 0.589      ; 2.656      ;
; 1.810 ; SAVE_ADDR:inst|ADDR[10] ; BUFF:inst6|DATA_OUT[7]                                                                                           ; NADV                   ; NWE         ; 0.000        ; 0.186      ; 2.238      ;
; 2.051 ; SAVE_ADDR:inst|ADDR[10] ; BUFF:inst6|DATA_OUT[0]                                                                                           ; NADV                   ; NWE         ; 0.000        ; 0.192      ; 2.485      ;
; 2.051 ; SAVE_ADDR:inst|ADDR[10] ; BUFF:inst6|DATA_OUT[1]                                                                                           ; NADV                   ; NWE         ; 0.000        ; 0.192      ; 2.485      ;
; 2.051 ; SAVE_ADDR:inst|ADDR[10] ; BUFF:inst6|DATA_OUT[2]                                                                                           ; NADV                   ; NWE         ; 0.000        ; 0.192      ; 2.485      ;
; 2.051 ; SAVE_ADDR:inst|ADDR[10] ; BUFF:inst6|DATA_OUT[3]                                                                                           ; NADV                   ; NWE         ; 0.000        ; 0.192      ; 2.485      ;
; 2.051 ; SAVE_ADDR:inst|ADDR[10] ; BUFF:inst6|DATA_OUT[4]                                                                                           ; NADV                   ; NWE         ; 0.000        ; 0.192      ; 2.485      ;
; 2.051 ; SAVE_ADDR:inst|ADDR[10] ; BUFF:inst6|DATA_OUT[5]                                                                                           ; NADV                   ; NWE         ; 0.000        ; 0.192      ; 2.485      ;
; 2.051 ; SAVE_ADDR:inst|ADDR[10] ; BUFF:inst6|DATA_OUT[6]                                                                                           ; NADV                   ; NWE         ; 0.000        ; 0.192      ; 2.485      ;
; 2.051 ; SAVE_ADDR:inst|ADDR[10] ; BUFF:inst6|DATA_OUT[8]                                                                                           ; NADV                   ; NWE         ; 0.000        ; 0.192      ; 2.485      ;
; 2.051 ; SAVE_ADDR:inst|ADDR[10] ; BUFF:inst6|DATA_OUT[9]                                                                                           ; NADV                   ; NWE         ; 0.000        ; 0.192      ; 2.485      ;
; 2.051 ; SAVE_ADDR:inst|ADDR[10] ; BUFF:inst6|DATA_OUT[10]                                                                                          ; NADV                   ; NWE         ; 0.000        ; 0.192      ; 2.485      ;
; 2.051 ; SAVE_ADDR:inst|ADDR[10] ; BUFF:inst6|DATA_OUT[11]                                                                                          ; NADV                   ; NWE         ; 0.000        ; 0.192      ; 2.485      ;
; 2.051 ; SAVE_ADDR:inst|ADDR[10] ; BUFF:inst6|DATA_OUT[12]                                                                                          ; NADV                   ; NWE         ; 0.000        ; 0.192      ; 2.485      ;
; 2.051 ; SAVE_ADDR:inst|ADDR[10] ; BUFF:inst6|DATA_OUT[13]                                                                                          ; NADV                   ; NWE         ; 0.000        ; 0.192      ; 2.485      ;
; 2.051 ; SAVE_ADDR:inst|ADDR[10] ; BUFF:inst6|DATA_OUT[14]                                                                                          ; NADV                   ; NWE         ; 0.000        ; 0.192      ; 2.485      ;
; 2.051 ; SAVE_ADDR:inst|ADDR[10] ; BUFF:inst6|DATA_OUT[15]                                                                                          ; NADV                   ; NWE         ; 0.000        ; 0.192      ; 2.485      ;
; 2.110 ; SAVE_ADDR:inst|ADDR[18] ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|ram_block1a0~porta_datain_reg0  ; NADV                   ; NWE         ; 0.000        ; 0.596      ; 2.990      ;
+-------+-------------------------+------------------------------------------------------------------------------------------------------------------+------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'SAVE_ADDR:inst|ADDR[0]'                                                                                                                                                                                  ;
+-------+----------------------------------------------------------------------------------------------------+-----------------------------------------+--------------+------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                          ; To Node                                 ; Launch Clock ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------+-----------------------------------------+--------------+------------------------+--------------+------------+------------+
; 0.222 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[2] ; BUFF_SEND_DATA:inst11|DATA_OUT[2]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; -0.500       ; 1.518      ; 1.270      ;
; 0.227 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[3] ; BUFF_SEND_DATA:inst11|DATA_OUT[3]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; -0.500       ; 1.517      ; 1.274      ;
; 0.531 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[1] ; BUFF_SEND_DATA:inst11|DATA_OUT[1]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; -0.500       ; 1.519      ; 1.580      ;
; 0.556 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[6] ; BUFF_SEND_DATA:inst11|DATA_OUT[6]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; -0.500       ; 1.519      ; 1.605      ;
; 0.559 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[0] ; BUFF_SEND_DATA:inst11|DATA_OUT[0]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; -0.500       ; 1.521      ; 1.610      ;
; 0.577 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[7] ; BUFF_SEND_DATA:inst11|DATA_OUT[7]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; -0.500       ; 1.518      ; 1.625      ;
; 0.586 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[5] ; BUFF_SEND_DATA:inst11|DATA_OUT[5]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; -0.500       ; 1.517      ; 1.633      ;
; 0.606 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[4] ; BUFF_SEND_DATA:inst11|DATA_OUT[4]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; -0.500       ; 1.519      ; 1.655      ;
+-------+----------------------------------------------------------------------------------------------------+-----------------------------------------+--------------+------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'inst2|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                            ;
+-------+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                       ; To Node                                                                                                                         ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.386 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[1]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a4~porta_address_reg0    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.479      ; 1.119      ;
; 0.453 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a3                       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a3                       ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a5                       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a5                       ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a0                       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a0                       ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a2                       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a2                       ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a4                       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a4                       ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a6                       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a6                       ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a7                       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a7                       ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a8                       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a8                       ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a9                       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a9                       ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a11                      ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a11                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a12                      ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a12                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a1                       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a1                       ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a10                      ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a10                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.463 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[10]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a4~porta_address_reg0    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.477      ; 1.194      ;
; 0.485 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[3]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a4~porta_address_reg0    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.477      ; 1.216      ;
; 0.488 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[9]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a4~porta_address_reg0    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.478      ; 1.220      ;
; 0.501 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[10] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[10] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[2]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[2]  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[8]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[8]  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[9]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[9]  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.794      ;
; 0.502 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[7]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[7]  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.795      ;
; 0.503 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[0]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[0]  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.796      ;
; 0.509 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a12                      ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[12]                                                  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.802      ;
; 0.512 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a12                      ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|sub_parity10a[3]                 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.805      ;
; 0.513 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[5]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a4~porta_address_reg0    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.473      ; 1.240      ;
; 0.515 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[7]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a4~porta_address_reg0    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.473      ; 1.242      ;
; 0.516 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[2]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a4~porta_address_reg0    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.479      ; 1.249      ;
; 0.525 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[6]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[6]                                           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.818      ;
; 0.525 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[5]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_address_reg0    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.472      ; 1.251      ;
; 0.529 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[5]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[5]                                           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.822      ;
; 0.534 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a7                       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[7]                                                   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.827      ;
; 0.541 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a1                       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[1]                                                   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.834      ;
; 0.547 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[7]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a6~porta_address_reg0    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.471      ; 1.272      ;
; 0.548 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[5]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a6~porta_address_reg0    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.471      ; 1.273      ;
; 0.552 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[7]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_address_reg0    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.472      ; 1.278      ;
; 0.566 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[5]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a2~porta_address_reg0    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.473      ; 1.293      ;
; 0.628 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|sub_parity10a[2]                 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|parity9                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.921      ;
; 0.664 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a0                       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|sub_parity10a[0]                 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.957      ;
; 0.674 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a5                       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|sub_parity10a[1]                 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.967      ;
; 0.698 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[11] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[11] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.991      ;
; 0.699 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[5]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[5]  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.992      ;
; 0.700 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[12] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[12] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.993      ;
; 0.700 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[3]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[3]  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.993      ;
; 0.700 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[4]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[4]  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.993      ;
; 0.700 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[6]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[6]  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.993      ;
; 0.700 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a2                       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|sub_parity10a[0]                 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.993      ;
; 0.711 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a2                       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[2]                                                   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.004      ;
; 0.712 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a8                       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[8]                                                   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.006      ;
; 0.720 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|parity9                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a1                       ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.012      ;
; 0.722 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|parity9                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a0                       ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.014      ;
; 0.736 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a11                      ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[11]                                                  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.028      ;
; 0.752 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a5                       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[5]                                                   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.045      ;
; 0.764 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[6]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a6~porta_address_reg0    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.476      ; 1.494      ;
; 0.767 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[3]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_address_reg0    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.476      ; 1.497      ;
; 0.768 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a8                       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|sub_parity10a[2]                 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.061      ;
; 0.773 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a7                       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|sub_parity10a[1]                 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.066      ;
; 0.775 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[4]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_address_reg0    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.472      ; 1.501      ;
; 0.775 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a6                       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|sub_parity10a[1]                 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.068      ;
; 0.783 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a0                       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a2                       ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.076      ;
; 0.783 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a1                       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a2                       ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.076      ;
; 0.784 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a1                       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|sub_parity10a[0]                 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.077      ;
; 0.793 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a5                       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a6                       ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.086      ;
; 0.793 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a5                       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a7                       ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.086      ;
; 0.794 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a6                       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a7                       ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.087      ;
; 0.794 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a9                       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a10                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.087      ;
; 0.801 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[12]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a4~porta_address_reg0    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.477      ; 1.532      ;
; 0.809 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[9]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a6~porta_address_reg0    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.476      ; 1.539      ;
; 0.810 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[3]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a2~porta_address_reg0    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.477      ; 1.541      ;
; 0.820 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[8]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a2~porta_address_reg0    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.477      ; 1.551      ;
; 0.822 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[0]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a2~porta_address_reg0    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.478      ; 1.554      ;
; 0.823 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[3]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a6~porta_address_reg0    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.475      ; 1.552      ;
; 0.825 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[2]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a6~porta_address_reg0    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.477      ; 1.556      ;
; 0.826 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[9]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a2~porta_address_reg0    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.478      ; 1.558      ;
; 0.827 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[4]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a6~porta_address_reg0    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.471      ; 1.552      ;
; 0.827 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[6]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a4~porta_address_reg0    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.478      ; 1.559      ;
; 0.828 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a0                       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a1                       ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.121      ;
; 0.841 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[2]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a2~porta_address_reg0    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.479      ; 1.574      ;
; 0.853 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[7]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a2~porta_address_reg0    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.473      ; 1.580      ;
; 0.855 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[10]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a6~porta_address_reg0    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.475      ; 1.584      ;
; 0.861 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[0]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_address_reg0    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.477      ; 1.592      ;
; 0.871 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[10]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a2~porta_address_reg0    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.477      ; 1.602      ;
; 0.873 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[4]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a2~porta_address_reg0    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.473      ; 1.600      ;
; 0.913 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[2]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[2]                                           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.207      ;
; 0.921 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a10                      ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|sub_parity10a[2]                 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.213      ;
; 0.972 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a10                      ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[10]                                                  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.265      ;
; 0.976 ; ADC_FIFO:inst4|wr_enable                                                                                                        ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a4~porta_we_reg          ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.580      ; 1.830      ;
; 0.982 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|sub_parity10a[0]                 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|parity9                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.276      ;
; 1.006 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|sub_parity10a[1]                 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|parity9                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 1.294      ;
; 1.009 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|sub_parity10a[3]                 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|parity9                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.301      ;
; 1.013 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[1]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a6~porta_address_reg0    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.477      ; 1.744      ;
; 1.013 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a11                      ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|sub_parity10a[2]                 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.305      ;
; 1.015 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[11]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[11]                                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.307      ;
; 1.022 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a10                      ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a12                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.315      ;
; 1.023 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a10                      ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a11                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.316      ;
; 1.029 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[1]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_address_reg0    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.478      ; 1.761      ;
; 1.044 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[3]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[3]                                           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.335      ;
; 1.044 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a4                       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|sub_parity10a[1]                 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.085      ; 1.341      ;
; 1.046 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a4                       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[4]                                                   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.085      ; 1.343      ;
; 1.059 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[9]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[9]                                           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.352      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'NOE'                                                                                                                                                                                                                                                                                                                         ;
+-------+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                       ; To Node                                                                                                                         ; Launch Clock           ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------+--------------+------------+------------+
; 0.453 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a3                       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a3                       ; NOE                    ; NOE         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a12                      ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a12                      ; NOE                    ; NOE         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a0                       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a0                       ; NOE                    ; NOE         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a1                       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a1                       ; NOE                    ; NOE         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a2                       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a2                       ; NOE                    ; NOE         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a5                       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a5                       ; NOE                    ; NOE         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a11                      ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a11                      ; NOE                    ; NOE         ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a6                       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a6                       ; NOE                    ; NOE         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a4                       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a4                       ; NOE                    ; NOE         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a8                       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a8                       ; NOE                    ; NOE         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a9                       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a9                       ; NOE                    ; NOE         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a10                      ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a10                      ; NOE                    ; NOE         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a7                       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a7                       ; NOE                    ; NOE         ; 0.000        ; 0.080      ; 0.746      ;
; 0.502 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[5]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[5]  ; NOE                    ; NOE         ; 0.000        ; 0.080      ; 0.794      ;
; 0.525 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a8                       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a6~portb_address_reg0    ; NOE                    ; NOE         ; 0.000        ; 0.398      ; 1.177      ;
; 0.530 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a3                       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~portb_address_reg0    ; NOE                    ; NOE         ; 0.000        ; 0.396      ; 1.180      ;
; 0.533 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a11                      ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[11]                                                  ; NOE                    ; NOE         ; 0.000        ; 0.081      ; 0.826      ;
; 0.537 ; SAVE_ADDR:inst|ADDR[0]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[5]                              ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 2.890      ; 3.929      ;
; 0.537 ; SAVE_ADDR:inst|ADDR[0]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[4]                              ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 2.890      ; 3.929      ;
; 0.545 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a6                       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a6~portb_address_reg0    ; NOE                    ; NOE         ; 0.000        ; 0.398      ; 1.197      ;
; 0.559 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a5                       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a6~portb_address_reg0    ; NOE                    ; NOE         ; 0.000        ; 0.395      ; 1.208      ;
; 0.564 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a3                       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a6~portb_address_reg0    ; NOE                    ; NOE         ; 0.000        ; 0.395      ; 1.213      ;
; 0.582 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a1                       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a6~portb_address_reg0    ; NOE                    ; NOE         ; 0.000        ; 0.395      ; 1.231      ;
; 0.585 ; SAVE_ADDR:inst|ADDR[0]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[7]                              ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 2.888      ; 3.975      ;
; 0.585 ; SAVE_ADDR:inst|ADDR[0]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[6]                              ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 2.888      ; 3.975      ;
; 0.588 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a9                       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a6~portb_address_reg0    ; NOE                    ; NOE         ; 0.000        ; 0.399      ; 1.241      ;
; 0.596 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a2                       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a6~portb_address_reg0    ; NOE                    ; NOE         ; 0.000        ; 0.395      ; 1.245      ;
; 0.675 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a12                      ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|sub_parity7a[3]                  ; NOE                    ; NOE         ; 0.000        ; 0.081      ; 0.968      ;
; 0.675 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a12                      ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[12]                                                  ; NOE                    ; NOE         ; 0.000        ; 0.081      ; 0.968      ;
; 0.690 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a6                       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|sub_parity7a[1]                  ; NOE                    ; NOE         ; 0.000        ; 0.080      ; 0.982      ;
; 0.710 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a6                       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[6]                                                   ; NOE                    ; NOE         ; 0.000        ; 0.080      ; 1.002      ;
; 0.717 ; SAVE_ADDR:inst|ADDR[0]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[1]                                                   ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 2.574      ; 3.794      ;
; 0.717 ; SAVE_ADDR:inst|ADDR[0]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[0]                                                   ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 2.574      ; 3.794      ;
; 0.717 ; SAVE_ADDR:inst|ADDR[0]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[3]                                                   ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 2.574      ; 3.794      ;
; 0.717 ; SAVE_ADDR:inst|ADDR[0]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[4]                                                   ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 2.574      ; 3.794      ;
; 0.735 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a10                      ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[10]                                                  ; NOE                    ; NOE         ; 0.000        ; 0.080      ; 1.027      ;
; 0.742 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|sub_parity7a[2]                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|parity6                          ; NOE                    ; NOE         ; 0.000        ; 0.081      ; 1.035      ;
; 0.748 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a0                       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a1                       ; NOE                    ; NOE         ; 0.000        ; 0.081      ; 1.041      ;
; 0.772 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a7                       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a6~portb_address_reg0    ; NOE                    ; NOE         ; 0.000        ; 0.399      ; 1.425      ;
; 0.776 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a2                       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a3                       ; NOE                    ; NOE         ; 0.000        ; 0.081      ; 1.069      ;
; 0.777 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a11                      ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|sub_parity7a[2]                  ; NOE                    ; NOE         ; 0.000        ; 0.081      ; 1.070      ;
; 0.779 ; SAVE_ADDR:inst|ADDR[0]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[5]                              ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; -0.500       ; 2.890      ; 3.671      ;
; 0.779 ; SAVE_ADDR:inst|ADDR[0]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[4]                              ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; -0.500       ; 2.890      ; 3.671      ;
; 0.787 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a9                       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a10                      ; NOE                    ; NOE         ; 0.000        ; 0.080      ; 1.079      ;
; 0.823 ; SAVE_ADDR:inst|ADDR[0]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[7]                              ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; -0.500       ; 2.888      ; 3.713      ;
; 0.823 ; SAVE_ADDR:inst|ADDR[0]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[6]                              ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; -0.500       ; 2.888      ; 3.713      ;
; 0.836 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a5                       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a2~portb_address_reg0    ; NOE                    ; NOE         ; 0.000        ; 0.397      ; 1.487      ;
; 0.844 ; SAVE_ADDR:inst|ADDR[0]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a2~portb_address_reg0    ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 2.895      ; 4.284      ;
; 0.855 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a5                       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~portb_address_reg0    ; NOE                    ; NOE         ; 0.000        ; 0.396      ; 1.505      ;
; 0.862 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a1                       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a4~portb_address_reg0    ; NOE                    ; NOE         ; 0.000        ; 0.397      ; 1.513      ;
; 0.867 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a3                       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a2~portb_address_reg0    ; NOE                    ; NOE         ; 0.000        ; 0.397      ; 1.518      ;
; 0.878 ; SAVE_ADDR:inst|ADDR[0]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[1]                              ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 2.889      ; 4.269      ;
; 0.878 ; SAVE_ADDR:inst|ADDR[0]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[0]                              ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 2.889      ; 4.269      ;
; 0.881 ; SAVE_ADDR:inst|ADDR[0]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[3]                              ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 2.890      ; 4.273      ;
; 0.881 ; SAVE_ADDR:inst|ADDR[0]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[2]                              ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 2.890      ; 4.273      ;
; 0.884 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[12] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[12] ; NOE                    ; NOE         ; 0.000        ; 0.081      ; 1.177      ;
; 0.890 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a4                       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a2~portb_address_reg0    ; NOE                    ; NOE         ; 0.000        ; 0.400      ; 1.544      ;
; 0.896 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a2                       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a4~portb_address_reg0    ; NOE                    ; NOE         ; 0.000        ; 0.397      ; 1.547      ;
; 0.896 ; SAVE_ADDR:inst|ADDR[0]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a4~portb_address_reg0    ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 2.895      ; 4.336      ;
; 0.900 ; SAVE_ADDR:inst|ADDR[0]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~portb_address_reg0    ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 2.894      ; 4.339      ;
; 0.901 ; SAVE_ADDR:inst|ADDR[0]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|sub_parity7a[0]                  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 2.574      ; 3.978      ;
; 0.901 ; SAVE_ADDR:inst|ADDR[0]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|sub_parity7a[2]                  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 2.574      ; 3.978      ;
; 0.901 ; SAVE_ADDR:inst|ADDR[0]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|sub_parity7a[3]                  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 2.574      ; 3.978      ;
; 0.901 ; SAVE_ADDR:inst|ADDR[0]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|parity6                          ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 2.574      ; 3.978      ;
; 0.901 ; SAVE_ADDR:inst|ADDR[0]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[10]                                                  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 2.574      ; 3.978      ;
; 0.901 ; SAVE_ADDR:inst|ADDR[0]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[12]                                                  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 2.574      ; 3.978      ;
; 0.901 ; SAVE_ADDR:inst|ADDR[0]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[8]                                                   ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 2.574      ; 3.978      ;
; 0.901 ; SAVE_ADDR:inst|ADDR[0]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[11]                                                  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 2.574      ; 3.978      ;
; 0.906 ; SAVE_ADDR:inst|ADDR[0]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a6~portb_address_reg0    ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 2.893      ; 4.344      ;
; 0.916 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a6                       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a2~portb_address_reg0    ; NOE                    ; NOE         ; 0.000        ; 0.400      ; 1.570      ;
; 0.918 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|sub_parity7a[1]                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|parity6                          ; NOE                    ; NOE         ; 0.000        ; 0.079      ; 1.209      ;
; 0.919 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a3                       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a4~portb_address_reg0    ; NOE                    ; NOE         ; 0.000        ; 0.397      ; 1.570      ;
; 0.925 ; SAVE_ADDR:inst|ADDR[0]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a1                       ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 2.579      ; 4.007      ;
; 0.927 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a9                       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a4~portb_address_reg0    ; NOE                    ; NOE         ; 0.000        ; 0.401      ; 1.582      ;
; 0.938 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a2                       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~portb_address_reg0    ; NOE                    ; NOE         ; 0.000        ; 0.396      ; 1.588      ;
; 0.938 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a9                       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~portb_address_reg0    ; NOE                    ; NOE         ; 0.000        ; 0.400      ; 1.592      ;
; 0.940 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a1                       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~portb_address_reg0    ; NOE                    ; NOE         ; 0.000        ; 0.396      ; 1.590      ;
; 0.944 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[6]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[6]  ; NOE                    ; NOE         ; 0.000        ; 0.080      ; 1.236      ;
; 0.947 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|sub_parity7a[3]                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|parity6                          ; NOE                    ; NOE         ; 0.000        ; 0.081      ; 1.240      ;
; 0.950 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a4                       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|sub_parity7a[1]                  ; NOE                    ; NOE         ; 0.000        ; 0.080      ; 1.242      ;
; 0.962 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a4                       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[4]                                                   ; NOE                    ; NOE         ; 0.000        ; 0.079      ; 1.253      ;
; 0.974 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a10                      ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a12                      ; NOE                    ; NOE         ; 0.000        ; 0.080      ; 1.266      ;
; 0.975 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a10                      ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a11                      ; NOE                    ; NOE         ; 0.000        ; 0.080      ; 1.267      ;
; 0.975 ; SAVE_ADDR:inst|ADDR[0]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|sub_parity7a[1]                  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 2.575      ; 4.053      ;
; 0.975 ; SAVE_ADDR:inst|ADDR[0]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[7]                                                   ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 2.575      ; 4.053      ;
; 0.975 ; SAVE_ADDR:inst|ADDR[0]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[2]                                                   ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 2.575      ; 4.053      ;
; 0.975 ; SAVE_ADDR:inst|ADDR[0]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[5]                                                   ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 2.575      ; 4.053      ;
; 0.975 ; SAVE_ADDR:inst|ADDR[0]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[9]                                                   ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 2.575      ; 4.053      ;
; 0.975 ; SAVE_ADDR:inst|ADDR[0]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[6]                                                   ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 2.575      ; 4.053      ;
; 0.977 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a9                       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a2~portb_address_reg0    ; NOE                    ; NOE         ; 0.000        ; 0.401      ; 1.632      ;
; 0.979 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a1                       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a2~portb_address_reg0    ; NOE                    ; NOE         ; 0.000        ; 0.397      ; 1.630      ;
; 0.980 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a2                       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a2~portb_address_reg0    ; NOE                    ; NOE         ; 0.000        ; 0.397      ; 1.631      ;
; 1.003 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[9]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[9]  ; NOE                    ; NOE         ; 0.000        ; 0.077      ; 1.292      ;
; 1.017 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a8                       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|sub_parity7a[2]                  ; NOE                    ; NOE         ; 0.000        ; 0.079      ; 1.308      ;
; 1.038 ; SAVE_ADDR:inst|ADDR[0]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a2~portb_address_reg0    ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; -0.500       ; 2.895      ; 3.978      ;
; 1.054 ; SAVE_ADDR:inst|ADDR[0]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[1]                                                   ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; -0.500       ; 2.574      ; 3.631      ;
; 1.054 ; SAVE_ADDR:inst|ADDR[0]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[0]                                                   ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; -0.500       ; 2.574      ; 3.631      ;
; 1.054 ; SAVE_ADDR:inst|ADDR[0]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[3]                                                   ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; -0.500       ; 2.574      ; 3.631      ;
; 1.054 ; SAVE_ADDR:inst|ADDR[0]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[4]                                                   ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; -0.500       ; 2.574      ; 3.631      ;
; 1.069 ; SAVE_ADDR:inst|ADDR[0]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a4                       ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 2.575      ; 4.147      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'inst2|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                               ;
+-------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                       ; To Node                            ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.454 ; ADC_FIFO:inst4|current_state.START                                                                                              ; ADC_FIFO:inst4|current_state.START ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 1.071 ; ADC_FIFO:inst4|current_state.START                                                                                              ; ADC_FIFO:inst4|wr_enable           ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.363      ;
; 1.072 ; ADC_FIFO:inst4|current_state.START                                                                                              ; ADC_FIFO:inst4|rd_enable           ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.364      ;
; 1.415 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[1]  ; ADC_FIFO:inst4|current_state.START ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.177      ; 1.824      ;
; 1.580 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[12] ; ADC_FIFO:inst4|current_state.START ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.177      ; 1.989      ;
; 1.610 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[10] ; ADC_FIFO:inst4|current_state.START ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.177      ; 2.019      ;
; 1.656 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[6]  ; ADC_FIFO:inst4|current_state.START ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.177      ; 2.065      ;
; 1.689 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[9]  ; ADC_FIFO:inst4|current_state.START ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.177      ; 2.098      ;
; 1.794 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[5]  ; ADC_FIFO:inst4|current_state.START ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.177      ; 2.203      ;
; 1.898 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[11] ; ADC_FIFO:inst4|current_state.START ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.177      ; 2.307      ;
; 1.905 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[10]                                                  ; ADC_FIFO:inst4|current_state.START ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.177      ; 2.314      ;
; 1.912 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[12]                                                  ; ADC_FIFO:inst4|current_state.START ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.177      ; 2.321      ;
; 1.926 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[8]  ; ADC_FIFO:inst4|current_state.START ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.177      ; 2.335      ;
; 2.037 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[1]  ; ADC_FIFO:inst4|wr_enable           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.177      ; 2.446      ;
; 2.039 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[1]  ; ADC_FIFO:inst4|rd_enable           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.177      ; 2.448      ;
; 2.087 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[4]  ; ADC_FIFO:inst4|current_state.START ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.173      ; 2.492      ;
; 2.115 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[7]  ; ADC_FIFO:inst4|current_state.START ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.173      ; 2.520      ;
; 2.200 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[8]                                                   ; ADC_FIFO:inst4|current_state.START ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.177      ; 2.609      ;
; 2.202 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[12] ; ADC_FIFO:inst4|wr_enable           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.177      ; 2.611      ;
; 2.204 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[12] ; ADC_FIFO:inst4|rd_enable           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.177      ; 2.613      ;
; 2.210 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[1]                                                   ; ADC_FIFO:inst4|current_state.START ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.179      ; 2.621      ;
; 2.232 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[10] ; ADC_FIFO:inst4|wr_enable           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.177      ; 2.641      ;
; 2.234 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[10] ; ADC_FIFO:inst4|rd_enable           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.177      ; 2.643      ;
; 2.261 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[6]  ; ADC_FIFO:inst4|wr_enable           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.177      ; 2.670      ;
; 2.262 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[6]  ; ADC_FIFO:inst4|rd_enable           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.177      ; 2.671      ;
; 2.290 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[2]  ; ADC_FIFO:inst4|current_state.START ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.178      ; 2.700      ;
; 2.294 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[9]  ; ADC_FIFO:inst4|wr_enable           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.177      ; 2.703      ;
; 2.295 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[9]  ; ADC_FIFO:inst4|rd_enable           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.177      ; 2.704      ;
; 2.416 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[5]  ; ADC_FIFO:inst4|wr_enable           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.177      ; 2.825      ;
; 2.418 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[5]  ; ADC_FIFO:inst4|rd_enable           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.177      ; 2.827      ;
; 2.418 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[4]                                                   ; ADC_FIFO:inst4|current_state.START ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.173      ; 2.823      ;
; 2.434 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[11]                                                  ; ADC_FIFO:inst4|current_state.START ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.178      ; 2.844      ;
; 2.441 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[7]                                                   ; ADC_FIFO:inst4|current_state.START ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.173      ; 2.846      ;
; 2.506 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[11] ; ADC_FIFO:inst4|wr_enable           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.177      ; 2.915      ;
; 2.507 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[11] ; ADC_FIFO:inst4|rd_enable           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.177      ; 2.916      ;
; 2.510 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[10]                                                  ; ADC_FIFO:inst4|wr_enable           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.177      ; 2.919      ;
; 2.511 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[10]                                                  ; ADC_FIFO:inst4|rd_enable           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.177      ; 2.920      ;
; 2.514 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[9]                                                   ; ADC_FIFO:inst4|current_state.START ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.178      ; 2.924      ;
; 2.517 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[12]                                                  ; ADC_FIFO:inst4|wr_enable           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.177      ; 2.926      ;
; 2.518 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[12]                                                  ; ADC_FIFO:inst4|rd_enable           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.177      ; 2.927      ;
; 2.533 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[3]  ; ADC_FIFO:inst4|current_state.START ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.178      ; 2.943      ;
; 2.539 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[8]  ; ADC_FIFO:inst4|wr_enable           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.177      ; 2.948      ;
; 2.540 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[8]  ; ADC_FIFO:inst4|rd_enable           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.177      ; 2.949      ;
; 2.563 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[6]                                                   ; ADC_FIFO:inst4|current_state.START ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.178      ; 2.973      ;
; 2.563 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[0]  ; ADC_FIFO:inst4|current_state.START ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.178      ; 2.973      ;
; 2.679 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[2]                                                   ; ADC_FIFO:inst4|current_state.START ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.179      ; 3.090      ;
; 2.709 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[4]  ; ADC_FIFO:inst4|wr_enable           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.173      ; 3.114      ;
; 2.711 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[4]  ; ADC_FIFO:inst4|rd_enable           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.173      ; 3.116      ;
; 2.737 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[7]  ; ADC_FIFO:inst4|wr_enable           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.173      ; 3.142      ;
; 2.739 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[7]  ; ADC_FIFO:inst4|rd_enable           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.173      ; 3.144      ;
; 2.746 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[5]                                                   ; ADC_FIFO:inst4|current_state.START ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.173      ; 3.151      ;
; 2.805 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[8]                                                   ; ADC_FIFO:inst4|wr_enable           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.177      ; 3.214      ;
; 2.806 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[8]                                                   ; ADC_FIFO:inst4|rd_enable           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.177      ; 3.215      ;
; 2.832 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[1]                                                   ; ADC_FIFO:inst4|wr_enable           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.179      ; 3.243      ;
; 2.834 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[1]                                                   ; ADC_FIFO:inst4|rd_enable           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.179      ; 3.245      ;
; 2.912 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[2]  ; ADC_FIFO:inst4|wr_enable           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.178      ; 3.322      ;
; 2.914 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[2]  ; ADC_FIFO:inst4|rd_enable           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.178      ; 3.324      ;
; 2.915 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[0]                                                   ; ADC_FIFO:inst4|current_state.START ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.178      ; 3.325      ;
; 3.023 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[4]                                                   ; ADC_FIFO:inst4|wr_enable           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.173      ; 3.428      ;
; 3.024 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[4]                                                   ; ADC_FIFO:inst4|rd_enable           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.173      ; 3.429      ;
; 3.039 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[11]                                                  ; ADC_FIFO:inst4|wr_enable           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.178      ; 3.449      ;
; 3.040 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[11]                                                  ; ADC_FIFO:inst4|rd_enable           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.178      ; 3.450      ;
; 3.046 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[7]                                                   ; ADC_FIFO:inst4|wr_enable           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.173      ; 3.451      ;
; 3.047 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[7]                                                   ; ADC_FIFO:inst4|rd_enable           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.173      ; 3.452      ;
; 3.118 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[3]                                                   ; ADC_FIFO:inst4|current_state.START ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.177      ; 3.527      ;
; 3.119 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[9]                                                   ; ADC_FIFO:inst4|wr_enable           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.178      ; 3.529      ;
; 3.120 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[9]                                                   ; ADC_FIFO:inst4|rd_enable           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.178      ; 3.530      ;
; 3.155 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[3]  ; ADC_FIFO:inst4|wr_enable           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.178      ; 3.565      ;
; 3.157 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[3]  ; ADC_FIFO:inst4|rd_enable           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.178      ; 3.567      ;
; 3.168 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[6]                                                   ; ADC_FIFO:inst4|wr_enable           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.178      ; 3.578      ;
; 3.169 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[6]                                                   ; ADC_FIFO:inst4|rd_enable           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.178      ; 3.579      ;
; 3.185 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[0]  ; ADC_FIFO:inst4|wr_enable           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.178      ; 3.595      ;
; 3.187 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[0]  ; ADC_FIFO:inst4|rd_enable           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.178      ; 3.597      ;
; 3.301 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[2]                                                   ; ADC_FIFO:inst4|wr_enable           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.179      ; 3.712      ;
; 3.303 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[2]                                                   ; ADC_FIFO:inst4|rd_enable           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.179      ; 3.714      ;
; 3.368 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[5]                                                   ; ADC_FIFO:inst4|wr_enable           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.173      ; 3.773      ;
; 3.370 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[5]                                                   ; ADC_FIFO:inst4|rd_enable           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.173      ; 3.775      ;
; 3.537 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[0]                                                   ; ADC_FIFO:inst4|wr_enable           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.178      ; 3.947      ;
; 3.539 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[0]                                                   ; ADC_FIFO:inst4|rd_enable           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.178      ; 3.949      ;
; 3.740 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[3]                                                   ; ADC_FIFO:inst4|wr_enable           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.177      ; 4.149      ;
; 3.742 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[3]                                                   ; ADC_FIFO:inst4|rd_enable           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.177      ; 4.151      ;
; 4.197 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[0]  ; ADC_FIFO:inst4|current_state.START ; NOE                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.164     ; 2.355      ;
; 4.208 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[1]  ; ADC_FIFO:inst4|current_state.START ; NOE                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.164     ; 2.366      ;
; 4.221 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[2]  ; ADC_FIFO:inst4|current_state.START ; NOE                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.165     ; 2.378      ;
; 4.230 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[4]  ; ADC_FIFO:inst4|current_state.START ; NOE                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.164     ; 2.388      ;
; 4.251 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[3]                                                   ; ADC_FIFO:inst4|current_state.START ; NOE                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.164     ; 2.409      ;
; 4.261 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[1]                                                   ; ADC_FIFO:inst4|current_state.START ; NOE                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.164     ; 2.419      ;
; 4.275 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[2]                                                   ; ADC_FIFO:inst4|current_state.START ; NOE                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.165     ; 2.432      ;
; 4.508 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[3]  ; ADC_FIFO:inst4|current_state.START ; NOE                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.164     ; 2.666      ;
; 4.519 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[7]                                                   ; ADC_FIFO:inst4|current_state.START ; NOE                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.165     ; 2.676      ;
; 4.542 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[7]  ; ADC_FIFO:inst4|current_state.START ; NOE                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.164     ; 2.700      ;
; 4.555 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[5]  ; ADC_FIFO:inst4|current_state.START ; NOE                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.165     ; 2.712      ;
; 4.556 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[0]                                                   ; ADC_FIFO:inst4|current_state.START ; NOE                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.164     ; 2.714      ;
; 4.579 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[5]                                                   ; ADC_FIFO:inst4|current_state.START ; NOE                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.165     ; 2.736      ;
; 4.600 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[6]  ; ADC_FIFO:inst4|current_state.START ; NOE                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.165     ; 2.757      ;
; 4.654 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[6]                                                   ; ADC_FIFO:inst4|current_state.START ; NOE                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.165     ; 2.811      ;
; 4.718 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[8]  ; ADC_FIFO:inst4|current_state.START ; NOE                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.163     ; 2.877      ;
; 4.769 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[10] ; ADC_FIFO:inst4|current_state.START ; NOE                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.163     ; 2.928      ;
; 4.769 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[4]                                                   ; ADC_FIFO:inst4|current_state.START ; NOE                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.164     ; 2.927      ;
; 4.773 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[8]                                                   ; ADC_FIFO:inst4|current_state.START ; NOE                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.163     ; 2.932      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk'                                                                                                                                                                                        ;
+-------+-------------------------+------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node               ; To Node                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------+------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.737 ; phase_acc:inst3|acc[6]  ; phase_acc:inst3|acc[6]                                                                                           ; clk          ; clk         ; 0.000        ; 0.080      ; 1.029      ;
; 0.737 ; phase_acc:inst3|acc[16] ; phase_acc:inst3|acc[16]                                                                                          ; clk          ; clk         ; 0.000        ; 0.080      ; 1.029      ;
; 0.738 ; phase_acc:inst3|acc[3]  ; phase_acc:inst3|acc[3]                                                                                           ; clk          ; clk         ; 0.000        ; 0.080      ; 1.030      ;
; 0.738 ; phase_acc:inst3|acc[10] ; phase_acc:inst3|acc[10]                                                                                          ; clk          ; clk         ; 0.000        ; 0.080      ; 1.030      ;
; 0.738 ; phase_acc:inst3|acc[12] ; phase_acc:inst3|acc[12]                                                                                          ; clk          ; clk         ; 0.000        ; 0.080      ; 1.030      ;
; 0.738 ; phase_acc:inst3|acc[15] ; phase_acc:inst3|acc[15]                                                                                          ; clk          ; clk         ; 0.000        ; 0.080      ; 1.030      ;
; 0.738 ; phase_acc:inst3|acc[18] ; phase_acc:inst3|acc[18]                                                                                          ; clk          ; clk         ; 0.000        ; 0.080      ; 1.030      ;
; 0.738 ; phase_acc:inst3|acc[22] ; phase_acc:inst3|acc[22]                                                                                          ; clk          ; clk         ; 0.000        ; 0.080      ; 1.030      ;
; 0.739 ; phase_acc:inst3|acc[1]  ; phase_acc:inst3|acc[1]                                                                                           ; clk          ; clk         ; 0.000        ; 0.080      ; 1.031      ;
; 0.739 ; phase_acc:inst3|acc[5]  ; phase_acc:inst3|acc[5]                                                                                           ; clk          ; clk         ; 0.000        ; 0.080      ; 1.031      ;
; 0.739 ; phase_acc:inst3|acc[8]  ; phase_acc:inst3|acc[8]                                                                                           ; clk          ; clk         ; 0.000        ; 0.080      ; 1.031      ;
; 0.739 ; phase_acc:inst3|acc[11] ; phase_acc:inst3|acc[11]                                                                                          ; clk          ; clk         ; 0.000        ; 0.080      ; 1.031      ;
; 0.739 ; phase_acc:inst3|acc[13] ; phase_acc:inst3|acc[13]                                                                                          ; clk          ; clk         ; 0.000        ; 0.080      ; 1.031      ;
; 0.739 ; phase_acc:inst3|acc[19] ; phase_acc:inst3|acc[19]                                                                                          ; clk          ; clk         ; 0.000        ; 0.080      ; 1.031      ;
; 0.740 ; phase_acc:inst3|acc[9]  ; phase_acc:inst3|acc[9]                                                                                           ; clk          ; clk         ; 0.000        ; 0.080      ; 1.032      ;
; 0.740 ; phase_acc:inst3|acc[17] ; phase_acc:inst3|acc[17]                                                                                          ; clk          ; clk         ; 0.000        ; 0.080      ; 1.032      ;
; 0.740 ; phase_acc:inst3|acc[21] ; phase_acc:inst3|acc[21]                                                                                          ; clk          ; clk         ; 0.000        ; 0.080      ; 1.032      ;
; 0.741 ; phase_acc:inst3|acc[7]  ; phase_acc:inst3|acc[7]                                                                                           ; clk          ; clk         ; 0.000        ; 0.080      ; 1.033      ;
; 0.742 ; phase_acc:inst3|acc[23] ; phase_acc:inst3|acc[23]                                                                                          ; clk          ; clk         ; 0.000        ; 0.080      ; 1.034      ;
; 0.757 ; phase_acc:inst3|acc[0]  ; phase_acc:inst3|acc[0]                                                                                           ; clk          ; clk         ; 0.000        ; 0.080      ; 1.049      ;
; 0.764 ; phase_acc:inst3|acc[30] ; phase_acc:inst3|acc[30]                                                                                          ; clk          ; clk         ; 0.000        ; 0.080      ; 1.056      ;
; 0.765 ; phase_acc:inst3|acc[24] ; phase_acc:inst3|acc[24]                                                                                          ; clk          ; clk         ; 0.000        ; 0.080      ; 1.057      ;
; 0.765 ; phase_acc:inst3|acc[26] ; phase_acc:inst3|acc[26]                                                                                          ; clk          ; clk         ; 0.000        ; 0.080      ; 1.057      ;
; 0.765 ; phase_acc:inst3|acc[27] ; phase_acc:inst3|acc[27]                                                                                          ; clk          ; clk         ; 0.000        ; 0.080      ; 1.057      ;
; 0.765 ; phase_acc:inst3|acc[29] ; phase_acc:inst3|acc[29]                                                                                          ; clk          ; clk         ; 0.000        ; 0.080      ; 1.057      ;
; 0.766 ; phase_acc:inst3|acc[31] ; phase_acc:inst3|acc[31]                                                                                          ; clk          ; clk         ; 0.000        ; 0.080      ; 1.058      ;
; 0.767 ; phase_acc:inst3|acc[25] ; phase_acc:inst3|acc[25]                                                                                          ; clk          ; clk         ; 0.000        ; 0.080      ; 1.059      ;
; 0.882 ; BUFF:inst5|DATA_OUT[10] ; phase_acc:inst3|acc[10]                                                                                          ; NWE          ; clk         ; 0.000        ; 0.096      ; 1.230      ;
; 0.885 ; BUFF:inst5|DATA_OUT[13] ; phase_acc:inst3|acc[13]                                                                                          ; NWE          ; clk         ; 0.000        ; 0.096      ; 1.233      ;
; 0.886 ; BUFF:inst5|DATA_OUT[12] ; phase_acc:inst3|acc[12]                                                                                          ; NWE          ; clk         ; 0.000        ; 0.096      ; 1.234      ;
; 0.893 ; BUFF:inst5|DATA_OUT[2]  ; phase_acc:inst3|acc[2]                                                                                           ; NWE          ; clk         ; 0.000        ; 0.094      ; 1.239      ;
; 0.893 ; BUFF:inst5|DATA_OUT[5]  ; phase_acc:inst3|acc[5]                                                                                           ; NWE          ; clk         ; 0.000        ; 0.094      ; 1.239      ;
; 0.906 ; BUFF:inst5|DATA_OUT[0]  ; phase_acc:inst3|acc[0]                                                                                           ; NWE          ; clk         ; 0.000        ; 0.094      ; 1.252      ;
; 0.930 ; BUFF:inst5|DATA_OUT[6]  ; phase_acc:inst3|acc[6]                                                                                           ; NWE          ; clk         ; 0.000        ; 0.094      ; 1.276      ;
; 0.930 ; BUFF:inst5|DATA_OUT[8]  ; phase_acc:inst3|acc[8]                                                                                           ; NWE          ; clk         ; 0.000        ; 0.096      ; 1.278      ;
; 0.932 ; phase_acc:inst3|acc[4]  ; phase_acc:inst3|acc[4]                                                                                           ; clk          ; clk         ; 0.000        ; 0.080      ; 1.224      ;
; 0.933 ; phase_acc:inst3|acc[20] ; phase_acc:inst3|acc[20]                                                                                          ; clk          ; clk         ; 0.000        ; 0.080      ; 1.225      ;
; 0.935 ; BUFF:inst5|DATA_OUT[14] ; phase_acc:inst3|acc[14]                                                                                          ; NWE          ; clk         ; 0.000        ; 0.094      ; 1.281      ;
; 0.937 ; BUFF:inst5|DATA_OUT[3]  ; phase_acc:inst3|acc[3]                                                                                           ; NWE          ; clk         ; 0.000        ; 0.094      ; 1.283      ;
; 0.937 ; BUFF:inst5|DATA_OUT[4]  ; phase_acc:inst3|acc[4]                                                                                           ; NWE          ; clk         ; 0.000        ; 0.094      ; 1.283      ;
; 0.947 ; BUFF:inst5|DATA_OUT[11] ; phase_acc:inst3|acc[11]                                                                                          ; NWE          ; clk         ; 0.000        ; 0.094      ; 1.293      ;
; 0.948 ; phase_acc:inst3|acc[28] ; phase_acc:inst3|acc[28]                                                                                          ; clk          ; clk         ; 0.000        ; 0.080      ; 1.240      ;
; 0.950 ; BUFF:inst5|DATA_OUT[1]  ; phase_acc:inst3|acc[1]                                                                                           ; NWE          ; clk         ; 0.000        ; 0.094      ; 1.296      ;
; 0.952 ; BUFF:inst5|DATA_OUT[7]  ; phase_acc:inst3|acc[7]                                                                                           ; NWE          ; clk         ; 0.000        ; 0.094      ; 1.298      ;
; 1.062 ; phase_acc:inst3|acc[29] ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|ram_block1a0~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.403      ; 1.719      ;
; 1.076 ; phase_acc:inst3|acc[28] ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|ram_block1a0~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.403      ; 1.733      ;
; 1.084 ; phase_acc:inst3|acc[25] ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|ram_block1a0~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.403      ; 1.741      ;
; 1.087 ; phase_acc:inst3|acc[24] ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|ram_block1a0~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.403      ; 1.744      ;
; 1.090 ; phase_acc:inst3|acc[15] ; phase_acc:inst3|acc[16]                                                                                          ; clk          ; clk         ; 0.000        ; 0.081      ; 1.383      ;
; 1.091 ; phase_acc:inst3|acc[1]  ; phase_acc:inst3|acc[2]                                                                                           ; clk          ; clk         ; 0.000        ; 0.080      ; 1.383      ;
; 1.091 ; phase_acc:inst3|acc[3]  ; phase_acc:inst3|acc[4]                                                                                           ; clk          ; clk         ; 0.000        ; 0.080      ; 1.383      ;
; 1.092 ; phase_acc:inst3|acc[13] ; phase_acc:inst3|acc[14]                                                                                          ; clk          ; clk         ; 0.000        ; 0.080      ; 1.384      ;
; 1.092 ; phase_acc:inst3|acc[5]  ; phase_acc:inst3|acc[6]                                                                                           ; clk          ; clk         ; 0.000        ; 0.080      ; 1.384      ;
; 1.092 ; phase_acc:inst3|acc[9]  ; phase_acc:inst3|acc[10]                                                                                          ; clk          ; clk         ; 0.000        ; 0.080      ; 1.384      ;
; 1.092 ; phase_acc:inst3|acc[11] ; phase_acc:inst3|acc[12]                                                                                          ; clk          ; clk         ; 0.000        ; 0.080      ; 1.384      ;
; 1.092 ; phase_acc:inst3|acc[17] ; phase_acc:inst3|acc[18]                                                                                          ; clk          ; clk         ; 0.000        ; 0.080      ; 1.384      ;
; 1.092 ; phase_acc:inst3|acc[19] ; phase_acc:inst3|acc[20]                                                                                          ; clk          ; clk         ; 0.000        ; 0.080      ; 1.384      ;
; 1.093 ; phase_acc:inst3|acc[31] ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|ram_block1a0~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.403      ; 1.750      ;
; 1.093 ; phase_acc:inst3|acc[21] ; phase_acc:inst3|acc[22]                                                                                          ; clk          ; clk         ; 0.000        ; 0.080      ; 1.385      ;
; 1.093 ; phase_acc:inst3|acc[7]  ; phase_acc:inst3|acc[8]                                                                                           ; clk          ; clk         ; 0.000        ; 0.080      ; 1.385      ;
; 1.094 ; phase_acc:inst3|acc[23] ; phase_acc:inst3|acc[24]                                                                                          ; clk          ; clk         ; 0.000        ; 0.080      ; 1.386      ;
; 1.096 ; phase_acc:inst3|acc[26] ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|ram_block1a0~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.403      ; 1.753      ;
; 1.100 ; phase_acc:inst3|acc[0]  ; phase_acc:inst3|acc[1]                                                                                           ; clk          ; clk         ; 0.000        ; 0.080      ; 1.392      ;
; 1.100 ; phase_acc:inst3|acc[16] ; phase_acc:inst3|acc[17]                                                                                          ; clk          ; clk         ; 0.000        ; 0.080      ; 1.392      ;
; 1.100 ; phase_acc:inst3|acc[6]  ; phase_acc:inst3|acc[7]                                                                                           ; clk          ; clk         ; 0.000        ; 0.080      ; 1.392      ;
; 1.101 ; phase_acc:inst3|acc[10] ; phase_acc:inst3|acc[11]                                                                                          ; clk          ; clk         ; 0.000        ; 0.080      ; 1.393      ;
; 1.101 ; phase_acc:inst3|acc[12] ; phase_acc:inst3|acc[13]                                                                                          ; clk          ; clk         ; 0.000        ; 0.080      ; 1.393      ;
; 1.101 ; phase_acc:inst3|acc[18] ; phase_acc:inst3|acc[19]                                                                                          ; clk          ; clk         ; 0.000        ; 0.080      ; 1.393      ;
; 1.101 ; phase_acc:inst3|acc[22] ; phase_acc:inst3|acc[23]                                                                                          ; clk          ; clk         ; 0.000        ; 0.080      ; 1.393      ;
; 1.102 ; phase_acc:inst3|acc[8]  ; phase_acc:inst3|acc[9]                                                                                           ; clk          ; clk         ; 0.000        ; 0.080      ; 1.394      ;
; 1.102 ; BUFF:inst6|DATA_OUT[4]  ; phase_acc:inst3|acc[20]                                                                                          ; NWE          ; clk         ; 0.000        ; 0.092      ; 1.446      ;
; 1.103 ; phase_acc:inst3|acc[30] ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|ram_block1a0~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.403      ; 1.760      ;
; 1.109 ; phase_acc:inst3|acc[0]  ; phase_acc:inst3|acc[2]                                                                                           ; clk          ; clk         ; 0.000        ; 0.080      ; 1.401      ;
; 1.109 ; phase_acc:inst3|acc[16] ; phase_acc:inst3|acc[18]                                                                                          ; clk          ; clk         ; 0.000        ; 0.080      ; 1.401      ;
; 1.109 ; phase_acc:inst3|acc[6]  ; phase_acc:inst3|acc[8]                                                                                           ; clk          ; clk         ; 0.000        ; 0.080      ; 1.401      ;
; 1.110 ; phase_acc:inst3|acc[12] ; phase_acc:inst3|acc[14]                                                                                          ; clk          ; clk         ; 0.000        ; 0.080      ; 1.402      ;
; 1.110 ; phase_acc:inst3|acc[10] ; phase_acc:inst3|acc[12]                                                                                          ; clk          ; clk         ; 0.000        ; 0.080      ; 1.402      ;
; 1.110 ; phase_acc:inst3|acc[18] ; phase_acc:inst3|acc[20]                                                                                          ; clk          ; clk         ; 0.000        ; 0.080      ; 1.402      ;
; 1.110 ; phase_acc:inst3|acc[22] ; phase_acc:inst3|acc[24]                                                                                          ; clk          ; clk         ; 0.000        ; 0.080      ; 1.402      ;
; 1.111 ; phase_acc:inst3|acc[8]  ; phase_acc:inst3|acc[10]                                                                                          ; clk          ; clk         ; 0.000        ; 0.080      ; 1.403      ;
; 1.118 ; phase_acc:inst3|acc[29] ; phase_acc:inst3|acc[30]                                                                                          ; clk          ; clk         ; 0.000        ; 0.080      ; 1.410      ;
; 1.118 ; phase_acc:inst3|acc[27] ; phase_acc:inst3|acc[28]                                                                                          ; clk          ; clk         ; 0.000        ; 0.080      ; 1.410      ;
; 1.119 ; phase_acc:inst3|acc[25] ; phase_acc:inst3|acc[26]                                                                                          ; clk          ; clk         ; 0.000        ; 0.080      ; 1.411      ;
; 1.119 ; BUFF:inst5|DATA_OUT[15] ; phase_acc:inst3|acc[15]                                                                                          ; NWE          ; clk         ; 0.000        ; 0.091      ; 1.462      ;
; 1.126 ; BUFF:inst5|DATA_OUT[9]  ; phase_acc:inst3|acc[9]                                                                                           ; NWE          ; clk         ; 0.000        ; 0.094      ; 1.472      ;
; 1.127 ; phase_acc:inst3|acc[30] ; phase_acc:inst3|acc[31]                                                                                          ; clk          ; clk         ; 0.000        ; 0.080      ; 1.419      ;
; 1.128 ; phase_acc:inst3|acc[26] ; phase_acc:inst3|acc[27]                                                                                          ; clk          ; clk         ; 0.000        ; 0.080      ; 1.420      ;
; 1.128 ; phase_acc:inst3|acc[24] ; phase_acc:inst3|acc[25]                                                                                          ; clk          ; clk         ; 0.000        ; 0.080      ; 1.420      ;
; 1.137 ; phase_acc:inst3|acc[26] ; phase_acc:inst3|acc[28]                                                                                          ; clk          ; clk         ; 0.000        ; 0.080      ; 1.429      ;
; 1.137 ; phase_acc:inst3|acc[24] ; phase_acc:inst3|acc[26]                                                                                          ; clk          ; clk         ; 0.000        ; 0.080      ; 1.429      ;
; 1.143 ; phase_acc:inst3|acc[27] ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|ram_block1a0~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.403      ; 1.800      ;
; 1.194 ; BUFF:inst6|DATA_OUT[15] ; phase_acc:inst3|acc[31]                                                                                          ; NWE          ; clk         ; 0.000        ; 0.092      ; 1.538      ;
; 1.207 ; BUFF:inst6|DATA_OUT[7]  ; phase_acc:inst3|acc[23]                                                                                          ; NWE          ; clk         ; 0.000        ; 0.097      ; 1.556      ;
; 1.220 ; phase_acc:inst3|acc[15] ; phase_acc:inst3|acc[17]                                                                                          ; clk          ; clk         ; 0.000        ; 0.081      ; 1.513      ;
; 1.221 ; phase_acc:inst3|acc[2]  ; phase_acc:inst3|acc[2]                                                                                           ; clk          ; clk         ; 0.000        ; 0.080      ; 1.513      ;
; 1.222 ; phase_acc:inst3|acc[13] ; phase_acc:inst3|acc[15]                                                                                          ; clk          ; clk         ; 0.000        ; 0.080      ; 1.514      ;
; 1.222 ; phase_acc:inst3|acc[3]  ; phase_acc:inst3|acc[5]                                                                                           ; clk          ; clk         ; 0.000        ; 0.080      ; 1.514      ;
; 1.222 ; phase_acc:inst3|acc[1]  ; phase_acc:inst3|acc[3]                                                                                           ; clk          ; clk         ; 0.000        ; 0.080      ; 1.514      ;
; 1.222 ; phase_acc:inst3|acc[5]  ; phase_acc:inst3|acc[7]                                                                                           ; clk          ; clk         ; 0.000        ; 0.080      ; 1.514      ;
; 1.223 ; phase_acc:inst3|acc[19] ; phase_acc:inst3|acc[21]                                                                                          ; clk          ; clk         ; 0.000        ; 0.080      ; 1.515      ;
+-------+-------------------------+------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'SAVE_ADDR:inst|ADDR[0]'                                                                                      ;
+--------+-----------+-----------------------------------------+--------------+------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                 ; Launch Clock ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-----------------------------------------+--------------+------------------------+--------------+------------+------------+
; -0.118 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[5]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.500        ; 4.119      ; 3.392      ;
; -0.113 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[6]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.500        ; 4.119      ; 3.389      ;
; -0.096 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[0]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.500        ; 4.121      ; 3.394      ;
; -0.091 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[4]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.500        ; 4.121      ; 3.393      ;
; 0.066  ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[2]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.500        ; 4.119      ; 3.392      ;
; 0.068  ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[7]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.500        ; 4.118      ; 3.390      ;
; 0.069  ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[3]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.500        ; 4.118      ; 3.389      ;
; 0.071  ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[1]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.500        ; 4.119      ; 3.389      ;
; 0.161  ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[5]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 1.000        ; 4.119      ; 3.613      ;
; 0.165  ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[6]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 1.000        ; 4.119      ; 3.611      ;
; 0.184  ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[0]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 1.000        ; 4.121      ; 3.614      ;
; 0.188  ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[4]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 1.000        ; 4.121      ; 3.614      ;
; 0.345  ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[2]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 1.000        ; 4.119      ; 3.613      ;
; 0.347  ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[7]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 1.000        ; 4.118      ; 3.611      ;
; 0.347  ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[3]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 1.000        ; 4.118      ; 3.611      ;
; 0.350  ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[1]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 1.000        ; 4.119      ; 3.610      ;
+--------+-----------+-----------------------------------------+--------------+------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'SAVE_ADDR:inst|ADDR[0]'                                                                                       ;
+--------+-----------+-----------------------------------------+--------------+------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                 ; Launch Clock ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-----------------------------------------+--------------+------------------------+--------------+------------+------------+
; -0.942 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[6]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.000        ; 4.315      ; 3.403      ;
; -0.942 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[1]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.000        ; 4.315      ; 3.403      ;
; -0.941 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[4]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.000        ; 4.317      ; 3.406      ;
; -0.940 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[7]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.000        ; 4.314      ; 3.404      ;
; -0.940 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[3]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.000        ; 4.314      ; 3.404      ;
; -0.940 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[0]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.000        ; 4.317      ; 3.407      ;
; -0.939 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[5]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.000        ; 4.315      ; 3.406      ;
; -0.939 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[2]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.000        ; 4.315      ; 3.406      ;
; -0.646 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[6]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; -0.500       ; 4.315      ; 3.199      ;
; -0.646 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[1]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; -0.500       ; 4.315      ; 3.199      ;
; -0.645 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[3]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; -0.500       ; 4.314      ; 3.199      ;
; -0.644 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[7]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; -0.500       ; 4.314      ; 3.200      ;
; -0.644 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[4]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; -0.500       ; 4.317      ; 3.203      ;
; -0.643 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[5]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; -0.500       ; 4.315      ; 3.202      ;
; -0.643 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[2]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; -0.500       ; 4.315      ; 3.202      ;
; -0.643 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[0]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; -0.500       ; 4.317      ; 3.204      ;
+--------+-----------+-----------------------------------------+--------------+------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'NOE'                                                                                                                                                                ;
+--------+--------------+----------------+-----------------+-------+------------+---------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock ; Clock Edge ; Target                                                                                                                          ;
+--------+--------------+----------------+-----------------+-------+------------+---------------------------------------------------------------------------------------------------------------------------------+
; -3.201 ; 1.000        ; 4.201          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[0]                              ;
; -3.201 ; 1.000        ; 4.201          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[1]                              ;
; -3.201 ; 1.000        ; 4.201          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[2]                              ;
; -3.201 ; 1.000        ; 4.201          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[3]                              ;
; -3.201 ; 1.000        ; 4.201          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[4]                              ;
; -3.201 ; 1.000        ; 4.201          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[5]                              ;
; -3.201 ; 1.000        ; 4.201          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[6]                              ;
; -3.201 ; 1.000        ; 4.201          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[7]                              ;
; -3.201 ; 1.000        ; 4.201          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~portb_address_reg0    ;
; -3.201 ; 1.000        ; 4.201          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a2~portb_address_reg0    ;
; -3.201 ; 1.000        ; 4.201          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a4~portb_address_reg0    ;
; -3.201 ; 1.000        ; 4.201          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a6~portb_address_reg0    ;
; -3.000 ; 1.000        ; 4.000          ; Port Rate       ; NOE   ; Rise       ; NOE                                                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a0                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a1                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a10                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a11                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a12                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a2                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a3                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a4                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a5                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a6                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a7                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a8                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a9                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|parity6                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|sub_parity7a[0]                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|sub_parity7a[1]                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|sub_parity7a[2]                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|sub_parity7a[3]                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[0]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[10] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[11] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[12] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[1]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[2]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[3]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[4]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[5]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[6]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[7]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[8]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[9]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[0]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[10] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[11] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[12] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[1]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[2]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[3]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[4]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[5]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[6]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[7]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[8]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[9]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[0]                                                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[10]                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[11]                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[12]                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[1]                                                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[2]                                                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[3]                                                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[4]                                                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[5]                                                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[6]                                                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[7]                                                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[8]                                                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[9]                                                   ;
; 0.117  ; 0.352        ; 0.235          ; Low Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[4]                              ;
; 0.117  ; 0.352        ; 0.235          ; Low Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[5]                              ;
; 0.118  ; 0.353        ; 0.235          ; Low Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[0]                              ;
; 0.118  ; 0.353        ; 0.235          ; Low Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[1]                              ;
; 0.118  ; 0.353        ; 0.235          ; Low Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[2]                              ;
; 0.118  ; 0.353        ; 0.235          ; Low Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[3]                              ;
; 0.118  ; 0.353        ; 0.235          ; Low Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[6]                              ;
; 0.118  ; 0.353        ; 0.235          ; Low Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[7]                              ;
; 0.118  ; 0.353        ; 0.235          ; Low Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a4~portb_address_reg0    ;
; 0.119  ; 0.354        ; 0.235          ; Low Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~portb_address_reg0    ;
; 0.119  ; 0.354        ; 0.235          ; Low Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a2~portb_address_reg0    ;
; 0.119  ; 0.354        ; 0.235          ; Low Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a6~portb_address_reg0    ;
; 0.243  ; 0.431        ; 0.188          ; Low Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a0                       ;
; 0.243  ; 0.431        ; 0.188          ; Low Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a1                       ;
; 0.243  ; 0.431        ; 0.188          ; Low Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a10                      ;
; 0.243  ; 0.431        ; 0.188          ; Low Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a11                      ;
; 0.243  ; 0.431        ; 0.188          ; Low Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a12                      ;
; 0.243  ; 0.431        ; 0.188          ; Low Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a2                       ;
; 0.243  ; 0.431        ; 0.188          ; Low Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a3                       ;
; 0.243  ; 0.431        ; 0.188          ; Low Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a4                       ;
; 0.243  ; 0.431        ; 0.188          ; Low Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a5                       ;
; 0.243  ; 0.431        ; 0.188          ; Low Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a6                       ;
; 0.243  ; 0.431        ; 0.188          ; Low Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a7                       ;
; 0.243  ; 0.431        ; 0.188          ; Low Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a8                       ;
; 0.243  ; 0.431        ; 0.188          ; Low Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a9                       ;
; 0.243  ; 0.431        ; 0.188          ; Low Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|parity6                          ;
; 0.243  ; 0.431        ; 0.188          ; Low Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|sub_parity7a[0]                  ;
; 0.243  ; 0.431        ; 0.188          ; Low Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|sub_parity7a[1]                  ;
; 0.243  ; 0.431        ; 0.188          ; Low Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|sub_parity7a[2]                  ;
; 0.243  ; 0.431        ; 0.188          ; Low Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|sub_parity7a[3]                  ;
+--------+--------------+----------------+-----------------+-------+------------+---------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'NWE'                                                                                                                                                  ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                           ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------------------------------------+
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; NWE   ; Rise       ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; NWE   ; Rise       ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; NWE   ; Rise       ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|ram_block1a0~porta_we_reg       ;
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; NWE   ; Rise       ; NWE                                                                                                              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[0]                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[10]                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[11]                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[12]                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[13]                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[14]                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[15]                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[1]                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[2]                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[3]                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[4]                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[5]                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[6]                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[7]                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[8]                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[9]                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[0]                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[10]                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[11]                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[12]                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[13]                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[14]                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[15]                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[1]                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[2]                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[3]                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[4]                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[5]                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[6]                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[7]                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[8]                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[9]                                                                                           ;
; 0.103  ; 0.338        ; 0.235          ; Low Pulse Width  ; NWE   ; Rise       ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 0.103  ; 0.338        ; 0.235          ; Low Pulse Width  ; NWE   ; Rise       ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|ram_block1a0~porta_we_reg       ;
; 0.105  ; 0.340        ; 0.235          ; Low Pulse Width  ; NWE   ; Rise       ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 0.242  ; 0.430        ; 0.188          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[0]                                                                                           ;
; 0.242  ; 0.430        ; 0.188          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[10]                                                                                          ;
; 0.242  ; 0.430        ; 0.188          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[11]                                                                                          ;
; 0.242  ; 0.430        ; 0.188          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[12]                                                                                          ;
; 0.242  ; 0.430        ; 0.188          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[13]                                                                                          ;
; 0.242  ; 0.430        ; 0.188          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[14]                                                                                          ;
; 0.242  ; 0.430        ; 0.188          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[1]                                                                                           ;
; 0.242  ; 0.430        ; 0.188          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[2]                                                                                           ;
; 0.242  ; 0.430        ; 0.188          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[3]                                                                                           ;
; 0.242  ; 0.430        ; 0.188          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[4]                                                                                           ;
; 0.242  ; 0.430        ; 0.188          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[5]                                                                                           ;
; 0.242  ; 0.430        ; 0.188          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[6]                                                                                           ;
; 0.242  ; 0.430        ; 0.188          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[7]                                                                                           ;
; 0.242  ; 0.430        ; 0.188          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[8]                                                                                           ;
; 0.242  ; 0.430        ; 0.188          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[9]                                                                                           ;
; 0.242  ; 0.430        ; 0.188          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[7]                                                                                           ;
; 0.243  ; 0.431        ; 0.188          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[15]                                                                                          ;
; 0.243  ; 0.431        ; 0.188          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[0]                                                                                           ;
; 0.243  ; 0.431        ; 0.188          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[10]                                                                                          ;
; 0.243  ; 0.431        ; 0.188          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[11]                                                                                          ;
; 0.243  ; 0.431        ; 0.188          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[12]                                                                                          ;
; 0.243  ; 0.431        ; 0.188          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[13]                                                                                          ;
; 0.243  ; 0.431        ; 0.188          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[14]                                                                                          ;
; 0.243  ; 0.431        ; 0.188          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[15]                                                                                          ;
; 0.243  ; 0.431        ; 0.188          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[1]                                                                                           ;
; 0.243  ; 0.431        ; 0.188          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[2]                                                                                           ;
; 0.243  ; 0.431        ; 0.188          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[3]                                                                                           ;
; 0.243  ; 0.431        ; 0.188          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[4]                                                                                           ;
; 0.243  ; 0.431        ; 0.188          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[5]                                                                                           ;
; 0.243  ; 0.431        ; 0.188          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[6]                                                                                           ;
; 0.243  ; 0.431        ; 0.188          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[8]                                                                                           ;
; 0.243  ; 0.431        ; 0.188          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[9]                                                                                           ;
; 0.347  ; 0.567        ; 0.220          ; High Pulse Width ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[15]                                                                                          ;
; 0.347  ; 0.567        ; 0.220          ; High Pulse Width ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[0]                                                                                           ;
; 0.347  ; 0.567        ; 0.220          ; High Pulse Width ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[10]                                                                                          ;
; 0.347  ; 0.567        ; 0.220          ; High Pulse Width ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[11]                                                                                          ;
; 0.347  ; 0.567        ; 0.220          ; High Pulse Width ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[12]                                                                                          ;
; 0.347  ; 0.567        ; 0.220          ; High Pulse Width ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[13]                                                                                          ;
; 0.347  ; 0.567        ; 0.220          ; High Pulse Width ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[14]                                                                                          ;
; 0.347  ; 0.567        ; 0.220          ; High Pulse Width ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[15]                                                                                          ;
; 0.347  ; 0.567        ; 0.220          ; High Pulse Width ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[1]                                                                                           ;
; 0.347  ; 0.567        ; 0.220          ; High Pulse Width ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[2]                                                                                           ;
; 0.347  ; 0.567        ; 0.220          ; High Pulse Width ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[3]                                                                                           ;
; 0.347  ; 0.567        ; 0.220          ; High Pulse Width ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[4]                                                                                           ;
; 0.347  ; 0.567        ; 0.220          ; High Pulse Width ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[5]                                                                                           ;
; 0.347  ; 0.567        ; 0.220          ; High Pulse Width ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[6]                                                                                           ;
; 0.347  ; 0.567        ; 0.220          ; High Pulse Width ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[8]                                                                                           ;
; 0.347  ; 0.567        ; 0.220          ; High Pulse Width ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[9]                                                                                           ;
; 0.349  ; 0.569        ; 0.220          ; High Pulse Width ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[0]                                                                                           ;
; 0.349  ; 0.569        ; 0.220          ; High Pulse Width ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[10]                                                                                          ;
; 0.349  ; 0.569        ; 0.220          ; High Pulse Width ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[11]                                                                                          ;
; 0.349  ; 0.569        ; 0.220          ; High Pulse Width ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[12]                                                                                          ;
; 0.349  ; 0.569        ; 0.220          ; High Pulse Width ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[13]                                                                                          ;
; 0.349  ; 0.569        ; 0.220          ; High Pulse Width ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[14]                                                                                          ;
; 0.349  ; 0.569        ; 0.220          ; High Pulse Width ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[1]                                                                                           ;
; 0.349  ; 0.569        ; 0.220          ; High Pulse Width ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[2]                                                                                           ;
; 0.349  ; 0.569        ; 0.220          ; High Pulse Width ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[3]                                                                                           ;
; 0.349  ; 0.569        ; 0.220          ; High Pulse Width ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[4]                                                                                           ;
; 0.349  ; 0.569        ; 0.220          ; High Pulse Width ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[5]                                                                                           ;
; 0.349  ; 0.569        ; 0.220          ; High Pulse Width ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[6]                                                                                           ;
; 0.349  ; 0.569        ; 0.220          ; High Pulse Width ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[7]                                                                                           ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'NADV'                                                        ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                  ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; NADV  ; Rise       ; NADV                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[0]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[10] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[11] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[12] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[13] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[14] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[15] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[16] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[17] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[18] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[1]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[2]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[3]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[4]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[5]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[6]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[7]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[8]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[9]  ;
; 0.267  ; 0.487        ; 0.220          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[0]  ;
; 0.267  ; 0.487        ; 0.220          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[10] ;
; 0.267  ; 0.487        ; 0.220          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[11] ;
; 0.267  ; 0.487        ; 0.220          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[12] ;
; 0.267  ; 0.487        ; 0.220          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[13] ;
; 0.267  ; 0.487        ; 0.220          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[14] ;
; 0.267  ; 0.487        ; 0.220          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[15] ;
; 0.267  ; 0.487        ; 0.220          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[16] ;
; 0.267  ; 0.487        ; 0.220          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[17] ;
; 0.267  ; 0.487        ; 0.220          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[18] ;
; 0.267  ; 0.487        ; 0.220          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[6]  ;
; 0.267  ; 0.487        ; 0.220          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[7]  ;
; 0.267  ; 0.487        ; 0.220          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[8]  ;
; 0.267  ; 0.487        ; 0.220          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[9]  ;
; 0.268  ; 0.488        ; 0.220          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[1]  ;
; 0.268  ; 0.488        ; 0.220          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[2]  ;
; 0.268  ; 0.488        ; 0.220          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[3]  ;
; 0.268  ; 0.488        ; 0.220          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[4]  ;
; 0.268  ; 0.488        ; 0.220          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[5]  ;
; 0.321  ; 0.509        ; 0.188          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[1]  ;
; 0.321  ; 0.509        ; 0.188          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[2]  ;
; 0.321  ; 0.509        ; 0.188          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[3]  ;
; 0.321  ; 0.509        ; 0.188          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[4]  ;
; 0.321  ; 0.509        ; 0.188          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[5]  ;
; 0.322  ; 0.510        ; 0.188          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[0]  ;
; 0.322  ; 0.510        ; 0.188          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[10] ;
; 0.322  ; 0.510        ; 0.188          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[11] ;
; 0.322  ; 0.510        ; 0.188          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[12] ;
; 0.322  ; 0.510        ; 0.188          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[13] ;
; 0.322  ; 0.510        ; 0.188          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[14] ;
; 0.322  ; 0.510        ; 0.188          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[15] ;
; 0.322  ; 0.510        ; 0.188          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[16] ;
; 0.322  ; 0.510        ; 0.188          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[17] ;
; 0.322  ; 0.510        ; 0.188          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[18] ;
; 0.322  ; 0.510        ; 0.188          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[6]  ;
; 0.322  ; 0.510        ; 0.188          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[7]  ;
; 0.322  ; 0.510        ; 0.188          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[8]  ;
; 0.322  ; 0.510        ; 0.188          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[9]  ;
; 0.391  ; 0.391        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; NADV~input|o            ;
; 0.461  ; 0.461        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst|ADDR[1]|clk        ;
; 0.461  ; 0.461        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst|ADDR[2]|clk        ;
; 0.461  ; 0.461        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst|ADDR[3]|clk        ;
; 0.461  ; 0.461        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst|ADDR[4]|clk        ;
; 0.461  ; 0.461        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst|ADDR[5]|clk        ;
; 0.462  ; 0.462        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst|ADDR[0]|clk        ;
; 0.462  ; 0.462        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst|ADDR[10]|clk       ;
; 0.462  ; 0.462        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst|ADDR[11]|clk       ;
; 0.462  ; 0.462        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst|ADDR[12]|clk       ;
; 0.462  ; 0.462        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst|ADDR[13]|clk       ;
; 0.462  ; 0.462        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst|ADDR[14]|clk       ;
; 0.462  ; 0.462        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst|ADDR[15]|clk       ;
; 0.462  ; 0.462        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst|ADDR[16]|clk       ;
; 0.462  ; 0.462        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst|ADDR[17]|clk       ;
; 0.462  ; 0.462        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst|ADDR[18]|clk       ;
; 0.462  ; 0.462        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst|ADDR[6]|clk        ;
; 0.462  ; 0.462        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst|ADDR[7]|clk        ;
; 0.462  ; 0.462        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst|ADDR[8]|clk        ;
; 0.462  ; 0.462        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst|ADDR[9]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; NADV~input|i            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; NADV~input|i            ;
; 0.536  ; 0.536        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst|ADDR[0]|clk        ;
; 0.536  ; 0.536        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst|ADDR[10]|clk       ;
; 0.536  ; 0.536        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst|ADDR[11]|clk       ;
; 0.536  ; 0.536        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst|ADDR[12]|clk       ;
; 0.536  ; 0.536        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst|ADDR[13]|clk       ;
; 0.536  ; 0.536        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst|ADDR[14]|clk       ;
; 0.536  ; 0.536        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst|ADDR[15]|clk       ;
; 0.536  ; 0.536        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst|ADDR[16]|clk       ;
; 0.536  ; 0.536        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst|ADDR[17]|clk       ;
; 0.536  ; 0.536        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst|ADDR[18]|clk       ;
; 0.536  ; 0.536        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst|ADDR[6]|clk        ;
; 0.536  ; 0.536        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst|ADDR[7]|clk        ;
; 0.536  ; 0.536        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst|ADDR[8]|clk        ;
; 0.536  ; 0.536        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst|ADDR[9]|clk        ;
; 0.537  ; 0.537        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst|ADDR[1]|clk        ;
; 0.537  ; 0.537        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst|ADDR[2]|clk        ;
; 0.537  ; 0.537        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst|ADDR[3]|clk        ;
; 0.537  ; 0.537        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst|ADDR[4]|clk        ;
; 0.537  ; 0.537        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst|ADDR[5]|clk        ;
; 0.609  ; 0.609        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; NADV~input|o            ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'SAVE_ADDR:inst|ADDR[0]'                                                                      ;
+-------+--------------+----------------+------------------+------------------------+------------+-----------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                  ; Clock Edge ; Target                                  ;
+-------+--------------+----------------+------------------+------------------------+------------+-----------------------------------------+
; 0.391 ; 0.391        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst7|Equal3~0clkctrl|inclk[0]          ;
; 0.391 ; 0.391        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst7|Equal3~0clkctrl|outclk            ;
; 0.420 ; 0.420        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[0] ; Fall       ; BUFF_SEND_DATA:inst11|DATA_OUT[0]$latch ;
; 0.420 ; 0.420        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[0] ; Fall       ; BUFF_SEND_DATA:inst11|DATA_OUT[1]$latch ;
; 0.420 ; 0.420        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[0] ; Fall       ; BUFF_SEND_DATA:inst11|DATA_OUT[2]$latch ;
; 0.420 ; 0.420        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[0] ; Fall       ; BUFF_SEND_DATA:inst11|DATA_OUT[3]$latch ;
; 0.420 ; 0.420        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[0] ; Fall       ; BUFF_SEND_DATA:inst11|DATA_OUT[5]$latch ;
; 0.420 ; 0.420        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[0] ; Fall       ; BUFF_SEND_DATA:inst11|DATA_OUT[6]$latch ;
; 0.420 ; 0.420        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[0] ; Fall       ; BUFF_SEND_DATA:inst11|DATA_OUT[7]$latch ;
; 0.421 ; 0.421        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[0] ; Fall       ; BUFF_SEND_DATA:inst11|DATA_OUT[4]$latch ;
; 0.428 ; 0.428        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst11|DATA_OUT[0]$latch|datac          ;
; 0.428 ; 0.428        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst11|DATA_OUT[1]$latch|datac          ;
; 0.428 ; 0.428        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst11|DATA_OUT[2]$latch|datac          ;
; 0.428 ; 0.428        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst11|DATA_OUT[3]$latch|datac          ;
; 0.428 ; 0.428        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst11|DATA_OUT[5]$latch|datac          ;
; 0.428 ; 0.428        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst11|DATA_OUT[6]$latch|datac          ;
; 0.428 ; 0.428        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst11|DATA_OUT[7]$latch|datac          ;
; 0.429 ; 0.429        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst11|DATA_OUT[4]$latch|datac          ;
; 0.478 ; 0.478        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst7|Equal3~0|combout                  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst7|Equal3~0|datac                    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst7|Equal3~0|datac                    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst|ADDR[0]|q                          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst|ADDR[0]|q                          ;
; 0.520 ; 0.520        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst7|Equal3~0|combout                  ;
; 0.570 ; 0.570        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst11|DATA_OUT[4]$latch|datac          ;
; 0.571 ; 0.571        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst11|DATA_OUT[0]$latch|datac          ;
; 0.571 ; 0.571        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst11|DATA_OUT[1]$latch|datac          ;
; 0.571 ; 0.571        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst11|DATA_OUT[2]$latch|datac          ;
; 0.571 ; 0.571        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst11|DATA_OUT[3]$latch|datac          ;
; 0.571 ; 0.571        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst11|DATA_OUT[5]$latch|datac          ;
; 0.571 ; 0.571        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst11|DATA_OUT[6]$latch|datac          ;
; 0.571 ; 0.571        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst11|DATA_OUT[7]$latch|datac          ;
; 0.578 ; 0.578        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[0] ; Fall       ; BUFF_SEND_DATA:inst11|DATA_OUT[4]$latch ;
; 0.579 ; 0.579        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[0] ; Fall       ; BUFF_SEND_DATA:inst11|DATA_OUT[0]$latch ;
; 0.579 ; 0.579        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[0] ; Fall       ; BUFF_SEND_DATA:inst11|DATA_OUT[1]$latch ;
; 0.579 ; 0.579        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[0] ; Fall       ; BUFF_SEND_DATA:inst11|DATA_OUT[2]$latch ;
; 0.579 ; 0.579        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[0] ; Fall       ; BUFF_SEND_DATA:inst11|DATA_OUT[3]$latch ;
; 0.579 ; 0.579        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[0] ; Fall       ; BUFF_SEND_DATA:inst11|DATA_OUT[5]$latch ;
; 0.579 ; 0.579        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[0] ; Fall       ; BUFF_SEND_DATA:inst11|DATA_OUT[6]$latch ;
; 0.579 ; 0.579        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[0] ; Fall       ; BUFF_SEND_DATA:inst11|DATA_OUT[7]$latch ;
; 0.608 ; 0.608        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst7|Equal3~0clkctrl|inclk[0]          ;
; 0.608 ; 0.608        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst7|Equal3~0clkctrl|outclk            ;
+-------+--------------+----------------+------------------+------------------------+------------+-----------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'inst2|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                              ;
+-------+--------------+----------------+------------------+---------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                             ; Clock Edge ; Target                                                                                                                          ;
+-------+--------------+----------------+------------------+---------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------+
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a11                      ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a12                      ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a4                       ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|sub_parity10a[3]                 ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[10] ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[11] ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[12] ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[8]  ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[10] ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[11] ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[12] ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[8]  ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[10]                                                  ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[12]                                                  ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[3]                                                   ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[8]                                                   ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a0                       ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a1                       ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a10                      ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a2                       ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a3                       ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a5                       ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a6                       ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a7                       ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a8                       ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a9                       ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|parity9                          ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|sub_parity10a[0]                 ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|sub_parity10a[1]                 ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|sub_parity10a[2]                 ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[0]  ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[1]  ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[2]  ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[3]  ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[4]  ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[5]  ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[6]  ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[7]  ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[9]  ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[0]  ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[1]  ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[2]  ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[3]  ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[4]  ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[5]  ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[6]  ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[7]  ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[9]  ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[0]                                           ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[10]                                          ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[11]                                          ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[12]                                          ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[1]                                           ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[2]                                           ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[3]                                           ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[5]                                           ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[6]                                           ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[7]                                           ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[8]                                           ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[9]                                           ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[0]                                                   ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[11]                                                  ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[1]                                                   ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[2]                                                   ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[4]                                                   ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[5]                                                   ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[6]                                                   ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[7]                                                   ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[9]                                                   ;
; 4.722 ; 4.942        ; 0.220          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[4]                                           ;
; 4.728 ; 4.963        ; 0.235          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a4~porta_address_reg0    ;
; 4.728 ; 4.963        ; 0.235          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a4~porta_we_reg          ;
; 4.729 ; 4.964        ; 0.235          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_address_reg0    ;
; 4.729 ; 4.964        ; 0.235          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_we_reg          ;
; 4.729 ; 4.964        ; 0.235          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a2~porta_address_reg0    ;
; 4.729 ; 4.964        ; 0.235          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a2~porta_we_reg          ;
; 4.729 ; 4.964        ; 0.235          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a6~porta_address_reg0    ;
; 4.729 ; 4.964        ; 0.235          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a6~porta_we_reg          ;
; 4.730 ; 4.965        ; 0.235          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a4~porta_datain_reg0     ;
; 4.731 ; 4.966        ; 0.235          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_datain_reg0     ;
; 4.731 ; 4.966        ; 0.235          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a2~porta_datain_reg0     ;
; 4.731 ; 4.966        ; 0.235          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a6~porta_datain_reg0     ;
; 4.780 ; 5.015        ; 0.235          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a6~porta_datain_reg0     ;
; 4.781 ; 5.016        ; 0.235          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_datain_reg0     ;
; 4.781 ; 5.016        ; 0.235          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a2~porta_datain_reg0     ;
; 4.782 ; 5.017        ; 0.235          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a4~porta_datain_reg0     ;
; 4.783 ; 5.018        ; 0.235          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a6~porta_address_reg0    ;
; 4.783 ; 5.018        ; 0.235          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a6~porta_we_reg          ;
; 4.784 ; 5.019        ; 0.235          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_address_reg0    ;
; 4.784 ; 5.019        ; 0.235          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_we_reg          ;
; 4.784 ; 5.019        ; 0.235          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a2~porta_address_reg0    ;
; 4.784 ; 5.019        ; 0.235          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a2~porta_we_reg          ;
; 4.785 ; 5.020        ; 0.235          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a4~porta_address_reg0    ;
; 4.785 ; 5.020        ; 0.235          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a4~porta_we_reg          ;
; 4.868 ; 5.056        ; 0.188          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a10                      ;
; 4.868 ; 5.056        ; 0.188          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a9                       ;
; 4.868 ; 5.056        ; 0.188          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[5]  ;
; 4.868 ; 5.056        ; 0.188          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[6]  ;
; 4.868 ; 5.056        ; 0.188          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[9]  ;
; 4.868 ; 5.056        ; 0.188          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[1]  ;
+-------+--------------+----------------+------------------+---------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'inst2|altpll_component|auto_generated|pll1|clk[0]'                                                                                                       ;
+--------+--------------+----------------+------------------+---------------------------------------------------+------------+-------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                             ; Clock Edge ; Target                                                                  ;
+--------+--------------+----------------+------------------+---------------------------------------------------+------------+-------------------------------------------------------------------------+
; 9.721  ; 9.941        ; 0.220          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ADC_FIFO:inst4|current_state.START                                      ;
; 9.721  ; 9.941        ; 0.220          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ADC_FIFO:inst4|rd_enable                                                ;
; 9.721  ; 9.941        ; 0.220          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ADC_FIFO:inst4|wr_enable                                                ;
; 9.869  ; 10.057       ; 0.188          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ADC_FIFO:inst4|current_state.START                                      ;
; 9.869  ; 10.057       ; 0.188          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ADC_FIFO:inst4|rd_enable                                                ;
; 9.869  ; 10.057       ; 0.188          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ADC_FIFO:inst4|wr_enable                                                ;
; 9.967  ; 9.967        ; 0.000          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 9.967  ; 9.967        ; 0.000          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 9.990  ; 9.990        ; 0.000          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst4|current_state.START|clk                                           ;
; 9.990  ; 9.990        ; 0.000          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst4|rd_enable|clk                                                     ;
; 9.990  ; 9.990        ; 0.000          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst4|wr_enable|clk                                                     ;
; 10.009 ; 10.009       ; 0.000          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst4|current_state.START|clk                                           ;
; 10.009 ; 10.009       ; 0.000          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst4|rd_enable|clk                                                     ;
; 10.009 ; 10.009       ; 0.000          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst4|wr_enable|clk                                                     ;
; 10.031 ; 10.031       ; 0.000          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 10.031 ; 10.031       ; 0.000          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 17.513 ; 20.000       ; 2.487          ; Min Period       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ADC_FIFO:inst4|current_state.START                                      ;
; 17.513 ; 20.000       ; 2.487          ; Min Period       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ADC_FIFO:inst4|rd_enable                                                ;
; 17.513 ; 20.000       ; 2.487          ; Min Period       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ADC_FIFO:inst4|wr_enable                                                ;
+--------+--------------+----------------+------------------+---------------------------------------------------+------------+-------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clk'                                                                                                                                                  ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                           ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------------------------------------+
; 19.620 ; 19.855       ; 0.235          ; Low Pulse Width  ; clk   ; Rise       ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|q_b[0]                          ;
; 19.620 ; 19.855       ; 0.235          ; Low Pulse Width  ; clk   ; Rise       ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|q_b[1]                          ;
; 19.620 ; 19.855       ; 0.235          ; Low Pulse Width  ; clk   ; Rise       ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|q_b[2]                          ;
; 19.620 ; 19.855       ; 0.235          ; Low Pulse Width  ; clk   ; Rise       ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|q_b[3]                          ;
; 19.620 ; 19.855       ; 0.235          ; Low Pulse Width  ; clk   ; Rise       ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|q_b[4]                          ;
; 19.620 ; 19.855       ; 0.235          ; Low Pulse Width  ; clk   ; Rise       ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|q_b[5]                          ;
; 19.620 ; 19.855       ; 0.235          ; Low Pulse Width  ; clk   ; Rise       ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|q_b[6]                          ;
; 19.620 ; 19.855       ; 0.235          ; Low Pulse Width  ; clk   ; Rise       ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|q_b[7]                          ;
; 19.621 ; 19.856       ; 0.235          ; Low Pulse Width  ; clk   ; Rise       ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|ram_block1a0~portb_address_reg0 ;
; 19.740 ; 19.928       ; 0.188          ; Low Pulse Width  ; clk   ; Rise       ; phase_acc:inst3|acc[16]                                                                                          ;
; 19.740 ; 19.928       ; 0.188          ; Low Pulse Width  ; clk   ; Rise       ; phase_acc:inst3|acc[17]                                                                                          ;
; 19.740 ; 19.928       ; 0.188          ; Low Pulse Width  ; clk   ; Rise       ; phase_acc:inst3|acc[18]                                                                                          ;
; 19.740 ; 19.928       ; 0.188          ; Low Pulse Width  ; clk   ; Rise       ; phase_acc:inst3|acc[19]                                                                                          ;
; 19.740 ; 19.928       ; 0.188          ; Low Pulse Width  ; clk   ; Rise       ; phase_acc:inst3|acc[20]                                                                                          ;
; 19.740 ; 19.928       ; 0.188          ; Low Pulse Width  ; clk   ; Rise       ; phase_acc:inst3|acc[21]                                                                                          ;
; 19.740 ; 19.928       ; 0.188          ; Low Pulse Width  ; clk   ; Rise       ; phase_acc:inst3|acc[22]                                                                                          ;
; 19.740 ; 19.928       ; 0.188          ; Low Pulse Width  ; clk   ; Rise       ; phase_acc:inst3|acc[23]                                                                                          ;
; 19.740 ; 19.928       ; 0.188          ; Low Pulse Width  ; clk   ; Rise       ; phase_acc:inst3|acc[24]                                                                                          ;
; 19.740 ; 19.928       ; 0.188          ; Low Pulse Width  ; clk   ; Rise       ; phase_acc:inst3|acc[25]                                                                                          ;
; 19.740 ; 19.928       ; 0.188          ; Low Pulse Width  ; clk   ; Rise       ; phase_acc:inst3|acc[26]                                                                                          ;
; 19.740 ; 19.928       ; 0.188          ; Low Pulse Width  ; clk   ; Rise       ; phase_acc:inst3|acc[27]                                                                                          ;
; 19.740 ; 19.928       ; 0.188          ; Low Pulse Width  ; clk   ; Rise       ; phase_acc:inst3|acc[28]                                                                                          ;
; 19.740 ; 19.928       ; 0.188          ; Low Pulse Width  ; clk   ; Rise       ; phase_acc:inst3|acc[29]                                                                                          ;
; 19.740 ; 19.928       ; 0.188          ; Low Pulse Width  ; clk   ; Rise       ; phase_acc:inst3|acc[30]                                                                                          ;
; 19.740 ; 19.928       ; 0.188          ; Low Pulse Width  ; clk   ; Rise       ; phase_acc:inst3|acc[31]                                                                                          ;
; 19.742 ; 19.930       ; 0.188          ; Low Pulse Width  ; clk   ; Rise       ; phase_acc:inst3|acc[0]                                                                                           ;
; 19.742 ; 19.930       ; 0.188          ; Low Pulse Width  ; clk   ; Rise       ; phase_acc:inst3|acc[10]                                                                                          ;
; 19.742 ; 19.930       ; 0.188          ; Low Pulse Width  ; clk   ; Rise       ; phase_acc:inst3|acc[11]                                                                                          ;
; 19.742 ; 19.930       ; 0.188          ; Low Pulse Width  ; clk   ; Rise       ; phase_acc:inst3|acc[12]                                                                                          ;
; 19.742 ; 19.930       ; 0.188          ; Low Pulse Width  ; clk   ; Rise       ; phase_acc:inst3|acc[13]                                                                                          ;
; 19.742 ; 19.930       ; 0.188          ; Low Pulse Width  ; clk   ; Rise       ; phase_acc:inst3|acc[14]                                                                                          ;
; 19.742 ; 19.930       ; 0.188          ; Low Pulse Width  ; clk   ; Rise       ; phase_acc:inst3|acc[15]                                                                                          ;
; 19.742 ; 19.930       ; 0.188          ; Low Pulse Width  ; clk   ; Rise       ; phase_acc:inst3|acc[1]                                                                                           ;
; 19.742 ; 19.930       ; 0.188          ; Low Pulse Width  ; clk   ; Rise       ; phase_acc:inst3|acc[2]                                                                                           ;
; 19.742 ; 19.930       ; 0.188          ; Low Pulse Width  ; clk   ; Rise       ; phase_acc:inst3|acc[3]                                                                                           ;
; 19.742 ; 19.930       ; 0.188          ; Low Pulse Width  ; clk   ; Rise       ; phase_acc:inst3|acc[4]                                                                                           ;
; 19.742 ; 19.930       ; 0.188          ; Low Pulse Width  ; clk   ; Rise       ; phase_acc:inst3|acc[5]                                                                                           ;
; 19.742 ; 19.930       ; 0.188          ; Low Pulse Width  ; clk   ; Rise       ; phase_acc:inst3|acc[6]                                                                                           ;
; 19.742 ; 19.930       ; 0.188          ; Low Pulse Width  ; clk   ; Rise       ; phase_acc:inst3|acc[7]                                                                                           ;
; 19.742 ; 19.930       ; 0.188          ; Low Pulse Width  ; clk   ; Rise       ; phase_acc:inst3|acc[8]                                                                                           ;
; 19.742 ; 19.930       ; 0.188          ; Low Pulse Width  ; clk   ; Rise       ; phase_acc:inst3|acc[9]                                                                                           ;
; 19.849 ; 20.069       ; 0.220          ; High Pulse Width ; clk   ; Rise       ; phase_acc:inst3|acc[0]                                                                                           ;
; 19.849 ; 20.069       ; 0.220          ; High Pulse Width ; clk   ; Rise       ; phase_acc:inst3|acc[10]                                                                                          ;
; 19.849 ; 20.069       ; 0.220          ; High Pulse Width ; clk   ; Rise       ; phase_acc:inst3|acc[11]                                                                                          ;
; 19.849 ; 20.069       ; 0.220          ; High Pulse Width ; clk   ; Rise       ; phase_acc:inst3|acc[12]                                                                                          ;
; 19.849 ; 20.069       ; 0.220          ; High Pulse Width ; clk   ; Rise       ; phase_acc:inst3|acc[13]                                                                                          ;
; 19.849 ; 20.069       ; 0.220          ; High Pulse Width ; clk   ; Rise       ; phase_acc:inst3|acc[14]                                                                                          ;
; 19.849 ; 20.069       ; 0.220          ; High Pulse Width ; clk   ; Rise       ; phase_acc:inst3|acc[15]                                                                                          ;
; 19.849 ; 20.069       ; 0.220          ; High Pulse Width ; clk   ; Rise       ; phase_acc:inst3|acc[1]                                                                                           ;
; 19.849 ; 20.069       ; 0.220          ; High Pulse Width ; clk   ; Rise       ; phase_acc:inst3|acc[2]                                                                                           ;
; 19.849 ; 20.069       ; 0.220          ; High Pulse Width ; clk   ; Rise       ; phase_acc:inst3|acc[3]                                                                                           ;
; 19.849 ; 20.069       ; 0.220          ; High Pulse Width ; clk   ; Rise       ; phase_acc:inst3|acc[4]                                                                                           ;
; 19.849 ; 20.069       ; 0.220          ; High Pulse Width ; clk   ; Rise       ; phase_acc:inst3|acc[5]                                                                                           ;
; 19.849 ; 20.069       ; 0.220          ; High Pulse Width ; clk   ; Rise       ; phase_acc:inst3|acc[6]                                                                                           ;
; 19.849 ; 20.069       ; 0.220          ; High Pulse Width ; clk   ; Rise       ; phase_acc:inst3|acc[7]                                                                                           ;
; 19.849 ; 20.069       ; 0.220          ; High Pulse Width ; clk   ; Rise       ; phase_acc:inst3|acc[8]                                                                                           ;
; 19.849 ; 20.069       ; 0.220          ; High Pulse Width ; clk   ; Rise       ; phase_acc:inst3|acc[9]                                                                                           ;
; 19.851 ; 20.071       ; 0.220          ; High Pulse Width ; clk   ; Rise       ; phase_acc:inst3|acc[16]                                                                                          ;
; 19.851 ; 20.071       ; 0.220          ; High Pulse Width ; clk   ; Rise       ; phase_acc:inst3|acc[17]                                                                                          ;
; 19.851 ; 20.071       ; 0.220          ; High Pulse Width ; clk   ; Rise       ; phase_acc:inst3|acc[18]                                                                                          ;
; 19.851 ; 20.071       ; 0.220          ; High Pulse Width ; clk   ; Rise       ; phase_acc:inst3|acc[19]                                                                                          ;
; 19.851 ; 20.071       ; 0.220          ; High Pulse Width ; clk   ; Rise       ; phase_acc:inst3|acc[20]                                                                                          ;
; 19.851 ; 20.071       ; 0.220          ; High Pulse Width ; clk   ; Rise       ; phase_acc:inst3|acc[21]                                                                                          ;
; 19.851 ; 20.071       ; 0.220          ; High Pulse Width ; clk   ; Rise       ; phase_acc:inst3|acc[22]                                                                                          ;
; 19.851 ; 20.071       ; 0.220          ; High Pulse Width ; clk   ; Rise       ; phase_acc:inst3|acc[23]                                                                                          ;
; 19.851 ; 20.071       ; 0.220          ; High Pulse Width ; clk   ; Rise       ; phase_acc:inst3|acc[24]                                                                                          ;
; 19.851 ; 20.071       ; 0.220          ; High Pulse Width ; clk   ; Rise       ; phase_acc:inst3|acc[25]                                                                                          ;
; 19.851 ; 20.071       ; 0.220          ; High Pulse Width ; clk   ; Rise       ; phase_acc:inst3|acc[26]                                                                                          ;
; 19.851 ; 20.071       ; 0.220          ; High Pulse Width ; clk   ; Rise       ; phase_acc:inst3|acc[27]                                                                                          ;
; 19.851 ; 20.071       ; 0.220          ; High Pulse Width ; clk   ; Rise       ; phase_acc:inst3|acc[28]                                                                                          ;
; 19.851 ; 20.071       ; 0.220          ; High Pulse Width ; clk   ; Rise       ; phase_acc:inst3|acc[29]                                                                                          ;
; 19.851 ; 20.071       ; 0.220          ; High Pulse Width ; clk   ; Rise       ; phase_acc:inst3|acc[30]                                                                                          ;
; 19.851 ; 20.071       ; 0.220          ; High Pulse Width ; clk   ; Rise       ; phase_acc:inst3|acc[31]                                                                                          ;
; 19.858 ; 19.858       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0]                                                                ;
; 19.858 ; 19.858       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1]                                                                ;
; 19.858 ; 19.858       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst2|altpll_component|auto_generated|pll1|observablevcoout                                                      ;
; 19.880 ; 19.880       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst3|acc[16]|clk                                                                                                ;
; 19.880 ; 19.880       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst3|acc[17]|clk                                                                                                ;
; 19.880 ; 19.880       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst3|acc[18]|clk                                                                                                ;
; 19.880 ; 19.880       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst3|acc[19]|clk                                                                                                ;
; 19.880 ; 19.880       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst3|acc[20]|clk                                                                                                ;
; 19.880 ; 19.880       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst3|acc[21]|clk                                                                                                ;
; 19.880 ; 19.880       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst3|acc[22]|clk                                                                                                ;
; 19.880 ; 19.880       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst3|acc[23]|clk                                                                                                ;
; 19.880 ; 19.880       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst3|acc[24]|clk                                                                                                ;
; 19.880 ; 19.880       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst3|acc[25]|clk                                                                                                ;
; 19.880 ; 19.880       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst3|acc[26]|clk                                                                                                ;
; 19.880 ; 19.880       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst3|acc[27]|clk                                                                                                ;
; 19.880 ; 19.880       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst3|acc[28]|clk                                                                                                ;
; 19.880 ; 19.880       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst3|acc[29]|clk                                                                                                ;
; 19.880 ; 19.880       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst3|acc[30]|clk                                                                                                ;
; 19.880 ; 19.880       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst3|acc[31]|clk                                                                                                ;
; 19.882 ; 19.882       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst3|acc[0]|clk                                                                                                 ;
; 19.882 ; 19.882       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst3|acc[10]|clk                                                                                                ;
; 19.882 ; 19.882       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst3|acc[11]|clk                                                                                                ;
; 19.882 ; 19.882       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst3|acc[12]|clk                                                                                                ;
; 19.882 ; 19.882       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst3|acc[13]|clk                                                                                                ;
; 19.882 ; 19.882       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst3|acc[14]|clk                                                                                                ;
; 19.882 ; 19.882       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst3|acc[15]|clk                                                                                                ;
; 19.882 ; 19.882       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst3|acc[1]|clk                                                                                                 ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                   ;
+-----------------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------------+------------+-------+-------+------------+---------------------------------------------------+
; A16             ; NADV       ; 2.753 ; 3.112 ; Rise       ; NADV                                              ;
; A17             ; NADV       ; 2.187 ; 2.507 ; Rise       ; NADV                                              ;
; A18             ; NADV       ; 2.769 ; 3.019 ; Rise       ; NADV                                              ;
; AD_IN[*]        ; NADV       ; 3.268 ; 3.405 ; Rise       ; NADV                                              ;
;  AD_IN[0]       ; NADV       ; 3.132 ; 3.354 ; Rise       ; NADV                                              ;
;  AD_IN[1]       ; NADV       ; 2.266 ; 2.526 ; Rise       ; NADV                                              ;
;  AD_IN[2]       ; NADV       ; 2.581 ; 2.818 ; Rise       ; NADV                                              ;
;  AD_IN[3]       ; NADV       ; 3.019 ; 3.288 ; Rise       ; NADV                                              ;
;  AD_IN[4]       ; NADV       ; 2.880 ; 3.146 ; Rise       ; NADV                                              ;
;  AD_IN[5]       ; NADV       ; 2.950 ; 3.230 ; Rise       ; NADV                                              ;
;  AD_IN[6]       ; NADV       ; 2.588 ; 2.884 ; Rise       ; NADV                                              ;
;  AD_IN[7]       ; NADV       ; 2.604 ; 2.898 ; Rise       ; NADV                                              ;
;  AD_IN[8]       ; NADV       ; 2.873 ; 3.213 ; Rise       ; NADV                                              ;
;  AD_IN[9]       ; NADV       ; 2.434 ; 2.717 ; Rise       ; NADV                                              ;
;  AD_IN[10]      ; NADV       ; 2.420 ; 2.683 ; Rise       ; NADV                                              ;
;  AD_IN[11]      ; NADV       ; 2.760 ; 3.011 ; Rise       ; NADV                                              ;
;  AD_IN[12]      ; NADV       ; 3.268 ; 3.405 ; Rise       ; NADV                                              ;
;  AD_IN[13]      ; NADV       ; 2.296 ; 2.538 ; Rise       ; NADV                                              ;
;  AD_IN[14]      ; NADV       ; 2.509 ; 2.727 ; Rise       ; NADV                                              ;
;  AD_IN[15]      ; NADV       ; 2.614 ; 2.852 ; Rise       ; NADV                                              ;
; AD_IN[*]        ; NWE        ; 3.079 ; 3.286 ; Rise       ; NWE                                               ;
;  AD_IN[0]       ; NWE        ; 2.937 ; 3.136 ; Rise       ; NWE                                               ;
;  AD_IN[1]       ; NWE        ; 2.176 ; 2.436 ; Rise       ; NWE                                               ;
;  AD_IN[2]       ; NWE        ; 2.494 ; 2.731 ; Rise       ; NWE                                               ;
;  AD_IN[3]       ; NWE        ; 3.079 ; 3.286 ; Rise       ; NWE                                               ;
;  AD_IN[4]       ; NWE        ; 2.791 ; 3.057 ; Rise       ; NWE                                               ;
;  AD_IN[5]       ; NWE        ; 3.051 ; 3.247 ; Rise       ; NWE                                               ;
;  AD_IN[6]       ; NWE        ; 2.462 ; 2.746 ; Rise       ; NWE                                               ;
;  AD_IN[7]       ; NWE        ; 2.278 ; 2.564 ; Rise       ; NWE                                               ;
;  AD_IN[8]       ; NWE        ; 2.788 ; 3.111 ; Rise       ; NWE                                               ;
;  AD_IN[9]       ; NWE        ; 2.124 ; 2.384 ; Rise       ; NWE                                               ;
;  AD_IN[10]      ; NWE        ; 2.428 ; 2.708 ; Rise       ; NWE                                               ;
;  AD_IN[11]      ; NWE        ; 2.967 ; 3.174 ; Rise       ; NWE                                               ;
;  AD_IN[12]      ; NWE        ; 2.668 ; 2.860 ; Rise       ; NWE                                               ;
;  AD_IN[13]      ; NWE        ; 2.461 ; 2.670 ; Rise       ; NWE                                               ;
;  AD_IN[14]      ; NWE        ; 2.434 ; 2.643 ; Rise       ; NWE                                               ;
;  AD_IN[15]      ; NWE        ; 2.524 ; 2.765 ; Rise       ; NWE                                               ;
; ADS930_DATA[*]  ; clk        ; 4.216 ; 4.582 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  ADS930_DATA[0] ; clk        ; 4.106 ; 4.436 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  ADS930_DATA[1] ; clk        ; 4.208 ; 4.582 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  ADS930_DATA[2] ; clk        ; 4.216 ; 4.499 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  ADS930_DATA[3] ; clk        ; 4.188 ; 4.475 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  ADS930_DATA[4] ; clk        ; 4.124 ; 4.376 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  ADS930_DATA[5] ; clk        ; 4.159 ; 4.503 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  ADS930_DATA[6] ; clk        ; 4.122 ; 4.387 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  ADS930_DATA[7] ; clk        ; 4.139 ; 4.490 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
+-----------------+------------+-------+-------+------------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                      ;
+-----------------+------------+--------+--------+------------+---------------------------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------------+------------+--------+--------+------------+---------------------------------------------------+
; A16             ; NADV       ; -2.261 ; -2.596 ; Rise       ; NADV                                              ;
; A17             ; NADV       ; -1.734 ; -2.044 ; Rise       ; NADV                                              ;
; A18             ; NADV       ; -2.293 ; -2.535 ; Rise       ; NADV                                              ;
; AD_IN[*]        ; NADV       ; -1.792 ; -2.033 ; Rise       ; NADV                                              ;
;  AD_IN[0]       ; NADV       ; -2.646 ; -2.859 ; Rise       ; NADV                                              ;
;  AD_IN[1]       ; NADV       ; -1.792 ; -2.033 ; Rise       ; NADV                                              ;
;  AD_IN[2]       ; NADV       ; -2.099 ; -2.315 ; Rise       ; NADV                                              ;
;  AD_IN[3]       ; NADV       ; -2.536 ; -2.794 ; Rise       ; NADV                                              ;
;  AD_IN[4]       ; NADV       ; -2.403 ; -2.657 ; Rise       ; NADV                                              ;
;  AD_IN[5]       ; NADV       ; -2.470 ; -2.738 ; Rise       ; NADV                                              ;
;  AD_IN[6]       ; NADV       ; -2.124 ; -2.407 ; Rise       ; NADV                                              ;
;  AD_IN[7]       ; NADV       ; -2.139 ; -2.420 ; Rise       ; NADV                                              ;
;  AD_IN[8]       ; NADV       ; -2.393 ; -2.722 ; Rise       ; NADV                                              ;
;  AD_IN[9]       ; NADV       ; -1.971 ; -2.246 ; Rise       ; NADV                                              ;
;  AD_IN[10]      ; NADV       ; -1.963 ; -2.214 ; Rise       ; NADV                                              ;
;  AD_IN[11]      ; NADV       ; -2.284 ; -2.528 ; Rise       ; NADV                                              ;
;  AD_IN[12]      ; NADV       ; -2.771 ; -2.906 ; Rise       ; NADV                                              ;
;  AD_IN[13]      ; NADV       ; -1.826 ; -2.047 ; Rise       ; NADV                                              ;
;  AD_IN[14]      ; NADV       ; -2.026 ; -2.227 ; Rise       ; NADV                                              ;
;  AD_IN[15]      ; NADV       ; -2.128 ; -2.347 ; Rise       ; NADV                                              ;
; AD_IN[*]        ; NWE        ; -0.825 ; -1.142 ; Rise       ; NWE                                               ;
;  AD_IN[0]       ; NWE        ; -1.863 ; -2.066 ; Rise       ; NWE                                               ;
;  AD_IN[1]       ; NWE        ; -0.825 ; -1.142 ; Rise       ; NWE                                               ;
;  AD_IN[2]       ; NWE        ; -1.413 ; -1.670 ; Rise       ; NWE                                               ;
;  AD_IN[3]       ; NWE        ; -1.966 ; -2.186 ; Rise       ; NWE                                               ;
;  AD_IN[4]       ; NWE        ; -1.855 ; -2.063 ; Rise       ; NWE                                               ;
;  AD_IN[5]       ; NWE        ; -1.904 ; -2.126 ; Rise       ; NWE                                               ;
;  AD_IN[6]       ; NWE        ; -1.182 ; -1.469 ; Rise       ; NWE                                               ;
;  AD_IN[7]       ; NWE        ; -1.197 ; -1.492 ; Rise       ; NWE                                               ;
;  AD_IN[8]       ; NWE        ; -2.308 ; -2.620 ; Rise       ; NWE                                               ;
;  AD_IN[9]       ; NWE        ; -1.651 ; -1.895 ; Rise       ; NWE                                               ;
;  AD_IN[10]      ; NWE        ; -1.713 ; -1.931 ; Rise       ; NWE                                               ;
;  AD_IN[11]      ; NWE        ; -2.190 ; -2.434 ; Rise       ; NWE                                               ;
;  AD_IN[12]      ; NWE        ; -2.157 ; -2.351 ; Rise       ; NWE                                               ;
;  AD_IN[13]      ; NWE        ; -1.736 ; -1.956 ; Rise       ; NWE                                               ;
;  AD_IN[14]      ; NWE        ; -1.931 ; -2.130 ; Rise       ; NWE                                               ;
;  AD_IN[15]      ; NWE        ; -2.040 ; -2.262 ; Rise       ; NWE                                               ;
; ADS930_DATA[*]  ; clk        ; -3.336 ; -3.599 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  ADS930_DATA[0] ; clk        ; -3.336 ; -3.656 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  ADS930_DATA[1] ; clk        ; -3.433 ; -3.796 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  ADS930_DATA[2] ; clk        ; -3.446 ; -3.717 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  ADS930_DATA[3] ; clk        ; -3.419 ; -3.694 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  ADS930_DATA[4] ; clk        ; -3.358 ; -3.599 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  ADS930_DATA[5] ; clk        ; -3.386 ; -3.720 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  ADS930_DATA[6] ; clk        ; -3.357 ; -3.610 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  ADS930_DATA[7] ; clk        ; -3.368 ; -3.709 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
+-----------------+------------+--------+--------+------------+---------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                        ;
+------------------+------------------------+--------+--------+------------+---------------------------------------------------+
; Data Port        ; Clock Port             ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+------------------+------------------------+--------+--------+------------+---------------------------------------------------+
; panduan_FIFOADIN ; NADV                   ; 10.431 ; 10.106 ; Rise       ; NADV                                              ;
; panduan_FIFOADIN ; SAVE_ADDR:inst|ADDR[0] ; 5.949  ;        ; Rise       ; SAVE_ADDR:inst|ADDR[0]                            ;
; AD_IN[*]         ; SAVE_ADDR:inst|ADDR[0] ; 11.381 ; 10.746 ; Fall       ; SAVE_ADDR:inst|ADDR[0]                            ;
;  AD_IN[0]        ; SAVE_ADDR:inst|ADDR[0] ; 8.772  ; 8.572  ; Fall       ; SAVE_ADDR:inst|ADDR[0]                            ;
;  AD_IN[1]        ; SAVE_ADDR:inst|ADDR[0] ; 9.231  ; 8.959  ; Fall       ; SAVE_ADDR:inst|ADDR[0]                            ;
;  AD_IN[2]        ; SAVE_ADDR:inst|ADDR[0] ; 9.260  ; 8.960  ; Fall       ; SAVE_ADDR:inst|ADDR[0]                            ;
;  AD_IN[3]        ; SAVE_ADDR:inst|ADDR[0] ; 9.341  ; 9.047  ; Fall       ; SAVE_ADDR:inst|ADDR[0]                            ;
;  AD_IN[4]        ; SAVE_ADDR:inst|ADDR[0] ; 9.266  ; 8.996  ; Fall       ; SAVE_ADDR:inst|ADDR[0]                            ;
;  AD_IN[5]        ; SAVE_ADDR:inst|ADDR[0] ; 9.178  ; 8.915  ; Fall       ; SAVE_ADDR:inst|ADDR[0]                            ;
;  AD_IN[6]        ; SAVE_ADDR:inst|ADDR[0] ; 11.381 ; 10.746 ; Fall       ; SAVE_ADDR:inst|ADDR[0]                            ;
;  AD_IN[7]        ; SAVE_ADDR:inst|ADDR[0] ; 9.818  ; 9.479  ; Fall       ; SAVE_ADDR:inst|ADDR[0]                            ;
; panduan_FIFOADIN ; SAVE_ADDR:inst|ADDR[0] ;        ; 5.684  ; Fall       ; SAVE_ADDR:inst|ADDR[0]                            ;
; adclk            ; clk                    ; 4.625  ; 4.715  ; Rise       ; clk                                               ;
; output[*]        ; clk                    ; 10.580 ; 9.996  ; Rise       ; clk                                               ;
;  output[0]       ; clk                    ; 7.682  ; 7.388  ; Rise       ; clk                                               ;
;  output[1]       ; clk                    ; 7.597  ; 7.299  ; Rise       ; clk                                               ;
;  output[2]       ; clk                    ; 7.408  ; 7.177  ; Rise       ; clk                                               ;
;  output[3]       ; clk                    ; 9.392  ; 8.853  ; Rise       ; clk                                               ;
;  output[4]       ; clk                    ; 10.580 ; 9.996  ; Rise       ; clk                                               ;
;  output[5]       ; clk                    ; 7.511  ; 7.258  ; Rise       ; clk                                               ;
;  output[6]       ; clk                    ; 7.385  ; 7.155  ; Rise       ; clk                                               ;
;  output[7]       ; clk                    ; 7.458  ; 7.223  ; Rise       ; clk                                               ;
; adclk            ; clk                    ; 4.625  ; 4.715  ; Fall       ; clk                                               ;
; ADS930CLk        ; clk                    ; 1.636  ;        ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
; INT0             ; clk                    ; 4.876  ; 4.671  ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
; wr_enable        ; clk                    ; 4.846  ; 5.082  ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
; ADS930CLk        ; clk                    ;        ; 1.549  ; Fall       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
+------------------+------------------------+--------+--------+------------+---------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                ;
+------------------+------------------------+--------+--------+------------+---------------------------------------------------+
; Data Port        ; Clock Port             ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+------------------+------------------------+--------+--------+------------+---------------------------------------------------+
; panduan_FIFOADIN ; NADV                   ; 8.724  ; 8.424  ; Rise       ; NADV                                              ;
; panduan_FIFOADIN ; SAVE_ADDR:inst|ADDR[0] ; 5.711  ;        ; Rise       ; SAVE_ADDR:inst|ADDR[0]                            ;
; AD_IN[*]         ; SAVE_ADDR:inst|ADDR[0] ; 8.411  ; 8.214  ; Fall       ; SAVE_ADDR:inst|ADDR[0]                            ;
;  AD_IN[0]        ; SAVE_ADDR:inst|ADDR[0] ; 8.411  ; 8.214  ; Fall       ; SAVE_ADDR:inst|ADDR[0]                            ;
;  AD_IN[1]        ; SAVE_ADDR:inst|ADDR[0] ; 8.857  ; 8.591  ; Fall       ; SAVE_ADDR:inst|ADDR[0]                            ;
;  AD_IN[2]        ; SAVE_ADDR:inst|ADDR[0] ; 8.885  ; 8.592  ; Fall       ; SAVE_ADDR:inst|ADDR[0]                            ;
;  AD_IN[3]        ; SAVE_ADDR:inst|ADDR[0] ; 8.963  ; 8.676  ; Fall       ; SAVE_ADDR:inst|ADDR[0]                            ;
;  AD_IN[4]        ; SAVE_ADDR:inst|ADDR[0] ; 8.891  ; 8.627  ; Fall       ; SAVE_ADDR:inst|ADDR[0]                            ;
;  AD_IN[5]        ; SAVE_ADDR:inst|ADDR[0] ; 8.807  ; 8.549  ; Fall       ; SAVE_ADDR:inst|ADDR[0]                            ;
;  AD_IN[6]        ; SAVE_ADDR:inst|ADDR[0] ; 11.004 ; 10.376 ; Fall       ; SAVE_ADDR:inst|ADDR[0]                            ;
;  AD_IN[7]        ; SAVE_ADDR:inst|ADDR[0] ; 9.414  ; 9.085  ; Fall       ; SAVE_ADDR:inst|ADDR[0]                            ;
; panduan_FIFOADIN ; SAVE_ADDR:inst|ADDR[0] ;        ; 5.448  ; Fall       ; SAVE_ADDR:inst|ADDR[0]                            ;
; adclk            ; clk                    ; 4.489  ; 4.575  ; Rise       ; clk                                               ;
; output[*]        ; clk                    ; 7.145  ; 6.920  ; Rise       ; clk                                               ;
;  output[0]       ; clk                    ; 7.430  ; 7.144  ; Rise       ; clk                                               ;
;  output[1]       ; clk                    ; 7.343  ; 7.053  ; Rise       ; clk                                               ;
;  output[2]       ; clk                    ; 7.167  ; 6.940  ; Rise       ; clk                                               ;
;  output[3]       ; clk                    ; 9.161  ; 8.624  ; Rise       ; clk                                               ;
;  output[4]       ; clk                    ; 10.301 ; 9.722  ; Rise       ; clk                                               ;
;  output[5]       ; clk                    ; 7.266  ; 7.018  ; Rise       ; clk                                               ;
;  output[6]       ; clk                    ; 7.145  ; 6.920  ; Rise       ; clk                                               ;
;  output[7]       ; clk                    ; 7.215  ; 6.984  ; Rise       ; clk                                               ;
; adclk            ; clk                    ; 4.489  ; 4.575  ; Fall       ; clk                                               ;
; ADS930CLk        ; clk                    ; 1.198  ;        ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
; INT0             ; clk                    ; 4.297  ; 4.096  ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
; wr_enable        ; clk                    ; 4.263  ; 4.494  ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
; ADS930CLk        ; clk                    ;        ; 1.109  ; Fall       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
+------------------+------------------------+--------+--------+------------+---------------------------------------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; ADS_SYNC   ; ADS930_SYNC ; 7.258 ;    ;    ; 7.434 ;
; J7_DIN     ; ADS930_DIN  ; 7.504 ;    ;    ; 7.738 ;
; J7_DIN     ; J1_DIN      ; 7.504 ;    ;    ; 7.738 ;
; J7_SCLK    ; ADS930_SCLK ; 7.173 ;    ;    ; 7.319 ;
; J7_SCLK    ; J1_SCLk     ; 7.173 ;    ;    ; 7.319 ;
; J7_SYNC    ; J1_SYNC     ; 7.174 ;    ;    ; 7.318 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; ADS_SYNC   ; ADS930_SYNC ; 7.006 ;    ;    ; 7.174 ;
; J7_DIN     ; ADS930_DIN  ; 7.242 ;    ;    ; 7.465 ;
; J7_DIN     ; J1_DIN      ; 7.242 ;    ;    ; 7.465 ;
; J7_SCLK    ; ADS930_SCLK ; 6.924 ;    ;    ; 7.063 ;
; J7_SCLK    ; J1_SCLk     ; 6.924 ;    ;    ; 7.063 ;
; J7_SYNC    ; J1_SYNC     ; 6.925 ;    ;    ; 7.062 ;
+------------+-------------+-------+----+----+-------+


----------------
; MTBF Summary ;
----------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                      ;
+----------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+----------------------+-------------------------+
; Source Node                                                                            ; Synchronization Node                                                                                                            ; Typical MTBF (Years) ; Included in Design MTBF ;
+----------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+----------------------+-------------------------+
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[11] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[11] ; Not Calculated       ; Yes                     ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[12] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[12] ; Not Calculated       ; Yes                     ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[1]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[1]  ; Not Calculated       ; Yes                     ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[10] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[10] ; Not Calculated       ; Yes                     ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[9]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[9]  ; Not Calculated       ; Yes                     ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[8]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[8]  ; Not Calculated       ; Yes                     ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[7]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[7]  ; Not Calculated       ; Yes                     ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[3]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[3]  ; Not Calculated       ; Yes                     ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[6]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[6]  ; Not Calculated       ; Yes                     ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[4]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[4]  ; Not Calculated       ; Yes                     ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[2]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[2]  ; Not Calculated       ; Yes                     ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[0]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[0]  ; Not Calculated       ; Yes                     ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[5]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[5]  ; Not Calculated       ; Yes                     ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[3]          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[3]  ; Not Calculated       ; Yes                     ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[0]          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[0]  ; Not Calculated       ; Yes                     ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[4]          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[4]  ; Not Calculated       ; Yes                     ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[2]          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[2]  ; Not Calculated       ; Yes                     ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[7]          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[7]  ; Not Calculated       ; Yes                     ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[11]         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[11] ; Not Calculated       ; Yes                     ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[1]          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[1]  ; Not Calculated       ; Yes                     ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[6]          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[6]  ; Not Calculated       ; Yes                     ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[8]          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[8]  ; Not Calculated       ; Yes                     ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[5]          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[5]  ; Not Calculated       ; Yes                     ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[12]         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[12] ; Not Calculated       ; Yes                     ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[9]          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[9]  ; Not Calculated       ; Yes                     ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[10]         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[10] ; Not Calculated       ; Yes                     ;
+----------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+----------------------+-------------------------+


Synchronizer Chain #1: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[11]                                          ;
; Synchronization Node    ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[11] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                  ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                         ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                            ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                             ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                     ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                     ; -6.799         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                        ; 12.5           ;              ;                  ;              ;
; Source Clock                                                                                                                     ;                ;              ;                  ;              ;
;  inst2|altpll_component|auto_generated|pll1|clk[1]                                                                               ;                ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                            ;                ;              ;                  ;              ;
;  NOE                                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                              ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[11]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                        ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[11] ;                ;              ;                  ; -0.793       ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[11] ;                ;              ;                  ; -6.006       ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #2: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[12]                                          ;
; Synchronization Node    ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[12] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                  ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                         ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                            ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                             ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                     ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                     ; -6.402         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                        ; 12.5           ;              ;                  ;              ;
; Source Clock                                                                                                                     ;                ;              ;                  ;              ;
;  inst2|altpll_component|auto_generated|pll1|clk[1]                                                                               ;                ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                            ;                ;              ;                  ;              ;
;  NOE                                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                              ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[12]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                        ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[12] ;                ;              ;                  ; -0.340       ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[12] ;                ;              ;                  ; -6.062       ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #3: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[1]                                          ;
; Synchronization Node    ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[1] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                        ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                           ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                            ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                    ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                    ; -6.390         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                       ; 12.5           ;              ;                  ;              ;
; Source Clock                                                                                                                    ;                ;              ;                  ;              ;
;  inst2|altpll_component|auto_generated|pll1|clk[1]                                                                              ;                ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                           ;                ;              ;                  ;              ;
;  NOE                                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                             ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[1]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                       ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[1] ;                ;              ;                  ; -1.439       ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[1] ;                ;              ;                  ; -4.951       ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #4: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[10]                                          ;
; Synchronization Node    ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[10] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                  ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                         ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                            ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                             ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                     ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                     ; -6.389         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                        ; 12.5           ;              ;                  ;              ;
; Source Clock                                                                                                                     ;                ;              ;                  ;              ;
;  inst2|altpll_component|auto_generated|pll1|clk[1]                                                                               ;                ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                            ;                ;              ;                  ;              ;
;  NOE                                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                              ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[10]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                        ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[10] ;                ;              ;                  ; -0.764       ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[10] ;                ;              ;                  ; -5.625       ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #5: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[9]                                          ;
; Synchronization Node    ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[9] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                        ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                           ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                            ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                    ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                    ; -6.343         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                       ; 12.5           ;              ;                  ;              ;
; Source Clock                                                                                                                    ;                ;              ;                  ;              ;
;  inst2|altpll_component|auto_generated|pll1|clk[1]                                                                              ;                ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                           ;                ;              ;                  ;              ;
;  NOE                                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                             ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[9]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                       ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[9] ;                ;              ;                  ; -0.470       ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[9] ;                ;              ;                  ; -5.873       ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #6: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[8]                                          ;
; Synchronization Node    ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[8] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                        ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                           ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                            ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                    ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                    ; -6.240         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                       ; 12.5           ;              ;                  ;              ;
; Source Clock                                                                                                                    ;                ;              ;                  ;              ;
;  inst2|altpll_component|auto_generated|pll1|clk[1]                                                                              ;                ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                           ;                ;              ;                  ;              ;
;  NOE                                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                             ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[8]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                       ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[8] ;                ;              ;                  ; -0.671       ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[8] ;                ;              ;                  ; -5.569       ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #7: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[7]                                          ;
; Synchronization Node    ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[7] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                        ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                           ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                            ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                    ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                    ; -6.149         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                       ; 12.5           ;              ;                  ;              ;
; Source Clock                                                                                                                    ;                ;              ;                  ;              ;
;  inst2|altpll_component|auto_generated|pll1|clk[1]                                                                              ;                ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                           ;                ;              ;                  ;              ;
;  NOE                                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                             ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[7]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                       ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[7] ;                ;              ;                  ; -0.742       ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[7] ;                ;              ;                  ; -5.407       ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #8: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[3]                                          ;
; Synchronization Node    ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[3] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                        ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                           ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                            ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                    ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                    ; -5.991         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                       ; 12.5           ;              ;                  ;              ;
; Source Clock                                                                                                                    ;                ;              ;                  ;              ;
;  inst2|altpll_component|auto_generated|pll1|clk[1]                                                                              ;                ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                           ;                ;              ;                  ;              ;
;  NOE                                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                             ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[3]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                       ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[3] ;                ;              ;                  ; -0.665       ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[3] ;                ;              ;                  ; -5.326       ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #9: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[6]                                          ;
; Synchronization Node    ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[6] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                        ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                           ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                            ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                    ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                    ; -5.800         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                       ; 12.5           ;              ;                  ;              ;
; Source Clock                                                                                                                    ;                ;              ;                  ;              ;
;  inst2|altpll_component|auto_generated|pll1|clk[1]                                                                              ;                ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                           ;                ;              ;                  ;              ;
;  NOE                                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                             ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[6]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                       ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[6] ;                ;              ;                  ; -0.367       ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[6] ;                ;              ;                  ; -5.433       ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #10: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[4]                                          ;
; Synchronization Node    ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[4] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                        ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                           ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                            ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                    ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                    ; -5.753         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                       ; 12.5           ;              ;                  ;              ;
; Source Clock                                                                                                                    ;                ;              ;                  ;              ;
;  inst2|altpll_component|auto_generated|pll1|clk[1]                                                                              ;                ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                           ;                ;              ;                  ;              ;
;  NOE                                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                             ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[4]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                       ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[4] ;                ;              ;                  ; -0.724       ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[4] ;                ;              ;                  ; -5.029       ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #11: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[2]                                          ;
; Synchronization Node    ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[2] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                        ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                           ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                            ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                    ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                    ; -5.705         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                       ; 12.5           ;              ;                  ;              ;
; Source Clock                                                                                                                    ;                ;              ;                  ;              ;
;  inst2|altpll_component|auto_generated|pll1|clk[1]                                                                              ;                ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                           ;                ;              ;                  ;              ;
;  NOE                                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                             ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[2]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                       ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[2] ;                ;              ;                  ; -0.684       ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[2] ;                ;              ;                  ; -5.021       ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #12: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[0]                                          ;
; Synchronization Node    ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[0] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                        ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                           ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                            ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                    ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                    ; -5.649         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                       ; 12.5           ;              ;                  ;              ;
; Source Clock                                                                                                                    ;                ;              ;                  ;              ;
;  inst2|altpll_component|auto_generated|pll1|clk[1]                                                                              ;                ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                           ;                ;              ;                  ;              ;
;  NOE                                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                             ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[0]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                       ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[0] ;                ;              ;                  ; -0.700       ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[0] ;                ;              ;                  ; -4.949       ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #13: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[5]                                          ;
; Synchronization Node    ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[5] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                        ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                           ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                            ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                    ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                    ; -5.422         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                       ; 12.5           ;              ;                  ;              ;
; Source Clock                                                                                                                    ;                ;              ;                  ;              ;
;  inst2|altpll_component|auto_generated|pll1|clk[1]                                                                              ;                ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                           ;                ;              ;                  ;              ;
;  NOE                                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                             ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[5]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                       ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[5] ;                ;              ;                  ; 0.040        ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[5] ;                ;              ;                  ; -5.462       ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #14: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[3]                                                  ;
; Synchronization Node    ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[3] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                        ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                           ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                            ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                    ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                    ; 13.532         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                       ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                    ;                ;              ;                  ;              ;
;  NOE                                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                           ;                ;              ;                  ;              ;
;  inst2|altpll_component|auto_generated|pll1|clk[1]                                                                              ;                ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                             ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[3]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                       ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[3] ;                ;              ;                  ; 8.828        ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[3] ;                ;              ;                  ; 4.704        ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #15: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[0]                                                  ;
; Synchronization Node    ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[0] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                        ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                           ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                            ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                    ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                    ; 13.719         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                       ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                    ;                ;              ;                  ;              ;
;  NOE                                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                           ;                ;              ;                  ;              ;
;  inst2|altpll_component|auto_generated|pll1|clk[1]                                                                              ;                ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                             ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[0]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                       ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[0] ;                ;              ;                  ; 9.037        ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[0] ;                ;              ;                  ; 4.682        ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #16: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[4]                                                  ;
; Synchronization Node    ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[4] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                        ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                           ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                            ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                    ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                    ; 13.927         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                       ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                    ;                ;              ;                  ;              ;
;  NOE                                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                           ;                ;              ;                  ;              ;
;  inst2|altpll_component|auto_generated|pll1|clk[1]                                                                              ;                ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                             ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[4]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                       ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[4] ;                ;              ;                  ; 8.828        ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[4] ;                ;              ;                  ; 5.099        ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #17: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[2]                                                  ;
; Synchronization Node    ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[2] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                        ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                           ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                            ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                    ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                    ; 14.028         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                       ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                    ;                ;              ;                  ;              ;
;  NOE                                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                           ;                ;              ;                  ;              ;
;  inst2|altpll_component|auto_generated|pll1|clk[1]                                                                              ;                ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                             ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[2]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                       ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[2] ;                ;              ;                  ; 9.039        ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[2] ;                ;              ;                  ; 4.989        ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #18: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[7]                                                  ;
; Synchronization Node    ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[7] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                        ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                           ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                            ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                    ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                    ; 14.117         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                       ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                    ;                ;              ;                  ;              ;
;  NOE                                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                           ;                ;              ;                  ;              ;
;  inst2|altpll_component|auto_generated|pll1|clk[1]                                                                              ;                ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                             ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[7]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                       ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[7] ;                ;              ;                  ; 9.038        ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[7] ;                ;              ;                  ; 5.079        ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #19: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[11]                                                  ;
; Synchronization Node    ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[11] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                  ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                         ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                            ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                             ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                     ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                     ; 14.128         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                        ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                     ;                ;              ;                  ;              ;
;  NOE                                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                            ;                ;              ;                  ;              ;
;  inst2|altpll_component|auto_generated|pll1|clk[1]                                                                               ;                ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                              ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[11]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                        ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[11] ;                ;              ;                  ; 8.830        ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[11] ;                ;              ;                  ; 5.298        ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #20: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[1]                                                  ;
; Synchronization Node    ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[1] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                        ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                           ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                            ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                    ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                    ; 14.211         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                       ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                    ;                ;              ;                  ;              ;
;  NOE                                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                           ;                ;              ;                  ;              ;
;  inst2|altpll_component|auto_generated|pll1|clk[1]                                                                              ;                ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                             ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[1]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                       ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[1] ;                ;              ;                  ; 8.325        ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[1] ;                ;              ;                  ; 5.886        ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #21: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[6]                                                  ;
; Synchronization Node    ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[6] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                        ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                           ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                            ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                    ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                    ; 14.301         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                       ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                    ;                ;              ;                  ;              ;
;  NOE                                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                           ;                ;              ;                  ;              ;
;  inst2|altpll_component|auto_generated|pll1|clk[1]                                                                              ;                ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                             ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[6]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                       ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[6] ;                ;              ;                  ; 8.827        ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[6] ;                ;              ;                  ; 5.474        ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #22: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[8]                                                  ;
; Synchronization Node    ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[8] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                        ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                           ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                            ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                    ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                    ; 14.318         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                       ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                    ;                ;              ;                  ;              ;
;  NOE                                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                           ;                ;              ;                  ;              ;
;  inst2|altpll_component|auto_generated|pll1|clk[1]                                                                              ;                ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                             ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[8]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                       ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[8] ;                ;              ;                  ; 9.039        ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[8] ;                ;              ;                  ; 5.279        ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #23: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[5]                                                  ;
; Synchronization Node    ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[5] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                        ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                           ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                            ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                    ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                    ; 14.319         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                       ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                    ;                ;              ;                  ;              ;
;  NOE                                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                           ;                ;              ;                  ;              ;
;  inst2|altpll_component|auto_generated|pll1|clk[1]                                                                              ;                ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                             ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[5]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                       ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[5] ;                ;              ;                  ; 8.829        ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[5] ;                ;              ;                  ; 5.490        ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #24: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[12]                                                  ;
; Synchronization Node    ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[12] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                  ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                         ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                            ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                             ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                     ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                     ; 14.455         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                        ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                     ;                ;              ;                  ;              ;
;  NOE                                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                            ;                ;              ;                  ;              ;
;  inst2|altpll_component|auto_generated|pll1|clk[1]                                                                               ;                ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                              ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[12]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                        ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[12] ;                ;              ;                  ; 8.828        ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[12] ;                ;              ;                  ; 5.627        ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #25: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[9]                                                  ;
; Synchronization Node    ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[9] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                        ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                           ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                            ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                    ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                    ; 14.494         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                       ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                    ;                ;              ;                  ;              ;
;  NOE                                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                           ;                ;              ;                  ;              ;
;  inst2|altpll_component|auto_generated|pll1|clk[1]                                                                              ;                ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                             ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[9]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                       ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[9] ;                ;              ;                  ; 9.039        ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[9] ;                ;              ;                  ; 5.455        ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #26: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[10]                                                  ;
; Synchronization Node    ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[10] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                  ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                         ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                            ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                             ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                     ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                     ; 14.646         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                        ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                     ;                ;              ;                  ;              ;
;  NOE                                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                            ;                ;              ;                  ;              ;
;  inst2|altpll_component|auto_generated|pll1|clk[1]                                                                               ;                ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                              ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[10]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                        ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[10] ;                ;              ;                  ; 9.040        ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[10] ;                ;              ;                  ; 5.606        ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



+-----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                 ;
+------------+-----------------+---------------------------------------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                        ; Note                                           ;
+------------+-----------------+---------------------------------------------------+------------------------------------------------+
; 181.82 MHz ; 181.82 MHz      ; inst2|altpll_component|auto_generated|pll1|clk[1] ;                                                ;
; 198.53 MHz ; 198.53 MHz      ; NOE                                               ;                                                ;
; 237.93 MHz ; 237.93 MHz      ; clk                                               ;                                                ;
; 705.22 MHz ; 402.09 MHz      ; inst2|altpll_component|auto_generated|pll1|clk[0] ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+---------------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                         ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; inst2|altpll_component|auto_generated|pll1|clk[0] ; -5.472 ; -15.843       ;
; NOE                                               ; -5.300 ; -208.797      ;
; NWE                                               ; -3.162 ; -100.656      ;
; clk                                               ; -2.872 ; -59.878       ;
; SAVE_ADDR:inst|ADDR[0]                            ; -1.474 ; -9.976        ;
; inst2|altpll_component|auto_generated|pll1|clk[1] ; 4.500  ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                         ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; NWE                                               ; 0.057 ; 0.000         ;
; SAVE_ADDR:inst|ADDR[0]                            ; 0.320 ; 0.000         ;
; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.364 ; 0.000         ;
; NOE                                               ; 0.401 ; 0.000         ;
; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.401 ; 0.000         ;
; clk                                               ; 0.684 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+-------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary           ;
+------------------------+--------+---------------+
; Clock                  ; Slack  ; End Point TNS ;
+------------------------+--------+---------------+
; SAVE_ADDR:inst|ADDR[0] ; -0.196 ; -0.740        ;
+------------------------+--------+---------------+


+-------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary            ;
+------------------------+--------+---------------+
; Clock                  ; Slack  ; End Point TNS ;
+------------------------+--------+---------------+
; SAVE_ADDR:inst|ADDR[0] ; -0.598 ; -4.770        ;
+------------------------+--------+---------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                           ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; NOE                                               ; -3.201 ; -126.171      ;
; NWE                                               ; -3.201 ; -60.187       ;
; NADV                                              ; -3.000 ; -31.253       ;
; SAVE_ADDR:inst|ADDR[0]                            ; 0.230  ; 0.000         ;
; inst2|altpll_component|auto_generated|pll1|clk[1] ; 4.717  ; 0.000         ;
; inst2|altpll_component|auto_generated|pll1|clk[0] ; 9.717  ; 0.000         ;
; clk                                               ; 19.616 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'inst2|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                ;
+--------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                       ; To Node                            ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -5.472 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[12]                                                  ; ADC_FIFO:inst4|rd_enable           ; NOE                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.328     ; 4.086      ;
; -5.470 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[12]                                                  ; ADC_FIFO:inst4|wr_enable           ; NOE                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.328     ; 4.084      ;
; -5.445 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[12] ; ADC_FIFO:inst4|rd_enable           ; NOE                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.328     ; 4.059      ;
; -5.443 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[12] ; ADC_FIFO:inst4|wr_enable           ; NOE                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.328     ; 4.057      ;
; -5.413 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[11]                                                  ; ADC_FIFO:inst4|rd_enable           ; NOE                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.328     ; 4.027      ;
; -5.411 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[11]                                                  ; ADC_FIFO:inst4|wr_enable           ; NOE                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.328     ; 4.025      ;
; -5.385 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[11] ; ADC_FIFO:inst4|rd_enable           ; NOE                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.328     ; 3.999      ;
; -5.383 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[11] ; ADC_FIFO:inst4|wr_enable           ; NOE                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.328     ; 3.997      ;
; -5.290 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[9]                                                   ; ADC_FIFO:inst4|rd_enable           ; NOE                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.331     ; 3.901      ;
; -5.288 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[9]                                                   ; ADC_FIFO:inst4|wr_enable           ; NOE                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.331     ; 3.899      ;
; -5.270 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[9]  ; ADC_FIFO:inst4|rd_enable           ; NOE                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.331     ; 3.881      ;
; -5.268 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[9]  ; ADC_FIFO:inst4|wr_enable           ; NOE                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.331     ; 3.879      ;
; -5.145 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[10]                                                  ; ADC_FIFO:inst4|rd_enable           ; NOE                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.328     ; 3.759      ;
; -5.143 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[10]                                                  ; ADC_FIFO:inst4|wr_enable           ; NOE                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.328     ; 3.757      ;
; -5.085 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[8]                                                   ; ADC_FIFO:inst4|rd_enable           ; NOE                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.328     ; 3.699      ;
; -5.083 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[8]                                                   ; ADC_FIFO:inst4|wr_enable           ; NOE                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.328     ; 3.697      ;
; -5.055 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[10] ; ADC_FIFO:inst4|rd_enable           ; NOE                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.328     ; 3.669      ;
; -5.053 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[10] ; ADC_FIFO:inst4|wr_enable           ; NOE                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.328     ; 3.667      ;
; -5.032 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[4]                                                   ; ADC_FIFO:inst4|rd_enable           ; NOE                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.329     ; 3.645      ;
; -5.030 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[4]                                                   ; ADC_FIFO:inst4|wr_enable           ; NOE                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.329     ; 3.643      ;
; -4.995 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[8]  ; ADC_FIFO:inst4|rd_enable           ; NOE                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.328     ; 3.609      ;
; -4.993 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[8]  ; ADC_FIFO:inst4|wr_enable           ; NOE                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.328     ; 3.607      ;
; -4.967 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[6]                                                   ; ADC_FIFO:inst4|rd_enable           ; NOE                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.331     ; 3.578      ;
; -4.965 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[6]                                                   ; ADC_FIFO:inst4|wr_enable           ; NOE                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.331     ; 3.576      ;
; -4.901 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[12]                                                  ; ADC_FIFO:inst4|current_state.START ; NOE                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.328     ; 3.515      ;
; -4.900 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[5]                                                   ; ADC_FIFO:inst4|rd_enable           ; NOE                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.331     ; 3.511      ;
; -4.898 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[5]                                                   ; ADC_FIFO:inst4|wr_enable           ; NOE                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.331     ; 3.509      ;
; -4.878 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[5]  ; ADC_FIFO:inst4|rd_enable           ; NOE                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.331     ; 3.489      ;
; -4.877 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[6]  ; ADC_FIFO:inst4|rd_enable           ; NOE                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.331     ; 3.488      ;
; -4.876 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[5]  ; ADC_FIFO:inst4|wr_enable           ; NOE                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.331     ; 3.487      ;
; -4.875 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[6]  ; ADC_FIFO:inst4|wr_enable           ; NOE                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.331     ; 3.486      ;
; -4.874 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[12] ; ADC_FIFO:inst4|current_state.START ; NOE                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.328     ; 3.488      ;
; -4.842 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[11]                                                  ; ADC_FIFO:inst4|current_state.START ; NOE                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.328     ; 3.456      ;
; -4.816 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[7]  ; ADC_FIFO:inst4|rd_enable           ; NOE                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.329     ; 3.429      ;
; -4.814 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[7]  ; ADC_FIFO:inst4|wr_enable           ; NOE                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.329     ; 3.427      ;
; -4.814 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[11] ; ADC_FIFO:inst4|current_state.START ; NOE                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.328     ; 3.428      ;
; -4.777 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[7]                                                   ; ADC_FIFO:inst4|rd_enable           ; NOE                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.331     ; 3.388      ;
; -4.775 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[7]                                                   ; ADC_FIFO:inst4|wr_enable           ; NOE                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.331     ; 3.386      ;
; -4.766 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[0]                                                   ; ADC_FIFO:inst4|rd_enable           ; NOE                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.329     ; 3.379      ;
; -4.764 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[0]                                                   ; ADC_FIFO:inst4|wr_enable           ; NOE                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.329     ; 3.377      ;
; -4.733 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[3]  ; ADC_FIFO:inst4|rd_enable           ; NOE                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.329     ; 3.346      ;
; -4.731 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[3]  ; ADC_FIFO:inst4|wr_enable           ; NOE                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.329     ; 3.344      ;
; -4.719 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[9]                                                   ; ADC_FIFO:inst4|current_state.START ; NOE                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.331     ; 3.330      ;
; -4.699 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[9]  ; ADC_FIFO:inst4|current_state.START ; NOE                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.331     ; 3.310      ;
; -4.574 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[10]                                                  ; ADC_FIFO:inst4|current_state.START ; NOE                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.328     ; 3.188      ;
; -4.573 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[2]                                                   ; ADC_FIFO:inst4|rd_enable           ; NOE                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.331     ; 3.184      ;
; -4.571 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[2]                                                   ; ADC_FIFO:inst4|wr_enable           ; NOE                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.331     ; 3.182      ;
; -4.514 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[8]                                                   ; ADC_FIFO:inst4|current_state.START ; NOE                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.328     ; 3.128      ;
; -4.484 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[10] ; ADC_FIFO:inst4|current_state.START ; NOE                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.328     ; 3.098      ;
; -4.484 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[2]  ; ADC_FIFO:inst4|rd_enable           ; NOE                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.331     ; 3.095      ;
; -4.483 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[1]                                                   ; ADC_FIFO:inst4|rd_enable           ; NOE                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.329     ; 3.096      ;
; -4.483 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[3]                                                   ; ADC_FIFO:inst4|rd_enable           ; NOE                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.329     ; 3.096      ;
; -4.482 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[2]  ; ADC_FIFO:inst4|wr_enable           ; NOE                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.331     ; 3.093      ;
; -4.481 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[1]                                                   ; ADC_FIFO:inst4|wr_enable           ; NOE                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.329     ; 3.094      ;
; -4.481 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[3]                                                   ; ADC_FIFO:inst4|wr_enable           ; NOE                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.329     ; 3.094      ;
; -4.477 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[4]  ; ADC_FIFO:inst4|rd_enable           ; NOE                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.329     ; 3.090      ;
; -4.475 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[4]  ; ADC_FIFO:inst4|wr_enable           ; NOE                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.329     ; 3.088      ;
; -4.461 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[4]                                                   ; ADC_FIFO:inst4|current_state.START ; NOE                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.329     ; 3.074      ;
; -4.424 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[8]  ; ADC_FIFO:inst4|current_state.START ; NOE                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.328     ; 3.038      ;
; -4.396 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[6]                                                   ; ADC_FIFO:inst4|current_state.START ; NOE                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.331     ; 3.007      ;
; -4.395 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[1]  ; ADC_FIFO:inst4|rd_enable           ; NOE                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.329     ; 3.008      ;
; -4.394 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[0]  ; ADC_FIFO:inst4|rd_enable           ; NOE                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.329     ; 3.007      ;
; -4.393 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[1]  ; ADC_FIFO:inst4|wr_enable           ; NOE                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.329     ; 3.006      ;
; -4.392 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[0]  ; ADC_FIFO:inst4|wr_enable           ; NOE                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.329     ; 3.005      ;
; -4.329 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[5]                                                   ; ADC_FIFO:inst4|current_state.START ; NOE                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.331     ; 2.940      ;
; -4.307 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[5]  ; ADC_FIFO:inst4|current_state.START ; NOE                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.331     ; 2.918      ;
; -4.306 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[6]  ; ADC_FIFO:inst4|current_state.START ; NOE                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.331     ; 2.917      ;
; -4.245 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[7]  ; ADC_FIFO:inst4|current_state.START ; NOE                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.329     ; 2.858      ;
; -4.206 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[7]                                                   ; ADC_FIFO:inst4|current_state.START ; NOE                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.331     ; 2.817      ;
; -4.195 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[0]                                                   ; ADC_FIFO:inst4|current_state.START ; NOE                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.329     ; 2.808      ;
; -4.162 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[3]  ; ADC_FIFO:inst4|current_state.START ; NOE                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.329     ; 2.775      ;
; -4.002 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[2]                                                   ; ADC_FIFO:inst4|current_state.START ; NOE                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.331     ; 2.613      ;
; -3.913 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[2]  ; ADC_FIFO:inst4|current_state.START ; NOE                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.331     ; 2.524      ;
; -3.912 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[1]                                                   ; ADC_FIFO:inst4|current_state.START ; NOE                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.329     ; 2.525      ;
; -3.912 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[3]                                                   ; ADC_FIFO:inst4|current_state.START ; NOE                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.329     ; 2.525      ;
; -3.906 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[4]  ; ADC_FIFO:inst4|current_state.START ; NOE                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.329     ; 2.519      ;
; -3.824 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[1]  ; ADC_FIFO:inst4|current_state.START ; NOE                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.329     ; 2.437      ;
; -3.823 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[0]  ; ADC_FIFO:inst4|current_state.START ; NOE                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.329     ; 2.436      ;
; 5.483  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[3]                                                   ; ADC_FIFO:inst4|rd_enable           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.161     ; 4.358      ;
; 5.485  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[3]                                                   ; ADC_FIFO:inst4|wr_enable           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.161     ; 4.356      ;
; 5.694  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[0]                                                   ; ADC_FIFO:inst4|rd_enable           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.160     ; 4.148      ;
; 5.696  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[0]                                                   ; ADC_FIFO:inst4|wr_enable           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.160     ; 4.146      ;
; 5.914  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[5]                                                   ; ADC_FIFO:inst4|rd_enable           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.167     ; 3.921      ;
; 5.916  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[5]                                                   ; ADC_FIFO:inst4|wr_enable           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.167     ; 3.919      ;
; 5.994  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[2]                                                   ; ADC_FIFO:inst4|rd_enable           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.160     ; 3.848      ;
; 5.996  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[2]                                                   ; ADC_FIFO:inst4|wr_enable           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.160     ; 3.846      ;
; 6.027  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[0]  ; ADC_FIFO:inst4|rd_enable           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.160     ; 3.815      ;
; 6.029  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[0]  ; ADC_FIFO:inst4|wr_enable           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.160     ; 3.813      ;
; 6.054  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[3]                                                   ; ADC_FIFO:inst4|current_state.START ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.161     ; 3.787      ;
; 6.095  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[3]  ; ADC_FIFO:inst4|rd_enable           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.160     ; 3.747      ;
; 6.097  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[3]  ; ADC_FIFO:inst4|wr_enable           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.160     ; 3.745      ;
; 6.137  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[6]                                                   ; ADC_FIFO:inst4|rd_enable           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.161     ; 3.704      ;
; 6.139  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[6]                                                   ; ADC_FIFO:inst4|wr_enable           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.161     ; 3.702      ;
; 6.187  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[9]                                                   ; ADC_FIFO:inst4|rd_enable           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.160     ; 3.655      ;
; 6.189  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[9]                                                   ; ADC_FIFO:inst4|wr_enable           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.160     ; 3.653      ;
; 6.265  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[0]                                                   ; ADC_FIFO:inst4|current_state.START ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.160     ; 3.577      ;
; 6.276  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[7]                                                   ; ADC_FIFO:inst4|rd_enable           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.167     ; 3.559      ;
; 6.278  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[7]                                                   ; ADC_FIFO:inst4|wr_enable           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.167     ; 3.557      ;
; 6.308  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[4]                                                   ; ADC_FIFO:inst4|rd_enable           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.167     ; 3.527      ;
; 6.310  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[11]                                                  ; ADC_FIFO:inst4|rd_enable           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.160     ; 3.532      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'NOE'                                                                                                                                                                                                     ;
+--------+-------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node               ; To Node                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -5.300 ; SAVE_ADDR:inst|ADDR[2]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a8                    ; NADV         ; NOE         ; 1.000        ; -0.080     ; 6.212      ;
; -5.295 ; SAVE_ADDR:inst|ADDR[3]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a8                    ; NADV         ; NOE         ; 1.000        ; -0.080     ; 6.207      ;
; -5.163 ; SAVE_ADDR:inst|ADDR[2]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a11                   ; NADV         ; NOE         ; 1.000        ; -0.082     ; 6.073      ;
; -5.160 ; SAVE_ADDR:inst|ADDR[2]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a12                   ; NADV         ; NOE         ; 1.000        ; -0.082     ; 6.070      ;
; -5.160 ; SAVE_ADDR:inst|ADDR[2]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a5                    ; NADV         ; NOE         ; 1.000        ; -0.076     ; 6.076      ;
; -5.158 ; SAVE_ADDR:inst|ADDR[3]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a11                   ; NADV         ; NOE         ; 1.000        ; -0.082     ; 6.068      ;
; -5.155 ; SAVE_ADDR:inst|ADDR[3]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a12                   ; NADV         ; NOE         ; 1.000        ; -0.082     ; 6.065      ;
; -5.155 ; SAVE_ADDR:inst|ADDR[3]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a5                    ; NADV         ; NOE         ; 1.000        ; -0.076     ; 6.071      ;
; -5.143 ; SAVE_ADDR:inst|ADDR[2]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a9                    ; NADV         ; NOE         ; 1.000        ; -0.081     ; 6.054      ;
; -5.142 ; SAVE_ADDR:inst|ADDR[2]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a10                   ; NADV         ; NOE         ; 1.000        ; -0.081     ; 6.053      ;
; -5.138 ; SAVE_ADDR:inst|ADDR[3]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a9                    ; NADV         ; NOE         ; 1.000        ; -0.081     ; 6.049      ;
; -5.137 ; SAVE_ADDR:inst|ADDR[3]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a10                   ; NADV         ; NOE         ; 1.000        ; -0.081     ; 6.048      ;
; -5.012 ; SAVE_ADDR:inst|ADDR[13] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a8                    ; NADV         ; NOE         ; 1.000        ; -0.075     ; 5.929      ;
; -5.005 ; SAVE_ADDR:inst|ADDR[14] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a8                    ; NADV         ; NOE         ; 1.000        ; -0.075     ; 5.922      ;
; -5.000 ; SAVE_ADDR:inst|ADDR[5]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a8                    ; NADV         ; NOE         ; 1.000        ; -0.080     ; 5.912      ;
; -4.990 ; SAVE_ADDR:inst|ADDR[6]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a8                    ; NADV         ; NOE         ; 1.000        ; -0.075     ; 5.907      ;
; -4.975 ; SAVE_ADDR:inst|ADDR[2]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a6                    ; NADV         ; NOE         ; 1.000        ; -0.080     ; 5.887      ;
; -4.970 ; SAVE_ADDR:inst|ADDR[3]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a6                    ; NADV         ; NOE         ; 1.000        ; -0.080     ; 5.882      ;
; -4.966 ; SAVE_ADDR:inst|ADDR[2]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a7                    ; NADV         ; NOE         ; 1.000        ; -0.081     ; 5.877      ;
; -4.965 ; SAVE_ADDR:inst|ADDR[8]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a8                    ; NADV         ; NOE         ; 1.000        ; -0.075     ; 5.882      ;
; -4.961 ; SAVE_ADDR:inst|ADDR[3]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a7                    ; NADV         ; NOE         ; 1.000        ; -0.081     ; 5.872      ;
; -4.956 ; SAVE_ADDR:inst|ADDR[2]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a3                    ; NADV         ; NOE         ; 1.000        ; -0.076     ; 5.872      ;
; -4.951 ; SAVE_ADDR:inst|ADDR[3]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a3                    ; NADV         ; NOE         ; 1.000        ; -0.076     ; 5.867      ;
; -4.905 ; SAVE_ADDR:inst|ADDR[2]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a4                    ; NADV         ; NOE         ; 1.000        ; -0.080     ; 5.817      ;
; -4.903 ; SAVE_ADDR:inst|ADDR[4]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a8                    ; NADV         ; NOE         ; 1.000        ; -0.080     ; 5.815      ;
; -4.900 ; SAVE_ADDR:inst|ADDR[3]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a4                    ; NADV         ; NOE         ; 1.000        ; -0.080     ; 5.812      ;
; -4.896 ; SAVE_ADDR:inst|ADDR[2]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a2                    ; NADV         ; NOE         ; 1.000        ; -0.076     ; 5.812      ;
; -4.891 ; SAVE_ADDR:inst|ADDR[3]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a2                    ; NADV         ; NOE         ; 1.000        ; -0.076     ; 5.807      ;
; -4.875 ; SAVE_ADDR:inst|ADDR[13] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a11                   ; NADV         ; NOE         ; 1.000        ; -0.077     ; 5.790      ;
; -4.872 ; SAVE_ADDR:inst|ADDR[13] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a12                   ; NADV         ; NOE         ; 1.000        ; -0.077     ; 5.787      ;
; -4.872 ; SAVE_ADDR:inst|ADDR[13] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a5                    ; NADV         ; NOE         ; 1.000        ; -0.071     ; 5.793      ;
; -4.868 ; SAVE_ADDR:inst|ADDR[14] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a11                   ; NADV         ; NOE         ; 1.000        ; -0.077     ; 5.783      ;
; -4.865 ; SAVE_ADDR:inst|ADDR[14] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a12                   ; NADV         ; NOE         ; 1.000        ; -0.077     ; 5.780      ;
; -4.865 ; SAVE_ADDR:inst|ADDR[14] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a5                    ; NADV         ; NOE         ; 1.000        ; -0.071     ; 5.786      ;
; -4.863 ; SAVE_ADDR:inst|ADDR[5]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a11                   ; NADV         ; NOE         ; 1.000        ; -0.082     ; 5.773      ;
; -4.860 ; SAVE_ADDR:inst|ADDR[5]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a12                   ; NADV         ; NOE         ; 1.000        ; -0.082     ; 5.770      ;
; -4.860 ; SAVE_ADDR:inst|ADDR[5]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a5                    ; NADV         ; NOE         ; 1.000        ; -0.076     ; 5.776      ;
; -4.855 ; SAVE_ADDR:inst|ADDR[13] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a9                    ; NADV         ; NOE         ; 1.000        ; -0.076     ; 5.771      ;
; -4.854 ; SAVE_ADDR:inst|ADDR[13] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a10                   ; NADV         ; NOE         ; 1.000        ; -0.076     ; 5.770      ;
; -4.853 ; SAVE_ADDR:inst|ADDR[6]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a11                   ; NADV         ; NOE         ; 1.000        ; -0.077     ; 5.768      ;
; -4.850 ; SAVE_ADDR:inst|ADDR[17] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a8                    ; NADV         ; NOE         ; 1.000        ; -0.075     ; 5.767      ;
; -4.850 ; SAVE_ADDR:inst|ADDR[6]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a12                   ; NADV         ; NOE         ; 1.000        ; -0.077     ; 5.765      ;
; -4.850 ; SAVE_ADDR:inst|ADDR[6]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a5                    ; NADV         ; NOE         ; 1.000        ; -0.071     ; 5.771      ;
; -4.848 ; SAVE_ADDR:inst|ADDR[14] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a9                    ; NADV         ; NOE         ; 1.000        ; -0.076     ; 5.764      ;
; -4.847 ; SAVE_ADDR:inst|ADDR[14] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a10                   ; NADV         ; NOE         ; 1.000        ; -0.076     ; 5.763      ;
; -4.843 ; SAVE_ADDR:inst|ADDR[5]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a9                    ; NADV         ; NOE         ; 1.000        ; -0.081     ; 5.754      ;
; -4.842 ; SAVE_ADDR:inst|ADDR[5]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a10                   ; NADV         ; NOE         ; 1.000        ; -0.081     ; 5.753      ;
; -4.833 ; SAVE_ADDR:inst|ADDR[6]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a9                    ; NADV         ; NOE         ; 1.000        ; -0.076     ; 5.749      ;
; -4.832 ; SAVE_ADDR:inst|ADDR[6]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a10                   ; NADV         ; NOE         ; 1.000        ; -0.076     ; 5.748      ;
; -4.828 ; SAVE_ADDR:inst|ADDR[8]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a11                   ; NADV         ; NOE         ; 1.000        ; -0.077     ; 5.743      ;
; -4.825 ; SAVE_ADDR:inst|ADDR[8]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a12                   ; NADV         ; NOE         ; 1.000        ; -0.077     ; 5.740      ;
; -4.825 ; SAVE_ADDR:inst|ADDR[8]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a5                    ; NADV         ; NOE         ; 1.000        ; -0.071     ; 5.746      ;
; -4.808 ; SAVE_ADDR:inst|ADDR[8]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a9                    ; NADV         ; NOE         ; 1.000        ; -0.076     ; 5.724      ;
; -4.807 ; SAVE_ADDR:inst|ADDR[8]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a10                   ; NADV         ; NOE         ; 1.000        ; -0.076     ; 5.723      ;
; -4.806 ; SAVE_ADDR:inst|ADDR[16] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a8                    ; NADV         ; NOE         ; 1.000        ; -0.075     ; 5.723      ;
; -4.766 ; SAVE_ADDR:inst|ADDR[4]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a11                   ; NADV         ; NOE         ; 1.000        ; -0.082     ; 5.676      ;
; -4.763 ; SAVE_ADDR:inst|ADDR[4]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a12                   ; NADV         ; NOE         ; 1.000        ; -0.082     ; 5.673      ;
; -4.763 ; SAVE_ADDR:inst|ADDR[4]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a5                    ; NADV         ; NOE         ; 1.000        ; -0.076     ; 5.679      ;
; -4.746 ; SAVE_ADDR:inst|ADDR[4]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a9                    ; NADV         ; NOE         ; 1.000        ; -0.081     ; 5.657      ;
; -4.745 ; SAVE_ADDR:inst|ADDR[4]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a10                   ; NADV         ; NOE         ; 1.000        ; -0.081     ; 5.656      ;
; -4.741 ; SAVE_ADDR:inst|ADDR[15] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a8                    ; NADV         ; NOE         ; 1.000        ; -0.075     ; 5.658      ;
; -4.736 ; SAVE_ADDR:inst|ADDR[2]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[3]                           ; NADV         ; NOE         ; 1.000        ; 0.203      ; 5.853      ;
; -4.736 ; SAVE_ADDR:inst|ADDR[2]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[2]                           ; NADV         ; NOE         ; 1.000        ; 0.203      ; 5.853      ;
; -4.732 ; SAVE_ADDR:inst|ADDR[2]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[1]                           ; NADV         ; NOE         ; 1.000        ; 0.202      ; 5.848      ;
; -4.732 ; SAVE_ADDR:inst|ADDR[2]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[0]                           ; NADV         ; NOE         ; 1.000        ; 0.202      ; 5.848      ;
; -4.731 ; SAVE_ADDR:inst|ADDR[3]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[3]                           ; NADV         ; NOE         ; 1.000        ; 0.203      ; 5.848      ;
; -4.731 ; SAVE_ADDR:inst|ADDR[3]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[2]                           ; NADV         ; NOE         ; 1.000        ; 0.203      ; 5.848      ;
; -4.727 ; SAVE_ADDR:inst|ADDR[3]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[1]                           ; NADV         ; NOE         ; 1.000        ; 0.202      ; 5.843      ;
; -4.727 ; SAVE_ADDR:inst|ADDR[3]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[0]                           ; NADV         ; NOE         ; 1.000        ; 0.202      ; 5.843      ;
; -4.718 ; SAVE_ADDR:inst|ADDR[2]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a1                    ; NADV         ; NOE         ; 1.000        ; -0.076     ; 5.634      ;
; -4.713 ; SAVE_ADDR:inst|ADDR[17] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a11                   ; NADV         ; NOE         ; 1.000        ; -0.077     ; 5.628      ;
; -4.713 ; SAVE_ADDR:inst|ADDR[3]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a1                    ; NADV         ; NOE         ; 1.000        ; -0.076     ; 5.629      ;
; -4.710 ; SAVE_ADDR:inst|ADDR[17] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a12                   ; NADV         ; NOE         ; 1.000        ; -0.077     ; 5.625      ;
; -4.710 ; SAVE_ADDR:inst|ADDR[17] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a5                    ; NADV         ; NOE         ; 1.000        ; -0.071     ; 5.631      ;
; -4.707 ; SAVE_ADDR:inst|ADDR[1]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a8                    ; NADV         ; NOE         ; 1.000        ; -0.080     ; 5.619      ;
; -4.705 ; SAVE_ADDR:inst|ADDR[2]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~portb_address_reg0 ; NADV         ; NOE         ; 1.000        ; 0.208      ; 5.942      ;
; -4.700 ; SAVE_ADDR:inst|ADDR[3]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~portb_address_reg0 ; NADV         ; NOE         ; 1.000        ; 0.208      ; 5.937      ;
; -4.694 ; SAVE_ADDR:inst|ADDR[12] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a8                    ; NADV         ; NOE         ; 1.000        ; -0.075     ; 5.611      ;
; -4.693 ; SAVE_ADDR:inst|ADDR[17] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a9                    ; NADV         ; NOE         ; 1.000        ; -0.076     ; 5.609      ;
; -4.692 ; SAVE_ADDR:inst|ADDR[2]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a6~portb_address_reg0 ; NADV         ; NOE         ; 1.000        ; 0.207      ; 5.928      ;
; -4.692 ; SAVE_ADDR:inst|ADDR[17] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a10                   ; NADV         ; NOE         ; 1.000        ; -0.076     ; 5.608      ;
; -4.692 ; SAVE_ADDR:inst|ADDR[7]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a8                    ; NADV         ; NOE         ; 1.000        ; -0.075     ; 5.609      ;
; -4.687 ; SAVE_ADDR:inst|ADDR[13] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a6                    ; NADV         ; NOE         ; 1.000        ; -0.075     ; 5.604      ;
; -4.687 ; SAVE_ADDR:inst|ADDR[3]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a6~portb_address_reg0 ; NADV         ; NOE         ; 1.000        ; 0.207      ; 5.923      ;
; -4.685 ; SAVE_ADDR:inst|ADDR[2]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a0                    ; NADV         ; NOE         ; 1.000        ; -0.076     ; 5.601      ;
; -4.682 ; SAVE_ADDR:inst|ADDR[2]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a4~portb_address_reg0 ; NADV         ; NOE         ; 1.000        ; 0.210      ; 5.921      ;
; -4.680 ; SAVE_ADDR:inst|ADDR[14] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a6                    ; NADV         ; NOE         ; 1.000        ; -0.075     ; 5.597      ;
; -4.680 ; SAVE_ADDR:inst|ADDR[3]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a0                    ; NADV         ; NOE         ; 1.000        ; -0.076     ; 5.596      ;
; -4.678 ; SAVE_ADDR:inst|ADDR[13] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a7                    ; NADV         ; NOE         ; 1.000        ; -0.076     ; 5.594      ;
; -4.677 ; SAVE_ADDR:inst|ADDR[3]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a4~portb_address_reg0 ; NADV         ; NOE         ; 1.000        ; 0.210      ; 5.916      ;
; -4.675 ; SAVE_ADDR:inst|ADDR[5]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a6                    ; NADV         ; NOE         ; 1.000        ; -0.080     ; 5.587      ;
; -4.671 ; SAVE_ADDR:inst|ADDR[14] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a7                    ; NADV         ; NOE         ; 1.000        ; -0.076     ; 5.587      ;
; -4.669 ; SAVE_ADDR:inst|ADDR[16] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a11                   ; NADV         ; NOE         ; 1.000        ; -0.077     ; 5.584      ;
; -4.668 ; SAVE_ADDR:inst|ADDR[13] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a3                    ; NADV         ; NOE         ; 1.000        ; -0.071     ; 5.589      ;
; -4.666 ; SAVE_ADDR:inst|ADDR[5]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a7                    ; NADV         ; NOE         ; 1.000        ; -0.081     ; 5.577      ;
; -4.666 ; SAVE_ADDR:inst|ADDR[16] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a12                   ; NADV         ; NOE         ; 1.000        ; -0.077     ; 5.581      ;
; -4.666 ; SAVE_ADDR:inst|ADDR[16] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a5                    ; NADV         ; NOE         ; 1.000        ; -0.071     ; 5.587      ;
; -4.665 ; SAVE_ADDR:inst|ADDR[6]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a6                    ; NADV         ; NOE         ; 1.000        ; -0.075     ; 5.582      ;
; -4.661 ; SAVE_ADDR:inst|ADDR[14] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a3                    ; NADV         ; NOE         ; 1.000        ; -0.071     ; 5.582      ;
; -4.656 ; SAVE_ADDR:inst|ADDR[6]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a7                    ; NADV         ; NOE         ; 1.000        ; -0.076     ; 5.572      ;
+--------+-------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'NWE'                                                                                                ;
+--------+-------------------------+-------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node               ; To Node                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------+-------------------------+--------------+-------------+--------------+------------+------------+
; -3.162 ; SAVE_ADDR:inst|ADDR[2]  ; BUFF:inst6|DATA_OUT[0]  ; NADV         ; NWE         ; 1.000        ; -0.085     ; 4.069      ;
; -3.162 ; SAVE_ADDR:inst|ADDR[2]  ; BUFF:inst6|DATA_OUT[1]  ; NADV         ; NWE         ; 1.000        ; -0.085     ; 4.069      ;
; -3.162 ; SAVE_ADDR:inst|ADDR[2]  ; BUFF:inst6|DATA_OUT[2]  ; NADV         ; NWE         ; 1.000        ; -0.085     ; 4.069      ;
; -3.162 ; SAVE_ADDR:inst|ADDR[2]  ; BUFF:inst6|DATA_OUT[3]  ; NADV         ; NWE         ; 1.000        ; -0.085     ; 4.069      ;
; -3.162 ; SAVE_ADDR:inst|ADDR[2]  ; BUFF:inst6|DATA_OUT[4]  ; NADV         ; NWE         ; 1.000        ; -0.085     ; 4.069      ;
; -3.162 ; SAVE_ADDR:inst|ADDR[2]  ; BUFF:inst6|DATA_OUT[5]  ; NADV         ; NWE         ; 1.000        ; -0.085     ; 4.069      ;
; -3.162 ; SAVE_ADDR:inst|ADDR[2]  ; BUFF:inst6|DATA_OUT[6]  ; NADV         ; NWE         ; 1.000        ; -0.085     ; 4.069      ;
; -3.162 ; SAVE_ADDR:inst|ADDR[2]  ; BUFF:inst6|DATA_OUT[8]  ; NADV         ; NWE         ; 1.000        ; -0.085     ; 4.069      ;
; -3.162 ; SAVE_ADDR:inst|ADDR[2]  ; BUFF:inst6|DATA_OUT[9]  ; NADV         ; NWE         ; 1.000        ; -0.085     ; 4.069      ;
; -3.162 ; SAVE_ADDR:inst|ADDR[2]  ; BUFF:inst6|DATA_OUT[10] ; NADV         ; NWE         ; 1.000        ; -0.085     ; 4.069      ;
; -3.162 ; SAVE_ADDR:inst|ADDR[2]  ; BUFF:inst6|DATA_OUT[11] ; NADV         ; NWE         ; 1.000        ; -0.085     ; 4.069      ;
; -3.162 ; SAVE_ADDR:inst|ADDR[2]  ; BUFF:inst6|DATA_OUT[12] ; NADV         ; NWE         ; 1.000        ; -0.085     ; 4.069      ;
; -3.162 ; SAVE_ADDR:inst|ADDR[2]  ; BUFF:inst6|DATA_OUT[13] ; NADV         ; NWE         ; 1.000        ; -0.085     ; 4.069      ;
; -3.162 ; SAVE_ADDR:inst|ADDR[2]  ; BUFF:inst6|DATA_OUT[14] ; NADV         ; NWE         ; 1.000        ; -0.085     ; 4.069      ;
; -3.162 ; SAVE_ADDR:inst|ADDR[2]  ; BUFF:inst6|DATA_OUT[15] ; NADV         ; NWE         ; 1.000        ; -0.085     ; 4.069      ;
; -3.157 ; SAVE_ADDR:inst|ADDR[3]  ; BUFF:inst6|DATA_OUT[0]  ; NADV         ; NWE         ; 1.000        ; -0.085     ; 4.064      ;
; -3.157 ; SAVE_ADDR:inst|ADDR[3]  ; BUFF:inst6|DATA_OUT[1]  ; NADV         ; NWE         ; 1.000        ; -0.085     ; 4.064      ;
; -3.157 ; SAVE_ADDR:inst|ADDR[3]  ; BUFF:inst6|DATA_OUT[2]  ; NADV         ; NWE         ; 1.000        ; -0.085     ; 4.064      ;
; -3.157 ; SAVE_ADDR:inst|ADDR[3]  ; BUFF:inst6|DATA_OUT[3]  ; NADV         ; NWE         ; 1.000        ; -0.085     ; 4.064      ;
; -3.157 ; SAVE_ADDR:inst|ADDR[3]  ; BUFF:inst6|DATA_OUT[4]  ; NADV         ; NWE         ; 1.000        ; -0.085     ; 4.064      ;
; -3.157 ; SAVE_ADDR:inst|ADDR[3]  ; BUFF:inst6|DATA_OUT[5]  ; NADV         ; NWE         ; 1.000        ; -0.085     ; 4.064      ;
; -3.157 ; SAVE_ADDR:inst|ADDR[3]  ; BUFF:inst6|DATA_OUT[6]  ; NADV         ; NWE         ; 1.000        ; -0.085     ; 4.064      ;
; -3.157 ; SAVE_ADDR:inst|ADDR[3]  ; BUFF:inst6|DATA_OUT[8]  ; NADV         ; NWE         ; 1.000        ; -0.085     ; 4.064      ;
; -3.157 ; SAVE_ADDR:inst|ADDR[3]  ; BUFF:inst6|DATA_OUT[9]  ; NADV         ; NWE         ; 1.000        ; -0.085     ; 4.064      ;
; -3.157 ; SAVE_ADDR:inst|ADDR[3]  ; BUFF:inst6|DATA_OUT[10] ; NADV         ; NWE         ; 1.000        ; -0.085     ; 4.064      ;
; -3.157 ; SAVE_ADDR:inst|ADDR[3]  ; BUFF:inst6|DATA_OUT[11] ; NADV         ; NWE         ; 1.000        ; -0.085     ; 4.064      ;
; -3.157 ; SAVE_ADDR:inst|ADDR[3]  ; BUFF:inst6|DATA_OUT[12] ; NADV         ; NWE         ; 1.000        ; -0.085     ; 4.064      ;
; -3.157 ; SAVE_ADDR:inst|ADDR[3]  ; BUFF:inst6|DATA_OUT[13] ; NADV         ; NWE         ; 1.000        ; -0.085     ; 4.064      ;
; -3.157 ; SAVE_ADDR:inst|ADDR[3]  ; BUFF:inst6|DATA_OUT[14] ; NADV         ; NWE         ; 1.000        ; -0.085     ; 4.064      ;
; -3.157 ; SAVE_ADDR:inst|ADDR[3]  ; BUFF:inst6|DATA_OUT[15] ; NADV         ; NWE         ; 1.000        ; -0.085     ; 4.064      ;
; -2.874 ; SAVE_ADDR:inst|ADDR[13] ; BUFF:inst6|DATA_OUT[0]  ; NADV         ; NWE         ; 1.000        ; -0.080     ; 3.786      ;
; -2.874 ; SAVE_ADDR:inst|ADDR[13] ; BUFF:inst6|DATA_OUT[1]  ; NADV         ; NWE         ; 1.000        ; -0.080     ; 3.786      ;
; -2.874 ; SAVE_ADDR:inst|ADDR[13] ; BUFF:inst6|DATA_OUT[2]  ; NADV         ; NWE         ; 1.000        ; -0.080     ; 3.786      ;
; -2.874 ; SAVE_ADDR:inst|ADDR[13] ; BUFF:inst6|DATA_OUT[3]  ; NADV         ; NWE         ; 1.000        ; -0.080     ; 3.786      ;
; -2.874 ; SAVE_ADDR:inst|ADDR[13] ; BUFF:inst6|DATA_OUT[4]  ; NADV         ; NWE         ; 1.000        ; -0.080     ; 3.786      ;
; -2.874 ; SAVE_ADDR:inst|ADDR[13] ; BUFF:inst6|DATA_OUT[5]  ; NADV         ; NWE         ; 1.000        ; -0.080     ; 3.786      ;
; -2.874 ; SAVE_ADDR:inst|ADDR[13] ; BUFF:inst6|DATA_OUT[6]  ; NADV         ; NWE         ; 1.000        ; -0.080     ; 3.786      ;
; -2.874 ; SAVE_ADDR:inst|ADDR[13] ; BUFF:inst6|DATA_OUT[8]  ; NADV         ; NWE         ; 1.000        ; -0.080     ; 3.786      ;
; -2.874 ; SAVE_ADDR:inst|ADDR[13] ; BUFF:inst6|DATA_OUT[9]  ; NADV         ; NWE         ; 1.000        ; -0.080     ; 3.786      ;
; -2.874 ; SAVE_ADDR:inst|ADDR[13] ; BUFF:inst6|DATA_OUT[10] ; NADV         ; NWE         ; 1.000        ; -0.080     ; 3.786      ;
; -2.874 ; SAVE_ADDR:inst|ADDR[13] ; BUFF:inst6|DATA_OUT[11] ; NADV         ; NWE         ; 1.000        ; -0.080     ; 3.786      ;
; -2.874 ; SAVE_ADDR:inst|ADDR[13] ; BUFF:inst6|DATA_OUT[12] ; NADV         ; NWE         ; 1.000        ; -0.080     ; 3.786      ;
; -2.874 ; SAVE_ADDR:inst|ADDR[13] ; BUFF:inst6|DATA_OUT[13] ; NADV         ; NWE         ; 1.000        ; -0.080     ; 3.786      ;
; -2.874 ; SAVE_ADDR:inst|ADDR[13] ; BUFF:inst6|DATA_OUT[14] ; NADV         ; NWE         ; 1.000        ; -0.080     ; 3.786      ;
; -2.874 ; SAVE_ADDR:inst|ADDR[13] ; BUFF:inst6|DATA_OUT[15] ; NADV         ; NWE         ; 1.000        ; -0.080     ; 3.786      ;
; -2.867 ; SAVE_ADDR:inst|ADDR[14] ; BUFF:inst6|DATA_OUT[0]  ; NADV         ; NWE         ; 1.000        ; -0.080     ; 3.779      ;
; -2.867 ; SAVE_ADDR:inst|ADDR[14] ; BUFF:inst6|DATA_OUT[1]  ; NADV         ; NWE         ; 1.000        ; -0.080     ; 3.779      ;
; -2.867 ; SAVE_ADDR:inst|ADDR[14] ; BUFF:inst6|DATA_OUT[2]  ; NADV         ; NWE         ; 1.000        ; -0.080     ; 3.779      ;
; -2.867 ; SAVE_ADDR:inst|ADDR[14] ; BUFF:inst6|DATA_OUT[3]  ; NADV         ; NWE         ; 1.000        ; -0.080     ; 3.779      ;
; -2.867 ; SAVE_ADDR:inst|ADDR[14] ; BUFF:inst6|DATA_OUT[4]  ; NADV         ; NWE         ; 1.000        ; -0.080     ; 3.779      ;
; -2.867 ; SAVE_ADDR:inst|ADDR[14] ; BUFF:inst6|DATA_OUT[5]  ; NADV         ; NWE         ; 1.000        ; -0.080     ; 3.779      ;
; -2.867 ; SAVE_ADDR:inst|ADDR[14] ; BUFF:inst6|DATA_OUT[6]  ; NADV         ; NWE         ; 1.000        ; -0.080     ; 3.779      ;
; -2.867 ; SAVE_ADDR:inst|ADDR[14] ; BUFF:inst6|DATA_OUT[8]  ; NADV         ; NWE         ; 1.000        ; -0.080     ; 3.779      ;
; -2.867 ; SAVE_ADDR:inst|ADDR[14] ; BUFF:inst6|DATA_OUT[9]  ; NADV         ; NWE         ; 1.000        ; -0.080     ; 3.779      ;
; -2.867 ; SAVE_ADDR:inst|ADDR[14] ; BUFF:inst6|DATA_OUT[10] ; NADV         ; NWE         ; 1.000        ; -0.080     ; 3.779      ;
; -2.867 ; SAVE_ADDR:inst|ADDR[14] ; BUFF:inst6|DATA_OUT[11] ; NADV         ; NWE         ; 1.000        ; -0.080     ; 3.779      ;
; -2.867 ; SAVE_ADDR:inst|ADDR[14] ; BUFF:inst6|DATA_OUT[12] ; NADV         ; NWE         ; 1.000        ; -0.080     ; 3.779      ;
; -2.867 ; SAVE_ADDR:inst|ADDR[14] ; BUFF:inst6|DATA_OUT[13] ; NADV         ; NWE         ; 1.000        ; -0.080     ; 3.779      ;
; -2.867 ; SAVE_ADDR:inst|ADDR[14] ; BUFF:inst6|DATA_OUT[14] ; NADV         ; NWE         ; 1.000        ; -0.080     ; 3.779      ;
; -2.867 ; SAVE_ADDR:inst|ADDR[14] ; BUFF:inst6|DATA_OUT[15] ; NADV         ; NWE         ; 1.000        ; -0.080     ; 3.779      ;
; -2.866 ; SAVE_ADDR:inst|ADDR[2]  ; BUFF:inst6|DATA_OUT[7]  ; NADV         ; NWE         ; 1.000        ; -0.088     ; 3.770      ;
; -2.862 ; SAVE_ADDR:inst|ADDR[5]  ; BUFF:inst6|DATA_OUT[0]  ; NADV         ; NWE         ; 1.000        ; -0.085     ; 3.769      ;
; -2.862 ; SAVE_ADDR:inst|ADDR[5]  ; BUFF:inst6|DATA_OUT[1]  ; NADV         ; NWE         ; 1.000        ; -0.085     ; 3.769      ;
; -2.862 ; SAVE_ADDR:inst|ADDR[5]  ; BUFF:inst6|DATA_OUT[2]  ; NADV         ; NWE         ; 1.000        ; -0.085     ; 3.769      ;
; -2.862 ; SAVE_ADDR:inst|ADDR[5]  ; BUFF:inst6|DATA_OUT[3]  ; NADV         ; NWE         ; 1.000        ; -0.085     ; 3.769      ;
; -2.862 ; SAVE_ADDR:inst|ADDR[5]  ; BUFF:inst6|DATA_OUT[4]  ; NADV         ; NWE         ; 1.000        ; -0.085     ; 3.769      ;
; -2.862 ; SAVE_ADDR:inst|ADDR[5]  ; BUFF:inst6|DATA_OUT[5]  ; NADV         ; NWE         ; 1.000        ; -0.085     ; 3.769      ;
; -2.862 ; SAVE_ADDR:inst|ADDR[5]  ; BUFF:inst6|DATA_OUT[6]  ; NADV         ; NWE         ; 1.000        ; -0.085     ; 3.769      ;
; -2.862 ; SAVE_ADDR:inst|ADDR[5]  ; BUFF:inst6|DATA_OUT[8]  ; NADV         ; NWE         ; 1.000        ; -0.085     ; 3.769      ;
; -2.862 ; SAVE_ADDR:inst|ADDR[5]  ; BUFF:inst6|DATA_OUT[9]  ; NADV         ; NWE         ; 1.000        ; -0.085     ; 3.769      ;
; -2.862 ; SAVE_ADDR:inst|ADDR[5]  ; BUFF:inst6|DATA_OUT[10] ; NADV         ; NWE         ; 1.000        ; -0.085     ; 3.769      ;
; -2.862 ; SAVE_ADDR:inst|ADDR[5]  ; BUFF:inst6|DATA_OUT[11] ; NADV         ; NWE         ; 1.000        ; -0.085     ; 3.769      ;
; -2.862 ; SAVE_ADDR:inst|ADDR[5]  ; BUFF:inst6|DATA_OUT[12] ; NADV         ; NWE         ; 1.000        ; -0.085     ; 3.769      ;
; -2.862 ; SAVE_ADDR:inst|ADDR[5]  ; BUFF:inst6|DATA_OUT[13] ; NADV         ; NWE         ; 1.000        ; -0.085     ; 3.769      ;
; -2.862 ; SAVE_ADDR:inst|ADDR[5]  ; BUFF:inst6|DATA_OUT[14] ; NADV         ; NWE         ; 1.000        ; -0.085     ; 3.769      ;
; -2.862 ; SAVE_ADDR:inst|ADDR[5]  ; BUFF:inst6|DATA_OUT[15] ; NADV         ; NWE         ; 1.000        ; -0.085     ; 3.769      ;
; -2.861 ; SAVE_ADDR:inst|ADDR[3]  ; BUFF:inst6|DATA_OUT[7]  ; NADV         ; NWE         ; 1.000        ; -0.088     ; 3.765      ;
; -2.852 ; SAVE_ADDR:inst|ADDR[6]  ; BUFF:inst6|DATA_OUT[0]  ; NADV         ; NWE         ; 1.000        ; -0.080     ; 3.764      ;
; -2.852 ; SAVE_ADDR:inst|ADDR[6]  ; BUFF:inst6|DATA_OUT[1]  ; NADV         ; NWE         ; 1.000        ; -0.080     ; 3.764      ;
; -2.852 ; SAVE_ADDR:inst|ADDR[6]  ; BUFF:inst6|DATA_OUT[2]  ; NADV         ; NWE         ; 1.000        ; -0.080     ; 3.764      ;
; -2.852 ; SAVE_ADDR:inst|ADDR[6]  ; BUFF:inst6|DATA_OUT[3]  ; NADV         ; NWE         ; 1.000        ; -0.080     ; 3.764      ;
; -2.852 ; SAVE_ADDR:inst|ADDR[6]  ; BUFF:inst6|DATA_OUT[4]  ; NADV         ; NWE         ; 1.000        ; -0.080     ; 3.764      ;
; -2.852 ; SAVE_ADDR:inst|ADDR[6]  ; BUFF:inst6|DATA_OUT[5]  ; NADV         ; NWE         ; 1.000        ; -0.080     ; 3.764      ;
; -2.852 ; SAVE_ADDR:inst|ADDR[6]  ; BUFF:inst6|DATA_OUT[6]  ; NADV         ; NWE         ; 1.000        ; -0.080     ; 3.764      ;
; -2.852 ; SAVE_ADDR:inst|ADDR[6]  ; BUFF:inst6|DATA_OUT[8]  ; NADV         ; NWE         ; 1.000        ; -0.080     ; 3.764      ;
; -2.852 ; SAVE_ADDR:inst|ADDR[6]  ; BUFF:inst6|DATA_OUT[9]  ; NADV         ; NWE         ; 1.000        ; -0.080     ; 3.764      ;
; -2.852 ; SAVE_ADDR:inst|ADDR[6]  ; BUFF:inst6|DATA_OUT[10] ; NADV         ; NWE         ; 1.000        ; -0.080     ; 3.764      ;
; -2.852 ; SAVE_ADDR:inst|ADDR[6]  ; BUFF:inst6|DATA_OUT[11] ; NADV         ; NWE         ; 1.000        ; -0.080     ; 3.764      ;
; -2.852 ; SAVE_ADDR:inst|ADDR[6]  ; BUFF:inst6|DATA_OUT[12] ; NADV         ; NWE         ; 1.000        ; -0.080     ; 3.764      ;
; -2.852 ; SAVE_ADDR:inst|ADDR[6]  ; BUFF:inst6|DATA_OUT[13] ; NADV         ; NWE         ; 1.000        ; -0.080     ; 3.764      ;
; -2.852 ; SAVE_ADDR:inst|ADDR[6]  ; BUFF:inst6|DATA_OUT[14] ; NADV         ; NWE         ; 1.000        ; -0.080     ; 3.764      ;
; -2.852 ; SAVE_ADDR:inst|ADDR[6]  ; BUFF:inst6|DATA_OUT[15] ; NADV         ; NWE         ; 1.000        ; -0.080     ; 3.764      ;
; -2.841 ; SAVE_ADDR:inst|ADDR[2]  ; BUFF:inst5|DATA_OUT[15] ; NADV         ; NWE         ; 1.000        ; -0.085     ; 3.748      ;
; -2.836 ; SAVE_ADDR:inst|ADDR[3]  ; BUFF:inst5|DATA_OUT[15] ; NADV         ; NWE         ; 1.000        ; -0.085     ; 3.743      ;
; -2.827 ; SAVE_ADDR:inst|ADDR[8]  ; BUFF:inst6|DATA_OUT[0]  ; NADV         ; NWE         ; 1.000        ; -0.080     ; 3.739      ;
; -2.827 ; SAVE_ADDR:inst|ADDR[8]  ; BUFF:inst6|DATA_OUT[1]  ; NADV         ; NWE         ; 1.000        ; -0.080     ; 3.739      ;
; -2.827 ; SAVE_ADDR:inst|ADDR[8]  ; BUFF:inst6|DATA_OUT[2]  ; NADV         ; NWE         ; 1.000        ; -0.080     ; 3.739      ;
; -2.827 ; SAVE_ADDR:inst|ADDR[8]  ; BUFF:inst6|DATA_OUT[3]  ; NADV         ; NWE         ; 1.000        ; -0.080     ; 3.739      ;
; -2.827 ; SAVE_ADDR:inst|ADDR[8]  ; BUFF:inst6|DATA_OUT[4]  ; NADV         ; NWE         ; 1.000        ; -0.080     ; 3.739      ;
; -2.827 ; SAVE_ADDR:inst|ADDR[8]  ; BUFF:inst6|DATA_OUT[5]  ; NADV         ; NWE         ; 1.000        ; -0.080     ; 3.739      ;
+--------+-------------------------+-------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk'                                                                                                ;
+--------+-------------------------+-------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node               ; To Node                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------+-------------------------+--------------+-------------+--------------+------------+------------+
; -2.872 ; BUFF:inst5|DATA_OUT[0]  ; phase_acc:inst3|acc[31] ; NWE          ; clk         ; 1.000        ; -0.085     ; 3.769      ;
; -2.791 ; BUFF:inst5|DATA_OUT[1]  ; phase_acc:inst3|acc[30] ; NWE          ; clk         ; 1.000        ; -0.085     ; 3.688      ;
; -2.784 ; BUFF:inst5|DATA_OUT[1]  ; phase_acc:inst3|acc[31] ; NWE          ; clk         ; 1.000        ; -0.085     ; 3.681      ;
; -2.755 ; BUFF:inst5|DATA_OUT[2]  ; phase_acc:inst3|acc[31] ; NWE          ; clk         ; 1.000        ; -0.085     ; 3.652      ;
; -2.746 ; BUFF:inst5|DATA_OUT[0]  ; phase_acc:inst3|acc[29] ; NWE          ; clk         ; 1.000        ; -0.085     ; 3.643      ;
; -2.707 ; BUFF:inst5|DATA_OUT[0]  ; phase_acc:inst3|acc[30] ; NWE          ; clk         ; 1.000        ; -0.085     ; 3.604      ;
; -2.683 ; BUFF:inst5|DATA_OUT[4]  ; phase_acc:inst3|acc[31] ; NWE          ; clk         ; 1.000        ; -0.085     ; 3.580      ;
; -2.665 ; BUFF:inst5|DATA_OUT[1]  ; phase_acc:inst3|acc[28] ; NWE          ; clk         ; 1.000        ; -0.085     ; 3.562      ;
; -2.660 ; BUFF:inst5|DATA_OUT[3]  ; phase_acc:inst3|acc[30] ; NWE          ; clk         ; 1.000        ; -0.085     ; 3.557      ;
; -2.658 ; BUFF:inst5|DATA_OUT[1]  ; phase_acc:inst3|acc[29] ; NWE          ; clk         ; 1.000        ; -0.085     ; 3.555      ;
; -2.653 ; BUFF:inst5|DATA_OUT[3]  ; phase_acc:inst3|acc[31] ; NWE          ; clk         ; 1.000        ; -0.085     ; 3.550      ;
; -2.629 ; BUFF:inst5|DATA_OUT[2]  ; phase_acc:inst3|acc[29] ; NWE          ; clk         ; 1.000        ; -0.085     ; 3.526      ;
; -2.620 ; BUFF:inst5|DATA_OUT[0]  ; phase_acc:inst3|acc[27] ; NWE          ; clk         ; 1.000        ; -0.085     ; 3.517      ;
; -2.590 ; BUFF:inst5|DATA_OUT[2]  ; phase_acc:inst3|acc[30] ; NWE          ; clk         ; 1.000        ; -0.085     ; 3.487      ;
; -2.581 ; BUFF:inst5|DATA_OUT[0]  ; phase_acc:inst3|acc[28] ; NWE          ; clk         ; 1.000        ; -0.085     ; 3.478      ;
; -2.576 ; BUFF:inst6|DATA_OUT[0]  ; phase_acc:inst3|acc[31] ; NWE          ; clk         ; 1.000        ; -0.086     ; 3.472      ;
; -2.557 ; BUFF:inst5|DATA_OUT[4]  ; phase_acc:inst3|acc[29] ; NWE          ; clk         ; 1.000        ; -0.085     ; 3.454      ;
; -2.553 ; BUFF:inst5|DATA_OUT[6]  ; phase_acc:inst3|acc[31] ; NWE          ; clk         ; 1.000        ; -0.085     ; 3.450      ;
; -2.539 ; BUFF:inst5|DATA_OUT[1]  ; phase_acc:inst3|acc[26] ; NWE          ; clk         ; 1.000        ; -0.085     ; 3.436      ;
; -2.534 ; BUFF:inst5|DATA_OUT[3]  ; phase_acc:inst3|acc[28] ; NWE          ; clk         ; 1.000        ; -0.085     ; 3.431      ;
; -2.532 ; BUFF:inst5|DATA_OUT[1]  ; phase_acc:inst3|acc[27] ; NWE          ; clk         ; 1.000        ; -0.085     ; 3.429      ;
; -2.527 ; BUFF:inst5|DATA_OUT[3]  ; phase_acc:inst3|acc[29] ; NWE          ; clk         ; 1.000        ; -0.085     ; 3.424      ;
; -2.518 ; BUFF:inst5|DATA_OUT[4]  ; phase_acc:inst3|acc[30] ; NWE          ; clk         ; 1.000        ; -0.085     ; 3.415      ;
; -2.510 ; BUFF:inst5|DATA_OUT[5]  ; phase_acc:inst3|acc[30] ; NWE          ; clk         ; 1.000        ; -0.085     ; 3.407      ;
; -2.503 ; BUFF:inst5|DATA_OUT[2]  ; phase_acc:inst3|acc[27] ; NWE          ; clk         ; 1.000        ; -0.085     ; 3.400      ;
; -2.494 ; BUFF:inst5|DATA_OUT[0]  ; phase_acc:inst3|acc[25] ; NWE          ; clk         ; 1.000        ; -0.085     ; 3.391      ;
; -2.484 ; BUFF:inst5|DATA_OUT[9]  ; phase_acc:inst3|acc[31] ; NWE          ; clk         ; 1.000        ; -0.085     ; 3.381      ;
; -2.472 ; BUFF:inst5|DATA_OUT[5]  ; phase_acc:inst3|acc[31] ; NWE          ; clk         ; 1.000        ; -0.085     ; 3.369      ;
; -2.464 ; BUFF:inst5|DATA_OUT[2]  ; phase_acc:inst3|acc[28] ; NWE          ; clk         ; 1.000        ; -0.085     ; 3.361      ;
; -2.455 ; BUFF:inst5|DATA_OUT[0]  ; phase_acc:inst3|acc[26] ; NWE          ; clk         ; 1.000        ; -0.085     ; 3.352      ;
; -2.450 ; BUFF:inst6|DATA_OUT[0]  ; phase_acc:inst3|acc[29] ; NWE          ; clk         ; 1.000        ; -0.086     ; 3.346      ;
; -2.441 ; BUFF:inst5|DATA_OUT[9]  ; phase_acc:inst3|acc[30] ; NWE          ; clk         ; 1.000        ; -0.085     ; 3.338      ;
; -2.431 ; BUFF:inst5|DATA_OUT[4]  ; phase_acc:inst3|acc[27] ; NWE          ; clk         ; 1.000        ; -0.085     ; 3.328      ;
; -2.427 ; BUFF:inst5|DATA_OUT[6]  ; phase_acc:inst3|acc[29] ; NWE          ; clk         ; 1.000        ; -0.085     ; 3.324      ;
; -2.420 ; BUFF:inst5|DATA_OUT[8]  ; phase_acc:inst3|acc[31] ; NWE          ; clk         ; 1.000        ; -0.083     ; 3.319      ;
; -2.413 ; BUFF:inst5|DATA_OUT[1]  ; phase_acc:inst3|acc[24] ; NWE          ; clk         ; 1.000        ; -0.085     ; 3.310      ;
; -2.411 ; BUFF:inst6|DATA_OUT[0]  ; phase_acc:inst3|acc[30] ; NWE          ; clk         ; 1.000        ; -0.086     ; 3.307      ;
; -2.410 ; BUFF:inst5|DATA_OUT[7]  ; phase_acc:inst3|acc[30] ; NWE          ; clk         ; 1.000        ; -0.085     ; 3.307      ;
; -2.408 ; BUFF:inst5|DATA_OUT[3]  ; phase_acc:inst3|acc[26] ; NWE          ; clk         ; 1.000        ; -0.085     ; 3.305      ;
; -2.407 ; BUFF:inst5|DATA_OUT[7]  ; phase_acc:inst3|acc[31] ; NWE          ; clk         ; 1.000        ; -0.085     ; 3.304      ;
; -2.406 ; BUFF:inst5|DATA_OUT[1]  ; phase_acc:inst3|acc[25] ; NWE          ; clk         ; 1.000        ; -0.085     ; 3.303      ;
; -2.401 ; BUFF:inst5|DATA_OUT[3]  ; phase_acc:inst3|acc[27] ; NWE          ; clk         ; 1.000        ; -0.085     ; 3.298      ;
; -2.396 ; BUFF:inst6|DATA_OUT[2]  ; phase_acc:inst3|acc[31] ; NWE          ; clk         ; 1.000        ; -0.086     ; 3.292      ;
; -2.392 ; BUFF:inst5|DATA_OUT[4]  ; phase_acc:inst3|acc[28] ; NWE          ; clk         ; 1.000        ; -0.085     ; 3.289      ;
; -2.388 ; BUFF:inst5|DATA_OUT[6]  ; phase_acc:inst3|acc[30] ; NWE          ; clk         ; 1.000        ; -0.085     ; 3.285      ;
; -2.384 ; BUFF:inst5|DATA_OUT[5]  ; phase_acc:inst3|acc[28] ; NWE          ; clk         ; 1.000        ; -0.085     ; 3.281      ;
; -2.377 ; BUFF:inst5|DATA_OUT[2]  ; phase_acc:inst3|acc[25] ; NWE          ; clk         ; 1.000        ; -0.085     ; 3.274      ;
; -2.373 ; BUFF:inst6|DATA_OUT[1]  ; phase_acc:inst3|acc[31] ; NWE          ; clk         ; 1.000        ; -0.086     ; 3.269      ;
; -2.368 ; BUFF:inst5|DATA_OUT[0]  ; phase_acc:inst3|acc[23] ; NWE          ; clk         ; 1.000        ; -0.085     ; 3.265      ;
; -2.358 ; BUFF:inst5|DATA_OUT[9]  ; phase_acc:inst3|acc[29] ; NWE          ; clk         ; 1.000        ; -0.085     ; 3.255      ;
; -2.346 ; BUFF:inst5|DATA_OUT[5]  ; phase_acc:inst3|acc[29] ; NWE          ; clk         ; 1.000        ; -0.085     ; 3.243      ;
; -2.338 ; BUFF:inst5|DATA_OUT[2]  ; phase_acc:inst3|acc[26] ; NWE          ; clk         ; 1.000        ; -0.085     ; 3.235      ;
; -2.329 ; BUFF:inst5|DATA_OUT[0]  ; phase_acc:inst3|acc[24] ; NWE          ; clk         ; 1.000        ; -0.085     ; 3.226      ;
; -2.324 ; BUFF:inst6|DATA_OUT[0]  ; phase_acc:inst3|acc[27] ; NWE          ; clk         ; 1.000        ; -0.086     ; 3.220      ;
; -2.315 ; BUFF:inst5|DATA_OUT[9]  ; phase_acc:inst3|acc[28] ; NWE          ; clk         ; 1.000        ; -0.085     ; 3.212      ;
; -2.305 ; BUFF:inst5|DATA_OUT[4]  ; phase_acc:inst3|acc[25] ; NWE          ; clk         ; 1.000        ; -0.085     ; 3.202      ;
; -2.301 ; BUFF:inst5|DATA_OUT[6]  ; phase_acc:inst3|acc[27] ; NWE          ; clk         ; 1.000        ; -0.085     ; 3.198      ;
; -2.294 ; BUFF:inst5|DATA_OUT[8]  ; phase_acc:inst3|acc[29] ; NWE          ; clk         ; 1.000        ; -0.083     ; 3.193      ;
; -2.287 ; BUFF:inst5|DATA_OUT[1]  ; phase_acc:inst3|acc[22] ; NWE          ; clk         ; 1.000        ; -0.085     ; 3.184      ;
; -2.285 ; BUFF:inst6|DATA_OUT[0]  ; phase_acc:inst3|acc[28] ; NWE          ; clk         ; 1.000        ; -0.086     ; 3.181      ;
; -2.284 ; BUFF:inst5|DATA_OUT[7]  ; phase_acc:inst3|acc[28] ; NWE          ; clk         ; 1.000        ; -0.085     ; 3.181      ;
; -2.282 ; BUFF:inst5|DATA_OUT[3]  ; phase_acc:inst3|acc[24] ; NWE          ; clk         ; 1.000        ; -0.085     ; 3.179      ;
; -2.281 ; BUFF:inst5|DATA_OUT[7]  ; phase_acc:inst3|acc[29] ; NWE          ; clk         ; 1.000        ; -0.085     ; 3.178      ;
; -2.280 ; BUFF:inst5|DATA_OUT[1]  ; phase_acc:inst3|acc[23] ; NWE          ; clk         ; 1.000        ; -0.085     ; 3.177      ;
; -2.275 ; BUFF:inst5|DATA_OUT[3]  ; phase_acc:inst3|acc[25] ; NWE          ; clk         ; 1.000        ; -0.085     ; 3.172      ;
; -2.273 ; BUFF:inst6|DATA_OUT[3]  ; phase_acc:inst3|acc[31] ; NWE          ; clk         ; 1.000        ; -0.086     ; 3.169      ;
; -2.270 ; BUFF:inst6|DATA_OUT[2]  ; phase_acc:inst3|acc[29] ; NWE          ; clk         ; 1.000        ; -0.086     ; 3.166      ;
; -2.266 ; BUFF:inst5|DATA_OUT[4]  ; phase_acc:inst3|acc[26] ; NWE          ; clk         ; 1.000        ; -0.085     ; 3.163      ;
; -2.262 ; BUFF:inst5|DATA_OUT[6]  ; phase_acc:inst3|acc[28] ; NWE          ; clk         ; 1.000        ; -0.085     ; 3.159      ;
; -2.260 ; BUFF:inst6|DATA_OUT[1]  ; phase_acc:inst3|acc[30] ; NWE          ; clk         ; 1.000        ; -0.086     ; 3.156      ;
; -2.258 ; BUFF:inst5|DATA_OUT[5]  ; phase_acc:inst3|acc[26] ; NWE          ; clk         ; 1.000        ; -0.085     ; 3.155      ;
; -2.255 ; BUFF:inst5|DATA_OUT[8]  ; phase_acc:inst3|acc[30] ; NWE          ; clk         ; 1.000        ; -0.083     ; 3.154      ;
; -2.251 ; BUFF:inst5|DATA_OUT[2]  ; phase_acc:inst3|acc[23] ; NWE          ; clk         ; 1.000        ; -0.085     ; 3.148      ;
; -2.247 ; BUFF:inst6|DATA_OUT[1]  ; phase_acc:inst3|acc[29] ; NWE          ; clk         ; 1.000        ; -0.086     ; 3.143      ;
; -2.242 ; BUFF:inst5|DATA_OUT[0]  ; phase_acc:inst3|acc[21] ; NWE          ; clk         ; 1.000        ; -0.085     ; 3.139      ;
; -2.237 ; BUFF:inst5|DATA_OUT[10] ; phase_acc:inst3|acc[31] ; NWE          ; clk         ; 1.000        ; -0.083     ; 3.136      ;
; -2.232 ; BUFF:inst5|DATA_OUT[9]  ; phase_acc:inst3|acc[27] ; NWE          ; clk         ; 1.000        ; -0.085     ; 3.129      ;
; -2.231 ; BUFF:inst6|DATA_OUT[2]  ; phase_acc:inst3|acc[30] ; NWE          ; clk         ; 1.000        ; -0.086     ; 3.127      ;
; -2.220 ; BUFF:inst5|DATA_OUT[5]  ; phase_acc:inst3|acc[27] ; NWE          ; clk         ; 1.000        ; -0.085     ; 3.117      ;
; -2.212 ; BUFF:inst5|DATA_OUT[2]  ; phase_acc:inst3|acc[24] ; NWE          ; clk         ; 1.000        ; -0.085     ; 3.109      ;
; -2.203 ; BUFF:inst5|DATA_OUT[0]  ; phase_acc:inst3|acc[22] ; NWE          ; clk         ; 1.000        ; -0.085     ; 3.100      ;
; -2.198 ; BUFF:inst6|DATA_OUT[0]  ; phase_acc:inst3|acc[25] ; NWE          ; clk         ; 1.000        ; -0.086     ; 3.094      ;
; -2.189 ; BUFF:inst5|DATA_OUT[9]  ; phase_acc:inst3|acc[26] ; NWE          ; clk         ; 1.000        ; -0.085     ; 3.086      ;
; -2.179 ; BUFF:inst5|DATA_OUT[4]  ; phase_acc:inst3|acc[23] ; NWE          ; clk         ; 1.000        ; -0.085     ; 3.076      ;
; -2.175 ; BUFF:inst5|DATA_OUT[6]  ; phase_acc:inst3|acc[25] ; NWE          ; clk         ; 1.000        ; -0.085     ; 3.072      ;
; -2.168 ; BUFF:inst5|DATA_OUT[8]  ; phase_acc:inst3|acc[27] ; NWE          ; clk         ; 1.000        ; -0.083     ; 3.067      ;
; -2.164 ; BUFF:inst5|DATA_OUT[11] ; phase_acc:inst3|acc[30] ; NWE          ; clk         ; 1.000        ; -0.085     ; 3.061      ;
; -2.161 ; BUFF:inst5|DATA_OUT[1]  ; phase_acc:inst3|acc[20] ; NWE          ; clk         ; 1.000        ; -0.085     ; 3.058      ;
; -2.159 ; BUFF:inst6|DATA_OUT[0]  ; phase_acc:inst3|acc[26] ; NWE          ; clk         ; 1.000        ; -0.086     ; 3.055      ;
; -2.158 ; BUFF:inst5|DATA_OUT[7]  ; phase_acc:inst3|acc[26] ; NWE          ; clk         ; 1.000        ; -0.085     ; 3.055      ;
; -2.156 ; BUFF:inst5|DATA_OUT[3]  ; phase_acc:inst3|acc[22] ; NWE          ; clk         ; 1.000        ; -0.085     ; 3.053      ;
; -2.155 ; BUFF:inst5|DATA_OUT[7]  ; phase_acc:inst3|acc[27] ; NWE          ; clk         ; 1.000        ; -0.085     ; 3.052      ;
; -2.154 ; BUFF:inst5|DATA_OUT[11] ; phase_acc:inst3|acc[31] ; NWE          ; clk         ; 1.000        ; -0.085     ; 3.051      ;
; -2.154 ; BUFF:inst5|DATA_OUT[1]  ; phase_acc:inst3|acc[21] ; NWE          ; clk         ; 1.000        ; -0.085     ; 3.051      ;
; -2.150 ; BUFF:inst6|DATA_OUT[3]  ; phase_acc:inst3|acc[30] ; NWE          ; clk         ; 1.000        ; -0.086     ; 3.046      ;
; -2.149 ; BUFF:inst5|DATA_OUT[3]  ; phase_acc:inst3|acc[23] ; NWE          ; clk         ; 1.000        ; -0.085     ; 3.046      ;
; -2.147 ; BUFF:inst6|DATA_OUT[3]  ; phase_acc:inst3|acc[29] ; NWE          ; clk         ; 1.000        ; -0.086     ; 3.043      ;
; -2.146 ; BUFF:inst6|DATA_OUT[5]  ; phase_acc:inst3|acc[31] ; NWE          ; clk         ; 1.000        ; -0.086     ; 3.042      ;
; -2.144 ; BUFF:inst6|DATA_OUT[2]  ; phase_acc:inst3|acc[27] ; NWE          ; clk         ; 1.000        ; -0.086     ; 3.040      ;
; -2.140 ; BUFF:inst5|DATA_OUT[4]  ; phase_acc:inst3|acc[24] ; NWE          ; clk         ; 1.000        ; -0.085     ; 3.037      ;
+--------+-------------------------+-------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'SAVE_ADDR:inst|ADDR[0]'                                                                                                                                                                                   ;
+--------+----------------------------------------------------------------------------------------------------+-----------------------------------------+--------------+------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                          ; To Node                                 ; Launch Clock ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------+-----------------------------------------+--------------+------------------------+--------------+------------+------------+
; -1.474 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[5] ; BUFF_SEND_DATA:inst11|DATA_OUT[5]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.500        ; 1.030      ; 1.730      ;
; -1.472 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[4] ; BUFF_SEND_DATA:inst11|DATA_OUT[4]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.500        ; 1.032      ; 1.748      ;
; -1.429 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[6] ; BUFF_SEND_DATA:inst11|DATA_OUT[6]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.500        ; 1.033      ; 1.690      ;
; -1.415 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[0] ; BUFF_SEND_DATA:inst11|DATA_OUT[0]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.500        ; 1.033      ; 1.693      ;
; -1.240 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[7] ; BUFF_SEND_DATA:inst11|DATA_OUT[7]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.500        ; 1.033      ; 1.704      ;
; -1.204 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[1] ; BUFF_SEND_DATA:inst11|DATA_OUT[1]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.500        ; 1.031      ; 1.667      ;
; -0.872 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[3] ; BUFF_SEND_DATA:inst11|DATA_OUT[3]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.500        ; 1.030      ; 1.334      ;
; -0.870 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[2] ; BUFF_SEND_DATA:inst11|DATA_OUT[2]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.500        ; 1.030      ; 1.331      ;
+--------+----------------------------------------------------------------------------------------------------+-----------------------------------------+--------------+------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'inst2|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                        ;
+-------+--------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                      ; To Node                                                                                                                      ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 4.500 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[3]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a11                   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.072     ; 5.430      ;
; 4.500 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[3]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a12                   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.072     ; 5.430      ;
; 4.659 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[3]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a8                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.073     ; 5.270      ;
; 4.765 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[0]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a11                   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.071     ; 5.166      ;
; 4.765 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[0]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a12                   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.071     ; 5.166      ;
; 4.792 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[5]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a11                   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.078     ; 5.132      ;
; 4.792 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[5]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a12                   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.078     ; 5.132      ;
; 4.815 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[6]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a11                   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.072     ; 5.115      ;
; 4.815 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[6]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a12                   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.072     ; 5.115      ;
; 4.826 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[2]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a11                   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.071     ; 5.105      ;
; 4.826 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[2]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a12                   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.071     ; 5.105      ;
; 4.865 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[9]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a11                   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.071     ; 5.066      ;
; 4.865 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[9]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a12                   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.071     ; 5.066      ;
; 4.866 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[3]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a5                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.067     ; 5.069      ;
; 4.924 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[0]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a8                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.072     ; 5.006      ;
; 4.951 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[5]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a8                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.079     ; 4.972      ;
; 4.974 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[6]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a8                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.073     ; 4.955      ;
; 4.985 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[2]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a8                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.072     ; 4.945      ;
; 5.021 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[3]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a6                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.067     ; 4.914      ;
; 5.022 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[3]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a7                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.067     ; 4.913      ;
; 5.024 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[9]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a8                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.072     ; 4.906      ;
; 5.063 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[11]                                                 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a11                   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.071     ; 4.868      ;
; 5.063 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[11]                                                 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a12                   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.071     ; 4.868      ;
; 5.074 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[7]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a11                   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.078     ; 4.850      ;
; 5.074 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[7]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a12                   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.078     ; 4.850      ;
; 5.089 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[3]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[0]                                                ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.073     ; 4.840      ;
; 5.089 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[3]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|sub_parity10a[2]              ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.073     ; 4.840      ;
; 5.089 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[3]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|parity9                       ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.073     ; 4.840      ;
; 5.089 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[3]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[11]                                               ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.073     ; 4.840      ;
; 5.089 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[3]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[9]                                                ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.073     ; 4.840      ;
; 5.095 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[4]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a11                   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.078     ; 4.829      ;
; 5.095 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[4]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a12                   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.078     ; 4.829      ;
; 5.104 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a11                   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.071     ; 4.827      ;
; 5.104 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a12                   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.071     ; 4.827      ;
; 5.112 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[3]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a3                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.067     ; 4.823      ;
; 5.124 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[0]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a5                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.066     ; 4.812      ;
; 5.128 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[3] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a11                   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.071     ; 4.803      ;
; 5.128 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[3] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a12                   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.071     ; 4.803      ;
; 5.130 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[3]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a10                   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.071     ; 4.801      ;
; 5.131 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[3]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a9                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.071     ; 4.800      ;
; 5.158 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[5]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a5                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.073     ; 4.771      ;
; 5.161 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[3]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a2~porta_address_reg0 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.282      ; 5.160      ;
; 5.161 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[3]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a2~porta_we_reg       ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.282      ; 5.160      ;
; 5.162 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[3]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a2~porta_datain_reg0  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.287      ; 5.164      ;
; 5.167 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[3]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_address_reg0 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.281      ; 5.153      ;
; 5.167 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[3]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_we_reg       ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.281      ; 5.153      ;
; 5.168 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[3]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_datain_reg0  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.286      ; 5.157      ;
; 5.177 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[3]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a6~porta_address_reg0 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.280      ; 5.142      ;
; 5.177 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[3]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a6~porta_we_reg       ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.280      ; 5.142      ;
; 5.178 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[3]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a6~porta_datain_reg0  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.285      ; 5.146      ;
; 5.181 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[6]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a5                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.067     ; 4.754      ;
; 5.192 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[2]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a5                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.066     ; 4.744      ;
; 5.222 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[11]                                                 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a8                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.072     ; 4.708      ;
; 5.231 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[9]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a5                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.066     ; 4.705      ;
; 5.233 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[7]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a8                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.079     ; 4.690      ;
; 5.254 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[4]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a8                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.079     ; 4.669      ;
; 5.263 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a8                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.072     ; 4.667      ;
; 5.281 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[3]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[5]                                                ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.067     ; 4.654      ;
; 5.281 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[3]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|sub_parity10a[1]              ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.067     ; 4.654      ;
; 5.281 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[3]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[7]                                                ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.067     ; 4.654      ;
; 5.281 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[3]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[4]                                                ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.067     ; 4.654      ;
; 5.285 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[0]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a6                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.066     ; 4.651      ;
; 5.286 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[0]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a7                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.066     ; 4.650      ;
; 5.287 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[3] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a8                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.072     ; 4.643      ;
; 5.287 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[8]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a11                   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.072     ; 4.643      ;
; 5.287 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[8]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a12                   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.072     ; 4.643      ;
; 5.310 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[2] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a11                   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.071     ; 4.621      ;
; 5.310 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[2] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a12                   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.071     ; 4.621      ;
; 5.313 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[5]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a6                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.073     ; 4.616      ;
; 5.314 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[5]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a7                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.073     ; 4.615      ;
; 5.330 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[3]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[6]                                                ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.072     ; 4.600      ;
; 5.336 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[6]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a6                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.067     ; 4.599      ;
; 5.337 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[6]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a7                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.067     ; 4.598      ;
; 5.341 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[0]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a10                   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.070     ; 4.591      ;
; 5.342 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[0]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a9                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.070     ; 4.590      ;
; 5.347 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[2]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a6                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.066     ; 4.589      ;
; 5.348 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[2]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a7                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.066     ; 4.588      ;
; 5.354 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[0]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[0]                                                ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.072     ; 4.576      ;
; 5.354 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[0]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|sub_parity10a[2]              ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.072     ; 4.576      ;
; 5.354 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[0]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|parity9                       ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.072     ; 4.576      ;
; 5.354 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[0]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[11]                                               ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.072     ; 4.576      ;
; 5.354 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[0]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[9]                                                ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.072     ; 4.576      ;
; 5.365 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[1]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a11                   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.071     ; 4.566      ;
; 5.365 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[1]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a12                   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.071     ; 4.566      ;
; 5.372 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[0]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a2~porta_address_reg0 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.283      ; 4.950      ;
; 5.372 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[0]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a2~porta_we_reg       ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.283      ; 4.950      ;
; 5.373 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[0]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a2~porta_datain_reg0  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.288      ; 4.954      ;
; 5.374 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[0]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a3                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.066     ; 4.562      ;
; 5.378 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[0]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_address_reg0 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.282      ; 4.943      ;
; 5.378 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[0]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_we_reg       ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.282      ; 4.943      ;
; 5.379 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[0]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_datain_reg0  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.287      ; 4.947      ;
; 5.381 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[5]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[0]                                                ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.079     ; 4.542      ;
; 5.381 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[5]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|sub_parity10a[2]              ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.079     ; 4.542      ;
; 5.381 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[5]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|parity9                       ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.079     ; 4.542      ;
; 5.381 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[5]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[11]                                               ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.079     ; 4.542      ;
; 5.381 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[5]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[9]                                                ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.079     ; 4.542      ;
; 5.386 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[9]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a6                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.066     ; 4.550      ;
; 5.387 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[9]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a7                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.066     ; 4.549      ;
; 5.388 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[0]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a6~porta_address_reg0 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.281      ; 4.932      ;
; 5.388 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[0]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a6~porta_we_reg       ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.281      ; 4.932      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'NWE'                                                                                                                                                                                                   ;
+-------+-------------------------+------------------------------------------------------------------------------------------------------------------+------------------------+-------------+--------------+------------+------------+
; Slack ; From Node               ; To Node                                                                                                          ; Launch Clock           ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------+------------------------------------------------------------------------------------------------------------------+------------------------+-------------+--------------+------------+------------+
; 0.057 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[7]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 2.357      ; 2.879      ;
; 0.072 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[0]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 2.359      ; 2.896      ;
; 0.072 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[1]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 2.359      ; 2.896      ;
; 0.072 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[2]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 2.359      ; 2.896      ;
; 0.072 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[3]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 2.359      ; 2.896      ;
; 0.072 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[4]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 2.359      ; 2.896      ;
; 0.072 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[5]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 2.359      ; 2.896      ;
; 0.072 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[6]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 2.359      ; 2.896      ;
; 0.072 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[7]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 2.359      ; 2.896      ;
; 0.072 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[9]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 2.359      ; 2.896      ;
; 0.072 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[11]                                                                                          ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 2.359      ; 2.896      ;
; 0.072 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[14]                                                                                          ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 2.359      ; 2.896      ;
; 0.089 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[8]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 2.357      ; 2.911      ;
; 0.089 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[10]                                                                                          ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 2.357      ; 2.911      ;
; 0.089 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[12]                                                                                          ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 2.357      ; 2.911      ;
; 0.089 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[13]                                                                                          ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 2.357      ; 2.911      ;
; 0.130 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[15]                                                                                          ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 2.360      ; 2.955      ;
; 0.270 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[0]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 2.360      ; 3.095      ;
; 0.270 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[1]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 2.360      ; 3.095      ;
; 0.270 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[2]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 2.360      ; 3.095      ;
; 0.270 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[3]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 2.360      ; 3.095      ;
; 0.270 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[4]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 2.360      ; 3.095      ;
; 0.270 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[5]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 2.360      ; 3.095      ;
; 0.270 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[6]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 2.360      ; 3.095      ;
; 0.270 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[8]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 2.360      ; 3.095      ;
; 0.270 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[9]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 2.360      ; 3.095      ;
; 0.270 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[10]                                                                                          ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 2.360      ; 3.095      ;
; 0.270 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[11]                                                                                          ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 2.360      ; 3.095      ;
; 0.270 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[12]                                                                                          ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 2.360      ; 3.095      ;
; 0.270 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[13]                                                                                          ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 2.360      ; 3.095      ;
; 0.270 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[14]                                                                                          ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 2.360      ; 3.095      ;
; 0.270 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[15]                                                                                          ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 2.360      ; 3.095      ;
; 0.355 ; SAVE_ADDR:inst|ADDR[0]  ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|ram_block1a0~porta_address_reg0 ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 2.711      ; 3.566      ;
; 0.492 ; SAVE_ADDR:inst|ADDR[0]  ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|ram_block1a0~porta_address_reg0 ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 2.711      ; 3.203      ;
; 0.628 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[7]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 2.357      ; 2.950      ;
; 0.766 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[0]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 2.359      ; 3.090      ;
; 0.766 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[1]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 2.359      ; 3.090      ;
; 0.766 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[2]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 2.359      ; 3.090      ;
; 0.766 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[3]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 2.359      ; 3.090      ;
; 0.766 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[4]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 2.359      ; 3.090      ;
; 0.766 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[5]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 2.359      ; 3.090      ;
; 0.766 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[6]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 2.359      ; 3.090      ;
; 0.766 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[7]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 2.359      ; 3.090      ;
; 0.766 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[9]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 2.359      ; 3.090      ;
; 0.766 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[11]                                                                                          ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 2.359      ; 3.090      ;
; 0.766 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[14]                                                                                          ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 2.359      ; 3.090      ;
; 0.776 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[8]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 2.357      ; 3.098      ;
; 0.776 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[10]                                                                                          ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 2.357      ; 3.098      ;
; 0.776 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[12]                                                                                          ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 2.357      ; 3.098      ;
; 0.776 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[13]                                                                                          ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 2.357      ; 3.098      ;
; 0.810 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[15]                                                                                          ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 2.360      ; 3.135      ;
; 0.867 ; SAVE_ADDR:inst|ADDR[4]  ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|ram_block1a0~porta_address_reg0 ; NADV                   ; NWE         ; 0.000        ; 0.443      ; 1.570      ;
; 0.891 ; SAVE_ADDR:inst|ADDR[17] ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|ram_block1a0~porta_we_reg       ; NADV                   ; NWE         ; 0.000        ; 0.448      ; 1.599      ;
; 0.910 ; SAVE_ADDR:inst|ADDR[15] ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|ram_block1a0~porta_we_reg       ; NADV                   ; NWE         ; 0.000        ; 0.448      ; 1.618      ;
; 0.912 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[0]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 2.360      ; 3.237      ;
; 0.912 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[1]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 2.360      ; 3.237      ;
; 0.912 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[2]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 2.360      ; 3.237      ;
; 0.912 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[3]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 2.360      ; 3.237      ;
; 0.912 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[4]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 2.360      ; 3.237      ;
; 0.912 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[5]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 2.360      ; 3.237      ;
; 0.912 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[6]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 2.360      ; 3.237      ;
; 0.912 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[8]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 2.360      ; 3.237      ;
; 0.912 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[9]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 2.360      ; 3.237      ;
; 0.912 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[10]                                                                                          ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 2.360      ; 3.237      ;
; 0.912 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[11]                                                                                          ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 2.360      ; 3.237      ;
; 0.912 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[12]                                                                                          ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 2.360      ; 3.237      ;
; 0.912 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[13]                                                                                          ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 2.360      ; 3.237      ;
; 0.912 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[14]                                                                                          ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 2.360      ; 3.237      ;
; 0.912 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[15]                                                                                          ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 2.360      ; 3.237      ;
; 0.920 ; SAVE_ADDR:inst|ADDR[7]  ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|ram_block1a0~porta_address_reg0 ; NADV                   ; NWE         ; 0.000        ; 0.448      ; 1.628      ;
; 0.947 ; SAVE_ADDR:inst|ADDR[6]  ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|ram_block1a0~porta_address_reg0 ; NADV                   ; NWE         ; 0.000        ; 0.448      ; 1.655      ;
; 1.118 ; SAVE_ADDR:inst|ADDR[5]  ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|ram_block1a0~porta_address_reg0 ; NADV                   ; NWE         ; 0.000        ; 0.443      ; 1.821      ;
; 1.177 ; SAVE_ADDR:inst|ADDR[2]  ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|ram_block1a0~porta_address_reg0 ; NADV                   ; NWE         ; 0.000        ; 0.443      ; 1.880      ;
; 1.208 ; SAVE_ADDR:inst|ADDR[3]  ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|ram_block1a0~porta_address_reg0 ; NADV                   ; NWE         ; 0.000        ; 0.443      ; 1.911      ;
; 1.283 ; SAVE_ADDR:inst|ADDR[16] ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|ram_block1a0~porta_we_reg       ; NADV                   ; NWE         ; 0.000        ; 0.448      ; 1.991      ;
; 1.308 ; SAVE_ADDR:inst|ADDR[17] ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|ram_block1a0~porta_datain_reg0  ; NADV                   ; NWE         ; 0.000        ; 0.454      ; 2.022      ;
; 1.311 ; SAVE_ADDR:inst|ADDR[17] ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|ram_block1a0~porta_address_reg0 ; NADV                   ; NWE         ; 0.000        ; 0.448      ; 2.019      ;
; 1.327 ; SAVE_ADDR:inst|ADDR[15] ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|ram_block1a0~porta_datain_reg0  ; NADV                   ; NWE         ; 0.000        ; 0.454      ; 2.041      ;
; 1.330 ; SAVE_ADDR:inst|ADDR[15] ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|ram_block1a0~porta_address_reg0 ; NADV                   ; NWE         ; 0.000        ; 0.448      ; 2.038      ;
; 1.386 ; SAVE_ADDR:inst|ADDR[1]  ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|ram_block1a0~porta_address_reg0 ; NADV                   ; NWE         ; 0.000        ; 0.443      ; 2.089      ;
; 1.565 ; SAVE_ADDR:inst|ADDR[18] ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|ram_block1a0~porta_we_reg       ; NADV                   ; NWE         ; 0.000        ; 0.448      ; 2.273      ;
; 1.700 ; SAVE_ADDR:inst|ADDR[16] ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|ram_block1a0~porta_datain_reg0  ; NADV                   ; NWE         ; 0.000        ; 0.454      ; 2.414      ;
; 1.703 ; SAVE_ADDR:inst|ADDR[16] ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|ram_block1a0~porta_address_reg0 ; NADV                   ; NWE         ; 0.000        ; 0.448      ; 2.411      ;
; 1.711 ; SAVE_ADDR:inst|ADDR[10] ; BUFF:inst6|DATA_OUT[7]                                                                                           ; NADV                   ; NWE         ; 0.000        ; 0.094      ; 2.030      ;
; 1.924 ; SAVE_ADDR:inst|ADDR[10] ; BUFF:inst6|DATA_OUT[0]                                                                                           ; NADV                   ; NWE         ; 0.000        ; 0.097      ; 2.246      ;
; 1.924 ; SAVE_ADDR:inst|ADDR[10] ; BUFF:inst6|DATA_OUT[1]                                                                                           ; NADV                   ; NWE         ; 0.000        ; 0.097      ; 2.246      ;
; 1.924 ; SAVE_ADDR:inst|ADDR[10] ; BUFF:inst6|DATA_OUT[2]                                                                                           ; NADV                   ; NWE         ; 0.000        ; 0.097      ; 2.246      ;
; 1.924 ; SAVE_ADDR:inst|ADDR[10] ; BUFF:inst6|DATA_OUT[3]                                                                                           ; NADV                   ; NWE         ; 0.000        ; 0.097      ; 2.246      ;
; 1.924 ; SAVE_ADDR:inst|ADDR[10] ; BUFF:inst6|DATA_OUT[4]                                                                                           ; NADV                   ; NWE         ; 0.000        ; 0.097      ; 2.246      ;
; 1.924 ; SAVE_ADDR:inst|ADDR[10] ; BUFF:inst6|DATA_OUT[5]                                                                                           ; NADV                   ; NWE         ; 0.000        ; 0.097      ; 2.246      ;
; 1.924 ; SAVE_ADDR:inst|ADDR[10] ; BUFF:inst6|DATA_OUT[6]                                                                                           ; NADV                   ; NWE         ; 0.000        ; 0.097      ; 2.246      ;
; 1.924 ; SAVE_ADDR:inst|ADDR[10] ; BUFF:inst6|DATA_OUT[8]                                                                                           ; NADV                   ; NWE         ; 0.000        ; 0.097      ; 2.246      ;
; 1.924 ; SAVE_ADDR:inst|ADDR[10] ; BUFF:inst6|DATA_OUT[9]                                                                                           ; NADV                   ; NWE         ; 0.000        ; 0.097      ; 2.246      ;
; 1.924 ; SAVE_ADDR:inst|ADDR[10] ; BUFF:inst6|DATA_OUT[10]                                                                                          ; NADV                   ; NWE         ; 0.000        ; 0.097      ; 2.246      ;
; 1.924 ; SAVE_ADDR:inst|ADDR[10] ; BUFF:inst6|DATA_OUT[11]                                                                                          ; NADV                   ; NWE         ; 0.000        ; 0.097      ; 2.246      ;
; 1.924 ; SAVE_ADDR:inst|ADDR[10] ; BUFF:inst6|DATA_OUT[12]                                                                                          ; NADV                   ; NWE         ; 0.000        ; 0.097      ; 2.246      ;
; 1.924 ; SAVE_ADDR:inst|ADDR[10] ; BUFF:inst6|DATA_OUT[13]                                                                                          ; NADV                   ; NWE         ; 0.000        ; 0.097      ; 2.246      ;
; 1.924 ; SAVE_ADDR:inst|ADDR[10] ; BUFF:inst6|DATA_OUT[14]                                                                                          ; NADV                   ; NWE         ; 0.000        ; 0.097      ; 2.246      ;
; 1.924 ; SAVE_ADDR:inst|ADDR[10] ; BUFF:inst6|DATA_OUT[15]                                                                                          ; NADV                   ; NWE         ; 0.000        ; 0.097      ; 2.246      ;
; 1.982 ; SAVE_ADDR:inst|ADDR[18] ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|ram_block1a0~porta_datain_reg0  ; NADV                   ; NWE         ; 0.000        ; 0.454      ; 2.696      ;
+-------+-------------------------+------------------------------------------------------------------------------------------------------------------+------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'SAVE_ADDR:inst|ADDR[0]'                                                                                                                                                                                   ;
+-------+----------------------------------------------------------------------------------------------------+-----------------------------------------+--------------+------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                          ; To Node                                 ; Launch Clock ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------+-----------------------------------------+--------------+------------------------+--------------+------------+------------+
; 0.320 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[2] ; BUFF_SEND_DATA:inst11|DATA_OUT[2]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; -0.500       ; 1.279      ; 1.129      ;
; 0.324 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[3] ; BUFF_SEND_DATA:inst11|DATA_OUT[3]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; -0.500       ; 1.279      ; 1.133      ;
; 0.598 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[1] ; BUFF_SEND_DATA:inst11|DATA_OUT[1]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; -0.500       ; 1.280      ; 1.408      ;
; 0.620 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[6] ; BUFF_SEND_DATA:inst11|DATA_OUT[6]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; -0.500       ; 1.281      ; 1.431      ;
; 0.624 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[0] ; BUFF_SEND_DATA:inst11|DATA_OUT[0]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; -0.500       ; 1.282      ; 1.436      ;
; 0.640 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[7] ; BUFF_SEND_DATA:inst11|DATA_OUT[7]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; -0.500       ; 1.281      ; 1.451      ;
; 0.649 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[5] ; BUFF_SEND_DATA:inst11|DATA_OUT[5]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; -0.500       ; 1.278      ; 1.457      ;
; 0.668 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[4] ; BUFF_SEND_DATA:inst11|DATA_OUT[4]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; -0.500       ; 1.280      ; 1.478      ;
+-------+----------------------------------------------------------------------------------------------------+-----------------------------------------+--------------+------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'inst2|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                             ;
+-------+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                       ; To Node                                                                                                                         ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.364 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[1]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a4~porta_address_reg0    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.425      ; 1.019      ;
; 0.401 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a3                       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a3                       ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a5                       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a5                       ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a0                       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a0                       ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a2                       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a2                       ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a6                       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a6                       ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a7                       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a7                       ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a9                       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a9                       ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a1                       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a1                       ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a10                      ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a10                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a4                       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a4                       ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a8                       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a8                       ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a11                      ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a11                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a12                      ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a12                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.437 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[10]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a4~porta_address_reg0    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.423      ; 1.090      ;
; 0.458 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[3]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a4~porta_address_reg0    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.423      ; 1.111      ;
; 0.459 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[9]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a4~porta_address_reg0    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.424      ; 1.113      ;
; 0.470 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[10] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[10] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.737      ;
; 0.470 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[9]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[9]  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.738      ;
; 0.471 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[2]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[2]  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[7]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[7]  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[8]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[8]  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.738      ;
; 0.472 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[0]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[0]  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.739      ;
; 0.477 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a12                      ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[12]                                                  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.744      ;
; 0.479 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[2]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a4~porta_address_reg0    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.425      ; 1.134      ;
; 0.480 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a12                      ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|sub_parity10a[3]                 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.747      ;
; 0.487 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[5]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a4~porta_address_reg0    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.418      ; 1.135      ;
; 0.487 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[7]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a4~porta_address_reg0    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.418      ; 1.135      ;
; 0.491 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[6]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[6]                                           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.758      ;
; 0.494 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[5]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[5]                                           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.762      ;
; 0.494 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[5]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_address_reg0    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.417      ; 1.141      ;
; 0.500 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a7                       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[7]                                                   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.768      ;
; 0.507 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a1                       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[1]                                                   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.775      ;
; 0.514 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[5]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a6~porta_address_reg0    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.415      ; 1.159      ;
; 0.516 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[7]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a6~porta_address_reg0    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.415      ; 1.161      ;
; 0.520 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[7]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_address_reg0    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.417      ; 1.167      ;
; 0.532 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[5]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a2~porta_address_reg0    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.418      ; 1.180      ;
; 0.582 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|sub_parity10a[2]                 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|parity9                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.849      ;
; 0.615 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a0                       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|sub_parity10a[0]                 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.883      ;
; 0.625 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a5                       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|sub_parity10a[1]                 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.893      ;
; 0.632 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a2                       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[2]                                                   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.900      ;
; 0.632 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a8                       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[8]                                                   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.900      ;
; 0.633 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a2                       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|sub_parity10a[0]                 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.901      ;
; 0.645 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[5]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[5]  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.913      ;
; 0.646 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[4]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[4]  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.914      ;
; 0.646 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[11] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[11] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.913      ;
; 0.647 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[12] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[12] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.914      ;
; 0.647 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[3]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[3]  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.914      ;
; 0.647 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[6]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[6]  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.915      ;
; 0.655 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a11                      ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[11]                                                  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.921      ;
; 0.655 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|parity9                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a1                       ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.922      ;
; 0.657 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|parity9                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a0                       ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.924      ;
; 0.697 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a5                       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[5]                                                   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.965      ;
; 0.707 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[6]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a6~porta_address_reg0    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.420      ; 1.357      ;
; 0.709 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[3]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_address_reg0    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.422      ; 1.361      ;
; 0.710 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[4]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_address_reg0    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.417      ; 1.357      ;
; 0.714 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a8                       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|sub_parity10a[2]                 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.981      ;
; 0.715 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a7                       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|sub_parity10a[1]                 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.983      ;
; 0.720 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a6                       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|sub_parity10a[1]                 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.988      ;
; 0.727 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a0                       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a2                       ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.995      ;
; 0.727 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a1                       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a2                       ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.995      ;
; 0.728 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a1                       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|sub_parity10a[0]                 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.996      ;
; 0.737 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a5                       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a6                       ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.005      ;
; 0.737 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a5                       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a7                       ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.005      ;
; 0.741 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a6                       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a7                       ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.009      ;
; 0.741 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a9                       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a10                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.009      ;
; 0.744 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[3]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a2~porta_address_reg0    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.423      ; 1.397      ;
; 0.748 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[9]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a6~porta_address_reg0    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.421      ; 1.399      ;
; 0.753 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[12]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a4~porta_address_reg0    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.423      ; 1.406      ;
; 0.755 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[2]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a6~porta_address_reg0    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.422      ; 1.407      ;
; 0.755 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[3]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a6~porta_address_reg0    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.420      ; 1.405      ;
; 0.756 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[8]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a2~porta_address_reg0    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.423      ; 1.409      ;
; 0.757 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[4]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a6~porta_address_reg0    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.415      ; 1.402      ;
; 0.759 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[0]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a2~porta_address_reg0    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.424      ; 1.413      ;
; 0.763 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[9]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a2~porta_address_reg0    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.424      ; 1.417      ;
; 0.764 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[6]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a4~porta_address_reg0    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.423      ; 1.417      ;
; 0.768 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a0                       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a1                       ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.036      ;
; 0.770 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[2]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a2~porta_address_reg0    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.425      ; 1.425      ;
; 0.789 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[0]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_address_reg0    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.423      ; 1.442      ;
; 0.790 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[10]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a6~porta_address_reg0    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.420      ; 1.440      ;
; 0.790 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[7]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a2~porta_address_reg0    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.418      ; 1.438      ;
; 0.806 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[4]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a2~porta_address_reg0    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.418      ; 1.454      ;
; 0.806 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[10]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a2~porta_address_reg0    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.423      ; 1.459      ;
; 0.818 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a10                      ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|sub_parity10a[2]                 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.083      ;
; 0.841 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[2]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[2]                                           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.109      ;
; 0.872 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|sub_parity10a[0]                 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|parity9                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.140      ;
; 0.895 ; ADC_FIFO:inst4|wr_enable                                                                                                        ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a4~porta_we_reg          ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.512      ; 1.657      ;
; 0.899 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|sub_parity10a[1]                 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|parity9                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.066      ; 1.160      ;
; 0.902 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|sub_parity10a[3]                 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|parity9                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.168      ;
; 0.902 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a11                      ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|sub_parity10a[2]                 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.168      ;
; 0.904 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a10                      ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[10]                                                  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.170      ;
; 0.904 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[11]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[11]                                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.170      ;
; 0.911 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a10                      ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a12                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.177      ;
; 0.918 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a10                      ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a11                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.184      ;
; 0.928 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[1]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a6~porta_address_reg0    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.422      ; 1.580      ;
; 0.928 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a4                       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|sub_parity10a[1]                 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 1.201      ;
; 0.930 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a4                       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[4]                                                   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 1.203      ;
; 0.933 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[3]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[3]                                           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.198      ;
; 0.940 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[1]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_address_reg0    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.424      ; 1.594      ;
; 0.946 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[9]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[9]                                           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.213      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'NOE'                                                                                                                                                                                                                                                                                                                          ;
+-------+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                       ; To Node                                                                                                                         ; Launch Clock           ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------+--------------+------------+------------+
; 0.401 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a6                       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a6                       ; NOE                    ; NOE         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a4                       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a4                       ; NOE                    ; NOE         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a8                       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a8                       ; NOE                    ; NOE         ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a3                       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a3                       ; NOE                    ; NOE         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a9                       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a9                       ; NOE                    ; NOE         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a10                      ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a10                      ; NOE                    ; NOE         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a12                      ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a12                      ; NOE                    ; NOE         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a0                       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a0                       ; NOE                    ; NOE         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a1                       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a1                       ; NOE                    ; NOE         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a2                       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a2                       ; NOE                    ; NOE         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a5                       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a5                       ; NOE                    ; NOE         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a7                       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a7                       ; NOE                    ; NOE         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a11                      ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a11                      ; NOE                    ; NOE         ; 0.000        ; 0.072      ; 0.669      ;
; 0.470 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[5]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[5]  ; NOE                    ; NOE         ; 0.000        ; 0.073      ; 0.738      ;
; 0.493 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a8                       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a6~portb_address_reg0    ; NOE                    ; NOE         ; 0.000        ; 0.351      ; 1.074      ;
; 0.497 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a3                       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~portb_address_reg0    ; NOE                    ; NOE         ; 0.000        ; 0.349      ; 1.076      ;
; 0.499 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a11                      ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[11]                                                  ; NOE                    ; NOE         ; 0.000        ; 0.072      ; 0.766      ;
; 0.510 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a6                       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a6~portb_address_reg0    ; NOE                    ; NOE         ; 0.000        ; 0.351      ; 1.091      ;
; 0.529 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a3                       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a6~portb_address_reg0    ; NOE                    ; NOE         ; 0.000        ; 0.347      ; 1.106      ;
; 0.531 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a5                       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a6~portb_address_reg0    ; NOE                    ; NOE         ; 0.000        ; 0.347      ; 1.108      ;
; 0.547 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a9                       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a6~portb_address_reg0    ; NOE                    ; NOE         ; 0.000        ; 0.352      ; 1.129      ;
; 0.548 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a1                       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a6~portb_address_reg0    ; NOE                    ; NOE         ; 0.000        ; 0.347      ; 1.125      ;
; 0.563 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a2                       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a6~portb_address_reg0    ; NOE                    ; NOE         ; 0.000        ; 0.347      ; 1.140      ;
; 0.602 ; SAVE_ADDR:inst|ADDR[0]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[5]                              ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 2.640      ; 3.702      ;
; 0.602 ; SAVE_ADDR:inst|ADDR[0]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[4]                              ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 2.640      ; 3.702      ;
; 0.628 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a12                      ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|sub_parity7a[3]                  ; NOE                    ; NOE         ; 0.000        ; 0.072      ; 0.895      ;
; 0.629 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a12                      ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[12]                                                  ; NOE                    ; NOE         ; 0.000        ; 0.072      ; 0.896      ;
; 0.637 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a6                       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|sub_parity7a[1]                  ; NOE                    ; NOE         ; 0.000        ; 0.073      ; 0.905      ;
; 0.648 ; SAVE_ADDR:inst|ADDR[0]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[7]                              ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 2.637      ; 3.745      ;
; 0.648 ; SAVE_ADDR:inst|ADDR[0]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[6]                              ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 2.637      ; 3.745      ;
; 0.660 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a10                      ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[10]                                                  ; NOE                    ; NOE         ; 0.000        ; 0.071      ; 0.926      ;
; 0.661 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a6                       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[6]                                                   ; NOE                    ; NOE         ; 0.000        ; 0.073      ; 0.929      ;
; 0.683 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a0                       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a1                       ; NOE                    ; NOE         ; 0.000        ; 0.072      ; 0.950      ;
; 0.692 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|sub_parity7a[2]                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|parity6                          ; NOE                    ; NOE         ; 0.000        ; 0.072      ; 0.959      ;
; 0.692 ; SAVE_ADDR:inst|ADDR[0]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[5]                              ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; -0.500       ; 2.640      ; 3.292      ;
; 0.692 ; SAVE_ADDR:inst|ADDR[0]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[4]                              ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; -0.500       ; 2.640      ; 3.292      ;
; 0.706 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a7                       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a6~portb_address_reg0    ; NOE                    ; NOE         ; 0.000        ; 0.352      ; 1.288      ;
; 0.719 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a2                       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a3                       ; NOE                    ; NOE         ; 0.000        ; 0.072      ; 0.986      ;
; 0.721 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a11                      ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|sub_parity7a[2]                  ; NOE                    ; NOE         ; 0.000        ; 0.072      ; 0.988      ;
; 0.734 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a9                       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a10                      ; NOE                    ; NOE         ; 0.000        ; 0.072      ; 1.001      ;
; 0.734 ; SAVE_ADDR:inst|ADDR[0]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[7]                              ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; -0.500       ; 2.637      ; 3.331      ;
; 0.734 ; SAVE_ADDR:inst|ADDR[0]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[6]                              ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; -0.500       ; 2.637      ; 3.331      ;
; 0.764 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a5                       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a2~portb_address_reg0    ; NOE                    ; NOE         ; 0.000        ; 0.350      ; 1.344      ;
; 0.776 ; SAVE_ADDR:inst|ADDR[0]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[1]                                                   ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 2.364      ; 3.605      ;
; 0.776 ; SAVE_ADDR:inst|ADDR[0]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[0]                                                   ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 2.364      ; 3.605      ;
; 0.776 ; SAVE_ADDR:inst|ADDR[0]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[3]                                                   ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 2.364      ; 3.605      ;
; 0.776 ; SAVE_ADDR:inst|ADDR[0]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[4]                                                   ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 2.364      ; 3.605      ;
; 0.778 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a5                       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~portb_address_reg0    ; NOE                    ; NOE         ; 0.000        ; 0.349      ; 1.357      ;
; 0.794 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a1                       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a4~portb_address_reg0    ; NOE                    ; NOE         ; 0.000        ; 0.350      ; 1.374      ;
; 0.799 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a3                       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a2~portb_address_reg0    ; NOE                    ; NOE         ; 0.000        ; 0.350      ; 1.379      ;
; 0.802 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[12] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[12] ; NOE                    ; NOE         ; 0.000        ; 0.072      ; 1.069      ;
; 0.813 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|sub_parity7a[1]                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|parity6                          ; NOE                    ; NOE         ; 0.000        ; 0.070      ; 1.078      ;
; 0.822 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a4                       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a2~portb_address_reg0    ; NOE                    ; NOE         ; 0.000        ; 0.354      ; 1.406      ;
; 0.824 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a2                       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a4~portb_address_reg0    ; NOE                    ; NOE         ; 0.000        ; 0.350      ; 1.404      ;
; 0.846 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a6                       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a2~portb_address_reg0    ; NOE                    ; NOE         ; 0.000        ; 0.354      ; 1.430      ;
; 0.847 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a3                       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a4~portb_address_reg0    ; NOE                    ; NOE         ; 0.000        ; 0.350      ; 1.427      ;
; 0.852 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a9                       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a4~portb_address_reg0    ; NOE                    ; NOE         ; 0.000        ; 0.355      ; 1.437      ;
; 0.856 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|sub_parity7a[3]                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|parity6                          ; NOE                    ; NOE         ; 0.000        ; 0.072      ; 1.123      ;
; 0.861 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a9                       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~portb_address_reg0    ; NOE                    ; NOE         ; 0.000        ; 0.354      ; 1.445      ;
; 0.863 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a2                       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~portb_address_reg0    ; NOE                    ; NOE         ; 0.000        ; 0.349      ; 1.442      ;
; 0.864 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[6]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[6]  ; NOE                    ; NOE         ; 0.000        ; 0.073      ; 1.132      ;
; 0.865 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a1                       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~portb_address_reg0    ; NOE                    ; NOE         ; 0.000        ; 0.349      ; 1.444      ;
; 0.866 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a4                       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|sub_parity7a[1]                  ; NOE                    ; NOE         ; 0.000        ; 0.073      ; 1.134      ;
; 0.887 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a4                       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[4]                                                   ; NOE                    ; NOE         ; 0.000        ; 0.071      ; 1.153      ;
; 0.894 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[9]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[9]  ; NOE                    ; NOE         ; 0.000        ; 0.069      ; 1.158      ;
; 0.895 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a10                      ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a12                      ; NOE                    ; NOE         ; 0.000        ; 0.071      ; 1.161      ;
; 0.899 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a9                       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a2~portb_address_reg0    ; NOE                    ; NOE         ; 0.000        ; 0.355      ; 1.484      ;
; 0.900 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a8                       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|sub_parity7a[2]                  ; NOE                    ; NOE         ; 0.000        ; 0.070      ; 1.165      ;
; 0.901 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a1                       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a2~portb_address_reg0    ; NOE                    ; NOE         ; 0.000        ; 0.350      ; 1.481      ;
; 0.902 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a2                       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a2~portb_address_reg0    ; NOE                    ; NOE         ; 0.000        ; 0.350      ; 1.482      ;
; 0.906 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a10                      ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a11                      ; NOE                    ; NOE         ; 0.000        ; 0.071      ; 1.172      ;
; 0.910 ; SAVE_ADDR:inst|ADDR[0]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a2~portb_address_reg0    ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; -0.500       ; 2.647      ; 3.557      ;
; 0.925 ; SAVE_ADDR:inst|ADDR[0]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[1]                              ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 2.639      ; 4.024      ;
; 0.925 ; SAVE_ADDR:inst|ADDR[0]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[0]                              ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 2.639      ; 4.024      ;
; 0.929 ; SAVE_ADDR:inst|ADDR[0]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[3]                              ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 2.640      ; 4.029      ;
; 0.929 ; SAVE_ADDR:inst|ADDR[0]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[2]                              ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 2.640      ; 4.029      ;
; 0.934 ; SAVE_ADDR:inst|ADDR[0]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[1]                                                   ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; -0.500       ; 2.364      ; 3.263      ;
; 0.934 ; SAVE_ADDR:inst|ADDR[0]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[0]                                                   ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; -0.500       ; 2.364      ; 3.263      ;
; 0.934 ; SAVE_ADDR:inst|ADDR[0]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[3]                                                   ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; -0.500       ; 2.364      ; 3.263      ;
; 0.934 ; SAVE_ADDR:inst|ADDR[0]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[4]                                                   ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; -0.500       ; 2.364      ; 3.263      ;
; 0.937 ; SAVE_ADDR:inst|ADDR[0]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a2~portb_address_reg0    ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 2.647      ; 4.084      ;
; 0.947 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a7                       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[7]                                                   ; NOE                    ; NOE         ; 0.000        ; 0.074      ; 1.216      ;
; 0.948 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a7                       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|sub_parity7a[1]                  ; NOE                    ; NOE         ; 0.000        ; 0.074      ; 1.217      ;
; 0.952 ; SAVE_ADDR:inst|ADDR[0]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~portb_address_reg0    ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; -0.500       ; 2.646      ; 3.598      ;
; 0.956 ; SAVE_ADDR:inst|ADDR[0]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|sub_parity7a[0]                  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 2.363      ; 3.784      ;
; 0.956 ; SAVE_ADDR:inst|ADDR[0]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|sub_parity7a[2]                  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 2.363      ; 3.784      ;
; 0.956 ; SAVE_ADDR:inst|ADDR[0]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|sub_parity7a[3]                  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 2.363      ; 3.784      ;
; 0.956 ; SAVE_ADDR:inst|ADDR[0]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|parity6                          ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 2.363      ; 3.784      ;
; 0.956 ; SAVE_ADDR:inst|ADDR[0]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[10]                                                  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 2.363      ; 3.784      ;
; 0.956 ; SAVE_ADDR:inst|ADDR[0]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[12]                                                  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 2.363      ; 3.784      ;
; 0.956 ; SAVE_ADDR:inst|ADDR[0]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[8]                                                   ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 2.363      ; 3.784      ;
; 0.956 ; SAVE_ADDR:inst|ADDR[0]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[11]                                                  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 2.363      ; 3.784      ;
; 0.968 ; SAVE_ADDR:inst|ADDR[0]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[1]                              ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; -0.500       ; 2.639      ; 3.567      ;
; 0.968 ; SAVE_ADDR:inst|ADDR[0]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[0]                              ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; -0.500       ; 2.639      ; 3.567      ;
; 0.972 ; SAVE_ADDR:inst|ADDR[0]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[3]                              ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; -0.500       ; 2.640      ; 3.572      ;
; 0.972 ; SAVE_ADDR:inst|ADDR[0]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[2]                              ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; -0.500       ; 2.640      ; 3.572      ;
; 0.973 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|sub_parity7a[0]                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|parity6                          ; NOE                    ; NOE         ; 0.000        ; 0.072      ; 1.240      ;
; 0.974 ; SAVE_ADDR:inst|ADDR[0]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a4~portb_address_reg0    ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 2.647      ; 4.121      ;
; 0.984 ; SAVE_ADDR:inst|ADDR[0]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a6~portb_address_reg0    ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 2.644      ; 4.128      ;
; 0.986 ; SAVE_ADDR:inst|ADDR[0]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a1                       ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 2.369      ; 3.820      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'inst2|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                ;
+-------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                       ; To Node                            ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.401 ; ADC_FIFO:inst4|current_state.START                                                                                              ; ADC_FIFO:inst4|current_state.START ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.978 ; ADC_FIFO:inst4|current_state.START                                                                                              ; ADC_FIFO:inst4|wr_enable           ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.246      ;
; 0.980 ; ADC_FIFO:inst4|current_state.START                                                                                              ; ADC_FIFO:inst4|rd_enable           ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.248      ;
; 1.251 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[1]  ; ADC_FIFO:inst4|current_state.START ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.157      ; 1.623      ;
; 1.403 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[12] ; ADC_FIFO:inst4|current_state.START ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.158      ; 1.776      ;
; 1.449 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[10] ; ADC_FIFO:inst4|current_state.START ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.158      ; 1.822      ;
; 1.532 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[6]  ; ADC_FIFO:inst4|current_state.START ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.157      ; 1.904      ;
; 1.583 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[9]  ; ADC_FIFO:inst4|current_state.START ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.157      ; 1.955      ;
; 1.592 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[5]  ; ADC_FIFO:inst4|current_state.START ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.157      ; 1.964      ;
; 1.682 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[11] ; ADC_FIFO:inst4|current_state.START ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.158      ; 2.055      ;
; 1.726 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[8]  ; ADC_FIFO:inst4|current_state.START ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.158      ; 2.099      ;
; 1.734 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[10]                                                  ; ADC_FIFO:inst4|current_state.START ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.158      ; 2.107      ;
; 1.758 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[12]                                                  ; ADC_FIFO:inst4|current_state.START ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.158      ; 2.131      ;
; 1.828 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[1]  ; ADC_FIFO:inst4|wr_enable           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.157      ; 2.200      ;
; 1.830 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[1]  ; ADC_FIFO:inst4|rd_enable           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.157      ; 2.202      ;
; 1.869 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[4]  ; ADC_FIFO:inst4|current_state.START ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.153      ; 2.237      ;
; 1.913 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[7]  ; ADC_FIFO:inst4|current_state.START ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.153      ; 2.281      ;
; 1.963 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[1]                                                   ; ADC_FIFO:inst4|current_state.START ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.160      ; 2.338      ;
; 1.980 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[12] ; ADC_FIFO:inst4|wr_enable           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.158      ; 2.353      ;
; 1.982 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[12] ; ADC_FIFO:inst4|rd_enable           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.158      ; 2.355      ;
; 2.015 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[8]                                                   ; ADC_FIFO:inst4|current_state.START ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.158      ; 2.388      ;
; 2.026 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[10] ; ADC_FIFO:inst4|wr_enable           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.158      ; 2.399      ;
; 2.028 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[10] ; ADC_FIFO:inst4|rd_enable           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.158      ; 2.401      ;
; 2.032 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[2]  ; ADC_FIFO:inst4|current_state.START ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.159      ; 2.406      ;
; 2.095 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[6]  ; ADC_FIFO:inst4|wr_enable           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.157      ; 2.467      ;
; 2.097 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[6]  ; ADC_FIFO:inst4|rd_enable           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.157      ; 2.469      ;
; 2.146 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[9]  ; ADC_FIFO:inst4|wr_enable           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.157      ; 2.518      ;
; 2.148 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[9]  ; ADC_FIFO:inst4|rd_enable           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.157      ; 2.520      ;
; 2.169 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[5]  ; ADC_FIFO:inst4|wr_enable           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.157      ; 2.541      ;
; 2.171 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[5]  ; ADC_FIFO:inst4|rd_enable           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.157      ; 2.543      ;
; 2.199 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[11]                                                  ; ADC_FIFO:inst4|current_state.START ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.159      ; 2.573      ;
; 2.206 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[4]                                                   ; ADC_FIFO:inst4|current_state.START ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.153      ; 2.574      ;
; 2.227 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[7]                                                   ; ADC_FIFO:inst4|current_state.START ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.153      ; 2.595      ;
; 2.242 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[3]  ; ADC_FIFO:inst4|current_state.START ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.159      ; 2.616      ;
; 2.259 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[11] ; ADC_FIFO:inst4|wr_enable           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.158      ; 2.632      ;
; 2.261 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[11] ; ADC_FIFO:inst4|rd_enable           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.158      ; 2.634      ;
; 2.288 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[0]  ; ADC_FIFO:inst4|current_state.START ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.159      ; 2.662      ;
; 2.290 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[9]                                                   ; ADC_FIFO:inst4|current_state.START ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.159      ; 2.664      ;
; 2.303 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[8]  ; ADC_FIFO:inst4|wr_enable           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.158      ; 2.676      ;
; 2.305 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[8]  ; ADC_FIFO:inst4|rd_enable           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.158      ; 2.678      ;
; 2.311 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[10]                                                  ; ADC_FIFO:inst4|wr_enable           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.158      ; 2.684      ;
; 2.313 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[10]                                                  ; ADC_FIFO:inst4|rd_enable           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.158      ; 2.686      ;
; 2.335 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[12]                                                  ; ADC_FIFO:inst4|wr_enable           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.158      ; 2.708      ;
; 2.337 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[12]                                                  ; ADC_FIFO:inst4|rd_enable           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.158      ; 2.710      ;
; 2.356 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[6]                                                   ; ADC_FIFO:inst4|current_state.START ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.158      ; 2.729      ;
; 2.375 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[2]                                                   ; ADC_FIFO:inst4|current_state.START ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.160      ; 2.750      ;
; 2.446 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[4]  ; ADC_FIFO:inst4|wr_enable           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.153      ; 2.814      ;
; 2.447 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[5]                                                   ; ADC_FIFO:inst4|current_state.START ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.153      ; 2.815      ;
; 2.448 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[4]  ; ADC_FIFO:inst4|rd_enable           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.153      ; 2.816      ;
; 2.490 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[7]  ; ADC_FIFO:inst4|wr_enable           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.153      ; 2.858      ;
; 2.492 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[7]  ; ADC_FIFO:inst4|rd_enable           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.153      ; 2.860      ;
; 2.540 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[1]                                                   ; ADC_FIFO:inst4|wr_enable           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.160      ; 2.915      ;
; 2.542 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[1]                                                   ; ADC_FIFO:inst4|rd_enable           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.160      ; 2.917      ;
; 2.587 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[0]                                                   ; ADC_FIFO:inst4|current_state.START ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.159      ; 2.961      ;
; 2.592 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[8]                                                   ; ADC_FIFO:inst4|wr_enable           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.158      ; 2.965      ;
; 2.594 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[8]                                                   ; ADC_FIFO:inst4|rd_enable           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.158      ; 2.967      ;
; 2.609 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[2]  ; ADC_FIFO:inst4|wr_enable           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.159      ; 2.983      ;
; 2.611 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[2]  ; ADC_FIFO:inst4|rd_enable           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.159      ; 2.985      ;
; 2.764 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[3]                                                   ; ADC_FIFO:inst4|current_state.START ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.158      ; 3.137      ;
; 2.776 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[11]                                                  ; ADC_FIFO:inst4|wr_enable           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.159      ; 3.150      ;
; 2.778 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[11]                                                  ; ADC_FIFO:inst4|rd_enable           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.159      ; 3.152      ;
; 2.783 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[4]                                                   ; ADC_FIFO:inst4|wr_enable           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.153      ; 3.151      ;
; 2.785 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[4]                                                   ; ADC_FIFO:inst4|rd_enable           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.153      ; 3.153      ;
; 2.804 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[7]                                                   ; ADC_FIFO:inst4|wr_enable           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.153      ; 3.172      ;
; 2.806 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[7]                                                   ; ADC_FIFO:inst4|rd_enable           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.153      ; 3.174      ;
; 2.819 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[3]  ; ADC_FIFO:inst4|wr_enable           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.159      ; 3.193      ;
; 2.821 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[3]  ; ADC_FIFO:inst4|rd_enable           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.159      ; 3.195      ;
; 2.865 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[0]  ; ADC_FIFO:inst4|wr_enable           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.159      ; 3.239      ;
; 2.867 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[9]                                                   ; ADC_FIFO:inst4|wr_enable           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.159      ; 3.241      ;
; 2.867 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[0]  ; ADC_FIFO:inst4|rd_enable           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.159      ; 3.241      ;
; 2.869 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[9]                                                   ; ADC_FIFO:inst4|rd_enable           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.159      ; 3.243      ;
; 2.928 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[6]                                                   ; ADC_FIFO:inst4|wr_enable           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.158      ; 3.301      ;
; 2.930 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[6]                                                   ; ADC_FIFO:inst4|rd_enable           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.158      ; 3.303      ;
; 2.952 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[2]                                                   ; ADC_FIFO:inst4|wr_enable           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.160      ; 3.327      ;
; 2.954 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[2]                                                   ; ADC_FIFO:inst4|rd_enable           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.160      ; 3.329      ;
; 3.024 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[5]                                                   ; ADC_FIFO:inst4|wr_enable           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.153      ; 3.392      ;
; 3.026 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[5]                                                   ; ADC_FIFO:inst4|rd_enable           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.153      ; 3.394      ;
; 3.164 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[0]                                                   ; ADC_FIFO:inst4|wr_enable           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.159      ; 3.538      ;
; 3.166 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[0]                                                   ; ADC_FIFO:inst4|rd_enable           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.159      ; 3.540      ;
; 3.341 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[3]                                                   ; ADC_FIFO:inst4|wr_enable           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.158      ; 3.714      ;
; 3.343 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[3]                                                   ; ADC_FIFO:inst4|rd_enable           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.158      ; 3.716      ;
; 3.672 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[0]  ; ADC_FIFO:inst4|current_state.START ; NOE                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.869     ; 2.108      ;
; 3.679 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[1]  ; ADC_FIFO:inst4|current_state.START ; NOE                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.869     ; 2.115      ;
; 3.688 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[2]  ; ADC_FIFO:inst4|current_state.START ; NOE                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.870     ; 2.123      ;
; 3.699 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[4]  ; ADC_FIFO:inst4|current_state.START ; NOE                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.869     ; 2.135      ;
; 3.738 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[3]                                                   ; ADC_FIFO:inst4|current_state.START ; NOE                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.869     ; 2.174      ;
; 3.744 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[1]                                                   ; ADC_FIFO:inst4|current_state.START ; NOE                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.869     ; 2.180      ;
; 3.754 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[2]                                                   ; ADC_FIFO:inst4|current_state.START ; NOE                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.870     ; 2.189      ;
; 3.960 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[7]                                                   ; ADC_FIFO:inst4|current_state.START ; NOE                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.870     ; 2.395      ;
; 3.983 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[3]  ; ADC_FIFO:inst4|current_state.START ; NOE                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.869     ; 2.419      ;
; 3.997 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[5]  ; ADC_FIFO:inst4|current_state.START ; NOE                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.870     ; 2.432      ;
; 4.011 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[7]  ; ADC_FIFO:inst4|current_state.START ; NOE                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.869     ; 2.447      ;
; 4.023 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[0]                                                   ; ADC_FIFO:inst4|current_state.START ; NOE                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.869     ; 2.459      ;
; 4.027 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[5]                                                   ; ADC_FIFO:inst4|current_state.START ; NOE                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.870     ; 2.462      ;
; 4.028 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[6]  ; ADC_FIFO:inst4|current_state.START ; NOE                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.870     ; 2.463      ;
; 4.094 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[6]                                                   ; ADC_FIFO:inst4|current_state.START ; NOE                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.870     ; 2.529      ;
; 4.132 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[8]  ; ADC_FIFO:inst4|current_state.START ; NOE                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.868     ; 2.569      ;
; 4.172 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[10] ; ADC_FIFO:inst4|current_state.START ; NOE                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.868     ; 2.609      ;
; 4.187 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[4]                                                   ; ADC_FIFO:inst4|current_state.START ; NOE                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.869     ; 2.623      ;
; 4.199 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[8]                                                   ; ADC_FIFO:inst4|current_state.START ; NOE                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.868     ; 2.636      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk'                                                                                                                                                                                         ;
+-------+-------------------------+------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node               ; To Node                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------+------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.684 ; phase_acc:inst3|acc[6]  ; phase_acc:inst3|acc[6]                                                                                           ; clk          ; clk         ; 0.000        ; 0.072      ; 0.951      ;
; 0.685 ; phase_acc:inst3|acc[15] ; phase_acc:inst3|acc[15]                                                                                          ; clk          ; clk         ; 0.000        ; 0.072      ; 0.952      ;
; 0.685 ; phase_acc:inst3|acc[22] ; phase_acc:inst3|acc[22]                                                                                          ; clk          ; clk         ; 0.000        ; 0.072      ; 0.952      ;
; 0.686 ; phase_acc:inst3|acc[3]  ; phase_acc:inst3|acc[3]                                                                                           ; clk          ; clk         ; 0.000        ; 0.072      ; 0.953      ;
; 0.686 ; phase_acc:inst3|acc[5]  ; phase_acc:inst3|acc[5]                                                                                           ; clk          ; clk         ; 0.000        ; 0.072      ; 0.953      ;
; 0.686 ; phase_acc:inst3|acc[11] ; phase_acc:inst3|acc[11]                                                                                          ; clk          ; clk         ; 0.000        ; 0.072      ; 0.953      ;
; 0.686 ; phase_acc:inst3|acc[13] ; phase_acc:inst3|acc[13]                                                                                          ; clk          ; clk         ; 0.000        ; 0.072      ; 0.953      ;
; 0.686 ; phase_acc:inst3|acc[16] ; phase_acc:inst3|acc[16]                                                                                          ; clk          ; clk         ; 0.000        ; 0.072      ; 0.953      ;
; 0.687 ; phase_acc:inst3|acc[8]  ; phase_acc:inst3|acc[8]                                                                                           ; clk          ; clk         ; 0.000        ; 0.072      ; 0.954      ;
; 0.687 ; phase_acc:inst3|acc[10] ; phase_acc:inst3|acc[10]                                                                                          ; clk          ; clk         ; 0.000        ; 0.072      ; 0.954      ;
; 0.687 ; phase_acc:inst3|acc[12] ; phase_acc:inst3|acc[12]                                                                                          ; clk          ; clk         ; 0.000        ; 0.072      ; 0.954      ;
; 0.687 ; phase_acc:inst3|acc[18] ; phase_acc:inst3|acc[18]                                                                                          ; clk          ; clk         ; 0.000        ; 0.072      ; 0.954      ;
; 0.687 ; phase_acc:inst3|acc[19] ; phase_acc:inst3|acc[19]                                                                                          ; clk          ; clk         ; 0.000        ; 0.072      ; 0.954      ;
; 0.687 ; phase_acc:inst3|acc[21] ; phase_acc:inst3|acc[21]                                                                                          ; clk          ; clk         ; 0.000        ; 0.072      ; 0.954      ;
; 0.688 ; phase_acc:inst3|acc[1]  ; phase_acc:inst3|acc[1]                                                                                           ; clk          ; clk         ; 0.000        ; 0.072      ; 0.955      ;
; 0.689 ; phase_acc:inst3|acc[17] ; phase_acc:inst3|acc[17]                                                                                          ; clk          ; clk         ; 0.000        ; 0.072      ; 0.956      ;
; 0.690 ; phase_acc:inst3|acc[7]  ; phase_acc:inst3|acc[7]                                                                                           ; clk          ; clk         ; 0.000        ; 0.072      ; 0.957      ;
; 0.690 ; phase_acc:inst3|acc[9]  ; phase_acc:inst3|acc[9]                                                                                           ; clk          ; clk         ; 0.000        ; 0.072      ; 0.957      ;
; 0.691 ; phase_acc:inst3|acc[23] ; phase_acc:inst3|acc[23]                                                                                          ; clk          ; clk         ; 0.000        ; 0.072      ; 0.958      ;
; 0.707 ; phase_acc:inst3|acc[0]  ; phase_acc:inst3|acc[0]                                                                                           ; clk          ; clk         ; 0.000        ; 0.072      ; 0.974      ;
; 0.708 ; phase_acc:inst3|acc[29] ; phase_acc:inst3|acc[29]                                                                                          ; clk          ; clk         ; 0.000        ; 0.072      ; 0.975      ;
; 0.709 ; phase_acc:inst3|acc[26] ; phase_acc:inst3|acc[26]                                                                                          ; clk          ; clk         ; 0.000        ; 0.072      ; 0.976      ;
; 0.709 ; phase_acc:inst3|acc[27] ; phase_acc:inst3|acc[27]                                                                                          ; clk          ; clk         ; 0.000        ; 0.072      ; 0.976      ;
; 0.709 ; phase_acc:inst3|acc[30] ; phase_acc:inst3|acc[30]                                                                                          ; clk          ; clk         ; 0.000        ; 0.072      ; 0.976      ;
; 0.710 ; phase_acc:inst3|acc[24] ; phase_acc:inst3|acc[24]                                                                                          ; clk          ; clk         ; 0.000        ; 0.072      ; 0.977      ;
; 0.710 ; phase_acc:inst3|acc[31] ; phase_acc:inst3|acc[31]                                                                                          ; clk          ; clk         ; 0.000        ; 0.072      ; 0.977      ;
; 0.712 ; phase_acc:inst3|acc[25] ; phase_acc:inst3|acc[25]                                                                                          ; clk          ; clk         ; 0.000        ; 0.072      ; 0.979      ;
; 0.790 ; BUFF:inst5|DATA_OUT[12] ; phase_acc:inst3|acc[12]                                                                                          ; NWE          ; clk         ; 0.000        ; 0.086      ; 1.111      ;
; 0.791 ; BUFF:inst5|DATA_OUT[10] ; phase_acc:inst3|acc[10]                                                                                          ; NWE          ; clk         ; 0.000        ; 0.086      ; 1.112      ;
; 0.791 ; BUFF:inst5|DATA_OUT[13] ; phase_acc:inst3|acc[13]                                                                                          ; NWE          ; clk         ; 0.000        ; 0.086      ; 1.112      ;
; 0.806 ; BUFF:inst5|DATA_OUT[0]  ; phase_acc:inst3|acc[0]                                                                                           ; NWE          ; clk         ; 0.000        ; 0.084      ; 1.125      ;
; 0.809 ; BUFF:inst5|DATA_OUT[2]  ; phase_acc:inst3|acc[2]                                                                                           ; NWE          ; clk         ; 0.000        ; 0.084      ; 1.128      ;
; 0.809 ; BUFF:inst5|DATA_OUT[5]  ; phase_acc:inst3|acc[5]                                                                                           ; NWE          ; clk         ; 0.000        ; 0.084      ; 1.128      ;
; 0.819 ; BUFF:inst5|DATA_OUT[8]  ; phase_acc:inst3|acc[8]                                                                                           ; NWE          ; clk         ; 0.000        ; 0.086      ; 1.140      ;
; 0.824 ; BUFF:inst5|DATA_OUT[6]  ; phase_acc:inst3|acc[6]                                                                                           ; NWE          ; clk         ; 0.000        ; 0.084      ; 1.143      ;
; 0.827 ; BUFF:inst5|DATA_OUT[14] ; phase_acc:inst3|acc[14]                                                                                          ; NWE          ; clk         ; 0.000        ; 0.084      ; 1.146      ;
; 0.830 ; BUFF:inst5|DATA_OUT[4]  ; phase_acc:inst3|acc[4]                                                                                           ; NWE          ; clk         ; 0.000        ; 0.084      ; 1.149      ;
; 0.831 ; BUFF:inst5|DATA_OUT[3]  ; phase_acc:inst3|acc[3]                                                                                           ; NWE          ; clk         ; 0.000        ; 0.084      ; 1.150      ;
; 0.839 ; BUFF:inst5|DATA_OUT[11] ; phase_acc:inst3|acc[11]                                                                                          ; NWE          ; clk         ; 0.000        ; 0.084      ; 1.158      ;
; 0.843 ; BUFF:inst5|DATA_OUT[7]  ; phase_acc:inst3|acc[7]                                                                                           ; NWE          ; clk         ; 0.000        ; 0.084      ; 1.162      ;
; 0.845 ; BUFF:inst5|DATA_OUT[1]  ; phase_acc:inst3|acc[1]                                                                                           ; NWE          ; clk         ; 0.000        ; 0.084      ; 1.164      ;
; 0.846 ; phase_acc:inst3|acc[4]  ; phase_acc:inst3|acc[4]                                                                                           ; clk          ; clk         ; 0.000        ; 0.072      ; 1.113      ;
; 0.847 ; phase_acc:inst3|acc[20] ; phase_acc:inst3|acc[20]                                                                                          ; clk          ; clk         ; 0.000        ; 0.072      ; 1.114      ;
; 0.860 ; phase_acc:inst3|acc[28] ; phase_acc:inst3|acc[28]                                                                                          ; clk          ; clk         ; 0.000        ; 0.072      ; 1.127      ;
; 0.972 ; phase_acc:inst3|acc[29] ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|ram_block1a0~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.353      ; 1.555      ;
; 0.972 ; BUFF:inst6|DATA_OUT[4]  ; phase_acc:inst3|acc[20]                                                                                          ; NWE          ; clk         ; 0.000        ; 0.084      ; 1.291      ;
; 0.981 ; phase_acc:inst3|acc[28] ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|ram_block1a0~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.353      ; 1.564      ;
; 0.987 ; BUFF:inst5|DATA_OUT[15] ; phase_acc:inst3|acc[15]                                                                                          ; NWE          ; clk         ; 0.000        ; 0.083      ; 1.305      ;
; 0.992 ; phase_acc:inst3|acc[24] ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|ram_block1a0~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.353      ; 1.575      ;
; 0.994 ; phase_acc:inst3|acc[25] ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|ram_block1a0~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.353      ; 1.577      ;
; 0.994 ; BUFF:inst5|DATA_OUT[9]  ; phase_acc:inst3|acc[9]                                                                                           ; NWE          ; clk         ; 0.000        ; 0.084      ; 1.313      ;
; 1.003 ; phase_acc:inst3|acc[26] ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|ram_block1a0~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.353      ; 1.586      ;
; 1.003 ; phase_acc:inst3|acc[31] ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|ram_block1a0~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.353      ; 1.586      ;
; 1.004 ; phase_acc:inst3|acc[15] ; phase_acc:inst3|acc[16]                                                                                          ; clk          ; clk         ; 0.000        ; 0.073      ; 1.272      ;
; 1.005 ; phase_acc:inst3|acc[0]  ; phase_acc:inst3|acc[1]                                                                                           ; clk          ; clk         ; 0.000        ; 0.072      ; 1.272      ;
; 1.005 ; phase_acc:inst3|acc[6]  ; phase_acc:inst3|acc[7]                                                                                           ; clk          ; clk         ; 0.000        ; 0.072      ; 1.272      ;
; 1.006 ; phase_acc:inst3|acc[13] ; phase_acc:inst3|acc[14]                                                                                          ; clk          ; clk         ; 0.000        ; 0.072      ; 1.273      ;
; 1.006 ; phase_acc:inst3|acc[5]  ; phase_acc:inst3|acc[6]                                                                                           ; clk          ; clk         ; 0.000        ; 0.072      ; 1.273      ;
; 1.006 ; phase_acc:inst3|acc[11] ; phase_acc:inst3|acc[12]                                                                                          ; clk          ; clk         ; 0.000        ; 0.072      ; 1.273      ;
; 1.006 ; phase_acc:inst3|acc[16] ; phase_acc:inst3|acc[17]                                                                                          ; clk          ; clk         ; 0.000        ; 0.072      ; 1.273      ;
; 1.006 ; phase_acc:inst3|acc[22] ; phase_acc:inst3|acc[23]                                                                                          ; clk          ; clk         ; 0.000        ; 0.072      ; 1.273      ;
; 1.006 ; phase_acc:inst3|acc[3]  ; phase_acc:inst3|acc[4]                                                                                           ; clk          ; clk         ; 0.000        ; 0.072      ; 1.273      ;
; 1.007 ; phase_acc:inst3|acc[30] ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|ram_block1a0~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.353      ; 1.590      ;
; 1.007 ; phase_acc:inst3|acc[21] ; phase_acc:inst3|acc[22]                                                                                          ; clk          ; clk         ; 0.000        ; 0.072      ; 1.274      ;
; 1.007 ; phase_acc:inst3|acc[10] ; phase_acc:inst3|acc[11]                                                                                          ; clk          ; clk         ; 0.000        ; 0.072      ; 1.274      ;
; 1.007 ; phase_acc:inst3|acc[12] ; phase_acc:inst3|acc[13]                                                                                          ; clk          ; clk         ; 0.000        ; 0.072      ; 1.274      ;
; 1.007 ; phase_acc:inst3|acc[18] ; phase_acc:inst3|acc[19]                                                                                          ; clk          ; clk         ; 0.000        ; 0.072      ; 1.274      ;
; 1.007 ; phase_acc:inst3|acc[8]  ; phase_acc:inst3|acc[9]                                                                                           ; clk          ; clk         ; 0.000        ; 0.072      ; 1.274      ;
; 1.007 ; phase_acc:inst3|acc[19] ; phase_acc:inst3|acc[20]                                                                                          ; clk          ; clk         ; 0.000        ; 0.072      ; 1.274      ;
; 1.009 ; phase_acc:inst3|acc[1]  ; phase_acc:inst3|acc[2]                                                                                           ; clk          ; clk         ; 0.000        ; 0.072      ; 1.276      ;
; 1.010 ; phase_acc:inst3|acc[17] ; phase_acc:inst3|acc[18]                                                                                          ; clk          ; clk         ; 0.000        ; 0.072      ; 1.277      ;
; 1.011 ; phase_acc:inst3|acc[7]  ; phase_acc:inst3|acc[8]                                                                                           ; clk          ; clk         ; 0.000        ; 0.072      ; 1.278      ;
; 1.011 ; phase_acc:inst3|acc[9]  ; phase_acc:inst3|acc[10]                                                                                          ; clk          ; clk         ; 0.000        ; 0.072      ; 1.278      ;
; 1.012 ; phase_acc:inst3|acc[23] ; phase_acc:inst3|acc[24]                                                                                          ; clk          ; clk         ; 0.000        ; 0.072      ; 1.279      ;
; 1.020 ; phase_acc:inst3|acc[6]  ; phase_acc:inst3|acc[8]                                                                                           ; clk          ; clk         ; 0.000        ; 0.072      ; 1.287      ;
; 1.021 ; phase_acc:inst3|acc[22] ; phase_acc:inst3|acc[24]                                                                                          ; clk          ; clk         ; 0.000        ; 0.072      ; 1.288      ;
; 1.022 ; phase_acc:inst3|acc[0]  ; phase_acc:inst3|acc[2]                                                                                           ; clk          ; clk         ; 0.000        ; 0.072      ; 1.289      ;
; 1.023 ; phase_acc:inst3|acc[16] ; phase_acc:inst3|acc[18]                                                                                          ; clk          ; clk         ; 0.000        ; 0.072      ; 1.290      ;
; 1.024 ; phase_acc:inst3|acc[12] ; phase_acc:inst3|acc[14]                                                                                          ; clk          ; clk         ; 0.000        ; 0.072      ; 1.291      ;
; 1.024 ; phase_acc:inst3|acc[10] ; phase_acc:inst3|acc[12]                                                                                          ; clk          ; clk         ; 0.000        ; 0.072      ; 1.291      ;
; 1.024 ; phase_acc:inst3|acc[18] ; phase_acc:inst3|acc[20]                                                                                          ; clk          ; clk         ; 0.000        ; 0.072      ; 1.291      ;
; 1.024 ; phase_acc:inst3|acc[8]  ; phase_acc:inst3|acc[10]                                                                                          ; clk          ; clk         ; 0.000        ; 0.072      ; 1.291      ;
; 1.028 ; phase_acc:inst3|acc[29] ; phase_acc:inst3|acc[30]                                                                                          ; clk          ; clk         ; 0.000        ; 0.072      ; 1.295      ;
; 1.029 ; phase_acc:inst3|acc[27] ; phase_acc:inst3|acc[28]                                                                                          ; clk          ; clk         ; 0.000        ; 0.072      ; 1.296      ;
; 1.030 ; phase_acc:inst3|acc[26] ; phase_acc:inst3|acc[27]                                                                                          ; clk          ; clk         ; 0.000        ; 0.072      ; 1.297      ;
; 1.030 ; phase_acc:inst3|acc[30] ; phase_acc:inst3|acc[31]                                                                                          ; clk          ; clk         ; 0.000        ; 0.072      ; 1.297      ;
; 1.031 ; phase_acc:inst3|acc[24] ; phase_acc:inst3|acc[25]                                                                                          ; clk          ; clk         ; 0.000        ; 0.072      ; 1.298      ;
; 1.033 ; phase_acc:inst3|acc[25] ; phase_acc:inst3|acc[26]                                                                                          ; clk          ; clk         ; 0.000        ; 0.072      ; 1.300      ;
; 1.039 ; phase_acc:inst3|acc[27] ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|ram_block1a0~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.353      ; 1.622      ;
; 1.046 ; phase_acc:inst3|acc[26] ; phase_acc:inst3|acc[28]                                                                                          ; clk          ; clk         ; 0.000        ; 0.072      ; 1.313      ;
; 1.047 ; phase_acc:inst3|acc[24] ; phase_acc:inst3|acc[26]                                                                                          ; clk          ; clk         ; 0.000        ; 0.072      ; 1.314      ;
; 1.057 ; BUFF:inst6|DATA_OUT[15] ; phase_acc:inst3|acc[31]                                                                                          ; NWE          ; clk         ; 0.000        ; 0.084      ; 1.376      ;
; 1.069 ; BUFF:inst6|DATA_OUT[7]  ; phase_acc:inst3|acc[23]                                                                                          ; NWE          ; clk         ; 0.000        ; 0.087      ; 1.391      ;
; 1.079 ; phase_acc:inst3|acc[2]  ; phase_acc:inst3|acc[2]                                                                                           ; clk          ; clk         ; 0.000        ; 0.072      ; 1.346      ;
; 1.094 ; BUFF:inst5|DATA_OUT[12] ; phase_acc:inst3|acc[13]                                                                                          ; NWE          ; clk         ; 0.000        ; 0.086      ; 1.415      ;
; 1.095 ; BUFF:inst5|DATA_OUT[10] ; phase_acc:inst3|acc[11]                                                                                          ; NWE          ; clk         ; 0.000        ; 0.086      ; 1.416      ;
; 1.097 ; phase_acc:inst3|acc[15] ; phase_acc:inst3|acc[17]                                                                                          ; clk          ; clk         ; 0.000        ; 0.073      ; 1.365      ;
; 1.098 ; phase_acc:inst3|acc[13] ; phase_acc:inst3|acc[15]                                                                                          ; clk          ; clk         ; 0.000        ; 0.072      ; 1.365      ;
; 1.098 ; phase_acc:inst3|acc[3]  ; phase_acc:inst3|acc[5]                                                                                           ; clk          ; clk         ; 0.000        ; 0.072      ; 1.365      ;
; 1.099 ; phase_acc:inst3|acc[19] ; phase_acc:inst3|acc[21]                                                                                          ; clk          ; clk         ; 0.000        ; 0.072      ; 1.366      ;
+-------+-------------------------+------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'SAVE_ADDR:inst|ADDR[0]'                                                                                       ;
+--------+-----------+-----------------------------------------+--------------+------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                 ; Launch Clock ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-----------------------------------------+--------------+------------------------+--------------+------------+------------+
; -0.196 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[5]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.500        ; 3.670      ; 3.092      ;
; -0.191 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[6]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.500        ; 3.670      ; 3.089      ;
; -0.177 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[4]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.500        ; 3.672      ; 3.093      ;
; -0.176 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[0]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.500        ; 3.672      ; 3.093      ;
; -0.070 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[5]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 1.000        ; 3.670      ; 3.466      ;
; -0.065 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[6]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 1.000        ; 3.670      ; 3.463      ;
; -0.051 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[4]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 1.000        ; 3.672      ; 3.467      ;
; -0.051 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[0]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 1.000        ; 3.672      ; 3.468      ;
; 0.009  ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[2]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.500        ; 3.670      ; 3.092      ;
; 0.011  ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[7]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.500        ; 3.670      ; 3.090      ;
; 0.013  ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[3]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.500        ; 3.670      ; 3.089      ;
; 0.013  ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[1]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.500        ; 3.670      ; 3.089      ;
; 0.134  ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[2]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 1.000        ; 3.670      ; 3.467      ;
; 0.137  ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[7]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 1.000        ; 3.670      ; 3.464      ;
; 0.138  ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[3]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 1.000        ; 3.670      ; 3.464      ;
; 0.139  ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[1]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 1.000        ; 3.670      ; 3.463      ;
+--------+-----------+-----------------------------------------+--------------+------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'SAVE_ADDR:inst|ADDR[0]'                                                                                        ;
+--------+-----------+-----------------------------------------+--------------+------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                 ; Launch Clock ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-----------------------------------------+--------------+------------------------+--------------+------------+------------+
; -0.598 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[1]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.000        ; 3.842      ; 3.274      ;
; -0.597 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[7]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.000        ; 3.842      ; 3.275      ;
; -0.597 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[6]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.000        ; 3.842      ; 3.275      ;
; -0.597 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[3]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.000        ; 3.842      ; 3.275      ;
; -0.596 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[4]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.000        ; 3.844      ; 3.278      ;
; -0.595 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[5]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.000        ; 3.842      ; 3.277      ;
; -0.595 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[2]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.000        ; 3.842      ; 3.277      ;
; -0.595 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[0]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.000        ; 3.844      ; 3.279      ;
; -0.449 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[6]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; -0.500       ; 3.842      ; 2.923      ;
; -0.449 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[3]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; -0.500       ; 3.842      ; 2.923      ;
; -0.449 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[1]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; -0.500       ; 3.842      ; 2.923      ;
; -0.448 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[7]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; -0.500       ; 3.842      ; 2.924      ;
; -0.447 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[4]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; -0.500       ; 3.844      ; 2.927      ;
; -0.447 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[0]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; -0.500       ; 3.844      ; 2.927      ;
; -0.446 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[5]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; -0.500       ; 3.842      ; 2.926      ;
; -0.446 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[2]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; -0.500       ; 3.842      ; 2.926      ;
+--------+-----------+-----------------------------------------+--------------+------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'NOE'                                                                                                                                                                 ;
+--------+--------------+----------------+-----------------+-------+------------+---------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock ; Clock Edge ; Target                                                                                                                          ;
+--------+--------------+----------------+-----------------+-------+------------+---------------------------------------------------------------------------------------------------------------------------------+
; -3.201 ; 1.000        ; 4.201          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[0]                              ;
; -3.201 ; 1.000        ; 4.201          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[1]                              ;
; -3.201 ; 1.000        ; 4.201          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[2]                              ;
; -3.201 ; 1.000        ; 4.201          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[3]                              ;
; -3.201 ; 1.000        ; 4.201          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[4]                              ;
; -3.201 ; 1.000        ; 4.201          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[5]                              ;
; -3.201 ; 1.000        ; 4.201          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[6]                              ;
; -3.201 ; 1.000        ; 4.201          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[7]                              ;
; -3.201 ; 1.000        ; 4.201          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~portb_address_reg0    ;
; -3.201 ; 1.000        ; 4.201          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a2~portb_address_reg0    ;
; -3.201 ; 1.000        ; 4.201          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a4~portb_address_reg0    ;
; -3.201 ; 1.000        ; 4.201          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a6~portb_address_reg0    ;
; -3.000 ; 1.000        ; 4.000          ; Port Rate       ; NOE   ; Rise       ; NOE                                                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a0                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a1                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a10                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a11                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a12                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a2                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a3                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a4                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a5                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a6                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a7                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a8                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a9                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|parity6                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|sub_parity7a[0]                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|sub_parity7a[1]                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|sub_parity7a[2]                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|sub_parity7a[3]                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[0]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[10] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[11] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[12] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[1]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[2]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[3]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[4]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[5]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[6]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[7]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[8]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[9]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[0]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[10] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[11] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[12] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[1]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[2]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[3]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[4]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[5]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[6]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[7]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[8]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[9]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[0]                                                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[10]                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[11]                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[12]                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[1]                                                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[2]                                                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[3]                                                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[4]                                                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[5]                                                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[6]                                                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[7]                                                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[8]                                                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[9]                                                   ;
; 0.118  ; 0.348        ; 0.230          ; Low Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[4]                              ;
; 0.118  ; 0.348        ; 0.230          ; Low Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[5]                              ;
; 0.118  ; 0.348        ; 0.230          ; Low Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[6]                              ;
; 0.118  ; 0.348        ; 0.230          ; Low Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[7]                              ;
; 0.118  ; 0.348        ; 0.230          ; Low Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a4~portb_address_reg0    ;
; 0.118  ; 0.348        ; 0.230          ; Low Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a6~portb_address_reg0    ;
; 0.119  ; 0.349        ; 0.230          ; Low Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[0]                              ;
; 0.119  ; 0.349        ; 0.230          ; Low Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[1]                              ;
; 0.119  ; 0.349        ; 0.230          ; Low Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[2]                              ;
; 0.119  ; 0.349        ; 0.230          ; Low Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[3]                              ;
; 0.119  ; 0.349        ; 0.230          ; Low Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~portb_address_reg0    ;
; 0.119  ; 0.349        ; 0.230          ; Low Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a2~portb_address_reg0    ;
; 0.252  ; 0.436        ; 0.184          ; Low Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a10                      ;
; 0.252  ; 0.436        ; 0.184          ; Low Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a11                      ;
; 0.252  ; 0.436        ; 0.184          ; Low Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a12                      ;
; 0.252  ; 0.436        ; 0.184          ; Low Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a4                       ;
; 0.252  ; 0.436        ; 0.184          ; Low Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a6                       ;
; 0.252  ; 0.436        ; 0.184          ; Low Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a7                       ;
; 0.252  ; 0.436        ; 0.184          ; Low Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a8                       ;
; 0.252  ; 0.436        ; 0.184          ; Low Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a9                       ;
; 0.252  ; 0.436        ; 0.184          ; Low Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|parity6                          ;
; 0.252  ; 0.436        ; 0.184          ; Low Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|sub_parity7a[0]                  ;
; 0.252  ; 0.436        ; 0.184          ; Low Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|sub_parity7a[1]                  ;
; 0.252  ; 0.436        ; 0.184          ; Low Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|sub_parity7a[2]                  ;
; 0.252  ; 0.436        ; 0.184          ; Low Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|sub_parity7a[3]                  ;
; 0.252  ; 0.436        ; 0.184          ; Low Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[0]  ;
; 0.252  ; 0.436        ; 0.184          ; Low Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[10] ;
; 0.252  ; 0.436        ; 0.184          ; Low Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[11] ;
; 0.252  ; 0.436        ; 0.184          ; Low Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[12] ;
; 0.252  ; 0.436        ; 0.184          ; Low Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[1]  ;
+--------+--------------+----------------+-----------------+-------+------------+---------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'NWE'                                                                                                                                                   ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                           ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------------------------------------+
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; NWE   ; Rise       ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; NWE   ; Rise       ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; NWE   ; Rise       ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|ram_block1a0~porta_we_reg       ;
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; NWE   ; Rise       ; NWE                                                                                                              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[0]                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[10]                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[11]                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[12]                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[13]                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[14]                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[15]                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[1]                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[2]                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[3]                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[4]                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[5]                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[6]                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[7]                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[8]                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[9]                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[0]                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[10]                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[11]                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[12]                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[13]                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[14]                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[15]                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[1]                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[2]                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[3]                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[4]                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[5]                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[6]                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[7]                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[8]                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[9]                                                                                           ;
; 0.098  ; 0.328        ; 0.230          ; Low Pulse Width  ; NWE   ; Rise       ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 0.098  ; 0.328        ; 0.230          ; Low Pulse Width  ; NWE   ; Rise       ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|ram_block1a0~porta_we_reg       ;
; 0.100  ; 0.330        ; 0.230          ; Low Pulse Width  ; NWE   ; Rise       ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 0.251  ; 0.435        ; 0.184          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[0]                                                                                           ;
; 0.251  ; 0.435        ; 0.184          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[10]                                                                                          ;
; 0.251  ; 0.435        ; 0.184          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[11]                                                                                          ;
; 0.251  ; 0.435        ; 0.184          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[12]                                                                                          ;
; 0.251  ; 0.435        ; 0.184          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[13]                                                                                          ;
; 0.251  ; 0.435        ; 0.184          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[14]                                                                                          ;
; 0.251  ; 0.435        ; 0.184          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[15]                                                                                          ;
; 0.251  ; 0.435        ; 0.184          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[1]                                                                                           ;
; 0.251  ; 0.435        ; 0.184          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[2]                                                                                           ;
; 0.251  ; 0.435        ; 0.184          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[3]                                                                                           ;
; 0.251  ; 0.435        ; 0.184          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[4]                                                                                           ;
; 0.251  ; 0.435        ; 0.184          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[5]                                                                                           ;
; 0.251  ; 0.435        ; 0.184          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[6]                                                                                           ;
; 0.251  ; 0.435        ; 0.184          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[7]                                                                                           ;
; 0.251  ; 0.435        ; 0.184          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[8]                                                                                           ;
; 0.251  ; 0.435        ; 0.184          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[9]                                                                                           ;
; 0.251  ; 0.435        ; 0.184          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[0]                                                                                           ;
; 0.251  ; 0.435        ; 0.184          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[10]                                                                                          ;
; 0.251  ; 0.435        ; 0.184          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[11]                                                                                          ;
; 0.251  ; 0.435        ; 0.184          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[12]                                                                                          ;
; 0.251  ; 0.435        ; 0.184          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[13]                                                                                          ;
; 0.251  ; 0.435        ; 0.184          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[14]                                                                                          ;
; 0.251  ; 0.435        ; 0.184          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[15]                                                                                          ;
; 0.251  ; 0.435        ; 0.184          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[1]                                                                                           ;
; 0.251  ; 0.435        ; 0.184          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[2]                                                                                           ;
; 0.251  ; 0.435        ; 0.184          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[3]                                                                                           ;
; 0.251  ; 0.435        ; 0.184          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[4]                                                                                           ;
; 0.251  ; 0.435        ; 0.184          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[5]                                                                                           ;
; 0.251  ; 0.435        ; 0.184          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[6]                                                                                           ;
; 0.251  ; 0.435        ; 0.184          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[7]                                                                                           ;
; 0.251  ; 0.435        ; 0.184          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[8]                                                                                           ;
; 0.251  ; 0.435        ; 0.184          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[9]                                                                                           ;
; 0.347  ; 0.563        ; 0.216          ; High Pulse Width ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[0]                                                                                           ;
; 0.347  ; 0.563        ; 0.216          ; High Pulse Width ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[10]                                                                                          ;
; 0.347  ; 0.563        ; 0.216          ; High Pulse Width ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[11]                                                                                          ;
; 0.347  ; 0.563        ; 0.216          ; High Pulse Width ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[12]                                                                                          ;
; 0.347  ; 0.563        ; 0.216          ; High Pulse Width ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[13]                                                                                          ;
; 0.347  ; 0.563        ; 0.216          ; High Pulse Width ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[14]                                                                                          ;
; 0.347  ; 0.563        ; 0.216          ; High Pulse Width ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[15]                                                                                          ;
; 0.347  ; 0.563        ; 0.216          ; High Pulse Width ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[1]                                                                                           ;
; 0.347  ; 0.563        ; 0.216          ; High Pulse Width ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[2]                                                                                           ;
; 0.347  ; 0.563        ; 0.216          ; High Pulse Width ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[3]                                                                                           ;
; 0.347  ; 0.563        ; 0.216          ; High Pulse Width ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[4]                                                                                           ;
; 0.347  ; 0.563        ; 0.216          ; High Pulse Width ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[5]                                                                                           ;
; 0.347  ; 0.563        ; 0.216          ; High Pulse Width ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[6]                                                                                           ;
; 0.347  ; 0.563        ; 0.216          ; High Pulse Width ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[7]                                                                                           ;
; 0.347  ; 0.563        ; 0.216          ; High Pulse Width ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[8]                                                                                           ;
; 0.347  ; 0.563        ; 0.216          ; High Pulse Width ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[9]                                                                                           ;
; 0.347  ; 0.563        ; 0.216          ; High Pulse Width ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[0]                                                                                           ;
; 0.347  ; 0.563        ; 0.216          ; High Pulse Width ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[10]                                                                                          ;
; 0.347  ; 0.563        ; 0.216          ; High Pulse Width ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[11]                                                                                          ;
; 0.347  ; 0.563        ; 0.216          ; High Pulse Width ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[12]                                                                                          ;
; 0.347  ; 0.563        ; 0.216          ; High Pulse Width ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[13]                                                                                          ;
; 0.347  ; 0.563        ; 0.216          ; High Pulse Width ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[14]                                                                                          ;
; 0.347  ; 0.563        ; 0.216          ; High Pulse Width ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[15]                                                                                          ;
; 0.347  ; 0.563        ; 0.216          ; High Pulse Width ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[1]                                                                                           ;
; 0.347  ; 0.563        ; 0.216          ; High Pulse Width ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[2]                                                                                           ;
; 0.347  ; 0.563        ; 0.216          ; High Pulse Width ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[3]                                                                                           ;
; 0.347  ; 0.563        ; 0.216          ; High Pulse Width ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[4]                                                                                           ;
; 0.347  ; 0.563        ; 0.216          ; High Pulse Width ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[5]                                                                                           ;
; 0.347  ; 0.563        ; 0.216          ; High Pulse Width ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[6]                                                                                           ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'NADV'                                                         ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                  ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; NADV  ; Rise       ; NADV                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[0]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[10] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[11] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[12] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[13] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[14] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[15] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[16] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[17] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[18] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[1]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[2]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[3]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[4]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[5]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[6]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[7]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[8]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[9]  ;
; 0.192  ; 0.408        ; 0.216          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[0]  ;
; 0.192  ; 0.408        ; 0.216          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[10] ;
; 0.192  ; 0.408        ; 0.216          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[11] ;
; 0.192  ; 0.408        ; 0.216          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[12] ;
; 0.192  ; 0.408        ; 0.216          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[13] ;
; 0.192  ; 0.408        ; 0.216          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[14] ;
; 0.192  ; 0.408        ; 0.216          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[15] ;
; 0.192  ; 0.408        ; 0.216          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[16] ;
; 0.192  ; 0.408        ; 0.216          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[17] ;
; 0.192  ; 0.408        ; 0.216          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[18] ;
; 0.192  ; 0.408        ; 0.216          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[1]  ;
; 0.192  ; 0.408        ; 0.216          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[2]  ;
; 0.192  ; 0.408        ; 0.216          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[3]  ;
; 0.192  ; 0.408        ; 0.216          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[4]  ;
; 0.192  ; 0.408        ; 0.216          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[5]  ;
; 0.192  ; 0.408        ; 0.216          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[6]  ;
; 0.192  ; 0.408        ; 0.216          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[7]  ;
; 0.192  ; 0.408        ; 0.216          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[8]  ;
; 0.192  ; 0.408        ; 0.216          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[9]  ;
; 0.398  ; 0.582        ; 0.184          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[0]  ;
; 0.398  ; 0.582        ; 0.184          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[10] ;
; 0.398  ; 0.582        ; 0.184          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[11] ;
; 0.398  ; 0.582        ; 0.184          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[12] ;
; 0.398  ; 0.582        ; 0.184          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[13] ;
; 0.398  ; 0.582        ; 0.184          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[14] ;
; 0.398  ; 0.582        ; 0.184          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[15] ;
; 0.398  ; 0.582        ; 0.184          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[16] ;
; 0.398  ; 0.582        ; 0.184          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[17] ;
; 0.398  ; 0.582        ; 0.184          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[18] ;
; 0.398  ; 0.582        ; 0.184          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[1]  ;
; 0.398  ; 0.582        ; 0.184          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[2]  ;
; 0.398  ; 0.582        ; 0.184          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[3]  ;
; 0.398  ; 0.582        ; 0.184          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[4]  ;
; 0.398  ; 0.582        ; 0.184          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[5]  ;
; 0.398  ; 0.582        ; 0.184          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[6]  ;
; 0.398  ; 0.582        ; 0.184          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[7]  ;
; 0.398  ; 0.582        ; 0.184          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[8]  ;
; 0.398  ; 0.582        ; 0.184          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[9]  ;
; 0.404  ; 0.404        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; NADV~input|o            ;
; 0.462  ; 0.462        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst|ADDR[0]|clk        ;
; 0.462  ; 0.462        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst|ADDR[10]|clk       ;
; 0.462  ; 0.462        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst|ADDR[11]|clk       ;
; 0.462  ; 0.462        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst|ADDR[12]|clk       ;
; 0.462  ; 0.462        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst|ADDR[13]|clk       ;
; 0.462  ; 0.462        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst|ADDR[14]|clk       ;
; 0.462  ; 0.462        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst|ADDR[15]|clk       ;
; 0.462  ; 0.462        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst|ADDR[16]|clk       ;
; 0.462  ; 0.462        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst|ADDR[17]|clk       ;
; 0.462  ; 0.462        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst|ADDR[18]|clk       ;
; 0.462  ; 0.462        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst|ADDR[1]|clk        ;
; 0.462  ; 0.462        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst|ADDR[2]|clk        ;
; 0.462  ; 0.462        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst|ADDR[3]|clk        ;
; 0.462  ; 0.462        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst|ADDR[4]|clk        ;
; 0.462  ; 0.462        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst|ADDR[5]|clk        ;
; 0.462  ; 0.462        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst|ADDR[6]|clk        ;
; 0.462  ; 0.462        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst|ADDR[7]|clk        ;
; 0.462  ; 0.462        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst|ADDR[8]|clk        ;
; 0.462  ; 0.462        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst|ADDR[9]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; NADV~input|i            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; NADV~input|i            ;
; 0.531  ; 0.531        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst|ADDR[0]|clk        ;
; 0.531  ; 0.531        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst|ADDR[10]|clk       ;
; 0.531  ; 0.531        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst|ADDR[11]|clk       ;
; 0.531  ; 0.531        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst|ADDR[12]|clk       ;
; 0.531  ; 0.531        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst|ADDR[13]|clk       ;
; 0.531  ; 0.531        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst|ADDR[14]|clk       ;
; 0.531  ; 0.531        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst|ADDR[15]|clk       ;
; 0.531  ; 0.531        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst|ADDR[16]|clk       ;
; 0.531  ; 0.531        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst|ADDR[17]|clk       ;
; 0.531  ; 0.531        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst|ADDR[18]|clk       ;
; 0.531  ; 0.531        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst|ADDR[1]|clk        ;
; 0.531  ; 0.531        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst|ADDR[2]|clk        ;
; 0.531  ; 0.531        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst|ADDR[3]|clk        ;
; 0.531  ; 0.531        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst|ADDR[4]|clk        ;
; 0.531  ; 0.531        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst|ADDR[5]|clk        ;
; 0.531  ; 0.531        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst|ADDR[6]|clk        ;
; 0.531  ; 0.531        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst|ADDR[7]|clk        ;
; 0.531  ; 0.531        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst|ADDR[8]|clk        ;
; 0.531  ; 0.531        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst|ADDR[9]|clk        ;
; 0.596  ; 0.596        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; NADV~input|o            ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'SAVE_ADDR:inst|ADDR[0]'                                                                       ;
+-------+--------------+----------------+------------------+------------------------+------------+-----------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                  ; Clock Edge ; Target                                  ;
+-------+--------------+----------------+------------------+------------------------+------------+-----------------------------------------+
; 0.230 ; 0.230        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[0] ; Fall       ; BUFF_SEND_DATA:inst11|DATA_OUT[0]$latch ;
; 0.230 ; 0.230        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[0] ; Fall       ; BUFF_SEND_DATA:inst11|DATA_OUT[1]$latch ;
; 0.230 ; 0.230        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[0] ; Fall       ; BUFF_SEND_DATA:inst11|DATA_OUT[2]$latch ;
; 0.230 ; 0.230        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[0] ; Fall       ; BUFF_SEND_DATA:inst11|DATA_OUT[5]$latch ;
; 0.230 ; 0.230        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[0] ; Fall       ; BUFF_SEND_DATA:inst11|DATA_OUT[6]$latch ;
; 0.231 ; 0.231        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[0] ; Fall       ; BUFF_SEND_DATA:inst11|DATA_OUT[3]$latch ;
; 0.231 ; 0.231        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[0] ; Fall       ; BUFF_SEND_DATA:inst11|DATA_OUT[4]$latch ;
; 0.231 ; 0.231        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[0] ; Fall       ; BUFF_SEND_DATA:inst11|DATA_OUT[7]$latch ;
; 0.246 ; 0.246        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst11|DATA_OUT[0]$latch|datac          ;
; 0.246 ; 0.246        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst11|DATA_OUT[1]$latch|datac          ;
; 0.246 ; 0.246        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst11|DATA_OUT[2]$latch|datac          ;
; 0.246 ; 0.246        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst11|DATA_OUT[5]$latch|datac          ;
; 0.246 ; 0.246        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst11|DATA_OUT[6]$latch|datac          ;
; 0.247 ; 0.247        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst11|DATA_OUT[3]$latch|datac          ;
; 0.247 ; 0.247        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst11|DATA_OUT[4]$latch|datac          ;
; 0.247 ; 0.247        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst11|DATA_OUT[7]$latch|datac          ;
; 0.253 ; 0.253        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst7|Equal3~0clkctrl|inclk[0]          ;
; 0.253 ; 0.253        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst7|Equal3~0clkctrl|outclk            ;
; 0.474 ; 0.474        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst7|Equal3~0|combout                  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst7|Equal3~0|datac                    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst7|Equal3~0|datac                    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst|ADDR[0]|q                          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst|ADDR[0]|q                          ;
; 0.524 ; 0.524        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst7|Equal3~0|combout                  ;
; 0.741 ; 0.741        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst7|Equal3~0clkctrl|inclk[0]          ;
; 0.741 ; 0.741        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst7|Equal3~0clkctrl|outclk            ;
; 0.747 ; 0.747        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst11|DATA_OUT[0]$latch|datac          ;
; 0.747 ; 0.747        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst11|DATA_OUT[3]$latch|datac          ;
; 0.747 ; 0.747        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst11|DATA_OUT[4]$latch|datac          ;
; 0.747 ; 0.747        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst11|DATA_OUT[6]$latch|datac          ;
; 0.747 ; 0.747        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst11|DATA_OUT[7]$latch|datac          ;
; 0.748 ; 0.748        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst11|DATA_OUT[1]$latch|datac          ;
; 0.748 ; 0.748        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst11|DATA_OUT[2]$latch|datac          ;
; 0.748 ; 0.748        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst11|DATA_OUT[5]$latch|datac          ;
; 0.763 ; 0.763        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[0] ; Fall       ; BUFF_SEND_DATA:inst11|DATA_OUT[0]$latch ;
; 0.763 ; 0.763        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[0] ; Fall       ; BUFF_SEND_DATA:inst11|DATA_OUT[3]$latch ;
; 0.763 ; 0.763        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[0] ; Fall       ; BUFF_SEND_DATA:inst11|DATA_OUT[4]$latch ;
; 0.763 ; 0.763        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[0] ; Fall       ; BUFF_SEND_DATA:inst11|DATA_OUT[6]$latch ;
; 0.763 ; 0.763        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[0] ; Fall       ; BUFF_SEND_DATA:inst11|DATA_OUT[7]$latch ;
; 0.764 ; 0.764        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[0] ; Fall       ; BUFF_SEND_DATA:inst11|DATA_OUT[1]$latch ;
; 0.764 ; 0.764        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[0] ; Fall       ; BUFF_SEND_DATA:inst11|DATA_OUT[2]$latch ;
; 0.764 ; 0.764        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[0] ; Fall       ; BUFF_SEND_DATA:inst11|DATA_OUT[5]$latch ;
+-------+--------------+----------------+------------------+------------------------+------------+-----------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'inst2|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                               ;
+-------+--------------+----------------+------------------+---------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                             ; Clock Edge ; Target                                                                                                                          ;
+-------+--------------+----------------+------------------+---------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------+
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a10                      ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a3                       ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a5                       ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a6                       ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a7                       ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a9                       ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|sub_parity10a[1]                 ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[4]  ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[5]  ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[6]  ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[7]  ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[9]  ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[1]  ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[4]  ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[5]  ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[6]  ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[7]  ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[9]  ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[12]                                          ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[4]                                           ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[5]                                           ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[4]                                                   ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[5]                                                   ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[7]                                                   ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a0                       ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a1                       ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a2                       ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|sub_parity10a[0]                 ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[6]                                           ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[1]                                                   ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[2]                                                   ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[6]                                                   ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a11                      ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a12                      ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a4                       ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a8                       ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|parity9                          ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|sub_parity10a[2]                 ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|sub_parity10a[3]                 ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[0]  ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[10] ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[11] ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[12] ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[1]  ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[2]  ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[3]  ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[8]  ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[0]  ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[10] ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[11] ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[12] ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[2]  ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[3]  ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[8]  ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[0]                                           ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[10]                                          ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[11]                                          ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[1]                                           ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[2]                                           ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[3]                                           ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[7]                                           ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[8]                                           ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[9]                                           ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[0]                                                   ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[10]                                                  ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[11]                                                  ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[12]                                                  ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[3]                                                   ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[8]                                                   ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[9]                                                   ;
; 4.727 ; 4.957        ; 0.230          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a4~porta_address_reg0    ;
; 4.727 ; 4.957        ; 0.230          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a4~porta_we_reg          ;
; 4.727 ; 4.957        ; 0.230          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a6~porta_address_reg0    ;
; 4.727 ; 4.957        ; 0.230          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a6~porta_we_reg          ;
; 4.728 ; 4.958        ; 0.230          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_address_reg0    ;
; 4.728 ; 4.958        ; 0.230          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_we_reg          ;
; 4.728 ; 4.958        ; 0.230          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a2~porta_address_reg0    ;
; 4.728 ; 4.958        ; 0.230          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a2~porta_we_reg          ;
; 4.729 ; 4.959        ; 0.230          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a4~porta_datain_reg0     ;
; 4.729 ; 4.959        ; 0.230          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a6~porta_datain_reg0     ;
; 4.730 ; 4.960        ; 0.230          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_datain_reg0     ;
; 4.730 ; 4.960        ; 0.230          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a2~porta_datain_reg0     ;
; 4.800 ; 5.030        ; 0.230          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a4~porta_datain_reg0     ;
; 4.800 ; 5.030        ; 0.230          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a6~porta_datain_reg0     ;
; 4.801 ; 5.031        ; 0.230          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_datain_reg0     ;
; 4.801 ; 5.031        ; 0.230          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a2~porta_datain_reg0     ;
; 4.801 ; 5.031        ; 0.230          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a4~porta_address_reg0    ;
; 4.801 ; 5.031        ; 0.230          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a4~porta_we_reg          ;
; 4.801 ; 5.031        ; 0.230          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a6~porta_address_reg0    ;
; 4.801 ; 5.031        ; 0.230          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a6~porta_we_reg          ;
; 4.802 ; 5.032        ; 0.230          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_address_reg0    ;
; 4.802 ; 5.032        ; 0.230          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_we_reg          ;
; 4.802 ; 5.032        ; 0.230          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a2~porta_address_reg0    ;
; 4.802 ; 5.032        ; 0.230          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a2~porta_we_reg          ;
; 4.877 ; 5.061        ; 0.184          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a0                       ;
; 4.877 ; 5.061        ; 0.184          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a1                       ;
; 4.877 ; 5.061        ; 0.184          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a2                       ;
; 4.877 ; 5.061        ; 0.184          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a8                       ;
; 4.877 ; 5.061        ; 0.184          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|parity9                          ;
; 4.877 ; 5.061        ; 0.184          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|sub_parity10a[0]                 ;
+-------+--------------+----------------+------------------+---------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'inst2|altpll_component|auto_generated|pll1|clk[0]'                                                                                                        ;
+--------+--------------+----------------+------------------+---------------------------------------------------+------------+-------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                             ; Clock Edge ; Target                                                                  ;
+--------+--------------+----------------+------------------+---------------------------------------------------+------------+-------------------------------------------------------------------------+
; 9.717  ; 9.933        ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ADC_FIFO:inst4|current_state.START                                      ;
; 9.717  ; 9.933        ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ADC_FIFO:inst4|rd_enable                                                ;
; 9.717  ; 9.933        ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ADC_FIFO:inst4|wr_enable                                                ;
; 9.878  ; 10.062       ; 0.184          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ADC_FIFO:inst4|current_state.START                                      ;
; 9.878  ; 10.062       ; 0.184          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ADC_FIFO:inst4|rd_enable                                                ;
; 9.878  ; 10.062       ; 0.184          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ADC_FIFO:inst4|wr_enable                                                ;
; 9.965  ; 9.965        ; 0.000          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 9.965  ; 9.965        ; 0.000          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 9.987  ; 9.987        ; 0.000          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst4|current_state.START|clk                                           ;
; 9.987  ; 9.987        ; 0.000          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst4|rd_enable|clk                                                     ;
; 9.987  ; 9.987        ; 0.000          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst4|wr_enable|clk                                                     ;
; 10.011 ; 10.011       ; 0.000          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst4|current_state.START|clk                                           ;
; 10.011 ; 10.011       ; 0.000          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst4|rd_enable|clk                                                     ;
; 10.011 ; 10.011       ; 0.000          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst4|wr_enable|clk                                                     ;
; 10.033 ; 10.033       ; 0.000          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 10.033 ; 10.033       ; 0.000          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 17.513 ; 20.000       ; 2.487          ; Min Period       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ADC_FIFO:inst4|current_state.START                                      ;
; 17.513 ; 20.000       ; 2.487          ; Min Period       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ADC_FIFO:inst4|rd_enable                                                ;
; 17.513 ; 20.000       ; 2.487          ; Min Period       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ADC_FIFO:inst4|wr_enable                                                ;
+--------+--------------+----------------+------------------+---------------------------------------------------+------------+-------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clk'                                                                                                                                                   ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                           ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------------------------------------+
; 19.616 ; 19.846       ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|q_b[0]                          ;
; 19.616 ; 19.846       ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|q_b[1]                          ;
; 19.616 ; 19.846       ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|q_b[2]                          ;
; 19.616 ; 19.846       ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|q_b[3]                          ;
; 19.616 ; 19.846       ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|q_b[4]                          ;
; 19.616 ; 19.846       ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|q_b[5]                          ;
; 19.616 ; 19.846       ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|q_b[6]                          ;
; 19.616 ; 19.846       ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|q_b[7]                          ;
; 19.616 ; 19.846       ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|ram_block1a0~portb_address_reg0 ;
; 19.751 ; 19.935       ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; phase_acc:inst3|acc[0]                                                                                           ;
; 19.751 ; 19.935       ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; phase_acc:inst3|acc[10]                                                                                          ;
; 19.751 ; 19.935       ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; phase_acc:inst3|acc[11]                                                                                          ;
; 19.751 ; 19.935       ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; phase_acc:inst3|acc[12]                                                                                          ;
; 19.751 ; 19.935       ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; phase_acc:inst3|acc[13]                                                                                          ;
; 19.751 ; 19.935       ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; phase_acc:inst3|acc[14]                                                                                          ;
; 19.751 ; 19.935       ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; phase_acc:inst3|acc[15]                                                                                          ;
; 19.751 ; 19.935       ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; phase_acc:inst3|acc[16]                                                                                          ;
; 19.751 ; 19.935       ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; phase_acc:inst3|acc[17]                                                                                          ;
; 19.751 ; 19.935       ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; phase_acc:inst3|acc[18]                                                                                          ;
; 19.751 ; 19.935       ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; phase_acc:inst3|acc[19]                                                                                          ;
; 19.751 ; 19.935       ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; phase_acc:inst3|acc[1]                                                                                           ;
; 19.751 ; 19.935       ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; phase_acc:inst3|acc[20]                                                                                          ;
; 19.751 ; 19.935       ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; phase_acc:inst3|acc[21]                                                                                          ;
; 19.751 ; 19.935       ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; phase_acc:inst3|acc[22]                                                                                          ;
; 19.751 ; 19.935       ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; phase_acc:inst3|acc[23]                                                                                          ;
; 19.751 ; 19.935       ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; phase_acc:inst3|acc[24]                                                                                          ;
; 19.751 ; 19.935       ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; phase_acc:inst3|acc[25]                                                                                          ;
; 19.751 ; 19.935       ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; phase_acc:inst3|acc[26]                                                                                          ;
; 19.751 ; 19.935       ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; phase_acc:inst3|acc[27]                                                                                          ;
; 19.751 ; 19.935       ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; phase_acc:inst3|acc[28]                                                                                          ;
; 19.751 ; 19.935       ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; phase_acc:inst3|acc[29]                                                                                          ;
; 19.751 ; 19.935       ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; phase_acc:inst3|acc[2]                                                                                           ;
; 19.751 ; 19.935       ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; phase_acc:inst3|acc[30]                                                                                          ;
; 19.751 ; 19.935       ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; phase_acc:inst3|acc[31]                                                                                          ;
; 19.751 ; 19.935       ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; phase_acc:inst3|acc[3]                                                                                           ;
; 19.751 ; 19.935       ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; phase_acc:inst3|acc[4]                                                                                           ;
; 19.751 ; 19.935       ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; phase_acc:inst3|acc[5]                                                                                           ;
; 19.751 ; 19.935       ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; phase_acc:inst3|acc[6]                                                                                           ;
; 19.751 ; 19.935       ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; phase_acc:inst3|acc[7]                                                                                           ;
; 19.751 ; 19.935       ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; phase_acc:inst3|acc[8]                                                                                           ;
; 19.751 ; 19.935       ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; phase_acc:inst3|acc[9]                                                                                           ;
; 19.847 ; 20.063       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; phase_acc:inst3|acc[0]                                                                                           ;
; 19.847 ; 20.063       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; phase_acc:inst3|acc[10]                                                                                          ;
; 19.847 ; 20.063       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; phase_acc:inst3|acc[11]                                                                                          ;
; 19.847 ; 20.063       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; phase_acc:inst3|acc[12]                                                                                          ;
; 19.847 ; 20.063       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; phase_acc:inst3|acc[13]                                                                                          ;
; 19.847 ; 20.063       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; phase_acc:inst3|acc[14]                                                                                          ;
; 19.847 ; 20.063       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; phase_acc:inst3|acc[15]                                                                                          ;
; 19.847 ; 20.063       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; phase_acc:inst3|acc[16]                                                                                          ;
; 19.847 ; 20.063       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; phase_acc:inst3|acc[17]                                                                                          ;
; 19.847 ; 20.063       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; phase_acc:inst3|acc[18]                                                                                          ;
; 19.847 ; 20.063       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; phase_acc:inst3|acc[19]                                                                                          ;
; 19.847 ; 20.063       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; phase_acc:inst3|acc[1]                                                                                           ;
; 19.847 ; 20.063       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; phase_acc:inst3|acc[20]                                                                                          ;
; 19.847 ; 20.063       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; phase_acc:inst3|acc[21]                                                                                          ;
; 19.847 ; 20.063       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; phase_acc:inst3|acc[22]                                                                                          ;
; 19.847 ; 20.063       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; phase_acc:inst3|acc[23]                                                                                          ;
; 19.847 ; 20.063       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; phase_acc:inst3|acc[24]                                                                                          ;
; 19.847 ; 20.063       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; phase_acc:inst3|acc[25]                                                                                          ;
; 19.847 ; 20.063       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; phase_acc:inst3|acc[26]                                                                                          ;
; 19.847 ; 20.063       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; phase_acc:inst3|acc[27]                                                                                          ;
; 19.847 ; 20.063       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; phase_acc:inst3|acc[28]                                                                                          ;
; 19.847 ; 20.063       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; phase_acc:inst3|acc[29]                                                                                          ;
; 19.847 ; 20.063       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; phase_acc:inst3|acc[2]                                                                                           ;
; 19.847 ; 20.063       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; phase_acc:inst3|acc[30]                                                                                          ;
; 19.847 ; 20.063       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; phase_acc:inst3|acc[31]                                                                                          ;
; 19.847 ; 20.063       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; phase_acc:inst3|acc[3]                                                                                           ;
; 19.847 ; 20.063       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; phase_acc:inst3|acc[4]                                                                                           ;
; 19.847 ; 20.063       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; phase_acc:inst3|acc[5]                                                                                           ;
; 19.847 ; 20.063       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; phase_acc:inst3|acc[6]                                                                                           ;
; 19.847 ; 20.063       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; phase_acc:inst3|acc[7]                                                                                           ;
; 19.847 ; 20.063       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; phase_acc:inst3|acc[8]                                                                                           ;
; 19.847 ; 20.063       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; phase_acc:inst3|acc[9]                                                                                           ;
; 19.855 ; 19.855       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0]                                                                ;
; 19.855 ; 19.855       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1]                                                                ;
; 19.855 ; 19.855       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst2|altpll_component|auto_generated|pll1|observablevcoout                                                      ;
; 19.883 ; 19.883       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst1|altsyncram_component|auto_generated|ram_block1a0|clk1                                                      ;
; 19.883 ; 19.883       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst3|acc[0]|clk                                                                                                 ;
; 19.883 ; 19.883       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst3|acc[10]|clk                                                                                                ;
; 19.883 ; 19.883       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst3|acc[11]|clk                                                                                                ;
; 19.883 ; 19.883       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst3|acc[12]|clk                                                                                                ;
; 19.883 ; 19.883       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst3|acc[13]|clk                                                                                                ;
; 19.883 ; 19.883       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst3|acc[14]|clk                                                                                                ;
; 19.883 ; 19.883       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst3|acc[15]|clk                                                                                                ;
; 19.883 ; 19.883       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst3|acc[16]|clk                                                                                                ;
; 19.883 ; 19.883       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst3|acc[17]|clk                                                                                                ;
; 19.883 ; 19.883       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst3|acc[18]|clk                                                                                                ;
; 19.883 ; 19.883       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst3|acc[19]|clk                                                                                                ;
; 19.883 ; 19.883       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst3|acc[1]|clk                                                                                                 ;
; 19.883 ; 19.883       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst3|acc[20]|clk                                                                                                ;
; 19.883 ; 19.883       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst3|acc[21]|clk                                                                                                ;
; 19.883 ; 19.883       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst3|acc[22]|clk                                                                                                ;
; 19.883 ; 19.883       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst3|acc[23]|clk                                                                                                ;
; 19.883 ; 19.883       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst3|acc[24]|clk                                                                                                ;
; 19.883 ; 19.883       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst3|acc[25]|clk                                                                                                ;
; 19.883 ; 19.883       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst3|acc[26]|clk                                                                                                ;
; 19.883 ; 19.883       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst3|acc[27]|clk                                                                                                ;
; 19.883 ; 19.883       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst3|acc[28]|clk                                                                                                ;
; 19.883 ; 19.883       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst3|acc[29]|clk                                                                                                ;
; 19.883 ; 19.883       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst3|acc[2]|clk                                                                                                 ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                   ;
+-----------------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------------+------------+-------+-------+------------+---------------------------------------------------+
; A16             ; NADV       ; 2.405 ; 2.573 ; Rise       ; NADV                                              ;
; A17             ; NADV       ; 1.833 ; 2.048 ; Rise       ; NADV                                              ;
; A18             ; NADV       ; 2.396 ; 2.508 ; Rise       ; NADV                                              ;
; AD_IN[*]        ; NADV       ; 2.889 ; 2.843 ; Rise       ; NADV                                              ;
;  AD_IN[0]       ; NADV       ; 2.750 ; 2.808 ; Rise       ; NADV                                              ;
;  AD_IN[1]       ; NADV       ; 1.931 ; 2.043 ; Rise       ; NADV                                              ;
;  AD_IN[2]       ; NADV       ; 2.251 ; 2.299 ; Rise       ; NADV                                              ;
;  AD_IN[3]       ; NADV       ; 2.634 ; 2.752 ; Rise       ; NADV                                              ;
;  AD_IN[4]       ; NADV       ; 2.506 ; 2.623 ; Rise       ; NADV                                              ;
;  AD_IN[5]       ; NADV       ; 2.567 ; 2.702 ; Rise       ; NADV                                              ;
;  AD_IN[6]       ; NADV       ; 2.220 ; 2.384 ; Rise       ; NADV                                              ;
;  AD_IN[7]       ; NADV       ; 2.245 ; 2.398 ; Rise       ; NADV                                              ;
;  AD_IN[8]       ; NADV       ; 2.490 ; 2.683 ; Rise       ; NADV                                              ;
;  AD_IN[9]       ; NADV       ; 2.067 ; 2.236 ; Rise       ; NADV                                              ;
;  AD_IN[10]      ; NADV       ; 2.076 ; 2.203 ; Rise       ; NADV                                              ;
;  AD_IN[11]      ; NADV       ; 2.377 ; 2.501 ; Rise       ; NADV                                              ;
;  AD_IN[12]      ; NADV       ; 2.889 ; 2.843 ; Rise       ; NADV                                              ;
;  AD_IN[13]      ; NADV       ; 1.966 ; 2.051 ; Rise       ; NADV                                              ;
;  AD_IN[14]      ; NADV       ; 2.155 ; 2.224 ; Rise       ; NADV                                              ;
;  AD_IN[15]      ; NADV       ; 2.276 ; 2.336 ; Rise       ; NADV                                              ;
; AD_IN[*]        ; NWE        ; 2.789 ; 2.801 ; Rise       ; NWE                                               ;
;  AD_IN[0]       ; NWE        ; 2.665 ; 2.665 ; Rise       ; NWE                                               ;
;  AD_IN[1]       ; NWE        ; 1.923 ; 2.035 ; Rise       ; NWE                                               ;
;  AD_IN[2]       ; NWE        ; 2.246 ; 2.295 ; Rise       ; NWE                                               ;
;  AD_IN[3]       ; NWE        ; 2.789 ; 2.801 ; Rise       ; NWE                                               ;
;  AD_IN[4]       ; NWE        ; 2.499 ; 2.616 ; Rise       ; NWE                                               ;
;  AD_IN[5]       ; NWE        ; 2.756 ; 2.769 ; Rise       ; NWE                                               ;
;  AD_IN[6]       ; NWE        ; 2.184 ; 2.334 ; Rise       ; NWE                                               ;
;  AD_IN[7]       ; NWE        ; 2.020 ; 2.154 ; Rise       ; NWE                                               ;
;  AD_IN[8]       ; NWE        ; 2.489 ; 2.665 ; Rise       ; NWE                                               ;
;  AD_IN[9]       ; NWE        ; 1.863 ; 1.992 ; Rise       ; NWE                                               ;
;  AD_IN[10]      ; NWE        ; 2.167 ; 2.300 ; Rise       ; NWE                                               ;
;  AD_IN[11]      ; NWE        ; 2.653 ; 2.716 ; Rise       ; NWE                                               ;
;  AD_IN[12]      ; NWE        ; 2.402 ; 2.433 ; Rise       ; NWE                                               ;
;  AD_IN[13]      ; NWE        ; 2.210 ; 2.237 ; Rise       ; NWE                                               ;
;  AD_IN[14]      ; NWE        ; 2.159 ; 2.222 ; Rise       ; NWE                                               ;
;  AD_IN[15]      ; NWE        ; 2.268 ; 2.333 ; Rise       ; NWE                                               ;
; ADS930_DATA[*]  ; clk        ; 3.688 ; 3.921 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  ADS930_DATA[0] ; clk        ; 3.585 ; 3.786 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  ADS930_DATA[1] ; clk        ; 3.676 ; 3.921 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  ADS930_DATA[2] ; clk        ; 3.688 ; 3.840 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  ADS930_DATA[3] ; clk        ; 3.663 ; 3.820 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  ADS930_DATA[4] ; clk        ; 3.623 ; 3.729 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  ADS930_DATA[5] ; clk        ; 3.634 ; 3.845 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  ADS930_DATA[6] ; clk        ; 3.618 ; 3.738 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  ADS930_DATA[7] ; clk        ; 3.616 ; 3.839 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
+-----------------+------------+-------+-------+------------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                      ;
+-----------------+------------+--------+--------+------------+---------------------------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------------+------------+--------+--------+------------+---------------------------------------------------+
; A16             ; NADV       ; -1.959 ; -2.114 ; Rise       ; NADV                                              ;
; A17             ; NADV       ; -1.425 ; -1.635 ; Rise       ; NADV                                              ;
; A18             ; NADV       ; -1.966 ; -2.077 ; Rise       ; NADV                                              ;
; AD_IN[*]        ; NADV       ; -1.503 ; -1.605 ; Rise       ; NADV                                              ;
;  AD_IN[0]       ; NADV       ; -2.308 ; -2.365 ; Rise       ; NADV                                              ;
;  AD_IN[1]       ; NADV       ; -1.503 ; -1.605 ; Rise       ; NADV                                              ;
;  AD_IN[2]       ; NADV       ; -1.813 ; -1.851 ; Rise       ; NADV                                              ;
;  AD_IN[3]       ; NADV       ; -2.197 ; -2.311 ; Rise       ; NADV                                              ;
;  AD_IN[4]       ; NADV       ; -2.074 ; -2.186 ; Rise       ; NADV                                              ;
;  AD_IN[5]       ; NADV       ; -2.132 ; -2.262 ; Rise       ; NADV                                              ;
;  AD_IN[6]       ; NADV       ; -1.799 ; -1.958 ; Rise       ; NADV                                              ;
;  AD_IN[7]       ; NADV       ; -1.824 ; -1.970 ; Rise       ; NADV                                              ;
;  AD_IN[8]       ; NADV       ; -2.056 ; -2.245 ; Rise       ; NADV                                              ;
;  AD_IN[9]       ; NADV       ; -1.650 ; -1.816 ; Rise       ; NADV                                              ;
;  AD_IN[10]      ; NADV       ; -1.661 ; -1.784 ; Rise       ; NADV                                              ;
;  AD_IN[11]      ; NADV       ; -1.948 ; -2.070 ; Rise       ; NADV                                              ;
;  AD_IN[12]      ; NADV       ; -2.439 ; -2.399 ; Rise       ; NADV                                              ;
;  AD_IN[13]      ; NADV       ; -1.540 ; -1.613 ; Rise       ; NADV                                              ;
;  AD_IN[14]      ; NADV       ; -1.718 ; -1.780 ; Rise       ; NADV                                              ;
;  AD_IN[15]      ; NADV       ; -1.835 ; -1.887 ; Rise       ; NADV                                              ;
; AD_IN[*]        ; NWE        ; -0.696 ; -0.916 ; Rise       ; NWE                                               ;
;  AD_IN[0]       ; NWE        ; -1.696 ; -1.745 ; Rise       ; NWE                                               ;
;  AD_IN[1]       ; NWE        ; -0.696 ; -0.916 ; Rise       ; NWE                                               ;
;  AD_IN[2]       ; NWE        ; -1.268 ; -1.385 ; Rise       ; NWE                                               ;
;  AD_IN[3]       ; NWE        ; -1.790 ; -1.854 ; Rise       ; NWE                                               ;
;  AD_IN[4]       ; NWE        ; -1.685 ; -1.745 ; Rise       ; NWE                                               ;
;  AD_IN[5]       ; NWE        ; -1.728 ; -1.803 ; Rise       ; NWE                                               ;
;  AD_IN[6]       ; NWE        ; -1.037 ; -1.205 ; Rise       ; NWE                                               ;
;  AD_IN[7]       ; NWE        ; -1.055 ; -1.227 ; Rise       ; NWE                                               ;
;  AD_IN[8]       ; NWE        ; -2.059 ; -2.232 ; Rise       ; NWE                                               ;
;  AD_IN[9]       ; NWE        ; -1.441 ; -1.560 ; Rise       ; NWE                                               ;
;  AD_IN[10]      ; NWE        ; -1.519 ; -1.588 ; Rise       ; NWE                                               ;
;  AD_IN[11]      ; NWE        ; -1.939 ; -2.061 ; Rise       ; NWE                                               ;
;  AD_IN[12]      ; NWE        ; -1.920 ; -1.958 ; Rise       ; NWE                                               ;
;  AD_IN[13]      ; NWE        ; -1.536 ; -1.609 ; Rise       ; NWE                                               ;
;  AD_IN[14]      ; NWE        ; -1.708 ; -1.767 ; Rise       ; NWE                                               ;
;  AD_IN[15]      ; NWE        ; -1.833 ; -1.890 ; Rise       ; NWE                                               ;
; ADS930_DATA[*]  ; clk        ; -2.903 ; -3.044 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  ADS930_DATA[0] ; clk        ; -2.903 ; -3.099 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  ADS930_DATA[1] ; clk        ; -2.990 ; -3.229 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  ADS930_DATA[2] ; clk        ; -3.005 ; -3.150 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  ADS930_DATA[3] ; clk        ; -2.980 ; -3.131 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  ADS930_DATA[4] ; clk        ; -2.943 ; -3.044 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  ADS930_DATA[5] ; clk        ; -2.951 ; -3.156 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  ADS930_DATA[6] ; clk        ; -2.938 ; -3.053 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  ADS930_DATA[7] ; clk        ; -2.934 ; -3.151 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
+-----------------+------------+--------+--------+------------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                       ;
+------------------+------------------------+--------+-------+------------+---------------------------------------------------+
; Data Port        ; Clock Port             ; Rise   ; Fall  ; Clock Edge ; Clock Reference                                   ;
+------------------+------------------------+--------+-------+------------+---------------------------------------------------+
; panduan_FIFOADIN ; NADV                   ; 9.700  ; 9.145 ; Rise       ; NADV                                              ;
; panduan_FIFOADIN ; SAVE_ADDR:inst|ADDR[0] ; 5.476  ;       ; Rise       ; SAVE_ADDR:inst|ADDR[0]                            ;
; AD_IN[*]         ; SAVE_ADDR:inst|ADDR[0] ; 10.229 ; 9.471 ; Fall       ; SAVE_ADDR:inst|ADDR[0]                            ;
;  AD_IN[0]        ; SAVE_ADDR:inst|ADDR[0] ; 7.954  ; 7.646 ; Fall       ; SAVE_ADDR:inst|ADDR[0]                            ;
;  AD_IN[1]        ; SAVE_ADDR:inst|ADDR[0] ; 8.380  ; 8.016 ; Fall       ; SAVE_ADDR:inst|ADDR[0]                            ;
;  AD_IN[2]        ; SAVE_ADDR:inst|ADDR[0] ; 8.361  ; 7.946 ; Fall       ; SAVE_ADDR:inst|ADDR[0]                            ;
;  AD_IN[3]        ; SAVE_ADDR:inst|ADDR[0] ; 8.436  ; 8.026 ; Fall       ; SAVE_ADDR:inst|ADDR[0]                            ;
;  AD_IN[4]        ; SAVE_ADDR:inst|ADDR[0] ; 8.377  ; 7.964 ; Fall       ; SAVE_ADDR:inst|ADDR[0]                            ;
;  AD_IN[5]        ; SAVE_ADDR:inst|ADDR[0] ; 8.289  ; 7.895 ; Fall       ; SAVE_ADDR:inst|ADDR[0]                            ;
;  AD_IN[6]        ; SAVE_ADDR:inst|ADDR[0] ; 10.229 ; 9.471 ; Fall       ; SAVE_ADDR:inst|ADDR[0]                            ;
;  AD_IN[7]        ; SAVE_ADDR:inst|ADDR[0] ; 8.948  ; 8.481 ; Fall       ; SAVE_ADDR:inst|ADDR[0]                            ;
; panduan_FIFOADIN ; SAVE_ADDR:inst|ADDR[0] ;        ; 5.014 ; Fall       ; SAVE_ADDR:inst|ADDR[0]                            ;
; adclk            ; clk                    ; 4.168  ; 4.286 ; Rise       ; clk                                               ;
; output[*]        ; clk                    ; 9.598  ; 8.853 ; Rise       ; clk                                               ;
;  output[0]       ; clk                    ; 7.030  ; 6.664 ; Rise       ; clk                                               ;
;  output[1]       ; clk                    ; 6.959  ; 6.584 ; Rise       ; clk                                               ;
;  output[2]       ; clk                    ; 6.769  ; 6.475 ; Rise       ; clk                                               ;
;  output[3]       ; clk                    ; 8.452  ; 7.833 ; Rise       ; clk                                               ;
;  output[4]       ; clk                    ; 9.598  ; 8.853 ; Rise       ; clk                                               ;
;  output[5]       ; clk                    ; 6.864  ; 6.550 ; Rise       ; clk                                               ;
;  output[6]       ; clk                    ; 6.745  ; 6.456 ; Rise       ; clk                                               ;
;  output[7]       ; clk                    ; 6.817  ; 6.516 ; Rise       ; clk                                               ;
; adclk            ; clk                    ; 4.168  ; 4.286 ; Fall       ; clk                                               ;
; ADS930CLk        ; clk                    ; 1.599  ;       ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
; INT0             ; clk                    ; 4.556  ; 4.259 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
; wr_enable        ; clk                    ; 4.477  ; 4.799 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
; ADS930CLk        ; clk                    ;        ; 1.512 ; Fall       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
+------------------+------------------------+--------+-------+------------+---------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                              ;
+------------------+------------------------+-------+-------+------------+---------------------------------------------------+
; Data Port        ; Clock Port             ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+------------------+------------------------+-------+-------+------------+---------------------------------------------------+
; panduan_FIFOADIN ; NADV                   ; 8.075 ; 7.622 ; Rise       ; NADV                                              ;
; panduan_FIFOADIN ; SAVE_ADDR:inst|ADDR[0] ; 5.239 ;       ; Rise       ; SAVE_ADDR:inst|ADDR[0]                            ;
; AD_IN[*]         ; SAVE_ADDR:inst|ADDR[0] ; 7.611 ; 7.311 ; Fall       ; SAVE_ADDR:inst|ADDR[0]                            ;
;  AD_IN[0]        ; SAVE_ADDR:inst|ADDR[0] ; 7.611 ; 7.311 ; Fall       ; SAVE_ADDR:inst|ADDR[0]                            ;
;  AD_IN[1]        ; SAVE_ADDR:inst|ADDR[0] ; 8.023 ; 7.668 ; Fall       ; SAVE_ADDR:inst|ADDR[0]                            ;
;  AD_IN[2]        ; SAVE_ADDR:inst|ADDR[0] ; 8.005 ; 7.601 ; Fall       ; SAVE_ADDR:inst|ADDR[0]                            ;
;  AD_IN[3]        ; SAVE_ADDR:inst|ADDR[0] ; 8.077 ; 7.678 ; Fall       ; SAVE_ADDR:inst|ADDR[0]                            ;
;  AD_IN[4]        ; SAVE_ADDR:inst|ADDR[0] ; 8.020 ; 7.619 ; Fall       ; SAVE_ADDR:inst|ADDR[0]                            ;
;  AD_IN[5]        ; SAVE_ADDR:inst|ADDR[0] ; 7.936 ; 7.553 ; Fall       ; SAVE_ADDR:inst|ADDR[0]                            ;
;  AD_IN[6]        ; SAVE_ADDR:inst|ADDR[0] ; 9.871 ; 9.125 ; Fall       ; SAVE_ADDR:inst|ADDR[0]                            ;
;  AD_IN[7]        ; SAVE_ADDR:inst|ADDR[0] ; 8.564 ; 8.113 ; Fall       ; SAVE_ADDR:inst|ADDR[0]                            ;
; panduan_FIFOADIN ; SAVE_ADDR:inst|ADDR[0] ;       ; 4.786 ; Fall       ; SAVE_ADDR:inst|ADDR[0]                            ;
; adclk            ; clk                    ; 4.027 ; 4.139 ; Rise       ; clk                                               ;
; output[*]        ; clk                    ; 6.513 ; 6.231 ; Rise       ; clk                                               ;
;  output[0]       ; clk                    ; 6.786 ; 6.430 ; Rise       ; clk                                               ;
;  output[1]       ; clk                    ; 6.715 ; 6.351 ; Rise       ; clk                                               ;
;  output[2]       ; clk                    ; 6.535 ; 6.249 ; Rise       ; clk                                               ;
;  output[3]       ; clk                    ; 8.228 ; 7.614 ; Rise       ; clk                                               ;
;  output[4]       ; clk                    ; 9.328 ; 8.593 ; Rise       ; clk                                               ;
;  output[5]       ; clk                    ; 6.627 ; 6.321 ; Rise       ; clk                                               ;
;  output[6]       ; clk                    ; 6.513 ; 6.231 ; Rise       ; clk                                               ;
;  output[7]       ; clk                    ; 6.582 ; 6.288 ; Rise       ; clk                                               ;
; adclk            ; clk                    ; 4.027 ; 4.139 ; Fall       ; clk                                               ;
; ADS930CLk        ; clk                    ; 1.193 ;       ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
; INT0             ; clk                    ; 4.021 ; 3.731 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
; wr_enable        ; clk                    ; 3.940 ; 4.254 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
; ADS930CLk        ; clk                    ;       ; 1.105 ; Fall       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
+------------------+------------------------+-------+-------+------------+---------------------------------------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; ADS_SYNC   ; ADS930_SYNC ; 6.523 ;    ;    ; 6.584 ;
; J7_DIN     ; ADS930_DIN  ; 6.738 ;    ;    ; 6.863 ;
; J7_DIN     ; J1_DIN      ; 6.738 ;    ;    ; 6.863 ;
; J7_SCLK    ; ADS930_SCLK ; 6.450 ;    ;    ; 6.479 ;
; J7_SCLK    ; J1_SCLk     ; 6.450 ;    ;    ; 6.479 ;
; J7_SYNC    ; J1_SYNC     ; 6.455 ;    ;    ; 6.478 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; ADS_SYNC   ; ADS930_SYNC ; 6.280 ;    ;    ; 6.338 ;
; J7_DIN     ; ADS930_DIN  ; 6.487 ;    ;    ; 6.605 ;
; J7_DIN     ; J1_DIN      ; 6.487 ;    ;    ; 6.605 ;
; J7_SCLK    ; ADS930_SCLK ; 6.210 ;    ;    ; 6.237 ;
; J7_SCLK    ; J1_SCLk     ; 6.210 ;    ;    ; 6.237 ;
; J7_SYNC    ; J1_SYNC     ; 6.215 ;    ;    ; 6.236 ;
+------------+-------------+-------+----+----+-------+


----------------
; MTBF Summary ;
----------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                      ;
+----------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+----------------------+-------------------------+
; Source Node                                                                            ; Synchronization Node                                                                                                            ; Typical MTBF (Years) ; Included in Design MTBF ;
+----------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+----------------------+-------------------------+
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[11] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[11] ; Not Calculated       ; Yes                     ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[10] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[10] ; Not Calculated       ; Yes                     ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[1]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[1]  ; Not Calculated       ; Yes                     ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[12] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[12] ; Not Calculated       ; Yes                     ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[9]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[9]  ; Not Calculated       ; Yes                     ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[8]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[8]  ; Not Calculated       ; Yes                     ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[7]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[7]  ; Not Calculated       ; Yes                     ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[3]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[3]  ; Not Calculated       ; Yes                     ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[6]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[6]  ; Not Calculated       ; Yes                     ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[4]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[4]  ; Not Calculated       ; Yes                     ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[2]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[2]  ; Not Calculated       ; Yes                     ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[0]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[0]  ; Not Calculated       ; Yes                     ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[5]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[5]  ; Not Calculated       ; Yes                     ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[3]          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[3]  ; Not Calculated       ; Yes                     ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[0]          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[0]  ; Not Calculated       ; Yes                     ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[4]          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[4]  ; Not Calculated       ; Yes                     ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[2]          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[2]  ; Not Calculated       ; Yes                     ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[7]          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[7]  ; Not Calculated       ; Yes                     ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[11]         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[11] ; Not Calculated       ; Yes                     ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[1]          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[1]  ; Not Calculated       ; Yes                     ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[6]          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[6]  ; Not Calculated       ; Yes                     ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[5]          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[5]  ; Not Calculated       ; Yes                     ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[8]          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[8]  ; Not Calculated       ; Yes                     ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[12]         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[12] ; Not Calculated       ; Yes                     ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[9]          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[9]  ; Not Calculated       ; Yes                     ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[10]         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[10] ; Not Calculated       ; Yes                     ;
+----------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+----------------------+-------------------------+


Synchronizer Chain #1: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[11]                                          ;
; Synchronization Node    ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[11] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                  ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                         ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                            ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                             ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                     ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                     ; -6.102         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                        ; 12.5           ;              ;                  ;              ;
; Source Clock                                                                                                                     ;                ;              ;                  ;              ;
;  inst2|altpll_component|auto_generated|pll1|clk[1]                                                                               ;                ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                            ;                ;              ;                  ;              ;
;  NOE                                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                              ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[11]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                        ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[11] ;                ;              ;                  ; -0.717       ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[11] ;                ;              ;                  ; -5.385       ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #2: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[10]                                          ;
; Synchronization Node    ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[10] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                  ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                         ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                            ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                             ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                     ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                     ; -5.723         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                        ; 12.5           ;              ;                  ;              ;
; Source Clock                                                                                                                     ;                ;              ;                  ;              ;
;  inst2|altpll_component|auto_generated|pll1|clk[1]                                                                               ;                ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                            ;                ;              ;                  ;              ;
;  NOE                                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                              ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[10]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                        ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[10] ;                ;              ;                  ; -0.668       ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[10] ;                ;              ;                  ; -5.055       ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #3: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[1]                                          ;
; Synchronization Node    ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[1] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                        ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                           ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                            ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                    ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                    ; -5.704         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                       ; 12.5           ;              ;                  ;              ;
; Source Clock                                                                                                                    ;                ;              ;                  ;              ;
;  inst2|altpll_component|auto_generated|pll1|clk[1]                                                                              ;                ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                           ;                ;              ;                  ;              ;
;  NOE                                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                             ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[1]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                       ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[1] ;                ;              ;                  ; -1.309       ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[1] ;                ;              ;                  ; -4.395       ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #4: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[12]                                          ;
; Synchronization Node    ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[12] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                  ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                         ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                            ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                             ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                     ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                     ; -5.688         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                        ; 12.5           ;              ;                  ;              ;
; Source Clock                                                                                                                     ;                ;              ;                  ;              ;
;  inst2|altpll_component|auto_generated|pll1|clk[1]                                                                               ;                ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                            ;                ;              ;                  ;              ;
;  NOE                                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                              ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[12]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                        ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[12] ;                ;              ;                  ; -0.243       ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[12] ;                ;              ;                  ; -5.445       ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #5: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[9]                                          ;
; Synchronization Node    ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[9] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                        ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                           ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                            ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                    ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                    ; -5.669         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                       ; 12.5           ;              ;                  ;              ;
; Source Clock                                                                                                                    ;                ;              ;                  ;              ;
;  inst2|altpll_component|auto_generated|pll1|clk[1]                                                                              ;                ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                           ;                ;              ;                  ;              ;
;  NOE                                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                             ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[9]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                       ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[9] ;                ;              ;                  ; -0.399       ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[9] ;                ;              ;                  ; -5.270       ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #6: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[8]                                          ;
; Synchronization Node    ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[8] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                        ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                           ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                            ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                    ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                    ; -5.564         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                       ; 12.5           ;              ;                  ;              ;
; Source Clock                                                                                                                    ;                ;              ;                  ;              ;
;  inst2|altpll_component|auto_generated|pll1|clk[1]                                                                              ;                ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                           ;                ;              ;                  ;              ;
;  NOE                                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                             ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[8]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                       ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[8] ;                ;              ;                  ; -0.569       ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[8] ;                ;              ;                  ; -4.995       ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #7: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[7]                                          ;
; Synchronization Node    ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[7] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                        ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                           ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                            ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                    ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                    ; -5.463         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                       ; 12.5           ;              ;                  ;              ;
; Source Clock                                                                                                                    ;                ;              ;                  ;              ;
;  inst2|altpll_component|auto_generated|pll1|clk[1]                                                                              ;                ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                           ;                ;              ;                  ;              ;
;  NOE                                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                             ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[7]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                       ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[7] ;                ;              ;                  ; -0.647       ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[7] ;                ;              ;                  ; -4.816       ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #8: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[3]                                          ;
; Synchronization Node    ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[3] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                        ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                           ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                            ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                    ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                    ; -5.313         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                       ; 12.5           ;              ;                  ;              ;
; Source Clock                                                                                                                    ;                ;              ;                  ;              ;
;  inst2|altpll_component|auto_generated|pll1|clk[1]                                                                              ;                ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                           ;                ;              ;                  ;              ;
;  NOE                                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                             ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[3]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                       ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[3] ;                ;              ;                  ; -0.580       ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[3] ;                ;              ;                  ; -4.733       ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #9: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[6]                                          ;
; Synchronization Node    ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[6] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                        ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                           ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                            ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                    ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                    ; -5.151         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                       ; 12.5           ;              ;                  ;              ;
; Source Clock                                                                                                                    ;                ;              ;                  ;              ;
;  inst2|altpll_component|auto_generated|pll1|clk[1]                                                                              ;                ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                           ;                ;              ;                  ;              ;
;  NOE                                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                             ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[6]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                       ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[6] ;                ;              ;                  ; -0.274       ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[6] ;                ;              ;                  ; -4.877       ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #10: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[4]                                          ;
; Synchronization Node    ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[4] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                        ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                           ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                            ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                    ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                    ; -5.106         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                       ; 12.5           ;              ;                  ;              ;
; Source Clock                                                                                                                    ;                ;              ;                  ;              ;
;  inst2|altpll_component|auto_generated|pll1|clk[1]                                                                              ;                ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                           ;                ;              ;                  ;              ;
;  NOE                                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                             ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[4]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                       ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[4] ;                ;              ;                  ; -0.629       ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[4] ;                ;              ;                  ; -4.477       ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #11: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[2]                                          ;
; Synchronization Node    ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[2] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                        ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                           ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                            ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                    ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                    ; -5.070         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                       ; 12.5           ;              ;                  ;              ;
; Source Clock                                                                                                                    ;                ;              ;                  ;              ;
;  inst2|altpll_component|auto_generated|pll1|clk[1]                                                                              ;                ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                           ;                ;              ;                  ;              ;
;  NOE                                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                             ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[2]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                       ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[2] ;                ;              ;                  ; -0.586       ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[2] ;                ;              ;                  ; -4.484       ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #12: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[0]                                          ;
; Synchronization Node    ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[0] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                        ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                           ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                            ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                    ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                    ; -4.997         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                       ; 12.5           ;              ;                  ;              ;
; Source Clock                                                                                                                    ;                ;              ;                  ;              ;
;  inst2|altpll_component|auto_generated|pll1|clk[1]                                                                              ;                ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                           ;                ;              ;                  ;              ;
;  NOE                                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                             ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[0]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                       ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[0] ;                ;              ;                  ; -0.603       ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[0] ;                ;              ;                  ; -4.394       ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #13: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[5]                                          ;
; Synchronization Node    ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[5] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                        ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                           ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                            ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                    ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                    ; -4.744         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                       ; 12.5           ;              ;                  ;              ;
; Source Clock                                                                                                                    ;                ;              ;                  ;              ;
;  inst2|altpll_component|auto_generated|pll1|clk[1]                                                                              ;                ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                           ;                ;              ;                  ;              ;
;  NOE                                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                             ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[5]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                       ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[5] ;                ;              ;                  ; 0.134        ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[5] ;                ;              ;                  ; -4.878       ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #14: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[3]                                                  ;
; Synchronization Node    ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[3] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                        ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                           ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                            ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                    ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                    ; 14.054         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                       ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                    ;                ;              ;                  ;              ;
;  NOE                                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                           ;                ;              ;                  ;              ;
;  inst2|altpll_component|auto_generated|pll1|clk[1]                                                                              ;                ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                             ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[3]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                       ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[3] ;                ;              ;                  ; 8.926        ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[3] ;                ;              ;                  ; 5.128        ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #15: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[0]                                                  ;
; Synchronization Node    ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[0] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                        ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                           ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                            ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                    ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                    ; 14.237         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                       ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                    ;                ;              ;                  ;              ;
;  NOE                                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                           ;                ;              ;                  ;              ;
;  inst2|altpll_component|auto_generated|pll1|clk[1]                                                                              ;                ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                             ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[0]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                       ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[0] ;                ;              ;                  ; 9.133        ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[0] ;                ;              ;                  ; 5.104        ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #16: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[4]                                                  ;
; Synchronization Node    ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[4] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                        ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                           ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                            ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                    ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                    ; 14.383         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                       ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                    ;                ;              ;                  ;              ;
;  NOE                                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                           ;                ;              ;                  ;              ;
;  inst2|altpll_component|auto_generated|pll1|clk[1]                                                                              ;                ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                             ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[4]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                       ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[4] ;                ;              ;                  ; 8.925        ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[4] ;                ;              ;                  ; 5.458        ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #17: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[2]                                                  ;
; Synchronization Node    ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[2] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                        ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                           ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                            ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                    ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                    ; 14.445         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                       ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                    ;                ;              ;                  ;              ;
;  NOE                                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                           ;                ;              ;                  ;              ;
;  inst2|altpll_component|auto_generated|pll1|clk[1]                                                                              ;                ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                             ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[2]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                       ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[2] ;                ;              ;                  ; 9.135        ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[2] ;                ;              ;                  ; 5.310        ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #18: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[7]                                                  ;
; Synchronization Node    ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[7] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                        ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                           ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                            ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                    ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                    ; 14.569         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                       ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                    ;                ;              ;                  ;              ;
;  NOE                                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                           ;                ;              ;                  ;              ;
;  inst2|altpll_component|auto_generated|pll1|clk[1]                                                                              ;                ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                             ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[7]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                       ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[7] ;                ;              ;                  ; 9.133        ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[7] ;                ;              ;                  ; 5.436        ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #19: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[11]                                                  ;
; Synchronization Node    ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[11] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                  ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                         ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                            ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                             ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                     ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                     ; 14.582         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                        ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                     ;                ;              ;                  ;              ;
;  NOE                                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                            ;                ;              ;                  ;              ;
;  inst2|altpll_component|auto_generated|pll1|clk[1]                                                                               ;                ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                              ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[11]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                        ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[11] ;                ;              ;                  ; 8.928        ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[11] ;                ;              ;                  ; 5.654        ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #20: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[1]                                                  ;
; Synchronization Node    ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[1] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                        ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                           ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                            ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                    ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                    ; 14.601         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                       ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                    ;                ;              ;                  ;              ;
;  NOE                                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                           ;                ;              ;                  ;              ;
;  inst2|altpll_component|auto_generated|pll1|clk[1]                                                                              ;                ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                             ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[1]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                       ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[1] ;                ;              ;                  ; 8.427        ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[1] ;                ;              ;                  ; 6.174        ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #21: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[6]                                                  ;
; Synchronization Node    ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[6] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                        ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                           ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                            ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                    ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                    ; 14.722         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                       ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                    ;                ;              ;                  ;              ;
;  NOE                                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                           ;                ;              ;                  ;              ;
;  inst2|altpll_component|auto_generated|pll1|clk[1]                                                                              ;                ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                             ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[6]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                       ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[6] ;                ;              ;                  ; 8.925        ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[6] ;                ;              ;                  ; 5.797        ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #22: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[5]                                                  ;
; Synchronization Node    ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[5] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                        ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                           ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                            ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                    ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                    ; 14.745         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                       ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                    ;                ;              ;                  ;              ;
;  NOE                                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                           ;                ;              ;                  ;              ;
;  inst2|altpll_component|auto_generated|pll1|clk[1]                                                                              ;                ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                             ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[5]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                       ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[5] ;                ;              ;                  ; 8.927        ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[5] ;                ;              ;                  ; 5.818        ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #23: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[8]                                                  ;
; Synchronization Node    ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[8] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                        ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                           ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                            ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                    ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                    ; 14.768         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                       ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                    ;                ;              ;                  ;              ;
;  NOE                                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                           ;                ;              ;                  ;              ;
;  inst2|altpll_component|auto_generated|pll1|clk[1]                                                                              ;                ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                             ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[8]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                       ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[8] ;                ;              ;                  ; 9.135        ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[8] ;                ;              ;                  ; 5.633        ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #24: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[12]                                                  ;
; Synchronization Node    ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[12] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                  ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                         ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                            ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                             ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                     ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                     ; 14.871         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                        ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                     ;                ;              ;                  ;              ;
;  NOE                                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                            ;                ;              ;                  ;              ;
;  inst2|altpll_component|auto_generated|pll1|clk[1]                                                                               ;                ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                              ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[12]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                        ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[12] ;                ;              ;                  ; 8.926        ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[12] ;                ;              ;                  ; 5.945        ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #25: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[9]                                                  ;
; Synchronization Node    ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[9] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                        ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                           ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                            ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                    ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                    ; 14.910         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                       ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                    ;                ;              ;                  ;              ;
;  NOE                                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                           ;                ;              ;                  ;              ;
;  inst2|altpll_component|auto_generated|pll1|clk[1]                                                                              ;                ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                             ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[9]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                       ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[9] ;                ;              ;                  ; 9.134        ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[9] ;                ;              ;                  ; 5.776        ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #26: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[10]                                                  ;
; Synchronization Node    ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[10] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                  ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                         ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                            ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                             ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                     ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                     ; 15.058         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                        ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                     ;                ;              ;                  ;              ;
;  NOE                                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                            ;                ;              ;                  ;              ;
;  inst2|altpll_component|auto_generated|pll1|clk[1]                                                                               ;                ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                              ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[10]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                        ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[10] ;                ;              ;                  ; 9.136        ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[10] ;                ;              ;                  ; 5.922        ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



+----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                         ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; inst2|altpll_component|auto_generated|pll1|clk[0] ; -2.226 ; -6.431        ;
; NOE                                               ; -1.743 ; -64.625       ;
; clk                                               ; -0.955 ; -14.338       ;
; NWE                                               ; -0.738 ; -21.882       ;
; SAVE_ADDR:inst|ADDR[0]                            ; -0.198 ; -0.889        ;
; inst2|altpll_component|auto_generated|pll1|clk[1] ; 7.509  ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                          ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; NWE                                               ; -0.014 ; -0.014        ;
; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.122  ; 0.000         ;
; SAVE_ADDR:inst|ADDR[0]                            ; 0.175  ; 0.000         ;
; NOE                                               ; 0.176  ; 0.000         ;
; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.187  ; 0.000         ;
; clk                                               ; 0.293  ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary          ;
+------------------------+-------+---------------+
; Clock                  ; Slack ; End Point TNS ;
+------------------------+-------+---------------+
; SAVE_ADDR:inst|ADDR[0] ; 0.321 ; 0.000         ;
+------------------------+-------+---------------+


+-------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary            ;
+------------------------+--------+---------------+
; Clock                  ; Slack  ; End Point TNS ;
+------------------------+--------+---------------+
; SAVE_ADDR:inst|ADDR[0] ; -0.198 ; -1.573        ;
+------------------------+--------+---------------+


+----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                           ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; NOE                                               ; -3.000 ; -92.550       ;
; NWE                                               ; -3.000 ; -48.470       ;
; NADV                                              ; -3.000 ; -28.863       ;
; SAVE_ADDR:inst|ADDR[0]                            ; 0.339  ; 0.000         ;
; inst2|altpll_component|auto_generated|pll1|clk[1] ; 4.734  ; 0.000         ;
; inst2|altpll_component|auto_generated|pll1|clk[0] ; 9.798  ; 0.000         ;
; clk                                               ; 19.201 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'inst2|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                ;
+--------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                       ; To Node                            ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -2.226 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[12]                                                  ; ADC_FIFO:inst4|rd_enable           ; NOE                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.346     ; 1.807      ;
; -2.225 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[12]                                                  ; ADC_FIFO:inst4|wr_enable           ; NOE                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.346     ; 1.806      ;
; -2.217 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[12] ; ADC_FIFO:inst4|rd_enable           ; NOE                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.346     ; 1.798      ;
; -2.216 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[12] ; ADC_FIFO:inst4|wr_enable           ; NOE                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.346     ; 1.797      ;
; -2.206 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[11]                                                  ; ADC_FIFO:inst4|rd_enable           ; NOE                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.346     ; 1.787      ;
; -2.205 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[11]                                                  ; ADC_FIFO:inst4|wr_enable           ; NOE                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.346     ; 1.786      ;
; -2.194 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[11] ; ADC_FIFO:inst4|rd_enable           ; NOE                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.346     ; 1.775      ;
; -2.193 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[11] ; ADC_FIFO:inst4|wr_enable           ; NOE                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.346     ; 1.774      ;
; -2.154 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[9]                                                   ; ADC_FIFO:inst4|rd_enable           ; NOE                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.348     ; 1.733      ;
; -2.153 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[9]                                                   ; ADC_FIFO:inst4|wr_enable           ; NOE                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.348     ; 1.732      ;
; -2.138 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[9]  ; ADC_FIFO:inst4|rd_enable           ; NOE                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.348     ; 1.717      ;
; -2.137 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[9]  ; ADC_FIFO:inst4|wr_enable           ; NOE                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.348     ; 1.716      ;
; -2.074 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[10]                                                  ; ADC_FIFO:inst4|rd_enable           ; NOE                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.346     ; 1.655      ;
; -2.073 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[10]                                                  ; ADC_FIFO:inst4|wr_enable           ; NOE                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.346     ; 1.654      ;
; -2.057 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[4]                                                   ; ADC_FIFO:inst4|rd_enable           ; NOE                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.347     ; 1.637      ;
; -2.056 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[4]                                                   ; ADC_FIFO:inst4|wr_enable           ; NOE                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.347     ; 1.636      ;
; -2.051 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[8]                                                   ; ADC_FIFO:inst4|rd_enable           ; NOE                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.346     ; 1.632      ;
; -2.050 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[8]                                                   ; ADC_FIFO:inst4|wr_enable           ; NOE                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.346     ; 1.631      ;
; -2.048 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[10] ; ADC_FIFO:inst4|rd_enable           ; NOE                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.346     ; 1.629      ;
; -2.047 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[10] ; ADC_FIFO:inst4|wr_enable           ; NOE                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.346     ; 1.628      ;
; -2.025 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[8]  ; ADC_FIFO:inst4|rd_enable           ; NOE                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.346     ; 1.606      ;
; -2.024 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[8]  ; ADC_FIFO:inst4|wr_enable           ; NOE                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.346     ; 1.605      ;
; -1.998 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[6]                                                   ; ADC_FIFO:inst4|rd_enable           ; NOE                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.348     ; 1.577      ;
; -1.997 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[6]                                                   ; ADC_FIFO:inst4|wr_enable           ; NOE                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.348     ; 1.576      ;
; -1.988 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[5]                                                   ; ADC_FIFO:inst4|rd_enable           ; NOE                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.348     ; 1.567      ;
; -1.987 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[5]                                                   ; ADC_FIFO:inst4|wr_enable           ; NOE                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.348     ; 1.566      ;
; -1.980 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[12]                                                  ; ADC_FIFO:inst4|current_state.START ; NOE                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.346     ; 1.561      ;
; -1.971 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[6]  ; ADC_FIFO:inst4|rd_enable           ; NOE                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.348     ; 1.550      ;
; -1.971 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[12] ; ADC_FIFO:inst4|current_state.START ; NOE                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.346     ; 1.552      ;
; -1.970 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[6]  ; ADC_FIFO:inst4|wr_enable           ; NOE                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.348     ; 1.549      ;
; -1.969 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[5]  ; ADC_FIFO:inst4|rd_enable           ; NOE                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.348     ; 1.548      ;
; -1.968 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[5]  ; ADC_FIFO:inst4|wr_enable           ; NOE                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.348     ; 1.547      ;
; -1.966 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[7]  ; ADC_FIFO:inst4|rd_enable           ; NOE                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.347     ; 1.546      ;
; -1.965 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[7]  ; ADC_FIFO:inst4|wr_enable           ; NOE                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.347     ; 1.545      ;
; -1.960 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[11]                                                  ; ADC_FIFO:inst4|current_state.START ; NOE                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.346     ; 1.541      ;
; -1.959 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[0]                                                   ; ADC_FIFO:inst4|rd_enable           ; NOE                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.347     ; 1.539      ;
; -1.958 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[0]                                                   ; ADC_FIFO:inst4|wr_enable           ; NOE                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.347     ; 1.538      ;
; -1.953 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[3]  ; ADC_FIFO:inst4|rd_enable           ; NOE                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.347     ; 1.533      ;
; -1.952 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[3]  ; ADC_FIFO:inst4|wr_enable           ; NOE                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.347     ; 1.532      ;
; -1.948 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[11] ; ADC_FIFO:inst4|current_state.START ; NOE                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.346     ; 1.529      ;
; -1.918 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[7]                                                   ; ADC_FIFO:inst4|rd_enable           ; NOE                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.348     ; 1.497      ;
; -1.917 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[7]                                                   ; ADC_FIFO:inst4|wr_enable           ; NOE                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.348     ; 1.496      ;
; -1.908 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[9]                                                   ; ADC_FIFO:inst4|current_state.START ; NOE                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.348     ; 1.487      ;
; -1.892 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[9]  ; ADC_FIFO:inst4|current_state.START ; NOE                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.348     ; 1.471      ;
; -1.828 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[2]                                                   ; ADC_FIFO:inst4|rd_enable           ; NOE                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.348     ; 1.407      ;
; -1.828 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[10]                                                  ; ADC_FIFO:inst4|current_state.START ; NOE                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.346     ; 1.409      ;
; -1.827 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[2]                                                   ; ADC_FIFO:inst4|wr_enable           ; NOE                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.348     ; 1.406      ;
; -1.813 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[1]                                                   ; ADC_FIFO:inst4|rd_enable           ; NOE                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.347     ; 1.393      ;
; -1.812 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[1]                                                   ; ADC_FIFO:inst4|wr_enable           ; NOE                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.347     ; 1.392      ;
; -1.811 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[4]                                                   ; ADC_FIFO:inst4|current_state.START ; NOE                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.347     ; 1.391      ;
; -1.807 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[3]                                                   ; ADC_FIFO:inst4|rd_enable           ; NOE                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.347     ; 1.387      ;
; -1.806 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[3]                                                   ; ADC_FIFO:inst4|wr_enable           ; NOE                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.347     ; 1.386      ;
; -1.805 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[8]                                                   ; ADC_FIFO:inst4|current_state.START ; NOE                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.346     ; 1.386      ;
; -1.803 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[2]  ; ADC_FIFO:inst4|rd_enable           ; NOE                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.348     ; 1.382      ;
; -1.802 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[2]  ; ADC_FIFO:inst4|wr_enable           ; NOE                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.348     ; 1.381      ;
; -1.802 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[10] ; ADC_FIFO:inst4|current_state.START ; NOE                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.346     ; 1.383      ;
; -1.800 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[4]  ; ADC_FIFO:inst4|rd_enable           ; NOE                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.347     ; 1.380      ;
; -1.799 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[4]  ; ADC_FIFO:inst4|wr_enable           ; NOE                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.347     ; 1.379      ;
; -1.789 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[1]  ; ADC_FIFO:inst4|rd_enable           ; NOE                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.347     ; 1.369      ;
; -1.788 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[1]  ; ADC_FIFO:inst4|wr_enable           ; NOE                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.347     ; 1.368      ;
; -1.781 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[0]  ; ADC_FIFO:inst4|rd_enable           ; NOE                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.347     ; 1.361      ;
; -1.780 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[0]  ; ADC_FIFO:inst4|wr_enable           ; NOE                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.347     ; 1.360      ;
; -1.779 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[8]  ; ADC_FIFO:inst4|current_state.START ; NOE                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.346     ; 1.360      ;
; -1.752 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[6]                                                   ; ADC_FIFO:inst4|current_state.START ; NOE                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.348     ; 1.331      ;
; -1.742 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[5]                                                   ; ADC_FIFO:inst4|current_state.START ; NOE                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.348     ; 1.321      ;
; -1.725 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[6]  ; ADC_FIFO:inst4|current_state.START ; NOE                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.348     ; 1.304      ;
; -1.723 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[5]  ; ADC_FIFO:inst4|current_state.START ; NOE                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.348     ; 1.302      ;
; -1.720 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[7]  ; ADC_FIFO:inst4|current_state.START ; NOE                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.347     ; 1.300      ;
; -1.713 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[0]                                                   ; ADC_FIFO:inst4|current_state.START ; NOE                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.347     ; 1.293      ;
; -1.707 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[3]  ; ADC_FIFO:inst4|current_state.START ; NOE                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.347     ; 1.287      ;
; -1.672 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[7]                                                   ; ADC_FIFO:inst4|current_state.START ; NOE                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.348     ; 1.251      ;
; -1.582 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[2]                                                   ; ADC_FIFO:inst4|current_state.START ; NOE                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.348     ; 1.161      ;
; -1.567 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[1]                                                   ; ADC_FIFO:inst4|current_state.START ; NOE                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.347     ; 1.147      ;
; -1.561 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[3]                                                   ; ADC_FIFO:inst4|current_state.START ; NOE                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.347     ; 1.141      ;
; -1.557 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[2]  ; ADC_FIFO:inst4|current_state.START ; NOE                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.348     ; 1.136      ;
; -1.554 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[4]  ; ADC_FIFO:inst4|current_state.START ; NOE                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.347     ; 1.134      ;
; -1.543 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[1]  ; ADC_FIFO:inst4|current_state.START ; NOE                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.347     ; 1.123      ;
; -1.535 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[0]  ; ADC_FIFO:inst4|current_state.START ; NOE                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.347     ; 1.115      ;
; 7.940  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[3]                                                   ; ADC_FIFO:inst4|rd_enable           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 1.961      ;
; 7.941  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[3]                                                   ; ADC_FIFO:inst4|wr_enable           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 1.960      ;
; 8.039  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[0]                                                   ; ADC_FIFO:inst4|rd_enable           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 1.862      ;
; 8.040  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[0]                                                   ; ADC_FIFO:inst4|wr_enable           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 1.861      ;
; 8.114  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[5]                                                   ; ADC_FIFO:inst4|rd_enable           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.091     ; 1.782      ;
; 8.115  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[5]                                                   ; ADC_FIFO:inst4|wr_enable           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.091     ; 1.781      ;
; 8.154  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[2]                                                   ; ADC_FIFO:inst4|rd_enable           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 1.749      ;
; 8.155  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[2]                                                   ; ADC_FIFO:inst4|wr_enable           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 1.748      ;
; 8.186  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[3]                                                   ; ADC_FIFO:inst4|current_state.START ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 1.715      ;
; 8.188  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[6]                                                   ; ADC_FIFO:inst4|rd_enable           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 1.713      ;
; 8.188  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[0]  ; ADC_FIFO:inst4|rd_enable           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 1.713      ;
; 8.189  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[6]                                                   ; ADC_FIFO:inst4|wr_enable           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 1.712      ;
; 8.189  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[0]  ; ADC_FIFO:inst4|wr_enable           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 1.712      ;
; 8.204  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[3]  ; ADC_FIFO:inst4|rd_enable           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 1.697      ;
; 8.205  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[3]  ; ADC_FIFO:inst4|wr_enable           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 1.696      ;
; 8.230  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[9]                                                   ; ADC_FIFO:inst4|rd_enable           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 1.671      ;
; 8.231  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[9]                                                   ; ADC_FIFO:inst4|wr_enable           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 1.670      ;
; 8.264  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[4]                                                   ; ADC_FIFO:inst4|rd_enable           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.091     ; 1.632      ;
; 8.264  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[7]                                                   ; ADC_FIFO:inst4|rd_enable           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.091     ; 1.632      ;
; 8.265  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[11]                                                  ; ADC_FIFO:inst4|rd_enable           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 1.636      ;
; 8.265  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[4]                                                   ; ADC_FIFO:inst4|wr_enable           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.091     ; 1.631      ;
; 8.265  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[7]                                                   ; ADC_FIFO:inst4|wr_enable           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.091     ; 1.631      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'NOE'                                                                                                                                                                                                     ;
+--------+-------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node               ; To Node                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.743 ; SAVE_ADDR:inst|ADDR[2]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a8                    ; NADV         ; NOE         ; 1.000        ; 0.058      ; 2.778      ;
; -1.743 ; SAVE_ADDR:inst|ADDR[2]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a5                    ; NADV         ; NOE         ; 1.000        ; 0.062      ; 2.782      ;
; -1.742 ; SAVE_ADDR:inst|ADDR[3]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a8                    ; NADV         ; NOE         ; 1.000        ; 0.058      ; 2.777      ;
; -1.742 ; SAVE_ADDR:inst|ADDR[3]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a5                    ; NADV         ; NOE         ; 1.000        ; 0.062      ; 2.781      ;
; -1.701 ; SAVE_ADDR:inst|ADDR[2]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a11                   ; NADV         ; NOE         ; 1.000        ; 0.057      ; 2.735      ;
; -1.700 ; SAVE_ADDR:inst|ADDR[3]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a11                   ; NADV         ; NOE         ; 1.000        ; 0.057      ; 2.734      ;
; -1.698 ; SAVE_ADDR:inst|ADDR[2]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a12                   ; NADV         ; NOE         ; 1.000        ; 0.057      ; 2.732      ;
; -1.697 ; SAVE_ADDR:inst|ADDR[3]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a12                   ; NADV         ; NOE         ; 1.000        ; 0.057      ; 2.731      ;
; -1.681 ; SAVE_ADDR:inst|ADDR[2]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a9                    ; NADV         ; NOE         ; 1.000        ; 0.058      ; 2.716      ;
; -1.681 ; SAVE_ADDR:inst|ADDR[2]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a10                   ; NADV         ; NOE         ; 1.000        ; 0.058      ; 2.716      ;
; -1.680 ; SAVE_ADDR:inst|ADDR[3]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a9                    ; NADV         ; NOE         ; 1.000        ; 0.058      ; 2.715      ;
; -1.680 ; SAVE_ADDR:inst|ADDR[3]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a10                   ; NADV         ; NOE         ; 1.000        ; 0.058      ; 2.715      ;
; -1.622 ; SAVE_ADDR:inst|ADDR[13] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a8                    ; NADV         ; NOE         ; 1.000        ; 0.061      ; 2.660      ;
; -1.622 ; SAVE_ADDR:inst|ADDR[13] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a5                    ; NADV         ; NOE         ; 1.000        ; 0.065      ; 2.664      ;
; -1.622 ; SAVE_ADDR:inst|ADDR[14] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a8                    ; NADV         ; NOE         ; 1.000        ; 0.061      ; 2.660      ;
; -1.622 ; SAVE_ADDR:inst|ADDR[14] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a5                    ; NADV         ; NOE         ; 1.000        ; 0.065      ; 2.664      ;
; -1.617 ; SAVE_ADDR:inst|ADDR[2]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a3                    ; NADV         ; NOE         ; 1.000        ; 0.062      ; 2.656      ;
; -1.616 ; SAVE_ADDR:inst|ADDR[3]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a3                    ; NADV         ; NOE         ; 1.000        ; 0.062      ; 2.655      ;
; -1.615 ; SAVE_ADDR:inst|ADDR[2]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a6                    ; NADV         ; NOE         ; 1.000        ; 0.058      ; 2.650      ;
; -1.615 ; SAVE_ADDR:inst|ADDR[2]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a2                    ; NADV         ; NOE         ; 1.000        ; 0.062      ; 2.654      ;
; -1.614 ; SAVE_ADDR:inst|ADDR[3]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a6                    ; NADV         ; NOE         ; 1.000        ; 0.058      ; 2.649      ;
; -1.614 ; SAVE_ADDR:inst|ADDR[3]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a2                    ; NADV         ; NOE         ; 1.000        ; 0.062      ; 2.653      ;
; -1.609 ; SAVE_ADDR:inst|ADDR[4]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a8                    ; NADV         ; NOE         ; 1.000        ; 0.058      ; 2.644      ;
; -1.609 ; SAVE_ADDR:inst|ADDR[4]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a5                    ; NADV         ; NOE         ; 1.000        ; 0.062      ; 2.648      ;
; -1.603 ; SAVE_ADDR:inst|ADDR[2]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a7                    ; NADV         ; NOE         ; 1.000        ; 0.058      ; 2.638      ;
; -1.602 ; SAVE_ADDR:inst|ADDR[6]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a8                    ; NADV         ; NOE         ; 1.000        ; 0.061      ; 2.640      ;
; -1.602 ; SAVE_ADDR:inst|ADDR[6]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a5                    ; NADV         ; NOE         ; 1.000        ; 0.065      ; 2.644      ;
; -1.602 ; SAVE_ADDR:inst|ADDR[3]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a7                    ; NADV         ; NOE         ; 1.000        ; 0.058      ; 2.637      ;
; -1.600 ; SAVE_ADDR:inst|ADDR[5]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a8                    ; NADV         ; NOE         ; 1.000        ; 0.058      ; 2.635      ;
; -1.600 ; SAVE_ADDR:inst|ADDR[5]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a5                    ; NADV         ; NOE         ; 1.000        ; 0.062      ; 2.639      ;
; -1.595 ; SAVE_ADDR:inst|ADDR[2]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a4                    ; NADV         ; NOE         ; 1.000        ; 0.058      ; 2.630      ;
; -1.594 ; SAVE_ADDR:inst|ADDR[3]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a4                    ; NADV         ; NOE         ; 1.000        ; 0.058      ; 2.629      ;
; -1.592 ; SAVE_ADDR:inst|ADDR[8]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a8                    ; NADV         ; NOE         ; 1.000        ; 0.061      ; 2.630      ;
; -1.592 ; SAVE_ADDR:inst|ADDR[8]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a5                    ; NADV         ; NOE         ; 1.000        ; 0.065      ; 2.634      ;
; -1.580 ; SAVE_ADDR:inst|ADDR[13] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a11                   ; NADV         ; NOE         ; 1.000        ; 0.060      ; 2.617      ;
; -1.580 ; SAVE_ADDR:inst|ADDR[14] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a11                   ; NADV         ; NOE         ; 1.000        ; 0.060      ; 2.617      ;
; -1.577 ; SAVE_ADDR:inst|ADDR[13] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a12                   ; NADV         ; NOE         ; 1.000        ; 0.060      ; 2.614      ;
; -1.577 ; SAVE_ADDR:inst|ADDR[14] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a12                   ; NADV         ; NOE         ; 1.000        ; 0.060      ; 2.614      ;
; -1.567 ; SAVE_ADDR:inst|ADDR[4]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a11                   ; NADV         ; NOE         ; 1.000        ; 0.057      ; 2.601      ;
; -1.564 ; SAVE_ADDR:inst|ADDR[4]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a12                   ; NADV         ; NOE         ; 1.000        ; 0.057      ; 2.598      ;
; -1.561 ; SAVE_ADDR:inst|ADDR[2]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a6~portb_address_reg0 ; NADV         ; NOE         ; 1.000        ; 0.204      ; 2.764      ;
; -1.560 ; SAVE_ADDR:inst|ADDR[6]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a11                   ; NADV         ; NOE         ; 1.000        ; 0.060      ; 2.597      ;
; -1.560 ; SAVE_ADDR:inst|ADDR[13] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a9                    ; NADV         ; NOE         ; 1.000        ; 0.061      ; 2.598      ;
; -1.560 ; SAVE_ADDR:inst|ADDR[13] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a10                   ; NADV         ; NOE         ; 1.000        ; 0.061      ; 2.598      ;
; -1.560 ; SAVE_ADDR:inst|ADDR[3]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a6~portb_address_reg0 ; NADV         ; NOE         ; 1.000        ; 0.204      ; 2.763      ;
; -1.560 ; SAVE_ADDR:inst|ADDR[14] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a9                    ; NADV         ; NOE         ; 1.000        ; 0.061      ; 2.598      ;
; -1.560 ; SAVE_ADDR:inst|ADDR[14] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a10                   ; NADV         ; NOE         ; 1.000        ; 0.061      ; 2.598      ;
; -1.559 ; SAVE_ADDR:inst|ADDR[16] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a8                    ; NADV         ; NOE         ; 1.000        ; 0.061      ; 2.597      ;
; -1.559 ; SAVE_ADDR:inst|ADDR[16] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a5                    ; NADV         ; NOE         ; 1.000        ; 0.065      ; 2.601      ;
; -1.558 ; SAVE_ADDR:inst|ADDR[5]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a11                   ; NADV         ; NOE         ; 1.000        ; 0.057      ; 2.592      ;
; -1.557 ; SAVE_ADDR:inst|ADDR[6]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a12                   ; NADV         ; NOE         ; 1.000        ; 0.060      ; 2.594      ;
; -1.555 ; SAVE_ADDR:inst|ADDR[5]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a12                   ; NADV         ; NOE         ; 1.000        ; 0.057      ; 2.589      ;
; -1.554 ; SAVE_ADDR:inst|ADDR[15] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a8                    ; NADV         ; NOE         ; 1.000        ; 0.061      ; 2.592      ;
; -1.554 ; SAVE_ADDR:inst|ADDR[15] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a5                    ; NADV         ; NOE         ; 1.000        ; 0.065      ; 2.596      ;
; -1.553 ; SAVE_ADDR:inst|ADDR[2]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a4~portb_address_reg0 ; NADV         ; NOE         ; 1.000        ; 0.208      ; 2.760      ;
; -1.552 ; SAVE_ADDR:inst|ADDR[3]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a4~portb_address_reg0 ; NADV         ; NOE         ; 1.000        ; 0.208      ; 2.759      ;
; -1.550 ; SAVE_ADDR:inst|ADDR[8]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a11                   ; NADV         ; NOE         ; 1.000        ; 0.060      ; 2.587      ;
; -1.547 ; SAVE_ADDR:inst|ADDR[4]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a9                    ; NADV         ; NOE         ; 1.000        ; 0.058      ; 2.582      ;
; -1.547 ; SAVE_ADDR:inst|ADDR[4]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a10                   ; NADV         ; NOE         ; 1.000        ; 0.058      ; 2.582      ;
; -1.547 ; SAVE_ADDR:inst|ADDR[8]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a12                   ; NADV         ; NOE         ; 1.000        ; 0.060      ; 2.584      ;
; -1.542 ; SAVE_ADDR:inst|ADDR[2]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[3]                           ; NADV         ; NOE         ; 1.000        ; 0.208      ; 2.695      ;
; -1.542 ; SAVE_ADDR:inst|ADDR[2]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[2]                           ; NADV         ; NOE         ; 1.000        ; 0.208      ; 2.695      ;
; -1.541 ; SAVE_ADDR:inst|ADDR[3]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[3]                           ; NADV         ; NOE         ; 1.000        ; 0.208      ; 2.694      ;
; -1.541 ; SAVE_ADDR:inst|ADDR[3]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[2]                           ; NADV         ; NOE         ; 1.000        ; 0.208      ; 2.694      ;
; -1.540 ; SAVE_ADDR:inst|ADDR[6]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a9                    ; NADV         ; NOE         ; 1.000        ; 0.061      ; 2.578      ;
; -1.540 ; SAVE_ADDR:inst|ADDR[6]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a10                   ; NADV         ; NOE         ; 1.000        ; 0.061      ; 2.578      ;
; -1.538 ; SAVE_ADDR:inst|ADDR[2]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[1]                           ; NADV         ; NOE         ; 1.000        ; 0.207      ; 2.690      ;
; -1.538 ; SAVE_ADDR:inst|ADDR[2]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[0]                           ; NADV         ; NOE         ; 1.000        ; 0.207      ; 2.690      ;
; -1.538 ; SAVE_ADDR:inst|ADDR[5]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a9                    ; NADV         ; NOE         ; 1.000        ; 0.058      ; 2.573      ;
; -1.538 ; SAVE_ADDR:inst|ADDR[5]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a10                   ; NADV         ; NOE         ; 1.000        ; 0.058      ; 2.573      ;
; -1.537 ; SAVE_ADDR:inst|ADDR[3]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[1]                           ; NADV         ; NOE         ; 1.000        ; 0.207      ; 2.689      ;
; -1.537 ; SAVE_ADDR:inst|ADDR[3]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[0]                           ; NADV         ; NOE         ; 1.000        ; 0.207      ; 2.689      ;
; -1.532 ; SAVE_ADDR:inst|ADDR[2]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a1                    ; NADV         ; NOE         ; 1.000        ; 0.062      ; 2.571      ;
; -1.531 ; SAVE_ADDR:inst|ADDR[12] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a8                    ; NADV         ; NOE         ; 1.000        ; 0.061      ; 2.569      ;
; -1.531 ; SAVE_ADDR:inst|ADDR[12] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a5                    ; NADV         ; NOE         ; 1.000        ; 0.065      ; 2.573      ;
; -1.531 ; SAVE_ADDR:inst|ADDR[3]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a1                    ; NADV         ; NOE         ; 1.000        ; 0.062      ; 2.570      ;
; -1.530 ; SAVE_ADDR:inst|ADDR[8]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a9                    ; NADV         ; NOE         ; 1.000        ; 0.061      ; 2.568      ;
; -1.530 ; SAVE_ADDR:inst|ADDR[8]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a10                   ; NADV         ; NOE         ; 1.000        ; 0.061      ; 2.568      ;
; -1.527 ; SAVE_ADDR:inst|ADDR[17] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a8                    ; NADV         ; NOE         ; 1.000        ; 0.061      ; 2.565      ;
; -1.527 ; SAVE_ADDR:inst|ADDR[17] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a5                    ; NADV         ; NOE         ; 1.000        ; 0.065      ; 2.569      ;
; -1.522 ; SAVE_ADDR:inst|ADDR[2]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a0                    ; NADV         ; NOE         ; 1.000        ; 0.062      ; 2.561      ;
; -1.521 ; SAVE_ADDR:inst|ADDR[3]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a0                    ; NADV         ; NOE         ; 1.000        ; 0.062      ; 2.560      ;
; -1.517 ; SAVE_ADDR:inst|ADDR[2]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~portb_address_reg0 ; NADV         ; NOE         ; 1.000        ; 0.207      ; 2.723      ;
; -1.517 ; SAVE_ADDR:inst|ADDR[16] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a11                   ; NADV         ; NOE         ; 1.000        ; 0.060      ; 2.554      ;
; -1.516 ; SAVE_ADDR:inst|ADDR[3]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~portb_address_reg0 ; NADV         ; NOE         ; 1.000        ; 0.207      ; 2.722      ;
; -1.514 ; SAVE_ADDR:inst|ADDR[16] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a12                   ; NADV         ; NOE         ; 1.000        ; 0.060      ; 2.551      ;
; -1.512 ; SAVE_ADDR:inst|ADDR[15] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a11                   ; NADV         ; NOE         ; 1.000        ; 0.060      ; 2.549      ;
; -1.509 ; SAVE_ADDR:inst|ADDR[15] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a12                   ; NADV         ; NOE         ; 1.000        ; 0.060      ; 2.546      ;
; -1.498 ; SAVE_ADDR:inst|ADDR[2]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a2~portb_address_reg0 ; NADV         ; NOE         ; 1.000        ; 0.208      ; 2.705      ;
; -1.497 ; SAVE_ADDR:inst|ADDR[16] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a9                    ; NADV         ; NOE         ; 1.000        ; 0.061      ; 2.535      ;
; -1.497 ; SAVE_ADDR:inst|ADDR[16] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a10                   ; NADV         ; NOE         ; 1.000        ; 0.061      ; 2.535      ;
; -1.497 ; SAVE_ADDR:inst|ADDR[3]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a2~portb_address_reg0 ; NADV         ; NOE         ; 1.000        ; 0.208      ; 2.704      ;
; -1.496 ; SAVE_ADDR:inst|ADDR[13] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a3                    ; NADV         ; NOE         ; 1.000        ; 0.065      ; 2.538      ;
; -1.496 ; SAVE_ADDR:inst|ADDR[14] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a3                    ; NADV         ; NOE         ; 1.000        ; 0.065      ; 2.538      ;
; -1.494 ; SAVE_ADDR:inst|ADDR[13] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a6                    ; NADV         ; NOE         ; 1.000        ; 0.061      ; 2.532      ;
; -1.494 ; SAVE_ADDR:inst|ADDR[13] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a2                    ; NADV         ; NOE         ; 1.000        ; 0.065      ; 2.536      ;
; -1.494 ; SAVE_ADDR:inst|ADDR[14] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a6                    ; NADV         ; NOE         ; 1.000        ; 0.061      ; 2.532      ;
; -1.494 ; SAVE_ADDR:inst|ADDR[14] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a2                    ; NADV         ; NOE         ; 1.000        ; 0.065      ; 2.536      ;
; -1.492 ; SAVE_ADDR:inst|ADDR[15] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a9                    ; NADV         ; NOE         ; 1.000        ; 0.061      ; 2.530      ;
; -1.492 ; SAVE_ADDR:inst|ADDR[15] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a10                   ; NADV         ; NOE         ; 1.000        ; 0.061      ; 2.530      ;
+--------+-------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk'                                                                                                ;
+--------+-------------------------+-------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node               ; To Node                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------+-------------------------+--------------+-------------+--------------+------------+------------+
; -0.955 ; BUFF:inst5|DATA_OUT[1]  ; phase_acc:inst3|acc[31] ; NWE          ; clk         ; 1.000        ; -0.044     ; 1.878      ;
; -0.951 ; BUFF:inst5|DATA_OUT[1]  ; phase_acc:inst3|acc[30] ; NWE          ; clk         ; 1.000        ; -0.044     ; 1.874      ;
; -0.915 ; BUFF:inst5|DATA_OUT[0]  ; phase_acc:inst3|acc[31] ; NWE          ; clk         ; 1.000        ; -0.044     ; 1.838      ;
; -0.888 ; BUFF:inst5|DATA_OUT[0]  ; phase_acc:inst3|acc[30] ; NWE          ; clk         ; 1.000        ; -0.044     ; 1.811      ;
; -0.887 ; BUFF:inst5|DATA_OUT[1]  ; phase_acc:inst3|acc[29] ; NWE          ; clk         ; 1.000        ; -0.044     ; 1.810      ;
; -0.885 ; BUFF:inst5|DATA_OUT[3]  ; phase_acc:inst3|acc[31] ; NWE          ; clk         ; 1.000        ; -0.044     ; 1.808      ;
; -0.883 ; BUFF:inst5|DATA_OUT[1]  ; phase_acc:inst3|acc[28] ; NWE          ; clk         ; 1.000        ; -0.044     ; 1.806      ;
; -0.881 ; BUFF:inst5|DATA_OUT[3]  ; phase_acc:inst3|acc[30] ; NWE          ; clk         ; 1.000        ; -0.044     ; 1.804      ;
; -0.852 ; BUFF:inst5|DATA_OUT[2]  ; phase_acc:inst3|acc[31] ; NWE          ; clk         ; 1.000        ; -0.044     ; 1.775      ;
; -0.847 ; BUFF:inst5|DATA_OUT[0]  ; phase_acc:inst3|acc[29] ; NWE          ; clk         ; 1.000        ; -0.044     ; 1.770      ;
; -0.826 ; BUFF:inst5|DATA_OUT[2]  ; phase_acc:inst3|acc[30] ; NWE          ; clk         ; 1.000        ; -0.044     ; 1.749      ;
; -0.820 ; BUFF:inst5|DATA_OUT[0]  ; phase_acc:inst3|acc[28] ; NWE          ; clk         ; 1.000        ; -0.044     ; 1.743      ;
; -0.819 ; BUFF:inst5|DATA_OUT[1]  ; phase_acc:inst3|acc[27] ; NWE          ; clk         ; 1.000        ; -0.044     ; 1.742      ;
; -0.817 ; BUFF:inst5|DATA_OUT[3]  ; phase_acc:inst3|acc[29] ; NWE          ; clk         ; 1.000        ; -0.044     ; 1.740      ;
; -0.815 ; BUFF:inst5|DATA_OUT[1]  ; phase_acc:inst3|acc[26] ; NWE          ; clk         ; 1.000        ; -0.044     ; 1.738      ;
; -0.813 ; BUFF:inst5|DATA_OUT[3]  ; phase_acc:inst3|acc[28] ; NWE          ; clk         ; 1.000        ; -0.044     ; 1.736      ;
; -0.804 ; BUFF:inst5|DATA_OUT[5]  ; phase_acc:inst3|acc[31] ; NWE          ; clk         ; 1.000        ; -0.044     ; 1.727      ;
; -0.800 ; BUFF:inst5|DATA_OUT[5]  ; phase_acc:inst3|acc[30] ; NWE          ; clk         ; 1.000        ; -0.044     ; 1.723      ;
; -0.796 ; BUFF:inst5|DATA_OUT[4]  ; phase_acc:inst3|acc[31] ; NWE          ; clk         ; 1.000        ; -0.044     ; 1.719      ;
; -0.784 ; BUFF:inst5|DATA_OUT[2]  ; phase_acc:inst3|acc[29] ; NWE          ; clk         ; 1.000        ; -0.044     ; 1.707      ;
; -0.779 ; BUFF:inst5|DATA_OUT[0]  ; phase_acc:inst3|acc[27] ; NWE          ; clk         ; 1.000        ; -0.044     ; 1.702      ;
; -0.769 ; BUFF:inst5|DATA_OUT[9]  ; phase_acc:inst3|acc[31] ; NWE          ; clk         ; 1.000        ; -0.044     ; 1.692      ;
; -0.769 ; BUFF:inst5|DATA_OUT[4]  ; phase_acc:inst3|acc[30] ; NWE          ; clk         ; 1.000        ; -0.044     ; 1.692      ;
; -0.765 ; BUFF:inst5|DATA_OUT[9]  ; phase_acc:inst3|acc[30] ; NWE          ; clk         ; 1.000        ; -0.044     ; 1.688      ;
; -0.758 ; BUFF:inst5|DATA_OUT[2]  ; phase_acc:inst3|acc[28] ; NWE          ; clk         ; 1.000        ; -0.044     ; 1.681      ;
; -0.752 ; BUFF:inst5|DATA_OUT[0]  ; phase_acc:inst3|acc[26] ; NWE          ; clk         ; 1.000        ; -0.044     ; 1.675      ;
; -0.751 ; BUFF:inst5|DATA_OUT[1]  ; phase_acc:inst3|acc[25] ; NWE          ; clk         ; 1.000        ; -0.044     ; 1.674      ;
; -0.749 ; BUFF:inst5|DATA_OUT[7]  ; phase_acc:inst3|acc[31] ; NWE          ; clk         ; 1.000        ; -0.044     ; 1.672      ;
; -0.749 ; BUFF:inst5|DATA_OUT[3]  ; phase_acc:inst3|acc[27] ; NWE          ; clk         ; 1.000        ; -0.044     ; 1.672      ;
; -0.747 ; BUFF:inst5|DATA_OUT[1]  ; phase_acc:inst3|acc[24] ; NWE          ; clk         ; 1.000        ; -0.044     ; 1.670      ;
; -0.745 ; BUFF:inst5|DATA_OUT[7]  ; phase_acc:inst3|acc[30] ; NWE          ; clk         ; 1.000        ; -0.044     ; 1.668      ;
; -0.745 ; BUFF:inst5|DATA_OUT[3]  ; phase_acc:inst3|acc[26] ; NWE          ; clk         ; 1.000        ; -0.044     ; 1.668      ;
; -0.736 ; BUFF:inst5|DATA_OUT[5]  ; phase_acc:inst3|acc[29] ; NWE          ; clk         ; 1.000        ; -0.044     ; 1.659      ;
; -0.732 ; BUFF:inst5|DATA_OUT[5]  ; phase_acc:inst3|acc[28] ; NWE          ; clk         ; 1.000        ; -0.044     ; 1.655      ;
; -0.728 ; BUFF:inst5|DATA_OUT[4]  ; phase_acc:inst3|acc[29] ; NWE          ; clk         ; 1.000        ; -0.044     ; 1.651      ;
; -0.725 ; BUFF:inst5|DATA_OUT[6]  ; phase_acc:inst3|acc[31] ; NWE          ; clk         ; 1.000        ; -0.044     ; 1.648      ;
; -0.716 ; BUFF:inst5|DATA_OUT[2]  ; phase_acc:inst3|acc[27] ; NWE          ; clk         ; 1.000        ; -0.044     ; 1.639      ;
; -0.711 ; BUFF:inst5|DATA_OUT[0]  ; phase_acc:inst3|acc[25] ; NWE          ; clk         ; 1.000        ; -0.044     ; 1.634      ;
; -0.701 ; BUFF:inst5|DATA_OUT[9]  ; phase_acc:inst3|acc[29] ; NWE          ; clk         ; 1.000        ; -0.044     ; 1.624      ;
; -0.701 ; BUFF:inst5|DATA_OUT[4]  ; phase_acc:inst3|acc[28] ; NWE          ; clk         ; 1.000        ; -0.044     ; 1.624      ;
; -0.697 ; BUFF:inst5|DATA_OUT[6]  ; phase_acc:inst3|acc[30] ; NWE          ; clk         ; 1.000        ; -0.044     ; 1.620      ;
; -0.697 ; BUFF:inst5|DATA_OUT[9]  ; phase_acc:inst3|acc[28] ; NWE          ; clk         ; 1.000        ; -0.044     ; 1.620      ;
; -0.690 ; BUFF:inst5|DATA_OUT[2]  ; phase_acc:inst3|acc[26] ; NWE          ; clk         ; 1.000        ; -0.044     ; 1.613      ;
; -0.685 ; BUFF:inst6|DATA_OUT[1]  ; phase_acc:inst3|acc[31] ; NWE          ; clk         ; 1.000        ; -0.045     ; 1.607      ;
; -0.684 ; BUFF:inst5|DATA_OUT[0]  ; phase_acc:inst3|acc[24] ; NWE          ; clk         ; 1.000        ; -0.044     ; 1.607      ;
; -0.683 ; BUFF:inst5|DATA_OUT[1]  ; phase_acc:inst3|acc[23] ; NWE          ; clk         ; 1.000        ; -0.044     ; 1.606      ;
; -0.681 ; BUFF:inst6|DATA_OUT[1]  ; phase_acc:inst3|acc[30] ; NWE          ; clk         ; 1.000        ; -0.045     ; 1.603      ;
; -0.681 ; BUFF:inst5|DATA_OUT[7]  ; phase_acc:inst3|acc[29] ; NWE          ; clk         ; 1.000        ; -0.044     ; 1.604      ;
; -0.681 ; BUFF:inst5|DATA_OUT[3]  ; phase_acc:inst3|acc[25] ; NWE          ; clk         ; 1.000        ; -0.044     ; 1.604      ;
; -0.679 ; BUFF:inst5|DATA_OUT[1]  ; phase_acc:inst3|acc[22] ; NWE          ; clk         ; 1.000        ; -0.044     ; 1.602      ;
; -0.677 ; BUFF:inst5|DATA_OUT[7]  ; phase_acc:inst3|acc[28] ; NWE          ; clk         ; 1.000        ; -0.044     ; 1.600      ;
; -0.677 ; BUFF:inst5|DATA_OUT[3]  ; phase_acc:inst3|acc[24] ; NWE          ; clk         ; 1.000        ; -0.044     ; 1.600      ;
; -0.668 ; BUFF:inst5|DATA_OUT[5]  ; phase_acc:inst3|acc[27] ; NWE          ; clk         ; 1.000        ; -0.044     ; 1.591      ;
; -0.664 ; BUFF:inst6|DATA_OUT[0]  ; phase_acc:inst3|acc[31] ; NWE          ; clk         ; 1.000        ; -0.045     ; 1.586      ;
; -0.664 ; BUFF:inst5|DATA_OUT[5]  ; phase_acc:inst3|acc[26] ; NWE          ; clk         ; 1.000        ; -0.044     ; 1.587      ;
; -0.660 ; BUFF:inst6|DATA_OUT[0]  ; phase_acc:inst3|acc[30] ; NWE          ; clk         ; 1.000        ; -0.045     ; 1.582      ;
; -0.660 ; BUFF:inst5|DATA_OUT[4]  ; phase_acc:inst3|acc[27] ; NWE          ; clk         ; 1.000        ; -0.044     ; 1.583      ;
; -0.657 ; BUFF:inst5|DATA_OUT[6]  ; phase_acc:inst3|acc[29] ; NWE          ; clk         ; 1.000        ; -0.044     ; 1.580      ;
; -0.655 ; BUFF:inst5|DATA_OUT[8]  ; phase_acc:inst3|acc[31] ; NWE          ; clk         ; 1.000        ; -0.041     ; 1.581      ;
; -0.648 ; BUFF:inst5|DATA_OUT[2]  ; phase_acc:inst3|acc[25] ; NWE          ; clk         ; 1.000        ; -0.044     ; 1.571      ;
; -0.643 ; BUFF:inst5|DATA_OUT[0]  ; phase_acc:inst3|acc[23] ; NWE          ; clk         ; 1.000        ; -0.044     ; 1.566      ;
; -0.633 ; BUFF:inst5|DATA_OUT[9]  ; phase_acc:inst3|acc[27] ; NWE          ; clk         ; 1.000        ; -0.044     ; 1.556      ;
; -0.633 ; BUFF:inst5|DATA_OUT[4]  ; phase_acc:inst3|acc[26] ; NWE          ; clk         ; 1.000        ; -0.044     ; 1.556      ;
; -0.629 ; BUFF:inst5|DATA_OUT[6]  ; phase_acc:inst3|acc[28] ; NWE          ; clk         ; 1.000        ; -0.044     ; 1.552      ;
; -0.629 ; BUFF:inst5|DATA_OUT[9]  ; phase_acc:inst3|acc[26] ; NWE          ; clk         ; 1.000        ; -0.044     ; 1.552      ;
; -0.624 ; BUFF:inst6|DATA_OUT[3]  ; phase_acc:inst3|acc[31] ; NWE          ; clk         ; 1.000        ; -0.045     ; 1.546      ;
; -0.622 ; BUFF:inst5|DATA_OUT[8]  ; phase_acc:inst3|acc[30] ; NWE          ; clk         ; 1.000        ; -0.041     ; 1.548      ;
; -0.622 ; BUFF:inst5|DATA_OUT[2]  ; phase_acc:inst3|acc[24] ; NWE          ; clk         ; 1.000        ; -0.044     ; 1.545      ;
; -0.620 ; BUFF:inst6|DATA_OUT[3]  ; phase_acc:inst3|acc[30] ; NWE          ; clk         ; 1.000        ; -0.045     ; 1.542      ;
; -0.619 ; BUFF:inst5|DATA_OUT[11] ; phase_acc:inst3|acc[31] ; NWE          ; clk         ; 1.000        ; -0.044     ; 1.542      ;
; -0.617 ; BUFF:inst6|DATA_OUT[1]  ; phase_acc:inst3|acc[29] ; NWE          ; clk         ; 1.000        ; -0.045     ; 1.539      ;
; -0.616 ; BUFF:inst5|DATA_OUT[0]  ; phase_acc:inst3|acc[22] ; NWE          ; clk         ; 1.000        ; -0.044     ; 1.539      ;
; -0.615 ; BUFF:inst5|DATA_OUT[1]  ; phase_acc:inst3|acc[21] ; NWE          ; clk         ; 1.000        ; -0.044     ; 1.538      ;
; -0.615 ; BUFF:inst5|DATA_OUT[11] ; phase_acc:inst3|acc[30] ; NWE          ; clk         ; 1.000        ; -0.044     ; 1.538      ;
; -0.613 ; BUFF:inst6|DATA_OUT[1]  ; phase_acc:inst3|acc[28] ; NWE          ; clk         ; 1.000        ; -0.045     ; 1.535      ;
; -0.613 ; BUFF:inst5|DATA_OUT[7]  ; phase_acc:inst3|acc[27] ; NWE          ; clk         ; 1.000        ; -0.044     ; 1.536      ;
; -0.613 ; BUFF:inst5|DATA_OUT[3]  ; phase_acc:inst3|acc[23] ; NWE          ; clk         ; 1.000        ; -0.044     ; 1.536      ;
; -0.611 ; BUFF:inst5|DATA_OUT[1]  ; phase_acc:inst3|acc[20] ; NWE          ; clk         ; 1.000        ; -0.044     ; 1.534      ;
; -0.609 ; BUFF:inst5|DATA_OUT[7]  ; phase_acc:inst3|acc[26] ; NWE          ; clk         ; 1.000        ; -0.044     ; 1.532      ;
; -0.609 ; BUFF:inst5|DATA_OUT[3]  ; phase_acc:inst3|acc[22] ; NWE          ; clk         ; 1.000        ; -0.044     ; 1.532      ;
; -0.600 ; BUFF:inst5|DATA_OUT[5]  ; phase_acc:inst3|acc[25] ; NWE          ; clk         ; 1.000        ; -0.044     ; 1.523      ;
; -0.596 ; BUFF:inst6|DATA_OUT[0]  ; phase_acc:inst3|acc[29] ; NWE          ; clk         ; 1.000        ; -0.045     ; 1.518      ;
; -0.596 ; BUFF:inst5|DATA_OUT[5]  ; phase_acc:inst3|acc[24] ; NWE          ; clk         ; 1.000        ; -0.044     ; 1.519      ;
; -0.592 ; BUFF:inst6|DATA_OUT[0]  ; phase_acc:inst3|acc[28] ; NWE          ; clk         ; 1.000        ; -0.045     ; 1.514      ;
; -0.592 ; BUFF:inst5|DATA_OUT[4]  ; phase_acc:inst3|acc[25] ; NWE          ; clk         ; 1.000        ; -0.044     ; 1.515      ;
; -0.589 ; BUFF:inst5|DATA_OUT[6]  ; phase_acc:inst3|acc[27] ; NWE          ; clk         ; 1.000        ; -0.044     ; 1.512      ;
; -0.587 ; BUFF:inst5|DATA_OUT[8]  ; phase_acc:inst3|acc[29] ; NWE          ; clk         ; 1.000        ; -0.041     ; 1.513      ;
; -0.580 ; BUFF:inst5|DATA_OUT[2]  ; phase_acc:inst3|acc[23] ; NWE          ; clk         ; 1.000        ; -0.044     ; 1.503      ;
; -0.575 ; BUFF:inst5|DATA_OUT[0]  ; phase_acc:inst3|acc[21] ; NWE          ; clk         ; 1.000        ; -0.044     ; 1.498      ;
; -0.572 ; BUFF:inst5|DATA_OUT[15] ; phase_acc:inst3|acc[31] ; NWE          ; clk         ; 1.000        ; -0.045     ; 1.494      ;
; -0.570 ; BUFF:inst5|DATA_OUT[10] ; phase_acc:inst3|acc[31] ; NWE          ; clk         ; 1.000        ; -0.041     ; 1.496      ;
; -0.568 ; BUFF:inst6|DATA_OUT[2]  ; phase_acc:inst3|acc[31] ; NWE          ; clk         ; 1.000        ; -0.045     ; 1.490      ;
; -0.568 ; BUFF:inst5|DATA_OUT[15] ; phase_acc:inst3|acc[30] ; NWE          ; clk         ; 1.000        ; -0.045     ; 1.490      ;
; -0.565 ; BUFF:inst6|DATA_OUT[5]  ; phase_acc:inst3|acc[31] ; NWE          ; clk         ; 1.000        ; -0.045     ; 1.487      ;
; -0.565 ; BUFF:inst5|DATA_OUT[9]  ; phase_acc:inst3|acc[25] ; NWE          ; clk         ; 1.000        ; -0.044     ; 1.488      ;
; -0.565 ; BUFF:inst5|DATA_OUT[4]  ; phase_acc:inst3|acc[24] ; NWE          ; clk         ; 1.000        ; -0.044     ; 1.488      ;
; -0.564 ; BUFF:inst6|DATA_OUT[2]  ; phase_acc:inst3|acc[30] ; NWE          ; clk         ; 1.000        ; -0.045     ; 1.486      ;
; -0.561 ; BUFF:inst6|DATA_OUT[5]  ; phase_acc:inst3|acc[30] ; NWE          ; clk         ; 1.000        ; -0.045     ; 1.483      ;
; -0.561 ; BUFF:inst5|DATA_OUT[6]  ; phase_acc:inst3|acc[26] ; NWE          ; clk         ; 1.000        ; -0.044     ; 1.484      ;
; -0.561 ; BUFF:inst5|DATA_OUT[9]  ; phase_acc:inst3|acc[24] ; NWE          ; clk         ; 1.000        ; -0.044     ; 1.484      ;
+--------+-------------------------+-------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'NWE'                                                                                                ;
+--------+-------------------------+-------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node               ; To Node                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------+-------------------------+--------------+-------------+--------------+------------+------------+
; -0.738 ; SAVE_ADDR:inst|ADDR[2]  ; BUFF:inst6|DATA_OUT[0]  ; NADV         ; NWE         ; 1.000        ; 0.058      ; 1.773      ;
; -0.738 ; SAVE_ADDR:inst|ADDR[2]  ; BUFF:inst6|DATA_OUT[1]  ; NADV         ; NWE         ; 1.000        ; 0.058      ; 1.773      ;
; -0.738 ; SAVE_ADDR:inst|ADDR[2]  ; BUFF:inst6|DATA_OUT[2]  ; NADV         ; NWE         ; 1.000        ; 0.058      ; 1.773      ;
; -0.738 ; SAVE_ADDR:inst|ADDR[2]  ; BUFF:inst6|DATA_OUT[3]  ; NADV         ; NWE         ; 1.000        ; 0.058      ; 1.773      ;
; -0.738 ; SAVE_ADDR:inst|ADDR[2]  ; BUFF:inst6|DATA_OUT[4]  ; NADV         ; NWE         ; 1.000        ; 0.058      ; 1.773      ;
; -0.738 ; SAVE_ADDR:inst|ADDR[2]  ; BUFF:inst6|DATA_OUT[5]  ; NADV         ; NWE         ; 1.000        ; 0.058      ; 1.773      ;
; -0.738 ; SAVE_ADDR:inst|ADDR[2]  ; BUFF:inst6|DATA_OUT[6]  ; NADV         ; NWE         ; 1.000        ; 0.058      ; 1.773      ;
; -0.738 ; SAVE_ADDR:inst|ADDR[2]  ; BUFF:inst6|DATA_OUT[8]  ; NADV         ; NWE         ; 1.000        ; 0.058      ; 1.773      ;
; -0.738 ; SAVE_ADDR:inst|ADDR[2]  ; BUFF:inst6|DATA_OUT[9]  ; NADV         ; NWE         ; 1.000        ; 0.058      ; 1.773      ;
; -0.738 ; SAVE_ADDR:inst|ADDR[2]  ; BUFF:inst6|DATA_OUT[10] ; NADV         ; NWE         ; 1.000        ; 0.058      ; 1.773      ;
; -0.738 ; SAVE_ADDR:inst|ADDR[2]  ; BUFF:inst6|DATA_OUT[11] ; NADV         ; NWE         ; 1.000        ; 0.058      ; 1.773      ;
; -0.738 ; SAVE_ADDR:inst|ADDR[2]  ; BUFF:inst6|DATA_OUT[12] ; NADV         ; NWE         ; 1.000        ; 0.058      ; 1.773      ;
; -0.738 ; SAVE_ADDR:inst|ADDR[2]  ; BUFF:inst6|DATA_OUT[13] ; NADV         ; NWE         ; 1.000        ; 0.058      ; 1.773      ;
; -0.738 ; SAVE_ADDR:inst|ADDR[2]  ; BUFF:inst6|DATA_OUT[14] ; NADV         ; NWE         ; 1.000        ; 0.058      ; 1.773      ;
; -0.738 ; SAVE_ADDR:inst|ADDR[2]  ; BUFF:inst6|DATA_OUT[15] ; NADV         ; NWE         ; 1.000        ; 0.058      ; 1.773      ;
; -0.737 ; SAVE_ADDR:inst|ADDR[3]  ; BUFF:inst6|DATA_OUT[0]  ; NADV         ; NWE         ; 1.000        ; 0.058      ; 1.772      ;
; -0.737 ; SAVE_ADDR:inst|ADDR[3]  ; BUFF:inst6|DATA_OUT[1]  ; NADV         ; NWE         ; 1.000        ; 0.058      ; 1.772      ;
; -0.737 ; SAVE_ADDR:inst|ADDR[3]  ; BUFF:inst6|DATA_OUT[2]  ; NADV         ; NWE         ; 1.000        ; 0.058      ; 1.772      ;
; -0.737 ; SAVE_ADDR:inst|ADDR[3]  ; BUFF:inst6|DATA_OUT[3]  ; NADV         ; NWE         ; 1.000        ; 0.058      ; 1.772      ;
; -0.737 ; SAVE_ADDR:inst|ADDR[3]  ; BUFF:inst6|DATA_OUT[4]  ; NADV         ; NWE         ; 1.000        ; 0.058      ; 1.772      ;
; -0.737 ; SAVE_ADDR:inst|ADDR[3]  ; BUFF:inst6|DATA_OUT[5]  ; NADV         ; NWE         ; 1.000        ; 0.058      ; 1.772      ;
; -0.737 ; SAVE_ADDR:inst|ADDR[3]  ; BUFF:inst6|DATA_OUT[6]  ; NADV         ; NWE         ; 1.000        ; 0.058      ; 1.772      ;
; -0.737 ; SAVE_ADDR:inst|ADDR[3]  ; BUFF:inst6|DATA_OUT[8]  ; NADV         ; NWE         ; 1.000        ; 0.058      ; 1.772      ;
; -0.737 ; SAVE_ADDR:inst|ADDR[3]  ; BUFF:inst6|DATA_OUT[9]  ; NADV         ; NWE         ; 1.000        ; 0.058      ; 1.772      ;
; -0.737 ; SAVE_ADDR:inst|ADDR[3]  ; BUFF:inst6|DATA_OUT[10] ; NADV         ; NWE         ; 1.000        ; 0.058      ; 1.772      ;
; -0.737 ; SAVE_ADDR:inst|ADDR[3]  ; BUFF:inst6|DATA_OUT[11] ; NADV         ; NWE         ; 1.000        ; 0.058      ; 1.772      ;
; -0.737 ; SAVE_ADDR:inst|ADDR[3]  ; BUFF:inst6|DATA_OUT[12] ; NADV         ; NWE         ; 1.000        ; 0.058      ; 1.772      ;
; -0.737 ; SAVE_ADDR:inst|ADDR[3]  ; BUFF:inst6|DATA_OUT[13] ; NADV         ; NWE         ; 1.000        ; 0.058      ; 1.772      ;
; -0.737 ; SAVE_ADDR:inst|ADDR[3]  ; BUFF:inst6|DATA_OUT[14] ; NADV         ; NWE         ; 1.000        ; 0.058      ; 1.772      ;
; -0.737 ; SAVE_ADDR:inst|ADDR[3]  ; BUFF:inst6|DATA_OUT[15] ; NADV         ; NWE         ; 1.000        ; 0.058      ; 1.772      ;
; -0.622 ; SAVE_ADDR:inst|ADDR[2]  ; BUFF:inst6|DATA_OUT[7]  ; NADV         ; NWE         ; 1.000        ; 0.054      ; 1.653      ;
; -0.621 ; SAVE_ADDR:inst|ADDR[3]  ; BUFF:inst6|DATA_OUT[7]  ; NADV         ; NWE         ; 1.000        ; 0.054      ; 1.652      ;
; -0.617 ; SAVE_ADDR:inst|ADDR[13] ; BUFF:inst6|DATA_OUT[0]  ; NADV         ; NWE         ; 1.000        ; 0.061      ; 1.655      ;
; -0.617 ; SAVE_ADDR:inst|ADDR[13] ; BUFF:inst6|DATA_OUT[1]  ; NADV         ; NWE         ; 1.000        ; 0.061      ; 1.655      ;
; -0.617 ; SAVE_ADDR:inst|ADDR[13] ; BUFF:inst6|DATA_OUT[2]  ; NADV         ; NWE         ; 1.000        ; 0.061      ; 1.655      ;
; -0.617 ; SAVE_ADDR:inst|ADDR[13] ; BUFF:inst6|DATA_OUT[3]  ; NADV         ; NWE         ; 1.000        ; 0.061      ; 1.655      ;
; -0.617 ; SAVE_ADDR:inst|ADDR[13] ; BUFF:inst6|DATA_OUT[4]  ; NADV         ; NWE         ; 1.000        ; 0.061      ; 1.655      ;
; -0.617 ; SAVE_ADDR:inst|ADDR[13] ; BUFF:inst6|DATA_OUT[5]  ; NADV         ; NWE         ; 1.000        ; 0.061      ; 1.655      ;
; -0.617 ; SAVE_ADDR:inst|ADDR[13] ; BUFF:inst6|DATA_OUT[6]  ; NADV         ; NWE         ; 1.000        ; 0.061      ; 1.655      ;
; -0.617 ; SAVE_ADDR:inst|ADDR[13] ; BUFF:inst6|DATA_OUT[8]  ; NADV         ; NWE         ; 1.000        ; 0.061      ; 1.655      ;
; -0.617 ; SAVE_ADDR:inst|ADDR[13] ; BUFF:inst6|DATA_OUT[9]  ; NADV         ; NWE         ; 1.000        ; 0.061      ; 1.655      ;
; -0.617 ; SAVE_ADDR:inst|ADDR[13] ; BUFF:inst6|DATA_OUT[10] ; NADV         ; NWE         ; 1.000        ; 0.061      ; 1.655      ;
; -0.617 ; SAVE_ADDR:inst|ADDR[13] ; BUFF:inst6|DATA_OUT[11] ; NADV         ; NWE         ; 1.000        ; 0.061      ; 1.655      ;
; -0.617 ; SAVE_ADDR:inst|ADDR[13] ; BUFF:inst6|DATA_OUT[12] ; NADV         ; NWE         ; 1.000        ; 0.061      ; 1.655      ;
; -0.617 ; SAVE_ADDR:inst|ADDR[13] ; BUFF:inst6|DATA_OUT[13] ; NADV         ; NWE         ; 1.000        ; 0.061      ; 1.655      ;
; -0.617 ; SAVE_ADDR:inst|ADDR[13] ; BUFF:inst6|DATA_OUT[14] ; NADV         ; NWE         ; 1.000        ; 0.061      ; 1.655      ;
; -0.617 ; SAVE_ADDR:inst|ADDR[13] ; BUFF:inst6|DATA_OUT[15] ; NADV         ; NWE         ; 1.000        ; 0.061      ; 1.655      ;
; -0.617 ; SAVE_ADDR:inst|ADDR[14] ; BUFF:inst6|DATA_OUT[0]  ; NADV         ; NWE         ; 1.000        ; 0.061      ; 1.655      ;
; -0.617 ; SAVE_ADDR:inst|ADDR[14] ; BUFF:inst6|DATA_OUT[1]  ; NADV         ; NWE         ; 1.000        ; 0.061      ; 1.655      ;
; -0.617 ; SAVE_ADDR:inst|ADDR[14] ; BUFF:inst6|DATA_OUT[2]  ; NADV         ; NWE         ; 1.000        ; 0.061      ; 1.655      ;
; -0.617 ; SAVE_ADDR:inst|ADDR[14] ; BUFF:inst6|DATA_OUT[3]  ; NADV         ; NWE         ; 1.000        ; 0.061      ; 1.655      ;
; -0.617 ; SAVE_ADDR:inst|ADDR[14] ; BUFF:inst6|DATA_OUT[4]  ; NADV         ; NWE         ; 1.000        ; 0.061      ; 1.655      ;
; -0.617 ; SAVE_ADDR:inst|ADDR[14] ; BUFF:inst6|DATA_OUT[5]  ; NADV         ; NWE         ; 1.000        ; 0.061      ; 1.655      ;
; -0.617 ; SAVE_ADDR:inst|ADDR[14] ; BUFF:inst6|DATA_OUT[6]  ; NADV         ; NWE         ; 1.000        ; 0.061      ; 1.655      ;
; -0.617 ; SAVE_ADDR:inst|ADDR[14] ; BUFF:inst6|DATA_OUT[8]  ; NADV         ; NWE         ; 1.000        ; 0.061      ; 1.655      ;
; -0.617 ; SAVE_ADDR:inst|ADDR[14] ; BUFF:inst6|DATA_OUT[9]  ; NADV         ; NWE         ; 1.000        ; 0.061      ; 1.655      ;
; -0.617 ; SAVE_ADDR:inst|ADDR[14] ; BUFF:inst6|DATA_OUT[10] ; NADV         ; NWE         ; 1.000        ; 0.061      ; 1.655      ;
; -0.617 ; SAVE_ADDR:inst|ADDR[14] ; BUFF:inst6|DATA_OUT[11] ; NADV         ; NWE         ; 1.000        ; 0.061      ; 1.655      ;
; -0.617 ; SAVE_ADDR:inst|ADDR[14] ; BUFF:inst6|DATA_OUT[12] ; NADV         ; NWE         ; 1.000        ; 0.061      ; 1.655      ;
; -0.617 ; SAVE_ADDR:inst|ADDR[14] ; BUFF:inst6|DATA_OUT[13] ; NADV         ; NWE         ; 1.000        ; 0.061      ; 1.655      ;
; -0.617 ; SAVE_ADDR:inst|ADDR[14] ; BUFF:inst6|DATA_OUT[14] ; NADV         ; NWE         ; 1.000        ; 0.061      ; 1.655      ;
; -0.617 ; SAVE_ADDR:inst|ADDR[14] ; BUFF:inst6|DATA_OUT[15] ; NADV         ; NWE         ; 1.000        ; 0.061      ; 1.655      ;
; -0.615 ; SAVE_ADDR:inst|ADDR[2]  ; BUFF:inst5|DATA_OUT[15] ; NADV         ; NWE         ; 1.000        ; 0.058      ; 1.650      ;
; -0.614 ; SAVE_ADDR:inst|ADDR[3]  ; BUFF:inst5|DATA_OUT[15] ; NADV         ; NWE         ; 1.000        ; 0.058      ; 1.649      ;
; -0.604 ; SAVE_ADDR:inst|ADDR[4]  ; BUFF:inst6|DATA_OUT[0]  ; NADV         ; NWE         ; 1.000        ; 0.058      ; 1.639      ;
; -0.604 ; SAVE_ADDR:inst|ADDR[4]  ; BUFF:inst6|DATA_OUT[1]  ; NADV         ; NWE         ; 1.000        ; 0.058      ; 1.639      ;
; -0.604 ; SAVE_ADDR:inst|ADDR[4]  ; BUFF:inst6|DATA_OUT[2]  ; NADV         ; NWE         ; 1.000        ; 0.058      ; 1.639      ;
; -0.604 ; SAVE_ADDR:inst|ADDR[4]  ; BUFF:inst6|DATA_OUT[3]  ; NADV         ; NWE         ; 1.000        ; 0.058      ; 1.639      ;
; -0.604 ; SAVE_ADDR:inst|ADDR[4]  ; BUFF:inst6|DATA_OUT[4]  ; NADV         ; NWE         ; 1.000        ; 0.058      ; 1.639      ;
; -0.604 ; SAVE_ADDR:inst|ADDR[4]  ; BUFF:inst6|DATA_OUT[5]  ; NADV         ; NWE         ; 1.000        ; 0.058      ; 1.639      ;
; -0.604 ; SAVE_ADDR:inst|ADDR[4]  ; BUFF:inst6|DATA_OUT[6]  ; NADV         ; NWE         ; 1.000        ; 0.058      ; 1.639      ;
; -0.604 ; SAVE_ADDR:inst|ADDR[4]  ; BUFF:inst6|DATA_OUT[8]  ; NADV         ; NWE         ; 1.000        ; 0.058      ; 1.639      ;
; -0.604 ; SAVE_ADDR:inst|ADDR[4]  ; BUFF:inst6|DATA_OUT[9]  ; NADV         ; NWE         ; 1.000        ; 0.058      ; 1.639      ;
; -0.604 ; SAVE_ADDR:inst|ADDR[4]  ; BUFF:inst6|DATA_OUT[10] ; NADV         ; NWE         ; 1.000        ; 0.058      ; 1.639      ;
; -0.604 ; SAVE_ADDR:inst|ADDR[4]  ; BUFF:inst6|DATA_OUT[11] ; NADV         ; NWE         ; 1.000        ; 0.058      ; 1.639      ;
; -0.604 ; SAVE_ADDR:inst|ADDR[4]  ; BUFF:inst6|DATA_OUT[12] ; NADV         ; NWE         ; 1.000        ; 0.058      ; 1.639      ;
; -0.604 ; SAVE_ADDR:inst|ADDR[4]  ; BUFF:inst6|DATA_OUT[13] ; NADV         ; NWE         ; 1.000        ; 0.058      ; 1.639      ;
; -0.604 ; SAVE_ADDR:inst|ADDR[4]  ; BUFF:inst6|DATA_OUT[14] ; NADV         ; NWE         ; 1.000        ; 0.058      ; 1.639      ;
; -0.604 ; SAVE_ADDR:inst|ADDR[4]  ; BUFF:inst6|DATA_OUT[15] ; NADV         ; NWE         ; 1.000        ; 0.058      ; 1.639      ;
; -0.603 ; SAVE_ADDR:inst|ADDR[2]  ; BUFF:inst5|DATA_OUT[8]  ; NADV         ; NWE         ; 1.000        ; 0.054      ; 1.634      ;
; -0.603 ; SAVE_ADDR:inst|ADDR[2]  ; BUFF:inst5|DATA_OUT[10] ; NADV         ; NWE         ; 1.000        ; 0.054      ; 1.634      ;
; -0.603 ; SAVE_ADDR:inst|ADDR[2]  ; BUFF:inst5|DATA_OUT[12] ; NADV         ; NWE         ; 1.000        ; 0.054      ; 1.634      ;
; -0.603 ; SAVE_ADDR:inst|ADDR[2]  ; BUFF:inst5|DATA_OUT[13] ; NADV         ; NWE         ; 1.000        ; 0.054      ; 1.634      ;
; -0.602 ; SAVE_ADDR:inst|ADDR[3]  ; BUFF:inst5|DATA_OUT[8]  ; NADV         ; NWE         ; 1.000        ; 0.054      ; 1.633      ;
; -0.602 ; SAVE_ADDR:inst|ADDR[3]  ; BUFF:inst5|DATA_OUT[10] ; NADV         ; NWE         ; 1.000        ; 0.054      ; 1.633      ;
; -0.602 ; SAVE_ADDR:inst|ADDR[3]  ; BUFF:inst5|DATA_OUT[12] ; NADV         ; NWE         ; 1.000        ; 0.054      ; 1.633      ;
; -0.602 ; SAVE_ADDR:inst|ADDR[3]  ; BUFF:inst5|DATA_OUT[13] ; NADV         ; NWE         ; 1.000        ; 0.054      ; 1.633      ;
; -0.597 ; SAVE_ADDR:inst|ADDR[6]  ; BUFF:inst6|DATA_OUT[0]  ; NADV         ; NWE         ; 1.000        ; 0.061      ; 1.635      ;
; -0.597 ; SAVE_ADDR:inst|ADDR[6]  ; BUFF:inst6|DATA_OUT[1]  ; NADV         ; NWE         ; 1.000        ; 0.061      ; 1.635      ;
; -0.597 ; SAVE_ADDR:inst|ADDR[6]  ; BUFF:inst6|DATA_OUT[2]  ; NADV         ; NWE         ; 1.000        ; 0.061      ; 1.635      ;
; -0.597 ; SAVE_ADDR:inst|ADDR[6]  ; BUFF:inst6|DATA_OUT[3]  ; NADV         ; NWE         ; 1.000        ; 0.061      ; 1.635      ;
; -0.597 ; SAVE_ADDR:inst|ADDR[6]  ; BUFF:inst6|DATA_OUT[4]  ; NADV         ; NWE         ; 1.000        ; 0.061      ; 1.635      ;
; -0.597 ; SAVE_ADDR:inst|ADDR[6]  ; BUFF:inst6|DATA_OUT[5]  ; NADV         ; NWE         ; 1.000        ; 0.061      ; 1.635      ;
; -0.597 ; SAVE_ADDR:inst|ADDR[6]  ; BUFF:inst6|DATA_OUT[6]  ; NADV         ; NWE         ; 1.000        ; 0.061      ; 1.635      ;
; -0.597 ; SAVE_ADDR:inst|ADDR[6]  ; BUFF:inst6|DATA_OUT[8]  ; NADV         ; NWE         ; 1.000        ; 0.061      ; 1.635      ;
; -0.597 ; SAVE_ADDR:inst|ADDR[6]  ; BUFF:inst6|DATA_OUT[9]  ; NADV         ; NWE         ; 1.000        ; 0.061      ; 1.635      ;
; -0.597 ; SAVE_ADDR:inst|ADDR[6]  ; BUFF:inst6|DATA_OUT[10] ; NADV         ; NWE         ; 1.000        ; 0.061      ; 1.635      ;
; -0.597 ; SAVE_ADDR:inst|ADDR[6]  ; BUFF:inst6|DATA_OUT[11] ; NADV         ; NWE         ; 1.000        ; 0.061      ; 1.635      ;
; -0.597 ; SAVE_ADDR:inst|ADDR[6]  ; BUFF:inst6|DATA_OUT[12] ; NADV         ; NWE         ; 1.000        ; 0.061      ; 1.635      ;
; -0.597 ; SAVE_ADDR:inst|ADDR[6]  ; BUFF:inst6|DATA_OUT[13] ; NADV         ; NWE         ; 1.000        ; 0.061      ; 1.635      ;
+--------+-------------------------+-------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'SAVE_ADDR:inst|ADDR[0]'                                                                                                                                                                                   ;
+--------+----------------------------------------------------------------------------------------------------+-----------------------------------------+--------------+------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                          ; To Node                                 ; Launch Clock ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------+-----------------------------------------+--------------+------------------------+--------------+------------+------------+
; -0.198 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[4] ; BUFF_SEND_DATA:inst11|DATA_OUT[4]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.500        ; 0.714      ; 0.832      ;
; -0.191 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[5] ; BUFF_SEND_DATA:inst11|DATA_OUT[5]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.500        ; 0.712      ; 0.820      ;
; -0.166 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[6] ; BUFF_SEND_DATA:inst11|DATA_OUT[6]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.500        ; 0.715      ; 0.799      ;
; -0.162 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[0] ; BUFF_SEND_DATA:inst11|DATA_OUT[0]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.500        ; 0.715      ; 0.797      ;
; -0.099 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[7] ; BUFF_SEND_DATA:inst11|DATA_OUT[7]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.500        ; 0.714      ; 0.810      ;
; -0.073 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[1] ; BUFF_SEND_DATA:inst11|DATA_OUT[1]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.500        ; 0.713      ; 0.783      ;
; 0.085  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[3] ; BUFF_SEND_DATA:inst11|DATA_OUT[3]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.500        ; 0.711      ; 0.622      ;
; 0.090  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[2] ; BUFF_SEND_DATA:inst11|DATA_OUT[2]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.500        ; 0.712      ; 0.619      ;
+--------+----------------------------------------------------------------------------------------------------+-----------------------------------------+--------------+------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'inst2|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                        ;
+-------+--------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                      ; To Node                                                                                                                      ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 7.509 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[3]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a11                   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.036     ; 2.442      ;
; 7.509 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[3]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a12                   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.036     ; 2.442      ;
; 7.589 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[3]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a8                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.037     ; 2.361      ;
; 7.595 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[0]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a11                   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.036     ; 2.356      ;
; 7.595 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[0]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a12                   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.036     ; 2.356      ;
; 7.638 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[5]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a11                   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.041     ; 2.308      ;
; 7.638 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[5]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a12                   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.041     ; 2.308      ;
; 7.651 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[3]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a5                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.032     ; 2.304      ;
; 7.660 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[2]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a11                   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.034     ; 2.293      ;
; 7.660 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[2]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a12                   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.034     ; 2.293      ;
; 7.675 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[6]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a11                   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.036     ; 2.276      ;
; 7.675 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[6]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a12                   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.036     ; 2.276      ;
; 7.681 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[0]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a8                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.037     ; 2.269      ;
; 7.704 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[9]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a11                   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.036     ; 2.247      ;
; 7.704 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[9]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a12                   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.036     ; 2.247      ;
; 7.707 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[3]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a6                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.032     ; 2.248      ;
; 7.708 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[3]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a7                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.032     ; 2.247      ;
; 7.724 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[5]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a8                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.042     ; 2.221      ;
; 7.733 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[3]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a2~porta_address_reg0 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.142      ; 2.418      ;
; 7.733 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[3]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a2~porta_datain_reg0  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.145      ; 2.421      ;
; 7.733 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[3]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a2~porta_we_reg       ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.142      ; 2.418      ;
; 7.739 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[3]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_address_reg0 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.142      ; 2.412      ;
; 7.739 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[3]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_datain_reg0  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.145      ; 2.415      ;
; 7.739 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[3]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_we_reg       ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.142      ; 2.412      ;
; 7.739 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[7]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a11                   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.041     ; 2.207      ;
; 7.739 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[7]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a12                   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.041     ; 2.207      ;
; 7.740 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[3]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[0]                                                ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.037     ; 2.210      ;
; 7.740 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[3]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|sub_parity10a[2]              ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.037     ; 2.210      ;
; 7.740 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[3]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|parity9                       ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.037     ; 2.210      ;
; 7.740 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[3]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[11]                                               ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.037     ; 2.210      ;
; 7.740 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[3]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[9]                                                ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.037     ; 2.210      ;
; 7.741 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[3]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a3                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.032     ; 2.214      ;
; 7.743 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[0]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a5                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.032     ; 2.212      ;
; 7.746 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[3]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a6~porta_address_reg0 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.139      ; 2.402      ;
; 7.746 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[3]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a6~porta_datain_reg0  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.142      ; 2.405      ;
; 7.746 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[3]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a6~porta_we_reg       ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.139      ; 2.402      ;
; 7.746 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[2]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a8                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.035     ; 2.206      ;
; 7.757 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[4]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a11                   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.041     ; 2.189      ;
; 7.757 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[4]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a12                   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.041     ; 2.189      ;
; 7.761 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a11                   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.036     ; 2.190      ;
; 7.761 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a12                   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.036     ; 2.190      ;
; 7.761 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[6]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a8                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.037     ; 2.189      ;
; 7.765 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[3]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a10                   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.035     ; 2.187      ;
; 7.766 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[3]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a9                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.035     ; 2.186      ;
; 7.776 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[11]                                                 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a11                   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.036     ; 2.175      ;
; 7.776 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[11]                                                 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a12                   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.036     ; 2.175      ;
; 7.777 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[3] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a11                   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.036     ; 2.174      ;
; 7.777 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[3] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a12                   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.036     ; 2.174      ;
; 7.786 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[5]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a5                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.037     ; 2.164      ;
; 7.790 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[9]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a8                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.037     ; 2.160      ;
; 7.795 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[3]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[5]                                                ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.032     ; 2.160      ;
; 7.795 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[3]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|sub_parity10a[1]              ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.032     ; 2.160      ;
; 7.795 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[3]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[7]                                                ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.032     ; 2.160      ;
; 7.795 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[3]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[4]                                                ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.032     ; 2.160      ;
; 7.806 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[0]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a6                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.032     ; 2.149      ;
; 7.807 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[0]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a7                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.032     ; 2.148      ;
; 7.808 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[2]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a5                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.030     ; 2.149      ;
; 7.816 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[3]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[6]                                                ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.037     ; 2.134      ;
; 7.823 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[6]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a5                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.032     ; 2.132      ;
; 7.825 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[7]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a8                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.042     ; 2.120      ;
; 7.832 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[0]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a2~porta_address_reg0 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.142      ; 2.319      ;
; 7.832 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[0]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a2~porta_datain_reg0  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.145      ; 2.322      ;
; 7.832 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[0]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a2~porta_we_reg       ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.142      ; 2.319      ;
; 7.837 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a8                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.037     ; 2.113      ;
; 7.838 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[0]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_address_reg0 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.142      ; 2.313      ;
; 7.838 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[0]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_datain_reg0  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.145      ; 2.316      ;
; 7.838 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[0]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_we_reg       ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.142      ; 2.313      ;
; 7.839 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[0]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[0]                                                ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.037     ; 2.111      ;
; 7.839 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[0]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|sub_parity10a[2]              ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.037     ; 2.111      ;
; 7.839 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[0]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|parity9                       ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.037     ; 2.111      ;
; 7.839 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[0]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[11]                                               ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.037     ; 2.111      ;
; 7.839 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[0]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[9]                                                ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.037     ; 2.111      ;
; 7.840 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[0]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a3                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.032     ; 2.115      ;
; 7.843 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[8]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a11                   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.036     ; 2.108      ;
; 7.843 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[8]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a12                   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.036     ; 2.108      ;
; 7.843 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[4]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a8                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.042     ; 2.102      ;
; 7.845 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[0]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a6~porta_address_reg0 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.139      ; 2.303      ;
; 7.845 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[0]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a6~porta_datain_reg0  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.142      ; 2.306      ;
; 7.845 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[0]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a6~porta_we_reg       ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.139      ; 2.303      ;
; 7.852 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[5]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a6                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.037     ; 2.098      ;
; 7.852 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[9]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a5                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.032     ; 2.103      ;
; 7.853 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[3] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a8                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.037     ; 2.097      ;
; 7.854 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[5]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a7                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.037     ; 2.096      ;
; 7.860 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[11]                                                 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a8                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.037     ; 2.090      ;
; 7.861 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[3]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[2]                                                ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.038     ; 2.088      ;
; 7.861 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[3]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a0                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.038     ; 2.088      ;
; 7.861 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[3]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[1]                                                ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.038     ; 2.088      ;
; 7.861 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[3]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|sub_parity10a[0]              ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.038     ; 2.088      ;
; 7.864 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[0]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a10                   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.035     ; 2.088      ;
; 7.865 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[0]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a9                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.035     ; 2.087      ;
; 7.866 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[3]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a4~porta_address_reg0 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.143      ; 2.286      ;
; 7.866 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[3]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a4~porta_datain_reg0  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.146      ; 2.289      ;
; 7.866 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[3]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a4~porta_we_reg       ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.143      ; 2.286      ;
; 7.874 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[2]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a6                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.030     ; 2.083      ;
; 7.876 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[2]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a7                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.030     ; 2.081      ;
; 7.887 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[7]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a5                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.037     ; 2.063      ;
; 7.889 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[6]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a6                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.032     ; 2.066      ;
; 7.890 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[2] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a11                   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.036     ; 2.061      ;
; 7.890 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[2] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a12                   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.036     ; 2.061      ;
; 7.890 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[5]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a3                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.037     ; 2.060      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'NWE'                                                                                                                                                                                                    ;
+--------+-------------------------+------------------------------------------------------------------------------------------------------------------+------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node               ; To Node                                                                                                          ; Launch Clock           ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------+------------------------------------------------------------------------------------------------------------------+------------------------+-------------+--------------+------------+------------+
; -0.014 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[7]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 1.083      ; 1.288      ;
; 0.026  ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[0]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 1.086      ; 1.331      ;
; 0.026  ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[1]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 1.086      ; 1.331      ;
; 0.026  ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[2]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 1.086      ; 1.331      ;
; 0.026  ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[3]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 1.086      ; 1.331      ;
; 0.026  ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[4]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 1.086      ; 1.331      ;
; 0.026  ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[5]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 1.086      ; 1.331      ;
; 0.026  ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[6]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 1.086      ; 1.331      ;
; 0.026  ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[7]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 1.086      ; 1.331      ;
; 0.026  ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[9]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 1.086      ; 1.331      ;
; 0.026  ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[11]                                                                                          ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 1.086      ; 1.331      ;
; 0.026  ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[14]                                                                                          ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 1.086      ; 1.331      ;
; 0.037  ; SAVE_ADDR:inst|ADDR[0]  ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|ram_block1a0~porta_address_reg0 ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 1.274      ; 1.550      ;
; 0.041  ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[8]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 1.083      ; 1.343      ;
; 0.041  ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[10]                                                                                          ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 1.083      ; 1.343      ;
; 0.041  ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[12]                                                                                          ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 1.083      ; 1.343      ;
; 0.041  ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[13]                                                                                          ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 1.083      ; 1.343      ;
; 0.052  ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[15]                                                                                          ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 1.087      ; 1.358      ;
; 0.096  ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[0]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 1.087      ; 1.402      ;
; 0.096  ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[1]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 1.087      ; 1.402      ;
; 0.096  ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[2]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 1.087      ; 1.402      ;
; 0.096  ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[3]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 1.087      ; 1.402      ;
; 0.096  ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[4]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 1.087      ; 1.402      ;
; 0.096  ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[5]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 1.087      ; 1.402      ;
; 0.096  ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[6]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 1.087      ; 1.402      ;
; 0.096  ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[8]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 1.087      ; 1.402      ;
; 0.096  ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[9]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 1.087      ; 1.402      ;
; 0.096  ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[10]                                                                                          ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 1.087      ; 1.402      ;
; 0.096  ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[11]                                                                                          ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 1.087      ; 1.402      ;
; 0.096  ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[12]                                                                                          ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 1.087      ; 1.402      ;
; 0.096  ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[13]                                                                                          ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 1.087      ; 1.402      ;
; 0.096  ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[14]                                                                                          ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 1.087      ; 1.402      ;
; 0.096  ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[15]                                                                                          ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 1.087      ; 1.402      ;
; 0.256  ; SAVE_ADDR:inst|ADDR[4]  ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|ram_block1a0~porta_address_reg0 ; NADV                   ; NWE         ; 0.000        ; 0.333      ; 0.723      ;
; 0.294  ; SAVE_ADDR:inst|ADDR[7]  ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|ram_block1a0~porta_address_reg0 ; NADV                   ; NWE         ; 0.000        ; 0.336      ; 0.764      ;
; 0.305  ; SAVE_ADDR:inst|ADDR[6]  ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|ram_block1a0~porta_address_reg0 ; NADV                   ; NWE         ; 0.000        ; 0.336      ; 0.775      ;
; 0.323  ; SAVE_ADDR:inst|ADDR[17] ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|ram_block1a0~porta_we_reg       ; NADV                   ; NWE         ; 0.000        ; 0.336      ; 0.793      ;
; 0.324  ; SAVE_ADDR:inst|ADDR[15] ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|ram_block1a0~porta_we_reg       ; NADV                   ; NWE         ; 0.000        ; 0.336      ; 0.794      ;
; 0.392  ; SAVE_ADDR:inst|ADDR[5]  ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|ram_block1a0~porta_address_reg0 ; NADV                   ; NWE         ; 0.000        ; 0.333      ; 0.859      ;
; 0.422  ; SAVE_ADDR:inst|ADDR[2]  ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|ram_block1a0~porta_address_reg0 ; NADV                   ; NWE         ; 0.000        ; 0.333      ; 0.889      ;
; 0.433  ; SAVE_ADDR:inst|ADDR[3]  ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|ram_block1a0~porta_address_reg0 ; NADV                   ; NWE         ; 0.000        ; 0.333      ; 0.900      ;
; 0.462  ; SAVE_ADDR:inst|ADDR[16] ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|ram_block1a0~porta_we_reg       ; NADV                   ; NWE         ; 0.000        ; 0.336      ; 0.932      ;
; 0.524  ; SAVE_ADDR:inst|ADDR[1]  ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|ram_block1a0~porta_address_reg0 ; NADV                   ; NWE         ; 0.000        ; 0.333      ; 0.991      ;
; 0.525  ; SAVE_ADDR:inst|ADDR[17] ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|ram_block1a0~porta_address_reg0 ; NADV                   ; NWE         ; 0.000        ; 0.336      ; 0.995      ;
; 0.525  ; SAVE_ADDR:inst|ADDR[17] ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|ram_block1a0~porta_datain_reg0  ; NADV                   ; NWE         ; 0.000        ; 0.338      ; 0.997      ;
; 0.526  ; SAVE_ADDR:inst|ADDR[15] ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|ram_block1a0~porta_address_reg0 ; NADV                   ; NWE         ; 0.000        ; 0.336      ; 0.996      ;
; 0.526  ; SAVE_ADDR:inst|ADDR[15] ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|ram_block1a0~porta_datain_reg0  ; NADV                   ; NWE         ; 0.000        ; 0.338      ; 0.998      ;
; 0.545  ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[7]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 1.083      ; 1.347      ;
; 0.561  ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[0]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 1.086      ; 1.366      ;
; 0.561  ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[1]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 1.086      ; 1.366      ;
; 0.561  ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[2]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 1.086      ; 1.366      ;
; 0.561  ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[3]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 1.086      ; 1.366      ;
; 0.561  ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[4]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 1.086      ; 1.366      ;
; 0.561  ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[5]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 1.086      ; 1.366      ;
; 0.561  ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[6]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 1.086      ; 1.366      ;
; 0.561  ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[7]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 1.086      ; 1.366      ;
; 0.561  ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[9]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 1.086      ; 1.366      ;
; 0.561  ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[11]                                                                                          ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 1.086      ; 1.366      ;
; 0.561  ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[14]                                                                                          ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 1.086      ; 1.366      ;
; 0.573  ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[8]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 1.083      ; 1.375      ;
; 0.573  ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[10]                                                                                          ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 1.083      ; 1.375      ;
; 0.573  ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[12]                                                                                          ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 1.083      ; 1.375      ;
; 0.573  ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[13]                                                                                          ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 1.083      ; 1.375      ;
; 0.585  ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[15]                                                                                          ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 1.087      ; 1.391      ;
; 0.615  ; SAVE_ADDR:inst|ADDR[18] ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|ram_block1a0~porta_we_reg       ; NADV                   ; NWE         ; 0.000        ; 0.336      ; 1.085      ;
; 0.646  ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[0]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 1.087      ; 1.452      ;
; 0.646  ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[1]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 1.087      ; 1.452      ;
; 0.646  ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[2]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 1.087      ; 1.452      ;
; 0.646  ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[3]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 1.087      ; 1.452      ;
; 0.646  ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[4]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 1.087      ; 1.452      ;
; 0.646  ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[5]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 1.087      ; 1.452      ;
; 0.646  ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[6]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 1.087      ; 1.452      ;
; 0.646  ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[8]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 1.087      ; 1.452      ;
; 0.646  ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[9]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 1.087      ; 1.452      ;
; 0.646  ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[10]                                                                                          ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 1.087      ; 1.452      ;
; 0.646  ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[11]                                                                                          ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 1.087      ; 1.452      ;
; 0.646  ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[12]                                                                                          ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 1.087      ; 1.452      ;
; 0.646  ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[13]                                                                                          ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 1.087      ; 1.452      ;
; 0.646  ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[14]                                                                                          ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 1.087      ; 1.452      ;
; 0.646  ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[15]                                                                                          ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 1.087      ; 1.452      ;
; 0.664  ; SAVE_ADDR:inst|ADDR[16] ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|ram_block1a0~porta_address_reg0 ; NADV                   ; NWE         ; 0.000        ; 0.336      ; 1.134      ;
; 0.664  ; SAVE_ADDR:inst|ADDR[16] ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|ram_block1a0~porta_datain_reg0  ; NADV                   ; NWE         ; 0.000        ; 0.338      ; 1.136      ;
; 0.678  ; SAVE_ADDR:inst|ADDR[10] ; BUFF:inst6|DATA_OUT[7]                                                                                           ; NADV                   ; NWE         ; 0.000        ; 0.145      ; 0.937      ;
; 0.766  ; SAVE_ADDR:inst|ADDR[0]  ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|ram_block1a0~porta_address_reg0 ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 1.274      ; 1.779      ;
; 0.779  ; SAVE_ADDR:inst|ADDR[10] ; BUFF:inst6|DATA_OUT[0]                                                                                           ; NADV                   ; NWE         ; 0.000        ; 0.149      ; 1.042      ;
; 0.779  ; SAVE_ADDR:inst|ADDR[10] ; BUFF:inst6|DATA_OUT[1]                                                                                           ; NADV                   ; NWE         ; 0.000        ; 0.149      ; 1.042      ;
; 0.779  ; SAVE_ADDR:inst|ADDR[10] ; BUFF:inst6|DATA_OUT[2]                                                                                           ; NADV                   ; NWE         ; 0.000        ; 0.149      ; 1.042      ;
; 0.779  ; SAVE_ADDR:inst|ADDR[10] ; BUFF:inst6|DATA_OUT[3]                                                                                           ; NADV                   ; NWE         ; 0.000        ; 0.149      ; 1.042      ;
; 0.779  ; SAVE_ADDR:inst|ADDR[10] ; BUFF:inst6|DATA_OUT[4]                                                                                           ; NADV                   ; NWE         ; 0.000        ; 0.149      ; 1.042      ;
; 0.779  ; SAVE_ADDR:inst|ADDR[10] ; BUFF:inst6|DATA_OUT[5]                                                                                           ; NADV                   ; NWE         ; 0.000        ; 0.149      ; 1.042      ;
; 0.779  ; SAVE_ADDR:inst|ADDR[10] ; BUFF:inst6|DATA_OUT[6]                                                                                           ; NADV                   ; NWE         ; 0.000        ; 0.149      ; 1.042      ;
; 0.779  ; SAVE_ADDR:inst|ADDR[10] ; BUFF:inst6|DATA_OUT[8]                                                                                           ; NADV                   ; NWE         ; 0.000        ; 0.149      ; 1.042      ;
; 0.779  ; SAVE_ADDR:inst|ADDR[10] ; BUFF:inst6|DATA_OUT[9]                                                                                           ; NADV                   ; NWE         ; 0.000        ; 0.149      ; 1.042      ;
; 0.779  ; SAVE_ADDR:inst|ADDR[10] ; BUFF:inst6|DATA_OUT[10]                                                                                          ; NADV                   ; NWE         ; 0.000        ; 0.149      ; 1.042      ;
; 0.779  ; SAVE_ADDR:inst|ADDR[10] ; BUFF:inst6|DATA_OUT[11]                                                                                          ; NADV                   ; NWE         ; 0.000        ; 0.149      ; 1.042      ;
; 0.779  ; SAVE_ADDR:inst|ADDR[10] ; BUFF:inst6|DATA_OUT[12]                                                                                          ; NADV                   ; NWE         ; 0.000        ; 0.149      ; 1.042      ;
; 0.779  ; SAVE_ADDR:inst|ADDR[10] ; BUFF:inst6|DATA_OUT[13]                                                                                          ; NADV                   ; NWE         ; 0.000        ; 0.149      ; 1.042      ;
; 0.779  ; SAVE_ADDR:inst|ADDR[10] ; BUFF:inst6|DATA_OUT[14]                                                                                          ; NADV                   ; NWE         ; 0.000        ; 0.149      ; 1.042      ;
; 0.779  ; SAVE_ADDR:inst|ADDR[10] ; BUFF:inst6|DATA_OUT[15]                                                                                          ; NADV                   ; NWE         ; 0.000        ; 0.149      ; 1.042      ;
; 0.817  ; SAVE_ADDR:inst|ADDR[18] ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|ram_block1a0~porta_address_reg0 ; NADV                   ; NWE         ; 0.000        ; 0.336      ; 1.287      ;
+--------+-------------------------+------------------------------------------------------------------------------------------------------------------+------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'inst2|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                             ;
+-------+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                       ; To Node                                                                                                                         ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.122 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[1]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a4~porta_address_reg0    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.225      ; 0.451      ;
; 0.165 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[10]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a4~porta_address_reg0    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.223      ; 0.492      ;
; 0.170 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[3]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a4~porta_address_reg0    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.223      ; 0.497      ;
; 0.171 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[9]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a4~porta_address_reg0    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.224      ; 0.499      ;
; 0.182 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[5]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a4~porta_address_reg0    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.219      ; 0.505      ;
; 0.184 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[2]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a4~porta_address_reg0    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.225      ; 0.513      ;
; 0.184 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[7]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a4~porta_address_reg0    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.219      ; 0.507      ;
; 0.186 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a3                       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a3                       ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a5                       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a5                       ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a6                       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a6                       ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a7                       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a7                       ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a8                       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a8                       ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a0                       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a0                       ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a2                       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a2                       ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a4                       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a4                       ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a9                       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a9                       ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a11                      ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a11                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a12                      ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a12                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a1                       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a1                       ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a10                      ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a10                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.189 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[5]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_address_reg0    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.218      ; 0.511      ;
; 0.192 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[5]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a6~porta_address_reg0    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.216      ; 0.512      ;
; 0.193 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[2]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[2]  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[10] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[10] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[0]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[0]  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[7]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[7]  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[8]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[8]  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[9]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[9]  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[7]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a6~porta_address_reg0    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.216      ; 0.514      ;
; 0.198 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a12                      ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[12]                                                  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.318      ;
; 0.200 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a12                      ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|sub_parity10a[3]                 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.320      ;
; 0.200 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[7]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_address_reg0    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.218      ; 0.522      ;
; 0.203 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[6]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[6]                                           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.324      ;
; 0.206 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[5]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a2~porta_address_reg0    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.219      ; 0.529      ;
; 0.207 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[5]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[5]                                           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.328      ;
; 0.209 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a7                       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[7]                                                   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.330      ;
; 0.214 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a1                       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[1]                                                   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.334      ;
; 0.254 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|sub_parity10a[2]                 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|parity9                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.375      ;
; 0.267 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[5]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[5]  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.387      ;
; 0.267 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[4]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[4]  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.388      ;
; 0.267 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[11] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[11] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.387      ;
; 0.268 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[12] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[12] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.388      ;
; 0.268 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a2                       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[2]                                                   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.388      ;
; 0.268 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[3]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[3]  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.389      ;
; 0.269 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a2                       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|sub_parity10a[0]                 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.389      ;
; 0.269 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[6]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[6]  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.389      ;
; 0.271 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a8                       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[8]                                                   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.392      ;
; 0.272 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a0                       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|sub_parity10a[0]                 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.392      ;
; 0.274 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a11                      ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[11]                                                  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.394      ;
; 0.277 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a5                       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|sub_parity10a[1]                 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.398      ;
; 0.279 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|parity9                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a1                       ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.398      ;
; 0.281 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|parity9                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a0                       ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.400      ;
; 0.293 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[4]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_address_reg0    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.218      ; 0.615      ;
; 0.296 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a5                       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[5]                                                   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.417      ;
; 0.300 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[6]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a6~porta_address_reg0    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.221      ; 0.625      ;
; 0.307 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[4]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a6~porta_address_reg0    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.216      ; 0.627      ;
; 0.308 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a8                       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|sub_parity10a[2]                 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.429      ;
; 0.308 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[3]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_address_reg0    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.222      ; 0.634      ;
; 0.309 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[3]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a6~porta_address_reg0    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.220      ; 0.633      ;
; 0.309 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a7                       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|sub_parity10a[1]                 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.430      ;
; 0.311 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[3]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a2~porta_address_reg0    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.223      ; 0.638      ;
; 0.312 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a6                       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|sub_parity10a[1]                 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.433      ;
; 0.315 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[2]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a6~porta_address_reg0    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.222      ; 0.641      ;
; 0.316 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a1                       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|sub_parity10a[0]                 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.436      ;
; 0.317 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a6                       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a7                       ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.438      ;
; 0.317 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a1                       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a2                       ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.437      ;
; 0.317 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a9                       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a10                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.437      ;
; 0.319 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a0                       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a2                       ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.439      ;
; 0.320 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[9]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a6~porta_address_reg0    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.221      ; 0.645      ;
; 0.323 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[12]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a4~porta_address_reg0    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.223      ; 0.650      ;
; 0.323 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a5                       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a7                       ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.444      ;
; 0.324 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a5                       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a6                       ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.445      ;
; 0.327 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[6]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a4~porta_address_reg0    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.224      ; 0.655      ;
; 0.328 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[0]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a2~porta_address_reg0    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.224      ; 0.656      ;
; 0.328 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[2]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a2~porta_address_reg0    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.225      ; 0.657      ;
; 0.329 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[8]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a2~porta_address_reg0    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.223      ; 0.656      ;
; 0.332 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[9]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a2~porta_address_reg0    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.224      ; 0.660      ;
; 0.338 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[2]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[2]                                           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.460      ;
; 0.338 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[0]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_address_reg0    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.223      ; 0.665      ;
; 0.338 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a0                       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a1                       ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.458      ;
; 0.339 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[10]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a6~porta_address_reg0    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.220      ; 0.663      ;
; 0.342 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[7]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a2~porta_address_reg0    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.219      ; 0.665      ;
; 0.348 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[4]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a2~porta_address_reg0    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.219      ; 0.671      ;
; 0.351 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[10]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a2~porta_address_reg0    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.223      ; 0.678      ;
; 0.364 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a10                      ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[10]                                                  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.483      ;
; 0.365 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a10                      ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|sub_parity10a[2]                 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.484      ;
; 0.376 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|sub_parity10a[0]                 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|parity9                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.498      ;
; 0.385 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|sub_parity10a[3]                 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|parity9                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.505      ;
; 0.388 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a11                      ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|sub_parity10a[2]                 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.508      ;
; 0.396 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a10                      ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a11                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.515      ;
; 0.397 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a10                      ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a12                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.516      ;
; 0.410 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[11]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[11]                                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.530      ;
; 0.414 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[1]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a6~porta_address_reg0    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.222      ; 0.740      ;
; 0.415 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|sub_parity10a[1]                 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|parity9                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.032      ; 0.531      ;
; 0.423 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[3]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[3]                                           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.542      ;
; 0.423 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a4                       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|sub_parity10a[1]                 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.548      ;
; 0.425 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a4                       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[4]                                                   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.550      ;
; 0.428 ; ADC_FIFO:inst4|wr_enable                                                                                                        ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a4~porta_we_reg          ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.273      ; 0.825      ;
; 0.429 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[1]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_address_reg0    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.224      ; 0.757      ;
; 0.433 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[9]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[9]                                           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.554      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'SAVE_ADDR:inst|ADDR[0]'                                                                                                                                                                                   ;
+-------+----------------------------------------------------------------------------------------------------+-----------------------------------------+--------------+------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                          ; To Node                                 ; Launch Clock ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------+-----------------------------------------+--------------+------------------------+--------------+------------+------------+
; 0.175 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[2] ; BUFF_SEND_DATA:inst11|DATA_OUT[2]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; -0.500       ; 0.848      ; 0.553      ;
; 0.179 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[3] ; BUFF_SEND_DATA:inst11|DATA_OUT[3]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; -0.500       ; 0.847      ; 0.556      ;
; 0.314 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[1] ; BUFF_SEND_DATA:inst11|DATA_OUT[1]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; -0.500       ; 0.849      ; 0.693      ;
; 0.323 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[0] ; BUFF_SEND_DATA:inst11|DATA_OUT[0]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; -0.500       ; 0.851      ; 0.704      ;
; 0.327 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[6] ; BUFF_SEND_DATA:inst11|DATA_OUT[6]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; -0.500       ; 0.852      ; 0.709      ;
; 0.335 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[7] ; BUFF_SEND_DATA:inst11|DATA_OUT[7]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; -0.500       ; 0.851      ; 0.716      ;
; 0.345 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[5] ; BUFF_SEND_DATA:inst11|DATA_OUT[5]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; -0.500       ; 0.848      ; 0.723      ;
; 0.351 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[4] ; BUFF_SEND_DATA:inst11|DATA_OUT[4]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; -0.500       ; 0.850      ; 0.731      ;
+-------+----------------------------------------------------------------------------------------------------+-----------------------------------------+--------------+------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'NOE'                                                                                                                                                                                                                                                                                                                          ;
+-------+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                       ; To Node                                                                                                                         ; Launch Clock           ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------+--------------+------------+------------+
; 0.176 ; SAVE_ADDR:inst|ADDR[0]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[5]                              ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.235      ; 1.636      ;
; 0.176 ; SAVE_ADDR:inst|ADDR[0]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[4]                              ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.235      ; 1.636      ;
; 0.186 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a6                       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a6                       ; NOE                    ; NOE         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a4                       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a4                       ; NOE                    ; NOE         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a8                       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a8                       ; NOE                    ; NOE         ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a3                       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a3                       ; NOE                    ; NOE         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a9                       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a9                       ; NOE                    ; NOE         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a10                      ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a10                      ; NOE                    ; NOE         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a12                      ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a12                      ; NOE                    ; NOE         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a0                       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a0                       ; NOE                    ; NOE         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a1                       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a1                       ; NOE                    ; NOE         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a2                       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a2                       ; NOE                    ; NOE         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a5                       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a5                       ; NOE                    ; NOE         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a7                       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a7                       ; NOE                    ; NOE         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a11                      ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a11                      ; NOE                    ; NOE         ; 0.000        ; 0.036      ; 0.307      ;
; 0.193 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[5]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[5]  ; NOE                    ; NOE         ; 0.000        ; 0.037      ; 0.314      ;
; 0.197 ; SAVE_ADDR:inst|ADDR[0]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[7]                              ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.232      ; 1.654      ;
; 0.197 ; SAVE_ADDR:inst|ADDR[0]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[6]                              ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.232      ; 1.654      ;
; 0.199 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a3                       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~portb_address_reg0    ; NOE                    ; NOE         ; 0.000        ; 0.180      ; 0.483      ;
; 0.200 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a8                       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a6~portb_address_reg0    ; NOE                    ; NOE         ; 0.000        ; 0.182      ; 0.486      ;
; 0.206 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a6                       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a6~portb_address_reg0    ; NOE                    ; NOE         ; 0.000        ; 0.182      ; 0.492      ;
; 0.208 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a11                      ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[11]                                                  ; NOE                    ; NOE         ; 0.000        ; 0.036      ; 0.328      ;
; 0.209 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a5                       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a6~portb_address_reg0    ; NOE                    ; NOE         ; 0.000        ; 0.178      ; 0.491      ;
; 0.216 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a3                       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a6~portb_address_reg0    ; NOE                    ; NOE         ; 0.000        ; 0.178      ; 0.498      ;
; 0.223 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a1                       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a6~portb_address_reg0    ; NOE                    ; NOE         ; 0.000        ; 0.178      ; 0.505      ;
; 0.223 ; SAVE_ADDR:inst|ADDR[0]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[1]                                                   ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.087      ; 1.529      ;
; 0.223 ; SAVE_ADDR:inst|ADDR[0]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[0]                                                   ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.087      ; 1.529      ;
; 0.223 ; SAVE_ADDR:inst|ADDR[0]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[3]                                                   ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.087      ; 1.529      ;
; 0.223 ; SAVE_ADDR:inst|ADDR[0]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[4]                                                   ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.087      ; 1.529      ;
; 0.226 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a2                       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a6~portb_address_reg0    ; NOE                    ; NOE         ; 0.000        ; 0.178      ; 0.508      ;
; 0.230 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a9                       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a6~portb_address_reg0    ; NOE                    ; NOE         ; 0.000        ; 0.182      ; 0.516      ;
; 0.269 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a12                      ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|sub_parity7a[3]                  ; NOE                    ; NOE         ; 0.000        ; 0.036      ; 0.389      ;
; 0.270 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a12                      ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[12]                                                  ; NOE                    ; NOE         ; 0.000        ; 0.036      ; 0.390      ;
; 0.279 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a10                      ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[10]                                                  ; NOE                    ; NOE         ; 0.000        ; 0.035      ; 0.398      ;
; 0.283 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a6                       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|sub_parity7a[1]                  ; NOE                    ; NOE         ; 0.000        ; 0.037      ; 0.404      ;
; 0.287 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a6                       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[6]                                                   ; NOE                    ; NOE         ; 0.000        ; 0.037      ; 0.408      ;
; 0.292 ; SAVE_ADDR:inst|ADDR[0]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a2~portb_address_reg0    ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.236      ; 1.767      ;
; 0.293 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a0                       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a1                       ; NOE                    ; NOE         ; 0.000        ; 0.036      ; 0.413      ;
; 0.294 ; SAVE_ADDR:inst|ADDR[0]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|sub_parity7a[0]                  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.086      ; 1.599      ;
; 0.294 ; SAVE_ADDR:inst|ADDR[0]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|sub_parity7a[2]                  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.086      ; 1.599      ;
; 0.294 ; SAVE_ADDR:inst|ADDR[0]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|sub_parity7a[3]                  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.086      ; 1.599      ;
; 0.294 ; SAVE_ADDR:inst|ADDR[0]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|parity6                          ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.086      ; 1.599      ;
; 0.294 ; SAVE_ADDR:inst|ADDR[0]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[10]                                                  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.086      ; 1.599      ;
; 0.294 ; SAVE_ADDR:inst|ADDR[0]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[12]                                                  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.086      ; 1.599      ;
; 0.294 ; SAVE_ADDR:inst|ADDR[0]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[8]                                                   ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.086      ; 1.599      ;
; 0.294 ; SAVE_ADDR:inst|ADDR[0]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[11]                                                  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.086      ; 1.599      ;
; 0.296 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|sub_parity7a[2]                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|parity6                          ; NOE                    ; NOE         ; 0.000        ; 0.036      ; 0.416      ;
; 0.296 ; SAVE_ADDR:inst|ADDR[0]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a1                       ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.091      ; 1.606      ;
; 0.304 ; SAVE_ADDR:inst|ADDR[0]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~portb_address_reg0    ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.235      ; 1.778      ;
; 0.308 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a7                       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a6~portb_address_reg0    ; NOE                    ; NOE         ; 0.000        ; 0.182      ; 0.594      ;
; 0.309 ; SAVE_ADDR:inst|ADDR[0]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[1]                              ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.234      ; 1.768      ;
; 0.309 ; SAVE_ADDR:inst|ADDR[0]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[0]                              ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.234      ; 1.768      ;
; 0.312 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a2                       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a3                       ; NOE                    ; NOE         ; 0.000        ; 0.036      ; 0.432      ;
; 0.313 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a9                       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a10                      ; NOE                    ; NOE         ; 0.000        ; 0.036      ; 0.433      ;
; 0.313 ; SAVE_ADDR:inst|ADDR[0]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[3]                              ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.235      ; 1.773      ;
; 0.313 ; SAVE_ADDR:inst|ADDR[0]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[2]                              ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.235      ; 1.773      ;
; 0.314 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a11                      ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|sub_parity7a[2]                  ; NOE                    ; NOE         ; 0.000        ; 0.036      ; 0.434      ;
; 0.320 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a5                       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a2~portb_address_reg0    ; NOE                    ; NOE         ; 0.000        ; 0.181      ; 0.605      ;
; 0.321 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a5                       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~portb_address_reg0    ; NOE                    ; NOE         ; 0.000        ; 0.180      ; 0.605      ;
; 0.323 ; SAVE_ADDR:inst|ADDR[0]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|sub_parity7a[1]                  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.088      ; 1.630      ;
; 0.323 ; SAVE_ADDR:inst|ADDR[0]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[7]                                                   ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.088      ; 1.630      ;
; 0.323 ; SAVE_ADDR:inst|ADDR[0]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[2]                                                   ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.088      ; 1.630      ;
; 0.323 ; SAVE_ADDR:inst|ADDR[0]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[5]                                                   ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.088      ; 1.630      ;
; 0.323 ; SAVE_ADDR:inst|ADDR[0]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[9]                                                   ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.088      ; 1.630      ;
; 0.323 ; SAVE_ADDR:inst|ADDR[0]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[6]                                                   ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.088      ; 1.630      ;
; 0.334 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[12] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[12] ; NOE                    ; NOE         ; 0.000        ; 0.036      ; 0.454      ;
; 0.334 ; SAVE_ADDR:inst|ADDR[0]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a4~portb_address_reg0    ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.236      ; 1.809      ;
; 0.342 ; SAVE_ADDR:inst|ADDR[0]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a4                       ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.088      ; 1.649      ;
; 0.342 ; SAVE_ADDR:inst|ADDR[0]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a6~portb_address_reg0    ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.233      ; 1.814      ;
; 0.347 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a1                       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a4~portb_address_reg0    ; NOE                    ; NOE         ; 0.000        ; 0.181      ; 0.632      ;
; 0.348 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[6]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[6]  ; NOE                    ; NOE         ; 0.000        ; 0.037      ; 0.469      ;
; 0.356 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a4                       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[4]                                                   ; NOE                    ; NOE         ; 0.000        ; 0.036      ; 0.476      ;
; 0.357 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a3                       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a2~portb_address_reg0    ; NOE                    ; NOE         ; 0.000        ; 0.181      ; 0.642      ;
; 0.358 ; SAVE_ADDR:inst|ADDR[0]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a2                       ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.091      ; 1.668      ;
; 0.362 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a4                       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a2~portb_address_reg0    ; NOE                    ; NOE         ; 0.000        ; 0.185      ; 0.651      ;
; 0.363 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a2                       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a4~portb_address_reg0    ; NOE                    ; NOE         ; 0.000        ; 0.181      ; 0.648      ;
; 0.363 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|sub_parity7a[3]                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|parity6                          ; NOE                    ; NOE         ; 0.000        ; 0.036      ; 0.483      ;
; 0.365 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|sub_parity7a[1]                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|parity6                          ; NOE                    ; NOE         ; 0.000        ; 0.035      ; 0.484      ;
; 0.368 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a4                       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|sub_parity7a[1]                  ; NOE                    ; NOE         ; 0.000        ; 0.037      ; 0.489      ;
; 0.368 ; SAVE_ADDR:inst|ADDR[0]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a7                       ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.087      ; 1.674      ;
; 0.370 ; SAVE_ADDR:inst|ADDR[0]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a3                       ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.091      ; 1.680      ;
; 0.374 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a3                       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a4~portb_address_reg0    ; NOE                    ; NOE         ; 0.000        ; 0.181      ; 0.659      ;
; 0.374 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a6                       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a2~portb_address_reg0    ; NOE                    ; NOE         ; 0.000        ; 0.185      ; 0.663      ;
; 0.376 ; SAVE_ADDR:inst|ADDR[0]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a6                       ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.088      ; 1.683      ;
; 0.379 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a2                       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~portb_address_reg0    ; NOE                    ; NOE         ; 0.000        ; 0.180      ; 0.663      ;
; 0.379 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a10                      ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a12                      ; NOE                    ; NOE         ; 0.000        ; 0.035      ; 0.498      ;
; 0.379 ; SAVE_ADDR:inst|ADDR[0]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a0                       ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.091      ; 1.689      ;
; 0.380 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a1                       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~portb_address_reg0    ; NOE                    ; NOE         ; 0.000        ; 0.180      ; 0.664      ;
; 0.382 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a9                       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a4~portb_address_reg0    ; NOE                    ; NOE         ; 0.000        ; 0.185      ; 0.671      ;
; 0.382 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a10                      ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a11                      ; NOE                    ; NOE         ; 0.000        ; 0.035      ; 0.501      ;
; 0.388 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a9                       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~portb_address_reg0    ; NOE                    ; NOE         ; 0.000        ; 0.184      ; 0.676      ;
; 0.399 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a2                       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a2~portb_address_reg0    ; NOE                    ; NOE         ; 0.000        ; 0.181      ; 0.684      ;
; 0.400 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a1                       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a2~portb_address_reg0    ; NOE                    ; NOE         ; 0.000        ; 0.181      ; 0.685      ;
; 0.405 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a9                       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a2~portb_address_reg0    ; NOE                    ; NOE         ; 0.000        ; 0.185      ; 0.694      ;
; 0.407 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a8                       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|sub_parity7a[2]                  ; NOE                    ; NOE         ; 0.000        ; 0.035      ; 0.526      ;
; 0.411 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[9]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[9]  ; NOE                    ; NOE         ; 0.000        ; 0.033      ; 0.528      ;
; 0.420 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a7                       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[7]                                                   ; NOE                    ; NOE         ; 0.000        ; 0.037      ; 0.541      ;
; 0.421 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a7                       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|sub_parity7a[1]                  ; NOE                    ; NOE         ; 0.000        ; 0.037      ; 0.542      ;
; 0.430 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|sub_parity7a[0]                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|parity6                          ; NOE                    ; NOE         ; 0.000        ; 0.036      ; 0.550      ;
; 0.430 ; SAVE_ADDR:inst|ADDR[0]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a10                      ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.087      ; 1.736      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'inst2|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                ;
+-------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                       ; To Node                            ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.187 ; ADC_FIFO:inst4|current_state.START                                                                                              ; ADC_FIFO:inst4|current_state.START ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.418 ; ADC_FIFO:inst4|current_state.START                                                                                              ; ADC_FIFO:inst4|wr_enable           ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.538      ;
; 0.419 ; ADC_FIFO:inst4|current_state.START                                                                                              ; ADC_FIFO:inst4|rd_enable           ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.539      ;
; 0.552 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[1]  ; ADC_FIFO:inst4|current_state.START ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.739      ;
; 0.604 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[12] ; ADC_FIFO:inst4|current_state.START ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 0.792      ;
; 0.611 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[10] ; ADC_FIFO:inst4|current_state.START ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 0.799      ;
; 0.643 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[6]  ; ADC_FIFO:inst4|current_state.START ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.830      ;
; 0.649 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[9]  ; ADC_FIFO:inst4|current_state.START ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.836      ;
; 0.705 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[5]  ; ADC_FIFO:inst4|current_state.START ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.892      ;
; 0.722 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[11] ; ADC_FIFO:inst4|current_state.START ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 0.910      ;
; 0.723 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[10]                                                  ; ADC_FIFO:inst4|current_state.START ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 0.911      ;
; 0.726 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[12]                                                  ; ADC_FIFO:inst4|current_state.START ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 0.914      ;
; 0.728 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[8]  ; ADC_FIFO:inst4|current_state.START ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 0.916      ;
; 0.783 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[1]  ; ADC_FIFO:inst4|wr_enable           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.970      ;
; 0.784 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[1]  ; ADC_FIFO:inst4|rd_enable           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.971      ;
; 0.820 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[4]  ; ADC_FIFO:inst4|current_state.START ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.004      ;
; 0.826 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[7]  ; ADC_FIFO:inst4|current_state.START ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.010      ;
; 0.835 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[12] ; ADC_FIFO:inst4|wr_enable           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 1.023      ;
; 0.836 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[12] ; ADC_FIFO:inst4|rd_enable           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 1.024      ;
; 0.842 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[10] ; ADC_FIFO:inst4|wr_enable           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 1.030      ;
; 0.843 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[8]                                                   ; ADC_FIFO:inst4|current_state.START ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 1.031      ;
; 0.843 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[10] ; ADC_FIFO:inst4|rd_enable           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 1.031      ;
; 0.849 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[1]                                                   ; ADC_FIFO:inst4|current_state.START ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 1.039      ;
; 0.874 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[6]  ; ADC_FIFO:inst4|wr_enable           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.061      ;
; 0.875 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[6]  ; ADC_FIFO:inst4|rd_enable           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.062      ;
; 0.880 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[9]  ; ADC_FIFO:inst4|wr_enable           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.067      ;
; 0.881 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[9]  ; ADC_FIFO:inst4|rd_enable           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.068      ;
; 0.897 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[2]  ; ADC_FIFO:inst4|current_state.START ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 1.086      ;
; 0.918 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[11]                                                  ; ADC_FIFO:inst4|current_state.START ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 1.107      ;
; 0.936 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[5]  ; ADC_FIFO:inst4|wr_enable           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.123      ;
; 0.937 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[5]  ; ADC_FIFO:inst4|rd_enable           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.124      ;
; 0.941 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[4]                                                   ; ADC_FIFO:inst4|current_state.START ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.125      ;
; 0.951 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[7]                                                   ; ADC_FIFO:inst4|current_state.START ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.135      ;
; 0.953 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[11] ; ADC_FIFO:inst4|wr_enable           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 1.141      ;
; 0.954 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[10]                                                  ; ADC_FIFO:inst4|wr_enable           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 1.142      ;
; 0.954 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[11] ; ADC_FIFO:inst4|rd_enable           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 1.142      ;
; 0.955 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[10]                                                  ; ADC_FIFO:inst4|rd_enable           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 1.143      ;
; 0.957 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[12]                                                  ; ADC_FIFO:inst4|wr_enable           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 1.145      ;
; 0.958 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[12]                                                  ; ADC_FIFO:inst4|rd_enable           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 1.146      ;
; 0.959 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[8]  ; ADC_FIFO:inst4|wr_enable           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 1.147      ;
; 0.960 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[8]  ; ADC_FIFO:inst4|rd_enable           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 1.148      ;
; 0.965 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[9]                                                   ; ADC_FIFO:inst4|current_state.START ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 1.154      ;
; 0.996 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[6]                                                   ; ADC_FIFO:inst4|current_state.START ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 1.185      ;
; 1.015 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[3]  ; ADC_FIFO:inst4|current_state.START ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 1.204      ;
; 1.023 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[0]  ; ADC_FIFO:inst4|current_state.START ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 1.212      ;
; 1.049 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[2]                                                   ; ADC_FIFO:inst4|current_state.START ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 1.239      ;
; 1.051 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[4]  ; ADC_FIFO:inst4|wr_enable           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.235      ;
; 1.052 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[4]  ; ADC_FIFO:inst4|rd_enable           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.236      ;
; 1.057 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[7]  ; ADC_FIFO:inst4|wr_enable           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.241      ;
; 1.058 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[7]  ; ADC_FIFO:inst4|rd_enable           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.242      ;
; 1.074 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[8]                                                   ; ADC_FIFO:inst4|wr_enable           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 1.262      ;
; 1.075 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[8]                                                   ; ADC_FIFO:inst4|rd_enable           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 1.263      ;
; 1.076 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[5]                                                   ; ADC_FIFO:inst4|current_state.START ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.260      ;
; 1.080 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[1]                                                   ; ADC_FIFO:inst4|wr_enable           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 1.270      ;
; 1.081 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[1]                                                   ; ADC_FIFO:inst4|rd_enable           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 1.271      ;
; 1.128 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[2]  ; ADC_FIFO:inst4|wr_enable           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 1.317      ;
; 1.129 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[2]  ; ADC_FIFO:inst4|rd_enable           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 1.318      ;
; 1.135 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[0]                                                   ; ADC_FIFO:inst4|current_state.START ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 1.324      ;
; 1.149 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[11]                                                  ; ADC_FIFO:inst4|wr_enable           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 1.338      ;
; 1.150 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[11]                                                  ; ADC_FIFO:inst4|rd_enable           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 1.339      ;
; 1.172 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[4]                                                   ; ADC_FIFO:inst4|wr_enable           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.356      ;
; 1.173 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[4]                                                   ; ADC_FIFO:inst4|rd_enable           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.357      ;
; 1.182 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[7]                                                   ; ADC_FIFO:inst4|wr_enable           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.366      ;
; 1.183 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[7]                                                   ; ADC_FIFO:inst4|rd_enable           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.367      ;
; 1.196 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[9]                                                   ; ADC_FIFO:inst4|wr_enable           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 1.385      ;
; 1.197 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[9]                                                   ; ADC_FIFO:inst4|rd_enable           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 1.386      ;
; 1.219 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[3]                                                   ; ADC_FIFO:inst4|current_state.START ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 1.407      ;
; 1.227 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[6]                                                   ; ADC_FIFO:inst4|wr_enable           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 1.416      ;
; 1.228 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[6]                                                   ; ADC_FIFO:inst4|rd_enable           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 1.417      ;
; 1.246 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[3]  ; ADC_FIFO:inst4|wr_enable           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 1.435      ;
; 1.247 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[3]  ; ADC_FIFO:inst4|rd_enable           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 1.436      ;
; 1.254 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[0]  ; ADC_FIFO:inst4|wr_enable           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 1.443      ;
; 1.255 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[0]  ; ADC_FIFO:inst4|rd_enable           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 1.444      ;
; 1.280 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[2]                                                   ; ADC_FIFO:inst4|wr_enable           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 1.470      ;
; 1.281 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[2]                                                   ; ADC_FIFO:inst4|rd_enable           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 1.471      ;
; 1.307 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[5]                                                   ; ADC_FIFO:inst4|wr_enable           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.491      ;
; 1.308 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[5]                                                   ; ADC_FIFO:inst4|rd_enable           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.492      ;
; 1.366 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[0]                                                   ; ADC_FIFO:inst4|wr_enable           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 1.555      ;
; 1.367 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[0]                                                   ; ADC_FIFO:inst4|rd_enable           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 1.556      ;
; 1.450 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[3]                                                   ; ADC_FIFO:inst4|wr_enable           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 1.638      ;
; 1.451 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[3]                                                   ; ADC_FIFO:inst4|rd_enable           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 1.639      ;
; 1.875 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[0]  ; ADC_FIFO:inst4|current_state.START ; NOE                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.098     ; 0.971      ;
; 1.877 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[1]  ; ADC_FIFO:inst4|current_state.START ; NOE                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.098     ; 0.973      ;
; 1.881 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[2]  ; ADC_FIFO:inst4|current_state.START ; NOE                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.098     ; 0.977      ;
; 1.891 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[4]  ; ADC_FIFO:inst4|current_state.START ; NOE                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.098     ; 0.987      ;
; 1.894 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[3]                                                   ; ADC_FIFO:inst4|current_state.START ; NOE                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.098     ; 0.990      ;
; 1.894 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[1]                                                   ; ADC_FIFO:inst4|current_state.START ; NOE                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.098     ; 0.990      ;
; 1.899 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[2]                                                   ; ADC_FIFO:inst4|current_state.START ; NOE                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.098     ; 0.995      ;
; 1.986 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[7]                                                   ; ADC_FIFO:inst4|current_state.START ; NOE                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.098     ; 1.082      ;
; 1.994 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[0]                                                   ; ADC_FIFO:inst4|current_state.START ; NOE                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.098     ; 1.090      ;
; 1.996 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[5]  ; ADC_FIFO:inst4|current_state.START ; NOE                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.098     ; 1.092      ;
; 2.004 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[3]  ; ADC_FIFO:inst4|current_state.START ; NOE                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.098     ; 1.100      ;
; 2.009 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[5]                                                   ; ADC_FIFO:inst4|current_state.START ; NOE                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.098     ; 1.105      ;
; 2.020 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[7]  ; ADC_FIFO:inst4|current_state.START ; NOE                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.098     ; 1.116      ;
; 2.031 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[6]  ; ADC_FIFO:inst4|current_state.START ; NOE                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.098     ; 1.127      ;
; 2.050 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[6]                                                   ; ADC_FIFO:inst4|current_state.START ; NOE                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.098     ; 1.146      ;
; 2.068 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[4]                                                   ; ADC_FIFO:inst4|current_state.START ; NOE                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.098     ; 1.164      ;
; 2.092 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[8]  ; ADC_FIFO:inst4|current_state.START ; NOE                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.097     ; 1.189      ;
; 2.106 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[0]  ; ADC_FIFO:inst4|wr_enable           ; NOE                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.098     ; 1.202      ;
; 2.107 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[0]  ; ADC_FIFO:inst4|rd_enable           ; NOE                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.098     ; 1.203      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk'                                                                                                                                                                                         ;
+-------+-------------------------+------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node               ; To Node                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------+------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.293 ; phase_acc:inst3|acc[6]  ; phase_acc:inst3|acc[6]                                                                                           ; clk          ; clk         ; 0.000        ; 0.036      ; 0.413      ;
; 0.293 ; phase_acc:inst3|acc[15] ; phase_acc:inst3|acc[15]                                                                                          ; clk          ; clk         ; 0.000        ; 0.036      ; 0.413      ;
; 0.293 ; phase_acc:inst3|acc[16] ; phase_acc:inst3|acc[16]                                                                                          ; clk          ; clk         ; 0.000        ; 0.036      ; 0.413      ;
; 0.294 ; phase_acc:inst3|acc[1]  ; phase_acc:inst3|acc[1]                                                                                           ; clk          ; clk         ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; phase_acc:inst3|acc[3]  ; phase_acc:inst3|acc[3]                                                                                           ; clk          ; clk         ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; phase_acc:inst3|acc[5]  ; phase_acc:inst3|acc[5]                                                                                           ; clk          ; clk         ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; phase_acc:inst3|acc[8]  ; phase_acc:inst3|acc[8]                                                                                           ; clk          ; clk         ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; phase_acc:inst3|acc[11] ; phase_acc:inst3|acc[11]                                                                                          ; clk          ; clk         ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; phase_acc:inst3|acc[12] ; phase_acc:inst3|acc[12]                                                                                          ; clk          ; clk         ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; phase_acc:inst3|acc[13] ; phase_acc:inst3|acc[13]                                                                                          ; clk          ; clk         ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; phase_acc:inst3|acc[18] ; phase_acc:inst3|acc[18]                                                                                          ; clk          ; clk         ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; phase_acc:inst3|acc[19] ; phase_acc:inst3|acc[19]                                                                                          ; clk          ; clk         ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; phase_acc:inst3|acc[22] ; phase_acc:inst3|acc[22]                                                                                          ; clk          ; clk         ; 0.000        ; 0.036      ; 0.414      ;
; 0.295 ; phase_acc:inst3|acc[7]  ; phase_acc:inst3|acc[7]                                                                                           ; clk          ; clk         ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; phase_acc:inst3|acc[9]  ; phase_acc:inst3|acc[9]                                                                                           ; clk          ; clk         ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; phase_acc:inst3|acc[10] ; phase_acc:inst3|acc[10]                                                                                          ; clk          ; clk         ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; phase_acc:inst3|acc[17] ; phase_acc:inst3|acc[17]                                                                                          ; clk          ; clk         ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; phase_acc:inst3|acc[21] ; phase_acc:inst3|acc[21]                                                                                          ; clk          ; clk         ; 0.000        ; 0.036      ; 0.415      ;
; 0.296 ; phase_acc:inst3|acc[23] ; phase_acc:inst3|acc[23]                                                                                          ; clk          ; clk         ; 0.000        ; 0.036      ; 0.416      ;
; 0.299 ; phase_acc:inst3|acc[0]  ; phase_acc:inst3|acc[0]                                                                                           ; clk          ; clk         ; 0.000        ; 0.036      ; 0.419      ;
; 0.305 ; phase_acc:inst3|acc[31] ; phase_acc:inst3|acc[31]                                                                                          ; clk          ; clk         ; 0.000        ; 0.036      ; 0.425      ;
; 0.306 ; phase_acc:inst3|acc[24] ; phase_acc:inst3|acc[24]                                                                                          ; clk          ; clk         ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; phase_acc:inst3|acc[27] ; phase_acc:inst3|acc[27]                                                                                          ; clk          ; clk         ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; phase_acc:inst3|acc[29] ; phase_acc:inst3|acc[29]                                                                                          ; clk          ; clk         ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; phase_acc:inst3|acc[30] ; phase_acc:inst3|acc[30]                                                                                          ; clk          ; clk         ; 0.000        ; 0.036      ; 0.426      ;
; 0.307 ; phase_acc:inst3|acc[25] ; phase_acc:inst3|acc[25]                                                                                          ; clk          ; clk         ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; phase_acc:inst3|acc[26] ; phase_acc:inst3|acc[26]                                                                                          ; clk          ; clk         ; 0.000        ; 0.036      ; 0.427      ;
; 0.312 ; BUFF:inst5|DATA_OUT[10] ; phase_acc:inst3|acc[10]                                                                                          ; NWE          ; clk         ; 0.000        ; 0.045      ; 0.481      ;
; 0.312 ; BUFF:inst5|DATA_OUT[12] ; phase_acc:inst3|acc[12]                                                                                          ; NWE          ; clk         ; 0.000        ; 0.045      ; 0.481      ;
; 0.314 ; BUFF:inst5|DATA_OUT[13] ; phase_acc:inst3|acc[13]                                                                                          ; NWE          ; clk         ; 0.000        ; 0.045      ; 0.483      ;
; 0.319 ; BUFF:inst5|DATA_OUT[5]  ; phase_acc:inst3|acc[5]                                                                                           ; NWE          ; clk         ; 0.000        ; 0.042      ; 0.485      ;
; 0.323 ; BUFF:inst5|DATA_OUT[2]  ; phase_acc:inst3|acc[2]                                                                                           ; NWE          ; clk         ; 0.000        ; 0.042      ; 0.489      ;
; 0.324 ; BUFF:inst5|DATA_OUT[0]  ; phase_acc:inst3|acc[0]                                                                                           ; NWE          ; clk         ; 0.000        ; 0.042      ; 0.490      ;
; 0.328 ; BUFF:inst5|DATA_OUT[8]  ; phase_acc:inst3|acc[8]                                                                                           ; NWE          ; clk         ; 0.000        ; 0.045      ; 0.497      ;
; 0.332 ; BUFF:inst5|DATA_OUT[3]  ; phase_acc:inst3|acc[3]                                                                                           ; NWE          ; clk         ; 0.000        ; 0.042      ; 0.498      ;
; 0.332 ; BUFF:inst5|DATA_OUT[6]  ; phase_acc:inst3|acc[6]                                                                                           ; NWE          ; clk         ; 0.000        ; 0.042      ; 0.498      ;
; 0.332 ; BUFF:inst5|DATA_OUT[14] ; phase_acc:inst3|acc[14]                                                                                          ; NWE          ; clk         ; 0.000        ; 0.042      ; 0.498      ;
; 0.334 ; BUFF:inst5|DATA_OUT[4]  ; phase_acc:inst3|acc[4]                                                                                           ; NWE          ; clk         ; 0.000        ; 0.042      ; 0.500      ;
; 0.336 ; BUFF:inst5|DATA_OUT[7]  ; phase_acc:inst3|acc[7]                                                                                           ; NWE          ; clk         ; 0.000        ; 0.042      ; 0.502      ;
; 0.337 ; BUFF:inst5|DATA_OUT[11] ; phase_acc:inst3|acc[11]                                                                                          ; NWE          ; clk         ; 0.000        ; 0.042      ; 0.503      ;
; 0.338 ; BUFF:inst5|DATA_OUT[1]  ; phase_acc:inst3|acc[1]                                                                                           ; NWE          ; clk         ; 0.000        ; 0.042      ; 0.504      ;
; 0.360 ; phase_acc:inst3|acc[4]  ; phase_acc:inst3|acc[4]                                                                                           ; clk          ; clk         ; 0.000        ; 0.036      ; 0.480      ;
; 0.360 ; phase_acc:inst3|acc[20] ; phase_acc:inst3|acc[20]                                                                                          ; clk          ; clk         ; 0.000        ; 0.036      ; 0.480      ;
; 0.366 ; phase_acc:inst3|acc[28] ; phase_acc:inst3|acc[28]                                                                                          ; clk          ; clk         ; 0.000        ; 0.036      ; 0.486      ;
; 0.411 ; BUFF:inst6|DATA_OUT[4]  ; phase_acc:inst3|acc[20]                                                                                          ; NWE          ; clk         ; 0.000        ; 0.043      ; 0.578      ;
; 0.415 ; BUFF:inst5|DATA_OUT[9]  ; phase_acc:inst3|acc[9]                                                                                           ; NWE          ; clk         ; 0.000        ; 0.042      ; 0.581      ;
; 0.419 ; BUFF:inst5|DATA_OUT[15] ; phase_acc:inst3|acc[15]                                                                                          ; NWE          ; clk         ; 0.000        ; 0.041      ; 0.584      ;
; 0.439 ; phase_acc:inst3|acc[15] ; phase_acc:inst3|acc[16]                                                                                          ; clk          ; clk         ; 0.000        ; 0.038      ; 0.561      ;
; 0.442 ; phase_acc:inst3|acc[1]  ; phase_acc:inst3|acc[2]                                                                                           ; clk          ; clk         ; 0.000        ; 0.036      ; 0.562      ;
; 0.442 ; phase_acc:inst3|acc[13] ; phase_acc:inst3|acc[14]                                                                                          ; clk          ; clk         ; 0.000        ; 0.036      ; 0.562      ;
; 0.442 ; phase_acc:inst3|acc[28] ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|ram_block1a0~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.183      ; 0.729      ;
; 0.442 ; phase_acc:inst3|acc[5]  ; phase_acc:inst3|acc[6]                                                                                           ; clk          ; clk         ; 0.000        ; 0.036      ; 0.562      ;
; 0.442 ; phase_acc:inst3|acc[11] ; phase_acc:inst3|acc[12]                                                                                          ; clk          ; clk         ; 0.000        ; 0.036      ; 0.562      ;
; 0.442 ; phase_acc:inst3|acc[3]  ; phase_acc:inst3|acc[4]                                                                                           ; clk          ; clk         ; 0.000        ; 0.036      ; 0.562      ;
; 0.442 ; phase_acc:inst3|acc[19] ; phase_acc:inst3|acc[20]                                                                                          ; clk          ; clk         ; 0.000        ; 0.036      ; 0.562      ;
; 0.443 ; phase_acc:inst3|acc[7]  ; phase_acc:inst3|acc[8]                                                                                           ; clk          ; clk         ; 0.000        ; 0.036      ; 0.563      ;
; 0.443 ; phase_acc:inst3|acc[17] ; phase_acc:inst3|acc[18]                                                                                          ; clk          ; clk         ; 0.000        ; 0.036      ; 0.563      ;
; 0.443 ; phase_acc:inst3|acc[21] ; phase_acc:inst3|acc[22]                                                                                          ; clk          ; clk         ; 0.000        ; 0.036      ; 0.563      ;
; 0.443 ; phase_acc:inst3|acc[9]  ; phase_acc:inst3|acc[10]                                                                                          ; clk          ; clk         ; 0.000        ; 0.036      ; 0.563      ;
; 0.444 ; phase_acc:inst3|acc[29] ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|ram_block1a0~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.183      ; 0.731      ;
; 0.444 ; phase_acc:inst3|acc[23] ; phase_acc:inst3|acc[24]                                                                                          ; clk          ; clk         ; 0.000        ; 0.036      ; 0.564      ;
; 0.448 ; phase_acc:inst3|acc[24] ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|ram_block1a0~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.183      ; 0.735      ;
; 0.450 ; BUFF:inst6|DATA_OUT[7]  ; phase_acc:inst3|acc[23]                                                                                          ; NWE          ; clk         ; 0.000        ; 0.047      ; 0.621      ;
; 0.452 ; phase_acc:inst3|acc[0]  ; phase_acc:inst3|acc[1]                                                                                           ; clk          ; clk         ; 0.000        ; 0.036      ; 0.572      ;
; 0.452 ; phase_acc:inst3|acc[6]  ; phase_acc:inst3|acc[7]                                                                                           ; clk          ; clk         ; 0.000        ; 0.036      ; 0.572      ;
; 0.452 ; phase_acc:inst3|acc[16] ; phase_acc:inst3|acc[17]                                                                                          ; clk          ; clk         ; 0.000        ; 0.036      ; 0.572      ;
; 0.453 ; phase_acc:inst3|acc[25] ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|ram_block1a0~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.183      ; 0.740      ;
; 0.453 ; phase_acc:inst3|acc[12] ; phase_acc:inst3|acc[13]                                                                                          ; clk          ; clk         ; 0.000        ; 0.036      ; 0.573      ;
; 0.453 ; phase_acc:inst3|acc[18] ; phase_acc:inst3|acc[19]                                                                                          ; clk          ; clk         ; 0.000        ; 0.036      ; 0.573      ;
; 0.453 ; phase_acc:inst3|acc[8]  ; phase_acc:inst3|acc[9]                                                                                           ; clk          ; clk         ; 0.000        ; 0.036      ; 0.573      ;
; 0.453 ; phase_acc:inst3|acc[22] ; phase_acc:inst3|acc[23]                                                                                          ; clk          ; clk         ; 0.000        ; 0.036      ; 0.573      ;
; 0.454 ; phase_acc:inst3|acc[10] ; phase_acc:inst3|acc[11]                                                                                          ; clk          ; clk         ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; phase_acc:inst3|acc[29] ; phase_acc:inst3|acc[30]                                                                                          ; clk          ; clk         ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; phase_acc:inst3|acc[27] ; phase_acc:inst3|acc[28]                                                                                          ; clk          ; clk         ; 0.000        ; 0.036      ; 0.574      ;
; 0.455 ; phase_acc:inst3|acc[25] ; phase_acc:inst3|acc[26]                                                                                          ; clk          ; clk         ; 0.000        ; 0.036      ; 0.575      ;
; 0.455 ; phase_acc:inst3|acc[0]  ; phase_acc:inst3|acc[2]                                                                                           ; clk          ; clk         ; 0.000        ; 0.036      ; 0.575      ;
; 0.455 ; phase_acc:inst3|acc[6]  ; phase_acc:inst3|acc[8]                                                                                           ; clk          ; clk         ; 0.000        ; 0.036      ; 0.575      ;
; 0.455 ; phase_acc:inst3|acc[16] ; phase_acc:inst3|acc[18]                                                                                          ; clk          ; clk         ; 0.000        ; 0.036      ; 0.575      ;
; 0.456 ; phase_acc:inst3|acc[31] ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|ram_block1a0~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.183      ; 0.743      ;
; 0.456 ; phase_acc:inst3|acc[12] ; phase_acc:inst3|acc[14]                                                                                          ; clk          ; clk         ; 0.000        ; 0.036      ; 0.576      ;
; 0.456 ; phase_acc:inst3|acc[18] ; phase_acc:inst3|acc[20]                                                                                          ; clk          ; clk         ; 0.000        ; 0.036      ; 0.576      ;
; 0.456 ; phase_acc:inst3|acc[8]  ; phase_acc:inst3|acc[10]                                                                                          ; clk          ; clk         ; 0.000        ; 0.036      ; 0.576      ;
; 0.456 ; phase_acc:inst3|acc[22] ; phase_acc:inst3|acc[24]                                                                                          ; clk          ; clk         ; 0.000        ; 0.036      ; 0.576      ;
; 0.457 ; phase_acc:inst3|acc[10] ; phase_acc:inst3|acc[12]                                                                                          ; clk          ; clk         ; 0.000        ; 0.036      ; 0.577      ;
; 0.458 ; phase_acc:inst3|acc[26] ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|ram_block1a0~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.183      ; 0.745      ;
; 0.458 ; phase_acc:inst3|acc[30] ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|ram_block1a0~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.183      ; 0.745      ;
; 0.462 ; BUFF:inst5|DATA_OUT[13] ; phase_acc:inst3|acc[14]                                                                                          ; NWE          ; clk         ; 0.000        ; 0.045      ; 0.631      ;
; 0.465 ; phase_acc:inst3|acc[30] ; phase_acc:inst3|acc[31]                                                                                          ; clk          ; clk         ; 0.000        ; 0.036      ; 0.585      ;
; 0.465 ; phase_acc:inst3|acc[24] ; phase_acc:inst3|acc[25]                                                                                          ; clk          ; clk         ; 0.000        ; 0.036      ; 0.585      ;
; 0.465 ; BUFF:inst6|DATA_OUT[15] ; phase_acc:inst3|acc[31]                                                                                          ; NWE          ; clk         ; 0.000        ; 0.043      ; 0.632      ;
; 0.466 ; phase_acc:inst3|acc[26] ; phase_acc:inst3|acc[27]                                                                                          ; clk          ; clk         ; 0.000        ; 0.036      ; 0.586      ;
; 0.467 ; BUFF:inst5|DATA_OUT[5]  ; phase_acc:inst3|acc[6]                                                                                           ; NWE          ; clk         ; 0.000        ; 0.042      ; 0.633      ;
; 0.468 ; phase_acc:inst3|acc[24] ; phase_acc:inst3|acc[26]                                                                                          ; clk          ; clk         ; 0.000        ; 0.036      ; 0.588      ;
; 0.469 ; phase_acc:inst3|acc[27] ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|ram_block1a0~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.183      ; 0.756      ;
; 0.469 ; phase_acc:inst3|acc[26] ; phase_acc:inst3|acc[28]                                                                                          ; clk          ; clk         ; 0.000        ; 0.036      ; 0.589      ;
; 0.471 ; BUFF:inst5|DATA_OUT[12] ; phase_acc:inst3|acc[13]                                                                                          ; NWE          ; clk         ; 0.000        ; 0.045      ; 0.640      ;
; 0.471 ; BUFF:inst5|DATA_OUT[10] ; phase_acc:inst3|acc[11]                                                                                          ; NWE          ; clk         ; 0.000        ; 0.045      ; 0.640      ;
; 0.474 ; BUFF:inst5|DATA_OUT[10] ; phase_acc:inst3|acc[12]                                                                                          ; NWE          ; clk         ; 0.000        ; 0.045      ; 0.643      ;
; 0.474 ; BUFF:inst5|DATA_OUT[12] ; phase_acc:inst3|acc[14]                                                                                          ; NWE          ; clk         ; 0.000        ; 0.045      ; 0.643      ;
; 0.476 ; BUFF:inst5|DATA_OUT[0]  ; phase_acc:inst3|acc[1]                                                                                           ; NWE          ; clk         ; 0.000        ; 0.042      ; 0.642      ;
+-------+-------------------------+------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'SAVE_ADDR:inst|ADDR[0]'                                                                                      ;
+-------+-----------+-----------------------------------------+--------------+------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                 ; Launch Clock ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+-----------------------------------------+--------------+------------------------+--------------+------------+------------+
; 0.321 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[5]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.500        ; 1.947      ; 1.543      ;
; 0.325 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[6]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.500        ; 1.947      ; 1.540      ;
; 0.325 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[0]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.500        ; 1.949      ; 1.544      ;
; 0.326 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[4]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.500        ; 1.949      ; 1.543      ;
; 0.393 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[5]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 1.000        ; 1.947      ; 1.971      ;
; 0.397 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[6]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 1.000        ; 1.947      ; 1.968      ;
; 0.397 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[4]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 1.000        ; 1.949      ; 1.972      ;
; 0.397 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[0]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 1.000        ; 1.949      ; 1.972      ;
; 0.401 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[2]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.500        ; 1.947      ; 1.543      ;
; 0.402 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[7]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.500        ; 1.946      ; 1.541      ;
; 0.402 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[3]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.500        ; 1.946      ; 1.540      ;
; 0.405 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[1]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.500        ; 1.947      ; 1.539      ;
; 0.473 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[3]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 1.000        ; 1.946      ; 1.969      ;
; 0.473 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[2]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 1.000        ; 1.947      ; 1.971      ;
; 0.474 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[7]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 1.000        ; 1.946      ; 1.969      ;
; 0.476 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[1]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 1.000        ; 1.947      ; 1.968      ;
+-------+-----------+-----------------------------------------+--------------+------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'SAVE_ADDR:inst|ADDR[0]'                                                                                        ;
+--------+-----------+-----------------------------------------+--------------+------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                 ; Launch Clock ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-----------------------------------------+--------------+------------------------+--------------+------------+------------+
; -0.198 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[6]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.000        ; 2.041      ; 1.873      ;
; -0.198 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[1]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.000        ; 2.041      ; 1.873      ;
; -0.197 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[4]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.000        ; 2.043      ; 1.876      ;
; -0.197 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[3]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.000        ; 2.040      ; 1.873      ;
; -0.196 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[7]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.000        ; 2.040      ; 1.874      ;
; -0.196 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[5]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.000        ; 2.041      ; 1.875      ;
; -0.196 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[0]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.000        ; 2.043      ; 1.877      ;
; -0.195 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[2]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.000        ; 2.041      ; 1.876      ;
; -0.123 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[6]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; -0.500       ; 2.041      ; 1.448      ;
; -0.123 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[1]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; -0.500       ; 2.041      ; 1.448      ;
; -0.122 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[4]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; -0.500       ; 2.043      ; 1.451      ;
; -0.122 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[3]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; -0.500       ; 2.040      ; 1.448      ;
; -0.121 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[7]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; -0.500       ; 2.040      ; 1.449      ;
; -0.121 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[0]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; -0.500       ; 2.043      ; 1.452      ;
; -0.120 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[5]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; -0.500       ; 2.041      ; 1.451      ;
; -0.120 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[2]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; -0.500       ; 2.041      ; 1.451      ;
+--------+-----------+-----------------------------------------+--------------+------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'NOE'                                                                                                                                                                 ;
+--------+--------------+----------------+-----------------+-------+------------+---------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock ; Clock Edge ; Target                                                                                                                          ;
+--------+--------------+----------------+-----------------+-------+------------+---------------------------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate       ; NOE   ; Rise       ; NOE                                                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a0                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a1                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a10                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a11                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a12                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a2                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a3                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a4                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a5                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a6                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a7                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a8                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a9                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|parity6                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|sub_parity7a[0]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|sub_parity7a[1]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|sub_parity7a[2]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|sub_parity7a[3]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[10] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[11] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[12] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[7]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[8]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[9]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[10] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[11] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[12] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[7]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[8]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[9]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[0]                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[1]                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[2]                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[3]                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[4]                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[5]                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[6]                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[7]                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~portb_address_reg0    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a2~portb_address_reg0    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a4~portb_address_reg0    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a6~portb_address_reg0    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[0]                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[10]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[11]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[12]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[1]                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[2]                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[3]                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[4]                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[5]                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[6]                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[7]                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[8]                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[9]                                                   ;
; -0.297 ; -0.067       ; 0.230          ; Low Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[0]                              ;
; -0.297 ; -0.067       ; 0.230          ; Low Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[1]                              ;
; -0.297 ; -0.067       ; 0.230          ; Low Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[2]                              ;
; -0.297 ; -0.067       ; 0.230          ; Low Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[3]                              ;
; -0.297 ; -0.067       ; 0.230          ; Low Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[4]                              ;
; -0.297 ; -0.067       ; 0.230          ; Low Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[5]                              ;
; -0.297 ; -0.067       ; 0.230          ; Low Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[6]                              ;
; -0.297 ; -0.067       ; 0.230          ; Low Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[7]                              ;
; -0.297 ; -0.067       ; 0.230          ; Low Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~portb_address_reg0    ;
; -0.297 ; -0.067       ; 0.230          ; Low Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a2~portb_address_reg0    ;
; -0.297 ; -0.067       ; 0.230          ; Low Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a4~portb_address_reg0    ;
; -0.297 ; -0.067       ; 0.230          ; Low Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a6~portb_address_reg0    ;
; -0.236 ; -0.052       ; 0.184          ; Low Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a0                       ;
; -0.236 ; -0.052       ; 0.184          ; Low Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a1                       ;
; -0.236 ; -0.052       ; 0.184          ; Low Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a10                      ;
; -0.236 ; -0.052       ; 0.184          ; Low Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a11                      ;
; -0.236 ; -0.052       ; 0.184          ; Low Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a12                      ;
; -0.236 ; -0.052       ; 0.184          ; Low Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a2                       ;
; -0.236 ; -0.052       ; 0.184          ; Low Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a3                       ;
; -0.236 ; -0.052       ; 0.184          ; Low Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a4                       ;
; -0.236 ; -0.052       ; 0.184          ; Low Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a5                       ;
; -0.236 ; -0.052       ; 0.184          ; Low Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a6                       ;
; -0.236 ; -0.052       ; 0.184          ; Low Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a7                       ;
; -0.236 ; -0.052       ; 0.184          ; Low Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a8                       ;
; -0.236 ; -0.052       ; 0.184          ; Low Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a9                       ;
; -0.236 ; -0.052       ; 0.184          ; Low Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|parity6                          ;
; -0.236 ; -0.052       ; 0.184          ; Low Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|sub_parity7a[0]                  ;
; -0.236 ; -0.052       ; 0.184          ; Low Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|sub_parity7a[1]                  ;
; -0.236 ; -0.052       ; 0.184          ; Low Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|sub_parity7a[2]                  ;
; -0.236 ; -0.052       ; 0.184          ; Low Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|sub_parity7a[3]                  ;
+--------+--------------+----------------+-----------------+-------+------------+---------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'NWE'                                                                                                                                                  ;
+--------+--------------+----------------+-----------------+-------+------------+------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock ; Clock Edge ; Target                                                                                                           ;
+--------+--------------+----------------+-----------------+-------+------------+------------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate       ; NWE   ; Rise       ; NWE                                                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[0]                                                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[10]                                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[11]                                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[12]                                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[13]                                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[14]                                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[15]                                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[1]                                                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[2]                                                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[3]                                                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[4]                                                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[5]                                                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[6]                                                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[7]                                                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[8]                                                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[9]                                                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[0]                                                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[10]                                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[11]                                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[12]                                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[13]                                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[14]                                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[15]                                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[1]                                                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[2]                                                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[3]                                                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[4]                                                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[5]                                                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[6]                                                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[7]                                                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[8]                                                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[9]                                                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; NWE   ; Rise       ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; NWE   ; Rise       ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; NWE   ; Rise       ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|ram_block1a0~porta_we_reg       ;
; -0.300 ; -0.070       ; 0.230          ; Low Pulse Width ; NWE   ; Rise       ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -0.300 ; -0.070       ; 0.230          ; Low Pulse Width ; NWE   ; Rise       ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|ram_block1a0~porta_we_reg       ;
; -0.298 ; -0.068       ; 0.230          ; Low Pulse Width ; NWE   ; Rise       ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -0.238 ; -0.054       ; 0.184          ; Low Pulse Width ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[10]                                                                                          ;
; -0.238 ; -0.054       ; 0.184          ; Low Pulse Width ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[12]                                                                                          ;
; -0.238 ; -0.054       ; 0.184          ; Low Pulse Width ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[13]                                                                                          ;
; -0.238 ; -0.054       ; 0.184          ; Low Pulse Width ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[8]                                                                                           ;
; -0.238 ; -0.054       ; 0.184          ; Low Pulse Width ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[7]                                                                                           ;
; -0.237 ; -0.053       ; 0.184          ; Low Pulse Width ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[15]                                                                                          ;
; -0.237 ; -0.053       ; 0.184          ; Low Pulse Width ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[0]                                                                                           ;
; -0.237 ; -0.053       ; 0.184          ; Low Pulse Width ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[10]                                                                                          ;
; -0.237 ; -0.053       ; 0.184          ; Low Pulse Width ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[11]                                                                                          ;
; -0.237 ; -0.053       ; 0.184          ; Low Pulse Width ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[12]                                                                                          ;
; -0.237 ; -0.053       ; 0.184          ; Low Pulse Width ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[13]                                                                                          ;
; -0.237 ; -0.053       ; 0.184          ; Low Pulse Width ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[14]                                                                                          ;
; -0.237 ; -0.053       ; 0.184          ; Low Pulse Width ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[15]                                                                                          ;
; -0.237 ; -0.053       ; 0.184          ; Low Pulse Width ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[1]                                                                                           ;
; -0.237 ; -0.053       ; 0.184          ; Low Pulse Width ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[2]                                                                                           ;
; -0.237 ; -0.053       ; 0.184          ; Low Pulse Width ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[3]                                                                                           ;
; -0.237 ; -0.053       ; 0.184          ; Low Pulse Width ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[4]                                                                                           ;
; -0.237 ; -0.053       ; 0.184          ; Low Pulse Width ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[5]                                                                                           ;
; -0.237 ; -0.053       ; 0.184          ; Low Pulse Width ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[6]                                                                                           ;
; -0.237 ; -0.053       ; 0.184          ; Low Pulse Width ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[8]                                                                                           ;
; -0.237 ; -0.053       ; 0.184          ; Low Pulse Width ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[9]                                                                                           ;
; -0.236 ; -0.052       ; 0.184          ; Low Pulse Width ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[0]                                                                                           ;
; -0.236 ; -0.052       ; 0.184          ; Low Pulse Width ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[11]                                                                                          ;
; -0.236 ; -0.052       ; 0.184          ; Low Pulse Width ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[14]                                                                                          ;
; -0.236 ; -0.052       ; 0.184          ; Low Pulse Width ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[1]                                                                                           ;
; -0.236 ; -0.052       ; 0.184          ; Low Pulse Width ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[2]                                                                                           ;
; -0.236 ; -0.052       ; 0.184          ; Low Pulse Width ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[3]                                                                                           ;
; -0.236 ; -0.052       ; 0.184          ; Low Pulse Width ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[4]                                                                                           ;
; -0.236 ; -0.052       ; 0.184          ; Low Pulse Width ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[5]                                                                                           ;
; -0.236 ; -0.052       ; 0.184          ; Low Pulse Width ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[6]                                                                                           ;
; -0.236 ; -0.052       ; 0.184          ; Low Pulse Width ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[7]                                                                                           ;
; -0.236 ; -0.052       ; 0.184          ; Low Pulse Width ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[9]                                                                                           ;
; -0.058 ; -0.058       ; 0.000          ; Low Pulse Width ; NWE   ; Rise       ; inst1|altsyncram_component|auto_generated|ram_block1a0|clk0                                                      ;
; -0.058 ; -0.058       ; 0.000          ; Low Pulse Width ; NWE   ; Rise       ; inst5|DATA_OUT[10]|clk                                                                                           ;
; -0.058 ; -0.058       ; 0.000          ; Low Pulse Width ; NWE   ; Rise       ; inst5|DATA_OUT[12]|clk                                                                                           ;
; -0.058 ; -0.058       ; 0.000          ; Low Pulse Width ; NWE   ; Rise       ; inst5|DATA_OUT[13]|clk                                                                                           ;
; -0.058 ; -0.058       ; 0.000          ; Low Pulse Width ; NWE   ; Rise       ; inst5|DATA_OUT[8]|clk                                                                                            ;
; -0.058 ; -0.058       ; 0.000          ; Low Pulse Width ; NWE   ; Rise       ; inst6|DATA_OUT[7]|clk                                                                                            ;
; -0.057 ; -0.057       ; 0.000          ; Low Pulse Width ; NWE   ; Rise       ; inst5|DATA_OUT[15]|clk                                                                                           ;
; -0.057 ; -0.057       ; 0.000          ; Low Pulse Width ; NWE   ; Rise       ; inst6|DATA_OUT[0]|clk                                                                                            ;
; -0.057 ; -0.057       ; 0.000          ; Low Pulse Width ; NWE   ; Rise       ; inst6|DATA_OUT[10]|clk                                                                                           ;
; -0.057 ; -0.057       ; 0.000          ; Low Pulse Width ; NWE   ; Rise       ; inst6|DATA_OUT[11]|clk                                                                                           ;
; -0.057 ; -0.057       ; 0.000          ; Low Pulse Width ; NWE   ; Rise       ; inst6|DATA_OUT[12]|clk                                                                                           ;
; -0.057 ; -0.057       ; 0.000          ; Low Pulse Width ; NWE   ; Rise       ; inst6|DATA_OUT[13]|clk                                                                                           ;
; -0.057 ; -0.057       ; 0.000          ; Low Pulse Width ; NWE   ; Rise       ; inst6|DATA_OUT[14]|clk                                                                                           ;
; -0.057 ; -0.057       ; 0.000          ; Low Pulse Width ; NWE   ; Rise       ; inst6|DATA_OUT[15]|clk                                                                                           ;
; -0.057 ; -0.057       ; 0.000          ; Low Pulse Width ; NWE   ; Rise       ; inst6|DATA_OUT[1]|clk                                                                                            ;
; -0.057 ; -0.057       ; 0.000          ; Low Pulse Width ; NWE   ; Rise       ; inst6|DATA_OUT[2]|clk                                                                                            ;
; -0.057 ; -0.057       ; 0.000          ; Low Pulse Width ; NWE   ; Rise       ; inst6|DATA_OUT[3]|clk                                                                                            ;
; -0.057 ; -0.057       ; 0.000          ; Low Pulse Width ; NWE   ; Rise       ; inst6|DATA_OUT[4]|clk                                                                                            ;
; -0.057 ; -0.057       ; 0.000          ; Low Pulse Width ; NWE   ; Rise       ; inst6|DATA_OUT[5]|clk                                                                                            ;
; -0.057 ; -0.057       ; 0.000          ; Low Pulse Width ; NWE   ; Rise       ; inst6|DATA_OUT[6]|clk                                                                                            ;
; -0.057 ; -0.057       ; 0.000          ; Low Pulse Width ; NWE   ; Rise       ; inst6|DATA_OUT[8]|clk                                                                                            ;
; -0.057 ; -0.057       ; 0.000          ; Low Pulse Width ; NWE   ; Rise       ; inst6|DATA_OUT[9]|clk                                                                                            ;
; -0.056 ; -0.056       ; 0.000          ; Low Pulse Width ; NWE   ; Rise       ; inst5|DATA_OUT[0]|clk                                                                                            ;
; -0.056 ; -0.056       ; 0.000          ; Low Pulse Width ; NWE   ; Rise       ; inst5|DATA_OUT[11]|clk                                                                                           ;
; -0.056 ; -0.056       ; 0.000          ; Low Pulse Width ; NWE   ; Rise       ; inst5|DATA_OUT[14]|clk                                                                                           ;
; -0.056 ; -0.056       ; 0.000          ; Low Pulse Width ; NWE   ; Rise       ; inst5|DATA_OUT[1]|clk                                                                                            ;
; -0.056 ; -0.056       ; 0.000          ; Low Pulse Width ; NWE   ; Rise       ; inst5|DATA_OUT[2]|clk                                                                                            ;
; -0.056 ; -0.056       ; 0.000          ; Low Pulse Width ; NWE   ; Rise       ; inst5|DATA_OUT[3]|clk                                                                                            ;
; -0.056 ; -0.056       ; 0.000          ; Low Pulse Width ; NWE   ; Rise       ; inst5|DATA_OUT[4]|clk                                                                                            ;
+--------+--------------+----------------+-----------------+-------+------------+------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'NADV'                                                         ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                  ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; NADV  ; Rise       ; NADV                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[10] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[11] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[12] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[13] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[14] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[15] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[16] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[17] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[18] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[7]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[8]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[9]  ;
; -0.270 ; -0.086       ; 0.184          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[1]  ;
; -0.270 ; -0.086       ; 0.184          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[2]  ;
; -0.270 ; -0.086       ; 0.184          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[3]  ;
; -0.270 ; -0.086       ; 0.184          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[4]  ;
; -0.270 ; -0.086       ; 0.184          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[5]  ;
; -0.269 ; -0.085       ; 0.184          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[0]  ;
; -0.269 ; -0.085       ; 0.184          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[10] ;
; -0.269 ; -0.085       ; 0.184          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[11] ;
; -0.269 ; -0.085       ; 0.184          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[12] ;
; -0.269 ; -0.085       ; 0.184          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[13] ;
; -0.269 ; -0.085       ; 0.184          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[14] ;
; -0.269 ; -0.085       ; 0.184          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[15] ;
; -0.269 ; -0.085       ; 0.184          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[16] ;
; -0.269 ; -0.085       ; 0.184          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[17] ;
; -0.269 ; -0.085       ; 0.184          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[18] ;
; -0.269 ; -0.085       ; 0.184          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[6]  ;
; -0.269 ; -0.085       ; 0.184          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[7]  ;
; -0.269 ; -0.085       ; 0.184          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[8]  ;
; -0.269 ; -0.085       ; 0.184          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[9]  ;
; -0.090 ; -0.090       ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst|ADDR[1]|clk        ;
; -0.090 ; -0.090       ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst|ADDR[2]|clk        ;
; -0.090 ; -0.090       ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst|ADDR[3]|clk        ;
; -0.090 ; -0.090       ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst|ADDR[4]|clk        ;
; -0.090 ; -0.090       ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst|ADDR[5]|clk        ;
; -0.089 ; -0.089       ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst|ADDR[0]|clk        ;
; -0.089 ; -0.089       ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst|ADDR[10]|clk       ;
; -0.089 ; -0.089       ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst|ADDR[11]|clk       ;
; -0.089 ; -0.089       ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst|ADDR[12]|clk       ;
; -0.089 ; -0.089       ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst|ADDR[13]|clk       ;
; -0.089 ; -0.089       ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst|ADDR[14]|clk       ;
; -0.089 ; -0.089       ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst|ADDR[15]|clk       ;
; -0.089 ; -0.089       ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst|ADDR[16]|clk       ;
; -0.089 ; -0.089       ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst|ADDR[17]|clk       ;
; -0.089 ; -0.089       ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst|ADDR[18]|clk       ;
; -0.089 ; -0.089       ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst|ADDR[6]|clk        ;
; -0.089 ; -0.089       ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst|ADDR[7]|clk        ;
; -0.089 ; -0.089       ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst|ADDR[8]|clk        ;
; -0.089 ; -0.089       ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst|ADDR[9]|clk        ;
; -0.051 ; -0.051       ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; NADV~input|o            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; NADV~input|i            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; NADV~input|i            ;
; 0.865  ; 1.081        ; 0.216          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[0]  ;
; 0.865  ; 1.081        ; 0.216          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[10] ;
; 0.865  ; 1.081        ; 0.216          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[11] ;
; 0.865  ; 1.081        ; 0.216          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[12] ;
; 0.865  ; 1.081        ; 0.216          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[13] ;
; 0.865  ; 1.081        ; 0.216          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[14] ;
; 0.865  ; 1.081        ; 0.216          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[15] ;
; 0.865  ; 1.081        ; 0.216          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[16] ;
; 0.865  ; 1.081        ; 0.216          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[17] ;
; 0.865  ; 1.081        ; 0.216          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[18] ;
; 0.865  ; 1.081        ; 0.216          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[6]  ;
; 0.865  ; 1.081        ; 0.216          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[7]  ;
; 0.865  ; 1.081        ; 0.216          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[8]  ;
; 0.865  ; 1.081        ; 0.216          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[9]  ;
; 0.866  ; 1.082        ; 0.216          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[1]  ;
; 0.866  ; 1.082        ; 0.216          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[2]  ;
; 0.866  ; 1.082        ; 0.216          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[3]  ;
; 0.866  ; 1.082        ; 0.216          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[4]  ;
; 0.866  ; 1.082        ; 0.216          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[5]  ;
; 1.051  ; 1.051        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; NADV~input|o            ;
; 1.087  ; 1.087        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst|ADDR[0]|clk        ;
; 1.087  ; 1.087        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst|ADDR[10]|clk       ;
; 1.087  ; 1.087        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst|ADDR[11]|clk       ;
; 1.087  ; 1.087        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst|ADDR[12]|clk       ;
; 1.087  ; 1.087        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst|ADDR[13]|clk       ;
; 1.087  ; 1.087        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst|ADDR[14]|clk       ;
; 1.087  ; 1.087        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst|ADDR[15]|clk       ;
; 1.087  ; 1.087        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst|ADDR[16]|clk       ;
; 1.087  ; 1.087        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst|ADDR[17]|clk       ;
; 1.087  ; 1.087        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst|ADDR[18]|clk       ;
; 1.087  ; 1.087        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst|ADDR[6]|clk        ;
; 1.087  ; 1.087        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst|ADDR[7]|clk        ;
; 1.087  ; 1.087        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst|ADDR[8]|clk        ;
; 1.087  ; 1.087        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst|ADDR[9]|clk        ;
; 1.088  ; 1.088        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst|ADDR[1]|clk        ;
; 1.088  ; 1.088        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst|ADDR[2]|clk        ;
; 1.088  ; 1.088        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst|ADDR[3]|clk        ;
; 1.088  ; 1.088        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst|ADDR[4]|clk        ;
; 1.088  ; 1.088        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst|ADDR[5]|clk        ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'SAVE_ADDR:inst|ADDR[0]'                                                                       ;
+-------+--------------+----------------+------------------+------------------------+------------+-----------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                  ; Clock Edge ; Target                                  ;
+-------+--------------+----------------+------------------+------------------------+------------+-----------------------------------------+
; 0.339 ; 0.339        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[0] ; Fall       ; BUFF_SEND_DATA:inst11|DATA_OUT[4]$latch ;
; 0.340 ; 0.340        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[0] ; Fall       ; BUFF_SEND_DATA:inst11|DATA_OUT[0]$latch ;
; 0.340 ; 0.340        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[0] ; Fall       ; BUFF_SEND_DATA:inst11|DATA_OUT[1]$latch ;
; 0.340 ; 0.340        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[0] ; Fall       ; BUFF_SEND_DATA:inst11|DATA_OUT[2]$latch ;
; 0.340 ; 0.340        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[0] ; Fall       ; BUFF_SEND_DATA:inst11|DATA_OUT[3]$latch ;
; 0.340 ; 0.340        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[0] ; Fall       ; BUFF_SEND_DATA:inst11|DATA_OUT[5]$latch ;
; 0.340 ; 0.340        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[0] ; Fall       ; BUFF_SEND_DATA:inst11|DATA_OUT[6]$latch ;
; 0.340 ; 0.340        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[0] ; Fall       ; BUFF_SEND_DATA:inst11|DATA_OUT[7]$latch ;
; 0.342 ; 0.342        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst11|DATA_OUT[4]$latch|datac          ;
; 0.343 ; 0.343        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst11|DATA_OUT[0]$latch|datac          ;
; 0.343 ; 0.343        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst11|DATA_OUT[1]$latch|datac          ;
; 0.343 ; 0.343        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst11|DATA_OUT[2]$latch|datac          ;
; 0.343 ; 0.343        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst11|DATA_OUT[3]$latch|datac          ;
; 0.343 ; 0.343        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst11|DATA_OUT[5]$latch|datac          ;
; 0.343 ; 0.343        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst11|DATA_OUT[6]$latch|datac          ;
; 0.343 ; 0.343        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst11|DATA_OUT[7]$latch|datac          ;
; 0.402 ; 0.402        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst7|Equal3~0clkctrl|inclk[0]          ;
; 0.402 ; 0.402        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst7|Equal3~0clkctrl|outclk            ;
; 0.495 ; 0.495        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst7|Equal3~0|combout                  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst7|Equal3~0|datac                    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst7|Equal3~0|datac                    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst|ADDR[0]|q                          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst|ADDR[0]|q                          ;
; 0.503 ; 0.503        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst7|Equal3~0|combout                  ;
; 0.593 ; 0.593        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst7|Equal3~0clkctrl|inclk[0]          ;
; 0.593 ; 0.593        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst7|Equal3~0clkctrl|outclk            ;
; 0.649 ; 0.649        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst11|DATA_OUT[1]$latch|datac          ;
; 0.649 ; 0.649        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst11|DATA_OUT[2]$latch|datac          ;
; 0.649 ; 0.649        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst11|DATA_OUT[3]$latch|datac          ;
; 0.649 ; 0.649        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst11|DATA_OUT[5]$latch|datac          ;
; 0.649 ; 0.649        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst11|DATA_OUT[6]$latch|datac          ;
; 0.649 ; 0.649        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst11|DATA_OUT[7]$latch|datac          ;
; 0.650 ; 0.650        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst11|DATA_OUT[0]$latch|datac          ;
; 0.650 ; 0.650        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst11|DATA_OUT[4]$latch|datac          ;
; 0.652 ; 0.652        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[0] ; Fall       ; BUFF_SEND_DATA:inst11|DATA_OUT[1]$latch ;
; 0.652 ; 0.652        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[0] ; Fall       ; BUFF_SEND_DATA:inst11|DATA_OUT[2]$latch ;
; 0.652 ; 0.652        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[0] ; Fall       ; BUFF_SEND_DATA:inst11|DATA_OUT[3]$latch ;
; 0.652 ; 0.652        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[0] ; Fall       ; BUFF_SEND_DATA:inst11|DATA_OUT[5]$latch ;
; 0.652 ; 0.652        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[0] ; Fall       ; BUFF_SEND_DATA:inst11|DATA_OUT[6]$latch ;
; 0.652 ; 0.652        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[0] ; Fall       ; BUFF_SEND_DATA:inst11|DATA_OUT[7]$latch ;
; 0.653 ; 0.653        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[0] ; Fall       ; BUFF_SEND_DATA:inst11|DATA_OUT[0]$latch ;
; 0.653 ; 0.653        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[0] ; Fall       ; BUFF_SEND_DATA:inst11|DATA_OUT[4]$latch ;
+-------+--------------+----------------+------------------+------------------------+------------+-----------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'inst2|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                               ;
+-------+--------------+----------------+------------------+---------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                             ; Clock Edge ; Target                                                                                                                          ;
+-------+--------------+----------------+------------------+---------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------+
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a2~porta_address_reg0    ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a2~porta_we_reg          ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a6~porta_address_reg0    ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a6~porta_we_reg          ;
; 4.735 ; 4.965        ; 0.230          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a4~porta_address_reg0    ;
; 4.735 ; 4.965        ; 0.230          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a4~porta_we_reg          ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_address_reg0    ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_we_reg          ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a2~porta_datain_reg0     ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a6~porta_datain_reg0     ;
; 4.737 ; 4.967        ; 0.230          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a4~porta_datain_reg0     ;
; 4.738 ; 4.968        ; 0.230          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_datain_reg0     ;
; 4.798 ; 4.982        ; 0.184          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a0                       ;
; 4.798 ; 4.982        ; 0.184          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a1                       ;
; 4.798 ; 4.982        ; 0.184          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a10                      ;
; 4.798 ; 4.982        ; 0.184          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a11                      ;
; 4.798 ; 4.982        ; 0.184          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a12                      ;
; 4.798 ; 4.982        ; 0.184          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a2                       ;
; 4.798 ; 4.982        ; 0.184          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a3                       ;
; 4.798 ; 4.982        ; 0.184          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a4                       ;
; 4.798 ; 4.982        ; 0.184          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a5                       ;
; 4.798 ; 4.982        ; 0.184          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a6                       ;
; 4.798 ; 4.982        ; 0.184          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a7                       ;
; 4.798 ; 4.982        ; 0.184          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a9                       ;
; 4.798 ; 4.982        ; 0.184          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|sub_parity10a[0]                 ;
; 4.798 ; 4.982        ; 0.184          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|sub_parity10a[1]                 ;
; 4.798 ; 4.982        ; 0.184          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|sub_parity10a[3]                 ;
; 4.798 ; 4.982        ; 0.184          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[10] ;
; 4.798 ; 4.982        ; 0.184          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[11] ;
; 4.798 ; 4.982        ; 0.184          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[12] ;
; 4.798 ; 5.014        ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[1]  ;
; 4.798 ; 4.982        ; 0.184          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[1]  ;
; 4.798 ; 4.982        ; 0.184          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[4]  ;
; 4.798 ; 4.982        ; 0.184          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[5]  ;
; 4.798 ; 4.982        ; 0.184          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[6]  ;
; 4.798 ; 4.982        ; 0.184          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[7]  ;
; 4.798 ; 4.982        ; 0.184          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[8]  ;
; 4.798 ; 4.982        ; 0.184          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[9]  ;
; 4.798 ; 4.982        ; 0.184          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[10] ;
; 4.798 ; 4.982        ; 0.184          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[11] ;
; 4.798 ; 4.982        ; 0.184          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[12] ;
; 4.798 ; 4.982        ; 0.184          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[1]  ;
; 4.798 ; 4.982        ; 0.184          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[4]  ;
; 4.798 ; 4.982        ; 0.184          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[5]  ;
; 4.798 ; 4.982        ; 0.184          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[6]  ;
; 4.798 ; 4.982        ; 0.184          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[7]  ;
; 4.798 ; 4.982        ; 0.184          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[8]  ;
; 4.798 ; 4.982        ; 0.184          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[9]  ;
; 4.798 ; 5.014        ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[0]                                           ;
; 4.798 ; 4.982        ; 0.184          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[0]                                           ;
; 4.798 ; 5.014        ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[10]                                          ;
; 4.798 ; 4.982        ; 0.184          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[10]                                          ;
; 4.798 ; 5.014        ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[11]                                          ;
; 4.798 ; 4.982        ; 0.184          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[11]                                          ;
; 4.798 ; 4.982        ; 0.184          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[12]                                          ;
; 4.798 ; 5.014        ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[1]                                           ;
; 4.798 ; 4.982        ; 0.184          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[1]                                           ;
; 4.798 ; 5.014        ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[3]                                           ;
; 4.798 ; 4.982        ; 0.184          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[3]                                           ;
; 4.798 ; 4.982        ; 0.184          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[4]                                           ;
; 4.798 ; 4.982        ; 0.184          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[5]                                           ;
; 4.798 ; 5.014        ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[7]                                           ;
; 4.798 ; 4.982        ; 0.184          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[7]                                           ;
; 4.798 ; 5.014        ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[8]                                           ;
; 4.798 ; 4.982        ; 0.184          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[8]                                           ;
; 4.798 ; 4.982        ; 0.184          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[9]                                           ;
; 4.798 ; 4.982        ; 0.184          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[10]                                                  ;
; 4.798 ; 4.982        ; 0.184          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[12]                                                  ;
; 4.798 ; 4.982        ; 0.184          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[1]                                                   ;
; 4.798 ; 4.982        ; 0.184          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[2]                                                   ;
; 4.798 ; 4.982        ; 0.184          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[3]                                                   ;
; 4.798 ; 4.982        ; 0.184          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[4]                                                   ;
; 4.798 ; 4.982        ; 0.184          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[5]                                                   ;
; 4.798 ; 4.982        ; 0.184          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[7]                                                   ;
; 4.798 ; 4.982        ; 0.184          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[8]                                                   ;
; 4.799 ; 5.015        ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a0                       ;
; 4.799 ; 5.015        ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a1                       ;
; 4.799 ; 5.015        ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a10                      ;
; 4.799 ; 5.015        ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a11                      ;
; 4.799 ; 5.015        ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a12                      ;
; 4.799 ; 5.015        ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a2                       ;
; 4.799 ; 5.015        ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a3                       ;
; 4.799 ; 5.015        ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a4                       ;
; 4.799 ; 5.015        ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a5                       ;
; 4.799 ; 5.015        ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a6                       ;
; 4.799 ; 5.015        ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a7                       ;
; 4.799 ; 5.015        ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a8                       ;
; 4.799 ; 4.983        ; 0.184          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a8                       ;
; 4.799 ; 5.015        ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a9                       ;
; 4.799 ; 5.015        ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|parity9                          ;
; 4.799 ; 4.983        ; 0.184          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|parity9                          ;
; 4.799 ; 5.015        ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|sub_parity10a[0]                 ;
; 4.799 ; 5.015        ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|sub_parity10a[1]                 ;
; 4.799 ; 5.015        ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|sub_parity10a[2]                 ;
; 4.799 ; 4.983        ; 0.184          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|sub_parity10a[2]                 ;
; 4.799 ; 5.015        ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|sub_parity10a[3]                 ;
; 4.799 ; 5.015        ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[0]  ;
; 4.799 ; 4.983        ; 0.184          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[0]  ;
; 4.799 ; 5.015        ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[10] ;
; 4.799 ; 5.015        ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[11] ;
+-------+--------------+----------------+------------------+---------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'inst2|altpll_component|auto_generated|pll1|clk[0]'                                                                                                        ;
+--------+--------------+----------------+------------------+---------------------------------------------------+------------+-------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                             ; Clock Edge ; Target                                                                  ;
+--------+--------------+----------------+------------------+---------------------------------------------------+------------+-------------------------------------------------------------------------+
; 9.798  ; 9.982        ; 0.184          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ADC_FIFO:inst4|current_state.START                                      ;
; 9.798  ; 9.982        ; 0.184          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ADC_FIFO:inst4|rd_enable                                                ;
; 9.798  ; 9.982        ; 0.184          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ADC_FIFO:inst4|wr_enable                                                ;
; 9.799  ; 10.015       ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ADC_FIFO:inst4|current_state.START                                      ;
; 9.799  ; 10.015       ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ADC_FIFO:inst4|rd_enable                                                ;
; 9.799  ; 10.015       ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ADC_FIFO:inst4|wr_enable                                                ;
; 9.978  ; 9.978        ; 0.000          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst4|current_state.START|clk                                           ;
; 9.978  ; 9.978        ; 0.000          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst4|rd_enable|clk                                                     ;
; 9.978  ; 9.978        ; 0.000          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst4|wr_enable|clk                                                     ;
; 9.999  ; 9.999        ; 0.000          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 9.999  ; 9.999        ; 0.000          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 10.001 ; 10.001       ; 0.000          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 10.001 ; 10.001       ; 0.000          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 10.021 ; 10.021       ; 0.000          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst4|current_state.START|clk                                           ;
; 10.021 ; 10.021       ; 0.000          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst4|rd_enable|clk                                                     ;
; 10.021 ; 10.021       ; 0.000          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst4|wr_enable|clk                                                     ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ADC_FIFO:inst4|current_state.START                                      ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ADC_FIFO:inst4|rd_enable                                                ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ADC_FIFO:inst4|wr_enable                                                ;
+--------+--------------+----------------+------------------+---------------------------------------------------+------------+-------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clk'                                                                                                                                                   ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                           ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------------------------------------+
; 19.201 ; 19.431       ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|q_b[0]                          ;
; 19.201 ; 19.431       ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|q_b[1]                          ;
; 19.201 ; 19.431       ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|q_b[2]                          ;
; 19.201 ; 19.431       ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|q_b[3]                          ;
; 19.201 ; 19.431       ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|q_b[4]                          ;
; 19.201 ; 19.431       ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|q_b[5]                          ;
; 19.201 ; 19.431       ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|q_b[6]                          ;
; 19.201 ; 19.431       ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|q_b[7]                          ;
; 19.201 ; 19.431       ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|ram_block1a0~portb_address_reg0 ;
; 19.262 ; 19.446       ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; phase_acc:inst3|acc[0]                                                                                           ;
; 19.262 ; 19.446       ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; phase_acc:inst3|acc[10]                                                                                          ;
; 19.262 ; 19.446       ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; phase_acc:inst3|acc[11]                                                                                          ;
; 19.262 ; 19.446       ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; phase_acc:inst3|acc[12]                                                                                          ;
; 19.262 ; 19.446       ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; phase_acc:inst3|acc[13]                                                                                          ;
; 19.262 ; 19.446       ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; phase_acc:inst3|acc[14]                                                                                          ;
; 19.262 ; 19.446       ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; phase_acc:inst3|acc[15]                                                                                          ;
; 19.262 ; 19.446       ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; phase_acc:inst3|acc[1]                                                                                           ;
; 19.262 ; 19.446       ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; phase_acc:inst3|acc[2]                                                                                           ;
; 19.262 ; 19.446       ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; phase_acc:inst3|acc[3]                                                                                           ;
; 19.262 ; 19.446       ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; phase_acc:inst3|acc[4]                                                                                           ;
; 19.262 ; 19.446       ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; phase_acc:inst3|acc[5]                                                                                           ;
; 19.262 ; 19.446       ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; phase_acc:inst3|acc[6]                                                                                           ;
; 19.262 ; 19.446       ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; phase_acc:inst3|acc[7]                                                                                           ;
; 19.262 ; 19.446       ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; phase_acc:inst3|acc[8]                                                                                           ;
; 19.262 ; 19.446       ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; phase_acc:inst3|acc[9]                                                                                           ;
; 19.264 ; 19.448       ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; phase_acc:inst3|acc[16]                                                                                          ;
; 19.264 ; 19.448       ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; phase_acc:inst3|acc[17]                                                                                          ;
; 19.264 ; 19.448       ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; phase_acc:inst3|acc[18]                                                                                          ;
; 19.264 ; 19.448       ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; phase_acc:inst3|acc[19]                                                                                          ;
; 19.264 ; 19.448       ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; phase_acc:inst3|acc[20]                                                                                          ;
; 19.264 ; 19.448       ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; phase_acc:inst3|acc[21]                                                                                          ;
; 19.264 ; 19.448       ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; phase_acc:inst3|acc[22]                                                                                          ;
; 19.264 ; 19.448       ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; phase_acc:inst3|acc[23]                                                                                          ;
; 19.264 ; 19.448       ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; phase_acc:inst3|acc[24]                                                                                          ;
; 19.264 ; 19.448       ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; phase_acc:inst3|acc[25]                                                                                          ;
; 19.264 ; 19.448       ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; phase_acc:inst3|acc[26]                                                                                          ;
; 19.264 ; 19.448       ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; phase_acc:inst3|acc[27]                                                                                          ;
; 19.264 ; 19.448       ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; phase_acc:inst3|acc[28]                                                                                          ;
; 19.264 ; 19.448       ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; phase_acc:inst3|acc[29]                                                                                          ;
; 19.264 ; 19.448       ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; phase_acc:inst3|acc[30]                                                                                          ;
; 19.264 ; 19.448       ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; phase_acc:inst3|acc[31]                                                                                          ;
; 19.423 ; 19.423       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0]                                                                ;
; 19.423 ; 19.423       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1]                                                                ;
; 19.423 ; 19.423       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst2|altpll_component|auto_generated|pll1|observablevcoout                                                      ;
; 19.442 ; 19.442       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst1|altsyncram_component|auto_generated|ram_block1a0|clk1                                                      ;
; 19.442 ; 19.442       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst3|acc[0]|clk                                                                                                 ;
; 19.442 ; 19.442       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst3|acc[10]|clk                                                                                                ;
; 19.442 ; 19.442       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst3|acc[11]|clk                                                                                                ;
; 19.442 ; 19.442       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst3|acc[12]|clk                                                                                                ;
; 19.442 ; 19.442       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst3|acc[13]|clk                                                                                                ;
; 19.442 ; 19.442       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst3|acc[14]|clk                                                                                                ;
; 19.442 ; 19.442       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst3|acc[15]|clk                                                                                                ;
; 19.442 ; 19.442       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst3|acc[1]|clk                                                                                                 ;
; 19.442 ; 19.442       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst3|acc[2]|clk                                                                                                 ;
; 19.442 ; 19.442       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst3|acc[3]|clk                                                                                                 ;
; 19.442 ; 19.442       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst3|acc[4]|clk                                                                                                 ;
; 19.442 ; 19.442       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst3|acc[5]|clk                                                                                                 ;
; 19.442 ; 19.442       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst3|acc[6]|clk                                                                                                 ;
; 19.442 ; 19.442       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst3|acc[7]|clk                                                                                                 ;
; 19.442 ; 19.442       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst3|acc[8]|clk                                                                                                 ;
; 19.442 ; 19.442       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst3|acc[9]|clk                                                                                                 ;
; 19.444 ; 19.444       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst3|acc[16]|clk                                                                                                ;
; 19.444 ; 19.444       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst3|acc[17]|clk                                                                                                ;
; 19.444 ; 19.444       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst3|acc[18]|clk                                                                                                ;
; 19.444 ; 19.444       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst3|acc[19]|clk                                                                                                ;
; 19.444 ; 19.444       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst3|acc[20]|clk                                                                                                ;
; 19.444 ; 19.444       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst3|acc[21]|clk                                                                                                ;
; 19.444 ; 19.444       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst3|acc[22]|clk                                                                                                ;
; 19.444 ; 19.444       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst3|acc[23]|clk                                                                                                ;
; 19.444 ; 19.444       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst3|acc[24]|clk                                                                                                ;
; 19.444 ; 19.444       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst3|acc[25]|clk                                                                                                ;
; 19.444 ; 19.444       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst3|acc[26]|clk                                                                                                ;
; 19.444 ; 19.444       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst3|acc[27]|clk                                                                                                ;
; 19.444 ; 19.444       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst3|acc[28]|clk                                                                                                ;
; 19.444 ; 19.444       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst3|acc[29]|clk                                                                                                ;
; 19.444 ; 19.444       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst3|acc[30]|clk                                                                                                ;
; 19.444 ; 19.444       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst3|acc[31]|clk                                                                                                ;
; 19.448 ; 19.448       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|o                                                                                                      ;
; 19.450 ; 19.450       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst2|altpll_component|auto_generated|pll1|inclk[0]                                                              ;
; 19.467 ; 19.467       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~inputclkctrl|inclk[0]                                                                                        ;
; 19.467 ; 19.467       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~inputclkctrl|outclk                                                                                          ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|i                                                                                                      ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|i                                                                                                      ;
; 20.332 ; 20.562       ; 0.230          ; High Pulse Width ; clk   ; Rise       ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|q_b[0]                          ;
; 20.332 ; 20.562       ; 0.230          ; High Pulse Width ; clk   ; Rise       ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|q_b[1]                          ;
; 20.332 ; 20.562       ; 0.230          ; High Pulse Width ; clk   ; Rise       ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|q_b[2]                          ;
; 20.332 ; 20.562       ; 0.230          ; High Pulse Width ; clk   ; Rise       ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|q_b[3]                          ;
; 20.332 ; 20.562       ; 0.230          ; High Pulse Width ; clk   ; Rise       ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|q_b[4]                          ;
; 20.332 ; 20.562       ; 0.230          ; High Pulse Width ; clk   ; Rise       ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|q_b[5]                          ;
; 20.332 ; 20.562       ; 0.230          ; High Pulse Width ; clk   ; Rise       ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|q_b[6]                          ;
; 20.332 ; 20.562       ; 0.230          ; High Pulse Width ; clk   ; Rise       ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|q_b[7]                          ;
; 20.333 ; 20.563       ; 0.230          ; High Pulse Width ; clk   ; Rise       ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|ram_block1a0~portb_address_reg0 ;
; 20.333 ; 20.549       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; phase_acc:inst3|acc[16]                                                                                          ;
; 20.333 ; 20.549       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; phase_acc:inst3|acc[17]                                                                                          ;
; 20.333 ; 20.549       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; phase_acc:inst3|acc[18]                                                                                          ;
; 20.333 ; 20.549       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; phase_acc:inst3|acc[19]                                                                                          ;
; 20.333 ; 20.549       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; phase_acc:inst3|acc[20]                                                                                          ;
; 20.333 ; 20.549       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; phase_acc:inst3|acc[21]                                                                                          ;
; 20.333 ; 20.549       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; phase_acc:inst3|acc[22]                                                                                          ;
; 20.333 ; 20.549       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; phase_acc:inst3|acc[23]                                                                                          ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                   ;
+-----------------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------------+------------+-------+-------+------------+---------------------------------------------------+
; A16             ; NADV       ; 1.360 ; 2.186 ; Rise       ; NADV                                              ;
; A17             ; NADV       ; 1.093 ; 1.832 ; Rise       ; NADV                                              ;
; A18             ; NADV       ; 1.338 ; 2.096 ; Rise       ; NADV                                              ;
; AD_IN[*]        ; NADV       ; 1.500 ; 2.267 ; Rise       ; NADV                                              ;
;  AD_IN[0]       ; NADV       ; 1.468 ; 2.248 ; Rise       ; NADV                                              ;
;  AD_IN[1]       ; NADV       ; 1.123 ; 1.880 ; Rise       ; NADV                                              ;
;  AD_IN[2]       ; NADV       ; 1.232 ; 2.004 ; Rise       ; NADV                                              ;
;  AD_IN[3]       ; NADV       ; 1.436 ; 2.229 ; Rise       ; NADV                                              ;
;  AD_IN[4]       ; NADV       ; 1.379 ; 2.150 ; Rise       ; NADV                                              ;
;  AD_IN[5]       ; NADV       ; 1.410 ; 2.198 ; Rise       ; NADV                                              ;
;  AD_IN[6]       ; NADV       ; 1.253 ; 2.014 ; Rise       ; NADV                                              ;
;  AD_IN[7]       ; NADV       ; 1.249 ; 2.016 ; Rise       ; NADV                                              ;
;  AD_IN[8]       ; NADV       ; 1.374 ; 2.182 ; Rise       ; NADV                                              ;
;  AD_IN[9]       ; NADV       ; 1.192 ; 1.934 ; Rise       ; NADV                                              ;
;  AD_IN[10]      ; NADV       ; 1.153 ; 1.897 ; Rise       ; NADV                                              ;
;  AD_IN[11]      ; NADV       ; 1.342 ; 2.093 ; Rise       ; NADV                                              ;
;  AD_IN[12]      ; NADV       ; 1.500 ; 2.267 ; Rise       ; NADV                                              ;
;  AD_IN[13]      ; NADV       ; 1.107 ; 1.865 ; Rise       ; NADV                                              ;
;  AD_IN[14]      ; NADV       ; 1.218 ; 1.979 ; Rise       ; NADV                                              ;
;  AD_IN[15]      ; NADV       ; 1.271 ; 2.051 ; Rise       ; NADV                                              ;
; AD_IN[*]        ; NWE        ; 1.389 ; 2.201 ; Rise       ; NWE                                               ;
;  AD_IN[0]       ; NWE        ; 1.327 ; 2.122 ; Rise       ; NWE                                               ;
;  AD_IN[1]       ; NWE        ; 1.020 ; 1.777 ; Rise       ; NWE                                               ;
;  AD_IN[2]       ; NWE        ; 1.132 ; 1.904 ; Rise       ; NWE                                               ;
;  AD_IN[3]       ; NWE        ; 1.389 ; 2.201 ; Rise       ; NWE                                               ;
;  AD_IN[4]       ; NWE        ; 1.277 ; 2.048 ; Rise       ; NWE                                               ;
;  AD_IN[5]       ; NWE        ; 1.372 ; 2.179 ; Rise       ; NWE                                               ;
;  AD_IN[6]       ; NWE        ; 1.128 ; 1.885 ; Rise       ; NWE                                               ;
;  AD_IN[7]       ; NWE        ; 1.067 ; 1.834 ; Rise       ; NWE                                               ;
;  AD_IN[8]       ; NWE        ; 1.278 ; 2.079 ; Rise       ; NWE                                               ;
;  AD_IN[9]       ; NWE        ; 1.003 ; 1.751 ; Rise       ; NWE                                               ;
;  AD_IN[10]      ; NWE        ; 1.106 ; 1.866 ; Rise       ; NWE                                               ;
;  AD_IN[11]      ; NWE        ; 1.346 ; 2.105 ; Rise       ; NWE                                               ;
;  AD_IN[12]      ; NWE        ; 1.214 ; 1.981 ; Rise       ; NWE                                               ;
;  AD_IN[13]      ; NWE        ; 1.105 ; 1.873 ; Rise       ; NWE                                               ;
;  AD_IN[14]      ; NWE        ; 1.118 ; 1.878 ; Rise       ; NWE                                               ;
;  AD_IN[15]      ; NWE        ; 1.169 ; 1.951 ; Rise       ; NWE                                               ;
; ADS930_DATA[*]  ; clk        ; 2.115 ; 2.917 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  ADS930_DATA[0] ; clk        ; 2.058 ; 2.836 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  ADS930_DATA[1] ; clk        ; 2.115 ; 2.917 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  ADS930_DATA[2] ; clk        ; 2.086 ; 2.850 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  ADS930_DATA[3] ; clk        ; 2.081 ; 2.842 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  ADS930_DATA[4] ; clk        ; 2.033 ; 2.783 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  ADS930_DATA[5] ; clk        ; 2.083 ; 2.869 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  ADS930_DATA[6] ; clk        ; 2.043 ; 2.795 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  ADS930_DATA[7] ; clk        ; 2.083 ; 2.868 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
+-----------------+------------+-------+-------+------------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                      ;
+-----------------+------------+--------+--------+------------+---------------------------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------------+------------+--------+--------+------------+---------------------------------------------------+
; A16             ; NADV       ; -1.148 ; -1.956 ; Rise       ; NADV                                              ;
; A17             ; NADV       ; -0.896 ; -1.627 ; Rise       ; NADV                                              ;
; A18             ; NADV       ; -1.132 ; -1.881 ; Rise       ; NADV                                              ;
; AD_IN[*]        ; NADV       ; -0.903 ; -1.648 ; Rise       ; NADV                                              ;
;  AD_IN[0]       ; NADV       ; -1.255 ; -2.027 ; Rise       ; NADV                                              ;
;  AD_IN[1]       ; NADV       ; -0.920 ; -1.662 ; Rise       ; NADV                                              ;
;  AD_IN[2]       ; NADV       ; -1.023 ; -1.781 ; Rise       ; NADV                                              ;
;  AD_IN[3]       ; NADV       ; -1.223 ; -2.009 ; Rise       ; NADV                                              ;
;  AD_IN[4]       ; NADV       ; -1.169 ; -1.933 ; Rise       ; NADV                                              ;
;  AD_IN[5]       ; NADV       ; -1.199 ; -1.979 ; Rise       ; NADV                                              ;
;  AD_IN[6]       ; NADV       ; -1.049 ; -1.802 ; Rise       ; NADV                                              ;
;  AD_IN[7]       ; NADV       ; -1.045 ; -1.804 ; Rise       ; NADV                                              ;
;  AD_IN[8]       ; NADV       ; -1.166 ; -1.964 ; Rise       ; NADV                                              ;
;  AD_IN[9]       ; NADV       ; -0.992 ; -1.726 ; Rise       ; NADV                                              ;
;  AD_IN[10]      ; NADV       ; -0.953 ; -1.690 ; Rise       ; NADV                                              ;
;  AD_IN[11]      ; NADV       ; -1.136 ; -1.878 ; Rise       ; NADV                                              ;
;  AD_IN[12]      ; NADV       ; -1.288 ; -2.046 ; Rise       ; NADV                                              ;
;  AD_IN[13]      ; NADV       ; -0.903 ; -1.648 ; Rise       ; NADV                                              ;
;  AD_IN[14]      ; NADV       ; -1.011 ; -1.757 ; Rise       ; NADV                                              ;
;  AD_IN[15]      ; NADV       ; -1.062 ; -1.826 ; Rise       ; NADV                                              ;
; AD_IN[*]        ; NWE        ; -0.453 ; -1.186 ; Rise       ; NWE                                               ;
;  AD_IN[0]       ; NWE        ; -0.873 ; -1.651 ; Rise       ; NWE                                               ;
;  AD_IN[1]       ; NWE        ; -0.453 ; -1.186 ; Rise       ; NWE                                               ;
;  AD_IN[2]       ; NWE        ; -0.679 ; -1.442 ; Rise       ; NWE                                               ;
;  AD_IN[3]       ; NWE        ; -0.923 ; -1.723 ; Rise       ; NWE                                               ;
;  AD_IN[4]       ; NWE        ; -0.866 ; -1.650 ; Rise       ; NWE                                               ;
;  AD_IN[5]       ; NWE        ; -0.898 ; -1.689 ; Rise       ; NWE                                               ;
;  AD_IN[6]       ; NWE        ; -0.590 ; -1.342 ; Rise       ; NWE                                               ;
;  AD_IN[7]       ; NWE        ; -0.593 ; -1.350 ; Rise       ; NWE                                               ;
;  AD_IN[8]       ; NWE        ; -1.063 ; -1.855 ; Rise       ; NWE                                               ;
;  AD_IN[9]       ; NWE        ; -0.801 ; -1.529 ; Rise       ; NWE                                               ;
;  AD_IN[10]      ; NWE        ; -0.791 ; -1.537 ; Rise       ; NWE                                               ;
;  AD_IN[11]      ; NWE        ; -1.028 ; -1.770 ; Rise       ; NWE                                               ;
;  AD_IN[12]      ; NWE        ; -0.988 ; -1.732 ; Rise       ; NWE                                               ;
;  AD_IN[13]      ; NWE        ; -0.800 ; -1.545 ; Rise       ; NWE                                               ;
;  AD_IN[14]      ; NWE        ; -0.900 ; -1.644 ; Rise       ; NWE                                               ;
;  AD_IN[15]      ; NWE        ; -0.960 ; -1.726 ; Rise       ; NWE                                               ;
; ADS930_DATA[*]  ; clk        ; -1.671 ; -2.414 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  ADS930_DATA[0] ; clk        ; -1.697 ; -2.465 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  ADS930_DATA[1] ; clk        ; -1.752 ; -2.543 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  ADS930_DATA[2] ; clk        ; -1.721 ; -2.478 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  ADS930_DATA[3] ; clk        ; -1.716 ; -2.470 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  ADS930_DATA[4] ; clk        ; -1.671 ; -2.414 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  ADS930_DATA[5] ; clk        ; -1.721 ; -2.497 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  ADS930_DATA[6] ; clk        ; -1.680 ; -2.425 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  ADS930_DATA[7] ; clk        ; -1.721 ; -2.495 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
+-----------------+------------+--------+--------+------------+---------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                      ;
+------------------+------------------------+-------+-------+------------+---------------------------------------------------+
; Data Port        ; Clock Port             ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+------------------+------------------------+-------+-------+------------+---------------------------------------------------+
; panduan_FIFOADIN ; NADV                   ; 4.630 ; 4.718 ; Rise       ; NADV                                              ;
; panduan_FIFOADIN ; SAVE_ADDR:inst|ADDR[0] ; 2.842 ;       ; Rise       ; SAVE_ADDR:inst|ADDR[0]                            ;
; AD_IN[*]         ; SAVE_ADDR:inst|ADDR[0] ; 5.933 ; 5.748 ; Fall       ; SAVE_ADDR:inst|ADDR[0]                            ;
;  AD_IN[0]        ; SAVE_ADDR:inst|ADDR[0] ; 4.251 ; 4.277 ; Fall       ; SAVE_ADDR:inst|ADDR[0]                            ;
;  AD_IN[1]        ; SAVE_ADDR:inst|ADDR[0] ; 4.475 ; 4.507 ; Fall       ; SAVE_ADDR:inst|ADDR[0]                            ;
;  AD_IN[2]        ; SAVE_ADDR:inst|ADDR[0] ; 4.458 ; 4.474 ; Fall       ; SAVE_ADDR:inst|ADDR[0]                            ;
;  AD_IN[3]        ; SAVE_ADDR:inst|ADDR[0] ; 4.501 ; 4.522 ; Fall       ; SAVE_ADDR:inst|ADDR[0]                            ;
;  AD_IN[4]        ; SAVE_ADDR:inst|ADDR[0] ; 4.455 ; 4.475 ; Fall       ; SAVE_ADDR:inst|ADDR[0]                            ;
;  AD_IN[5]        ; SAVE_ADDR:inst|ADDR[0] ; 4.419 ; 4.431 ; Fall       ; SAVE_ADDR:inst|ADDR[0]                            ;
;  AD_IN[6]        ; SAVE_ADDR:inst|ADDR[0] ; 5.933 ; 5.748 ; Fall       ; SAVE_ADDR:inst|ADDR[0]                            ;
;  AD_IN[7]        ; SAVE_ADDR:inst|ADDR[0] ; 4.697 ; 4.768 ; Fall       ; SAVE_ADDR:inst|ADDR[0]                            ;
; panduan_FIFOADIN ; SAVE_ADDR:inst|ADDR[0] ;       ; 2.922 ; Fall       ; SAVE_ADDR:inst|ADDR[0]                            ;
; adclk            ; clk                    ; 2.289 ; 2.744 ; Rise       ; clk                                               ;
; output[*]        ; clk                    ; 5.424 ; 5.252 ; Rise       ; clk                                               ;
;  output[0]       ; clk                    ; 3.586 ; 3.582 ; Rise       ; clk                                               ;
;  output[1]       ; clk                    ; 3.522 ; 3.523 ; Rise       ; clk                                               ;
;  output[2]       ; clk                    ; 3.488 ; 3.478 ; Rise       ; clk                                               ;
;  output[3]       ; clk                    ; 4.928 ; 4.678 ; Rise       ; clk                                               ;
;  output[4]       ; clk                    ; 5.424 ; 5.252 ; Rise       ; clk                                               ;
;  output[5]       ; clk                    ; 3.523 ; 3.523 ; Rise       ; clk                                               ;
;  output[6]       ; clk                    ; 3.481 ; 3.469 ; Rise       ; clk                                               ;
;  output[7]       ; clk                    ; 3.508 ; 3.503 ; Rise       ; clk                                               ;
; adclk            ; clk                    ; 2.289 ; 2.744 ; Fall       ; clk                                               ;
; ADS930CLk        ; clk                    ; 0.798 ;       ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
; INT0             ; clk                    ; 2.191 ; 2.189 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
; wr_enable        ; clk                    ; 2.300 ; 2.276 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
; ADS930CLk        ; clk                    ;       ; 0.745 ; Fall       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
+------------------+------------------------+-------+-------+------------+---------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                              ;
+------------------+------------------------+-------+-------+------------+---------------------------------------------------+
; Data Port        ; Clock Port             ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+------------------+------------------------+-------+-------+------------+---------------------------------------------------+
; panduan_FIFOADIN ; NADV                   ; 3.959 ; 3.981 ; Rise       ; NADV                                              ;
; panduan_FIFOADIN ; SAVE_ADDR:inst|ADDR[0] ; 2.742 ;       ; Rise       ; SAVE_ADDR:inst|ADDR[0]                            ;
; AD_IN[*]         ; SAVE_ADDR:inst|ADDR[0] ; 4.091 ; 4.114 ; Fall       ; SAVE_ADDR:inst|ADDR[0]                            ;
;  AD_IN[0]        ; SAVE_ADDR:inst|ADDR[0] ; 4.091 ; 4.114 ; Fall       ; SAVE_ADDR:inst|ADDR[0]                            ;
;  AD_IN[1]        ; SAVE_ADDR:inst|ADDR[0] ; 4.305 ; 4.334 ; Fall       ; SAVE_ADDR:inst|ADDR[0]                            ;
;  AD_IN[2]        ; SAVE_ADDR:inst|ADDR[0] ; 4.293 ; 4.305 ; Fall       ; SAVE_ADDR:inst|ADDR[0]                            ;
;  AD_IN[3]        ; SAVE_ADDR:inst|ADDR[0] ; 4.334 ; 4.352 ; Fall       ; SAVE_ADDR:inst|ADDR[0]                            ;
;  AD_IN[4]        ; SAVE_ADDR:inst|ADDR[0] ; 4.290 ; 4.306 ; Fall       ; SAVE_ADDR:inst|ADDR[0]                            ;
;  AD_IN[5]        ; SAVE_ADDR:inst|ADDR[0] ; 4.255 ; 4.264 ; Fall       ; SAVE_ADDR:inst|ADDR[0]                            ;
;  AD_IN[6]        ; SAVE_ADDR:inst|ADDR[0] ; 5.766 ; 5.578 ; Fall       ; SAVE_ADDR:inst|ADDR[0]                            ;
;  AD_IN[7]        ; SAVE_ADDR:inst|ADDR[0] ; 4.519 ; 4.585 ; Fall       ; SAVE_ADDR:inst|ADDR[0]                            ;
; panduan_FIFOADIN ; SAVE_ADDR:inst|ADDR[0] ;       ; 2.814 ; Fall       ; SAVE_ADDR:inst|ADDR[0]                            ;
; adclk            ; clk                    ; 2.232 ; 2.689 ; Rise       ; clk                                               ;
; output[*]        ; clk                    ; 3.376 ; 3.362 ; Rise       ; clk                                               ;
;  output[0]       ; clk                    ; 3.476 ; 3.470 ; Rise       ; clk                                               ;
;  output[1]       ; clk                    ; 3.416 ; 3.415 ; Rise       ; clk                                               ;
;  output[2]       ; clk                    ; 3.383 ; 3.371 ; Rise       ; clk                                               ;
;  output[3]       ; clk                    ; 4.827 ; 4.575 ; Rise       ; clk                                               ;
;  output[4]       ; clk                    ; 5.303 ; 5.126 ; Rise       ; clk                                               ;
;  output[5]       ; clk                    ; 3.417 ; 3.414 ; Rise       ; clk                                               ;
;  output[6]       ; clk                    ; 3.376 ; 3.362 ; Rise       ; clk                                               ;
;  output[7]       ; clk                    ; 3.402 ; 3.395 ; Rise       ; clk                                               ;
; adclk            ; clk                    ; 2.232 ; 2.689 ; Fall       ; clk                                               ;
; ADS930CLk        ; clk                    ; 0.591 ;       ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
; INT0             ; clk                    ; 1.926 ; 1.921 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
; wr_enable        ; clk                    ; 2.024 ; 2.003 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
; ADS930CLk        ; clk                    ;       ; 0.537 ; Fall       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
+------------------+------------------------+-------+-------+------------+---------------------------------------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; ADS_SYNC   ; ADS930_SYNC ; 3.537 ;    ;    ; 4.219 ;
; J7_DIN     ; ADS930_DIN  ; 3.671 ;    ;    ; 4.387 ;
; J7_DIN     ; J1_DIN      ; 3.671 ;    ;    ; 4.387 ;
; J7_SCLK    ; ADS930_SCLK ; 3.488 ;    ;    ; 4.149 ;
; J7_SCLK    ; J1_SCLk     ; 3.488 ;    ;    ; 4.149 ;
; J7_SYNC    ; J1_SYNC     ; 3.486 ;    ;    ; 4.147 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; ADS_SYNC   ; ADS930_SYNC ; 3.423 ;    ;    ; 4.097 ;
; J7_DIN     ; ADS930_DIN  ; 3.552 ;    ;    ; 4.258 ;
; J7_DIN     ; J1_DIN      ; 3.552 ;    ;    ; 4.258 ;
; J7_SCLK    ; ADS930_SCLK ; 3.376 ;    ;    ; 4.030 ;
; J7_SCLK    ; J1_SCLk     ; 3.376 ;    ;    ; 4.030 ;
; J7_SYNC    ; J1_SYNC     ; 3.374 ;    ;    ; 4.029 ;
+------------+-------------+-------+----+----+-------+


----------------
; MTBF Summary ;
----------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                      ;
+----------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+----------------------+-------------------------+
; Source Node                                                                            ; Synchronization Node                                                                                                            ; Typical MTBF (Years) ; Included in Design MTBF ;
+----------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+----------------------+-------------------------+
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[11] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[11] ; Not Calculated       ; Yes                     ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[1]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[1]  ; Not Calculated       ; Yes                     ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[10] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[10] ; Not Calculated       ; Yes                     ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[9]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[9]  ; Not Calculated       ; Yes                     ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[12] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[12] ; Not Calculated       ; Yes                     ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[8]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[8]  ; Not Calculated       ; Yes                     ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[7]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[7]  ; Not Calculated       ; Yes                     ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[3]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[3]  ; Not Calculated       ; Yes                     ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[4]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[4]  ; Not Calculated       ; Yes                     ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[6]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[6]  ; Not Calculated       ; Yes                     ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[0]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[0]  ; Not Calculated       ; Yes                     ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[2]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[2]  ; Not Calculated       ; Yes                     ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[5]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[5]  ; Not Calculated       ; Yes                     ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[3]          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[3]  ; Not Calculated       ; Yes                     ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[0]          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[0]  ; Not Calculated       ; Yes                     ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[4]          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[4]  ; Not Calculated       ; Yes                     ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[2]          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[2]  ; Not Calculated       ; Yes                     ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[7]          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[7]  ; Not Calculated       ; Yes                     ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[1]          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[1]  ; Not Calculated       ; Yes                     ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[11]         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[11] ; Not Calculated       ; Yes                     ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[8]          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[8]  ; Not Calculated       ; Yes                     ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[5]          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[5]  ; Not Calculated       ; Yes                     ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[6]          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[6]  ; Not Calculated       ; Yes                     ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[12]         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[12] ; Not Calculated       ; Yes                     ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[9]          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[9]  ; Not Calculated       ; Yes                     ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[10]         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[10] ; Not Calculated       ; Yes                     ;
+----------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+----------------------+-------------------------+


Synchronizer Chain #1: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[11]                                          ;
; Synchronization Node    ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[11] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                  ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                         ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                            ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                             ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                     ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                     ; -1.992         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                        ; 12.5           ;              ;                  ;              ;
; Source Clock                                                                                                                     ;                ;              ;                  ;              ;
;  inst2|altpll_component|auto_generated|pll1|clk[1]                                                                               ;                ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                            ;                ;              ;                  ;              ;
;  NOE                                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                              ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[11]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                        ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[11] ;                ;              ;                  ; 0.202        ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[11] ;                ;              ;                  ; -2.194       ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #2: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[1]                                          ;
; Synchronization Node    ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[1] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                        ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                           ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                            ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                    ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                    ; -1.869         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                       ; 12.5           ;              ;                  ;              ;
; Source Clock                                                                                                                    ;                ;              ;                  ;              ;
;  inst2|altpll_component|auto_generated|pll1|clk[1]                                                                              ;                ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                           ;                ;              ;                  ;              ;
;  NOE                                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                             ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[1]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                       ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[1] ;                ;              ;                  ; -0.080       ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[1] ;                ;              ;                  ; -1.789       ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #3: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[10]                                          ;
; Synchronization Node    ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[10] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                  ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                         ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                            ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                             ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                     ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                     ; -1.829         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                        ; 12.5           ;              ;                  ;              ;
; Source Clock                                                                                                                     ;                ;              ;                  ;              ;
;  inst2|altpll_component|auto_generated|pll1|clk[1]                                                                               ;                ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                            ;                ;              ;                  ;              ;
;  NOE                                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                              ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[10]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                        ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[10] ;                ;              ;                  ; 0.219        ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[10] ;                ;              ;                  ; -2.048       ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #4: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[9]                                          ;
; Synchronization Node    ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[9] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                        ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                           ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                            ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                    ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                    ; -1.815         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                       ; 12.5           ;              ;                  ;              ;
; Source Clock                                                                                                                    ;                ;              ;                  ;              ;
;  inst2|altpll_component|auto_generated|pll1|clk[1]                                                                              ;                ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                           ;                ;              ;                  ;              ;
;  NOE                                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                             ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[9]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                       ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[9] ;                ;              ;                  ; 0.323        ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[9] ;                ;              ;                  ; -2.138       ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #5: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[12]                                          ;
; Synchronization Node    ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[12] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                  ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                         ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                            ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                             ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                     ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                     ; -1.809         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                        ; 12.5           ;              ;                  ;              ;
; Source Clock                                                                                                                     ;                ;              ;                  ;              ;
;  inst2|altpll_component|auto_generated|pll1|clk[1]                                                                               ;                ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                            ;                ;              ;                  ;              ;
;  NOE                                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                              ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[12]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                        ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[12] ;                ;              ;                  ; 0.408        ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[12] ;                ;              ;                  ; -2.217       ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #6: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[8]                                          ;
; Synchronization Node    ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[8] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                        ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                           ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                            ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                    ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                    ; -1.766         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                       ; 12.5           ;              ;                  ;              ;
; Source Clock                                                                                                                    ;                ;              ;                  ;              ;
;  inst2|altpll_component|auto_generated|pll1|clk[1]                                                                              ;                ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                           ;                ;              ;                  ;              ;
;  NOE                                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                             ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[8]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                       ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[8] ;                ;              ;                  ; 0.259        ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[8] ;                ;              ;                  ; -2.025       ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #7: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[7]                                          ;
; Synchronization Node    ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[7] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                        ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                           ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                            ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                    ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                    ; -1.733         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                       ; 12.5           ;              ;                  ;              ;
; Source Clock                                                                                                                    ;                ;              ;                  ;              ;
;  inst2|altpll_component|auto_generated|pll1|clk[1]                                                                              ;                ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                           ;                ;              ;                  ;              ;
;  NOE                                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                             ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[7]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                       ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[7] ;                ;              ;                  ; 0.233        ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[7] ;                ;              ;                  ; -1.966       ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #8: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[3]                                          ;
; Synchronization Node    ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[3] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                        ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                           ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                            ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                    ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                    ; -1.711         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                       ; 12.5           ;              ;                  ;              ;
; Source Clock                                                                                                                    ;                ;              ;                  ;              ;
;  inst2|altpll_component|auto_generated|pll1|clk[1]                                                                              ;                ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                           ;                ;              ;                  ;              ;
;  NOE                                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                             ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[3]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                       ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[3] ;                ;              ;                  ; 0.242        ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[3] ;                ;              ;                  ; -1.953       ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #9: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[4]                                          ;
; Synchronization Node    ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[4] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                        ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                           ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                            ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                    ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                    ; -1.571         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                       ; 12.5           ;              ;                  ;              ;
; Source Clock                                                                                                                    ;                ;              ;                  ;              ;
;  inst2|altpll_component|auto_generated|pll1|clk[1]                                                                              ;                ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                           ;                ;              ;                  ;              ;
;  NOE                                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                             ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[4]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                       ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[4] ;                ;              ;                  ; 0.229        ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[4] ;                ;              ;                  ; -1.800       ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #10: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[6]                                          ;
; Synchronization Node    ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[6] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                        ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                           ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                            ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                    ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                    ; -1.556         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                       ; 12.5           ;              ;                  ;              ;
; Source Clock                                                                                                                    ;                ;              ;                  ;              ;
;  inst2|altpll_component|auto_generated|pll1|clk[1]                                                                              ;                ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                           ;                ;              ;                  ;              ;
;  NOE                                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                             ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[6]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                       ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[6] ;                ;              ;                  ; 0.415        ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[6] ;                ;              ;                  ; -1.971       ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #11: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[0]                                          ;
; Synchronization Node    ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[0] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                        ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                           ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                            ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                    ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                    ; -1.531         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                       ; 12.5           ;              ;                  ;              ;
; Source Clock                                                                                                                    ;                ;              ;                  ;              ;
;  inst2|altpll_component|auto_generated|pll1|clk[1]                                                                              ;                ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                           ;                ;              ;                  ;              ;
;  NOE                                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                             ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[0]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                       ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[0] ;                ;              ;                  ; 0.250        ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[0] ;                ;              ;                  ; -1.781       ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #12: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[2]                                          ;
; Synchronization Node    ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[2] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                        ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                           ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                            ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                    ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                    ; -1.526         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                       ; 12.5           ;              ;                  ;              ;
; Source Clock                                                                                                                    ;                ;              ;                  ;              ;
;  inst2|altpll_component|auto_generated|pll1|clk[1]                                                                              ;                ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                           ;                ;              ;                  ;              ;
;  NOE                                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                             ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[2]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                       ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[2] ;                ;              ;                  ; 0.277        ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[2] ;                ;              ;                  ; -1.803       ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #13: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[5]                                          ;
; Synchronization Node    ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[5] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                        ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                           ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                            ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                    ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                    ; -1.391         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                       ; 12.5           ;              ;                  ;              ;
; Source Clock                                                                                                                    ;                ;              ;                  ;              ;
;  inst2|altpll_component|auto_generated|pll1|clk[1]                                                                              ;                ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                           ;                ;              ;                  ;              ;
;  NOE                                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                             ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[5]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                       ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[5] ;                ;              ;                  ; 0.578        ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[5] ;                ;              ;                  ; -1.969       ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #14: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[3]                                                  ;
; Synchronization Node    ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[3] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                        ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                           ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                            ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                    ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                    ; 17.287         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                       ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                    ;                ;              ;                  ;              ;
;  NOE                                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                           ;                ;              ;                  ;              ;
;  inst2|altpll_component|auto_generated|pll1|clk[1]                                                                              ;                ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                             ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[3]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                       ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[3] ;                ;              ;                  ; 9.510        ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[3] ;                ;              ;                  ; 7.777        ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #15: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[0]                                                  ;
; Synchronization Node    ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[0] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                        ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                           ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                            ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                    ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                    ; 17.337         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                       ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                    ;                ;              ;                  ;              ;
;  NOE                                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                           ;                ;              ;                  ;              ;
;  inst2|altpll_component|auto_generated|pll1|clk[1]                                                                              ;                ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                             ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[0]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                       ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[0] ;                ;              ;                  ; 9.576        ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[0] ;                ;              ;                  ; 7.761        ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #16: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[4]                                                  ;
; Synchronization Node    ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[4] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                        ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                           ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                            ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                    ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                    ; 17.464         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                       ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                    ;                ;              ;                  ;              ;
;  NOE                                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                           ;                ;              ;                  ;              ;
;  inst2|altpll_component|auto_generated|pll1|clk[1]                                                                              ;                ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                             ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[4]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                       ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[4] ;                ;              ;                  ; 9.510        ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[4] ;                ;              ;                  ; 7.954        ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #17: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[2]                                                  ;
; Synchronization Node    ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[2] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                        ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                           ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                            ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                    ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                    ; 17.468         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                       ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                    ;                ;              ;                  ;              ;
;  NOE                                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                           ;                ;              ;                  ;              ;
;  inst2|altpll_component|auto_generated|pll1|clk[1]                                                                              ;                ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                             ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[2]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                       ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[2] ;                ;              ;                  ; 9.578        ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[2] ;                ;              ;                  ; 7.890        ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #18: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[7]                                                  ;
; Synchronization Node    ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[7] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                        ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                           ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                            ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                    ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                    ; 17.502         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                       ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                    ;                ;              ;                  ;              ;
;  NOE                                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                           ;                ;              ;                  ;              ;
;  inst2|altpll_component|auto_generated|pll1|clk[1]                                                                              ;                ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                             ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[7]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                       ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[7] ;                ;              ;                  ; 9.576        ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[7] ;                ;              ;                  ; 7.926        ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #19: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[1]                                                  ;
; Synchronization Node    ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[1] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                        ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                           ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                            ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                    ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                    ; 17.553         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                       ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                    ;                ;              ;                  ;              ;
;  NOE                                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                           ;                ;              ;                  ;              ;
;  inst2|altpll_component|auto_generated|pll1|clk[1]                                                                              ;                ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                             ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[1]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                       ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[1] ;                ;              ;                  ; 9.265        ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[1] ;                ;              ;                  ; 8.288        ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #20: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[11]                                                  ;
; Synchronization Node    ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[11] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                  ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                         ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                            ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                             ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                     ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                     ; 17.573         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                        ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                     ;                ;              ;                  ;              ;
;  NOE                                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                            ;                ;              ;                  ;              ;
;  inst2|altpll_component|auto_generated|pll1|clk[1]                                                                               ;                ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                              ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[11]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                        ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[11] ;                ;              ;                  ; 9.514        ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[11] ;                ;              ;                  ; 8.059        ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #21: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[8]                                                  ;
; Synchronization Node    ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[8] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                        ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                           ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                            ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                    ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                    ; 17.608         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                       ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                    ;                ;              ;                  ;              ;
;  NOE                                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                           ;                ;              ;                  ;              ;
;  inst2|altpll_component|auto_generated|pll1|clk[1]                                                                              ;                ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                             ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[8]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                       ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[8] ;                ;              ;                  ; 9.579        ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[8] ;                ;              ;                  ; 8.029        ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #22: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[5]                                                  ;
; Synchronization Node    ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[5] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                        ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                           ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                            ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                    ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                    ; 17.643         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                       ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                    ;                ;              ;                  ;              ;
;  NOE                                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                           ;                ;              ;                  ;              ;
;  inst2|altpll_component|auto_generated|pll1|clk[1]                                                                              ;                ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                             ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[5]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                       ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[5] ;                ;              ;                  ; 9.514        ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[5] ;                ;              ;                  ; 8.129        ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #23: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[6]                                                  ;
; Synchronization Node    ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[6] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                        ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                           ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                            ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                    ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                    ; 17.652         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                       ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                    ;                ;              ;                  ;              ;
;  NOE                                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                           ;                ;              ;                  ;              ;
;  inst2|altpll_component|auto_generated|pll1|clk[1]                                                                              ;                ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                             ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[6]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                       ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[6] ;                ;              ;                  ; 9.511        ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[6] ;                ;              ;                  ; 8.141        ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #24: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[12]                                                  ;
; Synchronization Node    ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[12] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                  ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                         ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                            ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                             ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                     ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                     ; 17.691         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                        ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                     ;                ;              ;                  ;              ;
;  NOE                                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                            ;                ;              ;                  ;              ;
;  inst2|altpll_component|auto_generated|pll1|clk[1]                                                                               ;                ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                              ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[12]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                        ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[12] ;                ;              ;                  ; 9.511        ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[12] ;                ;              ;                  ; 8.180        ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #25: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[9]                                                  ;
; Synchronization Node    ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[9] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                        ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                           ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                            ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                    ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                    ; 17.691         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                       ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                    ;                ;              ;                  ;              ;
;  NOE                                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                           ;                ;              ;                  ;              ;
;  inst2|altpll_component|auto_generated|pll1|clk[1]                                                                              ;                ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                             ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[9]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                       ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[9] ;                ;              ;                  ; 9.579        ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[9] ;                ;              ;                  ; 8.112        ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #26: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[10]                                                  ;
; Synchronization Node    ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[10] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                  ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                         ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                            ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                             ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                     ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                     ; 17.727         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                        ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                     ;                ;              ;                  ;              ;
;  NOE                                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                            ;                ;              ;                  ;              ;
;  inst2|altpll_component|auto_generated|pll1|clk[1]                                                                               ;                ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                              ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[10]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                        ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[10] ;                ;              ;                  ; 9.578        ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[10] ;                ;              ;                  ; 8.149        ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



+-------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                               ;
+----------------------------------------------------+----------+--------+----------+---------+---------------------+
; Clock                                              ; Setup    ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------------------------------------+----------+--------+----------+---------+---------------------+
; Worst-case Slack                                   ; -6.092   ; -0.014 ; -0.196   ; -0.942  ; -3.201              ;
;  NADV                                              ; N/A      ; N/A    ; N/A      ; N/A     ; -3.000              ;
;  NOE                                               ; -5.561   ; 0.176  ; N/A      ; N/A     ; -3.201              ;
;  NWE                                               ; -3.340   ; -0.014 ; N/A      ; N/A     ; -3.201              ;
;  SAVE_ADDR:inst|ADDR[0]                            ; -1.474   ; 0.175  ; -0.196   ; -0.942  ; 0.230               ;
;  clk                                               ; -3.338   ; 0.293  ; N/A      ; N/A     ; 19.201              ;
;  inst2|altpll_component|auto_generated|pll1|clk[0] ; -6.092   ; 0.187  ; N/A      ; N/A     ; 9.717               ;
;  inst2|altpll_component|auto_generated|pll1|clk[1] ; 4.079    ; 0.122  ; N/A      ; N/A     ; 4.717               ;
; Design-wide TNS                                    ; -425.0   ; -0.014 ; -0.74    ; -7.523  ; -217.611            ;
;  NADV                                              ; N/A      ; N/A    ; N/A      ; N/A     ; -31.253             ;
;  NOE                                               ; -220.498 ; 0.000  ; N/A      ; N/A     ; -126.171            ;
;  NWE                                               ; -106.505 ; -0.014 ; N/A      ; N/A     ; -60.187             ;
;  SAVE_ADDR:inst|ADDR[0]                            ; -9.976   ; 0.000  ; -0.740   ; -7.523  ; 0.000               ;
;  clk                                               ; -70.652  ; 0.000  ; N/A      ; N/A     ; 0.000               ;
;  inst2|altpll_component|auto_generated|pll1|clk[0] ; -17.661  ; 0.000  ; N/A      ; N/A     ; 0.000               ;
;  inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000    ; 0.000  ; N/A      ; N/A     ; 0.000               ;
+----------------------------------------------------+----------+--------+----------+---------+---------------------+


+---------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                   ;
+-----------------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------------+------------+-------+-------+------------+---------------------------------------------------+
; A16             ; NADV       ; 2.753 ; 3.112 ; Rise       ; NADV                                              ;
; A17             ; NADV       ; 2.187 ; 2.507 ; Rise       ; NADV                                              ;
; A18             ; NADV       ; 2.769 ; 3.019 ; Rise       ; NADV                                              ;
; AD_IN[*]        ; NADV       ; 3.268 ; 3.405 ; Rise       ; NADV                                              ;
;  AD_IN[0]       ; NADV       ; 3.132 ; 3.354 ; Rise       ; NADV                                              ;
;  AD_IN[1]       ; NADV       ; 2.266 ; 2.526 ; Rise       ; NADV                                              ;
;  AD_IN[2]       ; NADV       ; 2.581 ; 2.818 ; Rise       ; NADV                                              ;
;  AD_IN[3]       ; NADV       ; 3.019 ; 3.288 ; Rise       ; NADV                                              ;
;  AD_IN[4]       ; NADV       ; 2.880 ; 3.146 ; Rise       ; NADV                                              ;
;  AD_IN[5]       ; NADV       ; 2.950 ; 3.230 ; Rise       ; NADV                                              ;
;  AD_IN[6]       ; NADV       ; 2.588 ; 2.884 ; Rise       ; NADV                                              ;
;  AD_IN[7]       ; NADV       ; 2.604 ; 2.898 ; Rise       ; NADV                                              ;
;  AD_IN[8]       ; NADV       ; 2.873 ; 3.213 ; Rise       ; NADV                                              ;
;  AD_IN[9]       ; NADV       ; 2.434 ; 2.717 ; Rise       ; NADV                                              ;
;  AD_IN[10]      ; NADV       ; 2.420 ; 2.683 ; Rise       ; NADV                                              ;
;  AD_IN[11]      ; NADV       ; 2.760 ; 3.011 ; Rise       ; NADV                                              ;
;  AD_IN[12]      ; NADV       ; 3.268 ; 3.405 ; Rise       ; NADV                                              ;
;  AD_IN[13]      ; NADV       ; 2.296 ; 2.538 ; Rise       ; NADV                                              ;
;  AD_IN[14]      ; NADV       ; 2.509 ; 2.727 ; Rise       ; NADV                                              ;
;  AD_IN[15]      ; NADV       ; 2.614 ; 2.852 ; Rise       ; NADV                                              ;
; AD_IN[*]        ; NWE        ; 3.079 ; 3.286 ; Rise       ; NWE                                               ;
;  AD_IN[0]       ; NWE        ; 2.937 ; 3.136 ; Rise       ; NWE                                               ;
;  AD_IN[1]       ; NWE        ; 2.176 ; 2.436 ; Rise       ; NWE                                               ;
;  AD_IN[2]       ; NWE        ; 2.494 ; 2.731 ; Rise       ; NWE                                               ;
;  AD_IN[3]       ; NWE        ; 3.079 ; 3.286 ; Rise       ; NWE                                               ;
;  AD_IN[4]       ; NWE        ; 2.791 ; 3.057 ; Rise       ; NWE                                               ;
;  AD_IN[5]       ; NWE        ; 3.051 ; 3.247 ; Rise       ; NWE                                               ;
;  AD_IN[6]       ; NWE        ; 2.462 ; 2.746 ; Rise       ; NWE                                               ;
;  AD_IN[7]       ; NWE        ; 2.278 ; 2.564 ; Rise       ; NWE                                               ;
;  AD_IN[8]       ; NWE        ; 2.788 ; 3.111 ; Rise       ; NWE                                               ;
;  AD_IN[9]       ; NWE        ; 2.124 ; 2.384 ; Rise       ; NWE                                               ;
;  AD_IN[10]      ; NWE        ; 2.428 ; 2.708 ; Rise       ; NWE                                               ;
;  AD_IN[11]      ; NWE        ; 2.967 ; 3.174 ; Rise       ; NWE                                               ;
;  AD_IN[12]      ; NWE        ; 2.668 ; 2.860 ; Rise       ; NWE                                               ;
;  AD_IN[13]      ; NWE        ; 2.461 ; 2.670 ; Rise       ; NWE                                               ;
;  AD_IN[14]      ; NWE        ; 2.434 ; 2.643 ; Rise       ; NWE                                               ;
;  AD_IN[15]      ; NWE        ; 2.524 ; 2.765 ; Rise       ; NWE                                               ;
; ADS930_DATA[*]  ; clk        ; 4.216 ; 4.582 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  ADS930_DATA[0] ; clk        ; 4.106 ; 4.436 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  ADS930_DATA[1] ; clk        ; 4.208 ; 4.582 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  ADS930_DATA[2] ; clk        ; 4.216 ; 4.499 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  ADS930_DATA[3] ; clk        ; 4.188 ; 4.475 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  ADS930_DATA[4] ; clk        ; 4.124 ; 4.376 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  ADS930_DATA[5] ; clk        ; 4.159 ; 4.503 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  ADS930_DATA[6] ; clk        ; 4.122 ; 4.387 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  ADS930_DATA[7] ; clk        ; 4.139 ; 4.490 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
+-----------------+------------+-------+-------+------------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                      ;
+-----------------+------------+--------+--------+------------+---------------------------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------------+------------+--------+--------+------------+---------------------------------------------------+
; A16             ; NADV       ; -1.148 ; -1.956 ; Rise       ; NADV                                              ;
; A17             ; NADV       ; -0.896 ; -1.627 ; Rise       ; NADV                                              ;
; A18             ; NADV       ; -1.132 ; -1.881 ; Rise       ; NADV                                              ;
; AD_IN[*]        ; NADV       ; -0.903 ; -1.605 ; Rise       ; NADV                                              ;
;  AD_IN[0]       ; NADV       ; -1.255 ; -2.027 ; Rise       ; NADV                                              ;
;  AD_IN[1]       ; NADV       ; -0.920 ; -1.605 ; Rise       ; NADV                                              ;
;  AD_IN[2]       ; NADV       ; -1.023 ; -1.781 ; Rise       ; NADV                                              ;
;  AD_IN[3]       ; NADV       ; -1.223 ; -2.009 ; Rise       ; NADV                                              ;
;  AD_IN[4]       ; NADV       ; -1.169 ; -1.933 ; Rise       ; NADV                                              ;
;  AD_IN[5]       ; NADV       ; -1.199 ; -1.979 ; Rise       ; NADV                                              ;
;  AD_IN[6]       ; NADV       ; -1.049 ; -1.802 ; Rise       ; NADV                                              ;
;  AD_IN[7]       ; NADV       ; -1.045 ; -1.804 ; Rise       ; NADV                                              ;
;  AD_IN[8]       ; NADV       ; -1.166 ; -1.964 ; Rise       ; NADV                                              ;
;  AD_IN[9]       ; NADV       ; -0.992 ; -1.726 ; Rise       ; NADV                                              ;
;  AD_IN[10]      ; NADV       ; -0.953 ; -1.690 ; Rise       ; NADV                                              ;
;  AD_IN[11]      ; NADV       ; -1.136 ; -1.878 ; Rise       ; NADV                                              ;
;  AD_IN[12]      ; NADV       ; -1.288 ; -2.046 ; Rise       ; NADV                                              ;
;  AD_IN[13]      ; NADV       ; -0.903 ; -1.613 ; Rise       ; NADV                                              ;
;  AD_IN[14]      ; NADV       ; -1.011 ; -1.757 ; Rise       ; NADV                                              ;
;  AD_IN[15]      ; NADV       ; -1.062 ; -1.826 ; Rise       ; NADV                                              ;
; AD_IN[*]        ; NWE        ; -0.453 ; -0.916 ; Rise       ; NWE                                               ;
;  AD_IN[0]       ; NWE        ; -0.873 ; -1.651 ; Rise       ; NWE                                               ;
;  AD_IN[1]       ; NWE        ; -0.453 ; -0.916 ; Rise       ; NWE                                               ;
;  AD_IN[2]       ; NWE        ; -0.679 ; -1.385 ; Rise       ; NWE                                               ;
;  AD_IN[3]       ; NWE        ; -0.923 ; -1.723 ; Rise       ; NWE                                               ;
;  AD_IN[4]       ; NWE        ; -0.866 ; -1.650 ; Rise       ; NWE                                               ;
;  AD_IN[5]       ; NWE        ; -0.898 ; -1.689 ; Rise       ; NWE                                               ;
;  AD_IN[6]       ; NWE        ; -0.590 ; -1.205 ; Rise       ; NWE                                               ;
;  AD_IN[7]       ; NWE        ; -0.593 ; -1.227 ; Rise       ; NWE                                               ;
;  AD_IN[8]       ; NWE        ; -1.063 ; -1.855 ; Rise       ; NWE                                               ;
;  AD_IN[9]       ; NWE        ; -0.801 ; -1.529 ; Rise       ; NWE                                               ;
;  AD_IN[10]      ; NWE        ; -0.791 ; -1.537 ; Rise       ; NWE                                               ;
;  AD_IN[11]      ; NWE        ; -1.028 ; -1.770 ; Rise       ; NWE                                               ;
;  AD_IN[12]      ; NWE        ; -0.988 ; -1.732 ; Rise       ; NWE                                               ;
;  AD_IN[13]      ; NWE        ; -0.800 ; -1.545 ; Rise       ; NWE                                               ;
;  AD_IN[14]      ; NWE        ; -0.900 ; -1.644 ; Rise       ; NWE                                               ;
;  AD_IN[15]      ; NWE        ; -0.960 ; -1.726 ; Rise       ; NWE                                               ;
; ADS930_DATA[*]  ; clk        ; -1.671 ; -2.414 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  ADS930_DATA[0] ; clk        ; -1.697 ; -2.465 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  ADS930_DATA[1] ; clk        ; -1.752 ; -2.543 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  ADS930_DATA[2] ; clk        ; -1.721 ; -2.478 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  ADS930_DATA[3] ; clk        ; -1.716 ; -2.470 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  ADS930_DATA[4] ; clk        ; -1.671 ; -2.414 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  ADS930_DATA[5] ; clk        ; -1.721 ; -2.497 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  ADS930_DATA[6] ; clk        ; -1.680 ; -2.425 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  ADS930_DATA[7] ; clk        ; -1.721 ; -2.495 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
+-----------------+------------+--------+--------+------------+---------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                        ;
+------------------+------------------------+--------+--------+------------+---------------------------------------------------+
; Data Port        ; Clock Port             ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+------------------+------------------------+--------+--------+------------+---------------------------------------------------+
; panduan_FIFOADIN ; NADV                   ; 10.431 ; 10.106 ; Rise       ; NADV                                              ;
; panduan_FIFOADIN ; SAVE_ADDR:inst|ADDR[0] ; 5.949  ;        ; Rise       ; SAVE_ADDR:inst|ADDR[0]                            ;
; AD_IN[*]         ; SAVE_ADDR:inst|ADDR[0] ; 11.381 ; 10.746 ; Fall       ; SAVE_ADDR:inst|ADDR[0]                            ;
;  AD_IN[0]        ; SAVE_ADDR:inst|ADDR[0] ; 8.772  ; 8.572  ; Fall       ; SAVE_ADDR:inst|ADDR[0]                            ;
;  AD_IN[1]        ; SAVE_ADDR:inst|ADDR[0] ; 9.231  ; 8.959  ; Fall       ; SAVE_ADDR:inst|ADDR[0]                            ;
;  AD_IN[2]        ; SAVE_ADDR:inst|ADDR[0] ; 9.260  ; 8.960  ; Fall       ; SAVE_ADDR:inst|ADDR[0]                            ;
;  AD_IN[3]        ; SAVE_ADDR:inst|ADDR[0] ; 9.341  ; 9.047  ; Fall       ; SAVE_ADDR:inst|ADDR[0]                            ;
;  AD_IN[4]        ; SAVE_ADDR:inst|ADDR[0] ; 9.266  ; 8.996  ; Fall       ; SAVE_ADDR:inst|ADDR[0]                            ;
;  AD_IN[5]        ; SAVE_ADDR:inst|ADDR[0] ; 9.178  ; 8.915  ; Fall       ; SAVE_ADDR:inst|ADDR[0]                            ;
;  AD_IN[6]        ; SAVE_ADDR:inst|ADDR[0] ; 11.381 ; 10.746 ; Fall       ; SAVE_ADDR:inst|ADDR[0]                            ;
;  AD_IN[7]        ; SAVE_ADDR:inst|ADDR[0] ; 9.818  ; 9.479  ; Fall       ; SAVE_ADDR:inst|ADDR[0]                            ;
; panduan_FIFOADIN ; SAVE_ADDR:inst|ADDR[0] ;        ; 5.684  ; Fall       ; SAVE_ADDR:inst|ADDR[0]                            ;
; adclk            ; clk                    ; 4.625  ; 4.715  ; Rise       ; clk                                               ;
; output[*]        ; clk                    ; 10.580 ; 9.996  ; Rise       ; clk                                               ;
;  output[0]       ; clk                    ; 7.682  ; 7.388  ; Rise       ; clk                                               ;
;  output[1]       ; clk                    ; 7.597  ; 7.299  ; Rise       ; clk                                               ;
;  output[2]       ; clk                    ; 7.408  ; 7.177  ; Rise       ; clk                                               ;
;  output[3]       ; clk                    ; 9.392  ; 8.853  ; Rise       ; clk                                               ;
;  output[4]       ; clk                    ; 10.580 ; 9.996  ; Rise       ; clk                                               ;
;  output[5]       ; clk                    ; 7.511  ; 7.258  ; Rise       ; clk                                               ;
;  output[6]       ; clk                    ; 7.385  ; 7.155  ; Rise       ; clk                                               ;
;  output[7]       ; clk                    ; 7.458  ; 7.223  ; Rise       ; clk                                               ;
; adclk            ; clk                    ; 4.625  ; 4.715  ; Fall       ; clk                                               ;
; ADS930CLk        ; clk                    ; 1.636  ;        ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
; INT0             ; clk                    ; 4.876  ; 4.671  ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
; wr_enable        ; clk                    ; 4.846  ; 5.082  ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
; ADS930CLk        ; clk                    ;        ; 1.549  ; Fall       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
+------------------+------------------------+--------+--------+------------+---------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                              ;
+------------------+------------------------+-------+-------+------------+---------------------------------------------------+
; Data Port        ; Clock Port             ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+------------------+------------------------+-------+-------+------------+---------------------------------------------------+
; panduan_FIFOADIN ; NADV                   ; 3.959 ; 3.981 ; Rise       ; NADV                                              ;
; panduan_FIFOADIN ; SAVE_ADDR:inst|ADDR[0] ; 2.742 ;       ; Rise       ; SAVE_ADDR:inst|ADDR[0]                            ;
; AD_IN[*]         ; SAVE_ADDR:inst|ADDR[0] ; 4.091 ; 4.114 ; Fall       ; SAVE_ADDR:inst|ADDR[0]                            ;
;  AD_IN[0]        ; SAVE_ADDR:inst|ADDR[0] ; 4.091 ; 4.114 ; Fall       ; SAVE_ADDR:inst|ADDR[0]                            ;
;  AD_IN[1]        ; SAVE_ADDR:inst|ADDR[0] ; 4.305 ; 4.334 ; Fall       ; SAVE_ADDR:inst|ADDR[0]                            ;
;  AD_IN[2]        ; SAVE_ADDR:inst|ADDR[0] ; 4.293 ; 4.305 ; Fall       ; SAVE_ADDR:inst|ADDR[0]                            ;
;  AD_IN[3]        ; SAVE_ADDR:inst|ADDR[0] ; 4.334 ; 4.352 ; Fall       ; SAVE_ADDR:inst|ADDR[0]                            ;
;  AD_IN[4]        ; SAVE_ADDR:inst|ADDR[0] ; 4.290 ; 4.306 ; Fall       ; SAVE_ADDR:inst|ADDR[0]                            ;
;  AD_IN[5]        ; SAVE_ADDR:inst|ADDR[0] ; 4.255 ; 4.264 ; Fall       ; SAVE_ADDR:inst|ADDR[0]                            ;
;  AD_IN[6]        ; SAVE_ADDR:inst|ADDR[0] ; 5.766 ; 5.578 ; Fall       ; SAVE_ADDR:inst|ADDR[0]                            ;
;  AD_IN[7]        ; SAVE_ADDR:inst|ADDR[0] ; 4.519 ; 4.585 ; Fall       ; SAVE_ADDR:inst|ADDR[0]                            ;
; panduan_FIFOADIN ; SAVE_ADDR:inst|ADDR[0] ;       ; 2.814 ; Fall       ; SAVE_ADDR:inst|ADDR[0]                            ;
; adclk            ; clk                    ; 2.232 ; 2.689 ; Rise       ; clk                                               ;
; output[*]        ; clk                    ; 3.376 ; 3.362 ; Rise       ; clk                                               ;
;  output[0]       ; clk                    ; 3.476 ; 3.470 ; Rise       ; clk                                               ;
;  output[1]       ; clk                    ; 3.416 ; 3.415 ; Rise       ; clk                                               ;
;  output[2]       ; clk                    ; 3.383 ; 3.371 ; Rise       ; clk                                               ;
;  output[3]       ; clk                    ; 4.827 ; 4.575 ; Rise       ; clk                                               ;
;  output[4]       ; clk                    ; 5.303 ; 5.126 ; Rise       ; clk                                               ;
;  output[5]       ; clk                    ; 3.417 ; 3.414 ; Rise       ; clk                                               ;
;  output[6]       ; clk                    ; 3.376 ; 3.362 ; Rise       ; clk                                               ;
;  output[7]       ; clk                    ; 3.402 ; 3.395 ; Rise       ; clk                                               ;
; adclk            ; clk                    ; 2.232 ; 2.689 ; Fall       ; clk                                               ;
; ADS930CLk        ; clk                    ; 0.591 ;       ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
; INT0             ; clk                    ; 1.926 ; 1.921 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
; wr_enable        ; clk                    ; 2.024 ; 2.003 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
; ADS930CLk        ; clk                    ;       ; 0.537 ; Fall       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
+------------------+------------------------+-------+-------+------------+---------------------------------------------------+


+----------------------------------------------------+
; Progagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; ADS_SYNC   ; ADS930_SYNC ; 7.258 ;    ;    ; 7.434 ;
; J7_DIN     ; ADS930_DIN  ; 7.504 ;    ;    ; 7.738 ;
; J7_DIN     ; J1_DIN      ; 7.504 ;    ;    ; 7.738 ;
; J7_SCLK    ; ADS930_SCLK ; 7.173 ;    ;    ; 7.319 ;
; J7_SCLK    ; J1_SCLk     ; 7.173 ;    ;    ; 7.319 ;
; J7_SYNC    ; J1_SYNC     ; 7.174 ;    ;    ; 7.318 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Progagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; ADS_SYNC   ; ADS930_SYNC ; 3.423 ;    ;    ; 4.097 ;
; J7_DIN     ; ADS930_DIN  ; 3.552 ;    ;    ; 4.258 ;
; J7_DIN     ; J1_DIN      ; 3.552 ;    ;    ; 4.258 ;
; J7_SCLK    ; ADS930_SCLK ; 3.376 ;    ;    ; 4.030 ;
; J7_SCLK    ; J1_SCLk     ; 3.376 ;    ;    ; 4.030 ;
; J7_SYNC    ; J1_SYNC     ; 3.374 ;    ;    ; 4.029 ;
+------------+-------------+-------+----+----+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                       ;
+------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin              ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; INT0             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; wr_enable        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; INT4             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; adclk            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADS930CLk        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; J1_DIN           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; J1_SYNC          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; J1_SCLk          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADS930_DIN       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADS930_SYNC      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADS930_SCLK      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; panduan_FIFOADIN ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rd_enable        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; output[7]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; output[6]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; output[5]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; output[4]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; output[3]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; output[2]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; output[1]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; output[0]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AD_IN[15]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AD_IN[14]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AD_IN[13]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AD_IN[12]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AD_IN[11]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AD_IN[10]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AD_IN[9]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AD_IN[8]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AD_IN[7]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AD_IN[6]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AD_IN[5]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AD_IN[4]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AD_IN[3]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AD_IN[2]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AD_IN[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AD_IN[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; AD_IN[15]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; AD_IN[14]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; AD_IN[13]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; AD_IN[12]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; AD_IN[11]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; AD_IN[10]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; AD_IN[9]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; AD_IN[8]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; AD_IN[7]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; AD_IN[6]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; AD_IN[5]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; AD_IN[4]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; AD_IN[3]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; AD_IN[2]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; AD_IN[1]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; AD_IN[0]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; clk                     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; J7_DIN                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; J7_SYNC                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; J7_SCLK                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ADS_SYNC                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; A16                     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; NADV                    ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; A18                     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; A17                     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; NWE                     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; NOE                     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ADS930_DATA[7]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ADS930_DATA[6]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ADS930_DATA[5]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ADS930_DATA[4]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ADS930_DATA[3]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ADS930_DATA[2]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ADS930_DATA[1]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ADS930_DATA[0]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin              ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; INT0             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; wr_enable        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; INT4             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; adclk            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; ADS930CLk        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; J1_DIN           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; J1_SYNC          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; J1_SCLk          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; ADS930_DIN       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; ADS930_SYNC      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; ADS930_SCLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; panduan_FIFOADIN ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; rd_enable        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; output[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; output[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; output[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; output[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.09 V              ; -0.011 V            ; 0.196 V                              ; 0.301 V                              ; 4.93e-09 s                  ; 3.56e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.09 V             ; -0.011 V           ; 0.196 V                             ; 0.301 V                             ; 4.93e-09 s                 ; 3.56e-09 s                 ; Yes                       ; Yes                       ;
; output[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.09 V              ; -0.011 V            ; 0.196 V                              ; 0.301 V                              ; 4.93e-09 s                  ; 3.56e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.09 V             ; -0.011 V           ; 0.196 V                             ; 0.301 V                             ; 4.93e-09 s                 ; 3.56e-09 s                 ; Yes                       ; Yes                       ;
; output[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; output[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; output[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; AD_IN[15]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; AD_IN[14]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; AD_IN[13]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; AD_IN[12]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; AD_IN[11]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; AD_IN[10]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; AD_IN[9]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; AD_IN[8]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; AD_IN[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; AD_IN[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.09 V              ; -0.011 V            ; 0.226 V                              ; 0.296 V                              ; 4.86e-09 s                  ; 3.55e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 6.38e-09 V                  ; 3.09 V             ; -0.011 V           ; 0.226 V                             ; 0.296 V                             ; 4.86e-09 s                 ; 3.55e-09 s                 ; Yes                       ; Yes                       ;
; AD_IN[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; AD_IN[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; AD_IN[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; AD_IN[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; AD_IN[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; AD_IN[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.51e-09 V                   ; 3.18 V              ; -0.157 V            ; 0.147 V                              ; 0.259 V                              ; 2.81e-10 s                  ; 2.53e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.51e-09 V                  ; 3.18 V             ; -0.157 V           ; 0.147 V                             ; 0.259 V                             ; 2.81e-10 s                 ; 2.53e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin              ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; INT0             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; wr_enable        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; INT4             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; adclk            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; ADS930CLk        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; J1_DIN           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; J1_SYNC          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; J1_SCLk          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; ADS930_DIN       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; ADS930_SYNC      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; ADS930_SCLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; panduan_FIFOADIN ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; rd_enable        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; output[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; output[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; output[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; output[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.08 V              ; -0.00457 V          ; 0.185 V                              ; 0.21 V                               ; 5.8e-09 s                   ; 4.46e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.08 V             ; -0.00457 V         ; 0.185 V                             ; 0.21 V                              ; 5.8e-09 s                  ; 4.46e-09 s                 ; Yes                       ; Yes                       ;
; output[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.08 V              ; -0.00457 V          ; 0.185 V                              ; 0.21 V                               ; 5.8e-09 s                   ; 4.46e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.08 V             ; -0.00457 V         ; 0.185 V                             ; 0.21 V                              ; 5.8e-09 s                  ; 4.46e-09 s                 ; Yes                       ; Yes                       ;
; output[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; output[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; output[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; AD_IN[15]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; AD_IN[14]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; AD_IN[13]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; AD_IN[12]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; AD_IN[11]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; AD_IN[10]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; AD_IN[9]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; AD_IN[8]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; AD_IN[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; AD_IN[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.08 V              ; -0.0053 V           ; 0.206 V                              ; 0.247 V                              ; 5.77e-09 s                  ; 4.45e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.04e-07 V                  ; 3.08 V             ; -0.0053 V          ; 0.206 V                             ; 0.247 V                             ; 5.77e-09 s                 ; 4.45e-09 s                 ; Yes                       ; Yes                       ;
; AD_IN[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; AD_IN[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; AD_IN[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; AD_IN[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; AD_IN[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; AD_IN[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_DCLK~    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.6e-07 V                    ; 3.13 V              ; -0.103 V            ; 0.164 V                              ; 0.134 V                              ; 3.14e-10 s                  ; 4.05e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.6e-07 V                   ; 3.13 V             ; -0.103 V           ; 0.164 V                             ; 0.134 V                             ; 3.14e-10 s                 ; 4.05e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_nCEO~    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin              ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; INT0             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; wr_enable        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; INT4             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; adclk            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; ADS930CLk        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; J1_DIN           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; J1_SYNC          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; J1_SCLk          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ADS930_DIN       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ADS930_SYNC      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ADS930_SCLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; panduan_FIFOADIN ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; rd_enable        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; output[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; output[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; output[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; output[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; output[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; output[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; output[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; output[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; AD_IN[15]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; AD_IN[14]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; AD_IN[13]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; AD_IN[12]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; AD_IN[11]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; AD_IN[10]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; AD_IN[9]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; AD_IN[8]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; AD_IN[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; AD_IN[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; AD_IN[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; AD_IN[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; AD_IN[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; AD_IN[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; AD_IN[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; AD_IN[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                   ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; clk                                               ; clk                                               ; 544      ; 0        ; 0        ; 0        ;
; NWE                                               ; clk                                               ; 528      ; 0        ; 0        ; 0        ;
; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 3        ; 0        ; 0        ; 0        ;
; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 78       ; 0        ; 0        ; 0        ;
; NOE                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 78       ; 0        ; 0        ; 0        ;
; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 47       ; 0        ; 0        ; 0        ;
; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 1433     ; 0        ; 0        ; 0        ;
; NOE                                               ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 13       ; 0        ; 0        ; 0        ;
; inst2|altpll_component|auto_generated|pll1|clk[1] ; NOE                                               ; 13       ; 0        ; 0        ; 0        ;
; NADV                                              ; NOE                                               ; 774      ; 0        ; 0        ; 0        ;
; NOE                                               ; NOE                                               ; 1324     ; 0        ; 0        ; 0        ;
; SAVE_ADDR:inst|ADDR[0]                            ; NOE                                               ; 43       ; 43       ; 0        ; 0        ;
; NADV                                              ; NWE                                               ; 599      ; 0        ; 0        ; 0        ;
; SAVE_ADDR:inst|ADDR[0]                            ; NWE                                               ; 33       ; 33       ; 0        ; 0        ;
; NOE                                               ; SAVE_ADDR:inst|ADDR[0]                            ; 0        ; 0        ; 8        ; 0        ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                    ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; clk                                               ; clk                                               ; 544      ; 0        ; 0        ; 0        ;
; NWE                                               ; clk                                               ; 528      ; 0        ; 0        ; 0        ;
; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 3        ; 0        ; 0        ; 0        ;
; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 78       ; 0        ; 0        ; 0        ;
; NOE                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 78       ; 0        ; 0        ; 0        ;
; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 47       ; 0        ; 0        ; 0        ;
; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 1433     ; 0        ; 0        ; 0        ;
; NOE                                               ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 13       ; 0        ; 0        ; 0        ;
; inst2|altpll_component|auto_generated|pll1|clk[1] ; NOE                                               ; 13       ; 0        ; 0        ; 0        ;
; NADV                                              ; NOE                                               ; 774      ; 0        ; 0        ; 0        ;
; NOE                                               ; NOE                                               ; 1324     ; 0        ; 0        ; 0        ;
; SAVE_ADDR:inst|ADDR[0]                            ; NOE                                               ; 43       ; 43       ; 0        ; 0        ;
; NADV                                              ; NWE                                               ; 599      ; 0        ; 0        ; 0        ;
; SAVE_ADDR:inst|ADDR[0]                            ; NWE                                               ; 33       ; 33       ; 0        ; 0        ;
; NOE                                               ; SAVE_ADDR:inst|ADDR[0]                            ; 0        ; 0        ; 8        ; 0        ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------+
; Recovery Transfers                                                              ;
+------------+------------------------+----------+----------+----------+----------+
; From Clock ; To Clock               ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+------------------------+----------+----------+----------+----------+
; NOE        ; SAVE_ADDR:inst|ADDR[0] ; 0        ; 0        ; 8        ; 8        ;
+------------+------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------+
; Removal Transfers                                                               ;
+------------+------------------------+----------+----------+----------+----------+
; From Clock ; To Clock               ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+------------------------+----------+----------+----------+----------+
; NOE        ; SAVE_ADDR:inst|ADDR[0] ; 0        ; 0        ; 8        ; 8        ;
+------------+------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 32    ; 32   ;
; Unconstrained Input Port Paths  ; 74    ; 74   ;
; Unconstrained Output Ports      ; 35    ; 35   ;
; Unconstrained Output Port Paths ; 61    ; 61   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Processing started: Wed May 20 19:38:28 2015
Info: Command: quartus_sta FPGA_EP2C -c FPGA_EP2C
Info: qsta_default_script.tcl version: #1
Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 9 combinational loops as latches.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity dcfifo_cif1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_g09:dffpipe15|dffe16a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_f09:dffpipe12|dffe13a* 
Critical Warning (332012): Synopsys Design Constraints File file not found: 'FPGA_EP2C.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 40.000 -waveform {0.000 20.000} -name clk clk
    Info (332110): create_generated_clock -source {inst2|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 2 -duty_cycle 50.00 -name {inst2|altpll_component|auto_generated|pll1|clk[0]} {inst2|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {inst2|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 4 -duty_cycle 50.00 -name {inst2|altpll_component|auto_generated|pll1|clk[1]} {inst2|altpll_component|auto_generated|pll1|clk[1]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name NWE NWE
    Info (332105): create_clock -period 1.000 -name NADV NADV
    Info (332105): create_clock -period 1.000 -name NOE NOE
    Info (332105): create_clock -period 1.000 -name SAVE_ADDR:inst|ADDR[0] SAVE_ADDR:inst|ADDR[0]
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -6.092
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -6.092       -17.661 inst2|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -5.561      -220.498 NOE 
    Info (332119):    -3.340      -106.505 NWE 
    Info (332119):    -3.338       -70.652 clk 
    Info (332119):    -1.431        -9.684 SAVE_ADDR:inst|ADDR[0] 
    Info (332119):     4.079         0.000 inst2|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case hold slack is 0.035
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.035         0.000 NWE 
    Info (332119):     0.222         0.000 SAVE_ADDR:inst|ADDR[0] 
    Info (332119):     0.386         0.000 inst2|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.453         0.000 NOE 
    Info (332119):     0.454         0.000 inst2|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.737         0.000 clk 
Info (332146): Worst-case recovery slack is -0.118
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.118        -0.418 SAVE_ADDR:inst|ADDR[0] 
Info (332146): Worst-case removal slack is -0.942
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.942        -7.523 SAVE_ADDR:inst|ADDR[0] 
Info (332146): Worst-case minimum pulse width slack is -3.201
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.201      -126.171 NOE 
    Info (332119):    -3.201       -60.187 NWE 
    Info (332119):    -3.000       -31.253 NADV 
    Info (332119):     0.391         0.000 SAVE_ADDR:inst|ADDR[0] 
    Info (332119):     4.720         0.000 inst2|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     9.721         0.000 inst2|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    19.620         0.000 clk 
Info (332114): Report Metastability: Found 26 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -5.472
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -5.472       -15.843 inst2|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -5.300      -208.797 NOE 
    Info (332119):    -3.162      -100.656 NWE 
    Info (332119):    -2.872       -59.878 clk 
    Info (332119):    -1.474        -9.976 SAVE_ADDR:inst|ADDR[0] 
    Info (332119):     4.500         0.000 inst2|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case hold slack is 0.057
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.057         0.000 NWE 
    Info (332119):     0.320         0.000 SAVE_ADDR:inst|ADDR[0] 
    Info (332119):     0.364         0.000 inst2|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.401         0.000 NOE 
    Info (332119):     0.401         0.000 inst2|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.684         0.000 clk 
Info (332146): Worst-case recovery slack is -0.196
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.196        -0.740 SAVE_ADDR:inst|ADDR[0] 
Info (332146): Worst-case removal slack is -0.598
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.598        -4.770 SAVE_ADDR:inst|ADDR[0] 
Info (332146): Worst-case minimum pulse width slack is -3.201
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.201      -126.171 NOE 
    Info (332119):    -3.201       -60.187 NWE 
    Info (332119):    -3.000       -31.253 NADV 
    Info (332119):     0.230         0.000 SAVE_ADDR:inst|ADDR[0] 
    Info (332119):     4.717         0.000 inst2|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     9.717         0.000 inst2|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    19.616         0.000 clk 
Info (332114): Report Metastability: Found 26 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -2.226
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.226        -6.431 inst2|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -1.743       -64.625 NOE 
    Info (332119):    -0.955       -14.338 clk 
    Info (332119):    -0.738       -21.882 NWE 
    Info (332119):    -0.198        -0.889 SAVE_ADDR:inst|ADDR[0] 
    Info (332119):     7.509         0.000 inst2|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case hold slack is -0.014
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.014        -0.014 NWE 
    Info (332119):     0.122         0.000 inst2|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.175         0.000 SAVE_ADDR:inst|ADDR[0] 
    Info (332119):     0.176         0.000 NOE 
    Info (332119):     0.187         0.000 inst2|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.293         0.000 clk 
Info (332146): Worst-case recovery slack is 0.321
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.321         0.000 SAVE_ADDR:inst|ADDR[0] 
Info (332146): Worst-case removal slack is -0.198
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.198        -1.573 SAVE_ADDR:inst|ADDR[0] 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000       -92.550 NOE 
    Info (332119):    -3.000       -48.470 NWE 
    Info (332119):    -3.000       -28.863 NADV 
    Info (332119):     0.339         0.000 SAVE_ADDR:inst|ADDR[0] 
    Info (332119):     4.734         0.000 inst2|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     9.798         0.000 inst2|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    19.201         0.000 clk 
Info (332114): Report Metastability: Found 26 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 483 megabytes
    Info: Processing ended: Wed May 20 19:38:37 2015
    Info: Elapsed time: 00:00:09
    Info: Total CPU time (on all processors): 00:00:06


