#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Thu Jun 19 19:55:14 2025
# Process ID: 13504
# Current directory: D:/project/Verilog/PWM
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent20080 D:\project\Verilog\PWM\PWM.xpr
# Log file: D:/project/Verilog/PWM/vivado.log
# Journal file: D:/project/Verilog/PWM\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/project/Verilog/PWM/PWM.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/kccistc/Desktop/EdgeCrypt_ISP/PWM' since last save.
WARNING: [filemgmt 56-2] Default IP Output Path : Could not find the directory 'D:/project/Verilog/PWM/PWM.gen/sources_1', nor could it be found using path 'C:/Users/kccistc/Desktop/EdgeCrypt_ISP/PWM/PWM.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
file mkdir D:/project/Verilog/PWM/PWM.srcs/sources_1/new
close [ open D:/project/Verilog/PWM/PWM.srcs/sources_1/new/123.v w ]
add_files D:/project/Verilog/PWM/PWM.srcs/sources_1/new/123.v
update_compile_order -fileset sources_1
add_files -norecurse {D:/project/Verilog/PWM/PWM.srcs/sources_1/new/dff.v D:/project/Verilog/PWM/PWM.srcs/sources_1/new/pwm_dcmotor.v D:/project/Verilog/PWM/PWM.srcs/sources_1/new/fnd_display.v D:/project/Verilog/PWM/PWM.srcs/sources_1/new/debounce_pushbutton.v D:/project/Verilog/PWM/PWM.srcs/sources_1/new/pwm_duty_cycle_control.v}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files D:/project/Verilog/PWM/PWM.srcs/sources_1/new/123.v] -no_script -reset -force -quiet
remove_files  D:/project/Verilog/PWM/PWM.srcs/sources_1/new/123.v
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: pwm_dcmotor
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1466.031 ; gain = 251.617
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'pwm_dcmotor' [D:/project/Verilog/PWM/PWM.srcs/sources_1/new/pwm_dcmotor.v:3]
INFO: [Synth 8-6157] synthesizing module 'debounce_pushbutton' [D:/project/Verilog/PWM/PWM.srcs/sources_1/new/debounce_pushbutton.v:4]
INFO: [Synth 8-6157] synthesizing module 'DFF' [D:/project/Verilog/PWM/PWM.srcs/sources_1/new/dff.v:7]
INFO: [Synth 8-6155] done synthesizing module 'DFF' (1#1) [D:/project/Verilog/PWM/PWM.srcs/sources_1/new/dff.v:7]
INFO: [Synth 8-6155] done synthesizing module 'debounce_pushbutton' (2#1) [D:/project/Verilog/PWM/PWM.srcs/sources_1/new/debounce_pushbutton.v:4]
INFO: [Synth 8-6157] synthesizing module 'pwm_duty_cycle_control' [D:/project/Verilog/PWM/PWM.srcs/sources_1/new/pwm_duty_cycle_control.v:4]
INFO: [Synth 8-6155] done synthesizing module 'pwm_duty_cycle_control' (3#1) [D:/project/Verilog/PWM/PWM.srcs/sources_1/new/pwm_duty_cycle_control.v:4]
INFO: [Synth 8-6157] synthesizing module 'fnd_display' [D:/project/Verilog/PWM/PWM.srcs/sources_1/new/fnd_display.v:3]
	Parameter T250_MS bound to: 25000000 - type: integer 
	Parameter T500_MS bound to: 50000000 - type: integer 
	Parameter FORWARD bound to: 4'b1010 
	Parameter BACKWARD bound to: 4'b1011 
INFO: [Synth 8-6155] done synthesizing module 'fnd_display' (4#1) [D:/project/Verilog/PWM/PWM.srcs/sources_1/new/fnd_display.v:3]
INFO: [Synth 8-6155] done synthesizing module 'pwm_dcmotor' (5#1) [D:/project/Verilog/PWM/PWM.srcs/sources_1/new/pwm_dcmotor.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1539.879 ; gain = 325.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1539.879 ; gain = 325.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1539.879 ; gain = 325.465
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1539.879 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1642.500 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 1781.117 ; gain = 566.703
13 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1781.117 ; gain = 675.809
