L_SRB_inc
{
  STRUCT inc_spec_DQSL
  {
      string port_name_device;
      string attribute_IO;
      string port_name_SRB;
  };

  STRUCT inc_spec_DQSL inc_DQSL_SRB_spec[] = 
  {
//port_name_device  attribute_IO port_name_SRB 
{"WL_OV", "O", "A_Q2"},
{"RDEL_OV", "O", "S_Q3"},
{"DGTS", "O", "A_Y3"},
{"READ_VALID", "O", "S_Y1"},
{"DQS_DRIFT[0]", "O", "S_Q2"},
{"DQS_DRIFT[1]", "O", "A_Q3"},
{"DRIFT_DETECT_ERR", "O", "S_Y3"},
{"DQS_DRIFT_STATUS", "O", "S_Y6CD"},
{"RST_DQS", "I", "S_RS"},
{"CLK_REGIONAL", "I", "A_CLK"},
{"GATEI", "I", "A_BD"},
{"WL_STEP[0]", "I", "S_B4"},
{"WL_STEP[1]", "I", "S_C2"},
{"WL_STEP[2]", "I", "A_D3"},
{"WL_STEP[3]", "I", "A_A0"},
{"WL_STEP[4]", "I", "A_C0"},
{"WL_STEP[5]", "I", "S_B3"},
{"WL_STEP[6]", "I", "S_A2"},
{"WL_STEP[7]", "I", "A_D1"},
{"WL_CTRL[0]", "I", "A_B3"},
{"WL_CTRL[1]", "I", "S_C4"},
{"WL_CTRL[2]", "I", "S_C0"},
{"DQS_GATE_CTRL[0]", "I", "A_D2"},
{"DQS_GATE_CTRL[1]", "I", "S_D2"},
{"DQS_GATE_CTRL[2]", "I", "S_AD"},
{"DQS_GATE_CTRL[3]", "I", "A_AD"},
{"READ_CLK_CTRL[0]", "I", "S_C1"},
{"READ_CLK_CTRL[1]", "I", "A_C1"},
{"READ_CLK_CTRL[2]", "I", "S_D4"},
{"RDEL_CTRL[0]", "I", "S_B0"},
{"RDEL_CTRL[1]", "I", "A_CD"},
{"RDEL_CTRL[2]", "I", "A_D4"},
{"RST_TRAINING_N", "I", "A_RS"},
{"TIEHI", "O", "A_Q0"},
{"TIEHI", "O", "A_Q1"},
{"TIEHI", "O", "A_Y0"},
{"TIEHI", "O", "A_Y1"},
{"TIEHI", "O", "A_Y2"},
{"TIEHI", "O", "A_Y6AB"},
{"TIEHI", "O", "A_Y6CD"},
{"TIEHI", "O", "S_Q0"},
{"TIEHI", "O", "S_Q1"},
{"TIEHI", "O", "S_Y0"},
{"TIEHI", "O", "S_Y2"},
{"TIEHI", "O", "S_Y6AB"}
  };
};

