read -sv run_verilog_mid/adder_32b_8_94_6397f8fd787811046c8961e00529bfb1.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_8_94_6397f8fd787811046c8961e00529bfb1_yosys.v
