$date
	Wed Jun 25 16:56:10 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb $end
$var wire 4 ! out [3:0] $end
$var reg 1 " clk $end
$var reg 1 # en $end
$var reg 4 $ in [3:0] $end
$var reg 1 % reset $end
$scope module u_dut $end
$var wire 1 " clk $end
$var wire 1 # en $end
$var wire 4 & in [3:0] $end
$var wire 1 % reset $end
$var wire 4 ' out [3:0] $end
$scope module counter_inst $end
$var wire 1 " clk $end
$var wire 1 # en $end
$var wire 4 ( in [3:0] $end
$var wire 1 % reset $end
$var wire 4 ) out [3:0] $end
$var wire 1 * n_6 $end
$var wire 1 + n_5 $end
$var wire 1 , n_4 $end
$var wire 1 - n_3 $end
$var wire 1 . n_2 $end
$var wire 1 / n_1 $end
$var wire 1 0 n_0 $end
$var wire 1 1 UNCONNECTED2 $end
$var wire 1 2 UNCONNECTED1 $end
$var wire 1 3 UNCONNECTED0 $end
$var wire 1 4 UNCONNECTED $end
$scope module count_reg[0] $end
$var wire 1 " CK $end
$var wire 1 1 QN $end
$var wire 1 0 RN $end
$var wire 1 . D $end
$var reg 1 5 Q $end
$upscope $end
$scope module count_reg[1] $end
$var wire 1 " CK $end
$var wire 1 6 Q $end
$var wire 1 2 QN $end
$var wire 1 # SE $end
$var wire 1 7 SI $end
$var wire 1 0 RN $end
$var wire 1 - D $end
$var reg 1 8 state $end
$upscope $end
$scope module count_reg[2] $end
$var wire 1 " CK $end
$var wire 1 9 Q $end
$var wire 1 3 QN $end
$var wire 1 # SE $end
$var wire 1 : SI $end
$var wire 1 0 RN $end
$var wire 1 + D $end
$var reg 1 ; state $end
$upscope $end
$scope module count_reg[3] $end
$var wire 1 " CK $end
$var wire 1 < Q $end
$var wire 1 4 QN $end
$var wire 1 # SE $end
$var wire 1 = SI $end
$var wire 1 0 RN $end
$var wire 1 * D $end
$var reg 1 > state $end
$upscope $end
$scope module g372_2398 $end
$var wire 1 ? A0N $end
$var wire 1 @ B1 $end
$var wire 1 * Y $end
$var wire 1 , B0 $end
$var wire 1 , A1N $end
$upscope $end
$scope module g374_5107 $end
$var wire 1 A A0 $end
$var wire 1 B A1 $end
$var wire 1 + Y $end
$var wire 1 , B0 $end
$upscope $end
$scope module g375_6260 $end
$var wire 1 C B $end
$var wire 1 , Y $end
$var wire 1 / A $end
$upscope $end
$scope module g377_4319 $end
$var wire 1 D A0N $end
$var wire 1 . Y $end
$var wire 1 / B0 $end
$var wire 1 - A1N $end
$upscope $end
$scope module g378_8428 $end
$var wire 1 E A0N $end
$var wire 1 # A1N $end
$var wire 1 F B0 $end
$var wire 1 # B1 $end
$var wire 1 - Y $end
$upscope $end
$scope module g379_5526 $end
$var wire 1 G A $end
$var wire 1 H B $end
$var wire 1 / Y $end
$upscope $end
$scope module g380 $end
$var wire 1 % A $end
$var wire 1 0 Y $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0H
0G
0F
0E
0D
0C
0B
0A
0@
0?
0>
0=
0<
0;
0:
09
08
07
06
05
14
13
12
11
00
0/
1.
0-
1,
0+
1*
b0 )
b0 (
b0 '
b0 &
1%
b0 $
0#
1"
b0 !
$end
#5000
0"
#10000
10
0%
1"
#15000
0"
#20000
0*
04
1@
1?
01
1F
1H
1<
1>
b1001 !
b1001 '
b1001 )
15
1"
#25000
0"
#30000
1*
14
0@
0?
b1 !
b1 '
b1 )
0<
0>
1"
#35000
0"
#40000
0*
04
1@
1?
b1001 !
b1001 '
b1001 )
1<
1>
1"
#45000
0"
#50000
1*
14
0@
0?
b1 !
b1 '
b1 )
0<
0>
1"
#55000
0"
#60000
0*
04
1@
1?
b1001 !
b1001 '
b1001 )
1<
1>
1"
#65000
0"
#70000
1*
14
0@
0?
b1 !
b1 '
b1 )
0<
0>
1"
#75000
0"
#80000
0*
04
1@
1?
b1001 !
b1001 '
b1001 )
1<
1>
1"
#85000
0"
#90000
1*
14
0@
0?
b1 !
b1 '
b1 )
0<
0>
1"
#95000
0"
#100000
0*
04
1@
1?
b1001 !
b1001 '
b1001 )
1<
1>
1"
#105000
0"
#110000
1*
14
0@
0?
b1 !
b1 '
b1 )
0<
0>
1"
#115000
0"
#120000
0*
04
1@
1?
b1001 !
b1001 '
b1001 )
1<
1>
1"
#125000
0"
#130000
1*
14
0@
0?
b1 !
b1 '
b1 )
0<
0>
1"
#135000
0"
#140000
0*
04
1@
1?
b1001 !
b1001 '
b1001 )
1<
1>
1"
#145000
0"
#150000
1*
14
0@
0?
b1 !
b1 '
b1 )
0<
0>
1"
#155000
0"
#160000
0*
04
1@
1?
b1001 !
b1001 '
b1001 )
1<
1>
1"
#165000
0"
#170000
1*
14
0@
0?
b1 !
b1 '
b1 )
0<
0>
1"
#175000
0"
#180000
0*
04
1@
1?
b1001 !
b1001 '
b1001 )
1<
1>
1"
#185000
0"
#190000
1*
14
0@
0?
b1 !
b1 '
b1 )
0<
0>
1"
#190001
