{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 23 01:24:09 2017 " "Info: Processing started: Tue May 23 01:24:09 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cfpga -c cfpga " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off cfpga -c cfpga" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cfpga.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file cfpga.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cfpga-logic_top " "Info: Found design unit 1: cfpga-logic_top" {  } { { "cfpga.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/cfpga.vhd" 67 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 cfpga " "Info: Found entity 1: cfpga" {  } { { "cfpga.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/cfpga.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cmd_ctl.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file cmd_ctl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cmd_ctl-logic_cmd " "Info: Found design unit 1: cmd_ctl-logic_cmd" {  } { { "cmd_ctl.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/cmd_ctl.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 cmd_ctl " "Info: Found entity 1: cmd_ctl" {  } { { "cmd_ctl.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/cmd_ctl.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_ahb - 2015-1-10 .vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file cpu_ahb - 2015-1-10 .vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu_ahb-logic_ahb " "Info: Found design unit 1: cpu_ahb-logic_ahb" {  } { { "cpu_ahb - 2015-1-10 .vhd" "" { Text "E:/mycode/quartus/prj/cfpga/cpu_ahb - 2015-1-10 .vhd" 35 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 cpu_ahb " "Info: Found entity 1: cpu_ahb" {  } { { "cpu_ahb - 2015-1-10 .vhd" "" { Text "E:/mycode/quartus/prj/cfpga/cpu_ahb - 2015-1-10 .vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_PRIMARY_UNIT_EXISTS" "cpu_ahb work cpu_ahb.vhd(6) " "Error (10430): VHDL Primary Unit Declaration error at cpu_ahb.vhd(6): primary unit \"cpu_ahb\" already exists in library \"work\"" {  } { { "cpu_ahb.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/cpu_ahb.vhd" 6 0 0 } }  } 0 10430 "VHDL Primary Unit Declaration error at %3!s!: primary unit \"%1!s!\" already exists in library \"%2!s!\"" 0 0 "" 0 -1}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "cpu_ahb cpu_ahb - 2015-1-10 .vhd(6) " "Error (10784): HDL error at cpu_ahb - 2015-1-10 .vhd(6): see declaration for object \"cpu_ahb\"" {  } { { "cpu_ahb - 2015-1-10 .vhd" "" { Text "E:/mycode/quartus/prj/cfpga/cpu_ahb - 2015-1-10 .vhd" 6 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_ahb.vhd 0 0 " "Info: Found 0 design units, including 0 entities, in source file cpu_ahb.vhd" {  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "external_ctl.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file external_ctl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 external_ctl-logic_external " "Info: Found design unit 1: external_ctl-logic_external" {  } { { "external_ctl.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/external_ctl.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 external_ctl " "Info: Found entity 1: external_ctl" {  } { { "external_ctl.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/external_ctl.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_1M.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file memory_1M.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory_1M-logic_memy " "Info: Found design unit 1: memory_1M-logic_memy" {  } { { "memory_1M.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/memory_1M.vhd" 26 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 memory_1M " "Info: Found entity 1: memory_1M" {  } { { "memory_1M.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/memory_1M.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RAM_256.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file RAM_256.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_256-SYN " "Info: Found design unit 1: ram_256-SYN" {  } { { "RAM_256.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/RAM_256.vhd" 55 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 RAM_256 " "Info: Found entity 1: RAM_256" {  } { { "RAM_256.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/RAM_256.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Reg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file Reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg-SYN " "Info: Found design unit 1: reg-SYN" {  } { { "Reg.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/Reg.vhd" 56 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Reg " "Info: Found entity 1: Reg" {  } { { "Reg.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/Reg.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 0 s Quartus II " "Error: Quartus II Analysis & Synthesis was unsuccessful. 2 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "257 " "Error: Peak virtual memory: 257 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Tue May 23 01:24:10 2017 " "Error: Processing ended: Tue May 23 01:24:10 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Error: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Error: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 0 s " "Error: Quartus II Full Compilation was unsuccessful. 4 errors, 0 warnings" {  } {  } 0 0 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
