{C:/Home/HochschuleBremerhaven2025/VHDL/vhdl using vscode/fibo_test2/fibo.vhd} {1 {vcom -work work -2002 -explicit -stats=none {C:\Home\HochschuleBremerhaven2025\VHDL\vhdl using vscode\fibo_test2\fibo.vhd}
Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity fibo
-- Compiling architecture rtl of fibo

} {} {}} {C:/Home/HochschuleBremerhaven2025/VHDL/vhdl using vscode/fibo_test2/fibo_tb.vhd} {1 {vcom -work work -2002 -explicit -stats=none {C:\Home\HochschuleBremerhaven2025\VHDL\vhdl using vscode\fibo_test2\fibo_tb.vhd}
Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity fibo_tb
-- Compiling architecture rtl of fibo_tb

} {} {}}
