INFO: [VRFC 10-163] Analyzing VHDL file "/home/jaroslav/Desktop/CTU_FIT/BI-SAP/lab4_mealy/lab4_mealy.srcs/sources_1/new/next_state_logic.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity next_state_logic
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jaroslav/Desktop/CTU_FIT/BI-SAP/lab4_mealy/lab4_mealy.srcs/sources_1/new/output_logic.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity output_logic
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jaroslav/Desktop/CTU_FIT/BI-SAP/lab4_mealy/lab4_mealy.srcs/sim_1/new/automat_test.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity automat_test
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jaroslav/Desktop/CTU_FIT/BI-SAP/lab4_mealy/lab4_mealy.srcs/sources_1/new/output_logic.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity output_logic
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jaroslav/Desktop/CTU_FIT/BI-SAP/lab4_mealy/lab4_mealy.srcs/sources_1/new/output_logic.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity output_logic
