m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/git/ModelSim-VHDL-Testing/C1/Tasks/B_CascadedDFF
Ed_flip_flop
Z1 w1614881158
Z2 DPx4 ieee 11 numeric_std 0 22 :ASDNFgHXf_ih3J@9F3Ze1
Z3 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z4 DPx4 ieee 14 std_logic_1164 0 22 eNV`TJ_GofJTzYa?f<@Oe1
Z5 dC:/Users/Christopher Jenner/Documents/GitHub/ModelSim-VHDL-Testing/C1/Tasks/B_CascadedDFF
Z6 8C:/Users/Christopher Jenner/Documents/GitHub/ModelSim-VHDL-Testing/C1/Tasks/B_CascadedDFF/D_flip_flop.vhd
Z7 FC:/Users/Christopher Jenner/Documents/GitHub/ModelSim-VHDL-Testing/C1/Tasks/B_CascadedDFF/D_flip_flop.vhd
l0
L5
V`S;O>h07a@JNii<S=54lF1
!s100 ^Ag?4A6=g9ENXifBlb[fb2
Z8 OV;C;10.5b;63
32
Z9 !s110 1614946276
!i10b 1
Z10 !s108 1614946276.000000
Z11 !s90 -reportprogress|300|-work|work|C:/Users/Christopher Jenner/Documents/GitHub/ModelSim-VHDL-Testing/C1/Tasks/B_CascadedDFF/D_flip_flop.vhd|
Z12 !s107 C:/Users/Christopher Jenner/Documents/GitHub/ModelSim-VHDL-Testing/C1/Tasks/B_CascadedDFF/D_flip_flop.vhd|
!i113 1
Z13 o-work work
Z14 tExplicit 1 CvgOpt 0
Av1
R2
R3
R4
Z15 DEx4 work 11 d_flip_flop 0 22 `S;O>h07a@JNii<S=54lF1
l18
L17
ViJoX]SNJH5HCGRUzN2dLH1
!s100 Y=`WADR2j2k6SMR9mL:B=0
R8
32
R9
!i10b 1
R10
R11
R12
!i113 1
R13
R14
Artl
R2
R3
R4
R15
l18
L17
VRKYAX8C[aEO9P9cIhA7D90
!s100 h`gi3]7lzGkbfD>2YGRT23
R8
32
!s110 1614617043
!i10b 1
!s108 1614617043.000000
!s90 -reportprogress|300|-work|work|C:/git/ModelSim-VHDL-Testing/C1/Tasks/B_CascadedDFF/D_flip_flop.vhd|
!s107 C:/git/ModelSim-VHDL-Testing/C1/Tasks/B_CascadedDFF/D_flip_flop.vhd|
!i113 1
R13
R14
w1614617037
R0
FC:/git/ModelSim-VHDL-Testing/C1/Tasks/B_CascadedDFF/D_flip_flop.vhd
8C:/git/ModelSim-VHDL-Testing/C1/Tasks/B_CascadedDFF/D_flip_flop.vhd
Eelec241_shift_register
R1
R2
R3
R4
R5
Z16 8C:/Users/Christopher Jenner/Documents/GitHub/ModelSim-VHDL-Testing/C1/Tasks/B_CascadedDFF/elec241_shift_register.vhd
Z17 FC:/Users/Christopher Jenner/Documents/GitHub/ModelSim-VHDL-Testing/C1/Tasks/B_CascadedDFF/elec241_shift_register.vhd
l0
L8
V?jcmn>YU^Y`ZkFN<mIkin1
!s100 TMPdN^L0fHLMk<@O`bAan0
R8
32
Z18 !s110 1614946265
!i10b 1
Z19 !s108 1614946265.000000
Z20 !s90 -reportprogress|300|-work|work|C:/Users/Christopher Jenner/Documents/GitHub/ModelSim-VHDL-Testing/C1/Tasks/B_CascadedDFF/elec241_shift_register.vhd|
Z21 !s107 C:/Users/Christopher Jenner/Documents/GitHub/ModelSim-VHDL-Testing/C1/Tasks/B_CascadedDFF/elec241_shift_register.vhd|
!i113 1
R13
R14
Artl
R2
R3
R4
Z22 DEx4 work 22 elec241_shift_register 0 22 ?jcmn>YU^Y`ZkFN<mIkin1
l21
L14
V@Z22K`CK`WlbjdANlmhgD3
!s100 75;YcZL:afD`hVmmNJcmE3
R8
32
R18
!i10b 1
R19
R20
R21
!i113 1
R13
R14
Eelec241_shift_register_test
Z23 w1614948092
R3
R4
R5
Z24 8C:/Users/Christopher Jenner/Documents/GitHub/ModelSim-VHDL-Testing/C1/Tasks/B_CascadedDFF/simulation/modelsim/elec241_shift_register_test.vht
Z25 FC:/Users/Christopher Jenner/Documents/GitHub/ModelSim-VHDL-Testing/C1/Tasks/B_CascadedDFF/simulation/modelsim/elec241_shift_register_test.vht
l0
L5
V3ECiJdKnRh_jRVk:88CB:0
!s100 K9UOEP=m453dXhIDi=NHM2
R8
32
Z26 !s110 1614948117
!i10b 1
Z27 !s108 1614948117.000000
Z28 !s90 -reportprogress|300|-work|work|C:/Users/Christopher Jenner/Documents/GitHub/ModelSim-VHDL-Testing/C1/Tasks/B_CascadedDFF/simulation/modelsim/elec241_shift_register_test.vht|
Z29 !s107 C:/Users/Christopher Jenner/Documents/GitHub/ModelSim-VHDL-Testing/C1/Tasks/B_CascadedDFF/simulation/modelsim/elec241_shift_register_test.vht|
!i113 1
R13
R14
Av1
R2
R22
R3
R4
Z30 DEx4 work 27 elec241_shift_register_test 0 22 3ECiJdKnRh_jRVk:88CB:0
l13
L8
Z31 VmOWBClXk=YK=lY<I:j7Xa1
Z32 !s100 7nT>?JN9LB158=H<]UAN30
R8
32
R26
!i10b 1
R27
R28
R29
!i113 1
R13
R14
