HelpInfo,C:\Microsemi\Libero_SoC_v2021.1\SynplifyPro\lib\html,fpgahelp.qhc,synerrmsg.mp,C:\Microsemi\Libero_SoC_v2021.1\SynplifyPro\bin\assistant
Implementation;Synthesis||CD231||@N: Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".||aufgabe2.srr(51);liberoaction://cross_probe/hdl/file/'<project>\synthesis\aufgabe2.srr'/linenumber/51||std1164.vhd(888);liberoaction://cross_probe/hdl/file/'C:\Microsemi\Libero_SoC_v2021.1\SynplifyPro\lib\vhd2008\std1164.vhd'/linenumber/888
Implementation;Synthesis||CD630||@N: Synthesizing work.aufgabe2.structure.||aufgabe2.srr(52);liberoaction://cross_probe/hdl/file/'<project>\synthesis\aufgabe2.srr'/linenumber/52||aufgabe2.vhd(5);liberoaction://cross_probe/hdl/file/'C:\Users\ds-02\Documents\DISY\aufgabe2\aufgabe2.vhd'/linenumber/5
Implementation;Synthesis||CD630||@N: Synthesizing work.hex4x7seg.struktur.||aufgabe2.srr(53);liberoaction://cross_probe/hdl/file/'<project>\synthesis\aufgabe2.srr'/linenumber/53||hex4x7seg.vhd(6);liberoaction://cross_probe/hdl/file/'C:\Users\ds-02\Documents\DISY\aufgabe2\hex4x7seg.vhd'/linenumber/6
Implementation;Synthesis||CD630||@N: Synthesizing work.std_counter.verhalten.||aufgabe2.srr(57);liberoaction://cross_probe/hdl/file/'<project>\synthesis\aufgabe2.srr'/linenumber/57||std_counter.vhd(7);liberoaction://cross_probe/hdl/file/'C:\Users\ds-02\Documents\DISY\aufgabe2\std_counter.vhd'/linenumber/7
Implementation;Synthesis||CD630||@N: Synthesizing work.sync_module.structure.||aufgabe2.srr(61);liberoaction://cross_probe/hdl/file/'<project>\synthesis\aufgabe2.srr'/linenumber/61||sync_module.vhd(6);liberoaction://cross_probe/hdl/file/'C:\Users\ds-02\Documents\DISY\aufgabe2\sync_module.vhd'/linenumber/6
Implementation;Synthesis||CD630||@N: Synthesizing work.sync_buffer.verhalten.||aufgabe2.srr(62);liberoaction://cross_probe/hdl/file/'<project>\synthesis\aufgabe2.srr'/linenumber/62||sync_buffer.vhd(6);liberoaction://cross_probe/hdl/file/'C:\Users\ds-02\Documents\DISY\aufgabe2\sync_buffer.vhd'/linenumber/6
Implementation;Synthesis||CD638||@W:Signal r1 is undriven. Either assign the signal a value or remove the signal declaration.||aufgabe2.srr(63);liberoaction://cross_probe/hdl/file/'<project>\synthesis\aufgabe2.srr'/linenumber/63||sync_buffer.vhd(31);liberoaction://cross_probe/hdl/file/'C:\Users\ds-02\Documents\DISY\aufgabe2\sync_buffer.vhd'/linenumber/31
Implementation;Synthesis||CD638||@W:Signal r2 is undriven. Either assign the signal a value or remove the signal declaration.||aufgabe2.srr(64);liberoaction://cross_probe/hdl/file/'<project>\synthesis\aufgabe2.srr'/linenumber/64||sync_buffer.vhd(32);liberoaction://cross_probe/hdl/file/'C:\Users\ds-02\Documents\DISY\aufgabe2\sync_buffer.vhd'/linenumber/32
Implementation;Synthesis||FX1184||@N: Applying syn_allowed_resources blockrams=10 on top level netlist aufgabe2 ||aufgabe2.srr(213);liberoaction://cross_probe/hdl/file/'<project>\synthesis\aufgabe2.srr'/linenumber/213||null;null
Implementation;Synthesis||MT530||@W:Found inferred clock aufgabe2|clk which controls 80 sequential elements including u1.buf1.cnt[4:0]. This clock has no specified timing constraint which may adversely impact design performance. ||aufgabe2.srr(239);liberoaction://cross_probe/hdl/file/'<project>\synthesis\aufgabe2.srr'/linenumber/239||sync_buffer.vhd(59);liberoaction://cross_probe/hdl/file/'C:\Users\ds-02\Documents\DISY\aufgabe2\sync_buffer.vhd'/linenumber/59
Implementation;Synthesis||FX1143||@N: Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.||aufgabe2.srr(241);liberoaction://cross_probe/hdl/file/'<project>\synthesis\aufgabe2.srr'/linenumber/241||null;null
Implementation;Synthesis||FA239||@W:ROM seg_1[7:1] (in view: work.hex4x7seg(struktur)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.||aufgabe2.srr(307);liberoaction://cross_probe/hdl/file/'<project>\synthesis\aufgabe2.srr'/linenumber/307||hex4x7seg.vhd(110);liberoaction://cross_probe/hdl/file/'C:\Users\ds-02\Documents\DISY\aufgabe2\hex4x7seg.vhd'/linenumber/110
Implementation;Synthesis||FA239||@W:ROM seg_1[7:1] (in view: work.hex4x7seg(struktur)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.||aufgabe2.srr(308);liberoaction://cross_probe/hdl/file/'<project>\synthesis\aufgabe2.srr'/linenumber/308||hex4x7seg.vhd(110);liberoaction://cross_probe/hdl/file/'C:\Users\ds-02\Documents\DISY\aufgabe2\hex4x7seg.vhd'/linenumber/110
Implementation;Synthesis||MO106||@N: Found ROM seg_1[7:1] (in view: work.hex4x7seg(struktur)) with 16 words by 7 bits.||aufgabe2.srr(309);liberoaction://cross_probe/hdl/file/'<project>\synthesis\aufgabe2.srr'/linenumber/309||hex4x7seg.vhd(110);liberoaction://cross_probe/hdl/file/'C:\Users\ds-02\Documents\DISY\aufgabe2\hex4x7seg.vhd'/linenumber/110
Implementation;Synthesis||MO231||@N: Found counter in view:work.sync_module(structure) instance cnt15[14:0] ||aufgabe2.srr(313);liberoaction://cross_probe/hdl/file/'<project>\synthesis\aufgabe2.srr'/linenumber/313||sync_module.vhd(48);liberoaction://cross_probe/hdl/file/'C:\Users\ds-02\Documents\DISY\aufgabe2\sync_module.vhd'/linenumber/48
Implementation;Synthesis||MO230||@N: Found up-down counter in view:work.std_counter(verhalten) instance cnt[15:0]  ||aufgabe2.srr(314);liberoaction://cross_probe/hdl/file/'<project>\synthesis\aufgabe2.srr'/linenumber/314||std_counter.vhd(59);liberoaction://cross_probe/hdl/file/'C:\Users\ds-02\Documents\DISY\aufgabe2\std_counter.vhd'/linenumber/59
Implementation;Synthesis||MO231||@N: Found counter in view:work.hex4x7seg(struktur) instance cntMod[13:0] ||aufgabe2.srr(315);liberoaction://cross_probe/hdl/file/'<project>\synthesis\aufgabe2.srr'/linenumber/315||hex4x7seg.vhd(40);liberoaction://cross_probe/hdl/file/'C:\Users\ds-02\Documents\DISY\aufgabe2\hex4x7seg.vhd'/linenumber/40
Implementation;Synthesis||FP130||@N: Promoting Net rst_arst on CLKINT  I_85 ||aufgabe2.srr(347);liberoaction://cross_probe/hdl/file/'<project>\synthesis\aufgabe2.srr'/linenumber/347||null;null
Implementation;Synthesis||FP130||@N: Promoting Net clk_c on CLKINT  I_86 ||aufgabe2.srr(348);liberoaction://cross_probe/hdl/file/'<project>\synthesis\aufgabe2.srr'/linenumber/348||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock aufgabe2|clk with period 10.00ns. Please declare a user-defined clock on port clk.||aufgabe2.srr(400);liberoaction://cross_probe/hdl/file/'<project>\synthesis\aufgabe2.srr'/linenumber/400||null;null
Implementation;Place and Route||OnlineHelp;liberoaction://open_online_help/98369539||Info: I/O Bank and Globals Assigner detected (7) out of (7) I/O Bank(s) with locked I/O technologies.||(null);(null)||(null);(null)
Implementation;Place and Route;RootName:aufgabe2
Implementation;Place and Route||(null)||Please refer to the log file for details about 12 Info(s)||aufgabe2_layout_log.log;liberoaction://open_report/file/aufgabe2_layout_log.log||(null);(null)
