[gmem]

[[gmem.levels]]
banks = 1

[gmem.levels.tag]
base_latency = 1
bytes_per_cycle = 64
queue_capacity = 8

[gmem.levels.data]
base_latency = 2
bytes_per_cycle = 64
queue_capacity = 8

[gmem.levels.mshr]
base_latency = 1
bytes_per_cycle = 64
queue_capacity = 8

[[gmem.levels]]
banks = 2

[gmem.levels.tag]
base_latency = 2
bytes_per_cycle = 64
queue_capacity = 16

[gmem.levels.data]
base_latency = 6
bytes_per_cycle = 64
queue_capacity = 16

[gmem.levels.mshr]
base_latency = 1
bytes_per_cycle = 64
queue_capacity = 8

[gmem.levels.refill]
base_latency = 4
bytes_per_cycle = 32
queue_capacity = 16

[gmem.levels.writeback]
base_latency = 2
bytes_per_cycle = 32
queue_capacity = 8

[[gmem.levels]]
banks = 1

[gmem.levels.tag]
base_latency = 4
bytes_per_cycle = 64
queue_capacity = 16

[gmem.levels.data]
base_latency = 6
bytes_per_cycle = 64
queue_capacity = 16

[gmem.levels.mshr]
base_latency = 1
bytes_per_cycle = 64
queue_capacity = 8

[gmem.levels.refill]
base_latency = 8
bytes_per_cycle = 32
queue_capacity = 16

[gmem.levels.writeback]
base_latency = 4
bytes_per_cycle = 32
queue_capacity = 8

[gmem.nodes.coalescer]
base_latency = 1
bytes_per_cycle = 64
queue_capacity = 16

[gmem.nodes.l0_flush_gate]
base_latency = 0
bytes_per_cycle = 64
queue_capacity = 4

[gmem.nodes.l1_flush_gate]
base_latency = 0
bytes_per_cycle = 64
queue_capacity = 4

[gmem.nodes.dram]
base_latency = 200
bytes_per_cycle = 32
queue_capacity = 64

[gmem.nodes.return_path]
base_latency = 0
bytes_per_cycle = 1024
queue_capacity = 128

[gmem.links.default]
entries = 16

[gmem.links.coalescer_to_l0_flush]
entries = 8

[gmem.links.l0_flush_to_l0_tag]
entries = 8

[gmem.links.l0_flush_to_return]
entries = 4

[gmem.links.l0_flush_to_l1_flush]
entries = 4

[gmem.links.l0_tag_to_l0_hit]
entries = 8

[gmem.links.l0_tag_to_l0_mshr]
entries = 8

[gmem.links.l0_hit_to_return]
entries = 8

[gmem.links.l0_mshr_to_l1_flush]
entries = 8

[gmem.links.l1_flush_to_l1_tag]
entries = 8

[gmem.links.l1_flush_to_return]
entries = 4

[gmem.links.l1_tag_to_l1_hit]
entries = 8

[gmem.links.l1_tag_to_l1_mshr]
entries = 8

[gmem.links.l1_hit_to_return]
entries = 8

[gmem.links.l1_mshr_to_l1_writeback]
entries = 4

[gmem.links.l1_mshr_to_l2_tag]
entries = 8

[gmem.links.l1_writeback_to_l2_tag]
entries = 4

[gmem.links.l2_tag_to_l2_hit]
entries = 8

[gmem.links.l2_tag_to_l2_mshr]
entries = 8

[gmem.links.l2_hit_to_l1_refill]
entries = 8

[gmem.links.l2_mshr_to_l2_writeback]
entries = 4

[gmem.links.l2_mshr_to_dram]
entries = 8

[gmem.links.l2_writeback_to_dram]
entries = 4

[gmem.links.dram_to_l2_refill]
entries = 8

[gmem.links.l2_refill_to_l1_refill]
entries = 8

[gmem.links.l1_refill_to_return]
entries = 8

[gmem.policy]
l0_enabled = true

# dirty eviction probabilities (used to route through writeback queues)
l1_writeback_rate = 0.1
l2_writeback_rate = 0.1

# cache line sizes used for address-based hit/miss + banking
l0_line_bytes = 64
l1_line_bytes = 32
l2_line_bytes = 32

# cache sets/ways
l0_sets = 512
l0_ways = 1
l1_sets = 512
l1_ways = 4
l2_sets = 2048
l2_ways = 8

# L0d flush MMIO
l0_flush_mmio_base = 0x00080300
l0_flush_mmio_stride = 0x200
l0_flush_mmio_size = 0x100

# flush size used at flush-gate nodes (bytes)
flush_bytes = 4096

# deterministic seed for hit/miss + bank hashing
seed = 1
