
*** Running vivado
    with args -log fir_uart_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source fir_uart_top.tcl



****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Fri Aug  1 17:56:39 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source fir_uart_top.tcl -notrace
Command: synth_design -top fir_uart_top -part xc7k70tfbv676-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 5980
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 846.648 ; gain = 478.129
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'fir_uart_top' [C:/Users/mukul/Vivado Projects/Fir_Filter/Fir_Filter.srcs/sources_1/new/fir_uart_top.v:1]
INFO: [Synth 8-6157] synthesizing module 'uart_rx' [C:/Users/mukul/Vivado Projects/Fir_Filter/Fir_Filter.srcs/sources_1/new/uart_rx.v:1]
INFO: [Synth 8-6155] done synthesizing module 'uart_rx' (0#1) [C:/Users/mukul/Vivado Projects/Fir_Filter/Fir_Filter.srcs/sources_1/new/uart_rx.v:1]
INFO: [Synth 8-6157] synthesizing module 'fir_filter_top' [C:/Users/mukul/Vivado Projects/Fir_Filter/Fir_Filter.srcs/sources_1/new/fir_filter_top.v:1]
INFO: [Synth 8-6157] synthesizing module 'fir_filter_serial_input_wrapper' [C:/Users/mukul/Vivado Projects/Fir_Filter/Fir_Filter.srcs/sources_1/new/fir_filter_serial_input_wrapper.v:1]
INFO: [Synth 8-6157] synthesizing module 'fir_filter_optimized' [C:/Users/mukul/Vivado Projects/Fir_Filter/Fir_Filter.srcs/sources_1/new/fir_filter_optimized.v:1]
INFO: [Synth 8-6157] synthesizing module 'csr_unit' [C:/Users/mukul/Vivado Projects/Fir_Filter/Fir_Filter.srcs/sources_1/new/csr_unit.v:1]
INFO: [Synth 8-226] default block is never used [C:/Users/mukul/Vivado Projects/Fir_Filter/Fir_Filter.srcs/sources_1/new/csr_unit.v:7]
INFO: [Synth 8-6155] done synthesizing module 'csr_unit' (0#1) [C:/Users/mukul/Vivado Projects/Fir_Filter/Fir_Filter.srcs/sources_1/new/csr_unit.v:1]
INFO: [Synth 8-6155] done synthesizing module 'fir_filter_optimized' (0#1) [C:/Users/mukul/Vivado Projects/Fir_Filter/Fir_Filter.srcs/sources_1/new/fir_filter_optimized.v:1]
INFO: [Synth 8-6155] done synthesizing module 'fir_filter_serial_input_wrapper' (0#1) [C:/Users/mukul/Vivado Projects/Fir_Filter/Fir_Filter.srcs/sources_1/new/fir_filter_serial_input_wrapper.v:1]
INFO: [Synth 8-6157] synthesizing module 'fir_filter_serial_output_wrapper' [C:/Users/mukul/Vivado Projects/Fir_Filter/Fir_Filter.srcs/sources_1/new/fir_filter_serial_output_wrapper.v:1]
INFO: [Synth 8-6155] done synthesizing module 'fir_filter_serial_output_wrapper' (0#1) [C:/Users/mukul/Vivado Projects/Fir_Filter/Fir_Filter.srcs/sources_1/new/fir_filter_serial_output_wrapper.v:1]
INFO: [Synth 8-6155] done synthesizing module 'fir_filter_top' (0#1) [C:/Users/mukul/Vivado Projects/Fir_Filter/Fir_Filter.srcs/sources_1/new/fir_filter_top.v:1]
INFO: [Synth 8-6157] synthesizing module 'uart_tx' [C:/Users/mukul/Vivado Projects/Fir_Filter/Fir_Filter.srcs/sources_1/new/uart_tx.v:1]
INFO: [Synth 8-6155] done synthesizing module 'uart_tx' (0#1) [C:/Users/mukul/Vivado Projects/Fir_Filter/Fir_Filter.srcs/sources_1/new/uart_tx.v:1]
INFO: [Synth 8-6155] done synthesizing module 'fir_uart_top' (0#1) [C:/Users/mukul/Vivado Projects/Fir_Filter/Fir_Filter.srcs/sources_1/new/fir_uart_top.v:1]
WARNING: [Synth 8-7137] Register rx_shift_reg_reg in module uart_rx has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mukul/Vivado Projects/Fir_Filter/Fir_Filter.srcs/sources_1/new/uart_rx.v:32]
WARNING: [Synth 8-6014] Unused sequential element bit_count_reg was removed.  [C:/Users/mukul/Vivado Projects/Fir_Filter/Fir_Filter.srcs/sources_1/new/fir_filter_serial_input_wrapper.v:25]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 953.922 ; gain = 585.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 953.922 ; gain = 585.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k70tfbv676-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 953.922 ; gain = 585.402
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7k70tfbv676-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 953.922 ; gain = 585.402
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   16 Bit       Adders := 28    
	   2 Input   16 Bit       Adders := 1     
	   7 Input   16 Bit       Adders := 1     
	   2 Input   10 Bit       Adders := 2     
	   2 Input    5 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 5     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 11    
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 10    
+---Muxes : 
	   4 Input   16 Bit        Muxes := 56    
	   2 Input   16 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 5     
	   4 Input    9 Bit        Muxes := 28    
	   2 Input    8 Bit        Muxes := 4     
	   2 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 16    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1137.977 ; gain = 769.457
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1137.977 ; gain = 769.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1137.977 ; gain = 769.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1333.621 ; gain = 965.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1333.621 ; gain = 965.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1333.621 ; gain = 965.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1333.621 ; gain = 965.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1333.621 ; gain = 965.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1333.621 ; gain = 965.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    30|
|3     |LUT1   |    16|
|4     |LUT2   |    85|
|5     |LUT3   |    49|
|6     |LUT4   |    49|
|7     |LUT5   |    16|
|8     |LUT6   |    22|
|9     |FDCE   |    87|
|10    |FDPE   |     1|
|11    |FDRE   |     1|
|12    |IBUF   |     3|
|13    |OBUF   |     1|
+------+-------+------+

Report Instance Areas: 
+------+-------------------+---------------------------------+------+
|      |Instance           |Module                           |Cells |
+------+-------------------+---------------------------------+------+
|1     |top                |                                 |   361|
|2     |  fir_block        |fir_filter_top                   |   239|
|3     |    input_wrapper  |fir_filter_serial_input_wrapper  |   223|
|4     |      fir_inst     |fir_filter_optimized             |   197|
|5     |    output_wrapper |fir_filter_serial_output_wrapper |    14|
|6     |  uart_receiver    |uart_rx                          |    46|
|7     |  uart_transmitter |uart_tx                          |    62|
+------+-------------------+---------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1333.621 ; gain = 965.102
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1333.621 ; gain = 965.102
Synthesis Optimization Complete : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1333.621 ; gain = 965.102
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1348.672 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 30 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1457.660 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: c0912325
INFO: [Common 17-83] Releasing license: Synthesis
29 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1457.660 ; gain = 1090.113
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1457.660 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/mukul/Vivado Projects/Fir_Filter/Fir_Filter.runs/synth_1/fir_uart_top.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file fir_uart_top_utilization_synth.rpt -pb fir_uart_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Aug  1 17:57:05 2025...
