/* ========================================================================== */
/*  Project  : cafe                                                           */
/*  Module   : med_xuvi_xdma_regs                                             */
/*  File     : med_xuvi_xdma_regs.h                                           */
/*                                                                            */
/*  Author   : reggen 1.56                                                    */
/*  Created  :                                                                */
/* -------------------------------------------------------------------------- */
/*  Comments :      !! AUTO-GENERATED-FILE - DO NOT EDIT !!                   */
/*                                                                            */
/*  COPYRIGHT:     Zenverge Inc. Proprietary and Confidential                 */
/*                      Copyright (c) 2015, Zenverge Inc.                     */
/*                            All rights reserved.                            */
/*                                                                            */
/*         Permission to use, modify or copy this code is prohibited          */
/*           without the express written consent of Zenverge Inc.             */
/*                                                                            */
/* ========================================================================== */

#ifndef __MED_XUVI_XDMA_REGS_H__
#define __MED_XUVI_XDMA_REGS_H__

/** @ingroup rdl
 *  @file med_xuvi_xdma_regs.h
 */
#define MED_XUVI_XDMA_REGS_XDMA_CONTROL           0x00000000
#define MED_XUVI_XDMA_REGS_XDMA_CONFIG            0x00000004
#define MED_XUVI_XDMA_REGS_XDMA_STATUS            0x00000008
#define MED_XUVI_XDMA_REGS_XDMA_INT_CTRL_ENBL_SET 0x00000010
#define MED_XUVI_XDMA_REGS_XDMA_INT_CTRL_ENBL_CLR 0x00000014
#define MED_XUVI_XDMA_REGS_XDMA_INT_CTRL_STAT_SET 0x00000018
#define MED_XUVI_XDMA_REGS_XDMA_INT_CTRL_STAT_CLR 0x0000001C
#define MED_XUVI_XDMA_REGS_XDMA_ARBITRATION_SET   0x00000020
#define MED_XUVI_XDMA_REGS_XDMA_ARBITRATION_CLR   0x00000024
#define MED_XUVI_XDMA_REGS_XDMA_PID_ENABLES_SET   0x00000028
#define MED_XUVI_XDMA_REGS_XDMA_PID_ENABLES_CLR   0x0000002C
#define MED_XUVI_XDMA_REGS_XDMA_XMEM_BURST        0x00000030
#define MED_XUVI_XDMA_REGS_XDMA_XREG_M_BURST      0x00000034
#define MED_XUVI_XDMA_REGS_XDMA_XMEM_ERR          0x00000038
#define MED_XUVI_XDMA_REGS_XDMA_XREG_M_ERR        0x0000003C
#define MED_XUVI_XDMA_REGS_XDMA_FIFO_XFER         0x00000040
#define MED_XUVI_XDMA_REGS_XDMA_FIFO_WR_DONE      0x00000048
#define MED_XUVI_XDMA_REGS_XDMA_FIFO_RD_DONE      0x0000004C
#define MED_XUVI_XDMA_REGS_XDMA_FIFO_WR_RETQ      0x00000050
#define MED_XUVI_XDMA_REGS_XDMA_FIFO_RD_RETQ      0x00000054
#define MED_XUVI_XDMA_REGS_XDMA_FIFO_RETQ_DATA0   0x00000058
#define MED_XUVI_XDMA_REGS_XDMA_FIFO_RETQ_DATA1   0x0000005C
#define MED_XUVI_XDMA_REGS_XDMA_XREG_RETQ_STAT    0x00000060
#define MED_XUVI_XDMA_REGS_XDMA_XREG_RETQ_CNTL    0x00000068
#define MED_XUVI_XDMA_REGS_XDMA_XREG_RETQ_CNTU    0x0000006C
#define MED_XUVI_XDMA_REGS_XDMA_RETQ_FLUSH        0x00000080
#define MED_XUVI_XDMA_REGS_LIST_CONTROL00         0x00000100
#define MED_XUVI_XDMA_REGS_LIST_CONTROL01         0x00000104
#define MED_XUVI_XDMA_REGS_LIST_CONTROL02         0x00000108
#define MED_XUVI_XDMA_REGS_LIST_CONTROL03         0x0000010C
#define MED_XUVI_XDMA_REGS_LIST_CONTROL04         0x00000110
#define MED_XUVI_XDMA_REGS_LIST_CONTROL05         0x00000114
#define MED_XUVI_XDMA_REGS_LIST_CONTROL06         0x00000118
#define MED_XUVI_XDMA_REGS_LIST_CONTROL07         0x0000011C
#define MED_XUVI_XDMA_REGS_LIST_CONTROL08         0x00000120
#define MED_XUVI_XDMA_REGS_LIST_CONTROL09         0x00000124
#define MED_XUVI_XDMA_REGS_LIST_CONTROL10         0x00000128
#define MED_XUVI_XDMA_REGS_LIST_CONTROL11         0x0000012C
#define MED_XUVI_XDMA_REGS_LIST_CONTROL12         0x00000130
#define MED_XUVI_XDMA_REGS_LIST_CONTROL13         0x00000134
#define MED_XUVI_XDMA_REGS_LIST_CONTROL14         0x00000138
#define MED_XUVI_XDMA_REGS_LIST_CONTROL15         0x0000013C
#define MED_XUVI_XDMA_REGS_LIST_CONTROL16         0x00000140
#define MED_XUVI_XDMA_REGS_LIST_CONTROL17         0x00000144
#define MED_XUVI_XDMA_REGS_LIST_CONTROL18         0x00000148
#define MED_XUVI_XDMA_REGS_LIST_CONTROL19         0x0000014C
#define MED_XUVI_XDMA_REGS_LIST_CONTROL20         0x00000150
#define MED_XUVI_XDMA_REGS_LIST_CONTROL21         0x00000154
#define MED_XUVI_XDMA_REGS_LIST_CONTROL22         0x00000158
#define MED_XUVI_XDMA_REGS_LIST_CONTROL23         0x0000015C
#define MED_XUVI_XDMA_REGS_LIST_CONTROL24         0x00000160
#define MED_XUVI_XDMA_REGS_LIST_CONTROL25         0x00000164
#define MED_XUVI_XDMA_REGS_LIST_CONTROL26         0x00000168
#define MED_XUVI_XDMA_REGS_LIST_CONTROL27         0x0000016C
#define MED_XUVI_XDMA_REGS_LIST_CONTROL28         0x00000170
#define MED_XUVI_XDMA_REGS_LIST_CONTROL29         0x00000174
#define MED_XUVI_XDMA_REGS_LIST_CONTROL30         0x00000178
#define MED_XUVI_XDMA_REGS_LIST_CONTROL31         0x0000017C
#define MED_XUVI_XDMA_REGS_DESC0_THRESH_INT_CTRL_ENBL_SET 0x00000200
#define MED_XUVI_XDMA_REGS_DESC0_THRESH_INT_CTRL_ENBL_CLR 0x00000204
#define MED_XUVI_XDMA_REGS_DESC0_THRESH_INT_CTRL_STAT_SET 0x00000208
#define MED_XUVI_XDMA_REGS_DESC0_THRESH_INT_CTRL_STAT_CLR 0x0000020C
#define MED_XUVI_XDMA_REGS_DESC1_THRESH_INT_CTRL_ENBL_SET 0x00000210
#define MED_XUVI_XDMA_REGS_DESC1_THRESH_INT_CTRL_ENBL_CLR 0x00000214
#define MED_XUVI_XDMA_REGS_DESC1_THRESH_INT_CTRL_STAT_SET 0x00000218
#define MED_XUVI_XDMA_REGS_DESC1_THRESH_INT_CTRL_STAT_CLR 0x0000021C
#define MED_XUVI_XDMA_REGS_DESC2_THRESH_INT_CTRL_ENBL_SET 0x00000220
#define MED_XUVI_XDMA_REGS_DESC2_THRESH_INT_CTRL_ENBL_CLR 0x00000224
#define MED_XUVI_XDMA_REGS_DESC2_THRESH_INT_CTRL_STAT_SET 0x00000228
#define MED_XUVI_XDMA_REGS_DESC2_THRESH_INT_CTRL_STAT_CLR 0x0000022C
#define MED_XUVI_XDMA_REGS_DESC3_THRESH_INT_CTRL_ENBL_SET 0x00000230
#define MED_XUVI_XDMA_REGS_DESC3_THRESH_INT_CTRL_ENBL_CLR 0x00000234
#define MED_XUVI_XDMA_REGS_DESC3_THRESH_INT_CTRL_STAT_SET 0x00000238
#define MED_XUVI_XDMA_REGS_DESC3_THRESH_INT_CTRL_STAT_CLR 0x0000023C
#define MED_XUVI_XDMA_REGS_DESC0_LIMIT_INT_CTRL_ENBL_SET 0x00000240
#define MED_XUVI_XDMA_REGS_DESC0_LIMIT_INT_CTRL_ENBL_CLR 0x00000244
#define MED_XUVI_XDMA_REGS_DESC0_LIMIT_INT_CTRL_STAT_SET 0x00000248
#define MED_XUVI_XDMA_REGS_DESC0_LIMIT_INT_CTRL_STAT_CLR 0x0000024C
#define MED_XUVI_XDMA_REGS_DESC1_LIMIT_INT_CTRL_ENBL_SET 0x00000250
#define MED_XUVI_XDMA_REGS_DESC1_LIMIT_INT_CTRL_ENBL_CLR 0x00000254
#define MED_XUVI_XDMA_REGS_DESC1_LIMIT_INT_CTRL_STAT_SET 0x00000258
#define MED_XUVI_XDMA_REGS_DESC1_LIMIT_INT_CTRL_STAT_CLR 0x0000025C
#define MED_XUVI_XDMA_REGS_DESC2_LIMIT_INT_CTRL_ENBL_SET 0x00000260
#define MED_XUVI_XDMA_REGS_DESC2_LIMIT_INT_CTRL_ENBL_CLR 0x00000264
#define MED_XUVI_XDMA_REGS_DESC2_LIMIT_INT_CTRL_STAT_SET 0x00000268
#define MED_XUVI_XDMA_REGS_DESC2_LIMIT_INT_CTRL_STAT_CLR 0x0000026C
#define MED_XUVI_XDMA_REGS_DESC3_LIMIT_INT_CTRL_ENBL_SET 0x00000270
#define MED_XUVI_XDMA_REGS_DESC3_LIMIT_INT_CTRL_ENBL_CLR 0x00000274
#define MED_XUVI_XDMA_REGS_DESC3_LIMIT_INT_CTRL_STAT_SET 0x00000278
#define MED_XUVI_XDMA_REGS_DESC3_LIMIT_INT_CTRL_STAT_CLR 0x0000027C
#define MED_XUVI_XDMA_REGS_LIST_UPDATE_INT_CTRL_ENBL_SET 0x00000280
#define MED_XUVI_XDMA_REGS_LIST_UPDATE_INT_CTRL_ENBL_CLR 0x00000284
#define MED_XUVI_XDMA_REGS_LIST_UPDATE_INT_CTRL_STAT_SET 0x00000288
#define MED_XUVI_XDMA_REGS_LIST_UPDATE_INT_CTRL_STAT_CLR 0x0000028C
#define MED_XUVI_XDMA_REGS_LIST_LIMIT_INT_CTRL_ENBL_SET 0x00000290
#define MED_XUVI_XDMA_REGS_LIST_LIMIT_INT_CTRL_ENBL_CLR 0x00000294
#define MED_XUVI_XDMA_REGS_LIST_LIMIT_INT_CTRL_STAT_SET 0x00000298
#define MED_XUVI_XDMA_REGS_LIST_LIMIT_INT_CTRL_STAT_CLR 0x0000029C
#define MED_XUVI_XDMA_REGS_FIFO00_CONTROL         0x00000300
#define MED_XUVI_XDMA_REGS_FIFO00_CONFIG          0x00000304
#define MED_XUVI_XDMA_REGS_FIFO00_STATUS          0x00000308
#define MED_XUVI_XDMA_REGS_FIFO00_LEVELS          0x0000030C
#define MED_XUVI_XDMA_REGS_FIFO01_CONTROL         0x00000310
#define MED_XUVI_XDMA_REGS_FIFO01_CONFIG          0x00000314
#define MED_XUVI_XDMA_REGS_FIFO01_STATUS          0x00000318
#define MED_XUVI_XDMA_REGS_FIFO01_LEVELS          0x0000031C
#define MED_XUVI_XDMA_REGS_FIFO02_CONTROL         0x00000320
#define MED_XUVI_XDMA_REGS_FIFO02_CONFIG          0x00000324
#define MED_XUVI_XDMA_REGS_FIFO02_STATUS          0x00000328
#define MED_XUVI_XDMA_REGS_FIFO02_LEVELS          0x0000032C
#define MED_XUVI_XDMA_REGS_FIFO03_CONTROL         0x00000330
#define MED_XUVI_XDMA_REGS_FIFO03_CONFIG          0x00000334
#define MED_XUVI_XDMA_REGS_FIFO03_STATUS          0x00000338
#define MED_XUVI_XDMA_REGS_FIFO03_LEVELS          0x0000033C
#define MED_XUVI_XDMA_REGS_FIFO04_CONTROL         0x00000340
#define MED_XUVI_XDMA_REGS_FIFO04_CONFIG          0x00000344
#define MED_XUVI_XDMA_REGS_FIFO04_STATUS          0x00000348
#define MED_XUVI_XDMA_REGS_FIFO04_LEVELS          0x0000034C
#define MED_XUVI_XDMA_REGS_FIFO05_CONTROL         0x00000350
#define MED_XUVI_XDMA_REGS_FIFO05_CONFIG          0x00000354
#define MED_XUVI_XDMA_REGS_FIFO05_STATUS          0x00000358
#define MED_XUVI_XDMA_REGS_FIFO05_LEVELS          0x0000035C
#define MED_XUVI_XDMA_REGS_FIFO06_CONTROL         0x00000360
#define MED_XUVI_XDMA_REGS_FIFO06_CONFIG          0x00000364
#define MED_XUVI_XDMA_REGS_FIFO06_STATUS          0x00000368
#define MED_XUVI_XDMA_REGS_FIFO06_LEVELS          0x0000036C
#define MED_XUVI_XDMA_REGS_FIFO07_CONTROL         0x00000370
#define MED_XUVI_XDMA_REGS_FIFO07_CONFIG          0x00000374
#define MED_XUVI_XDMA_REGS_FIFO07_STATUS          0x00000378
#define MED_XUVI_XDMA_REGS_FIFO07_LEVELS          0x0000037C
#define MED_XUVI_XDMA_REGS_FIFO08_CONTROL         0x00000380
#define MED_XUVI_XDMA_REGS_FIFO08_CONFIG          0x00000384
#define MED_XUVI_XDMA_REGS_FIFO08_STATUS          0x00000388
#define MED_XUVI_XDMA_REGS_FIFO08_LEVELS          0x0000038C
#define MED_XUVI_XDMA_REGS_FIFO09_CONTROL         0x00000390
#define MED_XUVI_XDMA_REGS_FIFO09_CONFIG          0x00000394
#define MED_XUVI_XDMA_REGS_FIFO09_STATUS          0x00000398
#define MED_XUVI_XDMA_REGS_FIFO09_LEVELS          0x0000039C
#define MED_XUVI_XDMA_REGS_FIFO10_CONTROL         0x000003A0
#define MED_XUVI_XDMA_REGS_FIFO10_CONFIG          0x000003A4
#define MED_XUVI_XDMA_REGS_FIFO10_STATUS          0x000003A8
#define MED_XUVI_XDMA_REGS_FIFO10_LEVELS          0x000003AC
#define MED_XUVI_XDMA_REGS_FIFO11_CONTROL         0x000003B0
#define MED_XUVI_XDMA_REGS_FIFO11_CONFIG          0x000003B4
#define MED_XUVI_XDMA_REGS_FIFO11_STATUS          0x000003B8
#define MED_XUVI_XDMA_REGS_FIFO11_LEVELS          0x000003BC
#define MED_XUVI_XDMA_REGS_SPARE                  0x00000FFC

#endif
