##############################################
# Configuration file for running experiments
##############################################
script_params=-iterative_bb -use_odin_simulation

# Path to directory of circuits to use
circuits_dir=benchmarks/verilog

# Path to directory of architectures to use
archs_dir=arch/timing

# Add circuits to list to sweep (basic function)
circuit_list_add=and_latch.v
circuit_list_add=multiclock_separate_and_latch.v
circuit_list_add=multiclock_output_and_latch.v
circuit_list_add=multiclock_reader_writer.v

# Add circuits to list to sweep (circuit simulation failure)

circuit_list_add=ch_intrinsics.v
circuit_list_add=diffeq1.v
circuit_list_add=mkPktMerge.v
circuit_list_add=raygentop.v
circuit_list_add=stereovision3.v

# Add architectures to list to sweep
arch_list_add=k6_frac_N10_mem32K_40nm.xml

# Parse info and how to parse
parse_file=vpr_standard.txt

# How to parse QoR info
qor_parse_file=qor_standard.txt

# Pass requirements
pass_requirements_file=pass_requirements.txt