# -100daysofRTL
In #100daysofrtl, I'll be focusing on improving my Digital Electronics skills, covering VERILOG and System VERILOG codes.

This is my list of 100 days of RTL coding.

Day-1 --> Basic logic gates
Day-2 --> Half Adder
Day-3 --> Mux 4x1
Day-4 --> 32x1 Mux using 4x1 Mux
Day-5 --> 4-bit Full adder with CLA
Day-6 --> Encoder 8 to 3
Day-7 --> Decoder 3 to 8
Day-8 --> JK Flip Flop
Day-9 --> Comparator using mux
Day-10 --> PISO Shift register
Day-11 -->
Day-12 -->
Day-13 -->
Day-14 -->
Day-15 -->
Day-16 -->
Day-17 -->
Day-18 -->
Day-19 -->
Day-20 -->
Day-21 -->
Day-22 -->
Day-23 -->
Day-24 -->
Day-25 -->
Day-26 -->
Day-27 -->
Day-28 -->
Day-29 -->
Day-30 -->
