ğŸ“Œ AHB to APB Bridge â€“ Project Description

The AHB to APB Bridge is a digital RTL design project that enables communication between the high-speed AMBA AHB bus and the low-power AMBA APB bus. The bridge acts as an interface that converts AHB transactions into APB-compatible transfers, allowing efficient connectivity between processors and peripheral devices in SoC designs.

ğŸ”¹ Key Features

âœ”ï¸ Designed using Verilog/SystemVerilog

âœ”ï¸ FSM-based control logic for protocol conversion

âœ”ï¸ Supports AHB read and write transactions

âœ”ï¸ Handles AHB address and data phases

âœ”ï¸ APB setup and enable phase generation

âœ”ï¸ Proper handshake and response generation (HREADY, HRESP)

âœ”ï¸ Address decoding for peripheral selection

âœ”ï¸ Synthesizable and modular RTL design

ğŸ”¹ Verification Highlights

âœ”ï¸ Verified using SystemVerilog & UVM

âœ”ï¸ Constrained random stimulus generation

âœ”ï¸ Functional coverage implementation

âœ”ï¸ Scoreboard for data integrity checking

âœ”ï¸ Protocol compliance checking

ğŸ”¹ Learning Outcomes

Strong understanding of AMBA protocols (AHB & APB)

Bus protocol conversion techniques

FSM-based digital design

UVM testbench architecture

Coverage-driven verification methodology
