DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
)
(DmPackageRef
library "ieee"
unitName "std_logic_arith"
)
(DmPackageRef
library "ieee"
unitName "std_logic_unsigned"
)
(DmPackageRef
library "utils"
unitName "pkg_types"
)
(DmPackageRef
library "abc130_driver"
unitName "pkg_drv_globals"
)
]
libraryRefs [
"ieee"
"utils"
"abc130_driver"
]
)
version "25.1"
appVersion "2013.1 (Build 6)"
model (Symbol
commonDM (CommonDM
ldm (LogicalDM
ordering 1
suid 82,0
usingSuid 1
emptyRow *1 (LEmptyRow
)
uid 396,0
optionalChildren [
*2 (RefLabelRowHdr
)
*3 (TitleRowHdr
)
*4 (FilterRowHdr
)
*5 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*6 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*7 (GroupColHdr
tm "GroupColHdrMgr"
)
*8 (NameColHdr
tm "NameColHdrMgr"
)
*9 (ModeColHdr
tm "ModeColHdrMgr"
)
*10 (TypeColHdr
tm "TypeColHdrMgr"
)
*11 (BoundsColHdr
tm "BoundsColHdrMgr"
)
*12 (InitColHdr
tm "InitColHdrMgr"
)
*13 (EolColHdr
tm "EolColHdrMgr"
)
*14 (LogPort
port (LogicalPort
decl (Decl
n "clk160"
t "std_logic"
o 3
suid 2,0
)
)
uid 298,0
)
*15 (LogPort
port (LogicalPort
decl (Decl
n "clk80"
t "std_logic"
o 2
suid 3,0
)
)
uid 300,0
)
*16 (LogPort
port (LogicalPort
lang 2
decl (Decl
n "hs_coml0_i"
t "std_logic"
preAdd 0
o 9
suid 4,0
)
)
uid 302,0
)
*17 (LogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "hs_dxin_o"
t "std_logic_vector"
b "(3 downto 0)"
posAdd 0
o 13
suid 5,0
)
)
uid 304,0
)
*18 (LogPort
port (LogicalPort
lang 2
decl (Decl
n "hs_dxout_i"
t "std_logic_vector"
b "(3 downto 0)"
o 12
suid 6,0
)
)
uid 306,0
)
*19 (LogPort
port (LogicalPort
lang 2
m 2
decl (Decl
n "hs_i2c_sda_io"
t "std_logic"
posAdd 0
o 17
suid 7,0
)
)
uid 308,0
)
*20 (LogPort
port (LogicalPort
lang 2
m 2
decl (Decl
n "hs_i2c_sdc_io"
t "std_logic"
o 16
suid 8,0
)
)
uid 310,0
)
*21 (LogPort
port (LogicalPort
lang 2
decl (Decl
n "hs_l1r3_i"
t "std_logic"
o 10
suid 9,0
)
)
uid 312,0
)
*22 (LogPort
port (LogicalPort
lang 2
decl (Decl
n "hs_p1_spare_i"
t "std_logic_vector"
b "(13 downto 0)"
preAdd 0
posAdd 0
o 14
suid 10,0
)
)
uid 314,0
)
*23 (LogPort
port (LogicalPort
lang 2
decl (Decl
n "hs_p2_spare_i"
t "std_logic_vector"
b "(3 downto 0)"
prec "-- HSIO IB P2
-----------------------------------"
preAdd 0
o 15
suid 11,0
)
)
uid 316,0
)
*24 (LogPort
port (LogicalPort
lang 2
decl (Decl
n "hs_sp0_i"
t "std_logic"
o 11
suid 12,0
)
)
uid 318,0
)
*25 (LogPort
port (LogicalPort
lang 2
decl (Decl
n "rst"
t "std_logic"
posAdd 0
o 7
suid 18,0
)
)
uid 330,0
)
*26 (LogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "sc_addr_o"
t "std_logic_vector"
b "(4 downto 0)"
eolc "-- ADDR0-4"
preAdd 0
posAdd 0
o 35
suid 20,0
)
)
uid 334,0
)
*27 (LogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "sc_term_o"
t "std_logic"
prec "-- BDP8                             -- XOFF_R0_P
-- BDP9                             -- DATA_R0_P___FCCLK_N  *INVERT
-- BDP14                            -- DATA3_P___FC1_P
-- BDP15                            -- XOFF_R3_P___FC2_P
-- BDP10                            -- DATA_1_P___DATA_L_N  *INVERT
-- BDP10                            -- DATA_1_P___DATA_L_N  *INVERT
-- BDP11                            -- XOFF_1_P___XOFF_L_P
-- BDP11                            -- XOFF_1_P___XOFF_L_P
-- BDP13                            -- DATA_R2_P___DATA_R_N  *INVERT
-- BDP13                            -- DATA_R2_P___DATA_R_N  *INVERT
-- BDP12                            -- XOFF_R2_P___XOFF_R_P
-- BDP12                            -- XOFF_R2_P___XOFF_R_P

-- ASIC Only Signals (P4)
---------------------------------------------------------------"
eolc "-- TERM"
preAdd 0
posAdd 0
o 34
suid 38,0
)
)
uid 370,0
)
*28 (LogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "sc_abcup_o"
t "std_logic"
eolc "-- ABCUP"
preAdd 0
posAdd 0
o 37
suid 50,0
)
)
uid 515,0
)
*29 (LogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "sc_rstb_o"
t "std_logic"
eolc "-- RSTB"
posAdd 0
o 36
suid 51,0
)
)
uid 517,0
)
*30 (LogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "sc_scan_enable_o"
t "std_logic"
eolc "-- SCAN_ENABLE"
preAdd 0
posAdd 0
o 42
suid 52,0
)
)
uid 519,0
)
*31 (LogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "sc_sdi_bc_o"
t "std_logic"
eolc "-- SDI_BC           --SCN_I_BC"
preAdd 0
posAdd 0
o 39
suid 53,0
)
)
uid 521,0
)
*32 (LogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "sc_sdi_clk_o"
t "std_logic"
eolc "-- SDI_CLK          --SCN_I_CK"
preAdd 0
posAdd 0
o 41
suid 54,0
)
)
uid 523,0
)
*33 (LogPort
port (LogicalPort
lang 2
decl (Decl
n "sc_sdo_bc_i"
t "std_logic"
eolc "-- SDO_BC           --SCN_O_BC"
preAdd 0
posAdd 0
o 38
suid 55,0
)
)
uid 525,0
)
*34 (LogPort
port (LogicalPort
lang 2
decl (Decl
n "sc_sdo_clk_i"
t "std_logic"
eolc "-- SDO_CLK          --SCN_O_CK"
preAdd 0
posAdd 0
o 40
suid 56,0
)
)
uid 527,0
)
*35 (LogPort
port (LogicalPort
lang 2
decl (Decl
n "sc_switch1_i"
t "std_logic"
eolc "-- SWITCH1"
preAdd 0
posAdd 0
o 43
suid 57,0
)
)
uid 529,0
)
*36 (LogPort
port (LogicalPort
decl (Decl
n "clk40"
t "std_logic"
o 1
suid 58,0
)
)
uid 559,0
)
*37 (LogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "bco_o"
t "std_logic"
eolc "-- BCO"
preAdd 0
posAdd 0
o 26
suid 62,0
)
)
uid 902,0
)
*38 (LogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "coml0_o"
t "std_logic"
eolc "-- LO_CMD"
preAdd 0
posAdd 0
o 28
suid 63,0
)
)
uid 904,0
)
*39 (LogPort
port (LogicalPort
lang 2
decl (Decl
n "data_i"
t "std_logic_vector"
b "(3 downto 0)"
preAdd 0
o 30
suid 64,0
)
)
uid 906,0
)
*40 (LogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "data_o"
t "std_logic_vector"
b "(3 downto 0)"
o 32
suid 65,0
)
)
uid 908,0
)
*41 (LogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "dir_data_o"
t "std_logic_vector"
b "(3 downto 0)"
preAdd 0
o 19
suid 66,0
)
)
uid 910,0
)
*42 (LogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "dir_xoff_o"
t "std_logic_vector"
b "(3 downto 0)"
o 20
suid 67,0
)
)
uid 912,0
)
*43 (LogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "drc_o"
t "std_logic"
eolc "-- DRC"
preAdd 0
posAdd 0
o 27
suid 68,0
)
)
uid 914,0
)
*44 (LogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "highz_data_o"
t "std_logic_vector"
b "(3 downto 0)"
o 21
suid 69,0
)
)
uid 916,0
)
*45 (LogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "highz_xoff_o"
t "std_logic_vector"
b "(3 downto 0)"
posAdd 0
o 22
suid 70,0
)
)
uid 918,0
)
*46 (LogPort
port (LogicalPort
lang 2
decl (Decl
n "hs_bco_i"
t "std_logic"
prec "-- HSIO IB P1
-----------------------------------"
preAdd 0
posAdd 0
o 8
suid 71,0
)
)
uid 920,0
)
*47 (LogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "l1r3_o"
t "std_logic"
eolc "-- R3"
preAdd 0
posAdd 0
o 29
suid 72,0
)
)
uid 922,0
)
*48 (LogPort
port (LogicalPort
lang 2
decl (Decl
n "reg"
t "slv32_array"
b "(127 downto 0)"
prec "-- Infra
---------------------------------------------------------------"
preAdd 0
o 44
suid 73,0
)
)
uid 924,0
)
*49 (LogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "reg_en_ana_o"
t "std_logic"
eolc "-- REG_EN_A"
preAdd 0
posAdd 0
o 24
suid 74,0
)
)
uid 926,0
)
*50 (LogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "reg_en_dig_o"
t "std_logic"
eolc "-- REG_EN_D"
preAdd 0
posAdd 0
o 25
suid 75,0
)
)
uid 928,0
)
*51 (LogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "shuntctl_o"
t "std_logic"
prec "-- COMMON (all to P3)
-------------------------------------------------------------"
eolc "-- SHUNT_CTL_SW, becomes SHUNTCTL"
preAdd 0
posAdd 0
o 23
suid 76,0
)
)
uid 930,0
)
*52 (LogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "singlechip_sel_o"
t "std_logic"
prec "------------------------------------------------------------------
-- DUT
-------------------------------------------------------------------"
eolc "-- 0=hybrid, 1=single chip"
preAdd 0
posAdd 0
o 18
suid 77,0
)
)
uid 932,0
)
*53 (LogPort
port (LogicalPort
lang 2
decl (Decl
n "xoff_i"
t "std_logic_vector"
b "(3 downto 0)"
o 31
suid 78,0
)
)
uid 934,0
)
*54 (LogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "xoff_o"
t "std_logic_vector"
b "(3 downto 0)"
posAdd 0
o 33
suid 79,0
)
)
uid 936,0
)
*55 (LogPort
port (LogicalPort
lang 2
decl (Decl
n "clkn160"
t "std_logic"
o 6
suid 80,0
)
)
uid 976,0
)
*56 (LogPort
port (LogicalPort
lang 2
decl (Decl
n "clkn40"
t "std_logic"
o 4
suid 81,0
)
)
uid 978,0
)
*57 (LogPort
port (LogicalPort
lang 2
decl (Decl
n "clkn80"
t "std_logic"
o 5
suid 82,0
)
)
uid 980,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 409,0
optionalChildren [
*58 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "courier,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "courier,10,0"
)
emptyMRCItem *59 (MRCItem
litem &1
pos 51
dimension 20
)
uid 411,0
optionalChildren [
*60 (MRCItem
litem &2
pos 0
dimension 20
uid 412,0
)
*61 (MRCItem
litem &3
pos 1
dimension 23
uid 413,0
)
*62 (MRCItem
litem &4
pos 2
hidden 1
dimension 20
uid 414,0
)
*63 (MRCItem
litem &14
pos 0
dimension 20
uid 299,0
)
*64 (MRCItem
litem &15
pos 1
dimension 20
uid 301,0
)
*65 (MRCItem
litem &16
pos 2
dimension 20
uid 303,0
)
*66 (MRCItem
litem &17
pos 3
dimension 20
uid 305,0
)
*67 (MRCItem
litem &18
pos 4
dimension 20
uid 307,0
)
*68 (MRCItem
litem &19
pos 5
dimension 20
uid 309,0
)
*69 (MRCItem
litem &20
pos 6
dimension 20
uid 311,0
)
*70 (MRCItem
litem &21
pos 7
dimension 20
uid 313,0
)
*71 (MRCItem
litem &22
pos 8
dimension 20
uid 315,0
)
*72 (MRCItem
litem &23
pos 9
dimension 20
uid 317,0
)
*73 (MRCItem
litem &24
pos 10
dimension 20
uid 319,0
)
*74 (MRCItem
litem &25
pos 11
dimension 20
uid 331,0
)
*75 (MRCItem
litem &26
pos 12
dimension 20
uid 335,0
)
*76 (MRCItem
litem &27
pos 13
dimension 20
uid 371,0
)
*77 (MRCItem
litem &28
pos 14
dimension 20
uid 516,0
)
*78 (MRCItem
litem &29
pos 15
dimension 20
uid 518,0
)
*79 (MRCItem
litem &30
pos 16
dimension 20
uid 520,0
)
*80 (MRCItem
litem &31
pos 17
dimension 20
uid 522,0
)
*81 (MRCItem
litem &32
pos 18
dimension 20
uid 524,0
)
*82 (MRCItem
litem &33
pos 19
dimension 20
uid 526,0
)
*83 (MRCItem
litem &34
pos 20
dimension 20
uid 528,0
)
*84 (MRCItem
litem &35
pos 21
dimension 20
uid 530,0
)
*85 (MRCItem
litem &36
pos 22
dimension 20
uid 560,0
)
*86 (MRCItem
litem &37
pos 23
dimension 20
uid 903,0
)
*87 (MRCItem
litem &38
pos 24
dimension 20
uid 905,0
)
*88 (MRCItem
litem &39
pos 25
dimension 20
uid 907,0
)
*89 (MRCItem
litem &40
pos 26
dimension 20
uid 909,0
)
*90 (MRCItem
litem &41
pos 27
dimension 20
uid 911,0
)
*91 (MRCItem
litem &42
pos 28
dimension 20
uid 913,0
)
*92 (MRCItem
litem &43
pos 29
dimension 20
uid 915,0
)
*93 (MRCItem
litem &44
pos 30
dimension 20
uid 917,0
)
*94 (MRCItem
litem &45
pos 31
dimension 20
uid 919,0
)
*95 (MRCItem
litem &46
pos 32
dimension 20
uid 921,0
)
*96 (MRCItem
litem &47
pos 33
dimension 20
uid 923,0
)
*97 (MRCItem
litem &48
pos 34
dimension 20
uid 925,0
)
*98 (MRCItem
litem &49
pos 35
dimension 20
uid 927,0
)
*99 (MRCItem
litem &50
pos 36
dimension 20
uid 929,0
)
*100 (MRCItem
litem &51
pos 37
dimension 20
uid 931,0
)
*101 (MRCItem
litem &52
pos 38
dimension 20
uid 933,0
)
*102 (MRCItem
litem &53
pos 39
dimension 20
uid 935,0
)
*103 (MRCItem
litem &54
pos 40
dimension 20
uid 937,0
)
*104 (MRCItem
litem &55
pos 41
dimension 20
uid 977,0
)
*105 (MRCItem
litem &56
pos 42
dimension 20
uid 979,0
)
*106 (MRCItem
litem &57
pos 43
dimension 20
uid 981,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
textAngle 90
)
uid 415,0
optionalChildren [
*107 (MRCItem
litem &5
pos 0
dimension 20
uid 416,0
)
*108 (MRCItem
litem &7
pos 1
dimension 50
uid 417,0
)
*109 (MRCItem
litem &8
pos 2
dimension 100
uid 418,0
)
*110 (MRCItem
litem &9
pos 3
dimension 50
uid 419,0
)
*111 (MRCItem
litem &10
pos 4
dimension 100
uid 420,0
)
*112 (MRCItem
litem &11
pos 5
dimension 100
uid 421,0
)
*113 (MRCItem
litem &12
pos 6
dimension 50
uid 422,0
)
*114 (MRCItem
litem &13
pos 7
dimension 80
uid 423,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 410,0
vaOverrides [
]
)
]
)
uid 395,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *115 (LEmptyRow
)
uid 425,0
optionalChildren [
*116 (RefLabelRowHdr
)
*117 (TitleRowHdr
)
*118 (FilterRowHdr
)
*119 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*120 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*121 (GroupColHdr
tm "GroupColHdrMgr"
)
*122 (NameColHdr
tm "GenericNameColHdrMgr"
)
*123 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*124 (InitColHdr
tm "GenericValueColHdrMgr"
)
*125 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*126 (EolColHdr
tm "GenericEolColHdrMgr"
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 437,0
optionalChildren [
*127 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "courier,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "courier,10,0"
)
emptyMRCItem *128 (MRCItem
litem &115
pos 0
dimension 20
)
uid 439,0
optionalChildren [
*129 (MRCItem
litem &116
pos 0
dimension 20
uid 440,0
)
*130 (MRCItem
litem &117
pos 1
dimension 23
uid 441,0
)
*131 (MRCItem
litem &118
pos 2
hidden 1
dimension 20
uid 442,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
textAngle 90
)
uid 443,0
optionalChildren [
*132 (MRCItem
litem &119
pos 0
dimension 20
uid 444,0
)
*133 (MRCItem
litem &121
pos 1
dimension 50
uid 445,0
)
*134 (MRCItem
litem &122
pos 2
dimension 100
uid 446,0
)
*135 (MRCItem
litem &123
pos 3
dimension 100
uid 447,0
)
*136 (MRCItem
litem &124
pos 4
dimension 50
uid 448,0
)
*137 (MRCItem
litem &125
pos 5
dimension 50
uid 449,0
)
*138 (MRCItem
litem &126
pos 6
dimension 80
uid 450,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 438,0
vaOverrides [
]
)
]
)
uid 424,0
type 1
)
VExpander (VariableExpander
vvMap [
(vvPair
variable "HDLDir"
value "/home/warren/slhc/trunk/hds_project/../abc130_driver/src"
)
(vvPair
variable "HDSDir"
value "/home/warren/slhc/trunk/hds_project/../abc130_driver/hds"
)
(vvPair
variable "SideDataDesignDir"
value "/home/warren/slhc/trunk/hds_project/../abc130_driver/hds/driver_main/symbol.sb.info"
)
(vvPair
variable "SideDataUserDir"
value "/home/warren/slhc/trunk/hds_project/../abc130_driver/hds/driver_main/symbol.sb.user"
)
(vvPair
variable "SourceDir"
value "/home/warren/slhc/trunk/hds_project/../abc130_driver/hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "symbol"
)
(vvPair
variable "config"
value "%(unit)_config"
)
(vvPair
variable "d"
value "/home/warren/slhc/trunk/hds_project/../abc130_driver/hds/driver_main"
)
(vvPair
variable "d_logical"
value "/home/warren/slhc/trunk/hds_project/../abc130_driver/hds/driver_main"
)
(vvPair
variable "date"
value "03/25/14"
)
(vvPair
variable "day"
value "Tue"
)
(vvPair
variable "day_long"
value "Tuesday"
)
(vvPair
variable "dd"
value "25"
)
(vvPair
variable "entity_name"
value "driver_main"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "symbol.sb"
)
(vvPair
variable "f_logical"
value "symbol.sb"
)
(vvPair
variable "f_noext"
value "symbol"
)
(vvPair
variable "graphical_source_author"
value "warren"
)
(vvPair
variable "graphical_source_date"
value "03/25/14"
)
(vvPair
variable "graphical_source_group"
value "man"
)
(vvPair
variable "graphical_source_time"
value "13:53:35"
)
(vvPair
variable "group"
value "man"
)
(vvPair
variable "host"
value "pc140.hep.ucl.ac.uk"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "abc130_driver"
)
(vvPair
variable "library_downstream_HdsLintPlugin"
value "$HDS_PROJECT_DIR/../abc13/designcheck"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "$HDS_PROJECT_DIR/../abc130_driver/sim/work"
)
(vvPair
variable "library_downstream_ModelSimSimulator"
value "$HDS_PROJECT/../abc130_driver/sim/work"
)
(vvPair
variable "library_downstream_PrecisionSynthesisDataPrep"
value "$HDS_PROJECT_DIR/../abc130_driver/ps"
)
(vvPair
variable "mm"
value "03"
)
(vvPair
variable "module_name"
value "driver_main"
)
(vvPair
variable "month"
value "Mar"
)
(vvPair
variable "month_long"
value "March"
)
(vvPair
variable "p"
value "/home/warren/slhc/trunk/hds_project/../abc130_driver/hds/driver_main/symbol.sb"
)
(vvPair
variable "p_logical"
value "/home/warren/slhc/trunk/hds_project/../abc130_driver/hds/driver_main/symbol.sb"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "hsio"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "$HDS_HOME/../Modeltech/linux_x86_64"
)
(vvPair
variable "task_NC-SimPath"
value "<TBD>"
)
(vvPair
variable "task_PrecisionRTLPath"
value "$HDS_HOME/../Precision/Mgc_home/bin"
)
(vvPair
variable "task_QuestaSimPath"
value "<TBD>"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "this_ext"
value "sb"
)
(vvPair
variable "this_file"
value "symbol"
)
(vvPair
variable "this_file_logical"
value "symbol"
)
(vvPair
variable "time"
value "13:53:35"
)
(vvPair
variable "unit"
value "driver_main"
)
(vvPair
variable "user"
value "warren"
)
(vvPair
variable "version"
value "2013.1 (Build 6)"
)
(vvPair
variable "view"
value "symbol"
)
(vvPair
variable "year"
value "2014"
)
(vvPair
variable "yy"
value "14"
)
]
)
LanguageMgr "VhdlLangMgr"
uid 394,0
optionalChildren [
*139 (SymbolBody
uid 8,0
optionalChildren [
*140 (CptPort
uid 56,0
ps "OnEdgeStrategy"
shape (Triangle
uid 57,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,-83375,15000,-82625"
)
tg (CPTG
uid 58,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 59,0
va (VaSet
)
xt "16000,-83500,18500,-82500"
st "clk160"
blo "16000,-82700"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 60,0
va (VaSet
)
xt "91000,-73000,102400,-72000"
st "clk160           : in     std_logic  ;
"
)
thePort (LogicalPort
decl (Decl
n "clk160"
t "std_logic"
o 3
suid 2,0
)
)
)
*141 (CptPort
uid 61,0
ps "OnEdgeStrategy"
shape (Triangle
uid 62,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,-84375,15000,-83625"
)
tg (CPTG
uid 63,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 64,0
va (VaSet
)
xt "16000,-84500,18000,-83500"
st "clk80"
blo "16000,-83700"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 65,0
va (VaSet
)
xt "91000,-74000,102100,-73000"
st "clk80            : in     std_logic  ;
"
)
thePort (LogicalPort
decl (Decl
n "clk80"
t "std_logic"
o 2
suid 3,0
)
)
)
*142 (CptPort
uid 66,0
ps "OnEdgeStrategy"
shape (Triangle
uid 67,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,-74375,15000,-73625"
)
tg (CPTG
uid 68,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 69,0
va (VaSet
)
xt "16000,-74500,20800,-73500"
st "hs_coml0_i"
blo "16000,-73700"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 70,0
va (VaSet
)
xt "91000,-65000,103400,-64000"
st "hs_coml0_i       : in     std_logic  ;
"
)
thePort (LogicalPort
lang 2
decl (Decl
n "hs_coml0_i"
t "std_logic"
preAdd 0
o 9
suid 4,0
)
)
)
*143 (CptPort
uid 71,0
ps "OnEdgeStrategy"
shape (Triangle
uid 72,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,-39375,15000,-38625"
)
tg (CPTG
uid 73,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 74,0
va (VaSet
)
xt "16000,-39500,23000,-38500"
st "hs_dxin_o : (3:0)"
blo "16000,-38700"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 75,0
va (VaSet
)
xt "91000,-61000,111500,-60000"
st "hs_dxin_o        : out    std_logic_vector (3 downto 0) ;
"
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "hs_dxin_o"
t "std_logic_vector"
b "(3 downto 0)"
posAdd 0
o 13
suid 5,0
)
)
)
*144 (CptPort
uid 76,0
ps "OnEdgeStrategy"
shape (Triangle
uid 77,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,-42375,15000,-41625"
)
tg (CPTG
uid 78,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 79,0
va (VaSet
)
xt "16000,-42500,23200,-41500"
st "hs_dxout_i : (3:0)"
blo "16000,-41700"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 80,0
va (VaSet
)
xt "91000,-62000,111200,-61000"
st "hs_dxout_i       : in     std_logic_vector (3 downto 0) ;
"
)
thePort (LogicalPort
lang 2
decl (Decl
n "hs_dxout_i"
t "std_logic_vector"
b "(3 downto 0)"
o 12
suid 6,0
)
)
)
*145 (CptPort
uid 81,0
ps "OnEdgeStrategy"
shape (Diamond
uid 82,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,-1375,15000,-625"
)
tg (CPTG
uid 83,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 84,0
va (VaSet
)
xt "16000,-1500,22000,-500"
st "hs_i2c_sda_io"
blo "16000,-700"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 85,0
va (VaSet
)
xt "91000,-55000,104600,-54000"
st "hs_i2c_sda_io    : inout  std_logic  ;
"
)
thePort (LogicalPort
lang 2
m 2
decl (Decl
n "hs_i2c_sda_io"
t "std_logic"
posAdd 0
o 17
suid 7,0
)
)
)
*146 (CptPort
uid 86,0
ps "OnEdgeStrategy"
shape (Diamond
uid 87,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,-2375,15000,-1625"
)
tg (CPTG
uid 88,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 89,0
va (VaSet
)
xt "16000,-2500,22000,-1500"
st "hs_i2c_sdc_io"
blo "16000,-1700"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 90,0
va (VaSet
)
xt "91000,-56000,104600,-55000"
st "hs_i2c_sdc_io    : inout  std_logic  ;
"
)
thePort (LogicalPort
lang 2
m 2
decl (Decl
n "hs_i2c_sdc_io"
t "std_logic"
o 16
suid 8,0
)
)
)
*147 (CptPort
uid 91,0
ps "OnEdgeStrategy"
shape (Triangle
uid 92,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,-71375,15000,-70625"
)
tg (CPTG
uid 93,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 94,0
va (VaSet
)
xt "16000,-71500,19600,-70500"
st "hs_l1r3_i"
blo "16000,-70700"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 95,0
va (VaSet
)
xt "91000,-64000,102900,-63000"
st "hs_l1r3_i        : in     std_logic  ;
"
)
thePort (LogicalPort
lang 2
decl (Decl
n "hs_l1r3_i"
t "std_logic"
o 10
suid 9,0
)
)
)
*148 (CptPort
uid 96,0
ps "OnEdgeStrategy"
shape (Triangle
uid 97,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,-23375,15000,-22625"
)
tg (CPTG
uid 98,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 99,0
va (VaSet
)
xt "16000,-23500,25000,-22500"
st "hs_p1_spare_i : (13:0)"
blo "16000,-22700"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 100,0
va (VaSet
)
xt "91000,-60000,112400,-59000"
st "hs_p1_spare_i    : in     std_logic_vector (13 downto 0) ;
"
)
thePort (LogicalPort
lang 2
decl (Decl
n "hs_p1_spare_i"
t "std_logic_vector"
b "(13 downto 0)"
preAdd 0
posAdd 0
o 14
suid 10,0
)
)
)
*149 (CptPort
uid 101,0
ps "OnEdgeStrategy"
shape (Triangle
uid 102,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,-6375,15000,-5625"
)
tg (CPTG
uid 103,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 104,0
va (VaSet
)
xt "16000,-6500,24500,-5500"
st "hs_p2_spare_i : (3:0)"
blo "16000,-5700"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 105,0
va (VaSet
)
xt "91000,-59000,111900,-56000"
st "-- HSIO IB P2
-----------------------------------
hs_p2_spare_i    : in     std_logic_vector (3 downto 0) ;
"
)
thePort (LogicalPort
lang 2
decl (Decl
n "hs_p2_spare_i"
t "std_logic_vector"
b "(3 downto 0)"
prec "-- HSIO IB P2
-----------------------------------"
preAdd 0
o 15
suid 11,0
)
)
)
*150 (CptPort
uid 106,0
ps "OnEdgeStrategy"
shape (Triangle
uid 107,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,-68375,15000,-67625"
)
tg (CPTG
uid 108,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 109,0
va (VaSet
)
xt "16000,-68500,19500,-67500"
st "hs_sp0_i"
blo "16000,-67700"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 110,0
va (VaSet
)
xt "91000,-63000,103000,-62000"
st "hs_sp0_i         : in     std_logic  ;
"
)
thePort (LogicalPort
lang 2
decl (Decl
n "hs_sp0_i"
t "std_logic"
o 11
suid 12,0
)
)
)
*151 (CptPort
uid 136,0
ps "OnEdgeStrategy"
shape (Triangle
uid 137,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,-82375,15000,-81625"
)
tg (CPTG
uid 138,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 139,0
va (VaSet
)
xt "16000,-82500,17000,-81500"
st "rst"
blo "16000,-81700"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 140,0
va (VaSet
)
xt "91000,-69000,101500,-68000"
st "rst              : in     std_logic  ;
"
)
thePort (LogicalPort
lang 2
decl (Decl
n "rst"
t "std_logic"
posAdd 0
o 7
suid 18,0
)
)
)
*152 (CptPort
uid 146,0
ps "OnEdgeStrategy"
shape (Triangle
uid 147,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "60000,22625,60750,23375"
)
tg (CPTG
uid 148,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 149,0
va (VaSet
)
xt "52100,22500,59000,23500"
st "sc_addr_o : (4:0)"
ju 2
blo "59000,23300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 150,0
va (VaSet
)
xt "91000,-17000,116100,-16000"
st "sc_addr_o        : out    std_logic_vector (4 downto 0) ; -- ADDR0-4
"
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "sc_addr_o"
t "std_logic_vector"
b "(4 downto 0)"
eolc "-- ADDR0-4"
preAdd 0
posAdd 0
o 35
suid 20,0
)
)
)
*153 (CptPort
uid 236,0
ps "OnEdgeStrategy"
shape (Triangle
uid 237,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "60000,19625,60750,20375"
)
tg (CPTG
uid 238,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 239,0
va (VaSet
)
xt "55100,19500,59000,20500"
st "sc_term_o"
ju 2
blo "59000,20300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 240,0
va (VaSet
)
xt "91000,-33000,116000,-17000"
st "-- BDP8                             -- XOFF_R0_P
-- BDP9                             -- DATA_R0_P___FCCLK_N  *INVERT
-- BDP14                            -- DATA3_P___FC1_P
-- BDP15                            -- XOFF_R3_P___FC2_P
-- BDP10                            -- DATA_1_P___DATA_L_N  *INVERT
-- BDP10                            -- DATA_1_P___DATA_L_N  *INVERT
-- BDP11                            -- XOFF_1_P___XOFF_L_P
-- BDP11                            -- XOFF_1_P___XOFF_L_P
-- BDP13                            -- DATA_R2_P___DATA_R_N  *INVERT
-- BDP13                            -- DATA_R2_P___DATA_R_N  *INVERT
-- BDP12                            -- XOFF_R2_P___XOFF_R_P
-- BDP12                            -- XOFF_R2_P___XOFF_R_P

-- ASIC Only Signals (P4)
---------------------------------------------------------------
sc_term_o        : out    std_logic  ; -- TERM
"
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "sc_term_o"
t "std_logic"
prec "-- BDP8                             -- XOFF_R0_P
-- BDP9                             -- DATA_R0_P___FCCLK_N  *INVERT
-- BDP14                            -- DATA3_P___FC1_P
-- BDP15                            -- XOFF_R3_P___FC2_P
-- BDP10                            -- DATA_1_P___DATA_L_N  *INVERT
-- BDP10                            -- DATA_1_P___DATA_L_N  *INVERT
-- BDP11                            -- XOFF_1_P___XOFF_L_P
-- BDP11                            -- XOFF_1_P___XOFF_L_P
-- BDP13                            -- DATA_R2_P___DATA_R_N  *INVERT
-- BDP13                            -- DATA_R2_P___DATA_R_N  *INVERT
-- BDP12                            -- XOFF_R2_P___XOFF_R_P
-- BDP12                            -- XOFF_R2_P___XOFF_R_P

-- ASIC Only Signals (P4)
---------------------------------------------------------------"
eolc "-- TERM"
preAdd 0
posAdd 0
o 34
suid 38,0
)
)
)
*154 (CptPort
uid 475,0
ps "OnEdgeStrategy"
shape (Triangle
uid 476,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "60000,23625,60750,24375"
)
tg (CPTG
uid 477,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 478,0
va (VaSet
)
xt "54000,23500,59000,24500"
st "sc_abcup_o"
ju 2
blo "59000,24300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 479,0
va (VaSet
)
xt "91000,-15000,107900,-14000"
st "sc_abcup_o       : out    std_logic  ; -- ABCUP
"
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "sc_abcup_o"
t "std_logic"
eolc "-- ABCUP"
preAdd 0
posAdd 0
o 37
suid 50,0
)
)
)
*155 (CptPort
uid 480,0
ps "OnEdgeStrategy"
shape (Triangle
uid 481,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "60000,24625,60750,25375"
)
tg (CPTG
uid 482,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 483,0
va (VaSet
)
xt "55200,24500,59000,25500"
st "sc_rstb_o"
ju 2
blo "59000,25300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 484,0
va (VaSet
)
xt "91000,-16000,106600,-15000"
st "sc_rstb_o        : out    std_logic  ; -- RSTB
"
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "sc_rstb_o"
t "std_logic"
eolc "-- RSTB"
posAdd 0
o 36
suid 51,0
)
)
)
*156 (CptPort
uid 485,0
ps "OnEdgeStrategy"
shape (Triangle
uid 486,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "60000,25625,60750,26375"
)
tg (CPTG
uid 487,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 488,0
va (VaSet
)
xt "51600,25500,59000,26500"
st "sc_scan_enable_o"
ju 2
blo "59000,26300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 489,0
va (VaSet
)
xt "91000,-10000,112500,-9000"
st "sc_scan_enable_o : out    std_logic  ; -- SCAN_ENABLE
"
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "sc_scan_enable_o"
t "std_logic"
eolc "-- SCAN_ENABLE"
preAdd 0
posAdd 0
o 42
suid 52,0
)
)
)
*157 (CptPort
uid 490,0
ps "OnEdgeStrategy"
shape (Triangle
uid 491,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "60000,26625,60750,27375"
)
tg (CPTG
uid 492,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 493,0
va (VaSet
)
xt "53700,26500,59000,27500"
st "sc_sdi_bc_o"
ju 2
blo "59000,27300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 494,0
va (VaSet
)
xt "91000,-13000,115100,-12000"
st "sc_sdi_bc_o      : out    std_logic  ; -- SDI_BC           --SCN_I_BC
"
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "sc_sdi_bc_o"
t "std_logic"
eolc "-- SDI_BC           --SCN_I_BC"
preAdd 0
posAdd 0
o 39
suid 53,0
)
)
)
*158 (CptPort
uid 495,0
ps "OnEdgeStrategy"
shape (Triangle
uid 496,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "60000,27625,60750,28375"
)
tg (CPTG
uid 497,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 498,0
va (VaSet
)
xt "53600,27500,59000,28500"
st "sc_sdi_clk_o"
ju 2
blo "59000,28300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 499,0
va (VaSet
)
xt "91000,-11000,115300,-10000"
st "sc_sdi_clk_o     : out    std_logic  ; -- SDI_CLK          --SCN_I_CK
"
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "sc_sdi_clk_o"
t "std_logic"
eolc "-- SDI_CLK          --SCN_I_CK"
preAdd 0
posAdd 0
o 41
suid 54,0
)
)
)
*159 (CptPort
uid 500,0
ps "OnEdgeStrategy"
shape (Triangle
uid 501,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,-375,15000,375"
)
tg (CPTG
uid 502,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 503,0
va (VaSet
)
xt "16000,-500,21300,500"
st "sc_sdo_bc_i"
blo "16000,300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 504,0
va (VaSet
)
xt "91000,-14000,115600,-13000"
st "sc_sdo_bc_i      : in     std_logic  ; -- SDO_BC           --SCN_O_BC
"
)
thePort (LogicalPort
lang 2
decl (Decl
n "sc_sdo_bc_i"
t "std_logic"
eolc "-- SDO_BC           --SCN_O_BC"
preAdd 0
posAdd 0
o 38
suid 55,0
)
)
)
*160 (CptPort
uid 505,0
ps "OnEdgeStrategy"
shape (Triangle
uid 506,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,625,15000,1375"
)
tg (CPTG
uid 507,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 508,0
va (VaSet
)
xt "16000,500,21400,1500"
st "sc_sdo_clk_i"
blo "16000,1300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 509,0
va (VaSet
)
xt "91000,-12000,115800,-11000"
st "sc_sdo_clk_i     : in     std_logic  ; -- SDO_CLK          --SCN_O_CK
"
)
thePort (LogicalPort
lang 2
decl (Decl
n "sc_sdo_clk_i"
t "std_logic"
eolc "-- SDO_CLK          --SCN_O_CK"
preAdd 0
posAdd 0
o 40
suid 56,0
)
)
)
*161 (CptPort
uid 510,0
ps "OnEdgeStrategy"
shape (Triangle
uid 511,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,1625,15000,2375"
)
tg (CPTG
uid 512,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 513,0
va (VaSet
)
xt "16000,1500,21400,2500"
st "sc_switch1_i"
blo "16000,2300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 514,0
va (VaSet
)
xt "91000,-9000,108200,-8000"
st "sc_switch1_i     : in     std_logic  ; -- SWITCH1
"
)
thePort (LogicalPort
lang 2
decl (Decl
n "sc_switch1_i"
t "std_logic"
eolc "-- SWITCH1"
preAdd 0
posAdd 0
o 43
suid 57,0
)
)
)
*162 (CptPort
uid 554,0
ps "OnEdgeStrategy"
shape (Triangle
uid 555,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,2625,15000,3375"
)
tg (CPTG
uid 556,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 557,0
va (VaSet
)
xt "16000,2500,18000,3500"
st "clk40"
blo "16000,3300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 558,0
va (VaSet
)
xt "91000,-75000,102100,-74000"
st "clk40            : in     std_logic  ;
"
)
thePort (LogicalPort
decl (Decl
n "clk40"
t "std_logic"
o 1
suid 58,0
)
)
)
*163 (CptPort
uid 812,0
ps "OnEdgeStrategy"
shape (Triangle
uid 813,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "60000,28625,60750,29375"
)
tg (CPTG
uid 814,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 815,0
va (VaSet
)
xt "56600,28500,59000,29500"
st "bco_o"
ju 2
blo "59000,29300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 816,0
va (VaSet
)
xt "91000,-41000,105600,-40000"
st "bco_o            : out    std_logic  ; -- BCO
"
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "bco_o"
t "std_logic"
eolc "-- BCO"
preAdd 0
posAdd 0
o 26
suid 62,0
)
)
)
*164 (CptPort
uid 817,0
ps "OnEdgeStrategy"
shape (Triangle
uid 818,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "60000,29625,60750,30375"
)
tg (CPTG
uid 819,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 820,0
va (VaSet
)
xt "55800,29500,59000,30500"
st "coml0_o"
ju 2
blo "59000,30300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 821,0
va (VaSet
)
xt "91000,-39000,107700,-38000"
st "coml0_o          : out    std_logic  ; -- LO_CMD
"
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "coml0_o"
t "std_logic"
eolc "-- LO_CMD"
preAdd 0
posAdd 0
o 28
suid 63,0
)
)
)
*165 (CptPort
uid 822,0
ps "OnEdgeStrategy"
shape (Triangle
uid 823,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,3625,15000,4375"
)
tg (CPTG
uid 824,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 825,0
va (VaSet
)
xt "16000,3500,21200,4500"
st "data_i : (3:0)"
blo "16000,4300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 826,0
va (VaSet
)
xt "91000,-37000,110000,-36000"
st "data_i           : in     std_logic_vector (3 downto 0) ;
"
)
thePort (LogicalPort
lang 2
decl (Decl
n "data_i"
t "std_logic_vector"
b "(3 downto 0)"
preAdd 0
o 30
suid 64,0
)
)
)
*166 (CptPort
uid 827,0
ps "OnEdgeStrategy"
shape (Triangle
uid 828,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "60000,30625,60750,31375"
)
tg (CPTG
uid 829,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 830,0
va (VaSet
)
xt "53500,30500,59000,31500"
st "data_o : (3:0)"
ju 2
blo "59000,31300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 831,0
va (VaSet
)
xt "91000,-35000,110600,-34000"
st "data_o           : out    std_logic_vector (3 downto 0) ;
"
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "data_o"
t "std_logic_vector"
b "(3 downto 0)"
o 32
suid 65,0
)
)
)
*167 (CptPort
uid 832,0
ps "OnEdgeStrategy"
shape (Triangle
uid 833,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "60000,31625,60750,32375"
)
tg (CPTG
uid 834,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 835,0
va (VaSet
)
xt "52000,31500,59000,32500"
st "dir_data_o : (3:0)"
ju 2
blo "59000,32300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 836,0
va (VaSet
)
xt "91000,-50000,111300,-49000"
st "dir_data_o       : out    std_logic_vector (3 downto 0) ;
"
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "dir_data_o"
t "std_logic_vector"
b "(3 downto 0)"
preAdd 0
o 19
suid 66,0
)
)
)
*168 (CptPort
uid 837,0
ps "OnEdgeStrategy"
shape (Triangle
uid 838,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "60000,32625,60750,33375"
)
tg (CPTG
uid 839,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 840,0
va (VaSet
)
xt "52000,32500,59000,33500"
st "dir_xoff_o : (3:0)"
ju 2
blo "59000,33300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 841,0
va (VaSet
)
xt "91000,-49000,111300,-48000"
st "dir_xoff_o       : out    std_logic_vector (3 downto 0) ;
"
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "dir_xoff_o"
t "std_logic_vector"
b "(3 downto 0)"
o 20
suid 67,0
)
)
)
*169 (CptPort
uid 842,0
ps "OnEdgeStrategy"
shape (Triangle
uid 843,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "60000,33625,60750,34375"
)
tg (CPTG
uid 844,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 845,0
va (VaSet
)
xt "56800,33500,59000,34500"
st "drc_o"
ju 2
blo "59000,34300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 846,0
va (VaSet
)
xt "91000,-40000,105400,-39000"
st "drc_o            : out    std_logic  ; -- DRC
"
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "drc_o"
t "std_logic"
eolc "-- DRC"
preAdd 0
posAdd 0
o 27
suid 68,0
)
)
)
*170 (CptPort
uid 847,0
ps "OnEdgeStrategy"
shape (Triangle
uid 848,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "60000,34625,60750,35375"
)
tg (CPTG
uid 849,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 850,0
va (VaSet
)
xt "50900,34500,59000,35500"
st "highz_data_o : (3:0)"
ju 2
blo "59000,35300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 851,0
va (VaSet
)
xt "91000,-48000,112000,-47000"
st "highz_data_o     : out    std_logic_vector (3 downto 0) ;
"
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "highz_data_o"
t "std_logic_vector"
b "(3 downto 0)"
o 21
suid 69,0
)
)
)
*171 (CptPort
uid 852,0
ps "OnEdgeStrategy"
shape (Triangle
uid 853,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "60000,35625,60750,36375"
)
tg (CPTG
uid 854,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 855,0
va (VaSet
)
xt "50900,35500,59000,36500"
st "highz_xoff_o : (3:0)"
ju 2
blo "59000,36300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 856,0
va (VaSet
)
xt "91000,-47000,112000,-46000"
st "highz_xoff_o     : out    std_logic_vector (3 downto 0) ;
"
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "highz_xoff_o"
t "std_logic_vector"
b "(3 downto 0)"
posAdd 0
o 22
suid 70,0
)
)
)
*172 (CptPort
uid 857,0
ps "OnEdgeStrategy"
shape (Triangle
uid 858,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,4625,15000,5375"
)
tg (CPTG
uid 859,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 860,0
va (VaSet
)
xt "16000,4500,19500,5500"
st "hs_bco_i"
blo "16000,5300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 861,0
va (VaSet
)
xt "91000,-68000,103000,-65000"
st "-- HSIO IB P1
-----------------------------------
hs_bco_i         : in     std_logic  ;
"
)
thePort (LogicalPort
lang 2
decl (Decl
n "hs_bco_i"
t "std_logic"
prec "-- HSIO IB P1
-----------------------------------"
preAdd 0
posAdd 0
o 8
suid 71,0
)
)
)
*173 (CptPort
uid 862,0
ps "OnEdgeStrategy"
shape (Triangle
uid 863,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "60000,36625,60750,37375"
)
tg (CPTG
uid 864,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 865,0
va (VaSet
)
xt "56500,36500,59000,37500"
st "l1r3_o"
ju 2
blo "59000,37300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 866,0
va (VaSet
)
xt "91000,-38000,104800,-37000"
st "l1r3_o           : out    std_logic  ; -- R3
"
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "l1r3_o"
t "std_logic"
eolc "-- R3"
preAdd 0
posAdd 0
o 29
suid 72,0
)
)
)
*174 (CptPort
uid 867,0
ps "OnEdgeStrategy"
shape (Triangle
uid 868,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,5625,15000,6375"
)
tg (CPTG
uid 869,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 870,0
va (VaSet
)
xt "16000,5500,21100,6500"
st "reg : (127:0)"
blo "16000,6300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 871,0
va (VaSet
)
xt "91000,-8000,110400,-5000"
st "-- Infra
---------------------------------------------------------------
reg              : in     slv32_array (127 downto 0)
"
)
thePort (LogicalPort
lang 2
decl (Decl
n "reg"
t "slv32_array"
b "(127 downto 0)"
prec "-- Infra
---------------------------------------------------------------"
preAdd 0
o 44
suid 73,0
)
)
)
*175 (CptPort
uid 872,0
ps "OnEdgeStrategy"
shape (Triangle
uid 873,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "60000,37625,60750,38375"
)
tg (CPTG
uid 874,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 875,0
va (VaSet
)
xt "53100,37500,59000,38500"
st "reg_en_ana_o"
ju 2
blo "59000,38300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 876,0
va (VaSet
)
xt "91000,-43000,110000,-42000"
st "reg_en_ana_o     : out    std_logic  ; -- REG_EN_A
"
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "reg_en_ana_o"
t "std_logic"
eolc "-- REG_EN_A"
preAdd 0
posAdd 0
o 24
suid 74,0
)
)
)
*176 (CptPort
uid 877,0
ps "OnEdgeStrategy"
shape (Triangle
uid 878,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "60000,38625,60750,39375"
)
tg (CPTG
uid 879,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 880,0
va (VaSet
)
xt "53200,38500,59000,39500"
st "reg_en_dig_o"
ju 2
blo "59000,39300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 881,0
va (VaSet
)
xt "91000,-42000,109900,-41000"
st "reg_en_dig_o     : out    std_logic  ; -- REG_EN_D
"
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "reg_en_dig_o"
t "std_logic"
eolc "-- REG_EN_D"
preAdd 0
posAdd 0
o 25
suid 75,0
)
)
)
*177 (CptPort
uid 882,0
ps "OnEdgeStrategy"
shape (Triangle
uid 883,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "60000,39625,60750,40375"
)
tg (CPTG
uid 884,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 885,0
va (VaSet
)
xt "54500,39500,59000,40500"
st "shuntctl_o"
ju 2
blo "59000,40300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 886,0
va (VaSet
)
xt "91000,-46000,119100,-43000"
st "-- COMMON (all to P3)
-------------------------------------------------------------
shuntctl_o       : out    std_logic  ; -- SHUNT_CTL_SW, becomes SHUNTCTL
"
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "shuntctl_o"
t "std_logic"
prec "-- COMMON (all to P3)
-------------------------------------------------------------"
eolc "-- SHUNT_CTL_SW, becomes SHUNTCTL"
preAdd 0
posAdd 0
o 23
suid 76,0
)
)
)
*178 (CptPort
uid 887,0
ps "OnEdgeStrategy"
shape (Triangle
uid 888,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "60000,40625,60750,41375"
)
tg (CPTG
uid 889,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 890,0
va (VaSet
)
xt "52200,40500,59000,41500"
st "singlechip_sel_o"
ju 2
blo "59000,41300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 891,0
va (VaSet
)
xt "91000,-54000,114100,-50000"
st "------------------------------------------------------------------
-- DUT
-------------------------------------------------------------------
singlechip_sel_o : out    std_logic  ; -- 0=hybrid, 1=single chip
"
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "singlechip_sel_o"
t "std_logic"
prec "------------------------------------------------------------------
-- DUT
-------------------------------------------------------------------"
eolc "-- 0=hybrid, 1=single chip"
preAdd 0
posAdd 0
o 18
suid 77,0
)
)
)
*179 (CptPort
uid 892,0
ps "OnEdgeStrategy"
shape (Triangle
uid 893,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,6625,15000,7375"
)
tg (CPTG
uid 894,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 895,0
va (VaSet
)
xt "16000,6500,21200,7500"
st "xoff_i : (3:0)"
blo "16000,7300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 896,0
va (VaSet
)
xt "91000,-36000,110000,-35000"
st "xoff_i           : in     std_logic_vector (3 downto 0) ;
"
)
thePort (LogicalPort
lang 2
decl (Decl
n "xoff_i"
t "std_logic_vector"
b "(3 downto 0)"
o 31
suid 78,0
)
)
)
*180 (CptPort
uid 897,0
ps "OnEdgeStrategy"
shape (Triangle
uid 898,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "60000,41625,60750,42375"
)
tg (CPTG
uid 899,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 900,0
va (VaSet
)
xt "53500,41500,59000,42500"
st "xoff_o : (3:0)"
ju 2
blo "59000,42300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 901,0
va (VaSet
)
xt "91000,-34000,110600,-33000"
st "xoff_o           : out    std_logic_vector (3 downto 0) ;
"
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "xoff_o"
t "std_logic_vector"
b "(3 downto 0)"
posAdd 0
o 33
suid 79,0
)
)
)
*181 (CptPort
uid 961,0
ps "OnEdgeStrategy"
shape (Triangle
uid 962,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,7625,15000,8375"
)
tg (CPTG
uid 963,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 964,0
va (VaSet
)
xt "16000,7500,19000,8500"
st "clkn160"
blo "16000,8300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 965,0
va (VaSet
)
xt "91000,-70000,102700,-69000"
st "clkn160          : in     std_logic  ;
"
)
thePort (LogicalPort
lang 2
decl (Decl
n "clkn160"
t "std_logic"
o 6
suid 80,0
)
)
)
*182 (CptPort
uid 966,0
ps "OnEdgeStrategy"
shape (Triangle
uid 967,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,8625,15000,9375"
)
tg (CPTG
uid 968,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 969,0
va (VaSet
)
xt "16000,8500,18500,9500"
st "clkn40"
blo "16000,9300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 970,0
va (VaSet
)
xt "91000,-72000,102400,-71000"
st "clkn40           : in     std_logic  ;
"
)
thePort (LogicalPort
lang 2
decl (Decl
n "clkn40"
t "std_logic"
o 4
suid 81,0
)
)
)
*183 (CptPort
uid 971,0
ps "OnEdgeStrategy"
shape (Triangle
uid 972,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,9625,15000,10375"
)
tg (CPTG
uid 973,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 974,0
va (VaSet
)
xt "16000,9500,18500,10500"
st "clkn80"
blo "16000,10300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 975,0
va (VaSet
)
xt "91000,-71000,102400,-70000"
st "clkn80           : in     std_logic  ;
"
)
thePort (LogicalPort
lang 2
decl (Decl
n "clkn80"
t "std_logic"
o 5
suid 82,0
)
)
)
]
shape (Rectangle
uid 474,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "15000,-86000,60000,43000"
)
oxt "15000,6000,35000,35000"
biTextGroup (BiTextGroup
uid 10,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
first (Text
uid 11,0
va (VaSet
font "helvetica,8,1"
)
xt "32900,-83000,39100,-82000"
st "abc130_driver"
blo "32900,-82200"
)
second (Text
uid 12,0
va (VaSet
font "helvetica,8,1"
)
xt "32900,-82000,38100,-81000"
st "driver_main"
blo "32900,-81200"
)
)
gi *184 (GenericInterface
uid 13,0
ps "CenterOffsetStrategy"
matrix (Matrix
uid 14,0
text (MLText
uid 15,0
va (VaSet
)
xt "-22000,-138000,-13900,-137000"
st "Generic Declarations"
)
header "Generic Declarations"
showHdrWhenContentsEmpty 1
)
elements [
]
)
portInstanceVisAsIs 1
portInstanceVis (PortSigDisplay
)
portVis (PortSigDisplay
)
)
*185 (Grouping
uid 16,0
optionalChildren [
*186 (CommentText
uid 18,0
shape (Rectangle
uid 19,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "32000,50000,49000,51000"
)
oxt "18000,70000,35000,71000"
text (MLText
uid 20,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "32200,50000,42500,51000"
st "
by %user on %dd %month %year
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*187 (CommentText
uid 21,0
shape (Rectangle
uid 22,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "49000,46000,53000,47000"
)
oxt "35000,66000,39000,67000"
text (MLText
uid 23,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "49200,46000,52100,47000"
st "
Project:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*188 (CommentText
uid 24,0
shape (Rectangle
uid 25,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "32000,48000,49000,49000"
)
oxt "18000,68000,35000,69000"
text (MLText
uid 26,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "32200,48000,42100,49000"
st "
<enter diagram title here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*189 (CommentText
uid 27,0
shape (Rectangle
uid 28,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "28000,48000,32000,49000"
)
oxt "14000,68000,18000,69000"
text (MLText
uid 29,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "28200,48000,29900,49000"
st "
Title:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*190 (CommentText
uid 30,0
shape (Rectangle
uid 31,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "49000,47000,69000,51000"
)
oxt "35000,67000,55000,71000"
text (MLText
uid 32,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "49200,47200,58300,48200"
st "
<enter comments here>
"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 20000
)
ignorePrefs 1
titleBlock 1
)
*191 (CommentText
uid 33,0
shape (Rectangle
uid 34,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "53000,46000,69000,47000"
)
oxt "39000,66000,55000,67000"
text (MLText
uid 35,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "53200,46000,54800,47000"
st "
%project_name
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 16000
)
position 1
ignorePrefs 1
titleBlock 1
)
*192 (CommentText
uid 36,0
shape (Rectangle
uid 37,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "28000,46000,49000,48000"
)
oxt "14000,66000,35000,68000"
text (MLText
uid 38,0
va (VaSet
fg "32768,0,0"
)
xt "35050,46500,41950,47500"
st "
<company name>
"
ju 0
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 21000
)
position 1
ignorePrefs 1
titleBlock 1
)
*193 (CommentText
uid 39,0
shape (Rectangle
uid 40,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "28000,49000,32000,50000"
)
oxt "14000,69000,18000,70000"
text (MLText
uid 41,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "28200,49000,30200,50000"
st "
Path:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*194 (CommentText
uid 42,0
shape (Rectangle
uid 43,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "28000,50000,32000,51000"
)
oxt "14000,70000,18000,71000"
text (MLText
uid 44,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "28200,50000,30900,51000"
st "
Edited:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*195 (CommentText
uid 45,0
shape (Rectangle
uid 46,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "32000,49000,49000,50000"
)
oxt "18000,69000,35000,70000"
text (MLText
uid 47,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "32200,49000,45600,50000"
st "
%library/%unit/%view
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
]
shape (GroupingShape
uid 17,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "28000,46000,69000,51000"
)
oxt "14000,66000,55000,71000"
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "26368,26368,26368"
)
packageList *196 (PackageList
uid 48,0
stg "VerticalLayoutStrategy"
textVec [
*197 (Text
uid 49,0
va (VaSet
font "courier,8,1"
)
xt "0,0,6500,900"
st "Package List"
blo "0,700"
)
*198 (MLText
uid 50,0
va (VaSet
)
xt "0,900,15200,10900"
st "library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_arith.all;
use ieee.std_logic_unsigned.all;

library utils;
use utils.pkg_types.all;

library abc130_driver;
use abc130_driver.pkg_drv_globals.all;"
tm "PackageList"
)
]
)
windowSize "-4,1,1604,1155"
viewArea "-25300,-141400,282478,77267"
cachedDiagramExtent "-22000,-138000,122900,51000"
hasePageBreakOrigin 1
pageBreakOrigin "-23000,-139000"
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
)
xt "200,200,1800,1200"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultRequirementText (RequirementText
shape (ZoomableIcon
layer 0
va (VaSet
vasetType 1
fg "59904,39936,65280"
lineColor "0,0,32768"
)
xt "0,0,1500,1750"
iconName "reqTracerRequirement.bmp"
iconMaskName "reqTracerRequirement.msk"
)
autoResize 1
text (MLText
va (VaSet
fg "0,0,32768"
font "courier,8,0"
)
xt "450,2150,1450,3050"
st "
Text
"
tm "RequirementText"
wrapOption 3
visibleHeight 1350
visibleWidth 1100
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "helvetica,8,1"
)
xt "1000,1000,3800,2000"
st "Panel0"
blo "1000,1800"
tm "PanelText"
)
)
)
parentGraphicsRef (HdmGraphicsRef
libraryName ""
entityName ""
viewName ""
)
defaultSymbolBody (SymbolBody
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "15000,6000,34000,26000"
)
biTextGroup (BiTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
font "helvetica,8,1"
)
xt "22850,15000,26150,16000"
st "<library>"
blo "22850,15800"
)
second (Text
va (VaSet
font "helvetica,8,1"
)
xt "22850,16000,24950,17000"
st "<cell>"
blo "22850,16800"
)
)
gi *199 (GenericInterface
ps "CenterOffsetStrategy"
matrix (Matrix
text (MLText
va (VaSet
)
xt "0,12000,8100,13000"
st "Generic Declarations"
)
header "Generic Declarations"
showHdrWhenContentsEmpty 1
)
elements [
]
)
portInstanceVisAsIs 1
portInstanceVis (PortSigDisplay
sIVOD 1
)
portVis (PortSigDisplay
sIVOD 1
)
)
defaultCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1200,1750"
st "In0"
blo "0,1550"
tm "CptPortNameMgr"
)
)
dt (MLText
va (VaSet
)
)
thePort (LogicalPort
decl (Decl
n "In0"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 0
)
)
)
defaultCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
bg "0,0,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,2800,1750"
st "Buffer0"
blo "0,1550"
tm "CptPortNameMgr"
)
)
dt (MLText
va (VaSet
)
)
thePort (LogicalPort
m 3
decl (Decl
n "Buffer0"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 0
)
)
)
DeclarativeBlock *200 (SymDeclBlock
uid 1,0
stg "SymDeclLayoutStrategy"
declLabel (Text
uid 2,0
va (VaSet
font "helvetica,8,1"
)
xt "89000,-77000,94500,-76000"
st "Declarations"
blo "89000,-76200"
)
portLabel (Text
uid 3,0
va (VaSet
font "helvetica,8,1"
)
xt "89000,-76000,91400,-75000"
st "Ports:"
blo "89000,-75200"
)
externalLabel (Text
uid 4,0
va (VaSet
font "helvetica,8,1"
)
xt "89000,-5000,91100,-4000"
st "User:"
blo "89000,-4200"
)
internalLabel (Text
uid 6,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "89000,-77000,94800,-76000"
st "Internal User:"
blo "89000,-76200"
)
externalText (MLText
uid 5,0
va (VaSet
)
xt "91000,-4000,91000,-4000"
tm "SyDeclarativeTextMgr"
)
internalText (MLText
uid 7,0
va (VaSet
isHidden 1
)
xt "89000,-77000,89000,-77000"
tm "SyDeclarativeTextMgr"
)
)
lastUid 981,0
activeModelName "Symbol"
)
