
Minirys_RTOS.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000bc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005fdc  080000c0  080000c0  000100c0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001d4  0800609c  0800609c  0001609c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006270  08006270  00020010  2**0
                  CONTENTS
  4 .ARM          00000008  08006270  08006270  00016270  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006278  08006278  00020010  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006278  08006278  00016278  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800627c  0800627c  0001627c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000010  20000000  08006280  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000016fc  20000010  08006290  00020010  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000170c  08006290  0002170c  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00020010  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002f109  00000000  00000000  00020038  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000053d4  00000000  00000000  0004f141  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000015a8  00000000  00000000  00054518  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_macro  0001a5f6  00000000  00000000  00055ac0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_line   00026c66  00000000  00000000  000700b6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_str    000a7b0a  00000000  00000000  00096d1c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .comment      00000053  00000000  00000000  0013e826  2**0
                  CONTENTS, READONLY
 19 .debug_loc    0001a858  00000000  00000000  0013e879  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_ranges 00002fa8  00000000  00000000  001590d8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  00004258  00000000  00000000  0015c080  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000010 	.word	0x20000010
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08006084 	.word	0x08006084

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000014 	.word	0x20000014
 8000104:	08006084 	.word	0x08006084

08000108 <__gnu_thumb1_case_sqi>:
 8000108:	b402      	push	{r1}
 800010a:	4671      	mov	r1, lr
 800010c:	0849      	lsrs	r1, r1, #1
 800010e:	0049      	lsls	r1, r1, #1
 8000110:	5609      	ldrsb	r1, [r1, r0]
 8000112:	0049      	lsls	r1, r1, #1
 8000114:	448e      	add	lr, r1
 8000116:	bc02      	pop	{r1}
 8000118:	4770      	bx	lr
 800011a:	46c0      	nop			; (mov r8, r8)

0800011c <__gnu_thumb1_case_uqi>:
 800011c:	b402      	push	{r1}
 800011e:	4671      	mov	r1, lr
 8000120:	0849      	lsrs	r1, r1, #1
 8000122:	0049      	lsls	r1, r1, #1
 8000124:	5c09      	ldrb	r1, [r1, r0]
 8000126:	0049      	lsls	r1, r1, #1
 8000128:	448e      	add	lr, r1
 800012a:	bc02      	pop	{r1}
 800012c:	4770      	bx	lr
 800012e:	46c0      	nop			; (mov r8, r8)

08000130 <__gnu_thumb1_case_shi>:
 8000130:	b403      	push	{r0, r1}
 8000132:	4671      	mov	r1, lr
 8000134:	0849      	lsrs	r1, r1, #1
 8000136:	0040      	lsls	r0, r0, #1
 8000138:	0049      	lsls	r1, r1, #1
 800013a:	5e09      	ldrsh	r1, [r1, r0]
 800013c:	0049      	lsls	r1, r1, #1
 800013e:	448e      	add	lr, r1
 8000140:	bc03      	pop	{r0, r1}
 8000142:	4770      	bx	lr

08000144 <__gnu_thumb1_case_uhi>:
 8000144:	b403      	push	{r0, r1}
 8000146:	4671      	mov	r1, lr
 8000148:	0849      	lsrs	r1, r1, #1
 800014a:	0040      	lsls	r0, r0, #1
 800014c:	0049      	lsls	r1, r1, #1
 800014e:	5a09      	ldrh	r1, [r1, r0]
 8000150:	0049      	lsls	r1, r1, #1
 8000152:	448e      	add	lr, r1
 8000154:	bc03      	pop	{r0, r1}
 8000156:	4770      	bx	lr

08000158 <__udivsi3>:
 8000158:	2200      	movs	r2, #0
 800015a:	0843      	lsrs	r3, r0, #1
 800015c:	428b      	cmp	r3, r1
 800015e:	d374      	bcc.n	800024a <__udivsi3+0xf2>
 8000160:	0903      	lsrs	r3, r0, #4
 8000162:	428b      	cmp	r3, r1
 8000164:	d35f      	bcc.n	8000226 <__udivsi3+0xce>
 8000166:	0a03      	lsrs	r3, r0, #8
 8000168:	428b      	cmp	r3, r1
 800016a:	d344      	bcc.n	80001f6 <__udivsi3+0x9e>
 800016c:	0b03      	lsrs	r3, r0, #12
 800016e:	428b      	cmp	r3, r1
 8000170:	d328      	bcc.n	80001c4 <__udivsi3+0x6c>
 8000172:	0c03      	lsrs	r3, r0, #16
 8000174:	428b      	cmp	r3, r1
 8000176:	d30d      	bcc.n	8000194 <__udivsi3+0x3c>
 8000178:	22ff      	movs	r2, #255	; 0xff
 800017a:	0209      	lsls	r1, r1, #8
 800017c:	ba12      	rev	r2, r2
 800017e:	0c03      	lsrs	r3, r0, #16
 8000180:	428b      	cmp	r3, r1
 8000182:	d302      	bcc.n	800018a <__udivsi3+0x32>
 8000184:	1212      	asrs	r2, r2, #8
 8000186:	0209      	lsls	r1, r1, #8
 8000188:	d065      	beq.n	8000256 <__udivsi3+0xfe>
 800018a:	0b03      	lsrs	r3, r0, #12
 800018c:	428b      	cmp	r3, r1
 800018e:	d319      	bcc.n	80001c4 <__udivsi3+0x6c>
 8000190:	e000      	b.n	8000194 <__udivsi3+0x3c>
 8000192:	0a09      	lsrs	r1, r1, #8
 8000194:	0bc3      	lsrs	r3, r0, #15
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x46>
 800019a:	03cb      	lsls	r3, r1, #15
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	0b83      	lsrs	r3, r0, #14
 80001a2:	428b      	cmp	r3, r1
 80001a4:	d301      	bcc.n	80001aa <__udivsi3+0x52>
 80001a6:	038b      	lsls	r3, r1, #14
 80001a8:	1ac0      	subs	r0, r0, r3
 80001aa:	4152      	adcs	r2, r2
 80001ac:	0b43      	lsrs	r3, r0, #13
 80001ae:	428b      	cmp	r3, r1
 80001b0:	d301      	bcc.n	80001b6 <__udivsi3+0x5e>
 80001b2:	034b      	lsls	r3, r1, #13
 80001b4:	1ac0      	subs	r0, r0, r3
 80001b6:	4152      	adcs	r2, r2
 80001b8:	0b03      	lsrs	r3, r0, #12
 80001ba:	428b      	cmp	r3, r1
 80001bc:	d301      	bcc.n	80001c2 <__udivsi3+0x6a>
 80001be:	030b      	lsls	r3, r1, #12
 80001c0:	1ac0      	subs	r0, r0, r3
 80001c2:	4152      	adcs	r2, r2
 80001c4:	0ac3      	lsrs	r3, r0, #11
 80001c6:	428b      	cmp	r3, r1
 80001c8:	d301      	bcc.n	80001ce <__udivsi3+0x76>
 80001ca:	02cb      	lsls	r3, r1, #11
 80001cc:	1ac0      	subs	r0, r0, r3
 80001ce:	4152      	adcs	r2, r2
 80001d0:	0a83      	lsrs	r3, r0, #10
 80001d2:	428b      	cmp	r3, r1
 80001d4:	d301      	bcc.n	80001da <__udivsi3+0x82>
 80001d6:	028b      	lsls	r3, r1, #10
 80001d8:	1ac0      	subs	r0, r0, r3
 80001da:	4152      	adcs	r2, r2
 80001dc:	0a43      	lsrs	r3, r0, #9
 80001de:	428b      	cmp	r3, r1
 80001e0:	d301      	bcc.n	80001e6 <__udivsi3+0x8e>
 80001e2:	024b      	lsls	r3, r1, #9
 80001e4:	1ac0      	subs	r0, r0, r3
 80001e6:	4152      	adcs	r2, r2
 80001e8:	0a03      	lsrs	r3, r0, #8
 80001ea:	428b      	cmp	r3, r1
 80001ec:	d301      	bcc.n	80001f2 <__udivsi3+0x9a>
 80001ee:	020b      	lsls	r3, r1, #8
 80001f0:	1ac0      	subs	r0, r0, r3
 80001f2:	4152      	adcs	r2, r2
 80001f4:	d2cd      	bcs.n	8000192 <__udivsi3+0x3a>
 80001f6:	09c3      	lsrs	r3, r0, #7
 80001f8:	428b      	cmp	r3, r1
 80001fa:	d301      	bcc.n	8000200 <__udivsi3+0xa8>
 80001fc:	01cb      	lsls	r3, r1, #7
 80001fe:	1ac0      	subs	r0, r0, r3
 8000200:	4152      	adcs	r2, r2
 8000202:	0983      	lsrs	r3, r0, #6
 8000204:	428b      	cmp	r3, r1
 8000206:	d301      	bcc.n	800020c <__udivsi3+0xb4>
 8000208:	018b      	lsls	r3, r1, #6
 800020a:	1ac0      	subs	r0, r0, r3
 800020c:	4152      	adcs	r2, r2
 800020e:	0943      	lsrs	r3, r0, #5
 8000210:	428b      	cmp	r3, r1
 8000212:	d301      	bcc.n	8000218 <__udivsi3+0xc0>
 8000214:	014b      	lsls	r3, r1, #5
 8000216:	1ac0      	subs	r0, r0, r3
 8000218:	4152      	adcs	r2, r2
 800021a:	0903      	lsrs	r3, r0, #4
 800021c:	428b      	cmp	r3, r1
 800021e:	d301      	bcc.n	8000224 <__udivsi3+0xcc>
 8000220:	010b      	lsls	r3, r1, #4
 8000222:	1ac0      	subs	r0, r0, r3
 8000224:	4152      	adcs	r2, r2
 8000226:	08c3      	lsrs	r3, r0, #3
 8000228:	428b      	cmp	r3, r1
 800022a:	d301      	bcc.n	8000230 <__udivsi3+0xd8>
 800022c:	00cb      	lsls	r3, r1, #3
 800022e:	1ac0      	subs	r0, r0, r3
 8000230:	4152      	adcs	r2, r2
 8000232:	0883      	lsrs	r3, r0, #2
 8000234:	428b      	cmp	r3, r1
 8000236:	d301      	bcc.n	800023c <__udivsi3+0xe4>
 8000238:	008b      	lsls	r3, r1, #2
 800023a:	1ac0      	subs	r0, r0, r3
 800023c:	4152      	adcs	r2, r2
 800023e:	0843      	lsrs	r3, r0, #1
 8000240:	428b      	cmp	r3, r1
 8000242:	d301      	bcc.n	8000248 <__udivsi3+0xf0>
 8000244:	004b      	lsls	r3, r1, #1
 8000246:	1ac0      	subs	r0, r0, r3
 8000248:	4152      	adcs	r2, r2
 800024a:	1a41      	subs	r1, r0, r1
 800024c:	d200      	bcs.n	8000250 <__udivsi3+0xf8>
 800024e:	4601      	mov	r1, r0
 8000250:	4152      	adcs	r2, r2
 8000252:	4610      	mov	r0, r2
 8000254:	4770      	bx	lr
 8000256:	e7ff      	b.n	8000258 <__udivsi3+0x100>
 8000258:	b501      	push	{r0, lr}
 800025a:	2000      	movs	r0, #0
 800025c:	f000 f8f0 	bl	8000440 <__aeabi_idiv0>
 8000260:	bd02      	pop	{r1, pc}
 8000262:	46c0      	nop			; (mov r8, r8)

08000264 <__aeabi_uidivmod>:
 8000264:	2900      	cmp	r1, #0
 8000266:	d0f7      	beq.n	8000258 <__udivsi3+0x100>
 8000268:	e776      	b.n	8000158 <__udivsi3>
 800026a:	4770      	bx	lr

0800026c <__divsi3>:
 800026c:	4603      	mov	r3, r0
 800026e:	430b      	orrs	r3, r1
 8000270:	d47f      	bmi.n	8000372 <__divsi3+0x106>
 8000272:	2200      	movs	r2, #0
 8000274:	0843      	lsrs	r3, r0, #1
 8000276:	428b      	cmp	r3, r1
 8000278:	d374      	bcc.n	8000364 <__divsi3+0xf8>
 800027a:	0903      	lsrs	r3, r0, #4
 800027c:	428b      	cmp	r3, r1
 800027e:	d35f      	bcc.n	8000340 <__divsi3+0xd4>
 8000280:	0a03      	lsrs	r3, r0, #8
 8000282:	428b      	cmp	r3, r1
 8000284:	d344      	bcc.n	8000310 <__divsi3+0xa4>
 8000286:	0b03      	lsrs	r3, r0, #12
 8000288:	428b      	cmp	r3, r1
 800028a:	d328      	bcc.n	80002de <__divsi3+0x72>
 800028c:	0c03      	lsrs	r3, r0, #16
 800028e:	428b      	cmp	r3, r1
 8000290:	d30d      	bcc.n	80002ae <__divsi3+0x42>
 8000292:	22ff      	movs	r2, #255	; 0xff
 8000294:	0209      	lsls	r1, r1, #8
 8000296:	ba12      	rev	r2, r2
 8000298:	0c03      	lsrs	r3, r0, #16
 800029a:	428b      	cmp	r3, r1
 800029c:	d302      	bcc.n	80002a4 <__divsi3+0x38>
 800029e:	1212      	asrs	r2, r2, #8
 80002a0:	0209      	lsls	r1, r1, #8
 80002a2:	d065      	beq.n	8000370 <__divsi3+0x104>
 80002a4:	0b03      	lsrs	r3, r0, #12
 80002a6:	428b      	cmp	r3, r1
 80002a8:	d319      	bcc.n	80002de <__divsi3+0x72>
 80002aa:	e000      	b.n	80002ae <__divsi3+0x42>
 80002ac:	0a09      	lsrs	r1, r1, #8
 80002ae:	0bc3      	lsrs	r3, r0, #15
 80002b0:	428b      	cmp	r3, r1
 80002b2:	d301      	bcc.n	80002b8 <__divsi3+0x4c>
 80002b4:	03cb      	lsls	r3, r1, #15
 80002b6:	1ac0      	subs	r0, r0, r3
 80002b8:	4152      	adcs	r2, r2
 80002ba:	0b83      	lsrs	r3, r0, #14
 80002bc:	428b      	cmp	r3, r1
 80002be:	d301      	bcc.n	80002c4 <__divsi3+0x58>
 80002c0:	038b      	lsls	r3, r1, #14
 80002c2:	1ac0      	subs	r0, r0, r3
 80002c4:	4152      	adcs	r2, r2
 80002c6:	0b43      	lsrs	r3, r0, #13
 80002c8:	428b      	cmp	r3, r1
 80002ca:	d301      	bcc.n	80002d0 <__divsi3+0x64>
 80002cc:	034b      	lsls	r3, r1, #13
 80002ce:	1ac0      	subs	r0, r0, r3
 80002d0:	4152      	adcs	r2, r2
 80002d2:	0b03      	lsrs	r3, r0, #12
 80002d4:	428b      	cmp	r3, r1
 80002d6:	d301      	bcc.n	80002dc <__divsi3+0x70>
 80002d8:	030b      	lsls	r3, r1, #12
 80002da:	1ac0      	subs	r0, r0, r3
 80002dc:	4152      	adcs	r2, r2
 80002de:	0ac3      	lsrs	r3, r0, #11
 80002e0:	428b      	cmp	r3, r1
 80002e2:	d301      	bcc.n	80002e8 <__divsi3+0x7c>
 80002e4:	02cb      	lsls	r3, r1, #11
 80002e6:	1ac0      	subs	r0, r0, r3
 80002e8:	4152      	adcs	r2, r2
 80002ea:	0a83      	lsrs	r3, r0, #10
 80002ec:	428b      	cmp	r3, r1
 80002ee:	d301      	bcc.n	80002f4 <__divsi3+0x88>
 80002f0:	028b      	lsls	r3, r1, #10
 80002f2:	1ac0      	subs	r0, r0, r3
 80002f4:	4152      	adcs	r2, r2
 80002f6:	0a43      	lsrs	r3, r0, #9
 80002f8:	428b      	cmp	r3, r1
 80002fa:	d301      	bcc.n	8000300 <__divsi3+0x94>
 80002fc:	024b      	lsls	r3, r1, #9
 80002fe:	1ac0      	subs	r0, r0, r3
 8000300:	4152      	adcs	r2, r2
 8000302:	0a03      	lsrs	r3, r0, #8
 8000304:	428b      	cmp	r3, r1
 8000306:	d301      	bcc.n	800030c <__divsi3+0xa0>
 8000308:	020b      	lsls	r3, r1, #8
 800030a:	1ac0      	subs	r0, r0, r3
 800030c:	4152      	adcs	r2, r2
 800030e:	d2cd      	bcs.n	80002ac <__divsi3+0x40>
 8000310:	09c3      	lsrs	r3, r0, #7
 8000312:	428b      	cmp	r3, r1
 8000314:	d301      	bcc.n	800031a <__divsi3+0xae>
 8000316:	01cb      	lsls	r3, r1, #7
 8000318:	1ac0      	subs	r0, r0, r3
 800031a:	4152      	adcs	r2, r2
 800031c:	0983      	lsrs	r3, r0, #6
 800031e:	428b      	cmp	r3, r1
 8000320:	d301      	bcc.n	8000326 <__divsi3+0xba>
 8000322:	018b      	lsls	r3, r1, #6
 8000324:	1ac0      	subs	r0, r0, r3
 8000326:	4152      	adcs	r2, r2
 8000328:	0943      	lsrs	r3, r0, #5
 800032a:	428b      	cmp	r3, r1
 800032c:	d301      	bcc.n	8000332 <__divsi3+0xc6>
 800032e:	014b      	lsls	r3, r1, #5
 8000330:	1ac0      	subs	r0, r0, r3
 8000332:	4152      	adcs	r2, r2
 8000334:	0903      	lsrs	r3, r0, #4
 8000336:	428b      	cmp	r3, r1
 8000338:	d301      	bcc.n	800033e <__divsi3+0xd2>
 800033a:	010b      	lsls	r3, r1, #4
 800033c:	1ac0      	subs	r0, r0, r3
 800033e:	4152      	adcs	r2, r2
 8000340:	08c3      	lsrs	r3, r0, #3
 8000342:	428b      	cmp	r3, r1
 8000344:	d301      	bcc.n	800034a <__divsi3+0xde>
 8000346:	00cb      	lsls	r3, r1, #3
 8000348:	1ac0      	subs	r0, r0, r3
 800034a:	4152      	adcs	r2, r2
 800034c:	0883      	lsrs	r3, r0, #2
 800034e:	428b      	cmp	r3, r1
 8000350:	d301      	bcc.n	8000356 <__divsi3+0xea>
 8000352:	008b      	lsls	r3, r1, #2
 8000354:	1ac0      	subs	r0, r0, r3
 8000356:	4152      	adcs	r2, r2
 8000358:	0843      	lsrs	r3, r0, #1
 800035a:	428b      	cmp	r3, r1
 800035c:	d301      	bcc.n	8000362 <__divsi3+0xf6>
 800035e:	004b      	lsls	r3, r1, #1
 8000360:	1ac0      	subs	r0, r0, r3
 8000362:	4152      	adcs	r2, r2
 8000364:	1a41      	subs	r1, r0, r1
 8000366:	d200      	bcs.n	800036a <__divsi3+0xfe>
 8000368:	4601      	mov	r1, r0
 800036a:	4152      	adcs	r2, r2
 800036c:	4610      	mov	r0, r2
 800036e:	4770      	bx	lr
 8000370:	e05d      	b.n	800042e <__divsi3+0x1c2>
 8000372:	0fca      	lsrs	r2, r1, #31
 8000374:	d000      	beq.n	8000378 <__divsi3+0x10c>
 8000376:	4249      	negs	r1, r1
 8000378:	1003      	asrs	r3, r0, #32
 800037a:	d300      	bcc.n	800037e <__divsi3+0x112>
 800037c:	4240      	negs	r0, r0
 800037e:	4053      	eors	r3, r2
 8000380:	2200      	movs	r2, #0
 8000382:	469c      	mov	ip, r3
 8000384:	0903      	lsrs	r3, r0, #4
 8000386:	428b      	cmp	r3, r1
 8000388:	d32d      	bcc.n	80003e6 <__divsi3+0x17a>
 800038a:	0a03      	lsrs	r3, r0, #8
 800038c:	428b      	cmp	r3, r1
 800038e:	d312      	bcc.n	80003b6 <__divsi3+0x14a>
 8000390:	22fc      	movs	r2, #252	; 0xfc
 8000392:	0189      	lsls	r1, r1, #6
 8000394:	ba12      	rev	r2, r2
 8000396:	0a03      	lsrs	r3, r0, #8
 8000398:	428b      	cmp	r3, r1
 800039a:	d30c      	bcc.n	80003b6 <__divsi3+0x14a>
 800039c:	0189      	lsls	r1, r1, #6
 800039e:	1192      	asrs	r2, r2, #6
 80003a0:	428b      	cmp	r3, r1
 80003a2:	d308      	bcc.n	80003b6 <__divsi3+0x14a>
 80003a4:	0189      	lsls	r1, r1, #6
 80003a6:	1192      	asrs	r2, r2, #6
 80003a8:	428b      	cmp	r3, r1
 80003aa:	d304      	bcc.n	80003b6 <__divsi3+0x14a>
 80003ac:	0189      	lsls	r1, r1, #6
 80003ae:	d03a      	beq.n	8000426 <__divsi3+0x1ba>
 80003b0:	1192      	asrs	r2, r2, #6
 80003b2:	e000      	b.n	80003b6 <__divsi3+0x14a>
 80003b4:	0989      	lsrs	r1, r1, #6
 80003b6:	09c3      	lsrs	r3, r0, #7
 80003b8:	428b      	cmp	r3, r1
 80003ba:	d301      	bcc.n	80003c0 <__divsi3+0x154>
 80003bc:	01cb      	lsls	r3, r1, #7
 80003be:	1ac0      	subs	r0, r0, r3
 80003c0:	4152      	adcs	r2, r2
 80003c2:	0983      	lsrs	r3, r0, #6
 80003c4:	428b      	cmp	r3, r1
 80003c6:	d301      	bcc.n	80003cc <__divsi3+0x160>
 80003c8:	018b      	lsls	r3, r1, #6
 80003ca:	1ac0      	subs	r0, r0, r3
 80003cc:	4152      	adcs	r2, r2
 80003ce:	0943      	lsrs	r3, r0, #5
 80003d0:	428b      	cmp	r3, r1
 80003d2:	d301      	bcc.n	80003d8 <__divsi3+0x16c>
 80003d4:	014b      	lsls	r3, r1, #5
 80003d6:	1ac0      	subs	r0, r0, r3
 80003d8:	4152      	adcs	r2, r2
 80003da:	0903      	lsrs	r3, r0, #4
 80003dc:	428b      	cmp	r3, r1
 80003de:	d301      	bcc.n	80003e4 <__divsi3+0x178>
 80003e0:	010b      	lsls	r3, r1, #4
 80003e2:	1ac0      	subs	r0, r0, r3
 80003e4:	4152      	adcs	r2, r2
 80003e6:	08c3      	lsrs	r3, r0, #3
 80003e8:	428b      	cmp	r3, r1
 80003ea:	d301      	bcc.n	80003f0 <__divsi3+0x184>
 80003ec:	00cb      	lsls	r3, r1, #3
 80003ee:	1ac0      	subs	r0, r0, r3
 80003f0:	4152      	adcs	r2, r2
 80003f2:	0883      	lsrs	r3, r0, #2
 80003f4:	428b      	cmp	r3, r1
 80003f6:	d301      	bcc.n	80003fc <__divsi3+0x190>
 80003f8:	008b      	lsls	r3, r1, #2
 80003fa:	1ac0      	subs	r0, r0, r3
 80003fc:	4152      	adcs	r2, r2
 80003fe:	d2d9      	bcs.n	80003b4 <__divsi3+0x148>
 8000400:	0843      	lsrs	r3, r0, #1
 8000402:	428b      	cmp	r3, r1
 8000404:	d301      	bcc.n	800040a <__divsi3+0x19e>
 8000406:	004b      	lsls	r3, r1, #1
 8000408:	1ac0      	subs	r0, r0, r3
 800040a:	4152      	adcs	r2, r2
 800040c:	1a41      	subs	r1, r0, r1
 800040e:	d200      	bcs.n	8000412 <__divsi3+0x1a6>
 8000410:	4601      	mov	r1, r0
 8000412:	4663      	mov	r3, ip
 8000414:	4152      	adcs	r2, r2
 8000416:	105b      	asrs	r3, r3, #1
 8000418:	4610      	mov	r0, r2
 800041a:	d301      	bcc.n	8000420 <__divsi3+0x1b4>
 800041c:	4240      	negs	r0, r0
 800041e:	2b00      	cmp	r3, #0
 8000420:	d500      	bpl.n	8000424 <__divsi3+0x1b8>
 8000422:	4249      	negs	r1, r1
 8000424:	4770      	bx	lr
 8000426:	4663      	mov	r3, ip
 8000428:	105b      	asrs	r3, r3, #1
 800042a:	d300      	bcc.n	800042e <__divsi3+0x1c2>
 800042c:	4240      	negs	r0, r0
 800042e:	b501      	push	{r0, lr}
 8000430:	2000      	movs	r0, #0
 8000432:	f000 f805 	bl	8000440 <__aeabi_idiv0>
 8000436:	bd02      	pop	{r1, pc}

08000438 <__aeabi_idivmod>:
 8000438:	2900      	cmp	r1, #0
 800043a:	d0f8      	beq.n	800042e <__divsi3+0x1c2>
 800043c:	e716      	b.n	800026c <__divsi3>
 800043e:	4770      	bx	lr

08000440 <__aeabi_idiv0>:
 8000440:	4770      	bx	lr
 8000442:	46c0      	nop			; (mov r8, r8)

08000444 <__aeabi_uldivmod>:
 8000444:	2b00      	cmp	r3, #0
 8000446:	d111      	bne.n	800046c <__aeabi_uldivmod+0x28>
 8000448:	2a00      	cmp	r2, #0
 800044a:	d10f      	bne.n	800046c <__aeabi_uldivmod+0x28>
 800044c:	2900      	cmp	r1, #0
 800044e:	d100      	bne.n	8000452 <__aeabi_uldivmod+0xe>
 8000450:	2800      	cmp	r0, #0
 8000452:	d002      	beq.n	800045a <__aeabi_uldivmod+0x16>
 8000454:	2100      	movs	r1, #0
 8000456:	43c9      	mvns	r1, r1
 8000458:	1c08      	adds	r0, r1, #0
 800045a:	b407      	push	{r0, r1, r2}
 800045c:	4802      	ldr	r0, [pc, #8]	; (8000468 <__aeabi_uldivmod+0x24>)
 800045e:	a102      	add	r1, pc, #8	; (adr r1, 8000468 <__aeabi_uldivmod+0x24>)
 8000460:	1840      	adds	r0, r0, r1
 8000462:	9002      	str	r0, [sp, #8]
 8000464:	bd03      	pop	{r0, r1, pc}
 8000466:	46c0      	nop			; (mov r8, r8)
 8000468:	ffffffd9 	.word	0xffffffd9
 800046c:	b403      	push	{r0, r1}
 800046e:	4668      	mov	r0, sp
 8000470:	b501      	push	{r0, lr}
 8000472:	9802      	ldr	r0, [sp, #8]
 8000474:	f000 f806 	bl	8000484 <__udivmoddi4>
 8000478:	9b01      	ldr	r3, [sp, #4]
 800047a:	469e      	mov	lr, r3
 800047c:	b002      	add	sp, #8
 800047e:	bc0c      	pop	{r2, r3}
 8000480:	4770      	bx	lr
 8000482:	46c0      	nop			; (mov r8, r8)

08000484 <__udivmoddi4>:
 8000484:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000486:	4657      	mov	r7, sl
 8000488:	464e      	mov	r6, r9
 800048a:	4645      	mov	r5, r8
 800048c:	46de      	mov	lr, fp
 800048e:	b5e0      	push	{r5, r6, r7, lr}
 8000490:	0004      	movs	r4, r0
 8000492:	000d      	movs	r5, r1
 8000494:	4692      	mov	sl, r2
 8000496:	4699      	mov	r9, r3
 8000498:	b083      	sub	sp, #12
 800049a:	428b      	cmp	r3, r1
 800049c:	d830      	bhi.n	8000500 <__udivmoddi4+0x7c>
 800049e:	d02d      	beq.n	80004fc <__udivmoddi4+0x78>
 80004a0:	4649      	mov	r1, r9
 80004a2:	4650      	mov	r0, sl
 80004a4:	f000 f8ba 	bl	800061c <__clzdi2>
 80004a8:	0029      	movs	r1, r5
 80004aa:	0006      	movs	r6, r0
 80004ac:	0020      	movs	r0, r4
 80004ae:	f000 f8b5 	bl	800061c <__clzdi2>
 80004b2:	1a33      	subs	r3, r6, r0
 80004b4:	4698      	mov	r8, r3
 80004b6:	3b20      	subs	r3, #32
 80004b8:	469b      	mov	fp, r3
 80004ba:	d433      	bmi.n	8000524 <__udivmoddi4+0xa0>
 80004bc:	465a      	mov	r2, fp
 80004be:	4653      	mov	r3, sl
 80004c0:	4093      	lsls	r3, r2
 80004c2:	4642      	mov	r2, r8
 80004c4:	001f      	movs	r7, r3
 80004c6:	4653      	mov	r3, sl
 80004c8:	4093      	lsls	r3, r2
 80004ca:	001e      	movs	r6, r3
 80004cc:	42af      	cmp	r7, r5
 80004ce:	d83a      	bhi.n	8000546 <__udivmoddi4+0xc2>
 80004d0:	42af      	cmp	r7, r5
 80004d2:	d100      	bne.n	80004d6 <__udivmoddi4+0x52>
 80004d4:	e078      	b.n	80005c8 <__udivmoddi4+0x144>
 80004d6:	465b      	mov	r3, fp
 80004d8:	1ba4      	subs	r4, r4, r6
 80004da:	41bd      	sbcs	r5, r7
 80004dc:	2b00      	cmp	r3, #0
 80004de:	da00      	bge.n	80004e2 <__udivmoddi4+0x5e>
 80004e0:	e075      	b.n	80005ce <__udivmoddi4+0x14a>
 80004e2:	2200      	movs	r2, #0
 80004e4:	2300      	movs	r3, #0
 80004e6:	9200      	str	r2, [sp, #0]
 80004e8:	9301      	str	r3, [sp, #4]
 80004ea:	2301      	movs	r3, #1
 80004ec:	465a      	mov	r2, fp
 80004ee:	4093      	lsls	r3, r2
 80004f0:	9301      	str	r3, [sp, #4]
 80004f2:	2301      	movs	r3, #1
 80004f4:	4642      	mov	r2, r8
 80004f6:	4093      	lsls	r3, r2
 80004f8:	9300      	str	r3, [sp, #0]
 80004fa:	e028      	b.n	800054e <__udivmoddi4+0xca>
 80004fc:	4282      	cmp	r2, r0
 80004fe:	d9cf      	bls.n	80004a0 <__udivmoddi4+0x1c>
 8000500:	2200      	movs	r2, #0
 8000502:	2300      	movs	r3, #0
 8000504:	9200      	str	r2, [sp, #0]
 8000506:	9301      	str	r3, [sp, #4]
 8000508:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800050a:	2b00      	cmp	r3, #0
 800050c:	d001      	beq.n	8000512 <__udivmoddi4+0x8e>
 800050e:	601c      	str	r4, [r3, #0]
 8000510:	605d      	str	r5, [r3, #4]
 8000512:	9800      	ldr	r0, [sp, #0]
 8000514:	9901      	ldr	r1, [sp, #4]
 8000516:	b003      	add	sp, #12
 8000518:	bcf0      	pop	{r4, r5, r6, r7}
 800051a:	46bb      	mov	fp, r7
 800051c:	46b2      	mov	sl, r6
 800051e:	46a9      	mov	r9, r5
 8000520:	46a0      	mov	r8, r4
 8000522:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000524:	4642      	mov	r2, r8
 8000526:	2320      	movs	r3, #32
 8000528:	1a9b      	subs	r3, r3, r2
 800052a:	4652      	mov	r2, sl
 800052c:	40da      	lsrs	r2, r3
 800052e:	4641      	mov	r1, r8
 8000530:	0013      	movs	r3, r2
 8000532:	464a      	mov	r2, r9
 8000534:	408a      	lsls	r2, r1
 8000536:	0017      	movs	r7, r2
 8000538:	4642      	mov	r2, r8
 800053a:	431f      	orrs	r7, r3
 800053c:	4653      	mov	r3, sl
 800053e:	4093      	lsls	r3, r2
 8000540:	001e      	movs	r6, r3
 8000542:	42af      	cmp	r7, r5
 8000544:	d9c4      	bls.n	80004d0 <__udivmoddi4+0x4c>
 8000546:	2200      	movs	r2, #0
 8000548:	2300      	movs	r3, #0
 800054a:	9200      	str	r2, [sp, #0]
 800054c:	9301      	str	r3, [sp, #4]
 800054e:	4643      	mov	r3, r8
 8000550:	2b00      	cmp	r3, #0
 8000552:	d0d9      	beq.n	8000508 <__udivmoddi4+0x84>
 8000554:	07fb      	lsls	r3, r7, #31
 8000556:	0872      	lsrs	r2, r6, #1
 8000558:	431a      	orrs	r2, r3
 800055a:	4646      	mov	r6, r8
 800055c:	087b      	lsrs	r3, r7, #1
 800055e:	e00e      	b.n	800057e <__udivmoddi4+0xfa>
 8000560:	42ab      	cmp	r3, r5
 8000562:	d101      	bne.n	8000568 <__udivmoddi4+0xe4>
 8000564:	42a2      	cmp	r2, r4
 8000566:	d80c      	bhi.n	8000582 <__udivmoddi4+0xfe>
 8000568:	1aa4      	subs	r4, r4, r2
 800056a:	419d      	sbcs	r5, r3
 800056c:	2001      	movs	r0, #1
 800056e:	1924      	adds	r4, r4, r4
 8000570:	416d      	adcs	r5, r5
 8000572:	2100      	movs	r1, #0
 8000574:	3e01      	subs	r6, #1
 8000576:	1824      	adds	r4, r4, r0
 8000578:	414d      	adcs	r5, r1
 800057a:	2e00      	cmp	r6, #0
 800057c:	d006      	beq.n	800058c <__udivmoddi4+0x108>
 800057e:	42ab      	cmp	r3, r5
 8000580:	d9ee      	bls.n	8000560 <__udivmoddi4+0xdc>
 8000582:	3e01      	subs	r6, #1
 8000584:	1924      	adds	r4, r4, r4
 8000586:	416d      	adcs	r5, r5
 8000588:	2e00      	cmp	r6, #0
 800058a:	d1f8      	bne.n	800057e <__udivmoddi4+0xfa>
 800058c:	9800      	ldr	r0, [sp, #0]
 800058e:	9901      	ldr	r1, [sp, #4]
 8000590:	465b      	mov	r3, fp
 8000592:	1900      	adds	r0, r0, r4
 8000594:	4169      	adcs	r1, r5
 8000596:	2b00      	cmp	r3, #0
 8000598:	db24      	blt.n	80005e4 <__udivmoddi4+0x160>
 800059a:	002b      	movs	r3, r5
 800059c:	465a      	mov	r2, fp
 800059e:	4644      	mov	r4, r8
 80005a0:	40d3      	lsrs	r3, r2
 80005a2:	002a      	movs	r2, r5
 80005a4:	40e2      	lsrs	r2, r4
 80005a6:	001c      	movs	r4, r3
 80005a8:	465b      	mov	r3, fp
 80005aa:	0015      	movs	r5, r2
 80005ac:	2b00      	cmp	r3, #0
 80005ae:	db2a      	blt.n	8000606 <__udivmoddi4+0x182>
 80005b0:	0026      	movs	r6, r4
 80005b2:	409e      	lsls	r6, r3
 80005b4:	0033      	movs	r3, r6
 80005b6:	0026      	movs	r6, r4
 80005b8:	4647      	mov	r7, r8
 80005ba:	40be      	lsls	r6, r7
 80005bc:	0032      	movs	r2, r6
 80005be:	1a80      	subs	r0, r0, r2
 80005c0:	4199      	sbcs	r1, r3
 80005c2:	9000      	str	r0, [sp, #0]
 80005c4:	9101      	str	r1, [sp, #4]
 80005c6:	e79f      	b.n	8000508 <__udivmoddi4+0x84>
 80005c8:	42a3      	cmp	r3, r4
 80005ca:	d8bc      	bhi.n	8000546 <__udivmoddi4+0xc2>
 80005cc:	e783      	b.n	80004d6 <__udivmoddi4+0x52>
 80005ce:	4642      	mov	r2, r8
 80005d0:	2320      	movs	r3, #32
 80005d2:	2100      	movs	r1, #0
 80005d4:	1a9b      	subs	r3, r3, r2
 80005d6:	2200      	movs	r2, #0
 80005d8:	9100      	str	r1, [sp, #0]
 80005da:	9201      	str	r2, [sp, #4]
 80005dc:	2201      	movs	r2, #1
 80005de:	40da      	lsrs	r2, r3
 80005e0:	9201      	str	r2, [sp, #4]
 80005e2:	e786      	b.n	80004f2 <__udivmoddi4+0x6e>
 80005e4:	4642      	mov	r2, r8
 80005e6:	2320      	movs	r3, #32
 80005e8:	1a9b      	subs	r3, r3, r2
 80005ea:	002a      	movs	r2, r5
 80005ec:	4646      	mov	r6, r8
 80005ee:	409a      	lsls	r2, r3
 80005f0:	0023      	movs	r3, r4
 80005f2:	40f3      	lsrs	r3, r6
 80005f4:	4644      	mov	r4, r8
 80005f6:	4313      	orrs	r3, r2
 80005f8:	002a      	movs	r2, r5
 80005fa:	40e2      	lsrs	r2, r4
 80005fc:	001c      	movs	r4, r3
 80005fe:	465b      	mov	r3, fp
 8000600:	0015      	movs	r5, r2
 8000602:	2b00      	cmp	r3, #0
 8000604:	dad4      	bge.n	80005b0 <__udivmoddi4+0x12c>
 8000606:	4642      	mov	r2, r8
 8000608:	002f      	movs	r7, r5
 800060a:	2320      	movs	r3, #32
 800060c:	0026      	movs	r6, r4
 800060e:	4097      	lsls	r7, r2
 8000610:	1a9b      	subs	r3, r3, r2
 8000612:	40de      	lsrs	r6, r3
 8000614:	003b      	movs	r3, r7
 8000616:	4333      	orrs	r3, r6
 8000618:	e7cd      	b.n	80005b6 <__udivmoddi4+0x132>
 800061a:	46c0      	nop			; (mov r8, r8)

0800061c <__clzdi2>:
 800061c:	b510      	push	{r4, lr}
 800061e:	2900      	cmp	r1, #0
 8000620:	d103      	bne.n	800062a <__clzdi2+0xe>
 8000622:	f000 f807 	bl	8000634 <__clzsi2>
 8000626:	3020      	adds	r0, #32
 8000628:	e002      	b.n	8000630 <__clzdi2+0x14>
 800062a:	1c08      	adds	r0, r1, #0
 800062c:	f000 f802 	bl	8000634 <__clzsi2>
 8000630:	bd10      	pop	{r4, pc}
 8000632:	46c0      	nop			; (mov r8, r8)

08000634 <__clzsi2>:
 8000634:	211c      	movs	r1, #28
 8000636:	2301      	movs	r3, #1
 8000638:	041b      	lsls	r3, r3, #16
 800063a:	4298      	cmp	r0, r3
 800063c:	d301      	bcc.n	8000642 <__clzsi2+0xe>
 800063e:	0c00      	lsrs	r0, r0, #16
 8000640:	3910      	subs	r1, #16
 8000642:	0a1b      	lsrs	r3, r3, #8
 8000644:	4298      	cmp	r0, r3
 8000646:	d301      	bcc.n	800064c <__clzsi2+0x18>
 8000648:	0a00      	lsrs	r0, r0, #8
 800064a:	3908      	subs	r1, #8
 800064c:	091b      	lsrs	r3, r3, #4
 800064e:	4298      	cmp	r0, r3
 8000650:	d301      	bcc.n	8000656 <__clzsi2+0x22>
 8000652:	0900      	lsrs	r0, r0, #4
 8000654:	3904      	subs	r1, #4
 8000656:	a202      	add	r2, pc, #8	; (adr r2, 8000660 <__clzsi2+0x2c>)
 8000658:	5c10      	ldrb	r0, [r2, r0]
 800065a:	1840      	adds	r0, r0, r1
 800065c:	4770      	bx	lr
 800065e:	46c0      	nop			; (mov r8, r8)
 8000660:	02020304 	.word	0x02020304
 8000664:	01010101 	.word	0x01010101
	...

08000670 <modbus_init_task>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_modbus_init_task */
void modbus_init_task(void *argument)
{
 8000670:	b510      	push	{r4, lr}
  for(;;)
  {

      //HAL_GPIO_TogglePin(LED_B_GPIO_Port,LED_B_Pin);

      osDelay(2000);
 8000672:	24fa      	movs	r4, #250	; 0xfa
 8000674:	00e4      	lsls	r4, r4, #3
 8000676:	0020      	movs	r0, r4
 8000678:	f003 ff33 	bl	80044e2 <osDelay>
  for(;;)
 800067c:	e7fb      	b.n	8000676 <modbus_init_task+0x6>

0800067e <MSM_DataCopy>:
      * @param Length Number of data to be transferred from ADC peripheral to memory
      *
      */
void MSM_DataCopy(analog_data * Dest,const analog_data * Source, uint8_t NoOfBytes )
    {
    for(int i =0; i<NoOfBytes;++i)
 800067e:	2300      	movs	r3, #0
    {
 8000680:	b510      	push	{r4, lr}
 8000682:	0052      	lsls	r2, r2, #1
    for(int i =0; i<NoOfBytes;++i)
 8000684:	4293      	cmp	r3, r2
 8000686:	d100      	bne.n	800068a <MSM_DataCopy+0xc>
	{
	Dest[i]=Source[i];
	}


    }
 8000688:	bd10      	pop	{r4, pc}
	Dest[i]=Source[i];
 800068a:	5acc      	ldrh	r4, [r1, r3]
 800068c:	52c4      	strh	r4, [r0, r3]
    for(int i =0; i<NoOfBytes;++i)
 800068e:	3302      	adds	r3, #2
 8000690:	e7f8      	b.n	8000684 <MSM_DataCopy+0x6>
	...

08000694 <main_logic_setup>:
{
 8000694:	b570      	push	{r4, r5, r6, lr}
      xSemaphoreGive(modbus_h.ModBusSphrHandle);
 8000696:	2600      	movs	r6, #0
      xSemaphoreTake(modbus_h.ModBusSphrHandle , 100);
 8000698:	4c15      	ldr	r4, [pc, #84]	; (80006f0 <main_logic_setup+0x5c>)
 800069a:	2164      	movs	r1, #100	; 0x64
 800069c:	0025      	movs	r5, r4
 800069e:	35c4      	adds	r5, #196	; 0xc4
 80006a0:	6828      	ldr	r0, [r5, #0]
      HAL_GPIO_WritePin(LED_B_GPIO_Port, LED_B_Pin, modbus_h.au16regs[0] & 0x1);
 80006a2:	3498      	adds	r4, #152	; 0x98
      xSemaphoreTake(modbus_h.ModBusSphrHandle , 100);
 80006a4:	f004 fa9f 	bl	8004be6 <xQueueSemaphoreTake>
      HAL_GPIO_WritePin(LED_B_GPIO_Port, LED_B_Pin, modbus_h.au16regs[0] & 0x1);
 80006a8:	6823      	ldr	r3, [r4, #0]
 80006aa:	2104      	movs	r1, #4
 80006ac:	881a      	ldrh	r2, [r3, #0]
 80006ae:	2301      	movs	r3, #1
 80006b0:	4810      	ldr	r0, [pc, #64]	; (80006f4 <main_logic_setup+0x60>)
 80006b2:	401a      	ands	r2, r3
 80006b4:	f001 f9e6 	bl	8001a84 <HAL_GPIO_WritePin>
      ModbusDATA[1]=MachineStateData.FanSpeedRPM;
 80006b8:	4c0f      	ldr	r4, [pc, #60]	; (80006f8 <main_logic_setup+0x64>)
 80006ba:	4b10      	ldr	r3, [pc, #64]	; (80006fc <main_logic_setup+0x68>)
 80006bc:	8b22      	ldrh	r2, [r4, #24]
      MSM_DataCopy(&ModbusDATA[2],&MachineStateData.AnalogInputs.ADCInput[0],12);
 80006be:	0021      	movs	r1, r4
      ModbusDATA[1]=MachineStateData.FanSpeedRPM;
 80006c0:	805a      	strh	r2, [r3, #2]
      MSM_DataCopy(&ModbusDATA[2],&MachineStateData.AnalogInputs.ADCInput[0],12);
 80006c2:	480f      	ldr	r0, [pc, #60]	; (8000700 <main_logic_setup+0x6c>)
 80006c4:	220c      	movs	r2, #12
 80006c6:	f7ff ffda 	bl	800067e <MSM_DataCopy>
      xSemaphoreGive(modbus_h.ModBusSphrHandle);
 80006ca:	2300      	movs	r3, #0
 80006cc:	6828      	ldr	r0, [r5, #0]
 80006ce:	001a      	movs	r2, r3
 80006d0:	0019      	movs	r1, r3
 80006d2:	f004 f929 	bl	8004928 <xQueueGenericSend>
      uint32_t TmpFanSPeed=__HAL_TIM_GetCounter(&htim17);
 80006d6:	4b0b      	ldr	r3, [pc, #44]	; (8000704 <main_logic_setup+0x70>)
      osDelay(2);
 80006d8:	2002      	movs	r0, #2
      uint32_t TmpFanSPeed=__HAL_TIM_GetCounter(&htim17);
 80006da:	681a      	ldr	r2, [r3, #0]
      MachineStateData.FanSpeedRPM=TmpFanSPeed*300;
 80006dc:	2396      	movs	r3, #150	; 0x96
      uint32_t TmpFanSPeed=__HAL_TIM_GetCounter(&htim17);
 80006de:	6a51      	ldr	r1, [r2, #36]	; 0x24
      MachineStateData.FanSpeedRPM=TmpFanSPeed*300;
 80006e0:	005b      	lsls	r3, r3, #1
 80006e2:	434b      	muls	r3, r1
      htim17.Instance->CNT=0;
 80006e4:	6256      	str	r6, [r2, #36]	; 0x24
      MachineStateData.FanSpeedRPM=TmpFanSPeed*300;
 80006e6:	8323      	strh	r3, [r4, #24]
      osDelay(2);
 80006e8:	f003 fefb 	bl	80044e2 <osDelay>
  for(;;)
 80006ec:	e7d4      	b.n	8000698 <main_logic_setup+0x4>
 80006ee:	46c0      	nop			; (mov r8, r8)
 80006f0:	200013b8 	.word	0x200013b8
 80006f4:	50000400 	.word	0x50000400
 80006f8:	200015f8 	.word	0x200015f8
 80006fc:	20001390 	.word	0x20001390
 8000700:	20001394 	.word	0x20001394
 8000704:	20001344 	.word	0x20001344

08000708 <SystemClock_Config>:
{
 8000708:	b530      	push	{r4, r5, lr}
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800070a:	2510      	movs	r5, #16
{
 800070c:	b09d      	sub	sp, #116	; 0x74
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800070e:	2238      	movs	r2, #56	; 0x38
 8000710:	2100      	movs	r1, #0
 8000712:	a80e      	add	r0, sp, #56	; 0x38
 8000714:	f005 fcad 	bl	8006072 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000718:	002a      	movs	r2, r5
 800071a:	2100      	movs	r1, #0
 800071c:	4668      	mov	r0, sp
 800071e:	f005 fca8 	bl	8006072 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000722:	2100      	movs	r1, #0
 8000724:	2228      	movs	r2, #40	; 0x28
 8000726:	a804      	add	r0, sp, #16
 8000728:	f005 fca3 	bl	8006072 <memset>
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 800072c:	2080      	movs	r0, #128	; 0x80
 800072e:	0080      	lsls	r0, r0, #2
 8000730:	f001 f9ae 	bl	8001a90 <HAL_PWREx_ControlVoltageScaling>
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000734:	2380      	movs	r3, #128	; 0x80
 8000736:	005b      	lsls	r3, r3, #1
 8000738:	9311      	str	r3, [sp, #68]	; 0x44
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 800073a:	2300      	movs	r3, #0
 800073c:	9312      	str	r3, [sp, #72]	; 0x48
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800073e:	3340      	adds	r3, #64	; 0x40
 8000740:	9313      	str	r3, [sp, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLN = 8;
 8000742:	3b38      	subs	r3, #56	; 0x38
 8000744:	9318      	str	r3, [sp, #96]	; 0x60
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000746:	2380      	movs	r3, #128	; 0x80
 8000748:	029b      	lsls	r3, r3, #10
 800074a:	9319      	str	r3, [sp, #100]	; 0x64
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800074c:	2380      	movs	r3, #128	; 0x80
 800074e:	049b      	lsls	r3, r3, #18
 8000750:	931a      	str	r3, [sp, #104]	; 0x68
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV8;
 8000752:	23e0      	movs	r3, #224	; 0xe0
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000754:	2402      	movs	r4, #2
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV8;
 8000756:	061b      	lsls	r3, r3, #24
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000758:	a80e      	add	r0, sp, #56	; 0x38
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800075a:	940e      	str	r4, [sp, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800075c:	9415      	str	r4, [sp, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800075e:	9416      	str	r4, [sp, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV2;
 8000760:	9517      	str	r5, [sp, #92]	; 0x5c
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV8;
 8000762:	931b      	str	r3, [sp, #108]	; 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000764:	f001 f9c0 	bl	8001ae8 <HAL_RCC_OscConfig>
 8000768:	1e01      	subs	r1, r0, #0
 800076a:	d001      	beq.n	8000770 <SystemClock_Config+0x68>
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800076c:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800076e:	e7fe      	b.n	800076e <SystemClock_Config+0x66>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000770:	2307      	movs	r3, #7
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000772:	9002      	str	r0, [sp, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000774:	9003      	str	r0, [sp, #12]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000776:	4668      	mov	r0, sp
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000778:	9300      	str	r3, [sp, #0]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800077a:	9401      	str	r4, [sp, #4]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800077c:	f001 fc1e 	bl	8001fbc <HAL_RCC_ClockConfig>
 8000780:	2800      	cmp	r0, #0
 8000782:	d001      	beq.n	8000788 <SystemClock_Config+0x80>
 8000784:	b672      	cpsid	i
  while (1)
 8000786:	e7fe      	b.n	8000786 <SystemClock_Config+0x7e>
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_ADC;
 8000788:	4b06      	ldr	r3, [pc, #24]	; (80007a4 <SystemClock_Config+0x9c>)
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 800078a:	9005      	str	r0, [sp, #20]
  PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_SYSCLK;
 800078c:	900b      	str	r0, [sp, #44]	; 0x2c
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800078e:	a804      	add	r0, sp, #16
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_ADC;
 8000790:	9304      	str	r3, [sp, #16]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000792:	f001 fcef 	bl	8002174 <HAL_RCCEx_PeriphCLKConfig>
 8000796:	2800      	cmp	r0, #0
 8000798:	d001      	beq.n	800079e <SystemClock_Config+0x96>
 800079a:	b672      	cpsid	i
  while (1)
 800079c:	e7fe      	b.n	800079c <SystemClock_Config+0x94>
}
 800079e:	b01d      	add	sp, #116	; 0x74
 80007a0:	bd30      	pop	{r4, r5, pc}
 80007a2:	46c0      	nop			; (mov r8, r8)
 80007a4:	00004001 	.word	0x00004001

080007a8 <main>:
{
 80007a8:	b5f0      	push	{r4, r5, r6, r7, lr}
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80007aa:	2601      	movs	r6, #1
{
 80007ac:	b08b      	sub	sp, #44	; 0x2c
  HAL_Init();
 80007ae:	f000 fb15 	bl	8000ddc <HAL_Init>
  SystemClock_Config();
 80007b2:	f7ff ffa9 	bl	8000708 <SystemClock_Config>
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007b6:	2214      	movs	r2, #20
 80007b8:	2100      	movs	r1, #0
 80007ba:	a805      	add	r0, sp, #20
 80007bc:	f005 fc59 	bl	8006072 <memset>
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80007c0:	2102      	movs	r1, #2
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80007c2:	4cb7      	ldr	r4, [pc, #732]	; (8000aa0 <main+0x2f8>)
  HAL_GPIO_WritePin(GPIOB, LED_B_Pin|ENABLE_STEPPER_MOTORS_Pin|ENABLE_TOFS_Pin|PWM_FAN_Pin
 80007c4:	25de      	movs	r5, #222	; 0xde
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80007c6:	6b63      	ldr	r3, [r4, #52]	; 0x34
  HAL_GPIO_WritePin(GPIOB, LED_B_Pin|ENABLE_STEPPER_MOTORS_Pin|ENABLE_TOFS_Pin|PWM_FAN_Pin
 80007c8:	006d      	lsls	r5, r5, #1
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80007ca:	4333      	orrs	r3, r6
 80007cc:	6363      	str	r3, [r4, #52]	; 0x34
 80007ce:	6b63      	ldr	r3, [r4, #52]	; 0x34
  HAL_GPIO_WritePin(GPIOB, LED_B_Pin|ENABLE_STEPPER_MOTORS_Pin|ENABLE_TOFS_Pin|PWM_FAN_Pin
 80007d0:	48b4      	ldr	r0, [pc, #720]	; (8000aa4 <main+0x2fc>)
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80007d2:	4033      	ands	r3, r6
 80007d4:	9302      	str	r3, [sp, #8]
 80007d6:	9b02      	ldr	r3, [sp, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80007d8:	6b62      	ldr	r2, [r4, #52]	; 0x34
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80007da:	2700      	movs	r7, #0
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80007dc:	430a      	orrs	r2, r1
 80007de:	6362      	str	r2, [r4, #52]	; 0x34
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80007e0:	2204      	movs	r2, #4
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80007e2:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80007e4:	400b      	ands	r3, r1
 80007e6:	9303      	str	r3, [sp, #12]
 80007e8:	9b03      	ldr	r3, [sp, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80007ea:	6b63      	ldr	r3, [r4, #52]	; 0x34
  HAL_GPIO_WritePin(GPIOB, LED_B_Pin|ENABLE_STEPPER_MOTORS_Pin|ENABLE_TOFS_Pin|PWM_FAN_Pin
 80007ec:	0029      	movs	r1, r5
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80007ee:	4313      	orrs	r3, r2
 80007f0:	6363      	str	r3, [r4, #52]	; 0x34
 80007f2:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80007f4:	4013      	ands	r3, r2
 80007f6:	9304      	str	r3, [sp, #16]
  HAL_GPIO_WritePin(GPIOB, LED_B_Pin|ENABLE_STEPPER_MOTORS_Pin|ENABLE_TOFS_Pin|PWM_FAN_Pin
 80007f8:	2200      	movs	r2, #0
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80007fa:	9b04      	ldr	r3, [sp, #16]
  HAL_GPIO_WritePin(GPIOB, LED_B_Pin|ENABLE_STEPPER_MOTORS_Pin|ENABLE_TOFS_Pin|PWM_FAN_Pin
 80007fc:	f001 f942 	bl	8001a84 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOA, LED_R_Pin|ENABLE_SENSORS_Pin, GPIO_PIN_RESET);
 8000800:	2181      	movs	r1, #129	; 0x81
 8000802:	20a0      	movs	r0, #160	; 0xa0
 8000804:	2200      	movs	r2, #0
 8000806:	0209      	lsls	r1, r1, #8
 8000808:	05c0      	lsls	r0, r0, #23
 800080a:	f001 f93b 	bl	8001a84 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(LED_G_GPIO_Port, LED_G_Pin, GPIO_PIN_RESET);
 800080e:	2200      	movs	r2, #0
 8000810:	2140      	movs	r1, #64	; 0x40
 8000812:	48a5      	ldr	r0, [pc, #660]	; (8000aa8 <main+0x300>)
 8000814:	f001 f936 	bl	8001a84 <HAL_GPIO_WritePin>
  HAL_GPIO_Init(Power_Switch_GPIO_Port, &GPIO_InitStruct);
 8000818:	20a0      	movs	r0, #160	; 0xa0
  GPIO_InitStruct.Pin = Power_Switch_Pin;
 800081a:	2340      	movs	r3, #64	; 0x40
  HAL_GPIO_Init(Power_Switch_GPIO_Port, &GPIO_InitStruct);
 800081c:	a905      	add	r1, sp, #20
 800081e:	05c0      	lsls	r0, r0, #23
  GPIO_InitStruct.Pin = Power_Switch_Pin;
 8000820:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000822:	9706      	str	r7, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000824:	9607      	str	r6, [sp, #28]
  HAL_GPIO_Init(Power_Switch_GPIO_Port, &GPIO_InitStruct);
 8000826:	f001 f87f 	bl	8001928 <HAL_GPIO_Init>
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800082a:	489e      	ldr	r0, [pc, #632]	; (8000aa4 <main+0x2fc>)
 800082c:	a905      	add	r1, sp, #20
  GPIO_InitStruct.Pin = LED_B_Pin|ENABLE_STEPPER_MOTORS_Pin|ENABLE_TOFS_Pin|PWM_FAN_Pin
 800082e:	9505      	str	r5, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000830:	9606      	str	r6, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000832:	9707      	str	r7, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000834:	9708      	str	r7, [sp, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000836:	f001 f877 	bl	8001928 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = LED_R_Pin|ENABLE_SENSORS_Pin;
 800083a:	2281      	movs	r2, #129	; 0x81
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800083c:	20a0      	movs	r0, #160	; 0xa0
  GPIO_InitStruct.Pin = LED_R_Pin|ENABLE_SENSORS_Pin;
 800083e:	0212      	lsls	r2, r2, #8
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000840:	a905      	add	r1, sp, #20
 8000842:	05c0      	lsls	r0, r0, #23
  GPIO_InitStruct.Pin = LED_R_Pin|ENABLE_SENSORS_Pin;
 8000844:	9205      	str	r2, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000846:	9606      	str	r6, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000848:	9707      	str	r7, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800084a:	9708      	str	r7, [sp, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800084c:	f001 f86c 	bl	8001928 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = LED_G_Pin;
 8000850:	2340      	movs	r3, #64	; 0x40
  HAL_GPIO_Init(LED_G_GPIO_Port, &GPIO_InitStruct);
 8000852:	4895      	ldr	r0, [pc, #596]	; (8000aa8 <main+0x300>)
 8000854:	a905      	add	r1, sp, #20
  GPIO_InitStruct.Pin = LED_G_Pin;
 8000856:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000858:	9606      	str	r6, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800085a:	9707      	str	r7, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800085c:	9708      	str	r7, [sp, #32]
  HAL_GPIO_Init(LED_G_GPIO_Port, &GPIO_InitStruct);
 800085e:	f001 f863 	bl	8001928 <HAL_GPIO_Init>
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000862:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 3, 0);
 8000864:	2103      	movs	r1, #3
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000866:	4333      	orrs	r3, r6
 8000868:	63a3      	str	r3, [r4, #56]	; 0x38
 800086a:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 3, 0);
 800086c:	003a      	movs	r2, r7
  __HAL_RCC_DMA1_CLK_ENABLE();
 800086e:	4033      	ands	r3, r6
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 3, 0);
 8000870:	2009      	movs	r0, #9
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000872:	9301      	str	r3, [sp, #4]
 8000874:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 3, 0);
 8000876:	f000 fe71 	bl	800155c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 800087a:	2009      	movs	r0, #9
 800087c:	f000 fe98 	bl	80015b0 <HAL_NVIC_EnableIRQ>
  huart1.Instance = USART1;
 8000880:	4d8a      	ldr	r5, [pc, #552]	; (8000aac <main+0x304>)
 8000882:	4b8b      	ldr	r3, [pc, #556]	; (8000ab0 <main+0x308>)
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000884:	240c      	movs	r4, #12
  huart1.Instance = USART1;
 8000886:	602b      	str	r3, [r5, #0]
  huart1.Init.BaudRate = 115200;
 8000888:	23e1      	movs	r3, #225	; 0xe1
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800088a:	0028      	movs	r0, r5
  huart1.Init.BaudRate = 115200;
 800088c:	025b      	lsls	r3, r3, #9
 800088e:	606b      	str	r3, [r5, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000890:	60af      	str	r7, [r5, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000892:	60ef      	str	r7, [r5, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000894:	612f      	str	r7, [r5, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000896:	616c      	str	r4, [r5, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000898:	61af      	str	r7, [r5, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800089a:	61ef      	str	r7, [r5, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800089c:	622f      	str	r7, [r5, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800089e:	626f      	str	r7, [r5, #36]	; 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80008a0:	62af      	str	r7, [r5, #40]	; 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80008a2:	f002 fdd3 	bl	800344c <HAL_UART_Init>
 80008a6:	0001      	movs	r1, r0
 80008a8:	42b8      	cmp	r0, r7
 80008aa:	d001      	beq.n	80008b0 <main+0x108>
 80008ac:	b672      	cpsid	i
  while (1)
 80008ae:	e7fe      	b.n	80008ae <main+0x106>
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80008b0:	0028      	movs	r0, r5
 80008b2:	f002 ff11 	bl	80036d8 <HAL_UARTEx_SetTxFifoThreshold>
 80008b6:	1e01      	subs	r1, r0, #0
 80008b8:	d001      	beq.n	80008be <main+0x116>
 80008ba:	b672      	cpsid	i
  while (1)
 80008bc:	e7fe      	b.n	80008bc <main+0x114>
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80008be:	0028      	movs	r0, r5
 80008c0:	f002 ff2e 	bl	8003720 <HAL_UARTEx_SetRxFifoThreshold>
 80008c4:	2800      	cmp	r0, #0
 80008c6:	d001      	beq.n	80008cc <main+0x124>
 80008c8:	b672      	cpsid	i
  while (1)
 80008ca:	e7fe      	b.n	80008ca <main+0x122>
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 80008cc:	0028      	movs	r0, r5
 80008ce:	f002 fee5 	bl	800369c <HAL_UARTEx_DisableFifoMode>
 80008d2:	1e07      	subs	r7, r0, #0
 80008d4:	d001      	beq.n	80008da <main+0x132>
 80008d6:	b672      	cpsid	i
  while (1)
 80008d8:	e7fe      	b.n	80008d8 <main+0x130>
  ADC_ChannelConfTypeDef sConfig = {0};
 80008da:	0022      	movs	r2, r4
 80008dc:	0001      	movs	r1, r0
 80008de:	a805      	add	r0, sp, #20
 80008e0:	f005 fbc7 	bl	8006072 <memset>
  hadc1.Instance = ADC1;
 80008e4:	4c73      	ldr	r4, [pc, #460]	; (8000ab4 <main+0x30c>)
 80008e6:	4b74      	ldr	r3, [pc, #464]	; (8000ab8 <main+0x310>)
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80008e8:	0020      	movs	r0, r4
  hadc1.Instance = ADC1;
 80008ea:	6023      	str	r3, [r4, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80008ec:	2380      	movs	r3, #128	; 0x80
 80008ee:	061b      	lsls	r3, r3, #24
 80008f0:	6063      	str	r3, [r4, #4]
  hadc1.Init.ScanConvMode = ADC_SCAN_SEQ_FIXED;
 80008f2:	6123      	str	r3, [r4, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 80008f4:	2308      	movs	r3, #8
 80008f6:	6163      	str	r3, [r4, #20]
  hadc1.Init.LowPowerAutoWait = ENABLE;
 80008f8:	2302      	movs	r3, #2
 80008fa:	33ff      	adds	r3, #255	; 0xff
 80008fc:	8323      	strh	r3, [r4, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80008fe:	1c63      	adds	r3, r4, #1
 8000900:	77df      	strb	r7, [r3, #31]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8000902:	0023      	movs	r3, r4
 8000904:	332c      	adds	r3, #44	; 0x2c
 8000906:	701e      	strb	r6, [r3, #0]
  hadc1.Init.SamplingTimeCommon1 = ADC_SAMPLETIME_19CYCLES_5;
 8000908:	2304      	movs	r3, #4
 800090a:	6363      	str	r3, [r4, #52]	; 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 800090c:	0023      	movs	r3, r4
 800090e:	333c      	adds	r3, #60	; 0x3c
 8000910:	701f      	strb	r7, [r3, #0]
  hadc1.Init.TriggerFrequencyMode = ADC_TRIGGER_FREQ_LOW;
 8000912:	2380      	movs	r3, #128	; 0x80
 8000914:	059b      	lsls	r3, r3, #22
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000916:	60a7      	str	r7, [r4, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000918:	60e7      	str	r7, [r4, #12]
  hadc1.Init.ContinuousConvMode = ENABLE;
 800091a:	76a6      	strb	r6, [r4, #26]
  hadc1.Init.NbrOfConversion = 1;
 800091c:	61e6      	str	r6, [r4, #28]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800091e:	6267      	str	r7, [r4, #36]	; 0x24
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000920:	62a7      	str	r7, [r4, #40]	; 0x28
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000922:	6327      	str	r7, [r4, #48]	; 0x30
  hadc1.Init.TriggerFrequencyMode = ADC_TRIGGER_FREQ_LOW;
 8000924:	64e3      	str	r3, [r4, #76]	; 0x4c
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000926:	f000 fa83 	bl	8000e30 <HAL_ADC_Init>
 800092a:	2800      	cmp	r0, #0
 800092c:	d001      	beq.n	8000932 <main+0x18a>
 800092e:	b672      	cpsid	i
  while (1)
 8000930:	e7fe      	b.n	8000930 <main+0x188>
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000932:	0020      	movs	r0, r4
 8000934:	a905      	add	r1, sp, #20
  sConfig.Channel = ADC_CHANNEL_0;
 8000936:	9605      	str	r6, [sp, #20]
  sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 8000938:	9606      	str	r6, [sp, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800093a:	f000 fc07 	bl	800114c <HAL_ADC_ConfigChannel>
 800093e:	2800      	cmp	r0, #0
 8000940:	d001      	beq.n	8000946 <main+0x19e>
 8000942:	b672      	cpsid	i
  while (1)
 8000944:	e7fe      	b.n	8000944 <main+0x19c>
  sConfig.Channel = ADC_CHANNEL_1;
 8000946:	4b5d      	ldr	r3, [pc, #372]	; (8000abc <main+0x314>)
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000948:	0020      	movs	r0, r4
 800094a:	a905      	add	r1, sp, #20
  sConfig.Channel = ADC_CHANNEL_1;
 800094c:	9305      	str	r3, [sp, #20]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800094e:	f000 fbfd 	bl	800114c <HAL_ADC_ConfigChannel>
 8000952:	2800      	cmp	r0, #0
 8000954:	d001      	beq.n	800095a <main+0x1b2>
 8000956:	b672      	cpsid	i
  while (1)
 8000958:	e7fe      	b.n	8000958 <main+0x1b0>
  sConfig.Channel = ADC_CHANNEL_2;
 800095a:	4b59      	ldr	r3, [pc, #356]	; (8000ac0 <main+0x318>)
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800095c:	0020      	movs	r0, r4
 800095e:	a905      	add	r1, sp, #20
  sConfig.Channel = ADC_CHANNEL_2;
 8000960:	9305      	str	r3, [sp, #20]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000962:	f000 fbf3 	bl	800114c <HAL_ADC_ConfigChannel>
 8000966:	2800      	cmp	r0, #0
 8000968:	d001      	beq.n	800096e <main+0x1c6>
 800096a:	b672      	cpsid	i
  while (1)
 800096c:	e7fe      	b.n	800096c <main+0x1c4>
  sConfig.Channel = ADC_CHANNEL_3;
 800096e:	4b55      	ldr	r3, [pc, #340]	; (8000ac4 <main+0x31c>)
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000970:	0020      	movs	r0, r4
 8000972:	a905      	add	r1, sp, #20
  sConfig.Channel = ADC_CHANNEL_3;
 8000974:	9305      	str	r3, [sp, #20]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000976:	f000 fbe9 	bl	800114c <HAL_ADC_ConfigChannel>
 800097a:	2800      	cmp	r0, #0
 800097c:	d001      	beq.n	8000982 <main+0x1da>
 800097e:	b672      	cpsid	i
  while (1)
 8000980:	e7fe      	b.n	8000980 <main+0x1d8>
  sConfig.Channel = ADC_CHANNEL_4;
 8000982:	4b51      	ldr	r3, [pc, #324]	; (8000ac8 <main+0x320>)
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000984:	0020      	movs	r0, r4
 8000986:	a905      	add	r1, sp, #20
  sConfig.Channel = ADC_CHANNEL_4;
 8000988:	9305      	str	r3, [sp, #20]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800098a:	f000 fbdf 	bl	800114c <HAL_ADC_ConfigChannel>
 800098e:	2800      	cmp	r0, #0
 8000990:	d001      	beq.n	8000996 <main+0x1ee>
 8000992:	b672      	cpsid	i
  while (1)
 8000994:	e7fe      	b.n	8000994 <main+0x1ec>
  sConfig.Channel = ADC_CHANNEL_5;
 8000996:	4b4d      	ldr	r3, [pc, #308]	; (8000acc <main+0x324>)
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000998:	0020      	movs	r0, r4
 800099a:	a905      	add	r1, sp, #20
  sConfig.Channel = ADC_CHANNEL_5;
 800099c:	9305      	str	r3, [sp, #20]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800099e:	f000 fbd5 	bl	800114c <HAL_ADC_ConfigChannel>
 80009a2:	2800      	cmp	r0, #0
 80009a4:	d001      	beq.n	80009aa <main+0x202>
 80009a6:	b672      	cpsid	i
  while (1)
 80009a8:	e7fe      	b.n	80009a8 <main+0x200>
  sConfig.Channel = ADC_CHANNEL_7;
 80009aa:	4b49      	ldr	r3, [pc, #292]	; (8000ad0 <main+0x328>)
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80009ac:	0020      	movs	r0, r4
 80009ae:	a905      	add	r1, sp, #20
  sConfig.Channel = ADC_CHANNEL_7;
 80009b0:	9305      	str	r3, [sp, #20]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80009b2:	f000 fbcb 	bl	800114c <HAL_ADC_ConfigChannel>
 80009b6:	2800      	cmp	r0, #0
 80009b8:	d001      	beq.n	80009be <main+0x216>
 80009ba:	b672      	cpsid	i
  while (1)
 80009bc:	e7fe      	b.n	80009bc <main+0x214>
  sConfig.Channel = ADC_CHANNEL_8;
 80009be:	4b45      	ldr	r3, [pc, #276]	; (8000ad4 <main+0x32c>)
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80009c0:	0020      	movs	r0, r4
 80009c2:	a905      	add	r1, sp, #20
  sConfig.Channel = ADC_CHANNEL_8;
 80009c4:	9305      	str	r3, [sp, #20]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80009c6:	f000 fbc1 	bl	800114c <HAL_ADC_ConfigChannel>
 80009ca:	2800      	cmp	r0, #0
 80009cc:	d001      	beq.n	80009d2 <main+0x22a>
 80009ce:	b672      	cpsid	i
  while (1)
 80009d0:	e7fe      	b.n	80009d0 <main+0x228>
  sConfig.Channel = ADC_CHANNEL_9;
 80009d2:	4b41      	ldr	r3, [pc, #260]	; (8000ad8 <main+0x330>)
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80009d4:	0020      	movs	r0, r4
 80009d6:	a905      	add	r1, sp, #20
  sConfig.Channel = ADC_CHANNEL_9;
 80009d8:	9305      	str	r3, [sp, #20]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80009da:	f000 fbb7 	bl	800114c <HAL_ADC_ConfigChannel>
 80009de:	2800      	cmp	r0, #0
 80009e0:	d001      	beq.n	80009e6 <main+0x23e>
 80009e2:	b672      	cpsid	i
  while (1)
 80009e4:	e7fe      	b.n	80009e4 <main+0x23c>
  sConfig.Channel = ADC_CHANNEL_16;
 80009e6:	4b3d      	ldr	r3, [pc, #244]	; (8000adc <main+0x334>)
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80009e8:	0020      	movs	r0, r4
 80009ea:	a905      	add	r1, sp, #20
  sConfig.Channel = ADC_CHANNEL_16;
 80009ec:	9305      	str	r3, [sp, #20]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80009ee:	f000 fbad 	bl	800114c <HAL_ADC_ConfigChannel>
 80009f2:	2800      	cmp	r0, #0
 80009f4:	d001      	beq.n	80009fa <main+0x252>
 80009f6:	b672      	cpsid	i
  while (1)
 80009f8:	e7fe      	b.n	80009f8 <main+0x250>
  sConfig.Channel = ADC_CHANNEL_TEMPSENSOR;
 80009fa:	4b39      	ldr	r3, [pc, #228]	; (8000ae0 <main+0x338>)
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80009fc:	0020      	movs	r0, r4
 80009fe:	a905      	add	r1, sp, #20
  sConfig.Channel = ADC_CHANNEL_TEMPSENSOR;
 8000a00:	9305      	str	r3, [sp, #20]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000a02:	f000 fba3 	bl	800114c <HAL_ADC_ConfigChannel>
 8000a06:	1e03      	subs	r3, r0, #0
 8000a08:	d001      	beq.n	8000a0e <main+0x266>
 8000a0a:	b672      	cpsid	i
  while (1)
 8000a0c:	e7fe      	b.n	8000a0c <main+0x264>
  htim17.Instance = TIM17;
 8000a0e:	4835      	ldr	r0, [pc, #212]	; (8000ae4 <main+0x33c>)
 8000a10:	4a35      	ldr	r2, [pc, #212]	; (8000ae8 <main+0x340>)
  htim17.Init.Prescaler = 0;
 8000a12:	6043      	str	r3, [r0, #4]
  htim17.Instance = TIM17;
 8000a14:	6002      	str	r2, [r0, #0]
  htim17.Init.Period = 65535;
 8000a16:	4a35      	ldr	r2, [pc, #212]	; (8000aec <main+0x344>)
  htim17.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000a18:	6083      	str	r3, [r0, #8]
  htim17.Init.Period = 65535;
 8000a1a:	60c2      	str	r2, [r0, #12]
  htim17.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000a1c:	6103      	str	r3, [r0, #16]
  htim17.Init.RepetitionCounter = 0;
 8000a1e:	6143      	str	r3, [r0, #20]
  htim17.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000a20:	6183      	str	r3, [r0, #24]
  if (HAL_TIM_Base_Init(&htim17) != HAL_OK)
 8000a22:	f001 fdb9 	bl	8002598 <HAL_TIM_Base_Init>
 8000a26:	1e07      	subs	r7, r0, #0
 8000a28:	d001      	beq.n	8000a2e <main+0x286>
 8000a2a:	b672      	cpsid	i
  while (1)
 8000a2c:	e7fe      	b.n	8000a2c <main+0x284>
  modbus_h.uiModbusType = SLAVE_RTU;
 8000a2e:	2303      	movs	r3, #3
 8000a30:	4e2f      	ldr	r6, [pc, #188]	; (8000af0 <main+0x348>)
  modbus_h.u16timeOut = 1000;
 8000a32:	22fa      	movs	r2, #250	; 0xfa
  modbus_h.uiModbusType = SLAVE_RTU;
 8000a34:	7033      	strb	r3, [r6, #0]
  modbus_h.u8id = 10; //Modbus slave ID
 8000a36:	3307      	adds	r3, #7
 8000a38:	7233      	strb	r3, [r6, #8]
  modbus_h.u16timeOut = 1000;
 8000a3a:	0033      	movs	r3, r6
 8000a3c:	0092      	lsls	r2, r2, #2
 8000a3e:	33a2      	adds	r3, #162	; 0xa2
 8000a40:	801a      	strh	r2, [r3, #0]
  modbus_h.u32overTime = 0;
 8000a42:	0033      	movs	r3, r6
 8000a44:	33ac      	adds	r3, #172	; 0xac
 8000a46:	6018      	str	r0, [r3, #0]
  modbus_h.au16regs = ModbusDATA;
 8000a48:	0033      	movs	r3, r6
 8000a4a:	4a2a      	ldr	r2, [pc, #168]	; (8000af4 <main+0x34c>)
 8000a4c:	3398      	adds	r3, #152	; 0x98
 8000a4e:	601a      	str	r2, [r3, #0]
  modbus_h.u16regsize = sizeof(ModbusDATA)/sizeof(ModbusDATA[0]);
 8000a50:	0033      	movs	r3, r6
 8000a52:	2212      	movs	r2, #18
 8000a54:	33b0      	adds	r3, #176	; 0xb0
  modbus_h.EN_Port = NULL;
 8000a56:	60f0      	str	r0, [r6, #12]
  ModbusInit(&modbus_h);
 8000a58:	0030      	movs	r0, r6
  modbus_h.u16regsize = sizeof(ModbusDATA)/sizeof(ModbusDATA[0]);
 8000a5a:	801a      	strh	r2, [r3, #0]
  modbus_h.port =  &huart1;
 8000a5c:	6075      	str	r5, [r6, #4]
  ModbusInit(&modbus_h);
 8000a5e:	f002 ff31 	bl	80038c4 <ModbusInit>
  ModbusStart(&modbus_h);
 8000a62:	0030      	movs	r0, r6
 8000a64:	f002 ffaa 	bl	80039bc <ModbusStart>
  HAL_ADC_Start_DMA(&hadc1,&MachineStateData.AnalogInputs.ADCInput[0] ,12);
 8000a68:	220c      	movs	r2, #12
 8000a6a:	4923      	ldr	r1, [pc, #140]	; (8000af8 <main+0x350>)
 8000a6c:	0020      	movs	r0, r4
 8000a6e:	f000 fd1d 	bl	80014ac <HAL_ADC_Start_DMA>
  HAL_ADC_Start(&hadc1);
 8000a72:	0020      	movs	r0, r4
 8000a74:	f000 fcec 	bl	8001450 <HAL_ADC_Start>
  osKernelInitialize();
 8000a78:	f003 fcb0 	bl	80043dc <osKernelInitialize>
  main_logic_loopHandle = osThreadNew(main_logic_setup, NULL, &main_logic_loop_attributes);
 8000a7c:	0039      	movs	r1, r7
 8000a7e:	4a1f      	ldr	r2, [pc, #124]	; (8000afc <main+0x354>)
 8000a80:	481f      	ldr	r0, [pc, #124]	; (8000b00 <main+0x358>)
 8000a82:	f003 fcdb 	bl	800443c <osThreadNew>
 8000a86:	4b1f      	ldr	r3, [pc, #124]	; (8000b04 <main+0x35c>)
  Modbus_TaskHandle = osThreadNew(modbus_init_task, NULL, &Modbus_Task_attributes);
 8000a88:	0039      	movs	r1, r7
  main_logic_loopHandle = osThreadNew(main_logic_setup, NULL, &main_logic_loop_attributes);
 8000a8a:	6018      	str	r0, [r3, #0]
  Modbus_TaskHandle = osThreadNew(modbus_init_task, NULL, &Modbus_Task_attributes);
 8000a8c:	4a1e      	ldr	r2, [pc, #120]	; (8000b08 <main+0x360>)
 8000a8e:	481f      	ldr	r0, [pc, #124]	; (8000b0c <main+0x364>)
 8000a90:	f003 fcd4 	bl	800443c <osThreadNew>
 8000a94:	4b1e      	ldr	r3, [pc, #120]	; (8000b10 <main+0x368>)
 8000a96:	6018      	str	r0, [r3, #0]
  osKernelStart();
 8000a98:	f003 fcb2 	bl	8004400 <osKernelStart>
  while (1)
 8000a9c:	e7fe      	b.n	8000a9c <main+0x2f4>
 8000a9e:	46c0      	nop			; (mov r8, r8)
 8000aa0:	40021000 	.word	0x40021000
 8000aa4:	50000400 	.word	0x50000400
 8000aa8:	50000800 	.word	0x50000800
 8000aac:	20001568 	.word	0x20001568
 8000ab0:	40013800 	.word	0x40013800
 8000ab4:	20001504 	.word	0x20001504
 8000ab8:	40012400 	.word	0x40012400
 8000abc:	04000002 	.word	0x04000002
 8000ac0:	08000004 	.word	0x08000004
 8000ac4:	0c000008 	.word	0x0c000008
 8000ac8:	10000010 	.word	0x10000010
 8000acc:	14000020 	.word	0x14000020
 8000ad0:	1c000080 	.word	0x1c000080
 8000ad4:	20000100 	.word	0x20000100
 8000ad8:	24000200 	.word	0x24000200
 8000adc:	40010000 	.word	0x40010000
 8000ae0:	b0001000 	.word	0xb0001000
 8000ae4:	20001344 	.word	0x20001344
 8000ae8:	40014800 	.word	0x40014800
 8000aec:	0000ffff 	.word	0x0000ffff
 8000af0:	200013b8 	.word	0x200013b8
 8000af4:	20001390 	.word	0x20001390
 8000af8:	200015f8 	.word	0x200015f8
 8000afc:	080060dc 	.word	0x080060dc
 8000b00:	08000695 	.word	0x08000695
 8000b04:	20001340 	.word	0x20001340
 8000b08:	080060b8 	.word	0x080060b8
 8000b0c:	08000671 	.word	0x08000671
 8000b10:	20001678 	.word	0x20001678

08000b14 <HAL_TIM_PeriodElapsedCallback>:
  if (htim->Instance == TIM1) {
 8000b14:	4b03      	ldr	r3, [pc, #12]	; (8000b24 <HAL_TIM_PeriodElapsedCallback+0x10>)
 8000b16:	6802      	ldr	r2, [r0, #0]
{
 8000b18:	b510      	push	{r4, lr}
  if (htim->Instance == TIM1) {
 8000b1a:	429a      	cmp	r2, r3
 8000b1c:	d101      	bne.n	8000b22 <HAL_TIM_PeriodElapsedCallback+0xe>
    HAL_IncTick();
 8000b1e:	f000 f971 	bl	8000e04 <HAL_IncTick>
}
 8000b22:	bd10      	pop	{r4, pc}
 8000b24:	40012c00 	.word	0x40012c00

08000b28 <Error_Handler>:
 8000b28:	b672      	cpsid	i
  while (1)
 8000b2a:	e7fe      	b.n	8000b2a <Error_Handler+0x2>

08000b2c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000b2c:	b507      	push	{r0, r1, r2, lr}
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000b2e:	2001      	movs	r0, #1
 8000b30:	4b0b      	ldr	r3, [pc, #44]	; (8000b60 <HAL_MspInit+0x34>)
 8000b32:	6c19      	ldr	r1, [r3, #64]	; 0x40
 8000b34:	4301      	orrs	r1, r0
 8000b36:	6419      	str	r1, [r3, #64]	; 0x40
  __HAL_RCC_PWR_CLK_ENABLE();
 8000b38:	2180      	movs	r1, #128	; 0x80
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000b3a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
  __HAL_RCC_PWR_CLK_ENABLE();
 8000b3c:	0549      	lsls	r1, r1, #21
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000b3e:	4002      	ands	r2, r0
 8000b40:	9200      	str	r2, [sp, #0]
 8000b42:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000b44:	6bda      	ldr	r2, [r3, #60]	; 0x3c

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 3, 0);
 8000b46:	1800      	adds	r0, r0, r0
  __HAL_RCC_PWR_CLK_ENABLE();
 8000b48:	430a      	orrs	r2, r1
 8000b4a:	63da      	str	r2, [r3, #60]	; 0x3c
 8000b4c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
  HAL_NVIC_SetPriority(PendSV_IRQn, 3, 0);
 8000b4e:	2200      	movs	r2, #0
  __HAL_RCC_PWR_CLK_ENABLE();
 8000b50:	400b      	ands	r3, r1
 8000b52:	9301      	str	r3, [sp, #4]
  HAL_NVIC_SetPriority(PendSV_IRQn, 3, 0);
 8000b54:	2103      	movs	r1, #3
 8000b56:	4240      	negs	r0, r0
  __HAL_RCC_PWR_CLK_ENABLE();
 8000b58:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriority(PendSV_IRQn, 3, 0);
 8000b5a:	f000 fcff 	bl	800155c <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000b5e:	bd07      	pop	{r0, r1, r2, pc}
 8000b60:	40021000 	.word	0x40021000

08000b64 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000b64:	b570      	push	{r4, r5, r6, lr}
 8000b66:	0005      	movs	r5, r0
 8000b68:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b6a:	2214      	movs	r2, #20
 8000b6c:	2100      	movs	r1, #0
 8000b6e:	a803      	add	r0, sp, #12
 8000b70:	f005 fa7f 	bl	8006072 <memset>
  if(hadc->Instance==ADC1)
 8000b74:	4b26      	ldr	r3, [pc, #152]	; (8000c10 <HAL_ADC_MspInit+0xac>)
 8000b76:	682a      	ldr	r2, [r5, #0]
 8000b78:	429a      	cmp	r2, r3
 8000b7a:	d147      	bne.n	8000c0c <HAL_ADC_MspInit+0xa8>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8000b7c:	2080      	movs	r0, #128	; 0x80
 8000b7e:	4b25      	ldr	r3, [pc, #148]	; (8000c14 <HAL_ADC_MspInit+0xb0>)
 8000b80:	0340      	lsls	r0, r0, #13
 8000b82:	6c19      	ldr	r1, [r3, #64]	; 0x40
    PA12 [PA10]     ------> ADC1_IN16
    */
    GPIO_InitStruct.Pin = VOLTAGE_PROBE_20V_Pin|VOLTAGE_PROBE_5V_Pin|CHASIS_T_1_Pin|CHASIS_T_2_Pin
                          |BOARD_TEMP_PROBE1_Pin|BOARD_TEMP_PROBE2_Pin|VBAT_1_Pin|BAT_CURRENT_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b84:	2600      	movs	r6, #0
    __HAL_RCC_ADC_CLK_ENABLE();
 8000b86:	4301      	orrs	r1, r0
 8000b88:	6419      	str	r1, [r3, #64]	; 0x40
 8000b8a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000b8c:	2403      	movs	r4, #3
    __HAL_RCC_ADC_CLK_ENABLE();
 8000b8e:	4002      	ands	r2, r0
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b90:	2001      	movs	r0, #1
    __HAL_RCC_ADC_CLK_ENABLE();
 8000b92:	9200      	str	r2, [sp, #0]
 8000b94:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b96:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8000b98:	4301      	orrs	r1, r0
 8000b9a:	6359      	str	r1, [r3, #52]	; 0x34
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000b9c:	2102      	movs	r1, #2
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b9e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000ba0:	4002      	ands	r2, r0
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ba2:	20a0      	movs	r0, #160	; 0xa0
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ba4:	9201      	str	r2, [sp, #4]
 8000ba6:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000ba8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000baa:	05c0      	lsls	r0, r0, #23
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000bac:	430a      	orrs	r2, r1
 8000bae:	635a      	str	r2, [r3, #52]	; 0x34
 8000bb0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000bb2:	9404      	str	r4, [sp, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000bb4:	400b      	ands	r3, r1
 8000bb6:	9302      	str	r3, [sp, #8]
 8000bb8:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = VOLTAGE_PROBE_20V_Pin|VOLTAGE_PROBE_5V_Pin|CHASIS_T_1_Pin|CHASIS_T_2_Pin
 8000bba:	4b17      	ldr	r3, [pc, #92]	; (8000c18 <HAL_ADC_MspInit+0xb4>)
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000bbc:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Pin = VOLTAGE_PROBE_20V_Pin|VOLTAGE_PROBE_5V_Pin|CHASIS_T_1_Pin|CHASIS_T_2_Pin
 8000bbe:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bc0:	9605      	str	r6, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000bc2:	f000 feb1 	bl	8001928 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = VBAT_2_Pin|VBAT_3_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000bc6:	4815      	ldr	r0, [pc, #84]	; (8000c1c <HAL_ADC_MspInit+0xb8>)
 8000bc8:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Pin = VBAT_2_Pin|VBAT_3_Pin;
 8000bca:	9403      	str	r4, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000bcc:	9404      	str	r4, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bce:	9605      	str	r6, [sp, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000bd0:	f000 feaa 	bl	8001928 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8000bd4:	4c12      	ldr	r4, [pc, #72]	; (8000c20 <HAL_ADC_MspInit+0xbc>)
 8000bd6:	4b13      	ldr	r3, [pc, #76]	; (8000c24 <HAL_ADC_MspInit+0xc0>)
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
    hdma_adc1.Init.Priority = DMA_PRIORITY_VERY_HIGH;
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8000bd8:	0020      	movs	r0, r4
    hdma_adc1.Instance = DMA1_Channel1;
 8000bda:	6023      	str	r3, [r4, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 8000bdc:	2305      	movs	r3, #5
 8000bde:	6063      	str	r3, [r4, #4]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8000be0:	337b      	adds	r3, #123	; 0x7b
 8000be2:	6123      	str	r3, [r4, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8000be4:	3380      	adds	r3, #128	; 0x80
 8000be6:	6163      	str	r3, [r4, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8000be8:	2380      	movs	r3, #128	; 0x80
 8000bea:	00db      	lsls	r3, r3, #3
 8000bec:	61a3      	str	r3, [r4, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8000bee:	2320      	movs	r3, #32
 8000bf0:	61e3      	str	r3, [r4, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8000bf2:	23c0      	movs	r3, #192	; 0xc0
 8000bf4:	019b      	lsls	r3, r3, #6
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000bf6:	60a6      	str	r6, [r4, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8000bf8:	60e6      	str	r6, [r4, #12]
    hdma_adc1.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8000bfa:	6223      	str	r3, [r4, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8000bfc:	f000 fd1e 	bl	800163c <HAL_DMA_Init>
 8000c00:	42b0      	cmp	r0, r6
 8000c02:	d001      	beq.n	8000c08 <HAL_ADC_MspInit+0xa4>
    {
      Error_Handler();
 8000c04:	f7ff ff90 	bl	8000b28 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8000c08:	652c      	str	r4, [r5, #80]	; 0x50
 8000c0a:	62a5      	str	r5, [r4, #40]	; 0x28
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8000c0c:	b008      	add	sp, #32
 8000c0e:	bd70      	pop	{r4, r5, r6, pc}
 8000c10:	40012400 	.word	0x40012400
 8000c14:	40021000 	.word	0x40021000
 8000c18:	000010bf 	.word	0x000010bf
 8000c1c:	50000400 	.word	0x50000400
 8000c20:	2000161c 	.word	0x2000161c
 8000c24:	40020008 	.word	0x40020008

08000c28 <HAL_TIM_Base_MspInit>:
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
  if(htim_base->Instance==TIM17)
 8000c28:	4b08      	ldr	r3, [pc, #32]	; (8000c4c <HAL_TIM_Base_MspInit+0x24>)
 8000c2a:	6802      	ldr	r2, [r0, #0]
{
 8000c2c:	b082      	sub	sp, #8
  if(htim_base->Instance==TIM17)
 8000c2e:	429a      	cmp	r2, r3
 8000c30:	d109      	bne.n	8000c46 <HAL_TIM_Base_MspInit+0x1e>
  {
  /* USER CODE BEGIN TIM17_MspInit 0 */

  /* USER CODE END TIM17_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM17_CLK_ENABLE();
 8000c32:	2080      	movs	r0, #128	; 0x80
 8000c34:	4a06      	ldr	r2, [pc, #24]	; (8000c50 <HAL_TIM_Base_MspInit+0x28>)
 8000c36:	02c0      	lsls	r0, r0, #11
 8000c38:	6c11      	ldr	r1, [r2, #64]	; 0x40
 8000c3a:	4301      	orrs	r1, r0
 8000c3c:	6411      	str	r1, [r2, #64]	; 0x40
 8000c3e:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8000c40:	4003      	ands	r3, r0
 8000c42:	9301      	str	r3, [sp, #4]
 8000c44:	9b01      	ldr	r3, [sp, #4]
  /* USER CODE BEGIN TIM17_MspInit 1 */

  /* USER CODE END TIM17_MspInit 1 */
  }

}
 8000c46:	b002      	add	sp, #8
 8000c48:	4770      	bx	lr
 8000c4a:	46c0      	nop			; (mov r8, r8)
 8000c4c:	40014800 	.word	0x40014800
 8000c50:	40021000 	.word	0x40021000

08000c54 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000c54:	b510      	push	{r4, lr}
 8000c56:	0004      	movs	r4, r0
 8000c58:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c5a:	2214      	movs	r2, #20
 8000c5c:	2100      	movs	r1, #0
 8000c5e:	a803      	add	r0, sp, #12
 8000c60:	f005 fa07 	bl	8006072 <memset>
  if(huart->Instance==USART1)
 8000c64:	4b16      	ldr	r3, [pc, #88]	; (8000cc0 <HAL_UART_MspInit+0x6c>)
 8000c66:	6822      	ldr	r2, [r4, #0]
 8000c68:	429a      	cmp	r2, r3
 8000c6a:	d127      	bne.n	8000cbc <HAL_UART_MspInit+0x68>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000c6c:	2080      	movs	r0, #128	; 0x80
 8000c6e:	4b15      	ldr	r3, [pc, #84]	; (8000cc4 <HAL_UART_MspInit+0x70>)
 8000c70:	01c0      	lsls	r0, r0, #7
 8000c72:	6c19      	ldr	r1, [r3, #64]	; 0x40
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c74:	2400      	movs	r4, #0
    __HAL_RCC_USART1_CLK_ENABLE();
 8000c76:	4301      	orrs	r1, r0
 8000c78:	6419      	str	r1, [r3, #64]	; 0x40
 8000c7a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000c7c:	4002      	ands	r2, r0
 8000c7e:	9201      	str	r2, [sp, #4]
 8000c80:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c82:	2201      	movs	r2, #1
 8000c84:	6b59      	ldr	r1, [r3, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF1_USART1;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c86:	20a0      	movs	r0, #160	; 0xa0
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c88:	4311      	orrs	r1, r2
 8000c8a:	6359      	str	r1, [r3, #52]	; 0x34
 8000c8c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c8e:	a903      	add	r1, sp, #12
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c90:	4013      	ands	r3, r2
 8000c92:	9302      	str	r3, [sp, #8]
 8000c94:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8000c96:	23c0      	movs	r3, #192	; 0xc0
 8000c98:	00db      	lsls	r3, r3, #3
 8000c9a:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c9c:	2302      	movs	r3, #2
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c9e:	05c0      	lsls	r0, r0, #23
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ca0:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART1;
 8000ca2:	9207      	str	r2, [sp, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ca4:	9405      	str	r4, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ca6:	9406      	str	r4, [sp, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ca8:	f000 fe3e 	bl	8001928 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 3, 0);
 8000cac:	201b      	movs	r0, #27
 8000cae:	0022      	movs	r2, r4
 8000cb0:	2103      	movs	r1, #3
 8000cb2:	f000 fc53 	bl	800155c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8000cb6:	201b      	movs	r0, #27
 8000cb8:	f000 fc7a 	bl	80015b0 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8000cbc:	b008      	add	sp, #32
 8000cbe:	bd10      	pop	{r4, pc}
 8000cc0:	40013800 	.word	0x40013800
 8000cc4:	40021000 	.word	0x40021000

08000cc8 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000cc8:	b510      	push	{r4, lr}
 8000cca:	0001      	movs	r1, r0
 8000ccc:	b086      	sub	sp, #24
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
  uint32_t              uwPrescalerValue = 0;
  uint32_t              pFLatency;
  /*Configure the TIM1 IRQ priority */
  HAL_NVIC_SetPriority(TIM1_BRK_UP_TRG_COM_IRQn, TickPriority ,0);
 8000cce:	2200      	movs	r2, #0
 8000cd0:	200d      	movs	r0, #13
 8000cd2:	f000 fc43 	bl	800155c <HAL_NVIC_SetPriority>

  /* Enable the TIM1 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM1_BRK_UP_TRG_COM_IRQn);
 8000cd6:	200d      	movs	r0, #13
 8000cd8:	f000 fc6a 	bl	80015b0 <HAL_NVIC_EnableIRQ>

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8000cdc:	2080      	movs	r0, #128	; 0x80
 8000cde:	4a14      	ldr	r2, [pc, #80]	; (8000d30 <HAL_InitTick+0x68>)
 8000ce0:	0100      	lsls	r0, r0, #4
 8000ce2:	6c11      	ldr	r1, [r2, #64]	; 0x40
 8000ce4:	4301      	orrs	r1, r0
 8000ce6:	6411      	str	r1, [r2, #64]	; 0x40
 8000ce8:	6c13      	ldr	r3, [r2, #64]	; 0x40

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000cea:	4669      	mov	r1, sp
  __HAL_RCC_TIM1_CLK_ENABLE();
 8000cec:	4003      	ands	r3, r0
 8000cee:	9301      	str	r3, [sp, #4]
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000cf0:	a802      	add	r0, sp, #8
  __HAL_RCC_TIM1_CLK_ENABLE();
 8000cf2:	9b01      	ldr	r3, [sp, #4]
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000cf4:	f001 fa24 	bl	8002140 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
  uwTimclock = HAL_RCC_GetPCLK1Freq();
 8000cf8:	f001 fa0e 	bl	8002118 <HAL_RCC_GetPCLK1Freq>
  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8000cfc:	4c0d      	ldr	r4, [pc, #52]	; (8000d34 <HAL_InitTick+0x6c>)
 8000cfe:	4b0e      	ldr	r3, [pc, #56]	; (8000d38 <HAL_InitTick+0x70>)
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000d00:	490e      	ldr	r1, [pc, #56]	; (8000d3c <HAL_InitTick+0x74>)
  htim1.Instance = TIM1;
 8000d02:	6023      	str	r3, [r4, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 8000d04:	4b0e      	ldr	r3, [pc, #56]	; (8000d40 <HAL_InitTick+0x78>)
 8000d06:	60e3      	str	r3, [r4, #12]
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000d08:	f7ff fa26 	bl	8000158 <__udivsi3>
  htim1.Init.Prescaler = uwPrescalerValue;
  htim1.Init.ClockDivision = 0;
 8000d0c:	2300      	movs	r3, #0
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000d0e:	3801      	subs	r0, #1
  htim1.Init.Prescaler = uwPrescalerValue;
 8000d10:	6060      	str	r0, [r4, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;

  if(HAL_TIM_Base_Init(&htim1) == HAL_OK)
 8000d12:	0020      	movs	r0, r4
  htim1.Init.ClockDivision = 0;
 8000d14:	6123      	str	r3, [r4, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000d16:	60a3      	str	r3, [r4, #8]
  if(HAL_TIM_Base_Init(&htim1) == HAL_OK)
 8000d18:	f001 fc3e 	bl	8002598 <HAL_TIM_Base_Init>
 8000d1c:	0003      	movs	r3, r0
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim1);
  }

  /* Return function status */
  return HAL_ERROR;
 8000d1e:	2001      	movs	r0, #1
  if(HAL_TIM_Base_Init(&htim1) == HAL_OK)
 8000d20:	2b00      	cmp	r3, #0
 8000d22:	d102      	bne.n	8000d2a <HAL_InitTick+0x62>
    return HAL_TIM_Base_Start_IT(&htim1);
 8000d24:	0020      	movs	r0, r4
 8000d26:	f001 fb07 	bl	8002338 <HAL_TIM_Base_Start_IT>
}
 8000d2a:	b006      	add	sp, #24
 8000d2c:	bd10      	pop	{r4, pc}
 8000d2e:	46c0      	nop			; (mov r8, r8)
 8000d30:	40021000 	.word	0x40021000
 8000d34:	2000167c 	.word	0x2000167c
 8000d38:	40012c00 	.word	0x40012c00
 8000d3c:	000f4240 	.word	0x000f4240
 8000d40:	000003e7 	.word	0x000003e7

08000d44 <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000d44:	e7fe      	b.n	8000d44 <NMI_Handler>

08000d46 <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000d46:	e7fe      	b.n	8000d46 <HardFault_Handler>

08000d48 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 1 interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8000d48:	b510      	push	{r4, lr}
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8000d4a:	4802      	ldr	r0, [pc, #8]	; (8000d54 <DMA1_Channel1_IRQHandler+0xc>)
 8000d4c:	f000 fd98 	bl	8001880 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8000d50:	bd10      	pop	{r4, pc}
 8000d52:	46c0      	nop			; (mov r8, r8)
 8000d54:	2000161c 	.word	0x2000161c

08000d58 <TIM1_BRK_UP_TRG_COM_IRQHandler>:

/**
  * @brief This function handles TIM1 break, update, trigger and commutation interrupts.
  */
void TIM1_BRK_UP_TRG_COM_IRQHandler(void)
{
 8000d58:	b510      	push	{r4, lr}
  /* USER CODE BEGIN TIM1_BRK_UP_TRG_COM_IRQn 0 */

  /* USER CODE END TIM1_BRK_UP_TRG_COM_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8000d5a:	4802      	ldr	r0, [pc, #8]	; (8000d64 <TIM1_BRK_UP_TRG_COM_IRQHandler+0xc>)
 8000d5c:	f001 fb20 	bl	80023a0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_UP_TRG_COM_IRQn 1 */

  /* USER CODE END TIM1_BRK_UP_TRG_COM_IRQn 1 */
}
 8000d60:	bd10      	pop	{r4, pc}
 8000d62:	46c0      	nop			; (mov r8, r8)
 8000d64:	2000167c 	.word	0x2000167c

08000d68 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt / USART1 wake-up interrupt through EXTI line 25.
  */
void USART1_IRQHandler(void)
{
 8000d68:	b510      	push	{r4, lr}
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8000d6a:	4802      	ldr	r0, [pc, #8]	; (8000d74 <USART1_IRQHandler+0xc>)
 8000d6c:	f001 fd9e 	bl	80028ac <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8000d70:	bd10      	pop	{r4, pc}
 8000d72:	46c0      	nop			; (mov r8, r8)
 8000d74:	20001568 	.word	0x20001568

08000d78 <SystemInit>:
{
  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8000d78:	2280      	movs	r2, #128	; 0x80
 8000d7a:	4b02      	ldr	r3, [pc, #8]	; (8000d84 <SystemInit+0xc>)
 8000d7c:	0512      	lsls	r2, r2, #20
 8000d7e:	609a      	str	r2, [r3, #8]
#endif
}
 8000d80:	4770      	bx	lr
 8000d82:	46c0      	nop			; (mov r8, r8)
 8000d84:	e000ed00 	.word	0xe000ed00

08000d88 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000d88:	480d      	ldr	r0, [pc, #52]	; (8000dc0 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000d8a:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8000d8c:	f7ff fff4 	bl	8000d78 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000d90:	480c      	ldr	r0, [pc, #48]	; (8000dc4 <LoopForever+0x6>)
  ldr r1, =_edata
 8000d92:	490d      	ldr	r1, [pc, #52]	; (8000dc8 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000d94:	4a0d      	ldr	r2, [pc, #52]	; (8000dcc <LoopForever+0xe>)
  movs r3, #0
 8000d96:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000d98:	e002      	b.n	8000da0 <LoopCopyDataInit>

08000d9a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000d9a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000d9c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000d9e:	3304      	adds	r3, #4

08000da0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000da0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000da2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000da4:	d3f9      	bcc.n	8000d9a <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000da6:	4a0a      	ldr	r2, [pc, #40]	; (8000dd0 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000da8:	4c0a      	ldr	r4, [pc, #40]	; (8000dd4 <LoopForever+0x16>)
  movs r3, #0
 8000daa:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000dac:	e001      	b.n	8000db2 <LoopFillZerobss>

08000dae <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000dae:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000db0:	3204      	adds	r2, #4

08000db2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000db2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000db4:	d3fb      	bcc.n	8000dae <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000db6:	f005 f92f 	bl	8006018 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 8000dba:	f7ff fcf5 	bl	80007a8 <main>

08000dbe <LoopForever>:

LoopForever:
  b LoopForever
 8000dbe:	e7fe      	b.n	8000dbe <LoopForever>
  ldr   r0, =_estack
 8000dc0:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 8000dc4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000dc8:	20000010 	.word	0x20000010
  ldr r2, =_sidata
 8000dcc:	08006280 	.word	0x08006280
  ldr r2, =_sbss
 8000dd0:	20000010 	.word	0x20000010
  ldr r4, =_ebss
 8000dd4:	2000170c 	.word	0x2000170c

08000dd8 <ADC1_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000dd8:	e7fe      	b.n	8000dd8 <ADC1_IRQHandler>
	...

08000ddc <HAL_Init>:
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000ddc:	2380      	movs	r3, #128	; 0x80
 8000dde:	4a08      	ldr	r2, [pc, #32]	; (8000e00 <HAL_Init+0x24>)
 8000de0:	005b      	lsls	r3, r3, #1
 8000de2:	6811      	ldr	r1, [r2, #0]
{
 8000de4:	b510      	push	{r4, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000de6:	430b      	orrs	r3, r1
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000de8:	2000      	movs	r0, #0
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000dea:	6013      	str	r3, [r2, #0]
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000dec:	f7ff ff6c 	bl	8000cc8 <HAL_InitTick>
 8000df0:	1e04      	subs	r4, r0, #0
 8000df2:	d103      	bne.n	8000dfc <HAL_Init+0x20>
    status = HAL_ERROR;
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 8000df4:	f7ff fe9a 	bl	8000b2c <HAL_MspInit>
  }

  /* Return function status */
  return status;
}
 8000df8:	0020      	movs	r0, r4
 8000dfa:	bd10      	pop	{r4, pc}
    status = HAL_ERROR;
 8000dfc:	2401      	movs	r4, #1
 8000dfe:	e7fb      	b.n	8000df8 <HAL_Init+0x1c>
 8000e00:	40022000 	.word	0x40022000

08000e04 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += (uint32_t)uwTickFreq;
 8000e04:	4a03      	ldr	r2, [pc, #12]	; (8000e14 <HAL_IncTick+0x10>)
 8000e06:	4b04      	ldr	r3, [pc, #16]	; (8000e18 <HAL_IncTick+0x14>)
 8000e08:	6811      	ldr	r1, [r2, #0]
 8000e0a:	781b      	ldrb	r3, [r3, #0]
 8000e0c:	185b      	adds	r3, r3, r1
 8000e0e:	6013      	str	r3, [r2, #0]
}
 8000e10:	4770      	bx	lr
 8000e12:	46c0      	nop			; (mov r8, r8)
 8000e14:	200016c8 	.word	0x200016c8
 8000e18:	20000004 	.word	0x20000004

08000e1c <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8000e1c:	4b01      	ldr	r3, [pc, #4]	; (8000e24 <HAL_GetTick+0x8>)
 8000e1e:	6818      	ldr	r0, [r3, #0]
}
 8000e20:	4770      	bx	lr
 8000e22:	46c0      	nop			; (mov r8, r8)
 8000e24:	200016c8 	.word	0x200016c8

08000e28 <LL_ADC_REG_IsConversionOngoing>:
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8000e28:	6880      	ldr	r0, [r0, #8]
 8000e2a:	0740      	lsls	r0, r0, #29
 8000e2c:	0fc0      	lsrs	r0, r0, #31
}
 8000e2e:	4770      	bx	lr

08000e30 <HAL_ADC_Init>:
{
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  uint32_t tmpCFGR1 = 0UL;
  uint32_t tmpCFGR2 = 0UL;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8000e30:	2300      	movs	r3, #0
{
 8000e32:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000e34:	b087      	sub	sp, #28
  __IO uint32_t wait_loop_index = 0UL;
 8000e36:	9305      	str	r3, [sp, #20]

  /* Check ADC handle */
  if (hadc == NULL)
  {
    return HAL_ERROR;
 8000e38:	3301      	adds	r3, #1
{
 8000e3a:	1e04      	subs	r4, r0, #0
    return HAL_ERROR;
 8000e3c:	9301      	str	r3, [sp, #4]
  if (hadc == NULL)
 8000e3e:	d100      	bne.n	8000e42 <HAL_ADC_Init+0x12>
 8000e40:	e0c1      	b.n	8000fc6 <HAL_ADC_Init+0x196>
  /* continuous mode is disabled.                                             */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8000e42:	6d85      	ldr	r5, [r0, #88]	; 0x58
 8000e44:	2d00      	cmp	r5, #0
 8000e46:	d105      	bne.n	8000e54 <HAL_ADC_Init+0x24>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8000e48:	f7ff fe8c 	bl	8000b64 <HAL_ADC_MspInit>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8000e4c:	0023      	movs	r3, r4
 8000e4e:	3354      	adds	r3, #84	; 0x54
    ADC_CLEAR_ERRORCODE(hadc);
 8000e50:	65e5      	str	r5, [r4, #92]	; 0x5c
    hadc->Lock = HAL_UNLOCKED;
 8000e52:	701d      	strb	r5, [r3, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8000e54:	2380      	movs	r3, #128	; 0x80
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8000e56:	6826      	ldr	r6, [r4, #0]
 8000e58:	055b      	lsls	r3, r3, #21
 8000e5a:	68b2      	ldr	r2, [r6, #8]
 8000e5c:	421a      	tst	r2, r3
 8000e5e:	d100      	bne.n	8000e62 <HAL_ADC_Init+0x32>
 8000e60:	e0b4      	b.n	8000fcc <HAL_ADC_Init+0x19c>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000e62:	2200      	movs	r2, #0
 8000e64:	68b3      	ldr	r3, [r6, #8]
 8000e66:	9201      	str	r2, [sp, #4]
 8000e68:	00db      	lsls	r3, r3, #3
 8000e6a:	d408      	bmi.n	8000e7e <HAL_ADC_Init+0x4e>
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000e6c:	2310      	movs	r3, #16

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000e6e:	2501      	movs	r5, #1
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000e70:	6da2      	ldr	r2, [r4, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 8000e72:	9501      	str	r5, [sp, #4]
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000e74:	4313      	orrs	r3, r2
 8000e76:	65a3      	str	r3, [r4, #88]	; 0x58
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000e78:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8000e7a:	432b      	orrs	r3, r5
 8000e7c:	65e3      	str	r3, [r4, #92]	; 0x5c

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8000e7e:	0030      	movs	r0, r6
 8000e80:	f7ff ffd2 	bl	8000e28 <LL_ADC_REG_IsConversionOngoing>

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8000e84:	2310      	movs	r3, #16
 8000e86:	6da2      	ldr	r2, [r4, #88]	; 0x58
 8000e88:	401a      	ands	r2, r3
 8000e8a:	4310      	orrs	r0, r2
 8000e8c:	d000      	beq.n	8000e90 <HAL_ADC_Init+0x60>
 8000e8e:	e0ec      	b.n	800106a <HAL_ADC_Init+0x23a>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8000e90:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8000e92:	4a79      	ldr	r2, [pc, #484]	; (8001078 <HAL_ADC_Init+0x248>)
  uint32_t tmpCFGR2 = 0UL;
 8000e94:	0001      	movs	r1, r0
    ADC_STATE_CLR_SET(hadc->State,
 8000e96:	401a      	ands	r2, r3
 8000e98:	2302      	movs	r3, #2
 8000e9a:	4313      	orrs	r3, r2
 8000e9c:	65a3      	str	r3, [r4, #88]	; 0x58
    /*  - Oversampling                                                        */
    /*  - Trigger frequency mode                                              */
    /* Note: If low power mode AutoPowerOff is enabled, ADC enable            */
    /*       and disable phases are performed automatically by hardware       */
    /*       (in this case, flag ADC_FLAG_RDY is not set).                    */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8000e9e:	6823      	ldr	r3, [r4, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8000ea0:	689a      	ldr	r2, [r3, #8]
 8000ea2:	07d2      	lsls	r2, r2, #31
 8000ea4:	d431      	bmi.n	8000f0a <HAL_ADC_Init+0xda>

      tmpCFGR2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
                   hadc->Init.TriggerFrequencyMode
                  );

      if (hadc->Init.OversamplingMode == ENABLE)
 8000ea6:	0026      	movs	r6, r4
      MODIFY_REG(hadc->Instance->CFGR1,
 8000ea8:	68da      	ldr	r2, [r3, #12]
 8000eaa:	3118      	adds	r1, #24
 8000eac:	438a      	bics	r2, r1
 8000eae:	68a1      	ldr	r1, [r4, #8]
      if (hadc->Init.OversamplingMode == ENABLE)
 8000eb0:	363c      	adds	r6, #60	; 0x3c
      MODIFY_REG(hadc->Instance->CFGR1,
 8000eb2:	430a      	orrs	r2, r1
 8000eb4:	60da      	str	r2, [r3, #12]
      tmpCFGR2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8000eb6:	6862      	ldr	r2, [r4, #4]
 8000eb8:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
      if (hadc->Init.OversamplingMode == ENABLE)
 8000eba:	7835      	ldrb	r5, [r6, #0]
      tmpCFGR2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8000ebc:	0f97      	lsrs	r7, r2, #30
 8000ebe:	07bf      	lsls	r7, r7, #30
 8000ec0:	4339      	orrs	r1, r7
      if (hadc->Init.OversamplingMode == ENABLE)
 8000ec2:	9502      	str	r5, [sp, #8]
 8000ec4:	2d01      	cmp	r5, #1
 8000ec6:	d108      	bne.n	8000eda <HAL_ADC_Init+0xaa>
      {
        tmpCFGR2 |= (ADC_CFGR2_OVSE |
 8000ec8:	6c25      	ldr	r5, [r4, #64]	; 0x40
 8000eca:	6c66      	ldr	r6, [r4, #68]	; 0x44
 8000ecc:	4335      	orrs	r5, r6
 8000ece:	4329      	orrs	r1, r5
 8000ed0:	6ca5      	ldr	r5, [r4, #72]	; 0x48
 8000ed2:	4329      	orrs	r1, r5
 8000ed4:	9d02      	ldr	r5, [sp, #8]
 8000ed6:	4339      	orrs	r1, r7
 8000ed8:	4329      	orrs	r1, r5
                     hadc->Init.Oversampling.RightBitShift |
                     hadc->Init.Oversampling.TriggeredMode
                    );
      }

      MODIFY_REG(hadc->Instance->CFGR2,
 8000eda:	691e      	ldr	r6, [r3, #16]
 8000edc:	4f67      	ldr	r7, [pc, #412]	; (800107c <HAL_ADC_Init+0x24c>)
 8000ede:	403e      	ands	r6, r7
                 ADC_CFGR2_TOVS,
                 tmpCFGR2);

      /* Configuration of ADC clock mode: asynchronous clock source           */
      /* with selectable prescaler.                                           */
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 8000ee0:	2780      	movs	r7, #128	; 0x80
      MODIFY_REG(hadc->Instance->CFGR2,
 8000ee2:	430e      	orrs	r6, r1
 8000ee4:	611e      	str	r6, [r3, #16]
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 8000ee6:	0056      	lsls	r6, r2, #1
 8000ee8:	0876      	lsrs	r6, r6, #1
 8000eea:	05ff      	lsls	r7, r7, #23
 8000eec:	42be      	cmp	r6, r7
 8000eee:	d00c      	beq.n	8000f0a <HAL_ADC_Init+0xda>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 8000ef0:	2680      	movs	r6, #128	; 0x80
 8000ef2:	0636      	lsls	r6, r6, #24
 8000ef4:	42b2      	cmp	r2, r6
 8000ef6:	d008      	beq.n	8000f0a <HAL_ADC_Init+0xda>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV4))
      {
        MODIFY_REG(ADC1_COMMON->CCR,
 8000ef8:	4e61      	ldr	r6, [pc, #388]	; (8001080 <HAL_ADC_Init+0x250>)
 8000efa:	4f62      	ldr	r7, [pc, #392]	; (8001084 <HAL_ADC_Init+0x254>)
 8000efc:	6835      	ldr	r5, [r6, #0]
 8000efe:	402f      	ands	r7, r5
 8000f00:	25f0      	movs	r5, #240	; 0xf0
 8000f02:	03ad      	lsls	r5, r5, #14
 8000f04:	402a      	ands	r2, r5
 8000f06:	433a      	orrs	r2, r7
 8000f08:	6032      	str	r2, [r6, #0]
    /*  - external trigger polarity                                           */
    /*  - data alignment                                                      */
    /*  - resolution                                                          */
    /*  - scan direction                                                      */
    /*  - DMA continuous request                                              */
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 8000f0a:	7e26      	ldrb	r6, [r4, #24]
                 ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 8000f0c:	7e62      	ldrb	r2, [r4, #25]
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 8000f0e:	03b6      	lsls	r6, r6, #14
                 ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 8000f10:	03d2      	lsls	r2, r2, #15
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 8000f12:	4316      	orrs	r6, r2
                 ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 8000f14:	7ea2      	ldrb	r2, [r4, #26]
 8000f16:	4694      	mov	ip, r2
 8000f18:	0357      	lsls	r7, r2, #13
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 8000f1a:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8000f1c:	2a00      	cmp	r2, #0
 8000f1e:	d001      	beq.n	8000f24 <HAL_ADC_Init+0xf4>
 8000f20:	2280      	movs	r2, #128	; 0x80
 8000f22:	0152      	lsls	r2, r2, #5
 8000f24:	68e5      	ldr	r5, [r4, #12]
 8000f26:	432e      	orrs	r6, r5
                 hadc->Init.DataAlign                                           |
                 ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 8000f28:	6925      	ldr	r5, [r4, #16]
 8000f2a:	433e      	orrs	r6, r7
 8000f2c:	9603      	str	r6, [sp, #12]
 8000f2e:	9502      	str	r5, [sp, #8]
 8000f30:	2d00      	cmp	r5, #0
 8000f32:	da60      	bge.n	8000ff6 <HAL_ADC_Init+0x1c6>
 8000f34:	006f      	lsls	r7, r5, #1
 8000f36:	087f      	lsrs	r7, r7, #1
                 ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8000f38:	0026      	movs	r6, r4
 8000f3a:	362c      	adds	r6, #44	; 0x2c
 8000f3c:	7836      	ldrb	r6, [r6, #0]
                 ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 8000f3e:	9d03      	ldr	r5, [sp, #12]
                 ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8000f40:	0076      	lsls	r6, r6, #1
                 ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 8000f42:	432e      	orrs	r6, r5
 8000f44:	4332      	orrs	r2, r6

    /* Update setting of discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8000f46:	1c66      	adds	r6, r4, #1
 8000f48:	7ff6      	ldrb	r6, [r6, #31]
                 ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 8000f4a:	433a      	orrs	r2, r7
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8000f4c:	2e01      	cmp	r6, #1
 8000f4e:	d105      	bne.n	8000f5c <HAL_ADC_Init+0x12c>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8000f50:	4665      	mov	r5, ip
 8000f52:	2d00      	cmp	r5, #0
 8000f54:	d152      	bne.n	8000ffc <HAL_ADC_Init+0x1cc>
      {
        /* Enable the selected ADC group regular discontinuous mode */
        tmpCFGR1 |= ADC_CFGR1_DISCEN;
 8000f56:	2680      	movs	r6, #128	; 0x80
 8000f58:	0276      	lsls	r6, r6, #9
 8000f5a:	4332      	orrs	r2, r6
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8000f5c:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8000f5e:	2e00      	cmp	r6, #0
 8000f60:	d005      	beq.n	8000f6e <HAL_ADC_Init+0x13e>
    {
      tmpCFGR1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 8000f62:	27e0      	movs	r7, #224	; 0xe0
 8000f64:	6aa5      	ldr	r5, [r4, #40]	; 0x28
 8000f66:	007f      	lsls	r7, r7, #1
 8000f68:	403e      	ands	r6, r7
 8000f6a:	432e      	orrs	r6, r5
 8000f6c:	4332      	orrs	r2, r6
                   hadc->Init.ExternalTrigConvEdge);
    }

    /* Update ADC configuration register with previous settings */
    MODIFY_REG(hadc->Instance->CFGR1,
 8000f6e:	68de      	ldr	r6, [r3, #12]
 8000f70:	4f45      	ldr	r7, [pc, #276]	; (8001088 <HAL_ADC_Init+0x258>)
  MODIFY_REG(ADCx->SMPR,
 8000f72:	6b65      	ldr	r5, [r4, #52]	; 0x34
 8000f74:	403e      	ands	r6, r7
 8000f76:	4316      	orrs	r6, r2
 8000f78:	60de      	str	r6, [r3, #12]
               ADC_CFGR1_ALIGN   |
               ADC_CFGR1_SCANDIR |
               ADC_CFGR1_DMACFG,
               tmpCFGR1);

    MODIFY_REG(hadc->Instance->CFGR2,
 8000f7a:	691e      	ldr	r6, [r3, #16]
 8000f7c:	4f43      	ldr	r7, [pc, #268]	; (800108c <HAL_ADC_Init+0x25c>)
 8000f7e:	403e      	ands	r6, r7
 8000f80:	4331      	orrs	r1, r6
 8000f82:	2607      	movs	r6, #7
 8000f84:	2770      	movs	r7, #112	; 0x70
 8000f86:	6119      	str	r1, [r3, #16]
 8000f88:	6959      	ldr	r1, [r3, #20]
 8000f8a:	43b1      	bics	r1, r6
 8000f8c:	4329      	orrs	r1, r5
 8000f8e:	6159      	str	r1, [r3, #20]
 8000f90:	695e      	ldr	r6, [r3, #20]
 8000f92:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8000f94:	43be      	bics	r6, r7
 8000f96:	0109      	lsls	r1, r1, #4
 8000f98:	4331      	orrs	r1, r6
 8000f9a:	6159      	str	r1, [r3, #20]
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */
    /*   Channels must be configured into each rank using function            */
    /*   "HAL_ADC_ConfigChannel()".                                           */
    if (hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)
 8000f9c:	9902      	ldr	r1, [sp, #8]
 8000f9e:	2900      	cmp	r1, #0
 8000fa0:	d134      	bne.n	800100c <HAL_ADC_Init+0x1dc>
    {
      /* Set sequencer scan length by clearing ranks above rank 1             */
      /* and do not modify rank 1 value.                                      */
      SET_BIT(hadc->Instance->CHSELR,
 8000fa2:	6a98      	ldr	r0, [r3, #40]	; 0x28
 8000fa4:	3910      	subs	r1, #16
      if (ADCGroupRegularSequencerRanksCount == 1UL)
      {
        /* Set ADC group regular sequencer:                                   */
        /* Set sequencer scan length by clearing ranks above rank 1           */
        /* and do not modify rank 1 value.                                    */
        SET_BIT(hadc->Instance->CHSELR,
 8000fa6:	4301      	orrs	r1, r0
        /*          therefore after the first call of "HAL_ADC_Init()",       */
        /*          each rank corresponding to parameter "NbrOfConversion"    */
        /*          must be set using "HAL_ADC_ConfigChannel()".              */
        /*  - Set sequencer scan length by clearing ranks above maximum rank  */
        /*    and do not modify other ranks value.                            */
        MODIFY_REG(hadc->Instance->CHSELR,
 8000fa8:	6299      	str	r1, [r3, #40]	; 0x28
    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core peripheral clocking.        */
    /* Check through register CFGR1 (excluding analog watchdog configuration: */
    /* set into separate dedicated function, and bits of ADC resolution set   */
    /* out of temporary variable 'tmpCFGR1').                                 */
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWD1CH | ADC_CFGR1_AWD1EN | ADC_CFGR1_AWD1SGL | ADC_CFGR1_RES))
 8000faa:	68db      	ldr	r3, [r3, #12]
 8000fac:	4938      	ldr	r1, [pc, #224]	; (8001090 <HAL_ADC_Init+0x260>)
 8000fae:	400b      	ands	r3, r1
 8000fb0:	4293      	cmp	r3, r2
 8000fb2:	d14d      	bne.n	8001050 <HAL_ADC_Init+0x220>
        == tmpCFGR1)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8000fb4:	2300      	movs	r3, #0

      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8000fb6:	2203      	movs	r2, #3
      ADC_CLEAR_ERRORCODE(hadc);
 8000fb8:	65e3      	str	r3, [r4, #92]	; 0x5c
      ADC_STATE_CLR_SET(hadc->State,
 8000fba:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8000fbc:	4393      	bics	r3, r2
 8000fbe:	001a      	movs	r2, r3
 8000fc0:	2301      	movs	r3, #1
 8000fc2:	4313      	orrs	r3, r2
 8000fc4:	65a3      	str	r3, [r4, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
  }

  return tmp_hal_status;
}
 8000fc6:	9801      	ldr	r0, [sp, #4]
 8000fc8:	b007      	add	sp, #28
 8000fca:	bdf0      	pop	{r4, r5, r6, r7, pc}
  MODIFY_REG(ADCx->CR,
 8000fcc:	68b2      	ldr	r2, [r6, #8]
 8000fce:	4931      	ldr	r1, [pc, #196]	; (8001094 <HAL_ADC_Init+0x264>)
 8000fd0:	400a      	ands	r2, r1
 8000fd2:	4313      	orrs	r3, r2
 8000fd4:	60b3      	str	r3, [r6, #8]
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8000fd6:	4b30      	ldr	r3, [pc, #192]	; (8001098 <HAL_ADC_Init+0x268>)
 8000fd8:	4930      	ldr	r1, [pc, #192]	; (800109c <HAL_ADC_Init+0x26c>)
 8000fda:	6818      	ldr	r0, [r3, #0]
 8000fdc:	f7ff f8bc 	bl	8000158 <__udivsi3>
 8000fe0:	3001      	adds	r0, #1
 8000fe2:	0040      	lsls	r0, r0, #1
 8000fe4:	9005      	str	r0, [sp, #20]
    while (wait_loop_index != 0UL)
 8000fe6:	9b05      	ldr	r3, [sp, #20]
 8000fe8:	2b00      	cmp	r3, #0
 8000fea:	d100      	bne.n	8000fee <HAL_ADC_Init+0x1be>
 8000fec:	e739      	b.n	8000e62 <HAL_ADC_Init+0x32>
      wait_loop_index--;
 8000fee:	9b05      	ldr	r3, [sp, #20]
 8000ff0:	3b01      	subs	r3, #1
 8000ff2:	9305      	str	r3, [sp, #20]
 8000ff4:	e7f7      	b.n	8000fe6 <HAL_ADC_Init+0x1b6>
                 ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 8000ff6:	2780      	movs	r7, #128	; 0x80
 8000ff8:	03bf      	lsls	r7, r7, #14
 8000ffa:	e79d      	b.n	8000f38 <HAL_ADC_Init+0x108>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000ffc:	2720      	movs	r7, #32
 8000ffe:	6da5      	ldr	r5, [r4, #88]	; 0x58
 8001000:	432f      	orrs	r7, r5
 8001002:	65a7      	str	r7, [r4, #88]	; 0x58
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001004:	6de7      	ldr	r7, [r4, #92]	; 0x5c
 8001006:	433e      	orrs	r6, r7
 8001008:	65e6      	str	r6, [r4, #92]	; 0x5c
 800100a:	e7a7      	b.n	8000f5c <HAL_ADC_Init+0x12c>
    else if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 800100c:	2180      	movs	r1, #128	; 0x80
 800100e:	9d02      	ldr	r5, [sp, #8]
 8001010:	0389      	lsls	r1, r1, #14
 8001012:	428d      	cmp	r5, r1
 8001014:	d1c9      	bne.n	8000faa <HAL_ADC_Init+0x17a>
        if (((hadc->ADCGroupRegularSequencerRanks >> (ADCGroupRegularSequencerRanksCount * 4UL)) & ADC_CHSELR_SQ1) ==
 8001016:	270f      	movs	r7, #15
 8001018:	6e26      	ldr	r6, [r4, #96]	; 0x60
 800101a:	0035      	movs	r5, r6
 800101c:	0081      	lsls	r1, r0, #2
 800101e:	40cd      	lsrs	r5, r1
 8001020:	0029      	movs	r1, r5
 8001022:	4039      	ands	r1, r7
 8001024:	290f      	cmp	r1, #15
 8001026:	d00d      	beq.n	8001044 <HAL_ADC_Init+0x214>
      for (ADCGroupRegularSequencerRanksCount = 0UL; ADCGroupRegularSequencerRanksCount < (8UL); ADCGroupRegularSequencerRanksCount++)
 8001028:	3001      	adds	r0, #1
 800102a:	2808      	cmp	r0, #8
 800102c:	d1f5      	bne.n	800101a <HAL_ADC_Init+0x1ea>
        MODIFY_REG(hadc->Instance->CHSELR,
 800102e:	201c      	movs	r0, #28
 8001030:	6a99      	ldr	r1, [r3, #40]	; 0x28
 8001032:	69e1      	ldr	r1, [r4, #28]
 8001034:	3901      	subs	r1, #1
 8001036:	0089      	lsls	r1, r1, #2
 8001038:	4001      	ands	r1, r0
 800103a:	382c      	subs	r0, #44	; 0x2c
 800103c:	4088      	lsls	r0, r1
 800103e:	0001      	movs	r1, r0
 8001040:	4331      	orrs	r1, r6
 8001042:	e7b1      	b.n	8000fa8 <HAL_ADC_Init+0x178>
      if (ADCGroupRegularSequencerRanksCount == 1UL)
 8001044:	2801      	cmp	r0, #1
 8001046:	d1f2      	bne.n	800102e <HAL_ADC_Init+0x1fe>
        SET_BIT(hadc->Instance->CHSELR,
 8001048:	2110      	movs	r1, #16
 800104a:	6a98      	ldr	r0, [r3, #40]	; 0x28
 800104c:	4249      	negs	r1, r1
 800104e:	e7aa      	b.n	8000fa6 <HAL_ADC_Init+0x176>
      ADC_STATE_CLR_SET(hadc->State,
 8001050:	2212      	movs	r2, #18
 8001052:	6da3      	ldr	r3, [r4, #88]	; 0x58
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001054:	2501      	movs	r5, #1
      ADC_STATE_CLR_SET(hadc->State,
 8001056:	4393      	bics	r3, r2
 8001058:	001a      	movs	r2, r3
 800105a:	2310      	movs	r3, #16
 800105c:	4313      	orrs	r3, r2
 800105e:	65a3      	str	r3, [r4, #88]	; 0x58
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001060:	6de3      	ldr	r3, [r4, #92]	; 0x5c
      tmp_hal_status = HAL_ERROR;
 8001062:	9501      	str	r5, [sp, #4]
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001064:	432b      	orrs	r3, r5
 8001066:	65e3      	str	r3, [r4, #92]	; 0x5c
      tmp_hal_status = HAL_ERROR;
 8001068:	e7ad      	b.n	8000fc6 <HAL_ADC_Init+0x196>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800106a:	6da2      	ldr	r2, [r4, #88]	; 0x58
 800106c:	4313      	orrs	r3, r2
 800106e:	65a3      	str	r3, [r4, #88]	; 0x58
    tmp_hal_status = HAL_ERROR;
 8001070:	2301      	movs	r3, #1
 8001072:	9301      	str	r3, [sp, #4]
 8001074:	e7a7      	b.n	8000fc6 <HAL_ADC_Init+0x196>
 8001076:	46c0      	nop			; (mov r8, r8)
 8001078:	fffffefd 	.word	0xfffffefd
 800107c:	1ffffc02 	.word	0x1ffffc02
 8001080:	40012708 	.word	0x40012708
 8001084:	ffc3ffff 	.word	0xffc3ffff
 8001088:	fffe0219 	.word	0xfffe0219
 800108c:	dffffc02 	.word	0xdffffc02
 8001090:	833fffe7 	.word	0x833fffe7
 8001094:	6fffffe8 	.word	0x6fffffe8
 8001098:	20000000 	.word	0x20000000
 800109c:	00030d40 	.word	0x00030d40

080010a0 <HAL_ADC_ConvCpltCallback>:
 80010a0:	4770      	bx	lr

080010a2 <HAL_ADC_ConvHalfCpltCallback>:
 80010a2:	4770      	bx	lr

080010a4 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 80010a4:	b510      	push	{r4, lr}

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 80010a6:	6a80      	ldr	r0, [r0, #40]	; 0x28
 80010a8:	f7ff fffb 	bl	80010a2 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80010ac:	bd10      	pop	{r4, pc}

080010ae <HAL_ADC_ErrorCallback>:
 80010ae:	4770      	bx	lr

080010b0 <ADC_DMAError>:
{
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 80010b0:	2340      	movs	r3, #64	; 0x40
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80010b2:	6a80      	ldr	r0, [r0, #40]	; 0x28
{
 80010b4:	b510      	push	{r4, lr}
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 80010b6:	6d82      	ldr	r2, [r0, #88]	; 0x58
 80010b8:	4313      	orrs	r3, r2
 80010ba:	6583      	str	r3, [r0, #88]	; 0x58

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 80010bc:	2304      	movs	r3, #4
 80010be:	6dc2      	ldr	r2, [r0, #92]	; 0x5c
 80010c0:	4313      	orrs	r3, r2
 80010c2:	65c3      	str	r3, [r0, #92]	; 0x5c

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 80010c4:	f7ff fff3 	bl	80010ae <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80010c8:	bd10      	pop	{r4, pc}
	...

080010cc <ADC_DMAConvCplt>:
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 80010cc:	2350      	movs	r3, #80	; 0x50
{
 80010ce:	b510      	push	{r4, lr}
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80010d0:	6a84      	ldr	r4, [r0, #40]	; 0x28
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 80010d2:	6da2      	ldr	r2, [r4, #88]	; 0x58
 80010d4:	421a      	tst	r2, r3
 80010d6:	d12c      	bne.n	8001132 <ADC_DMAConvCplt+0x66>
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80010d8:	6da2      	ldr	r2, [r4, #88]	; 0x58
 80010da:	33b1      	adds	r3, #177	; 0xb1
 80010dc:	33ff      	adds	r3, #255	; 0xff
 80010de:	4313      	orrs	r3, r2
 80010e0:	65a3      	str	r3, [r4, #88]	; 0x58
  return ((READ_BIT(ADCx->CFGR1, ADC_CFGR1_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR1_EXTEN)) ? 1UL : 0UL);
 80010e2:	23c0      	movs	r3, #192	; 0xc0
    if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 80010e4:	6820      	ldr	r0, [r4, #0]
 80010e6:	011b      	lsls	r3, r3, #4
 80010e8:	68c2      	ldr	r2, [r0, #12]
 80010ea:	421a      	tst	r2, r3
 80010ec:	d114      	bne.n	8001118 <ADC_DMAConvCplt+0x4c>
        && (hadc->Init.ContinuousConvMode == DISABLE)
 80010ee:	7ea3      	ldrb	r3, [r4, #26]
 80010f0:	2b00      	cmp	r3, #0
 80010f2:	d111      	bne.n	8001118 <ADC_DMAConvCplt+0x4c>
      if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 80010f4:	6803      	ldr	r3, [r0, #0]
 80010f6:	071b      	lsls	r3, r3, #28
 80010f8:	d50e      	bpl.n	8001118 <ADC_DMAConvCplt+0x4c>
        if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80010fa:	f7ff fe95 	bl	8000e28 <LL_ADC_REG_IsConversionOngoing>
 80010fe:	2800      	cmp	r0, #0
 8001100:	d10e      	bne.n	8001120 <ADC_DMAConvCplt+0x54>
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8001102:	210c      	movs	r1, #12
 8001104:	6822      	ldr	r2, [r4, #0]
 8001106:	6853      	ldr	r3, [r2, #4]
 8001108:	438b      	bics	r3, r1
 800110a:	6053      	str	r3, [r2, #4]
          ADC_STATE_CLR_SET(hadc->State,
 800110c:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800110e:	4a0e      	ldr	r2, [pc, #56]	; (8001148 <ADC_DMAConvCplt+0x7c>)
 8001110:	401a      	ands	r2, r3
 8001112:	2301      	movs	r3, #1
 8001114:	4313      	orrs	r3, r2
 8001116:	65a3      	str	r3, [r4, #88]	; 0x58
    HAL_ADC_ConvCpltCallback(hadc);
 8001118:	0020      	movs	r0, r4
 800111a:	f7ff ffc1 	bl	80010a0 <HAL_ADC_ConvCpltCallback>
}
 800111e:	bd10      	pop	{r4, pc}
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001120:	2320      	movs	r3, #32
 8001122:	6da2      	ldr	r2, [r4, #88]	; 0x58
 8001124:	4313      	orrs	r3, r2
 8001126:	65a3      	str	r3, [r4, #88]	; 0x58
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001128:	2301      	movs	r3, #1
 800112a:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 800112c:	4313      	orrs	r3, r2
 800112e:	65e3      	str	r3, [r4, #92]	; 0x5c
 8001130:	e7f2      	b.n	8001118 <ADC_DMAConvCplt+0x4c>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8001132:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8001134:	06db      	lsls	r3, r3, #27
 8001136:	d503      	bpl.n	8001140 <ADC_DMAConvCplt+0x74>
      HAL_ADC_ErrorCallback(hadc);
 8001138:	0020      	movs	r0, r4
 800113a:	f7ff ffb8 	bl	80010ae <HAL_ADC_ErrorCallback>
 800113e:	e7ee      	b.n	800111e <ADC_DMAConvCplt+0x52>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8001140:	6d23      	ldr	r3, [r4, #80]	; 0x50
 8001142:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001144:	4798      	blx	r3
}
 8001146:	e7ea      	b.n	800111e <ADC_DMAConvCplt+0x52>
 8001148:	fffffefe 	.word	0xfffffefe

0800114c <HAL_ADC_ConfigChannel>:
  __IO uint32_t wait_loop_index = 0UL;
 800114c:	2300      	movs	r3, #0
{
 800114e:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001150:	b087      	sub	sp, #28
  __IO uint32_t wait_loop_index = 0UL;
 8001152:	9305      	str	r3, [sp, #20]
  __HAL_LOCK(hadc);
 8001154:	0003      	movs	r3, r0
 8001156:	3354      	adds	r3, #84	; 0x54
 8001158:	781a      	ldrb	r2, [r3, #0]
{
 800115a:	0005      	movs	r5, r0
 800115c:	000e      	movs	r6, r1
  __HAL_LOCK(hadc);
 800115e:	2002      	movs	r0, #2
 8001160:	2a01      	cmp	r2, #1
 8001162:	d100      	bne.n	8001166 <HAL_ADC_ConfigChannel+0x1a>
 8001164:	e0c3      	b.n	80012ee <HAL_ADC_ConfigChannel+0x1a2>
 8001166:	2401      	movs	r4, #1
 8001168:	701c      	strb	r4, [r3, #0]
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800116a:	6828      	ldr	r0, [r5, #0]
 800116c:	f7ff fe5c 	bl	8000e28 <LL_ADC_REG_IsConversionOngoing>
 8001170:	2800      	cmp	r0, #0
 8001172:	d000      	beq.n	8001176 <HAL_ADC_ConfigChannel+0x2a>
 8001174:	e0f9      	b.n	800136a <HAL_ADC_ConfigChannel+0x21e>
    if (pConfig->Rank != ADC_RANK_NONE)
 8001176:	2280      	movs	r2, #128	; 0x80
 8001178:	6873      	ldr	r3, [r6, #4]
 800117a:	0612      	lsls	r2, r2, #24
 800117c:	9301      	str	r3, [sp, #4]
 800117e:	2304      	movs	r3, #4
 8001180:	4694      	mov	ip, r2
 8001182:	692f      	ldr	r7, [r5, #16]
 8001184:	9a01      	ldr	r2, [sp, #4]
 8001186:	439f      	bics	r7, r3
 8001188:	6833      	ldr	r3, [r6, #0]
 800118a:	2a02      	cmp	r2, #2
 800118c:	d100      	bne.n	8001190 <HAL_ADC_ConfigChannel+0x44>
 800118e:	e0c2      	b.n	8001316 <HAL_ADC_ConfigChannel+0x1ca>
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8001190:	0359      	lsls	r1, r3, #13
 8001192:	0b49      	lsrs	r1, r1, #13
 8001194:	682a      	ldr	r2, [r5, #0]
 8001196:	9102      	str	r1, [sp, #8]
 8001198:	4567      	cmp	r7, ip
 800119a:	d10f      	bne.n	80011bc <HAL_ADC_ConfigChannel+0x70>
  SET_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 800119c:	6a90      	ldr	r0, [r2, #40]	; 0x28
  MODIFY_REG(ADCx->CHSELR,
 800119e:	4301      	orrs	r1, r0
 80011a0:	6291      	str	r1, [r2, #40]	; 0x28
  MODIFY_REG(ADCx->SMPR,
 80011a2:	68b1      	ldr	r1, [r6, #8]
 80011a4:	6954      	ldr	r4, [r2, #20]
 80011a6:	0218      	lsls	r0, r3, #8
 80011a8:	4e73      	ldr	r6, [pc, #460]	; (8001378 <HAL_ADC_ConfigChannel+0x22c>)
 80011aa:	4001      	ands	r1, r0
 80011ac:	4031      	ands	r1, r6
 80011ae:	4384      	bics	r4, r0
 80011b0:	4321      	orrs	r1, r4
 80011b2:	6151      	str	r1, [r2, #20]
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 80011b4:	2b00      	cmp	r3, #0
 80011b6:	db64      	blt.n	8001282 <HAL_ADC_ConfigChannel+0x136>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80011b8:	2000      	movs	r0, #0
}
 80011ba:	e095      	b.n	80012e8 <HAL_ADC_ConfigChannel+0x19c>
        MODIFY_REG(hadc->ADCGroupRegularSequencerRanks,
 80011bc:	211f      	movs	r1, #31
 80011be:	9f01      	ldr	r7, [sp, #4]
 80011c0:	400f      	ands	r7, r1
 80011c2:	46bc      	mov	ip, r7
 80011c4:	270f      	movs	r7, #15
 80011c6:	4661      	mov	r1, ip
 80011c8:	408f      	lsls	r7, r1
 80011ca:	43f9      	mvns	r1, r7
 80011cc:	9103      	str	r1, [sp, #12]
 80011ce:	6e29      	ldr	r1, [r5, #96]	; 0x60
 80011d0:	43b9      	bics	r1, r7
 80011d2:	000f      	movs	r7, r1
 80011d4:	9902      	ldr	r1, [sp, #8]
 80011d6:	2900      	cmp	r1, #0
 80011d8:	d114      	bne.n	8001204 <HAL_ADC_ConfigChannel+0xb8>
 80011da:	0e98      	lsrs	r0, r3, #26
 80011dc:	311f      	adds	r1, #31
 80011de:	4008      	ands	r0, r1
 80011e0:	4661      	mov	r1, ip
 80011e2:	4088      	lsls	r0, r1
        if (((pConfig->Rank >> 2UL) + 1UL) <= hadc->Init.NbrOfConversion)
 80011e4:	9901      	ldr	r1, [sp, #4]
        MODIFY_REG(hadc->ADCGroupRegularSequencerRanks,
 80011e6:	4307      	orrs	r7, r0
        if (((pConfig->Rank >> 2UL) + 1UL) <= hadc->Init.NbrOfConversion)
 80011e8:	0889      	lsrs	r1, r1, #2
 80011ea:	69e8      	ldr	r0, [r5, #28]
 80011ec:	3101      	adds	r1, #1
        MODIFY_REG(hadc->ADCGroupRegularSequencerRanks,
 80011ee:	662f      	str	r7, [r5, #96]	; 0x60
        if (((pConfig->Rank >> 2UL) + 1UL) <= hadc->Init.NbrOfConversion)
 80011f0:	4281      	cmp	r1, r0
 80011f2:	d8d6      	bhi.n	80011a2 <HAL_ADC_ConfigChannel+0x56>
  MODIFY_REG(ADCx->CHSELR,
 80011f4:	4664      	mov	r4, ip
 80011f6:	0099      	lsls	r1, r3, #2
 80011f8:	0f09      	lsrs	r1, r1, #28
 80011fa:	40a1      	lsls	r1, r4
 80011fc:	6a90      	ldr	r0, [r2, #40]	; 0x28
 80011fe:	9c03      	ldr	r4, [sp, #12]
 8001200:	4020      	ands	r0, r4
 8001202:	e7cc      	b.n	800119e <HAL_ADC_ConfigChannel+0x52>
        MODIFY_REG(hadc->ADCGroupRegularSequencerRanks,
 8001204:	4223      	tst	r3, r4
 8001206:	d1eb      	bne.n	80011e0 <HAL_ADC_ConfigChannel+0x94>
 8001208:	2102      	movs	r1, #2
 800120a:	0020      	movs	r0, r4
 800120c:	420b      	tst	r3, r1
 800120e:	d1e7      	bne.n	80011e0 <HAL_ADC_ConfigChannel+0x94>
 8001210:	0008      	movs	r0, r1
 8001212:	1849      	adds	r1, r1, r1
 8001214:	420b      	tst	r3, r1
 8001216:	d1e3      	bne.n	80011e0 <HAL_ADC_ConfigChannel+0x94>
 8001218:	3001      	adds	r0, #1
 800121a:	0719      	lsls	r1, r3, #28
 800121c:	d4e0      	bmi.n	80011e0 <HAL_ADC_ConfigChannel+0x94>
 800121e:	3001      	adds	r0, #1
 8001220:	06d9      	lsls	r1, r3, #27
 8001222:	d4dd      	bmi.n	80011e0 <HAL_ADC_ConfigChannel+0x94>
 8001224:	3001      	adds	r0, #1
 8001226:	0699      	lsls	r1, r3, #26
 8001228:	d4da      	bmi.n	80011e0 <HAL_ADC_ConfigChannel+0x94>
 800122a:	3001      	adds	r0, #1
 800122c:	0659      	lsls	r1, r3, #25
 800122e:	d4d7      	bmi.n	80011e0 <HAL_ADC_ConfigChannel+0x94>
 8001230:	3001      	adds	r0, #1
 8001232:	0619      	lsls	r1, r3, #24
 8001234:	d4d4      	bmi.n	80011e0 <HAL_ADC_ConfigChannel+0x94>
 8001236:	3001      	adds	r0, #1
 8001238:	05d9      	lsls	r1, r3, #23
 800123a:	d4d1      	bmi.n	80011e0 <HAL_ADC_ConfigChannel+0x94>
 800123c:	3001      	adds	r0, #1
 800123e:	0599      	lsls	r1, r3, #22
 8001240:	d4ce      	bmi.n	80011e0 <HAL_ADC_ConfigChannel+0x94>
 8001242:	3001      	adds	r0, #1
 8001244:	0559      	lsls	r1, r3, #21
 8001246:	d4cb      	bmi.n	80011e0 <HAL_ADC_ConfigChannel+0x94>
 8001248:	3001      	adds	r0, #1
 800124a:	0519      	lsls	r1, r3, #20
 800124c:	d4c8      	bmi.n	80011e0 <HAL_ADC_ConfigChannel+0x94>
 800124e:	3001      	adds	r0, #1
 8001250:	04d9      	lsls	r1, r3, #19
 8001252:	d4c5      	bmi.n	80011e0 <HAL_ADC_ConfigChannel+0x94>
 8001254:	3001      	adds	r0, #1
 8001256:	0499      	lsls	r1, r3, #18
 8001258:	d4c2      	bmi.n	80011e0 <HAL_ADC_ConfigChannel+0x94>
 800125a:	3001      	adds	r0, #1
 800125c:	0459      	lsls	r1, r3, #17
 800125e:	d4bf      	bmi.n	80011e0 <HAL_ADC_ConfigChannel+0x94>
 8001260:	3001      	adds	r0, #1
 8001262:	0419      	lsls	r1, r3, #16
 8001264:	d4bc      	bmi.n	80011e0 <HAL_ADC_ConfigChannel+0x94>
 8001266:	3001      	adds	r0, #1
 8001268:	03d9      	lsls	r1, r3, #15
 800126a:	d4b9      	bmi.n	80011e0 <HAL_ADC_ConfigChannel+0x94>
 800126c:	3001      	adds	r0, #1
 800126e:	0399      	lsls	r1, r3, #14
 8001270:	d4b6      	bmi.n	80011e0 <HAL_ADC_ConfigChannel+0x94>
 8001272:	2180      	movs	r1, #128	; 0x80
 8001274:	0018      	movs	r0, r3
 8001276:	02c9      	lsls	r1, r1, #11
 8001278:	4008      	ands	r0, r1
 800127a:	420b      	tst	r3, r1
 800127c:	d0b0      	beq.n	80011e0 <HAL_ADC_ConfigChannel+0x94>
 800127e:	2012      	movs	r0, #18
 8001280:	e7ae      	b.n	80011e0 <HAL_ADC_ConfigChannel+0x94>
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8001282:	24e0      	movs	r4, #224	; 0xe0
 8001284:	4a3d      	ldr	r2, [pc, #244]	; (800137c <HAL_ADC_ConfigChannel+0x230>)
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8001286:	483e      	ldr	r0, [pc, #248]	; (8001380 <HAL_ADC_ConfigChannel+0x234>)
 8001288:	6811      	ldr	r1, [r2, #0]
 800128a:	0464      	lsls	r4, r4, #17
 800128c:	400c      	ands	r4, r1
 800128e:	4283      	cmp	r3, r0
 8001290:	d11a      	bne.n	80012c8 <HAL_ADC_ConfigChannel+0x17c>
            ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8001292:	2380      	movs	r3, #128	; 0x80
 8001294:	041b      	lsls	r3, r3, #16
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8001296:	4219      	tst	r1, r3
 8001298:	d18e      	bne.n	80011b8 <HAL_ADC_ConfigChannel+0x6c>
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 800129a:	6811      	ldr	r1, [r2, #0]
 800129c:	4839      	ldr	r0, [pc, #228]	; (8001384 <HAL_ADC_ConfigChannel+0x238>)
 800129e:	4001      	ands	r1, r0
 80012a0:	4321      	orrs	r1, r4
 80012a2:	4319      	orrs	r1, r3
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80012a4:	4b38      	ldr	r3, [pc, #224]	; (8001388 <HAL_ADC_ConfigChannel+0x23c>)
 80012a6:	6011      	str	r1, [r2, #0]
 80012a8:	6818      	ldr	r0, [r3, #0]
 80012aa:	4938      	ldr	r1, [pc, #224]	; (800138c <HAL_ADC_ConfigChannel+0x240>)
 80012ac:	f7fe ff54 	bl	8000158 <__udivsi3>
 80012b0:	1c43      	adds	r3, r0, #1
 80012b2:	200c      	movs	r0, #12
 80012b4:	4358      	muls	r0, r3
 80012b6:	9005      	str	r0, [sp, #20]
          while (wait_loop_index != 0UL)
 80012b8:	9b05      	ldr	r3, [sp, #20]
 80012ba:	2b00      	cmp	r3, #0
 80012bc:	d100      	bne.n	80012c0 <HAL_ADC_ConfigChannel+0x174>
 80012be:	e77b      	b.n	80011b8 <HAL_ADC_ConfigChannel+0x6c>
            wait_loop_index--;
 80012c0:	9b05      	ldr	r3, [sp, #20]
 80012c2:	3b01      	subs	r3, #1
 80012c4:	9305      	str	r3, [sp, #20]
 80012c6:	e7f7      	b.n	80012b8 <HAL_ADC_ConfigChannel+0x16c>
        else if ((pConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 80012c8:	4831      	ldr	r0, [pc, #196]	; (8001390 <HAL_ADC_ConfigChannel+0x244>)
 80012ca:	4283      	cmp	r3, r0
 80012cc:	d111      	bne.n	80012f2 <HAL_ADC_ConfigChannel+0x1a6>
 80012ce:	2680      	movs	r6, #128	; 0x80
 80012d0:	0008      	movs	r0, r1
 80012d2:	0476      	lsls	r6, r6, #17
 80012d4:	4030      	ands	r0, r6
 80012d6:	4231      	tst	r1, r6
 80012d8:	d000      	beq.n	80012dc <HAL_ADC_ConfigChannel+0x190>
 80012da:	e76d      	b.n	80011b8 <HAL_ADC_ConfigChannel+0x6c>
 80012dc:	6811      	ldr	r1, [r2, #0]
 80012de:	4b29      	ldr	r3, [pc, #164]	; (8001384 <HAL_ADC_ConfigChannel+0x238>)
 80012e0:	4019      	ands	r1, r3
 80012e2:	4321      	orrs	r1, r4
 80012e4:	430e      	orrs	r6, r1
 80012e6:	6016      	str	r6, [r2, #0]
  __HAL_UNLOCK(hadc);
 80012e8:	2300      	movs	r3, #0
 80012ea:	3554      	adds	r5, #84	; 0x54
 80012ec:	702b      	strb	r3, [r5, #0]
}
 80012ee:	b007      	add	sp, #28
 80012f0:	bdf0      	pop	{r4, r5, r6, r7, pc}
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 80012f2:	4828      	ldr	r0, [pc, #160]	; (8001394 <HAL_ADC_ConfigChannel+0x248>)
 80012f4:	4283      	cmp	r3, r0
 80012f6:	d000      	beq.n	80012fa <HAL_ADC_ConfigChannel+0x1ae>
 80012f8:	e75e      	b.n	80011b8 <HAL_ADC_ConfigChannel+0x6c>
                 ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 80012fa:	2380      	movs	r3, #128	; 0x80
 80012fc:	0008      	movs	r0, r1
 80012fe:	03db      	lsls	r3, r3, #15
 8001300:	4018      	ands	r0, r3
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 8001302:	4219      	tst	r1, r3
 8001304:	d000      	beq.n	8001308 <HAL_ADC_ConfigChannel+0x1bc>
 8001306:	e757      	b.n	80011b8 <HAL_ADC_ConfigChannel+0x6c>
 8001308:	6811      	ldr	r1, [r2, #0]
 800130a:	4e1e      	ldr	r6, [pc, #120]	; (8001384 <HAL_ADC_ConfigChannel+0x238>)
 800130c:	4031      	ands	r1, r6
 800130e:	4321      	orrs	r1, r4
 8001310:	430b      	orrs	r3, r1
 8001312:	6013      	str	r3, [r2, #0]
}
 8001314:	e7e8      	b.n	80012e8 <HAL_ADC_ConfigChannel+0x19c>
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8001316:	4567      	cmp	r7, ip
 8001318:	d105      	bne.n	8001326 <HAL_ADC_ConfigChannel+0x1da>
        LL_ADC_REG_SetSequencerChRem(hadc->Instance, pConfig->Channel);
 800131a:	6828      	ldr	r0, [r5, #0]
  CLEAR_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 800131c:	0359      	lsls	r1, r3, #13
 800131e:	6a82      	ldr	r2, [r0, #40]	; 0x28
 8001320:	0b49      	lsrs	r1, r1, #13
 8001322:	438a      	bics	r2, r1
 8001324:	6282      	str	r2, [r0, #40]	; 0x28
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8001326:	2b00      	cmp	r3, #0
 8001328:	db00      	blt.n	800132c <HAL_ADC_ConfigChannel+0x1e0>
 800132a:	e745      	b.n	80011b8 <HAL_ADC_ConfigChannel+0x6c>
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 800132c:	4a13      	ldr	r2, [pc, #76]	; (800137c <HAL_ADC_ConfigChannel+0x230>)
        if (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800132e:	4814      	ldr	r0, [pc, #80]	; (8001380 <HAL_ADC_ConfigChannel+0x234>)
 8001330:	6811      	ldr	r1, [r2, #0]
 8001332:	4283      	cmp	r3, r0
 8001334:	d108      	bne.n	8001348 <HAL_ADC_ConfigChannel+0x1fc>
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001336:	23a0      	movs	r3, #160	; 0xa0
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8001338:	6810      	ldr	r0, [r2, #0]
 800133a:	045b      	lsls	r3, r3, #17
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800133c:	4019      	ands	r1, r3
 800133e:	4b11      	ldr	r3, [pc, #68]	; (8001384 <HAL_ADC_ConfigChannel+0x238>)
 8001340:	4003      	ands	r3, r0
 8001342:	4319      	orrs	r1, r3
 8001344:	6011      	str	r1, [r2, #0]
 8001346:	e737      	b.n	80011b8 <HAL_ADC_ConfigChannel+0x6c>
        else if (pConfig->Channel == ADC_CHANNEL_VBAT)
 8001348:	4811      	ldr	r0, [pc, #68]	; (8001390 <HAL_ADC_ConfigChannel+0x244>)
 800134a:	4283      	cmp	r3, r0
 800134c:	d103      	bne.n	8001356 <HAL_ADC_ConfigChannel+0x20a>
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800134e:	23c0      	movs	r3, #192	; 0xc0
 8001350:	6810      	ldr	r0, [r2, #0]
 8001352:	041b      	lsls	r3, r3, #16
 8001354:	e7f2      	b.n	800133c <HAL_ADC_ConfigChannel+0x1f0>
        else if (pConfig->Channel == ADC_CHANNEL_VREFINT)
 8001356:	480f      	ldr	r0, [pc, #60]	; (8001394 <HAL_ADC_ConfigChannel+0x248>)
 8001358:	4283      	cmp	r3, r0
 800135a:	d000      	beq.n	800135e <HAL_ADC_ConfigChannel+0x212>
 800135c:	e72c      	b.n	80011b8 <HAL_ADC_ConfigChannel+0x6c>
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800135e:	20c0      	movs	r0, #192	; 0xc0
 8001360:	0440      	lsls	r0, r0, #17
 8001362:	4001      	ands	r1, r0
 8001364:	6813      	ldr	r3, [r2, #0]
 8001366:	4807      	ldr	r0, [pc, #28]	; (8001384 <HAL_ADC_ConfigChannel+0x238>)
 8001368:	e7ea      	b.n	8001340 <HAL_ADC_ConfigChannel+0x1f4>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800136a:	2320      	movs	r3, #32
 800136c:	6daa      	ldr	r2, [r5, #88]	; 0x58
    tmp_hal_status = HAL_ERROR;
 800136e:	0020      	movs	r0, r4
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001370:	4313      	orrs	r3, r2
 8001372:	65ab      	str	r3, [r5, #88]	; 0x58
    tmp_hal_status = HAL_ERROR;
 8001374:	e7b8      	b.n	80012e8 <HAL_ADC_ConfigChannel+0x19c>
 8001376:	46c0      	nop			; (mov r8, r8)
 8001378:	07ffff00 	.word	0x07ffff00
 800137c:	40012708 	.word	0x40012708
 8001380:	b0001000 	.word	0xb0001000
 8001384:	fe3fffff 	.word	0xfe3fffff
 8001388:	20000000 	.word	0x20000000
 800138c:	00030d40 	.word	0x00030d40
 8001390:	b8004000 	.word	0xb8004000
 8001394:	b4002000 	.word	0xb4002000

08001398 <ADC_Enable>:
  __IO uint32_t wait_loop_index = 0UL;
 8001398:	2300      	movs	r3, #0
{
 800139a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800139c:	0004      	movs	r4, r0
  __IO uint32_t wait_loop_index = 0UL;
 800139e:	9301      	str	r3, [sp, #4]
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80013a0:	6803      	ldr	r3, [r0, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80013a2:	2001      	movs	r0, #1
 80013a4:	689a      	ldr	r2, [r3, #8]
 80013a6:	4202      	tst	r2, r0
 80013a8:	d001      	beq.n	80013ae <ADC_Enable+0x16>
  return HAL_OK;
 80013aa:	2000      	movs	r0, #0
}
 80013ac:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_ADSTP | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 80013ae:	6899      	ldr	r1, [r3, #8]
 80013b0:	4a22      	ldr	r2, [pc, #136]	; (800143c <ADC_Enable+0xa4>)
 80013b2:	4211      	tst	r1, r2
 80013b4:	d007      	beq.n	80013c6 <ADC_Enable+0x2e>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80013b6:	2310      	movs	r3, #16
 80013b8:	6da2      	ldr	r2, [r4, #88]	; 0x58
 80013ba:	4313      	orrs	r3, r2
 80013bc:	65a3      	str	r3, [r4, #88]	; 0x58
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80013be:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 80013c0:	4303      	orrs	r3, r0
 80013c2:	65e3      	str	r3, [r4, #92]	; 0x5c
      return HAL_ERROR;
 80013c4:	e7f2      	b.n	80013ac <ADC_Enable+0x14>
  MODIFY_REG(ADCx->CR,
 80013c6:	689a      	ldr	r2, [r3, #8]
 80013c8:	4e1d      	ldr	r6, [pc, #116]	; (8001440 <ADC_Enable+0xa8>)
 80013ca:	4032      	ands	r2, r6
 80013cc:	4310      	orrs	r0, r2
 80013ce:	6098      	str	r0, [r3, #8]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 80013d0:	4b1c      	ldr	r3, [pc, #112]	; (8001444 <ADC_Enable+0xac>)
 80013d2:	681b      	ldr	r3, [r3, #0]
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 80013d4:	021b      	lsls	r3, r3, #8
 80013d6:	d423      	bmi.n	8001420 <ADC_Enable+0x88>
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 80013d8:	7e63      	ldrb	r3, [r4, #25]
 80013da:	2b01      	cmp	r3, #1
 80013dc:	d0e5      	beq.n	80013aa <ADC_Enable+0x12>
      tickstart = HAL_GetTick();
 80013de:	f7ff fd1d 	bl	8000e1c <HAL_GetTick>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80013e2:	2501      	movs	r5, #1
      tickstart = HAL_GetTick();
 80013e4:	0007      	movs	r7, r0
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80013e6:	6822      	ldr	r2, [r4, #0]
 80013e8:	6813      	ldr	r3, [r2, #0]
 80013ea:	422b      	tst	r3, r5
 80013ec:	d1dd      	bne.n	80013aa <ADC_Enable+0x12>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80013ee:	6893      	ldr	r3, [r2, #8]
        if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80013f0:	422b      	tst	r3, r5
 80013f2:	d103      	bne.n	80013fc <ADC_Enable+0x64>
  MODIFY_REG(ADCx->CR,
 80013f4:	6893      	ldr	r3, [r2, #8]
 80013f6:	4033      	ands	r3, r6
 80013f8:	432b      	orrs	r3, r5
 80013fa:	6093      	str	r3, [r2, #8]
        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80013fc:	f7ff fd0e 	bl	8000e1c <HAL_GetTick>
 8001400:	1bc0      	subs	r0, r0, r7
 8001402:	2802      	cmp	r0, #2
 8001404:	d9ef      	bls.n	80013e6 <ADC_Enable+0x4e>
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8001406:	6823      	ldr	r3, [r4, #0]
 8001408:	681b      	ldr	r3, [r3, #0]
 800140a:	422b      	tst	r3, r5
 800140c:	d1eb      	bne.n	80013e6 <ADC_Enable+0x4e>
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800140e:	2310      	movs	r3, #16
 8001410:	6da2      	ldr	r2, [r4, #88]	; 0x58
            return HAL_ERROR;
 8001412:	2001      	movs	r0, #1
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001414:	4313      	orrs	r3, r2
 8001416:	65a3      	str	r3, [r4, #88]	; 0x58
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001418:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 800141a:	431d      	orrs	r5, r3
 800141c:	65e5      	str	r5, [r4, #92]	; 0x5c
            return HAL_ERROR;
 800141e:	e7c5      	b.n	80013ac <ADC_Enable+0x14>
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_BUFFER_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8001420:	4b09      	ldr	r3, [pc, #36]	; (8001448 <ADC_Enable+0xb0>)
 8001422:	490a      	ldr	r1, [pc, #40]	; (800144c <ADC_Enable+0xb4>)
 8001424:	6818      	ldr	r0, [r3, #0]
 8001426:	f7fe fe97 	bl	8000158 <__udivsi3>
 800142a:	3001      	adds	r0, #1
 800142c:	9001      	str	r0, [sp, #4]
      while (wait_loop_index != 0UL)
 800142e:	9b01      	ldr	r3, [sp, #4]
 8001430:	2b00      	cmp	r3, #0
 8001432:	d0d1      	beq.n	80013d8 <ADC_Enable+0x40>
        wait_loop_index--;
 8001434:	9b01      	ldr	r3, [sp, #4]
 8001436:	3b01      	subs	r3, #1
 8001438:	9301      	str	r3, [sp, #4]
 800143a:	e7f8      	b.n	800142e <ADC_Enable+0x96>
 800143c:	80000017 	.word	0x80000017
 8001440:	7fffffe8 	.word	0x7fffffe8
 8001444:	40012708 	.word	0x40012708
 8001448:	20000000 	.word	0x20000000
 800144c:	00030d40 	.word	0x00030d40

08001450 <HAL_ADC_Start>:
{
 8001450:	b570      	push	{r4, r5, r6, lr}
 8001452:	0004      	movs	r4, r0
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001454:	6800      	ldr	r0, [r0, #0]
 8001456:	f7ff fce7 	bl	8000e28 <LL_ADC_REG_IsConversionOngoing>
 800145a:	0006      	movs	r6, r0
    tmp_hal_status = HAL_BUSY;
 800145c:	2002      	movs	r0, #2
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800145e:	2e00      	cmp	r6, #0
 8001460:	d11d      	bne.n	800149e <HAL_ADC_Start+0x4e>
    __HAL_LOCK(hadc);
 8001462:	0025      	movs	r5, r4
 8001464:	3554      	adds	r5, #84	; 0x54
 8001466:	782b      	ldrb	r3, [r5, #0]
 8001468:	2b01      	cmp	r3, #1
 800146a:	d018      	beq.n	800149e <HAL_ADC_Start+0x4e>
 800146c:	2301      	movs	r3, #1
    tmp_hal_status = ADC_Enable(hadc);
 800146e:	0020      	movs	r0, r4
    __HAL_LOCK(hadc);
 8001470:	702b      	strb	r3, [r5, #0]
    tmp_hal_status = ADC_Enable(hadc);
 8001472:	f7ff ff91 	bl	8001398 <ADC_Enable>
    if (tmp_hal_status == HAL_OK)
 8001476:	2800      	cmp	r0, #0
 8001478:	d112      	bne.n	80014a0 <HAL_ADC_Start+0x50>
      ADC_STATE_CLR_SET(hadc->State,
 800147a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800147c:	4a09      	ldr	r2, [pc, #36]	; (80014a4 <HAL_ADC_Start+0x54>)
  MODIFY_REG(ADCx->CR,
 800147e:	490a      	ldr	r1, [pc, #40]	; (80014a8 <HAL_ADC_Start+0x58>)
 8001480:	401a      	ands	r2, r3
 8001482:	2380      	movs	r3, #128	; 0x80
 8001484:	005b      	lsls	r3, r3, #1
 8001486:	4313      	orrs	r3, r2
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8001488:	221c      	movs	r2, #28
      ADC_STATE_CLR_SET(hadc->State,
 800148a:	65a3      	str	r3, [r4, #88]	; 0x58
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 800148c:	6823      	ldr	r3, [r4, #0]
      ADC_CLEAR_ERRORCODE(hadc);
 800148e:	65e0      	str	r0, [r4, #92]	; 0x5c
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8001490:	601a      	str	r2, [r3, #0]
      __HAL_UNLOCK(hadc);
 8001492:	7028      	strb	r0, [r5, #0]
 8001494:	689a      	ldr	r2, [r3, #8]
 8001496:	4011      	ands	r1, r2
 8001498:	2204      	movs	r2, #4
 800149a:	430a      	orrs	r2, r1
 800149c:	609a      	str	r2, [r3, #8]
}
 800149e:	bd70      	pop	{r4, r5, r6, pc}
      __HAL_UNLOCK(hadc);
 80014a0:	702e      	strb	r6, [r5, #0]
 80014a2:	e7fc      	b.n	800149e <HAL_ADC_Start+0x4e>
 80014a4:	fffff0fe 	.word	0xfffff0fe
 80014a8:	7fffffe8 	.word	0x7fffffe8

080014ac <HAL_ADC_Start_DMA>:
{
 80014ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80014ae:	0004      	movs	r4, r0
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80014b0:	6800      	ldr	r0, [r0, #0]
{
 80014b2:	000d      	movs	r5, r1
 80014b4:	0016      	movs	r6, r2
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80014b6:	f7ff fcb7 	bl	8000e28 <LL_ADC_REG_IsConversionOngoing>
    tmp_hal_status = HAL_BUSY;
 80014ba:	2302      	movs	r3, #2
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80014bc:	2800      	cmp	r0, #0
 80014be:	d140      	bne.n	8001542 <HAL_ADC_Start_DMA+0x96>
    __HAL_LOCK(hadc);
 80014c0:	0027      	movs	r7, r4
 80014c2:	3754      	adds	r7, #84	; 0x54
 80014c4:	783a      	ldrb	r2, [r7, #0]
 80014c6:	2a01      	cmp	r2, #1
 80014c8:	d03b      	beq.n	8001542 <HAL_ADC_Start_DMA+0x96>
 80014ca:	2201      	movs	r2, #1
 80014cc:	703a      	strb	r2, [r7, #0]
    if ((hadc->Instance->CFGR1 & ADC_CFGR1_DMAEN) == 0UL)
 80014ce:	6823      	ldr	r3, [r4, #0]
 80014d0:	68d9      	ldr	r1, [r3, #12]
 80014d2:	4211      	tst	r1, r2
 80014d4:	d10c      	bne.n	80014f0 <HAL_ADC_Start_DMA+0x44>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80014d6:	6899      	ldr	r1, [r3, #8]
      if (LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 80014d8:	4211      	tst	r1, r2
 80014da:	d005      	beq.n	80014e8 <HAL_ADC_Start_DMA+0x3c>
  MODIFY_REG(ADCx->CR,
 80014dc:	689a      	ldr	r2, [r3, #8]
 80014de:	491a      	ldr	r1, [pc, #104]	; (8001548 <HAL_ADC_Start_DMA+0x9c>)
 80014e0:	4011      	ands	r1, r2
 80014e2:	2202      	movs	r2, #2
 80014e4:	430a      	orrs	r2, r1
 80014e6:	609a      	str	r2, [r3, #8]
      hadc->Instance->CFGR1 |= ADC_CFGR1_DMAEN;
 80014e8:	2201      	movs	r2, #1
 80014ea:	68d9      	ldr	r1, [r3, #12]
 80014ec:	430a      	orrs	r2, r1
 80014ee:	60da      	str	r2, [r3, #12]
    tmp_hal_status = ADC_Enable(hadc);
 80014f0:	0020      	movs	r0, r4
 80014f2:	f7ff ff51 	bl	8001398 <ADC_Enable>
 80014f6:	1e03      	subs	r3, r0, #0
    if (tmp_hal_status == HAL_OK)
 80014f8:	d123      	bne.n	8001542 <HAL_ADC_Start_DMA+0x96>
      ADC_STATE_CLR_SET(hadc->State,
 80014fa:	6da2      	ldr	r2, [r4, #88]	; 0x58
 80014fc:	4913      	ldr	r1, [pc, #76]	; (800154c <HAL_ADC_Start_DMA+0xa0>)
 80014fe:	4011      	ands	r1, r2
 8001500:	2280      	movs	r2, #128	; 0x80
 8001502:	0052      	lsls	r2, r2, #1
 8001504:	430a      	orrs	r2, r1
 8001506:	65a2      	str	r2, [r4, #88]	; 0x58
      ADC_CLEAR_ERRORCODE(hadc);
 8001508:	65e0      	str	r0, [r4, #92]	; 0x5c
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800150a:	4a11      	ldr	r2, [pc, #68]	; (8001550 <HAL_ADC_Start_DMA+0xa4>)
 800150c:	6d20      	ldr	r0, [r4, #80]	; 0x50
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 800150e:	6821      	ldr	r1, [r4, #0]
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8001510:	62c2      	str	r2, [r0, #44]	; 0x2c
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8001512:	4a10      	ldr	r2, [pc, #64]	; (8001554 <HAL_ADC_Start_DMA+0xa8>)
 8001514:	6302      	str	r2, [r0, #48]	; 0x30
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8001516:	4a10      	ldr	r2, [pc, #64]	; (8001558 <HAL_ADC_Start_DMA+0xac>)
 8001518:	6342      	str	r2, [r0, #52]	; 0x34
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 800151a:	221c      	movs	r2, #28
 800151c:	600a      	str	r2, [r1, #0]
      __HAL_UNLOCK(hadc);
 800151e:	703b      	strb	r3, [r7, #0]
      __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8001520:	684a      	ldr	r2, [r1, #4]
 8001522:	3310      	adds	r3, #16
 8001524:	4313      	orrs	r3, r2
 8001526:	604b      	str	r3, [r1, #4]
      tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8001528:	002a      	movs	r2, r5
 800152a:	0033      	movs	r3, r6
 800152c:	3140      	adds	r1, #64	; 0x40
 800152e:	f000 f8e3 	bl	80016f8 <HAL_DMA_Start_IT>
 8001532:	0003      	movs	r3, r0
      LL_ADC_REG_StartConversion(hadc->Instance);
 8001534:	6820      	ldr	r0, [r4, #0]
  MODIFY_REG(ADCx->CR,
 8001536:	4904      	ldr	r1, [pc, #16]	; (8001548 <HAL_ADC_Start_DMA+0x9c>)
 8001538:	6882      	ldr	r2, [r0, #8]
 800153a:	4011      	ands	r1, r2
 800153c:	2204      	movs	r2, #4
 800153e:	430a      	orrs	r2, r1
 8001540:	6082      	str	r2, [r0, #8]
}
 8001542:	0018      	movs	r0, r3
 8001544:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001546:	46c0      	nop			; (mov r8, r8)
 8001548:	7fffffe8 	.word	0x7fffffe8
 800154c:	fffff0fe 	.word	0xfffff0fe
 8001550:	080010cd 	.word	0x080010cd
 8001554:	080010a5 	.word	0x080010a5
 8001558:	080010b1 	.word	0x080010b1

0800155c <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800155c:	b530      	push	{r4, r5, lr}
 800155e:	25ff      	movs	r5, #255	; 0xff
 8001560:	2403      	movs	r4, #3
 8001562:	002a      	movs	r2, r5
 8001564:	4004      	ands	r4, r0
 8001566:	00e4      	lsls	r4, r4, #3
 8001568:	40a2      	lsls	r2, r4
 800156a:	0189      	lsls	r1, r1, #6
 800156c:	4029      	ands	r1, r5
 800156e:	43d2      	mvns	r2, r2
 8001570:	40a1      	lsls	r1, r4
 8001572:	b2c3      	uxtb	r3, r0
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
 8001574:	2800      	cmp	r0, #0
 8001576:	db0a      	blt.n	800158e <HAL_NVIC_SetPriority+0x32>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001578:	24c0      	movs	r4, #192	; 0xc0
 800157a:	4b0b      	ldr	r3, [pc, #44]	; (80015a8 <HAL_NVIC_SetPriority+0x4c>)
 800157c:	0880      	lsrs	r0, r0, #2
 800157e:	0080      	lsls	r0, r0, #2
 8001580:	18c0      	adds	r0, r0, r3
 8001582:	00a4      	lsls	r4, r4, #2
 8001584:	5903      	ldr	r3, [r0, r4]
 8001586:	401a      	ands	r2, r3
 8001588:	4311      	orrs	r1, r2
 800158a:	5101      	str	r1, [r0, r4]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
}
 800158c:	bd30      	pop	{r4, r5, pc}
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800158e:	200f      	movs	r0, #15
 8001590:	4003      	ands	r3, r0
 8001592:	3b08      	subs	r3, #8
 8001594:	4805      	ldr	r0, [pc, #20]	; (80015ac <HAL_NVIC_SetPriority+0x50>)
 8001596:	089b      	lsrs	r3, r3, #2
 8001598:	009b      	lsls	r3, r3, #2
 800159a:	181b      	adds	r3, r3, r0
 800159c:	69d8      	ldr	r0, [r3, #28]
 800159e:	4002      	ands	r2, r0
 80015a0:	4311      	orrs	r1, r2
 80015a2:	61d9      	str	r1, [r3, #28]
 80015a4:	e7f2      	b.n	800158c <HAL_NVIC_SetPriority+0x30>
 80015a6:	46c0      	nop			; (mov r8, r8)
 80015a8:	e000e100 	.word	0xe000e100
 80015ac:	e000ed00 	.word	0xe000ed00

080015b0 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 80015b0:	2800      	cmp	r0, #0
 80015b2:	db05      	blt.n	80015c0 <HAL_NVIC_EnableIRQ+0x10>
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80015b4:	231f      	movs	r3, #31
 80015b6:	4018      	ands	r0, r3
 80015b8:	3b1e      	subs	r3, #30
 80015ba:	4083      	lsls	r3, r0
 80015bc:	4a01      	ldr	r2, [pc, #4]	; (80015c4 <HAL_NVIC_EnableIRQ+0x14>)
 80015be:	6013      	str	r3, [r2, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 80015c0:	4770      	bx	lr
 80015c2:	46c0      	nop			; (mov r8, r8)
 80015c4:	e000e100 	.word	0xe000e100

080015c8 <DMA_SetConfig>:
  * @param DstAddress The destination memory Buffer address
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80015c8:	b5f0      	push	{r4, r5, r6, r7, lr}
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80015ca:	6c84      	ldr	r4, [r0, #72]	; 0x48
 80015cc:	6cc5      	ldr	r5, [r0, #76]	; 0x4c
 80015ce:	6065      	str	r5, [r4, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 80015d0:	6d04      	ldr	r4, [r0, #80]	; 0x50
 80015d2:	2c00      	cmp	r4, #0
 80015d4:	d002      	beq.n	80015dc <DMA_SetConfig+0x14>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80015d6:	6d44      	ldr	r4, [r0, #84]	; 0x54
 80015d8:	6d85      	ldr	r5, [r0, #88]	; 0x58
 80015da:	6065      	str	r5, [r4, #4]

  /* Clear all flags */
#if defined(DMA2)
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#else
  __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_GI1 << (hdma->ChannelIndex & 0x1CU)));
 80015dc:	251c      	movs	r5, #28
 80015de:	6c04      	ldr	r4, [r0, #64]	; 0x40
 80015e0:	4e08      	ldr	r6, [pc, #32]	; (8001604 <DMA_SetConfig+0x3c>)
 80015e2:	4025      	ands	r5, r4
 80015e4:	2401      	movs	r4, #1
 80015e6:	40ac      	lsls	r4, r5
 80015e8:	6877      	ldr	r7, [r6, #4]
 80015ea:	433c      	orrs	r4, r7
 80015ec:	6074      	str	r4, [r6, #4]
#endif /* DMA2 */

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80015ee:	6804      	ldr	r4, [r0, #0]
 80015f0:	6063      	str	r3, [r4, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80015f2:	6883      	ldr	r3, [r0, #8]
 80015f4:	2b10      	cmp	r3, #16
 80015f6:	d102      	bne.n	80015fe <DMA_SetConfig+0x36>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80015f8:	60a2      	str	r2, [r4, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80015fa:	60e1      	str	r1, [r4, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80015fc:	bdf0      	pop	{r4, r5, r6, r7, pc}
    hdma->Instance->CPAR = SrcAddress;
 80015fe:	60a1      	str	r1, [r4, #8]
    hdma->Instance->CMAR = DstAddress;
 8001600:	60e2      	str	r2, [r4, #12]
}
 8001602:	e7fb      	b.n	80015fc <DMA_SetConfig+0x34>
 8001604:	40020000 	.word	0x40020000

08001608 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8001608:	b510      	push	{r4, lr}
 800160a:	0004      	movs	r4, r0
    /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
    channel_number = (((((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U) + 7U);
  }
#else
  /* Associate a DMA Channel to a DMAMUX channel */
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)((uint32_t)DMAMUX1_Channel0 + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 800160c:	6c03      	ldr	r3, [r0, #64]	; 0x40
 800160e:	4a09      	ldr	r2, [pc, #36]	; (8001634 <DMA_CalcDMAMUXChannelBaseAndMask+0x2c>)
 8001610:	089b      	lsrs	r3, r3, #2
 8001612:	189b      	adds	r3, r3, r2
 8001614:	009b      	lsls	r3, r3, #2
 8001616:	6443      	str	r3, [r0, #68]	; 0x44

  /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8001618:	6803      	ldr	r3, [r0, #0]
 800161a:	2114      	movs	r1, #20
 800161c:	b2d8      	uxtb	r0, r3
 800161e:	3808      	subs	r0, #8
 8001620:	f7fe fd9a 	bl	8000158 <__udivsi3>
#endif /* DMA2 */

  /* Initialize the field DMAmuxChannelStatus to DMAMUX1_ChannelStatus base */
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8001624:	4b04      	ldr	r3, [pc, #16]	; (8001638 <DMA_CalcDMAMUXChannelBaseAndMask+0x30>)
 8001626:	64a3      	str	r3, [r4, #72]	; 0x48

  /* Initialize the field DMAmuxChannelStatusMask with the corresponding index of the DMAMUX channel selected for the current ChannelIndex */
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8001628:	231f      	movs	r3, #31
 800162a:	4018      	ands	r0, r3
 800162c:	3b1e      	subs	r3, #30
 800162e:	4083      	lsls	r3, r0
 8001630:	64e3      	str	r3, [r4, #76]	; 0x4c
}
 8001632:	bd10      	pop	{r4, pc}
 8001634:	10008200 	.word	0x10008200
 8001638:	40020880 	.word	0x40020880

0800163c <HAL_DMA_Init>:
{
 800163c:	b570      	push	{r4, r5, r6, lr}
 800163e:	0004      	movs	r4, r0
    return HAL_ERROR;
 8001640:	2001      	movs	r0, #1
  if (hdma == NULL)
 8001642:	2c00      	cmp	r4, #0
 8001644:	d049      	beq.n	80016da <HAL_DMA_Init+0x9e>
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8001646:	6825      	ldr	r5, [r4, #0]
 8001648:	4b27      	ldr	r3, [pc, #156]	; (80016e8 <HAL_DMA_Init+0xac>)
 800164a:	2114      	movs	r1, #20
 800164c:	18e8      	adds	r0, r5, r3
 800164e:	f7fe fd83 	bl	8000158 <__udivsi3>
  hdma->State = HAL_DMA_STATE_BUSY;
 8001652:	2302      	movs	r3, #2
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8001654:	0080      	lsls	r0, r0, #2
  hdma->State = HAL_DMA_STATE_BUSY;
 8001656:	1da6      	adds	r6, r4, #6
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8001658:	6420      	str	r0, [r4, #64]	; 0x40
  hdma->State = HAL_DMA_STATE_BUSY;
 800165a:	77f3      	strb	r3, [r6, #31]
  CLEAR_BIT(hdma->Instance->CCR, (DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 800165c:	682b      	ldr	r3, [r5, #0]
 800165e:	4a23      	ldr	r2, [pc, #140]	; (80016ec <HAL_DMA_Init+0xb0>)
  SET_BIT(hdma->Instance->CCR, (hdma->Init.Direction           |                               \
 8001660:	68e1      	ldr	r1, [r4, #12]
  CLEAR_BIT(hdma->Instance->CCR, (DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8001662:	4013      	ands	r3, r2
 8001664:	602b      	str	r3, [r5, #0]
  SET_BIT(hdma->Instance->CCR, (hdma->Init.Direction           |                               \
 8001666:	68a3      	ldr	r3, [r4, #8]
 8001668:	682a      	ldr	r2, [r5, #0]
 800166a:	430b      	orrs	r3, r1
 800166c:	6921      	ldr	r1, [r4, #16]
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 800166e:	0020      	movs	r0, r4
  SET_BIT(hdma->Instance->CCR, (hdma->Init.Direction           |                               \
 8001670:	430b      	orrs	r3, r1
 8001672:	6961      	ldr	r1, [r4, #20]
 8001674:	430b      	orrs	r3, r1
 8001676:	69a1      	ldr	r1, [r4, #24]
 8001678:	430b      	orrs	r3, r1
 800167a:	69e1      	ldr	r1, [r4, #28]
 800167c:	430b      	orrs	r3, r1
 800167e:	6a21      	ldr	r1, [r4, #32]
 8001680:	430b      	orrs	r3, r1
 8001682:	4313      	orrs	r3, r2
 8001684:	602b      	str	r3, [r5, #0]
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8001686:	f7ff ffbf 	bl	8001608 <DMA_CalcDMAMUXChannelBaseAndMask>
  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 800168a:	2380      	movs	r3, #128	; 0x80
 800168c:	68a2      	ldr	r2, [r4, #8]
 800168e:	01db      	lsls	r3, r3, #7
 8001690:	429a      	cmp	r2, r3
 8001692:	d101      	bne.n	8001698 <HAL_DMA_Init+0x5c>
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8001694:	2300      	movs	r3, #0
 8001696:	6063      	str	r3, [r4, #4]
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8001698:	233f      	movs	r3, #63	; 0x3f
 800169a:	6862      	ldr	r2, [r4, #4]
 800169c:	6c61      	ldr	r1, [r4, #68]	; 0x44
 800169e:	4013      	ands	r3, r2
 80016a0:	600b      	str	r3, [r1, #0]
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80016a2:	6ce0      	ldr	r0, [r4, #76]	; 0x4c
 80016a4:	6ca1      	ldr	r1, [r4, #72]	; 0x48
  if (((hdma->Init.Request >  0UL) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 80016a6:	3a01      	subs	r2, #1
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80016a8:	6048      	str	r0, [r1, #4]
  if (((hdma->Init.Request >  0UL) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 80016aa:	2a03      	cmp	r2, #3
 80016ac:	d816      	bhi.n	80016dc <HAL_DMA_Init+0xa0>
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 80016ae:	4a10      	ldr	r2, [pc, #64]	; (80016f0 <HAL_DMA_Init+0xb4>)

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 80016b0:	4810      	ldr	r0, [pc, #64]	; (80016f4 <HAL_DMA_Init+0xb8>)
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 80016b2:	1899      	adds	r1, r3, r2

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 80016b4:	2203      	movs	r2, #3
 80016b6:	3b01      	subs	r3, #1
 80016b8:	4013      	ands	r3, r2
 80016ba:	3a02      	subs	r2, #2
 80016bc:	409a      	lsls	r2, r3
 80016be:	65a2      	str	r2, [r4, #88]	; 0x58
 80016c0:	0013      	movs	r3, r2
    hdma->DMAmuxRequestGen->RGCR = 0U;
 80016c2:	2200      	movs	r2, #0
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 80016c4:	0089      	lsls	r1, r1, #2
 80016c6:	6521      	str	r1, [r4, #80]	; 0x50
  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 80016c8:	6560      	str	r0, [r4, #84]	; 0x54
    hdma->DMAmuxRequestGen->RGCR = 0U;
 80016ca:	600a      	str	r2, [r1, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80016cc:	6043      	str	r3, [r0, #4]
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80016ce:	2000      	movs	r0, #0
  hdma->State = HAL_DMA_STATE_READY;
 80016d0:	2301      	movs	r3, #1
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80016d2:	63e0      	str	r0, [r4, #60]	; 0x3c
  __HAL_UNLOCK(hdma);
 80016d4:	3405      	adds	r4, #5
  hdma->State = HAL_DMA_STATE_READY;
 80016d6:	77f3      	strb	r3, [r6, #31]
  __HAL_UNLOCK(hdma);
 80016d8:	77e0      	strb	r0, [r4, #31]
}
 80016da:	bd70      	pop	{r4, r5, r6, pc}
    hdma->DMAmuxRequestGen = 0U;
 80016dc:	2300      	movs	r3, #0
 80016de:	6523      	str	r3, [r4, #80]	; 0x50
    hdma->DMAmuxRequestGenStatus = 0U;
 80016e0:	6563      	str	r3, [r4, #84]	; 0x54
    hdma->DMAmuxRequestGenStatusMask = 0U;
 80016e2:	65a3      	str	r3, [r4, #88]	; 0x58
 80016e4:	e7f3      	b.n	80016ce <HAL_DMA_Init+0x92>
 80016e6:	46c0      	nop			; (mov r8, r8)
 80016e8:	bffdfff8 	.word	0xbffdfff8
 80016ec:	ffff800f 	.word	0xffff800f
 80016f0:	1000823f 	.word	0x1000823f
 80016f4:	40020940 	.word	0x40020940

080016f8 <HAL_DMA_Start_IT>:
{
 80016f8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  __HAL_LOCK(hdma);
 80016fa:	1d45      	adds	r5, r0, #5
{
 80016fc:	9301      	str	r3, [sp, #4]
  __HAL_LOCK(hdma);
 80016fe:	7fee      	ldrb	r6, [r5, #31]
{
 8001700:	0004      	movs	r4, r0
  __HAL_LOCK(hdma);
 8001702:	2002      	movs	r0, #2
 8001704:	2e01      	cmp	r6, #1
 8001706:	d034      	beq.n	8001772 <HAL_DMA_Start_IT+0x7a>
 8001708:	3801      	subs	r0, #1
 800170a:	77e8      	strb	r0, [r5, #31]
  if (hdma->State == HAL_DMA_STATE_READY)
 800170c:	1da7      	adds	r7, r4, #6
 800170e:	7ffe      	ldrb	r6, [r7, #31]
 8001710:	46b4      	mov	ip, r6
 8001712:	4663      	mov	r3, ip
 8001714:	b2f6      	uxtb	r6, r6
 8001716:	9600      	str	r6, [sp, #0]
 8001718:	2600      	movs	r6, #0
 800171a:	4283      	cmp	r3, r0
 800171c:	d131      	bne.n	8001782 <HAL_DMA_Start_IT+0x8a>
    hdma->State = HAL_DMA_STATE_BUSY;
 800171e:	3001      	adds	r0, #1
 8001720:	77f8      	strb	r0, [r7, #31]
    __HAL_DMA_DISABLE(hdma);
 8001722:	6825      	ldr	r5, [r4, #0]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001724:	63e6      	str	r6, [r4, #60]	; 0x3c
    __HAL_DMA_DISABLE(hdma);
 8001726:	6828      	ldr	r0, [r5, #0]
 8001728:	9b00      	ldr	r3, [sp, #0]
 800172a:	4398      	bics	r0, r3
 800172c:	6028      	str	r0, [r5, #0]
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800172e:	9b01      	ldr	r3, [sp, #4]
 8001730:	0020      	movs	r0, r4
 8001732:	f7ff ff49 	bl	80015c8 <DMA_SetConfig>
    if (NULL != hdma->XferHalfCpltCallback)
 8001736:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8001738:	6823      	ldr	r3, [r4, #0]
 800173a:	42b2      	cmp	r2, r6
 800173c:	d01a      	beq.n	8001774 <HAL_DMA_Start_IT+0x7c>
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800173e:	220e      	movs	r2, #14
 8001740:	6819      	ldr	r1, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8001742:	430a      	orrs	r2, r1
 8001744:	601a      	str	r2, [r3, #0]
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8001746:	6c62      	ldr	r2, [r4, #68]	; 0x44
 8001748:	6811      	ldr	r1, [r2, #0]
 800174a:	03c9      	lsls	r1, r1, #15
 800174c:	d504      	bpl.n	8001758 <HAL_DMA_Start_IT+0x60>
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 800174e:	2180      	movs	r1, #128	; 0x80
 8001750:	6810      	ldr	r0, [r2, #0]
 8001752:	0049      	lsls	r1, r1, #1
 8001754:	4301      	orrs	r1, r0
 8001756:	6011      	str	r1, [r2, #0]
    if (hdma->DMAmuxRequestGen != 0U)
 8001758:	6d22      	ldr	r2, [r4, #80]	; 0x50
 800175a:	2a00      	cmp	r2, #0
 800175c:	d004      	beq.n	8001768 <HAL_DMA_Start_IT+0x70>
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 800175e:	2180      	movs	r1, #128	; 0x80
 8001760:	6810      	ldr	r0, [r2, #0]
 8001762:	0049      	lsls	r1, r1, #1
 8001764:	4301      	orrs	r1, r0
 8001766:	6011      	str	r1, [r2, #0]
    __HAL_DMA_ENABLE(hdma);
 8001768:	2201      	movs	r2, #1
  HAL_StatusTypeDef status = HAL_OK;
 800176a:	2000      	movs	r0, #0
    __HAL_DMA_ENABLE(hdma);
 800176c:	6819      	ldr	r1, [r3, #0]
 800176e:	430a      	orrs	r2, r1
 8001770:	601a      	str	r2, [r3, #0]
}
 8001772:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001774:	2104      	movs	r1, #4
 8001776:	681a      	ldr	r2, [r3, #0]
 8001778:	438a      	bics	r2, r1
 800177a:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 800177c:	6819      	ldr	r1, [r3, #0]
 800177e:	220a      	movs	r2, #10
 8001780:	e7df      	b.n	8001742 <HAL_DMA_Start_IT+0x4a>
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8001782:	2380      	movs	r3, #128	; 0x80
 8001784:	63e3      	str	r3, [r4, #60]	; 0x3c
    __HAL_UNLOCK(hdma);
 8001786:	77ee      	strb	r6, [r5, #31]
    status = HAL_ERROR;
 8001788:	e7f3      	b.n	8001772 <HAL_DMA_Start_IT+0x7a>
	...

0800178c <HAL_DMA_Abort>:
{
 800178c:	0003      	movs	r3, r0
 800178e:	b5f0      	push	{r4, r5, r6, r7, lr}
    return HAL_ERROR;
 8001790:	2001      	movs	r0, #1
  if (NULL == hdma)
 8001792:	2b00      	cmp	r3, #0
 8001794:	d009      	beq.n	80017aa <HAL_DMA_Abort+0x1e>
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8001796:	1d98      	adds	r0, r3, #6
 8001798:	7fc2      	ldrb	r2, [r0, #31]
 800179a:	1d5c      	adds	r4, r3, #5
 800179c:	2a02      	cmp	r2, #2
 800179e:	d005      	beq.n	80017ac <HAL_DMA_Abort+0x20>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80017a0:	2204      	movs	r2, #4
 80017a2:	63da      	str	r2, [r3, #60]	; 0x3c
    __HAL_UNLOCK(hdma);
 80017a4:	2300      	movs	r3, #0
    return HAL_ERROR;
 80017a6:	2001      	movs	r0, #1
    __HAL_UNLOCK(hdma);
 80017a8:	77e3      	strb	r3, [r4, #31]
}
 80017aa:	bdf0      	pop	{r4, r5, r6, r7, pc}
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80017ac:	250e      	movs	r5, #14
 80017ae:	6819      	ldr	r1, [r3, #0]
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80017b0:	6c5e      	ldr	r6, [r3, #68]	; 0x44
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80017b2:	680a      	ldr	r2, [r1, #0]
 80017b4:	43aa      	bics	r2, r5
 80017b6:	600a      	str	r2, [r1, #0]
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80017b8:	6832      	ldr	r2, [r6, #0]
 80017ba:	4d11      	ldr	r5, [pc, #68]	; (8001800 <HAL_DMA_Abort+0x74>)
 80017bc:	402a      	ands	r2, r5
 80017be:	6032      	str	r2, [r6, #0]
    __HAL_DMA_DISABLE(hdma);
 80017c0:	2201      	movs	r2, #1
 80017c2:	680e      	ldr	r6, [r1, #0]
 80017c4:	4694      	mov	ip, r2
 80017c6:	4396      	bics	r6, r2
 80017c8:	600e      	str	r6, [r1, #0]
    __HAL_DMA_CLEAR_FLAG(hdma, ((DMA_FLAG_GI1) << (hdma->ChannelIndex  & 0x1CU)));
 80017ca:	211c      	movs	r1, #28
 80017cc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80017ce:	4e0d      	ldr	r6, [pc, #52]	; (8001804 <HAL_DMA_Abort+0x78>)
 80017d0:	4011      	ands	r1, r2
 80017d2:	4662      	mov	r2, ip
 80017d4:	408a      	lsls	r2, r1
 80017d6:	6877      	ldr	r7, [r6, #4]
 80017d8:	433a      	orrs	r2, r7
 80017da:	6072      	str	r2, [r6, #4]
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80017dc:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
 80017de:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80017e0:	6051      	str	r1, [r2, #4]
    if (hdma->DMAmuxRequestGen != 0U)
 80017e2:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80017e4:	2a00      	cmp	r2, #0
 80017e6:	d005      	beq.n	80017f4 <HAL_DMA_Abort+0x68>
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80017e8:	6811      	ldr	r1, [r2, #0]
 80017ea:	4029      	ands	r1, r5
 80017ec:	6011      	str	r1, [r2, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80017ee:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80017f0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80017f2:	6053      	str	r3, [r2, #4]
    hdma->State = HAL_DMA_STATE_READY;
 80017f4:	2301      	movs	r3, #1
 80017f6:	77c3      	strb	r3, [r0, #31]
    __HAL_UNLOCK(hdma);
 80017f8:	2000      	movs	r0, #0
 80017fa:	77e0      	strb	r0, [r4, #31]
  return HAL_OK;
 80017fc:	e7d5      	b.n	80017aa <HAL_DMA_Abort+0x1e>
 80017fe:	46c0      	nop			; (mov r8, r8)
 8001800:	fffffeff 	.word	0xfffffeff
 8001804:	40020000 	.word	0x40020000

08001808 <HAL_DMA_Abort_IT>:
{
 8001808:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if (hdma->State != HAL_DMA_STATE_BUSY)
 800180a:	1d81      	adds	r1, r0, #6
 800180c:	7fcb      	ldrb	r3, [r1, #31]
 800180e:	2b02      	cmp	r3, #2
 8001810:	d004      	beq.n	800181c <HAL_DMA_Abort_IT+0x14>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001812:	2304      	movs	r3, #4
 8001814:	63c3      	str	r3, [r0, #60]	; 0x3c
    status = HAL_ERROR;
 8001816:	3b03      	subs	r3, #3
}
 8001818:	0018      	movs	r0, r3
 800181a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800181c:	240e      	movs	r4, #14
 800181e:	6802      	ldr	r2, [r0, #0]
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8001820:	4d15      	ldr	r5, [pc, #84]	; (8001878 <HAL_DMA_Abort_IT+0x70>)
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001822:	6813      	ldr	r3, [r2, #0]
    __HAL_DMA_CLEAR_FLAG(hdma, ((DMA_FLAG_GI1) << (hdma->ChannelIndex & 0x1CU)));
 8001824:	6c07      	ldr	r7, [r0, #64]	; 0x40
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001826:	43a3      	bics	r3, r4
 8001828:	6013      	str	r3, [r2, #0]
    __HAL_DMA_DISABLE(hdma);
 800182a:	2301      	movs	r3, #1
 800182c:	6814      	ldr	r4, [r2, #0]
 800182e:	439c      	bics	r4, r3
 8001830:	6014      	str	r4, [r2, #0]
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8001832:	6c44      	ldr	r4, [r0, #68]	; 0x44
 8001834:	6822      	ldr	r2, [r4, #0]
 8001836:	402a      	ands	r2, r5
 8001838:	6022      	str	r2, [r4, #0]
    __HAL_DMA_CLEAR_FLAG(hdma, ((DMA_FLAG_GI1) << (hdma->ChannelIndex & 0x1CU)));
 800183a:	241c      	movs	r4, #28
 800183c:	403c      	ands	r4, r7
 800183e:	40a3      	lsls	r3, r4
 8001840:	4a0e      	ldr	r2, [pc, #56]	; (800187c <HAL_DMA_Abort_IT+0x74>)
 8001842:	6856      	ldr	r6, [r2, #4]
 8001844:	4333      	orrs	r3, r6
 8001846:	6053      	str	r3, [r2, #4]
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001848:	6cc2      	ldr	r2, [r0, #76]	; 0x4c
 800184a:	6c83      	ldr	r3, [r0, #72]	; 0x48
 800184c:	605a      	str	r2, [r3, #4]
    if (hdma->DMAmuxRequestGen != 0U)
 800184e:	6d03      	ldr	r3, [r0, #80]	; 0x50
 8001850:	2b00      	cmp	r3, #0
 8001852:	d005      	beq.n	8001860 <HAL_DMA_Abort_IT+0x58>
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8001854:	681a      	ldr	r2, [r3, #0]
 8001856:	402a      	ands	r2, r5
 8001858:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800185a:	6d43      	ldr	r3, [r0, #84]	; 0x54
 800185c:	6d82      	ldr	r2, [r0, #88]	; 0x58
 800185e:	605a      	str	r2, [r3, #4]
    hdma->State = HAL_DMA_STATE_READY;
 8001860:	2301      	movs	r3, #1
    __HAL_UNLOCK(hdma);
 8001862:	2400      	movs	r4, #0
    hdma->State = HAL_DMA_STATE_READY;
 8001864:	77cb      	strb	r3, [r1, #31]
    __HAL_UNLOCK(hdma);
 8001866:	1d43      	adds	r3, r0, #5
 8001868:	77dc      	strb	r4, [r3, #31]
    if (hdma->XferAbortCallback != NULL)
 800186a:	6b82      	ldr	r2, [r0, #56]	; 0x38
  HAL_StatusTypeDef status = HAL_OK;
 800186c:	0013      	movs	r3, r2
    if (hdma->XferAbortCallback != NULL)
 800186e:	42a2      	cmp	r2, r4
 8001870:	d0d2      	beq.n	8001818 <HAL_DMA_Abort_IT+0x10>
      hdma->XferAbortCallback(hdma);
 8001872:	4790      	blx	r2
  HAL_StatusTypeDef status = HAL_OK;
 8001874:	0023      	movs	r3, r4
 8001876:	e7cf      	b.n	8001818 <HAL_DMA_Abort_IT+0x10>
 8001878:	fffffeff 	.word	0xfffffeff
 800187c:	40020000 	.word	0x40020000

08001880 <HAL_DMA_IRQHandler>:
{
 8001880:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8001882:	211c      	movs	r1, #28
 8001884:	2704      	movs	r7, #4
 8001886:	6c04      	ldr	r4, [r0, #64]	; 0x40
  uint32_t flag_it = DMA1->ISR;
 8001888:	4b26      	ldr	r3, [pc, #152]	; (8001924 <HAL_DMA_IRQHandler+0xa4>)
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 800188a:	4021      	ands	r1, r4
 800188c:	003c      	movs	r4, r7
 800188e:	408c      	lsls	r4, r1
  uint32_t flag_it = DMA1->ISR;
 8001890:	681e      	ldr	r6, [r3, #0]
  uint32_t source_it = hdma->Instance->CCR;
 8001892:	6802      	ldr	r2, [r0, #0]
 8001894:	6815      	ldr	r5, [r2, #0]
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8001896:	4226      	tst	r6, r4
 8001898:	d00f      	beq.n	80018ba <HAL_DMA_IRQHandler+0x3a>
 800189a:	423d      	tst	r5, r7
 800189c:	d00d      	beq.n	80018ba <HAL_DMA_IRQHandler+0x3a>
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800189e:	6811      	ldr	r1, [r2, #0]
 80018a0:	0689      	lsls	r1, r1, #26
 80018a2:	d402      	bmi.n	80018aa <HAL_DMA_IRQHandler+0x2a>
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80018a4:	6811      	ldr	r1, [r2, #0]
 80018a6:	43b9      	bics	r1, r7
 80018a8:	6011      	str	r1, [r2, #0]
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU)));
 80018aa:	685a      	ldr	r2, [r3, #4]
 80018ac:	4314      	orrs	r4, r2
 80018ae:	605c      	str	r4, [r3, #4]
      if (hdma->XferHalfCpltCallback != NULL)
 80018b0:	6b03      	ldr	r3, [r0, #48]	; 0x30
 80018b2:	2b00      	cmp	r3, #0
 80018b4:	d01b      	beq.n	80018ee <HAL_DMA_IRQHandler+0x6e>
      hdma->XferErrorCallback(hdma);
 80018b6:	4798      	blx	r3
  return;
 80018b8:	e019      	b.n	80018ee <HAL_DMA_IRQHandler+0x6e>
  else if ((0U != (flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)))) && (0U != (source_it & DMA_IT_TC)))
 80018ba:	2702      	movs	r7, #2
 80018bc:	003c      	movs	r4, r7
 80018be:	408c      	lsls	r4, r1
 80018c0:	4226      	tst	r6, r4
 80018c2:	d015      	beq.n	80018f0 <HAL_DMA_IRQHandler+0x70>
 80018c4:	423d      	tst	r5, r7
 80018c6:	d013      	beq.n	80018f0 <HAL_DMA_IRQHandler+0x70>
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80018c8:	6811      	ldr	r1, [r2, #0]
 80018ca:	0689      	lsls	r1, r1, #26
 80018cc:	d406      	bmi.n	80018dc <HAL_DMA_IRQHandler+0x5c>
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 80018ce:	250a      	movs	r5, #10
 80018d0:	6811      	ldr	r1, [r2, #0]
 80018d2:	43a9      	bics	r1, r5
 80018d4:	6011      	str	r1, [r2, #0]
        hdma->State = HAL_DMA_STATE_READY;
 80018d6:	2101      	movs	r1, #1
 80018d8:	1d82      	adds	r2, r0, #6
 80018da:	77d1      	strb	r1, [r2, #31]
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)));
 80018dc:	685a      	ldr	r2, [r3, #4]
 80018de:	4314      	orrs	r4, r2
      __HAL_UNLOCK(hdma);
 80018e0:	2200      	movs	r2, #0
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)));
 80018e2:	605c      	str	r4, [r3, #4]
      __HAL_UNLOCK(hdma);
 80018e4:	1d43      	adds	r3, r0, #5
 80018e6:	77da      	strb	r2, [r3, #31]
      if (hdma->XferCpltCallback != NULL)
 80018e8:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
    if (hdma->XferErrorCallback != NULL)
 80018ea:	4293      	cmp	r3, r2
 80018ec:	d1e3      	bne.n	80018b6 <HAL_DMA_IRQHandler+0x36>
}
 80018ee:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) != 0U))
 80018f0:	2408      	movs	r4, #8
 80018f2:	0027      	movs	r7, r4
 80018f4:	408f      	lsls	r7, r1
 80018f6:	423e      	tst	r6, r7
 80018f8:	d0f9      	beq.n	80018ee <HAL_DMA_IRQHandler+0x6e>
 80018fa:	4225      	tst	r5, r4
 80018fc:	d0f7      	beq.n	80018ee <HAL_DMA_IRQHandler+0x6e>
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80018fe:	250e      	movs	r5, #14
 8001900:	6814      	ldr	r4, [r2, #0]
 8001902:	43ac      	bics	r4, r5
 8001904:	6014      	str	r4, [r2, #0]
    __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_GI1 << (hdma->ChannelIndex & 0x1CU)));
 8001906:	2201      	movs	r2, #1
 8001908:	0015      	movs	r5, r2
 800190a:	408d      	lsls	r5, r1
 800190c:	0029      	movs	r1, r5
 800190e:	685c      	ldr	r4, [r3, #4]
 8001910:	4321      	orrs	r1, r4
 8001912:	6059      	str	r1, [r3, #4]
    hdma->State = HAL_DMA_STATE_READY;
 8001914:	1d83      	adds	r3, r0, #6
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8001916:	63c2      	str	r2, [r0, #60]	; 0x3c
    hdma->State = HAL_DMA_STATE_READY;
 8001918:	77da      	strb	r2, [r3, #31]
    __HAL_UNLOCK(hdma);
 800191a:	2200      	movs	r2, #0
 800191c:	1d43      	adds	r3, r0, #5
 800191e:	77da      	strb	r2, [r3, #31]
    if (hdma->XferErrorCallback != NULL)
 8001920:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8001922:	e7e2      	b.n	80018ea <HAL_DMA_IRQHandler+0x6a>
 8001924:	40020000 	.word	0x40020000

08001928 <HAL_GPIO_Init>:
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
  uint32_t position = 0x00u;
 8001928:	2300      	movs	r3, #0
{
 800192a:	b5f0      	push	{r4, r5, r6, r7, lr}
 800192c:	b085      	sub	sp, #20
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800192e:	680a      	ldr	r2, [r1, #0]
 8001930:	0014      	movs	r4, r2
 8001932:	40dc      	lsrs	r4, r3
 8001934:	d101      	bne.n	800193a <HAL_GPIO_Init+0x12>
      }
    }

    position++;
  }
}
 8001936:	b005      	add	sp, #20
 8001938:	bdf0      	pop	{r4, r5, r6, r7, pc}
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800193a:	2501      	movs	r5, #1
 800193c:	0014      	movs	r4, r2
 800193e:	409d      	lsls	r5, r3
 8001940:	402c      	ands	r4, r5
 8001942:	9401      	str	r4, [sp, #4]
    if (iocurrent != 0x00u)
 8001944:	422a      	tst	r2, r5
 8001946:	d100      	bne.n	800194a <HAL_GPIO_Init+0x22>
 8001948:	e08e      	b.n	8001a68 <HAL_GPIO_Init+0x140>
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800194a:	684a      	ldr	r2, [r1, #4]
 800194c:	005e      	lsls	r6, r3, #1
 800194e:	4694      	mov	ip, r2
 8001950:	2203      	movs	r2, #3
 8001952:	4664      	mov	r4, ip
 8001954:	4022      	ands	r2, r4
 8001956:	2403      	movs	r4, #3
 8001958:	40b4      	lsls	r4, r6
 800195a:	43e4      	mvns	r4, r4
 800195c:	9402      	str	r4, [sp, #8]
 800195e:	1e54      	subs	r4, r2, #1
 8001960:	2c01      	cmp	r4, #1
 8001962:	d82a      	bhi.n	80019ba <HAL_GPIO_Init+0x92>
        temp = GPIOx->OSPEEDR;
 8001964:	6887      	ldr	r7, [r0, #8]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8001966:	9c02      	ldr	r4, [sp, #8]
 8001968:	4027      	ands	r7, r4
        temp |= (GPIO_Init->Speed << (position * 2u));
 800196a:	68cc      	ldr	r4, [r1, #12]
 800196c:	40b4      	lsls	r4, r6
 800196e:	433c      	orrs	r4, r7
        GPIOx->OSPEEDR = temp;
 8001970:	6084      	str	r4, [r0, #8]
        temp = GPIOx->OTYPER;
 8001972:	6844      	ldr	r4, [r0, #4]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001974:	2701      	movs	r7, #1
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001976:	43ac      	bics	r4, r5
 8001978:	0025      	movs	r5, r4
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800197a:	4664      	mov	r4, ip
 800197c:	0924      	lsrs	r4, r4, #4
 800197e:	403c      	ands	r4, r7
 8001980:	409c      	lsls	r4, r3
 8001982:	432c      	orrs	r4, r5
        GPIOx->OTYPER = temp;
 8001984:	6044      	str	r4, [r0, #4]
        temp = GPIOx->PUPDR;
 8001986:	68c5      	ldr	r5, [r0, #12]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8001988:	9c02      	ldr	r4, [sp, #8]
 800198a:	4025      	ands	r5, r4
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 800198c:	688c      	ldr	r4, [r1, #8]
 800198e:	40b4      	lsls	r4, r6
 8001990:	432c      	orrs	r4, r5
        GPIOx->PUPDR = temp;
 8001992:	60c4      	str	r4, [r0, #12]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001994:	2a02      	cmp	r2, #2
 8001996:	d112      	bne.n	80019be <HAL_GPIO_Init+0x96>
        temp = GPIOx->AFR[position >> 3u];
 8001998:	08dc      	lsrs	r4, r3, #3
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800199a:	2507      	movs	r5, #7
 800199c:	00a4      	lsls	r4, r4, #2
 800199e:	1904      	adds	r4, r0, r4
        temp = GPIOx->AFR[position >> 3u];
 80019a0:	6a27      	ldr	r7, [r4, #32]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80019a2:	9403      	str	r4, [sp, #12]
 80019a4:	240f      	movs	r4, #15
 80019a6:	401d      	ands	r5, r3
 80019a8:	00ad      	lsls	r5, r5, #2
 80019aa:	40ac      	lsls	r4, r5
 80019ac:	43a7      	bics	r7, r4
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80019ae:	690c      	ldr	r4, [r1, #16]
 80019b0:	40ac      	lsls	r4, r5
 80019b2:	4327      	orrs	r7, r4
        GPIOx->AFR[position >> 3u] = temp;
 80019b4:	9c03      	ldr	r4, [sp, #12]
 80019b6:	6227      	str	r7, [r4, #32]
 80019b8:	e001      	b.n	80019be <HAL_GPIO_Init+0x96>
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80019ba:	2a03      	cmp	r2, #3
 80019bc:	d1e3      	bne.n	8001986 <HAL_GPIO_Init+0x5e>
      temp = GPIOx->MODER;
 80019be:	6804      	ldr	r4, [r0, #0]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80019c0:	9d02      	ldr	r5, [sp, #8]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80019c2:	40b2      	lsls	r2, r6
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80019c4:	4025      	ands	r5, r4
 80019c6:	002c      	movs	r4, r5
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80019c8:	4314      	orrs	r4, r2
      GPIOx->MODER = temp;
 80019ca:	6004      	str	r4, [r0, #0]
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80019cc:	24c0      	movs	r4, #192	; 0xc0
 80019ce:	4662      	mov	r2, ip
 80019d0:	02a4      	lsls	r4, r4, #10
 80019d2:	4222      	tst	r2, r4
 80019d4:	d048      	beq.n	8001a68 <HAL_GPIO_Init+0x140>
        temp = EXTI->EXTICR[position >> 2u];
 80019d6:	4a25      	ldr	r2, [pc, #148]	; (8001a6c <HAL_GPIO_Init+0x144>)
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 80019d8:	2503      	movs	r5, #3
        temp = EXTI->EXTICR[position >> 2u];
 80019da:	089c      	lsrs	r4, r3, #2
 80019dc:	00a4      	lsls	r4, r4, #2
 80019de:	18a4      	adds	r4, r4, r2
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 80019e0:	220f      	movs	r2, #15
 80019e2:	401d      	ands	r5, r3
 80019e4:	00ed      	lsls	r5, r5, #3
 80019e6:	40aa      	lsls	r2, r5
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 80019e8:	27a0      	movs	r7, #160	; 0xa0
        temp = EXTI->EXTICR[position >> 2u];
 80019ea:	6e26      	ldr	r6, [r4, #96]	; 0x60
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 80019ec:	05ff      	lsls	r7, r7, #23
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 80019ee:	4396      	bics	r6, r2
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 80019f0:	2200      	movs	r2, #0
 80019f2:	42b8      	cmp	r0, r7
 80019f4:	d00c      	beq.n	8001a10 <HAL_GPIO_Init+0xe8>
 80019f6:	4f1e      	ldr	r7, [pc, #120]	; (8001a70 <HAL_GPIO_Init+0x148>)
 80019f8:	3201      	adds	r2, #1
 80019fa:	42b8      	cmp	r0, r7
 80019fc:	d008      	beq.n	8001a10 <HAL_GPIO_Init+0xe8>
 80019fe:	4f1d      	ldr	r7, [pc, #116]	; (8001a74 <HAL_GPIO_Init+0x14c>)
 8001a00:	3201      	adds	r2, #1
 8001a02:	42b8      	cmp	r0, r7
 8001a04:	d004      	beq.n	8001a10 <HAL_GPIO_Init+0xe8>
 8001a06:	4f1c      	ldr	r7, [pc, #112]	; (8001a78 <HAL_GPIO_Init+0x150>)
 8001a08:	3201      	adds	r2, #1
 8001a0a:	42b8      	cmp	r0, r7
 8001a0c:	d000      	beq.n	8001a10 <HAL_GPIO_Init+0xe8>
 8001a0e:	3202      	adds	r2, #2
 8001a10:	40aa      	lsls	r2, r5
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001a12:	4667      	mov	r7, ip
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 8001a14:	4332      	orrs	r2, r6
        EXTI->EXTICR[position >> 2u] = temp;
 8001a16:	6622      	str	r2, [r4, #96]	; 0x60
        temp = EXTI->IMR1;
 8001a18:	4a18      	ldr	r2, [pc, #96]	; (8001a7c <HAL_GPIO_Init+0x154>)
        temp &= ~(iocurrent);
 8001a1a:	9c01      	ldr	r4, [sp, #4]
        temp = EXTI->IMR1;
 8001a1c:	6fd6      	ldr	r6, [r2, #124]	; 0x7c
          temp |= iocurrent;
 8001a1e:	9d01      	ldr	r5, [sp, #4]
        temp &= ~(iocurrent);
 8001a20:	43e4      	mvns	r4, r4
          temp |= iocurrent;
 8001a22:	4335      	orrs	r5, r6
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001a24:	03ff      	lsls	r7, r7, #15
 8001a26:	d401      	bmi.n	8001a2c <HAL_GPIO_Init+0x104>
        temp &= ~(iocurrent);
 8001a28:	0035      	movs	r5, r6
 8001a2a:	4025      	ands	r5, r4
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001a2c:	4667      	mov	r7, ip
        EXTI->IMR1 = temp;
 8001a2e:	67d5      	str	r5, [r2, #124]	; 0x7c
        temp = EXTI->EMR1;
 8001a30:	4d13      	ldr	r5, [pc, #76]	; (8001a80 <HAL_GPIO_Init+0x158>)
          temp |= iocurrent;
 8001a32:	9e01      	ldr	r6, [sp, #4]
        temp = EXTI->EMR1;
 8001a34:	6fea      	ldr	r2, [r5, #124]	; 0x7c
          temp |= iocurrent;
 8001a36:	4316      	orrs	r6, r2
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001a38:	03bf      	lsls	r7, r7, #14
 8001a3a:	d401      	bmi.n	8001a40 <HAL_GPIO_Init+0x118>
        temp &= ~(iocurrent);
 8001a3c:	4022      	ands	r2, r4
 8001a3e:	0016      	movs	r6, r2
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001a40:	4667      	mov	r7, ip
        EXTI->EMR1 = temp;
 8001a42:	4a0a      	ldr	r2, [pc, #40]	; (8001a6c <HAL_GPIO_Init+0x144>)
 8001a44:	67ee      	str	r6, [r5, #124]	; 0x7c
        temp = EXTI->RTSR1;
 8001a46:	6816      	ldr	r6, [r2, #0]
          temp |= iocurrent;
 8001a48:	9d01      	ldr	r5, [sp, #4]
 8001a4a:	4335      	orrs	r5, r6
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001a4c:	02ff      	lsls	r7, r7, #11
 8001a4e:	d401      	bmi.n	8001a54 <HAL_GPIO_Init+0x12c>
        temp &= ~(iocurrent);
 8001a50:	0035      	movs	r5, r6
 8001a52:	4025      	ands	r5, r4
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001a54:	4667      	mov	r7, ip
        EXTI->RTSR1 = temp;
 8001a56:	6015      	str	r5, [r2, #0]
        temp = EXTI->FTSR1;
 8001a58:	6855      	ldr	r5, [r2, #4]
          temp |= iocurrent;
 8001a5a:	9e01      	ldr	r6, [sp, #4]
 8001a5c:	432e      	orrs	r6, r5
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001a5e:	02bf      	lsls	r7, r7, #10
 8001a60:	d401      	bmi.n	8001a66 <HAL_GPIO_Init+0x13e>
        temp &= ~(iocurrent);
 8001a62:	4025      	ands	r5, r4
 8001a64:	002e      	movs	r6, r5
        EXTI->FTSR1 = temp;
 8001a66:	6056      	str	r6, [r2, #4]
    position++;
 8001a68:	3301      	adds	r3, #1
 8001a6a:	e760      	b.n	800192e <HAL_GPIO_Init+0x6>
 8001a6c:	40021800 	.word	0x40021800
 8001a70:	50000400 	.word	0x50000400
 8001a74:	50000800 	.word	0x50000800
 8001a78:	50000c00 	.word	0x50000c00
 8001a7c:	40021804 	.word	0x40021804
 8001a80:	40021808 	.word	0x40021808

08001a84 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001a84:	2a00      	cmp	r2, #0
 8001a86:	d001      	beq.n	8001a8c <HAL_GPIO_WritePin+0x8>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001a88:	6181      	str	r1, [r0, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001a8a:	4770      	bx	lr
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001a8c:	6281      	str	r1, [r0, #40]	; 0x28
}
 8001a8e:	e7fc      	b.n	8001a8a <HAL_GPIO_WritePin+0x6>

08001a90 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8001a90:	b510      	push	{r4, lr}
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 8001a92:	4c11      	ldr	r4, [pc, #68]	; (8001ad8 <HAL_PWREx_ControlVoltageScaling+0x48>)
 8001a94:	4911      	ldr	r1, [pc, #68]	; (8001adc <HAL_PWREx_ControlVoltageScaling+0x4c>)
 8001a96:	6823      	ldr	r3, [r4, #0]
{
 8001a98:	0002      	movs	r2, r0
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 8001a9a:	400b      	ands	r3, r1
 8001a9c:	4303      	orrs	r3, r0
 8001a9e:	6023      	str	r3, [r4, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001aa0:	2380      	movs	r3, #128	; 0x80
        return HAL_TIMEOUT;
      }
    }
  }

  return HAL_OK;
 8001aa2:	2000      	movs	r0, #0
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001aa4:	009b      	lsls	r3, r3, #2
 8001aa6:	429a      	cmp	r2, r3
 8001aa8:	d10e      	bne.n	8001ac8 <HAL_PWREx_ControlVoltageScaling+0x38>
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 8001aaa:	4b0d      	ldr	r3, [pc, #52]	; (8001ae0 <HAL_PWREx_ControlVoltageScaling+0x50>)
 8001aac:	490d      	ldr	r1, [pc, #52]	; (8001ae4 <HAL_PWREx_ControlVoltageScaling+0x54>)
 8001aae:	6818      	ldr	r0, [r3, #0]
 8001ab0:	2306      	movs	r3, #6
 8001ab2:	4358      	muls	r0, r3
 8001ab4:	f7fe fb50 	bl	8000158 <__udivsi3>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001ab8:	2280      	movs	r2, #128	; 0x80
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 8001aba:	1c43      	adds	r3, r0, #1
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001abc:	00d2      	lsls	r2, r2, #3
 8001abe:	6961      	ldr	r1, [r4, #20]
 8001ac0:	0008      	movs	r0, r1
 8001ac2:	4010      	ands	r0, r2
 8001ac4:	4211      	tst	r1, r2
 8001ac6:	d100      	bne.n	8001aca <HAL_PWREx_ControlVoltageScaling+0x3a>
}
 8001ac8:	bd10      	pop	{r4, pc}
      if (wait_loop_index != 0U)
 8001aca:	2b00      	cmp	r3, #0
 8001acc:	d001      	beq.n	8001ad2 <HAL_PWREx_ControlVoltageScaling+0x42>
        wait_loop_index--;
 8001ace:	3b01      	subs	r3, #1
 8001ad0:	e7f5      	b.n	8001abe <HAL_PWREx_ControlVoltageScaling+0x2e>
        return HAL_TIMEOUT;
 8001ad2:	2003      	movs	r0, #3
 8001ad4:	e7f8      	b.n	8001ac8 <HAL_PWREx_ControlVoltageScaling+0x38>
 8001ad6:	46c0      	nop			; (mov r8, r8)
 8001ad8:	40007000 	.word	0x40007000
 8001adc:	fffff9ff 	.word	0xfffff9ff
 8001ae0:	20000000 	.word	0x20000000
 8001ae4:	000f4240 	.word	0x000f4240

08001ae8 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001ae8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001aea:	0004      	movs	r4, r0
 8001aec:	b085      	sub	sp, #20
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001aee:	2800      	cmp	r0, #0
 8001af0:	d023      	beq.n	8001b3a <HAL_RCC_OscConfig+0x52>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001af2:	6803      	ldr	r3, [r0, #0]
 8001af4:	07db      	lsls	r3, r3, #31
 8001af6:	d410      	bmi.n	8001b1a <HAL_RCC_OscConfig+0x32>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001af8:	6823      	ldr	r3, [r4, #0]
 8001afa:	079b      	lsls	r3, r3, #30
 8001afc:	d45e      	bmi.n	8001bbc <HAL_RCC_OscConfig+0xd4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001afe:	6823      	ldr	r3, [r4, #0]
 8001b00:	071b      	lsls	r3, r3, #28
 8001b02:	d500      	bpl.n	8001b06 <HAL_RCC_OscConfig+0x1e>
 8001b04:	e0c3      	b.n	8001c8e <HAL_RCC_OscConfig+0x1a6>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001b06:	6823      	ldr	r3, [r4, #0]
 8001b08:	075b      	lsls	r3, r3, #29
 8001b0a:	d500      	bpl.n	8001b0e <HAL_RCC_OscConfig+0x26>
 8001b0c:	e0f5      	b.n	8001cfa <HAL_RCC_OscConfig+0x212>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8001b0e:	69e2      	ldr	r2, [r4, #28]
 8001b10:	2a00      	cmp	r2, #0
 8001b12:	d000      	beq.n	8001b16 <HAL_RCC_OscConfig+0x2e>
 8001b14:	e17c      	b.n	8001e10 <HAL_RCC_OscConfig+0x328>
          return HAL_ERROR;
        }
      }
    }
  }
  return HAL_OK;
 8001b16:	2000      	movs	r0, #0
 8001b18:	e029      	b.n	8001b6e <HAL_RCC_OscConfig+0x86>
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001b1a:	2238      	movs	r2, #56	; 0x38
 8001b1c:	4db0      	ldr	r5, [pc, #704]	; (8001de0 <HAL_RCC_OscConfig+0x2f8>)
 8001b1e:	68ab      	ldr	r3, [r5, #8]
 8001b20:	4013      	ands	r3, r2
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001b22:	68ea      	ldr	r2, [r5, #12]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 8001b24:	2b10      	cmp	r3, #16
 8001b26:	d10a      	bne.n	8001b3e <HAL_RCC_OscConfig+0x56>
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001b28:	43d2      	mvns	r2, r2
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 8001b2a:	0793      	lsls	r3, r2, #30
 8001b2c:	d109      	bne.n	8001b42 <HAL_RCC_OscConfig+0x5a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001b2e:	682b      	ldr	r3, [r5, #0]
 8001b30:	039b      	lsls	r3, r3, #14
 8001b32:	d5e1      	bpl.n	8001af8 <HAL_RCC_OscConfig+0x10>
 8001b34:	6863      	ldr	r3, [r4, #4]
 8001b36:	2b00      	cmp	r3, #0
 8001b38:	d1de      	bne.n	8001af8 <HAL_RCC_OscConfig+0x10>
          return HAL_ERROR;
 8001b3a:	2001      	movs	r0, #1
 8001b3c:	e017      	b.n	8001b6e <HAL_RCC_OscConfig+0x86>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 8001b3e:	2b08      	cmp	r3, #8
 8001b40:	d0f5      	beq.n	8001b2e <HAL_RCC_OscConfig+0x46>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001b42:	2280      	movs	r2, #128	; 0x80
 8001b44:	6863      	ldr	r3, [r4, #4]
 8001b46:	0252      	lsls	r2, r2, #9
 8001b48:	4293      	cmp	r3, r2
 8001b4a:	d112      	bne.n	8001b72 <HAL_RCC_OscConfig+0x8a>
 8001b4c:	682a      	ldr	r2, [r5, #0]
 8001b4e:	4313      	orrs	r3, r2
 8001b50:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8001b52:	f7ff f963 	bl	8000e1c <HAL_GetTick>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001b56:	2780      	movs	r7, #128	; 0x80
        tickstart = HAL_GetTick();
 8001b58:	0006      	movs	r6, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001b5a:	02bf      	lsls	r7, r7, #10
 8001b5c:	682b      	ldr	r3, [r5, #0]
 8001b5e:	423b      	tst	r3, r7
 8001b60:	d1ca      	bne.n	8001af8 <HAL_RCC_OscConfig+0x10>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001b62:	f7ff f95b 	bl	8000e1c <HAL_GetTick>
 8001b66:	1b80      	subs	r0, r0, r6
 8001b68:	2864      	cmp	r0, #100	; 0x64
 8001b6a:	d9f7      	bls.n	8001b5c <HAL_RCC_OscConfig+0x74>
            return HAL_TIMEOUT;
 8001b6c:	2003      	movs	r0, #3
}
 8001b6e:	b005      	add	sp, #20
 8001b70:	bdf0      	pop	{r4, r5, r6, r7, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001b72:	21a0      	movs	r1, #160	; 0xa0
 8001b74:	02c9      	lsls	r1, r1, #11
 8001b76:	428b      	cmp	r3, r1
 8001b78:	d108      	bne.n	8001b8c <HAL_RCC_OscConfig+0xa4>
 8001b7a:	2380      	movs	r3, #128	; 0x80
 8001b7c:	6829      	ldr	r1, [r5, #0]
 8001b7e:	02db      	lsls	r3, r3, #11
 8001b80:	430b      	orrs	r3, r1
 8001b82:	602b      	str	r3, [r5, #0]
 8001b84:	682b      	ldr	r3, [r5, #0]
 8001b86:	431a      	orrs	r2, r3
 8001b88:	602a      	str	r2, [r5, #0]
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001b8a:	e7e2      	b.n	8001b52 <HAL_RCC_OscConfig+0x6a>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001b8c:	682a      	ldr	r2, [r5, #0]
 8001b8e:	4995      	ldr	r1, [pc, #596]	; (8001de4 <HAL_RCC_OscConfig+0x2fc>)
 8001b90:	400a      	ands	r2, r1
 8001b92:	602a      	str	r2, [r5, #0]
 8001b94:	682a      	ldr	r2, [r5, #0]
 8001b96:	4994      	ldr	r1, [pc, #592]	; (8001de8 <HAL_RCC_OscConfig+0x300>)
 8001b98:	400a      	ands	r2, r1
 8001b9a:	602a      	str	r2, [r5, #0]
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001b9c:	2b00      	cmp	r3, #0
 8001b9e:	d1d8      	bne.n	8001b52 <HAL_RCC_OscConfig+0x6a>
        tickstart = HAL_GetTick();
 8001ba0:	f7ff f93c 	bl	8000e1c <HAL_GetTick>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001ba4:	2780      	movs	r7, #128	; 0x80
        tickstart = HAL_GetTick();
 8001ba6:	0006      	movs	r6, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001ba8:	02bf      	lsls	r7, r7, #10
 8001baa:	682b      	ldr	r3, [r5, #0]
 8001bac:	423b      	tst	r3, r7
 8001bae:	d0a3      	beq.n	8001af8 <HAL_RCC_OscConfig+0x10>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001bb0:	f7ff f934 	bl	8000e1c <HAL_GetTick>
 8001bb4:	1b80      	subs	r0, r0, r6
 8001bb6:	2864      	cmp	r0, #100	; 0x64
 8001bb8:	d9f7      	bls.n	8001baa <HAL_RCC_OscConfig+0xc2>
 8001bba:	e7d7      	b.n	8001b6c <HAL_RCC_OscConfig+0x84>
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001bbc:	2338      	movs	r3, #56	; 0x38
 8001bbe:	4d88      	ldr	r5, [pc, #544]	; (8001de0 <HAL_RCC_OscConfig+0x2f8>)
 8001bc0:	68aa      	ldr	r2, [r5, #8]
 8001bc2:	4013      	ands	r3, r2
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001bc4:	68ea      	ldr	r2, [r5, #12]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 8001bc6:	2b10      	cmp	r3, #16
 8001bc8:	d128      	bne.n	8001c1c <HAL_RCC_OscConfig+0x134>
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001bca:	2103      	movs	r1, #3
 8001bcc:	400a      	ands	r2, r1
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 8001bce:	2a02      	cmp	r2, #2
 8001bd0:	d126      	bne.n	8001c20 <HAL_RCC_OscConfig+0x138>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001bd2:	682a      	ldr	r2, [r5, #0]
 8001bd4:	0552      	lsls	r2, r2, #21
 8001bd6:	d502      	bpl.n	8001bde <HAL_RCC_OscConfig+0xf6>
 8001bd8:	68e2      	ldr	r2, [r4, #12]
 8001bda:	2a00      	cmp	r2, #0
 8001bdc:	d0ad      	beq.n	8001b3a <HAL_RCC_OscConfig+0x52>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001bde:	6869      	ldr	r1, [r5, #4]
 8001be0:	6962      	ldr	r2, [r4, #20]
 8001be2:	4882      	ldr	r0, [pc, #520]	; (8001dec <HAL_RCC_OscConfig+0x304>)
 8001be4:	0212      	lsls	r2, r2, #8
 8001be6:	4001      	ands	r1, r0
 8001be8:	430a      	orrs	r2, r1
 8001bea:	606a      	str	r2, [r5, #4]
        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001bec:	2b00      	cmp	r3, #0
 8001bee:	d10d      	bne.n	8001c0c <HAL_RCC_OscConfig+0x124>
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8001bf0:	682b      	ldr	r3, [r5, #0]
 8001bf2:	4a7f      	ldr	r2, [pc, #508]	; (8001df0 <HAL_RCC_OscConfig+0x308>)
 8001bf4:	4013      	ands	r3, r2
 8001bf6:	6922      	ldr	r2, [r4, #16]
 8001bf8:	4313      	orrs	r3, r2
 8001bfa:	602b      	str	r3, [r5, #0]
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 8001bfc:	682b      	ldr	r3, [r5, #0]
 8001bfe:	4a7d      	ldr	r2, [pc, #500]	; (8001df4 <HAL_RCC_OscConfig+0x30c>)
 8001c00:	049b      	lsls	r3, r3, #18
 8001c02:	0f5b      	lsrs	r3, r3, #29
 8001c04:	40da      	lsrs	r2, r3
 8001c06:	0013      	movs	r3, r2
 8001c08:	4a7b      	ldr	r2, [pc, #492]	; (8001df8 <HAL_RCC_OscConfig+0x310>)
 8001c0a:	6013      	str	r3, [r2, #0]
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8001c0c:	4b7b      	ldr	r3, [pc, #492]	; (8001dfc <HAL_RCC_OscConfig+0x314>)
 8001c0e:	6818      	ldr	r0, [r3, #0]
 8001c10:	f7ff f85a 	bl	8000cc8 <HAL_InitTick>
 8001c14:	2800      	cmp	r0, #0
 8001c16:	d100      	bne.n	8001c1a <HAL_RCC_OscConfig+0x132>
 8001c18:	e771      	b.n	8001afe <HAL_RCC_OscConfig+0x16>
 8001c1a:	e78e      	b.n	8001b3a <HAL_RCC_OscConfig+0x52>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 8001c1c:	2b00      	cmp	r3, #0
 8001c1e:	d0d8      	beq.n	8001bd2 <HAL_RCC_OscConfig+0xea>
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001c20:	68e3      	ldr	r3, [r4, #12]
 8001c22:	2b00      	cmp	r3, #0
 8001c24:	d020      	beq.n	8001c68 <HAL_RCC_OscConfig+0x180>
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8001c26:	682b      	ldr	r3, [r5, #0]
 8001c28:	4a71      	ldr	r2, [pc, #452]	; (8001df0 <HAL_RCC_OscConfig+0x308>)
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001c2a:	2780      	movs	r7, #128	; 0x80
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8001c2c:	4013      	ands	r3, r2
 8001c2e:	6922      	ldr	r2, [r4, #16]
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001c30:	00ff      	lsls	r7, r7, #3
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8001c32:	4313      	orrs	r3, r2
 8001c34:	602b      	str	r3, [r5, #0]
        __HAL_RCC_HSI_ENABLE();
 8001c36:	2380      	movs	r3, #128	; 0x80
 8001c38:	682a      	ldr	r2, [r5, #0]
 8001c3a:	005b      	lsls	r3, r3, #1
 8001c3c:	4313      	orrs	r3, r2
 8001c3e:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8001c40:	f7ff f8ec 	bl	8000e1c <HAL_GetTick>
 8001c44:	0006      	movs	r6, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001c46:	682b      	ldr	r3, [r5, #0]
 8001c48:	423b      	tst	r3, r7
 8001c4a:	d007      	beq.n	8001c5c <HAL_RCC_OscConfig+0x174>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001c4c:	686a      	ldr	r2, [r5, #4]
 8001c4e:	6963      	ldr	r3, [r4, #20]
 8001c50:	4966      	ldr	r1, [pc, #408]	; (8001dec <HAL_RCC_OscConfig+0x304>)
 8001c52:	021b      	lsls	r3, r3, #8
 8001c54:	400a      	ands	r2, r1
 8001c56:	4313      	orrs	r3, r2
 8001c58:	606b      	str	r3, [r5, #4]
 8001c5a:	e750      	b.n	8001afe <HAL_RCC_OscConfig+0x16>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001c5c:	f7ff f8de 	bl	8000e1c <HAL_GetTick>
 8001c60:	1b80      	subs	r0, r0, r6
 8001c62:	2802      	cmp	r0, #2
 8001c64:	d9ef      	bls.n	8001c46 <HAL_RCC_OscConfig+0x15e>
 8001c66:	e781      	b.n	8001b6c <HAL_RCC_OscConfig+0x84>
        __HAL_RCC_HSI_DISABLE();
 8001c68:	682b      	ldr	r3, [r5, #0]
 8001c6a:	4a65      	ldr	r2, [pc, #404]	; (8001e00 <HAL_RCC_OscConfig+0x318>)
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001c6c:	2780      	movs	r7, #128	; 0x80
        __HAL_RCC_HSI_DISABLE();
 8001c6e:	4013      	ands	r3, r2
 8001c70:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8001c72:	f7ff f8d3 	bl	8000e1c <HAL_GetTick>
 8001c76:	0006      	movs	r6, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001c78:	00ff      	lsls	r7, r7, #3
 8001c7a:	682b      	ldr	r3, [r5, #0]
 8001c7c:	423b      	tst	r3, r7
 8001c7e:	d100      	bne.n	8001c82 <HAL_RCC_OscConfig+0x19a>
 8001c80:	e73d      	b.n	8001afe <HAL_RCC_OscConfig+0x16>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001c82:	f7ff f8cb 	bl	8000e1c <HAL_GetTick>
 8001c86:	1b80      	subs	r0, r0, r6
 8001c88:	2802      	cmp	r0, #2
 8001c8a:	d9f6      	bls.n	8001c7a <HAL_RCC_OscConfig+0x192>
 8001c8c:	e76e      	b.n	8001b6c <HAL_RCC_OscConfig+0x84>
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8001c8e:	2138      	movs	r1, #56	; 0x38
 8001c90:	4b53      	ldr	r3, [pc, #332]	; (8001de0 <HAL_RCC_OscConfig+0x2f8>)
 8001c92:	689a      	ldr	r2, [r3, #8]
 8001c94:	001d      	movs	r5, r3
 8001c96:	400a      	ands	r2, r1
 8001c98:	2a18      	cmp	r2, #24
 8001c9a:	d108      	bne.n	8001cae <HAL_RCC_OscConfig+0x1c6>
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 8001c9c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001c9e:	079b      	lsls	r3, r3, #30
 8001ca0:	d400      	bmi.n	8001ca4 <HAL_RCC_OscConfig+0x1bc>
 8001ca2:	e730      	b.n	8001b06 <HAL_RCC_OscConfig+0x1e>
 8001ca4:	69a3      	ldr	r3, [r4, #24]
 8001ca6:	2b00      	cmp	r3, #0
 8001ca8:	d000      	beq.n	8001cac <HAL_RCC_OscConfig+0x1c4>
 8001caa:	e72c      	b.n	8001b06 <HAL_RCC_OscConfig+0x1e>
 8001cac:	e745      	b.n	8001b3a <HAL_RCC_OscConfig+0x52>
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001cae:	69a2      	ldr	r2, [r4, #24]
 8001cb0:	2301      	movs	r3, #1
 8001cb2:	2a00      	cmp	r2, #0
 8001cb4:	d010      	beq.n	8001cd8 <HAL_RCC_OscConfig+0x1f0>
        __HAL_RCC_LSI_ENABLE();
 8001cb6:	6e2a      	ldr	r2, [r5, #96]	; 0x60
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001cb8:	2702      	movs	r7, #2
        __HAL_RCC_LSI_ENABLE();
 8001cba:	4313      	orrs	r3, r2
 8001cbc:	662b      	str	r3, [r5, #96]	; 0x60
        tickstart = HAL_GetTick();
 8001cbe:	f7ff f8ad 	bl	8000e1c <HAL_GetTick>
 8001cc2:	0006      	movs	r6, r0
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001cc4:	6e2b      	ldr	r3, [r5, #96]	; 0x60
 8001cc6:	423b      	tst	r3, r7
 8001cc8:	d000      	beq.n	8001ccc <HAL_RCC_OscConfig+0x1e4>
 8001cca:	e71c      	b.n	8001b06 <HAL_RCC_OscConfig+0x1e>
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001ccc:	f7ff f8a6 	bl	8000e1c <HAL_GetTick>
 8001cd0:	1b80      	subs	r0, r0, r6
 8001cd2:	2802      	cmp	r0, #2
 8001cd4:	d9f6      	bls.n	8001cc4 <HAL_RCC_OscConfig+0x1dc>
 8001cd6:	e749      	b.n	8001b6c <HAL_RCC_OscConfig+0x84>
        __HAL_RCC_LSI_DISABLE();
 8001cd8:	6e2a      	ldr	r2, [r5, #96]	; 0x60
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001cda:	2702      	movs	r7, #2
        __HAL_RCC_LSI_DISABLE();
 8001cdc:	439a      	bics	r2, r3
 8001cde:	662a      	str	r2, [r5, #96]	; 0x60
        tickstart = HAL_GetTick();
 8001ce0:	f7ff f89c 	bl	8000e1c <HAL_GetTick>
 8001ce4:	0006      	movs	r6, r0
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001ce6:	6e2b      	ldr	r3, [r5, #96]	; 0x60
 8001ce8:	423b      	tst	r3, r7
 8001cea:	d100      	bne.n	8001cee <HAL_RCC_OscConfig+0x206>
 8001cec:	e70b      	b.n	8001b06 <HAL_RCC_OscConfig+0x1e>
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001cee:	f7ff f895 	bl	8000e1c <HAL_GetTick>
 8001cf2:	1b80      	subs	r0, r0, r6
 8001cf4:	2802      	cmp	r0, #2
 8001cf6:	d9f6      	bls.n	8001ce6 <HAL_RCC_OscConfig+0x1fe>
 8001cf8:	e738      	b.n	8001b6c <HAL_RCC_OscConfig+0x84>
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8001cfa:	2138      	movs	r1, #56	; 0x38
 8001cfc:	4b38      	ldr	r3, [pc, #224]	; (8001de0 <HAL_RCC_OscConfig+0x2f8>)
 8001cfe:	689a      	ldr	r2, [r3, #8]
 8001d00:	001d      	movs	r5, r3
 8001d02:	400a      	ands	r2, r1
 8001d04:	2a20      	cmp	r2, #32
 8001d06:	d108      	bne.n	8001d1a <HAL_RCC_OscConfig+0x232>
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 8001d08:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001d0a:	079b      	lsls	r3, r3, #30
 8001d0c:	d400      	bmi.n	8001d10 <HAL_RCC_OscConfig+0x228>
 8001d0e:	e6fe      	b.n	8001b0e <HAL_RCC_OscConfig+0x26>
 8001d10:	68a3      	ldr	r3, [r4, #8]
 8001d12:	2b00      	cmp	r3, #0
 8001d14:	d000      	beq.n	8001d18 <HAL_RCC_OscConfig+0x230>
 8001d16:	e6fa      	b.n	8001b0e <HAL_RCC_OscConfig+0x26>
 8001d18:	e70f      	b.n	8001b3a <HAL_RCC_OscConfig+0x52>
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8001d1a:	2280      	movs	r2, #128	; 0x80
    FlagStatus       pwrclkchanged = RESET;
 8001d1c:	2100      	movs	r1, #0
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8001d1e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001d20:	0552      	lsls	r2, r2, #21
    FlagStatus       pwrclkchanged = RESET;
 8001d22:	9100      	str	r1, [sp, #0]
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8001d24:	4213      	tst	r3, r2
 8001d26:	d108      	bne.n	8001d3a <HAL_RCC_OscConfig+0x252>
        __HAL_RCC_PWR_CLK_ENABLE();
 8001d28:	6beb      	ldr	r3, [r5, #60]	; 0x3c
 8001d2a:	4313      	orrs	r3, r2
 8001d2c:	63eb      	str	r3, [r5, #60]	; 0x3c
 8001d2e:	6beb      	ldr	r3, [r5, #60]	; 0x3c
 8001d30:	4013      	ands	r3, r2
 8001d32:	9303      	str	r3, [sp, #12]
 8001d34:	9b03      	ldr	r3, [sp, #12]
        pwrclkchanged = SET;
 8001d36:	2301      	movs	r3, #1
 8001d38:	9300      	str	r3, [sp, #0]
      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001d3a:	2780      	movs	r7, #128	; 0x80
 8001d3c:	4e31      	ldr	r6, [pc, #196]	; (8001e04 <HAL_RCC_OscConfig+0x31c>)
 8001d3e:	007f      	lsls	r7, r7, #1
 8001d40:	6833      	ldr	r3, [r6, #0]
 8001d42:	423b      	tst	r3, r7
 8001d44:	d015      	beq.n	8001d72 <HAL_RCC_OscConfig+0x28a>
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001d46:	68a3      	ldr	r3, [r4, #8]
 8001d48:	2b01      	cmp	r3, #1
 8001d4a:	d122      	bne.n	8001d92 <HAL_RCC_OscConfig+0x2aa>
 8001d4c:	6dea      	ldr	r2, [r5, #92]	; 0x5c
 8001d4e:	4313      	orrs	r3, r2
 8001d50:	65eb      	str	r3, [r5, #92]	; 0x5c
        tickstart = HAL_GetTick();
 8001d52:	f7ff f863 	bl	8000e1c <HAL_GetTick>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001d56:	2702      	movs	r7, #2
        tickstart = HAL_GetTick();
 8001d58:	0006      	movs	r6, r0
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001d5a:	6deb      	ldr	r3, [r5, #92]	; 0x5c
 8001d5c:	423b      	tst	r3, r7
 8001d5e:	d038      	beq.n	8001dd2 <HAL_RCC_OscConfig+0x2ea>
      if (pwrclkchanged == SET)
 8001d60:	9b00      	ldr	r3, [sp, #0]
 8001d62:	2b01      	cmp	r3, #1
 8001d64:	d000      	beq.n	8001d68 <HAL_RCC_OscConfig+0x280>
 8001d66:	e6d2      	b.n	8001b0e <HAL_RCC_OscConfig+0x26>
        __HAL_RCC_PWR_CLK_DISABLE();
 8001d68:	6beb      	ldr	r3, [r5, #60]	; 0x3c
 8001d6a:	4a27      	ldr	r2, [pc, #156]	; (8001e08 <HAL_RCC_OscConfig+0x320>)
 8001d6c:	4013      	ands	r3, r2
 8001d6e:	63eb      	str	r3, [r5, #60]	; 0x3c
 8001d70:	e6cd      	b.n	8001b0e <HAL_RCC_OscConfig+0x26>
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001d72:	6833      	ldr	r3, [r6, #0]
 8001d74:	433b      	orrs	r3, r7
 8001d76:	6033      	str	r3, [r6, #0]
        tickstart = HAL_GetTick();
 8001d78:	f7ff f850 	bl	8000e1c <HAL_GetTick>
 8001d7c:	9001      	str	r0, [sp, #4]
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001d7e:	6833      	ldr	r3, [r6, #0]
 8001d80:	423b      	tst	r3, r7
 8001d82:	d1e0      	bne.n	8001d46 <HAL_RCC_OscConfig+0x25e>
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001d84:	f7ff f84a 	bl	8000e1c <HAL_GetTick>
 8001d88:	9b01      	ldr	r3, [sp, #4]
 8001d8a:	1ac0      	subs	r0, r0, r3
 8001d8c:	2802      	cmp	r0, #2
 8001d8e:	d9f6      	bls.n	8001d7e <HAL_RCC_OscConfig+0x296>
 8001d90:	e6ec      	b.n	8001b6c <HAL_RCC_OscConfig+0x84>
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001d92:	6dea      	ldr	r2, [r5, #92]	; 0x5c
 8001d94:	2b05      	cmp	r3, #5
 8001d96:	d105      	bne.n	8001da4 <HAL_RCC_OscConfig+0x2bc>
 8001d98:	3b01      	subs	r3, #1
 8001d9a:	4313      	orrs	r3, r2
 8001d9c:	65eb      	str	r3, [r5, #92]	; 0x5c
 8001d9e:	6dea      	ldr	r2, [r5, #92]	; 0x5c
 8001da0:	2301      	movs	r3, #1
 8001da2:	e7d4      	b.n	8001d4e <HAL_RCC_OscConfig+0x266>
 8001da4:	2101      	movs	r1, #1
 8001da6:	438a      	bics	r2, r1
 8001da8:	65ea      	str	r2, [r5, #92]	; 0x5c
 8001daa:	6dea      	ldr	r2, [r5, #92]	; 0x5c
 8001dac:	3103      	adds	r1, #3
 8001dae:	438a      	bics	r2, r1
 8001db0:	65ea      	str	r2, [r5, #92]	; 0x5c
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001db2:	2b00      	cmp	r3, #0
 8001db4:	d1cd      	bne.n	8001d52 <HAL_RCC_OscConfig+0x26a>
        tickstart = HAL_GetTick();
 8001db6:	f7ff f831 	bl	8000e1c <HAL_GetTick>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001dba:	2702      	movs	r7, #2
        tickstart = HAL_GetTick();
 8001dbc:	0006      	movs	r6, r0
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001dbe:	6deb      	ldr	r3, [r5, #92]	; 0x5c
 8001dc0:	423b      	tst	r3, r7
 8001dc2:	d0cd      	beq.n	8001d60 <HAL_RCC_OscConfig+0x278>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001dc4:	f7ff f82a 	bl	8000e1c <HAL_GetTick>
 8001dc8:	4b10      	ldr	r3, [pc, #64]	; (8001e0c <HAL_RCC_OscConfig+0x324>)
 8001dca:	1b80      	subs	r0, r0, r6
 8001dcc:	4298      	cmp	r0, r3
 8001dce:	d9f6      	bls.n	8001dbe <HAL_RCC_OscConfig+0x2d6>
 8001dd0:	e6cc      	b.n	8001b6c <HAL_RCC_OscConfig+0x84>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001dd2:	f7ff f823 	bl	8000e1c <HAL_GetTick>
 8001dd6:	4b0d      	ldr	r3, [pc, #52]	; (8001e0c <HAL_RCC_OscConfig+0x324>)
 8001dd8:	1b80      	subs	r0, r0, r6
 8001dda:	4298      	cmp	r0, r3
 8001ddc:	d9bd      	bls.n	8001d5a <HAL_RCC_OscConfig+0x272>
 8001dde:	e6c5      	b.n	8001b6c <HAL_RCC_OscConfig+0x84>
 8001de0:	40021000 	.word	0x40021000
 8001de4:	fffeffff 	.word	0xfffeffff
 8001de8:	fffbffff 	.word	0xfffbffff
 8001dec:	ffff80ff 	.word	0xffff80ff
 8001df0:	ffffc7ff 	.word	0xffffc7ff
 8001df4:	00f42400 	.word	0x00f42400
 8001df8:	20000000 	.word	0x20000000
 8001dfc:	20000008 	.word	0x20000008
 8001e00:	fffffeff 	.word	0xfffffeff
 8001e04:	40007000 	.word	0x40007000
 8001e08:	efffffff 	.word	0xefffffff
 8001e0c:	00001388 	.word	0x00001388
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001e10:	2038      	movs	r0, #56	; 0x38
 8001e12:	4b44      	ldr	r3, [pc, #272]	; (8001f24 <HAL_RCC_OscConfig+0x43c>)
 8001e14:	6899      	ldr	r1, [r3, #8]
 8001e16:	001d      	movs	r5, r3
 8001e18:	4001      	ands	r1, r0
 8001e1a:	2910      	cmp	r1, #16
 8001e1c:	d054      	beq.n	8001ec8 <HAL_RCC_OscConfig+0x3e0>
        __HAL_RCC_PLL_DISABLE();
 8001e1e:	681b      	ldr	r3, [r3, #0]
 8001e20:	4941      	ldr	r1, [pc, #260]	; (8001f28 <HAL_RCC_OscConfig+0x440>)
 8001e22:	400b      	ands	r3, r1
 8001e24:	602b      	str	r3, [r5, #0]
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8001e26:	2a02      	cmp	r2, #2
 8001e28:	d137      	bne.n	8001e9a <HAL_RCC_OscConfig+0x3b2>
        tickstart = HAL_GetTick();
 8001e2a:	f7fe fff7 	bl	8000e1c <HAL_GetTick>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001e2e:	2780      	movs	r7, #128	; 0x80
        tickstart = HAL_GetTick();
 8001e30:	0006      	movs	r6, r0
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001e32:	04bf      	lsls	r7, r7, #18
 8001e34:	682b      	ldr	r3, [r5, #0]
 8001e36:	423b      	tst	r3, r7
 8001e38:	d129      	bne.n	8001e8e <HAL_RCC_OscConfig+0x3a6>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001e3a:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8001e3c:	6a23      	ldr	r3, [r4, #32]
 8001e3e:	68ea      	ldr	r2, [r5, #12]
 8001e40:	430b      	orrs	r3, r1
 8001e42:	493a      	ldr	r1, [pc, #232]	; (8001f2c <HAL_RCC_OscConfig+0x444>)
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001e44:	2680      	movs	r6, #128	; 0x80
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001e46:	400a      	ands	r2, r1
 8001e48:	4313      	orrs	r3, r2
 8001e4a:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001e4c:	04b6      	lsls	r6, r6, #18
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001e4e:	4313      	orrs	r3, r2
 8001e50:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8001e52:	4313      	orrs	r3, r2
 8001e54:	6b62      	ldr	r2, [r4, #52]	; 0x34
 8001e56:	4313      	orrs	r3, r2
 8001e58:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8001e5a:	0212      	lsls	r2, r2, #8
 8001e5c:	4313      	orrs	r3, r2
 8001e5e:	60eb      	str	r3, [r5, #12]
        __HAL_RCC_PLL_ENABLE();
 8001e60:	2380      	movs	r3, #128	; 0x80
 8001e62:	682a      	ldr	r2, [r5, #0]
 8001e64:	045b      	lsls	r3, r3, #17
 8001e66:	4313      	orrs	r3, r2
 8001e68:	602b      	str	r3, [r5, #0]
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 8001e6a:	2380      	movs	r3, #128	; 0x80
 8001e6c:	68ea      	ldr	r2, [r5, #12]
 8001e6e:	055b      	lsls	r3, r3, #21
 8001e70:	4313      	orrs	r3, r2
 8001e72:	60eb      	str	r3, [r5, #12]
        tickstart = HAL_GetTick();
 8001e74:	f7fe ffd2 	bl	8000e1c <HAL_GetTick>
 8001e78:	0004      	movs	r4, r0
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001e7a:	682b      	ldr	r3, [r5, #0]
 8001e7c:	4233      	tst	r3, r6
 8001e7e:	d000      	beq.n	8001e82 <HAL_RCC_OscConfig+0x39a>
 8001e80:	e649      	b.n	8001b16 <HAL_RCC_OscConfig+0x2e>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001e82:	f7fe ffcb 	bl	8000e1c <HAL_GetTick>
 8001e86:	1b00      	subs	r0, r0, r4
 8001e88:	2802      	cmp	r0, #2
 8001e8a:	d9f6      	bls.n	8001e7a <HAL_RCC_OscConfig+0x392>
 8001e8c:	e66e      	b.n	8001b6c <HAL_RCC_OscConfig+0x84>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001e8e:	f7fe ffc5 	bl	8000e1c <HAL_GetTick>
 8001e92:	1b80      	subs	r0, r0, r6
 8001e94:	2802      	cmp	r0, #2
 8001e96:	d9cd      	bls.n	8001e34 <HAL_RCC_OscConfig+0x34c>
 8001e98:	e668      	b.n	8001b6c <HAL_RCC_OscConfig+0x84>
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PLLSOURCE_NONE);
 8001e9a:	2203      	movs	r2, #3
 8001e9c:	68eb      	ldr	r3, [r5, #12]
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001e9e:	2680      	movs	r6, #128	; 0x80
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PLLSOURCE_NONE);
 8001ea0:	4393      	bics	r3, r2
 8001ea2:	60eb      	str	r3, [r5, #12]
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
 8001ea4:	68eb      	ldr	r3, [r5, #12]
 8001ea6:	4a22      	ldr	r2, [pc, #136]	; (8001f30 <HAL_RCC_OscConfig+0x448>)
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001ea8:	04b6      	lsls	r6, r6, #18
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
 8001eaa:	4013      	ands	r3, r2
 8001eac:	60eb      	str	r3, [r5, #12]
        tickstart = HAL_GetTick();
 8001eae:	f7fe ffb5 	bl	8000e1c <HAL_GetTick>
 8001eb2:	0004      	movs	r4, r0
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001eb4:	682b      	ldr	r3, [r5, #0]
 8001eb6:	4233      	tst	r3, r6
 8001eb8:	d100      	bne.n	8001ebc <HAL_RCC_OscConfig+0x3d4>
 8001eba:	e62c      	b.n	8001b16 <HAL_RCC_OscConfig+0x2e>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001ebc:	f7fe ffae 	bl	8000e1c <HAL_GetTick>
 8001ec0:	1b00      	subs	r0, r0, r4
 8001ec2:	2802      	cmp	r0, #2
 8001ec4:	d9f6      	bls.n	8001eb4 <HAL_RCC_OscConfig+0x3cc>
 8001ec6:	e651      	b.n	8001b6c <HAL_RCC_OscConfig+0x84>
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001ec8:	2a01      	cmp	r2, #1
 8001eca:	d100      	bne.n	8001ece <HAL_RCC_OscConfig+0x3e6>
 8001ecc:	e635      	b.n	8001b3a <HAL_RCC_OscConfig+0x52>
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001ece:	2203      	movs	r2, #3
        temp_pllckcfg = RCC->PLLCFGR;
 8001ed0:	68db      	ldr	r3, [r3, #12]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001ed2:	6a21      	ldr	r1, [r4, #32]
 8001ed4:	401a      	ands	r2, r3
 8001ed6:	428a      	cmp	r2, r1
 8001ed8:	d000      	beq.n	8001edc <HAL_RCC_OscConfig+0x3f4>
 8001eda:	e62e      	b.n	8001b3a <HAL_RCC_OscConfig+0x52>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8001edc:	2270      	movs	r2, #112	; 0x70
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001ede:	6a61      	ldr	r1, [r4, #36]	; 0x24
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8001ee0:	401a      	ands	r2, r3
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001ee2:	428a      	cmp	r2, r1
 8001ee4:	d000      	beq.n	8001ee8 <HAL_RCC_OscConfig+0x400>
 8001ee6:	e628      	b.n	8001b3a <HAL_RCC_OscConfig+0x52>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001ee8:	21fe      	movs	r1, #254	; 0xfe
 8001eea:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8001eec:	01c9      	lsls	r1, r1, #7
 8001eee:	4019      	ands	r1, r3
 8001ef0:	0212      	lsls	r2, r2, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8001ef2:	4291      	cmp	r1, r2
 8001ef4:	d000      	beq.n	8001ef8 <HAL_RCC_OscConfig+0x410>
 8001ef6:	e620      	b.n	8001b3a <HAL_RCC_OscConfig+0x52>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8001ef8:	22f8      	movs	r2, #248	; 0xf8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001efa:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8001efc:	0392      	lsls	r2, r2, #14
 8001efe:	401a      	ands	r2, r3
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001f00:	428a      	cmp	r2, r1
 8001f02:	d000      	beq.n	8001f06 <HAL_RCC_OscConfig+0x41e>
 8001f04:	e619      	b.n	8001b3a <HAL_RCC_OscConfig+0x52>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8001f06:	22e0      	movs	r2, #224	; 0xe0
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8001f08:	6b21      	ldr	r1, [r4, #48]	; 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8001f0a:	0512      	lsls	r2, r2, #20
 8001f0c:	401a      	ands	r2, r3
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8001f0e:	428a      	cmp	r2, r1
 8001f10:	d000      	beq.n	8001f14 <HAL_RCC_OscConfig+0x42c>
 8001f12:	e612      	b.n	8001b3a <HAL_RCC_OscConfig+0x52>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8001f14:	6b62      	ldr	r2, [r4, #52]	; 0x34
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 8001f16:	0f5b      	lsrs	r3, r3, #29
 8001f18:	075b      	lsls	r3, r3, #29
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8001f1a:	4293      	cmp	r3, r2
 8001f1c:	d100      	bne.n	8001f20 <HAL_RCC_OscConfig+0x438>
 8001f1e:	e5fa      	b.n	8001b16 <HAL_RCC_OscConfig+0x2e>
 8001f20:	e60b      	b.n	8001b3a <HAL_RCC_OscConfig+0x52>
 8001f22:	46c0      	nop			; (mov r8, r8)
 8001f24:	40021000 	.word	0x40021000
 8001f28:	feffffff 	.word	0xfeffffff
 8001f2c:	11c1808c 	.word	0x11c1808c
 8001f30:	eefeffff 	.word	0xeefeffff

08001f34 <HAL_RCC_GetSysClockFreq>:
uint32_t HAL_RCC_GetSysClockFreq(void)
{
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001f34:	2338      	movs	r3, #56	; 0x38
 8001f36:	4a1e      	ldr	r2, [pc, #120]	; (8001fb0 <HAL_RCC_GetSysClockFreq+0x7c>)
{
 8001f38:	b570      	push	{r4, r5, r6, lr}
  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001f3a:	6891      	ldr	r1, [r2, #8]
 8001f3c:	0014      	movs	r4, r2
 8001f3e:	4219      	tst	r1, r3
 8001f40:	d105      	bne.n	8001f4e <HAL_RCC_GetSysClockFreq+0x1a>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8001f42:	6813      	ldr	r3, [r2, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 8001f44:	481b      	ldr	r0, [pc, #108]	; (8001fb4 <HAL_RCC_GetSysClockFreq+0x80>)
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8001f46:	049b      	lsls	r3, r3, #18
 8001f48:	0f5b      	lsrs	r3, r3, #29
    sysclockfreq = (HSI_VALUE / hsidiv);
 8001f4a:	40d8      	lsrs	r0, r3
  {
    sysclockfreq = 0U;
  }

  return sysclockfreq;
}
 8001f4c:	bd70      	pop	{r4, r5, r6, pc}
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001f4e:	6891      	ldr	r1, [r2, #8]
 8001f50:	4019      	ands	r1, r3
 8001f52:	2908      	cmp	r1, #8
 8001f54:	d027      	beq.n	8001fa6 <HAL_RCC_GetSysClockFreq+0x72>
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001f56:	6891      	ldr	r1, [r2, #8]
 8001f58:	4019      	ands	r1, r3
 8001f5a:	2910      	cmp	r1, #16
 8001f5c:	d117      	bne.n	8001f8e <HAL_RCC_GetSysClockFreq+0x5a>
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 8001f5e:	68d3      	ldr	r3, [r2, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001f60:	68d1      	ldr	r1, [r2, #12]
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 8001f62:	43db      	mvns	r3, r3
 8001f64:	227f      	movs	r2, #127	; 0x7f
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 8001f66:	68e5      	ldr	r5, [r4, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001f68:	0649      	lsls	r1, r1, #25
 8001f6a:	0f49      	lsrs	r1, r1, #29
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 8001f6c:	0a2d      	lsrs	r5, r5, #8
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001f6e:	3101      	adds	r1, #1
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 8001f70:	4015      	ands	r5, r2
    switch (pllsource)
 8001f72:	079b      	lsls	r3, r3, #30
 8001f74:	d109      	bne.n	8001f8a <HAL_RCC_GetSysClockFreq+0x56>
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8001f76:	4810      	ldr	r0, [pc, #64]	; (8001fb8 <HAL_RCC_GetSysClockFreq+0x84>)
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 8001f78:	f7fe f8ee 	bl	8000158 <__udivsi3>
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 8001f7c:	68e1      	ldr	r1, [r4, #12]
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 8001f7e:	4368      	muls	r0, r5
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 8001f80:	0f49      	lsrs	r1, r1, #29
 8001f82:	3101      	adds	r1, #1
    sysclockfreq = pllvco / pllr;
 8001f84:	f7fe f8e8 	bl	8000158 <__udivsi3>
  return sysclockfreq;
 8001f88:	e7e0      	b.n	8001f4c <HAL_RCC_GetSysClockFreq+0x18>
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 8001f8a:	480a      	ldr	r0, [pc, #40]	; (8001fb4 <HAL_RCC_GetSysClockFreq+0x80>)
 8001f8c:	e7f4      	b.n	8001f78 <HAL_RCC_GetSysClockFreq+0x44>
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8001f8e:	6891      	ldr	r1, [r2, #8]
 8001f90:	4019      	ands	r1, r3
 8001f92:	2920      	cmp	r1, #32
 8001f94:	d009      	beq.n	8001faa <HAL_RCC_GetSysClockFreq+0x76>
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8001f96:	6892      	ldr	r2, [r2, #8]
    sysclockfreq = 0U;
 8001f98:	2000      	movs	r0, #0
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8001f9a:	4013      	ands	r3, r2
 8001f9c:	2b18      	cmp	r3, #24
 8001f9e:	d1d5      	bne.n	8001f4c <HAL_RCC_GetSysClockFreq+0x18>
    sysclockfreq = LSI_VALUE;
 8001fa0:	20fa      	movs	r0, #250	; 0xfa
 8001fa2:	01c0      	lsls	r0, r0, #7
  return sysclockfreq;
 8001fa4:	e7d2      	b.n	8001f4c <HAL_RCC_GetSysClockFreq+0x18>
    sysclockfreq = HSE_VALUE;
 8001fa6:	4804      	ldr	r0, [pc, #16]	; (8001fb8 <HAL_RCC_GetSysClockFreq+0x84>)
 8001fa8:	e7d0      	b.n	8001f4c <HAL_RCC_GetSysClockFreq+0x18>
    sysclockfreq = LSE_VALUE;
 8001faa:	2080      	movs	r0, #128	; 0x80
 8001fac:	0200      	lsls	r0, r0, #8
 8001fae:	e7cd      	b.n	8001f4c <HAL_RCC_GetSysClockFreq+0x18>
 8001fb0:	40021000 	.word	0x40021000
 8001fb4:	00f42400 	.word	0x00f42400
 8001fb8:	007a1200 	.word	0x007a1200

08001fbc <HAL_RCC_ClockConfig>:
{
 8001fbc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8001fbe:	0005      	movs	r5, r0
 8001fc0:	000e      	movs	r6, r1
  if (RCC_ClkInitStruct == NULL)
 8001fc2:	2800      	cmp	r0, #0
 8001fc4:	d101      	bne.n	8001fca <HAL_RCC_ClockConfig+0xe>
    return HAL_ERROR;
 8001fc6:	2001      	movs	r0, #1
}
 8001fc8:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001fca:	2707      	movs	r7, #7
 8001fcc:	4c4a      	ldr	r4, [pc, #296]	; (80020f8 <HAL_RCC_ClockConfig+0x13c>)
 8001fce:	6823      	ldr	r3, [r4, #0]
 8001fd0:	403b      	ands	r3, r7
 8001fd2:	428b      	cmp	r3, r1
 8001fd4:	d32a      	bcc.n	800202c <HAL_RCC_ClockConfig+0x70>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001fd6:	6829      	ldr	r1, [r5, #0]
 8001fd8:	078b      	lsls	r3, r1, #30
 8001fda:	d43b      	bmi.n	8002054 <HAL_RCC_ClockConfig+0x98>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001fdc:	07cb      	lsls	r3, r1, #31
 8001fde:	d448      	bmi.n	8002072 <HAL_RCC_ClockConfig+0xb6>
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001fe0:	2707      	movs	r7, #7
 8001fe2:	6823      	ldr	r3, [r4, #0]
 8001fe4:	403b      	ands	r3, r7
 8001fe6:	42b3      	cmp	r3, r6
 8001fe8:	d90a      	bls.n	8002000 <HAL_RCC_ClockConfig+0x44>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001fea:	6823      	ldr	r3, [r4, #0]
 8001fec:	43bb      	bics	r3, r7
 8001fee:	4333      	orrs	r3, r6
 8001ff0:	6023      	str	r3, [r4, #0]
    tickstart = HAL_GetTick();
 8001ff2:	f7fe ff13 	bl	8000e1c <HAL_GetTick>
 8001ff6:	9001      	str	r0, [sp, #4]
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001ff8:	6823      	ldr	r3, [r4, #0]
 8001ffa:	403b      	ands	r3, r7
 8001ffc:	42b3      	cmp	r3, r6
 8001ffe:	d16b      	bne.n	80020d8 <HAL_RCC_ClockConfig+0x11c>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002000:	682b      	ldr	r3, [r5, #0]
 8002002:	4c3e      	ldr	r4, [pc, #248]	; (80020fc <HAL_RCC_ClockConfig+0x140>)
 8002004:	075b      	lsls	r3, r3, #29
 8002006:	d46f      	bmi.n	80020e8 <HAL_RCC_ClockConfig+0x12c>
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 8002008:	f7ff ff94 	bl	8001f34 <HAL_RCC_GetSysClockFreq>
 800200c:	68a3      	ldr	r3, [r4, #8]
 800200e:	4a3c      	ldr	r2, [pc, #240]	; (8002100 <HAL_RCC_ClockConfig+0x144>)
 8002010:	051b      	lsls	r3, r3, #20
 8002012:	0f1b      	lsrs	r3, r3, #28
 8002014:	009b      	lsls	r3, r3, #2
 8002016:	589b      	ldr	r3, [r3, r2]
 8002018:	221f      	movs	r2, #31
 800201a:	4013      	ands	r3, r2
 800201c:	40d8      	lsrs	r0, r3
 800201e:	4b39      	ldr	r3, [pc, #228]	; (8002104 <HAL_RCC_ClockConfig+0x148>)
 8002020:	6018      	str	r0, [r3, #0]
  return HAL_InitTick(uwTickPrio);
 8002022:	4b39      	ldr	r3, [pc, #228]	; (8002108 <HAL_RCC_ClockConfig+0x14c>)
 8002024:	6818      	ldr	r0, [r3, #0]
 8002026:	f7fe fe4f 	bl	8000cc8 <HAL_InitTick>
 800202a:	e7cd      	b.n	8001fc8 <HAL_RCC_ClockConfig+0xc>
    __HAL_FLASH_SET_LATENCY(FLatency);
 800202c:	6823      	ldr	r3, [r4, #0]
 800202e:	43bb      	bics	r3, r7
 8002030:	430b      	orrs	r3, r1
 8002032:	6023      	str	r3, [r4, #0]
    tickstart = HAL_GetTick();
 8002034:	f7fe fef2 	bl	8000e1c <HAL_GetTick>
 8002038:	9001      	str	r0, [sp, #4]
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800203a:	6823      	ldr	r3, [r4, #0]
 800203c:	403b      	ands	r3, r7
 800203e:	42b3      	cmp	r3, r6
 8002040:	d0c9      	beq.n	8001fd6 <HAL_RCC_ClockConfig+0x1a>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002042:	f7fe feeb 	bl	8000e1c <HAL_GetTick>
 8002046:	9b01      	ldr	r3, [sp, #4]
 8002048:	1ac0      	subs	r0, r0, r3
 800204a:	4b30      	ldr	r3, [pc, #192]	; (800210c <HAL_RCC_ClockConfig+0x150>)
 800204c:	4298      	cmp	r0, r3
 800204e:	d9f4      	bls.n	800203a <HAL_RCC_ClockConfig+0x7e>
        return HAL_TIMEOUT;
 8002050:	2003      	movs	r0, #3
 8002052:	e7b9      	b.n	8001fc8 <HAL_RCC_ClockConfig+0xc>
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002054:	4a29      	ldr	r2, [pc, #164]	; (80020fc <HAL_RCC_ClockConfig+0x140>)
 8002056:	074b      	lsls	r3, r1, #29
 8002058:	d504      	bpl.n	8002064 <HAL_RCC_ClockConfig+0xa8>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 800205a:	23e0      	movs	r3, #224	; 0xe0
 800205c:	6890      	ldr	r0, [r2, #8]
 800205e:	01db      	lsls	r3, r3, #7
 8002060:	4303      	orrs	r3, r0
 8002062:	6093      	str	r3, [r2, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002064:	6893      	ldr	r3, [r2, #8]
 8002066:	482a      	ldr	r0, [pc, #168]	; (8002110 <HAL_RCC_ClockConfig+0x154>)
 8002068:	4003      	ands	r3, r0
 800206a:	68a8      	ldr	r0, [r5, #8]
 800206c:	4303      	orrs	r3, r0
 800206e:	6093      	str	r3, [r2, #8]
 8002070:	e7b4      	b.n	8001fdc <HAL_RCC_ClockConfig+0x20>
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002072:	686a      	ldr	r2, [r5, #4]
 8002074:	4f21      	ldr	r7, [pc, #132]	; (80020fc <HAL_RCC_ClockConfig+0x140>)
 8002076:	2a01      	cmp	r2, #1
 8002078:	d119      	bne.n	80020ae <HAL_RCC_ClockConfig+0xf2>
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800207a:	683b      	ldr	r3, [r7, #0]
 800207c:	039b      	lsls	r3, r3, #14
 800207e:	d5a2      	bpl.n	8001fc6 <HAL_RCC_ClockConfig+0xa>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002080:	2107      	movs	r1, #7
 8002082:	68bb      	ldr	r3, [r7, #8]
 8002084:	438b      	bics	r3, r1
 8002086:	4313      	orrs	r3, r2
 8002088:	60bb      	str	r3, [r7, #8]
    tickstart = HAL_GetTick();
 800208a:	f7fe fec7 	bl	8000e1c <HAL_GetTick>
 800208e:	9001      	str	r0, [sp, #4]
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002090:	2338      	movs	r3, #56	; 0x38
 8002092:	68ba      	ldr	r2, [r7, #8]
 8002094:	401a      	ands	r2, r3
 8002096:	686b      	ldr	r3, [r5, #4]
 8002098:	00db      	lsls	r3, r3, #3
 800209a:	429a      	cmp	r2, r3
 800209c:	d0a0      	beq.n	8001fe0 <HAL_RCC_ClockConfig+0x24>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800209e:	f7fe febd 	bl	8000e1c <HAL_GetTick>
 80020a2:	9b01      	ldr	r3, [sp, #4]
 80020a4:	1ac0      	subs	r0, r0, r3
 80020a6:	4b19      	ldr	r3, [pc, #100]	; (800210c <HAL_RCC_ClockConfig+0x150>)
 80020a8:	4298      	cmp	r0, r3
 80020aa:	d9f1      	bls.n	8002090 <HAL_RCC_ClockConfig+0xd4>
 80020ac:	e7d0      	b.n	8002050 <HAL_RCC_ClockConfig+0x94>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80020ae:	2a02      	cmp	r2, #2
 80020b0:	d103      	bne.n	80020ba <HAL_RCC_ClockConfig+0xfe>
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80020b2:	683b      	ldr	r3, [r7, #0]
 80020b4:	019b      	lsls	r3, r3, #6
 80020b6:	d4e3      	bmi.n	8002080 <HAL_RCC_ClockConfig+0xc4>
 80020b8:	e785      	b.n	8001fc6 <HAL_RCC_ClockConfig+0xa>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 80020ba:	2a00      	cmp	r2, #0
 80020bc:	d103      	bne.n	80020c6 <HAL_RCC_ClockConfig+0x10a>
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80020be:	683b      	ldr	r3, [r7, #0]
 80020c0:	055b      	lsls	r3, r3, #21
 80020c2:	d4dd      	bmi.n	8002080 <HAL_RCC_ClockConfig+0xc4>
 80020c4:	e77f      	b.n	8001fc6 <HAL_RCC_ClockConfig+0xa>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 80020c6:	2302      	movs	r3, #2
 80020c8:	2a03      	cmp	r2, #3
 80020ca:	d103      	bne.n	80020d4 <HAL_RCC_ClockConfig+0x118>
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80020cc:	6e39      	ldr	r1, [r7, #96]	; 0x60
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80020ce:	4219      	tst	r1, r3
 80020d0:	d1d6      	bne.n	8002080 <HAL_RCC_ClockConfig+0xc4>
 80020d2:	e778      	b.n	8001fc6 <HAL_RCC_ClockConfig+0xa>
 80020d4:	6df9      	ldr	r1, [r7, #92]	; 0x5c
 80020d6:	e7fa      	b.n	80020ce <HAL_RCC_ClockConfig+0x112>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80020d8:	f7fe fea0 	bl	8000e1c <HAL_GetTick>
 80020dc:	9b01      	ldr	r3, [sp, #4]
 80020de:	1ac0      	subs	r0, r0, r3
 80020e0:	4b0a      	ldr	r3, [pc, #40]	; (800210c <HAL_RCC_ClockConfig+0x150>)
 80020e2:	4298      	cmp	r0, r3
 80020e4:	d988      	bls.n	8001ff8 <HAL_RCC_ClockConfig+0x3c>
 80020e6:	e7b3      	b.n	8002050 <HAL_RCC_ClockConfig+0x94>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 80020e8:	68a3      	ldr	r3, [r4, #8]
 80020ea:	4a0a      	ldr	r2, [pc, #40]	; (8002114 <HAL_RCC_ClockConfig+0x158>)
 80020ec:	4013      	ands	r3, r2
 80020ee:	68ea      	ldr	r2, [r5, #12]
 80020f0:	4313      	orrs	r3, r2
 80020f2:	60a3      	str	r3, [r4, #8]
 80020f4:	e788      	b.n	8002008 <HAL_RCC_ClockConfig+0x4c>
 80020f6:	46c0      	nop			; (mov r8, r8)
 80020f8:	40022000 	.word	0x40022000
 80020fc:	40021000 	.word	0x40021000
 8002100:	08006100 	.word	0x08006100
 8002104:	20000000 	.word	0x20000000
 8002108:	20000008 	.word	0x20000008
 800210c:	00001388 	.word	0x00001388
 8002110:	fffff0ff 	.word	0xfffff0ff
 8002114:	ffff8fff 	.word	0xffff8fff

08002118 <HAL_RCC_GetPCLK1Freq>:
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE));
 8002118:	4b06      	ldr	r3, [pc, #24]	; (8002134 <HAL_RCC_GetPCLK1Freq+0x1c>)
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 800211a:	4a07      	ldr	r2, [pc, #28]	; (8002138 <HAL_RCC_GetPCLK1Freq+0x20>)
 800211c:	689b      	ldr	r3, [r3, #8]
 800211e:	045b      	lsls	r3, r3, #17
 8002120:	0f5b      	lsrs	r3, r3, #29
 8002122:	009b      	lsls	r3, r3, #2
 8002124:	589b      	ldr	r3, [r3, r2]
 8002126:	221f      	movs	r2, #31
 8002128:	4013      	ands	r3, r2
 800212a:	4a04      	ldr	r2, [pc, #16]	; (800213c <HAL_RCC_GetPCLK1Freq+0x24>)
 800212c:	6810      	ldr	r0, [r2, #0]
 800212e:	40d8      	lsrs	r0, r3
}
 8002130:	4770      	bx	lr
 8002132:	46c0      	nop			; (mov r8, r8)
 8002134:	40021000 	.word	0x40021000
 8002138:	08006140 	.word	0x08006140
 800213c:	20000000 	.word	0x20000000

08002140 <HAL_RCC_GetClockConfig>:
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1;
 8002140:	2207      	movs	r2, #7
{
 8002142:	b530      	push	{r4, r5, lr}

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8002144:	25f0      	movs	r5, #240	; 0xf0
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8002146:	4b09      	ldr	r3, [pc, #36]	; (800216c <HAL_RCC_GetClockConfig+0x2c>)
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1;
 8002148:	6002      	str	r2, [r0, #0]
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 800214a:	689c      	ldr	r4, [r3, #8]
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 800214c:	012d      	lsls	r5, r5, #4
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 800214e:	4014      	ands	r4, r2
 8002150:	6044      	str	r4, [r0, #4]
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8002152:	689c      	ldr	r4, [r3, #8]
 8002154:	402c      	ands	r4, r5
 8002156:	6084      	str	r4, [r0, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE);
 8002158:	24e0      	movs	r4, #224	; 0xe0
 800215a:	689b      	ldr	r3, [r3, #8]
 800215c:	01e4      	lsls	r4, r4, #7
 800215e:	4023      	ands	r3, r4
 8002160:	60c3      	str	r3, [r0, #12]


  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8002162:	4b03      	ldr	r3, [pc, #12]	; (8002170 <HAL_RCC_GetClockConfig+0x30>)
 8002164:	681b      	ldr	r3, [r3, #0]
 8002166:	4013      	ands	r3, r2
 8002168:	600b      	str	r3, [r1, #0]
}
 800216a:	bd30      	pop	{r4, r5, pc}
 800216c:	40021000 	.word	0x40021000
 8002170:	40022000 	.word	0x40022000

08002174 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002174:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002176:	0005      	movs	r5, r0

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002178:	682b      	ldr	r3, [r5, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800217a:	2000      	movs	r0, #0
{
 800217c:	b085      	sub	sp, #20
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800217e:	039b      	lsls	r3, r3, #14
 8002180:	d53c      	bpl.n	80021fc <HAL_RCCEx_PeriphCLKConfig+0x88>

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002182:	2280      	movs	r2, #128	; 0x80
 8002184:	4c60      	ldr	r4, [pc, #384]	; (8002308 <HAL_RCCEx_PeriphCLKConfig+0x194>)
 8002186:	0552      	lsls	r2, r2, #21
 8002188:	6be3      	ldr	r3, [r4, #60]	; 0x3c
    FlagStatus       pwrclkchanged = RESET;
 800218a:	9000      	str	r0, [sp, #0]
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800218c:	4213      	tst	r3, r2
 800218e:	d108      	bne.n	80021a2 <HAL_RCCEx_PeriphCLKConfig+0x2e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002190:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8002192:	4313      	orrs	r3, r2
 8002194:	63e3      	str	r3, [r4, #60]	; 0x3c
 8002196:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8002198:	4013      	ands	r3, r2
 800219a:	9303      	str	r3, [sp, #12]
 800219c:	9b03      	ldr	r3, [sp, #12]
      pwrclkchanged = SET;
 800219e:	2301      	movs	r3, #1
 80021a0:	9300      	str	r3, [sp, #0]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80021a2:	2780      	movs	r7, #128	; 0x80
 80021a4:	4e59      	ldr	r6, [pc, #356]	; (800230c <HAL_RCCEx_PeriphCLKConfig+0x198>)
 80021a6:	007f      	lsls	r7, r7, #1
 80021a8:	6833      	ldr	r3, [r6, #0]
 80021aa:	433b      	orrs	r3, r7
 80021ac:	6033      	str	r3, [r6, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80021ae:	f7fe fe35 	bl	8000e1c <HAL_GetTick>
 80021b2:	9001      	str	r0, [sp, #4]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80021b4:	6833      	ldr	r3, [r6, #0]
 80021b6:	423b      	tst	r3, r7
 80021b8:	d012      	beq.n	80021e0 <HAL_RCCEx_PeriphCLKConfig+0x6c>
    }

    if (ret == HAL_OK)
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80021ba:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 80021bc:	23c0      	movs	r3, #192	; 0xc0
 80021be:	0011      	movs	r1, r2
 80021c0:	009b      	lsls	r3, r3, #2
 80021c2:	4e53      	ldr	r6, [pc, #332]	; (8002310 <HAL_RCCEx_PeriphCLKConfig+0x19c>)
 80021c4:	4019      	ands	r1, r3

      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80021c6:	421a      	tst	r2, r3
 80021c8:	d003      	beq.n	80021d2 <HAL_RCCEx_PeriphCLKConfig+0x5e>
 80021ca:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80021cc:	4299      	cmp	r1, r3
 80021ce:	d000      	beq.n	80021d2 <HAL_RCCEx_PeriphCLKConfig+0x5e>
 80021d0:	e07a      	b.n	80022c8 <HAL_RCCEx_PeriphCLKConfig+0x154>
      }

      if (ret == HAL_OK)
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80021d2:	6de3      	ldr	r3, [r4, #92]	; 0x5c
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80021d4:	2000      	movs	r0, #0
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80021d6:	401e      	ands	r6, r3
 80021d8:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80021da:	431e      	orrs	r6, r3
 80021dc:	65e6      	str	r6, [r4, #92]	; 0x5c
 80021de:	e006      	b.n	80021ee <HAL_RCCEx_PeriphCLKConfig+0x7a>
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80021e0:	f7fe fe1c 	bl	8000e1c <HAL_GetTick>
 80021e4:	9b01      	ldr	r3, [sp, #4]
 80021e6:	1ac0      	subs	r0, r0, r3
 80021e8:	2802      	cmp	r0, #2
 80021ea:	d9e3      	bls.n	80021b4 <HAL_RCCEx_PeriphCLKConfig+0x40>
        ret = HAL_TIMEOUT;
 80021ec:	2003      	movs	r0, #3
      /* set overall return value */
      status = ret;
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80021ee:	9b00      	ldr	r3, [sp, #0]
 80021f0:	2b01      	cmp	r3, #1
 80021f2:	d103      	bne.n	80021fc <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80021f4:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80021f6:	4a47      	ldr	r2, [pc, #284]	; (8002314 <HAL_RCCEx_PeriphCLKConfig+0x1a0>)
 80021f8:	4013      	ands	r3, r2
 80021fa:	63e3      	str	r3, [r4, #60]	; 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80021fc:	682b      	ldr	r3, [r5, #0]
 80021fe:	07da      	lsls	r2, r3, #31
 8002200:	d506      	bpl.n	8002210 <HAL_RCCEx_PeriphCLKConfig+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002202:	2403      	movs	r4, #3
 8002204:	4940      	ldr	r1, [pc, #256]	; (8002308 <HAL_RCCEx_PeriphCLKConfig+0x194>)
 8002206:	6d4a      	ldr	r2, [r1, #84]	; 0x54
 8002208:	43a2      	bics	r2, r4
 800220a:	686c      	ldr	r4, [r5, #4]
 800220c:	4322      	orrs	r2, r4
 800220e:	654a      	str	r2, [r1, #84]	; 0x54
  }
#endif /* RCC_CCIPR_USART3SEL */

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002210:	06da      	lsls	r2, r3, #27
 8002212:	d506      	bpl.n	8002222 <HAL_RCCEx_PeriphCLKConfig+0xae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8002214:	493c      	ldr	r1, [pc, #240]	; (8002308 <HAL_RCCEx_PeriphCLKConfig+0x194>)
 8002216:	4c40      	ldr	r4, [pc, #256]	; (8002318 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8002218:	6d4a      	ldr	r2, [r1, #84]	; 0x54
 800221a:	4022      	ands	r2, r4
 800221c:	68ac      	ldr	r4, [r5, #8]
 800221e:	4322      	orrs	r2, r4
 8002220:	654a      	str	r2, [r1, #84]	; 0x54
  }
#endif /* LPUART2 */

#if defined(RCC_CCIPR_LPTIM1SEL)
  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8002222:	059a      	lsls	r2, r3, #22
 8002224:	d506      	bpl.n	8002234 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8002226:	4938      	ldr	r1, [pc, #224]	; (8002308 <HAL_RCCEx_PeriphCLKConfig+0x194>)
 8002228:	4c3c      	ldr	r4, [pc, #240]	; (800231c <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 800222a:	6d4a      	ldr	r2, [r1, #84]	; 0x54
 800222c:	4022      	ands	r2, r4
 800222e:	696c      	ldr	r4, [r5, #20]
 8002230:	4322      	orrs	r2, r4
 8002232:	654a      	str	r2, [r1, #84]	; 0x54
  }
#endif /* RCC_CCIPR_LPTIM1SEL */

#if defined(RCC_CCIPR_LPTIM2SEL)
  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8002234:	055a      	lsls	r2, r3, #21
 8002236:	d506      	bpl.n	8002246 <HAL_RCCEx_PeriphCLKConfig+0xd2>
  {
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8002238:	4933      	ldr	r1, [pc, #204]	; (8002308 <HAL_RCCEx_PeriphCLKConfig+0x194>)
 800223a:	4c39      	ldr	r4, [pc, #228]	; (8002320 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800223c:	6d4a      	ldr	r2, [r1, #84]	; 0x54
 800223e:	4022      	ands	r2, r4
 8002240:	69ac      	ldr	r4, [r5, #24]
 8002242:	4322      	orrs	r2, r4
 8002244:	654a      	str	r2, [r1, #84]	; 0x54
  }
#endif /* RCC_CCIPR_LPTIM2SEL */

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002246:	069a      	lsls	r2, r3, #26
 8002248:	d506      	bpl.n	8002258 <HAL_RCCEx_PeriphCLKConfig+0xe4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800224a:	492f      	ldr	r1, [pc, #188]	; (8002308 <HAL_RCCEx_PeriphCLKConfig+0x194>)
 800224c:	4c35      	ldr	r4, [pc, #212]	; (8002324 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 800224e:	6d4a      	ldr	r2, [r1, #84]	; 0x54
 8002250:	4022      	ands	r2, r4
 8002252:	68ec      	ldr	r4, [r5, #12]
 8002254:	4322      	orrs	r2, r4
 8002256:	654a      	str	r2, [r1, #84]	; 0x54
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* RNG */
  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8002258:	045a      	lsls	r2, r3, #17
 800225a:	d50f      	bpl.n	800227c <HAL_RCCEx_PeriphCLKConfig+0x108>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800225c:	492a      	ldr	r1, [pc, #168]	; (8002308 <HAL_RCCEx_PeriphCLKConfig+0x194>)
 800225e:	69ec      	ldr	r4, [r5, #28]
 8002260:	6d4a      	ldr	r2, [r1, #84]	; 0x54
 8002262:	0092      	lsls	r2, r2, #2
 8002264:	0892      	lsrs	r2, r2, #2
 8002266:	4322      	orrs	r2, r4
 8002268:	654a      	str	r2, [r1, #84]	; 0x54

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
 800226a:	2280      	movs	r2, #128	; 0x80
 800226c:	05d2      	lsls	r2, r2, #23
 800226e:	4294      	cmp	r4, r2
 8002270:	d104      	bne.n	800227c <HAL_RCCEx_PeriphCLKConfig+0x108>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8002272:	2280      	movs	r2, #128	; 0x80
 8002274:	68cc      	ldr	r4, [r1, #12]
 8002276:	0252      	lsls	r2, r2, #9
 8002278:	4322      	orrs	r2, r4
 800227a:	60ca      	str	r2, [r1, #12]
  }
#endif /* CEC */

#if defined(RCC_CCIPR_TIM1SEL)
  /*-------------------------- TIM1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 800227c:	029a      	lsls	r2, r3, #10
 800227e:	d50f      	bpl.n	80022a0 <HAL_RCCEx_PeriphCLKConfig+0x12c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));

    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8002280:	4921      	ldr	r1, [pc, #132]	; (8002308 <HAL_RCCEx_PeriphCLKConfig+0x194>)
 8002282:	4e29      	ldr	r6, [pc, #164]	; (8002328 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8002284:	6d4a      	ldr	r2, [r1, #84]	; 0x54
 8002286:	6a2c      	ldr	r4, [r5, #32]
 8002288:	4032      	ands	r2, r6
 800228a:	4322      	orrs	r2, r4
 800228c:	654a      	str	r2, [r1, #84]	; 0x54

    if (PeriphClkInit->Tim1ClockSelection == RCC_TIM1CLKSOURCE_PLL)
 800228e:	2280      	movs	r2, #128	; 0x80
 8002290:	03d2      	lsls	r2, r2, #15
 8002292:	4294      	cmp	r4, r2
 8002294:	d104      	bne.n	80022a0 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 8002296:	2280      	movs	r2, #128	; 0x80
 8002298:	68cc      	ldr	r4, [r1, #12]
 800229a:	0452      	lsls	r2, r2, #17
 800229c:	4322      	orrs	r2, r4
 800229e:	60ca      	str	r2, [r1, #12]
    }
  }
#endif /* RCC_CCIPR_TIM15SEL */

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 80022a0:	051b      	lsls	r3, r3, #20
 80022a2:	d50f      	bpl.n	80022c4 <HAL_RCCEx_PeriphCLKConfig+0x150>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 80022a4:	4a18      	ldr	r2, [pc, #96]	; (8002308 <HAL_RCCEx_PeriphCLKConfig+0x194>)
 80022a6:	4c21      	ldr	r4, [pc, #132]	; (800232c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80022a8:	6d53      	ldr	r3, [r2, #84]	; 0x54
 80022aa:	6929      	ldr	r1, [r5, #16]
 80022ac:	4023      	ands	r3, r4
 80022ae:	430b      	orrs	r3, r1
 80022b0:	6553      	str	r3, [r2, #84]	; 0x54

    if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
 80022b2:	2380      	movs	r3, #128	; 0x80
 80022b4:	01db      	lsls	r3, r3, #7
 80022b6:	4299      	cmp	r1, r3
 80022b8:	d104      	bne.n	80022c4 <HAL_RCCEx_PeriphCLKConfig+0x150>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 80022ba:	2380      	movs	r3, #128	; 0x80
 80022bc:	68d1      	ldr	r1, [r2, #12]
 80022be:	025b      	lsls	r3, r3, #9
 80022c0:	430b      	orrs	r3, r1
 80022c2:	60d3      	str	r3, [r2, #12]
    }
  }
#endif /* FDCAN1 || FDCAN2 */

  return status;
}
 80022c4:	b005      	add	sp, #20
 80022c6:	bdf0      	pop	{r4, r5, r6, r7, pc}
        __HAL_RCC_BACKUPRESET_FORCE();
 80022c8:	2380      	movs	r3, #128	; 0x80
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80022ca:	6de2      	ldr	r2, [r4, #92]	; 0x5c
        __HAL_RCC_BACKUPRESET_FORCE();
 80022cc:	6de0      	ldr	r0, [r4, #92]	; 0x5c
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80022ce:	0011      	movs	r1, r2
        __HAL_RCC_BACKUPRESET_FORCE();
 80022d0:	025b      	lsls	r3, r3, #9
 80022d2:	4303      	orrs	r3, r0
 80022d4:	65e3      	str	r3, [r4, #92]	; 0x5c
        __HAL_RCC_BACKUPRESET_RELEASE();
 80022d6:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 80022d8:	4815      	ldr	r0, [pc, #84]	; (8002330 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80022da:	4031      	ands	r1, r6
        __HAL_RCC_BACKUPRESET_RELEASE();
 80022dc:	4003      	ands	r3, r0
 80022de:	65e3      	str	r3, [r4, #92]	; 0x5c
        RCC->BDCR = tmpregister;
 80022e0:	65e1      	str	r1, [r4, #92]	; 0x5c
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80022e2:	07d3      	lsls	r3, r2, #31
 80022e4:	d400      	bmi.n	80022e8 <HAL_RCCEx_PeriphCLKConfig+0x174>
 80022e6:	e774      	b.n	80021d2 <HAL_RCCEx_PeriphCLKConfig+0x5e>
        tickstart = HAL_GetTick();
 80022e8:	f7fe fd98 	bl	8000e1c <HAL_GetTick>
 80022ec:	0007      	movs	r7, r0
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80022ee:	2202      	movs	r2, #2
 80022f0:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 80022f2:	4213      	tst	r3, r2
 80022f4:	d000      	beq.n	80022f8 <HAL_RCCEx_PeriphCLKConfig+0x184>
 80022f6:	e76c      	b.n	80021d2 <HAL_RCCEx_PeriphCLKConfig+0x5e>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80022f8:	f7fe fd90 	bl	8000e1c <HAL_GetTick>
 80022fc:	4b0d      	ldr	r3, [pc, #52]	; (8002334 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 80022fe:	1bc0      	subs	r0, r0, r7
 8002300:	4298      	cmp	r0, r3
 8002302:	d9f4      	bls.n	80022ee <HAL_RCCEx_PeriphCLKConfig+0x17a>
 8002304:	e772      	b.n	80021ec <HAL_RCCEx_PeriphCLKConfig+0x78>
 8002306:	46c0      	nop			; (mov r8, r8)
 8002308:	40021000 	.word	0x40021000
 800230c:	40007000 	.word	0x40007000
 8002310:	fffffcff 	.word	0xfffffcff
 8002314:	efffffff 	.word	0xefffffff
 8002318:	fffff3ff 	.word	0xfffff3ff
 800231c:	fff3ffff 	.word	0xfff3ffff
 8002320:	ffcfffff 	.word	0xffcfffff
 8002324:	ffffcfff 	.word	0xffffcfff
 8002328:	ffbfffff 	.word	0xffbfffff
 800232c:	ffff3fff 	.word	0xffff3fff
 8002330:	fffeffff 	.word	0xfffeffff
 8002334:	00001388 	.word	0x00001388

08002338 <HAL_TIM_Base_Start_IT>:

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002338:	0002      	movs	r2, r0
{
 800233a:	0003      	movs	r3, r0
  {
    return HAL_ERROR;
 800233c:	2001      	movs	r0, #1
  if (htim->State != HAL_TIM_STATE_READY)
 800233e:	323d      	adds	r2, #61	; 0x3d
 8002340:	7811      	ldrb	r1, [r2, #0]
 8002342:	4281      	cmp	r1, r0
 8002344:	d11c      	bne.n	8002380 <HAL_TIM_Base_Start_IT+0x48>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002346:	2102      	movs	r1, #2
 8002348:	7011      	strb	r1, [r2, #0]

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800234a:	681b      	ldr	r3, [r3, #0]
 800234c:	68da      	ldr	r2, [r3, #12]
 800234e:	4302      	orrs	r2, r0
 8002350:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002352:	4a0e      	ldr	r2, [pc, #56]	; (800238c <HAL_TIM_Base_Start_IT+0x54>)
 8002354:	4293      	cmp	r3, r2
 8002356:	d006      	beq.n	8002366 <HAL_TIM_Base_Start_IT+0x2e>
 8002358:	2280      	movs	r2, #128	; 0x80
 800235a:	05d2      	lsls	r2, r2, #23
 800235c:	4293      	cmp	r3, r2
 800235e:	d002      	beq.n	8002366 <HAL_TIM_Base_Start_IT+0x2e>
 8002360:	4a0b      	ldr	r2, [pc, #44]	; (8002390 <HAL_TIM_Base_Start_IT+0x58>)
 8002362:	4293      	cmp	r3, r2
 8002364:	d10d      	bne.n	8002382 <HAL_TIM_Base_Start_IT+0x4a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002366:	689a      	ldr	r2, [r3, #8]
 8002368:	490a      	ldr	r1, [pc, #40]	; (8002394 <HAL_TIM_Base_Start_IT+0x5c>)
  {
    __HAL_TIM_ENABLE(htim);
  }

  /* Return function status */
  return HAL_OK;
 800236a:	2000      	movs	r0, #0
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800236c:	400a      	ands	r2, r1
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800236e:	2a06      	cmp	r2, #6
 8002370:	d006      	beq.n	8002380 <HAL_TIM_Base_Start_IT+0x48>
 8002372:	3907      	subs	r1, #7
 8002374:	428a      	cmp	r2, r1
 8002376:	d003      	beq.n	8002380 <HAL_TIM_Base_Start_IT+0x48>
      __HAL_TIM_ENABLE(htim);
 8002378:	2201      	movs	r2, #1
 800237a:	6819      	ldr	r1, [r3, #0]
 800237c:	430a      	orrs	r2, r1
 800237e:	601a      	str	r2, [r3, #0]
}
 8002380:	4770      	bx	lr
    __HAL_TIM_ENABLE(htim);
 8002382:	681a      	ldr	r2, [r3, #0]
 8002384:	4310      	orrs	r0, r2
 8002386:	6018      	str	r0, [r3, #0]
  return HAL_OK;
 8002388:	2000      	movs	r0, #0
 800238a:	e7f9      	b.n	8002380 <HAL_TIM_Base_Start_IT+0x48>
 800238c:	40012c00 	.word	0x40012c00
 8002390:	40000400 	.word	0x40000400
 8002394:	00010007 	.word	0x00010007

08002398 <HAL_TIM_OC_DelayElapsedCallback>:
 8002398:	4770      	bx	lr

0800239a <HAL_TIM_IC_CaptureCallback>:
 800239a:	4770      	bx	lr

0800239c <HAL_TIM_PWM_PulseFinishedCallback>:
 800239c:	4770      	bx	lr

0800239e <HAL_TIM_TriggerCallback>:
 800239e:	4770      	bx	lr

080023a0 <HAL_TIM_IRQHandler>:
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80023a0:	2202      	movs	r2, #2
 80023a2:	6803      	ldr	r3, [r0, #0]
{
 80023a4:	b510      	push	{r4, lr}
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80023a6:	6919      	ldr	r1, [r3, #16]
{
 80023a8:	0004      	movs	r4, r0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80023aa:	4211      	tst	r1, r2
 80023ac:	d00e      	beq.n	80023cc <HAL_TIM_IRQHandler+0x2c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80023ae:	68d9      	ldr	r1, [r3, #12]
 80023b0:	4211      	tst	r1, r2
 80023b2:	d00b      	beq.n	80023cc <HAL_TIM_IRQHandler+0x2c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80023b4:	3a05      	subs	r2, #5
 80023b6:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80023b8:	3204      	adds	r2, #4
 80023ba:	7702      	strb	r2, [r0, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80023bc:	699b      	ldr	r3, [r3, #24]
 80023be:	079b      	lsls	r3, r3, #30
 80023c0:	d100      	bne.n	80023c4 <HAL_TIM_IRQHandler+0x24>
 80023c2:	e086      	b.n	80024d2 <HAL_TIM_IRQHandler+0x132>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80023c4:	f7ff ffe9 	bl	800239a <HAL_TIM_IC_CaptureCallback>
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
          HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80023c8:	2300      	movs	r3, #0
 80023ca:	7723      	strb	r3, [r4, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80023cc:	2204      	movs	r2, #4
 80023ce:	6823      	ldr	r3, [r4, #0]
 80023d0:	6919      	ldr	r1, [r3, #16]
 80023d2:	4211      	tst	r1, r2
 80023d4:	d011      	beq.n	80023fa <HAL_TIM_IRQHandler+0x5a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80023d6:	68d9      	ldr	r1, [r3, #12]
 80023d8:	4211      	tst	r1, r2
 80023da:	d00e      	beq.n	80023fa <HAL_TIM_IRQHandler+0x5a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80023dc:	3a09      	subs	r2, #9
 80023de:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80023e0:	3207      	adds	r2, #7
 80023e2:	7722      	strb	r2, [r4, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80023e4:	699a      	ldr	r2, [r3, #24]
 80023e6:	23c0      	movs	r3, #192	; 0xc0
 80023e8:	009b      	lsls	r3, r3, #2
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80023ea:	0020      	movs	r0, r4
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80023ec:	421a      	tst	r2, r3
 80023ee:	d100      	bne.n	80023f2 <HAL_TIM_IRQHandler+0x52>
 80023f0:	e075      	b.n	80024de <HAL_TIM_IRQHandler+0x13e>
        HAL_TIM_IC_CaptureCallback(htim);
 80023f2:	f7ff ffd2 	bl	800239a <HAL_TIM_IC_CaptureCallback>
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80023f6:	2300      	movs	r3, #0
 80023f8:	7723      	strb	r3, [r4, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80023fa:	2208      	movs	r2, #8
 80023fc:	6823      	ldr	r3, [r4, #0]
 80023fe:	6919      	ldr	r1, [r3, #16]
 8002400:	4211      	tst	r1, r2
 8002402:	d00e      	beq.n	8002422 <HAL_TIM_IRQHandler+0x82>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8002404:	68d9      	ldr	r1, [r3, #12]
 8002406:	4211      	tst	r1, r2
 8002408:	d00b      	beq.n	8002422 <HAL_TIM_IRQHandler+0x82>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800240a:	3a11      	subs	r2, #17
 800240c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800240e:	320d      	adds	r2, #13
 8002410:	7722      	strb	r2, [r4, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002412:	69db      	ldr	r3, [r3, #28]
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002414:	0020      	movs	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002416:	079b      	lsls	r3, r3, #30
 8002418:	d067      	beq.n	80024ea <HAL_TIM_IRQHandler+0x14a>
        HAL_TIM_IC_CaptureCallback(htim);
 800241a:	f7ff ffbe 	bl	800239a <HAL_TIM_IC_CaptureCallback>
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800241e:	2300      	movs	r3, #0
 8002420:	7723      	strb	r3, [r4, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8002422:	2210      	movs	r2, #16
 8002424:	6823      	ldr	r3, [r4, #0]
 8002426:	6919      	ldr	r1, [r3, #16]
 8002428:	4211      	tst	r1, r2
 800242a:	d010      	beq.n	800244e <HAL_TIM_IRQHandler+0xae>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800242c:	68d9      	ldr	r1, [r3, #12]
 800242e:	4211      	tst	r1, r2
 8002430:	d00d      	beq.n	800244e <HAL_TIM_IRQHandler+0xae>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8002432:	3a21      	subs	r2, #33	; 0x21
 8002434:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002436:	3219      	adds	r2, #25
 8002438:	7722      	strb	r2, [r4, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800243a:	69da      	ldr	r2, [r3, #28]
 800243c:	23c0      	movs	r3, #192	; 0xc0
 800243e:	009b      	lsls	r3, r3, #2
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002440:	0020      	movs	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002442:	421a      	tst	r2, r3
 8002444:	d057      	beq.n	80024f6 <HAL_TIM_IRQHandler+0x156>
        HAL_TIM_IC_CaptureCallback(htim);
 8002446:	f7ff ffa8 	bl	800239a <HAL_TIM_IC_CaptureCallback>
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800244a:	2300      	movs	r3, #0
 800244c:	7723      	strb	r3, [r4, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800244e:	2201      	movs	r2, #1
 8002450:	6823      	ldr	r3, [r4, #0]
 8002452:	6919      	ldr	r1, [r3, #16]
 8002454:	4211      	tst	r1, r2
 8002456:	d007      	beq.n	8002468 <HAL_TIM_IRQHandler+0xc8>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8002458:	68d9      	ldr	r1, [r3, #12]
 800245a:	4211      	tst	r1, r2
 800245c:	d004      	beq.n	8002468 <HAL_TIM_IRQHandler+0xc8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800245e:	3a03      	subs	r2, #3
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002460:	0020      	movs	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8002462:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 8002464:	f7fe fb56 	bl	8000b14 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8002468:	2280      	movs	r2, #128	; 0x80
 800246a:	6823      	ldr	r3, [r4, #0]
 800246c:	6919      	ldr	r1, [r3, #16]
 800246e:	4211      	tst	r1, r2
 8002470:	d008      	beq.n	8002484 <HAL_TIM_IRQHandler+0xe4>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8002472:	68d9      	ldr	r1, [r3, #12]
 8002474:	4211      	tst	r1, r2
 8002476:	d005      	beq.n	8002484 <HAL_TIM_IRQHandler+0xe4>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8002478:	3a02      	subs	r2, #2
 800247a:	3aff      	subs	r2, #255	; 0xff
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800247c:	0020      	movs	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800247e:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 8002480:	f000 f8b5 	bl	80025ee <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8002484:	6823      	ldr	r3, [r4, #0]
 8002486:	691a      	ldr	r2, [r3, #16]
 8002488:	05d2      	lsls	r2, r2, #23
 800248a:	d507      	bpl.n	800249c <HAL_TIM_IRQHandler+0xfc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800248c:	68da      	ldr	r2, [r3, #12]
 800248e:	0612      	lsls	r2, r2, #24
 8002490:	d504      	bpl.n	800249c <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8002492:	4a1c      	ldr	r2, [pc, #112]	; (8002504 <HAL_TIM_IRQHandler+0x164>)
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8002494:	0020      	movs	r0, r4
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8002496:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_Break2Callback(htim);
 8002498:	f000 f8aa 	bl	80025f0 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800249c:	2240      	movs	r2, #64	; 0x40
 800249e:	6823      	ldr	r3, [r4, #0]
 80024a0:	6919      	ldr	r1, [r3, #16]
 80024a2:	4211      	tst	r1, r2
 80024a4:	d007      	beq.n	80024b6 <HAL_TIM_IRQHandler+0x116>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80024a6:	68d9      	ldr	r1, [r3, #12]
 80024a8:	4211      	tst	r1, r2
 80024aa:	d004      	beq.n	80024b6 <HAL_TIM_IRQHandler+0x116>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80024ac:	3a81      	subs	r2, #129	; 0x81
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80024ae:	0020      	movs	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80024b0:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 80024b2:	f7ff ff74 	bl	800239e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80024b6:	2220      	movs	r2, #32
 80024b8:	6823      	ldr	r3, [r4, #0]
 80024ba:	6919      	ldr	r1, [r3, #16]
 80024bc:	4211      	tst	r1, r2
 80024be:	d007      	beq.n	80024d0 <HAL_TIM_IRQHandler+0x130>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80024c0:	68d9      	ldr	r1, [r3, #12]
 80024c2:	4211      	tst	r1, r2
 80024c4:	d004      	beq.n	80024d0 <HAL_TIM_IRQHandler+0x130>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80024c6:	3a41      	subs	r2, #65	; 0x41
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80024c8:	0020      	movs	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80024ca:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutCallback(htim);
 80024cc:	f000 f88e 	bl	80025ec <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80024d0:	bd10      	pop	{r4, pc}
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80024d2:	f7ff ff61 	bl	8002398 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80024d6:	0020      	movs	r0, r4
 80024d8:	f7ff ff60 	bl	800239c <HAL_TIM_PWM_PulseFinishedCallback>
 80024dc:	e774      	b.n	80023c8 <HAL_TIM_IRQHandler+0x28>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80024de:	f7ff ff5b 	bl	8002398 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80024e2:	0020      	movs	r0, r4
 80024e4:	f7ff ff5a 	bl	800239c <HAL_TIM_PWM_PulseFinishedCallback>
 80024e8:	e785      	b.n	80023f6 <HAL_TIM_IRQHandler+0x56>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80024ea:	f7ff ff55 	bl	8002398 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80024ee:	0020      	movs	r0, r4
 80024f0:	f7ff ff54 	bl	800239c <HAL_TIM_PWM_PulseFinishedCallback>
 80024f4:	e793      	b.n	800241e <HAL_TIM_IRQHandler+0x7e>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80024f6:	f7ff ff4f 	bl	8002398 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80024fa:	0020      	movs	r0, r4
 80024fc:	f7ff ff4e 	bl	800239c <HAL_TIM_PWM_PulseFinishedCallback>
 8002500:	e7a3      	b.n	800244a <HAL_TIM_IRQHandler+0xaa>
 8002502:	46c0      	nop			; (mov r8, r8)
 8002504:	fffffeff 	.word	0xfffffeff

08002508 <TIM_Base_SetConfig>:
{
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002508:	4a1d      	ldr	r2, [pc, #116]	; (8002580 <TIM_Base_SetConfig+0x78>)
{
 800250a:	b510      	push	{r4, lr}
  tmpcr1 = TIMx->CR1;
 800250c:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800250e:	4290      	cmp	r0, r2
 8002510:	d006      	beq.n	8002520 <TIM_Base_SetConfig+0x18>
 8002512:	2480      	movs	r4, #128	; 0x80
 8002514:	05e4      	lsls	r4, r4, #23
 8002516:	42a0      	cmp	r0, r4
 8002518:	d002      	beq.n	8002520 <TIM_Base_SetConfig+0x18>
 800251a:	4c1a      	ldr	r4, [pc, #104]	; (8002584 <TIM_Base_SetConfig+0x7c>)
 800251c:	42a0      	cmp	r0, r4
 800251e:	d10c      	bne.n	800253a <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002520:	2470      	movs	r4, #112	; 0x70
 8002522:	43a3      	bics	r3, r4
    tmpcr1 |= Structure->CounterMode;
 8002524:	684c      	ldr	r4, [r1, #4]
 8002526:	4323      	orrs	r3, r4
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002528:	4290      	cmp	r0, r2
 800252a:	d00f      	beq.n	800254c <TIM_Base_SetConfig+0x44>
 800252c:	2480      	movs	r4, #128	; 0x80
 800252e:	05e4      	lsls	r4, r4, #23
 8002530:	42a0      	cmp	r0, r4
 8002532:	d00b      	beq.n	800254c <TIM_Base_SetConfig+0x44>
 8002534:	4c13      	ldr	r4, [pc, #76]	; (8002584 <TIM_Base_SetConfig+0x7c>)
 8002536:	42a0      	cmp	r0, r4
 8002538:	d008      	beq.n	800254c <TIM_Base_SetConfig+0x44>
 800253a:	4c13      	ldr	r4, [pc, #76]	; (8002588 <TIM_Base_SetConfig+0x80>)
 800253c:	42a0      	cmp	r0, r4
 800253e:	d005      	beq.n	800254c <TIM_Base_SetConfig+0x44>
 8002540:	4c12      	ldr	r4, [pc, #72]	; (800258c <TIM_Base_SetConfig+0x84>)
 8002542:	42a0      	cmp	r0, r4
 8002544:	d002      	beq.n	800254c <TIM_Base_SetConfig+0x44>
 8002546:	4c12      	ldr	r4, [pc, #72]	; (8002590 <TIM_Base_SetConfig+0x88>)
 8002548:	42a0      	cmp	r0, r4
 800254a:	d103      	bne.n	8002554 <TIM_Base_SetConfig+0x4c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800254c:	4c11      	ldr	r4, [pc, #68]	; (8002594 <TIM_Base_SetConfig+0x8c>)
 800254e:	4023      	ands	r3, r4
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002550:	68cc      	ldr	r4, [r1, #12]
 8002552:	4323      	orrs	r3, r4
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002554:	2480      	movs	r4, #128	; 0x80
 8002556:	43a3      	bics	r3, r4
 8002558:	694c      	ldr	r4, [r1, #20]
 800255a:	4323      	orrs	r3, r4

  TIMx->CR1 = tmpcr1;
 800255c:	6003      	str	r3, [r0, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800255e:	688b      	ldr	r3, [r1, #8]
 8002560:	62c3      	str	r3, [r0, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002562:	680b      	ldr	r3, [r1, #0]
 8002564:	6283      	str	r3, [r0, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002566:	4290      	cmp	r0, r2
 8002568:	d005      	beq.n	8002576 <TIM_Base_SetConfig+0x6e>
 800256a:	4b08      	ldr	r3, [pc, #32]	; (800258c <TIM_Base_SetConfig+0x84>)
 800256c:	4298      	cmp	r0, r3
 800256e:	d002      	beq.n	8002576 <TIM_Base_SetConfig+0x6e>
 8002570:	4b07      	ldr	r3, [pc, #28]	; (8002590 <TIM_Base_SetConfig+0x88>)
 8002572:	4298      	cmp	r0, r3
 8002574:	d101      	bne.n	800257a <TIM_Base_SetConfig+0x72>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002576:	690b      	ldr	r3, [r1, #16]
 8002578:	6303      	str	r3, [r0, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800257a:	2301      	movs	r3, #1
 800257c:	6143      	str	r3, [r0, #20]
}
 800257e:	bd10      	pop	{r4, pc}
 8002580:	40012c00 	.word	0x40012c00
 8002584:	40000400 	.word	0x40000400
 8002588:	40002000 	.word	0x40002000
 800258c:	40014400 	.word	0x40014400
 8002590:	40014800 	.word	0x40014800
 8002594:	fffffcff 	.word	0xfffffcff

08002598 <HAL_TIM_Base_Init>:
{
 8002598:	b570      	push	{r4, r5, r6, lr}
 800259a:	0004      	movs	r4, r0
    return HAL_ERROR;
 800259c:	2001      	movs	r0, #1
  if (htim == NULL)
 800259e:	2c00      	cmp	r4, #0
 80025a0:	d023      	beq.n	80025ea <HAL_TIM_Base_Init+0x52>
  if (htim->State == HAL_TIM_STATE_RESET)
 80025a2:	0025      	movs	r5, r4
 80025a4:	353d      	adds	r5, #61	; 0x3d
 80025a6:	782b      	ldrb	r3, [r5, #0]
 80025a8:	b2da      	uxtb	r2, r3
 80025aa:	2b00      	cmp	r3, #0
 80025ac:	d105      	bne.n	80025ba <HAL_TIM_Base_Init+0x22>
    htim->Lock = HAL_UNLOCKED;
 80025ae:	0023      	movs	r3, r4
 80025b0:	333c      	adds	r3, #60	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 80025b2:	0020      	movs	r0, r4
    htim->Lock = HAL_UNLOCKED;
 80025b4:	701a      	strb	r2, [r3, #0]
    HAL_TIM_Base_MspInit(htim);
 80025b6:	f7fe fb37 	bl	8000c28 <HAL_TIM_Base_MspInit>
  htim->State = HAL_TIM_STATE_BUSY;
 80025ba:	2302      	movs	r3, #2
 80025bc:	702b      	strb	r3, [r5, #0]
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80025be:	6820      	ldr	r0, [r4, #0]
 80025c0:	1d21      	adds	r1, r4, #4
 80025c2:	f7ff ffa1 	bl	8002508 <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80025c6:	0022      	movs	r2, r4
 80025c8:	2301      	movs	r3, #1
  return HAL_OK;
 80025ca:	2000      	movs	r0, #0
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80025cc:	3248      	adds	r2, #72	; 0x48
 80025ce:	7013      	strb	r3, [r2, #0]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80025d0:	3447      	adds	r4, #71	; 0x47
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80025d2:	3a0a      	subs	r2, #10
 80025d4:	7013      	strb	r3, [r2, #0]
 80025d6:	7053      	strb	r3, [r2, #1]
 80025d8:	7093      	strb	r3, [r2, #2]
 80025da:	70d3      	strb	r3, [r2, #3]
 80025dc:	7113      	strb	r3, [r2, #4]
 80025de:	7153      	strb	r3, [r2, #5]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80025e0:	7193      	strb	r3, [r2, #6]
 80025e2:	71d3      	strb	r3, [r2, #7]
 80025e4:	7213      	strb	r3, [r2, #8]
 80025e6:	7023      	strb	r3, [r4, #0]
  htim->State = HAL_TIM_STATE_READY;
 80025e8:	702b      	strb	r3, [r5, #0]
}
 80025ea:	bd70      	pop	{r4, r5, r6, pc}

080025ec <HAL_TIMEx_CommutCallback>:
 80025ec:	4770      	bx	lr

080025ee <HAL_TIMEx_BreakCallback>:
 80025ee:	4770      	bx	lr

080025f0 <HAL_TIMEx_Break2Callback>:
 80025f0:	4770      	bx	lr
	...

080025f4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80025f4:	b530      	push	{r4, r5, lr}
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80025f6:	f3ef 8410 	mrs	r4, PRIMASK
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80025fa:	2201      	movs	r2, #1
 80025fc:	f382 8810 	msr	PRIMASK, r2
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8002600:	6801      	ldr	r1, [r0, #0]
 8002602:	4d13      	ldr	r5, [pc, #76]	; (8002650 <UART_EndRxTransfer+0x5c>)
 8002604:	680b      	ldr	r3, [r1, #0]
 8002606:	402b      	ands	r3, r5
 8002608:	600b      	str	r3, [r1, #0]
 800260a:	f384 8810 	msr	PRIMASK, r4
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800260e:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002612:	f382 8810 	msr	PRIMASK, r2
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8002616:	6802      	ldr	r2, [r0, #0]
 8002618:	4c0e      	ldr	r4, [pc, #56]	; (8002654 <UART_EndRxTransfer+0x60>)
 800261a:	6893      	ldr	r3, [r2, #8]
 800261c:	4023      	ands	r3, r4
 800261e:	6093      	str	r3, [r2, #8]
 8002620:	f381 8810 	msr	PRIMASK, r1

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002624:	6ec3      	ldr	r3, [r0, #108]	; 0x6c
 8002626:	2b01      	cmp	r3, #1
 8002628:	d10a      	bne.n	8002640 <UART_EndRxTransfer+0x4c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800262a:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800262e:	f383 8810 	msr	PRIMASK, r3
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002632:	2410      	movs	r4, #16
 8002634:	6802      	ldr	r2, [r0, #0]
 8002636:	6813      	ldr	r3, [r2, #0]
 8002638:	43a3      	bics	r3, r4
 800263a:	6013      	str	r3, [r2, #0]
 800263c:	f381 8810 	msr	PRIMASK, r1
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002640:	0003      	movs	r3, r0
 8002642:	2220      	movs	r2, #32
 8002644:	3388      	adds	r3, #136	; 0x88
 8002646:	601a      	str	r2, [r3, #0]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002648:	2300      	movs	r3, #0
 800264a:	66c3      	str	r3, [r0, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800264c:	6703      	str	r3, [r0, #112]	; 0x70
}
 800264e:	bd30      	pop	{r4, r5, pc}
 8002650:	fffffedf 	.word	0xfffffedf
 8002654:	effffffe 	.word	0xeffffffe

08002658 <UART_TxISR_16BIT.part.0>:
  * @note   Function is called under interruption only, once
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT(UART_HandleTypeDef *huart)
 8002658:	b530      	push	{r4, r5, lr}
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800265a:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800265e:	2201      	movs	r2, #1
 8002660:	f382 8810 	msr	PRIMASK, r2
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
  {
    if (huart->TxXferCount == 0U)
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
 8002664:	2580      	movs	r5, #128	; 0x80
 8002666:	6801      	ldr	r1, [r0, #0]
 8002668:	680b      	ldr	r3, [r1, #0]
 800266a:	43ab      	bics	r3, r5
 800266c:	600b      	str	r3, [r1, #0]
 800266e:	f384 8810 	msr	PRIMASK, r4
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002672:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002676:	f382 8810 	msr	PRIMASK, r2

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800267a:	2340      	movs	r3, #64	; 0x40
 800267c:	6802      	ldr	r2, [r0, #0]
 800267e:	6810      	ldr	r0, [r2, #0]
 8002680:	4303      	orrs	r3, r0
 8002682:	6013      	str	r3, [r2, #0]
 8002684:	f381 8810 	msr	PRIMASK, r1
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
      huart->pTxBuffPtr++;
      huart->TxXferCount--;
    }
  }
}
 8002688:	bd30      	pop	{r4, r5, pc}

0800268a <UART_TxISR_8BIT>:
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800268a:	0003      	movs	r3, r0
 800268c:	3308      	adds	r3, #8
 800268e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
{
 8002690:	b510      	push	{r4, lr}
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8002692:	2b21      	cmp	r3, #33	; 0x21
 8002694:	d106      	bne.n	80026a4 <UART_TxISR_8BIT+0x1a>
    if (huart->TxXferCount == 0U)
 8002696:	0002      	movs	r2, r0
 8002698:	3256      	adds	r2, #86	; 0x56
 800269a:	8813      	ldrh	r3, [r2, #0]
 800269c:	2b00      	cmp	r3, #0
 800269e:	d102      	bne.n	80026a6 <UART_TxISR_8BIT+0x1c>
 80026a0:	f7ff ffda 	bl	8002658 <UART_TxISR_16BIT.part.0>
}
 80026a4:	bd10      	pop	{r4, pc}
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 80026a6:	6d03      	ldr	r3, [r0, #80]	; 0x50
 80026a8:	6801      	ldr	r1, [r0, #0]
 80026aa:	781c      	ldrb	r4, [r3, #0]
      huart->pTxBuffPtr++;
 80026ac:	3301      	adds	r3, #1
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 80026ae:	628c      	str	r4, [r1, #40]	; 0x28
      huart->pTxBuffPtr++;
 80026b0:	6503      	str	r3, [r0, #80]	; 0x50
      huart->TxXferCount--;
 80026b2:	8813      	ldrh	r3, [r2, #0]
 80026b4:	3b01      	subs	r3, #1
 80026b6:	b29b      	uxth	r3, r3
 80026b8:	8013      	strh	r3, [r2, #0]
}
 80026ba:	e7f3      	b.n	80026a4 <UART_TxISR_8BIT+0x1a>

080026bc <UART_TxISR_16BIT>:
static void UART_TxISR_16BIT(UART_HandleTypeDef *huart)
{
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80026bc:	0003      	movs	r3, r0
 80026be:	3308      	adds	r3, #8
 80026c0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
{
 80026c2:	b510      	push	{r4, lr}
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80026c4:	2b21      	cmp	r3, #33	; 0x21
 80026c6:	d106      	bne.n	80026d6 <UART_TxISR_16BIT+0x1a>
  {
    if (huart->TxXferCount == 0U)
 80026c8:	0001      	movs	r1, r0
 80026ca:	3156      	adds	r1, #86	; 0x56
 80026cc:	880b      	ldrh	r3, [r1, #0]
 80026ce:	2b00      	cmp	r3, #0
 80026d0:	d102      	bne.n	80026d8 <UART_TxISR_16BIT+0x1c>
 80026d2:	f7ff ffc1 	bl	8002658 <UART_TxISR_16BIT.part.0>
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
      huart->pTxBuffPtr += 2U;
      huart->TxXferCount--;
    }
  }
}
 80026d6:	bd10      	pop	{r4, pc}
      tmp = (uint16_t *) huart->pTxBuffPtr;
 80026d8:	6d02      	ldr	r2, [r0, #80]	; 0x50
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 80026da:	6804      	ldr	r4, [r0, #0]
 80026dc:	8813      	ldrh	r3, [r2, #0]
      huart->pTxBuffPtr += 2U;
 80026de:	3202      	adds	r2, #2
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 80026e0:	05db      	lsls	r3, r3, #23
 80026e2:	0ddb      	lsrs	r3, r3, #23
 80026e4:	62a3      	str	r3, [r4, #40]	; 0x28
      huart->pTxBuffPtr += 2U;
 80026e6:	6502      	str	r2, [r0, #80]	; 0x50
      huart->TxXferCount--;
 80026e8:	880b      	ldrh	r3, [r1, #0]
 80026ea:	3b01      	subs	r3, #1
 80026ec:	b29b      	uxth	r3, r3
 80026ee:	800b      	strh	r3, [r1, #0]
}
 80026f0:	e7f1      	b.n	80026d6 <UART_TxISR_16BIT+0x1a>
	...

080026f4 <UART_TxISR_16BIT_FIFOEN.part.0>:
  * @note   Function is called under interruption only, once
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
 80026f4:	b530      	push	{r4, r5, lr}
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80026f6:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80026fa:	2201      	movs	r2, #1
 80026fc:	f382 8810 	msr	PRIMASK, r2
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
    {
      if (huart->TxXferCount == 0U)
      {
        /* Disable the TX FIFO threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
 8002700:	6801      	ldr	r1, [r0, #0]
 8002702:	4d09      	ldr	r5, [pc, #36]	; (8002728 <UART_TxISR_16BIT_FIFOEN.part.0+0x34>)
 8002704:	688b      	ldr	r3, [r1, #8]
 8002706:	402b      	ands	r3, r5
 8002708:	608b      	str	r3, [r1, #8]
 800270a:	f384 8810 	msr	PRIMASK, r4
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800270e:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002712:	f382 8810 	msr	PRIMASK, r2

        /* Enable the UART Transmit Complete Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8002716:	2340      	movs	r3, #64	; 0x40
 8002718:	6802      	ldr	r2, [r0, #0]
 800271a:	6810      	ldr	r0, [r2, #0]
 800271c:	4303      	orrs	r3, r0
 800271e:	6013      	str	r3, [r2, #0]
 8002720:	f381 8810 	msr	PRIMASK, r1
      {
        /* Nothing to do */
      }
    }
  }
}
 8002724:	bd30      	pop	{r4, r5, pc}
 8002726:	46c0      	nop			; (mov r8, r8)
 8002728:	ff7fffff 	.word	0xff7fffff

0800272c <UART_TxISR_8BIT_FIFOEN>:
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800272c:	0003      	movs	r3, r0
 800272e:	3308      	adds	r3, #8
 8002730:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
{
 8002732:	b570      	push	{r4, r5, r6, lr}
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8002734:	2b21      	cmp	r3, #33	; 0x21
 8002736:	d10c      	bne.n	8002752 <UART_TxISR_8BIT_FIFOEN+0x26>
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 8002738:	0003      	movs	r3, r0
      if (huart->TxXferCount == 0U)
 800273a:	0001      	movs	r1, r0
      else if (READ_BIT(huart->Instance->ISR, USART_ISR_TXE_TXFNF) != 0U)
 800273c:	2480      	movs	r4, #128	; 0x80
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 800273e:	336a      	adds	r3, #106	; 0x6a
 8002740:	881b      	ldrh	r3, [r3, #0]
      if (huart->TxXferCount == 0U)
 8002742:	3156      	adds	r1, #86	; 0x56
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 8002744:	2b00      	cmp	r3, #0
 8002746:	d004      	beq.n	8002752 <UART_TxISR_8BIT_FIFOEN+0x26>
      if (huart->TxXferCount == 0U)
 8002748:	880a      	ldrh	r2, [r1, #0]
 800274a:	2a00      	cmp	r2, #0
 800274c:	d102      	bne.n	8002754 <UART_TxISR_8BIT_FIFOEN+0x28>
 800274e:	f7ff ffd1 	bl	80026f4 <UART_TxISR_16BIT_FIFOEN.part.0>
}
 8002752:	bd70      	pop	{r4, r5, r6, pc}
      else if (READ_BIT(huart->Instance->ISR, USART_ISR_TXE_TXFNF) != 0U)
 8002754:	6805      	ldr	r5, [r0, #0]
 8002756:	69ea      	ldr	r2, [r5, #28]
 8002758:	4222      	tst	r2, r4
 800275a:	d008      	beq.n	800276e <UART_TxISR_8BIT_FIFOEN+0x42>
        huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 800275c:	6d02      	ldr	r2, [r0, #80]	; 0x50
 800275e:	7816      	ldrb	r6, [r2, #0]
        huart->pTxBuffPtr++;
 8002760:	3201      	adds	r2, #1
        huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 8002762:	62ae      	str	r6, [r5, #40]	; 0x28
        huart->pTxBuffPtr++;
 8002764:	6502      	str	r2, [r0, #80]	; 0x50
        huart->TxXferCount--;
 8002766:	880a      	ldrh	r2, [r1, #0]
 8002768:	3a01      	subs	r2, #1
 800276a:	b292      	uxth	r2, r2
 800276c:	800a      	strh	r2, [r1, #0]
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 800276e:	3b01      	subs	r3, #1
 8002770:	b29b      	uxth	r3, r3
 8002772:	e7e7      	b.n	8002744 <UART_TxISR_8BIT_FIFOEN+0x18>

08002774 <UART_TxISR_16BIT_FIFOEN>:
{
  uint16_t *tmp;
  uint16_t  nb_tx_data;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8002774:	0003      	movs	r3, r0
 8002776:	3308      	adds	r3, #8
 8002778:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
{
 800277a:	b570      	push	{r4, r5, r6, lr}
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800277c:	2b21      	cmp	r3, #33	; 0x21
 800277e:	d10c      	bne.n	800279a <UART_TxISR_16BIT_FIFOEN+0x26>
  {
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 8002780:	0003      	movs	r3, r0
    {
      if (huart->TxXferCount == 0U)
 8002782:	0001      	movs	r1, r0
        /* Enable the UART Transmit Complete Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);

        break; /* force exit loop */
      }
      else if (READ_BIT(huart->Instance->ISR, USART_ISR_TXE_TXFNF) != 0U)
 8002784:	2480      	movs	r4, #128	; 0x80
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 8002786:	336a      	adds	r3, #106	; 0x6a
 8002788:	881b      	ldrh	r3, [r3, #0]
      if (huart->TxXferCount == 0U)
 800278a:	3156      	adds	r1, #86	; 0x56
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 800278c:	2b00      	cmp	r3, #0
 800278e:	d004      	beq.n	800279a <UART_TxISR_16BIT_FIFOEN+0x26>
      if (huart->TxXferCount == 0U)
 8002790:	880a      	ldrh	r2, [r1, #0]
 8002792:	2a00      	cmp	r2, #0
 8002794:	d102      	bne.n	800279c <UART_TxISR_16BIT_FIFOEN+0x28>
 8002796:	f7ff ffad 	bl	80026f4 <UART_TxISR_16BIT_FIFOEN.part.0>
      {
        /* Nothing to do */
      }
    }
  }
}
 800279a:	bd70      	pop	{r4, r5, r6, pc}
      else if (READ_BIT(huart->Instance->ISR, USART_ISR_TXE_TXFNF) != 0U)
 800279c:	6806      	ldr	r6, [r0, #0]
 800279e:	69f2      	ldr	r2, [r6, #28]
 80027a0:	4222      	tst	r2, r4
 80027a2:	d00a      	beq.n	80027ba <UART_TxISR_16BIT_FIFOEN+0x46>
        tmp = (uint16_t *) huart->pTxBuffPtr;
 80027a4:	6d05      	ldr	r5, [r0, #80]	; 0x50
        huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 80027a6:	882a      	ldrh	r2, [r5, #0]
        huart->pTxBuffPtr += 2U;
 80027a8:	3502      	adds	r5, #2
        huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 80027aa:	05d2      	lsls	r2, r2, #23
 80027ac:	0dd2      	lsrs	r2, r2, #23
 80027ae:	62b2      	str	r2, [r6, #40]	; 0x28
        huart->pTxBuffPtr += 2U;
 80027b0:	6505      	str	r5, [r0, #80]	; 0x50
        huart->TxXferCount--;
 80027b2:	880a      	ldrh	r2, [r1, #0]
 80027b4:	3a01      	subs	r2, #1
 80027b6:	b292      	uxth	r2, r2
 80027b8:	800a      	strh	r2, [r1, #0]
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 80027ba:	3b01      	subs	r3, #1
 80027bc:	b29b      	uxth	r3, r3
 80027be:	e7e5      	b.n	800278c <UART_TxISR_16BIT_FIFOEN+0x18>

080027c0 <HAL_UART_Transmit_IT>:
{
 80027c0:	b5f0      	push	{r4, r5, r6, r7, lr}
  if (huart->gState == HAL_UART_STATE_READY)
 80027c2:	0006      	movs	r6, r0
 80027c4:	3608      	adds	r6, #8
 80027c6:	6ff4      	ldr	r4, [r6, #124]	; 0x7c
{
 80027c8:	0003      	movs	r3, r0
    return HAL_BUSY;
 80027ca:	2002      	movs	r0, #2
  if (huart->gState == HAL_UART_STATE_READY)
 80027cc:	2c20      	cmp	r4, #32
 80027ce:	d141      	bne.n	8002854 <HAL_UART_Transmit_IT+0x94>
      return HAL_ERROR;
 80027d0:	3801      	subs	r0, #1
    if ((pData == NULL) || (Size == 0U))
 80027d2:	2900      	cmp	r1, #0
 80027d4:	d03e      	beq.n	8002854 <HAL_UART_Transmit_IT+0x94>
 80027d6:	2a00      	cmp	r2, #0
 80027d8:	d03c      	beq.n	8002854 <HAL_UART_Transmit_IT+0x94>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80027da:	2080      	movs	r0, #128	; 0x80
 80027dc:	689d      	ldr	r5, [r3, #8]
 80027de:	0140      	lsls	r0, r0, #5
 80027e0:	4285      	cmp	r5, r0
 80027e2:	d106      	bne.n	80027f2 <HAL_UART_Transmit_IT+0x32>
 80027e4:	6918      	ldr	r0, [r3, #16]
 80027e6:	2800      	cmp	r0, #0
 80027e8:	d103      	bne.n	80027f2 <HAL_UART_Transmit_IT+0x32>
      if ((((uint32_t)pData) & 1U) != 0U)
 80027ea:	3c1f      	subs	r4, #31
      return HAL_ERROR;
 80027ec:	0020      	movs	r0, r4
      if ((((uint32_t)pData) & 1U) != 0U)
 80027ee:	4221      	tst	r1, r4
 80027f0:	d130      	bne.n	8002854 <HAL_UART_Transmit_IT+0x94>
    __HAL_LOCK(huart);
 80027f2:	001c      	movs	r4, r3
 80027f4:	3480      	adds	r4, #128	; 0x80
 80027f6:	7827      	ldrb	r7, [r4, #0]
    return HAL_BUSY;
 80027f8:	2002      	movs	r0, #2
    __HAL_LOCK(huart);
 80027fa:	2f01      	cmp	r7, #1
 80027fc:	d02a      	beq.n	8002854 <HAL_UART_Transmit_IT+0x94>
 80027fe:	3801      	subs	r0, #1
 8002800:	7020      	strb	r0, [r4, #0]
    huart->pTxBuffPtr  = pData;
 8002802:	6519      	str	r1, [r3, #80]	; 0x50
    huart->TxXferSize  = Size;
 8002804:	0019      	movs	r1, r3
 8002806:	3154      	adds	r1, #84	; 0x54
 8002808:	800a      	strh	r2, [r1, #0]
    huart->TxXferCount = Size;
 800280a:	804a      	strh	r2, [r1, #2]
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800280c:	001a      	movs	r2, r3
 800280e:	2100      	movs	r1, #0
 8002810:	328c      	adds	r2, #140	; 0x8c
 8002812:	6011      	str	r1, [r2, #0]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002814:	2221      	movs	r2, #33	; 0x21
 8002816:	2180      	movs	r1, #128	; 0x80
 8002818:	67f2      	str	r2, [r6, #124]	; 0x7c
    if (huart->FifoMode == UART_FIFOMODE_ENABLE)
 800281a:	2280      	movs	r2, #128	; 0x80
 800281c:	6e58      	ldr	r0, [r3, #100]	; 0x64
 800281e:	0592      	lsls	r2, r2, #22
 8002820:	0149      	lsls	r1, r1, #5
 8002822:	4290      	cmp	r0, r2
 8002824:	d117      	bne.n	8002856 <HAL_UART_Transmit_IT+0x96>
        huart->TxISR = UART_TxISR_8BIT_FIFOEN;
 8002826:	4a16      	ldr	r2, [pc, #88]	; (8002880 <HAL_UART_Transmit_IT+0xc0>)
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002828:	428d      	cmp	r5, r1
 800282a:	d103      	bne.n	8002834 <HAL_UART_Transmit_IT+0x74>
 800282c:	6919      	ldr	r1, [r3, #16]
 800282e:	2900      	cmp	r1, #0
 8002830:	d100      	bne.n	8002834 <HAL_UART_Transmit_IT+0x74>
        huart->TxISR = UART_TxISR_16BIT_FIFOEN;
 8002832:	4a14      	ldr	r2, [pc, #80]	; (8002884 <HAL_UART_Transmit_IT+0xc4>)
      __HAL_UNLOCK(huart);
 8002834:	2000      	movs	r0, #0
 8002836:	675a      	str	r2, [r3, #116]	; 0x74
 8002838:	7020      	strb	r0, [r4, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800283a:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800283e:	2201      	movs	r2, #1
 8002840:	f382 8810 	msr	PRIMASK, r2
      ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
 8002844:	681a      	ldr	r2, [r3, #0]
 8002846:	2380      	movs	r3, #128	; 0x80
 8002848:	6894      	ldr	r4, [r2, #8]
 800284a:	041b      	lsls	r3, r3, #16
 800284c:	4323      	orrs	r3, r4
 800284e:	6093      	str	r3, [r2, #8]
 8002850:	f381 8810 	msr	PRIMASK, r1
}
 8002854:	bdf0      	pop	{r4, r5, r6, r7, pc}
        huart->TxISR = UART_TxISR_8BIT;
 8002856:	4a0c      	ldr	r2, [pc, #48]	; (8002888 <HAL_UART_Transmit_IT+0xc8>)
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002858:	428d      	cmp	r5, r1
 800285a:	d103      	bne.n	8002864 <HAL_UART_Transmit_IT+0xa4>
 800285c:	6919      	ldr	r1, [r3, #16]
 800285e:	2900      	cmp	r1, #0
 8002860:	d100      	bne.n	8002864 <HAL_UART_Transmit_IT+0xa4>
        huart->TxISR = UART_TxISR_16BIT;
 8002862:	4a0a      	ldr	r2, [pc, #40]	; (800288c <HAL_UART_Transmit_IT+0xcc>)
      __HAL_UNLOCK(huart);
 8002864:	2000      	movs	r0, #0
 8002866:	675a      	str	r2, [r3, #116]	; 0x74
 8002868:	7020      	strb	r0, [r4, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800286a:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800286e:	2201      	movs	r2, #1
 8002870:	f382 8810 	msr	PRIMASK, r2
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
 8002874:	681a      	ldr	r2, [r3, #0]
 8002876:	2380      	movs	r3, #128	; 0x80
 8002878:	6814      	ldr	r4, [r2, #0]
 800287a:	4323      	orrs	r3, r4
 800287c:	6013      	str	r3, [r2, #0]
 800287e:	e7e7      	b.n	8002850 <HAL_UART_Transmit_IT+0x90>
 8002880:	0800272d 	.word	0x0800272d
 8002884:	08002775 	.word	0x08002775
 8002888:	0800268b 	.word	0x0800268b
 800288c:	080026bd 	.word	0x080026bd

08002890 <HAL_UART_ErrorCallback>:
 8002890:	4770      	bx	lr

08002892 <UART_DMAAbortOnError>:
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8002892:	6a80      	ldr	r0, [r0, #40]	; 0x28
  huart->RxXferCount = 0U;
 8002894:	2300      	movs	r3, #0
 8002896:	0002      	movs	r2, r0
{
 8002898:	b510      	push	{r4, lr}
  huart->RxXferCount = 0U;
 800289a:	325e      	adds	r2, #94	; 0x5e
 800289c:	8013      	strh	r3, [r2, #0]
  huart->TxXferCount = 0U;
 800289e:	3a08      	subs	r2, #8
 80028a0:	8013      	strh	r3, [r2, #0]
  HAL_UART_ErrorCallback(huart);
 80028a2:	f7ff fff5 	bl	8002890 <HAL_UART_ErrorCallback>
}
 80028a6:	bd10      	pop	{r4, pc}

080028a8 <HAL_UARTEx_RxEventCallback>:
}
 80028a8:	4770      	bx	lr
	...

080028ac <HAL_UART_IRQHandler>:
{
 80028ac:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80028ae:	6801      	ldr	r1, [r0, #0]
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80028b0:	4dc1      	ldr	r5, [pc, #772]	; (8002bb8 <HAL_UART_IRQHandler+0x30c>)
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80028b2:	69cb      	ldr	r3, [r1, #28]
{
 80028b4:	0004      	movs	r4, r0
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80028b6:	680a      	ldr	r2, [r1, #0]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80028b8:	6888      	ldr	r0, [r1, #8]
  if (errorflags == 0U)
 80028ba:	422b      	tst	r3, r5
 80028bc:	d110      	bne.n	80028e0 <HAL_UART_IRQHandler+0x34>
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 80028be:	2520      	movs	r5, #32
 80028c0:	422b      	tst	r3, r5
 80028c2:	d100      	bne.n	80028c6 <HAL_UART_IRQHandler+0x1a>
 80028c4:	e099      	b.n	80029fa <HAL_UART_IRQHandler+0x14e>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 80028c6:	2680      	movs	r6, #128	; 0x80
 80028c8:	0576      	lsls	r6, r6, #21
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 80028ca:	4015      	ands	r5, r2
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 80028cc:	4006      	ands	r6, r0
 80028ce:	4335      	orrs	r5, r6
 80028d0:	d100      	bne.n	80028d4 <HAL_UART_IRQHandler+0x28>
 80028d2:	e092      	b.n	80029fa <HAL_UART_IRQHandler+0x14e>
      if (huart->RxISR != NULL)
 80028d4:	6f23      	ldr	r3, [r4, #112]	; 0x70
      huart->TxISR(huart);
 80028d6:	0020      	movs	r0, r4
    if (huart->TxISR != NULL)
 80028d8:	2b00      	cmp	r3, #0
 80028da:	d000      	beq.n	80028de <HAL_UART_IRQHandler+0x32>
 80028dc:	e082      	b.n	80029e4 <HAL_UART_IRQHandler+0x138>
 80028de:	e082      	b.n	80029e6 <HAL_UART_IRQHandler+0x13a>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 80028e0:	4db6      	ldr	r5, [pc, #728]	; (8002bbc <HAL_UART_IRQHandler+0x310>)
 80028e2:	4005      	ands	r5, r0
 80028e4:	46ac      	mov	ip, r5
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 80028e6:	4666      	mov	r6, ip
 80028e8:	4db5      	ldr	r5, [pc, #724]	; (8002bc0 <HAL_UART_IRQHandler+0x314>)
 80028ea:	4015      	ands	r5, r2
 80028ec:	4335      	orrs	r5, r6
 80028ee:	d100      	bne.n	80028f2 <HAL_UART_IRQHandler+0x46>
 80028f0:	e083      	b.n	80029fa <HAL_UART_IRQHandler+0x14e>
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80028f2:	2501      	movs	r5, #1
 80028f4:	422b      	tst	r3, r5
 80028f6:	d007      	beq.n	8002908 <HAL_UART_IRQHandler+0x5c>
 80028f8:	05d6      	lsls	r6, r2, #23
 80028fa:	d505      	bpl.n	8002908 <HAL_UART_IRQHandler+0x5c>
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80028fc:	0026      	movs	r6, r4
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80028fe:	620d      	str	r5, [r1, #32]
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8002900:	368c      	adds	r6, #140	; 0x8c
 8002902:	6837      	ldr	r7, [r6, #0]
 8002904:	433d      	orrs	r5, r7
 8002906:	6035      	str	r5, [r6, #0]
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8002908:	0025      	movs	r5, r4
 800290a:	2602      	movs	r6, #2
 800290c:	358c      	adds	r5, #140	; 0x8c
 800290e:	9501      	str	r5, [sp, #4]
 8002910:	4233      	tst	r3, r6
 8002912:	d007      	beq.n	8002924 <HAL_UART_IRQHandler+0x78>
 8002914:	07c5      	lsls	r5, r0, #31
 8002916:	d505      	bpl.n	8002924 <HAL_UART_IRQHandler+0x78>
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8002918:	9d01      	ldr	r5, [sp, #4]
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800291a:	620e      	str	r6, [r1, #32]
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800291c:	682f      	ldr	r7, [r5, #0]
 800291e:	19b6      	adds	r6, r6, r6
 8002920:	433e      	orrs	r6, r7
 8002922:	602e      	str	r6, [r5, #0]
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8002924:	2604      	movs	r6, #4
 8002926:	4233      	tst	r3, r6
 8002928:	d009      	beq.n	800293e <HAL_UART_IRQHandler+0x92>
 800292a:	07c5      	lsls	r5, r0, #31
 800292c:	d507      	bpl.n	800293e <HAL_UART_IRQHandler+0x92>
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800292e:	0027      	movs	r7, r4
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8002930:	620e      	str	r6, [r1, #32]
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8002932:	378c      	adds	r7, #140	; 0x8c
 8002934:	683e      	ldr	r6, [r7, #0]
 8002936:	0035      	movs	r5, r6
 8002938:	2602      	movs	r6, #2
 800293a:	432e      	orrs	r6, r5
 800293c:	603e      	str	r6, [r7, #0]
    if (((isrflags & USART_ISR_ORE) != 0U)
 800293e:	2608      	movs	r6, #8
 8002940:	4233      	tst	r3, r6
 8002942:	d00a      	beq.n	800295a <HAL_UART_IRQHandler+0xae>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8002944:	2720      	movs	r7, #32
 8002946:	4665      	mov	r5, ip
 8002948:	4017      	ands	r7, r2
 800294a:	432f      	orrs	r7, r5
 800294c:	d005      	beq.n	800295a <HAL_UART_IRQHandler+0xae>
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800294e:	0027      	movs	r7, r4
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8002950:	620e      	str	r6, [r1, #32]
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8002952:	378c      	adds	r7, #140	; 0x8c
 8002954:	683d      	ldr	r5, [r7, #0]
 8002956:	432e      	orrs	r6, r5
 8002958:	603e      	str	r6, [r7, #0]
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800295a:	2780      	movs	r7, #128	; 0x80
 800295c:	0026      	movs	r6, r4
 800295e:	013f      	lsls	r7, r7, #4
 8002960:	368c      	adds	r6, #140	; 0x8c
 8002962:	423b      	tst	r3, r7
 8002964:	d006      	beq.n	8002974 <HAL_UART_IRQHandler+0xc8>
 8002966:	0155      	lsls	r5, r2, #5
 8002968:	d504      	bpl.n	8002974 <HAL_UART_IRQHandler+0xc8>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800296a:	620f      	str	r7, [r1, #32]
      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800296c:	2120      	movs	r1, #32
 800296e:	6837      	ldr	r7, [r6, #0]
 8002970:	4339      	orrs	r1, r7
 8002972:	6031      	str	r1, [r6, #0]
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8002974:	6831      	ldr	r1, [r6, #0]
 8002976:	2900      	cmp	r1, #0
 8002978:	d035      	beq.n	80029e6 <HAL_UART_IRQHandler+0x13a>
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800297a:	2120      	movs	r1, #32
 800297c:	420b      	tst	r3, r1
 800297e:	d00a      	beq.n	8002996 <HAL_UART_IRQHandler+0xea>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8002980:	4011      	ands	r1, r2
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8002982:	2280      	movs	r2, #128	; 0x80
 8002984:	0552      	lsls	r2, r2, #21
 8002986:	4010      	ands	r0, r2
 8002988:	4301      	orrs	r1, r0
 800298a:	d004      	beq.n	8002996 <HAL_UART_IRQHandler+0xea>
        if (huart->RxISR != NULL)
 800298c:	6f23      	ldr	r3, [r4, #112]	; 0x70
 800298e:	2b00      	cmp	r3, #0
 8002990:	d001      	beq.n	8002996 <HAL_UART_IRQHandler+0xea>
          huart->RxISR(huart);
 8002992:	0020      	movs	r0, r4
 8002994:	4798      	blx	r3
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8002996:	6822      	ldr	r2, [r4, #0]
      errorcode = huart->ErrorCode;
 8002998:	9b01      	ldr	r3, [sp, #4]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800299a:	2740      	movs	r7, #64	; 0x40
      errorcode = huart->ErrorCode;
 800299c:	681b      	ldr	r3, [r3, #0]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800299e:	6896      	ldr	r6, [r2, #8]
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80029a0:	2228      	movs	r2, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80029a2:	403e      	ands	r6, r7
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80029a4:	4013      	ands	r3, r2
        UART_EndRxTransfer(huart);
 80029a6:	0020      	movs	r0, r4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80029a8:	431e      	orrs	r6, r3
 80029aa:	d021      	beq.n	80029f0 <HAL_UART_IRQHandler+0x144>
        UART_EndRxTransfer(huart);
 80029ac:	f7ff fe22 	bl	80025f4 <UART_EndRxTransfer>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80029b0:	6823      	ldr	r3, [r4, #0]
 80029b2:	689b      	ldr	r3, [r3, #8]
 80029b4:	423b      	tst	r3, r7
 80029b6:	d017      	beq.n	80029e8 <HAL_UART_IRQHandler+0x13c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80029b8:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80029bc:	2301      	movs	r3, #1
 80029be:	f383 8810 	msr	PRIMASK, r3
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80029c2:	6822      	ldr	r2, [r4, #0]
 80029c4:	6893      	ldr	r3, [r2, #8]
 80029c6:	43bb      	bics	r3, r7
 80029c8:	6093      	str	r3, [r2, #8]
 80029ca:	f381 8810 	msr	PRIMASK, r1
          if (huart->hdmarx != NULL)
 80029ce:	6fe0      	ldr	r0, [r4, #124]	; 0x7c
 80029d0:	2800      	cmp	r0, #0
 80029d2:	d009      	beq.n	80029e8 <HAL_UART_IRQHandler+0x13c>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80029d4:	4b7b      	ldr	r3, [pc, #492]	; (8002bc4 <HAL_UART_IRQHandler+0x318>)
 80029d6:	6383      	str	r3, [r0, #56]	; 0x38
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80029d8:	f7fe ff16 	bl	8001808 <HAL_DMA_Abort_IT>
 80029dc:	2800      	cmp	r0, #0
 80029de:	d002      	beq.n	80029e6 <HAL_UART_IRQHandler+0x13a>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80029e0:	6fe0      	ldr	r0, [r4, #124]	; 0x7c
 80029e2:	6b83      	ldr	r3, [r0, #56]	; 0x38
 80029e4:	4798      	blx	r3
}
 80029e6:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
            HAL_UART_ErrorCallback(huart);
 80029e8:	0020      	movs	r0, r4
 80029ea:	f7ff ff51 	bl	8002890 <HAL_UART_ErrorCallback>
 80029ee:	e7fa      	b.n	80029e6 <HAL_UART_IRQHandler+0x13a>
        HAL_UART_ErrorCallback(huart);
 80029f0:	f7ff ff4e 	bl	8002890 <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80029f4:	9b01      	ldr	r3, [sp, #4]
 80029f6:	601e      	str	r6, [r3, #0]
 80029f8:	e7f5      	b.n	80029e6 <HAL_UART_IRQHandler+0x13a>
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80029fa:	6ee5      	ldr	r5, [r4, #108]	; 0x6c
 80029fc:	2d01      	cmp	r5, #1
 80029fe:	d000      	beq.n	8002a02 <HAL_UART_IRQHandler+0x156>
 8002a00:	e098      	b.n	8002b34 <HAL_UART_IRQHandler+0x288>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8002a02:	2610      	movs	r6, #16
 8002a04:	4233      	tst	r3, r6
 8002a06:	d100      	bne.n	8002a0a <HAL_UART_IRQHandler+0x15e>
 8002a08:	e094      	b.n	8002b34 <HAL_UART_IRQHandler+0x288>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8002a0a:	4232      	tst	r2, r6
 8002a0c:	d100      	bne.n	8002a10 <HAL_UART_IRQHandler+0x164>
 8002a0e:	e091      	b.n	8002b34 <HAL_UART_IRQHandler+0x288>
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8002a10:	620e      	str	r6, [r1, #32]
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002a12:	688b      	ldr	r3, [r1, #8]
 8002a14:	2240      	movs	r2, #64	; 0x40
 8002a16:	0018      	movs	r0, r3
 8002a18:	4010      	ands	r0, r2
 8002a1a:	4213      	tst	r3, r2
 8002a1c:	d052      	beq.n	8002ac4 <HAL_UART_IRQHandler+0x218>
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8002a1e:	6fe3      	ldr	r3, [r4, #124]	; 0x7c
 8002a20:	6819      	ldr	r1, [r3, #0]
 8002a22:	684b      	ldr	r3, [r1, #4]
 8002a24:	b29b      	uxth	r3, r3
      if ((nb_remaining_rx_data > 0U)
 8002a26:	2b00      	cmp	r3, #0
 8002a28:	d0dd      	beq.n	80029e6 <HAL_UART_IRQHandler+0x13a>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8002a2a:	0020      	movs	r0, r4
 8002a2c:	305c      	adds	r0, #92	; 0x5c
 8002a2e:	8800      	ldrh	r0, [r0, #0]
 8002a30:	4298      	cmp	r0, r3
 8002a32:	d9d8      	bls.n	80029e6 <HAL_UART_IRQHandler+0x13a>
        huart->RxXferCount = nb_remaining_rx_data;
 8002a34:	0020      	movs	r0, r4
 8002a36:	305e      	adds	r0, #94	; 0x5e
 8002a38:	8003      	strh	r3, [r0, #0]
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8002a3a:	6809      	ldr	r1, [r1, #0]
 8002a3c:	2320      	movs	r3, #32
 8002a3e:	0008      	movs	r0, r1
 8002a40:	4018      	ands	r0, r3
 8002a42:	9001      	str	r0, [sp, #4]
 8002a44:	4219      	tst	r1, r3
 8002a46:	d131      	bne.n	8002aac <HAL_UART_IRQHandler+0x200>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002a48:	f3ef 8710 	mrs	r7, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002a4c:	f385 8810 	msr	PRIMASK, r5
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8002a50:	6820      	ldr	r0, [r4, #0]
 8002a52:	4e5d      	ldr	r6, [pc, #372]	; (8002bc8 <HAL_UART_IRQHandler+0x31c>)
 8002a54:	6801      	ldr	r1, [r0, #0]
 8002a56:	4031      	ands	r1, r6
 8002a58:	6001      	str	r1, [r0, #0]
 8002a5a:	f387 8810 	msr	PRIMASK, r7
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002a5e:	f3ef 8710 	mrs	r7, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002a62:	f385 8810 	msr	PRIMASK, r5
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002a66:	6820      	ldr	r0, [r4, #0]
 8002a68:	6881      	ldr	r1, [r0, #8]
 8002a6a:	43a9      	bics	r1, r5
 8002a6c:	6081      	str	r1, [r0, #8]
 8002a6e:	f387 8810 	msr	PRIMASK, r7
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002a72:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002a76:	f385 8810 	msr	PRIMASK, r5
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002a7a:	6821      	ldr	r1, [r4, #0]
 8002a7c:	688f      	ldr	r7, [r1, #8]
 8002a7e:	4397      	bics	r7, r2
 8002a80:	608f      	str	r7, [r1, #8]
 8002a82:	f380 8810 	msr	PRIMASK, r0
          huart->RxState = HAL_UART_STATE_READY;
 8002a86:	0022      	movs	r2, r4
 8002a88:	3288      	adds	r2, #136	; 0x88
 8002a8a:	6013      	str	r3, [r2, #0]
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002a8c:	9b01      	ldr	r3, [sp, #4]
 8002a8e:	66e3      	str	r3, [r4, #108]	; 0x6c
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002a90:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002a94:	f385 8810 	msr	PRIMASK, r5
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002a98:	2010      	movs	r0, #16
 8002a9a:	6822      	ldr	r2, [r4, #0]
 8002a9c:	6813      	ldr	r3, [r2, #0]
 8002a9e:	4383      	bics	r3, r0
 8002aa0:	6013      	str	r3, [r2, #0]
 8002aa2:	f381 8810 	msr	PRIMASK, r1
          (void)HAL_DMA_Abort(huart->hdmarx);
 8002aa6:	6fe0      	ldr	r0, [r4, #124]	; 0x7c
 8002aa8:	f7fe fe70 	bl	800178c <HAL_DMA_Abort>
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8002aac:	0023      	movs	r3, r4
 8002aae:	0022      	movs	r2, r4
 8002ab0:	335e      	adds	r3, #94	; 0x5e
 8002ab2:	325c      	adds	r2, #92	; 0x5c
 8002ab4:	881b      	ldrh	r3, [r3, #0]
 8002ab6:	8811      	ldrh	r1, [r2, #0]
 8002ab8:	1ac9      	subs	r1, r1, r3
 8002aba:	b289      	uxth	r1, r1
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8002abc:	0020      	movs	r0, r4
 8002abe:	f7ff fef3 	bl	80028a8 <HAL_UARTEx_RxEventCallback>
 8002ac2:	e790      	b.n	80029e6 <HAL_UART_IRQHandler+0x13a>
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8002ac4:	0022      	movs	r2, r4
 8002ac6:	325e      	adds	r2, #94	; 0x5e
 8002ac8:	8813      	ldrh	r3, [r2, #0]
      if ((huart->RxXferCount > 0U)
 8002aca:	8812      	ldrh	r2, [r2, #0]
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8002acc:	b29b      	uxth	r3, r3
      if ((huart->RxXferCount > 0U)
 8002ace:	2a00      	cmp	r2, #0
 8002ad0:	d100      	bne.n	8002ad4 <HAL_UART_IRQHandler+0x228>
 8002ad2:	e788      	b.n	80029e6 <HAL_UART_IRQHandler+0x13a>
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8002ad4:	0022      	movs	r2, r4
 8002ad6:	325c      	adds	r2, #92	; 0x5c
 8002ad8:	8811      	ldrh	r1, [r2, #0]
 8002ada:	1ac9      	subs	r1, r1, r3
 8002adc:	b289      	uxth	r1, r1
          && (nb_rx_data > 0U))
 8002ade:	2900      	cmp	r1, #0
 8002ae0:	d100      	bne.n	8002ae4 <HAL_UART_IRQHandler+0x238>
 8002ae2:	e780      	b.n	80029e6 <HAL_UART_IRQHandler+0x13a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002ae4:	f3ef 8710 	mrs	r7, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002ae8:	f385 8810 	msr	PRIMASK, r5
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8002aec:	6822      	ldr	r2, [r4, #0]
 8002aee:	4e37      	ldr	r6, [pc, #220]	; (8002bcc <HAL_UART_IRQHandler+0x320>)
 8002af0:	6813      	ldr	r3, [r2, #0]
 8002af2:	4033      	ands	r3, r6
 8002af4:	6013      	str	r3, [r2, #0]
 8002af6:	f387 8810 	msr	PRIMASK, r7
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002afa:	f3ef 8710 	mrs	r7, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002afe:	f385 8810 	msr	PRIMASK, r5
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8002b02:	6822      	ldr	r2, [r4, #0]
 8002b04:	4e32      	ldr	r6, [pc, #200]	; (8002bd0 <HAL_UART_IRQHandler+0x324>)
 8002b06:	6893      	ldr	r3, [r2, #8]
 8002b08:	4033      	ands	r3, r6
 8002b0a:	6093      	str	r3, [r2, #8]
 8002b0c:	f387 8810 	msr	PRIMASK, r7
        huart->RxState = HAL_UART_STATE_READY;
 8002b10:	0023      	movs	r3, r4
 8002b12:	2220      	movs	r2, #32
 8002b14:	3388      	adds	r3, #136	; 0x88
 8002b16:	601a      	str	r2, [r3, #0]
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002b18:	66e0      	str	r0, [r4, #108]	; 0x6c
        huart->RxISR = NULL;
 8002b1a:	6720      	str	r0, [r4, #112]	; 0x70
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002b1c:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002b20:	f385 8810 	msr	PRIMASK, r5
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002b24:	2510      	movs	r5, #16
 8002b26:	6822      	ldr	r2, [r4, #0]
 8002b28:	6813      	ldr	r3, [r2, #0]
 8002b2a:	43ab      	bics	r3, r5
 8002b2c:	6013      	str	r3, [r2, #0]
 8002b2e:	f380 8810 	msr	PRIMASK, r0
 8002b32:	e7c3      	b.n	8002abc <HAL_UART_IRQHandler+0x210>
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8002b34:	2580      	movs	r5, #128	; 0x80
 8002b36:	036d      	lsls	r5, r5, #13
 8002b38:	422b      	tst	r3, r5
 8002b3a:	d006      	beq.n	8002b4a <HAL_UART_IRQHandler+0x29e>
 8002b3c:	0246      	lsls	r6, r0, #9
 8002b3e:	d504      	bpl.n	8002b4a <HAL_UART_IRQHandler+0x29e>
    HAL_UARTEx_WakeupCallback(huart);
 8002b40:	0020      	movs	r0, r4
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8002b42:	620d      	str	r5, [r1, #32]
    HAL_UARTEx_WakeupCallback(huart);
 8002b44:	f000 fda6 	bl	8003694 <HAL_UARTEx_WakeupCallback>
    return;
 8002b48:	e74d      	b.n	80029e6 <HAL_UART_IRQHandler+0x13a>
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8002b4a:	2180      	movs	r1, #128	; 0x80
 8002b4c:	420b      	tst	r3, r1
 8002b4e:	d007      	beq.n	8002b60 <HAL_UART_IRQHandler+0x2b4>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8002b50:	2580      	movs	r5, #128	; 0x80
 8002b52:	042d      	lsls	r5, r5, #16
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8002b54:	4011      	ands	r1, r2
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8002b56:	4028      	ands	r0, r5
 8002b58:	4308      	orrs	r0, r1
 8002b5a:	d001      	beq.n	8002b60 <HAL_UART_IRQHandler+0x2b4>
    if (huart->TxISR != NULL)
 8002b5c:	6f63      	ldr	r3, [r4, #116]	; 0x74
 8002b5e:	e6ba      	b.n	80028d6 <HAL_UART_IRQHandler+0x2a>
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8002b60:	2140      	movs	r1, #64	; 0x40
 8002b62:	420b      	tst	r3, r1
 8002b64:	d016      	beq.n	8002b94 <HAL_UART_IRQHandler+0x2e8>
 8002b66:	420a      	tst	r2, r1
 8002b68:	d014      	beq.n	8002b94 <HAL_UART_IRQHandler+0x2e8>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002b6a:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002b6e:	2301      	movs	r3, #1
 8002b70:	f383 8810 	msr	PRIMASK, r3
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8002b74:	6822      	ldr	r2, [r4, #0]
 8002b76:	6813      	ldr	r3, [r2, #0]
 8002b78:	438b      	bics	r3, r1
 8002b7a:	6013      	str	r3, [r2, #0]
 8002b7c:	f380 8810 	msr	PRIMASK, r0

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8002b80:	0023      	movs	r3, r4
 8002b82:	2220      	movs	r2, #32
 8002b84:	3308      	adds	r3, #8
 8002b86:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8002b88:	2300      	movs	r3, #0
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8002b8a:	0020      	movs	r0, r4
  huart->TxISR = NULL;
 8002b8c:	6763      	str	r3, [r4, #116]	; 0x74
  HAL_UART_TxCpltCallback(huart);
 8002b8e:	f001 fbb5 	bl	80042fc <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8002b92:	e728      	b.n	80029e6 <HAL_UART_IRQHandler+0x13a>
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8002b94:	0219      	lsls	r1, r3, #8
 8002b96:	d505      	bpl.n	8002ba4 <HAL_UART_IRQHandler+0x2f8>
 8002b98:	0051      	lsls	r1, r2, #1
 8002b9a:	d503      	bpl.n	8002ba4 <HAL_UART_IRQHandler+0x2f8>
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8002b9c:	0020      	movs	r0, r4
 8002b9e:	f000 fd7b 	bl	8003698 <HAL_UARTEx_TxFifoEmptyCallback>
    return;
 8002ba2:	e720      	b.n	80029e6 <HAL_UART_IRQHandler+0x13a>
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8002ba4:	01db      	lsls	r3, r3, #7
 8002ba6:	d400      	bmi.n	8002baa <HAL_UART_IRQHandler+0x2fe>
 8002ba8:	e71d      	b.n	80029e6 <HAL_UART_IRQHandler+0x13a>
 8002baa:	2a00      	cmp	r2, #0
 8002bac:	db00      	blt.n	8002bb0 <HAL_UART_IRQHandler+0x304>
 8002bae:	e71a      	b.n	80029e6 <HAL_UART_IRQHandler+0x13a>
    HAL_UARTEx_RxFifoFullCallback(huart);
 8002bb0:	0020      	movs	r0, r4
 8002bb2:	f000 fd70 	bl	8003696 <HAL_UARTEx_RxFifoFullCallback>
    return;
 8002bb6:	e716      	b.n	80029e6 <HAL_UART_IRQHandler+0x13a>
 8002bb8:	0000080f 	.word	0x0000080f
 8002bbc:	10000001 	.word	0x10000001
 8002bc0:	04000120 	.word	0x04000120
 8002bc4:	08002893 	.word	0x08002893
 8002bc8:	fffffeff 	.word	0xfffffeff
 8002bcc:	fffffedf 	.word	0xfffffedf
 8002bd0:	effffffe 	.word	0xeffffffe

08002bd4 <UART_RxISR_16BIT.part.0>:
/**
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
 8002bd4:	b570      	push	{r4, r5, r6, lr}
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002bd6:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002bda:	2201      	movs	r2, #1
 8002bdc:	f382 8810 	msr	PRIMASK, r2
    huart->RxXferCount--;

    if (huart->RxXferCount == 0U)
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8002be0:	6801      	ldr	r1, [r0, #0]
 8002be2:	4d19      	ldr	r5, [pc, #100]	; (8002c48 <UART_RxISR_16BIT.part.0+0x74>)
 8002be4:	680b      	ldr	r3, [r1, #0]
 8002be6:	402b      	ands	r3, r5
 8002be8:	600b      	str	r3, [r1, #0]
 8002bea:	f384 8810 	msr	PRIMASK, r4
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002bee:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002bf2:	f382 8810 	msr	PRIMASK, r2

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002bf6:	6801      	ldr	r1, [r0, #0]
 8002bf8:	688b      	ldr	r3, [r1, #8]
 8002bfa:	4393      	bics	r3, r2
 8002bfc:	608b      	str	r3, [r1, #8]
 8002bfe:	f384 8810 	msr	PRIMASK, r4

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8002c02:	0003      	movs	r3, r0
 8002c04:	321f      	adds	r2, #31
 8002c06:	3388      	adds	r3, #136	; 0x88
 8002c08:	601a      	str	r2, [r3, #0]

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8002c0a:	2200      	movs	r2, #0

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002c0c:	6ec3      	ldr	r3, [r0, #108]	; 0x6c
      huart->RxISR = NULL;
 8002c0e:	6702      	str	r2, [r0, #112]	; 0x70
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002c10:	2b01      	cmp	r3, #1
 8002c12:	d116      	bne.n	8002c42 <UART_RxISR_16BIT.part.0+0x6e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002c14:	66c2      	str	r2, [r0, #108]	; 0x6c
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002c16:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002c1a:	f383 8810 	msr	PRIMASK, r3

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002c1e:	6801      	ldr	r1, [r0, #0]
 8002c20:	330f      	adds	r3, #15
 8002c22:	680a      	ldr	r2, [r1, #0]
 8002c24:	439a      	bics	r2, r3
 8002c26:	600a      	str	r2, [r1, #0]
 8002c28:	f384 8810 	msr	PRIMASK, r4

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8002c2c:	6802      	ldr	r2, [r0, #0]
 8002c2e:	69d1      	ldr	r1, [r2, #28]
 8002c30:	4219      	tst	r1, r3
 8002c32:	d000      	beq.n	8002c36 <UART_RxISR_16BIT.part.0+0x62>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8002c34:	6213      	str	r3, [r2, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8002c36:	0003      	movs	r3, r0
 8002c38:	335c      	adds	r3, #92	; 0x5c
 8002c3a:	8819      	ldrh	r1, [r3, #0]
 8002c3c:	f7ff fe34 	bl	80028a8 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8002c40:	bd70      	pop	{r4, r5, r6, pc}
        HAL_UART_RxCpltCallback(huart);
 8002c42:	f001 fb85 	bl	8004350 <HAL_UART_RxCpltCallback>
}
 8002c46:	e7fb      	b.n	8002c40 <UART_RxISR_16BIT.part.0+0x6c>
 8002c48:	fffffedf 	.word	0xfffffedf

08002c4c <UART_RxISR_16BIT>:
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8002c4c:	0003      	movs	r3, r0
 8002c4e:	3388      	adds	r3, #136	; 0x88
 8002c50:	681a      	ldr	r2, [r3, #0]
{
 8002c52:	b510      	push	{r4, lr}
 8002c54:	6803      	ldr	r3, [r0, #0]
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8002c56:	2a22      	cmp	r2, #34	; 0x22
 8002c58:	d114      	bne.n	8002c84 <UART_RxISR_16BIT+0x38>
  uint16_t uhMask = huart->Mask;
 8002c5a:	0001      	movs	r1, r0
 8002c5c:	3160      	adds	r1, #96	; 0x60
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8002c5e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
    tmp = (uint16_t *) huart->pRxBuffPtr ;
    *tmp = (uint16_t)(uhdata & uhMask);
 8002c60:	8809      	ldrh	r1, [r1, #0]
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8002c62:	6d83      	ldr	r3, [r0, #88]	; 0x58
    *tmp = (uint16_t)(uhdata & uhMask);
 8002c64:	400a      	ands	r2, r1
 8002c66:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
    huart->RxXferCount--;
 8002c68:	0002      	movs	r2, r0
    huart->pRxBuffPtr += 2U;
 8002c6a:	3302      	adds	r3, #2
 8002c6c:	6583      	str	r3, [r0, #88]	; 0x58
    huart->RxXferCount--;
 8002c6e:	325e      	adds	r2, #94	; 0x5e
 8002c70:	8813      	ldrh	r3, [r2, #0]
 8002c72:	3b01      	subs	r3, #1
 8002c74:	b29b      	uxth	r3, r3
 8002c76:	8013      	strh	r3, [r2, #0]

    if (huart->RxXferCount == 0U)
 8002c78:	8813      	ldrh	r3, [r2, #0]
 8002c7a:	2b00      	cmp	r3, #0
 8002c7c:	d101      	bne.n	8002c82 <UART_RxISR_16BIT+0x36>
 8002c7e:	f7ff ffa9 	bl	8002bd4 <UART_RxISR_16BIT.part.0>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8002c82:	bd10      	pop	{r4, pc}
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8002c84:	2208      	movs	r2, #8
 8002c86:	6999      	ldr	r1, [r3, #24]
 8002c88:	430a      	orrs	r2, r1
 8002c8a:	619a      	str	r2, [r3, #24]
}
 8002c8c:	e7f9      	b.n	8002c82 <UART_RxISR_16BIT+0x36>

08002c8e <UART_RxISR_8BIT>:
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8002c8e:	0003      	movs	r3, r0
 8002c90:	3388      	adds	r3, #136	; 0x88
 8002c92:	681a      	ldr	r2, [r3, #0]
{
 8002c94:	b510      	push	{r4, lr}
 8002c96:	6803      	ldr	r3, [r0, #0]
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8002c98:	2a22      	cmp	r2, #34	; 0x22
 8002c9a:	d115      	bne.n	8002cc8 <UART_RxISR_8BIT+0x3a>
  uint16_t uhMask = huart->Mask;
 8002c9c:	0002      	movs	r2, r0
 8002c9e:	3260      	adds	r2, #96	; 0x60
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8002ca0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8002ca2:	8812      	ldrh	r2, [r2, #0]
 8002ca4:	4013      	ands	r3, r2
 8002ca6:	6d82      	ldr	r2, [r0, #88]	; 0x58
 8002ca8:	7013      	strb	r3, [r2, #0]
    huart->RxXferCount--;
 8002caa:	0002      	movs	r2, r0
    huart->pRxBuffPtr++;
 8002cac:	6d83      	ldr	r3, [r0, #88]	; 0x58
    huart->RxXferCount--;
 8002cae:	325e      	adds	r2, #94	; 0x5e
    huart->pRxBuffPtr++;
 8002cb0:	3301      	adds	r3, #1
 8002cb2:	6583      	str	r3, [r0, #88]	; 0x58
    huart->RxXferCount--;
 8002cb4:	8813      	ldrh	r3, [r2, #0]
 8002cb6:	3b01      	subs	r3, #1
 8002cb8:	b29b      	uxth	r3, r3
 8002cba:	8013      	strh	r3, [r2, #0]
    if (huart->RxXferCount == 0U)
 8002cbc:	8813      	ldrh	r3, [r2, #0]
 8002cbe:	2b00      	cmp	r3, #0
 8002cc0:	d101      	bne.n	8002cc6 <UART_RxISR_8BIT+0x38>
 8002cc2:	f7ff ff87 	bl	8002bd4 <UART_RxISR_16BIT.part.0>
}
 8002cc6:	bd10      	pop	{r4, pc}
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8002cc8:	2208      	movs	r2, #8
 8002cca:	6999      	ldr	r1, [r3, #24]
 8002ccc:	430a      	orrs	r2, r1
 8002cce:	619a      	str	r2, [r3, #24]
}
 8002cd0:	e7f9      	b.n	8002cc6 <UART_RxISR_8BIT+0x38>
	...

08002cd4 <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8002cd4:	b5f0      	push	{r4, r5, r6, r7, lr}
  uint16_t  uhMask = huart->Mask;
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8002cd6:	6803      	ldr	r3, [r0, #0]
{
 8002cd8:	b085      	sub	sp, #20
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8002cda:	69dd      	ldr	r5, [r3, #28]
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8002cdc:	681a      	ldr	r2, [r3, #0]
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8002cde:	689e      	ldr	r6, [r3, #8]
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8002ce0:	9202      	str	r2, [sp, #8]

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8002ce2:	0002      	movs	r2, r0
 8002ce4:	3288      	adds	r2, #136	; 0x88
 8002ce6:	6812      	ldr	r2, [r2, #0]
{
 8002ce8:	0004      	movs	r4, r0
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8002cea:	2a22      	cmp	r2, #34	; 0x22
 8002cec:	d000      	beq.n	8002cf0 <UART_RxISR_8BIT_FIFOEN+0x1c>
 8002cee:	e0b7      	b.n	8002e60 <UART_RxISR_8BIT_FIFOEN+0x18c>
  uint16_t  uhMask = huart->Mask;
 8002cf0:	0003      	movs	r3, r0
 8002cf2:	3360      	adds	r3, #96	; 0x60
 8002cf4:	881b      	ldrh	r3, [r3, #0]
 8002cf6:	9301      	str	r3, [sp, #4]
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8002cf8:	0003      	movs	r3, r0
 8002cfa:	3368      	adds	r3, #104	; 0x68
 8002cfc:	881b      	ldrh	r3, [r3, #0]
 8002cfe:	9303      	str	r3, [sp, #12]
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8002d00:	0022      	movs	r2, r4
 8002d02:	9b03      	ldr	r3, [sp, #12]
 8002d04:	325e      	adds	r2, #94	; 0x5e
 8002d06:	2b00      	cmp	r3, #0
 8002d08:	d002      	beq.n	8002d10 <UART_RxISR_8BIT_FIFOEN+0x3c>
 8002d0a:	2320      	movs	r3, #32
 8002d0c:	421d      	tst	r5, r3
 8002d0e:	d123      	bne.n	8002d58 <UART_RxISR_8BIT_FIFOEN+0x84>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8002d10:	8813      	ldrh	r3, [r2, #0]
 8002d12:	b29a      	uxth	r2, r3
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8002d14:	2b00      	cmp	r3, #0
 8002d16:	d01d      	beq.n	8002d54 <UART_RxISR_8BIT_FIFOEN+0x80>
 8002d18:	0023      	movs	r3, r4
 8002d1a:	3368      	adds	r3, #104	; 0x68
 8002d1c:	881b      	ldrh	r3, [r3, #0]
 8002d1e:	4293      	cmp	r3, r2
 8002d20:	d918      	bls.n	8002d54 <UART_RxISR_8BIT_FIFOEN+0x80>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002d22:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002d26:	2201      	movs	r2, #1
 8002d28:	f382 8810 	msr	PRIMASK, r2
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8002d2c:	6821      	ldr	r1, [r4, #0]
 8002d2e:	4d4f      	ldr	r5, [pc, #316]	; (8002e6c <UART_RxISR_8BIT_FIFOEN+0x198>)
 8002d30:	688b      	ldr	r3, [r1, #8]
 8002d32:	402b      	ands	r3, r5
 8002d34:	608b      	str	r3, [r1, #8]
 8002d36:	f380 8810 	msr	PRIMASK, r0

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 8002d3a:	4b4d      	ldr	r3, [pc, #308]	; (8002e70 <UART_RxISR_8BIT_FIFOEN+0x19c>)
 8002d3c:	6723      	str	r3, [r4, #112]	; 0x70
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002d3e:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002d42:	f382 8810 	msr	PRIMASK, r2

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8002d46:	2320      	movs	r3, #32
 8002d48:	6822      	ldr	r2, [r4, #0]
 8002d4a:	6810      	ldr	r0, [r2, #0]
 8002d4c:	4303      	orrs	r3, r0
 8002d4e:	6013      	str	r3, [r2, #0]
 8002d50:	f381 8810 	msr	PRIMASK, r1
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8002d54:	b005      	add	sp, #20
 8002d56:	bdf0      	pop	{r4, r5, r6, r7, pc}
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8002d58:	6823      	ldr	r3, [r4, #0]
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8002d5a:	9901      	ldr	r1, [sp, #4]
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8002d5c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8002d5e:	400b      	ands	r3, r1
 8002d60:	6da1      	ldr	r1, [r4, #88]	; 0x58
 8002d62:	700b      	strb	r3, [r1, #0]
      huart->pRxBuffPtr++;
 8002d64:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8002d66:	3301      	adds	r3, #1
 8002d68:	65a3      	str	r3, [r4, #88]	; 0x58
      huart->RxXferCount--;
 8002d6a:	8813      	ldrh	r3, [r2, #0]
 8002d6c:	3b01      	subs	r3, #1
 8002d6e:	b29b      	uxth	r3, r3
 8002d70:	8013      	strh	r3, [r2, #0]
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8002d72:	2307      	movs	r3, #7
      isrflags = READ_REG(huart->Instance->ISR);
 8002d74:	6822      	ldr	r2, [r4, #0]
 8002d76:	69d5      	ldr	r5, [r2, #28]
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8002d78:	421d      	tst	r5, r3
 8002d7a:	d02d      	beq.n	8002dd8 <UART_RxISR_8BIT_FIFOEN+0x104>
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8002d7c:	3b06      	subs	r3, #6
 8002d7e:	421d      	tst	r5, r3
 8002d80:	d008      	beq.n	8002d94 <UART_RxISR_8BIT_FIFOEN+0xc0>
 8002d82:	9902      	ldr	r1, [sp, #8]
 8002d84:	05c9      	lsls	r1, r1, #23
 8002d86:	d505      	bpl.n	8002d94 <UART_RxISR_8BIT_FIFOEN+0xc0>
          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8002d88:	0021      	movs	r1, r4
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8002d8a:	6213      	str	r3, [r2, #32]
          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8002d8c:	318c      	adds	r1, #140	; 0x8c
 8002d8e:	6808      	ldr	r0, [r1, #0]
 8002d90:	4303      	orrs	r3, r0
 8002d92:	600b      	str	r3, [r1, #0]
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8002d94:	2302      	movs	r3, #2
 8002d96:	421d      	tst	r5, r3
 8002d98:	d008      	beq.n	8002dac <UART_RxISR_8BIT_FIFOEN+0xd8>
 8002d9a:	07f1      	lsls	r1, r6, #31
 8002d9c:	d506      	bpl.n	8002dac <UART_RxISR_8BIT_FIFOEN+0xd8>
          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8002d9e:	0021      	movs	r1, r4
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8002da0:	6213      	str	r3, [r2, #32]
          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8002da2:	318c      	adds	r1, #140	; 0x8c
 8002da4:	6808      	ldr	r0, [r1, #0]
 8002da6:	18db      	adds	r3, r3, r3
 8002da8:	4303      	orrs	r3, r0
 8002daa:	600b      	str	r3, [r1, #0]
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8002dac:	2304      	movs	r3, #4
 8002dae:	421d      	tst	r5, r3
 8002db0:	d008      	beq.n	8002dc4 <UART_RxISR_8BIT_FIFOEN+0xf0>
 8002db2:	07f1      	lsls	r1, r6, #31
 8002db4:	d506      	bpl.n	8002dc4 <UART_RxISR_8BIT_FIFOEN+0xf0>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8002db6:	6213      	str	r3, [r2, #32]
          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8002db8:	0022      	movs	r2, r4
 8002dba:	328c      	adds	r2, #140	; 0x8c
 8002dbc:	6811      	ldr	r1, [r2, #0]
 8002dbe:	3b02      	subs	r3, #2
 8002dc0:	430b      	orrs	r3, r1
 8002dc2:	6013      	str	r3, [r2, #0]
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8002dc4:	0027      	movs	r7, r4
 8002dc6:	378c      	adds	r7, #140	; 0x8c
 8002dc8:	683b      	ldr	r3, [r7, #0]
 8002dca:	2b00      	cmp	r3, #0
 8002dcc:	d004      	beq.n	8002dd8 <UART_RxISR_8BIT_FIFOEN+0x104>
          HAL_UART_ErrorCallback(huart);
 8002dce:	0020      	movs	r0, r4
 8002dd0:	f7ff fd5e 	bl	8002890 <HAL_UART_ErrorCallback>
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002dd4:	2300      	movs	r3, #0
 8002dd6:	603b      	str	r3, [r7, #0]
      if (huart->RxXferCount == 0U)
 8002dd8:	0023      	movs	r3, r4
 8002dda:	335e      	adds	r3, #94	; 0x5e
 8002ddc:	881b      	ldrh	r3, [r3, #0]
 8002dde:	b29a      	uxth	r2, r3
 8002de0:	2b00      	cmp	r3, #0
 8002de2:	d000      	beq.n	8002de6 <UART_RxISR_8BIT_FIFOEN+0x112>
 8002de4:	e78c      	b.n	8002d00 <UART_RxISR_8BIT_FIFOEN+0x2c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002de6:	f3ef 8710 	mrs	r7, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002dea:	3301      	adds	r3, #1
 8002dec:	f383 8810 	msr	PRIMASK, r3
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8002df0:	6820      	ldr	r0, [r4, #0]
 8002df2:	6803      	ldr	r3, [r0, #0]
 8002df4:	0019      	movs	r1, r3
 8002df6:	4b1f      	ldr	r3, [pc, #124]	; (8002e74 <UART_RxISR_8BIT_FIFOEN+0x1a0>)
 8002df8:	4019      	ands	r1, r3
 8002dfa:	6001      	str	r1, [r0, #0]
 8002dfc:	f387 8810 	msr	PRIMASK, r7
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002e00:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002e04:	2301      	movs	r3, #1
 8002e06:	f383 8810 	msr	PRIMASK, r3
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8002e0a:	6821      	ldr	r1, [r4, #0]
 8002e0c:	4f1a      	ldr	r7, [pc, #104]	; (8002e78 <UART_RxISR_8BIT_FIFOEN+0x1a4>)
 8002e0e:	688b      	ldr	r3, [r1, #8]
 8002e10:	403b      	ands	r3, r7
 8002e12:	608b      	str	r3, [r1, #8]
 8002e14:	f380 8810 	msr	PRIMASK, r0
        huart->RxState = HAL_UART_STATE_READY;
 8002e18:	0023      	movs	r3, r4
 8002e1a:	2120      	movs	r1, #32
 8002e1c:	3388      	adds	r3, #136	; 0x88
 8002e1e:	6019      	str	r1, [r3, #0]
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002e20:	6ee3      	ldr	r3, [r4, #108]	; 0x6c
        huart->RxISR = NULL;
 8002e22:	6722      	str	r2, [r4, #112]	; 0x70
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002e24:	2b01      	cmp	r3, #1
 8002e26:	d117      	bne.n	8002e58 <UART_RxISR_8BIT_FIFOEN+0x184>
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002e28:	66e2      	str	r2, [r4, #108]	; 0x6c
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002e2a:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002e2e:	f383 8810 	msr	PRIMASK, r3
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002e32:	6821      	ldr	r1, [r4, #0]
 8002e34:	330f      	adds	r3, #15
 8002e36:	680a      	ldr	r2, [r1, #0]
 8002e38:	439a      	bics	r2, r3
 8002e3a:	600a      	str	r2, [r1, #0]
 8002e3c:	f380 8810 	msr	PRIMASK, r0
          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8002e40:	6822      	ldr	r2, [r4, #0]
 8002e42:	69d1      	ldr	r1, [r2, #28]
 8002e44:	4219      	tst	r1, r3
 8002e46:	d000      	beq.n	8002e4a <UART_RxISR_8BIT_FIFOEN+0x176>
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8002e48:	6213      	str	r3, [r2, #32]
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8002e4a:	0023      	movs	r3, r4
 8002e4c:	335c      	adds	r3, #92	; 0x5c
 8002e4e:	0020      	movs	r0, r4
 8002e50:	8819      	ldrh	r1, [r3, #0]
 8002e52:	f7ff fd29 	bl	80028a8 <HAL_UARTEx_RxEventCallback>
 8002e56:	e753      	b.n	8002d00 <UART_RxISR_8BIT_FIFOEN+0x2c>
          HAL_UART_RxCpltCallback(huart);
 8002e58:	0020      	movs	r0, r4
 8002e5a:	f001 fa79 	bl	8004350 <HAL_UART_RxCpltCallback>
 8002e5e:	e74f      	b.n	8002d00 <UART_RxISR_8BIT_FIFOEN+0x2c>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8002e60:	2208      	movs	r2, #8
 8002e62:	6999      	ldr	r1, [r3, #24]
 8002e64:	430a      	orrs	r2, r1
 8002e66:	619a      	str	r2, [r3, #24]
}
 8002e68:	e774      	b.n	8002d54 <UART_RxISR_8BIT_FIFOEN+0x80>
 8002e6a:	46c0      	nop			; (mov r8, r8)
 8002e6c:	efffffff 	.word	0xefffffff
 8002e70:	08002c8f 	.word	0x08002c8f
 8002e74:	fffffeff 	.word	0xfffffeff
 8002e78:	effffffe 	.word	0xeffffffe

08002e7c <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8002e7c:	b5f0      	push	{r4, r5, r6, r7, lr}
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8002e7e:	6803      	ldr	r3, [r0, #0]
{
 8002e80:	b085      	sub	sp, #20
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8002e82:	69dd      	ldr	r5, [r3, #28]
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8002e84:	681a      	ldr	r2, [r3, #0]
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8002e86:	689e      	ldr	r6, [r3, #8]
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8002e88:	9202      	str	r2, [sp, #8]

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8002e8a:	0002      	movs	r2, r0
 8002e8c:	3288      	adds	r2, #136	; 0x88
 8002e8e:	6812      	ldr	r2, [r2, #0]
{
 8002e90:	0004      	movs	r4, r0
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8002e92:	2a22      	cmp	r2, #34	; 0x22
 8002e94:	d000      	beq.n	8002e98 <UART_RxISR_16BIT_FIFOEN+0x1c>
 8002e96:	e0b5      	b.n	8003004 <UART_RxISR_16BIT_FIFOEN+0x188>
  uint16_t  uhMask = huart->Mask;
 8002e98:	0003      	movs	r3, r0
 8002e9a:	3360      	adds	r3, #96	; 0x60
 8002e9c:	881b      	ldrh	r3, [r3, #0]
 8002e9e:	9301      	str	r3, [sp, #4]
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8002ea0:	0003      	movs	r3, r0
 8002ea2:	3368      	adds	r3, #104	; 0x68
 8002ea4:	881b      	ldrh	r3, [r3, #0]
 8002ea6:	9303      	str	r3, [sp, #12]
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8002ea8:	0021      	movs	r1, r4
 8002eaa:	9b03      	ldr	r3, [sp, #12]
 8002eac:	315e      	adds	r1, #94	; 0x5e
 8002eae:	2b00      	cmp	r3, #0
 8002eb0:	d002      	beq.n	8002eb8 <UART_RxISR_16BIT_FIFOEN+0x3c>
 8002eb2:	2320      	movs	r3, #32
 8002eb4:	421d      	tst	r5, r3
 8002eb6:	d123      	bne.n	8002f00 <UART_RxISR_16BIT_FIFOEN+0x84>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8002eb8:	880b      	ldrh	r3, [r1, #0]
 8002eba:	b29a      	uxth	r2, r3
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8002ebc:	2b00      	cmp	r3, #0
 8002ebe:	d01d      	beq.n	8002efc <UART_RxISR_16BIT_FIFOEN+0x80>
 8002ec0:	0023      	movs	r3, r4
 8002ec2:	3368      	adds	r3, #104	; 0x68
 8002ec4:	881b      	ldrh	r3, [r3, #0]
 8002ec6:	4293      	cmp	r3, r2
 8002ec8:	d918      	bls.n	8002efc <UART_RxISR_16BIT_FIFOEN+0x80>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002eca:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002ece:	2201      	movs	r2, #1
 8002ed0:	f382 8810 	msr	PRIMASK, r2
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8002ed4:	6821      	ldr	r1, [r4, #0]
 8002ed6:	4d4e      	ldr	r5, [pc, #312]	; (8003010 <UART_RxISR_16BIT_FIFOEN+0x194>)
 8002ed8:	688b      	ldr	r3, [r1, #8]
 8002eda:	402b      	ands	r3, r5
 8002edc:	608b      	str	r3, [r1, #8]
 8002ede:	f380 8810 	msr	PRIMASK, r0

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 8002ee2:	4b4c      	ldr	r3, [pc, #304]	; (8003014 <UART_RxISR_16BIT_FIFOEN+0x198>)
 8002ee4:	6723      	str	r3, [r4, #112]	; 0x70
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002ee6:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002eea:	f382 8810 	msr	PRIMASK, r2

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8002eee:	2320      	movs	r3, #32
 8002ef0:	6822      	ldr	r2, [r4, #0]
 8002ef2:	6810      	ldr	r0, [r2, #0]
 8002ef4:	4303      	orrs	r3, r0
 8002ef6:	6013      	str	r3, [r2, #0]
 8002ef8:	f381 8810 	msr	PRIMASK, r1
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8002efc:	b005      	add	sp, #20
 8002efe:	bdf0      	pop	{r4, r5, r6, r7, pc}
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8002f00:	6823      	ldr	r3, [r4, #0]
      *tmp = (uint16_t)(uhdata & uhMask);
 8002f02:	9d01      	ldr	r5, [sp, #4]
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8002f04:	6a58      	ldr	r0, [r3, #36]	; 0x24
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 8002f06:	6da2      	ldr	r2, [r4, #88]	; 0x58
      *tmp = (uint16_t)(uhdata & uhMask);
 8002f08:	4028      	ands	r0, r5
 8002f0a:	8010      	strh	r0, [r2, #0]
      huart->pRxBuffPtr += 2U;
 8002f0c:	3202      	adds	r2, #2
 8002f0e:	65a2      	str	r2, [r4, #88]	; 0x58
      huart->RxXferCount--;
 8002f10:	880a      	ldrh	r2, [r1, #0]
 8002f12:	3a01      	subs	r2, #1
 8002f14:	b292      	uxth	r2, r2
 8002f16:	800a      	strh	r2, [r1, #0]
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8002f18:	2207      	movs	r2, #7
      isrflags = READ_REG(huart->Instance->ISR);
 8002f1a:	69dd      	ldr	r5, [r3, #28]
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8002f1c:	4215      	tst	r5, r2
 8002f1e:	d02d      	beq.n	8002f7c <UART_RxISR_16BIT_FIFOEN+0x100>
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8002f20:	3a06      	subs	r2, #6
 8002f22:	4215      	tst	r5, r2
 8002f24:	d008      	beq.n	8002f38 <UART_RxISR_16BIT_FIFOEN+0xbc>
 8002f26:	9902      	ldr	r1, [sp, #8]
 8002f28:	05c9      	lsls	r1, r1, #23
 8002f2a:	d505      	bpl.n	8002f38 <UART_RxISR_16BIT_FIFOEN+0xbc>
          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8002f2c:	0021      	movs	r1, r4
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8002f2e:	621a      	str	r2, [r3, #32]
          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8002f30:	318c      	adds	r1, #140	; 0x8c
 8002f32:	6808      	ldr	r0, [r1, #0]
 8002f34:	4302      	orrs	r2, r0
 8002f36:	600a      	str	r2, [r1, #0]
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8002f38:	2202      	movs	r2, #2
 8002f3a:	4215      	tst	r5, r2
 8002f3c:	d008      	beq.n	8002f50 <UART_RxISR_16BIT_FIFOEN+0xd4>
 8002f3e:	07f1      	lsls	r1, r6, #31
 8002f40:	d506      	bpl.n	8002f50 <UART_RxISR_16BIT_FIFOEN+0xd4>
          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8002f42:	0021      	movs	r1, r4
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8002f44:	621a      	str	r2, [r3, #32]
          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8002f46:	318c      	adds	r1, #140	; 0x8c
 8002f48:	6808      	ldr	r0, [r1, #0]
 8002f4a:	1892      	adds	r2, r2, r2
 8002f4c:	4302      	orrs	r2, r0
 8002f4e:	600a      	str	r2, [r1, #0]
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8002f50:	2204      	movs	r2, #4
 8002f52:	4215      	tst	r5, r2
 8002f54:	d008      	beq.n	8002f68 <UART_RxISR_16BIT_FIFOEN+0xec>
 8002f56:	07f1      	lsls	r1, r6, #31
 8002f58:	d506      	bpl.n	8002f68 <UART_RxISR_16BIT_FIFOEN+0xec>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8002f5a:	621a      	str	r2, [r3, #32]
          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8002f5c:	0022      	movs	r2, r4
 8002f5e:	2302      	movs	r3, #2
 8002f60:	328c      	adds	r2, #140	; 0x8c
 8002f62:	6811      	ldr	r1, [r2, #0]
 8002f64:	430b      	orrs	r3, r1
 8002f66:	6013      	str	r3, [r2, #0]
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8002f68:	0027      	movs	r7, r4
 8002f6a:	378c      	adds	r7, #140	; 0x8c
 8002f6c:	683b      	ldr	r3, [r7, #0]
 8002f6e:	2b00      	cmp	r3, #0
 8002f70:	d004      	beq.n	8002f7c <UART_RxISR_16BIT_FIFOEN+0x100>
          HAL_UART_ErrorCallback(huart);
 8002f72:	0020      	movs	r0, r4
 8002f74:	f7ff fc8c 	bl	8002890 <HAL_UART_ErrorCallback>
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002f78:	2300      	movs	r3, #0
 8002f7a:	603b      	str	r3, [r7, #0]
      if (huart->RxXferCount == 0U)
 8002f7c:	0023      	movs	r3, r4
 8002f7e:	335e      	adds	r3, #94	; 0x5e
 8002f80:	881b      	ldrh	r3, [r3, #0]
 8002f82:	b29a      	uxth	r2, r3
 8002f84:	2b00      	cmp	r3, #0
 8002f86:	d000      	beq.n	8002f8a <UART_RxISR_16BIT_FIFOEN+0x10e>
 8002f88:	e78e      	b.n	8002ea8 <UART_RxISR_16BIT_FIFOEN+0x2c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002f8a:	f3ef 8710 	mrs	r7, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002f8e:	3301      	adds	r3, #1
 8002f90:	f383 8810 	msr	PRIMASK, r3
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8002f94:	6820      	ldr	r0, [r4, #0]
 8002f96:	6803      	ldr	r3, [r0, #0]
 8002f98:	0019      	movs	r1, r3
 8002f9a:	4b1f      	ldr	r3, [pc, #124]	; (8003018 <UART_RxISR_16BIT_FIFOEN+0x19c>)
 8002f9c:	4019      	ands	r1, r3
 8002f9e:	6001      	str	r1, [r0, #0]
 8002fa0:	f387 8810 	msr	PRIMASK, r7
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002fa4:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002fa8:	2301      	movs	r3, #1
 8002faa:	f383 8810 	msr	PRIMASK, r3
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8002fae:	6821      	ldr	r1, [r4, #0]
 8002fb0:	4f1a      	ldr	r7, [pc, #104]	; (800301c <UART_RxISR_16BIT_FIFOEN+0x1a0>)
 8002fb2:	688b      	ldr	r3, [r1, #8]
 8002fb4:	403b      	ands	r3, r7
 8002fb6:	608b      	str	r3, [r1, #8]
 8002fb8:	f380 8810 	msr	PRIMASK, r0
        huart->RxState = HAL_UART_STATE_READY;
 8002fbc:	0023      	movs	r3, r4
 8002fbe:	2120      	movs	r1, #32
 8002fc0:	3388      	adds	r3, #136	; 0x88
 8002fc2:	6019      	str	r1, [r3, #0]
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002fc4:	6ee3      	ldr	r3, [r4, #108]	; 0x6c
        huart->RxISR = NULL;
 8002fc6:	6722      	str	r2, [r4, #112]	; 0x70
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002fc8:	2b01      	cmp	r3, #1
 8002fca:	d117      	bne.n	8002ffc <UART_RxISR_16BIT_FIFOEN+0x180>
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002fcc:	66e2      	str	r2, [r4, #108]	; 0x6c
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002fce:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002fd2:	f383 8810 	msr	PRIMASK, r3
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002fd6:	6821      	ldr	r1, [r4, #0]
 8002fd8:	330f      	adds	r3, #15
 8002fda:	680a      	ldr	r2, [r1, #0]
 8002fdc:	439a      	bics	r2, r3
 8002fde:	600a      	str	r2, [r1, #0]
 8002fe0:	f380 8810 	msr	PRIMASK, r0
          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8002fe4:	6822      	ldr	r2, [r4, #0]
 8002fe6:	69d1      	ldr	r1, [r2, #28]
 8002fe8:	4219      	tst	r1, r3
 8002fea:	d000      	beq.n	8002fee <UART_RxISR_16BIT_FIFOEN+0x172>
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8002fec:	6213      	str	r3, [r2, #32]
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8002fee:	0023      	movs	r3, r4
 8002ff0:	335c      	adds	r3, #92	; 0x5c
 8002ff2:	0020      	movs	r0, r4
 8002ff4:	8819      	ldrh	r1, [r3, #0]
 8002ff6:	f7ff fc57 	bl	80028a8 <HAL_UARTEx_RxEventCallback>
 8002ffa:	e755      	b.n	8002ea8 <UART_RxISR_16BIT_FIFOEN+0x2c>
          HAL_UART_RxCpltCallback(huart);
 8002ffc:	0020      	movs	r0, r4
 8002ffe:	f001 f9a7 	bl	8004350 <HAL_UART_RxCpltCallback>
 8003002:	e751      	b.n	8002ea8 <UART_RxISR_16BIT_FIFOEN+0x2c>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8003004:	2208      	movs	r2, #8
 8003006:	6999      	ldr	r1, [r3, #24]
 8003008:	430a      	orrs	r2, r1
 800300a:	619a      	str	r2, [r3, #24]
}
 800300c:	e776      	b.n	8002efc <UART_RxISR_16BIT_FIFOEN+0x80>
 800300e:	46c0      	nop			; (mov r8, r8)
 8003010:	efffffff 	.word	0xefffffff
 8003014:	08002c4d 	.word	0x08002c4d
 8003018:	fffffeff 	.word	0xfffffeff
 800301c:	effffffe 	.word	0xeffffffe

08003020 <HAL_UART_GetState>:
  temp1 = huart->gState;
 8003020:	0003      	movs	r3, r0
  temp2 = huart->RxState;
 8003022:	3088      	adds	r0, #136	; 0x88
  temp1 = huart->gState;
 8003024:	3308      	adds	r3, #8
 8003026:	6fda      	ldr	r2, [r3, #124]	; 0x7c
  temp2 = huart->RxState;
 8003028:	6800      	ldr	r0, [r0, #0]
  return (HAL_UART_StateTypeDef)(temp1 | temp2);
 800302a:	4310      	orrs	r0, r2
}
 800302c:	4770      	bx	lr
	...

08003030 <UART_SetConfig>:
{
 8003030:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003032:	0004      	movs	r4, r0
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003034:	6925      	ldr	r5, [r4, #16]
 8003036:	68a1      	ldr	r1, [r4, #8]
  if (UART_INSTANCE_LOWPOWER(huart))
 8003038:	6802      	ldr	r2, [r0, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800303a:	4329      	orrs	r1, r5
 800303c:	6965      	ldr	r5, [r4, #20]
 800303e:	69c3      	ldr	r3, [r0, #28]
 8003040:	4329      	orrs	r1, r5
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003042:	6810      	ldr	r0, [r2, #0]
 8003044:	4d70      	ldr	r5, [pc, #448]	; (8003208 <UART_SetConfig+0x1d8>)
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003046:	4319      	orrs	r1, r3
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003048:	4028      	ands	r0, r5
 800304a:	4301      	orrs	r1, r0
 800304c:	6011      	str	r1, [r2, #0]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800304e:	6851      	ldr	r1, [r2, #4]
 8003050:	486e      	ldr	r0, [pc, #440]	; (800320c <UART_SetConfig+0x1dc>)
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8003052:	69a5      	ldr	r5, [r4, #24]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003054:	4001      	ands	r1, r0
 8003056:	68e0      	ldr	r0, [r4, #12]
 8003058:	4301      	orrs	r1, r0
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800305a:	486d      	ldr	r0, [pc, #436]	; (8003210 <UART_SetConfig+0x1e0>)
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800305c:	6051      	str	r1, [r2, #4]
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800305e:	4282      	cmp	r2, r0
 8003060:	d001      	beq.n	8003066 <UART_SetConfig+0x36>
    tmpreg |= huart->Init.OneBitSampling;
 8003062:	6a21      	ldr	r1, [r4, #32]
 8003064:	430d      	orrs	r5, r1
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003066:	6891      	ldr	r1, [r2, #8]
 8003068:	4e6a      	ldr	r6, [pc, #424]	; (8003214 <UART_SetConfig+0x1e4>)
 800306a:	4031      	ands	r1, r6
 800306c:	4329      	orrs	r1, r5
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800306e:	250f      	movs	r5, #15
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003070:	6091      	str	r1, [r2, #8]
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8003072:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8003074:	43a9      	bics	r1, r5
 8003076:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8003078:	4329      	orrs	r1, r5
 800307a:	62d1      	str	r1, [r2, #44]	; 0x2c
  UART_GETCLOCKSOURCE(huart, clocksource);
 800307c:	4966      	ldr	r1, [pc, #408]	; (8003218 <UART_SetConfig+0x1e8>)
 800307e:	428a      	cmp	r2, r1
 8003080:	d116      	bne.n	80030b0 <UART_SetConfig+0x80>
 8003082:	2103      	movs	r1, #3
 8003084:	4a65      	ldr	r2, [pc, #404]	; (800321c <UART_SetConfig+0x1ec>)
 8003086:	6d52      	ldr	r2, [r2, #84]	; 0x54
 8003088:	400a      	ands	r2, r1
 800308a:	2180      	movs	r1, #128	; 0x80
 800308c:	3a01      	subs	r2, #1
 800308e:	0209      	lsls	r1, r1, #8
 8003090:	2a02      	cmp	r2, #2
 8003092:	d900      	bls.n	8003096 <UART_SetConfig+0x66>
 8003094:	e08a      	b.n	80031ac <UART_SetConfig+0x17c>
 8003096:	4862      	ldr	r0, [pc, #392]	; (8003220 <UART_SetConfig+0x1f0>)
 8003098:	5c80      	ldrb	r0, [r0, r2]
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800309a:	428b      	cmp	r3, r1
 800309c:	d060      	beq.n	8003160 <UART_SetConfig+0x130>
    switch (clocksource)
 800309e:	2808      	cmp	r0, #8
 80030a0:	d81c      	bhi.n	80030dc <UART_SetConfig+0xac>
 80030a2:	f7fd f83b 	bl	800011c <__gnu_thumb1_case_uqi>
 80030a6:	1bab      	.short	0x1bab
 80030a8:	1b7e1b81 	.word	0x1b7e1b81
 80030ac:	1b1b      	.short	0x1b1b
 80030ae:	6b          	.byte	0x6b
 80030af:	00          	.byte	0x00
  UART_GETCLOCKSOURCE(huart, clocksource);
 80030b0:	495c      	ldr	r1, [pc, #368]	; (8003224 <UART_SetConfig+0x1f4>)
 80030b2:	428a      	cmp	r2, r1
 80030b4:	d100      	bne.n	80030b8 <UART_SetConfig+0x88>
 80030b6:	e09d      	b.n	80031f4 <UART_SetConfig+0x1c4>
 80030b8:	4282      	cmp	r2, r0
 80030ba:	d10f      	bne.n	80030dc <UART_SetConfig+0xac>
 80030bc:	22c0      	movs	r2, #192	; 0xc0
 80030be:	2180      	movs	r1, #128	; 0x80
 80030c0:	4b56      	ldr	r3, [pc, #344]	; (800321c <UART_SetConfig+0x1ec>)
 80030c2:	0112      	lsls	r2, r2, #4
 80030c4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80030c6:	0109      	lsls	r1, r1, #4
 80030c8:	4013      	ands	r3, r2
 80030ca:	428b      	cmp	r3, r1
 80030cc:	d01b      	beq.n	8003106 <UART_SetConfig+0xd6>
 80030ce:	d807      	bhi.n	80030e0 <UART_SetConfig+0xb0>
 80030d0:	2b00      	cmp	r3, #0
 80030d2:	d00a      	beq.n	80030ea <UART_SetConfig+0xba>
 80030d4:	2280      	movs	r2, #128	; 0x80
 80030d6:	00d2      	lsls	r2, r2, #3
 80030d8:	4293      	cmp	r3, r2
 80030da:	d011      	beq.n	8003100 <UART_SetConfig+0xd0>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80030dc:	2001      	movs	r0, #1
 80030de:	e009      	b.n	80030f4 <UART_SetConfig+0xc4>
  UART_GETCLOCKSOURCE(huart, clocksource);
 80030e0:	4293      	cmp	r3, r2
 80030e2:	d1fb      	bne.n	80030dc <UART_SetConfig+0xac>
 80030e4:	2680      	movs	r6, #128	; 0x80
 80030e6:	0236      	lsls	r6, r6, #8
 80030e8:	e00e      	b.n	8003108 <UART_SetConfig+0xd8>
        pclk = HAL_RCC_GetPCLK1Freq();
 80030ea:	f7ff f815 	bl	8002118 <HAL_RCC_GetPCLK1Freq>
        pclk = HAL_RCC_GetSysClockFreq();
 80030ee:	1e06      	subs	r6, r0, #0
    if (pclk != 0U)
 80030f0:	d10a      	bne.n	8003108 <UART_SetConfig+0xd8>
 80030f2:	2000      	movs	r0, #0
  huart->NbRxDataToProcess = 1;
 80030f4:	4b4c      	ldr	r3, [pc, #304]	; (8003228 <UART_SetConfig+0x1f8>)
 80030f6:	66a3      	str	r3, [r4, #104]	; 0x68
  huart->RxISR = NULL;
 80030f8:	2300      	movs	r3, #0
 80030fa:	6723      	str	r3, [r4, #112]	; 0x70
  huart->TxISR = NULL;
 80030fc:	6763      	str	r3, [r4, #116]	; 0x74
}
 80030fe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        pclk = HAL_RCC_GetSysClockFreq();
 8003100:	f7fe ff18 	bl	8001f34 <HAL_RCC_GetSysClockFreq>
 8003104:	e7f3      	b.n	80030ee <UART_SetConfig+0xbe>
        pclk = (uint32_t) HSI_VALUE;
 8003106:	4e49      	ldr	r6, [pc, #292]	; (800322c <UART_SetConfig+0x1fc>)
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8003108:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800310a:	4a49      	ldr	r2, [pc, #292]	; (8003230 <UART_SetConfig+0x200>)
 800310c:	005b      	lsls	r3, r3, #1
 800310e:	5a9f      	ldrh	r7, [r3, r2]
 8003110:	0030      	movs	r0, r6
 8003112:	0039      	movs	r1, r7
 8003114:	f7fd f820 	bl	8000158 <__udivsi3>
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8003118:	2303      	movs	r3, #3
 800311a:	6865      	ldr	r5, [r4, #4]
 800311c:	436b      	muls	r3, r5
 800311e:	4283      	cmp	r3, r0
 8003120:	d8dc      	bhi.n	80030dc <UART_SetConfig+0xac>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8003122:	032b      	lsls	r3, r5, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8003124:	4283      	cmp	r3, r0
 8003126:	d3d9      	bcc.n	80030dc <UART_SetConfig+0xac>
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8003128:	2300      	movs	r3, #0
 800312a:	003a      	movs	r2, r7
 800312c:	0030      	movs	r0, r6
 800312e:	0019      	movs	r1, r3
 8003130:	f7fd f988 	bl	8000444 <__aeabi_uldivmod>
 8003134:	2700      	movs	r7, #0
 8003136:	0e06      	lsrs	r6, r0, #24
 8003138:	020b      	lsls	r3, r1, #8
 800313a:	4333      	orrs	r3, r6
 800313c:	0202      	lsls	r2, r0, #8
 800313e:	086e      	lsrs	r6, r5, #1
 8003140:	1992      	adds	r2, r2, r6
 8003142:	417b      	adcs	r3, r7
 8003144:	0010      	movs	r0, r2
 8003146:	0019      	movs	r1, r3
 8003148:	002a      	movs	r2, r5
 800314a:	003b      	movs	r3, r7
 800314c:	f7fd f97a 	bl	8000444 <__aeabi_uldivmod>
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8003150:	4b38      	ldr	r3, [pc, #224]	; (8003234 <UART_SetConfig+0x204>)
 8003152:	18c2      	adds	r2, r0, r3
 8003154:	4b38      	ldr	r3, [pc, #224]	; (8003238 <UART_SetConfig+0x208>)
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003156:	429a      	cmp	r2, r3
 8003158:	d8c0      	bhi.n	80030dc <UART_SetConfig+0xac>
        huart->Instance->BRR = usartdiv;
 800315a:	6823      	ldr	r3, [r4, #0]
 800315c:	60d8      	str	r0, [r3, #12]
 800315e:	e7c8      	b.n	80030f2 <UART_SetConfig+0xc2>
    switch (clocksource)
 8003160:	2808      	cmp	r0, #8
 8003162:	d8bb      	bhi.n	80030dc <UART_SetConfig+0xac>
 8003164:	f7fc ffd0 	bl	8000108 <__gnu_thumb1_case_sqi>
 8003168:	ba08ba24 	.word	0xba08ba24
 800316c:	bababa05 	.word	0xbababa05
 8003170:	28          	.byte	0x28
 8003171:	00          	.byte	0x00
        pclk = HAL_RCC_GetSysClockFreq();
 8003172:	f7fe fedf 	bl	8001f34 <HAL_RCC_GetSysClockFreq>
 8003176:	e01d      	b.n	80031b4 <UART_SetConfig+0x184>
        pclk = (uint32_t) HSI_VALUE;
 8003178:	4b2c      	ldr	r3, [pc, #176]	; (800322c <UART_SetConfig+0x1fc>)
 800317a:	e01d      	b.n	80031b8 <UART_SetConfig+0x188>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800317c:	2080      	movs	r0, #128	; 0x80
 800317e:	0200      	lsls	r0, r0, #8
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8003180:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8003182:	4a2b      	ldr	r2, [pc, #172]	; (8003230 <UART_SetConfig+0x200>)
 8003184:	005b      	lsls	r3, r3, #1
 8003186:	5a99      	ldrh	r1, [r3, r2]
 8003188:	f7fc ffe6 	bl	8000158 <__udivsi3>
 800318c:	6865      	ldr	r5, [r4, #4]
 800318e:	086b      	lsrs	r3, r5, #1
 8003190:	18c0      	adds	r0, r0, r3
 8003192:	0029      	movs	r1, r5
 8003194:	f7fc ffe0 	bl	8000158 <__udivsi3>
 8003198:	b280      	uxth	r0, r0
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800319a:	0002      	movs	r2, r0
 800319c:	4b27      	ldr	r3, [pc, #156]	; (800323c <UART_SetConfig+0x20c>)
 800319e:	3a10      	subs	r2, #16
 80031a0:	e7d9      	b.n	8003156 <UART_SetConfig+0x126>
        pclk = HAL_RCC_GetSysClockFreq();
 80031a2:	f7fe fec7 	bl	8001f34 <HAL_RCC_GetSysClockFreq>
        break;
 80031a6:	e02b      	b.n	8003200 <UART_SetConfig+0x1d0>
        pclk = (uint32_t) HSI_VALUE;
 80031a8:	4820      	ldr	r0, [pc, #128]	; (800322c <UART_SetConfig+0x1fc>)
 80031aa:	e7e9      	b.n	8003180 <UART_SetConfig+0x150>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80031ac:	428b      	cmp	r3, r1
 80031ae:	d125      	bne.n	80031fc <UART_SetConfig+0x1cc>
        pclk = HAL_RCC_GetPCLK1Freq();
 80031b0:	f7fe ffb2 	bl	8002118 <HAL_RCC_GetPCLK1Freq>
        pclk = HAL_RCC_GetSysClockFreq();
 80031b4:	1e03      	subs	r3, r0, #0
    if (pclk != 0U)
 80031b6:	d09c      	beq.n	80030f2 <UART_SetConfig+0xc2>
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80031b8:	6a62      	ldr	r2, [r4, #36]	; 0x24
 80031ba:	491d      	ldr	r1, [pc, #116]	; (8003230 <UART_SetConfig+0x200>)
 80031bc:	0052      	lsls	r2, r2, #1
 80031be:	5a51      	ldrh	r1, [r2, r1]
 80031c0:	0018      	movs	r0, r3
 80031c2:	f7fc ffc9 	bl	8000158 <__udivsi3>
 80031c6:	6865      	ldr	r5, [r4, #4]
 80031c8:	0040      	lsls	r0, r0, #1
 80031ca:	086b      	lsrs	r3, r5, #1
 80031cc:	0029      	movs	r1, r5
 80031ce:	18c0      	adds	r0, r0, r3
 80031d0:	f7fc ffc2 	bl	8000158 <__udivsi3>
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80031d4:	4919      	ldr	r1, [pc, #100]	; (800323c <UART_SetConfig+0x20c>)
 80031d6:	b282      	uxth	r2, r0
 80031d8:	3a10      	subs	r2, #16
 80031da:	0403      	lsls	r3, r0, #16
 80031dc:	428a      	cmp	r2, r1
 80031de:	d900      	bls.n	80031e2 <UART_SetConfig+0x1b2>
 80031e0:	e77c      	b.n	80030dc <UART_SetConfig+0xac>
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80031e2:	220f      	movs	r2, #15
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80031e4:	031b      	lsls	r3, r3, #12
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80031e6:	4390      	bics	r0, r2
 80031e8:	b280      	uxth	r0, r0
        huart->Instance->BRR = brrtemp;
 80031ea:	6822      	ldr	r2, [r4, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80031ec:	0f5b      	lsrs	r3, r3, #29
        huart->Instance->BRR = brrtemp;
 80031ee:	4318      	orrs	r0, r3
 80031f0:	60d0      	str	r0, [r2, #12]
 80031f2:	e77e      	b.n	80030f2 <UART_SetConfig+0xc2>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80031f4:	2280      	movs	r2, #128	; 0x80
 80031f6:	0212      	lsls	r2, r2, #8
 80031f8:	4293      	cmp	r3, r2
 80031fa:	d0d9      	beq.n	80031b0 <UART_SetConfig+0x180>
        pclk = HAL_RCC_GetPCLK1Freq();
 80031fc:	f7fe ff8c 	bl	8002118 <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 8003200:	2800      	cmp	r0, #0
 8003202:	d100      	bne.n	8003206 <UART_SetConfig+0x1d6>
 8003204:	e775      	b.n	80030f2 <UART_SetConfig+0xc2>
 8003206:	e7bb      	b.n	8003180 <UART_SetConfig+0x150>
 8003208:	cfff69f3 	.word	0xcfff69f3
 800320c:	ffffcfff 	.word	0xffffcfff
 8003210:	40008000 	.word	0x40008000
 8003214:	11fff4ff 	.word	0x11fff4ff
 8003218:	40013800 	.word	0x40013800
 800321c:	40021000 	.word	0x40021000
 8003220:	08006160 	.word	0x08006160
 8003224:	40004400 	.word	0x40004400
 8003228:	00010001 	.word	0x00010001
 800322c:	00f42400 	.word	0x00f42400
 8003230:	08006164 	.word	0x08006164
 8003234:	fffffd00 	.word	0xfffffd00
 8003238:	000ffcff 	.word	0x000ffcff
 800323c:	0000ffef 	.word	0x0000ffef

08003240 <UART_AdvFeatureConfig>:
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003240:	6a83      	ldr	r3, [r0, #40]	; 0x28
{
 8003242:	b530      	push	{r4, r5, lr}
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003244:	07da      	lsls	r2, r3, #31
 8003246:	d506      	bpl.n	8003256 <UART_AdvFeatureConfig+0x16>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8003248:	6801      	ldr	r1, [r0, #0]
 800324a:	4c28      	ldr	r4, [pc, #160]	; (80032ec <UART_AdvFeatureConfig+0xac>)
 800324c:	684a      	ldr	r2, [r1, #4]
 800324e:	4022      	ands	r2, r4
 8003250:	6ac4      	ldr	r4, [r0, #44]	; 0x2c
 8003252:	4322      	orrs	r2, r4
 8003254:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8003256:	079a      	lsls	r2, r3, #30
 8003258:	d506      	bpl.n	8003268 <UART_AdvFeatureConfig+0x28>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800325a:	6801      	ldr	r1, [r0, #0]
 800325c:	4c24      	ldr	r4, [pc, #144]	; (80032f0 <UART_AdvFeatureConfig+0xb0>)
 800325e:	684a      	ldr	r2, [r1, #4]
 8003260:	4022      	ands	r2, r4
 8003262:	6b04      	ldr	r4, [r0, #48]	; 0x30
 8003264:	4322      	orrs	r2, r4
 8003266:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8003268:	075a      	lsls	r2, r3, #29
 800326a:	d506      	bpl.n	800327a <UART_AdvFeatureConfig+0x3a>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800326c:	6801      	ldr	r1, [r0, #0]
 800326e:	4c21      	ldr	r4, [pc, #132]	; (80032f4 <UART_AdvFeatureConfig+0xb4>)
 8003270:	684a      	ldr	r2, [r1, #4]
 8003272:	4022      	ands	r2, r4
 8003274:	6b44      	ldr	r4, [r0, #52]	; 0x34
 8003276:	4322      	orrs	r2, r4
 8003278:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800327a:	071a      	lsls	r2, r3, #28
 800327c:	d506      	bpl.n	800328c <UART_AdvFeatureConfig+0x4c>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800327e:	6801      	ldr	r1, [r0, #0]
 8003280:	4c1d      	ldr	r4, [pc, #116]	; (80032f8 <UART_AdvFeatureConfig+0xb8>)
 8003282:	684a      	ldr	r2, [r1, #4]
 8003284:	4022      	ands	r2, r4
 8003286:	6b84      	ldr	r4, [r0, #56]	; 0x38
 8003288:	4322      	orrs	r2, r4
 800328a:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800328c:	06da      	lsls	r2, r3, #27
 800328e:	d506      	bpl.n	800329e <UART_AdvFeatureConfig+0x5e>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8003290:	6801      	ldr	r1, [r0, #0]
 8003292:	4c1a      	ldr	r4, [pc, #104]	; (80032fc <UART_AdvFeatureConfig+0xbc>)
 8003294:	688a      	ldr	r2, [r1, #8]
 8003296:	4022      	ands	r2, r4
 8003298:	6bc4      	ldr	r4, [r0, #60]	; 0x3c
 800329a:	4322      	orrs	r2, r4
 800329c:	608a      	str	r2, [r1, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800329e:	069a      	lsls	r2, r3, #26
 80032a0:	d506      	bpl.n	80032b0 <UART_AdvFeatureConfig+0x70>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80032a2:	6801      	ldr	r1, [r0, #0]
 80032a4:	4c16      	ldr	r4, [pc, #88]	; (8003300 <UART_AdvFeatureConfig+0xc0>)
 80032a6:	688a      	ldr	r2, [r1, #8]
 80032a8:	4022      	ands	r2, r4
 80032aa:	6c04      	ldr	r4, [r0, #64]	; 0x40
 80032ac:	4322      	orrs	r2, r4
 80032ae:	608a      	str	r2, [r1, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80032b0:	065a      	lsls	r2, r3, #25
 80032b2:	d510      	bpl.n	80032d6 <UART_AdvFeatureConfig+0x96>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80032b4:	6801      	ldr	r1, [r0, #0]
 80032b6:	4d13      	ldr	r5, [pc, #76]	; (8003304 <UART_AdvFeatureConfig+0xc4>)
 80032b8:	684a      	ldr	r2, [r1, #4]
 80032ba:	6c44      	ldr	r4, [r0, #68]	; 0x44
 80032bc:	402a      	ands	r2, r5
 80032be:	4322      	orrs	r2, r4
 80032c0:	604a      	str	r2, [r1, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80032c2:	2280      	movs	r2, #128	; 0x80
 80032c4:	0352      	lsls	r2, r2, #13
 80032c6:	4294      	cmp	r4, r2
 80032c8:	d105      	bne.n	80032d6 <UART_AdvFeatureConfig+0x96>
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80032ca:	684a      	ldr	r2, [r1, #4]
 80032cc:	4c0e      	ldr	r4, [pc, #56]	; (8003308 <UART_AdvFeatureConfig+0xc8>)
 80032ce:	4022      	ands	r2, r4
 80032d0:	6c84      	ldr	r4, [r0, #72]	; 0x48
 80032d2:	4322      	orrs	r2, r4
 80032d4:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80032d6:	061b      	lsls	r3, r3, #24
 80032d8:	d506      	bpl.n	80032e8 <UART_AdvFeatureConfig+0xa8>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80032da:	6802      	ldr	r2, [r0, #0]
 80032dc:	490b      	ldr	r1, [pc, #44]	; (800330c <UART_AdvFeatureConfig+0xcc>)
 80032de:	6853      	ldr	r3, [r2, #4]
 80032e0:	400b      	ands	r3, r1
 80032e2:	6cc1      	ldr	r1, [r0, #76]	; 0x4c
 80032e4:	430b      	orrs	r3, r1
 80032e6:	6053      	str	r3, [r2, #4]
}
 80032e8:	bd30      	pop	{r4, r5, pc}
 80032ea:	46c0      	nop			; (mov r8, r8)
 80032ec:	fffdffff 	.word	0xfffdffff
 80032f0:	fffeffff 	.word	0xfffeffff
 80032f4:	fffbffff 	.word	0xfffbffff
 80032f8:	ffff7fff 	.word	0xffff7fff
 80032fc:	ffffefff 	.word	0xffffefff
 8003300:	ffffdfff 	.word	0xffffdfff
 8003304:	ffefffff 	.word	0xffefffff
 8003308:	ff9fffff 	.word	0xff9fffff
 800330c:	fff7ffff 	.word	0xfff7ffff

08003310 <UART_WaitOnFlagUntilTimeout>:
{
 8003310:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8003312:	2780      	movs	r7, #128	; 0x80
{
 8003314:	0004      	movs	r4, r0
 8003316:	000d      	movs	r5, r1
 8003318:	0016      	movs	r6, r2
 800331a:	9301      	str	r3, [sp, #4]
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800331c:	013f      	lsls	r7, r7, #4
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800331e:	6822      	ldr	r2, [r4, #0]
 8003320:	69d3      	ldr	r3, [r2, #28]
 8003322:	402b      	ands	r3, r5
 8003324:	1b5b      	subs	r3, r3, r5
 8003326:	4259      	negs	r1, r3
 8003328:	414b      	adcs	r3, r1
 800332a:	42b3      	cmp	r3, r6
 800332c:	d001      	beq.n	8003332 <UART_WaitOnFlagUntilTimeout+0x22>
  return HAL_OK;
 800332e:	2000      	movs	r0, #0
 8003330:	e02b      	b.n	800338a <UART_WaitOnFlagUntilTimeout+0x7a>
    if (Timeout != HAL_MAX_DELAY)
 8003332:	9b08      	ldr	r3, [sp, #32]
 8003334:	3301      	adds	r3, #1
 8003336:	d0f3      	beq.n	8003320 <UART_WaitOnFlagUntilTimeout+0x10>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003338:	f7fd fd70 	bl	8000e1c <HAL_GetTick>
 800333c:	9b01      	ldr	r3, [sp, #4]
 800333e:	1ac0      	subs	r0, r0, r3
 8003340:	9b08      	ldr	r3, [sp, #32]
 8003342:	4298      	cmp	r0, r3
 8003344:	d801      	bhi.n	800334a <UART_WaitOnFlagUntilTimeout+0x3a>
 8003346:	2b00      	cmp	r3, #0
 8003348:	d120      	bne.n	800338c <UART_WaitOnFlagUntilTimeout+0x7c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800334a:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800334e:	2201      	movs	r2, #1
 8003350:	f382 8810 	msr	PRIMASK, r2
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8003354:	6821      	ldr	r1, [r4, #0]
 8003356:	4d21      	ldr	r5, [pc, #132]	; (80033dc <UART_WaitOnFlagUntilTimeout+0xcc>)
 8003358:	680b      	ldr	r3, [r1, #0]
 800335a:	402b      	ands	r3, r5
 800335c:	600b      	str	r3, [r1, #0]
 800335e:	f380 8810 	msr	PRIMASK, r0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003362:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003366:	f382 8810 	msr	PRIMASK, r2
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800336a:	6821      	ldr	r1, [r4, #0]
 800336c:	688b      	ldr	r3, [r1, #8]
 800336e:	4393      	bics	r3, r2
 8003370:	608b      	str	r3, [r1, #8]
 8003372:	f380 8810 	msr	PRIMASK, r0
        huart->gState = HAL_UART_STATE_READY;
 8003376:	0022      	movs	r2, r4
 8003378:	2320      	movs	r3, #32
 800337a:	3208      	adds	r2, #8
 800337c:	67d3      	str	r3, [r2, #124]	; 0x7c
        huart->RxState = HAL_UART_STATE_READY;
 800337e:	3280      	adds	r2, #128	; 0x80
 8003380:	6013      	str	r3, [r2, #0]
          __HAL_UNLOCK(huart);
 8003382:	2300      	movs	r3, #0
          return HAL_TIMEOUT;
 8003384:	2003      	movs	r0, #3
          __HAL_UNLOCK(huart);
 8003386:	3480      	adds	r4, #128	; 0x80
 8003388:	7023      	strb	r3, [r4, #0]
}
 800338a:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800338c:	2104      	movs	r1, #4
 800338e:	6823      	ldr	r3, [r4, #0]
 8003390:	681a      	ldr	r2, [r3, #0]
 8003392:	420a      	tst	r2, r1
 8003394:	d0c3      	beq.n	800331e <UART_WaitOnFlagUntilTimeout+0xe>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8003396:	69da      	ldr	r2, [r3, #28]
 8003398:	423a      	tst	r2, r7
 800339a:	d0c0      	beq.n	800331e <UART_WaitOnFlagUntilTimeout+0xe>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800339c:	621f      	str	r7, [r3, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800339e:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80033a2:	2201      	movs	r2, #1
 80033a4:	f382 8810 	msr	PRIMASK, r2
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 80033a8:	6821      	ldr	r1, [r4, #0]
 80033aa:	4d0c      	ldr	r5, [pc, #48]	; (80033dc <UART_WaitOnFlagUntilTimeout+0xcc>)
 80033ac:	680b      	ldr	r3, [r1, #0]
 80033ae:	402b      	ands	r3, r5
 80033b0:	600b      	str	r3, [r1, #0]
 80033b2:	f380 8810 	msr	PRIMASK, r0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80033b6:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80033ba:	f382 8810 	msr	PRIMASK, r2
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80033be:	6821      	ldr	r1, [r4, #0]
 80033c0:	688b      	ldr	r3, [r1, #8]
 80033c2:	4393      	bics	r3, r2
 80033c4:	608b      	str	r3, [r1, #8]
 80033c6:	f380 8810 	msr	PRIMASK, r0
          huart->gState = HAL_UART_STATE_READY;
 80033ca:	0022      	movs	r2, r4
 80033cc:	2320      	movs	r3, #32
 80033ce:	3208      	adds	r2, #8
 80033d0:	67d3      	str	r3, [r2, #124]	; 0x7c
          huart->RxState = HAL_UART_STATE_READY;
 80033d2:	3280      	adds	r2, #128	; 0x80
 80033d4:	6013      	str	r3, [r2, #0]
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80033d6:	6053      	str	r3, [r2, #4]
 80033d8:	e7d3      	b.n	8003382 <UART_WaitOnFlagUntilTimeout+0x72>
 80033da:	46c0      	nop			; (mov r8, r8)
 80033dc:	fffffe5f 	.word	0xfffffe5f

080033e0 <UART_CheckIdleState>:
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80033e0:	0003      	movs	r3, r0
{
 80033e2:	b573      	push	{r0, r1, r4, r5, r6, lr}
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80033e4:	2600      	movs	r6, #0
{
 80033e6:	0004      	movs	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80033e8:	338c      	adds	r3, #140	; 0x8c
 80033ea:	601e      	str	r6, [r3, #0]
  tickstart = HAL_GetTick();
 80033ec:	f7fd fd16 	bl	8000e1c <HAL_GetTick>
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80033f0:	6823      	ldr	r3, [r4, #0]
  tickstart = HAL_GetTick();
 80033f2:	0005      	movs	r5, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	071b      	lsls	r3, r3, #28
 80033f8:	d419      	bmi.n	800342e <UART_CheckIdleState+0x4e>
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80033fa:	6823      	ldr	r3, [r4, #0]
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	075b      	lsls	r3, r3, #29
 8003400:	d50a      	bpl.n	8003418 <UART_CheckIdleState+0x38>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003402:	2180      	movs	r1, #128	; 0x80
 8003404:	4b10      	ldr	r3, [pc, #64]	; (8003448 <UART_CheckIdleState+0x68>)
 8003406:	2200      	movs	r2, #0
 8003408:	9300      	str	r3, [sp, #0]
 800340a:	0020      	movs	r0, r4
 800340c:	002b      	movs	r3, r5
 800340e:	03c9      	lsls	r1, r1, #15
 8003410:	f7ff ff7e 	bl	8003310 <UART_WaitOnFlagUntilTimeout>
 8003414:	2800      	cmp	r0, #0
 8003416:	d115      	bne.n	8003444 <UART_CheckIdleState+0x64>
  huart->gState = HAL_UART_STATE_READY;
 8003418:	0022      	movs	r2, r4
 800341a:	2320      	movs	r3, #32
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800341c:	2000      	movs	r0, #0
  huart->gState = HAL_UART_STATE_READY;
 800341e:	3208      	adds	r2, #8
 8003420:	67d3      	str	r3, [r2, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8003422:	3280      	adds	r2, #128	; 0x80
 8003424:	6013      	str	r3, [r2, #0]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003426:	66e0      	str	r0, [r4, #108]	; 0x6c
  __HAL_UNLOCK(huart);
 8003428:	3480      	adds	r4, #128	; 0x80
 800342a:	7020      	strb	r0, [r4, #0]
  return HAL_OK;
 800342c:	e00b      	b.n	8003446 <UART_CheckIdleState+0x66>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800342e:	2180      	movs	r1, #128	; 0x80
 8003430:	4b05      	ldr	r3, [pc, #20]	; (8003448 <UART_CheckIdleState+0x68>)
 8003432:	0032      	movs	r2, r6
 8003434:	9300      	str	r3, [sp, #0]
 8003436:	0389      	lsls	r1, r1, #14
 8003438:	0003      	movs	r3, r0
 800343a:	0020      	movs	r0, r4
 800343c:	f7ff ff68 	bl	8003310 <UART_WaitOnFlagUntilTimeout>
 8003440:	2800      	cmp	r0, #0
 8003442:	d0da      	beq.n	80033fa <UART_CheckIdleState+0x1a>
      return HAL_TIMEOUT;
 8003444:	2003      	movs	r0, #3
}
 8003446:	bd76      	pop	{r1, r2, r4, r5, r6, pc}
 8003448:	01ffffff 	.word	0x01ffffff

0800344c <HAL_UART_Init>:
{
 800344c:	b570      	push	{r4, r5, r6, lr}
 800344e:	1e04      	subs	r4, r0, #0
  if (huart == NULL)
 8003450:	d101      	bne.n	8003456 <HAL_UART_Init+0xa>
    return HAL_ERROR;
 8003452:	2001      	movs	r0, #1
}
 8003454:	bd70      	pop	{r4, r5, r6, pc}
  if (huart->gState == HAL_UART_STATE_RESET)
 8003456:	0005      	movs	r5, r0
 8003458:	3508      	adds	r5, #8
 800345a:	6feb      	ldr	r3, [r5, #124]	; 0x7c
 800345c:	2b00      	cmp	r3, #0
 800345e:	d104      	bne.n	800346a <HAL_UART_Init+0x1e>
    huart->Lock = HAL_UNLOCKED;
 8003460:	0002      	movs	r2, r0
 8003462:	3280      	adds	r2, #128	; 0x80
 8003464:	7013      	strb	r3, [r2, #0]
    HAL_UART_MspInit(huart);
 8003466:	f7fd fbf5 	bl	8000c54 <HAL_UART_MspInit>
  huart->gState = HAL_UART_STATE_BUSY;
 800346a:	2324      	movs	r3, #36	; 0x24
  __HAL_UART_DISABLE(huart);
 800346c:	2101      	movs	r1, #1
 800346e:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8003470:	67eb      	str	r3, [r5, #124]	; 0x7c
  __HAL_UART_DISABLE(huart);
 8003472:	6813      	ldr	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003474:	0020      	movs	r0, r4
  __HAL_UART_DISABLE(huart);
 8003476:	438b      	bics	r3, r1
 8003478:	6013      	str	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 800347a:	f7ff fdd9 	bl	8003030 <UART_SetConfig>
 800347e:	2801      	cmp	r0, #1
 8003480:	d0e7      	beq.n	8003452 <HAL_UART_Init+0x6>
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8003482:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8003484:	2b00      	cmp	r3, #0
 8003486:	d002      	beq.n	800348e <HAL_UART_Init+0x42>
    UART_AdvFeatureConfig(huart);
 8003488:	0020      	movs	r0, r4
 800348a:	f7ff fed9 	bl	8003240 <UART_AdvFeatureConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800348e:	6823      	ldr	r3, [r4, #0]
 8003490:	4907      	ldr	r1, [pc, #28]	; (80034b0 <HAL_UART_Init+0x64>)
 8003492:	685a      	ldr	r2, [r3, #4]
  return (UART_CheckIdleState(huart));
 8003494:	0020      	movs	r0, r4
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003496:	400a      	ands	r2, r1
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003498:	212a      	movs	r1, #42	; 0x2a
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800349a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800349c:	689a      	ldr	r2, [r3, #8]
 800349e:	438a      	bics	r2, r1
 80034a0:	609a      	str	r2, [r3, #8]
  __HAL_UART_ENABLE(huart);
 80034a2:	2201      	movs	r2, #1
 80034a4:	6819      	ldr	r1, [r3, #0]
 80034a6:	430a      	orrs	r2, r1
 80034a8:	601a      	str	r2, [r3, #0]
  return (UART_CheckIdleState(huart));
 80034aa:	f7ff ff99 	bl	80033e0 <UART_CheckIdleState>
 80034ae:	e7d1      	b.n	8003454 <HAL_UART_Init+0x8>
 80034b0:	ffffb7ff 	.word	0xffffb7ff

080034b4 <UART_Start_Receive_IT>:
  huart->RxXferSize  = Size;
 80034b4:	0003      	movs	r3, r0
{
 80034b6:	b570      	push	{r4, r5, r6, lr}
  huart->RxISR       = NULL;
 80034b8:	2400      	movs	r4, #0
  UART_MASK_COMPUTATION(huart);
 80034ba:	2580      	movs	r5, #128	; 0x80
  huart->pRxBuffPtr  = pData;
 80034bc:	6581      	str	r1, [r0, #88]	; 0x58
  UART_MASK_COMPUTATION(huart);
 80034be:	6881      	ldr	r1, [r0, #8]
  huart->RxXferSize  = Size;
 80034c0:	335c      	adds	r3, #92	; 0x5c
 80034c2:	801a      	strh	r2, [r3, #0]
  huart->RxXferCount = Size;
 80034c4:	805a      	strh	r2, [r3, #2]
  UART_MASK_COMPUTATION(huart);
 80034c6:	016d      	lsls	r5, r5, #5
  huart->RxISR       = NULL;
 80034c8:	6704      	str	r4, [r0, #112]	; 0x70
  UART_MASK_COMPUTATION(huart);
 80034ca:	3304      	adds	r3, #4
 80034cc:	42a9      	cmp	r1, r5
 80034ce:	d14c      	bne.n	800356a <UART_Start_Receive_IT+0xb6>
 80034d0:	6901      	ldr	r1, [r0, #16]
 80034d2:	42a1      	cmp	r1, r4
 80034d4:	d147      	bne.n	8003566 <UART_Start_Receive_IT+0xb2>
 80034d6:	4939      	ldr	r1, [pc, #228]	; (80035bc <UART_Start_Receive_IT+0x108>)
 80034d8:	8019      	strh	r1, [r3, #0]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80034da:	0003      	movs	r3, r0
 80034dc:	2100      	movs	r1, #0
 80034de:	338c      	adds	r3, #140	; 0x8c
 80034e0:	6019      	str	r1, [r3, #0]
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80034e2:	3122      	adds	r1, #34	; 0x22
 80034e4:	3b04      	subs	r3, #4
 80034e6:	6019      	str	r1, [r3, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80034e8:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80034ec:	2301      	movs	r3, #1
 80034ee:	f383 8810 	msr	PRIMASK, r3
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80034f2:	6801      	ldr	r1, [r0, #0]
 80034f4:	688d      	ldr	r5, [r1, #8]
 80034f6:	432b      	orrs	r3, r5
 80034f8:	608b      	str	r3, [r1, #8]
 80034fa:	f384 8810 	msr	PRIMASK, r4
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 80034fe:	2580      	movs	r5, #128	; 0x80
 8003500:	2180      	movs	r1, #128	; 0x80
 8003502:	0003      	movs	r3, r0
 8003504:	6e46      	ldr	r6, [r0, #100]	; 0x64
 8003506:	6884      	ldr	r4, [r0, #8]
 8003508:	05ad      	lsls	r5, r5, #22
 800350a:	0149      	lsls	r1, r1, #5
 800350c:	3380      	adds	r3, #128	; 0x80
 800350e:	42ae      	cmp	r6, r5
 8003510:	d13d      	bne.n	800358e <UART_Start_Receive_IT+0xda>
 8003512:	0005      	movs	r5, r0
 8003514:	3568      	adds	r5, #104	; 0x68
 8003516:	882d      	ldrh	r5, [r5, #0]
 8003518:	4295      	cmp	r5, r2
 800351a:	d838      	bhi.n	800358e <UART_Start_Receive_IT+0xda>
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 800351c:	4a28      	ldr	r2, [pc, #160]	; (80035c0 <UART_Start_Receive_IT+0x10c>)
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800351e:	428c      	cmp	r4, r1
 8003520:	d103      	bne.n	800352a <UART_Start_Receive_IT+0x76>
 8003522:	6901      	ldr	r1, [r0, #16]
 8003524:	2900      	cmp	r1, #0
 8003526:	d100      	bne.n	800352a <UART_Start_Receive_IT+0x76>
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 8003528:	4a26      	ldr	r2, [pc, #152]	; (80035c4 <UART_Start_Receive_IT+0x110>)
 800352a:	6702      	str	r2, [r0, #112]	; 0x70
    __HAL_UNLOCK(huart);
 800352c:	2200      	movs	r2, #0
 800352e:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003530:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003534:	3201      	adds	r2, #1
 8003536:	f382 8810 	msr	PRIMASK, r2
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800353a:	2380      	movs	r3, #128	; 0x80
 800353c:	6801      	ldr	r1, [r0, #0]
 800353e:	005b      	lsls	r3, r3, #1
 8003540:	680d      	ldr	r5, [r1, #0]
 8003542:	432b      	orrs	r3, r5
 8003544:	600b      	str	r3, [r1, #0]
 8003546:	f384 8810 	msr	PRIMASK, r4
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800354a:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800354e:	f382 8810 	msr	PRIMASK, r2
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8003552:	2380      	movs	r3, #128	; 0x80
 8003554:	6802      	ldr	r2, [r0, #0]
 8003556:	055b      	lsls	r3, r3, #21
 8003558:	6890      	ldr	r0, [r2, #8]
 800355a:	4303      	orrs	r3, r0
 800355c:	6093      	str	r3, [r2, #8]
 800355e:	f381 8810 	msr	PRIMASK, r1
}
 8003562:	2000      	movs	r0, #0
 8003564:	bd70      	pop	{r4, r5, r6, pc}
  UART_MASK_COMPUTATION(huart);
 8003566:	21ff      	movs	r1, #255	; 0xff
 8003568:	e7b6      	b.n	80034d8 <UART_Start_Receive_IT+0x24>
 800356a:	2900      	cmp	r1, #0
 800356c:	d104      	bne.n	8003578 <UART_Start_Receive_IT+0xc4>
 800356e:	6901      	ldr	r1, [r0, #16]
 8003570:	2900      	cmp	r1, #0
 8003572:	d0f8      	beq.n	8003566 <UART_Start_Receive_IT+0xb2>
 8003574:	217f      	movs	r1, #127	; 0x7f
 8003576:	e7af      	b.n	80034d8 <UART_Start_Receive_IT+0x24>
 8003578:	2580      	movs	r5, #128	; 0x80
 800357a:	056d      	lsls	r5, r5, #21
 800357c:	42a9      	cmp	r1, r5
 800357e:	d104      	bne.n	800358a <UART_Start_Receive_IT+0xd6>
 8003580:	6901      	ldr	r1, [r0, #16]
 8003582:	2900      	cmp	r1, #0
 8003584:	d0f6      	beq.n	8003574 <UART_Start_Receive_IT+0xc0>
 8003586:	213f      	movs	r1, #63	; 0x3f
 8003588:	e7a6      	b.n	80034d8 <UART_Start_Receive_IT+0x24>
 800358a:	801c      	strh	r4, [r3, #0]
 800358c:	e7a5      	b.n	80034da <UART_Start_Receive_IT+0x26>
      huart->RxISR = UART_RxISR_8BIT;
 800358e:	4a0e      	ldr	r2, [pc, #56]	; (80035c8 <UART_Start_Receive_IT+0x114>)
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003590:	428c      	cmp	r4, r1
 8003592:	d103      	bne.n	800359c <UART_Start_Receive_IT+0xe8>
 8003594:	6901      	ldr	r1, [r0, #16]
 8003596:	2900      	cmp	r1, #0
 8003598:	d100      	bne.n	800359c <UART_Start_Receive_IT+0xe8>
      huart->RxISR = UART_RxISR_16BIT;
 800359a:	4a0c      	ldr	r2, [pc, #48]	; (80035cc <UART_Start_Receive_IT+0x118>)
 800359c:	6702      	str	r2, [r0, #112]	; 0x70
    __HAL_UNLOCK(huart);
 800359e:	2200      	movs	r2, #0
 80035a0:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80035a2:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80035a6:	2301      	movs	r3, #1
 80035a8:	f383 8810 	msr	PRIMASK, r3
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 80035ac:	6802      	ldr	r2, [r0, #0]
 80035ae:	3320      	adds	r3, #32
 80035b0:	6810      	ldr	r0, [r2, #0]
 80035b2:	33ff      	adds	r3, #255	; 0xff
 80035b4:	4303      	orrs	r3, r0
 80035b6:	6013      	str	r3, [r2, #0]
 80035b8:	e7d1      	b.n	800355e <UART_Start_Receive_IT+0xaa>
 80035ba:	46c0      	nop			; (mov r8, r8)
 80035bc:	000001ff 	.word	0x000001ff
 80035c0:	08002cd5 	.word	0x08002cd5
 80035c4:	08002e7d 	.word	0x08002e7d
 80035c8:	08002c8f 	.word	0x08002c8f
 80035cc:	08002c4d 	.word	0x08002c4d

080035d0 <HAL_UART_Receive_IT>:
  if (huart->RxState == HAL_UART_STATE_READY)
 80035d0:	0003      	movs	r3, r0
 80035d2:	3388      	adds	r3, #136	; 0x88
{
 80035d4:	b570      	push	{r4, r5, r6, lr}
  if (huart->RxState == HAL_UART_STATE_READY)
 80035d6:	681c      	ldr	r4, [r3, #0]
    return HAL_BUSY;
 80035d8:	2302      	movs	r3, #2
  if (huart->RxState == HAL_UART_STATE_READY)
 80035da:	2c20      	cmp	r4, #32
 80035dc:	d130      	bne.n	8003640 <HAL_UART_Receive_IT+0x70>
      return HAL_ERROR;
 80035de:	3b01      	subs	r3, #1
    if ((pData == NULL) || (Size == 0U))
 80035e0:	2900      	cmp	r1, #0
 80035e2:	d02d      	beq.n	8003640 <HAL_UART_Receive_IT+0x70>
 80035e4:	2a00      	cmp	r2, #0
 80035e6:	d02b      	beq.n	8003640 <HAL_UART_Receive_IT+0x70>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80035e8:	2380      	movs	r3, #128	; 0x80
 80035ea:	6884      	ldr	r4, [r0, #8]
 80035ec:	015b      	lsls	r3, r3, #5
 80035ee:	429c      	cmp	r4, r3
 80035f0:	d106      	bne.n	8003600 <HAL_UART_Receive_IT+0x30>
 80035f2:	6903      	ldr	r3, [r0, #16]
 80035f4:	2b00      	cmp	r3, #0
 80035f6:	d103      	bne.n	8003600 <HAL_UART_Receive_IT+0x30>
      if ((((uint32_t)pData) & 1U) != 0U)
 80035f8:	2401      	movs	r4, #1
      return HAL_ERROR;
 80035fa:	0023      	movs	r3, r4
      if ((((uint32_t)pData) & 1U) != 0U)
 80035fc:	4221      	tst	r1, r4
 80035fe:	d11f      	bne.n	8003640 <HAL_UART_Receive_IT+0x70>
    __HAL_LOCK(huart);
 8003600:	0004      	movs	r4, r0
 8003602:	3480      	adds	r4, #128	; 0x80
 8003604:	7825      	ldrb	r5, [r4, #0]
    return HAL_BUSY;
 8003606:	2302      	movs	r3, #2
    __HAL_LOCK(huart);
 8003608:	2d01      	cmp	r5, #1
 800360a:	d019      	beq.n	8003640 <HAL_UART_Receive_IT+0x70>
 800360c:	3b01      	subs	r3, #1
 800360e:	7023      	strb	r3, [r4, #0]
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003610:	2400      	movs	r4, #0
    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8003612:	4d0c      	ldr	r5, [pc, #48]	; (8003644 <HAL_UART_Receive_IT+0x74>)
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003614:	66c4      	str	r4, [r0, #108]	; 0x6c
    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8003616:	6804      	ldr	r4, [r0, #0]
 8003618:	42ac      	cmp	r4, r5
 800361a:	d00e      	beq.n	800363a <HAL_UART_Receive_IT+0x6a>
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800361c:	6864      	ldr	r4, [r4, #4]
 800361e:	0224      	lsls	r4, r4, #8
 8003620:	d50b      	bpl.n	800363a <HAL_UART_Receive_IT+0x6a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003622:	f3ef 8510 	mrs	r5, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003626:	f383 8810 	msr	PRIMASK, r3
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800362a:	2380      	movs	r3, #128	; 0x80
 800362c:	6804      	ldr	r4, [r0, #0]
 800362e:	04db      	lsls	r3, r3, #19
 8003630:	6826      	ldr	r6, [r4, #0]
 8003632:	4333      	orrs	r3, r6
 8003634:	6023      	str	r3, [r4, #0]
 8003636:	f385 8810 	msr	PRIMASK, r5
    return (UART_Start_Receive_IT(huart, pData, Size));
 800363a:	f7ff ff3b 	bl	80034b4 <UART_Start_Receive_IT>
 800363e:	0003      	movs	r3, r0
}
 8003640:	0018      	movs	r0, r3
 8003642:	bd70      	pop	{r4, r5, r6, pc}
 8003644:	40008000 	.word	0x40008000

08003648 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8003648:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800364a:	6e43      	ldr	r3, [r0, #100]	; 0x64
{
 800364c:	0004      	movs	r4, r0
  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800364e:	2b00      	cmp	r3, #0
 8003650:	d102      	bne.n	8003658 <UARTEx_SetNbDataToProcess+0x10>
  {
    huart->NbTxDataToProcess = 1U;
    huart->NbRxDataToProcess = 1U;
 8003652:	4b0d      	ldr	r3, [pc, #52]	; (8003688 <UARTEx_SetNbDataToProcess+0x40>)
 8003654:	6683      	str	r3, [r0, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8003656:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8003658:	6803      	ldr	r3, [r0, #0]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800365a:	4e0c      	ldr	r6, [pc, #48]	; (800368c <UARTEx_SetNbDataToProcess+0x44>)
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800365c:	689f      	ldr	r7, [r3, #8]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800365e:	689b      	ldr	r3, [r3, #8]
                               (uint16_t)denominator[tx_fifo_threshold];
 8003660:	4d0b      	ldr	r5, [pc, #44]	; (8003690 <UARTEx_SetNbDataToProcess+0x48>)
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8003662:	0f5b      	lsrs	r3, r3, #29
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8003664:	5cf0      	ldrb	r0, [r6, r3]
                               (uint16_t)denominator[tx_fifo_threshold];
 8003666:	5ce9      	ldrb	r1, [r5, r3]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8003668:	00c0      	lsls	r0, r0, #3
 800366a:	f7fc fdff 	bl	800026c <__divsi3>
 800366e:	0023      	movs	r3, r4
 8003670:	336a      	adds	r3, #106	; 0x6a
 8003672:	8018      	strh	r0, [r3, #0]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8003674:	013b      	lsls	r3, r7, #4
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8003676:	0f5b      	lsrs	r3, r3, #29
 8003678:	5cf0      	ldrb	r0, [r6, r3]
                               (uint16_t)denominator[rx_fifo_threshold];
 800367a:	5ce9      	ldrb	r1, [r5, r3]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800367c:	00c0      	lsls	r0, r0, #3
 800367e:	f7fc fdf5 	bl	800026c <__divsi3>
 8003682:	3468      	adds	r4, #104	; 0x68
 8003684:	8020      	strh	r0, [r4, #0]
}
 8003686:	e7e6      	b.n	8003656 <UARTEx_SetNbDataToProcess+0xe>
 8003688:	00010001 	.word	0x00010001
 800368c:	08006184 	.word	0x08006184
 8003690:	0800617c 	.word	0x0800617c

08003694 <HAL_UARTEx_WakeupCallback>:
}
 8003694:	4770      	bx	lr

08003696 <HAL_UARTEx_RxFifoFullCallback>:
 8003696:	4770      	bx	lr

08003698 <HAL_UARTEx_TxFifoEmptyCallback>:
 8003698:	4770      	bx	lr
	...

0800369c <HAL_UARTEx_DisableFifoMode>:
{
 800369c:	b570      	push	{r4, r5, r6, lr}
  __HAL_LOCK(huart);
 800369e:	0004      	movs	r4, r0
 80036a0:	3480      	adds	r4, #128	; 0x80
 80036a2:	7822      	ldrb	r2, [r4, #0]
{
 80036a4:	0003      	movs	r3, r0
  __HAL_LOCK(huart);
 80036a6:	2002      	movs	r0, #2
 80036a8:	2a01      	cmp	r2, #1
 80036aa:	d011      	beq.n	80036d0 <HAL_UARTEx_DisableFifoMode+0x34>
  huart->gState = HAL_UART_STATE_BUSY;
 80036ac:	001d      	movs	r5, r3
 80036ae:	2224      	movs	r2, #36	; 0x24
  __HAL_UART_DISABLE(huart);
 80036b0:	2601      	movs	r6, #1
  huart->gState = HAL_UART_STATE_BUSY;
 80036b2:	3508      	adds	r5, #8
 80036b4:	67ea      	str	r2, [r5, #124]	; 0x7c
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80036b6:	681a      	ldr	r2, [r3, #0]
 80036b8:	6811      	ldr	r1, [r2, #0]
  __HAL_UART_DISABLE(huart);
 80036ba:	6810      	ldr	r0, [r2, #0]
 80036bc:	43b0      	bics	r0, r6
 80036be:	6010      	str	r0, [r2, #0]
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 80036c0:	4804      	ldr	r0, [pc, #16]	; (80036d4 <HAL_UARTEx_DisableFifoMode+0x38>)
 80036c2:	4001      	ands	r1, r0
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 80036c4:	2000      	movs	r0, #0
 80036c6:	6658      	str	r0, [r3, #100]	; 0x64
  huart->gState = HAL_UART_STATE_READY;
 80036c8:	2320      	movs	r3, #32
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80036ca:	6011      	str	r1, [r2, #0]
  huart->gState = HAL_UART_STATE_READY;
 80036cc:	67eb      	str	r3, [r5, #124]	; 0x7c
  __HAL_UNLOCK(huart);
 80036ce:	7020      	strb	r0, [r4, #0]
}
 80036d0:	bd70      	pop	{r4, r5, r6, pc}
 80036d2:	46c0      	nop			; (mov r8, r8)
 80036d4:	dfffffff 	.word	0xdfffffff

080036d8 <HAL_UARTEx_SetTxFifoThreshold>:
{
 80036d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  __HAL_LOCK(huart);
 80036da:	0005      	movs	r5, r0
 80036dc:	3580      	adds	r5, #128	; 0x80
 80036de:	782b      	ldrb	r3, [r5, #0]
{
 80036e0:	0004      	movs	r4, r0
 80036e2:	000a      	movs	r2, r1
  __HAL_LOCK(huart);
 80036e4:	2002      	movs	r0, #2
 80036e6:	2b01      	cmp	r3, #1
 80036e8:	d018      	beq.n	800371c <HAL_UARTEx_SetTxFifoThreshold+0x44>
  huart->gState = HAL_UART_STATE_BUSY;
 80036ea:	0026      	movs	r6, r4
 80036ec:	2324      	movs	r3, #36	; 0x24
  __HAL_LOCK(huart);
 80036ee:	3801      	subs	r0, #1
 80036f0:	7028      	strb	r0, [r5, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 80036f2:	3608      	adds	r6, #8
 80036f4:	67f3      	str	r3, [r6, #124]	; 0x7c
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80036f6:	6823      	ldr	r3, [r4, #0]
 80036f8:	681f      	ldr	r7, [r3, #0]
  __HAL_UART_DISABLE(huart);
 80036fa:	6819      	ldr	r1, [r3, #0]
 80036fc:	4381      	bics	r1, r0
 80036fe:	6019      	str	r1, [r3, #0]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8003700:	6899      	ldr	r1, [r3, #8]
  UARTEx_SetNbDataToProcess(huart);
 8003702:	0020      	movs	r0, r4
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8003704:	00c9      	lsls	r1, r1, #3
 8003706:	08c9      	lsrs	r1, r1, #3
 8003708:	4311      	orrs	r1, r2
 800370a:	6099      	str	r1, [r3, #8]
  UARTEx_SetNbDataToProcess(huart);
 800370c:	f7ff ff9c 	bl	8003648 <UARTEx_SetNbDataToProcess>
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8003710:	6823      	ldr	r3, [r4, #0]
  __HAL_UNLOCK(huart);
 8003712:	2000      	movs	r0, #0
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8003714:	601f      	str	r7, [r3, #0]
  huart->gState = HAL_UART_STATE_READY;
 8003716:	2320      	movs	r3, #32
 8003718:	67f3      	str	r3, [r6, #124]	; 0x7c
  __HAL_UNLOCK(huart);
 800371a:	7028      	strb	r0, [r5, #0]
}
 800371c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08003720 <HAL_UARTEx_SetRxFifoThreshold>:
{
 8003720:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  __HAL_LOCK(huart);
 8003722:	0005      	movs	r5, r0
 8003724:	3580      	adds	r5, #128	; 0x80
 8003726:	782b      	ldrb	r3, [r5, #0]
{
 8003728:	0004      	movs	r4, r0
 800372a:	000a      	movs	r2, r1
  __HAL_LOCK(huart);
 800372c:	2002      	movs	r0, #2
 800372e:	2b01      	cmp	r3, #1
 8003730:	d018      	beq.n	8003764 <HAL_UARTEx_SetRxFifoThreshold+0x44>
  huart->gState = HAL_UART_STATE_BUSY;
 8003732:	0026      	movs	r6, r4
 8003734:	2324      	movs	r3, #36	; 0x24
  __HAL_LOCK(huart);
 8003736:	3801      	subs	r0, #1
 8003738:	7028      	strb	r0, [r5, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 800373a:	3608      	adds	r6, #8
 800373c:	67f3      	str	r3, [r6, #124]	; 0x7c
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800373e:	6823      	ldr	r3, [r4, #0]
 8003740:	681f      	ldr	r7, [r3, #0]
  __HAL_UART_DISABLE(huart);
 8003742:	6819      	ldr	r1, [r3, #0]
 8003744:	4381      	bics	r1, r0
 8003746:	6019      	str	r1, [r3, #0]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8003748:	6899      	ldr	r1, [r3, #8]
 800374a:	4807      	ldr	r0, [pc, #28]	; (8003768 <HAL_UARTEx_SetRxFifoThreshold+0x48>)
 800374c:	4001      	ands	r1, r0
 800374e:	4311      	orrs	r1, r2
  UARTEx_SetNbDataToProcess(huart);
 8003750:	0020      	movs	r0, r4
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8003752:	6099      	str	r1, [r3, #8]
  UARTEx_SetNbDataToProcess(huart);
 8003754:	f7ff ff78 	bl	8003648 <UARTEx_SetNbDataToProcess>
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8003758:	6823      	ldr	r3, [r4, #0]
  __HAL_UNLOCK(huart);
 800375a:	2000      	movs	r0, #0
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800375c:	601f      	str	r7, [r3, #0]
  huart->gState = HAL_UART_STATE_READY;
 800375e:	2320      	movs	r3, #32
 8003760:	67f3      	str	r3, [r6, #124]	; 0x7c
  __HAL_UNLOCK(huart);
 8003762:	7028      	strb	r0, [r5, #0]
}
 8003764:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003766:	46c0      	nop			; (mov r8, r8)
 8003768:	f1ffffff 	.word	0xf1ffffff

0800376c <vTimerCallbackT35>:
}
#endif


void vTimerCallbackT35(TimerHandle_t *pxTimer)
{
 800376c:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800376e:	0006      	movs	r6, r0
	//Notify that a stream has just arrived
	int i;
	//TimerHandle_t aux;
	for(i = 0; i < numberHandlers; i++)
 8003770:	2500      	movs	r5, #0
 8003772:	4c11      	ldr	r4, [pc, #68]	; (80037b8 <vTimerCallbackT35+0x4c>)
 8003774:	4b11      	ldr	r3, [pc, #68]	; (80037bc <vTimerCallbackT35+0x50>)
 8003776:	781b      	ldrb	r3, [r3, #0]
 8003778:	42ab      	cmp	r3, r5
 800377a:	dc00      	bgt.n	800377e <vTimerCallbackT35+0x12>
			}
			xTaskNotify(mHandlers[i]->myTaskModbusAHandle, 0, eSetValueWithOverwrite);
		}

	}
}
 800377c:	bd73      	pop	{r0, r1, r4, r5, r6, pc}
		if( (TimerHandle_t *)mHandlers[i]->xTimerT35 ==  pxTimer ){
 800377e:	6820      	ldr	r0, [r4, #0]
 8003780:	0002      	movs	r2, r0
 8003782:	32bc      	adds	r2, #188	; 0xbc
 8003784:	6812      	ldr	r2, [r2, #0]
 8003786:	42b2      	cmp	r2, r6
 8003788:	d112      	bne.n	80037b0 <vTimerCallbackT35+0x44>
			if(mHandlers[i]->uiModbusType == MASTER_RTU)
 800378a:	7802      	ldrb	r2, [r0, #0]
 800378c:	2a04      	cmp	r2, #4
 800378e:	d107      	bne.n	80037a0 <vTimerCallbackT35+0x34>
				xTimerStop(mHandlers[i]->xTimerTimeout,0);
 8003790:	2200      	movs	r2, #0
 8003792:	30c0      	adds	r0, #192	; 0xc0
 8003794:	9200      	str	r2, [sp, #0]
 8003796:	0013      	movs	r3, r2
 8003798:	2103      	movs	r1, #3
 800379a:	6800      	ldr	r0, [r0, #0]
 800379c:	f002 f956 	bl	8005a4c <xTimerGenericCommand>
			xTaskNotify(mHandlers[i]->myTaskModbusAHandle, 0, eSetValueWithOverwrite);
 80037a0:	2300      	movs	r3, #0
 80037a2:	6820      	ldr	r0, [r4, #0]
 80037a4:	2203      	movs	r2, #3
 80037a6:	30b8      	adds	r0, #184	; 0xb8
 80037a8:	0019      	movs	r1, r3
 80037aa:	6800      	ldr	r0, [r0, #0]
 80037ac:	f001 ffde 	bl	800576c <xTaskGenericNotify>
	for(i = 0; i < numberHandlers; i++)
 80037b0:	3501      	adds	r5, #1
 80037b2:	3404      	adds	r4, #4
 80037b4:	e7de      	b.n	8003774 <vTimerCallbackT35+0x8>
 80037b6:	46c0      	nop			; (mov r8, r8)
 80037b8:	20001334 	.word	0x20001334
 80037bc:	2000002c 	.word	0x2000002c

080037c0 <vTimerCallbackTimeout>:

void vTimerCallbackTimeout(TimerHandle_t *pxTimer)
{
 80037c0:	b570      	push	{r4, r5, r6, lr}
 80037c2:	0006      	movs	r6, r0
	//Notify that a stream has just arrived
	int i;
	//TimerHandle_t aux;
	for(i = 0; i < numberHandlers; i++)
 80037c4:	2400      	movs	r4, #0
 80037c6:	4b0b      	ldr	r3, [pc, #44]	; (80037f4 <vTimerCallbackTimeout+0x34>)
 80037c8:	781b      	ldrb	r3, [r3, #0]
 80037ca:	42a3      	cmp	r3, r4
 80037cc:	dc00      	bgt.n	80037d0 <vTimerCallbackTimeout+0x10>
				xTaskNotify(mHandlers[i]->myTaskModbusAHandle, NO_REPLY, eSetValueWithOverwrite);
		}

	}

}
 80037ce:	bd70      	pop	{r4, r5, r6, pc}
		if( (TimerHandle_t *)mHandlers[i]->xTimerTimeout ==  pxTimer ){
 80037d0:	4a09      	ldr	r2, [pc, #36]	; (80037f8 <vTimerCallbackTimeout+0x38>)
 80037d2:	00a3      	lsls	r3, r4, #2
 80037d4:	58d5      	ldr	r5, [r2, r3]
 80037d6:	002a      	movs	r2, r5
 80037d8:	32c0      	adds	r2, #192	; 0xc0
 80037da:	6812      	ldr	r2, [r2, #0]
 80037dc:	42b2      	cmp	r2, r6
 80037de:	d106      	bne.n	80037ee <vTimerCallbackTimeout+0x2e>
				xTaskNotify(mHandlers[i]->myTaskModbusAHandle, NO_REPLY, eSetValueWithOverwrite);
 80037e0:	35b8      	adds	r5, #184	; 0xb8
 80037e2:	2300      	movs	r3, #0
 80037e4:	2203      	movs	r2, #3
 80037e6:	21ff      	movs	r1, #255	; 0xff
 80037e8:	6828      	ldr	r0, [r5, #0]
 80037ea:	f001 ffbf 	bl	800576c <xTaskGenericNotify>
	for(i = 0; i < numberHandlers; i++)
 80037ee:	3401      	adds	r4, #1
 80037f0:	e7e9      	b.n	80037c6 <vTimerCallbackTimeout+0x6>
 80037f2:	46c0      	nop			; (mov r8, r8)
 80037f4:	2000002c 	.word	0x2000002c
 80037f8:	20001334 	.word	0x20001334

080037fc <RingAdd>:
	xRingBuffer->uxBuffer[xRingBuffer->u8end] = u8Val;
 80037fc:	0002      	movs	r2, r0
{
 80037fe:	b510      	push	{r4, lr}
	xRingBuffer->uxBuffer[xRingBuffer->u8end] = u8Val;
 8003800:	3281      	adds	r2, #129	; 0x81
 8003802:	7813      	ldrb	r3, [r2, #0]
	xRingBuffer->u8end = (xRingBuffer->u8end + 1) % MAX_BUFFER;
 8003804:	247f      	movs	r4, #127	; 0x7f
	xRingBuffer->uxBuffer[xRingBuffer->u8end] = u8Val;
 8003806:	54c1      	strb	r1, [r0, r3]
	if (xRingBuffer->u8available == MAX_BUFFER)
 8003808:	0001      	movs	r1, r0
	xRingBuffer->u8end = (xRingBuffer->u8end + 1) % MAX_BUFFER;
 800380a:	3301      	adds	r3, #1
 800380c:	4023      	ands	r3, r4
 800380e:	7013      	strb	r3, [r2, #0]
	if (xRingBuffer->u8available == MAX_BUFFER)
 8003810:	3182      	adds	r1, #130	; 0x82
 8003812:	780a      	ldrb	r2, [r1, #0]
 8003814:	2a80      	cmp	r2, #128	; 0x80
 8003816:	d105      	bne.n	8003824 <RingAdd+0x28>
		xRingBuffer->u8start = (xRingBuffer->u8start + 1) % MAX_BUFFER;
 8003818:	3080      	adds	r0, #128	; 0x80
 800381a:	7803      	ldrb	r3, [r0, #0]
 800381c:	3301      	adds	r3, #1
 800381e:	4023      	ands	r3, r4
 8003820:	7003      	strb	r3, [r0, #0]
}
 8003822:	bd10      	pop	{r4, pc}
		xRingBuffer->u8available++;
 8003824:	3201      	adds	r2, #1
 8003826:	700a      	strb	r2, [r1, #0]
}
 8003828:	e7fb      	b.n	8003822 <RingAdd+0x26>

0800382a <RingGetNBytes>:
{
 800382a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
	if(xRingBuffer->u8available == 0  || uNumber == 0 ) return 0;
 800382c:	0006      	movs	r6, r0
{
 800382e:	9101      	str	r1, [sp, #4]
	if(xRingBuffer->u8available == 0  || uNumber == 0 ) return 0;
 8003830:	3682      	adds	r6, #130	; 0x82
{
 8003832:	0004      	movs	r4, r0
	if(xRingBuffer->u8available == 0  || uNumber == 0 ) return 0;
 8003834:	7830      	ldrb	r0, [r6, #0]
 8003836:	2800      	cmp	r0, #0
 8003838:	d01e      	beq.n	8003878 <RingGetNBytes+0x4e>
 800383a:	1e53      	subs	r3, r2, #1
 800383c:	2000      	movs	r0, #0
 800383e:	061b      	lsls	r3, r3, #24
 8003840:	d41a      	bmi.n	8003878 <RingGetNBytes+0x4e>
 8003842:	0003      	movs	r3, r0
		buffer[uCounter] = xRingBuffer->uxBuffer[xRingBuffer->u8start];
 8003844:	0027      	movs	r7, r4
		xRingBuffer->u8start = (xRingBuffer->u8start + 1) % MAX_BUFFER;
 8003846:	307f      	adds	r0, #127	; 0x7f
 8003848:	4684      	mov	ip, r0
		buffer[uCounter] = xRingBuffer->uxBuffer[xRingBuffer->u8start];
 800384a:	3780      	adds	r7, #128	; 0x80
	for(uCounter = 0; uCounter < uNumber && uCounter< xRingBuffer->u8available ; uCounter++)
 800384c:	7835      	ldrb	r5, [r6, #0]
 800384e:	b2d8      	uxtb	r0, r3
 8003850:	4285      	cmp	r5, r0
 8003852:	d90e      	bls.n	8003872 <RingGetNBytes+0x48>
		buffer[uCounter] = xRingBuffer->uxBuffer[xRingBuffer->u8start];
 8003854:	783d      	ldrb	r5, [r7, #0]
 8003856:	9901      	ldr	r1, [sp, #4]
 8003858:	5d65      	ldrb	r5, [r4, r5]
 800385a:	3001      	adds	r0, #1
 800385c:	54cd      	strb	r5, [r1, r3]
		xRingBuffer->u8start = (xRingBuffer->u8start + 1) % MAX_BUFFER;
 800385e:	4661      	mov	r1, ip
 8003860:	783d      	ldrb	r5, [r7, #0]
 8003862:	3301      	adds	r3, #1
 8003864:	3501      	adds	r5, #1
 8003866:	400d      	ands	r5, r1
 8003868:	703d      	strb	r5, [r7, #0]
	for(uCounter = 0; uCounter < uNumber && uCounter< xRingBuffer->u8available ; uCounter++)
 800386a:	b2dd      	uxtb	r5, r3
 800386c:	b2c0      	uxtb	r0, r0
 800386e:	42aa      	cmp	r2, r5
 8003870:	d8ec      	bhi.n	800384c <RingGetNBytes+0x22>
	xRingBuffer->u8available = xRingBuffer->u8available - uCounter;
 8003872:	7833      	ldrb	r3, [r6, #0]
 8003874:	1a1b      	subs	r3, r3, r0
 8003876:	7033      	strb	r3, [r6, #0]
}
 8003878:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}

0800387a <RingGetAllBytes>:
	return RingGetNBytes(xRingBuffer, buffer, xRingBuffer->u8available);
 800387a:	0003      	movs	r3, r0
{
 800387c:	b510      	push	{r4, lr}
	return RingGetNBytes(xRingBuffer, buffer, xRingBuffer->u8available);
 800387e:	3382      	adds	r3, #130	; 0x82
 8003880:	781a      	ldrb	r2, [r3, #0]
 8003882:	f7ff ffd2 	bl	800382a <RingGetNBytes>
}
 8003886:	bd10      	pop	{r4, pc}

08003888 <getRxBuffer>:
 *
 * @return buffer size if OK, ERR_BUFF_OVERFLOW if u8BufferSize >= MAX_BUFFER
 * @ingroup buffer
 */
int8_t getRxBuffer(modbusHandler_t *modH)
{
 8003888:	b570      	push	{r4, r5, r6, lr}
 800388a:	0004      	movs	r4, r0
    bool bBuffOverflow = false;

    if (modH->EN_Port)
 800388c:	68c0      	ldr	r0, [r0, #12]
 800388e:	2800      	cmp	r0, #0
 8003890:	d003      	beq.n	800389a <getRxBuffer+0x12>
    {
    	HAL_GPIO_WritePin(modH->EN_Port, modH->EN_Pin, GPIO_PIN_RESET);
 8003892:	2200      	movs	r2, #0
 8003894:	8a21      	ldrh	r1, [r4, #16]
 8003896:	f7fe f8f5 	bl	8001a84 <HAL_GPIO_WritePin>
return xRingBuffer->u8available;
 800389a:	0023      	movs	r3, r4
    }

    modH->u8BufferSize = RingCountBytes(&modH->xBufferRX);
 800389c:	0025      	movs	r5, r4
return xRingBuffer->u8available;
 800389e:	0020      	movs	r0, r4
    modH->u8BufferSize = RingCountBytes(&modH->xBufferRX);
 80038a0:	0021      	movs	r1, r4
return xRingBuffer->u8available;
 80038a2:	334b      	adds	r3, #75	; 0x4b
 80038a4:	33ff      	adds	r3, #255	; 0xff
    modH->u8BufferSize = RingCountBytes(&modH->xBufferRX);
 80038a6:	781b      	ldrb	r3, [r3, #0]
 80038a8:	3593      	adds	r5, #147	; 0x93
 80038aa:	702b      	strb	r3, [r5, #0]
 80038ac:	3113      	adds	r1, #19
return xRingBuffer->u8available;
 80038ae:	30c8      	adds	r0, #200	; 0xc8
    RingGetAllBytes(&modH->xBufferRX, modH->au8Buffer);
 80038b0:	f7ff ffe3 	bl	800387a <RingGetAllBytes>

    modH->u16InCnt++;
 80038b4:	2000      	movs	r0, #0
 80038b6:	349c      	adds	r4, #156	; 0x9c
 80038b8:	8823      	ldrh	r3, [r4, #0]
 80038ba:	3301      	adds	r3, #1
 80038bc:	8023      	strh	r3, [r4, #0]
    if (bBuffOverflow)
    {
    	modH->u16errCnt++;
        return ERR_BUFF_OVERFLOW;  //using queues this will not happen
    }
    return modH->u8BufferSize;
 80038be:	5628      	ldrsb	r0, [r5, r0]
}
 80038c0:	bd70      	pop	{r4, r5, r6, pc}
	...

080038c4 <ModbusInit>:
{
 80038c4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  if (numberHandlers < MAX_M_HANDLERS)
 80038c6:	4d31      	ldr	r5, [pc, #196]	; (800398c <ModbusInit+0xc8>)
{
 80038c8:	0004      	movs	r4, r0
  if (numberHandlers < MAX_M_HANDLERS)
 80038ca:	782b      	ldrb	r3, [r5, #0]
 80038cc:	2b01      	cmp	r3, #1
 80038ce:	d85c      	bhi.n	800398a <ModbusInit+0xc6>
xRingBuffer->u8start = 0;
 80038d0:	0003      	movs	r3, r0
 80038d2:	2700      	movs	r7, #0
 80038d4:	3349      	adds	r3, #73	; 0x49
 80038d6:	33ff      	adds	r3, #255	; 0xff
 80038d8:	701f      	strb	r7, [r3, #0]
xRingBuffer->u8end = 0;
 80038da:	705f      	strb	r7, [r3, #1]
xRingBuffer->u8available = 0;
 80038dc:	709f      	strb	r7, [r3, #2]
	  if(modH->uiModbusType == SLAVE_RTU)
 80038de:	7803      	ldrb	r3, [r0, #0]
 80038e0:	2b03      	cmp	r3, #3
 80038e2:	d10d      	bne.n	8003900 <ModbusInit+0x3c>
	  	  modH->myTaskModbusAHandle = osThreadNew(StartTaskModbusSlave, modH, &myTaskModbusA_attributes);
 80038e4:	0001      	movs	r1, r0
 80038e6:	4a2a      	ldr	r2, [pc, #168]	; (8003990 <ModbusInit+0xcc>)
 80038e8:	482a      	ldr	r0, [pc, #168]	; (8003994 <ModbusInit+0xd0>)
 80038ea:	f000 fda7 	bl	800443c <osThreadNew>
 80038ee:	0023      	movs	r3, r4
 80038f0:	33b8      	adds	r3, #184	; 0xb8
		  modH->QueueTelegramHandle = osMessageQueueNew (MAX_TELEGRAMS, sizeof(modbus_t), &QueueTelegram_attributes);
 80038f2:	6018      	str	r0, [r3, #0]
	  if  (modH->myTaskModbusAHandle == NULL)
 80038f4:	0023      	movs	r3, r4
 80038f6:	33b8      	adds	r3, #184	; 0xb8
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	2b00      	cmp	r3, #0
 80038fc:	d125      	bne.n	800394a <ModbusInit+0x86>
		  while(1); //Error creating modbus task, check heap and stack size
 80038fe:	e7fe      	b.n	80038fe <ModbusInit+0x3a>
	  else if (modH->uiModbusType == MASTER_RTU)
 8003900:	2b04      	cmp	r3, #4
 8003902:	d11e      	bne.n	8003942 <ModbusInit+0x7e>
		  modH->myTaskModbusAHandle = osThreadNew(StartTaskModbusMaster, modH, &myTaskModbusB_attributes);
 8003904:	0001      	movs	r1, r0
 8003906:	4a24      	ldr	r2, [pc, #144]	; (8003998 <ModbusInit+0xd4>)
 8003908:	4824      	ldr	r0, [pc, #144]	; (800399c <ModbusInit+0xd8>)
 800390a:	f000 fd97 	bl	800443c <osThreadNew>
 800390e:	0023      	movs	r3, r4
		  modH->xTimerTimeout=xTimerCreate("xTimerTimeout",  // Just a text name, not used by the kernel.
 8003910:	0026      	movs	r6, r4
		  modH->myTaskModbusAHandle = osThreadNew(StartTaskModbusMaster, modH, &myTaskModbusB_attributes);
 8003912:	33b8      	adds	r3, #184	; 0xb8
 8003914:	6018      	str	r0, [r3, #0]
				  	  	modH->u16timeOut ,     		// The timer period in ticks.
 8003916:	3b16      	subs	r3, #22
		  modH->xTimerTimeout=xTimerCreate("xTimerTimeout",  // Just a text name, not used by the kernel.
 8003918:	8819      	ldrh	r1, [r3, #0]
 800391a:	4b21      	ldr	r3, [pc, #132]	; (80039a0 <ModbusInit+0xdc>)
 800391c:	36c0      	adds	r6, #192	; 0xc0
 800391e:	9300      	str	r3, [sp, #0]
 8003920:	003a      	movs	r2, r7
 8003922:	6833      	ldr	r3, [r6, #0]
 8003924:	481f      	ldr	r0, [pc, #124]	; (80039a4 <ModbusInit+0xe0>)
 8003926:	f002 f86b 	bl	8005a00 <xTimerCreate>
 800392a:	6030      	str	r0, [r6, #0]
		  if(modH->xTimerTimeout == NULL)
 800392c:	2800      	cmp	r0, #0
 800392e:	d100      	bne.n	8003932 <ModbusInit+0x6e>
			  while(1); //error creating timer, check heap and stack size
 8003930:	e7fe      	b.n	8003930 <ModbusInit+0x6c>
		  modH->QueueTelegramHandle = osMessageQueueNew (MAX_TELEGRAMS, sizeof(modbus_t), &QueueTelegram_attributes);
 8003932:	2110      	movs	r1, #16
 8003934:	2002      	movs	r0, #2
 8003936:	4a1c      	ldr	r2, [pc, #112]	; (80039a8 <ModbusInit+0xe4>)
 8003938:	f000 fe2a 	bl	8004590 <osMessageQueueNew>
		  if(modH->QueueTelegramHandle == NULL)
 800393c:	2800      	cmp	r0, #0
 800393e:	d101      	bne.n	8003944 <ModbusInit+0x80>
			  while(1); //error creating queue for telegrams, check heap and stack size
 8003940:	e7fe      	b.n	8003940 <ModbusInit+0x7c>
		  while(1); //Error Modbus type not supported choose a valid Type
 8003942:	e7fe      	b.n	8003942 <ModbusInit+0x7e>
		  modH->QueueTelegramHandle = osMessageQueueNew (MAX_TELEGRAMS, sizeof(modbus_t), &QueueTelegram_attributes);
 8003944:	0023      	movs	r3, r4
 8003946:	33b4      	adds	r3, #180	; 0xb4
 8003948:	e7d3      	b.n	80038f2 <ModbusInit+0x2e>
	  modH->xTimerT35 = xTimerCreate("TimerT35",         // Just a text name, not used by the kernel.
 800394a:	0026      	movs	r6, r4
 800394c:	4b17      	ldr	r3, [pc, #92]	; (80039ac <ModbusInit+0xe8>)
 800394e:	36bc      	adds	r6, #188	; 0xbc
 8003950:	9300      	str	r3, [sp, #0]
 8003952:	2200      	movs	r2, #0
 8003954:	2105      	movs	r1, #5
 8003956:	6833      	ldr	r3, [r6, #0]
 8003958:	4815      	ldr	r0, [pc, #84]	; (80039b0 <ModbusInit+0xec>)
 800395a:	f002 f851 	bl	8005a00 <xTimerCreate>
 800395e:	6030      	str	r0, [r6, #0]
	  if (modH->xTimerT35 == NULL)
 8003960:	2800      	cmp	r0, #0
 8003962:	d100      	bne.n	8003966 <ModbusInit+0xa2>
		  while(1); //Error creating the timer, check heap and stack size
 8003964:	e7fe      	b.n	8003964 <ModbusInit+0xa0>
	  modH->ModBusSphrHandle = osSemaphoreNew(1, 1, &ModBusSphr_attributes);
 8003966:	2101      	movs	r1, #1
 8003968:	4a12      	ldr	r2, [pc, #72]	; (80039b4 <ModbusInit+0xf0>)
 800396a:	0008      	movs	r0, r1
 800396c:	f000 fdc7 	bl	80044fe <osSemaphoreNew>
 8003970:	0023      	movs	r3, r4
 8003972:	33c4      	adds	r3, #196	; 0xc4
 8003974:	6018      	str	r0, [r3, #0]
	  if(modH->ModBusSphrHandle == NULL)
 8003976:	2800      	cmp	r0, #0
 8003978:	d100      	bne.n	800397c <ModbusInit+0xb8>
		  while(1); //Error creating the semaphore, check heap and stack size
 800397a:	e7fe      	b.n	800397a <ModbusInit+0xb6>
	  mHandlers[numberHandlers] = modH;
 800397c:	782b      	ldrb	r3, [r5, #0]
 800397e:	4a0e      	ldr	r2, [pc, #56]	; (80039b8 <ModbusInit+0xf4>)
 8003980:	0099      	lsls	r1, r3, #2
	  numberHandlers++;
 8003982:	3301      	adds	r3, #1
 8003984:	702b      	strb	r3, [r5, #0]
	  mHandlers[numberHandlers] = modH;
 8003986:	508c      	str	r4, [r1, r2]
}
 8003988:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
	  while(1); //error no more Modbus handlers supported
 800398a:	e7fe      	b.n	800398a <ModbusInit+0xc6>
 800398c:	2000002c 	.word	0x2000002c
 8003990:	08006214 	.word	0x08006214
 8003994:	08003ae9 	.word	0x08003ae9
 8003998:	08006238 	.word	0x08006238
 800399c:	08003fd1 	.word	0x08003fd1
 80039a0:	080037c1 	.word	0x080037c1
 80039a4:	0800618c 	.word	0x0800618c
 80039a8:	080061f4 	.word	0x080061f4
 80039ac:	0800376d 	.word	0x0800376d
 80039b0:	0800619a 	.word	0x0800619a
 80039b4:	080061e4 	.word	0x080061e4
 80039b8:	20001334 	.word	0x20001334

080039bc <ModbusStart>:
{
 80039bc:	b510      	push	{r4, lr}
 80039be:	0004      	movs	r4, r0
	if (modH->EN_Port != NULL )
 80039c0:	68c0      	ldr	r0, [r0, #12]
 80039c2:	2800      	cmp	r0, #0
 80039c4:	d003      	beq.n	80039ce <ModbusStart+0x12>
    	HAL_GPIO_WritePin(modH->EN_Port, modH->EN_Pin, GPIO_PIN_RESET);
 80039c6:	2200      	movs	r2, #0
 80039c8:	8a21      	ldrh	r1, [r4, #16]
 80039ca:	f7fe f85b 	bl	8001a84 <HAL_GPIO_WritePin>
    if (modH->uiModbusType == SLAVE_RTU &&  modH->au16regs == NULL )
 80039ce:	7823      	ldrb	r3, [r4, #0]
 80039d0:	2b03      	cmp	r3, #3
 80039d2:	d105      	bne.n	80039e0 <ModbusStart+0x24>
 80039d4:	0023      	movs	r3, r4
 80039d6:	3398      	adds	r3, #152	; 0x98
 80039d8:	681b      	ldr	r3, [r3, #0]
 80039da:	2b00      	cmp	r3, #0
 80039dc:	d100      	bne.n	80039e0 <ModbusStart+0x24>
    	while(1); //ERROR define the DATA pointer shared through Modbus
 80039de:	e7fe      	b.n	80039de <ModbusStart+0x22>
    while (HAL_UART_GetState(modH->port) != HAL_UART_STATE_READY)
 80039e0:	6860      	ldr	r0, [r4, #4]
 80039e2:	f7ff fb1d 	bl	8003020 <HAL_UART_GetState>
 80039e6:	2820      	cmp	r0, #32
 80039e8:	d1fa      	bne.n	80039e0 <ModbusStart+0x24>
    if(HAL_UART_Receive_IT(modH->port, &modH->dataRX, 1) != HAL_OK)
 80039ea:	0021      	movs	r1, r4
 80039ec:	2201      	movs	r2, #1
 80039ee:	6860      	ldr	r0, [r4, #4]
 80039f0:	31b2      	adds	r1, #178	; 0xb2
 80039f2:	f7ff fded 	bl	80035d0 <HAL_UART_Receive_IT>
 80039f6:	2800      	cmp	r0, #0
 80039f8:	d000      	beq.n	80039fc <ModbusStart+0x40>
        while(1)
 80039fa:	e7fe      	b.n	80039fa <ModbusStart+0x3e>
    modH->u8lastRec = modH->u8BufferSize = 0;
 80039fc:	0023      	movs	r3, r4
 80039fe:	3393      	adds	r3, #147	; 0x93
 8003a00:	7058      	strb	r0, [r3, #1]
 8003a02:	7018      	strb	r0, [r3, #0]
    modH->u16InCnt = modH->u16OutCnt = modH->u16errCnt = 0;
 8003a04:	34a0      	adds	r4, #160	; 0xa0
    modH->u8lastRec = modH->u8BufferSize = 0;
 8003a06:	3301      	adds	r3, #1
    modH->u16InCnt = modH->u16OutCnt = modH->u16errCnt = 0;
 8003a08:	6098      	str	r0, [r3, #8]
 8003a0a:	8020      	strh	r0, [r4, #0]
}
 8003a0c:	bd10      	pop	{r4, pc}
	...

08003a10 <calcCRC>:
 * @return uint16_t calculated CRC value for the message
 * @ingroup Buffer
 * @ingroup u8length
 */
uint16_t calcCRC(uint8_t *Buffer, uint8_t u8length)
{
 8003a10:	b5f0      	push	{r4, r5, r6, r7, lr}
    unsigned int temp, temp2, flag;
    temp = 0xFFFF;
    for (unsigned char i = 0; i < u8length; i++)
    {
        temp = temp ^ Buffer[i];
 8003a12:	2408      	movs	r4, #8
        for (unsigned char j = 1; j <= 8; j++)
        {
            flag = temp & 0x0001;
 8003a14:	2501      	movs	r5, #1
    temp = 0xFFFF;
 8003a16:	4b0c      	ldr	r3, [pc, #48]	; (8003a48 <calcCRC+0x38>)
            temp >>=1;
            if (flag)
                temp ^= 0xA001;
 8003a18:	4e0c      	ldr	r6, [pc, #48]	; (8003a4c <calcCRC+0x3c>)
 8003a1a:	1841      	adds	r1, r0, r1
    for (unsigned char i = 0; i < u8length; i++)
 8003a1c:	4288      	cmp	r0, r1
 8003a1e:	d104      	bne.n	8003a2a <calcCRC+0x1a>
        }
    }
    // Reverse byte order.
    temp2 = temp >> 8;
 8003a20:	0a18      	lsrs	r0, r3, #8
    temp = (temp << 8) | temp2;
 8003a22:	021b      	lsls	r3, r3, #8
 8003a24:	4318      	orrs	r0, r3
    temp &= 0xFFFF;
    // the returned value is already swapped
    // crcLo byte is first & crcHi byte is last
    return temp;
 8003a26:	b280      	uxth	r0, r0

}
 8003a28:	bdf0      	pop	{r4, r5, r6, r7, pc}
        temp = temp ^ Buffer[i];
 8003a2a:	7802      	ldrb	r2, [r0, #0]
 8003a2c:	4053      	eors	r3, r2
 8003a2e:	0022      	movs	r2, r4
            flag = temp & 0x0001;
 8003a30:	001f      	movs	r7, r3
            temp >>=1;
 8003a32:	085b      	lsrs	r3, r3, #1
            flag = temp & 0x0001;
 8003a34:	402f      	ands	r7, r5
            if (flag)
 8003a36:	d000      	beq.n	8003a3a <calcCRC+0x2a>
                temp ^= 0xA001;
 8003a38:	4073      	eors	r3, r6
        for (unsigned char j = 1; j <= 8; j++)
 8003a3a:	3a01      	subs	r2, #1
 8003a3c:	b2d2      	uxtb	r2, r2
 8003a3e:	2a00      	cmp	r2, #0
 8003a40:	d1f6      	bne.n	8003a30 <calcCRC+0x20>
    for (unsigned char i = 0; i < u8length; i++)
 8003a42:	3001      	adds	r0, #1
 8003a44:	e7ea      	b.n	8003a1c <calcCRC+0xc>
 8003a46:	46c0      	nop			; (mov r8, r8)
 8003a48:	0000ffff 	.word	0x0000ffff
 8003a4c:	0000a001 	.word	0x0000a001

08003a50 <sendTxBuffer>:
 *
 * @return nothing
 * @ingroup modH Modbus handler
 */
void sendTxBuffer(modbusHandler_t *modH)
{
 8003a50:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    // append CRC to message
    uint16_t u16crc = calcCRC(modH->au8Buffer, modH->u8BufferSize);
 8003a52:	0006      	movs	r6, r0
 8003a54:	0007      	movs	r7, r0
 8003a56:	3693      	adds	r6, #147	; 0x93
 8003a58:	7835      	ldrb	r5, [r6, #0]
 8003a5a:	3713      	adds	r7, #19
{
 8003a5c:	0004      	movs	r4, r0
    uint16_t u16crc = calcCRC(modH->au8Buffer, modH->u8BufferSize);
 8003a5e:	0029      	movs	r1, r5
 8003a60:	0038      	movs	r0, r7
 8003a62:	f7ff ffd5 	bl	8003a10 <calcCRC>
    modH->au8Buffer[ modH->u8BufferSize ] = u16crc >> 8;
 8003a66:	1963      	adds	r3, r4, r5
 8003a68:	0a02      	lsrs	r2, r0, #8
 8003a6a:	74da      	strb	r2, [r3, #19]
    modH->u8BufferSize++;
 8003a6c:	1c6b      	adds	r3, r5, #1
    modH->au8Buffer[ modH->u8BufferSize ] = u16crc & 0x00ff;
 8003a6e:	b2db      	uxtb	r3, r3
 8003a70:	18e3      	adds	r3, r4, r3
    modH->u8BufferSize++;
 8003a72:	3502      	adds	r5, #2
    modH->au8Buffer[ modH->u8BufferSize ] = u16crc & 0x00ff;
 8003a74:	74d8      	strb	r0, [r3, #19]
    modH->u8BufferSize++;
 8003a76:	7035      	strb	r5, [r6, #0]
#if ENABLE_USB_CDC ==1
    if(modH->u8TypeHW == USART_HW)
    {
#endif
    	if (modH->EN_Port != NULL)
 8003a78:	68e0      	ldr	r0, [r4, #12]
 8003a7a:	2800      	cmp	r0, #0
 8003a7c:	d003      	beq.n	8003a86 <sendTxBuffer+0x36>
        {
            // set RS485 transceiver to transmit mode
        	HAL_GPIO_WritePin(modH->EN_Port, modH->EN_Pin, GPIO_PIN_SET);
 8003a7e:	2201      	movs	r2, #1
 8003a80:	8a21      	ldrh	r1, [r4, #16]
 8003a82:	f7fd ffff 	bl	8001a84 <HAL_GPIO_WritePin>
        }

        // transfer buffer to serial line
        HAL_UART_Transmit_IT(modH->port, modH->au8Buffer,  modH->u8BufferSize);
 8003a86:	0039      	movs	r1, r7
 8003a88:	7832      	ldrb	r2, [r6, #0]
 8003a8a:	6860      	ldr	r0, [r4, #4]
 8003a8c:	f7fe fe98 	bl	80027c0 <HAL_UART_Transmit_IT>
        ulTaskNotifyTake(pdTRUE, portMAX_DELAY); //wait notification from TXE interrupt
 8003a90:	2101      	movs	r1, #1
 8003a92:	2001      	movs	r0, #1
 8003a94:	4249      	negs	r1, r1
 8003a96:	f001 fe3b 	bl	8005710 <ulTaskNotifyTake>


         if (modH->EN_Port != NULL)
 8003a9a:	68e3      	ldr	r3, [r4, #12]
             //return RS485 transceiver to receive mode

        	 #if defined(STM32H745xx) || defined(STM32H743xx)  || defined(STM32F303xE)
        	 while((modH->port->Instance->ISR & USART_ISR_TC) ==0 )
             #else
        	 while((modH->port->Instance->ISR & USART_ISR_TC) ==0 )
 8003a9c:	2540      	movs	r5, #64	; 0x40
         if (modH->EN_Port != NULL)
 8003a9e:	2b00      	cmp	r3, #0
 8003aa0:	d117      	bne.n	8003ad2 <sendTxBuffer+0x82>
        	 HAL_GPIO_WritePin(modH->EN_Port, modH->EN_Pin, GPIO_PIN_RESET);
         }


         // set timeout for master query
         if(modH->uiModbusType == MASTER_RTU )
 8003aa2:	7823      	ldrb	r3, [r4, #0]
 8003aa4:	2b04      	cmp	r3, #4
 8003aa6:	d10b      	bne.n	8003ac0 <sendTxBuffer+0x70>
         {
 	    	xTimerReset(modH->xTimerTimeout,0);
 8003aa8:	0023      	movs	r3, r4
 8003aaa:	33c0      	adds	r3, #192	; 0xc0
 8003aac:	681d      	ldr	r5, [r3, #0]
 8003aae:	f001 fb75 	bl	800519c <xTaskGetTickCount>
 8003ab2:	2300      	movs	r3, #0
 8003ab4:	0002      	movs	r2, r0
 8003ab6:	2102      	movs	r1, #2
 8003ab8:	0028      	movs	r0, r5
 8003aba:	9300      	str	r3, [sp, #0]
 8003abc:	f001 ffc6 	bl	8005a4c <xTimerGenericCommand>

	}
#endif


     modH->u8BufferSize = 0;
 8003ac0:	2300      	movs	r3, #0
     // increase message counter
     modH->u16OutCnt++;
 8003ac2:	349e      	adds	r4, #158	; 0x9e
     modH->u8BufferSize = 0;
 8003ac4:	7033      	strb	r3, [r6, #0]
     modH->u16OutCnt++;
 8003ac6:	8823      	ldrh	r3, [r4, #0]
 8003ac8:	3301      	adds	r3, #1
 8003aca:	8023      	strh	r3, [r4, #0]

}
 8003acc:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
        		taskYIELD();
 8003ace:	f002 f933 	bl	8005d38 <vPortYield>
        	 while((modH->port->Instance->ISR & USART_ISR_TC) ==0 )
 8003ad2:	6863      	ldr	r3, [r4, #4]
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	69db      	ldr	r3, [r3, #28]
 8003ad8:	422b      	tst	r3, r5
 8003ada:	d0f8      	beq.n	8003ace <sendTxBuffer+0x7e>
        	 HAL_GPIO_WritePin(modH->EN_Port, modH->EN_Pin, GPIO_PIN_RESET);
 8003adc:	2200      	movs	r2, #0
 8003ade:	8a21      	ldrh	r1, [r4, #16]
 8003ae0:	68e0      	ldr	r0, [r4, #12]
 8003ae2:	f7fd ffcf 	bl	8001a84 <HAL_GPIO_WritePin>
 8003ae6:	e7dc      	b.n	8003aa2 <sendTxBuffer+0x52>

08003ae8 <StartTaskModbusSlave>:
{
 8003ae8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003aea:	0004      	movs	r4, r0
 8003aec:	b095      	sub	sp, #84	; 0x54
	  ulTaskNotifyTake(pdTRUE, portMAX_DELAY); /* Block indefinitely until a Modbus Frame arrives */
 8003aee:	2101      	movs	r1, #1
 8003af0:	2001      	movs	r0, #1
 8003af2:	4249      	negs	r1, r1
 8003af4:	f001 fe0c 	bl	8005710 <ulTaskNotifyTake>
	  modH->u8BufferSize = RingCountBytes(&modH->xBufferRX);
 8003af8:	0023      	movs	r3, r4
	  modH->i8lastError = 0;
 8003afa:	2200      	movs	r2, #0
	  modH->u8BufferSize = RingCountBytes(&modH->xBufferRX);
 8003afc:	334b      	adds	r3, #75	; 0x4b
	  modH->i8lastError = 0;
 8003afe:	74a2      	strb	r2, [r4, #18]
	  modH->u8BufferSize = RingCountBytes(&modH->xBufferRX);
 8003b00:	33ff      	adds	r3, #255	; 0xff
 8003b02:	7819      	ldrb	r1, [r3, #0]
 8003b04:	3bb7      	subs	r3, #183	; 0xb7
 8003b06:	7019      	strb	r1, [r3, #0]
	  if (modH->EN_Port != NULL )
 8003b08:	68e0      	ldr	r0, [r4, #12]
 8003b0a:	4290      	cmp	r0, r2
 8003b0c:	d002      	beq.n	8003b14 <StartTaskModbusSlave+0x2c>
	   	HAL_GPIO_WritePin(modH->EN_Port, modH->EN_Pin, GPIO_PIN_RESET); // is this required?
 8003b0e:	8a21      	ldrh	r1, [r4, #16]
 8003b10:	f7fd ffb8 	bl	8001a84 <HAL_GPIO_WritePin>
 	  i8state = getRxBuffer(modH);
 8003b14:	0020      	movs	r0, r4
 8003b16:	f7ff feb7 	bl	8003888 <getRxBuffer>
	  if (i8state < 7){
 8003b1a:	2806      	cmp	r0, #6
 8003b1c:	dc07      	bgt.n	8003b2e <StartTaskModbusSlave+0x46>
		  modH->i8lastError = ERR_BAD_SIZE;
 8003b1e:	23fa      	movs	r3, #250	; 0xfa
		  modH->u16errCnt++;
 8003b20:	0022      	movs	r2, r4
		  modH->i8lastError = ERR_BAD_SIZE;
 8003b22:	74a3      	strb	r3, [r4, #18]
		  modH->u16errCnt++;
 8003b24:	32a0      	adds	r2, #160	; 0xa0
 8003b26:	8813      	ldrh	r3, [r2, #0]
 8003b28:	3301      	adds	r3, #1
 8003b2a:	8013      	strh	r3, [r2, #0]
		  continue;
 8003b2c:	e7df      	b.n	8003aee <StartTaskModbusSlave+0x6>
	  if ( modH->au8Buffer[ID] !=  modH->u8id) continue;
 8003b2e:	7a26      	ldrb	r6, [r4, #8]
 8003b30:	7ce3      	ldrb	r3, [r4, #19]
 8003b32:	42b3      	cmp	r3, r6
 8003b34:	d1db      	bne.n	8003aee <StartTaskModbusSlave+0x6>
	        ((modH->au8Buffer[modH->u8BufferSize - 2] << 8)
 8003b36:	0023      	movs	r3, r4
	    if ( calcCRC( modH->au8Buffer,  modH->u8BufferSize-2 ) != u16MsgCRC )
 8003b38:	0020      	movs	r0, r4
	        ((modH->au8Buffer[modH->u8BufferSize - 2] << 8)
 8003b3a:	3393      	adds	r3, #147	; 0x93
 8003b3c:	781d      	ldrb	r5, [r3, #0]
	    if ( calcCRC( modH->au8Buffer,  modH->u8BufferSize-2 ) != u16MsgCRC )
 8003b3e:	3013      	adds	r0, #19
 8003b40:	1ea9      	subs	r1, r5, #2
 8003b42:	b2c9      	uxtb	r1, r1
 8003b44:	f7ff ff64 	bl	8003a10 <calcCRC>
	        ((modH->au8Buffer[modH->u8BufferSize - 2] << 8)
 8003b48:	1965      	adds	r5, r4, r5
 8003b4a:	7c6a      	ldrb	r2, [r5, #17]
	         | modH->au8Buffer[modH->u8BufferSize - 1]); // combine the crc Low & High bytes
 8003b4c:	7cab      	ldrb	r3, [r5, #18]
	        ((modH->au8Buffer[modH->u8BufferSize - 2] << 8)
 8003b4e:	0212      	lsls	r2, r2, #8
	    if ( calcCRC( modH->au8Buffer,  modH->u8BufferSize-2 ) != u16MsgCRC )
 8003b50:	4313      	orrs	r3, r2
 8003b52:	4283      	cmp	r3, r0
 8003b54:	d007      	beq.n	8003b66 <StartTaskModbusSlave+0x7e>
	    	modH->u16errCnt ++;
 8003b56:	0022      	movs	r2, r4
	        return NO_REPLY;
 8003b58:	25ff      	movs	r5, #255	; 0xff
	    	modH->u16errCnt ++;
 8003b5a:	32a0      	adds	r2, #160	; 0xa0
 8003b5c:	8813      	ldrh	r3, [r2, #0]
 8003b5e:	3301      	adds	r3, #1
 8003b60:	8013      	strh	r3, [r2, #0]
		  modH->i8lastError = u8exception;
 8003b62:	74a5      	strb	r5, [r4, #18]
		  continue;
 8003b64:	e7c3      	b.n	8003aee <StartTaskModbusSlave+0x6>
	        if (fctsupported[i] == modH->au8Buffer[FUNC])
 8003b66:	2200      	movs	r2, #0
 8003b68:	7d23      	ldrb	r3, [r4, #20]
 8003b6a:	49d4      	ldr	r1, [pc, #848]	; (8003ebc <StartTaskModbusSlave+0x3d4>)
 8003b6c:	5c50      	ldrb	r0, [r2, r1]
 8003b6e:	4298      	cmp	r0, r3
 8003b70:	d100      	bne.n	8003b74 <StartTaskModbusSlave+0x8c>
 8003b72:	e214      	b.n	8003f9e <StartTaskModbusSlave+0x4b6>
	    for (uint8_t i = 0; i< sizeof( fctsupported ); i++)
 8003b74:	3201      	adds	r2, #1
 8003b76:	2a08      	cmp	r2, #8
 8003b78:	d1f8      	bne.n	8003b6c <StartTaskModbusSlave+0x84>
	    	modH->u16errCnt ++;
 8003b7a:	0021      	movs	r1, r4
 8003b7c:	31a0      	adds	r1, #160	; 0xa0
 8003b7e:	880a      	ldrh	r2, [r1, #0]
	        return EXC_FUNC_CODE;
 8003b80:	2501      	movs	r5, #1
	    	modH->u16errCnt ++;
 8003b82:	3201      	adds	r2, #1
 8003b84:	800a      	strh	r2, [r1, #0]
	  if (u8exception > 0)
 8003b86:	e023      	b.n	8003bd0 <StartTaskModbusSlave+0xe8>
	W.u8[0] = L;
 8003b88:	25ff      	movs	r5, #255	; 0xff
 8003b8a:	980b      	ldr	r0, [sp, #44]	; 0x2c
 8003b8c:	7da1      	ldrb	r1, [r4, #22]
 8003b8e:	43a8      	bics	r0, r5
 8003b90:	4308      	orrs	r0, r1
	        u16regs = word( modH->au8Buffer[ ADD_HI ], modH->au8Buffer[ ADD_LO ]) / 16;
 8003b92:	7d62      	ldrb	r2, [r4, #21]
	W.u8[1] = H;
 8003b94:	49ca      	ldr	r1, [pc, #808]	; (8003ec0 <StartTaskModbusSlave+0x3d8>)
 8003b96:	0212      	lsls	r2, r2, #8
 8003b98:	4008      	ands	r0, r1
 8003b9a:	4310      	orrs	r0, r2
	return W.u16[0];
 8003b9c:	466a      	mov	r2, sp
	W.u8[1] = H;
 8003b9e:	900b      	str	r0, [sp, #44]	; 0x2c
	return W.u16[0];
 8003ba0:	8d92      	ldrh	r2, [r2, #44]	; 0x2c
	W.u8[0] = L;
 8003ba2:	7e27      	ldrb	r7, [r4, #24]
	        u16regs = word( modH->au8Buffer[ ADD_HI ], modH->au8Buffer[ ADD_LO ]) / 16;
 8003ba4:	0912      	lsrs	r2, r2, #4
 8003ba6:	4694      	mov	ip, r2
	W.u8[0] = L;
 8003ba8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
	        u16regs += word( modH->au8Buffer[ NB_HI ], modH->au8Buffer[ NB_LO ]) /16;
 8003baa:	7de0      	ldrb	r0, [r4, #23]
	W.u8[0] = L;
 8003bac:	43aa      	bics	r2, r5
 8003bae:	0015      	movs	r5, r2
	return W.u16[0];
 8003bb0:	466a      	mov	r2, sp
	W.u8[0] = L;
 8003bb2:	433d      	orrs	r5, r7
	W.u8[1] = H;
 8003bb4:	0200      	lsls	r0, r0, #8
 8003bb6:	4029      	ands	r1, r5
 8003bb8:	4301      	orrs	r1, r0
 8003bba:	910c      	str	r1, [sp, #48]	; 0x30
	return W.u16[0];
 8003bbc:	8e11      	ldrh	r1, [r2, #48]	; 0x30
	        if (u16regs > modH->u16regsize) return EXC_ADDR_RANGE;
 8003bbe:	0020      	movs	r0, r4
	        u16regs += word( modH->au8Buffer[ NB_HI ], modH->au8Buffer[ NB_LO ]) /16;
 8003bc0:	0909      	lsrs	r1, r1, #4
	        if (u16regs > modH->u16regsize) return EXC_ADDR_RANGE;
 8003bc2:	000a      	movs	r2, r1
 8003bc4:	30b0      	adds	r0, #176	; 0xb0
 8003bc6:	8800      	ldrh	r0, [r0, #0]
 8003bc8:	4462      	add	r2, ip
 8003bca:	4290      	cmp	r0, r2
 8003bcc:	d220      	bcs.n	8003c10 <StartTaskModbusSlave+0x128>
 8003bce:	2502      	movs	r5, #2
    modH->au8Buffer[ FUNC ]    = u8func + 0x80;
 8003bd0:	3b80      	subs	r3, #128	; 0x80
 8003bd2:	7523      	strb	r3, [r4, #20]
    modH->u8BufferSize         = EXCEPTION_SIZE;
 8003bd4:	0023      	movs	r3, r4
 8003bd6:	2203      	movs	r2, #3
 8003bd8:	3393      	adds	r3, #147	; 0x93
    modH->au8Buffer[ ID ]      = modH->u8id;
 8003bda:	74e6      	strb	r6, [r4, #19]
    modH->au8Buffer[ 2 ]       = u8exception;
 8003bdc:	7565      	strb	r5, [r4, #21]
			  sendTxBuffer(modH);
 8003bde:	0020      	movs	r0, r4
    modH->u8BufferSize         = EXCEPTION_SIZE;
 8003be0:	701a      	strb	r2, [r3, #0]
			  sendTxBuffer(modH);
 8003be2:	f7ff ff35 	bl	8003a50 <sendTxBuffer>
 8003be6:	e7bc      	b.n	8003b62 <StartTaskModbusSlave+0x7a>
	W.u8[0] = L;
 8003be8:	20ff      	movs	r0, #255	; 0xff
 8003bea:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 8003bec:	7da1      	ldrb	r1, [r4, #22]
 8003bee:	4385      	bics	r5, r0
 8003bf0:	0028      	movs	r0, r5
	        u16regs = word( modH->au8Buffer[ ADD_HI ], modH->au8Buffer[ ADD_LO ]) / 16;
 8003bf2:	7d62      	ldrb	r2, [r4, #21]
	W.u8[0] = L;
 8003bf4:	4308      	orrs	r0, r1
	W.u8[1] = H;
 8003bf6:	49b2      	ldr	r1, [pc, #712]	; (8003ec0 <StartTaskModbusSlave+0x3d8>)
 8003bf8:	0212      	lsls	r2, r2, #8
 8003bfa:	4001      	ands	r1, r0
 8003bfc:	4311      	orrs	r1, r2
 8003bfe:	910a      	str	r1, [sp, #40]	; 0x28
	return W.u16[0];
 8003c00:	466a      	mov	r2, sp
	        if (u16regs > modH->u16regsize) return EXC_ADDR_RANGE;
 8003c02:	0021      	movs	r1, r4
	return W.u16[0];
 8003c04:	8d12      	ldrh	r2, [r2, #40]	; 0x28
	        if (u16regs > modH->u16regsize) return EXC_ADDR_RANGE;
 8003c06:	31b0      	adds	r1, #176	; 0xb0
 8003c08:	8809      	ldrh	r1, [r1, #0]
 8003c0a:	0912      	lsrs	r2, r2, #4
	        if (u16regs > modH->u16regsize) return EXC_ADDR_RANGE;
 8003c0c:	4291      	cmp	r1, r2
 8003c0e:	d3de      	bcc.n	8003bce <StartTaskModbusSlave+0xe6>
	  modH->i8lastError = 0;
 8003c10:	2300      	movs	r3, #0
 8003c12:	74a3      	strb	r3, [r4, #18]
	  xSemaphoreTake(modH->ModBusSphrHandle , portMAX_DELAY); //before processing the message get the semaphore
 8003c14:	0023      	movs	r3, r4
 8003c16:	2101      	movs	r1, #1
 8003c18:	33c4      	adds	r3, #196	; 0xc4
 8003c1a:	6818      	ldr	r0, [r3, #0]
 8003c1c:	4249      	negs	r1, r1
 8003c1e:	f000 ffe2 	bl	8004be6 <xQueueSemaphoreTake>
	    switch(modH->au8Buffer[ FUNC ] )
 8003c22:	7d20      	ldrb	r0, [r4, #20]
 8003c24:	3801      	subs	r0, #1
 8003c26:	280f      	cmp	r0, #15
 8003c28:	d900      	bls.n	8003c2c <StartTaskModbusSlave+0x144>
 8003c2a:	e0dd      	b.n	8003de8 <StartTaskModbusSlave+0x300>
 8003c2c:	f7fc fa8a 	bl	8000144 <__gnu_thumb1_case_uhi>
 8003c30:	003e003e 	.word	0x003e003e
 8003c34:	00aa00aa 	.word	0x00aa00aa
 8003c38:	012600f8 	.word	0x012600f8
 8003c3c:	00dc00dc 	.word	0x00dc00dc
 8003c40:	00dc00dc 	.word	0x00dc00dc
 8003c44:	00dc00dc 	.word	0x00dc00dc
 8003c48:	00dc00dc 	.word	0x00dc00dc
 8003c4c:	0190014a 	.word	0x0190014a
	W.u8[0] = L;
 8003c50:	20ff      	movs	r0, #255	; 0xff
 8003c52:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8003c54:	7da1      	ldrb	r1, [r4, #22]
 8003c56:	4385      	bics	r5, r0
 8003c58:	0028      	movs	r0, r5
	        u16regs = word( modH->au8Buffer[ ADD_HI ], modH->au8Buffer[ ADD_LO ]);
 8003c5a:	7d62      	ldrb	r2, [r4, #21]
	W.u8[0] = L;
 8003c5c:	4308      	orrs	r0, r1
	W.u8[1] = H;
 8003c5e:	4998      	ldr	r1, [pc, #608]	; (8003ec0 <StartTaskModbusSlave+0x3d8>)
 8003c60:	0212      	lsls	r2, r2, #8
 8003c62:	4001      	ands	r1, r0
 8003c64:	4311      	orrs	r1, r2
 8003c66:	9109      	str	r1, [sp, #36]	; 0x24
	        if (u16regs > modH-> u16regsize) return EXC_ADDR_RANGE;
 8003c68:	0021      	movs	r1, r4
	return W.u16[0];
 8003c6a:	466a      	mov	r2, sp
	        if (u16regs > modH-> u16regsize) return EXC_ADDR_RANGE;
 8003c6c:	31b0      	adds	r1, #176	; 0xb0
	return W.u16[0];
 8003c6e:	8c92      	ldrh	r2, [r2, #36]	; 0x24
	        if (u16regs > modH-> u16regsize) return EXC_ADDR_RANGE;
 8003c70:	8809      	ldrh	r1, [r1, #0]
 8003c72:	e7cb      	b.n	8003c0c <StartTaskModbusSlave+0x124>
	W.u8[0] = L;
 8003c74:	20ff      	movs	r0, #255	; 0xff
 8003c76:	9f08      	ldr	r7, [sp, #32]
 8003c78:	9d07      	ldr	r5, [sp, #28]
 8003c7a:	4387      	bics	r7, r0
 8003c7c:	4385      	bics	r5, r0
 8003c7e:	0038      	movs	r0, r7
 8003c80:	7da2      	ldrb	r2, [r4, #22]
	        u16regs = word( modH->au8Buffer[ ADD_HI ], modH->au8Buffer[ ADD_LO ]);
 8003c82:	7d61      	ldrb	r1, [r4, #21]
	W.u8[0] = L;
 8003c84:	4315      	orrs	r5, r2
	W.u8[1] = H;
 8003c86:	4a8e      	ldr	r2, [pc, #568]	; (8003ec0 <StartTaskModbusSlave+0x3d8>)
 8003c88:	0209      	lsls	r1, r1, #8
 8003c8a:	4015      	ands	r5, r2
 8003c8c:	430d      	orrs	r5, r1
 8003c8e:	9507      	str	r5, [sp, #28]
	W.u8[0] = L;
 8003c90:	7e25      	ldrb	r5, [r4, #24]
	        u16regs += word( modH->au8Buffer[ NB_HI ], modH->au8Buffer[ NB_LO ]);
 8003c92:	7de1      	ldrb	r1, [r4, #23]
	W.u8[0] = L;
 8003c94:	4328      	orrs	r0, r5
	W.u8[1] = H;
 8003c96:	0209      	lsls	r1, r1, #8
 8003c98:	4002      	ands	r2, r0
 8003c9a:	430a      	orrs	r2, r1
	        u16regs += word( modH->au8Buffer[ NB_HI ], modH->au8Buffer[ NB_LO ]);
 8003c9c:	9907      	ldr	r1, [sp, #28]
	W.u8[1] = H;
 8003c9e:	9208      	str	r2, [sp, #32]
	        u16regs += word( modH->au8Buffer[ NB_HI ], modH->au8Buffer[ NB_LO ]);
 8003ca0:	1852      	adds	r2, r2, r1
	        if (u16regs > modH->u16regsize) return EXC_ADDR_RANGE;
 8003ca2:	0021      	movs	r1, r4
 8003ca4:	31b0      	adds	r1, #176	; 0xb0
 8003ca6:	8809      	ldrh	r1, [r1, #0]
 8003ca8:	b292      	uxth	r2, r2
 8003caa:	e7af      	b.n	8003c0c <StartTaskModbusSlave+0x124>
	W.u8[0] = L;
 8003cac:	20ff      	movs	r0, #255	; 0xff
 8003cae:	9e06      	ldr	r6, [sp, #24]
 8003cb0:	9905      	ldr	r1, [sp, #20]
 8003cb2:	4386      	bics	r6, r0
 8003cb4:	4381      	bics	r1, r0
 8003cb6:	0030      	movs	r0, r6
 8003cb8:	7da3      	ldrb	r3, [r4, #22]
    uint8_t u8currentRegister, u8currentBit, u8bytesno, u8bitsno;
    uint8_t u8CopyBufferSize;
    uint16_t u16currentCoil, u16coil;

    // get the first and last coil from the message
    uint16_t u16StartCoil = word( modH->au8Buffer[ ADD_HI ], modH->au8Buffer[ ADD_LO ] );
 8003cba:	7d62      	ldrb	r2, [r4, #21]
	W.u8[0] = L;
 8003cbc:	4319      	orrs	r1, r3
	W.u8[1] = H;
 8003cbe:	4b80      	ldr	r3, [pc, #512]	; (8003ec0 <StartTaskModbusSlave+0x3d8>)
 8003cc0:	0212      	lsls	r2, r2, #8
 8003cc2:	4019      	ands	r1, r3
 8003cc4:	4311      	orrs	r1, r2
	W.u8[0] = L;
 8003cc6:	7e25      	ldrb	r5, [r4, #24]
	W.u8[1] = H;
 8003cc8:	9105      	str	r1, [sp, #20]
    uint16_t u16Coilno = word( modH->au8Buffer[ NB_HI ], modH->au8Buffer[ NB_LO ] );
 8003cca:	7de1      	ldrb	r1, [r4, #23]
	W.u8[0] = L;
 8003ccc:	4328      	orrs	r0, r5
	W.u8[1] = H;
 8003cce:	0209      	lsls	r1, r1, #8
 8003cd0:	4003      	ands	r3, r0
 8003cd2:	430b      	orrs	r3, r1
 8003cd4:	9306      	str	r3, [sp, #24]
	return W.u16[0];
 8003cd6:	466b      	mov	r3, sp
 8003cd8:	8b19      	ldrh	r1, [r3, #24]

    // put the number of bytes in the outcoming message
    u8bytesno = (uint8_t) (u16Coilno / 8);
    if (u16Coilno % 8 != 0) u8bytesno ++;
 8003cda:	2007      	movs	r0, #7
 8003cdc:	000d      	movs	r5, r1
	return W.u16[0];
 8003cde:	466a      	mov	r2, sp
    u8bytesno = (uint8_t) (u16Coilno / 8);
 8003ce0:	08cb      	lsrs	r3, r1, #3
    if (u16Coilno % 8 != 0) u8bytesno ++;
 8003ce2:	4005      	ands	r5, r0
	return W.u16[0];
 8003ce4:	8a92      	ldrh	r2, [r2, #20]
    u8bytesno = (uint8_t) (u16Coilno / 8);
 8003ce6:	b2db      	uxtb	r3, r3
    if (u16Coilno % 8 != 0) u8bytesno ++;
 8003ce8:	9513      	str	r5, [sp, #76]	; 0x4c
 8003cea:	4201      	tst	r1, r0
 8003cec:	d001      	beq.n	8003cf2 <StartTaskModbusSlave+0x20a>
 8003cee:	3301      	adds	r3, #1
 8003cf0:	b2db      	uxtb	r3, r3
    modH->au8Buffer[ ADD_HI ]  = u8bytesno;
    modH->u8BufferSize         = ADD_LO;
 8003cf2:	0027      	movs	r7, r4
 8003cf4:	2003      	movs	r0, #3
 8003cf6:	3793      	adds	r7, #147	; 0x93
    modH->au8Buffer[ ADD_HI ]  = u8bytesno;
 8003cf8:	7563      	strb	r3, [r4, #21]
    modH->u8BufferSize         = ADD_LO;
 8003cfa:	7038      	strb	r0, [r7, #0]
    modH->au8Buffer[modH->u8BufferSize + u8bytesno - 1 ] = 0;
 8003cfc:	18e0      	adds	r0, r4, r3
 8003cfe:	2300      	movs	r3, #0
 8003d00:	1851      	adds	r1, r2, r1
 8003d02:	b289      	uxth	r1, r1
 8003d04:	7543      	strb	r3, [r0, #21]

    // read each coil from the register map and put its value inside the outcoming message
    u8bitsno = 0;

    for (u16currentCoil = 0; u16currentCoil < u16Coilno; u16currentCoil++)
 8003d06:	9112      	str	r1, [sp, #72]	; 0x48
 8003d08:	9711      	str	r7, [sp, #68]	; 0x44
 8003d0a:	9911      	ldr	r1, [sp, #68]	; 0x44
 8003d0c:	9812      	ldr	r0, [sp, #72]	; 0x48
 8003d0e:	7809      	ldrb	r1, [r1, #0]
 8003d10:	4290      	cmp	r0, r2
 8003d12:	d10e      	bne.n	8003d32 <StartTaskModbusSlave+0x24a>
            modH->u8BufferSize++;
        }
    }

    // send outcoming message
    if (u16Coilno % 8 != 0) modH->u8BufferSize ++;
 8003d14:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8003d16:	2b00      	cmp	r3, #0
 8003d18:	d001      	beq.n	8003d1e <StartTaskModbusSlave+0x236>
 8003d1a:	3101      	adds	r1, #1
 8003d1c:	7039      	strb	r1, [r7, #0]
    u8CopyBufferSize = modH->u8BufferSize +2;
 8003d1e:	783d      	ldrb	r5, [r7, #0]
				modH->au8Buffer[ (BYTE_CNT + 2) + i * 2 ]);

        modH->au16regs[ u8StartAdd + i ] = temp;
    }
    u8CopyBufferSize = modH->u8BufferSize +2;
    sendTxBuffer(modH);
 8003d20:	0020      	movs	r0, r4
 8003d22:	f7ff fe95 	bl	8003a50 <sendTxBuffer>
				modH->i8state = process_FC16(modH);
 8003d26:	0023      	movs	r3, r4
    u8CopyBufferSize = modH->u8BufferSize +2;
 8003d28:	3502      	adds	r5, #2
 8003d2a:	b2ed      	uxtb	r5, r5
				modH->i8state = process_FC16(modH);
 8003d2c:	33b3      	adds	r3, #179	; 0xb3
 8003d2e:	701d      	strb	r5, [r3, #0]
				break;
 8003d30:	e05a      	b.n	8003de8 <StartTaskModbusSlave+0x300>
        bitWrite(
 8003d32:	1860      	adds	r0, r4, r1
 8003d34:	7cc6      	ldrb	r6, [r0, #19]
 8003d36:	2001      	movs	r0, #1
 8003d38:	4098      	lsls	r0, r3
 8003d3a:	b2c0      	uxtb	r0, r0
 8003d3c:	9010      	str	r0, [sp, #64]	; 0x40
 8003d3e:	2098      	movs	r0, #152	; 0x98
 8003d40:	4684      	mov	ip, r0
 8003d42:	44a4      	add	ip, r4
 8003d44:	4660      	mov	r0, ip
        u8currentRegister = (uint8_t) (u16coil / 16);
 8003d46:	0915      	lsrs	r5, r2, #4
        bitWrite(
 8003d48:	6800      	ldr	r0, [r0, #0]
 8003d4a:	b2ed      	uxtb	r5, r5
 8003d4c:	006d      	lsls	r5, r5, #1
 8003d4e:	5a2d      	ldrh	r5, [r5, r0]
 8003d50:	200f      	movs	r0, #15
 8003d52:	4010      	ands	r0, r2
 8003d54:	4105      	asrs	r5, r0
 8003d56:	2001      	movs	r0, #1
 8003d58:	4205      	tst	r5, r0
 8003d5a:	d00e      	beq.n	8003d7a <StartTaskModbusSlave+0x292>
 8003d5c:	9810      	ldr	r0, [sp, #64]	; 0x40
 8003d5e:	1865      	adds	r5, r4, r1
 8003d60:	4330      	orrs	r0, r6
 8003d62:	74e8      	strb	r0, [r5, #19]
        u8bitsno ++;
 8003d64:	3301      	adds	r3, #1
 8003d66:	b2db      	uxtb	r3, r3
        if (u8bitsno > 7)
 8003d68:	2b07      	cmp	r3, #7
 8003d6a:	d903      	bls.n	8003d74 <StartTaskModbusSlave+0x28c>
            modH->u8BufferSize++;
 8003d6c:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8003d6e:	3101      	adds	r1, #1
 8003d70:	7019      	strb	r1, [r3, #0]
            u8bitsno = 0;
 8003d72:	2300      	movs	r3, #0
    for (u16currentCoil = 0; u16currentCoil < u16Coilno; u16currentCoil++)
 8003d74:	3201      	adds	r2, #1
 8003d76:	b292      	uxth	r2, r2
 8003d78:	e7c7      	b.n	8003d0a <StartTaskModbusSlave+0x222>
        bitWrite(
 8003d7a:	9810      	ldr	r0, [sp, #64]	; 0x40
 8003d7c:	4386      	bics	r6, r0
 8003d7e:	1860      	adds	r0, r4, r1
 8003d80:	74c6      	strb	r6, [r0, #19]
 8003d82:	e7ef      	b.n	8003d64 <StartTaskModbusSlave+0x27c>
	W.u8[0] = L;
 8003d84:	20ff      	movs	r0, #255	; 0xff
 8003d86:	9e0f      	ldr	r6, [sp, #60]	; 0x3c
 8003d88:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8003d8a:	4386      	bics	r6, r0
 8003d8c:	4382      	bics	r2, r0
 8003d8e:	0030      	movs	r0, r6
 8003d90:	7da3      	ldrb	r3, [r4, #22]
    uint8_t u8StartAdd = word( modH->au8Buffer[ ADD_HI ], modH->au8Buffer[ ADD_LO ] );
 8003d92:	7d61      	ldrb	r1, [r4, #21]
	W.u8[0] = L;
 8003d94:	431a      	orrs	r2, r3
 8003d96:	920e      	str	r2, [sp, #56]	; 0x38
	W.u8[1] = H;
 8003d98:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8003d9a:	4a49      	ldr	r2, [pc, #292]	; (8003ec0 <StartTaskModbusSlave+0x3d8>)
 8003d9c:	0209      	lsls	r1, r1, #8
 8003d9e:	4013      	ands	r3, r2
 8003da0:	4319      	orrs	r1, r3
	W.u8[0] = L;
 8003da2:	7e25      	ldrb	r5, [r4, #24]
	W.u8[1] = H;
 8003da4:	910e      	str	r1, [sp, #56]	; 0x38
    uint8_t u8regsno = word( modH->au8Buffer[ NB_HI ], modH->au8Buffer[ NB_LO ] );
 8003da6:	7de1      	ldrb	r1, [r4, #23]
	W.u8[0] = L;
 8003da8:	4328      	orrs	r0, r5
	W.u8[1] = H;
 8003daa:	4002      	ands	r2, r0
 8003dac:	0209      	lsls	r1, r1, #8
 8003dae:	4311      	orrs	r1, r2
    for (i = u8StartAdd; i < u8StartAdd + u8regsno; i++)
 8003db0:	b2db      	uxtb	r3, r3
    uint8_t u8regsno = word( modH->au8Buffer[ NB_HI ], modH->au8Buffer[ NB_LO ] );
 8003db2:	b2d2      	uxtb	r2, r2
	W.u8[1] = H;
 8003db4:	910f      	str	r1, [sp, #60]	; 0x3c
    modH->au8Buffer[ 2 ]       = u8regsno * 2;
 8003db6:	0051      	lsls	r1, r2, #1
    for (i = u8StartAdd; i < u8StartAdd + u8regsno; i++)
 8003db8:	189a      	adds	r2, r3, r2
 8003dba:	9211      	str	r2, [sp, #68]	; 0x44
    	modH->au8Buffer[ modH->u8BufferSize ] = highByte(modH->au16regs[i]);
 8003dbc:	2298      	movs	r2, #152	; 0x98
    modH->au8Buffer[ 2 ]       = u8regsno * 2;
 8003dbe:	7561      	strb	r1, [r4, #21]
    modH->u8BufferSize         = 3;
 8003dc0:	0021      	movs	r1, r4
 8003dc2:	2003      	movs	r0, #3
    	modH->au8Buffer[ modH->u8BufferSize ] = highByte(modH->au16regs[i]);
 8003dc4:	4694      	mov	ip, r2
    modH->u8BufferSize         = 3;
 8003dc6:	3193      	adds	r1, #147	; 0x93
 8003dc8:	7008      	strb	r0, [r1, #0]
    	modH->au8Buffer[ modH->u8BufferSize ] = highByte(modH->au16regs[i]);
 8003dca:	44a4      	add	ip, r4
    for (i = u8StartAdd; i < u8StartAdd + u8regsno; i++)
 8003dcc:	780a      	ldrb	r2, [r1, #0]
 8003dce:	1c95      	adds	r5, r2, #2
 8003dd0:	b2e8      	uxtb	r0, r5
 8003dd2:	9010      	str	r0, [sp, #64]	; 0x40
 8003dd4:	9811      	ldr	r0, [sp, #68]	; 0x44
 8003dd6:	4283      	cmp	r3, r0
 8003dd8:	db0f      	blt.n	8003dfa <StartTaskModbusSlave+0x312>
    sendTxBuffer(modH);
 8003dda:	0020      	movs	r0, r4
 8003ddc:	f7ff fe38 	bl	8003a50 <sendTxBuffer>
				modH->i8state = process_FC3(modH);
 8003de0:	0023      	movs	r3, r4
 8003de2:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8003de4:	33b3      	adds	r3, #179	; 0xb3
				modH->i8state = process_FC6(modH);
 8003de6:	701a      	strb	r2, [r3, #0]
	    xSemaphoreGive(modH->ModBusSphrHandle); //Release the semaphore
 8003de8:	0020      	movs	r0, r4
 8003dea:	2300      	movs	r3, #0
 8003dec:	30c4      	adds	r0, #196	; 0xc4
 8003dee:	001a      	movs	r2, r3
 8003df0:	0019      	movs	r1, r3
 8003df2:	6800      	ldr	r0, [r0, #0]
 8003df4:	f000 fd98 	bl	8004928 <xQueueGenericSend>
	    continue;
 8003df8:	e679      	b.n	8003aee <StartTaskModbusSlave+0x6>
    	modH->au8Buffer[ modH->u8BufferSize ] = highByte(modH->au16regs[i]);
 8003dfa:	4660      	mov	r0, ip
 8003dfc:	6807      	ldr	r7, [r0, #0]
 8003dfe:	18a0      	adds	r0, r4, r2
 8003e00:	0005      	movs	r5, r0
 8003e02:	005e      	lsls	r6, r3, #1
 8003e04:	5bb8      	ldrh	r0, [r7, r6]
    	modH->u8BufferSize++;
 8003e06:	3201      	adds	r2, #1
    	modH->au8Buffer[ modH->u8BufferSize ] = highByte(modH->au16regs[i]);
 8003e08:	0a00      	lsrs	r0, r0, #8
    	modH->u8BufferSize++;
 8003e0a:	b2d2      	uxtb	r2, r2
    	modH->au8Buffer[ modH->u8BufferSize ] = highByte(modH->au16regs[i]);
 8003e0c:	74e8      	strb	r0, [r5, #19]
    	modH->u8BufferSize++;
 8003e0e:	700a      	strb	r2, [r1, #0]
    	modH->au8Buffer[ modH->u8BufferSize ] = lowByte(modH->au16regs[i]);
 8003e10:	5bb8      	ldrh	r0, [r7, r6]
 8003e12:	18a2      	adds	r2, r4, r2
 8003e14:	74d0      	strb	r0, [r2, #19]
    	modH->u8BufferSize++;
 8003e16:	9a10      	ldr	r2, [sp, #64]	; 0x40
    for (i = u8StartAdd; i < u8StartAdd + u8regsno; i++)
 8003e18:	3301      	adds	r3, #1
    	modH->u8BufferSize++;
 8003e1a:	700a      	strb	r2, [r1, #0]
    for (i = u8StartAdd; i < u8StartAdd + u8regsno; i++)
 8003e1c:	b2db      	uxtb	r3, r3
 8003e1e:	e7d5      	b.n	8003dcc <StartTaskModbusSlave+0x2e4>
	W.u8[0] = L;
 8003e20:	21ff      	movs	r1, #255	; 0xff
 8003e22:	9804      	ldr	r0, [sp, #16]
 8003e24:	7da2      	ldrb	r2, [r4, #22]
 8003e26:	4388      	bics	r0, r1
 8003e28:	0001      	movs	r1, r0
    uint16_t u16coil = word( modH->au8Buffer[ ADD_HI ], modH->au8Buffer[ ADD_LO ] );
 8003e2a:	7d63      	ldrb	r3, [r4, #21]
	W.u8[0] = L;
 8003e2c:	4311      	orrs	r1, r2
	W.u8[1] = H;
 8003e2e:	4a24      	ldr	r2, [pc, #144]	; (8003ec0 <StartTaskModbusSlave+0x3d8>)
 8003e30:	021b      	lsls	r3, r3, #8
 8003e32:	400a      	ands	r2, r1
 8003e34:	431a      	orrs	r2, r3
	return W.u16[0];
 8003e36:	466b      	mov	r3, sp
	W.u8[1] = H;
 8003e38:	9204      	str	r2, [sp, #16]
    u8currentBit = (uint8_t) (u16coil % 16);
 8003e3a:	220f      	movs	r2, #15
	return W.u16[0];
 8003e3c:	8a19      	ldrh	r1, [r3, #16]
    bitWrite(
 8003e3e:	7de5      	ldrb	r5, [r4, #23]
    u8currentRegister = (uint8_t) (u16coil / 16);
 8003e40:	090b      	lsrs	r3, r1, #4
    u8currentBit = (uint8_t) (u16coil % 16);
 8003e42:	4011      	ands	r1, r2
 8003e44:	0022      	movs	r2, r4
 8003e46:	3298      	adds	r2, #152	; 0x98
 8003e48:	6810      	ldr	r0, [r2, #0]
 8003e4a:	2201      	movs	r2, #1
    u8currentRegister = (uint8_t) (u16coil / 16);
 8003e4c:	b2db      	uxtb	r3, r3
    bitWrite(
 8003e4e:	4093      	lsls	r3, r2
 8003e50:	408a      	lsls	r2, r1
 8003e52:	2dff      	cmp	r5, #255	; 0xff
 8003e54:	d10e      	bne.n	8003e74 <StartTaskModbusSlave+0x38c>
 8003e56:	0011      	movs	r1, r2
 8003e58:	5ac2      	ldrh	r2, [r0, r3]
 8003e5a:	430a      	orrs	r2, r1
 8003e5c:	52c2      	strh	r2, [r0, r3]
    modH->u8BufferSize = RESPONSE_SIZE;
 8003e5e:	0023      	movs	r3, r4
 8003e60:	2206      	movs	r2, #6
 8003e62:	3393      	adds	r3, #147	; 0x93
 8003e64:	701a      	strb	r2, [r3, #0]
    sendTxBuffer(modH);
 8003e66:	0020      	movs	r0, r4
 8003e68:	f7ff fdf2 	bl	8003a50 <sendTxBuffer>
				modH->i8state = process_FC6(modH);
 8003e6c:	0023      	movs	r3, r4
 8003e6e:	2208      	movs	r2, #8
 8003e70:	33b3      	adds	r3, #179	; 0xb3
 8003e72:	e7b8      	b.n	8003de6 <StartTaskModbusSlave+0x2fe>
    bitWrite(
 8003e74:	5ac1      	ldrh	r1, [r0, r3]
 8003e76:	4391      	bics	r1, r2
 8003e78:	52c1      	strh	r1, [r0, r3]
    modH->u8BufferSize = 6;
 8003e7a:	e7f0      	b.n	8003e5e <StartTaskModbusSlave+0x376>
	W.u8[0] = L;
 8003e7c:	20ff      	movs	r0, #255	; 0xff
 8003e7e:	9e03      	ldr	r6, [sp, #12]
 8003e80:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8003e82:	4386      	bics	r6, r0
 8003e84:	4382      	bics	r2, r0
 8003e86:	0030      	movs	r0, r6
 8003e88:	7da3      	ldrb	r3, [r4, #22]
    uint8_t u8add = word( modH->au8Buffer[ ADD_HI ], modH->au8Buffer[ ADD_LO ] );
 8003e8a:	7d61      	ldrb	r1, [r4, #21]
	W.u8[0] = L;
 8003e8c:	431a      	orrs	r2, r3
 8003e8e:	920d      	str	r2, [sp, #52]	; 0x34
	W.u8[1] = H;
 8003e90:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8003e92:	4a0b      	ldr	r2, [pc, #44]	; (8003ec0 <StartTaskModbusSlave+0x3d8>)
 8003e94:	0209      	lsls	r1, r1, #8
 8003e96:	4013      	ands	r3, r2
 8003e98:	4319      	orrs	r1, r3
	W.u8[0] = L;
 8003e9a:	7e25      	ldrb	r5, [r4, #24]
	W.u8[1] = H;
 8003e9c:	910d      	str	r1, [sp, #52]	; 0x34
    uint16_t u16val = word( modH->au8Buffer[ NB_HI ], modH->au8Buffer[ NB_LO ] );
 8003e9e:	7de1      	ldrb	r1, [r4, #23]
	W.u8[0] = L;
 8003ea0:	4328      	orrs	r0, r5
	W.u8[1] = H;
 8003ea2:	0209      	lsls	r1, r1, #8
 8003ea4:	4002      	ands	r2, r0
 8003ea6:	430a      	orrs	r2, r1
 8003ea8:	9203      	str	r2, [sp, #12]
    modH->au16regs[ u8add ] = u16val;
 8003eaa:	0022      	movs	r2, r4
 8003eac:	3298      	adds	r2, #152	; 0x98
 8003eae:	6812      	ldr	r2, [r2, #0]
 8003eb0:	9903      	ldr	r1, [sp, #12]
 8003eb2:	b2db      	uxtb	r3, r3
 8003eb4:	005b      	lsls	r3, r3, #1
 8003eb6:	52d1      	strh	r1, [r2, r3]
 8003eb8:	e7d1      	b.n	8003e5e <StartTaskModbusSlave+0x376>
 8003eba:	46c0      	nop			; (mov r8, r8)
 8003ebc:	0800620c 	.word	0x0800620c
 8003ec0:	ffff00ff 	.word	0xffff00ff
	W.u8[0] = L;
 8003ec4:	20ff      	movs	r0, #255	; 0xff
 8003ec6:	9901      	ldr	r1, [sp, #4]
 8003ec8:	7da2      	ldrb	r2, [r4, #22]
 8003eca:	9e02      	ldr	r6, [sp, #8]
 8003ecc:	4381      	bics	r1, r0
 8003ece:	4311      	orrs	r1, r2
    uint16_t u16StartCoil = word( modH->au8Buffer[ ADD_HI ], modH->au8Buffer[ ADD_LO ] );
 8003ed0:	7d63      	ldrb	r3, [r4, #21]
	W.u8[1] = H;
 8003ed2:	4a3e      	ldr	r2, [pc, #248]	; (8003fcc <StartTaskModbusSlave+0x4e4>)
	W.u8[0] = L;
 8003ed4:	4386      	bics	r6, r0
	W.u8[1] = H;
 8003ed6:	021b      	lsls	r3, r3, #8
 8003ed8:	4011      	ands	r1, r2
	W.u8[0] = L;
 8003eda:	0030      	movs	r0, r6
	W.u8[1] = H;
 8003edc:	4319      	orrs	r1, r3
	return W.u16[0];
 8003ede:	466b      	mov	r3, sp
	W.u8[0] = L;
 8003ee0:	7e25      	ldrb	r5, [r4, #24]
	W.u8[1] = H;
 8003ee2:	9101      	str	r1, [sp, #4]
    uint16_t u16Coilno = word( modH->au8Buffer[ NB_HI ], modH->au8Buffer[ NB_LO ] );
 8003ee4:	7de1      	ldrb	r1, [r4, #23]
	W.u8[0] = L;
 8003ee6:	4328      	orrs	r0, r5
	W.u8[1] = H;
 8003ee8:	4002      	ands	r2, r0
	return W.u16[0];
 8003eea:	889b      	ldrh	r3, [r3, #4]
	W.u8[1] = H;
 8003eec:	0209      	lsls	r1, r1, #8
 8003eee:	430a      	orrs	r2, r1
 8003ef0:	9202      	str	r2, [sp, #8]
    for (u16currentCoil = 0; u16currentCoil < u16Coilno; u16currentCoil++)
 8003ef2:	18d2      	adds	r2, r2, r3
 8003ef4:	b292      	uxth	r2, r2
 8003ef6:	0027      	movs	r7, r4
 8003ef8:	9212      	str	r2, [sp, #72]	; 0x48
    u8frameByte = 7;
 8003efa:	2007      	movs	r0, #7
    u8bitsno = 0;
 8003efc:	2200      	movs	r2, #0
 8003efe:	3798      	adds	r7, #152	; 0x98
    for (u16currentCoil = 0; u16currentCoil < u16Coilno; u16currentCoil++)
 8003f00:	9912      	ldr	r1, [sp, #72]	; 0x48
 8003f02:	428b      	cmp	r3, r1
 8003f04:	d0ab      	beq.n	8003e5e <StartTaskModbusSlave+0x376>
        bitWrite(
 8003f06:	210f      	movs	r1, #15
 8003f08:	2501      	movs	r5, #1
 8003f0a:	4019      	ands	r1, r3
 8003f0c:	408d      	lsls	r5, r1
 8003f0e:	b2a9      	uxth	r1, r5
 8003f10:	9110      	str	r1, [sp, #64]	; 0x40
        u8currentRegister = (uint8_t) (u16coil / 16);
 8003f12:	0919      	lsrs	r1, r3, #4
 8003f14:	683d      	ldr	r5, [r7, #0]
 8003f16:	b2c9      	uxtb	r1, r1
 8003f18:	0049      	lsls	r1, r1, #1
 8003f1a:	186e      	adds	r6, r5, r1
 8003f1c:	5a69      	ldrh	r1, [r5, r1]
        bTemp = bitRead(
 8003f1e:	1825      	adds	r5, r4, r0
 8003f20:	7ced      	ldrb	r5, [r5, #19]
 8003f22:	9111      	str	r1, [sp, #68]	; 0x44
 8003f24:	4115      	asrs	r5, r2
        bitWrite(
 8003f26:	2101      	movs	r1, #1
 8003f28:	420d      	tst	r5, r1
 8003f2a:	d00d      	beq.n	8003f48 <StartTaskModbusSlave+0x460>
 8003f2c:	9911      	ldr	r1, [sp, #68]	; 0x44
 8003f2e:	9d10      	ldr	r5, [sp, #64]	; 0x40
 8003f30:	4329      	orrs	r1, r5
        u8bitsno ++;
 8003f32:	3201      	adds	r2, #1
 8003f34:	b2d2      	uxtb	r2, r2
        bitWrite(
 8003f36:	8031      	strh	r1, [r6, #0]
        if (u8bitsno > 7)
 8003f38:	2a07      	cmp	r2, #7
 8003f3a:	d902      	bls.n	8003f42 <StartTaskModbusSlave+0x45a>
            u8bitsno = 0;
 8003f3c:	2200      	movs	r2, #0
            u8frameByte++;
 8003f3e:	3001      	adds	r0, #1
 8003f40:	b2c0      	uxtb	r0, r0
    for (u16currentCoil = 0; u16currentCoil < u16Coilno; u16currentCoil++)
 8003f42:	3301      	adds	r3, #1
 8003f44:	b29b      	uxth	r3, r3
 8003f46:	e7db      	b.n	8003f00 <StartTaskModbusSlave+0x418>
        bitWrite(
 8003f48:	9911      	ldr	r1, [sp, #68]	; 0x44
 8003f4a:	9d10      	ldr	r5, [sp, #64]	; 0x40
 8003f4c:	43a9      	bics	r1, r5
 8003f4e:	e7f0      	b.n	8003f32 <StartTaskModbusSlave+0x44a>
    modH->au8Buffer[ NB_HI ]   = 0;
 8003f50:	2300      	movs	r3, #0
 8003f52:	75e3      	strb	r3, [r4, #23]
    modH->u8BufferSize         = RESPONSE_SIZE;
 8003f54:	0023      	movs	r3, r4
 8003f56:	2006      	movs	r0, #6
 8003f58:	3393      	adds	r3, #147	; 0x93
        modH->au16regs[ u8StartAdd + i ] = temp;
 8003f5a:	0026      	movs	r6, r4
    uint8_t u8StartAdd = modH->au8Buffer[ ADD_HI ] << 8 | modH->au8Buffer[ ADD_LO ];
 8003f5c:	7da2      	ldrb	r2, [r4, #22]
    uint8_t u8regsno = modH->au8Buffer[ NB_HI ] << 8 | modH->au8Buffer[ NB_LO ];
 8003f5e:	7e21      	ldrb	r1, [r4, #24]
    modH->u8BufferSize         = RESPONSE_SIZE;
 8003f60:	7018      	strb	r0, [r3, #0]
    for (i = 0; i < u8regsno; i++)
 8003f62:	0023      	movs	r3, r4
 8003f64:	0049      	lsls	r1, r1, #1
 8003f66:	1909      	adds	r1, r1, r4
 8003f68:	0052      	lsls	r2, r2, #1
 8003f6a:	9110      	str	r1, [sp, #64]	; 0x40
	W.u8[0] = L;
 8003f6c:	30f9      	adds	r0, #249	; 0xf9
        modH->au16regs[ u8StartAdd + i ] = temp;
 8003f6e:	3698      	adds	r6, #152	; 0x98
    for (i = 0; i < u8regsno; i++)
 8003f70:	9910      	ldr	r1, [sp, #64]	; 0x40
 8003f72:	4299      	cmp	r1, r3
 8003f74:	d103      	bne.n	8003f7e <StartTaskModbusSlave+0x496>
    u8CopyBufferSize = modH->u8BufferSize +2;
 8003f76:	0023      	movs	r3, r4
 8003f78:	3393      	adds	r3, #147	; 0x93
 8003f7a:	781d      	ldrb	r5, [r3, #0]
 8003f7c:	e6d0      	b.n	8003d20 <StartTaskModbusSlave+0x238>
	W.u8[0] = L;
 8003f7e:	9d00      	ldr	r5, [sp, #0]
 8003f80:	7edf      	ldrb	r7, [r3, #27]
 8003f82:	4385      	bics	r5, r0
 8003f84:	433d      	orrs	r5, r7
	W.u8[1] = H;
 8003f86:	002f      	movs	r7, r5
        temp = word(
 8003f88:	7e99      	ldrb	r1, [r3, #26]
	W.u8[1] = H;
 8003f8a:	4d10      	ldr	r5, [pc, #64]	; (8003fcc <StartTaskModbusSlave+0x4e4>)
 8003f8c:	0209      	lsls	r1, r1, #8
 8003f8e:	402f      	ands	r7, r5
 8003f90:	430f      	orrs	r7, r1
        modH->au16regs[ u8StartAdd + i ] = temp;
 8003f92:	6831      	ldr	r1, [r6, #0]
	W.u8[1] = H;
 8003f94:	9700      	str	r7, [sp, #0]
        modH->au16regs[ u8StartAdd + i ] = temp;
 8003f96:	528f      	strh	r7, [r1, r2]
    for (i = 0; i < u8regsno; i++)
 8003f98:	3302      	adds	r3, #2
 8003f9a:	3202      	adds	r2, #2
 8003f9c:	e7e8      	b.n	8003f70 <StartTaskModbusSlave+0x488>
	    switch ( modH->au8Buffer[ FUNC ] )
 8003f9e:	1e58      	subs	r0, r3, #1
 8003fa0:	280f      	cmp	r0, #15
 8003fa2:	d900      	bls.n	8003fa6 <StartTaskModbusSlave+0x4be>
 8003fa4:	e634      	b.n	8003c10 <StartTaskModbusSlave+0x128>
 8003fa6:	f7fc f8c3 	bl	8000130 <__gnu_thumb1_case_shi>
 8003faa:	fdef      	.short	0xfdef
 8003fac:	fe65fdef 	.word	0xfe65fdef
 8003fb0:	fe1ffe65 	.word	0xfe1ffe65
 8003fb4:	fe33fe53 	.word	0xfe33fe53
 8003fb8:	fe33fe33 	.word	0xfe33fe33
 8003fbc:	fe33fe33 	.word	0xfe33fe33
 8003fc0:	fe33fe33 	.word	0xfe33fe33
 8003fc4:	fdeffe33 	.word	0xfdeffe33
 8003fc8:	fe65      	.short	0xfe65
 8003fca:	46c0      	nop			; (mov r8, r8)
 8003fcc:	ffff00ff 	.word	0xffff00ff

08003fd0 <StartTaskModbusMaster>:
{
 8003fd0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003fd2:	0004      	movs	r4, r0
 8003fd4:	b08f      	sub	sp, #60	; 0x3c
	  xQueueReceive(modH->QueueTelegramHandle, &telegram, portMAX_DELAY);
 8003fd6:	0023      	movs	r3, r4
 8003fd8:	2201      	movs	r2, #1
 8003fda:	ad0a      	add	r5, sp, #40	; 0x28
 8003fdc:	33b4      	adds	r3, #180	; 0xb4
 8003fde:	0029      	movs	r1, r5
 8003fe0:	4252      	negs	r2, r2
 8003fe2:	6818      	ldr	r0, [r3, #0]
	xSemaphoreTake(modH->ModBusSphrHandle , portMAX_DELAY); //before processing the message get the semaphore
 8003fe4:	0026      	movs	r6, r4
	  xQueueReceive(modH->QueueTelegramHandle, &telegram, portMAX_DELAY);
 8003fe6:	f000 fd79 	bl	8004adc <xQueueReceive>
	xSemaphoreTake(modH->ModBusSphrHandle , portMAX_DELAY); //before processing the message get the semaphore
 8003fea:	2101      	movs	r1, #1
	  SendQuery(modH, telegram);
 8003fec:	782b      	ldrb	r3, [r5, #0]
	xSemaphoreTake(modH->ModBusSphrHandle , portMAX_DELAY); //before processing the message get the semaphore
 8003fee:	36c4      	adds	r6, #196	; 0xc4
	  SendQuery(modH, telegram);
 8003ff0:	9306      	str	r3, [sp, #24]
 8003ff2:	786b      	ldrb	r3, [r5, #1]
	xSemaphoreTake(modH->ModBusSphrHandle , portMAX_DELAY); //before processing the message get the semaphore
 8003ff4:	4249      	negs	r1, r1
	  SendQuery(modH, telegram);
 8003ff6:	9307      	str	r3, [sp, #28]
 8003ff8:	886b      	ldrh	r3, [r5, #2]
	xSemaphoreTake(modH->ModBusSphrHandle , portMAX_DELAY); //before processing the message get the semaphore
 8003ffa:	6830      	ldr	r0, [r6, #0]
	  SendQuery(modH, telegram);
 8003ffc:	9308      	str	r3, [sp, #32]
 8003ffe:	88ad      	ldrh	r5, [r5, #4]
 8004000:	9f0c      	ldr	r7, [sp, #48]	; 0x30
	xSemaphoreTake(modH->ModBusSphrHandle , portMAX_DELAY); //before processing the message get the semaphore
 8004002:	f000 fdf0 	bl	8004be6 <xQueueSemaphoreTake>
	if (modH->i8state != COM_IDLE) error = ERR_POLLING ;
 8004006:	0022      	movs	r2, r4
 8004008:	2100      	movs	r1, #0
 800400a:	32b3      	adds	r2, #179	; 0xb3
 800400c:	9209      	str	r2, [sp, #36]	; 0x24
 800400e:	5651      	ldrsb	r1, [r2, r1]
	if (modH->u8id!=0) error = ERR_NOT_MASTER;
 8004010:	7a23      	ldrb	r3, [r4, #8]
	if (modH->i8state != COM_IDLE) error = ERR_POLLING ;
 8004012:	22fe      	movs	r2, #254	; 0xfe
 8004014:	2900      	cmp	r1, #0
 8004016:	d103      	bne.n	8004020 <StartTaskModbusMaster+0x50>
	if (modH->u8id!=0) error = ERR_NOT_MASTER;
 8004018:	1e5a      	subs	r2, r3, #1
 800401a:	4193      	sbcs	r3, r2
 800401c:	425b      	negs	r3, r3
 800401e:	b2da      	uxtb	r2, r3
	if ((telegram.u8id==0) || (telegram.u8id>247)) error = ERR_BAD_SLAVE_ID;
 8004020:	9b06      	ldr	r3, [sp, #24]
 8004022:	3b01      	subs	r3, #1
 8004024:	b2db      	uxtb	r3, r3
 8004026:	2bf6      	cmp	r3, #246	; 0xf6
 8004028:	d824      	bhi.n	8004074 <StartTaskModbusMaster+0xa4>
	if(error)
 800402a:	2a00      	cmp	r2, #0
 800402c:	d024      	beq.n	8004078 <StartTaskModbusMaster+0xa8>
		 xSemaphoreGive(modH->ModBusSphrHandle);
 800402e:	2300      	movs	r3, #0
		 modH->i8lastError = error;
 8004030:	74a2      	strb	r2, [r4, #18]
		 xSemaphoreGive(modH->ModBusSphrHandle);
 8004032:	0019      	movs	r1, r3
 8004034:	001a      	movs	r2, r3
 8004036:	6830      	ldr	r0, [r6, #0]
 8004038:	f000 fc76 	bl	8004928 <xQueueGenericSend>
	  ulNotificationValue = ulTaskNotifyTake(pdTRUE, portMAX_DELAY);
 800403c:	2101      	movs	r1, #1
 800403e:	2001      	movs	r0, #1
 8004040:	4249      	negs	r1, r1
 8004042:	f001 fb65 	bl	8005710 <ulTaskNotifyTake>
	  modH->i8lastError = 0;
 8004046:	2500      	movs	r5, #0
 8004048:	74a5      	strb	r5, [r4, #18]
      if(ulNotificationValue == NO_REPLY)
 800404a:	28ff      	cmp	r0, #255	; 0xff
 800404c:	d000      	beq.n	8004050 <StartTaskModbusMaster+0x80>
 800404e:	e095      	b.n	800417c <StartTaskModbusMaster+0x1ac>
    	  modH->i8state = COM_IDLE;
 8004050:	0023      	movs	r3, r4
 8004052:	33b3      	adds	r3, #179	; 0xb3
 8004054:	701d      	strb	r5, [r3, #0]
    	  modH->u16errCnt++;
 8004056:	0022      	movs	r2, r4
    	  modH->i8lastError = NO_REPLY;
 8004058:	23ff      	movs	r3, #255	; 0xff
    	  modH->u16errCnt++;
 800405a:	32a0      	adds	r2, #160	; 0xa0
    	  modH->i8lastError = NO_REPLY;
 800405c:	74a3      	strb	r3, [r4, #18]
    	  modH->u16errCnt++;
 800405e:	8813      	ldrh	r3, [r2, #0]
    	  xTaskNotify((TaskHandle_t)telegram.u32CurrentTask, modH->i8lastError, eSetValueWithOverwrite);
 8004060:	2101      	movs	r1, #1
    	  modH->u16errCnt++;
 8004062:	3301      	adds	r3, #1
 8004064:	8013      	strh	r3, [r2, #0]
    	  xTaskNotify((TaskHandle_t)telegram.u32CurrentTask, modH->i8lastError, eSetValueWithOverwrite);
 8004066:	002b      	movs	r3, r5
 8004068:	2203      	movs	r2, #3
		  xTaskNotify((TaskHandle_t)telegram.u32CurrentTask, modH->i8lastError, eSetValueWithOverwrite);
 800406a:	4249      	negs	r1, r1
	  xTaskNotify((TaskHandle_t)telegram.u32CurrentTask, modH->i8lastError, eSetValueWithOverwrite);
 800406c:	980d      	ldr	r0, [sp, #52]	; 0x34
 800406e:	f001 fb7d 	bl	800576c <xTaskGenericNotify>
	  continue;
 8004072:	e7b0      	b.n	8003fd6 <StartTaskModbusMaster+0x6>
	if ((telegram.u8id==0) || (telegram.u8id>247)) error = ERR_BAD_SLAVE_ID;
 8004074:	22f7      	movs	r2, #247	; 0xf7
 8004076:	e7da      	b.n	800402e <StartTaskModbusMaster+0x5e>
	modH->au16regs = telegram.au16reg;
 8004078:	0023      	movs	r3, r4
 800407a:	3398      	adds	r3, #152	; 0x98
 800407c:	601f      	str	r7, [r3, #0]
	modH->au8Buffer[ ID ]         = telegram.u8id;
 800407e:	9b06      	ldr	r3, [sp, #24]
 8004080:	74e3      	strb	r3, [r4, #19]
	modH->au8Buffer[ FUNC ]       = telegram.u8fct;
 8004082:	9b07      	ldr	r3, [sp, #28]
 8004084:	7523      	strb	r3, [r4, #20]
	modH->au8Buffer[ ADD_HI ]     = highByte(telegram.u16RegAdd );
 8004086:	9b08      	ldr	r3, [sp, #32]
 8004088:	0a1b      	lsrs	r3, r3, #8
 800408a:	7563      	strb	r3, [r4, #21]
	modH->au8Buffer[ ADD_LO ]     = lowByte( telegram.u16RegAdd );
 800408c:	9b08      	ldr	r3, [sp, #32]
 800408e:	75a3      	strb	r3, [r4, #22]
	switch( telegram.u8fct )
 8004090:	9b07      	ldr	r3, [sp, #28]
 8004092:	1e58      	subs	r0, r3, #1
 8004094:	280f      	cmp	r0, #15
 8004096:	d810      	bhi.n	80040ba <StartTaskModbusMaster+0xea>
 8004098:	f7fc f840 	bl	800011c <__gnu_thumb1_case_uqi>
 800409c:	08080808 	.word	0x08080808
 80040a0:	0f0f2921 	.word	0x0f0f2921
 80040a4:	0f0f0f0f 	.word	0x0f0f0f0f
 80040a8:	522e0f0f 	.word	0x522e0f0f
	    modH->au8Buffer[ NB_HI ]      = highByte(telegram.u16CoilsNo );
 80040ac:	0a2b      	lsrs	r3, r5, #8
 80040ae:	75e3      	strb	r3, [r4, #23]
	    modH->au8Buffer[ NB_LO ]      = lowByte( telegram.u16CoilsNo );
 80040b0:	7625      	strb	r5, [r4, #24]
	    modH->u8BufferSize = 6;
 80040b2:	0023      	movs	r3, r4
 80040b4:	2206      	movs	r2, #6
 80040b6:	3393      	adds	r3, #147	; 0x93
 80040b8:	701a      	strb	r2, [r3, #0]
	xSemaphoreGive(modH->ModBusSphrHandle);
 80040ba:	0020      	movs	r0, r4
 80040bc:	2300      	movs	r3, #0
 80040be:	30c4      	adds	r0, #196	; 0xc4
 80040c0:	001a      	movs	r2, r3
 80040c2:	0019      	movs	r1, r3
 80040c4:	6800      	ldr	r0, [r0, #0]
 80040c6:	f000 fc2f 	bl	8004928 <xQueueGenericSend>
	sendTxBuffer(modH);
 80040ca:	0020      	movs	r0, r4
 80040cc:	f7ff fcc0 	bl	8003a50 <sendTxBuffer>
	modH->i8state = COM_WAITING;
 80040d0:	0023      	movs	r3, r4
 80040d2:	2201      	movs	r2, #1
 80040d4:	33b3      	adds	r3, #179	; 0xb3
 80040d6:	701a      	strb	r2, [r3, #0]
	modH->i8lastError = 0;
 80040d8:	2300      	movs	r3, #0
 80040da:	74a3      	strb	r3, [r4, #18]
	return 0;
 80040dc:	e7ae      	b.n	800403c <StartTaskModbusMaster+0x6c>
	    modH->au8Buffer[ NB_HI ]      = (( telegram.au16reg[0]> 0) ? 0xff : 0);
 80040de:	883b      	ldrh	r3, [r7, #0]
 80040e0:	1e5a      	subs	r2, r3, #1
 80040e2:	4193      	sbcs	r3, r2
 80040e4:	425b      	negs	r3, r3
 80040e6:	75e3      	strb	r3, [r4, #23]
	    modH->au8Buffer[ NB_LO ]      = 0;
 80040e8:	2300      	movs	r3, #0
	    modH->au8Buffer[ NB_LO ]      = lowByte( telegram.au16reg[0]);
 80040ea:	7623      	strb	r3, [r4, #24]
 80040ec:	e7e1      	b.n	80040b2 <StartTaskModbusMaster+0xe2>
	    modH->au8Buffer[ NB_HI ]      = highByte( telegram.au16reg[0]);
 80040ee:	883b      	ldrh	r3, [r7, #0]
 80040f0:	0a1b      	lsrs	r3, r3, #8
 80040f2:	75e3      	strb	r3, [r4, #23]
	    modH->au8Buffer[ NB_LO ]      = lowByte( telegram.au16reg[0]);
 80040f4:	883b      	ldrh	r3, [r7, #0]
 80040f6:	e7f8      	b.n	80040ea <StartTaskModbusMaster+0x11a>
	    u8regsno = telegram.u16CoilsNo / 16;
 80040f8:	092b      	lsrs	r3, r5, #4
	    u8bytesno = u8regsno * 2;
 80040fa:	005b      	lsls	r3, r3, #1
 80040fc:	b2db      	uxtb	r3, r3
	    if ((telegram.u16CoilsNo % 16) != 0)
 80040fe:	072a      	lsls	r2, r5, #28
 8004100:	d001      	beq.n	8004106 <StartTaskModbusMaster+0x136>
	        u8bytesno++;
 8004102:	3301      	adds	r3, #1
 8004104:	b2db      	uxtb	r3, r3
	    modH->au8Buffer[ NB_HI ]      = highByte(telegram.u16CoilsNo );
 8004106:	0a2a      	lsrs	r2, r5, #8
	    modH->u8BufferSize = 7;
 8004108:	0021      	movs	r1, r4
	    modH->au8Buffer[ NB_HI ]      = highByte(telegram.u16CoilsNo );
 800410a:	75e2      	strb	r2, [r4, #23]
	    modH->u8BufferSize = 7;
 800410c:	2207      	movs	r2, #7
	    modH->au8Buffer[ BYTE_CNT ]    = u8bytesno;
 800410e:	7663      	strb	r3, [r4, #25]
	    modH->u8BufferSize = 7;
 8004110:	3193      	adds	r1, #147	; 0x93
	    for (uint16_t i = 0; i < u8bytesno; i++)
 8004112:	b29b      	uxth	r3, r3
	    modH->au8Buffer[ NB_LO ]      = lowByte( telegram.u16CoilsNo );
 8004114:	7625      	strb	r5, [r4, #24]
	    for (uint16_t i = 0; i < u8bytesno; i++)
 8004116:	469c      	mov	ip, r3
	    modH->u8BufferSize = 7;
 8004118:	700a      	strb	r2, [r1, #0]
	    for (uint16_t i = 0; i < u8bytesno; i++)
 800411a:	2200      	movs	r2, #0
 800411c:	4562      	cmp	r2, ip
 800411e:	d2cc      	bcs.n	80040ba <StartTaskModbusMaster+0xea>
	        if(i%2)
 8004120:	2301      	movs	r3, #1
 8004122:	0850      	lsrs	r0, r2, #1
 8004124:	0040      	lsls	r0, r0, #1
 8004126:	5bc5      	ldrh	r5, [r0, r7]
 8004128:	7808      	ldrb	r0, [r1, #0]
 800412a:	1826      	adds	r6, r4, r0
 800412c:	421a      	tst	r2, r3
 800412e:	d005      	beq.n	800413c <StartTaskModbusMaster+0x16c>
	        modH->u8BufferSize++;
 8004130:	3001      	adds	r0, #1
	    for (uint16_t i = 0; i < u8bytesno; i++)
 8004132:	3201      	adds	r2, #1
	        	modH->au8Buffer[  modH->u8BufferSize ] = highByte( telegram.au16reg[ i/2 ] );
 8004134:	74f5      	strb	r5, [r6, #19]
	    for (uint16_t i = 0; i < u8bytesno; i++)
 8004136:	b292      	uxth	r2, r2
	        modH->u8BufferSize++;
 8004138:	7008      	strb	r0, [r1, #0]
	    for (uint16_t i = 0; i < u8bytesno; i++)
 800413a:	e7ef      	b.n	800411c <StartTaskModbusMaster+0x14c>
	        	modH->au8Buffer[  modH->u8BufferSize ] = highByte( telegram.au16reg[ i/2 ] );
 800413c:	0a2d      	lsrs	r5, r5, #8
 800413e:	e7f7      	b.n	8004130 <StartTaskModbusMaster+0x160>
	    modH->au8Buffer[ NB_HI ]      = highByte(telegram.u16CoilsNo );
 8004140:	0a2b      	lsrs	r3, r5, #8
 8004142:	75e3      	strb	r3, [r4, #23]
	    modH->au8Buffer[ NB_LO ]      = lowByte( telegram.u16CoilsNo );
 8004144:	b2eb      	uxtb	r3, r5
 8004146:	7623      	strb	r3, [r4, #24]
	    modH->au8Buffer[ BYTE_CNT ]    = (uint8_t) ( telegram.u16CoilsNo * 2 );
 8004148:	005b      	lsls	r3, r3, #1
 800414a:	7663      	strb	r3, [r4, #25]
	    modH->u8BufferSize = 7;
 800414c:	0023      	movs	r3, r4
 800414e:	2207      	movs	r2, #7
 8004150:	3393      	adds	r3, #147	; 0x93
 8004152:	701a      	strb	r2, [r3, #0]
	    for (uint16_t i=0; i< telegram.u16CoilsNo; i++)
 8004154:	003a      	movs	r2, r7
 8004156:	006d      	lsls	r5, r5, #1
 8004158:	197d      	adds	r5, r7, r5
 800415a:	42aa      	cmp	r2, r5
 800415c:	d0ad      	beq.n	80040ba <StartTaskModbusMaster+0xea>
	        modH->au8Buffer[  modH->u8BufferSize ] = highByte(  telegram.au16reg[ i ] );
 800415e:	7818      	ldrb	r0, [r3, #0]
 8004160:	8811      	ldrh	r1, [r2, #0]
 8004162:	1826      	adds	r6, r4, r0
 8004164:	0a09      	lsrs	r1, r1, #8
 8004166:	74f1      	strb	r1, [r6, #19]
	        modH->u8BufferSize++;
 8004168:	1c41      	adds	r1, r0, #1
 800416a:	b2c9      	uxtb	r1, r1
 800416c:	7019      	strb	r1, [r3, #0]
	        modH->au8Buffer[  modH->u8BufferSize ] = lowByte( telegram.au16reg[ i ] );
 800416e:	8816      	ldrh	r6, [r2, #0]
 8004170:	1861      	adds	r1, r4, r1
	        modH->u8BufferSize++;
 8004172:	3002      	adds	r0, #2
	        modH->au8Buffer[  modH->u8BufferSize ] = lowByte( telegram.au16reg[ i ] );
 8004174:	74ce      	strb	r6, [r1, #19]
	        modH->u8BufferSize++;
 8004176:	3202      	adds	r2, #2
 8004178:	7018      	strb	r0, [r3, #0]
	    for (uint16_t i=0; i< telegram.u16CoilsNo; i++)
 800417a:	e7ee      	b.n	800415a <StartTaskModbusMaster+0x18a>
      i8state = getRxBuffer(modH);
 800417c:	0020      	movs	r0, r4
 800417e:	f7ff fb83 	bl	8003888 <getRxBuffer>
	  if (i8state < 6){
 8004182:	2805      	cmp	r0, #5
 8004184:	dc0c      	bgt.n	80041a0 <StartTaskModbusMaster+0x1d0>
		  modH->i8state = COM_IDLE;
 8004186:	9b09      	ldr	r3, [sp, #36]	; 0x24
		  modH->u16errCnt++;
 8004188:	0022      	movs	r2, r4
		  modH->i8state = COM_IDLE;
 800418a:	701d      	strb	r5, [r3, #0]
		  modH->i8lastError = ERR_BAD_SIZE;
 800418c:	23fa      	movs	r3, #250	; 0xfa
		  modH->u16errCnt++;
 800418e:	32a0      	adds	r2, #160	; 0xa0
		  modH->i8lastError = ERR_BAD_SIZE;
 8004190:	74a3      	strb	r3, [r4, #18]
		  modH->u16errCnt++;
 8004192:	8813      	ldrh	r3, [r2, #0]
		  xTaskNotify((TaskHandle_t)telegram.u32CurrentTask, modH->i8lastError, eSetValueWithOverwrite);
 8004194:	2106      	movs	r1, #6
		  modH->u16errCnt++;
 8004196:	3301      	adds	r3, #1
 8004198:	8013      	strh	r3, [r2, #0]
		  xTaskNotify((TaskHandle_t)telegram.u32CurrentTask, modH->i8lastError, eSetValueWithOverwrite);
 800419a:	002b      	movs	r3, r5
 800419c:	2203      	movs	r2, #3
 800419e:	e764      	b.n	800406a <StartTaskModbusMaster+0x9a>
	  xTimerStop(modH->xTimerTimeout,0); // cancel timeout timer
 80041a0:	0020      	movs	r0, r4
 80041a2:	9500      	str	r5, [sp, #0]
 80041a4:	30c0      	adds	r0, #192	; 0xc0
 80041a6:	002a      	movs	r2, r5
 80041a8:	002b      	movs	r3, r5
 80041aa:	2103      	movs	r1, #3
 80041ac:	6800      	ldr	r0, [r0, #0]
 80041ae:	f001 fc4d 	bl	8005a4c <xTimerGenericCommand>
        ((modH->au8Buffer[modH->u8BufferSize - 2] << 8)
 80041b2:	0023      	movs	r3, r4
    if ( calcCRC(modH->au8Buffer,  modH->u8BufferSize-2) != u16MsgCRC )
 80041b4:	0020      	movs	r0, r4
        ((modH->au8Buffer[modH->u8BufferSize - 2] << 8)
 80041b6:	3393      	adds	r3, #147	; 0x93
 80041b8:	781e      	ldrb	r6, [r3, #0]
    if ( calcCRC(modH->au8Buffer,  modH->u8BufferSize-2) != u16MsgCRC )
 80041ba:	3013      	adds	r0, #19
 80041bc:	1eb1      	subs	r1, r6, #2
 80041be:	b2c9      	uxtb	r1, r1
 80041c0:	f7ff fc26 	bl	8003a10 <calcCRC>
        ((modH->au8Buffer[modH->u8BufferSize - 2] << 8)
 80041c4:	19a6      	adds	r6, r4, r6
 80041c6:	7c72      	ldrb	r2, [r6, #17]
         | modH->au8Buffer[modH->u8BufferSize - 1]); // combine the crc Low & High bytes
 80041c8:	7cb3      	ldrb	r3, [r6, #18]
        ((modH->au8Buffer[modH->u8BufferSize - 2] << 8)
 80041ca:	0212      	lsls	r2, r2, #8
    if ( calcCRC(modH->au8Buffer,  modH->u8BufferSize-2) != u16MsgCRC )
 80041cc:	4313      	orrs	r3, r2
 80041ce:	4283      	cmp	r3, r0
 80041d0:	d00d      	beq.n	80041ee <StartTaskModbusMaster+0x21e>
    	modH->u16errCnt ++;
 80041d2:	0022      	movs	r2, r4
 80041d4:	2104      	movs	r1, #4
 80041d6:	32a0      	adds	r2, #160	; 0xa0
 80041d8:	8813      	ldrh	r3, [r2, #0]
 80041da:	3301      	adds	r3, #1
 80041dc:	8013      	strh	r3, [r2, #0]
        return ERR_BAD_CRC;
 80041de:	4249      	negs	r1, r1
		 modH->i8state = COM_IDLE;
 80041e0:	0022      	movs	r2, r4
 80041e2:	2300      	movs	r3, #0
 80041e4:	32b3      	adds	r2, #179	; 0xb3
 80041e6:	7013      	strb	r3, [r2, #0]
         modH->i8lastError = u8exception;
 80041e8:	74a1      	strb	r1, [r4, #18]
	  xTaskNotify((TaskHandle_t)telegram.u32CurrentTask, modH->i8lastError, eSetValueWithOverwrite);
 80041ea:	2203      	movs	r2, #3
 80041ec:	e73e      	b.n	800406c <StartTaskModbusMaster+0x9c>
    if ((modH->au8Buffer[ FUNC ] & 0x80) != 0)
 80041ee:	2214      	movs	r2, #20
 80041f0:	56a2      	ldrsb	r2, [r4, r2]
 80041f2:	7d23      	ldrb	r3, [r4, #20]
 80041f4:	2a00      	cmp	r2, #0
 80041f6:	da06      	bge.n	8004206 <StartTaskModbusMaster+0x236>
    	modH->u16errCnt ++;
 80041f8:	0022      	movs	r2, r4
 80041fa:	32a0      	adds	r2, #160	; 0xa0
 80041fc:	8813      	ldrh	r3, [r2, #0]
 80041fe:	2105      	movs	r1, #5
 8004200:	3301      	adds	r3, #1
 8004202:	8013      	strh	r3, [r2, #0]
        return ERR_EXCEPTION;
 8004204:	e7eb      	b.n	80041de <StartTaskModbusMaster+0x20e>
        if (fctsupported[i] == modH->au8Buffer[FUNC])
 8004206:	4a3b      	ldr	r2, [pc, #236]	; (80042f4 <StartTaskModbusMaster+0x324>)
 8004208:	5caa      	ldrb	r2, [r5, r2]
 800420a:	429a      	cmp	r2, r3
 800420c:	d009      	beq.n	8004222 <StartTaskModbusMaster+0x252>
    for (uint8_t i = 0; i< sizeof( fctsupported ); i++)
 800420e:	3501      	adds	r5, #1
 8004210:	2d08      	cmp	r5, #8
 8004212:	d1f8      	bne.n	8004206 <StartTaskModbusMaster+0x236>
    	modH->u16errCnt ++;
 8004214:	0022      	movs	r2, r4
 8004216:	32a0      	adds	r2, #160	; 0xa0
 8004218:	8813      	ldrh	r3, [r2, #0]
        return EXC_FUNC_CODE;
 800421a:	2101      	movs	r1, #1
    	modH->u16errCnt ++;
 800421c:	3301      	adds	r3, #1
 800421e:	8013      	strh	r3, [r2, #0]
        return EXC_FUNC_CODE;
 8004220:	e7de      	b.n	80041e0 <StartTaskModbusMaster+0x210>
    return 0; // OK, no exception code thrown
 8004222:	2500      	movs	r5, #0
	  xSemaphoreTake(modH->ModBusSphrHandle , portMAX_DELAY); //before processing the message get the semaphore
 8004224:	0023      	movs	r3, r4
 8004226:	2101      	movs	r1, #1
 8004228:	33c4      	adds	r3, #196	; 0xc4
	  modH->i8lastError = u8exception;
 800422a:	74a5      	strb	r5, [r4, #18]
	  xSemaphoreTake(modH->ModBusSphrHandle , portMAX_DELAY); //before processing the message get the semaphore
 800422c:	6818      	ldr	r0, [r3, #0]
 800422e:	4249      	negs	r1, r1
 8004230:	f000 fcd9 	bl	8004be6 <xQueueSemaphoreTake>
	  switch( modH->au8Buffer[ FUNC ] )
 8004234:	7d23      	ldrb	r3, [r4, #20]
 8004236:	2b02      	cmp	r3, #2
 8004238:	d806      	bhi.n	8004248 <StartTaskModbusMaster+0x278>
 800423a:	2b00      	cmp	r3, #0
 800423c:	d03e      	beq.n	80042bc <StartTaskModbusMaster+0x2ec>
 800423e:	0027      	movs	r7, r4
 8004240:	002b      	movs	r3, r5
 8004242:	20ff      	movs	r0, #255	; 0xff
 8004244:	3798      	adds	r7, #152	; 0x98
 8004246:	e036      	b.n	80042b6 <StartTaskModbusMaster+0x2e6>
 8004248:	3b03      	subs	r3, #3
 800424a:	2b01      	cmp	r3, #1
 800424c:	d836      	bhi.n	80042bc <StartTaskModbusMaster+0x2ec>
    	modH->au16regs[ i ] = word(modH->au8Buffer[ u8byte ], modH->au8Buffer[ u8byte +1 ]);
 800424e:	0021      	movs	r1, r4
	  switch( modH->au8Buffer[ FUNC ] )
 8004250:	002b      	movs	r3, r5
	W.u8[0] = L;
 8004252:	20ff      	movs	r0, #255	; 0xff
    	modH->au16regs[ i ] = word(modH->au8Buffer[ u8byte ], modH->au8Buffer[ u8byte +1 ]);
 8004254:	3198      	adds	r1, #152	; 0x98
 8004256:	b2df      	uxtb	r7, r3
    for (i=0; i< modH->au8Buffer[ 2 ] /2; i++)
 8004258:	7d66      	ldrb	r6, [r4, #21]
 800425a:	007a      	lsls	r2, r7, #1
 800425c:	3203      	adds	r2, #3
 800425e:	b2d2      	uxtb	r2, r2
 8004260:	0876      	lsrs	r6, r6, #1
 8004262:	42b7      	cmp	r7, r6
 8004264:	d22a      	bcs.n	80042bc <StartTaskModbusMaster+0x2ec>
	W.u8[0] = L;
 8004266:	9d03      	ldr	r5, [sp, #12]
    	modH->au16regs[ i ] = word(modH->au8Buffer[ u8byte ], modH->au8Buffer[ u8byte +1 ]);
 8004268:	18a7      	adds	r7, r4, r2
 800426a:	7cfa      	ldrb	r2, [r7, #19]
	W.u8[0] = L;
 800426c:	7d3f      	ldrb	r7, [r7, #20]
 800426e:	4385      	bics	r5, r0
 8004270:	433d      	orrs	r5, r7
	W.u8[1] = H;
 8004272:	002f      	movs	r7, r5
 8004274:	4d20      	ldr	r5, [pc, #128]	; (80042f8 <StartTaskModbusMaster+0x328>)
 8004276:	0212      	lsls	r2, r2, #8
 8004278:	402f      	ands	r7, r5
 800427a:	4317      	orrs	r7, r2
    	modH->au16regs[ i ] = word(modH->au8Buffer[ u8byte ], modH->au8Buffer[ u8byte +1 ]);
 800427c:	680a      	ldr	r2, [r1, #0]
 800427e:	005e      	lsls	r6, r3, #1
	W.u8[1] = H;
 8004280:	9703      	str	r7, [sp, #12]
    	modH->au16regs[ i ] = word(modH->au8Buffer[ u8byte ], modH->au8Buffer[ u8byte +1 ]);
 8004282:	5397      	strh	r7, [r2, r6]
    for (i=0; i< modH->au8Buffer[ 2 ] /2; i++)
 8004284:	3301      	adds	r3, #1
 8004286:	e7e6      	b.n	8004256 <StartTaskModbusMaster+0x286>
        if(i%2)
 8004288:	18e2      	adds	r2, r4, r3
 800428a:	683d      	ldr	r5, [r7, #0]
 800428c:	7d91      	ldrb	r1, [r2, #22]
 800428e:	085a      	lsrs	r2, r3, #1
 8004290:	0052      	lsls	r2, r2, #1
 8004292:	18ae      	adds	r6, r5, r2
 8004294:	5aaa      	ldrh	r2, [r5, r2]
 8004296:	2501      	movs	r5, #1
 8004298:	422b      	tst	r3, r5
 800429a:	d01f      	beq.n	80042dc <StartTaskModbusMaster+0x30c>
	W.u8[0] = L;
 800429c:	9d05      	ldr	r5, [sp, #20]
 800429e:	b2d2      	uxtb	r2, r2
 80042a0:	4385      	bics	r5, r0
 80042a2:	4315      	orrs	r5, r2
	W.u8[1] = H;
 80042a4:	002a      	movs	r2, r5
 80042a6:	4d14      	ldr	r5, [pc, #80]	; (80042f8 <StartTaskModbusMaster+0x328>)
 80042a8:	0209      	lsls	r1, r1, #8
 80042aa:	402a      	ands	r2, r5
 80042ac:	430a      	orrs	r2, r1
 80042ae:	9205      	str	r2, [sp, #20]
     for (i=0; i< modH->au8Buffer[2]; i++) {
 80042b0:	3301      	adds	r3, #1
        	modH->au16regs[i/2]= word(highByte(modH->au16regs[i/2]), modH->au8Buffer[i+u8byte]);
 80042b2:	8032      	strh	r2, [r6, #0]
     for (i=0; i< modH->au8Buffer[2]; i++) {
 80042b4:	b2db      	uxtb	r3, r3
 80042b6:	7d62      	ldrb	r2, [r4, #21]
 80042b8:	429a      	cmp	r2, r3
 80042ba:	d8e5      	bhi.n	8004288 <StartTaskModbusMaster+0x2b8>
	  modH->i8state = COM_IDLE;
 80042bc:	0023      	movs	r3, r4
 80042be:	2500      	movs	r5, #0
	  xSemaphoreGive(modH->ModBusSphrHandle); //Release the semaphore
 80042c0:	0020      	movs	r0, r4
	  modH->i8state = COM_IDLE;
 80042c2:	33b3      	adds	r3, #179	; 0xb3
 80042c4:	701d      	strb	r5, [r3, #0]
	  xSemaphoreGive(modH->ModBusSphrHandle); //Release the semaphore
 80042c6:	30c4      	adds	r0, #196	; 0xc4
 80042c8:	002b      	movs	r3, r5
 80042ca:	0029      	movs	r1, r5
 80042cc:	002a      	movs	r2, r5
 80042ce:	6800      	ldr	r0, [r0, #0]
 80042d0:	f000 fb2a 	bl	8004928 <xQueueGenericSend>
	  xTaskNotify((TaskHandle_t)telegram.u32CurrentTask, modH->i8lastError, eSetValueWithOverwrite);
 80042d4:	2112      	movs	r1, #18
 80042d6:	002b      	movs	r3, r5
 80042d8:	5661      	ldrsb	r1, [r4, r1]
 80042da:	e786      	b.n	80041ea <StartTaskModbusMaster+0x21a>
	W.u8[0] = L;
 80042dc:	9d04      	ldr	r5, [sp, #16]
	W.u8[1] = H;
 80042de:	0a12      	lsrs	r2, r2, #8
	W.u8[0] = L;
 80042e0:	4385      	bics	r5, r0
 80042e2:	430d      	orrs	r5, r1
	W.u8[1] = H;
 80042e4:	0029      	movs	r1, r5
 80042e6:	4d04      	ldr	r5, [pc, #16]	; (80042f8 <StartTaskModbusMaster+0x328>)
 80042e8:	0212      	lsls	r2, r2, #8
 80042ea:	4029      	ands	r1, r5
 80042ec:	4311      	orrs	r1, r2
        	modH->au16regs[i/2]= word(highByte(modH->au16regs[i/2]), modH->au8Buffer[i+u8byte]);
 80042ee:	000a      	movs	r2, r1
	W.u8[1] = H;
 80042f0:	9104      	str	r1, [sp, #16]
	return W.u16[0];
 80042f2:	e7dd      	b.n	80042b0 <StartTaskModbusMaster+0x2e0>
 80042f4:	0800620c 	.word	0x0800620c
 80042f8:	ffff00ff 	.word	0xffff00ff

080042fc <HAL_UART_TxCpltCallback>:
 */

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
	/* Modbus RTU TX callback BEGIN */
	BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 80042fc:	2300      	movs	r3, #0
{
 80042fe:	b530      	push	{r4, r5, lr}
	int i;
	for (i = 0; i < numberHandlers; i++ )
 8004300:	4a10      	ldr	r2, [pc, #64]	; (8004344 <HAL_UART_TxCpltCallback+0x48>)
{
 8004302:	b085      	sub	sp, #20
	for (i = 0; i < numberHandlers; i++ )
 8004304:	7811      	ldrb	r1, [r2, #0]
	{
	   	if (mHandlers[i]->port == huart )
 8004306:	4c10      	ldr	r4, [pc, #64]	; (8004348 <HAL_UART_TxCpltCallback+0x4c>)
	BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 8004308:	9303      	str	r3, [sp, #12]
	for (i = 0; i < numberHandlers; i++ )
 800430a:	4299      	cmp	r1, r3
 800430c:	dd11      	ble.n	8004332 <HAL_UART_TxCpltCallback+0x36>
	   	if (mHandlers[i]->port == huart )
 800430e:	009a      	lsls	r2, r3, #2
 8004310:	58a2      	ldr	r2, [r4, r2]
 8004312:	6855      	ldr	r5, [r2, #4]
 8004314:	4285      	cmp	r5, r0
 8004316:	d10e      	bne.n	8004336 <HAL_UART_TxCpltCallback+0x3a>
	   	{
	   		xTaskNotifyFromISR(mHandlers[i]->myTaskModbusAHandle, 0, eNoAction, &xHigherPriorityTaskWoken);
 8004318:	32b8      	adds	r2, #184	; 0xb8
 800431a:	ab03      	add	r3, sp, #12
 800431c:	9300      	str	r3, [sp, #0]
 800431e:	0010      	movs	r0, r2
 8004320:	2300      	movs	r3, #0
 8004322:	6800      	ldr	r0, [r0, #0]
 8004324:	001a      	movs	r2, r3
 8004326:	0019      	movs	r1, r3
 8004328:	f001 fa7a 	bl	8005820 <xTaskGenericNotifyFromISR>

	   		break;

	   	}
	}
	portYIELD_FROM_ISR( xHigherPriorityTaskWoken );
 800432c:	9b03      	ldr	r3, [sp, #12]
 800432e:	2b00      	cmp	r3, #0
 8004330:	d103      	bne.n	800433a <HAL_UART_TxCpltCallback+0x3e>
	/*
	 * Here you should implement the callback code for other UARTs not used by Modbus
	 *
	 * */

}
 8004332:	b005      	add	sp, #20
 8004334:	bd30      	pop	{r4, r5, pc}
	for (i = 0; i < numberHandlers; i++ )
 8004336:	3301      	adds	r3, #1
 8004338:	e7e7      	b.n	800430a <HAL_UART_TxCpltCallback+0xe>
	portYIELD_FROM_ISR( xHigherPriorityTaskWoken );
 800433a:	2280      	movs	r2, #128	; 0x80
 800433c:	4b03      	ldr	r3, [pc, #12]	; (800434c <HAL_UART_TxCpltCallback+0x50>)
 800433e:	0552      	lsls	r2, r2, #21
 8004340:	601a      	str	r2, [r3, #0]
}
 8004342:	e7f6      	b.n	8004332 <HAL_UART_TxCpltCallback+0x36>
 8004344:	2000002c 	.word	0x2000002c
 8004348:	20001334 	.word	0x20001334
 800434c:	e000ed04 	.word	0xe000ed04

08004350 <HAL_UART_RxCpltCallback>:
 * user should implement the correct control flow and verification to maintain
 * Modbus functionality.
 * @ingroup UartHandle UART HAL handler
 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *UartHandle)
{
 8004350:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
	BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 8004352:	2300      	movs	r3, #0

	/* Modbus RTU RX callback BEGIN */
    int i;
    for (i = 0; i < numberHandlers; i++ )
 8004354:	4a18      	ldr	r2, [pc, #96]	; (80043b8 <HAL_UART_RxCpltCallback+0x68>)
    {
    	if (mHandlers[i]->port == UartHandle  )
 8004356:	4c19      	ldr	r4, [pc, #100]	; (80043bc <HAL_UART_RxCpltCallback+0x6c>)
    for (i = 0; i < numberHandlers; i++ )
 8004358:	7811      	ldrb	r1, [r2, #0]
	BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 800435a:	9303      	str	r3, [sp, #12]
    for (i = 0; i < numberHandlers; i++ )
 800435c:	4299      	cmp	r1, r3
 800435e:	dd22      	ble.n	80043a6 <HAL_UART_RxCpltCallback+0x56>
    	if (mHandlers[i]->port == UartHandle  )
 8004360:	009d      	lsls	r5, r3, #2
 8004362:	5962      	ldr	r2, [r4, r5]
 8004364:	6856      	ldr	r6, [r2, #4]
 8004366:	4286      	cmp	r6, r0
 8004368:	d11e      	bne.n	80043a8 <HAL_UART_RxCpltCallback+0x58>
    	{
    		RingAdd(&mHandlers[i]->xBufferRX, mHandlers[i]->dataRX);
 800436a:	0013      	movs	r3, r2
 800436c:	32c8      	adds	r2, #200	; 0xc8
 800436e:	33b2      	adds	r3, #178	; 0xb2
 8004370:	0010      	movs	r0, r2
 8004372:	7819      	ldrb	r1, [r3, #0]
 8004374:	f7ff fa42 	bl	80037fc <RingAdd>
    		HAL_UART_Receive_IT(mHandlers[i]->port, &mHandlers[i]->dataRX, 1);
 8004378:	5963      	ldr	r3, [r4, r5]
 800437a:	2201      	movs	r2, #1
 800437c:	0019      	movs	r1, r3
 800437e:	6858      	ldr	r0, [r3, #4]
 8004380:	31b2      	adds	r1, #178	; 0xb2
 8004382:	f7ff f925 	bl	80035d0 <HAL_UART_Receive_IT>
    		xTimerResetFromISR(mHandlers[i]->xTimerT35, &xHigherPriorityTaskWoken);
 8004386:	5963      	ldr	r3, [r4, r5]
 8004388:	33bc      	adds	r3, #188	; 0xbc
 800438a:	681c      	ldr	r4, [r3, #0]
 800438c:	f000 ff0c 	bl	80051a8 <xTaskGetTickCountFromISR>
 8004390:	2300      	movs	r3, #0
 8004392:	0002      	movs	r2, r0
 8004394:	9300      	str	r3, [sp, #0]
 8004396:	2107      	movs	r1, #7
 8004398:	ab03      	add	r3, sp, #12
 800439a:	0020      	movs	r0, r4
 800439c:	f001 fb56 	bl	8005a4c <xTimerGenericCommand>
    		break;
    	}
    }
    portYIELD_FROM_ISR( xHigherPriorityTaskWoken );
 80043a0:	9b03      	ldr	r3, [sp, #12]
 80043a2:	2b00      	cmp	r3, #0
 80043a4:	d102      	bne.n	80043ac <HAL_UART_RxCpltCallback+0x5c>
	/*
	 * Here you should implement the callback code for other UARTs not used by Modbus
	 *
	 * */

}
 80043a6:	bd7f      	pop	{r0, r1, r2, r3, r4, r5, r6, pc}
    for (i = 0; i < numberHandlers; i++ )
 80043a8:	3301      	adds	r3, #1
 80043aa:	e7d7      	b.n	800435c <HAL_UART_RxCpltCallback+0xc>
    portYIELD_FROM_ISR( xHigherPriorityTaskWoken );
 80043ac:	2280      	movs	r2, #128	; 0x80
 80043ae:	4b04      	ldr	r3, [pc, #16]	; (80043c0 <HAL_UART_RxCpltCallback+0x70>)
 80043b0:	0552      	lsls	r2, r2, #21
 80043b2:	601a      	str	r2, [r3, #0]
}
 80043b4:	e7f7      	b.n	80043a6 <HAL_UART_RxCpltCallback+0x56>
 80043b6:	46c0      	nop			; (mov r8, r8)
 80043b8:	2000002c 	.word	0x2000002c
 80043bc:	20001334 	.word	0x20001334
 80043c0:	e000ed04 	.word	0xe000ed04

080043c4 <SysTick_Handler>:
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
  /* Clear overflow flag */
  SysTick->CTRL;
 80043c4:	4b04      	ldr	r3, [pc, #16]	; (80043d8 <SysTick_Handler+0x14>)
void SysTick_Handler (void) {
 80043c6:	b510      	push	{r4, lr}
  SysTick->CTRL;
 80043c8:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 80043ca:	f001 f8d5 	bl	8005578 <xTaskGetSchedulerState>
 80043ce:	2801      	cmp	r0, #1
 80043d0:	d001      	beq.n	80043d6 <SysTick_Handler+0x12>
    /* Call tick handler */
    xPortSysTickHandler();
 80043d2:	f001 fd07 	bl	8005de4 <xPortSysTickHandler>
  }
}
 80043d6:	bd10      	pop	{r4, pc}
 80043d8:	e000e010 	.word	0xe000e010

080043dc <osKernelInitialize>:
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80043dc:	f3ef 8305 	mrs	r3, IPSR
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
  osStatus_t stat;

  if (IS_IRQ()) {
 80043e0:	2b00      	cmp	r3, #0
 80043e2:	d106      	bne.n	80043f2 <osKernelInitialize+0x16>
    stat = osErrorISR;
  }
  else {
    if (KernelState == osKernelInactive) {
 80043e4:	4b05      	ldr	r3, [pc, #20]	; (80043fc <osKernelInitialize+0x20>)
 80043e6:	6818      	ldr	r0, [r3, #0]
 80043e8:	2800      	cmp	r0, #0
 80043ea:	d105      	bne.n	80043f8 <osKernelInitialize+0x1c>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 80043ec:	2201      	movs	r2, #1
 80043ee:	601a      	str	r2, [r3, #0]
      stat = osError;
    }
  }

  return (stat);
}
 80043f0:	4770      	bx	lr
    stat = osErrorISR;
 80043f2:	2006      	movs	r0, #6
      stat = osError;
 80043f4:	4240      	negs	r0, r0
  return (stat);
 80043f6:	e7fb      	b.n	80043f0 <osKernelInitialize+0x14>
      stat = osError;
 80043f8:	2001      	movs	r0, #1
 80043fa:	e7fb      	b.n	80043f4 <osKernelInitialize+0x18>
 80043fc:	2000028c 	.word	0x2000028c

08004400 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8004400:	b510      	push	{r4, lr}
 8004402:	f3ef 8405 	mrs	r4, IPSR
  osStatus_t stat;

  if (IS_IRQ()) {
 8004406:	2c00      	cmp	r4, #0
 8004408:	d10e      	bne.n	8004428 <osKernelStart+0x28>
    stat = osErrorISR;
  }
  else {
    if (KernelState == osKernelReady) {
 800440a:	4a0a      	ldr	r2, [pc, #40]	; (8004434 <osKernelStart+0x34>)
 800440c:	6813      	ldr	r3, [r2, #0]
 800440e:	2b01      	cmp	r3, #1
 8004410:	d10d      	bne.n	800442e <osKernelStart+0x2e>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8004412:	4909      	ldr	r1, [pc, #36]	; (8004438 <osKernelStart+0x38>)
 8004414:	69cb      	ldr	r3, [r1, #28]
 8004416:	021b      	lsls	r3, r3, #8
 8004418:	0a1b      	lsrs	r3, r3, #8
 800441a:	61cb      	str	r3, [r1, #28]
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800441c:	2302      	movs	r3, #2
 800441e:	6013      	str	r3, [r2, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8004420:	f000 fe7e 	bl	8005120 <vTaskStartScheduler>
      stat = osOK;
 8004424:	0020      	movs	r0, r4
      stat = osError;
    }
  }

  return (stat);
}
 8004426:	bd10      	pop	{r4, pc}
    stat = osErrorISR;
 8004428:	2006      	movs	r0, #6
      stat = osError;
 800442a:	4240      	negs	r0, r0
  return (stat);
 800442c:	e7fb      	b.n	8004426 <osKernelStart+0x26>
      stat = osError;
 800442e:	2001      	movs	r0, #1
 8004430:	e7fb      	b.n	800442a <osKernelStart+0x2a>
 8004432:	46c0      	nop			; (mov r8, r8)
 8004434:	2000028c 	.word	0x2000028c
 8004438:	e000ed00 	.word	0xe000ed00

0800443c <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 800443c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800443e:	0014      	movs	r4, r2
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8004440:	2200      	movs	r2, #0
osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8004442:	b089      	sub	sp, #36	; 0x24
 8004444:	9105      	str	r1, [sp, #20]
  hTask = NULL;
 8004446:	9207      	str	r2, [sp, #28]
 8004448:	f3ef 8205 	mrs	r2, IPSR

  if (!IS_IRQ() && (func != NULL)) {
 800444c:	2a00      	cmp	r2, #0
 800444e:	d124      	bne.n	800449a <osThreadNew+0x5e>
 8004450:	2800      	cmp	r0, #0
 8004452:	d022      	beq.n	800449a <osThreadNew+0x5e>
    prio  = (UBaseType_t)osPriorityNormal;

    name = NULL;
    mem  = -1;

    if (attr != NULL) {
 8004454:	2c00      	cmp	r4, #0
 8004456:	d038      	beq.n	80044ca <osThreadNew+0x8e>
      if (attr->name != NULL) {
        name = attr->name;
      }
      if (attr->priority != osPriorityNone) {
 8004458:	69a5      	ldr	r5, [r4, #24]
 800445a:	2d00      	cmp	r5, #0
 800445c:	d100      	bne.n	8004460 <osThreadNew+0x24>
 800445e:	3518      	adds	r5, #24
        prio = (UBaseType_t)attr->priority;
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8004460:	1e69      	subs	r1, r5, #1
 8004462:	002f      	movs	r7, r5
        return (NULL);
 8004464:	2200      	movs	r2, #0
      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8004466:	2937      	cmp	r1, #55	; 0x37
 8004468:	d818      	bhi.n	800449c <osThreadNew+0x60>
 800446a:	6861      	ldr	r1, [r4, #4]
 800446c:	07cb      	lsls	r3, r1, #31
 800446e:	d415      	bmi.n	800449c <osThreadNew+0x60>
      }

      if (attr->stack_size > 0U) {
 8004470:	6966      	ldr	r6, [r4, #20]
    stack = configMINIMAL_STACK_SIZE;
 8004472:	3280      	adds	r2, #128	; 0x80
      if (attr->stack_size > 0U) {
 8004474:	2e00      	cmp	r6, #0
 8004476:	d000      	beq.n	800447a <osThreadNew+0x3e>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8004478:	08b2      	lsrs	r2, r6, #2
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800447a:	68a3      	ldr	r3, [r4, #8]
      if (attr->name != NULL) {
 800447c:	6821      	ldr	r1, [r4, #0]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800447e:	9304      	str	r3, [sp, #16]
 8004480:	68e3      	ldr	r3, [r4, #12]
 8004482:	469c      	mov	ip, r3
 8004484:	9b04      	ldr	r3, [sp, #16]
 8004486:	2b00      	cmp	r3, #0
 8004488:	d00b      	beq.n	80044a2 <osThreadNew+0x66>
 800448a:	4663      	mov	r3, ip
 800448c:	2b5b      	cmp	r3, #91	; 0x5b
 800448e:	d904      	bls.n	800449a <osThreadNew+0x5e>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8004490:	6924      	ldr	r4, [r4, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8004492:	2c00      	cmp	r4, #0
 8004494:	d001      	beq.n	800449a <osThreadNew+0x5e>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8004496:	2e00      	cmp	r6, #0
 8004498:	d11a      	bne.n	80044d0 <osThreadNew+0x94>
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 800449a:	9a07      	ldr	r2, [sp, #28]
}
 800449c:	0010      	movs	r0, r2
 800449e:	b009      	add	sp, #36	; 0x24
 80044a0:	bdf0      	pop	{r4, r5, r6, r7, pc}
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 80044a2:	4663      	mov	r3, ip
 80044a4:	2b00      	cmp	r3, #0
 80044a6:	d1f8      	bne.n	800449a <osThreadNew+0x5e>
      if (mem == 0) {
 80044a8:	6924      	ldr	r4, [r4, #16]
 80044aa:	2c00      	cmp	r4, #0
 80044ac:	d1f5      	bne.n	800449a <osThreadNew+0x5e>
 80044ae:	000c      	movs	r4, r1
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 80044b0:	a907      	add	r1, sp, #28
 80044b2:	9101      	str	r1, [sp, #4]
 80044b4:	9b05      	ldr	r3, [sp, #20]
 80044b6:	0021      	movs	r1, r4
 80044b8:	b292      	uxth	r2, r2
 80044ba:	9700      	str	r7, [sp, #0]
 80044bc:	f000 fe04 	bl	80050c8 <xTaskCreate>
 80044c0:	2801      	cmp	r0, #1
 80044c2:	d0ea      	beq.n	800449a <osThreadNew+0x5e>
            hTask = NULL;
 80044c4:	2300      	movs	r3, #0
 80044c6:	9307      	str	r3, [sp, #28]
 80044c8:	e7e7      	b.n	800449a <osThreadNew+0x5e>
    prio  = (UBaseType_t)osPriorityNormal;
 80044ca:	2718      	movs	r7, #24
    stack = configMINIMAL_STACK_SIZE;
 80044cc:	2280      	movs	r2, #128	; 0x80
 80044ce:	e7ef      	b.n	80044b0 <osThreadNew+0x74>
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80044d0:	9b04      	ldr	r3, [sp, #16]
 80044d2:	9401      	str	r4, [sp, #4]
 80044d4:	9302      	str	r3, [sp, #8]
 80044d6:	9500      	str	r5, [sp, #0]
 80044d8:	9b05      	ldr	r3, [sp, #20]
 80044da:	f000 fdcf 	bl	800507c <xTaskCreateStatic>
 80044de:	9007      	str	r0, [sp, #28]
 80044e0:	e7db      	b.n	800449a <osThreadNew+0x5e>

080044e2 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 80044e2:	b510      	push	{r4, lr}
 80044e4:	f3ef 8405 	mrs	r4, IPSR
  osStatus_t stat;

  if (IS_IRQ()) {
 80044e8:	2c00      	cmp	r4, #0
 80044ea:	d105      	bne.n	80044f8 <osDelay+0x16>
    stat = osErrorISR;
  }
  else {
    stat = osOK;

    if (ticks != 0U) {
 80044ec:	2800      	cmp	r0, #0
 80044ee:	d001      	beq.n	80044f4 <osDelay+0x12>
      vTaskDelay(ticks);
 80044f0:	f000 ff48 	bl	8005384 <vTaskDelay>
    }
  }

  return (stat);
}
 80044f4:	0020      	movs	r0, r4
 80044f6:	bd10      	pop	{r4, pc}
    stat = osErrorISR;
 80044f8:	2406      	movs	r4, #6
 80044fa:	4264      	negs	r4, r4
 80044fc:	e7fa      	b.n	80044f4 <osDelay+0x12>

080044fe <osSemaphoreNew>:
}
#endif /* (configUSE_OS2_MUTEX == 1) */

/*---------------------------------------------------------------------------*/

osSemaphoreId_t osSemaphoreNew (uint32_t max_count, uint32_t initial_count, const osSemaphoreAttr_t *attr) {
 80044fe:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8004500:	000e      	movs	r6, r1
 8004502:	0015      	movs	r5, r2
 8004504:	f3ef 8105 	mrs	r1, IPSR
  const char *name;
  #endif

  hSemaphore = NULL;

  if (!IS_IRQ() && (max_count > 0U) && (initial_count <= max_count)) {
 8004508:	2900      	cmp	r1, #0
 800450a:	d002      	beq.n	8004512 <osSemaphoreNew+0x14>
        }

        if ((hSemaphore != NULL) && (initial_count != 0U)) {
          if (xSemaphoreGive (hSemaphore) != pdPASS) {
            vSemaphoreDelete (hSemaphore);
            hSemaphore = NULL;
 800450c:	2400      	movs	r4, #0
      #endif
    }
  }

  return ((osSemaphoreId_t)hSemaphore);
}
 800450e:	0020      	movs	r0, r4
 8004510:	bd76      	pop	{r1, r2, r4, r5, r6, pc}
  if (!IS_IRQ() && (max_count > 0U) && (initial_count <= max_count)) {
 8004512:	2800      	cmp	r0, #0
 8004514:	d0fa      	beq.n	800450c <osSemaphoreNew+0xe>
 8004516:	42b0      	cmp	r0, r6
 8004518:	d3f8      	bcc.n	800450c <osSemaphoreNew+0xe>
    if (attr != NULL) {
 800451a:	2a00      	cmp	r2, #0
 800451c:	d01d      	beq.n	800455a <osSemaphoreNew+0x5c>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 800451e:	6893      	ldr	r3, [r2, #8]
 8004520:	68d2      	ldr	r2, [r2, #12]
 8004522:	2b00      	cmp	r3, #0
 8004524:	d017      	beq.n	8004556 <osSemaphoreNew+0x58>
 8004526:	2a4f      	cmp	r2, #79	; 0x4f
 8004528:	d9f0      	bls.n	800450c <osSemaphoreNew+0xe>
      if (max_count == 1U) {
 800452a:	2801      	cmp	r0, #1
 800452c:	d128      	bne.n	8004580 <osSemaphoreNew+0x82>
            hSemaphore = xSemaphoreCreateBinaryStatic ((StaticSemaphore_t *)attr->cb_mem);
 800452e:	2203      	movs	r2, #3
 8004530:	9200      	str	r2, [sp, #0]
 8004532:	000a      	movs	r2, r1
 8004534:	f000 f97d 	bl	8004832 <xQueueGenericCreateStatic>
            hSemaphore = xSemaphoreCreateBinary();
 8004538:	1e04      	subs	r4, r0, #0
        if ((hSemaphore != NULL) && (initial_count != 0U)) {
 800453a:	d0e7      	beq.n	800450c <osSemaphoreNew+0xe>
 800453c:	2e00      	cmp	r6, #0
 800453e:	d018      	beq.n	8004572 <osSemaphoreNew+0x74>
          if (xSemaphoreGive (hSemaphore) != pdPASS) {
 8004540:	2300      	movs	r3, #0
 8004542:	001a      	movs	r2, r3
 8004544:	0019      	movs	r1, r3
 8004546:	f000 f9ef 	bl	8004928 <xQueueGenericSend>
 800454a:	2801      	cmp	r0, #1
 800454c:	d011      	beq.n	8004572 <osSemaphoreNew+0x74>
            vSemaphoreDelete (hSemaphore);
 800454e:	0020      	movs	r0, r4
 8004550:	f000 fc16 	bl	8004d80 <vQueueDelete>
 8004554:	e7da      	b.n	800450c <osSemaphoreNew+0xe>
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 8004556:	2a00      	cmp	r2, #0
 8004558:	d1d8      	bne.n	800450c <osSemaphoreNew+0xe>
      if (max_count == 1U) {
 800455a:	2801      	cmp	r0, #1
 800455c:	d104      	bne.n	8004568 <osSemaphoreNew+0x6a>
            hSemaphore = xSemaphoreCreateBinary();
 800455e:	2203      	movs	r2, #3
 8004560:	2100      	movs	r1, #0
 8004562:	f000 f997 	bl	8004894 <xQueueGenericCreate>
 8004566:	e7e7      	b.n	8004538 <osSemaphoreNew+0x3a>
            hSemaphore = xSemaphoreCreateCounting (max_count, initial_count);
 8004568:	0031      	movs	r1, r6
 800456a:	f000 f9cb 	bl	8004904 <xQueueCreateCountingSemaphore>
 800456e:	1e04      	subs	r4, r0, #0
      if (hSemaphore != NULL) {
 8004570:	d0cc      	beq.n	800450c <osSemaphoreNew+0xe>
        if (attr != NULL) {
 8004572:	2d00      	cmp	r5, #0
 8004574:	d10a      	bne.n	800458c <osSemaphoreNew+0x8e>
        vQueueAddToRegistry (hSemaphore, name);
 8004576:	0029      	movs	r1, r5
 8004578:	0020      	movs	r0, r4
 800457a:	f000 fbdb 	bl	8004d34 <vQueueAddToRegistry>
  return ((osSemaphoreId_t)hSemaphore);
 800457e:	e7c6      	b.n	800450e <osSemaphoreNew+0x10>
            hSemaphore = xSemaphoreCreateCountingStatic (max_count, initial_count, (StaticSemaphore_t *)attr->cb_mem);
 8004580:	001a      	movs	r2, r3
 8004582:	0031      	movs	r1, r6
 8004584:	f000 f9a9 	bl	80048da <xQueueCreateCountingSemaphoreStatic>
 8004588:	1e04      	subs	r4, r0, #0
      if (hSemaphore != NULL) {
 800458a:	d0bf      	beq.n	800450c <osSemaphoreNew+0xe>
          name = attr->name;
 800458c:	682d      	ldr	r5, [r5, #0]
 800458e:	e7f2      	b.n	8004576 <osSemaphoreNew+0x78>

08004590 <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 8004590:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004592:	0014      	movs	r4, r2
 8004594:	f3ef 8605 	mrs	r6, IPSR
  const char *name;
  #endif

  hQueue = NULL;

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 8004598:	2e00      	cmp	r6, #0
 800459a:	d002      	beq.n	80045a2 <osMessageQueueNew+0x12>
  hQueue = NULL;
 800459c:	2500      	movs	r5, #0
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
}
 800459e:	0028      	movs	r0, r5
 80045a0:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 80045a2:	2800      	cmp	r0, #0
 80045a4:	d0fa      	beq.n	800459c <osMessageQueueNew+0xc>
 80045a6:	2900      	cmp	r1, #0
 80045a8:	d0f8      	beq.n	800459c <osMessageQueueNew+0xc>
    if (attr != NULL) {
 80045aa:	2a00      	cmp	r2, #0
 80045ac:	d01c      	beq.n	80045e8 <osMessageQueueNew+0x58>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 80045ae:	6893      	ldr	r3, [r2, #8]
 80045b0:	68d2      	ldr	r2, [r2, #12]
 80045b2:	2b00      	cmp	r3, #0
 80045b4:	d010      	beq.n	80045d8 <osMessageQueueNew+0x48>
 80045b6:	2a4f      	cmp	r2, #79	; 0x4f
 80045b8:	d9f0      	bls.n	800459c <osMessageQueueNew+0xc>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 80045ba:	6922      	ldr	r2, [r4, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 80045bc:	2a00      	cmp	r2, #0
 80045be:	d0ed      	beq.n	800459c <osMessageQueueNew+0xc>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 80045c0:	000d      	movs	r5, r1
 80045c2:	4345      	muls	r5, r0
 80045c4:	6967      	ldr	r7, [r4, #20]
 80045c6:	42af      	cmp	r7, r5
 80045c8:	d3e8      	bcc.n	800459c <osMessageQueueNew+0xc>
        hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 80045ca:	9600      	str	r6, [sp, #0]
 80045cc:	f000 f931 	bl	8004832 <xQueueGenericCreateStatic>
 80045d0:	1e05      	subs	r5, r0, #0
    if (hQueue != NULL) {
 80045d2:	d0e3      	beq.n	800459c <osMessageQueueNew+0xc>
        name = attr->name;
 80045d4:	6824      	ldr	r4, [r4, #0]
 80045d6:	e00e      	b.n	80045f6 <osMessageQueueNew+0x66>
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 80045d8:	2a00      	cmp	r2, #0
 80045da:	d1df      	bne.n	800459c <osMessageQueueNew+0xc>
 80045dc:	6923      	ldr	r3, [r4, #16]
 80045de:	2b00      	cmp	r3, #0
 80045e0:	d1dc      	bne.n	800459c <osMessageQueueNew+0xc>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 80045e2:	6963      	ldr	r3, [r4, #20]
 80045e4:	2b00      	cmp	r3, #0
 80045e6:	d1d9      	bne.n	800459c <osMessageQueueNew+0xc>
          hQueue = xQueueCreate (msg_count, msg_size);
 80045e8:	2200      	movs	r2, #0
 80045ea:	f000 f953 	bl	8004894 <xQueueGenericCreate>
 80045ee:	1e05      	subs	r5, r0, #0
    if (hQueue != NULL) {
 80045f0:	d0d4      	beq.n	800459c <osMessageQueueNew+0xc>
      if (attr != NULL) {
 80045f2:	2c00      	cmp	r4, #0
 80045f4:	d1ee      	bne.n	80045d4 <osMessageQueueNew+0x44>
      vQueueAddToRegistry (hQueue, name);
 80045f6:	0021      	movs	r1, r4
 80045f8:	0028      	movs	r0, r5
 80045fa:	f000 fb9b 	bl	8004d34 <vQueueAddToRegistry>
  return ((osMessageQueueId_t)hQueue);
 80045fe:	e7ce      	b.n	800459e <osMessageQueueNew+0xe>

08004600 <vApplicationGetIdleTaskMemory>:
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8004600:	4b03      	ldr	r3, [pc, #12]	; (8004610 <vApplicationGetIdleTaskMemory+0x10>)
 8004602:	6003      	str	r3, [r0, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8004604:	4b03      	ldr	r3, [pc, #12]	; (8004614 <vApplicationGetIdleTaskMemory+0x14>)
 8004606:	600b      	str	r3, [r1, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8004608:	2380      	movs	r3, #128	; 0x80
 800460a:	6013      	str	r3, [r2, #0]
}
 800460c:	4770      	bx	lr
 800460e:	46c0      	nop			; (mov r8, r8)
 8004610:	20000230 	.word	0x20000230
 8004614:	20000030 	.word	0x20000030

08004618 <vApplicationGetTimerTaskMemory>:
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8004618:	4b03      	ldr	r3, [pc, #12]	; (8004628 <vApplicationGetTimerTaskMemory+0x10>)
 800461a:	6003      	str	r3, [r0, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800461c:	4b03      	ldr	r3, [pc, #12]	; (800462c <vApplicationGetTimerTaskMemory+0x14>)
 800461e:	600b      	str	r3, [r1, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8004620:	2380      	movs	r3, #128	; 0x80
 8004622:	005b      	lsls	r3, r3, #1
 8004624:	6013      	str	r3, [r2, #0]
}
 8004626:	4770      	bx	lr
 8004628:	20000690 	.word	0x20000690
 800462c:	20000290 	.word	0x20000290

08004630 <vListInitialise>:
void vListInitialise( List_t * const pxList )
{
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004630:	0003      	movs	r3, r0

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8004632:	2201      	movs	r2, #1
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004634:	3308      	adds	r3, #8
 8004636:	6043      	str	r3, [r0, #4]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004638:	60c3      	str	r3, [r0, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800463a:	6103      	str	r3, [r0, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800463c:	2300      	movs	r3, #0
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800463e:	4252      	negs	r2, r2
 8004640:	6082      	str	r2, [r0, #8]
	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8004642:	6003      	str	r3, [r0, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8004644:	4770      	bx	lr

08004646 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8004646:	2300      	movs	r3, #0
 8004648:	6103      	str	r3, [r0, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800464a:	4770      	bx	lr

0800464c <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
ListItem_t * const pxIndex = pxList->pxIndex;
 800464c:	6843      	ldr	r3, [r0, #4]

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800464e:	689a      	ldr	r2, [r3, #8]
	pxNewListItem->pxNext = pxIndex;
 8004650:	604b      	str	r3, [r1, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8004652:	608a      	str	r2, [r1, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8004654:	689a      	ldr	r2, [r3, #8]
 8004656:	6051      	str	r1, [r2, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8004658:	6099      	str	r1, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;

	( pxList->uxNumberOfItems )++;
 800465a:	6803      	ldr	r3, [r0, #0]
	pxNewListItem->pxContainer = pxList;
 800465c:	6108      	str	r0, [r1, #16]
	( pxList->uxNumberOfItems )++;
 800465e:	3301      	adds	r3, #1
 8004660:	6003      	str	r3, [r0, #0]
}
 8004662:	4770      	bx	lr

08004664 <vListInsert>:
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8004664:	0002      	movs	r2, r0
{
 8004666:	b530      	push	{r4, r5, lr}
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8004668:	680c      	ldr	r4, [r1, #0]
		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800466a:	3208      	adds	r2, #8
	if( xValueOfInsertion == portMAX_DELAY )
 800466c:	1c63      	adds	r3, r4, #1
 800466e:	d10a      	bne.n	8004686 <vListInsert+0x22>
		pxIterator = pxList->xListEnd.pxPrevious;
 8004670:	6903      	ldr	r3, [r0, #16]
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8004672:	685a      	ldr	r2, [r3, #4]
 8004674:	604a      	str	r2, [r1, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8004676:	6091      	str	r1, [r2, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8004678:	608b      	str	r3, [r1, #8]
	pxIterator->pxNext = pxNewListItem;
 800467a:	6059      	str	r1, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;

	( pxList->uxNumberOfItems )++;
 800467c:	6803      	ldr	r3, [r0, #0]
	pxNewListItem->pxContainer = pxList;
 800467e:	6108      	str	r0, [r1, #16]
	( pxList->uxNumberOfItems )++;
 8004680:	3301      	adds	r3, #1
 8004682:	6003      	str	r3, [r0, #0]
}
 8004684:	bd30      	pop	{r4, r5, pc}
		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8004686:	0013      	movs	r3, r2
 8004688:	6852      	ldr	r2, [r2, #4]
 800468a:	6815      	ldr	r5, [r2, #0]
 800468c:	42a5      	cmp	r5, r4
 800468e:	d9fa      	bls.n	8004686 <vListInsert+0x22>
 8004690:	e7ef      	b.n	8004672 <vListInsert+0xe>

08004692 <uxListRemove>:

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8004692:	6903      	ldr	r3, [r0, #16]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8004694:	6841      	ldr	r1, [r0, #4]
 8004696:	6882      	ldr	r2, [r0, #8]
 8004698:	608a      	str	r2, [r1, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800469a:	6051      	str	r1, [r2, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800469c:	6859      	ldr	r1, [r3, #4]
 800469e:	4281      	cmp	r1, r0
 80046a0:	d100      	bne.n	80046a4 <uxListRemove+0x12>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80046a2:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80046a4:	2200      	movs	r2, #0
 80046a6:	6102      	str	r2, [r0, #16]
	( pxList->uxNumberOfItems )--;
 80046a8:	681a      	ldr	r2, [r3, #0]
 80046aa:	3a01      	subs	r2, #1
 80046ac:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80046ae:	6818      	ldr	r0, [r3, #0]
}
 80046b0:	4770      	bx	lr

080046b2 <prvIsQueueEmpty>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80046b2:	b510      	push	{r4, lr}
 80046b4:	0004      	movs	r4, r0
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80046b6:	f001 fb4b 	bl	8005d50 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80046ba:	6ba4      	ldr	r4, [r4, #56]	; 0x38
		else
		{
			xReturn = pdFALSE;
		}
	}
	taskEXIT_CRITICAL();
 80046bc:	f001 fb54 	bl	8005d68 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80046c0:	4260      	negs	r0, r4
 80046c2:	4160      	adcs	r0, r4

	return xReturn;
}
 80046c4:	bd10      	pop	{r4, pc}

080046c6 <prvCopyDataToQueue>:
{
 80046c6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80046c8:	0015      	movs	r5, r2
	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80046ca:	6c02      	ldr	r2, [r0, #64]	; 0x40
{
 80046cc:	0004      	movs	r4, r0
	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80046ce:	6b86      	ldr	r6, [r0, #56]	; 0x38
	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80046d0:	2a00      	cmp	r2, #0
 80046d2:	d10c      	bne.n	80046ee <prvCopyDataToQueue+0x28>
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80046d4:	6807      	ldr	r7, [r0, #0]
BaseType_t xReturn = pdFALSE;
 80046d6:	0015      	movs	r5, r2
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80046d8:	2f00      	cmp	r7, #0
 80046da:	d104      	bne.n	80046e6 <prvCopyDataToQueue+0x20>
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 80046dc:	6880      	ldr	r0, [r0, #8]
 80046de:	f000 ff99 	bl	8005614 <xTaskPriorityDisinherit>
 80046e2:	0005      	movs	r5, r0
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 80046e4:	60a7      	str	r7, [r4, #8]
	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80046e6:	3601      	adds	r6, #1
}
 80046e8:	0028      	movs	r0, r5
	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80046ea:	63a6      	str	r6, [r4, #56]	; 0x38
}
 80046ec:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	else if( xPosition == queueSEND_TO_BACK )
 80046ee:	2d00      	cmp	r5, #0
 80046f0:	d10c      	bne.n	800470c <prvCopyDataToQueue+0x46>
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80046f2:	6840      	ldr	r0, [r0, #4]
 80046f4:	f001 fcb4 	bl	8006060 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80046f8:	6863      	ldr	r3, [r4, #4]
 80046fa:	6c22      	ldr	r2, [r4, #64]	; 0x40
 80046fc:	189b      	adds	r3, r3, r2
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80046fe:	68a2      	ldr	r2, [r4, #8]
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8004700:	6063      	str	r3, [r4, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8004702:	4293      	cmp	r3, r2
 8004704:	d3ef      	bcc.n	80046e6 <prvCopyDataToQueue+0x20>
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8004706:	6823      	ldr	r3, [r4, #0]
 8004708:	6063      	str	r3, [r4, #4]
 800470a:	e7ec      	b.n	80046e6 <prvCopyDataToQueue+0x20>
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800470c:	68c0      	ldr	r0, [r0, #12]
 800470e:	f001 fca7 	bl	8006060 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8004712:	68e3      	ldr	r3, [r4, #12]
 8004714:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8004716:	4251      	negs	r1, r2
 8004718:	1a9a      	subs	r2, r3, r2
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800471a:	6823      	ldr	r3, [r4, #0]
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800471c:	60e2      	str	r2, [r4, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800471e:	429a      	cmp	r2, r3
 8004720:	d202      	bcs.n	8004728 <prvCopyDataToQueue+0x62>
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8004722:	68a3      	ldr	r3, [r4, #8]
 8004724:	1859      	adds	r1, r3, r1
 8004726:	60e1      	str	r1, [r4, #12]
		if( xPosition == queueOVERWRITE )
 8004728:	2d02      	cmp	r5, #2
 800472a:	d105      	bne.n	8004738 <prvCopyDataToQueue+0x72>
				--uxMessagesWaiting;
 800472c:	0033      	movs	r3, r6
 800472e:	1e5a      	subs	r2, r3, #1
 8004730:	4193      	sbcs	r3, r2
BaseType_t xReturn = pdFALSE;
 8004732:	2500      	movs	r5, #0
				--uxMessagesWaiting;
 8004734:	1af6      	subs	r6, r6, r3
 8004736:	e7d6      	b.n	80046e6 <prvCopyDataToQueue+0x20>
BaseType_t xReturn = pdFALSE;
 8004738:	2500      	movs	r5, #0
 800473a:	e7d4      	b.n	80046e6 <prvCopyDataToQueue+0x20>

0800473c <prvCopyDataFromQueue>:
{
 800473c:	0003      	movs	r3, r0
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800473e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
{
 8004740:	0008      	movs	r0, r1
 8004742:	b510      	push	{r4, lr}
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8004744:	2a00      	cmp	r2, #0
 8004746:	d00a      	beq.n	800475e <prvCopyDataFromQueue+0x22>
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8004748:	68d9      	ldr	r1, [r3, #12]
 800474a:	188c      	adds	r4, r1, r2
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800474c:	6899      	ldr	r1, [r3, #8]
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800474e:	60dc      	str	r4, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8004750:	428c      	cmp	r4, r1
 8004752:	d301      	bcc.n	8004758 <prvCopyDataFromQueue+0x1c>
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8004754:	6819      	ldr	r1, [r3, #0]
 8004756:	60d9      	str	r1, [r3, #12]
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8004758:	68d9      	ldr	r1, [r3, #12]
 800475a:	f001 fc81 	bl	8006060 <memcpy>
}
 800475e:	bd10      	pop	{r4, pc}

08004760 <prvUnlockQueue>:
{
 8004760:	b570      	push	{r4, r5, r6, lr}
 8004762:	0004      	movs	r4, r0
		int8_t cTxLock = pxQueue->cTxLock;
 8004764:	0026      	movs	r6, r4
 8004766:	3645      	adds	r6, #69	; 0x45
	taskENTER_CRITICAL();
 8004768:	f001 faf2 	bl	8005d50 <vPortEnterCritical>
		int8_t cTxLock = pxQueue->cTxLock;
 800476c:	7835      	ldrb	r5, [r6, #0]
 800476e:	b26d      	sxtb	r5, r5
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8004770:	2d00      	cmp	r5, #0
 8004772:	dc10      	bgt.n	8004796 <prvUnlockQueue+0x36>
		pxQueue->cTxLock = queueUNLOCKED;
 8004774:	23ff      	movs	r3, #255	; 0xff
 8004776:	7033      	strb	r3, [r6, #0]
		int8_t cRxLock = pxQueue->cRxLock;
 8004778:	0026      	movs	r6, r4
 800477a:	3644      	adds	r6, #68	; 0x44
	taskEXIT_CRITICAL();
 800477c:	f001 faf4 	bl	8005d68 <vPortExitCritical>
	taskENTER_CRITICAL();
 8004780:	f001 fae6 	bl	8005d50 <vPortEnterCritical>
		int8_t cRxLock = pxQueue->cRxLock;
 8004784:	7835      	ldrb	r5, [r6, #0]
 8004786:	b26d      	sxtb	r5, r5
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8004788:	2d00      	cmp	r5, #0
 800478a:	dc11      	bgt.n	80047b0 <prvUnlockQueue+0x50>
		pxQueue->cRxLock = queueUNLOCKED;
 800478c:	23ff      	movs	r3, #255	; 0xff
 800478e:	7033      	strb	r3, [r6, #0]
	taskEXIT_CRITICAL();
 8004790:	f001 faea 	bl	8005d68 <vPortExitCritical>
}
 8004794:	bd70      	pop	{r4, r5, r6, pc}
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004796:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004798:	2b00      	cmp	r3, #0
 800479a:	d0eb      	beq.n	8004774 <prvUnlockQueue+0x14>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800479c:	0020      	movs	r0, r4
 800479e:	3024      	adds	r0, #36	; 0x24
 80047a0:	f000 fe6a 	bl	8005478 <xTaskRemoveFromEventList>
 80047a4:	2800      	cmp	r0, #0
 80047a6:	d001      	beq.n	80047ac <prvUnlockQueue+0x4c>
						vTaskMissedYield();
 80047a8:	f000 fee0 	bl	800556c <vTaskMissedYield>
			--cTxLock;
 80047ac:	3d01      	subs	r5, #1
 80047ae:	e7de      	b.n	800476e <prvUnlockQueue+0xe>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80047b0:	6923      	ldr	r3, [r4, #16]
 80047b2:	2b00      	cmp	r3, #0
 80047b4:	d0ea      	beq.n	800478c <prvUnlockQueue+0x2c>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80047b6:	0020      	movs	r0, r4
 80047b8:	3010      	adds	r0, #16
 80047ba:	f000 fe5d 	bl	8005478 <xTaskRemoveFromEventList>
 80047be:	2800      	cmp	r0, #0
 80047c0:	d001      	beq.n	80047c6 <prvUnlockQueue+0x66>
					vTaskMissedYield();
 80047c2:	f000 fed3 	bl	800556c <vTaskMissedYield>
				--cRxLock;
 80047c6:	3d01      	subs	r5, #1
 80047c8:	e7dd      	b.n	8004786 <prvUnlockQueue+0x26>

080047ca <xQueueGenericReset>:
{
 80047ca:	b570      	push	{r4, r5, r6, lr}
 80047cc:	0004      	movs	r4, r0
 80047ce:	000d      	movs	r5, r1
	configASSERT( pxQueue );
 80047d0:	2800      	cmp	r0, #0
 80047d2:	d101      	bne.n	80047d8 <xQueueGenericReset+0xe>
 80047d4:	b672      	cpsid	i
 80047d6:	e7fe      	b.n	80047d6 <xQueueGenericReset+0xc>
	taskENTER_CRITICAL();
 80047d8:	f001 faba 	bl	8005d50 <vPortEnterCritical>
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80047dc:	6c21      	ldr	r1, [r4, #64]	; 0x40
 80047de:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80047e0:	6822      	ldr	r2, [r4, #0]
 80047e2:	434b      	muls	r3, r1
 80047e4:	18d0      	adds	r0, r2, r3
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80047e6:	1a5b      	subs	r3, r3, r1
 80047e8:	18d3      	adds	r3, r2, r3
 80047ea:	60e3      	str	r3, [r4, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 80047ec:	0023      	movs	r3, r4
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80047ee:	60a0      	str	r0, [r4, #8]
		pxQueue->pcWriteTo = pxQueue->pcHead;
 80047f0:	6062      	str	r2, [r4, #4]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80047f2:	2000      	movs	r0, #0
		pxQueue->cRxLock = queueUNLOCKED;
 80047f4:	22ff      	movs	r2, #255	; 0xff
 80047f6:	3344      	adds	r3, #68	; 0x44
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80047f8:	63a0      	str	r0, [r4, #56]	; 0x38
		pxQueue->cRxLock = queueUNLOCKED;
 80047fa:	701a      	strb	r2, [r3, #0]
		pxQueue->cTxLock = queueUNLOCKED;
 80047fc:	705a      	strb	r2, [r3, #1]
		if( xNewQueue == pdFALSE )
 80047fe:	4285      	cmp	r5, r0
 8004800:	d10e      	bne.n	8004820 <xQueueGenericReset+0x56>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004802:	6923      	ldr	r3, [r4, #16]
 8004804:	4283      	cmp	r3, r0
 8004806:	d007      	beq.n	8004818 <xQueueGenericReset+0x4e>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004808:	0020      	movs	r0, r4
 800480a:	3010      	adds	r0, #16
 800480c:	f000 fe34 	bl	8005478 <xTaskRemoveFromEventList>
 8004810:	2800      	cmp	r0, #0
 8004812:	d001      	beq.n	8004818 <xQueueGenericReset+0x4e>
					queueYIELD_IF_USING_PREEMPTION();
 8004814:	f001 fa90 	bl	8005d38 <vPortYield>
	taskEXIT_CRITICAL();
 8004818:	f001 faa6 	bl	8005d68 <vPortExitCritical>
}
 800481c:	2001      	movs	r0, #1
 800481e:	bd70      	pop	{r4, r5, r6, pc}
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8004820:	0020      	movs	r0, r4
 8004822:	3010      	adds	r0, #16
 8004824:	f7ff ff04 	bl	8004630 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8004828:	0020      	movs	r0, r4
 800482a:	3024      	adds	r0, #36	; 0x24
 800482c:	f7ff ff00 	bl	8004630 <vListInitialise>
 8004830:	e7f2      	b.n	8004818 <xQueueGenericReset+0x4e>

08004832 <xQueueGenericCreateStatic>:
	{
 8004832:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8004834:	001c      	movs	r4, r3
 8004836:	ab06      	add	r3, sp, #24
 8004838:	781d      	ldrb	r5, [r3, #0]
		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800483a:	2800      	cmp	r0, #0
 800483c:	d101      	bne.n	8004842 <xQueueGenericCreateStatic+0x10>
 800483e:	b672      	cpsid	i
 8004840:	e7fe      	b.n	8004840 <xQueueGenericCreateStatic+0xe>
		configASSERT( pxStaticQueue != NULL );
 8004842:	2c00      	cmp	r4, #0
 8004844:	d101      	bne.n	800484a <xQueueGenericCreateStatic+0x18>
 8004846:	b672      	cpsid	i
 8004848:	e7fe      	b.n	8004848 <xQueueGenericCreateStatic+0x16>
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800484a:	2a00      	cmp	r2, #0
 800484c:	d003      	beq.n	8004856 <xQueueGenericCreateStatic+0x24>
 800484e:	2900      	cmp	r1, #0
 8004850:	d105      	bne.n	800485e <xQueueGenericCreateStatic+0x2c>
 8004852:	b672      	cpsid	i
 8004854:	e7fe      	b.n	8004854 <xQueueGenericCreateStatic+0x22>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8004856:	2900      	cmp	r1, #0
 8004858:	d001      	beq.n	800485e <xQueueGenericCreateStatic+0x2c>
 800485a:	b672      	cpsid	i
 800485c:	e7fe      	b.n	800485c <xQueueGenericCreateStatic+0x2a>
			volatile size_t xSize = sizeof( StaticQueue_t );
 800485e:	2350      	movs	r3, #80	; 0x50
 8004860:	9301      	str	r3, [sp, #4]
			configASSERT( xSize == sizeof( Queue_t ) );
 8004862:	9b01      	ldr	r3, [sp, #4]
 8004864:	2b50      	cmp	r3, #80	; 0x50
 8004866:	d001      	beq.n	800486c <xQueueGenericCreateStatic+0x3a>
 8004868:	b672      	cpsid	i
 800486a:	e7fe      	b.n	800486a <xQueueGenericCreateStatic+0x38>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800486c:	9b01      	ldr	r3, [sp, #4]
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800486e:	0023      	movs	r3, r4
 8004870:	2601      	movs	r6, #1
 8004872:	3346      	adds	r3, #70	; 0x46
 8004874:	701e      	strb	r6, [r3, #0]
	if( uxItemSize == ( UBaseType_t ) 0 )
 8004876:	2900      	cmp	r1, #0
 8004878:	d100      	bne.n	800487c <xQueueGenericCreateStatic+0x4a>
 800487a:	0022      	movs	r2, r4
	pxNewQueue->uxLength = uxQueueLength;
 800487c:	63e0      	str	r0, [r4, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800487e:	6421      	str	r1, [r4, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8004880:	0020      	movs	r0, r4
 8004882:	2101      	movs	r1, #1
 8004884:	6022      	str	r2, [r4, #0]
 8004886:	f7ff ffa0 	bl	80047ca <xQueueGenericReset>
		pxNewQueue->ucQueueType = ucQueueType;
 800488a:	0023      	movs	r3, r4
 800488c:	334c      	adds	r3, #76	; 0x4c
	}
 800488e:	0020      	movs	r0, r4
		pxNewQueue->ucQueueType = ucQueueType;
 8004890:	701d      	strb	r5, [r3, #0]
	}
 8004892:	bd76      	pop	{r1, r2, r4, r5, r6, pc}

08004894 <xQueueGenericCreate>:
	{
 8004894:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004896:	0006      	movs	r6, r0
 8004898:	000d      	movs	r5, r1
 800489a:	0017      	movs	r7, r2
		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800489c:	2800      	cmp	r0, #0
 800489e:	d101      	bne.n	80048a4 <xQueueGenericCreate+0x10>
 80048a0:	b672      	cpsid	i
 80048a2:	e7fe      	b.n	80048a2 <xQueueGenericCreate+0xe>
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80048a4:	0008      	movs	r0, r1
 80048a6:	4370      	muls	r0, r6
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 80048a8:	3050      	adds	r0, #80	; 0x50
 80048aa:	f001 fb09 	bl	8005ec0 <pvPortMalloc>
 80048ae:	1e04      	subs	r4, r0, #0
		if( pxNewQueue != NULL )
 80048b0:	d011      	beq.n	80048d6 <xQueueGenericCreate+0x42>
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 80048b2:	0003      	movs	r3, r0
 80048b4:	2200      	movs	r2, #0
 80048b6:	3346      	adds	r3, #70	; 0x46
 80048b8:	701a      	strb	r2, [r3, #0]
	if( uxItemSize == ( UBaseType_t ) 0 )
 80048ba:	0003      	movs	r3, r0
 80048bc:	4295      	cmp	r5, r2
 80048be:	d000      	beq.n	80048c2 <xQueueGenericCreate+0x2e>
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80048c0:	3350      	adds	r3, #80	; 0x50
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80048c2:	6023      	str	r3, [r4, #0]
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80048c4:	2101      	movs	r1, #1
 80048c6:	0020      	movs	r0, r4
	pxNewQueue->uxLength = uxQueueLength;
 80048c8:	63e6      	str	r6, [r4, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80048ca:	6425      	str	r5, [r4, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80048cc:	f7ff ff7d 	bl	80047ca <xQueueGenericReset>
		pxNewQueue->ucQueueType = ucQueueType;
 80048d0:	0023      	movs	r3, r4
 80048d2:	334c      	adds	r3, #76	; 0x4c
 80048d4:	701f      	strb	r7, [r3, #0]
	}
 80048d6:	0020      	movs	r0, r4
 80048d8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080048da <xQueueCreateCountingSemaphoreStatic>:
	{
 80048da:	b513      	push	{r0, r1, r4, lr}
 80048dc:	0013      	movs	r3, r2
 80048de:	000c      	movs	r4, r1
		configASSERT( uxMaxCount != 0 );
 80048e0:	2800      	cmp	r0, #0
 80048e2:	d101      	bne.n	80048e8 <xQueueCreateCountingSemaphoreStatic+0xe>
 80048e4:	b672      	cpsid	i
 80048e6:	e7fe      	b.n	80048e6 <xQueueCreateCountingSemaphoreStatic+0xc>
		configASSERT( uxInitialCount <= uxMaxCount );
 80048e8:	4288      	cmp	r0, r1
 80048ea:	d201      	bcs.n	80048f0 <xQueueCreateCountingSemaphoreStatic+0x16>
 80048ec:	b672      	cpsid	i
 80048ee:	e7fe      	b.n	80048ee <xQueueCreateCountingSemaphoreStatic+0x14>
		xHandle = xQueueGenericCreateStatic( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, NULL, pxStaticQueue, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 80048f0:	2202      	movs	r2, #2
 80048f2:	9200      	str	r2, [sp, #0]
 80048f4:	2200      	movs	r2, #0
 80048f6:	0011      	movs	r1, r2
 80048f8:	f7ff ff9b 	bl	8004832 <xQueueGenericCreateStatic>
		if( xHandle != NULL )
 80048fc:	2800      	cmp	r0, #0
 80048fe:	d000      	beq.n	8004902 <xQueueCreateCountingSemaphoreStatic+0x28>
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 8004900:	6384      	str	r4, [r0, #56]	; 0x38
	}
 8004902:	bd16      	pop	{r1, r2, r4, pc}

08004904 <xQueueCreateCountingSemaphore>:
	{
 8004904:	b510      	push	{r4, lr}
 8004906:	000c      	movs	r4, r1
		configASSERT( uxMaxCount != 0 );
 8004908:	2800      	cmp	r0, #0
 800490a:	d101      	bne.n	8004910 <xQueueCreateCountingSemaphore+0xc>
 800490c:	b672      	cpsid	i
 800490e:	e7fe      	b.n	800490e <xQueueCreateCountingSemaphore+0xa>
		configASSERT( uxInitialCount <= uxMaxCount );
 8004910:	4288      	cmp	r0, r1
 8004912:	d201      	bcs.n	8004918 <xQueueCreateCountingSemaphore+0x14>
 8004914:	b672      	cpsid	i
 8004916:	e7fe      	b.n	8004916 <xQueueCreateCountingSemaphore+0x12>
		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 8004918:	2202      	movs	r2, #2
 800491a:	2100      	movs	r1, #0
 800491c:	f7ff ffba 	bl	8004894 <xQueueGenericCreate>
		if( xHandle != NULL )
 8004920:	2800      	cmp	r0, #0
 8004922:	d000      	beq.n	8004926 <xQueueCreateCountingSemaphore+0x22>
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 8004924:	6384      	str	r4, [r0, #56]	; 0x38
	}
 8004926:	bd10      	pop	{r4, pc}

08004928 <xQueueGenericSend>:
{
 8004928:	b5f0      	push	{r4, r5, r6, r7, lr}
 800492a:	b085      	sub	sp, #20
 800492c:	0004      	movs	r4, r0
 800492e:	000d      	movs	r5, r1
 8004930:	001f      	movs	r7, r3
 8004932:	9201      	str	r2, [sp, #4]
	configASSERT( pxQueue );
 8004934:	2800      	cmp	r0, #0
 8004936:	d101      	bne.n	800493c <xQueueGenericSend+0x14>
 8004938:	b672      	cpsid	i
 800493a:	e7fe      	b.n	800493a <xQueueGenericSend+0x12>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800493c:	2900      	cmp	r1, #0
 800493e:	d104      	bne.n	800494a <xQueueGenericSend+0x22>
 8004940:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8004942:	2b00      	cmp	r3, #0
 8004944:	d001      	beq.n	800494a <xQueueGenericSend+0x22>
 8004946:	b672      	cpsid	i
 8004948:	e7fe      	b.n	8004948 <xQueueGenericSend+0x20>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800494a:	2f02      	cmp	r7, #2
 800494c:	d104      	bne.n	8004958 <xQueueGenericSend+0x30>
 800494e:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8004950:	2b01      	cmp	r3, #1
 8004952:	d001      	beq.n	8004958 <xQueueGenericSend+0x30>
 8004954:	b672      	cpsid	i
 8004956:	e7fe      	b.n	8004956 <xQueueGenericSend+0x2e>
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8004958:	f000 fe0e 	bl	8005578 <xTaskGetSchedulerState>
 800495c:	1e06      	subs	r6, r0, #0
 800495e:	d104      	bne.n	800496a <xQueueGenericSend+0x42>
 8004960:	9b01      	ldr	r3, [sp, #4]
 8004962:	2b00      	cmp	r3, #0
 8004964:	d04d      	beq.n	8004a02 <xQueueGenericSend+0xda>
 8004966:	b672      	cpsid	i
 8004968:	e7fe      	b.n	8004968 <xQueueGenericSend+0x40>
 800496a:	2600      	movs	r6, #0
 800496c:	e049      	b.n	8004a02 <xQueueGenericSend+0xda>
				if( xTicksToWait == ( TickType_t ) 0 )
 800496e:	9b01      	ldr	r3, [sp, #4]
 8004970:	9300      	str	r3, [sp, #0]
 8004972:	2b00      	cmp	r3, #0
 8004974:	d103      	bne.n	800497e <xQueueGenericSend+0x56>
					taskEXIT_CRITICAL();
 8004976:	f001 f9f7 	bl	8005d68 <vPortExitCritical>
			return errQUEUE_FULL;
 800497a:	2000      	movs	r0, #0
 800497c:	e05c      	b.n	8004a38 <xQueueGenericSend+0x110>
				else if( xEntryTimeSet == pdFALSE )
 800497e:	2e00      	cmp	r6, #0
 8004980:	d102      	bne.n	8004988 <xQueueGenericSend+0x60>
					vTaskInternalSetTimeOutState( &xTimeOut );
 8004982:	a802      	add	r0, sp, #8
 8004984:	f000 fdb4 	bl	80054f0 <vTaskInternalSetTimeOutState>
		taskEXIT_CRITICAL();
 8004988:	f001 f9ee 	bl	8005d68 <vPortExitCritical>
		vTaskSuspendAll();
 800498c:	f000 fbfe 	bl	800518c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8004990:	f001 f9de 	bl	8005d50 <vPortEnterCritical>
 8004994:	0022      	movs	r2, r4
 8004996:	3244      	adds	r2, #68	; 0x44
 8004998:	7813      	ldrb	r3, [r2, #0]
 800499a:	b25b      	sxtb	r3, r3
 800499c:	3301      	adds	r3, #1
 800499e:	d101      	bne.n	80049a4 <xQueueGenericSend+0x7c>
 80049a0:	2300      	movs	r3, #0
 80049a2:	7013      	strb	r3, [r2, #0]
 80049a4:	0022      	movs	r2, r4
 80049a6:	3245      	adds	r2, #69	; 0x45
 80049a8:	7813      	ldrb	r3, [r2, #0]
 80049aa:	b25b      	sxtb	r3, r3
 80049ac:	3301      	adds	r3, #1
 80049ae:	d101      	bne.n	80049b4 <xQueueGenericSend+0x8c>
 80049b0:	2300      	movs	r3, #0
 80049b2:	7013      	strb	r3, [r2, #0]
 80049b4:	f001 f9d8 	bl	8005d68 <vPortExitCritical>
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80049b8:	a901      	add	r1, sp, #4
 80049ba:	a802      	add	r0, sp, #8
 80049bc:	f000 fda4 	bl	8005508 <xTaskCheckForTimeOut>
 80049c0:	2800      	cmp	r0, #0
 80049c2:	d13b      	bne.n	8004a3c <xQueueGenericSend+0x114>

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80049c4:	f001 f9c4 	bl	8005d50 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80049c8:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80049ca:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 80049cc:	4293      	cmp	r3, r2
 80049ce:	d110      	bne.n	80049f2 <xQueueGenericSend+0xca>
		else
		{
			xReturn = pdFALSE;
		}
	}
	taskEXIT_CRITICAL();
 80049d0:	f001 f9ca 	bl	8005d68 <vPortExitCritical>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80049d4:	0020      	movs	r0, r4
 80049d6:	9901      	ldr	r1, [sp, #4]
 80049d8:	3010      	adds	r0, #16
 80049da:	f000 fd23 	bl	8005424 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80049de:	0020      	movs	r0, r4
 80049e0:	f7ff febe 	bl	8004760 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80049e4:	f000 fc66 	bl	80052b4 <xTaskResumeAll>
 80049e8:	2800      	cmp	r0, #0
 80049ea:	d109      	bne.n	8004a00 <xQueueGenericSend+0xd8>
					portYIELD_WITHIN_API();
 80049ec:	f001 f9a4 	bl	8005d38 <vPortYield>
 80049f0:	e006      	b.n	8004a00 <xQueueGenericSend+0xd8>
	taskEXIT_CRITICAL();
 80049f2:	f001 f9b9 	bl	8005d68 <vPortExitCritical>
				prvUnlockQueue( pxQueue );
 80049f6:	0020      	movs	r0, r4
 80049f8:	f7ff feb2 	bl	8004760 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80049fc:	f000 fc5a 	bl	80052b4 <xTaskResumeAll>
 8004a00:	2601      	movs	r6, #1
		taskENTER_CRITICAL();
 8004a02:	f001 f9a5 	bl	8005d50 <vPortEnterCritical>
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8004a06:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8004a08:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 8004a0a:	4293      	cmp	r3, r2
 8004a0c:	d301      	bcc.n	8004a12 <xQueueGenericSend+0xea>
 8004a0e:	2f02      	cmp	r7, #2
 8004a10:	d1ad      	bne.n	800496e <xQueueGenericSend+0x46>
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8004a12:	003a      	movs	r2, r7
 8004a14:	0029      	movs	r1, r5
 8004a16:	0020      	movs	r0, r4
 8004a18:	f7ff fe55 	bl	80046c6 <prvCopyDataToQueue>
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004a1c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004a1e:	2b00      	cmp	r3, #0
 8004a20:	d003      	beq.n	8004a2a <xQueueGenericSend+0x102>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004a22:	0020      	movs	r0, r4
 8004a24:	3024      	adds	r0, #36	; 0x24
 8004a26:	f000 fd27 	bl	8005478 <xTaskRemoveFromEventList>
 8004a2a:	2800      	cmp	r0, #0
 8004a2c:	d001      	beq.n	8004a32 <xQueueGenericSend+0x10a>
							queueYIELD_IF_USING_PREEMPTION();
 8004a2e:	f001 f983 	bl	8005d38 <vPortYield>
				taskEXIT_CRITICAL();
 8004a32:	f001 f999 	bl	8005d68 <vPortExitCritical>
				return pdPASS;
 8004a36:	2001      	movs	r0, #1
}
 8004a38:	b005      	add	sp, #20
 8004a3a:	bdf0      	pop	{r4, r5, r6, r7, pc}
			prvUnlockQueue( pxQueue );
 8004a3c:	0020      	movs	r0, r4
 8004a3e:	f7ff fe8f 	bl	8004760 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8004a42:	f000 fc37 	bl	80052b4 <xTaskResumeAll>
 8004a46:	e798      	b.n	800497a <xQueueGenericSend+0x52>

08004a48 <xQueueGenericSendFromISR>:
{
 8004a48:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004a4a:	b085      	sub	sp, #20
 8004a4c:	0004      	movs	r4, r0
 8004a4e:	0017      	movs	r7, r2
 8004a50:	001e      	movs	r6, r3
 8004a52:	9101      	str	r1, [sp, #4]
	configASSERT( pxQueue );
 8004a54:	2800      	cmp	r0, #0
 8004a56:	d101      	bne.n	8004a5c <xQueueGenericSendFromISR+0x14>
 8004a58:	b672      	cpsid	i
 8004a5a:	e7fe      	b.n	8004a5a <xQueueGenericSendFromISR+0x12>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004a5c:	9b01      	ldr	r3, [sp, #4]
 8004a5e:	2b00      	cmp	r3, #0
 8004a60:	d104      	bne.n	8004a6c <xQueueGenericSendFromISR+0x24>
 8004a62:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8004a64:	2b00      	cmp	r3, #0
 8004a66:	d001      	beq.n	8004a6c <xQueueGenericSendFromISR+0x24>
 8004a68:	b672      	cpsid	i
 8004a6a:	e7fe      	b.n	8004a6a <xQueueGenericSendFromISR+0x22>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8004a6c:	2e02      	cmp	r6, #2
 8004a6e:	d104      	bne.n	8004a7a <xQueueGenericSendFromISR+0x32>
 8004a70:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8004a72:	2b01      	cmp	r3, #1
 8004a74:	d001      	beq.n	8004a7a <xQueueGenericSendFromISR+0x32>
 8004a76:	b672      	cpsid	i
 8004a78:	e7fe      	b.n	8004a78 <xQueueGenericSendFromISR+0x30>
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8004a7a:	f001 f983 	bl	8005d84 <ulSetInterruptMaskFromISR>
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8004a7e:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8004a80:	6be2      	ldr	r2, [r4, #60]	; 0x3c
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8004a82:	9003      	str	r0, [sp, #12]
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8004a84:	4293      	cmp	r3, r2
 8004a86:	d302      	bcc.n	8004a8e <xQueueGenericSendFromISR+0x46>
			xReturn = errQUEUE_FULL;
 8004a88:	2500      	movs	r5, #0
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8004a8a:	2e02      	cmp	r6, #2
 8004a8c:	d11b      	bne.n	8004ac6 <xQueueGenericSendFromISR+0x7e>
			const int8_t cTxLock = pxQueue->cTxLock;
 8004a8e:	0023      	movs	r3, r4
 8004a90:	3345      	adds	r3, #69	; 0x45
 8004a92:	9302      	str	r3, [sp, #8]
 8004a94:	781d      	ldrb	r5, [r3, #0]
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8004a96:	0032      	movs	r2, r6
			const int8_t cTxLock = pxQueue->cTxLock;
 8004a98:	b26d      	sxtb	r5, r5
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8004a9a:	0020      	movs	r0, r4
 8004a9c:	9901      	ldr	r1, [sp, #4]
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004a9e:	6ba3      	ldr	r3, [r4, #56]	; 0x38
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8004aa0:	f7ff fe11 	bl	80046c6 <prvCopyDataToQueue>
			if( cTxLock == queueUNLOCKED )
 8004aa4:	1c6b      	adds	r3, r5, #1
 8004aa6:	d114      	bne.n	8004ad2 <xQueueGenericSendFromISR+0x8a>
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004aa8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004aaa:	2b00      	cmp	r3, #0
 8004aac:	d101      	bne.n	8004ab2 <xQueueGenericSendFromISR+0x6a>
			xReturn = pdPASS;
 8004aae:	2501      	movs	r5, #1
 8004ab0:	e009      	b.n	8004ac6 <xQueueGenericSendFromISR+0x7e>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004ab2:	0020      	movs	r0, r4
 8004ab4:	3024      	adds	r0, #36	; 0x24
 8004ab6:	f000 fcdf 	bl	8005478 <xTaskRemoveFromEventList>
 8004aba:	2800      	cmp	r0, #0
 8004abc:	d0f7      	beq.n	8004aae <xQueueGenericSendFromISR+0x66>
							if( pxHigherPriorityTaskWoken != NULL )
 8004abe:	2f00      	cmp	r7, #0
 8004ac0:	d0f5      	beq.n	8004aae <xQueueGenericSendFromISR+0x66>
								*pxHigherPriorityTaskWoken = pdTRUE;
 8004ac2:	2501      	movs	r5, #1
 8004ac4:	603d      	str	r5, [r7, #0]
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
 8004ac6:	9803      	ldr	r0, [sp, #12]
 8004ac8:	f001 f960 	bl	8005d8c <vClearInterruptMaskFromISR>
}
 8004acc:	0028      	movs	r0, r5
 8004ace:	b005      	add	sp, #20
 8004ad0:	bdf0      	pop	{r4, r5, r6, r7, pc}
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8004ad2:	9b02      	ldr	r3, [sp, #8]
 8004ad4:	3501      	adds	r5, #1
 8004ad6:	b26d      	sxtb	r5, r5
 8004ad8:	701d      	strb	r5, [r3, #0]
 8004ada:	e7e8      	b.n	8004aae <xQueueGenericSendFromISR+0x66>

08004adc <xQueueReceive>:
{
 8004adc:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004ade:	b085      	sub	sp, #20
 8004ae0:	0004      	movs	r4, r0
 8004ae2:	000f      	movs	r7, r1
 8004ae4:	9201      	str	r2, [sp, #4]
	configASSERT( ( pxQueue ) );
 8004ae6:	2800      	cmp	r0, #0
 8004ae8:	d101      	bne.n	8004aee <xQueueReceive+0x12>
 8004aea:	b672      	cpsid	i
 8004aec:	e7fe      	b.n	8004aec <xQueueReceive+0x10>
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004aee:	2900      	cmp	r1, #0
 8004af0:	d104      	bne.n	8004afc <xQueueReceive+0x20>
 8004af2:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8004af4:	2b00      	cmp	r3, #0
 8004af6:	d001      	beq.n	8004afc <xQueueReceive+0x20>
 8004af8:	b672      	cpsid	i
 8004afa:	e7fe      	b.n	8004afa <xQueueReceive+0x1e>
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8004afc:	f000 fd3c 	bl	8005578 <xTaskGetSchedulerState>
 8004b00:	1e06      	subs	r6, r0, #0
 8004b02:	d104      	bne.n	8004b0e <xQueueReceive+0x32>
 8004b04:	9b01      	ldr	r3, [sp, #4]
 8004b06:	2b00      	cmp	r3, #0
 8004b08:	d041      	beq.n	8004b8e <xQueueReceive+0xb2>
 8004b0a:	b672      	cpsid	i
 8004b0c:	e7fe      	b.n	8004b0c <xQueueReceive+0x30>
 8004b0e:	2600      	movs	r6, #0
 8004b10:	e03d      	b.n	8004b8e <xQueueReceive+0xb2>
				if( xTicksToWait == ( TickType_t ) 0 )
 8004b12:	9d01      	ldr	r5, [sp, #4]
 8004b14:	2d00      	cmp	r5, #0
 8004b16:	d103      	bne.n	8004b20 <xQueueReceive+0x44>
					taskEXIT_CRITICAL();
 8004b18:	f001 f926 	bl	8005d68 <vPortExitCritical>
				return errQUEUE_EMPTY;
 8004b1c:	2000      	movs	r0, #0
 8004b1e:	e04f      	b.n	8004bc0 <xQueueReceive+0xe4>
				else if( xEntryTimeSet == pdFALSE )
 8004b20:	2e00      	cmp	r6, #0
 8004b22:	d102      	bne.n	8004b2a <xQueueReceive+0x4e>
					vTaskInternalSetTimeOutState( &xTimeOut );
 8004b24:	a802      	add	r0, sp, #8
 8004b26:	f000 fce3 	bl	80054f0 <vTaskInternalSetTimeOutState>
		taskEXIT_CRITICAL();
 8004b2a:	f001 f91d 	bl	8005d68 <vPortExitCritical>
		vTaskSuspendAll();
 8004b2e:	f000 fb2d 	bl	800518c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8004b32:	f001 f90d 	bl	8005d50 <vPortEnterCritical>
 8004b36:	0022      	movs	r2, r4
 8004b38:	3244      	adds	r2, #68	; 0x44
 8004b3a:	7813      	ldrb	r3, [r2, #0]
 8004b3c:	b25b      	sxtb	r3, r3
 8004b3e:	3301      	adds	r3, #1
 8004b40:	d101      	bne.n	8004b46 <xQueueReceive+0x6a>
 8004b42:	2300      	movs	r3, #0
 8004b44:	7013      	strb	r3, [r2, #0]
 8004b46:	0022      	movs	r2, r4
 8004b48:	3245      	adds	r2, #69	; 0x45
 8004b4a:	7813      	ldrb	r3, [r2, #0]
 8004b4c:	b25b      	sxtb	r3, r3
 8004b4e:	3301      	adds	r3, #1
 8004b50:	d101      	bne.n	8004b56 <xQueueReceive+0x7a>
 8004b52:	2300      	movs	r3, #0
 8004b54:	7013      	strb	r3, [r2, #0]
 8004b56:	f001 f907 	bl	8005d68 <vPortExitCritical>
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8004b5a:	a901      	add	r1, sp, #4
 8004b5c:	a802      	add	r0, sp, #8
 8004b5e:	f000 fcd3 	bl	8005508 <xTaskCheckForTimeOut>
 8004b62:	2800      	cmp	r0, #0
 8004b64:	d134      	bne.n	8004bd0 <xQueueReceive+0xf4>
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8004b66:	0020      	movs	r0, r4
 8004b68:	f7ff fda3 	bl	80046b2 <prvIsQueueEmpty>
 8004b6c:	2800      	cmp	r0, #0
 8004b6e:	d029      	beq.n	8004bc4 <xQueueReceive+0xe8>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8004b70:	0020      	movs	r0, r4
 8004b72:	9901      	ldr	r1, [sp, #4]
 8004b74:	3024      	adds	r0, #36	; 0x24
 8004b76:	f000 fc55 	bl	8005424 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8004b7a:	0020      	movs	r0, r4
 8004b7c:	f7ff fdf0 	bl	8004760 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8004b80:	f000 fb98 	bl	80052b4 <xTaskResumeAll>
 8004b84:	2800      	cmp	r0, #0
 8004b86:	d101      	bne.n	8004b8c <xQueueReceive+0xb0>
					portYIELD_WITHIN_API();
 8004b88:	f001 f8d6 	bl	8005d38 <vPortYield>
 8004b8c:	2601      	movs	r6, #1
		taskENTER_CRITICAL();
 8004b8e:	f001 f8df 	bl	8005d50 <vPortEnterCritical>
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004b92:	6ba5      	ldr	r5, [r4, #56]	; 0x38
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8004b94:	2d00      	cmp	r5, #0
 8004b96:	d0bc      	beq.n	8004b12 <xQueueReceive+0x36>
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8004b98:	0039      	movs	r1, r7
 8004b9a:	0020      	movs	r0, r4
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8004b9c:	3d01      	subs	r5, #1
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8004b9e:	f7ff fdcd 	bl	800473c <prvCopyDataFromQueue>
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8004ba2:	63a5      	str	r5, [r4, #56]	; 0x38
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004ba4:	6923      	ldr	r3, [r4, #16]
 8004ba6:	2b00      	cmp	r3, #0
 8004ba8:	d007      	beq.n	8004bba <xQueueReceive+0xde>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004baa:	0020      	movs	r0, r4
 8004bac:	3010      	adds	r0, #16
 8004bae:	f000 fc63 	bl	8005478 <xTaskRemoveFromEventList>
 8004bb2:	2800      	cmp	r0, #0
 8004bb4:	d001      	beq.n	8004bba <xQueueReceive+0xde>
						queueYIELD_IF_USING_PREEMPTION();
 8004bb6:	f001 f8bf 	bl	8005d38 <vPortYield>
				taskEXIT_CRITICAL();
 8004bba:	f001 f8d5 	bl	8005d68 <vPortExitCritical>
				return pdPASS;
 8004bbe:	2001      	movs	r0, #1
}
 8004bc0:	b005      	add	sp, #20
 8004bc2:	bdf0      	pop	{r4, r5, r6, r7, pc}
				prvUnlockQueue( pxQueue );
 8004bc4:	0020      	movs	r0, r4
 8004bc6:	f7ff fdcb 	bl	8004760 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8004bca:	f000 fb73 	bl	80052b4 <xTaskResumeAll>
 8004bce:	e7dd      	b.n	8004b8c <xQueueReceive+0xb0>
			prvUnlockQueue( pxQueue );
 8004bd0:	0020      	movs	r0, r4
 8004bd2:	f7ff fdc5 	bl	8004760 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8004bd6:	f000 fb6d 	bl	80052b4 <xTaskResumeAll>
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8004bda:	0020      	movs	r0, r4
 8004bdc:	f7ff fd69 	bl	80046b2 <prvIsQueueEmpty>
 8004be0:	2800      	cmp	r0, #0
 8004be2:	d0d3      	beq.n	8004b8c <xQueueReceive+0xb0>
 8004be4:	e79a      	b.n	8004b1c <xQueueReceive+0x40>

08004be6 <xQueueSemaphoreTake>:
{
 8004be6:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004be8:	b085      	sub	sp, #20
 8004bea:	1e04      	subs	r4, r0, #0
 8004bec:	9101      	str	r1, [sp, #4]
	configASSERT( ( pxQueue ) );
 8004bee:	d101      	bne.n	8004bf4 <xQueueSemaphoreTake+0xe>
 8004bf0:	b672      	cpsid	i
 8004bf2:	e7fe      	b.n	8004bf2 <xQueueSemaphoreTake+0xc>
	configASSERT( pxQueue->uxItemSize == 0 );
 8004bf4:	6c05      	ldr	r5, [r0, #64]	; 0x40
 8004bf6:	2d00      	cmp	r5, #0
 8004bf8:	d001      	beq.n	8004bfe <xQueueSemaphoreTake+0x18>
 8004bfa:	b672      	cpsid	i
 8004bfc:	e7fe      	b.n	8004bfc <xQueueSemaphoreTake+0x16>
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8004bfe:	f000 fcbb 	bl	8005578 <xTaskGetSchedulerState>
 8004c02:	1e06      	subs	r6, r0, #0
 8004c04:	d104      	bne.n	8004c10 <xQueueSemaphoreTake+0x2a>
 8004c06:	9b01      	ldr	r3, [sp, #4]
 8004c08:	2b00      	cmp	r3, #0
 8004c0a:	d004      	beq.n	8004c16 <xQueueSemaphoreTake+0x30>
 8004c0c:	b672      	cpsid	i
 8004c0e:	e7fe      	b.n	8004c0e <xQueueSemaphoreTake+0x28>
 8004c10:	002e      	movs	r6, r5
 8004c12:	2701      	movs	r7, #1
 8004c14:	e04d      	b.n	8004cb2 <xQueueSemaphoreTake+0xcc>
 8004c16:	0005      	movs	r5, r0
 8004c18:	e7fb      	b.n	8004c12 <xQueueSemaphoreTake+0x2c>
				if( xTicksToWait == ( TickType_t ) 0 )
 8004c1a:	9b01      	ldr	r3, [sp, #4]
 8004c1c:	2b00      	cmp	r3, #0
 8004c1e:	d106      	bne.n	8004c2e <xQueueSemaphoreTake+0x48>
						configASSERT( xInheritanceOccurred == pdFALSE );
 8004c20:	2d00      	cmp	r5, #0
 8004c22:	d001      	beq.n	8004c28 <xQueueSemaphoreTake+0x42>
 8004c24:	b672      	cpsid	i
 8004c26:	e7fe      	b.n	8004c26 <xQueueSemaphoreTake+0x40>
					taskEXIT_CRITICAL();
 8004c28:	f001 f89e 	bl	8005d68 <vPortExitCritical>
					return errQUEUE_EMPTY;
 8004c2c:	e05c      	b.n	8004ce8 <xQueueSemaphoreTake+0x102>
				else if( xEntryTimeSet == pdFALSE )
 8004c2e:	2e00      	cmp	r6, #0
 8004c30:	d102      	bne.n	8004c38 <xQueueSemaphoreTake+0x52>
					vTaskInternalSetTimeOutState( &xTimeOut );
 8004c32:	a802      	add	r0, sp, #8
 8004c34:	f000 fc5c 	bl	80054f0 <vTaskInternalSetTimeOutState>
		taskEXIT_CRITICAL();
 8004c38:	f001 f896 	bl	8005d68 <vPortExitCritical>
		vTaskSuspendAll();
 8004c3c:	f000 faa6 	bl	800518c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8004c40:	f001 f886 	bl	8005d50 <vPortEnterCritical>
 8004c44:	0022      	movs	r2, r4
 8004c46:	3244      	adds	r2, #68	; 0x44
 8004c48:	7813      	ldrb	r3, [r2, #0]
 8004c4a:	b25b      	sxtb	r3, r3
 8004c4c:	3301      	adds	r3, #1
 8004c4e:	d101      	bne.n	8004c54 <xQueueSemaphoreTake+0x6e>
 8004c50:	2300      	movs	r3, #0
 8004c52:	7013      	strb	r3, [r2, #0]
 8004c54:	0022      	movs	r2, r4
 8004c56:	3245      	adds	r2, #69	; 0x45
 8004c58:	7813      	ldrb	r3, [r2, #0]
 8004c5a:	b25b      	sxtb	r3, r3
 8004c5c:	3301      	adds	r3, #1
 8004c5e:	d101      	bne.n	8004c64 <xQueueSemaphoreTake+0x7e>
 8004c60:	2300      	movs	r3, #0
 8004c62:	7013      	strb	r3, [r2, #0]
 8004c64:	f001 f880 	bl	8005d68 <vPortExitCritical>
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8004c68:	a901      	add	r1, sp, #4
 8004c6a:	a802      	add	r0, sp, #8
 8004c6c:	f000 fc4c 	bl	8005508 <xTaskCheckForTimeOut>
 8004c70:	2800      	cmp	r0, #0
 8004c72:	d142      	bne.n	8004cfa <xQueueSemaphoreTake+0x114>
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8004c74:	0020      	movs	r0, r4
 8004c76:	f7ff fd1c 	bl	80046b2 <prvIsQueueEmpty>
 8004c7a:	2800      	cmp	r0, #0
 8004c7c:	d037      	beq.n	8004cee <xQueueSemaphoreTake+0x108>
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8004c7e:	6823      	ldr	r3, [r4, #0]
 8004c80:	2b00      	cmp	r3, #0
 8004c82:	d107      	bne.n	8004c94 <xQueueSemaphoreTake+0xae>
						taskENTER_CRITICAL();
 8004c84:	f001 f864 	bl	8005d50 <vPortEnterCritical>
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8004c88:	68a0      	ldr	r0, [r4, #8]
 8004c8a:	f000 fc85 	bl	8005598 <xTaskPriorityInherit>
 8004c8e:	0005      	movs	r5, r0
						taskEXIT_CRITICAL();
 8004c90:	f001 f86a 	bl	8005d68 <vPortExitCritical>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8004c94:	0020      	movs	r0, r4
 8004c96:	9901      	ldr	r1, [sp, #4]
 8004c98:	3024      	adds	r0, #36	; 0x24
 8004c9a:	f000 fbc3 	bl	8005424 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8004c9e:	0020      	movs	r0, r4
 8004ca0:	f7ff fd5e 	bl	8004760 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8004ca4:	f000 fb06 	bl	80052b4 <xTaskResumeAll>
 8004ca8:	2800      	cmp	r0, #0
 8004caa:	d101      	bne.n	8004cb0 <xQueueSemaphoreTake+0xca>
					portYIELD_WITHIN_API();
 8004cac:	f001 f844 	bl	8005d38 <vPortYield>
 8004cb0:	003e      	movs	r6, r7
		taskENTER_CRITICAL();
 8004cb2:	f001 f84d 	bl	8005d50 <vPortEnterCritical>
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8004cb6:	6ba3      	ldr	r3, [r4, #56]	; 0x38
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8004cb8:	2b00      	cmp	r3, #0
 8004cba:	d0ae      	beq.n	8004c1a <xQueueSemaphoreTake+0x34>
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8004cbc:	3b01      	subs	r3, #1
 8004cbe:	63a3      	str	r3, [r4, #56]	; 0x38
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8004cc0:	6823      	ldr	r3, [r4, #0]
 8004cc2:	2b00      	cmp	r3, #0
 8004cc4:	d102      	bne.n	8004ccc <xQueueSemaphoreTake+0xe6>
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8004cc6:	f000 fd17 	bl	80056f8 <pvTaskIncrementMutexHeldCount>
 8004cca:	60a0      	str	r0, [r4, #8]
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004ccc:	6923      	ldr	r3, [r4, #16]
 8004cce:	2b00      	cmp	r3, #0
 8004cd0:	d007      	beq.n	8004ce2 <xQueueSemaphoreTake+0xfc>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004cd2:	0020      	movs	r0, r4
 8004cd4:	3010      	adds	r0, #16
 8004cd6:	f000 fbcf 	bl	8005478 <xTaskRemoveFromEventList>
 8004cda:	2800      	cmp	r0, #0
 8004cdc:	d001      	beq.n	8004ce2 <xQueueSemaphoreTake+0xfc>
						queueYIELD_IF_USING_PREEMPTION();
 8004cde:	f001 f82b 	bl	8005d38 <vPortYield>
				taskEXIT_CRITICAL();
 8004ce2:	f001 f841 	bl	8005d68 <vPortExitCritical>
				return pdPASS;
 8004ce6:	2501      	movs	r5, #1
}
 8004ce8:	0028      	movs	r0, r5
 8004cea:	b005      	add	sp, #20
 8004cec:	bdf0      	pop	{r4, r5, r6, r7, pc}
				prvUnlockQueue( pxQueue );
 8004cee:	0020      	movs	r0, r4
 8004cf0:	f7ff fd36 	bl	8004760 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8004cf4:	f000 fade 	bl	80052b4 <xTaskResumeAll>
 8004cf8:	e7da      	b.n	8004cb0 <xQueueSemaphoreTake+0xca>
			prvUnlockQueue( pxQueue );
 8004cfa:	0020      	movs	r0, r4
 8004cfc:	f7ff fd30 	bl	8004760 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8004d00:	f000 fad8 	bl	80052b4 <xTaskResumeAll>
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8004d04:	0020      	movs	r0, r4
 8004d06:	f7ff fcd4 	bl	80046b2 <prvIsQueueEmpty>
 8004d0a:	2800      	cmp	r0, #0
 8004d0c:	d0d0      	beq.n	8004cb0 <xQueueSemaphoreTake+0xca>
					if( xInheritanceOccurred != pdFALSE )
 8004d0e:	2d00      	cmp	r5, #0
 8004d10:	d0ea      	beq.n	8004ce8 <xQueueSemaphoreTake+0x102>
						taskENTER_CRITICAL();
 8004d12:	f001 f81d 	bl	8005d50 <vPortEnterCritical>
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8004d16:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8004d18:	2900      	cmp	r1, #0
 8004d1a:	d003      	beq.n	8004d24 <xQueueSemaphoreTake+0x13e>
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8004d1c:	2138      	movs	r1, #56	; 0x38
 8004d1e:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8004d20:	681b      	ldr	r3, [r3, #0]
 8004d22:	1ac9      	subs	r1, r1, r3
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8004d24:	68a0      	ldr	r0, [r4, #8]
 8004d26:	f000 fcab 	bl	8005680 <vTaskPriorityDisinheritAfterTimeout>
				return errQUEUE_EMPTY;
 8004d2a:	2500      	movs	r5, #0
						taskEXIT_CRITICAL();
 8004d2c:	f001 f81c 	bl	8005d68 <vPortExitCritical>
 8004d30:	e7da      	b.n	8004ce8 <xQueueSemaphoreTake+0x102>
	...

08004d34 <vQueueAddToRegistry>:
	{
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8004d34:	2300      	movs	r3, #0
	{
 8004d36:	b570      	push	{r4, r5, r6, lr}
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8004d38:	4a06      	ldr	r2, [pc, #24]	; (8004d54 <vQueueAddToRegistry+0x20>)
 8004d3a:	00dd      	lsls	r5, r3, #3
 8004d3c:	18ac      	adds	r4, r5, r2
 8004d3e:	6826      	ldr	r6, [r4, #0]
 8004d40:	2e00      	cmp	r6, #0
 8004d42:	d102      	bne.n	8004d4a <vQueueAddToRegistry+0x16>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8004d44:	50a9      	str	r1, [r5, r2]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8004d46:	6060      	str	r0, [r4, #4]
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8004d48:	bd70      	pop	{r4, r5, r6, pc}
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8004d4a:	3301      	adds	r3, #1
 8004d4c:	2b08      	cmp	r3, #8
 8004d4e:	d1f4      	bne.n	8004d3a <vQueueAddToRegistry+0x6>
 8004d50:	e7fa      	b.n	8004d48 <vQueueAddToRegistry+0x14>
 8004d52:	46c0      	nop			; (mov r8, r8)
 8004d54:	200016cc 	.word	0x200016cc

08004d58 <vQueueUnregisterQueue>:
	{
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8004d58:	4a08      	ldr	r2, [pc, #32]	; (8004d7c <vQueueUnregisterQueue+0x24>)
 8004d5a:	2300      	movs	r3, #0
 8004d5c:	0011      	movs	r1, r2
	{
 8004d5e:	b510      	push	{r4, lr}
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 8004d60:	6854      	ldr	r4, [r2, #4]
 8004d62:	4284      	cmp	r4, r0
 8004d64:	d105      	bne.n	8004d72 <vQueueUnregisterQueue+0x1a>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 8004d66:	2200      	movs	r2, #0
 8004d68:	00db      	lsls	r3, r3, #3
 8004d6a:	50ca      	str	r2, [r1, r3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 8004d6c:	18cb      	adds	r3, r1, r3
 8004d6e:	605a      	str	r2, [r3, #4]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 8004d70:	bd10      	pop	{r4, pc}
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8004d72:	3301      	adds	r3, #1
 8004d74:	3208      	adds	r2, #8
 8004d76:	2b08      	cmp	r3, #8
 8004d78:	d1f2      	bne.n	8004d60 <vQueueUnregisterQueue+0x8>
 8004d7a:	e7f9      	b.n	8004d70 <vQueueUnregisterQueue+0x18>
 8004d7c:	200016cc 	.word	0x200016cc

08004d80 <vQueueDelete>:
{
 8004d80:	b510      	push	{r4, lr}
 8004d82:	1e04      	subs	r4, r0, #0
	configASSERT( pxQueue );
 8004d84:	d101      	bne.n	8004d8a <vQueueDelete+0xa>
 8004d86:	b672      	cpsid	i
 8004d88:	e7fe      	b.n	8004d88 <vQueueDelete+0x8>
		vQueueUnregisterQueue( pxQueue );
 8004d8a:	f7ff ffe5 	bl	8004d58 <vQueueUnregisterQueue>
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 8004d8e:	0023      	movs	r3, r4
 8004d90:	3346      	adds	r3, #70	; 0x46
 8004d92:	781b      	ldrb	r3, [r3, #0]
 8004d94:	2b00      	cmp	r3, #0
 8004d96:	d102      	bne.n	8004d9e <vQueueDelete+0x1e>
			vPortFree( pxQueue );
 8004d98:	0020      	movs	r0, r4
 8004d9a:	f001 f913 	bl	8005fc4 <vPortFree>
}
 8004d9e:	bd10      	pop	{r4, pc}

08004da0 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8004da0:	b570      	push	{r4, r5, r6, lr}
 8004da2:	0004      	movs	r4, r0
 8004da4:	0016      	movs	r6, r2
 8004da6:	000d      	movs	r5, r1
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8004da8:	f000 ffd2 	bl	8005d50 <vPortEnterCritical>
 8004dac:	0022      	movs	r2, r4
 8004dae:	3244      	adds	r2, #68	; 0x44
 8004db0:	7813      	ldrb	r3, [r2, #0]
 8004db2:	b25b      	sxtb	r3, r3
 8004db4:	3301      	adds	r3, #1
 8004db6:	d101      	bne.n	8004dbc <vQueueWaitForMessageRestricted+0x1c>
 8004db8:	2300      	movs	r3, #0
 8004dba:	7013      	strb	r3, [r2, #0]
 8004dbc:	0022      	movs	r2, r4
 8004dbe:	3245      	adds	r2, #69	; 0x45
 8004dc0:	7813      	ldrb	r3, [r2, #0]
 8004dc2:	b25b      	sxtb	r3, r3
 8004dc4:	3301      	adds	r3, #1
 8004dc6:	d101      	bne.n	8004dcc <vQueueWaitForMessageRestricted+0x2c>
 8004dc8:	2300      	movs	r3, #0
 8004dca:	7013      	strb	r3, [r2, #0]
 8004dcc:	f000 ffcc 	bl	8005d68 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8004dd0:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8004dd2:	2b00      	cmp	r3, #0
 8004dd4:	d105      	bne.n	8004de2 <vQueueWaitForMessageRestricted+0x42>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8004dd6:	0020      	movs	r0, r4
 8004dd8:	0032      	movs	r2, r6
 8004dda:	0029      	movs	r1, r5
 8004ddc:	3024      	adds	r0, #36	; 0x24
 8004dde:	f000 fb33 	bl	8005448 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8004de2:	0020      	movs	r0, r4
 8004de4:	f7ff fcbc 	bl	8004760 <prvUnlockQueue>
	}
 8004de8:	bd70      	pop	{r4, r5, r6, pc}
	...

08004dec <prvAddNewTaskToReadyList>:
	}
}
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8004dec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004dee:	0004      	movs	r4, r0
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8004df0:	f000 ffae 	bl	8005d50 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8004df4:	4b2a      	ldr	r3, [pc, #168]	; (8004ea0 <prvAddNewTaskToReadyList+0xb4>)
		if( pxCurrentTCB == NULL )
 8004df6:	4d2b      	ldr	r5, [pc, #172]	; (8004ea4 <prvAddNewTaskToReadyList+0xb8>)
		uxCurrentNumberOfTasks++;
 8004df8:	681a      	ldr	r2, [r3, #0]
 8004dfa:	3201      	adds	r2, #1
 8004dfc:	601a      	str	r2, [r3, #0]
		if( pxCurrentTCB == NULL )
 8004dfe:	682e      	ldr	r6, [r5, #0]
 8004e00:	2e00      	cmp	r6, #0
 8004e02:	d142      	bne.n	8004e8a <prvAddNewTaskToReadyList+0x9e>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8004e04:	602c      	str	r4, [r5, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8004e06:	681b      	ldr	r3, [r3, #0]
 8004e08:	2b01      	cmp	r3, #1
 8004e0a:	d11e      	bne.n	8004e4a <prvAddNewTaskToReadyList+0x5e>
{
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8004e0c:	2714      	movs	r7, #20
 8004e0e:	0038      	movs	r0, r7
 8004e10:	4370      	muls	r0, r6
 8004e12:	4b25      	ldr	r3, [pc, #148]	; (8004ea8 <prvAddNewTaskToReadyList+0xbc>)
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8004e14:	3601      	adds	r6, #1
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8004e16:	1818      	adds	r0, r3, r0
 8004e18:	f7ff fc0a 	bl	8004630 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8004e1c:	2e38      	cmp	r6, #56	; 0x38
 8004e1e:	d1f6      	bne.n	8004e0e <prvAddNewTaskToReadyList+0x22>
	}

	vListInitialise( &xDelayedTaskList1 );
 8004e20:	4f22      	ldr	r7, [pc, #136]	; (8004eac <prvAddNewTaskToReadyList+0xc0>)
 8004e22:	0038      	movs	r0, r7
 8004e24:	f7ff fc04 	bl	8004630 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8004e28:	4e21      	ldr	r6, [pc, #132]	; (8004eb0 <prvAddNewTaskToReadyList+0xc4>)
 8004e2a:	0030      	movs	r0, r6
 8004e2c:	f7ff fc00 	bl	8004630 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8004e30:	4820      	ldr	r0, [pc, #128]	; (8004eb4 <prvAddNewTaskToReadyList+0xc8>)
 8004e32:	f7ff fbfd 	bl	8004630 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8004e36:	4820      	ldr	r0, [pc, #128]	; (8004eb8 <prvAddNewTaskToReadyList+0xcc>)
 8004e38:	f7ff fbfa 	bl	8004630 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8004e3c:	481f      	ldr	r0, [pc, #124]	; (8004ebc <prvAddNewTaskToReadyList+0xd0>)
 8004e3e:	f7ff fbf7 	bl	8004630 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8004e42:	4b1f      	ldr	r3, [pc, #124]	; (8004ec0 <prvAddNewTaskToReadyList+0xd4>)
 8004e44:	601f      	str	r7, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8004e46:	4b1f      	ldr	r3, [pc, #124]	; (8004ec4 <prvAddNewTaskToReadyList+0xd8>)
 8004e48:	601e      	str	r6, [r3, #0]
		uxTaskNumber++;
 8004e4a:	4a1f      	ldr	r2, [pc, #124]	; (8004ec8 <prvAddNewTaskToReadyList+0xdc>)
 8004e4c:	6813      	ldr	r3, [r2, #0]
 8004e4e:	3301      	adds	r3, #1
 8004e50:	6013      	str	r3, [r2, #0]
		prvAddTaskToReadyList( pxNewTCB );
 8004e52:	4a1e      	ldr	r2, [pc, #120]	; (8004ecc <prvAddNewTaskToReadyList+0xe0>)
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8004e54:	6463      	str	r3, [r4, #68]	; 0x44
		prvAddTaskToReadyList( pxNewTCB );
 8004e56:	6811      	ldr	r1, [r2, #0]
 8004e58:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8004e5a:	428b      	cmp	r3, r1
 8004e5c:	d900      	bls.n	8004e60 <prvAddNewTaskToReadyList+0x74>
 8004e5e:	6013      	str	r3, [r2, #0]
 8004e60:	2014      	movs	r0, #20
 8004e62:	4358      	muls	r0, r3
 8004e64:	4b10      	ldr	r3, [pc, #64]	; (8004ea8 <prvAddNewTaskToReadyList+0xbc>)
 8004e66:	1d21      	adds	r1, r4, #4
 8004e68:	1818      	adds	r0, r3, r0
 8004e6a:	f7ff fbef 	bl	800464c <vListInsertEnd>
	taskEXIT_CRITICAL();
 8004e6e:	f000 ff7b 	bl	8005d68 <vPortExitCritical>
	if( xSchedulerRunning != pdFALSE )
 8004e72:	4b17      	ldr	r3, [pc, #92]	; (8004ed0 <prvAddNewTaskToReadyList+0xe4>)
 8004e74:	681b      	ldr	r3, [r3, #0]
 8004e76:	2b00      	cmp	r3, #0
 8004e78:	d006      	beq.n	8004e88 <prvAddNewTaskToReadyList+0x9c>
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8004e7a:	682b      	ldr	r3, [r5, #0]
 8004e7c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004e7e:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8004e80:	429a      	cmp	r2, r3
 8004e82:	d201      	bcs.n	8004e88 <prvAddNewTaskToReadyList+0x9c>
			taskYIELD_IF_USING_PREEMPTION();
 8004e84:	f000 ff58 	bl	8005d38 <vPortYield>
}
 8004e88:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			if( xSchedulerRunning == pdFALSE )
 8004e8a:	4b11      	ldr	r3, [pc, #68]	; (8004ed0 <prvAddNewTaskToReadyList+0xe4>)
 8004e8c:	681b      	ldr	r3, [r3, #0]
 8004e8e:	2b00      	cmp	r3, #0
 8004e90:	d1db      	bne.n	8004e4a <prvAddNewTaskToReadyList+0x5e>
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8004e92:	682b      	ldr	r3, [r5, #0]
 8004e94:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8004e96:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004e98:	4293      	cmp	r3, r2
 8004e9a:	d8d6      	bhi.n	8004e4a <prvAddNewTaskToReadyList+0x5e>
					pxCurrentTCB = pxNewTCB;
 8004e9c:	602c      	str	r4, [r5, #0]
 8004e9e:	e7d4      	b.n	8004e4a <prvAddNewTaskToReadyList+0x5e>
 8004ea0:	20000b58 	.word	0x20000b58
 8004ea4:	200006ec 	.word	0x200006ec
 8004ea8:	200006f8 	.word	0x200006f8
 8004eac:	20000b6c 	.word	0x20000b6c
 8004eb0:	20000b80 	.word	0x20000b80
 8004eb4:	20000ba0 	.word	0x20000ba0
 8004eb8:	20000bcc 	.word	0x20000bcc
 8004ebc:	20000bb8 	.word	0x20000bb8
 8004ec0:	200006f0 	.word	0x200006f0
 8004ec4:	200006f4 	.word	0x200006f4
 8004ec8:	20000b64 	.word	0x20000b64
 8004ecc:	20000b68 	.word	0x20000b68
 8004ed0:	20000bb4 	.word	0x20000bb4

08004ed4 <prvResetNextTaskUnblockTime>:

static void prvResetNextTaskUnblockTime( void )
{
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004ed4:	4a07      	ldr	r2, [pc, #28]	; (8004ef4 <prvResetNextTaskUnblockTime+0x20>)
 8004ed6:	6813      	ldr	r3, [r2, #0]
 8004ed8:	6819      	ldr	r1, [r3, #0]
 8004eda:	4b07      	ldr	r3, [pc, #28]	; (8004ef8 <prvResetNextTaskUnblockTime+0x24>)
 8004edc:	2900      	cmp	r1, #0
 8004ede:	d103      	bne.n	8004ee8 <prvResetNextTaskUnblockTime+0x14>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8004ee0:	2201      	movs	r2, #1
 8004ee2:	4252      	negs	r2, r2
		/* The new current delayed list is not empty, get the value of
		the item at the head of the delayed list.  This is the time at
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8004ee4:	601a      	str	r2, [r3, #0]
	}
}
 8004ee6:	4770      	bx	lr
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004ee8:	6812      	ldr	r2, [r2, #0]
 8004eea:	68d2      	ldr	r2, [r2, #12]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8004eec:	68d2      	ldr	r2, [r2, #12]
 8004eee:	6852      	ldr	r2, [r2, #4]
 8004ef0:	e7f8      	b.n	8004ee4 <prvResetNextTaskUnblockTime+0x10>
 8004ef2:	46c0      	nop			; (mov r8, r8)
 8004ef4:	200006f0 	.word	0x200006f0
 8004ef8:	20000b94 	.word	0x20000b94

08004efc <prvInitialiseNewTask.isra.0>:
static void prvInitialiseNewTask( 	TaskFunction_t pxTaskCode,
 8004efc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004efe:	9c0a      	ldr	r4, [sp, #40]	; 0x28
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8004f00:	0096      	lsls	r6, r2, #2
 8004f02:	0032      	movs	r2, r6
static void prvInitialiseNewTask( 	TaskFunction_t pxTaskCode,
 8004f04:	9000      	str	r0, [sp, #0]
 8004f06:	000d      	movs	r5, r1
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8004f08:	6b20      	ldr	r0, [r4, #48]	; 0x30
 8004f0a:	21a5      	movs	r1, #165	; 0xa5
static void prvInitialiseNewTask( 	TaskFunction_t pxTaskCode,
 8004f0c:	9301      	str	r3, [sp, #4]
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8004f0e:	f001 f8b0 	bl	8006072 <memset>
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8004f12:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8004f14:	3e04      	subs	r6, #4
 8004f16:	199e      	adds	r6, r3, r6
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8004f18:	2307      	movs	r3, #7
 8004f1a:	439e      	bics	r6, r3
 8004f1c:	0037      	movs	r7, r6
	if( pcName != NULL )
 8004f1e:	2d00      	cmp	r5, #0
 8004f20:	d031      	beq.n	8004f86 <prvInitialiseNewTask.isra.0+0x8a>
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8004f22:	0022      	movs	r2, r4
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8004f24:	2300      	movs	r3, #0
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8004f26:	3234      	adds	r2, #52	; 0x34
 8004f28:	5ce9      	ldrb	r1, [r5, r3]
 8004f2a:	54d1      	strb	r1, [r2, r3]
			if( pcName[ x ] == ( char ) 0x00 )
 8004f2c:	5ce9      	ldrb	r1, [r5, r3]
 8004f2e:	2900      	cmp	r1, #0
 8004f30:	d002      	beq.n	8004f38 <prvInitialiseNewTask.isra.0+0x3c>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8004f32:	3301      	adds	r3, #1
 8004f34:	2b10      	cmp	r3, #16
 8004f36:	d1f7      	bne.n	8004f28 <prvInitialiseNewTask.isra.0+0x2c>
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8004f38:	0023      	movs	r3, r4
 8004f3a:	2200      	movs	r2, #0
 8004f3c:	3343      	adds	r3, #67	; 0x43
 8004f3e:	701a      	strb	r2, [r3, #0]
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8004f40:	9d08      	ldr	r5, [sp, #32]
 8004f42:	2d37      	cmp	r5, #55	; 0x37
 8004f44:	d900      	bls.n	8004f48 <prvInitialiseNewTask.isra.0+0x4c>
 8004f46:	2537      	movs	r5, #55	; 0x37
		pxNewTCB->uxMutexesHeld = 0;
 8004f48:	2600      	movs	r6, #0
	pxNewTCB->uxPriority = uxPriority;
 8004f4a:	62e5      	str	r5, [r4, #44]	; 0x2c
		pxNewTCB->uxBasePriority = uxPriority;
 8004f4c:	64e5      	str	r5, [r4, #76]	; 0x4c
	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8004f4e:	1d20      	adds	r0, r4, #4
		pxNewTCB->uxMutexesHeld = 0;
 8004f50:	6526      	str	r6, [r4, #80]	; 0x50
	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8004f52:	f7ff fb78 	bl	8004646 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8004f56:	0020      	movs	r0, r4
 8004f58:	3018      	adds	r0, #24
 8004f5a:	f7ff fb74 	bl	8004646 <vListInitialiseItem>
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004f5e:	2338      	movs	r3, #56	; 0x38
 8004f60:	1b5d      	subs	r5, r3, r5
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8004f62:	0023      	movs	r3, r4
 8004f64:	3358      	adds	r3, #88	; 0x58
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8004f66:	6124      	str	r4, [r4, #16]
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004f68:	61a5      	str	r5, [r4, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8004f6a:	6264      	str	r4, [r4, #36]	; 0x24
		pxNewTCB->ulNotifiedValue = 0;
 8004f6c:	6566      	str	r6, [r4, #84]	; 0x54
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8004f6e:	0038      	movs	r0, r7
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8004f70:	701e      	strb	r6, [r3, #0]
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8004f72:	9a01      	ldr	r2, [sp, #4]
 8004f74:	9900      	ldr	r1, [sp, #0]
 8004f76:	f000 fecd 	bl	8005d14 <pxPortInitialiseStack>
	if( pxCreatedTask != NULL )
 8004f7a:	9b09      	ldr	r3, [sp, #36]	; 0x24
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8004f7c:	6020      	str	r0, [r4, #0]
	if( pxCreatedTask != NULL )
 8004f7e:	42b3      	cmp	r3, r6
 8004f80:	d000      	beq.n	8004f84 <prvInitialiseNewTask.isra.0+0x88>
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8004f82:	601c      	str	r4, [r3, #0]
}
 8004f84:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8004f86:	0023      	movs	r3, r4
 8004f88:	3334      	adds	r3, #52	; 0x34
 8004f8a:	701d      	strb	r5, [r3, #0]
 8004f8c:	e7d8      	b.n	8004f40 <prvInitialiseNewTask.isra.0+0x44>

08004f8e <prvDeleteTCB>:
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8004f8e:	0003      	movs	r3, r0
	{
 8004f90:	b510      	push	{r4, lr}
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8004f92:	3359      	adds	r3, #89	; 0x59
 8004f94:	781b      	ldrb	r3, [r3, #0]
	{
 8004f96:	0004      	movs	r4, r0
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8004f98:	2b00      	cmp	r3, #0
 8004f9a:	d106      	bne.n	8004faa <prvDeleteTCB+0x1c>
				vPortFree( pxTCB->pxStack );
 8004f9c:	6b00      	ldr	r0, [r0, #48]	; 0x30
 8004f9e:	f001 f811 	bl	8005fc4 <vPortFree>
				vPortFree( pxTCB );
 8004fa2:	0020      	movs	r0, r4
 8004fa4:	f001 f80e 	bl	8005fc4 <vPortFree>
	}
 8004fa8:	bd10      	pop	{r4, pc}
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8004faa:	2b01      	cmp	r3, #1
 8004fac:	d0f9      	beq.n	8004fa2 <prvDeleteTCB+0x14>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8004fae:	2b02      	cmp	r3, #2
 8004fb0:	d0fa      	beq.n	8004fa8 <prvDeleteTCB+0x1a>
 8004fb2:	b672      	cpsid	i
 8004fb4:	e7fe      	b.n	8004fb4 <prvDeleteTCB+0x26>
	...

08004fb8 <prvIdleTask>:
{
 8004fb8:	b570      	push	{r4, r5, r6, lr}
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8004fba:	4c10      	ldr	r4, [pc, #64]	; (8004ffc <prvIdleTask+0x44>)
 8004fbc:	6823      	ldr	r3, [r4, #0]
 8004fbe:	2b00      	cmp	r3, #0
 8004fc0:	d106      	bne.n	8004fd0 <prvIdleTask+0x18>
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8004fc2:	4b0f      	ldr	r3, [pc, #60]	; (8005000 <prvIdleTask+0x48>)
 8004fc4:	681b      	ldr	r3, [r3, #0]
 8004fc6:	2b01      	cmp	r3, #1
 8004fc8:	d9f7      	bls.n	8004fba <prvIdleTask+0x2>
				taskYIELD();
 8004fca:	f000 feb5 	bl	8005d38 <vPortYield>
 8004fce:	e7f4      	b.n	8004fba <prvIdleTask+0x2>
			taskENTER_CRITICAL();
 8004fd0:	f000 febe 	bl	8005d50 <vPortEnterCritical>
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004fd4:	4b0b      	ldr	r3, [pc, #44]	; (8005004 <prvIdleTask+0x4c>)
 8004fd6:	68db      	ldr	r3, [r3, #12]
 8004fd8:	68dd      	ldr	r5, [r3, #12]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004fda:	1d28      	adds	r0, r5, #4
 8004fdc:	f7ff fb59 	bl	8004692 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8004fe0:	4a09      	ldr	r2, [pc, #36]	; (8005008 <prvIdleTask+0x50>)
 8004fe2:	6813      	ldr	r3, [r2, #0]
 8004fe4:	3b01      	subs	r3, #1
 8004fe6:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8004fe8:	6823      	ldr	r3, [r4, #0]
 8004fea:	3b01      	subs	r3, #1
 8004fec:	6023      	str	r3, [r4, #0]
			taskEXIT_CRITICAL();
 8004fee:	f000 febb 	bl	8005d68 <vPortExitCritical>
			prvDeleteTCB( pxTCB );
 8004ff2:	0028      	movs	r0, r5
 8004ff4:	f7ff ffcb 	bl	8004f8e <prvDeleteTCB>
 8004ff8:	e7df      	b.n	8004fba <prvIdleTask+0x2>
 8004ffa:	46c0      	nop			; (mov r8, r8)
 8004ffc:	20000b5c 	.word	0x20000b5c
 8005000:	200006f8 	.word	0x200006f8
 8005004:	20000bcc 	.word	0x20000bcc
 8005008:	20000b58 	.word	0x20000b58

0800500c <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800500c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800500e:	0004      	movs	r4, r0
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8005010:	4b14      	ldr	r3, [pc, #80]	; (8005064 <prvAddCurrentTaskToDelayedList+0x58>)
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005012:	4d15      	ldr	r5, [pc, #84]	; (8005068 <prvAddCurrentTaskToDelayedList+0x5c>)
const TickType_t xConstTickCount = xTickCount;
 8005014:	681e      	ldr	r6, [r3, #0]
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005016:	6828      	ldr	r0, [r5, #0]
{
 8005018:	000f      	movs	r7, r1
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800501a:	3004      	adds	r0, #4
 800501c:	f7ff fb39 	bl	8004692 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8005020:	1c63      	adds	r3, r4, #1
 8005022:	d107      	bne.n	8005034 <prvAddCurrentTaskToDelayedList+0x28>
 8005024:	2f00      	cmp	r7, #0
 8005026:	d005      	beq.n	8005034 <prvAddCurrentTaskToDelayedList+0x28>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005028:	6829      	ldr	r1, [r5, #0]
 800502a:	4810      	ldr	r0, [pc, #64]	; (800506c <prvAddCurrentTaskToDelayedList+0x60>)
 800502c:	3104      	adds	r1, #4
 800502e:	f7ff fb0d 	bl	800464c <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8005032:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8005034:	682b      	ldr	r3, [r5, #0]
			xTimeToWake = xConstTickCount + xTicksToWait;
 8005036:	1934      	adds	r4, r6, r4
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8005038:	605c      	str	r4, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800503a:	42a6      	cmp	r6, r4
 800503c:	d906      	bls.n	800504c <prvAddCurrentTaskToDelayedList+0x40>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800503e:	4b0c      	ldr	r3, [pc, #48]	; (8005070 <prvAddCurrentTaskToDelayedList+0x64>)
 8005040:	6818      	ldr	r0, [r3, #0]
 8005042:	6829      	ldr	r1, [r5, #0]
 8005044:	3104      	adds	r1, #4
 8005046:	f7ff fb0d 	bl	8004664 <vListInsert>
 800504a:	e7f2      	b.n	8005032 <prvAddCurrentTaskToDelayedList+0x26>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800504c:	4b09      	ldr	r3, [pc, #36]	; (8005074 <prvAddCurrentTaskToDelayedList+0x68>)
 800504e:	6818      	ldr	r0, [r3, #0]
 8005050:	6829      	ldr	r1, [r5, #0]
 8005052:	3104      	adds	r1, #4
 8005054:	f7ff fb06 	bl	8004664 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8005058:	4b07      	ldr	r3, [pc, #28]	; (8005078 <prvAddCurrentTaskToDelayedList+0x6c>)
 800505a:	681a      	ldr	r2, [r3, #0]
 800505c:	42a2      	cmp	r2, r4
 800505e:	d9e8      	bls.n	8005032 <prvAddCurrentTaskToDelayedList+0x26>
					xNextTaskUnblockTime = xTimeToWake;
 8005060:	601c      	str	r4, [r3, #0]
}
 8005062:	e7e6      	b.n	8005032 <prvAddCurrentTaskToDelayedList+0x26>
 8005064:	20000be0 	.word	0x20000be0
 8005068:	200006ec 	.word	0x200006ec
 800506c:	20000bb8 	.word	0x20000bb8
 8005070:	200006f4 	.word	0x200006f4
 8005074:	200006f0 	.word	0x200006f0
 8005078:	20000b94 	.word	0x20000b94

0800507c <xTaskCreateStatic>:
	{
 800507c:	b570      	push	{r4, r5, r6, lr}
 800507e:	b086      	sub	sp, #24
 8005080:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 8005082:	9c0c      	ldr	r4, [sp, #48]	; 0x30
		configASSERT( puxStackBuffer != NULL );
 8005084:	2d00      	cmp	r5, #0
 8005086:	d101      	bne.n	800508c <xTaskCreateStatic+0x10>
 8005088:	b672      	cpsid	i
 800508a:	e7fe      	b.n	800508a <xTaskCreateStatic+0xe>
		configASSERT( pxTaskBuffer != NULL );
 800508c:	2c00      	cmp	r4, #0
 800508e:	d101      	bne.n	8005094 <xTaskCreateStatic+0x18>
 8005090:	b672      	cpsid	i
 8005092:	e7fe      	b.n	8005092 <xTaskCreateStatic+0x16>
			volatile size_t xSize = sizeof( StaticTask_t );
 8005094:	265c      	movs	r6, #92	; 0x5c
 8005096:	9605      	str	r6, [sp, #20]
			configASSERT( xSize == sizeof( TCB_t ) );
 8005098:	9e05      	ldr	r6, [sp, #20]
 800509a:	2e5c      	cmp	r6, #92	; 0x5c
 800509c:	d001      	beq.n	80050a2 <xTaskCreateStatic+0x26>
 800509e:	b672      	cpsid	i
 80050a0:	e7fe      	b.n	80050a0 <xTaskCreateStatic+0x24>
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80050a2:	6325      	str	r5, [r4, #48]	; 0x30
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80050a4:	0025      	movs	r5, r4
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 80050a6:	9e05      	ldr	r6, [sp, #20]
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80050a8:	2602      	movs	r6, #2
 80050aa:	3559      	adds	r5, #89	; 0x59
 80050ac:	702e      	strb	r6, [r5, #0]
			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80050ae:	ad04      	add	r5, sp, #16
 80050b0:	9501      	str	r5, [sp, #4]
 80050b2:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 80050b4:	9402      	str	r4, [sp, #8]
 80050b6:	9500      	str	r5, [sp, #0]
 80050b8:	f7ff ff20 	bl	8004efc <prvInitialiseNewTask.isra.0>
			prvAddNewTaskToReadyList( pxNewTCB );
 80050bc:	0020      	movs	r0, r4
 80050be:	f7ff fe95 	bl	8004dec <prvAddNewTaskToReadyList>
	}
 80050c2:	9804      	ldr	r0, [sp, #16]
 80050c4:	b006      	add	sp, #24
 80050c6:	bd70      	pop	{r4, r5, r6, pc}

080050c8 <xTaskCreate>:
	{
 80050c8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80050ca:	0007      	movs	r7, r0
 80050cc:	b087      	sub	sp, #28
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80050ce:	0090      	lsls	r0, r2, #2
	{
 80050d0:	0016      	movs	r6, r2
 80050d2:	9104      	str	r1, [sp, #16]
 80050d4:	9305      	str	r3, [sp, #20]
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80050d6:	f000 fef3 	bl	8005ec0 <pvPortMalloc>
 80050da:	1e05      	subs	r5, r0, #0
			if( pxStack != NULL )
 80050dc:	d01d      	beq.n	800511a <xTaskCreate+0x52>
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80050de:	205c      	movs	r0, #92	; 0x5c
 80050e0:	f000 feee 	bl	8005ec0 <pvPortMalloc>
 80050e4:	1e04      	subs	r4, r0, #0
				if( pxNewTCB != NULL )
 80050e6:	d015      	beq.n	8005114 <xTaskCreate+0x4c>
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80050e8:	0003      	movs	r3, r0
 80050ea:	2200      	movs	r2, #0
 80050ec:	3359      	adds	r3, #89	; 0x59
					pxNewTCB->pxStack = pxStack;
 80050ee:	6305      	str	r5, [r0, #48]	; 0x30
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80050f0:	701a      	strb	r2, [r3, #0]
			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80050f2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80050f4:	0032      	movs	r2, r6
 80050f6:	9301      	str	r3, [sp, #4]
 80050f8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80050fa:	9904      	ldr	r1, [sp, #16]
 80050fc:	9002      	str	r0, [sp, #8]
 80050fe:	9300      	str	r3, [sp, #0]
 8005100:	0038      	movs	r0, r7
 8005102:	9b05      	ldr	r3, [sp, #20]
 8005104:	f7ff fefa 	bl	8004efc <prvInitialiseNewTask.isra.0>
			prvAddNewTaskToReadyList( pxNewTCB );
 8005108:	0020      	movs	r0, r4
 800510a:	f7ff fe6f 	bl	8004dec <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800510e:	2001      	movs	r0, #1
	}
 8005110:	b007      	add	sp, #28
 8005112:	bdf0      	pop	{r4, r5, r6, r7, pc}
					vPortFree( pxStack );
 8005114:	0028      	movs	r0, r5
 8005116:	f000 ff55 	bl	8005fc4 <vPortFree>
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800511a:	2001      	movs	r0, #1
 800511c:	4240      	negs	r0, r0
		return xReturn;
 800511e:	e7f7      	b.n	8005110 <xTaskCreate+0x48>

08005120 <vTaskStartScheduler>:
{
 8005120:	b510      	push	{r4, lr}
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8005122:	2400      	movs	r4, #0
{
 8005124:	b088      	sub	sp, #32
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8005126:	aa07      	add	r2, sp, #28
 8005128:	a906      	add	r1, sp, #24
 800512a:	a805      	add	r0, sp, #20
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800512c:	9405      	str	r4, [sp, #20]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800512e:	9406      	str	r4, [sp, #24]
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8005130:	f7ff fa66 	bl	8004600 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8005134:	9b05      	ldr	r3, [sp, #20]
 8005136:	9a07      	ldr	r2, [sp, #28]
 8005138:	9302      	str	r3, [sp, #8]
 800513a:	9b06      	ldr	r3, [sp, #24]
 800513c:	490e      	ldr	r1, [pc, #56]	; (8005178 <vTaskStartScheduler+0x58>)
 800513e:	9301      	str	r3, [sp, #4]
 8005140:	480e      	ldr	r0, [pc, #56]	; (800517c <vTaskStartScheduler+0x5c>)
 8005142:	0023      	movs	r3, r4
 8005144:	9400      	str	r4, [sp, #0]
 8005146:	f7ff ff99 	bl	800507c <xTaskCreateStatic>
		if( xIdleTaskHandle != NULL )
 800514a:	42a0      	cmp	r0, r4
 800514c:	d00e      	beq.n	800516c <vTaskStartScheduler+0x4c>
			xReturn = xTimerCreateTimerTask();
 800514e:	f000 fc29 	bl	80059a4 <xTimerCreateTimerTask>
	if( xReturn == pdPASS )
 8005152:	2801      	cmp	r0, #1
 8005154:	d10c      	bne.n	8005170 <vTaskStartScheduler+0x50>
		portDISABLE_INTERRUPTS();
 8005156:	b672      	cpsid	i
		xNextTaskUnblockTime = portMAX_DELAY;
 8005158:	2201      	movs	r2, #1
 800515a:	4b09      	ldr	r3, [pc, #36]	; (8005180 <vTaskStartScheduler+0x60>)
 800515c:	4252      	negs	r2, r2
 800515e:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8005160:	4b08      	ldr	r3, [pc, #32]	; (8005184 <vTaskStartScheduler+0x64>)
 8005162:	6018      	str	r0, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8005164:	4b08      	ldr	r3, [pc, #32]	; (8005188 <vTaskStartScheduler+0x68>)
 8005166:	601c      	str	r4, [r3, #0]
		if( xPortStartScheduler() != pdFALSE )
 8005168:	f000 fe68 	bl	8005e3c <xPortStartScheduler>
}
 800516c:	b008      	add	sp, #32
 800516e:	bd10      	pop	{r4, pc}
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8005170:	1c43      	adds	r3, r0, #1
 8005172:	d1fb      	bne.n	800516c <vTaskStartScheduler+0x4c>
 8005174:	b672      	cpsid	i
 8005176:	e7fe      	b.n	8005176 <vTaskStartScheduler+0x56>
 8005178:	0800625c 	.word	0x0800625c
 800517c:	08004fb9 	.word	0x08004fb9
 8005180:	20000b94 	.word	0x20000b94
 8005184:	20000bb4 	.word	0x20000bb4
 8005188:	20000be0 	.word	0x20000be0

0800518c <vTaskSuspendAll>:
	++uxSchedulerSuspended;
 800518c:	4a02      	ldr	r2, [pc, #8]	; (8005198 <vTaskSuspendAll+0xc>)
 800518e:	6813      	ldr	r3, [r2, #0]
 8005190:	3301      	adds	r3, #1
 8005192:	6013      	str	r3, [r2, #0]
}
 8005194:	4770      	bx	lr
 8005196:	46c0      	nop			; (mov r8, r8)
 8005198:	20000b60 	.word	0x20000b60

0800519c <xTaskGetTickCount>:
		xTicks = xTickCount;
 800519c:	4b01      	ldr	r3, [pc, #4]	; (80051a4 <xTaskGetTickCount+0x8>)
 800519e:	6818      	ldr	r0, [r3, #0]
}
 80051a0:	4770      	bx	lr
 80051a2:	46c0      	nop			; (mov r8, r8)
 80051a4:	20000be0 	.word	0x20000be0

080051a8 <xTaskGetTickCountFromISR>:
 80051a8:	4b01      	ldr	r3, [pc, #4]	; (80051b0 <xTaskGetTickCountFromISR+0x8>)
 80051aa:	6818      	ldr	r0, [r3, #0]
 80051ac:	4770      	bx	lr
 80051ae:	46c0      	nop			; (mov r8, r8)
 80051b0:	20000be0 	.word	0x20000be0

080051b4 <xTaskIncrementTick>:
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80051b4:	4b34      	ldr	r3, [pc, #208]	; (8005288 <xTaskIncrementTick+0xd4>)
{
 80051b6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80051b8:	681b      	ldr	r3, [r3, #0]
 80051ba:	2b00      	cmp	r3, #0
 80051bc:	d15e      	bne.n	800527c <xTaskIncrementTick+0xc8>
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80051be:	4b33      	ldr	r3, [pc, #204]	; (800528c <xTaskIncrementTick+0xd8>)
 80051c0:	681a      	ldr	r2, [r3, #0]
 80051c2:	3201      	adds	r2, #1
 80051c4:	9200      	str	r2, [sp, #0]
		xTickCount = xConstTickCount;
 80051c6:	601a      	str	r2, [r3, #0]
		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80051c8:	2a00      	cmp	r2, #0
 80051ca:	d111      	bne.n	80051f0 <xTaskIncrementTick+0x3c>
			taskSWITCH_DELAYED_LISTS();
 80051cc:	4b30      	ldr	r3, [pc, #192]	; (8005290 <xTaskIncrementTick+0xdc>)
 80051ce:	681a      	ldr	r2, [r3, #0]
 80051d0:	6812      	ldr	r2, [r2, #0]
 80051d2:	2a00      	cmp	r2, #0
 80051d4:	d001      	beq.n	80051da <xTaskIncrementTick+0x26>
 80051d6:	b672      	cpsid	i
 80051d8:	e7fe      	b.n	80051d8 <xTaskIncrementTick+0x24>
 80051da:	4a2e      	ldr	r2, [pc, #184]	; (8005294 <xTaskIncrementTick+0xe0>)
 80051dc:	6819      	ldr	r1, [r3, #0]
 80051de:	6810      	ldr	r0, [r2, #0]
 80051e0:	6018      	str	r0, [r3, #0]
 80051e2:	6011      	str	r1, [r2, #0]
 80051e4:	4a2c      	ldr	r2, [pc, #176]	; (8005298 <xTaskIncrementTick+0xe4>)
 80051e6:	6813      	ldr	r3, [r2, #0]
 80051e8:	3301      	adds	r3, #1
 80051ea:	6013      	str	r3, [r2, #0]
 80051ec:	f7ff fe72 	bl	8004ed4 <prvResetNextTaskUnblockTime>
		if( xConstTickCount >= xNextTaskUnblockTime )
 80051f0:	4e2a      	ldr	r6, [pc, #168]	; (800529c <xTaskIncrementTick+0xe8>)
 80051f2:	9a00      	ldr	r2, [sp, #0]
 80051f4:	6833      	ldr	r3, [r6, #0]
BaseType_t xSwitchRequired = pdFALSE;
 80051f6:	2400      	movs	r4, #0
 80051f8:	4f29      	ldr	r7, [pc, #164]	; (80052a0 <xTaskIncrementTick+0xec>)
		if( xConstTickCount >= xNextTaskUnblockTime )
 80051fa:	429a      	cmp	r2, r3
 80051fc:	d235      	bcs.n	800526a <xTaskIncrementTick+0xb6>
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80051fe:	683b      	ldr	r3, [r7, #0]
 8005200:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005202:	2314      	movs	r3, #20
 8005204:	4353      	muls	r3, r2
 8005206:	4a27      	ldr	r2, [pc, #156]	; (80052a4 <xTaskIncrementTick+0xf0>)
 8005208:	58d3      	ldr	r3, [r2, r3]
 800520a:	2b01      	cmp	r3, #1
 800520c:	d900      	bls.n	8005210 <xTaskIncrementTick+0x5c>
				xSwitchRequired = pdTRUE;
 800520e:	2401      	movs	r4, #1
			if( xYieldPending != pdFALSE )
 8005210:	4b25      	ldr	r3, [pc, #148]	; (80052a8 <xTaskIncrementTick+0xf4>)
 8005212:	681b      	ldr	r3, [r3, #0]
 8005214:	2b00      	cmp	r3, #0
 8005216:	d000      	beq.n	800521a <xTaskIncrementTick+0x66>
				xSwitchRequired = pdTRUE;
 8005218:	2401      	movs	r4, #1
}
 800521a:	0020      	movs	r0, r4
 800521c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800521e:	681b      	ldr	r3, [r3, #0]
					if( xConstTickCount < xItemValue )
 8005220:	9a00      	ldr	r2, [sp, #0]
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005222:	68db      	ldr	r3, [r3, #12]
 8005224:	68dd      	ldr	r5, [r3, #12]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8005226:	686b      	ldr	r3, [r5, #4]
					if( xConstTickCount < xItemValue )
 8005228:	429a      	cmp	r2, r3
 800522a:	d325      	bcc.n	8005278 <xTaskIncrementTick+0xc4>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800522c:	1d2b      	adds	r3, r5, #4
 800522e:	0018      	movs	r0, r3
 8005230:	9301      	str	r3, [sp, #4]
 8005232:	f7ff fa2e 	bl	8004692 <uxListRemove>
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8005236:	6aab      	ldr	r3, [r5, #40]	; 0x28
 8005238:	2b00      	cmp	r3, #0
 800523a:	d003      	beq.n	8005244 <xTaskIncrementTick+0x90>
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800523c:	0028      	movs	r0, r5
 800523e:	3018      	adds	r0, #24
 8005240:	f7ff fa27 	bl	8004692 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8005244:	4b19      	ldr	r3, [pc, #100]	; (80052ac <xTaskIncrementTick+0xf8>)
 8005246:	6ae8      	ldr	r0, [r5, #44]	; 0x2c
 8005248:	681a      	ldr	r2, [r3, #0]
 800524a:	4290      	cmp	r0, r2
 800524c:	d900      	bls.n	8005250 <xTaskIncrementTick+0x9c>
 800524e:	6018      	str	r0, [r3, #0]
 8005250:	2314      	movs	r3, #20
 8005252:	4358      	muls	r0, r3
 8005254:	4b13      	ldr	r3, [pc, #76]	; (80052a4 <xTaskIncrementTick+0xf0>)
 8005256:	1d29      	adds	r1, r5, #4
 8005258:	1818      	adds	r0, r3, r0
 800525a:	f7ff f9f7 	bl	800464c <vListInsertEnd>
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800525e:	683b      	ldr	r3, [r7, #0]
 8005260:	6aea      	ldr	r2, [r5, #44]	; 0x2c
 8005262:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005264:	429a      	cmp	r2, r3
 8005266:	d300      	bcc.n	800526a <xTaskIncrementTick+0xb6>
							xSwitchRequired = pdTRUE;
 8005268:	2401      	movs	r4, #1
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800526a:	4b09      	ldr	r3, [pc, #36]	; (8005290 <xTaskIncrementTick+0xdc>)
 800526c:	681a      	ldr	r2, [r3, #0]
 800526e:	6812      	ldr	r2, [r2, #0]
 8005270:	2a00      	cmp	r2, #0
 8005272:	d1d4      	bne.n	800521e <xTaskIncrementTick+0x6a>
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005274:	2301      	movs	r3, #1
 8005276:	425b      	negs	r3, r3
						xNextTaskUnblockTime = xItemValue;
 8005278:	6033      	str	r3, [r6, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800527a:	e7c0      	b.n	80051fe <xTaskIncrementTick+0x4a>
		++xPendedTicks;
 800527c:	4a0c      	ldr	r2, [pc, #48]	; (80052b0 <xTaskIncrementTick+0xfc>)
BaseType_t xSwitchRequired = pdFALSE;
 800527e:	2400      	movs	r4, #0
		++xPendedTicks;
 8005280:	6813      	ldr	r3, [r2, #0]
 8005282:	3301      	adds	r3, #1
 8005284:	6013      	str	r3, [r2, #0]
	return xSwitchRequired;
 8005286:	e7c8      	b.n	800521a <xTaskIncrementTick+0x66>
 8005288:	20000b60 	.word	0x20000b60
 800528c:	20000be0 	.word	0x20000be0
 8005290:	200006f0 	.word	0x200006f0
 8005294:	200006f4 	.word	0x200006f4
 8005298:	20000b98 	.word	0x20000b98
 800529c:	20000b94 	.word	0x20000b94
 80052a0:	200006ec 	.word	0x200006ec
 80052a4:	200006f8 	.word	0x200006f8
 80052a8:	20000be4 	.word	0x20000be4
 80052ac:	20000b68 	.word	0x20000b68
 80052b0:	20000b9c 	.word	0x20000b9c

080052b4 <xTaskResumeAll>:
{
 80052b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	configASSERT( uxSchedulerSuspended );
 80052b6:	4c2b      	ldr	r4, [pc, #172]	; (8005364 <xTaskResumeAll+0xb0>)
 80052b8:	6823      	ldr	r3, [r4, #0]
 80052ba:	2b00      	cmp	r3, #0
 80052bc:	d101      	bne.n	80052c2 <xTaskResumeAll+0xe>
 80052be:	b672      	cpsid	i
 80052c0:	e7fe      	b.n	80052c0 <xTaskResumeAll+0xc>
	taskENTER_CRITICAL();
 80052c2:	f000 fd45 	bl	8005d50 <vPortEnterCritical>
		--uxSchedulerSuspended;
 80052c6:	6823      	ldr	r3, [r4, #0]
 80052c8:	3b01      	subs	r3, #1
 80052ca:	6023      	str	r3, [r4, #0]
		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80052cc:	6824      	ldr	r4, [r4, #0]
 80052ce:	2c00      	cmp	r4, #0
 80052d0:	d004      	beq.n	80052dc <xTaskResumeAll+0x28>
BaseType_t xAlreadyYielded = pdFALSE;
 80052d2:	2400      	movs	r4, #0
	taskEXIT_CRITICAL();
 80052d4:	f000 fd48 	bl	8005d68 <vPortExitCritical>
}
 80052d8:	0020      	movs	r0, r4
 80052da:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80052dc:	4b22      	ldr	r3, [pc, #136]	; (8005368 <xTaskResumeAll+0xb4>)
 80052de:	681b      	ldr	r3, [r3, #0]
 80052e0:	2b00      	cmp	r3, #0
 80052e2:	d0f6      	beq.n	80052d2 <xTaskResumeAll+0x1e>
					prvAddTaskToReadyList( pxTCB );
 80052e4:	2614      	movs	r6, #20
						xYieldPending = pdTRUE;
 80052e6:	2701      	movs	r7, #1
 80052e8:	e01d      	b.n	8005326 <xTaskResumeAll+0x72>
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80052ea:	68db      	ldr	r3, [r3, #12]
 80052ec:	68dc      	ldr	r4, [r3, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80052ee:	0020      	movs	r0, r4
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80052f0:	1d25      	adds	r5, r4, #4
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80052f2:	3018      	adds	r0, #24
 80052f4:	f7ff f9cd 	bl	8004692 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80052f8:	0028      	movs	r0, r5
 80052fa:	f7ff f9ca 	bl	8004692 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80052fe:	4b1b      	ldr	r3, [pc, #108]	; (800536c <xTaskResumeAll+0xb8>)
 8005300:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 8005302:	681a      	ldr	r2, [r3, #0]
 8005304:	4290      	cmp	r0, r2
 8005306:	d900      	bls.n	800530a <xTaskResumeAll+0x56>
 8005308:	6018      	str	r0, [r3, #0]
 800530a:	4370      	muls	r0, r6
 800530c:	4b18      	ldr	r3, [pc, #96]	; (8005370 <xTaskResumeAll+0xbc>)
 800530e:	0029      	movs	r1, r5
 8005310:	18c0      	adds	r0, r0, r3
 8005312:	f7ff f99b 	bl	800464c <vListInsertEnd>
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8005316:	4b17      	ldr	r3, [pc, #92]	; (8005374 <xTaskResumeAll+0xc0>)
 8005318:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 800531a:	681b      	ldr	r3, [r3, #0]
 800531c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800531e:	429a      	cmp	r2, r3
 8005320:	d301      	bcc.n	8005326 <xTaskResumeAll+0x72>
						xYieldPending = pdTRUE;
 8005322:	4b15      	ldr	r3, [pc, #84]	; (8005378 <xTaskResumeAll+0xc4>)
 8005324:	601f      	str	r7, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005326:	4b15      	ldr	r3, [pc, #84]	; (800537c <xTaskResumeAll+0xc8>)
 8005328:	681a      	ldr	r2, [r3, #0]
 800532a:	2a00      	cmp	r2, #0
 800532c:	d1dd      	bne.n	80052ea <xTaskResumeAll+0x36>
				if( pxTCB != NULL )
 800532e:	2c00      	cmp	r4, #0
 8005330:	d001      	beq.n	8005336 <xTaskResumeAll+0x82>
					prvResetNextTaskUnblockTime();
 8005332:	f7ff fdcf 	bl	8004ed4 <prvResetNextTaskUnblockTime>
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8005336:	4d12      	ldr	r5, [pc, #72]	; (8005380 <xTaskResumeAll+0xcc>)
 8005338:	682c      	ldr	r4, [r5, #0]
					if( xPendedCounts > ( TickType_t ) 0U )
 800533a:	2c00      	cmp	r4, #0
 800533c:	d00a      	beq.n	8005354 <xTaskResumeAll+0xa0>
								xYieldPending = pdTRUE;
 800533e:	2601      	movs	r6, #1
							if( xTaskIncrementTick() != pdFALSE )
 8005340:	f7ff ff38 	bl	80051b4 <xTaskIncrementTick>
 8005344:	2800      	cmp	r0, #0
 8005346:	d001      	beq.n	800534c <xTaskResumeAll+0x98>
								xYieldPending = pdTRUE;
 8005348:	4b0b      	ldr	r3, [pc, #44]	; (8005378 <xTaskResumeAll+0xc4>)
 800534a:	601e      	str	r6, [r3, #0]
							--xPendedCounts;
 800534c:	3c01      	subs	r4, #1
						} while( xPendedCounts > ( TickType_t ) 0U );
 800534e:	2c00      	cmp	r4, #0
 8005350:	d1f6      	bne.n	8005340 <xTaskResumeAll+0x8c>
						xPendedTicks = 0;
 8005352:	602c      	str	r4, [r5, #0]
				if( xYieldPending != pdFALSE )
 8005354:	4b08      	ldr	r3, [pc, #32]	; (8005378 <xTaskResumeAll+0xc4>)
 8005356:	681b      	ldr	r3, [r3, #0]
 8005358:	2b00      	cmp	r3, #0
 800535a:	d0ba      	beq.n	80052d2 <xTaskResumeAll+0x1e>
					taskYIELD_IF_USING_PREEMPTION();
 800535c:	f000 fcec 	bl	8005d38 <vPortYield>
						xAlreadyYielded = pdTRUE;
 8005360:	2401      	movs	r4, #1
 8005362:	e7b7      	b.n	80052d4 <xTaskResumeAll+0x20>
 8005364:	20000b60 	.word	0x20000b60
 8005368:	20000b58 	.word	0x20000b58
 800536c:	20000b68 	.word	0x20000b68
 8005370:	200006f8 	.word	0x200006f8
 8005374:	200006ec 	.word	0x200006ec
 8005378:	20000be4 	.word	0x20000be4
 800537c:	20000ba0 	.word	0x20000ba0
 8005380:	20000b9c 	.word	0x20000b9c

08005384 <vTaskDelay>:
	{
 8005384:	b570      	push	{r4, r5, r6, lr}
 8005386:	1e04      	subs	r4, r0, #0
		if( xTicksToDelay > ( TickType_t ) 0U )
 8005388:	d102      	bne.n	8005390 <vTaskDelay+0xc>
			portYIELD_WITHIN_API();
 800538a:	f000 fcd5 	bl	8005d38 <vPortYield>
	}
 800538e:	bd70      	pop	{r4, r5, r6, pc}
			configASSERT( uxSchedulerSuspended == 0 );
 8005390:	4b08      	ldr	r3, [pc, #32]	; (80053b4 <vTaskDelay+0x30>)
 8005392:	681d      	ldr	r5, [r3, #0]
 8005394:	2d00      	cmp	r5, #0
 8005396:	d001      	beq.n	800539c <vTaskDelay+0x18>
 8005398:	b672      	cpsid	i
 800539a:	e7fe      	b.n	800539a <vTaskDelay+0x16>
			vTaskSuspendAll();
 800539c:	f7ff fef6 	bl	800518c <vTaskSuspendAll>
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 80053a0:	0029      	movs	r1, r5
 80053a2:	0020      	movs	r0, r4
 80053a4:	f7ff fe32 	bl	800500c <prvAddCurrentTaskToDelayedList>
			xAlreadyYielded = xTaskResumeAll();
 80053a8:	f7ff ff84 	bl	80052b4 <xTaskResumeAll>
		if( xAlreadyYielded == pdFALSE )
 80053ac:	2800      	cmp	r0, #0
 80053ae:	d0ec      	beq.n	800538a <vTaskDelay+0x6>
 80053b0:	e7ed      	b.n	800538e <vTaskDelay+0xa>
 80053b2:	46c0      	nop			; (mov r8, r8)
 80053b4:	20000b60 	.word	0x20000b60

080053b8 <vTaskSwitchContext>:
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80053b8:	4b15      	ldr	r3, [pc, #84]	; (8005410 <vTaskSwitchContext+0x58>)
{
 80053ba:	b530      	push	{r4, r5, lr}
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80053bc:	681a      	ldr	r2, [r3, #0]
 80053be:	4b15      	ldr	r3, [pc, #84]	; (8005414 <vTaskSwitchContext+0x5c>)
 80053c0:	2a00      	cmp	r2, #0
 80053c2:	d002      	beq.n	80053ca <vTaskSwitchContext+0x12>
		xYieldPending = pdTRUE;
 80053c4:	2201      	movs	r2, #1
 80053c6:	601a      	str	r2, [r3, #0]
}
 80053c8:	bd30      	pop	{r4, r5, pc}
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80053ca:	2514      	movs	r5, #20
 80053cc:	4812      	ldr	r0, [pc, #72]	; (8005418 <vTaskSwitchContext+0x60>)
		xYieldPending = pdFALSE;
 80053ce:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80053d0:	6802      	ldr	r2, [r0, #0]
 80053d2:	4912      	ldr	r1, [pc, #72]	; (800541c <vTaskSwitchContext+0x64>)
 80053d4:	002b      	movs	r3, r5
 80053d6:	4353      	muls	r3, r2
 80053d8:	585c      	ldr	r4, [r3, r1]
 80053da:	2c00      	cmp	r4, #0
 80053dc:	d012      	beq.n	8005404 <vTaskSwitchContext+0x4c>
 80053de:	18cc      	adds	r4, r1, r3
 80053e0:	6865      	ldr	r5, [r4, #4]
 80053e2:	3308      	adds	r3, #8
 80053e4:	686d      	ldr	r5, [r5, #4]
 80053e6:	185b      	adds	r3, r3, r1
 80053e8:	6065      	str	r5, [r4, #4]
 80053ea:	429d      	cmp	r5, r3
 80053ec:	d101      	bne.n	80053f2 <vTaskSwitchContext+0x3a>
 80053ee:	686b      	ldr	r3, [r5, #4]
 80053f0:	6063      	str	r3, [r4, #4]
 80053f2:	2314      	movs	r3, #20
 80053f4:	4353      	muls	r3, r2
 80053f6:	18c9      	adds	r1, r1, r3
 80053f8:	684b      	ldr	r3, [r1, #4]
 80053fa:	68d9      	ldr	r1, [r3, #12]
 80053fc:	4b08      	ldr	r3, [pc, #32]	; (8005420 <vTaskSwitchContext+0x68>)
 80053fe:	6019      	str	r1, [r3, #0]
 8005400:	6002      	str	r2, [r0, #0]
}
 8005402:	e7e1      	b.n	80053c8 <vTaskSwitchContext+0x10>
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005404:	2a00      	cmp	r2, #0
 8005406:	d101      	bne.n	800540c <vTaskSwitchContext+0x54>
 8005408:	b672      	cpsid	i
 800540a:	e7fe      	b.n	800540a <vTaskSwitchContext+0x52>
 800540c:	3a01      	subs	r2, #1
 800540e:	e7e1      	b.n	80053d4 <vTaskSwitchContext+0x1c>
 8005410:	20000b60 	.word	0x20000b60
 8005414:	20000be4 	.word	0x20000be4
 8005418:	20000b68 	.word	0x20000b68
 800541c:	200006f8 	.word	0x200006f8
 8005420:	200006ec 	.word	0x200006ec

08005424 <vTaskPlaceOnEventList>:
{
 8005424:	b510      	push	{r4, lr}
 8005426:	000c      	movs	r4, r1
	configASSERT( pxEventList );
 8005428:	2800      	cmp	r0, #0
 800542a:	d101      	bne.n	8005430 <vTaskPlaceOnEventList+0xc>
 800542c:	b672      	cpsid	i
 800542e:	e7fe      	b.n	800542e <vTaskPlaceOnEventList+0xa>
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8005430:	4b04      	ldr	r3, [pc, #16]	; (8005444 <vTaskPlaceOnEventList+0x20>)
 8005432:	6819      	ldr	r1, [r3, #0]
 8005434:	3118      	adds	r1, #24
 8005436:	f7ff f915 	bl	8004664 <vListInsert>
	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800543a:	2101      	movs	r1, #1
 800543c:	0020      	movs	r0, r4
 800543e:	f7ff fde5 	bl	800500c <prvAddCurrentTaskToDelayedList>
}
 8005442:	bd10      	pop	{r4, pc}
 8005444:	200006ec 	.word	0x200006ec

08005448 <vTaskPlaceOnEventListRestricted>:
	{
 8005448:	b570      	push	{r4, r5, r6, lr}
 800544a:	000c      	movs	r4, r1
 800544c:	0015      	movs	r5, r2
		configASSERT( pxEventList );
 800544e:	2800      	cmp	r0, #0
 8005450:	d101      	bne.n	8005456 <vTaskPlaceOnEventListRestricted+0xe>
 8005452:	b672      	cpsid	i
 8005454:	e7fe      	b.n	8005454 <vTaskPlaceOnEventListRestricted+0xc>
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8005456:	4b07      	ldr	r3, [pc, #28]	; (8005474 <vTaskPlaceOnEventListRestricted+0x2c>)
 8005458:	6819      	ldr	r1, [r3, #0]
 800545a:	3118      	adds	r1, #24
 800545c:	f7ff f8f6 	bl	800464c <vListInsertEnd>
		if( xWaitIndefinitely != pdFALSE )
 8005460:	2d00      	cmp	r5, #0
 8005462:	d001      	beq.n	8005468 <vTaskPlaceOnEventListRestricted+0x20>
			xTicksToWait = portMAX_DELAY;
 8005464:	2401      	movs	r4, #1
 8005466:	4264      	negs	r4, r4
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8005468:	0029      	movs	r1, r5
 800546a:	0020      	movs	r0, r4
 800546c:	f7ff fdce 	bl	800500c <prvAddCurrentTaskToDelayedList>
	}
 8005470:	bd70      	pop	{r4, r5, r6, pc}
 8005472:	46c0      	nop			; (mov r8, r8)
 8005474:	200006ec 	.word	0x200006ec

08005478 <xTaskRemoveFromEventList>:
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005478:	68c3      	ldr	r3, [r0, #12]
{
 800547a:	b570      	push	{r4, r5, r6, lr}
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800547c:	68dc      	ldr	r4, [r3, #12]
	configASSERT( pxUnblockedTCB );
 800547e:	2c00      	cmp	r4, #0
 8005480:	d101      	bne.n	8005486 <xTaskRemoveFromEventList+0xe>
 8005482:	b672      	cpsid	i
 8005484:	e7fe      	b.n	8005484 <xTaskRemoveFromEventList+0xc>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8005486:	0025      	movs	r5, r4
 8005488:	3518      	adds	r5, #24
 800548a:	0028      	movs	r0, r5
 800548c:	f7ff f901 	bl	8004692 <uxListRemove>
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005490:	4b11      	ldr	r3, [pc, #68]	; (80054d8 <xTaskRemoveFromEventList+0x60>)
 8005492:	681b      	ldr	r3, [r3, #0]
 8005494:	2b00      	cmp	r3, #0
 8005496:	d11b      	bne.n	80054d0 <xTaskRemoveFromEventList+0x58>
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8005498:	1d25      	adds	r5, r4, #4
 800549a:	0028      	movs	r0, r5
 800549c:	f7ff f8f9 	bl	8004692 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80054a0:	4a0e      	ldr	r2, [pc, #56]	; (80054dc <xTaskRemoveFromEventList+0x64>)
 80054a2:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80054a4:	6811      	ldr	r1, [r2, #0]
 80054a6:	428b      	cmp	r3, r1
 80054a8:	d900      	bls.n	80054ac <xTaskRemoveFromEventList+0x34>
 80054aa:	6013      	str	r3, [r2, #0]
 80054ac:	2014      	movs	r0, #20
 80054ae:	0029      	movs	r1, r5
 80054b0:	4358      	muls	r0, r3
 80054b2:	4b0b      	ldr	r3, [pc, #44]	; (80054e0 <xTaskRemoveFromEventList+0x68>)
 80054b4:	18c0      	adds	r0, r0, r3
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80054b6:	f7ff f8c9 	bl	800464c <vListInsertEnd>
	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80054ba:	4b0a      	ldr	r3, [pc, #40]	; (80054e4 <xTaskRemoveFromEventList+0x6c>)
 80054bc:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 80054be:	681b      	ldr	r3, [r3, #0]
		xReturn = pdFALSE;
 80054c0:	2000      	movs	r0, #0
	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80054c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80054c4:	429a      	cmp	r2, r3
 80054c6:	d902      	bls.n	80054ce <xTaskRemoveFromEventList+0x56>
		xYieldPending = pdTRUE;
 80054c8:	4b07      	ldr	r3, [pc, #28]	; (80054e8 <xTaskRemoveFromEventList+0x70>)
 80054ca:	3001      	adds	r0, #1
 80054cc:	6018      	str	r0, [r3, #0]
}
 80054ce:	bd70      	pop	{r4, r5, r6, pc}
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80054d0:	0029      	movs	r1, r5
 80054d2:	4806      	ldr	r0, [pc, #24]	; (80054ec <xTaskRemoveFromEventList+0x74>)
 80054d4:	e7ef      	b.n	80054b6 <xTaskRemoveFromEventList+0x3e>
 80054d6:	46c0      	nop			; (mov r8, r8)
 80054d8:	20000b60 	.word	0x20000b60
 80054dc:	20000b68 	.word	0x20000b68
 80054e0:	200006f8 	.word	0x200006f8
 80054e4:	200006ec 	.word	0x200006ec
 80054e8:	20000be4 	.word	0x20000be4
 80054ec:	20000ba0 	.word	0x20000ba0

080054f0 <vTaskInternalSetTimeOutState>:
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80054f0:	4b03      	ldr	r3, [pc, #12]	; (8005500 <vTaskInternalSetTimeOutState+0x10>)
 80054f2:	681b      	ldr	r3, [r3, #0]
 80054f4:	6003      	str	r3, [r0, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80054f6:	4b03      	ldr	r3, [pc, #12]	; (8005504 <vTaskInternalSetTimeOutState+0x14>)
 80054f8:	681b      	ldr	r3, [r3, #0]
 80054fa:	6043      	str	r3, [r0, #4]
}
 80054fc:	4770      	bx	lr
 80054fe:	46c0      	nop			; (mov r8, r8)
 8005500:	20000b98 	.word	0x20000b98
 8005504:	20000be0 	.word	0x20000be0

08005508 <xTaskCheckForTimeOut>:
{
 8005508:	b570      	push	{r4, r5, r6, lr}
 800550a:	0005      	movs	r5, r0
 800550c:	000c      	movs	r4, r1
	configASSERT( pxTimeOut );
 800550e:	2800      	cmp	r0, #0
 8005510:	d101      	bne.n	8005516 <xTaskCheckForTimeOut+0xe>
 8005512:	b672      	cpsid	i
 8005514:	e7fe      	b.n	8005514 <xTaskCheckForTimeOut+0xc>
	configASSERT( pxTicksToWait );
 8005516:	2900      	cmp	r1, #0
 8005518:	d101      	bne.n	800551e <xTaskCheckForTimeOut+0x16>
 800551a:	b672      	cpsid	i
 800551c:	e7fe      	b.n	800551c <xTaskCheckForTimeOut+0x14>
	taskENTER_CRITICAL();
 800551e:	f000 fc17 	bl	8005d50 <vPortEnterCritical>
		const TickType_t xConstTickCount = xTickCount;
 8005522:	4b10      	ldr	r3, [pc, #64]	; (8005564 <xTaskCheckForTimeOut+0x5c>)
				xReturn = pdFALSE;
 8005524:	2600      	movs	r6, #0
		const TickType_t xConstTickCount = xTickCount;
 8005526:	6819      	ldr	r1, [r3, #0]
			if( *pxTicksToWait == portMAX_DELAY )
 8005528:	6823      	ldr	r3, [r4, #0]
 800552a:	1c5a      	adds	r2, r3, #1
 800552c:	d012      	beq.n	8005554 <xTaskCheckForTimeOut+0x4c>
		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800552e:	480e      	ldr	r0, [pc, #56]	; (8005568 <xTaskCheckForTimeOut+0x60>)
 8005530:	682e      	ldr	r6, [r5, #0]
 8005532:	6800      	ldr	r0, [r0, #0]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8005534:	686a      	ldr	r2, [r5, #4]
		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8005536:	4286      	cmp	r6, r0
 8005538:	d002      	beq.n	8005540 <xTaskCheckForTimeOut+0x38>
			xReturn = pdTRUE;
 800553a:	2601      	movs	r6, #1
		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800553c:	428a      	cmp	r2, r1
 800553e:	d909      	bls.n	8005554 <xTaskCheckForTimeOut+0x4c>
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8005540:	1a88      	subs	r0, r1, r2
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8005542:	4283      	cmp	r3, r0
 8005544:	d90a      	bls.n	800555c <xTaskCheckForTimeOut+0x54>
			*pxTicksToWait -= xElapsedTime;
 8005546:	1a5b      	subs	r3, r3, r1
 8005548:	189b      	adds	r3, r3, r2
			vTaskInternalSetTimeOutState( pxTimeOut );
 800554a:	0028      	movs	r0, r5
			*pxTicksToWait -= xElapsedTime;
 800554c:	6023      	str	r3, [r4, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800554e:	f7ff ffcf 	bl	80054f0 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8005552:	2600      	movs	r6, #0
	taskEXIT_CRITICAL();
 8005554:	f000 fc08 	bl	8005d68 <vPortExitCritical>
}
 8005558:	0030      	movs	r0, r6
 800555a:	bd70      	pop	{r4, r5, r6, pc}
			*pxTicksToWait = 0;
 800555c:	2300      	movs	r3, #0
			xReturn = pdTRUE;
 800555e:	2601      	movs	r6, #1
			*pxTicksToWait = 0;
 8005560:	6023      	str	r3, [r4, #0]
			xReturn = pdTRUE;
 8005562:	e7f7      	b.n	8005554 <xTaskCheckForTimeOut+0x4c>
 8005564:	20000be0 	.word	0x20000be0
 8005568:	20000b98 	.word	0x20000b98

0800556c <vTaskMissedYield>:
	xYieldPending = pdTRUE;
 800556c:	2201      	movs	r2, #1
 800556e:	4b01      	ldr	r3, [pc, #4]	; (8005574 <vTaskMissedYield+0x8>)
 8005570:	601a      	str	r2, [r3, #0]
}
 8005572:	4770      	bx	lr
 8005574:	20000be4 	.word	0x20000be4

08005578 <xTaskGetSchedulerState>:
		if( xSchedulerRunning == pdFALSE )
 8005578:	4b05      	ldr	r3, [pc, #20]	; (8005590 <xTaskGetSchedulerState+0x18>)
			xReturn = taskSCHEDULER_NOT_STARTED;
 800557a:	2001      	movs	r0, #1
		if( xSchedulerRunning == pdFALSE )
 800557c:	681b      	ldr	r3, [r3, #0]
 800557e:	2b00      	cmp	r3, #0
 8005580:	d004      	beq.n	800558c <xTaskGetSchedulerState+0x14>
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005582:	4b04      	ldr	r3, [pc, #16]	; (8005594 <xTaskGetSchedulerState+0x1c>)
 8005584:	6818      	ldr	r0, [r3, #0]
				xReturn = taskSCHEDULER_SUSPENDED;
 8005586:	4243      	negs	r3, r0
 8005588:	4158      	adcs	r0, r3
 800558a:	0040      	lsls	r0, r0, #1
	}
 800558c:	4770      	bx	lr
 800558e:	46c0      	nop			; (mov r8, r8)
 8005590:	20000bb4 	.word	0x20000bb4
 8005594:	20000b60 	.word	0x20000b60

08005598 <xTaskPriorityInherit>:
	{
 8005598:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800559a:	1e04      	subs	r4, r0, #0
		if( pxMutexHolder != NULL )
 800559c:	d027      	beq.n	80055ee <xTaskPriorityInherit+0x56>
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 800559e:	4d1a      	ldr	r5, [pc, #104]	; (8005608 <xTaskPriorityInherit+0x70>)
 80055a0:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
 80055a2:	682b      	ldr	r3, [r5, #0]
 80055a4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80055a6:	4299      	cmp	r1, r3
 80055a8:	d226      	bcs.n	80055f8 <xTaskPriorityInherit+0x60>
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80055aa:	6983      	ldr	r3, [r0, #24]
 80055ac:	2b00      	cmp	r3, #0
 80055ae:	db04      	blt.n	80055ba <xTaskPriorityInherit+0x22>
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80055b0:	2238      	movs	r2, #56	; 0x38
 80055b2:	682b      	ldr	r3, [r5, #0]
 80055b4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80055b6:	1ad2      	subs	r2, r2, r3
 80055b8:	6182      	str	r2, [r0, #24]
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 80055ba:	2314      	movs	r3, #20
 80055bc:	434b      	muls	r3, r1
 80055be:	4e13      	ldr	r6, [pc, #76]	; (800560c <xTaskPriorityInherit+0x74>)
 80055c0:	6962      	ldr	r2, [r4, #20]
 80055c2:	199b      	adds	r3, r3, r6
 80055c4:	429a      	cmp	r2, r3
 80055c6:	d113      	bne.n	80055f0 <xTaskPriorityInherit+0x58>
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80055c8:	1d27      	adds	r7, r4, #4
 80055ca:	0038      	movs	r0, r7
 80055cc:	f7ff f861 	bl	8004692 <uxListRemove>
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 80055d0:	682b      	ldr	r3, [r5, #0]
 80055d2:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 80055d4:	4b0e      	ldr	r3, [pc, #56]	; (8005610 <xTaskPriorityInherit+0x78>)
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 80055d6:	62e0      	str	r0, [r4, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 80055d8:	681a      	ldr	r2, [r3, #0]
 80055da:	4290      	cmp	r0, r2
 80055dc:	d900      	bls.n	80055e0 <xTaskPriorityInherit+0x48>
 80055de:	6018      	str	r0, [r3, #0]
 80055e0:	2314      	movs	r3, #20
 80055e2:	4358      	muls	r0, r3
 80055e4:	0039      	movs	r1, r7
 80055e6:	1830      	adds	r0, r6, r0
 80055e8:	f7ff f830 	bl	800464c <vListInsertEnd>
				xReturn = pdTRUE;
 80055ec:	2001      	movs	r0, #1
	}
 80055ee:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 80055f0:	682b      	ldr	r3, [r5, #0]
 80055f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80055f4:	62e3      	str	r3, [r4, #44]	; 0x2c
 80055f6:	e7f9      	b.n	80055ec <xTaskPriorityInherit+0x54>
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 80055f8:	682b      	ldr	r3, [r5, #0]
 80055fa:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
 80055fc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80055fe:	4298      	cmp	r0, r3
 8005600:	4180      	sbcs	r0, r0
 8005602:	4240      	negs	r0, r0
 8005604:	e7f3      	b.n	80055ee <xTaskPriorityInherit+0x56>
 8005606:	46c0      	nop			; (mov r8, r8)
 8005608:	200006ec 	.word	0x200006ec
 800560c:	200006f8 	.word	0x200006f8
 8005610:	20000b68 	.word	0x20000b68

08005614 <xTaskPriorityDisinherit>:
	{
 8005614:	b570      	push	{r4, r5, r6, lr}
		if( pxMutexHolder != NULL )
 8005616:	2800      	cmp	r0, #0
 8005618:	d101      	bne.n	800561e <xTaskPriorityDisinherit+0xa>
	BaseType_t xReturn = pdFALSE;
 800561a:	2000      	movs	r0, #0
	}
 800561c:	bd70      	pop	{r4, r5, r6, pc}
			configASSERT( pxTCB == pxCurrentTCB );
 800561e:	4b15      	ldr	r3, [pc, #84]	; (8005674 <xTaskPriorityDisinherit+0x60>)
 8005620:	681c      	ldr	r4, [r3, #0]
 8005622:	4284      	cmp	r4, r0
 8005624:	d001      	beq.n	800562a <xTaskPriorityDisinherit+0x16>
 8005626:	b672      	cpsid	i
 8005628:	e7fe      	b.n	8005628 <xTaskPriorityDisinherit+0x14>
			configASSERT( pxTCB->uxMutexesHeld );
 800562a:	6d23      	ldr	r3, [r4, #80]	; 0x50
 800562c:	2b00      	cmp	r3, #0
 800562e:	d101      	bne.n	8005634 <xTaskPriorityDisinherit+0x20>
 8005630:	b672      	cpsid	i
 8005632:	e7fe      	b.n	8005632 <xTaskPriorityDisinherit+0x1e>
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8005634:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8005636:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
			( pxTCB->uxMutexesHeld )--;
 8005638:	3b01      	subs	r3, #1
 800563a:	6523      	str	r3, [r4, #80]	; 0x50
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800563c:	428a      	cmp	r2, r1
 800563e:	d0ec      	beq.n	800561a <xTaskPriorityDisinherit+0x6>
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8005640:	2b00      	cmp	r3, #0
 8005642:	d1ea      	bne.n	800561a <xTaskPriorityDisinherit+0x6>
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005644:	1d25      	adds	r5, r4, #4
 8005646:	0028      	movs	r0, r5
 8005648:	f7ff f823 	bl	8004692 <uxListRemove>
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800564c:	2238      	movs	r2, #56	; 0x38
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800564e:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005650:	1ad2      	subs	r2, r2, r3
 8005652:	61a2      	str	r2, [r4, #24]
					prvAddTaskToReadyList( pxTCB );
 8005654:	4a08      	ldr	r2, [pc, #32]	; (8005678 <xTaskPriorityDisinherit+0x64>)
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8005656:	62e3      	str	r3, [r4, #44]	; 0x2c
					prvAddTaskToReadyList( pxTCB );
 8005658:	6811      	ldr	r1, [r2, #0]
 800565a:	428b      	cmp	r3, r1
 800565c:	d900      	bls.n	8005660 <xTaskPriorityDisinherit+0x4c>
 800565e:	6013      	str	r3, [r2, #0]
 8005660:	2014      	movs	r0, #20
 8005662:	4358      	muls	r0, r3
 8005664:	4b05      	ldr	r3, [pc, #20]	; (800567c <xTaskPriorityDisinherit+0x68>)
 8005666:	0029      	movs	r1, r5
 8005668:	18c0      	adds	r0, r0, r3
 800566a:	f7fe ffef 	bl	800464c <vListInsertEnd>
					xReturn = pdTRUE;
 800566e:	2001      	movs	r0, #1
		return xReturn;
 8005670:	e7d4      	b.n	800561c <xTaskPriorityDisinherit+0x8>
 8005672:	46c0      	nop			; (mov r8, r8)
 8005674:	200006ec 	.word	0x200006ec
 8005678:	20000b68 	.word	0x20000b68
 800567c:	200006f8 	.word	0x200006f8

08005680 <vTaskPriorityDisinheritAfterTimeout>:
	{
 8005680:	b570      	push	{r4, r5, r6, lr}
 8005682:	1e04      	subs	r4, r0, #0
		if( pxMutexHolder != NULL )
 8005684:	d031      	beq.n	80056ea <vTaskPriorityDisinheritAfterTimeout+0x6a>
			configASSERT( pxTCB->uxMutexesHeld );
 8005686:	6d03      	ldr	r3, [r0, #80]	; 0x50
 8005688:	2b00      	cmp	r3, #0
 800568a:	d101      	bne.n	8005690 <vTaskPriorityDisinheritAfterTimeout+0x10>
 800568c:	b672      	cpsid	i
 800568e:	e7fe      	b.n	800568e <vTaskPriorityDisinheritAfterTimeout+0xe>
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8005690:	6cc2      	ldr	r2, [r0, #76]	; 0x4c
 8005692:	428a      	cmp	r2, r1
 8005694:	d200      	bcs.n	8005698 <vTaskPriorityDisinheritAfterTimeout+0x18>
 8005696:	000a      	movs	r2, r1
			if( pxTCB->uxPriority != uxPriorityToUse )
 8005698:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 800569a:	4290      	cmp	r0, r2
 800569c:	d025      	beq.n	80056ea <vTaskPriorityDisinheritAfterTimeout+0x6a>
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 800569e:	2b01      	cmp	r3, #1
 80056a0:	d123      	bne.n	80056ea <vTaskPriorityDisinheritAfterTimeout+0x6a>
					configASSERT( pxTCB != pxCurrentTCB );
 80056a2:	4b12      	ldr	r3, [pc, #72]	; (80056ec <vTaskPriorityDisinheritAfterTimeout+0x6c>)
 80056a4:	681b      	ldr	r3, [r3, #0]
 80056a6:	42a3      	cmp	r3, r4
 80056a8:	d101      	bne.n	80056ae <vTaskPriorityDisinheritAfterTimeout+0x2e>
 80056aa:	b672      	cpsid	i
 80056ac:	e7fe      	b.n	80056ac <vTaskPriorityDisinheritAfterTimeout+0x2c>
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80056ae:	69a3      	ldr	r3, [r4, #24]
					pxTCB->uxPriority = uxPriorityToUse;
 80056b0:	62e2      	str	r2, [r4, #44]	; 0x2c
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80056b2:	2b00      	cmp	r3, #0
 80056b4:	db02      	blt.n	80056bc <vTaskPriorityDisinheritAfterTimeout+0x3c>
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80056b6:	2138      	movs	r1, #56	; 0x38
 80056b8:	1a8a      	subs	r2, r1, r2
 80056ba:	61a2      	str	r2, [r4, #24]
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 80056bc:	2314      	movs	r3, #20
 80056be:	4343      	muls	r3, r0
 80056c0:	4d0b      	ldr	r5, [pc, #44]	; (80056f0 <vTaskPriorityDisinheritAfterTimeout+0x70>)
 80056c2:	6962      	ldr	r2, [r4, #20]
 80056c4:	195b      	adds	r3, r3, r5
 80056c6:	429a      	cmp	r2, r3
 80056c8:	d10f      	bne.n	80056ea <vTaskPriorityDisinheritAfterTimeout+0x6a>
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80056ca:	1d26      	adds	r6, r4, #4
 80056cc:	0030      	movs	r0, r6
 80056ce:	f7fe ffe0 	bl	8004692 <uxListRemove>
						prvAddTaskToReadyList( pxTCB );
 80056d2:	4a08      	ldr	r2, [pc, #32]	; (80056f4 <vTaskPriorityDisinheritAfterTimeout+0x74>)
 80056d4:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80056d6:	6811      	ldr	r1, [r2, #0]
 80056d8:	428b      	cmp	r3, r1
 80056da:	d900      	bls.n	80056de <vTaskPriorityDisinheritAfterTimeout+0x5e>
 80056dc:	6013      	str	r3, [r2, #0]
 80056de:	2014      	movs	r0, #20
 80056e0:	4358      	muls	r0, r3
 80056e2:	0031      	movs	r1, r6
 80056e4:	1828      	adds	r0, r5, r0
 80056e6:	f7fe ffb1 	bl	800464c <vListInsertEnd>
	}
 80056ea:	bd70      	pop	{r4, r5, r6, pc}
 80056ec:	200006ec 	.word	0x200006ec
 80056f0:	200006f8 	.word	0x200006f8
 80056f4:	20000b68 	.word	0x20000b68

080056f8 <pvTaskIncrementMutexHeldCount>:
		if( pxCurrentTCB != NULL )
 80056f8:	4b04      	ldr	r3, [pc, #16]	; (800570c <pvTaskIncrementMutexHeldCount+0x14>)
 80056fa:	681a      	ldr	r2, [r3, #0]
 80056fc:	2a00      	cmp	r2, #0
 80056fe:	d003      	beq.n	8005708 <pvTaskIncrementMutexHeldCount+0x10>
			( pxCurrentTCB->uxMutexesHeld )++;
 8005700:	6819      	ldr	r1, [r3, #0]
 8005702:	6d0a      	ldr	r2, [r1, #80]	; 0x50
 8005704:	3201      	adds	r2, #1
 8005706:	650a      	str	r2, [r1, #80]	; 0x50
		return pxCurrentTCB;
 8005708:	6818      	ldr	r0, [r3, #0]
	}
 800570a:	4770      	bx	lr
 800570c:	200006ec 	.word	0x200006ec

08005710 <ulTaskNotifyTake>:
	{
 8005710:	b570      	push	{r4, r5, r6, lr}
 8005712:	0006      	movs	r6, r0
 8005714:	000d      	movs	r5, r1
		taskENTER_CRITICAL();
 8005716:	f000 fb1b 	bl	8005d50 <vPortEnterCritical>
			if( pxCurrentTCB->ulNotifiedValue == 0UL )
 800571a:	4c13      	ldr	r4, [pc, #76]	; (8005768 <ulTaskNotifyTake+0x58>)
 800571c:	6823      	ldr	r3, [r4, #0]
 800571e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005720:	2b00      	cmp	r3, #0
 8005722:	d10a      	bne.n	800573a <ulTaskNotifyTake+0x2a>
				pxCurrentTCB->ucNotifyState = taskWAITING_NOTIFICATION;
 8005724:	2101      	movs	r1, #1
 8005726:	6823      	ldr	r3, [r4, #0]
 8005728:	3358      	adds	r3, #88	; 0x58
 800572a:	7019      	strb	r1, [r3, #0]
				if( xTicksToWait > ( TickType_t ) 0 )
 800572c:	2d00      	cmp	r5, #0
 800572e:	d004      	beq.n	800573a <ulTaskNotifyTake+0x2a>
					prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8005730:	0028      	movs	r0, r5
 8005732:	f7ff fc6b 	bl	800500c <prvAddCurrentTaskToDelayedList>
					portYIELD_WITHIN_API();
 8005736:	f000 faff 	bl	8005d38 <vPortYield>
		taskEXIT_CRITICAL();
 800573a:	f000 fb15 	bl	8005d68 <vPortExitCritical>
		taskENTER_CRITICAL();
 800573e:	f000 fb07 	bl	8005d50 <vPortEnterCritical>
			ulReturn = pxCurrentTCB->ulNotifiedValue;
 8005742:	6823      	ldr	r3, [r4, #0]
 8005744:	6d5d      	ldr	r5, [r3, #84]	; 0x54
			if( ulReturn != 0UL )
 8005746:	2d00      	cmp	r5, #0
 8005748:	d005      	beq.n	8005756 <ulTaskNotifyTake+0x46>
					pxCurrentTCB->ulNotifiedValue = 0UL;
 800574a:	2200      	movs	r2, #0
 800574c:	6823      	ldr	r3, [r4, #0]
				if( xClearCountOnExit != pdFALSE )
 800574e:	2e00      	cmp	r6, #0
 8005750:	d100      	bne.n	8005754 <ulTaskNotifyTake+0x44>
					pxCurrentTCB->ulNotifiedValue = ulReturn - ( uint32_t ) 1;
 8005752:	1e6a      	subs	r2, r5, #1
 8005754:	655a      	str	r2, [r3, #84]	; 0x54
			pxCurrentTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8005756:	2200      	movs	r2, #0
 8005758:	6823      	ldr	r3, [r4, #0]
 800575a:	3358      	adds	r3, #88	; 0x58
 800575c:	701a      	strb	r2, [r3, #0]
		taskEXIT_CRITICAL();
 800575e:	f000 fb03 	bl	8005d68 <vPortExitCritical>
	}
 8005762:	0028      	movs	r0, r5
 8005764:	bd70      	pop	{r4, r5, r6, pc}
 8005766:	46c0      	nop			; (mov r8, r8)
 8005768:	200006ec 	.word	0x200006ec

0800576c <xTaskGenericNotify>:
	{
 800576c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800576e:	0004      	movs	r4, r0
 8005770:	000d      	movs	r5, r1
 8005772:	0016      	movs	r6, r2
 8005774:	001f      	movs	r7, r3
		configASSERT( xTaskToNotify );
 8005776:	2800      	cmp	r0, #0
 8005778:	d101      	bne.n	800577e <xTaskGenericNotify+0x12>
 800577a:	b672      	cpsid	i
 800577c:	e7fe      	b.n	800577c <xTaskGenericNotify+0x10>
		taskENTER_CRITICAL();
 800577e:	f000 fae7 	bl	8005d50 <vPortEnterCritical>
			if( pulPreviousNotificationValue != NULL )
 8005782:	2f00      	cmp	r7, #0
 8005784:	d001      	beq.n	800578a <xTaskGenericNotify+0x1e>
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 8005786:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8005788:	603b      	str	r3, [r7, #0]
			ucOriginalNotifyState = pxTCB->ucNotifyState;
 800578a:	0022      	movs	r2, r4
			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 800578c:	2102      	movs	r1, #2
			ucOriginalNotifyState = pxTCB->ucNotifyState;
 800578e:	3258      	adds	r2, #88	; 0x58
 8005790:	7813      	ldrb	r3, [r2, #0]
			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 8005792:	7011      	strb	r1, [r2, #0]
			ucOriginalNotifyState = pxTCB->ucNotifyState;
 8005794:	b2db      	uxtb	r3, r3
			switch( eAction )
 8005796:	2e04      	cmp	r6, #4
 8005798:	d817      	bhi.n	80057ca <xTaskGenericNotify+0x5e>
 800579a:	0030      	movs	r0, r6
 800579c:	f7fa fcbe 	bl	800011c <__gnu_thumb1_case_uqi>
 80057a0:	0507030a 	.word	0x0507030a
 80057a4:	11          	.byte	0x11
 80057a5:	00          	.byte	0x00
					pxTCB->ulNotifiedValue |= ulValue;
 80057a6:	6d61      	ldr	r1, [r4, #84]	; 0x54
 80057a8:	430d      	orrs	r5, r1
						pxTCB->ulNotifiedValue = ulValue;
 80057aa:	6565      	str	r5, [r4, #84]	; 0x54
 80057ac:	e002      	b.n	80057b4 <xTaskGenericNotify+0x48>
					( pxTCB->ulNotifiedValue )++;
 80057ae:	6d62      	ldr	r2, [r4, #84]	; 0x54
 80057b0:	3201      	adds	r2, #1
 80057b2:	6562      	str	r2, [r4, #84]	; 0x54
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 80057b4:	2b01      	cmp	r3, #1
 80057b6:	d00d      	beq.n	80057d4 <xTaskGenericNotify+0x68>
 80057b8:	2401      	movs	r4, #1
		taskEXIT_CRITICAL();
 80057ba:	f000 fad5 	bl	8005d68 <vPortExitCritical>
	}
 80057be:	0020      	movs	r0, r4
 80057c0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 80057c2:	2b02      	cmp	r3, #2
 80057c4:	d1f1      	bne.n	80057aa <xTaskGenericNotify+0x3e>
						xReturn = pdFAIL;
 80057c6:	2400      	movs	r4, #0
 80057c8:	e7f7      	b.n	80057ba <xTaskGenericNotify+0x4e>
					configASSERT( pxTCB->ulNotifiedValue == ~0UL );
 80057ca:	6d62      	ldr	r2, [r4, #84]	; 0x54
 80057cc:	3201      	adds	r2, #1
 80057ce:	d0f1      	beq.n	80057b4 <xTaskGenericNotify+0x48>
 80057d0:	b672      	cpsid	i
 80057d2:	e7fe      	b.n	80057d2 <xTaskGenericNotify+0x66>
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80057d4:	1d25      	adds	r5, r4, #4
 80057d6:	0028      	movs	r0, r5
 80057d8:	f7fe ff5b 	bl	8004692 <uxListRemove>
				prvAddTaskToReadyList( pxTCB );
 80057dc:	4a0d      	ldr	r2, [pc, #52]	; (8005814 <xTaskGenericNotify+0xa8>)
 80057de:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80057e0:	6811      	ldr	r1, [r2, #0]
 80057e2:	428b      	cmp	r3, r1
 80057e4:	d900      	bls.n	80057e8 <xTaskGenericNotify+0x7c>
 80057e6:	6013      	str	r3, [r2, #0]
 80057e8:	2014      	movs	r0, #20
 80057ea:	4358      	muls	r0, r3
 80057ec:	4b0a      	ldr	r3, [pc, #40]	; (8005818 <xTaskGenericNotify+0xac>)
 80057ee:	0029      	movs	r1, r5
 80057f0:	18c0      	adds	r0, r0, r3
 80057f2:	f7fe ff2b 	bl	800464c <vListInsertEnd>
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 80057f6:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80057f8:	2b00      	cmp	r3, #0
 80057fa:	d001      	beq.n	8005800 <xTaskGenericNotify+0x94>
 80057fc:	b672      	cpsid	i
 80057fe:	e7fe      	b.n	80057fe <xTaskGenericNotify+0x92>
				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 8005800:	4b06      	ldr	r3, [pc, #24]	; (800581c <xTaskGenericNotify+0xb0>)
 8005802:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8005804:	681b      	ldr	r3, [r3, #0]
 8005806:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005808:	429a      	cmp	r2, r3
 800580a:	d9d5      	bls.n	80057b8 <xTaskGenericNotify+0x4c>
					taskYIELD_IF_USING_PREEMPTION();
 800580c:	f000 fa94 	bl	8005d38 <vPortYield>
 8005810:	e7d2      	b.n	80057b8 <xTaskGenericNotify+0x4c>
 8005812:	46c0      	nop			; (mov r8, r8)
 8005814:	20000b68 	.word	0x20000b68
 8005818:	200006f8 	.word	0x200006f8
 800581c:	200006ec 	.word	0x200006ec

08005820 <xTaskGenericNotifyFromISR>:
	{
 8005820:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005822:	0004      	movs	r4, r0
 8005824:	000f      	movs	r7, r1
 8005826:	0015      	movs	r5, r2
 8005828:	001e      	movs	r6, r3
		configASSERT( xTaskToNotify );
 800582a:	2800      	cmp	r0, #0
 800582c:	d101      	bne.n	8005832 <xTaskGenericNotifyFromISR+0x12>
 800582e:	b672      	cpsid	i
 8005830:	e7fe      	b.n	8005830 <xTaskGenericNotifyFromISR+0x10>
		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8005832:	f000 faa7 	bl	8005d84 <ulSetInterruptMaskFromISR>
 8005836:	9001      	str	r0, [sp, #4]
			if( pulPreviousNotificationValue != NULL )
 8005838:	2e00      	cmp	r6, #0
 800583a:	d001      	beq.n	8005840 <xTaskGenericNotifyFromISR+0x20>
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 800583c:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800583e:	6033      	str	r3, [r6, #0]
			ucOriginalNotifyState = pxTCB->ucNotifyState;
 8005840:	0022      	movs	r2, r4
			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 8005842:	2102      	movs	r1, #2
			ucOriginalNotifyState = pxTCB->ucNotifyState;
 8005844:	3258      	adds	r2, #88	; 0x58
 8005846:	7813      	ldrb	r3, [r2, #0]
			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 8005848:	7011      	strb	r1, [r2, #0]
			ucOriginalNotifyState = pxTCB->ucNotifyState;
 800584a:	b2db      	uxtb	r3, r3
			switch( eAction )
 800584c:	2d04      	cmp	r5, #4
 800584e:	d818      	bhi.n	8005882 <xTaskGenericNotifyFromISR+0x62>
 8005850:	0028      	movs	r0, r5
 8005852:	f7fa fc63 	bl	800011c <__gnu_thumb1_case_uqi>
 8005856:	0306      	.short	0x0306
 8005858:	140e      	.short	0x140e
 800585a:	12          	.byte	0x12
 800585b:	00          	.byte	0x00
					pxTCB->ulNotifiedValue |= ulValue;
 800585c:	6d61      	ldr	r1, [r4, #84]	; 0x54
 800585e:	4339      	orrs	r1, r7
 8005860:	6561      	str	r1, [r4, #84]	; 0x54
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 8005862:	2b01      	cmp	r3, #1
 8005864:	d012      	beq.n	800588c <xTaskGenericNotifyFromISR+0x6c>
 8005866:	2401      	movs	r4, #1
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
 8005868:	9801      	ldr	r0, [sp, #4]
 800586a:	f000 fa8f 	bl	8005d8c <vClearInterruptMaskFromISR>
	}
 800586e:	0020      	movs	r0, r4
 8005870:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
					( pxTCB->ulNotifiedValue )++;
 8005872:	6d62      	ldr	r2, [r4, #84]	; 0x54
 8005874:	3201      	adds	r2, #1
 8005876:	6562      	str	r2, [r4, #84]	; 0x54
					break;
 8005878:	e7f3      	b.n	8005862 <xTaskGenericNotifyFromISR+0x42>
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 800587a:	2b02      	cmp	r3, #2
 800587c:	d032      	beq.n	80058e4 <xTaskGenericNotifyFromISR+0xc4>
						pxTCB->ulNotifiedValue = ulValue;
 800587e:	6567      	str	r7, [r4, #84]	; 0x54
 8005880:	e7ef      	b.n	8005862 <xTaskGenericNotifyFromISR+0x42>
					configASSERT( pxTCB->ulNotifiedValue == ~0UL );
 8005882:	6d62      	ldr	r2, [r4, #84]	; 0x54
 8005884:	3201      	adds	r2, #1
 8005886:	d0ec      	beq.n	8005862 <xTaskGenericNotifyFromISR+0x42>
 8005888:	b672      	cpsid	i
 800588a:	e7fe      	b.n	800588a <xTaskGenericNotifyFromISR+0x6a>
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 800588c:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800588e:	2b00      	cmp	r3, #0
 8005890:	d001      	beq.n	8005896 <xTaskGenericNotifyFromISR+0x76>
 8005892:	b672      	cpsid	i
 8005894:	e7fe      	b.n	8005894 <xTaskGenericNotifyFromISR+0x74>
				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005896:	4b14      	ldr	r3, [pc, #80]	; (80058e8 <xTaskGenericNotifyFromISR+0xc8>)
 8005898:	681b      	ldr	r3, [r3, #0]
 800589a:	2b00      	cmp	r3, #0
 800589c:	d11e      	bne.n	80058dc <xTaskGenericNotifyFromISR+0xbc>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800589e:	1d25      	adds	r5, r4, #4
 80058a0:	0028      	movs	r0, r5
 80058a2:	f7fe fef6 	bl	8004692 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80058a6:	4a11      	ldr	r2, [pc, #68]	; (80058ec <xTaskGenericNotifyFromISR+0xcc>)
 80058a8:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80058aa:	6811      	ldr	r1, [r2, #0]
 80058ac:	428b      	cmp	r3, r1
 80058ae:	d900      	bls.n	80058b2 <xTaskGenericNotifyFromISR+0x92>
 80058b0:	6013      	str	r3, [r2, #0]
 80058b2:	2014      	movs	r0, #20
 80058b4:	0029      	movs	r1, r5
 80058b6:	4358      	muls	r0, r3
 80058b8:	4b0d      	ldr	r3, [pc, #52]	; (80058f0 <xTaskGenericNotifyFromISR+0xd0>)
 80058ba:	18c0      	adds	r0, r0, r3
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 80058bc:	f7fe fec6 	bl	800464c <vListInsertEnd>
				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 80058c0:	4b0c      	ldr	r3, [pc, #48]	; (80058f4 <xTaskGenericNotifyFromISR+0xd4>)
 80058c2:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 80058c4:	681b      	ldr	r3, [r3, #0]
 80058c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80058c8:	429a      	cmp	r2, r3
 80058ca:	d9cc      	bls.n	8005866 <xTaskGenericNotifyFromISR+0x46>
					if( pxHigherPriorityTaskWoken != NULL )
 80058cc:	9a08      	ldr	r2, [sp, #32]
 80058ce:	2301      	movs	r3, #1
 80058d0:	2a00      	cmp	r2, #0
 80058d2:	d000      	beq.n	80058d6 <xTaskGenericNotifyFromISR+0xb6>
						*pxHigherPriorityTaskWoken = pdTRUE;
 80058d4:	6013      	str	r3, [r2, #0]
					xYieldPending = pdTRUE;
 80058d6:	4a08      	ldr	r2, [pc, #32]	; (80058f8 <xTaskGenericNotifyFromISR+0xd8>)
 80058d8:	6013      	str	r3, [r2, #0]
 80058da:	e7c4      	b.n	8005866 <xTaskGenericNotifyFromISR+0x46>
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 80058dc:	0021      	movs	r1, r4
 80058de:	4807      	ldr	r0, [pc, #28]	; (80058fc <xTaskGenericNotifyFromISR+0xdc>)
 80058e0:	3118      	adds	r1, #24
 80058e2:	e7eb      	b.n	80058bc <xTaskGenericNotifyFromISR+0x9c>
						xReturn = pdFAIL;
 80058e4:	2400      	movs	r4, #0
 80058e6:	e7bf      	b.n	8005868 <xTaskGenericNotifyFromISR+0x48>
 80058e8:	20000b60 	.word	0x20000b60
 80058ec:	20000b68 	.word	0x20000b68
 80058f0:	200006f8 	.word	0x200006f8
 80058f4:	200006ec 	.word	0x200006ec
 80058f8:	20000be4 	.word	0x20000be4
 80058fc:	20000ba0 	.word	0x20000ba0

08005900 <prvCheckForValidListAndQueue>:
	pxOverflowTimerList = pxTemp;
}
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8005900:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8005902:	f000 fa25 	bl	8005d50 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8005906:	4c10      	ldr	r4, [pc, #64]	; (8005948 <prvCheckForValidListAndQueue+0x48>)
 8005908:	6825      	ldr	r5, [r4, #0]
 800590a:	2d00      	cmp	r5, #0
 800590c:	d118      	bne.n	8005940 <prvCheckForValidListAndQueue+0x40>
		{
			vListInitialise( &xActiveTimerList1 );
 800590e:	4f0f      	ldr	r7, [pc, #60]	; (800594c <prvCheckForValidListAndQueue+0x4c>)
 8005910:	0038      	movs	r0, r7
 8005912:	f7fe fe8d 	bl	8004630 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8005916:	4e0e      	ldr	r6, [pc, #56]	; (8005950 <prvCheckForValidListAndQueue+0x50>)
 8005918:	0030      	movs	r0, r6
 800591a:	f7fe fe89 	bl	8004630 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800591e:	4b0d      	ldr	r3, [pc, #52]	; (8005954 <prvCheckForValidListAndQueue+0x54>)
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8005920:	2110      	movs	r1, #16
			pxCurrentTimerList = &xActiveTimerList1;
 8005922:	601f      	str	r7, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8005924:	4b0c      	ldr	r3, [pc, #48]	; (8005958 <prvCheckForValidListAndQueue+0x58>)
				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8005926:	200a      	movs	r0, #10
			pxOverflowTimerList = &xActiveTimerList2;
 8005928:	601e      	str	r6, [r3, #0]
				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800592a:	4a0c      	ldr	r2, [pc, #48]	; (800595c <prvCheckForValidListAndQueue+0x5c>)
 800592c:	4b0c      	ldr	r3, [pc, #48]	; (8005960 <prvCheckForValidListAndQueue+0x60>)
 800592e:	9500      	str	r5, [sp, #0]
 8005930:	f7fe ff7f 	bl	8004832 <xQueueGenericCreateStatic>
 8005934:	6020      	str	r0, [r4, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8005936:	2800      	cmp	r0, #0
 8005938:	d002      	beq.n	8005940 <prvCheckForValidListAndQueue+0x40>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800593a:	490a      	ldr	r1, [pc, #40]	; (8005964 <prvCheckForValidListAndQueue+0x64>)
 800593c:	f7ff f9fa 	bl	8004d34 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8005940:	f000 fa12 	bl	8005d68 <vPortExitCritical>
}
 8005944:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
 8005946:	46c0      	nop			; (mov r8, r8)
 8005948:	20000d0c 	.word	0x20000d0c
 800594c:	20000c90 	.word	0x20000c90
 8005950:	20000ca4 	.word	0x20000ca4
 8005954:	20000be8 	.word	0x20000be8
 8005958:	20000bec 	.word	0x20000bec
 800595c:	20000bf0 	.word	0x20000bf0
 8005960:	20000cbc 	.word	0x20000cbc
 8005964:	08006261 	.word	0x08006261

08005968 <prvInsertTimerInActiveList>:
{
 8005968:	b510      	push	{r4, lr}
 800596a:	0004      	movs	r4, r0
	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800596c:	6041      	str	r1, [r0, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800596e:	6100      	str	r0, [r0, #16]
	if( xNextExpiryTime <= xTimeNow )
 8005970:	4291      	cmp	r1, r2
 8005972:	d80b      	bhi.n	800598c <prvInsertTimerInActiveList+0x24>
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005974:	1ad2      	subs	r2, r2, r3
 8005976:	69a3      	ldr	r3, [r4, #24]
			xProcessTimerNow = pdTRUE;
 8005978:	2001      	movs	r0, #1
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800597a:	429a      	cmp	r2, r3
 800597c:	d205      	bcs.n	800598a <prvInsertTimerInActiveList+0x22>
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800597e:	4b07      	ldr	r3, [pc, #28]	; (800599c <prvInsertTimerInActiveList+0x34>)
 8005980:	1d21      	adds	r1, r4, #4
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8005982:	6818      	ldr	r0, [r3, #0]
 8005984:	f7fe fe6e 	bl	8004664 <vListInsert>
BaseType_t xProcessTimerNow = pdFALSE;
 8005988:	2000      	movs	r0, #0
}
 800598a:	bd10      	pop	{r4, pc}
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800598c:	429a      	cmp	r2, r3
 800598e:	d202      	bcs.n	8005996 <prvInsertTimerInActiveList+0x2e>
			xProcessTimerNow = pdTRUE;
 8005990:	2001      	movs	r0, #1
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8005992:	4299      	cmp	r1, r3
 8005994:	d2f9      	bcs.n	800598a <prvInsertTimerInActiveList+0x22>
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8005996:	4b02      	ldr	r3, [pc, #8]	; (80059a0 <prvInsertTimerInActiveList+0x38>)
 8005998:	1d21      	adds	r1, r4, #4
 800599a:	e7f2      	b.n	8005982 <prvInsertTimerInActiveList+0x1a>
 800599c:	20000bec 	.word	0x20000bec
 80059a0:	20000be8 	.word	0x20000be8

080059a4 <xTimerCreateTimerTask>:
{
 80059a4:	b510      	push	{r4, lr}
 80059a6:	b088      	sub	sp, #32
	prvCheckForValidListAndQueue();
 80059a8:	f7ff ffaa 	bl	8005900 <prvCheckForValidListAndQueue>
	if( xTimerQueue != NULL )
 80059ac:	4b10      	ldr	r3, [pc, #64]	; (80059f0 <xTimerCreateTimerTask+0x4c>)
 80059ae:	681b      	ldr	r3, [r3, #0]
 80059b0:	2b00      	cmp	r3, #0
 80059b2:	d017      	beq.n	80059e4 <xTimerCreateTimerTask+0x40>
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 80059b4:	2400      	movs	r4, #0
			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 80059b6:	aa07      	add	r2, sp, #28
 80059b8:	a906      	add	r1, sp, #24
 80059ba:	a805      	add	r0, sp, #20
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 80059bc:	9405      	str	r4, [sp, #20]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 80059be:	9406      	str	r4, [sp, #24]
			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 80059c0:	f7fe fe2a 	bl	8004618 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 80059c4:	9b05      	ldr	r3, [sp, #20]
 80059c6:	9a07      	ldr	r2, [sp, #28]
 80059c8:	9302      	str	r3, [sp, #8]
 80059ca:	9b06      	ldr	r3, [sp, #24]
 80059cc:	4909      	ldr	r1, [pc, #36]	; (80059f4 <xTimerCreateTimerTask+0x50>)
 80059ce:	9301      	str	r3, [sp, #4]
 80059d0:	2302      	movs	r3, #2
 80059d2:	4809      	ldr	r0, [pc, #36]	; (80059f8 <xTimerCreateTimerTask+0x54>)
 80059d4:	9300      	str	r3, [sp, #0]
 80059d6:	0023      	movs	r3, r4
 80059d8:	f7ff fb50 	bl	800507c <xTaskCreateStatic>
 80059dc:	4b07      	ldr	r3, [pc, #28]	; (80059fc <xTimerCreateTimerTask+0x58>)
 80059de:	6018      	str	r0, [r3, #0]
			if( xTimerTaskHandle != NULL )
 80059e0:	42a0      	cmp	r0, r4
 80059e2:	d101      	bne.n	80059e8 <xTimerCreateTimerTask+0x44>
	configASSERT( xReturn );
 80059e4:	b672      	cpsid	i
 80059e6:	e7fe      	b.n	80059e6 <xTimerCreateTimerTask+0x42>
}
 80059e8:	2001      	movs	r0, #1
 80059ea:	b008      	add	sp, #32
 80059ec:	bd10      	pop	{r4, pc}
 80059ee:	46c0      	nop			; (mov r8, r8)
 80059f0:	20000d0c 	.word	0x20000d0c
 80059f4:	08006266 	.word	0x08006266
 80059f8:	08005b05 	.word	0x08005b05
 80059fc:	20000d10 	.word	0x20000d10

08005a00 <xTimerCreate>:
	{
 8005a00:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005a02:	0007      	movs	r7, r0
		pxNewTimer = ( Timer_t * ) pvPortMalloc( sizeof( Timer_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of Timer_t is always a pointer to the timer's mame. */
 8005a04:	202c      	movs	r0, #44	; 0x2c
	{
 8005a06:	000d      	movs	r5, r1
 8005a08:	9200      	str	r2, [sp, #0]
 8005a0a:	9301      	str	r3, [sp, #4]
		pxNewTimer = ( Timer_t * ) pvPortMalloc( sizeof( Timer_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of Timer_t is always a pointer to the timer's mame. */
 8005a0c:	f000 fa58 	bl	8005ec0 <pvPortMalloc>
 8005a10:	1e04      	subs	r4, r0, #0
		if( pxNewTimer != NULL )
 8005a12:	d019      	beq.n	8005a48 <xTimerCreate+0x48>
			pxNewTimer->ucStatus = 0x00;
 8005a14:	0006      	movs	r6, r0
 8005a16:	2300      	movs	r3, #0
 8005a18:	3628      	adds	r6, #40	; 0x28
 8005a1a:	7033      	strb	r3, [r6, #0]
	configASSERT( ( xTimerPeriodInTicks > 0 ) );
 8005a1c:	429d      	cmp	r5, r3
 8005a1e:	d101      	bne.n	8005a24 <xTimerCreate+0x24>
 8005a20:	b672      	cpsid	i
 8005a22:	e7fe      	b.n	8005a22 <xTimerCreate+0x22>
		prvCheckForValidListAndQueue();
 8005a24:	f7ff ff6c 	bl	8005900 <prvCheckForValidListAndQueue>
		pxNewTimer->pvTimerID = pvTimerID;
 8005a28:	9b01      	ldr	r3, [sp, #4]
		pxNewTimer->pcTimerName = pcTimerName;
 8005a2a:	6027      	str	r7, [r4, #0]
		pxNewTimer->pvTimerID = pvTimerID;
 8005a2c:	61e3      	str	r3, [r4, #28]
		pxNewTimer->pxCallbackFunction = pxCallbackFunction;
 8005a2e:	9b08      	ldr	r3, [sp, #32]
		pxNewTimer->xTimerPeriodInTicks = xTimerPeriodInTicks;
 8005a30:	61a5      	str	r5, [r4, #24]
		pxNewTimer->pxCallbackFunction = pxCallbackFunction;
 8005a32:	6223      	str	r3, [r4, #32]
		vListInitialiseItem( &( pxNewTimer->xTimerListItem ) );
 8005a34:	1d20      	adds	r0, r4, #4
 8005a36:	f7fe fe06 	bl	8004646 <vListInitialiseItem>
		if( uxAutoReload != pdFALSE )
 8005a3a:	9b00      	ldr	r3, [sp, #0]
 8005a3c:	2b00      	cmp	r3, #0
 8005a3e:	d003      	beq.n	8005a48 <xTimerCreate+0x48>
			pxNewTimer->ucStatus |= tmrSTATUS_IS_AUTORELOAD;
 8005a40:	2304      	movs	r3, #4
 8005a42:	7832      	ldrb	r2, [r6, #0]
 8005a44:	4313      	orrs	r3, r2
 8005a46:	7033      	strb	r3, [r6, #0]
	}
 8005a48:	0020      	movs	r0, r4
 8005a4a:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}

08005a4c <xTimerGenericCommand>:
{
 8005a4c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005a4e:	0017      	movs	r7, r2
 8005a50:	0004      	movs	r4, r0
 8005a52:	001a      	movs	r2, r3
 8005a54:	b085      	sub	sp, #20
	configASSERT( xTimer );
 8005a56:	2800      	cmp	r0, #0
 8005a58:	d101      	bne.n	8005a5e <xTimerGenericCommand+0x12>
 8005a5a:	b672      	cpsid	i
 8005a5c:	e7fe      	b.n	8005a5c <xTimerGenericCommand+0x10>
	if( xTimerQueue != NULL )
 8005a5e:	4d0d      	ldr	r5, [pc, #52]	; (8005a94 <xTimerGenericCommand+0x48>)
 8005a60:	682e      	ldr	r6, [r5, #0]
BaseType_t xReturn = pdFAIL;
 8005a62:	1e30      	subs	r0, r6, #0
	if( xTimerQueue != NULL )
 8005a64:	d00f      	beq.n	8005a86 <xTimerGenericCommand+0x3a>
		xMessage.xMessageID = xCommandID;
 8005a66:	9100      	str	r1, [sp, #0]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8005a68:	9701      	str	r7, [sp, #4]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8005a6a:	9402      	str	r4, [sp, #8]
		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8005a6c:	2905      	cmp	r1, #5
 8005a6e:	dc0c      	bgt.n	8005a8a <xTimerGenericCommand+0x3e>
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8005a70:	f7ff fd82 	bl	8005578 <xTaskGetSchedulerState>
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8005a74:	2300      	movs	r3, #0
 8005a76:	9a0a      	ldr	r2, [sp, #40]	; 0x28
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8005a78:	2802      	cmp	r0, #2
 8005a7a:	d000      	beq.n	8005a7e <xTimerGenericCommand+0x32>
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8005a7c:	001a      	movs	r2, r3
 8005a7e:	4669      	mov	r1, sp
 8005a80:	6828      	ldr	r0, [r5, #0]
 8005a82:	f7fe ff51 	bl	8004928 <xQueueGenericSend>
}
 8005a86:	b005      	add	sp, #20
 8005a88:	bdf0      	pop	{r4, r5, r6, r7, pc}
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8005a8a:	2300      	movs	r3, #0
 8005a8c:	4669      	mov	r1, sp
 8005a8e:	f7fe ffdb 	bl	8004a48 <xQueueGenericSendFromISR>
 8005a92:	e7f8      	b.n	8005a86 <xTimerGenericCommand+0x3a>
 8005a94:	20000d0c 	.word	0x20000d0c

08005a98 <prvSwitchTimerLists>:
{
 8005a98:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8005a9a:	4d18      	ldr	r5, [pc, #96]	; (8005afc <prvSwitchTimerLists+0x64>)
 8005a9c:	682b      	ldr	r3, [r5, #0]
 8005a9e:	681a      	ldr	r2, [r3, #0]
 8005aa0:	2a00      	cmp	r2, #0
 8005aa2:	d104      	bne.n	8005aae <prvSwitchTimerLists+0x16>
	pxCurrentTimerList = pxOverflowTimerList;
 8005aa4:	4a16      	ldr	r2, [pc, #88]	; (8005b00 <prvSwitchTimerLists+0x68>)
 8005aa6:	6811      	ldr	r1, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8005aa8:	6013      	str	r3, [r2, #0]
	pxCurrentTimerList = pxOverflowTimerList;
 8005aaa:	6029      	str	r1, [r5, #0]
}
 8005aac:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8005aae:	68db      	ldr	r3, [r3, #12]
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005ab0:	68dc      	ldr	r4, [r3, #12]
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8005ab2:	681e      	ldr	r6, [r3, #0]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8005ab4:	1d27      	adds	r7, r4, #4
 8005ab6:	0038      	movs	r0, r7
 8005ab8:	f7fe fdeb 	bl	8004692 <uxListRemove>
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8005abc:	6a23      	ldr	r3, [r4, #32]
 8005abe:	0020      	movs	r0, r4
 8005ac0:	4798      	blx	r3
		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8005ac2:	0023      	movs	r3, r4
 8005ac4:	2204      	movs	r2, #4
 8005ac6:	3328      	adds	r3, #40	; 0x28
 8005ac8:	781b      	ldrb	r3, [r3, #0]
 8005aca:	4213      	tst	r3, r2
 8005acc:	d0e5      	beq.n	8005a9a <prvSwitchTimerLists+0x2>
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8005ace:	69a3      	ldr	r3, [r4, #24]
 8005ad0:	18f3      	adds	r3, r6, r3
			if( xReloadTime > xNextExpireTime )
 8005ad2:	429e      	cmp	r6, r3
 8005ad4:	d206      	bcs.n	8005ae4 <prvSwitchTimerLists+0x4c>
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8005ad6:	0039      	movs	r1, r7
 8005ad8:	6828      	ldr	r0, [r5, #0]
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8005ada:	6063      	str	r3, [r4, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8005adc:	6124      	str	r4, [r4, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8005ade:	f7fe fdc1 	bl	8004664 <vListInsert>
 8005ae2:	e7da      	b.n	8005a9a <prvSwitchTimerLists+0x2>
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8005ae4:	2100      	movs	r1, #0
 8005ae6:	0032      	movs	r2, r6
 8005ae8:	000b      	movs	r3, r1
 8005aea:	0020      	movs	r0, r4
 8005aec:	9100      	str	r1, [sp, #0]
 8005aee:	f7ff ffad 	bl	8005a4c <xTimerGenericCommand>
				configASSERT( xResult );
 8005af2:	2800      	cmp	r0, #0
 8005af4:	d1d1      	bne.n	8005a9a <prvSwitchTimerLists+0x2>
 8005af6:	b672      	cpsid	i
 8005af8:	e7fe      	b.n	8005af8 <prvSwitchTimerLists+0x60>
 8005afa:	46c0      	nop			; (mov r8, r8)
 8005afc:	20000be8 	.word	0x20000be8
 8005b00:	20000bec 	.word	0x20000bec

08005b04 <prvTimerTask>:
{
 8005b04:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005b06:	b089      	sub	sp, #36	; 0x24
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8005b08:	4f65      	ldr	r7, [pc, #404]	; (8005ca0 <prvTimerTask+0x19c>)
 8005b0a:	2601      	movs	r6, #1
 8005b0c:	683b      	ldr	r3, [r7, #0]
 8005b0e:	681c      	ldr	r4, [r3, #0]
 8005b10:	2c00      	cmp	r4, #0
 8005b12:	d002      	beq.n	8005b1a <prvTimerTask+0x16>
 8005b14:	2600      	movs	r6, #0
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8005b16:	68db      	ldr	r3, [r3, #12]
 8005b18:	681c      	ldr	r4, [r3, #0]
	vTaskSuspendAll();
 8005b1a:	f7ff fb37 	bl	800518c <vTaskSuspendAll>
	xTimeNow = xTaskGetTickCount();
 8005b1e:	f7ff fb3d 	bl	800519c <xTaskGetTickCount>
	if( xTimeNow < xLastTime )
 8005b22:	4b60      	ldr	r3, [pc, #384]	; (8005ca4 <prvTimerTask+0x1a0>)
	xTimeNow = xTaskGetTickCount();
 8005b24:	0005      	movs	r5, r0
	if( xTimeNow < xLastTime )
 8005b26:	681b      	ldr	r3, [r3, #0]
 8005b28:	9303      	str	r3, [sp, #12]
 8005b2a:	4298      	cmp	r0, r3
 8005b2c:	d315      	bcc.n	8005b5a <prvTimerTask+0x56>
	xLastTime = xTimeNow;
 8005b2e:	4b5d      	ldr	r3, [pc, #372]	; (8005ca4 <prvTimerTask+0x1a0>)
 8005b30:	6018      	str	r0, [r3, #0]
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8005b32:	2e00      	cmp	r6, #0
 8005b34:	d019      	beq.n	8005b6a <prvTimerTask+0x66>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8005b36:	4b5c      	ldr	r3, [pc, #368]	; (8005ca8 <prvTimerTask+0x1a4>)
 8005b38:	681b      	ldr	r3, [r3, #0]
 8005b3a:	681e      	ldr	r6, [r3, #0]
 8005b3c:	4273      	negs	r3, r6
 8005b3e:	415e      	adcs	r6, r3
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8005b40:	4b5a      	ldr	r3, [pc, #360]	; (8005cac <prvTimerTask+0x1a8>)
 8005b42:	0032      	movs	r2, r6
 8005b44:	6818      	ldr	r0, [r3, #0]
 8005b46:	1b61      	subs	r1, r4, r5
 8005b48:	f7ff f92a 	bl	8004da0 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8005b4c:	f7ff fbb2 	bl	80052b4 <xTaskResumeAll>
 8005b50:	2800      	cmp	r0, #0
 8005b52:	d108      	bne.n	8005b66 <prvTimerTask+0x62>
					portYIELD_WITHIN_API();
 8005b54:	f000 f8f0 	bl	8005d38 <vPortYield>
 8005b58:	e005      	b.n	8005b66 <prvTimerTask+0x62>
		prvSwitchTimerLists();
 8005b5a:	f7ff ff9d 	bl	8005a98 <prvSwitchTimerLists>
	xLastTime = xTimeNow;
 8005b5e:	4b51      	ldr	r3, [pc, #324]	; (8005ca4 <prvTimerTask+0x1a0>)
 8005b60:	601d      	str	r5, [r3, #0]
			( void ) xTaskResumeAll();
 8005b62:	f7ff fba7 	bl	80052b4 <xTaskResumeAll>
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8005b66:	2702      	movs	r7, #2
 8005b68:	e032      	b.n	8005bd0 <prvTimerTask+0xcc>
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8005b6a:	4284      	cmp	r4, r0
 8005b6c:	d8e8      	bhi.n	8005b40 <prvTimerTask+0x3c>
				( void ) xTaskResumeAll();
 8005b6e:	f7ff fba1 	bl	80052b4 <xTaskResumeAll>
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005b72:	683b      	ldr	r3, [r7, #0]
 8005b74:	68db      	ldr	r3, [r3, #12]
 8005b76:	68df      	ldr	r7, [r3, #12]
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8005b78:	1d38      	adds	r0, r7, #4
 8005b7a:	f7fe fd8a 	bl	8004692 <uxListRemove>
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8005b7e:	003a      	movs	r2, r7
 8005b80:	2104      	movs	r1, #4
 8005b82:	3228      	adds	r2, #40	; 0x28
 8005b84:	7813      	ldrb	r3, [r2, #0]
 8005b86:	420b      	tst	r3, r1
 8005b88:	d013      	beq.n	8005bb2 <prvTimerTask+0xae>
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8005b8a:	69bb      	ldr	r3, [r7, #24]
 8005b8c:	002a      	movs	r2, r5
 8005b8e:	18e1      	adds	r1, r4, r3
 8005b90:	0038      	movs	r0, r7
 8005b92:	0023      	movs	r3, r4
 8005b94:	f7ff fee8 	bl	8005968 <prvInsertTimerInActiveList>
 8005b98:	2800      	cmp	r0, #0
 8005b9a:	d00d      	beq.n	8005bb8 <prvTimerTask+0xb4>
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8005b9c:	0033      	movs	r3, r6
 8005b9e:	0022      	movs	r2, r4
 8005ba0:	0031      	movs	r1, r6
 8005ba2:	0038      	movs	r0, r7
 8005ba4:	9600      	str	r6, [sp, #0]
 8005ba6:	f7ff ff51 	bl	8005a4c <xTimerGenericCommand>
			configASSERT( xResult );
 8005baa:	2800      	cmp	r0, #0
 8005bac:	d104      	bne.n	8005bb8 <prvTimerTask+0xb4>
 8005bae:	b672      	cpsid	i
 8005bb0:	e7fe      	b.n	8005bb0 <prvTimerTask+0xac>
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8005bb2:	2101      	movs	r1, #1
 8005bb4:	438b      	bics	r3, r1
 8005bb6:	7013      	strb	r3, [r2, #0]
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8005bb8:	0038      	movs	r0, r7
 8005bba:	6a3b      	ldr	r3, [r7, #32]
 8005bbc:	4798      	blx	r3
}
 8005bbe:	e7d2      	b.n	8005b66 <prvTimerTask+0x62>
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8005bc0:	9b05      	ldr	r3, [sp, #20]
 8005bc2:	9907      	ldr	r1, [sp, #28]
 8005bc4:	9303      	str	r3, [sp, #12]
 8005bc6:	4798      	blx	r3
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8005bc8:	9b04      	ldr	r3, [sp, #16]
 8005bca:	9303      	str	r3, [sp, #12]
 8005bcc:	2b00      	cmp	r3, #0
 8005bce:	da0b      	bge.n	8005be8 <prvTimerTask+0xe4>
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8005bd0:	4b36      	ldr	r3, [pc, #216]	; (8005cac <prvTimerTask+0x1a8>)
 8005bd2:	2200      	movs	r2, #0
 8005bd4:	6818      	ldr	r0, [r3, #0]
 8005bd6:	a904      	add	r1, sp, #16
 8005bd8:	f7fe ff80 	bl	8004adc <xQueueReceive>
 8005bdc:	2800      	cmp	r0, #0
 8005bde:	d093      	beq.n	8005b08 <prvTimerTask+0x4>
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8005be0:	9b04      	ldr	r3, [sp, #16]
 8005be2:	9806      	ldr	r0, [sp, #24]
 8005be4:	2b00      	cmp	r3, #0
 8005be6:	dbeb      	blt.n	8005bc0 <prvTimerTask+0xbc>
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8005be8:	9c06      	ldr	r4, [sp, #24]
			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8005bea:	6963      	ldr	r3, [r4, #20]
 8005bec:	2b00      	cmp	r3, #0
 8005bee:	d118      	bne.n	8005c22 <prvTimerTask+0x11e>
	xTimeNow = xTaskGetTickCount();
 8005bf0:	f7ff fad4 	bl	800519c <xTaskGetTickCount>
	if( xTimeNow < xLastTime )
 8005bf4:	4b2b      	ldr	r3, [pc, #172]	; (8005ca4 <prvTimerTask+0x1a0>)
	xTimeNow = xTaskGetTickCount();
 8005bf6:	0006      	movs	r6, r0
	if( xTimeNow < xLastTime )
 8005bf8:	681b      	ldr	r3, [r3, #0]
 8005bfa:	9303      	str	r3, [sp, #12]
 8005bfc:	4298      	cmp	r0, r3
 8005bfe:	d201      	bcs.n	8005c04 <prvTimerTask+0x100>
		prvSwitchTimerLists();
 8005c00:	f7ff ff4a 	bl	8005a98 <prvSwitchTimerLists>
	xLastTime = xTimeNow;
 8005c04:	4b27      	ldr	r3, [pc, #156]	; (8005ca4 <prvTimerTask+0x1a0>)
 8005c06:	9804      	ldr	r0, [sp, #16]
 8005c08:	601e      	str	r6, [r3, #0]
			switch( xMessage.xMessageID )
 8005c0a:	2809      	cmp	r0, #9
 8005c0c:	d8e0      	bhi.n	8005bd0 <prvTimerTask+0xcc>
 8005c0e:	0025      	movs	r5, r4
 8005c10:	3528      	adds	r5, #40	; 0x28
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8005c12:	782b      	ldrb	r3, [r5, #0]
 8005c14:	f7fa fa82 	bl	800011c <__gnu_thumb1_case_uqi>
 8005c18:	40090909 	.word	0x40090909
 8005c1c:	09093a2a 	.word	0x09093a2a
 8005c20:	2a40      	.short	0x2a40
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8005c22:	1d20      	adds	r0, r4, #4
 8005c24:	f7fe fd35 	bl	8004692 <uxListRemove>
 8005c28:	e7e2      	b.n	8005bf0 <prvTimerTask+0xec>
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8005c2a:	2201      	movs	r2, #1
 8005c2c:	4313      	orrs	r3, r2
 8005c2e:	702b      	strb	r3, [r5, #0]
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8005c30:	69a2      	ldr	r2, [r4, #24]
 8005c32:	9b05      	ldr	r3, [sp, #20]
 8005c34:	0020      	movs	r0, r4
 8005c36:	1899      	adds	r1, r3, r2
 8005c38:	0032      	movs	r2, r6
 8005c3a:	9303      	str	r3, [sp, #12]
 8005c3c:	f7ff fe94 	bl	8005968 <prvInsertTimerInActiveList>
 8005c40:	2800      	cmp	r0, #0
 8005c42:	d0c5      	beq.n	8005bd0 <prvTimerTask+0xcc>
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8005c44:	6a23      	ldr	r3, [r4, #32]
 8005c46:	0020      	movs	r0, r4
 8005c48:	4798      	blx	r3
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8005c4a:	2204      	movs	r2, #4
 8005c4c:	782b      	ldrb	r3, [r5, #0]
 8005c4e:	4213      	tst	r3, r2
 8005c50:	d0be      	beq.n	8005bd0 <prvTimerTask+0xcc>
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8005c52:	2100      	movs	r1, #0
 8005c54:	69a3      	ldr	r3, [r4, #24]
 8005c56:	9a05      	ldr	r2, [sp, #20]
 8005c58:	0020      	movs	r0, r4
 8005c5a:	18d2      	adds	r2, r2, r3
 8005c5c:	9100      	str	r1, [sp, #0]
 8005c5e:	000b      	movs	r3, r1
 8005c60:	f7ff fef4 	bl	8005a4c <xTimerGenericCommand>
							configASSERT( xResult );
 8005c64:	2800      	cmp	r0, #0
 8005c66:	d1b3      	bne.n	8005bd0 <prvTimerTask+0xcc>
 8005c68:	b672      	cpsid	i
 8005c6a:	e7fe      	b.n	8005c6a <prvTimerTask+0x166>
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8005c6c:	2201      	movs	r2, #1
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8005c6e:	9905      	ldr	r1, [sp, #20]
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8005c70:	4313      	orrs	r3, r2
 8005c72:	702b      	strb	r3, [r5, #0]
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8005c74:	61a1      	str	r1, [r4, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8005c76:	2900      	cmp	r1, #0
 8005c78:	d101      	bne.n	8005c7e <prvTimerTask+0x17a>
 8005c7a:	b672      	cpsid	i
 8005c7c:	e7fe      	b.n	8005c7c <prvTimerTask+0x178>
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8005c7e:	0033      	movs	r3, r6
 8005c80:	0032      	movs	r2, r6
 8005c82:	0020      	movs	r0, r4
 8005c84:	1989      	adds	r1, r1, r6
 8005c86:	f7ff fe6f 	bl	8005968 <prvInsertTimerInActiveList>
					break;
 8005c8a:	e7a1      	b.n	8005bd0 <prvTimerTask+0xcc>
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8005c8c:	423b      	tst	r3, r7
 8005c8e:	d103      	bne.n	8005c98 <prvTimerTask+0x194>
							vPortFree( pxTimer );
 8005c90:	0020      	movs	r0, r4
 8005c92:	f000 f997 	bl	8005fc4 <vPortFree>
 8005c96:	e79b      	b.n	8005bd0 <prvTimerTask+0xcc>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8005c98:	2201      	movs	r2, #1
 8005c9a:	4393      	bics	r3, r2
 8005c9c:	702b      	strb	r3, [r5, #0]
 8005c9e:	e797      	b.n	8005bd0 <prvTimerTask+0xcc>
 8005ca0:	20000be8 	.word	0x20000be8
 8005ca4:	20000cb8 	.word	0x20000cb8
 8005ca8:	20000bec 	.word	0x20000bec
 8005cac:	20000d0c 	.word	0x20000d0c

08005cb0 <prvTaskExitError>:
}
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
volatile uint32_t ulDummy = 0UL;
 8005cb0:	2300      	movs	r3, #0
{
 8005cb2:	b082      	sub	sp, #8
volatile uint32_t ulDummy = 0UL;
 8005cb4:	9301      	str	r3, [sp, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8005cb6:	4b06      	ldr	r3, [pc, #24]	; (8005cd0 <prvTaskExitError+0x20>)
 8005cb8:	681b      	ldr	r3, [r3, #0]
 8005cba:	3301      	adds	r3, #1
 8005cbc:	d001      	beq.n	8005cc2 <prvTaskExitError+0x12>
 8005cbe:	b672      	cpsid	i
 8005cc0:	e7fe      	b.n	8005cc0 <prvTaskExitError+0x10>
	portDISABLE_INTERRUPTS();
 8005cc2:	b672      	cpsid	i
	while( ulDummy == 0 )
 8005cc4:	9b01      	ldr	r3, [sp, #4]
 8005cc6:	2b00      	cmp	r3, #0
 8005cc8:	d0fc      	beq.n	8005cc4 <prvTaskExitError+0x14>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8005cca:	b002      	add	sp, #8
 8005ccc:	4770      	bx	lr
 8005cce:	46c0      	nop			; (mov r8, r8)
 8005cd0:	2000000c 	.word	0x2000000c
	...

08005ce0 <vPortStartFirstTask>:
void vPortStartFirstTask( void )
{
	/* The MSP stack is not reset as, unlike on M3/4 parts, there is no vector
	table offset register that can be used to locate the initial stack value.
	Not all M0 parts have the application vector table at address 0. */
	__asm volatile(
 8005ce0:	4a0b      	ldr	r2, [pc, #44]	; (8005d10 <pxCurrentTCBConst2>)
 8005ce2:	6813      	ldr	r3, [r2, #0]
 8005ce4:	6818      	ldr	r0, [r3, #0]
 8005ce6:	3020      	adds	r0, #32
 8005ce8:	f380 8809 	msr	PSP, r0
 8005cec:	2002      	movs	r0, #2
 8005cee:	f380 8814 	msr	CONTROL, r0
 8005cf2:	f3bf 8f6f 	isb	sy
 8005cf6:	bc3f      	pop	{r0, r1, r2, r3, r4, r5}
 8005cf8:	46ae      	mov	lr, r5
 8005cfa:	bc08      	pop	{r3}
 8005cfc:	bc04      	pop	{r2}
 8005cfe:	b662      	cpsie	i
 8005d00:	4718      	bx	r3
 8005d02:	46c0      	nop			; (mov r8, r8)
 8005d04:	46c0      	nop			; (mov r8, r8)
 8005d06:	46c0      	nop			; (mov r8, r8)
 8005d08:	46c0      	nop			; (mov r8, r8)
 8005d0a:	46c0      	nop			; (mov r8, r8)
 8005d0c:	46c0      	nop			; (mov r8, r8)
 8005d0e:	46c0      	nop			; (mov r8, r8)

08005d10 <pxCurrentTCBConst2>:
 8005d10:	200006ec 	.word	0x200006ec

08005d14 <pxPortInitialiseStack>:
{
 8005d14:	b510      	push	{r4, lr}
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8005d16:	2480      	movs	r4, #128	; 0x80
 8005d18:	1f03      	subs	r3, r0, #4
 8005d1a:	0464      	lsls	r4, r4, #17
 8005d1c:	601c      	str	r4, [r3, #0]
	*pxTopOfStack = ( StackType_t ) pxCode;	/* PC */
 8005d1e:	3b04      	subs	r3, #4
 8005d20:	6019      	str	r1, [r3, #0]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8005d22:	4903      	ldr	r1, [pc, #12]	; (8005d30 <pxPortInitialiseStack+0x1c>)
 8005d24:	3b04      	subs	r3, #4
 8005d26:	6019      	str	r1, [r3, #0]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8005d28:	3b14      	subs	r3, #20
	pxTopOfStack -= 8; /* R11..R4. */
 8005d2a:	3840      	subs	r0, #64	; 0x40
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8005d2c:	601a      	str	r2, [r3, #0]
}
 8005d2e:	bd10      	pop	{r4, pc}
 8005d30:	08005cb1 	.word	0x08005cb1

08005d34 <SVC_Handler>:
}
 8005d34:	4770      	bx	lr
	...

08005d38 <vPortYield>:
/*-----------------------------------------------------------*/

void vPortYield( void )
{
	/* Set a PendSV to request a context switch. */
	portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8005d38:	2280      	movs	r2, #128	; 0x80
 8005d3a:	4b04      	ldr	r3, [pc, #16]	; (8005d4c <vPortYield+0x14>)
 8005d3c:	0552      	lsls	r2, r2, #21
 8005d3e:	601a      	str	r2, [r3, #0]

	/* Barriers are normally not required but do ensure the code is completely
	within the specified behaviour for the architecture. */
	__asm volatile( "dsb" ::: "memory" );
 8005d40:	f3bf 8f4f 	dsb	sy
	__asm volatile( "isb" );
 8005d44:	f3bf 8f6f 	isb	sy
}
 8005d48:	4770      	bx	lr
 8005d4a:	46c0      	nop			; (mov r8, r8)
 8005d4c:	e000ed04 	.word	0xe000ed04

08005d50 <vPortEnterCritical>:
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
	portDISABLE_INTERRUPTS();
 8005d50:	b672      	cpsid	i
	uxCriticalNesting++;
 8005d52:	4a04      	ldr	r2, [pc, #16]	; (8005d64 <vPortEnterCritical+0x14>)
 8005d54:	6813      	ldr	r3, [r2, #0]
 8005d56:	3301      	adds	r3, #1
 8005d58:	6013      	str	r3, [r2, #0]
	__asm volatile( "dsb" ::: "memory" );
 8005d5a:	f3bf 8f4f 	dsb	sy
	__asm volatile( "isb" );
 8005d5e:	f3bf 8f6f 	isb	sy
}
 8005d62:	4770      	bx	lr
 8005d64:	2000000c 	.word	0x2000000c

08005d68 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
	configASSERT( uxCriticalNesting );
 8005d68:	4a05      	ldr	r2, [pc, #20]	; (8005d80 <vPortExitCritical+0x18>)
 8005d6a:	6813      	ldr	r3, [r2, #0]
 8005d6c:	2b00      	cmp	r3, #0
 8005d6e:	d101      	bne.n	8005d74 <vPortExitCritical+0xc>
 8005d70:	b672      	cpsid	i
 8005d72:	e7fe      	b.n	8005d72 <vPortExitCritical+0xa>
	uxCriticalNesting--;
 8005d74:	3b01      	subs	r3, #1
 8005d76:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8005d78:	2b00      	cmp	r3, #0
 8005d7a:	d100      	bne.n	8005d7e <vPortExitCritical+0x16>
	{
		portENABLE_INTERRUPTS();
 8005d7c:	b662      	cpsie	i
	}
}
 8005d7e:	4770      	bx	lr
 8005d80:	2000000c 	.word	0x2000000c

08005d84 <ulSetInterruptMaskFromISR>:
/*-----------------------------------------------------------*/

uint32_t ulSetInterruptMaskFromISR( void )
{
	__asm volatile(
 8005d84:	f3ef 8010 	mrs	r0, PRIMASK
 8005d88:	b672      	cpsid	i
 8005d8a:	4770      	bx	lr

08005d8c <vClearInterruptMaskFromISR>:
}
/*-----------------------------------------------------------*/

void vClearInterruptMaskFromISR( __attribute__( ( unused ) ) uint32_t ulMask )
{
	__asm volatile(
 8005d8c:	f380 8810 	msr	PRIMASK, r0
 8005d90:	4770      	bx	lr
	...

08005da0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8005da0:	f3ef 8009 	mrs	r0, PSP
 8005da4:	4b0e      	ldr	r3, [pc, #56]	; (8005de0 <pxCurrentTCBConst>)
 8005da6:	681a      	ldr	r2, [r3, #0]
 8005da8:	3820      	subs	r0, #32
 8005daa:	6010      	str	r0, [r2, #0]
 8005dac:	c0f0      	stmia	r0!, {r4, r5, r6, r7}
 8005dae:	4644      	mov	r4, r8
 8005db0:	464d      	mov	r5, r9
 8005db2:	4656      	mov	r6, sl
 8005db4:	465f      	mov	r7, fp
 8005db6:	c0f0      	stmia	r0!, {r4, r5, r6, r7}
 8005db8:	b508      	push	{r3, lr}
 8005dba:	b672      	cpsid	i
 8005dbc:	f7ff fafc 	bl	80053b8 <vTaskSwitchContext>
 8005dc0:	b662      	cpsie	i
 8005dc2:	bc0c      	pop	{r2, r3}
 8005dc4:	6811      	ldr	r1, [r2, #0]
 8005dc6:	6808      	ldr	r0, [r1, #0]
 8005dc8:	3010      	adds	r0, #16
 8005dca:	c8f0      	ldmia	r0!, {r4, r5, r6, r7}
 8005dcc:	46a0      	mov	r8, r4
 8005dce:	46a9      	mov	r9, r5
 8005dd0:	46b2      	mov	sl, r6
 8005dd2:	46bb      	mov	fp, r7
 8005dd4:	f380 8809 	msr	PSP, r0
 8005dd8:	3820      	subs	r0, #32
 8005dda:	c8f0      	ldmia	r0!, {r4, r5, r6, r7}
 8005ddc:	4718      	bx	r3
 8005dde:	46c0      	nop			; (mov r8, r8)

08005de0 <pxCurrentTCBConst>:
 8005de0:	200006ec 	.word	0x200006ec

08005de4 <xPortSysTickHandler>:
	);
}
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8005de4:	b510      	push	{r4, lr}
uint32_t ulPreviousMask;

	ulPreviousMask = portSET_INTERRUPT_MASK_FROM_ISR();
 8005de6:	f7ff ffcd 	bl	8005d84 <ulSetInterruptMaskFromISR>
 8005dea:	0004      	movs	r4, r0
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8005dec:	f7ff f9e2 	bl	80051b4 <xTaskIncrementTick>
 8005df0:	2800      	cmp	r0, #0
 8005df2:	d003      	beq.n	8005dfc <xPortSysTickHandler+0x18>
		{
			/* Pend a context switch. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8005df4:	2280      	movs	r2, #128	; 0x80
 8005df6:	4b03      	ldr	r3, [pc, #12]	; (8005e04 <xPortSysTickHandler+0x20>)
 8005df8:	0552      	lsls	r2, r2, #21
 8005dfa:	601a      	str	r2, [r3, #0]
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( ulPreviousMask );
 8005dfc:	0020      	movs	r0, r4
 8005dfe:	f7ff ffc5 	bl	8005d8c <vClearInterruptMaskFromISR>
}
 8005e02:	bd10      	pop	{r4, pc}
 8005e04:	e000ed04 	.word	0xe000ed04

08005e08 <vPortSetupTimerInterrupt>:
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR;
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and reset the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8005e08:	2300      	movs	r3, #0
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configCPU_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8005e0a:	21fa      	movs	r1, #250	; 0xfa
{
 8005e0c:	b510      	push	{r4, lr}
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8005e0e:	4a07      	ldr	r2, [pc, #28]	; (8005e2c <vPortSetupTimerInterrupt+0x24>)
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8005e10:	4c07      	ldr	r4, [pc, #28]	; (8005e30 <vPortSetupTimerInterrupt+0x28>)
	portNVIC_SYSTICK_LOAD_REG = ( configCPU_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8005e12:	0089      	lsls	r1, r1, #2
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8005e14:	6023      	str	r3, [r4, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8005e16:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_LOAD_REG = ( configCPU_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8005e18:	4b06      	ldr	r3, [pc, #24]	; (8005e34 <vPortSetupTimerInterrupt+0x2c>)
 8005e1a:	6818      	ldr	r0, [r3, #0]
 8005e1c:	f7fa f99c 	bl	8000158 <__udivsi3>
 8005e20:	4b05      	ldr	r3, [pc, #20]	; (8005e38 <vPortSetupTimerInterrupt+0x30>)
 8005e22:	3801      	subs	r0, #1
 8005e24:	6018      	str	r0, [r3, #0]
	portNVIC_SYSTICK_CTRL_REG = portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT;
 8005e26:	2307      	movs	r3, #7
 8005e28:	6023      	str	r3, [r4, #0]
}
 8005e2a:	bd10      	pop	{r4, pc}
 8005e2c:	e000e018 	.word	0xe000e018
 8005e30:	e000e010 	.word	0xe000e010
 8005e34:	20000000 	.word	0x20000000
 8005e38:	e000e014 	.word	0xe000e014

08005e3c <xPortStartScheduler>:
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8005e3c:	22ff      	movs	r2, #255	; 0xff
 8005e3e:	4b0c      	ldr	r3, [pc, #48]	; (8005e70 <xPortStartScheduler+0x34>)
 8005e40:	0412      	lsls	r2, r2, #16
 8005e42:	6819      	ldr	r1, [r3, #0]
{
 8005e44:	b510      	push	{r4, lr}
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8005e46:	430a      	orrs	r2, r1
 8005e48:	601a      	str	r2, [r3, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8005e4a:	22ff      	movs	r2, #255	; 0xff
	uxCriticalNesting = 0;
 8005e4c:	2400      	movs	r4, #0
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8005e4e:	6819      	ldr	r1, [r3, #0]
 8005e50:	0612      	lsls	r2, r2, #24
 8005e52:	430a      	orrs	r2, r1
 8005e54:	601a      	str	r2, [r3, #0]
	vPortSetupTimerInterrupt();
 8005e56:	f7ff ffd7 	bl	8005e08 <vPortSetupTimerInterrupt>
	uxCriticalNesting = 0;
 8005e5a:	4b06      	ldr	r3, [pc, #24]	; (8005e74 <xPortStartScheduler+0x38>)
 8005e5c:	601c      	str	r4, [r3, #0]
	vPortStartFirstTask();
 8005e5e:	f7ff ff3f 	bl	8005ce0 <vPortStartFirstTask>
	vTaskSwitchContext();
 8005e62:	f7ff faa9 	bl	80053b8 <vTaskSwitchContext>
	prvTaskExitError();
 8005e66:	f7ff ff23 	bl	8005cb0 <prvTaskExitError>
}
 8005e6a:	0020      	movs	r0, r4
 8005e6c:	bd10      	pop	{r4, pc}
 8005e6e:	46c0      	nop			; (mov r8, r8)
 8005e70:	e000ed20 	.word	0xe000ed20
 8005e74:	2000000c 	.word	0x2000000c

08005e78 <prvInsertBlockIntoFreeList>:
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
}
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8005e78:	b510      	push	{r4, lr}
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8005e7a:	4b0f      	ldr	r3, [pc, #60]	; (8005eb8 <prvInsertBlockIntoFreeList+0x40>)
 8005e7c:	001a      	movs	r2, r3
 8005e7e:	681b      	ldr	r3, [r3, #0]
 8005e80:	4283      	cmp	r3, r0
 8005e82:	d3fb      	bcc.n	8005e7c <prvInsertBlockIntoFreeList+0x4>
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8005e84:	6854      	ldr	r4, [r2, #4]
 8005e86:	1911      	adds	r1, r2, r4
 8005e88:	4288      	cmp	r0, r1
 8005e8a:	d103      	bne.n	8005e94 <prvInsertBlockIntoFreeList+0x1c>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8005e8c:	6841      	ldr	r1, [r0, #4]
 8005e8e:	0010      	movs	r0, r2
 8005e90:	1909      	adds	r1, r1, r4
 8005e92:	6051      	str	r1, [r2, #4]
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8005e94:	6841      	ldr	r1, [r0, #4]
 8005e96:	1844      	adds	r4, r0, r1
 8005e98:	42a3      	cmp	r3, r4
 8005e9a:	d107      	bne.n	8005eac <prvInsertBlockIntoFreeList+0x34>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8005e9c:	4c07      	ldr	r4, [pc, #28]	; (8005ebc <prvInsertBlockIntoFreeList+0x44>)
 8005e9e:	6824      	ldr	r4, [r4, #0]
 8005ea0:	42a3      	cmp	r3, r4
 8005ea2:	d003      	beq.n	8005eac <prvInsertBlockIntoFreeList+0x34>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8005ea4:	685c      	ldr	r4, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8005ea6:	681b      	ldr	r3, [r3, #0]
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8005ea8:	1861      	adds	r1, r4, r1
 8005eaa:	6041      	str	r1, [r0, #4]
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8005eac:	6003      	str	r3, [r0, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8005eae:	4290      	cmp	r0, r2
 8005eb0:	d000      	beq.n	8005eb4 <prvInsertBlockIntoFreeList+0x3c>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8005eb2:	6010      	str	r0, [r2, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005eb4:	bd10      	pop	{r4, pc}
 8005eb6:	46c0      	nop			; (mov r8, r8)
 8005eb8:	2000132c 	.word	0x2000132c
 8005ebc:	20000d14 	.word	0x20000d14

08005ec0 <pvPortMalloc>:
{
 8005ec0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005ec2:	0005      	movs	r5, r0
	vTaskSuspendAll();
 8005ec4:	f7ff f962 	bl	800518c <vTaskSuspendAll>
		if( pxEnd == NULL )
 8005ec8:	4a37      	ldr	r2, [pc, #220]	; (8005fa8 <pvPortMalloc+0xe8>)
 8005eca:	4c38      	ldr	r4, [pc, #224]	; (8005fac <pvPortMalloc+0xec>)
 8005ecc:	6813      	ldr	r3, [r2, #0]
 8005ece:	2b00      	cmp	r3, #0
 8005ed0:	d11c      	bne.n	8005f0c <pvPortMalloc+0x4c>
	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8005ed2:	2007      	movs	r0, #7
	uxAddress = ( size_t ) ucHeap;
 8005ed4:	4b36      	ldr	r3, [pc, #216]	; (8005fb0 <pvPortMalloc+0xf0>)
	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8005ed6:	0019      	movs	r1, r3
 8005ed8:	4203      	tst	r3, r0
 8005eda:	d001      	beq.n	8005ee0 <pvPortMalloc+0x20>
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8005edc:	1819      	adds	r1, r3, r0
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8005ede:	4381      	bics	r1, r0
	xStart.xBlockSize = ( size_t ) 0;
 8005ee0:	2000      	movs	r0, #0
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8005ee2:	4e34      	ldr	r6, [pc, #208]	; (8005fb4 <pvPortMalloc+0xf4>)
	xStart.xBlockSize = ( size_t ) 0;
 8005ee4:	6070      	str	r0, [r6, #4]
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8005ee6:	6031      	str	r1, [r6, #0]
	uxAddress -= xHeapStructSize;
 8005ee8:	26bf      	movs	r6, #191	; 0xbf
 8005eea:	00f6      	lsls	r6, r6, #3
 8005eec:	199b      	adds	r3, r3, r6
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8005eee:	2607      	movs	r6, #7
 8005ef0:	43b3      	bics	r3, r6
	pxEnd->pxNextFreeBlock = NULL;
 8005ef2:	6018      	str	r0, [r3, #0]
	pxEnd->xBlockSize = 0;
 8005ef4:	6058      	str	r0, [r3, #4]
	pxEnd = ( void * ) uxAddress;
 8005ef6:	6013      	str	r3, [r2, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8005ef8:	1a58      	subs	r0, r3, r1
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8005efa:	600b      	str	r3, [r1, #0]
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8005efc:	4b2e      	ldr	r3, [pc, #184]	; (8005fb8 <pvPortMalloc+0xf8>)
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8005efe:	6048      	str	r0, [r1, #4]
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8005f00:	6018      	str	r0, [r3, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8005f02:	4b2e      	ldr	r3, [pc, #184]	; (8005fbc <pvPortMalloc+0xfc>)
 8005f04:	6018      	str	r0, [r3, #0]
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8005f06:	2380      	movs	r3, #128	; 0x80
 8005f08:	061b      	lsls	r3, r3, #24
 8005f0a:	6023      	str	r3, [r4, #0]
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8005f0c:	6826      	ldr	r6, [r4, #0]
 8005f0e:	4235      	tst	r5, r6
 8005f10:	d146      	bne.n	8005fa0 <pvPortMalloc+0xe0>
			if( xWantedSize > 0 )
 8005f12:	2d00      	cmp	r5, #0
 8005f14:	d03e      	beq.n	8005f94 <pvPortMalloc+0xd4>
				xWantedSize += xHeapStructSize;
 8005f16:	002b      	movs	r3, r5
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8005f18:	2107      	movs	r1, #7
				xWantedSize += xHeapStructSize;
 8005f1a:	3308      	adds	r3, #8
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8005f1c:	420b      	tst	r3, r1
 8005f1e:	d001      	beq.n	8005f24 <pvPortMalloc+0x64>
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8005f20:	438b      	bics	r3, r1
 8005f22:	3308      	adds	r3, #8
			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8005f24:	2b00      	cmp	r3, #0
 8005f26:	d03b      	beq.n	8005fa0 <pvPortMalloc+0xe0>
 8005f28:	4924      	ldr	r1, [pc, #144]	; (8005fbc <pvPortMalloc+0xfc>)
 8005f2a:	680d      	ldr	r5, [r1, #0]
 8005f2c:	429d      	cmp	r5, r3
 8005f2e:	d337      	bcc.n	8005fa0 <pvPortMalloc+0xe0>
				pxBlock = xStart.pxNextFreeBlock;
 8005f30:	4920      	ldr	r1, [pc, #128]	; (8005fb4 <pvPortMalloc+0xf4>)
 8005f32:	680c      	ldr	r4, [r1, #0]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8005f34:	6860      	ldr	r0, [r4, #4]
 8005f36:	4298      	cmp	r0, r3
 8005f38:	d203      	bcs.n	8005f42 <pvPortMalloc+0x82>
 8005f3a:	6827      	ldr	r7, [r4, #0]
 8005f3c:	46bc      	mov	ip, r7
 8005f3e:	2f00      	cmp	r7, #0
 8005f40:	d10e      	bne.n	8005f60 <pvPortMalloc+0xa0>
				if( pxBlock != pxEnd )
 8005f42:	6812      	ldr	r2, [r2, #0]
 8005f44:	42a2      	cmp	r2, r4
 8005f46:	d02b      	beq.n	8005fa0 <pvPortMalloc+0xe0>
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8005f48:	680a      	ldr	r2, [r1, #0]
 8005f4a:	0017      	movs	r7, r2
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8005f4c:	6822      	ldr	r2, [r4, #0]
 8005f4e:	600a      	str	r2, [r1, #0]
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8005f50:	1ac2      	subs	r2, r0, r3
 8005f52:	2a10      	cmp	r2, #16
 8005f54:	d90b      	bls.n	8005f6e <pvPortMalloc+0xae>
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8005f56:	18e0      	adds	r0, r4, r3
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8005f58:	0741      	lsls	r1, r0, #29
 8005f5a:	d004      	beq.n	8005f66 <pvPortMalloc+0xa6>
 8005f5c:	b672      	cpsid	i
 8005f5e:	e7fe      	b.n	8005f5e <pvPortMalloc+0x9e>
 8005f60:	0021      	movs	r1, r4
 8005f62:	4664      	mov	r4, ip
 8005f64:	e7e6      	b.n	8005f34 <pvPortMalloc+0x74>
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8005f66:	6042      	str	r2, [r0, #4]
						pxBlock->xBlockSize = xWantedSize;
 8005f68:	6063      	str	r3, [r4, #4]
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8005f6a:	f7ff ff85 	bl	8005e78 <prvInsertBlockIntoFreeList>
					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8005f6e:	6863      	ldr	r3, [r4, #4]
 8005f70:	4a12      	ldr	r2, [pc, #72]	; (8005fbc <pvPortMalloc+0xfc>)
 8005f72:	1aed      	subs	r5, r5, r3
 8005f74:	6015      	str	r5, [r2, #0]
					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8005f76:	4a10      	ldr	r2, [pc, #64]	; (8005fb8 <pvPortMalloc+0xf8>)
 8005f78:	6811      	ldr	r1, [r2, #0]
 8005f7a:	428d      	cmp	r5, r1
 8005f7c:	d200      	bcs.n	8005f80 <pvPortMalloc+0xc0>
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8005f7e:	6015      	str	r5, [r2, #0]
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8005f80:	431e      	orrs	r6, r3
					pxBlock->pxNextFreeBlock = NULL;
 8005f82:	2300      	movs	r3, #0
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8005f84:	003d      	movs	r5, r7
					xNumberOfSuccessfulAllocations++;
 8005f86:	4a0e      	ldr	r2, [pc, #56]	; (8005fc0 <pvPortMalloc+0x100>)
					pxBlock->pxNextFreeBlock = NULL;
 8005f88:	6023      	str	r3, [r4, #0]
					xNumberOfSuccessfulAllocations++;
 8005f8a:	6813      	ldr	r3, [r2, #0]
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8005f8c:	3508      	adds	r5, #8
					xNumberOfSuccessfulAllocations++;
 8005f8e:	3301      	adds	r3, #1
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8005f90:	6066      	str	r6, [r4, #4]
					xNumberOfSuccessfulAllocations++;
 8005f92:	6013      	str	r3, [r2, #0]
	( void ) xTaskResumeAll();
 8005f94:	f7ff f98e 	bl	80052b4 <xTaskResumeAll>
	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8005f98:	076b      	lsls	r3, r5, #29
 8005f9a:	d003      	beq.n	8005fa4 <pvPortMalloc+0xe4>
 8005f9c:	b672      	cpsid	i
 8005f9e:	e7fe      	b.n	8005f9e <pvPortMalloc+0xde>
void *pvReturn = NULL;
 8005fa0:	2500      	movs	r5, #0
 8005fa2:	e7f7      	b.n	8005f94 <pvPortMalloc+0xd4>
}
 8005fa4:	0028      	movs	r0, r5
 8005fa6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005fa8:	20000d14 	.word	0x20000d14
 8005fac:	20001318 	.word	0x20001318
 8005fb0:	20000d18 	.word	0x20000d18
 8005fb4:	2000132c 	.word	0x2000132c
 8005fb8:	20001320 	.word	0x20001320
 8005fbc:	2000131c 	.word	0x2000131c
 8005fc0:	20001324 	.word	0x20001324

08005fc4 <vPortFree>:
{
 8005fc4:	b510      	push	{r4, lr}
	if( pv != NULL )
 8005fc6:	2800      	cmp	r0, #0
 8005fc8:	d01f      	beq.n	800600a <vPortFree+0x46>
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8005fca:	4a10      	ldr	r2, [pc, #64]	; (800600c <vPortFree+0x48>)
 8005fcc:	3808      	subs	r0, #8
 8005fce:	6843      	ldr	r3, [r0, #4]
 8005fd0:	6812      	ldr	r2, [r2, #0]
 8005fd2:	0004      	movs	r4, r0
 8005fd4:	421a      	tst	r2, r3
 8005fd6:	d101      	bne.n	8005fdc <vPortFree+0x18>
 8005fd8:	b672      	cpsid	i
 8005fda:	e7fe      	b.n	8005fda <vPortFree+0x16>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8005fdc:	6801      	ldr	r1, [r0, #0]
 8005fde:	2900      	cmp	r1, #0
 8005fe0:	d001      	beq.n	8005fe6 <vPortFree+0x22>
 8005fe2:	b672      	cpsid	i
 8005fe4:	e7fe      	b.n	8005fe4 <vPortFree+0x20>
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8005fe6:	4393      	bics	r3, r2
 8005fe8:	6043      	str	r3, [r0, #4]
				vTaskSuspendAll();
 8005fea:	f7ff f8cf 	bl	800518c <vTaskSuspendAll>
					xFreeBytesRemaining += pxLink->xBlockSize;
 8005fee:	4a08      	ldr	r2, [pc, #32]	; (8006010 <vPortFree+0x4c>)
 8005ff0:	6863      	ldr	r3, [r4, #4]
 8005ff2:	6811      	ldr	r1, [r2, #0]
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8005ff4:	0020      	movs	r0, r4
					xFreeBytesRemaining += pxLink->xBlockSize;
 8005ff6:	185b      	adds	r3, r3, r1
 8005ff8:	6013      	str	r3, [r2, #0]
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8005ffa:	f7ff ff3d 	bl	8005e78 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8005ffe:	4a05      	ldr	r2, [pc, #20]	; (8006014 <vPortFree+0x50>)
 8006000:	6813      	ldr	r3, [r2, #0]
 8006002:	3301      	adds	r3, #1
 8006004:	6013      	str	r3, [r2, #0]
				( void ) xTaskResumeAll();
 8006006:	f7ff f955 	bl	80052b4 <xTaskResumeAll>
}
 800600a:	bd10      	pop	{r4, pc}
 800600c:	20001318 	.word	0x20001318
 8006010:	2000131c 	.word	0x2000131c
 8006014:	20001328 	.word	0x20001328

08006018 <__libc_init_array>:
 8006018:	b570      	push	{r4, r5, r6, lr}
 800601a:	2600      	movs	r6, #0
 800601c:	4d0c      	ldr	r5, [pc, #48]	; (8006050 <__libc_init_array+0x38>)
 800601e:	4c0d      	ldr	r4, [pc, #52]	; (8006054 <__libc_init_array+0x3c>)
 8006020:	1b64      	subs	r4, r4, r5
 8006022:	10a4      	asrs	r4, r4, #2
 8006024:	42a6      	cmp	r6, r4
 8006026:	d109      	bne.n	800603c <__libc_init_array+0x24>
 8006028:	2600      	movs	r6, #0
 800602a:	f000 f82b 	bl	8006084 <_init>
 800602e:	4d0a      	ldr	r5, [pc, #40]	; (8006058 <__libc_init_array+0x40>)
 8006030:	4c0a      	ldr	r4, [pc, #40]	; (800605c <__libc_init_array+0x44>)
 8006032:	1b64      	subs	r4, r4, r5
 8006034:	10a4      	asrs	r4, r4, #2
 8006036:	42a6      	cmp	r6, r4
 8006038:	d105      	bne.n	8006046 <__libc_init_array+0x2e>
 800603a:	bd70      	pop	{r4, r5, r6, pc}
 800603c:	00b3      	lsls	r3, r6, #2
 800603e:	58eb      	ldr	r3, [r5, r3]
 8006040:	4798      	blx	r3
 8006042:	3601      	adds	r6, #1
 8006044:	e7ee      	b.n	8006024 <__libc_init_array+0xc>
 8006046:	00b3      	lsls	r3, r6, #2
 8006048:	58eb      	ldr	r3, [r5, r3]
 800604a:	4798      	blx	r3
 800604c:	3601      	adds	r6, #1
 800604e:	e7f2      	b.n	8006036 <__libc_init_array+0x1e>
 8006050:	08006278 	.word	0x08006278
 8006054:	08006278 	.word	0x08006278
 8006058:	08006278 	.word	0x08006278
 800605c:	0800627c 	.word	0x0800627c

08006060 <memcpy>:
 8006060:	2300      	movs	r3, #0
 8006062:	b510      	push	{r4, lr}
 8006064:	429a      	cmp	r2, r3
 8006066:	d100      	bne.n	800606a <memcpy+0xa>
 8006068:	bd10      	pop	{r4, pc}
 800606a:	5ccc      	ldrb	r4, [r1, r3]
 800606c:	54c4      	strb	r4, [r0, r3]
 800606e:	3301      	adds	r3, #1
 8006070:	e7f8      	b.n	8006064 <memcpy+0x4>

08006072 <memset>:
 8006072:	0003      	movs	r3, r0
 8006074:	1882      	adds	r2, r0, r2
 8006076:	4293      	cmp	r3, r2
 8006078:	d100      	bne.n	800607c <memset+0xa>
 800607a:	4770      	bx	lr
 800607c:	7019      	strb	r1, [r3, #0]
 800607e:	3301      	adds	r3, #1
 8006080:	e7f9      	b.n	8006076 <memset+0x4>
	...

08006084 <_init>:
 8006084:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006086:	46c0      	nop			; (mov r8, r8)
 8006088:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800608a:	bc08      	pop	{r3}
 800608c:	469e      	mov	lr, r3
 800608e:	4770      	bx	lr

08006090 <_fini>:
 8006090:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006092:	46c0      	nop			; (mov r8, r8)
 8006094:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006096:	bc08      	pop	{r3}
 8006098:	469e      	mov	lr, r3
 800609a:	4770      	bx	lr
