
SPI.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000046  00800100  0000058e  00000622  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         0000058e  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000004  00800146  00800146  00000668  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  00000668  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  00000698  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 000000b8  00000000  00000000  000006d8  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00000e13  00000000  00000000  00000790  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 000008b3  00000000  00000000  000015a3  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00000871  00000000  00000000  00001e56  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000164  00000000  00000000  000026c8  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    000004a9  00000000  00000000  0000282c  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    0000041d  00000000  00000000  00002cd5  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000088  00000000  00000000  000030f2  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	0c 94 34 00 	jmp	0x68	; 0x68 <__ctors_end>
   4:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
   8:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
   c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  10:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  14:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  18:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  1c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  20:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  24:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  28:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  2c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  30:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  34:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  38:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  3c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  40:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  44:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  48:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  4c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  50:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  54:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  58:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  5c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  60:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  64:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>

00000068 <__ctors_end>:
  68:	11 24       	eor	r1, r1
  6a:	1f be       	out	0x3f, r1	; 63
  6c:	cf ef       	ldi	r28, 0xFF	; 255
  6e:	d8 e0       	ldi	r29, 0x08	; 8
  70:	de bf       	out	0x3e, r29	; 62
  72:	cd bf       	out	0x3d, r28	; 61

00000074 <__do_copy_data>:
  74:	11 e0       	ldi	r17, 0x01	; 1
  76:	a0 e0       	ldi	r26, 0x00	; 0
  78:	b1 e0       	ldi	r27, 0x01	; 1
  7a:	ee e8       	ldi	r30, 0x8E	; 142
  7c:	f5 e0       	ldi	r31, 0x05	; 5
  7e:	02 c0       	rjmp	.+4      	; 0x84 <__do_copy_data+0x10>
  80:	05 90       	lpm	r0, Z+
  82:	0d 92       	st	X+, r0
  84:	a6 34       	cpi	r26, 0x46	; 70
  86:	b1 07       	cpc	r27, r17
  88:	d9 f7       	brne	.-10     	; 0x80 <__do_copy_data+0xc>

0000008a <__do_clear_bss>:
  8a:	21 e0       	ldi	r18, 0x01	; 1
  8c:	a6 e4       	ldi	r26, 0x46	; 70
  8e:	b1 e0       	ldi	r27, 0x01	; 1
  90:	01 c0       	rjmp	.+2      	; 0x94 <.do_clear_bss_start>

00000092 <.do_clear_bss_loop>:
  92:	1d 92       	st	X+, r1

00000094 <.do_clear_bss_start>:
  94:	aa 34       	cpi	r26, 0x4A	; 74
  96:	b2 07       	cpc	r27, r18
  98:	e1 f7       	brne	.-8      	; 0x92 <.do_clear_bss_loop>
  9a:	0e 94 7a 00 	call	0xf4	; 0xf4 <main>
  9e:	0c 94 c5 02 	jmp	0x58a	; 0x58a <_exit>

000000a2 <__bad_interrupt>:
  a2:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000000a6 <SETUP>:
uint8_t M1_STORE_FLAG = 0x00;
uint8_t CN;
char MI;
uint8_t US_VALUES[4] = {0};

void SETUP(void){
  a6:	cf 92       	push	r12
  a8:	ef 92       	push	r14
  aa:	0f 93       	push	r16
	cli();
  ac:	f8 94       	cli
	
	//TIMERS: 16 prescaler.
	CLKPR = (1 << CLKPCE);
  ae:	e1 e6       	ldi	r30, 0x61	; 97
  b0:	f0 e0       	ldi	r31, 0x00	; 0
  b2:	80 e8       	ldi	r24, 0x80	; 128
  b4:	80 83       	st	Z, r24
	CLKPR = (1 << CLKPS2);
  b6:	84 e0       	ldi	r24, 0x04	; 4
  b8:	80 83       	st	Z, r24
	
	//OUTPUT LEDs:
	DDRD = 0xFF;
  ba:	8f ef       	ldi	r24, 0xFF	; 255
  bc:	8a b9       	out	0x0a, r24	; 10
	
	//SPI: MASTER.
	SPI_SETUP(SPI_MASTER, SPI_MODE0,SPI_MSB,128);
  be:	20 e8       	ldi	r18, 0x80	; 128
  c0:	41 e0       	ldi	r20, 0x01	; 1
  c2:	60 e0       	ldi	r22, 0x00	; 0
  c4:	80 e0       	ldi	r24, 0x00	; 0
  c6:	0e 94 c7 00 	call	0x18e	; 0x18e <SPI_SETUP>
	
	//CLEAR:
	PORTD &= 0x00;
  ca:	8b b1       	in	r24, 0x0b	; 11
  cc:	1b b8       	out	0x0b, r1	; 11
	
	//USART:
	AS_USART(9600,1,1,1,1,8);
  ce:	68 94       	set
  d0:	cc 24       	eor	r12, r12
  d2:	c3 f8       	bld	r12, 3
  d4:	ee 24       	eor	r14, r14
  d6:	e3 94       	inc	r14
  d8:	01 e0       	ldi	r16, 0x01	; 1
  da:	21 e0       	ldi	r18, 0x01	; 1
  dc:	41 e0       	ldi	r20, 0x01	; 1
  de:	60 e8       	ldi	r22, 0x80	; 128
  e0:	75 e2       	ldi	r23, 0x25	; 37
  e2:	80 e0       	ldi	r24, 0x00	; 0
  e4:	90 e0       	ldi	r25, 0x00	; 0
  e6:	0e 94 49 01 	call	0x292	; 0x292 <AS_USART>
	
	
	sei();
  ea:	78 94       	sei
}
  ec:	0f 91       	pop	r16
  ee:	ef 90       	pop	r14
  f0:	cf 90       	pop	r12
  f2:	08 95       	ret

000000f4 <main>:

int main(void)
{
    //SETUP
	SETUP();
  f4:	0e 94 53 00 	call	0xa6	; 0xa6 <SETUP>
	
	
    while (1) 
    {
		PORTB &= ~(1<<PORTB2); // Select slave
  f8:	85 b1       	in	r24, 0x05	; 5
  fa:	8b 7f       	andi	r24, 0xFB	; 251
  fc:	85 b9       	out	0x05, r24	; 5
		
		//Ask for first ADC value: PC0.
		SPI_MST_Transmit('S');
  fe:	83 e5       	ldi	r24, 0x53	; 83
 100:	0e 94 44 01 	call	0x288	; 0x288 <SPI_MST_Transmit>
		NT = SPDR;
 104:	8e b5       	in	r24, 0x2e	; 46
 106:	80 93 48 01 	sts	0x0148, r24	; 0x800148 <NT>
		SPI_MST_Transmit(0x00);
 10a:	80 e0       	ldi	r24, 0x00	; 0
 10c:	0e 94 44 01 	call	0x288	; 0x288 <SPI_MST_Transmit>
		//RECIVE:
		ADC_PC0 = SPDR;
 110:	8e b5       	in	r24, 0x2e	; 46
 112:	80 93 47 01 	sts	0x0147, r24	; 0x800147 <ADC_PC0>
		
		//Ask for first ADC value: PC1.
		SPI_MST_Transmit('D');
 116:	84 e4       	ldi	r24, 0x44	; 68
 118:	0e 94 44 01 	call	0x288	; 0x288 <SPI_MST_Transmit>
		NT = SPDR;
 11c:	8e b5       	in	r24, 0x2e	; 46
 11e:	80 93 48 01 	sts	0x0148, r24	; 0x800148 <NT>
		SPI_MST_Transmit(0x00);
 122:	80 e0       	ldi	r24, 0x00	; 0
 124:	0e 94 44 01 	call	0x288	; 0x288 <SPI_MST_Transmit>
		//RECIVE:
		ADC_PC1 = SPDR;
 128:	8e b5       	in	r24, 0x2e	; 46
 12a:	80 93 46 01 	sts	0x0146, r24	; 0x800146 <__data_end>
		
		PORTB |= (1<<PORTB2);  // Deselect slave
 12e:	85 b1       	in	r24, 0x05	; 5
 130:	84 60       	ori	r24, 0x04	; 4
 132:	85 b9       	out	0x05, r24	; 5
		
		//POST:
		//PORTD = 0x00;
		//PORTD = ADC_PC0;
		USART_TR("_______________________________");
 134:	83 e0       	ldi	r24, 0x03	; 3
 136:	91 e0       	ldi	r25, 0x01	; 1
 138:	0e 94 12 02 	call	0x424	; 0x424 <USART_TR>
		USART_TR("\r\n");
 13c:	83 e2       	ldi	r24, 0x23	; 35
 13e:	91 e0       	ldi	r25, 0x01	; 1
 140:	0e 94 12 02 	call	0x424	; 0x424 <USART_TR>
		USART_TR("ADC -> PC0:");
 144:	86 e2       	ldi	r24, 0x26	; 38
 146:	91 e0       	ldi	r25, 0x01	; 1
 148:	0e 94 12 02 	call	0x424	; 0x424 <USART_TR>
		USART_TR_ADC(ADC_PC0);
 14c:	80 91 47 01 	lds	r24, 0x0147	; 0x800147 <ADC_PC0>
 150:	0e 94 1f 02 	call	0x43e	; 0x43e <USART_TR_ADC>
		USART_ADC_OUT();
 154:	0e 94 7b 02 	call	0x4f6	; 0x4f6 <USART_ADC_OUT>
		USART_TR("\r\n");
 158:	83 e2       	ldi	r24, 0x23	; 35
 15a:	91 e0       	ldi	r25, 0x01	; 1
 15c:	0e 94 12 02 	call	0x424	; 0x424 <USART_TR>
	
	
		USART_TR("\r\n");
 160:	83 e2       	ldi	r24, 0x23	; 35
 162:	91 e0       	ldi	r25, 0x01	; 1
 164:	0e 94 12 02 	call	0x424	; 0x424 <USART_TR>
		USART_TR("ADC -> PC1:");
 168:	82 e3       	ldi	r24, 0x32	; 50
 16a:	91 e0       	ldi	r25, 0x01	; 1
 16c:	0e 94 12 02 	call	0x424	; 0x424 <USART_TR>
		USART_TR_ADC(ADC_PC1);
 170:	80 91 46 01 	lds	r24, 0x0146	; 0x800146 <__data_end>
 174:	0e 94 1f 02 	call	0x43e	; 0x43e <USART_TR_ADC>
		USART_ADC_OUT();
 178:	0e 94 7b 02 	call	0x4f6	; 0x4f6 <USART_ADC_OUT>
		USART_TR("\r\n");
 17c:	83 e2       	ldi	r24, 0x23	; 35
 17e:	91 e0       	ldi	r25, 0x01	; 1
 180:	0e 94 12 02 	call	0x424	; 0x424 <USART_TR>
		
		USART_TR("_______________________________");
 184:	83 e0       	ldi	r24, 0x03	; 3
 186:	91 e0       	ldi	r25, 0x01	; 1
 188:	0e 94 12 02 	call	0x424	; 0x424 <USART_TR>
 18c:	b5 cf       	rjmp	.-150    	; 0xf8 <main+0x4>

0000018e <SPI_SETUP>:
#include <avr/interrupt.h>
#include "SPIC.h"

void SPI_SETUP(SPI_Role RL, SPI_Mode MD,SPI_Data_Order DO, uint8_t FOSC){
	//DISABLE_SPI:
	SPCR &= ~(1<<SPE);
 18e:	9c b5       	in	r25, 0x2c	; 44
 190:	9f 7b       	andi	r25, 0xBF	; 191
 192:	9c bd       	out	0x2c, r25	; 44
	
	//MASTER:
	if(RL == 0){
 194:	81 11       	cpse	r24, r1
 196:	0d c0       	rjmp	.+26     	; 0x1b2 <SPI_SETUP+0x24>
		//SS as output:
		DDRB |= (1<<DDB2);
 198:	84 b1       	in	r24, 0x04	; 4
 19a:	84 60       	ori	r24, 0x04	; 4
 19c:	84 b9       	out	0x04, r24	; 4
		//PORTB |= (1<<PORTB2);
		
		//MOSI and SCK as output:
		DDRB |= (1<<DDB3)|(1<<DDB5);
 19e:	84 b1       	in	r24, 0x04	; 4
 1a0:	88 62       	ori	r24, 0x28	; 40
 1a2:	84 b9       	out	0x04, r24	; 4
		
		//MISO as input:
		DDRB &= ~(1<<DDB4);
 1a4:	84 b1       	in	r24, 0x04	; 4
 1a6:	8f 7e       	andi	r24, 0xEF	; 239
 1a8:	84 b9       	out	0x04, r24	; 4
		
		//MASTER_SELECT:
		SPCR |= (1<<MSTR);
 1aa:	8c b5       	in	r24, 0x2c	; 44
 1ac:	80 61       	ori	r24, 0x10	; 16
 1ae:	8c bd       	out	0x2c, r24	; 44
 1b0:	0e c0       	rjmp	.+28     	; 0x1ce <SPI_SETUP+0x40>
		
	}
	
	//SLAVE:
	else if(RL == 1){
 1b2:	81 30       	cpi	r24, 0x01	; 1
 1b4:	61 f4       	brne	.+24     	; 0x1ce <SPI_SETUP+0x40>
		
		//SS as input:
		DDRB &= ~(1<<DDB2);
 1b6:	84 b1       	in	r24, 0x04	; 4
 1b8:	8b 7f       	andi	r24, 0xFB	; 251
 1ba:	84 b9       	out	0x04, r24	; 4
		//PORTB |= (1<<PORTB2);
		
		//SCK and MOSI as input:
		DDRB &= ~((1<<DDB3)|(1<<DDB5));
 1bc:	84 b1       	in	r24, 0x04	; 4
 1be:	87 7d       	andi	r24, 0xD7	; 215
 1c0:	84 b9       	out	0x04, r24	; 4
		
		//MISO as output:
		DDRB |= (1<<DDB4);
 1c2:	84 b1       	in	r24, 0x04	; 4
 1c4:	80 61       	ori	r24, 0x10	; 16
 1c6:	84 b9       	out	0x04, r24	; 4
		
		//SLAVE_SELECT:
		SPCR &= ~(1<<MSTR);
 1c8:	8c b5       	in	r24, 0x2c	; 44
 1ca:	8f 7e       	andi	r24, 0xEF	; 239
 1cc:	8c bd       	out	0x2c, r24	; 44
	else{}
		
	//GENERAL:
	
	//DATA_ORDER:
	if(DO == 0){
 1ce:	41 11       	cpse	r20, r1
 1d0:	04 c0       	rjmp	.+8      	; 0x1da <SPI_SETUP+0x4c>
		//LSB:
		SPCR |= (1<<DORD);
 1d2:	8c b5       	in	r24, 0x2c	; 44
 1d4:	80 62       	ori	r24, 0x20	; 32
 1d6:	8c bd       	out	0x2c, r24	; 44
 1d8:	05 c0       	rjmp	.+10     	; 0x1e4 <SPI_SETUP+0x56>
	}
	else if (DO == 1){
 1da:	41 30       	cpi	r20, 0x01	; 1
 1dc:	19 f4       	brne	.+6      	; 0x1e4 <SPI_SETUP+0x56>
		//MSB:
		SPCR &= ~(1<<DORD);
 1de:	8c b5       	in	r24, 0x2c	; 44
 1e0:	8f 7d       	andi	r24, 0xDF	; 223
 1e2:	8c bd       	out	0x2c, r24	; 44
	}
	else{}
	
	//CLOCK:Polarity and phase.
	if(MD == 0){SPCR &= ~((1<<CPOL) | (1<<CPHA));}
 1e4:	61 11       	cpse	r22, r1
 1e6:	04 c0       	rjmp	.+8      	; 0x1f0 <SPI_SETUP+0x62>
 1e8:	8c b5       	in	r24, 0x2c	; 44
 1ea:	83 7f       	andi	r24, 0xF3	; 243
 1ec:	8c bd       	out	0x2c, r24	; 44
 1ee:	17 c0       	rjmp	.+46     	; 0x21e <SPI_SETUP+0x90>
	else if (MD == 1){SPCR &= ~(1<<CPOL);SPCR |= (1<<CPHA);}
 1f0:	61 30       	cpi	r22, 0x01	; 1
 1f2:	39 f4       	brne	.+14     	; 0x202 <SPI_SETUP+0x74>
 1f4:	8c b5       	in	r24, 0x2c	; 44
 1f6:	87 7f       	andi	r24, 0xF7	; 247
 1f8:	8c bd       	out	0x2c, r24	; 44
 1fa:	8c b5       	in	r24, 0x2c	; 44
 1fc:	84 60       	ori	r24, 0x04	; 4
 1fe:	8c bd       	out	0x2c, r24	; 44
 200:	0e c0       	rjmp	.+28     	; 0x21e <SPI_SETUP+0x90>
	else if (MD == 2){SPCR |= (1<<CPOL);SPCR &= ~(1<<CPHA);}
 202:	62 30       	cpi	r22, 0x02	; 2
 204:	39 f4       	brne	.+14     	; 0x214 <SPI_SETUP+0x86>
 206:	8c b5       	in	r24, 0x2c	; 44
 208:	88 60       	ori	r24, 0x08	; 8
 20a:	8c bd       	out	0x2c, r24	; 44
 20c:	8c b5       	in	r24, 0x2c	; 44
 20e:	8b 7f       	andi	r24, 0xFB	; 251
 210:	8c bd       	out	0x2c, r24	; 44
 212:	05 c0       	rjmp	.+10     	; 0x21e <SPI_SETUP+0x90>
	else if (MD == 3){SPCR |= ((1<<CPOL) | (1<<CPHA));}
 214:	63 30       	cpi	r22, 0x03	; 3
 216:	19 f4       	brne	.+6      	; 0x21e <SPI_SETUP+0x90>
 218:	8c b5       	in	r24, 0x2c	; 44
 21a:	8c 60       	ori	r24, 0x0C	; 12
 21c:	8c bd       	out	0x2c, r24	; 44
	else{}
		
	//CLOCK RATE: 2-128.
	// Clear clock bits first
	SPCR &= ~((1<<SPR1)|(1<<SPR0));
 21e:	8c b5       	in	r24, 0x2c	; 44
 220:	8c 7f       	andi	r24, 0xFC	; 252
 222:	8c bd       	out	0x2c, r24	; 44
	SPSR &= ~(1<<SPI2X);
 224:	8d b5       	in	r24, 0x2d	; 45
 226:	8e 7f       	andi	r24, 0xFE	; 254
 228:	8d bd       	out	0x2d, r24	; 45

	if (FOSC == 2) {
 22a:	22 30       	cpi	r18, 0x02	; 2
 22c:	21 f4       	brne	.+8      	; 0x236 <SPI_SETUP+0xa8>
		// 2 = SPI2X=1, SPR1=0, SPR0=0
		SPSR |= (1<<SPI2X);
 22e:	8d b5       	in	r24, 0x2d	; 45
 230:	81 60       	ori	r24, 0x01	; 1
 232:	8d bd       	out	0x2d, r24	; 45
 234:	25 c0       	rjmp	.+74     	; 0x280 <SPI_SETUP+0xf2>
	}
	else if (FOSC == 4) {
 236:	24 30       	cpi	r18, 0x04	; 4
 238:	19 f1       	breq	.+70     	; 0x280 <SPI_SETUP+0xf2>
		// 4 = SPI2X=0, SPR1=0, SPR0=0
	}
	else if (FOSC == 8) {
 23a:	28 30       	cpi	r18, 0x08	; 8
 23c:	39 f4       	brne	.+14     	; 0x24c <SPI_SETUP+0xbe>
		// 8 = SPI2X=1, SPR1=0, SPR0=1
		SPCR |= (1<<SPR0);
 23e:	8c b5       	in	r24, 0x2c	; 44
 240:	81 60       	ori	r24, 0x01	; 1
 242:	8c bd       	out	0x2c, r24	; 44
		SPSR |= (1<<SPI2X);
 244:	8d b5       	in	r24, 0x2d	; 45
 246:	81 60       	ori	r24, 0x01	; 1
 248:	8d bd       	out	0x2d, r24	; 45
 24a:	1a c0       	rjmp	.+52     	; 0x280 <SPI_SETUP+0xf2>
	}
	else if (FOSC == 16) {
 24c:	20 31       	cpi	r18, 0x10	; 16
 24e:	21 f4       	brne	.+8      	; 0x258 <SPI_SETUP+0xca>
		// 16 = SPI2X=0, SPR1=0, SPR0=1
		SPCR |= (1<<SPR0);
 250:	8c b5       	in	r24, 0x2c	; 44
 252:	81 60       	ori	r24, 0x01	; 1
 254:	8c bd       	out	0x2c, r24	; 44
 256:	14 c0       	rjmp	.+40     	; 0x280 <SPI_SETUP+0xf2>
	}
	else if (FOSC == 32) {
 258:	20 32       	cpi	r18, 0x20	; 32
 25a:	39 f4       	brne	.+14     	; 0x26a <SPI_SETUP+0xdc>
		// 32 = SPI2X=1, SPR1=1, SPR0=0
		SPCR |= (1<<SPR1);
 25c:	8c b5       	in	r24, 0x2c	; 44
 25e:	82 60       	ori	r24, 0x02	; 2
 260:	8c bd       	out	0x2c, r24	; 44
		SPSR |= (1<<SPI2X);
 262:	8d b5       	in	r24, 0x2d	; 45
 264:	81 60       	ori	r24, 0x01	; 1
 266:	8d bd       	out	0x2d, r24	; 45
 268:	0b c0       	rjmp	.+22     	; 0x280 <SPI_SETUP+0xf2>
	}
	else if (FOSC == 64) {
 26a:	20 34       	cpi	r18, 0x40	; 64
 26c:	21 f4       	brne	.+8      	; 0x276 <SPI_SETUP+0xe8>
		// 64 = SPI2X=0, SPR1=1, SPR0=0
		SPCR |= (1<<SPR1);
 26e:	8c b5       	in	r24, 0x2c	; 44
 270:	82 60       	ori	r24, 0x02	; 2
 272:	8c bd       	out	0x2c, r24	; 44
 274:	05 c0       	rjmp	.+10     	; 0x280 <SPI_SETUP+0xf2>
	}
	else if (FOSC == 128) {
 276:	20 38       	cpi	r18, 0x80	; 128
 278:	19 f4       	brne	.+6      	; 0x280 <SPI_SETUP+0xf2>
		// 128 = SPI2X=0, SPR1=1, SPR0=1
		SPCR |= (1<<SPR1) | (1<<SPR0);
 27a:	8c b5       	in	r24, 0x2c	; 44
 27c:	83 60       	ori	r24, 0x03	; 3
 27e:	8c bd       	out	0x2c, r24	; 44
		//4 doble speed as standar:
		// 4 = SPI2X=0, SPR1=0, SPR0=0
	}	
	
	//ENABLE_SPI:
	SPCR |= (1<<SPE);
 280:	8c b5       	in	r24, 0x2c	; 44
 282:	80 64       	ori	r24, 0x40	; 64
 284:	8c bd       	out	0x2c, r24	; 44
 286:	08 95       	ret

00000288 <SPI_MST_Transmit>:
}

void SPI_MST_Transmit(uint8_t DTA){
	
	//Start transmission:
	SPDR = DTA;
 288:	8e bd       	out	0x2e, r24	; 46
	
	//Wait for transmission complete:
	while(!(SPSR&(1<<SPIF)));
 28a:	0d b4       	in	r0, 0x2d	; 45
 28c:	07 fe       	sbrs	r0, 7
 28e:	fd cf       	rjmp	.-6      	; 0x28a <SPI_MST_Transmit+0x2>
}
 290:	08 95       	ret

00000292 <AS_USART>:
	//DATA_RECEIVED:
	while(!(UCSR0A & (1 << RXC0)));
	
	//RETURN:
	return UDR0;
}
 292:	cf 92       	push	r12
 294:	ef 92       	push	r14
 296:	0f 93       	push	r16
 298:	1f 93       	push	r17
 29a:	cf 93       	push	r28
 29c:	df 93       	push	r29
 29e:	d4 2f       	mov	r29, r20
 2a0:	12 2f       	mov	r17, r18
 2a2:	cc 2d       	mov	r28, r12
 2a4:	e0 ec       	ldi	r30, 0xC0	; 192
 2a6:	f0 e0       	ldi	r31, 0x00	; 0
 2a8:	20 81       	ld	r18, Z
 2aa:	2d 7f       	andi	r18, 0xFD	; 253
 2ac:	20 83       	st	Z, r18
 2ae:	10 92 c1 00 	sts	0x00C1, r1	; 0x8000c1 <__TEXT_REGION_LENGTH__+0x7f80c1>
 2b2:	10 92 c2 00 	sts	0x00C2, r1	; 0x8000c2 <__TEXT_REGION_LENGTH__+0x7f80c2>
 2b6:	41 30       	cpi	r20, 0x01	; 1
 2b8:	e1 f4       	brne	.+56     	; 0x2f2 <AS_USART+0x60>
 2ba:	dc 01       	movw	r26, r24
 2bc:	cb 01       	movw	r24, r22
 2be:	88 0f       	add	r24, r24
 2c0:	99 1f       	adc	r25, r25
 2c2:	aa 1f       	adc	r26, r26
 2c4:	bb 1f       	adc	r27, r27
 2c6:	88 0f       	add	r24, r24
 2c8:	99 1f       	adc	r25, r25
 2ca:	aa 1f       	adc	r26, r26
 2cc:	bb 1f       	adc	r27, r27
 2ce:	9c 01       	movw	r18, r24
 2d0:	ad 01       	movw	r20, r26
 2d2:	22 0f       	add	r18, r18
 2d4:	33 1f       	adc	r19, r19
 2d6:	44 1f       	adc	r20, r20
 2d8:	55 1f       	adc	r21, r21
 2da:	60 e4       	ldi	r22, 0x40	; 64
 2dc:	72 e4       	ldi	r23, 0x42	; 66
 2de:	8f e0       	ldi	r24, 0x0F	; 15
 2e0:	90 e0       	ldi	r25, 0x00	; 0
 2e2:	0e 94 a3 02 	call	0x546	; 0x546 <__udivmodsi4>
 2e6:	da 01       	movw	r26, r20
 2e8:	c9 01       	movw	r24, r18
 2ea:	01 97       	sbiw	r24, 0x01	; 1
 2ec:	a1 09       	sbc	r26, r1
 2ee:	b1 09       	sbc	r27, r1
 2f0:	25 c0       	rjmp	.+74     	; 0x33c <AS_USART+0xaa>
 2f2:	41 11       	cpse	r20, r1
 2f4:	20 c0       	rjmp	.+64     	; 0x336 <AS_USART+0xa4>
 2f6:	dc 01       	movw	r26, r24
 2f8:	cb 01       	movw	r24, r22
 2fa:	88 0f       	add	r24, r24
 2fc:	99 1f       	adc	r25, r25
 2fe:	aa 1f       	adc	r26, r26
 300:	bb 1f       	adc	r27, r27
 302:	88 0f       	add	r24, r24
 304:	99 1f       	adc	r25, r25
 306:	aa 1f       	adc	r26, r26
 308:	bb 1f       	adc	r27, r27
 30a:	9c 01       	movw	r18, r24
 30c:	ad 01       	movw	r20, r26
 30e:	22 0f       	add	r18, r18
 310:	33 1f       	adc	r19, r19
 312:	44 1f       	adc	r20, r20
 314:	55 1f       	adc	r21, r21
 316:	22 0f       	add	r18, r18
 318:	33 1f       	adc	r19, r19
 31a:	44 1f       	adc	r20, r20
 31c:	55 1f       	adc	r21, r21
 31e:	60 e4       	ldi	r22, 0x40	; 64
 320:	72 e4       	ldi	r23, 0x42	; 66
 322:	8f e0       	ldi	r24, 0x0F	; 15
 324:	90 e0       	ldi	r25, 0x00	; 0
 326:	0e 94 a3 02 	call	0x546	; 0x546 <__udivmodsi4>
 32a:	da 01       	movw	r26, r20
 32c:	c9 01       	movw	r24, r18
 32e:	01 97       	sbiw	r24, 0x01	; 1
 330:	a1 09       	sbc	r26, r1
 332:	b1 09       	sbc	r27, r1
 334:	03 c0       	rjmp	.+6      	; 0x33c <AS_USART+0xaa>
 336:	80 e0       	ldi	r24, 0x00	; 0
 338:	90 e0       	ldi	r25, 0x00	; 0
 33a:	dc 01       	movw	r26, r24
 33c:	80 93 c4 00 	sts	0x00C4, r24	; 0x8000c4 <__TEXT_REGION_LENGTH__+0x7f80c4>
 340:	89 2f       	mov	r24, r25
 342:	9a 2f       	mov	r25, r26
 344:	ab 2f       	mov	r26, r27
 346:	bb 27       	eor	r27, r27
 348:	80 93 c5 00 	sts	0x00C5, r24	; 0x8000c5 <__TEXT_REGION_LENGTH__+0x7f80c5>
 34c:	d1 30       	cpi	r29, 0x01	; 1
 34e:	29 f4       	brne	.+10     	; 0x35a <AS_USART+0xc8>
 350:	e0 ec       	ldi	r30, 0xC0	; 192
 352:	f0 e0       	ldi	r31, 0x00	; 0
 354:	80 81       	ld	r24, Z
 356:	82 60       	ori	r24, 0x02	; 2
 358:	80 83       	st	Z, r24
 35a:	11 30       	cpi	r17, 0x01	; 1
 35c:	29 f4       	brne	.+10     	; 0x368 <AS_USART+0xd6>
 35e:	e1 ec       	ldi	r30, 0xC1	; 193
 360:	f0 e0       	ldi	r31, 0x00	; 0
 362:	80 81       	ld	r24, Z
 364:	88 60       	ori	r24, 0x08	; 8
 366:	80 83       	st	Z, r24
 368:	01 30       	cpi	r16, 0x01	; 1
 36a:	29 f4       	brne	.+10     	; 0x376 <AS_USART+0xe4>
 36c:	e1 ec       	ldi	r30, 0xC1	; 193
 36e:	f0 e0       	ldi	r31, 0x00	; 0
 370:	80 81       	ld	r24, Z
 372:	80 61       	ori	r24, 0x10	; 16
 374:	80 83       	st	Z, r24
 376:	81 e0       	ldi	r24, 0x01	; 1
 378:	e8 12       	cpse	r14, r24
 37a:	06 c0       	rjmp	.+12     	; 0x388 <AS_USART+0xf6>
 37c:	e2 ec       	ldi	r30, 0xC2	; 194
 37e:	f0 e0       	ldi	r31, 0x00	; 0
 380:	80 81       	ld	r24, Z
 382:	87 7f       	andi	r24, 0xF7	; 247
 384:	80 83       	st	Z, r24
 386:	0e c0       	rjmp	.+28     	; 0x3a4 <AS_USART+0x112>
 388:	82 e0       	ldi	r24, 0x02	; 2
 38a:	e8 12       	cpse	r14, r24
 38c:	06 c0       	rjmp	.+12     	; 0x39a <AS_USART+0x108>
 38e:	e2 ec       	ldi	r30, 0xC2	; 194
 390:	f0 e0       	ldi	r31, 0x00	; 0
 392:	80 81       	ld	r24, Z
 394:	88 60       	ori	r24, 0x08	; 8
 396:	80 83       	st	Z, r24
 398:	05 c0       	rjmp	.+10     	; 0x3a4 <AS_USART+0x112>
 39a:	e2 ec       	ldi	r30, 0xC2	; 194
 39c:	f0 e0       	ldi	r31, 0x00	; 0
 39e:	80 81       	ld	r24, Z
 3a0:	87 7f       	andi	r24, 0xF7	; 247
 3a2:	80 83       	st	Z, r24
 3a4:	e1 ec       	ldi	r30, 0xC1	; 193
 3a6:	f0 e0       	ldi	r31, 0x00	; 0
 3a8:	80 81       	ld	r24, Z
 3aa:	8b 7f       	andi	r24, 0xFB	; 251
 3ac:	80 83       	st	Z, r24
 3ae:	e2 ec       	ldi	r30, 0xC2	; 194
 3b0:	f0 e0       	ldi	r31, 0x00	; 0
 3b2:	80 81       	ld	r24, Z
 3b4:	89 7f       	andi	r24, 0xF9	; 249
 3b6:	80 83       	st	Z, r24
 3b8:	c5 30       	cpi	r28, 0x05	; 5
 3ba:	41 f1       	breq	.+80     	; 0x40c <__EEPROM_REGION_LENGTH__+0xc>
 3bc:	c6 30       	cpi	r28, 0x06	; 6
 3be:	21 f4       	brne	.+8      	; 0x3c8 <AS_USART+0x136>
 3c0:	80 81       	ld	r24, Z
 3c2:	82 60       	ori	r24, 0x02	; 2
 3c4:	80 83       	st	Z, r24
 3c6:	22 c0       	rjmp	.+68     	; 0x40c <__EEPROM_REGION_LENGTH__+0xc>
 3c8:	c7 30       	cpi	r28, 0x07	; 7
 3ca:	31 f4       	brne	.+12     	; 0x3d8 <AS_USART+0x146>
 3cc:	e2 ec       	ldi	r30, 0xC2	; 194
 3ce:	f0 e0       	ldi	r31, 0x00	; 0
 3d0:	80 81       	ld	r24, Z
 3d2:	84 60       	ori	r24, 0x04	; 4
 3d4:	80 83       	st	Z, r24
 3d6:	1a c0       	rjmp	.+52     	; 0x40c <__EEPROM_REGION_LENGTH__+0xc>
 3d8:	c8 30       	cpi	r28, 0x08	; 8
 3da:	31 f4       	brne	.+12     	; 0x3e8 <AS_USART+0x156>
 3dc:	e2 ec       	ldi	r30, 0xC2	; 194
 3de:	f0 e0       	ldi	r31, 0x00	; 0
 3e0:	80 81       	ld	r24, Z
 3e2:	86 60       	ori	r24, 0x06	; 6
 3e4:	80 83       	st	Z, r24
 3e6:	12 c0       	rjmp	.+36     	; 0x40c <__EEPROM_REGION_LENGTH__+0xc>
 3e8:	c9 30       	cpi	r28, 0x09	; 9
 3ea:	59 f4       	brne	.+22     	; 0x402 <__EEPROM_REGION_LENGTH__+0x2>
 3ec:	e1 ec       	ldi	r30, 0xC1	; 193
 3ee:	f0 e0       	ldi	r31, 0x00	; 0
 3f0:	80 81       	ld	r24, Z
 3f2:	84 60       	ori	r24, 0x04	; 4
 3f4:	80 83       	st	Z, r24
 3f6:	e2 ec       	ldi	r30, 0xC2	; 194
 3f8:	f0 e0       	ldi	r31, 0x00	; 0
 3fa:	80 81       	ld	r24, Z
 3fc:	86 60       	ori	r24, 0x06	; 6
 3fe:	80 83       	st	Z, r24
 400:	05 c0       	rjmp	.+10     	; 0x40c <__EEPROM_REGION_LENGTH__+0xc>
 402:	e2 ec       	ldi	r30, 0xC2	; 194
 404:	f0 e0       	ldi	r31, 0x00	; 0
 406:	80 81       	ld	r24, Z
 408:	86 60       	ori	r24, 0x06	; 6
 40a:	80 83       	st	Z, r24
 40c:	e1 ec       	ldi	r30, 0xC1	; 193
 40e:	f0 e0       	ldi	r31, 0x00	; 0
 410:	80 81       	ld	r24, Z
 412:	80 68       	ori	r24, 0x80	; 128
 414:	80 83       	st	Z, r24
 416:	df 91       	pop	r29
 418:	cf 91       	pop	r28
 41a:	1f 91       	pop	r17
 41c:	0f 91       	pop	r16
 41e:	ef 90       	pop	r14
 420:	cf 90       	pop	r12
 422:	08 95       	ret

00000424 <USART_TR>:
 424:	fc 01       	movw	r30, r24
 426:	07 c0       	rjmp	.+14     	; 0x436 <USART_TR+0x12>
 428:	90 91 c0 00 	lds	r25, 0x00C0	; 0x8000c0 <__TEXT_REGION_LENGTH__+0x7f80c0>
 42c:	95 ff       	sbrs	r25, 5
 42e:	fc cf       	rjmp	.-8      	; 0x428 <USART_TR+0x4>
 430:	80 93 c6 00 	sts	0x00C6, r24	; 0x8000c6 <__TEXT_REGION_LENGTH__+0x7f80c6>
 434:	31 96       	adiw	r30, 0x01	; 1
 436:	80 81       	ld	r24, Z
 438:	81 11       	cpse	r24, r1
 43a:	f6 cf       	rjmp	.-20     	; 0x428 <USART_TR+0x4>
 43c:	08 95       	ret

0000043e <USART_TR_ADC>:

//ADC_READ:
void USART_TR_ADC(uint8_t DT_ADC){
	//DIV:
	if (DT_ADC >= 100)	{
 43e:	84 36       	cpi	r24, 0x64	; 100
 440:	40 f1       	brcs	.+80     	; 0x492 <USART_TR_ADC+0x54>
		CR_02 = (DT_ADC/100) + '0';	//ASCII: 0 -> 0x30/48.
 442:	99 e2       	ldi	r25, 0x29	; 41
 444:	89 9f       	mul	r24, r25
 446:	91 2d       	mov	r25, r1
 448:	11 24       	eor	r1, r1
 44a:	92 95       	swap	r25
 44c:	9f 70       	andi	r25, 0x0F	; 15
 44e:	20 e3       	ldi	r18, 0x30	; 48
 450:	29 0f       	add	r18, r25
 452:	20 93 00 01 	sts	0x0100, r18	; 0x800100 <__DATA_REGION_ORIGIN__>
		DT_ADC %= 100;
 456:	28 2f       	mov	r18, r24
 458:	34 e6       	ldi	r19, 0x64	; 100
 45a:	93 9f       	mul	r25, r19
 45c:	20 19       	sub	r18, r0
 45e:	11 24       	eor	r1, r1
		
		CR_01 = (DT_ADC/10) + '0';
 460:	8d ec       	ldi	r24, 0xCD	; 205
 462:	28 9f       	mul	r18, r24
 464:	81 2d       	mov	r24, r1
 466:	11 24       	eor	r1, r1
 468:	86 95       	lsr	r24
 46a:	86 95       	lsr	r24
 46c:	86 95       	lsr	r24
 46e:	90 e3       	ldi	r25, 0x30	; 48
 470:	98 0f       	add	r25, r24
 472:	90 93 01 01 	sts	0x0101, r25	; 0x800101 <CR_01>
		DT_ADC %= 10;
 476:	88 0f       	add	r24, r24
 478:	98 2f       	mov	r25, r24
 47a:	99 0f       	add	r25, r25
 47c:	99 0f       	add	r25, r25
 47e:	89 0f       	add	r24, r25
 480:	92 2f       	mov	r25, r18
 482:	98 1b       	sub	r25, r24
		
		CR_00 = (DT_ADC) + '0';
 484:	90 5d       	subi	r25, 0xD0	; 208
 486:	90 93 02 01 	sts	0x0102, r25	; 0x800102 <CR_00>
		
		//COUNTER:
		ASCII_CN = 0x03;
 48a:	83 e0       	ldi	r24, 0x03	; 3
 48c:	80 93 49 01 	sts	0x0149, r24	; 0x800149 <ASCII_CN>
 490:	08 95       	ret
	}
	else if (DT_ADC >= 10){
 492:	8a 30       	cpi	r24, 0x0A	; 10
 494:	c8 f0       	brcs	.+50     	; 0x4c8 <USART_TR_ADC+0x8a>
		CR_01 = (DT_ADC/10) + '0';
 496:	9d ec       	ldi	r25, 0xCD	; 205
 498:	89 9f       	mul	r24, r25
 49a:	91 2d       	mov	r25, r1
 49c:	11 24       	eor	r1, r1
 49e:	96 95       	lsr	r25
 4a0:	96 95       	lsr	r25
 4a2:	96 95       	lsr	r25
 4a4:	20 e3       	ldi	r18, 0x30	; 48
 4a6:	29 0f       	add	r18, r25
 4a8:	20 93 01 01 	sts	0x0101, r18	; 0x800101 <CR_01>
		DT_ADC %= 10;
 4ac:	99 0f       	add	r25, r25
 4ae:	29 2f       	mov	r18, r25
 4b0:	22 0f       	add	r18, r18
 4b2:	22 0f       	add	r18, r18
 4b4:	92 0f       	add	r25, r18
 4b6:	28 2f       	mov	r18, r24
 4b8:	29 1b       	sub	r18, r25
		
		CR_00 = (DT_ADC) + '0';
 4ba:	20 5d       	subi	r18, 0xD0	; 208
 4bc:	20 93 02 01 	sts	0x0102, r18	; 0x800102 <CR_00>
		
		//COUNTER:
		ASCII_CN = 0x02;
 4c0:	82 e0       	ldi	r24, 0x02	; 2
 4c2:	80 93 49 01 	sts	0x0149, r24	; 0x800149 <ASCII_CN>
 4c6:	08 95       	ret
	}
	else if (DT_ADC >= 0){
		CR_00 = (DT_ADC) + '0';
 4c8:	80 5d       	subi	r24, 0xD0	; 208
 4ca:	80 93 02 01 	sts	0x0102, r24	; 0x800102 <CR_00>
		
		//COUNTER:
		ASCII_CN = 0x01;
 4ce:	81 e0       	ldi	r24, 0x01	; 1
 4d0:	80 93 49 01 	sts	0x0149, r24	; 0x800149 <ASCII_CN>
 4d4:	08 95       	ret

000004d6 <USART_TR_S>:
}

//OUT: ADC.
void USART_TR_S(char DT){
	//EP:
	while(!(UCSR0A & (1 << UDRE0)));
 4d6:	90 91 c0 00 	lds	r25, 0x00C0	; 0x8000c0 <__TEXT_REGION_LENGTH__+0x7f80c0>
 4da:	95 ff       	sbrs	r25, 5
 4dc:	fc cf       	rjmp	.-8      	; 0x4d6 <USART_TR_S>
	
	//LOAD_TO_TRANSF:
	UDR0 = DT;
 4de:	80 93 c6 00 	sts	0x00C6, r24	; 0x8000c6 <__TEXT_REGION_LENGTH__+0x7f80c6>
	
	//WAIT_TRANSF:
	while (!(UCSR0A & (1 << TXC0)));
 4e2:	80 91 c0 00 	lds	r24, 0x00C0	; 0x8000c0 <__TEXT_REGION_LENGTH__+0x7f80c0>
 4e6:	86 ff       	sbrs	r24, 6
 4e8:	fc cf       	rjmp	.-8      	; 0x4e2 <USART_TR_S+0xc>
	UCSR0A |= (1 << TXC0);
 4ea:	e0 ec       	ldi	r30, 0xC0	; 192
 4ec:	f0 e0       	ldi	r31, 0x00	; 0
 4ee:	80 81       	ld	r24, Z
 4f0:	80 64       	ori	r24, 0x40	; 64
 4f2:	80 83       	st	Z, r24
 4f4:	08 95       	ret

000004f6 <USART_ADC_OUT>:
}
void USART_ADC_OUT(){
	if (ASCII_CN  == 0x03){
 4f6:	80 91 49 01 	lds	r24, 0x0149	; 0x800149 <ASCII_CN>
 4fa:	83 30       	cpi	r24, 0x03	; 3
 4fc:	69 f4       	brne	.+26     	; 0x518 <USART_ADC_OUT+0x22>
		USART_TR_S((char)CR_02);
 4fe:	80 91 00 01 	lds	r24, 0x0100	; 0x800100 <__DATA_REGION_ORIGIN__>
 502:	0e 94 6b 02 	call	0x4d6	; 0x4d6 <USART_TR_S>
		USART_TR_S((char)CR_01);
 506:	80 91 01 01 	lds	r24, 0x0101	; 0x800101 <CR_01>
 50a:	0e 94 6b 02 	call	0x4d6	; 0x4d6 <USART_TR_S>
		USART_TR_S((char)CR_00);
 50e:	80 91 02 01 	lds	r24, 0x0102	; 0x800102 <CR_00>
 512:	0e 94 6b 02 	call	0x4d6	; 0x4d6 <USART_TR_S>
 516:	08 95       	ret
	}
	else if (ASCII_CN == 0x02){
 518:	82 30       	cpi	r24, 0x02	; 2
 51a:	49 f4       	brne	.+18     	; 0x52e <USART_ADC_OUT+0x38>
		USART_TR_S((char)CR_01);
 51c:	80 91 01 01 	lds	r24, 0x0101	; 0x800101 <CR_01>
 520:	0e 94 6b 02 	call	0x4d6	; 0x4d6 <USART_TR_S>
		USART_TR_S((char)CR_00);
 524:	80 91 02 01 	lds	r24, 0x0102	; 0x800102 <CR_00>
 528:	0e 94 6b 02 	call	0x4d6	; 0x4d6 <USART_TR_S>
 52c:	08 95       	ret
	}
	else if (ASCII_CN  == 0x01){
 52e:	81 30       	cpi	r24, 0x01	; 1
 530:	29 f4       	brne	.+10     	; 0x53c <USART_ADC_OUT+0x46>
		USART_TR_S((char)CR_00);
 532:	80 91 02 01 	lds	r24, 0x0102	; 0x800102 <CR_00>
 536:	0e 94 6b 02 	call	0x4d6	; 0x4d6 <USART_TR_S>
 53a:	08 95       	ret
	}
	else {
		//ERROR:
		USART_TR("ERROR");
 53c:	8e e3       	ldi	r24, 0x3E	; 62
 53e:	91 e0       	ldi	r25, 0x01	; 1
 540:	0e 94 12 02 	call	0x424	; 0x424 <USART_TR>
 544:	08 95       	ret

00000546 <__udivmodsi4>:
 546:	a1 e2       	ldi	r26, 0x21	; 33
 548:	1a 2e       	mov	r1, r26
 54a:	aa 1b       	sub	r26, r26
 54c:	bb 1b       	sub	r27, r27
 54e:	fd 01       	movw	r30, r26
 550:	0d c0       	rjmp	.+26     	; 0x56c <__udivmodsi4_ep>

00000552 <__udivmodsi4_loop>:
 552:	aa 1f       	adc	r26, r26
 554:	bb 1f       	adc	r27, r27
 556:	ee 1f       	adc	r30, r30
 558:	ff 1f       	adc	r31, r31
 55a:	a2 17       	cp	r26, r18
 55c:	b3 07       	cpc	r27, r19
 55e:	e4 07       	cpc	r30, r20
 560:	f5 07       	cpc	r31, r21
 562:	20 f0       	brcs	.+8      	; 0x56c <__udivmodsi4_ep>
 564:	a2 1b       	sub	r26, r18
 566:	b3 0b       	sbc	r27, r19
 568:	e4 0b       	sbc	r30, r20
 56a:	f5 0b       	sbc	r31, r21

0000056c <__udivmodsi4_ep>:
 56c:	66 1f       	adc	r22, r22
 56e:	77 1f       	adc	r23, r23
 570:	88 1f       	adc	r24, r24
 572:	99 1f       	adc	r25, r25
 574:	1a 94       	dec	r1
 576:	69 f7       	brne	.-38     	; 0x552 <__udivmodsi4_loop>
 578:	60 95       	com	r22
 57a:	70 95       	com	r23
 57c:	80 95       	com	r24
 57e:	90 95       	com	r25
 580:	9b 01       	movw	r18, r22
 582:	ac 01       	movw	r20, r24
 584:	bd 01       	movw	r22, r26
 586:	cf 01       	movw	r24, r30
 588:	08 95       	ret

0000058a <_exit>:
 58a:	f8 94       	cli

0000058c <__stop_program>:
 58c:	ff cf       	rjmp	.-2      	; 0x58c <__stop_program>
