===============================================================
This folder presents a conventional tesetbench based on Systemverilog for verification of a master implementation of Two-Wire Serial Register Interface.
