

================================================================
== Vitis HLS Report for 'mergeSort'
================================================================
* Date:           Fri Dec  9 10:27:50 2022

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        MergeSort
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.923 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------+------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                               |                                    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                    Instance                   |               Module               |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-----------------------------------------------+------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_mergeSort_Pipeline_VITIS_LOOP_39_6_fu_128  |mergeSort_Pipeline_VITIS_LOOP_39_6  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        |grp_mergeSort_Pipeline_VITIS_LOOP_22_3_fu_137  |mergeSort_Pipeline_VITIS_LOOP_22_3  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        |grp_mergeSort_Pipeline_VITIS_LOOP_29_4_fu_160  |mergeSort_Pipeline_VITIS_LOOP_29_4  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        |grp_mergeSort_Pipeline_VITIS_LOOP_31_5_fu_169  |mergeSort_Pipeline_VITIS_LOOP_31_5  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        |grp_mergeSort_Pipeline_VITIS_LOOP_42_7_fu_179  |mergeSort_Pipeline_VITIS_LOOP_42_7  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        +-----------------------------------------------+------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_7_1    |        ?|        ?|         ?|          -|          -|     ?|        no|
        | + VITIS_LOOP_10_2  |        ?|        ?|         ?|          -|          -|     ?|        no|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      0|    701|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        -|   -|    814|   1019|    -|
|Memory           |        0|   -|     32|     15|    0|
|Multiplexer      |        -|   -|      -|    240|    -|
|Register         |        -|   -|    600|      -|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        0|   0|   1446|   1975|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      120|  80|  35200|  17600|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        0|   0|      4|     11|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------------+------------------------------------+---------+----+-----+-----+-----+
    |                    Instance                   |               Module               | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------------------------------------+------------------------------------+---------+----+-----+-----+-----+
    |grp_mergeSort_Pipeline_VITIS_LOOP_22_3_fu_137  |mergeSort_Pipeline_VITIS_LOOP_22_3  |        0|   0|  259|  378|    0|
    |grp_mergeSort_Pipeline_VITIS_LOOP_29_4_fu_160  |mergeSort_Pipeline_VITIS_LOOP_29_4  |        0|   0|  195|  209|    0|
    |grp_mergeSort_Pipeline_VITIS_LOOP_31_5_fu_169  |mergeSort_Pipeline_VITIS_LOOP_31_5  |        0|   0|  195|  209|    0|
    |grp_mergeSort_Pipeline_VITIS_LOOP_39_6_fu_128  |mergeSort_Pipeline_VITIS_LOOP_39_6  |        0|   0|  131|  129|    0|
    |grp_mergeSort_Pipeline_VITIS_LOOP_42_7_fu_179  |mergeSort_Pipeline_VITIS_LOOP_42_7  |        0|   0|   34|   94|    0|
    +-----------------------------------------------+------------------------------------+---------+----+-----+-----+-----+
    |Total                                          |                                    |        0|   0|  814| 1019|    0|
    +-----------------------------------------------+------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +--------+------------------------------+---------+----+----+-----+------+-----+------+-------------+
    | Memory |            Module            | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------+------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |temp_U  |mergeSort_temp_RAM_AUTO_1R1W  |        0|  32|  15|    0|    30|   32|     1|          960|
    +--------+------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total   |                              |        0|  32|  15|    0|    30|   32|     1|          960|
    +--------+------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln13_fu_223_p2                |         +|   0|  0|  39|          32|           2|
    |add_ln29_fu_319_p2                |         +|   0|  0|  39|          32|          32|
    |add_ln31_1_fu_346_p2              |         +|   0|  0|  32|          32|          32|
    |add_ln31_fu_350_p2                |         +|   0|  0|  32|          32|          32|
    |add_ln35_1_fu_375_p2              |         +|   0|  0|  32|          32|          32|
    |add_ln35_fu_369_p2                |         +|   0|  0|  32|          32|          32|
    |h1_fu_271_p2                      |         +|   0|  0|  39|          32|           2|
    |h2_fu_249_p2                      |         +|   0|  0|  39|          32|          32|
    |l1_fu_381_p2                      |         +|   0|  0|  39|          32|           1|
    |l2_fu_229_p2                      |         +|   0|  0|  39|          32|          32|
    |sub7_fu_199_p2                    |         +|   0|  0|  39|          32|           2|
    |sub_ln22_fu_281_p2                |         -|   0|  0|  40|           1|          33|
    |sub_ln35_fu_364_p2                |         -|   0|  0|  39|           1|          32|
    |ap_block_state11_on_subcall_done  |       and|   0|  0|   2|           1|           1|
    |empty_fu_355_p2                   |      icmp|   0|  0|  18|          32|          32|
    |icmp_ln10_fu_234_p2               |      icmp|   0|  0|  18|          32|          32|
    |icmp_ln15_fu_253_p2               |      icmp|   0|  0|  18|          32|          32|
    |icmp_ln22_2_fu_328_p2             |      icmp|   0|  0|  29|          64|          64|
    |icmp_ln22_fu_288_p2               |      icmp|   0|  0|  18|          32|          32|
    |icmp_ln7_fu_218_p2                |      icmp|   0|  0|  18|          32|          32|
    |h2_1_fu_264_p3                    |    select|   0|  0|  32|           1|          32|
    |select_ln22_fu_338_p3             |    select|   0|  0|  32|           1|          32|
    |select_ln35_fu_359_p3             |    select|   0|  0|  32|           1|          32|
    |xor_ln15_fu_258_p2                |       xor|   0|  0|   2|           1|           2|
    |xor_ln22_fu_292_p2                |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 701|         584|         621|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------+----+-----------+-----+-----------+
    |                Name                | LUT| Input Size| Bits| Total Bits|
    +------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                           |  65|         15|    1|         15|
    |ap_phi_mux_k_4_lcssa_phi_fu_120_p4  |   9|          2|   32|         64|
    |arr_0_fu_38                         |   9|          2|   32|         64|
    |k_4_lcssa_reg_116                   |   9|          2|   32|         64|
    |k_4_reg_106                         |   9|          2|   32|         64|
    |k_reg_82                            |   9|          2|   32|         64|
    |l1_2_reg_94                         |   9|          2|   32|         64|
    |size_fu_34                          |   9|          2|   32|         64|
    |temp_address0                       |  31|          6|    5|         30|
    |temp_ce0                            |  31|          6|    1|          6|
    |temp_d0                             |  25|          5|   32|        160|
    |temp_we0                            |  25|          5|    1|          5|
    +------------------------------------+----+-----------+-----+-----------+
    |Total                               | 240|         51|  264|        664|
    +------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------------+----+----+-----+-----------+
    |                            Name                            | FF | LUT| Bits| Const Bits|
    +------------------------------------------------------------+----+----+-----+-----------+
    |add_ln13_reg_456                                            |  32|   0|   32|          0|
    |add_ln35_1_reg_540                                          |  32|   0|   32|          0|
    |ap_CS_fsm                                                   |  14|   0|   14|          0|
    |arr_0_fu_38                                                 |  32|   0|   32|          0|
    |arr_0_load11_reg_535                                        |  32|   0|   32|          0|
    |empty_reg_530                                               |   1|   0|    1|          0|
    |grp_mergeSort_Pipeline_VITIS_LOOP_22_3_fu_137_ap_start_reg  |   1|   0|    1|          0|
    |grp_mergeSort_Pipeline_VITIS_LOOP_29_4_fu_160_ap_start_reg  |   1|   0|    1|          0|
    |grp_mergeSort_Pipeline_VITIS_LOOP_31_5_fu_169_ap_start_reg  |   1|   0|    1|          0|
    |grp_mergeSort_Pipeline_VITIS_LOOP_39_6_fu_128_ap_start_reg  |   1|   0|    1|          0|
    |grp_mergeSort_Pipeline_VITIS_LOOP_42_7_fu_179_ap_start_reg  |   1|   0|    1|          0|
    |h1_reg_485                                                  |  32|   0|   32|          0|
    |h2_1_reg_476                                                |  32|   0|   32|          0|
    |icmp_ln22_1_loc_fu_42                                       |   1|   0|    1|          0|
    |icmp_ln22_reg_496                                           |   1|   0|    1|          0|
    |k_1_loc_fu_50                                               |  32|   0|   32|          0|
    |k_4_lcssa_reg_116                                           |  32|   0|   32|          0|
    |k_4_reg_106                                                 |  32|   0|   32|          0|
    |k_reg_82                                                    |  32|   0|   32|          0|
    |l1_2_reg_94                                                 |  32|   0|   32|          0|
    |l2_reg_462                                                  |  32|   0|   32|          0|
    |phi_ln22_1_loc_fu_58                                        |  32|   0|   32|          0|
    |reg_192                                                     |  32|   0|   32|          0|
    |select_ln22_reg_520                                         |  32|   0|   32|          0|
    |size_fu_34                                                  |  32|   0|   32|          0|
    |sub7_reg_445                                                |  32|   0|   32|          0|
    |sub_ln22_reg_491                                            |  33|   0|   33|          0|
    |xor_ln22_reg_500                                            |   1|   0|    1|          0|
    +------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                       | 600|   0|  600|          0|
    +------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------+-----+-----+------------+--------------+--------------+
|ap_clk     |   in|    1|  ap_ctrl_hs|     mergeSort|  return value|
|ap_rst     |   in|    1|  ap_ctrl_hs|     mergeSort|  return value|
|ap_start   |   in|    1|  ap_ctrl_hs|     mergeSort|  return value|
|ap_done    |  out|    1|  ap_ctrl_hs|     mergeSort|  return value|
|ap_idle    |  out|    1|  ap_ctrl_hs|     mergeSort|  return value|
|ap_ready   |  out|    1|  ap_ctrl_hs|     mergeSort|  return value|
|ap_return  |  out|   32|  ap_ctrl_hs|     mergeSort|  return value|
|arr_read   |   in|   32|     ap_none|      arr_read|        scalar|
|n          |   in|   32|     ap_none|             n|        scalar|
+-----------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 12 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 9 
8 --> 9 
9 --> 10 11 
10 --> 11 
11 --> 3 
12 --> 13 
13 --> 14 
14 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.55>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%size = alloca i32 1"   --->   Operation 15 'alloca' 'size' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%arr_0 = alloca i32 1"   --->   Operation 16 'alloca' 'arr_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%n_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %n"   --->   Operation 17 'read' 'n_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%arr_read_1 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arr_read"   --->   Operation 18 'read' 'arr_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%icmp_ln22_1_loc = alloca i64 1"   --->   Operation 19 'alloca' 'icmp_ln22_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%i_1_loc = alloca i64 1"   --->   Operation 20 'alloca' 'i_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%k_1_loc = alloca i64 1"   --->   Operation 21 'alloca' 'k_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%indvars_iv1_loc = alloca i64 1"   --->   Operation 22 'alloca' 'indvars_iv1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%phi_ln22_1_loc = alloca i64 1"   --->   Operation 23 'alloca' 'phi_ln22_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%phi_ln22_loc = alloca i64 1"   --->   Operation 24 'alloca' 'phi_ln22_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (2.32ns)   --->   "%temp = alloca i64 1" [mergesort.c:5]   --->   Operation 25 'alloca' 'temp' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 26 [1/1] (2.55ns)   --->   "%sub7 = add i32 %n_read, i32 4294967295"   --->   Operation 26 'add' 'sub7' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%store_ln7 = store i32 %arr_read_1, i32 %arr_0" [mergesort.c:7]   --->   Operation 27 'store' 'store_ln7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (1.58ns)   --->   "%store_ln7 = store i32 1, i32 %size" [mergesort.c:7]   --->   Operation 28 'store' 'store_ln7' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln7 = br void %for.cond" [mergesort.c:7]   --->   Operation 29 'br' 'br_ln7' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.55>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%size_1 = load i32 %size" [mergesort.c:7]   --->   Operation 30 'load' 'size_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (2.47ns)   --->   "%icmp_ln7 = icmp_slt  i32 %size_1, i32 %n_read" [mergesort.c:7]   --->   Operation 31 'icmp' 'icmp_ln7' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln7 = br i1 %icmp_ln7, void %for.end70, void %VITIS_LOOP_10_2" [mergesort.c:7]   --->   Operation 32 'br' 'br_ln7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%specloopname_ln5 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [mergesort.c:5]   --->   Operation 33 'specloopname' 'specloopname_ln5' <Predicate = (icmp_ln7)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (2.55ns)   --->   "%add_ln13 = add i32 %size_1, i32 4294967295" [mergesort.c:13]   --->   Operation 34 'add' 'add_ln13' <Predicate = (icmp_ln7)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (1.58ns)   --->   "%br_ln10 = br void %while.cond" [mergesort.c:10]   --->   Operation 35 'br' 'br_ln10' <Predicate = (icmp_ln7)> <Delay = 1.58>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%arr_0_load_1 = load i32 %arr_0" [mergesort.c:46]   --->   Operation 36 'load' 'arr_0_load_1' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%ret_ln46 = ret i32 %arr_0_load_1" [mergesort.c:46]   --->   Operation 37 'ret' 'ret_ln46' <Predicate = (!icmp_ln7)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.61>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%k = phi i32 0, void %VITIS_LOOP_10_2, i32 %k_4_lcssa, void %while.end47" [mergesort.c:35]   --->   Operation 38 'phi' 'k' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%l1_2 = phi i32 0, void %VITIS_LOOP_10_2, i32 %l1, void %while.end47"   --->   Operation 39 'phi' 'l1_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (2.55ns)   --->   "%l2 = add i32 %l1_2, i32 %size_1" [mergesort.c:10]   --->   Operation 40 'add' 'l2' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (2.47ns)   --->   "%icmp_ln10 = icmp_slt  i32 %l2, i32 %n_read" [mergesort.c:10]   --->   Operation 41 'icmp' 'icmp_ln10' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln10 = br i1 %icmp_ln10, void %VITIS_LOOP_39_6, void %while.body" [mergesort.c:10]   --->   Operation 42 'br' 'br_ln10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%arr_0_load = load i32 %arr_0"   --->   Operation 43 'load' 'arr_0_load' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 44 [2/2] (1.58ns)   --->   "%call_ln35 = call void @mergeSort_Pipeline_VITIS_LOOP_39_6, i32 %k, i32 %n_read, i32 %temp, i32 %arr_0_load" [mergesort.c:35]   --->   Operation 44 'call' 'call_ln35' <Predicate = (!icmp_ln10)> <Delay = 1.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%size_2 = shl i32 %size_1, i32 1" [mergesort.c:7]   --->   Operation 45 'shl' 'size_2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (1.58ns)   --->   "%store_ln7 = store i32 %size_2, i32 %size" [mergesort.c:7]   --->   Operation 46 'store' 'store_ln7' <Predicate = (!icmp_ln10)> <Delay = 1.58>

State 4 <SV = 3> <Delay = 6.00>
ST_4 : Operation 47 [1/1] (2.55ns)   --->   "%h2 = add i32 %l2, i32 %add_ln13" [mergesort.c:13]   --->   Operation 47 'add' 'h2' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 48 [1/1] (2.47ns)   --->   "%icmp_ln15 = icmp_slt  i32 %h2, i32 %n_read" [mergesort.c:15]   --->   Operation 48 'icmp' 'icmp_ln15' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node h2_1)   --->   "%xor_ln15 = xor i1 %icmp_ln15, i1 1" [mergesort.c:15]   --->   Operation 49 'xor' 'xor_ln15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 50 [1/1] (0.97ns) (out node of the LUT)   --->   "%h2_1 = select i1 %xor_ln15, i32 %sub7, i32 %h2" [mergesort.c:15]   --->   Operation 50 'select' 'h2_1' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 5 <SV = 4> <Delay = 5.03>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%arr_0_load_2 = load i32 %arr_0"   --->   Operation 51 'load' 'arr_0_load_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 52 [1/1] (2.55ns)   --->   "%h1 = add i32 %l2, i32 4294967295" [mergesort.c:11]   --->   Operation 52 'add' 'h1' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%sext_ln22 = sext i32 %l1_2" [mergesort.c:22]   --->   Operation 53 'sext' 'sext_ln22' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (2.55ns)   --->   "%sub_ln22 = sub i33 1, i33 %sext_ln22" [mergesort.c:22]   --->   Operation 54 'sub' 'sub_ln22' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.59> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 55 [1/1] (2.47ns)   --->   "%icmp_ln22 = icmp_slt  i32 %h2_1, i32 %l2" [mergesort.c:22]   --->   Operation 55 'icmp' 'icmp_ln22' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 56 [1/1] (0.97ns)   --->   "%xor_ln22 = xor i1 %icmp_ln22, i1 1" [mergesort.c:22]   --->   Operation 56 'xor' 'xor_ln22' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 57 [2/2] (1.58ns)   --->   "%call_ln35 = call void @mergeSort_Pipeline_VITIS_LOOP_22_3, i32 %k, i33 %sub_ln22, i32 %l1_2, i32 %k, i32 %l1_2, i32 %h1, i1 %xor_ln22, i32 %temp, i32 %arr_0_load_2, i32 %phi_ln22_loc, i32 %phi_ln22_1_loc, i64 %indvars_iv1_loc, i32 %k_1_loc, i32 %i_1_loc, i1 %icmp_ln22_1_loc" [mergesort.c:35]   --->   Operation 57 'call' 'call_ln35' <Predicate = true> <Delay = 1.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 4.42>
ST_6 : Operation 58 [1/2] (4.42ns)   --->   "%call_ln35 = call void @mergeSort_Pipeline_VITIS_LOOP_22_3, i32 %k, i33 %sub_ln22, i32 %l1_2, i32 %k, i32 %l1_2, i32 %h1, i1 %xor_ln22, i32 %temp, i32 %arr_0_load_2, i32 %phi_ln22_loc, i32 %phi_ln22_1_loc, i64 %indvars_iv1_loc, i32 %k_1_loc, i32 %i_1_loc, i1 %icmp_ln22_1_loc" [mergesort.c:35]   --->   Operation 58 'call' 'call_ln35' <Predicate = true> <Delay = 4.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 6.02>
ST_7 : Operation 59 [1/1] (0.00ns)   --->   "%specloopname_ln11 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [mergesort.c:11]   --->   Operation 59 'specloopname' 'specloopname_ln11' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 60 [1/1] (0.00ns)   --->   "%phi_ln22_loc_load = load i32 %phi_ln22_loc"   --->   Operation 60 'load' 'phi_ln22_loc_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 61 [1/1] (0.00ns)   --->   "%phi_ln22_1_loc_load = load i32 %phi_ln22_1_loc"   --->   Operation 61 'load' 'phi_ln22_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 62 [1/1] (0.00ns)   --->   "%indvars_iv1_loc_load = load i64 %indvars_iv1_loc"   --->   Operation 62 'load' 'indvars_iv1_loc_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 63 [1/1] (0.00ns)   --->   "%k_1_loc_load = load i32 %k_1_loc"   --->   Operation 63 'load' 'k_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 64 [1/1] (0.00ns)   --->   "%i_1_loc_load = load i32 %i_1_loc"   --->   Operation 64 'load' 'i_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 65 [1/1] (0.00ns)   --->   "%icmp_ln22_1_loc_load = load i1 %icmp_ln22_1_loc"   --->   Operation 65 'load' 'icmp_ln22_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 66 [1/1] (1.58ns)   --->   "%br_ln29 = br i1 %icmp_ln22_1_loc_load, void %VITIS_LOOP_31_5, void %while.body30.lr.ph" [mergesort.c:29]   --->   Operation 66 'br' 'br_ln29' <Predicate = true> <Delay = 1.58>
ST_7 : Operation 67 [1/1] (2.55ns)   --->   "%add_ln29 = add i32 %l1_2, i32 %add_ln13" [mergesort.c:29]   --->   Operation 67 'add' 'add_ln29' <Predicate = (icmp_ln22_1_loc_load)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 68 [1/1] (0.00ns)   --->   "%sext_ln22_1 = sext i32 %add_ln29" [mergesort.c:22]   --->   Operation 68 'sext' 'sext_ln22_1' <Predicate = (icmp_ln22_1_loc_load)> <Delay = 0.00>
ST_7 : Operation 69 [1/1] (2.77ns)   --->   "%icmp_ln22_2 = icmp_sgt  i64 %indvars_iv1_loc_load, i64 %sext_ln22_1" [mergesort.c:22]   --->   Operation 69 'icmp' 'icmp_ln22_2' <Predicate = (icmp_ln22_1_loc_load)> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 70 [1/1] (0.00ns)   --->   "%trunc_ln22 = trunc i64 %indvars_iv1_loc_load" [mergesort.c:22]   --->   Operation 70 'trunc' 'trunc_ln22' <Predicate = (icmp_ln22_1_loc_load)> <Delay = 0.00>
ST_7 : Operation 71 [1/1] (0.69ns)   --->   "%select_ln22 = select i1 %icmp_ln22_2, i32 %trunc_ln22, i32 %add_ln29" [mergesort.c:22]   --->   Operation 71 'select' 'select_ln22' <Predicate = (icmp_ln22_1_loc_load)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 72 [2/2] (1.58ns)   --->   "%call_ln11 = call void @mergeSort_Pipeline_VITIS_LOOP_29_4, i32 %k_1_loc_load, i32 %i_1_loc_load, i32 %temp, i32 %arr_0_load_2, i32 %h1" [mergesort.c:11]   --->   Operation 72 'call' 'call_ln11' <Predicate = (icmp_ln22_1_loc_load)> <Delay = 1.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 4.37>
ST_8 : Operation 73 [1/2] (0.00ns)   --->   "%call_ln11 = call void @mergeSort_Pipeline_VITIS_LOOP_29_4, i32 %k_1_loc_load, i32 %i_1_loc_load, i32 %temp, i32 %arr_0_load_2, i32 %h1" [mergesort.c:11]   --->   Operation 73 'call' 'call_ln11' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 74 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln31_1 = add i32 %phi_ln22_1_loc_load, i32 %phi_ln22_loc_load" [mergesort.c:31]   --->   Operation 74 'add' 'add_ln31_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 75 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln31 = add i32 %add_ln31_1, i32 %select_ln22" [mergesort.c:31]   --->   Operation 75 'add' 'add_ln31' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 76 [1/1] (1.58ns)   --->   "%br_ln31 = br void %VITIS_LOOP_31_5" [mergesort.c:31]   --->   Operation 76 'br' 'br_ln31' <Predicate = true> <Delay = 1.58>

State 9 <SV = 8> <Delay = 2.47>
ST_9 : Operation 77 [1/1] (0.00ns)   --->   "%k_4 = phi i32 %add_ln31, void %while.body30.lr.ph, i32 %k_1_loc_load, void %while.body" [mergesort.c:31]   --->   Operation 77 'phi' 'k_4' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 78 [1/1] (1.58ns)   --->   "%br_ln31 = br i1 %icmp_ln22, void %while.body40.lr.ph, void %while.end47" [mergesort.c:31]   --->   Operation 78 'br' 'br_ln31' <Predicate = true> <Delay = 1.58>
ST_9 : Operation 79 [1/1] (2.47ns)   --->   "%empty = icmp_sgt  i32 %h2_1, i32 %l2" [mergesort.c:15]   --->   Operation 79 'icmp' 'empty' <Predicate = (!icmp_ln22)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.92>
ST_10 : Operation 80 [1/1] (0.00ns)   --->   "%arr_0_load11 = load i32 %arr_0"   --->   Operation 80 'load' 'arr_0_load11' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 81 [1/1] (0.69ns)   --->   "%select_ln35 = select i1 %empty, i32 %h2_1, i32 %l2" [mergesort.c:35]   --->   Operation 81 'select' 'select_ln35' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 82 [1/1] (2.55ns)   --->   "%sub_ln35 = sub i32 1, i32 %l2" [mergesort.c:35]   --->   Operation 82 'sub' 'sub_ln35' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 83 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln35 = add i32 %select_ln35, i32 %k_4" [mergesort.c:35]   --->   Operation 83 'add' 'add_ln35' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 84 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln35_1 = add i32 %add_ln35, i32 %sub_ln35" [mergesort.c:35]   --->   Operation 84 'add' 'add_ln35_1' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 85 [2/2] (1.58ns)   --->   "%call_ln31 = call void @mergeSort_Pipeline_VITIS_LOOP_31_5, i32 %k_4, i32 %l2, i32 %temp, i32 %arr_0_load11, i32 %h2_1" [mergesort.c:31]   --->   Operation 85 'call' 'call_ln31' <Predicate = true> <Delay = 1.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 2.55>
ST_11 : Operation 86 [1/2] (0.00ns)   --->   "%call_ln31 = call void @mergeSort_Pipeline_VITIS_LOOP_31_5, i32 %k_4, i32 %l2, i32 %temp, i32 %arr_0_load11, i32 %h2_1" [mergesort.c:31]   --->   Operation 86 'call' 'call_ln31' <Predicate = (!icmp_ln22)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 87 [1/1] (1.58ns)   --->   "%br_ln0 = br void %while.end47"   --->   Operation 87 'br' 'br_ln0' <Predicate = (!icmp_ln22)> <Delay = 1.58>
ST_11 : Operation 88 [1/1] (0.00ns)   --->   "%k_4_lcssa = phi i32 %add_ln35_1, void %while.body40.lr.ph, i32 %k_4, void %VITIS_LOOP_31_5"   --->   Operation 88 'phi' 'k_4_lcssa' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 89 [1/1] (2.55ns)   --->   "%l1 = add i32 %h2_1, i32 1" [mergesort.c:35]   --->   Operation 89 'add' 'l1' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 90 [1/1] (0.00ns)   --->   "%br_ln10 = br void %while.cond" [mergesort.c:10]   --->   Operation 90 'br' 'br_ln10' <Predicate = true> <Delay = 0.00>

State 12 <SV = 3> <Delay = 0.00>
ST_12 : Operation 91 [1/2] (0.00ns)   --->   "%call_ln35 = call void @mergeSort_Pipeline_VITIS_LOOP_39_6, i32 %k, i32 %n_read, i32 %temp, i32 %arr_0_load" [mergesort.c:35]   --->   Operation 91 'call' 'call_ln35' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 4> <Delay = 4.06>
ST_13 : Operation 92 [2/2] (4.06ns)   --->   "%call_ln0 = call void @mergeSort_Pipeline_VITIS_LOOP_42_7, i32 %n_read, i32 %temp, i32 %arr_0"   --->   Operation 92 'call' 'call_ln0' <Predicate = true> <Delay = 4.06> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 5> <Delay = 0.00>
ST_14 : Operation 93 [1/2] (0.00ns)   --->   "%call_ln0 = call void @mergeSort_Pipeline_VITIS_LOOP_42_7, i32 %n_read, i32 %temp, i32 %arr_0"   --->   Operation 93 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 94 [1/1] (0.00ns)   --->   "%br_ln7 = br void %for.cond" [mergesort.c:7]   --->   Operation 94 'br' 'br_ln7' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ arr_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ n]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
size                 (alloca      ) [ 011111111111111]
arr_0                (alloca      ) [ 011111111111111]
n_read               (read        ) [ 001111111111111]
arr_read_1           (read        ) [ 000000000000000]
icmp_ln22_1_loc      (alloca      ) [ 001111111111111]
i_1_loc              (alloca      ) [ 001111111111111]
k_1_loc              (alloca      ) [ 001111111111111]
indvars_iv1_loc      (alloca      ) [ 001111111111111]
phi_ln22_1_loc       (alloca      ) [ 001111111111111]
phi_ln22_loc         (alloca      ) [ 001111111111111]
temp                 (alloca      ) [ 001111111111111]
sub7                 (add         ) [ 001111111111111]
store_ln7            (store       ) [ 000000000000000]
store_ln7            (store       ) [ 000000000000000]
br_ln7               (br          ) [ 000000000000000]
size_1               (load        ) [ 000111111111000]
icmp_ln7             (icmp        ) [ 001111111111111]
br_ln7               (br          ) [ 000000000000000]
specloopname_ln5     (specloopname) [ 000000000000000]
add_ln13             (add         ) [ 000111111111000]
br_ln10              (br          ) [ 001111111111111]
arr_0_load_1         (load        ) [ 000000000000000]
ret_ln46             (ret         ) [ 000000000000000]
k                    (phi         ) [ 000111100000100]
l1_2                 (phi         ) [ 000111110000000]
l2                   (add         ) [ 000011111111000]
icmp_ln10            (icmp        ) [ 001111111111111]
br_ln10              (br          ) [ 000000000000000]
arr_0_load           (load        ) [ 000000000000100]
size_2               (shl         ) [ 000000000000000]
store_ln7            (store       ) [ 000000000000000]
h2                   (add         ) [ 000000000000000]
icmp_ln15            (icmp        ) [ 000000000000000]
xor_ln15             (xor         ) [ 000000000000000]
h2_1                 (select      ) [ 000001111111000]
arr_0_load_2         (load        ) [ 000000111000000]
h1                   (add         ) [ 000000111000000]
sext_ln22            (sext        ) [ 000000000000000]
sub_ln22             (sub         ) [ 000000100000000]
icmp_ln22            (icmp        ) [ 000000111111000]
xor_ln22             (xor         ) [ 000000100000000]
call_ln35            (call        ) [ 000000000000000]
specloopname_ln11    (specloopname) [ 000000000000000]
phi_ln22_loc_load    (load        ) [ 000000001000000]
phi_ln22_1_loc_load  (load        ) [ 000000001000000]
indvars_iv1_loc_load (load        ) [ 000000000000000]
k_1_loc_load         (load        ) [ 001111111111111]
i_1_loc_load         (load        ) [ 000000001000000]
icmp_ln22_1_loc_load (load        ) [ 001111111111111]
br_ln29              (br          ) [ 001111111111111]
add_ln29             (add         ) [ 000000000000000]
sext_ln22_1          (sext        ) [ 000000000000000]
icmp_ln22_2          (icmp        ) [ 000000000000000]
trunc_ln22           (trunc       ) [ 000000000000000]
select_ln22          (select      ) [ 000000001000000]
call_ln11            (call        ) [ 000000000000000]
add_ln31_1           (add         ) [ 000000000000000]
add_ln31             (add         ) [ 001111111111111]
br_ln31              (br          ) [ 001111111111111]
k_4                  (phi         ) [ 000000000111000]
br_ln31              (br          ) [ 001111111111111]
empty                (icmp        ) [ 000000000010000]
arr_0_load11         (load        ) [ 001111111101111]
select_ln35          (select      ) [ 000000000000000]
sub_ln35             (sub         ) [ 000000000000000]
add_ln35             (add         ) [ 000000000000000]
add_ln35_1           (add         ) [ 001111111101111]
call_ln31            (call        ) [ 000000000000000]
br_ln0               (br          ) [ 000000000000000]
k_4_lcssa            (phi         ) [ 001100000011111]
l1                   (add         ) [ 001111111111111]
br_ln10              (br          ) [ 001111111111111]
call_ln35            (call        ) [ 000000000000000]
call_ln0             (call        ) [ 000000000000000]
br_ln7               (br          ) [ 000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="arr_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="n">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="n"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mergeSort_Pipeline_VITIS_LOOP_39_6"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mergeSort_Pipeline_VITIS_LOOP_22_3"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mergeSort_Pipeline_VITIS_LOOP_29_4"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mergeSort_Pipeline_VITIS_LOOP_31_5"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mergeSort_Pipeline_VITIS_LOOP_42_7"/></StgValue>
</bind>
</comp>

<comp id="34" class="1004" name="size_fu_34">
<pin_list>
<pin id="35" dir="0" index="0" bw="1" slack="0"/>
<pin id="36" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="size/1 "/>
</bind>
</comp>

<comp id="38" class="1004" name="arr_0_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="1" slack="0"/>
<pin id="40" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="arr_0/1 "/>
</bind>
</comp>

<comp id="42" class="1004" name="icmp_ln22_1_loc_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="1" slack="0"/>
<pin id="44" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="icmp_ln22_1_loc/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="i_1_loc_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="1" slack="0"/>
<pin id="48" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_1_loc/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="k_1_loc_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="1" slack="0"/>
<pin id="52" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k_1_loc/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="indvars_iv1_loc_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="1" index="1" bw="64" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvars_iv1_loc/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="phi_ln22_1_loc_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="phi_ln22_1_loc/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="phi_ln22_loc_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="phi_ln22_loc/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="temp_alloca_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="n_read_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="32" slack="0"/>
<pin id="72" dir="0" index="1" bw="32" slack="0"/>
<pin id="73" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="n_read/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="arr_read_1_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="32" slack="0"/>
<pin id="78" dir="0" index="1" bw="32" slack="0"/>
<pin id="79" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arr_read_1/1 "/>
</bind>
</comp>

<comp id="82" class="1005" name="k_reg_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="32" slack="1"/>
<pin id="84" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="k (phireg) "/>
</bind>
</comp>

<comp id="86" class="1004" name="k_phi_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="1"/>
<pin id="88" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="89" dir="0" index="2" bw="32" slack="1"/>
<pin id="90" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="91" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k/3 "/>
</bind>
</comp>

<comp id="94" class="1005" name="l1_2_reg_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="32" slack="1"/>
<pin id="96" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="l1_2 (phireg) "/>
</bind>
</comp>

<comp id="98" class="1004" name="l1_2_phi_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="1"/>
<pin id="100" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="101" dir="0" index="2" bw="32" slack="1"/>
<pin id="102" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="103" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="l1_2/3 "/>
</bind>
</comp>

<comp id="106" class="1005" name="k_4_reg_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="32" slack="1"/>
<pin id="108" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="k_4 (phireg) "/>
</bind>
</comp>

<comp id="109" class="1004" name="k_4_phi_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="32" slack="1"/>
<pin id="111" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="112" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="113" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="114" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k_4/9 "/>
</bind>
</comp>

<comp id="116" class="1005" name="k_4_lcssa_reg_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="32" slack="1"/>
<pin id="118" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="k_4_lcssa (phireg) "/>
</bind>
</comp>

<comp id="120" class="1004" name="k_4_lcssa_phi_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="32" slack="1"/>
<pin id="122" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="123" dir="0" index="2" bw="32" slack="2"/>
<pin id="124" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="125" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k_4_lcssa/11 "/>
</bind>
</comp>

<comp id="128" class="1004" name="grp_mergeSort_Pipeline_VITIS_LOOP_39_6_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="0" slack="0"/>
<pin id="130" dir="0" index="1" bw="32" slack="0"/>
<pin id="131" dir="0" index="2" bw="32" slack="2"/>
<pin id="132" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="133" dir="0" index="4" bw="32" slack="0"/>
<pin id="134" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln35/3 "/>
</bind>
</comp>

<comp id="137" class="1004" name="grp_mergeSort_Pipeline_VITIS_LOOP_22_3_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="0" slack="0"/>
<pin id="139" dir="0" index="1" bw="32" slack="2"/>
<pin id="140" dir="0" index="2" bw="33" slack="0"/>
<pin id="141" dir="0" index="3" bw="32" slack="2"/>
<pin id="142" dir="0" index="4" bw="32" slack="2"/>
<pin id="143" dir="0" index="5" bw="32" slack="2"/>
<pin id="144" dir="0" index="6" bw="32" slack="0"/>
<pin id="145" dir="0" index="7" bw="1" slack="0"/>
<pin id="146" dir="0" index="8" bw="32" slack="2147483647"/>
<pin id="147" dir="0" index="9" bw="32" slack="0"/>
<pin id="148" dir="0" index="10" bw="32" slack="4"/>
<pin id="149" dir="0" index="11" bw="32" slack="4"/>
<pin id="150" dir="0" index="12" bw="64" slack="4"/>
<pin id="151" dir="0" index="13" bw="32" slack="4"/>
<pin id="152" dir="0" index="14" bw="32" slack="4"/>
<pin id="153" dir="0" index="15" bw="1" slack="4"/>
<pin id="154" dir="1" index="16" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln35/5 "/>
</bind>
</comp>

<comp id="160" class="1004" name="grp_mergeSort_Pipeline_VITIS_LOOP_29_4_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="0" slack="0"/>
<pin id="162" dir="0" index="1" bw="32" slack="0"/>
<pin id="163" dir="0" index="2" bw="32" slack="0"/>
<pin id="164" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="165" dir="0" index="4" bw="32" slack="2"/>
<pin id="166" dir="0" index="5" bw="32" slack="2"/>
<pin id="167" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln11/7 "/>
</bind>
</comp>

<comp id="169" class="1004" name="grp_mergeSort_Pipeline_VITIS_LOOP_31_5_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="0" slack="0"/>
<pin id="171" dir="0" index="1" bw="32" slack="1"/>
<pin id="172" dir="0" index="2" bw="32" slack="7"/>
<pin id="173" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="174" dir="0" index="4" bw="32" slack="0"/>
<pin id="175" dir="0" index="5" bw="32" slack="6"/>
<pin id="176" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln31/10 "/>
</bind>
</comp>

<comp id="179" class="1004" name="grp_mergeSort_Pipeline_VITIS_LOOP_42_7_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="0" slack="0"/>
<pin id="181" dir="0" index="1" bw="32" slack="4"/>
<pin id="182" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="183" dir="0" index="3" bw="32" slack="4"/>
<pin id="184" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/13 "/>
</bind>
</comp>

<comp id="186" class="1004" name="grp_load_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="32" slack="1"/>
<pin id="188" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arr_0_load_1/2 arr_0_load/3 arr_0_load_2/5 arr_0_load11/10 "/>
</bind>
</comp>

<comp id="192" class="1005" name="reg_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="32" slack="1"/>
<pin id="194" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="arr_0_load arr_0_load_2 "/>
</bind>
</comp>

<comp id="199" class="1004" name="sub7_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="32" slack="0"/>
<pin id="201" dir="0" index="1" bw="1" slack="0"/>
<pin id="202" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sub7/1 "/>
</bind>
</comp>

<comp id="205" class="1004" name="store_ln7_store_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="32" slack="0"/>
<pin id="207" dir="0" index="1" bw="32" slack="0"/>
<pin id="208" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln7/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="store_ln7_store_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="1" slack="0"/>
<pin id="212" dir="0" index="1" bw="32" slack="0"/>
<pin id="213" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln7/1 "/>
</bind>
</comp>

<comp id="215" class="1004" name="size_1_load_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="32" slack="1"/>
<pin id="217" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="size_1/2 "/>
</bind>
</comp>

<comp id="218" class="1004" name="icmp_ln7_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="32" slack="0"/>
<pin id="220" dir="0" index="1" bw="32" slack="1"/>
<pin id="221" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln7/2 "/>
</bind>
</comp>

<comp id="223" class="1004" name="add_ln13_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="32" slack="0"/>
<pin id="225" dir="0" index="1" bw="1" slack="0"/>
<pin id="226" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln13/2 "/>
</bind>
</comp>

<comp id="229" class="1004" name="l2_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="32" slack="0"/>
<pin id="231" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="232" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="l2/3 "/>
</bind>
</comp>

<comp id="234" class="1004" name="icmp_ln10_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="32" slack="0"/>
<pin id="236" dir="0" index="1" bw="32" slack="2"/>
<pin id="237" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln10/3 "/>
</bind>
</comp>

<comp id="239" class="1004" name="size_2_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="241" dir="0" index="1" bw="1" slack="0"/>
<pin id="242" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="size_2/3 "/>
</bind>
</comp>

<comp id="244" class="1004" name="store_ln7_store_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="32" slack="0"/>
<pin id="246" dir="0" index="1" bw="32" slack="2"/>
<pin id="247" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln7/3 "/>
</bind>
</comp>

<comp id="249" class="1004" name="h2_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="32" slack="1"/>
<pin id="251" dir="0" index="1" bw="32" slack="2"/>
<pin id="252" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="h2/4 "/>
</bind>
</comp>

<comp id="253" class="1004" name="icmp_ln15_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="32" slack="0"/>
<pin id="255" dir="0" index="1" bw="32" slack="3"/>
<pin id="256" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln15/4 "/>
</bind>
</comp>

<comp id="258" class="1004" name="xor_ln15_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="1" slack="0"/>
<pin id="260" dir="0" index="1" bw="1" slack="0"/>
<pin id="261" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln15/4 "/>
</bind>
</comp>

<comp id="264" class="1004" name="h2_1_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="1" slack="0"/>
<pin id="266" dir="0" index="1" bw="32" slack="3"/>
<pin id="267" dir="0" index="2" bw="32" slack="0"/>
<pin id="268" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="h2_1/4 "/>
</bind>
</comp>

<comp id="271" class="1004" name="h1_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="32" slack="2"/>
<pin id="273" dir="0" index="1" bw="1" slack="0"/>
<pin id="274" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="h1/5 "/>
</bind>
</comp>

<comp id="277" class="1004" name="sext_ln22_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="32" slack="2"/>
<pin id="279" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln22/5 "/>
</bind>
</comp>

<comp id="281" class="1004" name="sub_ln22_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="1" slack="0"/>
<pin id="283" dir="0" index="1" bw="32" slack="0"/>
<pin id="284" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln22/5 "/>
</bind>
</comp>

<comp id="288" class="1004" name="icmp_ln22_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="32" slack="1"/>
<pin id="290" dir="0" index="1" bw="32" slack="2"/>
<pin id="291" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln22/5 "/>
</bind>
</comp>

<comp id="292" class="1004" name="xor_ln22_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="1" slack="0"/>
<pin id="294" dir="0" index="1" bw="1" slack="0"/>
<pin id="295" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln22/5 "/>
</bind>
</comp>

<comp id="299" class="1004" name="phi_ln22_loc_load_load_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="32" slack="6"/>
<pin id="301" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="phi_ln22_loc_load/7 "/>
</bind>
</comp>

<comp id="302" class="1004" name="phi_ln22_1_loc_load_load_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="32" slack="6"/>
<pin id="304" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="phi_ln22_1_loc_load/7 "/>
</bind>
</comp>

<comp id="305" class="1004" name="indvars_iv1_loc_load_load_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="64" slack="6"/>
<pin id="307" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvars_iv1_loc_load/7 "/>
</bind>
</comp>

<comp id="308" class="1004" name="k_1_loc_load_load_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="32" slack="6"/>
<pin id="310" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="k_1_loc_load/7 "/>
</bind>
</comp>

<comp id="312" class="1004" name="i_1_loc_load_load_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="32" slack="6"/>
<pin id="314" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1_loc_load/7 "/>
</bind>
</comp>

<comp id="316" class="1004" name="icmp_ln22_1_loc_load_load_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="1" slack="6"/>
<pin id="318" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="icmp_ln22_1_loc_load/7 "/>
</bind>
</comp>

<comp id="319" class="1004" name="add_ln29_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="32" slack="4"/>
<pin id="321" dir="0" index="1" bw="32" slack="5"/>
<pin id="322" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln29/7 "/>
</bind>
</comp>

<comp id="324" class="1004" name="sext_ln22_1_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="32" slack="0"/>
<pin id="326" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln22_1/7 "/>
</bind>
</comp>

<comp id="328" class="1004" name="icmp_ln22_2_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="64" slack="0"/>
<pin id="330" dir="0" index="1" bw="64" slack="0"/>
<pin id="331" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln22_2/7 "/>
</bind>
</comp>

<comp id="334" class="1004" name="trunc_ln22_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="64" slack="0"/>
<pin id="336" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln22/7 "/>
</bind>
</comp>

<comp id="338" class="1004" name="select_ln22_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="1" slack="0"/>
<pin id="340" dir="0" index="1" bw="32" slack="0"/>
<pin id="341" dir="0" index="2" bw="32" slack="0"/>
<pin id="342" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln22/7 "/>
</bind>
</comp>

<comp id="346" class="1004" name="add_ln31_1_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="348" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="349" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln31_1/8 "/>
</bind>
</comp>

<comp id="350" class="1004" name="add_ln31_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="32" slack="0"/>
<pin id="352" dir="0" index="1" bw="32" slack="1"/>
<pin id="353" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln31/8 "/>
</bind>
</comp>

<comp id="355" class="1004" name="empty_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="32" slack="5"/>
<pin id="357" dir="0" index="1" bw="32" slack="6"/>
<pin id="358" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="empty/9 "/>
</bind>
</comp>

<comp id="359" class="1004" name="select_ln35_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="1" slack="1"/>
<pin id="361" dir="0" index="1" bw="32" slack="6"/>
<pin id="362" dir="0" index="2" bw="32" slack="7"/>
<pin id="363" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln35/10 "/>
</bind>
</comp>

<comp id="364" class="1004" name="sub_ln35_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="1" slack="0"/>
<pin id="366" dir="0" index="1" bw="32" slack="7"/>
<pin id="367" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln35/10 "/>
</bind>
</comp>

<comp id="369" class="1004" name="add_ln35_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="32" slack="0"/>
<pin id="371" dir="0" index="1" bw="32" slack="1"/>
<pin id="372" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln35/10 "/>
</bind>
</comp>

<comp id="375" class="1004" name="add_ln35_1_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="32" slack="0"/>
<pin id="377" dir="0" index="1" bw="32" slack="0"/>
<pin id="378" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln35_1/10 "/>
</bind>
</comp>

<comp id="381" class="1004" name="l1_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="32" slack="7"/>
<pin id="383" dir="0" index="1" bw="1" slack="0"/>
<pin id="384" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="l1/11 "/>
</bind>
</comp>

<comp id="386" class="1005" name="size_reg_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="32" slack="0"/>
<pin id="388" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="size "/>
</bind>
</comp>

<comp id="393" class="1005" name="arr_0_reg_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="32" slack="0"/>
<pin id="395" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="arr_0 "/>
</bind>
</comp>

<comp id="400" class="1005" name="n_read_reg_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="32" slack="1"/>
<pin id="402" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="n_read "/>
</bind>
</comp>

<comp id="409" class="1005" name="icmp_ln22_1_loc_reg_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="1" slack="4"/>
<pin id="411" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="icmp_ln22_1_loc "/>
</bind>
</comp>

<comp id="415" class="1005" name="i_1_loc_reg_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="32" slack="4"/>
<pin id="417" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="i_1_loc "/>
</bind>
</comp>

<comp id="421" class="1005" name="k_1_loc_reg_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="32" slack="4"/>
<pin id="423" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="k_1_loc "/>
</bind>
</comp>

<comp id="427" class="1005" name="indvars_iv1_loc_reg_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="64" slack="4"/>
<pin id="429" dir="1" index="1" bw="64" slack="4"/>
</pin_list>
<bind>
<opset="indvars_iv1_loc "/>
</bind>
</comp>

<comp id="433" class="1005" name="phi_ln22_1_loc_reg_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="32" slack="4"/>
<pin id="435" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="phi_ln22_1_loc "/>
</bind>
</comp>

<comp id="439" class="1005" name="phi_ln22_loc_reg_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="32" slack="4"/>
<pin id="441" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="phi_ln22_loc "/>
</bind>
</comp>

<comp id="445" class="1005" name="sub7_reg_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="32" slack="3"/>
<pin id="447" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="sub7 "/>
</bind>
</comp>

<comp id="456" class="1005" name="add_ln13_reg_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="32" slack="2"/>
<pin id="458" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="add_ln13 "/>
</bind>
</comp>

<comp id="462" class="1005" name="l2_reg_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="32" slack="1"/>
<pin id="464" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="l2 "/>
</bind>
</comp>

<comp id="476" class="1005" name="h2_1_reg_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="32" slack="1"/>
<pin id="478" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="h2_1 "/>
</bind>
</comp>

<comp id="485" class="1005" name="h1_reg_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="32" slack="1"/>
<pin id="487" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="h1 "/>
</bind>
</comp>

<comp id="491" class="1005" name="sub_ln22_reg_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="33" slack="1"/>
<pin id="493" dir="1" index="1" bw="33" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln22 "/>
</bind>
</comp>

<comp id="496" class="1005" name="icmp_ln22_reg_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="1" slack="4"/>
<pin id="498" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln22 "/>
</bind>
</comp>

<comp id="500" class="1005" name="xor_ln22_reg_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="1" slack="1"/>
<pin id="502" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln22 "/>
</bind>
</comp>

<comp id="520" class="1005" name="select_ln22_reg_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="32" slack="1"/>
<pin id="522" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln22 "/>
</bind>
</comp>

<comp id="525" class="1005" name="add_ln31_reg_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="32" slack="1"/>
<pin id="527" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln31 "/>
</bind>
</comp>

<comp id="530" class="1005" name="empty_reg_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="1" slack="1"/>
<pin id="532" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="535" class="1005" name="arr_0_load11_reg_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="32" slack="1"/>
<pin id="537" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="arr_0_load11 "/>
</bind>
</comp>

<comp id="540" class="1005" name="add_ln35_1_reg_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="32" slack="1"/>
<pin id="542" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln35_1 "/>
</bind>
</comp>

<comp id="545" class="1005" name="l1_reg_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="32" slack="1"/>
<pin id="547" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="l1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="37"><net_src comp="4" pin="0"/><net_sink comp="34" pin=0"/></net>

<net id="41"><net_src comp="4" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="45"><net_src comp="8" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="49"><net_src comp="8" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="53"><net_src comp="8" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="57"><net_src comp="8" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="61"><net_src comp="8" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="65"><net_src comp="8" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="69"><net_src comp="8" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="74"><net_src comp="6" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="2" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="80"><net_src comp="6" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="0" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="85"><net_src comp="16" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="92"><net_src comp="82" pin="1"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="86" pin="4"/><net_sink comp="82" pin=0"/></net>

<net id="97"><net_src comp="16" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="104"><net_src comp="94" pin="1"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="98" pin="4"/><net_sink comp="94" pin=0"/></net>

<net id="115"><net_src comp="109" pin="4"/><net_sink comp="106" pin=0"/></net>

<net id="119"><net_src comp="116" pin="1"/><net_sink comp="86" pin=2"/></net>

<net id="126"><net_src comp="106" pin="1"/><net_sink comp="120" pin=2"/></net>

<net id="127"><net_src comp="120" pin="4"/><net_sink comp="116" pin=0"/></net>

<net id="135"><net_src comp="18" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="136"><net_src comp="86" pin="4"/><net_sink comp="128" pin=1"/></net>

<net id="155"><net_src comp="24" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="156"><net_src comp="82" pin="1"/><net_sink comp="137" pin=1"/></net>

<net id="157"><net_src comp="94" pin="1"/><net_sink comp="137" pin=3"/></net>

<net id="158"><net_src comp="82" pin="1"/><net_sink comp="137" pin=4"/></net>

<net id="159"><net_src comp="94" pin="1"/><net_sink comp="137" pin=5"/></net>

<net id="168"><net_src comp="28" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="177"><net_src comp="30" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="178"><net_src comp="106" pin="1"/><net_sink comp="169" pin=1"/></net>

<net id="185"><net_src comp="32" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="189"><net_src comp="186" pin="1"/><net_sink comp="128" pin=4"/></net>

<net id="190"><net_src comp="186" pin="1"/><net_sink comp="137" pin=9"/></net>

<net id="191"><net_src comp="186" pin="1"/><net_sink comp="169" pin=4"/></net>

<net id="195"><net_src comp="186" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="196"><net_src comp="192" pin="1"/><net_sink comp="128" pin=4"/></net>

<net id="197"><net_src comp="192" pin="1"/><net_sink comp="137" pin=9"/></net>

<net id="198"><net_src comp="192" pin="1"/><net_sink comp="160" pin=4"/></net>

<net id="203"><net_src comp="70" pin="2"/><net_sink comp="199" pin=0"/></net>

<net id="204"><net_src comp="10" pin="0"/><net_sink comp="199" pin=1"/></net>

<net id="209"><net_src comp="76" pin="2"/><net_sink comp="205" pin=0"/></net>

<net id="214"><net_src comp="4" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="222"><net_src comp="215" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="227"><net_src comp="215" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="228"><net_src comp="10" pin="0"/><net_sink comp="223" pin=1"/></net>

<net id="233"><net_src comp="98" pin="4"/><net_sink comp="229" pin=0"/></net>

<net id="238"><net_src comp="229" pin="2"/><net_sink comp="234" pin=0"/></net>

<net id="243"><net_src comp="4" pin="0"/><net_sink comp="239" pin=1"/></net>

<net id="248"><net_src comp="239" pin="2"/><net_sink comp="244" pin=0"/></net>

<net id="257"><net_src comp="249" pin="2"/><net_sink comp="253" pin=0"/></net>

<net id="262"><net_src comp="253" pin="2"/><net_sink comp="258" pin=0"/></net>

<net id="263"><net_src comp="20" pin="0"/><net_sink comp="258" pin=1"/></net>

<net id="269"><net_src comp="258" pin="2"/><net_sink comp="264" pin=0"/></net>

<net id="270"><net_src comp="249" pin="2"/><net_sink comp="264" pin=2"/></net>

<net id="275"><net_src comp="10" pin="0"/><net_sink comp="271" pin=1"/></net>

<net id="276"><net_src comp="271" pin="2"/><net_sink comp="137" pin=6"/></net>

<net id="280"><net_src comp="94" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="285"><net_src comp="22" pin="0"/><net_sink comp="281" pin=0"/></net>

<net id="286"><net_src comp="277" pin="1"/><net_sink comp="281" pin=1"/></net>

<net id="287"><net_src comp="281" pin="2"/><net_sink comp="137" pin=2"/></net>

<net id="296"><net_src comp="288" pin="2"/><net_sink comp="292" pin=0"/></net>

<net id="297"><net_src comp="20" pin="0"/><net_sink comp="292" pin=1"/></net>

<net id="298"><net_src comp="292" pin="2"/><net_sink comp="137" pin=7"/></net>

<net id="311"><net_src comp="308" pin="1"/><net_sink comp="160" pin=1"/></net>

<net id="315"><net_src comp="312" pin="1"/><net_sink comp="160" pin=2"/></net>

<net id="323"><net_src comp="94" pin="1"/><net_sink comp="319" pin=0"/></net>

<net id="327"><net_src comp="319" pin="2"/><net_sink comp="324" pin=0"/></net>

<net id="332"><net_src comp="305" pin="1"/><net_sink comp="328" pin=0"/></net>

<net id="333"><net_src comp="324" pin="1"/><net_sink comp="328" pin=1"/></net>

<net id="337"><net_src comp="305" pin="1"/><net_sink comp="334" pin=0"/></net>

<net id="343"><net_src comp="328" pin="2"/><net_sink comp="338" pin=0"/></net>

<net id="344"><net_src comp="334" pin="1"/><net_sink comp="338" pin=1"/></net>

<net id="345"><net_src comp="319" pin="2"/><net_sink comp="338" pin=2"/></net>

<net id="354"><net_src comp="346" pin="2"/><net_sink comp="350" pin=0"/></net>

<net id="368"><net_src comp="4" pin="0"/><net_sink comp="364" pin=0"/></net>

<net id="373"><net_src comp="359" pin="3"/><net_sink comp="369" pin=0"/></net>

<net id="374"><net_src comp="106" pin="1"/><net_sink comp="369" pin=1"/></net>

<net id="379"><net_src comp="369" pin="2"/><net_sink comp="375" pin=0"/></net>

<net id="380"><net_src comp="364" pin="2"/><net_sink comp="375" pin=1"/></net>

<net id="385"><net_src comp="4" pin="0"/><net_sink comp="381" pin=1"/></net>

<net id="389"><net_src comp="34" pin="1"/><net_sink comp="386" pin=0"/></net>

<net id="390"><net_src comp="386" pin="1"/><net_sink comp="210" pin=1"/></net>

<net id="391"><net_src comp="386" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="392"><net_src comp="386" pin="1"/><net_sink comp="244" pin=1"/></net>

<net id="396"><net_src comp="38" pin="1"/><net_sink comp="393" pin=0"/></net>

<net id="397"><net_src comp="393" pin="1"/><net_sink comp="205" pin=1"/></net>

<net id="398"><net_src comp="393" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="399"><net_src comp="393" pin="1"/><net_sink comp="179" pin=3"/></net>

<net id="403"><net_src comp="70" pin="2"/><net_sink comp="400" pin=0"/></net>

<net id="404"><net_src comp="400" pin="1"/><net_sink comp="218" pin=1"/></net>

<net id="405"><net_src comp="400" pin="1"/><net_sink comp="234" pin=1"/></net>

<net id="406"><net_src comp="400" pin="1"/><net_sink comp="128" pin=2"/></net>

<net id="407"><net_src comp="400" pin="1"/><net_sink comp="253" pin=1"/></net>

<net id="408"><net_src comp="400" pin="1"/><net_sink comp="179" pin=1"/></net>

<net id="412"><net_src comp="42" pin="1"/><net_sink comp="409" pin=0"/></net>

<net id="413"><net_src comp="409" pin="1"/><net_sink comp="137" pin=15"/></net>

<net id="414"><net_src comp="409" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="418"><net_src comp="46" pin="1"/><net_sink comp="415" pin=0"/></net>

<net id="419"><net_src comp="415" pin="1"/><net_sink comp="137" pin=14"/></net>

<net id="420"><net_src comp="415" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="424"><net_src comp="50" pin="1"/><net_sink comp="421" pin=0"/></net>

<net id="425"><net_src comp="421" pin="1"/><net_sink comp="137" pin=13"/></net>

<net id="426"><net_src comp="421" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="430"><net_src comp="54" pin="1"/><net_sink comp="427" pin=0"/></net>

<net id="431"><net_src comp="427" pin="1"/><net_sink comp="137" pin=12"/></net>

<net id="432"><net_src comp="427" pin="1"/><net_sink comp="305" pin=0"/></net>

<net id="436"><net_src comp="58" pin="1"/><net_sink comp="433" pin=0"/></net>

<net id="437"><net_src comp="433" pin="1"/><net_sink comp="137" pin=11"/></net>

<net id="438"><net_src comp="433" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="442"><net_src comp="62" pin="1"/><net_sink comp="439" pin=0"/></net>

<net id="443"><net_src comp="439" pin="1"/><net_sink comp="137" pin=10"/></net>

<net id="444"><net_src comp="439" pin="1"/><net_sink comp="299" pin=0"/></net>

<net id="448"><net_src comp="199" pin="2"/><net_sink comp="445" pin=0"/></net>

<net id="449"><net_src comp="445" pin="1"/><net_sink comp="264" pin=1"/></net>

<net id="459"><net_src comp="223" pin="2"/><net_sink comp="456" pin=0"/></net>

<net id="460"><net_src comp="456" pin="1"/><net_sink comp="249" pin=1"/></net>

<net id="461"><net_src comp="456" pin="1"/><net_sink comp="319" pin=1"/></net>

<net id="465"><net_src comp="229" pin="2"/><net_sink comp="462" pin=0"/></net>

<net id="466"><net_src comp="462" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="467"><net_src comp="462" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="468"><net_src comp="462" pin="1"/><net_sink comp="288" pin=1"/></net>

<net id="469"><net_src comp="462" pin="1"/><net_sink comp="355" pin=1"/></net>

<net id="470"><net_src comp="462" pin="1"/><net_sink comp="359" pin=2"/></net>

<net id="471"><net_src comp="462" pin="1"/><net_sink comp="364" pin=1"/></net>

<net id="472"><net_src comp="462" pin="1"/><net_sink comp="169" pin=2"/></net>

<net id="479"><net_src comp="264" pin="3"/><net_sink comp="476" pin=0"/></net>

<net id="480"><net_src comp="476" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="481"><net_src comp="476" pin="1"/><net_sink comp="355" pin=0"/></net>

<net id="482"><net_src comp="476" pin="1"/><net_sink comp="359" pin=1"/></net>

<net id="483"><net_src comp="476" pin="1"/><net_sink comp="169" pin=5"/></net>

<net id="484"><net_src comp="476" pin="1"/><net_sink comp="381" pin=0"/></net>

<net id="488"><net_src comp="271" pin="2"/><net_sink comp="485" pin=0"/></net>

<net id="489"><net_src comp="485" pin="1"/><net_sink comp="137" pin=6"/></net>

<net id="490"><net_src comp="485" pin="1"/><net_sink comp="160" pin=5"/></net>

<net id="494"><net_src comp="281" pin="2"/><net_sink comp="491" pin=0"/></net>

<net id="495"><net_src comp="491" pin="1"/><net_sink comp="137" pin=2"/></net>

<net id="499"><net_src comp="288" pin="2"/><net_sink comp="496" pin=0"/></net>

<net id="503"><net_src comp="292" pin="2"/><net_sink comp="500" pin=0"/></net>

<net id="504"><net_src comp="500" pin="1"/><net_sink comp="137" pin=7"/></net>

<net id="523"><net_src comp="338" pin="3"/><net_sink comp="520" pin=0"/></net>

<net id="524"><net_src comp="520" pin="1"/><net_sink comp="350" pin=1"/></net>

<net id="528"><net_src comp="350" pin="2"/><net_sink comp="525" pin=0"/></net>

<net id="529"><net_src comp="525" pin="1"/><net_sink comp="109" pin=0"/></net>

<net id="533"><net_src comp="355" pin="2"/><net_sink comp="530" pin=0"/></net>

<net id="534"><net_src comp="530" pin="1"/><net_sink comp="359" pin=0"/></net>

<net id="538"><net_src comp="186" pin="1"/><net_sink comp="535" pin=0"/></net>

<net id="539"><net_src comp="535" pin="1"/><net_sink comp="169" pin=4"/></net>

<net id="543"><net_src comp="375" pin="2"/><net_sink comp="540" pin=0"/></net>

<net id="544"><net_src comp="540" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="548"><net_src comp="381" pin="2"/><net_sink comp="545" pin=0"/></net>

<net id="549"><net_src comp="545" pin="1"/><net_sink comp="98" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: mergeSort : arr_read | {1 }
	Port: mergeSort : n | {1 }
  - Chain level:
	State 1
		store_ln7 : 1
	State 2
		icmp_ln7 : 1
		br_ln7 : 2
		add_ln13 : 1
		ret_ln46 : 1
	State 3
		l2 : 1
		icmp_ln10 : 2
		br_ln10 : 3
		call_ln35 : 1
	State 4
		icmp_ln15 : 1
		xor_ln15 : 2
		h2_1 : 2
	State 5
		sub_ln22 : 1
		xor_ln22 : 1
		call_ln35 : 1
	State 6
	State 7
		br_ln29 : 1
		sext_ln22_1 : 1
		icmp_ln22_2 : 2
		trunc_ln22 : 1
		select_ln22 : 3
		call_ln11 : 1
	State 8
		add_ln31 : 1
	State 9
	State 10
		add_ln35 : 1
		add_ln35_1 : 2
		call_ln31 : 1
	State 11
		k_4_lcssa : 1
	State 12
	State 13
	State 14


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------------------|---------|---------|---------|
| Operation|                Functional Unit                |  Delay  |    FF   |   LUT   |
|----------|-----------------------------------------------|---------|---------|---------|
|          | grp_mergeSort_Pipeline_VITIS_LOOP_39_6_fu_128 |    0    |   160   |   100   |
|          | grp_mergeSort_Pipeline_VITIS_LOOP_22_3_fu_137 |    0    |   321   |   313   |
|   call   | grp_mergeSort_Pipeline_VITIS_LOOP_29_4_fu_160 |    0    |   224   |   171   |
|          | grp_mergeSort_Pipeline_VITIS_LOOP_31_5_fu_169 |    0    |   224   |   171   |
|          | grp_mergeSort_Pipeline_VITIS_LOOP_42_7_fu_179 |  1.588  |    36   |    65   |
|----------|-----------------------------------------------|---------|---------|---------|
|          |                  sub7_fu_199                  |    0    |    0    |    39   |
|          |                add_ln13_fu_223                |    0    |    0    |    39   |
|          |                   l2_fu_229                   |    0    |    0    |    39   |
|          |                   h2_fu_249                   |    0    |    0    |    39   |
|          |                   h1_fu_271                   |    0    |    0    |    39   |
|    add   |                add_ln29_fu_319                |    0    |    0    |    39   |
|          |               add_ln31_1_fu_346               |    0    |    0    |    32   |
|          |                add_ln31_fu_350                |    0    |    0    |    32   |
|          |                add_ln35_fu_369                |    0    |    0    |    32   |
|          |               add_ln35_1_fu_375               |    0    |    0    |    32   |
|          |                   l1_fu_381                   |    0    |    0    |    39   |
|----------|-----------------------------------------------|---------|---------|---------|
|          |                icmp_ln7_fu_218                |    0    |    0    |    18   |
|          |                icmp_ln10_fu_234               |    0    |    0    |    18   |
|   icmp   |                icmp_ln15_fu_253               |    0    |    0    |    18   |
|          |                icmp_ln22_fu_288               |    0    |    0    |    18   |
|          |               icmp_ln22_2_fu_328              |    0    |    0    |    29   |
|          |                  empty_fu_355                 |    0    |    0    |    18   |
|----------|-----------------------------------------------|---------|---------|---------|
|          |                  h2_1_fu_264                  |    0    |    0    |    32   |
|  select  |               select_ln22_fu_338              |    0    |    0    |    32   |
|          |               select_ln35_fu_359              |    0    |    0    |    32   |
|----------|-----------------------------------------------|---------|---------|---------|
|    sub   |                sub_ln22_fu_281                |    0    |    0    |    39   |
|          |                sub_ln35_fu_364                |    0    |    0    |    39   |
|----------|-----------------------------------------------|---------|---------|---------|
|    xor   |                xor_ln15_fu_258                |    0    |    0    |    2    |
|          |                xor_ln22_fu_292                |    0    |    0    |    2    |
|----------|-----------------------------------------------|---------|---------|---------|
|   read   |               n_read_read_fu_70               |    0    |    0    |    0    |
|          |             arr_read_1_read_fu_76             |    0    |    0    |    0    |
|----------|-----------------------------------------------|---------|---------|---------|
|    shl   |                 size_2_fu_239                 |    0    |    0    |    0    |
|----------|-----------------------------------------------|---------|---------|---------|
|   sext   |                sext_ln22_fu_277               |    0    |    0    |    0    |
|          |               sext_ln22_1_fu_324              |    0    |    0    |    0    |
|----------|-----------------------------------------------|---------|---------|---------|
|   trunc  |               trunc_ln22_fu_334               |    0    |    0    |    0    |
|----------|-----------------------------------------------|---------|---------|---------|
|   Total  |                                               |  1.588  |   965   |   1518  |
|----------|-----------------------------------------------|---------|---------|---------|

Memories:
+----+--------+--------+--------+--------+
|    |  BRAM  |   FF   |   LUT  |  URAM  |
+----+--------+--------+--------+--------+
|temp|    0   |   32   |   15   |    0   |
+----+--------+--------+--------+--------+
|Total|    0   |   32   |   15   |    0   |
+----+--------+--------+--------+--------+

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|    add_ln13_reg_456   |   32   |
|    add_ln31_reg_525   |   32   |
|   add_ln35_1_reg_540  |   32   |
|  arr_0_load11_reg_535 |   32   |
|     arr_0_reg_393     |   32   |
|     empty_reg_530     |    1   |
|       h1_reg_485      |   32   |
|      h2_1_reg_476     |   32   |
|    i_1_loc_reg_415    |   32   |
|icmp_ln22_1_loc_reg_409|    1   |
|   icmp_ln22_reg_496   |    1   |
|indvars_iv1_loc_reg_427|   64   |
|    k_1_loc_reg_421    |   32   |
|   k_4_lcssa_reg_116   |   32   |
|      k_4_reg_106      |   32   |
|        k_reg_82       |   32   |
|      l1_2_reg_94      |   32   |
|       l1_reg_545      |   32   |
|       l2_reg_462      |   32   |
|     n_read_reg_400    |   32   |
| phi_ln22_1_loc_reg_433|   32   |
|  phi_ln22_loc_reg_439 |   32   |
|        reg_192        |   32   |
|  select_ln22_reg_520  |   32   |
|      size_reg_386     |   32   |
|      sub7_reg_445     |   32   |
|    sub_ln22_reg_491   |   33   |
|    xor_ln22_reg_500   |    1   |
+-----------------------+--------+
|         Total         |   805  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|-----------------------------------------------|------|------|------|--------||---------||---------|
|                      Comp                     |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------------------------------------|------|------|------|--------||---------||---------|
|                    k_reg_82                   |  p0  |   2  |  32  |   64   ||    9    |
|                  l1_2_reg_94                  |  p0  |   2  |  32  |   64   ||    9    |
| grp_mergeSort_Pipeline_VITIS_LOOP_39_6_fu_128 |  p4  |   2  |  32  |   64   ||    9    |
| grp_mergeSort_Pipeline_VITIS_LOOP_22_3_fu_137 |  p2  |   2  |  33  |   66   ||    9    |
| grp_mergeSort_Pipeline_VITIS_LOOP_22_3_fu_137 |  p6  |   2  |  32  |   64   ||    9    |
| grp_mergeSort_Pipeline_VITIS_LOOP_22_3_fu_137 |  p7  |   2  |   1  |    2   ||    9    |
| grp_mergeSort_Pipeline_VITIS_LOOP_22_3_fu_137 |  p9  |   2  |  32  |   64   ||    9    |
| grp_mergeSort_Pipeline_VITIS_LOOP_31_5_fu_169 |  p4  |   2  |  32  |   64   ||    9    |
|-----------------------------------------------|------|------|------|--------||---------||---------|
|                     Total                     |      |      |      |   452  ||  12.704 ||    72   |
|-----------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    1   |   965  |  1518  |    -   |
|   Memory  |    0   |    -   |   32   |   15   |    0   |
|Multiplexer|    -   |   12   |    -   |   72   |    -   |
|  Register |    -   |    -   |   805  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    0   |   14   |  1802  |  1605  |    0   |
+-----------+--------+--------+--------+--------+--------+
