
Snake_G030.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000b8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004f8c  080000b8  080000b8  000010b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000d8  08005044  08005044  00006044  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800511c  0800511c  0000705c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  0800511c  0800511c  0000705c  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  0800511c  0800511c  0000705c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800511c  0800511c  0000611c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08005120  08005120  00006120  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000005c  20000000  08005124  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000308  2000005c  08005180  0000705c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000364  08005180  00007364  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0000705c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000e597  00000000  00000000  00007084  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000209d  00000000  00000000  0001561b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000c18  00000000  00000000  000176b8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000960  00000000  00000000  000182d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001602c  00000000  00000000  00018c30  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000eefe  00000000  00000000  0002ec5c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008b6e2  00000000  00000000  0003db5a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000c923c  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003010  00000000  00000000  000c9280  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000065  00000000  00000000  000cc290  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000b8 <__do_global_dtors_aux>:
 80000b8:	b510      	push	{r4, lr}
 80000ba:	4c06      	ldr	r4, [pc, #24]	@ (80000d4 <__do_global_dtors_aux+0x1c>)
 80000bc:	7823      	ldrb	r3, [r4, #0]
 80000be:	2b00      	cmp	r3, #0
 80000c0:	d107      	bne.n	80000d2 <__do_global_dtors_aux+0x1a>
 80000c2:	4b05      	ldr	r3, [pc, #20]	@ (80000d8 <__do_global_dtors_aux+0x20>)
 80000c4:	2b00      	cmp	r3, #0
 80000c6:	d002      	beq.n	80000ce <__do_global_dtors_aux+0x16>
 80000c8:	4804      	ldr	r0, [pc, #16]	@ (80000dc <__do_global_dtors_aux+0x24>)
 80000ca:	e000      	b.n	80000ce <__do_global_dtors_aux+0x16>
 80000cc:	bf00      	nop
 80000ce:	2301      	movs	r3, #1
 80000d0:	7023      	strb	r3, [r4, #0]
 80000d2:	bd10      	pop	{r4, pc}
 80000d4:	2000005c 	.word	0x2000005c
 80000d8:	00000000 	.word	0x00000000
 80000dc:	0800502c 	.word	0x0800502c

080000e0 <frame_dummy>:
 80000e0:	4b04      	ldr	r3, [pc, #16]	@ (80000f4 <frame_dummy+0x14>)
 80000e2:	b510      	push	{r4, lr}
 80000e4:	2b00      	cmp	r3, #0
 80000e6:	d003      	beq.n	80000f0 <frame_dummy+0x10>
 80000e8:	4903      	ldr	r1, [pc, #12]	@ (80000f8 <frame_dummy+0x18>)
 80000ea:	4804      	ldr	r0, [pc, #16]	@ (80000fc <frame_dummy+0x1c>)
 80000ec:	e000      	b.n	80000f0 <frame_dummy+0x10>
 80000ee:	bf00      	nop
 80000f0:	bd10      	pop	{r4, pc}
 80000f2:	46c0      	nop			@ (mov r8, r8)
 80000f4:	00000000 	.word	0x00000000
 80000f8:	20000060 	.word	0x20000060
 80000fc:	0800502c 	.word	0x0800502c

08000100 <__gnu_thumb1_case_shi>:
 8000100:	b403      	push	{r0, r1}
 8000102:	4671      	mov	r1, lr
 8000104:	0849      	lsrs	r1, r1, #1
 8000106:	0040      	lsls	r0, r0, #1
 8000108:	0049      	lsls	r1, r1, #1
 800010a:	5e09      	ldrsh	r1, [r1, r0]
 800010c:	0049      	lsls	r1, r1, #1
 800010e:	448e      	add	lr, r1
 8000110:	bc03      	pop	{r0, r1}
 8000112:	4770      	bx	lr

08000114 <__udivsi3>:
 8000114:	2200      	movs	r2, #0
 8000116:	0843      	lsrs	r3, r0, #1
 8000118:	428b      	cmp	r3, r1
 800011a:	d374      	bcc.n	8000206 <__udivsi3+0xf2>
 800011c:	0903      	lsrs	r3, r0, #4
 800011e:	428b      	cmp	r3, r1
 8000120:	d35f      	bcc.n	80001e2 <__udivsi3+0xce>
 8000122:	0a03      	lsrs	r3, r0, #8
 8000124:	428b      	cmp	r3, r1
 8000126:	d344      	bcc.n	80001b2 <__udivsi3+0x9e>
 8000128:	0b03      	lsrs	r3, r0, #12
 800012a:	428b      	cmp	r3, r1
 800012c:	d328      	bcc.n	8000180 <__udivsi3+0x6c>
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d30d      	bcc.n	8000150 <__udivsi3+0x3c>
 8000134:	22ff      	movs	r2, #255	@ 0xff
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	ba12      	rev	r2, r2
 800013a:	0c03      	lsrs	r3, r0, #16
 800013c:	428b      	cmp	r3, r1
 800013e:	d302      	bcc.n	8000146 <__udivsi3+0x32>
 8000140:	1212      	asrs	r2, r2, #8
 8000142:	0209      	lsls	r1, r1, #8
 8000144:	d065      	beq.n	8000212 <__udivsi3+0xfe>
 8000146:	0b03      	lsrs	r3, r0, #12
 8000148:	428b      	cmp	r3, r1
 800014a:	d319      	bcc.n	8000180 <__udivsi3+0x6c>
 800014c:	e000      	b.n	8000150 <__udivsi3+0x3c>
 800014e:	0a09      	lsrs	r1, r1, #8
 8000150:	0bc3      	lsrs	r3, r0, #15
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x46>
 8000156:	03cb      	lsls	r3, r1, #15
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b83      	lsrs	r3, r0, #14
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x52>
 8000162:	038b      	lsls	r3, r1, #14
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b43      	lsrs	r3, r0, #13
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x5e>
 800016e:	034b      	lsls	r3, r1, #13
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0b03      	lsrs	r3, r0, #12
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x6a>
 800017a:	030b      	lsls	r3, r1, #12
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0ac3      	lsrs	r3, r0, #11
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x76>
 8000186:	02cb      	lsls	r3, r1, #11
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a83      	lsrs	r3, r0, #10
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x82>
 8000192:	028b      	lsls	r3, r1, #10
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a43      	lsrs	r3, r0, #9
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x8e>
 800019e:	024b      	lsls	r3, r1, #9
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	0a03      	lsrs	r3, r0, #8
 80001a6:	428b      	cmp	r3, r1
 80001a8:	d301      	bcc.n	80001ae <__udivsi3+0x9a>
 80001aa:	020b      	lsls	r3, r1, #8
 80001ac:	1ac0      	subs	r0, r0, r3
 80001ae:	4152      	adcs	r2, r2
 80001b0:	d2cd      	bcs.n	800014e <__udivsi3+0x3a>
 80001b2:	09c3      	lsrs	r3, r0, #7
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xa8>
 80001b8:	01cb      	lsls	r3, r1, #7
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0983      	lsrs	r3, r0, #6
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xb4>
 80001c4:	018b      	lsls	r3, r1, #6
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0943      	lsrs	r3, r0, #5
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xc0>
 80001d0:	014b      	lsls	r3, r1, #5
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	0903      	lsrs	r3, r0, #4
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xcc>
 80001dc:	010b      	lsls	r3, r1, #4
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	08c3      	lsrs	r3, r0, #3
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xd8>
 80001e8:	00cb      	lsls	r3, r1, #3
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0883      	lsrs	r3, r0, #2
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xe4>
 80001f4:	008b      	lsls	r3, r1, #2
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	0843      	lsrs	r3, r0, #1
 80001fc:	428b      	cmp	r3, r1
 80001fe:	d301      	bcc.n	8000204 <__udivsi3+0xf0>
 8000200:	004b      	lsls	r3, r1, #1
 8000202:	1ac0      	subs	r0, r0, r3
 8000204:	4152      	adcs	r2, r2
 8000206:	1a41      	subs	r1, r0, r1
 8000208:	d200      	bcs.n	800020c <__udivsi3+0xf8>
 800020a:	4601      	mov	r1, r0
 800020c:	4152      	adcs	r2, r2
 800020e:	4610      	mov	r0, r2
 8000210:	4770      	bx	lr
 8000212:	e7ff      	b.n	8000214 <__udivsi3+0x100>
 8000214:	b501      	push	{r0, lr}
 8000216:	2000      	movs	r0, #0
 8000218:	f000 f8f0 	bl	80003fc <__aeabi_idiv0>
 800021c:	bd02      	pop	{r1, pc}
 800021e:	46c0      	nop			@ (mov r8, r8)

08000220 <__aeabi_uidivmod>:
 8000220:	2900      	cmp	r1, #0
 8000222:	d0f7      	beq.n	8000214 <__udivsi3+0x100>
 8000224:	e776      	b.n	8000114 <__udivsi3>
 8000226:	4770      	bx	lr

08000228 <__divsi3>:
 8000228:	4603      	mov	r3, r0
 800022a:	430b      	orrs	r3, r1
 800022c:	d47f      	bmi.n	800032e <__divsi3+0x106>
 800022e:	2200      	movs	r2, #0
 8000230:	0843      	lsrs	r3, r0, #1
 8000232:	428b      	cmp	r3, r1
 8000234:	d374      	bcc.n	8000320 <__divsi3+0xf8>
 8000236:	0903      	lsrs	r3, r0, #4
 8000238:	428b      	cmp	r3, r1
 800023a:	d35f      	bcc.n	80002fc <__divsi3+0xd4>
 800023c:	0a03      	lsrs	r3, r0, #8
 800023e:	428b      	cmp	r3, r1
 8000240:	d344      	bcc.n	80002cc <__divsi3+0xa4>
 8000242:	0b03      	lsrs	r3, r0, #12
 8000244:	428b      	cmp	r3, r1
 8000246:	d328      	bcc.n	800029a <__divsi3+0x72>
 8000248:	0c03      	lsrs	r3, r0, #16
 800024a:	428b      	cmp	r3, r1
 800024c:	d30d      	bcc.n	800026a <__divsi3+0x42>
 800024e:	22ff      	movs	r2, #255	@ 0xff
 8000250:	0209      	lsls	r1, r1, #8
 8000252:	ba12      	rev	r2, r2
 8000254:	0c03      	lsrs	r3, r0, #16
 8000256:	428b      	cmp	r3, r1
 8000258:	d302      	bcc.n	8000260 <__divsi3+0x38>
 800025a:	1212      	asrs	r2, r2, #8
 800025c:	0209      	lsls	r1, r1, #8
 800025e:	d065      	beq.n	800032c <__divsi3+0x104>
 8000260:	0b03      	lsrs	r3, r0, #12
 8000262:	428b      	cmp	r3, r1
 8000264:	d319      	bcc.n	800029a <__divsi3+0x72>
 8000266:	e000      	b.n	800026a <__divsi3+0x42>
 8000268:	0a09      	lsrs	r1, r1, #8
 800026a:	0bc3      	lsrs	r3, r0, #15
 800026c:	428b      	cmp	r3, r1
 800026e:	d301      	bcc.n	8000274 <__divsi3+0x4c>
 8000270:	03cb      	lsls	r3, r1, #15
 8000272:	1ac0      	subs	r0, r0, r3
 8000274:	4152      	adcs	r2, r2
 8000276:	0b83      	lsrs	r3, r0, #14
 8000278:	428b      	cmp	r3, r1
 800027a:	d301      	bcc.n	8000280 <__divsi3+0x58>
 800027c:	038b      	lsls	r3, r1, #14
 800027e:	1ac0      	subs	r0, r0, r3
 8000280:	4152      	adcs	r2, r2
 8000282:	0b43      	lsrs	r3, r0, #13
 8000284:	428b      	cmp	r3, r1
 8000286:	d301      	bcc.n	800028c <__divsi3+0x64>
 8000288:	034b      	lsls	r3, r1, #13
 800028a:	1ac0      	subs	r0, r0, r3
 800028c:	4152      	adcs	r2, r2
 800028e:	0b03      	lsrs	r3, r0, #12
 8000290:	428b      	cmp	r3, r1
 8000292:	d301      	bcc.n	8000298 <__divsi3+0x70>
 8000294:	030b      	lsls	r3, r1, #12
 8000296:	1ac0      	subs	r0, r0, r3
 8000298:	4152      	adcs	r2, r2
 800029a:	0ac3      	lsrs	r3, r0, #11
 800029c:	428b      	cmp	r3, r1
 800029e:	d301      	bcc.n	80002a4 <__divsi3+0x7c>
 80002a0:	02cb      	lsls	r3, r1, #11
 80002a2:	1ac0      	subs	r0, r0, r3
 80002a4:	4152      	adcs	r2, r2
 80002a6:	0a83      	lsrs	r3, r0, #10
 80002a8:	428b      	cmp	r3, r1
 80002aa:	d301      	bcc.n	80002b0 <__divsi3+0x88>
 80002ac:	028b      	lsls	r3, r1, #10
 80002ae:	1ac0      	subs	r0, r0, r3
 80002b0:	4152      	adcs	r2, r2
 80002b2:	0a43      	lsrs	r3, r0, #9
 80002b4:	428b      	cmp	r3, r1
 80002b6:	d301      	bcc.n	80002bc <__divsi3+0x94>
 80002b8:	024b      	lsls	r3, r1, #9
 80002ba:	1ac0      	subs	r0, r0, r3
 80002bc:	4152      	adcs	r2, r2
 80002be:	0a03      	lsrs	r3, r0, #8
 80002c0:	428b      	cmp	r3, r1
 80002c2:	d301      	bcc.n	80002c8 <__divsi3+0xa0>
 80002c4:	020b      	lsls	r3, r1, #8
 80002c6:	1ac0      	subs	r0, r0, r3
 80002c8:	4152      	adcs	r2, r2
 80002ca:	d2cd      	bcs.n	8000268 <__divsi3+0x40>
 80002cc:	09c3      	lsrs	r3, r0, #7
 80002ce:	428b      	cmp	r3, r1
 80002d0:	d301      	bcc.n	80002d6 <__divsi3+0xae>
 80002d2:	01cb      	lsls	r3, r1, #7
 80002d4:	1ac0      	subs	r0, r0, r3
 80002d6:	4152      	adcs	r2, r2
 80002d8:	0983      	lsrs	r3, r0, #6
 80002da:	428b      	cmp	r3, r1
 80002dc:	d301      	bcc.n	80002e2 <__divsi3+0xba>
 80002de:	018b      	lsls	r3, r1, #6
 80002e0:	1ac0      	subs	r0, r0, r3
 80002e2:	4152      	adcs	r2, r2
 80002e4:	0943      	lsrs	r3, r0, #5
 80002e6:	428b      	cmp	r3, r1
 80002e8:	d301      	bcc.n	80002ee <__divsi3+0xc6>
 80002ea:	014b      	lsls	r3, r1, #5
 80002ec:	1ac0      	subs	r0, r0, r3
 80002ee:	4152      	adcs	r2, r2
 80002f0:	0903      	lsrs	r3, r0, #4
 80002f2:	428b      	cmp	r3, r1
 80002f4:	d301      	bcc.n	80002fa <__divsi3+0xd2>
 80002f6:	010b      	lsls	r3, r1, #4
 80002f8:	1ac0      	subs	r0, r0, r3
 80002fa:	4152      	adcs	r2, r2
 80002fc:	08c3      	lsrs	r3, r0, #3
 80002fe:	428b      	cmp	r3, r1
 8000300:	d301      	bcc.n	8000306 <__divsi3+0xde>
 8000302:	00cb      	lsls	r3, r1, #3
 8000304:	1ac0      	subs	r0, r0, r3
 8000306:	4152      	adcs	r2, r2
 8000308:	0883      	lsrs	r3, r0, #2
 800030a:	428b      	cmp	r3, r1
 800030c:	d301      	bcc.n	8000312 <__divsi3+0xea>
 800030e:	008b      	lsls	r3, r1, #2
 8000310:	1ac0      	subs	r0, r0, r3
 8000312:	4152      	adcs	r2, r2
 8000314:	0843      	lsrs	r3, r0, #1
 8000316:	428b      	cmp	r3, r1
 8000318:	d301      	bcc.n	800031e <__divsi3+0xf6>
 800031a:	004b      	lsls	r3, r1, #1
 800031c:	1ac0      	subs	r0, r0, r3
 800031e:	4152      	adcs	r2, r2
 8000320:	1a41      	subs	r1, r0, r1
 8000322:	d200      	bcs.n	8000326 <__divsi3+0xfe>
 8000324:	4601      	mov	r1, r0
 8000326:	4152      	adcs	r2, r2
 8000328:	4610      	mov	r0, r2
 800032a:	4770      	bx	lr
 800032c:	e05d      	b.n	80003ea <__divsi3+0x1c2>
 800032e:	0fca      	lsrs	r2, r1, #31
 8000330:	d000      	beq.n	8000334 <__divsi3+0x10c>
 8000332:	4249      	negs	r1, r1
 8000334:	1003      	asrs	r3, r0, #32
 8000336:	d300      	bcc.n	800033a <__divsi3+0x112>
 8000338:	4240      	negs	r0, r0
 800033a:	4053      	eors	r3, r2
 800033c:	2200      	movs	r2, #0
 800033e:	469c      	mov	ip, r3
 8000340:	0903      	lsrs	r3, r0, #4
 8000342:	428b      	cmp	r3, r1
 8000344:	d32d      	bcc.n	80003a2 <__divsi3+0x17a>
 8000346:	0a03      	lsrs	r3, r0, #8
 8000348:	428b      	cmp	r3, r1
 800034a:	d312      	bcc.n	8000372 <__divsi3+0x14a>
 800034c:	22fc      	movs	r2, #252	@ 0xfc
 800034e:	0189      	lsls	r1, r1, #6
 8000350:	ba12      	rev	r2, r2
 8000352:	0a03      	lsrs	r3, r0, #8
 8000354:	428b      	cmp	r3, r1
 8000356:	d30c      	bcc.n	8000372 <__divsi3+0x14a>
 8000358:	0189      	lsls	r1, r1, #6
 800035a:	1192      	asrs	r2, r2, #6
 800035c:	428b      	cmp	r3, r1
 800035e:	d308      	bcc.n	8000372 <__divsi3+0x14a>
 8000360:	0189      	lsls	r1, r1, #6
 8000362:	1192      	asrs	r2, r2, #6
 8000364:	428b      	cmp	r3, r1
 8000366:	d304      	bcc.n	8000372 <__divsi3+0x14a>
 8000368:	0189      	lsls	r1, r1, #6
 800036a:	d03a      	beq.n	80003e2 <__divsi3+0x1ba>
 800036c:	1192      	asrs	r2, r2, #6
 800036e:	e000      	b.n	8000372 <__divsi3+0x14a>
 8000370:	0989      	lsrs	r1, r1, #6
 8000372:	09c3      	lsrs	r3, r0, #7
 8000374:	428b      	cmp	r3, r1
 8000376:	d301      	bcc.n	800037c <__divsi3+0x154>
 8000378:	01cb      	lsls	r3, r1, #7
 800037a:	1ac0      	subs	r0, r0, r3
 800037c:	4152      	adcs	r2, r2
 800037e:	0983      	lsrs	r3, r0, #6
 8000380:	428b      	cmp	r3, r1
 8000382:	d301      	bcc.n	8000388 <__divsi3+0x160>
 8000384:	018b      	lsls	r3, r1, #6
 8000386:	1ac0      	subs	r0, r0, r3
 8000388:	4152      	adcs	r2, r2
 800038a:	0943      	lsrs	r3, r0, #5
 800038c:	428b      	cmp	r3, r1
 800038e:	d301      	bcc.n	8000394 <__divsi3+0x16c>
 8000390:	014b      	lsls	r3, r1, #5
 8000392:	1ac0      	subs	r0, r0, r3
 8000394:	4152      	adcs	r2, r2
 8000396:	0903      	lsrs	r3, r0, #4
 8000398:	428b      	cmp	r3, r1
 800039a:	d301      	bcc.n	80003a0 <__divsi3+0x178>
 800039c:	010b      	lsls	r3, r1, #4
 800039e:	1ac0      	subs	r0, r0, r3
 80003a0:	4152      	adcs	r2, r2
 80003a2:	08c3      	lsrs	r3, r0, #3
 80003a4:	428b      	cmp	r3, r1
 80003a6:	d301      	bcc.n	80003ac <__divsi3+0x184>
 80003a8:	00cb      	lsls	r3, r1, #3
 80003aa:	1ac0      	subs	r0, r0, r3
 80003ac:	4152      	adcs	r2, r2
 80003ae:	0883      	lsrs	r3, r0, #2
 80003b0:	428b      	cmp	r3, r1
 80003b2:	d301      	bcc.n	80003b8 <__divsi3+0x190>
 80003b4:	008b      	lsls	r3, r1, #2
 80003b6:	1ac0      	subs	r0, r0, r3
 80003b8:	4152      	adcs	r2, r2
 80003ba:	d2d9      	bcs.n	8000370 <__divsi3+0x148>
 80003bc:	0843      	lsrs	r3, r0, #1
 80003be:	428b      	cmp	r3, r1
 80003c0:	d301      	bcc.n	80003c6 <__divsi3+0x19e>
 80003c2:	004b      	lsls	r3, r1, #1
 80003c4:	1ac0      	subs	r0, r0, r3
 80003c6:	4152      	adcs	r2, r2
 80003c8:	1a41      	subs	r1, r0, r1
 80003ca:	d200      	bcs.n	80003ce <__divsi3+0x1a6>
 80003cc:	4601      	mov	r1, r0
 80003ce:	4663      	mov	r3, ip
 80003d0:	4152      	adcs	r2, r2
 80003d2:	105b      	asrs	r3, r3, #1
 80003d4:	4610      	mov	r0, r2
 80003d6:	d301      	bcc.n	80003dc <__divsi3+0x1b4>
 80003d8:	4240      	negs	r0, r0
 80003da:	2b00      	cmp	r3, #0
 80003dc:	d500      	bpl.n	80003e0 <__divsi3+0x1b8>
 80003de:	4249      	negs	r1, r1
 80003e0:	4770      	bx	lr
 80003e2:	4663      	mov	r3, ip
 80003e4:	105b      	asrs	r3, r3, #1
 80003e6:	d300      	bcc.n	80003ea <__divsi3+0x1c2>
 80003e8:	4240      	negs	r0, r0
 80003ea:	b501      	push	{r0, lr}
 80003ec:	2000      	movs	r0, #0
 80003ee:	f000 f805 	bl	80003fc <__aeabi_idiv0>
 80003f2:	bd02      	pop	{r1, pc}

080003f4 <__aeabi_idivmod>:
 80003f4:	2900      	cmp	r1, #0
 80003f6:	d0f8      	beq.n	80003ea <__divsi3+0x1c2>
 80003f8:	e716      	b.n	8000228 <__divsi3>
 80003fa:	4770      	bx	lr

080003fc <__aeabi_idiv0>:
 80003fc:	4770      	bx	lr
 80003fe:	46c0      	nop			@ (mov r8, r8)

08000400 <read_adc>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

uint16_t read_adc(uint32_t channel) {
 8000400:	b590      	push	{r4, r7, lr}
 8000402:	b087      	sub	sp, #28
 8000404:	af00      	add	r7, sp, #0
 8000406:	6078      	str	r0, [r7, #4]
	ADC_ChannelConfTypeDef sConfig = { 0 };
 8000408:	2408      	movs	r4, #8
 800040a:	193b      	adds	r3, r7, r4
 800040c:	0018      	movs	r0, r3
 800040e:	230c      	movs	r3, #12
 8000410:	001a      	movs	r2, r3
 8000412:	2100      	movs	r1, #0
 8000414:	f004 f990 	bl	8004738 <memset>
	sConfig.Channel = channel;
 8000418:	193b      	adds	r3, r7, r4
 800041a:	687a      	ldr	r2, [r7, #4]
 800041c:	601a      	str	r2, [r3, #0]
	sConfig.Rank = ADC_REGULAR_RANK_1;
 800041e:	193b      	adds	r3, r7, r4
 8000420:	2200      	movs	r2, #0
 8000422:	605a      	str	r2, [r3, #4]
	sConfig.SamplingTime = ADC_SAMPLETIME_39CYCLES_5;
 8000424:	193b      	adds	r3, r7, r4
 8000426:	2205      	movs	r2, #5
 8000428:	609a      	str	r2, [r3, #8]

	HAL_ADC_ConfigChannel(&hadc1, &sConfig);
 800042a:	193a      	adds	r2, r7, r4
 800042c:	4b10      	ldr	r3, [pc, #64]	@ (8000470 <read_adc+0x70>)
 800042e:	0011      	movs	r1, r2
 8000430:	0018      	movs	r0, r3
 8000432:	f001 fc8f 	bl	8001d54 <HAL_ADC_ConfigChannel>

	HAL_ADC_Start(&hadc1);
 8000436:	4b0e      	ldr	r3, [pc, #56]	@ (8000470 <read_adc+0x70>)
 8000438:	0018      	movs	r0, r3
 800043a:	f001 fb61 	bl	8001b00 <HAL_ADC_Start>
	HAL_ADC_PollForConversion(&hadc1, HAL_MAX_DELAY);
 800043e:	2301      	movs	r3, #1
 8000440:	425a      	negs	r2, r3
 8000442:	4b0b      	ldr	r3, [pc, #44]	@ (8000470 <read_adc+0x70>)
 8000444:	0011      	movs	r1, r2
 8000446:	0018      	movs	r0, r3
 8000448:	f001 fbe4 	bl	8001c14 <HAL_ADC_PollForConversion>
	uint16_t value = HAL_ADC_GetValue(&hadc1);
 800044c:	4b08      	ldr	r3, [pc, #32]	@ (8000470 <read_adc+0x70>)
 800044e:	0018      	movs	r0, r3
 8000450:	f001 fc74 	bl	8001d3c <HAL_ADC_GetValue>
 8000454:	0002      	movs	r2, r0
 8000456:	2416      	movs	r4, #22
 8000458:	193b      	adds	r3, r7, r4
 800045a:	801a      	strh	r2, [r3, #0]
	HAL_ADC_Stop(&hadc1);
 800045c:	4b04      	ldr	r3, [pc, #16]	@ (8000470 <read_adc+0x70>)
 800045e:	0018      	movs	r0, r3
 8000460:	f001 fb9c 	bl	8001b9c <HAL_ADC_Stop>

	return value;
 8000464:	193b      	adds	r3, r7, r4
 8000466:	881b      	ldrh	r3, [r3, #0]

}
 8000468:	0018      	movs	r0, r3
 800046a:	46bd      	mov	sp, r7
 800046c:	b007      	add	sp, #28
 800046e:	bd90      	pop	{r4, r7, pc}
 8000470:	20000078 	.word	0x20000078

08000474 <read_adc_avg>:

uint16_t read_adc_avg(uint32_t channel, uint8_t samples) {
 8000474:	b580      	push	{r7, lr}
 8000476:	b084      	sub	sp, #16
 8000478:	af00      	add	r7, sp, #0
 800047a:	6078      	str	r0, [r7, #4]
 800047c:	000a      	movs	r2, r1
 800047e:	1cfb      	adds	r3, r7, #3
 8000480:	701a      	strb	r2, [r3, #0]
	uint32_t sum = 0;
 8000482:	2300      	movs	r3, #0
 8000484:	60fb      	str	r3, [r7, #12]
	for (uint8_t i = 0; i < samples; i++) {
 8000486:	230b      	movs	r3, #11
 8000488:	18fb      	adds	r3, r7, r3
 800048a:	2200      	movs	r2, #0
 800048c:	701a      	strb	r2, [r3, #0]
 800048e:	e00e      	b.n	80004ae <read_adc_avg+0x3a>
		sum += read_adc(channel);
 8000490:	687b      	ldr	r3, [r7, #4]
 8000492:	0018      	movs	r0, r3
 8000494:	f7ff ffb4 	bl	8000400 <read_adc>
 8000498:	0003      	movs	r3, r0
 800049a:	001a      	movs	r2, r3
 800049c:	68fb      	ldr	r3, [r7, #12]
 800049e:	189b      	adds	r3, r3, r2
 80004a0:	60fb      	str	r3, [r7, #12]
	for (uint8_t i = 0; i < samples; i++) {
 80004a2:	210b      	movs	r1, #11
 80004a4:	187b      	adds	r3, r7, r1
 80004a6:	781a      	ldrb	r2, [r3, #0]
 80004a8:	187b      	adds	r3, r7, r1
 80004aa:	3201      	adds	r2, #1
 80004ac:	701a      	strb	r2, [r3, #0]
 80004ae:	230b      	movs	r3, #11
 80004b0:	18fa      	adds	r2, r7, r3
 80004b2:	1cfb      	adds	r3, r7, #3
 80004b4:	7812      	ldrb	r2, [r2, #0]
 80004b6:	781b      	ldrb	r3, [r3, #0]
 80004b8:	429a      	cmp	r2, r3
 80004ba:	d3e9      	bcc.n	8000490 <read_adc_avg+0x1c>
	}
	return sum / samples;
 80004bc:	1cfb      	adds	r3, r7, #3
 80004be:	781b      	ldrb	r3, [r3, #0]
 80004c0:	0019      	movs	r1, r3
 80004c2:	68f8      	ldr	r0, [r7, #12]
 80004c4:	f7ff fe26 	bl	8000114 <__udivsi3>
 80004c8:	0003      	movs	r3, r0
 80004ca:	b29b      	uxth	r3, r3
}
 80004cc:	0018      	movs	r0, r3
 80004ce:	46bd      	mov	sp, r7
 80004d0:	b004      	add	sp, #16
 80004d2:	bd80      	pop	{r7, pc}

080004d4 <max7219_write>:

void max7219_write(uint8_t reg, uint8_t data) {
 80004d4:	b580      	push	{r7, lr}
 80004d6:	b084      	sub	sp, #16
 80004d8:	af00      	add	r7, sp, #0
 80004da:	0002      	movs	r2, r0
 80004dc:	1dfb      	adds	r3, r7, #7
 80004de:	701a      	strb	r2, [r3, #0]
 80004e0:	1dbb      	adds	r3, r7, #6
 80004e2:	1c0a      	adds	r2, r1, #0
 80004e4:	701a      	strb	r2, [r3, #0]
	HAL_GPIO_WritePin(GPIOA, SPI1_CS_Pin, GPIO_PIN_RESET);
 80004e6:	23a0      	movs	r3, #160	@ 0xa0
 80004e8:	05db      	lsls	r3, r3, #23
 80004ea:	2200      	movs	r2, #0
 80004ec:	2140      	movs	r1, #64	@ 0x40
 80004ee:	0018      	movs	r0, r3
 80004f0:	f002 f963 	bl	80027ba <HAL_GPIO_WritePin>
	uint8_t buf[2] = { reg, data };
 80004f4:	210c      	movs	r1, #12
 80004f6:	187b      	adds	r3, r7, r1
 80004f8:	1dfa      	adds	r2, r7, #7
 80004fa:	7812      	ldrb	r2, [r2, #0]
 80004fc:	701a      	strb	r2, [r3, #0]
 80004fe:	187b      	adds	r3, r7, r1
 8000500:	1dba      	adds	r2, r7, #6
 8000502:	7812      	ldrb	r2, [r2, #0]
 8000504:	705a      	strb	r2, [r3, #1]

	HAL_SPI_Transmit(&hspi1, buf, sizeof(buf), 1000);
 8000506:	23fa      	movs	r3, #250	@ 0xfa
 8000508:	009b      	lsls	r3, r3, #2
 800050a:	1879      	adds	r1, r7, r1
 800050c:	4807      	ldr	r0, [pc, #28]	@ (800052c <max7219_write+0x58>)
 800050e:	2202      	movs	r2, #2
 8000510:	f003 f854 	bl	80035bc <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(GPIOA, SPI1_CS_Pin, GPIO_PIN_SET);
 8000514:	23a0      	movs	r3, #160	@ 0xa0
 8000516:	05db      	lsls	r3, r3, #23
 8000518:	2201      	movs	r2, #1
 800051a:	2140      	movs	r1, #64	@ 0x40
 800051c:	0018      	movs	r0, r3
 800051e:	f002 f94c 	bl	80027ba <HAL_GPIO_WritePin>
}
 8000522:	46c0      	nop			@ (mov r8, r8)
 8000524:	46bd      	mov	sp, r7
 8000526:	b004      	add	sp, #16
 8000528:	bd80      	pop	{r7, pc}
 800052a:	46c0      	nop			@ (mov r8, r8)
 800052c:	200000dc 	.word	0x200000dc

08000530 <joy_controller>:

void joy_controller(int8_t *dir_x, int8_t *dir_y, int8_t *is_pressed) {
 8000530:	b5b0      	push	{r4, r5, r7, lr}
 8000532:	b086      	sub	sp, #24
 8000534:	af00      	add	r7, sp, #0
 8000536:	60f8      	str	r0, [r7, #12]
 8000538:	60b9      	str	r1, [r7, #8]
 800053a:	607a      	str	r2, [r7, #4]
	uint16_t joy_x, joy_y;
	uint8_t joy_sw;

	joy_y = read_adc_avg(ADC_CHANNEL_1, 10);
 800053c:	2316      	movs	r3, #22
 800053e:	18fc      	adds	r4, r7, r3
 8000540:	4b36      	ldr	r3, [pc, #216]	@ (800061c <joy_controller+0xec>)
 8000542:	210a      	movs	r1, #10
 8000544:	0018      	movs	r0, r3
 8000546:	f7ff ff95 	bl	8000474 <read_adc_avg>
 800054a:	0003      	movs	r3, r0
 800054c:	8023      	strh	r3, [r4, #0]
	joy_x = read_adc_avg(ADC_CHANNEL_0, 10);
 800054e:	2514      	movs	r5, #20
 8000550:	197c      	adds	r4, r7, r5
 8000552:	210a      	movs	r1, #10
 8000554:	2001      	movs	r0, #1
 8000556:	f7ff ff8d 	bl	8000474 <read_adc_avg>
 800055a:	0003      	movs	r3, r0
 800055c:	8023      	strh	r3, [r4, #0]
	joy_sw = HAL_GPIO_ReadPin(GPIOA, SW_Pin);
 800055e:	2313      	movs	r3, #19
 8000560:	18fc      	adds	r4, r7, r3
 8000562:	23a0      	movs	r3, #160	@ 0xa0
 8000564:	05db      	lsls	r3, r3, #23
 8000566:	2104      	movs	r1, #4
 8000568:	0018      	movs	r0, r3
 800056a:	f002 f909 	bl	8002780 <HAL_GPIO_ReadPin>
 800056e:	0003      	movs	r3, r0
 8000570:	7023      	strb	r3, [r4, #0]

	if (joy_x < 100 && *dir_x == 0) {
 8000572:	197b      	adds	r3, r7, r5
 8000574:	881b      	ldrh	r3, [r3, #0]
 8000576:	2b63      	cmp	r3, #99	@ 0x63
 8000578:	d80b      	bhi.n	8000592 <joy_controller+0x62>
 800057a:	68fb      	ldr	r3, [r7, #12]
 800057c:	781b      	ldrb	r3, [r3, #0]
 800057e:	b25b      	sxtb	r3, r3
 8000580:	2b00      	cmp	r3, #0
 8000582:	d106      	bne.n	8000592 <joy_controller+0x62>
		*dir_x = -1;
 8000584:	68fb      	ldr	r3, [r7, #12]
 8000586:	22ff      	movs	r2, #255	@ 0xff
 8000588:	701a      	strb	r2, [r3, #0]
		*dir_y = 0;
 800058a:	68bb      	ldr	r3, [r7, #8]
 800058c:	2200      	movs	r2, #0
 800058e:	701a      	strb	r2, [r3, #0]
 8000590:	e033      	b.n	80005fa <joy_controller+0xca>
	} else if (joy_x > 3700 && *dir_x == 0) {
 8000592:	2314      	movs	r3, #20
 8000594:	18fb      	adds	r3, r7, r3
 8000596:	881b      	ldrh	r3, [r3, #0]
 8000598:	4a21      	ldr	r2, [pc, #132]	@ (8000620 <joy_controller+0xf0>)
 800059a:	4293      	cmp	r3, r2
 800059c:	d90b      	bls.n	80005b6 <joy_controller+0x86>
 800059e:	68fb      	ldr	r3, [r7, #12]
 80005a0:	781b      	ldrb	r3, [r3, #0]
 80005a2:	b25b      	sxtb	r3, r3
 80005a4:	2b00      	cmp	r3, #0
 80005a6:	d106      	bne.n	80005b6 <joy_controller+0x86>
		*dir_x = 1;
 80005a8:	68fb      	ldr	r3, [r7, #12]
 80005aa:	2201      	movs	r2, #1
 80005ac:	701a      	strb	r2, [r3, #0]
		*dir_y = 0;
 80005ae:	68bb      	ldr	r3, [r7, #8]
 80005b0:	2200      	movs	r2, #0
 80005b2:	701a      	strb	r2, [r3, #0]
 80005b4:	e021      	b.n	80005fa <joy_controller+0xca>
	} else if (joy_y < 100 && *dir_y == 0) {
 80005b6:	2316      	movs	r3, #22
 80005b8:	18fb      	adds	r3, r7, r3
 80005ba:	881b      	ldrh	r3, [r3, #0]
 80005bc:	2b63      	cmp	r3, #99	@ 0x63
 80005be:	d80b      	bhi.n	80005d8 <joy_controller+0xa8>
 80005c0:	68bb      	ldr	r3, [r7, #8]
 80005c2:	781b      	ldrb	r3, [r3, #0]
 80005c4:	b25b      	sxtb	r3, r3
 80005c6:	2b00      	cmp	r3, #0
 80005c8:	d106      	bne.n	80005d8 <joy_controller+0xa8>
		*dir_y = -1;
 80005ca:	68bb      	ldr	r3, [r7, #8]
 80005cc:	22ff      	movs	r2, #255	@ 0xff
 80005ce:	701a      	strb	r2, [r3, #0]
		*dir_x = 0;
 80005d0:	68fb      	ldr	r3, [r7, #12]
 80005d2:	2200      	movs	r2, #0
 80005d4:	701a      	strb	r2, [r3, #0]
 80005d6:	e010      	b.n	80005fa <joy_controller+0xca>
	} else if (joy_y > 3700 && *dir_y == 0) {
 80005d8:	2316      	movs	r3, #22
 80005da:	18fb      	adds	r3, r7, r3
 80005dc:	881b      	ldrh	r3, [r3, #0]
 80005de:	4a10      	ldr	r2, [pc, #64]	@ (8000620 <joy_controller+0xf0>)
 80005e0:	4293      	cmp	r3, r2
 80005e2:	d90a      	bls.n	80005fa <joy_controller+0xca>
 80005e4:	68bb      	ldr	r3, [r7, #8]
 80005e6:	781b      	ldrb	r3, [r3, #0]
 80005e8:	b25b      	sxtb	r3, r3
 80005ea:	2b00      	cmp	r3, #0
 80005ec:	d105      	bne.n	80005fa <joy_controller+0xca>
		*dir_y = 1;
 80005ee:	68bb      	ldr	r3, [r7, #8]
 80005f0:	2201      	movs	r2, #1
 80005f2:	701a      	strb	r2, [r3, #0]
		*dir_x = 0;
 80005f4:	68fb      	ldr	r3, [r7, #12]
 80005f6:	2200      	movs	r2, #0
 80005f8:	701a      	strb	r2, [r3, #0]
	}

	if (joy_sw == 0) {
 80005fa:	2313      	movs	r3, #19
 80005fc:	18fb      	adds	r3, r7, r3
 80005fe:	781b      	ldrb	r3, [r3, #0]
 8000600:	2b00      	cmp	r3, #0
 8000602:	d103      	bne.n	800060c <joy_controller+0xdc>
		*is_pressed = 1;
 8000604:	687b      	ldr	r3, [r7, #4]
 8000606:	2201      	movs	r2, #1
 8000608:	701a      	strb	r2, [r3, #0]
	} else {
		*is_pressed = 0;
	}
}
 800060a:	e002      	b.n	8000612 <joy_controller+0xe2>
		*is_pressed = 0;
 800060c:	687b      	ldr	r3, [r7, #4]
 800060e:	2200      	movs	r2, #0
 8000610:	701a      	strb	r2, [r3, #0]
}
 8000612:	46c0      	nop			@ (mov r8, r8)
 8000614:	46bd      	mov	sp, r7
 8000616:	b006      	add	sp, #24
 8000618:	bdb0      	pop	{r4, r5, r7, pc}
 800061a:	46c0      	nop			@ (mov r8, r8)
 800061c:	04000002 	.word	0x04000002
 8000620:	00000e74 	.word	0x00000e74

08000624 <MAX7219_Init>:

void MAX7219_Init() {
 8000624:	b580      	push	{r7, lr}
 8000626:	af00      	add	r7, sp, #0
	// Set Display to normal mode (Test mode)
	max7219_write(0x0F, 0x00);
 8000628:	2100      	movs	r1, #0
 800062a:	200f      	movs	r0, #15
 800062c:	f7ff ff52 	bl	80004d4 <max7219_write>
	// Set display to normal mode (Shutdown mode)
	max7219_write(0x0C, 0x01);
 8000630:	2101      	movs	r1, #1
 8000632:	200c      	movs	r0, #12
 8000634:	f7ff ff4e 	bl	80004d4 <max7219_write>

	// Set display intensity
	max7219_write(0x0A, 0x07);
 8000638:	2107      	movs	r1, #7
 800063a:	200a      	movs	r0, #10
 800063c:	f7ff ff4a 	bl	80004d4 <max7219_write>

	max7219_write(0x0B, 0x07);
 8000640:	2107      	movs	r1, #7
 8000642:	200b      	movs	r0, #11
 8000644:	f7ff ff46 	bl	80004d4 <max7219_write>
	max7219_write(0x09, 0x00);
 8000648:	2100      	movs	r1, #0
 800064a:	2009      	movs	r0, #9
 800064c:	f7ff ff42 	bl	80004d4 <max7219_write>
}
 8000650:	46c0      	nop			@ (mov r8, r8)
 8000652:	46bd      	mov	sp, r7
 8000654:	bd80      	pop	{r7, pc}

08000656 <fill_matrix>:

void fill_matrix(uint8_t rows, uint8_t cols, uint8_t matrix[rows][cols],
		uint8_t fill_value) {
 8000656:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000658:	b087      	sub	sp, #28
 800065a:	af00      	add	r7, sp, #0
 800065c:	0006      	movs	r6, r0
 800065e:	0008      	movs	r0, r1
 8000660:	60ba      	str	r2, [r7, #8]
 8000662:	0019      	movs	r1, r3
 8000664:	230f      	movs	r3, #15
 8000666:	18fb      	adds	r3, r7, r3
 8000668:	1c32      	adds	r2, r6, #0
 800066a:	701a      	strb	r2, [r3, #0]
 800066c:	260e      	movs	r6, #14
 800066e:	19bb      	adds	r3, r7, r6
 8000670:	1c02      	adds	r2, r0, #0
 8000672:	701a      	strb	r2, [r3, #0]
 8000674:	230d      	movs	r3, #13
 8000676:	18fb      	adds	r3, r7, r3
 8000678:	1c0a      	adds	r2, r1, #0
 800067a:	701a      	strb	r2, [r3, #0]
void fill_matrix(uint8_t rows, uint8_t cols, uint8_t matrix[rows][cols],
 800067c:	19bb      	adds	r3, r7, r6
 800067e:	781b      	ldrb	r3, [r3, #0]
 8000680:	001a      	movs	r2, r3
 8000682:	3a01      	subs	r2, #1
 8000684:	613a      	str	r2, [r7, #16]
 8000686:	603b      	str	r3, [r7, #0]
 8000688:	2200      	movs	r2, #0
 800068a:	607a      	str	r2, [r7, #4]
 800068c:	6838      	ldr	r0, [r7, #0]
 800068e:	6879      	ldr	r1, [r7, #4]
 8000690:	0002      	movs	r2, r0
 8000692:	0f52      	lsrs	r2, r2, #29
 8000694:	000e      	movs	r6, r1
 8000696:	00f5      	lsls	r5, r6, #3
 8000698:	4315      	orrs	r5, r2
 800069a:	0002      	movs	r2, r0
 800069c:	00d4      	lsls	r4, r2, #3
	for (uint8_t i = 0; i < rows; i++) {
 800069e:	220f      	movs	r2, #15
 80006a0:	2108      	movs	r1, #8
 80006a2:	1852      	adds	r2, r2, r1
 80006a4:	19d2      	adds	r2, r2, r7
 80006a6:	2100      	movs	r1, #0
 80006a8:	7011      	strb	r1, [r2, #0]
 80006aa:	e030      	b.n	800070e <fill_matrix+0xb8>
		for (uint8_t j = 0; j < cols; j++) {
 80006ac:	220e      	movs	r2, #14
 80006ae:	2108      	movs	r1, #8
 80006b0:	1852      	adds	r2, r2, r1
 80006b2:	19d2      	adds	r2, r2, r7
 80006b4:	2100      	movs	r1, #0
 80006b6:	7011      	strb	r1, [r2, #0]
 80006b8:	e017      	b.n	80006ea <fill_matrix+0x94>
			matrix[i][j] = fill_value;
 80006ba:	220f      	movs	r2, #15
 80006bc:	2508      	movs	r5, #8
 80006be:	1952      	adds	r2, r2, r5
 80006c0:	19d2      	adds	r2, r2, r7
 80006c2:	7812      	ldrb	r2, [r2, #0]
 80006c4:	0019      	movs	r1, r3
 80006c6:	434a      	muls	r2, r1
 80006c8:	68b9      	ldr	r1, [r7, #8]
 80006ca:	1889      	adds	r1, r1, r2
 80006cc:	240e      	movs	r4, #14
 80006ce:	1962      	adds	r2, r4, r5
 80006d0:	19d2      	adds	r2, r2, r7
 80006d2:	7812      	ldrb	r2, [r2, #0]
 80006d4:	200d      	movs	r0, #13
 80006d6:	1838      	adds	r0, r7, r0
 80006d8:	7800      	ldrb	r0, [r0, #0]
 80006da:	5488      	strb	r0, [r1, r2]
		for (uint8_t j = 0; j < cols; j++) {
 80006dc:	1962      	adds	r2, r4, r5
 80006de:	19d2      	adds	r2, r2, r7
 80006e0:	7811      	ldrb	r1, [r2, #0]
 80006e2:	1962      	adds	r2, r4, r5
 80006e4:	19d2      	adds	r2, r2, r7
 80006e6:	3101      	adds	r1, #1
 80006e8:	7011      	strb	r1, [r2, #0]
 80006ea:	220e      	movs	r2, #14
 80006ec:	2408      	movs	r4, #8
 80006ee:	1912      	adds	r2, r2, r4
 80006f0:	19d1      	adds	r1, r2, r7
 80006f2:	220e      	movs	r2, #14
 80006f4:	18ba      	adds	r2, r7, r2
 80006f6:	7809      	ldrb	r1, [r1, #0]
 80006f8:	7812      	ldrb	r2, [r2, #0]
 80006fa:	4291      	cmp	r1, r2
 80006fc:	d3dd      	bcc.n	80006ba <fill_matrix+0x64>
	for (uint8_t i = 0; i < rows; i++) {
 80006fe:	200f      	movs	r0, #15
 8000700:	1902      	adds	r2, r0, r4
 8000702:	19d2      	adds	r2, r2, r7
 8000704:	7811      	ldrb	r1, [r2, #0]
 8000706:	1902      	adds	r2, r0, r4
 8000708:	19d2      	adds	r2, r2, r7
 800070a:	3101      	adds	r1, #1
 800070c:	7011      	strb	r1, [r2, #0]
 800070e:	220f      	movs	r2, #15
 8000710:	2108      	movs	r1, #8
 8000712:	1852      	adds	r2, r2, r1
 8000714:	19d1      	adds	r1, r2, r7
 8000716:	220f      	movs	r2, #15
 8000718:	18ba      	adds	r2, r7, r2
 800071a:	7809      	ldrb	r1, [r1, #0]
 800071c:	7812      	ldrb	r2, [r2, #0]
 800071e:	4291      	cmp	r1, r2
 8000720:	d3c4      	bcc.n	80006ac <fill_matrix+0x56>
		}
	}
}
 8000722:	46c0      	nop			@ (mov r8, r8)
 8000724:	46c0      	nop			@ (mov r8, r8)
 8000726:	46bd      	mov	sp, r7
 8000728:	b007      	add	sp, #28
 800072a:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800072c <MAX7219_Clear_digit_registers>:
			}
		}
	}
}

void MAX7219_Clear_digit_registers(uint8_t min_reg_addr, uint8_t max_reg_addr) {
 800072c:	b590      	push	{r4, r7, lr}
 800072e:	b085      	sub	sp, #20
 8000730:	af00      	add	r7, sp, #0
 8000732:	0002      	movs	r2, r0
 8000734:	1dfb      	adds	r3, r7, #7
 8000736:	701a      	strb	r2, [r3, #0]
 8000738:	1dbb      	adds	r3, r7, #6
 800073a:	1c0a      	adds	r2, r1, #0
 800073c:	701a      	strb	r2, [r3, #0]
	for (uint8_t i = min_reg_addr; i <= max_reg_addr; i++) {
 800073e:	230f      	movs	r3, #15
 8000740:	18fb      	adds	r3, r7, r3
 8000742:	1dfa      	adds	r2, r7, #7
 8000744:	7812      	ldrb	r2, [r2, #0]
 8000746:	701a      	strb	r2, [r3, #0]
 8000748:	e00c      	b.n	8000764 <MAX7219_Clear_digit_registers+0x38>
		max7219_write(i, 0x00);
 800074a:	240f      	movs	r4, #15
 800074c:	193b      	adds	r3, r7, r4
 800074e:	781b      	ldrb	r3, [r3, #0]
 8000750:	2100      	movs	r1, #0
 8000752:	0018      	movs	r0, r3
 8000754:	f7ff febe 	bl	80004d4 <max7219_write>
	for (uint8_t i = min_reg_addr; i <= max_reg_addr; i++) {
 8000758:	0021      	movs	r1, r4
 800075a:	187b      	adds	r3, r7, r1
 800075c:	781a      	ldrb	r2, [r3, #0]
 800075e:	187b      	adds	r3, r7, r1
 8000760:	3201      	adds	r2, #1
 8000762:	701a      	strb	r2, [r3, #0]
 8000764:	230f      	movs	r3, #15
 8000766:	18fa      	adds	r2, r7, r3
 8000768:	1dbb      	adds	r3, r7, #6
 800076a:	7812      	ldrb	r2, [r2, #0]
 800076c:	781b      	ldrb	r3, [r3, #0]
 800076e:	429a      	cmp	r2, r3
 8000770:	d9eb      	bls.n	800074a <MAX7219_Clear_digit_registers+0x1e>
	}
}
 8000772:	46c0      	nop			@ (mov r8, r8)
 8000774:	46c0      	nop			@ (mov r8, r8)
 8000776:	46bd      	mov	sp, r7
 8000778:	b005      	add	sp, #20
 800077a:	bd90      	pop	{r4, r7, pc}

0800077c <add_snake_element>:

void add_snake_element(uint8_t array[64][2], uint8_t *array_length, uint8_t x,
		uint8_t y) {
 800077c:	b580      	push	{r7, lr}
 800077e:	b084      	sub	sp, #16
 8000780:	af00      	add	r7, sp, #0
 8000782:	60f8      	str	r0, [r7, #12]
 8000784:	60b9      	str	r1, [r7, #8]
 8000786:	0019      	movs	r1, r3
 8000788:	1dfb      	adds	r3, r7, #7
 800078a:	701a      	strb	r2, [r3, #0]
 800078c:	1dbb      	adds	r3, r7, #6
 800078e:	1c0a      	adds	r2, r1, #0
 8000790:	701a      	strb	r2, [r3, #0]
	array[*array_length][0] = x;
 8000792:	68bb      	ldr	r3, [r7, #8]
 8000794:	781b      	ldrb	r3, [r3, #0]
 8000796:	005b      	lsls	r3, r3, #1
 8000798:	68fa      	ldr	r2, [r7, #12]
 800079a:	18d3      	adds	r3, r2, r3
 800079c:	1dfa      	adds	r2, r7, #7
 800079e:	7812      	ldrb	r2, [r2, #0]
 80007a0:	701a      	strb	r2, [r3, #0]
	array[*array_length][1] = y;
 80007a2:	68bb      	ldr	r3, [r7, #8]
 80007a4:	781b      	ldrb	r3, [r3, #0]
 80007a6:	005b      	lsls	r3, r3, #1
 80007a8:	68fa      	ldr	r2, [r7, #12]
 80007aa:	18d3      	adds	r3, r2, r3
 80007ac:	1dba      	adds	r2, r7, #6
 80007ae:	7812      	ldrb	r2, [r2, #0]
 80007b0:	705a      	strb	r2, [r3, #1]
	*array_length += 1;
 80007b2:	68bb      	ldr	r3, [r7, #8]
 80007b4:	781b      	ldrb	r3, [r3, #0]
 80007b6:	3301      	adds	r3, #1
 80007b8:	b2da      	uxtb	r2, r3
 80007ba:	68bb      	ldr	r3, [r7, #8]
 80007bc:	701a      	strb	r2, [r3, #0]
}
 80007be:	46c0      	nop			@ (mov r8, r8)
 80007c0:	46bd      	mov	sp, r7
 80007c2:	b004      	add	sp, #16
 80007c4:	bd80      	pop	{r7, pc}
	...

080007c8 <update_snake_position>:

void update_snake_position(int8_t snake_dir_x, int8_t snake_dir_y,
		uint8_t snake[][2], uint8_t snake_length) {
 80007c8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80007ca:	b085      	sub	sp, #20
 80007cc:	af00      	add	r7, sp, #0
 80007ce:	0004      	movs	r4, r0
 80007d0:	0008      	movs	r0, r1
 80007d2:	603a      	str	r2, [r7, #0]
 80007d4:	0019      	movs	r1, r3
 80007d6:	1dfb      	adds	r3, r7, #7
 80007d8:	1c22      	adds	r2, r4, #0
 80007da:	701a      	strb	r2, [r3, #0]
 80007dc:	1dbb      	adds	r3, r7, #6
 80007de:	1c02      	adds	r2, r0, #0
 80007e0:	701a      	strb	r2, [r3, #0]
 80007e2:	1d7b      	adds	r3, r7, #5
 80007e4:	1c0a      	adds	r2, r1, #0
 80007e6:	701a      	strb	r2, [r3, #0]
	uint8_t prev_x;
	uint8_t prev_y;

	for (uint8_t i = 0; i < snake_length; i++) {
 80007e8:	230d      	movs	r3, #13
 80007ea:	18fb      	adds	r3, r7, r3
 80007ec:	2200      	movs	r2, #0
 80007ee:	701a      	strb	r2, [r3, #0]
 80007f0:	e0cb      	b.n	800098a <update_snake_position+0x1c2>
		if (i == 0) {
 80007f2:	210d      	movs	r1, #13
 80007f4:	187b      	adds	r3, r7, r1
 80007f6:	781b      	ldrb	r3, [r3, #0]
 80007f8:	2b00      	cmp	r3, #0
 80007fa:	d000      	beq.n	80007fe <update_snake_position+0x36>
 80007fc:	e075      	b.n	80008ea <update_snake_position+0x122>
			prev_x = snake[i][0];
 80007fe:	187b      	adds	r3, r7, r1
 8000800:	781b      	ldrb	r3, [r3, #0]
 8000802:	005b      	lsls	r3, r3, #1
 8000804:	683a      	ldr	r2, [r7, #0]
 8000806:	18d2      	adds	r2, r2, r3
 8000808:	230f      	movs	r3, #15
 800080a:	18fb      	adds	r3, r7, r3
 800080c:	7812      	ldrb	r2, [r2, #0]
 800080e:	701a      	strb	r2, [r3, #0]
			prev_y = snake[i][1];
 8000810:	187b      	adds	r3, r7, r1
 8000812:	781b      	ldrb	r3, [r3, #0]
 8000814:	005b      	lsls	r3, r3, #1
 8000816:	683a      	ldr	r2, [r7, #0]
 8000818:	18d2      	adds	r2, r2, r3
 800081a:	230e      	movs	r3, #14
 800081c:	18fb      	adds	r3, r7, r3
 800081e:	7852      	ldrb	r2, [r2, #1]
 8000820:	701a      	strb	r2, [r3, #0]

			int8_t x = snake[i][0] + snake_dir_x;
 8000822:	187b      	adds	r3, r7, r1
 8000824:	781b      	ldrb	r3, [r3, #0]
 8000826:	005b      	lsls	r3, r3, #1
 8000828:	683a      	ldr	r2, [r7, #0]
 800082a:	18d3      	adds	r3, r2, r3
 800082c:	781a      	ldrb	r2, [r3, #0]
 800082e:	1dfb      	adds	r3, r7, #7
 8000830:	781b      	ldrb	r3, [r3, #0]
 8000832:	18d3      	adds	r3, r2, r3
 8000834:	b2da      	uxtb	r2, r3
 8000836:	200c      	movs	r0, #12
 8000838:	183b      	adds	r3, r7, r0
 800083a:	701a      	strb	r2, [r3, #0]
			int8_t y = snake[i][1] + snake_dir_y;
 800083c:	187b      	adds	r3, r7, r1
 800083e:	781b      	ldrb	r3, [r3, #0]
 8000840:	005b      	lsls	r3, r3, #1
 8000842:	683a      	ldr	r2, [r7, #0]
 8000844:	18d3      	adds	r3, r2, r3
 8000846:	785a      	ldrb	r2, [r3, #1]
 8000848:	1dbb      	adds	r3, r7, #6
 800084a:	781b      	ldrb	r3, [r3, #0]
 800084c:	18d3      	adds	r3, r2, r3
 800084e:	b2da      	uxtb	r2, r3
 8000850:	230b      	movs	r3, #11
 8000852:	18fb      	adds	r3, r7, r3
 8000854:	701a      	strb	r2, [r3, #0]

			if (x > 7) {
 8000856:	183b      	adds	r3, r7, r0
 8000858:	781b      	ldrb	r3, [r3, #0]
 800085a:	b25b      	sxtb	r3, r3
 800085c:	2b07      	cmp	r3, #7
 800085e:	dd03      	ble.n	8000868 <update_snake_position+0xa0>
				x = 0;
 8000860:	183b      	adds	r3, r7, r0
 8000862:	2200      	movs	r2, #0
 8000864:	701a      	strb	r2, [r3, #0]
 8000866:	e007      	b.n	8000878 <update_snake_position+0xb0>
			} else if (x < 0) {
 8000868:	220c      	movs	r2, #12
 800086a:	18bb      	adds	r3, r7, r2
 800086c:	781b      	ldrb	r3, [r3, #0]
 800086e:	2b7f      	cmp	r3, #127	@ 0x7f
 8000870:	d902      	bls.n	8000878 <update_snake_position+0xb0>
				x = 7;
 8000872:	18bb      	adds	r3, r7, r2
 8000874:	2207      	movs	r2, #7
 8000876:	701a      	strb	r2, [r3, #0]
			}

			if (y > 7) {
 8000878:	220b      	movs	r2, #11
 800087a:	18bb      	adds	r3, r7, r2
 800087c:	781b      	ldrb	r3, [r3, #0]
 800087e:	b25b      	sxtb	r3, r3
 8000880:	2b07      	cmp	r3, #7
 8000882:	dd03      	ble.n	800088c <update_snake_position+0xc4>
				y = 0;
 8000884:	18bb      	adds	r3, r7, r2
 8000886:	2200      	movs	r2, #0
 8000888:	701a      	strb	r2, [r3, #0]
 800088a:	e007      	b.n	800089c <update_snake_position+0xd4>
			} else if (y < 0) {
 800088c:	220b      	movs	r2, #11
 800088e:	18bb      	adds	r3, r7, r2
 8000890:	781b      	ldrb	r3, [r3, #0]
 8000892:	2b7f      	cmp	r3, #127	@ 0x7f
 8000894:	d902      	bls.n	800089c <update_snake_position+0xd4>
				y = 7;
 8000896:	18bb      	adds	r3, r7, r2
 8000898:	2207      	movs	r2, #7
 800089a:	701a      	strb	r2, [r3, #0]
			}

			snake[i][0] = x;
 800089c:	210d      	movs	r1, #13
 800089e:	187b      	adds	r3, r7, r1
 80008a0:	781b      	ldrb	r3, [r3, #0]
 80008a2:	005b      	lsls	r3, r3, #1
 80008a4:	683a      	ldr	r2, [r7, #0]
 80008a6:	18d3      	adds	r3, r2, r3
 80008a8:	220c      	movs	r2, #12
 80008aa:	18ba      	adds	r2, r7, r2
 80008ac:	7812      	ldrb	r2, [r2, #0]
 80008ae:	701a      	strb	r2, [r3, #0]
			snake[i][1] = y;
 80008b0:	187b      	adds	r3, r7, r1
 80008b2:	781b      	ldrb	r3, [r3, #0]
 80008b4:	005b      	lsls	r3, r3, #1
 80008b6:	683a      	ldr	r2, [r7, #0]
 80008b8:	18d3      	adds	r3, r2, r3
 80008ba:	220b      	movs	r2, #11
 80008bc:	18ba      	adds	r2, r7, r2
 80008be:	7812      	ldrb	r2, [r2, #0]
 80008c0:	705a      	strb	r2, [r3, #1]

			MATRIX[snake[i][1]][snake[i][0]] = 1;
 80008c2:	187b      	adds	r3, r7, r1
 80008c4:	781b      	ldrb	r3, [r3, #0]
 80008c6:	005b      	lsls	r3, r3, #1
 80008c8:	683a      	ldr	r2, [r7, #0]
 80008ca:	18d3      	adds	r3, r2, r3
 80008cc:	785b      	ldrb	r3, [r3, #1]
 80008ce:	0018      	movs	r0, r3
 80008d0:	187b      	adds	r3, r7, r1
 80008d2:	781b      	ldrb	r3, [r3, #0]
 80008d4:	005b      	lsls	r3, r3, #1
 80008d6:	683a      	ldr	r2, [r7, #0]
 80008d8:	18d3      	adds	r3, r2, r3
 80008da:	781b      	ldrb	r3, [r3, #0]
 80008dc:	0019      	movs	r1, r3
 80008de:	4a31      	ldr	r2, [pc, #196]	@ (80009a4 <update_snake_position+0x1dc>)
 80008e0:	00c3      	lsls	r3, r0, #3
 80008e2:	18d3      	adds	r3, r2, r3
 80008e4:	2201      	movs	r2, #1
 80008e6:	545a      	strb	r2, [r3, r1]
 80008e8:	e049      	b.n	800097e <update_snake_position+0x1b6>

		} else {
			int8_t x = snake[i][0];
 80008ea:	210d      	movs	r1, #13
 80008ec:	187b      	adds	r3, r7, r1
 80008ee:	781b      	ldrb	r3, [r3, #0]
 80008f0:	005b      	lsls	r3, r3, #1
 80008f2:	683a      	ldr	r2, [r7, #0]
 80008f4:	18d3      	adds	r3, r2, r3
 80008f6:	781a      	ldrb	r2, [r3, #0]
 80008f8:	260a      	movs	r6, #10
 80008fa:	19bb      	adds	r3, r7, r6
 80008fc:	701a      	strb	r2, [r3, #0]
			int8_t y = snake[i][1];
 80008fe:	187b      	adds	r3, r7, r1
 8000900:	781b      	ldrb	r3, [r3, #0]
 8000902:	005b      	lsls	r3, r3, #1
 8000904:	683a      	ldr	r2, [r7, #0]
 8000906:	18d3      	adds	r3, r2, r3
 8000908:	785a      	ldrb	r2, [r3, #1]
 800090a:	2309      	movs	r3, #9
 800090c:	18fb      	adds	r3, r7, r3
 800090e:	701a      	strb	r2, [r3, #0]

			snake[i][0] = prev_x;
 8000910:	187b      	adds	r3, r7, r1
 8000912:	781b      	ldrb	r3, [r3, #0]
 8000914:	005b      	lsls	r3, r3, #1
 8000916:	683a      	ldr	r2, [r7, #0]
 8000918:	18d3      	adds	r3, r2, r3
 800091a:	240f      	movs	r4, #15
 800091c:	193a      	adds	r2, r7, r4
 800091e:	7812      	ldrb	r2, [r2, #0]
 8000920:	701a      	strb	r2, [r3, #0]
			snake[i][1] = prev_y;
 8000922:	187b      	adds	r3, r7, r1
 8000924:	781b      	ldrb	r3, [r3, #0]
 8000926:	005b      	lsls	r3, r3, #1
 8000928:	683a      	ldr	r2, [r7, #0]
 800092a:	18d3      	adds	r3, r2, r3
 800092c:	250e      	movs	r5, #14
 800092e:	197a      	adds	r2, r7, r5
 8000930:	7812      	ldrb	r2, [r2, #0]
 8000932:	705a      	strb	r2, [r3, #1]

			MATRIX[snake[i][1]][snake[i][0]] = 1;
 8000934:	187b      	adds	r3, r7, r1
 8000936:	781b      	ldrb	r3, [r3, #0]
 8000938:	005b      	lsls	r3, r3, #1
 800093a:	683a      	ldr	r2, [r7, #0]
 800093c:	18d3      	adds	r3, r2, r3
 800093e:	785b      	ldrb	r3, [r3, #1]
 8000940:	0018      	movs	r0, r3
 8000942:	187b      	adds	r3, r7, r1
 8000944:	781b      	ldrb	r3, [r3, #0]
 8000946:	005b      	lsls	r3, r3, #1
 8000948:	683a      	ldr	r2, [r7, #0]
 800094a:	18d3      	adds	r3, r2, r3
 800094c:	781b      	ldrb	r3, [r3, #0]
 800094e:	0019      	movs	r1, r3
 8000950:	4a14      	ldr	r2, [pc, #80]	@ (80009a4 <update_snake_position+0x1dc>)
 8000952:	00c3      	lsls	r3, r0, #3
 8000954:	18d3      	adds	r3, r2, r3
 8000956:	2201      	movs	r2, #1
 8000958:	545a      	strb	r2, [r3, r1]

			prev_x = x;
 800095a:	193b      	adds	r3, r7, r4
 800095c:	19ba      	adds	r2, r7, r6
 800095e:	7812      	ldrb	r2, [r2, #0]
 8000960:	701a      	strb	r2, [r3, #0]
			prev_y = y;
 8000962:	197b      	adds	r3, r7, r5
 8000964:	2209      	movs	r2, #9
 8000966:	18ba      	adds	r2, r7, r2
 8000968:	7812      	ldrb	r2, [r2, #0]
 800096a:	701a      	strb	r2, [r3, #0]
			MATRIX[prev_y][prev_x] = 0;
 800096c:	197b      	adds	r3, r7, r5
 800096e:	781a      	ldrb	r2, [r3, #0]
 8000970:	193b      	adds	r3, r7, r4
 8000972:	781b      	ldrb	r3, [r3, #0]
 8000974:	490b      	ldr	r1, [pc, #44]	@ (80009a4 <update_snake_position+0x1dc>)
 8000976:	00d2      	lsls	r2, r2, #3
 8000978:	188a      	adds	r2, r1, r2
 800097a:	2100      	movs	r1, #0
 800097c:	54d1      	strb	r1, [r2, r3]
	for (uint8_t i = 0; i < snake_length; i++) {
 800097e:	210d      	movs	r1, #13
 8000980:	187b      	adds	r3, r7, r1
 8000982:	781a      	ldrb	r2, [r3, #0]
 8000984:	187b      	adds	r3, r7, r1
 8000986:	3201      	adds	r2, #1
 8000988:	701a      	strb	r2, [r3, #0]
 800098a:	230d      	movs	r3, #13
 800098c:	18fa      	adds	r2, r7, r3
 800098e:	1d7b      	adds	r3, r7, #5
 8000990:	7812      	ldrb	r2, [r2, #0]
 8000992:	781b      	ldrb	r3, [r3, #0]
 8000994:	429a      	cmp	r2, r3
 8000996:	d200      	bcs.n	800099a <update_snake_position+0x1d2>
 8000998:	e72b      	b.n	80007f2 <update_snake_position+0x2a>
		}

	}

}
 800099a:	46c0      	nop			@ (mov r8, r8)
 800099c:	46c0      	nop			@ (mov r8, r8)
 800099e:	46bd      	mov	sp, r7
 80009a0:	b005      	add	sp, #20
 80009a2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80009a4:	200001d4 	.word	0x200001d4

080009a8 <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 80009a8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80009aa:	b0b7      	sub	sp, #220	@ 0xdc
 80009ac:	af02      	add	r7, sp, #8
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 80009ae:	f000 fd0f 	bl	80013d0 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 80009b2:	f000 f9dd 	bl	8000d70 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 80009b6:	f000 fb1b 	bl	8000ff0 <MX_GPIO_Init>
	MX_ADC1_Init();
 80009ba:	f000 fa21 	bl	8000e00 <MX_ADC1_Init>
	MX_USART1_UART_Init();
 80009be:	f000 fac9 	bl	8000f54 <MX_USART1_UART_Init>
	MX_SPI1_Init();
 80009c2:	f000 fa89 	bl	8000ed8 <MX_SPI1_Init>
	/* USER CODE BEGIN 2 */
	MAX7219_Init();
 80009c6:	f7ff fe2d 	bl	8000624 <MAX7219_Init>
	/* USER CODE END 2 */

	/* Infinite loop */
	/* USER CODE BEGIN WHILE */

	uint32_t last_update_time = 0;
 80009ca:	2300      	movs	r3, #0
 80009cc:	22cc      	movs	r2, #204	@ 0xcc
 80009ce:	18ba      	adds	r2, r7, r2
 80009d0:	6013      	str	r3, [r2, #0]
	const uint32_t display_update_interval = 300;
 80009d2:	2396      	movs	r3, #150	@ 0x96
 80009d4:	005b      	lsls	r3, r3, #1
 80009d6:	22c0      	movs	r2, #192	@ 0xc0
 80009d8:	18ba      	adds	r2, r7, r2
 80009da:	6013      	str	r3, [r2, #0]

	int8_t snake_dir_x = 0;
 80009dc:	23bd      	movs	r3, #189	@ 0xbd
 80009de:	18fb      	adds	r3, r7, r3
 80009e0:	2200      	movs	r2, #0
 80009e2:	701a      	strb	r2, [r3, #0]
	int8_t snake_dir_y = 0;
 80009e4:	23bc      	movs	r3, #188	@ 0xbc
 80009e6:	18fb      	adds	r3, r7, r3
 80009e8:	2200      	movs	r2, #0
 80009ea:	701a      	strb	r2, [r3, #0]

	uint8_t snake[64][2];
	uint8_t snake_length = 0;
 80009ec:	243b      	movs	r4, #59	@ 0x3b
 80009ee:	193b      	adds	r3, r7, r4
 80009f0:	2200      	movs	r2, #0
 80009f2:	701a      	strb	r2, [r3, #0]

	add_snake_element(snake, &snake_length, 4, 3);
 80009f4:	1939      	adds	r1, r7, r4
 80009f6:	253c      	movs	r5, #60	@ 0x3c
 80009f8:	1978      	adds	r0, r7, r5
 80009fa:	2303      	movs	r3, #3
 80009fc:	2204      	movs	r2, #4
 80009fe:	f7ff febd 	bl	800077c <add_snake_element>
	add_snake_element(snake, &snake_length, 4, 4);
 8000a02:	1939      	adds	r1, r7, r4
 8000a04:	1978      	adds	r0, r7, r5
 8000a06:	2304      	movs	r3, #4
 8000a08:	2204      	movs	r2, #4
 8000a0a:	f7ff feb7 	bl	800077c <add_snake_element>
	add_snake_element(snake, &snake_length, 4, 5);
 8000a0e:	1939      	adds	r1, r7, r4
 8000a10:	1978      	adds	r0, r7, r5
 8000a12:	2305      	movs	r3, #5
 8000a14:	2204      	movs	r2, #4
 8000a16:	f7ff feb1 	bl	800077c <add_snake_element>
	add_snake_element(snake, &snake_length, 4, 6);
 8000a1a:	1939      	adds	r1, r7, r4
 8000a1c:	1978      	adds	r0, r7, r5
 8000a1e:	2306      	movs	r3, #6
 8000a20:	2204      	movs	r2, #4
 8000a22:	f7ff feab 	bl	800077c <add_snake_element>
	add_snake_element(snake, &snake_length, 4, 7);
 8000a26:	1939      	adds	r1, r7, r4
 8000a28:	1978      	adds	r0, r7, r5
 8000a2a:	2307      	movs	r3, #7
 8000a2c:	2204      	movs	r2, #4
 8000a2e:	f7ff fea5 	bl	800077c <add_snake_element>

	int8_t joy_is_pressed;

	uint8_t buffer[40];

	MAX7219_Clear_digit_registers(0x01, 0x08);
 8000a32:	2108      	movs	r1, #8
 8000a34:	2001      	movs	r0, #1
 8000a36:	f7ff fe79 	bl	800072c <MAX7219_Clear_digit_registers>

	fill_matrix(ROWS, COLS, MATRIX, 0);
 8000a3a:	4aca      	ldr	r2, [pc, #808]	@ (8000d64 <main+0x3bc>)
 8000a3c:	2300      	movs	r3, #0
 8000a3e:	2108      	movs	r1, #8
 8000a40:	2008      	movs	r0, #8
 8000a42:	f7ff fe08 	bl	8000656 <fill_matrix>

	for (uint8_t i = 0; i < snake_length; i++) {
 8000a46:	23cb      	movs	r3, #203	@ 0xcb
 8000a48:	18fb      	adds	r3, r7, r3
 8000a4a:	2200      	movs	r2, #0
 8000a4c:	701a      	strb	r2, [r3, #0]
 8000a4e:	e021      	b.n	8000a94 <main+0xec>
		uint8_t x = snake[i][0];
 8000a50:	20cb      	movs	r0, #203	@ 0xcb
 8000a52:	183b      	adds	r3, r7, r0
 8000a54:	7819      	ldrb	r1, [r3, #0]
 8000a56:	24bf      	movs	r4, #191	@ 0xbf
 8000a58:	193b      	adds	r3, r7, r4
 8000a5a:	253c      	movs	r5, #60	@ 0x3c
 8000a5c:	197a      	adds	r2, r7, r5
 8000a5e:	0049      	lsls	r1, r1, #1
 8000a60:	5c8a      	ldrb	r2, [r1, r2]
 8000a62:	701a      	strb	r2, [r3, #0]
		uint8_t y = snake[i][1];
 8000a64:	183b      	adds	r3, r7, r0
 8000a66:	781a      	ldrb	r2, [r3, #0]
 8000a68:	26be      	movs	r6, #190	@ 0xbe
 8000a6a:	19bb      	adds	r3, r7, r6
 8000a6c:	1979      	adds	r1, r7, r5
 8000a6e:	0052      	lsls	r2, r2, #1
 8000a70:	188a      	adds	r2, r1, r2
 8000a72:	3201      	adds	r2, #1
 8000a74:	7812      	ldrb	r2, [r2, #0]
 8000a76:	701a      	strb	r2, [r3, #0]
		MATRIX[y][x] = 1;
 8000a78:	19bb      	adds	r3, r7, r6
 8000a7a:	781a      	ldrb	r2, [r3, #0]
 8000a7c:	193b      	adds	r3, r7, r4
 8000a7e:	781b      	ldrb	r3, [r3, #0]
 8000a80:	49b8      	ldr	r1, [pc, #736]	@ (8000d64 <main+0x3bc>)
 8000a82:	00d2      	lsls	r2, r2, #3
 8000a84:	188a      	adds	r2, r1, r2
 8000a86:	2101      	movs	r1, #1
 8000a88:	54d1      	strb	r1, [r2, r3]
	for (uint8_t i = 0; i < snake_length; i++) {
 8000a8a:	183b      	adds	r3, r7, r0
 8000a8c:	781a      	ldrb	r2, [r3, #0]
 8000a8e:	183b      	adds	r3, r7, r0
 8000a90:	3201      	adds	r2, #1
 8000a92:	701a      	strb	r2, [r3, #0]
 8000a94:	233b      	movs	r3, #59	@ 0x3b
 8000a96:	18fb      	adds	r3, r7, r3
 8000a98:	781b      	ldrb	r3, [r3, #0]
 8000a9a:	22cb      	movs	r2, #203	@ 0xcb
 8000a9c:	18ba      	adds	r2, r7, r2
 8000a9e:	7812      	ldrb	r2, [r2, #0]
 8000aa0:	429a      	cmp	r2, r3
 8000aa2:	d3d5      	bcc.n	8000a50 <main+0xa8>
	}

	uint8_t row_data[8] = { 0, 0, 0, 0, 0, 0, 0, 0 };
 8000aa4:	2308      	movs	r3, #8
 8000aa6:	18fb      	adds	r3, r7, r3
 8000aa8:	0018      	movs	r0, r3
 8000aaa:	2308      	movs	r3, #8
 8000aac:	001a      	movs	r2, r3
 8000aae:	2100      	movs	r1, #0
 8000ab0:	f003 fe42 	bl	8004738 <memset>

	// Fill array from matrix
	for (int8_t j = 0; j < 8; j++) {
 8000ab4:	23ca      	movs	r3, #202	@ 0xca
 8000ab6:	18fb      	adds	r3, r7, r3
 8000ab8:	2200      	movs	r2, #0
 8000aba:	701a      	strb	r2, [r3, #0]
 8000abc:	e044      	b.n	8000b48 <main+0x1a0>
		uint8_t data = 0b00000000;
 8000abe:	23c9      	movs	r3, #201	@ 0xc9
 8000ac0:	18fb      	adds	r3, r7, r3
 8000ac2:	2200      	movs	r2, #0
 8000ac4:	701a      	strb	r2, [r3, #0]

		for (int8_t i = 7; i >= 0; i--) {
 8000ac6:	23c8      	movs	r3, #200	@ 0xc8
 8000ac8:	18fb      	adds	r3, r7, r3
 8000aca:	2207      	movs	r2, #7
 8000acc:	701a      	strb	r2, [r3, #0]
 8000ace:	e023      	b.n	8000b18 <main+0x170>
			data = data | MATRIX[i][j] << i;
 8000ad0:	20c8      	movs	r0, #200	@ 0xc8
 8000ad2:	183b      	adds	r3, r7, r0
 8000ad4:	2200      	movs	r2, #0
 8000ad6:	569a      	ldrsb	r2, [r3, r2]
 8000ad8:	23ca      	movs	r3, #202	@ 0xca
 8000ada:	18fb      	adds	r3, r7, r3
 8000adc:	781b      	ldrb	r3, [r3, #0]
 8000ade:	b25b      	sxtb	r3, r3
 8000ae0:	49a0      	ldr	r1, [pc, #640]	@ (8000d64 <main+0x3bc>)
 8000ae2:	00d2      	lsls	r2, r2, #3
 8000ae4:	188a      	adds	r2, r1, r2
 8000ae6:	5cd3      	ldrb	r3, [r2, r3]
 8000ae8:	001a      	movs	r2, r3
 8000aea:	0001      	movs	r1, r0
 8000aec:	187b      	adds	r3, r7, r1
 8000aee:	781b      	ldrb	r3, [r3, #0]
 8000af0:	b25b      	sxtb	r3, r3
 8000af2:	409a      	lsls	r2, r3
 8000af4:	0013      	movs	r3, r2
 8000af6:	b25a      	sxtb	r2, r3
 8000af8:	20c9      	movs	r0, #201	@ 0xc9
 8000afa:	183b      	adds	r3, r7, r0
 8000afc:	781b      	ldrb	r3, [r3, #0]
 8000afe:	b25b      	sxtb	r3, r3
 8000b00:	4313      	orrs	r3, r2
 8000b02:	b25a      	sxtb	r2, r3
 8000b04:	183b      	adds	r3, r7, r0
 8000b06:	701a      	strb	r2, [r3, #0]
		for (int8_t i = 7; i >= 0; i--) {
 8000b08:	187b      	adds	r3, r7, r1
 8000b0a:	781b      	ldrb	r3, [r3, #0]
 8000b0c:	b25b      	sxtb	r3, r3
 8000b0e:	b2db      	uxtb	r3, r3
 8000b10:	3b01      	subs	r3, #1
 8000b12:	b2da      	uxtb	r2, r3
 8000b14:	187b      	adds	r3, r7, r1
 8000b16:	701a      	strb	r2, [r3, #0]
 8000b18:	23c8      	movs	r3, #200	@ 0xc8
 8000b1a:	18fb      	adds	r3, r7, r3
 8000b1c:	781b      	ldrb	r3, [r3, #0]
 8000b1e:	2b7f      	cmp	r3, #127	@ 0x7f
 8000b20:	d9d6      	bls.n	8000ad0 <main+0x128>
		}
		row_data[j] = data;
 8000b22:	20ca      	movs	r0, #202	@ 0xca
 8000b24:	183b      	adds	r3, r7, r0
 8000b26:	781b      	ldrb	r3, [r3, #0]
 8000b28:	b25b      	sxtb	r3, r3
 8000b2a:	2208      	movs	r2, #8
 8000b2c:	18ba      	adds	r2, r7, r2
 8000b2e:	21c9      	movs	r1, #201	@ 0xc9
 8000b30:	1879      	adds	r1, r7, r1
 8000b32:	7809      	ldrb	r1, [r1, #0]
 8000b34:	54d1      	strb	r1, [r2, r3]
	for (int8_t j = 0; j < 8; j++) {
 8000b36:	0001      	movs	r1, r0
 8000b38:	187b      	adds	r3, r7, r1
 8000b3a:	781b      	ldrb	r3, [r3, #0]
 8000b3c:	b25b      	sxtb	r3, r3
 8000b3e:	b2db      	uxtb	r3, r3
 8000b40:	3301      	adds	r3, #1
 8000b42:	b2da      	uxtb	r2, r3
 8000b44:	187b      	adds	r3, r7, r1
 8000b46:	701a      	strb	r2, [r3, #0]
 8000b48:	23ca      	movs	r3, #202	@ 0xca
 8000b4a:	18fb      	adds	r3, r7, r3
 8000b4c:	781b      	ldrb	r3, [r3, #0]
 8000b4e:	b25b      	sxtb	r3, r3
 8000b50:	2b07      	cmp	r3, #7
 8000b52:	ddb4      	ble.n	8000abe <main+0x116>
	}

	max7219_write(0x01, row_data[0]);
 8000b54:	2408      	movs	r4, #8
 8000b56:	193b      	adds	r3, r7, r4
 8000b58:	781b      	ldrb	r3, [r3, #0]
 8000b5a:	0019      	movs	r1, r3
 8000b5c:	2001      	movs	r0, #1
 8000b5e:	f7ff fcb9 	bl	80004d4 <max7219_write>
	max7219_write(0x02, row_data[1]);
 8000b62:	193b      	adds	r3, r7, r4
 8000b64:	785b      	ldrb	r3, [r3, #1]
 8000b66:	0019      	movs	r1, r3
 8000b68:	2002      	movs	r0, #2
 8000b6a:	f7ff fcb3 	bl	80004d4 <max7219_write>
	max7219_write(0x03, row_data[2]);
 8000b6e:	193b      	adds	r3, r7, r4
 8000b70:	789b      	ldrb	r3, [r3, #2]
 8000b72:	0019      	movs	r1, r3
 8000b74:	2003      	movs	r0, #3
 8000b76:	f7ff fcad 	bl	80004d4 <max7219_write>
	max7219_write(0x04, row_data[3]);
 8000b7a:	193b      	adds	r3, r7, r4
 8000b7c:	78db      	ldrb	r3, [r3, #3]
 8000b7e:	0019      	movs	r1, r3
 8000b80:	2004      	movs	r0, #4
 8000b82:	f7ff fca7 	bl	80004d4 <max7219_write>
	max7219_write(0x05, row_data[4]);
 8000b86:	193b      	adds	r3, r7, r4
 8000b88:	791b      	ldrb	r3, [r3, #4]
 8000b8a:	0019      	movs	r1, r3
 8000b8c:	2005      	movs	r0, #5
 8000b8e:	f7ff fca1 	bl	80004d4 <max7219_write>
	max7219_write(0x06, row_data[5]);
 8000b92:	193b      	adds	r3, r7, r4
 8000b94:	795b      	ldrb	r3, [r3, #5]
 8000b96:	0019      	movs	r1, r3
 8000b98:	2006      	movs	r0, #6
 8000b9a:	f7ff fc9b 	bl	80004d4 <max7219_write>
	max7219_write(0x07, row_data[6]);
 8000b9e:	193b      	adds	r3, r7, r4
 8000ba0:	799b      	ldrb	r3, [r3, #6]
 8000ba2:	0019      	movs	r1, r3
 8000ba4:	2007      	movs	r0, #7
 8000ba6:	f7ff fc95 	bl	80004d4 <max7219_write>
	max7219_write(0x08, row_data[7]);
 8000baa:	193b      	adds	r3, r7, r4
 8000bac:	79db      	ldrb	r3, [r3, #7]
 8000bae:	0019      	movs	r1, r3
 8000bb0:	2008      	movs	r0, #8
 8000bb2:	f7ff fc8f 	bl	80004d4 <max7219_write>

	snake_dir_y = -1;
 8000bb6:	23bc      	movs	r3, #188	@ 0xbc
 8000bb8:	18fb      	adds	r3, r7, r3
 8000bba:	22ff      	movs	r2, #255	@ 0xff
 8000bbc:	701a      	strb	r2, [r3, #0]

		/* USER CODE END WHILE */

		/* USER CODE BEGIN 3 */

		joy_controller(&snake_dir_x, &snake_dir_y, &joy_is_pressed);
 8000bbe:	233a      	movs	r3, #58	@ 0x3a
 8000bc0:	18fa      	adds	r2, r7, r3
 8000bc2:	24bc      	movs	r4, #188	@ 0xbc
 8000bc4:	1939      	adds	r1, r7, r4
 8000bc6:	25bd      	movs	r5, #189	@ 0xbd
 8000bc8:	197b      	adds	r3, r7, r5
 8000bca:	0018      	movs	r0, r3
 8000bcc:	f7ff fcb0 	bl	8000530 <joy_controller>

		if (HAL_GetTick() - last_update_time >= display_update_interval) {
 8000bd0:	f000 fc7a 	bl	80014c8 <HAL_GetTick>
 8000bd4:	0002      	movs	r2, r0
 8000bd6:	26cc      	movs	r6, #204	@ 0xcc
 8000bd8:	19bb      	adds	r3, r7, r6
 8000bda:	681b      	ldr	r3, [r3, #0]
 8000bdc:	1ad3      	subs	r3, r2, r3
 8000bde:	22c0      	movs	r2, #192	@ 0xc0
 8000be0:	18ba      	adds	r2, r7, r2
 8000be2:	6812      	ldr	r2, [r2, #0]
 8000be4:	429a      	cmp	r2, r3
 8000be6:	d8ea      	bhi.n	8000bbe <main+0x216>
			last_update_time = HAL_GetTick();
 8000be8:	f000 fc6e 	bl	80014c8 <HAL_GetTick>
 8000bec:	0003      	movs	r3, r0
 8000bee:	19ba      	adds	r2, r7, r6
 8000bf0:	6013      	str	r3, [r2, #0]

			update_snake_position(snake_dir_x, snake_dir_y, snake,
 8000bf2:	197b      	adds	r3, r7, r5
 8000bf4:	2000      	movs	r0, #0
 8000bf6:	5618      	ldrsb	r0, [r3, r0]
 8000bf8:	193b      	adds	r3, r7, r4
 8000bfa:	2100      	movs	r1, #0
 8000bfc:	5659      	ldrsb	r1, [r3, r1]
 8000bfe:	233b      	movs	r3, #59	@ 0x3b
 8000c00:	18fb      	adds	r3, r7, r3
 8000c02:	781b      	ldrb	r3, [r3, #0]
 8000c04:	223c      	movs	r2, #60	@ 0x3c
 8000c06:	18ba      	adds	r2, r7, r2
 8000c08:	f7ff fdde 	bl	80007c8 <update_snake_position>
					snake_length);

			//write_to_max7219_from_matrix(ROWS, COLS, MATRIX);
			uint8_t row_data[8] = { 0, 0, 0, 0, 0, 0, 0, 0 };
 8000c0c:	003b      	movs	r3, r7
 8000c0e:	0018      	movs	r0, r3
 8000c10:	2308      	movs	r3, #8
 8000c12:	001a      	movs	r2, r3
 8000c14:	2100      	movs	r1, #0
 8000c16:	f003 fd8f 	bl	8004738 <memset>

			// Fill array from matrix
			for (int8_t j = 0; j < 8; j++) {
 8000c1a:	23c7      	movs	r3, #199	@ 0xc7
 8000c1c:	18fb      	adds	r3, r7, r3
 8000c1e:	2200      	movs	r2, #0
 8000c20:	701a      	strb	r2, [r3, #0]
 8000c22:	e043      	b.n	8000cac <main+0x304>
				uint8_t data = 0b00000000;
 8000c24:	23c6      	movs	r3, #198	@ 0xc6
 8000c26:	18fb      	adds	r3, r7, r3
 8000c28:	2200      	movs	r2, #0
 8000c2a:	701a      	strb	r2, [r3, #0]

				for (int8_t i = 7; i >= 0; i--) {
 8000c2c:	23c5      	movs	r3, #197	@ 0xc5
 8000c2e:	18fb      	adds	r3, r7, r3
 8000c30:	2207      	movs	r2, #7
 8000c32:	701a      	strb	r2, [r3, #0]
 8000c34:	e023      	b.n	8000c7e <main+0x2d6>
					data = data | MATRIX[i][j] << i;
 8000c36:	20c5      	movs	r0, #197	@ 0xc5
 8000c38:	183b      	adds	r3, r7, r0
 8000c3a:	2200      	movs	r2, #0
 8000c3c:	569a      	ldrsb	r2, [r3, r2]
 8000c3e:	23c7      	movs	r3, #199	@ 0xc7
 8000c40:	18fb      	adds	r3, r7, r3
 8000c42:	781b      	ldrb	r3, [r3, #0]
 8000c44:	b25b      	sxtb	r3, r3
 8000c46:	4947      	ldr	r1, [pc, #284]	@ (8000d64 <main+0x3bc>)
 8000c48:	00d2      	lsls	r2, r2, #3
 8000c4a:	188a      	adds	r2, r1, r2
 8000c4c:	5cd3      	ldrb	r3, [r2, r3]
 8000c4e:	001a      	movs	r2, r3
 8000c50:	0001      	movs	r1, r0
 8000c52:	187b      	adds	r3, r7, r1
 8000c54:	781b      	ldrb	r3, [r3, #0]
 8000c56:	b25b      	sxtb	r3, r3
 8000c58:	409a      	lsls	r2, r3
 8000c5a:	0013      	movs	r3, r2
 8000c5c:	b25a      	sxtb	r2, r3
 8000c5e:	20c6      	movs	r0, #198	@ 0xc6
 8000c60:	183b      	adds	r3, r7, r0
 8000c62:	781b      	ldrb	r3, [r3, #0]
 8000c64:	b25b      	sxtb	r3, r3
 8000c66:	4313      	orrs	r3, r2
 8000c68:	b25a      	sxtb	r2, r3
 8000c6a:	183b      	adds	r3, r7, r0
 8000c6c:	701a      	strb	r2, [r3, #0]
				for (int8_t i = 7; i >= 0; i--) {
 8000c6e:	187b      	adds	r3, r7, r1
 8000c70:	781b      	ldrb	r3, [r3, #0]
 8000c72:	b25b      	sxtb	r3, r3
 8000c74:	b2db      	uxtb	r3, r3
 8000c76:	3b01      	subs	r3, #1
 8000c78:	b2da      	uxtb	r2, r3
 8000c7a:	187b      	adds	r3, r7, r1
 8000c7c:	701a      	strb	r2, [r3, #0]
 8000c7e:	23c5      	movs	r3, #197	@ 0xc5
 8000c80:	18fb      	adds	r3, r7, r3
 8000c82:	781b      	ldrb	r3, [r3, #0]
 8000c84:	2b7f      	cmp	r3, #127	@ 0x7f
 8000c86:	d9d6      	bls.n	8000c36 <main+0x28e>
				}
				row_data[j] = data;
 8000c88:	20c7      	movs	r0, #199	@ 0xc7
 8000c8a:	183b      	adds	r3, r7, r0
 8000c8c:	781b      	ldrb	r3, [r3, #0]
 8000c8e:	b25b      	sxtb	r3, r3
 8000c90:	003a      	movs	r2, r7
 8000c92:	21c6      	movs	r1, #198	@ 0xc6
 8000c94:	1879      	adds	r1, r7, r1
 8000c96:	7809      	ldrb	r1, [r1, #0]
 8000c98:	54d1      	strb	r1, [r2, r3]
			for (int8_t j = 0; j < 8; j++) {
 8000c9a:	0001      	movs	r1, r0
 8000c9c:	187b      	adds	r3, r7, r1
 8000c9e:	781b      	ldrb	r3, [r3, #0]
 8000ca0:	b25b      	sxtb	r3, r3
 8000ca2:	b2db      	uxtb	r3, r3
 8000ca4:	3301      	adds	r3, #1
 8000ca6:	b2da      	uxtb	r2, r3
 8000ca8:	187b      	adds	r3, r7, r1
 8000caa:	701a      	strb	r2, [r3, #0]
 8000cac:	23c7      	movs	r3, #199	@ 0xc7
 8000cae:	18fb      	adds	r3, r7, r3
 8000cb0:	781b      	ldrb	r3, [r3, #0]
 8000cb2:	b25b      	sxtb	r3, r3
 8000cb4:	2b07      	cmp	r3, #7
 8000cb6:	ddb5      	ble.n	8000c24 <main+0x27c>
			}

			max7219_write(0x01, row_data[0]);
 8000cb8:	003b      	movs	r3, r7
 8000cba:	781b      	ldrb	r3, [r3, #0]
 8000cbc:	0019      	movs	r1, r3
 8000cbe:	2001      	movs	r0, #1
 8000cc0:	f7ff fc08 	bl	80004d4 <max7219_write>
			max7219_write(0x02, row_data[1]);
 8000cc4:	003b      	movs	r3, r7
 8000cc6:	785b      	ldrb	r3, [r3, #1]
 8000cc8:	0019      	movs	r1, r3
 8000cca:	2002      	movs	r0, #2
 8000ccc:	f7ff fc02 	bl	80004d4 <max7219_write>
			max7219_write(0x03, row_data[2]);
 8000cd0:	003b      	movs	r3, r7
 8000cd2:	789b      	ldrb	r3, [r3, #2]
 8000cd4:	0019      	movs	r1, r3
 8000cd6:	2003      	movs	r0, #3
 8000cd8:	f7ff fbfc 	bl	80004d4 <max7219_write>
			max7219_write(0x04, row_data[3]);
 8000cdc:	003b      	movs	r3, r7
 8000cde:	78db      	ldrb	r3, [r3, #3]
 8000ce0:	0019      	movs	r1, r3
 8000ce2:	2004      	movs	r0, #4
 8000ce4:	f7ff fbf6 	bl	80004d4 <max7219_write>
			max7219_write(0x05, row_data[4]);
 8000ce8:	003b      	movs	r3, r7
 8000cea:	791b      	ldrb	r3, [r3, #4]
 8000cec:	0019      	movs	r1, r3
 8000cee:	2005      	movs	r0, #5
 8000cf0:	f7ff fbf0 	bl	80004d4 <max7219_write>
			max7219_write(0x06, row_data[5]);
 8000cf4:	003b      	movs	r3, r7
 8000cf6:	795b      	ldrb	r3, [r3, #5]
 8000cf8:	0019      	movs	r1, r3
 8000cfa:	2006      	movs	r0, #6
 8000cfc:	f7ff fbea 	bl	80004d4 <max7219_write>
			max7219_write(0x07, row_data[6]);
 8000d00:	003b      	movs	r3, r7
 8000d02:	799b      	ldrb	r3, [r3, #6]
 8000d04:	0019      	movs	r1, r3
 8000d06:	2007      	movs	r0, #7
 8000d08:	f7ff fbe4 	bl	80004d4 <max7219_write>
			max7219_write(0x08, row_data[7]);
 8000d0c:	003b      	movs	r3, r7
 8000d0e:	79db      	ldrb	r3, [r3, #7]
 8000d10:	0019      	movs	r1, r3
 8000d12:	2008      	movs	r0, #8
 8000d14:	f7ff fbde 	bl	80004d4 <max7219_write>

			snprintf(buffer, sizeof(buffer), "X: %d, Y: %d, BTN: %d \r\n",
 8000d18:	23bd      	movs	r3, #189	@ 0xbd
 8000d1a:	18fb      	adds	r3, r7, r3
 8000d1c:	781b      	ldrb	r3, [r3, #0]
 8000d1e:	b25b      	sxtb	r3, r3
 8000d20:	001c      	movs	r4, r3
 8000d22:	23bc      	movs	r3, #188	@ 0xbc
 8000d24:	18fb      	adds	r3, r7, r3
 8000d26:	781b      	ldrb	r3, [r3, #0]
 8000d28:	b25b      	sxtb	r3, r3
 8000d2a:	0019      	movs	r1, r3
 8000d2c:	233a      	movs	r3, #58	@ 0x3a
 8000d2e:	18fb      	adds	r3, r7, r3
 8000d30:	781b      	ldrb	r3, [r3, #0]
 8000d32:	b25b      	sxtb	r3, r3
 8000d34:	4a0c      	ldr	r2, [pc, #48]	@ (8000d68 <main+0x3c0>)
 8000d36:	2510      	movs	r5, #16
 8000d38:	1978      	adds	r0, r7, r5
 8000d3a:	9301      	str	r3, [sp, #4]
 8000d3c:	9100      	str	r1, [sp, #0]
 8000d3e:	0023      	movs	r3, r4
 8000d40:	2128      	movs	r1, #40	@ 0x28
 8000d42:	f003 fcc3 	bl	80046cc <sniprintf>
					snake_dir_x, snake_dir_y, joy_is_pressed);

			HAL_UART_Transmit(&huart1, buffer, sizeof(buffer), 1000);
 8000d46:	23fa      	movs	r3, #250	@ 0xfa
 8000d48:	009b      	lsls	r3, r3, #2
 8000d4a:	1979      	adds	r1, r7, r5
 8000d4c:	4807      	ldr	r0, [pc, #28]	@ (8000d6c <main+0x3c4>)
 8000d4e:	2228      	movs	r2, #40	@ 0x28
 8000d50:	f002 ff60 	bl	8003c14 <HAL_UART_Transmit>

			fill_matrix(ROWS, COLS, MATRIX, 0);
 8000d54:	4a03      	ldr	r2, [pc, #12]	@ (8000d64 <main+0x3bc>)
 8000d56:	2300      	movs	r3, #0
 8000d58:	2108      	movs	r1, #8
 8000d5a:	2008      	movs	r0, #8
 8000d5c:	f7ff fc7b 	bl	8000656 <fill_matrix>
		joy_controller(&snake_dir_x, &snake_dir_y, &joy_is_pressed);
 8000d60:	e72d      	b.n	8000bbe <main+0x216>
 8000d62:	46c0      	nop			@ (mov r8, r8)
 8000d64:	200001d4 	.word	0x200001d4
 8000d68:	08005044 	.word	0x08005044
 8000d6c:	20000140 	.word	0x20000140

08000d70 <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 8000d70:	b590      	push	{r4, r7, lr}
 8000d72:	b093      	sub	sp, #76	@ 0x4c
 8000d74:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 8000d76:	2414      	movs	r4, #20
 8000d78:	193b      	adds	r3, r7, r4
 8000d7a:	0018      	movs	r0, r3
 8000d7c:	2334      	movs	r3, #52	@ 0x34
 8000d7e:	001a      	movs	r2, r3
 8000d80:	2100      	movs	r1, #0
 8000d82:	f003 fcd9 	bl	8004738 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 8000d86:	1d3b      	adds	r3, r7, #4
 8000d88:	0018      	movs	r0, r3
 8000d8a:	2310      	movs	r3, #16
 8000d8c:	001a      	movs	r2, r3
 8000d8e:	2100      	movs	r1, #0
 8000d90:	f003 fcd2 	bl	8004738 <memset>

	/** Configure the main internal regulator output voltage
	 */
	HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000d94:	2380      	movs	r3, #128	@ 0x80
 8000d96:	009b      	lsls	r3, r3, #2
 8000d98:	0018      	movs	r0, r3
 8000d9a:	f001 fd2b 	bl	80027f4 <HAL_PWREx_ControlVoltageScaling>

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000d9e:	193b      	adds	r3, r7, r4
 8000da0:	2202      	movs	r2, #2
 8000da2:	601a      	str	r2, [r3, #0]
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000da4:	193b      	adds	r3, r7, r4
 8000da6:	2280      	movs	r2, #128	@ 0x80
 8000da8:	0052      	lsls	r2, r2, #1
 8000daa:	60da      	str	r2, [r3, #12]
	RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 8000dac:	193b      	adds	r3, r7, r4
 8000dae:	2200      	movs	r2, #0
 8000db0:	611a      	str	r2, [r3, #16]
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000db2:	193b      	adds	r3, r7, r4
 8000db4:	2240      	movs	r2, #64	@ 0x40
 8000db6:	615a      	str	r2, [r3, #20]
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000db8:	193b      	adds	r3, r7, r4
 8000dba:	2200      	movs	r2, #0
 8000dbc:	61da      	str	r2, [r3, #28]
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8000dbe:	193b      	adds	r3, r7, r4
 8000dc0:	0018      	movs	r0, r3
 8000dc2:	f001 fd63 	bl	800288c <HAL_RCC_OscConfig>
 8000dc6:	1e03      	subs	r3, r0, #0
 8000dc8:	d001      	beq.n	8000dce <SystemClock_Config+0x5e>
		Error_Handler();
 8000dca:	f000 f965 	bl	8001098 <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 8000dce:	1d3b      	adds	r3, r7, #4
 8000dd0:	2207      	movs	r2, #7
 8000dd2:	601a      	str	r2, [r3, #0]
			| RCC_CLOCKTYPE_PCLK1;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000dd4:	1d3b      	adds	r3, r7, #4
 8000dd6:	2200      	movs	r2, #0
 8000dd8:	605a      	str	r2, [r3, #4]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000dda:	1d3b      	adds	r3, r7, #4
 8000ddc:	2200      	movs	r2, #0
 8000dde:	609a      	str	r2, [r3, #8]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000de0:	1d3b      	adds	r3, r7, #4
 8000de2:	2200      	movs	r2, #0
 8000de4:	60da      	str	r2, [r3, #12]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK) {
 8000de6:	1d3b      	adds	r3, r7, #4
 8000de8:	2100      	movs	r1, #0
 8000dea:	0018      	movs	r0, r3
 8000dec:	f002 f85e 	bl	8002eac <HAL_RCC_ClockConfig>
 8000df0:	1e03      	subs	r3, r0, #0
 8000df2:	d001      	beq.n	8000df8 <SystemClock_Config+0x88>
		Error_Handler();
 8000df4:	f000 f950 	bl	8001098 <Error_Handler>
	}
}
 8000df8:	46c0      	nop			@ (mov r8, r8)
 8000dfa:	46bd      	mov	sp, r7
 8000dfc:	b013      	add	sp, #76	@ 0x4c
 8000dfe:	bd90      	pop	{r4, r7, pc}

08000e00 <MX_ADC1_Init>:
/**
 * @brief ADC1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_ADC1_Init(void) {
 8000e00:	b580      	push	{r7, lr}
 8000e02:	b084      	sub	sp, #16
 8000e04:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN ADC1_Init 0 */

	/* USER CODE END ADC1_Init 0 */

	ADC_ChannelConfTypeDef sConfig = { 0 };
 8000e06:	1d3b      	adds	r3, r7, #4
 8000e08:	0018      	movs	r0, r3
 8000e0a:	230c      	movs	r3, #12
 8000e0c:	001a      	movs	r2, r3
 8000e0e:	2100      	movs	r1, #0
 8000e10:	f003 fc92 	bl	8004738 <memset>

	/* USER CODE END ADC1_Init 1 */

	/** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
	 */
	hadc1.Instance = ADC1;
 8000e14:	4b2d      	ldr	r3, [pc, #180]	@ (8000ecc <MX_ADC1_Init+0xcc>)
 8000e16:	4a2e      	ldr	r2, [pc, #184]	@ (8000ed0 <MX_ADC1_Init+0xd0>)
 8000e18:	601a      	str	r2, [r3, #0]
	hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8000e1a:	4b2c      	ldr	r3, [pc, #176]	@ (8000ecc <MX_ADC1_Init+0xcc>)
 8000e1c:	2280      	movs	r2, #128	@ 0x80
 8000e1e:	05d2      	lsls	r2, r2, #23
 8000e20:	605a      	str	r2, [r3, #4]
	hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000e22:	4b2a      	ldr	r3, [pc, #168]	@ (8000ecc <MX_ADC1_Init+0xcc>)
 8000e24:	2200      	movs	r2, #0
 8000e26:	609a      	str	r2, [r3, #8]
	hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000e28:	4b28      	ldr	r3, [pc, #160]	@ (8000ecc <MX_ADC1_Init+0xcc>)
 8000e2a:	2200      	movs	r2, #0
 8000e2c:	60da      	str	r2, [r3, #12]
	hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000e2e:	4b27      	ldr	r3, [pc, #156]	@ (8000ecc <MX_ADC1_Init+0xcc>)
 8000e30:	2200      	movs	r2, #0
 8000e32:	611a      	str	r2, [r3, #16]
	hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000e34:	4b25      	ldr	r3, [pc, #148]	@ (8000ecc <MX_ADC1_Init+0xcc>)
 8000e36:	2204      	movs	r2, #4
 8000e38:	615a      	str	r2, [r3, #20]
	hadc1.Init.LowPowerAutoWait = DISABLE;
 8000e3a:	4b24      	ldr	r3, [pc, #144]	@ (8000ecc <MX_ADC1_Init+0xcc>)
 8000e3c:	2200      	movs	r2, #0
 8000e3e:	761a      	strb	r2, [r3, #24]
	hadc1.Init.LowPowerAutoPowerOff = DISABLE;
 8000e40:	4b22      	ldr	r3, [pc, #136]	@ (8000ecc <MX_ADC1_Init+0xcc>)
 8000e42:	2200      	movs	r2, #0
 8000e44:	765a      	strb	r2, [r3, #25]
	hadc1.Init.ContinuousConvMode = DISABLE;
 8000e46:	4b21      	ldr	r3, [pc, #132]	@ (8000ecc <MX_ADC1_Init+0xcc>)
 8000e48:	2200      	movs	r2, #0
 8000e4a:	769a      	strb	r2, [r3, #26]
	hadc1.Init.NbrOfConversion = 1;
 8000e4c:	4b1f      	ldr	r3, [pc, #124]	@ (8000ecc <MX_ADC1_Init+0xcc>)
 8000e4e:	2201      	movs	r2, #1
 8000e50:	61da      	str	r2, [r3, #28]
	hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000e52:	4b1e      	ldr	r3, [pc, #120]	@ (8000ecc <MX_ADC1_Init+0xcc>)
 8000e54:	2220      	movs	r2, #32
 8000e56:	2100      	movs	r1, #0
 8000e58:	5499      	strb	r1, [r3, r2]
	hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000e5a:	4b1c      	ldr	r3, [pc, #112]	@ (8000ecc <MX_ADC1_Init+0xcc>)
 8000e5c:	2200      	movs	r2, #0
 8000e5e:	625a      	str	r2, [r3, #36]	@ 0x24
	hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000e60:	4b1a      	ldr	r3, [pc, #104]	@ (8000ecc <MX_ADC1_Init+0xcc>)
 8000e62:	2200      	movs	r2, #0
 8000e64:	629a      	str	r2, [r3, #40]	@ 0x28
	hadc1.Init.DMAContinuousRequests = DISABLE;
 8000e66:	4b19      	ldr	r3, [pc, #100]	@ (8000ecc <MX_ADC1_Init+0xcc>)
 8000e68:	222c      	movs	r2, #44	@ 0x2c
 8000e6a:	2100      	movs	r1, #0
 8000e6c:	5499      	strb	r1, [r3, r2]
	hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000e6e:	4b17      	ldr	r3, [pc, #92]	@ (8000ecc <MX_ADC1_Init+0xcc>)
 8000e70:	2200      	movs	r2, #0
 8000e72:	631a      	str	r2, [r3, #48]	@ 0x30
	hadc1.Init.SamplingTimeCommon1 = ADC_SAMPLETIME_1CYCLE_5;
 8000e74:	4b15      	ldr	r3, [pc, #84]	@ (8000ecc <MX_ADC1_Init+0xcc>)
 8000e76:	2200      	movs	r2, #0
 8000e78:	635a      	str	r2, [r3, #52]	@ 0x34
	hadc1.Init.SamplingTimeCommon2 = ADC_SAMPLETIME_1CYCLE_5;
 8000e7a:	4b14      	ldr	r3, [pc, #80]	@ (8000ecc <MX_ADC1_Init+0xcc>)
 8000e7c:	2200      	movs	r2, #0
 8000e7e:	639a      	str	r2, [r3, #56]	@ 0x38
	hadc1.Init.OversamplingMode = DISABLE;
 8000e80:	4b12      	ldr	r3, [pc, #72]	@ (8000ecc <MX_ADC1_Init+0xcc>)
 8000e82:	223c      	movs	r2, #60	@ 0x3c
 8000e84:	2100      	movs	r1, #0
 8000e86:	5499      	strb	r1, [r3, r2]
	hadc1.Init.TriggerFrequencyMode = ADC_TRIGGER_FREQ_HIGH;
 8000e88:	4b10      	ldr	r3, [pc, #64]	@ (8000ecc <MX_ADC1_Init+0xcc>)
 8000e8a:	2200      	movs	r2, #0
 8000e8c:	64da      	str	r2, [r3, #76]	@ 0x4c
	if (HAL_ADC_Init(&hadc1) != HAL_OK) {
 8000e8e:	4b0f      	ldr	r3, [pc, #60]	@ (8000ecc <MX_ADC1_Init+0xcc>)
 8000e90:	0018      	movs	r0, r3
 8000e92:	f000 fc8d 	bl	80017b0 <HAL_ADC_Init>
 8000e96:	1e03      	subs	r3, r0, #0
 8000e98:	d001      	beq.n	8000e9e <MX_ADC1_Init+0x9e>
		Error_Handler();
 8000e9a:	f000 f8fd 	bl	8001098 <Error_Handler>
	}

	/** Configure Regular Channel
	 */
	sConfig.Channel = ADC_CHANNEL_1;
 8000e9e:	1d3b      	adds	r3, r7, #4
 8000ea0:	4a0c      	ldr	r2, [pc, #48]	@ (8000ed4 <MX_ADC1_Init+0xd4>)
 8000ea2:	601a      	str	r2, [r3, #0]
	sConfig.Rank = ADC_REGULAR_RANK_1;
 8000ea4:	1d3b      	adds	r3, r7, #4
 8000ea6:	2200      	movs	r2, #0
 8000ea8:	605a      	str	r2, [r3, #4]
	sConfig.SamplingTime = ADC_SAMPLINGTIME_COMMON_1;
 8000eaa:	1d3b      	adds	r3, r7, #4
 8000eac:	2200      	movs	r2, #0
 8000eae:	609a      	str	r2, [r3, #8]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK) {
 8000eb0:	1d3a      	adds	r2, r7, #4
 8000eb2:	4b06      	ldr	r3, [pc, #24]	@ (8000ecc <MX_ADC1_Init+0xcc>)
 8000eb4:	0011      	movs	r1, r2
 8000eb6:	0018      	movs	r0, r3
 8000eb8:	f000 ff4c 	bl	8001d54 <HAL_ADC_ConfigChannel>
 8000ebc:	1e03      	subs	r3, r0, #0
 8000ebe:	d001      	beq.n	8000ec4 <MX_ADC1_Init+0xc4>
		Error_Handler();
 8000ec0:	f000 f8ea 	bl	8001098 <Error_Handler>
	}
	/* USER CODE BEGIN ADC1_Init 2 */

	/* USER CODE END ADC1_Init 2 */

}
 8000ec4:	46c0      	nop			@ (mov r8, r8)
 8000ec6:	46bd      	mov	sp, r7
 8000ec8:	b004      	add	sp, #16
 8000eca:	bd80      	pop	{r7, pc}
 8000ecc:	20000078 	.word	0x20000078
 8000ed0:	40012400 	.word	0x40012400
 8000ed4:	04000002 	.word	0x04000002

08000ed8 <MX_SPI1_Init>:
/**
 * @brief SPI1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_SPI1_Init(void) {
 8000ed8:	b580      	push	{r7, lr}
 8000eda:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN SPI1_Init 1 */

	/* USER CODE END SPI1_Init 1 */
	/* SPI1 parameter configuration*/
	hspi1.Instance = SPI1;
 8000edc:	4b1b      	ldr	r3, [pc, #108]	@ (8000f4c <MX_SPI1_Init+0x74>)
 8000ede:	4a1c      	ldr	r2, [pc, #112]	@ (8000f50 <MX_SPI1_Init+0x78>)
 8000ee0:	601a      	str	r2, [r3, #0]
	hspi1.Init.Mode = SPI_MODE_MASTER;
 8000ee2:	4b1a      	ldr	r3, [pc, #104]	@ (8000f4c <MX_SPI1_Init+0x74>)
 8000ee4:	2282      	movs	r2, #130	@ 0x82
 8000ee6:	0052      	lsls	r2, r2, #1
 8000ee8:	605a      	str	r2, [r3, #4]
	hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000eea:	4b18      	ldr	r3, [pc, #96]	@ (8000f4c <MX_SPI1_Init+0x74>)
 8000eec:	2200      	movs	r2, #0
 8000eee:	609a      	str	r2, [r3, #8]
	hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000ef0:	4b16      	ldr	r3, [pc, #88]	@ (8000f4c <MX_SPI1_Init+0x74>)
 8000ef2:	22e0      	movs	r2, #224	@ 0xe0
 8000ef4:	00d2      	lsls	r2, r2, #3
 8000ef6:	60da      	str	r2, [r3, #12]
	hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000ef8:	4b14      	ldr	r3, [pc, #80]	@ (8000f4c <MX_SPI1_Init+0x74>)
 8000efa:	2200      	movs	r2, #0
 8000efc:	611a      	str	r2, [r3, #16]
	hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000efe:	4b13      	ldr	r3, [pc, #76]	@ (8000f4c <MX_SPI1_Init+0x74>)
 8000f00:	2200      	movs	r2, #0
 8000f02:	615a      	str	r2, [r3, #20]
	hspi1.Init.NSS = SPI_NSS_SOFT;
 8000f04:	4b11      	ldr	r3, [pc, #68]	@ (8000f4c <MX_SPI1_Init+0x74>)
 8000f06:	2280      	movs	r2, #128	@ 0x80
 8000f08:	0092      	lsls	r2, r2, #2
 8000f0a:	619a      	str	r2, [r3, #24]
	hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_128;
 8000f0c:	4b0f      	ldr	r3, [pc, #60]	@ (8000f4c <MX_SPI1_Init+0x74>)
 8000f0e:	2230      	movs	r2, #48	@ 0x30
 8000f10:	61da      	str	r2, [r3, #28]
	hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000f12:	4b0e      	ldr	r3, [pc, #56]	@ (8000f4c <MX_SPI1_Init+0x74>)
 8000f14:	2200      	movs	r2, #0
 8000f16:	621a      	str	r2, [r3, #32]
	hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000f18:	4b0c      	ldr	r3, [pc, #48]	@ (8000f4c <MX_SPI1_Init+0x74>)
 8000f1a:	2200      	movs	r2, #0
 8000f1c:	625a      	str	r2, [r3, #36]	@ 0x24
	hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000f1e:	4b0b      	ldr	r3, [pc, #44]	@ (8000f4c <MX_SPI1_Init+0x74>)
 8000f20:	2200      	movs	r2, #0
 8000f22:	629a      	str	r2, [r3, #40]	@ 0x28
	hspi1.Init.CRCPolynomial = 7;
 8000f24:	4b09      	ldr	r3, [pc, #36]	@ (8000f4c <MX_SPI1_Init+0x74>)
 8000f26:	2207      	movs	r2, #7
 8000f28:	62da      	str	r2, [r3, #44]	@ 0x2c
	hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000f2a:	4b08      	ldr	r3, [pc, #32]	@ (8000f4c <MX_SPI1_Init+0x74>)
 8000f2c:	2200      	movs	r2, #0
 8000f2e:	631a      	str	r2, [r3, #48]	@ 0x30
	hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000f30:	4b06      	ldr	r3, [pc, #24]	@ (8000f4c <MX_SPI1_Init+0x74>)
 8000f32:	2208      	movs	r2, #8
 8000f34:	635a      	str	r2, [r3, #52]	@ 0x34
	if (HAL_SPI_Init(&hspi1) != HAL_OK) {
 8000f36:	4b05      	ldr	r3, [pc, #20]	@ (8000f4c <MX_SPI1_Init+0x74>)
 8000f38:	0018      	movs	r0, r3
 8000f3a:	f002 fa87 	bl	800344c <HAL_SPI_Init>
 8000f3e:	1e03      	subs	r3, r0, #0
 8000f40:	d001      	beq.n	8000f46 <MX_SPI1_Init+0x6e>
		Error_Handler();
 8000f42:	f000 f8a9 	bl	8001098 <Error_Handler>
	}
	/* USER CODE BEGIN SPI1_Init 2 */

	/* USER CODE END SPI1_Init 2 */

}
 8000f46:	46c0      	nop			@ (mov r8, r8)
 8000f48:	46bd      	mov	sp, r7
 8000f4a:	bd80      	pop	{r7, pc}
 8000f4c:	200000dc 	.word	0x200000dc
 8000f50:	40013000 	.word	0x40013000

08000f54 <MX_USART1_UART_Init>:
/**
 * @brief USART1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART1_UART_Init(void) {
 8000f54:	b580      	push	{r7, lr}
 8000f56:	af00      	add	r7, sp, #0
	/* USER CODE END USART1_Init 0 */

	/* USER CODE BEGIN USART1_Init 1 */

	/* USER CODE END USART1_Init 1 */
	huart1.Instance = USART1;
 8000f58:	4b23      	ldr	r3, [pc, #140]	@ (8000fe8 <MX_USART1_UART_Init+0x94>)
 8000f5a:	4a24      	ldr	r2, [pc, #144]	@ (8000fec <MX_USART1_UART_Init+0x98>)
 8000f5c:	601a      	str	r2, [r3, #0]
	huart1.Init.BaudRate = 9600;
 8000f5e:	4b22      	ldr	r3, [pc, #136]	@ (8000fe8 <MX_USART1_UART_Init+0x94>)
 8000f60:	2296      	movs	r2, #150	@ 0x96
 8000f62:	0192      	lsls	r2, r2, #6
 8000f64:	605a      	str	r2, [r3, #4]
	huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000f66:	4b20      	ldr	r3, [pc, #128]	@ (8000fe8 <MX_USART1_UART_Init+0x94>)
 8000f68:	2200      	movs	r2, #0
 8000f6a:	609a      	str	r2, [r3, #8]
	huart1.Init.StopBits = UART_STOPBITS_1;
 8000f6c:	4b1e      	ldr	r3, [pc, #120]	@ (8000fe8 <MX_USART1_UART_Init+0x94>)
 8000f6e:	2200      	movs	r2, #0
 8000f70:	60da      	str	r2, [r3, #12]
	huart1.Init.Parity = UART_PARITY_NONE;
 8000f72:	4b1d      	ldr	r3, [pc, #116]	@ (8000fe8 <MX_USART1_UART_Init+0x94>)
 8000f74:	2200      	movs	r2, #0
 8000f76:	611a      	str	r2, [r3, #16]
	huart1.Init.Mode = UART_MODE_TX_RX;
 8000f78:	4b1b      	ldr	r3, [pc, #108]	@ (8000fe8 <MX_USART1_UART_Init+0x94>)
 8000f7a:	220c      	movs	r2, #12
 8000f7c:	615a      	str	r2, [r3, #20]
	huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000f7e:	4b1a      	ldr	r3, [pc, #104]	@ (8000fe8 <MX_USART1_UART_Init+0x94>)
 8000f80:	2200      	movs	r2, #0
 8000f82:	619a      	str	r2, [r3, #24]
	huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000f84:	4b18      	ldr	r3, [pc, #96]	@ (8000fe8 <MX_USART1_UART_Init+0x94>)
 8000f86:	2200      	movs	r2, #0
 8000f88:	61da      	str	r2, [r3, #28]
	huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000f8a:	4b17      	ldr	r3, [pc, #92]	@ (8000fe8 <MX_USART1_UART_Init+0x94>)
 8000f8c:	2200      	movs	r2, #0
 8000f8e:	621a      	str	r2, [r3, #32]
	huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000f90:	4b15      	ldr	r3, [pc, #84]	@ (8000fe8 <MX_USART1_UART_Init+0x94>)
 8000f92:	2200      	movs	r2, #0
 8000f94:	625a      	str	r2, [r3, #36]	@ 0x24
	huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000f96:	4b14      	ldr	r3, [pc, #80]	@ (8000fe8 <MX_USART1_UART_Init+0x94>)
 8000f98:	2200      	movs	r2, #0
 8000f9a:	629a      	str	r2, [r3, #40]	@ 0x28
	if (HAL_UART_Init(&huart1) != HAL_OK) {
 8000f9c:	4b12      	ldr	r3, [pc, #72]	@ (8000fe8 <MX_USART1_UART_Init+0x94>)
 8000f9e:	0018      	movs	r0, r3
 8000fa0:	f002 fde2 	bl	8003b68 <HAL_UART_Init>
 8000fa4:	1e03      	subs	r3, r0, #0
 8000fa6:	d001      	beq.n	8000fac <MX_USART1_UART_Init+0x58>
		Error_Handler();
 8000fa8:	f000 f876 	bl	8001098 <Error_Handler>
	}
	if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8)
 8000fac:	4b0e      	ldr	r3, [pc, #56]	@ (8000fe8 <MX_USART1_UART_Init+0x94>)
 8000fae:	2100      	movs	r1, #0
 8000fb0:	0018      	movs	r0, r3
 8000fb2:	f003 faab 	bl	800450c <HAL_UARTEx_SetTxFifoThreshold>
 8000fb6:	1e03      	subs	r3, r0, #0
 8000fb8:	d001      	beq.n	8000fbe <MX_USART1_UART_Init+0x6a>
			!= HAL_OK) {
		Error_Handler();
 8000fba:	f000 f86d 	bl	8001098 <Error_Handler>
	}
	if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8)
 8000fbe:	4b0a      	ldr	r3, [pc, #40]	@ (8000fe8 <MX_USART1_UART_Init+0x94>)
 8000fc0:	2100      	movs	r1, #0
 8000fc2:	0018      	movs	r0, r3
 8000fc4:	f003 fae2 	bl	800458c <HAL_UARTEx_SetRxFifoThreshold>
 8000fc8:	1e03      	subs	r3, r0, #0
 8000fca:	d001      	beq.n	8000fd0 <MX_USART1_UART_Init+0x7c>
			!= HAL_OK) {
		Error_Handler();
 8000fcc:	f000 f864 	bl	8001098 <Error_Handler>
	}
	if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK) {
 8000fd0:	4b05      	ldr	r3, [pc, #20]	@ (8000fe8 <MX_USART1_UART_Init+0x94>)
 8000fd2:	0018      	movs	r0, r3
 8000fd4:	f003 fa60 	bl	8004498 <HAL_UARTEx_DisableFifoMode>
 8000fd8:	1e03      	subs	r3, r0, #0
 8000fda:	d001      	beq.n	8000fe0 <MX_USART1_UART_Init+0x8c>
		Error_Handler();
 8000fdc:	f000 f85c 	bl	8001098 <Error_Handler>
	}
	/* USER CODE BEGIN USART1_Init 2 */

	/* USER CODE END USART1_Init 2 */

}
 8000fe0:	46c0      	nop			@ (mov r8, r8)
 8000fe2:	46bd      	mov	sp, r7
 8000fe4:	bd80      	pop	{r7, pc}
 8000fe6:	46c0      	nop			@ (mov r8, r8)
 8000fe8:	20000140 	.word	0x20000140
 8000fec:	40013800 	.word	0x40013800

08000ff0 <MX_GPIO_Init>:
/**
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void) {
 8000ff0:	b590      	push	{r4, r7, lr}
 8000ff2:	b089      	sub	sp, #36	@ 0x24
 8000ff4:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 8000ff6:	240c      	movs	r4, #12
 8000ff8:	193b      	adds	r3, r7, r4
 8000ffa:	0018      	movs	r0, r3
 8000ffc:	2314      	movs	r3, #20
 8000ffe:	001a      	movs	r2, r3
 8001000:	2100      	movs	r1, #0
 8001002:	f003 fb99 	bl	8004738 <memset>
	/* USER CODE BEGIN MX_GPIO_Init_1 */

	/* USER CODE END MX_GPIO_Init_1 */

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8001006:	4b23      	ldr	r3, [pc, #140]	@ (8001094 <MX_GPIO_Init+0xa4>)
 8001008:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800100a:	4b22      	ldr	r3, [pc, #136]	@ (8001094 <MX_GPIO_Init+0xa4>)
 800100c:	2102      	movs	r1, #2
 800100e:	430a      	orrs	r2, r1
 8001010:	635a      	str	r2, [r3, #52]	@ 0x34
 8001012:	4b20      	ldr	r3, [pc, #128]	@ (8001094 <MX_GPIO_Init+0xa4>)
 8001014:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001016:	2202      	movs	r2, #2
 8001018:	4013      	ands	r3, r2
 800101a:	60bb      	str	r3, [r7, #8]
 800101c:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 800101e:	4b1d      	ldr	r3, [pc, #116]	@ (8001094 <MX_GPIO_Init+0xa4>)
 8001020:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001022:	4b1c      	ldr	r3, [pc, #112]	@ (8001094 <MX_GPIO_Init+0xa4>)
 8001024:	2101      	movs	r1, #1
 8001026:	430a      	orrs	r2, r1
 8001028:	635a      	str	r2, [r3, #52]	@ 0x34
 800102a:	4b1a      	ldr	r3, [pc, #104]	@ (8001094 <MX_GPIO_Init+0xa4>)
 800102c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800102e:	2201      	movs	r2, #1
 8001030:	4013      	ands	r3, r2
 8001032:	607b      	str	r3, [r7, #4]
 8001034:	687b      	ldr	r3, [r7, #4]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(SPI1_CS_GPIO_Port, SPI1_CS_Pin, GPIO_PIN_RESET);
 8001036:	23a0      	movs	r3, #160	@ 0xa0
 8001038:	05db      	lsls	r3, r3, #23
 800103a:	2200      	movs	r2, #0
 800103c:	2140      	movs	r1, #64	@ 0x40
 800103e:	0018      	movs	r0, r3
 8001040:	f001 fbbb 	bl	80027ba <HAL_GPIO_WritePin>

	/*Configure GPIO pin : SW_Pin */
	GPIO_InitStruct.Pin = SW_Pin;
 8001044:	193b      	adds	r3, r7, r4
 8001046:	2204      	movs	r2, #4
 8001048:	601a      	str	r2, [r3, #0]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800104a:	193b      	adds	r3, r7, r4
 800104c:	2200      	movs	r2, #0
 800104e:	605a      	str	r2, [r3, #4]
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001050:	193b      	adds	r3, r7, r4
 8001052:	2201      	movs	r2, #1
 8001054:	609a      	str	r2, [r3, #8]
	HAL_GPIO_Init(SW_GPIO_Port, &GPIO_InitStruct);
 8001056:	193a      	adds	r2, r7, r4
 8001058:	23a0      	movs	r3, #160	@ 0xa0
 800105a:	05db      	lsls	r3, r3, #23
 800105c:	0011      	movs	r1, r2
 800105e:	0018      	movs	r0, r3
 8001060:	f001 fa2a 	bl	80024b8 <HAL_GPIO_Init>

	/*Configure GPIO pin : SPI1_CS_Pin */
	GPIO_InitStruct.Pin = SPI1_CS_Pin;
 8001064:	0021      	movs	r1, r4
 8001066:	187b      	adds	r3, r7, r1
 8001068:	2240      	movs	r2, #64	@ 0x40
 800106a:	601a      	str	r2, [r3, #0]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800106c:	187b      	adds	r3, r7, r1
 800106e:	2201      	movs	r2, #1
 8001070:	605a      	str	r2, [r3, #4]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001072:	187b      	adds	r3, r7, r1
 8001074:	2200      	movs	r2, #0
 8001076:	609a      	str	r2, [r3, #8]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001078:	187b      	adds	r3, r7, r1
 800107a:	2200      	movs	r2, #0
 800107c:	60da      	str	r2, [r3, #12]
	HAL_GPIO_Init(SPI1_CS_GPIO_Port, &GPIO_InitStruct);
 800107e:	187a      	adds	r2, r7, r1
 8001080:	23a0      	movs	r3, #160	@ 0xa0
 8001082:	05db      	lsls	r3, r3, #23
 8001084:	0011      	movs	r1, r2
 8001086:	0018      	movs	r0, r3
 8001088:	f001 fa16 	bl	80024b8 <HAL_GPIO_Init>

	/* USER CODE BEGIN MX_GPIO_Init_2 */

	/* USER CODE END MX_GPIO_Init_2 */
}
 800108c:	46c0      	nop			@ (mov r8, r8)
 800108e:	46bd      	mov	sp, r7
 8001090:	b009      	add	sp, #36	@ 0x24
 8001092:	bd90      	pop	{r4, r7, pc}
 8001094:	40021000 	.word	0x40021000

08001098 <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 8001098:	b580      	push	{r7, lr}
 800109a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800109c:	b672      	cpsid	i
}
 800109e:	46c0      	nop			@ (mov r8, r8)
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 80010a0:	46c0      	nop			@ (mov r8, r8)
 80010a2:	e7fd      	b.n	80010a0 <Error_Handler+0x8>

080010a4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80010a4:	b580      	push	{r7, lr}
 80010a6:	b082      	sub	sp, #8
 80010a8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80010aa:	4b0f      	ldr	r3, [pc, #60]	@ (80010e8 <HAL_MspInit+0x44>)
 80010ac:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80010ae:	4b0e      	ldr	r3, [pc, #56]	@ (80010e8 <HAL_MspInit+0x44>)
 80010b0:	2101      	movs	r1, #1
 80010b2:	430a      	orrs	r2, r1
 80010b4:	641a      	str	r2, [r3, #64]	@ 0x40
 80010b6:	4b0c      	ldr	r3, [pc, #48]	@ (80010e8 <HAL_MspInit+0x44>)
 80010b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80010ba:	2201      	movs	r2, #1
 80010bc:	4013      	ands	r3, r2
 80010be:	607b      	str	r3, [r7, #4]
 80010c0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80010c2:	4b09      	ldr	r3, [pc, #36]	@ (80010e8 <HAL_MspInit+0x44>)
 80010c4:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80010c6:	4b08      	ldr	r3, [pc, #32]	@ (80010e8 <HAL_MspInit+0x44>)
 80010c8:	2180      	movs	r1, #128	@ 0x80
 80010ca:	0549      	lsls	r1, r1, #21
 80010cc:	430a      	orrs	r2, r1
 80010ce:	63da      	str	r2, [r3, #60]	@ 0x3c
 80010d0:	4b05      	ldr	r3, [pc, #20]	@ (80010e8 <HAL_MspInit+0x44>)
 80010d2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80010d4:	2380      	movs	r3, #128	@ 0x80
 80010d6:	055b      	lsls	r3, r3, #21
 80010d8:	4013      	ands	r3, r2
 80010da:	603b      	str	r3, [r7, #0]
 80010dc:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80010de:	46c0      	nop			@ (mov r8, r8)
 80010e0:	46bd      	mov	sp, r7
 80010e2:	b002      	add	sp, #8
 80010e4:	bd80      	pop	{r7, pc}
 80010e6:	46c0      	nop			@ (mov r8, r8)
 80010e8:	40021000 	.word	0x40021000

080010ec <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80010ec:	b590      	push	{r4, r7, lr}
 80010ee:	b08b      	sub	sp, #44	@ 0x2c
 80010f0:	af00      	add	r7, sp, #0
 80010f2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010f4:	2414      	movs	r4, #20
 80010f6:	193b      	adds	r3, r7, r4
 80010f8:	0018      	movs	r0, r3
 80010fa:	2314      	movs	r3, #20
 80010fc:	001a      	movs	r2, r3
 80010fe:	2100      	movs	r1, #0
 8001100:	f003 fb1a 	bl	8004738 <memset>
  if(hadc->Instance==ADC1)
 8001104:	687b      	ldr	r3, [r7, #4]
 8001106:	681b      	ldr	r3, [r3, #0]
 8001108:	4a18      	ldr	r2, [pc, #96]	@ (800116c <HAL_ADC_MspInit+0x80>)
 800110a:	4293      	cmp	r3, r2
 800110c:	d129      	bne.n	8001162 <HAL_ADC_MspInit+0x76>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 800110e:	4b18      	ldr	r3, [pc, #96]	@ (8001170 <HAL_ADC_MspInit+0x84>)
 8001110:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001112:	4b17      	ldr	r3, [pc, #92]	@ (8001170 <HAL_ADC_MspInit+0x84>)
 8001114:	2180      	movs	r1, #128	@ 0x80
 8001116:	0349      	lsls	r1, r1, #13
 8001118:	430a      	orrs	r2, r1
 800111a:	641a      	str	r2, [r3, #64]	@ 0x40
 800111c:	4b14      	ldr	r3, [pc, #80]	@ (8001170 <HAL_ADC_MspInit+0x84>)
 800111e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001120:	2380      	movs	r3, #128	@ 0x80
 8001122:	035b      	lsls	r3, r3, #13
 8001124:	4013      	ands	r3, r2
 8001126:	613b      	str	r3, [r7, #16]
 8001128:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800112a:	4b11      	ldr	r3, [pc, #68]	@ (8001170 <HAL_ADC_MspInit+0x84>)
 800112c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800112e:	4b10      	ldr	r3, [pc, #64]	@ (8001170 <HAL_ADC_MspInit+0x84>)
 8001130:	2101      	movs	r1, #1
 8001132:	430a      	orrs	r2, r1
 8001134:	635a      	str	r2, [r3, #52]	@ 0x34
 8001136:	4b0e      	ldr	r3, [pc, #56]	@ (8001170 <HAL_ADC_MspInit+0x84>)
 8001138:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800113a:	2201      	movs	r2, #1
 800113c:	4013      	ands	r3, r2
 800113e:	60fb      	str	r3, [r7, #12]
 8001140:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0     ------> ADC1_IN0
    PA1     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = VRx_Pin|VRy_Pin;
 8001142:	193b      	adds	r3, r7, r4
 8001144:	2203      	movs	r2, #3
 8001146:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001148:	193b      	adds	r3, r7, r4
 800114a:	2203      	movs	r2, #3
 800114c:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800114e:	193b      	adds	r3, r7, r4
 8001150:	2200      	movs	r2, #0
 8001152:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001154:	193a      	adds	r2, r7, r4
 8001156:	23a0      	movs	r3, #160	@ 0xa0
 8001158:	05db      	lsls	r3, r3, #23
 800115a:	0011      	movs	r1, r2
 800115c:	0018      	movs	r0, r3
 800115e:	f001 f9ab 	bl	80024b8 <HAL_GPIO_Init>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8001162:	46c0      	nop			@ (mov r8, r8)
 8001164:	46bd      	mov	sp, r7
 8001166:	b00b      	add	sp, #44	@ 0x2c
 8001168:	bd90      	pop	{r4, r7, pc}
 800116a:	46c0      	nop			@ (mov r8, r8)
 800116c:	40012400 	.word	0x40012400
 8001170:	40021000 	.word	0x40021000

08001174 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001174:	b590      	push	{r4, r7, lr}
 8001176:	b08b      	sub	sp, #44	@ 0x2c
 8001178:	af00      	add	r7, sp, #0
 800117a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800117c:	2414      	movs	r4, #20
 800117e:	193b      	adds	r3, r7, r4
 8001180:	0018      	movs	r0, r3
 8001182:	2314      	movs	r3, #20
 8001184:	001a      	movs	r2, r3
 8001186:	2100      	movs	r1, #0
 8001188:	f003 fad6 	bl	8004738 <memset>
  if(hspi->Instance==SPI1)
 800118c:	687b      	ldr	r3, [r7, #4]
 800118e:	681b      	ldr	r3, [r3, #0]
 8001190:	4a1c      	ldr	r2, [pc, #112]	@ (8001204 <HAL_SPI_MspInit+0x90>)
 8001192:	4293      	cmp	r3, r2
 8001194:	d131      	bne.n	80011fa <HAL_SPI_MspInit+0x86>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001196:	4b1c      	ldr	r3, [pc, #112]	@ (8001208 <HAL_SPI_MspInit+0x94>)
 8001198:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800119a:	4b1b      	ldr	r3, [pc, #108]	@ (8001208 <HAL_SPI_MspInit+0x94>)
 800119c:	2180      	movs	r1, #128	@ 0x80
 800119e:	0149      	lsls	r1, r1, #5
 80011a0:	430a      	orrs	r2, r1
 80011a2:	641a      	str	r2, [r3, #64]	@ 0x40
 80011a4:	4b18      	ldr	r3, [pc, #96]	@ (8001208 <HAL_SPI_MspInit+0x94>)
 80011a6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80011a8:	2380      	movs	r3, #128	@ 0x80
 80011aa:	015b      	lsls	r3, r3, #5
 80011ac:	4013      	ands	r3, r2
 80011ae:	613b      	str	r3, [r7, #16]
 80011b0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80011b2:	4b15      	ldr	r3, [pc, #84]	@ (8001208 <HAL_SPI_MspInit+0x94>)
 80011b4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80011b6:	4b14      	ldr	r3, [pc, #80]	@ (8001208 <HAL_SPI_MspInit+0x94>)
 80011b8:	2101      	movs	r1, #1
 80011ba:	430a      	orrs	r2, r1
 80011bc:	635a      	str	r2, [r3, #52]	@ 0x34
 80011be:	4b12      	ldr	r3, [pc, #72]	@ (8001208 <HAL_SPI_MspInit+0x94>)
 80011c0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80011c2:	2201      	movs	r2, #1
 80011c4:	4013      	ands	r3, r2
 80011c6:	60fb      	str	r3, [r7, #12]
 80011c8:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA7     ------> SPI1_MOSI
    PA11 [PA9]     ------> SPI1_MISO
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7|GPIO_PIN_11;
 80011ca:	193b      	adds	r3, r7, r4
 80011cc:	228a      	movs	r2, #138	@ 0x8a
 80011ce:	0112      	lsls	r2, r2, #4
 80011d0:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011d2:	0021      	movs	r1, r4
 80011d4:	187b      	adds	r3, r7, r1
 80011d6:	2202      	movs	r2, #2
 80011d8:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011da:	187b      	adds	r3, r7, r1
 80011dc:	2200      	movs	r2, #0
 80011de:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011e0:	187b      	adds	r3, r7, r1
 80011e2:	2200      	movs	r2, #0
 80011e4:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 80011e6:	187b      	adds	r3, r7, r1
 80011e8:	2200      	movs	r2, #0
 80011ea:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80011ec:	187a      	adds	r2, r7, r1
 80011ee:	23a0      	movs	r3, #160	@ 0xa0
 80011f0:	05db      	lsls	r3, r3, #23
 80011f2:	0011      	movs	r1, r2
 80011f4:	0018      	movs	r0, r3
 80011f6:	f001 f95f 	bl	80024b8 <HAL_GPIO_Init>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 80011fa:	46c0      	nop			@ (mov r8, r8)
 80011fc:	46bd      	mov	sp, r7
 80011fe:	b00b      	add	sp, #44	@ 0x2c
 8001200:	bd90      	pop	{r4, r7, pc}
 8001202:	46c0      	nop			@ (mov r8, r8)
 8001204:	40013000 	.word	0x40013000
 8001208:	40021000 	.word	0x40021000

0800120c <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800120c:	b590      	push	{r4, r7, lr}
 800120e:	b091      	sub	sp, #68	@ 0x44
 8001210:	af00      	add	r7, sp, #0
 8001212:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001214:	232c      	movs	r3, #44	@ 0x2c
 8001216:	18fb      	adds	r3, r7, r3
 8001218:	0018      	movs	r0, r3
 800121a:	2314      	movs	r3, #20
 800121c:	001a      	movs	r2, r3
 800121e:	2100      	movs	r1, #0
 8001220:	f003 fa8a 	bl	8004738 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001224:	2414      	movs	r4, #20
 8001226:	193b      	adds	r3, r7, r4
 8001228:	0018      	movs	r0, r3
 800122a:	2318      	movs	r3, #24
 800122c:	001a      	movs	r2, r3
 800122e:	2100      	movs	r1, #0
 8001230:	f003 fa82 	bl	8004738 <memset>
  if(huart->Instance==USART1)
 8001234:	687b      	ldr	r3, [r7, #4]
 8001236:	681b      	ldr	r3, [r3, #0]
 8001238:	4a22      	ldr	r2, [pc, #136]	@ (80012c4 <HAL_UART_MspInit+0xb8>)
 800123a:	4293      	cmp	r3, r2
 800123c:	d13d      	bne.n	80012ba <HAL_UART_MspInit+0xae>

    /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 800123e:	193b      	adds	r3, r7, r4
 8001240:	2201      	movs	r2, #1
 8001242:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 8001244:	193b      	adds	r3, r7, r4
 8001246:	2200      	movs	r2, #0
 8001248:	605a      	str	r2, [r3, #4]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800124a:	193b      	adds	r3, r7, r4
 800124c:	0018      	movs	r0, r3
 800124e:	f001 ffd7 	bl	8003200 <HAL_RCCEx_PeriphCLKConfig>
 8001252:	1e03      	subs	r3, r0, #0
 8001254:	d001      	beq.n	800125a <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8001256:	f7ff ff1f 	bl	8001098 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800125a:	4b1b      	ldr	r3, [pc, #108]	@ (80012c8 <HAL_UART_MspInit+0xbc>)
 800125c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800125e:	4b1a      	ldr	r3, [pc, #104]	@ (80012c8 <HAL_UART_MspInit+0xbc>)
 8001260:	2180      	movs	r1, #128	@ 0x80
 8001262:	01c9      	lsls	r1, r1, #7
 8001264:	430a      	orrs	r2, r1
 8001266:	641a      	str	r2, [r3, #64]	@ 0x40
 8001268:	4b17      	ldr	r3, [pc, #92]	@ (80012c8 <HAL_UART_MspInit+0xbc>)
 800126a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800126c:	2380      	movs	r3, #128	@ 0x80
 800126e:	01db      	lsls	r3, r3, #7
 8001270:	4013      	ands	r3, r2
 8001272:	613b      	str	r3, [r7, #16]
 8001274:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001276:	4b14      	ldr	r3, [pc, #80]	@ (80012c8 <HAL_UART_MspInit+0xbc>)
 8001278:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800127a:	4b13      	ldr	r3, [pc, #76]	@ (80012c8 <HAL_UART_MspInit+0xbc>)
 800127c:	2102      	movs	r1, #2
 800127e:	430a      	orrs	r2, r1
 8001280:	635a      	str	r2, [r3, #52]	@ 0x34
 8001282:	4b11      	ldr	r3, [pc, #68]	@ (80012c8 <HAL_UART_MspInit+0xbc>)
 8001284:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001286:	2202      	movs	r2, #2
 8001288:	4013      	ands	r3, r2
 800128a:	60fb      	str	r3, [r7, #12]
 800128c:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PB7     ------> USART1_RX
    PB6     ------> USART1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_6;
 800128e:	212c      	movs	r1, #44	@ 0x2c
 8001290:	187b      	adds	r3, r7, r1
 8001292:	22c0      	movs	r2, #192	@ 0xc0
 8001294:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001296:	187b      	adds	r3, r7, r1
 8001298:	2202      	movs	r2, #2
 800129a:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800129c:	187b      	adds	r3, r7, r1
 800129e:	2200      	movs	r2, #0
 80012a0:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012a2:	187b      	adds	r3, r7, r1
 80012a4:	2200      	movs	r2, #0
 80012a6:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_USART1;
 80012a8:	187b      	adds	r3, r7, r1
 80012aa:	2200      	movs	r2, #0
 80012ac:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80012ae:	187b      	adds	r3, r7, r1
 80012b0:	4a06      	ldr	r2, [pc, #24]	@ (80012cc <HAL_UART_MspInit+0xc0>)
 80012b2:	0019      	movs	r1, r3
 80012b4:	0010      	movs	r0, r2
 80012b6:	f001 f8ff 	bl	80024b8 <HAL_GPIO_Init>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 80012ba:	46c0      	nop			@ (mov r8, r8)
 80012bc:	46bd      	mov	sp, r7
 80012be:	b011      	add	sp, #68	@ 0x44
 80012c0:	bd90      	pop	{r4, r7, pc}
 80012c2:	46c0      	nop			@ (mov r8, r8)
 80012c4:	40013800 	.word	0x40013800
 80012c8:	40021000 	.word	0x40021000
 80012cc:	50000400 	.word	0x50000400

080012d0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80012d0:	b580      	push	{r7, lr}
 80012d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80012d4:	46c0      	nop			@ (mov r8, r8)
 80012d6:	e7fd      	b.n	80012d4 <NMI_Handler+0x4>

080012d8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80012d8:	b580      	push	{r7, lr}
 80012da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80012dc:	46c0      	nop			@ (mov r8, r8)
 80012de:	e7fd      	b.n	80012dc <HardFault_Handler+0x4>

080012e0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80012e0:	b580      	push	{r7, lr}
 80012e2:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 80012e4:	46c0      	nop			@ (mov r8, r8)
 80012e6:	46bd      	mov	sp, r7
 80012e8:	bd80      	pop	{r7, pc}

080012ea <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80012ea:	b580      	push	{r7, lr}
 80012ec:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80012ee:	46c0      	nop			@ (mov r8, r8)
 80012f0:	46bd      	mov	sp, r7
 80012f2:	bd80      	pop	{r7, pc}

080012f4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80012f4:	b580      	push	{r7, lr}
 80012f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80012f8:	f000 f8d4 	bl	80014a4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80012fc:	46c0      	nop			@ (mov r8, r8)
 80012fe:	46bd      	mov	sp, r7
 8001300:	bd80      	pop	{r7, pc}
	...

08001304 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001304:	b580      	push	{r7, lr}
 8001306:	b086      	sub	sp, #24
 8001308:	af00      	add	r7, sp, #0
 800130a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800130c:	4a14      	ldr	r2, [pc, #80]	@ (8001360 <_sbrk+0x5c>)
 800130e:	4b15      	ldr	r3, [pc, #84]	@ (8001364 <_sbrk+0x60>)
 8001310:	1ad3      	subs	r3, r2, r3
 8001312:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001314:	697b      	ldr	r3, [r7, #20]
 8001316:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001318:	4b13      	ldr	r3, [pc, #76]	@ (8001368 <_sbrk+0x64>)
 800131a:	681b      	ldr	r3, [r3, #0]
 800131c:	2b00      	cmp	r3, #0
 800131e:	d102      	bne.n	8001326 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001320:	4b11      	ldr	r3, [pc, #68]	@ (8001368 <_sbrk+0x64>)
 8001322:	4a12      	ldr	r2, [pc, #72]	@ (800136c <_sbrk+0x68>)
 8001324:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001326:	4b10      	ldr	r3, [pc, #64]	@ (8001368 <_sbrk+0x64>)
 8001328:	681a      	ldr	r2, [r3, #0]
 800132a:	687b      	ldr	r3, [r7, #4]
 800132c:	18d3      	adds	r3, r2, r3
 800132e:	693a      	ldr	r2, [r7, #16]
 8001330:	429a      	cmp	r2, r3
 8001332:	d207      	bcs.n	8001344 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001334:	f003 fa08 	bl	8004748 <__errno>
 8001338:	0003      	movs	r3, r0
 800133a:	220c      	movs	r2, #12
 800133c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800133e:	2301      	movs	r3, #1
 8001340:	425b      	negs	r3, r3
 8001342:	e009      	b.n	8001358 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001344:	4b08      	ldr	r3, [pc, #32]	@ (8001368 <_sbrk+0x64>)
 8001346:	681b      	ldr	r3, [r3, #0]
 8001348:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800134a:	4b07      	ldr	r3, [pc, #28]	@ (8001368 <_sbrk+0x64>)
 800134c:	681a      	ldr	r2, [r3, #0]
 800134e:	687b      	ldr	r3, [r7, #4]
 8001350:	18d2      	adds	r2, r2, r3
 8001352:	4b05      	ldr	r3, [pc, #20]	@ (8001368 <_sbrk+0x64>)
 8001354:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 8001356:	68fb      	ldr	r3, [r7, #12]
}
 8001358:	0018      	movs	r0, r3
 800135a:	46bd      	mov	sp, r7
 800135c:	b006      	add	sp, #24
 800135e:	bd80      	pop	{r7, pc}
 8001360:	20002000 	.word	0x20002000
 8001364:	00000400 	.word	0x00000400
 8001368:	20000214 	.word	0x20000214
 800136c:	20000368 	.word	0x20000368

08001370 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001370:	b580      	push	{r7, lr}
 8001372:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001374:	46c0      	nop			@ (mov r8, r8)
 8001376:	46bd      	mov	sp, r7
 8001378:	bd80      	pop	{r7, pc}
	...

0800137c <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 800137c:	480d      	ldr	r0, [pc, #52]	@ (80013b4 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800137e:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8001380:	f7ff fff6 	bl	8001370 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001384:	480c      	ldr	r0, [pc, #48]	@ (80013b8 <LoopForever+0x6>)
  ldr r1, =_edata
 8001386:	490d      	ldr	r1, [pc, #52]	@ (80013bc <LoopForever+0xa>)
  ldr r2, =_sidata
 8001388:	4a0d      	ldr	r2, [pc, #52]	@ (80013c0 <LoopForever+0xe>)
  movs r3, #0
 800138a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800138c:	e002      	b.n	8001394 <LoopCopyDataInit>

0800138e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800138e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001390:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001392:	3304      	adds	r3, #4

08001394 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001394:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001396:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001398:	d3f9      	bcc.n	800138e <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800139a:	4a0a      	ldr	r2, [pc, #40]	@ (80013c4 <LoopForever+0x12>)
  ldr r4, =_ebss
 800139c:	4c0a      	ldr	r4, [pc, #40]	@ (80013c8 <LoopForever+0x16>)
  movs r3, #0
 800139e:	2300      	movs	r3, #0
  b LoopFillZerobss
 80013a0:	e001      	b.n	80013a6 <LoopFillZerobss>

080013a2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80013a2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80013a4:	3204      	adds	r2, #4

080013a6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80013a6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80013a8:	d3fb      	bcc.n	80013a2 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80013aa:	f003 f9d3 	bl	8004754 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 80013ae:	f7ff fafb 	bl	80009a8 <main>

080013b2 <LoopForever>:

LoopForever:
  b LoopForever
 80013b2:	e7fe      	b.n	80013b2 <LoopForever>
  ldr   r0, =_estack
 80013b4:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 80013b8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80013bc:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 80013c0:	08005124 	.word	0x08005124
  ldr r2, =_sbss
 80013c4:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 80013c8:	20000364 	.word	0x20000364

080013cc <ADC1_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80013cc:	e7fe      	b.n	80013cc <ADC1_IRQHandler>
	...

080013d0 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80013d0:	b580      	push	{r7, lr}
 80013d2:	b082      	sub	sp, #8
 80013d4:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80013d6:	1dfb      	adds	r3, r7, #7
 80013d8:	2200      	movs	r2, #0
 80013da:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80013dc:	4b0b      	ldr	r3, [pc, #44]	@ (800140c <HAL_Init+0x3c>)
 80013de:	681a      	ldr	r2, [r3, #0]
 80013e0:	4b0a      	ldr	r3, [pc, #40]	@ (800140c <HAL_Init+0x3c>)
 80013e2:	2180      	movs	r1, #128	@ 0x80
 80013e4:	0049      	lsls	r1, r1, #1
 80013e6:	430a      	orrs	r2, r1
 80013e8:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80013ea:	2003      	movs	r0, #3
 80013ec:	f000 f810 	bl	8001410 <HAL_InitTick>
 80013f0:	1e03      	subs	r3, r0, #0
 80013f2:	d003      	beq.n	80013fc <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 80013f4:	1dfb      	adds	r3, r7, #7
 80013f6:	2201      	movs	r2, #1
 80013f8:	701a      	strb	r2, [r3, #0]
 80013fa:	e001      	b.n	8001400 <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 80013fc:	f7ff fe52 	bl	80010a4 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001400:	1dfb      	adds	r3, r7, #7
 8001402:	781b      	ldrb	r3, [r3, #0]
}
 8001404:	0018      	movs	r0, r3
 8001406:	46bd      	mov	sp, r7
 8001408:	b002      	add	sp, #8
 800140a:	bd80      	pop	{r7, pc}
 800140c:	40022000 	.word	0x40022000

08001410 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001410:	b590      	push	{r4, r7, lr}
 8001412:	b085      	sub	sp, #20
 8001414:	af00      	add	r7, sp, #0
 8001416:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001418:	230f      	movs	r3, #15
 800141a:	18fb      	adds	r3, r7, r3
 800141c:	2200      	movs	r2, #0
 800141e:	701a      	strb	r2, [r3, #0]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 8001420:	4b1d      	ldr	r3, [pc, #116]	@ (8001498 <HAL_InitTick+0x88>)
 8001422:	781b      	ldrb	r3, [r3, #0]
 8001424:	2b00      	cmp	r3, #0
 8001426:	d02b      	beq.n	8001480 <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 8001428:	4b1c      	ldr	r3, [pc, #112]	@ (800149c <HAL_InitTick+0x8c>)
 800142a:	681c      	ldr	r4, [r3, #0]
 800142c:	4b1a      	ldr	r3, [pc, #104]	@ (8001498 <HAL_InitTick+0x88>)
 800142e:	781b      	ldrb	r3, [r3, #0]
 8001430:	0019      	movs	r1, r3
 8001432:	23fa      	movs	r3, #250	@ 0xfa
 8001434:	0098      	lsls	r0, r3, #2
 8001436:	f7fe fe6d 	bl	8000114 <__udivsi3>
 800143a:	0003      	movs	r3, r0
 800143c:	0019      	movs	r1, r3
 800143e:	0020      	movs	r0, r4
 8001440:	f7fe fe68 	bl	8000114 <__udivsi3>
 8001444:	0003      	movs	r3, r0
 8001446:	0018      	movs	r0, r3
 8001448:	f001 f829 	bl	800249e <HAL_SYSTICK_Config>
 800144c:	1e03      	subs	r3, r0, #0
 800144e:	d112      	bne.n	8001476 <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001450:	687b      	ldr	r3, [r7, #4]
 8001452:	2b03      	cmp	r3, #3
 8001454:	d80a      	bhi.n	800146c <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001456:	6879      	ldr	r1, [r7, #4]
 8001458:	2301      	movs	r3, #1
 800145a:	425b      	negs	r3, r3
 800145c:	2200      	movs	r2, #0
 800145e:	0018      	movs	r0, r3
 8001460:	f001 f808 	bl	8002474 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001464:	4b0e      	ldr	r3, [pc, #56]	@ (80014a0 <HAL_InitTick+0x90>)
 8001466:	687a      	ldr	r2, [r7, #4]
 8001468:	601a      	str	r2, [r3, #0]
 800146a:	e00d      	b.n	8001488 <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 800146c:	230f      	movs	r3, #15
 800146e:	18fb      	adds	r3, r7, r3
 8001470:	2201      	movs	r2, #1
 8001472:	701a      	strb	r2, [r3, #0]
 8001474:	e008      	b.n	8001488 <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001476:	230f      	movs	r3, #15
 8001478:	18fb      	adds	r3, r7, r3
 800147a:	2201      	movs	r2, #1
 800147c:	701a      	strb	r2, [r3, #0]
 800147e:	e003      	b.n	8001488 <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001480:	230f      	movs	r3, #15
 8001482:	18fb      	adds	r3, r7, r3
 8001484:	2201      	movs	r2, #1
 8001486:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 8001488:	230f      	movs	r3, #15
 800148a:	18fb      	adds	r3, r7, r3
 800148c:	781b      	ldrb	r3, [r3, #0]
}
 800148e:	0018      	movs	r0, r3
 8001490:	46bd      	mov	sp, r7
 8001492:	b005      	add	sp, #20
 8001494:	bd90      	pop	{r4, r7, pc}
 8001496:	46c0      	nop			@ (mov r8, r8)
 8001498:	20000008 	.word	0x20000008
 800149c:	20000000 	.word	0x20000000
 80014a0:	20000004 	.word	0x20000004

080014a4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80014a4:	b580      	push	{r7, lr}
 80014a6:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80014a8:	4b05      	ldr	r3, [pc, #20]	@ (80014c0 <HAL_IncTick+0x1c>)
 80014aa:	781b      	ldrb	r3, [r3, #0]
 80014ac:	001a      	movs	r2, r3
 80014ae:	4b05      	ldr	r3, [pc, #20]	@ (80014c4 <HAL_IncTick+0x20>)
 80014b0:	681b      	ldr	r3, [r3, #0]
 80014b2:	18d2      	adds	r2, r2, r3
 80014b4:	4b03      	ldr	r3, [pc, #12]	@ (80014c4 <HAL_IncTick+0x20>)
 80014b6:	601a      	str	r2, [r3, #0]
}
 80014b8:	46c0      	nop			@ (mov r8, r8)
 80014ba:	46bd      	mov	sp, r7
 80014bc:	bd80      	pop	{r7, pc}
 80014be:	46c0      	nop			@ (mov r8, r8)
 80014c0:	20000008 	.word	0x20000008
 80014c4:	20000218 	.word	0x20000218

080014c8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80014c8:	b580      	push	{r7, lr}
 80014ca:	af00      	add	r7, sp, #0
  return uwTick;
 80014cc:	4b02      	ldr	r3, [pc, #8]	@ (80014d8 <HAL_GetTick+0x10>)
 80014ce:	681b      	ldr	r3, [r3, #0]
}
 80014d0:	0018      	movs	r0, r3
 80014d2:	46bd      	mov	sp, r7
 80014d4:	bd80      	pop	{r7, pc}
 80014d6:	46c0      	nop			@ (mov r8, r8)
 80014d8:	20000218 	.word	0x20000218

080014dc <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 80014dc:	b580      	push	{r7, lr}
 80014de:	b082      	sub	sp, #8
 80014e0:	af00      	add	r7, sp, #0
 80014e2:	6078      	str	r0, [r7, #4]
 80014e4:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 80014e6:	687b      	ldr	r3, [r7, #4]
 80014e8:	681b      	ldr	r3, [r3, #0]
 80014ea:	4a05      	ldr	r2, [pc, #20]	@ (8001500 <LL_ADC_SetCommonPathInternalCh+0x24>)
 80014ec:	401a      	ands	r2, r3
 80014ee:	683b      	ldr	r3, [r7, #0]
 80014f0:	431a      	orrs	r2, r3
 80014f2:	687b      	ldr	r3, [r7, #4]
 80014f4:	601a      	str	r2, [r3, #0]
}
 80014f6:	46c0      	nop			@ (mov r8, r8)
 80014f8:	46bd      	mov	sp, r7
 80014fa:	b002      	add	sp, #8
 80014fc:	bd80      	pop	{r7, pc}
 80014fe:	46c0      	nop			@ (mov r8, r8)
 8001500:	fe3fffff 	.word	0xfe3fffff

08001504 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001504:	b580      	push	{r7, lr}
 8001506:	b082      	sub	sp, #8
 8001508:	af00      	add	r7, sp, #0
 800150a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 800150c:	687b      	ldr	r3, [r7, #4]
 800150e:	681a      	ldr	r2, [r3, #0]
 8001510:	23e0      	movs	r3, #224	@ 0xe0
 8001512:	045b      	lsls	r3, r3, #17
 8001514:	4013      	ands	r3, r2
}
 8001516:	0018      	movs	r0, r3
 8001518:	46bd      	mov	sp, r7
 800151a:	b002      	add	sp, #8
 800151c:	bd80      	pop	{r7, pc}

0800151e <LL_ADC_SetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonChannels(ADC_TypeDef *ADCx, uint32_t SamplingTimeY,
                                                          uint32_t SamplingTime)
{
 800151e:	b580      	push	{r7, lr}
 8001520:	b084      	sub	sp, #16
 8001522:	af00      	add	r7, sp, #0
 8001524:	60f8      	str	r0, [r7, #12]
 8001526:	60b9      	str	r1, [r7, #8]
 8001528:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->SMPR,
 800152a:	68fb      	ldr	r3, [r7, #12]
 800152c:	695b      	ldr	r3, [r3, #20]
 800152e:	68ba      	ldr	r2, [r7, #8]
 8001530:	2104      	movs	r1, #4
 8001532:	400a      	ands	r2, r1
 8001534:	2107      	movs	r1, #7
 8001536:	4091      	lsls	r1, r2
 8001538:	000a      	movs	r2, r1
 800153a:	43d2      	mvns	r2, r2
 800153c:	401a      	ands	r2, r3
 800153e:	68bb      	ldr	r3, [r7, #8]
 8001540:	2104      	movs	r1, #4
 8001542:	400b      	ands	r3, r1
 8001544:	6879      	ldr	r1, [r7, #4]
 8001546:	4099      	lsls	r1, r3
 8001548:	000b      	movs	r3, r1
 800154a:	431a      	orrs	r2, r3
 800154c:	68fb      	ldr	r3, [r7, #12]
 800154e:	615a      	str	r2, [r3, #20]
             ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK),
             SamplingTime << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
}
 8001550:	46c0      	nop			@ (mov r8, r8)
 8001552:	46bd      	mov	sp, r7
 8001554:	b004      	add	sp, #16
 8001556:	bd80      	pop	{r7, pc}

08001558 <LL_ADC_GetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_39CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_79CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  */
__STATIC_INLINE uint32_t LL_ADC_GetSamplingTimeCommonChannels(const ADC_TypeDef *ADCx, uint32_t SamplingTimeY)
{
 8001558:	b580      	push	{r7, lr}
 800155a:	b082      	sub	sp, #8
 800155c:	af00      	add	r7, sp, #0
 800155e:	6078      	str	r0, [r7, #4]
 8001560:	6039      	str	r1, [r7, #0]
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 8001562:	687b      	ldr	r3, [r7, #4]
 8001564:	695b      	ldr	r3, [r3, #20]
 8001566:	683a      	ldr	r2, [r7, #0]
 8001568:	2104      	movs	r1, #4
 800156a:	400a      	ands	r2, r1
 800156c:	2107      	movs	r1, #7
 800156e:	4091      	lsls	r1, r2
 8001570:	000a      	movs	r2, r1
 8001572:	401a      	ands	r2, r3
                    >> (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
 8001574:	683b      	ldr	r3, [r7, #0]
 8001576:	2104      	movs	r1, #4
 8001578:	400b      	ands	r3, r1
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 800157a:	40da      	lsrs	r2, r3
 800157c:	0013      	movs	r3, r2
}
 800157e:	0018      	movs	r0, r3
 8001580:	46bd      	mov	sp, r7
 8001582:	b002      	add	sp, #8
 8001584:	bd80      	pop	{r7, pc}

08001586 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8001586:	b580      	push	{r7, lr}
 8001588:	b082      	sub	sp, #8
 800158a:	af00      	add	r7, sp, #0
 800158c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR1, ADC_CFGR1_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR1_EXTEN)) ? 1UL : 0UL);
 800158e:	687b      	ldr	r3, [r7, #4]
 8001590:	68da      	ldr	r2, [r3, #12]
 8001592:	23c0      	movs	r3, #192	@ 0xc0
 8001594:	011b      	lsls	r3, r3, #4
 8001596:	4013      	ands	r3, r2
 8001598:	d101      	bne.n	800159e <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 800159a:	2301      	movs	r3, #1
 800159c:	e000      	b.n	80015a0 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 800159e:	2300      	movs	r3, #0
}
 80015a0:	0018      	movs	r0, r3
 80015a2:	46bd      	mov	sp, r7
 80015a4:	b002      	add	sp, #8
 80015a6:	bd80      	pop	{r7, pc}

080015a8 <LL_ADC_REG_SetSequencerRanks>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 80015a8:	b580      	push	{r7, lr}
 80015aa:	b084      	sub	sp, #16
 80015ac:	af00      	add	r7, sp, #0
 80015ae:	60f8      	str	r0, [r7, #12]
 80015b0:	60b9      	str	r1, [r7, #8]
 80015b2:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register depending on parameter "Rank".                               */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->CHSELR,
 80015b4:	68fb      	ldr	r3, [r7, #12]
 80015b6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80015b8:	68ba      	ldr	r2, [r7, #8]
 80015ba:	211f      	movs	r1, #31
 80015bc:	400a      	ands	r2, r1
 80015be:	210f      	movs	r1, #15
 80015c0:	4091      	lsls	r1, r2
 80015c2:	000a      	movs	r2, r1
 80015c4:	43d2      	mvns	r2, r2
 80015c6:	401a      	ands	r2, r3
 80015c8:	687b      	ldr	r3, [r7, #4]
 80015ca:	0e9b      	lsrs	r3, r3, #26
 80015cc:	210f      	movs	r1, #15
 80015ce:	4019      	ands	r1, r3
 80015d0:	68bb      	ldr	r3, [r7, #8]
 80015d2:	201f      	movs	r0, #31
 80015d4:	4003      	ands	r3, r0
 80015d6:	4099      	lsls	r1, r3
 80015d8:	000b      	movs	r3, r1
 80015da:	431a      	orrs	r2, r3
 80015dc:	68fb      	ldr	r3, [r7, #12]
 80015de:	629a      	str	r2, [r3, #40]	@ 0x28
             ADC_CHSELR_SQ1 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK_SEQ) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 80015e0:	46c0      	nop			@ (mov r8, r8)
 80015e2:	46bd      	mov	sp, r7
 80015e4:	b004      	add	sp, #16
 80015e6:	bd80      	pop	{r7, pc}

080015e8 <LL_ADC_REG_SetSequencerChAdd>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChAdd(ADC_TypeDef *ADCx, uint32_t Channel)
{
 80015e8:	b580      	push	{r7, lr}
 80015ea:	b082      	sub	sp, #8
 80015ec:	af00      	add	r7, sp, #0
 80015ee:	6078      	str	r0, [r7, #4]
 80015f0:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  SET_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 80015f2:	687b      	ldr	r3, [r7, #4]
 80015f4:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80015f6:	683b      	ldr	r3, [r7, #0]
 80015f8:	035b      	lsls	r3, r3, #13
 80015fa:	0b5b      	lsrs	r3, r3, #13
 80015fc:	431a      	orrs	r2, r3
 80015fe:	687b      	ldr	r3, [r7, #4]
 8001600:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8001602:	46c0      	nop			@ (mov r8, r8)
 8001604:	46bd      	mov	sp, r7
 8001606:	b002      	add	sp, #8
 8001608:	bd80      	pop	{r7, pc}

0800160a <LL_ADC_REG_SetSequencerChRem>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChRem(ADC_TypeDef *ADCx, uint32_t Channel)
{
 800160a:	b580      	push	{r7, lr}
 800160c:	b082      	sub	sp, #8
 800160e:	af00      	add	r7, sp, #0
 8001610:	6078      	str	r0, [r7, #4]
 8001612:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  CLEAR_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 8001614:	687b      	ldr	r3, [r7, #4]
 8001616:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001618:	683a      	ldr	r2, [r7, #0]
 800161a:	0352      	lsls	r2, r2, #13
 800161c:	0b52      	lsrs	r2, r2, #13
 800161e:	43d2      	mvns	r2, r2
 8001620:	401a      	ands	r2, r3
 8001622:	687b      	ldr	r3, [r7, #4]
 8001624:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8001626:	46c0      	nop			@ (mov r8, r8)
 8001628:	46bd      	mov	sp, r7
 800162a:	b002      	add	sp, #8
 800162c:	bd80      	pop	{r7, pc}
	...

08001630 <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_1
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_2
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTimeY)
{
 8001630:	b580      	push	{r7, lr}
 8001632:	b084      	sub	sp, #16
 8001634:	af00      	add	r7, sp, #0
 8001636:	60f8      	str	r0, [r7, #12]
 8001638:	60b9      	str	r1, [r7, #8]
 800163a:	607a      	str	r2, [r7, #4]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->SMPR,
 800163c:	68fb      	ldr	r3, [r7, #12]
 800163e:	695b      	ldr	r3, [r3, #20]
 8001640:	68ba      	ldr	r2, [r7, #8]
 8001642:	0212      	lsls	r2, r2, #8
 8001644:	43d2      	mvns	r2, r2
 8001646:	401a      	ands	r2, r3
 8001648:	68bb      	ldr	r3, [r7, #8]
 800164a:	021b      	lsls	r3, r3, #8
 800164c:	6879      	ldr	r1, [r7, #4]
 800164e:	400b      	ands	r3, r1
 8001650:	4904      	ldr	r1, [pc, #16]	@ (8001664 <LL_ADC_SetChannelSamplingTime+0x34>)
 8001652:	400b      	ands	r3, r1
 8001654:	431a      	orrs	r2, r3
 8001656:	68fb      	ldr	r3, [r7, #12]
 8001658:	615a      	str	r2, [r3, #20]
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS),
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS) & (SamplingTimeY & ADC_SAMPLING_TIME_CH_MASK)
            );
}
 800165a:	46c0      	nop			@ (mov r8, r8)
 800165c:	46bd      	mov	sp, r7
 800165e:	b004      	add	sp, #16
 8001660:	bd80      	pop	{r7, pc}
 8001662:	46c0      	nop			@ (mov r8, r8)
 8001664:	07ffff00 	.word	0x07ffff00

08001668 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8001668:	b580      	push	{r7, lr}
 800166a:	b082      	sub	sp, #8
 800166c:	af00      	add	r7, sp, #0
 800166e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	689b      	ldr	r3, [r3, #8]
 8001674:	4a05      	ldr	r2, [pc, #20]	@ (800168c <LL_ADC_EnableInternalRegulator+0x24>)
 8001676:	4013      	ands	r3, r2
 8001678:	2280      	movs	r2, #128	@ 0x80
 800167a:	0552      	lsls	r2, r2, #21
 800167c:	431a      	orrs	r2, r3
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8001682:	46c0      	nop			@ (mov r8, r8)
 8001684:	46bd      	mov	sp, r7
 8001686:	b002      	add	sp, #8
 8001688:	bd80      	pop	{r7, pc}
 800168a:	46c0      	nop			@ (mov r8, r8)
 800168c:	6fffffe8 	.word	0x6fffffe8

08001690 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8001690:	b580      	push	{r7, lr}
 8001692:	b082      	sub	sp, #8
 8001694:	af00      	add	r7, sp, #0
 8001696:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	689a      	ldr	r2, [r3, #8]
 800169c:	2380      	movs	r3, #128	@ 0x80
 800169e:	055b      	lsls	r3, r3, #21
 80016a0:	401a      	ands	r2, r3
 80016a2:	2380      	movs	r3, #128	@ 0x80
 80016a4:	055b      	lsls	r3, r3, #21
 80016a6:	429a      	cmp	r2, r3
 80016a8:	d101      	bne.n	80016ae <LL_ADC_IsInternalRegulatorEnabled+0x1e>
 80016aa:	2301      	movs	r3, #1
 80016ac:	e000      	b.n	80016b0 <LL_ADC_IsInternalRegulatorEnabled+0x20>
 80016ae:	2300      	movs	r3, #0
}
 80016b0:	0018      	movs	r0, r3
 80016b2:	46bd      	mov	sp, r7
 80016b4:	b002      	add	sp, #8
 80016b6:	bd80      	pop	{r7, pc}

080016b8 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 80016b8:	b580      	push	{r7, lr}
 80016ba:	b082      	sub	sp, #8
 80016bc:	af00      	add	r7, sp, #0
 80016be:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80016c0:	687b      	ldr	r3, [r7, #4]
 80016c2:	689b      	ldr	r3, [r3, #8]
 80016c4:	4a04      	ldr	r2, [pc, #16]	@ (80016d8 <LL_ADC_Enable+0x20>)
 80016c6:	4013      	ands	r3, r2
 80016c8:	2201      	movs	r2, #1
 80016ca:	431a      	orrs	r2, r3
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 80016d0:	46c0      	nop			@ (mov r8, r8)
 80016d2:	46bd      	mov	sp, r7
 80016d4:	b002      	add	sp, #8
 80016d6:	bd80      	pop	{r7, pc}
 80016d8:	7fffffe8 	.word	0x7fffffe8

080016dc <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 80016dc:	b580      	push	{r7, lr}
 80016de:	b082      	sub	sp, #8
 80016e0:	af00      	add	r7, sp, #0
 80016e2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	689b      	ldr	r3, [r3, #8]
 80016e8:	4a04      	ldr	r2, [pc, #16]	@ (80016fc <LL_ADC_Disable+0x20>)
 80016ea:	4013      	ands	r3, r2
 80016ec:	2202      	movs	r2, #2
 80016ee:	431a      	orrs	r2, r3
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 80016f4:	46c0      	nop			@ (mov r8, r8)
 80016f6:	46bd      	mov	sp, r7
 80016f8:	b002      	add	sp, #8
 80016fa:	bd80      	pop	{r7, pc}
 80016fc:	7fffffe8 	.word	0x7fffffe8

08001700 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8001700:	b580      	push	{r7, lr}
 8001702:	b082      	sub	sp, #8
 8001704:	af00      	add	r7, sp, #0
 8001706:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	689b      	ldr	r3, [r3, #8]
 800170c:	2201      	movs	r2, #1
 800170e:	4013      	ands	r3, r2
 8001710:	2b01      	cmp	r3, #1
 8001712:	d101      	bne.n	8001718 <LL_ADC_IsEnabled+0x18>
 8001714:	2301      	movs	r3, #1
 8001716:	e000      	b.n	800171a <LL_ADC_IsEnabled+0x1a>
 8001718:	2300      	movs	r3, #0
}
 800171a:	0018      	movs	r0, r3
 800171c:	46bd      	mov	sp, r7
 800171e:	b002      	add	sp, #8
 8001720:	bd80      	pop	{r7, pc}

08001722 <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 8001722:	b580      	push	{r7, lr}
 8001724:	b082      	sub	sp, #8
 8001726:	af00      	add	r7, sp, #0
 8001728:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	689b      	ldr	r3, [r3, #8]
 800172e:	2202      	movs	r2, #2
 8001730:	4013      	ands	r3, r2
 8001732:	2b02      	cmp	r3, #2
 8001734:	d101      	bne.n	800173a <LL_ADC_IsDisableOngoing+0x18>
 8001736:	2301      	movs	r3, #1
 8001738:	e000      	b.n	800173c <LL_ADC_IsDisableOngoing+0x1a>
 800173a:	2300      	movs	r3, #0
}
 800173c:	0018      	movs	r0, r3
 800173e:	46bd      	mov	sp, r7
 8001740:	b002      	add	sp, #8
 8001742:	bd80      	pop	{r7, pc}

08001744 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8001744:	b580      	push	{r7, lr}
 8001746:	b082      	sub	sp, #8
 8001748:	af00      	add	r7, sp, #0
 800174a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	689b      	ldr	r3, [r3, #8]
 8001750:	4a04      	ldr	r2, [pc, #16]	@ (8001764 <LL_ADC_REG_StartConversion+0x20>)
 8001752:	4013      	ands	r3, r2
 8001754:	2204      	movs	r2, #4
 8001756:	431a      	orrs	r2, r3
 8001758:	687b      	ldr	r3, [r7, #4]
 800175a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 800175c:	46c0      	nop			@ (mov r8, r8)
 800175e:	46bd      	mov	sp, r7
 8001760:	b002      	add	sp, #8
 8001762:	bd80      	pop	{r7, pc}
 8001764:	7fffffe8 	.word	0x7fffffe8

08001768 <LL_ADC_REG_StopConversion>:
  * @rmtoll CR       ADSTP          LL_ADC_REG_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StopConversion(ADC_TypeDef *ADCx)
{
 8001768:	b580      	push	{r7, lr}
 800176a:	b082      	sub	sp, #8
 800176c:	af00      	add	r7, sp, #0
 800176e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	689b      	ldr	r3, [r3, #8]
 8001774:	4a04      	ldr	r2, [pc, #16]	@ (8001788 <LL_ADC_REG_StopConversion+0x20>)
 8001776:	4013      	ands	r3, r2
 8001778:	2210      	movs	r2, #16
 800177a:	431a      	orrs	r2, r3
 800177c:	687b      	ldr	r3, [r7, #4]
 800177e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTP);
}
 8001780:	46c0      	nop			@ (mov r8, r8)
 8001782:	46bd      	mov	sp, r7
 8001784:	b002      	add	sp, #8
 8001786:	bd80      	pop	{r7, pc}
 8001788:	7fffffe8 	.word	0x7fffffe8

0800178c <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 800178c:	b580      	push	{r7, lr}
 800178e:	b082      	sub	sp, #8
 8001790:	af00      	add	r7, sp, #0
 8001792:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8001794:	687b      	ldr	r3, [r7, #4]
 8001796:	689b      	ldr	r3, [r3, #8]
 8001798:	2204      	movs	r2, #4
 800179a:	4013      	ands	r3, r2
 800179c:	2b04      	cmp	r3, #4
 800179e:	d101      	bne.n	80017a4 <LL_ADC_REG_IsConversionOngoing+0x18>
 80017a0:	2301      	movs	r3, #1
 80017a2:	e000      	b.n	80017a6 <LL_ADC_REG_IsConversionOngoing+0x1a>
 80017a4:	2300      	movs	r3, #0
}
 80017a6:	0018      	movs	r0, r3
 80017a8:	46bd      	mov	sp, r7
 80017aa:	b002      	add	sp, #8
 80017ac:	bd80      	pop	{r7, pc}
	...

080017b0 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80017b0:	b580      	push	{r7, lr}
 80017b2:	b088      	sub	sp, #32
 80017b4:	af00      	add	r7, sp, #0
 80017b6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80017b8:	231f      	movs	r3, #31
 80017ba:	18fb      	adds	r3, r7, r3
 80017bc:	2200      	movs	r2, #0
 80017be:	701a      	strb	r2, [r3, #0]
  uint32_t tmp_cfgr1 = 0UL;
 80017c0:	2300      	movs	r3, #0
 80017c2:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_cfgr2 = 0UL;
 80017c4:	2300      	movs	r3, #0
 80017c6:	617b      	str	r3, [r7, #20]
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 80017c8:	2300      	movs	r3, #0
 80017ca:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	2b00      	cmp	r3, #0
 80017d0:	d101      	bne.n	80017d6 <HAL_ADC_Init+0x26>
  {
    return HAL_ERROR;
 80017d2:	2301      	movs	r3, #1
 80017d4:	e17f      	b.n	8001ad6 <HAL_ADC_Init+0x326>
  /* continuous mode is disabled.                                             */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80017da:	2b00      	cmp	r3, #0
 80017dc:	d10a      	bne.n	80017f4 <HAL_ADC_Init+0x44>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80017de:	687b      	ldr	r3, [r7, #4]
 80017e0:	0018      	movs	r0, r3
 80017e2:	f7ff fc83 	bl	80010ec <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80017e6:	687b      	ldr	r3, [r7, #4]
 80017e8:	2200      	movs	r2, #0
 80017ea:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	2254      	movs	r2, #84	@ 0x54
 80017f0:	2100      	movs	r1, #0
 80017f2:	5499      	strb	r1, [r3, r2]
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	681b      	ldr	r3, [r3, #0]
 80017f8:	0018      	movs	r0, r3
 80017fa:	f7ff ff49 	bl	8001690 <LL_ADC_IsInternalRegulatorEnabled>
 80017fe:	1e03      	subs	r3, r0, #0
 8001800:	d115      	bne.n	800182e <HAL_ADC_Init+0x7e>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8001802:	687b      	ldr	r3, [r7, #4]
 8001804:	681b      	ldr	r3, [r3, #0]
 8001806:	0018      	movs	r0, r3
 8001808:	f7ff ff2e 	bl	8001668 <LL_ADC_EnableInternalRegulator>
    /* Delay for ADC stabilization time */
    /* Wait loop initialization and execution */
    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800180c:	4bb4      	ldr	r3, [pc, #720]	@ (8001ae0 <HAL_ADC_Init+0x330>)
 800180e:	681b      	ldr	r3, [r3, #0]
 8001810:	49b4      	ldr	r1, [pc, #720]	@ (8001ae4 <HAL_ADC_Init+0x334>)
 8001812:	0018      	movs	r0, r3
 8001814:	f7fe fc7e 	bl	8000114 <__udivsi3>
 8001818:	0003      	movs	r3, r0
 800181a:	3301      	adds	r3, #1
 800181c:	005b      	lsls	r3, r3, #1
 800181e:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8001820:	e002      	b.n	8001828 <HAL_ADC_Init+0x78>
    {
      wait_loop_index--;
 8001822:	68fb      	ldr	r3, [r7, #12]
 8001824:	3b01      	subs	r3, #1
 8001826:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8001828:	68fb      	ldr	r3, [r7, #12]
 800182a:	2b00      	cmp	r3, #0
 800182c:	d1f9      	bne.n	8001822 <HAL_ADC_Init+0x72>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	681b      	ldr	r3, [r3, #0]
 8001832:	0018      	movs	r0, r3
 8001834:	f7ff ff2c 	bl	8001690 <LL_ADC_IsInternalRegulatorEnabled>
 8001838:	1e03      	subs	r3, r0, #0
 800183a:	d10f      	bne.n	800185c <HAL_ADC_Init+0xac>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001840:	2210      	movs	r2, #16
 8001842:	431a      	orrs	r2, r3
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800184c:	2201      	movs	r2, #1
 800184e:	431a      	orrs	r2, r3
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8001854:	231f      	movs	r3, #31
 8001856:	18fb      	adds	r3, r7, r3
 8001858:	2201      	movs	r2, #1
 800185a:	701a      	strb	r2, [r3, #0]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	681b      	ldr	r3, [r3, #0]
 8001860:	0018      	movs	r0, r3
 8001862:	f7ff ff93 	bl	800178c <LL_ADC_REG_IsConversionOngoing>
 8001866:	0003      	movs	r3, r0
 8001868:	613b      	str	r3, [r7, #16]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800186e:	2210      	movs	r2, #16
 8001870:	4013      	ands	r3, r2
 8001872:	d000      	beq.n	8001876 <HAL_ADC_Init+0xc6>
 8001874:	e122      	b.n	8001abc <HAL_ADC_Init+0x30c>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8001876:	693b      	ldr	r3, [r7, #16]
 8001878:	2b00      	cmp	r3, #0
 800187a:	d000      	beq.n	800187e <HAL_ADC_Init+0xce>
 800187c:	e11e      	b.n	8001abc <HAL_ADC_Init+0x30c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001882:	4a99      	ldr	r2, [pc, #612]	@ (8001ae8 <HAL_ADC_Init+0x338>)
 8001884:	4013      	ands	r3, r2
 8001886:	2202      	movs	r2, #2
 8001888:	431a      	orrs	r2, r3
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	659a      	str	r2, [r3, #88]	@ 0x58
    /*  - DMA continuous request                                              */
    /*  - Trigger frequency mode                                              */
    /* Note: If low power mode AutoPowerOff is enabled, ADC enable            */
    /*       and disable phases are performed automatically by hardware       */
    /*       (in this case, flag ADC_FLAG_RDY is not set).                    */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	681b      	ldr	r3, [r3, #0]
 8001892:	0018      	movs	r0, r3
 8001894:	f7ff ff34 	bl	8001700 <LL_ADC_IsEnabled>
 8001898:	1e03      	subs	r3, r0, #0
 800189a:	d000      	beq.n	800189e <HAL_ADC_Init+0xee>
 800189c:	e0ad      	b.n	80019fa <HAL_ADC_Init+0x24a>
      /* without needing to reconfigure all other ADC groups/channels         */
      /* parameters):                                                         */
      /*   - internal measurement paths (VrefInt, ...)                        */
      /*     (set into HAL_ADC_ConfigChannel() )                              */

      tmp_cfgr1 |= (hadc->Init.Resolution                                          |
 800189e:	687b      	ldr	r3, [r7, #4]
 80018a0:	689a      	ldr	r2, [r3, #8]
                    ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 80018a2:	687b      	ldr	r3, [r7, #4]
 80018a4:	7e1b      	ldrb	r3, [r3, #24]
 80018a6:	039b      	lsls	r3, r3, #14
      tmp_cfgr1 |= (hadc->Init.Resolution                                          |
 80018a8:	431a      	orrs	r2, r3
                    ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	7e5b      	ldrb	r3, [r3, #25]
 80018ae:	03db      	lsls	r3, r3, #15
                    ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 80018b0:	431a      	orrs	r2, r3
                    ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 80018b2:	687b      	ldr	r3, [r7, #4]
 80018b4:	7e9b      	ldrb	r3, [r3, #26]
 80018b6:	035b      	lsls	r3, r3, #13
                    ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 80018b8:	431a      	orrs	r2, r3
                    ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018be:	2b00      	cmp	r3, #0
 80018c0:	d002      	beq.n	80018c8 <HAL_ADC_Init+0x118>
 80018c2:	2380      	movs	r3, #128	@ 0x80
 80018c4:	015b      	lsls	r3, r3, #5
 80018c6:	e000      	b.n	80018ca <HAL_ADC_Init+0x11a>
 80018c8:	2300      	movs	r3, #0
                    ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 80018ca:	431a      	orrs	r2, r3
                    hadc->Init.DataAlign                                           |
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	68db      	ldr	r3, [r3, #12]
                    ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 80018d0:	431a      	orrs	r2, r3
                    ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	691b      	ldr	r3, [r3, #16]
 80018d6:	2b00      	cmp	r3, #0
 80018d8:	da04      	bge.n	80018e4 <HAL_ADC_Init+0x134>
 80018da:	687b      	ldr	r3, [r7, #4]
 80018dc:	691b      	ldr	r3, [r3, #16]
 80018de:	005b      	lsls	r3, r3, #1
 80018e0:	085b      	lsrs	r3, r3, #1
 80018e2:	e001      	b.n	80018e8 <HAL_ADC_Init+0x138>
 80018e4:	2380      	movs	r3, #128	@ 0x80
 80018e6:	039b      	lsls	r3, r3, #14
                    hadc->Init.DataAlign                                           |
 80018e8:	431a      	orrs	r2, r3
                    ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	212c      	movs	r1, #44	@ 0x2c
 80018ee:	5c5b      	ldrb	r3, [r3, r1]
 80018f0:	005b      	lsls	r3, r3, #1
                    ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 80018f2:	4313      	orrs	r3, r2
      tmp_cfgr1 |= (hadc->Init.Resolution                                          |
 80018f4:	69ba      	ldr	r2, [r7, #24]
 80018f6:	4313      	orrs	r3, r2
 80018f8:	61bb      	str	r3, [r7, #24]

      /* Update setting of discontinuous mode only if continuous mode is disabled */
      if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	2220      	movs	r2, #32
 80018fe:	5c9b      	ldrb	r3, [r3, r2]
 8001900:	2b01      	cmp	r3, #1
 8001902:	d115      	bne.n	8001930 <HAL_ADC_Init+0x180>
      {
        if (hadc->Init.ContinuousConvMode == DISABLE)
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	7e9b      	ldrb	r3, [r3, #26]
 8001908:	2b00      	cmp	r3, #0
 800190a:	d105      	bne.n	8001918 <HAL_ADC_Init+0x168>
        {
          /* Enable the selected ADC group regular discontinuous mode */
          tmp_cfgr1 |= ADC_CFGR1_DISCEN;
 800190c:	69bb      	ldr	r3, [r7, #24]
 800190e:	2280      	movs	r2, #128	@ 0x80
 8001910:	0252      	lsls	r2, r2, #9
 8001912:	4313      	orrs	r3, r2
 8001914:	61bb      	str	r3, [r7, #24]
 8001916:	e00b      	b.n	8001930 <HAL_ADC_Init+0x180>
          /* ADC regular group discontinuous was intended to be enabled,        */
          /* but ADC regular group modes continuous and sequencer discontinuous */
          /* cannot be enabled simultaneously.                                  */

          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001918:	687b      	ldr	r3, [r7, #4]
 800191a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800191c:	2220      	movs	r2, #32
 800191e:	431a      	orrs	r2, r3
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001928:	2201      	movs	r2, #1
 800192a:	431a      	orrs	r2, r3
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	65da      	str	r2, [r3, #92]	@ 0x5c
      /* Enable external trigger if trigger selection is different of software  */
      /* start.                                                                 */
      /* Note: This configuration keeps the hardware feature of parameter       */
      /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
      /*       software start.                                                  */
      if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001934:	2b00      	cmp	r3, #0
 8001936:	d00a      	beq.n	800194e <HAL_ADC_Init+0x19e>
      {
        tmp_cfgr1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 8001938:	687b      	ldr	r3, [r7, #4]
 800193a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800193c:	23e0      	movs	r3, #224	@ 0xe0
 800193e:	005b      	lsls	r3, r3, #1
 8001940:	401a      	ands	r2, r3
                      hadc->Init.ExternalTrigConvEdge);
 8001942:	687b      	ldr	r3, [r7, #4]
 8001944:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
        tmp_cfgr1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 8001946:	4313      	orrs	r3, r2
 8001948:	69ba      	ldr	r2, [r7, #24]
 800194a:	4313      	orrs	r3, r2
 800194c:	61bb      	str	r3, [r7, #24]
      }

      /* Update ADC configuration register with previous settings */
      MODIFY_REG(hadc->Instance->CFGR1,
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	681b      	ldr	r3, [r3, #0]
 8001952:	68db      	ldr	r3, [r3, #12]
 8001954:	4a65      	ldr	r2, [pc, #404]	@ (8001aec <HAL_ADC_Init+0x33c>)
 8001956:	4013      	ands	r3, r2
 8001958:	0019      	movs	r1, r3
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	681b      	ldr	r3, [r3, #0]
 800195e:	69ba      	ldr	r2, [r7, #24]
 8001960:	430a      	orrs	r2, r1
 8001962:	60da      	str	r2, [r3, #12]
                 ADC_CFGR1_ALIGN     |
                 ADC_CFGR1_SCANDIR   |
                 ADC_CFGR1_DMACFG,
                 tmp_cfgr1);

      tmp_cfgr2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	685b      	ldr	r3, [r3, #4]
 8001968:	0f9b      	lsrs	r3, r3, #30
 800196a:	079a      	lsls	r2, r3, #30
                    hadc->Init.TriggerFrequencyMode
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
      tmp_cfgr2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8001970:	4313      	orrs	r3, r2
 8001972:	697a      	ldr	r2, [r7, #20]
 8001974:	4313      	orrs	r3, r2
 8001976:	617b      	str	r3, [r7, #20]
                   );

      if (hadc->Init.OversamplingMode == ENABLE)
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	223c      	movs	r2, #60	@ 0x3c
 800197c:	5c9b      	ldrb	r3, [r3, r2]
 800197e:	2b01      	cmp	r3, #1
 8001980:	d111      	bne.n	80019a6 <HAL_ADC_Init+0x1f6>
      {
        tmp_cfgr2 |= (ADC_CFGR2_OVSE |
                      (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8001982:	687b      	ldr	r3, [r7, #4]
 8001984:	685b      	ldr	r3, [r3, #4]
 8001986:	0f9b      	lsrs	r3, r3, #30
 8001988:	079a      	lsls	r2, r3, #30
                      hadc->Init.Oversampling.Ratio         |
 800198a:	687b      	ldr	r3, [r7, #4]
 800198c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
                      (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 800198e:	431a      	orrs	r2, r3
                      hadc->Init.Oversampling.RightBitShift |
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
                      hadc->Init.Oversampling.Ratio         |
 8001994:	431a      	orrs	r2, r3
                      hadc->Init.Oversampling.TriggeredMode
 8001996:	687b      	ldr	r3, [r7, #4]
 8001998:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
                      hadc->Init.Oversampling.RightBitShift |
 800199a:	431a      	orrs	r2, r3
        tmp_cfgr2 |= (ADC_CFGR2_OVSE |
 800199c:	697b      	ldr	r3, [r7, #20]
 800199e:	4313      	orrs	r3, r2
 80019a0:	2201      	movs	r2, #1
 80019a2:	4313      	orrs	r3, r2
 80019a4:	617b      	str	r3, [r7, #20]
                     );
      }

      MODIFY_REG(hadc->Instance->CFGR2,
 80019a6:	687b      	ldr	r3, [r7, #4]
 80019a8:	681b      	ldr	r3, [r3, #0]
 80019aa:	691b      	ldr	r3, [r3, #16]
 80019ac:	4a50      	ldr	r2, [pc, #320]	@ (8001af0 <HAL_ADC_Init+0x340>)
 80019ae:	4013      	ands	r3, r2
 80019b0:	0019      	movs	r1, r3
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	681b      	ldr	r3, [r3, #0]
 80019b6:	697a      	ldr	r2, [r7, #20]
 80019b8:	430a      	orrs	r2, r1
 80019ba:	611a      	str	r2, [r3, #16]
                 ADC_CFGR2_TOVS,
                 tmp_cfgr2);

      /* Configuration of ADC clock mode: asynchronous clock source           */
      /* with selectable prescaler.                                           */
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	685a      	ldr	r2, [r3, #4]
 80019c0:	23c0      	movs	r3, #192	@ 0xc0
 80019c2:	061b      	lsls	r3, r3, #24
 80019c4:	429a      	cmp	r2, r3
 80019c6:	d018      	beq.n	80019fa <HAL_ADC_Init+0x24a>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	685a      	ldr	r2, [r3, #4]
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 80019cc:	2380      	movs	r3, #128	@ 0x80
 80019ce:	05db      	lsls	r3, r3, #23
 80019d0:	429a      	cmp	r2, r3
 80019d2:	d012      	beq.n	80019fa <HAL_ADC_Init+0x24a>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV4))
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	685a      	ldr	r2, [r3, #4]
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 80019d8:	2380      	movs	r3, #128	@ 0x80
 80019da:	061b      	lsls	r3, r3, #24
 80019dc:	429a      	cmp	r2, r3
 80019de:	d00c      	beq.n	80019fa <HAL_ADC_Init+0x24a>
      {
        MODIFY_REG(ADC1_COMMON->CCR,
 80019e0:	4b44      	ldr	r3, [pc, #272]	@ (8001af4 <HAL_ADC_Init+0x344>)
 80019e2:	681b      	ldr	r3, [r3, #0]
 80019e4:	4a44      	ldr	r2, [pc, #272]	@ (8001af8 <HAL_ADC_Init+0x348>)
 80019e6:	4013      	ands	r3, r2
 80019e8:	0019      	movs	r1, r3
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	685a      	ldr	r2, [r3, #4]
 80019ee:	23f0      	movs	r3, #240	@ 0xf0
 80019f0:	039b      	lsls	r3, r3, #14
 80019f2:	401a      	ands	r2, r3
 80019f4:	4b3f      	ldr	r3, [pc, #252]	@ (8001af4 <HAL_ADC_Init+0x344>)
 80019f6:	430a      	orrs	r2, r1
 80019f8:	601a      	str	r2, [r3, #0]
                   hadc->Init.ClockPrescaler & ADC_CCR_PRESC);
      }
    }

    /* Channel sampling time configuration */
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1, hadc->Init.SamplingTimeCommon1);
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	6818      	ldr	r0, [r3, #0]
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001a02:	001a      	movs	r2, r3
 8001a04:	2100      	movs	r1, #0
 8001a06:	f7ff fd8a 	bl	800151e <LL_ADC_SetSamplingTimeCommonChannels>
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_2, hadc->Init.SamplingTimeCommon2);
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	6818      	ldr	r0, [r3, #0]
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001a12:	493a      	ldr	r1, [pc, #232]	@ (8001afc <HAL_ADC_Init+0x34c>)
 8001a14:	001a      	movs	r2, r3
 8001a16:	f7ff fd82 	bl	800151e <LL_ADC_SetSamplingTimeCommonChannels>
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */
    /*   Channels must be configured into each rank using function            */
    /*   "HAL_ADC_ConfigChannel()".                                           */
    if (hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)
 8001a1a:	687b      	ldr	r3, [r7, #4]
 8001a1c:	691b      	ldr	r3, [r3, #16]
 8001a1e:	2b00      	cmp	r3, #0
 8001a20:	d109      	bne.n	8001a36 <HAL_ADC_Init+0x286>
    {
      /* Set sequencer scan length by clearing ranks above rank 1             */
      /* and do not modify rank 1 value.                                      */
      SET_BIT(hadc->Instance->CHSELR,
 8001a22:	687b      	ldr	r3, [r7, #4]
 8001a24:	681b      	ldr	r3, [r3, #0]
 8001a26:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	681b      	ldr	r3, [r3, #0]
 8001a2c:	2110      	movs	r1, #16
 8001a2e:	4249      	negs	r1, r1
 8001a30:	430a      	orrs	r2, r1
 8001a32:	629a      	str	r2, [r3, #40]	@ 0x28
 8001a34:	e018      	b.n	8001a68 <HAL_ADC_Init+0x2b8>
              ADC_CHSELR_SQ2_TO_SQ8);
    }
    else if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	691a      	ldr	r2, [r3, #16]
 8001a3a:	2380      	movs	r3, #128	@ 0x80
 8001a3c:	039b      	lsls	r3, r3, #14
 8001a3e:	429a      	cmp	r2, r3
 8001a40:	d112      	bne.n	8001a68 <HAL_ADC_Init+0x2b8>
      /*          therefore after the first call of "HAL_ADC_Init()",       */
      /*          each rank corresponding to parameter "NbrOfConversion"    */
      /*          must be set using "HAL_ADC_ConfigChannel()".              */
      /*  - Set sequencer scan length by clearing ranks above maximum rank  */
      /*    and do not modify other ranks value.                            */
      MODIFY_REG(hadc->Instance->CHSELR,
 8001a42:	687b      	ldr	r3, [r7, #4]
 8001a44:	681b      	ldr	r3, [r3, #0]
 8001a46:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	69db      	ldr	r3, [r3, #28]
 8001a4c:	3b01      	subs	r3, #1
 8001a4e:	009b      	lsls	r3, r3, #2
 8001a50:	221c      	movs	r2, #28
 8001a52:	4013      	ands	r3, r2
 8001a54:	2210      	movs	r2, #16
 8001a56:	4252      	negs	r2, r2
 8001a58:	409a      	lsls	r2, r3
 8001a5a:	0011      	movs	r1, r2
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	681b      	ldr	r3, [r3, #0]
 8001a64:	430a      	orrs	r2, r1
 8001a66:	629a      	str	r2, [r3, #40]	@ 0x28
      /* Nothing to do */
    }

    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core peripheral clocking.        */
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	681b      	ldr	r3, [r3, #0]
 8001a6c:	2100      	movs	r1, #0
 8001a6e:	0018      	movs	r0, r3
 8001a70:	f7ff fd72 	bl	8001558 <LL_ADC_GetSamplingTimeCommonChannels>
 8001a74:	0002      	movs	r2, r0
        == hadc->Init.SamplingTimeCommon1)
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8001a7a:	429a      	cmp	r2, r3
 8001a7c:	d10b      	bne.n	8001a96 <HAL_ADC_Init+0x2e6>
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	2200      	movs	r2, #0
 8001a82:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001a88:	2203      	movs	r2, #3
 8001a8a:	4393      	bics	r3, r2
 8001a8c:	2201      	movs	r2, #1
 8001a8e:	431a      	orrs	r2, r3
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	659a      	str	r2, [r3, #88]	@ 0x58
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8001a94:	e01c      	b.n	8001ad0 <HAL_ADC_Init+0x320>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001a9a:	2212      	movs	r2, #18
 8001a9c:	4393      	bics	r3, r2
 8001a9e:	2210      	movs	r2, #16
 8001aa0:	431a      	orrs	r2, r3
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	659a      	str	r2, [r3, #88]	@ 0x58
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001aaa:	2201      	movs	r2, #1
 8001aac:	431a      	orrs	r2, r3
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	65da      	str	r2, [r3, #92]	@ 0x5c

      tmp_hal_status = HAL_ERROR;
 8001ab2:	231f      	movs	r3, #31
 8001ab4:	18fb      	adds	r3, r7, r3
 8001ab6:	2201      	movs	r2, #1
 8001ab8:	701a      	strb	r2, [r3, #0]
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8001aba:	e009      	b.n	8001ad0 <HAL_ADC_Init+0x320>

  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001ac0:	2210      	movs	r2, #16
 8001ac2:	431a      	orrs	r2, r3
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8001ac8:	231f      	movs	r3, #31
 8001aca:	18fb      	adds	r3, r7, r3
 8001acc:	2201      	movs	r2, #1
 8001ace:	701a      	strb	r2, [r3, #0]
  }

  return tmp_hal_status;
 8001ad0:	231f      	movs	r3, #31
 8001ad2:	18fb      	adds	r3, r7, r3
 8001ad4:	781b      	ldrb	r3, [r3, #0]
}
 8001ad6:	0018      	movs	r0, r3
 8001ad8:	46bd      	mov	sp, r7
 8001ada:	b008      	add	sp, #32
 8001adc:	bd80      	pop	{r7, pc}
 8001ade:	46c0      	nop			@ (mov r8, r8)
 8001ae0:	20000000 	.word	0x20000000
 8001ae4:	00030d40 	.word	0x00030d40
 8001ae8:	fffffefd 	.word	0xfffffefd
 8001aec:	ffde0201 	.word	0xffde0201
 8001af0:	1ffffc02 	.word	0x1ffffc02
 8001af4:	40012708 	.word	0x40012708
 8001af8:	ffc3ffff 	.word	0xffc3ffff
 8001afc:	07ffff04 	.word	0x07ffff04

08001b00 <HAL_ADC_Start>:
  * @note   Interruptions enabled in this function: None.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8001b00:	b5b0      	push	{r4, r5, r7, lr}
 8001b02:	b084      	sub	sp, #16
 8001b04:	af00      	add	r7, sp, #0
 8001b06:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	681b      	ldr	r3, [r3, #0]
 8001b0c:	0018      	movs	r0, r3
 8001b0e:	f7ff fe3d 	bl	800178c <LL_ADC_REG_IsConversionOngoing>
 8001b12:	1e03      	subs	r3, r0, #0
 8001b14:	d135      	bne.n	8001b82 <HAL_ADC_Start+0x82>
  {
    __HAL_LOCK(hadc);
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	2254      	movs	r2, #84	@ 0x54
 8001b1a:	5c9b      	ldrb	r3, [r3, r2]
 8001b1c:	2b01      	cmp	r3, #1
 8001b1e:	d101      	bne.n	8001b24 <HAL_ADC_Start+0x24>
 8001b20:	2302      	movs	r3, #2
 8001b22:	e035      	b.n	8001b90 <HAL_ADC_Start+0x90>
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	2254      	movs	r2, #84	@ 0x54
 8001b28:	2101      	movs	r1, #1
 8001b2a:	5499      	strb	r1, [r3, r2]

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8001b2c:	250f      	movs	r5, #15
 8001b2e:	197c      	adds	r4, r7, r5
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	0018      	movs	r0, r3
 8001b34:	f000 fb28 	bl	8002188 <ADC_Enable>
 8001b38:	0003      	movs	r3, r0
 8001b3a:	7023      	strb	r3, [r4, #0]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8001b3c:	197b      	adds	r3, r7, r5
 8001b3e:	781b      	ldrb	r3, [r3, #0]
 8001b40:	2b00      	cmp	r3, #0
 8001b42:	d119      	bne.n	8001b78 <HAL_ADC_Start+0x78>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001b48:	4a13      	ldr	r2, [pc, #76]	@ (8001b98 <HAL_ADC_Start+0x98>)
 8001b4a:	4013      	ands	r3, r2
 8001b4c:	2280      	movs	r2, #128	@ 0x80
 8001b4e:	0052      	lsls	r2, r2, #1
 8001b50:	431a      	orrs	r2, r3
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	659a      	str	r2, [r3, #88]	@ 0x58
                        HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR | HAL_ADC_STATE_REG_EOSMP,
                        HAL_ADC_STATE_REG_BUSY);

      /* Set ADC error code */
      /* Reset all ADC error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	2200      	movs	r2, #0
 8001b5a:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	681b      	ldr	r3, [r3, #0]
 8001b60:	221c      	movs	r2, #28
 8001b62:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	2254      	movs	r2, #84	@ 0x54
 8001b68:	2100      	movs	r1, #0
 8001b6a:	5499      	strb	r1, [r3, r2]
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      /* Start ADC group regular conversion */
      LL_ADC_REG_StartConversion(hadc->Instance);
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	681b      	ldr	r3, [r3, #0]
 8001b70:	0018      	movs	r0, r3
 8001b72:	f7ff fde7 	bl	8001744 <LL_ADC_REG_StartConversion>
 8001b76:	e008      	b.n	8001b8a <HAL_ADC_Start+0x8a>
    }
    else
    {
      __HAL_UNLOCK(hadc);
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	2254      	movs	r2, #84	@ 0x54
 8001b7c:	2100      	movs	r1, #0
 8001b7e:	5499      	strb	r1, [r3, r2]
 8001b80:	e003      	b.n	8001b8a <HAL_ADC_Start+0x8a>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8001b82:	230f      	movs	r3, #15
 8001b84:	18fb      	adds	r3, r7, r3
 8001b86:	2202      	movs	r2, #2
 8001b88:	701a      	strb	r2, [r3, #0]
  }

  return tmp_hal_status;
 8001b8a:	230f      	movs	r3, #15
 8001b8c:	18fb      	adds	r3, r7, r3
 8001b8e:	781b      	ldrb	r3, [r3, #0]
}
 8001b90:	0018      	movs	r0, r3
 8001b92:	46bd      	mov	sp, r7
 8001b94:	b004      	add	sp, #16
 8001b96:	bdb0      	pop	{r4, r5, r7, pc}
 8001b98:	fffff0fe 	.word	0xfffff0fe

08001b9c <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 8001b9c:	b5b0      	push	{r4, r5, r7, lr}
 8001b9e:	b084      	sub	sp, #16
 8001ba0:	af00      	add	r7, sp, #0
 8001ba2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  __HAL_LOCK(hadc);
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	2254      	movs	r2, #84	@ 0x54
 8001ba8:	5c9b      	ldrb	r3, [r3, r2]
 8001baa:	2b01      	cmp	r3, #1
 8001bac:	d101      	bne.n	8001bb2 <HAL_ADC_Stop+0x16>
 8001bae:	2302      	movs	r3, #2
 8001bb0:	e029      	b.n	8001c06 <HAL_ADC_Stop+0x6a>
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	2254      	movs	r2, #84	@ 0x54
 8001bb6:	2101      	movs	r1, #1
 8001bb8:	5499      	strb	r1, [r3, r2]

  /* 1. Stop potential conversion on going, on ADC group regular */
  tmp_hal_status = ADC_ConversionStop(hadc);
 8001bba:	250f      	movs	r5, #15
 8001bbc:	197c      	adds	r4, r7, r5
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	0018      	movs	r0, r3
 8001bc2:	f000 fa9f 	bl	8002104 <ADC_ConversionStop>
 8001bc6:	0003      	movs	r3, r0
 8001bc8:	7023      	strb	r3, [r4, #0]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 8001bca:	197b      	adds	r3, r7, r5
 8001bcc:	781b      	ldrb	r3, [r3, #0]
 8001bce:	2b00      	cmp	r3, #0
 8001bd0:	d112      	bne.n	8001bf8 <HAL_ADC_Stop+0x5c>
  {
    /* 2. Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 8001bd2:	197c      	adds	r4, r7, r5
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	0018      	movs	r0, r3
 8001bd8:	f000 fb5c 	bl	8002294 <ADC_Disable>
 8001bdc:	0003      	movs	r3, r0
 8001bde:	7023      	strb	r3, [r4, #0]

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 8001be0:	197b      	adds	r3, r7, r5
 8001be2:	781b      	ldrb	r3, [r3, #0]
 8001be4:	2b00      	cmp	r3, #0
 8001be6:	d107      	bne.n	8001bf8 <HAL_ADC_Stop+0x5c>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001bec:	4a08      	ldr	r2, [pc, #32]	@ (8001c10 <HAL_ADC_Stop+0x74>)
 8001bee:	4013      	ands	r3, r2
 8001bf0:	2201      	movs	r2, #1
 8001bf2:	431a      	orrs	r2, r3
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	659a      	str	r2, [r3, #88]	@ 0x58
                        HAL_ADC_STATE_REG_BUSY,
                        HAL_ADC_STATE_READY);
    }
  }

  __HAL_UNLOCK(hadc);
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	2254      	movs	r2, #84	@ 0x54
 8001bfc:	2100      	movs	r1, #0
 8001bfe:	5499      	strb	r1, [r3, r2]

  return tmp_hal_status;
 8001c00:	230f      	movs	r3, #15
 8001c02:	18fb      	adds	r3, r7, r3
 8001c04:	781b      	ldrb	r3, [r3, #0]
}
 8001c06:	0018      	movs	r0, r3
 8001c08:	46bd      	mov	sp, r7
 8001c0a:	b004      	add	sp, #16
 8001c0c:	bdb0      	pop	{r4, r5, r7, pc}
 8001c0e:	46c0      	nop			@ (mov r8, r8)
 8001c10:	fffffefe 	.word	0xfffffefe

08001c14 <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8001c14:	b580      	push	{r7, lr}
 8001c16:	b084      	sub	sp, #16
 8001c18:	af00      	add	r7, sp, #0
 8001c1a:	6078      	str	r0, [r7, #4]
 8001c1c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	695b      	ldr	r3, [r3, #20]
 8001c22:	2b08      	cmp	r3, #8
 8001c24:	d102      	bne.n	8001c2c <HAL_ADC_PollForConversion+0x18>
  {
    tmp_flag_end = ADC_FLAG_EOS;
 8001c26:	2308      	movs	r3, #8
 8001c28:	60fb      	str	r3, [r7, #12]
 8001c2a:	e00f      	b.n	8001c4c <HAL_ADC_PollForConversion+0x38>
    /* each conversion:                                                       */
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
    if ((hadc->Instance->CFGR1 & ADC_CFGR1_DMAEN) != 0UL)
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	681b      	ldr	r3, [r3, #0]
 8001c30:	68db      	ldr	r3, [r3, #12]
 8001c32:	2201      	movs	r2, #1
 8001c34:	4013      	ands	r3, r2
 8001c36:	d007      	beq.n	8001c48 <HAL_ADC_PollForConversion+0x34>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001c3c:	2220      	movs	r2, #32
 8001c3e:	431a      	orrs	r2, r3
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	659a      	str	r2, [r3, #88]	@ 0x58

      return HAL_ERROR;
 8001c44:	2301      	movs	r3, #1
 8001c46:	e072      	b.n	8001d2e <HAL_ADC_PollForConversion+0x11a>
    }
    else
    {
      tmp_flag_end = (ADC_FLAG_EOC);
 8001c48:	2304      	movs	r3, #4
 8001c4a:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 8001c4c:	f7ff fc3c 	bl	80014c8 <HAL_GetTick>
 8001c50:	0003      	movs	r3, r0
 8001c52:	60bb      	str	r3, [r7, #8]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_flag_end) == 0UL)
 8001c54:	e01f      	b.n	8001c96 <HAL_ADC_PollForConversion+0x82>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8001c56:	683b      	ldr	r3, [r7, #0]
 8001c58:	3301      	adds	r3, #1
 8001c5a:	d01c      	beq.n	8001c96 <HAL_ADC_PollForConversion+0x82>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 8001c5c:	f7ff fc34 	bl	80014c8 <HAL_GetTick>
 8001c60:	0002      	movs	r2, r0
 8001c62:	68bb      	ldr	r3, [r7, #8]
 8001c64:	1ad3      	subs	r3, r2, r3
 8001c66:	683a      	ldr	r2, [r7, #0]
 8001c68:	429a      	cmp	r2, r3
 8001c6a:	d302      	bcc.n	8001c72 <HAL_ADC_PollForConversion+0x5e>
 8001c6c:	683b      	ldr	r3, [r7, #0]
 8001c6e:	2b00      	cmp	r3, #0
 8001c70:	d111      	bne.n	8001c96 <HAL_ADC_PollForConversion+0x82>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->ISR & tmp_flag_end) == 0UL)
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	681b      	ldr	r3, [r3, #0]
 8001c76:	681b      	ldr	r3, [r3, #0]
 8001c78:	68fa      	ldr	r2, [r7, #12]
 8001c7a:	4013      	ands	r3, r2
 8001c7c:	d10b      	bne.n	8001c96 <HAL_ADC_PollForConversion+0x82>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001c82:	2204      	movs	r2, #4
 8001c84:	431a      	orrs	r2, r3
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	659a      	str	r2, [r3, #88]	@ 0x58

          __HAL_UNLOCK(hadc);
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	2254      	movs	r2, #84	@ 0x54
 8001c8e:	2100      	movs	r1, #0
 8001c90:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8001c92:	2303      	movs	r3, #3
 8001c94:	e04b      	b.n	8001d2e <HAL_ADC_PollForConversion+0x11a>
  while ((hadc->Instance->ISR & tmp_flag_end) == 0UL)
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	681b      	ldr	r3, [r3, #0]
 8001c9a:	681b      	ldr	r3, [r3, #0]
 8001c9c:	68fa      	ldr	r2, [r7, #12]
 8001c9e:	4013      	ands	r3, r2
 8001ca0:	d0d9      	beq.n	8001c56 <HAL_ADC_PollForConversion+0x42>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001ca6:	2280      	movs	r2, #128	@ 0x80
 8001ca8:	0092      	lsls	r2, r2, #2
 8001caa:	431a      	orrs	r2, r3
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	681b      	ldr	r3, [r3, #0]
 8001cb4:	0018      	movs	r0, r3
 8001cb6:	f7ff fc66 	bl	8001586 <LL_ADC_REG_IsTriggerSourceSWStart>
 8001cba:	1e03      	subs	r3, r0, #0
 8001cbc:	d02e      	beq.n	8001d1c <HAL_ADC_PollForConversion+0x108>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	7e9b      	ldrb	r3, [r3, #26]
 8001cc2:	2b00      	cmp	r3, #0
 8001cc4:	d12a      	bne.n	8001d1c <HAL_ADC_PollForConversion+0x108>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	681b      	ldr	r3, [r3, #0]
 8001cca:	681b      	ldr	r3, [r3, #0]
 8001ccc:	2208      	movs	r2, #8
 8001cce:	4013      	ands	r3, r2
 8001cd0:	2b08      	cmp	r3, #8
 8001cd2:	d123      	bne.n	8001d1c <HAL_ADC_PollForConversion+0x108>
    {
      /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit             */
      /* ADSTART==0 (no conversion on going)                                  */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	681b      	ldr	r3, [r3, #0]
 8001cd8:	0018      	movs	r0, r3
 8001cda:	f7ff fd57 	bl	800178c <LL_ADC_REG_IsConversionOngoing>
 8001cde:	1e03      	subs	r3, r0, #0
 8001ce0:	d110      	bne.n	8001d04 <HAL_ADC_PollForConversion+0xf0>
      {
        /* Disable ADC end of single conversion interrupt on group regular */
        /* Note: Overrun interrupt was enabled with EOC interrupt in          */
        /* HAL_Start_IT(), but is not disabled here because can be used       */
        /* by overrun IRQ process below.                                      */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	681b      	ldr	r3, [r3, #0]
 8001ce6:	685a      	ldr	r2, [r3, #4]
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	681b      	ldr	r3, [r3, #0]
 8001cec:	210c      	movs	r1, #12
 8001cee:	438a      	bics	r2, r1
 8001cf0:	605a      	str	r2, [r3, #4]

        /* Set ADC state */
        ADC_STATE_CLR_SET(hadc->State,
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001cf6:	4a10      	ldr	r2, [pc, #64]	@ (8001d38 <HAL_ADC_PollForConversion+0x124>)
 8001cf8:	4013      	ands	r3, r2
 8001cfa:	2201      	movs	r2, #1
 8001cfc:	431a      	orrs	r2, r3
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	659a      	str	r2, [r3, #88]	@ 0x58
 8001d02:	e00b      	b.n	8001d1c <HAL_ADC_PollForConversion+0x108>
                          HAL_ADC_STATE_READY);
      }
      else
      {
        /* Change ADC state to error state */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001d08:	2220      	movs	r2, #32
 8001d0a:	431a      	orrs	r2, r3
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	659a      	str	r2, [r3, #88]	@ 0x58

        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001d14:	2201      	movs	r2, #1
 8001d16:	431a      	orrs	r2, r3
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Clear end of conversion flag of regular group if low power feature       */
  /* "LowPowerAutoWait " is disabled, to not interfere with this feature      */
  /* until data register is read using function HAL_ADC_GetValue().           */
  if (hadc->Init.LowPowerAutoWait == DISABLE)
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	7e1b      	ldrb	r3, [r3, #24]
 8001d20:	2b00      	cmp	r3, #0
 8001d22:	d103      	bne.n	8001d2c <HAL_ADC_PollForConversion+0x118>
  {
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	681b      	ldr	r3, [r3, #0]
 8001d28:	220c      	movs	r2, #12
 8001d2a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001d2c:	2300      	movs	r3, #0
}
 8001d2e:	0018      	movs	r0, r3
 8001d30:	46bd      	mov	sp, r7
 8001d32:	b004      	add	sp, #16
 8001d34:	bd80      	pop	{r7, pc}
 8001d36:	46c0      	nop			@ (mov r8, r8)
 8001d38:	fffffefe 	.word	0xfffffefe

08001d3c <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(const ADC_HandleTypeDef *hadc)
{
 8001d3c:	b580      	push	{r7, lr}
 8001d3e:	b082      	sub	sp, #8
 8001d40:	af00      	add	r7, sp, #0
 8001d42:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	681b      	ldr	r3, [r3, #0]
 8001d48:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 8001d4a:	0018      	movs	r0, r3
 8001d4c:	46bd      	mov	sp, r7
 8001d4e:	b002      	add	sp, #8
 8001d50:	bd80      	pop	{r7, pc}
	...

08001d54 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8001d54:	b580      	push	{r7, lr}
 8001d56:	b086      	sub	sp, #24
 8001d58:	af00      	add	r7, sp, #0
 8001d5a:	6078      	str	r0, [r7, #4]
 8001d5c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001d5e:	2317      	movs	r3, #23
 8001d60:	18fb      	adds	r3, r7, r3
 8001d62:	2200      	movs	r2, #0
 8001d64:	701a      	strb	r2, [r3, #0]
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8001d66:	2300      	movs	r3, #0
 8001d68:	60fb      	str	r3, [r7, #12]
    assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));

    assert_param(IS_ADC_REGULAR_RANK(pConfig->Rank));
  }

  __HAL_LOCK(hadc);
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	2254      	movs	r2, #84	@ 0x54
 8001d6e:	5c9b      	ldrb	r3, [r3, r2]
 8001d70:	2b01      	cmp	r3, #1
 8001d72:	d101      	bne.n	8001d78 <HAL_ADC_ConfigChannel+0x24>
 8001d74:	2302      	movs	r3, #2
 8001d76:	e1c0      	b.n	80020fa <HAL_ADC_ConfigChannel+0x3a6>
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	2254      	movs	r2, #84	@ 0x54
 8001d7c:	2101      	movs	r1, #1
 8001d7e:	5499      	strb	r1, [r3, r2]
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel sampling time                                                 */
  /*  - Management of internal measurement channels: VrefInt/TempSensor/Vbat  */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	681b      	ldr	r3, [r3, #0]
 8001d84:	0018      	movs	r0, r3
 8001d86:	f7ff fd01 	bl	800178c <LL_ADC_REG_IsConversionOngoing>
 8001d8a:	1e03      	subs	r3, r0, #0
 8001d8c:	d000      	beq.n	8001d90 <HAL_ADC_ConfigChannel+0x3c>
 8001d8e:	e1a3      	b.n	80020d8 <HAL_ADC_ConfigChannel+0x384>
    /* If sequencer set to not fully configurable with channel rank set to    */
    /* none, remove the channel from the sequencer.                           */
    /* Otherwise (sequencer set to fully configurable or to to not fully      */
    /* configurable with channel rank to be set), configure the selected      */
    /* channel.                                                               */
    if (pConfig->Rank != ADC_RANK_NONE)
 8001d90:	683b      	ldr	r3, [r7, #0]
 8001d92:	685b      	ldr	r3, [r3, #4]
 8001d94:	2b02      	cmp	r3, #2
 8001d96:	d100      	bne.n	8001d9a <HAL_ADC_ConfigChannel+0x46>
 8001d98:	e143      	b.n	8002022 <HAL_ADC_ConfigChannel+0x2ce>
      /* Note: ADC channel configuration requires few ADC clock cycles        */
      /*       to be ready. Processing of ADC settings in this function       */
      /*       induce that a specific wait time is not necessary.             */
      /*       For more details on ADC channel configuration ready,           */
      /*       refer to function "LL_ADC_IsActiveFlag_CCRDY()".               */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	691a      	ldr	r2, [r3, #16]
 8001d9e:	2380      	movs	r3, #128	@ 0x80
 8001da0:	061b      	lsls	r3, r3, #24
 8001da2:	429a      	cmp	r2, r3
 8001da4:	d004      	beq.n	8001db0 <HAL_ADC_ConfigChannel+0x5c>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8001daa:	4ac1      	ldr	r2, [pc, #772]	@ (80020b0 <HAL_ADC_ConfigChannel+0x35c>)
 8001dac:	4293      	cmp	r3, r2
 8001dae:	d108      	bne.n	8001dc2 <HAL_ADC_ConfigChannel+0x6e>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Set the channel by enabling the corresponding bitfield.            */
        LL_ADC_REG_SetSequencerChAdd(hadc->Instance, pConfig->Channel);
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	681a      	ldr	r2, [r3, #0]
 8001db4:	683b      	ldr	r3, [r7, #0]
 8001db6:	681b      	ldr	r3, [r3, #0]
 8001db8:	0019      	movs	r1, r3
 8001dba:	0010      	movs	r0, r2
 8001dbc:	f7ff fc14 	bl	80015e8 <LL_ADC_REG_SetSequencerChAdd>
 8001dc0:	e0c9      	b.n	8001f56 <HAL_ADC_ConfigChannel+0x202>
      {
        /* Sequencer set to fully configurable:                               */
        /* Set the channel by entering it into the selected rank.             */

        /* Memorize the channel set into variable in HAL ADC handle */
        MODIFY_REG(hadc->ADCGroupRegularSequencerRanks,
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8001dc6:	683b      	ldr	r3, [r7, #0]
 8001dc8:	685b      	ldr	r3, [r3, #4]
 8001dca:	211f      	movs	r1, #31
 8001dcc:	400b      	ands	r3, r1
 8001dce:	210f      	movs	r1, #15
 8001dd0:	4099      	lsls	r1, r3
 8001dd2:	000b      	movs	r3, r1
 8001dd4:	43db      	mvns	r3, r3
 8001dd6:	4013      	ands	r3, r2
 8001dd8:	0019      	movs	r1, r3
 8001dda:	683b      	ldr	r3, [r7, #0]
 8001ddc:	681b      	ldr	r3, [r3, #0]
 8001dde:	035b      	lsls	r3, r3, #13
 8001de0:	0b5b      	lsrs	r3, r3, #13
 8001de2:	d105      	bne.n	8001df0 <HAL_ADC_ConfigChannel+0x9c>
 8001de4:	683b      	ldr	r3, [r7, #0]
 8001de6:	681b      	ldr	r3, [r3, #0]
 8001de8:	0e9b      	lsrs	r3, r3, #26
 8001dea:	221f      	movs	r2, #31
 8001dec:	4013      	ands	r3, r2
 8001dee:	e098      	b.n	8001f22 <HAL_ADC_ConfigChannel+0x1ce>
 8001df0:	683b      	ldr	r3, [r7, #0]
 8001df2:	681b      	ldr	r3, [r3, #0]
 8001df4:	2201      	movs	r2, #1
 8001df6:	4013      	ands	r3, r2
 8001df8:	d000      	beq.n	8001dfc <HAL_ADC_ConfigChannel+0xa8>
 8001dfa:	e091      	b.n	8001f20 <HAL_ADC_ConfigChannel+0x1cc>
 8001dfc:	683b      	ldr	r3, [r7, #0]
 8001dfe:	681b      	ldr	r3, [r3, #0]
 8001e00:	2202      	movs	r2, #2
 8001e02:	4013      	ands	r3, r2
 8001e04:	d000      	beq.n	8001e08 <HAL_ADC_ConfigChannel+0xb4>
 8001e06:	e089      	b.n	8001f1c <HAL_ADC_ConfigChannel+0x1c8>
 8001e08:	683b      	ldr	r3, [r7, #0]
 8001e0a:	681b      	ldr	r3, [r3, #0]
 8001e0c:	2204      	movs	r2, #4
 8001e0e:	4013      	ands	r3, r2
 8001e10:	d000      	beq.n	8001e14 <HAL_ADC_ConfigChannel+0xc0>
 8001e12:	e081      	b.n	8001f18 <HAL_ADC_ConfigChannel+0x1c4>
 8001e14:	683b      	ldr	r3, [r7, #0]
 8001e16:	681b      	ldr	r3, [r3, #0]
 8001e18:	2208      	movs	r2, #8
 8001e1a:	4013      	ands	r3, r2
 8001e1c:	d000      	beq.n	8001e20 <HAL_ADC_ConfigChannel+0xcc>
 8001e1e:	e079      	b.n	8001f14 <HAL_ADC_ConfigChannel+0x1c0>
 8001e20:	683b      	ldr	r3, [r7, #0]
 8001e22:	681b      	ldr	r3, [r3, #0]
 8001e24:	2210      	movs	r2, #16
 8001e26:	4013      	ands	r3, r2
 8001e28:	d000      	beq.n	8001e2c <HAL_ADC_ConfigChannel+0xd8>
 8001e2a:	e071      	b.n	8001f10 <HAL_ADC_ConfigChannel+0x1bc>
 8001e2c:	683b      	ldr	r3, [r7, #0]
 8001e2e:	681b      	ldr	r3, [r3, #0]
 8001e30:	2220      	movs	r2, #32
 8001e32:	4013      	ands	r3, r2
 8001e34:	d000      	beq.n	8001e38 <HAL_ADC_ConfigChannel+0xe4>
 8001e36:	e069      	b.n	8001f0c <HAL_ADC_ConfigChannel+0x1b8>
 8001e38:	683b      	ldr	r3, [r7, #0]
 8001e3a:	681b      	ldr	r3, [r3, #0]
 8001e3c:	2240      	movs	r2, #64	@ 0x40
 8001e3e:	4013      	ands	r3, r2
 8001e40:	d000      	beq.n	8001e44 <HAL_ADC_ConfigChannel+0xf0>
 8001e42:	e061      	b.n	8001f08 <HAL_ADC_ConfigChannel+0x1b4>
 8001e44:	683b      	ldr	r3, [r7, #0]
 8001e46:	681b      	ldr	r3, [r3, #0]
 8001e48:	2280      	movs	r2, #128	@ 0x80
 8001e4a:	4013      	ands	r3, r2
 8001e4c:	d000      	beq.n	8001e50 <HAL_ADC_ConfigChannel+0xfc>
 8001e4e:	e059      	b.n	8001f04 <HAL_ADC_ConfigChannel+0x1b0>
 8001e50:	683b      	ldr	r3, [r7, #0]
 8001e52:	681a      	ldr	r2, [r3, #0]
 8001e54:	2380      	movs	r3, #128	@ 0x80
 8001e56:	005b      	lsls	r3, r3, #1
 8001e58:	4013      	ands	r3, r2
 8001e5a:	d151      	bne.n	8001f00 <HAL_ADC_ConfigChannel+0x1ac>
 8001e5c:	683b      	ldr	r3, [r7, #0]
 8001e5e:	681a      	ldr	r2, [r3, #0]
 8001e60:	2380      	movs	r3, #128	@ 0x80
 8001e62:	009b      	lsls	r3, r3, #2
 8001e64:	4013      	ands	r3, r2
 8001e66:	d149      	bne.n	8001efc <HAL_ADC_ConfigChannel+0x1a8>
 8001e68:	683b      	ldr	r3, [r7, #0]
 8001e6a:	681a      	ldr	r2, [r3, #0]
 8001e6c:	2380      	movs	r3, #128	@ 0x80
 8001e6e:	00db      	lsls	r3, r3, #3
 8001e70:	4013      	ands	r3, r2
 8001e72:	d141      	bne.n	8001ef8 <HAL_ADC_ConfigChannel+0x1a4>
 8001e74:	683b      	ldr	r3, [r7, #0]
 8001e76:	681a      	ldr	r2, [r3, #0]
 8001e78:	2380      	movs	r3, #128	@ 0x80
 8001e7a:	011b      	lsls	r3, r3, #4
 8001e7c:	4013      	ands	r3, r2
 8001e7e:	d139      	bne.n	8001ef4 <HAL_ADC_ConfigChannel+0x1a0>
 8001e80:	683b      	ldr	r3, [r7, #0]
 8001e82:	681a      	ldr	r2, [r3, #0]
 8001e84:	2380      	movs	r3, #128	@ 0x80
 8001e86:	015b      	lsls	r3, r3, #5
 8001e88:	4013      	ands	r3, r2
 8001e8a:	d131      	bne.n	8001ef0 <HAL_ADC_ConfigChannel+0x19c>
 8001e8c:	683b      	ldr	r3, [r7, #0]
 8001e8e:	681a      	ldr	r2, [r3, #0]
 8001e90:	2380      	movs	r3, #128	@ 0x80
 8001e92:	019b      	lsls	r3, r3, #6
 8001e94:	4013      	ands	r3, r2
 8001e96:	d129      	bne.n	8001eec <HAL_ADC_ConfigChannel+0x198>
 8001e98:	683b      	ldr	r3, [r7, #0]
 8001e9a:	681a      	ldr	r2, [r3, #0]
 8001e9c:	2380      	movs	r3, #128	@ 0x80
 8001e9e:	01db      	lsls	r3, r3, #7
 8001ea0:	4013      	ands	r3, r2
 8001ea2:	d121      	bne.n	8001ee8 <HAL_ADC_ConfigChannel+0x194>
 8001ea4:	683b      	ldr	r3, [r7, #0]
 8001ea6:	681a      	ldr	r2, [r3, #0]
 8001ea8:	2380      	movs	r3, #128	@ 0x80
 8001eaa:	021b      	lsls	r3, r3, #8
 8001eac:	4013      	ands	r3, r2
 8001eae:	d119      	bne.n	8001ee4 <HAL_ADC_ConfigChannel+0x190>
 8001eb0:	683b      	ldr	r3, [r7, #0]
 8001eb2:	681a      	ldr	r2, [r3, #0]
 8001eb4:	2380      	movs	r3, #128	@ 0x80
 8001eb6:	025b      	lsls	r3, r3, #9
 8001eb8:	4013      	ands	r3, r2
 8001eba:	d111      	bne.n	8001ee0 <HAL_ADC_ConfigChannel+0x18c>
 8001ebc:	683b      	ldr	r3, [r7, #0]
 8001ebe:	681a      	ldr	r2, [r3, #0]
 8001ec0:	2380      	movs	r3, #128	@ 0x80
 8001ec2:	029b      	lsls	r3, r3, #10
 8001ec4:	4013      	ands	r3, r2
 8001ec6:	d109      	bne.n	8001edc <HAL_ADC_ConfigChannel+0x188>
 8001ec8:	683b      	ldr	r3, [r7, #0]
 8001eca:	681a      	ldr	r2, [r3, #0]
 8001ecc:	2380      	movs	r3, #128	@ 0x80
 8001ece:	02db      	lsls	r3, r3, #11
 8001ed0:	4013      	ands	r3, r2
 8001ed2:	d001      	beq.n	8001ed8 <HAL_ADC_ConfigChannel+0x184>
 8001ed4:	2312      	movs	r3, #18
 8001ed6:	e024      	b.n	8001f22 <HAL_ADC_ConfigChannel+0x1ce>
 8001ed8:	2300      	movs	r3, #0
 8001eda:	e022      	b.n	8001f22 <HAL_ADC_ConfigChannel+0x1ce>
 8001edc:	2311      	movs	r3, #17
 8001ede:	e020      	b.n	8001f22 <HAL_ADC_ConfigChannel+0x1ce>
 8001ee0:	2310      	movs	r3, #16
 8001ee2:	e01e      	b.n	8001f22 <HAL_ADC_ConfigChannel+0x1ce>
 8001ee4:	230f      	movs	r3, #15
 8001ee6:	e01c      	b.n	8001f22 <HAL_ADC_ConfigChannel+0x1ce>
 8001ee8:	230e      	movs	r3, #14
 8001eea:	e01a      	b.n	8001f22 <HAL_ADC_ConfigChannel+0x1ce>
 8001eec:	230d      	movs	r3, #13
 8001eee:	e018      	b.n	8001f22 <HAL_ADC_ConfigChannel+0x1ce>
 8001ef0:	230c      	movs	r3, #12
 8001ef2:	e016      	b.n	8001f22 <HAL_ADC_ConfigChannel+0x1ce>
 8001ef4:	230b      	movs	r3, #11
 8001ef6:	e014      	b.n	8001f22 <HAL_ADC_ConfigChannel+0x1ce>
 8001ef8:	230a      	movs	r3, #10
 8001efa:	e012      	b.n	8001f22 <HAL_ADC_ConfigChannel+0x1ce>
 8001efc:	2309      	movs	r3, #9
 8001efe:	e010      	b.n	8001f22 <HAL_ADC_ConfigChannel+0x1ce>
 8001f00:	2308      	movs	r3, #8
 8001f02:	e00e      	b.n	8001f22 <HAL_ADC_ConfigChannel+0x1ce>
 8001f04:	2307      	movs	r3, #7
 8001f06:	e00c      	b.n	8001f22 <HAL_ADC_ConfigChannel+0x1ce>
 8001f08:	2306      	movs	r3, #6
 8001f0a:	e00a      	b.n	8001f22 <HAL_ADC_ConfigChannel+0x1ce>
 8001f0c:	2305      	movs	r3, #5
 8001f0e:	e008      	b.n	8001f22 <HAL_ADC_ConfigChannel+0x1ce>
 8001f10:	2304      	movs	r3, #4
 8001f12:	e006      	b.n	8001f22 <HAL_ADC_ConfigChannel+0x1ce>
 8001f14:	2303      	movs	r3, #3
 8001f16:	e004      	b.n	8001f22 <HAL_ADC_ConfigChannel+0x1ce>
 8001f18:	2302      	movs	r3, #2
 8001f1a:	e002      	b.n	8001f22 <HAL_ADC_ConfigChannel+0x1ce>
 8001f1c:	2301      	movs	r3, #1
 8001f1e:	e000      	b.n	8001f22 <HAL_ADC_ConfigChannel+0x1ce>
 8001f20:	2300      	movs	r3, #0
 8001f22:	683a      	ldr	r2, [r7, #0]
 8001f24:	6852      	ldr	r2, [r2, #4]
 8001f26:	201f      	movs	r0, #31
 8001f28:	4002      	ands	r2, r0
 8001f2a:	4093      	lsls	r3, r2
 8001f2c:	000a      	movs	r2, r1
 8001f2e:	431a      	orrs	r2, r3
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	661a      	str	r2, [r3, #96]	@ 0x60

        /* If the selected rank is below ADC group regular sequencer length,  */
        /* apply the configuration in ADC register.                           */
        /* Note: Otherwise, configuration is not applied.                     */
        /*       To apply it, parameter'NbrOfConversion' must be increased.   */
        if (((pConfig->Rank >> 2UL) + 1UL) <= hadc->Init.NbrOfConversion)
 8001f34:	683b      	ldr	r3, [r7, #0]
 8001f36:	685b      	ldr	r3, [r3, #4]
 8001f38:	089b      	lsrs	r3, r3, #2
 8001f3a:	1c5a      	adds	r2, r3, #1
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	69db      	ldr	r3, [r3, #28]
 8001f40:	429a      	cmp	r2, r3
 8001f42:	d808      	bhi.n	8001f56 <HAL_ADC_ConfigChannel+0x202>
        {
          LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	6818      	ldr	r0, [r3, #0]
 8001f48:	683b      	ldr	r3, [r7, #0]
 8001f4a:	6859      	ldr	r1, [r3, #4]
 8001f4c:	683b      	ldr	r3, [r7, #0]
 8001f4e:	681b      	ldr	r3, [r3, #0]
 8001f50:	001a      	movs	r2, r3
 8001f52:	f7ff fb29 	bl	80015a8 <LL_ADC_REG_SetSequencerRanks>
        }
      }

      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	6818      	ldr	r0, [r3, #0]
 8001f5a:	683b      	ldr	r3, [r7, #0]
 8001f5c:	6819      	ldr	r1, [r3, #0]
 8001f5e:	683b      	ldr	r3, [r7, #0]
 8001f60:	689b      	ldr	r3, [r3, #8]
 8001f62:	001a      	movs	r2, r3
 8001f64:	f7ff fb64 	bl	8001630 <LL_ADC_SetChannelSamplingTime>
      /* internal measurement paths enable: If internal channel selected,     */
      /* enable dedicated internal buffers and path.                          */
      /* Note: these internal measurement paths can be disabled using         */
      /*       HAL_ADC_DeInit() or removing the channel from sequencer with   */
      /*       channel configuration parameter "Rank".                        */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8001f68:	683b      	ldr	r3, [r7, #0]
 8001f6a:	681b      	ldr	r3, [r3, #0]
 8001f6c:	2b00      	cmp	r3, #0
 8001f6e:	db00      	blt.n	8001f72 <HAL_ADC_ConfigChannel+0x21e>
 8001f70:	e0bc      	b.n	80020ec <HAL_ADC_ConfigChannel+0x398>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8001f72:	4b50      	ldr	r3, [pc, #320]	@ (80020b4 <HAL_ADC_ConfigChannel+0x360>)
 8001f74:	0018      	movs	r0, r3
 8001f76:	f7ff fac5 	bl	8001504 <LL_ADC_GetCommonPathInternalCh>
 8001f7a:	0003      	movs	r3, r0
 8001f7c:	613b      	str	r3, [r7, #16]

        /* If the requested internal measurement path has already been enabled,   */
        /* bypass the configuration processing.                                   */
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8001f7e:	683b      	ldr	r3, [r7, #0]
 8001f80:	681b      	ldr	r3, [r3, #0]
 8001f82:	4a4d      	ldr	r2, [pc, #308]	@ (80020b8 <HAL_ADC_ConfigChannel+0x364>)
 8001f84:	4293      	cmp	r3, r2
 8001f86:	d122      	bne.n	8001fce <HAL_ADC_ConfigChannel+0x27a>
            ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8001f88:	693a      	ldr	r2, [r7, #16]
 8001f8a:	2380      	movs	r3, #128	@ 0x80
 8001f8c:	041b      	lsls	r3, r3, #16
 8001f8e:	4013      	ands	r3, r2
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8001f90:	d11d      	bne.n	8001fce <HAL_ADC_ConfigChannel+0x27a>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001f92:	693b      	ldr	r3, [r7, #16]
 8001f94:	2280      	movs	r2, #128	@ 0x80
 8001f96:	0412      	lsls	r2, r2, #16
 8001f98:	4313      	orrs	r3, r2
 8001f9a:	4a46      	ldr	r2, [pc, #280]	@ (80020b4 <HAL_ADC_ConfigChannel+0x360>)
 8001f9c:	0019      	movs	r1, r3
 8001f9e:	0010      	movs	r0, r2
 8001fa0:	f7ff fa9c 	bl	80014dc <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8001fa4:	4b45      	ldr	r3, [pc, #276]	@ (80020bc <HAL_ADC_ConfigChannel+0x368>)
 8001fa6:	681b      	ldr	r3, [r3, #0]
 8001fa8:	4945      	ldr	r1, [pc, #276]	@ (80020c0 <HAL_ADC_ConfigChannel+0x36c>)
 8001faa:	0018      	movs	r0, r3
 8001fac:	f7fe f8b2 	bl	8000114 <__udivsi3>
 8001fb0:	0003      	movs	r3, r0
 8001fb2:	1c5a      	adds	r2, r3, #1
 8001fb4:	0013      	movs	r3, r2
 8001fb6:	005b      	lsls	r3, r3, #1
 8001fb8:	189b      	adds	r3, r3, r2
 8001fba:	009b      	lsls	r3, r3, #2
 8001fbc:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8001fbe:	e002      	b.n	8001fc6 <HAL_ADC_ConfigChannel+0x272>
          {
            wait_loop_index--;
 8001fc0:	68fb      	ldr	r3, [r7, #12]
 8001fc2:	3b01      	subs	r3, #1
 8001fc4:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8001fc6:	68fb      	ldr	r3, [r7, #12]
 8001fc8:	2b00      	cmp	r3, #0
 8001fca:	d1f9      	bne.n	8001fc0 <HAL_ADC_ConfigChannel+0x26c>
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8001fcc:	e08e      	b.n	80020ec <HAL_ADC_ConfigChannel+0x398>
          }
        }
        else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8001fce:	683b      	ldr	r3, [r7, #0]
 8001fd0:	681b      	ldr	r3, [r3, #0]
 8001fd2:	4a3c      	ldr	r2, [pc, #240]	@ (80020c4 <HAL_ADC_ConfigChannel+0x370>)
 8001fd4:	4293      	cmp	r3, r2
 8001fd6:	d10e      	bne.n	8001ff6 <HAL_ADC_ConfigChannel+0x2a2>
                 && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8001fd8:	693a      	ldr	r2, [r7, #16]
 8001fda:	2380      	movs	r3, #128	@ 0x80
 8001fdc:	045b      	lsls	r3, r3, #17
 8001fde:	4013      	ands	r3, r2
 8001fe0:	d109      	bne.n	8001ff6 <HAL_ADC_ConfigChannel+0x2a2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001fe2:	693b      	ldr	r3, [r7, #16]
 8001fe4:	2280      	movs	r2, #128	@ 0x80
 8001fe6:	0452      	lsls	r2, r2, #17
 8001fe8:	4313      	orrs	r3, r2
 8001fea:	4a32      	ldr	r2, [pc, #200]	@ (80020b4 <HAL_ADC_ConfigChannel+0x360>)
 8001fec:	0019      	movs	r1, r3
 8001fee:	0010      	movs	r0, r2
 8001ff0:	f7ff fa74 	bl	80014dc <LL_ADC_SetCommonPathInternalCh>
 8001ff4:	e07a      	b.n	80020ec <HAL_ADC_ConfigChannel+0x398>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 8001ff6:	683b      	ldr	r3, [r7, #0]
 8001ff8:	681b      	ldr	r3, [r3, #0]
 8001ffa:	4a33      	ldr	r2, [pc, #204]	@ (80020c8 <HAL_ADC_ConfigChannel+0x374>)
 8001ffc:	4293      	cmp	r3, r2
 8001ffe:	d000      	beq.n	8002002 <HAL_ADC_ConfigChannel+0x2ae>
 8002000:	e074      	b.n	80020ec <HAL_ADC_ConfigChannel+0x398>
                 ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8002002:	693a      	ldr	r2, [r7, #16]
 8002004:	2380      	movs	r3, #128	@ 0x80
 8002006:	03db      	lsls	r3, r3, #15
 8002008:	4013      	ands	r3, r2
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 800200a:	d000      	beq.n	800200e <HAL_ADC_ConfigChannel+0x2ba>
 800200c:	e06e      	b.n	80020ec <HAL_ADC_ConfigChannel+0x398>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800200e:	693b      	ldr	r3, [r7, #16]
 8002010:	2280      	movs	r2, #128	@ 0x80
 8002012:	03d2      	lsls	r2, r2, #15
 8002014:	4313      	orrs	r3, r2
 8002016:	4a27      	ldr	r2, [pc, #156]	@ (80020b4 <HAL_ADC_ConfigChannel+0x360>)
 8002018:	0019      	movs	r1, r3
 800201a:	0010      	movs	r0, r2
 800201c:	f7ff fa5e 	bl	80014dc <LL_ADC_SetCommonPathInternalCh>
 8002020:	e064      	b.n	80020ec <HAL_ADC_ConfigChannel+0x398>
      /* Regular sequencer configuration */
      /* Note: Case of sequencer set to fully configurable:                   */
      /*       Sequencer rank cannot be disabled, only affected to            */
      /*       another channel.                                               */
      /*       To remove a rank, use parameter 'NbrOfConversion".             */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	691a      	ldr	r2, [r3, #16]
 8002026:	2380      	movs	r3, #128	@ 0x80
 8002028:	061b      	lsls	r3, r3, #24
 800202a:	429a      	cmp	r2, r3
 800202c:	d004      	beq.n	8002038 <HAL_ADC_ConfigChannel+0x2e4>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8002032:	4a1f      	ldr	r2, [pc, #124]	@ (80020b0 <HAL_ADC_ConfigChannel+0x35c>)
 8002034:	4293      	cmp	r3, r2
 8002036:	d107      	bne.n	8002048 <HAL_ADC_ConfigChannel+0x2f4>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Reset the channel by disabling the corresponding bitfield.         */
        LL_ADC_REG_SetSequencerChRem(hadc->Instance, pConfig->Channel);
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	681a      	ldr	r2, [r3, #0]
 800203c:	683b      	ldr	r3, [r7, #0]
 800203e:	681b      	ldr	r3, [r3, #0]
 8002040:	0019      	movs	r1, r3
 8002042:	0010      	movs	r0, r2
 8002044:	f7ff fae1 	bl	800160a <LL_ADC_REG_SetSequencerChRem>
      }

      /* Management of internal measurement channels: Vbat/VrefInt/TempSensor.  */
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8002048:	683b      	ldr	r3, [r7, #0]
 800204a:	681b      	ldr	r3, [r3, #0]
 800204c:	2b00      	cmp	r3, #0
 800204e:	da4d      	bge.n	80020ec <HAL_ADC_ConfigChannel+0x398>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002050:	4b18      	ldr	r3, [pc, #96]	@ (80020b4 <HAL_ADC_ConfigChannel+0x360>)
 8002052:	0018      	movs	r0, r3
 8002054:	f7ff fa56 	bl	8001504 <LL_ADC_GetCommonPathInternalCh>
 8002058:	0003      	movs	r3, r0
 800205a:	613b      	str	r3, [r7, #16]

        if (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800205c:	683b      	ldr	r3, [r7, #0]
 800205e:	681b      	ldr	r3, [r3, #0]
 8002060:	4a15      	ldr	r2, [pc, #84]	@ (80020b8 <HAL_ADC_ConfigChannel+0x364>)
 8002062:	4293      	cmp	r3, r2
 8002064:	d108      	bne.n	8002078 <HAL_ADC_ConfigChannel+0x324>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002066:	693b      	ldr	r3, [r7, #16]
 8002068:	4a18      	ldr	r2, [pc, #96]	@ (80020cc <HAL_ADC_ConfigChannel+0x378>)
 800206a:	4013      	ands	r3, r2
 800206c:	4a11      	ldr	r2, [pc, #68]	@ (80020b4 <HAL_ADC_ConfigChannel+0x360>)
 800206e:	0019      	movs	r1, r3
 8002070:	0010      	movs	r0, r2
 8002072:	f7ff fa33 	bl	80014dc <LL_ADC_SetCommonPathInternalCh>
 8002076:	e039      	b.n	80020ec <HAL_ADC_ConfigChannel+0x398>
                                         ~LL_ADC_PATH_INTERNAL_TEMPSENSOR & tmp_config_internal_channel);
        }
        else if (pConfig->Channel == ADC_CHANNEL_VBAT)
 8002078:	683b      	ldr	r3, [r7, #0]
 800207a:	681b      	ldr	r3, [r3, #0]
 800207c:	4a11      	ldr	r2, [pc, #68]	@ (80020c4 <HAL_ADC_ConfigChannel+0x370>)
 800207e:	4293      	cmp	r3, r2
 8002080:	d108      	bne.n	8002094 <HAL_ADC_ConfigChannel+0x340>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002082:	693b      	ldr	r3, [r7, #16]
 8002084:	4a12      	ldr	r2, [pc, #72]	@ (80020d0 <HAL_ADC_ConfigChannel+0x37c>)
 8002086:	4013      	ands	r3, r2
 8002088:	4a0a      	ldr	r2, [pc, #40]	@ (80020b4 <HAL_ADC_ConfigChannel+0x360>)
 800208a:	0019      	movs	r1, r3
 800208c:	0010      	movs	r0, r2
 800208e:	f7ff fa25 	bl	80014dc <LL_ADC_SetCommonPathInternalCh>
 8002092:	e02b      	b.n	80020ec <HAL_ADC_ConfigChannel+0x398>
                                         ~LL_ADC_PATH_INTERNAL_VBAT & tmp_config_internal_channel);
        }
        else if (pConfig->Channel == ADC_CHANNEL_VREFINT)
 8002094:	683b      	ldr	r3, [r7, #0]
 8002096:	681b      	ldr	r3, [r3, #0]
 8002098:	4a0b      	ldr	r2, [pc, #44]	@ (80020c8 <HAL_ADC_ConfigChannel+0x374>)
 800209a:	4293      	cmp	r3, r2
 800209c:	d126      	bne.n	80020ec <HAL_ADC_ConfigChannel+0x398>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800209e:	693b      	ldr	r3, [r7, #16]
 80020a0:	4a0c      	ldr	r2, [pc, #48]	@ (80020d4 <HAL_ADC_ConfigChannel+0x380>)
 80020a2:	4013      	ands	r3, r2
 80020a4:	4a03      	ldr	r2, [pc, #12]	@ (80020b4 <HAL_ADC_ConfigChannel+0x360>)
 80020a6:	0019      	movs	r1, r3
 80020a8:	0010      	movs	r0, r2
 80020aa:	f7ff fa17 	bl	80014dc <LL_ADC_SetCommonPathInternalCh>
 80020ae:	e01d      	b.n	80020ec <HAL_ADC_ConfigChannel+0x398>
 80020b0:	80000004 	.word	0x80000004
 80020b4:	40012708 	.word	0x40012708
 80020b8:	b0001000 	.word	0xb0001000
 80020bc:	20000000 	.word	0x20000000
 80020c0:	00030d40 	.word	0x00030d40
 80020c4:	b8004000 	.word	0xb8004000
 80020c8:	b4002000 	.word	0xb4002000
 80020cc:	ff7fffff 	.word	0xff7fffff
 80020d0:	feffffff 	.word	0xfeffffff
 80020d4:	ffbfffff 	.word	0xffbfffff
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80020dc:	2220      	movs	r2, #32
 80020de:	431a      	orrs	r2, r3
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 80020e4:	2317      	movs	r3, #23
 80020e6:	18fb      	adds	r3, r7, r3
 80020e8:	2201      	movs	r2, #1
 80020ea:	701a      	strb	r2, [r3, #0]
  }

  __HAL_UNLOCK(hadc);
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	2254      	movs	r2, #84	@ 0x54
 80020f0:	2100      	movs	r1, #0
 80020f2:	5499      	strb	r1, [r3, r2]

  return tmp_hal_status;
 80020f4:	2317      	movs	r3, #23
 80020f6:	18fb      	adds	r3, r7, r3
 80020f8:	781b      	ldrb	r3, [r3, #0]
}
 80020fa:	0018      	movs	r0, r3
 80020fc:	46bd      	mov	sp, r7
 80020fe:	b006      	add	sp, #24
 8002100:	bd80      	pop	{r7, pc}
 8002102:	46c0      	nop			@ (mov r8, r8)

08002104 <ADC_ConversionStop>:
  *         stopped to disable the ADC.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc)
{
 8002104:	b580      	push	{r7, lr}
 8002106:	b084      	sub	sp, #16
 8002108:	af00      	add	r7, sp, #0
 800210a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Verification if ADC is not already stopped on regular group to bypass    */
  /* this function if not needed.                                             */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	681b      	ldr	r3, [r3, #0]
 8002110:	0018      	movs	r0, r3
 8002112:	f7ff fb3b 	bl	800178c <LL_ADC_REG_IsConversionOngoing>
 8002116:	1e03      	subs	r3, r0, #0
 8002118:	d031      	beq.n	800217e <ADC_ConversionStop+0x7a>
  {
    /* Stop potential conversion on going on regular group */
    /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
    if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	681b      	ldr	r3, [r3, #0]
 800211e:	0018      	movs	r0, r3
 8002120:	f7ff faff 	bl	8001722 <LL_ADC_IsDisableOngoing>
 8002124:	1e03      	subs	r3, r0, #0
 8002126:	d104      	bne.n	8002132 <ADC_ConversionStop+0x2e>
    {
      /* Stop ADC group regular conversion */
      LL_ADC_REG_StopConversion(hadc->Instance);
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	681b      	ldr	r3, [r3, #0]
 800212c:	0018      	movs	r0, r3
 800212e:	f7ff fb1b 	bl	8001768 <LL_ADC_REG_StopConversion>
    }

    /* Wait for conversion effectively stopped */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8002132:	f7ff f9c9 	bl	80014c8 <HAL_GetTick>
 8002136:	0003      	movs	r3, r0
 8002138:	60fb      	str	r3, [r7, #12]

    while ((hadc->Instance->CR & ADC_CR_ADSTART) != 0UL)
 800213a:	e01a      	b.n	8002172 <ADC_ConversionStop+0x6e>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 800213c:	f7ff f9c4 	bl	80014c8 <HAL_GetTick>
 8002140:	0002      	movs	r2, r0
 8002142:	68fb      	ldr	r3, [r7, #12]
 8002144:	1ad3      	subs	r3, r2, r3
 8002146:	2b02      	cmp	r3, #2
 8002148:	d913      	bls.n	8002172 <ADC_ConversionStop+0x6e>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADSTART) != 0UL)
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	681b      	ldr	r3, [r3, #0]
 800214e:	689b      	ldr	r3, [r3, #8]
 8002150:	2204      	movs	r2, #4
 8002152:	4013      	ands	r3, r2
 8002154:	d00d      	beq.n	8002172 <ADC_ConversionStop+0x6e>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800215a:	2210      	movs	r2, #16
 800215c:	431a      	orrs	r2, r3
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002166:	2201      	movs	r2, #1
 8002168:	431a      	orrs	r2, r3
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	65da      	str	r2, [r3, #92]	@ 0x5c

          return HAL_ERROR;
 800216e:	2301      	movs	r3, #1
 8002170:	e006      	b.n	8002180 <ADC_ConversionStop+0x7c>
    while ((hadc->Instance->CR & ADC_CR_ADSTART) != 0UL)
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	681b      	ldr	r3, [r3, #0]
 8002176:	689b      	ldr	r3, [r3, #8]
 8002178:	2204      	movs	r2, #4
 800217a:	4013      	ands	r3, r2
 800217c:	d1de      	bne.n	800213c <ADC_ConversionStop+0x38>
    }

  }

  /* Return HAL status */
  return HAL_OK;
 800217e:	2300      	movs	r3, #0
}
 8002180:	0018      	movs	r0, r3
 8002182:	46bd      	mov	sp, r7
 8002184:	b004      	add	sp, #16
 8002186:	bd80      	pop	{r7, pc}

08002188 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8002188:	b580      	push	{r7, lr}
 800218a:	b084      	sub	sp, #16
 800218c:	af00      	add	r7, sp, #0
 800218e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8002190:	2300      	movs	r3, #0
 8002192:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	681b      	ldr	r3, [r3, #0]
 8002198:	0018      	movs	r0, r3
 800219a:	f7ff fab1 	bl	8001700 <LL_ADC_IsEnabled>
 800219e:	1e03      	subs	r3, r0, #0
 80021a0:	d000      	beq.n	80021a4 <ADC_Enable+0x1c>
 80021a2:	e069      	b.n	8002278 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_ADSTP | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	681b      	ldr	r3, [r3, #0]
 80021a8:	689b      	ldr	r3, [r3, #8]
 80021aa:	4a36      	ldr	r2, [pc, #216]	@ (8002284 <ADC_Enable+0xfc>)
 80021ac:	4013      	ands	r3, r2
 80021ae:	d00d      	beq.n	80021cc <ADC_Enable+0x44>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80021b4:	2210      	movs	r2, #16
 80021b6:	431a      	orrs	r2, r3
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	659a      	str	r2, [r3, #88]	@ 0x58

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80021c0:	2201      	movs	r2, #1
 80021c2:	431a      	orrs	r2, r3
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	65da      	str	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 80021c8:	2301      	movs	r3, #1
 80021ca:	e056      	b.n	800227a <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	681b      	ldr	r3, [r3, #0]
 80021d0:	0018      	movs	r0, r3
 80021d2:	f7ff fa71 	bl	80016b8 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) & LL_ADC_PATH_INTERNAL_TEMPSENSOR)
 80021d6:	4b2c      	ldr	r3, [pc, #176]	@ (8002288 <ADC_Enable+0x100>)
 80021d8:	0018      	movs	r0, r3
 80021da:	f7ff f993 	bl	8001504 <LL_ADC_GetCommonPathInternalCh>
 80021de:	0002      	movs	r2, r0
 80021e0:	2380      	movs	r3, #128	@ 0x80
 80021e2:	041b      	lsls	r3, r3, #16
 80021e4:	4013      	ands	r3, r2
 80021e6:	d00f      	beq.n	8002208 <ADC_Enable+0x80>
      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_BUFFER_STAB_US / 10UL)
                         * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80021e8:	4b28      	ldr	r3, [pc, #160]	@ (800228c <ADC_Enable+0x104>)
 80021ea:	681b      	ldr	r3, [r3, #0]
 80021ec:	4928      	ldr	r1, [pc, #160]	@ (8002290 <ADC_Enable+0x108>)
 80021ee:	0018      	movs	r0, r3
 80021f0:	f7fd ff90 	bl	8000114 <__udivsi3>
 80021f4:	0003      	movs	r3, r0
 80021f6:	3301      	adds	r3, #1
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_BUFFER_STAB_US / 10UL)
 80021f8:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 80021fa:	e002      	b.n	8002202 <ADC_Enable+0x7a>
      {
        wait_loop_index--;
 80021fc:	68bb      	ldr	r3, [r7, #8]
 80021fe:	3b01      	subs	r3, #1
 8002200:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8002202:	68bb      	ldr	r3, [r7, #8]
 8002204:	2b00      	cmp	r3, #0
 8002206:	d1f9      	bne.n	80021fc <ADC_Enable+0x74>
      }
    }

    /* If low power mode AutoPowerOff is enabled, power-on/off phases are     */
    /* performed automatically by hardware and flag ADC ready is not set.     */
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	7e5b      	ldrb	r3, [r3, #25]
 800220c:	2b01      	cmp	r3, #1
 800220e:	d033      	beq.n	8002278 <ADC_Enable+0xf0>
    {
      /* Wait for ADC effectively enabled */
      tickstart = HAL_GetTick();
 8002210:	f7ff f95a 	bl	80014c8 <HAL_GetTick>
 8002214:	0003      	movs	r3, r0
 8002216:	60fb      	str	r3, [r7, #12]

      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002218:	e027      	b.n	800226a <ADC_Enable+0xe2>
            The workaround is to continue setting ADEN until ADRDY is becomes 1.
            Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
            4 ADC clock cycle duration */
        /* Note: Test of ADC enabled required due to hardware constraint to     */
        /*       not enable ADC if already enabled.                             */
        if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	681b      	ldr	r3, [r3, #0]
 800221e:	0018      	movs	r0, r3
 8002220:	f7ff fa6e 	bl	8001700 <LL_ADC_IsEnabled>
 8002224:	1e03      	subs	r3, r0, #0
 8002226:	d104      	bne.n	8002232 <ADC_Enable+0xaa>
        {
          LL_ADC_Enable(hadc->Instance);
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	681b      	ldr	r3, [r3, #0]
 800222c:	0018      	movs	r0, r3
 800222e:	f7ff fa43 	bl	80016b8 <LL_ADC_Enable>
        }

        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8002232:	f7ff f949 	bl	80014c8 <HAL_GetTick>
 8002236:	0002      	movs	r2, r0
 8002238:	68fb      	ldr	r3, [r7, #12]
 800223a:	1ad3      	subs	r3, r2, r3
 800223c:	2b02      	cmp	r3, #2
 800223e:	d914      	bls.n	800226a <ADC_Enable+0xe2>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	681b      	ldr	r3, [r3, #0]
 8002244:	681b      	ldr	r3, [r3, #0]
 8002246:	2201      	movs	r2, #1
 8002248:	4013      	ands	r3, r2
 800224a:	2b01      	cmp	r3, #1
 800224c:	d00d      	beq.n	800226a <ADC_Enable+0xe2>
          {
            /* Update ADC state machine to error */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002252:	2210      	movs	r2, #16
 8002254:	431a      	orrs	r2, r3
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	659a      	str	r2, [r3, #88]	@ 0x58

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800225e:	2201      	movs	r2, #1
 8002260:	431a      	orrs	r2, r3
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	65da      	str	r2, [r3, #92]	@ 0x5c

            return HAL_ERROR;
 8002266:	2301      	movs	r3, #1
 8002268:	e007      	b.n	800227a <ADC_Enable+0xf2>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	681b      	ldr	r3, [r3, #0]
 800226e:	681b      	ldr	r3, [r3, #0]
 8002270:	2201      	movs	r2, #1
 8002272:	4013      	ands	r3, r2
 8002274:	2b01      	cmp	r3, #1
 8002276:	d1d0      	bne.n	800221a <ADC_Enable+0x92>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8002278:	2300      	movs	r3, #0
}
 800227a:	0018      	movs	r0, r3
 800227c:	46bd      	mov	sp, r7
 800227e:	b004      	add	sp, #16
 8002280:	bd80      	pop	{r7, pc}
 8002282:	46c0      	nop			@ (mov r8, r8)
 8002284:	80000017 	.word	0x80000017
 8002288:	40012708 	.word	0x40012708
 800228c:	20000000 	.word	0x20000000
 8002290:	00030d40 	.word	0x00030d40

08002294 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8002294:	b580      	push	{r7, lr}
 8002296:	b084      	sub	sp, #16
 8002298:	af00      	add	r7, sp, #0
 800229a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	681b      	ldr	r3, [r3, #0]
 80022a0:	0018      	movs	r0, r3
 80022a2:	f7ff fa3e 	bl	8001722 <LL_ADC_IsDisableOngoing>
 80022a6:	0003      	movs	r3, r0
 80022a8:	60fb      	str	r3, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	681b      	ldr	r3, [r3, #0]
 80022ae:	0018      	movs	r0, r3
 80022b0:	f7ff fa26 	bl	8001700 <LL_ADC_IsEnabled>
 80022b4:	1e03      	subs	r3, r0, #0
 80022b6:	d046      	beq.n	8002346 <ADC_Disable+0xb2>
      && (tmp_adc_is_disable_on_going == 0UL)
 80022b8:	68fb      	ldr	r3, [r7, #12]
 80022ba:	2b00      	cmp	r3, #0
 80022bc:	d143      	bne.n	8002346 <ADC_Disable+0xb2>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	681b      	ldr	r3, [r3, #0]
 80022c2:	689b      	ldr	r3, [r3, #8]
 80022c4:	2205      	movs	r2, #5
 80022c6:	4013      	ands	r3, r2
 80022c8:	2b01      	cmp	r3, #1
 80022ca:	d10d      	bne.n	80022e8 <ADC_Disable+0x54>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	681b      	ldr	r3, [r3, #0]
 80022d0:	0018      	movs	r0, r3
 80022d2:	f7ff fa03 	bl	80016dc <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	681b      	ldr	r3, [r3, #0]
 80022da:	2203      	movs	r2, #3
 80022dc:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 80022de:	f7ff f8f3 	bl	80014c8 <HAL_GetTick>
 80022e2:	0003      	movs	r3, r0
 80022e4:	60bb      	str	r3, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80022e6:	e028      	b.n	800233a <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80022ec:	2210      	movs	r2, #16
 80022ee:	431a      	orrs	r2, r3
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	659a      	str	r2, [r3, #88]	@ 0x58
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80022f8:	2201      	movs	r2, #1
 80022fa:	431a      	orrs	r2, r3
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	65da      	str	r2, [r3, #92]	@ 0x5c
      return HAL_ERROR;
 8002300:	2301      	movs	r3, #1
 8002302:	e021      	b.n	8002348 <ADC_Disable+0xb4>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8002304:	f7ff f8e0 	bl	80014c8 <HAL_GetTick>
 8002308:	0002      	movs	r2, r0
 800230a:	68bb      	ldr	r3, [r7, #8]
 800230c:	1ad3      	subs	r3, r2, r3
 800230e:	2b02      	cmp	r3, #2
 8002310:	d913      	bls.n	800233a <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	681b      	ldr	r3, [r3, #0]
 8002316:	689b      	ldr	r3, [r3, #8]
 8002318:	2201      	movs	r2, #1
 800231a:	4013      	ands	r3, r2
 800231c:	d00d      	beq.n	800233a <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002322:	2210      	movs	r2, #16
 8002324:	431a      	orrs	r2, r3
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800232e:	2201      	movs	r2, #1
 8002330:	431a      	orrs	r2, r3
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	65da      	str	r2, [r3, #92]	@ 0x5c

          return HAL_ERROR;
 8002336:	2301      	movs	r3, #1
 8002338:	e006      	b.n	8002348 <ADC_Disable+0xb4>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	681b      	ldr	r3, [r3, #0]
 800233e:	689b      	ldr	r3, [r3, #8]
 8002340:	2201      	movs	r2, #1
 8002342:	4013      	ands	r3, r2
 8002344:	d1de      	bne.n	8002304 <ADC_Disable+0x70>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8002346:	2300      	movs	r3, #0
}
 8002348:	0018      	movs	r0, r3
 800234a:	46bd      	mov	sp, r7
 800234c:	b004      	add	sp, #16
 800234e:	bd80      	pop	{r7, pc}

08002350 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002350:	b590      	push	{r4, r7, lr}
 8002352:	b083      	sub	sp, #12
 8002354:	af00      	add	r7, sp, #0
 8002356:	0002      	movs	r2, r0
 8002358:	6039      	str	r1, [r7, #0]
 800235a:	1dfb      	adds	r3, r7, #7
 800235c:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800235e:	1dfb      	adds	r3, r7, #7
 8002360:	781b      	ldrb	r3, [r3, #0]
 8002362:	2b7f      	cmp	r3, #127	@ 0x7f
 8002364:	d828      	bhi.n	80023b8 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002366:	4a2f      	ldr	r2, [pc, #188]	@ (8002424 <__NVIC_SetPriority+0xd4>)
 8002368:	1dfb      	adds	r3, r7, #7
 800236a:	781b      	ldrb	r3, [r3, #0]
 800236c:	b25b      	sxtb	r3, r3
 800236e:	089b      	lsrs	r3, r3, #2
 8002370:	33c0      	adds	r3, #192	@ 0xc0
 8002372:	009b      	lsls	r3, r3, #2
 8002374:	589b      	ldr	r3, [r3, r2]
 8002376:	1dfa      	adds	r2, r7, #7
 8002378:	7812      	ldrb	r2, [r2, #0]
 800237a:	0011      	movs	r1, r2
 800237c:	2203      	movs	r2, #3
 800237e:	400a      	ands	r2, r1
 8002380:	00d2      	lsls	r2, r2, #3
 8002382:	21ff      	movs	r1, #255	@ 0xff
 8002384:	4091      	lsls	r1, r2
 8002386:	000a      	movs	r2, r1
 8002388:	43d2      	mvns	r2, r2
 800238a:	401a      	ands	r2, r3
 800238c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800238e:	683b      	ldr	r3, [r7, #0]
 8002390:	019b      	lsls	r3, r3, #6
 8002392:	22ff      	movs	r2, #255	@ 0xff
 8002394:	401a      	ands	r2, r3
 8002396:	1dfb      	adds	r3, r7, #7
 8002398:	781b      	ldrb	r3, [r3, #0]
 800239a:	0018      	movs	r0, r3
 800239c:	2303      	movs	r3, #3
 800239e:	4003      	ands	r3, r0
 80023a0:	00db      	lsls	r3, r3, #3
 80023a2:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80023a4:	481f      	ldr	r0, [pc, #124]	@ (8002424 <__NVIC_SetPriority+0xd4>)
 80023a6:	1dfb      	adds	r3, r7, #7
 80023a8:	781b      	ldrb	r3, [r3, #0]
 80023aa:	b25b      	sxtb	r3, r3
 80023ac:	089b      	lsrs	r3, r3, #2
 80023ae:	430a      	orrs	r2, r1
 80023b0:	33c0      	adds	r3, #192	@ 0xc0
 80023b2:	009b      	lsls	r3, r3, #2
 80023b4:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 80023b6:	e031      	b.n	800241c <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80023b8:	4a1b      	ldr	r2, [pc, #108]	@ (8002428 <__NVIC_SetPriority+0xd8>)
 80023ba:	1dfb      	adds	r3, r7, #7
 80023bc:	781b      	ldrb	r3, [r3, #0]
 80023be:	0019      	movs	r1, r3
 80023c0:	230f      	movs	r3, #15
 80023c2:	400b      	ands	r3, r1
 80023c4:	3b08      	subs	r3, #8
 80023c6:	089b      	lsrs	r3, r3, #2
 80023c8:	3306      	adds	r3, #6
 80023ca:	009b      	lsls	r3, r3, #2
 80023cc:	18d3      	adds	r3, r2, r3
 80023ce:	3304      	adds	r3, #4
 80023d0:	681b      	ldr	r3, [r3, #0]
 80023d2:	1dfa      	adds	r2, r7, #7
 80023d4:	7812      	ldrb	r2, [r2, #0]
 80023d6:	0011      	movs	r1, r2
 80023d8:	2203      	movs	r2, #3
 80023da:	400a      	ands	r2, r1
 80023dc:	00d2      	lsls	r2, r2, #3
 80023de:	21ff      	movs	r1, #255	@ 0xff
 80023e0:	4091      	lsls	r1, r2
 80023e2:	000a      	movs	r2, r1
 80023e4:	43d2      	mvns	r2, r2
 80023e6:	401a      	ands	r2, r3
 80023e8:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80023ea:	683b      	ldr	r3, [r7, #0]
 80023ec:	019b      	lsls	r3, r3, #6
 80023ee:	22ff      	movs	r2, #255	@ 0xff
 80023f0:	401a      	ands	r2, r3
 80023f2:	1dfb      	adds	r3, r7, #7
 80023f4:	781b      	ldrb	r3, [r3, #0]
 80023f6:	0018      	movs	r0, r3
 80023f8:	2303      	movs	r3, #3
 80023fa:	4003      	ands	r3, r0
 80023fc:	00db      	lsls	r3, r3, #3
 80023fe:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002400:	4809      	ldr	r0, [pc, #36]	@ (8002428 <__NVIC_SetPriority+0xd8>)
 8002402:	1dfb      	adds	r3, r7, #7
 8002404:	781b      	ldrb	r3, [r3, #0]
 8002406:	001c      	movs	r4, r3
 8002408:	230f      	movs	r3, #15
 800240a:	4023      	ands	r3, r4
 800240c:	3b08      	subs	r3, #8
 800240e:	089b      	lsrs	r3, r3, #2
 8002410:	430a      	orrs	r2, r1
 8002412:	3306      	adds	r3, #6
 8002414:	009b      	lsls	r3, r3, #2
 8002416:	18c3      	adds	r3, r0, r3
 8002418:	3304      	adds	r3, #4
 800241a:	601a      	str	r2, [r3, #0]
}
 800241c:	46c0      	nop			@ (mov r8, r8)
 800241e:	46bd      	mov	sp, r7
 8002420:	b003      	add	sp, #12
 8002422:	bd90      	pop	{r4, r7, pc}
 8002424:	e000e100 	.word	0xe000e100
 8002428:	e000ed00 	.word	0xe000ed00

0800242c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800242c:	b580      	push	{r7, lr}
 800242e:	b082      	sub	sp, #8
 8002430:	af00      	add	r7, sp, #0
 8002432:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	1e5a      	subs	r2, r3, #1
 8002438:	2380      	movs	r3, #128	@ 0x80
 800243a:	045b      	lsls	r3, r3, #17
 800243c:	429a      	cmp	r2, r3
 800243e:	d301      	bcc.n	8002444 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002440:	2301      	movs	r3, #1
 8002442:	e010      	b.n	8002466 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002444:	4b0a      	ldr	r3, [pc, #40]	@ (8002470 <SysTick_Config+0x44>)
 8002446:	687a      	ldr	r2, [r7, #4]
 8002448:	3a01      	subs	r2, #1
 800244a:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800244c:	2301      	movs	r3, #1
 800244e:	425b      	negs	r3, r3
 8002450:	2103      	movs	r1, #3
 8002452:	0018      	movs	r0, r3
 8002454:	f7ff ff7c 	bl	8002350 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002458:	4b05      	ldr	r3, [pc, #20]	@ (8002470 <SysTick_Config+0x44>)
 800245a:	2200      	movs	r2, #0
 800245c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800245e:	4b04      	ldr	r3, [pc, #16]	@ (8002470 <SysTick_Config+0x44>)
 8002460:	2207      	movs	r2, #7
 8002462:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002464:	2300      	movs	r3, #0
}
 8002466:	0018      	movs	r0, r3
 8002468:	46bd      	mov	sp, r7
 800246a:	b002      	add	sp, #8
 800246c:	bd80      	pop	{r7, pc}
 800246e:	46c0      	nop			@ (mov r8, r8)
 8002470:	e000e010 	.word	0xe000e010

08002474 <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002474:	b580      	push	{r7, lr}
 8002476:	b084      	sub	sp, #16
 8002478:	af00      	add	r7, sp, #0
 800247a:	60b9      	str	r1, [r7, #8]
 800247c:	607a      	str	r2, [r7, #4]
 800247e:	210f      	movs	r1, #15
 8002480:	187b      	adds	r3, r7, r1
 8002482:	1c02      	adds	r2, r0, #0
 8002484:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 8002486:	68ba      	ldr	r2, [r7, #8]
 8002488:	187b      	adds	r3, r7, r1
 800248a:	781b      	ldrb	r3, [r3, #0]
 800248c:	b25b      	sxtb	r3, r3
 800248e:	0011      	movs	r1, r2
 8002490:	0018      	movs	r0, r3
 8002492:	f7ff ff5d 	bl	8002350 <__NVIC_SetPriority>
}
 8002496:	46c0      	nop			@ (mov r8, r8)
 8002498:	46bd      	mov	sp, r7
 800249a:	b004      	add	sp, #16
 800249c:	bd80      	pop	{r7, pc}

0800249e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800249e:	b580      	push	{r7, lr}
 80024a0:	b082      	sub	sp, #8
 80024a2:	af00      	add	r7, sp, #0
 80024a4:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	0018      	movs	r0, r3
 80024aa:	f7ff ffbf 	bl	800242c <SysTick_Config>
 80024ae:	0003      	movs	r3, r0
}
 80024b0:	0018      	movs	r0, r3
 80024b2:	46bd      	mov	sp, r7
 80024b4:	b002      	add	sp, #8
 80024b6:	bd80      	pop	{r7, pc}

080024b8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80024b8:	b580      	push	{r7, lr}
 80024ba:	b086      	sub	sp, #24
 80024bc:	af00      	add	r7, sp, #0
 80024be:	6078      	str	r0, [r7, #4]
 80024c0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80024c2:	2300      	movs	r3, #0
 80024c4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80024c6:	e147      	b.n	8002758 <HAL_GPIO_Init+0x2a0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80024c8:	683b      	ldr	r3, [r7, #0]
 80024ca:	681b      	ldr	r3, [r3, #0]
 80024cc:	2101      	movs	r1, #1
 80024ce:	697a      	ldr	r2, [r7, #20]
 80024d0:	4091      	lsls	r1, r2
 80024d2:	000a      	movs	r2, r1
 80024d4:	4013      	ands	r3, r2
 80024d6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80024d8:	68fb      	ldr	r3, [r7, #12]
 80024da:	2b00      	cmp	r3, #0
 80024dc:	d100      	bne.n	80024e0 <HAL_GPIO_Init+0x28>
 80024de:	e138      	b.n	8002752 <HAL_GPIO_Init+0x29a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80024e0:	683b      	ldr	r3, [r7, #0]
 80024e2:	685b      	ldr	r3, [r3, #4]
 80024e4:	2203      	movs	r2, #3
 80024e6:	4013      	ands	r3, r2
 80024e8:	2b01      	cmp	r3, #1
 80024ea:	d005      	beq.n	80024f8 <HAL_GPIO_Init+0x40>
 80024ec:	683b      	ldr	r3, [r7, #0]
 80024ee:	685b      	ldr	r3, [r3, #4]
 80024f0:	2203      	movs	r2, #3
 80024f2:	4013      	ands	r3, r2
 80024f4:	2b02      	cmp	r3, #2
 80024f6:	d130      	bne.n	800255a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	689b      	ldr	r3, [r3, #8]
 80024fc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80024fe:	697b      	ldr	r3, [r7, #20]
 8002500:	005b      	lsls	r3, r3, #1
 8002502:	2203      	movs	r2, #3
 8002504:	409a      	lsls	r2, r3
 8002506:	0013      	movs	r3, r2
 8002508:	43da      	mvns	r2, r3
 800250a:	693b      	ldr	r3, [r7, #16]
 800250c:	4013      	ands	r3, r2
 800250e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002510:	683b      	ldr	r3, [r7, #0]
 8002512:	68da      	ldr	r2, [r3, #12]
 8002514:	697b      	ldr	r3, [r7, #20]
 8002516:	005b      	lsls	r3, r3, #1
 8002518:	409a      	lsls	r2, r3
 800251a:	0013      	movs	r3, r2
 800251c:	693a      	ldr	r2, [r7, #16]
 800251e:	4313      	orrs	r3, r2
 8002520:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	693a      	ldr	r2, [r7, #16]
 8002526:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	685b      	ldr	r3, [r3, #4]
 800252c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800252e:	2201      	movs	r2, #1
 8002530:	697b      	ldr	r3, [r7, #20]
 8002532:	409a      	lsls	r2, r3
 8002534:	0013      	movs	r3, r2
 8002536:	43da      	mvns	r2, r3
 8002538:	693b      	ldr	r3, [r7, #16]
 800253a:	4013      	ands	r3, r2
 800253c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800253e:	683b      	ldr	r3, [r7, #0]
 8002540:	685b      	ldr	r3, [r3, #4]
 8002542:	091b      	lsrs	r3, r3, #4
 8002544:	2201      	movs	r2, #1
 8002546:	401a      	ands	r2, r3
 8002548:	697b      	ldr	r3, [r7, #20]
 800254a:	409a      	lsls	r2, r3
 800254c:	0013      	movs	r3, r2
 800254e:	693a      	ldr	r2, [r7, #16]
 8002550:	4313      	orrs	r3, r2
 8002552:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	693a      	ldr	r2, [r7, #16]
 8002558:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800255a:	683b      	ldr	r3, [r7, #0]
 800255c:	685b      	ldr	r3, [r3, #4]
 800255e:	2203      	movs	r2, #3
 8002560:	4013      	ands	r3, r2
 8002562:	2b03      	cmp	r3, #3
 8002564:	d017      	beq.n	8002596 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	68db      	ldr	r3, [r3, #12]
 800256a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 800256c:	697b      	ldr	r3, [r7, #20]
 800256e:	005b      	lsls	r3, r3, #1
 8002570:	2203      	movs	r2, #3
 8002572:	409a      	lsls	r2, r3
 8002574:	0013      	movs	r3, r2
 8002576:	43da      	mvns	r2, r3
 8002578:	693b      	ldr	r3, [r7, #16]
 800257a:	4013      	ands	r3, r2
 800257c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 800257e:	683b      	ldr	r3, [r7, #0]
 8002580:	689a      	ldr	r2, [r3, #8]
 8002582:	697b      	ldr	r3, [r7, #20]
 8002584:	005b      	lsls	r3, r3, #1
 8002586:	409a      	lsls	r2, r3
 8002588:	0013      	movs	r3, r2
 800258a:	693a      	ldr	r2, [r7, #16]
 800258c:	4313      	orrs	r3, r2
 800258e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	693a      	ldr	r2, [r7, #16]
 8002594:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002596:	683b      	ldr	r3, [r7, #0]
 8002598:	685b      	ldr	r3, [r3, #4]
 800259a:	2203      	movs	r2, #3
 800259c:	4013      	ands	r3, r2
 800259e:	2b02      	cmp	r3, #2
 80025a0:	d123      	bne.n	80025ea <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80025a2:	697b      	ldr	r3, [r7, #20]
 80025a4:	08da      	lsrs	r2, r3, #3
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	3208      	adds	r2, #8
 80025aa:	0092      	lsls	r2, r2, #2
 80025ac:	58d3      	ldr	r3, [r2, r3]
 80025ae:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80025b0:	697b      	ldr	r3, [r7, #20]
 80025b2:	2207      	movs	r2, #7
 80025b4:	4013      	ands	r3, r2
 80025b6:	009b      	lsls	r3, r3, #2
 80025b8:	220f      	movs	r2, #15
 80025ba:	409a      	lsls	r2, r3
 80025bc:	0013      	movs	r3, r2
 80025be:	43da      	mvns	r2, r3
 80025c0:	693b      	ldr	r3, [r7, #16]
 80025c2:	4013      	ands	r3, r2
 80025c4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80025c6:	683b      	ldr	r3, [r7, #0]
 80025c8:	691a      	ldr	r2, [r3, #16]
 80025ca:	697b      	ldr	r3, [r7, #20]
 80025cc:	2107      	movs	r1, #7
 80025ce:	400b      	ands	r3, r1
 80025d0:	009b      	lsls	r3, r3, #2
 80025d2:	409a      	lsls	r2, r3
 80025d4:	0013      	movs	r3, r2
 80025d6:	693a      	ldr	r2, [r7, #16]
 80025d8:	4313      	orrs	r3, r2
 80025da:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80025dc:	697b      	ldr	r3, [r7, #20]
 80025de:	08da      	lsrs	r2, r3, #3
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	3208      	adds	r2, #8
 80025e4:	0092      	lsls	r2, r2, #2
 80025e6:	6939      	ldr	r1, [r7, #16]
 80025e8:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	681b      	ldr	r3, [r3, #0]
 80025ee:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80025f0:	697b      	ldr	r3, [r7, #20]
 80025f2:	005b      	lsls	r3, r3, #1
 80025f4:	2203      	movs	r2, #3
 80025f6:	409a      	lsls	r2, r3
 80025f8:	0013      	movs	r3, r2
 80025fa:	43da      	mvns	r2, r3
 80025fc:	693b      	ldr	r3, [r7, #16]
 80025fe:	4013      	ands	r3, r2
 8002600:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002602:	683b      	ldr	r3, [r7, #0]
 8002604:	685b      	ldr	r3, [r3, #4]
 8002606:	2203      	movs	r2, #3
 8002608:	401a      	ands	r2, r3
 800260a:	697b      	ldr	r3, [r7, #20]
 800260c:	005b      	lsls	r3, r3, #1
 800260e:	409a      	lsls	r2, r3
 8002610:	0013      	movs	r3, r2
 8002612:	693a      	ldr	r2, [r7, #16]
 8002614:	4313      	orrs	r3, r2
 8002616:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	693a      	ldr	r2, [r7, #16]
 800261c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800261e:	683b      	ldr	r3, [r7, #0]
 8002620:	685a      	ldr	r2, [r3, #4]
 8002622:	23c0      	movs	r3, #192	@ 0xc0
 8002624:	029b      	lsls	r3, r3, #10
 8002626:	4013      	ands	r3, r2
 8002628:	d100      	bne.n	800262c <HAL_GPIO_Init+0x174>
 800262a:	e092      	b.n	8002752 <HAL_GPIO_Init+0x29a>
      {
        temp = EXTI->EXTICR[position >> 2u];
 800262c:	4a50      	ldr	r2, [pc, #320]	@ (8002770 <HAL_GPIO_Init+0x2b8>)
 800262e:	697b      	ldr	r3, [r7, #20]
 8002630:	089b      	lsrs	r3, r3, #2
 8002632:	3318      	adds	r3, #24
 8002634:	009b      	lsls	r3, r3, #2
 8002636:	589b      	ldr	r3, [r3, r2]
 8002638:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 800263a:	697b      	ldr	r3, [r7, #20]
 800263c:	2203      	movs	r2, #3
 800263e:	4013      	ands	r3, r2
 8002640:	00db      	lsls	r3, r3, #3
 8002642:	220f      	movs	r2, #15
 8002644:	409a      	lsls	r2, r3
 8002646:	0013      	movs	r3, r2
 8002648:	43da      	mvns	r2, r3
 800264a:	693b      	ldr	r3, [r7, #16]
 800264c:	4013      	ands	r3, r2
 800264e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 8002650:	687a      	ldr	r2, [r7, #4]
 8002652:	23a0      	movs	r3, #160	@ 0xa0
 8002654:	05db      	lsls	r3, r3, #23
 8002656:	429a      	cmp	r2, r3
 8002658:	d013      	beq.n	8002682 <HAL_GPIO_Init+0x1ca>
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	4a45      	ldr	r2, [pc, #276]	@ (8002774 <HAL_GPIO_Init+0x2bc>)
 800265e:	4293      	cmp	r3, r2
 8002660:	d00d      	beq.n	800267e <HAL_GPIO_Init+0x1c6>
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	4a44      	ldr	r2, [pc, #272]	@ (8002778 <HAL_GPIO_Init+0x2c0>)
 8002666:	4293      	cmp	r3, r2
 8002668:	d007      	beq.n	800267a <HAL_GPIO_Init+0x1c2>
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	4a43      	ldr	r2, [pc, #268]	@ (800277c <HAL_GPIO_Init+0x2c4>)
 800266e:	4293      	cmp	r3, r2
 8002670:	d101      	bne.n	8002676 <HAL_GPIO_Init+0x1be>
 8002672:	2303      	movs	r3, #3
 8002674:	e006      	b.n	8002684 <HAL_GPIO_Init+0x1cc>
 8002676:	2305      	movs	r3, #5
 8002678:	e004      	b.n	8002684 <HAL_GPIO_Init+0x1cc>
 800267a:	2302      	movs	r3, #2
 800267c:	e002      	b.n	8002684 <HAL_GPIO_Init+0x1cc>
 800267e:	2301      	movs	r3, #1
 8002680:	e000      	b.n	8002684 <HAL_GPIO_Init+0x1cc>
 8002682:	2300      	movs	r3, #0
 8002684:	697a      	ldr	r2, [r7, #20]
 8002686:	2103      	movs	r1, #3
 8002688:	400a      	ands	r2, r1
 800268a:	00d2      	lsls	r2, r2, #3
 800268c:	4093      	lsls	r3, r2
 800268e:	693a      	ldr	r2, [r7, #16]
 8002690:	4313      	orrs	r3, r2
 8002692:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 8002694:	4936      	ldr	r1, [pc, #216]	@ (8002770 <HAL_GPIO_Init+0x2b8>)
 8002696:	697b      	ldr	r3, [r7, #20]
 8002698:	089b      	lsrs	r3, r3, #2
 800269a:	3318      	adds	r3, #24
 800269c:	009b      	lsls	r3, r3, #2
 800269e:	693a      	ldr	r2, [r7, #16]
 80026a0:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80026a2:	4b33      	ldr	r3, [pc, #204]	@ (8002770 <HAL_GPIO_Init+0x2b8>)
 80026a4:	681b      	ldr	r3, [r3, #0]
 80026a6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80026a8:	68fb      	ldr	r3, [r7, #12]
 80026aa:	43da      	mvns	r2, r3
 80026ac:	693b      	ldr	r3, [r7, #16]
 80026ae:	4013      	ands	r3, r2
 80026b0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80026b2:	683b      	ldr	r3, [r7, #0]
 80026b4:	685a      	ldr	r2, [r3, #4]
 80026b6:	2380      	movs	r3, #128	@ 0x80
 80026b8:	035b      	lsls	r3, r3, #13
 80026ba:	4013      	ands	r3, r2
 80026bc:	d003      	beq.n	80026c6 <HAL_GPIO_Init+0x20e>
        {
          temp |= iocurrent;
 80026be:	693a      	ldr	r2, [r7, #16]
 80026c0:	68fb      	ldr	r3, [r7, #12]
 80026c2:	4313      	orrs	r3, r2
 80026c4:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80026c6:	4b2a      	ldr	r3, [pc, #168]	@ (8002770 <HAL_GPIO_Init+0x2b8>)
 80026c8:	693a      	ldr	r2, [r7, #16]
 80026ca:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 80026cc:	4b28      	ldr	r3, [pc, #160]	@ (8002770 <HAL_GPIO_Init+0x2b8>)
 80026ce:	685b      	ldr	r3, [r3, #4]
 80026d0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80026d2:	68fb      	ldr	r3, [r7, #12]
 80026d4:	43da      	mvns	r2, r3
 80026d6:	693b      	ldr	r3, [r7, #16]
 80026d8:	4013      	ands	r3, r2
 80026da:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80026dc:	683b      	ldr	r3, [r7, #0]
 80026de:	685a      	ldr	r2, [r3, #4]
 80026e0:	2380      	movs	r3, #128	@ 0x80
 80026e2:	039b      	lsls	r3, r3, #14
 80026e4:	4013      	ands	r3, r2
 80026e6:	d003      	beq.n	80026f0 <HAL_GPIO_Init+0x238>
        {
          temp |= iocurrent;
 80026e8:	693a      	ldr	r2, [r7, #16]
 80026ea:	68fb      	ldr	r3, [r7, #12]
 80026ec:	4313      	orrs	r3, r2
 80026ee:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80026f0:	4b1f      	ldr	r3, [pc, #124]	@ (8002770 <HAL_GPIO_Init+0x2b8>)
 80026f2:	693a      	ldr	r2, [r7, #16]
 80026f4:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 80026f6:	4a1e      	ldr	r2, [pc, #120]	@ (8002770 <HAL_GPIO_Init+0x2b8>)
 80026f8:	2384      	movs	r3, #132	@ 0x84
 80026fa:	58d3      	ldr	r3, [r2, r3]
 80026fc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80026fe:	68fb      	ldr	r3, [r7, #12]
 8002700:	43da      	mvns	r2, r3
 8002702:	693b      	ldr	r3, [r7, #16]
 8002704:	4013      	ands	r3, r2
 8002706:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002708:	683b      	ldr	r3, [r7, #0]
 800270a:	685a      	ldr	r2, [r3, #4]
 800270c:	2380      	movs	r3, #128	@ 0x80
 800270e:	029b      	lsls	r3, r3, #10
 8002710:	4013      	ands	r3, r2
 8002712:	d003      	beq.n	800271c <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 8002714:	693a      	ldr	r2, [r7, #16]
 8002716:	68fb      	ldr	r3, [r7, #12]
 8002718:	4313      	orrs	r3, r2
 800271a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800271c:	4914      	ldr	r1, [pc, #80]	@ (8002770 <HAL_GPIO_Init+0x2b8>)
 800271e:	2284      	movs	r2, #132	@ 0x84
 8002720:	693b      	ldr	r3, [r7, #16]
 8002722:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 8002724:	4a12      	ldr	r2, [pc, #72]	@ (8002770 <HAL_GPIO_Init+0x2b8>)
 8002726:	2380      	movs	r3, #128	@ 0x80
 8002728:	58d3      	ldr	r3, [r2, r3]
 800272a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800272c:	68fb      	ldr	r3, [r7, #12]
 800272e:	43da      	mvns	r2, r3
 8002730:	693b      	ldr	r3, [r7, #16]
 8002732:	4013      	ands	r3, r2
 8002734:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002736:	683b      	ldr	r3, [r7, #0]
 8002738:	685a      	ldr	r2, [r3, #4]
 800273a:	2380      	movs	r3, #128	@ 0x80
 800273c:	025b      	lsls	r3, r3, #9
 800273e:	4013      	ands	r3, r2
 8002740:	d003      	beq.n	800274a <HAL_GPIO_Init+0x292>
        {
          temp |= iocurrent;
 8002742:	693a      	ldr	r2, [r7, #16]
 8002744:	68fb      	ldr	r3, [r7, #12]
 8002746:	4313      	orrs	r3, r2
 8002748:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800274a:	4909      	ldr	r1, [pc, #36]	@ (8002770 <HAL_GPIO_Init+0x2b8>)
 800274c:	2280      	movs	r2, #128	@ 0x80
 800274e:	693b      	ldr	r3, [r7, #16]
 8002750:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 8002752:	697b      	ldr	r3, [r7, #20]
 8002754:	3301      	adds	r3, #1
 8002756:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002758:	683b      	ldr	r3, [r7, #0]
 800275a:	681a      	ldr	r2, [r3, #0]
 800275c:	697b      	ldr	r3, [r7, #20]
 800275e:	40da      	lsrs	r2, r3
 8002760:	1e13      	subs	r3, r2, #0
 8002762:	d000      	beq.n	8002766 <HAL_GPIO_Init+0x2ae>
 8002764:	e6b0      	b.n	80024c8 <HAL_GPIO_Init+0x10>
  }
}
 8002766:	46c0      	nop			@ (mov r8, r8)
 8002768:	46c0      	nop			@ (mov r8, r8)
 800276a:	46bd      	mov	sp, r7
 800276c:	b006      	add	sp, #24
 800276e:	bd80      	pop	{r7, pc}
 8002770:	40021800 	.word	0x40021800
 8002774:	50000400 	.word	0x50000400
 8002778:	50000800 	.word	0x50000800
 800277c:	50000c00 	.word	0x50000c00

08002780 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002780:	b580      	push	{r7, lr}
 8002782:	b084      	sub	sp, #16
 8002784:	af00      	add	r7, sp, #0
 8002786:	6078      	str	r0, [r7, #4]
 8002788:	000a      	movs	r2, r1
 800278a:	1cbb      	adds	r3, r7, #2
 800278c:	801a      	strh	r2, [r3, #0]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	691b      	ldr	r3, [r3, #16]
 8002792:	1cba      	adds	r2, r7, #2
 8002794:	8812      	ldrh	r2, [r2, #0]
 8002796:	4013      	ands	r3, r2
 8002798:	d004      	beq.n	80027a4 <HAL_GPIO_ReadPin+0x24>
  {
    bitstatus = GPIO_PIN_SET;
 800279a:	230f      	movs	r3, #15
 800279c:	18fb      	adds	r3, r7, r3
 800279e:	2201      	movs	r2, #1
 80027a0:	701a      	strb	r2, [r3, #0]
 80027a2:	e003      	b.n	80027ac <HAL_GPIO_ReadPin+0x2c>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80027a4:	230f      	movs	r3, #15
 80027a6:	18fb      	adds	r3, r7, r3
 80027a8:	2200      	movs	r2, #0
 80027aa:	701a      	strb	r2, [r3, #0]
  }
  return bitstatus;
 80027ac:	230f      	movs	r3, #15
 80027ae:	18fb      	adds	r3, r7, r3
 80027b0:	781b      	ldrb	r3, [r3, #0]
}
 80027b2:	0018      	movs	r0, r3
 80027b4:	46bd      	mov	sp, r7
 80027b6:	b004      	add	sp, #16
 80027b8:	bd80      	pop	{r7, pc}

080027ba <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80027ba:	b580      	push	{r7, lr}
 80027bc:	b082      	sub	sp, #8
 80027be:	af00      	add	r7, sp, #0
 80027c0:	6078      	str	r0, [r7, #4]
 80027c2:	0008      	movs	r0, r1
 80027c4:	0011      	movs	r1, r2
 80027c6:	1cbb      	adds	r3, r7, #2
 80027c8:	1c02      	adds	r2, r0, #0
 80027ca:	801a      	strh	r2, [r3, #0]
 80027cc:	1c7b      	adds	r3, r7, #1
 80027ce:	1c0a      	adds	r2, r1, #0
 80027d0:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80027d2:	1c7b      	adds	r3, r7, #1
 80027d4:	781b      	ldrb	r3, [r3, #0]
 80027d6:	2b00      	cmp	r3, #0
 80027d8:	d004      	beq.n	80027e4 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80027da:	1cbb      	adds	r3, r7, #2
 80027dc:	881a      	ldrh	r2, [r3, #0]
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80027e2:	e003      	b.n	80027ec <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80027e4:	1cbb      	adds	r3, r7, #2
 80027e6:	881a      	ldrh	r2, [r3, #0]
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80027ec:	46c0      	nop			@ (mov r8, r8)
 80027ee:	46bd      	mov	sp, r7
 80027f0:	b002      	add	sp, #8
 80027f2:	bd80      	pop	{r7, pc}

080027f4 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80027f4:	b580      	push	{r7, lr}
 80027f6:	b084      	sub	sp, #16
 80027f8:	af00      	add	r7, sp, #0
 80027fa:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 80027fc:	4b19      	ldr	r3, [pc, #100]	@ (8002864 <HAL_PWREx_ControlVoltageScaling+0x70>)
 80027fe:	681b      	ldr	r3, [r3, #0]
 8002800:	4a19      	ldr	r2, [pc, #100]	@ (8002868 <HAL_PWREx_ControlVoltageScaling+0x74>)
 8002802:	4013      	ands	r3, r2
 8002804:	0019      	movs	r1, r3
 8002806:	4b17      	ldr	r3, [pc, #92]	@ (8002864 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8002808:	687a      	ldr	r2, [r7, #4]
 800280a:	430a      	orrs	r2, r1
 800280c:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800280e:	687a      	ldr	r2, [r7, #4]
 8002810:	2380      	movs	r3, #128	@ 0x80
 8002812:	009b      	lsls	r3, r3, #2
 8002814:	429a      	cmp	r2, r3
 8002816:	d11f      	bne.n	8002858 <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 8002818:	4b14      	ldr	r3, [pc, #80]	@ (800286c <HAL_PWREx_ControlVoltageScaling+0x78>)
 800281a:	681a      	ldr	r2, [r3, #0]
 800281c:	0013      	movs	r3, r2
 800281e:	005b      	lsls	r3, r3, #1
 8002820:	189b      	adds	r3, r3, r2
 8002822:	005b      	lsls	r3, r3, #1
 8002824:	4912      	ldr	r1, [pc, #72]	@ (8002870 <HAL_PWREx_ControlVoltageScaling+0x7c>)
 8002826:	0018      	movs	r0, r3
 8002828:	f7fd fc74 	bl	8000114 <__udivsi3>
 800282c:	0003      	movs	r3, r0
 800282e:	3301      	adds	r3, #1
 8002830:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002832:	e008      	b.n	8002846 <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 8002834:	68fb      	ldr	r3, [r7, #12]
 8002836:	2b00      	cmp	r3, #0
 8002838:	d003      	beq.n	8002842 <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 800283a:	68fb      	ldr	r3, [r7, #12]
 800283c:	3b01      	subs	r3, #1
 800283e:	60fb      	str	r3, [r7, #12]
 8002840:	e001      	b.n	8002846 <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 8002842:	2303      	movs	r3, #3
 8002844:	e009      	b.n	800285a <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002846:	4b07      	ldr	r3, [pc, #28]	@ (8002864 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8002848:	695a      	ldr	r2, [r3, #20]
 800284a:	2380      	movs	r3, #128	@ 0x80
 800284c:	00db      	lsls	r3, r3, #3
 800284e:	401a      	ands	r2, r3
 8002850:	2380      	movs	r3, #128	@ 0x80
 8002852:	00db      	lsls	r3, r3, #3
 8002854:	429a      	cmp	r2, r3
 8002856:	d0ed      	beq.n	8002834 <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 8002858:	2300      	movs	r3, #0
}
 800285a:	0018      	movs	r0, r3
 800285c:	46bd      	mov	sp, r7
 800285e:	b004      	add	sp, #16
 8002860:	bd80      	pop	{r7, pc}
 8002862:	46c0      	nop			@ (mov r8, r8)
 8002864:	40007000 	.word	0x40007000
 8002868:	fffff9ff 	.word	0xfffff9ff
 800286c:	20000000 	.word	0x20000000
 8002870:	000f4240 	.word	0x000f4240

08002874 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 8002874:	b580      	push	{r7, lr}
 8002876:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE));
 8002878:	4b03      	ldr	r3, [pc, #12]	@ (8002888 <LL_RCC_GetAPB1Prescaler+0x14>)
 800287a:	689a      	ldr	r2, [r3, #8]
 800287c:	23e0      	movs	r3, #224	@ 0xe0
 800287e:	01db      	lsls	r3, r3, #7
 8002880:	4013      	ands	r3, r2
}
 8002882:	0018      	movs	r0, r3
 8002884:	46bd      	mov	sp, r7
 8002886:	bd80      	pop	{r7, pc}
 8002888:	40021000 	.word	0x40021000

0800288c <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800288c:	b580      	push	{r7, lr}
 800288e:	b088      	sub	sp, #32
 8002890:	af00      	add	r7, sp, #0
 8002892:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	2b00      	cmp	r3, #0
 8002898:	d101      	bne.n	800289e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800289a:	2301      	movs	r3, #1
 800289c:	e2f3      	b.n	8002e86 <HAL_RCC_OscConfig+0x5fa>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	681b      	ldr	r3, [r3, #0]
 80028a2:	2201      	movs	r2, #1
 80028a4:	4013      	ands	r3, r2
 80028a6:	d100      	bne.n	80028aa <HAL_RCC_OscConfig+0x1e>
 80028a8:	e07c      	b.n	80029a4 <HAL_RCC_OscConfig+0x118>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80028aa:	4bc3      	ldr	r3, [pc, #780]	@ (8002bb8 <HAL_RCC_OscConfig+0x32c>)
 80028ac:	689b      	ldr	r3, [r3, #8]
 80028ae:	2238      	movs	r2, #56	@ 0x38
 80028b0:	4013      	ands	r3, r2
 80028b2:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80028b4:	4bc0      	ldr	r3, [pc, #768]	@ (8002bb8 <HAL_RCC_OscConfig+0x32c>)
 80028b6:	68db      	ldr	r3, [r3, #12]
 80028b8:	2203      	movs	r2, #3
 80028ba:	4013      	ands	r3, r2
 80028bc:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 80028be:	69bb      	ldr	r3, [r7, #24]
 80028c0:	2b10      	cmp	r3, #16
 80028c2:	d102      	bne.n	80028ca <HAL_RCC_OscConfig+0x3e>
 80028c4:	697b      	ldr	r3, [r7, #20]
 80028c6:	2b03      	cmp	r3, #3
 80028c8:	d002      	beq.n	80028d0 <HAL_RCC_OscConfig+0x44>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 80028ca:	69bb      	ldr	r3, [r7, #24]
 80028cc:	2b08      	cmp	r3, #8
 80028ce:	d10b      	bne.n	80028e8 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80028d0:	4bb9      	ldr	r3, [pc, #740]	@ (8002bb8 <HAL_RCC_OscConfig+0x32c>)
 80028d2:	681a      	ldr	r2, [r3, #0]
 80028d4:	2380      	movs	r3, #128	@ 0x80
 80028d6:	029b      	lsls	r3, r3, #10
 80028d8:	4013      	ands	r3, r2
 80028da:	d062      	beq.n	80029a2 <HAL_RCC_OscConfig+0x116>
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	685b      	ldr	r3, [r3, #4]
 80028e0:	2b00      	cmp	r3, #0
 80028e2:	d15e      	bne.n	80029a2 <HAL_RCC_OscConfig+0x116>
      {
        return HAL_ERROR;
 80028e4:	2301      	movs	r3, #1
 80028e6:	e2ce      	b.n	8002e86 <HAL_RCC_OscConfig+0x5fa>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	685a      	ldr	r2, [r3, #4]
 80028ec:	2380      	movs	r3, #128	@ 0x80
 80028ee:	025b      	lsls	r3, r3, #9
 80028f0:	429a      	cmp	r2, r3
 80028f2:	d107      	bne.n	8002904 <HAL_RCC_OscConfig+0x78>
 80028f4:	4bb0      	ldr	r3, [pc, #704]	@ (8002bb8 <HAL_RCC_OscConfig+0x32c>)
 80028f6:	681a      	ldr	r2, [r3, #0]
 80028f8:	4baf      	ldr	r3, [pc, #700]	@ (8002bb8 <HAL_RCC_OscConfig+0x32c>)
 80028fa:	2180      	movs	r1, #128	@ 0x80
 80028fc:	0249      	lsls	r1, r1, #9
 80028fe:	430a      	orrs	r2, r1
 8002900:	601a      	str	r2, [r3, #0]
 8002902:	e020      	b.n	8002946 <HAL_RCC_OscConfig+0xba>
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	685a      	ldr	r2, [r3, #4]
 8002908:	23a0      	movs	r3, #160	@ 0xa0
 800290a:	02db      	lsls	r3, r3, #11
 800290c:	429a      	cmp	r2, r3
 800290e:	d10e      	bne.n	800292e <HAL_RCC_OscConfig+0xa2>
 8002910:	4ba9      	ldr	r3, [pc, #676]	@ (8002bb8 <HAL_RCC_OscConfig+0x32c>)
 8002912:	681a      	ldr	r2, [r3, #0]
 8002914:	4ba8      	ldr	r3, [pc, #672]	@ (8002bb8 <HAL_RCC_OscConfig+0x32c>)
 8002916:	2180      	movs	r1, #128	@ 0x80
 8002918:	02c9      	lsls	r1, r1, #11
 800291a:	430a      	orrs	r2, r1
 800291c:	601a      	str	r2, [r3, #0]
 800291e:	4ba6      	ldr	r3, [pc, #664]	@ (8002bb8 <HAL_RCC_OscConfig+0x32c>)
 8002920:	681a      	ldr	r2, [r3, #0]
 8002922:	4ba5      	ldr	r3, [pc, #660]	@ (8002bb8 <HAL_RCC_OscConfig+0x32c>)
 8002924:	2180      	movs	r1, #128	@ 0x80
 8002926:	0249      	lsls	r1, r1, #9
 8002928:	430a      	orrs	r2, r1
 800292a:	601a      	str	r2, [r3, #0]
 800292c:	e00b      	b.n	8002946 <HAL_RCC_OscConfig+0xba>
 800292e:	4ba2      	ldr	r3, [pc, #648]	@ (8002bb8 <HAL_RCC_OscConfig+0x32c>)
 8002930:	681a      	ldr	r2, [r3, #0]
 8002932:	4ba1      	ldr	r3, [pc, #644]	@ (8002bb8 <HAL_RCC_OscConfig+0x32c>)
 8002934:	49a1      	ldr	r1, [pc, #644]	@ (8002bbc <HAL_RCC_OscConfig+0x330>)
 8002936:	400a      	ands	r2, r1
 8002938:	601a      	str	r2, [r3, #0]
 800293a:	4b9f      	ldr	r3, [pc, #636]	@ (8002bb8 <HAL_RCC_OscConfig+0x32c>)
 800293c:	681a      	ldr	r2, [r3, #0]
 800293e:	4b9e      	ldr	r3, [pc, #632]	@ (8002bb8 <HAL_RCC_OscConfig+0x32c>)
 8002940:	499f      	ldr	r1, [pc, #636]	@ (8002bc0 <HAL_RCC_OscConfig+0x334>)
 8002942:	400a      	ands	r2, r1
 8002944:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	685b      	ldr	r3, [r3, #4]
 800294a:	2b00      	cmp	r3, #0
 800294c:	d014      	beq.n	8002978 <HAL_RCC_OscConfig+0xec>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800294e:	f7fe fdbb 	bl	80014c8 <HAL_GetTick>
 8002952:	0003      	movs	r3, r0
 8002954:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002956:	e008      	b.n	800296a <HAL_RCC_OscConfig+0xde>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002958:	f7fe fdb6 	bl	80014c8 <HAL_GetTick>
 800295c:	0002      	movs	r2, r0
 800295e:	693b      	ldr	r3, [r7, #16]
 8002960:	1ad3      	subs	r3, r2, r3
 8002962:	2b64      	cmp	r3, #100	@ 0x64
 8002964:	d901      	bls.n	800296a <HAL_RCC_OscConfig+0xde>
          {
            return HAL_TIMEOUT;
 8002966:	2303      	movs	r3, #3
 8002968:	e28d      	b.n	8002e86 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800296a:	4b93      	ldr	r3, [pc, #588]	@ (8002bb8 <HAL_RCC_OscConfig+0x32c>)
 800296c:	681a      	ldr	r2, [r3, #0]
 800296e:	2380      	movs	r3, #128	@ 0x80
 8002970:	029b      	lsls	r3, r3, #10
 8002972:	4013      	ands	r3, r2
 8002974:	d0f0      	beq.n	8002958 <HAL_RCC_OscConfig+0xcc>
 8002976:	e015      	b.n	80029a4 <HAL_RCC_OscConfig+0x118>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002978:	f7fe fda6 	bl	80014c8 <HAL_GetTick>
 800297c:	0003      	movs	r3, r0
 800297e:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002980:	e008      	b.n	8002994 <HAL_RCC_OscConfig+0x108>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002982:	f7fe fda1 	bl	80014c8 <HAL_GetTick>
 8002986:	0002      	movs	r2, r0
 8002988:	693b      	ldr	r3, [r7, #16]
 800298a:	1ad3      	subs	r3, r2, r3
 800298c:	2b64      	cmp	r3, #100	@ 0x64
 800298e:	d901      	bls.n	8002994 <HAL_RCC_OscConfig+0x108>
          {
            return HAL_TIMEOUT;
 8002990:	2303      	movs	r3, #3
 8002992:	e278      	b.n	8002e86 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002994:	4b88      	ldr	r3, [pc, #544]	@ (8002bb8 <HAL_RCC_OscConfig+0x32c>)
 8002996:	681a      	ldr	r2, [r3, #0]
 8002998:	2380      	movs	r3, #128	@ 0x80
 800299a:	029b      	lsls	r3, r3, #10
 800299c:	4013      	ands	r3, r2
 800299e:	d1f0      	bne.n	8002982 <HAL_RCC_OscConfig+0xf6>
 80029a0:	e000      	b.n	80029a4 <HAL_RCC_OscConfig+0x118>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80029a2:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	681b      	ldr	r3, [r3, #0]
 80029a8:	2202      	movs	r2, #2
 80029aa:	4013      	ands	r3, r2
 80029ac:	d100      	bne.n	80029b0 <HAL_RCC_OscConfig+0x124>
 80029ae:	e099      	b.n	8002ae4 <HAL_RCC_OscConfig+0x258>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80029b0:	4b81      	ldr	r3, [pc, #516]	@ (8002bb8 <HAL_RCC_OscConfig+0x32c>)
 80029b2:	689b      	ldr	r3, [r3, #8]
 80029b4:	2238      	movs	r2, #56	@ 0x38
 80029b6:	4013      	ands	r3, r2
 80029b8:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80029ba:	4b7f      	ldr	r3, [pc, #508]	@ (8002bb8 <HAL_RCC_OscConfig+0x32c>)
 80029bc:	68db      	ldr	r3, [r3, #12]
 80029be:	2203      	movs	r2, #3
 80029c0:	4013      	ands	r3, r2
 80029c2:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 80029c4:	69bb      	ldr	r3, [r7, #24]
 80029c6:	2b10      	cmp	r3, #16
 80029c8:	d102      	bne.n	80029d0 <HAL_RCC_OscConfig+0x144>
 80029ca:	697b      	ldr	r3, [r7, #20]
 80029cc:	2b02      	cmp	r3, #2
 80029ce:	d002      	beq.n	80029d6 <HAL_RCC_OscConfig+0x14a>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 80029d0:	69bb      	ldr	r3, [r7, #24]
 80029d2:	2b00      	cmp	r3, #0
 80029d4:	d135      	bne.n	8002a42 <HAL_RCC_OscConfig+0x1b6>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80029d6:	4b78      	ldr	r3, [pc, #480]	@ (8002bb8 <HAL_RCC_OscConfig+0x32c>)
 80029d8:	681a      	ldr	r2, [r3, #0]
 80029da:	2380      	movs	r3, #128	@ 0x80
 80029dc:	00db      	lsls	r3, r3, #3
 80029de:	4013      	ands	r3, r2
 80029e0:	d005      	beq.n	80029ee <HAL_RCC_OscConfig+0x162>
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	68db      	ldr	r3, [r3, #12]
 80029e6:	2b00      	cmp	r3, #0
 80029e8:	d101      	bne.n	80029ee <HAL_RCC_OscConfig+0x162>
      {
        return HAL_ERROR;
 80029ea:	2301      	movs	r3, #1
 80029ec:	e24b      	b.n	8002e86 <HAL_RCC_OscConfig+0x5fa>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80029ee:	4b72      	ldr	r3, [pc, #456]	@ (8002bb8 <HAL_RCC_OscConfig+0x32c>)
 80029f0:	685b      	ldr	r3, [r3, #4]
 80029f2:	4a74      	ldr	r2, [pc, #464]	@ (8002bc4 <HAL_RCC_OscConfig+0x338>)
 80029f4:	4013      	ands	r3, r2
 80029f6:	0019      	movs	r1, r3
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	695b      	ldr	r3, [r3, #20]
 80029fc:	021a      	lsls	r2, r3, #8
 80029fe:	4b6e      	ldr	r3, [pc, #440]	@ (8002bb8 <HAL_RCC_OscConfig+0x32c>)
 8002a00:	430a      	orrs	r2, r1
 8002a02:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002a04:	69bb      	ldr	r3, [r7, #24]
 8002a06:	2b00      	cmp	r3, #0
 8002a08:	d112      	bne.n	8002a30 <HAL_RCC_OscConfig+0x1a4>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8002a0a:	4b6b      	ldr	r3, [pc, #428]	@ (8002bb8 <HAL_RCC_OscConfig+0x32c>)
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	4a6e      	ldr	r2, [pc, #440]	@ (8002bc8 <HAL_RCC_OscConfig+0x33c>)
 8002a10:	4013      	ands	r3, r2
 8002a12:	0019      	movs	r1, r3
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	691a      	ldr	r2, [r3, #16]
 8002a18:	4b67      	ldr	r3, [pc, #412]	@ (8002bb8 <HAL_RCC_OscConfig+0x32c>)
 8002a1a:	430a      	orrs	r2, r1
 8002a1c:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 8002a1e:	4b66      	ldr	r3, [pc, #408]	@ (8002bb8 <HAL_RCC_OscConfig+0x32c>)
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	0adb      	lsrs	r3, r3, #11
 8002a24:	2207      	movs	r2, #7
 8002a26:	4013      	ands	r3, r2
 8002a28:	4a68      	ldr	r2, [pc, #416]	@ (8002bcc <HAL_RCC_OscConfig+0x340>)
 8002a2a:	40da      	lsrs	r2, r3
 8002a2c:	4b68      	ldr	r3, [pc, #416]	@ (8002bd0 <HAL_RCC_OscConfig+0x344>)
 8002a2e:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8002a30:	4b68      	ldr	r3, [pc, #416]	@ (8002bd4 <HAL_RCC_OscConfig+0x348>)
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	0018      	movs	r0, r3
 8002a36:	f7fe fceb 	bl	8001410 <HAL_InitTick>
 8002a3a:	1e03      	subs	r3, r0, #0
 8002a3c:	d051      	beq.n	8002ae2 <HAL_RCC_OscConfig+0x256>
        {
          return HAL_ERROR;
 8002a3e:	2301      	movs	r3, #1
 8002a40:	e221      	b.n	8002e86 <HAL_RCC_OscConfig+0x5fa>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	68db      	ldr	r3, [r3, #12]
 8002a46:	2b00      	cmp	r3, #0
 8002a48:	d030      	beq.n	8002aac <HAL_RCC_OscConfig+0x220>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8002a4a:	4b5b      	ldr	r3, [pc, #364]	@ (8002bb8 <HAL_RCC_OscConfig+0x32c>)
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	4a5e      	ldr	r2, [pc, #376]	@ (8002bc8 <HAL_RCC_OscConfig+0x33c>)
 8002a50:	4013      	ands	r3, r2
 8002a52:	0019      	movs	r1, r3
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	691a      	ldr	r2, [r3, #16]
 8002a58:	4b57      	ldr	r3, [pc, #348]	@ (8002bb8 <HAL_RCC_OscConfig+0x32c>)
 8002a5a:	430a      	orrs	r2, r1
 8002a5c:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 8002a5e:	4b56      	ldr	r3, [pc, #344]	@ (8002bb8 <HAL_RCC_OscConfig+0x32c>)
 8002a60:	681a      	ldr	r2, [r3, #0]
 8002a62:	4b55      	ldr	r3, [pc, #340]	@ (8002bb8 <HAL_RCC_OscConfig+0x32c>)
 8002a64:	2180      	movs	r1, #128	@ 0x80
 8002a66:	0049      	lsls	r1, r1, #1
 8002a68:	430a      	orrs	r2, r1
 8002a6a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a6c:	f7fe fd2c 	bl	80014c8 <HAL_GetTick>
 8002a70:	0003      	movs	r3, r0
 8002a72:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002a74:	e008      	b.n	8002a88 <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002a76:	f7fe fd27 	bl	80014c8 <HAL_GetTick>
 8002a7a:	0002      	movs	r2, r0
 8002a7c:	693b      	ldr	r3, [r7, #16]
 8002a7e:	1ad3      	subs	r3, r2, r3
 8002a80:	2b02      	cmp	r3, #2
 8002a82:	d901      	bls.n	8002a88 <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 8002a84:	2303      	movs	r3, #3
 8002a86:	e1fe      	b.n	8002e86 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002a88:	4b4b      	ldr	r3, [pc, #300]	@ (8002bb8 <HAL_RCC_OscConfig+0x32c>)
 8002a8a:	681a      	ldr	r2, [r3, #0]
 8002a8c:	2380      	movs	r3, #128	@ 0x80
 8002a8e:	00db      	lsls	r3, r3, #3
 8002a90:	4013      	ands	r3, r2
 8002a92:	d0f0      	beq.n	8002a76 <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002a94:	4b48      	ldr	r3, [pc, #288]	@ (8002bb8 <HAL_RCC_OscConfig+0x32c>)
 8002a96:	685b      	ldr	r3, [r3, #4]
 8002a98:	4a4a      	ldr	r2, [pc, #296]	@ (8002bc4 <HAL_RCC_OscConfig+0x338>)
 8002a9a:	4013      	ands	r3, r2
 8002a9c:	0019      	movs	r1, r3
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	695b      	ldr	r3, [r3, #20]
 8002aa2:	021a      	lsls	r2, r3, #8
 8002aa4:	4b44      	ldr	r3, [pc, #272]	@ (8002bb8 <HAL_RCC_OscConfig+0x32c>)
 8002aa6:	430a      	orrs	r2, r1
 8002aa8:	605a      	str	r2, [r3, #4]
 8002aaa:	e01b      	b.n	8002ae4 <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 8002aac:	4b42      	ldr	r3, [pc, #264]	@ (8002bb8 <HAL_RCC_OscConfig+0x32c>)
 8002aae:	681a      	ldr	r2, [r3, #0]
 8002ab0:	4b41      	ldr	r3, [pc, #260]	@ (8002bb8 <HAL_RCC_OscConfig+0x32c>)
 8002ab2:	4949      	ldr	r1, [pc, #292]	@ (8002bd8 <HAL_RCC_OscConfig+0x34c>)
 8002ab4:	400a      	ands	r2, r1
 8002ab6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ab8:	f7fe fd06 	bl	80014c8 <HAL_GetTick>
 8002abc:	0003      	movs	r3, r0
 8002abe:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002ac0:	e008      	b.n	8002ad4 <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002ac2:	f7fe fd01 	bl	80014c8 <HAL_GetTick>
 8002ac6:	0002      	movs	r2, r0
 8002ac8:	693b      	ldr	r3, [r7, #16]
 8002aca:	1ad3      	subs	r3, r2, r3
 8002acc:	2b02      	cmp	r3, #2
 8002ace:	d901      	bls.n	8002ad4 <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 8002ad0:	2303      	movs	r3, #3
 8002ad2:	e1d8      	b.n	8002e86 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002ad4:	4b38      	ldr	r3, [pc, #224]	@ (8002bb8 <HAL_RCC_OscConfig+0x32c>)
 8002ad6:	681a      	ldr	r2, [r3, #0]
 8002ad8:	2380      	movs	r3, #128	@ 0x80
 8002ada:	00db      	lsls	r3, r3, #3
 8002adc:	4013      	ands	r3, r2
 8002ade:	d1f0      	bne.n	8002ac2 <HAL_RCC_OscConfig+0x236>
 8002ae0:	e000      	b.n	8002ae4 <HAL_RCC_OscConfig+0x258>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002ae2:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	681b      	ldr	r3, [r3, #0]
 8002ae8:	2208      	movs	r2, #8
 8002aea:	4013      	ands	r3, r2
 8002aec:	d047      	beq.n	8002b7e <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8002aee:	4b32      	ldr	r3, [pc, #200]	@ (8002bb8 <HAL_RCC_OscConfig+0x32c>)
 8002af0:	689b      	ldr	r3, [r3, #8]
 8002af2:	2238      	movs	r2, #56	@ 0x38
 8002af4:	4013      	ands	r3, r2
 8002af6:	2b18      	cmp	r3, #24
 8002af8:	d10a      	bne.n	8002b10 <HAL_RCC_OscConfig+0x284>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 8002afa:	4b2f      	ldr	r3, [pc, #188]	@ (8002bb8 <HAL_RCC_OscConfig+0x32c>)
 8002afc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002afe:	2202      	movs	r2, #2
 8002b00:	4013      	ands	r3, r2
 8002b02:	d03c      	beq.n	8002b7e <HAL_RCC_OscConfig+0x2f2>
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	699b      	ldr	r3, [r3, #24]
 8002b08:	2b00      	cmp	r3, #0
 8002b0a:	d138      	bne.n	8002b7e <HAL_RCC_OscConfig+0x2f2>
      {
        return HAL_ERROR;
 8002b0c:	2301      	movs	r3, #1
 8002b0e:	e1ba      	b.n	8002e86 <HAL_RCC_OscConfig+0x5fa>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	699b      	ldr	r3, [r3, #24]
 8002b14:	2b00      	cmp	r3, #0
 8002b16:	d019      	beq.n	8002b4c <HAL_RCC_OscConfig+0x2c0>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 8002b18:	4b27      	ldr	r3, [pc, #156]	@ (8002bb8 <HAL_RCC_OscConfig+0x32c>)
 8002b1a:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8002b1c:	4b26      	ldr	r3, [pc, #152]	@ (8002bb8 <HAL_RCC_OscConfig+0x32c>)
 8002b1e:	2101      	movs	r1, #1
 8002b20:	430a      	orrs	r2, r1
 8002b22:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b24:	f7fe fcd0 	bl	80014c8 <HAL_GetTick>
 8002b28:	0003      	movs	r3, r0
 8002b2a:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002b2c:	e008      	b.n	8002b40 <HAL_RCC_OscConfig+0x2b4>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002b2e:	f7fe fccb 	bl	80014c8 <HAL_GetTick>
 8002b32:	0002      	movs	r2, r0
 8002b34:	693b      	ldr	r3, [r7, #16]
 8002b36:	1ad3      	subs	r3, r2, r3
 8002b38:	2b02      	cmp	r3, #2
 8002b3a:	d901      	bls.n	8002b40 <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 8002b3c:	2303      	movs	r3, #3
 8002b3e:	e1a2      	b.n	8002e86 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002b40:	4b1d      	ldr	r3, [pc, #116]	@ (8002bb8 <HAL_RCC_OscConfig+0x32c>)
 8002b42:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002b44:	2202      	movs	r2, #2
 8002b46:	4013      	ands	r3, r2
 8002b48:	d0f1      	beq.n	8002b2e <HAL_RCC_OscConfig+0x2a2>
 8002b4a:	e018      	b.n	8002b7e <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 8002b4c:	4b1a      	ldr	r3, [pc, #104]	@ (8002bb8 <HAL_RCC_OscConfig+0x32c>)
 8002b4e:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8002b50:	4b19      	ldr	r3, [pc, #100]	@ (8002bb8 <HAL_RCC_OscConfig+0x32c>)
 8002b52:	2101      	movs	r1, #1
 8002b54:	438a      	bics	r2, r1
 8002b56:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b58:	f7fe fcb6 	bl	80014c8 <HAL_GetTick>
 8002b5c:	0003      	movs	r3, r0
 8002b5e:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002b60:	e008      	b.n	8002b74 <HAL_RCC_OscConfig+0x2e8>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002b62:	f7fe fcb1 	bl	80014c8 <HAL_GetTick>
 8002b66:	0002      	movs	r2, r0
 8002b68:	693b      	ldr	r3, [r7, #16]
 8002b6a:	1ad3      	subs	r3, r2, r3
 8002b6c:	2b02      	cmp	r3, #2
 8002b6e:	d901      	bls.n	8002b74 <HAL_RCC_OscConfig+0x2e8>
          {
            return HAL_TIMEOUT;
 8002b70:	2303      	movs	r3, #3
 8002b72:	e188      	b.n	8002e86 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002b74:	4b10      	ldr	r3, [pc, #64]	@ (8002bb8 <HAL_RCC_OscConfig+0x32c>)
 8002b76:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002b78:	2202      	movs	r2, #2
 8002b7a:	4013      	ands	r3, r2
 8002b7c:	d1f1      	bne.n	8002b62 <HAL_RCC_OscConfig+0x2d6>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	681b      	ldr	r3, [r3, #0]
 8002b82:	2204      	movs	r2, #4
 8002b84:	4013      	ands	r3, r2
 8002b86:	d100      	bne.n	8002b8a <HAL_RCC_OscConfig+0x2fe>
 8002b88:	e0c6      	b.n	8002d18 <HAL_RCC_OscConfig+0x48c>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002b8a:	231f      	movs	r3, #31
 8002b8c:	18fb      	adds	r3, r7, r3
 8002b8e:	2200      	movs	r2, #0
 8002b90:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8002b92:	4b09      	ldr	r3, [pc, #36]	@ (8002bb8 <HAL_RCC_OscConfig+0x32c>)
 8002b94:	689b      	ldr	r3, [r3, #8]
 8002b96:	2238      	movs	r2, #56	@ 0x38
 8002b98:	4013      	ands	r3, r2
 8002b9a:	2b20      	cmp	r3, #32
 8002b9c:	d11e      	bne.n	8002bdc <HAL_RCC_OscConfig+0x350>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 8002b9e:	4b06      	ldr	r3, [pc, #24]	@ (8002bb8 <HAL_RCC_OscConfig+0x32c>)
 8002ba0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002ba2:	2202      	movs	r2, #2
 8002ba4:	4013      	ands	r3, r2
 8002ba6:	d100      	bne.n	8002baa <HAL_RCC_OscConfig+0x31e>
 8002ba8:	e0b6      	b.n	8002d18 <HAL_RCC_OscConfig+0x48c>
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	689b      	ldr	r3, [r3, #8]
 8002bae:	2b00      	cmp	r3, #0
 8002bb0:	d000      	beq.n	8002bb4 <HAL_RCC_OscConfig+0x328>
 8002bb2:	e0b1      	b.n	8002d18 <HAL_RCC_OscConfig+0x48c>
      {
        return HAL_ERROR;
 8002bb4:	2301      	movs	r3, #1
 8002bb6:	e166      	b.n	8002e86 <HAL_RCC_OscConfig+0x5fa>
 8002bb8:	40021000 	.word	0x40021000
 8002bbc:	fffeffff 	.word	0xfffeffff
 8002bc0:	fffbffff 	.word	0xfffbffff
 8002bc4:	ffff80ff 	.word	0xffff80ff
 8002bc8:	ffffc7ff 	.word	0xffffc7ff
 8002bcc:	00f42400 	.word	0x00f42400
 8002bd0:	20000000 	.word	0x20000000
 8002bd4:	20000004 	.word	0x20000004
 8002bd8:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8002bdc:	4bac      	ldr	r3, [pc, #688]	@ (8002e90 <HAL_RCC_OscConfig+0x604>)
 8002bde:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002be0:	2380      	movs	r3, #128	@ 0x80
 8002be2:	055b      	lsls	r3, r3, #21
 8002be4:	4013      	ands	r3, r2
 8002be6:	d101      	bne.n	8002bec <HAL_RCC_OscConfig+0x360>
 8002be8:	2301      	movs	r3, #1
 8002bea:	e000      	b.n	8002bee <HAL_RCC_OscConfig+0x362>
 8002bec:	2300      	movs	r3, #0
 8002bee:	2b00      	cmp	r3, #0
 8002bf0:	d011      	beq.n	8002c16 <HAL_RCC_OscConfig+0x38a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 8002bf2:	4ba7      	ldr	r3, [pc, #668]	@ (8002e90 <HAL_RCC_OscConfig+0x604>)
 8002bf4:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002bf6:	4ba6      	ldr	r3, [pc, #664]	@ (8002e90 <HAL_RCC_OscConfig+0x604>)
 8002bf8:	2180      	movs	r1, #128	@ 0x80
 8002bfa:	0549      	lsls	r1, r1, #21
 8002bfc:	430a      	orrs	r2, r1
 8002bfe:	63da      	str	r2, [r3, #60]	@ 0x3c
 8002c00:	4ba3      	ldr	r3, [pc, #652]	@ (8002e90 <HAL_RCC_OscConfig+0x604>)
 8002c02:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002c04:	2380      	movs	r3, #128	@ 0x80
 8002c06:	055b      	lsls	r3, r3, #21
 8002c08:	4013      	ands	r3, r2
 8002c0a:	60fb      	str	r3, [r7, #12]
 8002c0c:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 8002c0e:	231f      	movs	r3, #31
 8002c10:	18fb      	adds	r3, r7, r3
 8002c12:	2201      	movs	r2, #1
 8002c14:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002c16:	4b9f      	ldr	r3, [pc, #636]	@ (8002e94 <HAL_RCC_OscConfig+0x608>)
 8002c18:	681a      	ldr	r2, [r3, #0]
 8002c1a:	2380      	movs	r3, #128	@ 0x80
 8002c1c:	005b      	lsls	r3, r3, #1
 8002c1e:	4013      	ands	r3, r2
 8002c20:	d11a      	bne.n	8002c58 <HAL_RCC_OscConfig+0x3cc>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002c22:	4b9c      	ldr	r3, [pc, #624]	@ (8002e94 <HAL_RCC_OscConfig+0x608>)
 8002c24:	681a      	ldr	r2, [r3, #0]
 8002c26:	4b9b      	ldr	r3, [pc, #620]	@ (8002e94 <HAL_RCC_OscConfig+0x608>)
 8002c28:	2180      	movs	r1, #128	@ 0x80
 8002c2a:	0049      	lsls	r1, r1, #1
 8002c2c:	430a      	orrs	r2, r1
 8002c2e:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 8002c30:	f7fe fc4a 	bl	80014c8 <HAL_GetTick>
 8002c34:	0003      	movs	r3, r0
 8002c36:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002c38:	e008      	b.n	8002c4c <HAL_RCC_OscConfig+0x3c0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002c3a:	f7fe fc45 	bl	80014c8 <HAL_GetTick>
 8002c3e:	0002      	movs	r2, r0
 8002c40:	693b      	ldr	r3, [r7, #16]
 8002c42:	1ad3      	subs	r3, r2, r3
 8002c44:	2b02      	cmp	r3, #2
 8002c46:	d901      	bls.n	8002c4c <HAL_RCC_OscConfig+0x3c0>
          {
            return HAL_TIMEOUT;
 8002c48:	2303      	movs	r3, #3
 8002c4a:	e11c      	b.n	8002e86 <HAL_RCC_OscConfig+0x5fa>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002c4c:	4b91      	ldr	r3, [pc, #580]	@ (8002e94 <HAL_RCC_OscConfig+0x608>)
 8002c4e:	681a      	ldr	r2, [r3, #0]
 8002c50:	2380      	movs	r3, #128	@ 0x80
 8002c52:	005b      	lsls	r3, r3, #1
 8002c54:	4013      	ands	r3, r2
 8002c56:	d0f0      	beq.n	8002c3a <HAL_RCC_OscConfig+0x3ae>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	689b      	ldr	r3, [r3, #8]
 8002c5c:	2b01      	cmp	r3, #1
 8002c5e:	d106      	bne.n	8002c6e <HAL_RCC_OscConfig+0x3e2>
 8002c60:	4b8b      	ldr	r3, [pc, #556]	@ (8002e90 <HAL_RCC_OscConfig+0x604>)
 8002c62:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8002c64:	4b8a      	ldr	r3, [pc, #552]	@ (8002e90 <HAL_RCC_OscConfig+0x604>)
 8002c66:	2101      	movs	r1, #1
 8002c68:	430a      	orrs	r2, r1
 8002c6a:	65da      	str	r2, [r3, #92]	@ 0x5c
 8002c6c:	e01c      	b.n	8002ca8 <HAL_RCC_OscConfig+0x41c>
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	689b      	ldr	r3, [r3, #8]
 8002c72:	2b05      	cmp	r3, #5
 8002c74:	d10c      	bne.n	8002c90 <HAL_RCC_OscConfig+0x404>
 8002c76:	4b86      	ldr	r3, [pc, #536]	@ (8002e90 <HAL_RCC_OscConfig+0x604>)
 8002c78:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8002c7a:	4b85      	ldr	r3, [pc, #532]	@ (8002e90 <HAL_RCC_OscConfig+0x604>)
 8002c7c:	2104      	movs	r1, #4
 8002c7e:	430a      	orrs	r2, r1
 8002c80:	65da      	str	r2, [r3, #92]	@ 0x5c
 8002c82:	4b83      	ldr	r3, [pc, #524]	@ (8002e90 <HAL_RCC_OscConfig+0x604>)
 8002c84:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8002c86:	4b82      	ldr	r3, [pc, #520]	@ (8002e90 <HAL_RCC_OscConfig+0x604>)
 8002c88:	2101      	movs	r1, #1
 8002c8a:	430a      	orrs	r2, r1
 8002c8c:	65da      	str	r2, [r3, #92]	@ 0x5c
 8002c8e:	e00b      	b.n	8002ca8 <HAL_RCC_OscConfig+0x41c>
 8002c90:	4b7f      	ldr	r3, [pc, #508]	@ (8002e90 <HAL_RCC_OscConfig+0x604>)
 8002c92:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8002c94:	4b7e      	ldr	r3, [pc, #504]	@ (8002e90 <HAL_RCC_OscConfig+0x604>)
 8002c96:	2101      	movs	r1, #1
 8002c98:	438a      	bics	r2, r1
 8002c9a:	65da      	str	r2, [r3, #92]	@ 0x5c
 8002c9c:	4b7c      	ldr	r3, [pc, #496]	@ (8002e90 <HAL_RCC_OscConfig+0x604>)
 8002c9e:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8002ca0:	4b7b      	ldr	r3, [pc, #492]	@ (8002e90 <HAL_RCC_OscConfig+0x604>)
 8002ca2:	2104      	movs	r1, #4
 8002ca4:	438a      	bics	r2, r1
 8002ca6:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	689b      	ldr	r3, [r3, #8]
 8002cac:	2b00      	cmp	r3, #0
 8002cae:	d014      	beq.n	8002cda <HAL_RCC_OscConfig+0x44e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002cb0:	f7fe fc0a 	bl	80014c8 <HAL_GetTick>
 8002cb4:	0003      	movs	r3, r0
 8002cb6:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002cb8:	e009      	b.n	8002cce <HAL_RCC_OscConfig+0x442>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002cba:	f7fe fc05 	bl	80014c8 <HAL_GetTick>
 8002cbe:	0002      	movs	r2, r0
 8002cc0:	693b      	ldr	r3, [r7, #16]
 8002cc2:	1ad3      	subs	r3, r2, r3
 8002cc4:	4a74      	ldr	r2, [pc, #464]	@ (8002e98 <HAL_RCC_OscConfig+0x60c>)
 8002cc6:	4293      	cmp	r3, r2
 8002cc8:	d901      	bls.n	8002cce <HAL_RCC_OscConfig+0x442>
          {
            return HAL_TIMEOUT;
 8002cca:	2303      	movs	r3, #3
 8002ccc:	e0db      	b.n	8002e86 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002cce:	4b70      	ldr	r3, [pc, #448]	@ (8002e90 <HAL_RCC_OscConfig+0x604>)
 8002cd0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002cd2:	2202      	movs	r2, #2
 8002cd4:	4013      	ands	r3, r2
 8002cd6:	d0f0      	beq.n	8002cba <HAL_RCC_OscConfig+0x42e>
 8002cd8:	e013      	b.n	8002d02 <HAL_RCC_OscConfig+0x476>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002cda:	f7fe fbf5 	bl	80014c8 <HAL_GetTick>
 8002cde:	0003      	movs	r3, r0
 8002ce0:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002ce2:	e009      	b.n	8002cf8 <HAL_RCC_OscConfig+0x46c>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002ce4:	f7fe fbf0 	bl	80014c8 <HAL_GetTick>
 8002ce8:	0002      	movs	r2, r0
 8002cea:	693b      	ldr	r3, [r7, #16]
 8002cec:	1ad3      	subs	r3, r2, r3
 8002cee:	4a6a      	ldr	r2, [pc, #424]	@ (8002e98 <HAL_RCC_OscConfig+0x60c>)
 8002cf0:	4293      	cmp	r3, r2
 8002cf2:	d901      	bls.n	8002cf8 <HAL_RCC_OscConfig+0x46c>
          {
            return HAL_TIMEOUT;
 8002cf4:	2303      	movs	r3, #3
 8002cf6:	e0c6      	b.n	8002e86 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002cf8:	4b65      	ldr	r3, [pc, #404]	@ (8002e90 <HAL_RCC_OscConfig+0x604>)
 8002cfa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002cfc:	2202      	movs	r2, #2
 8002cfe:	4013      	ands	r3, r2
 8002d00:	d1f0      	bne.n	8002ce4 <HAL_RCC_OscConfig+0x458>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 8002d02:	231f      	movs	r3, #31
 8002d04:	18fb      	adds	r3, r7, r3
 8002d06:	781b      	ldrb	r3, [r3, #0]
 8002d08:	2b01      	cmp	r3, #1
 8002d0a:	d105      	bne.n	8002d18 <HAL_RCC_OscConfig+0x48c>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 8002d0c:	4b60      	ldr	r3, [pc, #384]	@ (8002e90 <HAL_RCC_OscConfig+0x604>)
 8002d0e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002d10:	4b5f      	ldr	r3, [pc, #380]	@ (8002e90 <HAL_RCC_OscConfig+0x604>)
 8002d12:	4962      	ldr	r1, [pc, #392]	@ (8002e9c <HAL_RCC_OscConfig+0x610>)
 8002d14:	400a      	ands	r2, r1
 8002d16:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	69db      	ldr	r3, [r3, #28]
 8002d1c:	2b00      	cmp	r3, #0
 8002d1e:	d100      	bne.n	8002d22 <HAL_RCC_OscConfig+0x496>
 8002d20:	e0b0      	b.n	8002e84 <HAL_RCC_OscConfig+0x5f8>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002d22:	4b5b      	ldr	r3, [pc, #364]	@ (8002e90 <HAL_RCC_OscConfig+0x604>)
 8002d24:	689b      	ldr	r3, [r3, #8]
 8002d26:	2238      	movs	r2, #56	@ 0x38
 8002d28:	4013      	ands	r3, r2
 8002d2a:	2b10      	cmp	r3, #16
 8002d2c:	d100      	bne.n	8002d30 <HAL_RCC_OscConfig+0x4a4>
 8002d2e:	e078      	b.n	8002e22 <HAL_RCC_OscConfig+0x596>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	69db      	ldr	r3, [r3, #28]
 8002d34:	2b02      	cmp	r3, #2
 8002d36:	d153      	bne.n	8002de0 <HAL_RCC_OscConfig+0x554>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002d38:	4b55      	ldr	r3, [pc, #340]	@ (8002e90 <HAL_RCC_OscConfig+0x604>)
 8002d3a:	681a      	ldr	r2, [r3, #0]
 8002d3c:	4b54      	ldr	r3, [pc, #336]	@ (8002e90 <HAL_RCC_OscConfig+0x604>)
 8002d3e:	4958      	ldr	r1, [pc, #352]	@ (8002ea0 <HAL_RCC_OscConfig+0x614>)
 8002d40:	400a      	ands	r2, r1
 8002d42:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002d44:	f7fe fbc0 	bl	80014c8 <HAL_GetTick>
 8002d48:	0003      	movs	r3, r0
 8002d4a:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002d4c:	e008      	b.n	8002d60 <HAL_RCC_OscConfig+0x4d4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002d4e:	f7fe fbbb 	bl	80014c8 <HAL_GetTick>
 8002d52:	0002      	movs	r2, r0
 8002d54:	693b      	ldr	r3, [r7, #16]
 8002d56:	1ad3      	subs	r3, r2, r3
 8002d58:	2b02      	cmp	r3, #2
 8002d5a:	d901      	bls.n	8002d60 <HAL_RCC_OscConfig+0x4d4>
          {
            return HAL_TIMEOUT;
 8002d5c:	2303      	movs	r3, #3
 8002d5e:	e092      	b.n	8002e86 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002d60:	4b4b      	ldr	r3, [pc, #300]	@ (8002e90 <HAL_RCC_OscConfig+0x604>)
 8002d62:	681a      	ldr	r2, [r3, #0]
 8002d64:	2380      	movs	r3, #128	@ 0x80
 8002d66:	049b      	lsls	r3, r3, #18
 8002d68:	4013      	ands	r3, r2
 8002d6a:	d1f0      	bne.n	8002d4e <HAL_RCC_OscConfig+0x4c2>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else /* !RCC_PLLQ_SUPPORT */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002d6c:	4b48      	ldr	r3, [pc, #288]	@ (8002e90 <HAL_RCC_OscConfig+0x604>)
 8002d6e:	68db      	ldr	r3, [r3, #12]
 8002d70:	4a4c      	ldr	r2, [pc, #304]	@ (8002ea4 <HAL_RCC_OscConfig+0x618>)
 8002d72:	4013      	ands	r3, r2
 8002d74:	0019      	movs	r1, r3
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	6a1a      	ldr	r2, [r3, #32]
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d7e:	431a      	orrs	r2, r3
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002d84:	021b      	lsls	r3, r3, #8
 8002d86:	431a      	orrs	r2, r3
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002d8c:	431a      	orrs	r2, r3
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d92:	431a      	orrs	r2, r3
 8002d94:	4b3e      	ldr	r3, [pc, #248]	@ (8002e90 <HAL_RCC_OscConfig+0x604>)
 8002d96:	430a      	orrs	r2, r1
 8002d98:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLR);
#endif /* RCC_PLLQ_SUPPORT */

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002d9a:	4b3d      	ldr	r3, [pc, #244]	@ (8002e90 <HAL_RCC_OscConfig+0x604>)
 8002d9c:	681a      	ldr	r2, [r3, #0]
 8002d9e:	4b3c      	ldr	r3, [pc, #240]	@ (8002e90 <HAL_RCC_OscConfig+0x604>)
 8002da0:	2180      	movs	r1, #128	@ 0x80
 8002da2:	0449      	lsls	r1, r1, #17
 8002da4:	430a      	orrs	r2, r1
 8002da6:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 8002da8:	4b39      	ldr	r3, [pc, #228]	@ (8002e90 <HAL_RCC_OscConfig+0x604>)
 8002daa:	68da      	ldr	r2, [r3, #12]
 8002dac:	4b38      	ldr	r3, [pc, #224]	@ (8002e90 <HAL_RCC_OscConfig+0x604>)
 8002dae:	2180      	movs	r1, #128	@ 0x80
 8002db0:	0549      	lsls	r1, r1, #21
 8002db2:	430a      	orrs	r2, r1
 8002db4:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002db6:	f7fe fb87 	bl	80014c8 <HAL_GetTick>
 8002dba:	0003      	movs	r3, r0
 8002dbc:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002dbe:	e008      	b.n	8002dd2 <HAL_RCC_OscConfig+0x546>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002dc0:	f7fe fb82 	bl	80014c8 <HAL_GetTick>
 8002dc4:	0002      	movs	r2, r0
 8002dc6:	693b      	ldr	r3, [r7, #16]
 8002dc8:	1ad3      	subs	r3, r2, r3
 8002dca:	2b02      	cmp	r3, #2
 8002dcc:	d901      	bls.n	8002dd2 <HAL_RCC_OscConfig+0x546>
          {
            return HAL_TIMEOUT;
 8002dce:	2303      	movs	r3, #3
 8002dd0:	e059      	b.n	8002e86 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002dd2:	4b2f      	ldr	r3, [pc, #188]	@ (8002e90 <HAL_RCC_OscConfig+0x604>)
 8002dd4:	681a      	ldr	r2, [r3, #0]
 8002dd6:	2380      	movs	r3, #128	@ 0x80
 8002dd8:	049b      	lsls	r3, r3, #18
 8002dda:	4013      	ands	r3, r2
 8002ddc:	d0f0      	beq.n	8002dc0 <HAL_RCC_OscConfig+0x534>
 8002dde:	e051      	b.n	8002e84 <HAL_RCC_OscConfig+0x5f8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002de0:	4b2b      	ldr	r3, [pc, #172]	@ (8002e90 <HAL_RCC_OscConfig+0x604>)
 8002de2:	681a      	ldr	r2, [r3, #0]
 8002de4:	4b2a      	ldr	r3, [pc, #168]	@ (8002e90 <HAL_RCC_OscConfig+0x604>)
 8002de6:	492e      	ldr	r1, [pc, #184]	@ (8002ea0 <HAL_RCC_OscConfig+0x614>)
 8002de8:	400a      	ands	r2, r1
 8002dea:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002dec:	f7fe fb6c 	bl	80014c8 <HAL_GetTick>
 8002df0:	0003      	movs	r3, r0
 8002df2:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002df4:	e008      	b.n	8002e08 <HAL_RCC_OscConfig+0x57c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002df6:	f7fe fb67 	bl	80014c8 <HAL_GetTick>
 8002dfa:	0002      	movs	r2, r0
 8002dfc:	693b      	ldr	r3, [r7, #16]
 8002dfe:	1ad3      	subs	r3, r2, r3
 8002e00:	2b02      	cmp	r3, #2
 8002e02:	d901      	bls.n	8002e08 <HAL_RCC_OscConfig+0x57c>
          {
            return HAL_TIMEOUT;
 8002e04:	2303      	movs	r3, #3
 8002e06:	e03e      	b.n	8002e86 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002e08:	4b21      	ldr	r3, [pc, #132]	@ (8002e90 <HAL_RCC_OscConfig+0x604>)
 8002e0a:	681a      	ldr	r2, [r3, #0]
 8002e0c:	2380      	movs	r3, #128	@ 0x80
 8002e0e:	049b      	lsls	r3, r3, #18
 8002e10:	4013      	ands	r3, r2
 8002e12:	d1f0      	bne.n	8002df6 <HAL_RCC_OscConfig+0x56a>
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
#else
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLREN);
 8002e14:	4b1e      	ldr	r3, [pc, #120]	@ (8002e90 <HAL_RCC_OscConfig+0x604>)
 8002e16:	68da      	ldr	r2, [r3, #12]
 8002e18:	4b1d      	ldr	r3, [pc, #116]	@ (8002e90 <HAL_RCC_OscConfig+0x604>)
 8002e1a:	4923      	ldr	r1, [pc, #140]	@ (8002ea8 <HAL_RCC_OscConfig+0x61c>)
 8002e1c:	400a      	ands	r2, r1
 8002e1e:	60da      	str	r2, [r3, #12]
 8002e20:	e030      	b.n	8002e84 <HAL_RCC_OscConfig+0x5f8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	69db      	ldr	r3, [r3, #28]
 8002e26:	2b01      	cmp	r3, #1
 8002e28:	d101      	bne.n	8002e2e <HAL_RCC_OscConfig+0x5a2>
      {
        return HAL_ERROR;
 8002e2a:	2301      	movs	r3, #1
 8002e2c:	e02b      	b.n	8002e86 <HAL_RCC_OscConfig+0x5fa>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 8002e2e:	4b18      	ldr	r3, [pc, #96]	@ (8002e90 <HAL_RCC_OscConfig+0x604>)
 8002e30:	68db      	ldr	r3, [r3, #12]
 8002e32:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002e34:	697b      	ldr	r3, [r7, #20]
 8002e36:	2203      	movs	r2, #3
 8002e38:	401a      	ands	r2, r3
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	6a1b      	ldr	r3, [r3, #32]
 8002e3e:	429a      	cmp	r2, r3
 8002e40:	d11e      	bne.n	8002e80 <HAL_RCC_OscConfig+0x5f4>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002e42:	697b      	ldr	r3, [r7, #20]
 8002e44:	2270      	movs	r2, #112	@ 0x70
 8002e46:	401a      	ands	r2, r3
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002e4c:	429a      	cmp	r2, r3
 8002e4e:	d117      	bne.n	8002e80 <HAL_RCC_OscConfig+0x5f4>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002e50:	697a      	ldr	r2, [r7, #20]
 8002e52:	23fe      	movs	r3, #254	@ 0xfe
 8002e54:	01db      	lsls	r3, r3, #7
 8002e56:	401a      	ands	r2, r3
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002e5c:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002e5e:	429a      	cmp	r2, r3
 8002e60:	d10e      	bne.n	8002e80 <HAL_RCC_OscConfig+0x5f4>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8002e62:	697a      	ldr	r2, [r7, #20]
 8002e64:	23f8      	movs	r3, #248	@ 0xf8
 8002e66:	039b      	lsls	r3, r3, #14
 8002e68:	401a      	ands	r2, r3
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002e6e:	429a      	cmp	r2, r3
 8002e70:	d106      	bne.n	8002e80 <HAL_RCC_OscConfig+0x5f4>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 8002e72:	697b      	ldr	r3, [r7, #20]
 8002e74:	0f5b      	lsrs	r3, r3, #29
 8002e76:	075a      	lsls	r2, r3, #29
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8002e7c:	429a      	cmp	r2, r3
 8002e7e:	d001      	beq.n	8002e84 <HAL_RCC_OscConfig+0x5f8>
        {
          return HAL_ERROR;
 8002e80:	2301      	movs	r3, #1
 8002e82:	e000      	b.n	8002e86 <HAL_RCC_OscConfig+0x5fa>
        }
      }
    }
  }
  return HAL_OK;
 8002e84:	2300      	movs	r3, #0
}
 8002e86:	0018      	movs	r0, r3
 8002e88:	46bd      	mov	sp, r7
 8002e8a:	b008      	add	sp, #32
 8002e8c:	bd80      	pop	{r7, pc}
 8002e8e:	46c0      	nop			@ (mov r8, r8)
 8002e90:	40021000 	.word	0x40021000
 8002e94:	40007000 	.word	0x40007000
 8002e98:	00001388 	.word	0x00001388
 8002e9c:	efffffff 	.word	0xefffffff
 8002ea0:	feffffff 	.word	0xfeffffff
 8002ea4:	1fc1808c 	.word	0x1fc1808c
 8002ea8:	effefffc 	.word	0xeffefffc

08002eac <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002eac:	b580      	push	{r7, lr}
 8002eae:	b084      	sub	sp, #16
 8002eb0:	af00      	add	r7, sp, #0
 8002eb2:	6078      	str	r0, [r7, #4]
 8002eb4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	2b00      	cmp	r3, #0
 8002eba:	d101      	bne.n	8002ec0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002ebc:	2301      	movs	r3, #1
 8002ebe:	e0e9      	b.n	8003094 <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002ec0:	4b76      	ldr	r3, [pc, #472]	@ (800309c <HAL_RCC_ClockConfig+0x1f0>)
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	2207      	movs	r2, #7
 8002ec6:	4013      	ands	r3, r2
 8002ec8:	683a      	ldr	r2, [r7, #0]
 8002eca:	429a      	cmp	r2, r3
 8002ecc:	d91e      	bls.n	8002f0c <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002ece:	4b73      	ldr	r3, [pc, #460]	@ (800309c <HAL_RCC_ClockConfig+0x1f0>)
 8002ed0:	681b      	ldr	r3, [r3, #0]
 8002ed2:	2207      	movs	r2, #7
 8002ed4:	4393      	bics	r3, r2
 8002ed6:	0019      	movs	r1, r3
 8002ed8:	4b70      	ldr	r3, [pc, #448]	@ (800309c <HAL_RCC_ClockConfig+0x1f0>)
 8002eda:	683a      	ldr	r2, [r7, #0]
 8002edc:	430a      	orrs	r2, r1
 8002ede:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8002ee0:	f7fe faf2 	bl	80014c8 <HAL_GetTick>
 8002ee4:	0003      	movs	r3, r0
 8002ee6:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8002ee8:	e009      	b.n	8002efe <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002eea:	f7fe faed 	bl	80014c8 <HAL_GetTick>
 8002eee:	0002      	movs	r2, r0
 8002ef0:	68fb      	ldr	r3, [r7, #12]
 8002ef2:	1ad3      	subs	r3, r2, r3
 8002ef4:	4a6a      	ldr	r2, [pc, #424]	@ (80030a0 <HAL_RCC_ClockConfig+0x1f4>)
 8002ef6:	4293      	cmp	r3, r2
 8002ef8:	d901      	bls.n	8002efe <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8002efa:	2303      	movs	r3, #3
 8002efc:	e0ca      	b.n	8003094 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8002efe:	4b67      	ldr	r3, [pc, #412]	@ (800309c <HAL_RCC_ClockConfig+0x1f0>)
 8002f00:	681b      	ldr	r3, [r3, #0]
 8002f02:	2207      	movs	r2, #7
 8002f04:	4013      	ands	r3, r2
 8002f06:	683a      	ldr	r2, [r7, #0]
 8002f08:	429a      	cmp	r2, r3
 8002f0a:	d1ee      	bne.n	8002eea <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	2202      	movs	r2, #2
 8002f12:	4013      	ands	r3, r2
 8002f14:	d015      	beq.n	8002f42 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	2204      	movs	r2, #4
 8002f1c:	4013      	ands	r3, r2
 8002f1e:	d006      	beq.n	8002f2e <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8002f20:	4b60      	ldr	r3, [pc, #384]	@ (80030a4 <HAL_RCC_ClockConfig+0x1f8>)
 8002f22:	689a      	ldr	r2, [r3, #8]
 8002f24:	4b5f      	ldr	r3, [pc, #380]	@ (80030a4 <HAL_RCC_ClockConfig+0x1f8>)
 8002f26:	21e0      	movs	r1, #224	@ 0xe0
 8002f28:	01c9      	lsls	r1, r1, #7
 8002f2a:	430a      	orrs	r2, r1
 8002f2c:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002f2e:	4b5d      	ldr	r3, [pc, #372]	@ (80030a4 <HAL_RCC_ClockConfig+0x1f8>)
 8002f30:	689b      	ldr	r3, [r3, #8]
 8002f32:	4a5d      	ldr	r2, [pc, #372]	@ (80030a8 <HAL_RCC_ClockConfig+0x1fc>)
 8002f34:	4013      	ands	r3, r2
 8002f36:	0019      	movs	r1, r3
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	689a      	ldr	r2, [r3, #8]
 8002f3c:	4b59      	ldr	r3, [pc, #356]	@ (80030a4 <HAL_RCC_ClockConfig+0x1f8>)
 8002f3e:	430a      	orrs	r2, r1
 8002f40:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	2201      	movs	r2, #1
 8002f48:	4013      	ands	r3, r2
 8002f4a:	d057      	beq.n	8002ffc <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	685b      	ldr	r3, [r3, #4]
 8002f50:	2b01      	cmp	r3, #1
 8002f52:	d107      	bne.n	8002f64 <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002f54:	4b53      	ldr	r3, [pc, #332]	@ (80030a4 <HAL_RCC_ClockConfig+0x1f8>)
 8002f56:	681a      	ldr	r2, [r3, #0]
 8002f58:	2380      	movs	r3, #128	@ 0x80
 8002f5a:	029b      	lsls	r3, r3, #10
 8002f5c:	4013      	ands	r3, r2
 8002f5e:	d12b      	bne.n	8002fb8 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8002f60:	2301      	movs	r3, #1
 8002f62:	e097      	b.n	8003094 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	685b      	ldr	r3, [r3, #4]
 8002f68:	2b02      	cmp	r3, #2
 8002f6a:	d107      	bne.n	8002f7c <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002f6c:	4b4d      	ldr	r3, [pc, #308]	@ (80030a4 <HAL_RCC_ClockConfig+0x1f8>)
 8002f6e:	681a      	ldr	r2, [r3, #0]
 8002f70:	2380      	movs	r3, #128	@ 0x80
 8002f72:	049b      	lsls	r3, r3, #18
 8002f74:	4013      	ands	r3, r2
 8002f76:	d11f      	bne.n	8002fb8 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8002f78:	2301      	movs	r3, #1
 8002f7a:	e08b      	b.n	8003094 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	685b      	ldr	r3, [r3, #4]
 8002f80:	2b00      	cmp	r3, #0
 8002f82:	d107      	bne.n	8002f94 <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002f84:	4b47      	ldr	r3, [pc, #284]	@ (80030a4 <HAL_RCC_ClockConfig+0x1f8>)
 8002f86:	681a      	ldr	r2, [r3, #0]
 8002f88:	2380      	movs	r3, #128	@ 0x80
 8002f8a:	00db      	lsls	r3, r3, #3
 8002f8c:	4013      	ands	r3, r2
 8002f8e:	d113      	bne.n	8002fb8 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8002f90:	2301      	movs	r3, #1
 8002f92:	e07f      	b.n	8003094 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	685b      	ldr	r3, [r3, #4]
 8002f98:	2b03      	cmp	r3, #3
 8002f9a:	d106      	bne.n	8002faa <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002f9c:	4b41      	ldr	r3, [pc, #260]	@ (80030a4 <HAL_RCC_ClockConfig+0x1f8>)
 8002f9e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002fa0:	2202      	movs	r2, #2
 8002fa2:	4013      	ands	r3, r2
 8002fa4:	d108      	bne.n	8002fb8 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8002fa6:	2301      	movs	r3, #1
 8002fa8:	e074      	b.n	8003094 <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002faa:	4b3e      	ldr	r3, [pc, #248]	@ (80030a4 <HAL_RCC_ClockConfig+0x1f8>)
 8002fac:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002fae:	2202      	movs	r2, #2
 8002fb0:	4013      	ands	r3, r2
 8002fb2:	d101      	bne.n	8002fb8 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8002fb4:	2301      	movs	r3, #1
 8002fb6:	e06d      	b.n	8003094 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002fb8:	4b3a      	ldr	r3, [pc, #232]	@ (80030a4 <HAL_RCC_ClockConfig+0x1f8>)
 8002fba:	689b      	ldr	r3, [r3, #8]
 8002fbc:	2207      	movs	r2, #7
 8002fbe:	4393      	bics	r3, r2
 8002fc0:	0019      	movs	r1, r3
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	685a      	ldr	r2, [r3, #4]
 8002fc6:	4b37      	ldr	r3, [pc, #220]	@ (80030a4 <HAL_RCC_ClockConfig+0x1f8>)
 8002fc8:	430a      	orrs	r2, r1
 8002fca:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002fcc:	f7fe fa7c 	bl	80014c8 <HAL_GetTick>
 8002fd0:	0003      	movs	r3, r0
 8002fd2:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002fd4:	e009      	b.n	8002fea <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002fd6:	f7fe fa77 	bl	80014c8 <HAL_GetTick>
 8002fda:	0002      	movs	r2, r0
 8002fdc:	68fb      	ldr	r3, [r7, #12]
 8002fde:	1ad3      	subs	r3, r2, r3
 8002fe0:	4a2f      	ldr	r2, [pc, #188]	@ (80030a0 <HAL_RCC_ClockConfig+0x1f4>)
 8002fe2:	4293      	cmp	r3, r2
 8002fe4:	d901      	bls.n	8002fea <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 8002fe6:	2303      	movs	r3, #3
 8002fe8:	e054      	b.n	8003094 <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002fea:	4b2e      	ldr	r3, [pc, #184]	@ (80030a4 <HAL_RCC_ClockConfig+0x1f8>)
 8002fec:	689b      	ldr	r3, [r3, #8]
 8002fee:	2238      	movs	r2, #56	@ 0x38
 8002ff0:	401a      	ands	r2, r3
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	685b      	ldr	r3, [r3, #4]
 8002ff6:	00db      	lsls	r3, r3, #3
 8002ff8:	429a      	cmp	r2, r3
 8002ffa:	d1ec      	bne.n	8002fd6 <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002ffc:	4b27      	ldr	r3, [pc, #156]	@ (800309c <HAL_RCC_ClockConfig+0x1f0>)
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	2207      	movs	r2, #7
 8003002:	4013      	ands	r3, r2
 8003004:	683a      	ldr	r2, [r7, #0]
 8003006:	429a      	cmp	r2, r3
 8003008:	d21e      	bcs.n	8003048 <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800300a:	4b24      	ldr	r3, [pc, #144]	@ (800309c <HAL_RCC_ClockConfig+0x1f0>)
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	2207      	movs	r2, #7
 8003010:	4393      	bics	r3, r2
 8003012:	0019      	movs	r1, r3
 8003014:	4b21      	ldr	r3, [pc, #132]	@ (800309c <HAL_RCC_ClockConfig+0x1f0>)
 8003016:	683a      	ldr	r2, [r7, #0]
 8003018:	430a      	orrs	r2, r1
 800301a:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800301c:	f7fe fa54 	bl	80014c8 <HAL_GetTick>
 8003020:	0003      	movs	r3, r0
 8003022:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8003024:	e009      	b.n	800303a <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003026:	f7fe fa4f 	bl	80014c8 <HAL_GetTick>
 800302a:	0002      	movs	r2, r0
 800302c:	68fb      	ldr	r3, [r7, #12]
 800302e:	1ad3      	subs	r3, r2, r3
 8003030:	4a1b      	ldr	r2, [pc, #108]	@ (80030a0 <HAL_RCC_ClockConfig+0x1f4>)
 8003032:	4293      	cmp	r3, r2
 8003034:	d901      	bls.n	800303a <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 8003036:	2303      	movs	r3, #3
 8003038:	e02c      	b.n	8003094 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800303a:	4b18      	ldr	r3, [pc, #96]	@ (800309c <HAL_RCC_ClockConfig+0x1f0>)
 800303c:	681b      	ldr	r3, [r3, #0]
 800303e:	2207      	movs	r2, #7
 8003040:	4013      	ands	r3, r2
 8003042:	683a      	ldr	r2, [r7, #0]
 8003044:	429a      	cmp	r2, r3
 8003046:	d1ee      	bne.n	8003026 <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	2204      	movs	r2, #4
 800304e:	4013      	ands	r3, r2
 8003050:	d009      	beq.n	8003066 <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8003052:	4b14      	ldr	r3, [pc, #80]	@ (80030a4 <HAL_RCC_ClockConfig+0x1f8>)
 8003054:	689b      	ldr	r3, [r3, #8]
 8003056:	4a15      	ldr	r2, [pc, #84]	@ (80030ac <HAL_RCC_ClockConfig+0x200>)
 8003058:	4013      	ands	r3, r2
 800305a:	0019      	movs	r1, r3
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	68da      	ldr	r2, [r3, #12]
 8003060:	4b10      	ldr	r3, [pc, #64]	@ (80030a4 <HAL_RCC_ClockConfig+0x1f8>)
 8003062:	430a      	orrs	r2, r1
 8003064:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 8003066:	f000 f829 	bl	80030bc <HAL_RCC_GetSysClockFreq>
 800306a:	0001      	movs	r1, r0
 800306c:	4b0d      	ldr	r3, [pc, #52]	@ (80030a4 <HAL_RCC_ClockConfig+0x1f8>)
 800306e:	689b      	ldr	r3, [r3, #8]
 8003070:	0a1b      	lsrs	r3, r3, #8
 8003072:	220f      	movs	r2, #15
 8003074:	401a      	ands	r2, r3
 8003076:	4b0e      	ldr	r3, [pc, #56]	@ (80030b0 <HAL_RCC_ClockConfig+0x204>)
 8003078:	0092      	lsls	r2, r2, #2
 800307a:	58d3      	ldr	r3, [r2, r3]
 800307c:	221f      	movs	r2, #31
 800307e:	4013      	ands	r3, r2
 8003080:	000a      	movs	r2, r1
 8003082:	40da      	lsrs	r2, r3
 8003084:	4b0b      	ldr	r3, [pc, #44]	@ (80030b4 <HAL_RCC_ClockConfig+0x208>)
 8003086:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8003088:	4b0b      	ldr	r3, [pc, #44]	@ (80030b8 <HAL_RCC_ClockConfig+0x20c>)
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	0018      	movs	r0, r3
 800308e:	f7fe f9bf 	bl	8001410 <HAL_InitTick>
 8003092:	0003      	movs	r3, r0
}
 8003094:	0018      	movs	r0, r3
 8003096:	46bd      	mov	sp, r7
 8003098:	b004      	add	sp, #16
 800309a:	bd80      	pop	{r7, pc}
 800309c:	40022000 	.word	0x40022000
 80030a0:	00001388 	.word	0x00001388
 80030a4:	40021000 	.word	0x40021000
 80030a8:	fffff0ff 	.word	0xfffff0ff
 80030ac:	ffff8fff 	.word	0xffff8fff
 80030b0:	08005060 	.word	0x08005060
 80030b4:	20000000 	.word	0x20000000
 80030b8:	20000004 	.word	0x20000004

080030bc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80030bc:	b580      	push	{r7, lr}
 80030be:	b086      	sub	sp, #24
 80030c0:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80030c2:	4b3c      	ldr	r3, [pc, #240]	@ (80031b4 <HAL_RCC_GetSysClockFreq+0xf8>)
 80030c4:	689b      	ldr	r3, [r3, #8]
 80030c6:	2238      	movs	r2, #56	@ 0x38
 80030c8:	4013      	ands	r3, r2
 80030ca:	d10f      	bne.n	80030ec <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 80030cc:	4b39      	ldr	r3, [pc, #228]	@ (80031b4 <HAL_RCC_GetSysClockFreq+0xf8>)
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	0adb      	lsrs	r3, r3, #11
 80030d2:	2207      	movs	r2, #7
 80030d4:	4013      	ands	r3, r2
 80030d6:	2201      	movs	r2, #1
 80030d8:	409a      	lsls	r2, r3
 80030da:	0013      	movs	r3, r2
 80030dc:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 80030de:	6839      	ldr	r1, [r7, #0]
 80030e0:	4835      	ldr	r0, [pc, #212]	@ (80031b8 <HAL_RCC_GetSysClockFreq+0xfc>)
 80030e2:	f7fd f817 	bl	8000114 <__udivsi3>
 80030e6:	0003      	movs	r3, r0
 80030e8:	613b      	str	r3, [r7, #16]
 80030ea:	e05d      	b.n	80031a8 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80030ec:	4b31      	ldr	r3, [pc, #196]	@ (80031b4 <HAL_RCC_GetSysClockFreq+0xf8>)
 80030ee:	689b      	ldr	r3, [r3, #8]
 80030f0:	2238      	movs	r2, #56	@ 0x38
 80030f2:	4013      	ands	r3, r2
 80030f4:	2b08      	cmp	r3, #8
 80030f6:	d102      	bne.n	80030fe <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80030f8:	4b30      	ldr	r3, [pc, #192]	@ (80031bc <HAL_RCC_GetSysClockFreq+0x100>)
 80030fa:	613b      	str	r3, [r7, #16]
 80030fc:	e054      	b.n	80031a8 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80030fe:	4b2d      	ldr	r3, [pc, #180]	@ (80031b4 <HAL_RCC_GetSysClockFreq+0xf8>)
 8003100:	689b      	ldr	r3, [r3, #8]
 8003102:	2238      	movs	r2, #56	@ 0x38
 8003104:	4013      	ands	r3, r2
 8003106:	2b10      	cmp	r3, #16
 8003108:	d138      	bne.n	800317c <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 800310a:	4b2a      	ldr	r3, [pc, #168]	@ (80031b4 <HAL_RCC_GetSysClockFreq+0xf8>)
 800310c:	68db      	ldr	r3, [r3, #12]
 800310e:	2203      	movs	r2, #3
 8003110:	4013      	ands	r3, r2
 8003112:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003114:	4b27      	ldr	r3, [pc, #156]	@ (80031b4 <HAL_RCC_GetSysClockFreq+0xf8>)
 8003116:	68db      	ldr	r3, [r3, #12]
 8003118:	091b      	lsrs	r3, r3, #4
 800311a:	2207      	movs	r2, #7
 800311c:	4013      	ands	r3, r2
 800311e:	3301      	adds	r3, #1
 8003120:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8003122:	68fb      	ldr	r3, [r7, #12]
 8003124:	2b03      	cmp	r3, #3
 8003126:	d10d      	bne.n	8003144 <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003128:	68b9      	ldr	r1, [r7, #8]
 800312a:	4824      	ldr	r0, [pc, #144]	@ (80031bc <HAL_RCC_GetSysClockFreq+0x100>)
 800312c:	f7fc fff2 	bl	8000114 <__udivsi3>
 8003130:	0003      	movs	r3, r0
 8003132:	0019      	movs	r1, r3
 8003134:	4b1f      	ldr	r3, [pc, #124]	@ (80031b4 <HAL_RCC_GetSysClockFreq+0xf8>)
 8003136:	68db      	ldr	r3, [r3, #12]
 8003138:	0a1b      	lsrs	r3, r3, #8
 800313a:	227f      	movs	r2, #127	@ 0x7f
 800313c:	4013      	ands	r3, r2
 800313e:	434b      	muls	r3, r1
 8003140:	617b      	str	r3, [r7, #20]
        break;
 8003142:	e00d      	b.n	8003160 <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 8003144:	68b9      	ldr	r1, [r7, #8]
 8003146:	481c      	ldr	r0, [pc, #112]	@ (80031b8 <HAL_RCC_GetSysClockFreq+0xfc>)
 8003148:	f7fc ffe4 	bl	8000114 <__udivsi3>
 800314c:	0003      	movs	r3, r0
 800314e:	0019      	movs	r1, r3
 8003150:	4b18      	ldr	r3, [pc, #96]	@ (80031b4 <HAL_RCC_GetSysClockFreq+0xf8>)
 8003152:	68db      	ldr	r3, [r3, #12]
 8003154:	0a1b      	lsrs	r3, r3, #8
 8003156:	227f      	movs	r2, #127	@ 0x7f
 8003158:	4013      	ands	r3, r2
 800315a:	434b      	muls	r3, r1
 800315c:	617b      	str	r3, [r7, #20]
        break;
 800315e:	46c0      	nop			@ (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 8003160:	4b14      	ldr	r3, [pc, #80]	@ (80031b4 <HAL_RCC_GetSysClockFreq+0xf8>)
 8003162:	68db      	ldr	r3, [r3, #12]
 8003164:	0f5b      	lsrs	r3, r3, #29
 8003166:	2207      	movs	r2, #7
 8003168:	4013      	ands	r3, r2
 800316a:	3301      	adds	r3, #1
 800316c:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 800316e:	6879      	ldr	r1, [r7, #4]
 8003170:	6978      	ldr	r0, [r7, #20]
 8003172:	f7fc ffcf 	bl	8000114 <__udivsi3>
 8003176:	0003      	movs	r3, r0
 8003178:	613b      	str	r3, [r7, #16]
 800317a:	e015      	b.n	80031a8 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 800317c:	4b0d      	ldr	r3, [pc, #52]	@ (80031b4 <HAL_RCC_GetSysClockFreq+0xf8>)
 800317e:	689b      	ldr	r3, [r3, #8]
 8003180:	2238      	movs	r2, #56	@ 0x38
 8003182:	4013      	ands	r3, r2
 8003184:	2b20      	cmp	r3, #32
 8003186:	d103      	bne.n	8003190 <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 8003188:	2380      	movs	r3, #128	@ 0x80
 800318a:	021b      	lsls	r3, r3, #8
 800318c:	613b      	str	r3, [r7, #16]
 800318e:	e00b      	b.n	80031a8 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8003190:	4b08      	ldr	r3, [pc, #32]	@ (80031b4 <HAL_RCC_GetSysClockFreq+0xf8>)
 8003192:	689b      	ldr	r3, [r3, #8]
 8003194:	2238      	movs	r2, #56	@ 0x38
 8003196:	4013      	ands	r3, r2
 8003198:	2b18      	cmp	r3, #24
 800319a:	d103      	bne.n	80031a4 <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 800319c:	23fa      	movs	r3, #250	@ 0xfa
 800319e:	01db      	lsls	r3, r3, #7
 80031a0:	613b      	str	r3, [r7, #16]
 80031a2:	e001      	b.n	80031a8 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 80031a4:	2300      	movs	r3, #0
 80031a6:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 80031a8:	693b      	ldr	r3, [r7, #16]
}
 80031aa:	0018      	movs	r0, r3
 80031ac:	46bd      	mov	sp, r7
 80031ae:	b006      	add	sp, #24
 80031b0:	bd80      	pop	{r7, pc}
 80031b2:	46c0      	nop			@ (mov r8, r8)
 80031b4:	40021000 	.word	0x40021000
 80031b8:	00f42400 	.word	0x00f42400
 80031bc:	007a1200 	.word	0x007a1200

080031c0 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80031c0:	b580      	push	{r7, lr}
 80031c2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80031c4:	4b02      	ldr	r3, [pc, #8]	@ (80031d0 <HAL_RCC_GetHCLKFreq+0x10>)
 80031c6:	681b      	ldr	r3, [r3, #0]
}
 80031c8:	0018      	movs	r0, r3
 80031ca:	46bd      	mov	sp, r7
 80031cc:	bd80      	pop	{r7, pc}
 80031ce:	46c0      	nop			@ (mov r8, r8)
 80031d0:	20000000 	.word	0x20000000

080031d4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80031d4:	b5b0      	push	{r4, r5, r7, lr}
 80031d6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 80031d8:	f7ff fff2 	bl	80031c0 <HAL_RCC_GetHCLKFreq>
 80031dc:	0004      	movs	r4, r0
 80031de:	f7ff fb49 	bl	8002874 <LL_RCC_GetAPB1Prescaler>
 80031e2:	0003      	movs	r3, r0
 80031e4:	0b1a      	lsrs	r2, r3, #12
 80031e6:	4b05      	ldr	r3, [pc, #20]	@ (80031fc <HAL_RCC_GetPCLK1Freq+0x28>)
 80031e8:	0092      	lsls	r2, r2, #2
 80031ea:	58d3      	ldr	r3, [r2, r3]
 80031ec:	221f      	movs	r2, #31
 80031ee:	4013      	ands	r3, r2
 80031f0:	40dc      	lsrs	r4, r3
 80031f2:	0023      	movs	r3, r4
}
 80031f4:	0018      	movs	r0, r3
 80031f6:	46bd      	mov	sp, r7
 80031f8:	bdb0      	pop	{r4, r5, r7, pc}
 80031fa:	46c0      	nop			@ (mov r8, r8)
 80031fc:	080050a0 	.word	0x080050a0

08003200 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003200:	b580      	push	{r7, lr}
 8003202:	b086      	sub	sp, #24
 8003204:	af00      	add	r7, sp, #0
 8003206:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 8003208:	2313      	movs	r3, #19
 800320a:	18fb      	adds	r3, r7, r3
 800320c:	2200      	movs	r2, #0
 800320e:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003210:	2312      	movs	r3, #18
 8003212:	18fb      	adds	r3, r7, r3
 8003214:	2200      	movs	r2, #0
 8003216:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	681a      	ldr	r2, [r3, #0]
 800321c:	2380      	movs	r3, #128	@ 0x80
 800321e:	029b      	lsls	r3, r3, #10
 8003220:	4013      	ands	r3, r2
 8003222:	d100      	bne.n	8003226 <HAL_RCCEx_PeriphCLKConfig+0x26>
 8003224:	e0a3      	b.n	800336e <HAL_RCCEx_PeriphCLKConfig+0x16e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003226:	2011      	movs	r0, #17
 8003228:	183b      	adds	r3, r7, r0
 800322a:	2200      	movs	r2, #0
 800322c:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800322e:	4b7f      	ldr	r3, [pc, #508]	@ (800342c <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8003230:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003232:	2380      	movs	r3, #128	@ 0x80
 8003234:	055b      	lsls	r3, r3, #21
 8003236:	4013      	ands	r3, r2
 8003238:	d110      	bne.n	800325c <HAL_RCCEx_PeriphCLKConfig+0x5c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800323a:	4b7c      	ldr	r3, [pc, #496]	@ (800342c <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 800323c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800323e:	4b7b      	ldr	r3, [pc, #492]	@ (800342c <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8003240:	2180      	movs	r1, #128	@ 0x80
 8003242:	0549      	lsls	r1, r1, #21
 8003244:	430a      	orrs	r2, r1
 8003246:	63da      	str	r2, [r3, #60]	@ 0x3c
 8003248:	4b78      	ldr	r3, [pc, #480]	@ (800342c <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 800324a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800324c:	2380      	movs	r3, #128	@ 0x80
 800324e:	055b      	lsls	r3, r3, #21
 8003250:	4013      	ands	r3, r2
 8003252:	60bb      	str	r3, [r7, #8]
 8003254:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003256:	183b      	adds	r3, r7, r0
 8003258:	2201      	movs	r2, #1
 800325a:	701a      	strb	r2, [r3, #0]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800325c:	4b74      	ldr	r3, [pc, #464]	@ (8003430 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 800325e:	681a      	ldr	r2, [r3, #0]
 8003260:	4b73      	ldr	r3, [pc, #460]	@ (8003430 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8003262:	2180      	movs	r1, #128	@ 0x80
 8003264:	0049      	lsls	r1, r1, #1
 8003266:	430a      	orrs	r2, r1
 8003268:	601a      	str	r2, [r3, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800326a:	f7fe f92d 	bl	80014c8 <HAL_GetTick>
 800326e:	0003      	movs	r3, r0
 8003270:	60fb      	str	r3, [r7, #12]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003272:	e00b      	b.n	800328c <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003274:	f7fe f928 	bl	80014c8 <HAL_GetTick>
 8003278:	0002      	movs	r2, r0
 800327a:	68fb      	ldr	r3, [r7, #12]
 800327c:	1ad3      	subs	r3, r2, r3
 800327e:	2b02      	cmp	r3, #2
 8003280:	d904      	bls.n	800328c <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        ret = HAL_TIMEOUT;
 8003282:	2313      	movs	r3, #19
 8003284:	18fb      	adds	r3, r7, r3
 8003286:	2203      	movs	r2, #3
 8003288:	701a      	strb	r2, [r3, #0]
        break;
 800328a:	e005      	b.n	8003298 <HAL_RCCEx_PeriphCLKConfig+0x98>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800328c:	4b68      	ldr	r3, [pc, #416]	@ (8003430 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 800328e:	681a      	ldr	r2, [r3, #0]
 8003290:	2380      	movs	r3, #128	@ 0x80
 8003292:	005b      	lsls	r3, r3, #1
 8003294:	4013      	ands	r3, r2
 8003296:	d0ed      	beq.n	8003274 <HAL_RCCEx_PeriphCLKConfig+0x74>
      }
    }

    if (ret == HAL_OK)
 8003298:	2313      	movs	r3, #19
 800329a:	18fb      	adds	r3, r7, r3
 800329c:	781b      	ldrb	r3, [r3, #0]
 800329e:	2b00      	cmp	r3, #0
 80032a0:	d154      	bne.n	800334c <HAL_RCCEx_PeriphCLKConfig+0x14c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80032a2:	4b62      	ldr	r3, [pc, #392]	@ (800342c <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 80032a4:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80032a6:	23c0      	movs	r3, #192	@ 0xc0
 80032a8:	009b      	lsls	r3, r3, #2
 80032aa:	4013      	ands	r3, r2
 80032ac:	617b      	str	r3, [r7, #20]

      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80032ae:	697b      	ldr	r3, [r7, #20]
 80032b0:	2b00      	cmp	r3, #0
 80032b2:	d019      	beq.n	80032e8 <HAL_RCCEx_PeriphCLKConfig+0xe8>
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	695b      	ldr	r3, [r3, #20]
 80032b8:	697a      	ldr	r2, [r7, #20]
 80032ba:	429a      	cmp	r2, r3
 80032bc:	d014      	beq.n	80032e8 <HAL_RCCEx_PeriphCLKConfig+0xe8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80032be:	4b5b      	ldr	r3, [pc, #364]	@ (800342c <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 80032c0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80032c2:	4a5c      	ldr	r2, [pc, #368]	@ (8003434 <HAL_RCCEx_PeriphCLKConfig+0x234>)
 80032c4:	4013      	ands	r3, r2
 80032c6:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80032c8:	4b58      	ldr	r3, [pc, #352]	@ (800342c <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 80032ca:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80032cc:	4b57      	ldr	r3, [pc, #348]	@ (800342c <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 80032ce:	2180      	movs	r1, #128	@ 0x80
 80032d0:	0249      	lsls	r1, r1, #9
 80032d2:	430a      	orrs	r2, r1
 80032d4:	65da      	str	r2, [r3, #92]	@ 0x5c
        __HAL_RCC_BACKUPRESET_RELEASE();
 80032d6:	4b55      	ldr	r3, [pc, #340]	@ (800342c <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 80032d8:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80032da:	4b54      	ldr	r3, [pc, #336]	@ (800342c <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 80032dc:	4956      	ldr	r1, [pc, #344]	@ (8003438 <HAL_RCCEx_PeriphCLKConfig+0x238>)
 80032de:	400a      	ands	r2, r1
 80032e0:	65da      	str	r2, [r3, #92]	@ 0x5c
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80032e2:	4b52      	ldr	r3, [pc, #328]	@ (800342c <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 80032e4:	697a      	ldr	r2, [r7, #20]
 80032e6:	65da      	str	r2, [r3, #92]	@ 0x5c
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80032e8:	697b      	ldr	r3, [r7, #20]
 80032ea:	2201      	movs	r2, #1
 80032ec:	4013      	ands	r3, r2
 80032ee:	d016      	beq.n	800331e <HAL_RCCEx_PeriphCLKConfig+0x11e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80032f0:	f7fe f8ea 	bl	80014c8 <HAL_GetTick>
 80032f4:	0003      	movs	r3, r0
 80032f6:	60fb      	str	r3, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80032f8:	e00c      	b.n	8003314 <HAL_RCCEx_PeriphCLKConfig+0x114>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80032fa:	f7fe f8e5 	bl	80014c8 <HAL_GetTick>
 80032fe:	0002      	movs	r2, r0
 8003300:	68fb      	ldr	r3, [r7, #12]
 8003302:	1ad3      	subs	r3, r2, r3
 8003304:	4a4d      	ldr	r2, [pc, #308]	@ (800343c <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8003306:	4293      	cmp	r3, r2
 8003308:	d904      	bls.n	8003314 <HAL_RCCEx_PeriphCLKConfig+0x114>
          {
            ret = HAL_TIMEOUT;
 800330a:	2313      	movs	r3, #19
 800330c:	18fb      	adds	r3, r7, r3
 800330e:	2203      	movs	r2, #3
 8003310:	701a      	strb	r2, [r3, #0]
            break;
 8003312:	e004      	b.n	800331e <HAL_RCCEx_PeriphCLKConfig+0x11e>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003314:	4b45      	ldr	r3, [pc, #276]	@ (800342c <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8003316:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003318:	2202      	movs	r2, #2
 800331a:	4013      	ands	r3, r2
 800331c:	d0ed      	beq.n	80032fa <HAL_RCCEx_PeriphCLKConfig+0xfa>
          }
        }
      }

      if (ret == HAL_OK)
 800331e:	2313      	movs	r3, #19
 8003320:	18fb      	adds	r3, r7, r3
 8003322:	781b      	ldrb	r3, [r3, #0]
 8003324:	2b00      	cmp	r3, #0
 8003326:	d10a      	bne.n	800333e <HAL_RCCEx_PeriphCLKConfig+0x13e>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003328:	4b40      	ldr	r3, [pc, #256]	@ (800342c <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 800332a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800332c:	4a41      	ldr	r2, [pc, #260]	@ (8003434 <HAL_RCCEx_PeriphCLKConfig+0x234>)
 800332e:	4013      	ands	r3, r2
 8003330:	0019      	movs	r1, r3
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	695a      	ldr	r2, [r3, #20]
 8003336:	4b3d      	ldr	r3, [pc, #244]	@ (800342c <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8003338:	430a      	orrs	r2, r1
 800333a:	65da      	str	r2, [r3, #92]	@ 0x5c
 800333c:	e00c      	b.n	8003358 <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800333e:	2312      	movs	r3, #18
 8003340:	18fb      	adds	r3, r7, r3
 8003342:	2213      	movs	r2, #19
 8003344:	18ba      	adds	r2, r7, r2
 8003346:	7812      	ldrb	r2, [r2, #0]
 8003348:	701a      	strb	r2, [r3, #0]
 800334a:	e005      	b.n	8003358 <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800334c:	2312      	movs	r3, #18
 800334e:	18fb      	adds	r3, r7, r3
 8003350:	2213      	movs	r2, #19
 8003352:	18ba      	adds	r2, r7, r2
 8003354:	7812      	ldrb	r2, [r2, #0]
 8003356:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003358:	2311      	movs	r3, #17
 800335a:	18fb      	adds	r3, r7, r3
 800335c:	781b      	ldrb	r3, [r3, #0]
 800335e:	2b01      	cmp	r3, #1
 8003360:	d105      	bne.n	800336e <HAL_RCCEx_PeriphCLKConfig+0x16e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003362:	4b32      	ldr	r3, [pc, #200]	@ (800342c <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8003364:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003366:	4b31      	ldr	r3, [pc, #196]	@ (800342c <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8003368:	4935      	ldr	r1, [pc, #212]	@ (8003440 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 800336a:	400a      	ands	r2, r1
 800336c:	63da      	str	r2, [r3, #60]	@ 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	681b      	ldr	r3, [r3, #0]
 8003372:	2201      	movs	r2, #1
 8003374:	4013      	ands	r3, r2
 8003376:	d009      	beq.n	800338c <HAL_RCCEx_PeriphCLKConfig+0x18c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003378:	4b2c      	ldr	r3, [pc, #176]	@ (800342c <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 800337a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800337c:	2203      	movs	r2, #3
 800337e:	4393      	bics	r3, r2
 8003380:	0019      	movs	r1, r3
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	685a      	ldr	r2, [r3, #4]
 8003386:	4b29      	ldr	r3, [pc, #164]	@ (800342c <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8003388:	430a      	orrs	r2, r1
 800338a:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
  }
#endif /* RCC_CCIPR_LPTIM2SEL */

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	2220      	movs	r2, #32
 8003392:	4013      	ands	r3, r2
 8003394:	d009      	beq.n	80033aa <HAL_RCCEx_PeriphCLKConfig+0x1aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003396:	4b25      	ldr	r3, [pc, #148]	@ (800342c <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8003398:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800339a:	4a2a      	ldr	r2, [pc, #168]	@ (8003444 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 800339c:	4013      	ands	r3, r2
 800339e:	0019      	movs	r1, r3
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	689a      	ldr	r2, [r3, #8]
 80033a4:	4b21      	ldr	r3, [pc, #132]	@ (800342c <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 80033a6:	430a      	orrs	r2, r1
 80033a8:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* RNG */
  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	681a      	ldr	r2, [r3, #0]
 80033ae:	2380      	movs	r3, #128	@ 0x80
 80033b0:	01db      	lsls	r3, r3, #7
 80033b2:	4013      	ands	r3, r2
 80033b4:	d015      	beq.n	80033e2 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80033b6:	4b1d      	ldr	r3, [pc, #116]	@ (800342c <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 80033b8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80033ba:	009b      	lsls	r3, r3, #2
 80033bc:	0899      	lsrs	r1, r3, #2
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	691a      	ldr	r2, [r3, #16]
 80033c2:	4b1a      	ldr	r3, [pc, #104]	@ (800342c <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 80033c4:	430a      	orrs	r2, r1
 80033c6:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	691a      	ldr	r2, [r3, #16]
 80033cc:	2380      	movs	r3, #128	@ 0x80
 80033ce:	05db      	lsls	r3, r3, #23
 80033d0:	429a      	cmp	r2, r3
 80033d2:	d106      	bne.n	80033e2 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 80033d4:	4b15      	ldr	r3, [pc, #84]	@ (800342c <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 80033d6:	68da      	ldr	r2, [r3, #12]
 80033d8:	4b14      	ldr	r3, [pc, #80]	@ (800342c <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 80033da:	2180      	movs	r1, #128	@ 0x80
 80033dc:	0249      	lsls	r1, r1, #9
 80033de:	430a      	orrs	r2, r1
 80033e0:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* RCC_CCIPR_TIM15SEL */

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	681a      	ldr	r2, [r3, #0]
 80033e6:	2380      	movs	r3, #128	@ 0x80
 80033e8:	011b      	lsls	r3, r3, #4
 80033ea:	4013      	ands	r3, r2
 80033ec:	d016      	beq.n	800341c <HAL_RCCEx_PeriphCLKConfig+0x21c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 80033ee:	4b0f      	ldr	r3, [pc, #60]	@ (800342c <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 80033f0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80033f2:	4a15      	ldr	r2, [pc, #84]	@ (8003448 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 80033f4:	4013      	ands	r3, r2
 80033f6:	0019      	movs	r1, r3
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	68da      	ldr	r2, [r3, #12]
 80033fc:	4b0b      	ldr	r3, [pc, #44]	@ (800342c <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 80033fe:	430a      	orrs	r2, r1
 8003400:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	68da      	ldr	r2, [r3, #12]
 8003406:	2380      	movs	r3, #128	@ 0x80
 8003408:	01db      	lsls	r3, r3, #7
 800340a:	429a      	cmp	r2, r3
 800340c:	d106      	bne.n	800341c <HAL_RCCEx_PeriphCLKConfig+0x21c>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 800340e:	4b07      	ldr	r3, [pc, #28]	@ (800342c <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8003410:	68da      	ldr	r2, [r3, #12]
 8003412:	4b06      	ldr	r3, [pc, #24]	@ (800342c <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8003414:	2180      	movs	r1, #128	@ 0x80
 8003416:	0249      	lsls	r1, r1, #9
 8003418:	430a      	orrs	r2, r1
 800341a:	60da      	str	r2, [r3, #12]
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* FDCAN1 || FDCAN2 */

  return status;
 800341c:	2312      	movs	r3, #18
 800341e:	18fb      	adds	r3, r7, r3
 8003420:	781b      	ldrb	r3, [r3, #0]
}
 8003422:	0018      	movs	r0, r3
 8003424:	46bd      	mov	sp, r7
 8003426:	b006      	add	sp, #24
 8003428:	bd80      	pop	{r7, pc}
 800342a:	46c0      	nop			@ (mov r8, r8)
 800342c:	40021000 	.word	0x40021000
 8003430:	40007000 	.word	0x40007000
 8003434:	fffffcff 	.word	0xfffffcff
 8003438:	fffeffff 	.word	0xfffeffff
 800343c:	00001388 	.word	0x00001388
 8003440:	efffffff 	.word	0xefffffff
 8003444:	ffffcfff 	.word	0xffffcfff
 8003448:	ffff3fff 	.word	0xffff3fff

0800344c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800344c:	b580      	push	{r7, lr}
 800344e:	b084      	sub	sp, #16
 8003450:	af00      	add	r7, sp, #0
 8003452:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	2b00      	cmp	r3, #0
 8003458:	d101      	bne.n	800345e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800345a:	2301      	movs	r3, #1
 800345c:	e0a8      	b.n	80035b0 <HAL_SPI_Init+0x164>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003462:	2b00      	cmp	r3, #0
 8003464:	d109      	bne.n	800347a <HAL_SPI_Init+0x2e>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	685a      	ldr	r2, [r3, #4]
 800346a:	2382      	movs	r3, #130	@ 0x82
 800346c:	005b      	lsls	r3, r3, #1
 800346e:	429a      	cmp	r2, r3
 8003470:	d009      	beq.n	8003486 <HAL_SPI_Init+0x3a>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	2200      	movs	r2, #0
 8003476:	61da      	str	r2, [r3, #28]
 8003478:	e005      	b.n	8003486 <HAL_SPI_Init+0x3a>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	2200      	movs	r2, #0
 800347e:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	2200      	movs	r2, #0
 8003484:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	2200      	movs	r2, #0
 800348a:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	225d      	movs	r2, #93	@ 0x5d
 8003490:	5c9b      	ldrb	r3, [r3, r2]
 8003492:	b2db      	uxtb	r3, r3
 8003494:	2b00      	cmp	r3, #0
 8003496:	d107      	bne.n	80034a8 <HAL_SPI_Init+0x5c>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	225c      	movs	r2, #92	@ 0x5c
 800349c:	2100      	movs	r1, #0
 800349e:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	0018      	movs	r0, r3
 80034a4:	f7fd fe66 	bl	8001174 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	225d      	movs	r2, #93	@ 0x5d
 80034ac:	2102      	movs	r1, #2
 80034ae:	5499      	strb	r1, [r3, r2]

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	681a      	ldr	r2, [r3, #0]
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	681b      	ldr	r3, [r3, #0]
 80034ba:	2140      	movs	r1, #64	@ 0x40
 80034bc:	438a      	bics	r2, r1
 80034be:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	68da      	ldr	r2, [r3, #12]
 80034c4:	23e0      	movs	r3, #224	@ 0xe0
 80034c6:	00db      	lsls	r3, r3, #3
 80034c8:	429a      	cmp	r2, r3
 80034ca:	d902      	bls.n	80034d2 <HAL_SPI_Init+0x86>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 80034cc:	2300      	movs	r3, #0
 80034ce:	60fb      	str	r3, [r7, #12]
 80034d0:	e002      	b.n	80034d8 <HAL_SPI_Init+0x8c>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80034d2:	2380      	movs	r3, #128	@ 0x80
 80034d4:	015b      	lsls	r3, r3, #5
 80034d6:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	68da      	ldr	r2, [r3, #12]
 80034dc:	23f0      	movs	r3, #240	@ 0xf0
 80034de:	011b      	lsls	r3, r3, #4
 80034e0:	429a      	cmp	r2, r3
 80034e2:	d008      	beq.n	80034f6 <HAL_SPI_Init+0xaa>
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	68da      	ldr	r2, [r3, #12]
 80034e8:	23e0      	movs	r3, #224	@ 0xe0
 80034ea:	00db      	lsls	r3, r3, #3
 80034ec:	429a      	cmp	r2, r3
 80034ee:	d002      	beq.n	80034f6 <HAL_SPI_Init+0xaa>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	2200      	movs	r2, #0
 80034f4:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	685a      	ldr	r2, [r3, #4]
 80034fa:	2382      	movs	r3, #130	@ 0x82
 80034fc:	005b      	lsls	r3, r3, #1
 80034fe:	401a      	ands	r2, r3
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	6899      	ldr	r1, [r3, #8]
 8003504:	2384      	movs	r3, #132	@ 0x84
 8003506:	021b      	lsls	r3, r3, #8
 8003508:	400b      	ands	r3, r1
 800350a:	431a      	orrs	r2, r3
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	691b      	ldr	r3, [r3, #16]
 8003510:	2102      	movs	r1, #2
 8003512:	400b      	ands	r3, r1
 8003514:	431a      	orrs	r2, r3
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	695b      	ldr	r3, [r3, #20]
 800351a:	2101      	movs	r1, #1
 800351c:	400b      	ands	r3, r1
 800351e:	431a      	orrs	r2, r3
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	6999      	ldr	r1, [r3, #24]
 8003524:	2380      	movs	r3, #128	@ 0x80
 8003526:	009b      	lsls	r3, r3, #2
 8003528:	400b      	ands	r3, r1
 800352a:	431a      	orrs	r2, r3
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	69db      	ldr	r3, [r3, #28]
 8003530:	2138      	movs	r1, #56	@ 0x38
 8003532:	400b      	ands	r3, r1
 8003534:	431a      	orrs	r2, r3
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	6a1b      	ldr	r3, [r3, #32]
 800353a:	2180      	movs	r1, #128	@ 0x80
 800353c:	400b      	ands	r3, r1
 800353e:	431a      	orrs	r2, r3
 8003540:	0011      	movs	r1, r2
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003546:	2380      	movs	r3, #128	@ 0x80
 8003548:	019b      	lsls	r3, r3, #6
 800354a:	401a      	ands	r2, r3
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	430a      	orrs	r2, r1
 8003552:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	699b      	ldr	r3, [r3, #24]
 8003558:	0c1b      	lsrs	r3, r3, #16
 800355a:	2204      	movs	r2, #4
 800355c:	401a      	ands	r2, r3
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003562:	2110      	movs	r1, #16
 8003564:	400b      	ands	r3, r1
 8003566:	431a      	orrs	r2, r3
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800356c:	2108      	movs	r1, #8
 800356e:	400b      	ands	r3, r1
 8003570:	431a      	orrs	r2, r3
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	68d9      	ldr	r1, [r3, #12]
 8003576:	23f0      	movs	r3, #240	@ 0xf0
 8003578:	011b      	lsls	r3, r3, #4
 800357a:	400b      	ands	r3, r1
 800357c:	431a      	orrs	r2, r3
 800357e:	0011      	movs	r1, r2
 8003580:	68fa      	ldr	r2, [r7, #12]
 8003582:	2380      	movs	r3, #128	@ 0x80
 8003584:	015b      	lsls	r3, r3, #5
 8003586:	401a      	ands	r2, r3
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	430a      	orrs	r2, r1
 800358e:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	681b      	ldr	r3, [r3, #0]
 8003594:	69da      	ldr	r2, [r3, #28]
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	681b      	ldr	r3, [r3, #0]
 800359a:	4907      	ldr	r1, [pc, #28]	@ (80035b8 <HAL_SPI_Init+0x16c>)
 800359c:	400a      	ands	r2, r1
 800359e:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	2200      	movs	r2, #0
 80035a4:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	225d      	movs	r2, #93	@ 0x5d
 80035aa:	2101      	movs	r1, #1
 80035ac:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80035ae:	2300      	movs	r3, #0
}
 80035b0:	0018      	movs	r0, r3
 80035b2:	46bd      	mov	sp, r7
 80035b4:	b004      	add	sp, #16
 80035b6:	bd80      	pop	{r7, pc}
 80035b8:	fffff7ff 	.word	0xfffff7ff

080035bc <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80035bc:	b580      	push	{r7, lr}
 80035be:	b088      	sub	sp, #32
 80035c0:	af00      	add	r7, sp, #0
 80035c2:	60f8      	str	r0, [r7, #12]
 80035c4:	60b9      	str	r1, [r7, #8]
 80035c6:	603b      	str	r3, [r7, #0]
 80035c8:	1dbb      	adds	r3, r7, #6
 80035ca:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80035cc:	231f      	movs	r3, #31
 80035ce:	18fb      	adds	r3, r7, r3
 80035d0:	2200      	movs	r2, #0
 80035d2:	701a      	strb	r2, [r3, #0]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80035d4:	68fb      	ldr	r3, [r7, #12]
 80035d6:	225c      	movs	r2, #92	@ 0x5c
 80035d8:	5c9b      	ldrb	r3, [r3, r2]
 80035da:	2b01      	cmp	r3, #1
 80035dc:	d101      	bne.n	80035e2 <HAL_SPI_Transmit+0x26>
 80035de:	2302      	movs	r3, #2
 80035e0:	e147      	b.n	8003872 <HAL_SPI_Transmit+0x2b6>
 80035e2:	68fb      	ldr	r3, [r7, #12]
 80035e4:	225c      	movs	r2, #92	@ 0x5c
 80035e6:	2101      	movs	r1, #1
 80035e8:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80035ea:	f7fd ff6d 	bl	80014c8 <HAL_GetTick>
 80035ee:	0003      	movs	r3, r0
 80035f0:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 80035f2:	2316      	movs	r3, #22
 80035f4:	18fb      	adds	r3, r7, r3
 80035f6:	1dba      	adds	r2, r7, #6
 80035f8:	8812      	ldrh	r2, [r2, #0]
 80035fa:	801a      	strh	r2, [r3, #0]

  if (hspi->State != HAL_SPI_STATE_READY)
 80035fc:	68fb      	ldr	r3, [r7, #12]
 80035fe:	225d      	movs	r2, #93	@ 0x5d
 8003600:	5c9b      	ldrb	r3, [r3, r2]
 8003602:	b2db      	uxtb	r3, r3
 8003604:	2b01      	cmp	r3, #1
 8003606:	d004      	beq.n	8003612 <HAL_SPI_Transmit+0x56>
  {
    errorcode = HAL_BUSY;
 8003608:	231f      	movs	r3, #31
 800360a:	18fb      	adds	r3, r7, r3
 800360c:	2202      	movs	r2, #2
 800360e:	701a      	strb	r2, [r3, #0]
    goto error;
 8003610:	e128      	b.n	8003864 <HAL_SPI_Transmit+0x2a8>
  }

  if ((pData == NULL) || (Size == 0U))
 8003612:	68bb      	ldr	r3, [r7, #8]
 8003614:	2b00      	cmp	r3, #0
 8003616:	d003      	beq.n	8003620 <HAL_SPI_Transmit+0x64>
 8003618:	1dbb      	adds	r3, r7, #6
 800361a:	881b      	ldrh	r3, [r3, #0]
 800361c:	2b00      	cmp	r3, #0
 800361e:	d104      	bne.n	800362a <HAL_SPI_Transmit+0x6e>
  {
    errorcode = HAL_ERROR;
 8003620:	231f      	movs	r3, #31
 8003622:	18fb      	adds	r3, r7, r3
 8003624:	2201      	movs	r2, #1
 8003626:	701a      	strb	r2, [r3, #0]
    goto error;
 8003628:	e11c      	b.n	8003864 <HAL_SPI_Transmit+0x2a8>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800362a:	68fb      	ldr	r3, [r7, #12]
 800362c:	225d      	movs	r2, #93	@ 0x5d
 800362e:	2103      	movs	r1, #3
 8003630:	5499      	strb	r1, [r3, r2]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003632:	68fb      	ldr	r3, [r7, #12]
 8003634:	2200      	movs	r2, #0
 8003636:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8003638:	68fb      	ldr	r3, [r7, #12]
 800363a:	68ba      	ldr	r2, [r7, #8]
 800363c:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 800363e:	68fb      	ldr	r3, [r7, #12]
 8003640:	1dba      	adds	r2, r7, #6
 8003642:	8812      	ldrh	r2, [r2, #0]
 8003644:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 8003646:	68fb      	ldr	r3, [r7, #12]
 8003648:	1dba      	adds	r2, r7, #6
 800364a:	8812      	ldrh	r2, [r2, #0]
 800364c:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800364e:	68fb      	ldr	r3, [r7, #12]
 8003650:	2200      	movs	r2, #0
 8003652:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 8003654:	68fb      	ldr	r3, [r7, #12]
 8003656:	2244      	movs	r2, #68	@ 0x44
 8003658:	2100      	movs	r1, #0
 800365a:	5299      	strh	r1, [r3, r2]
  hspi->RxXferCount = 0U;
 800365c:	68fb      	ldr	r3, [r7, #12]
 800365e:	2246      	movs	r2, #70	@ 0x46
 8003660:	2100      	movs	r1, #0
 8003662:	5299      	strh	r1, [r3, r2]
  hspi->TxISR       = NULL;
 8003664:	68fb      	ldr	r3, [r7, #12]
 8003666:	2200      	movs	r2, #0
 8003668:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 800366a:	68fb      	ldr	r3, [r7, #12]
 800366c:	2200      	movs	r2, #0
 800366e:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003670:	68fb      	ldr	r3, [r7, #12]
 8003672:	689a      	ldr	r2, [r3, #8]
 8003674:	2380      	movs	r3, #128	@ 0x80
 8003676:	021b      	lsls	r3, r3, #8
 8003678:	429a      	cmp	r2, r3
 800367a:	d110      	bne.n	800369e <HAL_SPI_Transmit+0xe2>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800367c:	68fb      	ldr	r3, [r7, #12]
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	681a      	ldr	r2, [r3, #0]
 8003682:	68fb      	ldr	r3, [r7, #12]
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	2140      	movs	r1, #64	@ 0x40
 8003688:	438a      	bics	r2, r1
 800368a:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800368c:	68fb      	ldr	r3, [r7, #12]
 800368e:	681b      	ldr	r3, [r3, #0]
 8003690:	681a      	ldr	r2, [r3, #0]
 8003692:	68fb      	ldr	r3, [r7, #12]
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	2180      	movs	r1, #128	@ 0x80
 8003698:	01c9      	lsls	r1, r1, #7
 800369a:	430a      	orrs	r2, r1
 800369c:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800369e:	68fb      	ldr	r3, [r7, #12]
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	2240      	movs	r2, #64	@ 0x40
 80036a6:	4013      	ands	r3, r2
 80036a8:	2b40      	cmp	r3, #64	@ 0x40
 80036aa:	d007      	beq.n	80036bc <HAL_SPI_Transmit+0x100>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80036ac:	68fb      	ldr	r3, [r7, #12]
 80036ae:	681b      	ldr	r3, [r3, #0]
 80036b0:	681a      	ldr	r2, [r3, #0]
 80036b2:	68fb      	ldr	r3, [r7, #12]
 80036b4:	681b      	ldr	r3, [r3, #0]
 80036b6:	2140      	movs	r1, #64	@ 0x40
 80036b8:	430a      	orrs	r2, r1
 80036ba:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80036bc:	68fb      	ldr	r3, [r7, #12]
 80036be:	68da      	ldr	r2, [r3, #12]
 80036c0:	23e0      	movs	r3, #224	@ 0xe0
 80036c2:	00db      	lsls	r3, r3, #3
 80036c4:	429a      	cmp	r2, r3
 80036c6:	d952      	bls.n	800376e <HAL_SPI_Transmit+0x1b2>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80036c8:	68fb      	ldr	r3, [r7, #12]
 80036ca:	685b      	ldr	r3, [r3, #4]
 80036cc:	2b00      	cmp	r3, #0
 80036ce:	d004      	beq.n	80036da <HAL_SPI_Transmit+0x11e>
 80036d0:	2316      	movs	r3, #22
 80036d2:	18fb      	adds	r3, r7, r3
 80036d4:	881b      	ldrh	r3, [r3, #0]
 80036d6:	2b01      	cmp	r3, #1
 80036d8:	d143      	bne.n	8003762 <HAL_SPI_Transmit+0x1a6>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80036da:	68fb      	ldr	r3, [r7, #12]
 80036dc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80036de:	881a      	ldrh	r2, [r3, #0]
 80036e0:	68fb      	ldr	r3, [r7, #12]
 80036e2:	681b      	ldr	r3, [r3, #0]
 80036e4:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80036e6:	68fb      	ldr	r3, [r7, #12]
 80036e8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80036ea:	1c9a      	adds	r2, r3, #2
 80036ec:	68fb      	ldr	r3, [r7, #12]
 80036ee:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 80036f0:	68fb      	ldr	r3, [r7, #12]
 80036f2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80036f4:	b29b      	uxth	r3, r3
 80036f6:	3b01      	subs	r3, #1
 80036f8:	b29a      	uxth	r2, r3
 80036fa:	68fb      	ldr	r3, [r7, #12]
 80036fc:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80036fe:	e030      	b.n	8003762 <HAL_SPI_Transmit+0x1a6>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003700:	68fb      	ldr	r3, [r7, #12]
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	689b      	ldr	r3, [r3, #8]
 8003706:	2202      	movs	r2, #2
 8003708:	4013      	ands	r3, r2
 800370a:	2b02      	cmp	r3, #2
 800370c:	d112      	bne.n	8003734 <HAL_SPI_Transmit+0x178>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800370e:	68fb      	ldr	r3, [r7, #12]
 8003710:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003712:	881a      	ldrh	r2, [r3, #0]
 8003714:	68fb      	ldr	r3, [r7, #12]
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800371a:	68fb      	ldr	r3, [r7, #12]
 800371c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800371e:	1c9a      	adds	r2, r3, #2
 8003720:	68fb      	ldr	r3, [r7, #12]
 8003722:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8003724:	68fb      	ldr	r3, [r7, #12]
 8003726:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003728:	b29b      	uxth	r3, r3
 800372a:	3b01      	subs	r3, #1
 800372c:	b29a      	uxth	r2, r3
 800372e:	68fb      	ldr	r3, [r7, #12]
 8003730:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8003732:	e016      	b.n	8003762 <HAL_SPI_Transmit+0x1a6>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003734:	f7fd fec8 	bl	80014c8 <HAL_GetTick>
 8003738:	0002      	movs	r2, r0
 800373a:	69bb      	ldr	r3, [r7, #24]
 800373c:	1ad3      	subs	r3, r2, r3
 800373e:	683a      	ldr	r2, [r7, #0]
 8003740:	429a      	cmp	r2, r3
 8003742:	d802      	bhi.n	800374a <HAL_SPI_Transmit+0x18e>
 8003744:	683b      	ldr	r3, [r7, #0]
 8003746:	3301      	adds	r3, #1
 8003748:	d102      	bne.n	8003750 <HAL_SPI_Transmit+0x194>
 800374a:	683b      	ldr	r3, [r7, #0]
 800374c:	2b00      	cmp	r3, #0
 800374e:	d108      	bne.n	8003762 <HAL_SPI_Transmit+0x1a6>
        {
          errorcode = HAL_TIMEOUT;
 8003750:	231f      	movs	r3, #31
 8003752:	18fb      	adds	r3, r7, r3
 8003754:	2203      	movs	r2, #3
 8003756:	701a      	strb	r2, [r3, #0]
          hspi->State = HAL_SPI_STATE_READY;
 8003758:	68fb      	ldr	r3, [r7, #12]
 800375a:	225d      	movs	r2, #93	@ 0x5d
 800375c:	2101      	movs	r1, #1
 800375e:	5499      	strb	r1, [r3, r2]
          goto error;
 8003760:	e080      	b.n	8003864 <HAL_SPI_Transmit+0x2a8>
    while (hspi->TxXferCount > 0U)
 8003762:	68fb      	ldr	r3, [r7, #12]
 8003764:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003766:	b29b      	uxth	r3, r3
 8003768:	2b00      	cmp	r3, #0
 800376a:	d1c9      	bne.n	8003700 <HAL_SPI_Transmit+0x144>
 800376c:	e053      	b.n	8003816 <HAL_SPI_Transmit+0x25a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800376e:	68fb      	ldr	r3, [r7, #12]
 8003770:	685b      	ldr	r3, [r3, #4]
 8003772:	2b00      	cmp	r3, #0
 8003774:	d004      	beq.n	8003780 <HAL_SPI_Transmit+0x1c4>
 8003776:	2316      	movs	r3, #22
 8003778:	18fb      	adds	r3, r7, r3
 800377a:	881b      	ldrh	r3, [r3, #0]
 800377c:	2b01      	cmp	r3, #1
 800377e:	d145      	bne.n	800380c <HAL_SPI_Transmit+0x250>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8003780:	68fb      	ldr	r3, [r7, #12]
 8003782:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003784:	68fb      	ldr	r3, [r7, #12]
 8003786:	681b      	ldr	r3, [r3, #0]
 8003788:	330c      	adds	r3, #12
 800378a:	7812      	ldrb	r2, [r2, #0]
 800378c:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800378e:	68fb      	ldr	r3, [r7, #12]
 8003790:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003792:	1c5a      	adds	r2, r3, #1
 8003794:	68fb      	ldr	r3, [r7, #12]
 8003796:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8003798:	68fb      	ldr	r3, [r7, #12]
 800379a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800379c:	b29b      	uxth	r3, r3
 800379e:	3b01      	subs	r3, #1
 80037a0:	b29a      	uxth	r2, r3
 80037a2:	68fb      	ldr	r3, [r7, #12]
 80037a4:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    while (hspi->TxXferCount > 0U)
 80037a6:	e031      	b.n	800380c <HAL_SPI_Transmit+0x250>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80037a8:	68fb      	ldr	r3, [r7, #12]
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	689b      	ldr	r3, [r3, #8]
 80037ae:	2202      	movs	r2, #2
 80037b0:	4013      	ands	r3, r2
 80037b2:	2b02      	cmp	r3, #2
 80037b4:	d113      	bne.n	80037de <HAL_SPI_Transmit+0x222>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80037b6:	68fb      	ldr	r3, [r7, #12]
 80037b8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80037ba:	68fb      	ldr	r3, [r7, #12]
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	330c      	adds	r3, #12
 80037c0:	7812      	ldrb	r2, [r2, #0]
 80037c2:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 80037c4:	68fb      	ldr	r3, [r7, #12]
 80037c6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80037c8:	1c5a      	adds	r2, r3, #1
 80037ca:	68fb      	ldr	r3, [r7, #12]
 80037cc:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 80037ce:	68fb      	ldr	r3, [r7, #12]
 80037d0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80037d2:	b29b      	uxth	r3, r3
 80037d4:	3b01      	subs	r3, #1
 80037d6:	b29a      	uxth	r2, r3
 80037d8:	68fb      	ldr	r3, [r7, #12]
 80037da:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80037dc:	e016      	b.n	800380c <HAL_SPI_Transmit+0x250>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80037de:	f7fd fe73 	bl	80014c8 <HAL_GetTick>
 80037e2:	0002      	movs	r2, r0
 80037e4:	69bb      	ldr	r3, [r7, #24]
 80037e6:	1ad3      	subs	r3, r2, r3
 80037e8:	683a      	ldr	r2, [r7, #0]
 80037ea:	429a      	cmp	r2, r3
 80037ec:	d802      	bhi.n	80037f4 <HAL_SPI_Transmit+0x238>
 80037ee:	683b      	ldr	r3, [r7, #0]
 80037f0:	3301      	adds	r3, #1
 80037f2:	d102      	bne.n	80037fa <HAL_SPI_Transmit+0x23e>
 80037f4:	683b      	ldr	r3, [r7, #0]
 80037f6:	2b00      	cmp	r3, #0
 80037f8:	d108      	bne.n	800380c <HAL_SPI_Transmit+0x250>
        {
          errorcode = HAL_TIMEOUT;
 80037fa:	231f      	movs	r3, #31
 80037fc:	18fb      	adds	r3, r7, r3
 80037fe:	2203      	movs	r2, #3
 8003800:	701a      	strb	r2, [r3, #0]
          hspi->State = HAL_SPI_STATE_READY;
 8003802:	68fb      	ldr	r3, [r7, #12]
 8003804:	225d      	movs	r2, #93	@ 0x5d
 8003806:	2101      	movs	r1, #1
 8003808:	5499      	strb	r1, [r3, r2]
          goto error;
 800380a:	e02b      	b.n	8003864 <HAL_SPI_Transmit+0x2a8>
    while (hspi->TxXferCount > 0U)
 800380c:	68fb      	ldr	r3, [r7, #12]
 800380e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003810:	b29b      	uxth	r3, r3
 8003812:	2b00      	cmp	r3, #0
 8003814:	d1c8      	bne.n	80037a8 <HAL_SPI_Transmit+0x1ec>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003816:	69ba      	ldr	r2, [r7, #24]
 8003818:	6839      	ldr	r1, [r7, #0]
 800381a:	68fb      	ldr	r3, [r7, #12]
 800381c:	0018      	movs	r0, r3
 800381e:	f000 f95d 	bl	8003adc <SPI_EndRxTxTransaction>
 8003822:	1e03      	subs	r3, r0, #0
 8003824:	d002      	beq.n	800382c <HAL_SPI_Transmit+0x270>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003826:	68fb      	ldr	r3, [r7, #12]
 8003828:	2220      	movs	r2, #32
 800382a:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800382c:	68fb      	ldr	r3, [r7, #12]
 800382e:	689b      	ldr	r3, [r3, #8]
 8003830:	2b00      	cmp	r3, #0
 8003832:	d10a      	bne.n	800384a <HAL_SPI_Transmit+0x28e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003834:	2300      	movs	r3, #0
 8003836:	613b      	str	r3, [r7, #16]
 8003838:	68fb      	ldr	r3, [r7, #12]
 800383a:	681b      	ldr	r3, [r3, #0]
 800383c:	68db      	ldr	r3, [r3, #12]
 800383e:	613b      	str	r3, [r7, #16]
 8003840:	68fb      	ldr	r3, [r7, #12]
 8003842:	681b      	ldr	r3, [r3, #0]
 8003844:	689b      	ldr	r3, [r3, #8]
 8003846:	613b      	str	r3, [r7, #16]
 8003848:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800384a:	68fb      	ldr	r3, [r7, #12]
 800384c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800384e:	2b00      	cmp	r3, #0
 8003850:	d004      	beq.n	800385c <HAL_SPI_Transmit+0x2a0>
  {
    errorcode = HAL_ERROR;
 8003852:	231f      	movs	r3, #31
 8003854:	18fb      	adds	r3, r7, r3
 8003856:	2201      	movs	r2, #1
 8003858:	701a      	strb	r2, [r3, #0]
 800385a:	e003      	b.n	8003864 <HAL_SPI_Transmit+0x2a8>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 800385c:	68fb      	ldr	r3, [r7, #12]
 800385e:	225d      	movs	r2, #93	@ 0x5d
 8003860:	2101      	movs	r1, #1
 8003862:	5499      	strb	r1, [r3, r2]
  }

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8003864:	68fb      	ldr	r3, [r7, #12]
 8003866:	225c      	movs	r2, #92	@ 0x5c
 8003868:	2100      	movs	r1, #0
 800386a:	5499      	strb	r1, [r3, r2]
  return errorcode;
 800386c:	231f      	movs	r3, #31
 800386e:	18fb      	adds	r3, r7, r3
 8003870:	781b      	ldrb	r3, [r3, #0]
}
 8003872:	0018      	movs	r0, r3
 8003874:	46bd      	mov	sp, r7
 8003876:	b008      	add	sp, #32
 8003878:	bd80      	pop	{r7, pc}
	...

0800387c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800387c:	b580      	push	{r7, lr}
 800387e:	b088      	sub	sp, #32
 8003880:	af00      	add	r7, sp, #0
 8003882:	60f8      	str	r0, [r7, #12]
 8003884:	60b9      	str	r1, [r7, #8]
 8003886:	603b      	str	r3, [r7, #0]
 8003888:	1dfb      	adds	r3, r7, #7
 800388a:	701a      	strb	r2, [r3, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800388c:	f7fd fe1c 	bl	80014c8 <HAL_GetTick>
 8003890:	0002      	movs	r2, r0
 8003892:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003894:	1a9b      	subs	r3, r3, r2
 8003896:	683a      	ldr	r2, [r7, #0]
 8003898:	18d3      	adds	r3, r2, r3
 800389a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800389c:	f7fd fe14 	bl	80014c8 <HAL_GetTick>
 80038a0:	0003      	movs	r3, r0
 80038a2:	61bb      	str	r3, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80038a4:	4b3a      	ldr	r3, [pc, #232]	@ (8003990 <SPI_WaitFlagStateUntilTimeout+0x114>)
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	015b      	lsls	r3, r3, #5
 80038aa:	0d1b      	lsrs	r3, r3, #20
 80038ac:	69fa      	ldr	r2, [r7, #28]
 80038ae:	4353      	muls	r3, r2
 80038b0:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80038b2:	e058      	b.n	8003966 <SPI_WaitFlagStateUntilTimeout+0xea>
  {
    if (Timeout != HAL_MAX_DELAY)
 80038b4:	683b      	ldr	r3, [r7, #0]
 80038b6:	3301      	adds	r3, #1
 80038b8:	d055      	beq.n	8003966 <SPI_WaitFlagStateUntilTimeout+0xea>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80038ba:	f7fd fe05 	bl	80014c8 <HAL_GetTick>
 80038be:	0002      	movs	r2, r0
 80038c0:	69bb      	ldr	r3, [r7, #24]
 80038c2:	1ad3      	subs	r3, r2, r3
 80038c4:	69fa      	ldr	r2, [r7, #28]
 80038c6:	429a      	cmp	r2, r3
 80038c8:	d902      	bls.n	80038d0 <SPI_WaitFlagStateUntilTimeout+0x54>
 80038ca:	69fb      	ldr	r3, [r7, #28]
 80038cc:	2b00      	cmp	r3, #0
 80038ce:	d142      	bne.n	8003956 <SPI_WaitFlagStateUntilTimeout+0xda>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80038d0:	68fb      	ldr	r3, [r7, #12]
 80038d2:	681b      	ldr	r3, [r3, #0]
 80038d4:	685a      	ldr	r2, [r3, #4]
 80038d6:	68fb      	ldr	r3, [r7, #12]
 80038d8:	681b      	ldr	r3, [r3, #0]
 80038da:	21e0      	movs	r1, #224	@ 0xe0
 80038dc:	438a      	bics	r2, r1
 80038de:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80038e0:	68fb      	ldr	r3, [r7, #12]
 80038e2:	685a      	ldr	r2, [r3, #4]
 80038e4:	2382      	movs	r3, #130	@ 0x82
 80038e6:	005b      	lsls	r3, r3, #1
 80038e8:	429a      	cmp	r2, r3
 80038ea:	d113      	bne.n	8003914 <SPI_WaitFlagStateUntilTimeout+0x98>
 80038ec:	68fb      	ldr	r3, [r7, #12]
 80038ee:	689a      	ldr	r2, [r3, #8]
 80038f0:	2380      	movs	r3, #128	@ 0x80
 80038f2:	021b      	lsls	r3, r3, #8
 80038f4:	429a      	cmp	r2, r3
 80038f6:	d005      	beq.n	8003904 <SPI_WaitFlagStateUntilTimeout+0x88>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80038f8:	68fb      	ldr	r3, [r7, #12]
 80038fa:	689a      	ldr	r2, [r3, #8]
 80038fc:	2380      	movs	r3, #128	@ 0x80
 80038fe:	00db      	lsls	r3, r3, #3
 8003900:	429a      	cmp	r2, r3
 8003902:	d107      	bne.n	8003914 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8003904:	68fb      	ldr	r3, [r7, #12]
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	681a      	ldr	r2, [r3, #0]
 800390a:	68fb      	ldr	r3, [r7, #12]
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	2140      	movs	r1, #64	@ 0x40
 8003910:	438a      	bics	r2, r1
 8003912:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003914:	68fb      	ldr	r3, [r7, #12]
 8003916:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003918:	2380      	movs	r3, #128	@ 0x80
 800391a:	019b      	lsls	r3, r3, #6
 800391c:	429a      	cmp	r2, r3
 800391e:	d110      	bne.n	8003942 <SPI_WaitFlagStateUntilTimeout+0xc6>
        {
          SPI_RESET_CRC(hspi);
 8003920:	68fb      	ldr	r3, [r7, #12]
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	681a      	ldr	r2, [r3, #0]
 8003926:	68fb      	ldr	r3, [r7, #12]
 8003928:	681b      	ldr	r3, [r3, #0]
 800392a:	491a      	ldr	r1, [pc, #104]	@ (8003994 <SPI_WaitFlagStateUntilTimeout+0x118>)
 800392c:	400a      	ands	r2, r1
 800392e:	601a      	str	r2, [r3, #0]
 8003930:	68fb      	ldr	r3, [r7, #12]
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	681a      	ldr	r2, [r3, #0]
 8003936:	68fb      	ldr	r3, [r7, #12]
 8003938:	681b      	ldr	r3, [r3, #0]
 800393a:	2180      	movs	r1, #128	@ 0x80
 800393c:	0189      	lsls	r1, r1, #6
 800393e:	430a      	orrs	r2, r1
 8003940:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8003942:	68fb      	ldr	r3, [r7, #12]
 8003944:	225d      	movs	r2, #93	@ 0x5d
 8003946:	2101      	movs	r1, #1
 8003948:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800394a:	68fb      	ldr	r3, [r7, #12]
 800394c:	225c      	movs	r2, #92	@ 0x5c
 800394e:	2100      	movs	r1, #0
 8003950:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8003952:	2303      	movs	r3, #3
 8003954:	e017      	b.n	8003986 <SPI_WaitFlagStateUntilTimeout+0x10a>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8003956:	697b      	ldr	r3, [r7, #20]
 8003958:	2b00      	cmp	r3, #0
 800395a:	d101      	bne.n	8003960 <SPI_WaitFlagStateUntilTimeout+0xe4>
      {
        tmp_timeout = 0U;
 800395c:	2300      	movs	r3, #0
 800395e:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8003960:	697b      	ldr	r3, [r7, #20]
 8003962:	3b01      	subs	r3, #1
 8003964:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003966:	68fb      	ldr	r3, [r7, #12]
 8003968:	681b      	ldr	r3, [r3, #0]
 800396a:	689b      	ldr	r3, [r3, #8]
 800396c:	68ba      	ldr	r2, [r7, #8]
 800396e:	4013      	ands	r3, r2
 8003970:	68ba      	ldr	r2, [r7, #8]
 8003972:	1ad3      	subs	r3, r2, r3
 8003974:	425a      	negs	r2, r3
 8003976:	4153      	adcs	r3, r2
 8003978:	b2db      	uxtb	r3, r3
 800397a:	001a      	movs	r2, r3
 800397c:	1dfb      	adds	r3, r7, #7
 800397e:	781b      	ldrb	r3, [r3, #0]
 8003980:	429a      	cmp	r2, r3
 8003982:	d197      	bne.n	80038b4 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8003984:	2300      	movs	r3, #0
}
 8003986:	0018      	movs	r0, r3
 8003988:	46bd      	mov	sp, r7
 800398a:	b008      	add	sp, #32
 800398c:	bd80      	pop	{r7, pc}
 800398e:	46c0      	nop			@ (mov r8, r8)
 8003990:	20000000 	.word	0x20000000
 8003994:	ffffdfff 	.word	0xffffdfff

08003998 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003998:	b580      	push	{r7, lr}
 800399a:	b08a      	sub	sp, #40	@ 0x28
 800399c:	af00      	add	r7, sp, #0
 800399e:	60f8      	str	r0, [r7, #12]
 80039a0:	60b9      	str	r1, [r7, #8]
 80039a2:	607a      	str	r2, [r7, #4]
 80039a4:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 80039a6:	2317      	movs	r3, #23
 80039a8:	18fb      	adds	r3, r7, r3
 80039aa:	2200      	movs	r2, #0
 80039ac:	701a      	strb	r2, [r3, #0]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 80039ae:	f7fd fd8b 	bl	80014c8 <HAL_GetTick>
 80039b2:	0002      	movs	r2, r0
 80039b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80039b6:	1a9b      	subs	r3, r3, r2
 80039b8:	683a      	ldr	r2, [r7, #0]
 80039ba:	18d3      	adds	r3, r2, r3
 80039bc:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 80039be:	f7fd fd83 	bl	80014c8 <HAL_GetTick>
 80039c2:	0003      	movs	r3, r0
 80039c4:	623b      	str	r3, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 80039c6:	68fb      	ldr	r3, [r7, #12]
 80039c8:	681b      	ldr	r3, [r3, #0]
 80039ca:	330c      	adds	r3, #12
 80039cc:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 80039ce:	4b41      	ldr	r3, [pc, #260]	@ (8003ad4 <SPI_WaitFifoStateUntilTimeout+0x13c>)
 80039d0:	681a      	ldr	r2, [r3, #0]
 80039d2:	0013      	movs	r3, r2
 80039d4:	009b      	lsls	r3, r3, #2
 80039d6:	189b      	adds	r3, r3, r2
 80039d8:	00da      	lsls	r2, r3, #3
 80039da:	1ad3      	subs	r3, r2, r3
 80039dc:	0d1b      	lsrs	r3, r3, #20
 80039de:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80039e0:	4353      	muls	r3, r2
 80039e2:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 80039e4:	e068      	b.n	8003ab8 <SPI_WaitFifoStateUntilTimeout+0x120>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 80039e6:	68ba      	ldr	r2, [r7, #8]
 80039e8:	23c0      	movs	r3, #192	@ 0xc0
 80039ea:	00db      	lsls	r3, r3, #3
 80039ec:	429a      	cmp	r2, r3
 80039ee:	d10a      	bne.n	8003a06 <SPI_WaitFifoStateUntilTimeout+0x6e>
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	2b00      	cmp	r3, #0
 80039f4:	d107      	bne.n	8003a06 <SPI_WaitFifoStateUntilTimeout+0x6e>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 80039f6:	69fb      	ldr	r3, [r7, #28]
 80039f8:	781b      	ldrb	r3, [r3, #0]
 80039fa:	b2da      	uxtb	r2, r3
 80039fc:	2117      	movs	r1, #23
 80039fe:	187b      	adds	r3, r7, r1
 8003a00:	701a      	strb	r2, [r3, #0]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8003a02:	187b      	adds	r3, r7, r1
 8003a04:	781b      	ldrb	r3, [r3, #0]
    }

    if (Timeout != HAL_MAX_DELAY)
 8003a06:	683b      	ldr	r3, [r7, #0]
 8003a08:	3301      	adds	r3, #1
 8003a0a:	d055      	beq.n	8003ab8 <SPI_WaitFifoStateUntilTimeout+0x120>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8003a0c:	f7fd fd5c 	bl	80014c8 <HAL_GetTick>
 8003a10:	0002      	movs	r2, r0
 8003a12:	6a3b      	ldr	r3, [r7, #32]
 8003a14:	1ad3      	subs	r3, r2, r3
 8003a16:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003a18:	429a      	cmp	r2, r3
 8003a1a:	d902      	bls.n	8003a22 <SPI_WaitFifoStateUntilTimeout+0x8a>
 8003a1c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a1e:	2b00      	cmp	r3, #0
 8003a20:	d142      	bne.n	8003aa8 <SPI_WaitFifoStateUntilTimeout+0x110>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003a22:	68fb      	ldr	r3, [r7, #12]
 8003a24:	681b      	ldr	r3, [r3, #0]
 8003a26:	685a      	ldr	r2, [r3, #4]
 8003a28:	68fb      	ldr	r3, [r7, #12]
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	21e0      	movs	r1, #224	@ 0xe0
 8003a2e:	438a      	bics	r2, r1
 8003a30:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003a32:	68fb      	ldr	r3, [r7, #12]
 8003a34:	685a      	ldr	r2, [r3, #4]
 8003a36:	2382      	movs	r3, #130	@ 0x82
 8003a38:	005b      	lsls	r3, r3, #1
 8003a3a:	429a      	cmp	r2, r3
 8003a3c:	d113      	bne.n	8003a66 <SPI_WaitFifoStateUntilTimeout+0xce>
 8003a3e:	68fb      	ldr	r3, [r7, #12]
 8003a40:	689a      	ldr	r2, [r3, #8]
 8003a42:	2380      	movs	r3, #128	@ 0x80
 8003a44:	021b      	lsls	r3, r3, #8
 8003a46:	429a      	cmp	r2, r3
 8003a48:	d005      	beq.n	8003a56 <SPI_WaitFifoStateUntilTimeout+0xbe>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003a4a:	68fb      	ldr	r3, [r7, #12]
 8003a4c:	689a      	ldr	r2, [r3, #8]
 8003a4e:	2380      	movs	r3, #128	@ 0x80
 8003a50:	00db      	lsls	r3, r3, #3
 8003a52:	429a      	cmp	r2, r3
 8003a54:	d107      	bne.n	8003a66 <SPI_WaitFifoStateUntilTimeout+0xce>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8003a56:	68fb      	ldr	r3, [r7, #12]
 8003a58:	681b      	ldr	r3, [r3, #0]
 8003a5a:	681a      	ldr	r2, [r3, #0]
 8003a5c:	68fb      	ldr	r3, [r7, #12]
 8003a5e:	681b      	ldr	r3, [r3, #0]
 8003a60:	2140      	movs	r1, #64	@ 0x40
 8003a62:	438a      	bics	r2, r1
 8003a64:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003a66:	68fb      	ldr	r3, [r7, #12]
 8003a68:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003a6a:	2380      	movs	r3, #128	@ 0x80
 8003a6c:	019b      	lsls	r3, r3, #6
 8003a6e:	429a      	cmp	r2, r3
 8003a70:	d110      	bne.n	8003a94 <SPI_WaitFifoStateUntilTimeout+0xfc>
        {
          SPI_RESET_CRC(hspi);
 8003a72:	68fb      	ldr	r3, [r7, #12]
 8003a74:	681b      	ldr	r3, [r3, #0]
 8003a76:	681a      	ldr	r2, [r3, #0]
 8003a78:	68fb      	ldr	r3, [r7, #12]
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	4916      	ldr	r1, [pc, #88]	@ (8003ad8 <SPI_WaitFifoStateUntilTimeout+0x140>)
 8003a7e:	400a      	ands	r2, r1
 8003a80:	601a      	str	r2, [r3, #0]
 8003a82:	68fb      	ldr	r3, [r7, #12]
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	681a      	ldr	r2, [r3, #0]
 8003a88:	68fb      	ldr	r3, [r7, #12]
 8003a8a:	681b      	ldr	r3, [r3, #0]
 8003a8c:	2180      	movs	r1, #128	@ 0x80
 8003a8e:	0189      	lsls	r1, r1, #6
 8003a90:	430a      	orrs	r2, r1
 8003a92:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8003a94:	68fb      	ldr	r3, [r7, #12]
 8003a96:	225d      	movs	r2, #93	@ 0x5d
 8003a98:	2101      	movs	r1, #1
 8003a9a:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8003a9c:	68fb      	ldr	r3, [r7, #12]
 8003a9e:	225c      	movs	r2, #92	@ 0x5c
 8003aa0:	2100      	movs	r1, #0
 8003aa2:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8003aa4:	2303      	movs	r3, #3
 8003aa6:	e010      	b.n	8003aca <SPI_WaitFifoStateUntilTimeout+0x132>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8003aa8:	69bb      	ldr	r3, [r7, #24]
 8003aaa:	2b00      	cmp	r3, #0
 8003aac:	d101      	bne.n	8003ab2 <SPI_WaitFifoStateUntilTimeout+0x11a>
      {
        tmp_timeout = 0U;
 8003aae:	2300      	movs	r3, #0
 8003ab0:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 8003ab2:	69bb      	ldr	r3, [r7, #24]
 8003ab4:	3b01      	subs	r3, #1
 8003ab6:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8003ab8:	68fb      	ldr	r3, [r7, #12]
 8003aba:	681b      	ldr	r3, [r3, #0]
 8003abc:	689b      	ldr	r3, [r3, #8]
 8003abe:	68ba      	ldr	r2, [r7, #8]
 8003ac0:	4013      	ands	r3, r2
 8003ac2:	687a      	ldr	r2, [r7, #4]
 8003ac4:	429a      	cmp	r2, r3
 8003ac6:	d18e      	bne.n	80039e6 <SPI_WaitFifoStateUntilTimeout+0x4e>
    }
  }

  return HAL_OK;
 8003ac8:	2300      	movs	r3, #0
}
 8003aca:	0018      	movs	r0, r3
 8003acc:	46bd      	mov	sp, r7
 8003ace:	b00a      	add	sp, #40	@ 0x28
 8003ad0:	bd80      	pop	{r7, pc}
 8003ad2:	46c0      	nop			@ (mov r8, r8)
 8003ad4:	20000000 	.word	0x20000000
 8003ad8:	ffffdfff 	.word	0xffffdfff

08003adc <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8003adc:	b580      	push	{r7, lr}
 8003ade:	b086      	sub	sp, #24
 8003ae0:	af02      	add	r7, sp, #8
 8003ae2:	60f8      	str	r0, [r7, #12]
 8003ae4:	60b9      	str	r1, [r7, #8]
 8003ae6:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8003ae8:	68ba      	ldr	r2, [r7, #8]
 8003aea:	23c0      	movs	r3, #192	@ 0xc0
 8003aec:	0159      	lsls	r1, r3, #5
 8003aee:	68f8      	ldr	r0, [r7, #12]
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	9300      	str	r3, [sp, #0]
 8003af4:	0013      	movs	r3, r2
 8003af6:	2200      	movs	r2, #0
 8003af8:	f7ff ff4e 	bl	8003998 <SPI_WaitFifoStateUntilTimeout>
 8003afc:	1e03      	subs	r3, r0, #0
 8003afe:	d007      	beq.n	8003b10 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003b00:	68fb      	ldr	r3, [r7, #12]
 8003b02:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003b04:	2220      	movs	r2, #32
 8003b06:	431a      	orrs	r2, r3
 8003b08:	68fb      	ldr	r3, [r7, #12]
 8003b0a:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8003b0c:	2303      	movs	r3, #3
 8003b0e:	e027      	b.n	8003b60 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8003b10:	68ba      	ldr	r2, [r7, #8]
 8003b12:	68f8      	ldr	r0, [r7, #12]
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	9300      	str	r3, [sp, #0]
 8003b18:	0013      	movs	r3, r2
 8003b1a:	2200      	movs	r2, #0
 8003b1c:	2180      	movs	r1, #128	@ 0x80
 8003b1e:	f7ff fead 	bl	800387c <SPI_WaitFlagStateUntilTimeout>
 8003b22:	1e03      	subs	r3, r0, #0
 8003b24:	d007      	beq.n	8003b36 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003b26:	68fb      	ldr	r3, [r7, #12]
 8003b28:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003b2a:	2220      	movs	r2, #32
 8003b2c:	431a      	orrs	r2, r3
 8003b2e:	68fb      	ldr	r3, [r7, #12]
 8003b30:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8003b32:	2303      	movs	r3, #3
 8003b34:	e014      	b.n	8003b60 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8003b36:	68ba      	ldr	r2, [r7, #8]
 8003b38:	23c0      	movs	r3, #192	@ 0xc0
 8003b3a:	00d9      	lsls	r1, r3, #3
 8003b3c:	68f8      	ldr	r0, [r7, #12]
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	9300      	str	r3, [sp, #0]
 8003b42:	0013      	movs	r3, r2
 8003b44:	2200      	movs	r2, #0
 8003b46:	f7ff ff27 	bl	8003998 <SPI_WaitFifoStateUntilTimeout>
 8003b4a:	1e03      	subs	r3, r0, #0
 8003b4c:	d007      	beq.n	8003b5e <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003b4e:	68fb      	ldr	r3, [r7, #12]
 8003b50:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003b52:	2220      	movs	r2, #32
 8003b54:	431a      	orrs	r2, r3
 8003b56:	68fb      	ldr	r3, [r7, #12]
 8003b58:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8003b5a:	2303      	movs	r3, #3
 8003b5c:	e000      	b.n	8003b60 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8003b5e:	2300      	movs	r3, #0
}
 8003b60:	0018      	movs	r0, r3
 8003b62:	46bd      	mov	sp, r7
 8003b64:	b004      	add	sp, #16
 8003b66:	bd80      	pop	{r7, pc}

08003b68 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003b68:	b580      	push	{r7, lr}
 8003b6a:	b082      	sub	sp, #8
 8003b6c:	af00      	add	r7, sp, #0
 8003b6e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	2b00      	cmp	r3, #0
 8003b74:	d101      	bne.n	8003b7a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003b76:	2301      	movs	r3, #1
 8003b78:	e046      	b.n	8003c08 <HAL_UART_Init+0xa0>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	2288      	movs	r2, #136	@ 0x88
 8003b7e:	589b      	ldr	r3, [r3, r2]
 8003b80:	2b00      	cmp	r3, #0
 8003b82:	d107      	bne.n	8003b94 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	2284      	movs	r2, #132	@ 0x84
 8003b88:	2100      	movs	r1, #0
 8003b8a:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	0018      	movs	r0, r3
 8003b90:	f7fd fb3c 	bl	800120c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	2288      	movs	r2, #136	@ 0x88
 8003b98:	2124      	movs	r1, #36	@ 0x24
 8003b9a:	5099      	str	r1, [r3, r2]

  __HAL_UART_DISABLE(huart);
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	681a      	ldr	r2, [r3, #0]
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	681b      	ldr	r3, [r3, #0]
 8003ba6:	2101      	movs	r1, #1
 8003ba8:	438a      	bics	r2, r1
 8003baa:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003bb0:	2b00      	cmp	r3, #0
 8003bb2:	d003      	beq.n	8003bbc <HAL_UART_Init+0x54>
  {
    UART_AdvFeatureConfig(huart);
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	0018      	movs	r0, r3
 8003bb8:	f000 fa3a 	bl	8004030 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	0018      	movs	r0, r3
 8003bc0:	f000 f8cc 	bl	8003d5c <UART_SetConfig>
 8003bc4:	0003      	movs	r3, r0
 8003bc6:	2b01      	cmp	r3, #1
 8003bc8:	d101      	bne.n	8003bce <HAL_UART_Init+0x66>
  {
    return HAL_ERROR;
 8003bca:	2301      	movs	r3, #1
 8003bcc:	e01c      	b.n	8003c08 <HAL_UART_Init+0xa0>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	681b      	ldr	r3, [r3, #0]
 8003bd2:	685a      	ldr	r2, [r3, #4]
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	490d      	ldr	r1, [pc, #52]	@ (8003c10 <HAL_UART_Init+0xa8>)
 8003bda:	400a      	ands	r2, r1
 8003bdc:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	681b      	ldr	r3, [r3, #0]
 8003be2:	689a      	ldr	r2, [r3, #8]
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	681b      	ldr	r3, [r3, #0]
 8003be8:	212a      	movs	r1, #42	@ 0x2a
 8003bea:	438a      	bics	r2, r1
 8003bec:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	681b      	ldr	r3, [r3, #0]
 8003bf2:	681a      	ldr	r2, [r3, #0]
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	2101      	movs	r1, #1
 8003bfa:	430a      	orrs	r2, r1
 8003bfc:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	0018      	movs	r0, r3
 8003c02:	f000 fac9 	bl	8004198 <UART_CheckIdleState>
 8003c06:	0003      	movs	r3, r0
}
 8003c08:	0018      	movs	r0, r3
 8003c0a:	46bd      	mov	sp, r7
 8003c0c:	b002      	add	sp, #8
 8003c0e:	bd80      	pop	{r7, pc}
 8003c10:	ffffb7ff 	.word	0xffffb7ff

08003c14 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003c14:	b580      	push	{r7, lr}
 8003c16:	b08a      	sub	sp, #40	@ 0x28
 8003c18:	af02      	add	r7, sp, #8
 8003c1a:	60f8      	str	r0, [r7, #12]
 8003c1c:	60b9      	str	r1, [r7, #8]
 8003c1e:	603b      	str	r3, [r7, #0]
 8003c20:	1dbb      	adds	r3, r7, #6
 8003c22:	801a      	strh	r2, [r3, #0]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003c24:	68fb      	ldr	r3, [r7, #12]
 8003c26:	2288      	movs	r2, #136	@ 0x88
 8003c28:	589b      	ldr	r3, [r3, r2]
 8003c2a:	2b20      	cmp	r3, #32
 8003c2c:	d000      	beq.n	8003c30 <HAL_UART_Transmit+0x1c>
 8003c2e:	e090      	b.n	8003d52 <HAL_UART_Transmit+0x13e>
  {
    if ((pData == NULL) || (Size == 0U))
 8003c30:	68bb      	ldr	r3, [r7, #8]
 8003c32:	2b00      	cmp	r3, #0
 8003c34:	d003      	beq.n	8003c3e <HAL_UART_Transmit+0x2a>
 8003c36:	1dbb      	adds	r3, r7, #6
 8003c38:	881b      	ldrh	r3, [r3, #0]
 8003c3a:	2b00      	cmp	r3, #0
 8003c3c:	d101      	bne.n	8003c42 <HAL_UART_Transmit+0x2e>
    {
      return  HAL_ERROR;
 8003c3e:	2301      	movs	r3, #1
 8003c40:	e088      	b.n	8003d54 <HAL_UART_Transmit+0x140>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003c42:	68fb      	ldr	r3, [r7, #12]
 8003c44:	689a      	ldr	r2, [r3, #8]
 8003c46:	2380      	movs	r3, #128	@ 0x80
 8003c48:	015b      	lsls	r3, r3, #5
 8003c4a:	429a      	cmp	r2, r3
 8003c4c:	d109      	bne.n	8003c62 <HAL_UART_Transmit+0x4e>
 8003c4e:	68fb      	ldr	r3, [r7, #12]
 8003c50:	691b      	ldr	r3, [r3, #16]
 8003c52:	2b00      	cmp	r3, #0
 8003c54:	d105      	bne.n	8003c62 <HAL_UART_Transmit+0x4e>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8003c56:	68bb      	ldr	r3, [r7, #8]
 8003c58:	2201      	movs	r2, #1
 8003c5a:	4013      	ands	r3, r2
 8003c5c:	d001      	beq.n	8003c62 <HAL_UART_Transmit+0x4e>
      {
        return  HAL_ERROR;
 8003c5e:	2301      	movs	r3, #1
 8003c60:	e078      	b.n	8003d54 <HAL_UART_Transmit+0x140>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003c62:	68fb      	ldr	r3, [r7, #12]
 8003c64:	2290      	movs	r2, #144	@ 0x90
 8003c66:	2100      	movs	r1, #0
 8003c68:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003c6a:	68fb      	ldr	r3, [r7, #12]
 8003c6c:	2288      	movs	r2, #136	@ 0x88
 8003c6e:	2121      	movs	r1, #33	@ 0x21
 8003c70:	5099      	str	r1, [r3, r2]

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003c72:	f7fd fc29 	bl	80014c8 <HAL_GetTick>
 8003c76:	0003      	movs	r3, r0
 8003c78:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 8003c7a:	68fb      	ldr	r3, [r7, #12]
 8003c7c:	1dba      	adds	r2, r7, #6
 8003c7e:	2154      	movs	r1, #84	@ 0x54
 8003c80:	8812      	ldrh	r2, [r2, #0]
 8003c82:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 8003c84:	68fb      	ldr	r3, [r7, #12]
 8003c86:	1dba      	adds	r2, r7, #6
 8003c88:	2156      	movs	r1, #86	@ 0x56
 8003c8a:	8812      	ldrh	r2, [r2, #0]
 8003c8c:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003c8e:	68fb      	ldr	r3, [r7, #12]
 8003c90:	689a      	ldr	r2, [r3, #8]
 8003c92:	2380      	movs	r3, #128	@ 0x80
 8003c94:	015b      	lsls	r3, r3, #5
 8003c96:	429a      	cmp	r2, r3
 8003c98:	d108      	bne.n	8003cac <HAL_UART_Transmit+0x98>
 8003c9a:	68fb      	ldr	r3, [r7, #12]
 8003c9c:	691b      	ldr	r3, [r3, #16]
 8003c9e:	2b00      	cmp	r3, #0
 8003ca0:	d104      	bne.n	8003cac <HAL_UART_Transmit+0x98>
    {
      pdata8bits  = NULL;
 8003ca2:	2300      	movs	r3, #0
 8003ca4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003ca6:	68bb      	ldr	r3, [r7, #8]
 8003ca8:	61bb      	str	r3, [r7, #24]
 8003caa:	e003      	b.n	8003cb4 <HAL_UART_Transmit+0xa0>
    }
    else
    {
      pdata8bits  = pData;
 8003cac:	68bb      	ldr	r3, [r7, #8]
 8003cae:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003cb0:	2300      	movs	r3, #0
 8003cb2:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003cb4:	e030      	b.n	8003d18 <HAL_UART_Transmit+0x104>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003cb6:	697a      	ldr	r2, [r7, #20]
 8003cb8:	68f8      	ldr	r0, [r7, #12]
 8003cba:	683b      	ldr	r3, [r7, #0]
 8003cbc:	9300      	str	r3, [sp, #0]
 8003cbe:	0013      	movs	r3, r2
 8003cc0:	2200      	movs	r2, #0
 8003cc2:	2180      	movs	r1, #128	@ 0x80
 8003cc4:	f000 fb12 	bl	80042ec <UART_WaitOnFlagUntilTimeout>
 8003cc8:	1e03      	subs	r3, r0, #0
 8003cca:	d005      	beq.n	8003cd8 <HAL_UART_Transmit+0xc4>
      {

        huart->gState = HAL_UART_STATE_READY;
 8003ccc:	68fb      	ldr	r3, [r7, #12]
 8003cce:	2288      	movs	r2, #136	@ 0x88
 8003cd0:	2120      	movs	r1, #32
 8003cd2:	5099      	str	r1, [r3, r2]

        return HAL_TIMEOUT;
 8003cd4:	2303      	movs	r3, #3
 8003cd6:	e03d      	b.n	8003d54 <HAL_UART_Transmit+0x140>
      }
      if (pdata8bits == NULL)
 8003cd8:	69fb      	ldr	r3, [r7, #28]
 8003cda:	2b00      	cmp	r3, #0
 8003cdc:	d10b      	bne.n	8003cf6 <HAL_UART_Transmit+0xe2>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003cde:	69bb      	ldr	r3, [r7, #24]
 8003ce0:	881b      	ldrh	r3, [r3, #0]
 8003ce2:	001a      	movs	r2, r3
 8003ce4:	68fb      	ldr	r3, [r7, #12]
 8003ce6:	681b      	ldr	r3, [r3, #0]
 8003ce8:	05d2      	lsls	r2, r2, #23
 8003cea:	0dd2      	lsrs	r2, r2, #23
 8003cec:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8003cee:	69bb      	ldr	r3, [r7, #24]
 8003cf0:	3302      	adds	r3, #2
 8003cf2:	61bb      	str	r3, [r7, #24]
 8003cf4:	e007      	b.n	8003d06 <HAL_UART_Transmit+0xf2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8003cf6:	69fb      	ldr	r3, [r7, #28]
 8003cf8:	781a      	ldrb	r2, [r3, #0]
 8003cfa:	68fb      	ldr	r3, [r7, #12]
 8003cfc:	681b      	ldr	r3, [r3, #0]
 8003cfe:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8003d00:	69fb      	ldr	r3, [r7, #28]
 8003d02:	3301      	adds	r3, #1
 8003d04:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003d06:	68fb      	ldr	r3, [r7, #12]
 8003d08:	2256      	movs	r2, #86	@ 0x56
 8003d0a:	5a9b      	ldrh	r3, [r3, r2]
 8003d0c:	b29b      	uxth	r3, r3
 8003d0e:	3b01      	subs	r3, #1
 8003d10:	b299      	uxth	r1, r3
 8003d12:	68fb      	ldr	r3, [r7, #12]
 8003d14:	2256      	movs	r2, #86	@ 0x56
 8003d16:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 8003d18:	68fb      	ldr	r3, [r7, #12]
 8003d1a:	2256      	movs	r2, #86	@ 0x56
 8003d1c:	5a9b      	ldrh	r3, [r3, r2]
 8003d1e:	b29b      	uxth	r3, r3
 8003d20:	2b00      	cmp	r3, #0
 8003d22:	d1c8      	bne.n	8003cb6 <HAL_UART_Transmit+0xa2>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003d24:	697a      	ldr	r2, [r7, #20]
 8003d26:	68f8      	ldr	r0, [r7, #12]
 8003d28:	683b      	ldr	r3, [r7, #0]
 8003d2a:	9300      	str	r3, [sp, #0]
 8003d2c:	0013      	movs	r3, r2
 8003d2e:	2200      	movs	r2, #0
 8003d30:	2140      	movs	r1, #64	@ 0x40
 8003d32:	f000 fadb 	bl	80042ec <UART_WaitOnFlagUntilTimeout>
 8003d36:	1e03      	subs	r3, r0, #0
 8003d38:	d005      	beq.n	8003d46 <HAL_UART_Transmit+0x132>
    {
      huart->gState = HAL_UART_STATE_READY;
 8003d3a:	68fb      	ldr	r3, [r7, #12]
 8003d3c:	2288      	movs	r2, #136	@ 0x88
 8003d3e:	2120      	movs	r1, #32
 8003d40:	5099      	str	r1, [r3, r2]

      return HAL_TIMEOUT;
 8003d42:	2303      	movs	r3, #3
 8003d44:	e006      	b.n	8003d54 <HAL_UART_Transmit+0x140>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003d46:	68fb      	ldr	r3, [r7, #12]
 8003d48:	2288      	movs	r2, #136	@ 0x88
 8003d4a:	2120      	movs	r1, #32
 8003d4c:	5099      	str	r1, [r3, r2]

    return HAL_OK;
 8003d4e:	2300      	movs	r3, #0
 8003d50:	e000      	b.n	8003d54 <HAL_UART_Transmit+0x140>
  }
  else
  {
    return HAL_BUSY;
 8003d52:	2302      	movs	r3, #2
  }
}
 8003d54:	0018      	movs	r0, r3
 8003d56:	46bd      	mov	sp, r7
 8003d58:	b008      	add	sp, #32
 8003d5a:	bd80      	pop	{r7, pc}

08003d5c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003d5c:	b580      	push	{r7, lr}
 8003d5e:	b088      	sub	sp, #32
 8003d60:	af00      	add	r7, sp, #0
 8003d62:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8003d64:	231a      	movs	r3, #26
 8003d66:	18fb      	adds	r3, r7, r3
 8003d68:	2200      	movs	r2, #0
 8003d6a:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	689a      	ldr	r2, [r3, #8]
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	691b      	ldr	r3, [r3, #16]
 8003d74:	431a      	orrs	r2, r3
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	695b      	ldr	r3, [r3, #20]
 8003d7a:	431a      	orrs	r2, r3
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	69db      	ldr	r3, [r3, #28]
 8003d80:	4313      	orrs	r3, r2
 8003d82:	61fb      	str	r3, [r7, #28]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	681b      	ldr	r3, [r3, #0]
 8003d8a:	4aa1      	ldr	r2, [pc, #644]	@ (8004010 <UART_SetConfig+0x2b4>)
 8003d8c:	4013      	ands	r3, r2
 8003d8e:	0019      	movs	r1, r3
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	69fa      	ldr	r2, [r7, #28]
 8003d96:	430a      	orrs	r2, r1
 8003d98:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	681b      	ldr	r3, [r3, #0]
 8003d9e:	685b      	ldr	r3, [r3, #4]
 8003da0:	4a9c      	ldr	r2, [pc, #624]	@ (8004014 <UART_SetConfig+0x2b8>)
 8003da2:	4013      	ands	r3, r2
 8003da4:	0019      	movs	r1, r3
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	68da      	ldr	r2, [r3, #12]
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	681b      	ldr	r3, [r3, #0]
 8003dae:	430a      	orrs	r2, r1
 8003db0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	699b      	ldr	r3, [r3, #24]
 8003db6:	61fb      	str	r3, [r7, #28]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
  {
    tmpreg |= huart->Init.OneBitSampling;
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	6a1b      	ldr	r3, [r3, #32]
 8003dbc:	69fa      	ldr	r2, [r7, #28]
 8003dbe:	4313      	orrs	r3, r2
 8003dc0:	61fb      	str	r3, [r7, #28]
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	681b      	ldr	r3, [r3, #0]
 8003dc6:	689b      	ldr	r3, [r3, #8]
 8003dc8:	4a93      	ldr	r2, [pc, #588]	@ (8004018 <UART_SetConfig+0x2bc>)
 8003dca:	4013      	ands	r3, r2
 8003dcc:	0019      	movs	r1, r3
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	681b      	ldr	r3, [r3, #0]
 8003dd2:	69fa      	ldr	r2, [r7, #28]
 8003dd4:	430a      	orrs	r2, r1
 8003dd6:	609a      	str	r2, [r3, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	681b      	ldr	r3, [r3, #0]
 8003ddc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003dde:	220f      	movs	r2, #15
 8003de0:	4393      	bics	r3, r2
 8003de2:	0019      	movs	r1, r3
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	681b      	ldr	r3, [r3, #0]
 8003dec:	430a      	orrs	r2, r1
 8003dee:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	4a89      	ldr	r2, [pc, #548]	@ (800401c <UART_SetConfig+0x2c0>)
 8003df6:	4293      	cmp	r3, r2
 8003df8:	d127      	bne.n	8003e4a <UART_SetConfig+0xee>
 8003dfa:	4b89      	ldr	r3, [pc, #548]	@ (8004020 <UART_SetConfig+0x2c4>)
 8003dfc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003dfe:	2203      	movs	r2, #3
 8003e00:	4013      	ands	r3, r2
 8003e02:	2b03      	cmp	r3, #3
 8003e04:	d017      	beq.n	8003e36 <UART_SetConfig+0xda>
 8003e06:	d81b      	bhi.n	8003e40 <UART_SetConfig+0xe4>
 8003e08:	2b02      	cmp	r3, #2
 8003e0a:	d00a      	beq.n	8003e22 <UART_SetConfig+0xc6>
 8003e0c:	d818      	bhi.n	8003e40 <UART_SetConfig+0xe4>
 8003e0e:	2b00      	cmp	r3, #0
 8003e10:	d002      	beq.n	8003e18 <UART_SetConfig+0xbc>
 8003e12:	2b01      	cmp	r3, #1
 8003e14:	d00a      	beq.n	8003e2c <UART_SetConfig+0xd0>
 8003e16:	e013      	b.n	8003e40 <UART_SetConfig+0xe4>
 8003e18:	231b      	movs	r3, #27
 8003e1a:	18fb      	adds	r3, r7, r3
 8003e1c:	2200      	movs	r2, #0
 8003e1e:	701a      	strb	r2, [r3, #0]
 8003e20:	e021      	b.n	8003e66 <UART_SetConfig+0x10a>
 8003e22:	231b      	movs	r3, #27
 8003e24:	18fb      	adds	r3, r7, r3
 8003e26:	2202      	movs	r2, #2
 8003e28:	701a      	strb	r2, [r3, #0]
 8003e2a:	e01c      	b.n	8003e66 <UART_SetConfig+0x10a>
 8003e2c:	231b      	movs	r3, #27
 8003e2e:	18fb      	adds	r3, r7, r3
 8003e30:	2204      	movs	r2, #4
 8003e32:	701a      	strb	r2, [r3, #0]
 8003e34:	e017      	b.n	8003e66 <UART_SetConfig+0x10a>
 8003e36:	231b      	movs	r3, #27
 8003e38:	18fb      	adds	r3, r7, r3
 8003e3a:	2208      	movs	r2, #8
 8003e3c:	701a      	strb	r2, [r3, #0]
 8003e3e:	e012      	b.n	8003e66 <UART_SetConfig+0x10a>
 8003e40:	231b      	movs	r3, #27
 8003e42:	18fb      	adds	r3, r7, r3
 8003e44:	2210      	movs	r2, #16
 8003e46:	701a      	strb	r2, [r3, #0]
 8003e48:	e00d      	b.n	8003e66 <UART_SetConfig+0x10a>
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	681b      	ldr	r3, [r3, #0]
 8003e4e:	4a75      	ldr	r2, [pc, #468]	@ (8004024 <UART_SetConfig+0x2c8>)
 8003e50:	4293      	cmp	r3, r2
 8003e52:	d104      	bne.n	8003e5e <UART_SetConfig+0x102>
 8003e54:	231b      	movs	r3, #27
 8003e56:	18fb      	adds	r3, r7, r3
 8003e58:	2200      	movs	r2, #0
 8003e5a:	701a      	strb	r2, [r3, #0]
 8003e5c:	e003      	b.n	8003e66 <UART_SetConfig+0x10a>
 8003e5e:	231b      	movs	r3, #27
 8003e60:	18fb      	adds	r3, r7, r3
 8003e62:	2210      	movs	r2, #16
 8003e64:	701a      	strb	r2, [r3, #0]
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	69da      	ldr	r2, [r3, #28]
 8003e6a:	2380      	movs	r3, #128	@ 0x80
 8003e6c:	021b      	lsls	r3, r3, #8
 8003e6e:	429a      	cmp	r2, r3
 8003e70:	d000      	beq.n	8003e74 <UART_SetConfig+0x118>
 8003e72:	e065      	b.n	8003f40 <UART_SetConfig+0x1e4>
  {
    switch (clocksource)
 8003e74:	231b      	movs	r3, #27
 8003e76:	18fb      	adds	r3, r7, r3
 8003e78:	781b      	ldrb	r3, [r3, #0]
 8003e7a:	2b08      	cmp	r3, #8
 8003e7c:	d015      	beq.n	8003eaa <UART_SetConfig+0x14e>
 8003e7e:	dc18      	bgt.n	8003eb2 <UART_SetConfig+0x156>
 8003e80:	2b04      	cmp	r3, #4
 8003e82:	d00d      	beq.n	8003ea0 <UART_SetConfig+0x144>
 8003e84:	dc15      	bgt.n	8003eb2 <UART_SetConfig+0x156>
 8003e86:	2b00      	cmp	r3, #0
 8003e88:	d002      	beq.n	8003e90 <UART_SetConfig+0x134>
 8003e8a:	2b02      	cmp	r3, #2
 8003e8c:	d005      	beq.n	8003e9a <UART_SetConfig+0x13e>
 8003e8e:	e010      	b.n	8003eb2 <UART_SetConfig+0x156>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003e90:	f7ff f9a0 	bl	80031d4 <HAL_RCC_GetPCLK1Freq>
 8003e94:	0003      	movs	r3, r0
 8003e96:	617b      	str	r3, [r7, #20]
        break;
 8003e98:	e012      	b.n	8003ec0 <UART_SetConfig+0x164>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003e9a:	4b63      	ldr	r3, [pc, #396]	@ (8004028 <UART_SetConfig+0x2cc>)
 8003e9c:	617b      	str	r3, [r7, #20]
        break;
 8003e9e:	e00f      	b.n	8003ec0 <UART_SetConfig+0x164>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003ea0:	f7ff f90c 	bl	80030bc <HAL_RCC_GetSysClockFreq>
 8003ea4:	0003      	movs	r3, r0
 8003ea6:	617b      	str	r3, [r7, #20]
        break;
 8003ea8:	e00a      	b.n	8003ec0 <UART_SetConfig+0x164>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003eaa:	2380      	movs	r3, #128	@ 0x80
 8003eac:	021b      	lsls	r3, r3, #8
 8003eae:	617b      	str	r3, [r7, #20]
        break;
 8003eb0:	e006      	b.n	8003ec0 <UART_SetConfig+0x164>
      default:
        pclk = 0U;
 8003eb2:	2300      	movs	r3, #0
 8003eb4:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8003eb6:	231a      	movs	r3, #26
 8003eb8:	18fb      	adds	r3, r7, r3
 8003eba:	2201      	movs	r2, #1
 8003ebc:	701a      	strb	r2, [r3, #0]
        break;
 8003ebe:	46c0      	nop			@ (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8003ec0:	697b      	ldr	r3, [r7, #20]
 8003ec2:	2b00      	cmp	r3, #0
 8003ec4:	d100      	bne.n	8003ec8 <UART_SetConfig+0x16c>
 8003ec6:	e08d      	b.n	8003fe4 <UART_SetConfig+0x288>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003ecc:	4b57      	ldr	r3, [pc, #348]	@ (800402c <UART_SetConfig+0x2d0>)
 8003ece:	0052      	lsls	r2, r2, #1
 8003ed0:	5ad3      	ldrh	r3, [r2, r3]
 8003ed2:	0019      	movs	r1, r3
 8003ed4:	6978      	ldr	r0, [r7, #20]
 8003ed6:	f7fc f91d 	bl	8000114 <__udivsi3>
 8003eda:	0003      	movs	r3, r0
 8003edc:	005a      	lsls	r2, r3, #1
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	685b      	ldr	r3, [r3, #4]
 8003ee2:	085b      	lsrs	r3, r3, #1
 8003ee4:	18d2      	adds	r2, r2, r3
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	685b      	ldr	r3, [r3, #4]
 8003eea:	0019      	movs	r1, r3
 8003eec:	0010      	movs	r0, r2
 8003eee:	f7fc f911 	bl	8000114 <__udivsi3>
 8003ef2:	0003      	movs	r3, r0
 8003ef4:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003ef6:	693b      	ldr	r3, [r7, #16]
 8003ef8:	2b0f      	cmp	r3, #15
 8003efa:	d91c      	bls.n	8003f36 <UART_SetConfig+0x1da>
 8003efc:	693a      	ldr	r2, [r7, #16]
 8003efe:	2380      	movs	r3, #128	@ 0x80
 8003f00:	025b      	lsls	r3, r3, #9
 8003f02:	429a      	cmp	r2, r3
 8003f04:	d217      	bcs.n	8003f36 <UART_SetConfig+0x1da>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8003f06:	693b      	ldr	r3, [r7, #16]
 8003f08:	b29a      	uxth	r2, r3
 8003f0a:	200e      	movs	r0, #14
 8003f0c:	183b      	adds	r3, r7, r0
 8003f0e:	210f      	movs	r1, #15
 8003f10:	438a      	bics	r2, r1
 8003f12:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003f14:	693b      	ldr	r3, [r7, #16]
 8003f16:	085b      	lsrs	r3, r3, #1
 8003f18:	b29b      	uxth	r3, r3
 8003f1a:	2207      	movs	r2, #7
 8003f1c:	4013      	ands	r3, r2
 8003f1e:	b299      	uxth	r1, r3
 8003f20:	183b      	adds	r3, r7, r0
 8003f22:	183a      	adds	r2, r7, r0
 8003f24:	8812      	ldrh	r2, [r2, #0]
 8003f26:	430a      	orrs	r2, r1
 8003f28:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	681b      	ldr	r3, [r3, #0]
 8003f2e:	183a      	adds	r2, r7, r0
 8003f30:	8812      	ldrh	r2, [r2, #0]
 8003f32:	60da      	str	r2, [r3, #12]
 8003f34:	e056      	b.n	8003fe4 <UART_SetConfig+0x288>
      }
      else
      {
        ret = HAL_ERROR;
 8003f36:	231a      	movs	r3, #26
 8003f38:	18fb      	adds	r3, r7, r3
 8003f3a:	2201      	movs	r2, #1
 8003f3c:	701a      	strb	r2, [r3, #0]
 8003f3e:	e051      	b.n	8003fe4 <UART_SetConfig+0x288>
      }
    }
  }
  else
  {
    switch (clocksource)
 8003f40:	231b      	movs	r3, #27
 8003f42:	18fb      	adds	r3, r7, r3
 8003f44:	781b      	ldrb	r3, [r3, #0]
 8003f46:	2b08      	cmp	r3, #8
 8003f48:	d015      	beq.n	8003f76 <UART_SetConfig+0x21a>
 8003f4a:	dc18      	bgt.n	8003f7e <UART_SetConfig+0x222>
 8003f4c:	2b04      	cmp	r3, #4
 8003f4e:	d00d      	beq.n	8003f6c <UART_SetConfig+0x210>
 8003f50:	dc15      	bgt.n	8003f7e <UART_SetConfig+0x222>
 8003f52:	2b00      	cmp	r3, #0
 8003f54:	d002      	beq.n	8003f5c <UART_SetConfig+0x200>
 8003f56:	2b02      	cmp	r3, #2
 8003f58:	d005      	beq.n	8003f66 <UART_SetConfig+0x20a>
 8003f5a:	e010      	b.n	8003f7e <UART_SetConfig+0x222>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003f5c:	f7ff f93a 	bl	80031d4 <HAL_RCC_GetPCLK1Freq>
 8003f60:	0003      	movs	r3, r0
 8003f62:	617b      	str	r3, [r7, #20]
        break;
 8003f64:	e012      	b.n	8003f8c <UART_SetConfig+0x230>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003f66:	4b30      	ldr	r3, [pc, #192]	@ (8004028 <UART_SetConfig+0x2cc>)
 8003f68:	617b      	str	r3, [r7, #20]
        break;
 8003f6a:	e00f      	b.n	8003f8c <UART_SetConfig+0x230>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003f6c:	f7ff f8a6 	bl	80030bc <HAL_RCC_GetSysClockFreq>
 8003f70:	0003      	movs	r3, r0
 8003f72:	617b      	str	r3, [r7, #20]
        break;
 8003f74:	e00a      	b.n	8003f8c <UART_SetConfig+0x230>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003f76:	2380      	movs	r3, #128	@ 0x80
 8003f78:	021b      	lsls	r3, r3, #8
 8003f7a:	617b      	str	r3, [r7, #20]
        break;
 8003f7c:	e006      	b.n	8003f8c <UART_SetConfig+0x230>
      default:
        pclk = 0U;
 8003f7e:	2300      	movs	r3, #0
 8003f80:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8003f82:	231a      	movs	r3, #26
 8003f84:	18fb      	adds	r3, r7, r3
 8003f86:	2201      	movs	r2, #1
 8003f88:	701a      	strb	r2, [r3, #0]
        break;
 8003f8a:	46c0      	nop			@ (mov r8, r8)
    }

    if (pclk != 0U)
 8003f8c:	697b      	ldr	r3, [r7, #20]
 8003f8e:	2b00      	cmp	r3, #0
 8003f90:	d028      	beq.n	8003fe4 <UART_SetConfig+0x288>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003f96:	4b25      	ldr	r3, [pc, #148]	@ (800402c <UART_SetConfig+0x2d0>)
 8003f98:	0052      	lsls	r2, r2, #1
 8003f9a:	5ad3      	ldrh	r3, [r2, r3]
 8003f9c:	0019      	movs	r1, r3
 8003f9e:	6978      	ldr	r0, [r7, #20]
 8003fa0:	f7fc f8b8 	bl	8000114 <__udivsi3>
 8003fa4:	0003      	movs	r3, r0
 8003fa6:	001a      	movs	r2, r3
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	685b      	ldr	r3, [r3, #4]
 8003fac:	085b      	lsrs	r3, r3, #1
 8003fae:	18d2      	adds	r2, r2, r3
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	685b      	ldr	r3, [r3, #4]
 8003fb4:	0019      	movs	r1, r3
 8003fb6:	0010      	movs	r0, r2
 8003fb8:	f7fc f8ac 	bl	8000114 <__udivsi3>
 8003fbc:	0003      	movs	r3, r0
 8003fbe:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003fc0:	693b      	ldr	r3, [r7, #16]
 8003fc2:	2b0f      	cmp	r3, #15
 8003fc4:	d90a      	bls.n	8003fdc <UART_SetConfig+0x280>
 8003fc6:	693a      	ldr	r2, [r7, #16]
 8003fc8:	2380      	movs	r3, #128	@ 0x80
 8003fca:	025b      	lsls	r3, r3, #9
 8003fcc:	429a      	cmp	r2, r3
 8003fce:	d205      	bcs.n	8003fdc <UART_SetConfig+0x280>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8003fd0:	693b      	ldr	r3, [r7, #16]
 8003fd2:	b29a      	uxth	r2, r3
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	681b      	ldr	r3, [r3, #0]
 8003fd8:	60da      	str	r2, [r3, #12]
 8003fda:	e003      	b.n	8003fe4 <UART_SetConfig+0x288>
      }
      else
      {
        ret = HAL_ERROR;
 8003fdc:	231a      	movs	r3, #26
 8003fde:	18fb      	adds	r3, r7, r3
 8003fe0:	2201      	movs	r2, #1
 8003fe2:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	226a      	movs	r2, #106	@ 0x6a
 8003fe8:	2101      	movs	r1, #1
 8003fea:	5299      	strh	r1, [r3, r2]
  huart->NbRxDataToProcess = 1;
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	2268      	movs	r2, #104	@ 0x68
 8003ff0:	2101      	movs	r1, #1
 8003ff2:	5299      	strh	r1, [r3, r2]

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	2200      	movs	r2, #0
 8003ff8:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	2200      	movs	r2, #0
 8003ffe:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8004000:	231a      	movs	r3, #26
 8004002:	18fb      	adds	r3, r7, r3
 8004004:	781b      	ldrb	r3, [r3, #0]
}
 8004006:	0018      	movs	r0, r3
 8004008:	46bd      	mov	sp, r7
 800400a:	b008      	add	sp, #32
 800400c:	bd80      	pop	{r7, pc}
 800400e:	46c0      	nop			@ (mov r8, r8)
 8004010:	cfff69f3 	.word	0xcfff69f3
 8004014:	ffffcfff 	.word	0xffffcfff
 8004018:	11fff4ff 	.word	0x11fff4ff
 800401c:	40013800 	.word	0x40013800
 8004020:	40021000 	.word	0x40021000
 8004024:	40004400 	.word	0x40004400
 8004028:	00f42400 	.word	0x00f42400
 800402c:	080050c0 	.word	0x080050c0

08004030 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004030:	b580      	push	{r7, lr}
 8004032:	b082      	sub	sp, #8
 8004034:	af00      	add	r7, sp, #0
 8004036:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800403c:	2208      	movs	r2, #8
 800403e:	4013      	ands	r3, r2
 8004040:	d00b      	beq.n	800405a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	685b      	ldr	r3, [r3, #4]
 8004048:	4a4a      	ldr	r2, [pc, #296]	@ (8004174 <UART_AdvFeatureConfig+0x144>)
 800404a:	4013      	ands	r3, r2
 800404c:	0019      	movs	r1, r3
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	681b      	ldr	r3, [r3, #0]
 8004056:	430a      	orrs	r2, r1
 8004058:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800405e:	2201      	movs	r2, #1
 8004060:	4013      	ands	r3, r2
 8004062:	d00b      	beq.n	800407c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	681b      	ldr	r3, [r3, #0]
 8004068:	685b      	ldr	r3, [r3, #4]
 800406a:	4a43      	ldr	r2, [pc, #268]	@ (8004178 <UART_AdvFeatureConfig+0x148>)
 800406c:	4013      	ands	r3, r2
 800406e:	0019      	movs	r1, r3
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	430a      	orrs	r2, r1
 800407a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004080:	2202      	movs	r2, #2
 8004082:	4013      	ands	r3, r2
 8004084:	d00b      	beq.n	800409e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	681b      	ldr	r3, [r3, #0]
 800408a:	685b      	ldr	r3, [r3, #4]
 800408c:	4a3b      	ldr	r2, [pc, #236]	@ (800417c <UART_AdvFeatureConfig+0x14c>)
 800408e:	4013      	ands	r3, r2
 8004090:	0019      	movs	r1, r3
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	681b      	ldr	r3, [r3, #0]
 800409a:	430a      	orrs	r2, r1
 800409c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80040a2:	2204      	movs	r2, #4
 80040a4:	4013      	ands	r3, r2
 80040a6:	d00b      	beq.n	80040c0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	681b      	ldr	r3, [r3, #0]
 80040ac:	685b      	ldr	r3, [r3, #4]
 80040ae:	4a34      	ldr	r2, [pc, #208]	@ (8004180 <UART_AdvFeatureConfig+0x150>)
 80040b0:	4013      	ands	r3, r2
 80040b2:	0019      	movs	r1, r3
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	681b      	ldr	r3, [r3, #0]
 80040bc:	430a      	orrs	r2, r1
 80040be:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80040c4:	2210      	movs	r2, #16
 80040c6:	4013      	ands	r3, r2
 80040c8:	d00b      	beq.n	80040e2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	681b      	ldr	r3, [r3, #0]
 80040ce:	689b      	ldr	r3, [r3, #8]
 80040d0:	4a2c      	ldr	r2, [pc, #176]	@ (8004184 <UART_AdvFeatureConfig+0x154>)
 80040d2:	4013      	ands	r3, r2
 80040d4:	0019      	movs	r1, r3
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	681b      	ldr	r3, [r3, #0]
 80040de:	430a      	orrs	r2, r1
 80040e0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80040e6:	2220      	movs	r2, #32
 80040e8:	4013      	ands	r3, r2
 80040ea:	d00b      	beq.n	8004104 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	681b      	ldr	r3, [r3, #0]
 80040f0:	689b      	ldr	r3, [r3, #8]
 80040f2:	4a25      	ldr	r2, [pc, #148]	@ (8004188 <UART_AdvFeatureConfig+0x158>)
 80040f4:	4013      	ands	r3, r2
 80040f6:	0019      	movs	r1, r3
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	681b      	ldr	r3, [r3, #0]
 8004100:	430a      	orrs	r2, r1
 8004102:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004108:	2240      	movs	r2, #64	@ 0x40
 800410a:	4013      	ands	r3, r2
 800410c:	d01d      	beq.n	800414a <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	681b      	ldr	r3, [r3, #0]
 8004112:	685b      	ldr	r3, [r3, #4]
 8004114:	4a1d      	ldr	r2, [pc, #116]	@ (800418c <UART_AdvFeatureConfig+0x15c>)
 8004116:	4013      	ands	r3, r2
 8004118:	0019      	movs	r1, r3
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	681b      	ldr	r3, [r3, #0]
 8004122:	430a      	orrs	r2, r1
 8004124:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800412a:	2380      	movs	r3, #128	@ 0x80
 800412c:	035b      	lsls	r3, r3, #13
 800412e:	429a      	cmp	r2, r3
 8004130:	d10b      	bne.n	800414a <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	681b      	ldr	r3, [r3, #0]
 8004136:	685b      	ldr	r3, [r3, #4]
 8004138:	4a15      	ldr	r2, [pc, #84]	@ (8004190 <UART_AdvFeatureConfig+0x160>)
 800413a:	4013      	ands	r3, r2
 800413c:	0019      	movs	r1, r3
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	681b      	ldr	r3, [r3, #0]
 8004146:	430a      	orrs	r2, r1
 8004148:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800414e:	2280      	movs	r2, #128	@ 0x80
 8004150:	4013      	ands	r3, r2
 8004152:	d00b      	beq.n	800416c <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	681b      	ldr	r3, [r3, #0]
 8004158:	685b      	ldr	r3, [r3, #4]
 800415a:	4a0e      	ldr	r2, [pc, #56]	@ (8004194 <UART_AdvFeatureConfig+0x164>)
 800415c:	4013      	ands	r3, r2
 800415e:	0019      	movs	r1, r3
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	430a      	orrs	r2, r1
 800416a:	605a      	str	r2, [r3, #4]
  }
}
 800416c:	46c0      	nop			@ (mov r8, r8)
 800416e:	46bd      	mov	sp, r7
 8004170:	b002      	add	sp, #8
 8004172:	bd80      	pop	{r7, pc}
 8004174:	ffff7fff 	.word	0xffff7fff
 8004178:	fffdffff 	.word	0xfffdffff
 800417c:	fffeffff 	.word	0xfffeffff
 8004180:	fffbffff 	.word	0xfffbffff
 8004184:	ffffefff 	.word	0xffffefff
 8004188:	ffffdfff 	.word	0xffffdfff
 800418c:	ffefffff 	.word	0xffefffff
 8004190:	ff9fffff 	.word	0xff9fffff
 8004194:	fff7ffff 	.word	0xfff7ffff

08004198 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004198:	b580      	push	{r7, lr}
 800419a:	b092      	sub	sp, #72	@ 0x48
 800419c:	af02      	add	r7, sp, #8
 800419e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	2290      	movs	r2, #144	@ 0x90
 80041a4:	2100      	movs	r1, #0
 80041a6:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80041a8:	f7fd f98e 	bl	80014c8 <HAL_GetTick>
 80041ac:	0003      	movs	r3, r0
 80041ae:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	681b      	ldr	r3, [r3, #0]
 80041b6:	2208      	movs	r2, #8
 80041b8:	4013      	ands	r3, r2
 80041ba:	2b08      	cmp	r3, #8
 80041bc:	d12d      	bne.n	800421a <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80041be:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80041c0:	2280      	movs	r2, #128	@ 0x80
 80041c2:	0391      	lsls	r1, r2, #14
 80041c4:	6878      	ldr	r0, [r7, #4]
 80041c6:	4a47      	ldr	r2, [pc, #284]	@ (80042e4 <UART_CheckIdleState+0x14c>)
 80041c8:	9200      	str	r2, [sp, #0]
 80041ca:	2200      	movs	r2, #0
 80041cc:	f000 f88e 	bl	80042ec <UART_WaitOnFlagUntilTimeout>
 80041d0:	1e03      	subs	r3, r0, #0
 80041d2:	d022      	beq.n	800421a <UART_CheckIdleState+0x82>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80041d4:	f3ef 8310 	mrs	r3, PRIMASK
 80041d8:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 80041da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 80041dc:	63bb      	str	r3, [r7, #56]	@ 0x38
 80041de:	2301      	movs	r3, #1
 80041e0:	62bb      	str	r3, [r7, #40]	@ 0x28
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80041e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80041e4:	f383 8810 	msr	PRIMASK, r3
}
 80041e8:	46c0      	nop			@ (mov r8, r8)
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	681b      	ldr	r3, [r3, #0]
 80041ee:	681a      	ldr	r2, [r3, #0]
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	2180      	movs	r1, #128	@ 0x80
 80041f6:	438a      	bics	r2, r1
 80041f8:	601a      	str	r2, [r3, #0]
 80041fa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80041fc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80041fe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004200:	f383 8810 	msr	PRIMASK, r3
}
 8004204:	46c0      	nop			@ (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	2288      	movs	r2, #136	@ 0x88
 800420a:	2120      	movs	r1, #32
 800420c:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	2284      	movs	r2, #132	@ 0x84
 8004212:	2100      	movs	r1, #0
 8004214:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004216:	2303      	movs	r3, #3
 8004218:	e060      	b.n	80042dc <UART_CheckIdleState+0x144>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	681b      	ldr	r3, [r3, #0]
 800421e:	681b      	ldr	r3, [r3, #0]
 8004220:	2204      	movs	r2, #4
 8004222:	4013      	ands	r3, r2
 8004224:	2b04      	cmp	r3, #4
 8004226:	d146      	bne.n	80042b6 <UART_CheckIdleState+0x11e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004228:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800422a:	2280      	movs	r2, #128	@ 0x80
 800422c:	03d1      	lsls	r1, r2, #15
 800422e:	6878      	ldr	r0, [r7, #4]
 8004230:	4a2c      	ldr	r2, [pc, #176]	@ (80042e4 <UART_CheckIdleState+0x14c>)
 8004232:	9200      	str	r2, [sp, #0]
 8004234:	2200      	movs	r2, #0
 8004236:	f000 f859 	bl	80042ec <UART_WaitOnFlagUntilTimeout>
 800423a:	1e03      	subs	r3, r0, #0
 800423c:	d03b      	beq.n	80042b6 <UART_CheckIdleState+0x11e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800423e:	f3ef 8310 	mrs	r3, PRIMASK
 8004242:	60fb      	str	r3, [r7, #12]
  return(result);
 8004244:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8004246:	637b      	str	r3, [r7, #52]	@ 0x34
 8004248:	2301      	movs	r3, #1
 800424a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800424c:	693b      	ldr	r3, [r7, #16]
 800424e:	f383 8810 	msr	PRIMASK, r3
}
 8004252:	46c0      	nop			@ (mov r8, r8)
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	681b      	ldr	r3, [r3, #0]
 8004258:	681a      	ldr	r2, [r3, #0]
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	681b      	ldr	r3, [r3, #0]
 800425e:	4922      	ldr	r1, [pc, #136]	@ (80042e8 <UART_CheckIdleState+0x150>)
 8004260:	400a      	ands	r2, r1
 8004262:	601a      	str	r2, [r3, #0]
 8004264:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004266:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004268:	697b      	ldr	r3, [r7, #20]
 800426a:	f383 8810 	msr	PRIMASK, r3
}
 800426e:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004270:	f3ef 8310 	mrs	r3, PRIMASK
 8004274:	61bb      	str	r3, [r7, #24]
  return(result);
 8004276:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004278:	633b      	str	r3, [r7, #48]	@ 0x30
 800427a:	2301      	movs	r3, #1
 800427c:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800427e:	69fb      	ldr	r3, [r7, #28]
 8004280:	f383 8810 	msr	PRIMASK, r3
}
 8004284:	46c0      	nop			@ (mov r8, r8)
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	681b      	ldr	r3, [r3, #0]
 800428a:	689a      	ldr	r2, [r3, #8]
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	681b      	ldr	r3, [r3, #0]
 8004290:	2101      	movs	r1, #1
 8004292:	438a      	bics	r2, r1
 8004294:	609a      	str	r2, [r3, #8]
 8004296:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004298:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800429a:	6a3b      	ldr	r3, [r7, #32]
 800429c:	f383 8810 	msr	PRIMASK, r3
}
 80042a0:	46c0      	nop			@ (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	228c      	movs	r2, #140	@ 0x8c
 80042a6:	2120      	movs	r1, #32
 80042a8:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	2284      	movs	r2, #132	@ 0x84
 80042ae:	2100      	movs	r1, #0
 80042b0:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80042b2:	2303      	movs	r3, #3
 80042b4:	e012      	b.n	80042dc <UART_CheckIdleState+0x144>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	2288      	movs	r2, #136	@ 0x88
 80042ba:	2120      	movs	r1, #32
 80042bc:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_READY;
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	228c      	movs	r2, #140	@ 0x8c
 80042c2:	2120      	movs	r1, #32
 80042c4:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	2200      	movs	r2, #0
 80042ca:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	2200      	movs	r2, #0
 80042d0:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	2284      	movs	r2, #132	@ 0x84
 80042d6:	2100      	movs	r1, #0
 80042d8:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80042da:	2300      	movs	r3, #0
}
 80042dc:	0018      	movs	r0, r3
 80042de:	46bd      	mov	sp, r7
 80042e0:	b010      	add	sp, #64	@ 0x40
 80042e2:	bd80      	pop	{r7, pc}
 80042e4:	01ffffff 	.word	0x01ffffff
 80042e8:	fffffedf 	.word	0xfffffedf

080042ec <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80042ec:	b580      	push	{r7, lr}
 80042ee:	b084      	sub	sp, #16
 80042f0:	af00      	add	r7, sp, #0
 80042f2:	60f8      	str	r0, [r7, #12]
 80042f4:	60b9      	str	r1, [r7, #8]
 80042f6:	603b      	str	r3, [r7, #0]
 80042f8:	1dfb      	adds	r3, r7, #7
 80042fa:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80042fc:	e051      	b.n	80043a2 <UART_WaitOnFlagUntilTimeout+0xb6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80042fe:	69bb      	ldr	r3, [r7, #24]
 8004300:	3301      	adds	r3, #1
 8004302:	d04e      	beq.n	80043a2 <UART_WaitOnFlagUntilTimeout+0xb6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004304:	f7fd f8e0 	bl	80014c8 <HAL_GetTick>
 8004308:	0002      	movs	r2, r0
 800430a:	683b      	ldr	r3, [r7, #0]
 800430c:	1ad3      	subs	r3, r2, r3
 800430e:	69ba      	ldr	r2, [r7, #24]
 8004310:	429a      	cmp	r2, r3
 8004312:	d302      	bcc.n	800431a <UART_WaitOnFlagUntilTimeout+0x2e>
 8004314:	69bb      	ldr	r3, [r7, #24]
 8004316:	2b00      	cmp	r3, #0
 8004318:	d101      	bne.n	800431e <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 800431a:	2303      	movs	r3, #3
 800431c:	e051      	b.n	80043c2 <UART_WaitOnFlagUntilTimeout+0xd6>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800431e:	68fb      	ldr	r3, [r7, #12]
 8004320:	681b      	ldr	r3, [r3, #0]
 8004322:	681b      	ldr	r3, [r3, #0]
 8004324:	2204      	movs	r2, #4
 8004326:	4013      	ands	r3, r2
 8004328:	d03b      	beq.n	80043a2 <UART_WaitOnFlagUntilTimeout+0xb6>
 800432a:	68bb      	ldr	r3, [r7, #8]
 800432c:	2b80      	cmp	r3, #128	@ 0x80
 800432e:	d038      	beq.n	80043a2 <UART_WaitOnFlagUntilTimeout+0xb6>
 8004330:	68bb      	ldr	r3, [r7, #8]
 8004332:	2b40      	cmp	r3, #64	@ 0x40
 8004334:	d035      	beq.n	80043a2 <UART_WaitOnFlagUntilTimeout+0xb6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004336:	68fb      	ldr	r3, [r7, #12]
 8004338:	681b      	ldr	r3, [r3, #0]
 800433a:	69db      	ldr	r3, [r3, #28]
 800433c:	2208      	movs	r2, #8
 800433e:	4013      	ands	r3, r2
 8004340:	2b08      	cmp	r3, #8
 8004342:	d111      	bne.n	8004368 <UART_WaitOnFlagUntilTimeout+0x7c>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8004344:	68fb      	ldr	r3, [r7, #12]
 8004346:	681b      	ldr	r3, [r3, #0]
 8004348:	2208      	movs	r2, #8
 800434a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800434c:	68fb      	ldr	r3, [r7, #12]
 800434e:	0018      	movs	r0, r3
 8004350:	f000 f83c 	bl	80043cc <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004354:	68fb      	ldr	r3, [r7, #12]
 8004356:	2290      	movs	r2, #144	@ 0x90
 8004358:	2108      	movs	r1, #8
 800435a:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800435c:	68fb      	ldr	r3, [r7, #12]
 800435e:	2284      	movs	r2, #132	@ 0x84
 8004360:	2100      	movs	r1, #0
 8004362:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8004364:	2301      	movs	r3, #1
 8004366:	e02c      	b.n	80043c2 <UART_WaitOnFlagUntilTimeout+0xd6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004368:	68fb      	ldr	r3, [r7, #12]
 800436a:	681b      	ldr	r3, [r3, #0]
 800436c:	69da      	ldr	r2, [r3, #28]
 800436e:	2380      	movs	r3, #128	@ 0x80
 8004370:	011b      	lsls	r3, r3, #4
 8004372:	401a      	ands	r2, r3
 8004374:	2380      	movs	r3, #128	@ 0x80
 8004376:	011b      	lsls	r3, r3, #4
 8004378:	429a      	cmp	r2, r3
 800437a:	d112      	bne.n	80043a2 <UART_WaitOnFlagUntilTimeout+0xb6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800437c:	68fb      	ldr	r3, [r7, #12]
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	2280      	movs	r2, #128	@ 0x80
 8004382:	0112      	lsls	r2, r2, #4
 8004384:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004386:	68fb      	ldr	r3, [r7, #12]
 8004388:	0018      	movs	r0, r3
 800438a:	f000 f81f 	bl	80043cc <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800438e:	68fb      	ldr	r3, [r7, #12]
 8004390:	2290      	movs	r2, #144	@ 0x90
 8004392:	2120      	movs	r1, #32
 8004394:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004396:	68fb      	ldr	r3, [r7, #12]
 8004398:	2284      	movs	r2, #132	@ 0x84
 800439a:	2100      	movs	r1, #0
 800439c:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 800439e:	2303      	movs	r3, #3
 80043a0:	e00f      	b.n	80043c2 <UART_WaitOnFlagUntilTimeout+0xd6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80043a2:	68fb      	ldr	r3, [r7, #12]
 80043a4:	681b      	ldr	r3, [r3, #0]
 80043a6:	69db      	ldr	r3, [r3, #28]
 80043a8:	68ba      	ldr	r2, [r7, #8]
 80043aa:	4013      	ands	r3, r2
 80043ac:	68ba      	ldr	r2, [r7, #8]
 80043ae:	1ad3      	subs	r3, r2, r3
 80043b0:	425a      	negs	r2, r3
 80043b2:	4153      	adcs	r3, r2
 80043b4:	b2db      	uxtb	r3, r3
 80043b6:	001a      	movs	r2, r3
 80043b8:	1dfb      	adds	r3, r7, #7
 80043ba:	781b      	ldrb	r3, [r3, #0]
 80043bc:	429a      	cmp	r2, r3
 80043be:	d09e      	beq.n	80042fe <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80043c0:	2300      	movs	r3, #0
}
 80043c2:	0018      	movs	r0, r3
 80043c4:	46bd      	mov	sp, r7
 80043c6:	b004      	add	sp, #16
 80043c8:	bd80      	pop	{r7, pc}
	...

080043cc <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80043cc:	b580      	push	{r7, lr}
 80043ce:	b08e      	sub	sp, #56	@ 0x38
 80043d0:	af00      	add	r7, sp, #0
 80043d2:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80043d4:	f3ef 8310 	mrs	r3, PRIMASK
 80043d8:	617b      	str	r3, [r7, #20]
  return(result);
 80043da:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80043dc:	637b      	str	r3, [r7, #52]	@ 0x34
 80043de:	2301      	movs	r3, #1
 80043e0:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80043e2:	69bb      	ldr	r3, [r7, #24]
 80043e4:	f383 8810 	msr	PRIMASK, r3
}
 80043e8:	46c0      	nop			@ (mov r8, r8)
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	681b      	ldr	r3, [r3, #0]
 80043ee:	681a      	ldr	r2, [r3, #0]
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	681b      	ldr	r3, [r3, #0]
 80043f4:	4926      	ldr	r1, [pc, #152]	@ (8004490 <UART_EndRxTransfer+0xc4>)
 80043f6:	400a      	ands	r2, r1
 80043f8:	601a      	str	r2, [r3, #0]
 80043fa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80043fc:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80043fe:	69fb      	ldr	r3, [r7, #28]
 8004400:	f383 8810 	msr	PRIMASK, r3
}
 8004404:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004406:	f3ef 8310 	mrs	r3, PRIMASK
 800440a:	623b      	str	r3, [r7, #32]
  return(result);
 800440c:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800440e:	633b      	str	r3, [r7, #48]	@ 0x30
 8004410:	2301      	movs	r3, #1
 8004412:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004414:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004416:	f383 8810 	msr	PRIMASK, r3
}
 800441a:	46c0      	nop			@ (mov r8, r8)
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	681b      	ldr	r3, [r3, #0]
 8004420:	689a      	ldr	r2, [r3, #8]
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	681b      	ldr	r3, [r3, #0]
 8004426:	491b      	ldr	r1, [pc, #108]	@ (8004494 <UART_EndRxTransfer+0xc8>)
 8004428:	400a      	ands	r2, r1
 800442a:	609a      	str	r2, [r3, #8]
 800442c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800442e:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004430:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004432:	f383 8810 	msr	PRIMASK, r3
}
 8004436:	46c0      	nop			@ (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800443c:	2b01      	cmp	r3, #1
 800443e:	d118      	bne.n	8004472 <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004440:	f3ef 8310 	mrs	r3, PRIMASK
 8004444:	60bb      	str	r3, [r7, #8]
  return(result);
 8004446:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004448:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800444a:	2301      	movs	r3, #1
 800444c:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800444e:	68fb      	ldr	r3, [r7, #12]
 8004450:	f383 8810 	msr	PRIMASK, r3
}
 8004454:	46c0      	nop			@ (mov r8, r8)
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	681b      	ldr	r3, [r3, #0]
 800445a:	681a      	ldr	r2, [r3, #0]
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	2110      	movs	r1, #16
 8004462:	438a      	bics	r2, r1
 8004464:	601a      	str	r2, [r3, #0]
 8004466:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004468:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800446a:	693b      	ldr	r3, [r7, #16]
 800446c:	f383 8810 	msr	PRIMASK, r3
}
 8004470:	46c0      	nop			@ (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	228c      	movs	r2, #140	@ 0x8c
 8004476:	2120      	movs	r1, #32
 8004478:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	2200      	movs	r2, #0
 800447e:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	2200      	movs	r2, #0
 8004484:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8004486:	46c0      	nop			@ (mov r8, r8)
 8004488:	46bd      	mov	sp, r7
 800448a:	b00e      	add	sp, #56	@ 0x38
 800448c:	bd80      	pop	{r7, pc}
 800448e:	46c0      	nop			@ (mov r8, r8)
 8004490:	fffffedf 	.word	0xfffffedf
 8004494:	effffffe 	.word	0xeffffffe

08004498 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8004498:	b580      	push	{r7, lr}
 800449a:	b084      	sub	sp, #16
 800449c:	af00      	add	r7, sp, #0
 800449e:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	2284      	movs	r2, #132	@ 0x84
 80044a4:	5c9b      	ldrb	r3, [r3, r2]
 80044a6:	2b01      	cmp	r3, #1
 80044a8:	d101      	bne.n	80044ae <HAL_UARTEx_DisableFifoMode+0x16>
 80044aa:	2302      	movs	r3, #2
 80044ac:	e027      	b.n	80044fe <HAL_UARTEx_DisableFifoMode+0x66>
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	2284      	movs	r2, #132	@ 0x84
 80044b2:	2101      	movs	r1, #1
 80044b4:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	2288      	movs	r2, #136	@ 0x88
 80044ba:	2124      	movs	r1, #36	@ 0x24
 80044bc:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	681b      	ldr	r3, [r3, #0]
 80044c2:	681b      	ldr	r3, [r3, #0]
 80044c4:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	681b      	ldr	r3, [r3, #0]
 80044ca:	681a      	ldr	r2, [r3, #0]
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	681b      	ldr	r3, [r3, #0]
 80044d0:	2101      	movs	r1, #1
 80044d2:	438a      	bics	r2, r1
 80044d4:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 80044d6:	68fb      	ldr	r3, [r7, #12]
 80044d8:	4a0b      	ldr	r2, [pc, #44]	@ (8004508 <HAL_UARTEx_DisableFifoMode+0x70>)
 80044da:	4013      	ands	r3, r2
 80044dc:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	2200      	movs	r2, #0
 80044e2:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	681b      	ldr	r3, [r3, #0]
 80044e8:	68fa      	ldr	r2, [r7, #12]
 80044ea:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	2288      	movs	r2, #136	@ 0x88
 80044f0:	2120      	movs	r1, #32
 80044f2:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	2284      	movs	r2, #132	@ 0x84
 80044f8:	2100      	movs	r1, #0
 80044fa:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80044fc:	2300      	movs	r3, #0
}
 80044fe:	0018      	movs	r0, r3
 8004500:	46bd      	mov	sp, r7
 8004502:	b004      	add	sp, #16
 8004504:	bd80      	pop	{r7, pc}
 8004506:	46c0      	nop			@ (mov r8, r8)
 8004508:	dfffffff 	.word	0xdfffffff

0800450c <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800450c:	b580      	push	{r7, lr}
 800450e:	b084      	sub	sp, #16
 8004510:	af00      	add	r7, sp, #0
 8004512:	6078      	str	r0, [r7, #4]
 8004514:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	2284      	movs	r2, #132	@ 0x84
 800451a:	5c9b      	ldrb	r3, [r3, r2]
 800451c:	2b01      	cmp	r3, #1
 800451e:	d101      	bne.n	8004524 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8004520:	2302      	movs	r3, #2
 8004522:	e02e      	b.n	8004582 <HAL_UARTEx_SetTxFifoThreshold+0x76>
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	2284      	movs	r2, #132	@ 0x84
 8004528:	2101      	movs	r1, #1
 800452a:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	2288      	movs	r2, #136	@ 0x88
 8004530:	2124      	movs	r1, #36	@ 0x24
 8004532:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	681b      	ldr	r3, [r3, #0]
 8004538:	681b      	ldr	r3, [r3, #0]
 800453a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	681b      	ldr	r3, [r3, #0]
 8004540:	681a      	ldr	r2, [r3, #0]
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	681b      	ldr	r3, [r3, #0]
 8004546:	2101      	movs	r1, #1
 8004548:	438a      	bics	r2, r1
 800454a:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	681b      	ldr	r3, [r3, #0]
 8004550:	689b      	ldr	r3, [r3, #8]
 8004552:	00db      	lsls	r3, r3, #3
 8004554:	08d9      	lsrs	r1, r3, #3
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	681b      	ldr	r3, [r3, #0]
 800455a:	683a      	ldr	r2, [r7, #0]
 800455c:	430a      	orrs	r2, r1
 800455e:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	0018      	movs	r0, r3
 8004564:	f000 f854 	bl	8004610 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	681b      	ldr	r3, [r3, #0]
 800456c:	68fa      	ldr	r2, [r7, #12]
 800456e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	2288      	movs	r2, #136	@ 0x88
 8004574:	2120      	movs	r1, #32
 8004576:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	2284      	movs	r2, #132	@ 0x84
 800457c:	2100      	movs	r1, #0
 800457e:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004580:	2300      	movs	r3, #0
}
 8004582:	0018      	movs	r0, r3
 8004584:	46bd      	mov	sp, r7
 8004586:	b004      	add	sp, #16
 8004588:	bd80      	pop	{r7, pc}
	...

0800458c <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800458c:	b580      	push	{r7, lr}
 800458e:	b084      	sub	sp, #16
 8004590:	af00      	add	r7, sp, #0
 8004592:	6078      	str	r0, [r7, #4]
 8004594:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	2284      	movs	r2, #132	@ 0x84
 800459a:	5c9b      	ldrb	r3, [r3, r2]
 800459c:	2b01      	cmp	r3, #1
 800459e:	d101      	bne.n	80045a4 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 80045a0:	2302      	movs	r3, #2
 80045a2:	e02f      	b.n	8004604 <HAL_UARTEx_SetRxFifoThreshold+0x78>
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	2284      	movs	r2, #132	@ 0x84
 80045a8:	2101      	movs	r1, #1
 80045aa:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	2288      	movs	r2, #136	@ 0x88
 80045b0:	2124      	movs	r1, #36	@ 0x24
 80045b2:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	681b      	ldr	r3, [r3, #0]
 80045b8:	681b      	ldr	r3, [r3, #0]
 80045ba:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	681b      	ldr	r3, [r3, #0]
 80045c0:	681a      	ldr	r2, [r3, #0]
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	681b      	ldr	r3, [r3, #0]
 80045c6:	2101      	movs	r1, #1
 80045c8:	438a      	bics	r2, r1
 80045ca:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	681b      	ldr	r3, [r3, #0]
 80045d0:	689b      	ldr	r3, [r3, #8]
 80045d2:	4a0e      	ldr	r2, [pc, #56]	@ (800460c <HAL_UARTEx_SetRxFifoThreshold+0x80>)
 80045d4:	4013      	ands	r3, r2
 80045d6:	0019      	movs	r1, r3
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	681b      	ldr	r3, [r3, #0]
 80045dc:	683a      	ldr	r2, [r7, #0]
 80045de:	430a      	orrs	r2, r1
 80045e0:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	0018      	movs	r0, r3
 80045e6:	f000 f813 	bl	8004610 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	681b      	ldr	r3, [r3, #0]
 80045ee:	68fa      	ldr	r2, [r7, #12]
 80045f0:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	2288      	movs	r2, #136	@ 0x88
 80045f6:	2120      	movs	r1, #32
 80045f8:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	2284      	movs	r2, #132	@ 0x84
 80045fe:	2100      	movs	r1, #0
 8004600:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004602:	2300      	movs	r3, #0
}
 8004604:	0018      	movs	r0, r3
 8004606:	46bd      	mov	sp, r7
 8004608:	b004      	add	sp, #16
 800460a:	bd80      	pop	{r7, pc}
 800460c:	f1ffffff 	.word	0xf1ffffff

08004610 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8004610:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004612:	b085      	sub	sp, #20
 8004614:	af00      	add	r7, sp, #0
 8004616:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800461c:	2b00      	cmp	r3, #0
 800461e:	d108      	bne.n	8004632 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	226a      	movs	r2, #106	@ 0x6a
 8004624:	2101      	movs	r1, #1
 8004626:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = 1U;
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	2268      	movs	r2, #104	@ 0x68
 800462c:	2101      	movs	r1, #1
 800462e:	5299      	strh	r1, [r3, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8004630:	e043      	b.n	80046ba <UARTEx_SetNbDataToProcess+0xaa>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8004632:	260f      	movs	r6, #15
 8004634:	19bb      	adds	r3, r7, r6
 8004636:	2208      	movs	r2, #8
 8004638:	701a      	strb	r2, [r3, #0]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800463a:	200e      	movs	r0, #14
 800463c:	183b      	adds	r3, r7, r0
 800463e:	2208      	movs	r2, #8
 8004640:	701a      	strb	r2, [r3, #0]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	681b      	ldr	r3, [r3, #0]
 8004646:	689b      	ldr	r3, [r3, #8]
 8004648:	0e5b      	lsrs	r3, r3, #25
 800464a:	b2da      	uxtb	r2, r3
 800464c:	240d      	movs	r4, #13
 800464e:	193b      	adds	r3, r7, r4
 8004650:	2107      	movs	r1, #7
 8004652:	400a      	ands	r2, r1
 8004654:	701a      	strb	r2, [r3, #0]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	681b      	ldr	r3, [r3, #0]
 800465a:	689b      	ldr	r3, [r3, #8]
 800465c:	0f5b      	lsrs	r3, r3, #29
 800465e:	b2da      	uxtb	r2, r3
 8004660:	250c      	movs	r5, #12
 8004662:	197b      	adds	r3, r7, r5
 8004664:	2107      	movs	r1, #7
 8004666:	400a      	ands	r2, r1
 8004668:	701a      	strb	r2, [r3, #0]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800466a:	183b      	adds	r3, r7, r0
 800466c:	781b      	ldrb	r3, [r3, #0]
 800466e:	197a      	adds	r2, r7, r5
 8004670:	7812      	ldrb	r2, [r2, #0]
 8004672:	4914      	ldr	r1, [pc, #80]	@ (80046c4 <UARTEx_SetNbDataToProcess+0xb4>)
 8004674:	5c8a      	ldrb	r2, [r1, r2]
 8004676:	435a      	muls	r2, r3
 8004678:	0010      	movs	r0, r2
                               (uint16_t)denominator[tx_fifo_threshold];
 800467a:	197b      	adds	r3, r7, r5
 800467c:	781b      	ldrb	r3, [r3, #0]
 800467e:	4a12      	ldr	r2, [pc, #72]	@ (80046c8 <UARTEx_SetNbDataToProcess+0xb8>)
 8004680:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8004682:	0019      	movs	r1, r3
 8004684:	f7fb fdd0 	bl	8000228 <__divsi3>
 8004688:	0003      	movs	r3, r0
 800468a:	b299      	uxth	r1, r3
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	226a      	movs	r2, #106	@ 0x6a
 8004690:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8004692:	19bb      	adds	r3, r7, r6
 8004694:	781b      	ldrb	r3, [r3, #0]
 8004696:	193a      	adds	r2, r7, r4
 8004698:	7812      	ldrb	r2, [r2, #0]
 800469a:	490a      	ldr	r1, [pc, #40]	@ (80046c4 <UARTEx_SetNbDataToProcess+0xb4>)
 800469c:	5c8a      	ldrb	r2, [r1, r2]
 800469e:	435a      	muls	r2, r3
 80046a0:	0010      	movs	r0, r2
                               (uint16_t)denominator[rx_fifo_threshold];
 80046a2:	193b      	adds	r3, r7, r4
 80046a4:	781b      	ldrb	r3, [r3, #0]
 80046a6:	4a08      	ldr	r2, [pc, #32]	@ (80046c8 <UARTEx_SetNbDataToProcess+0xb8>)
 80046a8:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80046aa:	0019      	movs	r1, r3
 80046ac:	f7fb fdbc 	bl	8000228 <__divsi3>
 80046b0:	0003      	movs	r3, r0
 80046b2:	b299      	uxth	r1, r3
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	2268      	movs	r2, #104	@ 0x68
 80046b8:	5299      	strh	r1, [r3, r2]
}
 80046ba:	46c0      	nop			@ (mov r8, r8)
 80046bc:	46bd      	mov	sp, r7
 80046be:	b005      	add	sp, #20
 80046c0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80046c2:	46c0      	nop			@ (mov r8, r8)
 80046c4:	080050d8 	.word	0x080050d8
 80046c8:	080050e0 	.word	0x080050e0

080046cc <sniprintf>:
 80046cc:	b40c      	push	{r2, r3}
 80046ce:	b530      	push	{r4, r5, lr}
 80046d0:	4b18      	ldr	r3, [pc, #96]	@ (8004734 <sniprintf+0x68>)
 80046d2:	000c      	movs	r4, r1
 80046d4:	681d      	ldr	r5, [r3, #0]
 80046d6:	b09d      	sub	sp, #116	@ 0x74
 80046d8:	2900      	cmp	r1, #0
 80046da:	da08      	bge.n	80046ee <sniprintf+0x22>
 80046dc:	238b      	movs	r3, #139	@ 0x8b
 80046de:	2001      	movs	r0, #1
 80046e0:	602b      	str	r3, [r5, #0]
 80046e2:	4240      	negs	r0, r0
 80046e4:	b01d      	add	sp, #116	@ 0x74
 80046e6:	bc30      	pop	{r4, r5}
 80046e8:	bc08      	pop	{r3}
 80046ea:	b002      	add	sp, #8
 80046ec:	4718      	bx	r3
 80046ee:	2382      	movs	r3, #130	@ 0x82
 80046f0:	466a      	mov	r2, sp
 80046f2:	009b      	lsls	r3, r3, #2
 80046f4:	8293      	strh	r3, [r2, #20]
 80046f6:	2300      	movs	r3, #0
 80046f8:	9002      	str	r0, [sp, #8]
 80046fa:	931b      	str	r3, [sp, #108]	@ 0x6c
 80046fc:	9006      	str	r0, [sp, #24]
 80046fe:	4299      	cmp	r1, r3
 8004700:	d000      	beq.n	8004704 <sniprintf+0x38>
 8004702:	1e4b      	subs	r3, r1, #1
 8004704:	9304      	str	r3, [sp, #16]
 8004706:	9307      	str	r3, [sp, #28]
 8004708:	2301      	movs	r3, #1
 800470a:	466a      	mov	r2, sp
 800470c:	425b      	negs	r3, r3
 800470e:	82d3      	strh	r3, [r2, #22]
 8004710:	0028      	movs	r0, r5
 8004712:	ab21      	add	r3, sp, #132	@ 0x84
 8004714:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8004716:	a902      	add	r1, sp, #8
 8004718:	9301      	str	r3, [sp, #4]
 800471a:	f000 f8a1 	bl	8004860 <_svfiprintf_r>
 800471e:	1c43      	adds	r3, r0, #1
 8004720:	da01      	bge.n	8004726 <sniprintf+0x5a>
 8004722:	238b      	movs	r3, #139	@ 0x8b
 8004724:	602b      	str	r3, [r5, #0]
 8004726:	2c00      	cmp	r4, #0
 8004728:	d0dc      	beq.n	80046e4 <sniprintf+0x18>
 800472a:	2200      	movs	r2, #0
 800472c:	9b02      	ldr	r3, [sp, #8]
 800472e:	701a      	strb	r2, [r3, #0]
 8004730:	e7d8      	b.n	80046e4 <sniprintf+0x18>
 8004732:	46c0      	nop			@ (mov r8, r8)
 8004734:	2000000c 	.word	0x2000000c

08004738 <memset>:
 8004738:	0003      	movs	r3, r0
 800473a:	1882      	adds	r2, r0, r2
 800473c:	4293      	cmp	r3, r2
 800473e:	d100      	bne.n	8004742 <memset+0xa>
 8004740:	4770      	bx	lr
 8004742:	7019      	strb	r1, [r3, #0]
 8004744:	3301      	adds	r3, #1
 8004746:	e7f9      	b.n	800473c <memset+0x4>

08004748 <__errno>:
 8004748:	4b01      	ldr	r3, [pc, #4]	@ (8004750 <__errno+0x8>)
 800474a:	6818      	ldr	r0, [r3, #0]
 800474c:	4770      	bx	lr
 800474e:	46c0      	nop			@ (mov r8, r8)
 8004750:	2000000c 	.word	0x2000000c

08004754 <__libc_init_array>:
 8004754:	b570      	push	{r4, r5, r6, lr}
 8004756:	2600      	movs	r6, #0
 8004758:	4c0c      	ldr	r4, [pc, #48]	@ (800478c <__libc_init_array+0x38>)
 800475a:	4d0d      	ldr	r5, [pc, #52]	@ (8004790 <__libc_init_array+0x3c>)
 800475c:	1b64      	subs	r4, r4, r5
 800475e:	10a4      	asrs	r4, r4, #2
 8004760:	42a6      	cmp	r6, r4
 8004762:	d109      	bne.n	8004778 <__libc_init_array+0x24>
 8004764:	2600      	movs	r6, #0
 8004766:	f000 fc61 	bl	800502c <_init>
 800476a:	4c0a      	ldr	r4, [pc, #40]	@ (8004794 <__libc_init_array+0x40>)
 800476c:	4d0a      	ldr	r5, [pc, #40]	@ (8004798 <__libc_init_array+0x44>)
 800476e:	1b64      	subs	r4, r4, r5
 8004770:	10a4      	asrs	r4, r4, #2
 8004772:	42a6      	cmp	r6, r4
 8004774:	d105      	bne.n	8004782 <__libc_init_array+0x2e>
 8004776:	bd70      	pop	{r4, r5, r6, pc}
 8004778:	00b3      	lsls	r3, r6, #2
 800477a:	58eb      	ldr	r3, [r5, r3]
 800477c:	4798      	blx	r3
 800477e:	3601      	adds	r6, #1
 8004780:	e7ee      	b.n	8004760 <__libc_init_array+0xc>
 8004782:	00b3      	lsls	r3, r6, #2
 8004784:	58eb      	ldr	r3, [r5, r3]
 8004786:	4798      	blx	r3
 8004788:	3601      	adds	r6, #1
 800478a:	e7f2      	b.n	8004772 <__libc_init_array+0x1e>
 800478c:	0800511c 	.word	0x0800511c
 8004790:	0800511c 	.word	0x0800511c
 8004794:	08005120 	.word	0x08005120
 8004798:	0800511c 	.word	0x0800511c

0800479c <__retarget_lock_acquire_recursive>:
 800479c:	4770      	bx	lr

0800479e <__retarget_lock_release_recursive>:
 800479e:	4770      	bx	lr

080047a0 <__ssputs_r>:
 80047a0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80047a2:	688e      	ldr	r6, [r1, #8]
 80047a4:	b085      	sub	sp, #20
 80047a6:	001f      	movs	r7, r3
 80047a8:	000c      	movs	r4, r1
 80047aa:	680b      	ldr	r3, [r1, #0]
 80047ac:	9002      	str	r0, [sp, #8]
 80047ae:	9203      	str	r2, [sp, #12]
 80047b0:	42be      	cmp	r6, r7
 80047b2:	d830      	bhi.n	8004816 <__ssputs_r+0x76>
 80047b4:	210c      	movs	r1, #12
 80047b6:	5e62      	ldrsh	r2, [r4, r1]
 80047b8:	2190      	movs	r1, #144	@ 0x90
 80047ba:	00c9      	lsls	r1, r1, #3
 80047bc:	420a      	tst	r2, r1
 80047be:	d028      	beq.n	8004812 <__ssputs_r+0x72>
 80047c0:	2003      	movs	r0, #3
 80047c2:	6921      	ldr	r1, [r4, #16]
 80047c4:	1a5b      	subs	r3, r3, r1
 80047c6:	9301      	str	r3, [sp, #4]
 80047c8:	6963      	ldr	r3, [r4, #20]
 80047ca:	4343      	muls	r3, r0
 80047cc:	9801      	ldr	r0, [sp, #4]
 80047ce:	0fdd      	lsrs	r5, r3, #31
 80047d0:	18ed      	adds	r5, r5, r3
 80047d2:	1c7b      	adds	r3, r7, #1
 80047d4:	181b      	adds	r3, r3, r0
 80047d6:	106d      	asrs	r5, r5, #1
 80047d8:	42ab      	cmp	r3, r5
 80047da:	d900      	bls.n	80047de <__ssputs_r+0x3e>
 80047dc:	001d      	movs	r5, r3
 80047de:	0552      	lsls	r2, r2, #21
 80047e0:	d528      	bpl.n	8004834 <__ssputs_r+0x94>
 80047e2:	0029      	movs	r1, r5
 80047e4:	9802      	ldr	r0, [sp, #8]
 80047e6:	f000 f95b 	bl	8004aa0 <_malloc_r>
 80047ea:	1e06      	subs	r6, r0, #0
 80047ec:	d02c      	beq.n	8004848 <__ssputs_r+0xa8>
 80047ee:	9a01      	ldr	r2, [sp, #4]
 80047f0:	6921      	ldr	r1, [r4, #16]
 80047f2:	f000 fbc0 	bl	8004f76 <memcpy>
 80047f6:	89a2      	ldrh	r2, [r4, #12]
 80047f8:	4b18      	ldr	r3, [pc, #96]	@ (800485c <__ssputs_r+0xbc>)
 80047fa:	401a      	ands	r2, r3
 80047fc:	2380      	movs	r3, #128	@ 0x80
 80047fe:	4313      	orrs	r3, r2
 8004800:	81a3      	strh	r3, [r4, #12]
 8004802:	9b01      	ldr	r3, [sp, #4]
 8004804:	6126      	str	r6, [r4, #16]
 8004806:	18f6      	adds	r6, r6, r3
 8004808:	6026      	str	r6, [r4, #0]
 800480a:	003e      	movs	r6, r7
 800480c:	6165      	str	r5, [r4, #20]
 800480e:	1aed      	subs	r5, r5, r3
 8004810:	60a5      	str	r5, [r4, #8]
 8004812:	42be      	cmp	r6, r7
 8004814:	d900      	bls.n	8004818 <__ssputs_r+0x78>
 8004816:	003e      	movs	r6, r7
 8004818:	0032      	movs	r2, r6
 800481a:	9903      	ldr	r1, [sp, #12]
 800481c:	6820      	ldr	r0, [r4, #0]
 800481e:	f000 fb7b 	bl	8004f18 <memmove>
 8004822:	2000      	movs	r0, #0
 8004824:	68a3      	ldr	r3, [r4, #8]
 8004826:	1b9b      	subs	r3, r3, r6
 8004828:	60a3      	str	r3, [r4, #8]
 800482a:	6823      	ldr	r3, [r4, #0]
 800482c:	199b      	adds	r3, r3, r6
 800482e:	6023      	str	r3, [r4, #0]
 8004830:	b005      	add	sp, #20
 8004832:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004834:	002a      	movs	r2, r5
 8004836:	9802      	ldr	r0, [sp, #8]
 8004838:	f000 fb3e 	bl	8004eb8 <_realloc_r>
 800483c:	1e06      	subs	r6, r0, #0
 800483e:	d1e0      	bne.n	8004802 <__ssputs_r+0x62>
 8004840:	6921      	ldr	r1, [r4, #16]
 8004842:	9802      	ldr	r0, [sp, #8]
 8004844:	f000 fba0 	bl	8004f88 <_free_r>
 8004848:	230c      	movs	r3, #12
 800484a:	2001      	movs	r0, #1
 800484c:	9a02      	ldr	r2, [sp, #8]
 800484e:	4240      	negs	r0, r0
 8004850:	6013      	str	r3, [r2, #0]
 8004852:	89a2      	ldrh	r2, [r4, #12]
 8004854:	3334      	adds	r3, #52	@ 0x34
 8004856:	4313      	orrs	r3, r2
 8004858:	81a3      	strh	r3, [r4, #12]
 800485a:	e7e9      	b.n	8004830 <__ssputs_r+0x90>
 800485c:	fffffb7f 	.word	0xfffffb7f

08004860 <_svfiprintf_r>:
 8004860:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004862:	b0a1      	sub	sp, #132	@ 0x84
 8004864:	9003      	str	r0, [sp, #12]
 8004866:	001d      	movs	r5, r3
 8004868:	898b      	ldrh	r3, [r1, #12]
 800486a:	000f      	movs	r7, r1
 800486c:	0016      	movs	r6, r2
 800486e:	061b      	lsls	r3, r3, #24
 8004870:	d511      	bpl.n	8004896 <_svfiprintf_r+0x36>
 8004872:	690b      	ldr	r3, [r1, #16]
 8004874:	2b00      	cmp	r3, #0
 8004876:	d10e      	bne.n	8004896 <_svfiprintf_r+0x36>
 8004878:	2140      	movs	r1, #64	@ 0x40
 800487a:	f000 f911 	bl	8004aa0 <_malloc_r>
 800487e:	6038      	str	r0, [r7, #0]
 8004880:	6138      	str	r0, [r7, #16]
 8004882:	2800      	cmp	r0, #0
 8004884:	d105      	bne.n	8004892 <_svfiprintf_r+0x32>
 8004886:	230c      	movs	r3, #12
 8004888:	9a03      	ldr	r2, [sp, #12]
 800488a:	6013      	str	r3, [r2, #0]
 800488c:	2001      	movs	r0, #1
 800488e:	4240      	negs	r0, r0
 8004890:	e0cf      	b.n	8004a32 <_svfiprintf_r+0x1d2>
 8004892:	2340      	movs	r3, #64	@ 0x40
 8004894:	617b      	str	r3, [r7, #20]
 8004896:	2300      	movs	r3, #0
 8004898:	ac08      	add	r4, sp, #32
 800489a:	6163      	str	r3, [r4, #20]
 800489c:	3320      	adds	r3, #32
 800489e:	7663      	strb	r3, [r4, #25]
 80048a0:	3310      	adds	r3, #16
 80048a2:	76a3      	strb	r3, [r4, #26]
 80048a4:	9507      	str	r5, [sp, #28]
 80048a6:	0035      	movs	r5, r6
 80048a8:	782b      	ldrb	r3, [r5, #0]
 80048aa:	2b00      	cmp	r3, #0
 80048ac:	d001      	beq.n	80048b2 <_svfiprintf_r+0x52>
 80048ae:	2b25      	cmp	r3, #37	@ 0x25
 80048b0:	d148      	bne.n	8004944 <_svfiprintf_r+0xe4>
 80048b2:	1bab      	subs	r3, r5, r6
 80048b4:	9305      	str	r3, [sp, #20]
 80048b6:	42b5      	cmp	r5, r6
 80048b8:	d00b      	beq.n	80048d2 <_svfiprintf_r+0x72>
 80048ba:	0032      	movs	r2, r6
 80048bc:	0039      	movs	r1, r7
 80048be:	9803      	ldr	r0, [sp, #12]
 80048c0:	f7ff ff6e 	bl	80047a0 <__ssputs_r>
 80048c4:	3001      	adds	r0, #1
 80048c6:	d100      	bne.n	80048ca <_svfiprintf_r+0x6a>
 80048c8:	e0ae      	b.n	8004a28 <_svfiprintf_r+0x1c8>
 80048ca:	6963      	ldr	r3, [r4, #20]
 80048cc:	9a05      	ldr	r2, [sp, #20]
 80048ce:	189b      	adds	r3, r3, r2
 80048d0:	6163      	str	r3, [r4, #20]
 80048d2:	782b      	ldrb	r3, [r5, #0]
 80048d4:	2b00      	cmp	r3, #0
 80048d6:	d100      	bne.n	80048da <_svfiprintf_r+0x7a>
 80048d8:	e0a6      	b.n	8004a28 <_svfiprintf_r+0x1c8>
 80048da:	2201      	movs	r2, #1
 80048dc:	2300      	movs	r3, #0
 80048de:	4252      	negs	r2, r2
 80048e0:	6062      	str	r2, [r4, #4]
 80048e2:	a904      	add	r1, sp, #16
 80048e4:	3254      	adds	r2, #84	@ 0x54
 80048e6:	1852      	adds	r2, r2, r1
 80048e8:	1c6e      	adds	r6, r5, #1
 80048ea:	6023      	str	r3, [r4, #0]
 80048ec:	60e3      	str	r3, [r4, #12]
 80048ee:	60a3      	str	r3, [r4, #8]
 80048f0:	7013      	strb	r3, [r2, #0]
 80048f2:	65a3      	str	r3, [r4, #88]	@ 0x58
 80048f4:	4b54      	ldr	r3, [pc, #336]	@ (8004a48 <_svfiprintf_r+0x1e8>)
 80048f6:	2205      	movs	r2, #5
 80048f8:	0018      	movs	r0, r3
 80048fa:	7831      	ldrb	r1, [r6, #0]
 80048fc:	9305      	str	r3, [sp, #20]
 80048fe:	f000 fb2f 	bl	8004f60 <memchr>
 8004902:	1c75      	adds	r5, r6, #1
 8004904:	2800      	cmp	r0, #0
 8004906:	d11f      	bne.n	8004948 <_svfiprintf_r+0xe8>
 8004908:	6822      	ldr	r2, [r4, #0]
 800490a:	06d3      	lsls	r3, r2, #27
 800490c:	d504      	bpl.n	8004918 <_svfiprintf_r+0xb8>
 800490e:	2353      	movs	r3, #83	@ 0x53
 8004910:	a904      	add	r1, sp, #16
 8004912:	185b      	adds	r3, r3, r1
 8004914:	2120      	movs	r1, #32
 8004916:	7019      	strb	r1, [r3, #0]
 8004918:	0713      	lsls	r3, r2, #28
 800491a:	d504      	bpl.n	8004926 <_svfiprintf_r+0xc6>
 800491c:	2353      	movs	r3, #83	@ 0x53
 800491e:	a904      	add	r1, sp, #16
 8004920:	185b      	adds	r3, r3, r1
 8004922:	212b      	movs	r1, #43	@ 0x2b
 8004924:	7019      	strb	r1, [r3, #0]
 8004926:	7833      	ldrb	r3, [r6, #0]
 8004928:	2b2a      	cmp	r3, #42	@ 0x2a
 800492a:	d016      	beq.n	800495a <_svfiprintf_r+0xfa>
 800492c:	0035      	movs	r5, r6
 800492e:	2100      	movs	r1, #0
 8004930:	200a      	movs	r0, #10
 8004932:	68e3      	ldr	r3, [r4, #12]
 8004934:	782a      	ldrb	r2, [r5, #0]
 8004936:	1c6e      	adds	r6, r5, #1
 8004938:	3a30      	subs	r2, #48	@ 0x30
 800493a:	2a09      	cmp	r2, #9
 800493c:	d950      	bls.n	80049e0 <_svfiprintf_r+0x180>
 800493e:	2900      	cmp	r1, #0
 8004940:	d111      	bne.n	8004966 <_svfiprintf_r+0x106>
 8004942:	e017      	b.n	8004974 <_svfiprintf_r+0x114>
 8004944:	3501      	adds	r5, #1
 8004946:	e7af      	b.n	80048a8 <_svfiprintf_r+0x48>
 8004948:	9b05      	ldr	r3, [sp, #20]
 800494a:	6822      	ldr	r2, [r4, #0]
 800494c:	1ac0      	subs	r0, r0, r3
 800494e:	2301      	movs	r3, #1
 8004950:	4083      	lsls	r3, r0
 8004952:	4313      	orrs	r3, r2
 8004954:	002e      	movs	r6, r5
 8004956:	6023      	str	r3, [r4, #0]
 8004958:	e7cc      	b.n	80048f4 <_svfiprintf_r+0x94>
 800495a:	9b07      	ldr	r3, [sp, #28]
 800495c:	1d19      	adds	r1, r3, #4
 800495e:	681b      	ldr	r3, [r3, #0]
 8004960:	9107      	str	r1, [sp, #28]
 8004962:	2b00      	cmp	r3, #0
 8004964:	db01      	blt.n	800496a <_svfiprintf_r+0x10a>
 8004966:	930b      	str	r3, [sp, #44]	@ 0x2c
 8004968:	e004      	b.n	8004974 <_svfiprintf_r+0x114>
 800496a:	425b      	negs	r3, r3
 800496c:	60e3      	str	r3, [r4, #12]
 800496e:	2302      	movs	r3, #2
 8004970:	4313      	orrs	r3, r2
 8004972:	6023      	str	r3, [r4, #0]
 8004974:	782b      	ldrb	r3, [r5, #0]
 8004976:	2b2e      	cmp	r3, #46	@ 0x2e
 8004978:	d10c      	bne.n	8004994 <_svfiprintf_r+0x134>
 800497a:	786b      	ldrb	r3, [r5, #1]
 800497c:	2b2a      	cmp	r3, #42	@ 0x2a
 800497e:	d134      	bne.n	80049ea <_svfiprintf_r+0x18a>
 8004980:	9b07      	ldr	r3, [sp, #28]
 8004982:	3502      	adds	r5, #2
 8004984:	1d1a      	adds	r2, r3, #4
 8004986:	681b      	ldr	r3, [r3, #0]
 8004988:	9207      	str	r2, [sp, #28]
 800498a:	2b00      	cmp	r3, #0
 800498c:	da01      	bge.n	8004992 <_svfiprintf_r+0x132>
 800498e:	2301      	movs	r3, #1
 8004990:	425b      	negs	r3, r3
 8004992:	9309      	str	r3, [sp, #36]	@ 0x24
 8004994:	4e2d      	ldr	r6, [pc, #180]	@ (8004a4c <_svfiprintf_r+0x1ec>)
 8004996:	2203      	movs	r2, #3
 8004998:	0030      	movs	r0, r6
 800499a:	7829      	ldrb	r1, [r5, #0]
 800499c:	f000 fae0 	bl	8004f60 <memchr>
 80049a0:	2800      	cmp	r0, #0
 80049a2:	d006      	beq.n	80049b2 <_svfiprintf_r+0x152>
 80049a4:	2340      	movs	r3, #64	@ 0x40
 80049a6:	1b80      	subs	r0, r0, r6
 80049a8:	4083      	lsls	r3, r0
 80049aa:	6822      	ldr	r2, [r4, #0]
 80049ac:	3501      	adds	r5, #1
 80049ae:	4313      	orrs	r3, r2
 80049b0:	6023      	str	r3, [r4, #0]
 80049b2:	7829      	ldrb	r1, [r5, #0]
 80049b4:	2206      	movs	r2, #6
 80049b6:	4826      	ldr	r0, [pc, #152]	@ (8004a50 <_svfiprintf_r+0x1f0>)
 80049b8:	1c6e      	adds	r6, r5, #1
 80049ba:	7621      	strb	r1, [r4, #24]
 80049bc:	f000 fad0 	bl	8004f60 <memchr>
 80049c0:	2800      	cmp	r0, #0
 80049c2:	d038      	beq.n	8004a36 <_svfiprintf_r+0x1d6>
 80049c4:	4b23      	ldr	r3, [pc, #140]	@ (8004a54 <_svfiprintf_r+0x1f4>)
 80049c6:	2b00      	cmp	r3, #0
 80049c8:	d122      	bne.n	8004a10 <_svfiprintf_r+0x1b0>
 80049ca:	2207      	movs	r2, #7
 80049cc:	9b07      	ldr	r3, [sp, #28]
 80049ce:	3307      	adds	r3, #7
 80049d0:	4393      	bics	r3, r2
 80049d2:	3308      	adds	r3, #8
 80049d4:	9307      	str	r3, [sp, #28]
 80049d6:	6963      	ldr	r3, [r4, #20]
 80049d8:	9a04      	ldr	r2, [sp, #16]
 80049da:	189b      	adds	r3, r3, r2
 80049dc:	6163      	str	r3, [r4, #20]
 80049de:	e762      	b.n	80048a6 <_svfiprintf_r+0x46>
 80049e0:	4343      	muls	r3, r0
 80049e2:	0035      	movs	r5, r6
 80049e4:	2101      	movs	r1, #1
 80049e6:	189b      	adds	r3, r3, r2
 80049e8:	e7a4      	b.n	8004934 <_svfiprintf_r+0xd4>
 80049ea:	2300      	movs	r3, #0
 80049ec:	200a      	movs	r0, #10
 80049ee:	0019      	movs	r1, r3
 80049f0:	3501      	adds	r5, #1
 80049f2:	6063      	str	r3, [r4, #4]
 80049f4:	782a      	ldrb	r2, [r5, #0]
 80049f6:	1c6e      	adds	r6, r5, #1
 80049f8:	3a30      	subs	r2, #48	@ 0x30
 80049fa:	2a09      	cmp	r2, #9
 80049fc:	d903      	bls.n	8004a06 <_svfiprintf_r+0x1a6>
 80049fe:	2b00      	cmp	r3, #0
 8004a00:	d0c8      	beq.n	8004994 <_svfiprintf_r+0x134>
 8004a02:	9109      	str	r1, [sp, #36]	@ 0x24
 8004a04:	e7c6      	b.n	8004994 <_svfiprintf_r+0x134>
 8004a06:	4341      	muls	r1, r0
 8004a08:	0035      	movs	r5, r6
 8004a0a:	2301      	movs	r3, #1
 8004a0c:	1889      	adds	r1, r1, r2
 8004a0e:	e7f1      	b.n	80049f4 <_svfiprintf_r+0x194>
 8004a10:	aa07      	add	r2, sp, #28
 8004a12:	9200      	str	r2, [sp, #0]
 8004a14:	0021      	movs	r1, r4
 8004a16:	003a      	movs	r2, r7
 8004a18:	4b0f      	ldr	r3, [pc, #60]	@ (8004a58 <_svfiprintf_r+0x1f8>)
 8004a1a:	9803      	ldr	r0, [sp, #12]
 8004a1c:	e000      	b.n	8004a20 <_svfiprintf_r+0x1c0>
 8004a1e:	bf00      	nop
 8004a20:	9004      	str	r0, [sp, #16]
 8004a22:	9b04      	ldr	r3, [sp, #16]
 8004a24:	3301      	adds	r3, #1
 8004a26:	d1d6      	bne.n	80049d6 <_svfiprintf_r+0x176>
 8004a28:	89bb      	ldrh	r3, [r7, #12]
 8004a2a:	980d      	ldr	r0, [sp, #52]	@ 0x34
 8004a2c:	065b      	lsls	r3, r3, #25
 8004a2e:	d500      	bpl.n	8004a32 <_svfiprintf_r+0x1d2>
 8004a30:	e72c      	b.n	800488c <_svfiprintf_r+0x2c>
 8004a32:	b021      	add	sp, #132	@ 0x84
 8004a34:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004a36:	aa07      	add	r2, sp, #28
 8004a38:	9200      	str	r2, [sp, #0]
 8004a3a:	0021      	movs	r1, r4
 8004a3c:	003a      	movs	r2, r7
 8004a3e:	4b06      	ldr	r3, [pc, #24]	@ (8004a58 <_svfiprintf_r+0x1f8>)
 8004a40:	9803      	ldr	r0, [sp, #12]
 8004a42:	f000 f91d 	bl	8004c80 <_printf_i>
 8004a46:	e7eb      	b.n	8004a20 <_svfiprintf_r+0x1c0>
 8004a48:	080050e8 	.word	0x080050e8
 8004a4c:	080050ee 	.word	0x080050ee
 8004a50:	080050f2 	.word	0x080050f2
 8004a54:	00000000 	.word	0x00000000
 8004a58:	080047a1 	.word	0x080047a1

08004a5c <sbrk_aligned>:
 8004a5c:	b570      	push	{r4, r5, r6, lr}
 8004a5e:	4e0f      	ldr	r6, [pc, #60]	@ (8004a9c <sbrk_aligned+0x40>)
 8004a60:	000d      	movs	r5, r1
 8004a62:	6831      	ldr	r1, [r6, #0]
 8004a64:	0004      	movs	r4, r0
 8004a66:	2900      	cmp	r1, #0
 8004a68:	d102      	bne.n	8004a70 <sbrk_aligned+0x14>
 8004a6a:	f000 fa67 	bl	8004f3c <_sbrk_r>
 8004a6e:	6030      	str	r0, [r6, #0]
 8004a70:	0029      	movs	r1, r5
 8004a72:	0020      	movs	r0, r4
 8004a74:	f000 fa62 	bl	8004f3c <_sbrk_r>
 8004a78:	1c43      	adds	r3, r0, #1
 8004a7a:	d103      	bne.n	8004a84 <sbrk_aligned+0x28>
 8004a7c:	2501      	movs	r5, #1
 8004a7e:	426d      	negs	r5, r5
 8004a80:	0028      	movs	r0, r5
 8004a82:	bd70      	pop	{r4, r5, r6, pc}
 8004a84:	2303      	movs	r3, #3
 8004a86:	1cc5      	adds	r5, r0, #3
 8004a88:	439d      	bics	r5, r3
 8004a8a:	42a8      	cmp	r0, r5
 8004a8c:	d0f8      	beq.n	8004a80 <sbrk_aligned+0x24>
 8004a8e:	1a29      	subs	r1, r5, r0
 8004a90:	0020      	movs	r0, r4
 8004a92:	f000 fa53 	bl	8004f3c <_sbrk_r>
 8004a96:	3001      	adds	r0, #1
 8004a98:	d1f2      	bne.n	8004a80 <sbrk_aligned+0x24>
 8004a9a:	e7ef      	b.n	8004a7c <sbrk_aligned+0x20>
 8004a9c:	20000358 	.word	0x20000358

08004aa0 <_malloc_r>:
 8004aa0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004aa2:	2203      	movs	r2, #3
 8004aa4:	1ccb      	adds	r3, r1, #3
 8004aa6:	4393      	bics	r3, r2
 8004aa8:	3308      	adds	r3, #8
 8004aaa:	0005      	movs	r5, r0
 8004aac:	001f      	movs	r7, r3
 8004aae:	2b0c      	cmp	r3, #12
 8004ab0:	d234      	bcs.n	8004b1c <_malloc_r+0x7c>
 8004ab2:	270c      	movs	r7, #12
 8004ab4:	42b9      	cmp	r1, r7
 8004ab6:	d833      	bhi.n	8004b20 <_malloc_r+0x80>
 8004ab8:	0028      	movs	r0, r5
 8004aba:	f000 f9ed 	bl	8004e98 <__malloc_lock>
 8004abe:	4e37      	ldr	r6, [pc, #220]	@ (8004b9c <_malloc_r+0xfc>)
 8004ac0:	6833      	ldr	r3, [r6, #0]
 8004ac2:	001c      	movs	r4, r3
 8004ac4:	2c00      	cmp	r4, #0
 8004ac6:	d12f      	bne.n	8004b28 <_malloc_r+0x88>
 8004ac8:	0039      	movs	r1, r7
 8004aca:	0028      	movs	r0, r5
 8004acc:	f7ff ffc6 	bl	8004a5c <sbrk_aligned>
 8004ad0:	0004      	movs	r4, r0
 8004ad2:	1c43      	adds	r3, r0, #1
 8004ad4:	d15f      	bne.n	8004b96 <_malloc_r+0xf6>
 8004ad6:	6834      	ldr	r4, [r6, #0]
 8004ad8:	9400      	str	r4, [sp, #0]
 8004ada:	9b00      	ldr	r3, [sp, #0]
 8004adc:	2b00      	cmp	r3, #0
 8004ade:	d14a      	bne.n	8004b76 <_malloc_r+0xd6>
 8004ae0:	2c00      	cmp	r4, #0
 8004ae2:	d052      	beq.n	8004b8a <_malloc_r+0xea>
 8004ae4:	6823      	ldr	r3, [r4, #0]
 8004ae6:	0028      	movs	r0, r5
 8004ae8:	18e3      	adds	r3, r4, r3
 8004aea:	9900      	ldr	r1, [sp, #0]
 8004aec:	9301      	str	r3, [sp, #4]
 8004aee:	f000 fa25 	bl	8004f3c <_sbrk_r>
 8004af2:	9b01      	ldr	r3, [sp, #4]
 8004af4:	4283      	cmp	r3, r0
 8004af6:	d148      	bne.n	8004b8a <_malloc_r+0xea>
 8004af8:	6823      	ldr	r3, [r4, #0]
 8004afa:	0028      	movs	r0, r5
 8004afc:	1aff      	subs	r7, r7, r3
 8004afe:	0039      	movs	r1, r7
 8004b00:	f7ff ffac 	bl	8004a5c <sbrk_aligned>
 8004b04:	3001      	adds	r0, #1
 8004b06:	d040      	beq.n	8004b8a <_malloc_r+0xea>
 8004b08:	6823      	ldr	r3, [r4, #0]
 8004b0a:	19db      	adds	r3, r3, r7
 8004b0c:	6023      	str	r3, [r4, #0]
 8004b0e:	6833      	ldr	r3, [r6, #0]
 8004b10:	685a      	ldr	r2, [r3, #4]
 8004b12:	2a00      	cmp	r2, #0
 8004b14:	d133      	bne.n	8004b7e <_malloc_r+0xde>
 8004b16:	9b00      	ldr	r3, [sp, #0]
 8004b18:	6033      	str	r3, [r6, #0]
 8004b1a:	e019      	b.n	8004b50 <_malloc_r+0xb0>
 8004b1c:	2b00      	cmp	r3, #0
 8004b1e:	dac9      	bge.n	8004ab4 <_malloc_r+0x14>
 8004b20:	230c      	movs	r3, #12
 8004b22:	602b      	str	r3, [r5, #0]
 8004b24:	2000      	movs	r0, #0
 8004b26:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8004b28:	6821      	ldr	r1, [r4, #0]
 8004b2a:	1bc9      	subs	r1, r1, r7
 8004b2c:	d420      	bmi.n	8004b70 <_malloc_r+0xd0>
 8004b2e:	290b      	cmp	r1, #11
 8004b30:	d90a      	bls.n	8004b48 <_malloc_r+0xa8>
 8004b32:	19e2      	adds	r2, r4, r7
 8004b34:	6027      	str	r7, [r4, #0]
 8004b36:	42a3      	cmp	r3, r4
 8004b38:	d104      	bne.n	8004b44 <_malloc_r+0xa4>
 8004b3a:	6032      	str	r2, [r6, #0]
 8004b3c:	6863      	ldr	r3, [r4, #4]
 8004b3e:	6011      	str	r1, [r2, #0]
 8004b40:	6053      	str	r3, [r2, #4]
 8004b42:	e005      	b.n	8004b50 <_malloc_r+0xb0>
 8004b44:	605a      	str	r2, [r3, #4]
 8004b46:	e7f9      	b.n	8004b3c <_malloc_r+0x9c>
 8004b48:	6862      	ldr	r2, [r4, #4]
 8004b4a:	42a3      	cmp	r3, r4
 8004b4c:	d10e      	bne.n	8004b6c <_malloc_r+0xcc>
 8004b4e:	6032      	str	r2, [r6, #0]
 8004b50:	0028      	movs	r0, r5
 8004b52:	f000 f9a9 	bl	8004ea8 <__malloc_unlock>
 8004b56:	0020      	movs	r0, r4
 8004b58:	2207      	movs	r2, #7
 8004b5a:	300b      	adds	r0, #11
 8004b5c:	1d23      	adds	r3, r4, #4
 8004b5e:	4390      	bics	r0, r2
 8004b60:	1ac2      	subs	r2, r0, r3
 8004b62:	4298      	cmp	r0, r3
 8004b64:	d0df      	beq.n	8004b26 <_malloc_r+0x86>
 8004b66:	1a1b      	subs	r3, r3, r0
 8004b68:	50a3      	str	r3, [r4, r2]
 8004b6a:	e7dc      	b.n	8004b26 <_malloc_r+0x86>
 8004b6c:	605a      	str	r2, [r3, #4]
 8004b6e:	e7ef      	b.n	8004b50 <_malloc_r+0xb0>
 8004b70:	0023      	movs	r3, r4
 8004b72:	6864      	ldr	r4, [r4, #4]
 8004b74:	e7a6      	b.n	8004ac4 <_malloc_r+0x24>
 8004b76:	9c00      	ldr	r4, [sp, #0]
 8004b78:	6863      	ldr	r3, [r4, #4]
 8004b7a:	9300      	str	r3, [sp, #0]
 8004b7c:	e7ad      	b.n	8004ada <_malloc_r+0x3a>
 8004b7e:	001a      	movs	r2, r3
 8004b80:	685b      	ldr	r3, [r3, #4]
 8004b82:	42a3      	cmp	r3, r4
 8004b84:	d1fb      	bne.n	8004b7e <_malloc_r+0xde>
 8004b86:	2300      	movs	r3, #0
 8004b88:	e7da      	b.n	8004b40 <_malloc_r+0xa0>
 8004b8a:	230c      	movs	r3, #12
 8004b8c:	0028      	movs	r0, r5
 8004b8e:	602b      	str	r3, [r5, #0]
 8004b90:	f000 f98a 	bl	8004ea8 <__malloc_unlock>
 8004b94:	e7c6      	b.n	8004b24 <_malloc_r+0x84>
 8004b96:	6007      	str	r7, [r0, #0]
 8004b98:	e7da      	b.n	8004b50 <_malloc_r+0xb0>
 8004b9a:	46c0      	nop			@ (mov r8, r8)
 8004b9c:	2000035c 	.word	0x2000035c

08004ba0 <_printf_common>:
 8004ba0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004ba2:	0016      	movs	r6, r2
 8004ba4:	9301      	str	r3, [sp, #4]
 8004ba6:	688a      	ldr	r2, [r1, #8]
 8004ba8:	690b      	ldr	r3, [r1, #16]
 8004baa:	000c      	movs	r4, r1
 8004bac:	9000      	str	r0, [sp, #0]
 8004bae:	4293      	cmp	r3, r2
 8004bb0:	da00      	bge.n	8004bb4 <_printf_common+0x14>
 8004bb2:	0013      	movs	r3, r2
 8004bb4:	0022      	movs	r2, r4
 8004bb6:	6033      	str	r3, [r6, #0]
 8004bb8:	3243      	adds	r2, #67	@ 0x43
 8004bba:	7812      	ldrb	r2, [r2, #0]
 8004bbc:	2a00      	cmp	r2, #0
 8004bbe:	d001      	beq.n	8004bc4 <_printf_common+0x24>
 8004bc0:	3301      	adds	r3, #1
 8004bc2:	6033      	str	r3, [r6, #0]
 8004bc4:	6823      	ldr	r3, [r4, #0]
 8004bc6:	069b      	lsls	r3, r3, #26
 8004bc8:	d502      	bpl.n	8004bd0 <_printf_common+0x30>
 8004bca:	6833      	ldr	r3, [r6, #0]
 8004bcc:	3302      	adds	r3, #2
 8004bce:	6033      	str	r3, [r6, #0]
 8004bd0:	6822      	ldr	r2, [r4, #0]
 8004bd2:	2306      	movs	r3, #6
 8004bd4:	0015      	movs	r5, r2
 8004bd6:	401d      	ands	r5, r3
 8004bd8:	421a      	tst	r2, r3
 8004bda:	d027      	beq.n	8004c2c <_printf_common+0x8c>
 8004bdc:	0023      	movs	r3, r4
 8004bde:	3343      	adds	r3, #67	@ 0x43
 8004be0:	781b      	ldrb	r3, [r3, #0]
 8004be2:	1e5a      	subs	r2, r3, #1
 8004be4:	4193      	sbcs	r3, r2
 8004be6:	6822      	ldr	r2, [r4, #0]
 8004be8:	0692      	lsls	r2, r2, #26
 8004bea:	d430      	bmi.n	8004c4e <_printf_common+0xae>
 8004bec:	0022      	movs	r2, r4
 8004bee:	9901      	ldr	r1, [sp, #4]
 8004bf0:	9800      	ldr	r0, [sp, #0]
 8004bf2:	9d08      	ldr	r5, [sp, #32]
 8004bf4:	3243      	adds	r2, #67	@ 0x43
 8004bf6:	47a8      	blx	r5
 8004bf8:	3001      	adds	r0, #1
 8004bfa:	d025      	beq.n	8004c48 <_printf_common+0xa8>
 8004bfc:	2206      	movs	r2, #6
 8004bfe:	6823      	ldr	r3, [r4, #0]
 8004c00:	2500      	movs	r5, #0
 8004c02:	4013      	ands	r3, r2
 8004c04:	2b04      	cmp	r3, #4
 8004c06:	d105      	bne.n	8004c14 <_printf_common+0x74>
 8004c08:	6833      	ldr	r3, [r6, #0]
 8004c0a:	68e5      	ldr	r5, [r4, #12]
 8004c0c:	1aed      	subs	r5, r5, r3
 8004c0e:	43eb      	mvns	r3, r5
 8004c10:	17db      	asrs	r3, r3, #31
 8004c12:	401d      	ands	r5, r3
 8004c14:	68a3      	ldr	r3, [r4, #8]
 8004c16:	6922      	ldr	r2, [r4, #16]
 8004c18:	4293      	cmp	r3, r2
 8004c1a:	dd01      	ble.n	8004c20 <_printf_common+0x80>
 8004c1c:	1a9b      	subs	r3, r3, r2
 8004c1e:	18ed      	adds	r5, r5, r3
 8004c20:	2600      	movs	r6, #0
 8004c22:	42b5      	cmp	r5, r6
 8004c24:	d120      	bne.n	8004c68 <_printf_common+0xc8>
 8004c26:	2000      	movs	r0, #0
 8004c28:	e010      	b.n	8004c4c <_printf_common+0xac>
 8004c2a:	3501      	adds	r5, #1
 8004c2c:	68e3      	ldr	r3, [r4, #12]
 8004c2e:	6832      	ldr	r2, [r6, #0]
 8004c30:	1a9b      	subs	r3, r3, r2
 8004c32:	42ab      	cmp	r3, r5
 8004c34:	ddd2      	ble.n	8004bdc <_printf_common+0x3c>
 8004c36:	0022      	movs	r2, r4
 8004c38:	2301      	movs	r3, #1
 8004c3a:	9901      	ldr	r1, [sp, #4]
 8004c3c:	9800      	ldr	r0, [sp, #0]
 8004c3e:	9f08      	ldr	r7, [sp, #32]
 8004c40:	3219      	adds	r2, #25
 8004c42:	47b8      	blx	r7
 8004c44:	3001      	adds	r0, #1
 8004c46:	d1f0      	bne.n	8004c2a <_printf_common+0x8a>
 8004c48:	2001      	movs	r0, #1
 8004c4a:	4240      	negs	r0, r0
 8004c4c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8004c4e:	2030      	movs	r0, #48	@ 0x30
 8004c50:	18e1      	adds	r1, r4, r3
 8004c52:	3143      	adds	r1, #67	@ 0x43
 8004c54:	7008      	strb	r0, [r1, #0]
 8004c56:	0021      	movs	r1, r4
 8004c58:	1c5a      	adds	r2, r3, #1
 8004c5a:	3145      	adds	r1, #69	@ 0x45
 8004c5c:	7809      	ldrb	r1, [r1, #0]
 8004c5e:	18a2      	adds	r2, r4, r2
 8004c60:	3243      	adds	r2, #67	@ 0x43
 8004c62:	3302      	adds	r3, #2
 8004c64:	7011      	strb	r1, [r2, #0]
 8004c66:	e7c1      	b.n	8004bec <_printf_common+0x4c>
 8004c68:	0022      	movs	r2, r4
 8004c6a:	2301      	movs	r3, #1
 8004c6c:	9901      	ldr	r1, [sp, #4]
 8004c6e:	9800      	ldr	r0, [sp, #0]
 8004c70:	9f08      	ldr	r7, [sp, #32]
 8004c72:	321a      	adds	r2, #26
 8004c74:	47b8      	blx	r7
 8004c76:	3001      	adds	r0, #1
 8004c78:	d0e6      	beq.n	8004c48 <_printf_common+0xa8>
 8004c7a:	3601      	adds	r6, #1
 8004c7c:	e7d1      	b.n	8004c22 <_printf_common+0x82>
	...

08004c80 <_printf_i>:
 8004c80:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004c82:	b08b      	sub	sp, #44	@ 0x2c
 8004c84:	9206      	str	r2, [sp, #24]
 8004c86:	000a      	movs	r2, r1
 8004c88:	3243      	adds	r2, #67	@ 0x43
 8004c8a:	9307      	str	r3, [sp, #28]
 8004c8c:	9005      	str	r0, [sp, #20]
 8004c8e:	9203      	str	r2, [sp, #12]
 8004c90:	7e0a      	ldrb	r2, [r1, #24]
 8004c92:	000c      	movs	r4, r1
 8004c94:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8004c96:	2a78      	cmp	r2, #120	@ 0x78
 8004c98:	d809      	bhi.n	8004cae <_printf_i+0x2e>
 8004c9a:	2a62      	cmp	r2, #98	@ 0x62
 8004c9c:	d80b      	bhi.n	8004cb6 <_printf_i+0x36>
 8004c9e:	2a00      	cmp	r2, #0
 8004ca0:	d100      	bne.n	8004ca4 <_printf_i+0x24>
 8004ca2:	e0ba      	b.n	8004e1a <_printf_i+0x19a>
 8004ca4:	497a      	ldr	r1, [pc, #488]	@ (8004e90 <_printf_i+0x210>)
 8004ca6:	9104      	str	r1, [sp, #16]
 8004ca8:	2a58      	cmp	r2, #88	@ 0x58
 8004caa:	d100      	bne.n	8004cae <_printf_i+0x2e>
 8004cac:	e08e      	b.n	8004dcc <_printf_i+0x14c>
 8004cae:	0025      	movs	r5, r4
 8004cb0:	3542      	adds	r5, #66	@ 0x42
 8004cb2:	702a      	strb	r2, [r5, #0]
 8004cb4:	e022      	b.n	8004cfc <_printf_i+0x7c>
 8004cb6:	0010      	movs	r0, r2
 8004cb8:	3863      	subs	r0, #99	@ 0x63
 8004cba:	2815      	cmp	r0, #21
 8004cbc:	d8f7      	bhi.n	8004cae <_printf_i+0x2e>
 8004cbe:	f7fb fa1f 	bl	8000100 <__gnu_thumb1_case_shi>
 8004cc2:	0016      	.short	0x0016
 8004cc4:	fff6001f 	.word	0xfff6001f
 8004cc8:	fff6fff6 	.word	0xfff6fff6
 8004ccc:	001ffff6 	.word	0x001ffff6
 8004cd0:	fff6fff6 	.word	0xfff6fff6
 8004cd4:	fff6fff6 	.word	0xfff6fff6
 8004cd8:	0036009f 	.word	0x0036009f
 8004cdc:	fff6007e 	.word	0xfff6007e
 8004ce0:	00b0fff6 	.word	0x00b0fff6
 8004ce4:	0036fff6 	.word	0x0036fff6
 8004ce8:	fff6fff6 	.word	0xfff6fff6
 8004cec:	0082      	.short	0x0082
 8004cee:	0025      	movs	r5, r4
 8004cf0:	681a      	ldr	r2, [r3, #0]
 8004cf2:	3542      	adds	r5, #66	@ 0x42
 8004cf4:	1d11      	adds	r1, r2, #4
 8004cf6:	6019      	str	r1, [r3, #0]
 8004cf8:	6813      	ldr	r3, [r2, #0]
 8004cfa:	702b      	strb	r3, [r5, #0]
 8004cfc:	2301      	movs	r3, #1
 8004cfe:	e09e      	b.n	8004e3e <_printf_i+0x1be>
 8004d00:	6818      	ldr	r0, [r3, #0]
 8004d02:	6809      	ldr	r1, [r1, #0]
 8004d04:	1d02      	adds	r2, r0, #4
 8004d06:	060d      	lsls	r5, r1, #24
 8004d08:	d50b      	bpl.n	8004d22 <_printf_i+0xa2>
 8004d0a:	6806      	ldr	r6, [r0, #0]
 8004d0c:	601a      	str	r2, [r3, #0]
 8004d0e:	2e00      	cmp	r6, #0
 8004d10:	da03      	bge.n	8004d1a <_printf_i+0x9a>
 8004d12:	232d      	movs	r3, #45	@ 0x2d
 8004d14:	9a03      	ldr	r2, [sp, #12]
 8004d16:	4276      	negs	r6, r6
 8004d18:	7013      	strb	r3, [r2, #0]
 8004d1a:	4b5d      	ldr	r3, [pc, #372]	@ (8004e90 <_printf_i+0x210>)
 8004d1c:	270a      	movs	r7, #10
 8004d1e:	9304      	str	r3, [sp, #16]
 8004d20:	e018      	b.n	8004d54 <_printf_i+0xd4>
 8004d22:	6806      	ldr	r6, [r0, #0]
 8004d24:	601a      	str	r2, [r3, #0]
 8004d26:	0649      	lsls	r1, r1, #25
 8004d28:	d5f1      	bpl.n	8004d0e <_printf_i+0x8e>
 8004d2a:	b236      	sxth	r6, r6
 8004d2c:	e7ef      	b.n	8004d0e <_printf_i+0x8e>
 8004d2e:	6808      	ldr	r0, [r1, #0]
 8004d30:	6819      	ldr	r1, [r3, #0]
 8004d32:	c940      	ldmia	r1!, {r6}
 8004d34:	0605      	lsls	r5, r0, #24
 8004d36:	d402      	bmi.n	8004d3e <_printf_i+0xbe>
 8004d38:	0640      	lsls	r0, r0, #25
 8004d3a:	d500      	bpl.n	8004d3e <_printf_i+0xbe>
 8004d3c:	b2b6      	uxth	r6, r6
 8004d3e:	6019      	str	r1, [r3, #0]
 8004d40:	4b53      	ldr	r3, [pc, #332]	@ (8004e90 <_printf_i+0x210>)
 8004d42:	270a      	movs	r7, #10
 8004d44:	9304      	str	r3, [sp, #16]
 8004d46:	2a6f      	cmp	r2, #111	@ 0x6f
 8004d48:	d100      	bne.n	8004d4c <_printf_i+0xcc>
 8004d4a:	3f02      	subs	r7, #2
 8004d4c:	0023      	movs	r3, r4
 8004d4e:	2200      	movs	r2, #0
 8004d50:	3343      	adds	r3, #67	@ 0x43
 8004d52:	701a      	strb	r2, [r3, #0]
 8004d54:	6863      	ldr	r3, [r4, #4]
 8004d56:	60a3      	str	r3, [r4, #8]
 8004d58:	2b00      	cmp	r3, #0
 8004d5a:	db06      	blt.n	8004d6a <_printf_i+0xea>
 8004d5c:	2104      	movs	r1, #4
 8004d5e:	6822      	ldr	r2, [r4, #0]
 8004d60:	9d03      	ldr	r5, [sp, #12]
 8004d62:	438a      	bics	r2, r1
 8004d64:	6022      	str	r2, [r4, #0]
 8004d66:	4333      	orrs	r3, r6
 8004d68:	d00c      	beq.n	8004d84 <_printf_i+0x104>
 8004d6a:	9d03      	ldr	r5, [sp, #12]
 8004d6c:	0030      	movs	r0, r6
 8004d6e:	0039      	movs	r1, r7
 8004d70:	f7fb fa56 	bl	8000220 <__aeabi_uidivmod>
 8004d74:	9b04      	ldr	r3, [sp, #16]
 8004d76:	3d01      	subs	r5, #1
 8004d78:	5c5b      	ldrb	r3, [r3, r1]
 8004d7a:	702b      	strb	r3, [r5, #0]
 8004d7c:	0033      	movs	r3, r6
 8004d7e:	0006      	movs	r6, r0
 8004d80:	429f      	cmp	r7, r3
 8004d82:	d9f3      	bls.n	8004d6c <_printf_i+0xec>
 8004d84:	2f08      	cmp	r7, #8
 8004d86:	d109      	bne.n	8004d9c <_printf_i+0x11c>
 8004d88:	6823      	ldr	r3, [r4, #0]
 8004d8a:	07db      	lsls	r3, r3, #31
 8004d8c:	d506      	bpl.n	8004d9c <_printf_i+0x11c>
 8004d8e:	6862      	ldr	r2, [r4, #4]
 8004d90:	6923      	ldr	r3, [r4, #16]
 8004d92:	429a      	cmp	r2, r3
 8004d94:	dc02      	bgt.n	8004d9c <_printf_i+0x11c>
 8004d96:	2330      	movs	r3, #48	@ 0x30
 8004d98:	3d01      	subs	r5, #1
 8004d9a:	702b      	strb	r3, [r5, #0]
 8004d9c:	9b03      	ldr	r3, [sp, #12]
 8004d9e:	1b5b      	subs	r3, r3, r5
 8004da0:	6123      	str	r3, [r4, #16]
 8004da2:	9b07      	ldr	r3, [sp, #28]
 8004da4:	0021      	movs	r1, r4
 8004da6:	9300      	str	r3, [sp, #0]
 8004da8:	9805      	ldr	r0, [sp, #20]
 8004daa:	9b06      	ldr	r3, [sp, #24]
 8004dac:	aa09      	add	r2, sp, #36	@ 0x24
 8004dae:	f7ff fef7 	bl	8004ba0 <_printf_common>
 8004db2:	3001      	adds	r0, #1
 8004db4:	d148      	bne.n	8004e48 <_printf_i+0x1c8>
 8004db6:	2001      	movs	r0, #1
 8004db8:	4240      	negs	r0, r0
 8004dba:	b00b      	add	sp, #44	@ 0x2c
 8004dbc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004dbe:	2220      	movs	r2, #32
 8004dc0:	6809      	ldr	r1, [r1, #0]
 8004dc2:	430a      	orrs	r2, r1
 8004dc4:	6022      	str	r2, [r4, #0]
 8004dc6:	2278      	movs	r2, #120	@ 0x78
 8004dc8:	4932      	ldr	r1, [pc, #200]	@ (8004e94 <_printf_i+0x214>)
 8004dca:	9104      	str	r1, [sp, #16]
 8004dcc:	0021      	movs	r1, r4
 8004dce:	3145      	adds	r1, #69	@ 0x45
 8004dd0:	700a      	strb	r2, [r1, #0]
 8004dd2:	6819      	ldr	r1, [r3, #0]
 8004dd4:	6822      	ldr	r2, [r4, #0]
 8004dd6:	c940      	ldmia	r1!, {r6}
 8004dd8:	0610      	lsls	r0, r2, #24
 8004dda:	d402      	bmi.n	8004de2 <_printf_i+0x162>
 8004ddc:	0650      	lsls	r0, r2, #25
 8004dde:	d500      	bpl.n	8004de2 <_printf_i+0x162>
 8004de0:	b2b6      	uxth	r6, r6
 8004de2:	6019      	str	r1, [r3, #0]
 8004de4:	07d3      	lsls	r3, r2, #31
 8004de6:	d502      	bpl.n	8004dee <_printf_i+0x16e>
 8004de8:	2320      	movs	r3, #32
 8004dea:	4313      	orrs	r3, r2
 8004dec:	6023      	str	r3, [r4, #0]
 8004dee:	2e00      	cmp	r6, #0
 8004df0:	d001      	beq.n	8004df6 <_printf_i+0x176>
 8004df2:	2710      	movs	r7, #16
 8004df4:	e7aa      	b.n	8004d4c <_printf_i+0xcc>
 8004df6:	2220      	movs	r2, #32
 8004df8:	6823      	ldr	r3, [r4, #0]
 8004dfa:	4393      	bics	r3, r2
 8004dfc:	6023      	str	r3, [r4, #0]
 8004dfe:	e7f8      	b.n	8004df2 <_printf_i+0x172>
 8004e00:	681a      	ldr	r2, [r3, #0]
 8004e02:	680d      	ldr	r5, [r1, #0]
 8004e04:	1d10      	adds	r0, r2, #4
 8004e06:	6949      	ldr	r1, [r1, #20]
 8004e08:	6018      	str	r0, [r3, #0]
 8004e0a:	6813      	ldr	r3, [r2, #0]
 8004e0c:	062e      	lsls	r6, r5, #24
 8004e0e:	d501      	bpl.n	8004e14 <_printf_i+0x194>
 8004e10:	6019      	str	r1, [r3, #0]
 8004e12:	e002      	b.n	8004e1a <_printf_i+0x19a>
 8004e14:	066d      	lsls	r5, r5, #25
 8004e16:	d5fb      	bpl.n	8004e10 <_printf_i+0x190>
 8004e18:	8019      	strh	r1, [r3, #0]
 8004e1a:	2300      	movs	r3, #0
 8004e1c:	9d03      	ldr	r5, [sp, #12]
 8004e1e:	6123      	str	r3, [r4, #16]
 8004e20:	e7bf      	b.n	8004da2 <_printf_i+0x122>
 8004e22:	681a      	ldr	r2, [r3, #0]
 8004e24:	1d11      	adds	r1, r2, #4
 8004e26:	6019      	str	r1, [r3, #0]
 8004e28:	6815      	ldr	r5, [r2, #0]
 8004e2a:	2100      	movs	r1, #0
 8004e2c:	0028      	movs	r0, r5
 8004e2e:	6862      	ldr	r2, [r4, #4]
 8004e30:	f000 f896 	bl	8004f60 <memchr>
 8004e34:	2800      	cmp	r0, #0
 8004e36:	d001      	beq.n	8004e3c <_printf_i+0x1bc>
 8004e38:	1b40      	subs	r0, r0, r5
 8004e3a:	6060      	str	r0, [r4, #4]
 8004e3c:	6863      	ldr	r3, [r4, #4]
 8004e3e:	6123      	str	r3, [r4, #16]
 8004e40:	2300      	movs	r3, #0
 8004e42:	9a03      	ldr	r2, [sp, #12]
 8004e44:	7013      	strb	r3, [r2, #0]
 8004e46:	e7ac      	b.n	8004da2 <_printf_i+0x122>
 8004e48:	002a      	movs	r2, r5
 8004e4a:	6923      	ldr	r3, [r4, #16]
 8004e4c:	9906      	ldr	r1, [sp, #24]
 8004e4e:	9805      	ldr	r0, [sp, #20]
 8004e50:	9d07      	ldr	r5, [sp, #28]
 8004e52:	47a8      	blx	r5
 8004e54:	3001      	adds	r0, #1
 8004e56:	d0ae      	beq.n	8004db6 <_printf_i+0x136>
 8004e58:	6823      	ldr	r3, [r4, #0]
 8004e5a:	079b      	lsls	r3, r3, #30
 8004e5c:	d415      	bmi.n	8004e8a <_printf_i+0x20a>
 8004e5e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004e60:	68e0      	ldr	r0, [r4, #12]
 8004e62:	4298      	cmp	r0, r3
 8004e64:	daa9      	bge.n	8004dba <_printf_i+0x13a>
 8004e66:	0018      	movs	r0, r3
 8004e68:	e7a7      	b.n	8004dba <_printf_i+0x13a>
 8004e6a:	0022      	movs	r2, r4
 8004e6c:	2301      	movs	r3, #1
 8004e6e:	9906      	ldr	r1, [sp, #24]
 8004e70:	9805      	ldr	r0, [sp, #20]
 8004e72:	9e07      	ldr	r6, [sp, #28]
 8004e74:	3219      	adds	r2, #25
 8004e76:	47b0      	blx	r6
 8004e78:	3001      	adds	r0, #1
 8004e7a:	d09c      	beq.n	8004db6 <_printf_i+0x136>
 8004e7c:	3501      	adds	r5, #1
 8004e7e:	68e3      	ldr	r3, [r4, #12]
 8004e80:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8004e82:	1a9b      	subs	r3, r3, r2
 8004e84:	42ab      	cmp	r3, r5
 8004e86:	dcf0      	bgt.n	8004e6a <_printf_i+0x1ea>
 8004e88:	e7e9      	b.n	8004e5e <_printf_i+0x1de>
 8004e8a:	2500      	movs	r5, #0
 8004e8c:	e7f7      	b.n	8004e7e <_printf_i+0x1fe>
 8004e8e:	46c0      	nop			@ (mov r8, r8)
 8004e90:	080050f9 	.word	0x080050f9
 8004e94:	0800510a 	.word	0x0800510a

08004e98 <__malloc_lock>:
 8004e98:	b510      	push	{r4, lr}
 8004e9a:	4802      	ldr	r0, [pc, #8]	@ (8004ea4 <__malloc_lock+0xc>)
 8004e9c:	f7ff fc7e 	bl	800479c <__retarget_lock_acquire_recursive>
 8004ea0:	bd10      	pop	{r4, pc}
 8004ea2:	46c0      	nop			@ (mov r8, r8)
 8004ea4:	20000354 	.word	0x20000354

08004ea8 <__malloc_unlock>:
 8004ea8:	b510      	push	{r4, lr}
 8004eaa:	4802      	ldr	r0, [pc, #8]	@ (8004eb4 <__malloc_unlock+0xc>)
 8004eac:	f7ff fc77 	bl	800479e <__retarget_lock_release_recursive>
 8004eb0:	bd10      	pop	{r4, pc}
 8004eb2:	46c0      	nop			@ (mov r8, r8)
 8004eb4:	20000354 	.word	0x20000354

08004eb8 <_realloc_r>:
 8004eb8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004eba:	0006      	movs	r6, r0
 8004ebc:	000c      	movs	r4, r1
 8004ebe:	0015      	movs	r5, r2
 8004ec0:	2900      	cmp	r1, #0
 8004ec2:	d105      	bne.n	8004ed0 <_realloc_r+0x18>
 8004ec4:	0011      	movs	r1, r2
 8004ec6:	f7ff fdeb 	bl	8004aa0 <_malloc_r>
 8004eca:	0004      	movs	r4, r0
 8004ecc:	0020      	movs	r0, r4
 8004ece:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8004ed0:	2a00      	cmp	r2, #0
 8004ed2:	d103      	bne.n	8004edc <_realloc_r+0x24>
 8004ed4:	f000 f858 	bl	8004f88 <_free_r>
 8004ed8:	002c      	movs	r4, r5
 8004eda:	e7f7      	b.n	8004ecc <_realloc_r+0x14>
 8004edc:	f000 f89e 	bl	800501c <_malloc_usable_size_r>
 8004ee0:	0007      	movs	r7, r0
 8004ee2:	4285      	cmp	r5, r0
 8004ee4:	d802      	bhi.n	8004eec <_realloc_r+0x34>
 8004ee6:	0843      	lsrs	r3, r0, #1
 8004ee8:	42ab      	cmp	r3, r5
 8004eea:	d3ef      	bcc.n	8004ecc <_realloc_r+0x14>
 8004eec:	0029      	movs	r1, r5
 8004eee:	0030      	movs	r0, r6
 8004ef0:	f7ff fdd6 	bl	8004aa0 <_malloc_r>
 8004ef4:	9001      	str	r0, [sp, #4]
 8004ef6:	2800      	cmp	r0, #0
 8004ef8:	d101      	bne.n	8004efe <_realloc_r+0x46>
 8004efa:	9c01      	ldr	r4, [sp, #4]
 8004efc:	e7e6      	b.n	8004ecc <_realloc_r+0x14>
 8004efe:	002a      	movs	r2, r5
 8004f00:	42bd      	cmp	r5, r7
 8004f02:	d900      	bls.n	8004f06 <_realloc_r+0x4e>
 8004f04:	003a      	movs	r2, r7
 8004f06:	0021      	movs	r1, r4
 8004f08:	9801      	ldr	r0, [sp, #4]
 8004f0a:	f000 f834 	bl	8004f76 <memcpy>
 8004f0e:	0021      	movs	r1, r4
 8004f10:	0030      	movs	r0, r6
 8004f12:	f000 f839 	bl	8004f88 <_free_r>
 8004f16:	e7f0      	b.n	8004efa <_realloc_r+0x42>

08004f18 <memmove>:
 8004f18:	b510      	push	{r4, lr}
 8004f1a:	4288      	cmp	r0, r1
 8004f1c:	d902      	bls.n	8004f24 <memmove+0xc>
 8004f1e:	188b      	adds	r3, r1, r2
 8004f20:	4298      	cmp	r0, r3
 8004f22:	d308      	bcc.n	8004f36 <memmove+0x1e>
 8004f24:	2300      	movs	r3, #0
 8004f26:	429a      	cmp	r2, r3
 8004f28:	d007      	beq.n	8004f3a <memmove+0x22>
 8004f2a:	5ccc      	ldrb	r4, [r1, r3]
 8004f2c:	54c4      	strb	r4, [r0, r3]
 8004f2e:	3301      	adds	r3, #1
 8004f30:	e7f9      	b.n	8004f26 <memmove+0xe>
 8004f32:	5c8b      	ldrb	r3, [r1, r2]
 8004f34:	5483      	strb	r3, [r0, r2]
 8004f36:	3a01      	subs	r2, #1
 8004f38:	d2fb      	bcs.n	8004f32 <memmove+0x1a>
 8004f3a:	bd10      	pop	{r4, pc}

08004f3c <_sbrk_r>:
 8004f3c:	2300      	movs	r3, #0
 8004f3e:	b570      	push	{r4, r5, r6, lr}
 8004f40:	4d06      	ldr	r5, [pc, #24]	@ (8004f5c <_sbrk_r+0x20>)
 8004f42:	0004      	movs	r4, r0
 8004f44:	0008      	movs	r0, r1
 8004f46:	602b      	str	r3, [r5, #0]
 8004f48:	f7fc f9dc 	bl	8001304 <_sbrk>
 8004f4c:	1c43      	adds	r3, r0, #1
 8004f4e:	d103      	bne.n	8004f58 <_sbrk_r+0x1c>
 8004f50:	682b      	ldr	r3, [r5, #0]
 8004f52:	2b00      	cmp	r3, #0
 8004f54:	d000      	beq.n	8004f58 <_sbrk_r+0x1c>
 8004f56:	6023      	str	r3, [r4, #0]
 8004f58:	bd70      	pop	{r4, r5, r6, pc}
 8004f5a:	46c0      	nop			@ (mov r8, r8)
 8004f5c:	20000360 	.word	0x20000360

08004f60 <memchr>:
 8004f60:	b2c9      	uxtb	r1, r1
 8004f62:	1882      	adds	r2, r0, r2
 8004f64:	4290      	cmp	r0, r2
 8004f66:	d101      	bne.n	8004f6c <memchr+0xc>
 8004f68:	2000      	movs	r0, #0
 8004f6a:	4770      	bx	lr
 8004f6c:	7803      	ldrb	r3, [r0, #0]
 8004f6e:	428b      	cmp	r3, r1
 8004f70:	d0fb      	beq.n	8004f6a <memchr+0xa>
 8004f72:	3001      	adds	r0, #1
 8004f74:	e7f6      	b.n	8004f64 <memchr+0x4>

08004f76 <memcpy>:
 8004f76:	2300      	movs	r3, #0
 8004f78:	b510      	push	{r4, lr}
 8004f7a:	429a      	cmp	r2, r3
 8004f7c:	d100      	bne.n	8004f80 <memcpy+0xa>
 8004f7e:	bd10      	pop	{r4, pc}
 8004f80:	5ccc      	ldrb	r4, [r1, r3]
 8004f82:	54c4      	strb	r4, [r0, r3]
 8004f84:	3301      	adds	r3, #1
 8004f86:	e7f8      	b.n	8004f7a <memcpy+0x4>

08004f88 <_free_r>:
 8004f88:	b570      	push	{r4, r5, r6, lr}
 8004f8a:	0005      	movs	r5, r0
 8004f8c:	1e0c      	subs	r4, r1, #0
 8004f8e:	d010      	beq.n	8004fb2 <_free_r+0x2a>
 8004f90:	3c04      	subs	r4, #4
 8004f92:	6823      	ldr	r3, [r4, #0]
 8004f94:	2b00      	cmp	r3, #0
 8004f96:	da00      	bge.n	8004f9a <_free_r+0x12>
 8004f98:	18e4      	adds	r4, r4, r3
 8004f9a:	0028      	movs	r0, r5
 8004f9c:	f7ff ff7c 	bl	8004e98 <__malloc_lock>
 8004fa0:	4a1d      	ldr	r2, [pc, #116]	@ (8005018 <_free_r+0x90>)
 8004fa2:	6813      	ldr	r3, [r2, #0]
 8004fa4:	2b00      	cmp	r3, #0
 8004fa6:	d105      	bne.n	8004fb4 <_free_r+0x2c>
 8004fa8:	6063      	str	r3, [r4, #4]
 8004faa:	6014      	str	r4, [r2, #0]
 8004fac:	0028      	movs	r0, r5
 8004fae:	f7ff ff7b 	bl	8004ea8 <__malloc_unlock>
 8004fb2:	bd70      	pop	{r4, r5, r6, pc}
 8004fb4:	42a3      	cmp	r3, r4
 8004fb6:	d908      	bls.n	8004fca <_free_r+0x42>
 8004fb8:	6820      	ldr	r0, [r4, #0]
 8004fba:	1821      	adds	r1, r4, r0
 8004fbc:	428b      	cmp	r3, r1
 8004fbe:	d1f3      	bne.n	8004fa8 <_free_r+0x20>
 8004fc0:	6819      	ldr	r1, [r3, #0]
 8004fc2:	685b      	ldr	r3, [r3, #4]
 8004fc4:	1809      	adds	r1, r1, r0
 8004fc6:	6021      	str	r1, [r4, #0]
 8004fc8:	e7ee      	b.n	8004fa8 <_free_r+0x20>
 8004fca:	001a      	movs	r2, r3
 8004fcc:	685b      	ldr	r3, [r3, #4]
 8004fce:	2b00      	cmp	r3, #0
 8004fd0:	d001      	beq.n	8004fd6 <_free_r+0x4e>
 8004fd2:	42a3      	cmp	r3, r4
 8004fd4:	d9f9      	bls.n	8004fca <_free_r+0x42>
 8004fd6:	6811      	ldr	r1, [r2, #0]
 8004fd8:	1850      	adds	r0, r2, r1
 8004fda:	42a0      	cmp	r0, r4
 8004fdc:	d10b      	bne.n	8004ff6 <_free_r+0x6e>
 8004fde:	6820      	ldr	r0, [r4, #0]
 8004fe0:	1809      	adds	r1, r1, r0
 8004fe2:	1850      	adds	r0, r2, r1
 8004fe4:	6011      	str	r1, [r2, #0]
 8004fe6:	4283      	cmp	r3, r0
 8004fe8:	d1e0      	bne.n	8004fac <_free_r+0x24>
 8004fea:	6818      	ldr	r0, [r3, #0]
 8004fec:	685b      	ldr	r3, [r3, #4]
 8004fee:	1841      	adds	r1, r0, r1
 8004ff0:	6011      	str	r1, [r2, #0]
 8004ff2:	6053      	str	r3, [r2, #4]
 8004ff4:	e7da      	b.n	8004fac <_free_r+0x24>
 8004ff6:	42a0      	cmp	r0, r4
 8004ff8:	d902      	bls.n	8005000 <_free_r+0x78>
 8004ffa:	230c      	movs	r3, #12
 8004ffc:	602b      	str	r3, [r5, #0]
 8004ffe:	e7d5      	b.n	8004fac <_free_r+0x24>
 8005000:	6820      	ldr	r0, [r4, #0]
 8005002:	1821      	adds	r1, r4, r0
 8005004:	428b      	cmp	r3, r1
 8005006:	d103      	bne.n	8005010 <_free_r+0x88>
 8005008:	6819      	ldr	r1, [r3, #0]
 800500a:	685b      	ldr	r3, [r3, #4]
 800500c:	1809      	adds	r1, r1, r0
 800500e:	6021      	str	r1, [r4, #0]
 8005010:	6063      	str	r3, [r4, #4]
 8005012:	6054      	str	r4, [r2, #4]
 8005014:	e7ca      	b.n	8004fac <_free_r+0x24>
 8005016:	46c0      	nop			@ (mov r8, r8)
 8005018:	2000035c 	.word	0x2000035c

0800501c <_malloc_usable_size_r>:
 800501c:	1f0b      	subs	r3, r1, #4
 800501e:	681b      	ldr	r3, [r3, #0]
 8005020:	1f18      	subs	r0, r3, #4
 8005022:	2b00      	cmp	r3, #0
 8005024:	da01      	bge.n	800502a <_malloc_usable_size_r+0xe>
 8005026:	580b      	ldr	r3, [r1, r0]
 8005028:	18c0      	adds	r0, r0, r3
 800502a:	4770      	bx	lr

0800502c <_init>:
 800502c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800502e:	46c0      	nop			@ (mov r8, r8)
 8005030:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005032:	bc08      	pop	{r3}
 8005034:	469e      	mov	lr, r3
 8005036:	4770      	bx	lr

08005038 <_fini>:
 8005038:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800503a:	46c0      	nop			@ (mov r8, r8)
 800503c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800503e:	bc08      	pop	{r3}
 8005040:	469e      	mov	lr, r3
 8005042:	4770      	bx	lr
