<html><body><samp><pre>
<!@TC:1771972171>
# Tue Feb 24 16:29:18 2026


Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: O-2018.09-SP1
Install: /vol/synopsys/fpga/O-2018.09-SP1
OS: Red Hat Enterprise Linux 8.10 (Ootpa)
Hostname: finagle.wot.ece.northwestern.edu
max virtual memory: unlimited (bytes)
max user processes: 254205
max stack size: 8388608 (bytes)


Implementation : rev_1
<a name=mapperReport95></a>Synopsys Intel FPGA Technology Mapper, Version maprc, Build 4745R, Built Nov 27 2018 21:14:52</a>


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 99MB)

@N:<a href="@N:MF284:@XP_HELP">MF284</a> : <!@TM:1771972171> | Setting synthesis effort to medium for the design 
@N:<a href="@N:MF916:@XP_HELP">MF916</a> : <!@TM:1771972171> | Option synthesis_strategy=base is enabled.  
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1771972171> | Running in 64-bit mode. 
@N:<a href="@N:MF666:@XP_HELP">MF666</a> : <!@TM:1771972171> | Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)

<font color=#A52A2A>@W:<a href="@W:FA406:@XP_HELP">FA406</a> : <!@TM:1771972171> | Environment variable QUARTUS_ROOTDIR not set. Cannot determine PAR version.</font> 
@N:<a href="@N:MF284:@XP_HELP">MF284</a> : <!@TM:1771972171> | Setting synthesis effort to medium for the design 


Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 118MB peak: 120MB)


Available hyper_sources - for debug and ip models
	None Found

@N:<a href="@N:MT206:@XP_HELP">MT206</a> : <!@TM:1771972171> | Auto Constrain mode is enabled 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 125MB peak: 128MB)

@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="/home/gel8580/CE387/HW/HW7/imp/sv/fft_top.sv:73:12:73:21:@N:MO231:@XP_MSG">fft_top.sv(73)</a><!@TM:1771972171> | Found counter in view:work.fft_top(verilog) instance gen_stages\[3\]\.stage_cnt[3:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="/home/gel8580/CE387/HW/HW7/imp/sv/fft_stage.sv:72:4:72:13:@N:MO231:@XP_MSG">fft_stage.sv(72)</a><!@TM:1771972171> | Found counter in view:work.fft_stage_3s_4s_8s_3s(verilog) instance cnt_out[3:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="/home/gel8580/CE387/HW/HW7/imp/sv/fft_stage.sv:72:4:72:13:@N:MO231:@XP_MSG">fft_stage.sv(72)</a><!@TM:1771972171> | Found counter in view:work.fft_stage_3s_4s_8s_3s(verilog) instance cnt_in[3:0] 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/gel8580/CE387/HW/HW7/imp/sv/fft_stage.sv:132:4:132:13:@N:BN362:@XP_MSG">fft_stage.sv(132)</a><!@TM:1771972171> | Removing sequential instance real_out[16] (in view: work.fft_stage_3s_4s_8s_3s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/gel8580/CE387/HW/HW7/imp/sv/fft_stage.sv:132:4:132:13:@N:BN362:@XP_MSG">fft_stage.sv(132)</a><!@TM:1771972171> | Removing sequential instance real_out[17] (in view: work.fft_stage_3s_4s_8s_3s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/gel8580/CE387/HW/HW7/imp/sv/fft_stage.sv:132:4:132:13:@N:BN362:@XP_MSG">fft_stage.sv(132)</a><!@TM:1771972171> | Removing sequential instance real_out[18] (in view: work.fft_stage_3s_4s_8s_3s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/gel8580/CE387/HW/HW7/imp/sv/fft_stage.sv:132:4:132:13:@N:BN362:@XP_MSG">fft_stage.sv(132)</a><!@TM:1771972171> | Removing sequential instance real_out[19] (in view: work.fft_stage_3s_4s_8s_3s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/gel8580/CE387/HW/HW7/imp/sv/fft_stage.sv:132:4:132:13:@N:BN362:@XP_MSG">fft_stage.sv(132)</a><!@TM:1771972171> | Removing sequential instance real_out[20] (in view: work.fft_stage_3s_4s_8s_3s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/gel8580/CE387/HW/HW7/imp/sv/fft_stage.sv:132:4:132:13:@N:BN362:@XP_MSG">fft_stage.sv(132)</a><!@TM:1771972171> | Removing sequential instance real_out[21] (in view: work.fft_stage_3s_4s_8s_3s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/gel8580/CE387/HW/HW7/imp/sv/fft_stage.sv:132:4:132:13:@N:BN362:@XP_MSG">fft_stage.sv(132)</a><!@TM:1771972171> | Removing sequential instance real_out[22] (in view: work.fft_stage_3s_4s_8s_3s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/gel8580/CE387/HW/HW7/imp/sv/fft_stage.sv:132:4:132:13:@N:BN362:@XP_MSG">fft_stage.sv(132)</a><!@TM:1771972171> | Removing sequential instance real_out[23] (in view: work.fft_stage_3s_4s_8s_3s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/gel8580/CE387/HW/HW7/imp/sv/fft_stage.sv:132:4:132:13:@N:BN362:@XP_MSG">fft_stage.sv(132)</a><!@TM:1771972171> | Removing sequential instance real_out[24] (in view: work.fft_stage_3s_4s_8s_3s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/gel8580/CE387/HW/HW7/imp/sv/fft_stage.sv:132:4:132:13:@N:BN362:@XP_MSG">fft_stage.sv(132)</a><!@TM:1771972171> | Removing sequential instance real_out[25] (in view: work.fft_stage_3s_4s_8s_3s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/gel8580/CE387/HW/HW7/imp/sv/fft_stage.sv:132:4:132:13:@N:BN362:@XP_MSG">fft_stage.sv(132)</a><!@TM:1771972171> | Removing sequential instance real_out[26] (in view: work.fft_stage_3s_4s_8s_3s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/gel8580/CE387/HW/HW7/imp/sv/fft_stage.sv:132:4:132:13:@N:BN362:@XP_MSG">fft_stage.sv(132)</a><!@TM:1771972171> | Removing sequential instance real_out[27] (in view: work.fft_stage_3s_4s_8s_3s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/gel8580/CE387/HW/HW7/imp/sv/fft_stage.sv:132:4:132:13:@N:BN362:@XP_MSG">fft_stage.sv(132)</a><!@TM:1771972171> | Removing sequential instance real_out[28] (in view: work.fft_stage_3s_4s_8s_3s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/gel8580/CE387/HW/HW7/imp/sv/fft_stage.sv:132:4:132:13:@N:BN362:@XP_MSG">fft_stage.sv(132)</a><!@TM:1771972171> | Removing sequential instance real_out[29] (in view: work.fft_stage_3s_4s_8s_3s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/gel8580/CE387/HW/HW7/imp/sv/fft_stage.sv:132:4:132:13:@N:BN362:@XP_MSG">fft_stage.sv(132)</a><!@TM:1771972171> | Removing sequential instance real_out[30] (in view: work.fft_stage_3s_4s_8s_3s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/gel8580/CE387/HW/HW7/imp/sv/fft_stage.sv:132:4:132:13:@N:BN362:@XP_MSG">fft_stage.sv(132)</a><!@TM:1771972171> | Removing sequential instance real_out[31] (in view: work.fft_stage_3s_4s_8s_3s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/gel8580/CE387/HW/HW7/imp/sv/fft_stage.sv:132:4:132:13:@N:BN362:@XP_MSG">fft_stage.sv(132)</a><!@TM:1771972171> | Removing sequential instance imag_out[16] (in view: work.fft_stage_3s_4s_8s_3s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/gel8580/CE387/HW/HW7/imp/sv/fft_stage.sv:132:4:132:13:@N:BN362:@XP_MSG">fft_stage.sv(132)</a><!@TM:1771972171> | Removing sequential instance imag_out[17] (in view: work.fft_stage_3s_4s_8s_3s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/gel8580/CE387/HW/HW7/imp/sv/fft_stage.sv:132:4:132:13:@N:BN362:@XP_MSG">fft_stage.sv(132)</a><!@TM:1771972171> | Removing sequential instance imag_out[18] (in view: work.fft_stage_3s_4s_8s_3s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/gel8580/CE387/HW/HW7/imp/sv/fft_stage.sv:132:4:132:13:@N:BN362:@XP_MSG">fft_stage.sv(132)</a><!@TM:1771972171> | Removing sequential instance imag_out[19] (in view: work.fft_stage_3s_4s_8s_3s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/gel8580/CE387/HW/HW7/imp/sv/fft_stage.sv:132:4:132:13:@N:BN362:@XP_MSG">fft_stage.sv(132)</a><!@TM:1771972171> | Removing sequential instance imag_out[20] (in view: work.fft_stage_3s_4s_8s_3s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/gel8580/CE387/HW/HW7/imp/sv/fft_stage.sv:132:4:132:13:@N:BN362:@XP_MSG">fft_stage.sv(132)</a><!@TM:1771972171> | Removing sequential instance imag_out[21] (in view: work.fft_stage_3s_4s_8s_3s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/gel8580/CE387/HW/HW7/imp/sv/fft_stage.sv:132:4:132:13:@N:BN362:@XP_MSG">fft_stage.sv(132)</a><!@TM:1771972171> | Removing sequential instance imag_out[22] (in view: work.fft_stage_3s_4s_8s_3s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/gel8580/CE387/HW/HW7/imp/sv/fft_stage.sv:132:4:132:13:@N:BN362:@XP_MSG">fft_stage.sv(132)</a><!@TM:1771972171> | Removing sequential instance imag_out[23] (in view: work.fft_stage_3s_4s_8s_3s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/gel8580/CE387/HW/HW7/imp/sv/fft_stage.sv:132:4:132:13:@N:BN362:@XP_MSG">fft_stage.sv(132)</a><!@TM:1771972171> | Removing sequential instance imag_out[24] (in view: work.fft_stage_3s_4s_8s_3s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/gel8580/CE387/HW/HW7/imp/sv/fft_stage.sv:132:4:132:13:@N:BN362:@XP_MSG">fft_stage.sv(132)</a><!@TM:1771972171> | Removing sequential instance imag_out[25] (in view: work.fft_stage_3s_4s_8s_3s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/gel8580/CE387/HW/HW7/imp/sv/fft_stage.sv:132:4:132:13:@N:BN362:@XP_MSG">fft_stage.sv(132)</a><!@TM:1771972171> | Removing sequential instance imag_out[26] (in view: work.fft_stage_3s_4s_8s_3s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/gel8580/CE387/HW/HW7/imp/sv/fft_stage.sv:132:4:132:13:@N:BN362:@XP_MSG">fft_stage.sv(132)</a><!@TM:1771972171> | Removing sequential instance imag_out[27] (in view: work.fft_stage_3s_4s_8s_3s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/gel8580/CE387/HW/HW7/imp/sv/fft_stage.sv:132:4:132:13:@N:BN362:@XP_MSG">fft_stage.sv(132)</a><!@TM:1771972171> | Removing sequential instance imag_out[28] (in view: work.fft_stage_3s_4s_8s_3s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/gel8580/CE387/HW/HW7/imp/sv/fft_stage.sv:132:4:132:13:@N:BN362:@XP_MSG">fft_stage.sv(132)</a><!@TM:1771972171> | Removing sequential instance imag_out[29] (in view: work.fft_stage_3s_4s_8s_3s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/gel8580/CE387/HW/HW7/imp/sv/fft_stage.sv:132:4:132:13:@N:BN362:@XP_MSG">fft_stage.sv(132)</a><!@TM:1771972171> | Removing sequential instance imag_out[30] (in view: work.fft_stage_3s_4s_8s_3s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/gel8580/CE387/HW/HW7/imp/sv/fft_stage.sv:132:4:132:13:@N:BN362:@XP_MSG">fft_stage.sv(132)</a><!@TM:1771972171> | Removing sequential instance imag_out[31] (in view: work.fft_stage_3s_4s_8s_3s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/gel8580/CE387/HW/HW7/imp/sv/fft_stage.sv:72:4:72:13:@N:BN362:@XP_MSG">fft_stage.sv(72)</a><!@TM:1771972171> | Removing sequential instance sub_fifo_imag_7_[16] (in view: work.fft_stage_3s_4s_8s_3s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/gel8580/CE387/HW/HW7/imp/sv/fft_stage.sv:72:4:72:13:@N:BN362:@XP_MSG">fft_stage.sv(72)</a><!@TM:1771972171> | Removing sequential instance sub_fifo_imag_7_[17] (in view: work.fft_stage_3s_4s_8s_3s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/gel8580/CE387/HW/HW7/imp/sv/fft_stage.sv:72:4:72:13:@N:BN362:@XP_MSG">fft_stage.sv(72)</a><!@TM:1771972171> | Removing sequential instance sub_fifo_imag_7_[18] (in view: work.fft_stage_3s_4s_8s_3s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/gel8580/CE387/HW/HW7/imp/sv/fft_stage.sv:72:4:72:13:@N:BN362:@XP_MSG">fft_stage.sv(72)</a><!@TM:1771972171> | Removing sequential instance sub_fifo_imag_7_[19] (in view: work.fft_stage_3s_4s_8s_3s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/gel8580/CE387/HW/HW7/imp/sv/fft_stage.sv:72:4:72:13:@N:BN362:@XP_MSG">fft_stage.sv(72)</a><!@TM:1771972171> | Removing sequential instance sub_fifo_imag_7_[20] (in view: work.fft_stage_3s_4s_8s_3s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/gel8580/CE387/HW/HW7/imp/sv/fft_stage.sv:72:4:72:13:@N:BN362:@XP_MSG">fft_stage.sv(72)</a><!@TM:1771972171> | Removing sequential instance sub_fifo_imag_7_[21] (in view: work.fft_stage_3s_4s_8s_3s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/gel8580/CE387/HW/HW7/imp/sv/fft_stage.sv:72:4:72:13:@N:BN362:@XP_MSG">fft_stage.sv(72)</a><!@TM:1771972171> | Removing sequential instance sub_fifo_imag_7_[22] (in view: work.fft_stage_3s_4s_8s_3s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/gel8580/CE387/HW/HW7/imp/sv/fft_stage.sv:72:4:72:13:@N:BN362:@XP_MSG">fft_stage.sv(72)</a><!@TM:1771972171> | Removing sequential instance sub_fifo_imag_7_[23] (in view: work.fft_stage_3s_4s_8s_3s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/gel8580/CE387/HW/HW7/imp/sv/fft_stage.sv:72:4:72:13:@N:BN362:@XP_MSG">fft_stage.sv(72)</a><!@TM:1771972171> | Removing sequential instance sub_fifo_imag_7_[24] (in view: work.fft_stage_3s_4s_8s_3s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/gel8580/CE387/HW/HW7/imp/sv/fft_stage.sv:72:4:72:13:@N:BN362:@XP_MSG">fft_stage.sv(72)</a><!@TM:1771972171> | Removing sequential instance sub_fifo_imag_7_[25] (in view: work.fft_stage_3s_4s_8s_3s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/gel8580/CE387/HW/HW7/imp/sv/fft_stage.sv:72:4:72:13:@N:BN362:@XP_MSG">fft_stage.sv(72)</a><!@TM:1771972171> | Removing sequential instance sub_fifo_imag_7_[26] (in view: work.fft_stage_3s_4s_8s_3s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/gel8580/CE387/HW/HW7/imp/sv/fft_stage.sv:72:4:72:13:@N:BN362:@XP_MSG">fft_stage.sv(72)</a><!@TM:1771972171> | Removing sequential instance sub_fifo_imag_7_[27] (in view: work.fft_stage_3s_4s_8s_3s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/gel8580/CE387/HW/HW7/imp/sv/fft_stage.sv:72:4:72:13:@N:BN362:@XP_MSG">fft_stage.sv(72)</a><!@TM:1771972171> | Removing sequential instance sub_fifo_imag_7_[28] (in view: work.fft_stage_3s_4s_8s_3s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/gel8580/CE387/HW/HW7/imp/sv/fft_stage.sv:72:4:72:13:@N:BN362:@XP_MSG">fft_stage.sv(72)</a><!@TM:1771972171> | Removing sequential instance sub_fifo_imag_7_[29] (in view: work.fft_stage_3s_4s_8s_3s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/gel8580/CE387/HW/HW7/imp/sv/fft_stage.sv:72:4:72:13:@N:BN362:@XP_MSG">fft_stage.sv(72)</a><!@TM:1771972171> | Removing sequential instance sub_fifo_imag_7_[30] (in view: work.fft_stage_3s_4s_8s_3s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/gel8580/CE387/HW/HW7/imp/sv/fft_stage.sv:72:4:72:13:@N:BN362:@XP_MSG">fft_stage.sv(72)</a><!@TM:1771972171> | Removing sequential instance sub_fifo_imag_7_[31] (in view: work.fft_stage_3s_4s_8s_3s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/gel8580/CE387/HW/HW7/imp/sv/fft_stage.sv:72:4:72:13:@N:BN362:@XP_MSG">fft_stage.sv(72)</a><!@TM:1771972171> | Removing sequential instance sub_fifo_real_7_[16] (in view: work.fft_stage_3s_4s_8s_3s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/gel8580/CE387/HW/HW7/imp/sv/fft_stage.sv:72:4:72:13:@N:BN362:@XP_MSG">fft_stage.sv(72)</a><!@TM:1771972171> | Removing sequential instance sub_fifo_real_7_[17] (in view: work.fft_stage_3s_4s_8s_3s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/gel8580/CE387/HW/HW7/imp/sv/fft_stage.sv:72:4:72:13:@N:BN362:@XP_MSG">fft_stage.sv(72)</a><!@TM:1771972171> | Removing sequential instance sub_fifo_real_7_[18] (in view: work.fft_stage_3s_4s_8s_3s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/gel8580/CE387/HW/HW7/imp/sv/fft_stage.sv:72:4:72:13:@N:BN362:@XP_MSG">fft_stage.sv(72)</a><!@TM:1771972171> | Removing sequential instance sub_fifo_real_7_[19] (in view: work.fft_stage_3s_4s_8s_3s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/gel8580/CE387/HW/HW7/imp/sv/fft_stage.sv:72:4:72:13:@N:BN362:@XP_MSG">fft_stage.sv(72)</a><!@TM:1771972171> | Removing sequential instance sub_fifo_real_7_[20] (in view: work.fft_stage_3s_4s_8s_3s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/gel8580/CE387/HW/HW7/imp/sv/fft_stage.sv:72:4:72:13:@N:BN362:@XP_MSG">fft_stage.sv(72)</a><!@TM:1771972171> | Removing sequential instance sub_fifo_real_7_[21] (in view: work.fft_stage_3s_4s_8s_3s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/gel8580/CE387/HW/HW7/imp/sv/fft_stage.sv:72:4:72:13:@N:BN362:@XP_MSG">fft_stage.sv(72)</a><!@TM:1771972171> | Removing sequential instance sub_fifo_real_7_[22] (in view: work.fft_stage_3s_4s_8s_3s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/gel8580/CE387/HW/HW7/imp/sv/fft_stage.sv:72:4:72:13:@N:BN362:@XP_MSG">fft_stage.sv(72)</a><!@TM:1771972171> | Removing sequential instance sub_fifo_real_7_[23] (in view: work.fft_stage_3s_4s_8s_3s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/gel8580/CE387/HW/HW7/imp/sv/fft_stage.sv:72:4:72:13:@N:BN362:@XP_MSG">fft_stage.sv(72)</a><!@TM:1771972171> | Removing sequential instance sub_fifo_real_7_[24] (in view: work.fft_stage_3s_4s_8s_3s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/gel8580/CE387/HW/HW7/imp/sv/fft_stage.sv:72:4:72:13:@N:BN362:@XP_MSG">fft_stage.sv(72)</a><!@TM:1771972171> | Removing sequential instance sub_fifo_real_7_[25] (in view: work.fft_stage_3s_4s_8s_3s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/gel8580/CE387/HW/HW7/imp/sv/fft_stage.sv:72:4:72:13:@N:BN362:@XP_MSG">fft_stage.sv(72)</a><!@TM:1771972171> | Removing sequential instance sub_fifo_real_7_[26] (in view: work.fft_stage_3s_4s_8s_3s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/gel8580/CE387/HW/HW7/imp/sv/fft_stage.sv:72:4:72:13:@N:BN362:@XP_MSG">fft_stage.sv(72)</a><!@TM:1771972171> | Removing sequential instance sub_fifo_real_7_[27] (in view: work.fft_stage_3s_4s_8s_3s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/gel8580/CE387/HW/HW7/imp/sv/fft_stage.sv:72:4:72:13:@N:BN362:@XP_MSG">fft_stage.sv(72)</a><!@TM:1771972171> | Removing sequential instance sub_fifo_real_7_[28] (in view: work.fft_stage_3s_4s_8s_3s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/gel8580/CE387/HW/HW7/imp/sv/fft_stage.sv:72:4:72:13:@N:BN362:@XP_MSG">fft_stage.sv(72)</a><!@TM:1771972171> | Removing sequential instance sub_fifo_real_7_[29] (in view: work.fft_stage_3s_4s_8s_3s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/gel8580/CE387/HW/HW7/imp/sv/fft_stage.sv:72:4:72:13:@N:BN362:@XP_MSG">fft_stage.sv(72)</a><!@TM:1771972171> | Removing sequential instance sub_fifo_real_7_[30] (in view: work.fft_stage_3s_4s_8s_3s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/gel8580/CE387/HW/HW7/imp/sv/fft_stage.sv:72:4:72:13:@N:BN362:@XP_MSG">fft_stage.sv(72)</a><!@TM:1771972171> | Removing sequential instance sub_fifo_real_7_[31] (in view: work.fft_stage_3s_4s_8s_3s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/gel8580/CE387/HW/HW7/imp/sv/fft_stage.sv:72:4:72:13:@N:BN362:@XP_MSG">fft_stage.sv(72)</a><!@TM:1771972171> | Removing sequential instance sub_fifo_imag_6_[16] (in view: work.fft_stage_3s_4s_8s_3s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/gel8580/CE387/HW/HW7/imp/sv/fft_stage.sv:72:4:72:13:@N:BN362:@XP_MSG">fft_stage.sv(72)</a><!@TM:1771972171> | Removing sequential instance sub_fifo_imag_6_[17] (in view: work.fft_stage_3s_4s_8s_3s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/gel8580/CE387/HW/HW7/imp/sv/fft_stage.sv:72:4:72:13:@N:BN362:@XP_MSG">fft_stage.sv(72)</a><!@TM:1771972171> | Removing sequential instance sub_fifo_imag_6_[18] (in view: work.fft_stage_3s_4s_8s_3s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/gel8580/CE387/HW/HW7/imp/sv/fft_stage.sv:72:4:72:13:@N:BN362:@XP_MSG">fft_stage.sv(72)</a><!@TM:1771972171> | Removing sequential instance sub_fifo_imag_6_[19] (in view: work.fft_stage_3s_4s_8s_3s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/gel8580/CE387/HW/HW7/imp/sv/fft_stage.sv:72:4:72:13:@N:BN362:@XP_MSG">fft_stage.sv(72)</a><!@TM:1771972171> | Removing sequential instance sub_fifo_imag_6_[20] (in view: work.fft_stage_3s_4s_8s_3s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/gel8580/CE387/HW/HW7/imp/sv/fft_stage.sv:72:4:72:13:@N:BN362:@XP_MSG">fft_stage.sv(72)</a><!@TM:1771972171> | Removing sequential instance sub_fifo_imag_6_[21] (in view: work.fft_stage_3s_4s_8s_3s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/gel8580/CE387/HW/HW7/imp/sv/fft_stage.sv:72:4:72:13:@N:BN362:@XP_MSG">fft_stage.sv(72)</a><!@TM:1771972171> | Removing sequential instance sub_fifo_imag_6_[22] (in view: work.fft_stage_3s_4s_8s_3s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/gel8580/CE387/HW/HW7/imp/sv/fft_stage.sv:72:4:72:13:@N:BN362:@XP_MSG">fft_stage.sv(72)</a><!@TM:1771972171> | Removing sequential instance sub_fifo_imag_6_[23] (in view: work.fft_stage_3s_4s_8s_3s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/gel8580/CE387/HW/HW7/imp/sv/fft_stage.sv:72:4:72:13:@N:BN362:@XP_MSG">fft_stage.sv(72)</a><!@TM:1771972171> | Removing sequential instance sub_fifo_imag_6_[24] (in view: work.fft_stage_3s_4s_8s_3s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/gel8580/CE387/HW/HW7/imp/sv/fft_stage.sv:72:4:72:13:@N:BN362:@XP_MSG">fft_stage.sv(72)</a><!@TM:1771972171> | Removing sequential instance sub_fifo_imag_6_[25] (in view: work.fft_stage_3s_4s_8s_3s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/gel8580/CE387/HW/HW7/imp/sv/fft_stage.sv:72:4:72:13:@N:BN362:@XP_MSG">fft_stage.sv(72)</a><!@TM:1771972171> | Removing sequential instance sub_fifo_imag_6_[26] (in view: work.fft_stage_3s_4s_8s_3s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/gel8580/CE387/HW/HW7/imp/sv/fft_stage.sv:72:4:72:13:@N:BN362:@XP_MSG">fft_stage.sv(72)</a><!@TM:1771972171> | Removing sequential instance sub_fifo_imag_6_[27] (in view: work.fft_stage_3s_4s_8s_3s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/gel8580/CE387/HW/HW7/imp/sv/fft_stage.sv:72:4:72:13:@N:BN362:@XP_MSG">fft_stage.sv(72)</a><!@TM:1771972171> | Removing sequential instance sub_fifo_imag_6_[28] (in view: work.fft_stage_3s_4s_8s_3s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/gel8580/CE387/HW/HW7/imp/sv/fft_stage.sv:72:4:72:13:@N:BN362:@XP_MSG">fft_stage.sv(72)</a><!@TM:1771972171> | Removing sequential instance sub_fifo_imag_6_[29] (in view: work.fft_stage_3s_4s_8s_3s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/gel8580/CE387/HW/HW7/imp/sv/fft_stage.sv:72:4:72:13:@N:BN362:@XP_MSG">fft_stage.sv(72)</a><!@TM:1771972171> | Removing sequential instance sub_fifo_imag_6_[30] (in view: work.fft_stage_3s_4s_8s_3s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/gel8580/CE387/HW/HW7/imp/sv/fft_stage.sv:72:4:72:13:@N:BN362:@XP_MSG">fft_stage.sv(72)</a><!@TM:1771972171> | Removing sequential instance sub_fifo_imag_6_[31] (in view: work.fft_stage_3s_4s_8s_3s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/gel8580/CE387/HW/HW7/imp/sv/fft_stage.sv:72:4:72:13:@N:BN362:@XP_MSG">fft_stage.sv(72)</a><!@TM:1771972171> | Removing sequential instance sub_fifo_real_6_[16] (in view: work.fft_stage_3s_4s_8s_3s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/gel8580/CE387/HW/HW7/imp/sv/fft_stage.sv:72:4:72:13:@N:BN362:@XP_MSG">fft_stage.sv(72)</a><!@TM:1771972171> | Removing sequential instance sub_fifo_real_6_[17] (in view: work.fft_stage_3s_4s_8s_3s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/gel8580/CE387/HW/HW7/imp/sv/fft_stage.sv:72:4:72:13:@N:BN362:@XP_MSG">fft_stage.sv(72)</a><!@TM:1771972171> | Removing sequential instance sub_fifo_real_6_[18] (in view: work.fft_stage_3s_4s_8s_3s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/gel8580/CE387/HW/HW7/imp/sv/fft_stage.sv:72:4:72:13:@N:BN362:@XP_MSG">fft_stage.sv(72)</a><!@TM:1771972171> | Removing sequential instance sub_fifo_real_6_[19] (in view: work.fft_stage_3s_4s_8s_3s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/gel8580/CE387/HW/HW7/imp/sv/fft_stage.sv:72:4:72:13:@N:BN362:@XP_MSG">fft_stage.sv(72)</a><!@TM:1771972171> | Removing sequential instance sub_fifo_real_6_[20] (in view: work.fft_stage_3s_4s_8s_3s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/gel8580/CE387/HW/HW7/imp/sv/fft_stage.sv:72:4:72:13:@N:BN362:@XP_MSG">fft_stage.sv(72)</a><!@TM:1771972171> | Removing sequential instance sub_fifo_real_6_[21] (in view: work.fft_stage_3s_4s_8s_3s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/gel8580/CE387/HW/HW7/imp/sv/fft_stage.sv:72:4:72:13:@N:BN362:@XP_MSG">fft_stage.sv(72)</a><!@TM:1771972171> | Removing sequential instance sub_fifo_real_6_[22] (in view: work.fft_stage_3s_4s_8s_3s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/gel8580/CE387/HW/HW7/imp/sv/fft_stage.sv:72:4:72:13:@N:BN362:@XP_MSG">fft_stage.sv(72)</a><!@TM:1771972171> | Removing sequential instance sub_fifo_real_6_[23] (in view: work.fft_stage_3s_4s_8s_3s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/gel8580/CE387/HW/HW7/imp/sv/fft_stage.sv:72:4:72:13:@N:BN362:@XP_MSG">fft_stage.sv(72)</a><!@TM:1771972171> | Removing sequential instance sub_fifo_real_6_[24] (in view: work.fft_stage_3s_4s_8s_3s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/gel8580/CE387/HW/HW7/imp/sv/fft_stage.sv:72:4:72:13:@N:BN362:@XP_MSG">fft_stage.sv(72)</a><!@TM:1771972171> | Removing sequential instance sub_fifo_real_6_[25] (in view: work.fft_stage_3s_4s_8s_3s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/gel8580/CE387/HW/HW7/imp/sv/fft_stage.sv:72:4:72:13:@N:BN362:@XP_MSG">fft_stage.sv(72)</a><!@TM:1771972171> | Removing sequential instance sub_fifo_real_6_[26] (in view: work.fft_stage_3s_4s_8s_3s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/gel8580/CE387/HW/HW7/imp/sv/fft_stage.sv:72:4:72:13:@N:BN362:@XP_MSG">fft_stage.sv(72)</a><!@TM:1771972171> | Removing sequential instance sub_fifo_real_6_[27] (in view: work.fft_stage_3s_4s_8s_3s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/gel8580/CE387/HW/HW7/imp/sv/fft_stage.sv:72:4:72:13:@N:BN362:@XP_MSG">fft_stage.sv(72)</a><!@TM:1771972171> | Removing sequential instance sub_fifo_real_6_[28] (in view: work.fft_stage_3s_4s_8s_3s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/gel8580/CE387/HW/HW7/imp/sv/fft_stage.sv:72:4:72:13:@N:BN362:@XP_MSG">fft_stage.sv(72)</a><!@TM:1771972171> | Removing sequential instance sub_fifo_real_6_[29] (in view: work.fft_stage_3s_4s_8s_3s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/gel8580/CE387/HW/HW7/imp/sv/fft_stage.sv:72:4:72:13:@N:BN362:@XP_MSG">fft_stage.sv(72)</a><!@TM:1771972171> | Removing sequential instance sub_fifo_real_6_[30] (in view: work.fft_stage_3s_4s_8s_3s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/gel8580/CE387/HW/HW7/imp/sv/fft_stage.sv:72:4:72:13:@N:BN362:@XP_MSG">fft_stage.sv(72)</a><!@TM:1771972171> | Removing sequential instance sub_fifo_real_6_[31] (in view: work.fft_stage_3s_4s_8s_3s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/gel8580/CE387/HW/HW7/imp/sv/fft_stage.sv:72:4:72:13:@N:BN362:@XP_MSG">fft_stage.sv(72)</a><!@TM:1771972171> | Removing sequential instance sub_fifo_imag_5_[16] (in view: work.fft_stage_3s_4s_8s_3s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/gel8580/CE387/HW/HW7/imp/sv/fft_stage.sv:72:4:72:13:@N:BN362:@XP_MSG">fft_stage.sv(72)</a><!@TM:1771972171> | Removing sequential instance sub_fifo_imag_5_[17] (in view: work.fft_stage_3s_4s_8s_3s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/gel8580/CE387/HW/HW7/imp/sv/fft_stage.sv:72:4:72:13:@N:BN362:@XP_MSG">fft_stage.sv(72)</a><!@TM:1771972171> | Removing sequential instance sub_fifo_imag_5_[18] (in view: work.fft_stage_3s_4s_8s_3s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/gel8580/CE387/HW/HW7/imp/sv/fft_stage.sv:72:4:72:13:@N:BN362:@XP_MSG">fft_stage.sv(72)</a><!@TM:1771972171> | Removing sequential instance sub_fifo_imag_5_[19] (in view: work.fft_stage_3s_4s_8s_3s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.

Only the first 100 messages of id 'BN362' are reported. To see all messages use 'report_messages -log /home/gel8580/CE387/HW/HW7/imp/syn/rev_1/synlog/fft_fpga_mapper.srr -id BN362' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {BN362} -count unlimited' in the Tcl shell.
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/gel8580/CE387/HW/HW7/imp/sv/complex_mult.sv:51:4:51:13:@W:BN132:@XP_MSG">complex_mult.sv(51)</a><!@TM:1771972171> | Removing sequential instance gen_stages[0].stage_inst.mult_inst.a_real_q[31] because it is equivalent to instance gen_stages[0].stage_inst.mult_inst.a_real_q[30]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/gel8580/CE387/HW/HW7/imp/sv/complex_mult.sv:51:4:51:13:@W:BN132:@XP_MSG">complex_mult.sv(51)</a><!@TM:1771972171> | Removing sequential instance gen_stages[0].stage_inst.mult_inst.a_real_q[30] because it is equivalent to instance gen_stages[0].stage_inst.mult_inst.a_real_q[29]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/gel8580/CE387/HW/HW7/imp/sv/complex_mult.sv:51:4:51:13:@W:BN132:@XP_MSG">complex_mult.sv(51)</a><!@TM:1771972171> | Removing sequential instance gen_stages[0].stage_inst.mult_inst.a_real_q[29] because it is equivalent to instance gen_stages[0].stage_inst.mult_inst.a_real_q[28]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/gel8580/CE387/HW/HW7/imp/sv/complex_mult.sv:51:4:51:13:@W:BN132:@XP_MSG">complex_mult.sv(51)</a><!@TM:1771972171> | Removing sequential instance gen_stages[0].stage_inst.mult_inst.a_real_q[28] because it is equivalent to instance gen_stages[0].stage_inst.mult_inst.a_real_q[27]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/gel8580/CE387/HW/HW7/imp/sv/complex_mult.sv:51:4:51:13:@W:BN132:@XP_MSG">complex_mult.sv(51)</a><!@TM:1771972171> | Removing sequential instance gen_stages[0].stage_inst.mult_inst.a_real_q[27] because it is equivalent to instance gen_stages[0].stage_inst.mult_inst.a_real_q[26]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/gel8580/CE387/HW/HW7/imp/sv/complex_mult.sv:51:4:51:13:@W:BN132:@XP_MSG">complex_mult.sv(51)</a><!@TM:1771972171> | Removing sequential instance gen_stages[0].stage_inst.mult_inst.a_real_q[26] because it is equivalent to instance gen_stages[0].stage_inst.mult_inst.a_real_q[25]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/gel8580/CE387/HW/HW7/imp/sv/complex_mult.sv:51:4:51:13:@W:BN132:@XP_MSG">complex_mult.sv(51)</a><!@TM:1771972171> | Removing sequential instance gen_stages[0].stage_inst.mult_inst.a_real_q[25] because it is equivalent to instance gen_stages[0].stage_inst.mult_inst.a_real_q[24]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/gel8580/CE387/HW/HW7/imp/sv/complex_mult.sv:51:4:51:13:@W:BN132:@XP_MSG">complex_mult.sv(51)</a><!@TM:1771972171> | Removing sequential instance gen_stages[0].stage_inst.mult_inst.a_real_q[24] because it is equivalent to instance gen_stages[0].stage_inst.mult_inst.a_real_q[23]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/gel8580/CE387/HW/HW7/imp/sv/complex_mult.sv:51:4:51:13:@W:BN132:@XP_MSG">complex_mult.sv(51)</a><!@TM:1771972171> | Removing sequential instance gen_stages[0].stage_inst.mult_inst.a_real_q[23] because it is equivalent to instance gen_stages[0].stage_inst.mult_inst.a_real_q[22]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/gel8580/CE387/HW/HW7/imp/sv/complex_mult.sv:51:4:51:13:@W:BN132:@XP_MSG">complex_mult.sv(51)</a><!@TM:1771972171> | Removing sequential instance gen_stages[0].stage_inst.mult_inst.a_real_q[22] because it is equivalent to instance gen_stages[0].stage_inst.mult_inst.a_real_q[21]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/gel8580/CE387/HW/HW7/imp/sv/complex_mult.sv:51:4:51:13:@W:BN132:@XP_MSG">complex_mult.sv(51)</a><!@TM:1771972171> | Removing sequential instance gen_stages[0].stage_inst.mult_inst.a_real_q[21] because it is equivalent to instance gen_stages[0].stage_inst.mult_inst.a_real_q[20]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/gel8580/CE387/HW/HW7/imp/sv/complex_mult.sv:51:4:51:13:@W:BN132:@XP_MSG">complex_mult.sv(51)</a><!@TM:1771972171> | Removing sequential instance gen_stages[0].stage_inst.mult_inst.a_real_q[20] because it is equivalent to instance gen_stages[0].stage_inst.mult_inst.a_real_q[19]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/gel8580/CE387/HW/HW7/imp/sv/complex_mult.sv:51:4:51:13:@W:BN132:@XP_MSG">complex_mult.sv(51)</a><!@TM:1771972171> | Removing sequential instance gen_stages[0].stage_inst.mult_inst.a_real_q[19] because it is equivalent to instance gen_stages[0].stage_inst.mult_inst.a_real_q[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/gel8580/CE387/HW/HW7/imp/sv/complex_mult.sv:51:4:51:13:@W:BN132:@XP_MSG">complex_mult.sv(51)</a><!@TM:1771972171> | Removing sequential instance gen_stages[0].stage_inst.mult_inst.a_real_q[18] because it is equivalent to instance gen_stages[0].stage_inst.mult_inst.a_real_q[17]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/gel8580/CE387/HW/HW7/imp/sv/complex_mult.sv:51:4:51:13:@W:BN132:@XP_MSG">complex_mult.sv(51)</a><!@TM:1771972171> | Removing sequential instance gen_stages[0].stage_inst.mult_inst.a_real_q[17] because it is equivalent to instance gen_stages[0].stage_inst.mult_inst.a_real_q[16]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/gel8580/CE387/HW/HW7/imp/sv/complex_mult.sv:51:4:51:13:@W:BN132:@XP_MSG">complex_mult.sv(51)</a><!@TM:1771972171> | Removing sequential instance gen_stages[0].stage_inst.mult_inst.a_real_q[16] because it is equivalent to instance gen_stages[0].stage_inst.mult_inst.a_real_q[15]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/gel8580/CE387/HW/HW7/imp/sv/complex_mult.sv:51:4:51:13:@W:BN132:@XP_MSG">complex_mult.sv(51)</a><!@TM:1771972171> | Removing sequential instance gen_stages[0].stage_inst.mult_inst.a_imag_q[31] because it is equivalent to instance gen_stages[0].stage_inst.mult_inst.a_imag_q[30]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/gel8580/CE387/HW/HW7/imp/sv/complex_mult.sv:51:4:51:13:@W:BN132:@XP_MSG">complex_mult.sv(51)</a><!@TM:1771972171> | Removing sequential instance gen_stages[0].stage_inst.mult_inst.a_imag_q[30] because it is equivalent to instance gen_stages[0].stage_inst.mult_inst.a_imag_q[29]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/gel8580/CE387/HW/HW7/imp/sv/complex_mult.sv:51:4:51:13:@W:BN132:@XP_MSG">complex_mult.sv(51)</a><!@TM:1771972171> | Removing sequential instance gen_stages[0].stage_inst.mult_inst.a_imag_q[29] because it is equivalent to instance gen_stages[0].stage_inst.mult_inst.a_imag_q[28]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/gel8580/CE387/HW/HW7/imp/sv/complex_mult.sv:51:4:51:13:@W:BN132:@XP_MSG">complex_mult.sv(51)</a><!@TM:1771972171> | Removing sequential instance gen_stages[0].stage_inst.mult_inst.a_imag_q[28] because it is equivalent to instance gen_stages[0].stage_inst.mult_inst.a_imag_q[27]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/gel8580/CE387/HW/HW7/imp/sv/complex_mult.sv:51:4:51:13:@W:BN132:@XP_MSG">complex_mult.sv(51)</a><!@TM:1771972171> | Removing sequential instance gen_stages[0].stage_inst.mult_inst.a_imag_q[27] because it is equivalent to instance gen_stages[0].stage_inst.mult_inst.a_imag_q[26]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/gel8580/CE387/HW/HW7/imp/sv/complex_mult.sv:51:4:51:13:@W:BN132:@XP_MSG">complex_mult.sv(51)</a><!@TM:1771972171> | Removing sequential instance gen_stages[0].stage_inst.mult_inst.a_imag_q[26] because it is equivalent to instance gen_stages[0].stage_inst.mult_inst.a_imag_q[25]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/gel8580/CE387/HW/HW7/imp/sv/complex_mult.sv:51:4:51:13:@W:BN132:@XP_MSG">complex_mult.sv(51)</a><!@TM:1771972171> | Removing sequential instance gen_stages[0].stage_inst.mult_inst.a_imag_q[25] because it is equivalent to instance gen_stages[0].stage_inst.mult_inst.a_imag_q[24]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/gel8580/CE387/HW/HW7/imp/sv/complex_mult.sv:51:4:51:13:@W:BN132:@XP_MSG">complex_mult.sv(51)</a><!@TM:1771972171> | Removing sequential instance gen_stages[0].stage_inst.mult_inst.a_imag_q[24] because it is equivalent to instance gen_stages[0].stage_inst.mult_inst.a_imag_q[23]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/gel8580/CE387/HW/HW7/imp/sv/complex_mult.sv:51:4:51:13:@W:BN132:@XP_MSG">complex_mult.sv(51)</a><!@TM:1771972171> | Removing sequential instance gen_stages[0].stage_inst.mult_inst.a_imag_q[23] because it is equivalent to instance gen_stages[0].stage_inst.mult_inst.a_imag_q[22]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/gel8580/CE387/HW/HW7/imp/sv/complex_mult.sv:51:4:51:13:@W:BN132:@XP_MSG">complex_mult.sv(51)</a><!@TM:1771972171> | Removing sequential instance gen_stages[0].stage_inst.mult_inst.a_imag_q[22] because it is equivalent to instance gen_stages[0].stage_inst.mult_inst.a_imag_q[21]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/gel8580/CE387/HW/HW7/imp/sv/complex_mult.sv:51:4:51:13:@W:BN132:@XP_MSG">complex_mult.sv(51)</a><!@TM:1771972171> | Removing sequential instance gen_stages[0].stage_inst.mult_inst.a_imag_q[21] because it is equivalent to instance gen_stages[0].stage_inst.mult_inst.a_imag_q[20]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/gel8580/CE387/HW/HW7/imp/sv/complex_mult.sv:51:4:51:13:@W:BN132:@XP_MSG">complex_mult.sv(51)</a><!@TM:1771972171> | Removing sequential instance gen_stages[0].stage_inst.mult_inst.a_imag_q[20] because it is equivalent to instance gen_stages[0].stage_inst.mult_inst.a_imag_q[19]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/gel8580/CE387/HW/HW7/imp/sv/complex_mult.sv:51:4:51:13:@W:BN132:@XP_MSG">complex_mult.sv(51)</a><!@TM:1771972171> | Removing sequential instance gen_stages[0].stage_inst.mult_inst.a_imag_q[19] because it is equivalent to instance gen_stages[0].stage_inst.mult_inst.a_imag_q[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/gel8580/CE387/HW/HW7/imp/sv/complex_mult.sv:51:4:51:13:@W:BN132:@XP_MSG">complex_mult.sv(51)</a><!@TM:1771972171> | Removing sequential instance gen_stages[0].stage_inst.mult_inst.a_imag_q[18] because it is equivalent to instance gen_stages[0].stage_inst.mult_inst.a_imag_q[17]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/gel8580/CE387/HW/HW7/imp/sv/complex_mult.sv:51:4:51:13:@W:BN132:@XP_MSG">complex_mult.sv(51)</a><!@TM:1771972171> | Removing sequential instance gen_stages[0].stage_inst.mult_inst.a_imag_q[17] because it is equivalent to instance gen_stages[0].stage_inst.mult_inst.a_imag_q[16]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/gel8580/CE387/HW/HW7/imp/sv/complex_mult.sv:51:4:51:13:@W:BN132:@XP_MSG">complex_mult.sv(51)</a><!@TM:1771972171> | Removing sequential instance gen_stages[0].stage_inst.mult_inst.a_imag_q[16] because it is equivalent to instance gen_stages[0].stage_inst.mult_inst.a_imag_q[15]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>

Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 132MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 131MB peak: 132MB)

@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/gel8580/CE387/HW/HW7/imp/sv/fifo.sv:51:4:51:13:@A:BN291:@XP_MSG">fifo.sv(51)</a><!@TM:1771972171> | Boundary register fifo_out_imag.dout[0] (in view: work.fft_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/gel8580/CE387/HW/HW7/imp/sv/fifo.sv:51:4:51:13:@A:BN291:@XP_MSG">fifo.sv(51)</a><!@TM:1771972171> | Boundary register fifo_out_imag.dout[1] (in view: work.fft_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/gel8580/CE387/HW/HW7/imp/sv/fifo.sv:51:4:51:13:@A:BN291:@XP_MSG">fifo.sv(51)</a><!@TM:1771972171> | Boundary register fifo_out_imag.dout[2] (in view: work.fft_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/gel8580/CE387/HW/HW7/imp/sv/fifo.sv:51:4:51:13:@A:BN291:@XP_MSG">fifo.sv(51)</a><!@TM:1771972171> | Boundary register fifo_out_imag.dout[3] (in view: work.fft_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/gel8580/CE387/HW/HW7/imp/sv/fifo.sv:51:4:51:13:@A:BN291:@XP_MSG">fifo.sv(51)</a><!@TM:1771972171> | Boundary register fifo_out_imag.dout[4] (in view: work.fft_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/gel8580/CE387/HW/HW7/imp/sv/fifo.sv:51:4:51:13:@A:BN291:@XP_MSG">fifo.sv(51)</a><!@TM:1771972171> | Boundary register fifo_out_imag.dout[5] (in view: work.fft_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/gel8580/CE387/HW/HW7/imp/sv/fifo.sv:51:4:51:13:@A:BN291:@XP_MSG">fifo.sv(51)</a><!@TM:1771972171> | Boundary register fifo_out_imag.dout[6] (in view: work.fft_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/gel8580/CE387/HW/HW7/imp/sv/fifo.sv:51:4:51:13:@A:BN291:@XP_MSG">fifo.sv(51)</a><!@TM:1771972171> | Boundary register fifo_out_imag.dout[7] (in view: work.fft_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/gel8580/CE387/HW/HW7/imp/sv/fifo.sv:51:4:51:13:@A:BN291:@XP_MSG">fifo.sv(51)</a><!@TM:1771972171> | Boundary register fifo_out_imag.dout[8] (in view: work.fft_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/gel8580/CE387/HW/HW7/imp/sv/fifo.sv:51:4:51:13:@A:BN291:@XP_MSG">fifo.sv(51)</a><!@TM:1771972171> | Boundary register fifo_out_imag.dout[9] (in view: work.fft_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/gel8580/CE387/HW/HW7/imp/sv/fifo.sv:51:4:51:13:@A:BN291:@XP_MSG">fifo.sv(51)</a><!@TM:1771972171> | Boundary register fifo_out_imag.dout[10] (in view: work.fft_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/gel8580/CE387/HW/HW7/imp/sv/fifo.sv:51:4:51:13:@A:BN291:@XP_MSG">fifo.sv(51)</a><!@TM:1771972171> | Boundary register fifo_out_imag.dout[11] (in view: work.fft_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/gel8580/CE387/HW/HW7/imp/sv/fifo.sv:51:4:51:13:@A:BN291:@XP_MSG">fifo.sv(51)</a><!@TM:1771972171> | Boundary register fifo_out_imag.dout[12] (in view: work.fft_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/gel8580/CE387/HW/HW7/imp/sv/fifo.sv:51:4:51:13:@A:BN291:@XP_MSG">fifo.sv(51)</a><!@TM:1771972171> | Boundary register fifo_out_imag.dout[13] (in view: work.fft_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/gel8580/CE387/HW/HW7/imp/sv/fifo.sv:51:4:51:13:@A:BN291:@XP_MSG">fifo.sv(51)</a><!@TM:1771972171> | Boundary register fifo_out_imag.dout[14] (in view: work.fft_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/gel8580/CE387/HW/HW7/imp/sv/fifo.sv:51:4:51:13:@A:BN291:@XP_MSG">fifo.sv(51)</a><!@TM:1771972171> | Boundary register fifo_out_imag.dout[15] (in view: work.fft_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/gel8580/CE387/HW/HW7/imp/sv/fifo.sv:51:4:51:13:@A:BN291:@XP_MSG">fifo.sv(51)</a><!@TM:1771972171> | Boundary register dout[0] (in view: work.fifo_16s_32s_6s_1(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/gel8580/CE387/HW/HW7/imp/sv/fifo.sv:51:4:51:13:@A:BN291:@XP_MSG">fifo.sv(51)</a><!@TM:1771972171> | Boundary register dout[1] (in view: work.fifo_16s_32s_6s_1(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/gel8580/CE387/HW/HW7/imp/sv/fifo.sv:51:4:51:13:@A:BN291:@XP_MSG">fifo.sv(51)</a><!@TM:1771972171> | Boundary register dout[2] (in view: work.fifo_16s_32s_6s_1(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/gel8580/CE387/HW/HW7/imp/sv/fifo.sv:51:4:51:13:@A:BN291:@XP_MSG">fifo.sv(51)</a><!@TM:1771972171> | Boundary register dout[3] (in view: work.fifo_16s_32s_6s_1(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/gel8580/CE387/HW/HW7/imp/sv/fifo.sv:51:4:51:13:@A:BN291:@XP_MSG">fifo.sv(51)</a><!@TM:1771972171> | Boundary register dout[4] (in view: work.fifo_16s_32s_6s_1(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/gel8580/CE387/HW/HW7/imp/sv/fifo.sv:51:4:51:13:@A:BN291:@XP_MSG">fifo.sv(51)</a><!@TM:1771972171> | Boundary register dout[5] (in view: work.fifo_16s_32s_6s_1(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/gel8580/CE387/HW/HW7/imp/sv/fifo.sv:51:4:51:13:@A:BN291:@XP_MSG">fifo.sv(51)</a><!@TM:1771972171> | Boundary register dout[6] (in view: work.fifo_16s_32s_6s_1(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/gel8580/CE387/HW/HW7/imp/sv/fifo.sv:51:4:51:13:@A:BN291:@XP_MSG">fifo.sv(51)</a><!@TM:1771972171> | Boundary register dout[7] (in view: work.fifo_16s_32s_6s_1(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/gel8580/CE387/HW/HW7/imp/sv/fifo.sv:51:4:51:13:@A:BN291:@XP_MSG">fifo.sv(51)</a><!@TM:1771972171> | Boundary register dout[8] (in view: work.fifo_16s_32s_6s_1(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/gel8580/CE387/HW/HW7/imp/sv/fifo.sv:51:4:51:13:@A:BN291:@XP_MSG">fifo.sv(51)</a><!@TM:1771972171> | Boundary register dout[9] (in view: work.fifo_16s_32s_6s_1(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/gel8580/CE387/HW/HW7/imp/sv/fifo.sv:51:4:51:13:@A:BN291:@XP_MSG">fifo.sv(51)</a><!@TM:1771972171> | Boundary register dout[10] (in view: work.fifo_16s_32s_6s_1(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/gel8580/CE387/HW/HW7/imp/sv/fifo.sv:51:4:51:13:@A:BN291:@XP_MSG">fifo.sv(51)</a><!@TM:1771972171> | Boundary register dout[11] (in view: work.fifo_16s_32s_6s_1(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/gel8580/CE387/HW/HW7/imp/sv/fifo.sv:51:4:51:13:@A:BN291:@XP_MSG">fifo.sv(51)</a><!@TM:1771972171> | Boundary register dout[12] (in view: work.fifo_16s_32s_6s_1(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/gel8580/CE387/HW/HW7/imp/sv/fifo.sv:51:4:51:13:@A:BN291:@XP_MSG">fifo.sv(51)</a><!@TM:1771972171> | Boundary register dout[13] (in view: work.fifo_16s_32s_6s_1(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/gel8580/CE387/HW/HW7/imp/sv/fifo.sv:51:4:51:13:@A:BN291:@XP_MSG">fifo.sv(51)</a><!@TM:1771972171> | Boundary register dout[14] (in view: work.fifo_16s_32s_6s_1(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/gel8580/CE387/HW/HW7/imp/sv/fifo.sv:51:4:51:13:@A:BN291:@XP_MSG">fifo.sv(51)</a><!@TM:1771972171> | Boundary register dout[15] (in view: work.fifo_16s_32s_6s_1(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="/home/gel8580/CE387/HW/HW7/imp/sv/fifo.sv:36:4:36:13:@W:FX107:@XP_MSG">fifo.sv(36)</a><!@TM:1771972171> | RAM fifo_buf[15:0] (in view: work.fifo_16s_32s_6s_1(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="/home/gel8580/CE387/HW/HW7/imp/sv/fifo.sv:36:4:36:13:@W:FX107:@XP_MSG">fifo.sv(36)</a><!@TM:1771972171> | RAM fifo_buf[15:0] (in view: work.fifo_16s_32s_6s_3(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="/home/gel8580/CE387/HW/HW7/imp/sv/fifo.sv:36:4:36:13:@W:FX107:@XP_MSG">fifo.sv(36)</a><!@TM:1771972171> | RAM fifo_in_imag.fifo_buf[15:0] (in view: work.fft_top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="/home/gel8580/CE387/HW/HW7/imp/sv/fifo.sv:36:4:36:13:@W:FX107:@XP_MSG">fifo.sv(36)</a><!@TM:1771972171> | RAM fifo_out_imag.fifo_buf[15:0] (in view: work.fft_top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/gel8580/CE387/HW/HW7/imp/sv/fifo.sv:51:4:51:13:@A:BN291:@XP_MSG">fifo.sv(51)</a><!@TM:1771972171> | Boundary register dout[15:0] (in view: work.fifo_16s_32s_6s_1(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/gel8580/CE387/HW/HW7/imp/sv/fifo.sv:51:4:51:13:@A:BN291:@XP_MSG">fifo.sv(51)</a><!@TM:1771972171> | Boundary register fifo_out_imag.dout[15:0] (in view: work.fft_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N:<a href="@N:MF794:@XP_HELP">MF794</a> : <!@TM:1771972171> | RAM mem_real_b[31:0] required 34 registers during mapping  
@N:<a href="@N:MF794:@XP_HELP">MF794</a> : <!@TM:1771972171> | RAM mem_real_a[31:0] required 34 registers during mapping  

Starting factoring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 131MB peak: 135MB)

Auto Dissolve of gen_stages\[2\]\.stage_inst (inst of view:work.fft_stage_2s_4s_4s_2s(verilog))
Auto Dissolve of gen_stages\[1\]\.stage_inst (inst of view:work.fft_stage_1s_4s_2s_1s(verilog))
Auto Dissolve of gen_stages\[3\]\.stage_inst (inst of view:work.fft_stage_3s_4s_8s_3s(verilog))

Finished factoring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 140MB peak: 140MB)

<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/gel8580/CE387/HW/HW7/imp/sv/complex_mult.sv:51:4:51:13:@W:BN132:@XP_MSG">complex_mult.sv(51)</a><!@TM:1771972171> | Removing sequential instance gen_stages[2].stage_inst.mult_inst.w_real_q[0] because it is equivalent to instance gen_stages[2].stage_inst.mult_inst.w_imag_q[8]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/gel8580/CE387/HW/HW7/imp/sv/complex_mult.sv:51:4:51:13:@W:BN132:@XP_MSG">complex_mult.sv(51)</a><!@TM:1771972171> | Removing sequential instance gen_stages[2].stage_inst.mult_inst.w_imag_q[8] because it is equivalent to instance gen_stages[2].stage_inst.mult_inst.w_imag_q[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/gel8580/CE387/HW/HW7/imp/sv/complex_mult.sv:51:4:51:13:@W:BN132:@XP_MSG">complex_mult.sv(51)</a><!@TM:1771972171> | Removing sequential instance gen_stages[2].stage_inst.mult_inst.w_imag_q[7] because it is equivalent to instance gen_stages[2].stage_inst.mult_inst.w_imag_q[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/gel8580/CE387/HW/HW7/imp/sv/complex_mult.sv:51:4:51:13:@W:BN132:@XP_MSG">complex_mult.sv(51)</a><!@TM:1771972171> | Removing sequential instance gen_stages[2].stage_inst.mult_inst.w_imag_q[6] because it is equivalent to instance gen_stages[2].stage_inst.mult_inst.w_imag_q[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/gel8580/CE387/HW/HW7/imp/sv/complex_mult.sv:51:4:51:13:@W:BN132:@XP_MSG">complex_mult.sv(51)</a><!@TM:1771972171> | Removing sequential instance gen_stages[2].stage_inst.mult_inst.w_imag_q[5] because it is equivalent to instance gen_stages[2].stage_inst.mult_inst.w_imag_q[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/gel8580/CE387/HW/HW7/imp/sv/complex_mult.sv:51:4:51:13:@W:BN132:@XP_MSG">complex_mult.sv(51)</a><!@TM:1771972171> | Removing sequential instance gen_stages[2].stage_inst.mult_inst.w_imag_q[4] because it is equivalent to instance gen_stages[2].stage_inst.mult_inst.w_imag_q[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/gel8580/CE387/HW/HW7/imp/sv/complex_mult.sv:51:4:51:13:@W:BN132:@XP_MSG">complex_mult.sv(51)</a><!@TM:1771972171> | Removing sequential instance gen_stages[2].stage_inst.mult_inst.w_imag_q[3] because it is equivalent to instance gen_stages[2].stage_inst.mult_inst.w_imag_q[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/gel8580/CE387/HW/HW7/imp/sv/complex_mult.sv:51:4:51:13:@W:BN132:@XP_MSG">complex_mult.sv(51)</a><!@TM:1771972171> | Removing sequential instance gen_stages[2].stage_inst.mult_inst.w_imag_q[2] because it is equivalent to instance gen_stages[2].stage_inst.mult_inst.w_imag_q[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/gel8580/CE387/HW/HW7/imp/sv/complex_mult.sv:51:4:51:13:@W:BN132:@XP_MSG">complex_mult.sv(51)</a><!@TM:1771972171> | Removing sequential instance gen_stages[2].stage_inst.mult_inst.w_imag_q[1] because it is equivalent to instance gen_stages[2].stage_inst.mult_inst.w_imag_q[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/gel8580/CE387/HW/HW7/imp/sv/complex_mult.sv:51:4:51:13:@W:BN132:@XP_MSG">complex_mult.sv(51)</a><!@TM:1771972171> | Removing sequential instance gen_stages[2].stage_inst.mult_inst.w_real_q[15] because it is equivalent to instance gen_stages[2].stage_inst.mult_inst.w_real_q[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/gel8580/CE387/HW/HW7/imp/sv/complex_mult.sv:51:4:51:13:@W:BN132:@XP_MSG">complex_mult.sv(51)</a><!@TM:1771972171> | Removing sequential instance gen_stages[2].stage_inst.mult_inst.w_real_q[9] because it is equivalent to instance gen_stages[2].stage_inst.mult_inst.w_real_q[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/gel8580/CE387/HW/HW7/imp/sv/complex_mult.sv:51:4:51:13:@W:BN132:@XP_MSG">complex_mult.sv(51)</a><!@TM:1771972171> | Removing sequential instance gen_stages[2].stage_inst.mult_inst.w_real_q[7] because it is equivalent to instance gen_stages[2].stage_inst.mult_inst.w_real_q[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/gel8580/CE387/HW/HW7/imp/sv/complex_mult.sv:51:4:51:13:@W:BN132:@XP_MSG">complex_mult.sv(51)</a><!@TM:1771972171> | Removing sequential instance gen_stages[2].stage_inst.mult_inst.w_real_q[5] because it is equivalent to instance gen_stages[2].stage_inst.mult_inst.w_real_q[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/gel8580/CE387/HW/HW7/imp/sv/complex_mult.sv:51:4:51:13:@W:BN132:@XP_MSG">complex_mult.sv(51)</a><!@TM:1771972171> | Removing sequential instance gen_stages[2].stage_inst.mult_inst.w_real_q[4] because it is equivalent to instance gen_stages[2].stage_inst.mult_inst.w_real_q[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/gel8580/CE387/HW/HW7/imp/sv/complex_mult.sv:51:4:51:13:@W:BN132:@XP_MSG">complex_mult.sv(51)</a><!@TM:1771972171> | Removing sequential instance gen_stages[2].stage_inst.mult_inst.w_real_q[3] because it is equivalent to instance gen_stages[2].stage_inst.mult_inst.w_real_q[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/gel8580/CE387/HW/HW7/imp/sv/complex_mult.sv:51:4:51:13:@W:BN132:@XP_MSG">complex_mult.sv(51)</a><!@TM:1771972171> | Removing sequential instance gen_stages[2].stage_inst.mult_inst.w_real_q[2] because it is equivalent to instance gen_stages[2].stage_inst.mult_inst.w_real_q[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/gel8580/CE387/HW/HW7/imp/sv/complex_mult.sv:51:4:51:13:@W:BN132:@XP_MSG">complex_mult.sv(51)</a><!@TM:1771972171> | Removing sequential instance gen_stages[2].stage_inst.mult_inst.w_real_q[1] because it is equivalent to instance gen_stages[2].stage_inst.mult_inst.w_real_q[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/gel8580/CE387/HW/HW7/imp/sv/complex_mult.sv:51:4:51:13:@W:BN132:@XP_MSG">complex_mult.sv(51)</a><!@TM:1771972171> | Removing sequential instance gen_stages[2].stage_inst.mult_inst.w_imag_q[9] because it is equivalent to instance gen_stages[2].stage_inst.mult_inst.w_imag_q[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/gel8580/CE387/HW/HW7/imp/sv/complex_mult.sv:51:4:51:13:@W:BN132:@XP_MSG">complex_mult.sv(51)</a><!@TM:1771972171> | Removing sequential instance gen_stages[3].stage_inst.mult_inst.w_real_q[0] because it is equivalent to instance gen_stages[3].stage_inst.mult_inst.w_imag_q[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/gel8580/CE387/HW/HW7/imp/sv/complex_mult.sv:51:4:51:13:@W:BN132:@XP_MSG">complex_mult.sv(51)</a><!@TM:1771972171> | Removing sequential instance gen_stages[3].stage_inst.mult_inst.w_real_q[4] because it is equivalent to instance gen_stages[3].stage_inst.mult_inst.w_real_q[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/gel8580/CE387/HW/HW7/imp/sv/complex_mult.sv:51:4:51:13:@W:BN132:@XP_MSG">complex_mult.sv(51)</a><!@TM:1771972171> | Removing sequential instance gen_stages[3].stage_inst.mult_inst.w_real_q[3] because it is equivalent to instance gen_stages[3].stage_inst.mult_inst.w_real_q[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/gel8580/CE387/HW/HW7/imp/sv/complex_mult.sv:51:4:51:13:@W:BN132:@XP_MSG">complex_mult.sv(51)</a><!@TM:1771972171> | Removing sequential instance gen_stages[3].stage_inst.mult_inst.w_real_q[7] because it is equivalent to instance gen_stages[3].stage_inst.mult_inst.w_real_q[15]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/gel8580/CE387/HW/HW7/imp/sv/complex_mult.sv:51:4:51:13:@W:BN132:@XP_MSG">complex_mult.sv(51)</a><!@TM:1771972171> | Removing sequential instance gen_stages[3].stage_inst.mult_inst.w_real_q[8] because it is equivalent to instance gen_stages[3].stage_inst.mult_inst.w_real_q[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/gel8580/CE387/HW/HW7/imp/sv/complex_mult.sv:51:4:51:13:@W:BN132:@XP_MSG">complex_mult.sv(51)</a><!@TM:1771972171> | Removing sequential instance gen_stages[3].stage_inst.mult_inst.w_imag_q[9] because it is equivalent to instance gen_stages[3].stage_inst.mult_inst.w_imag_q[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/gel8580/CE387/HW/HW7/imp/sv/complex_mult.sv:51:4:51:13:@W:BN132:@XP_MSG">complex_mult.sv(51)</a><!@TM:1771972171> | Removing sequential instance gen_stages[3].stage_inst.mult_inst.w_imag_q[1] because it is equivalent to instance gen_stages[3].stage_inst.mult_inst.w_imag_q[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/gel8580/CE387/HW/HW7/imp/sv/complex_mult.sv:51:4:51:13:@W:BN132:@XP_MSG">complex_mult.sv(51)</a><!@TM:1771972171> | Removing sequential instance gen_stages[3].stage_inst.mult_inst.w_imag_q[8] because it is equivalent to instance gen_stages[3].stage_inst.mult_inst.w_imag_q[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/gel8580/CE387/HW/HW7/imp/sv/complex_mult.sv:51:4:51:13:@W:BN132:@XP_MSG">complex_mult.sv(51)</a><!@TM:1771972171> | Removing sequential instance gen_stages[3].stage_inst.mult_inst.w_imag_q[14] because it is equivalent to instance gen_stages[3].stage_inst.mult_inst.w_imag_q[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/gel8580/CE387/HW/HW7/imp/sv/complex_mult.sv:51:4:51:13:@W:BN132:@XP_MSG">complex_mult.sv(51)</a><!@TM:1771972171> | Removing sequential instance gen_stages[3].stage_inst.mult_inst.w_imag_q[4] because it is equivalent to instance gen_stages[3].stage_inst.mult_inst.w_imag_q[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/gel8580/CE387/HW/HW7/imp/sv/complex_mult.sv:51:4:51:13:@W:BN132:@XP_MSG">complex_mult.sv(51)</a><!@TM:1771972171> | Removing sequential instance gen_stages[3].stage_inst.mult_inst.w_imag_q[3] because it is equivalent to instance gen_stages[3].stage_inst.mult_inst.w_imag_q[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/gel8580/CE387/HW/HW7/imp/sv/complex_mult.sv:51:4:51:13:@W:BN132:@XP_MSG">complex_mult.sv(51)</a><!@TM:1771972171> | Removing sequential instance gen_stages[3].stage_inst.mult_inst.w_imag_q[2] because it is equivalent to instance gen_stages[3].stage_inst.mult_inst.w_imag_q[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/gel8580/CE387/HW/HW7/imp/sv/complex_mult.sv:51:4:51:13:@W:BN132:@XP_MSG">complex_mult.sv(51)</a><!@TM:1771972171> | Removing sequential instance gen_stages[1].stage_inst.mult_inst.w_imag_q[1] because it is equivalent to instance gen_stages[1].stage_inst.mult_inst.w_imag_q[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/gel8580/CE387/HW/HW7/imp/sv/complex_mult.sv:51:4:51:13:@W:BN132:@XP_MSG">complex_mult.sv(51)</a><!@TM:1771972171> | Removing sequential instance gen_stages[2].stage_inst.mult_inst.w_real_q[13] because it is equivalent to instance gen_stages[2].stage_inst.mult_inst.w_real_q[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/gel8580/CE387/HW/HW7/imp/sv/complex_mult.sv:51:4:51:13:@W:BN132:@XP_MSG">complex_mult.sv(51)</a><!@TM:1771972171> | Removing sequential instance gen_stages[2].stage_inst.mult_inst.w_real_q[11] because it is equivalent to instance gen_stages[2].stage_inst.mult_inst.w_real_q[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/gel8580/CE387/HW/HW7/imp/sv/complex_mult.sv:51:4:51:13:@W:BN132:@XP_MSG">complex_mult.sv(51)</a><!@TM:1771972171> | Removing sequential instance gen_stages[2].stage_inst.mult_inst.w_real_q[8] because it is equivalent to instance gen_stages[2].stage_inst.mult_inst.w_real_q[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/gel8580/CE387/HW/HW7/imp/sv/complex_mult.sv:51:4:51:13:@W:BN132:@XP_MSG">complex_mult.sv(51)</a><!@TM:1771972171> | Removing sequential instance gen_stages[2].stage_inst.mult_inst.w_real_q[6] because it is equivalent to instance gen_stages[2].stage_inst.mult_inst.w_real_q[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/gel8580/CE387/HW/HW7/imp/sv/fft_top.sv:73:12:73:21:@W:BN132:@XP_MSG">fft_top.sv(73)</a><!@TM:1771972171> | Removing sequential instance gen_stages[1].stage_cnt[0] because it is equivalent to instance gen_stages[1].stage_inst.cnt_in[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/gel8580/CE387/HW/HW7/imp/sv/fft_top.sv:73:12:73:21:@W:BN132:@XP_MSG">fft_top.sv(73)</a><!@TM:1771972171> | Removing sequential instance gen_stages[3].stage_cnt[0] because it is equivalent to instance gen_stages[3].stage_inst.cnt_in[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/gel8580/CE387/HW/HW7/imp/sv/fft_top.sv:73:12:73:21:@W:BN132:@XP_MSG">fft_top.sv(73)</a><!@TM:1771972171> | Removing sequential instance gen_stages[2].stage_cnt[0] because it is equivalent to instance gen_stages[2].stage_inst.cnt_in[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/gel8580/CE387/HW/HW7/imp/sv/fft_stage.sv:72:4:72:13:@W:BN132:@XP_MSG">fft_stage.sv(72)</a><!@TM:1771972171> | Removing sequential instance gen_stages[0].stage_inst.shift_real[0][31] because it is equivalent to instance gen_stages[0].stage_inst.shift_real[0][30]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/gel8580/CE387/HW/HW7/imp/sv/fft_stage.sv:72:4:72:13:@W:BN132:@XP_MSG">fft_stage.sv(72)</a><!@TM:1771972171> | Removing sequential instance gen_stages[0].stage_inst.shift_real[0][30] because it is equivalent to instance gen_stages[0].stage_inst.shift_real[0][28]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/gel8580/CE387/HW/HW7/imp/sv/fft_stage.sv:72:4:72:13:@W:BN132:@XP_MSG">fft_stage.sv(72)</a><!@TM:1771972171> | Removing sequential instance gen_stages[0].stage_inst.shift_real[0][29] because it is equivalent to instance gen_stages[0].stage_inst.shift_real[0][27]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/gel8580/CE387/HW/HW7/imp/sv/fft_stage.sv:72:4:72:13:@W:BN132:@XP_MSG">fft_stage.sv(72)</a><!@TM:1771972171> | Removing sequential instance gen_stages[0].stage_inst.shift_real[0][28] because it is equivalent to instance gen_stages[0].stage_inst.shift_real[0][26]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/gel8580/CE387/HW/HW7/imp/sv/fft_stage.sv:72:4:72:13:@W:BN132:@XP_MSG">fft_stage.sv(72)</a><!@TM:1771972171> | Removing sequential instance gen_stages[0].stage_inst.shift_real[0][27] because it is equivalent to instance gen_stages[0].stage_inst.shift_real[0][25]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/gel8580/CE387/HW/HW7/imp/sv/fft_stage.sv:72:4:72:13:@W:BN132:@XP_MSG">fft_stage.sv(72)</a><!@TM:1771972171> | Removing sequential instance gen_stages[0].stage_inst.shift_real[0][26] because it is equivalent to instance gen_stages[0].stage_inst.shift_real[0][24]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/gel8580/CE387/HW/HW7/imp/sv/fft_stage.sv:72:4:72:13:@W:BN132:@XP_MSG">fft_stage.sv(72)</a><!@TM:1771972171> | Removing sequential instance gen_stages[0].stage_inst.shift_real[0][25] because it is equivalent to instance gen_stages[0].stage_inst.shift_real[0][23]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/gel8580/CE387/HW/HW7/imp/sv/fft_stage.sv:72:4:72:13:@W:BN132:@XP_MSG">fft_stage.sv(72)</a><!@TM:1771972171> | Removing sequential instance gen_stages[0].stage_inst.shift_real[0][24] because it is equivalent to instance gen_stages[0].stage_inst.shift_real[0][22]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/gel8580/CE387/HW/HW7/imp/sv/fft_stage.sv:72:4:72:13:@W:BN132:@XP_MSG">fft_stage.sv(72)</a><!@TM:1771972171> | Removing sequential instance gen_stages[0].stage_inst.shift_real[0][23] because it is equivalent to instance gen_stages[0].stage_inst.shift_real[0][21]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/gel8580/CE387/HW/HW7/imp/sv/fft_stage.sv:72:4:72:13:@W:BN132:@XP_MSG">fft_stage.sv(72)</a><!@TM:1771972171> | Removing sequential instance gen_stages[0].stage_inst.shift_real[0][22] because it is equivalent to instance gen_stages[0].stage_inst.shift_real[0][20]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/gel8580/CE387/HW/HW7/imp/sv/fft_stage.sv:72:4:72:13:@W:BN132:@XP_MSG">fft_stage.sv(72)</a><!@TM:1771972171> | Removing sequential instance gen_stages[0].stage_inst.shift_real[0][21] because it is equivalent to instance gen_stages[0].stage_inst.shift_real[0][19]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/gel8580/CE387/HW/HW7/imp/sv/fft_stage.sv:72:4:72:13:@W:BN132:@XP_MSG">fft_stage.sv(72)</a><!@TM:1771972171> | Removing sequential instance gen_stages[0].stage_inst.shift_real[0][20] because it is equivalent to instance gen_stages[0].stage_inst.shift_real[0][18]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/gel8580/CE387/HW/HW7/imp/sv/fft_stage.sv:72:4:72:13:@W:BN132:@XP_MSG">fft_stage.sv(72)</a><!@TM:1771972171> | Removing sequential instance gen_stages[0].stage_inst.shift_real[0][19] because it is equivalent to instance gen_stages[0].stage_inst.shift_real[0][17]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/gel8580/CE387/HW/HW7/imp/sv/fft_stage.sv:72:4:72:13:@W:BN132:@XP_MSG">fft_stage.sv(72)</a><!@TM:1771972171> | Removing sequential instance gen_stages[0].stage_inst.shift_real[0][18] because it is equivalent to instance gen_stages[0].stage_inst.shift_real[0][16]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/gel8580/CE387/HW/HW7/imp/sv/fft_stage.sv:72:4:72:13:@W:BN132:@XP_MSG">fft_stage.sv(72)</a><!@TM:1771972171> | Removing sequential instance gen_stages[0].stage_inst.shift_real[0][17] because it is equivalent to instance gen_stages[0].stage_inst.shift_real[0][15]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/gel8580/CE387/HW/HW7/imp/sv/fft_stage.sv:72:4:72:13:@W:BN132:@XP_MSG">fft_stage.sv(72)</a><!@TM:1771972171> | Removing sequential instance gen_stages[0].stage_inst.delay_pipe_r[0][31] because it is equivalent to instance gen_stages[0].stage_inst.delay_pipe_r[0][30]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/gel8580/CE387/HW/HW7/imp/sv/fft_stage.sv:72:4:72:13:@W:BN132:@XP_MSG">fft_stage.sv(72)</a><!@TM:1771972171> | Removing sequential instance gen_stages[0].stage_inst.delay_pipe_r[0][30] because it is equivalent to instance gen_stages[0].stage_inst.delay_pipe_r[0][28]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/gel8580/CE387/HW/HW7/imp/sv/fft_stage.sv:72:4:72:13:@W:BN132:@XP_MSG">fft_stage.sv(72)</a><!@TM:1771972171> | Removing sequential instance gen_stages[0].stage_inst.delay_pipe_r[0][29] because it is equivalent to instance gen_stages[0].stage_inst.delay_pipe_r[0][27]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/gel8580/CE387/HW/HW7/imp/sv/fft_stage.sv:72:4:72:13:@W:BN132:@XP_MSG">fft_stage.sv(72)</a><!@TM:1771972171> | Removing sequential instance gen_stages[0].stage_inst.delay_pipe_r[0][28] because it is equivalent to instance gen_stages[0].stage_inst.delay_pipe_r[0][26]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/gel8580/CE387/HW/HW7/imp/sv/fft_stage.sv:72:4:72:13:@W:BN132:@XP_MSG">fft_stage.sv(72)</a><!@TM:1771972171> | Removing sequential instance gen_stages[0].stage_inst.delay_pipe_r[0][27] because it is equivalent to instance gen_stages[0].stage_inst.delay_pipe_r[0][25]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/gel8580/CE387/HW/HW7/imp/sv/fft_stage.sv:72:4:72:13:@W:BN132:@XP_MSG">fft_stage.sv(72)</a><!@TM:1771972171> | Removing sequential instance gen_stages[0].stage_inst.delay_pipe_r[0][26] because it is equivalent to instance gen_stages[0].stage_inst.delay_pipe_r[0][24]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/gel8580/CE387/HW/HW7/imp/sv/fft_stage.sv:72:4:72:13:@W:BN132:@XP_MSG">fft_stage.sv(72)</a><!@TM:1771972171> | Removing sequential instance gen_stages[0].stage_inst.delay_pipe_r[0][25] because it is equivalent to instance gen_stages[0].stage_inst.delay_pipe_r[0][23]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/gel8580/CE387/HW/HW7/imp/sv/fft_stage.sv:72:4:72:13:@W:BN132:@XP_MSG">fft_stage.sv(72)</a><!@TM:1771972171> | Removing sequential instance gen_stages[0].stage_inst.delay_pipe_r[0][24] because it is equivalent to instance gen_stages[0].stage_inst.delay_pipe_r[0][22]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/gel8580/CE387/HW/HW7/imp/sv/fft_stage.sv:72:4:72:13:@W:BN132:@XP_MSG">fft_stage.sv(72)</a><!@TM:1771972171> | Removing sequential instance gen_stages[0].stage_inst.delay_pipe_r[0][23] because it is equivalent to instance gen_stages[0].stage_inst.delay_pipe_r[0][21]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/gel8580/CE387/HW/HW7/imp/sv/fft_stage.sv:72:4:72:13:@W:BN132:@XP_MSG">fft_stage.sv(72)</a><!@TM:1771972171> | Removing sequential instance gen_stages[0].stage_inst.delay_pipe_r[0][22] because it is equivalent to instance gen_stages[0].stage_inst.delay_pipe_r[0][20]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/gel8580/CE387/HW/HW7/imp/sv/fft_stage.sv:72:4:72:13:@W:BN132:@XP_MSG">fft_stage.sv(72)</a><!@TM:1771972171> | Removing sequential instance gen_stages[0].stage_inst.delay_pipe_r[0][21] because it is equivalent to instance gen_stages[0].stage_inst.delay_pipe_r[0][19]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/gel8580/CE387/HW/HW7/imp/sv/fft_stage.sv:72:4:72:13:@W:BN132:@XP_MSG">fft_stage.sv(72)</a><!@TM:1771972171> | Removing sequential instance gen_stages[0].stage_inst.delay_pipe_r[0][20] because it is equivalent to instance gen_stages[0].stage_inst.delay_pipe_r[0][18]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/gel8580/CE387/HW/HW7/imp/sv/fft_stage.sv:72:4:72:13:@W:BN132:@XP_MSG">fft_stage.sv(72)</a><!@TM:1771972171> | Removing sequential instance gen_stages[0].stage_inst.delay_pipe_r[0][19] because it is equivalent to instance gen_stages[0].stage_inst.delay_pipe_r[0][17]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/gel8580/CE387/HW/HW7/imp/sv/fft_stage.sv:72:4:72:13:@W:BN132:@XP_MSG">fft_stage.sv(72)</a><!@TM:1771972171> | Removing sequential instance gen_stages[0].stage_inst.delay_pipe_r[0][18] because it is equivalent to instance gen_stages[0].stage_inst.delay_pipe_r[0][16]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/gel8580/CE387/HW/HW7/imp/sv/fft_stage.sv:72:4:72:13:@W:BN132:@XP_MSG">fft_stage.sv(72)</a><!@TM:1771972171> | Removing sequential instance gen_stages[0].stage_inst.delay_pipe_r[0][17] because it is equivalent to instance gen_stages[0].stage_inst.delay_pipe_r[0][15]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>

Only the first 100 messages of id 'BN132' are reported. To see all messages use 'report_messages -log /home/gel8580/CE387/HW/HW7/imp/syn/rev_1/synlog/fft_fpga_mapper.srr -id BN132' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {BN132} -count unlimited' in the Tcl shell.
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="/home/gel8580/CE387/HW/HW7/imp/sv/fifo.sv:43:4:43:13:@N:MO231:@XP_MSG">fifo.sv(43)</a><!@TM:1771972171> | Found counter in view:work.fft_top(verilog) instance fifo_in_real.wr_addr[5:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="/home/gel8580/CE387/HW/HW7/imp/sv/fifo.sv:43:4:43:13:@N:MO231:@XP_MSG">fifo.sv(43)</a><!@TM:1771972171> | Found counter in view:work.fft_top(verilog) instance fifo_in_imag.wr_addr[5:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="/home/gel8580/CE387/HW/HW7/imp/sv/fft_bit_reversal.sv:43:4:43:13:@N:MO231:@XP_MSG">fft_bit_reversal.sv(43)</a><!@TM:1771972171> | Found counter in view:work.fft_top(verilog) instance bit_rev_inst.wr_ptr[3:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="/home/gel8580/CE387/HW/HW7/imp/sv/fifo.sv:43:4:43:13:@N:MO231:@XP_MSG">fifo.sv(43)</a><!@TM:1771972171> | Found counter in view:work.fft_top(verilog) instance fifo_out_real.wr_addr[5:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="/home/gel8580/CE387/HW/HW7/imp/sv/fifo.sv:43:4:43:13:@N:MO231:@XP_MSG">fifo.sv(43)</a><!@TM:1771972171> | Found counter in view:work.fft_top(verilog) instance fifo_out_imag.wr_addr[5:0] 
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="/home/gel8580/CE387/HW/HW7/imp/sv/complex_mult.sv:51:4:51:13:@W:MO129:@XP_MSG">complex_mult.sv(51)</a><!@TM:1771972171> | Sequential instance gen_stages[0].stage_inst.mult_inst.w_real_q[0] is reduced to a combinational gate by constant propagation.</font>

Starting gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:04s; Memory used current: 148MB peak: 151MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:04s; Memory used current: 148MB peak: 151MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 150MB peak: 151MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 152MB peak: 152MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 152MB peak: 152MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 150MB peak: 153MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 152MB peak: 153MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:08s; Memory used current: 152MB peak: 153MB)

@N:<a href="@N:MF794:@XP_HELP">MF794</a> : <!@TM:1771972171> | RAM mem_real_b[31:0] required 1 registers during mapping  
@N:<a href="@N:MF794:@XP_HELP">MF794</a> : <!@TM:1771972171> | RAM mem_real_a[31:0] required 34 registers during mapping  

Finished preparing to map (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:08s; Memory used current: 152MB peak: 153MB)


Finished technology mapping (Real Time elapsed 0h:00m:09s; CPU Time elapsed 0h:00m:08s; Memory used current: 153MB peak: 155MB)

@N:<a href="@N:FA100:@XP_HELP">FA100</a> : <a href="/home/gel8580/CE387/HW/HW7/imp/sv/complex_mult.sv:51:4:51:13:@N:FA100:@XP_MSG">complex_mult.sv(51)</a><!@TM:1771972171> | Instance "gen_stages\[2\]\.stage_inst.mult_inst.w_real_q[12]" with "36" loads has been replicated "1" time(s) due to hard fanout limit of "30" 
@N:<a href="@N:FA100:@XP_HELP">FA100</a> : <a href="/home/gel8580/CE387/HW/HW7/imp/sv/complex_mult.sv:51:4:51:13:@N:FA100:@XP_MSG">complex_mult.sv(51)</a><!@TM:1771972171> | Instance "gen_stages\[0\]\.stage_inst.mult_inst.w_real_q[14]" with "68" loads has been replicated "2" time(s) due to hard fanout limit of "30" 
@N:<a href="@N:MF321:@XP_HELP">MF321</a> : <!@TM:1771972171> | 96 registers to be packed into RAMs/DSPs blocks  
		gen_stages\[0\]\.stage_inst.delay_pipe_i_3__1[0]
		gen_stages\[0\]\.stage_inst.delay_pipe_i_3__1[1]
		gen_stages\[0\]\.stage_inst.delay_pipe_i_3__1[2]
		gen_stages\[0\]\.stage_inst.delay_pipe_i_3__1[3]
		gen_stages\[0\]\.stage_inst.delay_pipe_i_3__1[4]
		gen_stages\[0\]\.stage_inst.delay_pipe_i_3__1[5]
		gen_stages\[0\]\.stage_inst.delay_pipe_i_3__1[6]
		gen_stages\[0\]\.stage_inst.delay_pipe_i_3__1[7]
		gen_stages\[0\]\.stage_inst.delay_pipe_i_3__1[8]
		gen_stages\[0\]\.stage_inst.delay_pipe_i_3__1[9]
		gen_stages\[0\]\.stage_inst.delay_pipe_i_3__1[10]
		gen_stages\[0\]\.stage_inst.delay_pipe_i_3__1[11]
		gen_stages\[0\]\.stage_inst.delay_pipe_i_3__1[12]
		gen_stages\[0\]\.stage_inst.delay_pipe_i_3__1[13]
		gen_stages\[0\]\.stage_inst.delay_pipe_i_3__1[14]
		gen_stages\[0\]\.stage_inst.delay_pipe_i_3__1[15]
		gen_stages\[0\]\.stage_inst.delay_pipe_r_3__1[0]
		gen_stages\[0\]\.stage_inst.delay_pipe_r_3__1[1]
		gen_stages\[0\]\.stage_inst.delay_pipe_r_3__1[2]
		gen_stages\[0\]\.stage_inst.delay_pipe_r_3__1[3]
		gen_stages\[0\]\.stage_inst.delay_pipe_r_3__1[4]
		gen_stages\[0\]\.stage_inst.delay_pipe_r_3__1[5]
		gen_stages\[0\]\.stage_inst.delay_pipe_r_3__1[6]
		gen_stages\[0\]\.stage_inst.delay_pipe_r_3__1[7]
		gen_stages\[0\]\.stage_inst.delay_pipe_r_3__1[8]
		gen_stages\[0\]\.stage_inst.delay_pipe_r_3__1[9]
		gen_stages\[0\]\.stage_inst.delay_pipe_r_3__1[10]
		gen_stages\[0\]\.stage_inst.delay_pipe_r_3__1[11]
		gen_stages\[0\]\.stage_inst.delay_pipe_r_3__1[12]
		gen_stages\[0\]\.stage_inst.delay_pipe_r_3__1[13]
		gen_stages\[0\]\.stage_inst.delay_pipe_r_3__1[14]
		gen_stages\[0\]\.stage_inst.delay_pipe_r_3__1[15]
		gen_stages\[0\]\.stage_inst.mult_inst.out_imag_reg_0[0]
		gen_stages\[0\]\.stage_inst.mult_inst.out_imag_reg_0[1]
		gen_stages\[0\]\.stage_inst.mult_inst.out_imag_reg_0[2]
		gen_stages\[0\]\.stage_inst.mult_inst.out_imag_reg_0[3]
		gen_stages\[0\]\.stage_inst.mult_inst.out_imag_reg_0[4]
		gen_stages\[0\]\.stage_inst.mult_inst.out_imag_reg_0[5]
		gen_stages\[0\]\.stage_inst.mult_inst.out_imag_reg_0[6]
		gen_stages\[0\]\.stage_inst.mult_inst.out_imag_reg_0[7]
		gen_stages\[0\]\.stage_inst.mult_inst.out_imag_reg_0[8]
		gen_stages\[0\]\.stage_inst.mult_inst.out_imag_reg_0[9]
		gen_stages\[0\]\.stage_inst.mult_inst.out_imag_reg_0[10]
		gen_stages\[0\]\.stage_inst.mult_inst.out_imag_reg_0[11]
		gen_stages\[0\]\.stage_inst.mult_inst.out_imag_reg_0[12]
		gen_stages\[0\]\.stage_inst.mult_inst.out_imag_reg_0[13]
		gen_stages\[0\]\.stage_inst.mult_inst.out_imag_reg_0[14]
		gen_stages\[0\]\.stage_inst.mult_inst.out_imag_reg_0[15]
		gen_stages\[0\]\.stage_inst.mult_inst.out_imag_reg_0[16]
		gen_stages\[0\]\.stage_inst.mult_inst.out_imag_reg_0[17]
		gen_stages\[0\]\.stage_inst.mult_inst.out_imag_reg_0[18]
		gen_stages\[0\]\.stage_inst.mult_inst.out_imag_reg_0[19]
		gen_stages\[0\]\.stage_inst.mult_inst.out_imag_reg_0[20]
		gen_stages\[0\]\.stage_inst.mult_inst.out_imag_reg_0[21]
		gen_stages\[0\]\.stage_inst.mult_inst.out_imag_reg_0[22]
		gen_stages\[0\]\.stage_inst.mult_inst.out_imag_reg_0[23]
		gen_stages\[0\]\.stage_inst.mult_inst.out_imag_reg_0[24]
		gen_stages\[0\]\.stage_inst.mult_inst.out_imag_reg_0[25]
		gen_stages\[0\]\.stage_inst.mult_inst.out_imag_reg_0[26]
		gen_stages\[0\]\.stage_inst.mult_inst.out_imag_reg_0[27]
		gen_stages\[0\]\.stage_inst.mult_inst.out_imag_reg_0[28]
		gen_stages\[0\]\.stage_inst.mult_inst.out_imag_reg_0[29]
		gen_stages\[0\]\.stage_inst.mult_inst.out_imag_reg_0[30]
		gen_stages\[0\]\.stage_inst.mult_inst.out_imag_reg_0[31]
		gen_stages\[0\]\.stage_inst.mult_inst.out_real_reg_0[0]
		gen_stages\[0\]\.stage_inst.mult_inst.out_real_reg_0[1]
		gen_stages\[0\]\.stage_inst.mult_inst.out_real_reg_0[2]
		gen_stages\[0\]\.stage_inst.mult_inst.out_real_reg_0[3]
		gen_stages\[0\]\.stage_inst.mult_inst.out_real_reg_0[4]
		gen_stages\[0\]\.stage_inst.mult_inst.out_real_reg_0[5]
		gen_stages\[0\]\.stage_inst.mult_inst.out_real_reg_0[6]
		gen_stages\[0\]\.stage_inst.mult_inst.out_real_reg_0[7]
		gen_stages\[0\]\.stage_inst.mult_inst.out_real_reg_0[8]
		gen_stages\[0\]\.stage_inst.mult_inst.out_real_reg_0[9]
		gen_stages\[0\]\.stage_inst.mult_inst.out_real_reg_0[10]
		gen_stages\[0\]\.stage_inst.mult_inst.out_real_reg_0[11]
		gen_stages\[0\]\.stage_inst.mult_inst.out_real_reg_0[12]
		gen_stages\[0\]\.stage_inst.mult_inst.out_real_reg_0[13]
		gen_stages\[0\]\.stage_inst.mult_inst.out_real_reg_0[14]
		gen_stages\[0\]\.stage_inst.mult_inst.out_real_reg_0[15]
		gen_stages\[0\]\.stage_inst.mult_inst.out_real_reg_0[16]
		gen_stages\[0\]\.stage_inst.mult_inst.out_real_reg_0[17]
		gen_stages\[0\]\.stage_inst.mult_inst.out_real_reg_0[18]
		gen_stages\[0\]\.stage_inst.mult_inst.out_real_reg_0[19]
		gen_stages\[0\]\.stage_inst.mult_inst.out_real_reg_0[20]
		gen_stages\[0\]\.stage_inst.mult_inst.out_real_reg_0[21]
		gen_stages\[0\]\.stage_inst.mult_inst.out_real_reg_0[22]
		gen_stages\[0\]\.stage_inst.mult_inst.out_real_reg_0[23]
		gen_stages\[0\]\.stage_inst.mult_inst.out_real_reg_0[24]
		gen_stages\[0\]\.stage_inst.mult_inst.out_real_reg_0[25]
		gen_stages\[0\]\.stage_inst.mult_inst.out_real_reg_0[26]
		gen_stages\[0\]\.stage_inst.mult_inst.out_real_reg_0[27]
		gen_stages\[0\]\.stage_inst.mult_inst.out_real_reg_0[28]
		gen_stages\[0\]\.stage_inst.mult_inst.out_real_reg_0[29]
		gen_stages\[0\]\.stage_inst.mult_inst.out_real_reg_0[30]
		gen_stages\[0\]\.stage_inst.mult_inst.out_real_reg_0[31]

New registers created by packing :
		reg
		reg_0


Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:10s; CPU Time elapsed 0h:00m:10s; Memory used current: 155MB peak: 158MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:10s; CPU Time elapsed 0h:00m:10s; Memory used current: 156MB peak: 159MB)



@S |Clock Optimization Summary


<a name=clockReport96></a>#### START OF CLOCK OPTIMIZATION REPORT #####[</a>

1 non-gated/non-generated clock tree(s) driving 4097 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

================================== Non-Gated/Non-Generated Clocks ===================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance              
-----------------------------------------------------------------------------------------------------
<a href="@|S:clk_in@|E:gen_stages\[2\]\.stage_cnt[1]@|F:@syn_sample_clock_path==CKID0001@|M:ClockId0001  @XP_NAMES_BY_PROP">ClockId0001 </a>       clk_in              cycloneive_io_ibuf     4097       gen_stages\[2\]\.stage_cnt[1]
=====================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]



Start Writing Netlists (Real Time elapsed 0h:00m:10s; CPU Time elapsed 0h:00m:10s; Memory used current: 127MB peak: 159MB)

Writing Analyst data base /home/gel8580/CE387/HW/HW7/imp/syn/rev_1/synwork/fft_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:11s; Memory used current: 148MB peak: 159MB)

Writing Verilog Netlist and constraint files
Writing .vqm output for Quartus

Writing scf file... (Real Time elapsed 0h:00m:12s; CPU Time elapsed 0h:00m:11s; Memory used current: 153MB peak: 159MB)

@N:<a href="@N:BW103:@XP_HELP">BW103</a> : <!@TM:1771972171> | The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns. 
@N:<a href="@N:BW107:@XP_HELP">BW107</a> : <!@TM:1771972171> | Synopsys Constraint File capacitance units using default value of 1pF  
Writing FDC file /home/gel8580/CE387/HW/HW7/imp/syn/rev_1/fft_synplify.fdc

Finished Writing Verilog Netlist and constraint files (Real Time elapsed 0h:00m:12s; CPU Time elapsed 0h:00m:11s; Memory used current: 148MB peak: 159MB)


Start final timing analysis (Real Time elapsed 0h:00m:12s; CPU Time elapsed 0h:00m:12s; Memory used current: 151MB peak: 159MB)

<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1771972171> | Found inferred clock fft_top|clk with period 7.26ns. Please declare a user-defined clock on port clk.</font> 
@N:<a href="@N:MT535:@XP_HELP">MT535</a> : <!@TM:1771972171> | Writing timing correlation to file /home/gel8580/CE387/HW/HW7/imp/syn/rev_1/fft_ctd.txt  


<a name=timingReport97></a>##### START OF TIMING REPORT #####[</a>
<a name=98></a># Timing Report written on Tue Feb 24 16:29:31 2026</a>
#


Top view:               fft_top
Requested Frequency:    137.8 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N:<a href="@N:MT320:@XP_HELP">MT320</a> : <!@TM:1771972171> | This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report. 

@N:<a href="@N:MT322:@XP_HELP">MT322</a> : <!@TM:1771972171> | Clock constraints include only register-to-register paths associated with each individual clock. 



<a name=performanceSummary99></a>Performance Summary</a>
*******************


Worst slack in design: -1.281

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
fft_top|clk        137.8 MHz     117.1 MHz     7.257         8.538         -1.281     inferred     Autoconstr_clkgroup_0
========================================================================================================================





<a name=clockRelationships100></a>Clock Relationships</a>
*******************

Clocks                    |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-----------------------------------------------------------------------------------------------------------------
Starting     Ending       |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-----------------------------------------------------------------------------------------------------------------
fft_top|clk  fft_top|clk  |  7.257       -1.281  |  No paths    -      |  No paths    -      |  No paths    -    
=================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



<a name=interfaceInfo101></a>Interface Information </a>
*********************

No IO constraint found



====================================
<a name=clockReport102></a>Detailed Report for Clock: fft_top|clk</a>
====================================



<a name=startingSlack103></a>Starting Points with Worst Slack</a>
********************************

                                                            Starting                                                 Arrival           
Instance                                                    Reference       Type       Pin     Net                   Time        Slack 
                                                            Clock                                                                      
---------------------------------------------------------------------------------------------------------------------------------------
gen_stages\[2\]\.stage_inst.mult_inst.w_real_q[10]          fft_top|clk     dffeas     q       w_real_q[10]          0.845       -1.281
gen_stages\[2\]\.stage_inst.mult_inst.w_real_q[12]          fft_top|clk     dffeas     q       w_real_q[12]          0.845       -1.239
gen_stages\[2\]\.stage_inst.mult_inst.w_real_q_rep1[12]     fft_top|clk     dffeas     q       w_real_q_rep1[12]     0.845       -1.239
gen_stages\[3\]\.stage_inst.mult_inst.w_real_q[2]           fft_top|clk     dffeas     q       w_real_q[2]           0.845       -1.114
gen_stages\[3\]\.stage_inst.mult_inst.w_real_q[13]          fft_top|clk     dffeas     q       w_real_q[13]          0.845       -1.043
gen_stages\[3\]\.stage_inst.mult_inst.w_real_q[15]          fft_top|clk     dffeas     q       w_real_q[15]          0.845       -1.043
gen_stages\[2\]\.stage_inst.mult_inst.w_imag_q[0]           fft_top|clk     dffeas     q       w_imag_q[0]           0.845       -1.002
gen_stages\[3\]\.stage_inst.mult_inst.w_imag_q[5]           fft_top|clk     dffeas     q       w_imag_q[5]           0.845       -1.002
gen_stages\[3\]\.stage_inst.mult_inst.w_real_q[1]           fft_top|clk     dffeas     q       w_real_q[1]           0.845       -0.991
gen_stages\[3\]\.stage_inst.mult_inst.w_real_q[5]           fft_top|clk     dffeas     q       w_real_q[5]           0.845       -0.991
=======================================================================================================================================


<a name=endingSlack104></a>Ending Points with Worst Slack</a>
******************************

                                                      Starting                                                 Required           
Instance                                              Reference       Type       Pin     Net                   Time         Slack 
                                                      Clock                                                                       
----------------------------------------------------------------------------------------------------------------------------------
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir[47]     fft_top|clk     dffeas     d       prod_ir_2_a_add47     7.784        -1.281
gen_stages\[2\]\.stage_inst.mult_inst.prod_rr[47]     fft_top|clk     dffeas     d       prod_rr_2_a_add47     7.784        -1.281
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir[46]     fft_top|clk     dffeas     d       prod_ir_2_a_add46     7.784        -1.215
gen_stages\[2\]\.stage_inst.mult_inst.prod_rr[46]     fft_top|clk     dffeas     d       prod_rr_2_a_add46     7.784        -1.215
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir[45]     fft_top|clk     dffeas     d       prod_ir_2_a_add45     7.784        -1.149
gen_stages\[2\]\.stage_inst.mult_inst.prod_rr[45]     fft_top|clk     dffeas     d       prod_rr_2_a_add45     7.784        -1.149
gen_stages\[3\]\.stage_inst.mult_inst.prod_ir[47]     fft_top|clk     dffeas     d       prod_ir_2_a_add47     7.784        -1.114
gen_stages\[3\]\.stage_inst.mult_inst.prod_rr[47]     fft_top|clk     dffeas     d       prod_rr_2_a_add47     7.784        -1.114
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir[44]     fft_top|clk     dffeas     d       prod_ir_2_a_add44     7.784        -1.083
gen_stages\[2\]\.stage_inst.mult_inst.prod_rr[44]     fft_top|clk     dffeas     d       prod_rr_2_a_add44     7.784        -1.083
==================================================================================================================================



<a name=worstPaths105></a>Worst Path Information</a>
<a href="/home/gel8580/CE387/HW/HW7/imp/syn/rev_1/synlog/fft_fpga_mapper.srr:srsf/home/gel8580/CE387/HW/HW7/imp/syn/rev_1/fft.srs:fp:88010:104042:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      7.257
    - Setup time:                            0.086
    + Intrinsic clock delay:                 0.613
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.784

    - Propagation time:                      8.452
    - Intrinsic clock delay:                 0.613
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.281

    Number of logic level(s):                31
    Starting point:                          gen_stages\[2\]\.stage_inst.mult_inst.w_real_q[10] / q
    Ending point:                            gen_stages\[2\]\.stage_inst.mult_inst.prod_ir[47] / d
    The start point is clocked by            fft_top|clk [rising] on pin clk
    The end   point is clocked by            fft_top|clk [rising] on pin clk

Instance / Net                                                                                                 Pin            Pin               Arrival     No. of    
Name                                                                  Type                                     Name           Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
gen_stages\[2\]\.stage_inst.mult_inst.w_real_q[10]                    dffeas                                   q              Out     0.232     0.845       -         
w_real_q[10]                                                          Net                                      -              -       0.637     -           20        
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir_2_ml_muladd_0[33:0]     fft_top_SYN_MULT_ADD_1_18_16_34_0_23     datab[6]       In      -         1.482       -         
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir_2_ml_muladd_0[33:0]     fft_top_SYN_MULT_ADD_1_18_16_34_0_23     result[18]     Out     4.302     5.784       -         
prod_ir_2_ml_20_F[18]                                                 Net                                      -              -       0.935     -           1         
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir_2_a_add18               cycloneive_lcell_comb                    dataa          In      -         6.719       -         
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir_2_a_add18               cycloneive_lcell_comb                    cout           Out     0.498     7.217       -         
prod_ir_2_a_carry_18                                                  Net                                      -              -       0.000     -           1         
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir_2_a_add19               cycloneive_lcell_comb                    cin            In      -         7.217       -         
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir_2_a_add19               cycloneive_lcell_comb                    cout           Out     0.066     7.283       -         
prod_ir_2_a_carry_19                                                  Net                                      -              -       0.000     -           1         
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir_2_a_add20               cycloneive_lcell_comb                    cin            In      -         7.283       -         
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir_2_a_add20               cycloneive_lcell_comb                    cout           Out     0.066     7.349       -         
prod_ir_2_a_carry_20                                                  Net                                      -              -       0.000     -           1         
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir_2_a_add21               cycloneive_lcell_comb                    cin            In      -         7.349       -         
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir_2_a_add21               cycloneive_lcell_comb                    cout           Out     0.066     7.415       -         
prod_ir_2_a_carry_21                                                  Net                                      -              -       0.000     -           1         
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir_2_a_add22               cycloneive_lcell_comb                    cin            In      -         7.415       -         
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir_2_a_add22               cycloneive_lcell_comb                    cout           Out     0.066     7.481       -         
prod_ir_2_a_carry_22                                                  Net                                      -              -       0.000     -           1         
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir_2_a_add23               cycloneive_lcell_comb                    cin            In      -         7.481       -         
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir_2_a_add23               cycloneive_lcell_comb                    cout           Out     0.066     7.547       -         
prod_ir_2_a_carry_23                                                  Net                                      -              -       0.000     -           1         
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir_2_a_add24               cycloneive_lcell_comb                    cin            In      -         7.547       -         
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir_2_a_add24               cycloneive_lcell_comb                    cout           Out     0.066     7.613       -         
prod_ir_2_a_carry_24                                                  Net                                      -              -       0.000     -           1         
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir_2_a_add25               cycloneive_lcell_comb                    cin            In      -         7.613       -         
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir_2_a_add25               cycloneive_lcell_comb                    cout           Out     0.066     7.679       -         
prod_ir_2_a_carry_25                                                  Net                                      -              -       0.000     -           1         
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir_2_a_add26               cycloneive_lcell_comb                    cin            In      -         7.679       -         
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir_2_a_add26               cycloneive_lcell_comb                    cout           Out     0.066     7.745       -         
prod_ir_2_a_carry_26                                                  Net                                      -              -       0.000     -           1         
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir_2_a_add27               cycloneive_lcell_comb                    cin            In      -         7.745       -         
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir_2_a_add27               cycloneive_lcell_comb                    cout           Out     0.066     7.811       -         
prod_ir_2_a_carry_27                                                  Net                                      -              -       0.000     -           1         
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir_2_a_add28               cycloneive_lcell_comb                    cin            In      -         7.811       -         
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir_2_a_add28               cycloneive_lcell_comb                    cout           Out     0.066     7.877       -         
prod_ir_2_a_carry_28                                                  Net                                      -              -       0.000     -           1         
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir_2_a_add29               cycloneive_lcell_comb                    cin            In      -         7.877       -         
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir_2_a_add29               cycloneive_lcell_comb                    cout           Out     0.066     7.943       -         
prod_ir_2_a_carry_29                                                  Net                                      -              -       0.000     -           1         
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir_2_a_add30               cycloneive_lcell_comb                    cin            In      -         7.943       -         
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir_2_a_add30               cycloneive_lcell_comb                    cout           Out     0.066     8.009       -         
prod_ir_2_a_carry_30                                                  Net                                      -              -       0.000     -           1         
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir_2_a_add31               cycloneive_lcell_comb                    cin            In      -         8.009       -         
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir_2_a_add31               cycloneive_lcell_comb                    cout           Out     0.066     8.075       -         
prod_ir_2_a_carry_31                                                  Net                                      -              -       0.000     -           1         
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir_2_a_add32               cycloneive_lcell_comb                    cin            In      -         8.075       -         
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir_2_a_add32               cycloneive_lcell_comb                    cout           Out     0.066     8.141       -         
prod_ir_2_a_carry_32                                                  Net                                      -              -       0.000     -           1         
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir_2_a_add33               cycloneive_lcell_comb                    cin            In      -         8.141       -         
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir_2_a_add33               cycloneive_lcell_comb                    cout           Out     0.066     8.207       -         
prod_ir_2_a_carry_33                                                  Net                                      -              -       0.000     -           1         
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir_2_a_add34               cycloneive_lcell_comb                    cin            In      -         8.207       -         
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir_2_a_add34               cycloneive_lcell_comb                    cout           Out     0.066     8.273       -         
prod_ir_2_a_carry_34                                                  Net                                      -              -       0.000     -           1         
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir_2_a_add35               cycloneive_lcell_comb                    cin            In      -         8.273       -         
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir_2_a_add35               cycloneive_lcell_comb                    cout           Out     0.066     8.339       -         
prod_ir_2_a_carry_35                                                  Net                                      -              -       0.000     -           1         
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir_2_a_add36               cycloneive_lcell_comb                    cin            In      -         8.339       -         
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir_2_a_add36               cycloneive_lcell_comb                    cout           Out     0.066     8.405       -         
prod_ir_2_a_carry_36                                                  Net                                      -              -       0.000     -           1         
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir_2_a_add37               cycloneive_lcell_comb                    cin            In      -         8.405       -         
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir_2_a_add37               cycloneive_lcell_comb                    cout           Out     0.066     8.471       -         
prod_ir_2_a_carry_37                                                  Net                                      -              -       0.000     -           1         
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir_2_a_add38               cycloneive_lcell_comb                    cin            In      -         8.471       -         
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir_2_a_add38               cycloneive_lcell_comb                    cout           Out     0.066     8.537       -         
prod_ir_2_a_carry_38                                                  Net                                      -              -       0.000     -           1         
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir_2_a_add39               cycloneive_lcell_comb                    cin            In      -         8.537       -         
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir_2_a_add39               cycloneive_lcell_comb                    cout           Out     0.066     8.603       -         
prod_ir_2_a_carry_39                                                  Net                                      -              -       0.000     -           1         
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir_2_a_add40               cycloneive_lcell_comb                    cin            In      -         8.603       -         
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir_2_a_add40               cycloneive_lcell_comb                    cout           Out     0.066     8.669       -         
prod_ir_2_a_carry_40                                                  Net                                      -              -       0.000     -           1         
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir_2_a_add41               cycloneive_lcell_comb                    cin            In      -         8.669       -         
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir_2_a_add41               cycloneive_lcell_comb                    cout           Out     0.066     8.735       -         
prod_ir_2_a_carry_41                                                  Net                                      -              -       0.000     -           1         
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir_2_a_add42               cycloneive_lcell_comb                    cin            In      -         8.735       -         
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir_2_a_add42               cycloneive_lcell_comb                    cout           Out     0.066     8.801       -         
prod_ir_2_a_carry_42                                                  Net                                      -              -       0.000     -           1         
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir_2_a_add43               cycloneive_lcell_comb                    cin            In      -         8.801       -         
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir_2_a_add43               cycloneive_lcell_comb                    cout           Out     0.066     8.867       -         
prod_ir_2_a_carry_43                                                  Net                                      -              -       0.000     -           1         
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir_2_a_add44               cycloneive_lcell_comb                    cin            In      -         8.867       -         
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir_2_a_add44               cycloneive_lcell_comb                    cout           Out     0.066     8.933       -         
prod_ir_2_a_carry_44                                                  Net                                      -              -       0.000     -           1         
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir_2_a_add45               cycloneive_lcell_comb                    cin            In      -         8.933       -         
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir_2_a_add45               cycloneive_lcell_comb                    cout           Out     0.066     8.999       -         
prod_ir_2_a_carry_45                                                  Net                                      -              -       0.000     -           1         
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir_2_a_add46               cycloneive_lcell_comb                    cin            In      -         8.999       -         
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir_2_a_add46               cycloneive_lcell_comb                    cout           Out     0.066     9.065       -         
prod_ir_2_a_carry_46                                                  Net                                      -              -       0.000     -           1         
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir_RNO[47]                 cycloneive_lcell_comb                    cin            In      -         9.065       -         
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir_RNO[47]                 cycloneive_lcell_comb                    combout        Out     0.000     9.065       -         
prod_ir_2_a_add47                                                     Net                                      -              -       0.000     -           1         
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir[47]                     dffeas                                   d              In      -         9.065       -         
======================================================================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 8.538 is 6.966(81.6%) logic and 1.572(18.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 2: 
      Requested Period:                      7.257
    - Setup time:                            0.086
    + Intrinsic clock delay:                 0.613
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.784

    - Propagation time:                      8.452
    - Intrinsic clock delay:                 0.613
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.281

    Number of logic level(s):                31
    Starting point:                          gen_stages\[2\]\.stage_inst.mult_inst.w_real_q[10] / q
    Ending point:                            gen_stages\[2\]\.stage_inst.mult_inst.prod_ir[47] / d
    The start point is clocked by            fft_top|clk [rising] on pin clk
    The end   point is clocked by            fft_top|clk [rising] on pin clk

Instance / Net                                                                                                 Pin            Pin               Arrival     No. of    
Name                                                                  Type                                     Name           Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
gen_stages\[2\]\.stage_inst.mult_inst.w_real_q[10]                    dffeas                                   q              Out     0.232     0.845       -         
w_real_q[10]                                                          Net                                      -              -       0.637     -           20        
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir_2_ml_muladd_0[33:0]     fft_top_SYN_MULT_ADD_1_18_16_34_0_23     datab[13]      In      -         1.482       -         
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir_2_ml_muladd_0[33:0]     fft_top_SYN_MULT_ADD_1_18_16_34_0_23     result[18]     Out     4.302     5.784       -         
prod_ir_2_ml_20_F[18]                                                 Net                                      -              -       0.935     -           1         
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir_2_a_add18               cycloneive_lcell_comb                    dataa          In      -         6.719       -         
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir_2_a_add18               cycloneive_lcell_comb                    cout           Out     0.498     7.217       -         
prod_ir_2_a_carry_18                                                  Net                                      -              -       0.000     -           1         
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir_2_a_add19               cycloneive_lcell_comb                    cin            In      -         7.217       -         
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir_2_a_add19               cycloneive_lcell_comb                    cout           Out     0.066     7.283       -         
prod_ir_2_a_carry_19                                                  Net                                      -              -       0.000     -           1         
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir_2_a_add20               cycloneive_lcell_comb                    cin            In      -         7.283       -         
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir_2_a_add20               cycloneive_lcell_comb                    cout           Out     0.066     7.349       -         
prod_ir_2_a_carry_20                                                  Net                                      -              -       0.000     -           1         
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir_2_a_add21               cycloneive_lcell_comb                    cin            In      -         7.349       -         
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir_2_a_add21               cycloneive_lcell_comb                    cout           Out     0.066     7.415       -         
prod_ir_2_a_carry_21                                                  Net                                      -              -       0.000     -           1         
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir_2_a_add22               cycloneive_lcell_comb                    cin            In      -         7.415       -         
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir_2_a_add22               cycloneive_lcell_comb                    cout           Out     0.066     7.481       -         
prod_ir_2_a_carry_22                                                  Net                                      -              -       0.000     -           1         
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir_2_a_add23               cycloneive_lcell_comb                    cin            In      -         7.481       -         
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir_2_a_add23               cycloneive_lcell_comb                    cout           Out     0.066     7.547       -         
prod_ir_2_a_carry_23                                                  Net                                      -              -       0.000     -           1         
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir_2_a_add24               cycloneive_lcell_comb                    cin            In      -         7.547       -         
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir_2_a_add24               cycloneive_lcell_comb                    cout           Out     0.066     7.613       -         
prod_ir_2_a_carry_24                                                  Net                                      -              -       0.000     -           1         
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir_2_a_add25               cycloneive_lcell_comb                    cin            In      -         7.613       -         
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir_2_a_add25               cycloneive_lcell_comb                    cout           Out     0.066     7.679       -         
prod_ir_2_a_carry_25                                                  Net                                      -              -       0.000     -           1         
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir_2_a_add26               cycloneive_lcell_comb                    cin            In      -         7.679       -         
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir_2_a_add26               cycloneive_lcell_comb                    cout           Out     0.066     7.745       -         
prod_ir_2_a_carry_26                                                  Net                                      -              -       0.000     -           1         
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir_2_a_add27               cycloneive_lcell_comb                    cin            In      -         7.745       -         
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir_2_a_add27               cycloneive_lcell_comb                    cout           Out     0.066     7.811       -         
prod_ir_2_a_carry_27                                                  Net                                      -              -       0.000     -           1         
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir_2_a_add28               cycloneive_lcell_comb                    cin            In      -         7.811       -         
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir_2_a_add28               cycloneive_lcell_comb                    cout           Out     0.066     7.877       -         
prod_ir_2_a_carry_28                                                  Net                                      -              -       0.000     -           1         
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir_2_a_add29               cycloneive_lcell_comb                    cin            In      -         7.877       -         
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir_2_a_add29               cycloneive_lcell_comb                    cout           Out     0.066     7.943       -         
prod_ir_2_a_carry_29                                                  Net                                      -              -       0.000     -           1         
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir_2_a_add30               cycloneive_lcell_comb                    cin            In      -         7.943       -         
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir_2_a_add30               cycloneive_lcell_comb                    cout           Out     0.066     8.009       -         
prod_ir_2_a_carry_30                                                  Net                                      -              -       0.000     -           1         
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir_2_a_add31               cycloneive_lcell_comb                    cin            In      -         8.009       -         
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir_2_a_add31               cycloneive_lcell_comb                    cout           Out     0.066     8.075       -         
prod_ir_2_a_carry_31                                                  Net                                      -              -       0.000     -           1         
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir_2_a_add32               cycloneive_lcell_comb                    cin            In      -         8.075       -         
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir_2_a_add32               cycloneive_lcell_comb                    cout           Out     0.066     8.141       -         
prod_ir_2_a_carry_32                                                  Net                                      -              -       0.000     -           1         
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir_2_a_add33               cycloneive_lcell_comb                    cin            In      -         8.141       -         
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir_2_a_add33               cycloneive_lcell_comb                    cout           Out     0.066     8.207       -         
prod_ir_2_a_carry_33                                                  Net                                      -              -       0.000     -           1         
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir_2_a_add34               cycloneive_lcell_comb                    cin            In      -         8.207       -         
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir_2_a_add34               cycloneive_lcell_comb                    cout           Out     0.066     8.273       -         
prod_ir_2_a_carry_34                                                  Net                                      -              -       0.000     -           1         
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir_2_a_add35               cycloneive_lcell_comb                    cin            In      -         8.273       -         
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir_2_a_add35               cycloneive_lcell_comb                    cout           Out     0.066     8.339       -         
prod_ir_2_a_carry_35                                                  Net                                      -              -       0.000     -           1         
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir_2_a_add36               cycloneive_lcell_comb                    cin            In      -         8.339       -         
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir_2_a_add36               cycloneive_lcell_comb                    cout           Out     0.066     8.405       -         
prod_ir_2_a_carry_36                                                  Net                                      -              -       0.000     -           1         
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir_2_a_add37               cycloneive_lcell_comb                    cin            In      -         8.405       -         
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir_2_a_add37               cycloneive_lcell_comb                    cout           Out     0.066     8.471       -         
prod_ir_2_a_carry_37                                                  Net                                      -              -       0.000     -           1         
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir_2_a_add38               cycloneive_lcell_comb                    cin            In      -         8.471       -         
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir_2_a_add38               cycloneive_lcell_comb                    cout           Out     0.066     8.537       -         
prod_ir_2_a_carry_38                                                  Net                                      -              -       0.000     -           1         
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir_2_a_add39               cycloneive_lcell_comb                    cin            In      -         8.537       -         
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir_2_a_add39               cycloneive_lcell_comb                    cout           Out     0.066     8.603       -         
prod_ir_2_a_carry_39                                                  Net                                      -              -       0.000     -           1         
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir_2_a_add40               cycloneive_lcell_comb                    cin            In      -         8.603       -         
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir_2_a_add40               cycloneive_lcell_comb                    cout           Out     0.066     8.669       -         
prod_ir_2_a_carry_40                                                  Net                                      -              -       0.000     -           1         
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir_2_a_add41               cycloneive_lcell_comb                    cin            In      -         8.669       -         
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir_2_a_add41               cycloneive_lcell_comb                    cout           Out     0.066     8.735       -         
prod_ir_2_a_carry_41                                                  Net                                      -              -       0.000     -           1         
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir_2_a_add42               cycloneive_lcell_comb                    cin            In      -         8.735       -         
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir_2_a_add42               cycloneive_lcell_comb                    cout           Out     0.066     8.801       -         
prod_ir_2_a_carry_42                                                  Net                                      -              -       0.000     -           1         
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir_2_a_add43               cycloneive_lcell_comb                    cin            In      -         8.801       -         
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir_2_a_add43               cycloneive_lcell_comb                    cout           Out     0.066     8.867       -         
prod_ir_2_a_carry_43                                                  Net                                      -              -       0.000     -           1         
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir_2_a_add44               cycloneive_lcell_comb                    cin            In      -         8.867       -         
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir_2_a_add44               cycloneive_lcell_comb                    cout           Out     0.066     8.933       -         
prod_ir_2_a_carry_44                                                  Net                                      -              -       0.000     -           1         
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir_2_a_add45               cycloneive_lcell_comb                    cin            In      -         8.933       -         
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir_2_a_add45               cycloneive_lcell_comb                    cout           Out     0.066     8.999       -         
prod_ir_2_a_carry_45                                                  Net                                      -              -       0.000     -           1         
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir_2_a_add46               cycloneive_lcell_comb                    cin            In      -         8.999       -         
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir_2_a_add46               cycloneive_lcell_comb                    cout           Out     0.066     9.065       -         
prod_ir_2_a_carry_46                                                  Net                                      -              -       0.000     -           1         
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir_RNO[47]                 cycloneive_lcell_comb                    cin            In      -         9.065       -         
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir_RNO[47]                 cycloneive_lcell_comb                    combout        Out     0.000     9.065       -         
prod_ir_2_a_add47                                                     Net                                      -              -       0.000     -           1         
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir[47]                     dffeas                                   d              In      -         9.065       -         
======================================================================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 8.538 is 6.966(81.6%) logic and 1.572(18.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 3: 
      Requested Period:                      7.257
    - Setup time:                            0.086
    + Intrinsic clock delay:                 0.613
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.784

    - Propagation time:                      8.452
    - Intrinsic clock delay:                 0.613
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.281

    Number of logic level(s):                31
    Starting point:                          gen_stages\[2\]\.stage_inst.mult_inst.w_real_q[10] / q
    Ending point:                            gen_stages\[2\]\.stage_inst.mult_inst.prod_ir[47] / d
    The start point is clocked by            fft_top|clk [rising] on pin clk
    The end   point is clocked by            fft_top|clk [rising] on pin clk

Instance / Net                                                                                                 Pin            Pin               Arrival     No. of    
Name                                                                  Type                                     Name           Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
gen_stages\[2\]\.stage_inst.mult_inst.w_real_q[10]                    dffeas                                   q              Out     0.232     0.845       -         
w_real_q[10]                                                          Net                                      -              -       0.637     -           20        
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir_2_ml_muladd_0[33:0]     fft_top_SYN_MULT_ADD_1_18_16_34_0_23     datab[11]      In      -         1.482       -         
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir_2_ml_muladd_0[33:0]     fft_top_SYN_MULT_ADD_1_18_16_34_0_23     result[18]     Out     4.302     5.784       -         
prod_ir_2_ml_20_F[18]                                                 Net                                      -              -       0.935     -           1         
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir_2_a_add18               cycloneive_lcell_comb                    dataa          In      -         6.719       -         
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir_2_a_add18               cycloneive_lcell_comb                    cout           Out     0.498     7.217       -         
prod_ir_2_a_carry_18                                                  Net                                      -              -       0.000     -           1         
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir_2_a_add19               cycloneive_lcell_comb                    cin            In      -         7.217       -         
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir_2_a_add19               cycloneive_lcell_comb                    cout           Out     0.066     7.283       -         
prod_ir_2_a_carry_19                                                  Net                                      -              -       0.000     -           1         
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir_2_a_add20               cycloneive_lcell_comb                    cin            In      -         7.283       -         
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir_2_a_add20               cycloneive_lcell_comb                    cout           Out     0.066     7.349       -         
prod_ir_2_a_carry_20                                                  Net                                      -              -       0.000     -           1         
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir_2_a_add21               cycloneive_lcell_comb                    cin            In      -         7.349       -         
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir_2_a_add21               cycloneive_lcell_comb                    cout           Out     0.066     7.415       -         
prod_ir_2_a_carry_21                                                  Net                                      -              -       0.000     -           1         
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir_2_a_add22               cycloneive_lcell_comb                    cin            In      -         7.415       -         
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir_2_a_add22               cycloneive_lcell_comb                    cout           Out     0.066     7.481       -         
prod_ir_2_a_carry_22                                                  Net                                      -              -       0.000     -           1         
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir_2_a_add23               cycloneive_lcell_comb                    cin            In      -         7.481       -         
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir_2_a_add23               cycloneive_lcell_comb                    cout           Out     0.066     7.547       -         
prod_ir_2_a_carry_23                                                  Net                                      -              -       0.000     -           1         
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir_2_a_add24               cycloneive_lcell_comb                    cin            In      -         7.547       -         
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir_2_a_add24               cycloneive_lcell_comb                    cout           Out     0.066     7.613       -         
prod_ir_2_a_carry_24                                                  Net                                      -              -       0.000     -           1         
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir_2_a_add25               cycloneive_lcell_comb                    cin            In      -         7.613       -         
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir_2_a_add25               cycloneive_lcell_comb                    cout           Out     0.066     7.679       -         
prod_ir_2_a_carry_25                                                  Net                                      -              -       0.000     -           1         
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir_2_a_add26               cycloneive_lcell_comb                    cin            In      -         7.679       -         
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir_2_a_add26               cycloneive_lcell_comb                    cout           Out     0.066     7.745       -         
prod_ir_2_a_carry_26                                                  Net                                      -              -       0.000     -           1         
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir_2_a_add27               cycloneive_lcell_comb                    cin            In      -         7.745       -         
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir_2_a_add27               cycloneive_lcell_comb                    cout           Out     0.066     7.811       -         
prod_ir_2_a_carry_27                                                  Net                                      -              -       0.000     -           1         
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir_2_a_add28               cycloneive_lcell_comb                    cin            In      -         7.811       -         
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir_2_a_add28               cycloneive_lcell_comb                    cout           Out     0.066     7.877       -         
prod_ir_2_a_carry_28                                                  Net                                      -              -       0.000     -           1         
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir_2_a_add29               cycloneive_lcell_comb                    cin            In      -         7.877       -         
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir_2_a_add29               cycloneive_lcell_comb                    cout           Out     0.066     7.943       -         
prod_ir_2_a_carry_29                                                  Net                                      -              -       0.000     -           1         
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir_2_a_add30               cycloneive_lcell_comb                    cin            In      -         7.943       -         
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir_2_a_add30               cycloneive_lcell_comb                    cout           Out     0.066     8.009       -         
prod_ir_2_a_carry_30                                                  Net                                      -              -       0.000     -           1         
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir_2_a_add31               cycloneive_lcell_comb                    cin            In      -         8.009       -         
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir_2_a_add31               cycloneive_lcell_comb                    cout           Out     0.066     8.075       -         
prod_ir_2_a_carry_31                                                  Net                                      -              -       0.000     -           1         
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir_2_a_add32               cycloneive_lcell_comb                    cin            In      -         8.075       -         
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir_2_a_add32               cycloneive_lcell_comb                    cout           Out     0.066     8.141       -         
prod_ir_2_a_carry_32                                                  Net                                      -              -       0.000     -           1         
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir_2_a_add33               cycloneive_lcell_comb                    cin            In      -         8.141       -         
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir_2_a_add33               cycloneive_lcell_comb                    cout           Out     0.066     8.207       -         
prod_ir_2_a_carry_33                                                  Net                                      -              -       0.000     -           1         
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir_2_a_add34               cycloneive_lcell_comb                    cin            In      -         8.207       -         
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir_2_a_add34               cycloneive_lcell_comb                    cout           Out     0.066     8.273       -         
prod_ir_2_a_carry_34                                                  Net                                      -              -       0.000     -           1         
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir_2_a_add35               cycloneive_lcell_comb                    cin            In      -         8.273       -         
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir_2_a_add35               cycloneive_lcell_comb                    cout           Out     0.066     8.339       -         
prod_ir_2_a_carry_35                                                  Net                                      -              -       0.000     -           1         
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir_2_a_add36               cycloneive_lcell_comb                    cin            In      -         8.339       -         
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir_2_a_add36               cycloneive_lcell_comb                    cout           Out     0.066     8.405       -         
prod_ir_2_a_carry_36                                                  Net                                      -              -       0.000     -           1         
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir_2_a_add37               cycloneive_lcell_comb                    cin            In      -         8.405       -         
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir_2_a_add37               cycloneive_lcell_comb                    cout           Out     0.066     8.471       -         
prod_ir_2_a_carry_37                                                  Net                                      -              -       0.000     -           1         
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir_2_a_add38               cycloneive_lcell_comb                    cin            In      -         8.471       -         
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir_2_a_add38               cycloneive_lcell_comb                    cout           Out     0.066     8.537       -         
prod_ir_2_a_carry_38                                                  Net                                      -              -       0.000     -           1         
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir_2_a_add39               cycloneive_lcell_comb                    cin            In      -         8.537       -         
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir_2_a_add39               cycloneive_lcell_comb                    cout           Out     0.066     8.603       -         
prod_ir_2_a_carry_39                                                  Net                                      -              -       0.000     -           1         
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir_2_a_add40               cycloneive_lcell_comb                    cin            In      -         8.603       -         
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir_2_a_add40               cycloneive_lcell_comb                    cout           Out     0.066     8.669       -         
prod_ir_2_a_carry_40                                                  Net                                      -              -       0.000     -           1         
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir_2_a_add41               cycloneive_lcell_comb                    cin            In      -         8.669       -         
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir_2_a_add41               cycloneive_lcell_comb                    cout           Out     0.066     8.735       -         
prod_ir_2_a_carry_41                                                  Net                                      -              -       0.000     -           1         
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir_2_a_add42               cycloneive_lcell_comb                    cin            In      -         8.735       -         
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir_2_a_add42               cycloneive_lcell_comb                    cout           Out     0.066     8.801       -         
prod_ir_2_a_carry_42                                                  Net                                      -              -       0.000     -           1         
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir_2_a_add43               cycloneive_lcell_comb                    cin            In      -         8.801       -         
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir_2_a_add43               cycloneive_lcell_comb                    cout           Out     0.066     8.867       -         
prod_ir_2_a_carry_43                                                  Net                                      -              -       0.000     -           1         
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir_2_a_add44               cycloneive_lcell_comb                    cin            In      -         8.867       -         
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir_2_a_add44               cycloneive_lcell_comb                    cout           Out     0.066     8.933       -         
prod_ir_2_a_carry_44                                                  Net                                      -              -       0.000     -           1         
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir_2_a_add45               cycloneive_lcell_comb                    cin            In      -         8.933       -         
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir_2_a_add45               cycloneive_lcell_comb                    cout           Out     0.066     8.999       -         
prod_ir_2_a_carry_45                                                  Net                                      -              -       0.000     -           1         
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir_2_a_add46               cycloneive_lcell_comb                    cin            In      -         8.999       -         
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir_2_a_add46               cycloneive_lcell_comb                    cout           Out     0.066     9.065       -         
prod_ir_2_a_carry_46                                                  Net                                      -              -       0.000     -           1         
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir_RNO[47]                 cycloneive_lcell_comb                    cin            In      -         9.065       -         
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir_RNO[47]                 cycloneive_lcell_comb                    combout        Out     0.000     9.065       -         
prod_ir_2_a_add47                                                     Net                                      -              -       0.000     -           1         
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir[47]                     dffeas                                   d              In      -         9.065       -         
======================================================================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 8.538 is 6.966(81.6%) logic and 1.572(18.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 4: 
      Requested Period:                      7.257
    - Setup time:                            0.086
    + Intrinsic clock delay:                 0.613
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.784

    - Propagation time:                      8.452
    - Intrinsic clock delay:                 0.613
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.281

    Number of logic level(s):                31
    Starting point:                          gen_stages\[2\]\.stage_inst.mult_inst.w_real_q[10] / q
    Ending point:                            gen_stages\[2\]\.stage_inst.mult_inst.prod_ir[47] / d
    The start point is clocked by            fft_top|clk [rising] on pin clk
    The end   point is clocked by            fft_top|clk [rising] on pin clk

Instance / Net                                                                                                 Pin            Pin               Arrival     No. of    
Name                                                                  Type                                     Name           Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
gen_stages\[2\]\.stage_inst.mult_inst.w_real_q[10]                    dffeas                                   q              Out     0.232     0.845       -         
w_real_q[10]                                                          Net                                      -              -       0.637     -           20        
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir_2_ml_muladd_0[33:0]     fft_top_SYN_MULT_ADD_1_18_16_34_0_23     datab[10]      In      -         1.482       -         
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir_2_ml_muladd_0[33:0]     fft_top_SYN_MULT_ADD_1_18_16_34_0_23     result[18]     Out     4.302     5.784       -         
prod_ir_2_ml_20_F[18]                                                 Net                                      -              -       0.935     -           1         
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir_2_a_add18               cycloneive_lcell_comb                    dataa          In      -         6.719       -         
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir_2_a_add18               cycloneive_lcell_comb                    cout           Out     0.498     7.217       -         
prod_ir_2_a_carry_18                                                  Net                                      -              -       0.000     -           1         
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir_2_a_add19               cycloneive_lcell_comb                    cin            In      -         7.217       -         
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir_2_a_add19               cycloneive_lcell_comb                    cout           Out     0.066     7.283       -         
prod_ir_2_a_carry_19                                                  Net                                      -              -       0.000     -           1         
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir_2_a_add20               cycloneive_lcell_comb                    cin            In      -         7.283       -         
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir_2_a_add20               cycloneive_lcell_comb                    cout           Out     0.066     7.349       -         
prod_ir_2_a_carry_20                                                  Net                                      -              -       0.000     -           1         
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir_2_a_add21               cycloneive_lcell_comb                    cin            In      -         7.349       -         
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir_2_a_add21               cycloneive_lcell_comb                    cout           Out     0.066     7.415       -         
prod_ir_2_a_carry_21                                                  Net                                      -              -       0.000     -           1         
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir_2_a_add22               cycloneive_lcell_comb                    cin            In      -         7.415       -         
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir_2_a_add22               cycloneive_lcell_comb                    cout           Out     0.066     7.481       -         
prod_ir_2_a_carry_22                                                  Net                                      -              -       0.000     -           1         
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir_2_a_add23               cycloneive_lcell_comb                    cin            In      -         7.481       -         
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir_2_a_add23               cycloneive_lcell_comb                    cout           Out     0.066     7.547       -         
prod_ir_2_a_carry_23                                                  Net                                      -              -       0.000     -           1         
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir_2_a_add24               cycloneive_lcell_comb                    cin            In      -         7.547       -         
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir_2_a_add24               cycloneive_lcell_comb                    cout           Out     0.066     7.613       -         
prod_ir_2_a_carry_24                                                  Net                                      -              -       0.000     -           1         
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir_2_a_add25               cycloneive_lcell_comb                    cin            In      -         7.613       -         
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir_2_a_add25               cycloneive_lcell_comb                    cout           Out     0.066     7.679       -         
prod_ir_2_a_carry_25                                                  Net                                      -              -       0.000     -           1         
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir_2_a_add26               cycloneive_lcell_comb                    cin            In      -         7.679       -         
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir_2_a_add26               cycloneive_lcell_comb                    cout           Out     0.066     7.745       -         
prod_ir_2_a_carry_26                                                  Net                                      -              -       0.000     -           1         
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir_2_a_add27               cycloneive_lcell_comb                    cin            In      -         7.745       -         
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir_2_a_add27               cycloneive_lcell_comb                    cout           Out     0.066     7.811       -         
prod_ir_2_a_carry_27                                                  Net                                      -              -       0.000     -           1         
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir_2_a_add28               cycloneive_lcell_comb                    cin            In      -         7.811       -         
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir_2_a_add28               cycloneive_lcell_comb                    cout           Out     0.066     7.877       -         
prod_ir_2_a_carry_28                                                  Net                                      -              -       0.000     -           1         
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir_2_a_add29               cycloneive_lcell_comb                    cin            In      -         7.877       -         
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir_2_a_add29               cycloneive_lcell_comb                    cout           Out     0.066     7.943       -         
prod_ir_2_a_carry_29                                                  Net                                      -              -       0.000     -           1         
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir_2_a_add30               cycloneive_lcell_comb                    cin            In      -         7.943       -         
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir_2_a_add30               cycloneive_lcell_comb                    cout           Out     0.066     8.009       -         
prod_ir_2_a_carry_30                                                  Net                                      -              -       0.000     -           1         
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir_2_a_add31               cycloneive_lcell_comb                    cin            In      -         8.009       -         
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir_2_a_add31               cycloneive_lcell_comb                    cout           Out     0.066     8.075       -         
prod_ir_2_a_carry_31                                                  Net                                      -              -       0.000     -           1         
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir_2_a_add32               cycloneive_lcell_comb                    cin            In      -         8.075       -         
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir_2_a_add32               cycloneive_lcell_comb                    cout           Out     0.066     8.141       -         
prod_ir_2_a_carry_32                                                  Net                                      -              -       0.000     -           1         
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir_2_a_add33               cycloneive_lcell_comb                    cin            In      -         8.141       -         
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir_2_a_add33               cycloneive_lcell_comb                    cout           Out     0.066     8.207       -         
prod_ir_2_a_carry_33                                                  Net                                      -              -       0.000     -           1         
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir_2_a_add34               cycloneive_lcell_comb                    cin            In      -         8.207       -         
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir_2_a_add34               cycloneive_lcell_comb                    cout           Out     0.066     8.273       -         
prod_ir_2_a_carry_34                                                  Net                                      -              -       0.000     -           1         
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir_2_a_add35               cycloneive_lcell_comb                    cin            In      -         8.273       -         
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir_2_a_add35               cycloneive_lcell_comb                    cout           Out     0.066     8.339       -         
prod_ir_2_a_carry_35                                                  Net                                      -              -       0.000     -           1         
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir_2_a_add36               cycloneive_lcell_comb                    cin            In      -         8.339       -         
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir_2_a_add36               cycloneive_lcell_comb                    cout           Out     0.066     8.405       -         
prod_ir_2_a_carry_36                                                  Net                                      -              -       0.000     -           1         
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir_2_a_add37               cycloneive_lcell_comb                    cin            In      -         8.405       -         
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir_2_a_add37               cycloneive_lcell_comb                    cout           Out     0.066     8.471       -         
prod_ir_2_a_carry_37                                                  Net                                      -              -       0.000     -           1         
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir_2_a_add38               cycloneive_lcell_comb                    cin            In      -         8.471       -         
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir_2_a_add38               cycloneive_lcell_comb                    cout           Out     0.066     8.537       -         
prod_ir_2_a_carry_38                                                  Net                                      -              -       0.000     -           1         
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir_2_a_add39               cycloneive_lcell_comb                    cin            In      -         8.537       -         
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir_2_a_add39               cycloneive_lcell_comb                    cout           Out     0.066     8.603       -         
prod_ir_2_a_carry_39                                                  Net                                      -              -       0.000     -           1         
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir_2_a_add40               cycloneive_lcell_comb                    cin            In      -         8.603       -         
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir_2_a_add40               cycloneive_lcell_comb                    cout           Out     0.066     8.669       -         
prod_ir_2_a_carry_40                                                  Net                                      -              -       0.000     -           1         
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir_2_a_add41               cycloneive_lcell_comb                    cin            In      -         8.669       -         
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir_2_a_add41               cycloneive_lcell_comb                    cout           Out     0.066     8.735       -         
prod_ir_2_a_carry_41                                                  Net                                      -              -       0.000     -           1         
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir_2_a_add42               cycloneive_lcell_comb                    cin            In      -         8.735       -         
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir_2_a_add42               cycloneive_lcell_comb                    cout           Out     0.066     8.801       -         
prod_ir_2_a_carry_42                                                  Net                                      -              -       0.000     -           1         
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir_2_a_add43               cycloneive_lcell_comb                    cin            In      -         8.801       -         
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir_2_a_add43               cycloneive_lcell_comb                    cout           Out     0.066     8.867       -         
prod_ir_2_a_carry_43                                                  Net                                      -              -       0.000     -           1         
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir_2_a_add44               cycloneive_lcell_comb                    cin            In      -         8.867       -         
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir_2_a_add44               cycloneive_lcell_comb                    cout           Out     0.066     8.933       -         
prod_ir_2_a_carry_44                                                  Net                                      -              -       0.000     -           1         
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir_2_a_add45               cycloneive_lcell_comb                    cin            In      -         8.933       -         
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir_2_a_add45               cycloneive_lcell_comb                    cout           Out     0.066     8.999       -         
prod_ir_2_a_carry_45                                                  Net                                      -              -       0.000     -           1         
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir_2_a_add46               cycloneive_lcell_comb                    cin            In      -         8.999       -         
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir_2_a_add46               cycloneive_lcell_comb                    cout           Out     0.066     9.065       -         
prod_ir_2_a_carry_46                                                  Net                                      -              -       0.000     -           1         
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir_RNO[47]                 cycloneive_lcell_comb                    cin            In      -         9.065       -         
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir_RNO[47]                 cycloneive_lcell_comb                    combout        Out     0.000     9.065       -         
prod_ir_2_a_add47                                                     Net                                      -              -       0.000     -           1         
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir[47]                     dffeas                                   d              In      -         9.065       -         
======================================================================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 8.538 is 6.966(81.6%) logic and 1.572(18.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 5: 
      Requested Period:                      7.257
    - Setup time:                            0.086
    + Intrinsic clock delay:                 0.613
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.784

    - Propagation time:                      8.452
    - Intrinsic clock delay:                 0.613
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.281

    Number of logic level(s):                31
    Starting point:                          gen_stages\[2\]\.stage_inst.mult_inst.w_real_q[10] / q
    Ending point:                            gen_stages\[2\]\.stage_inst.mult_inst.prod_ir[47] / d
    The start point is clocked by            fft_top|clk [rising] on pin clk
    The end   point is clocked by            fft_top|clk [rising] on pin clk

Instance / Net                                                                                                 Pin            Pin               Arrival     No. of    
Name                                                                  Type                                     Name           Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
gen_stages\[2\]\.stage_inst.mult_inst.w_real_q[10]                    dffeas                                   q              Out     0.232     0.845       -         
w_real_q[10]                                                          Net                                      -              -       0.637     -           20        
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir_2_ml_muladd_0[33:0]     fft_top_SYN_MULT_ADD_1_18_16_34_0_23     datab[8]       In      -         1.482       -         
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir_2_ml_muladd_0[33:0]     fft_top_SYN_MULT_ADD_1_18_16_34_0_23     result[18]     Out     4.302     5.784       -         
prod_ir_2_ml_20_F[18]                                                 Net                                      -              -       0.935     -           1         
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir_2_a_add18               cycloneive_lcell_comb                    dataa          In      -         6.719       -         
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir_2_a_add18               cycloneive_lcell_comb                    cout           Out     0.498     7.217       -         
prod_ir_2_a_carry_18                                                  Net                                      -              -       0.000     -           1         
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir_2_a_add19               cycloneive_lcell_comb                    cin            In      -         7.217       -         
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir_2_a_add19               cycloneive_lcell_comb                    cout           Out     0.066     7.283       -         
prod_ir_2_a_carry_19                                                  Net                                      -              -       0.000     -           1         
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir_2_a_add20               cycloneive_lcell_comb                    cin            In      -         7.283       -         
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir_2_a_add20               cycloneive_lcell_comb                    cout           Out     0.066     7.349       -         
prod_ir_2_a_carry_20                                                  Net                                      -              -       0.000     -           1         
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir_2_a_add21               cycloneive_lcell_comb                    cin            In      -         7.349       -         
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir_2_a_add21               cycloneive_lcell_comb                    cout           Out     0.066     7.415       -         
prod_ir_2_a_carry_21                                                  Net                                      -              -       0.000     -           1         
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir_2_a_add22               cycloneive_lcell_comb                    cin            In      -         7.415       -         
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir_2_a_add22               cycloneive_lcell_comb                    cout           Out     0.066     7.481       -         
prod_ir_2_a_carry_22                                                  Net                                      -              -       0.000     -           1         
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir_2_a_add23               cycloneive_lcell_comb                    cin            In      -         7.481       -         
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir_2_a_add23               cycloneive_lcell_comb                    cout           Out     0.066     7.547       -         
prod_ir_2_a_carry_23                                                  Net                                      -              -       0.000     -           1         
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir_2_a_add24               cycloneive_lcell_comb                    cin            In      -         7.547       -         
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir_2_a_add24               cycloneive_lcell_comb                    cout           Out     0.066     7.613       -         
prod_ir_2_a_carry_24                                                  Net                                      -              -       0.000     -           1         
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir_2_a_add25               cycloneive_lcell_comb                    cin            In      -         7.613       -         
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir_2_a_add25               cycloneive_lcell_comb                    cout           Out     0.066     7.679       -         
prod_ir_2_a_carry_25                                                  Net                                      -              -       0.000     -           1         
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir_2_a_add26               cycloneive_lcell_comb                    cin            In      -         7.679       -         
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir_2_a_add26               cycloneive_lcell_comb                    cout           Out     0.066     7.745       -         
prod_ir_2_a_carry_26                                                  Net                                      -              -       0.000     -           1         
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir_2_a_add27               cycloneive_lcell_comb                    cin            In      -         7.745       -         
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir_2_a_add27               cycloneive_lcell_comb                    cout           Out     0.066     7.811       -         
prod_ir_2_a_carry_27                                                  Net                                      -              -       0.000     -           1         
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir_2_a_add28               cycloneive_lcell_comb                    cin            In      -         7.811       -         
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir_2_a_add28               cycloneive_lcell_comb                    cout           Out     0.066     7.877       -         
prod_ir_2_a_carry_28                                                  Net                                      -              -       0.000     -           1         
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir_2_a_add29               cycloneive_lcell_comb                    cin            In      -         7.877       -         
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir_2_a_add29               cycloneive_lcell_comb                    cout           Out     0.066     7.943       -         
prod_ir_2_a_carry_29                                                  Net                                      -              -       0.000     -           1         
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir_2_a_add30               cycloneive_lcell_comb                    cin            In      -         7.943       -         
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir_2_a_add30               cycloneive_lcell_comb                    cout           Out     0.066     8.009       -         
prod_ir_2_a_carry_30                                                  Net                                      -              -       0.000     -           1         
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir_2_a_add31               cycloneive_lcell_comb                    cin            In      -         8.009       -         
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir_2_a_add31               cycloneive_lcell_comb                    cout           Out     0.066     8.075       -         
prod_ir_2_a_carry_31                                                  Net                                      -              -       0.000     -           1         
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir_2_a_add32               cycloneive_lcell_comb                    cin            In      -         8.075       -         
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir_2_a_add32               cycloneive_lcell_comb                    cout           Out     0.066     8.141       -         
prod_ir_2_a_carry_32                                                  Net                                      -              -       0.000     -           1         
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir_2_a_add33               cycloneive_lcell_comb                    cin            In      -         8.141       -         
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir_2_a_add33               cycloneive_lcell_comb                    cout           Out     0.066     8.207       -         
prod_ir_2_a_carry_33                                                  Net                                      -              -       0.000     -           1         
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir_2_a_add34               cycloneive_lcell_comb                    cin            In      -         8.207       -         
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir_2_a_add34               cycloneive_lcell_comb                    cout           Out     0.066     8.273       -         
prod_ir_2_a_carry_34                                                  Net                                      -              -       0.000     -           1         
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir_2_a_add35               cycloneive_lcell_comb                    cin            In      -         8.273       -         
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir_2_a_add35               cycloneive_lcell_comb                    cout           Out     0.066     8.339       -         
prod_ir_2_a_carry_35                                                  Net                                      -              -       0.000     -           1         
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir_2_a_add36               cycloneive_lcell_comb                    cin            In      -         8.339       -         
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir_2_a_add36               cycloneive_lcell_comb                    cout           Out     0.066     8.405       -         
prod_ir_2_a_carry_36                                                  Net                                      -              -       0.000     -           1         
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir_2_a_add37               cycloneive_lcell_comb                    cin            In      -         8.405       -         
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir_2_a_add37               cycloneive_lcell_comb                    cout           Out     0.066     8.471       -         
prod_ir_2_a_carry_37                                                  Net                                      -              -       0.000     -           1         
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir_2_a_add38               cycloneive_lcell_comb                    cin            In      -         8.471       -         
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir_2_a_add38               cycloneive_lcell_comb                    cout           Out     0.066     8.537       -         
prod_ir_2_a_carry_38                                                  Net                                      -              -       0.000     -           1         
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir_2_a_add39               cycloneive_lcell_comb                    cin            In      -         8.537       -         
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir_2_a_add39               cycloneive_lcell_comb                    cout           Out     0.066     8.603       -         
prod_ir_2_a_carry_39                                                  Net                                      -              -       0.000     -           1         
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir_2_a_add40               cycloneive_lcell_comb                    cin            In      -         8.603       -         
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir_2_a_add40               cycloneive_lcell_comb                    cout           Out     0.066     8.669       -         
prod_ir_2_a_carry_40                                                  Net                                      -              -       0.000     -           1         
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir_2_a_add41               cycloneive_lcell_comb                    cin            In      -         8.669       -         
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir_2_a_add41               cycloneive_lcell_comb                    cout           Out     0.066     8.735       -         
prod_ir_2_a_carry_41                                                  Net                                      -              -       0.000     -           1         
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir_2_a_add42               cycloneive_lcell_comb                    cin            In      -         8.735       -         
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir_2_a_add42               cycloneive_lcell_comb                    cout           Out     0.066     8.801       -         
prod_ir_2_a_carry_42                                                  Net                                      -              -       0.000     -           1         
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir_2_a_add43               cycloneive_lcell_comb                    cin            In      -         8.801       -         
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir_2_a_add43               cycloneive_lcell_comb                    cout           Out     0.066     8.867       -         
prod_ir_2_a_carry_43                                                  Net                                      -              -       0.000     -           1         
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir_2_a_add44               cycloneive_lcell_comb                    cin            In      -         8.867       -         
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir_2_a_add44               cycloneive_lcell_comb                    cout           Out     0.066     8.933       -         
prod_ir_2_a_carry_44                                                  Net                                      -              -       0.000     -           1         
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir_2_a_add45               cycloneive_lcell_comb                    cin            In      -         8.933       -         
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir_2_a_add45               cycloneive_lcell_comb                    cout           Out     0.066     8.999       -         
prod_ir_2_a_carry_45                                                  Net                                      -              -       0.000     -           1         
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir_2_a_add46               cycloneive_lcell_comb                    cin            In      -         8.999       -         
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir_2_a_add46               cycloneive_lcell_comb                    cout           Out     0.066     9.065       -         
prod_ir_2_a_carry_46                                                  Net                                      -              -       0.000     -           1         
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir_RNO[47]                 cycloneive_lcell_comb                    cin            In      -         9.065       -         
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir_RNO[47]                 cycloneive_lcell_comb                    combout        Out     0.000     9.065       -         
prod_ir_2_a_add47                                                     Net                                      -              -       0.000     -           1         
gen_stages\[2\]\.stage_inst.mult_inst.prod_ir[47]                     dffeas                                   d              In      -         9.065       -         
======================================================================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 8.538 is 6.966(81.6%) logic and 1.572(18.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:13s; CPU Time elapsed 0h:00m:12s; Memory used current: 156MB peak: 159MB)


Finished timing report (Real Time elapsed 0h:00m:13s; CPU Time elapsed 0h:00m:12s; Memory used current: 156MB peak: 159MB)

<a name=areaReport106></a>##### START OF AREA REPORT #####[</a>
Design view:work.fft_top(verilog)
Selecting part EP4CE115F23C7
@N:<a href="@N:FA174:@XP_HELP">FA174</a> : <!@TM:1771972171> | The following device usage report estimates place and route data. Please look at the place and route report for final resource usage. 

Total combinational functions 2620 of 114480 ( 2%)
Logic element usage by number of inputs
		  4 input functions 	 150
		  3 input functions 	 331
		  [=2 input functions 	 2139
Logic elements by mode
		  normal mode            557
		  arithmetic mode        2063
Total registers 4069 of 114480 ( 3%)
I/O pins 70 of 529 (13%), total I/O based on largest package of this part.

Number of I/O registers
			Input DDRs    :0
			Output DDRs   :0

DSP.Simple_Multipliers_18_bit: 26
DSP Blocks:     26  (52 nine-bit DSP elements).
DSP Utilization: 9.77% of available 266 blocks (532 nine-bit).
ShiftTap:       0  (0 registers)
Ena:             1632
Sload:           640
Sclr:            288
Total ESB:      3072 bits 

##### END OF AREA REPORT #####]

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:13s; CPU Time elapsed 0h:00m:12s; Memory used current: 45MB peak: 159MB)

Process took 0h:00m:13s realtime, 0h:00m:12s cputime
# Tue Feb 24 16:29:31 2026

###########################################################]

</pre></samp></body></html>
