<div id="pf174" class="pf w0 h0" data-page-no="174"><div class="pc pc174 w0 h0"><img class="bi x0 y8 w3 h5" alt="" src="bg174.png"/><div class="t m0 x9 h1b y2d7 ff1 fsc fc0 sc0 ls0 ws0">24.3.1<span class="_ _b"> </span>MCG Control 1 Register (MCG_C1)</div><div class="t m0 x9 h7 y1155 ff2 fs4 fc0 sc0 ls0 ws0">Address: 4006_4000h base + 0h offset = 4006_4000h</div><div class="t m0 x81 h1d y1156 ff2 fsd fc0 sc0 ls0 ws284">Bit<span class="_ _165"> </span>7 6 5 4 3 2 1 0</div><div class="t m0 x1 h7 y10fa ff2 fs4 fc0 sc0 ls0 ws323">Read <span class="ws324 ve">CLKS<span class="_ _117"> </span>FRDIV<span class="_ _33"> </span>IREFS<span class="_ _4d"> </span>IRCLKEN IREFSTEN</span></div><div class="t m0 x8b h7 y11e8 ff2 fs4 fc0 sc0 ls0">Write</div><div class="t m0 x12c h7 y5fc ff2 fs4 fc0 sc0 ls0 ws2ab">Reset <span class="ls1c4 ws28a v1b">00000100<span class="_ _19a"></span></span></div><div class="t m0 x26 h9 y20fb ff1 fs2 fc0 sc0 ls0 ws0">MCG_C1 field descriptions</div><div class="t m0 x12c h10 yede ff1 fs4 fc0 sc0 ls0 ws259">Field Description</div><div class="t m0 x1 h7 y11a9 ff2 fs4 fc0 sc0 ls0">7–6</div><div class="t m0 x95 h7 y11aa ff2 fs4 fc0 sc0 ls0">CLKS</div><div class="t m0 x83 h7 y11a9 ff2 fs4 fc0 sc0 ls0 ws0">Clock Source Select</div><div class="t m0 x83 h7 y20fc ff2 fs4 fc0 sc0 ls0 ws0">Selects the clock source for MCGOUTCLK .</div><div class="t m0 x83 h7 y1e7 ff2 fs4 fc0 sc0 ls0 ws0">00<span class="_ _28"> </span>Encoding 0 — Output of FLL or PLL is selected (depends on PLLS control bit).</div><div class="t m0 x83 h7 y20fd ff2 fs4 fc0 sc0 ls0 ws0">01<span class="_ _28"> </span>Encoding 1 — Internal reference clock is selected.</div><div class="t m0 x83 h7 y241 ff2 fs4 fc0 sc0 ls0 ws0">10<span class="_ _28"> </span>Encoding 2 — External reference clock is selected.</div><div class="t m0 x83 h7 y20fe ff2 fs4 fc0 sc0 ls0 ws0">11<span class="_ _28"> </span>Encoding 3 — Reserved.</div><div class="t m0 x1 h7 y1402 ff2 fs4 fc0 sc0 ls0">5–3</div><div class="t m0 x34 h7 y166a ff2 fs4 fc0 sc0 ls0">FRDIV</div><div class="t m0 x83 h7 y1402 ff2 fs4 fc0 sc0 ls0 ws0">FLL External Reference Divider</div><div class="t m0 x83 h7 y2c4 ff2 fs4 fc0 sc0 ls0 ws0">Selects the amount to divide down the external reference clock for the FLL. The resulting frequency must</div><div class="t m0 x83 h7 y17e9 ff2 fs4 fc0 sc0 ls0 ws0">be in the range 31.25 kHz to 39.0625 kHz (This is required when FLL/DCO is the clock source for</div><div class="t m0 x83 h7 y20ff ff2 fs4 fc0 sc0 ls0 ws0">MCGOUTCLK . In FBE mode, it is not required to meet this range, but it is recommended in the cases</div><div class="t m0 x83 h7 y31d ff2 fs4 fc0 sc0 ls0 ws0">when trying to enter a FLL mode from FBE).</div><div class="t m0 x83 h7 y20f1 ff2 fs4 fc0 sc0 ls0 ws0">000<span class="_ _28"> </span>If RANGE 0 = 0 , Divide Factor is 1; for all other RANGE 0 values, Divide Factor is 32.</div><div class="t m0 x83 h7 y2100 ff2 fs4 fc0 sc0 ls0 ws0">001<span class="_ _28"> </span>If RANGE 0 = 0 , Divide Factor is 2; for all other RANGE 0 values, Divide Factor is 64.</div><div class="t m0 x83 h7 y1593 ff2 fs4 fc0 sc0 ls0 ws0">010<span class="_ _28"> </span>If RANGE 0 = 0 , Divide Factor is 4; for all other RANGE 0 values, Divide Factor is 128.</div><div class="t m0 x83 h7 y489 ff2 fs4 fc0 sc0 ls0 ws0">011<span class="_ _28"> </span>If RANGE 0 = 0 , Divide Factor is 8; for all other RANGE 0 values, Divide Factor is 256.</div><div class="t m0 x83 h7 y2101 ff2 fs4 fc0 sc0 ls0 ws0">100<span class="_ _28"> </span>If RANGE 0 = 0 , Divide Factor is 16; for all other RANGE 0 values, Divide Factor is 512.</div><div class="t m0 x83 h7 y2102 ff2 fs4 fc0 sc0 ls0 ws0">101<span class="_ _28"> </span>If RANGE 0 = 0 , Divide Factor is 32; for all other RANGE 0 values, Divide Factor is 1024.</div><div class="t m0 x83 h7 y279 ff2 fs4 fc0 sc0 ls0 ws0">110<span class="_ _28"> </span>If RANGE 0 = 0 , Divide Factor is 64; for all other RANGE 0 values, Divide Factor is 1280 .</div><div class="t m0 x83 h7 y908 ff2 fs4 fc0 sc0 ls0 ws0">111<span class="_ _28"> </span>If RANGE 0 = 0 , Divide Factor is 128; for all other RANGE 0 values, Divide Factor is 1536 .</div><div class="t m0 x97 h7 y2103 ff2 fs4 fc0 sc0 ls0">2</div><div class="t m0 x34 h7 y2104 ff2 fs4 fc0 sc0 ls0">IREFS</div><div class="t m0 x83 h7 y2103 ff2 fs4 fc0 sc0 ls0 ws0">Internal Reference Select</div><div class="t m0 x83 h7 y254 ff2 fs4 fc0 sc0 ls0 ws0">Selects the reference clock source for the FLL.</div><div class="t m0 x83 h7 y27e ff2 fs4 fc0 sc0 ls0 ws0">0<span class="_ _28"> </span>External reference clock is selected.</div><div class="t m0 x83 h7 yf1b ff2 fs4 fc0 sc0 ls0 ws0">1<span class="_ _28"> </span>The slow internal reference clock is selected.</div><div class="t m0 x97 h7 yed1 ff2 fs4 fc0 sc0 ls0">1</div><div class="t m0 x91 h7 y2105 ff2 fs4 fc0 sc0 ls0">IRCLKEN</div><div class="t m0 x83 h7 yed1 ff2 fs4 fc0 sc0 ls0 ws0">Internal Reference Clock Enable</div><div class="t m0 x83 h7 y329 ff2 fs4 fc0 sc0 ls0 ws0">Enables the internal reference clock for use as MCGIRCLK.</div><div class="t m0 x83 h7 y2106 ff2 fs4 fc0 sc0 ls0 ws0">0<span class="_ _28"> </span>MCGIRCLK inactive.</div><div class="t m0 x83 h7 y2107 ff2 fs4 fc0 sc0 ls0 ws0">1<span class="_ _28"> </span>MCGIRCLK active.</div><div class="t m0 x97 h7 y2108 ff2 fs4 fc0 sc0 ls0">0</div><div class="t m0 x52 h7 y2109 ff2 fs4 fc0 sc0 ls0">IREFSTEN</div><div class="t m0 x83 h7 y2108 ff2 fs4 fc0 sc0 ls0 ws0">Internal Reference Stop Enable</div><div class="t m0 x83 h7 y210a ff2 fs4 fc0 sc0 ls0 ws0">Controls whether or not the internal reference clock remains enabled when the MCG enters Stop mode.</div><div class="t m0 x83 h7 y210b ff2 fs4 fc0 sc0 ls0 ws0">0<span class="_ _28"> </span>Internal reference clock is disabled in Stop mode.</div><div class="t m0 x83 h7 y210c ff2 fs4 fc0 sc0 ls0 ws0">1<span class="_ _28"> </span>Internal reference clock is enabled in Stop mode if IRCLKEN is set or if MCG is in FEI, FBI, or BLPI</div><div class="t m0 x5 h7 y210d ff2 fs4 fc0 sc0 ls0 ws0">modes before entering Stop mode.</div><div class="t m0 x9 h10 ydd ff1 fs4 fc0 sc0 ls0 ws0">Memory Map/Register Definition</div><div class="t m0 x8 h6 y9 ff1 fs3 fc0 sc0 ls0 ws0">KL25 Sub-Family Reference Manual, Rev. 3, September 2012</div><div class="t m0 x9 h7 ya ff2 fs4 fc0 sc0 ls0 ws0">372<span class="_ _113"> </span>Freescale Semiconductor, Inc.</div><a class="l" href="#pf174" data-dest-detail='[372,"XYZ",null,558.1,null]'><div class="d m1" style="border-style:none;position:absolute;left:154.246000px;bottom:623.850000px;width:23.508000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf174" data-dest-detail='[372,"XYZ",null,461.6,null]'><div class="d m1" style="border-style:none;position:absolute;left:292.500000px;bottom:623.850000px;width:27.000000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf174" data-dest-detail='[372,"XYZ",null,282.1,null]'><div class="d m1" style="border-style:none;position:absolute;left:404.747000px;bottom:623.850000px;width:26.506000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf174" data-dest-detail='[372,"XYZ",null,213.6,null]'><div class="d m1" style="border-style:none;position:absolute;left:454.497000px;bottom:623.850000px;width:39.006000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf174" data-dest-detail='[372,"XYZ",null,143.1,null]'><div class="d m1" style="border-style:none;position:absolute;left:507.747000px;bottom:623.850000px;width:44.506000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
