{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1638313522395 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1638313522396 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 01 08:05:22 2021 " "Processing started: Wed Dec 01 08:05:22 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1638313522396 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1638313522396 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lcd -c lcd " "Command: quartus_map --read_settings_files=on --write_settings_files=off lcd -c lcd" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1638313522396 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1638313522552 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"'0\";  expecting \";\" lcd.v(53) " "Verilog HDL syntax error at lcd.v(53) near text \"'0\";  expecting \";\"" {  } { { "lcd.v" "" { Text "D:/altera/lcd/lcd.v" 53 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1638313522571 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "lcd.v(45) " "Verilog HDL information at lcd.v(45): always construct contains both blocking and non-blocking assignments" {  } { { "lcd.v" "" { Text "D:/altera/lcd/lcd.v" 45 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1638313522572 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "lcd_test lcd.v(1) " "Ignored design unit \"lcd_test\" at lcd.v(1) due to previous errors" {  } { { "lcd.v" "" { Text "D:/altera/lcd/lcd.v" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1638313522572 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "SW sw lcd.v(76) " "Verilog HDL Declaration information at lcd.v(76): object \"SW\" differs only in case from object \"sw\" in the same scope" {  } { { "lcd.v" "" { Text "D:/altera/lcd/lcd.v" 76 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1638313522572 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "lcd lcd.v(75) " "Ignored design unit \"lcd\" at lcd.v(75) due to previous errors" {  } { { "lcd.v" "" { Text "D:/altera/lcd/lcd.v" 75 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1638313522572 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "lcd_controller lcd.v(95) " "Ignored design unit \"lcd_controller\" at lcd.v(95) due to previous errors" {  } { { "lcd.v" "" { Text "D:/altera/lcd/lcd.v" 95 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1638313522572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd.v 0 0 " "Found 0 design units, including 0 entities, in source file lcd.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1638313522572 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 4 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4568 " "Peak virtual memory: 4568 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1638313522626 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Dec 01 08:05:22 2021 " "Processing ended: Wed Dec 01 08:05:22 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1638313522626 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1638313522626 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1638313522626 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1638313522626 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 6 s 1  " "Quartus II Full Compilation was unsuccessful. 6 errors, 1 warning" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1638313523180 ""}
