{"vcs1":{"timestamp_begin":1684311063.137894467, "rt":1.38, "ut":0.39, "st":0.22}}
{"vcselab":{"timestamp_begin":1684311064.610544597, "rt":1.26, "ut":0.41, "st":0.18}}
{"link":{"timestamp_begin":1684311065.939553298, "rt":0.46, "ut":0.23, "st":0.14}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1684311062.490131614}
{"VCS_COMP_START_TIME": 1684311062.490131614}
{"VCS_COMP_END_TIME": 1684311067.961103911}
{"VCS_USER_OPTIONS": "testbench.v SRAM.v -full64 -R -debug_access+all +v2k +neg_tchk"}
{"vcs1": {"peak_mem": 330572}}
{"stitch_vcselab": {"peak_mem": 211880}}
