ğŸ‘‹ Welcome to my GitHub!
I'm Rohit Kumar Singh, a final year B.tech student specializing in Electronics and Communication Engineering at GCET Greater Noida.
ğŸ’» My passion lies in digital design concepts and I have hands-on experience with languages like C, Verilog HDL, and System Verilog.
ğŸ I'm also exploring the world of scripting with Python and Perl.
ğŸ› ï¸ My toolbox includes EDA playground and Mentor Graphics for design exploration.
ğŸš€ I've worked on Xilinx Hlx and Vivado tools, as well as Pspice. ğŸ“ FPGA, including Spartan 3E and Nexys A7 boards, is familiar territory for me.
ğŸ“¡ Knowledgeable about hardware communication protocols like UART, SPI, and I2C, I also have a strong foundation in CMOS fundamentals and Computer Architecture.
ğŸ—ï¸ Currently, I'm actively engaged in RTL Coding, focusing on design, simulation, and implementation.
~Let's connect and collaborate on exciting tech projects!

Linkedin ~ https://www.linkedin.com/in/rohit-kumar-singh-705579230
Mail ~ rohitraj281202@gmail.com


