# Configurable Logic Block

TODO: document


## Bitstream — `CLBLL`

{{tile virtex6 CLBLL}}


## Bitstream — `CLBLM`

{{tile virtex6 CLBLM}}
