// Seed: 1487081622
module module_0 (
    output wand id_0,
    input wor id_1,
    input tri id_2
    , id_13,
    input supply0 id_3,
    output wor id_4,
    input wand id_5,
    input supply1 id_6,
    input tri1 id_7,
    input uwire id_8,
    input supply0 id_9,
    input supply0 id_10,
    output supply1 id_11
);
  wire id_14, id_15, id_16;
endmodule
module module_1 (
    input wor id_0,
    output tri1 id_1,
    input uwire id_2,
    output tri id_3,
    output tri1 id_4,
    input uwire id_5,
    input wor id_6,
    input supply1 id_7
    , id_13,
    output tri id_8,
    input tri id_9,
    output wor id_10,
    input tri0 id_11
);
  assign id_13 = 1 == id_0;
  wire id_14, id_15;
  xnor (id_10, id_2, id_13, id_6, id_15, id_14, id_11, id_0, id_5, id_9);
  module_0(
      id_8, id_11, id_11, id_6, id_4, id_2, id_7, id_5, id_11, id_5, id_9, id_10
  );
endmodule
