INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/rapha/OneDrive/Dokumente/Schule/.Diplomarbeit/WaelederCpuGit/WaelderCPU/waelderCPU_Vivado/waelderCPU.srcs/sim_1/new/waelderMain_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'waelderMain_tb'
