{"vcs1":{"timestamp_begin":1729353311.709060784, "rt":1.72, "ut":0.35, "st":0.24}}
{"vcselab":{"timestamp_begin":1729353313.517640729, "rt":0.88, "ut":0.19, "st":0.05}}
{"link":{"timestamp_begin":1729353314.470541422, "rt":0.40, "ut":0.21, "st":0.32}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1729353310.961478557}
{"VCS_COMP_START_TIME": 1729353310.961478557}
{"VCS_COMP_END_TIME": 1729353318.996790420}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +notimingchecks"}
{"vcs1": {"peak_mem": 330128}}
{"stitch_vcselab": {"peak_mem": 215124}}
