// Seed: 476496637
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
endmodule
module module_1 ();
  supply0 id_1;
  assign id_1 = id_1;
  wire id_2;
  tri0 id_3;
  tri1 id_4 = 1;
  tri0 id_5, id_6;
  initial assume (1'b0);
  assign id_1 = id_2 ? id_1 : 1;
  module_0(
      id_3, id_1, id_3, id_2, id_1
  );
  initial begin
    id_2 = 1'b0;
    if (id_3) id_3 = 1;
    else assume (id_5 || id_3);
  end
endmodule
