CLOCK_ENABLE_INPUT_A=BYPASS
CLOCK_ENABLE_OUTPUT_A=BYPASS
INIT_FILE="../../MultiComp (VHDL Template)/Components/ROMs/6809/EXT_BASIC_NO_USING.hex"
INTENDED_DEVICE_FAMILY="Cyclone II"
NUMWORDS_A=8192
OPERATION_MODE=ROM
OUTDATA_ACLR_A=NONE
OUTDATA_REG_A=UNREGISTERED
WIDTHAD_A=13
WIDTH_A=8
WIDTH_BYTEENA_A=1
DEVICE_FAMILY="Cyclone II"
address_a
clock0
q_a
