{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1739384321475 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1739384321475 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 12 15:18:41 2025 " "Processing started: Wed Feb 12 15:18:41 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1739384321475 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739384321475 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TopDE -c TopDE " "Command: quartus_map --read_settings_files=on --write_settings_files=off TopDE -c TopDE" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739384321475 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1739384321951 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1739384321952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "params.v 0 0 " "Found 0 design units, including 0 entities, in source file params.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739384335456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controle.v 1 1 " "Found 1 design units, including 1 entities, in source file controle.v" { { "Info" "ISGN_ENTITY_NAME" "1 Controle " "Found entity 1: Controle" {  } { { "Controle.v" "" { Text "C:/Users/artlu/Documentos/OAC/LAB5/Pipeline_RV32Red_restored/Controle.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739384335461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739384335461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registradores.v 1 1 " "Found 1 design units, including 1 entities, in source file registradores.v" { { "Info" "ISGN_ENTITY_NAME" "1 Registradores " "Found entity 1: Registradores" {  } { { "Registradores.v" "" { Text "C:/Users/artlu/Documentos/OAC/LAB5/Pipeline_RV32Red_restored/Registradores.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739384335463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739384335463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "geradorimediato.v 1 1 " "Found 1 design units, including 1 entities, in source file geradorimediato.v" { { "Info" "ISGN_ENTITY_NAME" "1 GeradorImediato " "Found entity 1: GeradorImediato" {  } { { "GeradorImediato.v" "" { Text "C:/Users/artlu/Documentos/OAC/LAB5/Pipeline_RV32Red_restored/GeradorImediato.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739384335469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739384335469 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ALUControle.v(11) " "Verilog HDL information at ALUControle.v(11): always construct contains both blocking and non-blocking assignments" {  } { { "ALUControle.v" "" { Text "C:/Users/artlu/Documentos/OAC/LAB5/Pipeline_RV32Red_restored/ALUControle.v" 11 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1739384335472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alucontrole.v 1 1 " "Found 1 design units, including 1 entities, in source file alucontrole.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALUControle " "Found entity 1: ALUControle" {  } { { "ALUControle.v" "" { Text "C:/Users/artlu/Documentos/OAC/LAB5/Pipeline_RV32Red_restored/ALUControle.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739384335472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739384335472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "C:/Users/artlu/Documentos/OAC/LAB5/Pipeline_RV32Red_restored/ALU.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739384335475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739384335475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "topde.v 1 1 " "Found 1 design units, including 1 entities, in source file topde.v" { { "Info" "ISGN_ENTITY_NAME" "1 TopDE " "Found entity 1: TopDE" {  } { { "TopDE.v" "" { Text "C:/Users/artlu/Documentos/OAC/LAB5/Pipeline_RV32Red_restored/TopDE.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739384335480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739384335480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uniciclo.v 1 1 " "Found 1 design units, including 1 entities, in source file uniciclo.v" { { "Info" "ISGN_ENTITY_NAME" "1 Uniciclo " "Found entity 1: Uniciclo" {  } { { "Uniciclo.v" "" { Text "C:/Users/artlu/Documentos/OAC/LAB5/Pipeline_RV32Red_restored/Uniciclo.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739384335484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739384335484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiciclo.v 1 1 " "Found 1 design units, including 1 entities, in source file multiciclo.v" { { "Info" "ISGN_ENTITY_NAME" "1 Multiciclo " "Found entity 1: Multiciclo" {  } { { "Multiciclo.v" "" { Text "C:/Users/artlu/Documentos/OAC/LAB5/Pipeline_RV32Red_restored/Multiciclo.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739384335487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739384335487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipeline.v 1 1 " "Found 1 design units, including 1 entities, in source file pipeline.v" { { "Info" "ISGN_ENTITY_NAME" "1 Pipeline " "Found entity 1: Pipeline" {  } { { "Pipeline.v" "" { Text "C:/Users/artlu/Documentos/OAC/LAB5/Pipeline_RV32Red_restored/Pipeline.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739384335491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739384335491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fdiv.v 1 1 " "Found 1 design units, including 1 entities, in source file fdiv.v" { { "Info" "ISGN_ENTITY_NAME" "1 fdiv " "Found entity 1: fdiv" {  } { { "fdiv.v" "" { Text "C:/Users/artlu/Documentos/OAC/LAB5/Pipeline_RV32Red_restored/fdiv.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739384335494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739384335494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder7.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder7.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder7 " "Found entity 1: decoder7" {  } { { "decoder7.v" "" { Text "C:/Users/artlu/Documentos/OAC/LAB5/Pipeline_RV32Red_restored/decoder7.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739384335497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739384335497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rami.v 1 1 " "Found 1 design units, including 1 entities, in source file rami.v" { { "Info" "ISGN_ENTITY_NAME" "1 ramI " "Found entity 1: ramI" {  } { { "ramI.v" "" { Text "C:/Users/artlu/Documentos/OAC/LAB5/Pipeline_RV32Red_restored/ramI.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739384335500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739384335500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ramd.v 1 1 " "Found 1 design units, including 1 entities, in source file ramd.v" { { "Info" "ISGN_ENTITY_NAME" "1 ramD " "Found entity 1: ramD" {  } { { "ramD.v" "" { Text "C:/Users/artlu/Documentos/OAC/LAB5/Pipeline_RV32Red_restored/ramD.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739384335503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739384335503 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TopDE " "Elaborating entity \"TopDE\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1739384335625 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[9..8\] TopDE.v(5) " "Output port \"LEDR\[9..8\]\" at TopDE.v(5) has no driver" {  } { { "TopDE.v" "" { Text "C:/Users/artlu/Documentos/OAC/LAB5/Pipeline_RV32Red_restored/TopDE.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1739384335642 "|TopDE"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[2\] TopDE.v(5) " "Output port \"LEDR\[2\]\" at TopDE.v(5) has no driver" {  } { { "TopDE.v" "" { Text "C:/Users/artlu/Documentos/OAC/LAB5/Pipeline_RV32Red_restored/TopDE.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1739384335642 "|TopDE"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fdiv fdiv:FDVI1 " "Elaborating entity \"fdiv\" for hierarchy \"fdiv:FDVI1\"" {  } { { "TopDE.v" "FDVI1" { Text "C:/Users/artlu/Documentos/OAC/LAB5/Pipeline_RV32Red_restored/TopDE.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739384335695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Uniciclo Uniciclo:UNI1 " "Elaborating entity \"Uniciclo\" for hierarchy \"Uniciclo:UNI1\"" {  } { { "TopDE.v" "UNI1" { Text "C:/Users/artlu/Documentos/OAC/LAB5/Pipeline_RV32Red_restored/TopDE.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739384335712 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "PC Uniciclo.v(26) " "Verilog HDL Always Construct warning at Uniciclo.v(26): inferring latch(es) for variable \"PC\", which holds its previous value in one or more paths through the always construct" {  } { { "Uniciclo.v" "" { Text "C:/Users/artlu/Documentos/OAC/LAB5/Pipeline_RV32Red_restored/Uniciclo.v" 26 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1739384335713 "|TopDE|Uniciclo:UNI1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[0\] Uniciclo.v(26) " "Inferred latch for \"PC\[0\]\" at Uniciclo.v(26)" {  } { { "Uniciclo.v" "" { Text "C:/Users/artlu/Documentos/OAC/LAB5/Pipeline_RV32Red_restored/Uniciclo.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739384335717 "|TopDE|Uniciclo:UNI1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[1\] Uniciclo.v(26) " "Inferred latch for \"PC\[1\]\" at Uniciclo.v(26)" {  } { { "Uniciclo.v" "" { Text "C:/Users/artlu/Documentos/OAC/LAB5/Pipeline_RV32Red_restored/Uniciclo.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739384335717 "|TopDE|Uniciclo:UNI1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ramI Uniciclo:UNI1\|ramI:MemC " "Elaborating entity \"ramI\" for hierarchy \"Uniciclo:UNI1\|ramI:MemC\"" {  } { { "Uniciclo.v" "MemC" { Text "C:/Users/artlu/Documentos/OAC/LAB5/Pipeline_RV32Red_restored/Uniciclo.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739384335787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Uniciclo:UNI1\|ramI:MemC\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Uniciclo:UNI1\|ramI:MemC\|altsyncram:altsyncram_component\"" {  } { { "ramI.v" "altsyncram_component" { Text "C:/Users/artlu/Documentos/OAC/LAB5/Pipeline_RV32Red_restored/ramI.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739384336116 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Uniciclo:UNI1\|ramI:MemC\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Uniciclo:UNI1\|ramI:MemC\|altsyncram:altsyncram_component\"" {  } { { "ramI.v" "" { Text "C:/Users/artlu/Documentos/OAC/LAB5/Pipeline_RV32Red_restored/ramI.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739384336135 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Uniciclo:UNI1\|ramI:MemC\|altsyncram:altsyncram_component " "Instantiated megafunction \"Uniciclo:UNI1\|ramI:MemC\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739384336136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739384336136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file de1_text.mif " "Parameter \"init_file\" = \"de1_text.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739384336136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739384336136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=CODE " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=CODE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739384336136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739384336136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739384336136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739384336136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739384336136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739384336136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739384336136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739384336136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739384336136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739384336136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739384336136 ""}  } { { "ramI.v" "" { Text "C:/Users/artlu/Documentos/OAC/LAB5/Pipeline_RV32Red_restored/ramI.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1739384336136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_omq1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_omq1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_omq1 " "Found entity 1: altsyncram_omq1" {  } { { "db/altsyncram_omq1.tdf" "" { Text "C:/Users/artlu/Documentos/OAC/LAB5/Pipeline_RV32Red_restored/db/altsyncram_omq1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739384336269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739384336269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_omq1 Uniciclo:UNI1\|ramI:MemC\|altsyncram:altsyncram_component\|altsyncram_omq1:auto_generated " "Elaborating entity \"altsyncram_omq1\" for hierarchy \"Uniciclo:UNI1\|ramI:MemC\|altsyncram:altsyncram_component\|altsyncram_omq1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739384336269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r0h2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r0h2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r0h2 " "Found entity 1: altsyncram_r0h2" {  } { { "db/altsyncram_r0h2.tdf" "" { Text "C:/Users/artlu/Documentos/OAC/LAB5/Pipeline_RV32Red_restored/db/altsyncram_r0h2.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739384336365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739384336365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r0h2 Uniciclo:UNI1\|ramI:MemC\|altsyncram:altsyncram_component\|altsyncram_omq1:auto_generated\|altsyncram_r0h2:altsyncram1 " "Elaborating entity \"altsyncram_r0h2\" for hierarchy \"Uniciclo:UNI1\|ramI:MemC\|altsyncram:altsyncram_component\|altsyncram_omq1:auto_generated\|altsyncram_r0h2:altsyncram1\"" {  } { { "db/altsyncram_omq1.tdf" "altsyncram1" { Text "C:/Users/artlu/Documentos/OAC/LAB5/Pipeline_RV32Red_restored/db/altsyncram_omq1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739384336365 ""}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "1021 1024 0 1 1 " "1021 out of 1024 addresses are uninitialized. The Quartus Prime software will initialize them to \"0\". There are 1 warnings found, and 1 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "3 1023 " "Addresses ranging from 3 to 1023 are not initialized" {  } { { "C:/Users/artlu/Documentos/OAC/LAB5/Pipeline_RV32Red_restored/de1_text.mif" "" { Text "C:/Users/artlu/Documentos/OAC/LAB5/Pipeline_RV32Red_restored/de1_text.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Design Software" 0 -1 1739384336401 ""}  } { { "C:/Users/artlu/Documentos/OAC/LAB5/Pipeline_RV32Red_restored/de1_text.mif" "" { Text "C:/Users/artlu/Documentos/OAC/LAB5/Pipeline_RV32Red_restored/de1_text.mif" 1 -1 0 } }  } 0 113028 "%1!u! out of %2!d! addresses are uninitialized. The Quartus Prime software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "Analysis & Synthesis" 0 -1 1739384336401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom Uniciclo:UNI1\|ramI:MemC\|altsyncram:altsyncram_component\|altsyncram_omq1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"Uniciclo:UNI1\|ramI:MemC\|altsyncram:altsyncram_component\|altsyncram_omq1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_omq1.tdf" "mgl_prim2" { Text "C:/Users/artlu/Documentos/OAC/LAB5/Pipeline_RV32Red_restored/db/altsyncram_omq1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739384338818 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Uniciclo:UNI1\|ramI:MemC\|altsyncram:altsyncram_component\|altsyncram_omq1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"Uniciclo:UNI1\|ramI:MemC\|altsyncram:altsyncram_component\|altsyncram_omq1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_omq1.tdf" "" { Text "C:/Users/artlu/Documentos/OAC/LAB5/Pipeline_RV32Red_restored/db/altsyncram_omq1.tdf" 38 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739384338860 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Uniciclo:UNI1\|ramI:MemC\|altsyncram:altsyncram_component\|altsyncram_omq1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"Uniciclo:UNI1\|ramI:MemC\|altsyncram:altsyncram_component\|altsyncram_omq1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00000000000000000000000000000000 " "Parameter \"CVALUE\" = \"00000000000000000000000000000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739384338861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739384338861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739384338861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1129268293 " "Parameter \"NODE_NAME\" = \"1129268293\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739384338861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 1024 " "Parameter \"NUMWORDS\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739384338861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 6 " "Parameter \"SHIFT_COUNT_BITS\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739384338861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 32 " "Parameter \"WIDTH_WORD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739384338861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 10 " "Parameter \"WIDTHAD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739384338861 ""}  } { { "db/altsyncram_omq1.tdf" "" { Text "C:/Users/artlu/Documentos/OAC/LAB5/Pipeline_RV32Red_restored/db/altsyncram_omq1.tdf" 38 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1739384338861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter Uniciclo:UNI1\|ramI:MemC\|altsyncram:altsyncram_component\|altsyncram_omq1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"Uniciclo:UNI1\|ramI:MemC\|altsyncram:altsyncram_component\|altsyncram_omq1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_mod_ram_rom.vhd" "jtag_signal_adapter" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739384339111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl Uniciclo:UNI1\|ramI:MemC\|altsyncram:altsyncram_component\|altsyncram_omq1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"Uniciclo:UNI1\|ramI:MemC\|altsyncram:altsyncram_component\|altsyncram_omq1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739384339366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr Uniciclo:UNI1\|ramI:MemC\|altsyncram:altsyncram_component\|altsyncram_omq1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr " "Elaborating entity \"sld_rom_sr\" for hierarchy \"Uniciclo:UNI1\|ramI:MemC\|altsyncram:altsyncram_component\|altsyncram_omq1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\ram_rom_logic_gen:name_gen:info_rom_sr" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 828 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739384339618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ramD Uniciclo:UNI1\|ramD:MemD " "Elaborating entity \"ramD\" for hierarchy \"Uniciclo:UNI1\|ramD:MemD\"" {  } { { "Uniciclo.v" "MemD" { Text "C:/Users/artlu/Documentos/OAC/LAB5/Pipeline_RV32Red_restored/Uniciclo.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739384339723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Uniciclo:UNI1\|ramD:MemD\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Uniciclo:UNI1\|ramD:MemD\|altsyncram:altsyncram_component\"" {  } { { "ramD.v" "altsyncram_component" { Text "C:/Users/artlu/Documentos/OAC/LAB5/Pipeline_RV32Red_restored/ramD.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739384339867 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Uniciclo:UNI1\|ramD:MemD\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Uniciclo:UNI1\|ramD:MemD\|altsyncram:altsyncram_component\"" {  } { { "ramD.v" "" { Text "C:/Users/artlu/Documentos/OAC/LAB5/Pipeline_RV32Red_restored/ramD.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739384339903 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Uniciclo:UNI1\|ramD:MemD\|altsyncram:altsyncram_component " "Instantiated megafunction \"Uniciclo:UNI1\|ramD:MemD\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739384339903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739384339903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file de1_data.mif " "Parameter \"init_file\" = \"de1_data.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739384339903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739384339903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=DATA " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739384339903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739384339903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739384339903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739384339903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739384339903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739384339903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739384339903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739384339903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739384339903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739384339903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739384339903 ""}  } { { "ramD.v" "" { Text "C:/Users/artlu/Documentos/OAC/LAB5/Pipeline_RV32Red_restored/ramD.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1739384339903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_clq1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_clq1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_clq1 " "Found entity 1: altsyncram_clq1" {  } { { "db/altsyncram_clq1.tdf" "" { Text "C:/Users/artlu/Documentos/OAC/LAB5/Pipeline_RV32Red_restored/db/altsyncram_clq1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739384340056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739384340056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_clq1 Uniciclo:UNI1\|ramD:MemD\|altsyncram:altsyncram_component\|altsyncram_clq1:auto_generated " "Elaborating entity \"altsyncram_clq1\" for hierarchy \"Uniciclo:UNI1\|ramD:MemD\|altsyncram:altsyncram_component\|altsyncram_clq1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739384340057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gvg2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_gvg2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gvg2 " "Found entity 1: altsyncram_gvg2" {  } { { "db/altsyncram_gvg2.tdf" "" { Text "C:/Users/artlu/Documentos/OAC/LAB5/Pipeline_RV32Red_restored/db/altsyncram_gvg2.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739384340260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739384340260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_gvg2 Uniciclo:UNI1\|ramD:MemD\|altsyncram:altsyncram_component\|altsyncram_clq1:auto_generated\|altsyncram_gvg2:altsyncram1 " "Elaborating entity \"altsyncram_gvg2\" for hierarchy \"Uniciclo:UNI1\|ramD:MemD\|altsyncram:altsyncram_component\|altsyncram_clq1:auto_generated\|altsyncram_gvg2:altsyncram1\"" {  } { { "db/altsyncram_clq1.tdf" "altsyncram1" { Text "C:/Users/artlu/Documentos/OAC/LAB5/Pipeline_RV32Red_restored/db/altsyncram_clq1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739384340261 ""}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "1024 1024 0 1 1 " "1024 out of 1024 addresses are uninitialized. The Quartus Prime software will initialize them to \"0\". There are 1 warnings found, and 1 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "0 1023 " "Addresses ranging from 0 to 1023 are not initialized" {  } { { "C:/Users/artlu/Documentos/OAC/LAB5/Pipeline_RV32Red_restored/de1_data.mif" "" { Text "C:/Users/artlu/Documentos/OAC/LAB5/Pipeline_RV32Red_restored/de1_data.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Design Software" 0 -1 1739384340290 ""}  } { { "C:/Users/artlu/Documentos/OAC/LAB5/Pipeline_RV32Red_restored/de1_data.mif" "" { Text "C:/Users/artlu/Documentos/OAC/LAB5/Pipeline_RV32Red_restored/de1_data.mif" 1 -1 0 } }  } 0 113028 "%1!u! out of %2!d! addresses are uninitialized. The Quartus Prime software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "Analysis & Synthesis" 0 -1 1739384340290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom Uniciclo:UNI1\|ramD:MemD\|altsyncram:altsyncram_component\|altsyncram_clq1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"Uniciclo:UNI1\|ramD:MemD\|altsyncram:altsyncram_component\|altsyncram_clq1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_clq1.tdf" "mgl_prim2" { Text "C:/Users/artlu/Documentos/OAC/LAB5/Pipeline_RV32Red_restored/db/altsyncram_clq1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739384340383 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Uniciclo:UNI1\|ramD:MemD\|altsyncram:altsyncram_component\|altsyncram_clq1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"Uniciclo:UNI1\|ramD:MemD\|altsyncram:altsyncram_component\|altsyncram_clq1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_clq1.tdf" "" { Text "C:/Users/artlu/Documentos/OAC/LAB5/Pipeline_RV32Red_restored/db/altsyncram_clq1.tdf" 38 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739384340433 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Uniciclo:UNI1\|ramD:MemD\|altsyncram:altsyncram_component\|altsyncram_clq1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"Uniciclo:UNI1\|ramD:MemD\|altsyncram:altsyncram_component\|altsyncram_clq1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00000000000000000000000000000000 " "Parameter \"CVALUE\" = \"00000000000000000000000000000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739384340433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739384340433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739384340433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1145132097 " "Parameter \"NODE_NAME\" = \"1145132097\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739384340433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 1024 " "Parameter \"NUMWORDS\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739384340433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 6 " "Parameter \"SHIFT_COUNT_BITS\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739384340433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 32 " "Parameter \"WIDTH_WORD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739384340433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 10 " "Parameter \"WIDTHAD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739384340433 ""}  } { { "db/altsyncram_clq1.tdf" "" { Text "C:/Users/artlu/Documentos/OAC/LAB5/Pipeline_RV32Red_restored/db/altsyncram_clq1.tdf" 38 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1739384340433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder7 decoder7:D0 " "Elaborating entity \"decoder7\" for hierarchy \"decoder7:D0\"" {  } { { "TopDE.v" "D0" { Text "C:/Users/artlu/Documentos/OAC/LAB5/Pipeline_RV32Red_restored/TopDE.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739384340452 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1739384341270 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2025.02.12.15:19:14 Progress: Loading sldbdf28158/alt_sld_fab_wrapper_hw.tcl " "2025.02.12.15:19:14 Progress: Loading sldbdf28158/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739384354520 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739384358803 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739384359010 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739384363841 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739384364003 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739384364165 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739384364373 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739384364401 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739384364402 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1739384365144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldbdf28158/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldbdf28158/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldbdf28158/alt_sld_fab.v" "" { Text "C:/Users/artlu/Documentos/OAC/LAB5/Pipeline_RV32Red_restored/db/ip/sldbdf28158/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739384365465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739384365465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldbdf28158/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldbdf28158/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldbdf28158/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/artlu/Documentos/OAC/LAB5/Pipeline_RV32Red_restored/db/ip/sldbdf28158/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739384365586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739384365586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldbdf28158/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldbdf28158/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldbdf28158/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/artlu/Documentos/OAC/LAB5/Pipeline_RV32Red_restored/db/ip/sldbdf28158/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739384365613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739384365613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldbdf28158/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldbdf28158/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldbdf28158/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/artlu/Documentos/OAC/LAB5/Pipeline_RV32Red_restored/db/ip/sldbdf28158/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739384365685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739384365685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldbdf28158/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldbdf28158/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldbdf28158/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/artlu/Documentos/OAC/LAB5/Pipeline_RV32Red_restored/db/ip/sldbdf28158/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739384365809 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldbdf28158/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/artlu/Documentos/OAC/LAB5/Pipeline_RV32Red_restored/db/ip/sldbdf28158/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739384365809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739384365809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldbdf28158/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldbdf28158/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldbdf28158/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/artlu/Documentos/OAC/LAB5/Pipeline_RV32Red_restored/db/ip/sldbdf28158/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739384365894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739384365894 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "6 " "6 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1739384369394 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/artlu/Documentos/OAC/LAB5/Pipeline_RV32Red_restored/TopDE.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739384369876 "|TopDE|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] VCC " "Pin \"LEDR\[3\]\" is stuck at VCC" {  } { { "TopDE.v" "" { Text "C:/Users/artlu/Documentos/OAC/LAB5/Pipeline_RV32Red_restored/TopDE.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739384369876 "|TopDE|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] VCC " "Pin \"LEDR\[4\]\" is stuck at VCC" {  } { { "TopDE.v" "" { Text "C:/Users/artlu/Documentos/OAC/LAB5/Pipeline_RV32Red_restored/TopDE.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739384369876 "|TopDE|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] VCC " "Pin \"LEDR\[5\]\" is stuck at VCC" {  } { { "TopDE.v" "" { Text "C:/Users/artlu/Documentos/OAC/LAB5/Pipeline_RV32Red_restored/TopDE.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739384369876 "|TopDE|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] VCC " "Pin \"LEDR\[6\]\" is stuck at VCC" {  } { { "TopDE.v" "" { Text "C:/Users/artlu/Documentos/OAC/LAB5/Pipeline_RV32Red_restored/TopDE.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739384369876 "|TopDE|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/artlu/Documentos/OAC/LAB5/Pipeline_RV32Red_restored/TopDE.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739384369876 "|TopDE|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/artlu/Documentos/OAC/LAB5/Pipeline_RV32Red_restored/TopDE.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739384369876 "|TopDE|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/artlu/Documentos/OAC/LAB5/Pipeline_RV32Red_restored/TopDE.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739384369876 "|TopDE|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[7\] GND " "Pin \"HEX0\[7\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/artlu/Documentos/OAC/LAB5/Pipeline_RV32Red_restored/TopDE.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739384369876 "|TopDE|HEX0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[7\] GND " "Pin \"HEX1\[7\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/artlu/Documentos/OAC/LAB5/Pipeline_RV32Red_restored/TopDE.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739384369876 "|TopDE|HEX1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[7\] GND " "Pin \"HEX2\[7\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/artlu/Documentos/OAC/LAB5/Pipeline_RV32Red_restored/TopDE.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739384369876 "|TopDE|HEX2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[7\] GND " "Pin \"HEX3\[7\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/artlu/Documentos/OAC/LAB5/Pipeline_RV32Red_restored/TopDE.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739384369876 "|TopDE|HEX3[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[7\] GND " "Pin \"HEX4\[7\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/artlu/Documentos/OAC/LAB5/Pipeline_RV32Red_restored/TopDE.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739384369876 "|TopDE|HEX4[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[7\] GND " "Pin \"HEX5\[7\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/artlu/Documentos/OAC/LAB5/Pipeline_RV32Red_restored/TopDE.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739384369876 "|TopDE|HEX5[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pc\[0\] GND " "Pin \"pc\[0\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/artlu/Documentos/OAC/LAB5/Pipeline_RV32Red_restored/TopDE.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739384369876 "|TopDE|pc[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pc\[1\] GND " "Pin \"pc\[1\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/artlu/Documentos/OAC/LAB5/Pipeline_RV32Red_restored/TopDE.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739384369876 "|TopDE|pc[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regout\[0\] GND " "Pin \"regout\[0\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/artlu/Documentos/OAC/LAB5/Pipeline_RV32Red_restored/TopDE.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739384369876 "|TopDE|regout[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regout\[1\] GND " "Pin \"regout\[1\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/artlu/Documentos/OAC/LAB5/Pipeline_RV32Red_restored/TopDE.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739384369876 "|TopDE|regout[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regout\[2\] GND " "Pin \"regout\[2\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/artlu/Documentos/OAC/LAB5/Pipeline_RV32Red_restored/TopDE.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739384369876 "|TopDE|regout[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regout\[3\] GND " "Pin \"regout\[3\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/artlu/Documentos/OAC/LAB5/Pipeline_RV32Red_restored/TopDE.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739384369876 "|TopDE|regout[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regout\[4\] GND " "Pin \"regout\[4\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/artlu/Documentos/OAC/LAB5/Pipeline_RV32Red_restored/TopDE.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739384369876 "|TopDE|regout[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regout\[5\] GND " "Pin \"regout\[5\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/artlu/Documentos/OAC/LAB5/Pipeline_RV32Red_restored/TopDE.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739384369876 "|TopDE|regout[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regout\[6\] GND " "Pin \"regout\[6\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/artlu/Documentos/OAC/LAB5/Pipeline_RV32Red_restored/TopDE.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739384369876 "|TopDE|regout[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regout\[7\] GND " "Pin \"regout\[7\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/artlu/Documentos/OAC/LAB5/Pipeline_RV32Red_restored/TopDE.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739384369876 "|TopDE|regout[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regout\[8\] GND " "Pin \"regout\[8\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/artlu/Documentos/OAC/LAB5/Pipeline_RV32Red_restored/TopDE.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739384369876 "|TopDE|regout[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regout\[9\] GND " "Pin \"regout\[9\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/artlu/Documentos/OAC/LAB5/Pipeline_RV32Red_restored/TopDE.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739384369876 "|TopDE|regout[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regout\[10\] GND " "Pin \"regout\[10\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/artlu/Documentos/OAC/LAB5/Pipeline_RV32Red_restored/TopDE.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739384369876 "|TopDE|regout[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regout\[11\] GND " "Pin \"regout\[11\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/artlu/Documentos/OAC/LAB5/Pipeline_RV32Red_restored/TopDE.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739384369876 "|TopDE|regout[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regout\[12\] GND " "Pin \"regout\[12\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/artlu/Documentos/OAC/LAB5/Pipeline_RV32Red_restored/TopDE.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739384369876 "|TopDE|regout[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regout\[13\] GND " "Pin \"regout\[13\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/artlu/Documentos/OAC/LAB5/Pipeline_RV32Red_restored/TopDE.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739384369876 "|TopDE|regout[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regout\[14\] GND " "Pin \"regout\[14\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/artlu/Documentos/OAC/LAB5/Pipeline_RV32Red_restored/TopDE.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739384369876 "|TopDE|regout[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regout\[15\] GND " "Pin \"regout\[15\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/artlu/Documentos/OAC/LAB5/Pipeline_RV32Red_restored/TopDE.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739384369876 "|TopDE|regout[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regout\[16\] GND " "Pin \"regout\[16\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/artlu/Documentos/OAC/LAB5/Pipeline_RV32Red_restored/TopDE.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739384369876 "|TopDE|regout[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regout\[17\] GND " "Pin \"regout\[17\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/artlu/Documentos/OAC/LAB5/Pipeline_RV32Red_restored/TopDE.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739384369876 "|TopDE|regout[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regout\[18\] GND " "Pin \"regout\[18\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/artlu/Documentos/OAC/LAB5/Pipeline_RV32Red_restored/TopDE.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739384369876 "|TopDE|regout[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regout\[19\] GND " "Pin \"regout\[19\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/artlu/Documentos/OAC/LAB5/Pipeline_RV32Red_restored/TopDE.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739384369876 "|TopDE|regout[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regout\[20\] GND " "Pin \"regout\[20\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/artlu/Documentos/OAC/LAB5/Pipeline_RV32Red_restored/TopDE.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739384369876 "|TopDE|regout[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regout\[21\] GND " "Pin \"regout\[21\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/artlu/Documentos/OAC/LAB5/Pipeline_RV32Red_restored/TopDE.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739384369876 "|TopDE|regout[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regout\[22\] GND " "Pin \"regout\[22\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/artlu/Documentos/OAC/LAB5/Pipeline_RV32Red_restored/TopDE.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739384369876 "|TopDE|regout[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regout\[23\] GND " "Pin \"regout\[23\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/artlu/Documentos/OAC/LAB5/Pipeline_RV32Red_restored/TopDE.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739384369876 "|TopDE|regout[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regout\[24\] GND " "Pin \"regout\[24\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/artlu/Documentos/OAC/LAB5/Pipeline_RV32Red_restored/TopDE.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739384369876 "|TopDE|regout[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regout\[25\] GND " "Pin \"regout\[25\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/artlu/Documentos/OAC/LAB5/Pipeline_RV32Red_restored/TopDE.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739384369876 "|TopDE|regout[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regout\[26\] GND " "Pin \"regout\[26\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/artlu/Documentos/OAC/LAB5/Pipeline_RV32Red_restored/TopDE.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739384369876 "|TopDE|regout[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regout\[27\] GND " "Pin \"regout\[27\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/artlu/Documentos/OAC/LAB5/Pipeline_RV32Red_restored/TopDE.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739384369876 "|TopDE|regout[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regout\[28\] GND " "Pin \"regout\[28\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/artlu/Documentos/OAC/LAB5/Pipeline_RV32Red_restored/TopDE.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739384369876 "|TopDE|regout[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regout\[29\] GND " "Pin \"regout\[29\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/artlu/Documentos/OAC/LAB5/Pipeline_RV32Red_restored/TopDE.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739384369876 "|TopDE|regout[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regout\[30\] GND " "Pin \"regout\[30\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/artlu/Documentos/OAC/LAB5/Pipeline_RV32Red_restored/TopDE.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739384369876 "|TopDE|regout[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regout\[31\] GND " "Pin \"regout\[31\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/artlu/Documentos/OAC/LAB5/Pipeline_RV32Red_restored/TopDE.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739384369876 "|TopDE|regout[31]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1739384369876 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739384370121 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739384371795 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/artlu/Documentos/OAC/LAB5/Pipeline_RV32Red_restored/output_files/TopDE.map.smsg " "Generated suppressed messages file C:/Users/artlu/Documentos/OAC/LAB5/Pipeline_RV32Red_restored/output_files/TopDE.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739384373747 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "9 0 0 0 0 " "Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1739384376109 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739384376109 ""}
{ "Info" "ICUT_CUT_NUMBER_VIRTUAL_IO" "96 " "Design contains 96 virtual pins; timing numbers associated with paths containing virtual pins are estimates" { { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "pc\[0\] " "Pin \"pc\[0\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/artlu/Documentos/OAC/LAB5/Pipeline_RV32Red_restored/TopDE.v" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739384376379 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "pc\[1\] " "Pin \"pc\[1\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/artlu/Documentos/OAC/LAB5/Pipeline_RV32Red_restored/TopDE.v" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739384376379 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "pc\[2\] " "Pin \"pc\[2\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/artlu/Documentos/OAC/LAB5/Pipeline_RV32Red_restored/TopDE.v" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739384376379 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "pc\[3\] " "Pin \"pc\[3\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/artlu/Documentos/OAC/LAB5/Pipeline_RV32Red_restored/TopDE.v" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739384376379 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "pc\[4\] " "Pin \"pc\[4\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/artlu/Documentos/OAC/LAB5/Pipeline_RV32Red_restored/TopDE.v" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739384376379 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "pc\[5\] " "Pin \"pc\[5\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/artlu/Documentos/OAC/LAB5/Pipeline_RV32Red_restored/TopDE.v" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739384376379 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "pc\[6\] " "Pin \"pc\[6\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/artlu/Documentos/OAC/LAB5/Pipeline_RV32Red_restored/TopDE.v" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739384376379 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "pc\[7\] " "Pin \"pc\[7\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/artlu/Documentos/OAC/LAB5/Pipeline_RV32Red_restored/TopDE.v" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739384376379 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "pc\[8\] " "Pin \"pc\[8\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/artlu/Documentos/OAC/LAB5/Pipeline_RV32Red_restored/TopDE.v" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739384376379 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "pc\[9\] " "Pin \"pc\[9\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/artlu/Documentos/OAC/LAB5/Pipeline_RV32Red_restored/TopDE.v" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739384376379 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "pc\[10\] " "Pin \"pc\[10\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/artlu/Documentos/OAC/LAB5/Pipeline_RV32Red_restored/TopDE.v" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739384376379 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "pc\[11\] " "Pin \"pc\[11\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/artlu/Documentos/OAC/LAB5/Pipeline_RV32Red_restored/TopDE.v" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739384376379 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "pc\[12\] " "Pin \"pc\[12\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/artlu/Documentos/OAC/LAB5/Pipeline_RV32Red_restored/TopDE.v" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739384376379 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "pc\[13\] " "Pin \"pc\[13\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/artlu/Documentos/OAC/LAB5/Pipeline_RV32Red_restored/TopDE.v" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739384376379 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "pc\[14\] " "Pin \"pc\[14\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/artlu/Documentos/OAC/LAB5/Pipeline_RV32Red_restored/TopDE.v" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739384376379 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "pc\[15\] " "Pin \"pc\[15\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/artlu/Documentos/OAC/LAB5/Pipeline_RV32Red_restored/TopDE.v" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739384376379 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "pc\[16\] " "Pin \"pc\[16\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/artlu/Documentos/OAC/LAB5/Pipeline_RV32Red_restored/TopDE.v" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739384376379 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "pc\[17\] " "Pin \"pc\[17\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/artlu/Documentos/OAC/LAB5/Pipeline_RV32Red_restored/TopDE.v" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739384376379 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "pc\[18\] " "Pin \"pc\[18\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/artlu/Documentos/OAC/LAB5/Pipeline_RV32Red_restored/TopDE.v" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739384376379 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "pc\[19\] " "Pin \"pc\[19\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/artlu/Documentos/OAC/LAB5/Pipeline_RV32Red_restored/TopDE.v" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739384376379 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "pc\[20\] " "Pin \"pc\[20\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/artlu/Documentos/OAC/LAB5/Pipeline_RV32Red_restored/TopDE.v" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739384376379 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "pc\[21\] " "Pin \"pc\[21\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/artlu/Documentos/OAC/LAB5/Pipeline_RV32Red_restored/TopDE.v" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739384376379 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "pc\[22\] " "Pin \"pc\[22\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/artlu/Documentos/OAC/LAB5/Pipeline_RV32Red_restored/TopDE.v" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739384376379 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "pc\[23\] " "Pin \"pc\[23\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/artlu/Documentos/OAC/LAB5/Pipeline_RV32Red_restored/TopDE.v" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739384376379 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "pc\[24\] " "Pin \"pc\[24\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/artlu/Documentos/OAC/LAB5/Pipeline_RV32Red_restored/TopDE.v" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739384376379 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "pc\[25\] " "Pin \"pc\[25\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/artlu/Documentos/OAC/LAB5/Pipeline_RV32Red_restored/TopDE.v" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739384376379 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "pc\[26\] " "Pin \"pc\[26\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/artlu/Documentos/OAC/LAB5/Pipeline_RV32Red_restored/TopDE.v" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739384376379 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "pc\[27\] " "Pin \"pc\[27\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/artlu/Documentos/OAC/LAB5/Pipeline_RV32Red_restored/TopDE.v" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739384376379 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "pc\[28\] " "Pin \"pc\[28\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/artlu/Documentos/OAC/LAB5/Pipeline_RV32Red_restored/TopDE.v" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739384376379 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "pc\[29\] " "Pin \"pc\[29\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/artlu/Documentos/OAC/LAB5/Pipeline_RV32Red_restored/TopDE.v" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739384376379 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "pc\[30\] " "Pin \"pc\[30\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/artlu/Documentos/OAC/LAB5/Pipeline_RV32Red_restored/TopDE.v" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739384376379 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "pc\[31\] " "Pin \"pc\[31\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/artlu/Documentos/OAC/LAB5/Pipeline_RV32Red_restored/TopDE.v" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739384376379 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "instr\[0\] " "Pin \"instr\[0\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/artlu/Documentos/OAC/LAB5/Pipeline_RV32Red_restored/TopDE.v" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739384376379 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "instr\[1\] " "Pin \"instr\[1\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/artlu/Documentos/OAC/LAB5/Pipeline_RV32Red_restored/TopDE.v" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739384376379 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "instr\[2\] " "Pin \"instr\[2\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/artlu/Documentos/OAC/LAB5/Pipeline_RV32Red_restored/TopDE.v" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739384376379 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "instr\[3\] " "Pin \"instr\[3\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/artlu/Documentos/OAC/LAB5/Pipeline_RV32Red_restored/TopDE.v" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739384376379 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "instr\[4\] " "Pin \"instr\[4\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/artlu/Documentos/OAC/LAB5/Pipeline_RV32Red_restored/TopDE.v" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739384376379 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "instr\[5\] " "Pin \"instr\[5\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/artlu/Documentos/OAC/LAB5/Pipeline_RV32Red_restored/TopDE.v" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739384376379 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "instr\[6\] " "Pin \"instr\[6\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/artlu/Documentos/OAC/LAB5/Pipeline_RV32Red_restored/TopDE.v" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739384376379 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "instr\[7\] " "Pin \"instr\[7\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/artlu/Documentos/OAC/LAB5/Pipeline_RV32Red_restored/TopDE.v" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739384376379 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "instr\[8\] " "Pin \"instr\[8\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/artlu/Documentos/OAC/LAB5/Pipeline_RV32Red_restored/TopDE.v" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739384376379 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "instr\[9\] " "Pin \"instr\[9\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/artlu/Documentos/OAC/LAB5/Pipeline_RV32Red_restored/TopDE.v" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739384376379 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "instr\[10\] " "Pin \"instr\[10\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/artlu/Documentos/OAC/LAB5/Pipeline_RV32Red_restored/TopDE.v" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739384376379 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "instr\[11\] " "Pin \"instr\[11\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/artlu/Documentos/OAC/LAB5/Pipeline_RV32Red_restored/TopDE.v" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739384376379 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "instr\[12\] " "Pin \"instr\[12\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/artlu/Documentos/OAC/LAB5/Pipeline_RV32Red_restored/TopDE.v" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739384376379 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "instr\[13\] " "Pin \"instr\[13\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/artlu/Documentos/OAC/LAB5/Pipeline_RV32Red_restored/TopDE.v" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739384376379 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "instr\[14\] " "Pin \"instr\[14\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/artlu/Documentos/OAC/LAB5/Pipeline_RV32Red_restored/TopDE.v" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739384376379 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "instr\[15\] " "Pin \"instr\[15\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/artlu/Documentos/OAC/LAB5/Pipeline_RV32Red_restored/TopDE.v" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739384376379 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "instr\[16\] " "Pin \"instr\[16\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/artlu/Documentos/OAC/LAB5/Pipeline_RV32Red_restored/TopDE.v" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739384376379 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "instr\[17\] " "Pin \"instr\[17\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/artlu/Documentos/OAC/LAB5/Pipeline_RV32Red_restored/TopDE.v" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739384376379 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "instr\[18\] " "Pin \"instr\[18\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/artlu/Documentos/OAC/LAB5/Pipeline_RV32Red_restored/TopDE.v" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739384376379 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "instr\[19\] " "Pin \"instr\[19\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/artlu/Documentos/OAC/LAB5/Pipeline_RV32Red_restored/TopDE.v" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739384376379 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "instr\[20\] " "Pin \"instr\[20\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/artlu/Documentos/OAC/LAB5/Pipeline_RV32Red_restored/TopDE.v" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739384376379 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "instr\[21\] " "Pin \"instr\[21\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/artlu/Documentos/OAC/LAB5/Pipeline_RV32Red_restored/TopDE.v" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739384376379 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "instr\[22\] " "Pin \"instr\[22\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/artlu/Documentos/OAC/LAB5/Pipeline_RV32Red_restored/TopDE.v" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739384376379 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "instr\[23\] " "Pin \"instr\[23\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/artlu/Documentos/OAC/LAB5/Pipeline_RV32Red_restored/TopDE.v" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739384376379 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "instr\[24\] " "Pin \"instr\[24\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/artlu/Documentos/OAC/LAB5/Pipeline_RV32Red_restored/TopDE.v" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739384376379 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "instr\[25\] " "Pin \"instr\[25\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/artlu/Documentos/OAC/LAB5/Pipeline_RV32Red_restored/TopDE.v" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739384376379 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "instr\[26\] " "Pin \"instr\[26\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/artlu/Documentos/OAC/LAB5/Pipeline_RV32Red_restored/TopDE.v" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739384376379 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "instr\[27\] " "Pin \"instr\[27\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/artlu/Documentos/OAC/LAB5/Pipeline_RV32Red_restored/TopDE.v" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739384376379 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "instr\[28\] " "Pin \"instr\[28\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/artlu/Documentos/OAC/LAB5/Pipeline_RV32Red_restored/TopDE.v" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739384376379 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "instr\[29\] " "Pin \"instr\[29\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/artlu/Documentos/OAC/LAB5/Pipeline_RV32Red_restored/TopDE.v" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739384376379 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "instr\[30\] " "Pin \"instr\[30\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/artlu/Documentos/OAC/LAB5/Pipeline_RV32Red_restored/TopDE.v" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739384376379 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "instr\[31\] " "Pin \"instr\[31\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/artlu/Documentos/OAC/LAB5/Pipeline_RV32Red_restored/TopDE.v" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739384376379 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "regout\[0\] " "Pin \"regout\[0\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/artlu/Documentos/OAC/LAB5/Pipeline_RV32Red_restored/TopDE.v" 8 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739384376379 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "regout\[1\] " "Pin \"regout\[1\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/artlu/Documentos/OAC/LAB5/Pipeline_RV32Red_restored/TopDE.v" 8 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739384376379 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "regout\[2\] " "Pin \"regout\[2\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/artlu/Documentos/OAC/LAB5/Pipeline_RV32Red_restored/TopDE.v" 8 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739384376379 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "regout\[3\] " "Pin \"regout\[3\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/artlu/Documentos/OAC/LAB5/Pipeline_RV32Red_restored/TopDE.v" 8 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739384376379 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "regout\[4\] " "Pin \"regout\[4\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/artlu/Documentos/OAC/LAB5/Pipeline_RV32Red_restored/TopDE.v" 8 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739384376379 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "regout\[5\] " "Pin \"regout\[5\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/artlu/Documentos/OAC/LAB5/Pipeline_RV32Red_restored/TopDE.v" 8 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739384376379 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "regout\[6\] " "Pin \"regout\[6\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/artlu/Documentos/OAC/LAB5/Pipeline_RV32Red_restored/TopDE.v" 8 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739384376379 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "regout\[7\] " "Pin \"regout\[7\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/artlu/Documentos/OAC/LAB5/Pipeline_RV32Red_restored/TopDE.v" 8 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739384376379 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "regout\[8\] " "Pin \"regout\[8\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/artlu/Documentos/OAC/LAB5/Pipeline_RV32Red_restored/TopDE.v" 8 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739384376379 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "regout\[9\] " "Pin \"regout\[9\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/artlu/Documentos/OAC/LAB5/Pipeline_RV32Red_restored/TopDE.v" 8 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739384376379 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "regout\[10\] " "Pin \"regout\[10\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/artlu/Documentos/OAC/LAB5/Pipeline_RV32Red_restored/TopDE.v" 8 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739384376379 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "regout\[11\] " "Pin \"regout\[11\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/artlu/Documentos/OAC/LAB5/Pipeline_RV32Red_restored/TopDE.v" 8 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739384376379 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "regout\[12\] " "Pin \"regout\[12\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/artlu/Documentos/OAC/LAB5/Pipeline_RV32Red_restored/TopDE.v" 8 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739384376379 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "regout\[13\] " "Pin \"regout\[13\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/artlu/Documentos/OAC/LAB5/Pipeline_RV32Red_restored/TopDE.v" 8 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739384376379 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "regout\[14\] " "Pin \"regout\[14\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/artlu/Documentos/OAC/LAB5/Pipeline_RV32Red_restored/TopDE.v" 8 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739384376379 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "regout\[15\] " "Pin \"regout\[15\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/artlu/Documentos/OAC/LAB5/Pipeline_RV32Red_restored/TopDE.v" 8 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739384376379 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "regout\[16\] " "Pin \"regout\[16\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/artlu/Documentos/OAC/LAB5/Pipeline_RV32Red_restored/TopDE.v" 8 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739384376379 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "regout\[17\] " "Pin \"regout\[17\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/artlu/Documentos/OAC/LAB5/Pipeline_RV32Red_restored/TopDE.v" 8 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739384376379 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "regout\[18\] " "Pin \"regout\[18\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/artlu/Documentos/OAC/LAB5/Pipeline_RV32Red_restored/TopDE.v" 8 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739384376379 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "regout\[19\] " "Pin \"regout\[19\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/artlu/Documentos/OAC/LAB5/Pipeline_RV32Red_restored/TopDE.v" 8 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739384376379 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "regout\[20\] " "Pin \"regout\[20\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/artlu/Documentos/OAC/LAB5/Pipeline_RV32Red_restored/TopDE.v" 8 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739384376379 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "regout\[21\] " "Pin \"regout\[21\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/artlu/Documentos/OAC/LAB5/Pipeline_RV32Red_restored/TopDE.v" 8 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739384376379 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "regout\[22\] " "Pin \"regout\[22\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/artlu/Documentos/OAC/LAB5/Pipeline_RV32Red_restored/TopDE.v" 8 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739384376379 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "regout\[23\] " "Pin \"regout\[23\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/artlu/Documentos/OAC/LAB5/Pipeline_RV32Red_restored/TopDE.v" 8 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739384376379 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "regout\[24\] " "Pin \"regout\[24\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/artlu/Documentos/OAC/LAB5/Pipeline_RV32Red_restored/TopDE.v" 8 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739384376379 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "regout\[25\] " "Pin \"regout\[25\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/artlu/Documentos/OAC/LAB5/Pipeline_RV32Red_restored/TopDE.v" 8 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739384376379 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "regout\[26\] " "Pin \"regout\[26\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/artlu/Documentos/OAC/LAB5/Pipeline_RV32Red_restored/TopDE.v" 8 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739384376379 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "regout\[27\] " "Pin \"regout\[27\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/artlu/Documentos/OAC/LAB5/Pipeline_RV32Red_restored/TopDE.v" 8 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739384376379 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "regout\[28\] " "Pin \"regout\[28\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/artlu/Documentos/OAC/LAB5/Pipeline_RV32Red_restored/TopDE.v" 8 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739384376379 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "regout\[29\] " "Pin \"regout\[29\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/artlu/Documentos/OAC/LAB5/Pipeline_RV32Red_restored/TopDE.v" 8 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739384376379 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "regout\[30\] " "Pin \"regout\[30\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/artlu/Documentos/OAC/LAB5/Pipeline_RV32Red_restored/TopDE.v" 8 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739384376379 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "regout\[31\] " "Pin \"regout\[31\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/artlu/Documentos/OAC/LAB5/Pipeline_RV32Red_restored/TopDE.v" 8 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739384376379 ""}  } {  } 0 15717 "Design contains %1!d! virtual pins; timing numbers associated with paths containing virtual pins are estimates" 0 0 "Analysis & Synthesis" 0 -1 1739384376379 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "5 " "Design contains 5 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "TopDE.v" "" { Text "C:/Users/artlu/Documentos/OAC/LAB5/Pipeline_RV32Red_restored/TopDE.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1739384376551 "|TopDE|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "TopDE.v" "" { Text "C:/Users/artlu/Documentos/OAC/LAB5/Pipeline_RV32Red_restored/TopDE.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1739384376551 "|TopDE|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "TopDE.v" "" { Text "C:/Users/artlu/Documentos/OAC/LAB5/Pipeline_RV32Red_restored/TopDE.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1739384376551 "|TopDE|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "TopDE.v" "" { Text "C:/Users/artlu/Documentos/OAC/LAB5/Pipeline_RV32Red_restored/TopDE.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1739384376551 "|TopDE|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "TopDE.v" "" { Text "C:/Users/artlu/Documentos/OAC/LAB5/Pipeline_RV32Red_restored/TopDE.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1739384376551 "|TopDE|SW[8]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1739384376551 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "712 " "Implemented 712 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1739384376559 ""} { "Info" "ICUT_CUT_TM_OPINS" "59 " "Implemented 59 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1739384376559 ""} { "Info" "ICUT_CUT_TM_LCELLS" "570 " "Implemented 570 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1739384376559 ""} { "Info" "ICUT_CUT_TM_RAMS" "64 " "Implemented 64 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1739384376559 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1739384376559 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 64 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 64 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4972 " "Peak virtual memory: 4972 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1739384376660 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 12 15:19:36 2025 " "Processing ended: Wed Feb 12 15:19:36 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1739384376660 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:55 " "Elapsed time: 00:00:55" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1739384376660 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:48 " "Total CPU time (on all processors): 00:01:48" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1739384376660 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1739384376660 ""}
