// Seed: 3523939369
module module_0 (
    input  wand  id_0,
    input  uwire id_1,
    input  wire  id_2,
    output tri0  id_3,
    input  tri0  id_4,
    input  tri0  id_5,
    output wor   id_6,
    output wand  id_7,
    output tri   id_8,
    output wor   id_9
);
  assign id_6 = id_5 > -1;
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    input wor id_0,
    input supply1 id_1,
    input wire id_2,
    input supply1 id_3,
    output supply1 id_4,
    output logic id_5
);
  always @(posedge id_2 or negedge (-1'b0)) begin : LABEL_0
    if (1) id_5 = -1;
  end
  module_0 modCall_1 (
      id_2,
      id_0,
      id_2,
      id_4,
      id_0,
      id_3,
      id_4,
      id_4,
      id_4,
      id_4
  );
endmodule
