// xbar_peri module generated by tlgen
// all reset signals should be generated from one reset signal to not make any deadlock
//
// Interconnect
// main
//   -> s1n_6
//     -> dbgmem
//     -> timer
//     -> ddr_ctrl
//     -> regdemo
//     -> student_device_peri

module xbar_peri (
  input clk_main_i,
  input rst_main_ni,

  // Host interfaces
  input  tlul_pkg::tl_h2d_t tl_main_i,
  output tlul_pkg::tl_d2h_t tl_main_o,

  // Device interfaces
  output tlul_pkg::tl_h2d_t tl_dbgmem_o,
  input  tlul_pkg::tl_d2h_t tl_dbgmem_i,
  output tlul_pkg::tl_h2d_t tl_timer_o,
  input  tlul_pkg::tl_d2h_t tl_timer_i,
  output tlul_pkg::tl_h2d_t tl_ddr_ctrl_o,
  input  tlul_pkg::tl_d2h_t tl_ddr_ctrl_i,
  output tlul_pkg::tl_h2d_t tl_regdemo_o,
  input  tlul_pkg::tl_d2h_t tl_regdemo_i,
  output tlul_pkg::tl_h2d_t tl_student_device_peri_o,
  input  tlul_pkg::tl_d2h_t tl_student_device_peri_i,

  input scanmode_i
);

  import tlul_pkg::*;
  import tl_peri_pkg::*;

  // scanmode_i is currently not used, but provisioned for future use
  // this assignment prevents lint warnings
  logic unused_scanmode;
  assign unused_scanmode = scanmode_i;

  tl_h2d_t tl_s1n_6_us_h2d ;
  tl_d2h_t tl_s1n_6_us_d2h ;


  tl_h2d_t tl_s1n_6_ds_h2d [5];
  tl_d2h_t tl_s1n_6_ds_d2h [5];

  // Create steering signal
  logic [2:0] dev_sel_s1n_6;



  assign tl_dbgmem_o = tl_s1n_6_ds_h2d[0];
  assign tl_s1n_6_ds_d2h[0] = tl_dbgmem_i;

  assign tl_timer_o = tl_s1n_6_ds_h2d[1];
  assign tl_s1n_6_ds_d2h[1] = tl_timer_i;

  assign tl_ddr_ctrl_o = tl_s1n_6_ds_h2d[2];
  assign tl_s1n_6_ds_d2h[2] = tl_ddr_ctrl_i;

  assign tl_regdemo_o = tl_s1n_6_ds_h2d[3];
  assign tl_s1n_6_ds_d2h[3] = tl_regdemo_i;

  assign tl_student_device_peri_o = tl_s1n_6_ds_h2d[4];
  assign tl_s1n_6_ds_d2h[4] = tl_student_device_peri_i;

  assign tl_s1n_6_us_h2d = tl_main_i;
  assign tl_main_o = tl_s1n_6_us_d2h;

  always_comb begin
    // default steering to generate error response if address is not within the range
    dev_sel_s1n_6 = 3'd5;
    if ((tl_s1n_6_us_h2d.a_address & ~(ADDR_MASK_DBGMEM)) == ADDR_SPACE_DBGMEM) begin
      dev_sel_s1n_6 = 3'd0;
    
    end else if ((tl_s1n_6_us_h2d.a_address & ~(ADDR_MASK_TIMER)) == ADDR_SPACE_TIMER) begin
      dev_sel_s1n_6 = 3'd1;
    
    end else if ((tl_s1n_6_us_h2d.a_address & ~(ADDR_MASK_DDR_CTRL)) == ADDR_SPACE_DDR_CTRL) begin
      dev_sel_s1n_6 = 3'd2;
    
    end else if ((tl_s1n_6_us_h2d.a_address & ~(ADDR_MASK_REGDEMO)) == ADDR_SPACE_REGDEMO) begin
      dev_sel_s1n_6 = 3'd3;
    
    end else if ((tl_s1n_6_us_h2d.a_address & ~(ADDR_MASK_STUDENT_DEVICE_PERI)) == ADDR_SPACE_STUDENT_DEVICE_PERI) begin
      dev_sel_s1n_6 = 3'd4;
    end
  end


  // Instantiation phase
  tlul_socket_1n #(
    .HReqDepth (4'h0),
    .HRspDepth (4'h0),
    .DReqDepth ({5{4'h0}}),
    .DRspDepth ({5{4'h0}}),
    .N         (5)
  ) u_s1n_6 (
    .clk_i        (clk_main_i),
    .rst_ni       (rst_main_ni),
    .tl_h_i       (tl_s1n_6_us_h2d),
    .tl_h_o       (tl_s1n_6_us_d2h),
    .tl_d_o       (tl_s1n_6_ds_h2d),
    .tl_d_i       (tl_s1n_6_ds_d2h),
    .dev_select   (dev_sel_s1n_6)
  );

endmodule
