

================================================================
== Vitis HLS Report for 'hdc_maxi_Pipeline_VITIS_LOOP_40_5'
================================================================
* Date:           Thu Jan  5 05:21:23 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        AAHLS_Final_Project_deploy
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.194 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      322|      322|  3.220 us|  3.220 us|  322|  322|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_40_5  |      320|      320|         2|          1|          1|   320|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|   2384|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     54|    -|
|Register         |        -|    -|     545|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     545|   2438|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      4|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+------+------------+------------+
    |           Variable Name          | Operation| DSP| FF|  LUT | Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+------+------------+------------+
    |add_ln40_fu_200_p2                |         +|   0|  0|    14|           9|           1|
    |ap_block_pp0_stage0_01001         |       and|   0|  0|     2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |       and|   0|  0|     2|           1|           1|
    |icmp_ln40_fu_194_p2               |      icmp|   0|  0|    11|           9|           9|
    |shl_ln42_1_fu_248_p2              |       shl|   0|  0|  2171|         512|         512|
    |shl_ln42_2_fu_318_p2              |       shl|   0|  0|   182|           4|          64|
    |ap_enable_pp0                     |       xor|   0|  0|     2|           1|           2|
    +----------------------------------+----------+----+---+------+------------+------------+
    |Total                             |          |   0|  0|  2384|         537|         590|
    +----------------------------------+----------+----+---+------+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1     |   9|          2|    9|         18|
    |i_fu_110                 |   9|          2|    9|         18|
    |test_data_TDATA_blk_n    |   9|          2|    1|          2|
    |test_data_d_we0          |   9|          2|   64|        128|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  54|         12|   85|        170|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------+-----+----+-----+-----------+
    |            Name           |  FF | LUT| Bits| Const Bits|
    +---------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                  |    1|   0|    1|          0|
    |ap_done_reg                |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1    |    1|   0|    1|          0|
    |i_1_reg_392                |    9|   0|    9|          0|
    |i_fu_110                   |    9|   0|    9|          0|
    |shl_ln42_1_reg_401         |  512|   0|  512|          0|
    |valDataCtrl_dest_V_fu_86   |    1|   0|    1|          0|
    |valDataCtrl_id_V_fu_90     |    1|   0|    1|          0|
    |valDataCtrl_keep_V_fu_106  |    4|   0|    4|          0|
    |valDataCtrl_last_V_fu_94   |    1|   0|    1|          0|
    |valDataCtrl_strb_V_fu_102  |    4|   0|    4|          0|
    |valDataCtrl_user_V_fu_98   |    1|   0|    1|          0|
    +---------------------------+-----+----+-----+-----------+
    |Total                      |  545|   0|  545|          0|
    +---------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+-----------------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |           Source Object           |    C Type    |
+-----------------------+-----+-----+------------+-----------------------------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|  hdc_maxi_Pipeline_VITIS_LOOP_40_5|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|  hdc_maxi_Pipeline_VITIS_LOOP_40_5|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  hdc_maxi_Pipeline_VITIS_LOOP_40_5|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  hdc_maxi_Pipeline_VITIS_LOOP_40_5|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  hdc_maxi_Pipeline_VITIS_LOOP_40_5|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  hdc_maxi_Pipeline_VITIS_LOOP_40_5|  return value|
|test_data_TVALID       |   in|    1|        axis|                 test_data_V_data_V|       pointer|
|test_data_TDATA        |   in|   32|        axis|                 test_data_V_data_V|       pointer|
|test_data_TREADY       |  out|    1|        axis|                 test_data_V_dest_V|       pointer|
|test_data_TDEST        |   in|    1|        axis|                 test_data_V_dest_V|       pointer|
|test_data_TKEEP        |   in|    4|        axis|                 test_data_V_keep_V|       pointer|
|test_data_TSTRB        |   in|    4|        axis|                 test_data_V_strb_V|       pointer|
|test_data_TUSER        |   in|    1|        axis|                 test_data_V_user_V|       pointer|
|test_data_TLAST        |   in|    1|        axis|                 test_data_V_last_V|       pointer|
|test_data_TID          |   in|    1|        axis|                   test_data_V_id_V|       pointer|
|test_data_d_address0   |  out|    5|   ap_memory|                        test_data_d|         array|
|test_data_d_ce0        |  out|    1|   ap_memory|                        test_data_d|         array|
|test_data_d_we0        |  out|   64|   ap_memory|                        test_data_d|         array|
|test_data_d_d0         |  out|  512|   ap_memory|                        test_data_d|         array|
|tmp_keep_V_out         |  out|    4|      ap_vld|                     tmp_keep_V_out|       pointer|
|tmp_keep_V_out_ap_vld  |  out|    1|      ap_vld|                     tmp_keep_V_out|       pointer|
|tmp_strb_V_out         |  out|    4|      ap_vld|                     tmp_strb_V_out|       pointer|
|tmp_strb_V_out_ap_vld  |  out|    1|      ap_vld|                     tmp_strb_V_out|       pointer|
|tmp_user_V_out         |  out|    1|      ap_vld|                     tmp_user_V_out|       pointer|
|tmp_user_V_out_ap_vld  |  out|    1|      ap_vld|                     tmp_user_V_out|       pointer|
|tmp_last_V_out         |  out|    1|      ap_vld|                     tmp_last_V_out|       pointer|
|tmp_last_V_out_ap_vld  |  out|    1|      ap_vld|                     tmp_last_V_out|       pointer|
|tmp_id_V_out           |  out|    1|      ap_vld|                       tmp_id_V_out|       pointer|
|tmp_id_V_out_ap_vld    |  out|    1|      ap_vld|                       tmp_id_V_out|       pointer|
|tmp_dest_V_out         |  out|    1|      ap_vld|                     tmp_dest_V_out|       pointer|
|tmp_dest_V_out_ap_vld  |  out|    1|      ap_vld|                     tmp_dest_V_out|       pointer|
+-----------------------+-----+-----+------------+-----------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.42>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%valDataCtrl_dest_V = alloca i32 1"   --->   Operation 5 'alloca' 'valDataCtrl_dest_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%valDataCtrl_id_V = alloca i32 1"   --->   Operation 6 'alloca' 'valDataCtrl_id_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%valDataCtrl_last_V = alloca i32 1"   --->   Operation 7 'alloca' 'valDataCtrl_last_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%valDataCtrl_user_V = alloca i32 1"   --->   Operation 8 'alloca' 'valDataCtrl_user_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%valDataCtrl_strb_V = alloca i32 1"   --->   Operation 9 'alloca' 'valDataCtrl_strb_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%valDataCtrl_keep_V = alloca i32 1"   --->   Operation 10 'alloca' 'valDataCtrl_keep_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 11 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %test_data_V_dest_V, i1 %test_data_V_id_V, i1 %test_data_V_last_V, i1 %test_data_V_user_V, i4 %test_data_V_strb_V, i4 %test_data_V_keep_V, i32 %test_data_V_data_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.58ns)   --->   "%store_ln0 = store i9 0, i9 %i"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc49"   --->   Operation 14 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%i_1 = load i9 %i" [AAHLS_Final_Project_deploy/HDC.cpp:42]   --->   Operation 15 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 16 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.66ns)   --->   "%icmp_ln40 = icmp_eq  i9 %i_1, i9 320" [AAHLS_Final_Project_deploy/HDC.cpp:40]   --->   Operation 17 'icmp' 'icmp_ln40' <Predicate = true> <Delay = 1.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 320, i64 320, i64 320"   --->   Operation 18 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.82ns)   --->   "%add_ln40 = add i9 %i_1, i9 1" [AAHLS_Final_Project_deploy/HDC.cpp:40]   --->   Operation 19 'add' 'add_ln40' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln40 = br i1 %icmp_ln40, void %for.inc49.split, void %VITIS_LOOP_51_8.preheader.exitStub" [AAHLS_Final_Project_deploy/HDC.cpp:40]   --->   Operation 20 'br' 'br_ln40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%empty_32 = read i44 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %test_data_V_data_V, i4 %test_data_V_keep_V, i4 %test_data_V_strb_V, i1 %test_data_V_user_V, i1 %test_data_V_last_V, i1 %test_data_V_id_V, i1 %test_data_V_dest_V"   --->   Operation 21 'read' 'empty_32' <Predicate = (!icmp_ln40)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 22 [1/1] (0.00ns) (grouped into LUT with out node shl_ln42_1)   --->   "%tmp_data_V = extractvalue i44 %empty_32"   --->   Operation 22 'extractvalue' 'tmp_data_V' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_keep_V = extractvalue i44 %empty_32"   --->   Operation 23 'extractvalue' 'tmp_keep_V' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_strb_V = extractvalue i44 %empty_32"   --->   Operation 24 'extractvalue' 'tmp_strb_V' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_user_V = extractvalue i44 %empty_32"   --->   Operation 25 'extractvalue' 'tmp_user_V' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_last_V = extractvalue i44 %empty_32"   --->   Operation 26 'extractvalue' 'tmp_last_V' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_id_V = extractvalue i44 %empty_32"   --->   Operation 27 'extractvalue' 'tmp_id_V' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_dest_V = extractvalue i44 %empty_32"   --->   Operation 28 'extractvalue' 'tmp_dest_V' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node shl_ln42_1)   --->   "%shl_ln42 = shl i9 %i_1, i9 5" [AAHLS_Final_Project_deploy/HDC.cpp:42]   --->   Operation 29 'shl' 'shl_ln42' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node shl_ln42_1)   --->   "%zext_ln42_1 = zext i9 %shl_ln42" [AAHLS_Final_Project_deploy/HDC.cpp:42]   --->   Operation 30 'zext' 'zext_ln42_1' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node shl_ln42_1)   --->   "%zext_ln42_2 = zext i32 %tmp_data_V" [AAHLS_Final_Project_deploy/HDC.cpp:42]   --->   Operation 31 'zext' 'zext_ln42_2' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (4.42ns) (out node of the LUT)   --->   "%shl_ln42_1 = shl i512 %zext_ln42_2, i512 %zext_ln42_1" [AAHLS_Final_Project_deploy/HDC.cpp:42]   --->   Operation 32 'shl' 'shl_ln42_1' <Predicate = (!icmp_ln40)> <Delay = 4.42> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 5.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (1.58ns)   --->   "%store_ln40 = store i9 %add_ln40, i9 %i" [AAHLS_Final_Project_deploy/HDC.cpp:40]   --->   Operation 33 'store' 'store_ln40' <Predicate = (!icmp_ln40)> <Delay = 1.58>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%store_ln40 = store i4 %tmp_keep_V, i4 %valDataCtrl_keep_V" [AAHLS_Final_Project_deploy/HDC.cpp:40]   --->   Operation 34 'store' 'store_ln40' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%store_ln40 = store i4 %tmp_strb_V, i4 %valDataCtrl_strb_V" [AAHLS_Final_Project_deploy/HDC.cpp:40]   --->   Operation 35 'store' 'store_ln40' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%store_ln40 = store i1 %tmp_user_V, i1 %valDataCtrl_user_V" [AAHLS_Final_Project_deploy/HDC.cpp:40]   --->   Operation 36 'store' 'store_ln40' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%store_ln40 = store i1 %tmp_last_V, i1 %valDataCtrl_last_V" [AAHLS_Final_Project_deploy/HDC.cpp:40]   --->   Operation 37 'store' 'store_ln40' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%store_ln40 = store i1 %tmp_id_V, i1 %valDataCtrl_id_V" [AAHLS_Final_Project_deploy/HDC.cpp:40]   --->   Operation 38 'store' 'store_ln40' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%store_ln40 = store i1 %tmp_dest_V, i1 %valDataCtrl_dest_V" [AAHLS_Final_Project_deploy/HDC.cpp:40]   --->   Operation 39 'store' 'store_ln40' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%valDataCtrl_dest_V_load = load i1 %valDataCtrl_dest_V"   --->   Operation 51 'load' 'valDataCtrl_dest_V_load' <Predicate = (icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%valDataCtrl_id_V_load = load i1 %valDataCtrl_id_V"   --->   Operation 52 'load' 'valDataCtrl_id_V_load' <Predicate = (icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%valDataCtrl_last_V_load = load i1 %valDataCtrl_last_V"   --->   Operation 53 'load' 'valDataCtrl_last_V_load' <Predicate = (icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%valDataCtrl_user_V_load = load i1 %valDataCtrl_user_V"   --->   Operation 54 'load' 'valDataCtrl_user_V_load' <Predicate = (icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%valDataCtrl_strb_V_load = load i4 %valDataCtrl_strb_V"   --->   Operation 55 'load' 'valDataCtrl_strb_V_load' <Predicate = (icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%valDataCtrl_keep_V_load = load i4 %valDataCtrl_keep_V"   --->   Operation 56 'load' 'valDataCtrl_keep_V_load' <Predicate = (icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i4P0A, i4 %tmp_keep_V_out, i4 %valDataCtrl_keep_V_load"   --->   Operation 57 'write' 'write_ln0' <Predicate = (icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i4P0A, i4 %tmp_strb_V_out, i4 %valDataCtrl_strb_V_load"   --->   Operation 58 'write' 'write_ln0' <Predicate = (icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %tmp_user_V_out, i1 %valDataCtrl_user_V_load"   --->   Operation 59 'write' 'write_ln0' <Predicate = (icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %tmp_last_V_out, i1 %valDataCtrl_last_V_load"   --->   Operation 60 'write' 'write_ln0' <Predicate = (icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %tmp_id_V_out, i1 %valDataCtrl_id_V_load"   --->   Operation 61 'write' 'write_ln0' <Predicate = (icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %tmp_dest_V_out, i1 %valDataCtrl_dest_V_load"   --->   Operation 62 'write' 'write_ln0' <Predicate = (icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 63 'ret' 'ret_ln0' <Predicate = (icmp_ln40)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.19>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%specloopname_ln41 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [AAHLS_Final_Project_deploy/HDC.cpp:41]   --->   Operation 40 'specloopname' 'specloopname_ln41' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%trunc_ln42 = trunc i9 %i_1" [AAHLS_Final_Project_deploy/HDC.cpp:42]   --->   Operation 41 'trunc' 'trunc_ln42' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%lshr_ln1 = partselect i5 @_ssdm_op_PartSelect.i5.i9.i32.i32, i9 %i_1, i32 4, i32 8" [AAHLS_Final_Project_deploy/HDC.cpp:42]   --->   Operation 42 'partselect' 'lshr_ln1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln42 = zext i5 %lshr_ln1" [AAHLS_Final_Project_deploy/HDC.cpp:42]   --->   Operation 43 'zext' 'zext_ln42' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%test_data_d_addr = getelementptr i512 %test_data_d, i64 0, i64 %zext_ln42" [AAHLS_Final_Project_deploy/HDC.cpp:42]   --->   Operation 44 'getelementptr' 'test_data_d_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln42 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i512 %test_data_d" [AAHLS_Final_Project_deploy/HDC.cpp:42]   --->   Operation 45 'specbramwithbyteenable' 'specbramwithbyteenable_ln42' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%udiv = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i4.i2, i4 %trunc_ln42, i2 0" [AAHLS_Final_Project_deploy/HDC.cpp:42]   --->   Operation 46 'bitconcatenate' 'udiv' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln42_3 = zext i6 %udiv" [AAHLS_Final_Project_deploy/HDC.cpp:42]   --->   Operation 47 'zext' 'zext_ln42_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (2.94ns)   --->   "%shl_ln42_2 = shl i64 15, i64 %zext_ln42_3" [AAHLS_Final_Project_deploy/HDC.cpp:42]   --->   Operation 48 'shl' 'shl_ln42_2' <Predicate = true> <Delay = 2.94> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.59> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (3.25ns)   --->   "%store_ln42 = store void @_ssdm_op_Write.bram.i512, i5 %test_data_d_addr, i512 %shl_ln42_1, i64 %shl_ln42_2" [AAHLS_Final_Project_deploy/HDC.cpp:42]   --->   Operation 49 'store' 'store_ln42' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 20> <RAM>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln40 = br void %for.inc49" [AAHLS_Final_Project_deploy/HDC.cpp:40]   --->   Operation 50 'br' 'br_ln40' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ test_data_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ test_data_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ test_data_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ test_data_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ test_data_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ test_data_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ test_data_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ test_data_d]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ tmp_keep_V_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ tmp_strb_V_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ tmp_user_V_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ tmp_last_V_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ tmp_id_V_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ tmp_dest_V_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
valDataCtrl_dest_V          (alloca                ) [ 010]
valDataCtrl_id_V            (alloca                ) [ 010]
valDataCtrl_last_V          (alloca                ) [ 010]
valDataCtrl_user_V          (alloca                ) [ 010]
valDataCtrl_strb_V          (alloca                ) [ 010]
valDataCtrl_keep_V          (alloca                ) [ 010]
i                           (alloca                ) [ 010]
specinterface_ln0           (specinterface         ) [ 000]
store_ln0                   (store                 ) [ 000]
br_ln0                      (br                    ) [ 000]
i_1                         (load                  ) [ 011]
specpipeline_ln0            (specpipeline          ) [ 000]
icmp_ln40                   (icmp                  ) [ 010]
empty                       (speclooptripcount     ) [ 000]
add_ln40                    (add                   ) [ 000]
br_ln40                     (br                    ) [ 000]
empty_32                    (read                  ) [ 000]
tmp_data_V                  (extractvalue          ) [ 000]
tmp_keep_V                  (extractvalue          ) [ 000]
tmp_strb_V                  (extractvalue          ) [ 000]
tmp_user_V                  (extractvalue          ) [ 000]
tmp_last_V                  (extractvalue          ) [ 000]
tmp_id_V                    (extractvalue          ) [ 000]
tmp_dest_V                  (extractvalue          ) [ 000]
shl_ln42                    (shl                   ) [ 000]
zext_ln42_1                 (zext                  ) [ 000]
zext_ln42_2                 (zext                  ) [ 000]
shl_ln42_1                  (shl                   ) [ 011]
store_ln40                  (store                 ) [ 000]
store_ln40                  (store                 ) [ 000]
store_ln40                  (store                 ) [ 000]
store_ln40                  (store                 ) [ 000]
store_ln40                  (store                 ) [ 000]
store_ln40                  (store                 ) [ 000]
store_ln40                  (store                 ) [ 000]
specloopname_ln41           (specloopname          ) [ 000]
trunc_ln42                  (trunc                 ) [ 000]
lshr_ln1                    (partselect            ) [ 000]
zext_ln42                   (zext                  ) [ 000]
test_data_d_addr            (getelementptr         ) [ 000]
specbramwithbyteenable_ln42 (specbramwithbyteenable) [ 000]
udiv                        (bitconcatenate        ) [ 000]
zext_ln42_3                 (zext                  ) [ 000]
shl_ln42_2                  (shl                   ) [ 000]
store_ln42                  (store                 ) [ 000]
br_ln40                     (br                    ) [ 000]
valDataCtrl_dest_V_load     (load                  ) [ 000]
valDataCtrl_id_V_load       (load                  ) [ 000]
valDataCtrl_last_V_load     (load                  ) [ 000]
valDataCtrl_user_V_load     (load                  ) [ 000]
valDataCtrl_strb_V_load     (load                  ) [ 000]
valDataCtrl_keep_V_load     (load                  ) [ 000]
write_ln0                   (write                 ) [ 000]
write_ln0                   (write                 ) [ 000]
write_ln0                   (write                 ) [ 000]
write_ln0                   (write                 ) [ 000]
write_ln0                   (write                 ) [ 000]
write_ln0                   (write                 ) [ 000]
ret_ln0                     (ret                   ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="test_data_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="test_data_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="test_data_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="test_data_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="test_data_V_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="test_data_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="test_data_V_user_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="test_data_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="test_data_V_last_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="test_data_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="test_data_V_id_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="test_data_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="test_data_V_dest_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="test_data_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="test_data_d">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="test_data_d"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="tmp_keep_V_out">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_keep_V_out"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="tmp_strb_V_out">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_strb_V_out"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="tmp_user_V_out">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_user_V_out"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="tmp_last_V_out">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_last_V_out"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="tmp_id_V_out">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_id_V_out"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="tmp_dest_V_out">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_dest_V_out"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i9.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBRAMWithByteEnable"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i4.i2"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.bram.i512"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i4P0A"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="86" class="1004" name="valDataCtrl_dest_V_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="valDataCtrl_dest_V/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="valDataCtrl_id_V_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="valDataCtrl_id_V/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="valDataCtrl_last_V_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="valDataCtrl_last_V/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="valDataCtrl_user_V_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="valDataCtrl_user_V/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="valDataCtrl_strb_V_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="valDataCtrl_strb_V/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="valDataCtrl_keep_V_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="valDataCtrl_keep_V/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="i_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="empty_32_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="44" slack="0"/>
<pin id="116" dir="0" index="1" bw="32" slack="0"/>
<pin id="117" dir="0" index="2" bw="4" slack="0"/>
<pin id="118" dir="0" index="3" bw="4" slack="0"/>
<pin id="119" dir="0" index="4" bw="1" slack="0"/>
<pin id="120" dir="0" index="5" bw="1" slack="0"/>
<pin id="121" dir="0" index="6" bw="1" slack="0"/>
<pin id="122" dir="0" index="7" bw="1" slack="0"/>
<pin id="123" dir="1" index="8" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_32/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="write_ln0_write_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="0" slack="0"/>
<pin id="134" dir="0" index="1" bw="4" slack="0"/>
<pin id="135" dir="0" index="2" bw="4" slack="0"/>
<pin id="136" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="139" class="1004" name="write_ln0_write_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="0" slack="0"/>
<pin id="141" dir="0" index="1" bw="4" slack="0"/>
<pin id="142" dir="0" index="2" bw="4" slack="0"/>
<pin id="143" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="write_ln0_write_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="0" slack="0"/>
<pin id="148" dir="0" index="1" bw="1" slack="0"/>
<pin id="149" dir="0" index="2" bw="1" slack="0"/>
<pin id="150" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="153" class="1004" name="write_ln0_write_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="0" slack="0"/>
<pin id="155" dir="0" index="1" bw="1" slack="0"/>
<pin id="156" dir="0" index="2" bw="1" slack="0"/>
<pin id="157" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="write_ln0_write_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="0" slack="0"/>
<pin id="162" dir="0" index="1" bw="1" slack="0"/>
<pin id="163" dir="0" index="2" bw="1" slack="0"/>
<pin id="164" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="167" class="1004" name="write_ln0_write_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="0" slack="0"/>
<pin id="169" dir="0" index="1" bw="1" slack="0"/>
<pin id="170" dir="0" index="2" bw="1" slack="0"/>
<pin id="171" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="test_data_d_addr_gep_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="512" slack="0"/>
<pin id="176" dir="0" index="1" bw="1" slack="0"/>
<pin id="177" dir="0" index="2" bw="5" slack="0"/>
<pin id="178" dir="1" index="3" bw="5" slack="2147483647"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="test_data_d_addr/2 "/>
</bind>
</comp>

<comp id="181" class="1004" name="store_ln42_access_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="5" slack="2147483647"/>
<pin id="183" dir="0" index="1" bw="512" slack="1"/>
<pin id="184" dir="0" index="2" bw="64" slack="0"/>
<pin id="185" dir="1" index="3" bw="512" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln42/2 "/>
</bind>
</comp>

<comp id="186" class="1004" name="store_ln0_store_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="1" slack="0"/>
<pin id="188" dir="0" index="1" bw="9" slack="0"/>
<pin id="189" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="191" class="1004" name="i_1_load_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="9" slack="0"/>
<pin id="193" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="icmp_ln40_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="9" slack="0"/>
<pin id="196" dir="0" index="1" bw="9" slack="0"/>
<pin id="197" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln40/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="add_ln40_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="9" slack="0"/>
<pin id="202" dir="0" index="1" bw="1" slack="0"/>
<pin id="203" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln40/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="tmp_data_V_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="44" slack="0"/>
<pin id="208" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="tmp_keep_V_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="44" slack="0"/>
<pin id="212" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_keep_V/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="tmp_strb_V_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="44" slack="0"/>
<pin id="216" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_strb_V/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="tmp_user_V_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="44" slack="0"/>
<pin id="220" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_user_V/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="tmp_last_V_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="44" slack="0"/>
<pin id="224" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_last_V/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="tmp_id_V_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="44" slack="0"/>
<pin id="228" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_id_V/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="tmp_dest_V_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="44" slack="0"/>
<pin id="232" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_dest_V/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="shl_ln42_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="9" slack="0"/>
<pin id="236" dir="0" index="1" bw="4" slack="0"/>
<pin id="237" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln42/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="zext_ln42_1_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="9" slack="0"/>
<pin id="242" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln42_1/1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="zext_ln42_2_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="32" slack="0"/>
<pin id="246" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln42_2/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="shl_ln42_1_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="32" slack="0"/>
<pin id="250" dir="0" index="1" bw="9" slack="0"/>
<pin id="251" dir="1" index="2" bw="512" slack="1"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln42_1/1 "/>
</bind>
</comp>

<comp id="254" class="1004" name="store_ln40_store_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="9" slack="0"/>
<pin id="256" dir="0" index="1" bw="9" slack="0"/>
<pin id="257" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln40/1 "/>
</bind>
</comp>

<comp id="259" class="1004" name="store_ln40_store_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="4" slack="0"/>
<pin id="261" dir="0" index="1" bw="4" slack="0"/>
<pin id="262" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln40/1 "/>
</bind>
</comp>

<comp id="264" class="1004" name="store_ln40_store_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="4" slack="0"/>
<pin id="266" dir="0" index="1" bw="4" slack="0"/>
<pin id="267" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln40/1 "/>
</bind>
</comp>

<comp id="269" class="1004" name="store_ln40_store_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="1" slack="0"/>
<pin id="271" dir="0" index="1" bw="1" slack="0"/>
<pin id="272" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln40/1 "/>
</bind>
</comp>

<comp id="274" class="1004" name="store_ln40_store_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="1" slack="0"/>
<pin id="276" dir="0" index="1" bw="1" slack="0"/>
<pin id="277" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln40/1 "/>
</bind>
</comp>

<comp id="279" class="1004" name="store_ln40_store_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="1" slack="0"/>
<pin id="281" dir="0" index="1" bw="1" slack="0"/>
<pin id="282" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln40/1 "/>
</bind>
</comp>

<comp id="284" class="1004" name="store_ln40_store_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="1" slack="0"/>
<pin id="286" dir="0" index="1" bw="1" slack="0"/>
<pin id="287" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln40/1 "/>
</bind>
</comp>

<comp id="289" class="1004" name="trunc_ln42_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="9" slack="1"/>
<pin id="291" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln42/2 "/>
</bind>
</comp>

<comp id="292" class="1004" name="lshr_ln1_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="5" slack="0"/>
<pin id="294" dir="0" index="1" bw="9" slack="1"/>
<pin id="295" dir="0" index="2" bw="4" slack="0"/>
<pin id="296" dir="0" index="3" bw="5" slack="0"/>
<pin id="297" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln1/2 "/>
</bind>
</comp>

<comp id="301" class="1004" name="zext_ln42_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="5" slack="0"/>
<pin id="303" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln42/2 "/>
</bind>
</comp>

<comp id="306" class="1004" name="udiv_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="6" slack="0"/>
<pin id="308" dir="0" index="1" bw="4" slack="0"/>
<pin id="309" dir="0" index="2" bw="1" slack="0"/>
<pin id="310" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="udiv/2 "/>
</bind>
</comp>

<comp id="314" class="1004" name="zext_ln42_3_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="6" slack="0"/>
<pin id="316" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln42_3/2 "/>
</bind>
</comp>

<comp id="318" class="1004" name="shl_ln42_2_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="5" slack="0"/>
<pin id="320" dir="0" index="1" bw="6" slack="0"/>
<pin id="321" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln42_2/2 "/>
</bind>
</comp>

<comp id="325" class="1004" name="valDataCtrl_dest_V_load_load_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="1" slack="0"/>
<pin id="327" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="valDataCtrl_dest_V_load/1 "/>
</bind>
</comp>

<comp id="329" class="1004" name="valDataCtrl_id_V_load_load_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="1" slack="0"/>
<pin id="331" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="valDataCtrl_id_V_load/1 "/>
</bind>
</comp>

<comp id="333" class="1004" name="valDataCtrl_last_V_load_load_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="1" slack="0"/>
<pin id="335" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="valDataCtrl_last_V_load/1 "/>
</bind>
</comp>

<comp id="337" class="1004" name="valDataCtrl_user_V_load_load_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="1" slack="0"/>
<pin id="339" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="valDataCtrl_user_V_load/1 "/>
</bind>
</comp>

<comp id="341" class="1004" name="valDataCtrl_strb_V_load_load_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="4" slack="0"/>
<pin id="343" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="valDataCtrl_strb_V_load/1 "/>
</bind>
</comp>

<comp id="345" class="1004" name="valDataCtrl_keep_V_load_load_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="4" slack="0"/>
<pin id="347" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="valDataCtrl_keep_V_load/1 "/>
</bind>
</comp>

<comp id="349" class="1005" name="valDataCtrl_dest_V_reg_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="1" slack="0"/>
<pin id="351" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="valDataCtrl_dest_V "/>
</bind>
</comp>

<comp id="355" class="1005" name="valDataCtrl_id_V_reg_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="1" slack="0"/>
<pin id="357" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="valDataCtrl_id_V "/>
</bind>
</comp>

<comp id="361" class="1005" name="valDataCtrl_last_V_reg_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="1" slack="0"/>
<pin id="363" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="valDataCtrl_last_V "/>
</bind>
</comp>

<comp id="367" class="1005" name="valDataCtrl_user_V_reg_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="1" slack="0"/>
<pin id="369" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="valDataCtrl_user_V "/>
</bind>
</comp>

<comp id="373" class="1005" name="valDataCtrl_strb_V_reg_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="4" slack="0"/>
<pin id="375" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="valDataCtrl_strb_V "/>
</bind>
</comp>

<comp id="379" class="1005" name="valDataCtrl_keep_V_reg_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="4" slack="0"/>
<pin id="381" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="valDataCtrl_keep_V "/>
</bind>
</comp>

<comp id="385" class="1005" name="i_reg_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="9" slack="0"/>
<pin id="387" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="392" class="1005" name="i_1_reg_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="9" slack="1"/>
<pin id="394" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="401" class="1005" name="shl_ln42_1_reg_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="512" slack="1"/>
<pin id="403" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln42_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="89"><net_src comp="28" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="28" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="97"><net_src comp="28" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="101"><net_src comp="28" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="28" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="28" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="113"><net_src comp="28" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="124"><net_src comp="56" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="125"><net_src comp="0" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="126"><net_src comp="2" pin="0"/><net_sink comp="114" pin=2"/></net>

<net id="127"><net_src comp="4" pin="0"/><net_sink comp="114" pin=3"/></net>

<net id="128"><net_src comp="6" pin="0"/><net_sink comp="114" pin=4"/></net>

<net id="129"><net_src comp="8" pin="0"/><net_sink comp="114" pin=5"/></net>

<net id="130"><net_src comp="10" pin="0"/><net_sink comp="114" pin=6"/></net>

<net id="131"><net_src comp="12" pin="0"/><net_sink comp="114" pin=7"/></net>

<net id="137"><net_src comp="82" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="138"><net_src comp="16" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="144"><net_src comp="82" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="145"><net_src comp="18" pin="0"/><net_sink comp="139" pin=1"/></net>

<net id="151"><net_src comp="84" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="152"><net_src comp="20" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="158"><net_src comp="84" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="159"><net_src comp="22" pin="0"/><net_sink comp="153" pin=1"/></net>

<net id="165"><net_src comp="84" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="166"><net_src comp="24" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="172"><net_src comp="84" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="173"><net_src comp="26" pin="0"/><net_sink comp="167" pin=1"/></net>

<net id="179"><net_src comp="14" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="180"><net_src comp="70" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="190"><net_src comp="42" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="198"><net_src comp="191" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="48" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="204"><net_src comp="191" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="205"><net_src comp="54" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="209"><net_src comp="114" pin="8"/><net_sink comp="206" pin=0"/></net>

<net id="213"><net_src comp="114" pin="8"/><net_sink comp="210" pin=0"/></net>

<net id="217"><net_src comp="114" pin="8"/><net_sink comp="214" pin=0"/></net>

<net id="221"><net_src comp="114" pin="8"/><net_sink comp="218" pin=0"/></net>

<net id="225"><net_src comp="114" pin="8"/><net_sink comp="222" pin=0"/></net>

<net id="229"><net_src comp="114" pin="8"/><net_sink comp="226" pin=0"/></net>

<net id="233"><net_src comp="114" pin="8"/><net_sink comp="230" pin=0"/></net>

<net id="238"><net_src comp="191" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="239"><net_src comp="58" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="243"><net_src comp="234" pin="2"/><net_sink comp="240" pin=0"/></net>

<net id="247"><net_src comp="206" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="252"><net_src comp="244" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="253"><net_src comp="240" pin="1"/><net_sink comp="248" pin=1"/></net>

<net id="258"><net_src comp="200" pin="2"/><net_sink comp="254" pin=0"/></net>

<net id="263"><net_src comp="210" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="268"><net_src comp="214" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="273"><net_src comp="218" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="278"><net_src comp="222" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="283"><net_src comp="226" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="288"><net_src comp="230" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="298"><net_src comp="64" pin="0"/><net_sink comp="292" pin=0"/></net>

<net id="299"><net_src comp="66" pin="0"/><net_sink comp="292" pin=2"/></net>

<net id="300"><net_src comp="68" pin="0"/><net_sink comp="292" pin=3"/></net>

<net id="304"><net_src comp="292" pin="4"/><net_sink comp="301" pin=0"/></net>

<net id="305"><net_src comp="301" pin="1"/><net_sink comp="174" pin=2"/></net>

<net id="311"><net_src comp="74" pin="0"/><net_sink comp="306" pin=0"/></net>

<net id="312"><net_src comp="289" pin="1"/><net_sink comp="306" pin=1"/></net>

<net id="313"><net_src comp="76" pin="0"/><net_sink comp="306" pin=2"/></net>

<net id="317"><net_src comp="306" pin="3"/><net_sink comp="314" pin=0"/></net>

<net id="322"><net_src comp="78" pin="0"/><net_sink comp="318" pin=0"/></net>

<net id="323"><net_src comp="314" pin="1"/><net_sink comp="318" pin=1"/></net>

<net id="324"><net_src comp="318" pin="2"/><net_sink comp="181" pin=2"/></net>

<net id="328"><net_src comp="325" pin="1"/><net_sink comp="167" pin=2"/></net>

<net id="332"><net_src comp="329" pin="1"/><net_sink comp="160" pin=2"/></net>

<net id="336"><net_src comp="333" pin="1"/><net_sink comp="153" pin=2"/></net>

<net id="340"><net_src comp="337" pin="1"/><net_sink comp="146" pin=2"/></net>

<net id="344"><net_src comp="341" pin="1"/><net_sink comp="139" pin=2"/></net>

<net id="348"><net_src comp="345" pin="1"/><net_sink comp="132" pin=2"/></net>

<net id="352"><net_src comp="86" pin="1"/><net_sink comp="349" pin=0"/></net>

<net id="353"><net_src comp="349" pin="1"/><net_sink comp="284" pin=1"/></net>

<net id="354"><net_src comp="349" pin="1"/><net_sink comp="325" pin=0"/></net>

<net id="358"><net_src comp="90" pin="1"/><net_sink comp="355" pin=0"/></net>

<net id="359"><net_src comp="355" pin="1"/><net_sink comp="279" pin=1"/></net>

<net id="360"><net_src comp="355" pin="1"/><net_sink comp="329" pin=0"/></net>

<net id="364"><net_src comp="94" pin="1"/><net_sink comp="361" pin=0"/></net>

<net id="365"><net_src comp="361" pin="1"/><net_sink comp="274" pin=1"/></net>

<net id="366"><net_src comp="361" pin="1"/><net_sink comp="333" pin=0"/></net>

<net id="370"><net_src comp="98" pin="1"/><net_sink comp="367" pin=0"/></net>

<net id="371"><net_src comp="367" pin="1"/><net_sink comp="269" pin=1"/></net>

<net id="372"><net_src comp="367" pin="1"/><net_sink comp="337" pin=0"/></net>

<net id="376"><net_src comp="102" pin="1"/><net_sink comp="373" pin=0"/></net>

<net id="377"><net_src comp="373" pin="1"/><net_sink comp="264" pin=1"/></net>

<net id="378"><net_src comp="373" pin="1"/><net_sink comp="341" pin=0"/></net>

<net id="382"><net_src comp="106" pin="1"/><net_sink comp="379" pin=0"/></net>

<net id="383"><net_src comp="379" pin="1"/><net_sink comp="259" pin=1"/></net>

<net id="384"><net_src comp="379" pin="1"/><net_sink comp="345" pin=0"/></net>

<net id="388"><net_src comp="110" pin="1"/><net_sink comp="385" pin=0"/></net>

<net id="389"><net_src comp="385" pin="1"/><net_sink comp="186" pin=1"/></net>

<net id="390"><net_src comp="385" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="391"><net_src comp="385" pin="1"/><net_sink comp="254" pin=1"/></net>

<net id="395"><net_src comp="191" pin="1"/><net_sink comp="392" pin=0"/></net>

<net id="396"><net_src comp="392" pin="1"/><net_sink comp="289" pin=0"/></net>

<net id="397"><net_src comp="392" pin="1"/><net_sink comp="292" pin=1"/></net>

<net id="404"><net_src comp="248" pin="2"/><net_sink comp="401" pin=0"/></net>

<net id="405"><net_src comp="401" pin="1"/><net_sink comp="181" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: test_data_V_data_V | {}
	Port: test_data_V_keep_V | {}
	Port: test_data_V_strb_V | {}
	Port: test_data_V_user_V | {}
	Port: test_data_V_last_V | {}
	Port: test_data_V_id_V | {}
	Port: test_data_V_dest_V | {}
	Port: test_data_d | {2 }
	Port: tmp_keep_V_out | {1 }
	Port: tmp_strb_V_out | {1 }
	Port: tmp_user_V_out | {1 }
	Port: tmp_last_V_out | {1 }
	Port: tmp_id_V_out | {1 }
	Port: tmp_dest_V_out | {1 }
 - Input state : 
	Port: hdc_maxi_Pipeline_VITIS_LOOP_40_5 : test_data_V_data_V | {1 }
	Port: hdc_maxi_Pipeline_VITIS_LOOP_40_5 : test_data_V_keep_V | {1 }
	Port: hdc_maxi_Pipeline_VITIS_LOOP_40_5 : test_data_V_strb_V | {1 }
	Port: hdc_maxi_Pipeline_VITIS_LOOP_40_5 : test_data_V_user_V | {1 }
	Port: hdc_maxi_Pipeline_VITIS_LOOP_40_5 : test_data_V_last_V | {1 }
	Port: hdc_maxi_Pipeline_VITIS_LOOP_40_5 : test_data_V_id_V | {1 }
	Port: hdc_maxi_Pipeline_VITIS_LOOP_40_5 : test_data_V_dest_V | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		i_1 : 1
		icmp_ln40 : 2
		add_ln40 : 2
		br_ln40 : 3
		shl_ln42 : 2
		zext_ln42_1 : 2
		zext_ln42_2 : 1
		shl_ln42_1 : 3
		store_ln40 : 3
		store_ln40 : 1
		store_ln40 : 1
		store_ln40 : 1
		store_ln40 : 1
		store_ln40 : 1
		store_ln40 : 1
		valDataCtrl_dest_V_load : 1
		valDataCtrl_id_V_load : 1
		valDataCtrl_last_V_load : 1
		valDataCtrl_user_V_load : 1
		valDataCtrl_strb_V_load : 1
		valDataCtrl_keep_V_load : 1
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2
	State 2
		zext_ln42 : 1
		test_data_d_addr : 2
		udiv : 1
		zext_ln42_3 : 2
		shl_ln42_2 : 3
		store_ln42 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|
| Operation|     Functional Unit    |    FF   |   LUT   |
|----------|------------------------|---------|---------|
|          |     shl_ln42_fu_234    |    0    |    0    |
|    shl   |    shl_ln42_1_fu_248   |    0    |   100   |
|          |    shl_ln42_2_fu_318   |    0    |    13   |
|----------|------------------------|---------|---------|
|    add   |     add_ln40_fu_200    |    0    |    14   |
|----------|------------------------|---------|---------|
|   icmp   |    icmp_ln40_fu_194    |    0    |    11   |
|----------|------------------------|---------|---------|
|   read   |  empty_32_read_fu_114  |    0    |    0    |
|----------|------------------------|---------|---------|
|          | write_ln0_write_fu_132 |    0    |    0    |
|          | write_ln0_write_fu_139 |    0    |    0    |
|   write  | write_ln0_write_fu_146 |    0    |    0    |
|          | write_ln0_write_fu_153 |    0    |    0    |
|          | write_ln0_write_fu_160 |    0    |    0    |
|          | write_ln0_write_fu_167 |    0    |    0    |
|----------|------------------------|---------|---------|
|          |    tmp_data_V_fu_206   |    0    |    0    |
|          |    tmp_keep_V_fu_210   |    0    |    0    |
|          |    tmp_strb_V_fu_214   |    0    |    0    |
|extractvalue|    tmp_user_V_fu_218   |    0    |    0    |
|          |    tmp_last_V_fu_222   |    0    |    0    |
|          |     tmp_id_V_fu_226    |    0    |    0    |
|          |    tmp_dest_V_fu_230   |    0    |    0    |
|----------|------------------------|---------|---------|
|          |   zext_ln42_1_fu_240   |    0    |    0    |
|   zext   |   zext_ln42_2_fu_244   |    0    |    0    |
|          |    zext_ln42_fu_301    |    0    |    0    |
|          |   zext_ln42_3_fu_314   |    0    |    0    |
|----------|------------------------|---------|---------|
|   trunc  |    trunc_ln42_fu_289   |    0    |    0    |
|----------|------------------------|---------|---------|
|partselect|     lshr_ln1_fu_292    |    0    |    0    |
|----------|------------------------|---------|---------|
|bitconcatenate|       udiv_fu_306      |    0    |    0    |
|----------|------------------------|---------|---------|
|   Total  |                        |    0    |   138   |
|----------|------------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|        i_1_reg_392       |    9   |
|         i_reg_385        |    9   |
|    shl_ln42_1_reg_401    |   512  |
|valDataCtrl_dest_V_reg_349|    1   |
| valDataCtrl_id_V_reg_355 |    1   |
|valDataCtrl_keep_V_reg_379|    4   |
|valDataCtrl_last_V_reg_361|    1   |
|valDataCtrl_strb_V_reg_373|    4   |
|valDataCtrl_user_V_reg_367|    1   |
+--------------------------+--------+
|           Total          |   542  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   138  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   542  |    -   |
+-----------+--------+--------+
|   Total   |   542  |   138  |
+-----------+--------+--------+
