$date
	Wed Sep 12 11:49:36 2012
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module Exemplo0043 $end
$var wire 1 ! clock $end
$upscope $end
$scope module Exemplo0043 $end
$var wire 1 " pul1 $end
$upscope $end
$scope module Exemplo0043 $end
$var wire 1 # pul2 $end
$upscope $end
$scope module Exemplo0043 $end
$var wire 1 $ pul3 $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x$
x#
x"
0!
$end
#12
0"
0#
0$
1!
#16
1"
#20
0"
1#
#24
1"
1$
0!
#28
0#
#36
0"
1#
0$
1!
#40
1"
#44
0"
#48
1"
1$
0!
#60
0#
0$
0"
1!
#64
1"
#68
0"
1#
#72
1"
1$
0!
#76
0#
#84
0"
1#
0$
1!
#88
1"
#92
0"
#96
1"
1$
0!
#108
0#
0$
0"
1!
#112
1"
#116
0"
1#
#120
1"
1$
0!
#124
0#
#132
0"
1#
0$
1!
#136
1"
#140
0"
#144
1"
1$
0!
#156
0#
0$
0"
1!
#160
1"
#164
0"
1#
#168
1"
1$
0!
#172
0#
#180
0"
1#
0$
1!
#184
1"
#188
0"
#192
1"
1$
0!
#204
0#
0$
0"
1!
#208
1"
#212
0"
1#
#216
1"
1$
0!
#220
0#
#228
0"
1#
0$
1!
#232
1"
#236
0"
#240
1"
1$
0!
#252
0#
0$
0"
1!
#256
1"
#260
0"
1#
#264
1"
1$
0!
#268
0#
#276
0"
1#
0$
1!
#280
1"
#284
0"
#288
1"
1$
0!
#300
0#
0$
0"
1!
#304
1"
#308
0"
1#
#312
1"
1$
0!
#316
0#
#324
0"
1#
0$
1!
#328
1"
#332
0"
#336
1"
1$
0!
#348
0#
0$
0"
1!
#352
1"
#356
0"
1#
#360
1"
1$
0!
#364
0#
#372
0"
1#
0$
1!
#376
1"
#380
0"
#384
1"
1$
0!
#396
0#
0$
0"
1!
#400
1"
#404
0"
1#
#408
1"
1$
0!
#412
0#
#420
0"
1#
0$
1!
#424
1"
#428
0"
#432
1"
1$
0!
#444
0#
0$
0"
1!
#448
1"
#452
0"
1#
#456
1"
1$
0!
#460
0#
#468
0"
1#
0$
1!
#472
1"
#476
0"
#480
1"
1$
0!
