(* use_dsp48="no" *) (* use_dsp="no" *) module top  (y, clk, wire4, wire3, wire2, wire1, wire0);
  output wire [(32'h39):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire signed [(5'h10):(1'h0)] wire4;
  input wire signed [(5'h13):(1'h0)] wire3;
  input wire [(3'h5):(1'h0)] wire2;
  input wire [(5'h14):(1'h0)] wire1;
  input wire signed [(4'h9):(1'h0)] wire0;
  wire [(5'h15):(1'h0)] wire8;
  wire [(4'hf):(1'h0)] wire7;
  wire signed [(4'h8):(1'h0)] wire6;
  wire signed [(2'h2):(1'h0)] wire5;
  reg [(4'ha):(1'h0)] reg9 = (1'h0);
  assign y = {wire8, wire7, wire6, wire5, reg9, (1'h0)};
  assign wire5 = wire4;
  assign wire6 = ($signed(((^(+wire1)) ?
                         (-(~^wire4)) : (wire2 ? {wire1} : $unsigned(wire3)))) ?
                     ($signed({(8'h9c)}) ?
                         $signed({{wire3, (8'ha8)},
                             (wire1 ~^ wire1)}) : {$unsigned($unsigned(wire1)),
                             wire1}) : ((((~&wire5) ?
                             wire1[(4'h9):(2'h3)] : $unsigned(wire1)) < wire2[(3'h5):(2'h3)]) ?
                         wire1[(4'hb):(4'hb)] : $unsigned({{wire2, (8'haf)},
                             $signed(wire5)})));
  assign wire7 = wire4[(4'hf):(4'hb)];
  assign wire8 = ($unsigned(($signed((~|(7'h40))) | (((8'hb6) ?
                         wire7 : (7'h41)) ?
                     (wire3 != wire1) : wire6))) << $unsigned((wire3[(4'h8):(3'h4)] >= $signed({wire2,
                     wire5}))));
  always
    @(posedge clk) begin
      reg9 <= (~^wire5);
    end
endmodule