; ModuleID = 'LLVMDialectModule'
source_filename = "LLVMDialectModule"
target datalayout = "e-p3:32:32-p4:32:32-p5:32:32-i64:64-i128:128-v16:16-v32:32-n16:32:64"

@assertFunc_1 = internal constant [8 x i8] c"unknown\00"
@assertFile_1 = internal constant [104 x i8] c"/home/ljp/llm/Diffulex/tmp/torchinductor_ljp/lz/clzptcyhundzqpgatwu5o26p52pvsrrnbkeuxelxilyppndu6kix.py\00"
@assertMessage_1 = internal constant [67 x i8] c"index out of bounds: 0 <= tl.broadcast_to(tmp31, [XBLOCK]) < 32768\00"
@assertFunc_0 = internal constant [8 x i8] c"unknown\00"
@assertFile_0 = internal constant [104 x i8] c"/home/ljp/llm/Diffulex/tmp/torchinductor_ljp/lz/clzptcyhundzqpgatwu5o26p52pvsrrnbkeuxelxilyppndu6kix.py\00"
@assertMessage_0 = internal constant [67 x i8] c"index out of bounds: 0 <= tl.broadcast_to(tmp11, [XBLOCK]) < 32768\00"

; Function Attrs: noreturn
declare !dbg !7 void @__assertfail(ptr, ptr, i32, ptr, i64) local_unnamed_addr #0

define void @triton_poi_fused__to_copy_cat_1(ptr addrspace(1) %0, ptr addrspace(1) %1, ptr addrspace(1) %2, ptr addrspace(1) %3, i32 %4) local_unnamed_addr !dbg !11 {
  %6 = tail call i32 asm "mov.u32 $0, %ctaid.x;", "=r"() #3, !dbg !12
  %7 = shl i32 %6, 7, !dbg !13
  %8 = tail call i32 @llvm.nvvm.read.ptx.sreg.tid.x(), !dbg !14
  %9 = and i32 %8, 127, !dbg !14
  %10 = or disjoint i32 %7, %9, !dbg !15
  %.frozen = freeze i32 %10, !dbg !16
  %11 = sdiv i32 %.frozen, 128, !dbg !16
  %12 = mul i32 %11, 128, !dbg !17
  %.decomposed = sub i32 %.frozen, %12, !dbg !17
  %13 = sdiv i32 %10, 512, !dbg !18
  %14 = icmp slt i32 %.decomposed, 64, !dbg !19
  %15 = shl nsw i32 %11, 7, !dbg !20
  %16 = add i32 %15, %.decomposed, !dbg !21
  %17 = sext i32 %16 to i64, !dbg !22
  %18 = getelementptr bfloat, ptr addrspace(1) %0, i64 %17, !dbg !22
  %19 = tail call i16 asm sideeffect "mov.u16 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b16 { $0 }, [ $1 + 0 ];\0A\09@!$4 mov.u16 $0, $3;", "=c,l,b,c,b"(ptr addrspace(1) %18, i1 %14, i16 0, i1 %14) #3, !dbg !23
  %20 = bitcast i16 %19 to bfloat, !dbg !23
  %21 = tail call float asm "cvt.f32.bf16 $0, $1;", "=r,h"(bfloat %20) #3, !dbg !24
  %22 = sext i32 %13 to i64, !dbg !25
  %23 = getelementptr i64, ptr addrspace(1) %1, i64 %22, !dbg !25
  %24 = tail call i64 asm sideeffect "mov.u64 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b64 { $0 }, [ $1 + 0 ];\0A\09@!$3 mov.u64 $0, 0x0;", "=l,l,b,b"(ptr addrspace(1) %23, i1 %14, i1 %14) #3, !dbg !26
  %25 = lshr i64 %24, 48, !dbg !27
  %26 = and i64 %25, 32768, !dbg !27
  %27 = add i64 %26, %24, !dbg !27
  %28 = icmp ugt i64 %27, 32767, !dbg !28
  %.not1 = and i1 %14, %28, !dbg !29
  br i1 %.not1, label %29, label %30, !dbg !29

29:                                               ; preds = %5
  tail call void @__assertfail(ptr nonnull @assertMessage_0, ptr nonnull @assertFile_0, i32 40, ptr nonnull @assertFunc_0, i64 1), !dbg !29
  unreachable, !dbg !29

30:                                               ; preds = %5
  %31 = sext i32 %.decomposed to i64, !dbg !19
  tail call void @llvm.nvvm.barrier0(), !dbg !29
  %32 = shl i64 %27, 7, !dbg !30
  %33 = getelementptr float, ptr addrspace(1) %2, i64 %32, !dbg !31
  %34 = getelementptr float, ptr addrspace(1) %33, i64 %31, !dbg !31
  %35 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];\0A\09@!$4 mov.u32 $0, $3;", "=r,l,b,r,b"(ptr addrspace(1) %34, i1 %14, i32 0, i1 %14) #3, !dbg !32
  %36 = or disjoint i32 %15, 64, !dbg !33
  %37 = add i32 %36, %.decomposed, !dbg !34
  %38 = sext i32 %37 to i64, !dbg !35
  %39 = getelementptr bfloat, ptr addrspace(1) %0, i64 %38, !dbg !35
  %40 = tail call i16 asm sideeffect "mov.u16 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b16 { $0 }, [ $1 + 0 ];\0A\09@!$4 mov.u16 $0, $3;", "=c,l,b,c,b"(ptr addrspace(1) %39, i1 %14, i16 0, i1 %14) #3, !dbg !36
  %41 = bitcast i16 %40 to bfloat, !dbg !36
  %42 = tail call float asm "cvt.f32.bf16 $0, $1;", "=r,h"(bfloat %41) #3, !dbg !37
  %43 = or disjoint i64 %32, 64, !dbg !38
  %44 = getelementptr float, ptr addrspace(1) %2, i64 %43, !dbg !39
  %45 = getelementptr float, ptr addrspace(1) %44, i64 %31, !dbg !39
  %46 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];\0A\09@!$4 mov.u32 $0, $3;", "=r,l,b,r,b"(ptr addrspace(1) %45, i1 %14, i32 0, i1 %14) #3, !dbg !40
  %47 = icmp sgt i32 %.decomposed, 63, !dbg !41
  %48 = add nsw i32 %.decomposed, -64, !dbg !42
  %49 = add i32 %36, %48, !dbg !43
  %50 = sext i32 %49 to i64, !dbg !44
  %51 = getelementptr bfloat, ptr addrspace(1) %0, i64 %50, !dbg !44
  %52 = tail call i16 asm sideeffect "mov.u16 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b16 { $0 }, [ $1 + 0 ];\0A\09@!$4 mov.u16 $0, $3;", "=c,l,b,c,b"(ptr addrspace(1) %51, i1 %47, i16 0, i1 %47) #3, !dbg !45
  %53 = bitcast i16 %52 to bfloat, !dbg !45
  %54 = tail call float asm "cvt.f32.bf16 $0, $1;", "=r,h"(bfloat %53) #3, !dbg !46
  %55 = tail call i64 asm sideeffect "mov.u64 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b64 { $0 }, [ $1 + 0 ];\0A\09@!$3 mov.u64 $0, 0x0;", "=l,l,b,b"(ptr addrspace(1) %23, i1 %47, i1 %47) #3, !dbg !47
  %56 = lshr i64 %55, 48, !dbg !48
  %57 = and i64 %56, 32768, !dbg !48
  %58 = add i64 %57, %55, !dbg !48
  %59 = icmp ugt i64 %58, 32767, !dbg !49
  %.not2 = and i1 %47, %59, !dbg !50
  br i1 %.not2, label %60, label %61, !dbg !50

60:                                               ; preds = %30
  tail call void @__assertfail(ptr nonnull @assertMessage_1, ptr nonnull @assertFile_1, i32 60, ptr nonnull @assertFunc_1, i64 1), !dbg !50
  unreachable, !dbg !50

61:                                               ; preds = %30
  %62 = bitcast i32 %35 to float, !dbg !32
  %63 = fmul float %21, %62, !dbg !51
  %64 = bitcast i32 %46 to float, !dbg !40
  %65 = fmul float %42, %64, !dbg !52
  %66 = fsub float %63, %65, !dbg !53
  tail call void @llvm.nvvm.barrier0(), !dbg !50
  %67 = shl i64 %58, 7, !dbg !54
  %68 = sext i32 %48 to i64, !dbg !55
  %69 = getelementptr float, ptr addrspace(1) %2, i64 %67, !dbg !56
  %70 = getelementptr float, ptr addrspace(1) %69, i64 %68, !dbg !56
  %71 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];\0A\09@!$4 mov.u32 $0, $3;", "=r,l,b,r,b"(ptr addrspace(1) %70, i1 %47, i32 0, i1 %47) #3, !dbg !57
  %72 = bitcast i32 %71 to float, !dbg !57
  %73 = fmul float %54, %72, !dbg !58
  %74 = add i32 %15, %48, !dbg !59
  %75 = sext i32 %74 to i64, !dbg !60
  %76 = getelementptr bfloat, ptr addrspace(1) %0, i64 %75, !dbg !60
  %77 = tail call i16 asm sideeffect "mov.u16 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b16 { $0 }, [ $1 + 0 ];\0A\09@!$4 mov.u16 $0, $3;", "=c,l,b,c,b"(ptr addrspace(1) %76, i1 %47, i16 0, i1 %47) #3, !dbg !61
  %78 = bitcast i16 %77 to bfloat, !dbg !61
  %79 = tail call float asm "cvt.f32.bf16 $0, $1;", "=r,h"(bfloat %78) #3, !dbg !62
  %80 = or disjoint i64 %67, 64, !dbg !63
  %81 = getelementptr float, ptr addrspace(1) %2, i64 %80, !dbg !64
  %82 = getelementptr float, ptr addrspace(1) %81, i64 %68, !dbg !64
  %83 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];\0A\09@!$4 mov.u32 $0, $3;", "=r,l,b,r,b"(ptr addrspace(1) %82, i1 %47, i32 0, i1 %47) #3, !dbg !65
  %84 = bitcast i32 %83 to float, !dbg !65
  %85 = fmul float %79, %84, !dbg !66
  %86 = fadd float %73, %85, !dbg !67
  %87 = select i1 %14, float %66, float %86, !dbg !68
  %88 = sext i32 %10 to i64, !dbg !69
  %89 = getelementptr bfloat, ptr addrspace(1) %3, i64 %88, !dbg !69
  %90 = tail call bfloat asm "cvt.rn.bf16.f32 $0, $1;", "=h,r"(float %87) #3, !dbg !70
  %91 = bitcast bfloat %90 to i16, !dbg !70
  tail call void asm sideeffect "@$2 st.global.b16 [ $1 + 0 ], { $0 };", "c,l,b"(i16 %91, ptr addrspace(1) %89, i1 true) #3, !dbg !70
  ret void, !dbg !71
}

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare noundef i32 @llvm.nvvm.read.ptx.sreg.tid.x() #1

; Function Attrs: convergent nocallback nounwind
declare void @llvm.nvvm.barrier0() #2

attributes #0 = { noreturn }
attributes #1 = { mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none) }
attributes #2 = { convergent nocallback nounwind }
attributes #3 = { nounwind }

!llvm.module.flags = !{!0, !1}
!llvm.dbg.cu = !{!2}
!nvvm.annotations = !{!4, !5}
!llvm.ident = !{!6}

!0 = !{i32 2, !"Debug Info Version", i32 3}
!1 = !{i32 4, !"nvvm-reflect-ftz", i32 1}
!2 = distinct !DICompileUnit(language: DW_LANG_C, file: !3, producer: "triton", isOptimized: true, runtimeVersion: 0, emissionKind: LineTablesOnly)
!3 = !DIFile(filename: "clzptcyhundzqpgatwu5o26p52pvsrrnbkeuxelxilyppndu6kix.py", directory: "/home/ljp/llm/Diffulex/tmp/torchinductor_ljp/lz")
!4 = !{ptr @triton_poi_fused__to_copy_cat_1, !"kernel", i32 1}
!5 = !{ptr @triton_poi_fused__to_copy_cat_1, !"reqntidx", i32 128}
!6 = !{!"clang version 3.8.0 (tags/RELEASE_380/final)"}
!7 = !DISubprogram(name: "__assertfail", linkageName: "__assertfail", scope: !8, file: !8, type: !9, spFlags: DISPFlagOptimized)
!8 = !DIFile(filename: "<unknown>", directory: "")
!9 = !DISubroutineType(cc: DW_CC_normal, types: !10)
!10 = !{}
!11 = distinct !DISubprogram(name: "triton_poi_fused__to_copy_cat_1", linkageName: "triton_poi_fused__to_copy_cat_1", scope: !3, file: !3, line: 19, type: !9, scopeLine: 19, spFlags: DISPFlagDefinition | DISPFlagOptimized, unit: !2)
!12 = !DILocation(line: 21, column: 28, scope: !11)
!13 = !DILocation(line: 21, column: 33, scope: !11)
!14 = !DILocation(line: 22, column: 36, scope: !11)
!15 = !DILocation(line: 22, column: 23, scope: !11)
!16 = !DILocation(line: 25, column: 19, scope: !11)
!17 = !DILocation(line: 24, column: 19, scope: !11)
!18 = !DILocation(line: 26, column: 19, scope: !11)
!19 = !DILocation(line: 32, column: 18, scope: !11)
!20 = !DILocation(line: 33, column: 34, scope: !11)
!21 = !DILocation(line: 33, column: 40, scope: !11)
!22 = !DILocation(line: 33, column: 30, scope: !11)
!23 = !DILocation(line: 33, column: 46, scope: !11)
!24 = !DILocation(line: 33, column: 96, scope: !11)
!25 = !DILocation(line: 35, column: 30, scope: !11)
!26 = !DILocation(line: 35, column: 35, scope: !11)
!27 = !DILocation(line: 39, column: 34, scope: !11)
!28 = !DILocation(line: 40, column: 65, scope: !11)
!29 = !DILocation(line: 40, column: 119, scope: !11)
!30 = !DILocation(line: 41, column: 35, scope: !11)
!31 = !DILocation(line: 41, column: 31, scope: !11)
!32 = !DILocation(line: 41, column: 50, scope: !11)
!33 = !DILocation(line: 43, column: 36, scope: !11)
!34 = !DILocation(line: 43, column: 46, scope: !11)
!35 = !DILocation(line: 43, column: 31, scope: !11)
!36 = !DILocation(line: 43, column: 52, scope: !11)
!37 = !DILocation(line: 43, column: 102, scope: !11)
!38 = !DILocation(line: 45, column: 36, scope: !11)
!39 = !DILocation(line: 45, column: 31, scope: !11)
!40 = !DILocation(line: 45, column: 55, scope: !11)
!41 = !DILocation(line: 50, column: 20, scope: !11)
!42 = !DILocation(line: 53, column: 54, scope: !11)
!43 = !DILocation(line: 53, column: 46, scope: !11)
!44 = !DILocation(line: 53, column: 31, scope: !11)
!45 = !DILocation(line: 53, column: 60, scope: !11)
!46 = !DILocation(line: 53, column: 111, scope: !11)
!47 = !DILocation(line: 55, column: 36, scope: !11)
!48 = !DILocation(line: 59, column: 35, scope: !11)
!49 = !DILocation(line: 60, column: 65, scope: !11)
!50 = !DILocation(line: 60, column: 120, scope: !11)
!51 = !DILocation(line: 42, column: 19, scope: !11)
!52 = !DILocation(line: 46, column: 20, scope: !11)
!53 = !DILocation(line: 47, column: 20, scope: !11)
!54 = !DILocation(line: 61, column: 35, scope: !11)
!55 = !DILocation(line: 61, column: 44, scope: !11)
!56 = !DILocation(line: 61, column: 31, scope: !11)
!57 = !DILocation(line: 61, column: 58, scope: !11)
!58 = !DILocation(line: 62, column: 20, scope: !11)
!59 = !DILocation(line: 63, column: 41, scope: !11)
!60 = !DILocation(line: 63, column: 31, scope: !11)
!61 = !DILocation(line: 63, column: 55, scope: !11)
!62 = !DILocation(line: 63, column: 106, scope: !11)
!63 = !DILocation(line: 65, column: 36, scope: !11)
!64 = !DILocation(line: 65, column: 31, scope: !11)
!65 = !DILocation(line: 65, column: 63, scope: !11)
!66 = !DILocation(line: 66, column: 20, scope: !11)
!67 = !DILocation(line: 67, column: 20, scope: !11)
!68 = !DILocation(line: 0, scope: !11)
!69 = !DILocation(line: 72, column: 25, scope: !11)
!70 = !DILocation(line: 72, column: 37, scope: !11)
!71 = !DILocation(line: 72, column: 4, scope: !11)
