# Mini-SRC
This project was created by Michael Geddes and Will Dormer for Queen's University course ELEC 374. The project is a 32-bit
RISC-style CPU developed in Verilog for deployment on an Altera Cyclone DE0-CV FPGA Board.

## CPU Features

- 32-Bit
- 30 Instructions
- 16.67 MHz Clock Speed
- 2 KiB of Memory
- 16 General Purpose Registers
- Hardware Multiply and Divide
- 1 32-Bit Output Port
- 1 32-Bit Input Port

## Instruction Set
The CPU has the following instructions:


