////////////////////////////////////////////////////////////////
// Start of: /home/ubuntu/CSRFile.sv

// Generated by CIRCT firtool-1.75.0

// Users can define 'STOP_COND' to add an extra gate to stop conditions.

  

  // STOP_COND
    
  


// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.

  

  // ASSERT_VERBOSE_COND
    
  


// Include register initializers in init blocks unless synthesis is set

  









// Standard header to adapt well known macros for register randomization.

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.

  


// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.

  


// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.

  


// Define INIT_RANDOM_PROLOG_ for use in our modules below.

  





  // RANDOMIZE
    
  

module CSRFile(	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7]
  input         clock,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7]
  input         reset,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7]
  input         io_ungated_clock,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:384:14]
  input         io_interrupts_debug,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:384:14]
  input         io_interrupts_mtip,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:384:14]
  input         io_interrupts_msip,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:384:14]
  input         io_interrupts_meip,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:384:14]
  input         io_hartid,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:384:14]
  input  [11:0] io_rw_addr,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:384:14]
  input  [2:0]  io_rw_cmd,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:384:14]
  output [31:0] io_rw_rdata,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:384:14]
  input  [31:0] io_rw_wdata,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:384:14]
  output        io_eret,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:384:14]
  output [31:0] io_evec,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:384:14]
  input         io_exception,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:384:14]
  input         io_retire,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:384:14]
  input  [31:0] io_cause,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:384:14]
  input  [31:0] io_pc,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:384:14]
  input  [31:0] io_tval,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:384:14]
  output [31:0] io_time,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:384:14]
  output        io_interrupt,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:384:14]
  output [31:0] io_interrupt_cause	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:384:14]
);

  wire [31:0] io_rw_rdata_0;	// @[src/main/scala/chisel3/util/Mux.scala:30:73]
  reg         io_status_cease_r;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:1162:31]
  wire        io_singleStep;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:1001:34]
  reg         reg_mstatus_v;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:395:28]
  reg         reg_mstatus_mpv;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:395:28]
  reg         reg_mstatus_gva;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:395:28]
  reg  [1:0]  reg_mstatus_mpp;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:395:28]
  reg         reg_mstatus_mpie;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:395:28]
  reg         reg_mstatus_mie;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:395:28]
  reg         reg_dcsr_ebreakm;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:403:25]
  reg  [2:0]  reg_dcsr_cause;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:403:25]
  reg         reg_dcsr_v;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:403:25]
  reg         reg_dcsr_step;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:403:25]
  reg         reg_debug;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:482:26]
  reg  [31:0] reg_dpc;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:483:20]
  reg  [31:0] reg_dscratch0;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:484:26]
  reg         reg_singleStepped;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:486:30]
  reg  [31:0] reg_mie;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:495:20]
  reg  [31:0] reg_mepc;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:505:21]
  reg  [31:0] reg_mcause;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:506:27]
  reg  [31:0] reg_mtval;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:507:22]
  reg  [31:0] reg_mscratch;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:509:25]
  reg  [31:0] reg_mtvec;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:512:31]
  reg         reg_wfi;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:575:54]
  reg  [2:0]  reg_mcountinhibit;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:590:34]
  reg  [5:0]  small_0;	// @[generators/rocket-chip/src/main/scala/util/Counters.scala:45:41]
  reg  [57:0] large_0;	// @[generators/rocket-chip/src/main/scala/util/Counters.scala:50:31]
  reg  [5:0]  small_1;	// @[generators/rocket-chip/src/main/scala/util/Counters.scala:45:41]
  reg  [57:0] large_1;	// @[generators/rocket-chip/src/main/scala/util/Counters.scala:50:31]
  wire [15:0] read_mip = {4'h0, io_interrupts_meip, 3'h0, io_interrupts_mtip, 3'h0, io_interrupts_msip, 3'h0};	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:610:22]
  wire [15:0] _GEN = reg_mie[15:0] & read_mip;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:495:20, :610:22, :614:56]
  wire [15:0] m_interrupts = reg_mstatus_mie ? _GEN : 16'h0;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:395:28, :614:56, :620:25]
  wire [6:0]  _GEN_0 = ~(reg_mtvec[0] ? 7'h7E : 7'h2);	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:512:31, :1666:{39,41}, generators/rocket-chip/src/main/scala/util/package.scala:174:37]
  wire [11:0] decoded_addr_decoded_decoded_invInputs = ~io_rw_addr;	// @[src/main/scala/chisel3/util/pla.scala:78:21]
  wire [11:0] _decoded_addr_decoded_decoded_andMatrixOutputs_T = {decoded_addr_decoded_decoded_invInputs[0], decoded_addr_decoded_decoded_invInputs[1], decoded_addr_decoded_decoded_invInputs[2], decoded_addr_decoded_decoded_invInputs[3], decoded_addr_decoded_decoded_invInputs[4], decoded_addr_decoded_decoded_invInputs[5], decoded_addr_decoded_decoded_invInputs[6], decoded_addr_decoded_decoded_invInputs[7], io_rw_addr[8], io_rw_addr[9], decoded_addr_decoded_decoded_invInputs[10], decoded_addr_decoded_decoded_invInputs[11]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [11:0] _decoded_addr_decoded_decoded_andMatrixOutputs_T_2 = {decoded_addr_decoded_decoded_invInputs[0], decoded_addr_decoded_decoded_invInputs[1], io_rw_addr[2], decoded_addr_decoded_decoded_invInputs[3], decoded_addr_decoded_decoded_invInputs[4], decoded_addr_decoded_decoded_invInputs[5], decoded_addr_decoded_decoded_invInputs[6], decoded_addr_decoded_decoded_invInputs[7], io_rw_addr[8], io_rw_addr[9], decoded_addr_decoded_decoded_invInputs[10], decoded_addr_decoded_decoded_invInputs[11]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [11:0] _decoded_addr_decoded_decoded_andMatrixOutputs_T_3 = {io_rw_addr[0], decoded_addr_decoded_decoded_invInputs[1], io_rw_addr[2], decoded_addr_decoded_decoded_invInputs[3], decoded_addr_decoded_decoded_invInputs[4], decoded_addr_decoded_decoded_invInputs[5], decoded_addr_decoded_decoded_invInputs[6], decoded_addr_decoded_decoded_invInputs[7], io_rw_addr[8], io_rw_addr[9], decoded_addr_decoded_decoded_invInputs[10], decoded_addr_decoded_decoded_invInputs[11]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [10:0] _decoded_addr_decoded_decoded_andMatrixOutputs_T_4 = {decoded_addr_decoded_decoded_invInputs[1], decoded_addr_decoded_decoded_invInputs[2], decoded_addr_decoded_decoded_invInputs[3], decoded_addr_decoded_decoded_invInputs[4], io_rw_addr[5], decoded_addr_decoded_decoded_invInputs[6], decoded_addr_decoded_decoded_invInputs[7], io_rw_addr[8], io_rw_addr[9], decoded_addr_decoded_decoded_invInputs[10], decoded_addr_decoded_decoded_invInputs[11]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [11:0] _decoded_addr_decoded_decoded_andMatrixOutputs_T_34 = {decoded_addr_decoded_decoded_invInputs[0], decoded_addr_decoded_decoded_invInputs[1], decoded_addr_decoded_decoded_invInputs[2], decoded_addr_decoded_decoded_invInputs[3], decoded_addr_decoded_decoded_invInputs[4], decoded_addr_decoded_decoded_invInputs[5], io_rw_addr[6], decoded_addr_decoded_decoded_invInputs[7], io_rw_addr[8], io_rw_addr[9], decoded_addr_decoded_decoded_invInputs[10], decoded_addr_decoded_decoded_invInputs[11]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [11:0] _decoded_addr_decoded_decoded_andMatrixOutputs_T_35 = {io_rw_addr[0], decoded_addr_decoded_decoded_invInputs[1], decoded_addr_decoded_decoded_invInputs[2], decoded_addr_decoded_decoded_invInputs[3], decoded_addr_decoded_decoded_invInputs[4], decoded_addr_decoded_decoded_invInputs[5], io_rw_addr[6], decoded_addr_decoded_decoded_invInputs[7], io_rw_addr[8], io_rw_addr[9], decoded_addr_decoded_decoded_invInputs[10], decoded_addr_decoded_decoded_invInputs[11]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [11:0] _decoded_addr_decoded_decoded_andMatrixOutputs_T_36 = {decoded_addr_decoded_decoded_invInputs[0], io_rw_addr[1], decoded_addr_decoded_decoded_invInputs[2], decoded_addr_decoded_decoded_invInputs[3], decoded_addr_decoded_decoded_invInputs[4], decoded_addr_decoded_decoded_invInputs[5], io_rw_addr[6], decoded_addr_decoded_decoded_invInputs[7], io_rw_addr[8], io_rw_addr[9], decoded_addr_decoded_decoded_invInputs[10], decoded_addr_decoded_decoded_invInputs[11]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [11:0] _decoded_addr_decoded_decoded_andMatrixOutputs_T_37 = {io_rw_addr[0], io_rw_addr[1], decoded_addr_decoded_decoded_invInputs[2], decoded_addr_decoded_decoded_invInputs[3], decoded_addr_decoded_decoded_invInputs[4], decoded_addr_decoded_decoded_invInputs[5], io_rw_addr[6], decoded_addr_decoded_decoded_invInputs[7], io_rw_addr[8], io_rw_addr[9], decoded_addr_decoded_decoded_invInputs[10], decoded_addr_decoded_decoded_invInputs[11]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [11:0] _decoded_addr_decoded_decoded_andMatrixOutputs_T_43 = {decoded_addr_decoded_decoded_invInputs[0], decoded_addr_decoded_decoded_invInputs[1], decoded_addr_decoded_decoded_invInputs[2], decoded_addr_decoded_decoded_invInputs[3], io_rw_addr[4], io_rw_addr[5], decoded_addr_decoded_decoded_invInputs[6], io_rw_addr[7], io_rw_addr[8], io_rw_addr[9], io_rw_addr[10], decoded_addr_decoded_decoded_invInputs[11]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [11:0] _decoded_addr_decoded_decoded_andMatrixOutputs_T_44 = {io_rw_addr[0], decoded_addr_decoded_decoded_invInputs[1], decoded_addr_decoded_decoded_invInputs[2], decoded_addr_decoded_decoded_invInputs[3], io_rw_addr[4], io_rw_addr[5], decoded_addr_decoded_decoded_invInputs[6], io_rw_addr[7], io_rw_addr[8], io_rw_addr[9], io_rw_addr[10], decoded_addr_decoded_decoded_invInputs[11]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [10:0] _decoded_addr_decoded_decoded_andMatrixOutputs_T_45 = {io_rw_addr[1], decoded_addr_decoded_decoded_invInputs[2], decoded_addr_decoded_decoded_invInputs[3], io_rw_addr[4], io_rw_addr[5], decoded_addr_decoded_decoded_invInputs[6], io_rw_addr[7], io_rw_addr[8], io_rw_addr[9], io_rw_addr[10], decoded_addr_decoded_decoded_invInputs[11]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [10:0] _decoded_addr_decoded_decoded_andMatrixOutputs_T_46 = {decoded_addr_decoded_decoded_invInputs[1], decoded_addr_decoded_decoded_invInputs[2], decoded_addr_decoded_decoded_invInputs[3], decoded_addr_decoded_decoded_invInputs[4], decoded_addr_decoded_decoded_invInputs[5], decoded_addr_decoded_decoded_invInputs[6], decoded_addr_decoded_decoded_invInputs[7], io_rw_addr[8], io_rw_addr[9], decoded_addr_decoded_decoded_invInputs[10], io_rw_addr[11]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [11:0] _decoded_addr_decoded_decoded_andMatrixOutputs_T_47 = {decoded_addr_decoded_decoded_invInputs[0], io_rw_addr[1], decoded_addr_decoded_decoded_invInputs[2], decoded_addr_decoded_decoded_invInputs[3], decoded_addr_decoded_decoded_invInputs[4], decoded_addr_decoded_decoded_invInputs[5], decoded_addr_decoded_decoded_invInputs[6], decoded_addr_decoded_decoded_invInputs[7], io_rw_addr[8], io_rw_addr[9], decoded_addr_decoded_decoded_invInputs[10], io_rw_addr[11]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [10:0] _decoded_addr_decoded_decoded_andMatrixOutputs_T_77 = {decoded_addr_decoded_decoded_invInputs[1], decoded_addr_decoded_decoded_invInputs[2], decoded_addr_decoded_decoded_invInputs[3], decoded_addr_decoded_decoded_invInputs[4], decoded_addr_decoded_decoded_invInputs[5], decoded_addr_decoded_decoded_invInputs[6], io_rw_addr[7], io_rw_addr[8], io_rw_addr[9], decoded_addr_decoded_decoded_invInputs[10], io_rw_addr[11]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [11:0] _decoded_addr_decoded_decoded_andMatrixOutputs_T_78 = {decoded_addr_decoded_decoded_invInputs[0], io_rw_addr[1], decoded_addr_decoded_decoded_invInputs[2], decoded_addr_decoded_decoded_invInputs[3], decoded_addr_decoded_decoded_invInputs[4], decoded_addr_decoded_decoded_invInputs[5], decoded_addr_decoded_decoded_invInputs[6], io_rw_addr[7], io_rw_addr[8], io_rw_addr[9], decoded_addr_decoded_decoded_invInputs[10], io_rw_addr[11]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [31:0] _wdata_T_2 = (io_rw_cmd[1] ? io_rw_rdata_0 : 32'h0) | io_rw_wdata;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:1643:{9,13,30}, src/main/scala/chisel3/util/Mux.scala:30:73]
  wire [31:0] _wdata_T_6 = ~((&(io_rw_cmd[1:0])) ? io_rw_wdata : 32'h0);	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:1643:{41,45,49,55}]
  wire [31:0] wdata = _wdata_T_2 & _wdata_T_6;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:1643:{30,39,41}]
  wire        system_insn = io_rw_cmd == 3'h4;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:876:31]
  wire [11:0] _GEN_1 = ~io_rw_addr;	// @[src/main/scala/chisel3/util/pla.scala:78:21]
  wire        insn_call = system_insn & (&{_GEN_1[0], _GEN_1[1], _GEN_1[2], _GEN_1[3], _GEN_1[4], _GEN_1[5], _GEN_1[6], _GEN_1[7], _GEN_1[8], _GEN_1[9], _GEN_1[10], _GEN_1[11]});	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:876:31, :893:83, src/main/scala/chisel3/util/pla.scala:78:21, :91:29, :98:{53,70}]
  wire        insn_break = system_insn & (&{io_rw_addr[0], _GEN_1[1], _GEN_1[2], _GEN_1[3], _GEN_1[4], _GEN_1[5], _GEN_1[6], _GEN_1[7], _GEN_1[8], _GEN_1[9], _GEN_1[10], _GEN_1[11]});	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:876:31, :893:83, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:{53,70}]
  wire        insn_ret = system_insn & (|{&{_GEN_1[2], _GEN_1[3], _GEN_1[4], _GEN_1[5], _GEN_1[6], _GEN_1[7], io_rw_addr[8], io_rw_addr[9], _GEN_1[10], _GEN_1[11]}, &{io_rw_addr[10], _GEN_1[11]}});	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:876:31, :893:83, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:{53,70}, :114:{19,36}]
  wire [31:0] cause = insn_call ? {28'h0, {3'h1, ~reg_mstatus_v} - 4'h8} : insn_break ? 32'h3 : io_cause;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:395:28, :893:83, :959:{8,40,45}, :960:14]
  wire        _causeIsDebugTrigger_T_2 = cause[7:0] == 8'hE;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:959:8, :961:25, :963:53]
  wire        causeIsDebugInt = cause[31] & _causeIsDebugTrigger_T_2;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:959:8, :963:{30,39,53}]
  wire        causeIsDebugTrigger = ~(cause[31]) & _causeIsDebugTrigger_T_2;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:959:8, :963:{30,53}, :964:{29,44}]
  wire        trapToDebug = reg_singleStepped | causeIsDebugInt | causeIsDebugTrigger | ~(cause[31]) & insn_break & reg_dcsr_ebreakm | reg_debug;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:403:25, :482:26, :486:30, :893:83, :959:8, :963:{30,39}, :964:44, :965:{27,42,56}, :966:{56,75,98,119}]
  wire        _exception_T = insn_call | insn_break;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:893:83, :1000:24]
  assign io_singleStep = reg_dcsr_step & ~reg_debug;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:403:25, :482:26, :927:45, :1001:34]
  wire        exception = _exception_T | io_exception;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:1000:24, :1020:43]
  
















  wire        _GEN_3 = io_rw_addr[10] & io_rw_addr[7];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:1134:{43,48,61}]
  wire [31:0] _GEN_4 = {large_1[25:0], small_1};	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:1160:11, generators/rocket-chip/src/main/scala/util/Counters.scala:45:41, :50:31, :55:30]
  wire [31:0] _GEN_5 = {large_0[25:0], small_0};	// @[generators/rocket-chip/src/main/scala/util/Counters.scala:45:41, :50:31, :55:30]
  wire [31:0] _io_rw_rdata_T_180 = {1'h0, (&{io_rw_addr[0], decoded_addr_decoded_decoded_invInputs[1], decoded_addr_decoded_decoded_invInputs[2], decoded_addr_decoded_decoded_invInputs[3], decoded_addr_decoded_decoded_invInputs[4], decoded_addr_decoded_decoded_invInputs[5], decoded_addr_decoded_decoded_invInputs[6], decoded_addr_decoded_decoded_invInputs[7], io_rw_addr[8], io_rw_addr[9], decoded_addr_decoded_decoded_invInputs[10], decoded_addr_decoded_decoded_invInputs[11]}) ? 31'h40000100 : 31'h0} | ((&_decoded_addr_decoded_decoded_andMatrixOutputs_T) ? {19'h0, reg_mstatus_mpp, 3'h0, reg_mstatus_mpie, 3'h0, reg_mstatus_mie, 3'h0} : 32'h0) | ((&_decoded_addr_decoded_decoded_andMatrixOutputs_T_3) ? reg_mtvec & {25'h1FFFFFF, _GEN_0} : 32'h0);	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:395:28, :512:31, generators/rocket-chip/src/main/scala/util/package.scala:163:13, :174:{35,37,41,46}, src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:{53,70}]
  wire [31:0] _io_rw_rdata_T_186 = {_io_rw_rdata_T_180[31:16], _io_rw_rdata_T_180[15:0] | ((&{io_rw_addr[2], decoded_addr_decoded_decoded_invInputs[3], decoded_addr_decoded_decoded_invInputs[4], decoded_addr_decoded_decoded_invInputs[5], io_rw_addr[6], decoded_addr_decoded_decoded_invInputs[7], io_rw_addr[8], io_rw_addr[9], decoded_addr_decoded_decoded_invInputs[10], decoded_addr_decoded_decoded_invInputs[11]}) ? read_mip : 16'h0)} | ((&_decoded_addr_decoded_decoded_andMatrixOutputs_T_2) ? reg_mie : 32'h0) | ((&_decoded_addr_decoded_decoded_andMatrixOutputs_T_34) ? reg_mscratch : 32'h0) | ((&_decoded_addr_decoded_decoded_andMatrixOutputs_T_35) ? {reg_mepc[31:2], 2'h0} : 32'h0) | ((&_decoded_addr_decoded_decoded_andMatrixOutputs_T_37) ? reg_mtval : 32'h0) | ((&_decoded_addr_decoded_decoded_andMatrixOutputs_T_36) ? reg_mcause : 32'h0);	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:495:20, :505:21, :506:27, :507:22, :509:25, :610:22, :1665:31, src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:{53,70}]
  wire [31:0] _io_rw_rdata_T_190 = {_io_rw_rdata_T_186[31:1], _io_rw_rdata_T_186[0] | (&{decoded_addr_decoded_decoded_invInputs[0], decoded_addr_decoded_decoded_invInputs[1], io_rw_addr[2], decoded_addr_decoded_decoded_invInputs[3], io_rw_addr[4], decoded_addr_decoded_decoded_invInputs[5], decoded_addr_decoded_decoded_invInputs[6], decoded_addr_decoded_decoded_invInputs[7], io_rw_addr[8], io_rw_addr[9], io_rw_addr[10], io_rw_addr[11]}) & io_hartid} | ((&_decoded_addr_decoded_decoded_andMatrixOutputs_T_43) ? {16'h4000, reg_dcsr_ebreakm, 6'h0, reg_dcsr_cause, reg_dcsr_v, 2'h0, reg_dcsr_step, 2'h3} : 32'h0) | ((&_decoded_addr_decoded_decoded_andMatrixOutputs_T_44) ? {reg_dpc[31:2], 2'h0} : 32'h0) | ((&_decoded_addr_decoded_decoded_andMatrixOutputs_T_45) ? reg_dscratch0 : 32'h0);	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :403:25, :483:20, :484:26, :670:27, :1665:31, src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:{53,70}]
  assign io_rw_rdata_0 =
    {_io_rw_rdata_T_190[31:3], _io_rw_rdata_T_190[2:0] | ((&_decoded_addr_decoded_decoded_andMatrixOutputs_T_4) ? reg_mcountinhibit : 3'h0)} | ((&_decoded_addr_decoded_decoded_andMatrixOutputs_T_46) ? _GEN_4 : 32'h0) | ((&_decoded_addr_decoded_decoded_andMatrixOutputs_T_47) ? _GEN_5 : 32'h0) | ((&{decoded_addr_decoded_decoded_invInputs[1], decoded_addr_decoded_decoded_invInputs[2], decoded_addr_decoded_decoded_invInputs[3], decoded_addr_decoded_decoded_invInputs[4], decoded_addr_decoded_decoded_invInputs[5], decoded_addr_decoded_decoded_invInputs[6], decoded_addr_decoded_decoded_invInputs[7], decoded_addr_decoded_decoded_invInputs[8], decoded_addr_decoded_decoded_invInputs[9], io_rw_addr[10], io_rw_addr[11]}) ? _GEN_4 : 32'h0) | ((&{decoded_addr_decoded_decoded_invInputs[0], io_rw_addr[1], decoded_addr_decoded_decoded_invInputs[2], decoded_addr_decoded_decoded_invInputs[3], decoded_addr_decoded_decoded_invInputs[4], decoded_addr_decoded_decoded_invInputs[5], decoded_addr_decoded_decoded_invInputs[6], decoded_addr_decoded_decoded_invInputs[7], decoded_addr_decoded_decoded_invInputs[8], decoded_addr_decoded_decoded_invInputs[9], io_rw_addr[10], io_rw_addr[11]}) ? _GEN_5 : 32'h0) | ((&_decoded_addr_decoded_decoded_andMatrixOutputs_T_77) ? large_1[57:26] : 32'h0) | ((&_decoded_addr_decoded_decoded_andMatrixOutputs_T_78) ? large_0[57:26] : 32'h0) | ((&{decoded_addr_decoded_decoded_invInputs[1], decoded_addr_decoded_decoded_invInputs[2], decoded_addr_decoded_decoded_invInputs[3], decoded_addr_decoded_decoded_invInputs[4], decoded_addr_decoded_decoded_invInputs[5], decoded_addr_decoded_decoded_invInputs[6], io_rw_addr[7], decoded_addr_decoded_decoded_invInputs[8], decoded_addr_decoded_decoded_invInputs[9], io_rw_addr[10], io_rw_addr[11]}) ? large_1[57:26] : 32'h0)
    | ((&{decoded_addr_decoded_decoded_invInputs[0], io_rw_addr[1], decoded_addr_decoded_decoded_invInputs[2], decoded_addr_decoded_decoded_invInputs[3], decoded_addr_decoded_decoded_invInputs[4], decoded_addr_decoded_decoded_invInputs[5], decoded_addr_decoded_decoded_invInputs[6], io_rw_addr[7], decoded_addr_decoded_decoded_invInputs[8], decoded_addr_decoded_decoded_invInputs[9], io_rw_addr[10], io_rw_addr[11]}) ? large_0[57:26] : 32'h0);	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:590:34, :734:50, :735:54, generators/rocket-chip/src/main/scala/util/Counters.scala:50:31, :55:30, src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:{53,70}]
  wire        csr_wen = io_rw_cmd == 3'h6 | (&io_rw_cmd) | io_rw_cmd == 3'h5;	// @[generators/rocket-chip/src/main/scala/util/package.scala:16:47, :81:59]
  wire [6:0]  nextSmall = {1'h0, small_0} + {6'h0, io_retire};	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, generators/rocket-chip/src/main/scala/util/Counters.scala:45:41, :46:33]
  wire        _large_T_2 = nextSmall[6] & ~(reg_mcountinhibit[2]);	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:590:34, :592:75, generators/rocket-chip/src/main/scala/util/Counters.scala:46:33, :47:9, :51:{20,33}]
  wire [57:0] _large_r_T = large_0 + 58'h1;	// @[generators/rocket-chip/src/main/scala/util/Counters.scala:50:31, :51:55]
  wire        _GEN_6 = ~insn_ret | _GEN_3;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:893:83, :1035:20, :1115:19, :1117:48, :1134:48]
  wire        _GEN_7 = csr_wen & (&_decoded_addr_decoded_decoded_andMatrixOutputs_T);	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:1115:19, :1224:18, :1228:39, :1230:23, generators/rocket-chip/src/main/scala/util/package.scala:81:59, src/main/scala/chisel3/util/pla.scala:98:{53,70}]
  wire [31:0] epc = {io_pc[31:2], 2'h0};	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:384:14, :1664:31]
  wire        _GEN_8 = exception & trapToDebug & ~reg_debug;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:482:26, :927:45, :966:{56,75,98,119}, :1020:43, :1035:20, :1036:24, :1037:25, :1039:19]
  wire        _GEN_9 = ~exception | trapToDebug;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:395:28, :966:{56,75,98,119}, :1020:43, :1035:20, :1036:24]
  always @(posedge clock) begin	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7]
    if (reset) begin	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7]
      reg_mstatus_v <= 1'h0;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:395:28]
      reg_mstatus_mpv <= 1'h0;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:395:28]
      reg_mstatus_gva <= 1'h0;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:395:28]
      reg_mstatus_mpp <= 2'h3;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:395:28]
      reg_mstatus_mpie <= 1'h0;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:395:28]
      reg_mstatus_mie <= 1'h0;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:395:28]
      reg_dcsr_ebreakm <= 1'h0;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:403:25]
      reg_dcsr_cause <= 3'h0;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:403:25]
      reg_dcsr_v <= 1'h0;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:403:25]
      reg_dcsr_step <= 1'h0;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:403:25]
      reg_debug <= 1'h0;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:482:26]
      reg_mcause <= 32'h0;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:506:27]
      reg_mtvec <= 32'h0;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:512:31]
      reg_mcountinhibit <= 3'h0;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:590:34]
      small_0 <= 6'h0;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, generators/rocket-chip/src/main/scala/util/Counters.scala:45:41]
      large_0 <= 58'h0;	// @[generators/rocket-chip/src/main/scala/util/Counters.scala:50:31]
      io_status_cease_r <= 1'h0;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:1162:31]
    end
    else begin	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7]
      reg_mstatus_v <= ~insn_ret & (~exception | trapToDebug & reg_debug) & reg_mstatus_v;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:395:28, :482:26, :893:83, :966:{56,75,98,119}, :1020:43, :1035:20, :1036:24, :1037:25, :1038:23, :1046:31, :1115:19, :1117:48]
      reg_mstatus_mpv <= _GEN_6 & (_GEN_9 ? reg_mstatus_mpv : reg_mstatus_v);	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:395:28, :1035:20, :1036:24, :1115:19, :1117:48]
      reg_mstatus_gva <= _GEN_9 & reg_mstatus_gva;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:395:28, :1035:20, :1036:24]
      if (_GEN_6 & _GEN_9) begin	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:395:28, :1035:20, :1036:24, :1115:19, :1117:48, :1134:66, :1139:65]
      end
      else	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:395:28, :1035:20, :1036:24, :1115:19, :1117:48, :1134:66, :1139:65]
        reg_mstatus_mpp <= 2'h3;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:395:28]
      reg_mstatus_mpie <= _GEN_7 ? wdata[7] : insn_ret & ~_GEN_3 | (_GEN_9 ? reg_mstatus_mpie : reg_mstatus_mie);	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:395:28, :893:83, :1035:20, :1036:24, :1115:19, :1117:48, :1134:{48,66}, :1139:65, :1224:18, :1228:39, :1229:39, :1230:23, :1231:24, :1643:39]
      reg_mstatus_mie <= _GEN_7 ? wdata[3] : _GEN_6 ? _GEN_9 & reg_mstatus_mie : reg_mstatus_mpie;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:395:28, :1035:20, :1036:24, :1115:19, :1117:48, :1224:18, :1228:39, :1229:39, :1230:23, :1643:39]
      if (csr_wen & (&_decoded_addr_decoded_decoded_andMatrixOutputs_T_43)) begin	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:403:25, :1224:18, :1321:38, :1323:23, generators/rocket-chip/src/main/scala/util/package.scala:81:59, src/main/scala/chisel3/util/pla.scala:98:{53,70}]
        reg_dcsr_ebreakm <= wdata[15];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:403:25, :1322:38, :1643:39]
        reg_dcsr_step <= wdata[2];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:403:25, :1322:38, :1643:39]
      end
      if (_GEN_8) begin	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:482:26, :1035:20, :1036:24, :1037:25, :1039:19]
        reg_dcsr_cause <= reg_singleStepped ? 3'h4 : {1'h0, causeIsDebugInt ? 2'h3 : causeIsDebugTrigger ? 2'h2 : 2'h1};	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:403:25, :486:30, :963:39, :964:44, :1041:{30,58,90}]
        reg_dcsr_v <= reg_mstatus_v;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:395:28, :403:25]
      end
      reg_debug <= ~(insn_ret & _GEN_3) & (_GEN_8 | reg_debug);	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:482:26, :893:83, :1035:20, :1036:24, :1037:25, :1039:19, :1115:19, :1117:48, :1134:{48,66}, :1137:17]
      if (csr_wen & (&_decoded_addr_decoded_decoded_andMatrixOutputs_T_36))	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:1035:20, :1224:18, :1286:{40,53}, generators/rocket-chip/src/main/scala/util/package.scala:81:59, src/main/scala/chisel3/util/pla.scala:98:{53,70}]
        reg_mcause <= wdata & 32'h8000000F;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:506:27, :1286:62, :1643:39]
      else if (_GEN_9) begin	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:395:28, :506:27, :1035:20, :1036:24]
      end
      else	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:506:27, :1035:20, :1036:24]
        reg_mcause <= cause;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:506:27, :959:8]
      if (csr_wen & (&_decoded_addr_decoded_decoded_andMatrixOutputs_T_3))	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:512:31, :1224:18, :1285:{40,52}, generators/rocket-chip/src/main/scala/util/package.scala:81:59, src/main/scala/chisel3/util/pla.scala:98:{53,70}]
        reg_mtvec <= wdata;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:512:31, :1643:39]
      if (csr_wen & (&_decoded_addr_decoded_decoded_andMatrixOutputs_T_4))	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:590:34, :1224:18, :1306:{47,67}, generators/rocket-chip/src/main/scala/util/package.scala:81:59, src/main/scala/chisel3/util/pla.scala:98:{53,70}]
        reg_mcountinhibit <= _wdata_T_2[2:0] & _wdata_T_6[2:0] & 3'h5;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:590:34, :1306:{67,76}, :1643:{30,39,41}]
      if (csr_wen) begin	// @[generators/rocket-chip/src/main/scala/util/package.scala:81:59]
        if (&_decoded_addr_decoded_decoded_andMatrixOutputs_T_78)	// @[src/main/scala/chisel3/util/pla.scala:98:{53,70}]
          large_0 <= {wdata, large_0[25:0]};	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:1643:39, generators/rocket-chip/src/main/scala/util/Counters.scala:50:31, :55:30, :68:28]
        else if (&_decoded_addr_decoded_decoded_andMatrixOutputs_T_47) begin	// @[src/main/scala/chisel3/util/pla.scala:98:{53,70}]
          small_0 <= wdata[5:0];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:1643:39, generators/rocket-chip/src/main/scala/util/Counters.scala:45:41, :67:11]
          large_0 <= {large_0[57:26], wdata[31:6]};	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:735:54, :1643:39, generators/rocket-chip/src/main/scala/util/Counters.scala:50:31, :68:28]
        end
        else begin	// @[src/main/scala/chisel3/util/pla.scala:98:70]
          if (reg_mcountinhibit[2]) begin	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:590:34, :592:75]
          end
          else	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:592:75]
            small_0 <= nextSmall[5:0];	// @[generators/rocket-chip/src/main/scala/util/Counters.scala:45:41, :46:33, :47:27]
          if (_large_T_2)	// @[generators/rocket-chip/src/main/scala/util/Counters.scala:51:33]
            large_0 <= _large_r_T;	// @[generators/rocket-chip/src/main/scala/util/Counters.scala:50:31, :51:55]
        end
      end
      else begin	// @[generators/rocket-chip/src/main/scala/util/package.scala:81:59]
        if (reg_mcountinhibit[2]) begin	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:590:34, :592:75]
        end
        else	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:592:75]
          small_0 <= nextSmall[5:0];	// @[generators/rocket-chip/src/main/scala/util/Counters.scala:45:41, :46:33, :47:27]
        if (_large_T_2)	// @[generators/rocket-chip/src/main/scala/util/Counters.scala:51:33]
          large_0 <= _large_r_T;	// @[generators/rocket-chip/src/main/scala/util/Counters.scala:50:31, :51:55]
      end
      io_status_cease_r <= system_insn & (&{io_rw_addr[2], _GEN_1[3], _GEN_1[4], _GEN_1[5], _GEN_1[6], _GEN_1[7], io_rw_addr[8], io_rw_addr[9], _GEN_1[10], _GEN_1[11]}) | io_status_cease_r;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:876:31, :893:83, :1162:31, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:{53,70}]
    end
    if (csr_wen & (&_decoded_addr_decoded_decoded_andMatrixOutputs_T_44))	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:1035:20, :1224:18, :1330:{42,52}, generators/rocket-chip/src/main/scala/util/package.scala:81:59, src/main/scala/chisel3/util/pla.scala:98:{53,70}]
      reg_dpc <= {wdata[31:2], 2'h0};	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:483:20, :1643:39, :1664:31]
    else if (_GEN_8)	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:482:26, :1035:20, :1036:24, :1037:25, :1039:19]
      reg_dpc <= epc;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:483:20, :1664:31]
    if (csr_wen & (&_decoded_addr_decoded_decoded_andMatrixOutputs_T_45))	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:484:26, :1224:18, :1331:{43,59}, generators/rocket-chip/src/main/scala/util/package.scala:81:59, src/main/scala/chisel3/util/pla.scala:98:{53,70}]
      reg_dscratch0 <= wdata;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:484:26, :1643:39]
    reg_singleStepped <= io_singleStep & (io_retire | exception | reg_singleStepped);	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:486:30, :1001:34, :1020:43, :1027:{22,36,56}, :1028:{25,45}]
    if (csr_wen & (&_decoded_addr_decoded_decoded_andMatrixOutputs_T_2))	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:495:20, :1224:18, :1281:{40,50}, generators/rocket-chip/src/main/scala/util/package.scala:81:59, src/main/scala/chisel3/util/pla.scala:98:{53,70}]
      reg_mie <= {16'h0, _wdata_T_2[15:0] & _wdata_T_6[15:0] & 16'h888};	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:495:20, :1281:59, :1643:{30,39,41}]
    if (csr_wen & (&_decoded_addr_decoded_decoded_andMatrixOutputs_T_35))	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:1035:20, :1224:18, :1282:{40,51}, generators/rocket-chip/src/main/scala/util/package.scala:81:59, src/main/scala/chisel3/util/pla.scala:98:{53,70}]
      reg_mepc <= {wdata[31:2], 2'h0};	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:505:21, :1643:39, :1664:31]
    else if (_GEN_9) begin	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:395:28, :505:21, :1035:20, :1036:24]
    end
    else	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:505:21, :1035:20, :1036:24]
      reg_mepc <= epc;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:505:21, :1664:31]
    if (csr_wen & (&_decoded_addr_decoded_decoded_andMatrixOutputs_T_37))	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:1035:20, :1224:18, :1287:{40,52}, generators/rocket-chip/src/main/scala/util/package.scala:81:59, src/main/scala/chisel3/util/pla.scala:98:{53,70}]
      reg_mtval <= wdata;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:507:22, :1643:39]
    else if (_GEN_9) begin	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:395:28, :507:22, :1035:20, :1036:24]
    end
    else	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:507:22, :1035:20, :1036:24]
      reg_mtval <= insn_break ? epc : io_tval;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:507:22, :893:83, :1033:17, :1664:31]
    if (csr_wen & (&_decoded_addr_decoded_decoded_andMatrixOutputs_T_34))	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:509:25, :1224:18, :1283:{40,55}, generators/rocket-chip/src/main/scala/util/package.scala:81:59, src/main/scala/chisel3/util/pla.scala:98:{53,70}]
      reg_mscratch <= wdata;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:509:25, :1643:39]
  end // always @(posedge)
  wire [6:0]  nextSmall_1 = {1'h0, small_1} + {6'h0, ~(reg_wfi | io_status_cease_r)};	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :575:54, :594:56, :1161:27, :1162:31, generators/rocket-chip/src/main/scala/util/Counters.scala:45:41, :46:33]
  wire        _large_T_5 = nextSmall_1[6] & ~(reg_mcountinhibit[0]);	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:590:34, :591:40, generators/rocket-chip/src/main/scala/util/Counters.scala:46:33, :47:9, :51:{20,33}]
  wire [57:0] _large_r_T_2 = large_1 + 58'h1;	// @[generators/rocket-chip/src/main/scala/util/Counters.scala:50:31, :51:55]
  always @(posedge io_ungated_clock) begin	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:384:14]
    if (reset) begin	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:384:14]
      reg_wfi <= 1'h0;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:575:54]
      small_1 <= 6'h0;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, generators/rocket-chip/src/main/scala/util/Counters.scala:45:41]
      large_1 <= 58'h0;	// @[generators/rocket-chip/src/main/scala/util/Counters.scala:50:31]
    end
    else begin	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:384:14]
      reg_wfi <= ~((|{_GEN[11], _GEN[7], _GEN[3]}) | io_interrupts_debug | exception) & (system_insn & (&{io_rw_addr[8], _GEN_1[9], _GEN_1[10], _GEN_1[11]}) & ~io_singleStep & ~reg_debug | reg_wfi);	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:482:26, :575:54, :614:56, :626:36, :876:31, :893:83, :927:45, :1001:34, :1020:43, :1023:{18,36,51,61}, :1024:{28,32,55,69,79}, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:{53,70}]
      if (csr_wen) begin	// @[generators/rocket-chip/src/main/scala/util/package.scala:81:59]
        if (&_decoded_addr_decoded_decoded_andMatrixOutputs_T_77)	// @[src/main/scala/chisel3/util/pla.scala:98:{53,70}]
          large_1 <= {wdata, large_1[25:0]};	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:1160:11, :1643:39, generators/rocket-chip/src/main/scala/util/Counters.scala:50:31, :68:28]
        else if (&_decoded_addr_decoded_decoded_andMatrixOutputs_T_46) begin	// @[src/main/scala/chisel3/util/pla.scala:98:{53,70}]
          small_1 <= wdata[5:0];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:1643:39, generators/rocket-chip/src/main/scala/util/Counters.scala:45:41, :67:11]
          large_1 <= {large_1[57:26], wdata[31:6]};	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:734:50, :1643:39, generators/rocket-chip/src/main/scala/util/Counters.scala:50:31, :68:28]
        end
        else begin	// @[src/main/scala/chisel3/util/pla.scala:98:70]
          if (reg_mcountinhibit[0]) begin	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:590:34, :591:40]
          end
          else	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:591:40]
            small_1 <= nextSmall_1[5:0];	// @[generators/rocket-chip/src/main/scala/util/Counters.scala:45:41, :46:33, :47:27]
          if (_large_T_5)	// @[generators/rocket-chip/src/main/scala/util/Counters.scala:51:33]
            large_1 <= _large_r_T_2;	// @[generators/rocket-chip/src/main/scala/util/Counters.scala:50:31, :51:55]
        end
      end
      else begin	// @[generators/rocket-chip/src/main/scala/util/package.scala:81:59]
        if (reg_mcountinhibit[0]) begin	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:590:34, :591:40]
        end
        else	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:591:40]
          small_1 <= nextSmall_1[5:0];	// @[generators/rocket-chip/src/main/scala/util/Counters.scala:45:41, :46:33, :47:27]
        if (_large_T_5)	// @[generators/rocket-chip/src/main/scala/util/Counters.scala:51:33]
          large_1 <= _large_r_T_2;	// @[generators/rocket-chip/src/main/scala/util/Counters.scala:50:31, :51:55]
      end
    end
  end // always @(posedge)
  













































  assign io_rw_rdata = io_rw_rdata_0;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, src/main/scala/chisel3/util/Mux.scala:30:73]
  assign io_eret = _exception_T | insn_ret;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :893:83, :1000:{24,38}]
  assign io_evec = insn_ret ? {_GEN_3 ? reg_dpc[31:2] : reg_mepc[31:2], 2'h0} : trapToDebug ? {20'h0, reg_debug ? {8'h80, ~insn_break, 3'h0} : 12'h800} : {reg_mtvec[0] & _GEN_0[0] & cause[31] & cause[7:5] == 3'h0 ? {reg_mtvec[31:7], cause[4:0]} : reg_mtvec[31:2] & {25'h1FFFFFF, _GEN_0[6:2]}, 2'h0};	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :482:26, :483:20, :505:21, :512:31, :893:83, :959:8, :961:25, :962:31, :963:30, :966:{56,75,98,119}, :969:{22,37}, :980:{27,33}, :981:{24,28,55,70,94}, :982:{8,38}, :995:17, :996:11, :1115:19, :1117:48, :1134:{48,66}, :1138:15, :1139:65, generators/rocket-chip/src/main/scala/util/package.scala:174:{35,37}]
  assign io_time = {large_1[25:0], small_1};	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :1160:11, generators/rocket-chip/src/main/scala/util/Counters.scala:45:41, :50:31]
  assign io_interrupt = ((io_interrupts_debug | m_interrupts[15] | m_interrupts[14] | m_interrupts[13] | m_interrupts[12] | m_interrupts[11] | m_interrupts[3] | m_interrupts[7] | m_interrupts[9] | m_interrupts[1] | m_interrupts[5] | m_interrupts[10] | m_interrupts[2] | m_interrupts[6] | m_interrupts[8] | m_interrupts[0] | m_interrupts[4]) & ~io_singleStep | reg_singleStepped) & ~(reg_debug | io_status_cease_r);	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :482:26, :486:30, :620:25, :626:{33,36,51,73,76,88}, :1001:34, :1162:31, :1637:{76,90}]
  assign io_interrupt_cause = {28'h0, io_interrupts_debug ? 4'hE : m_interrupts[15] ? 4'hF : m_interrupts[14] ? 4'hE : m_interrupts[13] ? 4'hD : m_interrupts[12] ? 4'hC : m_interrupts[11] ? 4'hB : m_interrupts[3] ? 4'h3 : m_interrupts[7] ? 4'h7 : m_interrupts[9] ? 4'h9 : m_interrupts[1] ? 4'h1 : m_interrupts[5] ? 4'h5 : m_interrupts[10] ? 4'hA : m_interrupts[2] ? 4'h2 : m_interrupts[6] ? 4'h6 : m_interrupts[8] ? 4'h8 : {1'h0, ~(m_interrupts[0]), 2'h0}} - 32'h80000000;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :620:25, :625:63, :1637:76, src/main/scala/chisel3/util/Mux.scala:50:70]
endmodule



// End of: /home/ubuntu/CSRFile.sv
////////////////////////////////////////////////////////////////
////////////////////////////////////////////////////////////////
// Start of: /home/ubuntu/Core.sv

// Generated by CIRCT firtool-1.75.0
module Core(	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/core.scala:23:7]
  input         clock,	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/core.scala:23:7]
  input         reset,	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/core.scala:23:7]
  output        io_imem_req_valid,	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/core.scala:25:15]
  output [31:0] io_imem_req_bits_addr,	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/core.scala:25:15]
  input         io_imem_resp_valid,	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/core.scala:25:15]
  input  [31:0] io_imem_resp_bits_data,	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/core.scala:25:15]
  output        io_dmem_req_valid,	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/core.scala:25:15]
  output [31:0] io_dmem_req_bits_addr,	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/core.scala:25:15]
  output [31:0] io_dmem_req_bits_data,	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/core.scala:25:15]
  output        io_dmem_req_bits_fcn,	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/core.scala:25:15]
  output [2:0]  io_dmem_req_bits_typ,	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/core.scala:25:15]
  input         io_dmem_resp_valid,	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/core.scala:25:15]
  input  [31:0] io_dmem_resp_bits_data,	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/core.scala:25:15]
  input         io_interrupt_debug,	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/core.scala:25:15]
  input         io_interrupt_mtip,	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/core.scala:25:15]
  input         io_interrupt_msip,	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/core.scala:25:15]
  input         io_interrupt_meip,	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/core.scala:25:15]
  input         io_hartid	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/core.scala:25:15]
);

  wire [31:0] _d_io_dat_dec_inst;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/core.scala:27:19]
  wire        _d_io_dat_dec_valid;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/core.scala:27:19]
  wire        _d_io_dat_exe_br_eq;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/core.scala:27:19]
  wire        _d_io_dat_exe_br_lt;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/core.scala:27:19]
  wire        _d_io_dat_exe_br_ltu;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/core.scala:27:19]
  wire [3:0]  _d_io_dat_exe_br_type;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/core.scala:27:19]
  wire        _d_io_dat_exe_inst_misaligned;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/core.scala:27:19]
  wire        _d_io_dat_mem_ctrl_dmem_val;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/core.scala:27:19]
  wire        _d_io_dat_mem_data_misaligned;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/core.scala:27:19]
  wire        _d_io_dat_mem_store;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/core.scala:27:19]
  wire        _d_io_dat_csr_eret;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/core.scala:27:19]
  wire        _d_io_dat_csr_interrupt;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/core.scala:27:19]
  wire        _c_io_ctl_dec_stall;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/core.scala:26:19]
  wire        _c_io_ctl_full_stall;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/core.scala:26:19]
  wire [1:0]  _c_io_ctl_exe_pc_sel;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/core.scala:26:19]
  wire [3:0]  _c_io_ctl_br_type;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/core.scala:26:19]
  wire        _c_io_ctl_if_kill;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/core.scala:26:19]
  wire        _c_io_ctl_dec_kill;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/core.scala:26:19]
  wire [1:0]  _c_io_ctl_op1_sel;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/core.scala:26:19]
  wire [2:0]  _c_io_ctl_op2_sel;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/core.scala:26:19]
  wire [3:0]  _c_io_ctl_alu_fun;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/core.scala:26:19]
  wire [1:0]  _c_io_ctl_wb_sel;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/core.scala:26:19]
  wire        _c_io_ctl_rf_wen;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/core.scala:26:19]
  wire        _c_io_ctl_mem_val;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/core.scala:26:19]
  wire [1:0]  _c_io_ctl_mem_fcn;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/core.scala:26:19]
  wire [2:0]  _c_io_ctl_mem_typ;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/core.scala:26:19]
  wire [2:0]  _c_io_ctl_csr_cmd;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/core.scala:26:19]
  wire        _c_io_ctl_fencei;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/core.scala:26:19]
  wire        _c_io_ctl_pipeline_kill;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/core.scala:26:19]
  wire        _c_io_ctl_mem_exception;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/core.scala:26:19]
  wire [31:0] _c_io_ctl_mem_exception_cause;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/core.scala:26:19]
  CtlPath c (	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/core.scala:26:19]
    .clock                      (clock),
    .reset                      (reset),
    .io_dmem_resp_valid         (io_dmem_resp_valid),
    .io_dat_dec_inst            (_d_io_dat_dec_inst),	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/core.scala:27:19]
    .io_dat_dec_valid           (_d_io_dat_dec_valid),	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/core.scala:27:19]
    .io_dat_exe_br_eq           (_d_io_dat_exe_br_eq),	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/core.scala:27:19]
    .io_dat_exe_br_lt           (_d_io_dat_exe_br_lt),	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/core.scala:27:19]
    .io_dat_exe_br_ltu          (_d_io_dat_exe_br_ltu),	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/core.scala:27:19]
    .io_dat_exe_br_type         (_d_io_dat_exe_br_type),	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/core.scala:27:19]
    .io_dat_exe_inst_misaligned (_d_io_dat_exe_inst_misaligned),	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/core.scala:27:19]
    .io_dat_mem_ctrl_dmem_val   (_d_io_dat_mem_ctrl_dmem_val),	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/core.scala:27:19]
    .io_dat_mem_data_misaligned (_d_io_dat_mem_data_misaligned),	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/core.scala:27:19]
    .io_dat_mem_store           (_d_io_dat_mem_store),	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/core.scala:27:19]
    .io_dat_csr_eret            (_d_io_dat_csr_eret),	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/core.scala:27:19]
    .io_dat_csr_interrupt       (_d_io_dat_csr_interrupt),	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/core.scala:27:19]
    .io_ctl_dec_stall           (_c_io_ctl_dec_stall),
    .io_ctl_full_stall          (_c_io_ctl_full_stall),
    .io_ctl_exe_pc_sel          (_c_io_ctl_exe_pc_sel),
    .io_ctl_br_type             (_c_io_ctl_br_type),
    .io_ctl_if_kill             (_c_io_ctl_if_kill),
    .io_ctl_dec_kill            (_c_io_ctl_dec_kill),
    .io_ctl_op1_sel             (_c_io_ctl_op1_sel),
    .io_ctl_op2_sel             (_c_io_ctl_op2_sel),
    .io_ctl_alu_fun             (_c_io_ctl_alu_fun),
    .io_ctl_wb_sel              (_c_io_ctl_wb_sel),
    .io_ctl_rf_wen              (_c_io_ctl_rf_wen),
    .io_ctl_mem_val             (_c_io_ctl_mem_val),
    .io_ctl_mem_fcn             (_c_io_ctl_mem_fcn),
    .io_ctl_mem_typ             (_c_io_ctl_mem_typ),
    .io_ctl_csr_cmd             (_c_io_ctl_csr_cmd),
    .io_ctl_fencei              (_c_io_ctl_fencei),
    .io_ctl_pipeline_kill       (_c_io_ctl_pipeline_kill),
    .io_ctl_mem_exception       (_c_io_ctl_mem_exception),
    .io_ctl_mem_exception_cause (_c_io_ctl_mem_exception_cause)
  );	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/core.scala:26:19]
  DatPath d (	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/core.scala:27:19]
    .clock                      (clock),
    .reset                      (reset),
    .io_imem_req_valid          (io_imem_req_valid),
    .io_imem_req_bits_addr      (io_imem_req_bits_addr),
    .io_imem_resp_valid         (io_imem_resp_valid),
    .io_imem_resp_bits_data     (io_imem_resp_bits_data),
    .io_dmem_req_valid          (io_dmem_req_valid),
    .io_dmem_req_bits_addr      (io_dmem_req_bits_addr),
    .io_dmem_req_bits_data      (io_dmem_req_bits_data),
    .io_dmem_req_bits_fcn       (io_dmem_req_bits_fcn),
    .io_dmem_req_bits_typ       (io_dmem_req_bits_typ),
    .io_dmem_resp_bits_data     (io_dmem_resp_bits_data),
    .io_ctl_dec_stall           (_c_io_ctl_dec_stall),	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/core.scala:26:19]
    .io_ctl_full_stall          (_c_io_ctl_full_stall),	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/core.scala:26:19]
    .io_ctl_exe_pc_sel          (_c_io_ctl_exe_pc_sel),	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/core.scala:26:19]
    .io_ctl_br_type             (_c_io_ctl_br_type),	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/core.scala:26:19]
    .io_ctl_if_kill             (_c_io_ctl_if_kill),	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/core.scala:26:19]
    .io_ctl_dec_kill            (_c_io_ctl_dec_kill),	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/core.scala:26:19]
    .io_ctl_op1_sel             (_c_io_ctl_op1_sel),	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/core.scala:26:19]
    .io_ctl_op2_sel             (_c_io_ctl_op2_sel),	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/core.scala:26:19]
    .io_ctl_alu_fun             (_c_io_ctl_alu_fun),	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/core.scala:26:19]
    .io_ctl_wb_sel              (_c_io_ctl_wb_sel),	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/core.scala:26:19]
    .io_ctl_rf_wen              (_c_io_ctl_rf_wen),	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/core.scala:26:19]
    .io_ctl_mem_val             (_c_io_ctl_mem_val),	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/core.scala:26:19]
    .io_ctl_mem_fcn             (_c_io_ctl_mem_fcn),	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/core.scala:26:19]
    .io_ctl_mem_typ             (_c_io_ctl_mem_typ),	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/core.scala:26:19]
    .io_ctl_csr_cmd             (_c_io_ctl_csr_cmd),	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/core.scala:26:19]
    .io_ctl_fencei              (_c_io_ctl_fencei),	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/core.scala:26:19]
    .io_ctl_pipeline_kill       (_c_io_ctl_pipeline_kill),	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/core.scala:26:19]
    .io_ctl_mem_exception       (_c_io_ctl_mem_exception),	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/core.scala:26:19]
    .io_ctl_mem_exception_cause (_c_io_ctl_mem_exception_cause),	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/core.scala:26:19]
    .io_dat_dec_inst            (_d_io_dat_dec_inst),
    .io_dat_dec_valid           (_d_io_dat_dec_valid),
    .io_dat_exe_br_eq           (_d_io_dat_exe_br_eq),
    .io_dat_exe_br_lt           (_d_io_dat_exe_br_lt),
    .io_dat_exe_br_ltu          (_d_io_dat_exe_br_ltu),
    .io_dat_exe_br_type         (_d_io_dat_exe_br_type),
    .io_dat_exe_inst_misaligned (_d_io_dat_exe_inst_misaligned),
    .io_dat_mem_ctrl_dmem_val   (_d_io_dat_mem_ctrl_dmem_val),
    .io_dat_mem_data_misaligned (_d_io_dat_mem_data_misaligned),
    .io_dat_mem_store           (_d_io_dat_mem_store),
    .io_dat_csr_eret            (_d_io_dat_csr_eret),
    .io_dat_csr_interrupt       (_d_io_dat_csr_interrupt),
    .io_interrupt_debug         (io_interrupt_debug),
    .io_interrupt_mtip          (io_interrupt_mtip),
    .io_interrupt_msip          (io_interrupt_msip),
    .io_interrupt_meip          (io_interrupt_meip),
    .io_hartid                  (io_hartid)
  );	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/core.scala:27:19]
endmodule



// End of: /home/ubuntu/Core.sv
////////////////////////////////////////////////////////////////
////////////////////////////////////////////////////////////////
// Start of: /home/ubuntu/CtlPath.sv

// Generated by CIRCT firtool-1.75.0

// Include register initializers in init blocks unless synthesis is set

  









// Standard header to adapt well known macros for register randomization.

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.




// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.




// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.




// Define INIT_RANDOM_PROLOG_ for use in our modules below.











module CtlPath(	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/cpath.scala:58:7]
  input         clock,	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/cpath.scala:58:7]
  input         reset,	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/cpath.scala:58:7]
  input         io_dmem_resp_valid,	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/cpath.scala:60:14]
  input  [31:0] io_dat_dec_inst,	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/cpath.scala:60:14]
  input         io_dat_dec_valid,	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/cpath.scala:60:14]
  input         io_dat_exe_br_eq,	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/cpath.scala:60:14]
  input         io_dat_exe_br_lt,	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/cpath.scala:60:14]
  input         io_dat_exe_br_ltu,	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/cpath.scala:60:14]
  input  [3:0]  io_dat_exe_br_type,	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/cpath.scala:60:14]
  input         io_dat_exe_inst_misaligned,	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/cpath.scala:60:14]
  input         io_dat_mem_ctrl_dmem_val,	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/cpath.scala:60:14]
  input         io_dat_mem_data_misaligned,	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/cpath.scala:60:14]
  input         io_dat_mem_store,	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/cpath.scala:60:14]
  input         io_dat_csr_eret,	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/cpath.scala:60:14]
  input         io_dat_csr_interrupt,	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/cpath.scala:60:14]
  output        io_ctl_dec_stall,	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/cpath.scala:60:14]
  output        io_ctl_full_stall,	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/cpath.scala:60:14]
  output [1:0]  io_ctl_exe_pc_sel,	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/cpath.scala:60:14]
  output [3:0]  io_ctl_br_type,	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/cpath.scala:60:14]
  output        io_ctl_if_kill,	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/cpath.scala:60:14]
  output        io_ctl_dec_kill,	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/cpath.scala:60:14]
  output [1:0]  io_ctl_op1_sel,	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/cpath.scala:60:14]
  output [2:0]  io_ctl_op2_sel,	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/cpath.scala:60:14]
  output [3:0]  io_ctl_alu_fun,	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/cpath.scala:60:14]
  output [1:0]  io_ctl_wb_sel,	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/cpath.scala:60:14]
  output        io_ctl_rf_wen,	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/cpath.scala:60:14]
  output        io_ctl_mem_val,	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/cpath.scala:60:14]
  output [1:0]  io_ctl_mem_fcn,	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/cpath.scala:60:14]
  output [2:0]  io_ctl_mem_typ,	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/cpath.scala:60:14]
  output [2:0]  io_ctl_csr_cmd,	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/cpath.scala:60:14]
  output        io_ctl_fencei,	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/cpath.scala:60:14]
  output        io_ctl_pipeline_kill,	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/cpath.scala:60:14]
  output        io_ctl_mem_exception,	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/cpath.scala:60:14]
  output [31:0] io_ctl_mem_exception_cause	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/cpath.scala:60:14]
);

  wire        io_ctl_mem_exception_0;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/cpath.scala:270:105]
  wire        io_ctl_pipeline_kill_0;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/cpath.scala:153:{45,69}]
  wire [9:0]  _GEN = {io_dat_dec_inst[14:12], io_dat_dec_inst[6:0]};	// @[src/main/scala/chisel3/util/Lookup.scala:31:38]
  wire        _csignals_T_1 = _GEN == 10'h103;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38]
  wire        _csignals_T_3 = _GEN == 10'h3;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38]
  wire        _csignals_T_5 = _GEN == 10'h203;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38]
  wire        _csignals_T_7 = _GEN == 10'h83;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38]
  wire        _csignals_T_9 = _GEN == 10'h283;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38]
  wire        _csignals_T_11 = _GEN == 10'h123;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38]
  wire        _csignals_T_13 = _GEN == 10'h23;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38]
  wire        _csignals_T_632 = _GEN == 10'hA3;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38]
  wire        _csignals_T_17 = io_dat_dec_inst[6:0] == 7'h17;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38]
  wire        _csignals_T_19 = io_dat_dec_inst[6:0] == 7'h37;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38]
  wire        _csignals_T_21 = _GEN == 10'h13;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38]
  wire        _csignals_T_23 = _GEN == 10'h393;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38]
  wire        _csignals_T_25 = _GEN == 10'h313;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38]
  wire        _csignals_T_27 = _GEN == 10'h213;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38]
  wire        _csignals_T_29 = _GEN == 10'h113;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38]
  wire        _csignals_T_31 = _GEN == 10'h193;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38]
  wire [16:0] _GEN_0 = {io_dat_dec_inst[31:25], io_dat_dec_inst[14:12], io_dat_dec_inst[6:0]};	// @[src/main/scala/chisel3/util/Lookup.scala:31:38]
  wire        _csignals_T_33 = _GEN_0 == 17'h93;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38]
  wire        _csignals_T_35 = _GEN_0 == 17'h8293;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38]
  wire        _csignals_T_37 = _GEN_0 == 17'h293;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38]
  wire        _csignals_T_39 = _GEN_0 == 17'hB3;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38]
  wire        _csignals_T_41 = _GEN_0 == 17'h33;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38]
  wire        _csignals_T_43 = _GEN_0 == 17'h8033;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38]
  wire        _csignals_T_45 = _GEN_0 == 17'h133;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38]
  wire        _csignals_T_47 = _GEN_0 == 17'h1B3;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38]
  wire        _csignals_T_49 = _GEN_0 == 17'h3B3;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38]
  wire        _csignals_T_51 = _GEN_0 == 17'h333;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38]
  wire        _csignals_T_53 = _GEN_0 == 17'h233;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38]
  wire        _csignals_T_55 = _GEN_0 == 17'h82B3;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38]
  wire        _csignals_T_57 = {io_dat_dec_inst[31:25], io_dat_dec_inst[14:12], io_dat_dec_inst[6:0]} == 17'h2B3;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/cpath.scala:60:14, src/main/scala/chisel3/util/Lookup.scala:31:38]
  wire        _csignals_T_59 = io_dat_dec_inst[6:0] == 7'h6F;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38]
  wire        _csignals_T_61 = _GEN == 10'h67;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38]
  wire        _csignals_T_63 = _GEN == 10'h63;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38]
  wire        _csignals_T_65 = _GEN == 10'hE3;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38]
  wire        _csignals_T_67 = _GEN == 10'h2E3;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38]
  wire        _csignals_T_69 = _GEN == 10'h3E3;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38]
  wire        _csignals_T_71 = _GEN == 10'h263;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38]
  wire        _csignals_T_73 = _GEN == 10'h363;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38]
  wire        _csignals_T_75 = _GEN == 10'h2F3;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38]
  wire        _csignals_T_77 = _GEN == 10'h373;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38]
  wire        _csignals_T_79 = _GEN == 10'hF3;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38]
  wire        _csignals_T_81 = _GEN == 10'h173;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38]
  wire        _csignals_T_83 = _GEN == 10'h1F3;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38]
  wire        _csignals_T_499 = _GEN == 10'h3F3;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38]
  wire        _csignals_T_87 = io_dat_dec_inst == 32'h73;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38]
  wire        _csignals_T_89 = io_dat_dec_inst == 32'h30200073;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38]
  wire        _csignals_T_91 = io_dat_dec_inst == 32'h7B200073;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38]
  wire        _csignals_T_93 = io_dat_dec_inst == 32'h100073;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38]
  wire        _csignals_T_95 = io_dat_dec_inst == 32'h10500073;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38]
  wire        _csignals_T_738 = _GEN == 10'h8F;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38]
  wire        _GEN_1 = _csignals_T_39 | _csignals_T_41 | _csignals_T_43 | _csignals_T_45 | _csignals_T_47 | _csignals_T_49 | _csignals_T_51 | _csignals_T_53 | _csignals_T_55 | _csignals_T_57;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39]
  wire        _GEN_2 = _csignals_T_21 | _csignals_T_23 | _csignals_T_25 | _csignals_T_27 | _csignals_T_29 | _csignals_T_31 | _csignals_T_33 | _csignals_T_35 | _csignals_T_37 | _GEN_1;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39]
  wire        _GEN_3 = _csignals_T_11 | _csignals_T_13 | _csignals_T_632 | _csignals_T_17 | _csignals_T_19 | _GEN_2;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39]
  wire        _GEN_4 = _csignals_T_79 | _csignals_T_81 | _csignals_T_83;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39]
  wire        _GEN_5 = _csignals_T_63 | _csignals_T_65 | _csignals_T_67 | _csignals_T_69 | _csignals_T_71 | _csignals_T_73;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39]
  wire        _GEN_6 = _csignals_T_59 | _csignals_T_61 | _GEN_5;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39]
  wire        _GEN_7 = _csignals_T_19 | _csignals_T_21 | _csignals_T_23 | _csignals_T_25 | _csignals_T_27 | _csignals_T_29 | _csignals_T_31 | _csignals_T_33 | _csignals_T_35 | _csignals_T_37 | _csignals_T_39 | _csignals_T_41 | _csignals_T_43 | _csignals_T_45 | _csignals_T_47 | _csignals_T_49 | _csignals_T_51 | _csignals_T_53 | _csignals_T_55 | _csignals_T_57 | _GEN_6;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39]
  wire        _GEN_8 = _csignals_T_11 | _csignals_T_13 | _csignals_T_632;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39]
  wire        _GEN_9 = _csignals_T_1 | _csignals_T_3 | _csignals_T_5 | _csignals_T_7 | _csignals_T_9 | _GEN_8;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39]
  wire        _GEN_10 = _csignals_T_21 | _csignals_T_23 | _csignals_T_25 | _csignals_T_27 | _csignals_T_29 | _csignals_T_31 | _csignals_T_33 | _csignals_T_35 | _csignals_T_37;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39]
  wire        _GEN_11 = _csignals_T_17 | _csignals_T_19;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39]
  wire        _GEN_12 = _csignals_T_1 | _csignals_T_3 | _csignals_T_5 | _csignals_T_7 | _csignals_T_9;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39]
  wire        _GEN_13 = _csignals_T_75 | _csignals_T_77 | _GEN_4;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39]
  wire        _GEN_14 = _csignals_T_63 | _csignals_T_65 | _csignals_T_67 | _csignals_T_69 | _csignals_T_71 | _csignals_T_73 | _GEN_13;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39]
  wire        _GEN_15 = _csignals_T_59 | _csignals_T_61;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39]
  wire        _GEN_16 = _csignals_T_83 | _csignals_T_499;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39]
  wire        _GEN_17 = _csignals_T_75 | _csignals_T_77 | _csignals_T_79 | _csignals_T_81 | _GEN_16;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39]
  wire        _GEN_18 = _csignals_T_11 | _csignals_T_13;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39]
  wire        csignals_9 = _csignals_T_1 | _csignals_T_3 | _csignals_T_5 | _csignals_T_7 | _csignals_T_9 | _GEN_18 | _csignals_T_632;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39]
  wire        csignals_10 = ~_GEN_12 & (_GEN_18 | _csignals_T_632);	// @[src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39]
  wire [2:0]  csignals_12 = _csignals_T_1 | _csignals_T_3 | _csignals_T_5 | _csignals_T_7 | _csignals_T_9 | _csignals_T_11 | _csignals_T_13 | _csignals_T_632 | _csignals_T_17 | _GEN_7 ? 3'h0 : _csignals_T_75 ? 3'h5 : _csignals_T_77 ? 3'h6 : _csignals_T_79 ? 3'h5 : _csignals_T_81 ? 3'h6 : _GEN_16 ? 3'h7 : {_csignals_T_87 | _csignals_T_89 | _csignals_T_91 | _csignals_T_93, 2'h0};	// @[src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39]
  wire        csignals_13 = ~(_csignals_T_1 | _csignals_T_3 | _csignals_T_5 | _csignals_T_7 | _csignals_T_9 | _csignals_T_11 | _csignals_T_13 | _csignals_T_632 | _csignals_T_17 | _csignals_T_19 | _csignals_T_21 | _csignals_T_23 | _csignals_T_25 | _csignals_T_27 | _csignals_T_29 | _csignals_T_31 | _csignals_T_33 | _csignals_T_35 | _csignals_T_37 | _csignals_T_39 | _csignals_T_41 | _csignals_T_43 | _csignals_T_45 | _csignals_T_47 | _csignals_T_49 | _csignals_T_51 | _csignals_T_53 | _csignals_T_55 | _csignals_T_57 | _csignals_T_59 | _csignals_T_61 | _csignals_T_63 | _csignals_T_65 | _csignals_T_67 | _csignals_T_69 | _csignals_T_71 | _csignals_T_73 | _csignals_T_75 | _csignals_T_77 | _csignals_T_79 | _csignals_T_81 | _csignals_T_83 | _csignals_T_499 | _csignals_T_87 | _csignals_T_89 | _csignals_T_91 | _csignals_T_93 | _csignals_T_95) & _csignals_T_738;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39]
  wire [1:0]  ctrl_exe_pc_sel = io_ctl_pipeline_kill_0 ? 2'h3 : io_dat_exe_br_type == 4'h0 ? 2'h0 : io_dat_exe_br_type == 4'h1 ? {1'h0, ~io_dat_exe_br_eq} : io_dat_exe_br_type == 4'h2 ? {1'h0, io_dat_exe_br_eq} : io_dat_exe_br_type == 4'h3 ? {1'h0, ~io_dat_exe_br_lt} : io_dat_exe_br_type == 4'h4 ? {1'h0, ~io_dat_exe_br_ltu} : io_dat_exe_br_type == 4'h5 ? {1'h0, io_dat_exe_br_lt} : io_dat_exe_br_type == 4'h6 ? {1'h0, io_dat_exe_br_ltu} : io_dat_exe_br_type == 4'h7 ? 2'h1 : {io_dat_exe_br_type == 4'h8, 1'h0};	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/cpath.scala:58:7, :135:29, :136:{29,49}, :137:{29,49,64,65}, :138:{29,49,64}, :139:{29,49,64,65}, :140:{29,49,64,65}, :141:{29,49,64}, :142:{29,49,64}, :143:{29,49}, :144:{29,49}, :153:{45,69}]
  reg         ifkill_REG;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/cpath.scala:148:68]
  assign io_ctl_pipeline_kill_0 = io_dat_csr_eret | io_ctl_mem_exception_0 | io_dat_csr_interrupt;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/cpath.scala:153:{45,69}, :270:105]
  reg  [4:0]  exe_reg_wbaddr;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/cpath.scala:166:33]
  reg         exe_reg_illegal;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/cpath.scala:172:37]
  reg         exe_reg_is_csr;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/cpath.scala:174:32]
  reg         exe_inst_is_load;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/cpath.scala:210:34]
  wire        stall = exe_inst_is_load & exe_reg_wbaddr == io_dat_dec_inst[19:15] & (|exe_reg_wbaddr) & ~(|ctrl_exe_pc_sel) & (_GEN_9 | ~_GEN_11 & (_GEN_2 | ~_csignals_T_59 & (_csignals_T_61 | _GEN_14 | _csignals_T_499))) | exe_inst_is_load & exe_reg_wbaddr == io_dat_dec_inst[24:20] & (|exe_reg_wbaddr) & ~((|ctrl_exe_pc_sel) | _GEN_12) & (_GEN_8 | ~(_csignals_T_17 | _csignals_T_19 | _GEN_10) & (_GEN_1 | ~_GEN_15 & (_GEN_14 | _csignals_T_499))) | exe_reg_is_csr;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/cpath.scala:135:29, :148:35, :160:38, :161:38, :163:26, :164:26, :166:33, :174:32, :210:34, :229:{36,55,73,92,101,117}, :230:{36,55,73,101,117}, src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39]
  wire        _full_stall_T_2 = io_dat_mem_ctrl_dmem_val & io_dmem_resp_valid | ~io_dat_mem_ctrl_dmem_val;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/cpath.scala:250:{30,53,56}]
  reg         io_ctl_fencei_REG;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/cpath.scala:267:45]
  reg         io_ctl_mem_exception_REG;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/cpath.scala:270:35]
  assign io_ctl_mem_exception_0 = io_ctl_mem_exception_REG | io_dat_mem_data_misaligned;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/cpath.scala:270:{35,105}]
  reg         io_ctl_mem_exception_cause_REG;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/cpath.scala:271:45]
  reg         io_ctl_mem_exception_cause_REG_1;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/cpath.scala:272:45]
  wire        _GEN_19 = ~stall & _full_stall_T_2;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/cpath.scala:178:{10,17}, :229:117, :230:117, :250:53]
  wire        _GEN_20 = stall & _full_stall_T_2;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/cpath.scala:195:21, :229:117, :230:117, :250:53]
  always @(posedge clock) begin	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/cpath.scala:58:7]
    ifkill_REG <= csignals_13;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/cpath.scala:148:68, src/main/scala/chisel3/util/Lookup.scala:34:39]
    if (_GEN_19)	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/cpath.scala:178:17]
      exe_reg_wbaddr <= (|ctrl_exe_pc_sel) ? 5'h0 : io_dat_dec_inst[11:7];	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/cpath.scala:135:29, :148:35, :162:38, :166:33, :181:7, :182:30, :189:30]
    else if (_GEN_20)	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/cpath.scala:195:21]
      exe_reg_wbaddr <= 5'h0;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/cpath.scala:166:33]
    io_ctl_fencei_REG <= csignals_13;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/cpath.scala:267:45, src/main/scala/chisel3/util/Lookup.scala:34:39]
    io_ctl_mem_exception_REG <= (exe_reg_illegal | io_dat_exe_inst_misaligned) & ~io_dat_csr_eret;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/cpath.scala:172:37, :270:{35,53,84,87}]
    io_ctl_mem_exception_cause_REG <= exe_reg_illegal;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/cpath.scala:172:37, :271:45]
    io_ctl_mem_exception_cause_REG_1 <= io_dat_exe_inst_misaligned;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/cpath.scala:272:45]
    if (reset) begin	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/cpath.scala:58:7]
      exe_reg_illegal <= 1'h0;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/cpath.scala:58:7, :172:37]
      exe_reg_is_csr <= 1'h0;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/cpath.scala:58:7, :174:32]
      exe_inst_is_load <= 1'h0;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/cpath.scala:58:7, :210:34]
    end
    else begin	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/cpath.scala:58:7]
      exe_reg_illegal <= ~io_dat_csr_eret & (_GEN_19 ? ~(|ctrl_exe_pc_sel) & ~(_csignals_T_1 | _csignals_T_3 | _csignals_T_5 | _csignals_T_7 | _csignals_T_9 | _csignals_T_11 | _csignals_T_13 | _csignals_T_632 | _csignals_T_17 | _csignals_T_19 | _csignals_T_21 | _csignals_T_23 | _csignals_T_25 | _csignals_T_27 | _csignals_T_29 | _csignals_T_31 | _csignals_T_33 | _csignals_T_35 | _csignals_T_37 | _csignals_T_39 | _csignals_T_41 | _csignals_T_43 | _csignals_T_45 | _csignals_T_47 | _csignals_T_49 | _csignals_T_51 | _csignals_T_53 | _csignals_T_55 | _csignals_T_57 | _csignals_T_59 | _csignals_T_61 | _csignals_T_63 | _csignals_T_65 | _csignals_T_67 | _csignals_T_69 | _csignals_T_71 | _csignals_T_73 | _csignals_T_75 | _csignals_T_77 | _csignals_T_79 | _csignals_T_81 | _csignals_T_83 | _csignals_T_499 | _csignals_T_87 | _csignals_T_89 | _csignals_T_91 | _csignals_T_93 | _csignals_T_95 | _csignals_T_738 | _GEN == 10'hF) & io_dat_dec_valid : ~_GEN_20 & exe_reg_illegal);	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/cpath.scala:135:29, :148:35, :155:{23,36}, :163:26, :172:37, :174:32, :178:17, :179:4, :181:7, :185:30, :192:30, :195:21, :196:4, :200:27, :201:27, :219:4, :220:26, src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39]
      exe_reg_is_csr <= _GEN_19 ? ~(|ctrl_exe_pc_sel) & (|csignals_12) & csignals_12 != 3'h4 : ~_GEN_20 & exe_reg_is_csr;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/cpath.scala:135:29, :148:35, :163:26, :174:32, :178:17, :179:4, :181:7, :184:30, :191:{30,44,54,68}, :195:21, :196:4, :200:27, src/main/scala/chisel3/util/Lookup.scala:34:39]
      if (_full_stall_T_2)	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/cpath.scala:250:53]
        exe_inst_is_load <= csignals_9 & ~csignals_10;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/cpath.scala:210:34, :214:{37,52}, src/main/scala/chisel3/util/Lookup.scala:34:39]
    end
  end // always @(posedge)
  

























  assign io_ctl_dec_stall = stall;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/cpath.scala:58:7, :229:117, :230:117]
  assign io_ctl_full_stall = ~_full_stall_T_2;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/cpath.scala:58:7, :250:{18,53}]
  assign io_ctl_exe_pc_sel = ctrl_exe_pc_sel;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/cpath.scala:58:7, :135:29]
  assign io_ctl_br_type = _csignals_T_1 | _csignals_T_3 | _csignals_T_5 | _csignals_T_7 | _csignals_T_9 | _GEN_3 ? 4'h0 : _csignals_T_59 ? 4'h7 : _csignals_T_61 ? 4'h8 : _csignals_T_63 ? 4'h2 : _csignals_T_65 ? 4'h1 : _csignals_T_67 ? 4'h3 : _csignals_T_69 ? 4'h4 : _csignals_T_71 ? 4'h5 : _csignals_T_73 ? 4'h6 : 4'h0;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/cpath.scala:58:7, src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39]
  assign io_ctl_if_kill = (|ctrl_exe_pc_sel) | csignals_13 | ifkill_REG;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/cpath.scala:58:7, :135:29, :148:{35,45,58,68}, src/main/scala/chisel3/util/Lookup.scala:34:39]
  assign io_ctl_dec_kill = |ctrl_exe_pc_sel;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/cpath.scala:58:7, :135:29, :148:35]
  assign io_ctl_op1_sel = _GEN_9 ? 2'h0 : _csignals_T_17 ? 2'h1 : _GEN_7 ? 2'h0 : _csignals_T_75 | _csignals_T_77 ? 2'h2 : _GEN_4 ? 2'h0 : {_csignals_T_499, 1'h0};	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/cpath.scala:58:7, src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39]
  assign io_ctl_op2_sel = _GEN_12 ? 3'h1 : _GEN_8 ? 3'h2 : _GEN_11 ? 3'h4 : _GEN_10 ? 3'h1 : _GEN_1 ? 3'h0 : _csignals_T_59 ? 3'h5 : _csignals_T_61 ? 3'h1 : _GEN_5 ? 3'h3 : 3'h0;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/cpath.scala:58:7, src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39]
  assign io_ctl_alu_fun = _csignals_T_1 | _csignals_T_3 | _csignals_T_5 | _csignals_T_7 | _csignals_T_9 | _csignals_T_11 | _csignals_T_13 | _csignals_T_632 | _csignals_T_17 ? 4'h0 : _csignals_T_19 ? 4'hB : _csignals_T_21 ? 4'h0 : _csignals_T_23 ? 4'h5 : _csignals_T_25 ? 4'h6 : _csignals_T_27 ? 4'h7 : _csignals_T_29 ? 4'h8 : _csignals_T_31 ? 4'h9 : _csignals_T_33 ? 4'h2 : _csignals_T_35 ? 4'h4 : _csignals_T_37 ? 4'h3 : _csignals_T_39 ? 4'h2 : _csignals_T_41 ? 4'h0 : _csignals_T_43 ? 4'h1 : _csignals_T_45 ? 4'h8 : _csignals_T_47 ? 4'h9 : _csignals_T_49 ? 4'h5 : _csignals_T_51 ? 4'h6 : _csignals_T_53 ? 4'h7 : _csignals_T_55 ? 4'h4 : _csignals_T_57 ? 4'h3 : _GEN_6 | ~_GEN_17 ? 4'h0 : 4'hA;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/cpath.scala:58:7, src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39]
  assign io_ctl_wb_sel = _GEN_12 ? 2'h1 : _GEN_3 ? 2'h0 : _GEN_15 ? 2'h2 : _GEN_5 ? 2'h0 : {2{_GEN_17}};	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/cpath.scala:58:7, src/main/scala/chisel3/util/Lookup.scala:34:39]
  assign io_ctl_rf_wen = _GEN_12 | ~_GEN_8 & (_csignals_T_17 | _csignals_T_19 | _csignals_T_21 | _csignals_T_23 | _csignals_T_25 | _csignals_T_27 | _csignals_T_29 | _csignals_T_31 | _csignals_T_33 | _csignals_T_35 | _csignals_T_37 | _csignals_T_39 | _csignals_T_41 | _csignals_T_43 | _csignals_T_45 | _csignals_T_47 | _csignals_T_49 | _csignals_T_51 | _csignals_T_53 | _csignals_T_55 | _csignals_T_57 | _GEN_15 | ~_GEN_5 & (_GEN_13 | _csignals_T_499));	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/cpath.scala:58:7, src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39]
  assign io_ctl_mem_val = csignals_9;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/cpath.scala:58:7, src/main/scala/chisel3/util/Lookup.scala:34:39]
  assign io_ctl_mem_fcn = {1'h0, csignals_10};	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/cpath.scala:58:7, :283:22, src/main/scala/chisel3/util/Lookup.scala:34:39]
  assign io_ctl_mem_typ = _csignals_T_1 ? 3'h3 : _csignals_T_3 ? 3'h1 : _csignals_T_5 ? 3'h5 : _csignals_T_7 ? 3'h2 : _csignals_T_9 ? 3'h6 : _csignals_T_11 ? 3'h3 : _csignals_T_13 ? 3'h1 : {1'h0, _csignals_T_632, 1'h0};	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/cpath.scala:58:7, src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39]
  assign io_ctl_csr_cmd = (csignals_12 == 3'h6 | (&csignals_12)) & io_dat_dec_inst[19:15] == 5'h0 ? 3'h2 : csignals_12;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/cpath.scala:58:7, :160:38, :279:{30,40,54,65,77}, :280:25, src/main/scala/chisel3/util/Lookup.scala:34:39]
  assign io_ctl_fencei = csignals_13 | io_ctl_fencei_REG;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/cpath.scala:58:7, :267:{35,45}, src/main/scala/chisel3/util/Lookup.scala:34:39]
  assign io_ctl_pipeline_kill = io_ctl_pipeline_kill_0;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/cpath.scala:58:7, :153:{45,69}]
  assign io_ctl_mem_exception = io_ctl_mem_exception_0;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/cpath.scala:58:7, :270:105]
  assign io_ctl_mem_exception_cause = {29'h0, io_ctl_mem_exception_cause_REG ? 3'h2 : io_ctl_mem_exception_cause_REG_1 ? 3'h0 : {1'h1, io_dat_mem_store, 1'h0}};	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/cpath.scala:58:7, :271:{31,37,45}, :272:{37,45}, :273:37]
endmodule



// End of: /home/ubuntu/CtlPath.sv
////////////////////////////////////////////////////////////////
////////////////////////////////////////////////////////////////
// Start of: /home/ubuntu/DatPath.sv

// Generated by CIRCT firtool-1.75.0

// Users can define 'STOP_COND' to add an extra gate to stop conditions.








// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.








// Users can define 'PRINTF_COND' to add an extra gate to prints.

  

  // PRINTF_COND
    
  


// Include register initializers in init blocks unless synthesis is set

  









// Standard header to adapt well known macros for register randomization.

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.




// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.




// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.




// Define INIT_RANDOM_PROLOG_ for use in our modules below.











module DatPath(	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:52:7]
  input         clock,	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:52:7]
  input         reset,	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:52:7]
  output        io_imem_req_valid,	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:54:15]
  output [31:0] io_imem_req_bits_addr,	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:54:15]
  input         io_imem_resp_valid,	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:54:15]
  input  [31:0] io_imem_resp_bits_data,	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:54:15]
  output        io_dmem_req_valid,	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:54:15]
  output [31:0] io_dmem_req_bits_addr,	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:54:15]
  output [31:0] io_dmem_req_bits_data,	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:54:15]
  output        io_dmem_req_bits_fcn,	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:54:15]
  output [2:0]  io_dmem_req_bits_typ,	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:54:15]
  input  [31:0] io_dmem_resp_bits_data,	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:54:15]
  input         io_ctl_dec_stall,	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:54:15]
  input         io_ctl_full_stall,	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:54:15]
  input  [1:0]  io_ctl_exe_pc_sel,	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:54:15]
  input  [3:0]  io_ctl_br_type,	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:54:15]
  input         io_ctl_if_kill,	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:54:15]
  input         io_ctl_dec_kill,	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:54:15]
  input  [1:0]  io_ctl_op1_sel,	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:54:15]
  input  [2:0]  io_ctl_op2_sel,	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:54:15]
  input  [3:0]  io_ctl_alu_fun,	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:54:15]
  input  [1:0]  io_ctl_wb_sel,	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:54:15]
  input         io_ctl_rf_wen,	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:54:15]
  input         io_ctl_mem_val,	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:54:15]
  input  [1:0]  io_ctl_mem_fcn,	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:54:15]
  input  [2:0]  io_ctl_mem_typ,	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:54:15]
  input  [2:0]  io_ctl_csr_cmd,	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:54:15]
  input         io_ctl_fencei,	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:54:15]
  input         io_ctl_pipeline_kill,	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:54:15]
  input         io_ctl_mem_exception,	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:54:15]
  input  [31:0] io_ctl_mem_exception_cause,	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:54:15]
  output [31:0] io_dat_dec_inst,	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:54:15]
  output        io_dat_dec_valid,	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:54:15]
  output        io_dat_exe_br_eq,	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:54:15]
  output        io_dat_exe_br_lt,	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:54:15]
  output        io_dat_exe_br_ltu,	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:54:15]
  output [3:0]  io_dat_exe_br_type,	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:54:15]
  output        io_dat_exe_inst_misaligned,	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:54:15]
  output        io_dat_mem_ctrl_dmem_val,	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:54:15]
  output        io_dat_mem_data_misaligned,	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:54:15]
  output        io_dat_mem_store,	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:54:15]
  output        io_dat_csr_eret,	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:54:15]
  output        io_dat_csr_interrupt,	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:54:15]
  input         io_interrupt_debug,	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:54:15]
  input         io_interrupt_mtip,	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:54:15]
  input         io_interrupt_msip,	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:54:15]
  input         io_interrupt_meip,	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:54:15]
  input         io_hartid	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:54:15]
);

  wire [31:0]       _csr_io_rw_rdata;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:427:20]
  wire [31:0]       _csr_io_evec;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:427:20]
  wire [31:0]       _csr_io_time;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:427:20]
  wire              _csr_io_interrupt;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:427:20]
  wire [31:0]       _csr_io_interrupt_cause;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:427:20]
  wire [31:0]       _regfile_io_rs1_data;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:216:24]
  wire [31:0]       _regfile_io_rs2_data;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:216:24]
  wire [31:0]       _if_pc_buffer_out_q_io_deq_bits;	// @[src/main/scala/chisel3/util/Decoupled.scala:362:21]
  wire              _if_buffer_out_q_io_enq_ready;	// @[src/main/scala/chisel3/util/Decoupled.scala:362:21]
  wire              _if_buffer_out_q_io_deq_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:362:21]
  wire [31:0]       _if_buffer_out_q_io_deq_bits_data;	// @[src/main/scala/chisel3/util/Decoupled.scala:362:21]
  reg  [31:0]       if_reg_pc;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:68:39]
  reg               dec_reg_valid;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:71:39]
  reg  [31:0]       dec_reg_inst;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:72:39]
  reg  [31:0]       dec_reg_pc;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:73:39]
  reg               exe_reg_valid;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:76:39]
  reg  [31:0]       exe_reg_inst;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:77:39]
  reg  [31:0]       exe_reg_pc;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:78:39]
  reg  [4:0]        exe_reg_wbaddr;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:79:35]
  reg  [4:0]        exe_reg_rs1_addr;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:80:35]
  reg  [4:0]        exe_reg_rs2_addr;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:81:35]
  reg  [31:0]       exe_reg_op1_data;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:82:35]
  reg  [31:0]       exe_reg_op2_data;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:83:35]
  reg  [31:0]       exe_reg_rs2_data;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:84:35]
  reg  [3:0]        exe_reg_ctrl_br_type;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:85:39]
  reg  [3:0]        exe_reg_ctrl_alu_fun;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:87:35]
  reg  [1:0]        exe_reg_ctrl_wb_sel;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:88:35]
  reg               exe_reg_ctrl_rf_wen;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:89:39]
  reg               exe_reg_ctrl_mem_val;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:90:39]
  reg               exe_reg_ctrl_mem_fcn;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:91:39]
  reg  [2:0]        exe_reg_ctrl_mem_typ;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:92:39]
  reg  [2:0]        exe_reg_ctrl_csr_cmd;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:93:39]
  reg               mem_reg_valid;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:96:39]
  reg  [31:0]       mem_reg_pc;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:97:35]
  reg  [31:0]       mem_reg_inst;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:98:35]
  reg  [31:0]       mem_reg_alu_out;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:99:35]
  reg  [4:0]        mem_reg_wbaddr;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:100:35]
  reg  [4:0]        mem_reg_rs1_addr;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:101:35]
  reg  [4:0]        mem_reg_rs2_addr;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:102:35]
  reg  [31:0]       mem_reg_op1_data;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:103:35]
  reg  [31:0]       mem_reg_op2_data;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:104:35]
  reg  [31:0]       mem_reg_rs2_data;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:105:35]
  reg               mem_reg_ctrl_rf_wen;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:106:39]
  reg               mem_reg_ctrl_mem_val;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:107:39]
  reg               mem_reg_ctrl_mem_fcn;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:108:39]
  reg  [2:0]        mem_reg_ctrl_mem_typ;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:109:39]
  reg  [1:0]        mem_reg_ctrl_wb_sel;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:110:35]
  reg  [2:0]        mem_reg_ctrl_csr_cmd;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:111:39]
  reg               wb_reg_valid;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:114:39]
  reg  [4:0]        wb_reg_wbaddr;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:115:35]
  reg  [31:0]       wb_reg_wbdata;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:116:35]
  reg               wb_reg_ctrl_rf_wen;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:117:39]
  wire              if_buffer_out_q_io_deq_ready = ~io_ctl_dec_stall & ~io_ctl_full_stall;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:134:{27,45,48}]
  reg               if_reg_killed;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:145:31]
  wire              _if_pc_next_T = io_ctl_exe_pc_sel == 2'h0;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:163:40]
  wire              _mem_tval_inst_ma_T = io_ctl_exe_pc_sel == 2'h1;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:164:40]
  wire              _io_dat_exe_inst_misaligned_T_6 = io_ctl_exe_pc_sel == 2'h2;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:165:40]
  wire [31:0]       _exe_adder_out_T = exe_reg_op1_data + exe_reg_op2_data;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:82:35, :83:35, :362:37]
  wire [62:0]       _exe_alu_out_T_17 = {31'h0, exe_reg_op1_data} << exe_reg_op2_data[4:0];	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:82:35, :83:35, :361:35, :373:72]
  wire [31:0]       _GEN = {27'h0, exe_reg_op2_data[4:0]};	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:83:35, :361:35, :374:78]
  wire [15:0][31:0] _GEN_0 = {{exe_reg_inst}, {exe_reg_inst}, {exe_reg_inst}, {exe_reg_inst}, {exe_reg_op2_data}, {exe_reg_op1_data}, {{31'h0, exe_reg_op1_data < exe_reg_op2_data}}, {{31'h0, $signed(exe_reg_op1_data) < $signed(exe_reg_op2_data)}}, {exe_reg_op1_data ^ exe_reg_op2_data}, {exe_reg_op1_data | exe_reg_op2_data}, {exe_reg_op1_data & exe_reg_op2_data}, {$signed($signed(exe_reg_op1_data) >>> _GEN)}, {exe_reg_op1_data >> _GEN}, {_exe_alu_out_T_17[31:0]}, {exe_reg_op1_data - exe_reg_op2_data}, {_exe_adder_out_T}};	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:77:39, :82:35, :83:35, :362:37, :366:41, :367:{41,71}, :368:{41,71}, :369:{41,71}, :370:{41,71}, :371:{41,78}, :372:{41,71}, :373:{41,72,85}, :374:{41,78}, :375:{41,71}, :376:41, :377:41, src/main/scala/chisel3/util/Mux.scala:126:16]
  wire [31:0]       exe_alu_out = _GEN_0[exe_reg_ctrl_alu_fun];	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:87:35, :366:41, :367:41, :368:41, :369:41, :370:41, :371:41, :372:41, :373:41, :374:41, :375:41, :376:41, :377:41, src/main/scala/chisel3/util/Mux.scala:126:16]
  wire [31:0]       _exe_brjmp_target_T = exe_reg_pc + exe_reg_op2_data;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:78:39, :83:35, :382:38]
  wire [31:0]       exe_jump_reg_target = _exe_adder_out_T & 32'hFFFFFFFE;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:362:37, :383:41]
  reg  [31:0]       mem_tval_inst_ma_REG;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:390:31]
  reg  [31:0]       csr_io_tval_REG;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:440:91]
  reg               reg_interrupt_handled;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:447:39]
  wire              interrupt_edge = _csr_io_interrupt & ~reg_interrupt_handled;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:427:20, :447:39, :448:{42,45}]
  wire [5:0]        _misaligned_mask_T_3 = 6'h7 << mem_reg_ctrl_mem_typ[1:0] - 2'h1;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:109:39, :466:{34,59}]
  wire              io_dat_mem_data_misaligned_0 = (|(~(_misaligned_mask_T_3[2:0]) & mem_reg_alu_out[2:0])) & mem_reg_ctrl_mem_val;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:99:35, :107:39, :466:{23,34}, :467:{51,81,89,93}]
  wire [31:0]       mem_wbdata = mem_reg_ctrl_wb_sel == 2'h0 | mem_reg_ctrl_wb_sel == 2'h2 ? mem_reg_alu_out : mem_reg_ctrl_wb_sel == 2'h1 ? io_dmem_resp_bits_data : (&mem_reg_ctrl_wb_sel) ? _csr_io_rw_rdata : mem_reg_alu_out;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:99:35, :110:35, :163:40, :427:20, :473:40, :474:40, :475:40, :476:40, src/main/scala/chisel3/util/Mux.scala:126:16]
  reg  [31:0]       wb_reg_inst;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:518:29]
  reg  [31:0]       REG;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:523:14]
  reg  [4:0]        REG_1;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:527:14]
  reg  [31:0]       REG_2;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:528:14]
  reg  [4:0]        REG_3;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:529:14]
  reg  [31:0]       REG_4;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:530:14]
  











  wire [3:0][31:0]  _GEN_1 = {{_csr_io_evec}, {exe_jump_reg_target}, {_exe_brjmp_target_T}, {if_reg_pc + 32'h4}};	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:68:39, :161:33, :163:{21,40}, :164:{21,40}, :165:{21,40}, :382:38, :383:41, :427:20]
  wire              _GEN_2 = if_buffer_out_q_io_deq_ready & _if_buffer_out_q_io_deq_valid;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:134:45, src/main/scala/chisel3/util/Decoupled.scala:51:35, :362:21]
  wire              _GEN_3 = io_ctl_if_kill | if_reg_killed;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:145:31, :188:28]
  wire              _dec_op2_data_T_16 = io_ctl_op2_sel == 3'h0;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:250:32]
  wire              _dec_rs2_data_T = exe_reg_wbaddr == dec_reg_inst[24:20];	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:72:39, :79:35, :211:35, :280:45]
  wire              _dec_rs2_data_T_4 = mem_reg_wbaddr == dec_reg_inst[24:20];	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:72:39, :100:35, :211:35, :281:45]
  wire              _dec_rs2_data_T_8 = wb_reg_wbaddr == dec_reg_inst[24:20];	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:72:39, :115:35, :211:35, :282:45]
  wire              _GEN_4 = ~io_ctl_dec_stall & ~io_ctl_full_stall;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:134:{27,48}, :186:33]
  wire              _GEN_5 = io_ctl_dec_stall & ~io_ctl_full_stall | io_ctl_pipeline_kill;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:134:48, :303:{28,51}]
  wire              _GEN_6 = _GEN_5 | ~_GEN_4;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:73:39, :78:39, :182:4, :186:33, :187:4, :303:51, :304:4, :317:4]
  wire              _GEN_7 = io_ctl_pipeline_kill | io_ctl_full_stall;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:97:35, :395:4, :403:4]
  wire [7:0][31:0]  _GEN_8 = {{32'h0}, {32'h0}, {{{12{dec_reg_inst[31]}}, dec_reg_inst[19:12], dec_reg_inst[20], dec_reg_inst[30:21], 1'h0}}, {{dec_reg_inst[31:12], 12'h0}}, {{{20{dec_reg_inst[31]}}, dec_reg_inst[7], dec_reg_inst[30:25], dec_reg_inst[11:8], 1'h0}}, {{{20{dec_reg_inst[31]}}, dec_reg_inst[31:25], dec_reg_inst[11:7]}}, {{{20{dec_reg_inst[31]}}, dec_reg_inst[31:20]}}, {_regfile_io_rs2_data}};	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:72:39, :212:35, :216:24, :233:33, :234:37, :235:{37,55,72,94}, :236:33, :237:{55,76,94}, :242:{29,34,47}, :243:{29,34,47}, :244:29, :245:29, :246:29, :250:32, :251:32, :252:32, :253:32, :254:32, :255:32, src/main/scala/chisel3/util/Mux.scala:126:16]
  always @(posedge clock) begin	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:52:7]
    if (reset) begin	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:52:7]
      if_reg_pc <= 32'h10000;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:68:39]
      dec_reg_valid <= 1'h0;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:71:39]
      dec_reg_inst <= 32'h4033;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:72:39]
      dec_reg_pc <= 32'h0;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:73:39]
      exe_reg_valid <= 1'h0;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:76:39]
      exe_reg_inst <= 32'h4033;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:77:39]
      exe_reg_pc <= 32'h0;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:78:39]
      exe_reg_ctrl_br_type <= 4'h0;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:85:39]
      exe_reg_ctrl_rf_wen <= 1'h0;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:89:39]
      exe_reg_ctrl_mem_val <= 1'h0;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:90:39]
      exe_reg_ctrl_mem_fcn <= 1'h0;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:91:39]
      exe_reg_ctrl_mem_typ <= 3'h0;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:92:39]
      exe_reg_ctrl_csr_cmd <= 3'h0;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:93:39]
      mem_reg_valid <= 1'h0;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:96:39]
      mem_reg_ctrl_rf_wen <= 1'h0;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:106:39]
      mem_reg_ctrl_mem_val <= 1'h0;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:107:39]
      mem_reg_ctrl_mem_fcn <= 1'h0;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:108:39]
      mem_reg_ctrl_mem_typ <= 3'h0;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:109:39]
      mem_reg_ctrl_csr_cmd <= 3'h0;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:111:39]
      wb_reg_valid <= 1'h0;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:114:39]
      wb_reg_ctrl_rf_wen <= 1'h0;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:117:39]
      if_reg_killed <= 1'h0;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:145:31]
      reg_interrupt_handled <= 1'h0;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:447:39]
    end
    else begin	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:52:7]
      if (~(_if_buffer_out_q_io_enq_ready & io_imem_resp_valid & ~if_reg_killed | io_ctl_if_kill | io_ctl_pipeline_kill) | io_ctl_fencei & _if_pc_next_T & ~io_ctl_dec_stall & ~io_ctl_full_stall & ~io_ctl_pipeline_kill) begin	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:68:39, :134:{27,48}, :145:31, :156:{29,32,48,66}, :157:4, :158:17, :163:40, :169:{24,54}, :170:{28,50,53}, src/main/scala/chisel3/util/Decoupled.scala:51:35, :362:21]
      end
      else	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:68:39, :157:4, :158:17]
        if_reg_pc <= _GEN_1[io_ctl_exe_pc_sel];	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:68:39, :163:{21,40}, :164:{21,40}, :165:{21,40}]
      dec_reg_valid <= ~io_ctl_pipeline_kill & (_GEN_4 ? ~_GEN_3 & _if_buffer_out_q_io_deq_valid : dec_reg_valid);	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:71:39, :182:4, :183:21, :186:33, :187:4, :188:28, :189:7, :190:24, :194:7, src/main/scala/chisel3/util/Decoupled.scala:362:21]
      if (io_ctl_pipeline_kill) begin	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:54:15]
        dec_reg_inst <= 32'h4033;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:72:39]
        mem_reg_ctrl_csr_cmd <= 3'h0;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:111:39]
      end
      else begin	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:54:15]
        if (_GEN_4)	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:186:33]
          dec_reg_inst <= _GEN_3 | ~_if_buffer_out_q_io_deq_valid ? 32'h4033 : _if_buffer_out_q_io_deq_bits_data;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:72:39, :188:28, :189:7, :191:23, :194:7, src/main/scala/chisel3/util/Decoupled.scala:362:21]
        if (io_ctl_full_stall) begin	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:54:15]
        end
        else	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:54:15]
          mem_reg_ctrl_csr_cmd <= exe_reg_ctrl_csr_cmd;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:93:39, :111:39]
      end
      if (io_ctl_pipeline_kill | ~_GEN_4) begin	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:73:39, :182:4, :186:33, :187:4]
      end
      else	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:73:39, :182:4, :187:4]
        dec_reg_pc <= _if_pc_buffer_out_q_io_deq_bits;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:73:39, src/main/scala/chisel3/util/Decoupled.scala:362:21]
      exe_reg_valid <= ~_GEN_5 & (_GEN_4 ? ~io_ctl_dec_kill & dec_reg_valid : exe_reg_valid);	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:71:39, :76:39, :186:33, :303:51, :304:4, :307:29, :317:4, :330:7, :331:32, :342:32]
      if (_GEN_5) begin	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:303:51]
        exe_reg_inst <= 32'h4033;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:77:39]
        exe_reg_ctrl_br_type <= 4'h0;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:85:39]
        exe_reg_ctrl_csr_cmd <= 3'h0;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:93:39]
      end
      else if (_GEN_4) begin	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:186:33]
        exe_reg_inst <= io_ctl_dec_kill ? 32'h4033 : dec_reg_inst;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:72:39, :77:39, :330:7, :332:32, :343:32]
        exe_reg_ctrl_br_type <= io_ctl_dec_kill ? 4'h0 : io_ctl_br_type;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:85:39, :330:7, :338:32, :350:32]
        exe_reg_ctrl_csr_cmd <= io_ctl_dec_kill ? 3'h0 : io_ctl_csr_cmd;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:93:39, :330:7, :337:32, :349:32]
      end
      if (_GEN_6) begin	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:78:39, :304:4, :317:4]
      end
      else	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:78:39, :304:4, :317:4]
        exe_reg_pc <= dec_reg_pc;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:73:39, :78:39]
      exe_reg_ctrl_rf_wen <= ~_GEN_5 & (_GEN_4 ? ~io_ctl_dec_kill & io_ctl_rf_wen : exe_reg_ctrl_rf_wen);	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:89:39, :186:33, :303:51, :304:4, :307:29, :310:29, :317:4, :330:7, :331:32, :334:32, :342:32, :345:32]
      exe_reg_ctrl_mem_val <= ~_GEN_5 & (_GEN_4 ? ~io_ctl_dec_kill & io_ctl_mem_val : exe_reg_ctrl_mem_val);	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:90:39, :186:33, :303:51, :304:4, :307:29, :311:29, :317:4, :330:7, :331:32, :335:32, :342:32, :346:32]
      exe_reg_ctrl_mem_fcn <= ~_GEN_5 & (_GEN_4 ? ~io_ctl_dec_kill & io_ctl_mem_fcn[0] : exe_reg_ctrl_mem_fcn);	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:91:39, :186:33, :303:51, :304:4, :307:29, :312:29, :317:4, :330:7, :331:32, :336:32, :342:32, :347:32]
      if (_GEN_5 | ~_GEN_4 | io_ctl_dec_kill) begin	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:73:39, :92:39, :182:4, :186:33, :187:4, :303:51, :304:4, :317:4, :330:7]
      end
      else	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:92:39, :304:4, :317:4, :330:7]
        exe_reg_ctrl_mem_typ <= io_ctl_mem_typ;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:92:39]
      mem_reg_valid <= ~io_ctl_pipeline_kill & (io_ctl_full_stall ? mem_reg_valid : exe_reg_valid);	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:76:39, :96:39, :182:4, :183:21, :187:4, :395:4, :396:29, :403:4, :404:29]
      mem_reg_ctrl_rf_wen <= ~io_ctl_pipeline_kill & (io_ctl_full_stall ? mem_reg_ctrl_rf_wen : exe_reg_ctrl_rf_wen);	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:89:39, :106:39, :182:4, :183:21, :187:4, :395:4, :398:29, :403:4, :414:29]
      mem_reg_ctrl_mem_val <= ~io_ctl_pipeline_kill & (io_ctl_full_stall ? mem_reg_ctrl_mem_val : exe_reg_ctrl_mem_val);	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:90:39, :107:39, :182:4, :183:21, :187:4, :395:4, :399:29, :403:4, :415:29]
      if (_GEN_7) begin	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:97:35, :109:39, :395:4, :403:4]
      end
      else begin	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:109:39, :395:4, :403:4]
        mem_reg_ctrl_mem_fcn <= exe_reg_ctrl_mem_fcn;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:91:39, :108:39]
        mem_reg_ctrl_mem_typ <= exe_reg_ctrl_mem_typ;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:92:39, :109:39]
      end
      wb_reg_valid <= ~io_ctl_full_stall & mem_reg_valid & ~io_ctl_mem_exception & ~interrupt_edge;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:96:39, :114:39, :134:48, :448:42, :484:4, :485:{28,45,48,70,73}, :492:28]
      wb_reg_ctrl_rf_wen <= ~io_ctl_full_stall & ~(io_ctl_mem_exception | interrupt_edge) & mem_reg_ctrl_rf_wen;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:106:39, :117:39, :134:48, :448:42, :484:4, :488:{28,34,56}, :493:28]
      if_reg_killed <= ~(if_reg_killed & _GEN_2) & ((io_ctl_pipeline_kill | io_ctl_if_kill) & ~_GEN_2 | if_reg_killed);	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:145:31, :146:{32,51,54}, :147:4, :148:21, :150:24, :151:4, :152:21, src/main/scala/chisel3/util/Decoupled.scala:51:35]
      reg_interrupt_handled <= _csr_io_interrupt;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:427:20, :447:39]
    end
    if (_GEN_5)	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:303:51]
      exe_reg_wbaddr <= 5'h0;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:52:7, :79:35]
    else if (_GEN_4)	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:186:33]
      exe_reg_wbaddr <= io_ctl_dec_kill ? 5'h0 : dec_reg_inst[11:7];	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:52:7, :72:39, :79:35, :212:35, :330:7, :333:32, :344:32]
    if (_GEN_6) begin	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:78:39, :88:35, :304:4, :317:4]
    end
    else begin	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:88:35, :304:4, :317:4]
      exe_reg_rs1_addr <= dec_reg_inst[19:15];	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:72:39, :80:35, :210:35]
      exe_reg_rs2_addr <= dec_reg_inst[24:20];	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:72:39, :81:35, :211:35]
      if (io_ctl_op1_sel == 2'h2)	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:272:45]
        exe_reg_op1_data <= {27'h0, dec_reg_inst[19:15]};	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:72:39, :82:35, :210:35, :239:19]
      else if (io_ctl_op1_sel == 2'h1)	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:273:45]
        exe_reg_op1_data <= dec_reg_pc;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:73:39, :82:35]
      else if (exe_reg_wbaddr == dec_reg_inst[19:15] & (|(dec_reg_inst[19:15])) & exe_reg_ctrl_rf_wen)	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:72:39, :79:35, :89:39, :210:35, :274:{45,63,80,89}]
        exe_reg_op1_data <= exe_alu_out;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:82:35, src/main/scala/chisel3/util/Mux.scala:126:16]
      else	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:274:{63,89}]
        exe_reg_op1_data <= mem_reg_wbaddr == dec_reg_inst[19:15] & (|(dec_reg_inst[19:15])) & mem_reg_ctrl_rf_wen ? mem_wbdata : wb_reg_wbaddr == dec_reg_inst[19:15] & (|(dec_reg_inst[19:15])) & wb_reg_ctrl_rf_wen ? wb_reg_wbdata : _regfile_io_rs1_data;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:72:39, :82:35, :100:35, :106:39, :115:35, :116:35, :117:39, :210:35, :216:24, :274:80, :275:{45,63,89}, :276:{45,63,89}, src/main/scala/chisel3/util/Mux.scala:126:16]
      if (_dec_rs2_data_T & (|(dec_reg_inst[24:20])) & exe_reg_ctrl_rf_wen & _dec_op2_data_T_16)	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:72:39, :89:39, :211:35, :250:32, :280:{45,63,80,89,112}]
        exe_reg_op2_data <= exe_alu_out;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:83:35, src/main/scala/chisel3/util/Mux.scala:126:16]
      else	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:280:{63,89,112}]
        exe_reg_op2_data <= _dec_rs2_data_T_4 & (|(dec_reg_inst[24:20])) & mem_reg_ctrl_rf_wen & _dec_op2_data_T_16 ? mem_wbdata : _dec_rs2_data_T_8 & (|(dec_reg_inst[24:20])) & wb_reg_ctrl_rf_wen & _dec_op2_data_T_16 ? wb_reg_wbdata : _GEN_8[io_ctl_op2_sel];	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:72:39, :83:35, :106:39, :116:35, :117:39, :211:35, :250:32, :251:32, :252:32, :253:32, :254:32, :255:32, :280:80, :281:{45,63,89,112}, :282:{45,63,89,112}, src/main/scala/chisel3/util/Mux.scala:126:16]
      exe_reg_rs2_data <= _dec_rs2_data_T & (|(dec_reg_inst[24:20])) & exe_reg_ctrl_rf_wen ? exe_alu_out : _dec_rs2_data_T_4 & (|(dec_reg_inst[24:20])) & mem_reg_ctrl_rf_wen ? mem_wbdata : _dec_rs2_data_T_8 & (|(dec_reg_inst[24:20])) & wb_reg_ctrl_rf_wen ? wb_reg_wbdata : _regfile_io_rs2_data;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:72:39, :84:35, :89:39, :106:39, :116:35, :117:39, :211:35, :216:24, :280:{45,80}, :281:45, :282:45, :286:{63,89}, :287:{63,89}, :288:{63,89}, src/main/scala/chisel3/util/Mux.scala:126:16]
      exe_reg_ctrl_alu_fun <= io_ctl_alu_fun;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:87:35]
      exe_reg_ctrl_wb_sel <= io_ctl_wb_sel;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:88:35]
    end
    if (_GEN_7) begin	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:97:35, :110:35, :395:4, :403:4]
    end
    else begin	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:110:35, :395:4, :403:4]
      mem_reg_pc <= exe_reg_pc;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:78:39, :97:35]
      mem_reg_alu_out <= exe_reg_ctrl_wb_sel == 2'h2 ? exe_reg_pc + 32'h4 : exe_alu_out;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:78:39, :88:35, :99:35, :392:38, :407:{35,57}, src/main/scala/chisel3/util/Mux.scala:126:16]
      mem_reg_wbaddr <= exe_reg_wbaddr;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:79:35, :100:35]
      mem_reg_rs1_addr <= exe_reg_rs1_addr;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:80:35, :101:35]
      mem_reg_rs2_addr <= exe_reg_rs2_addr;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:81:35, :102:35]
      mem_reg_op1_data <= exe_reg_op1_data;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:82:35, :103:35]
      mem_reg_op2_data <= exe_reg_op2_data;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:83:35, :104:35]
      mem_reg_rs2_data <= exe_reg_rs2_data;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:84:35, :105:35]
      mem_reg_ctrl_wb_sel <= exe_reg_ctrl_wb_sel;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:88:35, :110:35]
    end
    if (io_ctl_full_stall) begin	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:54:15]
    end
    else begin	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:54:15]
      wb_reg_wbaddr <= mem_reg_wbaddr;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:100:35, :115:35]
      wb_reg_wbdata <= mem_wbdata;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:116:35, src/main/scala/chisel3/util/Mux.scala:126:16]
    end
    mem_tval_inst_ma_REG <= _mem_tval_inst_ma_T ? _exe_brjmp_target_T : exe_jump_reg_target;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:164:40, :382:38, :383:41, :390:{31,35}]
    csr_io_tval_REG <= exe_reg_inst;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:77:39, :440:91]
    wb_reg_inst <= mem_reg_inst;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:98:35, :518:29]
    REG <= mem_reg_pc;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:97:35, :523:14]
    REG_1 <= mem_reg_rs1_addr;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:101:35, :527:14]
    REG_2 <= mem_reg_op1_data;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:103:35, :528:14]
    REG_3 <= mem_reg_rs2_addr;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:102:35, :529:14]
    REG_4 <= mem_reg_op2_data;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:104:35, :530:14]
    if (io_ctl_pipeline_kill)	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:52:7]
      mem_reg_inst <= 32'h4033;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:98:35]
    else if (io_ctl_full_stall) begin	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:54:15]
    end
    else	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:54:15]
      mem_reg_inst <= exe_reg_inst;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:77:39, :98:35]
  end // always @(posedge)
  





































































  Queue1_MemResp if_buffer_out_q (	// @[src/main/scala/chisel3/util/Decoupled.scala:362:21]
    .clock            (clock),
    .reset            (reset),
    .io_enq_ready     (_if_buffer_out_q_io_enq_ready),
    .io_enq_valid     (io_imem_resp_valid),
    .io_enq_bits_data (io_imem_resp_bits_data),
    .io_deq_ready     (if_buffer_out_q_io_deq_ready),	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:134:45]
    .io_deq_valid     (_if_buffer_out_q_io_deq_valid),
    .io_deq_bits_data (_if_buffer_out_q_io_deq_bits_data)
  );	// @[src/main/scala/chisel3/util/Decoupled.scala:362:21]
  Queue1_UInt32 if_pc_buffer_out_q (	// @[src/main/scala/chisel3/util/Decoupled.scala:362:21]
    .clock        (clock),
    .reset        (reset),
    .io_enq_valid (io_imem_resp_valid),
    .io_enq_bits  (if_reg_pc),	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:68:39]
    .io_deq_ready (if_buffer_out_q_io_deq_ready),	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:134:45]
    .io_deq_bits  (_if_pc_buffer_out_q_io_deq_bits)
  );	// @[src/main/scala/chisel3/util/Decoupled.scala:362:21]
  RegisterFile regfile (	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:216:24]
    .clock       (clock),
    .io_rs1_addr (dec_reg_inst[19:15]),	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:72:39, :210:35]
    .io_rs1_data (_regfile_io_rs1_data),
    .io_rs2_addr (dec_reg_inst[24:20]),	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:72:39, :211:35]
    .io_rs2_data (_regfile_io_rs2_data),
    .io_waddr    (wb_reg_wbaddr),	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:115:35]
    .io_wdata    (wb_reg_wbdata),	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:116:35]
    .io_wen      (wb_reg_ctrl_rf_wen)	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:117:39]
  );	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:216:24]
  CSRFile csr (	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:427:20]
    .clock               (clock),
    .reset               (reset),
    .io_ungated_clock    (clock),
    .io_interrupts_debug (io_interrupt_debug),
    .io_interrupts_mtip  (io_interrupt_mtip),
    .io_interrupts_msip  (io_interrupt_msip),
    .io_interrupts_meip  (io_interrupt_meip),
    .io_hartid           (io_hartid),
    .io_rw_addr          (mem_reg_inst[31:20]),	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:98:35, :430:36]
    .io_rw_cmd           (mem_reg_ctrl_csr_cmd),	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:111:39]
    .io_rw_rdata         (_csr_io_rw_rdata),
    .io_rw_wdata         (mem_reg_alu_out),	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:99:35]
    .io_eret             (io_dat_csr_eret),
    .io_evec             (_csr_io_evec),
    .io_exception        (io_ctl_mem_exception),
    .io_retire           (wb_reg_valid),	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:114:39]
    .io_cause            (io_ctl_mem_exception ? io_ctl_mem_exception_cause : _csr_io_interrupt_cause),	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:427:20, :453:23]
    .io_pc               (mem_reg_pc),	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:97:35]
    .io_tval             (io_ctl_mem_exception_cause == 32'h2 ? csr_io_tval_REG : io_ctl_mem_exception_cause == 32'h0 ? mem_tval_inst_ma_REG : io_ctl_mem_exception_cause == 32'h6 | io_ctl_mem_exception_cause == 32'h4 ? mem_reg_alu_out : 32'h0),	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:99:35, :390:31, :440:{47,91}, :441:47, :442:47, :443:47, src/main/scala/chisel3/util/Mux.scala:126:16]
    .io_time             (_csr_io_time),
    .io_interrupt        (_csr_io_interrupt),
    .io_interrupt_cause  (_csr_io_interrupt_cause)
  );	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:427:20]
  assign io_imem_req_valid = _if_buffer_out_q_io_enq_ready;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:52:7, src/main/scala/chisel3/util/Decoupled.scala:362:21]
  assign io_imem_req_bits_addr = if_reg_pc;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:52:7, :68:39]
  assign io_dmem_req_valid = mem_reg_ctrl_mem_val & ~io_dat_mem_data_misaligned_0;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:52:7, :107:39, :467:93, :512:{50,53}]
  assign io_dmem_req_bits_addr = mem_reg_alu_out;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:52:7, :99:35]
  assign io_dmem_req_bits_data = mem_reg_rs2_data;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:52:7, :105:35]
  assign io_dmem_req_bits_fcn = mem_reg_ctrl_mem_fcn;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:52:7, :108:39]
  assign io_dmem_req_bits_typ = mem_reg_ctrl_mem_typ;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:52:7, :109:39]
  assign io_dat_dec_inst = dec_reg_inst;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:52:7, :72:39]
  assign io_dat_dec_valid = dec_reg_valid;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:52:7, :71:39]
  assign io_dat_exe_br_eq = exe_reg_op1_data == exe_reg_rs2_data;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:52:7, :82:35, :84:35, :504:43]
  assign io_dat_exe_br_lt = $signed(exe_reg_op1_data) < $signed(exe_reg_rs2_data);	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:52:7, :82:35, :84:35, :505:50]
  assign io_dat_exe_br_ltu = exe_reg_op1_data < exe_reg_rs2_data;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:52:7, :82:35, :84:35, :506:50]
  assign io_dat_exe_br_type = exe_reg_ctrl_br_type;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:52:7, :85:39]
  assign io_dat_exe_inst_misaligned = (|(_exe_brjmp_target_T[1:0])) & _mem_tval_inst_ma_T | _exe_adder_out_T[1] & _io_dat_exe_inst_misaligned_T_6;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:52:7, :164:40, :165:40, :362:37, :382:38, :388:{51,58,65,100}, :389:{54,65}]
  assign io_dat_mem_ctrl_dmem_val = mem_reg_ctrl_mem_val;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:52:7, :107:39]
  assign io_dat_mem_data_misaligned = io_dat_mem_data_misaligned_0;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:52:7, :467:93]
  assign io_dat_mem_store = mem_reg_ctrl_mem_fcn;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:52:7, :108:39]
  assign io_dat_csr_interrupt = interrupt_edge;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:52:7, :448:42]
endmodule



// End of: /home/ubuntu/DatPath.sv
////////////////////////////////////////////////////////////////
////////////////////////////////////////////////////////////////
// Start of: /home/ubuntu/Queue1_MemResp.sv

// Generated by CIRCT firtool-1.75.0

// Include register initializers in init blocks unless synthesis is set

  









// Standard header to adapt well known macros for register randomization.

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.




// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.




// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.




// Define INIT_RANDOM_PROLOG_ for use in our modules below.











module Queue1_MemResp(	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
  input         clock,	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
  input         reset,	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
  output        io_enq_ready,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  input         io_enq_valid,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  input  [31:0] io_enq_bits_data,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  input         io_deq_ready,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  output        io_deq_valid,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  output [31:0] io_deq_bits_data	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
);

  reg  [31:0] ram_data;	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
  reg         full;	// @[src/main/scala/chisel3/util/Decoupled.scala:259:27]
  wire        io_deq_valid_0 = io_enq_valid | full;	// @[src/main/scala/chisel3/util/Decoupled.scala:259:27, :285:16, :297:{24,39}]
  wire        do_enq = ~(~full & io_deq_ready) & ~full & io_enq_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :261:28, :263:27, :286:19, :298:17, :301:{26,35}]
  always @(posedge clock) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
    if (do_enq)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, :263:27, :298:17, :301:{26,35}]
      ram_data <= io_enq_bits_data;	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
    if (reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      full <= 1'h0;	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27]
    else if (~(do_enq == (full & io_deq_ready & io_deq_valid_0)))	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :263:27, :264:27, :276:{15,27}, :277:16, :285:16, :297:{24,39}, :298:17, :300:14, :301:{26,35}]
      full <= do_enq;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :263:27, :298:17, :301:{26,35}]
  end // always @(posedge)
  




















  assign io_enq_ready = ~full;	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27, :286:19]
  assign io_deq_valid = io_deq_valid_0;	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :285:16, :297:{24,39}]
  assign io_deq_bits_data = full ? ram_data : io_enq_bits_data;	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91, :259:27, :293:17, :298:17, :299:19]
endmodule



// End of: /home/ubuntu/Queue1_MemResp.sv
////////////////////////////////////////////////////////////////
////////////////////////////////////////////////////////////////
// Start of: /home/ubuntu/Queue1_UInt32.sv

// Generated by CIRCT firtool-1.75.0

// Include register initializers in init blocks unless synthesis is set

  









// Standard header to adapt well known macros for register randomization.

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.




// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.




// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.




// Define INIT_RANDOM_PROLOG_ for use in our modules below.











module Queue1_UInt32(	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
  input         clock,	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
  input         reset,	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
  input         io_enq_valid,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  input  [31:0] io_enq_bits,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  input         io_deq_ready,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  output [31:0] io_deq_bits	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
);

  reg  [31:0] ram;	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
  reg         full;	// @[src/main/scala/chisel3/util/Decoupled.scala:259:27]
  wire        do_enq = ~(~full & io_deq_ready) & ~full & io_enq_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :261:28, :263:27, :286:19, :298:17, :301:{26,35}]
  always @(posedge clock) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
    if (do_enq)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, :263:27, :298:17, :301:{26,35}]
      ram <= io_enq_bits;	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
    if (reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      full <= 1'h0;	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27]
    else if (~(do_enq == (full & io_deq_ready & (io_enq_valid | full))))	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :263:27, :264:27, :276:{15,27}, :277:16, :285:16, :297:{24,39}, :298:17, :300:14, :301:{26,35}]
      full <= do_enq;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :263:27, :298:17, :301:{26,35}]
  end // always @(posedge)
  




















  assign io_deq_bits = full ? ram : io_enq_bits;	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91, :259:27, :293:17, :298:17, :299:19]
endmodule



// End of: /home/ubuntu/Queue1_UInt32.sv
////////////////////////////////////////////////////////////////
////////////////////////////////////////////////////////////////
// Start of: /home/ubuntu/RegisterFile.sv

// Generated by CIRCT firtool-1.75.0

// Include rmemory initializers in init blocks unless synthesis is set

  









// Standard header to adapt well known macros for register randomization.

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.




// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.




// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.




// Define INIT_RANDOM_PROLOG_ for use in our modules below.











module RegisterFile(	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/regfile.scala:31:7]
  input         clock,	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/regfile.scala:31:7]
  input  [4:0]  io_rs1_addr,	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/regfile.scala:33:15]
  output [31:0] io_rs1_data,	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/regfile.scala:33:15]
  input  [4:0]  io_rs2_addr,	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/regfile.scala:33:15]
  output [31:0] io_rs2_data,	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/regfile.scala:33:15]
  input  [4:0]  io_waddr,	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/regfile.scala:33:15]
  input  [31:0] io_wdata,	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/regfile.scala:33:15]
  input         io_wen	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/regfile.scala:33:15]
);

  wire [31:0] _regfile_ext_R0_data;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/regfile.scala:35:21]
  wire [31:0] _regfile_ext_R1_data;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/regfile.scala:35:21]
  regfile_32x32 regfile_ext (	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/regfile.scala:35:21]
    .R0_addr (io_rs2_addr),
    .R0_en   (1'h1),	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/regfile.scala:31:7]
    .R0_clk  (clock),
    .R0_data (_regfile_ext_R0_data),
    .R1_addr (io_rs1_addr),
    .R1_en   (1'h1),	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/regfile.scala:31:7]
    .R1_clk  (clock),
    .R1_data (_regfile_ext_R1_data),
    .W0_addr (io_waddr),
    .W0_en   (io_wen & (|io_waddr)),	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/regfile.scala:37:{17,30}]
    .W0_clk  (clock),
    .W0_data (io_wdata)
  );	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/regfile.scala:35:21]
  assign io_rs1_data = (|io_rs1_addr) ? _regfile_ext_R1_data : 32'h0;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/regfile.scala:31:7, :35:21, :47:{22,36}]
  assign io_rs2_data = (|io_rs2_addr) ? _regfile_ext_R0_data : 32'h0;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/regfile.scala:31:7, :35:21, :48:{22,36}]
endmodule



// End of: /home/ubuntu/RegisterFile.sv
////////////////////////////////////////////////////////////////
////////////////////////////////////////////////////////////////
// Start of: /home/ubuntu/regfile_32x32.sv

// Generated by CIRCT firtool-1.75.0
// VCS coverage exclude_file
module regfile_32x32(	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/regfile.scala:35:21]
  input  [4:0]  R0_addr,
  input         R0_en,
  input         R0_clk,
  output [31:0] R0_data,
  input  [4:0]  R1_addr,
  input         R1_en,
  input         R1_clk,
  output [31:0] R1_data,
  input  [4:0]  W0_addr,
  input         W0_en,
  input         W0_clk,
  input  [31:0] W0_data
);

  reg [31:0] Memory[0:31];	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/regfile.scala:35:21]
  always @(posedge W0_clk) begin	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/regfile.scala:35:21]
    if (W0_en & 1'h1)	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/regfile.scala:35:21]
      Memory[W0_addr] <= W0_data;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/regfile.scala:35:21]
  end // always @(posedge)
  











  assign R0_data = R0_en ? Memory[R0_addr] : 32'bx;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/regfile.scala:35:21]
  assign R1_data = R1_en ? Memory[R1_addr] : 32'bx;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/regfile.scala:35:21]
endmodule



// End of: /home/ubuntu/regfile_32x32.sv
////////////////////////////////////////////////////////////////
