Reading resource constraints from BULB_resources/r/fpga_4Mul

Available resources:
RES00:		And, Or, Add, Cmp, Other, Shift, Sub, 
RES01:		And, Or, Add, Cmp, Other, Shift, Sub, 
RES02:		And, Or, Add, Cmp, Other, Shift, Sub, 
RES03:		And, Or, Add, Cmp, Other, Shift, Sub, 
RES04:		And, Or, Add, Cmp, Other, Shift, Sub, 
RES05:		And, Or, Add, Cmp, Other, Shift, Sub, 
RES06:		And, Or, Add, Cmp, Other, Shift, Sub, 
RES07:		And, Or, Add, Cmp, Other, Shift, Sub, 
RES08:		And, Or, Add, Cmp, Other, Shift, Sub, 
RES09:		And, Or, Add, Cmp, Other, Shift, Sub, 
RES10:		And, Or, Add, Cmp, Other, Shift, Sub, 
RES11:		And, Or, Add, Cmp, Other, Shift, Sub, 
RES12:		And, Or, Add, Cmp, Other, Shift, Sub, 
RES13:		And, Or, Add, Cmp, Other, Shift, Sub, 
RES14:		And, Or, Add, Cmp, Other, Shift, Sub, 
RES15:		And, Or, Add, Cmp, Other, Shift, Sub, 
RES16:		And, Or, Add, Cmp, Other, Shift, Sub, 
RES17:		And, Or, Add, Cmp, Other, Shift, Sub, 
RES18:		And, Or, Add, Cmp, Other, Shift, Sub, 
RES19:		And, Or, Add, Cmp, Other, Shift, Sub, 
RES20:		And, Or, Add, Cmp, Other, Shift, Sub, 
RES21:		And, Or, Add, Cmp, Other, Shift, Sub, 
RES22:		And, Or, Add, Cmp, Other, Shift, Sub, 
RES23:		And, Or, Add, Cmp, Other, Shift, Sub, 
RES24:		And, Or, Add, Cmp, Other, Shift, Sub, 
RES25:		And, Or, Add, Cmp, Other, Shift, Sub, 
RES26:		And, Or, Add, Cmp, Other, Shift, Sub, 
RES27:		And, Or, Add, Cmp, Other, Shift, Sub, 
RES28:		And, Or, Add, Cmp, Other, Shift, Sub, 
RES29:		And, Or, Add, Cmp, Other, Shift, Sub, 
RES30:		And, Or, Add, Cmp, Other, Shift, Sub, 
RES31:		And, Or, Add, Cmp, Other, Shift, Sub, 
RES32:		And, Or, Add, Cmp, Other, Shift, Sub, 
RES33:		And, Or, Add, Cmp, Other, Shift, Sub, 
RES34:		And, Or, Add, Cmp, Other, Shift, Sub, 
RES35:		And, Or, Add, Cmp, Other, Shift, Sub, 
RES36:		And, Or, Add, Cmp, Other, Shift, Sub, 
RES37:		And, Or, Add, Cmp, Other, Shift, Sub, 
RES38:		And, Or, Add, Cmp, Other, Shift, Sub, 
RES39:		And, Or, Add, Cmp, Other, Shift, Sub, 
RES40:		And, Or, Add, Cmp, Other, Shift, Sub, 
RES41:		And, Or, Add, Cmp, Other, Shift, Sub, 
RES42:		And, Or, Add, Cmp, Other, Shift, Sub, 
RES43:		And, Or, Add, Cmp, Other, Shift, Sub, 
RES44:		And, Or, Add, Cmp, Other, Shift, Sub, 
RES45:		And, Or, Add, Cmp, Other, Shift, Sub, 
RES46:		And, Or, Add, Cmp, Other, Shift, Sub, 
RES47:		And, Or, Add, Cmp, Other, Shift, Sub, 
RES48:		And, Or, Add, Cmp, Other, Shift, Sub, 
RES49:		And, Or, Add, Cmp, Other, Shift, Sub, 
RES50:		Mem, 
RES51:		Mem, 
RES52:		Mul, Div, 
RES53:		Mul, Div, 
RES54:		Mul, Div, 
RES55:		Mul, Div, 

Available operations:
Mem:		RES50, RES51, 
Add:		RES00, RES01, RES02, RES03, RES04, RES05, RES06, RES07, RES08, RES09, RES10, RES11, RES12, RES13, RES14, RES15, RES16, RES17, RES18, RES19, RES20, RES21, RES22, RES23, RES24, RES25, RES26, RES27, RES28, RES29, RES30, RES31, RES32, RES33, RES34, RES35, RES36, RES37, RES38, RES39, RES40, RES41, RES42, RES43, RES44, RES45, RES46, RES47, RES48, RES49, 
Sub:		RES00, RES01, RES02, RES03, RES04, RES05, RES06, RES07, RES08, RES09, RES10, RES11, RES12, RES13, RES14, RES15, RES16, RES17, RES18, RES19, RES20, RES21, RES22, RES23, RES24, RES25, RES26, RES27, RES28, RES29, RES30, RES31, RES32, RES33, RES34, RES35, RES36, RES37, RES38, RES39, RES40, RES41, RES42, RES43, RES44, RES45, RES46, RES47, RES48, RES49, 
Mul:		RES52, RES53, RES54, RES55, 
Div:		RES52, RES53, RES54, RES55, 
Shift:		RES00, RES01, RES02, RES03, RES04, RES05, RES06, RES07, RES08, RES09, RES10, RES11, RES12, RES13, RES14, RES15, RES16, RES17, RES18, RES19, RES20, RES21, RES22, RES23, RES24, RES25, RES26, RES27, RES28, RES29, RES30, RES31, RES32, RES33, RES34, RES35, RES36, RES37, RES38, RES39, RES40, RES41, RES42, RES43, RES44, RES45, RES46, RES47, RES48, RES49, 
And:		RES00, RES01, RES02, RES03, RES04, RES05, RES06, RES07, RES08, RES09, RES10, RES11, RES12, RES13, RES14, RES15, RES16, RES17, RES18, RES19, RES20, RES21, RES22, RES23, RES24, RES25, RES26, RES27, RES28, RES29, RES30, RES31, RES32, RES33, RES34, RES35, RES36, RES37, RES38, RES39, RES40, RES41, RES42, RES43, RES44, RES45, RES46, RES47, RES48, RES49, 
Or:		RES00, RES01, RES02, RES03, RES04, RES05, RES06, RES07, RES08, RES09, RES10, RES11, RES12, RES13, RES14, RES15, RES16, RES17, RES18, RES19, RES20, RES21, RES22, RES23, RES24, RES25, RES26, RES27, RES28, RES29, RES30, RES31, RES32, RES33, RES34, RES35, RES36, RES37, RES38, RES39, RES40, RES41, RES42, RES43, RES44, RES45, RES46, RES47, RES48, RES49, 
Cmp:		RES00, RES01, RES02, RES03, RES04, RES05, RES06, RES07, RES08, RES09, RES10, RES11, RES12, RES13, RES14, RES15, RES16, RES17, RES18, RES19, RES20, RES21, RES22, RES23, RES24, RES25, RES26, RES27, RES28, RES29, RES30, RES31, RES32, RES33, RES34, RES35, RES36, RES37, RES38, RES39, RES40, RES41, RES42, RES43, RES44, RES45, RES46, RES47, RES48, RES49, 
Other:		RES00, RES01, RES02, RES03, RES04, RES05, RES06, RES07, RES08, RES09, RES10, RES11, RES12, RES13, RES14, RES15, RES16, RES17, RES18, RES19, RES20, RES21, RES22, RES23, RES24, RES25, RES26, RES27, RES28, RES29, RES30, RES31, RES32, RES33, RES34, RES35, RES36, RES37, RES38, RES39, RES40, RES41, RES42, RES43, RES44, RES45, RES46, RES47, RES48, RES49, 
Slack:		
A:		
B:		

PARSING INPUT GRAPH: graphs/SerpentEngine-makeWorkingKey-15-150.dot
Input graph:

n0 (And):
  successors
   n12--65:ISHL 	0
  predecessors
   n1--58:DMA_LOAD 	0

n1 (Mem):
  successors
   n0--62:IAND 	0
  predecessors
   n25--57:IADD 	0

n2 (Mem):
  successors
   n24--49:IAND 	0
  predecessors
   n3--44:IADD 	0

n3 (Add):
  successors
   n2--45:DMA_LOAD 	0

n4 (Or):
  successors
   n27--145:DMA_STORE 	0
  predecessors
   n5--133:IOR 	0
   n6--120:IOR 	0

n5 (Or):
  successors
   n4--143:IOR 	0
  predecessors
   n19--107:ISHL 	0
   n20--119:ISHL 	0

n6 (Or):
  successors
   n4--143:IOR 	0
  predecessors
   n14--142:IAND 	0
   n13--132:ISHL 	0

n7 (Mem):
  successors
   n14--142:IAND 	0
  predecessors
   n8--137:IADD 	0

n8 (Add):
  successors
   n7--138:DMA_LOAD 	0
  predecessors
   n18--79:IADD 	0

n30 (Or):
  successors
   n29--76:IOR 	0
  predecessors
   n34--52:ISHL 	0
   n33--40:ISHL 	0

n9 (And):
  successors
   n11--53:IOR 	0
  predecessors
   n10--71:DMA_LOAD 	0

n10 (Mem):
  successors
   n9--75:IAND 	0
  predecessors
   n23--70:IADD 	0

n32 (Cmp):
  predecessors
   n18--79:IADD 	0

n31 (And):
  successors
   n13--132:ISHL 	0
  predecessors
   n37--125:DMA_LOAD 	0

n12 (Shift):
  successors
   n11--53:IOR 	0
  predecessors
   n0--62:IAND 	0

n34 (Shift):
  successors
   n30--66:IOR 	0
  predecessors
   n24--49:IAND 	0

n11 (Or):
  successors
   n29--76:IOR 	0
  predecessors
   n9--75:IAND 	0
   n12--65:ISHL 	0

n33 (Shift):
  successors
   n30--66:IOR 	0
  predecessors
   n15--37:IAND 	0

n14 (And):
  successors
   n6--120:IOR 	0
  predecessors
   n7--138:DMA_LOAD 	0

n36 (Mem):
  predecessors
   n29--76:IOR 	0

n13 (Shift):
  successors
   n6--120:IOR 	0
  predecessors
   n31--129:IAND 	0

n35 (Add):
  predecessors
   n18--79:IADD 	0

n16 (Mem):
  successors
   n15--37:IAND 	0

n38 (Add):
  successors
   n37--125:DMA_LOAD 	0
  predecessors
   n18--79:IADD 	0

n15 (And):
  successors
   n33--40:ISHL 	0
  predecessors
   n16--33:DMA_LOAD 	0

n37 (Mem):
  successors
   n31--129:IAND 	0
  predecessors
   n38--124:IADD 	0

n18 (Add):
  successors
   n35--146:IADD 	0
   n38--124:IADD 	0
   n26--111:IADD 	0
   n17--100:DMA_LOAD 	0
   n8--137:IADD 	0
   n32--83:IFLE 	0

n17 (Mem):
  successors
   n39--104:IAND 	0
  predecessors
   n18--79:IADD 	0

n39 (And):
  successors
   n19--107:ISHL 	0
  predecessors
   n17--100:DMA_LOAD 	0

n19 (Shift):
  successors
   n5--133:IOR 	0
  predecessors
   n39--104:IAND 	0

n41 (Cmp):

n40 (Add):
  predecessors
   n28--22:IADD 	0

n21 (And):
  successors
   n20--119:ISHL 	0
  predecessors
   n22--112:DMA_LOAD 	0

n20 (Shift):
  successors
   n5--133:IOR 	0
  predecessors
   n21--116:IAND 	0

n23 (Add):
  successors
   n10--71:DMA_LOAD 	0

n22 (Mem):
  successors
   n21--116:IAND 	0
  predecessors
   n26--111:IADD 	0

n25 (Add):
  successors
   n1--58:DMA_LOAD 	0

n24 (And):
  successors
   n34--52:ISHL 	0
  predecessors
   n2--45:DMA_LOAD 	0

n27 (Mem):
  predecessors
   n28--22:IADD 	0
   n4--143:IOR 	0

n26 (Add):
  successors
   n22--112:DMA_LOAD 	0
  predecessors
   n18--79:IADD 	0

n29 (Or):
  successors
   n36--78:DMA_STORE 	0
  predecessors
   n30--66:IOR 	0
   n11--53:IOR 	0

n28 (Add):
  successors
   n27--145:DMA_STORE 	0
   n40--89:IADD 	0

Nr of Nodes : 42
DOING ASAP SCHEDULE
Found schedule of length 10 with 42 nodes

n25--57:IADD : [0:0]
n16--33:DMA_LOAD : [0:1]
n18--79:IADD : [0:0]
n3--44:IADD : [0:0]
n28--22:IADD : [0:0]
n41--16:IFLE : [0:0]
n23--70:IADD : [0:0]
n35--146:IADD : [1:1]
n38--124:IADD : [1:1]
n1--58:DMA_LOAD : [1:2]
n26--111:IADD : [1:1]
n2--45:DMA_LOAD : [1:2]
n17--100:DMA_LOAD : [1:2]
n8--137:IADD : [1:1]
n40--89:IADD : [1:1]
n32--83:IFLE : [1:1]
n10--71:DMA_LOAD : [1:2]
n15--37:IAND : [2:2]
n37--125:DMA_LOAD : [2:3]
n7--138:DMA_LOAD : [2:3]
n22--112:DMA_LOAD : [2:3]
n24--49:IAND : [3:3]
n0--62:IAND : [3:3]
n39--104:IAND : [3:3]
n9--75:IAND : [3:3]
n33--40:ISHL : [3:3]
n14--142:IAND : [4:4]
n19--107:ISHL : [4:4]
n21--116:IAND : [4:4]
n31--129:IAND : [4:4]
n34--52:ISHL : [4:4]
n12--65:ISHL : [4:4]
n13--132:ISHL : [5:5]
n30--66:IOR : [5:5]
n20--119:ISHL : [5:5]
n11--53:IOR : [5:5]
n29--76:IOR : [6:6]
n5--133:IOR : [6:6]
n6--120:IOR : [6:6]
n36--78:DMA_STORE : [7:8]
n4--143:IOR : [7:7]
n27--145:DMA_STORE : [8:9]

FINISHED ASAP SCHEDULE

DOING LAZY ALAP SCHEDULE
Found schedule of length 52 with 42 nodes

n18--79:IADD : [0:0]
n25--57:IADD : [1:1]
n38--124:IADD : [2:2]
n26--111:IADD : [3:3]
n3--44:IADD : [4:4]
n16--33:DMA_LOAD : [5:6]
n1--58:DMA_LOAD : [7:8]
n37--125:DMA_LOAD : [9:10]
n2--45:DMA_LOAD : [11:12]
n17--100:DMA_LOAD : [13:14]
n8--137:IADD : [15:15]
n23--70:IADD : [16:16]
n22--112:DMA_LOAD : [17:18]
n7--138:DMA_LOAD : [19:20]
n10--71:DMA_LOAD : [21:22]
n24--49:IAND : [23:23]
n0--62:IAND : [24:24]
n15--37:IAND : [25:25]
n39--104:IAND : [26:26]
n21--116:IAND : [27:27]
n31--129:IAND : [28:28]
n14--142:IAND : [29:29]
n13--132:ISHL : [30:30]
n19--107:ISHL : [31:31]
n9--75:IAND : [32:32]
n20--119:ISHL : [33:33]
n34--52:ISHL : [34:34]
n12--65:ISHL : [35:35]
n33--40:ISHL : [36:36]
n5--133:IOR : [37:37]
n6--120:IOR : [38:38]
n30--66:IOR : [39:39]
n11--53:IOR : [40:40]
n29--76:IOR : [41:41]
n28--22:IADD : [42:42]
n4--143:IOR : [43:43]
n36--78:DMA_STORE : [44:45]
n27--145:DMA_STORE : [46:47]
n35--146:IADD : [48:48]
n41--16:IFLE : [49:49]
n40--89:IADD : [50:50]
n32--83:IFLE : [51:51]

FINISHED ALAP SCHEDULE

DOING NORMAL ALAP SCHEDULE
Found schedule of length 10 with 42 nodes

n18--79:IADD : [0:0]
n25--57:IADD : [1:1]
n38--124:IADD : [1:1]
n26--111:IADD : [1:1]
n3--44:IADD : [1:1]
n16--33:DMA_LOAD : [2:3]
n1--58:DMA_LOAD : [2:3]
n37--125:DMA_LOAD : [2:3]
n2--45:DMA_LOAD : [2:3]
n17--100:DMA_LOAD : [2:3]
n8--137:IADD : [2:2]
n23--70:IADD : [2:2]
n22--112:DMA_LOAD : [2:3]
n7--138:DMA_LOAD : [3:4]
n10--71:DMA_LOAD : [3:4]
n24--49:IAND : [4:4]
n0--62:IAND : [4:4]
n15--37:IAND : [4:4]
n39--104:IAND : [4:4]
n21--116:IAND : [4:4]
n31--129:IAND : [4:4]
n14--142:IAND : [5:5]
n13--132:ISHL : [5:5]
n19--107:ISHL : [5:5]
n9--75:IAND : [5:5]
n20--119:ISHL : [5:5]
n34--52:ISHL : [5:5]
n12--65:ISHL : [5:5]
n33--40:ISHL : [5:5]
n5--133:IOR : [6:6]
n6--120:IOR : [6:6]
n30--66:IOR : [6:6]
n11--53:IOR : [6:6]
n29--76:IOR : [7:7]
n28--22:IADD : [7:7]
n4--143:IOR : [7:7]
n36--78:DMA_STORE : [8:9]
n27--145:DMA_STORE : [8:9]
n35--146:IADD : [9:9]
n41--16:IFLE : [9:9]
n40--89:IADD : [9:9]
n32--83:IFLE : [9:9]

FINISHED ALAP SCHEDULE


%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%

Comparing schedules

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%

Comparing lBoundEstimator: ASAP, lazyALAP: true, updateAlapBound: false 
		 with lBoundEstimator: PAPER, lazyALAP: true, updateAlapBound: true

--->  Schedules are equal

Printing BULB metrics for lBoundEstimator: ASAP, lazyALAP: true, updateAlapBound: false
BULB tree contains 42 inspected nodes
5 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: false, 0 times
Best latency found: 14
Initial best latency: 14
0 out of 42 DFG nodes could be skipped to find best schedule
It took 0 milliseconds to converge
Scheduling took 1759 milliseconds


Printing BULB metrics for lBoundEstimator: PAPER, lazyALAP: true, updateAlapBound: true
BULB tree contains 2 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: true, 1 times
Best latency found: 14
Initial best latency: 14
41 out of 42 DFG nodes could be skipped to find best schedule
It took 75 milliseconds to converge
Scheduling took 75 milliseconds

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%



Comparing lBoundEstimator: ASAP, lazyALAP: true, updateAlapBound: false 
		 with lBoundEstimator: ASAP, lazyALAP: false, updateAlapBound: true

--->  Schedules are equal

Printing BULB metrics for lBoundEstimator: ASAP, lazyALAP: true, updateAlapBound: false
BULB tree contains 42 inspected nodes
5 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: false, 0 times
Best latency found: 14
Initial best latency: 14
0 out of 42 DFG nodes could be skipped to find best schedule
It took 0 milliseconds to converge
Scheduling took 1759 milliseconds


Printing BULB metrics for lBoundEstimator: ASAP, lazyALAP: false, updateAlapBound: true
BULB tree contains 144 inspected nodes
100 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: true, 24 times
Best latency found: 14
Initial best latency: 14
28 out of 42 DFG nodes could be skipped to find best schedule
It took 2959 milliseconds to converge
Scheduling took 3793 milliseconds

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%



Comparing lBoundEstimator: ASAP, lazyALAP: true, updateAlapBound: false 
		 with lBoundEstimator: ASAP, lazyALAP: false, updateAlapBound: false

--->  Schedules are equal

Printing BULB metrics for lBoundEstimator: ASAP, lazyALAP: true, updateAlapBound: false
BULB tree contains 42 inspected nodes
5 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: false, 0 times
Best latency found: 14
Initial best latency: 14
0 out of 42 DFG nodes could be skipped to find best schedule
It took 0 milliseconds to converge
Scheduling took 1759 milliseconds


Printing BULB metrics for lBoundEstimator: ASAP, lazyALAP: false, updateAlapBound: false
BULB tree contains 42 inspected nodes
5 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: false, 0 times
Best latency found: 14
Initial best latency: 14
0 out of 42 DFG nodes could be skipped to find best schedule
It took 0 milliseconds to converge
Scheduling took 1946 milliseconds

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%



Comparing lBoundEstimator: ASAP, lazyALAP: true, updateAlapBound: false 
		 with lBoundEstimator: PAPER, lazyALAP: false, updateAlapBound: false

--->  Schedules are equal

Printing BULB metrics for lBoundEstimator: ASAP, lazyALAP: true, updateAlapBound: false
BULB tree contains 42 inspected nodes
5 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: false, 0 times
Best latency found: 14
Initial best latency: 14
0 out of 42 DFG nodes could be skipped to find best schedule
It took 0 milliseconds to converge
Scheduling took 1759 milliseconds


Printing BULB metrics for lBoundEstimator: PAPER, lazyALAP: false, updateAlapBound: false
BULB tree contains 2 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: true, 1 times
Best latency found: 14
Initial best latency: 14
41 out of 42 DFG nodes could be skipped to find best schedule
It took 150 milliseconds to converge
Scheduling took 150 milliseconds

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%



Comparing lBoundEstimator: ASAP, lazyALAP: true, updateAlapBound: false 
		 with lBoundEstimator: PAPER, lazyALAP: true, updateAlapBound: false

--->  Schedules are equal

Printing BULB metrics for lBoundEstimator: ASAP, lazyALAP: true, updateAlapBound: false
BULB tree contains 42 inspected nodes
5 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: false, 0 times
Best latency found: 14
Initial best latency: 14
0 out of 42 DFG nodes could be skipped to find best schedule
It took 0 milliseconds to converge
Scheduling took 1759 milliseconds


Printing BULB metrics for lBoundEstimator: PAPER, lazyALAP: true, updateAlapBound: false
BULB tree contains 2 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: true, 1 times
Best latency found: 14
Initial best latency: 14
41 out of 42 DFG nodes could be skipped to find best schedule
It took 49 milliseconds to converge
Scheduling took 49 milliseconds

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%



Comparing lBoundEstimator: ASAP, lazyALAP: true, updateAlapBound: false 
		 with lBoundEstimator: ASAP, lazyALAP: true, updateAlapBound: true

--->  Schedules are equal

Printing BULB metrics for lBoundEstimator: ASAP, lazyALAP: true, updateAlapBound: false
BULB tree contains 42 inspected nodes
5 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: false, 0 times
Best latency found: 14
Initial best latency: 14
0 out of 42 DFG nodes could be skipped to find best schedule
It took 0 milliseconds to converge
Scheduling took 1759 milliseconds


Printing BULB metrics for lBoundEstimator: ASAP, lazyALAP: true, updateAlapBound: true
BULB tree contains 144 inspected nodes
100 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: true, 24 times
Best latency found: 14
Initial best latency: 14
28 out of 42 DFG nodes could be skipped to find best schedule
It took 4968 milliseconds to converge
Scheduling took 5824 milliseconds

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%



Comparing lBoundEstimator: ASAP, lazyALAP: true, updateAlapBound: false 
		 with lBoundEstimator: PAPER, lazyALAP: false, updateAlapBound: true

--->  Schedules are equal

Printing BULB metrics for lBoundEstimator: ASAP, lazyALAP: true, updateAlapBound: false
BULB tree contains 42 inspected nodes
5 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: false, 0 times
Best latency found: 14
Initial best latency: 14
0 out of 42 DFG nodes could be skipped to find best schedule
It took 0 milliseconds to converge
Scheduling took 1759 milliseconds


Printing BULB metrics for lBoundEstimator: PAPER, lazyALAP: false, updateAlapBound: true
BULB tree contains 2 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: true, 1 times
Best latency found: 14
Initial best latency: 14
41 out of 42 DFG nodes could be skipped to find best schedule
It took 119 milliseconds to converge
Scheduling took 119 milliseconds

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%



Comparing lBoundEstimator: PAPER, lazyALAP: true, updateAlapBound: true 
		 with lBoundEstimator: ASAP, lazyALAP: false, updateAlapBound: true

--->  Schedules are equal

Printing BULB metrics for lBoundEstimator: PAPER, lazyALAP: true, updateAlapBound: true
BULB tree contains 2 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: true, 1 times
Best latency found: 14
Initial best latency: 14
41 out of 42 DFG nodes could be skipped to find best schedule
It took 75 milliseconds to converge
Scheduling took 75 milliseconds


Printing BULB metrics for lBoundEstimator: ASAP, lazyALAP: false, updateAlapBound: true
BULB tree contains 144 inspected nodes
100 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: true, 24 times
Best latency found: 14
Initial best latency: 14
28 out of 42 DFG nodes could be skipped to find best schedule
It took 2959 milliseconds to converge
Scheduling took 3793 milliseconds

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%



Comparing lBoundEstimator: PAPER, lazyALAP: true, updateAlapBound: true 
		 with lBoundEstimator: ASAP, lazyALAP: false, updateAlapBound: false

--->  Schedules are equal

Printing BULB metrics for lBoundEstimator: PAPER, lazyALAP: true, updateAlapBound: true
BULB tree contains 2 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: true, 1 times
Best latency found: 14
Initial best latency: 14
41 out of 42 DFG nodes could be skipped to find best schedule
It took 75 milliseconds to converge
Scheduling took 75 milliseconds


Printing BULB metrics for lBoundEstimator: ASAP, lazyALAP: false, updateAlapBound: false
BULB tree contains 42 inspected nodes
5 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: false, 0 times
Best latency found: 14
Initial best latency: 14
0 out of 42 DFG nodes could be skipped to find best schedule
It took 0 milliseconds to converge
Scheduling took 1946 milliseconds

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%



Comparing lBoundEstimator: PAPER, lazyALAP: true, updateAlapBound: true 
		 with lBoundEstimator: PAPER, lazyALAP: false, updateAlapBound: false

--->  Schedules are equal

Printing BULB metrics for lBoundEstimator: PAPER, lazyALAP: true, updateAlapBound: true
BULB tree contains 2 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: true, 1 times
Best latency found: 14
Initial best latency: 14
41 out of 42 DFG nodes could be skipped to find best schedule
It took 75 milliseconds to converge
Scheduling took 75 milliseconds


Printing BULB metrics for lBoundEstimator: PAPER, lazyALAP: false, updateAlapBound: false
BULB tree contains 2 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: true, 1 times
Best latency found: 14
Initial best latency: 14
41 out of 42 DFG nodes could be skipped to find best schedule
It took 150 milliseconds to converge
Scheduling took 150 milliseconds

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%



Comparing lBoundEstimator: PAPER, lazyALAP: true, updateAlapBound: true 
		 with lBoundEstimator: PAPER, lazyALAP: true, updateAlapBound: false

--->  Schedules are equal

Printing BULB metrics for lBoundEstimator: PAPER, lazyALAP: true, updateAlapBound: true
BULB tree contains 2 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: true, 1 times
Best latency found: 14
Initial best latency: 14
41 out of 42 DFG nodes could be skipped to find best schedule
It took 75 milliseconds to converge
Scheduling took 75 milliseconds


Printing BULB metrics for lBoundEstimator: PAPER, lazyALAP: true, updateAlapBound: false
BULB tree contains 2 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: true, 1 times
Best latency found: 14
Initial best latency: 14
41 out of 42 DFG nodes could be skipped to find best schedule
It took 49 milliseconds to converge
Scheduling took 49 milliseconds

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%



Comparing lBoundEstimator: PAPER, lazyALAP: true, updateAlapBound: true 
		 with lBoundEstimator: ASAP, lazyALAP: true, updateAlapBound: true

--->  Schedules are equal

Printing BULB metrics for lBoundEstimator: PAPER, lazyALAP: true, updateAlapBound: true
BULB tree contains 2 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: true, 1 times
Best latency found: 14
Initial best latency: 14
41 out of 42 DFG nodes could be skipped to find best schedule
It took 75 milliseconds to converge
Scheduling took 75 milliseconds


Printing BULB metrics for lBoundEstimator: ASAP, lazyALAP: true, updateAlapBound: true
BULB tree contains 144 inspected nodes
100 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: true, 24 times
Best latency found: 14
Initial best latency: 14
28 out of 42 DFG nodes could be skipped to find best schedule
It took 4968 milliseconds to converge
Scheduling took 5824 milliseconds

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%



Comparing lBoundEstimator: PAPER, lazyALAP: true, updateAlapBound: true 
		 with lBoundEstimator: PAPER, lazyALAP: false, updateAlapBound: true

--->  Schedules are equal

Printing BULB metrics for lBoundEstimator: PAPER, lazyALAP: true, updateAlapBound: true
BULB tree contains 2 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: true, 1 times
Best latency found: 14
Initial best latency: 14
41 out of 42 DFG nodes could be skipped to find best schedule
It took 75 milliseconds to converge
Scheduling took 75 milliseconds


Printing BULB metrics for lBoundEstimator: PAPER, lazyALAP: false, updateAlapBound: true
BULB tree contains 2 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: true, 1 times
Best latency found: 14
Initial best latency: 14
41 out of 42 DFG nodes could be skipped to find best schedule
It took 119 milliseconds to converge
Scheduling took 119 milliseconds

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%



Comparing lBoundEstimator: ASAP, lazyALAP: false, updateAlapBound: true 
		 with lBoundEstimator: ASAP, lazyALAP: false, updateAlapBound: false

--->  Schedules are equal

Printing BULB metrics for lBoundEstimator: ASAP, lazyALAP: false, updateAlapBound: true
BULB tree contains 144 inspected nodes
100 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: true, 24 times
Best latency found: 14
Initial best latency: 14
28 out of 42 DFG nodes could be skipped to find best schedule
It took 2959 milliseconds to converge
Scheduling took 3793 milliseconds


Printing BULB metrics for lBoundEstimator: ASAP, lazyALAP: false, updateAlapBound: false
BULB tree contains 42 inspected nodes
5 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: false, 0 times
Best latency found: 14
Initial best latency: 14
0 out of 42 DFG nodes could be skipped to find best schedule
It took 0 milliseconds to converge
Scheduling took 1946 milliseconds

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%



Comparing lBoundEstimator: ASAP, lazyALAP: false, updateAlapBound: true 
		 with lBoundEstimator: PAPER, lazyALAP: false, updateAlapBound: false

--->  Schedules are equal

Printing BULB metrics for lBoundEstimator: ASAP, lazyALAP: false, updateAlapBound: true
BULB tree contains 144 inspected nodes
100 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: true, 24 times
Best latency found: 14
Initial best latency: 14
28 out of 42 DFG nodes could be skipped to find best schedule
It took 2959 milliseconds to converge
Scheduling took 3793 milliseconds


Printing BULB metrics for lBoundEstimator: PAPER, lazyALAP: false, updateAlapBound: false
BULB tree contains 2 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: true, 1 times
Best latency found: 14
Initial best latency: 14
41 out of 42 DFG nodes could be skipped to find best schedule
It took 150 milliseconds to converge
Scheduling took 150 milliseconds

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%



Comparing lBoundEstimator: ASAP, lazyALAP: false, updateAlapBound: true 
		 with lBoundEstimator: PAPER, lazyALAP: true, updateAlapBound: false

--->  Schedules are equal

Printing BULB metrics for lBoundEstimator: ASAP, lazyALAP: false, updateAlapBound: true
BULB tree contains 144 inspected nodes
100 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: true, 24 times
Best latency found: 14
Initial best latency: 14
28 out of 42 DFG nodes could be skipped to find best schedule
It took 2959 milliseconds to converge
Scheduling took 3793 milliseconds


Printing BULB metrics for lBoundEstimator: PAPER, lazyALAP: true, updateAlapBound: false
BULB tree contains 2 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: true, 1 times
Best latency found: 14
Initial best latency: 14
41 out of 42 DFG nodes could be skipped to find best schedule
It took 49 milliseconds to converge
Scheduling took 49 milliseconds

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%



Comparing lBoundEstimator: ASAP, lazyALAP: false, updateAlapBound: true 
		 with lBoundEstimator: ASAP, lazyALAP: true, updateAlapBound: true

--->  Schedules are equal

Printing BULB metrics for lBoundEstimator: ASAP, lazyALAP: false, updateAlapBound: true
BULB tree contains 144 inspected nodes
100 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: true, 24 times
Best latency found: 14
Initial best latency: 14
28 out of 42 DFG nodes could be skipped to find best schedule
It took 2959 milliseconds to converge
Scheduling took 3793 milliseconds


Printing BULB metrics for lBoundEstimator: ASAP, lazyALAP: true, updateAlapBound: true
BULB tree contains 144 inspected nodes
100 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: true, 24 times
Best latency found: 14
Initial best latency: 14
28 out of 42 DFG nodes could be skipped to find best schedule
It took 4968 milliseconds to converge
Scheduling took 5824 milliseconds

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%



Comparing lBoundEstimator: ASAP, lazyALAP: false, updateAlapBound: true 
		 with lBoundEstimator: PAPER, lazyALAP: false, updateAlapBound: true

--->  Schedules are equal

Printing BULB metrics for lBoundEstimator: ASAP, lazyALAP: false, updateAlapBound: true
BULB tree contains 144 inspected nodes
100 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: true, 24 times
Best latency found: 14
Initial best latency: 14
28 out of 42 DFG nodes could be skipped to find best schedule
It took 2959 milliseconds to converge
Scheduling took 3793 milliseconds


Printing BULB metrics for lBoundEstimator: PAPER, lazyALAP: false, updateAlapBound: true
BULB tree contains 2 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: true, 1 times
Best latency found: 14
Initial best latency: 14
41 out of 42 DFG nodes could be skipped to find best schedule
It took 119 milliseconds to converge
Scheduling took 119 milliseconds

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%



Comparing lBoundEstimator: ASAP, lazyALAP: false, updateAlapBound: false 
		 with lBoundEstimator: PAPER, lazyALAP: false, updateAlapBound: false

--->  Schedules are equal

Printing BULB metrics for lBoundEstimator: ASAP, lazyALAP: false, updateAlapBound: false
BULB tree contains 42 inspected nodes
5 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: false, 0 times
Best latency found: 14
Initial best latency: 14
0 out of 42 DFG nodes could be skipped to find best schedule
It took 0 milliseconds to converge
Scheduling took 1946 milliseconds


Printing BULB metrics for lBoundEstimator: PAPER, lazyALAP: false, updateAlapBound: false
BULB tree contains 2 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: true, 1 times
Best latency found: 14
Initial best latency: 14
41 out of 42 DFG nodes could be skipped to find best schedule
It took 150 milliseconds to converge
Scheduling took 150 milliseconds

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%



Comparing lBoundEstimator: ASAP, lazyALAP: false, updateAlapBound: false 
		 with lBoundEstimator: PAPER, lazyALAP: true, updateAlapBound: false

--->  Schedules are equal

Printing BULB metrics for lBoundEstimator: ASAP, lazyALAP: false, updateAlapBound: false
BULB tree contains 42 inspected nodes
5 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: false, 0 times
Best latency found: 14
Initial best latency: 14
0 out of 42 DFG nodes could be skipped to find best schedule
It took 0 milliseconds to converge
Scheduling took 1946 milliseconds


Printing BULB metrics for lBoundEstimator: PAPER, lazyALAP: true, updateAlapBound: false
BULB tree contains 2 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: true, 1 times
Best latency found: 14
Initial best latency: 14
41 out of 42 DFG nodes could be skipped to find best schedule
It took 49 milliseconds to converge
Scheduling took 49 milliseconds

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%



Comparing lBoundEstimator: ASAP, lazyALAP: false, updateAlapBound: false 
		 with lBoundEstimator: ASAP, lazyALAP: true, updateAlapBound: true

--->  Schedules are equal

Printing BULB metrics for lBoundEstimator: ASAP, lazyALAP: false, updateAlapBound: false
BULB tree contains 42 inspected nodes
5 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: false, 0 times
Best latency found: 14
Initial best latency: 14
0 out of 42 DFG nodes could be skipped to find best schedule
It took 0 milliseconds to converge
Scheduling took 1946 milliseconds


Printing BULB metrics for lBoundEstimator: ASAP, lazyALAP: true, updateAlapBound: true
BULB tree contains 144 inspected nodes
100 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: true, 24 times
Best latency found: 14
Initial best latency: 14
28 out of 42 DFG nodes could be skipped to find best schedule
It took 4968 milliseconds to converge
Scheduling took 5824 milliseconds

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%



Comparing lBoundEstimator: ASAP, lazyALAP: false, updateAlapBound: false 
		 with lBoundEstimator: PAPER, lazyALAP: false, updateAlapBound: true

--->  Schedules are equal

Printing BULB metrics for lBoundEstimator: ASAP, lazyALAP: false, updateAlapBound: false
BULB tree contains 42 inspected nodes
5 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: false, 0 times
Best latency found: 14
Initial best latency: 14
0 out of 42 DFG nodes could be skipped to find best schedule
It took 0 milliseconds to converge
Scheduling took 1946 milliseconds


Printing BULB metrics for lBoundEstimator: PAPER, lazyALAP: false, updateAlapBound: true
BULB tree contains 2 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: true, 1 times
Best latency found: 14
Initial best latency: 14
41 out of 42 DFG nodes could be skipped to find best schedule
It took 119 milliseconds to converge
Scheduling took 119 milliseconds

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%



Comparing lBoundEstimator: PAPER, lazyALAP: false, updateAlapBound: false 
		 with lBoundEstimator: PAPER, lazyALAP: true, updateAlapBound: false

--->  Schedules are equal

Printing BULB metrics for lBoundEstimator: PAPER, lazyALAP: false, updateAlapBound: false
BULB tree contains 2 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: true, 1 times
Best latency found: 14
Initial best latency: 14
41 out of 42 DFG nodes could be skipped to find best schedule
It took 150 milliseconds to converge
Scheduling took 150 milliseconds


Printing BULB metrics for lBoundEstimator: PAPER, lazyALAP: true, updateAlapBound: false
BULB tree contains 2 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: true, 1 times
Best latency found: 14
Initial best latency: 14
41 out of 42 DFG nodes could be skipped to find best schedule
It took 49 milliseconds to converge
Scheduling took 49 milliseconds

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%



Comparing lBoundEstimator: PAPER, lazyALAP: false, updateAlapBound: false 
		 with lBoundEstimator: ASAP, lazyALAP: true, updateAlapBound: true

--->  Schedules are equal

Printing BULB metrics for lBoundEstimator: PAPER, lazyALAP: false, updateAlapBound: false
BULB tree contains 2 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: true, 1 times
Best latency found: 14
Initial best latency: 14
41 out of 42 DFG nodes could be skipped to find best schedule
It took 150 milliseconds to converge
Scheduling took 150 milliseconds


Printing BULB metrics for lBoundEstimator: ASAP, lazyALAP: true, updateAlapBound: true
BULB tree contains 144 inspected nodes
100 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: true, 24 times
Best latency found: 14
Initial best latency: 14
28 out of 42 DFG nodes could be skipped to find best schedule
It took 4968 milliseconds to converge
Scheduling took 5824 milliseconds

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%



Comparing lBoundEstimator: PAPER, lazyALAP: false, updateAlapBound: false 
		 with lBoundEstimator: PAPER, lazyALAP: false, updateAlapBound: true

--->  Schedules are equal

Printing BULB metrics for lBoundEstimator: PAPER, lazyALAP: false, updateAlapBound: false
BULB tree contains 2 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: true, 1 times
Best latency found: 14
Initial best latency: 14
41 out of 42 DFG nodes could be skipped to find best schedule
It took 150 milliseconds to converge
Scheduling took 150 milliseconds


Printing BULB metrics for lBoundEstimator: PAPER, lazyALAP: false, updateAlapBound: true
BULB tree contains 2 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: true, 1 times
Best latency found: 14
Initial best latency: 14
41 out of 42 DFG nodes could be skipped to find best schedule
It took 119 milliseconds to converge
Scheduling took 119 milliseconds

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%



Comparing lBoundEstimator: PAPER, lazyALAP: true, updateAlapBound: false 
		 with lBoundEstimator: ASAP, lazyALAP: true, updateAlapBound: true

--->  Schedules are equal

Printing BULB metrics for lBoundEstimator: PAPER, lazyALAP: true, updateAlapBound: false
BULB tree contains 2 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: true, 1 times
Best latency found: 14
Initial best latency: 14
41 out of 42 DFG nodes could be skipped to find best schedule
It took 49 milliseconds to converge
Scheduling took 49 milliseconds


Printing BULB metrics for lBoundEstimator: ASAP, lazyALAP: true, updateAlapBound: true
BULB tree contains 144 inspected nodes
100 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: true, 24 times
Best latency found: 14
Initial best latency: 14
28 out of 42 DFG nodes could be skipped to find best schedule
It took 4968 milliseconds to converge
Scheduling took 5824 milliseconds

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%



Comparing lBoundEstimator: PAPER, lazyALAP: true, updateAlapBound: false 
		 with lBoundEstimator: PAPER, lazyALAP: false, updateAlapBound: true

--->  Schedules are equal

Printing BULB metrics for lBoundEstimator: PAPER, lazyALAP: true, updateAlapBound: false
BULB tree contains 2 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: true, 1 times
Best latency found: 14
Initial best latency: 14
41 out of 42 DFG nodes could be skipped to find best schedule
It took 49 milliseconds to converge
Scheduling took 49 milliseconds


Printing BULB metrics for lBoundEstimator: PAPER, lazyALAP: false, updateAlapBound: true
BULB tree contains 2 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: true, 1 times
Best latency found: 14
Initial best latency: 14
41 out of 42 DFG nodes could be skipped to find best schedule
It took 119 milliseconds to converge
Scheduling took 119 milliseconds

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%



Comparing lBoundEstimator: ASAP, lazyALAP: true, updateAlapBound: true 
		 with lBoundEstimator: PAPER, lazyALAP: false, updateAlapBound: true

--->  Schedules are equal

Printing BULB metrics for lBoundEstimator: ASAP, lazyALAP: true, updateAlapBound: true
BULB tree contains 144 inspected nodes
100 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: true, 24 times
Best latency found: 14
Initial best latency: 14
28 out of 42 DFG nodes could be skipped to find best schedule
It took 4968 milliseconds to converge
Scheduling took 5824 milliseconds


Printing BULB metrics for lBoundEstimator: PAPER, lazyALAP: false, updateAlapBound: true
BULB tree contains 2 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: true, 1 times
Best latency found: 14
Initial best latency: 14
41 out of 42 DFG nodes could be skipped to find best schedule
It took 119 milliseconds to converge
Scheduling took 119 milliseconds

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%




%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%

Printing schedules

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%

Found schedule of length 14 with 42 nodes

n25--57:IADD : [0:0]
n16--33:DMA_LOAD : [0:1]
n18--79:IADD : [0:0]
n3--44:IADD : [0:0]
n28--22:IADD : [0:0]
n41--16:IFLE : [0:0]
n23--70:IADD : [0:0]
n35--146:IADD : [1:1]
n38--124:IADD : [1:1]
n26--111:IADD : [1:1]
n1--58:DMA_LOAD : [1:2]
n8--137:IADD : [1:1]
n40--89:IADD : [1:1]
n32--83:IFLE : [1:1]
n15--37:IAND : [2:2]
n37--125:DMA_LOAD : [2:3]
n0--62:IAND : [3:3]
n2--45:DMA_LOAD : [3:4]
n33--40:ISHL : [3:3]
n17--100:DMA_LOAD : [4:5]
n31--129:IAND : [4:4]
n12--65:ISHL : [4:4]
n24--49:IAND : [5:5]
n13--132:ISHL : [5:5]
n22--112:DMA_LOAD : [5:6]
n39--104:IAND : [6:6]
n7--138:DMA_LOAD : [6:7]
n34--52:ISHL : [6:6]
n19--107:ISHL : [7:7]
n30--66:IOR : [7:7]
n21--116:IAND : [7:7]
n10--71:DMA_LOAD : [7:8]
n14--142:IAND : [8:8]
n20--119:ISHL : [8:8]
n5--133:IOR : [9:9]
n6--120:IOR : [9:9]
n9--75:IAND : [9:9]
n4--143:IOR : [10:10]
n11--53:IOR : [10:10]
n27--145:DMA_STORE : [11:12]
n29--76:IOR : [11:11]
n36--78:DMA_STORE : [12:13]

Printing BULB metrics for lBoundEstimator: ASAP, lazyALAP: true, updateAlapBound: false
BULB tree contains 42 inspected nodes
5 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: false, 0 times
Best latency found: 14
Initial best latency: 14
0 out of 42 DFG nodes could be skipped to find best schedule
It took 0 milliseconds to converge
Scheduling took 1759 milliseconds

Print BULB tree: 
l_bound: 10, u_bound: 14; investigated partial schedule: {}; 
└── l_bound: 10, u_bound: 14; investigated n18--79:IADD in [0:0]; investigated partial schedule: {0=[n18--79:IADD]}; 
    ├── l_bound: 10, u_bound: 14; investigated n25--57:IADD in [0:0]; investigated partial schedule: {0=[n25--57:IADD, n18--79:IADD]}; 
    │   └── l_bound: 10, u_bound: 14; investigated n38--124:IADD in [1:1]; investigated partial schedule: {0=[n25--57:IADD, n18--79:IADD], 1=[n38--124:IADD]}; 
    │       └── l_bound: 10, u_bound: 14; investigated n26--111:IADD in [1:1]; investigated partial schedule: {0=[n25--57:IADD, n18--79:IADD], 1=[n38--124:IADD, n26--111:IADD]}; 
    │           ├── l_bound: 10, u_bound: 14; investigated n3--44:IADD in [1:1]; investigated partial schedule: {0=[n25--57:IADD, n18--79:IADD], 1=[n38--124:IADD, n26--111:IADD, n3--44:IADD]}; 
    │           │   ├── l_bound: 10, u_bound: 14; investigated n16--33:DMA_LOAD in [0:1]; investigated partial schedule: {0=[n25--57:IADD, n16--33:DMA_LOAD, n18--79:IADD], 1=[n38--124:IADD, n16--33:DMA_LOAD, n26--111:IADD, n3--44:IADD]}; 
    │           │   │   ├── l_bound: 10, u_bound: 14; investigated n1--58:DMA_LOAD in [2:3]; investigated partial schedule: {0=[n25--57:IADD, n16--33:DMA_LOAD, n18--79:IADD], 1=[n38--124:IADD, n16--33:DMA_LOAD, n26--111:IADD, n3--44:IADD], 2=[n1--58:DMA_LOAD], 3=[n1--58:DMA_LOAD]}; 
    │           │   │   │   └── l_bound: 10, u_bound: 15; investigated n37--125:DMA_LOAD in [2:3]; investigated partial schedule: {0=[n25--57:IADD, n16--33:DMA_LOAD, n18--79:IADD], 1=[n38--124:IADD, n16--33:DMA_LOAD, n26--111:IADD, n3--44:IADD], 2=[n1--58:DMA_LOAD, n37--125:DMA_LOAD], 3=[n1--58:DMA_LOAD, n37--125:DMA_LOAD]}; 
    │           │   │   └── l_bound: 10, u_bound: 14; investigated n1--58:DMA_LOAD in [1:2]; investigated partial schedule: {0=[n25--57:IADD, n16--33:DMA_LOAD, n18--79:IADD], 1=[n38--124:IADD, n16--33:DMA_LOAD, n26--111:IADD, n1--58:DMA_LOAD, n3--44:IADD], 2=[n1--58:DMA_LOAD]}; 
    │           │   │       └── l_bound: 10, u_bound: 14; investigated n37--125:DMA_LOAD in [2:3]; investigated partial schedule: {0=[n25--57:IADD, n16--33:DMA_LOAD, n18--79:IADD], 1=[n38--124:IADD, n16--33:DMA_LOAD, n26--111:IADD, n1--58:DMA_LOAD, n3--44:IADD], 2=[n1--58:DMA_LOAD, n37--125:DMA_LOAD], 3=[n37--125:DMA_LOAD]}; 
    │           │   ├── l_bound: 10, u_bound: 14; investigated n16--33:DMA_LOAD in [1:2]; investigated partial schedule: {0=[n25--57:IADD, n18--79:IADD], 1=[n38--124:IADD, n16--33:DMA_LOAD, n26--111:IADD, n3--44:IADD], 2=[n16--33:DMA_LOAD]}; 
    │           │   │   ├── l_bound: 10, u_bound: 14; investigated n1--58:DMA_LOAD in [1:2]; investigated partial schedule: {0=[n25--57:IADD, n18--79:IADD], 1=[n38--124:IADD, n16--33:DMA_LOAD, n26--111:IADD, n1--58:DMA_LOAD, n3--44:IADD], 2=[n16--33:DMA_LOAD, n1--58:DMA_LOAD]}; 
    │           │   │   └── l_bound: 10, u_bound: 15; investigated n1--58:DMA_LOAD in [2:3]; investigated partial schedule: {0=[n25--57:IADD, n18--79:IADD], 1=[n38--124:IADD, n16--33:DMA_LOAD, n26--111:IADD, n3--44:IADD], 2=[n16--33:DMA_LOAD, n1--58:DMA_LOAD], 3=[n1--58:DMA_LOAD]}; 
    │           │   └── l_bound: 10, u_bound: 15; investigated n16--33:DMA_LOAD in [2:3]; investigated partial schedule: {0=[n25--57:IADD, n18--79:IADD], 1=[n38--124:IADD, n26--111:IADD, n3--44:IADD], 2=[n16--33:DMA_LOAD], 3=[n16--33:DMA_LOAD]}; 
    │           └── l_bound: 10, u_bound: 14; investigated n3--44:IADD in [0:0]; investigated partial schedule: {0=[n25--57:IADD, n18--79:IADD, n3--44:IADD], 1=[n38--124:IADD, n26--111:IADD]}; 
    │               ├── l_bound: 10, u_bound: 14; investigated n16--33:DMA_LOAD in [1:2]; investigated partial schedule: {0=[n25--57:IADD, n18--79:IADD, n3--44:IADD], 1=[n38--124:IADD, n16--33:DMA_LOAD, n26--111:IADD], 2=[n16--33:DMA_LOAD]}; 
    │               │   ├── l_bound: 10, u_bound: 15; investigated n1--58:DMA_LOAD in [2:3]; investigated partial schedule: {0=[n25--57:IADD, n18--79:IADD, n3--44:IADD], 1=[n38--124:IADD, n16--33:DMA_LOAD, n26--111:IADD], 2=[n16--33:DMA_LOAD, n1--58:DMA_LOAD], 3=[n1--58:DMA_LOAD]}; 
    │               │   └── l_bound: 10, u_bound: 14; investigated n1--58:DMA_LOAD in [1:2]; investigated partial schedule: {0=[n25--57:IADD, n18--79:IADD, n3--44:IADD], 1=[n38--124:IADD, n16--33:DMA_LOAD, n26--111:IADD, n1--58:DMA_LOAD], 2=[n16--33:DMA_LOAD, n1--58:DMA_LOAD]}; 
    │               ├── l_bound: 10, u_bound: 15; investigated n16--33:DMA_LOAD in [2:3]; investigated partial schedule: {0=[n25--57:IADD, n18--79:IADD, n3--44:IADD], 1=[n38--124:IADD, n26--111:IADD], 2=[n16--33:DMA_LOAD], 3=[n16--33:DMA_LOAD]}; 
    │               └── l_bound: 10, u_bound: 14; investigated n16--33:DMA_LOAD in [0:1]; investigated partial schedule: {0=[n25--57:IADD, n16--33:DMA_LOAD, n18--79:IADD, n3--44:IADD], 1=[n38--124:IADD, n16--33:DMA_LOAD, n26--111:IADD]}; 
    │                   ├── l_bound: 10, u_bound: 14; investigated n1--58:DMA_LOAD in [1:2]; investigated partial schedule: {0=[n25--57:IADD, n16--33:DMA_LOAD, n18--79:IADD, n3--44:IADD], 1=[n38--124:IADD, n16--33:DMA_LOAD, n26--111:IADD, n1--58:DMA_LOAD], 2=[n1--58:DMA_LOAD]}; 
    │                   │   └── l_bound: 10, u_bound: 14; investigated n37--125:DMA_LOAD in [2:3]; investigated partial schedule: {0=[n25--57:IADD, n16--33:DMA_LOAD, n18--79:IADD, n3--44:IADD], 1=[n38--124:IADD, n16--33:DMA_LOAD, n26--111:IADD, n1--58:DMA_LOAD], 2=[n1--58:DMA_LOAD, n37--125:DMA_LOAD], 3=[n37--125:DMA_LOAD]}; 
    │                   └── l_bound: 10, u_bound: 14; investigated n1--58:DMA_LOAD in [2:3]; investigated partial schedule: {0=[n25--57:IADD, n16--33:DMA_LOAD, n18--79:IADD, n3--44:IADD], 1=[n38--124:IADD, n16--33:DMA_LOAD, n26--111:IADD], 2=[n1--58:DMA_LOAD], 3=[n1--58:DMA_LOAD]}; 
    │                       └── l_bound: 10, u_bound: 15; investigated n37--125:DMA_LOAD in [2:3]; investigated partial schedule: {0=[n25--57:IADD, n16--33:DMA_LOAD, n18--79:IADD, n3--44:IADD], 1=[n38--124:IADD, n16--33:DMA_LOAD, n26--111:IADD], 2=[n1--58:DMA_LOAD, n37--125:DMA_LOAD], 3=[n1--58:DMA_LOAD, n37--125:DMA_LOAD]}; 
    └── l_bound: 10, u_bound: 14; investigated n25--57:IADD in [1:1]; investigated partial schedule: {0=[n18--79:IADD], 1=[n25--57:IADD]}; 
        └── l_bound: 10, u_bound: 14; investigated n38--124:IADD in [1:1]; investigated partial schedule: {0=[n18--79:IADD], 1=[n25--57:IADD, n38--124:IADD]}; 
            └── l_bound: 10, u_bound: 14; investigated n26--111:IADD in [1:1]; investigated partial schedule: {0=[n18--79:IADD], 1=[n25--57:IADD, n38--124:IADD, n26--111:IADD]}; 
                ├── l_bound: 10, u_bound: 14; investigated n3--44:IADD in [1:1]; investigated partial schedule: {0=[n18--79:IADD], 1=[n25--57:IADD, n38--124:IADD, n26--111:IADD, n3--44:IADD]}; 
                │   ├── l_bound: 10, u_bound: 14; investigated n16--33:DMA_LOAD in [1:2]; investigated partial schedule: {0=[n18--79:IADD], 1=[n25--57:IADD, n38--124:IADD, n16--33:DMA_LOAD, n26--111:IADD, n3--44:IADD], 2=[n16--33:DMA_LOAD]}; 
                │   │   └── l_bound: 10, u_bound: 15; investigated n1--58:DMA_LOAD in [2:3]; investigated partial schedule: {0=[n18--79:IADD], 1=[n25--57:IADD, n38--124:IADD, n16--33:DMA_LOAD, n26--111:IADD, n3--44:IADD], 2=[n16--33:DMA_LOAD, n1--58:DMA_LOAD], 3=[n1--58:DMA_LOAD]}; 
                │   ├── l_bound: 10, u_bound: 15; investigated n16--33:DMA_LOAD in [2:3]; investigated partial schedule: {0=[n18--79:IADD], 1=[n25--57:IADD, n38--124:IADD, n26--111:IADD, n3--44:IADD], 2=[n16--33:DMA_LOAD], 3=[n16--33:DMA_LOAD]}; 
                │   └── l_bound: 10, u_bound: 14; investigated n16--33:DMA_LOAD in [0:1]; investigated partial schedule: {0=[n16--33:DMA_LOAD, n18--79:IADD], 1=[n25--57:IADD, n38--124:IADD, n16--33:DMA_LOAD, n26--111:IADD, n3--44:IADD]}; 
                │       └── l_bound: 10, u_bound: 14; investigated n1--58:DMA_LOAD in [2:3]; investigated partial schedule: {0=[n16--33:DMA_LOAD, n18--79:IADD], 1=[n25--57:IADD, n38--124:IADD, n16--33:DMA_LOAD, n26--111:IADD, n3--44:IADD], 2=[n1--58:DMA_LOAD], 3=[n1--58:DMA_LOAD]}; 
                │           └── l_bound: 10, u_bound: 15; investigated n37--125:DMA_LOAD in [2:3]; investigated partial schedule: {0=[n16--33:DMA_LOAD, n18--79:IADD], 1=[n25--57:IADD, n38--124:IADD, n16--33:DMA_LOAD, n26--111:IADD, n3--44:IADD], 2=[n1--58:DMA_LOAD, n37--125:DMA_LOAD], 3=[n1--58:DMA_LOAD, n37--125:DMA_LOAD]}; 
                └── l_bound: 10, u_bound: 14; investigated n3--44:IADD in [0:0]; investigated partial schedule: {0=[n18--79:IADD, n3--44:IADD], 1=[n25--57:IADD, n38--124:IADD, n26--111:IADD]}; 
                    ├── l_bound: 10, u_bound: 15; investigated n16--33:DMA_LOAD in [2:3]; investigated partial schedule: {0=[n18--79:IADD, n3--44:IADD], 1=[n25--57:IADD, n38--124:IADD, n26--111:IADD], 2=[n16--33:DMA_LOAD], 3=[n16--33:DMA_LOAD]}; 
                    ├── l_bound: 10, u_bound: 14; investigated n16--33:DMA_LOAD in [1:2]; investigated partial schedule: {0=[n18--79:IADD, n3--44:IADD], 1=[n25--57:IADD, n38--124:IADD, n16--33:DMA_LOAD, n26--111:IADD], 2=[n16--33:DMA_LOAD]}; 
                    │   └── l_bound: 10, u_bound: 15; investigated n1--58:DMA_LOAD in [2:3]; investigated partial schedule: {0=[n18--79:IADD, n3--44:IADD], 1=[n25--57:IADD, n38--124:IADD, n16--33:DMA_LOAD, n26--111:IADD], 2=[n16--33:DMA_LOAD, n1--58:DMA_LOAD], 3=[n1--58:DMA_LOAD]}; 
                    └── l_bound: 10, u_bound: 14; investigated n16--33:DMA_LOAD in [0:1]; investigated partial schedule: {0=[n16--33:DMA_LOAD, n18--79:IADD, n3--44:IADD], 1=[n25--57:IADD, n38--124:IADD, n16--33:DMA_LOAD, n26--111:IADD]}; 
                        └── l_bound: 10, u_bound: 14; investigated n1--58:DMA_LOAD in [2:3]; investigated partial schedule: {0=[n16--33:DMA_LOAD, n18--79:IADD, n3--44:IADD], 1=[n25--57:IADD, n38--124:IADD, n16--33:DMA_LOAD, n26--111:IADD], 2=[n1--58:DMA_LOAD], 3=[n1--58:DMA_LOAD]}; 
                            └── l_bound: 10, u_bound: 15; investigated n37--125:DMA_LOAD in [2:3]; investigated partial schedule: {0=[n16--33:DMA_LOAD, n18--79:IADD, n3--44:IADD], 1=[n25--57:IADD, n38--124:IADD, n16--33:DMA_LOAD, n26--111:IADD], 2=[n1--58:DMA_LOAD, n37--125:DMA_LOAD], 3=[n1--58:DMA_LOAD, n37--125:DMA_LOAD]}; 

Printing BULB metrics for lBoundEstimator: PAPER, lazyALAP: true, updateAlapBound: true
BULB tree contains 2 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: true, 1 times
Best latency found: 14
Initial best latency: 14
41 out of 42 DFG nodes could be skipped to find best schedule
It took 75 milliseconds to converge
Scheduling took 75 milliseconds

Print BULB tree: 
l_bound: 14, u_bound: 14; investigated partial schedule: {}; 
└── l_bound: 14, u_bound: 14; investigated n18--79:IADD in [0:0]; investigated partial schedule: {0=[n18--79:IADD]}; 

Printing BULB metrics for lBoundEstimator: ASAP, lazyALAP: false, updateAlapBound: true
BULB tree contains 144 inspected nodes
100 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: true, 24 times
Best latency found: 14
Initial best latency: 14
28 out of 42 DFG nodes could be skipped to find best schedule
It took 2959 milliseconds to converge
Scheduling took 3793 milliseconds

Print BULB tree: 
l_bound: 10, u_bound: 14; investigated partial schedule: {}; 
└── l_bound: 10, u_bound: 14; investigated n18--79:IADD in [0:0]; investigated partial schedule: {0=[n18--79:IADD]}; 
    ├── l_bound: 10, u_bound: 14; investigated n25--57:IADD in [0:0]; investigated partial schedule: {0=[n25--57:IADD, n18--79:IADD]}; 
    │   └── l_bound: 10, u_bound: 14; investigated n38--124:IADD in [1:1]; investigated partial schedule: {0=[n25--57:IADD, n18--79:IADD], 1=[n38--124:IADD]}; 
    │       └── l_bound: 10, u_bound: 14; investigated n26--111:IADD in [1:1]; investigated partial schedule: {0=[n25--57:IADD, n18--79:IADD], 1=[n38--124:IADD, n26--111:IADD]}; 
    │           ├── l_bound: 10, u_bound: 14; investigated n3--44:IADD in [1:1]; investigated partial schedule: {0=[n25--57:IADD, n18--79:IADD], 1=[n38--124:IADD, n26--111:IADD, n3--44:IADD]}; 
    │           │   ├── l_bound: 10, u_bound: 14; investigated n16--33:DMA_LOAD in [1:2]; investigated partial schedule: {0=[n25--57:IADD, n18--79:IADD], 1=[n38--124:IADD, n16--33:DMA_LOAD, n26--111:IADD, n3--44:IADD], 2=[n16--33:DMA_LOAD]}; 
    │           │   │   ├── l_bound: 10, u_bound: 14; investigated n1--58:DMA_LOAD in [1:2]; investigated partial schedule: {0=[n25--57:IADD, n18--79:IADD], 1=[n38--124:IADD, n16--33:DMA_LOAD, n26--111:IADD, n1--58:DMA_LOAD, n3--44:IADD], 2=[n16--33:DMA_LOAD, n1--58:DMA_LOAD]}; 
    │           │   │   │   └── l_bound: 11, u_bound: 14; investigated n37--125:DMA_LOAD in [3:4]; investigated partial schedule: {0=[n25--57:IADD, n18--79:IADD], 1=[n38--124:IADD, n16--33:DMA_LOAD, n26--111:IADD, n1--58:DMA_LOAD, n3--44:IADD], 2=[n16--33:DMA_LOAD, n1--58:DMA_LOAD], 3=[n37--125:DMA_LOAD], 4=[n37--125:DMA_LOAD]}; 
    │           │   │   │       ├── l_bound: 11, u_bound: 14; investigated n2--45:DMA_LOAD in [3:4]; investigated partial schedule: {0=[n25--57:IADD, n18--79:IADD], 1=[n38--124:IADD, n16--33:DMA_LOAD, n26--111:IADD, n1--58:DMA_LOAD, n3--44:IADD], 2=[n16--33:DMA_LOAD, n1--58:DMA_LOAD], 3=[n37--125:DMA_LOAD, n2--45:DMA_LOAD], 4=[n37--125:DMA_LOAD, n2--45:DMA_LOAD]}; 
    │           │   │   │       │   └── l_bound: 13, u_bound: 14; investigated n17--100:DMA_LOAD in [5:6]; investigated partial schedule: {0=[n25--57:IADD, n18--79:IADD], 1=[n38--124:IADD, n16--33:DMA_LOAD, n26--111:IADD, n1--58:DMA_LOAD, n3--44:IADD], 2=[n16--33:DMA_LOAD, n1--58:DMA_LOAD], 3=[n37--125:DMA_LOAD, n2--45:DMA_LOAD], 4=[n37--125:DMA_LOAD, n2--45:DMA_LOAD], 5=[n17--100:DMA_LOAD], 6=[n17--100:DMA_LOAD]}; 
    │           │   │   │       │       ├── l_bound: 13, u_bound: 14; investigated n8--137:IADD in [1:1]; investigated partial schedule: {0=[n25--57:IADD, n18--79:IADD], 1=[n38--124:IADD, n16--33:DMA_LOAD, n26--111:IADD, n1--58:DMA_LOAD, n3--44:IADD, n8--137:IADD], 2=[n16--33:DMA_LOAD, n1--58:DMA_LOAD], 3=[n37--125:DMA_LOAD, n2--45:DMA_LOAD], 4=[n37--125:DMA_LOAD, n2--45:DMA_LOAD], 5=[n17--100:DMA_LOAD], 6=[n17--100:DMA_LOAD]}; 
    │           │   │   │       │       │   ├── l_bound: 13, u_bound: 14; investigated n23--70:IADD in [1:1]; investigated partial schedule: {0=[n25--57:IADD, n18--79:IADD], 1=[n38--124:IADD, n16--33:DMA_LOAD, n26--111:IADD, n1--58:DMA_LOAD, n3--44:IADD, n8--137:IADD, n23--70:IADD], 2=[n16--33:DMA_LOAD, n1--58:DMA_LOAD], 3=[n37--125:DMA_LOAD, n2--45:DMA_LOAD], 4=[n37--125:DMA_LOAD, n2--45:DMA_LOAD], 5=[n17--100:DMA_LOAD], 6=[n17--100:DMA_LOAD]}; 
    │           │   │   │       │       │   │   ├── l_bound: 13, u_bound: 14; investigated n22--112:DMA_LOAD in [5:6]; investigated partial schedule: {0=[n25--57:IADD, n18--79:IADD], 1=[n38--124:IADD, n16--33:DMA_LOAD, n26--111:IADD, n1--58:DMA_LOAD, n3--44:IADD, n8--137:IADD, n23--70:IADD], 2=[n16--33:DMA_LOAD, n1--58:DMA_LOAD], 3=[n37--125:DMA_LOAD, n2--45:DMA_LOAD], 4=[n37--125:DMA_LOAD, n2--45:DMA_LOAD], 5=[n17--100:DMA_LOAD, n22--112:DMA_LOAD], 6=[n17--100:DMA_LOAD, n22--112:DMA_LOAD]}; 
    │           │   │   │       │       │   │   │   ├── l_bound: 14, u_bound: 14; investigated n7--138:DMA_LOAD in [7:8]; investigated partial schedule: {0=[n25--57:IADD, n18--79:IADD], 1=[n38--124:IADD, n16--33:DMA_LOAD, n1--58:DMA_LOAD, n26--111:IADD, n3--44:IADD, n8--137:IADD, n23--70:IADD], 2=[n16--33:DMA_LOAD, n1--58:DMA_LOAD], 3=[n37--125:DMA_LOAD, n2--45:DMA_LOAD], 4=[n37--125:DMA_LOAD, n2--45:DMA_LOAD], 5=[n17--100:DMA_LOAD, n22--112:DMA_LOAD], 6=[n17--100:DMA_LOAD, n22--112:DMA_LOAD], 7=[n7--138:DMA_LOAD], 8=[n7--138:DMA_LOAD]}; 
    │           │   │   │       │       │   ├── l_bound: 13, u_bound: 14; investigated n23--70:IADD in [2:2]; investigated partial schedule: {0=[n25--57:IADD, n18--79:IADD], 1=[n38--124:IADD, n16--33:DMA_LOAD, n26--111:IADD, n1--58:DMA_LOAD, n3--44:IADD, n8--137:IADD], 2=[n16--33:DMA_LOAD, n1--58:DMA_LOAD, n23--70:IADD], 3=[n37--125:DMA_LOAD, n2--45:DMA_LOAD], 4=[n37--125:DMA_LOAD, n2--45:DMA_LOAD], 5=[n17--100:DMA_LOAD], 6=[n17--100:DMA_LOAD]}; 
    │           │   │   │       │       │   │   ├── l_bound: 13, u_bound: 14; investigated n22--112:DMA_LOAD in [5:6]; investigated partial schedule: {0=[n25--57:IADD, n18--79:IADD], 1=[n38--124:IADD, n16--33:DMA_LOAD, n26--111:IADD, n1--58:DMA_LOAD, n3--44:IADD, n8--137:IADD], 2=[n16--33:DMA_LOAD, n1--58:DMA_LOAD, n23--70:IADD], 3=[n37--125:DMA_LOAD, n2--45:DMA_LOAD], 4=[n37--125:DMA_LOAD, n2--45:DMA_LOAD], 5=[n17--100:DMA_LOAD, n22--112:DMA_LOAD], 6=[n17--100:DMA_LOAD, n22--112:DMA_LOAD]}; 
    │           │   │   │       │       │   │   │   ├── l_bound: 14, u_bound: 14; investigated n7--138:DMA_LOAD in [7:8]; investigated partial schedule: {0=[n25--57:IADD, n18--79:IADD], 1=[n38--124:IADD, n16--33:DMA_LOAD, n1--58:DMA_LOAD, n26--111:IADD, n3--44:IADD, n8--137:IADD], 2=[n16--33:DMA_LOAD, n1--58:DMA_LOAD, n23--70:IADD], 3=[n37--125:DMA_LOAD, n2--45:DMA_LOAD], 4=[n37--125:DMA_LOAD, n2--45:DMA_LOAD], 5=[n17--100:DMA_LOAD, n22--112:DMA_LOAD], 6=[n17--100:DMA_LOAD, n22--112:DMA_LOAD], 7=[n7--138:DMA_LOAD], 8=[n7--138:DMA_LOAD]}; 
    │           │   │   │       │       │   └── l_bound: 13, u_bound: 14; investigated n23--70:IADD in [0:0]; investigated partial schedule: {0=[n25--57:IADD, n18--79:IADD, n23--70:IADD], 1=[n38--124:IADD, n16--33:DMA_LOAD, n26--111:IADD, n1--58:DMA_LOAD, n3--44:IADD, n8--137:IADD], 2=[n16--33:DMA_LOAD, n1--58:DMA_LOAD], 3=[n37--125:DMA_LOAD, n2--45:DMA_LOAD], 4=[n37--125:DMA_LOAD, n2--45:DMA_LOAD], 5=[n17--100:DMA_LOAD], 6=[n17--100:DMA_LOAD]}; 
    │           │   │   │       │       │       └── l_bound: 13, u_bound: 14; investigated n22--112:DMA_LOAD in [5:6]; investigated partial schedule: {0=[n25--57:IADD, n18--79:IADD, n23--70:IADD], 1=[n38--124:IADD, n16--33:DMA_LOAD, n26--111:IADD, n1--58:DMA_LOAD, n3--44:IADD, n8--137:IADD], 2=[n16--33:DMA_LOAD, n1--58:DMA_LOAD], 3=[n37--125:DMA_LOAD, n2--45:DMA_LOAD], 4=[n37--125:DMA_LOAD, n2--45:DMA_LOAD], 5=[n17--100:DMA_LOAD, n22--112:DMA_LOAD], 6=[n17--100:DMA_LOAD, n22--112:DMA_LOAD]}; 
    │           │   │   │       │       │           ├── l_bound: 14, u_bound: 14; investigated n7--138:DMA_LOAD in [7:8]; investigated partial schedule: {0=[n25--57:IADD, n18--79:IADD, n23--70:IADD], 1=[n38--124:IADD, n16--33:DMA_LOAD, n1--58:DMA_LOAD, n26--111:IADD, n3--44:IADD, n8--137:IADD], 2=[n16--33:DMA_LOAD, n1--58:DMA_LOAD], 3=[n37--125:DMA_LOAD, n2--45:DMA_LOAD], 4=[n37--125:DMA_LOAD, n2--45:DMA_LOAD], 5=[n17--100:DMA_LOAD, n22--112:DMA_LOAD], 6=[n17--100:DMA_LOAD, n22--112:DMA_LOAD], 7=[n7--138:DMA_LOAD], 8=[n7--138:DMA_LOAD]}; 
    │           │   │   │       │       └── l_bound: 13, u_bound: 14; investigated n8--137:IADD in [2:2]; investigated partial schedule: {0=[n25--57:IADD, n18--79:IADD], 1=[n38--124:IADD, n16--33:DMA_LOAD, n26--111:IADD, n1--58:DMA_LOAD, n3--44:IADD], 2=[n16--33:DMA_LOAD, n1--58:DMA_LOAD, n8--137:IADD], 3=[n37--125:DMA_LOAD, n2--45:DMA_LOAD], 4=[n37--125:DMA_LOAD, n2--45:DMA_LOAD], 5=[n17--100:DMA_LOAD], 6=[n17--100:DMA_LOAD]}; 
    │           │   │   │       │           ├── l_bound: 13, u_bound: 14; investigated n23--70:IADD in [0:0]; investigated partial schedule: {0=[n25--57:IADD, n18--79:IADD, n23--70:IADD], 1=[n38--124:IADD, n16--33:DMA_LOAD, n26--111:IADD, n1--58:DMA_LOAD, n3--44:IADD], 2=[n16--33:DMA_LOAD, n1--58:DMA_LOAD, n8--137:IADD], 3=[n37--125:DMA_LOAD, n2--45:DMA_LOAD], 4=[n37--125:DMA_LOAD, n2--45:DMA_LOAD], 5=[n17--100:DMA_LOAD], 6=[n17--100:DMA_LOAD]}; 
    │           │   │   │       │           │   └── l_bound: 13, u_bound: 14; investigated n22--112:DMA_LOAD in [5:6]; investigated partial schedule: {0=[n25--57:IADD, n18--79:IADD, n23--70:IADD], 1=[n38--124:IADD, n16--33:DMA_LOAD, n26--111:IADD, n1--58:DMA_LOAD, n3--44:IADD], 2=[n16--33:DMA_LOAD, n1--58:DMA_LOAD, n8--137:IADD], 3=[n37--125:DMA_LOAD, n2--45:DMA_LOAD], 4=[n37--125:DMA_LOAD, n2--45:DMA_LOAD], 5=[n17--100:DMA_LOAD, n22--112:DMA_LOAD], 6=[n17--100:DMA_LOAD, n22--112:DMA_LOAD]}; 
    │           │   │   │       │           │       └── l_bound: 14, u_bound: 14; investigated n7--138:DMA_LOAD in [7:8]; investigated partial schedule: {0=[n25--57:IADD, n18--79:IADD, n23--70:IADD], 1=[n38--124:IADD, n16--33:DMA_LOAD, n1--58:DMA_LOAD, n26--111:IADD, n3--44:IADD], 2=[n16--33:DMA_LOAD, n1--58:DMA_LOAD, n8--137:IADD], 3=[n37--125:DMA_LOAD, n2--45:DMA_LOAD], 4=[n37--125:DMA_LOAD, n2--45:DMA_LOAD], 5=[n17--100:DMA_LOAD, n22--112:DMA_LOAD], 6=[n17--100:DMA_LOAD, n22--112:DMA_LOAD], 7=[n7--138:DMA_LOAD], 8=[n7--138:DMA_LOAD]}; 
    │           │   │   │       │           ├── l_bound: 13, u_bound: 14; investigated n23--70:IADD in [2:2]; investigated partial schedule: {0=[n25--57:IADD, n18--79:IADD], 1=[n38--124:IADD, n16--33:DMA_LOAD, n26--111:IADD, n1--58:DMA_LOAD, n3--44:IADD], 2=[n16--33:DMA_LOAD, n1--58:DMA_LOAD, n8--137:IADD, n23--70:IADD], 3=[n37--125:DMA_LOAD, n2--45:DMA_LOAD], 4=[n37--125:DMA_LOAD, n2--45:DMA_LOAD], 5=[n17--100:DMA_LOAD], 6=[n17--100:DMA_LOAD]}; 
    │           │   │   │       │           │   └── l_bound: 13, u_bound: 14; investigated n22--112:DMA_LOAD in [5:6]; investigated partial schedule: {0=[n25--57:IADD, n18--79:IADD], 1=[n38--124:IADD, n16--33:DMA_LOAD, n26--111:IADD, n1--58:DMA_LOAD, n3--44:IADD], 2=[n16--33:DMA_LOAD, n1--58:DMA_LOAD, n8--137:IADD, n23--70:IADD], 3=[n37--125:DMA_LOAD, n2--45:DMA_LOAD], 4=[n37--125:DMA_LOAD, n2--45:DMA_LOAD], 5=[n17--100:DMA_LOAD, n22--112:DMA_LOAD], 6=[n17--100:DMA_LOAD, n22--112:DMA_LOAD]}; 
    │           │   │   │       │           │       ├── l_bound: 14, u_bound: 14; investigated n7--138:DMA_LOAD in [7:8]; investigated partial schedule: {0=[n25--57:IADD, n18--79:IADD], 1=[n38--124:IADD, n16--33:DMA_LOAD, n1--58:DMA_LOAD, n26--111:IADD, n3--44:IADD], 2=[n16--33:DMA_LOAD, n1--58:DMA_LOAD, n8--137:IADD, n23--70:IADD], 3=[n37--125:DMA_LOAD, n2--45:DMA_LOAD], 4=[n37--125:DMA_LOAD, n2--45:DMA_LOAD], 5=[n17--100:DMA_LOAD, n22--112:DMA_LOAD], 6=[n17--100:DMA_LOAD, n22--112:DMA_LOAD], 7=[n7--138:DMA_LOAD], 8=[n7--138:DMA_LOAD]}; 
    │           │   │   │       │           └── l_bound: 13, u_bound: 14; investigated n23--70:IADD in [1:1]; investigated partial schedule: {0=[n25--57:IADD, n18--79:IADD], 1=[n38--124:IADD, n16--33:DMA_LOAD, n26--111:IADD, n1--58:DMA_LOAD, n3--44:IADD, n23--70:IADD], 2=[n16--33:DMA_LOAD, n1--58:DMA_LOAD, n8--137:IADD], 3=[n37--125:DMA_LOAD, n2--45:DMA_LOAD], 4=[n37--125:DMA_LOAD, n2--45:DMA_LOAD], 5=[n17--100:DMA_LOAD], 6=[n17--100:DMA_LOAD]}; 
    │           │   │   │       │               ├── l_bound: 13, u_bound: 14; investigated n22--112:DMA_LOAD in [5:6]; investigated partial schedule: {0=[n25--57:IADD, n18--79:IADD], 1=[n38--124:IADD, n16--33:DMA_LOAD, n26--111:IADD, n1--58:DMA_LOAD, n3--44:IADD, n23--70:IADD], 2=[n16--33:DMA_LOAD, n1--58:DMA_LOAD, n8--137:IADD], 3=[n37--125:DMA_LOAD, n2--45:DMA_LOAD], 4=[n37--125:DMA_LOAD, n2--45:DMA_LOAD], 5=[n17--100:DMA_LOAD, n22--112:DMA_LOAD], 6=[n17--100:DMA_LOAD, n22--112:DMA_LOAD]}; 
    │           │   │   │       │               │   └── l_bound: 14, u_bound: 14; investigated n7--138:DMA_LOAD in [7:8]; investigated partial schedule: {0=[n25--57:IADD, n18--79:IADD], 1=[n38--124:IADD, n16--33:DMA_LOAD, n1--58:DMA_LOAD, n26--111:IADD, n3--44:IADD, n23--70:IADD], 2=[n16--33:DMA_LOAD, n1--58:DMA_LOAD, n8--137:IADD], 3=[n37--125:DMA_LOAD, n2--45:DMA_LOAD], 4=[n37--125:DMA_LOAD, n2--45:DMA_LOAD], 5=[n17--100:DMA_LOAD, n22--112:DMA_LOAD], 6=[n17--100:DMA_LOAD, n22--112:DMA_LOAD], 7=[n7--138:DMA_LOAD], 8=[n7--138:DMA_LOAD]}; 
    │           │   │   └── l_bound: 10, u_bound: 15; investigated n1--58:DMA_LOAD in [2:3]; investigated partial schedule: {0=[n25--57:IADD, n18--79:IADD], 1=[n38--124:IADD, n16--33:DMA_LOAD, n26--111:IADD, n3--44:IADD], 2=[n16--33:DMA_LOAD, n1--58:DMA_LOAD], 3=[n1--58:DMA_LOAD]}; 
    │           │   ├── l_bound: 10, u_bound: 15; investigated n16--33:DMA_LOAD in [2:3]; investigated partial schedule: {0=[n25--57:IADD, n18--79:IADD], 1=[n38--124:IADD, n26--111:IADD, n3--44:IADD], 2=[n16--33:DMA_LOAD], 3=[n16--33:DMA_LOAD]}; 
    │           │   └── l_bound: 10, u_bound: 14; investigated n16--33:DMA_LOAD in [0:1]; investigated partial schedule: {0=[n25--57:IADD, n16--33:DMA_LOAD, n18--79:IADD], 1=[n38--124:IADD, n16--33:DMA_LOAD, n26--111:IADD, n3--44:IADD]}; 
    │           │       ├── l_bound: 10, u_bound: 14; investigated n1--58:DMA_LOAD in [2:3]; investigated partial schedule: {0=[n25--57:IADD, n16--33:DMA_LOAD, n18--79:IADD], 1=[n38--124:IADD, n16--33:DMA_LOAD, n26--111:IADD, n3--44:IADD], 2=[n1--58:DMA_LOAD], 3=[n1--58:DMA_LOAD]}; 
    │           │       │   └── l_bound: 10, u_bound: 15; investigated n37--125:DMA_LOAD in [2:3]; investigated partial schedule: {0=[n25--57:IADD, n16--33:DMA_LOAD, n18--79:IADD], 1=[n38--124:IADD, n16--33:DMA_LOAD, n26--111:IADD, n3--44:IADD], 2=[n1--58:DMA_LOAD, n37--125:DMA_LOAD], 3=[n1--58:DMA_LOAD, n37--125:DMA_LOAD]}; 
    │           │       └── l_bound: 10, u_bound: 14; investigated n1--58:DMA_LOAD in [1:2]; investigated partial schedule: {0=[n25--57:IADD, n16--33:DMA_LOAD, n18--79:IADD], 1=[n38--124:IADD, n16--33:DMA_LOAD, n26--111:IADD, n1--58:DMA_LOAD, n3--44:IADD], 2=[n1--58:DMA_LOAD]}; 
    │           │           └── l_bound: 10, u_bound: 14; investigated n37--125:DMA_LOAD in [2:3]; investigated partial schedule: {0=[n25--57:IADD, n16--33:DMA_LOAD, n18--79:IADD], 1=[n38--124:IADD, n16--33:DMA_LOAD, n26--111:IADD, n1--58:DMA_LOAD, n3--44:IADD], 2=[n1--58:DMA_LOAD, n37--125:DMA_LOAD], 3=[n37--125:DMA_LOAD]}; 
    │           │               ├── l_bound: 11, u_bound: 14; investigated n2--45:DMA_LOAD in [3:4]; investigated partial schedule: {0=[n25--57:IADD, n16--33:DMA_LOAD, n18--79:IADD], 1=[n38--124:IADD, n16--33:DMA_LOAD, n26--111:IADD, n1--58:DMA_LOAD, n3--44:IADD], 2=[n1--58:DMA_LOAD, n37--125:DMA_LOAD], 3=[n37--125:DMA_LOAD, n2--45:DMA_LOAD], 4=[n2--45:DMA_LOAD]}; 
    │           │               │   ├── l_bound: 12, u_bound: 14; investigated n17--100:DMA_LOAD in [4:5]; investigated partial schedule: {0=[n25--57:IADD, n16--33:DMA_LOAD, n18--79:IADD], 1=[n38--124:IADD, n16--33:DMA_LOAD, n26--111:IADD, n1--58:DMA_LOAD, n3--44:IADD], 2=[n1--58:DMA_LOAD, n37--125:DMA_LOAD], 3=[n37--125:DMA_LOAD, n2--45:DMA_LOAD], 4=[n2--45:DMA_LOAD, n17--100:DMA_LOAD], 5=[n17--100:DMA_LOAD]}; 
    │           │               │   │   ├── l_bound: 12, u_bound: 14; investigated n8--137:IADD in [2:2]; investigated partial schedule: {0=[n25--57:IADD, n16--33:DMA_LOAD, n18--79:IADD], 1=[n38--124:IADD, n16--33:DMA_LOAD, n26--111:IADD, n1--58:DMA_LOAD, n3--44:IADD], 2=[n1--58:DMA_LOAD, n37--125:DMA_LOAD, n8--137:IADD], 3=[n37--125:DMA_LOAD, n2--45:DMA_LOAD], 4=[n2--45:DMA_LOAD, n17--100:DMA_LOAD], 5=[n17--100:DMA_LOAD]}; 
    │           │               │   │   │   ├── l_bound: 12, u_bound: 14; investigated n23--70:IADD in [1:1]; investigated partial schedule: {0=[n25--57:IADD, n16--33:DMA_LOAD, n18--79:IADD], 1=[n38--124:IADD, n16--33:DMA_LOAD, n26--111:IADD, n1--58:DMA_LOAD, n3--44:IADD, n23--70:IADD], 2=[n1--58:DMA_LOAD, n37--125:DMA_LOAD, n8--137:IADD], 3=[n37--125:DMA_LOAD, n2--45:DMA_LOAD], 4=[n2--45:DMA_LOAD, n17--100:DMA_LOAD], 5=[n17--100:DMA_LOAD]}; 
    │           │               │   │   │   │   ├── l_bound: 13, u_bound: 14; investigated n22--112:DMA_LOAD in [5:6]; investigated partial schedule: {0=[n25--57:IADD, n16--33:DMA_LOAD, n18--79:IADD], 1=[n38--124:IADD, n16--33:DMA_LOAD, n26--111:IADD, n1--58:DMA_LOAD, n3--44:IADD, n23--70:IADD], 2=[n1--58:DMA_LOAD, n37--125:DMA_LOAD, n8--137:IADD], 3=[n37--125:DMA_LOAD, n2--45:DMA_LOAD], 4=[n2--45:DMA_LOAD, n17--100:DMA_LOAD], 5=[n17--100:DMA_LOAD, n22--112:DMA_LOAD], 6=[n22--112:DMA_LOAD]}; 
    │           │               │   │   │   │   │   ├── l_bound: 13, u_bound: 14; investigated n7--138:DMA_LOAD in [6:7]; investigated partial schedule: {0=[n25--57:IADD, n16--33:DMA_LOAD, n18--79:IADD], 1=[n38--124:IADD, n16--33:DMA_LOAD, n1--58:DMA_LOAD, n26--111:IADD, n3--44:IADD, n23--70:IADD], 2=[n1--58:DMA_LOAD, n37--125:DMA_LOAD, n8--137:IADD], 3=[n37--125:DMA_LOAD, n2--45:DMA_LOAD], 4=[n2--45:DMA_LOAD, n17--100:DMA_LOAD], 5=[n17--100:DMA_LOAD, n22--112:DMA_LOAD], 6=[n7--138:DMA_LOAD, n22--112:DMA_LOAD], 7=[n7--138:DMA_LOAD]}; 
    │           │               │   │   │   │   │   │   └── l_bound: 14, u_bound: 14; investigated n10--71:DMA_LOAD in [7:8]; investigated partial schedule: {0=[n25--57:IADD, n16--33:DMA_LOAD, n18--79:IADD], 1=[n38--124:IADD, n16--33:DMA_LOAD, n1--58:DMA_LOAD, n26--111:IADD, n3--44:IADD, n23--70:IADD], 2=[n1--58:DMA_LOAD, n37--125:DMA_LOAD, n8--137:IADD], 3=[n37--125:DMA_LOAD, n2--45:DMA_LOAD], 4=[n2--45:DMA_LOAD, n17--100:DMA_LOAD], 5=[n17--100:DMA_LOAD, n22--112:DMA_LOAD], 6=[n7--138:DMA_LOAD, n22--112:DMA_LOAD], 7=[n7--138:DMA_LOAD, n10--71:DMA_LOAD], 8=[n10--71:DMA_LOAD]}; 
    │           │               │   │   │   ├── l_bound: 12, u_bound: 14; investigated n23--70:IADD in [2:2]; investigated partial schedule: {0=[n25--57:IADD, n16--33:DMA_LOAD, n18--79:IADD], 1=[n38--124:IADD, n16--33:DMA_LOAD, n26--111:IADD, n1--58:DMA_LOAD, n3--44:IADD], 2=[n1--58:DMA_LOAD, n37--125:DMA_LOAD, n8--137:IADD, n23--70:IADD], 3=[n37--125:DMA_LOAD, n2--45:DMA_LOAD], 4=[n2--45:DMA_LOAD, n17--100:DMA_LOAD], 5=[n17--100:DMA_LOAD]}; 
    │           │               │   │   │   │   └── l_bound: 13, u_bound: 14; investigated n22--112:DMA_LOAD in [5:6]; investigated partial schedule: {0=[n25--57:IADD, n16--33:DMA_LOAD, n18--79:IADD], 1=[n38--124:IADD, n16--33:DMA_LOAD, n26--111:IADD, n1--58:DMA_LOAD, n3--44:IADD], 2=[n1--58:DMA_LOAD, n37--125:DMA_LOAD, n8--137:IADD, n23--70:IADD], 3=[n37--125:DMA_LOAD, n2--45:DMA_LOAD], 4=[n2--45:DMA_LOAD, n17--100:DMA_LOAD], 5=[n17--100:DMA_LOAD, n22--112:DMA_LOAD], 6=[n22--112:DMA_LOAD]}; 
    │           │               │   │   │   │       └── l_bound: 13, u_bound: 14; investigated n7--138:DMA_LOAD in [6:7]; investigated partial schedule: {0=[n25--57:IADD, n16--33:DMA_LOAD, n18--79:IADD], 1=[n38--124:IADD, n16--33:DMA_LOAD, n1--58:DMA_LOAD, n26--111:IADD, n3--44:IADD], 2=[n1--58:DMA_LOAD, n37--125:DMA_LOAD, n8--137:IADD, n23--70:IADD], 3=[n37--125:DMA_LOAD, n2--45:DMA_LOAD], 4=[n2--45:DMA_LOAD, n17--100:DMA_LOAD], 5=[n17--100:DMA_LOAD, n22--112:DMA_LOAD], 6=[n7--138:DMA_LOAD, n22--112:DMA_LOAD], 7=[n7--138:DMA_LOAD]}; 
    │           │               │   │   │   │           ├── l_bound: 14, u_bound: 14; investigated n10--71:DMA_LOAD in [7:8]; investigated partial schedule: {0=[n25--57:IADD, n16--33:DMA_LOAD, n18--79:IADD], 1=[n38--124:IADD, n16--33:DMA_LOAD, n1--58:DMA_LOAD, n26--111:IADD, n3--44:IADD], 2=[n1--58:DMA_LOAD, n37--125:DMA_LOAD, n8--137:IADD, n23--70:IADD], 3=[n37--125:DMA_LOAD, n2--45:DMA_LOAD], 4=[n2--45:DMA_LOAD, n17--100:DMA_LOAD], 5=[n17--100:DMA_LOAD, n22--112:DMA_LOAD], 6=[n7--138:DMA_LOAD, n22--112:DMA_LOAD], 7=[n7--138:DMA_LOAD, n10--71:DMA_LOAD], 8=[n10--71:DMA_LOAD]}; 
    │           │               │   │   │   └── l_bound: 12, u_bound: 14; investigated n23--70:IADD in [0:0]; investigated partial schedule: {0=[n25--57:IADD, n16--33:DMA_LOAD, n18--79:IADD, n23--70:IADD], 1=[n38--124:IADD, n16--33:DMA_LOAD, n26--111:IADD, n1--58:DMA_LOAD, n3--44:IADD], 2=[n1--58:DMA_LOAD, n37--125:DMA_LOAD, n8--137:IADD], 3=[n37--125:DMA_LOAD, n2--45:DMA_LOAD], 4=[n2--45:DMA_LOAD, n17--100:DMA_LOAD], 5=[n17--100:DMA_LOAD]}; 
    │           │               │   │   │       ├── l_bound: 13, u_bound: 14; investigated n22--112:DMA_LOAD in [5:6]; investigated partial schedule: {0=[n25--57:IADD, n16--33:DMA_LOAD, n18--79:IADD, n23--70:IADD], 1=[n38--124:IADD, n16--33:DMA_LOAD, n26--111:IADD, n1--58:DMA_LOAD, n3--44:IADD], 2=[n1--58:DMA_LOAD, n37--125:DMA_LOAD, n8--137:IADD], 3=[n37--125:DMA_LOAD, n2--45:DMA_LOAD], 4=[n2--45:DMA_LOAD, n17--100:DMA_LOAD], 5=[n17--100:DMA_LOAD, n22--112:DMA_LOAD], 6=[n22--112:DMA_LOAD]}; 
    │           │               │   │   │       │   ├── l_bound: 13, u_bound: 14; investigated n7--138:DMA_LOAD in [6:7]; investigated partial schedule: {0=[n25--57:IADD, n16--33:DMA_LOAD, n18--79:IADD, n23--70:IADD], 1=[n38--124:IADD, n16--33:DMA_LOAD, n1--58:DMA_LOAD, n26--111:IADD, n3--44:IADD], 2=[n1--58:DMA_LOAD, n37--125:DMA_LOAD, n8--137:IADD], 3=[n37--125:DMA_LOAD, n2--45:DMA_LOAD], 4=[n2--45:DMA_LOAD, n17--100:DMA_LOAD], 5=[n17--100:DMA_LOAD, n22--112:DMA_LOAD], 6=[n7--138:DMA_LOAD, n22--112:DMA_LOAD], 7=[n7--138:DMA_LOAD]}; 
    │           │               │   │   │       │   │   ├── l_bound: 14, u_bound: 14; investigated n10--71:DMA_LOAD in [7:8]; investigated partial schedule: {0=[n25--57:IADD, n16--33:DMA_LOAD, n18--79:IADD, n23--70:IADD], 1=[n38--124:IADD, n16--33:DMA_LOAD, n1--58:DMA_LOAD, n26--111:IADD, n3--44:IADD], 2=[n1--58:DMA_LOAD, n37--125:DMA_LOAD, n8--137:IADD], 3=[n37--125:DMA_LOAD, n2--45:DMA_LOAD], 4=[n2--45:DMA_LOAD, n17--100:DMA_LOAD], 5=[n17--100:DMA_LOAD, n22--112:DMA_LOAD], 6=[n7--138:DMA_LOAD, n22--112:DMA_LOAD], 7=[n7--138:DMA_LOAD, n10--71:DMA_LOAD], 8=[n10--71:DMA_LOAD]}; 
    │           │               │   │   └── l_bound: 12, u_bound: 14; investigated n8--137:IADD in [1:1]; investigated partial schedule: {0=[n25--57:IADD, n16--33:DMA_LOAD, n18--79:IADD], 1=[n38--124:IADD, n16--33:DMA_LOAD, n26--111:IADD, n1--58:DMA_LOAD, n3--44:IADD, n8--137:IADD], 2=[n1--58:DMA_LOAD, n37--125:DMA_LOAD], 3=[n37--125:DMA_LOAD, n2--45:DMA_LOAD], 4=[n2--45:DMA_LOAD, n17--100:DMA_LOAD], 5=[n17--100:DMA_LOAD]}; 
    │           │               │   │       ├── l_bound: 12, u_bound: 14; investigated n23--70:IADD in [1:1]; investigated partial schedule: {0=[n25--57:IADD, n16--33:DMA_LOAD, n18--79:IADD], 1=[n38--124:IADD, n16--33:DMA_LOAD, n26--111:IADD, n1--58:DMA_LOAD, n3--44:IADD, n8--137:IADD, n23--70:IADD], 2=[n1--58:DMA_LOAD, n37--125:DMA_LOAD], 3=[n37--125:DMA_LOAD, n2--45:DMA_LOAD], 4=[n2--45:DMA_LOAD, n17--100:DMA_LOAD], 5=[n17--100:DMA_LOAD]}; 
    │           │               │   │       │   ├── l_bound: 13, u_bound: 14; investigated n22--112:DMA_LOAD in [5:6]; investigated partial schedule: {0=[n25--57:IADD, n16--33:DMA_LOAD, n18--79:IADD], 1=[n38--124:IADD, n16--33:DMA_LOAD, n26--111:IADD, n1--58:DMA_LOAD, n3--44:IADD, n8--137:IADD, n23--70:IADD], 2=[n1--58:DMA_LOAD, n37--125:DMA_LOAD], 3=[n37--125:DMA_LOAD, n2--45:DMA_LOAD], 4=[n2--45:DMA_LOAD, n17--100:DMA_LOAD], 5=[n17--100:DMA_LOAD, n22--112:DMA_LOAD], 6=[n22--112:DMA_LOAD]}; 
    │           │               │   │       │   │   └── l_bound: 13, u_bound: 14; investigated n7--138:DMA_LOAD in [6:7]; investigated partial schedule: {0=[n25--57:IADD, n16--33:DMA_LOAD, n18--79:IADD], 1=[n38--124:IADD, n16--33:DMA_LOAD, n1--58:DMA_LOAD, n26--111:IADD, n3--44:IADD, n8--137:IADD, n23--70:IADD], 2=[n1--58:DMA_LOAD, n37--125:DMA_LOAD], 3=[n37--125:DMA_LOAD, n2--45:DMA_LOAD], 4=[n2--45:DMA_LOAD, n17--100:DMA_LOAD], 5=[n17--100:DMA_LOAD, n22--112:DMA_LOAD], 6=[n7--138:DMA_LOAD, n22--112:DMA_LOAD], 7=[n7--138:DMA_LOAD]}; 
    │           │               │   │       │   │       ├── l_bound: 14, u_bound: 14; investigated n10--71:DMA_LOAD in [7:8]; investigated partial schedule: {0=[n25--57:IADD, n16--33:DMA_LOAD, n18--79:IADD], 1=[n38--124:IADD, n16--33:DMA_LOAD, n1--58:DMA_LOAD, n26--111:IADD, n3--44:IADD, n8--137:IADD, n23--70:IADD], 2=[n1--58:DMA_LOAD, n37--125:DMA_LOAD], 3=[n37--125:DMA_LOAD, n2--45:DMA_LOAD], 4=[n2--45:DMA_LOAD, n17--100:DMA_LOAD], 5=[n17--100:DMA_LOAD, n22--112:DMA_LOAD], 6=[n7--138:DMA_LOAD, n22--112:DMA_LOAD], 7=[n7--138:DMA_LOAD, n10--71:DMA_LOAD], 8=[n10--71:DMA_LOAD]}; 
    │           │               │   │       ├── l_bound: 12, u_bound: 14; investigated n23--70:IADD in [0:0]; investigated partial schedule: {0=[n25--57:IADD, n16--33:DMA_LOAD, n18--79:IADD, n23--70:IADD], 1=[n38--124:IADD, n16--33:DMA_LOAD, n26--111:IADD, n1--58:DMA_LOAD, n3--44:IADD, n8--137:IADD], 2=[n1--58:DMA_LOAD, n37--125:DMA_LOAD], 3=[n37--125:DMA_LOAD, n2--45:DMA_LOAD], 4=[n2--45:DMA_LOAD, n17--100:DMA_LOAD], 5=[n17--100:DMA_LOAD]}; 
    │           │               │   │       │   ├── l_bound: 13, u_bound: 14; investigated n22--112:DMA_LOAD in [5:6]; investigated partial schedule: {0=[n25--57:IADD, n16--33:DMA_LOAD, n18--79:IADD, n23--70:IADD], 1=[n38--124:IADD, n16--33:DMA_LOAD, n26--111:IADD, n1--58:DMA_LOAD, n3--44:IADD, n8--137:IADD], 2=[n1--58:DMA_LOAD, n37--125:DMA_LOAD], 3=[n37--125:DMA_LOAD, n2--45:DMA_LOAD], 4=[n2--45:DMA_LOAD, n17--100:DMA_LOAD], 5=[n17--100:DMA_LOAD, n22--112:DMA_LOAD], 6=[n22--112:DMA_LOAD]}; 
    │           │               │   │       │   │   ├── l_bound: 13, u_bound: 14; investigated n7--138:DMA_LOAD in [6:7]; investigated partial schedule: {0=[n25--57:IADD, n16--33:DMA_LOAD, n18--79:IADD, n23--70:IADD], 1=[n38--124:IADD, n16--33:DMA_LOAD, n1--58:DMA_LOAD, n26--111:IADD, n3--44:IADD, n8--137:IADD], 2=[n1--58:DMA_LOAD, n37--125:DMA_LOAD], 3=[n37--125:DMA_LOAD, n2--45:DMA_LOAD], 4=[n2--45:DMA_LOAD, n17--100:DMA_LOAD], 5=[n17--100:DMA_LOAD, n22--112:DMA_LOAD], 6=[n7--138:DMA_LOAD, n22--112:DMA_LOAD], 7=[n7--138:DMA_LOAD]}; 
    │           │               │   │       │   │   │   ├── l_bound: 14, u_bound: 14; investigated n10--71:DMA_LOAD in [7:8]; investigated partial schedule: {0=[n25--57:IADD, n16--33:DMA_LOAD, n18--79:IADD, n23--70:IADD], 1=[n38--124:IADD, n16--33:DMA_LOAD, n1--58:DMA_LOAD, n26--111:IADD, n3--44:IADD, n8--137:IADD], 2=[n1--58:DMA_LOAD, n37--125:DMA_LOAD], 3=[n37--125:DMA_LOAD, n2--45:DMA_LOAD], 4=[n2--45:DMA_LOAD, n17--100:DMA_LOAD], 5=[n17--100:DMA_LOAD, n22--112:DMA_LOAD], 6=[n7--138:DMA_LOAD, n22--112:DMA_LOAD], 7=[n7--138:DMA_LOAD, n10--71:DMA_LOAD], 8=[n10--71:DMA_LOAD]}; 
    │           │               │   │       └── l_bound: 12, u_bound: 14; investigated n23--70:IADD in [2:2]; investigated partial schedule: {0=[n25--57:IADD, n16--33:DMA_LOAD, n18--79:IADD], 1=[n38--124:IADD, n16--33:DMA_LOAD, n26--111:IADD, n1--58:DMA_LOAD, n3--44:IADD, n8--137:IADD], 2=[n1--58:DMA_LOAD, n37--125:DMA_LOAD, n23--70:IADD], 3=[n37--125:DMA_LOAD, n2--45:DMA_LOAD], 4=[n2--45:DMA_LOAD, n17--100:DMA_LOAD], 5=[n17--100:DMA_LOAD]}; 
    │           │               │   │           ├── l_bound: 13, u_bound: 14; investigated n22--112:DMA_LOAD in [5:6]; investigated partial schedule: {0=[n25--57:IADD, n16--33:DMA_LOAD, n18--79:IADD], 1=[n38--124:IADD, n16--33:DMA_LOAD, n26--111:IADD, n1--58:DMA_LOAD, n3--44:IADD, n8--137:IADD], 2=[n1--58:DMA_LOAD, n37--125:DMA_LOAD, n23--70:IADD], 3=[n37--125:DMA_LOAD, n2--45:DMA_LOAD], 4=[n2--45:DMA_LOAD, n17--100:DMA_LOAD], 5=[n17--100:DMA_LOAD, n22--112:DMA_LOAD], 6=[n22--112:DMA_LOAD]}; 
    │           │               │   │           │   ├── l_bound: 13, u_bound: 14; investigated n7--138:DMA_LOAD in [6:7]; investigated partial schedule: {0=[n25--57:IADD, n16--33:DMA_LOAD, n18--79:IADD], 1=[n38--124:IADD, n16--33:DMA_LOAD, n1--58:DMA_LOAD, n26--111:IADD, n3--44:IADD, n8--137:IADD], 2=[n1--58:DMA_LOAD, n37--125:DMA_LOAD, n23--70:IADD], 3=[n37--125:DMA_LOAD, n2--45:DMA_LOAD], 4=[n2--45:DMA_LOAD, n17--100:DMA_LOAD], 5=[n17--100:DMA_LOAD, n22--112:DMA_LOAD], 6=[n7--138:DMA_LOAD, n22--112:DMA_LOAD], 7=[n7--138:DMA_LOAD]}; 
    │           │               │   │           │   │   └── l_bound: 14, u_bound: 14; investigated n10--71:DMA_LOAD in [7:8]; investigated partial schedule: {0=[n25--57:IADD, n16--33:DMA_LOAD, n18--79:IADD], 1=[n38--124:IADD, n16--33:DMA_LOAD, n1--58:DMA_LOAD, n26--111:IADD, n3--44:IADD, n8--137:IADD], 2=[n1--58:DMA_LOAD, n37--125:DMA_LOAD, n23--70:IADD], 3=[n37--125:DMA_LOAD, n2--45:DMA_LOAD], 4=[n2--45:DMA_LOAD, n17--100:DMA_LOAD], 5=[n17--100:DMA_LOAD, n22--112:DMA_LOAD], 6=[n7--138:DMA_LOAD, n22--112:DMA_LOAD], 7=[n7--138:DMA_LOAD, n10--71:DMA_LOAD], 8=[n10--71:DMA_LOAD]}; 
    │           └── l_bound: 10, u_bound: 14; investigated n3--44:IADD in [0:0]; investigated partial schedule: {0=[n25--57:IADD, n18--79:IADD, n3--44:IADD], 1=[n38--124:IADD, n26--111:IADD]}; 
    │               ├── l_bound: 10, u_bound: 14; investigated n16--33:DMA_LOAD in [1:2]; investigated partial schedule: {0=[n25--57:IADD, n18--79:IADD, n3--44:IADD], 1=[n38--124:IADD, n16--33:DMA_LOAD, n26--111:IADD], 2=[n16--33:DMA_LOAD]}; 
    │               │   ├── l_bound: 10, u_bound: 15; investigated n1--58:DMA_LOAD in [2:3]; investigated partial schedule: {0=[n25--57:IADD, n18--79:IADD, n3--44:IADD], 1=[n38--124:IADD, n16--33:DMA_LOAD, n26--111:IADD], 2=[n16--33:DMA_LOAD, n1--58:DMA_LOAD], 3=[n1--58:DMA_LOAD]}; 
    │               │   └── l_bound: 10, u_bound: 14; investigated n1--58:DMA_LOAD in [1:2]; investigated partial schedule: {0=[n25--57:IADD, n18--79:IADD, n3--44:IADD], 1=[n38--124:IADD, n16--33:DMA_LOAD, n26--111:IADD, n1--58:DMA_LOAD], 2=[n16--33:DMA_LOAD, n1--58:DMA_LOAD]}; 
    │               │       ├── l_bound: 11, u_bound: 14; investigated n37--125:DMA_LOAD in [3:4]; investigated partial schedule: {0=[n25--57:IADD, n18--79:IADD, n3--44:IADD], 1=[n38--124:IADD, n16--33:DMA_LOAD, n26--111:IADD, n1--58:DMA_LOAD], 2=[n16--33:DMA_LOAD, n1--58:DMA_LOAD], 3=[n37--125:DMA_LOAD], 4=[n37--125:DMA_LOAD]}; 
    │               │       │   ├── l_bound: 11, u_bound: 14; investigated n2--45:DMA_LOAD in [3:4]; investigated partial schedule: {0=[n25--57:IADD, n18--79:IADD, n3--44:IADD], 1=[n38--124:IADD, n16--33:DMA_LOAD, n26--111:IADD, n1--58:DMA_LOAD], 2=[n16--33:DMA_LOAD, n1--58:DMA_LOAD], 3=[n37--125:DMA_LOAD, n2--45:DMA_LOAD], 4=[n37--125:DMA_LOAD, n2--45:DMA_LOAD]}; 
    │               │       │   │   ├── l_bound: 13, u_bound: 14; investigated n17--100:DMA_LOAD in [5:6]; investigated partial schedule: {0=[n25--57:IADD, n18--79:IADD, n3--44:IADD], 1=[n38--124:IADD, n16--33:DMA_LOAD, n26--111:IADD, n1--58:DMA_LOAD], 2=[n16--33:DMA_LOAD, n1--58:DMA_LOAD], 3=[n37--125:DMA_LOAD, n2--45:DMA_LOAD], 4=[n37--125:DMA_LOAD, n2--45:DMA_LOAD], 5=[n17--100:DMA_LOAD], 6=[n17--100:DMA_LOAD]}; 
    │               │       │   │   │   ├── l_bound: 13, u_bound: 14; investigated n8--137:IADD in [1:1]; investigated partial schedule: {0=[n25--57:IADD, n18--79:IADD, n3--44:IADD], 1=[n38--124:IADD, n16--33:DMA_LOAD, n26--111:IADD, n1--58:DMA_LOAD, n8--137:IADD], 2=[n16--33:DMA_LOAD, n1--58:DMA_LOAD], 3=[n37--125:DMA_LOAD, n2--45:DMA_LOAD], 4=[n37--125:DMA_LOAD, n2--45:DMA_LOAD], 5=[n17--100:DMA_LOAD], 6=[n17--100:DMA_LOAD]}; 
    │               │       │   │   │   │   ├── l_bound: 13, u_bound: 14; investigated n23--70:IADD in [0:0]; investigated partial schedule: {0=[n25--57:IADD, n18--79:IADD, n3--44:IADD, n23--70:IADD], 1=[n38--124:IADD, n16--33:DMA_LOAD, n26--111:IADD, n1--58:DMA_LOAD, n8--137:IADD], 2=[n16--33:DMA_LOAD, n1--58:DMA_LOAD], 3=[n37--125:DMA_LOAD, n2--45:DMA_LOAD], 4=[n37--125:DMA_LOAD, n2--45:DMA_LOAD], 5=[n17--100:DMA_LOAD], 6=[n17--100:DMA_LOAD]}; 
    │               │       │   │   │   │   │   └── l_bound: 13, u_bound: 14; investigated n22--112:DMA_LOAD in [5:6]; investigated partial schedule: {0=[n25--57:IADD, n18--79:IADD, n3--44:IADD, n23--70:IADD], 1=[n38--124:IADD, n16--33:DMA_LOAD, n26--111:IADD, n1--58:DMA_LOAD, n8--137:IADD], 2=[n16--33:DMA_LOAD, n1--58:DMA_LOAD], 3=[n37--125:DMA_LOAD, n2--45:DMA_LOAD], 4=[n37--125:DMA_LOAD, n2--45:DMA_LOAD], 5=[n17--100:DMA_LOAD, n22--112:DMA_LOAD], 6=[n17--100:DMA_LOAD, n22--112:DMA_LOAD]}; 
    │               │       │   │   │   │   │       ├── l_bound: 14, u_bound: 14; investigated n7--138:DMA_LOAD in [7:8]; investigated partial schedule: {0=[n25--57:IADD, n18--79:IADD, n3--44:IADD, n23--70:IADD], 1=[n38--124:IADD, n16--33:DMA_LOAD, n1--58:DMA_LOAD, n26--111:IADD, n8--137:IADD], 2=[n16--33:DMA_LOAD, n1--58:DMA_LOAD], 3=[n37--125:DMA_LOAD, n2--45:DMA_LOAD], 4=[n37--125:DMA_LOAD, n2--45:DMA_LOAD], 5=[n17--100:DMA_LOAD, n22--112:DMA_LOAD], 6=[n17--100:DMA_LOAD, n22--112:DMA_LOAD], 7=[n7--138:DMA_LOAD], 8=[n7--138:DMA_LOAD]}; 
    │               │       │   │   │   │   ├── l_bound: 13, u_bound: 14; investigated n23--70:IADD in [2:2]; investigated partial schedule: {0=[n25--57:IADD, n18--79:IADD, n3--44:IADD], 1=[n38--124:IADD, n16--33:DMA_LOAD, n26--111:IADD, n1--58:DMA_LOAD, n8--137:IADD], 2=[n16--33:DMA_LOAD, n1--58:DMA_LOAD, n23--70:IADD], 3=[n37--125:DMA_LOAD, n2--45:DMA_LOAD], 4=[n37--125:DMA_LOAD, n2--45:DMA_LOAD], 5=[n17--100:DMA_LOAD], 6=[n17--100:DMA_LOAD]}; 
    │               │       │   │   │   │   │   ├── l_bound: 13, u_bound: 14; investigated n22--112:DMA_LOAD in [5:6]; investigated partial schedule: {0=[n25--57:IADD, n18--79:IADD, n3--44:IADD], 1=[n38--124:IADD, n16--33:DMA_LOAD, n26--111:IADD, n1--58:DMA_LOAD, n8--137:IADD], 2=[n16--33:DMA_LOAD, n1--58:DMA_LOAD, n23--70:IADD], 3=[n37--125:DMA_LOAD, n2--45:DMA_LOAD], 4=[n37--125:DMA_LOAD, n2--45:DMA_LOAD], 5=[n17--100:DMA_LOAD, n22--112:DMA_LOAD], 6=[n17--100:DMA_LOAD, n22--112:DMA_LOAD]}; 
    │               │       │   │   │   │   │   │   ├── l_bound: 14, u_bound: 14; investigated n7--138:DMA_LOAD in [7:8]; investigated partial schedule: {0=[n25--57:IADD, n18--79:IADD, n3--44:IADD], 1=[n38--124:IADD, n16--33:DMA_LOAD, n1--58:DMA_LOAD, n26--111:IADD, n8--137:IADD], 2=[n16--33:DMA_LOAD, n1--58:DMA_LOAD, n23--70:IADD], 3=[n37--125:DMA_LOAD, n2--45:DMA_LOAD], 4=[n37--125:DMA_LOAD, n2--45:DMA_LOAD], 5=[n17--100:DMA_LOAD, n22--112:DMA_LOAD], 6=[n17--100:DMA_LOAD, n22--112:DMA_LOAD], 7=[n7--138:DMA_LOAD], 8=[n7--138:DMA_LOAD]}; 
    │               │       │   │   │   │   └── l_bound: 13, u_bound: 14; investigated n23--70:IADD in [1:1]; investigated partial schedule: {0=[n25--57:IADD, n18--79:IADD, n3--44:IADD], 1=[n38--124:IADD, n16--33:DMA_LOAD, n26--111:IADD, n1--58:DMA_LOAD, n8--137:IADD, n23--70:IADD], 2=[n16--33:DMA_LOAD, n1--58:DMA_LOAD], 3=[n37--125:DMA_LOAD, n2--45:DMA_LOAD], 4=[n37--125:DMA_LOAD, n2--45:DMA_LOAD], 5=[n17--100:DMA_LOAD], 6=[n17--100:DMA_LOAD]}; 
    │               │       │   │   │   │       └── l_bound: 13, u_bound: 14; investigated n22--112:DMA_LOAD in [5:6]; investigated partial schedule: {0=[n25--57:IADD, n18--79:IADD, n3--44:IADD], 1=[n38--124:IADD, n16--33:DMA_LOAD, n26--111:IADD, n1--58:DMA_LOAD, n8--137:IADD, n23--70:IADD], 2=[n16--33:DMA_LOAD, n1--58:DMA_LOAD], 3=[n37--125:DMA_LOAD, n2--45:DMA_LOAD], 4=[n37--125:DMA_LOAD, n2--45:DMA_LOAD], 5=[n17--100:DMA_LOAD, n22--112:DMA_LOAD], 6=[n17--100:DMA_LOAD, n22--112:DMA_LOAD]}; 
    │               │       │   │   │   │           ├── l_bound: 14, u_bound: 14; investigated n7--138:DMA_LOAD in [7:8]; investigated partial schedule: {0=[n25--57:IADD, n18--79:IADD, n3--44:IADD], 1=[n38--124:IADD, n16--33:DMA_LOAD, n1--58:DMA_LOAD, n26--111:IADD, n8--137:IADD, n23--70:IADD], 2=[n16--33:DMA_LOAD, n1--58:DMA_LOAD], 3=[n37--125:DMA_LOAD, n2--45:DMA_LOAD], 4=[n37--125:DMA_LOAD, n2--45:DMA_LOAD], 5=[n17--100:DMA_LOAD, n22--112:DMA_LOAD], 6=[n17--100:DMA_LOAD, n22--112:DMA_LOAD], 7=[n7--138:DMA_LOAD], 8=[n7--138:DMA_LOAD]}; 
    │               │       │   │   │   └── l_bound: 13, u_bound: 14; investigated n8--137:IADD in [2:2]; investigated partial schedule: {0=[n25--57:IADD, n18--79:IADD, n3--44:IADD], 1=[n38--124:IADD, n16--33:DMA_LOAD, n26--111:IADD, n1--58:DMA_LOAD], 2=[n16--33:DMA_LOAD, n1--58:DMA_LOAD, n8--137:IADD], 3=[n37--125:DMA_LOAD, n2--45:DMA_LOAD], 4=[n37--125:DMA_LOAD, n2--45:DMA_LOAD], 5=[n17--100:DMA_LOAD], 6=[n17--100:DMA_LOAD]}; 
    │               │       │   │   │       ├── l_bound: 13, u_bound: 14; investigated n23--70:IADD in [2:2]; investigated partial schedule: {0=[n25--57:IADD, n18--79:IADD, n3--44:IADD], 1=[n38--124:IADD, n16--33:DMA_LOAD, n26--111:IADD, n1--58:DMA_LOAD], 2=[n16--33:DMA_LOAD, n1--58:DMA_LOAD, n8--137:IADD, n23--70:IADD], 3=[n37--125:DMA_LOAD, n2--45:DMA_LOAD], 4=[n37--125:DMA_LOAD, n2--45:DMA_LOAD], 5=[n17--100:DMA_LOAD], 6=[n17--100:DMA_LOAD]}; 
    │               │       │   │   │       │   └── l_bound: 13, u_bound: 14; investigated n22--112:DMA_LOAD in [5:6]; investigated partial schedule: {0=[n25--57:IADD, n18--79:IADD, n3--44:IADD], 1=[n38--124:IADD, n16--33:DMA_LOAD, n26--111:IADD, n1--58:DMA_LOAD], 2=[n16--33:DMA_LOAD, n1--58:DMA_LOAD, n8--137:IADD, n23--70:IADD], 3=[n37--125:DMA_LOAD, n2--45:DMA_LOAD], 4=[n37--125:DMA_LOAD, n2--45:DMA_LOAD], 5=[n17--100:DMA_LOAD, n22--112:DMA_LOAD], 6=[n17--100:DMA_LOAD, n22--112:DMA_LOAD]}; 
    │               │       │   │   │       │       ├── l_bound: 14, u_bound: 14; investigated n7--138:DMA_LOAD in [7:8]; investigated partial schedule: {0=[n25--57:IADD, n18--79:IADD, n3--44:IADD], 1=[n38--124:IADD, n16--33:DMA_LOAD, n1--58:DMA_LOAD, n26--111:IADD], 2=[n16--33:DMA_LOAD, n1--58:DMA_LOAD, n8--137:IADD, n23--70:IADD], 3=[n37--125:DMA_LOAD, n2--45:DMA_LOAD], 4=[n37--125:DMA_LOAD, n2--45:DMA_LOAD], 5=[n17--100:DMA_LOAD, n22--112:DMA_LOAD], 6=[n17--100:DMA_LOAD, n22--112:DMA_LOAD], 7=[n7--138:DMA_LOAD], 8=[n7--138:DMA_LOAD]}; 
    │               │       │   │   │       ├── l_bound: 13, u_bound: 14; investigated n23--70:IADD in [1:1]; investigated partial schedule: {0=[n25--57:IADD, n18--79:IADD, n3--44:IADD], 1=[n38--124:IADD, n16--33:DMA_LOAD, n26--111:IADD, n1--58:DMA_LOAD, n23--70:IADD], 2=[n16--33:DMA_LOAD, n1--58:DMA_LOAD, n8--137:IADD], 3=[n37--125:DMA_LOAD, n2--45:DMA_LOAD], 4=[n37--125:DMA_LOAD, n2--45:DMA_LOAD], 5=[n17--100:DMA_LOAD], 6=[n17--100:DMA_LOAD]}; 
    │               │       │   │   │       │   └── l_bound: 13, u_bound: 14; investigated n22--112:DMA_LOAD in [5:6]; investigated partial schedule: {0=[n25--57:IADD, n18--79:IADD, n3--44:IADD], 1=[n38--124:IADD, n16--33:DMA_LOAD, n26--111:IADD, n1--58:DMA_LOAD, n23--70:IADD], 2=[n16--33:DMA_LOAD, n1--58:DMA_LOAD, n8--137:IADD], 3=[n37--125:DMA_LOAD, n2--45:DMA_LOAD], 4=[n37--125:DMA_LOAD, n2--45:DMA_LOAD], 5=[n17--100:DMA_LOAD, n22--112:DMA_LOAD], 6=[n17--100:DMA_LOAD, n22--112:DMA_LOAD]}; 
    │               │       │   │   │       │       ├── l_bound: 14, u_bound: 14; investigated n7--138:DMA_LOAD in [7:8]; investigated partial schedule: {0=[n25--57:IADD, n18--79:IADD, n3--44:IADD], 1=[n38--124:IADD, n16--33:DMA_LOAD, n1--58:DMA_LOAD, n26--111:IADD, n23--70:IADD], 2=[n16--33:DMA_LOAD, n1--58:DMA_LOAD, n8--137:IADD], 3=[n37--125:DMA_LOAD, n2--45:DMA_LOAD], 4=[n37--125:DMA_LOAD, n2--45:DMA_LOAD], 5=[n17--100:DMA_LOAD, n22--112:DMA_LOAD], 6=[n17--100:DMA_LOAD, n22--112:DMA_LOAD], 7=[n7--138:DMA_LOAD], 8=[n7--138:DMA_LOAD]}; 
    │               │       │   │   │       └── l_bound: 13, u_bound: 14; investigated n23--70:IADD in [0:0]; investigated partial schedule: {0=[n25--57:IADD, n18--79:IADD, n3--44:IADD, n23--70:IADD], 1=[n38--124:IADD, n16--33:DMA_LOAD, n26--111:IADD, n1--58:DMA_LOAD], 2=[n16--33:DMA_LOAD, n1--58:DMA_LOAD, n8--137:IADD], 3=[n37--125:DMA_LOAD, n2--45:DMA_LOAD], 4=[n37--125:DMA_LOAD, n2--45:DMA_LOAD], 5=[n17--100:DMA_LOAD], 6=[n17--100:DMA_LOAD]}; 
    │               │       │   │   │           ├── l_bound: 13, u_bound: 14; investigated n22--112:DMA_LOAD in [5:6]; investigated partial schedule: {0=[n25--57:IADD, n18--79:IADD, n3--44:IADD, n23--70:IADD], 1=[n38--124:IADD, n16--33:DMA_LOAD, n26--111:IADD, n1--58:DMA_LOAD], 2=[n16--33:DMA_LOAD, n1--58:DMA_LOAD, n8--137:IADD], 3=[n37--125:DMA_LOAD, n2--45:DMA_LOAD], 4=[n37--125:DMA_LOAD, n2--45:DMA_LOAD], 5=[n17--100:DMA_LOAD, n22--112:DMA_LOAD], 6=[n17--100:DMA_LOAD, n22--112:DMA_LOAD]}; 
    │               │       │   │   │           │   ├── l_bound: 14, u_bound: 14; investigated n7--138:DMA_LOAD in [7:8]; investigated partial schedule: {0=[n25--57:IADD, n18--79:IADD, n3--44:IADD, n23--70:IADD], 1=[n38--124:IADD, n16--33:DMA_LOAD, n1--58:DMA_LOAD, n26--111:IADD], 2=[n16--33:DMA_LOAD, n1--58:DMA_LOAD, n8--137:IADD], 3=[n37--125:DMA_LOAD, n2--45:DMA_LOAD], 4=[n37--125:DMA_LOAD, n2--45:DMA_LOAD], 5=[n17--100:DMA_LOAD, n22--112:DMA_LOAD], 6=[n17--100:DMA_LOAD, n22--112:DMA_LOAD], 7=[n7--138:DMA_LOAD], 8=[n7--138:DMA_LOAD]}; 
    │               ├── l_bound: 10, u_bound: 14; investigated n16--33:DMA_LOAD in [0:1]; investigated partial schedule: {0=[n25--57:IADD, n16--33:DMA_LOAD, n18--79:IADD, n3--44:IADD], 1=[n38--124:IADD, n16--33:DMA_LOAD, n26--111:IADD]}; 
    │               │   ├── l_bound: 10, u_bound: 14; investigated n1--58:DMA_LOAD in [1:2]; investigated partial schedule: {0=[n25--57:IADD, n16--33:DMA_LOAD, n18--79:IADD, n3--44:IADD], 1=[n38--124:IADD, n16--33:DMA_LOAD, n26--111:IADD, n1--58:DMA_LOAD], 2=[n1--58:DMA_LOAD]}; 
    │               │   │   └── l_bound: 10, u_bound: 14; investigated n37--125:DMA_LOAD in [2:3]; investigated partial schedule: {0=[n25--57:IADD, n16--33:DMA_LOAD, n18--79:IADD, n3--44:IADD], 1=[n38--124:IADD, n16--33:DMA_LOAD, n26--111:IADD, n1--58:DMA_LOAD], 2=[n1--58:DMA_LOAD, n37--125:DMA_LOAD], 3=[n37--125:DMA_LOAD]}; 
    │               │   │       ├── l_bound: 11, u_bound: 14; investigated n2--45:DMA_LOAD in [3:4]; investigated partial schedule: {0=[n25--57:IADD, n16--33:DMA_LOAD, n18--79:IADD, n3--44:IADD], 1=[n38--124:IADD, n16--33:DMA_LOAD, n26--111:IADD, n1--58:DMA_LOAD], 2=[n1--58:DMA_LOAD, n37--125:DMA_LOAD], 3=[n37--125:DMA_LOAD, n2--45:DMA_LOAD], 4=[n2--45:DMA_LOAD]}; 
    │               │   │       │   └── l_bound: 12, u_bound: 14; investigated n17--100:DMA_LOAD in [4:5]; investigated partial schedule: {0=[n25--57:IADD, n16--33:DMA_LOAD, n18--79:IADD, n3--44:IADD], 1=[n38--124:IADD, n16--33:DMA_LOAD, n26--111:IADD, n1--58:DMA_LOAD], 2=[n1--58:DMA_LOAD, n37--125:DMA_LOAD], 3=[n37--125:DMA_LOAD, n2--45:DMA_LOAD], 4=[n2--45:DMA_LOAD, n17--100:DMA_LOAD], 5=[n17--100:DMA_LOAD]}; 
    │               │   │       │       ├── l_bound: 12, u_bound: 14; investigated n8--137:IADD in [2:2]; investigated partial schedule: {0=[n25--57:IADD, n16--33:DMA_LOAD, n18--79:IADD, n3--44:IADD], 1=[n38--124:IADD, n16--33:DMA_LOAD, n26--111:IADD, n1--58:DMA_LOAD], 2=[n1--58:DMA_LOAD, n37--125:DMA_LOAD, n8--137:IADD], 3=[n37--125:DMA_LOAD, n2--45:DMA_LOAD], 4=[n2--45:DMA_LOAD, n17--100:DMA_LOAD], 5=[n17--100:DMA_LOAD]}; 
    │               │   │       │       │   ├── l_bound: 12, u_bound: 14; investigated n23--70:IADD in [1:1]; investigated partial schedule: {0=[n25--57:IADD, n16--33:DMA_LOAD, n18--79:IADD, n3--44:IADD], 1=[n38--124:IADD, n16--33:DMA_LOAD, n26--111:IADD, n1--58:DMA_LOAD, n23--70:IADD], 2=[n1--58:DMA_LOAD, n37--125:DMA_LOAD, n8--137:IADD], 3=[n37--125:DMA_LOAD, n2--45:DMA_LOAD], 4=[n2--45:DMA_LOAD, n17--100:DMA_LOAD], 5=[n17--100:DMA_LOAD]}; 
    │               │   │       │       │   │   ├── l_bound: 13, u_bound: 14; investigated n22--112:DMA_LOAD in [5:6]; investigated partial schedule: {0=[n25--57:IADD, n16--33:DMA_LOAD, n18--79:IADD, n3--44:IADD], 1=[n38--124:IADD, n16--33:DMA_LOAD, n26--111:IADD, n1--58:DMA_LOAD, n23--70:IADD], 2=[n1--58:DMA_LOAD, n37--125:DMA_LOAD, n8--137:IADD], 3=[n37--125:DMA_LOAD, n2--45:DMA_LOAD], 4=[n2--45:DMA_LOAD, n17--100:DMA_LOAD], 5=[n17--100:DMA_LOAD, n22--112:DMA_LOAD], 6=[n22--112:DMA_LOAD]}; 
    │               │   │       │       │   │   │   ├── l_bound: 13, u_bound: 14; investigated n7--138:DMA_LOAD in [6:7]; investigated partial schedule: {0=[n25--57:IADD, n16--33:DMA_LOAD, n18--79:IADD, n3--44:IADD], 1=[n38--124:IADD, n16--33:DMA_LOAD, n1--58:DMA_LOAD, n26--111:IADD, n23--70:IADD], 2=[n1--58:DMA_LOAD, n37--125:DMA_LOAD, n8--137:IADD], 3=[n37--125:DMA_LOAD, n2--45:DMA_LOAD], 4=[n2--45:DMA_LOAD, n17--100:DMA_LOAD], 5=[n17--100:DMA_LOAD, n22--112:DMA_LOAD], 6=[n7--138:DMA_LOAD, n22--112:DMA_LOAD], 7=[n7--138:DMA_LOAD]}; 
    │               │   │       │       │   │   │   │   └── l_bound: 14, u_bound: 14; investigated n10--71:DMA_LOAD in [7:8]; investigated partial schedule: {0=[n25--57:IADD, n16--33:DMA_LOAD, n18--79:IADD, n3--44:IADD], 1=[n38--124:IADD, n16--33:DMA_LOAD, n1--58:DMA_LOAD, n26--111:IADD, n23--70:IADD], 2=[n1--58:DMA_LOAD, n37--125:DMA_LOAD, n8--137:IADD], 3=[n37--125:DMA_LOAD, n2--45:DMA_LOAD], 4=[n2--45:DMA_LOAD, n17--100:DMA_LOAD], 5=[n17--100:DMA_LOAD, n22--112:DMA_LOAD], 6=[n7--138:DMA_LOAD, n22--112:DMA_LOAD], 7=[n7--138:DMA_LOAD, n10--71:DMA_LOAD], 8=[n10--71:DMA_LOAD]}; 
    │               │   │       │       │   ├── l_bound: 12, u_bound: 14; investigated n23--70:IADD in [0:0]; investigated partial schedule: {0=[n25--57:IADD, n16--33:DMA_LOAD, n18--79:IADD, n3--44:IADD, n23--70:IADD], 1=[n38--124:IADD, n16--33:DMA_LOAD, n26--111:IADD, n1--58:DMA_LOAD], 2=[n1--58:DMA_LOAD, n37--125:DMA_LOAD, n8--137:IADD], 3=[n37--125:DMA_LOAD, n2--45:DMA_LOAD], 4=[n2--45:DMA_LOAD, n17--100:DMA_LOAD], 5=[n17--100:DMA_LOAD]}; 
    │               │   │       │       │   │   └── l_bound: 13, u_bound: 14; investigated n22--112:DMA_LOAD in [5:6]; investigated partial schedule: {0=[n25--57:IADD, n16--33:DMA_LOAD, n18--79:IADD, n3--44:IADD, n23--70:IADD], 1=[n38--124:IADD, n16--33:DMA_LOAD, n26--111:IADD, n1--58:DMA_LOAD], 2=[n1--58:DMA_LOAD, n37--125:DMA_LOAD, n8--137:IADD], 3=[n37--125:DMA_LOAD, n2--45:DMA_LOAD], 4=[n2--45:DMA_LOAD, n17--100:DMA_LOAD], 5=[n17--100:DMA_LOAD, n22--112:DMA_LOAD], 6=[n22--112:DMA_LOAD]}; 
    │               │   │       │       │   │       └── l_bound: 13, u_bound: 14; investigated n7--138:DMA_LOAD in [6:7]; investigated partial schedule: {0=[n25--57:IADD, n16--33:DMA_LOAD, n18--79:IADD, n3--44:IADD, n23--70:IADD], 1=[n38--124:IADD, n16--33:DMA_LOAD, n1--58:DMA_LOAD, n26--111:IADD], 2=[n1--58:DMA_LOAD, n37--125:DMA_LOAD, n8--137:IADD], 3=[n37--125:DMA_LOAD, n2--45:DMA_LOAD], 4=[n2--45:DMA_LOAD, n17--100:DMA_LOAD], 5=[n17--100:DMA_LOAD, n22--112:DMA_LOAD], 6=[n7--138:DMA_LOAD, n22--112:DMA_LOAD], 7=[n7--138:DMA_LOAD]}; 
    │               │   │       │       │   │           ├── l_bound: 14, u_bound: 14; investigated n10--71:DMA_LOAD in [7:8]; investigated partial schedule: {0=[n25--57:IADD, n16--33:DMA_LOAD, n18--79:IADD, n3--44:IADD, n23--70:IADD], 1=[n38--124:IADD, n16--33:DMA_LOAD, n1--58:DMA_LOAD, n26--111:IADD], 2=[n1--58:DMA_LOAD, n37--125:DMA_LOAD, n8--137:IADD], 3=[n37--125:DMA_LOAD, n2--45:DMA_LOAD], 4=[n2--45:DMA_LOAD, n17--100:DMA_LOAD], 5=[n17--100:DMA_LOAD, n22--112:DMA_LOAD], 6=[n7--138:DMA_LOAD, n22--112:DMA_LOAD], 7=[n7--138:DMA_LOAD, n10--71:DMA_LOAD], 8=[n10--71:DMA_LOAD]}; 
    │               │   │       │       │   └── l_bound: 12, u_bound: 14; investigated n23--70:IADD in [2:2]; investigated partial schedule: {0=[n25--57:IADD, n16--33:DMA_LOAD, n18--79:IADD, n3--44:IADD], 1=[n38--124:IADD, n16--33:DMA_LOAD, n26--111:IADD, n1--58:DMA_LOAD], 2=[n1--58:DMA_LOAD, n37--125:DMA_LOAD, n8--137:IADD, n23--70:IADD], 3=[n37--125:DMA_LOAD, n2--45:DMA_LOAD], 4=[n2--45:DMA_LOAD, n17--100:DMA_LOAD], 5=[n17--100:DMA_LOAD]}; 
    │               │   │       │       │       ├── l_bound: 13, u_bound: 14; investigated n22--112:DMA_LOAD in [5:6]; investigated partial schedule: {0=[n25--57:IADD, n16--33:DMA_LOAD, n18--79:IADD, n3--44:IADD], 1=[n38--124:IADD, n16--33:DMA_LOAD, n26--111:IADD, n1--58:DMA_LOAD], 2=[n1--58:DMA_LOAD, n37--125:DMA_LOAD, n8--137:IADD, n23--70:IADD], 3=[n37--125:DMA_LOAD, n2--45:DMA_LOAD], 4=[n2--45:DMA_LOAD, n17--100:DMA_LOAD], 5=[n17--100:DMA_LOAD, n22--112:DMA_LOAD], 6=[n22--112:DMA_LOAD]}; 
    │               │   │       │       │       │   └── l_bound: 13, u_bound: 14; investigated n7--138:DMA_LOAD in [6:7]; investigated partial schedule: {0=[n25--57:IADD, n16--33:DMA_LOAD, n18--79:IADD, n3--44:IADD], 1=[n38--124:IADD, n16--33:DMA_LOAD, n1--58:DMA_LOAD, n26--111:IADD], 2=[n1--58:DMA_LOAD, n37--125:DMA_LOAD, n8--137:IADD, n23--70:IADD], 3=[n37--125:DMA_LOAD, n2--45:DMA_LOAD], 4=[n2--45:DMA_LOAD, n17--100:DMA_LOAD], 5=[n17--100:DMA_LOAD, n22--112:DMA_LOAD], 6=[n7--138:DMA_LOAD, n22--112:DMA_LOAD], 7=[n7--138:DMA_LOAD]}; 
    │               │   │       │       │       │       └── l_bound: 14, u_bound: 14; investigated n10--71:DMA_LOAD in [7:8]; investigated partial schedule: {0=[n25--57:IADD, n16--33:DMA_LOAD, n18--79:IADD, n3--44:IADD], 1=[n38--124:IADD, n16--33:DMA_LOAD, n1--58:DMA_LOAD, n26--111:IADD], 2=[n1--58:DMA_LOAD, n37--125:DMA_LOAD, n8--137:IADD, n23--70:IADD], 3=[n37--125:DMA_LOAD, n2--45:DMA_LOAD], 4=[n2--45:DMA_LOAD, n17--100:DMA_LOAD], 5=[n17--100:DMA_LOAD, n22--112:DMA_LOAD], 6=[n7--138:DMA_LOAD, n22--112:DMA_LOAD], 7=[n7--138:DMA_LOAD, n10--71:DMA_LOAD], 8=[n10--71:DMA_LOAD]}; 
    │               │   │       │       └── l_bound: 12, u_bound: 14; investigated n8--137:IADD in [1:1]; investigated partial schedule: {0=[n25--57:IADD, n16--33:DMA_LOAD, n18--79:IADD, n3--44:IADD], 1=[n38--124:IADD, n16--33:DMA_LOAD, n26--111:IADD, n1--58:DMA_LOAD, n8--137:IADD], 2=[n1--58:DMA_LOAD, n37--125:DMA_LOAD], 3=[n37--125:DMA_LOAD, n2--45:DMA_LOAD], 4=[n2--45:DMA_LOAD, n17--100:DMA_LOAD], 5=[n17--100:DMA_LOAD]}; 
    │               │   │       │           ├── l_bound: 12, u_bound: 14; investigated n23--70:IADD in [1:1]; investigated partial schedule: {0=[n25--57:IADD, n16--33:DMA_LOAD, n18--79:IADD, n3--44:IADD], 1=[n38--124:IADD, n16--33:DMA_LOAD, n26--111:IADD, n1--58:DMA_LOAD, n8--137:IADD, n23--70:IADD], 2=[n1--58:DMA_LOAD, n37--125:DMA_LOAD], 3=[n37--125:DMA_LOAD, n2--45:DMA_LOAD], 4=[n2--45:DMA_LOAD, n17--100:DMA_LOAD], 5=[n17--100:DMA_LOAD]}; 
    │               │   │       │           │   └── l_bound: 13, u_bound: 14; investigated n22--112:DMA_LOAD in [5:6]; investigated partial schedule: {0=[n25--57:IADD, n16--33:DMA_LOAD, n18--79:IADD, n3--44:IADD], 1=[n38--124:IADD, n16--33:DMA_LOAD, n26--111:IADD, n1--58:DMA_LOAD, n8--137:IADD, n23--70:IADD], 2=[n1--58:DMA_LOAD, n37--125:DMA_LOAD], 3=[n37--125:DMA_LOAD, n2--45:DMA_LOAD], 4=[n2--45:DMA_LOAD, n17--100:DMA_LOAD], 5=[n17--100:DMA_LOAD, n22--112:DMA_LOAD], 6=[n22--112:DMA_LOAD]}; 
    │               │   │       │           │       ├── l_bound: 13, u_bound: 14; investigated n7--138:DMA_LOAD in [6:7]; investigated partial schedule: {0=[n25--57:IADD, n16--33:DMA_LOAD, n18--79:IADD, n3--44:IADD], 1=[n38--124:IADD, n16--33:DMA_LOAD, n1--58:DMA_LOAD, n26--111:IADD, n8--137:IADD, n23--70:IADD], 2=[n1--58:DMA_LOAD, n37--125:DMA_LOAD], 3=[n37--125:DMA_LOAD, n2--45:DMA_LOAD], 4=[n2--45:DMA_LOAD, n17--100:DMA_LOAD], 5=[n17--100:DMA_LOAD, n22--112:DMA_LOAD], 6=[n7--138:DMA_LOAD, n22--112:DMA_LOAD], 7=[n7--138:DMA_LOAD]}; 
    │               │   │       │           │       │   └── l_bound: 14, u_bound: 14; investigated n10--71:DMA_LOAD in [7:8]; investigated partial schedule: {0=[n25--57:IADD, n16--33:DMA_LOAD, n18--79:IADD, n3--44:IADD], 1=[n38--124:IADD, n16--33:DMA_LOAD, n1--58:DMA_LOAD, n26--111:IADD, n8--137:IADD, n23--70:IADD], 2=[n1--58:DMA_LOAD, n37--125:DMA_LOAD], 3=[n37--125:DMA_LOAD, n2--45:DMA_LOAD], 4=[n2--45:DMA_LOAD, n17--100:DMA_LOAD], 5=[n17--100:DMA_LOAD, n22--112:DMA_LOAD], 6=[n7--138:DMA_LOAD, n22--112:DMA_LOAD], 7=[n7--138:DMA_LOAD, n10--71:DMA_LOAD], 8=[n10--71:DMA_LOAD]}; 
    │               │   │       │           ├── l_bound: 12, u_bound: 14; investigated n23--70:IADD in [0:0]; investigated partial schedule: {0=[n25--57:IADD, n16--33:DMA_LOAD, n18--79:IADD, n3--44:IADD, n23--70:IADD], 1=[n38--124:IADD, n16--33:DMA_LOAD, n26--111:IADD, n1--58:DMA_LOAD, n8--137:IADD], 2=[n1--58:DMA_LOAD, n37--125:DMA_LOAD], 3=[n37--125:DMA_LOAD, n2--45:DMA_LOAD], 4=[n2--45:DMA_LOAD, n17--100:DMA_LOAD], 5=[n17--100:DMA_LOAD]}; 
    │               │   │       │           │   ├── l_bound: 13, u_bound: 14; investigated n22--112:DMA_LOAD in [5:6]; investigated partial schedule: {0=[n25--57:IADD, n16--33:DMA_LOAD, n18--79:IADD, n3--44:IADD, n23--70:IADD], 1=[n38--124:IADD, n16--33:DMA_LOAD, n26--111:IADD, n1--58:DMA_LOAD, n8--137:IADD], 2=[n1--58:DMA_LOAD, n37--125:DMA_LOAD], 3=[n37--125:DMA_LOAD, n2--45:DMA_LOAD], 4=[n2--45:DMA_LOAD, n17--100:DMA_LOAD], 5=[n17--100:DMA_LOAD, n22--112:DMA_LOAD], 6=[n22--112:DMA_LOAD]}; 
    │               │   │       │           │   │   ├── l_bound: 13, u_bound: 14; investigated n7--138:DMA_LOAD in [6:7]; investigated partial schedule: {0=[n25--57:IADD, n16--33:DMA_LOAD, n18--79:IADD, n3--44:IADD, n23--70:IADD], 1=[n38--124:IADD, n16--33:DMA_LOAD, n1--58:DMA_LOAD, n26--111:IADD, n8--137:IADD], 2=[n1--58:DMA_LOAD, n37--125:DMA_LOAD], 3=[n37--125:DMA_LOAD, n2--45:DMA_LOAD], 4=[n2--45:DMA_LOAD, n17--100:DMA_LOAD], 5=[n17--100:DMA_LOAD, n22--112:DMA_LOAD], 6=[n7--138:DMA_LOAD, n22--112:DMA_LOAD], 7=[n7--138:DMA_LOAD]}; 
    │               │   │       │           │   │   │   ├── l_bound: 14, u_bound: 14; investigated n10--71:DMA_LOAD in [7:8]; investigated partial schedule: {0=[n25--57:IADD, n16--33:DMA_LOAD, n18--79:IADD, n3--44:IADD, n23--70:IADD], 1=[n38--124:IADD, n16--33:DMA_LOAD, n1--58:DMA_LOAD, n26--111:IADD, n8--137:IADD], 2=[n1--58:DMA_LOAD, n37--125:DMA_LOAD], 3=[n37--125:DMA_LOAD, n2--45:DMA_LOAD], 4=[n2--45:DMA_LOAD, n17--100:DMA_LOAD], 5=[n17--100:DMA_LOAD, n22--112:DMA_LOAD], 6=[n7--138:DMA_LOAD, n22--112:DMA_LOAD], 7=[n7--138:DMA_LOAD, n10--71:DMA_LOAD], 8=[n10--71:DMA_LOAD]}; 
    │               │   │       │           └── l_bound: 12, u_bound: 14; investigated n23--70:IADD in [2:2]; investigated partial schedule: {0=[n25--57:IADD, n16--33:DMA_LOAD, n18--79:IADD, n3--44:IADD], 1=[n38--124:IADD, n16--33:DMA_LOAD, n26--111:IADD, n1--58:DMA_LOAD, n8--137:IADD], 2=[n1--58:DMA_LOAD, n37--125:DMA_LOAD, n23--70:IADD], 3=[n37--125:DMA_LOAD, n2--45:DMA_LOAD], 4=[n2--45:DMA_LOAD, n17--100:DMA_LOAD], 5=[n17--100:DMA_LOAD]}; 
    │               │   │       │               └── l_bound: 13, u_bound: 14; investigated n22--112:DMA_LOAD in [5:6]; investigated partial schedule: {0=[n25--57:IADD, n16--33:DMA_LOAD, n18--79:IADD, n3--44:IADD], 1=[n38--124:IADD, n16--33:DMA_LOAD, n26--111:IADD, n1--58:DMA_LOAD, n8--137:IADD], 2=[n1--58:DMA_LOAD, n37--125:DMA_LOAD, n23--70:IADD], 3=[n37--125:DMA_LOAD, n2--45:DMA_LOAD], 4=[n2--45:DMA_LOAD, n17--100:DMA_LOAD], 5=[n17--100:DMA_LOAD, n22--112:DMA_LOAD], 6=[n22--112:DMA_LOAD]}; 
    │               │   │       │                   ├── l_bound: 13, u_bound: 14; investigated n7--138:DMA_LOAD in [6:7]; investigated partial schedule: {0=[n25--57:IADD, n16--33:DMA_LOAD, n18--79:IADD, n3--44:IADD], 1=[n38--124:IADD, n16--33:DMA_LOAD, n1--58:DMA_LOAD, n26--111:IADD, n8--137:IADD], 2=[n1--58:DMA_LOAD, n37--125:DMA_LOAD, n23--70:IADD], 3=[n37--125:DMA_LOAD, n2--45:DMA_LOAD], 4=[n2--45:DMA_LOAD, n17--100:DMA_LOAD], 5=[n17--100:DMA_LOAD, n22--112:DMA_LOAD], 6=[n7--138:DMA_LOAD, n22--112:DMA_LOAD], 7=[n7--138:DMA_LOAD]}; 
    │               │   │       │                   │   ├── l_bound: 14, u_bound: 14; investigated n10--71:DMA_LOAD in [7:8]; investigated partial schedule: {0=[n25--57:IADD, n16--33:DMA_LOAD, n18--79:IADD, n3--44:IADD], 1=[n38--124:IADD, n16--33:DMA_LOAD, n1--58:DMA_LOAD, n26--111:IADD, n8--137:IADD], 2=[n1--58:DMA_LOAD, n37--125:DMA_LOAD, n23--70:IADD], 3=[n37--125:DMA_LOAD, n2--45:DMA_LOAD], 4=[n2--45:DMA_LOAD, n17--100:DMA_LOAD], 5=[n17--100:DMA_LOAD, n22--112:DMA_LOAD], 6=[n7--138:DMA_LOAD, n22--112:DMA_LOAD], 7=[n7--138:DMA_LOAD, n10--71:DMA_LOAD], 8=[n10--71:DMA_LOAD]}; 
    │               │   └── l_bound: 10, u_bound: 14; investigated n1--58:DMA_LOAD in [2:3]; investigated partial schedule: {0=[n25--57:IADD, n16--33:DMA_LOAD, n18--79:IADD, n3--44:IADD], 1=[n38--124:IADD, n16--33:DMA_LOAD, n26--111:IADD], 2=[n1--58:DMA_LOAD], 3=[n1--58:DMA_LOAD]}; 
    │               │       └── l_bound: 10, u_bound: 15; investigated n37--125:DMA_LOAD in [2:3]; investigated partial schedule: {0=[n25--57:IADD, n16--33:DMA_LOAD, n18--79:IADD, n3--44:IADD], 1=[n38--124:IADD, n16--33:DMA_LOAD, n26--111:IADD], 2=[n1--58:DMA_LOAD, n37--125:DMA_LOAD], 3=[n1--58:DMA_LOAD, n37--125:DMA_LOAD]}; 
    │               └── l_bound: 10, u_bound: 15; investigated n16--33:DMA_LOAD in [2:3]; investigated partial schedule: {0=[n25--57:IADD, n18--79:IADD, n3--44:IADD], 1=[n38--124:IADD, n26--111:IADD], 2=[n16--33:DMA_LOAD], 3=[n16--33:DMA_LOAD]}; 
    └── l_bound: 10, u_bound: 14; investigated n25--57:IADD in [1:1]; investigated partial schedule: {0=[n18--79:IADD], 1=[n25--57:IADD]}; 
        └── l_bound: 10, u_bound: 14; investigated n38--124:IADD in [1:1]; investigated partial schedule: {0=[n18--79:IADD], 1=[n25--57:IADD, n38--124:IADD]}; 
            └── l_bound: 10, u_bound: 14; investigated n26--111:IADD in [1:1]; investigated partial schedule: {0=[n18--79:IADD], 1=[n25--57:IADD, n38--124:IADD, n26--111:IADD]}; 
                ├── l_bound: 10, u_bound: 14; investigated n3--44:IADD in [1:1]; investigated partial schedule: {0=[n18--79:IADD], 1=[n25--57:IADD, n38--124:IADD, n26--111:IADD, n3--44:IADD]}; 
                │   ├── l_bound: 10, u_bound: 15; investigated n16--33:DMA_LOAD in [2:3]; investigated partial schedule: {0=[n18--79:IADD], 1=[n25--57:IADD, n38--124:IADD, n26--111:IADD, n3--44:IADD], 2=[n16--33:DMA_LOAD], 3=[n16--33:DMA_LOAD]}; 
                │   ├── l_bound: 10, u_bound: 14; investigated n16--33:DMA_LOAD in [0:1]; investigated partial schedule: {0=[n16--33:DMA_LOAD, n18--79:IADD], 1=[n25--57:IADD, n38--124:IADD, n16--33:DMA_LOAD, n26--111:IADD, n3--44:IADD]}; 
                │   │   └── l_bound: 10, u_bound: 14; investigated n1--58:DMA_LOAD in [2:3]; investigated partial schedule: {0=[n16--33:DMA_LOAD, n18--79:IADD], 1=[n25--57:IADD, n38--124:IADD, n16--33:DMA_LOAD, n26--111:IADD, n3--44:IADD], 2=[n1--58:DMA_LOAD], 3=[n1--58:DMA_LOAD]}; 
                │   │       └── l_bound: 10, u_bound: 15; investigated n37--125:DMA_LOAD in [2:3]; investigated partial schedule: {0=[n16--33:DMA_LOAD, n18--79:IADD], 1=[n25--57:IADD, n38--124:IADD, n16--33:DMA_LOAD, n26--111:IADD, n3--44:IADD], 2=[n1--58:DMA_LOAD, n37--125:DMA_LOAD], 3=[n1--58:DMA_LOAD, n37--125:DMA_LOAD]}; 
                │   └── l_bound: 10, u_bound: 14; investigated n16--33:DMA_LOAD in [1:2]; investigated partial schedule: {0=[n18--79:IADD], 1=[n25--57:IADD, n38--124:IADD, n16--33:DMA_LOAD, n26--111:IADD, n3--44:IADD], 2=[n16--33:DMA_LOAD]}; 
                │       └── l_bound: 10, u_bound: 15; investigated n1--58:DMA_LOAD in [2:3]; investigated partial schedule: {0=[n18--79:IADD], 1=[n25--57:IADD, n38--124:IADD, n16--33:DMA_LOAD, n26--111:IADD, n3--44:IADD], 2=[n16--33:DMA_LOAD, n1--58:DMA_LOAD], 3=[n1--58:DMA_LOAD]}; 
                └── l_bound: 10, u_bound: 14; investigated n3--44:IADD in [0:0]; investigated partial schedule: {0=[n18--79:IADD, n3--44:IADD], 1=[n25--57:IADD, n38--124:IADD, n26--111:IADD]}; 
                    ├── l_bound: 10, u_bound: 15; investigated n16--33:DMA_LOAD in [2:3]; investigated partial schedule: {0=[n18--79:IADD, n3--44:IADD], 1=[n25--57:IADD, n38--124:IADD, n26--111:IADD], 2=[n16--33:DMA_LOAD], 3=[n16--33:DMA_LOAD]}; 
                    ├── l_bound: 10, u_bound: 14; investigated n16--33:DMA_LOAD in [1:2]; investigated partial schedule: {0=[n18--79:IADD, n3--44:IADD], 1=[n25--57:IADD, n38--124:IADD, n16--33:DMA_LOAD, n26--111:IADD], 2=[n16--33:DMA_LOAD]}; 
                    │   └── l_bound: 10, u_bound: 15; investigated n1--58:DMA_LOAD in [2:3]; investigated partial schedule: {0=[n18--79:IADD, n3--44:IADD], 1=[n25--57:IADD, n38--124:IADD, n16--33:DMA_LOAD, n26--111:IADD], 2=[n16--33:DMA_LOAD, n1--58:DMA_LOAD], 3=[n1--58:DMA_LOAD]}; 
                    └── l_bound: 10, u_bound: 14; investigated n16--33:DMA_LOAD in [0:1]; investigated partial schedule: {0=[n16--33:DMA_LOAD, n18--79:IADD, n3--44:IADD], 1=[n25--57:IADD, n38--124:IADD, n16--33:DMA_LOAD, n26--111:IADD]}; 
                        └── l_bound: 10, u_bound: 14; investigated n1--58:DMA_LOAD in [2:3]; investigated partial schedule: {0=[n16--33:DMA_LOAD, n18--79:IADD, n3--44:IADD], 1=[n25--57:IADD, n38--124:IADD, n16--33:DMA_LOAD, n26--111:IADD], 2=[n1--58:DMA_LOAD], 3=[n1--58:DMA_LOAD]}; 
                            └── l_bound: 10, u_bound: 15; investigated n37--125:DMA_LOAD in [2:3]; investigated partial schedule: {0=[n16--33:DMA_LOAD, n18--79:IADD, n3--44:IADD], 1=[n25--57:IADD, n38--124:IADD, n16--33:DMA_LOAD, n26--111:IADD], 2=[n1--58:DMA_LOAD, n37--125:DMA_LOAD], 3=[n1--58:DMA_LOAD, n37--125:DMA_LOAD]}; 

Printing BULB metrics for lBoundEstimator: ASAP, lazyALAP: false, updateAlapBound: false
BULB tree contains 42 inspected nodes
5 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: false, 0 times
Best latency found: 14
Initial best latency: 14
0 out of 42 DFG nodes could be skipped to find best schedule
It took 0 milliseconds to converge
Scheduling took 1946 milliseconds

Print BULB tree: 
l_bound: 10, u_bound: 14; investigated partial schedule: {}; 
└── l_bound: 10, u_bound: 14; investigated n18--79:IADD in [0:0]; investigated partial schedule: {0=[n18--79:IADD]}; 
    ├── l_bound: 10, u_bound: 14; investigated n25--57:IADD in [0:0]; investigated partial schedule: {0=[n25--57:IADD, n18--79:IADD]}; 
    │   └── l_bound: 10, u_bound: 14; investigated n38--124:IADD in [1:1]; investigated partial schedule: {0=[n25--57:IADD, n18--79:IADD], 1=[n38--124:IADD]}; 
    │       └── l_bound: 10, u_bound: 14; investigated n26--111:IADD in [1:1]; investigated partial schedule: {0=[n25--57:IADD, n18--79:IADD], 1=[n38--124:IADD, n26--111:IADD]}; 
    │           ├── l_bound: 10, u_bound: 14; investigated n3--44:IADD in [0:0]; investigated partial schedule: {0=[n25--57:IADD, n18--79:IADD, n3--44:IADD], 1=[n38--124:IADD, n26--111:IADD]}; 
    │           │   ├── l_bound: 10, u_bound: 15; investigated n16--33:DMA_LOAD in [2:3]; investigated partial schedule: {0=[n25--57:IADD, n18--79:IADD, n3--44:IADD], 1=[n38--124:IADD, n26--111:IADD], 2=[n16--33:DMA_LOAD], 3=[n16--33:DMA_LOAD]}; 
    │           │   ├── l_bound: 10, u_bound: 14; investigated n16--33:DMA_LOAD in [0:1]; investigated partial schedule: {0=[n25--57:IADD, n16--33:DMA_LOAD, n18--79:IADD, n3--44:IADD], 1=[n38--124:IADD, n16--33:DMA_LOAD, n26--111:IADD]}; 
    │           │   │   ├── l_bound: 10, u_bound: 14; investigated n1--58:DMA_LOAD in [2:3]; investigated partial schedule: {0=[n25--57:IADD, n16--33:DMA_LOAD, n18--79:IADD, n3--44:IADD], 1=[n38--124:IADD, n16--33:DMA_LOAD, n26--111:IADD], 2=[n1--58:DMA_LOAD], 3=[n1--58:DMA_LOAD]}; 
    │           │   │   │   └── l_bound: 10, u_bound: 15; investigated n37--125:DMA_LOAD in [2:3]; investigated partial schedule: {0=[n25--57:IADD, n16--33:DMA_LOAD, n18--79:IADD, n3--44:IADD], 1=[n38--124:IADD, n16--33:DMA_LOAD, n26--111:IADD], 2=[n1--58:DMA_LOAD, n37--125:DMA_LOAD], 3=[n1--58:DMA_LOAD, n37--125:DMA_LOAD]}; 
    │           │   │   └── l_bound: 10, u_bound: 14; investigated n1--58:DMA_LOAD in [1:2]; investigated partial schedule: {0=[n25--57:IADD, n16--33:DMA_LOAD, n18--79:IADD, n3--44:IADD], 1=[n38--124:IADD, n16--33:DMA_LOAD, n26--111:IADD, n1--58:DMA_LOAD], 2=[n1--58:DMA_LOAD]}; 
    │           │   │       └── l_bound: 10, u_bound: 14; investigated n37--125:DMA_LOAD in [2:3]; investigated partial schedule: {0=[n25--57:IADD, n16--33:DMA_LOAD, n18--79:IADD, n3--44:IADD], 1=[n38--124:IADD, n16--33:DMA_LOAD, n26--111:IADD, n1--58:DMA_LOAD], 2=[n1--58:DMA_LOAD, n37--125:DMA_LOAD], 3=[n37--125:DMA_LOAD]}; 
    │           │   └── l_bound: 10, u_bound: 14; investigated n16--33:DMA_LOAD in [1:2]; investigated partial schedule: {0=[n25--57:IADD, n18--79:IADD, n3--44:IADD], 1=[n38--124:IADD, n16--33:DMA_LOAD, n26--111:IADD], 2=[n16--33:DMA_LOAD]}; 
    │           │       ├── l_bound: 10, u_bound: 15; investigated n1--58:DMA_LOAD in [2:3]; investigated partial schedule: {0=[n25--57:IADD, n18--79:IADD, n3--44:IADD], 1=[n38--124:IADD, n16--33:DMA_LOAD, n26--111:IADD], 2=[n16--33:DMA_LOAD, n1--58:DMA_LOAD], 3=[n1--58:DMA_LOAD]}; 
    │           │       └── l_bound: 10, u_bound: 14; investigated n1--58:DMA_LOAD in [1:2]; investigated partial schedule: {0=[n25--57:IADD, n18--79:IADD, n3--44:IADD], 1=[n38--124:IADD, n16--33:DMA_LOAD, n26--111:IADD, n1--58:DMA_LOAD], 2=[n16--33:DMA_LOAD, n1--58:DMA_LOAD]}; 
    │           └── l_bound: 10, u_bound: 14; investigated n3--44:IADD in [1:1]; investigated partial schedule: {0=[n25--57:IADD, n18--79:IADD], 1=[n38--124:IADD, n26--111:IADD, n3--44:IADD]}; 
    │               ├── l_bound: 10, u_bound: 14; investigated n16--33:DMA_LOAD in [0:1]; investigated partial schedule: {0=[n25--57:IADD, n16--33:DMA_LOAD, n18--79:IADD], 1=[n38--124:IADD, n16--33:DMA_LOAD, n26--111:IADD, n3--44:IADD]}; 
    │               │   ├── l_bound: 10, u_bound: 14; investigated n1--58:DMA_LOAD in [2:3]; investigated partial schedule: {0=[n25--57:IADD, n16--33:DMA_LOAD, n18--79:IADD], 1=[n38--124:IADD, n16--33:DMA_LOAD, n26--111:IADD, n3--44:IADD], 2=[n1--58:DMA_LOAD], 3=[n1--58:DMA_LOAD]}; 
    │               │   │   └── l_bound: 10, u_bound: 15; investigated n37--125:DMA_LOAD in [2:3]; investigated partial schedule: {0=[n25--57:IADD, n16--33:DMA_LOAD, n18--79:IADD], 1=[n38--124:IADD, n16--33:DMA_LOAD, n26--111:IADD, n3--44:IADD], 2=[n1--58:DMA_LOAD, n37--125:DMA_LOAD], 3=[n1--58:DMA_LOAD, n37--125:DMA_LOAD]}; 
    │               │   └── l_bound: 10, u_bound: 14; investigated n1--58:DMA_LOAD in [1:2]; investigated partial schedule: {0=[n25--57:IADD, n16--33:DMA_LOAD, n18--79:IADD], 1=[n38--124:IADD, n16--33:DMA_LOAD, n26--111:IADD, n1--58:DMA_LOAD, n3--44:IADD], 2=[n1--58:DMA_LOAD]}; 
    │               │       └── l_bound: 10, u_bound: 14; investigated n37--125:DMA_LOAD in [2:3]; investigated partial schedule: {0=[n25--57:IADD, n16--33:DMA_LOAD, n18--79:IADD], 1=[n38--124:IADD, n16--33:DMA_LOAD, n26--111:IADD, n1--58:DMA_LOAD, n3--44:IADD], 2=[n1--58:DMA_LOAD, n37--125:DMA_LOAD], 3=[n37--125:DMA_LOAD]}; 
    │               ├── l_bound: 10, u_bound: 15; investigated n16--33:DMA_LOAD in [2:3]; investigated partial schedule: {0=[n25--57:IADD, n18--79:IADD], 1=[n38--124:IADD, n26--111:IADD, n3--44:IADD], 2=[n16--33:DMA_LOAD], 3=[n16--33:DMA_LOAD]}; 
    │               └── l_bound: 10, u_bound: 14; investigated n16--33:DMA_LOAD in [1:2]; investigated partial schedule: {0=[n25--57:IADD, n18--79:IADD], 1=[n38--124:IADD, n16--33:DMA_LOAD, n26--111:IADD, n3--44:IADD], 2=[n16--33:DMA_LOAD]}; 
    │                   ├── l_bound: 10, u_bound: 15; investigated n1--58:DMA_LOAD in [2:3]; investigated partial schedule: {0=[n25--57:IADD, n18--79:IADD], 1=[n38--124:IADD, n16--33:DMA_LOAD, n26--111:IADD, n3--44:IADD], 2=[n16--33:DMA_LOAD, n1--58:DMA_LOAD], 3=[n1--58:DMA_LOAD]}; 
    │                   └── l_bound: 10, u_bound: 14; investigated n1--58:DMA_LOAD in [1:2]; investigated partial schedule: {0=[n25--57:IADD, n18--79:IADD], 1=[n38--124:IADD, n16--33:DMA_LOAD, n26--111:IADD, n1--58:DMA_LOAD, n3--44:IADD], 2=[n16--33:DMA_LOAD, n1--58:DMA_LOAD]}; 
    └── l_bound: 10, u_bound: 14; investigated n25--57:IADD in [1:1]; investigated partial schedule: {0=[n18--79:IADD], 1=[n25--57:IADD]}; 
        └── l_bound: 10, u_bound: 14; investigated n38--124:IADD in [1:1]; investigated partial schedule: {0=[n18--79:IADD], 1=[n25--57:IADD, n38--124:IADD]}; 
            └── l_bound: 10, u_bound: 14; investigated n26--111:IADD in [1:1]; investigated partial schedule: {0=[n18--79:IADD], 1=[n25--57:IADD, n38--124:IADD, n26--111:IADD]}; 
                ├── l_bound: 10, u_bound: 14; investigated n3--44:IADD in [0:0]; investigated partial schedule: {0=[n18--79:IADD, n3--44:IADD], 1=[n25--57:IADD, n38--124:IADD, n26--111:IADD]}; 
                │   ├── l_bound: 10, u_bound: 14; investigated n16--33:DMA_LOAD in [1:2]; investigated partial schedule: {0=[n18--79:IADD, n3--44:IADD], 1=[n25--57:IADD, n38--124:IADD, n16--33:DMA_LOAD, n26--111:IADD], 2=[n16--33:DMA_LOAD]}; 
                │   │   └── l_bound: 10, u_bound: 15; investigated n1--58:DMA_LOAD in [2:3]; investigated partial schedule: {0=[n18--79:IADD, n3--44:IADD], 1=[n25--57:IADD, n38--124:IADD, n16--33:DMA_LOAD, n26--111:IADD], 2=[n16--33:DMA_LOAD, n1--58:DMA_LOAD], 3=[n1--58:DMA_LOAD]}; 
                │   ├── l_bound: 10, u_bound: 14; investigated n16--33:DMA_LOAD in [0:1]; investigated partial schedule: {0=[n16--33:DMA_LOAD, n18--79:IADD, n3--44:IADD], 1=[n25--57:IADD, n38--124:IADD, n16--33:DMA_LOAD, n26--111:IADD]}; 
                │   │   └── l_bound: 10, u_bound: 14; investigated n1--58:DMA_LOAD in [2:3]; investigated partial schedule: {0=[n16--33:DMA_LOAD, n18--79:IADD, n3--44:IADD], 1=[n25--57:IADD, n38--124:IADD, n16--33:DMA_LOAD, n26--111:IADD], 2=[n1--58:DMA_LOAD], 3=[n1--58:DMA_LOAD]}; 
                │   │       └── l_bound: 10, u_bound: 15; investigated n37--125:DMA_LOAD in [2:3]; investigated partial schedule: {0=[n16--33:DMA_LOAD, n18--79:IADD, n3--44:IADD], 1=[n25--57:IADD, n38--124:IADD, n16--33:DMA_LOAD, n26--111:IADD], 2=[n1--58:DMA_LOAD, n37--125:DMA_LOAD], 3=[n1--58:DMA_LOAD, n37--125:DMA_LOAD]}; 
                │   └── l_bound: 10, u_bound: 15; investigated n16--33:DMA_LOAD in [2:3]; investigated partial schedule: {0=[n18--79:IADD, n3--44:IADD], 1=[n25--57:IADD, n38--124:IADD, n26--111:IADD], 2=[n16--33:DMA_LOAD], 3=[n16--33:DMA_LOAD]}; 
                └── l_bound: 10, u_bound: 14; investigated n3--44:IADD in [1:1]; investigated partial schedule: {0=[n18--79:IADD], 1=[n25--57:IADD, n38--124:IADD, n26--111:IADD, n3--44:IADD]}; 
                    ├── l_bound: 10, u_bound: 15; investigated n16--33:DMA_LOAD in [2:3]; investigated partial schedule: {0=[n18--79:IADD], 1=[n25--57:IADD, n38--124:IADD, n26--111:IADD, n3--44:IADD], 2=[n16--33:DMA_LOAD], 3=[n16--33:DMA_LOAD]}; 
                    ├── l_bound: 10, u_bound: 14; investigated n16--33:DMA_LOAD in [0:1]; investigated partial schedule: {0=[n16--33:DMA_LOAD, n18--79:IADD], 1=[n25--57:IADD, n38--124:IADD, n16--33:DMA_LOAD, n26--111:IADD, n3--44:IADD]}; 
                    │   └── l_bound: 10, u_bound: 14; investigated n1--58:DMA_LOAD in [2:3]; investigated partial schedule: {0=[n16--33:DMA_LOAD, n18--79:IADD], 1=[n25--57:IADD, n38--124:IADD, n16--33:DMA_LOAD, n26--111:IADD, n3--44:IADD], 2=[n1--58:DMA_LOAD], 3=[n1--58:DMA_LOAD]}; 
                    │       └── l_bound: 10, u_bound: 15; investigated n37--125:DMA_LOAD in [2:3]; investigated partial schedule: {0=[n16--33:DMA_LOAD, n18--79:IADD], 1=[n25--57:IADD, n38--124:IADD, n16--33:DMA_LOAD, n26--111:IADD, n3--44:IADD], 2=[n1--58:DMA_LOAD, n37--125:DMA_LOAD], 3=[n1--58:DMA_LOAD, n37--125:DMA_LOAD]}; 
                    └── l_bound: 10, u_bound: 14; investigated n16--33:DMA_LOAD in [1:2]; investigated partial schedule: {0=[n18--79:IADD], 1=[n25--57:IADD, n38--124:IADD, n16--33:DMA_LOAD, n26--111:IADD, n3--44:IADD], 2=[n16--33:DMA_LOAD]}; 
                        └── l_bound: 10, u_bound: 15; investigated n1--58:DMA_LOAD in [2:3]; investigated partial schedule: {0=[n18--79:IADD], 1=[n25--57:IADD, n38--124:IADD, n16--33:DMA_LOAD, n26--111:IADD, n3--44:IADD], 2=[n16--33:DMA_LOAD, n1--58:DMA_LOAD], 3=[n1--58:DMA_LOAD]}; 

Printing BULB metrics for lBoundEstimator: PAPER, lazyALAP: false, updateAlapBound: false
BULB tree contains 2 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: true, 1 times
Best latency found: 14
Initial best latency: 14
41 out of 42 DFG nodes could be skipped to find best schedule
It took 150 milliseconds to converge
Scheduling took 150 milliseconds

Print BULB tree: 
l_bound: 14, u_bound: 14; investigated partial schedule: {}; 
└── l_bound: 14, u_bound: 14; investigated n18--79:IADD in [0:0]; investigated partial schedule: {0=[n18--79:IADD]}; 

Printing BULB metrics for lBoundEstimator: PAPER, lazyALAP: true, updateAlapBound: false
BULB tree contains 2 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: true, 1 times
Best latency found: 14
Initial best latency: 14
41 out of 42 DFG nodes could be skipped to find best schedule
It took 49 milliseconds to converge
Scheduling took 49 milliseconds

Print BULB tree: 
l_bound: 14, u_bound: 14; investigated partial schedule: {}; 
└── l_bound: 14, u_bound: 14; investigated n18--79:IADD in [0:0]; investigated partial schedule: {0=[n18--79:IADD]}; 

Printing BULB metrics for lBoundEstimator: ASAP, lazyALAP: true, updateAlapBound: true
BULB tree contains 144 inspected nodes
100 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: true, 24 times
Best latency found: 14
Initial best latency: 14
28 out of 42 DFG nodes could be skipped to find best schedule
It took 4968 milliseconds to converge
Scheduling took 5824 milliseconds

Print BULB tree: 
l_bound: 10, u_bound: 14; investigated partial schedule: {}; 
└── l_bound: 10, u_bound: 14; investigated n18--79:IADD in [0:0]; investigated partial schedule: {0=[n18--79:IADD]}; 
    ├── l_bound: 10, u_bound: 14; investigated n25--57:IADD in [0:0]; investigated partial schedule: {0=[n25--57:IADD, n18--79:IADD]}; 
    │   └── l_bound: 10, u_bound: 14; investigated n38--124:IADD in [1:1]; investigated partial schedule: {0=[n25--57:IADD, n18--79:IADD], 1=[n38--124:IADD]}; 
    │       └── l_bound: 10, u_bound: 14; investigated n26--111:IADD in [1:1]; investigated partial schedule: {0=[n25--57:IADD, n18--79:IADD], 1=[n38--124:IADD, n26--111:IADD]}; 
    │           ├── l_bound: 10, u_bound: 14; investigated n3--44:IADD in [0:0]; investigated partial schedule: {0=[n25--57:IADD, n18--79:IADD, n3--44:IADD], 1=[n38--124:IADD, n26--111:IADD]}; 
    │           │   ├── l_bound: 10, u_bound: 14; investigated n16--33:DMA_LOAD in [0:1]; investigated partial schedule: {0=[n25--57:IADD, n16--33:DMA_LOAD, n18--79:IADD, n3--44:IADD], 1=[n38--124:IADD, n16--33:DMA_LOAD, n26--111:IADD]}; 
    │           │   │   ├── l_bound: 10, u_bound: 14; investigated n1--58:DMA_LOAD in [2:3]; investigated partial schedule: {0=[n25--57:IADD, n16--33:DMA_LOAD, n18--79:IADD, n3--44:IADD], 1=[n38--124:IADD, n16--33:DMA_LOAD, n26--111:IADD], 2=[n1--58:DMA_LOAD], 3=[n1--58:DMA_LOAD]}; 
    │           │   │   │   └── l_bound: 10, u_bound: 15; investigated n37--125:DMA_LOAD in [2:3]; investigated partial schedule: {0=[n25--57:IADD, n16--33:DMA_LOAD, n18--79:IADD, n3--44:IADD], 1=[n38--124:IADD, n16--33:DMA_LOAD, n26--111:IADD], 2=[n1--58:DMA_LOAD, n37--125:DMA_LOAD], 3=[n1--58:DMA_LOAD, n37--125:DMA_LOAD]}; 
    │           │   │   └── l_bound: 10, u_bound: 14; investigated n1--58:DMA_LOAD in [1:2]; investigated partial schedule: {0=[n25--57:IADD, n16--33:DMA_LOAD, n18--79:IADD, n3--44:IADD], 1=[n38--124:IADD, n16--33:DMA_LOAD, n26--111:IADD, n1--58:DMA_LOAD], 2=[n1--58:DMA_LOAD]}; 
    │           │   │       └── l_bound: 10, u_bound: 14; investigated n37--125:DMA_LOAD in [2:3]; investigated partial schedule: {0=[n25--57:IADD, n16--33:DMA_LOAD, n18--79:IADD, n3--44:IADD], 1=[n38--124:IADD, n16--33:DMA_LOAD, n26--111:IADD, n1--58:DMA_LOAD], 2=[n1--58:DMA_LOAD, n37--125:DMA_LOAD], 3=[n37--125:DMA_LOAD]}; 
    │           │   │           ├── l_bound: 11, u_bound: 14; investigated n2--45:DMA_LOAD in [3:4]; investigated partial schedule: {0=[n25--57:IADD, n16--33:DMA_LOAD, n18--79:IADD, n3--44:IADD], 1=[n38--124:IADD, n16--33:DMA_LOAD, n26--111:IADD, n1--58:DMA_LOAD], 2=[n1--58:DMA_LOAD, n37--125:DMA_LOAD], 3=[n37--125:DMA_LOAD, n2--45:DMA_LOAD], 4=[n2--45:DMA_LOAD]}; 
    │           │   │           │   ├── l_bound: 12, u_bound: 14; investigated n17--100:DMA_LOAD in [4:5]; investigated partial schedule: {0=[n25--57:IADD, n16--33:DMA_LOAD, n18--79:IADD, n3--44:IADD], 1=[n38--124:IADD, n16--33:DMA_LOAD, n26--111:IADD, n1--58:DMA_LOAD], 2=[n1--58:DMA_LOAD, n37--125:DMA_LOAD], 3=[n37--125:DMA_LOAD, n2--45:DMA_LOAD], 4=[n2--45:DMA_LOAD, n17--100:DMA_LOAD], 5=[n17--100:DMA_LOAD]}; 
    │           │   │           │   │   ├── l_bound: 12, u_bound: 14; investigated n8--137:IADD in [2:2]; investigated partial schedule: {0=[n25--57:IADD, n16--33:DMA_LOAD, n18--79:IADD, n3--44:IADD], 1=[n38--124:IADD, n16--33:DMA_LOAD, n26--111:IADD, n1--58:DMA_LOAD], 2=[n1--58:DMA_LOAD, n37--125:DMA_LOAD, n8--137:IADD], 3=[n37--125:DMA_LOAD, n2--45:DMA_LOAD], 4=[n2--45:DMA_LOAD, n17--100:DMA_LOAD], 5=[n17--100:DMA_LOAD]}; 
    │           │   │           │   │   │   ├── l_bound: 12, u_bound: 14; investigated n23--70:IADD in [2:2]; investigated partial schedule: {0=[n25--57:IADD, n16--33:DMA_LOAD, n18--79:IADD, n3--44:IADD], 1=[n38--124:IADD, n16--33:DMA_LOAD, n26--111:IADD, n1--58:DMA_LOAD], 2=[n1--58:DMA_LOAD, n37--125:DMA_LOAD, n8--137:IADD, n23--70:IADD], 3=[n37--125:DMA_LOAD, n2--45:DMA_LOAD], 4=[n2--45:DMA_LOAD, n17--100:DMA_LOAD], 5=[n17--100:DMA_LOAD]}; 
    │           │   │           │   │   │   │   └── l_bound: 13, u_bound: 14; investigated n22--112:DMA_LOAD in [5:6]; investigated partial schedule: {0=[n25--57:IADD, n16--33:DMA_LOAD, n18--79:IADD, n3--44:IADD], 1=[n38--124:IADD, n16--33:DMA_LOAD, n26--111:IADD, n1--58:DMA_LOAD], 2=[n1--58:DMA_LOAD, n37--125:DMA_LOAD, n8--137:IADD, n23--70:IADD], 3=[n37--125:DMA_LOAD, n2--45:DMA_LOAD], 4=[n2--45:DMA_LOAD, n17--100:DMA_LOAD], 5=[n17--100:DMA_LOAD, n22--112:DMA_LOAD], 6=[n22--112:DMA_LOAD]}; 
    │           │   │           │   │   │   │       ├── l_bound: 13, u_bound: 14; investigated n7--138:DMA_LOAD in [6:7]; investigated partial schedule: {0=[n25--57:IADD, n16--33:DMA_LOAD, n18--79:IADD, n3--44:IADD], 1=[n38--124:IADD, n16--33:DMA_LOAD, n1--58:DMA_LOAD, n26--111:IADD], 2=[n1--58:DMA_LOAD, n37--125:DMA_LOAD, n8--137:IADD, n23--70:IADD], 3=[n37--125:DMA_LOAD, n2--45:DMA_LOAD], 4=[n2--45:DMA_LOAD, n17--100:DMA_LOAD], 5=[n17--100:DMA_LOAD, n22--112:DMA_LOAD], 6=[n7--138:DMA_LOAD, n22--112:DMA_LOAD], 7=[n7--138:DMA_LOAD]}; 
    │           │   │           │   │   │   │       │   └── l_bound: 14, u_bound: 14; investigated n10--71:DMA_LOAD in [7:8]; investigated partial schedule: {0=[n25--57:IADD, n16--33:DMA_LOAD, n18--79:IADD, n3--44:IADD], 1=[n38--124:IADD, n16--33:DMA_LOAD, n1--58:DMA_LOAD, n26--111:IADD], 2=[n1--58:DMA_LOAD, n37--125:DMA_LOAD, n8--137:IADD, n23--70:IADD], 3=[n37--125:DMA_LOAD, n2--45:DMA_LOAD], 4=[n2--45:DMA_LOAD, n17--100:DMA_LOAD], 5=[n17--100:DMA_LOAD, n22--112:DMA_LOAD], 6=[n7--138:DMA_LOAD, n22--112:DMA_LOAD], 7=[n7--138:DMA_LOAD, n10--71:DMA_LOAD], 8=[n10--71:DMA_LOAD]}; 
    │           │   │           │   │   │   ├── l_bound: 12, u_bound: 14; investigated n23--70:IADD in [0:0]; investigated partial schedule: {0=[n25--57:IADD, n16--33:DMA_LOAD, n18--79:IADD, n3--44:IADD, n23--70:IADD], 1=[n38--124:IADD, n16--33:DMA_LOAD, n26--111:IADD, n1--58:DMA_LOAD], 2=[n1--58:DMA_LOAD, n37--125:DMA_LOAD, n8--137:IADD], 3=[n37--125:DMA_LOAD, n2--45:DMA_LOAD], 4=[n2--45:DMA_LOAD, n17--100:DMA_LOAD], 5=[n17--100:DMA_LOAD]}; 
    │           │   │           │   │   │   │   ├── l_bound: 13, u_bound: 14; investigated n22--112:DMA_LOAD in [5:6]; investigated partial schedule: {0=[n25--57:IADD, n16--33:DMA_LOAD, n18--79:IADD, n3--44:IADD, n23--70:IADD], 1=[n38--124:IADD, n16--33:DMA_LOAD, n26--111:IADD, n1--58:DMA_LOAD], 2=[n1--58:DMA_LOAD, n37--125:DMA_LOAD, n8--137:IADD], 3=[n37--125:DMA_LOAD, n2--45:DMA_LOAD], 4=[n2--45:DMA_LOAD, n17--100:DMA_LOAD], 5=[n17--100:DMA_LOAD, n22--112:DMA_LOAD], 6=[n22--112:DMA_LOAD]}; 
    │           │   │           │   │   │   │   │   ├── l_bound: 13, u_bound: 14; investigated n7--138:DMA_LOAD in [6:7]; investigated partial schedule: {0=[n25--57:IADD, n16--33:DMA_LOAD, n18--79:IADD, n3--44:IADD, n23--70:IADD], 1=[n38--124:IADD, n16--33:DMA_LOAD, n1--58:DMA_LOAD, n26--111:IADD], 2=[n1--58:DMA_LOAD, n37--125:DMA_LOAD, n8--137:IADD], 3=[n37--125:DMA_LOAD, n2--45:DMA_LOAD], 4=[n2--45:DMA_LOAD, n17--100:DMA_LOAD], 5=[n17--100:DMA_LOAD, n22--112:DMA_LOAD], 6=[n7--138:DMA_LOAD, n22--112:DMA_LOAD], 7=[n7--138:DMA_LOAD]}; 
    │           │   │           │   │   │   │   │   │   └── l_bound: 14, u_bound: 14; investigated n10--71:DMA_LOAD in [7:8]; investigated partial schedule: {0=[n25--57:IADD, n16--33:DMA_LOAD, n18--79:IADD, n3--44:IADD, n23--70:IADD], 1=[n38--124:IADD, n16--33:DMA_LOAD, n1--58:DMA_LOAD, n26--111:IADD], 2=[n1--58:DMA_LOAD, n37--125:DMA_LOAD, n8--137:IADD], 3=[n37--125:DMA_LOAD, n2--45:DMA_LOAD], 4=[n2--45:DMA_LOAD, n17--100:DMA_LOAD], 5=[n17--100:DMA_LOAD, n22--112:DMA_LOAD], 6=[n7--138:DMA_LOAD, n22--112:DMA_LOAD], 7=[n7--138:DMA_LOAD, n10--71:DMA_LOAD], 8=[n10--71:DMA_LOAD]}; 
    │           │   │           │   │   │   └── l_bound: 12, u_bound: 14; investigated n23--70:IADD in [1:1]; investigated partial schedule: {0=[n25--57:IADD, n16--33:DMA_LOAD, n18--79:IADD, n3--44:IADD], 1=[n38--124:IADD, n16--33:DMA_LOAD, n26--111:IADD, n1--58:DMA_LOAD, n23--70:IADD], 2=[n1--58:DMA_LOAD, n37--125:DMA_LOAD, n8--137:IADD], 3=[n37--125:DMA_LOAD, n2--45:DMA_LOAD], 4=[n2--45:DMA_LOAD, n17--100:DMA_LOAD], 5=[n17--100:DMA_LOAD]}; 
    │           │   │           │   │   │       ├── l_bound: 13, u_bound: 14; investigated n22--112:DMA_LOAD in [5:6]; investigated partial schedule: {0=[n25--57:IADD, n16--33:DMA_LOAD, n18--79:IADD, n3--44:IADD], 1=[n38--124:IADD, n16--33:DMA_LOAD, n26--111:IADD, n1--58:DMA_LOAD, n23--70:IADD], 2=[n1--58:DMA_LOAD, n37--125:DMA_LOAD, n8--137:IADD], 3=[n37--125:DMA_LOAD, n2--45:DMA_LOAD], 4=[n2--45:DMA_LOAD, n17--100:DMA_LOAD], 5=[n17--100:DMA_LOAD, n22--112:DMA_LOAD], 6=[n22--112:DMA_LOAD]}; 
    │           │   │           │   │   │       │   ├── l_bound: 13, u_bound: 14; investigated n7--138:DMA_LOAD in [6:7]; investigated partial schedule: {0=[n25--57:IADD, n16--33:DMA_LOAD, n18--79:IADD, n3--44:IADD], 1=[n38--124:IADD, n16--33:DMA_LOAD, n1--58:DMA_LOAD, n26--111:IADD, n23--70:IADD], 2=[n1--58:DMA_LOAD, n37--125:DMA_LOAD, n8--137:IADD], 3=[n37--125:DMA_LOAD, n2--45:DMA_LOAD], 4=[n2--45:DMA_LOAD, n17--100:DMA_LOAD], 5=[n17--100:DMA_LOAD, n22--112:DMA_LOAD], 6=[n7--138:DMA_LOAD, n22--112:DMA_LOAD], 7=[n7--138:DMA_LOAD]}; 
    │           │   │           │   │   │       │   │   ├── l_bound: 14, u_bound: 14; investigated n10--71:DMA_LOAD in [7:8]; investigated partial schedule: {0=[n25--57:IADD, n16--33:DMA_LOAD, n18--79:IADD, n3--44:IADD], 1=[n38--124:IADD, n16--33:DMA_LOAD, n1--58:DMA_LOAD, n26--111:IADD, n23--70:IADD], 2=[n1--58:DMA_LOAD, n37--125:DMA_LOAD, n8--137:IADD], 3=[n37--125:DMA_LOAD, n2--45:DMA_LOAD], 4=[n2--45:DMA_LOAD, n17--100:DMA_LOAD], 5=[n17--100:DMA_LOAD, n22--112:DMA_LOAD], 6=[n7--138:DMA_LOAD, n22--112:DMA_LOAD], 7=[n7--138:DMA_LOAD, n10--71:DMA_LOAD], 8=[n10--71:DMA_LOAD]}; 
    │           │   │           │   │   └── l_bound: 12, u_bound: 14; investigated n8--137:IADD in [1:1]; investigated partial schedule: {0=[n25--57:IADD, n16--33:DMA_LOAD, n18--79:IADD, n3--44:IADD], 1=[n38--124:IADD, n16--33:DMA_LOAD, n26--111:IADD, n1--58:DMA_LOAD, n8--137:IADD], 2=[n1--58:DMA_LOAD, n37--125:DMA_LOAD], 3=[n37--125:DMA_LOAD, n2--45:DMA_LOAD], 4=[n2--45:DMA_LOAD, n17--100:DMA_LOAD], 5=[n17--100:DMA_LOAD]}; 
    │           │   │           │   │       ├── l_bound: 12, u_bound: 14; investigated n23--70:IADD in [0:0]; investigated partial schedule: {0=[n25--57:IADD, n16--33:DMA_LOAD, n18--79:IADD, n3--44:IADD, n23--70:IADD], 1=[n38--124:IADD, n16--33:DMA_LOAD, n26--111:IADD, n1--58:DMA_LOAD, n8--137:IADD], 2=[n1--58:DMA_LOAD, n37--125:DMA_LOAD], 3=[n37--125:DMA_LOAD, n2--45:DMA_LOAD], 4=[n2--45:DMA_LOAD, n17--100:DMA_LOAD], 5=[n17--100:DMA_LOAD]}; 
    │           │   │           │   │       │   ├── l_bound: 13, u_bound: 14; investigated n22--112:DMA_LOAD in [5:6]; investigated partial schedule: {0=[n25--57:IADD, n16--33:DMA_LOAD, n18--79:IADD, n3--44:IADD, n23--70:IADD], 1=[n38--124:IADD, n16--33:DMA_LOAD, n26--111:IADD, n1--58:DMA_LOAD, n8--137:IADD], 2=[n1--58:DMA_LOAD, n37--125:DMA_LOAD], 3=[n37--125:DMA_LOAD, n2--45:DMA_LOAD], 4=[n2--45:DMA_LOAD, n17--100:DMA_LOAD], 5=[n17--100:DMA_LOAD, n22--112:DMA_LOAD], 6=[n22--112:DMA_LOAD]}; 
    │           │   │           │   │       │   │   ├── l_bound: 13, u_bound: 14; investigated n7--138:DMA_LOAD in [6:7]; investigated partial schedule: {0=[n25--57:IADD, n16--33:DMA_LOAD, n18--79:IADD, n3--44:IADD, n23--70:IADD], 1=[n38--124:IADD, n16--33:DMA_LOAD, n1--58:DMA_LOAD, n26--111:IADD, n8--137:IADD], 2=[n1--58:DMA_LOAD, n37--125:DMA_LOAD], 3=[n37--125:DMA_LOAD, n2--45:DMA_LOAD], 4=[n2--45:DMA_LOAD, n17--100:DMA_LOAD], 5=[n17--100:DMA_LOAD, n22--112:DMA_LOAD], 6=[n7--138:DMA_LOAD, n22--112:DMA_LOAD], 7=[n7--138:DMA_LOAD]}; 
    │           │   │           │   │       │   │   │   ├── l_bound: 14, u_bound: 14; investigated n10--71:DMA_LOAD in [7:8]; investigated partial schedule: {0=[n25--57:IADD, n16--33:DMA_LOAD, n18--79:IADD, n3--44:IADD, n23--70:IADD], 1=[n38--124:IADD, n16--33:DMA_LOAD, n1--58:DMA_LOAD, n26--111:IADD, n8--137:IADD], 2=[n1--58:DMA_LOAD, n37--125:DMA_LOAD], 3=[n37--125:DMA_LOAD, n2--45:DMA_LOAD], 4=[n2--45:DMA_LOAD, n17--100:DMA_LOAD], 5=[n17--100:DMA_LOAD, n22--112:DMA_LOAD], 6=[n7--138:DMA_LOAD, n22--112:DMA_LOAD], 7=[n7--138:DMA_LOAD, n10--71:DMA_LOAD], 8=[n10--71:DMA_LOAD]}; 
    │           │   │           │   │       ├── l_bound: 12, u_bound: 14; investigated n23--70:IADD in [1:1]; investigated partial schedule: {0=[n25--57:IADD, n16--33:DMA_LOAD, n18--79:IADD, n3--44:IADD], 1=[n38--124:IADD, n16--33:DMA_LOAD, n26--111:IADD, n1--58:DMA_LOAD, n8--137:IADD, n23--70:IADD], 2=[n1--58:DMA_LOAD, n37--125:DMA_LOAD], 3=[n37--125:DMA_LOAD, n2--45:DMA_LOAD], 4=[n2--45:DMA_LOAD, n17--100:DMA_LOAD], 5=[n17--100:DMA_LOAD]}; 
    │           │   │           │   │       │   └── l_bound: 13, u_bound: 14; investigated n22--112:DMA_LOAD in [5:6]; investigated partial schedule: {0=[n25--57:IADD, n16--33:DMA_LOAD, n18--79:IADD, n3--44:IADD], 1=[n38--124:IADD, n16--33:DMA_LOAD, n26--111:IADD, n1--58:DMA_LOAD, n8--137:IADD, n23--70:IADD], 2=[n1--58:DMA_LOAD, n37--125:DMA_LOAD], 3=[n37--125:DMA_LOAD, n2--45:DMA_LOAD], 4=[n2--45:DMA_LOAD, n17--100:DMA_LOAD], 5=[n17--100:DMA_LOAD, n22--112:DMA_LOAD], 6=[n22--112:DMA_LOAD]}; 
    │           │   │           │   │       │       └── l_bound: 13, u_bound: 14; investigated n7--138:DMA_LOAD in [6:7]; investigated partial schedule: {0=[n25--57:IADD, n16--33:DMA_LOAD, n18--79:IADD, n3--44:IADD], 1=[n38--124:IADD, n16--33:DMA_LOAD, n1--58:DMA_LOAD, n26--111:IADD, n8--137:IADD, n23--70:IADD], 2=[n1--58:DMA_LOAD, n37--125:DMA_LOAD], 3=[n37--125:DMA_LOAD, n2--45:DMA_LOAD], 4=[n2--45:DMA_LOAD, n17--100:DMA_LOAD], 5=[n17--100:DMA_LOAD, n22--112:DMA_LOAD], 6=[n7--138:DMA_LOAD, n22--112:DMA_LOAD], 7=[n7--138:DMA_LOAD]}; 
    │           │   │           │   │       │           ├── l_bound: 14, u_bound: 14; investigated n10--71:DMA_LOAD in [7:8]; investigated partial schedule: {0=[n25--57:IADD, n16--33:DMA_LOAD, n18--79:IADD, n3--44:IADD], 1=[n38--124:IADD, n16--33:DMA_LOAD, n1--58:DMA_LOAD, n26--111:IADD, n8--137:IADD, n23--70:IADD], 2=[n1--58:DMA_LOAD, n37--125:DMA_LOAD], 3=[n37--125:DMA_LOAD, n2--45:DMA_LOAD], 4=[n2--45:DMA_LOAD, n17--100:DMA_LOAD], 5=[n17--100:DMA_LOAD, n22--112:DMA_LOAD], 6=[n7--138:DMA_LOAD, n22--112:DMA_LOAD], 7=[n7--138:DMA_LOAD, n10--71:DMA_LOAD], 8=[n10--71:DMA_LOAD]}; 
    │           │   │           │   │       └── l_bound: 12, u_bound: 14; investigated n23--70:IADD in [2:2]; investigated partial schedule: {0=[n25--57:IADD, n16--33:DMA_LOAD, n18--79:IADD, n3--44:IADD], 1=[n38--124:IADD, n16--33:DMA_LOAD, n26--111:IADD, n1--58:DMA_LOAD, n8--137:IADD], 2=[n1--58:DMA_LOAD, n37--125:DMA_LOAD, n23--70:IADD], 3=[n37--125:DMA_LOAD, n2--45:DMA_LOAD], 4=[n2--45:DMA_LOAD, n17--100:DMA_LOAD], 5=[n17--100:DMA_LOAD]}; 
    │           │   │           │   │           ├── l_bound: 13, u_bound: 14; investigated n22--112:DMA_LOAD in [5:6]; investigated partial schedule: {0=[n25--57:IADD, n16--33:DMA_LOAD, n18--79:IADD, n3--44:IADD], 1=[n38--124:IADD, n16--33:DMA_LOAD, n26--111:IADD, n1--58:DMA_LOAD, n8--137:IADD], 2=[n1--58:DMA_LOAD, n37--125:DMA_LOAD, n23--70:IADD], 3=[n37--125:DMA_LOAD, n2--45:DMA_LOAD], 4=[n2--45:DMA_LOAD, n17--100:DMA_LOAD], 5=[n17--100:DMA_LOAD, n22--112:DMA_LOAD], 6=[n22--112:DMA_LOAD]}; 
    │           │   │           │   │           │   ├── l_bound: 13, u_bound: 14; investigated n7--138:DMA_LOAD in [6:7]; investigated partial schedule: {0=[n25--57:IADD, n16--33:DMA_LOAD, n18--79:IADD, n3--44:IADD], 1=[n38--124:IADD, n16--33:DMA_LOAD, n1--58:DMA_LOAD, n26--111:IADD, n8--137:IADD], 2=[n1--58:DMA_LOAD, n37--125:DMA_LOAD, n23--70:IADD], 3=[n37--125:DMA_LOAD, n2--45:DMA_LOAD], 4=[n2--45:DMA_LOAD, n17--100:DMA_LOAD], 5=[n17--100:DMA_LOAD, n22--112:DMA_LOAD], 6=[n7--138:DMA_LOAD, n22--112:DMA_LOAD], 7=[n7--138:DMA_LOAD]}; 
    │           │   │           │   │           │   │   ├── l_bound: 14, u_bound: 14; investigated n10--71:DMA_LOAD in [7:8]; investigated partial schedule: {0=[n25--57:IADD, n16--33:DMA_LOAD, n18--79:IADD, n3--44:IADD], 1=[n38--124:IADD, n16--33:DMA_LOAD, n1--58:DMA_LOAD, n26--111:IADD, n8--137:IADD], 2=[n1--58:DMA_LOAD, n37--125:DMA_LOAD, n23--70:IADD], 3=[n37--125:DMA_LOAD, n2--45:DMA_LOAD], 4=[n2--45:DMA_LOAD, n17--100:DMA_LOAD], 5=[n17--100:DMA_LOAD, n22--112:DMA_LOAD], 6=[n7--138:DMA_LOAD, n22--112:DMA_LOAD], 7=[n7--138:DMA_LOAD, n10--71:DMA_LOAD], 8=[n10--71:DMA_LOAD]}; 
    │           │   ├── l_bound: 10, u_bound: 14; investigated n16--33:DMA_LOAD in [1:2]; investigated partial schedule: {0=[n25--57:IADD, n18--79:IADD, n3--44:IADD], 1=[n38--124:IADD, n16--33:DMA_LOAD, n26--111:IADD], 2=[n16--33:DMA_LOAD]}; 
    │           │   │   ├── l_bound: 10, u_bound: 15; investigated n1--58:DMA_LOAD in [2:3]; investigated partial schedule: {0=[n25--57:IADD, n18--79:IADD, n3--44:IADD], 1=[n38--124:IADD, n16--33:DMA_LOAD, n26--111:IADD], 2=[n16--33:DMA_LOAD, n1--58:DMA_LOAD], 3=[n1--58:DMA_LOAD]}; 
    │           │   │   └── l_bound: 10, u_bound: 14; investigated n1--58:DMA_LOAD in [1:2]; investigated partial schedule: {0=[n25--57:IADD, n18--79:IADD, n3--44:IADD], 1=[n38--124:IADD, n16--33:DMA_LOAD, n26--111:IADD, n1--58:DMA_LOAD], 2=[n16--33:DMA_LOAD, n1--58:DMA_LOAD]}; 
    │           │   │       ├── l_bound: 11, u_bound: 14; investigated n37--125:DMA_LOAD in [3:4]; investigated partial schedule: {0=[n25--57:IADD, n18--79:IADD, n3--44:IADD], 1=[n38--124:IADD, n16--33:DMA_LOAD, n26--111:IADD, n1--58:DMA_LOAD], 2=[n16--33:DMA_LOAD, n1--58:DMA_LOAD], 3=[n37--125:DMA_LOAD], 4=[n37--125:DMA_LOAD]}; 
    │           │   │       │   ├── l_bound: 11, u_bound: 14; investigated n2--45:DMA_LOAD in [3:4]; investigated partial schedule: {0=[n25--57:IADD, n18--79:IADD, n3--44:IADD], 1=[n38--124:IADD, n16--33:DMA_LOAD, n26--111:IADD, n1--58:DMA_LOAD], 2=[n16--33:DMA_LOAD, n1--58:DMA_LOAD], 3=[n37--125:DMA_LOAD, n2--45:DMA_LOAD], 4=[n37--125:DMA_LOAD, n2--45:DMA_LOAD]}; 
    │           │   │       │   │   └── l_bound: 13, u_bound: 14; investigated n17--100:DMA_LOAD in [5:6]; investigated partial schedule: {0=[n25--57:IADD, n18--79:IADD, n3--44:IADD], 1=[n38--124:IADD, n16--33:DMA_LOAD, n26--111:IADD, n1--58:DMA_LOAD], 2=[n16--33:DMA_LOAD, n1--58:DMA_LOAD], 3=[n37--125:DMA_LOAD, n2--45:DMA_LOAD], 4=[n37--125:DMA_LOAD, n2--45:DMA_LOAD], 5=[n17--100:DMA_LOAD], 6=[n17--100:DMA_LOAD]}; 
    │           │   │       │   │       ├── l_bound: 13, u_bound: 14; investigated n8--137:IADD in [1:1]; investigated partial schedule: {0=[n25--57:IADD, n18--79:IADD, n3--44:IADD], 1=[n38--124:IADD, n16--33:DMA_LOAD, n26--111:IADD, n1--58:DMA_LOAD, n8--137:IADD], 2=[n16--33:DMA_LOAD, n1--58:DMA_LOAD], 3=[n37--125:DMA_LOAD, n2--45:DMA_LOAD], 4=[n37--125:DMA_LOAD, n2--45:DMA_LOAD], 5=[n17--100:DMA_LOAD], 6=[n17--100:DMA_LOAD]}; 
    │           │   │       │   │       │   ├── l_bound: 13, u_bound: 14; investigated n23--70:IADD in [2:2]; investigated partial schedule: {0=[n25--57:IADD, n18--79:IADD, n3--44:IADD], 1=[n38--124:IADD, n16--33:DMA_LOAD, n26--111:IADD, n1--58:DMA_LOAD, n8--137:IADD], 2=[n16--33:DMA_LOAD, n1--58:DMA_LOAD, n23--70:IADD], 3=[n37--125:DMA_LOAD, n2--45:DMA_LOAD], 4=[n37--125:DMA_LOAD, n2--45:DMA_LOAD], 5=[n17--100:DMA_LOAD], 6=[n17--100:DMA_LOAD]}; 
    │           │   │       │   │       │   │   └── l_bound: 13, u_bound: 14; investigated n22--112:DMA_LOAD in [5:6]; investigated partial schedule: {0=[n25--57:IADD, n18--79:IADD, n3--44:IADD], 1=[n38--124:IADD, n16--33:DMA_LOAD, n26--111:IADD, n1--58:DMA_LOAD, n8--137:IADD], 2=[n16--33:DMA_LOAD, n1--58:DMA_LOAD, n23--70:IADD], 3=[n37--125:DMA_LOAD, n2--45:DMA_LOAD], 4=[n37--125:DMA_LOAD, n2--45:DMA_LOAD], 5=[n17--100:DMA_LOAD, n22--112:DMA_LOAD], 6=[n17--100:DMA_LOAD, n22--112:DMA_LOAD]}; 
    │           │   │       │   │       │   │       ├── l_bound: 14, u_bound: 14; investigated n7--138:DMA_LOAD in [7:8]; investigated partial schedule: {0=[n25--57:IADD, n18--79:IADD, n3--44:IADD], 1=[n38--124:IADD, n16--33:DMA_LOAD, n1--58:DMA_LOAD, n26--111:IADD, n8--137:IADD], 2=[n16--33:DMA_LOAD, n1--58:DMA_LOAD, n23--70:IADD], 3=[n37--125:DMA_LOAD, n2--45:DMA_LOAD], 4=[n37--125:DMA_LOAD, n2--45:DMA_LOAD], 5=[n17--100:DMA_LOAD, n22--112:DMA_LOAD], 6=[n17--100:DMA_LOAD, n22--112:DMA_LOAD], 7=[n7--138:DMA_LOAD], 8=[n7--138:DMA_LOAD]}; 
    │           │   │       │   │       │   ├── l_bound: 13, u_bound: 14; investigated n23--70:IADD in [1:1]; investigated partial schedule: {0=[n25--57:IADD, n18--79:IADD, n3--44:IADD], 1=[n38--124:IADD, n16--33:DMA_LOAD, n26--111:IADD, n1--58:DMA_LOAD, n8--137:IADD, n23--70:IADD], 2=[n16--33:DMA_LOAD, n1--58:DMA_LOAD], 3=[n37--125:DMA_LOAD, n2--45:DMA_LOAD], 4=[n37--125:DMA_LOAD, n2--45:DMA_LOAD], 5=[n17--100:DMA_LOAD], 6=[n17--100:DMA_LOAD]}; 
    │           │   │       │   │       │   │   └── l_bound: 13, u_bound: 14; investigated n22--112:DMA_LOAD in [5:6]; investigated partial schedule: {0=[n25--57:IADD, n18--79:IADD, n3--44:IADD], 1=[n38--124:IADD, n16--33:DMA_LOAD, n26--111:IADD, n1--58:DMA_LOAD, n8--137:IADD, n23--70:IADD], 2=[n16--33:DMA_LOAD, n1--58:DMA_LOAD], 3=[n37--125:DMA_LOAD, n2--45:DMA_LOAD], 4=[n37--125:DMA_LOAD, n2--45:DMA_LOAD], 5=[n17--100:DMA_LOAD, n22--112:DMA_LOAD], 6=[n17--100:DMA_LOAD, n22--112:DMA_LOAD]}; 
    │           │   │       │   │       │   │       ├── l_bound: 14, u_bound: 14; investigated n7--138:DMA_LOAD in [7:8]; investigated partial schedule: {0=[n25--57:IADD, n18--79:IADD, n3--44:IADD], 1=[n38--124:IADD, n16--33:DMA_LOAD, n1--58:DMA_LOAD, n26--111:IADD, n8--137:IADD, n23--70:IADD], 2=[n16--33:DMA_LOAD, n1--58:DMA_LOAD], 3=[n37--125:DMA_LOAD, n2--45:DMA_LOAD], 4=[n37--125:DMA_LOAD, n2--45:DMA_LOAD], 5=[n17--100:DMA_LOAD, n22--112:DMA_LOAD], 6=[n17--100:DMA_LOAD, n22--112:DMA_LOAD], 7=[n7--138:DMA_LOAD], 8=[n7--138:DMA_LOAD]}; 
    │           │   │       │   │       │   └── l_bound: 13, u_bound: 14; investigated n23--70:IADD in [0:0]; investigated partial schedule: {0=[n25--57:IADD, n18--79:IADD, n3--44:IADD, n23--70:IADD], 1=[n38--124:IADD, n16--33:DMA_LOAD, n26--111:IADD, n1--58:DMA_LOAD, n8--137:IADD], 2=[n16--33:DMA_LOAD, n1--58:DMA_LOAD], 3=[n37--125:DMA_LOAD, n2--45:DMA_LOAD], 4=[n37--125:DMA_LOAD, n2--45:DMA_LOAD], 5=[n17--100:DMA_LOAD], 6=[n17--100:DMA_LOAD]}; 
    │           │   │       │   │       │       └── l_bound: 13, u_bound: 14; investigated n22--112:DMA_LOAD in [5:6]; investigated partial schedule: {0=[n25--57:IADD, n18--79:IADD, n3--44:IADD, n23--70:IADD], 1=[n38--124:IADD, n16--33:DMA_LOAD, n26--111:IADD, n1--58:DMA_LOAD, n8--137:IADD], 2=[n16--33:DMA_LOAD, n1--58:DMA_LOAD], 3=[n37--125:DMA_LOAD, n2--45:DMA_LOAD], 4=[n37--125:DMA_LOAD, n2--45:DMA_LOAD], 5=[n17--100:DMA_LOAD, n22--112:DMA_LOAD], 6=[n17--100:DMA_LOAD, n22--112:DMA_LOAD]}; 
    │           │   │       │   │       │           ├── l_bound: 14, u_bound: 14; investigated n7--138:DMA_LOAD in [7:8]; investigated partial schedule: {0=[n25--57:IADD, n18--79:IADD, n3--44:IADD, n23--70:IADD], 1=[n38--124:IADD, n16--33:DMA_LOAD, n1--58:DMA_LOAD, n26--111:IADD, n8--137:IADD], 2=[n16--33:DMA_LOAD, n1--58:DMA_LOAD], 3=[n37--125:DMA_LOAD, n2--45:DMA_LOAD], 4=[n37--125:DMA_LOAD, n2--45:DMA_LOAD], 5=[n17--100:DMA_LOAD, n22--112:DMA_LOAD], 6=[n17--100:DMA_LOAD, n22--112:DMA_LOAD], 7=[n7--138:DMA_LOAD], 8=[n7--138:DMA_LOAD]}; 
    │           │   │       │   │       └── l_bound: 13, u_bound: 14; investigated n8--137:IADD in [2:2]; investigated partial schedule: {0=[n25--57:IADD, n18--79:IADD, n3--44:IADD], 1=[n38--124:IADD, n16--33:DMA_LOAD, n26--111:IADD, n1--58:DMA_LOAD], 2=[n16--33:DMA_LOAD, n1--58:DMA_LOAD, n8--137:IADD], 3=[n37--125:DMA_LOAD, n2--45:DMA_LOAD], 4=[n37--125:DMA_LOAD, n2--45:DMA_LOAD], 5=[n17--100:DMA_LOAD], 6=[n17--100:DMA_LOAD]}; 
    │           │   │       │   │           ├── l_bound: 13, u_bound: 14; investigated n23--70:IADD in [0:0]; investigated partial schedule: {0=[n25--57:IADD, n18--79:IADD, n3--44:IADD, n23--70:IADD], 1=[n38--124:IADD, n16--33:DMA_LOAD, n26--111:IADD, n1--58:DMA_LOAD], 2=[n16--33:DMA_LOAD, n1--58:DMA_LOAD, n8--137:IADD], 3=[n37--125:DMA_LOAD, n2--45:DMA_LOAD], 4=[n37--125:DMA_LOAD, n2--45:DMA_LOAD], 5=[n17--100:DMA_LOAD], 6=[n17--100:DMA_LOAD]}; 
    │           │   │       │   │           │   └── l_bound: 13, u_bound: 14; investigated n22--112:DMA_LOAD in [5:6]; investigated partial schedule: {0=[n25--57:IADD, n18--79:IADD, n3--44:IADD, n23--70:IADD], 1=[n38--124:IADD, n16--33:DMA_LOAD, n26--111:IADD, n1--58:DMA_LOAD], 2=[n16--33:DMA_LOAD, n1--58:DMA_LOAD, n8--137:IADD], 3=[n37--125:DMA_LOAD, n2--45:DMA_LOAD], 4=[n37--125:DMA_LOAD, n2--45:DMA_LOAD], 5=[n17--100:DMA_LOAD, n22--112:DMA_LOAD], 6=[n17--100:DMA_LOAD, n22--112:DMA_LOAD]}; 
    │           │   │       │   │           │       ├── l_bound: 14, u_bound: 14; investigated n7--138:DMA_LOAD in [7:8]; investigated partial schedule: {0=[n25--57:IADD, n18--79:IADD, n3--44:IADD, n23--70:IADD], 1=[n38--124:IADD, n16--33:DMA_LOAD, n1--58:DMA_LOAD, n26--111:IADD], 2=[n16--33:DMA_LOAD, n1--58:DMA_LOAD, n8--137:IADD], 3=[n37--125:DMA_LOAD, n2--45:DMA_LOAD], 4=[n37--125:DMA_LOAD, n2--45:DMA_LOAD], 5=[n17--100:DMA_LOAD, n22--112:DMA_LOAD], 6=[n17--100:DMA_LOAD, n22--112:DMA_LOAD], 7=[n7--138:DMA_LOAD], 8=[n7--138:DMA_LOAD]}; 
    │           │   │       │   │           ├── l_bound: 13, u_bound: 14; investigated n23--70:IADD in [1:1]; investigated partial schedule: {0=[n25--57:IADD, n18--79:IADD, n3--44:IADD], 1=[n38--124:IADD, n16--33:DMA_LOAD, n26--111:IADD, n1--58:DMA_LOAD, n23--70:IADD], 2=[n16--33:DMA_LOAD, n1--58:DMA_LOAD, n8--137:IADD], 3=[n37--125:DMA_LOAD, n2--45:DMA_LOAD], 4=[n37--125:DMA_LOAD, n2--45:DMA_LOAD], 5=[n17--100:DMA_LOAD], 6=[n17--100:DMA_LOAD]}; 
    │           │   │       │   │           │   └── l_bound: 13, u_bound: 14; investigated n22--112:DMA_LOAD in [5:6]; investigated partial schedule: {0=[n25--57:IADD, n18--79:IADD, n3--44:IADD], 1=[n38--124:IADD, n16--33:DMA_LOAD, n26--111:IADD, n1--58:DMA_LOAD, n23--70:IADD], 2=[n16--33:DMA_LOAD, n1--58:DMA_LOAD, n8--137:IADD], 3=[n37--125:DMA_LOAD, n2--45:DMA_LOAD], 4=[n37--125:DMA_LOAD, n2--45:DMA_LOAD], 5=[n17--100:DMA_LOAD, n22--112:DMA_LOAD], 6=[n17--100:DMA_LOAD, n22--112:DMA_LOAD]}; 
    │           │   │       │   │           │       └── l_bound: 14, u_bound: 14; investigated n7--138:DMA_LOAD in [7:8]; investigated partial schedule: {0=[n25--57:IADD, n18--79:IADD, n3--44:IADD], 1=[n38--124:IADD, n16--33:DMA_LOAD, n1--58:DMA_LOAD, n26--111:IADD, n23--70:IADD], 2=[n16--33:DMA_LOAD, n1--58:DMA_LOAD, n8--137:IADD], 3=[n37--125:DMA_LOAD, n2--45:DMA_LOAD], 4=[n37--125:DMA_LOAD, n2--45:DMA_LOAD], 5=[n17--100:DMA_LOAD, n22--112:DMA_LOAD], 6=[n17--100:DMA_LOAD, n22--112:DMA_LOAD], 7=[n7--138:DMA_LOAD], 8=[n7--138:DMA_LOAD]}; 
    │           │   │       │   │           └── l_bound: 13, u_bound: 14; investigated n23--70:IADD in [2:2]; investigated partial schedule: {0=[n25--57:IADD, n18--79:IADD, n3--44:IADD], 1=[n38--124:IADD, n16--33:DMA_LOAD, n26--111:IADD, n1--58:DMA_LOAD], 2=[n16--33:DMA_LOAD, n1--58:DMA_LOAD, n8--137:IADD, n23--70:IADD], 3=[n37--125:DMA_LOAD, n2--45:DMA_LOAD], 4=[n37--125:DMA_LOAD, n2--45:DMA_LOAD], 5=[n17--100:DMA_LOAD], 6=[n17--100:DMA_LOAD]}; 
    │           │   │       │   │               └── l_bound: 13, u_bound: 14; investigated n22--112:DMA_LOAD in [5:6]; investigated partial schedule: {0=[n25--57:IADD, n18--79:IADD, n3--44:IADD], 1=[n38--124:IADD, n16--33:DMA_LOAD, n26--111:IADD, n1--58:DMA_LOAD], 2=[n16--33:DMA_LOAD, n1--58:DMA_LOAD, n8--137:IADD, n23--70:IADD], 3=[n37--125:DMA_LOAD, n2--45:DMA_LOAD], 4=[n37--125:DMA_LOAD, n2--45:DMA_LOAD], 5=[n17--100:DMA_LOAD, n22--112:DMA_LOAD], 6=[n17--100:DMA_LOAD, n22--112:DMA_LOAD]}; 
    │           │   │       │   │                   ├── l_bound: 14, u_bound: 14; investigated n7--138:DMA_LOAD in [7:8]; investigated partial schedule: {0=[n25--57:IADD, n18--79:IADD, n3--44:IADD], 1=[n38--124:IADD, n16--33:DMA_LOAD, n1--58:DMA_LOAD, n26--111:IADD], 2=[n16--33:DMA_LOAD, n1--58:DMA_LOAD, n8--137:IADD, n23--70:IADD], 3=[n37--125:DMA_LOAD, n2--45:DMA_LOAD], 4=[n37--125:DMA_LOAD, n2--45:DMA_LOAD], 5=[n17--100:DMA_LOAD, n22--112:DMA_LOAD], 6=[n17--100:DMA_LOAD, n22--112:DMA_LOAD], 7=[n7--138:DMA_LOAD], 8=[n7--138:DMA_LOAD]}; 
    │           │   └── l_bound: 10, u_bound: 15; investigated n16--33:DMA_LOAD in [2:3]; investigated partial schedule: {0=[n25--57:IADD, n18--79:IADD, n3--44:IADD], 1=[n38--124:IADD, n26--111:IADD], 2=[n16--33:DMA_LOAD], 3=[n16--33:DMA_LOAD]}; 
    │           └── l_bound: 10, u_bound: 14; investigated n3--44:IADD in [1:1]; investigated partial schedule: {0=[n25--57:IADD, n18--79:IADD], 1=[n38--124:IADD, n26--111:IADD, n3--44:IADD]}; 
    │               ├── l_bound: 10, u_bound: 15; investigated n16--33:DMA_LOAD in [2:3]; investigated partial schedule: {0=[n25--57:IADD, n18--79:IADD], 1=[n38--124:IADD, n26--111:IADD, n3--44:IADD], 2=[n16--33:DMA_LOAD], 3=[n16--33:DMA_LOAD]}; 
    │               ├── l_bound: 10, u_bound: 14; investigated n16--33:DMA_LOAD in [1:2]; investigated partial schedule: {0=[n25--57:IADD, n18--79:IADD], 1=[n38--124:IADD, n16--33:DMA_LOAD, n26--111:IADD, n3--44:IADD], 2=[n16--33:DMA_LOAD]}; 
    │               │   ├── l_bound: 10, u_bound: 14; investigated n1--58:DMA_LOAD in [1:2]; investigated partial schedule: {0=[n25--57:IADD, n18--79:IADD], 1=[n38--124:IADD, n16--33:DMA_LOAD, n26--111:IADD, n1--58:DMA_LOAD, n3--44:IADD], 2=[n16--33:DMA_LOAD, n1--58:DMA_LOAD]}; 
    │               │   │   ├── l_bound: 11, u_bound: 14; investigated n37--125:DMA_LOAD in [3:4]; investigated partial schedule: {0=[n25--57:IADD, n18--79:IADD], 1=[n38--124:IADD, n16--33:DMA_LOAD, n26--111:IADD, n1--58:DMA_LOAD, n3--44:IADD], 2=[n16--33:DMA_LOAD, n1--58:DMA_LOAD], 3=[n37--125:DMA_LOAD], 4=[n37--125:DMA_LOAD]}; 
    │               │   │   │   └── l_bound: 11, u_bound: 14; investigated n2--45:DMA_LOAD in [3:4]; investigated partial schedule: {0=[n25--57:IADD, n18--79:IADD], 1=[n38--124:IADD, n16--33:DMA_LOAD, n26--111:IADD, n1--58:DMA_LOAD, n3--44:IADD], 2=[n16--33:DMA_LOAD, n1--58:DMA_LOAD], 3=[n37--125:DMA_LOAD, n2--45:DMA_LOAD], 4=[n37--125:DMA_LOAD, n2--45:DMA_LOAD]}; 
    │               │   │   │       ├── l_bound: 13, u_bound: 14; investigated n17--100:DMA_LOAD in [5:6]; investigated partial schedule: {0=[n25--57:IADD, n18--79:IADD], 1=[n38--124:IADD, n16--33:DMA_LOAD, n26--111:IADD, n1--58:DMA_LOAD, n3--44:IADD], 2=[n16--33:DMA_LOAD, n1--58:DMA_LOAD], 3=[n37--125:DMA_LOAD, n2--45:DMA_LOAD], 4=[n37--125:DMA_LOAD, n2--45:DMA_LOAD], 5=[n17--100:DMA_LOAD], 6=[n17--100:DMA_LOAD]}; 
    │               │   │   │       │   ├── l_bound: 13, u_bound: 14; investigated n8--137:IADD in [1:1]; investigated partial schedule: {0=[n25--57:IADD, n18--79:IADD], 1=[n38--124:IADD, n16--33:DMA_LOAD, n26--111:IADD, n1--58:DMA_LOAD, n3--44:IADD, n8--137:IADD], 2=[n16--33:DMA_LOAD, n1--58:DMA_LOAD], 3=[n37--125:DMA_LOAD, n2--45:DMA_LOAD], 4=[n37--125:DMA_LOAD, n2--45:DMA_LOAD], 5=[n17--100:DMA_LOAD], 6=[n17--100:DMA_LOAD]}; 
    │               │   │   │       │   │   ├── l_bound: 13, u_bound: 14; investigated n23--70:IADD in [2:2]; investigated partial schedule: {0=[n25--57:IADD, n18--79:IADD], 1=[n38--124:IADD, n16--33:DMA_LOAD, n26--111:IADD, n1--58:DMA_LOAD, n3--44:IADD, n8--137:IADD], 2=[n16--33:DMA_LOAD, n1--58:DMA_LOAD, n23--70:IADD], 3=[n37--125:DMA_LOAD, n2--45:DMA_LOAD], 4=[n37--125:DMA_LOAD, n2--45:DMA_LOAD], 5=[n17--100:DMA_LOAD], 6=[n17--100:DMA_LOAD]}; 
    │               │   │   │       │   │   │   ├── l_bound: 13, u_bound: 14; investigated n22--112:DMA_LOAD in [5:6]; investigated partial schedule: {0=[n25--57:IADD, n18--79:IADD], 1=[n38--124:IADD, n16--33:DMA_LOAD, n26--111:IADD, n1--58:DMA_LOAD, n3--44:IADD, n8--137:IADD], 2=[n16--33:DMA_LOAD, n1--58:DMA_LOAD, n23--70:IADD], 3=[n37--125:DMA_LOAD, n2--45:DMA_LOAD], 4=[n37--125:DMA_LOAD, n2--45:DMA_LOAD], 5=[n17--100:DMA_LOAD, n22--112:DMA_LOAD], 6=[n17--100:DMA_LOAD, n22--112:DMA_LOAD]}; 
    │               │   │   │       │   │   │   │   ├── l_bound: 14, u_bound: 14; investigated n7--138:DMA_LOAD in [7:8]; investigated partial schedule: {0=[n25--57:IADD, n18--79:IADD], 1=[n38--124:IADD, n16--33:DMA_LOAD, n1--58:DMA_LOAD, n26--111:IADD, n3--44:IADD, n8--137:IADD], 2=[n16--33:DMA_LOAD, n1--58:DMA_LOAD, n23--70:IADD], 3=[n37--125:DMA_LOAD, n2--45:DMA_LOAD], 4=[n37--125:DMA_LOAD, n2--45:DMA_LOAD], 5=[n17--100:DMA_LOAD, n22--112:DMA_LOAD], 6=[n17--100:DMA_LOAD, n22--112:DMA_LOAD], 7=[n7--138:DMA_LOAD], 8=[n7--138:DMA_LOAD]}; 
    │               │   │   │       │   │   ├── l_bound: 13, u_bound: 14; investigated n23--70:IADD in [1:1]; investigated partial schedule: {0=[n25--57:IADD, n18--79:IADD], 1=[n38--124:IADD, n16--33:DMA_LOAD, n26--111:IADD, n1--58:DMA_LOAD, n3--44:IADD, n8--137:IADD, n23--70:IADD], 2=[n16--33:DMA_LOAD, n1--58:DMA_LOAD], 3=[n37--125:DMA_LOAD, n2--45:DMA_LOAD], 4=[n37--125:DMA_LOAD, n2--45:DMA_LOAD], 5=[n17--100:DMA_LOAD], 6=[n17--100:DMA_LOAD]}; 
    │               │   │   │       │   │   │   └── l_bound: 13, u_bound: 14; investigated n22--112:DMA_LOAD in [5:6]; investigated partial schedule: {0=[n25--57:IADD, n18--79:IADD], 1=[n38--124:IADD, n16--33:DMA_LOAD, n26--111:IADD, n1--58:DMA_LOAD, n3--44:IADD, n8--137:IADD, n23--70:IADD], 2=[n16--33:DMA_LOAD, n1--58:DMA_LOAD], 3=[n37--125:DMA_LOAD, n2--45:DMA_LOAD], 4=[n37--125:DMA_LOAD, n2--45:DMA_LOAD], 5=[n17--100:DMA_LOAD, n22--112:DMA_LOAD], 6=[n17--100:DMA_LOAD, n22--112:DMA_LOAD]}; 
    │               │   │   │       │   │   │       ├── l_bound: 14, u_bound: 14; investigated n7--138:DMA_LOAD in [7:8]; investigated partial schedule: {0=[n25--57:IADD, n18--79:IADD], 1=[n38--124:IADD, n16--33:DMA_LOAD, n1--58:DMA_LOAD, n26--111:IADD, n3--44:IADD, n8--137:IADD, n23--70:IADD], 2=[n16--33:DMA_LOAD, n1--58:DMA_LOAD], 3=[n37--125:DMA_LOAD, n2--45:DMA_LOAD], 4=[n37--125:DMA_LOAD, n2--45:DMA_LOAD], 5=[n17--100:DMA_LOAD, n22--112:DMA_LOAD], 6=[n17--100:DMA_LOAD, n22--112:DMA_LOAD], 7=[n7--138:DMA_LOAD], 8=[n7--138:DMA_LOAD]}; 
    │               │   │   │       │   │   └── l_bound: 13, u_bound: 14; investigated n23--70:IADD in [0:0]; investigated partial schedule: {0=[n25--57:IADD, n18--79:IADD, n23--70:IADD], 1=[n38--124:IADD, n16--33:DMA_LOAD, n26--111:IADD, n1--58:DMA_LOAD, n3--44:IADD, n8--137:IADD], 2=[n16--33:DMA_LOAD, n1--58:DMA_LOAD], 3=[n37--125:DMA_LOAD, n2--45:DMA_LOAD], 4=[n37--125:DMA_LOAD, n2--45:DMA_LOAD], 5=[n17--100:DMA_LOAD], 6=[n17--100:DMA_LOAD]}; 
    │               │   │   │       │   │       ├── l_bound: 13, u_bound: 14; investigated n22--112:DMA_LOAD in [5:6]; investigated partial schedule: {0=[n25--57:IADD, n18--79:IADD, n23--70:IADD], 1=[n38--124:IADD, n16--33:DMA_LOAD, n26--111:IADD, n1--58:DMA_LOAD, n3--44:IADD, n8--137:IADD], 2=[n16--33:DMA_LOAD, n1--58:DMA_LOAD], 3=[n37--125:DMA_LOAD, n2--45:DMA_LOAD], 4=[n37--125:DMA_LOAD, n2--45:DMA_LOAD], 5=[n17--100:DMA_LOAD, n22--112:DMA_LOAD], 6=[n17--100:DMA_LOAD, n22--112:DMA_LOAD]}; 
    │               │   │   │       │   │       │   └── l_bound: 14, u_bound: 14; investigated n7--138:DMA_LOAD in [7:8]; investigated partial schedule: {0=[n25--57:IADD, n18--79:IADD, n23--70:IADD], 1=[n38--124:IADD, n16--33:DMA_LOAD, n1--58:DMA_LOAD, n26--111:IADD, n3--44:IADD, n8--137:IADD], 2=[n16--33:DMA_LOAD, n1--58:DMA_LOAD], 3=[n37--125:DMA_LOAD, n2--45:DMA_LOAD], 4=[n37--125:DMA_LOAD, n2--45:DMA_LOAD], 5=[n17--100:DMA_LOAD, n22--112:DMA_LOAD], 6=[n17--100:DMA_LOAD, n22--112:DMA_LOAD], 7=[n7--138:DMA_LOAD], 8=[n7--138:DMA_LOAD]}; 
    │               │   │   │       │   └── l_bound: 13, u_bound: 14; investigated n8--137:IADD in [2:2]; investigated partial schedule: {0=[n25--57:IADD, n18--79:IADD], 1=[n38--124:IADD, n16--33:DMA_LOAD, n26--111:IADD, n1--58:DMA_LOAD, n3--44:IADD], 2=[n16--33:DMA_LOAD, n1--58:DMA_LOAD, n8--137:IADD], 3=[n37--125:DMA_LOAD, n2--45:DMA_LOAD], 4=[n37--125:DMA_LOAD, n2--45:DMA_LOAD], 5=[n17--100:DMA_LOAD], 6=[n17--100:DMA_LOAD]}; 
    │               │   │   │       │       ├── l_bound: 13, u_bound: 14; investigated n23--70:IADD in [2:2]; investigated partial schedule: {0=[n25--57:IADD, n18--79:IADD], 1=[n38--124:IADD, n16--33:DMA_LOAD, n26--111:IADD, n1--58:DMA_LOAD, n3--44:IADD], 2=[n16--33:DMA_LOAD, n1--58:DMA_LOAD, n8--137:IADD, n23--70:IADD], 3=[n37--125:DMA_LOAD, n2--45:DMA_LOAD], 4=[n37--125:DMA_LOAD, n2--45:DMA_LOAD], 5=[n17--100:DMA_LOAD], 6=[n17--100:DMA_LOAD]}; 
    │               │   │   │       │       │   └── l_bound: 13, u_bound: 14; investigated n22--112:DMA_LOAD in [5:6]; investigated partial schedule: {0=[n25--57:IADD, n18--79:IADD], 1=[n38--124:IADD, n16--33:DMA_LOAD, n26--111:IADD, n1--58:DMA_LOAD, n3--44:IADD], 2=[n16--33:DMA_LOAD, n1--58:DMA_LOAD, n8--137:IADD, n23--70:IADD], 3=[n37--125:DMA_LOAD, n2--45:DMA_LOAD], 4=[n37--125:DMA_LOAD, n2--45:DMA_LOAD], 5=[n17--100:DMA_LOAD, n22--112:DMA_LOAD], 6=[n17--100:DMA_LOAD, n22--112:DMA_LOAD]}; 
    │               │   │   │       │       │       ├── l_bound: 14, u_bound: 14; investigated n7--138:DMA_LOAD in [7:8]; investigated partial schedule: {0=[n25--57:IADD, n18--79:IADD], 1=[n38--124:IADD, n16--33:DMA_LOAD, n1--58:DMA_LOAD, n26--111:IADD, n3--44:IADD], 2=[n16--33:DMA_LOAD, n1--58:DMA_LOAD, n8--137:IADD, n23--70:IADD], 3=[n37--125:DMA_LOAD, n2--45:DMA_LOAD], 4=[n37--125:DMA_LOAD, n2--45:DMA_LOAD], 5=[n17--100:DMA_LOAD, n22--112:DMA_LOAD], 6=[n17--100:DMA_LOAD, n22--112:DMA_LOAD], 7=[n7--138:DMA_LOAD], 8=[n7--138:DMA_LOAD]}; 
    │               │   │   │       │       ├── l_bound: 13, u_bound: 14; investigated n23--70:IADD in [1:1]; investigated partial schedule: {0=[n25--57:IADD, n18--79:IADD], 1=[n38--124:IADD, n16--33:DMA_LOAD, n26--111:IADD, n1--58:DMA_LOAD, n3--44:IADD, n23--70:IADD], 2=[n16--33:DMA_LOAD, n1--58:DMA_LOAD, n8--137:IADD], 3=[n37--125:DMA_LOAD, n2--45:DMA_LOAD], 4=[n37--125:DMA_LOAD, n2--45:DMA_LOAD], 5=[n17--100:DMA_LOAD], 6=[n17--100:DMA_LOAD]}; 
    │               │   │   │       │       │   ├── l_bound: 13, u_bound: 14; investigated n22--112:DMA_LOAD in [5:6]; investigated partial schedule: {0=[n25--57:IADD, n18--79:IADD], 1=[n38--124:IADD, n16--33:DMA_LOAD, n26--111:IADD, n1--58:DMA_LOAD, n3--44:IADD, n23--70:IADD], 2=[n16--33:DMA_LOAD, n1--58:DMA_LOAD, n8--137:IADD], 3=[n37--125:DMA_LOAD, n2--45:DMA_LOAD], 4=[n37--125:DMA_LOAD, n2--45:DMA_LOAD], 5=[n17--100:DMA_LOAD, n22--112:DMA_LOAD], 6=[n17--100:DMA_LOAD, n22--112:DMA_LOAD]}; 
    │               │   │   │       │       │   │   ├── l_bound: 14, u_bound: 14; investigated n7--138:DMA_LOAD in [7:8]; investigated partial schedule: {0=[n25--57:IADD, n18--79:IADD], 1=[n38--124:IADD, n16--33:DMA_LOAD, n1--58:DMA_LOAD, n26--111:IADD, n3--44:IADD, n23--70:IADD], 2=[n16--33:DMA_LOAD, n1--58:DMA_LOAD, n8--137:IADD], 3=[n37--125:DMA_LOAD, n2--45:DMA_LOAD], 4=[n37--125:DMA_LOAD, n2--45:DMA_LOAD], 5=[n17--100:DMA_LOAD, n22--112:DMA_LOAD], 6=[n17--100:DMA_LOAD, n22--112:DMA_LOAD], 7=[n7--138:DMA_LOAD], 8=[n7--138:DMA_LOAD]}; 
    │               │   │   │       │       └── l_bound: 13, u_bound: 14; investigated n23--70:IADD in [0:0]; investigated partial schedule: {0=[n25--57:IADD, n18--79:IADD, n23--70:IADD], 1=[n38--124:IADD, n16--33:DMA_LOAD, n26--111:IADD, n1--58:DMA_LOAD, n3--44:IADD], 2=[n16--33:DMA_LOAD, n1--58:DMA_LOAD, n8--137:IADD], 3=[n37--125:DMA_LOAD, n2--45:DMA_LOAD], 4=[n37--125:DMA_LOAD, n2--45:DMA_LOAD], 5=[n17--100:DMA_LOAD], 6=[n17--100:DMA_LOAD]}; 
    │               │   │   │       │           └── l_bound: 13, u_bound: 14; investigated n22--112:DMA_LOAD in [5:6]; investigated partial schedule: {0=[n25--57:IADD, n18--79:IADD, n23--70:IADD], 1=[n38--124:IADD, n16--33:DMA_LOAD, n26--111:IADD, n1--58:DMA_LOAD, n3--44:IADD], 2=[n16--33:DMA_LOAD, n1--58:DMA_LOAD, n8--137:IADD], 3=[n37--125:DMA_LOAD, n2--45:DMA_LOAD], 4=[n37--125:DMA_LOAD, n2--45:DMA_LOAD], 5=[n17--100:DMA_LOAD, n22--112:DMA_LOAD], 6=[n17--100:DMA_LOAD, n22--112:DMA_LOAD]}; 
    │               │   │   │       │               ├── l_bound: 14, u_bound: 14; investigated n7--138:DMA_LOAD in [7:8]; investigated partial schedule: {0=[n25--57:IADD, n18--79:IADD, n23--70:IADD], 1=[n38--124:IADD, n16--33:DMA_LOAD, n1--58:DMA_LOAD, n26--111:IADD, n3--44:IADD], 2=[n16--33:DMA_LOAD, n1--58:DMA_LOAD, n8--137:IADD], 3=[n37--125:DMA_LOAD, n2--45:DMA_LOAD], 4=[n37--125:DMA_LOAD, n2--45:DMA_LOAD], 5=[n17--100:DMA_LOAD, n22--112:DMA_LOAD], 6=[n17--100:DMA_LOAD, n22--112:DMA_LOAD], 7=[n7--138:DMA_LOAD], 8=[n7--138:DMA_LOAD]}; 
    │               │   └── l_bound: 10, u_bound: 15; investigated n1--58:DMA_LOAD in [2:3]; investigated partial schedule: {0=[n25--57:IADD, n18--79:IADD], 1=[n38--124:IADD, n16--33:DMA_LOAD, n26--111:IADD, n3--44:IADD], 2=[n16--33:DMA_LOAD, n1--58:DMA_LOAD], 3=[n1--58:DMA_LOAD]}; 
    │               └── l_bound: 10, u_bound: 14; investigated n16--33:DMA_LOAD in [0:1]; investigated partial schedule: {0=[n25--57:IADD, n16--33:DMA_LOAD, n18--79:IADD], 1=[n38--124:IADD, n16--33:DMA_LOAD, n26--111:IADD, n3--44:IADD]}; 
    │                   ├── l_bound: 10, u_bound: 14; investigated n1--58:DMA_LOAD in [1:2]; investigated partial schedule: {0=[n25--57:IADD, n16--33:DMA_LOAD, n18--79:IADD], 1=[n38--124:IADD, n16--33:DMA_LOAD, n26--111:IADD, n1--58:DMA_LOAD, n3--44:IADD], 2=[n1--58:DMA_LOAD]}; 
    │                   │   └── l_bound: 10, u_bound: 14; investigated n37--125:DMA_LOAD in [2:3]; investigated partial schedule: {0=[n25--57:IADD, n16--33:DMA_LOAD, n18--79:IADD], 1=[n38--124:IADD, n16--33:DMA_LOAD, n26--111:IADD, n1--58:DMA_LOAD, n3--44:IADD], 2=[n1--58:DMA_LOAD, n37--125:DMA_LOAD], 3=[n37--125:DMA_LOAD]}; 
    │                   │       └── l_bound: 11, u_bound: 14; investigated n2--45:DMA_LOAD in [3:4]; investigated partial schedule: {0=[n25--57:IADD, n16--33:DMA_LOAD, n18--79:IADD], 1=[n38--124:IADD, n16--33:DMA_LOAD, n26--111:IADD, n1--58:DMA_LOAD, n3--44:IADD], 2=[n1--58:DMA_LOAD, n37--125:DMA_LOAD], 3=[n37--125:DMA_LOAD, n2--45:DMA_LOAD], 4=[n2--45:DMA_LOAD]}; 
    │                   │           ├── l_bound: 12, u_bound: 14; investigated n17--100:DMA_LOAD in [4:5]; investigated partial schedule: {0=[n25--57:IADD, n16--33:DMA_LOAD, n18--79:IADD], 1=[n38--124:IADD, n16--33:DMA_LOAD, n26--111:IADD, n1--58:DMA_LOAD, n3--44:IADD], 2=[n1--58:DMA_LOAD, n37--125:DMA_LOAD], 3=[n37--125:DMA_LOAD, n2--45:DMA_LOAD], 4=[n2--45:DMA_LOAD, n17--100:DMA_LOAD], 5=[n17--100:DMA_LOAD]}; 
    │                   │           │   ├── l_bound: 12, u_bound: 14; investigated n8--137:IADD in [1:1]; investigated partial schedule: {0=[n25--57:IADD, n16--33:DMA_LOAD, n18--79:IADD], 1=[n38--124:IADD, n16--33:DMA_LOAD, n26--111:IADD, n1--58:DMA_LOAD, n3--44:IADD, n8--137:IADD], 2=[n1--58:DMA_LOAD, n37--125:DMA_LOAD], 3=[n37--125:DMA_LOAD, n2--45:DMA_LOAD], 4=[n2--45:DMA_LOAD, n17--100:DMA_LOAD], 5=[n17--100:DMA_LOAD]}; 
    │                   │           │   │   ├── l_bound: 12, u_bound: 14; investigated n23--70:IADD in [1:1]; investigated partial schedule: {0=[n25--57:IADD, n16--33:DMA_LOAD, n18--79:IADD], 1=[n38--124:IADD, n16--33:DMA_LOAD, n26--111:IADD, n1--58:DMA_LOAD, n3--44:IADD, n8--137:IADD, n23--70:IADD], 2=[n1--58:DMA_LOAD, n37--125:DMA_LOAD], 3=[n37--125:DMA_LOAD, n2--45:DMA_LOAD], 4=[n2--45:DMA_LOAD, n17--100:DMA_LOAD], 5=[n17--100:DMA_LOAD]}; 
    │                   │           │   │   │   ├── l_bound: 13, u_bound: 14; investigated n22--112:DMA_LOAD in [5:6]; investigated partial schedule: {0=[n25--57:IADD, n16--33:DMA_LOAD, n18--79:IADD], 1=[n38--124:IADD, n16--33:DMA_LOAD, n26--111:IADD, n1--58:DMA_LOAD, n3--44:IADD, n8--137:IADD, n23--70:IADD], 2=[n1--58:DMA_LOAD, n37--125:DMA_LOAD], 3=[n37--125:DMA_LOAD, n2--45:DMA_LOAD], 4=[n2--45:DMA_LOAD, n17--100:DMA_LOAD], 5=[n17--100:DMA_LOAD, n22--112:DMA_LOAD], 6=[n22--112:DMA_LOAD]}; 
    │                   │           │   │   │   │   └── l_bound: 13, u_bound: 14; investigated n7--138:DMA_LOAD in [6:7]; investigated partial schedule: {0=[n25--57:IADD, n16--33:DMA_LOAD, n18--79:IADD], 1=[n38--124:IADD, n16--33:DMA_LOAD, n1--58:DMA_LOAD, n26--111:IADD, n3--44:IADD, n8--137:IADD, n23--70:IADD], 2=[n1--58:DMA_LOAD, n37--125:DMA_LOAD], 3=[n37--125:DMA_LOAD, n2--45:DMA_LOAD], 4=[n2--45:DMA_LOAD, n17--100:DMA_LOAD], 5=[n17--100:DMA_LOAD, n22--112:DMA_LOAD], 6=[n7--138:DMA_LOAD, n22--112:DMA_LOAD], 7=[n7--138:DMA_LOAD]}; 
    │                   │           │   │   │   │       ├── l_bound: 14, u_bound: 14; investigated n10--71:DMA_LOAD in [7:8]; investigated partial schedule: {0=[n25--57:IADD, n16--33:DMA_LOAD, n18--79:IADD], 1=[n38--124:IADD, n16--33:DMA_LOAD, n1--58:DMA_LOAD, n26--111:IADD, n3--44:IADD, n8--137:IADD, n23--70:IADD], 2=[n1--58:DMA_LOAD, n37--125:DMA_LOAD], 3=[n37--125:DMA_LOAD, n2--45:DMA_LOAD], 4=[n2--45:DMA_LOAD, n17--100:DMA_LOAD], 5=[n17--100:DMA_LOAD, n22--112:DMA_LOAD], 6=[n7--138:DMA_LOAD, n22--112:DMA_LOAD], 7=[n7--138:DMA_LOAD, n10--71:DMA_LOAD], 8=[n10--71:DMA_LOAD]}; 
    │                   │           │   │   ├── l_bound: 12, u_bound: 14; investigated n23--70:IADD in [0:0]; investigated partial schedule: {0=[n25--57:IADD, n16--33:DMA_LOAD, n18--79:IADD, n23--70:IADD], 1=[n38--124:IADD, n16--33:DMA_LOAD, n26--111:IADD, n1--58:DMA_LOAD, n3--44:IADD, n8--137:IADD], 2=[n1--58:DMA_LOAD, n37--125:DMA_LOAD], 3=[n37--125:DMA_LOAD, n2--45:DMA_LOAD], 4=[n2--45:DMA_LOAD, n17--100:DMA_LOAD], 5=[n17--100:DMA_LOAD]}; 
    │                   │           │   │   │   └── l_bound: 13, u_bound: 14; investigated n22--112:DMA_LOAD in [5:6]; investigated partial schedule: {0=[n25--57:IADD, n16--33:DMA_LOAD, n18--79:IADD, n23--70:IADD], 1=[n38--124:IADD, n16--33:DMA_LOAD, n26--111:IADD, n1--58:DMA_LOAD, n3--44:IADD, n8--137:IADD], 2=[n1--58:DMA_LOAD, n37--125:DMA_LOAD], 3=[n37--125:DMA_LOAD, n2--45:DMA_LOAD], 4=[n2--45:DMA_LOAD, n17--100:DMA_LOAD], 5=[n17--100:DMA_LOAD, n22--112:DMA_LOAD], 6=[n22--112:DMA_LOAD]}; 
    │                   │           │   │   │       ├── l_bound: 13, u_bound: 14; investigated n7--138:DMA_LOAD in [6:7]; investigated partial schedule: {0=[n25--57:IADD, n16--33:DMA_LOAD, n18--79:IADD, n23--70:IADD], 1=[n38--124:IADD, n16--33:DMA_LOAD, n1--58:DMA_LOAD, n26--111:IADD, n3--44:IADD, n8--137:IADD], 2=[n1--58:DMA_LOAD, n37--125:DMA_LOAD], 3=[n37--125:DMA_LOAD, n2--45:DMA_LOAD], 4=[n2--45:DMA_LOAD, n17--100:DMA_LOAD], 5=[n17--100:DMA_LOAD, n22--112:DMA_LOAD], 6=[n7--138:DMA_LOAD, n22--112:DMA_LOAD], 7=[n7--138:DMA_LOAD]}; 
    │                   │           │   │   │       │   ├── l_bound: 14, u_bound: 14; investigated n10--71:DMA_LOAD in [7:8]; investigated partial schedule: {0=[n25--57:IADD, n16--33:DMA_LOAD, n18--79:IADD, n23--70:IADD], 1=[n38--124:IADD, n16--33:DMA_LOAD, n1--58:DMA_LOAD, n26--111:IADD, n3--44:IADD, n8--137:IADD], 2=[n1--58:DMA_LOAD, n37--125:DMA_LOAD], 3=[n37--125:DMA_LOAD, n2--45:DMA_LOAD], 4=[n2--45:DMA_LOAD, n17--100:DMA_LOAD], 5=[n17--100:DMA_LOAD, n22--112:DMA_LOAD], 6=[n7--138:DMA_LOAD, n22--112:DMA_LOAD], 7=[n7--138:DMA_LOAD, n10--71:DMA_LOAD], 8=[n10--71:DMA_LOAD]}; 
    │                   │           │   │   └── l_bound: 12, u_bound: 14; investigated n23--70:IADD in [2:2]; investigated partial schedule: {0=[n25--57:IADD, n16--33:DMA_LOAD, n18--79:IADD], 1=[n38--124:IADD, n16--33:DMA_LOAD, n26--111:IADD, n1--58:DMA_LOAD, n3--44:IADD, n8--137:IADD], 2=[n1--58:DMA_LOAD, n37--125:DMA_LOAD, n23--70:IADD], 3=[n37--125:DMA_LOAD, n2--45:DMA_LOAD], 4=[n2--45:DMA_LOAD, n17--100:DMA_LOAD], 5=[n17--100:DMA_LOAD]}; 
    │                   │           │   │       └── l_bound: 13, u_bound: 14; investigated n22--112:DMA_LOAD in [5:6]; investigated partial schedule: {0=[n25--57:IADD, n16--33:DMA_LOAD, n18--79:IADD], 1=[n38--124:IADD, n16--33:DMA_LOAD, n26--111:IADD, n1--58:DMA_LOAD, n3--44:IADD, n8--137:IADD], 2=[n1--58:DMA_LOAD, n37--125:DMA_LOAD, n23--70:IADD], 3=[n37--125:DMA_LOAD, n2--45:DMA_LOAD], 4=[n2--45:DMA_LOAD, n17--100:DMA_LOAD], 5=[n17--100:DMA_LOAD, n22--112:DMA_LOAD], 6=[n22--112:DMA_LOAD]}; 
    │                   │           │   │           ├── l_bound: 13, u_bound: 14; investigated n7--138:DMA_LOAD in [6:7]; investigated partial schedule: {0=[n25--57:IADD, n16--33:DMA_LOAD, n18--79:IADD], 1=[n38--124:IADD, n16--33:DMA_LOAD, n1--58:DMA_LOAD, n26--111:IADD, n3--44:IADD, n8--137:IADD], 2=[n1--58:DMA_LOAD, n37--125:DMA_LOAD, n23--70:IADD], 3=[n37--125:DMA_LOAD, n2--45:DMA_LOAD], 4=[n2--45:DMA_LOAD, n17--100:DMA_LOAD], 5=[n17--100:DMA_LOAD, n22--112:DMA_LOAD], 6=[n7--138:DMA_LOAD, n22--112:DMA_LOAD], 7=[n7--138:DMA_LOAD]}; 
    │                   │           │   │           │   └── l_bound: 14, u_bound: 14; investigated n10--71:DMA_LOAD in [7:8]; investigated partial schedule: {0=[n25--57:IADD, n16--33:DMA_LOAD, n18--79:IADD], 1=[n38--124:IADD, n16--33:DMA_LOAD, n1--58:DMA_LOAD, n26--111:IADD, n3--44:IADD, n8--137:IADD], 2=[n1--58:DMA_LOAD, n37--125:DMA_LOAD, n23--70:IADD], 3=[n37--125:DMA_LOAD, n2--45:DMA_LOAD], 4=[n2--45:DMA_LOAD, n17--100:DMA_LOAD], 5=[n17--100:DMA_LOAD, n22--112:DMA_LOAD], 6=[n7--138:DMA_LOAD, n22--112:DMA_LOAD], 7=[n7--138:DMA_LOAD, n10--71:DMA_LOAD], 8=[n10--71:DMA_LOAD]}; 
    │                   │           │   └── l_bound: 12, u_bound: 14; investigated n8--137:IADD in [2:2]; investigated partial schedule: {0=[n25--57:IADD, n16--33:DMA_LOAD, n18--79:IADD], 1=[n38--124:IADD, n16--33:DMA_LOAD, n26--111:IADD, n1--58:DMA_LOAD, n3--44:IADD], 2=[n1--58:DMA_LOAD, n37--125:DMA_LOAD, n8--137:IADD], 3=[n37--125:DMA_LOAD, n2--45:DMA_LOAD], 4=[n2--45:DMA_LOAD, n17--100:DMA_LOAD], 5=[n17--100:DMA_LOAD]}; 
    │                   │           │       ├── l_bound: 12, u_bound: 14; investigated n23--70:IADD in [0:0]; investigated partial schedule: {0=[n25--57:IADD, n16--33:DMA_LOAD, n18--79:IADD, n23--70:IADD], 1=[n38--124:IADD, n16--33:DMA_LOAD, n26--111:IADD, n1--58:DMA_LOAD, n3--44:IADD], 2=[n1--58:DMA_LOAD, n37--125:DMA_LOAD, n8--137:IADD], 3=[n37--125:DMA_LOAD, n2--45:DMA_LOAD], 4=[n2--45:DMA_LOAD, n17--100:DMA_LOAD], 5=[n17--100:DMA_LOAD]}; 
    │                   │           │       │   └── l_bound: 13, u_bound: 14; investigated n22--112:DMA_LOAD in [5:6]; investigated partial schedule: {0=[n25--57:IADD, n16--33:DMA_LOAD, n18--79:IADD, n23--70:IADD], 1=[n38--124:IADD, n16--33:DMA_LOAD, n26--111:IADD, n1--58:DMA_LOAD, n3--44:IADD], 2=[n1--58:DMA_LOAD, n37--125:DMA_LOAD, n8--137:IADD], 3=[n37--125:DMA_LOAD, n2--45:DMA_LOAD], 4=[n2--45:DMA_LOAD, n17--100:DMA_LOAD], 5=[n17--100:DMA_LOAD, n22--112:DMA_LOAD], 6=[n22--112:DMA_LOAD]}; 
    │                   │           │       │       ├── l_bound: 13, u_bound: 14; investigated n7--138:DMA_LOAD in [6:7]; investigated partial schedule: {0=[n25--57:IADD, n16--33:DMA_LOAD, n18--79:IADD, n23--70:IADD], 1=[n38--124:IADD, n16--33:DMA_LOAD, n1--58:DMA_LOAD, n26--111:IADD, n3--44:IADD], 2=[n1--58:DMA_LOAD, n37--125:DMA_LOAD, n8--137:IADD], 3=[n37--125:DMA_LOAD, n2--45:DMA_LOAD], 4=[n2--45:DMA_LOAD, n17--100:DMA_LOAD], 5=[n17--100:DMA_LOAD, n22--112:DMA_LOAD], 6=[n7--138:DMA_LOAD, n22--112:DMA_LOAD], 7=[n7--138:DMA_LOAD]}; 
    │                   │           │       │       │   ├── l_bound: 14, u_bound: 14; investigated n10--71:DMA_LOAD in [7:8]; investigated partial schedule: {0=[n25--57:IADD, n16--33:DMA_LOAD, n18--79:IADD, n23--70:IADD], 1=[n38--124:IADD, n16--33:DMA_LOAD, n1--58:DMA_LOAD, n26--111:IADD, n3--44:IADD], 2=[n1--58:DMA_LOAD, n37--125:DMA_LOAD, n8--137:IADD], 3=[n37--125:DMA_LOAD, n2--45:DMA_LOAD], 4=[n2--45:DMA_LOAD, n17--100:DMA_LOAD], 5=[n17--100:DMA_LOAD, n22--112:DMA_LOAD], 6=[n7--138:DMA_LOAD, n22--112:DMA_LOAD], 7=[n7--138:DMA_LOAD, n10--71:DMA_LOAD], 8=[n10--71:DMA_LOAD]}; 
    │                   │           │       ├── l_bound: 12, u_bound: 14; investigated n23--70:IADD in [2:2]; investigated partial schedule: {0=[n25--57:IADD, n16--33:DMA_LOAD, n18--79:IADD], 1=[n38--124:IADD, n16--33:DMA_LOAD, n26--111:IADD, n1--58:DMA_LOAD, n3--44:IADD], 2=[n1--58:DMA_LOAD, n37--125:DMA_LOAD, n8--137:IADD, n23--70:IADD], 3=[n37--125:DMA_LOAD, n2--45:DMA_LOAD], 4=[n2--45:DMA_LOAD, n17--100:DMA_LOAD], 5=[n17--100:DMA_LOAD]}; 
    │                   │           │       │   └── l_bound: 13, u_bound: 14; investigated n22--112:DMA_LOAD in [5:6]; investigated partial schedule: {0=[n25--57:IADD, n16--33:DMA_LOAD, n18--79:IADD], 1=[n38--124:IADD, n16--33:DMA_LOAD, n26--111:IADD, n1--58:DMA_LOAD, n3--44:IADD], 2=[n1--58:DMA_LOAD, n37--125:DMA_LOAD, n8--137:IADD, n23--70:IADD], 3=[n37--125:DMA_LOAD, n2--45:DMA_LOAD], 4=[n2--45:DMA_LOAD, n17--100:DMA_LOAD], 5=[n17--100:DMA_LOAD, n22--112:DMA_LOAD], 6=[n22--112:DMA_LOAD]}; 
    │                   │           │       │       ├── l_bound: 13, u_bound: 14; investigated n7--138:DMA_LOAD in [6:7]; investigated partial schedule: {0=[n25--57:IADD, n16--33:DMA_LOAD, n18--79:IADD], 1=[n38--124:IADD, n16--33:DMA_LOAD, n1--58:DMA_LOAD, n26--111:IADD, n3--44:IADD], 2=[n1--58:DMA_LOAD, n37--125:DMA_LOAD, n8--137:IADD, n23--70:IADD], 3=[n37--125:DMA_LOAD, n2--45:DMA_LOAD], 4=[n2--45:DMA_LOAD, n17--100:DMA_LOAD], 5=[n17--100:DMA_LOAD, n22--112:DMA_LOAD], 6=[n7--138:DMA_LOAD, n22--112:DMA_LOAD], 7=[n7--138:DMA_LOAD]}; 
    │                   │           │       │       │   └── l_bound: 14, u_bound: 14; investigated n10--71:DMA_LOAD in [7:8]; investigated partial schedule: {0=[n25--57:IADD, n16--33:DMA_LOAD, n18--79:IADD], 1=[n38--124:IADD, n16--33:DMA_LOAD, n1--58:DMA_LOAD, n26--111:IADD, n3--44:IADD], 2=[n1--58:DMA_LOAD, n37--125:DMA_LOAD, n8--137:IADD, n23--70:IADD], 3=[n37--125:DMA_LOAD, n2--45:DMA_LOAD], 4=[n2--45:DMA_LOAD, n17--100:DMA_LOAD], 5=[n17--100:DMA_LOAD, n22--112:DMA_LOAD], 6=[n7--138:DMA_LOAD, n22--112:DMA_LOAD], 7=[n7--138:DMA_LOAD, n10--71:DMA_LOAD], 8=[n10--71:DMA_LOAD]}; 
    │                   │           │       └── l_bound: 12, u_bound: 14; investigated n23--70:IADD in [1:1]; investigated partial schedule: {0=[n25--57:IADD, n16--33:DMA_LOAD, n18--79:IADD], 1=[n38--124:IADD, n16--33:DMA_LOAD, n26--111:IADD, n1--58:DMA_LOAD, n3--44:IADD, n23--70:IADD], 2=[n1--58:DMA_LOAD, n37--125:DMA_LOAD, n8--137:IADD], 3=[n37--125:DMA_LOAD, n2--45:DMA_LOAD], 4=[n2--45:DMA_LOAD, n17--100:DMA_LOAD], 5=[n17--100:DMA_LOAD]}; 
    │                   │           │           ├── l_bound: 13, u_bound: 14; investigated n22--112:DMA_LOAD in [5:6]; investigated partial schedule: {0=[n25--57:IADD, n16--33:DMA_LOAD, n18--79:IADD], 1=[n38--124:IADD, n16--33:DMA_LOAD, n26--111:IADD, n1--58:DMA_LOAD, n3--44:IADD, n23--70:IADD], 2=[n1--58:DMA_LOAD, n37--125:DMA_LOAD, n8--137:IADD], 3=[n37--125:DMA_LOAD, n2--45:DMA_LOAD], 4=[n2--45:DMA_LOAD, n17--100:DMA_LOAD], 5=[n17--100:DMA_LOAD, n22--112:DMA_LOAD], 6=[n22--112:DMA_LOAD]}; 
    │                   │           │           │   ├── l_bound: 13, u_bound: 14; investigated n7--138:DMA_LOAD in [6:7]; investigated partial schedule: {0=[n25--57:IADD, n16--33:DMA_LOAD, n18--79:IADD], 1=[n38--124:IADD, n16--33:DMA_LOAD, n1--58:DMA_LOAD, n26--111:IADD, n3--44:IADD, n23--70:IADD], 2=[n1--58:DMA_LOAD, n37--125:DMA_LOAD, n8--137:IADD], 3=[n37--125:DMA_LOAD, n2--45:DMA_LOAD], 4=[n2--45:DMA_LOAD, n17--100:DMA_LOAD], 5=[n17--100:DMA_LOAD, n22--112:DMA_LOAD], 6=[n7--138:DMA_LOAD, n22--112:DMA_LOAD], 7=[n7--138:DMA_LOAD]}; 
    │                   │           │           │   │   └── l_bound: 14, u_bound: 14; investigated n10--71:DMA_LOAD in [7:8]; investigated partial schedule: {0=[n25--57:IADD, n16--33:DMA_LOAD, n18--79:IADD], 1=[n38--124:IADD, n16--33:DMA_LOAD, n1--58:DMA_LOAD, n26--111:IADD, n3--44:IADD, n23--70:IADD], 2=[n1--58:DMA_LOAD, n37--125:DMA_LOAD, n8--137:IADD], 3=[n37--125:DMA_LOAD, n2--45:DMA_LOAD], 4=[n2--45:DMA_LOAD, n17--100:DMA_LOAD], 5=[n17--100:DMA_LOAD, n22--112:DMA_LOAD], 6=[n7--138:DMA_LOAD, n22--112:DMA_LOAD], 7=[n7--138:DMA_LOAD, n10--71:DMA_LOAD], 8=[n10--71:DMA_LOAD]}; 
    │                   └── l_bound: 10, u_bound: 14; investigated n1--58:DMA_LOAD in [2:3]; investigated partial schedule: {0=[n25--57:IADD, n16--33:DMA_LOAD, n18--79:IADD], 1=[n38--124:IADD, n16--33:DMA_LOAD, n26--111:IADD, n3--44:IADD], 2=[n1--58:DMA_LOAD], 3=[n1--58:DMA_LOAD]}; 
    │                       └── l_bound: 10, u_bound: 15; investigated n37--125:DMA_LOAD in [2:3]; investigated partial schedule: {0=[n25--57:IADD, n16--33:DMA_LOAD, n18--79:IADD], 1=[n38--124:IADD, n16--33:DMA_LOAD, n26--111:IADD, n3--44:IADD], 2=[n1--58:DMA_LOAD, n37--125:DMA_LOAD], 3=[n1--58:DMA_LOAD, n37--125:DMA_LOAD]}; 
    └── l_bound: 10, u_bound: 14; investigated n25--57:IADD in [1:1]; investigated partial schedule: {0=[n18--79:IADD], 1=[n25--57:IADD]}; 
        └── l_bound: 10, u_bound: 14; investigated n38--124:IADD in [1:1]; investigated partial schedule: {0=[n18--79:IADD], 1=[n25--57:IADD, n38--124:IADD]}; 
            └── l_bound: 10, u_bound: 14; investigated n26--111:IADD in [1:1]; investigated partial schedule: {0=[n18--79:IADD], 1=[n25--57:IADD, n38--124:IADD, n26--111:IADD]}; 
                ├── l_bound: 10, u_bound: 14; investigated n3--44:IADD in [1:1]; investigated partial schedule: {0=[n18--79:IADD], 1=[n25--57:IADD, n38--124:IADD, n26--111:IADD, n3--44:IADD]}; 
                │   ├── l_bound: 10, u_bound: 14; investigated n16--33:DMA_LOAD in [0:1]; investigated partial schedule: {0=[n16--33:DMA_LOAD, n18--79:IADD], 1=[n25--57:IADD, n38--124:IADD, n16--33:DMA_LOAD, n26--111:IADD, n3--44:IADD]}; 
                │   │   └── l_bound: 10, u_bound: 14; investigated n1--58:DMA_LOAD in [2:3]; investigated partial schedule: {0=[n16--33:DMA_LOAD, n18--79:IADD], 1=[n25--57:IADD, n38--124:IADD, n16--33:DMA_LOAD, n26--111:IADD, n3--44:IADD], 2=[n1--58:DMA_LOAD], 3=[n1--58:DMA_LOAD]}; 
                │   │       └── l_bound: 10, u_bound: 15; investigated n37--125:DMA_LOAD in [2:3]; investigated partial schedule: {0=[n16--33:DMA_LOAD, n18--79:IADD], 1=[n25--57:IADD, n38--124:IADD, n16--33:DMA_LOAD, n26--111:IADD, n3--44:IADD], 2=[n1--58:DMA_LOAD, n37--125:DMA_LOAD], 3=[n1--58:DMA_LOAD, n37--125:DMA_LOAD]}; 
                │   ├── l_bound: 10, u_bound: 14; investigated n16--33:DMA_LOAD in [1:2]; investigated partial schedule: {0=[n18--79:IADD], 1=[n25--57:IADD, n38--124:IADD, n16--33:DMA_LOAD, n26--111:IADD, n3--44:IADD], 2=[n16--33:DMA_LOAD]}; 
                │   │   └── l_bound: 10, u_bound: 15; investigated n1--58:DMA_LOAD in [2:3]; investigated partial schedule: {0=[n18--79:IADD], 1=[n25--57:IADD, n38--124:IADD, n16--33:DMA_LOAD, n26--111:IADD, n3--44:IADD], 2=[n16--33:DMA_LOAD, n1--58:DMA_LOAD], 3=[n1--58:DMA_LOAD]}; 
                │   └── l_bound: 10, u_bound: 15; investigated n16--33:DMA_LOAD in [2:3]; investigated partial schedule: {0=[n18--79:IADD], 1=[n25--57:IADD, n38--124:IADD, n26--111:IADD, n3--44:IADD], 2=[n16--33:DMA_LOAD], 3=[n16--33:DMA_LOAD]}; 
                └── l_bound: 10, u_bound: 14; investigated n3--44:IADD in [0:0]; investigated partial schedule: {0=[n18--79:IADD, n3--44:IADD], 1=[n25--57:IADD, n38--124:IADD, n26--111:IADD]}; 
                    ├── l_bound: 10, u_bound: 14; investigated n16--33:DMA_LOAD in [0:1]; investigated partial schedule: {0=[n16--33:DMA_LOAD, n18--79:IADD, n3--44:IADD], 1=[n25--57:IADD, n38--124:IADD, n16--33:DMA_LOAD, n26--111:IADD]}; 
                    │   └── l_bound: 10, u_bound: 14; investigated n1--58:DMA_LOAD in [2:3]; investigated partial schedule: {0=[n16--33:DMA_LOAD, n18--79:IADD, n3--44:IADD], 1=[n25--57:IADD, n38--124:IADD, n16--33:DMA_LOAD, n26--111:IADD], 2=[n1--58:DMA_LOAD], 3=[n1--58:DMA_LOAD]}; 
                    │       └── l_bound: 10, u_bound: 15; investigated n37--125:DMA_LOAD in [2:3]; investigated partial schedule: {0=[n16--33:DMA_LOAD, n18--79:IADD, n3--44:IADD], 1=[n25--57:IADD, n38--124:IADD, n16--33:DMA_LOAD, n26--111:IADD], 2=[n1--58:DMA_LOAD, n37--125:DMA_LOAD], 3=[n1--58:DMA_LOAD, n37--125:DMA_LOAD]}; 
                    ├── l_bound: 10, u_bound: 14; investigated n16--33:DMA_LOAD in [1:2]; investigated partial schedule: {0=[n18--79:IADD, n3--44:IADD], 1=[n25--57:IADD, n38--124:IADD, n16--33:DMA_LOAD, n26--111:IADD], 2=[n16--33:DMA_LOAD]}; 
                    │   └── l_bound: 10, u_bound: 15; investigated n1--58:DMA_LOAD in [2:3]; investigated partial schedule: {0=[n18--79:IADD, n3--44:IADD], 1=[n25--57:IADD, n38--124:IADD, n16--33:DMA_LOAD, n26--111:IADD], 2=[n16--33:DMA_LOAD, n1--58:DMA_LOAD], 3=[n1--58:DMA_LOAD]}; 
                    └── l_bound: 10, u_bound: 15; investigated n16--33:DMA_LOAD in [2:3]; investigated partial schedule: {0=[n18--79:IADD, n3--44:IADD], 1=[n25--57:IADD, n38--124:IADD, n26--111:IADD], 2=[n16--33:DMA_LOAD], 3=[n16--33:DMA_LOAD]}; 

Printing BULB metrics for lBoundEstimator: PAPER, lazyALAP: false, updateAlapBound: true
BULB tree contains 2 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: true, 1 times
Best latency found: 14
Initial best latency: 14
41 out of 42 DFG nodes could be skipped to find best schedule
It took 119 milliseconds to converge
Scheduling took 119 milliseconds

Print BULB tree: 
l_bound: 14, u_bound: 14; investigated partial schedule: {}; 
└── l_bound: 14, u_bound: 14; investigated n18--79:IADD in [0:0]; investigated partial schedule: {0=[n18--79:IADD]}; 

