<HTML>         	<HEAD><TITLE></TITLE>                                   	<STYLE TYPE="text/css">                               	<!--                                                    	body,pre{                                              	font-family:'Courier New', monospace;             	color: #000000;                                     	font-size:88%;                                      	background-color: #ffffff;                          	}                                                       	h1 {                                                    	font-weight: bold;                                  	margin-top: 24px;                                   	margin-bottom: 10px;                                	border-bottom: 3px solid #000;    font-size: 1em;   	}                                                       	h2 {                                                    	font-weight: bold;                                  	margin-top: 18px;                                   	margin-bottom: 5px;                                 	font-size: 0.90em;                                  	}                                                       	h3 {                                                    	font-weight: bold;                                  	margin-top: 12px;                                   	margin-bottom: 5px;                                 	font-size: 0.80em;                                       	}                                                       	p {                                                     	font-size:78%;                                      	}                                                       	P.Table {                                               	margin-top: 4px;                                    	margin-bottom: 4px;                                 	margin-right: 4px;                                  	margin-left: 4px;                                   	}                                                       	table                                                   	{                                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	border-collapse: collapse;                          	}                                                       	th {                                                    	font-weight:bold;                                   	padding: 4px;                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	vertical-align:top;                                 	text-align:left;                                    	font-size:78%;                                           	}                                                       	td {                                                    	padding: 4px;                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	vertical-align:top;                                 	font-size:78%;                                      	}                                                       	a {                                                     	color:#013C9A;                                      	text-decoration:none;                               	}                                                       		a:visited {                                             	color:#013C9A;                                      	}                                                       		a:hover, a:active {                                     	text-decoration:underline;                          	color:#5BAFD4;                                      	}                                                       	.pass                                                   	{                                                       	background-color: #00ff00;                              	}                                                                	.fail                                                   	{                                                       	background-color: #ff0000;                              	}                                                       	.comment                                                	{                                                       	font-size: 90%;                                     	font-style: italic;                                 	}                                                       		-->                                                     	</STYLE>                                                	</HEAD>                                                 	<BODY>                                                  	<PRE>Setting log file to 'F:/Fpga_Project/BaseBoard/LAB7_Signal_Generator/impl1/hdla_gen_hierarchy.html'.
Starting: parse design source files
(VERI-1482) Analyzing Verilog file C:/Program Files (x86)/lscc/diamond/3.9_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v
(VERI-1482) Analyzing Verilog file F:/Fpga_Project/BaseBoard/LAB7_Signal_Generator/Signal_Generator.v
(VERI-1482) Analyzing Verilog file F:/Fpga_Project/BaseBoard/LAB7_Signal_Generator/Encoder.v
(VERI-1482) Analyzing Verilog file F:/Fpga_Project/BaseBoard/LAB7_Signal_Generator/Debounce.v
(VERI-1482) Analyzing Verilog file F:/Fpga_Project/BaseBoard/LAB7_Signal_Generator/logic_ctrl.v
(VERI-1482) Analyzing Verilog file F:/Fpga_Project/BaseBoard/LAB7_Signal_Generator/DDS.v
(VERI-1482) Analyzing Verilog file F:/Fpga_Project/BaseBoard/LAB7_Signal_Generator/DAC081S101_driver.v
(VERI-1482) Analyzing Verilog file F:/Fpga_Project/BaseBoard/LAB7_Signal_Generator/rom/rom.v
INFO - F:/Fpga_Project/BaseBoard/LAB7_Signal_Generator/Signal_Generator.v(18,8-18,24) (VERI-1018) compiling module Signal_Generator
INFO - F:/Fpga_Project/BaseBoard/LAB7_Signal_Generator/Signal_Generator.v(18,1-92,10) (VERI-9000) elaborating module 'Signal_Generator'
INFO - F:/Fpga_Project/BaseBoard/LAB7_Signal_Generator/Encoder.v(18,1-105,10) (VERI-9000) elaborating module 'Encoder_uniq_1'
INFO - F:/Fpga_Project/BaseBoard/LAB7_Signal_Generator/Debounce.v(18,1-71,10) (VERI-9000) elaborating module 'Debounce_uniq_1'
INFO - F:/Fpga_Project/BaseBoard/LAB7_Signal_Generator/logic_ctrl.v(18,1-59,10) (VERI-9000) elaborating module 'logic_ctrl_uniq_1'
INFO - F:/Fpga_Project/BaseBoard/LAB7_Signal_Generator/DDS.v(18,1-62,10) (VERI-9000) elaborating module 'DDS_uniq_1'
INFO - F:/Fpga_Project/BaseBoard/LAB7_Signal_Generator/DAC081S101_driver.v(18,1-69,10) (VERI-9000) elaborating module 'DAC081S101_driver_uniq_1'
INFO - F:/Fpga_Project/BaseBoard/LAB7_Signal_Generator/rom/rom.v(8,1-95,10) (VERI-9000) elaborating module 'rom_uniq_1'
INFO - C:/Program Files (x86)/lscc/diamond/3.9_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1120,1-1122,10) (VERI-9000) elaborating module 'VHI_uniq_1'
INFO - C:/Program Files (x86)/lscc/diamond/3.9_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1124,1-1126,10) (VERI-9000) elaborating module 'VLO_uniq_1'
INFO - C:/Program Files (x86)/lscc/diamond/3.9_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1291,1-1358,10) (VERI-9000) elaborating module 'DP8KC_uniq_1'
ERROR - F:/Fpga_Project/BaseBoard/LAB7_Signal_Generator/DDS.v(57,1-57,17) (VERI-1010) cannot find port clock on this module
INFO - F:/Fpga_Project/BaseBoard/LAB7_Signal_Generator/rom/rom.v(8,8-8,11) (VERI-1310) rom_uniq_1 is declared here
ERROR - F:/Fpga_Project/BaseBoard/LAB7_Signal_Generator/DDS.v(58,1-58,25) (VERI-1010) cannot find port address on this module
INFO - F:/Fpga_Project/BaseBoard/LAB7_Signal_Generator/rom/rom.v(8,8-8,11) (VERI-1310) rom_uniq_1 is declared here
ERROR - F:/Fpga_Project/BaseBoard/LAB7_Signal_Generator/DDS.v(59,1-59,17) (VERI-1010) cannot find port q on this module
INFO - F:/Fpga_Project/BaseBoard/LAB7_Signal_Generator/rom/rom.v(8,8-8,11) (VERI-1310) rom_uniq_1 is declared here
WARNING - F:/Fpga_Project/BaseBoard/LAB7_Signal_Generator/DDS.v(55,1-60,3) (VERI-1927) port Address remains unconnected for this instance
WARNING - F:/Fpga_Project/BaseBoard/LAB7_Signal_Generator/Signal_Generator.v(76,1-76,19) (VERI-1330) actual bit length 1 differs from formal bit length 24 for port p_inc
Done: design load finished with (3) errors, and (2) warnings

</PRE></BODY></HTML>