#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Tue Jan 16 13:50:49 2018
# Process ID: 11828
# Current directory: C:/Users/gelud/Desktop/IDEA
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8220 C:\Users\gelud\Desktop\IDEA\IDEA.xpr
# Log file: C:/Users/gelud/Desktop/IDEA/vivado.log
# Journal file: C:/Users/gelud/Desktop/IDEA\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/gelud/Desktop/IDEA/IDEA.xpr
INFO: [Project 1-313] Project file moved from 'D:/Facultate/Anul3/CN2/IDEA/IDEA' since last save.
Scanning sources...
Finished scanning sources
CRITICAL WARNING: [Project 1-192] Failed to load run synth_1. Strategy Vivado Synthesis Defaults (Vivado Synthesis 2017) not recognized by Vivado. 

CRITICAL WARNING: [Project 1-192] Failed to load run impl_1. Strategy Vivado Implementation Defaults (Vivado Implementation 2017) not recognized by Vivado. 

CRITICAL WARNING: [Project 1-505] Unrecognized Option Name CompiledLibDirXcelium
WARNING: [filemgmt 56-3] IPUserFilesDir: Could not find the directory '$PIPUSERFILESDIR'.
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name DSANumComputeUnits
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name XSimRadix
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name XSimTimeUnit
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name XSimArrayDisplayLimit
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name XSimTraceLimit
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name SimTypes
WARNING: [Project 1-231] Project 'IDEA.xpr' was created with a future version and may or may not perform reliably with this version of Vivado. It has been opened in read-only mode for the protection of unrecognized data. Use 'File | Save Project As...' if you wish to alter a copy of the project.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.2/data/ip'.
update_compile_order -fileset sources_1
save_project_as project_IDEA_CN C:/Users/gelud/Desktop/project_IDEA_CN -force
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/gelud/Desktop/project_IDEA_CN/project_IDEA_CN.sim/sim_1/behav'
"xvlog -m64 --relax -prj test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gelud/Desktop/project_IDEA_CN/project_IDEA_CN.srcs/sources_1/new/KEYGEN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module KEYGEN
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gelud/Desktop/project_IDEA_CN/project_IDEA_CN.srcs/sources_1/new/pasFinal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pasFinal
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gelud/Desktop/project_IDEA_CN/project_IDEA_CN.srcs/sources_1/new/pasulx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pasulx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gelud/Desktop/project_IDEA_CN/project_IDEA_CN.srcs/sources_1/new/topModule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topModule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gelud/Desktop/project_IDEA_CN/project_IDEA_CN.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gelud/Desktop/project_IDEA_CN/project_IDEA_CN.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/gelud/Desktop/project_IDEA_CN/project_IDEA_CN.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 59f00d9fe9da4b3598d08d0bf46cede4 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.KEYGEN
Compiling module xil_defaultlib.pasulx
Compiling module xil_defaultlib.pasFinal
Compiling module xil_defaultlib.topModule
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/gelud/Desktop/project_IDEA_CN/project_IDEA_CN.sim/sim_1/behav/xsim.dir/test_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Jan 16 13:51:37 2018...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 815.348 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/gelud/Desktop/project_IDEA_CN/project_IDEA_CN.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_behav -key {Behavioral:sim_1:Functional:test} -tclbatch {test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
006400c8012c019001f4025802bc0320 
006400c8012c019001f4025802bc0320 
FINAL:
451f
 fed4
 ff38
 5148
 451fff38fed45148 
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 816.109 ; gain = 0.762
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/gelud/Desktop/project_IDEA_CN/project_IDEA_CN.sim/sim_1/behav'
"xvlog -m64 --relax -prj test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gelud/Desktop/project_IDEA_CN/project_IDEA_CN.srcs/sources_1/new/KEYGEN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module KEYGEN
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gelud/Desktop/project_IDEA_CN/project_IDEA_CN.srcs/sources_1/new/pasFinal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pasFinal
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gelud/Desktop/project_IDEA_CN/project_IDEA_CN.srcs/sources_1/new/pasulx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pasulx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gelud/Desktop/project_IDEA_CN/project_IDEA_CN.srcs/sources_1/new/topModule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topModule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gelud/Desktop/project_IDEA_CN/project_IDEA_CN.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gelud/Desktop/project_IDEA_CN/project_IDEA_CN.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/gelud/Desktop/project_IDEA_CN/project_IDEA_CN.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 59f00d9fe9da4b3598d08d0bf46cede4 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.KEYGEN
Compiling module xil_defaultlib.pasulx
Compiling module xil_defaultlib.pasFinal
Compiling module xil_defaultlib.topModule
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/gelud/Desktop/project_IDEA_CN/project_IDEA_CN.sim/sim_1/behav/xsim.dir/test_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Jan 16 13:53:09 2018...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 825.770 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/gelud/Desktop/project_IDEA_CN/project_IDEA_CN.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_behav -key {Behavioral:sim_1:Functional:test} -tclbatch {test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
006400c8012c019001f4025802bc0320 
006400c8012c019001f4025802bc0320 
FINAL:
451f
 fed4
 ff38
 5148
 451fff38fed45148 
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 825.770 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/gelud/Desktop/project_IDEA_CN/project_IDEA_CN.sim/sim_1/behav'
"xvlog -m64 --relax -prj test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gelud/Desktop/project_IDEA_CN/project_IDEA_CN.srcs/sources_1/new/KEYGEN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module KEYGEN
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gelud/Desktop/project_IDEA_CN/project_IDEA_CN.srcs/sources_1/new/pasFinal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pasFinal
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gelud/Desktop/project_IDEA_CN/project_IDEA_CN.srcs/sources_1/new/pasulx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pasulx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gelud/Desktop/project_IDEA_CN/project_IDEA_CN.srcs/sources_1/new/topModule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topModule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gelud/Desktop/project_IDEA_CN/project_IDEA_CN.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gelud/Desktop/project_IDEA_CN/project_IDEA_CN.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/gelud/Desktop/project_IDEA_CN/project_IDEA_CN.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 59f00d9fe9da4b3598d08d0bf46cede4 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.KEYGEN
Compiling module xil_defaultlib.pasulx
Compiling module xil_defaultlib.pasFinal
Compiling module xil_defaultlib.topModule
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/gelud/Desktop/project_IDEA_CN/project_IDEA_CN.sim/sim_1/behav/xsim.dir/test_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Jan 16 13:54:03 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/gelud/Desktop/project_IDEA_CN/project_IDEA_CN.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_behav -key {Behavioral:sim_1:Functional:test} -tclbatch {test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
006400c8012c019001f4025802bc0320 
006400c8012c019001f4025802bc0320 
FINAL:
451f
 fed4
 ff38
 5148
 451fff38fed45148 
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 829.332 ; gain = 3.563
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 829.332 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/gelud/Desktop/project_IDEA_CN/project_IDEA_CN.sim/sim_1/behav'
"xvlog -m64 --relax -prj test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gelud/Desktop/project_IDEA_CN/project_IDEA_CN.srcs/sources_1/new/KEYGEN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module KEYGEN
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gelud/Desktop/project_IDEA_CN/project_IDEA_CN.srcs/sources_1/new/pasFinal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pasFinal
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gelud/Desktop/project_IDEA_CN/project_IDEA_CN.srcs/sources_1/new/pasulx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pasulx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gelud/Desktop/project_IDEA_CN/project_IDEA_CN.srcs/sources_1/new/topModule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topModule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gelud/Desktop/project_IDEA_CN/project_IDEA_CN.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gelud/Desktop/project_IDEA_CN/project_IDEA_CN.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/gelud/Desktop/project_IDEA_CN/project_IDEA_CN.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 59f00d9fe9da4b3598d08d0bf46cede4 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.KEYGEN
Compiling module xil_defaultlib.pasulx
Compiling module xil_defaultlib.pasFinal
Compiling module xil_defaultlib.topModule
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/gelud/Desktop/project_IDEA_CN/project_IDEA_CN.sim/sim_1/behav/xsim.dir/test_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Jan 16 13:56:34 2018...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 829.332 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/gelud/Desktop/project_IDEA_CN/project_IDEA_CN.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_behav -key {Behavioral:sim_1:Functional:test} -tclbatch {test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
006400c8012c019001f4025802bc0320 
006400c8012c019001f4025802bc0320 
FINAL:
451f
 fed4
 ff38
 5148
 451fff38fed45148 
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 829.332 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 835.770 ; gain = 6.438
launch_runs impl_1 -jobs 4
[Tue Jan 16 13:59:13 2018] Launched synth_1...
Run output will be captured here: C:/Users/gelud/Desktop/project_IDEA_CN/project_IDEA_CN.runs/synth_1/runme.log
[Tue Jan 16 13:59:13 2018] Launched impl_1...
Run output will be captured here: C:/Users/gelud/Desktop/project_IDEA_CN/project_IDEA_CN.runs/impl_1/runme.log
reset_run synth_1 -noclean_dir 
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/gelud/Desktop/project_IDEA_CN/project_IDEA_CN.sim/sim_1/behav'
"xvlog -m64 --relax -prj test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gelud/Desktop/project_IDEA_CN/project_IDEA_CN.srcs/sources_1/new/KEYGEN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module KEYGEN
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gelud/Desktop/project_IDEA_CN/project_IDEA_CN.srcs/sources_1/new/pasFinal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pasFinal
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gelud/Desktop/project_IDEA_CN/project_IDEA_CN.srcs/sources_1/new/pasulx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pasulx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gelud/Desktop/project_IDEA_CN/project_IDEA_CN.srcs/sources_1/new/topModule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topModule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gelud/Desktop/project_IDEA_CN/project_IDEA_CN.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gelud/Desktop/project_IDEA_CN/project_IDEA_CN.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/gelud/Desktop/project_IDEA_CN/project_IDEA_CN.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 59f00d9fe9da4b3598d08d0bf46cede4 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.KEYGEN
Compiling module xil_defaultlib.pasulx
Compiling module xil_defaultlib.pasFinal
Compiling module xil_defaultlib.topModule
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/gelud/Desktop/project_IDEA_CN/project_IDEA_CN.sim/sim_1/behav/xsim.dir/test_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Jan 16 14:00:41 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/gelud/Desktop/project_IDEA_CN/project_IDEA_CN.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_behav -key {Behavioral:sim_1:Functional:test} -tclbatch {test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
006400c8012c019001f4025802bc0320 
006400c8012c019001f4025802bc0320 
FINAL:
451f
 fed4
 ff38
 5148
 451fff38fed45148 
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 836.797 ; gain = 1.027
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/gelud/Desktop/project_IDEA_CN/project_IDEA_CN.sim/sim_1/behav'
"xvlog -m64 --relax -prj test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gelud/Desktop/project_IDEA_CN/project_IDEA_CN.srcs/sources_1/new/KEYGEN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module KEYGEN
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gelud/Desktop/project_IDEA_CN/project_IDEA_CN.srcs/sources_1/new/pasFinal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pasFinal
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gelud/Desktop/project_IDEA_CN/project_IDEA_CN.srcs/sources_1/new/pasulx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pasulx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gelud/Desktop/project_IDEA_CN/project_IDEA_CN.srcs/sources_1/new/topModule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topModule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gelud/Desktop/project_IDEA_CN/project_IDEA_CN.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gelud/Desktop/project_IDEA_CN/project_IDEA_CN.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/gelud/Desktop/project_IDEA_CN/project_IDEA_CN.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 59f00d9fe9da4b3598d08d0bf46cede4 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.KEYGEN
Compiling module xil_defaultlib.pasulx
Compiling module xil_defaultlib.pasFinal
Compiling module xil_defaultlib.topModule
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/gelud/Desktop/project_IDEA_CN/project_IDEA_CN.sim/sim_1/behav/xsim.dir/test_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Jan 16 14:02:47 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/gelud/Desktop/project_IDEA_CN/project_IDEA_CN.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_behav -key {Behavioral:sim_1:Functional:test} -tclbatch {test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
006400c8012c019001f4025802bc0320 
006400c8012c019001f4025802bc0320 
FINAL:
451f
 fed4
 ff38
 5148
 451fff38fed45148 
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 836.797 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
006400c8012c019001f4025802bc0320 
006400c8012c019001f4025802bc0320 
FINAL:
451f
 fed4
 ff38
 5148
 451fff38fed45148 
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/gelud/Desktop/project_IDEA_CN/project_IDEA_CN.sim/sim_1/behav'
"xvlog -m64 --relax -prj test_vlog.prj"
ERROR: [XSIM 43-4318] Failed to create directory: xsim.dir/xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gelud/Desktop/project_IDEA_CN/project_IDEA_CN.srcs/sources_1/new/KEYGEN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module KEYGEN
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gelud/Desktop/project_IDEA_CN/project_IDEA_CN.srcs/sources_1/new/pasFinal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pasFinal
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gelud/Desktop/project_IDEA_CN/project_IDEA_CN.srcs/sources_1/new/pasulx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pasulx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gelud/Desktop/project_IDEA_CN/project_IDEA_CN.srcs/sources_1/new/topModule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topModule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gelud/Desktop/project_IDEA_CN/project_IDEA_CN.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gelud/Desktop/project_IDEA_CN/project_IDEA_CN.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
ERROR: [XSIM 43-3340] Unable to create directory boost::filesystem::create_directory: Отказано в доступе: "xsim.dir/xil_defaultlib".
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/gelud/Desktop/project_IDEA_CN/project_IDEA_CN.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/gelud/Desktop/project_IDEA_CN/project_IDEA_CN.sim/sim_1/behav/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
close_project
****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/gelud/Desktop/project_IDEA_CN/project_IDEA_CN.hw/webtalk/labtool_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Jan 16 14:32:27 2018...
open_project C:/Users/gelud/Desktop/project_IDEA_CN/project_IDEA_CN.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.2/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/gelud/Desktop/project_IDEA_CN/project_IDEA_CN.sim/sim_1/behav'
"xvlog -m64 --relax -prj test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gelud/Desktop/project_IDEA_CN/project_IDEA_CN.srcs/sources_1/new/KEYGEN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module KEYGEN
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gelud/Desktop/project_IDEA_CN/project_IDEA_CN.srcs/sources_1/new/pasFinal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pasFinal
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gelud/Desktop/project_IDEA_CN/project_IDEA_CN.srcs/sources_1/new/pasulx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pasulx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gelud/Desktop/project_IDEA_CN/project_IDEA_CN.srcs/sources_1/new/topModule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topModule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gelud/Desktop/project_IDEA_CN/project_IDEA_CN.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gelud/Desktop/project_IDEA_CN/project_IDEA_CN.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/gelud/Desktop/project_IDEA_CN/project_IDEA_CN.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 59f00d9fe9da4b3598d08d0bf46cede4 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.KEYGEN
Compiling module xil_defaultlib.pasulx
Compiling module xil_defaultlib.pasFinal
Compiling module xil_defaultlib.topModule
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/gelud/Desktop/project_IDEA_CN/project_IDEA_CN.sim/sim_1/behav/xsim.dir/test_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Jan 16 14:33:06 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/gelud/Desktop/project_IDEA_CN/project_IDEA_CN.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_behav -key {Behavioral:sim_1:Functional:test} -tclbatch {test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
006400c8012c019001f4025802bc0320 
006400c8012c019001f4025802bc0320 
FINAL:
451f
 fed4
 ff38
 5148
 451fff38fed45148 
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 899.789 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/gelud/Desktop/project_IDEA_CN/project_IDEA_CN.sim/sim_1/behav'
"xvlog -m64 --relax -prj test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gelud/Desktop/project_IDEA_CN/project_IDEA_CN.srcs/sources_1/new/KEYGEN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module KEYGEN
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gelud/Desktop/project_IDEA_CN/project_IDEA_CN.srcs/sources_1/new/pasFinal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pasFinal
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gelud/Desktop/project_IDEA_CN/project_IDEA_CN.srcs/sources_1/new/pasulx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pasulx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gelud/Desktop/project_IDEA_CN/project_IDEA_CN.srcs/sources_1/new/topModule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topModule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gelud/Desktop/project_IDEA_CN/project_IDEA_CN.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gelud/Desktop/project_IDEA_CN/project_IDEA_CN.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/gelud/Desktop/project_IDEA_CN/project_IDEA_CN.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 59f00d9fe9da4b3598d08d0bf46cede4 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.KEYGEN
Compiling module xil_defaultlib.pasulx
Compiling module xil_defaultlib.pasFinal
Compiling module xil_defaultlib.topModule
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/gelud/Desktop/project_IDEA_CN/project_IDEA_CN.sim/sim_1/behav/xsim.dir/test_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Jan 16 14:33:50 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/gelud/Desktop/project_IDEA_CN/project_IDEA_CN.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_behav -key {Behavioral:sim_1:Functional:test} -tclbatch {test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
006400c8012c019001f4025802bc0320 
006400c8012c019001f4025802bc0320 
FINAL:
451f
 fed4
 ff38
 5148
 451fff38fed45148 
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 899.789 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/gelud/Desktop/project_IDEA_CN/project_IDEA_CN.sim/sim_1/behav'
"xvlog -m64 --relax -prj test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gelud/Desktop/project_IDEA_CN/project_IDEA_CN.srcs/sources_1/new/KEYGEN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module KEYGEN
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gelud/Desktop/project_IDEA_CN/project_IDEA_CN.srcs/sources_1/new/pasFinal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pasFinal
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gelud/Desktop/project_IDEA_CN/project_IDEA_CN.srcs/sources_1/new/pasulx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pasulx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gelud/Desktop/project_IDEA_CN/project_IDEA_CN.srcs/sources_1/new/topModule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topModule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gelud/Desktop/project_IDEA_CN/project_IDEA_CN.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gelud/Desktop/project_IDEA_CN/project_IDEA_CN.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/gelud/Desktop/project_IDEA_CN/project_IDEA_CN.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 59f00d9fe9da4b3598d08d0bf46cede4 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.KEYGEN
Compiling module xil_defaultlib.pasulx
Compiling module xil_defaultlib.pasFinal
Compiling module xil_defaultlib.topModule
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/gelud/Desktop/project_IDEA_CN/project_IDEA_CN.sim/sim_1/behav/xsim.dir/test_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Jan 16 14:34:48 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/gelud/Desktop/project_IDEA_CN/project_IDEA_CN.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_behav -key {Behavioral:sim_1:Functional:test} -tclbatch {test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
006400c8012c019001f4025802bc0320 
006400c8012c019001f4025802bc0320 
FINAL:
451f
 fed4
 ff38
 5148
 451fff38fed45148 
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 899.789 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/gelud/Desktop/project_IDEA_CN/project_IDEA_CN.sim/sim_1/behav'
"xvlog -m64 --relax -prj test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gelud/Desktop/project_IDEA_CN/project_IDEA_CN.srcs/sources_1/new/KEYGEN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module KEYGEN
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gelud/Desktop/project_IDEA_CN/project_IDEA_CN.srcs/sources_1/new/pasFinal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pasFinal
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gelud/Desktop/project_IDEA_CN/project_IDEA_CN.srcs/sources_1/new/pasulx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pasulx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gelud/Desktop/project_IDEA_CN/project_IDEA_CN.srcs/sources_1/new/topModule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topModule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gelud/Desktop/project_IDEA_CN/project_IDEA_CN.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gelud/Desktop/project_IDEA_CN/project_IDEA_CN.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/gelud/Desktop/project_IDEA_CN/project_IDEA_CN.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 59f00d9fe9da4b3598d08d0bf46cede4 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.KEYGEN
Compiling module xil_defaultlib.pasulx
Compiling module xil_defaultlib.pasFinal
Compiling module xil_defaultlib.topModule
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/gelud/Desktop/project_IDEA_CN/project_IDEA_CN.sim/sim_1/behav/xsim.dir/test_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Jan 16 14:35:17 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/gelud/Desktop/project_IDEA_CN/project_IDEA_CN.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_behav -key {Behavioral:sim_1:Functional:test} -tclbatch {test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
006400c8012c019001f4025802bc0320 
006400c8012c019001f4025802bc0320 
FINAL:
451f
 fed4
 ff38
 5148
 451fff38fed45148 
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 899.789 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
ERROR: [Common 17-180] Spawn failed: No error
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/gelud/Desktop/project_IDEA_CN/project_IDEA_CN.sim/sim_1/behav'
"xvlog -m64 --relax -prj test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gelud/Desktop/project_IDEA_CN/project_IDEA_CN.srcs/sources_1/new/KEYGEN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module KEYGEN
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gelud/Desktop/project_IDEA_CN/project_IDEA_CN.srcs/sources_1/new/pasFinal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pasFinal
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gelud/Desktop/project_IDEA_CN/project_IDEA_CN.srcs/sources_1/new/pasulx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pasulx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gelud/Desktop/project_IDEA_CN/project_IDEA_CN.srcs/sources_1/new/topModule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topModule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gelud/Desktop/project_IDEA_CN/project_IDEA_CN.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gelud/Desktop/project_IDEA_CN/project_IDEA_CN.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/gelud/Desktop/project_IDEA_CN/project_IDEA_CN.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 59f00d9fe9da4b3598d08d0bf46cede4 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.KEYGEN
Compiling module xil_defaultlib.pasulx
Compiling module xil_defaultlib.pasFinal
Compiling module xil_defaultlib.topModule
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/gelud/Desktop/project_IDEA_CN/project_IDEA_CN.sim/sim_1/behav/xsim.dir/test_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Jan 16 14:38:37 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/gelud/Desktop/project_IDEA_CN/project_IDEA_CN.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_behav -key {Behavioral:sim_1:Functional:test} -tclbatch {test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
006400c8012c019001f4025802bc0320 
006400c8012c019001f4025802bc0320 
FINAL:
451f
 fed4
 ff38
 5148
 451fff38fed45148 
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 899.789 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close [ open C:/Users/gelud/Desktop/project_IDEA_CN/project_IDEA_CN.srcs/sources_1/new/inmul.v w ]
add_files C:/Users/gelud/Desktop/project_IDEA_CN/project_IDEA_CN.srcs/sources_1/new/inmul.v
update_compile_order -fileset sources_1
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/gelud/Desktop/project_IDEA_CN/project_IDEA_CN.sim/sim_1/behav'
"xvlog -m64 --relax -prj test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gelud/Desktop/project_IDEA_CN/project_IDEA_CN.srcs/sources_1/new/KEYGEN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module KEYGEN
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gelud/Desktop/project_IDEA_CN/project_IDEA_CN.srcs/sources_1/new/pasFinal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pasFinal
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gelud/Desktop/project_IDEA_CN/project_IDEA_CN.srcs/sources_1/new/pasulx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pasulx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gelud/Desktop/project_IDEA_CN/project_IDEA_CN.srcs/sources_1/new/topModule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topModule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gelud/Desktop/project_IDEA_CN/project_IDEA_CN.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gelud/Desktop/project_IDEA_CN/project_IDEA_CN.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/gelud/Desktop/project_IDEA_CN/project_IDEA_CN.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 59f00d9fe9da4b3598d08d0bf46cede4 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-91] inmul is not declared [C:/Users/gelud/Desktop/project_IDEA_CN/project_IDEA_CN.srcs/sources_1/new/pasulx.v:74]
ERROR: [VRFC 10-91] inmul is not declared [C:/Users/gelud/Desktop/project_IDEA_CN/project_IDEA_CN.srcs/sources_1/new/pasulx.v:77]
ERROR: [VRFC 10-91] inmul is not declared [C:/Users/gelud/Desktop/project_IDEA_CN/project_IDEA_CN.srcs/sources_1/new/pasulx.v:80]
ERROR: [VRFC 10-91] inmul is not declared [C:/Users/gelud/Desktop/project_IDEA_CN/project_IDEA_CN.srcs/sources_1/new/pasulx.v:82]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/gelud/Desktop/project_IDEA_CN/project_IDEA_CN.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/gelud/Desktop/project_IDEA_CN/project_IDEA_CN.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Tue Jan 16 15:04:19 2018...
