{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1541598489890 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1541598489891 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 07 08:48:09 2018 " "Processing started: Wed Nov 07 08:48:09 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1541598489891 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1541598489891 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PROJECT -c PROJECT " "Command: quartus_map --read_settings_files=on --write_settings_files=off PROJECT -c PROJECT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1541598489891 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1541598490489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_sram_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_sram_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_SRAM_interface " "Found entity 1: VGA_SRAM_interface" {  } { { "VGA_SRAM_interface.v" "" { Text "C:/Users/sstje/Desktop/3DQ5_PROJECT/PROJECT/VGA_SRAM_interface.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541598490583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541598490583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_sram_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_sram_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_SRAM_interface " "Found entity 1: UART_SRAM_interface" {  } { { "UART_SRAM_interface.v" "" { Text "C:/Users/sstje/Desktop/3DQ5_PROJECT/PROJECT/UART_SRAM_interface.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541598490588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541598490588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_receive_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_receive_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_Receive_Controller " "Found entity 1: UART_Receive_Controller" {  } { { "UART_Receive_Controller.v" "" { Text "C:/Users/sstje/Desktop/3DQ5_PROJECT/PROJECT/UART_Receive_Controller.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541598490598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541598490598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_sram_emulator.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_sram_emulator.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_SRAM_Emulator " "Found entity 1: tb_SRAM_Emulator" {  } { { "tb_SRAM_Emulator.v" "" { Text "C:/Users/sstje/Desktop/3DQ5_PROJECT/PROJECT/tb_SRAM_Emulator.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541598490603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541598490603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_project_v2.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_project_v2.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_project_v2 " "Found entity 1: tb_project_v2" {  } { { "tb_project_v2.v" "" { Text "C:/Users/sstje/Desktop/3DQ5_PROJECT/PROJECT/tb_project_v2.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541598490608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541598490608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "convert_hex_to_seven_segment.v 1 1 " "Found 1 design units, including 1 entities, in source file convert_hex_to_seven_segment.v" { { "Info" "ISGN_ENTITY_NAME" "1 convert_hex_to_seven_segment " "Found entity 1: convert_hex_to_seven_segment" {  } { { "convert_hex_to_seven_segment.v" "" { Text "C:/Users/sstje/Desktop/3DQ5_PROJECT/PROJECT/convert_hex_to_seven_segment.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541598490613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541598490613 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Milestone_1.v(109) " "Verilog HDL information at Milestone_1.v(109): always construct contains both blocking and non-blocking assignments" {  } { { "Milestone_1.v" "" { Text "C:/Users/sstje/Desktop/3DQ5_PROJECT/PROJECT/Milestone_1.v" 109 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1541598490621 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Resetn resetn Milestone_1.v(19) " "Verilog HDL Declaration information at Milestone_1.v(19): object \"Resetn\" differs only in case from object \"resetn\" in the same scope" {  } { { "Milestone_1.v" "" { Text "C:/Users/sstje/Desktop/3DQ5_PROJECT/PROJECT/Milestone_1.v" 19 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1541598490621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "milestone_1.v 1 1 " "Found 1 design units, including 1 entities, in source file milestone_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Milestone_1 " "Found entity 1: Milestone_1" {  } { { "Milestone_1.v" "" { Text "C:/Users/sstje/Desktop/3DQ5_PROJECT/PROJECT/Milestone_1.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541598490622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541598490622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rgb_converter.v 1 1 " "Found 1 design units, including 1 entities, in source file rgb_converter.v" { { "Info" "ISGN_ENTITY_NAME" "1 RGB_Converter " "Found entity 1: RGB_Converter" {  } { { "RGB_Converter.v" "" { Text "C:/Users/sstje/Desktop/3DQ5_PROJECT/PROJECT/RGB_Converter.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541598490631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541598490631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Controller " "Found entity 1: VGA_Controller" {  } { { "VGA_Controller.v" "" { Text "C:/Users/sstje/Desktop/3DQ5_PROJECT/PROJECT/VGA_Controller.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541598490636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541598490636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file sram_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 SRAM_Controller " "Found entity 1: SRAM_Controller" {  } { { "SRAM_Controller.v" "" { Text "C:/Users/sstje/Desktop/3DQ5_PROJECT/PROJECT/SRAM_Controller.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541598490643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541598490643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project.v 1 1 " "Found 1 design units, including 1 entities, in source file project.v" { { "Info" "ISGN_ENTITY_NAME" "1 PROJECT " "Found entity 1: PROJECT" {  } { { "PROJECT.v" "" { Text "C:/Users/sstje/Desktop/3DQ5_PROJECT/PROJECT/PROJECT.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541598490649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541598490649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pb_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file pb_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 PB_Controller " "Found entity 1: PB_Controller" {  } { { "PB_Controller.v" "" { Text "C:/Users/sstje/Desktop/3DQ5_PROJECT/PROJECT/PB_Controller.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541598490653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541598490653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir.v 1 1 " "Found 1 design units, including 1 entities, in source file fir.v" { { "Info" "ISGN_ENTITY_NAME" "1 FIR " "Found entity 1: FIR" {  } { { "FIR.v" "" { Text "C:/Users/sstje/Desktop/3DQ5_PROJECT/PROJECT/FIR.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541598490664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541598490664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_100_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_100_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 Clock_100_PLL " "Found entity 1: Clock_100_PLL" {  } { { "Clock_100_PLL.v" "" { Text "C:/Users/sstje/Desktop/3DQ5_PROJECT/PROJECT/Clock_100_PLL.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541598490674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541598490674 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "PROJECT " "Elaborating entity \"PROJECT\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1541598490777 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "top_state PROJECT.v(103) " "Verilog HDL or VHDL warning at PROJECT.v(103): object \"top_state\" assigned a value but never read" {  } { { "PROJECT.v" "" { Text "C:/Users/sstje/Desktop/3DQ5_PROJECT/PROJECT/PROJECT.v" 103 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1541598490779 "|PROJECT"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "start PROJECT.v(105) " "Verilog HDL or VHDL warning at PROJECT.v(105): object \"start\" assigned a value but never read" {  } { { "PROJECT.v" "" { Text "C:/Users/sstje/Desktop/3DQ5_PROJECT/PROJECT/PROJECT.v" 105 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1541598490780 "|PROJECT"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "UART_done PROJECT.v(105) " "Verilog HDL warning at PROJECT.v(105): object UART_done used but never assigned" {  } { { "PROJECT.v" "" { Text "C:/Users/sstje/Desktop/3DQ5_PROJECT/PROJECT/PROJECT.v" 105 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1541598490780 "|PROJECT"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "PROJECT.v(126) " "Verilog HDL warning at PROJECT.v(126): ignoring unsupported system task" {  } { { "PROJECT.v" "" { Text "C:/Users/sstje/Desktop/3DQ5_PROJECT/PROJECT/PROJECT.v" 126 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Quartus II" 0 -1 1541598490780 "|PROJECT"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "PROJECT.v(130) " "Verilog HDL warning at PROJECT.v(130): ignoring unsupported system task" {  } { { "PROJECT.v" "" { Text "C:/Users/sstje/Desktop/3DQ5_PROJECT/PROJECT/PROJECT.v" 130 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Quartus II" 0 -1 1541598490780 "|PROJECT"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "UART_done 0 PROJECT.v(105) " "Net \"UART_done\" at PROJECT.v(105) has no driver or initial value, using a default initial value '0'" {  } { { "PROJECT.v" "" { Text "C:/Users/sstje/Desktop/3DQ5_PROJECT/PROJECT/PROJECT.v" 105 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1541598490780 "|PROJECT"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED_GREEN_O PROJECT.v(30) " "Output port \"LED_GREEN_O\" at PROJECT.v(30) has no driver" {  } { { "PROJECT.v" "" { Text "C:/Users/sstje/Desktop/3DQ5_PROJECT/PROJECT/PROJECT.v" 30 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1541598490780 "|PROJECT"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Milestone_1 Milestone_1:M1_unit " "Elaborating entity \"Milestone_1\" for hierarchy \"Milestone_1:M1_unit\"" {  } { { "PROJECT.v" "M1_unit" { Text "C:/Users/sstje/Desktop/3DQ5_PROJECT/PROJECT/PROJECT.v" 284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541598490783 ""}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "Milestone_1.v(131) " "Verilog HDL warning at Milestone_1.v(131): ignoring unsupported system task" {  } { { "Milestone_1.v" "" { Text "C:/Users/sstje/Desktop/3DQ5_PROJECT/PROJECT/Milestone_1.v" 131 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Quartus II" 0 -1 1541598490788 "|PROJECT|Milestone_1:M1_unit"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "Milestone_1.v(132) " "Verilog HDL warning at Milestone_1.v(132): ignoring unsupported system task" {  } { { "Milestone_1.v" "" { Text "C:/Users/sstje/Desktop/3DQ5_PROJECT/PROJECT/Milestone_1.v" 132 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Quartus II" 0 -1 1541598490788 "|PROJECT|Milestone_1:M1_unit"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "Milestone_1.v(133) " "Verilog HDL warning at Milestone_1.v(133): ignoring unsupported system task" {  } { { "Milestone_1.v" "" { Text "C:/Users/sstje/Desktop/3DQ5_PROJECT/PROJECT/Milestone_1.v" 133 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Quartus II" 0 -1 1541598490788 "|PROJECT|Milestone_1:M1_unit"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "Milestone_1.v(134) " "Verilog HDL warning at Milestone_1.v(134): ignoring unsupported system task" {  } { { "Milestone_1.v" "" { Text "C:/Users/sstje/Desktop/3DQ5_PROJECT/PROJECT/Milestone_1.v" 134 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Quartus II" 0 -1 1541598490788 "|PROJECT|Milestone_1:M1_unit"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "Milestone_1.v(235) " "Verilog HDL warning at Milestone_1.v(235): ignoring unsupported system task" {  } { { "Milestone_1.v" "" { Text "C:/Users/sstje/Desktop/3DQ5_PROJECT/PROJECT/Milestone_1.v" 235 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Quartus II" 0 -1 1541598490788 "|PROJECT|Milestone_1:M1_unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FIR Milestone_1:M1_unit\|FIR:FIR_unit " "Elaborating entity \"FIR\" for hierarchy \"Milestone_1:M1_unit\|FIR:FIR_unit\"" {  } { { "Milestone_1.v" "FIR_unit" { Text "C:/Users/sstje/Desktop/3DQ5_PROJECT/PROJECT/Milestone_1.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541598490791 ""}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "FIR.v(128) " "Verilog HDL warning at FIR.v(128): ignoring unsupported system task" {  } { { "FIR.v" "" { Text "C:/Users/sstje/Desktop/3DQ5_PROJECT/PROJECT/FIR.v" 128 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Quartus II" 0 -1 1541598490795 "|PROJECT|Milestone_1:M1_unit|FIR:FIR_unit"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "FIR.v(129) " "Verilog HDL warning at FIR.v(129): ignoring unsupported system task" {  } { { "FIR.v" "" { Text "C:/Users/sstje/Desktop/3DQ5_PROJECT/PROJECT/FIR.v" 129 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Quartus II" 0 -1 1541598490795 "|PROJECT|Milestone_1:M1_unit|FIR:FIR_unit"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "FIR.v(131) " "Verilog HDL warning at FIR.v(131): ignoring unsupported system task" {  } { { "FIR.v" "" { Text "C:/Users/sstje/Desktop/3DQ5_PROJECT/PROJECT/FIR.v" 131 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Quartus II" 0 -1 1541598490795 "|PROJECT|Milestone_1:M1_unit|FIR:FIR_unit"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "FIR.v(132) " "Verilog HDL warning at FIR.v(132): ignoring unsupported system task" {  } { { "FIR.v" "" { Text "C:/Users/sstje/Desktop/3DQ5_PROJECT/PROJECT/FIR.v" 132 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Quartus II" 0 -1 1541598490795 "|PROJECT|Milestone_1:M1_unit|FIR:FIR_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 FIR.v(268) " "Verilog HDL assignment warning at FIR.v(268): truncated value with size 32 to match size of target (8)" {  } { { "FIR.v" "" { Text "C:/Users/sstje/Desktop/3DQ5_PROJECT/PROJECT/FIR.v" 268 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1541598490802 "|PROJECT|Milestone_1:M1_unit|FIR:FIR_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 FIR.v(281) " "Verilog HDL assignment warning at FIR.v(281): truncated value with size 32 to match size of target (8)" {  } { { "FIR.v" "" { Text "C:/Users/sstje/Desktop/3DQ5_PROJECT/PROJECT/FIR.v" 281 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1541598490803 "|PROJECT|Milestone_1:M1_unit|FIR:FIR_unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RGB_Converter Milestone_1:M1_unit\|RGB_Converter:RGB_unit " "Elaborating entity \"RGB_Converter\" for hierarchy \"Milestone_1:M1_unit\|RGB_Converter:RGB_unit\"" {  } { { "Milestone_1.v" "RGB_unit" { Text "C:/Users/sstje/Desktop/3DQ5_PROJECT/PROJECT/Milestone_1.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541598490972 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "RGB_Converter.v(48) " "Verilog HDL Case Statement information at RGB_Converter.v(48): all case item expressions in this case statement are onehot" {  } { { "RGB_Converter.v" "" { Text "C:/Users/sstje/Desktop/3DQ5_PROJECT/PROJECT/RGB_Converter.v" 48 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1541598490975 "|PROJECT|Milestone_1:M1_unit|RGB_Converter:RGB_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 RGB_Converter.v(83) " "Verilog HDL assignment warning at RGB_Converter.v(83): truncated value with size 32 to match size of target (8)" {  } { { "RGB_Converter.v" "" { Text "C:/Users/sstje/Desktop/3DQ5_PROJECT/PROJECT/RGB_Converter.v" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1541598490975 "|PROJECT|Milestone_1:M1_unit|RGB_Converter:RGB_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 RGB_Converter.v(84) " "Verilog HDL assignment warning at RGB_Converter.v(84): truncated value with size 32 to match size of target (8)" {  } { { "RGB_Converter.v" "" { Text "C:/Users/sstje/Desktop/3DQ5_PROJECT/PROJECT/RGB_Converter.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1541598490975 "|PROJECT|Milestone_1:M1_unit|RGB_Converter:RGB_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 RGB_Converter.v(85) " "Verilog HDL assignment warning at RGB_Converter.v(85): truncated value with size 32 to match size of target (8)" {  } { { "RGB_Converter.v" "" { Text "C:/Users/sstje/Desktop/3DQ5_PROJECT/PROJECT/RGB_Converter.v" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1541598490975 "|PROJECT|Milestone_1:M1_unit|RGB_Converter:RGB_unit"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "RGB_Converter.v(88) " "Verilog HDL warning at RGB_Converter.v(88): ignoring unsupported system task" {  } { { "RGB_Converter.v" "" { Text "C:/Users/sstje/Desktop/3DQ5_PROJECT/PROJECT/RGB_Converter.v" 88 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Quartus II" 0 -1 1541598490975 "|PROJECT|Milestone_1:M1_unit|RGB_Converter:RGB_unit"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "RGB_Converter.v(89) " "Verilog HDL warning at RGB_Converter.v(89): ignoring unsupported system task" {  } { { "RGB_Converter.v" "" { Text "C:/Users/sstje/Desktop/3DQ5_PROJECT/PROJECT/RGB_Converter.v" 89 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Quartus II" 0 -1 1541598490975 "|PROJECT|Milestone_1:M1_unit|RGB_Converter:RGB_unit"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "RGB_Converter.v(90) " "Verilog HDL warning at RGB_Converter.v(90): ignoring unsupported system task" {  } { { "RGB_Converter.v" "" { Text "C:/Users/sstje/Desktop/3DQ5_PROJECT/PROJECT/RGB_Converter.v" 90 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Quartus II" 0 -1 1541598490975 "|PROJECT|Milestone_1:M1_unit|RGB_Converter:RGB_unit"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "RGB_Converter.v(94) " "Verilog HDL warning at RGB_Converter.v(94): ignoring unsupported system task" {  } { { "RGB_Converter.v" "" { Text "C:/Users/sstje/Desktop/3DQ5_PROJECT/PROJECT/RGB_Converter.v" 94 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Quartus II" 0 -1 1541598490975 "|PROJECT|Milestone_1:M1_unit|RGB_Converter:RGB_unit"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "RGB_Converter.v(95) " "Verilog HDL warning at RGB_Converter.v(95): ignoring unsupported system task" {  } { { "RGB_Converter.v" "" { Text "C:/Users/sstje/Desktop/3DQ5_PROJECT/PROJECT/RGB_Converter.v" 95 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Quartus II" 0 -1 1541598490975 "|PROJECT|Milestone_1:M1_unit|RGB_Converter:RGB_unit"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "RGB_Converter.v(96) " "Verilog HDL warning at RGB_Converter.v(96): ignoring unsupported system task" {  } { { "RGB_Converter.v" "" { Text "C:/Users/sstje/Desktop/3DQ5_PROJECT/PROJECT/RGB_Converter.v" 96 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Quartus II" 0 -1 1541598490975 "|PROJECT|Milestone_1:M1_unit|RGB_Converter:RGB_unit"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "RGB_Converter.v(99) " "Verilog HDL warning at RGB_Converter.v(99): ignoring unsupported system task" {  } { { "RGB_Converter.v" "" { Text "C:/Users/sstje/Desktop/3DQ5_PROJECT/PROJECT/RGB_Converter.v" 99 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Quartus II" 0 -1 1541598490975 "|PROJECT|Milestone_1:M1_unit|RGB_Converter:RGB_unit"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "RGB_Converter.v(100) " "Verilog HDL warning at RGB_Converter.v(100): ignoring unsupported system task" {  } { { "RGB_Converter.v" "" { Text "C:/Users/sstje/Desktop/3DQ5_PROJECT/PROJECT/RGB_Converter.v" 100 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Quartus II" 0 -1 1541598490975 "|PROJECT|Milestone_1:M1_unit|RGB_Converter:RGB_unit"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "RGB_Converter.v(101) " "Verilog HDL warning at RGB_Converter.v(101): ignoring unsupported system task" {  } { { "RGB_Converter.v" "" { Text "C:/Users/sstje/Desktop/3DQ5_PROJECT/PROJECT/RGB_Converter.v" 101 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Quartus II" 0 -1 1541598490975 "|PROJECT|Milestone_1:M1_unit|RGB_Converter:RGB_unit"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "RGB_Converter.v(102) " "Verilog HDL warning at RGB_Converter.v(102): ignoring unsupported system task" {  } { { "RGB_Converter.v" "" { Text "C:/Users/sstje/Desktop/3DQ5_PROJECT/PROJECT/RGB_Converter.v" 102 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Quartus II" 0 -1 1541598490975 "|PROJECT|Milestone_1:M1_unit|RGB_Converter:RGB_unit"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "RGB_Converter.v(104) " "Verilog HDL warning at RGB_Converter.v(104): ignoring unsupported system task" {  } { { "RGB_Converter.v" "" { Text "C:/Users/sstje/Desktop/3DQ5_PROJECT/PROJECT/RGB_Converter.v" 104 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Quartus II" 0 -1 1541598490976 "|PROJECT|Milestone_1:M1_unit|RGB_Converter:RGB_unit"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "RGB_Converter.v(105) " "Verilog HDL warning at RGB_Converter.v(105): ignoring unsupported system task" {  } { { "RGB_Converter.v" "" { Text "C:/Users/sstje/Desktop/3DQ5_PROJECT/PROJECT/RGB_Converter.v" 105 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Quartus II" 0 -1 1541598490976 "|PROJECT|Milestone_1:M1_unit|RGB_Converter:RGB_unit"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "RGB_Converter.v(106) " "Verilog HDL warning at RGB_Converter.v(106): ignoring unsupported system task" {  } { { "RGB_Converter.v" "" { Text "C:/Users/sstje/Desktop/3DQ5_PROJECT/PROJECT/RGB_Converter.v" 106 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Quartus II" 0 -1 1541598490976 "|PROJECT|Milestone_1:M1_unit|RGB_Converter:RGB_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 RGB_Converter.v(134) " "Verilog HDL assignment warning at RGB_Converter.v(134): truncated value with size 32 to match size of target (8)" {  } { { "RGB_Converter.v" "" { Text "C:/Users/sstje/Desktop/3DQ5_PROJECT/PROJECT/RGB_Converter.v" 134 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1541598490976 "|PROJECT|Milestone_1:M1_unit|RGB_Converter:RGB_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 RGB_Converter.v(135) " "Verilog HDL assignment warning at RGB_Converter.v(135): truncated value with size 32 to match size of target (8)" {  } { { "RGB_Converter.v" "" { Text "C:/Users/sstje/Desktop/3DQ5_PROJECT/PROJECT/RGB_Converter.v" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1541598490976 "|PROJECT|Milestone_1:M1_unit|RGB_Converter:RGB_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 RGB_Converter.v(136) " "Verilog HDL assignment warning at RGB_Converter.v(136): truncated value with size 32 to match size of target (8)" {  } { { "RGB_Converter.v" "" { Text "C:/Users/sstje/Desktop/3DQ5_PROJECT/PROJECT/RGB_Converter.v" 136 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1541598490976 "|PROJECT|Milestone_1:M1_unit|RGB_Converter:RGB_unit"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "RGB_Converter.v(107) " "Verilog HDL Case Statement information at RGB_Converter.v(107): all case item expressions in this case statement are onehot" {  } { { "RGB_Converter.v" "" { Text "C:/Users/sstje/Desktop/3DQ5_PROJECT/PROJECT/RGB_Converter.v" 107 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1541598490976 "|PROJECT|Milestone_1:M1_unit|RGB_Converter:RGB_unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PB_Controller PB_Controller:PB_unit " "Elaborating entity \"PB_Controller\" for hierarchy \"PB_Controller:PB_unit\"" {  } { { "PROJECT.v" "PB_unit" { Text "C:/Users/sstje/Desktop/3DQ5_PROJECT/PROJECT/PROJECT.v" 292 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541598490979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SRAM_Controller SRAM_Controller:SRAM_unit " "Elaborating entity \"SRAM_Controller\" for hierarchy \"SRAM_Controller:SRAM_unit\"" {  } { { "PROJECT.v" "SRAM_unit" { Text "C:/Users/sstje/Desktop/3DQ5_PROJECT/PROJECT/PROJECT.v" 311 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541598490983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Clock_100_PLL SRAM_Controller:SRAM_unit\|Clock_100_PLL:Clock_100_PLL_inst " "Elaborating entity \"Clock_100_PLL\" for hierarchy \"SRAM_Controller:SRAM_unit\|Clock_100_PLL:Clock_100_PLL_inst\"" {  } { { "SRAM_Controller.v" "Clock_100_PLL_inst" { Text "C:/Users/sstje/Desktop/3DQ5_PROJECT/PROJECT/SRAM_Controller.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541598490998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll SRAM_Controller:SRAM_unit\|Clock_100_PLL:Clock_100_PLL_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"SRAM_Controller:SRAM_unit\|Clock_100_PLL:Clock_100_PLL_inst\|altpll:altpll_component\"" {  } { { "Clock_100_PLL.v" "altpll_component" { Text "C:/Users/sstje/Desktop/3DQ5_PROJECT/PROJECT/Clock_100_PLL.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541598491094 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SRAM_Controller:SRAM_unit\|Clock_100_PLL:Clock_100_PLL_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"SRAM_Controller:SRAM_unit\|Clock_100_PLL:Clock_100_PLL_inst\|altpll:altpll_component\"" {  } { { "Clock_100_PLL.v" "" { Text "C:/Users/sstje/Desktop/3DQ5_PROJECT/PROJECT/Clock_100_PLL.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541598491100 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SRAM_Controller:SRAM_unit\|Clock_100_PLL:Clock_100_PLL_inst\|altpll:altpll_component " "Instantiated megafunction \"SRAM_Controller:SRAM_unit\|Clock_100_PLL:Clock_100_PLL_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541598491102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541598491102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541598491102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541598491102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541598491102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "gate_lock_signal NO " "Parameter \"gate_lock_signal\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541598491102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541598491102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541598491102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invalid_lock_multiplier 5 " "Parameter \"invalid_lock_multiplier\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541598491102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541598491102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541598491102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541598491102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541598491102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541598491102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541598491102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541598491102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541598491102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541598491102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541598491102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541598491102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541598491102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541598491102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541598491102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541598491102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541598491102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541598491102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541598491102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541598491102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541598491102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541598491102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541598491102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541598491102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541598491102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541598491102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541598491102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541598491102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541598491102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541598491102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541598491102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541598491102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541598491102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541598491102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541598491102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable0 PORT_UNUSED " "Parameter \"port_enable0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541598491102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable1 PORT_UNUSED " "Parameter \"port_enable1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541598491102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541598491102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541598491102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541598491102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541598491102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena0 PORT_UNUSED " "Parameter \"port_extclkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541598491102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena1 PORT_UNUSED " "Parameter \"port_extclkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541598491102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena2 PORT_UNUSED " "Parameter \"port_extclkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541598491102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena3 PORT_UNUSED " "Parameter \"port_extclkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541598491102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout0 PORT_UNUSED " "Parameter \"port_sclkout0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541598491102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout1 PORT_UNUSED " "Parameter \"port_sclkout1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541598491102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "valid_lock_multiplier 1 " "Parameter \"valid_lock_multiplier\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541598491102 ""}  } { { "Clock_100_PLL.v" "" { Text "C:/Users/sstje/Desktop/3DQ5_PROJECT/PROJECT/Clock_100_PLL.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1541598491102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_SRAM_interface UART_SRAM_interface:UART_unit " "Elaborating entity \"UART_SRAM_interface\" for hierarchy \"UART_SRAM_interface:UART_unit\"" {  } { { "PROJECT.v" "UART_unit" { Text "C:/Users/sstje/Desktop/3DQ5_PROJECT/PROJECT/PROJECT.v" 327 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541598491115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_Receive_Controller UART_SRAM_interface:UART_unit\|UART_Receive_Controller:UART_RX " "Elaborating entity \"UART_Receive_Controller\" for hierarchy \"UART_SRAM_interface:UART_unit\|UART_Receive_Controller:UART_RX\"" {  } { { "UART_SRAM_interface.v" "UART_RX" { Text "C:/Users/sstje/Desktop/3DQ5_PROJECT/PROJECT/UART_SRAM_interface.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541598491121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_SRAM_interface VGA_SRAM_interface:VGA_unit " "Elaborating entity \"VGA_SRAM_interface\" for hierarchy \"VGA_SRAM_interface:VGA_unit\"" {  } { { "PROJECT.v" "VGA_unit" { Text "C:/Users/sstje/Desktop/3DQ5_PROJECT/PROJECT/PROJECT.v" 349 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541598491131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Controller VGA_SRAM_interface:VGA_unit\|VGA_Controller:VGA_unit " "Elaborating entity \"VGA_Controller\" for hierarchy \"VGA_SRAM_interface:VGA_unit\|VGA_Controller:VGA_unit\"" {  } { { "VGA_SRAM_interface.v" "VGA_unit" { Text "C:/Users/sstje/Desktop/3DQ5_PROJECT/PROJECT/VGA_SRAM_interface.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541598491145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "convert_hex_to_seven_segment convert_hex_to_seven_segment:unit7 " "Elaborating entity \"convert_hex_to_seven_segment\" for hierarchy \"convert_hex_to_seven_segment:unit7\"" {  } { { "PROJECT.v" "unit7" { Text "C:/Users/sstje/Desktop/3DQ5_PROJECT/PROJECT/PROJECT.v" 355 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541598491152 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Milestone_1:M1_unit\|resetn " "Net \"Milestone_1:M1_unit\|resetn\" is missing source, defaulting to GND" {  } { { "Milestone_1.v" "resetn" { Text "C:/Users/sstje/Desktop/3DQ5_PROJECT/PROJECT/Milestone_1.v" 34 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1541598491408 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1541598491408 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1541598492253 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "SRAM_Controller.v" "" { Text "C:/Users/sstje/Desktop/3DQ5_PROJECT/PROJECT/SRAM_Controller.v" 30 -1 0 } } { "SRAM_Controller.v" "" { Text "C:/Users/sstje/Desktop/3DQ5_PROJECT/PROJECT/SRAM_Controller.v" 31 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1541598492277 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1541598492277 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[3\]\[1\] GND " "Pin \"SEVEN_SEGMENT_N_O\[3\]\[1\]\" is stuck at GND" {  } { { "PROJECT.v" "" { Text "C:/Users/sstje/Desktop/3DQ5_PROJECT/PROJECT/PROJECT.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1541598494488 "|PROJECT|SEVEN_SEGMENT_N_O[3][1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_GREEN_O\[0\] GND " "Pin \"LED_GREEN_O\[0\]\" is stuck at GND" {  } { { "PROJECT.v" "" { Text "C:/Users/sstje/Desktop/3DQ5_PROJECT/PROJECT/PROJECT.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1541598494488 "|PROJECT|LED_GREEN_O[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_GREEN_O\[1\] GND " "Pin \"LED_GREEN_O\[1\]\" is stuck at GND" {  } { { "PROJECT.v" "" { Text "C:/Users/sstje/Desktop/3DQ5_PROJECT/PROJECT/PROJECT.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1541598494488 "|PROJECT|LED_GREEN_O[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_GREEN_O\[2\] GND " "Pin \"LED_GREEN_O\[2\]\" is stuck at GND" {  } { { "PROJECT.v" "" { Text "C:/Users/sstje/Desktop/3DQ5_PROJECT/PROJECT/PROJECT.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1541598494488 "|PROJECT|LED_GREEN_O[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_GREEN_O\[3\] GND " "Pin \"LED_GREEN_O\[3\]\" is stuck at GND" {  } { { "PROJECT.v" "" { Text "C:/Users/sstje/Desktop/3DQ5_PROJECT/PROJECT/PROJECT.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1541598494488 "|PROJECT|LED_GREEN_O[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_GREEN_O\[4\] GND " "Pin \"LED_GREEN_O\[4\]\" is stuck at GND" {  } { { "PROJECT.v" "" { Text "C:/Users/sstje/Desktop/3DQ5_PROJECT/PROJECT/PROJECT.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1541598494488 "|PROJECT|LED_GREEN_O[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_GREEN_O\[5\] GND " "Pin \"LED_GREEN_O\[5\]\" is stuck at GND" {  } { { "PROJECT.v" "" { Text "C:/Users/sstje/Desktop/3DQ5_PROJECT/PROJECT/PROJECT.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1541598494488 "|PROJECT|LED_GREEN_O[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_GREEN_O\[6\] GND " "Pin \"LED_GREEN_O\[6\]\" is stuck at GND" {  } { { "PROJECT.v" "" { Text "C:/Users/sstje/Desktop/3DQ5_PROJECT/PROJECT/PROJECT.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1541598494488 "|PROJECT|LED_GREEN_O[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_GREEN_O\[7\] GND " "Pin \"LED_GREEN_O\[7\]\" is stuck at GND" {  } { { "PROJECT.v" "" { Text "C:/Users/sstje/Desktop/3DQ5_PROJECT/PROJECT/PROJECT.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1541598494488 "|PROJECT|LED_GREEN_O[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_GREEN_O\[8\] GND " "Pin \"LED_GREEN_O\[8\]\" is stuck at GND" {  } { { "PROJECT.v" "" { Text "C:/Users/sstje/Desktop/3DQ5_PROJECT/PROJECT/PROJECT.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1541598494488 "|PROJECT|LED_GREEN_O[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_O GND " "Pin \"VGA_SYNC_O\" is stuck at GND" {  } { { "PROJECT.v" "" { Text "C:/Users/sstje/Desktop/3DQ5_PROJECT/PROJECT/PROJECT.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1541598494488 "|PROJECT|VGA_SYNC_O"} { "Warning" "WMLS_MLS_STUCK_PIN" "UART_TX_O VCC " "Pin \"UART_TX_O\" is stuck at VCC" {  } { { "PROJECT.v" "" { Text "C:/Users/sstje/Desktop/3DQ5_PROJECT/PROJECT/PROJECT.v" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1541598494488 "|PROJECT|UART_TX_O"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1541598494488 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "188 " "188 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1541598494793 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/sstje/Desktop/3DQ5_PROJECT/PROJECT/output_files/PROJECT.map.smsg " "Generated suppressed messages file C:/Users/sstje/Desktop/3DQ5_PROJECT/PROJECT/output_files/PROJECT.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1541598494889 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1541598495064 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541598495064 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "22 " "Design contains 22 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PUSH_BUTTON_I\[0\] " "No output dependent on input pin \"PUSH_BUTTON_I\[0\]\"" {  } { { "PROJECT.v" "" { Text "C:/Users/sstje/Desktop/3DQ5_PROJECT/PROJECT/PROJECT.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541598495218 "|PROJECT|PUSH_BUTTON_I[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PUSH_BUTTON_I\[1\] " "No output dependent on input pin \"PUSH_BUTTON_I\[1\]\"" {  } { { "PROJECT.v" "" { Text "C:/Users/sstje/Desktop/3DQ5_PROJECT/PROJECT/PROJECT.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541598495218 "|PROJECT|PUSH_BUTTON_I[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PUSH_BUTTON_I\[2\] " "No output dependent on input pin \"PUSH_BUTTON_I\[2\]\"" {  } { { "PROJECT.v" "" { Text "C:/Users/sstje/Desktop/3DQ5_PROJECT/PROJECT/PROJECT.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541598495218 "|PROJECT|PUSH_BUTTON_I[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PUSH_BUTTON_I\[3\] " "No output dependent on input pin \"PUSH_BUTTON_I\[3\]\"" {  } { { "PROJECT.v" "" { Text "C:/Users/sstje/Desktop/3DQ5_PROJECT/PROJECT/PROJECT.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541598495218 "|PROJECT|PUSH_BUTTON_I[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[0\] " "No output dependent on input pin \"SWITCH_I\[0\]\"" {  } { { "PROJECT.v" "" { Text "C:/Users/sstje/Desktop/3DQ5_PROJECT/PROJECT/PROJECT.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541598495218 "|PROJECT|SWITCH_I[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[1\] " "No output dependent on input pin \"SWITCH_I\[1\]\"" {  } { { "PROJECT.v" "" { Text "C:/Users/sstje/Desktop/3DQ5_PROJECT/PROJECT/PROJECT.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541598495218 "|PROJECT|SWITCH_I[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[2\] " "No output dependent on input pin \"SWITCH_I\[2\]\"" {  } { { "PROJECT.v" "" { Text "C:/Users/sstje/Desktop/3DQ5_PROJECT/PROJECT/PROJECT.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541598495218 "|PROJECT|SWITCH_I[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[3\] " "No output dependent on input pin \"SWITCH_I\[3\]\"" {  } { { "PROJECT.v" "" { Text "C:/Users/sstje/Desktop/3DQ5_PROJECT/PROJECT/PROJECT.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541598495218 "|PROJECT|SWITCH_I[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[4\] " "No output dependent on input pin \"SWITCH_I\[4\]\"" {  } { { "PROJECT.v" "" { Text "C:/Users/sstje/Desktop/3DQ5_PROJECT/PROJECT/PROJECT.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541598495218 "|PROJECT|SWITCH_I[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[5\] " "No output dependent on input pin \"SWITCH_I\[5\]\"" {  } { { "PROJECT.v" "" { Text "C:/Users/sstje/Desktop/3DQ5_PROJECT/PROJECT/PROJECT.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541598495218 "|PROJECT|SWITCH_I[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[6\] " "No output dependent on input pin \"SWITCH_I\[6\]\"" {  } { { "PROJECT.v" "" { Text "C:/Users/sstje/Desktop/3DQ5_PROJECT/PROJECT/PROJECT.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541598495218 "|PROJECT|SWITCH_I[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[7\] " "No output dependent on input pin \"SWITCH_I\[7\]\"" {  } { { "PROJECT.v" "" { Text "C:/Users/sstje/Desktop/3DQ5_PROJECT/PROJECT/PROJECT.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541598495218 "|PROJECT|SWITCH_I[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[8\] " "No output dependent on input pin \"SWITCH_I\[8\]\"" {  } { { "PROJECT.v" "" { Text "C:/Users/sstje/Desktop/3DQ5_PROJECT/PROJECT/PROJECT.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541598495218 "|PROJECT|SWITCH_I[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[9\] " "No output dependent on input pin \"SWITCH_I\[9\]\"" {  } { { "PROJECT.v" "" { Text "C:/Users/sstje/Desktop/3DQ5_PROJECT/PROJECT/PROJECT.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541598495218 "|PROJECT|SWITCH_I[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[10\] " "No output dependent on input pin \"SWITCH_I\[10\]\"" {  } { { "PROJECT.v" "" { Text "C:/Users/sstje/Desktop/3DQ5_PROJECT/PROJECT/PROJECT.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541598495218 "|PROJECT|SWITCH_I[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[11\] " "No output dependent on input pin \"SWITCH_I\[11\]\"" {  } { { "PROJECT.v" "" { Text "C:/Users/sstje/Desktop/3DQ5_PROJECT/PROJECT/PROJECT.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541598495218 "|PROJECT|SWITCH_I[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[12\] " "No output dependent on input pin \"SWITCH_I\[12\]\"" {  } { { "PROJECT.v" "" { Text "C:/Users/sstje/Desktop/3DQ5_PROJECT/PROJECT/PROJECT.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541598495218 "|PROJECT|SWITCH_I[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[13\] " "No output dependent on input pin \"SWITCH_I\[13\]\"" {  } { { "PROJECT.v" "" { Text "C:/Users/sstje/Desktop/3DQ5_PROJECT/PROJECT/PROJECT.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541598495218 "|PROJECT|SWITCH_I[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[14\] " "No output dependent on input pin \"SWITCH_I\[14\]\"" {  } { { "PROJECT.v" "" { Text "C:/Users/sstje/Desktop/3DQ5_PROJECT/PROJECT/PROJECT.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541598495218 "|PROJECT|SWITCH_I[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[15\] " "No output dependent on input pin \"SWITCH_I\[15\]\"" {  } { { "PROJECT.v" "" { Text "C:/Users/sstje/Desktop/3DQ5_PROJECT/PROJECT/PROJECT.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541598495218 "|PROJECT|SWITCH_I[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[16\] " "No output dependent on input pin \"SWITCH_I\[16\]\"" {  } { { "PROJECT.v" "" { Text "C:/Users/sstje/Desktop/3DQ5_PROJECT/PROJECT/PROJECT.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541598495218 "|PROJECT|SWITCH_I[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "UART_RX_I " "No output dependent on input pin \"UART_RX_I\"" {  } { { "PROJECT.v" "" { Text "C:/Users/sstje/Desktop/3DQ5_PROJECT/PROJECT/PROJECT.v" 52 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541598495218 "|PROJECT|UART_RX_I"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1541598495218 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "709 " "Implemented 709 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "24 " "Implemented 24 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1541598495220 ""} { "Info" "ICUT_CUT_TM_OPINS" "125 " "Implemented 125 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1541598495220 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1541598495220 ""} { "Info" "ICUT_CUT_TM_LCELLS" "543 " "Implemented 543 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1541598495220 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1541598495220 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1541598495220 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 77 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 77 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4627 " "Peak virtual memory: 4627 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1541598495261 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 07 08:48:15 2018 " "Processing ended: Wed Nov 07 08:48:15 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1541598495261 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1541598495261 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1541598495261 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1541598495261 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1541598496687 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1541598496688 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 07 08:48:16 2018 " "Processing started: Wed Nov 07 08:48:16 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1541598496688 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1541598496688 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off PROJECT -c PROJECT " "Command: quartus_fit --read_settings_files=off --write_settings_files=off PROJECT -c PROJECT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1541598496688 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1541598496881 ""}
{ "Info" "0" "" "Project  = PROJECT" {  } {  } 0 0 "Project  = PROJECT" 0 0 "Fitter" 0 0 1541598496882 ""}
{ "Info" "0" "" "Revision = PROJECT" {  } {  } 0 0 "Revision = PROJECT" 0 0 "Fitter" 0 0 1541598496882 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1541598496996 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "PROJECT EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"PROJECT\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1541598497013 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1541598497048 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1541598497048 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "SRAM_Controller:SRAM_unit\|Clock_100_PLL:Clock_100_PLL_inst\|altpll:altpll_component\|pll Cyclone II PLL " "Implemented PLL \"SRAM_Controller:SRAM_unit\|Clock_100_PLL:Clock_100_PLL_inst\|altpll:altpll_component\|pll\" as Cyclone II PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "SRAM_Controller:SRAM_unit\|Clock_100_PLL:Clock_100_PLL_inst\|altpll:altpll_component\|_clk0 2 1 0 0 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for SRAM_Controller:SRAM_unit\|Clock_100_PLL:Clock_100_PLL_inst\|altpll:altpll_component\|_clk0 port" {  } { { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "" "" { Generic "C:/Users/sstje/Desktop/3DQ5_PROJECT/PROJECT/" { { 0 { 0 ""} 0 380 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1541598497111 ""}  } { { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "" "" { Generic "C:/Users/sstje/Desktop/3DQ5_PROJECT/PROJECT/" { { 0 { 0 ""} 0 380 9224 9983 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1541598497111 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1541598497173 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1541598497187 ""}
