Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed Dec  9 20:56:53 2020
| Host         : LAPTOP-8T04MTTM running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file my_DSP_Hardware_wrapper_control_sets_placed.rpt
| Design       : my_DSP_Hardware_wrapper
| Device       : xc7z010
----------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     1 |
| Unused register locations in slices containing registers |     6 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|    16+ |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              58 |           20 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------------+---------------+------------------+------------------+----------------+
|                      Clock Signal                     | Enable Signal | Set/Reset Signal | Slice Load Count | Bel Load Count |
+-------------------------------------------------------+---------------+------------------+------------------+----------------+
|  my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_clk_buf |               |                  |               20 |             58 |
+-------------------------------------------------------+---------------+------------------+------------------+----------------+


