Flow report for reset_circuit
Wed Apr 10 15:34:10 2019
Quartus II 64-Bit Version 14.0.2 Build 209 09/17/2014 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Flow Summary
  3. Flow Settings
  4. Flow Non-Default Global Settings
  5. Flow Elapsed Time
  6. Flow OS Summary
  7. Flow Log
  8. Flow Messages
  9. Flow Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Flow Summary                                                                     ;
+------------------------------------+---------------------------------------------+
; Flow Status                        ; Successful - Wed Apr 10 15:34:10 2019       ;
; Quartus II 64-Bit Version          ; 14.0.2 Build 209 09/17/2014 SJ Full Version ;
; Revision Name                      ; reset_circuit                               ;
; Top-level Entity Name              ; reset_circuit                               ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 76 / 6,272 ( 1 % )                          ;
;     Total combinational functions  ; 75 / 6,272 ( 1 % )                          ;
;     Dedicated logic registers      ; 34 / 6,272 ( < 1 % )                        ;
; Total registers                    ; 34                                          ;
; Total pins                         ; 4 / 92 ( 4 % )                              ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0 / 276,480 ( 0 % )                         ;
; Embedded Multiplier 9-bit elements ; 0 / 30 ( 0 % )                              ;
; Total PLLs                         ; 0 / 2 ( 0 % )                               ;
; Device                             ; EP4CE6E22C6                                 ;
; Timing Models                      ; Final                                       ;
+------------------------------------+---------------------------------------------+


+-----------------------------------------+
; Flow Settings                           ;
+-------------------+---------------------+
; Option            ; Setting             ;
+-------------------+---------------------+
; Start date & time ; 04/10/2019 15:32:25 ;
; Main task         ; Compilation         ;
; Revision Name     ; reset_circuit       ;
+-------------------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Flow Non-Default Global Settings                                                                                                                ;
+-------------------------------------+------------------------------------------------------------+---------------+-------------+----------------+
; Assignment Name                     ; Value                                                      ; Default Value ; Entity Name ; Section Id     ;
+-------------------------------------+------------------------------------------------------------+---------------+-------------+----------------+
; COMPILER_SIGNATURE_ID               ; 203178703715836.155492474532102                            ; --            ; --          ; --             ;
; EDA_GENERATE_FUNCTIONAL_NETLIST     ; Off                                                        ; --            ; --          ; eda_simulation ;
; EDA_NETLIST_WRITER_OUTPUT_DIR       ; /home/student2/sgolabia/coe608/Lab6/part1/simulation/qsim/ ; --            ; --          ; eda_simulation ;
; EDA_OUTPUT_DATA_FORMAT              ; Verilog Hdl                                                ; --            ; --          ; eda_simulation ;
; EDA_SIMULATION_TOOL                 ; ModelSim-Altera (Verilog)                                  ; <None>        ; --          ; --             ;
; EDA_TIME_SCALE                      ; 1 ps                                                       ; --            ; --          ; eda_simulation ;
; MAX_CORE_JUNCTION_TEMP              ; 85                                                         ; --            ; --          ; --             ;
; MIN_CORE_JUNCTION_TEMP              ; 0                                                          ; --            ; --          ; --             ;
; PARTITION_COLOR                     ; 16764057                                                   ; --            ; --          ; Top            ;
; PARTITION_FITTER_PRESERVATION_LEVEL ; PLACEMENT_AND_ROUTING                                      ; --            ; --          ; Top            ;
; PARTITION_NETLIST_TYPE              ; SOURCE                                                     ; --            ; --          ; Top            ;
; USE_GENERATED_PHYSICAL_CONSTRAINTS  ; Off                                                        ; --            ; --          ; eda_blast_fpga ;
+-------------------------------------+------------------------------------------------------------+---------------+-------------+----------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Flow Elapsed Time                                                                                                             ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Module Name               ; Elapsed Time ; Average Processors Used ; Peak Virtual Memory ; Total CPU Time (on all processors) ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Analysis & Synthesis      ; 00:00:03     ; 1.0                     ; 843 MB              ; 00:00:01                           ;
; Fitter                    ; 00:00:06     ; 1.0                     ; 1097 MB             ; 00:00:05                           ;
; Assembler                 ; 00:00:01     ; 1.0                     ; 759 MB              ; 00:00:01                           ;
; TimeQuest Timing Analyzer ; 00:00:03     ; 1.0                     ; 831 MB              ; 00:00:02                           ;
; EDA Netlist Writer        ; 00:00:00     ; 1.0                     ; 879 MB              ; 00:00:00                           ;
; EDA Netlist Writer        ; 00:00:00     ; 1.0                     ; 981 MB              ; 00:00:00                           ;
; EDA Netlist Writer        ; 00:00:01     ; 1.0                     ; 981 MB              ; 00:00:01                           ;
; EDA Netlist Writer        ; 00:00:00     ; 1.0                     ; 981 MB              ; 00:00:00                           ;
; EDA Netlist Writer        ; 00:00:00     ; 1.0                     ; 981 MB              ; 00:00:01                           ;
; Total                     ; 00:00:14     ; --                      ; --                  ; 00:00:11                           ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Flow OS Summary                                                                                  ;
+---------------------------+---------------------+------------------+------------+----------------+
; Module Name               ; Machine Hostname    ; OS Name          ; OS Version ; Processor type ;
+---------------------------+---------------------+------------------+------------+----------------+
; Analysis & Synthesis      ; forte.ee.ryerson.ca ; Scientific Linux ; 6          ; x86_64         ;
; Fitter                    ; forte.ee.ryerson.ca ; Scientific Linux ; 6          ; x86_64         ;
; Assembler                 ; forte.ee.ryerson.ca ; Scientific Linux ; 6          ; x86_64         ;
; TimeQuest Timing Analyzer ; forte.ee.ryerson.ca ; Scientific Linux ; 6          ; x86_64         ;
; EDA Netlist Writer        ; forte.ee.ryerson.ca ; Scientific Linux ; 6          ; x86_64         ;
; EDA Netlist Writer        ; forte.ee.ryerson.ca ; Scientific Linux ; 6          ; x86_64         ;
; EDA Netlist Writer        ; forte.ee.ryerson.ca ; Scientific Linux ; 6          ; x86_64         ;
; EDA Netlist Writer        ; forte.ee.ryerson.ca ; Scientific Linux ; 6          ; x86_64         ;
; EDA Netlist Writer        ; forte.ee.ryerson.ca ; Scientific Linux ; 6          ; x86_64         ;
+---------------------------+---------------------+------------------+------------+----------------+


------------
; Flow Log ;
------------
quartus_map --read_settings_files=on --write_settings_files=off reset_circuit -c reset_circuit
quartus_fit --read_settings_files=off --write_settings_files=off reset_circuit -c reset_circuit
quartus_asm --read_settings_files=off --write_settings_files=off reset_circuit -c reset_circuit
quartus_sta reset_circuit -c reset_circuit
quartus_eda --read_settings_files=off --write_settings_files=off reset_circuit -c reset_circuit
quartus_eda --gen_testbench --check_outputs=on --tool=modelsim_oem --format=verilog reset_circuit -c reset_circuit --vector_source=/home/student1/r9dhillo/coe608/Lab6/part1/nish_reset_circuit.vwf --testbench_file=/home/student1/r9dhillo/coe608/Lab6/part1/simulation/qsim/nish_reset_circuit.vwf.vt
quartus_eda --functional=on --flatten_buses=off --simulation=on --tool=modelsim_oem --format=verilog --output_directory=/home/student1/r9dhillo/coe608/Lab6/part1/simulation/qsim/ reset_circuit -c reset_circuit
quartus_eda --gen_testbench --check_outputs=on --tool=modelsim_oem --format=verilog reset_circuit -c reset_circuit --vector_source=/home/student1/r9dhillo/coe608/Lab6/part1/reset_circuit.vwf --testbench_file=/home/student1/r9dhillo/coe608/Lab6/part1/simulation/qsim/reset_circuit.vwf.vt
quartus_eda --functional=on --flatten_buses=off --simulation=on --tool=modelsim_oem --format=verilog --output_directory=/home/student1/r9dhillo/coe608/Lab6/part1/simulation/qsim/ reset_circuit -c reset_circuit



