# Verilog_testbench_memory_module
Verilog testbench for a memory module
