<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>synthesis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#main_wrapper{ width: 100%; }
div#content { margin-left: 350px; margin-right: 30px; }
div#catalog_wrapper {position: fixed; top: 30px; width: 350px; float: left; }
div#catalog ul { list-style-type: none; }
div#catalog li { text-align: left; list-style-type:circle; color: #0084ff; margin-top: 3px; margin-bottom: 3px; }
div#catalog a { display:inline-block; text-decoration: none; color: #0084ff; font-weight: bold; padding: 3px; }
div#catalog a:visited { color: #0084ff; }
div#catalog a:hover { color: #fff; background: #0084ff; }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td { border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table td.label { min-width: 100px; width: 8%;}
</style>
</head>
<body>
<div id="main_wrapper">
<div id="catalog_wrapper">
<div id="catalog">
<ul>
<li><a href="#about" style=" font-size: 16px;">Synthesis Messages</a></li>
<li><a href="#summary" style=" font-size: 16px;">Synthesis Details</a></li>
<li><a href="#resource" style=" font-size: 16px;">Resource</a>
<ul>
<li><a href="#usage" style=" font-size: 14px;">Resource Usage Summary</a></li>
<li><a href="#utilization" style=" font-size: 14px;">Resource Utilization Summary</a></li>
</ul>
</li>
<li><a href="#timing" style=" font-size: 16px;">Timing</a>
<ul>
<li><a href="#clock" style=" font-size: 14px;">Clock Summary</a></li>
<li><a href="#performance" style=" font-size: 14px;">Max Frequency Summary</a></li>
<li><a href="#detail timing" style=" font-size: 14px;">Detail Timing Paths Informations</a></li>
</ul>
</li>
</ul>
</div><!-- catalog -->
</div><!-- catalog_wrapper -->
<div id="content">
<h1><a name="about">Synthesis Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>GowinSynthesis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Users\Guilherme\Desktop\faculdade\mc851\mc851_gowin\mc851_gowin_project\src\alu_module.v<br>
C:\Users\Guilherme\Desktop\faculdade\mc851\mc851_gowin\mc851_gowin_project\src\cpu.v<br>
C:\Users\Guilherme\Desktop\faculdade\mc851\mc851_gowin\mc851_gowin_project\src\define.v<br>
C:\Users\Guilherme\Desktop\faculdade\mc851\mc851_gowin\mc851_gowin_project\src\mmu.v<br>
C:\Users\Guilherme\Desktop\faculdade\mc851\mc851_gowin\mc851_gowin_project\src\ram.v<br>
C:\Users\Guilherme\Desktop\faculdade\mc851\mc851_gowin\mc851_gowin_project\src\register_file.v<br>
C:\Users\Guilherme\Desktop\faculdade\mc851\mc851_gowin\mc851_gowin_project\src\rom.v<br>
C:\Users\Guilherme\Desktop\faculdade\mc851\mc851_gowin\mc851_gowin_project\src\soc.v<br>
</td>
</tr>
<tr>
<td class="label">GowinSynthesis Constraints File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Version</td>
<td>V1.9.9 Beta-4 Education</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NR-LV9QN88PC6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NR-9</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Mon Nov 27 20:40:30 2023
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2023 Gowin Semiconductor Corporation. ALL rights reserved.</td>
</tr>
</table>
<h1><a name="summary">Synthesis Details</a></h1>
<table class="summary_table">
<tr>
<td class="label">Top Level Module</td>
<td>soc</td>
</tr>
<tr>
<td class="label">Synthesis Process</td>
<td>Running parser:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.312s, Elapsed time = 0h 0m 0.301s, Peak memory usage = 215.887MB<br/>Running netlist conversion:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0s, Peak memory usage = 0MB<br/>Running device independent optimization:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 0: CPU time = 0h 0m 0.125s, Elapsed time = 0h 0m 0.132s, Peak memory usage = 215.887MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 1: CPU time = 0h 0m 0.046s, Elapsed time = 0h 0m 0.031s, Peak memory usage = 215.887MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 2: CPU time = 0h 0m 0.093s, Elapsed time = 0h 0m 0.106s, Peak memory usage = 215.887MB<br/>Running inference:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 0: CPU time = 0h 0m 0.125s, Elapsed time = 0h 0m 0.127s, Peak memory usage = 215.887MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 1: CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.004s, Peak memory usage = 215.887MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 2: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.005s, Peak memory usage = 215.887MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 3: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.003s, Peak memory usage = 215.887MB<br/>Running technical mapping:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 0: CPU time = 0h 0m 0.078s, Elapsed time = 0h 0m 0.079s, Peak memory usage = 215.887MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 1: CPU time = 0h 0m 0.031s, Elapsed time = 0h 0m 0.016s, Peak memory usage = 215.887MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 2: CPU time = 0h 0m 0.031s, Elapsed time = 0h 0m 0.013s, Peak memory usage = 215.887MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 3: CPU time = 0h 0m 9s, Elapsed time = 0h 0m 9s, Peak memory usage = 215.887MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 4: CPU time = 0h 0m 0.109s, Elapsed time = 0h 0m 0.13s, Peak memory usage = 215.887MB<br/>Generate output files:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.093s, Elapsed time = 0h 0m 0.091s, Peak memory usage = 215.887MB<br/></td>
</tr>
<tr>
<td class="label">Total Time and Memory Usage</td>
<td>CPU time = 0h 0m 10s, Elapsed time = 0h 0m 10s, Peak memory usage = 215.887MB</td>
</tr>
</table>
<h1><a name="resource">Resource</a></h1>
<h2><a name="usage">Resource Usage Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
</tr>
<tr>
<td class="label"><b>I/O Port </b></td>
<td>4</td>
</tr>
<tr>
<td class="label"><b>I/O Buf </b></td>
<td>4</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIBUF</td>
<td>3</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOBUF</td>
<td>1</td>
</tr>
<tr>
<td class="label"><b>Register </b></td>
<td>437</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFF</td>
<td>2</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFE</td>
<td>103</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFSE</td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFP</td>
<td>2</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFC</td>
<td>302</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFCE</td>
<td>27</td>
</tr>
<tr>
<td class="label"><b>LUT </b></td>
<td>1285</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT2</td>
<td>166</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT3</td>
<td>490</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT4</td>
<td>629</td>
</tr>
<tr>
<td class="label"><b>ALU </b></td>
<td>91</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspALU</td>
<td>91</td>
</tr>
<tr>
<td class="label"><b>SSRAM </b></td>
<td>32</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspRAM16SDP4</td>
<td>32</td>
</tr>
<tr>
<td class="label"><b>INV </b></td>
<td>3</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspINV</td>
<td>3</td>
</tr>
<tr>
<td class="label"><b>BSRAM </b></td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbsppROM</td>
<td>1</td>
</tr>
</table>
<h2><a name="utilization">Resource Utilization Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
<td><b>Utilization</b></td>
</tr>
<tr>
<td class="label">Logic</td>
<td>1571(1288 LUT, 91 ALU, 32 RAM16) / 8640</td>
<td>19%</td>
</tr>
<tr>
<td class="label">Register</td>
<td>437 / 6693</td>
<td>7%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as Latch</td>
<td>0 / 6693</td>
<td>0%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as FF</td>
<td>437 / 6693</td>
<td>7%</td>
</tr>
<tr>
<td class="label">BSRAM</td>
<td>1 / 26</td>
<td>4%</td>
</tr>
</table>
<h1><a name="timing">Timing</a></h1>
<h2><a name="clock">Clock Summary:</a></h2>
<table class="summary_table">
<tr>
<th>Clock Name</th>
<th>Type</th>
<th>Period</th>
<th>Frequency(MHz)</th>
<th>Rise</th>
<th>Fall</th>
<th>Source</th>
<th>Master</th>
<th>Object</th>
</tr>
<tr>
<td>clk</td>
<td>Base</td>
<td>20.000</td>
<td>50.0</td>
<td>0.000</td>
<td>10.000</td>
<td> </td>
<td> </td>
<td>clk_ibuf/I </td>
</tr>
</table>
<h2><a name="performance">Max Frequency Summary:</a></h2>
<table class="summary_table">
<tr>
<th>No.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>50.0(MHz)</td>
<td>50.4(MHz)</td>
<td>14</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="detail timing">Detail Timing Paths Information</a></h2>
<h3>Path&nbsp1</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.152</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.793</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.945</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_inst/idex_rs1_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_inst/exmem_alu_out_31_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>470</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.345</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu_inst/idex_rs1_0_s0/CLK</td>
</tr>
<tr>
<td>1.803</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>cpu_inst/idex_rs1_0_s0/Q</td>
</tr>
<tr>
<td>2.283</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_inst/n1384_s0/I1</td>
</tr>
<tr>
<td>3.328</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_inst/n1384_s0/COUT</td>
</tr>
<tr>
<td>3.328</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_inst/n1385_s0/CIN</td>
</tr>
<tr>
<td>3.385</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_inst/n1385_s0/COUT</td>
</tr>
<tr>
<td>3.385</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_inst/n1386_s0/CIN</td>
</tr>
<tr>
<td>3.442</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_inst/n1386_s0/COUT</td>
</tr>
<tr>
<td>3.442</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_inst/n1387_s0/CIN</td>
</tr>
<tr>
<td>3.499</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_inst/n1387_s0/COUT</td>
</tr>
<tr>
<td>3.499</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_inst/n1388_s0/CIN</td>
</tr>
<tr>
<td>3.556</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>cpu_inst/n1388_s0/COUT</td>
</tr>
<tr>
<td>4.036</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_inst/alu_input_a_31_s4/I0</td>
</tr>
<tr>
<td>5.068</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>cpu_inst/alu_input_a_31_s4/F</td>
</tr>
<tr>
<td>5.548</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_inst/alu_input_a_5_s2/I2</td>
</tr>
<tr>
<td>6.370</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_inst/alu_input_a_5_s2/F</td>
</tr>
<tr>
<td>6.850</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_inst/alu_input_a_5_s0/I1</td>
</tr>
<tr>
<td>7.949</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>cpu_inst/alu_input_a_5_s0/F</td>
</tr>
<tr>
<td>8.429</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_inst/alu_inst/n57_s6/I1</td>
</tr>
<tr>
<td>9.528</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>cpu_inst/alu_inst/n57_s6/F</td>
</tr>
<tr>
<td>10.008</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_inst/alu_inst/n57_s4/I1</td>
</tr>
<tr>
<td>11.107</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>cpu_inst/alu_inst/n57_s4/F</td>
</tr>
<tr>
<td>11.587</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_inst/n1678_s15/I1</td>
</tr>
<tr>
<td>12.686</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>cpu_inst/n1678_s15/F</td>
</tr>
<tr>
<td>13.166</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_inst/n1670_s10/I0</td>
</tr>
<tr>
<td>14.198</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>cpu_inst/n1670_s10/F</td>
</tr>
<tr>
<td>14.678</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_inst/n1654_s8/I1</td>
</tr>
<tr>
<td>15.777</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_inst/n1654_s8/F</td>
</tr>
<tr>
<td>16.257</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_inst/n1654_s6/I0</td>
</tr>
<tr>
<td>17.289</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_inst/n1654_s6/F</td>
</tr>
<tr>
<td>17.769</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_inst/n1654_s3/I0</td>
</tr>
<tr>
<td>18.801</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_inst/n1654_s3/F</td>
</tr>
<tr>
<td>19.281</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_inst/n1654_s2/I0</td>
</tr>
<tr>
<td>20.313</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_inst/n1654_s2/F</td>
</tr>
<tr>
<td>20.793</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_inst/exmem_alu_out_31_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>470</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.345</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu_inst/exmem_alu_out_31_s0/CLK</td>
</tr>
<tr>
<td>20.945</td>
<td>-0.400</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>cpu_inst/exmem_alu_out_31_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.982, 73.009%; route: 0.363, 26.991%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 12.750, 65.558%; route: 6.240, 32.085%; tC2Q: 0.458, 2.357%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.982, 73.009%; route: 0.363, 26.991%</td></tr>
</table>
<br/>
<h3>Path&nbsp2</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.295</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.650</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.945</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_inst/idex_rs1_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_inst/exmem_alu_out_25_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>470</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.345</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu_inst/idex_rs1_0_s0/CLK</td>
</tr>
<tr>
<td>1.803</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>cpu_inst/idex_rs1_0_s0/Q</td>
</tr>
<tr>
<td>2.283</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_inst/n1384_s0/I1</td>
</tr>
<tr>
<td>3.328</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_inst/n1384_s0/COUT</td>
</tr>
<tr>
<td>3.328</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_inst/n1385_s0/CIN</td>
</tr>
<tr>
<td>3.385</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_inst/n1385_s0/COUT</td>
</tr>
<tr>
<td>3.385</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_inst/n1386_s0/CIN</td>
</tr>
<tr>
<td>3.442</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_inst/n1386_s0/COUT</td>
</tr>
<tr>
<td>3.442</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_inst/n1387_s0/CIN</td>
</tr>
<tr>
<td>3.499</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_inst/n1387_s0/COUT</td>
</tr>
<tr>
<td>3.499</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_inst/n1388_s0/CIN</td>
</tr>
<tr>
<td>3.556</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>cpu_inst/n1388_s0/COUT</td>
</tr>
<tr>
<td>4.036</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_inst/alu_input_a_31_s4/I0</td>
</tr>
<tr>
<td>5.068</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>cpu_inst/alu_input_a_31_s4/F</td>
</tr>
<tr>
<td>5.548</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_inst/alu_input_a_3_s2/I2</td>
</tr>
<tr>
<td>6.370</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_inst/alu_input_a_3_s2/F</td>
</tr>
<tr>
<td>6.850</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_inst/alu_input_a_3_s0/I1</td>
</tr>
<tr>
<td>7.949</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>cpu_inst/alu_input_a_3_s0/F</td>
</tr>
<tr>
<td>8.429</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_inst/alu_inst/n59_s6/I1</td>
</tr>
<tr>
<td>9.528</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>cpu_inst/alu_inst/n59_s6/F</td>
</tr>
<tr>
<td>10.008</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_inst/alu_inst/n59_s4/I1</td>
</tr>
<tr>
<td>11.107</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>cpu_inst/alu_inst/n59_s4/F</td>
</tr>
<tr>
<td>11.587</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_inst/n1676_s13/I1</td>
</tr>
<tr>
<td>12.686</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_inst/n1676_s13/F</td>
</tr>
<tr>
<td>13.166</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_inst/n1676_s6/I1</td>
</tr>
<tr>
<td>14.265</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>cpu_inst/n1676_s6/F</td>
</tr>
<tr>
<td>14.745</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_inst/n1660_s10/I1</td>
</tr>
<tr>
<td>15.844</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_inst/n1660_s10/F</td>
</tr>
<tr>
<td>16.324</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_inst/n1660_s8/I0</td>
</tr>
<tr>
<td>17.356</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_inst/n1660_s8/F</td>
</tr>
<tr>
<td>17.836</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_inst/n1660_s5/I0</td>
</tr>
<tr>
<td>18.868</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_inst/n1660_s5/F</td>
</tr>
<tr>
<td>19.348</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_inst/n1660_s2/I2</td>
</tr>
<tr>
<td>20.170</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_inst/n1660_s2/F</td>
</tr>
<tr>
<td>20.650</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_inst/exmem_alu_out_25_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>470</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.345</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu_inst/exmem_alu_out_25_s0/CLK</td>
</tr>
<tr>
<td>20.945</td>
<td>-0.400</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>cpu_inst/exmem_alu_out_25_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.982, 73.009%; route: 0.363, 26.991%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 12.607, 65.303%; route: 6.240, 32.323%; tC2Q: 0.458, 2.374%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.982, 73.009%; route: 0.363, 26.991%</td></tr>
</table>
<br/>
<h3>Path&nbsp3</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.295</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.650</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.945</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_inst/idex_rs1_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_inst/exmem_alu_out_27_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>470</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.345</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu_inst/idex_rs1_0_s0/CLK</td>
</tr>
<tr>
<td>1.803</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>cpu_inst/idex_rs1_0_s0/Q</td>
</tr>
<tr>
<td>2.283</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_inst/n1384_s0/I1</td>
</tr>
<tr>
<td>3.328</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_inst/n1384_s0/COUT</td>
</tr>
<tr>
<td>3.328</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_inst/n1385_s0/CIN</td>
</tr>
<tr>
<td>3.385</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_inst/n1385_s0/COUT</td>
</tr>
<tr>
<td>3.385</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_inst/n1386_s0/CIN</td>
</tr>
<tr>
<td>3.442</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_inst/n1386_s0/COUT</td>
</tr>
<tr>
<td>3.442</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_inst/n1387_s0/CIN</td>
</tr>
<tr>
<td>3.499</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_inst/n1387_s0/COUT</td>
</tr>
<tr>
<td>3.499</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_inst/n1388_s0/CIN</td>
</tr>
<tr>
<td>3.556</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>cpu_inst/n1388_s0/COUT</td>
</tr>
<tr>
<td>4.036</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_inst/alu_input_a_31_s4/I0</td>
</tr>
<tr>
<td>5.068</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>cpu_inst/alu_input_a_31_s4/F</td>
</tr>
<tr>
<td>5.548</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_inst/alu_input_a_5_s2/I2</td>
</tr>
<tr>
<td>6.370</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_inst/alu_input_a_5_s2/F</td>
</tr>
<tr>
<td>6.850</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_inst/alu_input_a_5_s0/I1</td>
</tr>
<tr>
<td>7.949</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>cpu_inst/alu_input_a_5_s0/F</td>
</tr>
<tr>
<td>8.429</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_inst/alu_inst/n57_s6/I1</td>
</tr>
<tr>
<td>9.528</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>cpu_inst/alu_inst/n57_s6/F</td>
</tr>
<tr>
<td>10.008</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_inst/alu_inst/n57_s4/I1</td>
</tr>
<tr>
<td>11.107</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>cpu_inst/alu_inst/n57_s4/F</td>
</tr>
<tr>
<td>11.587</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_inst/n1674_s10/I1</td>
</tr>
<tr>
<td>12.686</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_inst/n1674_s10/F</td>
</tr>
<tr>
<td>13.166</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_inst/n1674_s6/I1</td>
</tr>
<tr>
<td>14.265</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>cpu_inst/n1674_s6/F</td>
</tr>
<tr>
<td>14.745</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_inst/n1658_s10/I1</td>
</tr>
<tr>
<td>15.844</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_inst/n1658_s10/F</td>
</tr>
<tr>
<td>16.324</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_inst/n1658_s8/I0</td>
</tr>
<tr>
<td>17.356</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_inst/n1658_s8/F</td>
</tr>
<tr>
<td>17.836</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_inst/n1658_s5/I0</td>
</tr>
<tr>
<td>18.868</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_inst/n1658_s5/F</td>
</tr>
<tr>
<td>19.348</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_inst/n1658_s2/I2</td>
</tr>
<tr>
<td>20.170</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_inst/n1658_s2/F</td>
</tr>
<tr>
<td>20.650</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_inst/exmem_alu_out_27_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>470</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.345</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu_inst/exmem_alu_out_27_s0/CLK</td>
</tr>
<tr>
<td>20.945</td>
<td>-0.400</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>cpu_inst/exmem_alu_out_27_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.982, 73.009%; route: 0.363, 26.991%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 12.607, 65.303%; route: 6.240, 32.323%; tC2Q: 0.458, 2.374%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.982, 73.009%; route: 0.363, 26.991%</td></tr>
</table>
<br/>
<h3>Path&nbsp4</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.362</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.583</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.945</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_inst/idex_rs1_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_inst/exmem_alu_out_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>470</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.345</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu_inst/idex_rs1_0_s0/CLK</td>
</tr>
<tr>
<td>1.803</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>cpu_inst/idex_rs1_0_s0/Q</td>
</tr>
<tr>
<td>2.283</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_inst/n1384_s0/I1</td>
</tr>
<tr>
<td>3.328</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_inst/n1384_s0/COUT</td>
</tr>
<tr>
<td>3.328</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_inst/n1385_s0/CIN</td>
</tr>
<tr>
<td>3.385</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_inst/n1385_s0/COUT</td>
</tr>
<tr>
<td>3.385</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_inst/n1386_s0/CIN</td>
</tr>
<tr>
<td>3.442</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_inst/n1386_s0/COUT</td>
</tr>
<tr>
<td>3.442</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_inst/n1387_s0/CIN</td>
</tr>
<tr>
<td>3.499</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_inst/n1387_s0/COUT</td>
</tr>
<tr>
<td>3.499</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_inst/n1388_s0/CIN</td>
</tr>
<tr>
<td>3.556</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>cpu_inst/n1388_s0/COUT</td>
</tr>
<tr>
<td>4.036</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_inst/alu_input_a_31_s4/I0</td>
</tr>
<tr>
<td>5.068</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>cpu_inst/alu_input_a_31_s4/F</td>
</tr>
<tr>
<td>5.548</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_inst/alu_input_a_31_s2/I2</td>
</tr>
<tr>
<td>6.370</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_inst/alu_input_a_31_s2/F</td>
</tr>
<tr>
<td>6.850</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_inst/alu_input_a_31_s0/I1</td>
</tr>
<tr>
<td>7.949</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>25</td>
<td>cpu_inst/alu_input_a_31_s0/F</td>
</tr>
<tr>
<td>8.429</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_inst/alu_inst/n31_s3/I1</td>
</tr>
<tr>
<td>9.528</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>cpu_inst/alu_inst/n31_s3/F</td>
</tr>
<tr>
<td>10.008</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_inst/alu_inst/n61_s4/I1</td>
</tr>
<tr>
<td>11.107</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>cpu_inst/alu_inst/n61_s4/F</td>
</tr>
<tr>
<td>11.587</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_inst/n1677_s9/I0</td>
</tr>
<tr>
<td>12.619</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>cpu_inst/n1677_s9/F</td>
</tr>
<tr>
<td>13.099</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_inst/n1669_s8/I1</td>
</tr>
<tr>
<td>14.198</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>cpu_inst/n1669_s8/F</td>
</tr>
<tr>
<td>14.678</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_inst/n1685_s33/I1</td>
</tr>
<tr>
<td>15.777</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_inst/n1685_s33/F</td>
</tr>
<tr>
<td>16.257</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_inst/n1685_s15/I0</td>
</tr>
<tr>
<td>17.289</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>cpu_inst/n1685_s15/F</td>
</tr>
<tr>
<td>17.769</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_inst/n1685_s5/I0</td>
</tr>
<tr>
<td>18.801</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_inst/n1685_s5/F</td>
</tr>
<tr>
<td>19.281</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_inst/n1685_s2/I2</td>
</tr>
<tr>
<td>20.103</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_inst/n1685_s2/F</td>
</tr>
<tr>
<td>20.583</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_inst/exmem_alu_out_0_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>470</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.345</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu_inst/exmem_alu_out_0_s0/CLK</td>
</tr>
<tr>
<td>20.945</td>
<td>-0.400</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>cpu_inst/exmem_alu_out_0_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.982, 73.009%; route: 0.363, 26.991%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 12.540, 65.183%; route: 6.240, 32.435%; tC2Q: 0.458, 2.382%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.982, 73.009%; route: 0.363, 26.991%</td></tr>
</table>
<br/>
<h3>Path&nbsp5</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.491</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.454</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.945</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_inst/idex_rs1_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_inst/exmem_alu_out_21_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>470</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.345</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu_inst/idex_rs1_0_s0/CLK</td>
</tr>
<tr>
<td>1.803</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>cpu_inst/idex_rs1_0_s0/Q</td>
</tr>
<tr>
<td>2.283</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_inst/n1384_s0/I1</td>
</tr>
<tr>
<td>3.328</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_inst/n1384_s0/COUT</td>
</tr>
<tr>
<td>3.328</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_inst/n1385_s0/CIN</td>
</tr>
<tr>
<td>3.385</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_inst/n1385_s0/COUT</td>
</tr>
<tr>
<td>3.385</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_inst/n1386_s0/CIN</td>
</tr>
<tr>
<td>3.442</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_inst/n1386_s0/COUT</td>
</tr>
<tr>
<td>3.442</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_inst/n1387_s0/CIN</td>
</tr>
<tr>
<td>3.499</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_inst/n1387_s0/COUT</td>
</tr>
<tr>
<td>3.499</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_inst/n1388_s0/CIN</td>
</tr>
<tr>
<td>3.556</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>cpu_inst/n1388_s0/COUT</td>
</tr>
<tr>
<td>4.036</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_inst/alu_input_a_31_s4/I0</td>
</tr>
<tr>
<td>5.068</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>cpu_inst/alu_input_a_31_s4/F</td>
</tr>
<tr>
<td>5.548</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_inst/alu_input_a_7_s2/I2</td>
</tr>
<tr>
<td>6.370</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_inst/alu_input_a_7_s2/F</td>
</tr>
<tr>
<td>6.850</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_inst/alu_input_a_7_s0/I1</td>
</tr>
<tr>
<td>7.949</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>cpu_inst/alu_input_a_7_s0/F</td>
</tr>
<tr>
<td>8.429</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_inst/alu_inst/n55_s6/I1</td>
</tr>
<tr>
<td>9.528</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>cpu_inst/alu_inst/n55_s6/F</td>
</tr>
<tr>
<td>10.008</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_inst/alu_inst/n55_s4/I1</td>
</tr>
<tr>
<td>11.107</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>cpu_inst/alu_inst/n55_s4/F</td>
</tr>
<tr>
<td>11.587</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_inst/n1664_s10/I1</td>
</tr>
<tr>
<td>12.686</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_inst/n1664_s10/F</td>
</tr>
<tr>
<td>13.166</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_inst/n1664_s9/I3</td>
</tr>
<tr>
<td>13.792</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_inst/n1664_s9/F</td>
</tr>
<tr>
<td>14.272</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_inst/n1664_s8/I1</td>
</tr>
<tr>
<td>15.371</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_inst/n1664_s8/F</td>
</tr>
<tr>
<td>15.851</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_inst/n1664_s6/I0</td>
</tr>
<tr>
<td>16.883</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_inst/n1664_s6/F</td>
</tr>
<tr>
<td>17.363</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_inst/n1664_s4/I0</td>
</tr>
<tr>
<td>18.395</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_inst/n1664_s4/F</td>
</tr>
<tr>
<td>18.875</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_inst/n1664_s2/I1</td>
</tr>
<tr>
<td>19.974</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_inst/n1664_s2/F</td>
</tr>
<tr>
<td>20.454</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_inst/exmem_alu_out_21_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>470</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.345</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu_inst/exmem_alu_out_21_s0/CLK</td>
</tr>
<tr>
<td>20.945</td>
<td>-0.400</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>cpu_inst/exmem_alu_out_21_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.982, 73.009%; route: 0.363, 26.991%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 12.411, 64.948%; route: 6.240, 32.654%; tC2Q: 0.458, 2.398%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.982, 73.009%; route: 0.363, 26.991%</td></tr>
</table>
<br/>
</div><!-- content -->
</div><!-- main_wrapper -->
</body>
</html>
