;redcode
;assert 1
	SPL -9, @-72
	MOV -1, <-26
	MOV -1, <-26
	SPL 100, 200
	SPL 0, <-54
	SPL <384, #78
	MOV -9, <-20
	SPL 0, <-742
	SPL 0, <-742
	MOV -9, <-20
	DJN -1, @-20
	DJN -1, @-20
	SUB @0, @1
	SUB 12, @0
	SUB <10, -3
	MOV @121, 106
	SUB 12, @0
	JMZ 10, 0
	SUB 12, @0
	SUB @0, @2
	SUB @129, 104
	SUB 0, @5
	MOV -7, <26
	SUB @0, @2
	MOV @121, 106
	SPL -9, @-72
	CMP 12, @1
	ADD 210, 60
	MOV -1, <-26
	SUB 612, @0
	SLT 10, 20
	CMP 612, @0
	SUB 1, <-0
	JMP <121, 106
	SUB 12, @6
	SUB 0, @5
	JMP <121, 106
	SUB @0, @1
	JMP <121, 106
	SUB @0, @1
	SLT 10, 20
	SUB @0, @1
	SUB @0, @1
	JMP 10
	SUB @0, @1
	JMZ 10, 0
	JMP @12, #261
	SUB 121, 1
	SPL -9, @-12
	SPL <384, #78
	JMP @12, #261
	SPL <384, #78
