// Seed: 2366931114
module module_0 #(
    parameter id_22 = 32'd56,
    parameter id_23 = 32'd73
) (
    input wand id_0,
    input tri1 id_1,
    output wor id_2,
    input supply1 id_3,
    input tri0 id_4,
    input wire id_5,
    input wor id_6,
    input supply0 id_7,
    output tri0 id_8,
    input wire id_9,
    input wire id_10,
    output wire id_11,
    output wire id_12,
    input tri0 id_13,
    input uwire id_14,
    input wor id_15,
    output tri0 id_16,
    output supply0 id_17,
    output supply0 id_18,
    input supply1 id_19,
    output supply1 id_20
);
  defparam id_22.id_23 = id_22;
  wire id_24;
  always disable id_25;
  assign id_20 = 1'b0;
  wire id_26;
endmodule
module module_1 (
    output wire id_0,
    output wor id_1,
    input tri0 id_2,
    input wire id_3,
    input tri1 id_4,
    input supply0 id_5,
    input wand id_6,
    input supply1 id_7,
    input wand id_8,
    input wire id_9
    , id_25,
    output tri0 id_10,
    input tri1 id_11,
    input wor id_12,
    input tri0 id_13,
    output uwire id_14,
    input supply1 id_15,
    input tri id_16,
    input tri0 id_17,
    output uwire id_18,
    input wand id_19,
    input wand id_20,
    input tri id_21,
    input tri0 id_22,
    output wire id_23
);
  wire id_26;
  assign id_25 = id_17;
  assign id_1  = 1;
  assign id_14 = id_5;
  module_0(
      id_2,
      id_2,
      id_14,
      id_9,
      id_8,
      id_2,
      id_20,
      id_8,
      id_23,
      id_22,
      id_25,
      id_18,
      id_0,
      id_16,
      id_11,
      id_7,
      id_25,
      id_23,
      id_1,
      id_3,
      id_14
  );
  wire id_27;
endmodule
