{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1663773278569 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1663773278569 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 21 20:44:38 2022 " "Processing started: Wed Sep 21 20:44:38 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1663773278569 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663773278569 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Midsem_21D070072 -c Midsem_21D070072 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Midsem_21D070072 -c Midsem_21D070072" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663773278569 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1663773279080 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1663773279080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_add.vhdl 4 2 " "Found 4 design units, including 2 entities, in source file full_add.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 halfadder-trivial " "Found design unit 1: halfadder-trivial" {  } { { "Full_add.vhdl" "" { Text "D:/ACADEMICS/EE214/Quartus/Projects/Midsem/Just X-Y/Full_add.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663773289115 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 fulladder-trivial " "Found design unit 2: fulladder-trivial" {  } { { "Full_add.vhdl" "" { Text "D:/ACADEMICS/EE214/Quartus/Projects/Midsem/Just X-Y/Full_add.vhdl" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663773289115 ""} { "Info" "ISGN_ENTITY_NAME" "1 halfadder " "Found entity 1: halfadder" {  } { { "Full_add.vhdl" "" { Text "D:/ACADEMICS/EE214/Quartus/Projects/Midsem/Just X-Y/Full_add.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663773289115 ""} { "Info" "ISGN_ENTITY_NAME" "2 fulladder " "Found entity 2: fulladder" {  } { { "Full_add.vhdl" "" { Text "D:/ACADEMICS/EE214/Quartus/Projects/Midsem/Just X-Y/Full_add.vhdl" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663773289115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663773289115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_sub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file add_sub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Add_Sub-Struct " "Found design unit 1: Add_Sub-Struct" {  } { { "ADD_SUB.vhd" "" { Text "D:/ACADEMICS/EE214/Quartus/Projects/Midsem/Just X-Y/ADD_SUB.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663773289120 ""} { "Info" "ISGN_ENTITY_NAME" "1 Add_Sub " "Found entity 1: Add_Sub" {  } { { "ADD_SUB.vhd" "" { Text "D:/ACADEMICS/EE214/Quartus/Projects/Midsem/Just X-Y/ADD_SUB.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663773289120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663773289120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "znvlg.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file znvlg.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ZNVLG-Struct " "Found design unit 1: ZNVLG-Struct" {  } { { "ZNVLG.vhdl" "" { Text "D:/ACADEMICS/EE214/Quartus/Projects/Midsem/Just X-Y/ZNVLG.vhdl" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663773289120 ""} { "Info" "ISGN_ENTITY_NAME" "1 ZNVLG " "Found entity 1: ZNVLG" {  } { { "ZNVLG.vhdl" "" { Text "D:/ACADEMICS/EE214/Quartus/Projects/Midsem/Just X-Y/ZNVLG.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663773289120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663773289120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file testbench.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Testbench-Behave " "Found design unit 1: Testbench-Behave" {  } { { "Testbench.vhdl" "" { Text "D:/ACADEMICS/EE214/Quartus/Projects/Midsem/Just X-Y/Testbench.vhdl" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663773289120 ""} { "Info" "ISGN_ENTITY_NAME" "1 Testbench " "Found entity 1: Testbench" {  } { { "Testbench.vhdl" "" { Text "D:/ACADEMICS/EE214/Quartus/Projects/Midsem/Just X-Y/Testbench.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663773289120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663773289120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gates.vhdl 21 10 " "Found 21 design units, including 10 entities, in source file gates.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Gates " "Found design unit 1: Gates" {  } { { "Gates.vhdl" "" { Text "D:/ACADEMICS/EE214/Quartus/Projects/Midsem/Just X-Y/Gates.vhdl" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663773289125 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 INVERTER-Equations " "Found design unit 2: INVERTER-Equations" {  } { { "Gates.vhdl" "" { Text "D:/ACADEMICS/EE214/Quartus/Projects/Midsem/Just X-Y/Gates.vhdl" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663773289125 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 AND_2-Equations " "Found design unit 3: AND_2-Equations" {  } { { "Gates.vhdl" "" { Text "D:/ACADEMICS/EE214/Quartus/Projects/Midsem/Just X-Y/Gates.vhdl" 68 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663773289125 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 AND_4-Equations " "Found design unit 4: AND_4-Equations" {  } { { "Gates.vhdl" "" { Text "D:/ACADEMICS/EE214/Quartus/Projects/Midsem/Just X-Y/Gates.vhdl" 79 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663773289125 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 NAND_2-Equations " "Found design unit 5: NAND_2-Equations" {  } { { "Gates.vhdl" "" { Text "D:/ACADEMICS/EE214/Quartus/Projects/Midsem/Just X-Y/Gates.vhdl" 90 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663773289125 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 OR_2-Equations " "Found design unit 6: OR_2-Equations" {  } { { "Gates.vhdl" "" { Text "D:/ACADEMICS/EE214/Quartus/Projects/Midsem/Just X-Y/Gates.vhdl" 101 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663773289125 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 NOR_2-Equations " "Found design unit 7: NOR_2-Equations" {  } { { "Gates.vhdl" "" { Text "D:/ACADEMICS/EE214/Quartus/Projects/Midsem/Just X-Y/Gates.vhdl" 112 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663773289125 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 XOR_2-Equations " "Found design unit 8: XOR_2-Equations" {  } { { "Gates.vhdl" "" { Text "D:/ACADEMICS/EE214/Quartus/Projects/Midsem/Just X-Y/Gates.vhdl" 124 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663773289125 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 XNOR_2-Equations " "Found design unit 9: XNOR_2-Equations" {  } { { "Gates.vhdl" "" { Text "D:/ACADEMICS/EE214/Quartus/Projects/Midsem/Just X-Y/Gates.vhdl" 135 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663773289125 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "10 HALF_ADDER-Equations " "Found design unit 10: HALF_ADDER-Equations" {  } { { "Gates.vhdl" "" { Text "D:/ACADEMICS/EE214/Quartus/Projects/Midsem/Just X-Y/Gates.vhdl" 146 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663773289125 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "11 FULL_ADDER-Equations " "Found design unit 11: FULL_ADDER-Equations" {  } { { "Gates.vhdl" "" { Text "D:/ACADEMICS/EE214/Quartus/Projects/Midsem/Just X-Y/Gates.vhdl" 158 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663773289125 ""} { "Info" "ISGN_ENTITY_NAME" "1 INVERTER " "Found entity 1: INVERTER" {  } { { "Gates.vhdl" "" { Text "D:/ACADEMICS/EE214/Quartus/Projects/Midsem/Just X-Y/Gates.vhdl" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663773289125 ""} { "Info" "ISGN_ENTITY_NAME" "2 AND_2 " "Found entity 2: AND_2" {  } { { "Gates.vhdl" "" { Text "D:/ACADEMICS/EE214/Quartus/Projects/Midsem/Just X-Y/Gates.vhdl" 64 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663773289125 ""} { "Info" "ISGN_ENTITY_NAME" "3 AND_4 " "Found entity 3: AND_4" {  } { { "Gates.vhdl" "" { Text "D:/ACADEMICS/EE214/Quartus/Projects/Midsem/Just X-Y/Gates.vhdl" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663773289125 ""} { "Info" "ISGN_ENTITY_NAME" "4 NAND_2 " "Found entity 4: NAND_2" {  } { { "Gates.vhdl" "" { Text "D:/ACADEMICS/EE214/Quartus/Projects/Midsem/Just X-Y/Gates.vhdl" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663773289125 ""} { "Info" "ISGN_ENTITY_NAME" "5 OR_2 " "Found entity 5: OR_2" {  } { { "Gates.vhdl" "" { Text "D:/ACADEMICS/EE214/Quartus/Projects/Midsem/Just X-Y/Gates.vhdl" 97 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663773289125 ""} { "Info" "ISGN_ENTITY_NAME" "6 NOR_2 " "Found entity 6: NOR_2" {  } { { "Gates.vhdl" "" { Text "D:/ACADEMICS/EE214/Quartus/Projects/Midsem/Just X-Y/Gates.vhdl" 108 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663773289125 ""} { "Info" "ISGN_ENTITY_NAME" "7 XOR_2 " "Found entity 7: XOR_2" {  } { { "Gates.vhdl" "" { Text "D:/ACADEMICS/EE214/Quartus/Projects/Midsem/Just X-Y/Gates.vhdl" 120 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663773289125 ""} { "Info" "ISGN_ENTITY_NAME" "8 XNOR_2 " "Found entity 8: XNOR_2" {  } { { "Gates.vhdl" "" { Text "D:/ACADEMICS/EE214/Quartus/Projects/Midsem/Just X-Y/Gates.vhdl" 131 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663773289125 ""} { "Info" "ISGN_ENTITY_NAME" "9 HALF_ADDER " "Found entity 9: HALF_ADDER" {  } { { "Gates.vhdl" "" { Text "D:/ACADEMICS/EE214/Quartus/Projects/Midsem/Just X-Y/Gates.vhdl" 142 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663773289125 ""} { "Info" "ISGN_ENTITY_NAME" "10 FULL_ADDER " "Found entity 10: FULL_ADDER" {  } { { "Gates.vhdl" "" { Text "D:/ACADEMICS/EE214/Quartus/Projects/Midsem/Just X-Y/Gates.vhdl" 154 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663773289125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663773289125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dut.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file dut.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DUT-DutWrap " "Found design unit 1: DUT-DutWrap" {  } { { "DUT.vhdl" "" { Text "D:/ACADEMICS/EE214/Quartus/Projects/Midsem/Just X-Y/DUT.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663773289127 ""} { "Info" "ISGN_ENTITY_NAME" "1 DUT " "Found entity 1: DUT" {  } { { "DUT.vhdl" "" { Text "D:/ACADEMICS/EE214/Quartus/Projects/Midsem/Just X-Y/DUT.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663773289127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663773289127 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DUT " "Elaborating entity \"DUT\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1663773289150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ZNVLG ZNVLG:flag_instance " "Elaborating entity \"ZNVLG\" for hierarchy \"ZNVLG:flag_instance\"" {  } { { "DUT.vhdl" "flag_instance" { Text "D:/ACADEMICS/EE214/Quartus/Projects/Midsem/Just X-Y/DUT.vhdl" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663773289155 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "carry1 ZNVLG.vhdl(19) " "Verilog HDL or VHDL warning at ZNVLG.vhdl(19): object \"carry1\" assigned a value but never read" {  } { { "ZNVLG.vhdl" "" { Text "D:/ACADEMICS/EE214/Quartus/Projects/Midsem/Just X-Y/ZNVLG.vhdl" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1663773289155 "|DUT|ZNVLG:flag_instance"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "carry2 ZNVLG.vhdl(19) " "Verilog HDL or VHDL warning at ZNVLG.vhdl(19): object \"carry2\" assigned a value but never read" {  } { { "ZNVLG.vhdl" "" { Text "D:/ACADEMICS/EE214/Quartus/Projects/Midsem/Just X-Y/ZNVLG.vhdl" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1663773289155 "|DUT|ZNVLG:flag_instance"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "carry0 ZNVLG.vhdl(19) " "Verilog HDL or VHDL warning at ZNVLG.vhdl(19): object \"carry0\" assigned a value but never read" {  } { { "ZNVLG.vhdl" "" { Text "D:/ACADEMICS/EE214/Quartus/Projects/Midsem/Just X-Y/ZNVLG.vhdl" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1663773289155 "|DUT|ZNVLG:flag_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "INVERTER ZNVLG:flag_instance\|INVERTER:INV3 " "Elaborating entity \"INVERTER\" for hierarchy \"ZNVLG:flag_instance\|INVERTER:INV3\"" {  } { { "ZNVLG.vhdl" "INV3" { Text "D:/ACADEMICS/EE214/Quartus/Projects/Midsem/Just X-Y/ZNVLG.vhdl" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663773289155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Add_Sub ZNVLG:flag_instance\|Add_Sub:Adder0 " "Elaborating entity \"Add_Sub\" for hierarchy \"ZNVLG:flag_instance\|Add_Sub:Adder0\"" {  } { { "ZNVLG.vhdl" "Adder0" { Text "D:/ACADEMICS/EE214/Quartus/Projects/Midsem/Just X-Y/ZNVLG.vhdl" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663773289158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "XOR_2 ZNVLG:flag_instance\|Add_Sub:Adder0\|XOR_2:XOR0 " "Elaborating entity \"XOR_2\" for hierarchy \"ZNVLG:flag_instance\|Add_Sub:Adder0\|XOR_2:XOR0\"" {  } { { "ADD_SUB.vhd" "XOR0" { Text "D:/ACADEMICS/EE214/Quartus/Projects/Midsem/Just X-Y/ADD_SUB.vhd" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663773289160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "fulladder ZNVLG:flag_instance\|Add_Sub:Adder0\|fulladder:FA0 A:trivial " "Elaborating entity \"fulladder\" using architecture \"A:trivial\" for hierarchy \"ZNVLG:flag_instance\|Add_Sub:Adder0\|fulladder:FA0\"" {  } { { "ADD_SUB.vhd" "FA0" { Text "D:/ACADEMICS/EE214/Quartus/Projects/Midsem/Just X-Y/ADD_SUB.vhd" 34 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663773289161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "halfadder ZNVLG:flag_instance\|Add_Sub:Adder0\|fulladder:FA0\|halfadder:half1 A:trivial " "Elaborating entity \"halfadder\" using architecture \"A:trivial\" for hierarchy \"ZNVLG:flag_instance\|Add_Sub:Adder0\|fulladder:FA0\|halfadder:half1\"" {  } { { "Full_add.vhdl" "half1" { Text "D:/ACADEMICS/EE214/Quartus/Projects/Midsem/Just X-Y/Full_add.vhdl" 56 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663773289161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "AND_2 ZNVLG:flag_instance\|Add_Sub:Adder0\|fulladder:FA0\|halfadder:half1\|AND_2:and1 A:equations " "Elaborating entity \"AND_2\" using architecture \"A:equations\" for hierarchy \"ZNVLG:flag_instance\|Add_Sub:Adder0\|fulladder:FA0\|halfadder:half1\|AND_2:and1\"" {  } { { "Full_add.vhdl" "and1" { Text "D:/ACADEMICS/EE214/Quartus/Projects/Midsem/Just X-Y/Full_add.vhdl" 22 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663773289161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "XOR_2 ZNVLG:flag_instance\|Add_Sub:Adder0\|fulladder:FA0\|halfadder:half1\|XOR_2:xor1 A:equations " "Elaborating entity \"XOR_2\" using architecture \"A:equations\" for hierarchy \"ZNVLG:flag_instance\|Add_Sub:Adder0\|fulladder:FA0\|halfadder:half1\|XOR_2:xor1\"" {  } { { "Full_add.vhdl" "xor1" { Text "D:/ACADEMICS/EE214/Quartus/Projects/Midsem/Just X-Y/Full_add.vhdl" 25 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663773289161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "OR_2 ZNVLG:flag_instance\|Add_Sub:Adder0\|fulladder:FA0\|OR_2:or1 A:equations " "Elaborating entity \"OR_2\" using architecture \"A:equations\" for hierarchy \"ZNVLG:flag_instance\|Add_Sub:Adder0\|fulladder:FA0\|OR_2:or1\"" {  } { { "Full_add.vhdl" "or1" { Text "D:/ACADEMICS/EE214/Quartus/Projects/Midsem/Just X-Y/Full_add.vhdl" 62 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663773289166 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1663773289637 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1663773290048 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663773290048 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "23 " "Implemented 23 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1663773290094 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1663773290094 ""} { "Info" "ICUT_CUT_TM_LCELLS" "11 " "Implemented 11 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1663773290094 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1663773290094 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4781 " "Peak virtual memory: 4781 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1663773290106 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep 21 20:44:50 2022 " "Processing ended: Wed Sep 21 20:44:50 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1663773290106 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1663773290106 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1663773290106 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1663773290106 ""}
