{
  "processor": "Intel iAPX 432",
  "year": 1981,
  "specifications": {
    "data_width_bits": 32,
    "clock_mhz": 8.0,
    "transistors": 250000,
    "technology": "NMOS",
    "package": "Multi-chip"
  },
  "timing": {
    "cycles_per_instruction_range": [
      6,
      400
    ],
    "typical_cpi": 50.0
  },
  "validated_performance": {
    "ips_min": 100000,
    "ips_max": 300000,
    "mips_typical": 0.1
  },
  "notes": "Failed capability-based architecture",
  "model_accuracy": {
    "target_error_pct": 5,
    "confidence": "High"
  },
  "validation_date": "2026-01-29",
  "accuracy": {
    "ipc_error_percent": 3.5,
    "cpi_error_percent": 3.5,
    "validated_workloads": [
      "typical",
      "compute",
      "memory",
      "control",
      "mixed"
    ],
    "notes": "Model validates within 5% CPI error",
    "expected_cpi": 50.0,
    "expected_ipc": 0.02,
    "predicted_cpi": 48.25,
    "validation_passed": true,
    "fully_validated": true,
    "validation_date": "2026-01-29"
  },
  "instruction_timing_tests": [
    {
      "instruction": "ADD_INTEGER",
      "description": "Integer addition with capability check",
      "model_cycles": 25,
      "documented_cycles": "20-30",
      "source": "iAPX 432 Architecture Reference Manual",
      "pass": true
    },
    {
      "instruction": "SUBTRACT_INTEGER",
      "description": "Integer subtraction with capability check",
      "model_cycles": 25,
      "documented_cycles": "20-30",
      "source": "iAPX 432 Architecture Reference Manual",
      "pass": true
    },
    {
      "instruction": "MOVE_DATA",
      "description": "Data transfer within object",
      "model_cycles": 35,
      "documented_cycles": "30-40",
      "source": "iAPX 432 Architecture Reference Manual",
      "pass": true
    },
    {
      "instruction": "COPY_OBJECT",
      "description": "Copy object reference",
      "model_cycles": 35,
      "documented_cycles": "30-45",
      "source": "iAPX 432 Architecture Reference Manual",
      "pass": true
    },
    {
      "instruction": "LOAD_ACCESS_DESCRIPTOR",
      "description": "Load memory with capability check",
      "model_cycles": 60,
      "documented_cycles": "50-70",
      "source": "iAPX 432 Architecture Reference Manual",
      "pass": true
    },
    {
      "instruction": "STORE_THROUGH_CAPABILITY",
      "description": "Store memory with capability check",
      "model_cycles": 60,
      "documented_cycles": "55-75",
      "source": "iAPX 432 Architecture Reference Manual",
      "pass": true
    },
    {
      "instruction": "BRANCH",
      "description": "Conditional branch",
      "model_cycles": 50,
      "documented_cycles": "40-60",
      "source": "iAPX 432 Architecture Reference Manual",
      "pass": true
    },
    {
      "instruction": "CALL_PROCEDURE",
      "description": "Procedure call with context switch",
      "model_cycles": 50,
      "documented_cycles": "45-80",
      "source": "iAPX 432 Architecture Reference Manual",
      "pass": true
    },
    {
      "instruction": "CREATE_OBJECT",
      "description": "Object creation with capability setup",
      "model_cycles": 120,
      "documented_cycles": "100-150",
      "source": "iAPX 432 Architecture Reference Manual",
      "pass": true
    },
    {
      "instruction": "DELETE_OBJECT",
      "description": "Object deletion (may trigger GC)",
      "model_cycles": 120,
      "documented_cycles": "80-400+",
      "source": "iAPX 432 Architecture Reference Manual",
      "pass": true
    },
    {
      "instruction": "SEND_MESSAGE",
      "description": "Inter-process message (Ada tasking)",
      "model_cycles": 120,
      "documented_cycles": "100-200",
      "source": "iAPX 432 Architecture Reference Manual",
      "pass": true
    },
    {
      "instruction": "CHECK_RIGHTS",
      "description": "Capability rights verification",
      "model_cycles": 25,
      "documented_cycles": "15-35",
      "source": "iAPX 432 Architecture Reference Manual",
      "pass": true
    }
  ],
  "cross_validation": {
    "related_processors": [
      {
        "processor": "Intel 8086",
        "relationship": "contemporary comparison",
        "timing_comparison": {
          "alu": {
            "iAPX432": 25,
            "8086": 3,
            "ratio": 8.3
          },
          "data_transfer": {
            "iAPX432": 35,
            "8086": 4,
            "ratio": 8.75
          },
          "memory_access": {
            "iAPX432": 60,
            "8086": 10,
            "ratio": 6.0
          },
          "branch": {
            "iAPX432": 50,
            "8086": 16,
            "ratio": 3.1
          }
        },
        "notes": "iAPX 432 was 5-10x slower than 8086, explaining its commercial failure"
      },
      {
        "processor": "Motorola 68000",
        "relationship": "market competitor",
        "notes": "68000 was far simpler and faster, won the workstation market"
      },
      {
        "processor": "Intel 80286",
        "relationship": "Intel successor approach",
        "notes": "Intel abandoned capability-based approach for 80286's protected mode"
      }
    ],
    "architectural_consistency": {
      "cpi_ratio_vs_8086": "~10x slower",
      "expected_ratio": "Known to be 5-10x slower than 8086",
      "consistent": true
    },
    "validation_notes": "iAPX 432 high CPI reflects capability-checking overhead. Every memory access required capability validation. Object creation/deletion was extremely expensive due to hardware GC support."
  }
}