<dec f='llvm/llvm/lib/Target/AMDGPU/SIMachineScheduler.h' l='436' type='std::vector&lt;unsigned int&gt;'/>
<offset>35136</offset>
<doc f='llvm/llvm/lib/Target/AMDGPU/SIMachineScheduler.h' l='435'>// For moveLowLatencies. After all Scheduling variants are tested.</doc>
<use f='llvm/llvm/lib/Target/AMDGPU/SIMachineScheduler.cpp' l='1835' u='m' c='_ZN4llvm15SIScheduleDAGMI16moveLowLatenciesEv'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIMachineScheduler.cpp' l='1836' u='m' c='_ZN4llvm15SIScheduleDAGMI16moveLowLatenciesEv'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIMachineScheduler.cpp' l='1860' u='m' c='_ZN4llvm15SIScheduleDAGMI16moveLowLatenciesEv'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIMachineScheduler.cpp' l='1861' u='m' c='_ZN4llvm15SIScheduleDAGMI16moveLowLatenciesEv'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIMachineScheduler.cpp' l='1861' u='m' c='_ZN4llvm15SIScheduleDAGMI16moveLowLatenciesEv'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIMachineScheduler.cpp' l='1863' u='m' c='_ZN4llvm15SIScheduleDAGMI16moveLowLatenciesEv'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIMachineScheduler.cpp' l='1887' u='m' c='_ZN4llvm15SIScheduleDAGMI16moveLowLatenciesEv'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIMachineScheduler.cpp' l='1888' u='m' c='_ZN4llvm15SIScheduleDAGMI16moveLowLatenciesEv'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIMachineScheduler.cpp' l='1888' u='m' c='_ZN4llvm15SIScheduleDAGMI16moveLowLatenciesEv'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIMachineScheduler.cpp' l='1890' u='m' c='_ZN4llvm15SIScheduleDAGMI16moveLowLatenciesEv'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIMachineScheduler.cpp' l='2017' u='w' c='_ZN4llvm15SIScheduleDAGMI8scheduleEv'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIMachineScheduler.cpp' l='2021' u='m' c='_ZN4llvm15SIScheduleDAGMI8scheduleEv'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIMachineScheduler.cpp' l='2031' u='m' c='_ZN4llvm15SIScheduleDAGMI8scheduleEv'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIMachineScheduler.cpp' l='2032' u='m' c='_ZN4llvm15SIScheduleDAGMI8scheduleEv'/>
