## Pipelined RISC-V RV32IM Processor Development

### Repository Structure   
    *   `sim_1/`: 
        *   `imports/`:                    
            *   `t1c_riscv_cpu/`:          
                *   `rv32i_test.hex`:      Hex file containing RV32I opcodes.
    *   `sources_1/new/`:                  Modularized Verilog for the pipelined processor
    *   `README.md`:                       This file
