// Seed: 2911765619
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  inout wire id_11;
  output wire id_10;
  input wire id_9;
  output wand id_8;
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  bit id_12;
  always id_12 = -1;
  assign id_8 = 1;
endmodule
module module_1 #(
    parameter id_0 = 32'd77
) (
    input wor _id_0,
    output logic id_1,
    input wor id_2,
    input supply0 id_3
);
  always id_1 <= 1;
  localparam id_5 = 1;
  logic [7:0] id_6, id_7, id_8, id_9, id_10, id_11;
  initial id_9[1+:id_0] <= id_2.product - -1;
  logic id_12;
  ;
  uwire [1 : 1] id_13, id_14;
  wire id_15;
  wire [1 : -1] id_16;
  assign id_13 = -1;
  initial @(posedge id_15 or posedge id_12);
  module_0 modCall_1 (
      id_5,
      id_12,
      id_12,
      id_14,
      id_16,
      id_16,
      id_16,
      id_5,
      id_12,
      id_13,
      id_14
  );
  logic id_17;
  ;
endmodule
