//=====================================================================================================================
//All Rights Reserved.
//*** This file is auto generated by ISequenceSpec (http://www.agnisys.com) . Please do not edit this file. ***
//Created by        :
//Generated by      :  Saurabh
//Generated from    :  C:\Users\Anupam\Documents\GitHub\git_test\Allegro_test\test_import\test88.idsng
//IDesignSpec rev   :  idsbatch v4.16.26.2
//=====================================================================================================================


#define  REG_READ(ADDR) (*(volatile hwint32*) (ADDR))

#define  REG_WRITE(ADDR,WDATA) (*(volatile hwint32*) (ADDR))=WDATA

#define  FIELD_READ(ADDR,MASK,OFFSET)\
((REG_READ( ADDR) & MASK) >> OFFSET)

#define  FIELD_WRITE(ADDR,WDATA,MASK,OFFSET)\
(REG_WRITE( ADDR,(((WDATA) & MASK)|(REG_READ(ADDR) & ~MASK) )))
