-d C:\Github\ESP32Tang\ESP32Tang\Software\Verilog\GW1NR_9\impl\gwsynthesis\GW1NR_9.vg
-p GW1NR-9C-QFN88P-6
-pn GW1NR-LV9QN88PC6/I5
-cst C:\Github\ESP32Tang\ESP32Tang\Software\Verilog\GW1NR_9\src\GW1NR_9.cst
-cfg C:\Github\ESP32Tang\ESP32Tang\Software\Verilog\GW1NR_9\impl\pnr\device.cfg
-bit
-tr
-ph
-timing
-cst_error
-convert_sdp32_36_to_sdp16_18
-place_option 0
-route_option 0
-clock_route_order 0
-correct_hold 1
-route_maxfan 23
-global_freq 50.000
