
<html><head><title>Creating a Testbench</title>
<meta name="Approver" content="Technical Publications" />
<meta name="Author" content="shubh" />
<meta name="CreateDate" content="2023-03-01" />
<meta name="CreateTime" content="1677668967" />
<meta name="DataType" content="Manuals" />
<meta name="Description" content="Describes the Virtuoso AMS Designer simulator and Xcelium Simulator with mixed-signal option that supports the Verilog-AMS,  VHDL-AMS, and SystemVerilog-AMS language standards." />
<meta name="DocTitle" content="Spectre AMS Designer and Xcelium Simulator Mixed-Signal User Guide" />
<meta name="DocType" content="User Guide" />
<meta name="FileTitle" content="Creating a Testbench" />
<meta name="Keywords" content="" />
<meta name="topic_type" content="task" />
<meta name="reference_type" content="" />
<meta name="prod_feature" content="Analog Mixed-Signal,Spectre AMS Designer," />
<meta name="prod_subfeature" content="AMS Designer,AMS Designer," />
<meta name="new_topic" content="No" />
<meta name="spotlight_topic" content="" />
<meta name="FileType" content="Chapter" />
<meta name="Keyword" content="ams_dms_simug" />
<meta name="Language" content="English" />
<meta name="ModifiedDate" content="2023-03-01" />
<meta name="ModifiedTime" content="1677668967" />
<meta name="NextFile" content="Run_Script_for_xrun.html" />
<meta name="Group" content="Mixed-Signal Simulation" />
<meta name="Platform" content="Functional Verification," />
<meta name="PrevFile" content="AMS_Designer_Simulator_for_Design_Verification.html" />
<meta name="c_product" content="Xcelium," />
<meta name="Product" content="Xcelium," />
<meta name="ProductFamily" content="Xcelium," />
<meta name="ProductVersion" content="22.09" />
<meta name="RightsManagement" content="Copyright 2023 Cadence Design Systems Inc." />
<meta name="Title" content="Spectre AMS Designer and Xcelium Simulator Mixed-Signal User Guide -- Creating a Testbench" />
<meta name="Version" content="22.09" />
<meta name="Renderer" content="WIKI" />
<meta name="SpaceKey" content="amssimug2209" />
<meta name="confluence-version" content="7.4.1" />
<meta name="ecms-plugin-version" content="04.10.026" />

        
        <link href="styles/site.css" rel="stylesheet" type="text/css" />
        <meta content="text/html; charset=UTF-8" http-equiv="Content-Type" />
    

    
<script>
  document.addEventListener("DOMContentLoaded", function(event) {
    document.querySelectorAll("img").forEach((img, index) => {
   img.addEventListener("click", (e) => { 
    document.querySelector("#cad_image_modal").classList.add("opac");
      document.querySelector("#cad_image_modal_center").innerHTML = `<img style="position:absolute;top:0;bottom:0;left:0;right:0; margin: auto;max-height: 96%;max-width: 96%;" src="${e.target.src}">`;});});});
</script>

<style>
 img{cursor:pointer;
 }
 #cad_image_modal{
 position:fixed;left:0;top:0;width:100%;background:#00000099;overflow:hidden;height:0;opacity:0;transition: height 0ms 1s, opacity 1s 0ms;
 }
 #cad_image_modal.opac{height: 100%;opacity: 1;transition: height 0ms 0ms, opacity 1s 0ms;
 }
 #cad_image_modal span{
  position:fixed;right:10px;top:10px;cursor:pointer;color:#fff;
 }
 </style>

</head><body style="background-color: #FFFFFF;"><!-- Begin Buttons --><header xmlns:html="http://www.w3.org/1999/xhtml"><div class="docHeadr">Product Documentation<img src="images/Cadence-Logo.jpg" /></div>
<nav class="blueHead"><ul><li><a class="content" href="ams_dms_simugTOC.html">Contents</a></li><li><a class="prev" href="AMS_Designer_Simulator_for_Design_Verification.html" title="AMS_Designer_Simulator_for_Design_Verification">AMS_Designer_Simulator_for_Des ...</a></li><li style="float: right;"><a class="viewPrint" href="ams_dms_simug.pdf">View/Print PDF</a></li><li style="float: right;margin-right: 25px;"><a class="nextd" href="Run_Script_for_xrun.html" title="Run_Script_for_xrun">Run_Script_for_xrun</a></li></ul></nav></header><!-- End Buttons --><div xmlns:html="http://www.w3.org/1999/xhtml" style="font-size:14px;line-height:1.42857142857;margin:20px 0 0 0;font-weight:bold;"><center>Spectre AMS Designer and Xcelium Simulator Mixed-Signal User Guide<br />Product Version 22.09, September 2022</center></div>
<div xmlns:html="http://www.w3.org/1999/xhtml" style="margin-left:5%;">
<p></p>

<p></p>
<div id="main-header">
                    
                    
                                                <h1 style="margin: 4px 0 4px;"><span>Creating a Testbench</span></h1>

                    
                </div>
<div class="wiki-content group" id="main-content">
                    
<p><span class="confluence-anchor-link" id="CreatingaTestbench-testbenchcreation"></span>The major tasks for creating a testbench are as follows:</p>
<ol><li>
<p>Create a top level for your design by connecting and instantiating the digital and analog components.<br />In the following excerpt, wires<code><span>&#160;</span>vcoclk</code>,<span>&#160;</span><code>clock_2</code>,<span>&#160;</span><code>clock_1</code>,<span>&#160;</span><code>clock_0</code>,<span>&#160;</span><code>net036</code>, and<span>&#160;</span><code>p0</code><span>&#160;</span>connect to the digital instances (<code>counter</code><span>&#160;</span>and<span>&#160;</span><code>divider</code>) and the analog instance (<code>pll_top)</code>:</p>
<div class="table-wrap"><table class="wrapped confluenceTable" style="text-align: left;"><colgroup><col /></colgroup><tbody style="text-align: left;"><tr style="text-align: left;"><td class="confluenceTd" style="text-align: left;"><p style="text-align: left;"><code class="java comments" style="text-align: left;">// Testbench`</code><br /><code class="java plain" style="text-align: left;">timescale 1ps/1ps</code><br /><code class="java plain" style="text-align: left;">module testbench ();</code><br />&#160;<br /><code class="java plain" style="text-align: left;">...</code><br /><code class="java plain" style="text-align: left;">wire vcoclk, clock_2, clock_1, clock_0, net036, p0;</code><br />&#160;<br /><code class="java plain" style="text-align: left;">...</code><br /><code class="java plain" style="text-align: left;">counter counter (reset, vcoclk, clock_2, clock_1, clock_0);</code><br /><code class="java plain" style="text-align: left;">divider divider (vcoclk, net036, p0, reset);</code><br /><code class="java plain" style="text-align: left;">pll_top pll_top (refclk, reset, vcoclk, clock_2, clock_1, clock_0, net036, p0, clk_p0_1x, clk_p0_4x);</code><br />&#160;<br /><code class="java plain" style="text-align: left;">endmodule</code></p>
</td>
</tr>
</tbody></table></div>

<p>In a testbench file, you do not have to declare the<code>&#160;electrical&#160;</code>discipline for any wires even when you use them to connect to the ports of analog instances. You therefore do not need to include the<code>&#160;disciplines.vams&#160;</code>file.</p>
</li><li>
<p>Create the stimuli to the device under test (<a href="Glossary.html#Glossary-1033769">DUT</a>).<br />In the following excerpt, we add reset and<span>&#160;</span><code>refclk</code>:</p>
<div class="table-wrap"><table class="wrapped confluenceTable" style="text-align: left;"><colgroup><col /></colgroup><tbody style="text-align: left;"><tr style="text-align: left;"><td class="confluenceTd" style="text-align: left;"><p style="text-align: left;"><code class="java comments" style="text-align: left;">// Testbench`</code><br /><code class="java plain" style="text-align: left;">timescale 1ps/1ps</code><br />&#160;<br />&#160;<br /><code class="java plain" style="text-align: left;">module testbench ();</code><br /><code class="java plain" style="text-align: left;">reg reset;reg refclk;</code><br /><code class="java plain" style="text-align: left;">...</code><br /><code class="java plain" style="text-align: left;">wire vcoclk, clock_2, clock_1, clock_0, net036, p0;</code><br />&#160;<br /><code class="java plain" style="text-align: left;">initial begin</code><br /><code class="java spaces" style="text-align: left;">&#160;&#160;&#160;&#160;</code><code class="java plain" style="text-align: left;">reset=</code><code class="java value" style="text-align: left;">1</code><code class="java plain" style="text-align: left;">;</code><br /><code class="java spaces" style="text-align: left;">&#160;&#160;&#160;&#160;</code><code class="java plain" style="text-align: left;">#</code><code class="java value" style="text-align: left;">200</code><span>&#160;</span><code class="java plain" style="text-align: left;">reset=</code><code class="java value" style="text-align: left;">0</code><code class="java plain" style="text-align: left;">;</code><br /><code class="java plain" style="text-align: left;">end</code><br />&#160;<br /><code class="java plain" style="text-align: left;">initial begin</code><br /><code class="java spaces" style="text-align: left;">&#160;&#160;&#160;&#160;</code><code class="java plain" style="text-align: left;">refclk=</code><code class="java value" style="text-align: left;">0</code><code class="java plain" style="text-align: left;">;</code><br /><code class="java spaces" style="text-align: left;">&#160;&#160;&#160;&#160;</code><code class="java plain" style="text-align: left;">#</code><code class="java value" style="text-align: left;">200</code><span>&#160;</span><code class="java plain" style="text-align: left;">refclk=</code><code class="java value" style="text-align: left;">1</code><code class="java plain" style="text-align: left;">;</code><br /><code class="java plain" style="text-align: left;">end</code><br /><code class="java plain" style="text-align: left;">always #</code><code class="java value" style="text-align: left;">2500</code><span>&#160;</span><code class="java plain" style="text-align: left;">refclk=~refclk;</code><br /><code class="java plain" style="text-align: left;">...&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;</code><br /><code class="java plain" style="text-align: left;">counter counter (reset, vcoclk, clock_2, clock_1, clock_0);</code><br /><code class="java plain" style="text-align: left;">divider divider (vcoclk, net036, p0, reset);</code><br /><code class="java plain" style="text-align: left;">pll_top pll_top (refclk, reset, vcoclk, clock_2, clock_1, clock_0, net036, p0, clk_p0_1x, clk_p0_4x);</code><br />&#160;<br /><code class="java plain" style="text-align: left;">endmodule</code></p>
</td>
</tr>
</tbody></table></div>
</li><li>(Optional) Monitor or self-check the output.<br />You can monitor the output by adding<code><span>&#160;</span>$monitor<span>&#160;</span></code>to your module definition:<code><br />initial begin<br />&#160;&#160;&#160;&#160;$monitor (y);<br />end</code></li></ol><h5 id="CreatingaTestbench-RelatedTopic">Related Topic</h5><ul><li><a href="Design_Configuration_Using_Mixed_Languages.html">Design Configuration Using Mixed Languages </a></li></ul>
                    </div>
<br /><br /></div>
<footer xmlns:html="http://www.w3.org/1999/xhtml"><nav class="navigation"><b><em><a href="AMS_Designer_Simulator_for_Design_Verification.html" id="prev" title="AMS_Designer_Simulator_for_Design_Verification">AMS_Designer_Simulator_for_Des ...</a></em></b><b><em><a href="Run_Script_for_xrun.html" id="nex" title="Run_Script_for_xrun">Run_Script_for_xrun</a></em></b></nav><div>
          For further assistance, contact <a href="https://support.cadence.com">Cadence Online Support</a>. Copyright &#169; 2023, <a href="https://www.cadence.com">Cadence Design Systems, Inc.</a> All rights reserved.
        </div>
</footer><br xmlns:html="http://www.w3.org/1999/xhtml" />
<div id="cad_image_modal" style="background-color: rgba(0, 0, 0, 0.6);"><center id="cad_image_modal_center">&#160;&#10240;</center><span style="margin-right:50px;margin-top:100px;font-weight:bold;font-size:20px;background:#e5e5e5;border:1px solid #e5e5e5;border-radius:25px;height:30px;width:20px;padding-left:6px;padding-top:2px;color: black;" onclick="document.querySelector('#cad_image_modal').classList.remove('opac');">X</span></div>

</body></html>