Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate F:\undergraduate_thesis\undergraduate-fzpeng2020\wishbone_cyc10\sdram.qsys --block-symbol-file --output-directory=F:\undergraduate_thesis\undergraduate-fzpeng2020\wishbone_cyc10\sdram --family="Cyclone 10 LP" --part=10CL016YU256C8G
Progress: Loading wishbone_cyc10/sdram.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 18.0]
Progress: Parameterizing module clk_0
Progress: Adding new_sdram_controller_0 [altera_avalon_new_sdram_controller 18.0]
Progress: Parameterizing module new_sdram_controller_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: sdram.new_sdram_controller_0: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate F:\undergraduate_thesis\undergraduate-fzpeng2020\wishbone_cyc10\sdram.qsys --synthesis=VERILOG --output-directory=F:\undergraduate_thesis\undergraduate-fzpeng2020\wishbone_cyc10\sdram\synthesis --family="Cyclone 10 LP" --part=10CL016YU256C8G
Progress: Loading wishbone_cyc10/sdram.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 18.0]
Progress: Parameterizing module clk_0
Progress: Adding new_sdram_controller_0 [altera_avalon_new_sdram_controller 18.0]
Progress: Parameterizing module new_sdram_controller_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: sdram.new_sdram_controller_0: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: sdram: Generating sdram "sdram" for QUARTUS_SYNTH
Info: new_sdram_controller_0: Starting RTL generation for module 'sdram_new_sdram_controller_0'
Info: new_sdram_controller_0:   Generation command is [exec F:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I F:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I F:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I F:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I F:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I F:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I F:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- F:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=sdram_new_sdram_controller_0 --dir=C:/Users/FANZHI~1/AppData/Local/Temp/alt8269_8108935899739828262.dir/0002_new_sdram_controller_0_gen/ --quartus_dir=F:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/FANZHI~1/AppData/Local/Temp/alt8269_8108935899739828262.dir/0002_new_sdram_controller_0_gen//sdram_new_sdram_controller_0_component_configuration.pl  --do_build_sim=0  ]
Info: new_sdram_controller_0: Done RTL generation for module 'sdram_new_sdram_controller_0'
Info: new_sdram_controller_0: "sdram" instantiated altera_avalon_new_sdram_controller "new_sdram_controller_0"
Info: rst_controller: "sdram" instantiated altera_reset_controller "rst_controller"
Info: sdram: Done "sdram" with 3 modules, 5 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
