## ==============================================================
## File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
## Version: 2017.1
## Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
## 
## ==============================================================


****** Vivado v2017.1 (64-bit)
  **** SW Build 1846317 on Fri Apr 14 18:54:47 MDT 2017
  **** IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source run_vivado.tcl -notrace
[Mon Apr 26 16:20:43 2021] Launched synth_1...
Run output will be captured here: /home/lfvelez/Documentos/ISPR/HLS/lab1/matrixmul.prj/solution1/impl/vhdl/project.runs/synth_1/runme.log
[Mon Apr 26 16:20:43 2021] Waiting for synth_1 to finish...

*** Running vivado
    with args -log matrixmul.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source matrixmul.tcl


****** Vivado v2017.1 (64-bit)
  **** SW Build 1846317 on Fri Apr 14 18:54:47 MDT 2017
  **** IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source matrixmul.tcl -notrace
Command: synth_design -top matrixmul -part xc7z010clg400-1 -no_iobuf -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010-clg400'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010-clg400'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 26471 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1126.480 ; gain = 47.992 ; free physical = 239 ; free virtual = 5229
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'matrixmul' [/home/lfvelez/Documentos/ISPR/HLS/lab1/matrixmul.prj/solution1/impl/vhdl/matrixmul.vhd:33]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/lfvelez/Documentos/ISPR/HLS/lab1/matrixmul.prj/solution1/impl/vhdl/matrixmul.vhd:59]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/lfvelez/Documentos/ISPR/HLS/lab1/matrixmul.prj/solution1/impl/vhdl/matrixmul.vhd:62]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/lfvelez/Documentos/ISPR/HLS/lab1/matrixmul.prj/solution1/impl/vhdl/matrixmul.vhd:66]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/lfvelez/Documentos/ISPR/HLS/lab1/matrixmul.prj/solution1/impl/vhdl/matrixmul.vhd:73]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/lfvelez/Documentos/ISPR/HLS/lab1/matrixmul.prj/solution1/impl/vhdl/matrixmul.vhd:81]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/lfvelez/Documentos/ISPR/HLS/lab1/matrixmul.prj/solution1/impl/vhdl/matrixmul.vhd:85]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/lfvelez/Documentos/ISPR/HLS/lab1/matrixmul.prj/solution1/impl/vhdl/matrixmul.vhd:89]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'matrixmul_mac_mulbkb' declared at '/home/lfvelez/Documentos/ISPR/HLS/lab1/matrixmul.prj/solution1/impl/vhdl/matrixmul_mac_mulbkb.vhd:45' bound to instance 'matrixmul_mac_mulbkb_U1' of component 'matrixmul_mac_mulbkb' [/home/lfvelez/Documentos/ISPR/HLS/lab1/matrixmul.prj/solution1/impl/vhdl/matrixmul.vhd:128]
INFO: [Synth 8-638] synthesizing module 'matrixmul_mac_mulbkb' [/home/lfvelez/Documentos/ISPR/HLS/lab1/matrixmul.prj/solution1/impl/vhdl/matrixmul_mac_mulbkb.vhd:60]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'matrixmul_mac_mulbkb_DSP48_0' declared at '/home/lfvelez/Documentos/ISPR/HLS/lab1/matrixmul.prj/solution1/impl/vhdl/matrixmul_mac_mulbkb.vhd:12' bound to instance 'matrixmul_mac_mulbkb_DSP48_0_U' of component 'matrixmul_mac_mulbkb_DSP48_0' [/home/lfvelez/Documentos/ISPR/HLS/lab1/matrixmul.prj/solution1/impl/vhdl/matrixmul_mac_mulbkb.vhd:72]
INFO: [Synth 8-638] synthesizing module 'matrixmul_mac_mulbkb_DSP48_0' [/home/lfvelez/Documentos/ISPR/HLS/lab1/matrixmul.prj/solution1/impl/vhdl/matrixmul_mac_mulbkb.vhd:24]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-256] done synthesizing module 'matrixmul_mac_mulbkb_DSP48_0' (1#1) [/home/lfvelez/Documentos/ISPR/HLS/lab1/matrixmul.prj/solution1/impl/vhdl/matrixmul_mac_mulbkb.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'matrixmul_mac_mulbkb' (2#1) [/home/lfvelez/Documentos/ISPR/HLS/lab1/matrixmul.prj/solution1/impl/vhdl/matrixmul_mac_mulbkb.vhd:60]
WARNING: [Synth 8-6014] Unused sequential element ap_ready_reg was removed.  [/home/lfvelez/Documentos/ISPR/HLS/lab1/matrixmul.prj/solution1/impl/vhdl/matrixmul.vhd:329]
WARNING: [Synth 8-6014] Unused sequential element b_ce0_reg was removed.  [/home/lfvelez/Documentos/ISPR/HLS/lab1/matrixmul.prj/solution1/impl/vhdl/matrixmul.vhd:340]
WARNING: [Synth 8-6014] Unused sequential element res_ce0_reg was removed.  [/home/lfvelez/Documentos/ISPR/HLS/lab1/matrixmul.prj/solution1/impl/vhdl/matrixmul.vhd:359]
WARNING: [Synth 8-6014] Unused sequential element res_we0_reg was removed.  [/home/lfvelez/Documentos/ISPR/HLS/lab1/matrixmul.prj/solution1/impl/vhdl/matrixmul.vhd:370]
INFO: [Synth 8-256] done synthesizing module 'matrixmul' (3#1) [/home/lfvelez/Documentos/ISPR/HLS/lab1/matrixmul.prj/solution1/impl/vhdl/matrixmul.vhd:33]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1167.980 ; gain = 89.492 ; free physical = 246 ; free virtual = 5240
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1167.980 ; gain = 89.492 ; free physical = 247 ; free virtual = 5241
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/lfvelez/Documentos/ISPR/HLS/lab1/matrixmul.prj/solution1/impl/vhdl/matrixmul.xdc]
Finished Parsing XDC File [/home/lfvelez/Documentos/ISPR/HLS/lab1/matrixmul.prj/solution1/impl/vhdl/matrixmul.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1524.914 ; gain = 0.000 ; free physical = 118 ; free virtual = 4988
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1524.914 ; gain = 446.426 ; free physical = 195 ; free virtual = 5066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1524.914 ; gain = 446.426 ; free physical = 195 ; free virtual = 5066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1524.914 ; gain = 446.426 ; free physical = 197 ; free virtual = 5067
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "exitcond2_fu_121_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond1_fu_155_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond_fu_181_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1524.914 ; gain = 446.426 ; free physical = 189 ; free virtual = 5059
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   4 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 6     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module matrixmul 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   4 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 6     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP p, operation Mode is: C+A*B.
DSP Report: operator p is absorbed into DSP p.
DSP Report: operator m is absorbed into DSP p.
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_s_reg_257_reg' and it is trimmed from '5' to '4' bits. [/home/lfvelez/Documentos/ISPR/HLS/lab1/matrixmul.prj/solution1/impl/vhdl/matrixmul.vhd:247]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1524.914 ; gain = 446.426 ; free physical = 178 ; free virtual = 5051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+-----------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                  | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|matrixmul_mac_mulbkb_DSP48_0 | C+A*B       | 8      | 8      | 16     | -      | 16     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
+-----------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 1524.914 ; gain = 446.426 ; free physical = 120 ; free virtual = 4881
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1524.914 ; gain = 446.426 ; free physical = 156 ; free virtual = 4918
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1524.914 ; gain = 446.426 ; free physical = 152 ; free virtual = 4914
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 1524.914 ; gain = 446.426 ; free physical = 152 ; free virtual = 4914
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 1524.914 ; gain = 446.426 ; free physical = 152 ; free virtual = 4914
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 1524.914 ; gain = 446.426 ; free physical = 152 ; free virtual = 4914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 1524.914 ; gain = 446.426 ; free physical = 152 ; free virtual = 4914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 1524.914 ; gain = 446.426 ; free physical = 152 ; free virtual = 4914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 1524.914 ; gain = 446.426 ; free physical = 152 ; free virtual = 4914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |DSP48E1_1 |     1|
|2     |LUT2      |     7|
|3     |LUT3      |    10|
|4     |LUT4      |    10|
|5     |LUT5      |     6|
|6     |LUT6      |     7|
|7     |FDRE      |    27|
|8     |FDSE      |     1|
+------+----------+------+

Report Instance Areas: 
+------+-----------------------------------+-----------------------------+------+
|      |Instance                           |Module                       |Cells |
+------+-----------------------------------+-----------------------------+------+
|1     |top                                |                             |    69|
|2     |  matrixmul_mac_mulbkb_U1          |matrixmul_mac_mulbkb         |     3|
|3     |    matrixmul_mac_mulbkb_DSP48_0_U |matrixmul_mac_mulbkb_DSP48_0 |     3|
+------+-----------------------------------+-----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 1524.914 ; gain = 446.426 ; free physical = 152 ; free virtual = 4914
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:28 ; elapsed = 00:00:28 . Memory (MB): peak = 1524.914 ; gain = 89.492 ; free physical = 222 ; free virtual = 4983
Synthesis Optimization Complete : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 1524.914 ; gain = 446.426 ; free physical = 222 ; free virtual = 4983
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

29 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 1546.945 ; gain = 481.047 ; free physical = 188 ; free virtual = 4955
INFO: [Common 17-1381] The checkpoint '/home/lfvelez/Documentos/ISPR/HLS/lab1/matrixmul.prj/solution1/impl/vhdl/project.runs/synth_1/matrixmul.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.14 . Memory (MB): peak = 1570.957 ; gain = 0.000 ; free physical = 190 ; free virtual = 4957
INFO: [Common 17-206] Exiting Vivado at Mon Apr 26 16:21:36 2021...
[Mon Apr 26 16:21:40 2021] synth_1 finished
wait_on_run: Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:57 . Memory (MB): peak = 1086.879 ; gain = 0.000 ; free physical = 694 ; free virtual = 5458
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z010clg400-1
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.1
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/lfvelez/Documentos/ISPR/HLS/lab1/matrixmul.prj/solution1/impl/vhdl/matrixmul.xdc]
INFO: [Vivado 12-4761] HD.CLK_SRC property is set on port ap_clk. The net connecting to the port drives either clock PIN or hierarchical black box. Use the create_clock constraint to create a clock on this port prior to setting HD.CLK_SRC.  [/home/lfvelez/Documentos/ISPR/HLS/lab1/matrixmul.prj/solution1/impl/vhdl/matrixmul.xdc:2]
Finished Parsing XDC File [/home/lfvelez/Documentos/ISPR/HLS/lab1/matrixmul.prj/solution1/impl/vhdl/matrixmul.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1366.379 ; gain = 279.500 ; free physical = 413 ; free virtual = 5183
report_utilization: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.13 . Memory (MB): peak = 1367.379 ; gain = 1.000 ; free physical = 410 ; free virtual = 5180
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
report_timing: Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1823.902 ; gain = 456.523 ; free physical = 150 ; free virtual = 4802
[Mon Apr 26 16:22:01 2021] Launched impl_1...
Run output will be captured here: /home/lfvelez/Documentos/ISPR/HLS/lab1/matrixmul.prj/solution1/impl/vhdl/project.runs/impl_1/runme.log
[Mon Apr 26 16:22:01 2021] Waiting for impl_1 to finish...

*** Running vivado
    with args -log matrixmul.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source matrixmul.tcl -notrace


****** Vivado v2017.1 (64-bit)
  **** SW Build 1846317 on Fri Apr 14 18:54:47 MDT 2017
  **** IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source matrixmul.tcl -notrace
Command: open_checkpoint /home/lfvelez/Documentos/ISPR/HLS/lab1/matrixmul.prj/solution1/impl/vhdl/project.runs/impl_1/matrixmul.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1065.879 ; gain = 0.000 ; free physical = 147 ; free virtual = 4697
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.1
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/lfvelez/Documentos/ISPR/HLS/lab1/matrixmul.prj/solution1/impl/vhdl/project.runs/impl_1/.Xil/Vivado-26645-lfvelez-Latitude-7290/dcp3/matrixmul.xdc]
INFO: [Vivado 12-4761] HD.CLK_SRC property is set on port ap_clk. The net connecting to the port drives either clock PIN or hierarchical black box. Use the create_clock constraint to create a clock on this port prior to setting HD.CLK_SRC.  [/home/lfvelez/Documentos/ISPR/HLS/lab1/matrixmul.prj/solution1/impl/vhdl/matrixmul.xdc:2]
Finished Parsing XDC File [/home/lfvelez/Documentos/ISPR/HLS/lab1/matrixmul.prj/solution1/impl/vhdl/project.runs/impl_1/.Xil/Vivado-26645-lfvelez-Latitude-7290/dcp3/matrixmul.xdc]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2017.1 (64-bit) build 1846317
open_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1310.355 ; gain = 244.477 ; free physical = 132 ; free virtual = 4475
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010-clg400'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010-clg400'
Running DRC as a precondition to command opt_design

Starting DRC Task
Command: report_drc (run_mandatory_drcs) for: opt_checks
INFO: [DRC 23-27] Running DRC with 8 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.52 . Memory (MB): peak = 1406.387 ; gain = 96.031 ; free physical = 125 ; free virtual = 4468
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 87476e1a

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1768.879 ; gain = 0.000 ; free physical = 134 ; free virtual = 4073
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 87476e1a

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1768.879 ; gain = 0.000 ; free physical = 134 ; free virtual = 4073
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 87476e1a

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1768.879 ; gain = 0.000 ; free physical = 134 ; free virtual = 4073
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 87476e1a

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1768.879 ; gain = 0.000 ; free physical = 134 ; free virtual = 4073
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 87476e1a

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1768.879 ; gain = 0.000 ; free physical = 134 ; free virtual = 4073
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1768.879 ; gain = 0.000 ; free physical = 134 ; free virtual = 4073
Ending Logic Optimization Task | Checksum: 87476e1a

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1768.879 ; gain = 0.000 ; free physical = 134 ; free virtual = 4073

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 87476e1a

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1768.879 ; gain = 0.000 ; free physical = 134 ; free virtual = 4073
22 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 1768.879 ; gain = 458.523 ; free physical = 134 ; free virtual = 4073
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Common 17-1381] The checkpoint '/home/lfvelez/Documentos/ISPR/HLS/lab1/matrixmul.prj/solution1/impl/vhdl/project.runs/impl_1/matrixmul_opt.dcp' has been generated.
Command: report_drc -file matrixmul_drc_opted.rpt
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/lfvelez/Documentos/ISPR/HLS/lab1/matrixmul.prj/solution1/impl/vhdl/project.runs/impl_1/matrixmul_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010-clg400'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010-clg400'
Command: report_drc (run_mandatory_drcs) for: incr_eco_checks
INFO: [DRC 23-27] Running DRC with 8 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
Command: report_drc (run_mandatory_drcs) for: placer_checks
INFO: [DRC 23-27] Running DRC with 8 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1873.910 ; gain = 0.000 ; free physical = 149 ; free virtual = 4041
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 73279d3e

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1873.910 ; gain = 0.000 ; free physical = 149 ; free virtual = 4041
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1873.910 ; gain = 0.000 ; free physical = 149 ; free virtual = 4041

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: a9b8e2f7

Time (s): cpu = 00:00:00.58 ; elapsed = 00:00:00.38 . Memory (MB): peak = 1897.922 ; gain = 24.012 ; free physical = 149 ; free virtual = 4041

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 123122b7c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.46 . Memory (MB): peak = 1929.938 ; gain = 56.027 ; free physical = 147 ; free virtual = 4041

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 123122b7c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.46 . Memory (MB): peak = 1929.938 ; gain = 56.027 ; free physical = 147 ; free virtual = 4041
Phase 1 Placer Initialization | Checksum: 123122b7c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.46 . Memory (MB): peak = 1929.938 ; gain = 56.027 ; free physical = 146 ; free virtual = 4041

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 156c01443

Time (s): cpu = 00:00:13 ; elapsed = 00:00:02 . Memory (MB): peak = 1985.965 ; gain = 112.055 ; free physical = 142 ; free virtual = 4036

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 156c01443

Time (s): cpu = 00:00:13 ; elapsed = 00:00:02 . Memory (MB): peak = 1985.965 ; gain = 112.055 ; free physical = 142 ; free virtual = 4036

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 155e366a9

Time (s): cpu = 00:00:13 ; elapsed = 00:00:02 . Memory (MB): peak = 1985.965 ; gain = 112.055 ; free physical = 141 ; free virtual = 4036

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1b45385b3

Time (s): cpu = 00:00:13 ; elapsed = 00:00:02 . Memory (MB): peak = 1985.965 ; gain = 112.055 ; free physical = 141 ; free virtual = 4036

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1b45385b3

Time (s): cpu = 00:00:13 ; elapsed = 00:00:02 . Memory (MB): peak = 1985.965 ; gain = 112.055 ; free physical = 141 ; free virtual = 4036

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 1762213c0

Time (s): cpu = 00:00:13 ; elapsed = 00:00:02 . Memory (MB): peak = 1985.965 ; gain = 112.055 ; free physical = 141 ; free virtual = 4036

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 1aeab2053

Time (s): cpu = 00:00:14 ; elapsed = 00:00:02 . Memory (MB): peak = 1985.965 ; gain = 112.055 ; free physical = 138 ; free virtual = 4033

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 20b690a08

Time (s): cpu = 00:00:14 ; elapsed = 00:00:02 . Memory (MB): peak = 1985.965 ; gain = 112.055 ; free physical = 138 ; free virtual = 4033

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 20b690a08

Time (s): cpu = 00:00:14 ; elapsed = 00:00:02 . Memory (MB): peak = 1985.965 ; gain = 112.055 ; free physical = 138 ; free virtual = 4033
Phase 3 Detail Placement | Checksum: 20b690a08

Time (s): cpu = 00:00:14 ; elapsed = 00:00:02 . Memory (MB): peak = 1985.965 ; gain = 112.055 ; free physical = 138 ; free virtual = 4033

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 2c0dbfb37

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Place 46-41] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 2c0dbfb37

Time (s): cpu = 00:00:15 ; elapsed = 00:00:03 . Memory (MB): peak = 1985.965 ; gain = 112.055 ; free physical = 139 ; free virtual = 4035
INFO: [Place 30-746] Post Placement Timing Summary WNS=4.960. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 297832f3c

Time (s): cpu = 00:00:15 ; elapsed = 00:00:03 . Memory (MB): peak = 1985.965 ; gain = 112.055 ; free physical = 140 ; free virtual = 4036
Phase 4.1 Post Commit Optimization | Checksum: 297832f3c

Time (s): cpu = 00:00:15 ; elapsed = 00:00:03 . Memory (MB): peak = 1985.965 ; gain = 112.055 ; free physical = 140 ; free virtual = 4036

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 297832f3c

Time (s): cpu = 00:00:15 ; elapsed = 00:00:03 . Memory (MB): peak = 1985.965 ; gain = 112.055 ; free physical = 140 ; free virtual = 4036

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 297832f3c

Time (s): cpu = 00:00:15 ; elapsed = 00:00:03 . Memory (MB): peak = 1985.965 ; gain = 112.055 ; free physical = 140 ; free virtual = 4036

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 252d96d00

Time (s): cpu = 00:00:15 ; elapsed = 00:00:03 . Memory (MB): peak = 1985.965 ; gain = 112.055 ; free physical = 140 ; free virtual = 4036
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 252d96d00

Time (s): cpu = 00:00:15 ; elapsed = 00:00:03 . Memory (MB): peak = 1985.965 ; gain = 112.055 ; free physical = 140 ; free virtual = 4036
Ending Placer Task | Checksum: 1b595196d

Time (s): cpu = 00:00:15 ; elapsed = 00:00:03 . Memory (MB): peak = 1985.965 ; gain = 112.055 ; free physical = 141 ; free virtual = 4037
39 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1985.965 ; gain = 0.000 ; free physical = 142 ; free virtual = 4039
INFO: [Common 17-1381] The checkpoint '/home/lfvelez/Documentos/ISPR/HLS/lab1/matrixmul.prj/solution1/impl/vhdl/project.runs/impl_1/matrixmul_placed.dcp' has been generated.
report_io: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.22 . Memory (MB): peak = 1985.965 ; gain = 0.000 ; free physical = 133 ; free virtual = 4029
report_utilization: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.15 . Memory (MB): peak = 1985.965 ; gain = 0.000 ; free physical = 139 ; free virtual = 4035
report_control_sets: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.14 . Memory (MB): peak = 1985.965 ; gain = 0.000 ; free physical = 139 ; free virtual = 4035
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010-clg400'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010-clg400'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.500 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
43 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1985.965 ; gain = 0.000 ; free physical = 139 ; free virtual = 4037
INFO: [Common 17-1381] The checkpoint '/home/lfvelez/Documentos/ISPR/HLS/lab1/matrixmul.prj/solution1/impl/vhdl/project.runs/impl_1/matrixmul_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010-clg400'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010-clg400'
Running DRC as a precondition to command route_design
Command: report_drc (run_mandatory_drcs) for: router_checks
INFO: [DRC 23-27] Running DRC with 8 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: fbec2b66 ConstDB: 0 ShapeSum: b9a8ee07 RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-198] Port "b_q0[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_q0[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_q0[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_q0[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_q0[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_q0[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_q0[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_q0[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_q0[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_q0[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_q0[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_q0[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_q0[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_q0[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_q0[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_q0[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_q0[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_q0[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_q0[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_q0[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_q0[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_q0[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_q0[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_q0[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_q0[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_q0[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_q0[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_q0[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_q0[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_q0[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_q0[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_q0[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ap_start" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ap_start". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ap_rst" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ap_rst". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
Phase 1 Build RT Design | Checksum: 15a679246

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 1985.965 ; gain = 0.000 ; free physical = 159 ; free virtual = 3953

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 15a679246

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 1985.965 ; gain = 0.000 ; free physical = 159 ; free virtual = 3954

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 15a679246

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 1985.965 ; gain = 0.000 ; free physical = 130 ; free virtual = 3924

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 15a679246

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 1985.965 ; gain = 0.000 ; free physical = 130 ; free virtual = 3924
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 15d86bc01

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 1985.965 ; gain = 0.000 ; free physical = 129 ; free virtual = 3923
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.883  | TNS=0.000  | WHS=-0.143 | THS=-1.309 |

Phase 2 Router Initialization | Checksum: 1b8f49611

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 1985.965 ; gain = 0.000 ; free physical = 128 ; free virtual = 3923

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1e1c4b477

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 1985.965 ; gain = 0.000 ; free physical = 128 ; free virtual = 3923

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.135  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 20887720b

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 1985.965 ; gain = 0.000 ; free physical = 128 ; free virtual = 3923
Phase 4 Rip-up And Reroute | Checksum: 20887720b

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 1985.965 ; gain = 0.000 ; free physical = 128 ; free virtual = 3923

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1ac8a00e6

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 1985.965 ; gain = 0.000 ; free physical = 128 ; free virtual = 3923
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.284  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 1ac8a00e6

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 1985.965 ; gain = 0.000 ; free physical = 128 ; free virtual = 3923

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1ac8a00e6

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 1985.965 ; gain = 0.000 ; free physical = 128 ; free virtual = 3923
Phase 5 Delay and Skew Optimization | Checksum: 1ac8a00e6

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 1985.965 ; gain = 0.000 ; free physical = 128 ; free virtual = 3923

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1a46fd54f

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 1985.965 ; gain = 0.000 ; free physical = 128 ; free virtual = 3923
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.284  | TNS=0.000  | WHS=0.091  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 20d186c3c

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 1985.965 ; gain = 0.000 ; free physical = 128 ; free virtual = 3923
Phase 6 Post Hold Fix | Checksum: 20d186c3c

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 1985.965 ; gain = 0.000 ; free physical = 128 ; free virtual = 3923

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0102759 %
  Global Horizontal Routing Utilization  = 0.0238971 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 2071d0ae5

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 1985.965 ; gain = 0.000 ; free physical = 128 ; free virtual = 3923

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 2071d0ae5

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 1985.965 ; gain = 0.000 ; free physical = 127 ; free virtual = 3922

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 240e59dcc

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 1985.965 ; gain = 0.000 ; free physical = 127 ; free virtual = 3922

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=4.284  | TNS=0.000  | WHS=0.091  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 240e59dcc

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 1985.965 ; gain = 0.000 ; free physical = 127 ; free virtual = 3922
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 1985.965 ; gain = 0.000 ; free physical = 156 ; free virtual = 3951

Routing Is Done.
56 Infos, 18 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:14 . Memory (MB): peak = 1985.965 ; gain = 0.000 ; free physical = 156 ; free virtual = 3951
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1985.965 ; gain = 0.000 ; free physical = 156 ; free virtual = 3952
INFO: [Common 17-1381] The checkpoint '/home/lfvelez/Documentos/ISPR/HLS/lab1/matrixmul.prj/solution1/impl/vhdl/project.runs/impl_1/matrixmul_routed.dcp' has been generated.
Command: report_drc -file matrixmul_drc_routed.rpt -pb matrixmul_drc_routed.pb -rpx matrixmul_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/lfvelez/Documentos/ISPR/HLS/lab1/matrixmul.prj/solution1/impl/vhdl/project.runs/impl_1/matrixmul_drc_routed.rpt.
report_drc completed successfully
Command: report_methodology -file matrixmul_methodology_drc_routed.rpt -rpx matrixmul_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/lfvelez/Documentos/ISPR/HLS/lab1/matrixmul.prj/solution1/impl/vhdl/project.runs/impl_1/matrixmul_methodology_drc_routed.rpt.
report_methodology completed successfully
Command: report_power -file matrixmul_power_routed.rpt -pb matrixmul_power_summary_routed.pb -rpx matrixmul_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
63 Infos, 18 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Mon Apr 26 16:23:00 2021...
[Mon Apr 26 16:23:03 2021] impl_1 finished
wait_on_run: Time (s): cpu = 00:00:00.25 ; elapsed = 00:01:02 . Memory (MB): peak = 1851.914 ; gain = 4.000 ; free physical = 1055 ; free virtual = 4810
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/lfvelez/Documentos/ISPR/HLS/lab1/matrixmul.prj/solution1/impl/vhdl/.Xil/Vivado-26400-lfvelez-Latitude-7290/dcp4/matrixmul.xdc]
INFO: [Vivado 12-4761] HD.CLK_SRC property is set on port ap_clk. The net connecting to the port drives either clock PIN or hierarchical black box. Use the create_clock constraint to create a clock on this port prior to setting HD.CLK_SRC.  [/home/lfvelez/Documentos/ISPR/HLS/lab1/matrixmul.prj/solution1/impl/vhdl/matrixmul.xdc:2]
Finished Parsing XDC File [/home/lfvelez/Documentos/ISPR/HLS/lab1/matrixmul.prj/solution1/impl/vhdl/.Xil/Vivado-26400-lfvelez-Latitude-7290/dcp4/matrixmul.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1936.938 ; gain = 0.000 ; free physical = 958 ; free virtual = 4714
Restored from archive | CPU: 0.020000 secs | Memory: 0.094124 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1936.938 ; gain = 0.000 ; free physical = 958 ; free virtual = 4714
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
report_utilization: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2059.984 ; gain = 57.027 ; free physical = 951 ; free virtual = 4707


Implementation tool: Xilinx Vivado v.2017.1
Project:             matrixmul.prj
Solution:            solution1
Device target:       xc7z010clg400-1
Report date:         Mon Apr 26 16:23:06 CEST 2021

#=== Post-Implementation Resource usage ===
SLICE:           11
LUT:             34
FF:              28
DSP:              1
BRAM:             0
SRL:              0
#=== Final timing ===
CP required:    8.000
CP achieved post-synthesis:    3.019
CP achieved post-implementation:    3.716
Timing met
INFO: [Common 17-206] Exiting Vivado at Mon Apr 26 16:23:06 2021...
