#
# Constraints generated by Synplify Pro maprc, Build 1355R
# Product Version "G-2012.09-SP1 "
#

# Period Constraints

#Begin clock constraints

# 1000 : define_clock {p:HCLK} -name {MasterSlave_TRI|HCLK} -ref_rise {0.0} -ref_fall {31.819400} -uncertainty {0.000000} -period {63.638800} -clockgroup {Autoconstr_clkgroup_0} -rise {0.0} -fall {31.819400}

NET "HCLK" TNM_NET = "HCLK"; 
TIMESPEC "TS_HCLK" = PERIOD "HCLK" 63.639 ns HIGH 50.00%; 
#End clock constraints



# I/O Registers Packing Constraints
INST "TriBusControlLogic/reg_HGRANT_rep44_i" IOB=TRUE;
INST "TriBusControlLogic/reg_HGRANT_rep43_i" IOB=TRUE;
INST "TriBusControlLogic/reg_HGRANT_rep42_i" IOB=TRUE;
INST "TriBusControlLogic/SlaveDataPhaseSel_rep1_i" IOB=TRUE;
INST "TriBusControlLogic/SlaveDataPhaseSel_rep0_i" IOB=TRUE;
INST "TriBusControlLogic/reg_HGRANT_rep41_i" IOB=TRUE;
INST "TriBusControlLogic/reg_HGRANT_rep40_i" IOB=TRUE;
INST "TriBusControlLogic/reg_HGRANT_rep39_i" IOB=TRUE;
INST "TriBusControlLogic/reg_HGRANT_rep38_i" IOB=TRUE;
INST "TriBusControlLogic/reg_HGRANT_rep37_i" IOB=TRUE;
INST "TriBusControlLogic/reg_HGRANT_rep36_i" IOB=TRUE;
INST "TriBusControlLogic/reg_HGRANT_rep35_i" IOB=TRUE;
INST "TriBusControlLogic/reg_HGRANT_rep34_i" IOB=TRUE;
INST "TriBusControlLogic/reg_HGRANT_rep33_i" IOB=TRUE;
INST "TriBusControlLogic/reg_HGRANT_rep32_i" IOB=TRUE;
INST "TriBusControlLogic/reg_HGRANT_rep31_i" IOB=TRUE;
INST "TriBusControlLogic/reg_HGRANT_rep30_i" IOB=TRUE;
INST "TriBusControlLogic/reg_HGRANT_rep29_i" IOB=TRUE;
INST "TriBusControlLogic/reg_HGRANT_rep28_i" IOB=TRUE;
INST "TriBusControlLogic/reg_HGRANT_rep27_i" IOB=TRUE;
INST "TriBusControlLogic/reg_HGRANT_rep26_i" IOB=TRUE;
INST "TriBusControlLogic/reg_HGRANT_rep25_i" IOB=TRUE;
INST "TriBusControlLogic/reg_HGRANT_rep24_i" IOB=TRUE;
INST "TriBusControlLogic/reg_HGRANT_rep23_i" IOB=TRUE;
INST "TriBusControlLogic/reg_HGRANT_rep22_i" IOB=TRUE;
INST "TriBusControlLogic/reg_HGRANT_rep21_i" IOB=TRUE;
INST "TriBusControlLogic/reg_HGRANT_rep20_i" IOB=TRUE;
INST "TriBusControlLogic/reg_HGRANT_rep19_i" IOB=TRUE;
INST "TriBusControlLogic/reg_HGRANT_rep18_i" IOB=TRUE;
INST "TriBusControlLogic/reg_HGRANT_rep17_i" IOB=TRUE;
INST "TriBusControlLogic/reg_HGRANT_rep16_i" IOB=TRUE;
INST "TriBusControlLogic/reg_HGRANT_rep15_i" IOB=TRUE;
INST "TriBusControlLogic/reg_HGRANT_rep14_i" IOB=TRUE;
INST "TriBusControlLogic/reg_HGRANT_rep13_i" IOB=TRUE;
INST "TriBusControlLogic/reg_HGRANT_rep12_i" IOB=TRUE;
INST "TriBusControlLogic/reg_HGRANT_rep11_i" IOB=TRUE;
INST "TriBusControlLogic/reg_HGRANT_rep10_i" IOB=TRUE;
INST "TriBusControlLogic/reg_HGRANT_rep9_i" IOB=TRUE;
INST "TriBusControlLogic/reg_HGRANT_rep8_i" IOB=TRUE;
INST "TriBusControlLogic/reg_HGRANT_rep7_i" IOB=TRUE;
INST "TriBusControlLogic/reg_HGRANT_rep6_i" IOB=TRUE;
INST "TriBusControlLogic/reg_HGRANT_rep5_i" IOB=TRUE;
INST "TriBusControlLogic/reg_HGRANT_rep4_i" IOB=TRUE;
INST "TriBusControlLogic/reg_HGRANT_rep3_i" IOB=TRUE;
INST "TriBusControlLogic/reg_HGRANT_rep2_i" IOB=TRUE;
INST "TriBusControlLogic/reg_HGRANT_rep1_i" IOB=TRUE;
INST "TriBusControlLogic/reg_HGRANT_rep0_i" IOB=TRUE;
INST "TriBusControlLogic/reg_HGRANT" IOB=FALSE;
INST "TriBusControlLogic/SlaveDataPhaseSel" IOB=FALSE;

# I/O Registers Packing Constraints
INST "uMasterSlave/S_HwriteReg" IOB=TRUE;
INST "uMasterSlave/S_HselReg" IOB=FALSE;
INST "uMasterSlave/S_HtransReg[1]" IOB=TRUE;
INST "uMasterSlave/S_HaddrReg[*]" IOB=FALSE; # uMasterSlave/S_HaddrReg[0:15]

# End of generated constraints
