<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p118" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_118{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_118{left:107px;bottom:68px;letter-spacing:0.09px;}
#t3_118{left:69px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_118{left:85px;bottom:998px;letter-spacing:-0.15px;}
#t5_118{left:146px;bottom:998px;letter-spacing:-0.12px;}
#t6_118{left:189px;bottom:998px;letter-spacing:-0.15px;}
#t7_118{left:423px;bottom:998px;letter-spacing:-0.14px;}
#t8_118{left:516px;bottom:998px;letter-spacing:-0.11px;word-spacing:-0.02px;}
#t9_118{left:516px;bottom:976px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#ta_118{left:189px;bottom:952px;}
#tb_118{left:516px;bottom:952px;letter-spacing:-0.11px;}
#tc_118{left:189px;bottom:927px;}
#td_118{left:516px;bottom:927px;letter-spacing:-0.14px;}
#te_118{left:189px;bottom:903px;}
#tf_118{left:516px;bottom:903px;letter-spacing:-0.12px;}
#tg_118{left:85px;bottom:878px;letter-spacing:-0.18px;}
#th_118{left:146px;bottom:878px;letter-spacing:-0.12px;}
#ti_118{left:189px;bottom:878px;letter-spacing:-0.15px;}
#tj_118{left:423px;bottom:878px;letter-spacing:-0.14px;}
#tk_118{left:516px;bottom:878px;letter-spacing:-0.12px;}
#tl_118{left:516px;bottom:857px;letter-spacing:-0.11px;}
#tm_118{left:516px;bottom:840px;letter-spacing:-0.11px;}
#tn_118{left:516px;bottom:823px;letter-spacing:-0.11px;}
#to_118{left:516px;bottom:802px;}
#tp_118{left:532px;bottom:802px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tq_118{left:516px;bottom:787px;}
#tr_118{left:532px;bottom:787px;letter-spacing:-0.11px;}
#ts_118{left:85px;bottom:762px;letter-spacing:-0.18px;}
#tt_118{left:146px;bottom:762px;letter-spacing:-0.12px;}
#tu_118{left:189px;bottom:762px;letter-spacing:-0.15px;}
#tv_118{left:423px;bottom:762px;letter-spacing:-0.14px;}
#tw_118{left:516px;bottom:762px;letter-spacing:-0.12px;}
#tx_118{left:516px;bottom:741px;letter-spacing:-0.13px;}
#ty_118{left:85px;bottom:716px;letter-spacing:-0.18px;}
#tz_118{left:146px;bottom:716px;letter-spacing:-0.12px;}
#t10_118{left:189px;bottom:716px;letter-spacing:-0.15px;}
#t11_118{left:423px;bottom:716px;letter-spacing:-0.14px;}
#t12_118{left:516px;bottom:716px;letter-spacing:-0.12px;}
#t13_118{left:516px;bottom:695px;letter-spacing:-0.13px;}
#t14_118{left:85px;bottom:671px;letter-spacing:-0.18px;}
#t15_118{left:146px;bottom:671px;letter-spacing:-0.12px;}
#t16_118{left:189px;bottom:671px;letter-spacing:-0.15px;}
#t17_118{left:423px;bottom:671px;letter-spacing:-0.14px;}
#t18_118{left:516px;bottom:671px;letter-spacing:-0.12px;}
#t19_118{left:516px;bottom:649px;letter-spacing:-0.13px;}
#t1a_118{left:85px;bottom:625px;letter-spacing:-0.18px;}
#t1b_118{left:146px;bottom:625px;letter-spacing:-0.12px;}
#t1c_118{left:189px;bottom:625px;letter-spacing:-0.15px;}
#t1d_118{left:423px;bottom:625px;letter-spacing:-0.14px;}
#t1e_118{left:516px;bottom:625px;letter-spacing:-0.12px;}
#t1f_118{left:516px;bottom:603px;letter-spacing:-0.13px;}
#t1g_118{left:85px;bottom:579px;letter-spacing:-0.18px;}
#t1h_118{left:146px;bottom:579px;letter-spacing:-0.12px;}
#t1i_118{left:189px;bottom:579px;letter-spacing:-0.15px;}
#t1j_118{left:423px;bottom:579px;letter-spacing:-0.14px;}
#t1k_118{left:516px;bottom:579px;letter-spacing:-0.12px;}
#t1l_118{left:516px;bottom:558px;letter-spacing:-0.13px;}
#t1m_118{left:85px;bottom:533px;letter-spacing:-0.18px;}
#t1n_118{left:146px;bottom:533px;letter-spacing:-0.12px;}
#t1o_118{left:189px;bottom:533px;letter-spacing:-0.15px;}
#t1p_118{left:423px;bottom:533px;letter-spacing:-0.14px;}
#t1q_118{left:516px;bottom:533px;letter-spacing:-0.12px;}
#t1r_118{left:516px;bottom:512px;letter-spacing:-0.13px;}
#t1s_118{left:85px;bottom:487px;letter-spacing:-0.18px;}
#t1t_118{left:146px;bottom:487px;letter-spacing:-0.12px;}
#t1u_118{left:189px;bottom:487px;letter-spacing:-0.15px;}
#t1v_118{left:423px;bottom:487px;letter-spacing:-0.14px;}
#t1w_118{left:516px;bottom:487px;letter-spacing:-0.12px;}
#t1x_118{left:516px;bottom:466px;letter-spacing:-0.13px;}
#t1y_118{left:85px;bottom:441px;letter-spacing:-0.17px;}
#t1z_118{left:146px;bottom:441px;letter-spacing:-0.12px;}
#t20_118{left:189px;bottom:441px;letter-spacing:-0.15px;}
#t21_118{left:423px;bottom:441px;letter-spacing:-0.15px;}
#t22_118{left:516px;bottom:441px;letter-spacing:-0.12px;}
#t23_118{left:516px;bottom:420px;letter-spacing:-0.11px;}
#t24_118{left:516px;bottom:403px;letter-spacing:-0.11px;}
#t25_118{left:516px;bottom:386px;letter-spacing:-0.11px;}
#t26_118{left:85px;bottom:362px;letter-spacing:-0.17px;}
#t27_118{left:146px;bottom:362px;letter-spacing:-0.12px;}
#t28_118{left:189px;bottom:362px;letter-spacing:-0.15px;}
#t29_118{left:423px;bottom:362px;letter-spacing:-0.15px;}
#t2a_118{left:516px;bottom:362px;letter-spacing:-0.12px;}
#t2b_118{left:516px;bottom:341px;letter-spacing:-0.13px;}
#t2c_118{left:85px;bottom:316px;letter-spacing:-0.17px;}
#t2d_118{left:146px;bottom:316px;letter-spacing:-0.12px;}
#t2e_118{left:189px;bottom:316px;letter-spacing:-0.15px;}
#t2f_118{left:423px;bottom:316px;letter-spacing:-0.15px;}
#t2g_118{left:516px;bottom:316px;letter-spacing:-0.12px;}
#t2h_118{left:516px;bottom:295px;letter-spacing:-0.13px;}
#t2i_118{left:85px;bottom:270px;letter-spacing:-0.17px;}
#t2j_118{left:146px;bottom:270px;letter-spacing:-0.12px;}
#t2k_118{left:189px;bottom:270px;letter-spacing:-0.15px;}
#t2l_118{left:423px;bottom:270px;letter-spacing:-0.15px;}
#t2m_118{left:516px;bottom:270px;letter-spacing:-0.12px;}
#t2n_118{left:516px;bottom:249px;letter-spacing:-0.13px;}
#t2o_118{left:85px;bottom:224px;letter-spacing:-0.18px;}
#t2p_118{left:142px;bottom:224px;letter-spacing:-0.15px;}
#t2q_118{left:189px;bottom:224px;letter-spacing:-0.15px;}
#t2r_118{left:423px;bottom:224px;letter-spacing:-0.15px;}
#t2s_118{left:516px;bottom:224px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t2t_118{left:516px;bottom:203px;letter-spacing:-0.13px;}
#t2u_118{left:85px;bottom:179px;letter-spacing:-0.18px;}
#t2v_118{left:142px;bottom:179px;letter-spacing:-0.15px;}
#t2w_118{left:189px;bottom:179px;letter-spacing:-0.15px;}
#t2x_118{left:423px;bottom:179px;letter-spacing:-0.15px;}
#t2y_118{left:516px;bottom:179px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t2z_118{left:516px;bottom:157px;letter-spacing:-0.13px;}
#t30_118{left:85px;bottom:133px;letter-spacing:-0.18px;}
#t31_118{left:142px;bottom:133px;letter-spacing:-0.15px;}
#t32_118{left:189px;bottom:133px;letter-spacing:-0.15px;}
#t33_118{left:423px;bottom:133px;letter-spacing:-0.15px;}
#t34_118{left:516px;bottom:133px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t35_118{left:516px;bottom:111px;letter-spacing:-0.13px;}
#t36_118{left:200px;bottom:1086px;letter-spacing:0.11px;word-spacing:0.03px;}
#t37_118{left:276px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.02px;}
#t38_118{left:100px;bottom:1063px;letter-spacing:-0.12px;}
#t39_118{left:101px;bottom:1046px;letter-spacing:-0.14px;}
#t3a_118{left:219px;bottom:1046px;letter-spacing:-0.12px;word-spacing:0.03px;}
#t3b_118{left:445px;bottom:1046px;letter-spacing:-0.14px;}
#t3c_118{left:635px;bottom:1046px;letter-spacing:-0.12px;word-spacing:0.05px;}
#t3d_118{left:87px;bottom:1022px;letter-spacing:-0.18px;}
#t3e_118{left:143px;bottom:1022px;letter-spacing:-0.14px;}

.s1_118{font-size:12px;font-family:NeoSansIntel_1aa2;color:#000;}
.s2_118{font-size:14px;font-family:NeoSansIntel_1aa2;color:#0860A8;}
.s3_118{font-size:14px;font-family:NeoSansIntel_1aa2;color:#000;}
.s4_118{font-size:15px;font-family:NeoSansIntelMedium_1aa1;color:#0860A8;}
.s5_118{font-size:14px;font-family:NeoSansIntelMedium_1aa1;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts118" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1aa1;
	src: url("fonts/NeoSansIntelMedium_1aa1.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1aa2;
	src: url("fonts/NeoSansIntel_1aa2.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg118Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg118" style="-webkit-user-select: none;"><object width="935" height="1210" data="118/118.svg" type="image/svg+xml" id="pdf118" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_118" class="t s1_118">2-102 </span><span id="t2_118" class="t s1_118">Vol. 4 </span>
<span id="t3_118" class="t s2_118">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_118" class="t s3_118">3AH </span><span id="t5_118" class="t s3_118">58 </span><span id="t6_118" class="t s3_118">IA32_FEATURE_CONTROL </span><span id="t7_118" class="t s3_118">Core </span><span id="t8_118" class="t s3_118">Control Features in Intel 64Processor (R/W) </span>
<span id="t9_118" class="t s3_118">See Table 2-2. </span>
<span id="ta_118" class="t s3_118">0 </span><span id="tb_118" class="t s3_118">Lock (R/WL) </span>
<span id="tc_118" class="t s3_118">1 </span><span id="td_118" class="t s3_118">Reserved </span>
<span id="te_118" class="t s3_118">2 </span><span id="tf_118" class="t s3_118">Enable VMX outside SMX operation (R/WL) </span>
<span id="tg_118" class="t s3_118">40H </span><span id="th_118" class="t s3_118">64 </span><span id="ti_118" class="t s3_118">MSR_LASTBRANCH_0_FROM_IP </span><span id="tj_118" class="t s3_118">Core </span><span id="tk_118" class="t s3_118">Last Branch Record 0 From IP (R/W) </span>
<span id="tl_118" class="t s3_118">One of eight pairs of last branch record registers on the </span>
<span id="tm_118" class="t s3_118">last branch record stack. The From_IP part of the stack </span>
<span id="tn_118" class="t s3_118">contains pointers to the source instruction. See also: </span>
<span id="to_118" class="t s3_118">• </span><span id="tp_118" class="t s3_118">Last Branch Record Stack TOS at 1C9H. </span>
<span id="tq_118" class="t s3_118">• </span><span id="tr_118" class="t s3_118">Section 18.5 and record format in Section 18.4.8.1. </span>
<span id="ts_118" class="t s3_118">41H </span><span id="tt_118" class="t s3_118">65 </span><span id="tu_118" class="t s3_118">MSR_LASTBRANCH_1_FROM_IP </span><span id="tv_118" class="t s3_118">Core </span><span id="tw_118" class="t s3_118">Last Branch Record 1 From IP (R/W) </span>
<span id="tx_118" class="t s3_118">See description of MSR_LASTBRANCH_0_FROM_IP. </span>
<span id="ty_118" class="t s3_118">42H </span><span id="tz_118" class="t s3_118">66 </span><span id="t10_118" class="t s3_118">MSR_LASTBRANCH_2_FROM_IP </span><span id="t11_118" class="t s3_118">Core </span><span id="t12_118" class="t s3_118">Last Branch Record 2 From IP (R/W) </span>
<span id="t13_118" class="t s3_118">See description of MSR_LASTBRANCH_0_FROM_IP. </span>
<span id="t14_118" class="t s3_118">43H </span><span id="t15_118" class="t s3_118">67 </span><span id="t16_118" class="t s3_118">MSR_LASTBRANCH_3_FROM_IP </span><span id="t17_118" class="t s3_118">Core </span><span id="t18_118" class="t s3_118">Last Branch Record 3 From IP (R/W) </span>
<span id="t19_118" class="t s3_118">See description of MSR_LASTBRANCH_0_FROM_IP. </span>
<span id="t1a_118" class="t s3_118">44H </span><span id="t1b_118" class="t s3_118">68 </span><span id="t1c_118" class="t s3_118">MSR_LASTBRANCH_4_FROM_IP </span><span id="t1d_118" class="t s3_118">Core </span><span id="t1e_118" class="t s3_118">Last Branch Record 4 From IP (R/W) </span>
<span id="t1f_118" class="t s3_118">See description of MSR_LASTBRANCH_0_FROM_IP. </span>
<span id="t1g_118" class="t s3_118">45H </span><span id="t1h_118" class="t s3_118">69 </span><span id="t1i_118" class="t s3_118">MSR_LASTBRANCH_5_FROM_IP </span><span id="t1j_118" class="t s3_118">Core </span><span id="t1k_118" class="t s3_118">Last Branch Record 5 From IP (R/W) </span>
<span id="t1l_118" class="t s3_118">See description of MSR_LASTBRANCH_0_FROM_IP. </span>
<span id="t1m_118" class="t s3_118">46H </span><span id="t1n_118" class="t s3_118">70 </span><span id="t1o_118" class="t s3_118">MSR_LASTBRANCH_6_FROM_IP </span><span id="t1p_118" class="t s3_118">Core </span><span id="t1q_118" class="t s3_118">Last Branch Record 6 From IP (R/W) </span>
<span id="t1r_118" class="t s3_118">See description of MSR_LASTBRANCH_0_FROM_IP. </span>
<span id="t1s_118" class="t s3_118">47H </span><span id="t1t_118" class="t s3_118">71 </span><span id="t1u_118" class="t s3_118">MSR_LASTBRANCH_7_FROM_IP </span><span id="t1v_118" class="t s3_118">Core </span><span id="t1w_118" class="t s3_118">Last Branch Record 7 From IP (R/W) </span>
<span id="t1x_118" class="t s3_118">See description of MSR_LASTBRANCH_0_FROM_IP. </span>
<span id="t1y_118" class="t s3_118">60H </span><span id="t1z_118" class="t s3_118">96 </span><span id="t20_118" class="t s3_118">MSR_LASTBRANCH_0_TO_IP </span><span id="t21_118" class="t s3_118">Core </span><span id="t22_118" class="t s3_118">Last Branch Record 0 To IP (R/W) </span>
<span id="t23_118" class="t s3_118">One of eight pairs of last branch record registers on the </span>
<span id="t24_118" class="t s3_118">last branch record stack. The To_IP part of the stack </span>
<span id="t25_118" class="t s3_118">contains pointers to the destination instruction. </span>
<span id="t26_118" class="t s3_118">61H </span><span id="t27_118" class="t s3_118">97 </span><span id="t28_118" class="t s3_118">MSR_LASTBRANCH_1_TO_IP </span><span id="t29_118" class="t s3_118">Core </span><span id="t2a_118" class="t s3_118">Last Branch Record 1 To IP (R/W) </span>
<span id="t2b_118" class="t s3_118">See description of MSR_LASTBRANCH_0_TO_IP. </span>
<span id="t2c_118" class="t s3_118">62H </span><span id="t2d_118" class="t s3_118">98 </span><span id="t2e_118" class="t s3_118">MSR_LASTBRANCH_2_TO_IP </span><span id="t2f_118" class="t s3_118">Core </span><span id="t2g_118" class="t s3_118">Last Branch Record 2 To IP (R/W) </span>
<span id="t2h_118" class="t s3_118">See description of MSR_LASTBRANCH_0_TO_IP. </span>
<span id="t2i_118" class="t s3_118">63H </span><span id="t2j_118" class="t s3_118">99 </span><span id="t2k_118" class="t s3_118">MSR_LASTBRANCH_3_TO_IP </span><span id="t2l_118" class="t s3_118">Core </span><span id="t2m_118" class="t s3_118">Last Branch Record 3 To IP (R/W) </span>
<span id="t2n_118" class="t s3_118">See description of MSR_LASTBRANCH_0_TO_IP. </span>
<span id="t2o_118" class="t s3_118">64H </span><span id="t2p_118" class="t s3_118">100 </span><span id="t2q_118" class="t s3_118">MSR_LASTBRANCH_4_TO_IP </span><span id="t2r_118" class="t s3_118">Core </span><span id="t2s_118" class="t s3_118">Last Branch Record 4 To IP (R/W) </span>
<span id="t2t_118" class="t s3_118">See description of MSR_LASTBRANCH_0_TO_IP. </span>
<span id="t2u_118" class="t s3_118">65H </span><span id="t2v_118" class="t s3_118">101 </span><span id="t2w_118" class="t s3_118">MSR_LASTBRANCH_5_TO_IP </span><span id="t2x_118" class="t s3_118">Core </span><span id="t2y_118" class="t s3_118">Last Branch Record 5 To IP (R/W) </span>
<span id="t2z_118" class="t s3_118">See description of MSR_LASTBRANCH_0_TO_IP. </span>
<span id="t30_118" class="t s3_118">66H </span><span id="t31_118" class="t s3_118">102 </span><span id="t32_118" class="t s3_118">MSR_LASTBRANCH_6_TO_IP </span><span id="t33_118" class="t s3_118">Core </span><span id="t34_118" class="t s3_118">Last Branch Record 6 To IP (R/W) </span>
<span id="t35_118" class="t s3_118">See description of MSR_LASTBRANCH_0_TO_IP. </span>
<span id="t36_118" class="t s4_118">Table 2-7. </span><span id="t37_118" class="t s4_118">MSRs Common to the Silvermont and Airmont Microarchitectures </span>
<span id="t38_118" class="t s5_118">Register </span>
<span id="t39_118" class="t s5_118">Address </span><span id="t3a_118" class="t s5_118">Register Name / Bit Fields </span><span id="t3b_118" class="t s5_118">Scope </span><span id="t3c_118" class="t s5_118">Bit Description </span>
<span id="t3d_118" class="t s5_118">Hex </span><span id="t3e_118" class="t s5_118">Dec </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
