<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.7 Trace  (lin64)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 2 -n
3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf

</twCmdLine><twDesign>top.ncd</twDesign><twDesignPath>top.ncd</twDesignPath><twPCF>top.pcf</twPCF><twPcfPath>top.pcf</twPcfPath><twDevInfo arch="spartan6" pkg="csg324"><twDevName>xc6slx45</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-2</twSpeedGrade><twSpeedVer>PRODUCTION 1.23 2013-10-13</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx Command Line Tools User Guide for information on generating a TSI report.</twInfo><twInfo anchorID="3">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="4">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="5">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="6" twConstType="NETSKEW" ><twConstHead uID="1"><twConstName UCFConstName="" ScopeName="">NET &quot;slaves/TDCchannels/SYSCLK&quot; MAXSKEW = 0.2 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>1</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetSkew>0.380</twMaxNetSkew></twConstHead><twNetRpt><twSkewNet><twSlack>-0.180</twSlack><twNet>SYSCLK</twNet><twSkew>0.380</twSkew><twNotMet></twNotMet><twTimeConst>0.200</twTimeConst><twAbsSlack>0.180</twAbsSlack><twDetSkewNet><twNetSkew><twSrc>BUFGMUX_X2Y4.O</twSrc><twDest>SLICE_X22Y66.CLK</twDest><twNetDelInfo twAcc="twRouted">1.768</twNetDelInfo><twSkew>0.378</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X2Y4.O</twSrc><twDest>SLICE_X26Y66.CLK</twDest><twNetDelInfo twAcc="twRouted">1.769</twNetDelInfo><twSkew>0.379</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X2Y4.O</twSrc><twDest>SLICE_X26Y67.CLK</twDest><twNetDelInfo twAcc="twRouted">1.767</twNetDelInfo><twSkew>0.377</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X2Y4.O</twSrc><twDest>SLICE_X27Y69.CLK</twDest><twNetDelInfo twAcc="twRouted">1.762</twNetDelInfo><twSkew>0.372</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X2Y4.O</twSrc><twDest>SLICE_X28Y69.CLK</twDest><twNetDelInfo twAcc="twRouted">1.763</twNetDelInfo><twSkew>0.373</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X2Y4.O</twSrc><twDest>SLICE_X28Y70.CLK</twDest><twNetDelInfo twAcc="twRouted">1.760</twNetDelInfo><twSkew>0.370</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X2Y4.O</twSrc><twDest>SLICE_X29Y69.CLK</twDest><twNetDelInfo twAcc="twRouted">1.763</twNetDelInfo><twSkew>0.373</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X2Y4.O</twSrc><twDest>SLICE_X34Y71.CLK</twDest><twNetDelInfo twAcc="twRouted">1.737</twNetDelInfo><twSkew>0.347</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X2Y4.O</twSrc><twDest>SLICE_X30Y69.CLK</twDest><twNetDelInfo twAcc="twRouted">1.742</twNetDelInfo><twSkew>0.352</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X2Y4.O</twSrc><twDest>SLICE_X30Y70.CLK</twDest><twNetDelInfo twAcc="twRouted">1.739</twNetDelInfo><twSkew>0.349</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X2Y4.O</twSrc><twDest>SLICE_X31Y70.CLK</twDest><twNetDelInfo twAcc="twRouted">1.739</twNetDelInfo><twSkew>0.349</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X2Y4.O</twSrc><twDest>SLICE_X32Y70.CLK</twDest><twNetDelInfo twAcc="twRouted">1.739</twNetDelInfo><twSkew>0.349</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X2Y4.O</twSrc><twDest>SLICE_X33Y70.CLK</twDest><twNetDelInfo twAcc="twRouted">1.739</twNetDelInfo><twSkew>0.349</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X2Y4.O</twSrc><twDest>SLICE_X34Y69.CLK</twDest><twNetDelInfo twAcc="twRouted">1.742</twNetDelInfo><twSkew>0.352</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X2Y4.O</twSrc><twDest>SLICE_X34Y70.CLK</twDest><twNetDelInfo twAcc="twRouted">1.739</twNetDelInfo><twSkew>0.349</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X2Y4.O</twSrc><twDest>SLICE_X35Y69.CLK</twDest><twNetDelInfo twAcc="twRouted">1.742</twNetDelInfo><twSkew>0.352</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X2Y4.O</twSrc><twDest>SLICE_X35Y70.CLK</twDest><twNetDelInfo twAcc="twRouted">1.739</twNetDelInfo><twSkew>0.349</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X2Y4.O</twSrc><twDest>SLICE_X38Y66.CLK</twDest><twNetDelInfo twAcc="twRouted">1.746</twNetDelInfo><twSkew>0.356</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X2Y4.O</twSrc><twDest>SLICE_X40Y65.CLK</twDest><twNetDelInfo twAcc="twRouted">1.748</twNetDelInfo><twSkew>0.358</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X2Y4.O</twSrc><twDest>SLICE_X40Y66.CLK</twDest><twNetDelInfo twAcc="twRouted">1.747</twNetDelInfo><twSkew>0.357</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X2Y4.O</twSrc><twDest>SLICE_X41Y66.CLK</twDest><twNetDelInfo twAcc="twRouted">1.747</twNetDelInfo><twSkew>0.357</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X2Y4.O</twSrc><twDest>SLICE_X48Y65.CLK</twDest><twNetDelInfo twAcc="twRouted">1.746</twNetDelInfo><twSkew>0.356</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X2Y4.O</twSrc><twDest>SLICE_X48Y66.CLK</twDest><twNetDelInfo twAcc="twRouted">1.745</twNetDelInfo><twSkew>0.355</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X2Y4.O</twSrc><twDest>SLICE_X49Y66.CLK</twDest><twNetDelInfo twAcc="twRouted">1.745</twNetDelInfo><twSkew>0.355</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X2Y4.O</twSrc><twDest>SLICE_X32Y67.CLK</twDest><twNetDelInfo twAcc="twRouted">1.746</twNetDelInfo><twSkew>0.356</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X2Y4.O</twSrc><twDest>SLICE_X32Y68.CLK</twDest><twNetDelInfo twAcc="twRouted">1.744</twNetDelInfo><twSkew>0.354</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X2Y4.O</twSrc><twDest>SLICE_X26Y62.CLK</twDest><twNetDelInfo twAcc="twRouted">1.769</twNetDelInfo><twSkew>0.379</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X2Y4.O</twSrc><twDest>SLICE_X28Y63.CLK</twDest><twNetDelInfo twAcc="twRouted">1.770</twNetDelInfo><twSkew>0.380</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X2Y4.O</twSrc><twDest>SLICE_X29Y67.CLK</twDest><twNetDelInfo twAcc="twRouted">1.767</twNetDelInfo><twSkew>0.377</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X2Y4.O</twSrc><twDest>SLICE_X29Y63.CLK</twDest><twNetDelInfo twAcc="twRouted">1.770</twNetDelInfo><twSkew>0.380</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X2Y4.O</twSrc><twDest>SLICE_X4Y53.CLK</twDest><twNetDelInfo twAcc="twRouted">1.761</twNetDelInfo><twSkew>0.371</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X2Y4.O</twSrc><twDest>SLICE_X4Y54.CLK</twDest><twNetDelInfo twAcc="twRouted">1.758</twNetDelInfo><twSkew>0.368</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X2Y4.O</twSrc><twDest>SLICE_X4Y55.CLK</twDest><twNetDelInfo twAcc="twRouted">1.756</twNetDelInfo><twSkew>0.366</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X2Y4.O</twSrc><twDest>SLICE_X4Y56.CLK</twDest><twNetDelInfo twAcc="twRouted">1.756</twNetDelInfo><twSkew>0.366</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X2Y4.O</twSrc><twDest>SLICE_X4Y57.CLK</twDest><twNetDelInfo twAcc="twRouted">1.758</twNetDelInfo><twSkew>0.368</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X2Y4.O</twSrc><twDest>SLICE_X4Y58.CLK</twDest><twNetDelInfo twAcc="twRouted">1.761</twNetDelInfo><twSkew>0.371</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X2Y4.O</twSrc><twDest>SLICE_X4Y59.CLK</twDest><twNetDelInfo twAcc="twRouted">1.763</twNetDelInfo><twSkew>0.373</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X2Y4.O</twSrc><twDest>SLICE_X4Y60.CLK</twDest><twNetDelInfo twAcc="twRouted">1.765</twNetDelInfo><twSkew>0.375</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X2Y4.O</twSrc><twDest>SLICE_X29Y65.CLK</twDest><twNetDelInfo twAcc="twRouted">1.770</twNetDelInfo><twSkew>0.380</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X2Y4.O</twSrc><twDest>SLICE_X30Y67.CLK</twDest><twNetDelInfo twAcc="twRouted">1.747</twNetDelInfo><twSkew>0.357</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X2Y4.O</twSrc><twDest>SLICE_X31Y66.CLK</twDest><twNetDelInfo twAcc="twRouted">1.748</twNetDelInfo><twSkew>0.358</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X2Y4.O</twSrc><twDest>SLICE_X31Y67.CLK</twDest><twNetDelInfo twAcc="twRouted">1.747</twNetDelInfo><twSkew>0.357</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X2Y4.O</twSrc><twDest>SLICE_X30Y66.CLK</twDest><twNetDelInfo twAcc="twRouted">1.748</twNetDelInfo><twSkew>0.358</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X2Y4.O</twSrc><twDest>SLICE_X35Y67.CLK</twDest><twNetDelInfo twAcc="twRouted">1.746</twNetDelInfo><twSkew>0.356</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X2Y4.O</twSrc><twDest>SLICE_X35Y68.CLK</twDest><twNetDelInfo twAcc="twRouted">1.744</twNetDelInfo><twSkew>0.354</twSkew></twNetSkew></twDetSkewNet></twSkewNet></twNetRpt></twConst><twConst anchorID="7" twConstType="NETSKEW" ><twConstHead uID="2"><twConstName UCFConstName="" ScopeName="">NET &quot;slaves/TDCchannels/dc1/TDCcore/hit&quot; MAXSKEW = 0.08 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>1</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetSkew>0.521</twMaxNetSkew></twConstHead><twNetRpt><twSkewNet><twSlack>-0.441</twSlack><twNet>hit</twNet><twSkew>0.521</twSkew><twNotMet></twNotMet><twTimeConst>0.080</twTimeConst><twAbsSlack>0.441</twAbsSlack><twDetSkewNet><twNetSkew><twSrc>BUFGMUX_X2Y2.O</twSrc><twDest>SLICE_X34Y71.AI</twDest><twNetDelInfo twAcc="twRouted">1.920</twNetDelInfo><twSkew>0.521</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X2Y2.O</twSrc><twDest>SLICE_X46Y66.CLK</twDest><twNetDelInfo twAcc="twRouted">1.746</twNetDelInfo><twSkew>0.347</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X2Y2.O</twSrc><twDest>SLICE_X47Y64.CLK</twDest><twNetDelInfo twAcc="twRouted">1.748</twNetDelInfo><twSkew>0.349</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X2Y2.O</twSrc><twDest>SLICE_X47Y65.CLK</twDest><twNetDelInfo twAcc="twRouted">1.747</twNetDelInfo><twSkew>0.348</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X2Y2.O</twSrc><twDest>SLICE_X47Y66.CLK</twDest><twNetDelInfo twAcc="twRouted">1.746</twNetDelInfo><twSkew>0.347</twSkew></twNetSkew></twDetSkewNet></twSkewNet></twNetRpt></twConst><twConst anchorID="8" twConstType="PERIOD" ><twConstHead uID="3"><twConstName UCFConstName="" ScopeName="">TS_sysclk = PERIOD TIMEGRP &quot;tnm_sysclk&quot; 100 MHz HIGH 50%;</twConstName><twItemCnt>446</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>131</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>6.215</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point clocks/clkdiv/cnt_25 (SLICE_X58Y56.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="9"><twConstPath anchorID="10" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.785</twSlack><twSrc BELType="FF">clocks/clkdiv/reset_gen/SRL16E</twSrc><twDest BELType="FF">clocks/clkdiv/cnt_25</twDest><twTotPathDel>4.354</twTotPathDel><twClkSkew dest = "0.297" src = "2.123">1.826</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>clocks/clkdiv/reset_gen/SRL16E</twSrc><twDest BELType='FF'>clocks/clkdiv/cnt_25</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X56Y49.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clocks/sysclk_b</twSrcClk><twPathDel><twSite>SLICE_X56Y49.A</twSite><twDelType>Treg</twDelType><twDelInfo twEdge="twRising">1.459</twDelInfo><twComp>clocks/clkdiv/rst_b</twComp><twBEL>clocks/clkdiv/reset_gen/SRL16E</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y50.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.757</twDelInfo><twComp>clocks/clkdiv/rst_b</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y50.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>leds_0_OBUF</twComp><twBEL>clocks/clkdiv/rst_b_inv1_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y56.SR</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.646</twDelInfo><twComp>clocks/clkdiv/rst_b_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y56.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.233</twDelInfo><twComp>clocks/clkdiv/cnt&lt;27&gt;</twComp><twBEL>clocks/clkdiv/cnt_25</twBEL></twPathDel><twLogDel>1.951</twLogDel><twRouteDel>2.403</twRouteDel><twTotDel>4.354</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clocks/sysclk_b</twDestClk><twPctLog>44.8</twPctLog><twPctRoute>55.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point clocks/clkdiv/cnt_24 (SLICE_X58Y56.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="11"><twConstPath anchorID="12" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.796</twSlack><twSrc BELType="FF">clocks/clkdiv/reset_gen/SRL16E</twSrc><twDest BELType="FF">clocks/clkdiv/cnt_24</twDest><twTotPathDel>4.343</twTotPathDel><twClkSkew dest = "0.297" src = "2.123">1.826</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>clocks/clkdiv/reset_gen/SRL16E</twSrc><twDest BELType='FF'>clocks/clkdiv/cnt_24</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X56Y49.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clocks/sysclk_b</twSrcClk><twPathDel><twSite>SLICE_X56Y49.A</twSite><twDelType>Treg</twDelType><twDelInfo twEdge="twRising">1.459</twDelInfo><twComp>clocks/clkdiv/rst_b</twComp><twBEL>clocks/clkdiv/reset_gen/SRL16E</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y50.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.757</twDelInfo><twComp>clocks/clkdiv/rst_b</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y50.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>leds_0_OBUF</twComp><twBEL>clocks/clkdiv/rst_b_inv1_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y56.SR</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.646</twDelInfo><twComp>clocks/clkdiv/rst_b_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y56.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.222</twDelInfo><twComp>clocks/clkdiv/cnt&lt;27&gt;</twComp><twBEL>clocks/clkdiv/cnt_24</twBEL></twPathDel><twLogDel>1.940</twLogDel><twRouteDel>2.403</twRouteDel><twTotDel>4.343</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clocks/sysclk_b</twDestClk><twPctLog>44.7</twPctLog><twPctRoute>55.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point clocks/clkdiv/cnt_26 (SLICE_X58Y56.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="13"><twConstPath anchorID="14" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.819</twSlack><twSrc BELType="FF">clocks/clkdiv/reset_gen/SRL16E</twSrc><twDest BELType="FF">clocks/clkdiv/cnt_26</twDest><twTotPathDel>4.320</twTotPathDel><twClkSkew dest = "0.297" src = "2.123">1.826</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>clocks/clkdiv/reset_gen/SRL16E</twSrc><twDest BELType='FF'>clocks/clkdiv/cnt_26</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X56Y49.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clocks/sysclk_b</twSrcClk><twPathDel><twSite>SLICE_X56Y49.A</twSite><twDelType>Treg</twDelType><twDelInfo twEdge="twRising">1.459</twDelInfo><twComp>clocks/clkdiv/rst_b</twComp><twBEL>clocks/clkdiv/reset_gen/SRL16E</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y50.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.757</twDelInfo><twComp>clocks/clkdiv/rst_b</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y50.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>leds_0_OBUF</twComp><twBEL>clocks/clkdiv/rst_b_inv1_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y56.SR</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.646</twDelInfo><twComp>clocks/clkdiv/rst_b_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y56.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.199</twDelInfo><twComp>clocks/clkdiv/cnt&lt;27&gt;</twComp><twBEL>clocks/clkdiv/cnt_26</twBEL></twPathDel><twLogDel>1.917</twLogDel><twRouteDel>2.403</twRouteDel><twTotDel>4.320</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clocks/sysclk_b</twDestClk><twPctLog>44.4</twPctLog><twPctRoute>55.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_sysclk = PERIOD TIMEGRP &quot;tnm_sysclk&quot; 100 MHz HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point clocks/d17_d (SLICE_X48Y47.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="15"><twConstPath anchorID="16" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.135</twSlack><twSrc BELType="FF">clocks/clkdiv/d17</twSrc><twDest BELType="FF">clocks/d17_d</twDest><twTotPathDel>1.035</twTotPathDel><twClkSkew dest = "0.900" src = "0.000">-0.900</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>clocks/clkdiv/d17</twSrc><twDest BELType='FF'>clocks/d17_d</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X56Y50.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clocks/sysclk_b</twSrcClk><twPathDel><twSite>SLICE_X56Y50.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.234</twDelInfo><twComp>clocks/d17</twComp><twBEL>clocks/clkdiv/d17</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y47.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.760</twDelInfo><twComp>clocks/d17</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X48Y47.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.041</twDelInfo><twComp>clocks/d17_d</twComp><twBEL>clocks/d17_d</twBEL></twPathDel><twLogDel>0.275</twLogDel><twRouteDel>0.760</twRouteDel><twTotDel>1.035</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clocks/sysclk_b</twDestClk><twPctLog>26.6</twPctLog><twPctRoute>73.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point clocks/nuke_d2 (SLICE_X34Y45.CE), 2 paths
</twPathRptBanner><twPathRpt anchorID="17"><twConstPath anchorID="18" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.350</twSlack><twSrc BELType="FF">clocks/clkdiv/d17</twSrc><twDest BELType="FF">clocks/nuke_d2</twDest><twTotPathDel>1.806</twTotPathDel><twClkSkew dest = "1.456" src = "0.000">-1.456</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>clocks/clkdiv/d17</twSrc><twDest BELType='FF'>clocks/nuke_d2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X56Y50.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clocks/sysclk_b</twSrcClk><twPathDel><twSite>SLICE_X56Y50.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>clocks/d17</twComp><twBEL>clocks/clkdiv/d17</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y47.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.881</twDelInfo><twComp>clocks/d17</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y47.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>clocks/d17_d</twComp><twBEL>clocks/d17_d17_d_AND_3_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y45.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.643</twDelInfo><twComp>clocks/d17_d17_d_AND_3_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X34Y45.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twFalling">-0.108</twDelInfo><twComp>clocks/nuke_d2</twComp><twBEL>clocks/nuke_d2</twBEL></twPathDel><twLogDel>0.282</twLogDel><twRouteDel>1.524</twRouteDel><twTotDel>1.806</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clocks/sysclk_b</twDestClk><twPctLog>15.6</twPctLog><twPctRoute>84.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="19"><twConstPath anchorID="20" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.378</twSlack><twSrc BELType="FF">clocks/d17_d</twSrc><twDest BELType="FF">clocks/nuke_d2</twDest><twTotPathDel>0.943</twTotPathDel><twClkSkew dest = "0.712" src = "0.147">-0.565</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>clocks/d17_d</twSrc><twDest BELType='FF'>clocks/nuke_d2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X48Y47.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clocks/sysclk_b</twSrcClk><twPathDel><twSite>SLICE_X48Y47.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>clocks/d17_d</twComp><twBEL>clocks/d17_d</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y47.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.018</twDelInfo><twComp>clocks/d17_d</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y47.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>clocks/d17_d</twComp><twBEL>clocks/d17_d17_d_AND_3_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y45.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.643</twDelInfo><twComp>clocks/d17_d17_d_AND_3_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X34Y45.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twFalling">-0.108</twDelInfo><twComp>clocks/nuke_d2</twComp><twBEL>clocks/nuke_d2</twBEL></twPathDel><twLogDel>0.282</twLogDel><twRouteDel>0.661</twRouteDel><twTotDel>0.943</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clocks/sysclk_b</twDestClk><twPctLog>29.9</twPctLog><twPctRoute>70.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point clocks/clkdiv/d17 (SLICE_X56Y50.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="21"><twConstPath anchorID="22" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.444</twSlack><twSrc BELType="FF">clocks/clkdiv/cnt_16</twSrc><twDest BELType="FF">clocks/clkdiv/d17</twDest><twTotPathDel>1.014</twTotPathDel><twClkSkew dest = "0.671" src = "0.101">-0.570</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>clocks/clkdiv/cnt_16</twSrc><twDest BELType='FF'>clocks/clkdiv/d17</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X58Y54.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clocks/sysclk_b</twSrcClk><twPathDel><twSite>SLICE_X58Y54.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>clocks/clkdiv/cnt&lt;19&gt;</twComp><twBEL>clocks/clkdiv/cnt_16</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y50.DX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.773</twDelInfo><twComp>clocks/clkdiv/cnt&lt;16&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X56Y50.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.041</twDelInfo><twComp>clocks/d17</twComp><twBEL>clocks/clkdiv/d17</twBEL></twPathDel><twLogDel>0.241</twLogDel><twRouteDel>0.773</twRouteDel><twTotDel>1.014</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clocks/sysclk_b</twDestClk><twPctLog>23.8</twPctLog><twPctRoute>76.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="23"><twPinLimitBanner>Component Switching Limit Checks: TS_sysclk = PERIOD TIMEGRP &quot;tnm_sysclk&quot; 100 MHz HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="24" type="MINLOWPULSE" name="Tdcmpw_CLKIN_100_150" slack="4.660" period="10.000" constraintValue="5.000" deviceLimit="2.670" physResource="clocks/dcm0/CLKIN" logResource="clocks/dcm0/CLKIN" locationPin="DCM_X0Y1.CLKIN" clockNet="clocks/sysclk_b"/><twPinLimit anchorID="25" type="MINHIGHPULSE" name="Tdcmpw_CLKIN_100_150" slack="4.660" period="10.000" constraintValue="5.000" deviceLimit="2.670" physResource="clocks/dcm0/CLKIN" logResource="clocks/dcm0/CLKIN" locationPin="DCM_X0Y1.CLKIN" clockNet="clocks/sysclk_b"/><twPinLimit anchorID="26" type="MINPERIOD" name="Tdcmper_CLKIN" slack="7.000" period="10.000" constraintValue="10.000" deviceLimit="3.000" freqLimit="333.333" physResource="clocks/dcm0/CLKIN" logResource="clocks/dcm0/CLKIN" locationPin="DCM_X0Y1.CLKIN" clockNet="clocks/sysclk_b"/></twPinLimitRpt></twConst><twConst anchorID="27" twConstType="PATHBLOCK" ><twConstHead uID="4"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_tig_ipb_125_path&quot; TIG;</twConstName><twItemCnt>56</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>7</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRptBanner iPaths="32" iCriticalPaths="0" sType="EndPoint">Paths for end point ipbus/udp_if/clock_crossing_if/we_buf_0 (SLICE_X8Y25.DX), 32 paths
</twPathRptBanner><twPathRpt anchorID="28"><twUnconstPath anchorID="29" twDataPathType="twDataPathMaxDelay" ><twTotDel>11.016</twTotDel><twSrc BELType="FF">slaves/RAM0/ack</twSrc><twDest BELType="FF">ipbus/udp_if/clock_crossing_if/we_buf_0</twDest><twDel>10.030</twDel><twSUTime>0.114</twSUTime><twTotPathDel>10.144</twTotPathDel><twClkSkew dest = "2.648" src = "3.149">0.501</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.232" fPhaseErr="0.220" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.371</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>slaves/RAM0/ack</twSrc><twDest BELType='FF'>ipbus/udp_if/clock_crossing_if/we_buf_0</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X2Y38.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ipb_clk</twSrcClk><twPathDel><twSite>SLICE_X2Y38.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>slaves/ipbr[3]_ipb_ack</twComp><twBEL>slaves/RAM0/ack</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y41.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.793</twDelInfo><twComp>slaves/ipbr[3]_ipb_ack</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y41.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ipb_master_in_ipb_ack</twComp><twBEL>slaves/fabric/ored_ack&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y44.C1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">2.477</twDelInfo><twComp>ipb_master_in_ipb_ack</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y44.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ipbus/trans/tx_we</twComp><twBEL>ipbus/trans/sm/tx_we1</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y44.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>ipbus/trans/sm/tx_we1</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y44.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ipbus/trans/tx_we</twComp><twBEL>ipbus/trans/sm/tx_we2</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y44.A6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.452</twDelInfo><twComp>ipbus/trans/tx_we</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y44.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ipbus/trans/iface/state_FSM_FFd3_BRB1</twComp><twBEL>ipbus/trans/iface/trans_out_we1</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y25.DX</twSite><twDelType>net</twDelType><twFanCnt>65</twFanCnt><twDelInfo twEdge="twRising">3.513</twDelInfo><twComp>ipbus/trans_out_we</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y25.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>ipbus/udp_if/clock_crossing_if/we_buf&lt;0&gt;</twComp><twBEL>ipbus/udp_if/clock_crossing_if/we_buf_0</twBEL></twPathDel><twLogDel>1.675</twLogDel><twRouteDel>8.469</twRouteDel><twTotDel>10.144</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk125</twDestClk><twPctLog>16.5</twPctLog><twPctRoute>83.5</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="30"><twUnconstPath anchorID="31" twDataPathType="twDataPathMaxDelay" ><twTotDel>10.789</twTotDel><twSrc BELType="FF">slaves/slave1/ack</twSrc><twDest BELType="FF">ipbus/udp_if/clock_crossing_if/we_buf_0</twDest><twDel>9.800</twDel><twSUTime>0.114</twSUTime><twTotPathDel>9.914</twTotPathDel><twClkSkew dest = "2.648" src = "3.152">0.504</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.232" fPhaseErr="0.220" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.371</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>slaves/slave1/ack</twSrc><twDest BELType='FF'>ipbus/udp_if/clock_crossing_if/we_buf_0</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X2Y42.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ipb_clk</twSrcClk><twPathDel><twSite>SLICE_X2Y42.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.576</twDelInfo><twComp>slaves/slave1/ipbus_in_ipb_strobe_ipbus_in_ipb_write_AND_366_o</twComp><twBEL>slaves/slave1/ack</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y41.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.512</twDelInfo><twComp>slaves/ipbr[1]_ipb_ack</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y41.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ipb_master_in_ipb_ack</twComp><twBEL>slaves/fabric/ored_ack&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y44.C1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">2.477</twDelInfo><twComp>ipb_master_in_ipb_ack</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y44.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ipbus/trans/tx_we</twComp><twBEL>ipbus/trans/sm/tx_we1</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y44.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>ipbus/trans/sm/tx_we1</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y44.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ipbus/trans/tx_we</twComp><twBEL>ipbus/trans/sm/tx_we2</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y44.A6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.452</twDelInfo><twComp>ipbus/trans/tx_we</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y44.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ipbus/trans/iface/state_FSM_FFd3_BRB1</twComp><twBEL>ipbus/trans/iface/trans_out_we1</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y25.DX</twSite><twDelType>net</twDelType><twFanCnt>65</twFanCnt><twDelInfo twEdge="twRising">3.513</twDelInfo><twComp>ipbus/trans_out_we</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y25.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>ipbus/udp_if/clock_crossing_if/we_buf&lt;0&gt;</twComp><twBEL>ipbus/udp_if/clock_crossing_if/we_buf_0</twBEL></twPathDel><twLogDel>1.726</twLogDel><twRouteDel>8.188</twRouteDel><twTotDel>9.914</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk125</twDestClk><twPctLog>17.4</twPctLog><twPctRoute>82.6</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="32"><twUnconstPath anchorID="33" twDataPathType="twDataPathMaxDelay" ><twTotDel>10.732</twTotDel><twSrc BELType="FF">slaves/slave0/ack</twSrc><twDest BELType="FF">ipbus/udp_if/clock_crossing_if/we_buf_0</twDest><twDel>9.743</twDel><twSUTime>0.114</twSUTime><twTotPathDel>9.857</twTotPathDel><twClkSkew dest = "2.648" src = "3.152">0.504</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.232" fPhaseErr="0.220" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.371</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>slaves/slave0/ack</twSrc><twDest BELType='FF'>ipbus/udp_if/clock_crossing_if/we_buf_0</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X0Y42.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ipb_clk</twSrcClk><twPathDel><twSite>SLICE_X0Y42.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.535</twDelInfo><twComp>slaves/slave0/ipbus_in_ipb_strobe_ipbus_in_ipb_write_AND_366_o</twComp><twBEL>slaves/slave0/ack</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y41.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.496</twDelInfo><twComp>slaves/ipbr[0]_ipb_ack</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y41.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ipb_master_in_ipb_ack</twComp><twBEL>slaves/fabric/ored_ack&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y44.C1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">2.477</twDelInfo><twComp>ipb_master_in_ipb_ack</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y44.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ipbus/trans/tx_we</twComp><twBEL>ipbus/trans/sm/tx_we1</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y44.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>ipbus/trans/sm/tx_we1</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y44.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ipbus/trans/tx_we</twComp><twBEL>ipbus/trans/sm/tx_we2</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y44.A6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.452</twDelInfo><twComp>ipbus/trans/tx_we</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y44.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ipbus/trans/iface/state_FSM_FFd3_BRB1</twComp><twBEL>ipbus/trans/iface/trans_out_we1</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y25.DX</twSite><twDelType>net</twDelType><twFanCnt>65</twFanCnt><twDelInfo twEdge="twRising">3.513</twDelInfo><twComp>ipbus/trans_out_we</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y25.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>ipbus/udp_if/clock_crossing_if/we_buf&lt;0&gt;</twComp><twBEL>ipbus/udp_if/clock_crossing_if/we_buf_0</twBEL></twPathDel><twLogDel>1.685</twLogDel><twRouteDel>8.172</twRouteDel><twTotDel>9.857</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk125</twDestClk><twPctLog>17.1</twPctLog><twPctRoute>82.9</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="12" iCriticalPaths="0" sType="EndPoint">Paths for end point ipbus/stretch_tx/d_sync (SLICE_X37Y26.AX), 12 paths
</twPathRptBanner><twPathRpt anchorID="34"><twUnconstPath anchorID="35" twDataPathType="twDataPathMaxDelay" ><twTotDel>6.917</twTotDel><twSrc BELType="FF">ipbus/trans/iface/state_FSM_FFd1_BRB5</twSrc><twDest BELType="FF">ipbus/stretch_tx/d_sync</twDest><twDel>5.903</twDel><twSUTime>0.114</twSUTime><twTotPathDel>6.017</twTotPathDel><twClkSkew dest = "2.633" src = "3.162">0.529</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.232" fPhaseErr="0.220" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.371</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ipbus/trans/iface/state_FSM_FFd1_BRB5</twSrc><twDest BELType='FF'>ipbus/stretch_tx/d_sync</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X27Y47.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ipb_clk</twSrcClk><twPathDel><twSite>SLICE_X27Y47.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>ipbus/trans/iface/state_FSM_FFd2</twComp><twBEL>ipbus/trans/iface/state_FSM_FFd1_BRB5</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y45.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.787</twDelInfo><twComp>ipbus/trans/iface/state_FSM_FFd1_BRB5</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y45.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ipbus/trans/iface/state_FSM_FFd3_BRB3</twComp><twBEL>ipbus/trans/iface/state_FSM_FFd1-In8</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y45.A1</twSite><twDelType>net</twDelType><twFanCnt>69</twFanCnt><twDelInfo twEdge="twRising">1.039</twDelInfo><twComp>ipbus/trans/iface/state_FSM_FFd1</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y45.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>ipbus/pkt_tx</twComp><twBEL>ipbus/trans/iface/state_trans_out_pkt_done1</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y26.AX</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">3.046</twDelInfo><twComp>ipbus/pkt_tx</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y26.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>ipbus/stretch_tx/d_sync_d</twComp><twBEL>ipbus/stretch_tx/d_sync</twBEL></twPathDel><twLogDel>1.145</twLogDel><twRouteDel>4.872</twRouteDel><twTotDel>6.017</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk125</twDestClk><twPctLog>19.0</twPctLog><twPctRoute>81.0</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="36"><twUnconstPath anchorID="37" twDataPathType="twDataPathMaxDelay" ><twTotDel>6.893</twTotDel><twSrc BELType="FF">ipbus/trans/iface/state_FSM_FFd1_BRB0</twSrc><twDest BELType="FF">ipbus/stretch_tx/d_sync</twDest><twDel>5.883</twDel><twSUTime>0.114</twSUTime><twTotPathDel>5.997</twTotPathDel><twClkSkew dest = "2.633" src = "3.158">0.525</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.232" fPhaseErr="0.220" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.371</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ipbus/trans/iface/state_FSM_FFd1_BRB0</twSrc><twDest BELType='FF'>ipbus/stretch_tx/d_sync</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X22Y44.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ipb_clk</twSrcClk><twPathDel><twSite>SLICE_X22Y44.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>ipbus/trans/iface/state_FSM_FFd1_BRB0</twComp><twBEL>ipbus/trans/iface/state_FSM_FFd1_BRB0</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y45.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.760</twDelInfo><twComp>ipbus/trans/iface/state_FSM_FFd1_BRB0</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y45.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ipbus/trans/iface/state_FSM_FFd3_BRB3</twComp><twBEL>ipbus/trans/iface/state_FSM_FFd1-In8</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y45.A1</twSite><twDelType>net</twDelType><twFanCnt>69</twFanCnt><twDelInfo twEdge="twRising">1.039</twDelInfo><twComp>ipbus/trans/iface/state_FSM_FFd1</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y45.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>ipbus/pkt_tx</twComp><twBEL>ipbus/trans/iface/state_trans_out_pkt_done1</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y26.AX</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">3.046</twDelInfo><twComp>ipbus/pkt_tx</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y26.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>ipbus/stretch_tx/d_sync_d</twComp><twBEL>ipbus/stretch_tx/d_sync</twBEL></twPathDel><twLogDel>1.152</twLogDel><twRouteDel>4.845</twRouteDel><twTotDel>5.997</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk125</twDestClk><twPctLog>19.2</twPctLog><twPctRoute>80.8</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="38"><twUnconstPath anchorID="39" twDataPathType="twDataPathMaxDelay" ><twTotDel>6.816</twTotDel><twSrc BELType="FF">ipbus/trans/iface/state_FSM_FFd1_BRB3</twSrc><twDest BELType="FF">ipbus/stretch_tx/d_sync</twDest><twDel>5.804</twDel><twSUTime>0.114</twSUTime><twTotPathDel>5.918</twTotPathDel><twClkSkew dest = "2.633" src = "3.160">0.527</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.232" fPhaseErr="0.220" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.371</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ipbus/trans/iface/state_FSM_FFd1_BRB3</twSrc><twDest BELType='FF'>ipbus/stretch_tx/d_sync</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X24Y46.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ipb_clk</twSrcClk><twPathDel><twSite>SLICE_X24Y46.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>ipbus/trans/iface/state_FSM_FFd1_BRB3</twComp><twBEL>ipbus/trans/iface/state_FSM_FFd1_BRB3</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y45.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.730</twDelInfo><twComp>ipbus/trans/iface/state_FSM_FFd1_BRB3</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y45.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ipbus/trans/iface/state_FSM_FFd3_BRB3</twComp><twBEL>ipbus/trans/iface/state_FSM_FFd1-In8</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y45.A1</twSite><twDelType>net</twDelType><twFanCnt>69</twFanCnt><twDelInfo twEdge="twRising">1.039</twDelInfo><twComp>ipbus/trans/iface/state_FSM_FFd1</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y45.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>ipbus/pkt_tx</twComp><twBEL>ipbus/trans/iface/state_trans_out_pkt_done1</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y26.AX</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">3.046</twDelInfo><twComp>ipbus/pkt_tx</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y26.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>ipbus/stretch_tx/d_sync_d</twComp><twBEL>ipbus/stretch_tx/d_sync</twBEL></twPathDel><twLogDel>1.103</twLogDel><twRouteDel>4.815</twRouteDel><twTotDel>5.918</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk125</twDestClk><twPctLog>18.6</twPctLog><twPctRoute>81.4</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="8" iCriticalPaths="0" sType="EndPoint">Paths for end point ipbus/stretch_rx/d_sync (SLICE_X35Y38.DX), 8 paths
</twPathRptBanner><twPathRpt anchorID="40"><twUnconstPath anchorID="41" twDataPathType="twDataPathMaxDelay" ><twTotDel>5.086</twTotDel><twSrc BELType="FF">ipbus/trans/iface/state_FSM_FFd3_BRB0</twSrc><twDest BELType="FF">ipbus/stretch_rx/d_sync</twDest><twDel>4.070</twDel><twSUTime>0.114</twSUTime><twTotPathDel>4.184</twTotPathDel><twClkSkew dest = "2.627" src = "3.158">0.531</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.232" fPhaseErr="0.220" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.371</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ipbus/trans/iface/state_FSM_FFd3_BRB0</twSrc><twDest BELType='FF'>ipbus/stretch_rx/d_sync</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X23Y44.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ipb_clk</twSrcClk><twPathDel><twSite>SLICE_X23Y44.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>ipbus/trans/iface/state_FSM_FFd3_BRB0</twComp><twBEL>ipbus/trans/iface/state_FSM_FFd3_BRB0</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y44.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.814</twDelInfo><twComp>ipbus/trans/iface/state_FSM_FFd3_BRB0</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y44.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ipbus/trans/iface/state_FSM_FFd3_BRB1</twComp><twBEL>ipbus/trans/iface/state_FSM_FFd3-In3</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y45.A4</twSite><twDelType>net</twDelType><twFanCnt>70</twFanCnt><twDelInfo twEdge="twRising">0.722</twDelInfo><twComp>ipbus/trans/iface/state_FSM_FFd3</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y45.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>ipbus/trans/iface/dsel_BRB1</twComp><twBEL>ipbus/trans/iface/pkt_rx1</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y38.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.610</twDelInfo><twComp>ipbus/pkt_rx</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y38.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>ipbus/stretch_rx/d_sync</twComp><twBEL>ipbus/stretch_rx/d_sync</twBEL></twPathDel><twLogDel>1.038</twLogDel><twRouteDel>3.146</twRouteDel><twTotDel>4.184</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk125</twDestClk><twPctLog>24.8</twPctLog><twPctRoute>75.2</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="42"><twUnconstPath anchorID="43" twDataPathType="twDataPathMaxDelay" ><twTotDel>4.976</twTotDel><twSrc BELType="FF">ipbus/trans/iface/state_FSM_FFd3_BRB2</twSrc><twDest BELType="FF">ipbus/stretch_rx/d_sync</twDest><twDel>3.958</twDel><twSUTime>0.114</twSUTime><twTotPathDel>4.072</twTotPathDel><twClkSkew dest = "2.627" src = "3.160">0.533</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.232" fPhaseErr="0.220" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.371</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ipbus/trans/iface/state_FSM_FFd3_BRB2</twSrc><twDest BELType='FF'>ipbus/stretch_rx/d_sync</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X26Y45.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ipb_clk</twSrcClk><twPathDel><twSite>SLICE_X26Y45.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.576</twDelInfo><twComp>ipbus/pkt_tx</twComp><twBEL>ipbus/trans/iface/state_FSM_FFd3_BRB2</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y44.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.556</twDelInfo><twComp>ipbus/trans/iface/state_FSM_FFd3_BRB2</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y44.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ipbus/trans/iface/state_FSM_FFd3_BRB1</twComp><twBEL>ipbus/trans/iface/state_FSM_FFd3-In3</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y45.A4</twSite><twDelType>net</twDelType><twFanCnt>70</twFanCnt><twDelInfo twEdge="twRising">0.722</twDelInfo><twComp>ipbus/trans/iface/state_FSM_FFd3</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y45.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>ipbus/trans/iface/dsel_BRB1</twComp><twBEL>ipbus/trans/iface/pkt_rx1</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y38.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.610</twDelInfo><twComp>ipbus/pkt_rx</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y38.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>ipbus/stretch_rx/d_sync</twComp><twBEL>ipbus/stretch_rx/d_sync</twBEL></twPathDel><twLogDel>1.184</twLogDel><twRouteDel>2.888</twRouteDel><twTotDel>4.072</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk125</twDestClk><twPctLog>29.1</twPctLog><twPctRoute>70.9</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="44"><twUnconstPath anchorID="45" twDataPathType="twDataPathMaxDelay" ><twTotDel>4.851</twTotDel><twSrc BELType="FF">ipbus/trans/iface/state_FSM_FFd3_BRB3</twSrc><twDest BELType="FF">ipbus/stretch_rx/d_sync</twDest><twDel>3.834</twDel><twSUTime>0.114</twSUTime><twTotPathDel>3.948</twTotPathDel><twClkSkew dest = "2.627" src = "3.159">0.532</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.232" fPhaseErr="0.220" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.371</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ipbus/trans/iface/state_FSM_FFd3_BRB3</twSrc><twDest BELType='FF'>ipbus/stretch_rx/d_sync</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X25Y45.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ipb_clk</twSrcClk><twPathDel><twSite>SLICE_X25Y45.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>ipbus/trans/iface/state_FSM_FFd3_BRB3</twComp><twBEL>ipbus/trans/iface/state_FSM_FFd3_BRB3</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y44.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.578</twDelInfo><twComp>ipbus/trans/iface/state_FSM_FFd3_BRB3</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y44.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ipbus/trans/iface/state_FSM_FFd3_BRB1</twComp><twBEL>ipbus/trans/iface/state_FSM_FFd3-In3</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y45.A4</twSite><twDelType>net</twDelType><twFanCnt>70</twFanCnt><twDelInfo twEdge="twRising">0.722</twDelInfo><twComp>ipbus/trans/iface/state_FSM_FFd3</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y45.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>ipbus/trans/iface/dsel_BRB1</twComp><twBEL>ipbus/trans/iface/pkt_rx1</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y38.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.610</twDelInfo><twComp>ipbus/pkt_rx</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y38.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>ipbus/stretch_rx/d_sync</twComp><twBEL>ipbus/stretch_rx/d_sync</twBEL></twPathDel><twLogDel>1.038</twLogDel><twRouteDel>2.910</twRouteDel><twTotDel>3.948</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk125</twDestClk><twPctLog>26.3</twPctLog><twPctRoute>73.7</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PATH &quot;TS_tig_ipb_125_path&quot; TIG;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ipbus/udp_if/clock_crossing_if/pkt_done_write_buf_0 (SLICE_X17Y34.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="46"><twUnconstPath anchorID="47" twDataPathType="twDataPathMinDelay" ><twTotDel>0.129</twTotDel><twSrc BELType="FF">ipbus/udp_if/clock_crossing_if/pkt_done_w_tff_2</twSrc><twDest BELType="FF">ipbus/udp_if/clock_crossing_if/pkt_done_write_buf_0</twDest><twDel>0.509</twDel><twSUTime>-0.059</twSUTime><twTotPathDel>0.568</twTotPathDel><twClkSkew dest = "1.217" src = "1.149">-0.068</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.232" fPhaseErr="0.220" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.371</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>ipbus/udp_if/clock_crossing_if/pkt_done_w_tff_2</twSrc><twDest BELType='FF'>ipbus/udp_if/clock_crossing_if/pkt_done_write_buf_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X12Y34.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ipb_clk</twSrcClk><twPathDel><twSite>SLICE_X12Y34.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>ipbus/udp_if/clock_crossing_if/pkt_done_w_tff&lt;2&gt;</twComp><twBEL>ipbus/udp_if/clock_crossing_if/pkt_done_w_tff_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y34.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.309</twDelInfo><twComp>ipbus/udp_if/clock_crossing_if/pkt_done_w_tff&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X17Y34.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>ipbus/udp_if/clock_crossing_if/pkt_done_write_buf&lt;2&gt;</twComp><twBEL>ipbus/udp_if/clock_crossing_if/pkt_done_write_buf_0</twBEL></twPathDel><twLogDel>0.259</twLogDel><twRouteDel>0.309</twRouteDel><twTotDel>0.568</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk125</twDestClk><twPctLog>45.6</twPctLog><twPctRoute>54.4</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ipbus/udp_if/clock_crossing_if/pkt_done_read_buf_0 (SLICE_X17Y51.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="48"><twUnconstPath anchorID="49" twDataPathType="twDataPathMinDelay" ><twTotDel>0.130</twTotDel><twSrc BELType="FF">ipbus/udp_if/clock_crossing_if/pkt_done_r_tff_2</twSrc><twDest BELType="FF">ipbus/udp_if/clock_crossing_if/pkt_done_read_buf_0</twDest><twDel>0.509</twDel><twSUTime>-0.059</twSUTime><twTotPathDel>0.568</twTotPathDel><twClkSkew dest = "1.241" src = "1.174">-0.067</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.232" fPhaseErr="0.220" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.371</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>ipbus/udp_if/clock_crossing_if/pkt_done_r_tff_2</twSrc><twDest BELType='FF'>ipbus/udp_if/clock_crossing_if/pkt_done_read_buf_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X12Y51.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ipb_clk</twSrcClk><twPathDel><twSite>SLICE_X12Y51.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>ipbus/udp_if/clock_crossing_if/pkt_done_r_tff&lt;2&gt;</twComp><twBEL>ipbus/udp_if/clock_crossing_if/pkt_done_r_tff_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y51.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.309</twDelInfo><twComp>ipbus/udp_if/clock_crossing_if/pkt_done_r_tff&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X17Y51.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>ipbus/udp_if/clock_crossing_if/pkt_done_read_buf&lt;2&gt;</twComp><twBEL>ipbus/udp_if/clock_crossing_if/pkt_done_read_buf_0</twBEL></twPathDel><twLogDel>0.259</twLogDel><twRouteDel>0.309</twRouteDel><twTotDel>0.568</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk125</twDestClk><twPctLog>45.6</twPctLog><twPctRoute>54.4</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ipbus/udp_if/clock_crossing_if/rarp_buf_0 (SLICE_X3Y57.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="50"><twUnconstPath anchorID="51" twDataPathType="twDataPathMinDelay" ><twTotDel>0.482</twTotDel><twSrc BELType="FF">ipbus/trans/cfg/vec_out_81</twSrc><twDest BELType="FF">ipbus/udp_if/clock_crossing_if/rarp_buf_0</twDest><twDel>0.855</twDel><twSUTime>-0.059</twSUTime><twTotPathDel>0.914</twTotPathDel><twClkSkew dest = "1.234" src = "1.173">-0.061</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.232" fPhaseErr="0.220" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.371</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>ipbus/trans/cfg/vec_out_81</twSrc><twDest BELType='FF'>ipbus/udp_if/clock_crossing_if/rarp_buf_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X7Y52.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ipb_clk</twSrcClk><twPathDel><twSite>SLICE_X7Y52.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>ipbus/cfg&lt;81&gt;</twComp><twBEL>ipbus/trans/cfg/vec_out_81</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y57.AX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.657</twDelInfo><twComp>ipbus/cfg&lt;81&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X3Y57.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>ipbus/udp_if/clock_crossing_if/rarp_buf&lt;0&gt;</twComp><twBEL>ipbus/udp_if/clock_crossing_if/rarp_buf_0</twBEL></twPathDel><twLogDel>0.257</twLogDel><twRouteDel>0.657</twRouteDel><twTotDel>0.914</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk125</twDestClk><twPctLog>28.1</twPctLog><twPctRoute>71.9</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="52" twConstType="PATHBLOCK" ><twConstHead uID="5"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_tig_125_ipb_path&quot; TIG;</twConstName><twItemCnt>43</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>43</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ipbus/udp_if/ipbus_tx_ram/Mram_ram11 (RAMB16_X2Y6.DIA0), 1 path
</twPathRptBanner><twPathRpt anchorID="53"><twUnconstPath anchorID="54" twDataPathType="twDataPathMaxDelay" ><twTotDel>11.113</twTotDel><twSrc BELType="FF">ipbus/udp_if/IPADDR/My_IP_addr_20</twSrc><twDest BELType="RAM">ipbus/udp_if/ipbus_tx_ram/Mram_ram11</twDest><twDel>9.921</twDel><twSUTime>0.300</twSUTime><twTotPathDel>10.221</twTotPathDel><twClkSkew dest = "2.665" src = "3.186">0.521</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.232" fPhaseErr="0.220" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.371</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ipbus/udp_if/IPADDR/My_IP_addr_20</twSrc><twDest BELType='RAM'>ipbus/udp_if/ipbus_tx_ram/Mram_ram11</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X0Y64.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="24.000">clk125</twSrcClk><twPathDel><twSite>SLICE_X0Y64.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.535</twDelInfo><twComp>ipbus/udp_if/IPADDR/My_IP_addr_block.My_IP_addr_int&lt;23&gt;</twComp><twBEL>ipbus/udp_if/IPADDR/My_IP_addr_20</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y64.A2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.689</twDelInfo><twComp>ipbus/my_ip_addr_udp&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y64.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ipbus/trans/cfg_dout&lt;20&gt;</twComp><twBEL>ipbus/trans/cfg/dout&lt;20&gt;&lt;20&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y46.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.149</twDelInfo><twComp>ipbus/trans/cfg_dout&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y46.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>ipbus/trans/sm/hdr&lt;23&gt;</twComp><twBEL>ipbus/trans/sm/mux10121</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y45.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.583</twDelInfo><twComp>ipbus/trans/tx_data&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y45.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>ipbus/trans/iface/hlen&lt;5&gt;</twComp><twBEL>ipbus/trans/iface/Mmux_trans_out_wdata131</twBEL></twPathDel><twPathDel><twSite>RAMB16_X2Y6.DIA0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.217</twDelInfo><twComp>ipbus/trans_out_wdata&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X2Y6.CLKA</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>ipbus/udp_if/ipbus_tx_ram/Mram_ram11</twComp><twBEL>ipbus/udp_if/ipbus_tx_ram/Mram_ram11</twBEL></twPathDel><twLogDel>1.583</twLogDel><twRouteDel>8.638</twRouteDel><twTotDel>10.221</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="32.000">ipb_clk</twDestClk><twPctLog>15.5</twPctLog><twPctRoute>84.5</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ipbus/udp_if/ipbus_tx_ram/Mram_ram11 (RAMB16_X2Y6.DIA1), 1 path
</twPathRptBanner><twPathRpt anchorID="55"><twUnconstPath anchorID="56" twDataPathType="twDataPathMaxDelay" ><twTotDel>10.890</twTotDel><twSrc BELType="FF">ipbus/udp_if/IPADDR/My_IP_addr_21</twSrc><twDest BELType="RAM">ipbus/udp_if/ipbus_tx_ram/Mram_ram11</twDest><twDel>9.698</twDel><twSUTime>0.300</twSUTime><twTotPathDel>9.998</twTotPathDel><twClkSkew dest = "2.665" src = "3.186">0.521</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.232" fPhaseErr="0.220" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.371</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ipbus/udp_if/IPADDR/My_IP_addr_21</twSrc><twDest BELType='RAM'>ipbus/udp_if/ipbus_tx_ram/Mram_ram11</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X0Y64.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="24.000">clk125</twSrcClk><twPathDel><twSite>SLICE_X0Y64.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.535</twDelInfo><twComp>ipbus/udp_if/IPADDR/My_IP_addr_block.My_IP_addr_int&lt;23&gt;</twComp><twBEL>ipbus/udp_if/IPADDR/My_IP_addr_21</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y49.A2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.337</twDelInfo><twComp>ipbus/my_ip_addr_udp&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y49.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>ipbus/trans/cfg_dout&lt;21&gt;</twComp><twBEL>ipbus/trans/cfg/dout&lt;21&gt;&lt;21&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y45.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.290</twDelInfo><twComp>ipbus/trans/cfg_dout&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y45.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>ipbus/trans/tx_data&lt;21&gt;</twComp><twBEL>ipbus/trans/sm/mux10131</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y45.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.574</twDelInfo><twComp>ipbus/trans/tx_data&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y45.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>ipbus/trans/iface/hlen&lt;5&gt;</twComp><twBEL>ipbus/trans/iface/Mmux_trans_out_wdata141</twBEL></twPathDel><twPathDel><twSite>RAMB16_X2Y6.DIA1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.238</twDelInfo><twComp>ipbus/trans_out_wdata&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X2Y6.CLKA</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>ipbus/udp_if/ipbus_tx_ram/Mram_ram11</twComp><twBEL>ipbus/udp_if/ipbus_tx_ram/Mram_ram11</twBEL></twPathDel><twLogDel>1.559</twLogDel><twRouteDel>8.439</twRouteDel><twTotDel>9.998</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="32.000">ipb_clk</twDestClk><twPctLog>15.6</twPctLog><twPctRoute>84.4</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ipbus/udp_if/ipbus_tx_ram/Mram_ram15 (RAMB16_X2Y10.DIA0), 1 path
</twPathRptBanner><twPathRpt anchorID="57"><twUnconstPath anchorID="58" twDataPathType="twDataPathMaxDelay" ><twTotDel>10.721</twTotDel><twSrc BELType="FF">ipbus/udp_if/IPADDR/My_IP_addr_28</twSrc><twDest BELType="RAM">ipbus/udp_if/ipbus_tx_ram/Mram_ram15</twDest><twDel>9.494</twDel><twSUTime>0.300</twSUTime><twTotPathDel>9.794</twTotPathDel><twClkSkew dest = "2.631" src = "3.187">0.556</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.232" fPhaseErr="0.220" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.371</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ipbus/udp_if/IPADDR/My_IP_addr_28</twSrc><twDest BELType='RAM'>ipbus/udp_if/ipbus_tx_ram/Mram_ram15</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X2Y63.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="24.000">clk125</twSrcClk><twPathDel><twSite>SLICE_X2Y63.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.576</twDelInfo><twComp>ipbus/udp_if/IPADDR/My_IP_addr_block.My_IP_addr_int&lt;31&gt;</twComp><twBEL>ipbus/udp_if/IPADDR/My_IP_addr_28</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y50.C2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.262</twDelInfo><twComp>ipbus/my_ip_addr_udp&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y50.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>ipbus/trans/cfg_dout&lt;29&gt;</twComp><twBEL>ipbus/trans/cfg/dout&lt;28&gt;&lt;28&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y47.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.886</twDelInfo><twComp>ipbus/trans/cfg_dout&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y47.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>ipbus/trans/tx_data&lt;31&gt;</twComp><twBEL>ipbus/trans/sm/mux101101</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y47.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.691</twDelInfo><twComp>ipbus/trans/tx_data&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y47.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>ipbus/trans/iface/hlen&lt;13&gt;</twComp><twBEL>ipbus/trans/iface/Mmux_trans_out_wdata211</twBEL></twPathDel><twPathDel><twSite>RAMB16_X2Y10.DIA0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.292</twDelInfo><twComp>ipbus/trans_out_wdata&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X2Y10.CLKA</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>ipbus/udp_if/ipbus_tx_ram/Mram_ram15</twComp><twBEL>ipbus/udp_if/ipbus_tx_ram/Mram_ram15</twBEL></twPathDel><twLogDel>1.663</twLogDel><twRouteDel>8.131</twRouteDel><twTotDel>9.794</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="32.000">ipb_clk</twDestClk><twPctLog>17.0</twPctLog><twPctRoute>83.0</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PATH &quot;TS_tig_125_ipb_path&quot; TIG;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ipbus/udp_if/clock_crossing_if/req_send_buf_0 (SLICE_X7Y55.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="59"><twUnconstPath anchorID="60" twDataPathType="twDataPathMinDelay" ><twTotDel>0.080</twTotDel><twSrc BELType="FF">ipbus/udp_if/clock_crossing_if/req_send_tff</twSrc><twDest BELType="FF">ipbus/udp_if/clock_crossing_if/req_send_buf_0</twDest><twDel>0.458</twDel><twSUTime>-0.059</twSUTime><twTotPathDel>0.517</twTotPathDel><twClkSkew dest = "1.231" src = "1.165">-0.066</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.232" fPhaseErr="0.220" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.371</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>ipbus/udp_if/clock_crossing_if/req_send_tff</twSrc><twDest BELType='FF'>ipbus/udp_if/clock_crossing_if/req_send_buf_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X6Y55.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="32.000">clk125</twSrcClk><twPathDel><twSite>SLICE_X6Y55.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>ipbus/udp_if/clock_crossing_if/req_send_tff</twComp><twBEL>ipbus/udp_if/clock_crossing_if/req_send_tff</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y55.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.224</twDelInfo><twComp>ipbus/udp_if/clock_crossing_if/req_send_tff</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X7Y55.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>ipbus/udp_if/clock_crossing_if/req_send_buf&lt;2&gt;</twComp><twBEL>ipbus/udp_if/clock_crossing_if/req_send_buf_0</twBEL></twPathDel><twLogDel>0.293</twLogDel><twRouteDel>0.224</twRouteDel><twTotDel>0.517</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="32.000">ipb_clk</twDestClk><twPctLog>56.7</twPctLog><twPctRoute>43.3</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ipbus/udp_if/clock_crossing_if/busy_up_buf_0 (SLICE_X23Y41.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="61"><twUnconstPath anchorID="62" twDataPathType="twDataPathMinDelay" ><twTotDel>0.686</twTotDel><twSrc BELType="FF">ipbus/udp_if/clock_crossing_if/busy_up_tff</twSrc><twDest BELType="FF">ipbus/udp_if/clock_crossing_if/busy_up_buf_0</twDest><twDel>1.055</twDel><twSUTime>-0.059</twSUTime><twTotPathDel>1.114</twTotPathDel><twClkSkew dest = "1.209" src = "1.152">-0.057</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.232" fPhaseErr="0.220" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.371</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>ipbus/udp_if/clock_crossing_if/busy_up_tff</twSrc><twDest BELType='FF'>ipbus/udp_if/clock_crossing_if/busy_up_buf_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X16Y33.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="32.000">clk125</twSrcClk><twPathDel><twSite>SLICE_X16Y33.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>ipbus/udp_if/clock_crossing_if/busy_down_tff</twComp><twBEL>ipbus/udp_if/clock_crossing_if/busy_up_tff</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y41.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.817</twDelInfo><twComp>ipbus/udp_if/clock_crossing_if/busy_up_tff</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X23Y41.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>ipbus/udp_if/clock_crossing_if/busy_down_buf&lt;2&gt;</twComp><twBEL>ipbus/udp_if/clock_crossing_if/busy_up_buf_0</twBEL></twPathDel><twLogDel>0.297</twLogDel><twRouteDel>0.817</twRouteDel><twTotDel>1.114</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="32.000">ipb_clk</twDestClk><twPctLog>26.7</twPctLog><twPctRoute>73.3</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_3 (SLICE_X25Y28.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="63"><twUnconstPath anchorID="64" twDataPathType="twDataPathMinDelay" ><twTotDel>0.776</twTotDel><twSrc BELType="FF">ipbus/udp_if/tx_ram_selector/write_block.write_i_3</twSrc><twDest BELType="FF">ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_3</twDest><twDel>1.164</twDel><twSUTime>-0.059</twSUTime><twTotPathDel>1.223</twTotPathDel><twClkSkew dest = "1.218" src = "1.142">-0.076</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.232" fPhaseErr="0.220" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.371</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>ipbus/udp_if/tx_ram_selector/write_block.write_i_3</twSrc><twDest BELType='FF'>ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_3</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X10Y24.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="32.000">clk125</twSrcClk><twPathDel><twSite>SLICE_X10Y24.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.266</twDelInfo><twComp>ipbus/udp_if/tx_write_buffer_125&lt;2&gt;</twComp><twBEL>ipbus/udp_if/tx_ram_selector/write_block.write_i_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y28.DX</twSite><twDelType>net</twDelType><twFanCnt>35</twFanCnt><twDelInfo twEdge="twRising">0.898</twDelInfo><twComp>ipbus/udp_if/tx_write_buffer_125&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X25Y28.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>ipbus/udp_if/clock_crossing_if/tx_write_buf_buf&lt;3&gt;</twComp><twBEL>ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_3</twBEL></twPathDel><twLogDel>0.325</twLogDel><twRouteDel>0.898</twRouteDel><twTotDel>1.223</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="32.000">ipb_clk</twDestClk><twPctLog>26.6</twPctLog><twPctRoute>73.4</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="65" twConstType="PERIOD" ><twConstHead uID="6"><twConstName UCFConstName="" ScopeName="">TS_GMII_RX_CLK = PERIOD TIMEGRP &quot;gmii_rx_clk&quot; 125 MHz HIGH 50%;</twConstName><twItemCnt>1797</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1137</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>5.826</twMinPer></twConstHead><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_13 (SLICE_X12Y109.SR), 3 paths
</twPathRptBanner><twPathRpt anchorID="66"><twConstPath anchorID="67" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.174</twSlack><twSrc BELType="FF">eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/PREAMBLE</twSrc><twDest BELType="FF">eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_13</twDest><twTotPathDel>5.769</twTotPathDel><twClkSkew dest = "0.599" src = "0.621">0.022</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/PREAMBLE</twSrc><twDest BELType='FF'>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_13</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X30Y101.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">eth/rx_clk</twSrcClk><twPathDel><twSite>SLICE_X30Y101.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/PREAMBLE</twComp><twBEL>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/PREAMBLE</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y105.D2</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">1.496</twDelInfo><twComp>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/PREAMBLE</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y105.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_val</twComp><twBEL>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_val1</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y109.SR</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">3.065</twDelInfo><twComp>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_val</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y109.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.429</twDelInfo><twComp>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER&lt;14&gt;</twComp><twBEL>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_13</twBEL></twPathDel><twLogDel>1.208</twLogDel><twRouteDel>4.561</twRouteDel><twTotDel>5.769</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">eth/rx_clk</twDestClk><twPctLog>20.9</twPctLog><twPctRoute>79.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="68"><twConstPath anchorID="69" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.473</twSlack><twSrc BELType="FF">eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/SFD_FLAG</twSrc><twDest BELType="FF">eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_13</twDest><twTotPathDel>5.470</twTotPathDel><twClkSkew dest = "0.599" src = "0.621">0.022</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/SFD_FLAG</twSrc><twDest BELType='FF'>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_13</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X31Y101.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">eth/rx_clk</twSrcClk><twPathDel><twSite>SLICE_X31Y101.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/DEST_ADDRESS_FIELD</twComp><twBEL>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/SFD_FLAG</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y105.D3</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">1.292</twDelInfo><twComp>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/SFD_FLAG</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y105.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_val</twComp><twBEL>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_val1</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y109.SR</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">3.065</twDelInfo><twComp>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_val</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y109.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.429</twDelInfo><twComp>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER&lt;14&gt;</twComp><twBEL>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_13</twBEL></twPathDel><twLogDel>1.113</twLogDel><twRouteDel>4.357</twRouteDel><twTotDel>5.470</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">eth/rx_clk</twDestClk><twPctLog>20.3</twPctLog><twPctRoute>79.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="70"><twConstPath anchorID="71" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.756</twSlack><twSrc BELType="FF">eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4</twSrc><twDest BELType="FF">eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_13</twDest><twTotPathDel>5.196</twTotPathDel><twClkSkew dest = "0.295" src = "0.308">0.013</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4</twSrc><twDest BELType='FF'>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_13</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X27Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">eth/rx_clk</twSrcClk><twPathDel><twSite>SLICE_X27Y100.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4</twComp><twBEL>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y105.D5</twSite><twDelType>net</twDelType><twFanCnt>59</twFanCnt><twDelInfo twEdge="twRising">1.018</twDelInfo><twComp>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y105.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_val</twComp><twBEL>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_val1</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y109.SR</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">3.065</twDelInfo><twComp>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_val</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y109.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.429</twDelInfo><twComp>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER&lt;14&gt;</twComp><twBEL>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_13</twBEL></twPathDel><twLogDel>1.113</twLogDel><twRouteDel>4.083</twRouteDel><twTotDel>5.196</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">eth/rx_clk</twDestClk><twPctLog>21.4</twPctLog><twPctRoute>78.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_12 (SLICE_X12Y109.SR), 3 paths
</twPathRptBanner><twPathRpt anchorID="72"><twConstPath anchorID="73" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.185</twSlack><twSrc BELType="FF">eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/PREAMBLE</twSrc><twDest BELType="FF">eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_12</twDest><twTotPathDel>5.758</twTotPathDel><twClkSkew dest = "0.599" src = "0.621">0.022</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/PREAMBLE</twSrc><twDest BELType='FF'>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_12</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X30Y101.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">eth/rx_clk</twSrcClk><twPathDel><twSite>SLICE_X30Y101.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/PREAMBLE</twComp><twBEL>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/PREAMBLE</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y105.D2</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">1.496</twDelInfo><twComp>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/PREAMBLE</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y105.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_val</twComp><twBEL>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_val1</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y109.SR</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">3.065</twDelInfo><twComp>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_val</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y109.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.418</twDelInfo><twComp>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER&lt;14&gt;</twComp><twBEL>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_12</twBEL></twPathDel><twLogDel>1.197</twLogDel><twRouteDel>4.561</twRouteDel><twTotDel>5.758</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">eth/rx_clk</twDestClk><twPctLog>20.8</twPctLog><twPctRoute>79.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="74"><twConstPath anchorID="75" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.484</twSlack><twSrc BELType="FF">eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/SFD_FLAG</twSrc><twDest BELType="FF">eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_12</twDest><twTotPathDel>5.459</twTotPathDel><twClkSkew dest = "0.599" src = "0.621">0.022</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/SFD_FLAG</twSrc><twDest BELType='FF'>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_12</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X31Y101.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">eth/rx_clk</twSrcClk><twPathDel><twSite>SLICE_X31Y101.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/DEST_ADDRESS_FIELD</twComp><twBEL>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/SFD_FLAG</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y105.D3</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">1.292</twDelInfo><twComp>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/SFD_FLAG</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y105.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_val</twComp><twBEL>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_val1</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y109.SR</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">3.065</twDelInfo><twComp>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_val</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y109.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.418</twDelInfo><twComp>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER&lt;14&gt;</twComp><twBEL>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_12</twBEL></twPathDel><twLogDel>1.102</twLogDel><twRouteDel>4.357</twRouteDel><twTotDel>5.459</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">eth/rx_clk</twDestClk><twPctLog>20.2</twPctLog><twPctRoute>79.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="76"><twConstPath anchorID="77" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.767</twSlack><twSrc BELType="FF">eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4</twSrc><twDest BELType="FF">eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_12</twDest><twTotPathDel>5.185</twTotPathDel><twClkSkew dest = "0.295" src = "0.308">0.013</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4</twSrc><twDest BELType='FF'>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_12</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X27Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">eth/rx_clk</twSrcClk><twPathDel><twSite>SLICE_X27Y100.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4</twComp><twBEL>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y105.D5</twSite><twDelType>net</twDelType><twFanCnt>59</twFanCnt><twDelInfo twEdge="twRising">1.018</twDelInfo><twComp>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y105.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_val</twComp><twBEL>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_val1</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y109.SR</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">3.065</twDelInfo><twComp>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_val</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y109.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.418</twDelInfo><twComp>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER&lt;14&gt;</twComp><twBEL>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_12</twBEL></twPathDel><twLogDel>1.102</twLogDel><twRouteDel>4.083</twRouteDel><twTotDel>5.185</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">eth/rx_clk</twDestClk><twPctLog>21.3</twPctLog><twPctRoute>78.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_14 (SLICE_X12Y109.SR), 3 paths
</twPathRptBanner><twPathRpt anchorID="78"><twConstPath anchorID="79" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.208</twSlack><twSrc BELType="FF">eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/PREAMBLE</twSrc><twDest BELType="FF">eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_14</twDest><twTotPathDel>5.735</twTotPathDel><twClkSkew dest = "0.599" src = "0.621">0.022</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/PREAMBLE</twSrc><twDest BELType='FF'>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_14</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X30Y101.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">eth/rx_clk</twSrcClk><twPathDel><twSite>SLICE_X30Y101.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/PREAMBLE</twComp><twBEL>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/PREAMBLE</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y105.D2</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">1.496</twDelInfo><twComp>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/PREAMBLE</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y105.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_val</twComp><twBEL>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_val1</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y109.SR</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">3.065</twDelInfo><twComp>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_val</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y109.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.395</twDelInfo><twComp>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER&lt;14&gt;</twComp><twBEL>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_14</twBEL></twPathDel><twLogDel>1.174</twLogDel><twRouteDel>4.561</twRouteDel><twTotDel>5.735</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">eth/rx_clk</twDestClk><twPctLog>20.5</twPctLog><twPctRoute>79.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="80"><twConstPath anchorID="81" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.507</twSlack><twSrc BELType="FF">eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/SFD_FLAG</twSrc><twDest BELType="FF">eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_14</twDest><twTotPathDel>5.436</twTotPathDel><twClkSkew dest = "0.599" src = "0.621">0.022</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/SFD_FLAG</twSrc><twDest BELType='FF'>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_14</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X31Y101.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">eth/rx_clk</twSrcClk><twPathDel><twSite>SLICE_X31Y101.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/DEST_ADDRESS_FIELD</twComp><twBEL>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/SFD_FLAG</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y105.D3</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">1.292</twDelInfo><twComp>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/SFD_FLAG</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y105.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_val</twComp><twBEL>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_val1</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y109.SR</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">3.065</twDelInfo><twComp>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_val</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y109.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.395</twDelInfo><twComp>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER&lt;14&gt;</twComp><twBEL>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_14</twBEL></twPathDel><twLogDel>1.079</twLogDel><twRouteDel>4.357</twRouteDel><twTotDel>5.436</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">eth/rx_clk</twDestClk><twPctLog>19.8</twPctLog><twPctRoute>80.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="82"><twConstPath anchorID="83" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.790</twSlack><twSrc BELType="FF">eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4</twSrc><twDest BELType="FF">eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_14</twDest><twTotPathDel>5.162</twTotPathDel><twClkSkew dest = "0.295" src = "0.308">0.013</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4</twSrc><twDest BELType='FF'>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_14</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X27Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">eth/rx_clk</twSrcClk><twPathDel><twSite>SLICE_X27Y100.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4</twComp><twBEL>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y105.D5</twSite><twDelType>net</twDelType><twFanCnt>59</twFanCnt><twDelInfo twEdge="twRising">1.018</twDelInfo><twComp>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y105.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_val</twComp><twBEL>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_val1</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y109.SR</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">3.065</twDelInfo><twComp>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_val</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y109.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.395</twDelInfo><twComp>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER&lt;14&gt;</twComp><twBEL>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_14</twBEL></twPathDel><twLogDel>1.079</twLogDel><twRouteDel>4.083</twRouteDel><twTotDel>5.162</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">eth/rx_clk</twDestClk><twPctLog>20.9</twPctLog><twPctRoute>79.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_GMII_RX_CLK = PERIOD TIMEGRP &quot;gmii_rx_clk&quot; 125 MHz HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM24/DP (SLICE_X6Y90.D4), 1 path
</twPathRptBanner><twPathRpt anchorID="84"><twConstPath anchorID="85" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.326</twSlack><twSrc BELType="FF">eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_2</twSrc><twDest BELType="RAM">eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM24/DP</twDest><twTotPathDel>0.325</twTotPathDel><twClkSkew dest = "0.036" src = "0.037">0.001</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_2</twSrc><twDest BELType='RAM'>eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM24/DP</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X7Y91.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">eth/rx_clk</twSrcClk><twPathDel><twSite>SLICE_X7Y91.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twFalling">0.244</twDelInfo><twComp>eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1&lt;3&gt;</twComp><twBEL>eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y90.D4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twFalling">0.209</twDelInfo><twComp>eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X6Y90.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.128</twDelInfo><twComp>eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014&lt;6&gt;</twComp><twBEL>eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM24/DP</twBEL></twPathDel><twLogDel>0.116</twLogDel><twRouteDel>0.209</twRouteDel><twTotDel>0.325</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">eth/rx_clk</twDestClk><twPctLog>35.7</twPctLog><twPctRoute>64.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM23/DP (SLICE_X6Y90.D4), 1 path
</twPathRptBanner><twPathRpt anchorID="86"><twConstPath anchorID="87" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.326</twSlack><twSrc BELType="FF">eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_2</twSrc><twDest BELType="RAM">eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM23/DP</twDest><twTotPathDel>0.325</twTotPathDel><twClkSkew dest = "0.036" src = "0.037">0.001</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_2</twSrc><twDest BELType='RAM'>eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM23/DP</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X7Y91.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">eth/rx_clk</twSrcClk><twPathDel><twSite>SLICE_X7Y91.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twFalling">0.244</twDelInfo><twComp>eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1&lt;3&gt;</twComp><twBEL>eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y90.D4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twFalling">0.209</twDelInfo><twComp>eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X6Y90.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.128</twDelInfo><twComp>eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014&lt;6&gt;</twComp><twBEL>eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM23/DP</twBEL></twPathDel><twLogDel>0.116</twLogDel><twRouteDel>0.209</twRouteDel><twTotDel>0.325</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">eth/rx_clk</twDestClk><twPctLog>35.7</twPctLog><twPctRoute>64.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM22/DP (SLICE_X6Y90.D4), 1 path
</twPathRptBanner><twPathRpt anchorID="88"><twConstPath anchorID="89" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.326</twSlack><twSrc BELType="FF">eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_2</twSrc><twDest BELType="RAM">eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM22/DP</twDest><twTotPathDel>0.325</twTotPathDel><twClkSkew dest = "0.036" src = "0.037">0.001</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_2</twSrc><twDest BELType='RAM'>eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM22/DP</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X7Y91.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">eth/rx_clk</twSrcClk><twPathDel><twSite>SLICE_X7Y91.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twFalling">0.244</twDelInfo><twComp>eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1&lt;3&gt;</twComp><twBEL>eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y90.D4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twFalling">0.209</twDelInfo><twComp>eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X6Y90.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.128</twDelInfo><twComp>eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014&lt;6&gt;</twComp><twBEL>eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM22/DP</twBEL></twPathDel><twLogDel>0.116</twLogDel><twRouteDel>0.209</twRouteDel><twTotDel>0.325</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">eth/rx_clk</twDestClk><twPctLog>35.7</twPctLog><twPctRoute>64.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="90"><twPinLimitBanner>Component Switching Limit Checks: TS_GMII_RX_CLK = PERIOD TIMEGRP &quot;gmii_rx_clk&quot; 125 MHz HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="91" type="MINPERIOD" name="Tbcper_I" slack="5.334" period="8.000" constraintValue="8.000" deviceLimit="2.666" freqLimit="375.094" physResource="eth/bufg0/I0" logResource="eth/bufg0/I0" locationPin="BUFGMUX_X2Y3.I0" clockNet="gmii_rx_clk_IBUFG"/><twPinLimit anchorID="92" type="MINPERIOD" name="Tcp" slack="6.601" period="8.000" constraintValue="8.000" deviceLimit="1.399" freqLimit="714.796" physResource="eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/DATA&lt;4&gt;/CLK" logResource="eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/Mshreg_DATA_2/CLK" locationPin="SLICE_X10Y99.CLK" clockNet="eth/rx_clk"/><twPinLimit anchorID="93" type="MINPERIOD" name="Tcp" slack="6.601" period="8.000" constraintValue="8.000" deviceLimit="1.399" freqLimit="714.796" physResource="eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/DATA&lt;4&gt;/CLK" logResource="eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/Mshreg_DATA_0/CLK" locationPin="SLICE_X10Y99.CLK" clockNet="eth/rx_clk"/></twPinLimitRpt></twConst><twConst anchorID="94" twConstType="PERIOD" ><twConstHead uID="7"><twConstName UCFConstName="" ScopeName="">TS_ckref_tdc_p = PERIOD TIMEGRP &quot;ckref_tdc_p&quot; 25 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>10.000</twMinPer></twConstHead><twPinLimitRpt anchorID="95"><twPinLimitBanner>Component Switching Limit Checks: TS_ckref_tdc_p = PERIOD TIMEGRP &quot;ckref_tdc_p&quot; 25 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="96" type="MINPERIOD" name="Tpllper_CLKOUT(Foutmax)" slack="0.459" period="3.125" constraintValue="3.125" deviceLimit="2.666" freqLimit="375.094" physResource="slaves/TDCchannels/PLLgen/pll_base_inst/PLL_ADV/CLKOUT3" logResource="slaves/TDCchannels/PLLgen/pll_base_inst/PLL_ADV/CLKOUT3" locationPin="PLL_ADV_X0Y1.CLKOUT3" clockNet="slaves/TDCchannels/PLLgen/clkout3"/><twPinLimit anchorID="97" type="MINPERIOD" name="Tpllper_CLKOUT(Foutmax)" slack="2.073" period="3.125" constraintValue="3.125" deviceLimit="1.052" freqLimit="950.570" physResource="slaves/TDCchannels/PLLgen/pll_base_inst/PLL_ADV/CLKOUT0" logResource="slaves/TDCchannels/PLLgen/pll_base_inst/PLL_ADV/CLKOUT0" locationPin="PLL_ADV_X0Y1.CLKOUT0" clockNet="slaves/TDCchannels/PLLgen/clkout0"/><twPinLimit anchorID="98" type="MINPERIOD" name="Tpllper_CLKOUT(Foutmax)" slack="2.073" period="3.125" constraintValue="3.125" deviceLimit="1.052" freqLimit="950.570" physResource="slaves/TDCchannels/PLLgen/pll_base_inst/PLL_ADV/CLKOUT1" logResource="slaves/TDCchannels/PLLgen/pll_base_inst/PLL_ADV/CLKOUT1" locationPin="PLL_ADV_X0Y1.CLKOUT1" clockNet="slaves/TDCchannels/PLLgen/clkout1"/></twPinLimitRpt></twConst><twConst anchorID="99" twConstType="PATHDELAY" ><twConstHead uID="8"><twConstName UCFConstName="" ScopeName="">TS_Hit_to_SYSCLK = MAXDELAY FROM TIMEGRP &quot;GRPhit&quot; TO TIMEGRP &quot;GRPSYSCLK&quot; 1.2         ns DATAPATHONLY;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst anchorID="100" twConstType="PATHDELAY" ><twConstHead uID="9"><twConstName UCFConstName="" ScopeName="">TS_CLK_0_to_Hit = MAXDELAY FROM TIMEGRP &quot;GRPCLK_0&quot; TO TIMEGRP &quot;GRPhit&quot; 1.2 ns         DATAPATHONLY;</twConstName><twItemCnt>6</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>6</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>1.096</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_2 (SLICE_X47Y66.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="101"><twConstPath anchorID="102" twDataPathType="twDataPathFromToDelay"><twSlack>0.104</twSlack><twSrc BELType="FF">slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_2</twSrc><twDest BELType="FF">slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_2</twDest><twTotPathDel>1.096</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>1.200</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_2</twSrc><twDest BELType='FF'>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X47Y67.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="21.875">slaves/TDCchannels/CLK_0</twSrcClk><twPathDel><twSite>SLICE_X47Y67.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0&lt;1&gt;</twComp><twBEL>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y66.DX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.464</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y66.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0&lt;2&gt;</twComp><twBEL>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_2</twBEL></twPathDel><twLogDel>0.632</twLogDel><twRouteDel>0.464</twRouteDel><twTotDel>1.096</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">slaves/TDCchannels/dc1/TDCcore/hit</twDestClk><twPctLog>57.7</twPctLog><twPctRoute>42.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_2 (SLICE_X47Y66.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="103"><twConstPath anchorID="104" twDataPathType="twDataPathFromToDelay"><twSlack>0.172</twSlack><twSrc BELType="FF">slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_2</twSrc><twDest BELType="FF">slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_2</twDest><twTotPathDel>1.028</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>1.200</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_2</twSrc><twDest BELType='FF'>slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X47Y68.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="23.437">slaves/TDCchannels/CLK_0</twSrcClk><twPathDel><twSite>SLICE_X47Y68.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/counter_val_CK180&lt;2&gt;</twComp><twBEL>slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y66.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.484</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/counter_val_CK180&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y66.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0&lt;2&gt;</twComp><twBEL>slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_2</twBEL></twPathDel><twLogDel>0.544</twLogDel><twRouteDel>0.484</twRouteDel><twTotDel>1.028</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">slaves/TDCchannels/dc1/TDCcore/hit</twDestClk><twPctLog>52.9</twPctLog><twPctRoute>47.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_0 (SLICE_X46Y66.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="105"><twConstPath anchorID="106" twDataPathType="twDataPathFromToDelay"><twSlack>0.174</twSlack><twSrc BELType="FF">slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_0</twSrc><twDest BELType="FF">slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_0</twDest><twTotPathDel>1.026</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>1.200</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_0</twSrc><twDest BELType='FF'>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X47Y67.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="21.875">slaves/TDCchannels/CLK_0</twSrcClk><twPathDel><twSite>SLICE_X47Y67.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0&lt;1&gt;</twComp><twBEL>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y66.AX</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.482</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y66.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0&lt;1&gt;</twComp><twBEL>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_0</twBEL></twPathDel><twLogDel>0.544</twLogDel><twRouteDel>0.482</twRouteDel><twTotDel>1.026</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">slaves/TDCchannels/dc1/TDCcore/hit</twDestClk><twPctLog>53.0</twPctLog><twPctRoute>47.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_CLK_0_to_Hit = MAXDELAY FROM TIMEGRP &quot;GRPCLK_0&quot; TO TIMEGRP &quot;GRPhit&quot; 1.2 ns
        DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_1 (SLICE_X46Y66.BX), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="107"><twSlack>0.456</twSlack><twSrc BELType="FF">slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_1</twSrc><twDest BELType="FF">slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_1</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_1</twSrc><twDest BELType='FF'>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X47Y67.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="25.000">slaves/TDCchannels/CLK_0</twSrcClk><twPathDel><twSite>SLICE_X47Y67.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0&lt;1&gt;</twComp><twBEL>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y66.BX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.210</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X46Y66.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">0.048</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0&lt;1&gt;</twComp><twBEL>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_1</twBEL></twPathDel><twLogDel>0.246</twLogDel><twRouteDel>0.210</twRouteDel><twTotDel>0.456</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">slaves/TDCchannels/dc1/TDCcore/hit</twDestClk><twPctLog>53.9</twPctLog><twPctRoute>46.1</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_0 (SLICE_X47Y66.AX), 1 path
</twPathRptBanner><twRacePath anchorID="108"><twSlack>0.464</twSlack><twSrc BELType="FF">slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_0</twSrc><twDest BELType="FF">slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_0</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_0</twSrc><twDest BELType='FF'>slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X47Y68.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="26.562">slaves/TDCchannels/CLK_0</twSrcClk><twPathDel><twSite>SLICE_X47Y68.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/counter_val_CK180&lt;2&gt;</twComp><twBEL>slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y66.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.207</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/counter_val_CK180&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X47Y66.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0&lt;2&gt;</twComp><twBEL>slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_0</twBEL></twPathDel><twLogDel>0.257</twLogDel><twRouteDel>0.207</twRouteDel><twTotDel>0.464</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">slaves/TDCchannels/dc1/TDCcore/hit</twDestClk><twPctLog>55.4</twPctLog><twPctRoute>44.6</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_1 (SLICE_X47Y66.BX), 1 path
</twPathRptBanner><twRacePath anchorID="109"><twSlack>0.465</twSlack><twSrc BELType="FF">slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_1</twSrc><twDest BELType="FF">slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_1</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_1</twSrc><twDest BELType='FF'>slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X47Y68.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="26.562">slaves/TDCchannels/CLK_0</twSrcClk><twPathDel><twSite>SLICE_X47Y68.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/counter_val_CK180&lt;2&gt;</twComp><twBEL>slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y66.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.208</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/counter_val_CK180&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X47Y66.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0&lt;2&gt;</twComp><twBEL>slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_1</twBEL></twPathDel><twLogDel>0.257</twLogDel><twRouteDel>0.208</twRouteDel><twTotDel>0.465</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">slaves/TDCchannels/dc1/TDCcore/hit</twDestClk><twPctLog>55.3</twPctLog><twPctRoute>44.7</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="110" twConstType="PATHDELAY" ><twConstHead uID="10"><twConstName UCFConstName="" ScopeName="">TS_hitDivider = MAXDELAY FROM TIMEGRP &quot;GRPinputhit&quot; TO TIMEGRP &quot;GRPSYSCLK&quot; 4.5         ns DATAPATHONLY;</twConstName><twItemCnt>10</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>10</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>1.541</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L1_0 (SLICE_X48Y66.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="111"><twConstPath anchorID="112" twDataPathType="twDataPathFromToDelay"><twSlack>2.959</twSlack><twSrc BELType="FF">slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_0</twSrc><twDest BELType="FF">slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L1_0</twDest><twTotPathDel>1.541</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>4.500</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_0</twSrc><twDest BELType='FF'>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L1_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X46Y66.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">slaves/TDCchannels/dc1/TDCcore/hit</twSrcClk><twPathDel><twSite>SLICE_X46Y66.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0&lt;1&gt;</twComp><twBEL>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y66.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.980</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y66.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L1&lt;2&gt;</twComp><twBEL>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L1_0</twBEL></twPathDel><twLogDel>0.561</twLogDel><twRouteDel>0.980</twRouteDel><twTotDel>1.541</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">slaves/TDCchannels/SYSCLK</twDestClk><twPctLog>36.4</twPctLog><twPctRoute>63.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point slaves/TDCchannels/dc1/TDCcore/hit_registers_L1_0 (SLICE_X48Y65.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="113"><twConstPath anchorID="114" twDataPathType="twDataPathFromToDelay"><twSlack>2.992</twSlack><twSrc BELType="FF">slaves/TDCchannels/dc1/TDCcore/hit_registers_L0_0</twSrc><twDest BELType="FF">slaves/TDCchannels/dc1/TDCcore/hit_registers_L1_0</twDest><twTotPathDel>1.508</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>4.500</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>slaves/TDCchannels/dc1/TDCcore/hit_registers_L0_0</twSrc><twDest BELType='FF'>slaves/TDCchannels/dc1/TDCcore/hit_registers_L1_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X47Y64.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.296">slaves/TDCchannels/dc1/TDCcore/hit</twSrcClk><twPathDel><twSite>SLICE_X47Y64.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/hit_registers_L0&lt;1&gt;</twComp><twBEL>slaves/TDCchannels/dc1/TDCcore/hit_registers_L0_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y65.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.993</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/hit_registers_L0&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y65.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/hit_registers_L1&lt;3&gt;</twComp><twBEL>slaves/TDCchannels/dc1/TDCcore/hit_registers_L1_0</twBEL></twPathDel><twLogDel>0.515</twLogDel><twRouteDel>0.993</twRouteDel><twTotDel>1.508</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">slaves/TDCchannels/SYSCLK</twDestClk><twPctLog>34.2</twPctLog><twPctRoute>65.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L1_2 (SLICE_X48Y66.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="115"><twConstPath anchorID="116" twDataPathType="twDataPathFromToDelay"><twSlack>3.110</twSlack><twSrc BELType="FF">slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_2</twSrc><twDest BELType="FF">slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L1_2</twDest><twTotPathDel>1.390</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>4.500</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_2</twSrc><twDest BELType='FF'>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L1_2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X47Y66.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">slaves/TDCchannels/dc1/TDCcore/hit</twSrcClk><twPathDel><twSite>SLICE_X47Y66.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0&lt;2&gt;</twComp><twBEL>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y66.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.875</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y66.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L1&lt;2&gt;</twComp><twBEL>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L1_2</twBEL></twPathDel><twLogDel>0.515</twLogDel><twRouteDel>0.875</twRouteDel><twTotDel>1.390</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">slaves/TDCchannels/SYSCLK</twDestClk><twPctLog>37.1</twPctLog><twPctRoute>62.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_hitDivider = MAXDELAY FROM TIMEGRP &quot;GRPinputhit&quot; TO TIMEGRP &quot;GRPSYSCLK&quot; 4.5
        ns DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point slaves/TDCchannels/dc1/TDCcore/hit_registers_L1_3 (SLICE_X48Y65.DX), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="117"><twSlack>0.464</twSlack><twSrc BELType="FF">slaves/TDCchannels/dc1/TDCcore/hit_registers_L0_3</twSrc><twDest BELType="FF">slaves/TDCchannels/dc1/TDCcore/hit_registers_L1_3</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>slaves/TDCchannels/dc1/TDCcore/hit_registers_L0_3</twSrc><twDest BELType='FF'>slaves/TDCchannels/dc1/TDCcore/hit_registers_L1_3</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X47Y65.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.250">slaves/TDCchannels/dc1/TDCcore/hit</twSrcClk><twPathDel><twSite>SLICE_X47Y65.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/hit_registers_L0&lt;3&gt;</twComp><twBEL>slaves/TDCchannels/dc1/TDCcore/hit_registers_L0_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y65.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.225</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/hit_registers_L0&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X48Y65.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">0.041</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/hit_registers_L1&lt;3&gt;</twComp><twBEL>slaves/TDCchannels/dc1/TDCcore/hit_registers_L1_3</twBEL></twPathDel><twLogDel>0.239</twLogDel><twRouteDel>0.225</twRouteDel><twTotDel>0.464</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">slaves/TDCchannels/SYSCLK</twDestClk><twPctLog>51.5</twPctLog><twPctRoute>48.5</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point slaves/TDCchannels/dc1/TDCcore/hit_registers_L1_2 (SLICE_X48Y65.CX), 1 path
</twPathRptBanner><twRacePath anchorID="118"><twSlack>0.466</twSlack><twSrc BELType="FF">slaves/TDCchannels/dc1/TDCcore/hit_registers_L0_2</twSrc><twDest BELType="FF">slaves/TDCchannels/dc1/TDCcore/hit_registers_L1_2</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>slaves/TDCchannels/dc1/TDCcore/hit_registers_L0_2</twSrc><twDest BELType='FF'>slaves/TDCchannels/dc1/TDCcore/hit_registers_L1_2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X47Y65.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.640">slaves/TDCchannels/dc1/TDCcore/hit</twSrcClk><twPathDel><twSite>SLICE_X47Y65.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/hit_registers_L0&lt;3&gt;</twComp><twBEL>slaves/TDCchannels/dc1/TDCcore/hit_registers_L0_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y65.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.227</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/hit_registers_L0&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X48Y65.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">0.041</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/hit_registers_L1&lt;3&gt;</twComp><twBEL>slaves/TDCchannels/dc1/TDCcore/hit_registers_L1_2</twBEL></twPathDel><twLogDel>0.239</twLogDel><twRouteDel>0.227</twRouteDel><twTotDel>0.466</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">slaves/TDCchannels/SYSCLK</twDestClk><twPctLog>51.3</twPctLog><twPctRoute>48.7</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point slaves/TDCchannels/dc1/TDCcore/hit_registers_L1_1 (SLICE_X48Y65.BX), 1 path
</twPathRptBanner><twRacePath anchorID="119"><twSlack>0.567</twSlack><twSrc BELType="FF">slaves/TDCchannels/dc1/TDCcore/hit_registers_L0_1</twSrc><twDest BELType="FF">slaves/TDCchannels/dc1/TDCcore/hit_registers_L1_1</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>slaves/TDCchannels/dc1/TDCcore/hit_registers_L0_1</twSrc><twDest BELType='FF'>slaves/TDCchannels/dc1/TDCcore/hit_registers_L1_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X47Y64.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.031">slaves/TDCchannels/dc1/TDCcore/hit</twSrcClk><twPathDel><twSite>SLICE_X47Y64.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/hit_registers_L0&lt;1&gt;</twComp><twBEL>slaves/TDCchannels/dc1/TDCcore/hit_registers_L0_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y65.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.328</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/hit_registers_L0&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X48Y65.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">0.041</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/hit_registers_L1&lt;3&gt;</twComp><twBEL>slaves/TDCchannels/dc1/TDCcore/hit_registers_L1_1</twBEL></twPathDel><twLogDel>0.239</twLogDel><twRouteDel>0.328</twRouteDel><twTotDel>0.567</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">slaves/TDCchannels/SYSCLK</twDestClk><twPctLog>42.2</twPctLog><twPctRoute>57.8</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="120" twConstType="PERIOD" ><twConstHead uID="11"><twConstName UCFConstName="" ScopeName="">TS_clocks_clk_125_i = PERIOD TIMEGRP &quot;clocks_clk_125_i&quot; TS_sysclk * 1.25 HIGH         50%;</twConstName><twItemCnt>46588</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>14779</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>7.674</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ipbus/udp_if/RARP_block/data_block.data_buffer_102 (SLICE_X30Y119.D3), 1 path
</twPathRptBanner><twPathRpt anchorID="121"><twConstPath anchorID="122" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.326</twSlack><twSrc BELType="FF">clocks/rst_125</twSrc><twDest BELType="FF">ipbus/udp_if/RARP_block/data_block.data_buffer_102</twDest><twTotPathDel>7.467</twTotPathDel><twClkSkew dest = "0.686" src = "0.742">0.056</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.232" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.151</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>clocks/rst_125</twSrc><twDest BELType='FF'>ipbus/udp_if/RARP_block/data_block.data_buffer_102</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X35Y53.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk125</twSrcClk><twPathDel><twSite>SLICE_X35Y53.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>rst_125</twComp><twBEL>clocks/rst_125</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y119.D3</twSite><twDelType>net</twDelType><twFanCnt>497</twFanCnt><twDelInfo twEdge="twRising">6.698</twDelInfo><twComp>rst_125</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y119.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.339</twDelInfo><twComp>ipbus/udp_if/RARP_block/data_block.data_buffer&lt;102&gt;</twComp><twBEL>ipbus/udp_if/RARP_block/data_block.data_buffer[335]_data_block.data_buffer[335]_mux_6_OUT&lt;94&gt;1</twBEL><twBEL>ipbus/udp_if/RARP_block/data_block.data_buffer_102</twBEL></twPathDel><twLogDel>0.769</twLogDel><twRouteDel>6.698</twRouteDel><twTotDel>7.467</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk125</twDestClk><twPctLog>10.3</twPctLog><twPctRoute>89.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ipbus/udp_if/RARP_block/data_block.data_buffer_138 (SLICE_X28Y111.D1), 1 path
</twPathRptBanner><twPathRpt anchorID="123"><twConstPath anchorID="124" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.334</twSlack><twSrc BELType="FF">clocks/rst_125</twSrc><twDest BELType="FF">ipbus/udp_if/RARP_block/data_block.data_buffer_138</twDest><twTotPathDel>7.464</twTotPathDel><twClkSkew dest = "0.691" src = "0.742">0.051</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.232" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.151</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>clocks/rst_125</twSrc><twDest BELType='FF'>ipbus/udp_if/RARP_block/data_block.data_buffer_138</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X35Y53.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk125</twSrcClk><twPathDel><twSite>SLICE_X35Y53.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>rst_125</twComp><twBEL>clocks/rst_125</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y111.D1</twSite><twDelType>net</twDelType><twFanCnt>497</twFanCnt><twDelInfo twEdge="twRising">6.685</twDelInfo><twComp>rst_125</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y111.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.349</twDelInfo><twComp>ipbus/udp_if/RARP_block/data_block.data_buffer&lt;138&gt;</twComp><twBEL>ipbus/udp_if/RARP_block/data_block.data_buffer[335]_data_block.data_buffer[335]_mux_6_OUT&lt;130&gt;1</twBEL><twBEL>ipbus/udp_if/RARP_block/data_block.data_buffer_138</twBEL></twPathDel><twLogDel>0.779</twLogDel><twRouteDel>6.685</twRouteDel><twTotDel>7.464</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk125</twDestClk><twPctLog>10.4</twPctLog><twPctRoute>89.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ipbus/udp_if/RARP_block/data_block.data_buffer_144 (SLICE_X22Y110.C5), 1 path
</twPathRptBanner><twPathRpt anchorID="125"><twConstPath anchorID="126" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.351</twSlack><twSrc BELType="FF">clocks/rst_125</twSrc><twDest BELType="FF">ipbus/udp_if/RARP_block/data_block.data_buffer_144</twDest><twTotPathDel>7.447</twTotPathDel><twClkSkew dest = "0.691" src = "0.742">0.051</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.232" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.151</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>clocks/rst_125</twSrc><twDest BELType='FF'>ipbus/udp_if/RARP_block/data_block.data_buffer_144</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X35Y53.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk125</twSrcClk><twPathDel><twSite>SLICE_X35Y53.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>rst_125</twComp><twBEL>clocks/rst_125</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y110.C5</twSite><twDelType>net</twDelType><twFanCnt>497</twFanCnt><twDelInfo twEdge="twRising">6.678</twDelInfo><twComp>rst_125</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y110.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.339</twDelInfo><twComp>ipbus/udp_if/RARP_block/data_block.data_buffer&lt;146&gt;</twComp><twBEL>ipbus/udp_if/RARP_block/data_block.data_buffer[335]_data_block.data_buffer[335]_mux_6_OUT&lt;136&gt;1</twBEL><twBEL>ipbus/udp_if/RARP_block/data_block.data_buffer_144</twBEL></twPathDel><twLogDel>0.769</twLogDel><twRouteDel>6.678</twRouteDel><twTotDel>7.447</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk125</twDestClk><twPctLog>10.3</twPctLog><twPctRoute>89.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_clocks_clk_125_i = PERIOD TIMEGRP &quot;clocks_clk_125_i&quot; TS_sysclk * 1.25 HIGH
        50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_0_2 (SLICE_X55Y61.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="127"><twConstPath anchorID="128" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.375</twSlack><twSrc BELType="FF">eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4</twSrc><twDest BELType="FF">eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_0_2</twDest><twTotPathDel>0.376</twTotPathDel><twClkSkew dest = "0.043" src = "0.042">-0.001</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4</twSrc><twDest BELType='FF'>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_0_2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X54Y63.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">clk125</twSrcClk><twPathDel><twSite>SLICE_X54Y63.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4</twComp><twBEL>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y61.SR</twSite><twDelType>net</twDelType><twFanCnt>92</twFanCnt><twDelInfo twEdge="twFalling">0.315</twDelInfo><twComp>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X55Y61.CLK</twSite><twDelType>Tcksr</twDelType><twDelInfo twEdge="twFalling">-0.139</twDelInfo><twComp>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_0&lt;7&gt;</twComp><twBEL>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_0_2</twBEL></twPathDel><twLogDel>0.061</twLogDel><twRouteDel>0.315</twRouteDel><twTotDel>0.376</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk125</twDestClk><twPctLog>16.2</twPctLog><twPctRoute>83.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_0_0 (SLICE_X55Y61.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="129"><twConstPath anchorID="130" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.376</twSlack><twSrc BELType="FF">eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4</twSrc><twDest BELType="FF">eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_0_0</twDest><twTotPathDel>0.377</twTotPathDel><twClkSkew dest = "0.043" src = "0.042">-0.001</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4</twSrc><twDest BELType='FF'>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_0_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X54Y63.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">clk125</twSrcClk><twPathDel><twSite>SLICE_X54Y63.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4</twComp><twBEL>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y61.SR</twSite><twDelType>net</twDelType><twFanCnt>92</twFanCnt><twDelInfo twEdge="twFalling">0.315</twDelInfo><twComp>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X55Y61.CLK</twSite><twDelType>Tcksr</twDelType><twDelInfo twEdge="twFalling">-0.138</twDelInfo><twComp>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_0&lt;7&gt;</twComp><twBEL>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_0_0</twBEL></twPathDel><twLogDel>0.062</twLogDel><twRouteDel>0.315</twRouteDel><twTotDel>0.377</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk125</twDestClk><twPctLog>16.4</twPctLog><twPctRoute>83.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_0_6 (SLICE_X55Y61.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="131"><twConstPath anchorID="132" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.376</twSlack><twSrc BELType="FF">eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4</twSrc><twDest BELType="FF">eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_0_6</twDest><twTotPathDel>0.377</twTotPathDel><twClkSkew dest = "0.043" src = "0.042">-0.001</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4</twSrc><twDest BELType='FF'>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_0_6</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X54Y63.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">clk125</twSrcClk><twPathDel><twSite>SLICE_X54Y63.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4</twComp><twBEL>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y61.SR</twSite><twDelType>net</twDelType><twFanCnt>92</twFanCnt><twDelInfo twEdge="twFalling">0.315</twDelInfo><twComp>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X55Y61.CLK</twSite><twDelType>Tcksr</twDelType><twDelInfo twEdge="twFalling">-0.138</twDelInfo><twComp>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_0&lt;7&gt;</twComp><twBEL>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_0_6</twBEL></twPathDel><twLogDel>0.062</twLogDel><twRouteDel>0.315</twRouteDel><twTotDel>0.377</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk125</twDestClk><twPctLog>16.4</twPctLog><twPctRoute>83.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="133"><twPinLimitBanner>Component Switching Limit Checks: TS_clocks_clk_125_i = PERIOD TIMEGRP &quot;clocks_clk_125_i&quot; TS_sysclk * 1.25 HIGH
        50%;</twPinLimitBanner><twPinLimit anchorID="134" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="4.430" period="8.000" constraintValue="8.000" deviceLimit="3.570" freqLimit="280.112" physResource="ipbus/udp_if/ipbus_tx_ram/Mram_ram10/CLKB" logResource="ipbus/udp_if/ipbus_tx_ram/Mram_ram10/CLKB" locationPin="RAMB16_X2Y14.CLKB" clockNet="clk125"/><twPinLimit anchorID="135" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="4.430" period="8.000" constraintValue="8.000" deviceLimit="3.570" freqLimit="280.112" physResource="ipbus/udp_if/ipbus_tx_ram/Mram_ram11/CLKB" logResource="ipbus/udp_if/ipbus_tx_ram/Mram_ram11/CLKB" locationPin="RAMB16_X2Y6.CLKB" clockNet="clk125"/><twPinLimit anchorID="136" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="4.430" period="8.000" constraintValue="8.000" deviceLimit="3.570" freqLimit="280.112" physResource="ipbus/udp_if/ipbus_tx_ram/Mram_ram12/CLKB" logResource="ipbus/udp_if/ipbus_tx_ram/Mram_ram12/CLKB" locationPin="RAMB16_X3Y16.CLKB" clockNet="clk125"/></twPinLimitRpt></twConst><twConst anchorID="137" twConstType="PERIOD" ><twConstHead uID="12"><twConstName UCFConstName="" ScopeName="">TS_clocks_clk_ipb_i = PERIOD TIMEGRP &quot;clocks_clk_ipb_i&quot; TS_sysclk * 0.3125         HIGH 50%;</twConstName><twItemCnt>25142</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2838</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>13.077</twMinPer></twConstHead><twPathRptBanner iPaths="13" iCriticalPaths="0" sType="EndPoint">Paths for end point slaves/RAM0/Mram_ram (RAMB16_X1Y24.DIB13), 13 paths
</twPathRptBanner><twPathRpt anchorID="138"><twConstPath anchorID="139" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>18.923</twSlack><twSrc BELType="RAM">ipbus/udp_if/ipbus_rx_ram/Mram_ram23</twSrc><twDest BELType="RAM">slaves/RAM0/Mram_ram</twDest><twTotPathDel>13.051</twTotPathDel><twClkSkew dest = "0.730" src = "0.721">-0.009</twClkSkew><twDelConst>32.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>ipbus/udp_if/ipbus_rx_ram/Mram_ram23</twSrc><twDest BELType='RAM'>slaves/RAM0/Mram_ram</twDest><twLogLvls>2</twLogLvls><twSrcSite>RAMB16_X2Y40.CLKB</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ipb_clk</twSrcClk><twPathDel><twSite>RAMB16_X2Y40.DOB1</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>ipbus/udp_if/ipbus_rx_ram/Mram_ram23</twComp><twBEL>ipbus/udp_if/ipbus_rx_ram/Mram_ram23</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y51.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">4.097</twDelInfo><twComp>ipbus/trans_in_udp_rdata&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y51.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>ipbus/trans/iface/blen&lt;14&gt;</twComp><twBEL>ipbus/trans/iface/Mmux_rxd51</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y43.A2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">3.011</twDelInfo><twComp>ipbus/trans/rx_data&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y43.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ipbus/trans/sm/rmw_result&lt;14&gt;</twComp><twBEL>ipbus/trans/sm/Mmux_ipb_out_ipb_wdata51</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y24.DIB13</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">3.049</twDelInfo><twComp>ipb_master_out_ipb_wdata&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X1Y24.CLKB</twSite><twDelType>Trdck_DIB</twDelType><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>slaves/RAM0/Mram_ram</twComp><twBEL>slaves/RAM0/Mram_ram</twBEL></twPathDel><twLogDel>2.894</twLogDel><twRouteDel>10.157</twRouteDel><twTotDel>13.051</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="32.000">ipb_clk</twDestClk><twPctLog>22.2</twPctLog><twPctRoute>77.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="140"><twConstPath anchorID="141" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>23.442</twSlack><twSrc BELType="FF">ipbus/trans/iface/dsel_BRB1</twSrc><twDest BELType="RAM">slaves/RAM0/Mram_ram</twDest><twTotPathDel>8.515</twTotPathDel><twClkSkew dest = "0.638" src = "0.646">0.008</twClkSkew><twDelConst>32.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ipbus/trans/iface/dsel_BRB1</twSrc><twDest BELType='RAM'>slaves/RAM0/Mram_ram</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X28Y45.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ipb_clk</twSrcClk><twPathDel><twSite>SLICE_X28Y45.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>ipbus/trans/iface/dsel_BRB1</twComp><twBEL>ipbus/trans/iface/dsel_BRB1</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y51.A6</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">1.185</twDelInfo><twComp>ipbus/trans/iface/dsel_BRB1</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y51.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>ipbus/trans/iface/blen&lt;14&gt;</twComp><twBEL>ipbus/trans/iface/Mmux_rxd51</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y43.A2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">3.011</twDelInfo><twComp>ipbus/trans/rx_data&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y43.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ipbus/trans/sm/rmw_result&lt;14&gt;</twComp><twBEL>ipbus/trans/sm/Mmux_ipb_out_ipb_wdata51</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y24.DIB13</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">3.049</twDelInfo><twComp>ipb_master_out_ipb_wdata&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X1Y24.CLKB</twSite><twDelType>Trdck_DIB</twDelType><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>slaves/RAM0/Mram_ram</twComp><twBEL>slaves/RAM0/Mram_ram</twBEL></twPathDel><twLogDel>1.270</twLogDel><twRouteDel>7.245</twRouteDel><twTotDel>8.515</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="32.000">ipb_clk</twDestClk><twPctLog>14.9</twPctLog><twPctRoute>85.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="142"><twConstPath anchorID="143" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>23.840</twSlack><twSrc BELType="FF">ipbus/trans/iface/dnext_d</twSrc><twDest BELType="RAM">slaves/RAM0/Mram_ram</twDest><twTotPathDel>8.104</twTotPathDel><twClkSkew dest = "0.296" src = "0.317">0.021</twClkSkew><twDelConst>32.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ipbus/trans/iface/dnext_d</twSrc><twDest BELType='RAM'>slaves/RAM0/Mram_ram</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X29Y48.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ipb_clk</twSrcClk><twPathDel><twSite>SLICE_X29Y48.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>ipbus/trans/iface/start_d</twComp><twBEL>ipbus/trans/iface/dnext_d</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y51.A5</twSite><twDelType>net</twDelType><twFanCnt>34</twFanCnt><twDelInfo twEdge="twRising">0.820</twDelInfo><twComp>ipbus/trans/iface/dnext_d</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y51.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>ipbus/trans/iface/blen&lt;14&gt;</twComp><twBEL>ipbus/trans/iface/Mmux_rxd51</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y43.A2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">3.011</twDelInfo><twComp>ipbus/trans/rx_data&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y43.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ipbus/trans/sm/rmw_result&lt;14&gt;</twComp><twBEL>ipbus/trans/sm/Mmux_ipb_out_ipb_wdata51</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y24.DIB13</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">3.049</twDelInfo><twComp>ipb_master_out_ipb_wdata&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X1Y24.CLKB</twSite><twDelType>Trdck_DIB</twDelType><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>slaves/RAM0/Mram_ram</twComp><twBEL>slaves/RAM0/Mram_ram</twBEL></twPathDel><twLogDel>1.224</twLogDel><twRouteDel>6.880</twRouteDel><twTotDel>8.104</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="32.000">ipb_clk</twDestClk><twPctLog>15.1</twPctLog><twPctRoute>84.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="13" iCriticalPaths="0" sType="EndPoint">Paths for end point slaves/RAM0/Mram_ram (RAMB16_X1Y24.DIB11), 13 paths
</twPathRptBanner><twPathRpt anchorID="144"><twConstPath anchorID="145" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>19.376</twSlack><twSrc BELType="RAM">ipbus/udp_if/ipbus_rx_ram/Mram_ram22</twSrc><twDest BELType="RAM">slaves/RAM0/Mram_ram</twDest><twTotPathDel>12.581</twTotPathDel><twClkSkew dest = "0.730" src = "0.738">0.008</twClkSkew><twDelConst>32.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>ipbus/udp_if/ipbus_rx_ram/Mram_ram22</twSrc><twDest BELType='RAM'>slaves/RAM0/Mram_ram</twDest><twLogLvls>2</twLogLvls><twSrcSite>RAMB16_X2Y36.CLKB</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ipb_clk</twSrcClk><twPathDel><twSite>RAMB16_X2Y36.DOB1</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>ipbus/udp_if/ipbus_rx_ram/Mram_ram22</twComp><twBEL>ipbus/udp_if/ipbus_rx_ram/Mram_ram22</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y51.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">3.140</twDelInfo><twComp>ipbus/trans_in_udp_rdata&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y51.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ipbus/trans/iface/blen&lt;12&gt;</twComp><twBEL>ipbus/trans/iface/Mmux_rxd31</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y40.C1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">3.666</twDelInfo><twComp>ipbus/trans/rx_data&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y40.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>ipbus/trans/sm/rmw_result&lt;11&gt;</twComp><twBEL>ipbus/trans/sm/Mmux_ipb_out_ipb_wdata31</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y24.DIB11</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.881</twDelInfo><twComp>ipb_master_out_ipb_wdata&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X1Y24.CLKB</twSite><twDelType>Trdck_DIB</twDelType><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>slaves/RAM0/Mram_ram</twComp><twBEL>slaves/RAM0/Mram_ram</twBEL></twPathDel><twLogDel>2.894</twLogDel><twRouteDel>9.687</twRouteDel><twTotDel>12.581</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="32.000">ipb_clk</twDestClk><twPctLog>23.0</twPctLog><twPctRoute>77.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="146"><twConstPath anchorID="147" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>22.658</twSlack><twSrc BELType="FF">ipbus/trans/iface/dsel_BRB1</twSrc><twDest BELType="RAM">slaves/RAM0/Mram_ram</twDest><twTotPathDel>9.299</twTotPathDel><twClkSkew dest = "0.638" src = "0.646">0.008</twClkSkew><twDelConst>32.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ipbus/trans/iface/dsel_BRB1</twSrc><twDest BELType='RAM'>slaves/RAM0/Mram_ram</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X28Y45.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ipb_clk</twSrcClk><twPathDel><twSite>SLICE_X28Y45.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>ipbus/trans/iface/dsel_BRB1</twComp><twBEL>ipbus/trans/iface/dsel_BRB1</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y51.A5</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">1.482</twDelInfo><twComp>ipbus/trans/iface/dsel_BRB1</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y51.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ipbus/trans/iface/blen&lt;12&gt;</twComp><twBEL>ipbus/trans/iface/Mmux_rxd31</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y40.C1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">3.666</twDelInfo><twComp>ipbus/trans/rx_data&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y40.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>ipbus/trans/sm/rmw_result&lt;11&gt;</twComp><twBEL>ipbus/trans/sm/Mmux_ipb_out_ipb_wdata31</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y24.DIB11</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.881</twDelInfo><twComp>ipb_master_out_ipb_wdata&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X1Y24.CLKB</twSite><twDelType>Trdck_DIB</twDelType><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>slaves/RAM0/Mram_ram</twComp><twBEL>slaves/RAM0/Mram_ram</twBEL></twPathDel><twLogDel>1.270</twLogDel><twRouteDel>8.029</twRouteDel><twTotDel>9.299</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="32.000">ipb_clk</twDestClk><twPctLog>13.7</twPctLog><twPctRoute>86.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="148"><twConstPath anchorID="149" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>22.945</twSlack><twSrc BELType="FF">ipbus/trans/iface/dnext_d</twSrc><twDest BELType="RAM">slaves/RAM0/Mram_ram</twDest><twTotPathDel>8.999</twTotPathDel><twClkSkew dest = "0.296" src = "0.317">0.021</twClkSkew><twDelConst>32.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ipbus/trans/iface/dnext_d</twSrc><twDest BELType='RAM'>slaves/RAM0/Mram_ram</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X29Y48.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ipb_clk</twSrcClk><twPathDel><twSite>SLICE_X29Y48.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>ipbus/trans/iface/start_d</twComp><twBEL>ipbus/trans/iface/dnext_d</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y51.A4</twSite><twDelType>net</twDelType><twFanCnt>34</twFanCnt><twDelInfo twEdge="twRising">1.228</twDelInfo><twComp>ipbus/trans/iface/dnext_d</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y51.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ipbus/trans/iface/blen&lt;12&gt;</twComp><twBEL>ipbus/trans/iface/Mmux_rxd31</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y40.C1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">3.666</twDelInfo><twComp>ipbus/trans/rx_data&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y40.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>ipbus/trans/sm/rmw_result&lt;11&gt;</twComp><twBEL>ipbus/trans/sm/Mmux_ipb_out_ipb_wdata31</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y24.DIB11</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.881</twDelInfo><twComp>ipb_master_out_ipb_wdata&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X1Y24.CLKB</twSite><twDelType>Trdck_DIB</twDelType><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>slaves/RAM0/Mram_ram</twComp><twBEL>slaves/RAM0/Mram_ram</twBEL></twPathDel><twLogDel>1.224</twLogDel><twRouteDel>7.775</twRouteDel><twTotDel>8.999</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="32.000">ipb_clk</twDestClk><twPctLog>13.6</twPctLog><twPctRoute>86.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="38" iCriticalPaths="0" sType="EndPoint">Paths for end point ipbus/udp_if/ipbus_tx_ram/Mram_ram11 (RAMB16_X2Y6.DIA0), 38 paths
</twPathRptBanner><twPathRpt anchorID="150"><twConstPath anchorID="151" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>19.865</twSlack><twSrc BELType="FF">ipbus/trans/sm/addr_0</twSrc><twDest BELType="RAM">ipbus/udp_if/ipbus_tx_ram/Mram_ram11</twDest><twTotPathDel>12.048</twTotPathDel><twClkSkew dest = "0.621" src = "0.673">0.052</twClkSkew><twDelConst>32.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ipbus/trans/sm/addr_0</twSrc><twDest BELType='RAM'>ipbus/udp_if/ipbus_tx_ram/Mram_ram11</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X2Y49.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ipb_clk</twSrcClk><twPathDel><twSite>SLICE_X2Y49.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>ipb_master_out_ipb_addr&lt;3&gt;</twComp><twBEL>ipbus/trans/sm/addr_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y64.A1</twSite><twDelType>net</twDelType><twFanCnt>67</twFanCnt><twDelInfo twEdge="twRising">3.526</twDelInfo><twComp>ipb_master_out_ipb_addr&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y64.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ipbus/trans/cfg_dout&lt;20&gt;</twComp><twBEL>ipbus/trans/cfg/dout&lt;20&gt;&lt;20&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y46.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.149</twDelInfo><twComp>ipbus/trans/cfg_dout&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y46.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>ipbus/trans/sm/hdr&lt;23&gt;</twComp><twBEL>ipbus/trans/sm/mux10121</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y45.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.583</twDelInfo><twComp>ipbus/trans/tx_data&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y45.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>ipbus/trans/iface/hlen&lt;5&gt;</twComp><twBEL>ipbus/trans/iface/Mmux_trans_out_wdata131</twBEL></twPathDel><twPathDel><twSite>RAMB16_X2Y6.DIA0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.217</twDelInfo><twComp>ipbus/trans_out_wdata&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X2Y6.CLKA</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>ipbus/udp_if/ipbus_tx_ram/Mram_ram11</twComp><twBEL>ipbus/udp_if/ipbus_tx_ram/Mram_ram11</twBEL></twPathDel><twLogDel>1.573</twLogDel><twRouteDel>10.475</twRouteDel><twTotDel>12.048</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="32.000">ipb_clk</twDestClk><twPctLog>13.1</twPctLog><twPctRoute>86.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="152"><twConstPath anchorID="153" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>20.475</twSlack><twSrc BELType="FF">ipbus/trans/sm/addr_1</twSrc><twDest BELType="RAM">ipbus/udp_if/ipbus_tx_ram/Mram_ram11</twDest><twTotPathDel>11.438</twTotPathDel><twClkSkew dest = "0.621" src = "0.673">0.052</twClkSkew><twDelConst>32.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ipbus/trans/sm/addr_1</twSrc><twDest BELType='RAM'>ipbus/udp_if/ipbus_tx_ram/Mram_ram11</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X2Y49.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ipb_clk</twSrcClk><twPathDel><twSite>SLICE_X2Y49.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>ipb_master_out_ipb_addr&lt;3&gt;</twComp><twBEL>ipbus/trans/sm/addr_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y64.A4</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">2.916</twDelInfo><twComp>ipb_master_out_ipb_addr&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y64.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ipbus/trans/cfg_dout&lt;20&gt;</twComp><twBEL>ipbus/trans/cfg/dout&lt;20&gt;&lt;20&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y46.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.149</twDelInfo><twComp>ipbus/trans/cfg_dout&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y46.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>ipbus/trans/sm/hdr&lt;23&gt;</twComp><twBEL>ipbus/trans/sm/mux10121</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y45.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.583</twDelInfo><twComp>ipbus/trans/tx_data&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y45.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>ipbus/trans/iface/hlen&lt;5&gt;</twComp><twBEL>ipbus/trans/iface/Mmux_trans_out_wdata131</twBEL></twPathDel><twPathDel><twSite>RAMB16_X2Y6.DIA0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.217</twDelInfo><twComp>ipbus/trans_out_wdata&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X2Y6.CLKA</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>ipbus/udp_if/ipbus_tx_ram/Mram_ram11</twComp><twBEL>ipbus/udp_if/ipbus_tx_ram/Mram_ram11</twBEL></twPathDel><twLogDel>1.573</twLogDel><twRouteDel>9.865</twRouteDel><twTotDel>11.438</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="32.000">ipb_clk</twDestClk><twPctLog>13.8</twPctLog><twPctRoute>86.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="154"><twConstPath anchorID="155" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>20.498</twSlack><twSrc BELType="RAM">slaves/RAM0/Mram_ram</twSrc><twDest BELType="RAM">ipbus/udp_if/ipbus_tx_ram/Mram_ram11</twDest><twTotPathDel>11.417</twTotPathDel><twClkSkew dest = "0.621" src = "0.671">0.050</twClkSkew><twDelConst>32.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>slaves/RAM0/Mram_ram</twSrc><twDest BELType='RAM'>ipbus/udp_if/ipbus_tx_ram/Mram_ram11</twDest><twLogLvls>3</twLogLvls><twSrcSite>RAMB16_X1Y24.CLKB</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ipb_clk</twSrcClk><twPathDel><twSite>RAMB16_X1Y24.DOB20</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>slaves/RAM0/Mram_ram</twComp><twBEL>slaves/RAM0/Mram_ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y50.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.538</twDelInfo><twComp>slaves/ipbr[3]_ipb_rdata&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y50.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ipb_master_in_ipb_rdata&lt;24&gt;</twComp><twBEL>slaves/fabric/Mmux_sel[2]_X_48_o_wide_mux_151_OUT131</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y46.D6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.931</twDelInfo><twComp>ipb_master_in_ipb_rdata&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y46.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>ipbus/trans/sm/hdr&lt;23&gt;</twComp><twBEL>ipbus/trans/sm/mux10121</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y45.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.583</twDelInfo><twComp>ipbus/trans/tx_data&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y45.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>ipbus/trans/iface/hlen&lt;5&gt;</twComp><twBEL>ipbus/trans/iface/Mmux_trans_out_wdata131</twBEL></twPathDel><twPathDel><twSite>RAMB16_X2Y6.DIA0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.217</twDelInfo><twComp>ipbus/trans_out_wdata&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X2Y6.CLKA</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>ipbus/udp_if/ipbus_tx_ram/Mram_ram11</twComp><twBEL>ipbus/udp_if/ipbus_tx_ram/Mram_ram11</twBEL></twPathDel><twLogDel>3.148</twLogDel><twRouteDel>8.269</twRouteDel><twTotDel>11.417</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="32.000">ipb_clk</twDestClk><twPctLog>27.6</twPctLog><twPctRoute>72.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_clocks_clk_ipb_i = PERIOD TIMEGRP &quot;clocks_clk_ipb_i&quot; TS_sysclk * 0.3125
        HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ipbus/trans/sm/rmw_result_24_BRB5 (SLICE_X6Y39.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="156"><twConstPath anchorID="157" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.291</twSlack><twSrc BELType="FF">ipbus/trans/sm/state_FSM_FFd1</twSrc><twDest BELType="FF">ipbus/trans/sm/rmw_result_24_BRB5</twDest><twTotPathDel>0.294</twTotPathDel><twClkSkew dest = "0.064" src = "0.061">-0.003</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>ipbus/trans/sm/state_FSM_FFd1</twSrc><twDest BELType='FF'>ipbus/trans/sm/rmw_result_24_BRB5</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X7Y40.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="32.000">ipb_clk</twSrcClk><twPathDel><twSite>SLICE_X7Y40.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>ipbus/trans/sm/state_FSM_FFd3</twComp><twBEL>ipbus/trans/sm/state_FSM_FFd1</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y39.CE</twSite><twDelType>net</twDelType><twFanCnt>51</twFanCnt><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>ipbus/trans/sm/state_FSM_FFd1</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X6Y39.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twFalling">-0.104</twDelInfo><twComp>ipbus/trans/sm/rmw_result_24_BRB5</twComp><twBEL>ipbus/trans/sm/rmw_result_24_BRB5</twBEL></twPathDel><twLogDel>0.094</twLogDel><twRouteDel>0.200</twRouteDel><twTotDel>0.294</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="32.000">ipb_clk</twDestClk><twPctLog>32.0</twPctLog><twPctRoute>68.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ipbus/trans/sm/rmw_result_24_BRB4 (SLICE_X6Y39.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="158"><twConstPath anchorID="159" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.293</twSlack><twSrc BELType="FF">ipbus/trans/sm/state_FSM_FFd1</twSrc><twDest BELType="FF">ipbus/trans/sm/rmw_result_24_BRB4</twDest><twTotPathDel>0.296</twTotPathDel><twClkSkew dest = "0.064" src = "0.061">-0.003</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>ipbus/trans/sm/state_FSM_FFd1</twSrc><twDest BELType='FF'>ipbus/trans/sm/rmw_result_24_BRB4</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X7Y40.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="32.000">ipb_clk</twSrcClk><twPathDel><twSite>SLICE_X7Y40.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>ipbus/trans/sm/state_FSM_FFd3</twComp><twBEL>ipbus/trans/sm/state_FSM_FFd1</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y39.CE</twSite><twDelType>net</twDelType><twFanCnt>51</twFanCnt><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>ipbus/trans/sm/state_FSM_FFd1</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X6Y39.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twFalling">-0.102</twDelInfo><twComp>ipbus/trans/sm/rmw_result_24_BRB5</twComp><twBEL>ipbus/trans/sm/rmw_result_24_BRB4</twBEL></twPathDel><twLogDel>0.096</twLogDel><twRouteDel>0.200</twRouteDel><twTotDel>0.296</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="32.000">ipb_clk</twDestClk><twPctLog>32.4</twPctLog><twPctRoute>67.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ipbus/trans/sm/rmw_result_3_BRB0 (SLICE_X6Y40.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="160"><twConstPath anchorID="161" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.303</twSlack><twSrc BELType="FF">ipbus/trans/sm/state_FSM_FFd1</twSrc><twDest BELType="FF">ipbus/trans/sm/rmw_result_3_BRB0</twDest><twTotPathDel>0.305</twTotPathDel><twClkSkew dest = "0.032" src = "0.030">-0.002</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>ipbus/trans/sm/state_FSM_FFd1</twSrc><twDest BELType='FF'>ipbus/trans/sm/rmw_result_3_BRB0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X7Y40.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="32.000">ipb_clk</twSrcClk><twPathDel><twSite>SLICE_X7Y40.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>ipbus/trans/sm/state_FSM_FFd3</twComp><twBEL>ipbus/trans/sm/state_FSM_FFd1</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y40.CE</twSite><twDelType>net</twDelType><twFanCnt>51</twFanCnt><twDelInfo twEdge="twFalling">0.215</twDelInfo><twComp>ipbus/trans/sm/state_FSM_FFd1</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X6Y40.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twFalling">-0.108</twDelInfo><twComp>ipbus/trans/sm/rmw_result_3_BRB0</twComp><twBEL>ipbus/trans/sm/rmw_result_3_BRB0</twBEL></twPathDel><twLogDel>0.090</twLogDel><twRouteDel>0.215</twRouteDel><twTotDel>0.305</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="32.000">ipb_clk</twDestClk><twPctLog>29.5</twPctLog><twPctRoute>70.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="162"><twPinLimitBanner>Component Switching Limit Checks: TS_clocks_clk_ipb_i = PERIOD TIMEGRP &quot;clocks_clk_ipb_i&quot; TS_sysclk * 0.3125
        HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="163" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="28.430" period="32.000" constraintValue="32.000" deviceLimit="3.570" freqLimit="280.112" physResource="ipbus/udp_if/ipbus_tx_ram/Mram_ram10/CLKA" logResource="ipbus/udp_if/ipbus_tx_ram/Mram_ram10/CLKA" locationPin="RAMB16_X2Y14.CLKA" clockNet="ipb_clk"/><twPinLimit anchorID="164" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="28.430" period="32.000" constraintValue="32.000" deviceLimit="3.570" freqLimit="280.112" physResource="ipbus/udp_if/ipbus_tx_ram/Mram_ram11/CLKA" logResource="ipbus/udp_if/ipbus_tx_ram/Mram_ram11/CLKA" locationPin="RAMB16_X2Y6.CLKA" clockNet="ipb_clk"/><twPinLimit anchorID="165" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="28.430" period="32.000" constraintValue="32.000" deviceLimit="3.570" freqLimit="280.112" physResource="ipbus/udp_if/ipbus_tx_ram/Mram_ram12/CLKA" logResource="ipbus/udp_if/ipbus_tx_ram/Mram_ram12/CLKA" locationPin="RAMB16_X3Y16.CLKA" clockNet="ipb_clk"/></twPinLimitRpt></twConst><twConst anchorID="166" twConstType="PERIOD" ><twConstHead uID="13"><twConstName UCFConstName="" ScopeName="">TS_eth_rx_clk_io = PERIOD TIMEGRP &quot;eth_rx_clk_io&quot; TS_GMII_RX_CLK HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.866</twMinPer></twConstHead><twPinLimitRpt anchorID="167"><twPinLimitBanner>Component Switching Limit Checks: TS_eth_rx_clk_io = PERIOD TIMEGRP &quot;eth_rx_clk_io&quot; TS_GMII_RX_CLK HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="168" type="MINPERIOD" name="Tickper" slack="6.134" period="8.000" constraintValue="8.000" deviceLimit="1.866" freqLimit="535.906" physResource="eth/rxd_r&lt;0&gt;/CLK0" logResource="eth/rxd_r_0/CLK0" locationPin="ILOGIC_X27Y67.CLK0" clockNet="eth/rx_clk_io"/><twPinLimit anchorID="169" type="MINPERIOD" name="Tickper" slack="6.134" period="8.000" constraintValue="8.000" deviceLimit="1.866" freqLimit="535.906" physResource="eth/rxd_r&lt;1&gt;/CLK0" logResource="eth/rxd_r_1/CLK0" locationPin="ILOGIC_X27Y70.CLK0" clockNet="eth/rx_clk_io"/><twPinLimit anchorID="170" type="MINPERIOD" name="Tickper" slack="6.134" period="8.000" constraintValue="8.000" deviceLimit="1.866" freqLimit="535.906" physResource="eth/rxd_r&lt;2&gt;/CLK0" logResource="eth/rxd_r_2/CLK0" locationPin="ILOGIC_X27Y77.CLK0" clockNet="eth/rx_clk_io"/></twPinLimitRpt></twConst><twConst anchorID="171" twConstType="PERIOD" ><twConstHead uID="14"><twConstName UCFConstName="" ScopeName="">TS_slaves_TDCchannels_PLLgen_clkout3 = PERIOD TIMEGRP         &quot;slaves_TDCchannels_PLLgen_clkout3&quot; TS_ckref_tdc_p / 8 PHASE 1.171875         ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>2.666</twMinPer></twConstHead><twPinLimitRpt anchorID="172"><twPinLimitBanner>Component Switching Limit Checks: TS_slaves_TDCchannels_PLLgen_clkout3 = PERIOD TIMEGRP
        &quot;slaves_TDCchannels_PLLgen_clkout3&quot; TS_ckref_tdc_p / 8 PHASE 1.171875
        ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="173" type="MINPERIOD" name="Tbcper_I" slack="0.459" period="3.125" constraintValue="3.125" deviceLimit="2.666" freqLimit="375.094" physResource="slaves/TDCchannels/PLLgen/clkout4_buf/I0" logResource="slaves/TDCchannels/PLLgen/clkout4_buf/I0" locationPin="BUFGMUX_X2Y1.I0" clockNet="slaves/TDCchannels/PLLgen/clkout3"/><twPinLimit anchorID="174" type="MINPERIOD" name="Tcp" slack="2.655" period="3.125" constraintValue="3.125" deviceLimit="0.470" freqLimit="2127.660" physResource="slaves/TDCchannels/dc1/TDCcore/hit_registers_L0&lt;1&gt;/CLK" logResource="slaves/TDCchannels/dc1/TDCcore/hit_registers_L0_0/CK" locationPin="SLICE_X47Y64.CLK" clockNet="slaves/TDCchannels/dc1/TDCcore/hit"/></twPinLimitRpt></twConst><twConst anchorID="175" twConstType="PERIOD" ><twConstHead uID="15"><twConstName UCFConstName="" ScopeName="">TS_slaves_TDCchannels_PLLgen_clkout1 = PERIOD TIMEGRP         &quot;slaves_TDCchannels_PLLgen_clkout1&quot; TS_ckref_tdc_p / 8 PHASE 0.390625         ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>2.666</twMinPer></twConstHead><twPinLimitRpt anchorID="176"><twPinLimitBanner>Component Switching Limit Checks: TS_slaves_TDCchannels_PLLgen_clkout1 = PERIOD TIMEGRP
        &quot;slaves_TDCchannels_PLLgen_clkout1&quot; TS_ckref_tdc_p / 8 PHASE 0.390625
        ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="177" type="MINPERIOD" name="Tbcper_I" slack="0.459" period="3.125" constraintValue="3.125" deviceLimit="2.666" freqLimit="375.094" physResource="slaves/TDCchannels/PLLgen/clkout2_buf/I0" logResource="slaves/TDCchannels/PLLgen/clkout2_buf/I0" locationPin="BUFGMUX_X3Y5.I0" clockNet="slaves/TDCchannels/PLLgen/clkout1"/><twPinLimit anchorID="178" type="MINPERIOD" name="Tcp" slack="2.655" period="3.125" constraintValue="3.125" deviceLimit="0.470" freqLimit="2127.660" physResource="slaves/TDCchannels/dc1/TDCcore/hit_registers_L0&lt;3&gt;/CLK" logResource="slaves/TDCchannels/dc1/TDCcore/hit_registers_L0_2/CK" locationPin="SLICE_X47Y65.CLK" clockNet="slaves/TDCchannels/dc1/TDCcore/hit"/></twPinLimitRpt></twConst><twConst anchorID="179" twConstType="PERIOD" ><twConstHead uID="16"><twConstName UCFConstName="" ScopeName="">TS_slaves_TDCchannels_PLLgen_clkout0 = PERIOD TIMEGRP         &quot;slaves_TDCchannels_PLLgen_clkout0&quot; TS_ckref_tdc_p / 8 HIGH 50%;</twConstName><twItemCnt>9</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>9</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>2.666</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_2 (SLICE_X47Y68.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="180"><twConstPath anchorID="181" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.360</twSlack><twSrc BELType="FF">slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_2</twSrc><twDest BELType="FF">slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_2</twDest><twTotPathDel>1.100</twTotPathDel><twClkSkew dest = "0.191" src = "0.204">0.013</twClkSkew><twDelConst>1.562</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fDCMJit="0.163" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.089</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_2</twSrc><twDest BELType='FF'>slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X47Y67.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">slaves/TDCchannels/CLK_0</twSrcClk><twPathDel><twSite>SLICE_X47Y67.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0&lt;1&gt;</twComp><twBEL>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y68.CX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.468</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y68.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/counter_val_CK180&lt;2&gt;</twComp><twBEL>slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_2</twBEL></twPathDel><twLogDel>0.632</twLogDel><twRouteDel>0.468</twRouteDel><twTotDel>1.100</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="1.562">slaves/TDCchannels/CLK_0</twDestClk><twPctLog>57.5</twPctLog><twPctRoute>42.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_0 (SLICE_X47Y68.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="182"><twConstPath anchorID="183" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.447</twSlack><twSrc BELType="FF">slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_0</twSrc><twDest BELType="FF">slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_0</twDest><twTotPathDel>1.013</twTotPathDel><twClkSkew dest = "0.191" src = "0.204">0.013</twClkSkew><twDelConst>1.562</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fDCMJit="0.163" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.089</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_0</twSrc><twDest BELType='FF'>slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X47Y67.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">slaves/TDCchannels/CLK_0</twSrcClk><twPathDel><twSite>SLICE_X47Y67.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0&lt;1&gt;</twComp><twBEL>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y68.AX</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.469</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y68.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/counter_val_CK180&lt;2&gt;</twComp><twBEL>slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_0</twBEL></twPathDel><twLogDel>0.544</twLogDel><twRouteDel>0.469</twRouteDel><twTotDel>1.013</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="1.562">slaves/TDCchannels/CLK_0</twDestClk><twPctLog>53.7</twPctLog><twPctRoute>46.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_1 (SLICE_X47Y68.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="184"><twConstPath anchorID="185" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.452</twSlack><twSrc BELType="FF">slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_1</twSrc><twDest BELType="FF">slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_1</twDest><twTotPathDel>1.008</twTotPathDel><twClkSkew dest = "0.191" src = "0.204">0.013</twClkSkew><twDelConst>1.562</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fDCMJit="0.163" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.089</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_1</twSrc><twDest BELType='FF'>slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X47Y67.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">slaves/TDCchannels/CLK_0</twSrcClk><twPathDel><twSite>SLICE_X47Y67.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0&lt;1&gt;</twComp><twBEL>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y68.BX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.464</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y68.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/counter_val_CK180&lt;2&gt;</twComp><twBEL>slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_1</twBEL></twPathDel><twLogDel>0.544</twLogDel><twRouteDel>0.464</twRouteDel><twTotDel>1.008</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="1.562">slaves/TDCchannels/CLK_0</twDestClk><twPctLog>54.0</twPctLog><twPctRoute>46.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_slaves_TDCchannels_PLLgen_clkout0 = PERIOD TIMEGRP
        &quot;slaves_TDCchannels_PLLgen_clkout0&quot; TS_ckref_tdc_p / 8 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_2 (SLICE_X47Y67.B5), 1 path
</twPathRptBanner><twPathRpt anchorID="186"><twConstPath anchorID="187" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.434</twSlack><twSrc BELType="FF">slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_1</twSrc><twDest BELType="FF">slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_2</twDest><twTotPathDel>0.434</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_1</twSrc><twDest BELType='FF'>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X47Y67.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="3.125">slaves/TDCchannels/CLK_0</twSrcClk><twPathDel><twSite>SLICE_X47Y67.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0&lt;1&gt;</twComp><twBEL>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y67.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.081</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X47Y67.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.155</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0&lt;1&gt;</twComp><twBEL>slaves/TDCchannels/dc1/TDCcore/Mcount_counter_val_CK0_xor&lt;2&gt;11</twBEL><twBEL>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_2</twBEL></twPathDel><twLogDel>0.353</twLogDel><twRouteDel>0.081</twRouteDel><twTotDel>0.434</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.125">slaves/TDCchannels/CLK_0</twDestClk><twPctLog>81.3</twPctLog><twPctRoute>18.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_0 (SLICE_X47Y67.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="188"><twConstPath anchorID="189" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.451</twSlack><twSrc BELType="FF">slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_0</twSrc><twDest BELType="FF">slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_0</twDest><twTotPathDel>0.451</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_0</twSrc><twDest BELType='FF'>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X47Y67.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="3.125">slaves/TDCchannels/CLK_0</twSrcClk><twPathDel><twSite>SLICE_X47Y67.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0&lt;1&gt;</twComp><twBEL>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y67.A6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.038</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X47Y67.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.215</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0&lt;1&gt;</twComp><twBEL>slaves/TDCchannels/dc1/TDCcore/Mcount_counter_val_CK0_xor&lt;0&gt;11_INV_0</twBEL><twBEL>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_0</twBEL></twPathDel><twLogDel>0.413</twLogDel><twRouteDel>0.038</twRouteDel><twTotDel>0.451</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.125">slaves/TDCchannels/CLK_0</twDestClk><twPctLog>91.6</twPctLog><twPctRoute>8.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_1 (SLICE_X47Y67.B5), 1 path
</twPathRptBanner><twPathRpt anchorID="190"><twConstPath anchorID="191" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.494</twSlack><twSrc BELType="FF">slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_1</twSrc><twDest BELType="FF">slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_1</twDest><twTotPathDel>0.494</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_1</twSrc><twDest BELType='FF'>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X47Y67.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="3.125">slaves/TDCchannels/CLK_0</twSrcClk><twPathDel><twSite>SLICE_X47Y67.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0&lt;1&gt;</twComp><twBEL>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y67.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.081</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X47Y67.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.215</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0&lt;1&gt;</twComp><twBEL>slaves/TDCchannels/dc1/TDCcore/Mcount_counter_val_CK0_xor&lt;1&gt;11</twBEL><twBEL>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_1</twBEL></twPathDel><twLogDel>0.413</twLogDel><twRouteDel>0.081</twRouteDel><twTotDel>0.494</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.125">slaves/TDCchannels/CLK_0</twDestClk><twPctLog>83.6</twPctLog><twPctRoute>16.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="192"><twPinLimitBanner>Component Switching Limit Checks: TS_slaves_TDCchannels_PLLgen_clkout0 = PERIOD TIMEGRP
        &quot;slaves_TDCchannels_PLLgen_clkout0&quot; TS_ckref_tdc_p / 8 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="193" type="MINPERIOD" name="Tbcper_I" slack="0.459" period="3.125" constraintValue="3.125" deviceLimit="2.666" freqLimit="375.094" physResource="slaves/TDCchannels/PLLgen/clkout1_buf/I0" logResource="slaves/TDCchannels/PLLgen/clkout1_buf/I0" locationPin="BUFGMUX_X3Y7.I0" clockNet="slaves/TDCchannels/PLLgen/clkout0"/><twPinLimit anchorID="194" type="MINPERIOD" name="Tcp" slack="2.655" period="3.125" constraintValue="3.125" deviceLimit="0.470" freqLimit="2127.660" physResource="slaves/TDCchannels/dc1/TDCcore/hit_registers_L0&lt;3&gt;/CLK" logResource="slaves/TDCchannels/dc1/TDCcore/hit_registers_L0_3/CK" locationPin="SLICE_X47Y65.CLK" clockNet="slaves/TDCchannels/dc1/TDCcore/hit"/><twPinLimit anchorID="195" type="MINPERIOD" name="Tcp" slack="2.655" period="3.125" constraintValue="3.125" deviceLimit="0.470" freqLimit="2127.660" physResource="slaves/TDCchannels/dc1/TDCcore/counter_val_CK0&lt;1&gt;/CLK" logResource="slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_0/CK" locationPin="SLICE_X47Y67.CLK" clockNet="slaves/TDCchannels/CLK_0"/></twPinLimitRpt></twConst><twConst anchorID="196" twConstType="PERIOD" ><twConstHead uID="17"><twConstName UCFConstName="" ScopeName="">TS_slaves_TDCchannels_PLLgen_clkout4 = PERIOD TIMEGRP         &quot;slaves_TDCchannels_PLLgen_clkout4&quot; TS_ckref_tdc_p / 4 HIGH 50%;</twConstName><twItemCnt>1582</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>606</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>5.322</twMinPer></twConstHead><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_7 (SLICE_X22Y66.CE), 3 paths
</twPathRptBanner><twPathRpt anchorID="197"><twConstPath anchorID="198" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.928</twSlack><twSrc BELType="FF">slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i</twSrc><twDest BELType="FF">slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_7</twDest><twTotPathDel>5.219</twTotPathDel><twClkSkew dest = "0.638" src = "0.642">0.004</twClkSkew><twDelConst>6.250</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.184" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.099</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i</twSrc><twDest BELType='FF'>slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_7</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X31Y70.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">slaves/TDCchannels/SYSCLK</twSrcClk><twPathDel><twSite>SLICE_X31Y70.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i</twComp><twBEL>slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y69.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.330</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/fifo_empty</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y69.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>slaves/TDCchannels/dc1/fifo_data_available</twComp><twBEL>slaves/TDCchannels/dc1/TDCcore/fifo_data_available1_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y67.D2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.902</twDelInfo><twComp>slaves/TDCchannels/dc1/fifo_data_available</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y67.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>slaves/TDCchannels/dc1/write_buffer</twComp><twBEL>slaves/TDCchannels/dc1/read_fifo1</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y69.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.838</twDelInfo><twComp>slaves/TDCchannels/dc1/read_fifo</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y69.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1&lt;1&gt;</twComp><twBEL>slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/ram_rd_en_i1</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y66.CE</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.629</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/ram_rd_en_i</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y66.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>slaves/ramData&lt;6&gt;</twComp><twBEL>slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_7</twBEL></twPathDel><twLogDel>1.520</twLogDel><twRouteDel>3.699</twRouteDel><twTotDel>5.219</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">slaves/TDCchannels/SYSCLK</twDestClk><twPctLog>29.1</twPctLog><twPctRoute>70.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="199"><twConstPath anchorID="200" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.097</twSlack><twSrc BELType="FF">slaves/TDCchannels/dc1/FSMstate_0</twSrc><twDest BELType="FF">slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_7</twDest><twTotPathDel>5.035</twTotPathDel><twClkSkew dest = "0.296" src = "0.315">0.019</twClkSkew><twDelConst>6.250</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.184" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.099</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>slaves/TDCchannels/dc1/FSMstate_0</twSrc><twDest BELType='FF'>slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_7</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X29Y65.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">slaves/TDCchannels/SYSCLK</twSrcClk><twPathDel><twSite>SLICE_X29Y65.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>slaves/TDCchannels/dc1/dumpMem</twComp><twBEL>slaves/TDCchannels/dc1/FSMstate_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y67.D1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.219</twDelInfo><twComp>slaves/TDCchannels/dc1/FSMstate&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y67.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>slaves/TDCchannels/dc1/write_buffer</twComp><twBEL>slaves/TDCchannels/dc1/read_fifo1</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y69.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.838</twDelInfo><twComp>slaves/TDCchannels/dc1/read_fifo</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y69.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1&lt;1&gt;</twComp><twBEL>slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/ram_rd_en_i1</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y66.CE</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.629</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/ram_rd_en_i</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y66.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>slaves/ramData&lt;6&gt;</twComp><twBEL>slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_7</twBEL></twPathDel><twLogDel>1.349</twLogDel><twRouteDel>3.686</twRouteDel><twTotDel>5.035</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">slaves/TDCchannels/SYSCLK</twDestClk><twPctLog>26.8</twPctLog><twPctRoute>73.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="201"><twConstPath anchorID="202" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.894</twSlack><twSrc BELType="FF">slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i</twSrc><twDest BELType="FF">slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_7</twDest><twTotPathDel>3.253</twTotPathDel><twClkSkew dest = "0.638" src = "0.642">0.004</twClkSkew><twDelConst>6.250</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.184" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.099</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i</twSrc><twDest BELType='FF'>slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_7</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X31Y70.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">slaves/TDCchannels/SYSCLK</twSrcClk><twPathDel><twSite>SLICE_X31Y70.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i</twComp><twBEL>slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y69.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.622</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y69.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1&lt;1&gt;</twComp><twBEL>slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/ram_rd_en_i1</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y66.CE</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.629</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/ram_rd_en_i</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y66.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>slaves/ramData&lt;6&gt;</twComp><twBEL>slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_7</twBEL></twPathDel><twLogDel>1.002</twLogDel><twRouteDel>2.251</twRouteDel><twTotDel>3.253</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">slaves/TDCchannels/SYSCLK</twDestClk><twPctLog>30.8</twPctLog><twPctRoute>69.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_6 (SLICE_X22Y66.CE), 3 paths
</twPathRptBanner><twPathRpt anchorID="203"><twConstPath anchorID="204" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.988</twSlack><twSrc BELType="FF">slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i</twSrc><twDest BELType="FF">slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_6</twDest><twTotPathDel>5.159</twTotPathDel><twClkSkew dest = "0.638" src = "0.642">0.004</twClkSkew><twDelConst>6.250</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.184" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.099</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i</twSrc><twDest BELType='FF'>slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_6</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X31Y70.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">slaves/TDCchannels/SYSCLK</twSrcClk><twPathDel><twSite>SLICE_X31Y70.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i</twComp><twBEL>slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y69.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.330</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/fifo_empty</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y69.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>slaves/TDCchannels/dc1/fifo_data_available</twComp><twBEL>slaves/TDCchannels/dc1/TDCcore/fifo_data_available1_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y67.D2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.902</twDelInfo><twComp>slaves/TDCchannels/dc1/fifo_data_available</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y67.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>slaves/TDCchannels/dc1/write_buffer</twComp><twBEL>slaves/TDCchannels/dc1/read_fifo1</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y69.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.838</twDelInfo><twComp>slaves/TDCchannels/dc1/read_fifo</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y69.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1&lt;1&gt;</twComp><twBEL>slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/ram_rd_en_i1</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y66.CE</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.629</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/ram_rd_en_i</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y66.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.253</twDelInfo><twComp>slaves/ramData&lt;6&gt;</twComp><twBEL>slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_6</twBEL></twPathDel><twLogDel>1.460</twLogDel><twRouteDel>3.699</twRouteDel><twTotDel>5.159</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">slaves/TDCchannels/SYSCLK</twDestClk><twPctLog>28.3</twPctLog><twPctRoute>71.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="205"><twConstPath anchorID="206" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.157</twSlack><twSrc BELType="FF">slaves/TDCchannels/dc1/FSMstate_0</twSrc><twDest BELType="FF">slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_6</twDest><twTotPathDel>4.975</twTotPathDel><twClkSkew dest = "0.296" src = "0.315">0.019</twClkSkew><twDelConst>6.250</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.184" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.099</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>slaves/TDCchannels/dc1/FSMstate_0</twSrc><twDest BELType='FF'>slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_6</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X29Y65.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">slaves/TDCchannels/SYSCLK</twSrcClk><twPathDel><twSite>SLICE_X29Y65.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>slaves/TDCchannels/dc1/dumpMem</twComp><twBEL>slaves/TDCchannels/dc1/FSMstate_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y67.D1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.219</twDelInfo><twComp>slaves/TDCchannels/dc1/FSMstate&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y67.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>slaves/TDCchannels/dc1/write_buffer</twComp><twBEL>slaves/TDCchannels/dc1/read_fifo1</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y69.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.838</twDelInfo><twComp>slaves/TDCchannels/dc1/read_fifo</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y69.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1&lt;1&gt;</twComp><twBEL>slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/ram_rd_en_i1</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y66.CE</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.629</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/ram_rd_en_i</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y66.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.253</twDelInfo><twComp>slaves/ramData&lt;6&gt;</twComp><twBEL>slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_6</twBEL></twPathDel><twLogDel>1.289</twLogDel><twRouteDel>3.686</twRouteDel><twTotDel>4.975</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">slaves/TDCchannels/SYSCLK</twDestClk><twPctLog>25.9</twPctLog><twPctRoute>74.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="207"><twConstPath anchorID="208" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.954</twSlack><twSrc BELType="FF">slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i</twSrc><twDest BELType="FF">slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_6</twDest><twTotPathDel>3.193</twTotPathDel><twClkSkew dest = "0.638" src = "0.642">0.004</twClkSkew><twDelConst>6.250</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.184" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.099</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i</twSrc><twDest BELType='FF'>slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_6</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X31Y70.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">slaves/TDCchannels/SYSCLK</twSrcClk><twPathDel><twSite>SLICE_X31Y70.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i</twComp><twBEL>slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y69.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.622</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y69.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1&lt;1&gt;</twComp><twBEL>slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/ram_rd_en_i1</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y66.CE</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.629</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/ram_rd_en_i</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y66.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.253</twDelInfo><twComp>slaves/ramData&lt;6&gt;</twComp><twBEL>slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_6</twBEL></twPathDel><twLogDel>0.942</twLogDel><twRouteDel>2.251</twRouteDel><twTotDel>3.193</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">slaves/TDCchannels/SYSCLK</twDestClk><twPctLog>29.5</twPctLog><twPctRoute>70.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_5 (SLICE_X27Y69.CE), 3 paths
</twPathRptBanner><twPathRpt anchorID="209"><twConstPath anchorID="210" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.134</twSlack><twSrc BELType="FF">slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i</twSrc><twDest BELType="FF">slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_5</twDest><twTotPathDel>5.007</twTotPathDel><twClkSkew dest = "0.632" src = "0.642">0.010</twClkSkew><twDelConst>6.250</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.184" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.099</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i</twSrc><twDest BELType='FF'>slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_5</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X31Y70.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">slaves/TDCchannels/SYSCLK</twSrcClk><twPathDel><twSite>SLICE_X31Y70.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i</twComp><twBEL>slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y69.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.330</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/fifo_empty</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y69.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>slaves/TDCchannels/dc1/fifo_data_available</twComp><twBEL>slaves/TDCchannels/dc1/TDCcore/fifo_data_available1_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y67.D2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.902</twDelInfo><twComp>slaves/TDCchannels/dc1/fifo_data_available</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y67.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>slaves/TDCchannels/dc1/write_buffer</twComp><twBEL>slaves/TDCchannels/dc1/read_fifo1</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y69.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.838</twDelInfo><twComp>slaves/TDCchannels/dc1/read_fifo</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y69.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1&lt;1&gt;</twComp><twBEL>slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/ram_rd_en_i1</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y69.CE</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.340</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/ram_rd_en_i</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y69.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.390</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1&lt;5&gt;</twComp><twBEL>slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_5</twBEL></twPathDel><twLogDel>1.597</twLogDel><twRouteDel>3.410</twRouteDel><twTotDel>5.007</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">slaves/TDCchannels/SYSCLK</twDestClk><twPctLog>31.9</twPctLog><twPctRoute>68.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="211"><twConstPath anchorID="212" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.303</twSlack><twSrc BELType="FF">slaves/TDCchannels/dc1/FSMstate_0</twSrc><twDest BELType="FF">slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_5</twDest><twTotPathDel>4.823</twTotPathDel><twClkSkew dest = "0.290" src = "0.315">0.025</twClkSkew><twDelConst>6.250</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.184" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.099</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>slaves/TDCchannels/dc1/FSMstate_0</twSrc><twDest BELType='FF'>slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_5</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X29Y65.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">slaves/TDCchannels/SYSCLK</twSrcClk><twPathDel><twSite>SLICE_X29Y65.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>slaves/TDCchannels/dc1/dumpMem</twComp><twBEL>slaves/TDCchannels/dc1/FSMstate_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y67.D1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.219</twDelInfo><twComp>slaves/TDCchannels/dc1/FSMstate&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y67.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>slaves/TDCchannels/dc1/write_buffer</twComp><twBEL>slaves/TDCchannels/dc1/read_fifo1</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y69.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.838</twDelInfo><twComp>slaves/TDCchannels/dc1/read_fifo</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y69.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1&lt;1&gt;</twComp><twBEL>slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/ram_rd_en_i1</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y69.CE</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.340</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/ram_rd_en_i</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y69.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.390</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1&lt;5&gt;</twComp><twBEL>slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_5</twBEL></twPathDel><twLogDel>1.426</twLogDel><twRouteDel>3.397</twRouteDel><twTotDel>4.823</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">slaves/TDCchannels/SYSCLK</twDestClk><twPctLog>29.6</twPctLog><twPctRoute>70.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="213"><twConstPath anchorID="214" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.100</twSlack><twSrc BELType="FF">slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i</twSrc><twDest BELType="FF">slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_5</twDest><twTotPathDel>3.041</twTotPathDel><twClkSkew dest = "0.632" src = "0.642">0.010</twClkSkew><twDelConst>6.250</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.184" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.099</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i</twSrc><twDest BELType='FF'>slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_5</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X31Y70.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">slaves/TDCchannels/SYSCLK</twSrcClk><twPathDel><twSite>SLICE_X31Y70.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i</twComp><twBEL>slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y69.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.622</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y69.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1&lt;1&gt;</twComp><twBEL>slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/ram_rd_en_i1</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y69.CE</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.340</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/ram_rd_en_i</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y69.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.390</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1&lt;5&gt;</twComp><twBEL>slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_5</twBEL></twPathDel><twLogDel>1.079</twLogDel><twRouteDel>1.962</twRouteDel><twTotDel>3.041</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">slaves/TDCchannels/SYSCLK</twDestClk><twPctLog>35.5</twPctLog><twPctRoute>64.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_slaves_TDCchannels_PLLgen_clkout4 = PERIOD TIMEGRP
        &quot;slaves_TDCchannels_PLLgen_clkout4&quot; TS_ckref_tdc_p / 4 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_3 (SLICE_X28Y69.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="215"><twConstPath anchorID="216" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.405</twSlack><twSrc BELType="FF">slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_3</twSrc><twDest BELType="FF">slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_3</twDest><twTotPathDel>0.407</twTotPathDel><twClkSkew dest = "0.036" src = "0.034">-0.002</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_3</twSrc><twDest BELType='FF'>slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_3</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X29Y69.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.250">slaves/TDCchannels/SYSCLK</twSrcClk><twPathDel><twSite>SLICE_X29Y69.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twFalling">0.244</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count&lt;5&gt;</twComp><twBEL>slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y69.DX</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.115</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X28Y69.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.048</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1&lt;3&gt;</twComp><twBEL>slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_3</twBEL></twPathDel><twLogDel>0.292</twLogDel><twRouteDel>0.115</twRouteDel><twTotDel>0.407</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">slaves/TDCchannels/SYSCLK</twDestClk><twPctLog>71.7</twPctLog><twPctRoute>28.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_2 (SLICE_X28Y69.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="217"><twConstPath anchorID="218" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.418</twSlack><twSrc BELType="FF">slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_2</twSrc><twDest BELType="FF">slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_2</twDest><twTotPathDel>0.420</twTotPathDel><twClkSkew dest = "0.036" src = "0.034">-0.002</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_2</twSrc><twDest BELType='FF'>slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X29Y69.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.250">slaves/TDCchannels/SYSCLK</twSrcClk><twPathDel><twSite>SLICE_X29Y69.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twFalling">0.244</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count&lt;5&gt;</twComp><twBEL>slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y69.CX</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twFalling">0.128</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X28Y69.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.048</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1&lt;3&gt;</twComp><twBEL>slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_2</twBEL></twPathDel><twLogDel>0.292</twLogDel><twRouteDel>0.128</twRouteDel><twTotDel>0.420</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">slaves/TDCchannels/SYSCLK</twDestClk><twPctLog>69.5</twPctLog><twPctRoute>30.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point slaves/TDCchannels/dc1/ramManager/Result&lt;1&gt;_FRB (SLICE_X32Y67.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="219"><twConstPath anchorID="220" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.427</twSlack><twSrc BELType="FF">slaves/TDCchannels/dc1/write_buffer</twSrc><twDest BELType="FF">slaves/TDCchannels/dc1/ramManager/Result&lt;1&gt;_FRB</twDest><twTotPathDel>0.443</twTotPathDel><twClkSkew dest = "0.312" src = "0.296">-0.016</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>slaves/TDCchannels/dc1/write_buffer</twSrc><twDest BELType='FF'>slaves/TDCchannels/dc1/ramManager/Result&lt;1&gt;_FRB</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X31Y67.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.250">slaves/TDCchannels/SYSCLK</twSrcClk><twPathDel><twSite>SLICE_X31Y67.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.405</twDelInfo><twComp>slaves/TDCchannels/dc1/write_buffer</twComp><twBEL>slaves/TDCchannels/dc1/write_buffer</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y67.CE</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twFalling">0.356</twDelInfo><twComp>slaves/TDCchannels/dc1/write_buffer</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X32Y67.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twFalling">-0.318</twDelInfo><twComp>slaves/TDCchannels/dc1/ramManager/Result&lt;3&gt;_FRB</twComp><twBEL>slaves/TDCchannels/dc1/ramManager/Result&lt;1&gt;_FRB</twBEL></twPathDel><twLogDel>0.087</twLogDel><twRouteDel>0.356</twRouteDel><twTotDel>0.443</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">slaves/TDCchannels/SYSCLK</twDestClk><twPctLog>19.6</twPctLog><twPctRoute>80.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="221"><twPinLimitBanner>Component Switching Limit Checks: TS_slaves_TDCchannels_PLLgen_clkout4 = PERIOD TIMEGRP
        &quot;slaves_TDCchannels_PLLgen_clkout4&quot; TS_ckref_tdc_p / 4 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="222" type="MINPERIOD" name="Tbcper_I" slack="3.584" period="6.250" constraintValue="6.250" deviceLimit="2.666" freqLimit="375.094" physResource="slaves/TDCchannels/PLLgen/clkout5_buf/I0" logResource="slaves/TDCchannels/PLLgen/clkout5_buf/I0" locationPin="BUFGMUX_X2Y4.I0" clockNet="slaves/TDCchannels/PLLgen/clkout4"/><twPinLimit anchorID="223" type="MINPERIOD" name="Tcp" slack="4.851" period="6.250" constraintValue="6.250" deviceLimit="1.399" freqLimit="714.796" physResource="slaves/TDCchannels/dc1/TDCcore/hit_syn/CLK" logResource="slaves/TDCchannels/dc1/TDCcore/Mshreg_hit_syn/CLK" locationPin="SLICE_X34Y71.CLK" clockNet="slaves/TDCchannels/SYSCLK"/><twPinLimit anchorID="224" type="MINPERIOD" name="Tcp" slack="4.993" period="6.250" constraintValue="6.250" deviceLimit="1.257" freqLimit="795.545" physResource="slaves/ramData&lt;6&gt;/CLK" logResource="slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM32/DP/CLK" locationPin="SLICE_X22Y66.CLK" clockNet="slaves/TDCchannels/SYSCLK"/></twPinLimitRpt></twConst><twConst anchorID="225" twConstType="PERIOD" ><twConstHead uID="18"><twConstName UCFConstName="" ScopeName="">TS_slaves_TDCchannels_PLLgen_clkout2 = PERIOD TIMEGRP         &quot;slaves_TDCchannels_PLLgen_clkout2&quot; TS_ckref_tdc_p / 8 PHASE 0.78125         ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>2.666</twMinPer></twConstHead><twPinLimitRpt anchorID="226"><twPinLimitBanner>Component Switching Limit Checks: TS_slaves_TDCchannels_PLLgen_clkout2 = PERIOD TIMEGRP
        &quot;slaves_TDCchannels_PLLgen_clkout2&quot; TS_ckref_tdc_p / 8 PHASE 0.78125
        ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="227" type="MINPERIOD" name="Tbcper_I" slack="0.459" period="3.125" constraintValue="3.125" deviceLimit="2.666" freqLimit="375.094" physResource="slaves/TDCchannels/PLLgen/clkout3_buf/I0" logResource="slaves/TDCchannels/PLLgen/clkout3_buf/I0" locationPin="BUFGMUX_X3Y8.I0" clockNet="slaves/TDCchannels/PLLgen/clkout2"/><twPinLimit anchorID="228" type="MINPERIOD" name="Tcp" slack="2.655" period="3.125" constraintValue="3.125" deviceLimit="0.470" freqLimit="2127.660" physResource="slaves/TDCchannels/dc1/TDCcore/hit_registers_L0&lt;1&gt;/CLK" logResource="slaves/TDCchannels/dc1/TDCcore/hit_registers_L0_1/CK" locationPin="SLICE_X47Y64.CLK" clockNet="slaves/TDCchannels/dc1/TDCcore/hit"/></twPinLimitRpt></twConst><twConst anchorID="229" twConstType="OFFSETOUTCLOCK" ><twConstHead uID="19"><twConstName UCFConstName="" ScopeName="">TIMEGRP &quot;TG_gmii_tx&quot; OFFSET = OUT AFTER COMP &quot;sysclk&quot; REFERENCE_PIN BEL         &quot;gmii_gtx_clk&quot; &quot;RISING&quot;;</twConstName><twItemCnt>10</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>10</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxOff>21.078</twMaxOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point gmii_txd&lt;4&gt; (J13.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="230"><twUnconstOffOut anchorID="231" twDataPathType="twDataPathMaxDelay"><twOff>21.078</twOff><twSrc BELType="FF">eth/gmii_txd_4</twSrc><twDest BELType="PAD">gmii_txd&lt;4&gt;</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.232" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.291</twClkUncert><twClkPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>sysclk</twSrc><twDest BELType='FF'>eth/gmii_txd_4</twDest><twLogLvls>3</twLogLvls><twSrcSite>L15.PAD</twSrcSite><twPathDel><twSite>L15.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>sysclk</twComp><twBEL>sysclk</twBEL><twBEL>clocks/ibufgds0</twBEL><twBEL>ProtoComp621.IMUX</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">10.062</twDelInfo><twComp>clocks/sysclk_b</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKFX</twSite><twDelType>Tdmcko_CLKFX</twDelType><twDelInfo twEdge="twRising">0.400</twDelInfo><twComp>clocks/dcm0</twComp><twBEL>clocks/dcm0</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y10.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.207</twDelInfo><twComp>clocks/clk_125_i</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y10.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>clocks/bufg_125</twComp><twBEL>clocks/bufg_125</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y75.CLK</twSite><twDelType>net</twDelType><twFanCnt>956</twFanCnt><twDelInfo twEdge="twRising">1.744</twDelInfo><twComp>clk125</twComp></twPathDel><twLogDel>2.166</twLogDel><twRouteDel>13.013</twRouteDel><twTotDel>15.179</twTotDel><twPctLog>14.3</twPctLog><twPctRoute>85.7</twPctRoute></twClkPath><twDataPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>eth/gmii_txd_4</twSrc><twDest BELType='PAD'>gmii_txd&lt;4&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X59Y75.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk125</twSrcClk><twPathDel><twSite>SLICE_X59Y75.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>gmii_txd_1_OBUF</twComp><twBEL>eth/gmii_txd_4</twBEL></twPathDel><twPathDel><twSite>J13.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.748</twDelInfo><twComp>gmii_txd_4_OBUF</twComp></twPathDel><twPathDel><twSite>J13.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">2.342</twDelInfo><twComp>gmii_txd&lt;4&gt;</twComp><twBEL>gmii_txd_4_OBUF</twBEL><twBEL>gmii_txd&lt;4&gt;</twBEL></twPathDel><twLogDel>2.860</twLogDel><twRouteDel>2.748</twRouteDel><twTotDel>5.608</twTotDel><twPctLog>51.0</twPctLog><twPctRoute>49.0</twPctRoute></twDataPath></twUnconstOffOut></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point gmii_txd&lt;0&gt; (H16.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="232"><twUnconstOffOut anchorID="233" twDataPathType="twDataPathMaxDelay"><twOff>20.836</twOff><twSrc BELType="FF">eth/gmii_txd_0</twSrc><twDest BELType="PAD">gmii_txd&lt;0&gt;</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.232" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.291</twClkUncert><twClkPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>sysclk</twSrc><twDest BELType='FF'>eth/gmii_txd_0</twDest><twLogLvls>3</twLogLvls><twSrcSite>L15.PAD</twSrcSite><twPathDel><twSite>L15.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>sysclk</twComp><twBEL>sysclk</twBEL><twBEL>clocks/ibufgds0</twBEL><twBEL>ProtoComp621.IMUX</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">10.062</twDelInfo><twComp>clocks/sysclk_b</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKFX</twSite><twDelType>Tdmcko_CLKFX</twDelType><twDelInfo twEdge="twRising">0.400</twDelInfo><twComp>clocks/dcm0</twComp><twBEL>clocks/dcm0</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y10.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.207</twDelInfo><twComp>clocks/clk_125_i</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y10.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>clocks/bufg_125</twComp><twBEL>clocks/bufg_125</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y74.CLK</twSite><twDelType>net</twDelType><twFanCnt>956</twFanCnt><twDelInfo twEdge="twRising">1.741</twDelInfo><twComp>clk125</twComp></twPathDel><twLogDel>2.166</twLogDel><twRouteDel>13.010</twRouteDel><twTotDel>15.176</twTotDel><twPctLog>14.3</twPctLog><twPctRoute>85.7</twPctRoute></twClkPath><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>eth/gmii_txd_0</twSrc><twDest BELType='PAD'>gmii_txd&lt;0&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X58Y74.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk125</twSrcClk><twPathDel><twSite>SLICE_X58Y74.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>gmii_txd_0_OBUF</twComp><twBEL>eth/gmii_txd_0</twBEL></twPathDel><twPathDel><twSite>H16.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.551</twDelInfo><twComp>gmii_txd_0_OBUF</twComp></twPathDel><twPathDel><twSite>H16.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">2.342</twDelInfo><twComp>gmii_txd&lt;0&gt;</twComp><twBEL>gmii_txd_0_OBUF</twBEL><twBEL>gmii_txd&lt;0&gt;</twBEL></twPathDel><twLogDel>2.818</twLogDel><twRouteDel>2.551</twRouteDel><twTotDel>5.369</twTotDel><twPctLog>52.5</twPctLog><twPctRoute>47.5</twPctRoute></twDataPath></twUnconstOffOut></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point gmii_txd&lt;1&gt; (H13.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="234"><twUnconstOffOut anchorID="235" twDataPathType="twDataPathMaxDelay"><twOff>20.767</twOff><twSrc BELType="FF">eth/gmii_txd_1</twSrc><twDest BELType="PAD">gmii_txd&lt;1&gt;</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.232" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.291</twClkUncert><twClkPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>sysclk</twSrc><twDest BELType='FF'>eth/gmii_txd_1</twDest><twLogLvls>3</twLogLvls><twSrcSite>L15.PAD</twSrcSite><twPathDel><twSite>L15.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>sysclk</twComp><twBEL>sysclk</twBEL><twBEL>clocks/ibufgds0</twBEL><twBEL>ProtoComp621.IMUX</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">10.062</twDelInfo><twComp>clocks/sysclk_b</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKFX</twSite><twDelType>Tdmcko_CLKFX</twDelType><twDelInfo twEdge="twRising">0.400</twDelInfo><twComp>clocks/dcm0</twComp><twBEL>clocks/dcm0</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y10.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.207</twDelInfo><twComp>clocks/clk_125_i</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y10.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>clocks/bufg_125</twComp><twBEL>clocks/bufg_125</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y75.CLK</twSite><twDelType>net</twDelType><twFanCnt>956</twFanCnt><twDelInfo twEdge="twRising">1.744</twDelInfo><twComp>clk125</twComp></twPathDel><twLogDel>2.166</twLogDel><twRouteDel>13.013</twRouteDel><twTotDel>15.179</twTotDel><twPctLog>14.3</twPctLog><twPctRoute>85.7</twPctRoute></twClkPath><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>eth/gmii_txd_1</twSrc><twDest BELType='PAD'>gmii_txd&lt;1&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X59Y75.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk125</twSrcClk><twPathDel><twSite>SLICE_X59Y75.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>gmii_txd_1_OBUF</twComp><twBEL>eth/gmii_txd_1</twBEL></twPathDel><twPathDel><twSite>H13.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.525</twDelInfo><twComp>gmii_txd_1_OBUF</twComp></twPathDel><twPathDel><twSite>H13.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">2.342</twDelInfo><twComp>gmii_txd&lt;1&gt;</twComp><twBEL>gmii_txd_1_OBUF</twBEL><twBEL>gmii_txd&lt;1&gt;</twBEL></twPathDel><twLogDel>2.772</twLogDel><twRouteDel>2.525</twRouteDel><twTotDel>5.297</twTotDel><twPctLog>52.3</twPctLog><twPctRoute>47.7</twPctRoute></twDataPath></twUnconstOffOut></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TIMEGRP &quot;TG_gmii_tx&quot; OFFSET = OUT AFTER COMP &quot;sysclk&quot; REFERENCE_PIN BEL
        &quot;gmii_gtx_clk&quot; &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point gmii_tx_en (H15.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="236"><twUnconstOffOut anchorID="237" twDataPathType="twDataPathMinDelay"><twOff>9.432</twOff><twSrc BELType="FF">eth/gmii_tx_en</twSrc><twDest BELType="PAD">gmii_tx_en</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.232" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.291</twClkUncert><twClkPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>sysclk</twSrc><twDest BELType='FF'>eth/gmii_tx_en</twDest><twLogLvls>3</twLogLvls><twSrcSite>L15.PAD</twSrcSite><twPathDel><twSite>L15.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>sysclk</twComp><twBEL>sysclk</twBEL><twBEL>clocks/ibufgds0</twBEL><twBEL>ProtoComp621.IMUX</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">5.269</twDelInfo><twComp>clocks/sysclk_b</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKFX</twSite><twDelType>Tdmcko_CLKFX</twDelType><twDelInfo twEdge="twRising">0.330</twDelInfo><twComp>clocks/dcm0</twComp><twBEL>clocks/dcm0</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y10.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.394</twDelInfo><twComp>clocks/clk_125_i</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y10.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>clocks/bufg_125</twComp><twBEL>clocks/bufg_125</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y70.CLK</twSite><twDelType>net</twDelType><twFanCnt>956</twFanCnt><twDelInfo twEdge="twRising">0.694</twDelInfo><twComp>clk125</twComp></twPathDel><twLogDel>1.152</twLogDel><twRouteDel>6.357</twRouteDel><twTotDel>7.509</twTotDel><twPctLog>15.3</twPctLog><twPctRoute>84.7</twPctRoute></twClkPath><twDataPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>eth/gmii_tx_en</twSrc><twDest BELType='PAD'>gmii_tx_en</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X59Y70.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk125</twSrcClk><twPathDel><twSite>SLICE_X59Y70.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.244</twDelInfo><twComp>gmii_tx_er_OBUF</twComp><twBEL>eth/gmii_tx_en</twBEL></twPathDel><twPathDel><twSite>H15.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.932</twDelInfo><twComp>gmii_tx_en_OBUF</twComp></twPathDel><twPathDel><twSite>H15.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.038</twDelInfo><twComp>gmii_tx_en</twComp><twBEL>gmii_tx_en_OBUF</twBEL><twBEL>gmii_tx_en</twBEL></twPathDel><twLogDel>1.282</twLogDel><twRouteDel>0.932</twRouteDel><twTotDel>2.214</twTotDel><twPctLog>57.9</twPctLog><twPctRoute>42.1</twPctRoute></twDataPath></twUnconstOffOut></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point gmii_tx_er (G18.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="238"><twUnconstOffOut anchorID="239" twDataPathType="twDataPathMinDelay"><twOff>9.453</twOff><twSrc BELType="FF">eth/gmii_tx_er</twSrc><twDest BELType="PAD">gmii_tx_er</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.232" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.291</twClkUncert><twClkPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>sysclk</twSrc><twDest BELType='FF'>eth/gmii_tx_er</twDest><twLogLvls>3</twLogLvls><twSrcSite>L15.PAD</twSrcSite><twPathDel><twSite>L15.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>sysclk</twComp><twBEL>sysclk</twBEL><twBEL>clocks/ibufgds0</twBEL><twBEL>ProtoComp621.IMUX</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">5.269</twDelInfo><twComp>clocks/sysclk_b</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKFX</twSite><twDelType>Tdmcko_CLKFX</twDelType><twDelInfo twEdge="twRising">0.330</twDelInfo><twComp>clocks/dcm0</twComp><twBEL>clocks/dcm0</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y10.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.394</twDelInfo><twComp>clocks/clk_125_i</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y10.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>clocks/bufg_125</twComp><twBEL>clocks/bufg_125</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y70.CLK</twSite><twDelType>net</twDelType><twFanCnt>956</twFanCnt><twDelInfo twEdge="twRising">0.694</twDelInfo><twComp>clk125</twComp></twPathDel><twLogDel>1.152</twLogDel><twRouteDel>6.357</twRouteDel><twTotDel>7.509</twTotDel><twPctLog>15.3</twPctLog><twPctRoute>84.7</twPctRoute></twClkPath><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>eth/gmii_tx_er</twSrc><twDest BELType='PAD'>gmii_tx_er</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X59Y70.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk125</twSrcClk><twPathDel><twSite>SLICE_X59Y70.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>gmii_tx_er_OBUF</twComp><twBEL>eth/gmii_tx_er</twBEL></twPathDel><twPathDel><twSite>G18.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.999</twDelInfo><twComp>gmii_tx_er_OBUF</twComp></twPathDel><twPathDel><twSite>G18.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.038</twDelInfo><twComp>gmii_tx_er</twComp><twBEL>gmii_tx_er_OBUF</twBEL><twBEL>gmii_tx_er</twBEL></twPathDel><twLogDel>1.236</twLogDel><twRouteDel>0.999</twRouteDel><twTotDel>2.235</twTotDel><twPctLog>55.3</twPctLog><twPctRoute>44.7</twPctRoute></twDataPath></twUnconstOffOut></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point gmii_txd&lt;7&gt; (K12.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="240"><twUnconstOffOut anchorID="241" twDataPathType="twDataPathMinDelay"><twOff>9.461</twOff><twSrc BELType="FF">eth/gmii_txd_7</twSrc><twDest BELType="PAD">gmii_txd&lt;7&gt;</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.232" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.291</twClkUncert><twClkPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>sysclk</twSrc><twDest BELType='FF'>eth/gmii_txd_7</twDest><twLogLvls>3</twLogLvls><twSrcSite>L15.PAD</twSrcSite><twPathDel><twSite>L15.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>sysclk</twComp><twBEL>sysclk</twBEL><twBEL>clocks/ibufgds0</twBEL><twBEL>ProtoComp621.IMUX</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">5.269</twDelInfo><twComp>clocks/sysclk_b</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKFX</twSite><twDelType>Tdmcko_CLKFX</twDelType><twDelInfo twEdge="twRising">0.330</twDelInfo><twComp>clocks/dcm0</twComp><twBEL>clocks/dcm0</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y10.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.394</twDelInfo><twComp>clocks/clk_125_i</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y10.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>clocks/bufg_125</twComp><twBEL>clocks/bufg_125</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y83.CLK</twSite><twDelType>net</twDelType><twFanCnt>956</twFanCnt><twDelInfo twEdge="twRising">0.675</twDelInfo><twComp>clk125</twComp></twPathDel><twLogDel>1.152</twLogDel><twRouteDel>6.338</twRouteDel><twTotDel>7.490</twTotDel><twPctLog>15.4</twPctLog><twPctRoute>84.6</twPctRoute></twClkPath><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>eth/gmii_txd_7</twSrc><twDest BELType='PAD'>gmii_txd&lt;7&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X59Y83.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk125</twSrcClk><twPathDel><twSite>SLICE_X59Y83.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>gmii_txd_7_OBUF</twComp><twBEL>eth/gmii_txd_7</twBEL></twPathDel><twPathDel><twSite>K12.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.026</twDelInfo><twComp>gmii_txd_7_OBUF</twComp></twPathDel><twPathDel><twSite>K12.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.038</twDelInfo><twComp>gmii_txd&lt;7&gt;</twComp><twBEL>gmii_txd_7_OBUF</twBEL><twBEL>gmii_txd&lt;7&gt;</twBEL></twPathDel><twLogDel>1.236</twLogDel><twRouteDel>1.026</twRouteDel><twTotDel>2.262</twTotDel><twPctLog>54.6</twPctLog><twPctRoute>45.4</twPctRoute></twDataPath></twUnconstOffOut></twPathRpt></twConst><twConst anchorID="242" twConstType="OFFSETINDELAY" ><twConstHead uID="20"><twConstName UCFConstName="" ScopeName="">OFFSET = IN 2.5 ns VALID 3 ns BEFORE COMP &quot;gmii_rx_clk&quot;;</twConstName><twItemCnt>10</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>10</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>1.831</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point eth/rxd_r_3 (ILOGIC_X27Y115.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="243"><twConstOffIn anchorID="244" twDataPathType="twDataPathMaxDelay"><twSlack>0.669</twSlack><twSrc BELType="PAD">gmii_rxd&lt;3&gt;</twSrc><twDest BELType="FF">eth/rxd_r_3</twDest><twClkDel>2.919</twClkDel><twClkSrc>gmii_rx_clk</twClkSrc><twClkDest>eth/rxd_r&lt;3&gt;</twClkDest><twOff>2.500</twOff><twOffSrc>gmii_rxd&lt;3&gt;</twOffSrc><twOffDest>gmii_rx_clk</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="23" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>gmii_rxd&lt;3&gt;</twSrc><twDest BELType='FF'>eth/rxd_r_3</twDest><twLogLvls>3</twLogLvls><twSrcSite>F15.PAD</twSrcSite><twPathDel><twSite>F15.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.037</twDelInfo><twComp>gmii_rxd&lt;3&gt;</twComp><twBEL>gmii_rxd&lt;3&gt;</twBEL><twBEL>gmii_rxd_3_IBUF</twBEL><twBEL>ProtoComp621.IMUX.4</twBEL></twPathDel><twPathDel><twSite>IODELAY_X27Y115.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.092</twDelInfo><twComp>gmii_rxd_3_IBUF</twComp></twPathDel><twPathDel><twSite>IODELAY_X27Y115.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">3.057</twDelInfo><twComp>eth/iodelgen[3].iodelay</twComp><twBEL>eth/iodelgen[3].iodelay</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X27Y115.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.007</twDelInfo><twComp>eth/gmii_rxd_del&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X27Y115.CLK0</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.532</twDelInfo><twComp>eth/rxd_r&lt;3&gt;</twComp><twBEL>ProtoComp626.D2OFFBYP_SRC.3</twBEL><twBEL>eth/rxd_r_3</twBEL></twPathDel><twLogDel>4.626</twLogDel><twRouteDel>0.099</twRouteDel><twTotDel>4.725</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">eth/rx_clk_io</twDestClk><twPctLog>97.9</twPctLog><twPctRoute>2.1</twPctRoute></twDataPath><twClkPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>gmii_rx_clk</twSrc><twDest BELType='FF'>eth/rxd_r_3</twDest><twLogLvls>2</twLogLvls><twSrcSite>K15.PAD</twSrcSite><twPathDel><twSite>K15.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.902</twDelInfo><twComp>gmii_rx_clk</twComp><twBEL>gmii_rx_clk</twBEL><twBEL>gmii_rx_clk_IBUFG</twBEL><twBEL>ProtoComp621.IMUX.9</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X4Y18.I</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>gmii_rx_clk_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X4Y18.IOCLK</twSite><twDelType>Tbufcko_IOCLK</twDelType><twDelInfo twEdge="twRising">0.243</twDelInfo><twComp>eth/bufio0</twComp><twBEL>eth/bufio0</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X27Y115.CLK0</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.422</twDelInfo><twComp>eth/rx_clk_io</twComp></twPathDel><twLogDel>1.145</twLogDel><twRouteDel>1.774</twRouteDel><twTotDel>2.919</twTotDel><twPctLog>39.2</twPctLog><twPctRoute>60.8</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point eth/rxd_r_0 (ILOGIC_X27Y67.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="245"><twConstOffIn anchorID="246" twDataPathType="twDataPathMaxDelay"><twSlack>0.671</twSlack><twSrc BELType="PAD">gmii_rxd&lt;0&gt;</twSrc><twDest BELType="FF">eth/rxd_r_0</twDest><twClkDel>2.921</twClkDel><twClkSrc>gmii_rx_clk</twClkSrc><twClkDest>eth/rxd_r&lt;0&gt;</twClkDest><twOff>2.500</twOff><twOffSrc>gmii_rxd&lt;0&gt;</twOffSrc><twOffDest>gmii_rx_clk</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>gmii_rxd&lt;0&gt;</twSrc><twDest BELType='FF'>eth/rxd_r_0</twDest><twLogLvls>3</twLogLvls><twSrcSite>G16.PAD</twSrcSite><twPathDel><twSite>G16.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.037</twDelInfo><twComp>gmii_rxd&lt;0&gt;</twComp><twBEL>gmii_rxd&lt;0&gt;</twBEL><twBEL>gmii_rxd_0_IBUF</twBEL><twBEL>ProtoComp621.IMUX.1</twBEL></twPathDel><twPathDel><twSite>IODELAY_X27Y67.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.092</twDelInfo><twComp>gmii_rxd_0_IBUF</twComp></twPathDel><twPathDel><twSite>IODELAY_X27Y67.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">3.057</twDelInfo><twComp>eth/iodelgen[0].iodelay</twComp><twBEL>eth/iodelgen[0].iodelay</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X27Y67.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.007</twDelInfo><twComp>eth/gmii_rxd_del&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X27Y67.CLK0</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.532</twDelInfo><twComp>eth/rxd_r&lt;0&gt;</twComp><twBEL>ProtoComp626.D2OFFBYP_SRC</twBEL><twBEL>eth/rxd_r_0</twBEL></twPathDel><twLogDel>4.626</twLogDel><twRouteDel>0.099</twRouteDel><twTotDel>4.725</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">eth/rx_clk_io</twDestClk><twPctLog>97.9</twPctLog><twPctRoute>2.1</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>gmii_rx_clk</twSrc><twDest BELType='FF'>eth/rxd_r_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>K15.PAD</twSrcSite><twPathDel><twSite>K15.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.902</twDelInfo><twComp>gmii_rx_clk</twComp><twBEL>gmii_rx_clk</twBEL><twBEL>gmii_rx_clk_IBUFG</twBEL><twBEL>ProtoComp621.IMUX.9</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X4Y18.I</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>gmii_rx_clk_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X4Y18.IOCLK</twSite><twDelType>Tbufcko_IOCLK</twDelType><twDelInfo twEdge="twRising">0.243</twDelInfo><twComp>eth/bufio0</twComp><twBEL>eth/bufio0</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X27Y67.CLK0</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.424</twDelInfo><twComp>eth/rx_clk_io</twComp></twPathDel><twLogDel>1.145</twLogDel><twRouteDel>1.776</twRouteDel><twTotDel>2.921</twTotDel><twPctLog>39.2</twPctLog><twPctRoute>60.8</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point eth/rxd_r_1 (ILOGIC_X27Y70.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="247"><twConstOffIn anchorID="248" twDataPathType="twDataPathMaxDelay"><twSlack>0.671</twSlack><twSrc BELType="PAD">gmii_rxd&lt;1&gt;</twSrc><twDest BELType="FF">eth/rxd_r_1</twDest><twClkDel>2.921</twClkDel><twClkSrc>gmii_rx_clk</twClkSrc><twClkDest>eth/rxd_r&lt;1&gt;</twClkDest><twOff>2.500</twOff><twOffSrc>gmii_rxd&lt;1&gt;</twOffSrc><twOffDest>gmii_rx_clk</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>gmii_rxd&lt;1&gt;</twSrc><twDest BELType='FF'>eth/rxd_r_1</twDest><twLogLvls>3</twLogLvls><twSrcSite>H14.PAD</twSrcSite><twPathDel><twSite>H14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.037</twDelInfo><twComp>gmii_rxd&lt;1&gt;</twComp><twBEL>gmii_rxd&lt;1&gt;</twBEL><twBEL>gmii_rxd_1_IBUF</twBEL><twBEL>ProtoComp621.IMUX.2</twBEL></twPathDel><twPathDel><twSite>IODELAY_X27Y70.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.092</twDelInfo><twComp>gmii_rxd_1_IBUF</twComp></twPathDel><twPathDel><twSite>IODELAY_X27Y70.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">3.057</twDelInfo><twComp>eth/iodelgen[1].iodelay</twComp><twBEL>eth/iodelgen[1].iodelay</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X27Y70.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.007</twDelInfo><twComp>eth/gmii_rxd_del&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X27Y70.CLK0</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.532</twDelInfo><twComp>eth/rxd_r&lt;1&gt;</twComp><twBEL>ProtoComp626.D2OFFBYP_SRC.1</twBEL><twBEL>eth/rxd_r_1</twBEL></twPathDel><twLogDel>4.626</twLogDel><twRouteDel>0.099</twRouteDel><twTotDel>4.725</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">eth/rx_clk_io</twDestClk><twPctLog>97.9</twPctLog><twPctRoute>2.1</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>gmii_rx_clk</twSrc><twDest BELType='FF'>eth/rxd_r_1</twDest><twLogLvls>2</twLogLvls><twSrcSite>K15.PAD</twSrcSite><twPathDel><twSite>K15.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.902</twDelInfo><twComp>gmii_rx_clk</twComp><twBEL>gmii_rx_clk</twBEL><twBEL>gmii_rx_clk_IBUFG</twBEL><twBEL>ProtoComp621.IMUX.9</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X4Y18.I</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>gmii_rx_clk_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X4Y18.IOCLK</twSite><twDelType>Tbufcko_IOCLK</twDelType><twDelInfo twEdge="twRising">0.243</twDelInfo><twComp>eth/bufio0</twComp><twBEL>eth/bufio0</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X27Y70.CLK0</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.424</twDelInfo><twComp>eth/rx_clk_io</twComp></twPathDel><twLogDel>1.145</twLogDel><twRouteDel>1.776</twRouteDel><twTotDel>2.921</twTotDel><twPctLog>39.2</twPctLog><twPctRoute>60.8</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: OFFSET = IN 2.5 ns VALID 3 ns BEFORE COMP &quot;gmii_rx_clk&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point eth/rxd_r_2 (ILOGIC_X27Y77.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="249"><twConstOffIn anchorID="250" twDataPathType="twDataPathMinDelay"><twSlack>0.189</twSlack><twSrc BELType="PAD">gmii_rxd&lt;2&gt;</twSrc><twDest BELType="FF">eth/rxd_r_2</twDest><twClkDel>1.196</twClkDel><twClkSrc>gmii_rx_clk</twClkSrc><twClkDest>eth/rxd_r&lt;2&gt;</twClkDest><twOff>0.500</twOff><twOffSrc>gmii_rxd&lt;2&gt;</twOffSrc><twOffDest>gmii_rx_clk</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>gmii_rxd&lt;2&gt;</twSrc><twDest BELType='FF'>eth/rxd_r_2</twDest><twLogLvls>3</twLogLvls><twSrcSite>E16.PAD</twSrcSite><twPathDel><twSite>E16.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.321</twDelInfo><twComp>gmii_rxd&lt;2&gt;</twComp><twBEL>gmii_rxd&lt;2&gt;</twBEL><twBEL>gmii_rxd_2_IBUF</twBEL><twBEL>ProtoComp621.IMUX.3</twBEL></twPathDel><twPathDel><twSite>IODELAY_X27Y77.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.090</twDelInfo><twComp>gmii_rxd_2_IBUF</twComp></twPathDel><twPathDel><twSite>IODELAY_X27Y77.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.358</twDelInfo><twComp>eth/iodelgen[2].iodelay</twComp><twBEL>eth/iodelgen[2].iodelay</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X27Y77.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.005</twDelInfo><twComp>eth/gmii_rxd_del&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X27Y77.CLK0</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">0.136</twDelInfo><twComp>eth/rxd_r&lt;2&gt;</twComp><twBEL>ProtoComp626.D2OFFBYP_SRC.2</twBEL><twBEL>eth/rxd_r_2</twBEL></twPathDel><twLogDel>0.815</twLogDel><twRouteDel>0.095</twRouteDel><twTotDel>0.910</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">eth/rx_clk_io</twDestClk><twPctLog>89.6</twPctLog><twPctRoute>10.4</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>gmii_rx_clk</twSrc><twDest BELType='FF'>eth/rxd_r_2</twDest><twLogLvls>2</twLogLvls><twSrcSite>K15.PAD</twSrcSite><twPathDel><twSite>K15.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.367</twDelInfo><twComp>gmii_rx_clk</twComp><twBEL>gmii_rx_clk</twBEL><twBEL>gmii_rx_clk_IBUFG</twBEL><twBEL>ProtoComp621.IMUX.9</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X4Y18.I</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.214</twDelInfo><twComp>gmii_rx_clk_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X4Y18.IOCLK</twSite><twDelType>Tbufcko_IOCLK</twDelType><twDelInfo twEdge="twRising">0.109</twDelInfo><twComp>eth/bufio0</twComp><twBEL>eth/bufio0</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X27Y77.CLK0</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.506</twDelInfo><twComp>eth/rx_clk_io</twComp></twPathDel><twLogDel>0.476</twLogDel><twRouteDel>0.720</twRouteDel><twTotDel>1.196</twTotDel><twPctLog>39.8</twPctLog><twPctRoute>60.2</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point eth/rxd_r_5 (ILOGIC_X27Y76.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="251"><twConstOffIn anchorID="252" twDataPathType="twDataPathMinDelay"><twSlack>0.189</twSlack><twSrc BELType="PAD">gmii_rxd&lt;5&gt;</twSrc><twDest BELType="FF">eth/rxd_r_5</twDest><twClkDel>1.196</twClkDel><twClkSrc>gmii_rx_clk</twClkSrc><twClkDest>eth/rxd_r&lt;5&gt;</twClkDest><twOff>0.500</twOff><twOffSrc>gmii_rxd&lt;5&gt;</twOffSrc><twOffDest>gmii_rx_clk</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>gmii_rxd&lt;5&gt;</twSrc><twDest BELType='FF'>eth/rxd_r_5</twDest><twLogLvls>3</twLogLvls><twSrcSite>E18.PAD</twSrcSite><twPathDel><twSite>E18.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.321</twDelInfo><twComp>gmii_rxd&lt;5&gt;</twComp><twBEL>gmii_rxd&lt;5&gt;</twBEL><twBEL>gmii_rxd_5_IBUF</twBEL><twBEL>ProtoComp621.IMUX.6</twBEL></twPathDel><twPathDel><twSite>IODELAY_X27Y76.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.090</twDelInfo><twComp>gmii_rxd_5_IBUF</twComp></twPathDel><twPathDel><twSite>IODELAY_X27Y76.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.358</twDelInfo><twComp>eth/iodelgen[5].iodelay</twComp><twBEL>eth/iodelgen[5].iodelay</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X27Y76.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.005</twDelInfo><twComp>eth/gmii_rxd_del&lt;5&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X27Y76.CLK0</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">0.136</twDelInfo><twComp>eth/rxd_r&lt;5&gt;</twComp><twBEL>ProtoComp626.D2OFFBYP_SRC.5</twBEL><twBEL>eth/rxd_r_5</twBEL></twPathDel><twLogDel>0.815</twLogDel><twRouteDel>0.095</twRouteDel><twTotDel>0.910</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">eth/rx_clk_io</twDestClk><twPctLog>89.6</twPctLog><twPctRoute>10.4</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>gmii_rx_clk</twSrc><twDest BELType='FF'>eth/rxd_r_5</twDest><twLogLvls>2</twLogLvls><twSrcSite>K15.PAD</twSrcSite><twPathDel><twSite>K15.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.367</twDelInfo><twComp>gmii_rx_clk</twComp><twBEL>gmii_rx_clk</twBEL><twBEL>gmii_rx_clk_IBUFG</twBEL><twBEL>ProtoComp621.IMUX.9</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X4Y18.I</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.214</twDelInfo><twComp>gmii_rx_clk_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X4Y18.IOCLK</twSite><twDelType>Tbufcko_IOCLK</twDelType><twDelInfo twEdge="twRising">0.109</twDelInfo><twComp>eth/bufio0</twComp><twBEL>eth/bufio0</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X27Y76.CLK0</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.506</twDelInfo><twComp>eth/rx_clk_io</twComp></twPathDel><twLogDel>0.476</twLogDel><twRouteDel>0.720</twRouteDel><twTotDel>1.196</twTotDel><twPctLog>39.8</twPctLog><twPctRoute>60.2</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point eth/rx_er_r (ILOGIC_X27Y72.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="253"><twConstOffIn anchorID="254" twDataPathType="twDataPathMinDelay"><twSlack>0.189</twSlack><twSrc BELType="PAD">gmii_rx_er</twSrc><twDest BELType="FF">eth/rx_er_r</twDest><twClkDel>1.196</twClkDel><twClkSrc>gmii_rx_clk</twClkSrc><twClkDest>eth/rx_er_r</twClkDest><twOff>0.500</twOff><twOffSrc>gmii_rx_er</twOffSrc><twOffDest>gmii_rx_clk</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>gmii_rx_er</twSrc><twDest BELType='FF'>eth/rx_er_r</twDest><twLogLvls>3</twLogLvls><twSrcSite>F18.PAD</twSrcSite><twPathDel><twSite>F18.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.321</twDelInfo><twComp>gmii_rx_er</twComp><twBEL>gmii_rx_er</twBEL><twBEL>gmii_rx_er_IBUF</twBEL><twBEL>ProtoComp621.IMUX.14</twBEL></twPathDel><twPathDel><twSite>IODELAY_X27Y72.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.090</twDelInfo><twComp>gmii_rx_er_IBUF</twComp></twPathDel><twPathDel><twSite>IODELAY_X27Y72.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.358</twDelInfo><twComp>eth/iodelay_er</twComp><twBEL>eth/iodelay_er</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X27Y72.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.005</twDelInfo><twComp>eth/gmii_rx_er_del</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X27Y72.CLK0</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">0.136</twDelInfo><twComp>eth/rx_er_r</twComp><twBEL>ProtoComp626.D2OFFBYP_SRC.8</twBEL><twBEL>eth/rx_er_r</twBEL></twPathDel><twLogDel>0.815</twLogDel><twRouteDel>0.095</twRouteDel><twTotDel>0.910</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">eth/rx_clk_io</twDestClk><twPctLog>89.6</twPctLog><twPctRoute>10.4</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>gmii_rx_clk</twSrc><twDest BELType='FF'>eth/rx_er_r</twDest><twLogLvls>2</twLogLvls><twSrcSite>K15.PAD</twSrcSite><twPathDel><twSite>K15.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.367</twDelInfo><twComp>gmii_rx_clk</twComp><twBEL>gmii_rx_clk</twBEL><twBEL>gmii_rx_clk_IBUFG</twBEL><twBEL>ProtoComp621.IMUX.9</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X4Y18.I</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.214</twDelInfo><twComp>gmii_rx_clk_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X4Y18.IOCLK</twSite><twDelType>Tbufcko_IOCLK</twDelType><twDelInfo twEdge="twRising">0.109</twDelInfo><twComp>eth/bufio0</twComp><twBEL>eth/bufio0</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X27Y72.CLK0</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.506</twDelInfo><twComp>eth/rx_clk_io</twComp></twPathDel><twLogDel>0.476</twLogDel><twRouteDel>0.720</twRouteDel><twTotDel>1.196</twTotDel><twPctLog>39.8</twPctLog><twPctRoute>60.2</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConstRollupTable uID="3" anchorID="255"><twConstRollup name="TS_sysclk" fullName="TS_sysclk = PERIOD TIMEGRP &quot;tnm_sysclk&quot; 100 MHz HIGH 50%;" type="origin" depth="0" requirement="10.000" prefType="period" actual="6.215" actualRollup="9.592" errors="0" errorRollup="0" items="446" itemsRollup="71730"/><twConstRollup name="TS_clocks_clk_125_i" fullName="TS_clocks_clk_125_i = PERIOD TIMEGRP &quot;clocks_clk_125_i&quot; TS_sysclk * 1.25 HIGH         50%;" type="child" depth="1" requirement="8.000" prefType="period" actual="7.674" actualRollup="N/A" errors="0" errorRollup="0" items="46588" itemsRollup="0"/><twConstRollup name="TS_clocks_clk_ipb_i" fullName="TS_clocks_clk_ipb_i = PERIOD TIMEGRP &quot;clocks_clk_ipb_i&quot; TS_sysclk * 0.3125         HIGH 50%;" type="child" depth="1" requirement="32.000" prefType="period" actual="13.077" actualRollup="N/A" errors="0" errorRollup="0" items="25142" itemsRollup="0"/></twConstRollupTable><twConstRollupTable uID="6" anchorID="256"><twConstRollup name="TS_GMII_RX_CLK" fullName="TS_GMII_RX_CLK = PERIOD TIMEGRP &quot;gmii_rx_clk&quot; 125 MHz HIGH 50%;" type="origin" depth="0" requirement="8.000" prefType="period" actual="5.826" actualRollup="1.866" errors="0" errorRollup="0" items="1797" itemsRollup="0"/><twConstRollup name="TS_eth_rx_clk_io" fullName="TS_eth_rx_clk_io = PERIOD TIMEGRP &quot;eth_rx_clk_io&quot; TS_GMII_RX_CLK HIGH 50%;" type="child" depth="1" requirement="8.000" prefType="period" actual="1.866" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/></twConstRollupTable><twConstRollupTable uID="7" anchorID="257"><twConstRollup name="TS_ckref_tdc_p" fullName="TS_ckref_tdc_p = PERIOD TIMEGRP &quot;ckref_tdc_p&quot; 25 ns HIGH 50%;" type="origin" depth="0" requirement="25.000" prefType="period" actual="10.000" actualRollup="21.328" errors="0" errorRollup="0" items="0" itemsRollup="1591"/><twConstRollup name="TS_slaves_TDCchannels_PLLgen_clkout3" fullName="TS_slaves_TDCchannels_PLLgen_clkout3 = PERIOD TIMEGRP         &quot;slaves_TDCchannels_PLLgen_clkout3&quot; TS_ckref_tdc_p / 8 PHASE 1.171875         ns HIGH 50%;" type="child" depth="1" requirement="3.125" prefType="period" actual="2.666" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_slaves_TDCchannels_PLLgen_clkout1" fullName="TS_slaves_TDCchannels_PLLgen_clkout1 = PERIOD TIMEGRP         &quot;slaves_TDCchannels_PLLgen_clkout1&quot; TS_ckref_tdc_p / 8 PHASE 0.390625         ns HIGH 50%;" type="child" depth="1" requirement="3.125" prefType="period" actual="2.666" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_slaves_TDCchannels_PLLgen_clkout0" fullName="TS_slaves_TDCchannels_PLLgen_clkout0 = PERIOD TIMEGRP         &quot;slaves_TDCchannels_PLLgen_clkout0&quot; TS_ckref_tdc_p / 8 HIGH 50%;" type="child" depth="1" requirement="3.125" prefType="period" actual="2.666" actualRollup="N/A" errors="0" errorRollup="0" items="9" itemsRollup="0"/><twConstRollup name="TS_slaves_TDCchannels_PLLgen_clkout4" fullName="TS_slaves_TDCchannels_PLLgen_clkout4 = PERIOD TIMEGRP         &quot;slaves_TDCchannels_PLLgen_clkout4&quot; TS_ckref_tdc_p / 4 HIGH 50%;" type="child" depth="1" requirement="6.250" prefType="period" actual="5.322" actualRollup="N/A" errors="0" errorRollup="0" items="1582" itemsRollup="0"/><twConstRollup name="TS_slaves_TDCchannels_PLLgen_clkout2" fullName="TS_slaves_TDCchannels_PLLgen_clkout2 = PERIOD TIMEGRP         &quot;slaves_TDCchannels_PLLgen_clkout2&quot; TS_ckref_tdc_p / 8 PHASE 0.78125         ns HIGH 50%;" type="child" depth="1" requirement="3.125" prefType="period" actual="2.666" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="258">2</twUnmetConstCnt><twDataSheet anchorID="259" twNameLen="15"><twSUH2ClkList anchorID="260" twDestWidth="11" twPhaseWidth="13"><twDest>gmii_rx_clk</twDest><twSUH2Clk ><twSrc>gmii_rx_dv</twSrc><twSUHTime twInternalClk ="eth/rx_clk_io" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.824</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">0.311</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>gmii_rx_er</twSrc><twSUHTime twInternalClk ="eth/rx_clk_io" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.824</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">0.311</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>gmii_rxd&lt;0&gt;</twSrc><twSUHTime twInternalClk ="eth/rx_clk_io" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.829</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">0.306</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>gmii_rxd&lt;1&gt;</twSrc><twSUHTime twInternalClk ="eth/rx_clk_io" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.829</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">0.306</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>gmii_rxd&lt;2&gt;</twSrc><twSUHTime twInternalClk ="eth/rx_clk_io" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.824</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">0.311</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>gmii_rxd&lt;3&gt;</twSrc><twSUHTime twInternalClk ="eth/rx_clk_io" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.831</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">0.304</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>gmii_rxd&lt;4&gt;</twSrc><twSUHTime twInternalClk ="eth/rx_clk_io" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.826</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">0.309</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>gmii_rxd&lt;5&gt;</twSrc><twSUHTime twInternalClk ="eth/rx_clk_io" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.824</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">0.311</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>gmii_rxd&lt;6&gt;</twSrc><twSUHTime twInternalClk ="eth/rx_clk_io" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.826</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">0.309</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>gmii_rxd&lt;7&gt;</twSrc><twSUHTime twInternalClk ="eth/rx_clk_io" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.826</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">0.309</twH2ClkTime></twSUHTime></twSUH2Clk></twSUH2ClkList><twClk2OutList anchorID="261" twDestWidth="11" twPhaseWidth="6"><twSrc>sysclk</twSrc><twClk2Out  twOutPad = "gmii_tx_en" twMinTime = "9.432" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.451" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk125" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "gmii_tx_er" twMinTime = "9.453" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.488" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk125" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "gmii_txd&lt;0&gt;" twMinTime = "9.622" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.836" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk125" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "gmii_txd&lt;1&gt;" twMinTime = "9.630" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.767" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk125" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "gmii_txd&lt;2&gt;" twMinTime = "9.495" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.600" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk125" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "gmii_txd&lt;3&gt;" twMinTime = "9.560" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.686" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk125" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "gmii_txd&lt;4&gt;" twMinTime = "9.789" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "21.078" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk125" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "gmii_txd&lt;5&gt;" twMinTime = "9.562" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.720" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk125" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "gmii_txd&lt;6&gt;" twMinTime = "9.556" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.682" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk125" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "gmii_txd&lt;7&gt;" twMinTime = "9.461" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.501" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk125" twClkPhase="0.000" ></twClk2Out></twClk2OutList><twClk2SUList anchorID="262" twDestWidth="11"><twDest>ckref_tdc_n</twDest><twClk2SU><twSrc>ckref_tdc_n</twSrc><twRiseRise>5.322</twRiseRise><twRiseFall>1.202</twRiseFall></twClk2SU><twClk2SU><twSrc>ckref_tdc_p</twSrc><twRiseRise>5.322</twRiseRise><twRiseFall>1.202</twRiseFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="263" twDestWidth="11"><twDest>ckref_tdc_p</twDest><twClk2SU><twSrc>ckref_tdc_n</twSrc><twRiseRise>5.322</twRiseRise><twRiseFall>1.202</twRiseFall></twClk2SU><twClk2SU><twSrc>ckref_tdc_p</twSrc><twRiseRise>5.322</twRiseRise><twRiseFall>1.202</twRiseFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="264" twDestWidth="11"><twDest>gmii_rx_clk</twDest><twClk2SU><twSrc>gmii_rx_clk</twSrc><twRiseRise>5.826</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="265" twDestWidth="6"><twDest>sysclk</twDest><twClk2SU><twSrc>sysclk</twSrc><twRiseRise>13.077</twRiseRise></twClk2SU></twClk2SUList><twOffsetTables><twOffsetInTable anchorID="266" twDestWidth="11" twWorstWindow="2.142" twWorstSetup="1.831" twWorstHold="0.311" twWorstSetupSlack="0.669" twWorstHoldSlack="0.189" ><twConstName>OFFSET = IN 2.5 ns VALID 3 ns BEFORE COMP &quot;gmii_rx_clk&quot;;</twConstName><twOffInTblRow ><twSrc>gmii_rx_dv</twSrc><twSUHSlackTime twSetupSlack = "0.676" twHoldSlack = "0.189" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.824</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">0.311</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>gmii_rx_er</twSrc><twSUHSlackTime twSetupSlack = "0.676" twHoldSlack = "0.189" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.824</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">0.311</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>gmii_rxd&lt;0&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.671" twHoldSlack = "0.194" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.829</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">0.306</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>gmii_rxd&lt;1&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.671" twHoldSlack = "0.194" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.829</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">0.306</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>gmii_rxd&lt;2&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.676" twHoldSlack = "0.189" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.824</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">0.311</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>gmii_rxd&lt;3&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.669" twHoldSlack = "0.196" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.831</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">0.304</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>gmii_rxd&lt;4&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.674" twHoldSlack = "0.191" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.826</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">0.309</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>gmii_rxd&lt;5&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.676" twHoldSlack = "0.189" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.824</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">0.311</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>gmii_rxd&lt;6&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.674" twHoldSlack = "0.191" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.826</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">0.309</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>gmii_rxd&lt;7&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.674" twHoldSlack = "0.191" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.826</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">0.309</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetOutTable anchorID="267" twDestWidth="11" twMinSlack="-21.078" twMaxSlack="-20.451" twRelSkew="0.627" ><twConstName>TIMEGRP &quot;TG_gmii_tx&quot; OFFSET = OUT AFTER COMP &quot;sysclk&quot; REFERENCE_PIN BEL         &quot;gmii_gtx_clk&quot; &quot;RISING&quot;;</twConstName><twOffOutTblRow twOutPad = "gmii_tx_en" twSlack = "20.451" twMaxDelayCrnr="f" twMinDelay = "9.432" twMinDelayCrnr="t" twRelSkew = "0.000" ></twOffOutTblRow><twOffOutTblRow twOutPad = "gmii_tx_er" twSlack = "20.488" twMaxDelayCrnr="f" twMinDelay = "9.453" twMinDelayCrnr="t" twRelSkew = "0.037" ></twOffOutTblRow><twOffOutTblRow twOutPad = "gmii_txd&lt;0&gt;" twSlack = "20.836" twMaxDelayCrnr="f" twMinDelay = "9.622" twMinDelayCrnr="t" twRelSkew = "0.385" ></twOffOutTblRow><twOffOutTblRow twOutPad = "gmii_txd&lt;1&gt;" twSlack = "20.767" twMaxDelayCrnr="f" twMinDelay = "9.630" twMinDelayCrnr="t" twRelSkew = "0.316" ></twOffOutTblRow><twOffOutTblRow twOutPad = "gmii_txd&lt;2&gt;" twSlack = "20.600" twMaxDelayCrnr="f" twMinDelay = "9.495" twMinDelayCrnr="t" twRelSkew = "0.149" ></twOffOutTblRow><twOffOutTblRow twOutPad = "gmii_txd&lt;3&gt;" twSlack = "20.686" twMaxDelayCrnr="f" twMinDelay = "9.560" twMinDelayCrnr="t" twRelSkew = "0.235" ></twOffOutTblRow><twOffOutTblRow twOutPad = "gmii_txd&lt;4&gt;" twSlack = "21.078" twMaxDelayCrnr="f" twMinDelay = "9.789" twMinDelayCrnr="t" twRelSkew = "0.627" ></twOffOutTblRow><twOffOutTblRow twOutPad = "gmii_txd&lt;5&gt;" twSlack = "20.720" twMaxDelayCrnr="f" twMinDelay = "9.562" twMinDelayCrnr="t" twRelSkew = "0.269" ></twOffOutTblRow><twOffOutTblRow twOutPad = "gmii_txd&lt;6&gt;" twSlack = "20.682" twMaxDelayCrnr="f" twMinDelay = "9.556" twMinDelayCrnr="t" twRelSkew = "0.231" ></twOffOutTblRow><twOffOutTblRow twOutPad = "gmii_txd&lt;7&gt;" twSlack = "20.501" twMaxDelayCrnr="f" twMinDelay = "9.461" twMinDelayCrnr="t" twRelSkew = "0.050" ></twOffOutTblRow></twOffsetOutTable></twOffsetTables></twDataSheet><twWarn anchorID="268">WARNING:Timing:3379 - The REFERENCE_PIN gmii_gtx_clk on constraint TIMEGRP &quot;TG_gmii_tx&quot; OFFSET = OUT AFTER COMP &quot;sysclk&quot; REFERENCE_PIN BEL        &quot;gmii_gtx_clk&quot; &quot;RISING&quot;; was not included as part of analysis.  The REFERENCE_PIN keyword is being ignored.
</twWarn></twVerboseRpt></twBody><twSum anchorID="269"><twErrCnt>2</twErrCnt><twScore>621</twScore><twSetupScore>621</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>75699</twPathCnt><twNetCnt>2</twNetCnt><twConnCnt>20589</twConnCnt></twConstCov><twStats anchorID="270"><twMinPer>13.077</twMinPer><twFootnote number="1" /><twMaxFreq>76.470</twMaxFreq><twMaxFromToDel>1.541</twMaxFromToDel><twMaxNetSkew>0.521</twMaxNetSkew><twMinInBeforeClk>1.831</twMinInBeforeClk><twMaxOutBeforeClk>21.078</twMaxOutBeforeClk></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Wed Dec  2 14:39:20 2015 </twTimestamp></twFoot><twClientInfo anchorID="271"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 540 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
