#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Thu May  5 12:13:39 2022
# Process ID: 3288
# Current directory: C:/Users/Gebruiker/Documents/Persoonlijk/PXL_GIT-21/SoC_project/Ethernet_test
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent29808 C:\Users\Gebruiker\Documents\Persoonlijk\PXL_GIT-21\SoC_project\Ethernet_test\Ethernet_test.xpr
# Log file: C:/Users/Gebruiker/Documents/Persoonlijk/PXL_GIT-21/SoC_project/Ethernet_test/vivado.log
# Journal file: C:/Users/Gebruiker/Documents/Persoonlijk/PXL_GIT-21/SoC_project/Ethernet_test\vivado.jou
# Running On: ASPIRE7, OS: Windows, CPU Frequency: 2592 MHz, CPU Physical cores: 6, Host memory: 34182 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/Gebruiker/Documents/Persoonlijk/PXL_GIT-21/SoC_project/Ethernet_test/Ethernet_test.xpr
update_compile_order -fileset sources_1
launch_simulation
launch_simulation
open_bd_design {C:/Users/Gebruiker/Documents/Persoonlijk/PXL_GIT-21/SoC_project/Ethernet_test/Ethernet_test.srcs/sources_1/bd/design_1/design_1.bd}
launch_simulation
source Ethernet_to_parallel_tb.tcl
close_sim
launch_simulation
source Ethernet_to_parallel_tb.tcl
close_sim
launch_simulation
source Ethernet_to_parallel_tb.tcl
close_sim
launch_simulation
source Ethernet_to_parallel_tb.tcl
open_bd_design {C:/Users/Gebruiker/Documents/Persoonlijk/PXL_GIT-21/SoC_project/Ethernet_test/Ethernet_test.srcs/sources_1/bd/design_1/design_1.bd}
close_sim
launch_simulation
source Ethernet_to_parallel_tb.tcl
close_sim
launch_simulation
source Ethernet_to_parallel_tb.tcl
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
close_sim
launch_simulation
source Ethernet_to_parallel_tb.tcl
close_sim
launch_simulation
source Ethernet_to_parallel_tb.tcl
close_sim
launch_simulation
source Ethernet_to_parallel_tb.tcl
set_property used_in_synthesis false [get_files  C:/Users/Gebruiker/Documents/Persoonlijk/PXL_GIT-21/SoC_project/Ethernet_test/Ethernet_test.srcs/sim_1/new/Ethernet_to_parallel_tb.vhd]
set_property used_in_simulation false [get_files  C:/Users/Gebruiker/Documents/Persoonlijk/PXL_GIT-21/SoC_project/Ethernet_test/Ethernet_test.srcs/sim_1/new/Ethernet_to_parallel_tb.vhd]
close_sim
generate_target Simulation [get_files C:/Users/Gebruiker/Documents/Persoonlijk/PXL_GIT-21/SoC_project/Ethernet_test/Ethernet_test.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files C:/Users/Gebruiker/Documents/Persoonlijk/PXL_GIT-21/SoC_project/Ethernet_test/Ethernet_test.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/Gebruiker/Documents/Persoonlijk/PXL_GIT-21/SoC_project/Ethernet_test/Ethernet_test.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/Gebruiker/Documents/Persoonlijk/PXL_GIT-21/SoC_project/Ethernet_test/Ethernet_test.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Gebruiker/Documents/Persoonlijk/PXL_GIT-21/SoC_project/Ethernet_test/Ethernet_test.ip_user_files -ipstatic_source_dir C:/Users/Gebruiker/Documents/Persoonlijk/PXL_GIT-21/SoC_project/Ethernet_test/Ethernet_test.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Gebruiker/Documents/Persoonlijk/PXL_GIT-21/SoC_project/Ethernet_test/Ethernet_test.cache/compile_simlib/modelsim} {questa=C:/Users/Gebruiker/Documents/Persoonlijk/PXL_GIT-21/SoC_project/Ethernet_test/Ethernet_test.cache/compile_simlib/questa} {riviera=C:/Users/Gebruiker/Documents/Persoonlijk/PXL_GIT-21/SoC_project/Ethernet_test/Ethernet_test.cache/compile_simlib/riviera} {activehdl=C:/Users/Gebruiker/Documents/Persoonlijk/PXL_GIT-21/SoC_project/Ethernet_test/Ethernet_test.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
source Ethernet_to_parallel_tb.tcl
update_compile_order -fileset sim_1
set_property used_in_synthesis true [get_files  C:/Users/Gebruiker/Documents/Persoonlijk/PXL_GIT-21/SoC_project/Ethernet_test/Ethernet_test.srcs/sim_1/new/Ethernet_to_parallel_tb.vhd]
set_property used_in_simulation true [get_files  C:/Users/Gebruiker/Documents/Persoonlijk/PXL_GIT-21/SoC_project/Ethernet_test/Ethernet_test.srcs/sim_1/new/Ethernet_to_parallel_tb.vhd]
update_compile_order -fileset sim_1
