// Seed: 52954425
module module_0 (
    input  tri   id_0,
    input  tri   id_1,
    input  tri1  id_2,
    output logic id_3
);
  assign id_3 = id_1 && 1;
  initial id_3 <= 1;
endmodule
module module_1 (
    input wand id_0,
    input uwire id_1,
    input supply1 id_2,
    output logic id_3,
    output tri0 id_4,
    output uwire id_5,
    input wire id_6,
    input tri1 id_7,
    output wire id_8
    , id_21,
    output tri0 id_9,
    input uwire id_10,
    output uwire id_11,
    input supply0 id_12,
    input wire id_13,
    input wand id_14,
    input supply1 id_15,
    output tri1 id_16,
    input wor id_17,
    input tri0 id_18,
    output uwire id_19
);
  reg id_22;
  always @(negedge 1) begin
    id_3  <= id_14 <= 1;
    id_21 <= 1'b0 & "";
    $display(1'h0, id_7, 1'b0 - id_13, 1, id_13, 1);
    id_22 <= 1;
  end
  module_0(
      id_2, id_10, id_2, id_3
  );
endmodule
