// Seed: 163980250
module module_0 (
    output supply1 id_0,
    output tri1 id_1,
    input uwire id_2,
    output wor id_3,
    input wor id_4,
    input supply0 id_5,
    input tri id_6,
    input tri0 id_7,
    input wor id_8,
    output wor id_9,
    input tri1 id_10,
    output tri1 id_11
);
  assign id_9 = 1'd0 - id_5;
endmodule
module module_1 (
    output wire  id_0,
    input  tri   id_1,
    input  tri   id_2
    , id_8,
    output logic id_3,
    input  tri0  id_4,
    input  wand  id_5,
    input  tri0  id_6
);
  tri0 id_9;
  always @(id_5 or posedge id_4);
  assign id_9 = 1;
  module_0 modCall_1 (
      id_0,
      id_0,
      id_1,
      id_0,
      id_5,
      id_5,
      id_6,
      id_1,
      id_6,
      id_0,
      id_4,
      id_0
  );
  assign modCall_1.id_0 = 0;
  wire id_10;
  always begin : LABEL_0
    id_3 <= 1;
  end
  uwire id_11 = id_9;
endmodule
