Info: Generated by version: 18.1.2 build 277
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ip\mcu_subsystem\spi.ip --block-symbol-file --output-directory=C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ip\mcu_subsystem\spi --family="Cyclone 10 GX" --part=10CX220YF780I5G
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ip\mcu_subsystem\spi.ip --synthesis=VERILOG --output-directory=C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ip\mcu_subsystem\spi --family="Cyclone 10 GX" --part=10CX220YF780I5G
Info: spi: "Transforming system: spi"
Info: spi: "Naming system components in system: spi"
Info: spi: "Processing generation queue"
Info: spi: "Generating: spi"
Info: spi: "Generating: spi_altera_avalon_spi_181_aicge3i"
Info: spi: Starting RTL generation for module 'spi_altera_avalon_spi_181_aicge3i'
Info: spi:   Generation command is [exec C:/intelFPGA_pro/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelFPGA_pro/18.1/quartus/bin64/perl/lib -I C:/intelFPGA_pro/18.1/quartus/sopc_builder/bin/europa -I C:/intelFPGA_pro/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelFPGA_pro/18.1/quartus/sopc_builder/bin -I C:/intelFPGA_pro/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelFPGA_pro/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_spi -- C:/intelFPGA_pro/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_spi/generate_rtl.pl --name=spi_altera_avalon_spi_181_aicge3i --dir=C:/Users/a90282/AppData/Local/Temp/1/alt8409_8055953210405848495.dir/0002_spi_gen/ --quartus_dir=C:/intelFPGA_pro/18.1/quartus --verilog --config=C:/Users/a90282/AppData/Local/Temp/1/alt8409_8055953210405848495.dir/0002_spi_gen//spi_altera_avalon_spi_181_aicge3i_component_configuration.pl  --do_build_sim=0  ]
Info: spi: Done RTL generation for module 'spi_altera_avalon_spi_181_aicge3i'
Info: spi: Done "spi" with 2 modules, 2 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
