vendor_name = ModelSim
source_file = 1, E:/learning/courses/digital/cpu/pipeline_v3/regfile.v
source_file = 1, E:/learning/courses/digital/cpu/pipeline_v3/pipepc.v
source_file = 1, E:/learning/courses/digital/cpu/pipeline_v3/pipemwreg.v
source_file = 1, E:/learning/courses/digital/cpu/pipeline_v3/pipemem.v
source_file = 1, E:/learning/courses/digital/cpu/pipeline_v3/pipelined_computer_v1.v
source_file = 1, E:/learning/courses/digital/cpu/pipeline_v3/pipeir.v
source_file = 1, E:/learning/courses/digital/cpu/pipeline_v3/pipeif.v
source_file = 1, E:/learning/courses/digital/cpu/pipeline_v3/pipeid.v
source_file = 1, E:/learning/courses/digital/cpu/pipeline_v3/pipeexe.v
source_file = 1, E:/learning/courses/digital/cpu/pipeline_v3/pipeemreg.v
source_file = 1, E:/learning/courses/digital/cpu/pipeline_v3/pipedereg.v
source_file = 1, E:/learning/courses/digital/cpu/pipeline_v3/pipe_instmem.v
source_file = 1, E:/learning/courses/digital/cpu/pipeline_v3/pipe_datamem.v
source_file = 1, E:/learning/courses/digital/cpu/pipeline_v3/pipe_cu.v
source_file = 1, E:/learning/courses/digital/cpu/pipeline_v3/mux4x32.v
source_file = 1, E:/learning/courses/digital/cpu/pipeline_v3/mux2x32.v
source_file = 1, E:/learning/courses/digital/cpu/pipeline_v3/mux2x5.v
source_file = 1, E:/learning/courses/digital/cpu/pipeline_v3/io_output_reg.v
source_file = 1, E:/learning/courses/digital/cpu/pipeline_v3/io_input_reg.v
source_file = 1, E:/learning/courses/digital/cpu/pipeline_v3/display.v
source_file = 1, E:/learning/courses/digital/cpu/pipeline_v3/alu.v
source_file = 1, E:/learning/courses/digital/cpu/pipeline_v3/lpm_ram_dq_dram.qip
source_file = 1, E:/learning/courses/digital/cpu/pipeline_v3/lpm_ram_dq_dram.v
source_file = 1, E:/learning/courses/digital/cpu/pipeline_v3/lpm_rom_irom.qip
source_file = 1, E:/learning/courses/digital/cpu/pipeline_v3/lpm_rom_irom.v
source_file = 1, E:/learning/courses/digital/cpu/pipeline_v3/ppl_cpu2.bdf
source_file = 1, E:/learning/courses/digital/cpu/pipeline_v3/ppl_cpu2.sdc
source_file = 1, E:/learning/courses/digital/cpu/pipeline_v3/output_files/Chain1.cdf
source_file = 1, E:/learning/courses/digital/cpu/pipeline_v3/pll.qip
source_file = 1, E:/learning/courses/digital/cpu/pipeline_v3/pll.v
source_file = 1, E:/learning/courses/digital/cpu/pipeline_v3/pll/pll_0002.v
source_file = 1, E:/learning/courses/digital/cpu/pipeline_v3/pll/pll_0002.qip
source_file = 1, E:/learning/courses/digital/cpu/pipeline_v3/pll.sip
source_file = 1, E:/learning/courses/digital/cpu/pipeline_v3/output_files/Chain2.cdf
source_file = 1, E:/learning/courses/digital/cpu/pipeline_v3/db/ppl_cpu2.cbx.xml
source_file = 1, g:/software/quartus_sub/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, g:/software/quartus_sub/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, g:/software/quartus_sub/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, g:/software/quartus_sub/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, g:/software/quartus_sub/quartus/libraries/megafunctions/aglobal131.inc
source_file = 1, g:/software/quartus_sub/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, g:/software/quartus_sub/quartus/libraries/megafunctions/altrom.inc
source_file = 1, g:/software/quartus_sub/quartus/libraries/megafunctions/altram.inc
source_file = 1, g:/software/quartus_sub/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, g:/software/quartus_sub/quartus/libraries/megafunctions/cbx.lst
source_file = 1, E:/learning/courses/digital/cpu/pipeline_v3/db/altsyncram_tuf1.tdf
source_file = 1, E:/learning/courses/digital/cpu/pipeline_v3/test.mif
source_file = 1, E:/learning/courses/digital/cpu/pipeline_v3/db/altsyncram_lpo1.tdf
source_file = 1, E:/learning/courses/digital/cpu/pipeline_v3/sc_datamem.mif
source_file = 1, g:/software/quartus_sub/quartus/libraries/megafunctions/lpm_divide.tdf
source_file = 1, g:/software/quartus_sub/quartus/libraries/megafunctions/abs_divider.inc
source_file = 1, g:/software/quartus_sub/quartus/libraries/megafunctions/sign_div_unsign.inc
source_file = 1, E:/learning/courses/digital/cpu/pipeline_v3/db/lpm_divide_42m.tdf
source_file = 1, E:/learning/courses/digital/cpu/pipeline_v3/db/sign_div_unsign_7kh.tdf
source_file = 1, E:/learning/courses/digital/cpu/pipeline_v3/db/alt_u_div_kse.tdf
source_file = 1, E:/learning/courses/digital/cpu/pipeline_v3/db/lpm_divide_l3m.tdf
source_file = 1, E:/learning/courses/digital/cpu/pipeline_v3/db/sign_div_unsign_olh.tdf
source_file = 1, E:/learning/courses/digital/cpu/pipeline_v3/db/alt_u_div_mve.tdf
source_file = 1, E:/learning/courses/digital/cpu/pipeline_v3/db/lpm_divide_ibm.tdf
design_name = ppl_cpu2
instance = comp, \HEX0[6]~output , HEX0[6]~output, ppl_cpu2, 1
instance = comp, \HEX0[5]~output , HEX0[5]~output, ppl_cpu2, 1
instance = comp, \HEX0[4]~output , HEX0[4]~output, ppl_cpu2, 1
instance = comp, \HEX0[3]~output , HEX0[3]~output, ppl_cpu2, 1
instance = comp, \HEX0[2]~output , HEX0[2]~output, ppl_cpu2, 1
instance = comp, \HEX0[1]~output , HEX0[1]~output, ppl_cpu2, 1
instance = comp, \HEX0[0]~output , HEX0[0]~output, ppl_cpu2, 1
instance = comp, \HEX1[6]~output , HEX1[6]~output, ppl_cpu2, 1
instance = comp, \HEX1[5]~output , HEX1[5]~output, ppl_cpu2, 1
instance = comp, \HEX1[4]~output , HEX1[4]~output, ppl_cpu2, 1
instance = comp, \HEX1[3]~output , HEX1[3]~output, ppl_cpu2, 1
instance = comp, \HEX1[2]~output , HEX1[2]~output, ppl_cpu2, 1
instance = comp, \HEX1[1]~output , HEX1[1]~output, ppl_cpu2, 1
instance = comp, \HEX1[0]~output , HEX1[0]~output, ppl_cpu2, 1
instance = comp, \HEX2[6]~output , HEX2[6]~output, ppl_cpu2, 1
instance = comp, \HEX2[5]~output , HEX2[5]~output, ppl_cpu2, 1
instance = comp, \HEX2[4]~output , HEX2[4]~output, ppl_cpu2, 1
instance = comp, \HEX2[3]~output , HEX2[3]~output, ppl_cpu2, 1
instance = comp, \HEX2[2]~output , HEX2[2]~output, ppl_cpu2, 1
instance = comp, \HEX2[1]~output , HEX2[1]~output, ppl_cpu2, 1
instance = comp, \HEX2[0]~output , HEX2[0]~output, ppl_cpu2, 1
instance = comp, \HEX3[6]~output , HEX3[6]~output, ppl_cpu2, 1
instance = comp, \HEX3[5]~output , HEX3[5]~output, ppl_cpu2, 1
instance = comp, \HEX3[4]~output , HEX3[4]~output, ppl_cpu2, 1
instance = comp, \HEX3[3]~output , HEX3[3]~output, ppl_cpu2, 1
instance = comp, \HEX3[2]~output , HEX3[2]~output, ppl_cpu2, 1
instance = comp, \HEX3[1]~output , HEX3[1]~output, ppl_cpu2, 1
instance = comp, \HEX3[0]~output , HEX3[0]~output, ppl_cpu2, 1
instance = comp, \HEX4[6]~output , HEX4[6]~output, ppl_cpu2, 1
instance = comp, \HEX4[5]~output , HEX4[5]~output, ppl_cpu2, 1
instance = comp, \HEX4[4]~output , HEX4[4]~output, ppl_cpu2, 1
instance = comp, \HEX4[3]~output , HEX4[3]~output, ppl_cpu2, 1
instance = comp, \HEX4[2]~output , HEX4[2]~output, ppl_cpu2, 1
instance = comp, \HEX4[1]~output , HEX4[1]~output, ppl_cpu2, 1
instance = comp, \HEX4[0]~output , HEX4[0]~output, ppl_cpu2, 1
instance = comp, \HEX5[6]~output , HEX5[6]~output, ppl_cpu2, 1
instance = comp, \HEX5[5]~output , HEX5[5]~output, ppl_cpu2, 1
instance = comp, \HEX5[4]~output , HEX5[4]~output, ppl_cpu2, 1
instance = comp, \HEX5[3]~output , HEX5[3]~output, ppl_cpu2, 1
instance = comp, \HEX5[2]~output , HEX5[2]~output, ppl_cpu2, 1
instance = comp, \HEX5[1]~output , HEX5[1]~output, ppl_cpu2, 1
instance = comp, \HEX5[0]~output , HEX5[0]~output, ppl_cpu2, 1
instance = comp, \IN0[3]~input , IN0[3]~input, ppl_cpu2, 1
instance = comp, \IN0[2]~input , IN0[2]~input, ppl_cpu2, 1
instance = comp, \IN0[1]~input , IN0[1]~input, ppl_cpu2, 1
instance = comp, \IN0[0]~input , IN0[0]~input, ppl_cpu2, 1
instance = comp, \inst|output_display|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~5 , inst|output_display|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~5, ppl_cpu2, 1
instance = comp, \inst|output_display|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~9 , inst|output_display|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~9, ppl_cpu2, 1
instance = comp, \inst|output_display|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~13 , inst|output_display|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~13, ppl_cpu2, 1
instance = comp, \inst|output_display|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~17 , inst|output_display|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~17, ppl_cpu2, 1
instance = comp, \inst|output_display|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1 , inst|output_display|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1, ppl_cpu2, 1
instance = comp, \inst|output_display|Mod0|auto_generated|divider|divider|StageOut[13]~1 , inst|output_display|Mod0|auto_generated|divider|divider|StageOut[13]~1, ppl_cpu2, 1
instance = comp, \inst|output_display|Mod0|auto_generated|divider|divider|StageOut[15]~3 , inst|output_display|Mod0|auto_generated|divider|divider|StageOut[15]~3, ppl_cpu2, 1
instance = comp, \inst|output_display|Mod0|auto_generated|divider|divider|StageOut[12]~0 , inst|output_display|Mod0|auto_generated|divider|divider|StageOut[12]~0, ppl_cpu2, 1
instance = comp, \inst|output_display|Mod0|auto_generated|divider|divider|StageOut[14]~2 , inst|output_display|Mod0|auto_generated|divider|divider|StageOut[14]~2, ppl_cpu2, 1
instance = comp, \inst|output_display|LED8_in0_low|WideOr0~0 , inst|output_display|LED8_in0_low|WideOr0~0, ppl_cpu2, 1
instance = comp, \inst|output_display|LED8_in0_low|WideOr1~0 , inst|output_display|LED8_in0_low|WideOr1~0, ppl_cpu2, 1
instance = comp, \inst|output_display|LED8_in0_low|WideOr2~0 , inst|output_display|LED8_in0_low|WideOr2~0, ppl_cpu2, 1
instance = comp, \inst|output_display|LED8_in0_low|WideOr3~0 , inst|output_display|LED8_in0_low|WideOr3~0, ppl_cpu2, 1
instance = comp, \inst|output_display|LED8_in0_low|WideOr4~0 , inst|output_display|LED8_in0_low|WideOr4~0, ppl_cpu2, 1
instance = comp, \inst|output_display|LED8_in0_low|WideOr5~0 , inst|output_display|LED8_in0_low|WideOr5~0, ppl_cpu2, 1
instance = comp, \inst|output_display|LED8_in0_low|WideOr6~0 , inst|output_display|LED8_in0_low|WideOr6~0, ppl_cpu2, 1
instance = comp, \inst|output_display|LED8_in0_high|Decoder0~0 , inst|output_display|LED8_in0_high|Decoder0~0, ppl_cpu2, 1
instance = comp, \IN1[3]~input , IN1[3]~input, ppl_cpu2, 1
instance = comp, \IN1[2]~input , IN1[2]~input, ppl_cpu2, 1
instance = comp, \IN1[1]~input , IN1[1]~input, ppl_cpu2, 1
instance = comp, \IN1[0]~input , IN1[0]~input, ppl_cpu2, 1
instance = comp, \inst|output_display|Mod1|auto_generated|divider|divider|add_sub_3_result_int[0]~5 , inst|output_display|Mod1|auto_generated|divider|divider|add_sub_3_result_int[0]~5, ppl_cpu2, 1
instance = comp, \inst|output_display|Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~9 , inst|output_display|Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~9, ppl_cpu2, 1
instance = comp, \inst|output_display|Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~13 , inst|output_display|Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~13, ppl_cpu2, 1
instance = comp, \inst|output_display|Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~17 , inst|output_display|Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~17, ppl_cpu2, 1
instance = comp, \inst|output_display|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~1 , inst|output_display|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~1, ppl_cpu2, 1
instance = comp, \inst|output_display|Mod1|auto_generated|divider|divider|StageOut[15]~3 , inst|output_display|Mod1|auto_generated|divider|divider|StageOut[15]~3, ppl_cpu2, 1
instance = comp, \inst|output_display|Mod1|auto_generated|divider|divider|StageOut[14]~2 , inst|output_display|Mod1|auto_generated|divider|divider|StageOut[14]~2, ppl_cpu2, 1
instance = comp, \inst|output_display|Mod1|auto_generated|divider|divider|StageOut[13]~1 , inst|output_display|Mod1|auto_generated|divider|divider|StageOut[13]~1, ppl_cpu2, 1
instance = comp, \inst|output_display|Mod1|auto_generated|divider|divider|StageOut[12]~0 , inst|output_display|Mod1|auto_generated|divider|divider|StageOut[12]~0, ppl_cpu2, 1
instance = comp, \inst|output_display|LED8_in1_low|WideOr0~0 , inst|output_display|LED8_in1_low|WideOr0~0, ppl_cpu2, 1
instance = comp, \inst|output_display|LED8_in1_low|WideOr1~0 , inst|output_display|LED8_in1_low|WideOr1~0, ppl_cpu2, 1
instance = comp, \inst|output_display|LED8_in1_low|WideOr2~0 , inst|output_display|LED8_in1_low|WideOr2~0, ppl_cpu2, 1
instance = comp, \inst|output_display|LED8_in1_low|WideOr3~0 , inst|output_display|LED8_in1_low|WideOr3~0, ppl_cpu2, 1
instance = comp, \inst|output_display|LED8_in1_low|WideOr4~0 , inst|output_display|LED8_in1_low|WideOr4~0, ppl_cpu2, 1
instance = comp, \inst|output_display|LED8_in1_low|WideOr5~0 , inst|output_display|LED8_in1_low|WideOr5~0, ppl_cpu2, 1
instance = comp, \inst|output_display|LED8_in1_low|WideOr6~0 , inst|output_display|LED8_in1_low|WideOr6~0, ppl_cpu2, 1
instance = comp, \inst|output_display|LED8_in1_high|Decoder0~0 , inst|output_display|LED8_in1_high|Decoder0~0, ppl_cpu2, 1
instance = comp, \CLOCK_50~input , CLOCK_50~input, ppl_cpu2, 1
instance = comp, \CLOCK_50~inputCLKENA0 , CLOCK_50~inputCLKENA0, ppl_cpu2, 1
instance = comp, \RESET~input , RESET~input, ppl_cpu2, 1
instance = comp, \RESET~inputCLKENA0 , RESET~inputCLKENA0, ppl_cpu2, 1
instance = comp, \inst|em_reg|mm2reg , inst|em_reg|mm2reg, ppl_cpu2, 1
instance = comp, \inst|mw_reg|wm2reg , inst|mw_reg|wm2reg, ppl_cpu2, 1
instance = comp, \inst|prog_cnt|pc[2]~DUPLICATE , inst|prog_cnt|pc[2]~DUPLICATE, ppl_cpu2, 1
instance = comp, \inst|if_stage|Add0~5 , inst|if_stage|Add0~5, ppl_cpu2, 1
instance = comp, \inst|if_stage|Add0~21 , inst|if_stage|Add0~21, ppl_cpu2, 1
instance = comp, \inst|if_stage|Add0~17 , inst|if_stage|Add0~17, ppl_cpu2, 1
instance = comp, \inst|if_stage|Add0~13 , inst|if_stage|Add0~13, ppl_cpu2, 1
instance = comp, \inst|if_stage|imem|irom|altsyncram_component|auto_generated|ram_block1a0 , inst|if_stage|imem|irom|altsyncram_component|auto_generated|ram_block1a0, ppl_cpu2, 1
instance = comp, \inst|em_reg|mrn[4] , inst|em_reg|mrn[4], ppl_cpu2, 1
instance = comp, \inst|id_stage|control_unit|aluimm~0 , inst|id_stage|control_unit|aluimm~0, ppl_cpu2, 1
instance = comp, \inst|id_stage|reg_write_des|y[3]~4 , inst|id_stage|reg_write_des|y[3]~4, ppl_cpu2, 1
instance = comp, \inst|de_reg|ern0[3] , inst|de_reg|ern0[3], ppl_cpu2, 1
instance = comp, \inst|exe_stage|ern[3] , inst|exe_stage|ern[3], ppl_cpu2, 1
instance = comp, \inst|em_reg|mrn[3] , inst|em_reg|mrn[3], ppl_cpu2, 1
instance = comp, \inst|id_stage|control_unit|Equal2~1 , inst|id_stage|control_unit|Equal2~1, ppl_cpu2, 1
instance = comp, \inst|id_stage|reg_write_des|y[2]~3 , inst|id_stage|reg_write_des|y[2]~3, ppl_cpu2, 1
instance = comp, \inst|de_reg|ern0[2] , inst|de_reg|ern0[2], ppl_cpu2, 1
instance = comp, \inst|exe_stage|ern[2] , inst|exe_stage|ern[2], ppl_cpu2, 1
instance = comp, \inst|em_reg|mrn[2] , inst|em_reg|mrn[2], ppl_cpu2, 1
instance = comp, \inst|id_stage|reg_write_des|y[1]~2 , inst|id_stage|reg_write_des|y[1]~2, ppl_cpu2, 1
instance = comp, \inst|de_reg|ern0[1] , inst|de_reg|ern0[1], ppl_cpu2, 1
instance = comp, \inst|exe_stage|ern[1] , inst|exe_stage|ern[1], ppl_cpu2, 1
instance = comp, \inst|em_reg|mrn[1] , inst|em_reg|mrn[1], ppl_cpu2, 1
instance = comp, \inst|id_stage|reg_write_des|y[0]~1 , inst|id_stage|reg_write_des|y[0]~1, ppl_cpu2, 1
instance = comp, \inst|de_reg|ern0[0] , inst|de_reg|ern0[0], ppl_cpu2, 1
instance = comp, \inst|exe_stage|ern[0] , inst|exe_stage|ern[0], ppl_cpu2, 1
instance = comp, \inst|em_reg|mrn[0]~DUPLICATE , inst|em_reg|mrn[0]~DUPLICATE, ppl_cpu2, 1
instance = comp, \inst|id_stage|control_unit|Equal2~0 , inst|id_stage|control_unit|Equal2~0, ppl_cpu2, 1
instance = comp, \inst|id_stage|control_unit|wreg~1 , inst|id_stage|control_unit|wreg~1, ppl_cpu2, 1
instance = comp, \inst|id_stage|control_unit|comb~0 , inst|id_stage|control_unit|comb~0, ppl_cpu2, 1
instance = comp, \inst|id_stage|control_unit|comb~1 , inst|id_stage|control_unit|comb~1, ppl_cpu2, 1
instance = comp, \inst|id_stage|control_unit|wreg~0 , inst|id_stage|control_unit|wreg~0, ppl_cpu2, 1
instance = comp, \inst|id_stage|control_unit|wreg , inst|id_stage|control_unit|wreg, ppl_cpu2, 1
instance = comp, \inst|de_reg|ewreg , inst|de_reg|ewreg, ppl_cpu2, 1
instance = comp, \inst|em_reg|mwreg , inst|em_reg|mwreg, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux9~4 , inst|id_stage|forward_da|Mux9~4, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|Equal0~0 , inst|id_stage|rf|Equal0~0, ppl_cpu2, 1
instance = comp, \inst|id_stage|control_unit|fwda~0 , inst|id_stage|control_unit|fwda~0, ppl_cpu2, 1
instance = comp, \inst|id_stage|control_unit|fwda~1 , inst|id_stage|control_unit|fwda~1, ppl_cpu2, 1
instance = comp, \inst|id_stage|control_unit|fwda~2 , inst|id_stage|control_unit|fwda~2, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux9~7 , inst|id_stage|forward_da|Mux9~7, ppl_cpu2, 1
instance = comp, \inst|id_stage|control_unit|aluc[1]~0 , inst|id_stage|control_unit|aluc[1]~0, ppl_cpu2, 1
instance = comp, \inst|id_stage|control_unit|comb~2 , inst|id_stage|control_unit|comb~2, ppl_cpu2, 1
instance = comp, \inst|id_stage|control_unit|aluc[1]~1 , inst|id_stage|control_unit|aluc[1]~1, ppl_cpu2, 1
instance = comp, \inst|de_reg|ealuc[1]~DUPLICATE , inst|de_reg|ealuc[1]~DUPLICATE, ppl_cpu2, 1
instance = comp, \inst|de_reg|eshift~DUPLICATE , inst|de_reg|eshift~DUPLICATE, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux9~5 , inst|id_stage|forward_da|Mux9~5, ppl_cpu2, 1
instance = comp, \inst|id_stage|control_unit|i_srl~0 , inst|id_stage|control_unit|i_srl~0, ppl_cpu2, 1
instance = comp, \inst|id_stage|control_unit|aluc[0] , inst|id_stage|control_unit|aluc[0], ppl_cpu2, 1
instance = comp, \inst|de_reg|ealuc[0]~DUPLICATE , inst|de_reg|ealuc[0]~DUPLICATE, ppl_cpu2, 1
instance = comp, \inst|id_stage|control_unit|aluc[2]~2 , inst|id_stage|control_unit|aluc[2]~2, ppl_cpu2, 1
instance = comp, \inst|id_stage|control_unit|aluc[2]~3 , inst|id_stage|control_unit|aluc[2]~3, ppl_cpu2, 1
instance = comp, \inst|de_reg|ealuc[2]~DUPLICATE , inst|de_reg|ealuc[2]~DUPLICATE, ppl_cpu2, 1
instance = comp, \inst|exe_stage|ealu_value|y[1]~16 , inst|exe_stage|ealu_value|y[1]~16, ppl_cpu2, 1
instance = comp, \inst|id_stage|control_unit|Equal2~2 , inst|id_stage|control_unit|Equal2~2, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux9~6 , inst|id_stage|forward_da|Mux9~6, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux9~1 , inst|id_stage|forward_da|Mux9~1, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux9~0 , inst|id_stage|forward_da|Mux9~0, ppl_cpu2, 1
instance = comp, \inst|id_stage|control_unit|sext~0 , inst|id_stage|control_unit|sext~0, ppl_cpu2, 1
instance = comp, \inst|de_reg|ea[25] , inst|de_reg|ea[25], ppl_cpu2, 1
instance = comp, \inst|exe_stage|alu_a|y[25]~22 , inst|exe_stage|alu_a|y[25]~22, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux22~12 , inst|id_stage|forward_da|Mux22~12, ppl_cpu2, 1
instance = comp, \inst|mw_reg|walu[9] , inst|mw_reg|walu[9], ppl_cpu2, 1
instance = comp, \inst|id_stage|control_unit|wmem , inst|id_stage|control_unit|wmem, ppl_cpu2, 1
instance = comp, \inst|de_reg|ewmem , inst|de_reg|ewmem, ppl_cpu2, 1
instance = comp, \inst|em_reg|mwmem , inst|em_reg|mwmem, ppl_cpu2, 1
instance = comp, \inst|mem_stage|dmem|write_datamem_enable , inst|mem_stage|dmem|write_datamem_enable, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux1~2 , inst|id_stage|forward_db|Mux1~2, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux1~3 , inst|id_stage|forward_db|Mux1~3, ppl_cpu2, 1
instance = comp, \inst|mw_reg|wm2reg~DUPLICATE , inst|mw_reg|wm2reg~DUPLICATE, ppl_cpu2, 1
instance = comp, \inst|id_stage|control_unit|pcsource[0]~1 , inst|id_stage|control_unit|pcsource[0]~1, ppl_cpu2, 1
instance = comp, \inst|de_reg|eimm[0] , inst|de_reg|eimm[0], ppl_cpu2, 1
instance = comp, \inst|de_reg|ealuimm~DUPLICATE , inst|de_reg|ealuimm~DUPLICATE, ppl_cpu2, 1
instance = comp, \inst|exe_stage|alu_b|y[0]~3 , inst|exe_stage|alu_b|y[0]~3, ppl_cpu2, 1
instance = comp, \inst|de_reg|eimm[6]~DUPLICATE , inst|de_reg|eimm[6]~DUPLICATE, ppl_cpu2, 1
instance = comp, \inst|de_reg|ea[0] , inst|de_reg|ea[0], ppl_cpu2, 1
instance = comp, \inst|de_reg|eimm[14] , inst|de_reg|eimm[14], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|Equal1~0 , inst|id_stage|rf|Equal1~0, ppl_cpu2, 1
instance = comp, \inst|id_stage|control_unit|Equal3~1 , inst|id_stage|control_unit|Equal3~1, ppl_cpu2, 1
instance = comp, \inst|id_stage|control_unit|Equal3~0 , inst|id_stage|control_unit|Equal3~0, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux1~4 , inst|id_stage|forward_db|Mux1~4, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux1~6 , inst|id_stage|forward_db|Mux1~6, ppl_cpu2, 1
instance = comp, \inst|id_stage|control_unit|Equal3~2 , inst|id_stage|control_unit|Equal3~2, ppl_cpu2, 1
instance = comp, \inst|em_reg|malu[2] , inst|em_reg|malu[2], ppl_cpu2, 1
instance = comp, \inst|de_reg|eimm[4] , inst|de_reg|eimm[4], ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux27~12 , inst|id_stage|forward_db|Mux27~12, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux1~7 , inst|id_stage|forward_db|Mux1~7, ppl_cpu2, 1
instance = comp, \inst|de_reg|eimm[10] , inst|de_reg|eimm[10], ppl_cpu2, 1
instance = comp, \inst|instruction_reg|dpc4[4] , inst|instruction_reg|dpc4[4], ppl_cpu2, 1
instance = comp, \inst|de_reg|epc4[4] , inst|de_reg|epc4[4], ppl_cpu2, 1
instance = comp, \inst|instruction_reg|dpc4[3] , inst|instruction_reg|dpc4[3], ppl_cpu2, 1
instance = comp, \inst|de_reg|epc4[3] , inst|de_reg|epc4[3], ppl_cpu2, 1
instance = comp, \inst|instruction_reg|dpc4[2] , inst|instruction_reg|dpc4[2], ppl_cpu2, 1
instance = comp, \inst|de_reg|epc4[2] , inst|de_reg|epc4[2], ppl_cpu2, 1
instance = comp, \inst|exe_stage|Add0~5 , inst|exe_stage|Add0~5, ppl_cpu2, 1
instance = comp, \inst|exe_stage|Add0~21 , inst|exe_stage|Add0~21, ppl_cpu2, 1
instance = comp, \inst|exe_stage|Add0~17 , inst|exe_stage|Add0~17, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux27~11 , inst|id_stage|forward_da|Mux27~11, ppl_cpu2, 1
instance = comp, \inst|mw_reg|walu[4]~feeder , inst|mw_reg|walu[4]~feeder, ppl_cpu2, 1
instance = comp, \inst|mw_reg|walu[4] , inst|mw_reg|walu[4], ppl_cpu2, 1
instance = comp, \inst|id_stage|control_unit|aluc[3]~4 , inst|id_stage|control_unit|aluc[3]~4, ppl_cpu2, 1
instance = comp, \inst|de_reg|ealuc[3] , inst|de_reg|ealuc[3], ppl_cpu2, 1
instance = comp, \inst|exe_stage|ealu_value|y[4]~2 , inst|exe_stage|ealu_value|y[4]~2, ppl_cpu2, 1
instance = comp, \inst|exe_stage|ealu_value|y[4]~1 , inst|exe_stage|ealu_value|y[4]~1, ppl_cpu2, 1
instance = comp, \inst|de_reg|eimm[10]~DUPLICATE , inst|de_reg|eimm[10]~DUPLICATE, ppl_cpu2, 1
instance = comp, \inst|if_stage|Add0~1 , inst|if_stage|Add0~1, ppl_cpu2, 1
instance = comp, \inst|instruction_reg|dpc4[6] , inst|instruction_reg|dpc4[6], ppl_cpu2, 1
instance = comp, \inst|de_reg|epc4[6] , inst|de_reg|epc4[6], ppl_cpu2, 1
instance = comp, \inst|instruction_reg|dpc4[5] , inst|instruction_reg|dpc4[5], ppl_cpu2, 1
instance = comp, \inst|de_reg|epc4[5] , inst|de_reg|epc4[5], ppl_cpu2, 1
instance = comp, \inst|exe_stage|Add0~13 , inst|exe_stage|Add0~13, ppl_cpu2, 1
instance = comp, \inst|exe_stage|Add0~1 , inst|exe_stage|Add0~1, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux25~12 , inst|id_stage|forward_da|Mux25~12, ppl_cpu2, 1
instance = comp, \inst|mem_stage|dmem|io_input_regx2|in_reg0[1] , inst|mem_stage|dmem|io_input_regx2|in_reg0[1], ppl_cpu2, 1
instance = comp, \inst|mem_stage|dmem|io_input_regx2|in_reg1[1]~feeder , inst|mem_stage|dmem|io_input_regx2|in_reg1[1]~feeder, ppl_cpu2, 1
instance = comp, \inst|mem_stage|dmem|io_input_regx2|in_reg1[1] , inst|mem_stage|dmem|io_input_regx2|in_reg1[1], ppl_cpu2, 1
instance = comp, \inst|mem_stage|dmem|io_input_regx2|io_input_mux2x32|Selector1~0 , inst|mem_stage|dmem|io_input_regx2|io_input_mux2x32|Selector1~0, ppl_cpu2, 1
instance = comp, \inst|mem_stage|dmem|io_input_regx2|io_input_mux2x32|Equal1~0 , inst|mem_stage|dmem|io_input_regx2|io_input_mux2x32|Equal1~0, ppl_cpu2, 1
instance = comp, \inst|mem_stage|dmem|io_input_regx2|io_input_mux2x32|y[1] , inst|mem_stage|dmem|io_input_regx2|io_input_mux2x32|y[1], ppl_cpu2, 1
instance = comp, \inst|mem_stage|dmem|io_input_regx2|in_reg0[2] , inst|mem_stage|dmem|io_input_regx2|in_reg0[2], ppl_cpu2, 1
instance = comp, \inst|mem_stage|dmem|io_input_regx2|in_reg1[2] , inst|mem_stage|dmem|io_input_regx2|in_reg1[2], ppl_cpu2, 1
instance = comp, \inst|mem_stage|dmem|io_input_regx2|io_input_mux2x32|Selector2~0 , inst|mem_stage|dmem|io_input_regx2|io_input_mux2x32|Selector2~0, ppl_cpu2, 1
instance = comp, \inst|mem_stage|dmem|io_input_regx2|io_input_mux2x32|y[2] , inst|mem_stage|dmem|io_input_regx2|io_input_mux2x32|y[2], ppl_cpu2, 1
instance = comp, \inst|mw_reg|wrn[3] , inst|mw_reg|wrn[3], ppl_cpu2, 1
instance = comp, \inst|mw_reg|wrn[1] , inst|mw_reg|wrn[1], ppl_cpu2, 1
instance = comp, \inst|mw_reg|wrn[4] , inst|mw_reg|wrn[4], ppl_cpu2, 1
instance = comp, \inst|mw_reg|wwreg , inst|mw_reg|wwreg, ppl_cpu2, 1
instance = comp, \inst|em_reg|mrn[0] , inst|em_reg|mrn[0], ppl_cpu2, 1
instance = comp, \inst|mw_reg|wrn[0]~DUPLICATE , inst|mw_reg|wrn[0]~DUPLICATE, ppl_cpu2, 1
instance = comp, \inst|mw_reg|wrn[2] , inst|mw_reg|wrn[2], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|Decoder0~11 , inst|id_stage|rf|Decoder0~11, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[30][3] , inst|id_stage|rf|register[30][3], ppl_cpu2, 1
instance = comp, \inst|mw_reg|wrn[0] , inst|mw_reg|wrn[0], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|Decoder0~10 , inst|id_stage|rf|Decoder0~10, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[22][3] , inst|id_stage|rf|register[22][3], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|Decoder0~9 , inst|id_stage|rf|Decoder0~9, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[26][3] , inst|id_stage|rf|register[26][3], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[18][3]~feeder , inst|id_stage|rf|register[18][3]~feeder, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|Decoder0~8 , inst|id_stage|rf|Decoder0~8, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[18][3] , inst|id_stage|rf|register[18][3], ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux28~2 , inst|id_stage|forward_db|Mux28~2, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|Decoder0~15 , inst|id_stage|rf|Decoder0~15, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[31][3] , inst|id_stage|rf|register[31][3], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|Decoder0~13 , inst|id_stage|rf|Decoder0~13, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[27][3] , inst|id_stage|rf|register[27][3], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|Decoder0~14 , inst|id_stage|rf|Decoder0~14, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[23][3]~DUPLICATE , inst|id_stage|rf|register[23][3]~DUPLICATE, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[19][3]~feeder , inst|id_stage|rf|register[19][3]~feeder, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|Decoder0~12 , inst|id_stage|rf|Decoder0~12, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[19][3] , inst|id_stage|rf|register[19][3], ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux28~3 , inst|id_stage|forward_db|Mux28~3, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|Decoder0~7 , inst|id_stage|rf|Decoder0~7, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[29][3] , inst|id_stage|rf|register[29][3], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[21][3]~feeder , inst|id_stage|rf|register[21][3]~feeder, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|Decoder0~6 , inst|id_stage|rf|Decoder0~6, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[21][3] , inst|id_stage|rf|register[21][3], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|Decoder0~4 , inst|id_stage|rf|Decoder0~4, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[17][3] , inst|id_stage|rf|register[17][3], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|Decoder0~5 , inst|id_stage|rf|Decoder0~5, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[25][3] , inst|id_stage|rf|register[25][3], ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux28~1 , inst|id_stage|forward_db|Mux28~1, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|Decoder0~1 , inst|id_stage|rf|Decoder0~1, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[24][3] , inst|id_stage|rf|register[24][3], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[20][3]~feeder , inst|id_stage|rf|register[20][3]~feeder, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|Decoder0~2 , inst|id_stage|rf|Decoder0~2, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[20][3] , inst|id_stage|rf|register[20][3], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|Decoder0~3 , inst|id_stage|rf|Decoder0~3, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[28][3] , inst|id_stage|rf|register[28][3], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|Decoder0~0 , inst|id_stage|rf|Decoder0~0, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[16][3] , inst|id_stage|rf|register[16][3], ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux28~0 , inst|id_stage|forward_db|Mux28~0, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux28~4 , inst|id_stage|forward_db|Mux28~4, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux1~1 , inst|id_stage|forward_db|Mux1~1, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux1~0 , inst|id_stage|forward_db|Mux1~0, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|Decoder0~21 , inst|id_stage|rf|Decoder0~21, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[2][3] , inst|id_stage|rf|register[2][3], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|Decoder0~20 , inst|id_stage|rf|Decoder0~20, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[1][3] , inst|id_stage|rf|register[1][3], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|Decoder0~17 , inst|id_stage|rf|Decoder0~17, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[5][3] , inst|id_stage|rf|register[5][3], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[7][3]~feeder , inst|id_stage|rf|register[7][3]~feeder, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|Decoder0~19 , inst|id_stage|rf|Decoder0~19, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[7][3] , inst|id_stage|rf|register[7][3], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|Decoder0~18 , inst|id_stage|rf|Decoder0~18, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[6][3] , inst|id_stage|rf|register[6][3], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|Decoder0~16 , inst|id_stage|rf|Decoder0~16, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[4][3] , inst|id_stage|rf|register[4][3], ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux28~5 , inst|id_stage|forward_db|Mux28~5, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux28~6 , inst|id_stage|forward_db|Mux28~6, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|Decoder0~25 , inst|id_stage|rf|Decoder0~25, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[10][3] , inst|id_stage|rf|register[10][3], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[9][3]~feeder , inst|id_stage|rf|register[9][3]~feeder, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|Decoder0~24 , inst|id_stage|rf|Decoder0~24, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[9][3] , inst|id_stage|rf|register[9][3], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[8][3]~feeder , inst|id_stage|rf|register[8][3]~feeder, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|Decoder0~23 , inst|id_stage|rf|Decoder0~23, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[8][3] , inst|id_stage|rf|register[8][3], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|Decoder0~26 , inst|id_stage|rf|Decoder0~26, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[11][3] , inst|id_stage|rf|register[11][3], ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux28~7 , inst|id_stage|forward_db|Mux28~7, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|Decoder0~28 , inst|id_stage|rf|Decoder0~28, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[13][3] , inst|id_stage|rf|register[13][3], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|Decoder0~29 , inst|id_stage|rf|Decoder0~29, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[14][3] , inst|id_stage|rf|register[14][3], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[15][3]~feeder , inst|id_stage|rf|register[15][3]~feeder, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|Decoder0~30 , inst|id_stage|rf|Decoder0~30, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[15][3] , inst|id_stage|rf|register[15][3], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|Decoder0~27 , inst|id_stage|rf|Decoder0~27, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[12][3] , inst|id_stage|rf|register[12][3], ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux28~8 , inst|id_stage|forward_db|Mux28~8, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux28~9 , inst|id_stage|forward_db|Mux28~9, ppl_cpu2, 1
instance = comp, \inst|mem_stage|dmem|io_input_regx2|in_reg1[3] , inst|mem_stage|dmem|io_input_regx2|in_reg1[3], ppl_cpu2, 1
instance = comp, \inst|mem_stage|dmem|io_input_regx2|in_reg0[3] , inst|mem_stage|dmem|io_input_regx2|in_reg0[3], ppl_cpu2, 1
instance = comp, \inst|mem_stage|dmem|io_input_regx2|io_input_mux2x32|Selector3~0 , inst|mem_stage|dmem|io_input_regx2|io_input_mux2x32|Selector3~0, ppl_cpu2, 1
instance = comp, \inst|mem_stage|dmem|io_input_regx2|io_input_mux2x32|y[3] , inst|mem_stage|dmem|io_input_regx2|io_input_mux2x32|y[3], ppl_cpu2, 1
instance = comp, \inst|em_reg|mb[4] , inst|em_reg|mb[4], ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux25~10 , inst|id_stage|forward_db|Mux25~10, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[21][6] , inst|id_stage|rf|register[21][6], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[29][6] , inst|id_stage|rf|register[29][6], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[17][6] , inst|id_stage|rf|register[17][6], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[25][6]~DUPLICATE , inst|id_stage|rf|register[25][6]~DUPLICATE, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux25~1 , inst|id_stage|forward_db|Mux25~1, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[24][6] , inst|id_stage|rf|register[24][6], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[28][6] , inst|id_stage|rf|register[28][6], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[20][6] , inst|id_stage|rf|register[20][6], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[16][6] , inst|id_stage|rf|register[16][6], ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux25~0 , inst|id_stage|forward_db|Mux25~0, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[23][6] , inst|id_stage|rf|register[23][6], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[19][6]~feeder , inst|id_stage|rf|register[19][6]~feeder, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[19][6] , inst|id_stage|rf|register[19][6], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[27][6] , inst|id_stage|rf|register[27][6], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[31][6] , inst|id_stage|rf|register[31][6], ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux25~3 , inst|id_stage|forward_db|Mux25~3, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[22][6] , inst|id_stage|rf|register[22][6], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[18][6]~feeder , inst|id_stage|rf|register[18][6]~feeder, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[18][6] , inst|id_stage|rf|register[18][6], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[30][6] , inst|id_stage|rf|register[30][6], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[26][6] , inst|id_stage|rf|register[26][6], ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux25~2 , inst|id_stage|forward_db|Mux25~2, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux25~4 , inst|id_stage|forward_db|Mux25~4, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[1][6] , inst|id_stage|rf|register[1][6], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[4][6] , inst|id_stage|rf|register[4][6], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[7][6] , inst|id_stage|rf|register[7][6], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[5][6] , inst|id_stage|rf|register[5][6], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[6][6] , inst|id_stage|rf|register[6][6], ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux25~5 , inst|id_stage|forward_db|Mux25~5, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[2][6] , inst|id_stage|rf|register[2][6], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|Decoder0~22 , inst|id_stage|rf|Decoder0~22, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[3][6] , inst|id_stage|rf|register[3][6], ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux25~6 , inst|id_stage|forward_db|Mux25~6, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[13][6] , inst|id_stage|rf|register[13][6], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[12][6] , inst|id_stage|rf|register[12][6], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[15][6] , inst|id_stage|rf|register[15][6], ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux25~8 , inst|id_stage|forward_db|Mux25~8, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[9][6]~feeder , inst|id_stage|rf|register[9][6]~feeder, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[9][6] , inst|id_stage|rf|register[9][6], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[11][6] , inst|id_stage|rf|register[11][6], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[10][6] , inst|id_stage|rf|register[10][6], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[8][6]~feeder , inst|id_stage|rf|register[8][6]~feeder, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[8][6] , inst|id_stage|rf|register[8][6], ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux25~7 , inst|id_stage|forward_db|Mux25~7, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux25~9 , inst|id_stage|forward_db|Mux25~9, ppl_cpu2, 1
instance = comp, \inst|exe_stage|alu_a|y[5]~7 , inst|exe_stage|alu_a|y[5]~7, ppl_cpu2, 1
instance = comp, \inst|de_reg|eimm[5] , inst|de_reg|eimm[5], ppl_cpu2, 1
instance = comp, \inst|exe_stage|alu_b|y[5]~6 , inst|exe_stage|alu_b|y[5]~6, ppl_cpu2, 1
instance = comp, \inst|de_reg|ealuc[2] , inst|de_reg|ealuc[2], ppl_cpu2, 1
instance = comp, \inst|de_reg|eimm[9]~DUPLICATE , inst|de_reg|eimm[9]~DUPLICATE, ppl_cpu2, 1
instance = comp, \inst|de_reg|ea[3] , inst|de_reg|ea[3], ppl_cpu2, 1
instance = comp, \inst|de_reg|eimm[3] , inst|de_reg|eimm[3], ppl_cpu2, 1
instance = comp, \inst|exe_stage|alu_b|y[3]~5 , inst|exe_stage|alu_b|y[3]~5, ppl_cpu2, 1
instance = comp, \inst|de_reg|eimm[8] , inst|de_reg|eimm[8], ppl_cpu2, 1
instance = comp, \inst|de_reg|eimm[2] , inst|de_reg|eimm[2], ppl_cpu2, 1
instance = comp, \inst|exe_stage|alu_b|y[2]~1 , inst|exe_stage|alu_b|y[2]~1, ppl_cpu2, 1
instance = comp, \inst|de_reg|eimm[7]~feeder , inst|de_reg|eimm[7]~feeder, ppl_cpu2, 1
instance = comp, \inst|de_reg|eimm[7] , inst|de_reg|eimm[7], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[11][1] , inst|id_stage|rf|register[11][1], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[10][1] , inst|id_stage|rf|register[10][1], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[9][1] , inst|id_stage|rf|register[9][1], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[8][1] , inst|id_stage|rf|register[8][1], ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux30~7 , inst|id_stage|forward_da|Mux30~7, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux9~2 , inst|id_stage|forward_da|Mux9~2, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[25][1] , inst|id_stage|rf|register[25][1], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[21][1] , inst|id_stage|rf|register[21][1], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[29][1] , inst|id_stage|rf|register[29][1], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[17][1] , inst|id_stage|rf|register[17][1], ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux30~1 , inst|id_stage|forward_da|Mux30~1, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[27][1] , inst|id_stage|rf|register[27][1], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[23][1] , inst|id_stage|rf|register[23][1], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[31][1] , inst|id_stage|rf|register[31][1], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[19][1]~feeder , inst|id_stage|rf|register[19][1]~feeder, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[19][1] , inst|id_stage|rf|register[19][1], ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux30~3 , inst|id_stage|forward_da|Mux30~3, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[24][1] , inst|id_stage|rf|register[24][1], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[28][1] , inst|id_stage|rf|register[28][1], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[16][1]~feeder , inst|id_stage|rf|register[16][1]~feeder, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[16][1] , inst|id_stage|rf|register[16][1], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[20][1] , inst|id_stage|rf|register[20][1], ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux30~0 , inst|id_stage|forward_da|Mux30~0, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[26][1] , inst|id_stage|rf|register[26][1], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[22][1] , inst|id_stage|rf|register[22][1], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[18][1]~feeder , inst|id_stage|rf|register[18][1]~feeder, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[18][1] , inst|id_stage|rf|register[18][1], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[30][1] , inst|id_stage|rf|register[30][1], ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux30~2 , inst|id_stage|forward_da|Mux30~2, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux30~4 , inst|id_stage|forward_da|Mux30~4, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux9~3 , inst|id_stage|forward_da|Mux9~3, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[12][1] , inst|id_stage|rf|register[12][1], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[14][1] , inst|id_stage|rf|register[14][1], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[15][1] , inst|id_stage|rf|register[15][1], ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux30~8 , inst|id_stage|forward_da|Mux30~8, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[4][1] , inst|id_stage|rf|register[4][1], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[6][1] , inst|id_stage|rf|register[6][1], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[7][1] , inst|id_stage|rf|register[7][1], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[5][1] , inst|id_stage|rf|register[5][1], ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux30~5 , inst|id_stage|forward_da|Mux30~5, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[3][1] , inst|id_stage|rf|register[3][1], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[1][1] , inst|id_stage|rf|register[1][1], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[2][1]~feeder , inst|id_stage|rf|register[2][1]~feeder, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[2][1] , inst|id_stage|rf|register[2][1], ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux30~6 , inst|id_stage|forward_da|Mux30~6, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux30~9 , inst|id_stage|forward_da|Mux30~9, ppl_cpu2, 1
instance = comp, \inst|de_reg|eimm[1] , inst|de_reg|eimm[1], ppl_cpu2, 1
instance = comp, \inst|de_reg|eb[1]~DUPLICATE , inst|de_reg|eb[1]~DUPLICATE, ppl_cpu2, 1
instance = comp, \inst|exe_stage|alu_b|y[1]~2 , inst|exe_stage|alu_b|y[1]~2, ppl_cpu2, 1
instance = comp, \inst|de_reg|eimm[7]~DUPLICATE , inst|de_reg|eimm[7]~DUPLICATE, ppl_cpu2, 1
instance = comp, \inst|exe_stage|alu_a|y[1]~3 , inst|exe_stage|alu_a|y[1]~3, ppl_cpu2, 1
instance = comp, \inst|exe_stage|alu_a|y[0]~4 , inst|exe_stage|alu_a|y[0]~4, ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|ShiftLeft0~16 , inst|exe_stage|al_unit|ShiftLeft0~16, ppl_cpu2, 1
instance = comp, \inst|exe_stage|ealu_value|y[4]~4 , inst|exe_stage|ealu_value|y[4]~4, ppl_cpu2, 1
instance = comp, \inst|exe_stage|ealu_value|y[1]~13 , inst|exe_stage|ealu_value|y[1]~13, ppl_cpu2, 1
instance = comp, \inst|if_stage|Add0~9 , inst|if_stage|Add0~9, ppl_cpu2, 1
instance = comp, \inst|instruction_reg|dpc4[7] , inst|instruction_reg|dpc4[7], ppl_cpu2, 1
instance = comp, \inst|id_stage|Add0~1 , inst|id_stage|Add0~1, ppl_cpu2, 1
instance = comp, \inst|id_stage|Add0~5 , inst|id_stage|Add0~5, ppl_cpu2, 1
instance = comp, \inst|id_stage|Add0~9 , inst|id_stage|Add0~9, ppl_cpu2, 1
instance = comp, \inst|id_stage|Add0~13 , inst|id_stage|Add0~13, ppl_cpu2, 1
instance = comp, \inst|id_stage|Add0~17 , inst|id_stage|Add0~17, ppl_cpu2, 1
instance = comp, \inst|id_stage|Add0~21 , inst|id_stage|Add0~21, ppl_cpu2, 1
instance = comp, \inst|id_stage|Add0~37 , inst|id_stage|Add0~37, ppl_cpu2, 1
instance = comp, \inst|exe_stage|ealu_value|y[29]~83 , inst|exe_stage|ealu_value|y[29]~83, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[14][22]~feeder , inst|id_stage|rf|register[14][22]~feeder, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[14][22] , inst|id_stage|rf|register[14][22], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[12][22] , inst|id_stage|rf|register[12][22], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[13][22] , inst|id_stage|rf|register[13][22], ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux9~16 , inst|id_stage|forward_da|Mux9~16, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[28][22] , inst|id_stage|rf|register[28][22], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[16][22] , inst|id_stage|rf|register[16][22], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[24][22] , inst|id_stage|rf|register[24][22], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[20][22]~feeder , inst|id_stage|rf|register[20][22]~feeder, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[20][22] , inst|id_stage|rf|register[20][22], ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux9~8 , inst|id_stage|forward_da|Mux9~8, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[23][22] , inst|id_stage|rf|register[23][22], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[27][22] , inst|id_stage|rf|register[27][22], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[31][22] , inst|id_stage|rf|register[31][22], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[19][22]~feeder , inst|id_stage|rf|register[19][22]~feeder, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[19][22] , inst|id_stage|rf|register[19][22], ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux9~11 , inst|id_stage|forward_da|Mux9~11, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[22][22] , inst|id_stage|rf|register[22][22], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[26][22] , inst|id_stage|rf|register[26][22], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[30][22] , inst|id_stage|rf|register[30][22], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[18][22] , inst|id_stage|rf|register[18][22], ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux9~10 , inst|id_stage|forward_da|Mux9~10, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[29][22] , inst|id_stage|rf|register[29][22], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[17][22] , inst|id_stage|rf|register[17][22], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[25][22] , inst|id_stage|rf|register[25][22], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[21][22] , inst|id_stage|rf|register[21][22], ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux9~9 , inst|id_stage|forward_da|Mux9~9, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux9~12 , inst|id_stage|forward_da|Mux9~12, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[11][22] , inst|id_stage|rf|register[11][22], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[10][22] , inst|id_stage|rf|register[10][22], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[9][22]~feeder , inst|id_stage|rf|register[9][22]~feeder, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[9][22] , inst|id_stage|rf|register[9][22], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[8][22] , inst|id_stage|rf|register[8][22], ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux9~15 , inst|id_stage|forward_da|Mux9~15, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[2][22] , inst|id_stage|rf|register[2][22], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[5][22]~DUPLICATE , inst|id_stage|rf|register[5][22]~DUPLICATE, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[7][22] , inst|id_stage|rf|register[7][22], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[4][22]~DUPLICATE , inst|id_stage|rf|register[4][22]~DUPLICATE, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[6][22] , inst|id_stage|rf|register[6][22], ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux9~13 , inst|id_stage|forward_da|Mux9~13, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[1][22] , inst|id_stage|rf|register[1][22], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[3][22] , inst|id_stage|rf|register[3][22], ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux9~14 , inst|id_stage|forward_da|Mux9~14, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux9~17 , inst|id_stage|forward_da|Mux9~17, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux19~10 , inst|id_stage|forward_da|Mux19~10, ppl_cpu2, 1
instance = comp, \inst|mem_stage|dmem|mem_io_dataout_mux|y[12]~16 , inst|mem_stage|dmem|mem_io_dataout_mux|y[12]~16, ppl_cpu2, 1
instance = comp, \inst|mw_reg|wmo[12] , inst|mw_reg|wmo[12], ppl_cpu2, 1
instance = comp, \inst|de_reg|eimm[12] , inst|de_reg|eimm[12], ppl_cpu2, 1
instance = comp, \inst|de_reg|ea[12] , inst|de_reg|ea[12], ppl_cpu2, 1
instance = comp, \inst|de_reg|eimm[11] , inst|de_reg|eimm[11], ppl_cpu2, 1
instance = comp, \inst|exe_stage|alu_b|y[11]~15 , inst|exe_stage|alu_b|y[11]~15, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[13][10] , inst|id_stage|rf|register[13][10], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[14][10] , inst|id_stage|rf|register[14][10], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[12][10] , inst|id_stage|rf|register[12][10], ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux21~8 , inst|id_stage|forward_da|Mux21~8, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[20][10] , inst|id_stage|rf|register[20][10], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[28][10] , inst|id_stage|rf|register[28][10], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[24][10] , inst|id_stage|rf|register[24][10], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[16][10] , inst|id_stage|rf|register[16][10], ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux21~0 , inst|id_stage|forward_da|Mux21~0, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[18][10]~feeder , inst|id_stage|rf|register[18][10]~feeder, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[18][10] , inst|id_stage|rf|register[18][10], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[22][10] , inst|id_stage|rf|register[22][10], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[26][10] , inst|id_stage|rf|register[26][10], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[30][10] , inst|id_stage|rf|register[30][10], ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux21~2 , inst|id_stage|forward_da|Mux21~2, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[31][10] , inst|id_stage|rf|register[31][10], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[23][10] , inst|id_stage|rf|register[23][10], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[19][10] , inst|id_stage|rf|register[19][10], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[27][10] , inst|id_stage|rf|register[27][10], ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux21~3 , inst|id_stage|forward_da|Mux21~3, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[17][10] , inst|id_stage|rf|register[17][10], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[29][10] , inst|id_stage|rf|register[29][10], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[21][10] , inst|id_stage|rf|register[21][10], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[25][10] , inst|id_stage|rf|register[25][10], ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux21~1 , inst|id_stage|forward_da|Mux21~1, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux21~4 , inst|id_stage|forward_da|Mux21~4, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[11][10]~DUPLICATE , inst|id_stage|rf|register[11][10]~DUPLICATE, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[9][10] , inst|id_stage|rf|register[9][10], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[8][10]~feeder , inst|id_stage|rf|register[8][10]~feeder, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[8][10] , inst|id_stage|rf|register[8][10], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[10][10] , inst|id_stage|rf|register[10][10], ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux21~7 , inst|id_stage|forward_da|Mux21~7, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[1][10] , inst|id_stage|rf|register[1][10], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[3][10] , inst|id_stage|rf|register[3][10], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[5][10] , inst|id_stage|rf|register[5][10], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[7][10]~feeder , inst|id_stage|rf|register[7][10]~feeder, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[7][10] , inst|id_stage|rf|register[7][10], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[6][10]~DUPLICATE , inst|id_stage|rf|register[6][10]~DUPLICATE, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[4][10] , inst|id_stage|rf|register[4][10], ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux21~5 , inst|id_stage|forward_da|Mux21~5, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[2][10] , inst|id_stage|rf|register[2][10], ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux21~6 , inst|id_stage|forward_da|Mux21~6, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux21~9 , inst|id_stage|forward_da|Mux21~9, ppl_cpu2, 1
instance = comp, \inst|de_reg|epc4[10] , inst|de_reg|epc4[10], ppl_cpu2, 1
instance = comp, \inst|id_stage|Add0~33 , inst|id_stage|Add0~33, ppl_cpu2, 1
instance = comp, \inst|if_stage|nextpc|Mux22~0 , inst|if_stage|nextpc|Mux22~0, ppl_cpu2, 1
instance = comp, \inst|prog_cnt|pc[9] , inst|prog_cnt|pc[9], ppl_cpu2, 1
instance = comp, \inst|if_stage|Add0~37 , inst|if_stage|Add0~37, ppl_cpu2, 1
instance = comp, \inst|if_stage|Add0~33 , inst|if_stage|Add0~33, ppl_cpu2, 1
instance = comp, \inst|instruction_reg|dpc4[9] , inst|instruction_reg|dpc4[9], ppl_cpu2, 1
instance = comp, \inst|de_reg|epc4[9] , inst|de_reg|epc4[9], ppl_cpu2, 1
instance = comp, \inst|de_reg|epc4[7] , inst|de_reg|epc4[7], ppl_cpu2, 1
instance = comp, \inst|exe_stage|Add0~9 , inst|exe_stage|Add0~9, ppl_cpu2, 1
instance = comp, \inst|exe_stage|Add0~37 , inst|exe_stage|Add0~37, ppl_cpu2, 1
instance = comp, \inst|exe_stage|Add0~33 , inst|exe_stage|Add0~33, ppl_cpu2, 1
instance = comp, \inst|exe_stage|Add0~29 , inst|exe_stage|Add0~29, ppl_cpu2, 1
instance = comp, \inst|exe_stage|ealu_value|y[10]~45 , inst|exe_stage|ealu_value|y[10]~45, ppl_cpu2, 1
instance = comp, \inst|exe_stage|ealu_value|y[10]~46 , inst|exe_stage|ealu_value|y[10]~46, ppl_cpu2, 1
instance = comp, \inst|exe_stage|ealu_value|y[27]~87 , inst|exe_stage|ealu_value|y[27]~87, ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|ShiftLeft0~12 , inst|exe_stage|al_unit|ShiftLeft0~12, ppl_cpu2, 1
instance = comp, \inst|exe_stage|ealu_value|y[27]~86 , inst|exe_stage|ealu_value|y[27]~86, ppl_cpu2, 1
instance = comp, \inst|exe_stage|alu_b|y[6]~0 , inst|exe_stage|alu_b|y[6]~0, ppl_cpu2, 1
instance = comp, \inst|em_reg|mb[7] , inst|em_reg|mb[7], ppl_cpu2, 1
instance = comp, \inst|em_reg|mb[8] , inst|em_reg|mb[8], ppl_cpu2, 1
instance = comp, \inst|em_reg|mb[9] , inst|em_reg|mb[9], ppl_cpu2, 1
instance = comp, \inst|em_reg|mb[10] , inst|em_reg|mb[10], ppl_cpu2, 1
instance = comp, \inst|em_reg|mb[11] , inst|em_reg|mb[11], ppl_cpu2, 1
instance = comp, \inst|mem_stage|dmem|dram|altsyncram_component|auto_generated|ram_block1a0 , inst|mem_stage|dmem|dram|altsyncram_component|auto_generated|ram_block1a0, ppl_cpu2, 1
instance = comp, \inst|mem_stage|dmem|mem_io_dataout_mux|y[7]~11 , inst|mem_stage|dmem|mem_io_dataout_mux|y[7]~11, ppl_cpu2, 1
instance = comp, \inst|mw_reg|wmo[7] , inst|mw_reg|wmo[7], ppl_cpu2, 1
instance = comp, \inst|mw_reg|walu[7] , inst|mw_reg|walu[7], ppl_cpu2, 1
instance = comp, \inst|wb_stage|y[7]~11 , inst|wb_stage|y[7]~11, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[1][7]~DUPLICATE , inst|id_stage|rf|register[1][7]~DUPLICATE, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[7][7]~feeder , inst|id_stage|rf|register[7][7]~feeder, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[7][7] , inst|id_stage|rf|register[7][7], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[5][7]~feeder , inst|id_stage|rf|register[5][7]~feeder, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[5][7] , inst|id_stage|rf|register[5][7], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[4][7] , inst|id_stage|rf|register[4][7], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[6][7]~feeder , inst|id_stage|rf|register[6][7]~feeder, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[6][7] , inst|id_stage|rf|register[6][7], ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux24~5 , inst|id_stage|forward_db|Mux24~5, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[2][7] , inst|id_stage|rf|register[2][7], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[3][7]~feeder , inst|id_stage|rf|register[3][7]~feeder, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[3][7] , inst|id_stage|rf|register[3][7], ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux24~6 , inst|id_stage|forward_db|Mux24~6, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[11][7] , inst|id_stage|rf|register[11][7], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[10][7] , inst|id_stage|rf|register[10][7], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[9][7] , inst|id_stage|rf|register[9][7], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[8][7]~feeder , inst|id_stage|rf|register[8][7]~feeder, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[8][7] , inst|id_stage|rf|register[8][7], ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux24~7 , inst|id_stage|forward_db|Mux24~7, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[31][7] , inst|id_stage|rf|register[31][7], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[23][7] , inst|id_stage|rf|register[23][7], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[27][7] , inst|id_stage|rf|register[27][7], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[19][7]~feeder , inst|id_stage|rf|register[19][7]~feeder, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[19][7] , inst|id_stage|rf|register[19][7], ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux24~3 , inst|id_stage|forward_db|Mux24~3, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[20][7] , inst|id_stage|rf|register[20][7], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[16][7] , inst|id_stage|rf|register[16][7], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[28][7] , inst|id_stage|rf|register[28][7], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[24][7] , inst|id_stage|rf|register[24][7], ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux24~0 , inst|id_stage|forward_db|Mux24~0, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[22][7] , inst|id_stage|rf|register[22][7], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[26][7] , inst|id_stage|rf|register[26][7], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[30][7] , inst|id_stage|rf|register[30][7], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[18][7] , inst|id_stage|rf|register[18][7], ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux24~2 , inst|id_stage|forward_db|Mux24~2, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[17][7]~feeder , inst|id_stage|rf|register[17][7]~feeder, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[17][7]~DUPLICATE , inst|id_stage|rf|register[17][7]~DUPLICATE, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[21][7]~feeder , inst|id_stage|rf|register[21][7]~feeder, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[21][7] , inst|id_stage|rf|register[21][7], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[25][7]~feeder , inst|id_stage|rf|register[25][7]~feeder, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[25][7] , inst|id_stage|rf|register[25][7], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[29][7] , inst|id_stage|rf|register[29][7], ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux24~1 , inst|id_stage|forward_db|Mux24~1, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux24~4 , inst|id_stage|forward_db|Mux24~4, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[13][7] , inst|id_stage|rf|register[13][7], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[14][7] , inst|id_stage|rf|register[14][7], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[12][7]~feeder , inst|id_stage|rf|register[12][7]~feeder, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[12][7] , inst|id_stage|rf|register[12][7], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[15][7]~feeder , inst|id_stage|rf|register[15][7]~feeder, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[15][7] , inst|id_stage|rf|register[15][7], ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux24~8 , inst|id_stage|forward_db|Mux24~8, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux24~9 , inst|id_stage|forward_db|Mux24~9, ppl_cpu2, 1
instance = comp, \inst|de_reg|ea[7] , inst|de_reg|ea[7], ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|Add1~1 , inst|exe_stage|al_unit|Add1~1, ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|Add1~9 , inst|exe_stage|al_unit|Add1~9, ppl_cpu2, 1
instance = comp, \inst|exe_stage|alu_a|y[7]~6 , inst|exe_stage|alu_a|y[7]~6, ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|Add0~25 , inst|exe_stage|al_unit|Add0~25, ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|Add0~29 , inst|exe_stage|al_unit|Add0~29, ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|Add0~5 , inst|exe_stage|al_unit|Add0~5, ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|Add0~21 , inst|exe_stage|al_unit|Add0~21, ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|Add0~17 , inst|exe_stage|al_unit|Add0~17, ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|Add0~13 , inst|exe_stage|al_unit|Add0~13, ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|Add0~1 , inst|exe_stage|al_unit|Add0~1, ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|Add0~9 , inst|exe_stage|al_unit|Add0~9, ppl_cpu2, 1
instance = comp, \inst|exe_stage|ealu_value|y[7]~18 , inst|exe_stage|ealu_value|y[7]~18, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux24~11 , inst|id_stage|forward_db|Mux24~11, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux24~10 , inst|id_stage|forward_db|Mux24~10, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux24~12 , inst|id_stage|forward_db|Mux24~12, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux24~13 , inst|id_stage|forward_db|Mux24~13, ppl_cpu2, 1
instance = comp, \inst|de_reg|eb[7] , inst|de_reg|eb[7], ppl_cpu2, 1
instance = comp, \inst|exe_stage|alu_b|y[7]~9 , inst|exe_stage|alu_b|y[7]~9, ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|ShiftLeft0~13 , inst|exe_stage|al_unit|ShiftLeft0~13, ppl_cpu2, 1
instance = comp, \inst|de_reg|eimm[13] , inst|de_reg|eimm[13], ppl_cpu2, 1
instance = comp, \inst|exe_stage|alu_b|y[13]~17 , inst|exe_stage|alu_b|y[13]~17, ppl_cpu2, 1
instance = comp, \inst|exe_stage|alu_b|y[14]~18 , inst|exe_stage|alu_b|y[14]~18, ppl_cpu2, 1
instance = comp, \inst|em_reg|mb[14] , inst|em_reg|mb[14], ppl_cpu2, 1
instance = comp, \inst|em_reg|mb[15] , inst|em_reg|mb[15], ppl_cpu2, 1
instance = comp, \inst|id_stage|offset[18] , inst|id_stage|offset[18], ppl_cpu2, 1
instance = comp, \inst|de_reg|eimm[31] , inst|de_reg|eimm[31], ppl_cpu2, 1
instance = comp, \inst|exe_stage|alu_b|y[31]~12 , inst|exe_stage|alu_b|y[31]~12, ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|Mux15~5 , inst|exe_stage|al_unit|Mux15~5, ppl_cpu2, 1
instance = comp, \inst|de_reg|ea[24] , inst|de_reg|ea[24], ppl_cpu2, 1
instance = comp, \inst|exe_stage|alu_a|y[24]~23 , inst|exe_stage|alu_a|y[24]~23, ppl_cpu2, 1
instance = comp, \inst|exe_stage|alu_b|y[24]~27 , inst|exe_stage|alu_b|y[24]~27, ppl_cpu2, 1
instance = comp, \inst|exe_stage|alu_b|y[31]~10 , inst|exe_stage|alu_b|y[31]~10, ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|ShiftRight0~41 , inst|exe_stage|al_unit|ShiftRight0~41, ppl_cpu2, 1
instance = comp, \inst|exe_stage|ealu_value|y[29]~84 , inst|exe_stage|ealu_value|y[29]~84, ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|ShiftRight1~87 , inst|exe_stage|al_unit|ShiftRight1~87, ppl_cpu2, 1
instance = comp, \inst|exe_stage|ealu_value|y[24]~136 , inst|exe_stage|ealu_value|y[24]~136, ppl_cpu2, 1
instance = comp, \inst|em_reg|malu[18] , inst|em_reg|malu[18], ppl_cpu2, 1
instance = comp, \inst|mw_reg|walu[18] , inst|mw_reg|walu[18], ppl_cpu2, 1
instance = comp, \inst|em_reg|mb[19]~feeder , inst|em_reg|mb[19]~feeder, ppl_cpu2, 1
instance = comp, \inst|em_reg|mb[19] , inst|em_reg|mb[19], ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux11~12 , inst|id_stage|forward_db|Mux11~12, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux11~12 , inst|id_stage|forward_da|Mux11~12, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux11~10 , inst|id_stage|forward_da|Mux11~10, ppl_cpu2, 1
instance = comp, \inst|de_reg|epc4[20] , inst|de_reg|epc4[20], ppl_cpu2, 1
instance = comp, \inst|id_stage|Add0~53 , inst|id_stage|Add0~53, ppl_cpu2, 1
instance = comp, \inst|id_stage|Add0~49 , inst|id_stage|Add0~49, ppl_cpu2, 1
instance = comp, \inst|id_stage|Add0~45 , inst|id_stage|Add0~45, ppl_cpu2, 1
instance = comp, \inst|id_stage|Add0~41 , inst|id_stage|Add0~41, ppl_cpu2, 1
instance = comp, \inst|id_stage|Add0~77 , inst|id_stage|Add0~77, ppl_cpu2, 1
instance = comp, \inst|exe_stage|alu_b|y[17]~13 , inst|exe_stage|alu_b|y[17]~13, ppl_cpu2, 1
instance = comp, \inst|de_reg|ea[17] , inst|de_reg|ea[17], ppl_cpu2, 1
instance = comp, \inst|exe_stage|alu_a|y[17]~19 , inst|exe_stage|alu_a|y[17]~19, ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|ShiftRight1~57 , inst|exe_stage|al_unit|ShiftRight1~57, ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|ShiftRight1~42 , inst|exe_stage|al_unit|ShiftRight1~42, ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|ShiftRight1~58 , inst|exe_stage|al_unit|ShiftRight1~58, ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|ShiftRight1~38 , inst|exe_stage|al_unit|ShiftRight1~38, ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|ShiftRight1~41 , inst|exe_stage|al_unit|ShiftRight1~41, ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|ShiftRight1~77 , inst|exe_stage|al_unit|ShiftRight1~77, ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|ShiftRight0~31 , inst|exe_stage|al_unit|ShiftRight0~31, ppl_cpu2, 1
instance = comp, \inst|de_reg|eb[22] , inst|de_reg|eb[22], ppl_cpu2, 1
instance = comp, \inst|em_reg|mb[22] , inst|em_reg|mb[22], ppl_cpu2, 1
instance = comp, \inst|em_reg|mb[23] , inst|em_reg|mb[23], ppl_cpu2, 1
instance = comp, \inst|em_reg|mb[24] , inst|em_reg|mb[24], ppl_cpu2, 1
instance = comp, \inst|exe_stage|alu_a|y[26]~21 , inst|exe_stage|alu_a|y[26]~21, ppl_cpu2, 1
instance = comp, \inst|exe_stage|alu_b|y[26]~25 , inst|exe_stage|alu_b|y[26]~25, ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|ShiftLeft0~61 , inst|exe_stage|al_unit|ShiftLeft0~61, ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|ShiftLeft0~69 , inst|exe_stage|al_unit|ShiftLeft0~69, ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|ShiftLeft0~57 , inst|exe_stage|al_unit|ShiftLeft0~57, ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|ShiftLeft0~47 , inst|exe_stage|al_unit|ShiftLeft0~47, ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|ShiftLeft0~70 , inst|exe_stage|al_unit|ShiftLeft0~70, ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|ShiftRight1~4 , inst|exe_stage|al_unit|ShiftRight1~4, ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|ShiftRight1~2 , inst|exe_stage|al_unit|ShiftRight1~2, ppl_cpu2, 1
instance = comp, \inst|de_reg|eb[13] , inst|de_reg|eb[13], ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|ShiftRight1~1 , inst|exe_stage|al_unit|ShiftRight1~1, ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|ShiftLeft0~38 , inst|exe_stage|al_unit|ShiftLeft0~38, ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|ShiftLeft0~71 , inst|exe_stage|al_unit|ShiftLeft0~71, ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|ShiftLeft0~72 , inst|exe_stage|al_unit|ShiftLeft0~72, ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|ShiftLeft0~73 , inst|exe_stage|al_unit|ShiftLeft0~73, ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|ShiftLeft0~81 , inst|exe_stage|al_unit|ShiftLeft0~81, ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|ShiftLeft0~1 , inst|exe_stage|al_unit|ShiftLeft0~1, ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|ShiftLeft0~0 , inst|exe_stage|al_unit|ShiftLeft0~0, ppl_cpu2, 1
instance = comp, \inst|de_reg|eb[10] , inst|de_reg|eb[10], ppl_cpu2, 1
instance = comp, \inst|exe_stage|alu_b|y[10]~11 , inst|exe_stage|alu_b|y[10]~11, ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|ShiftLeft0~27 , inst|exe_stage|al_unit|ShiftLeft0~27, ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|ShiftLeft0~28 , inst|exe_stage|al_unit|ShiftLeft0~28, ppl_cpu2, 1
instance = comp, \inst|exe_stage|ealu_value|y[26]~131 , inst|exe_stage|ealu_value|y[26]~131, ppl_cpu2, 1
instance = comp, \inst|id_stage|Add0~61 , inst|id_stage|Add0~61, ppl_cpu2, 1
instance = comp, \inst|id_stage|Add0~117 , inst|id_stage|Add0~117, ppl_cpu2, 1
instance = comp, \inst|if_stage|nextpc|Mux9~0 , inst|if_stage|nextpc|Mux9~0, ppl_cpu2, 1
instance = comp, \inst|prog_cnt|pc[22] , inst|prog_cnt|pc[22], ppl_cpu2, 1
instance = comp, \inst|if_stage|Add0~29 , inst|if_stage|Add0~29, ppl_cpu2, 1
instance = comp, \inst|if_stage|Add0~25 , inst|if_stage|Add0~25, ppl_cpu2, 1
instance = comp, \inst|if_stage|Add0~57 , inst|if_stage|Add0~57, ppl_cpu2, 1
instance = comp, \inst|if_stage|Add0~53 , inst|if_stage|Add0~53, ppl_cpu2, 1
instance = comp, \inst|if_stage|Add0~49 , inst|if_stage|Add0~49, ppl_cpu2, 1
instance = comp, \inst|if_stage|Add0~45 , inst|if_stage|Add0~45, ppl_cpu2, 1
instance = comp, \inst|if_stage|Add0~41 , inst|if_stage|Add0~41, ppl_cpu2, 1
instance = comp, \inst|if_stage|Add0~77 , inst|if_stage|Add0~77, ppl_cpu2, 1
instance = comp, \inst|if_stage|Add0~73 , inst|if_stage|Add0~73, ppl_cpu2, 1
instance = comp, \inst|if_stage|Add0~69 , inst|if_stage|Add0~69, ppl_cpu2, 1
instance = comp, \inst|if_stage|Add0~65 , inst|if_stage|Add0~65, ppl_cpu2, 1
instance = comp, \inst|if_stage|Add0~61 , inst|if_stage|Add0~61, ppl_cpu2, 1
instance = comp, \inst|if_stage|Add0~117 , inst|if_stage|Add0~117, ppl_cpu2, 1
instance = comp, \inst|instruction_reg|dpc4[22] , inst|instruction_reg|dpc4[22], ppl_cpu2, 1
instance = comp, \inst|id_stage|Add0~113 , inst|id_stage|Add0~113, ppl_cpu2, 1
instance = comp, \inst|if_stage|nextpc|Mux8~0 , inst|if_stage|nextpc|Mux8~0, ppl_cpu2, 1
instance = comp, \inst|prog_cnt|pc[23] , inst|prog_cnt|pc[23], ppl_cpu2, 1
instance = comp, \inst|if_stage|Add0~113 , inst|if_stage|Add0~113, ppl_cpu2, 1
instance = comp, \inst|instruction_reg|dpc4[23] , inst|instruction_reg|dpc4[23], ppl_cpu2, 1
instance = comp, \inst|de_reg|epc4[23] , inst|de_reg|epc4[23], ppl_cpu2, 1
instance = comp, \inst|de_reg|epc4[22] , inst|de_reg|epc4[22], ppl_cpu2, 1
instance = comp, \inst|exe_stage|Add0~65 , inst|exe_stage|Add0~65, ppl_cpu2, 1
instance = comp, \inst|exe_stage|Add0~61 , inst|exe_stage|Add0~61, ppl_cpu2, 1
instance = comp, \inst|exe_stage|Add0~117 , inst|exe_stage|Add0~117, ppl_cpu2, 1
instance = comp, \inst|exe_stage|Add0~113 , inst|exe_stage|Add0~113, ppl_cpu2, 1
instance = comp, \inst|exe_stage|alu_b|y[23]~28 , inst|exe_stage|alu_b|y[23]~28, ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|ShiftLeft0~50 , inst|exe_stage|al_unit|ShiftLeft0~50, ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|ShiftLeft0~55 , inst|exe_stage|al_unit|ShiftLeft0~55, ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|ShiftLeft0~25 , inst|exe_stage|al_unit|ShiftLeft0~25, ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|ShiftLeft0~56 , inst|exe_stage|al_unit|ShiftLeft0~56, ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|ShiftLeft0~43 , inst|exe_stage|al_unit|ShiftLeft0~43, ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|ShiftLeft0~63 , inst|exe_stage|al_unit|ShiftLeft0~63, ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|ShiftLeft0~80 , inst|exe_stage|al_unit|ShiftLeft0~80, ppl_cpu2, 1
instance = comp, \inst|exe_stage|ealu_value|y[23]~140 , inst|exe_stage|ealu_value|y[23]~140, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux10~12 , inst|id_stage|forward_da|Mux10~12, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[14][21] , inst|id_stage|rf|register[14][21], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[12][21] , inst|id_stage|rf|register[12][21], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[15][21] , inst|id_stage|rf|register[15][21], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[13][21] , inst|id_stage|rf|register[13][21], ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux10~8 , inst|id_stage|forward_da|Mux10~8, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[9][21] , inst|id_stage|rf|register[9][21], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[11][21] , inst|id_stage|rf|register[11][21], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[10][21] , inst|id_stage|rf|register[10][21], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[8][21] , inst|id_stage|rf|register[8][21], ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux10~7 , inst|id_stage|forward_da|Mux10~7, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[6][21] , inst|id_stage|rf|register[6][21], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[7][21]~feeder , inst|id_stage|rf|register[7][21]~feeder, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[7][21] , inst|id_stage|rf|register[7][21], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[4][21]~DUPLICATE , inst|id_stage|rf|register[4][21]~DUPLICATE, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[5][21] , inst|id_stage|rf|register[5][21], ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux10~5 , inst|id_stage|forward_da|Mux10~5, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[2][21] , inst|id_stage|rf|register[2][21], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[3][21]~feeder , inst|id_stage|rf|register[3][21]~feeder, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[3][21] , inst|id_stage|rf|register[3][21], ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux10~6 , inst|id_stage|forward_da|Mux10~6, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[23][21] , inst|id_stage|rf|register[23][21], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[31][21] , inst|id_stage|rf|register[31][21], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[27][21] , inst|id_stage|rf|register[27][21], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[19][21] , inst|id_stage|rf|register[19][21], ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux10~3 , inst|id_stage|forward_da|Mux10~3, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[28][21] , inst|id_stage|rf|register[28][21], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[16][21] , inst|id_stage|rf|register[16][21], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[24][21] , inst|id_stage|rf|register[24][21], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[20][21] , inst|id_stage|rf|register[20][21], ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux10~0 , inst|id_stage|forward_da|Mux10~0, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[30][21] , inst|id_stage|rf|register[30][21], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[22][21] , inst|id_stage|rf|register[22][21], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[18][21] , inst|id_stage|rf|register[18][21], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[26][21]~feeder , inst|id_stage|rf|register[26][21]~feeder, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[26][21] , inst|id_stage|rf|register[26][21], ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux10~2 , inst|id_stage|forward_da|Mux10~2, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[17][21] , inst|id_stage|rf|register[17][21], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[25][21] , inst|id_stage|rf|register[25][21], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[21][21] , inst|id_stage|rf|register[21][21], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[29][21] , inst|id_stage|rf|register[29][21], ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux10~1 , inst|id_stage|forward_da|Mux10~1, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux10~4 , inst|id_stage|forward_da|Mux10~4, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux10~9 , inst|id_stage|forward_da|Mux10~9, ppl_cpu2, 1
instance = comp, \inst|exe_stage|alu_a|y[21]~15 , inst|exe_stage|alu_a|y[21]~15, ppl_cpu2, 1
instance = comp, \inst|exe_stage|alu_b|y[21]~20 , inst|exe_stage|alu_b|y[21]~20, ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|ShiftRight1~37 , inst|exe_stage|al_unit|ShiftRight1~37, ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|ShiftLeft0~51 , inst|exe_stage|al_unit|ShiftLeft0~51, ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|ShiftLeft0~52 , inst|exe_stage|al_unit|ShiftLeft0~52, ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|ShiftLeft0~77 , inst|exe_stage|al_unit|ShiftLeft0~77, ppl_cpu2, 1
instance = comp, \inst|exe_stage|alu_b|y[16]~16 , inst|exe_stage|alu_b|y[16]~16, ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|ShiftLeft0~48 , inst|exe_stage|al_unit|ShiftLeft0~48, ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|ShiftLeft0~75 , inst|exe_stage|al_unit|ShiftLeft0~75, ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|ShiftLeft0~78 , inst|exe_stage|al_unit|ShiftLeft0~78, ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|ShiftLeft0~79 , inst|exe_stage|al_unit|ShiftLeft0~79, ppl_cpu2, 1
instance = comp, \inst|exe_stage|ealu_value|y[29]~111 , inst|exe_stage|ealu_value|y[29]~111, ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|ShiftLeft0~74 , inst|exe_stage|al_unit|ShiftLeft0~74, ppl_cpu2, 1
instance = comp, \inst|exe_stage|alu_b|y[27]~24 , inst|exe_stage|alu_b|y[27]~24, ppl_cpu2, 1
instance = comp, \inst|id_stage|Add0~101 , inst|id_stage|Add0~101, ppl_cpu2, 1
instance = comp, \inst|id_stage|Add0~97 , inst|id_stage|Add0~97, ppl_cpu2, 1
instance = comp, \inst|if_stage|nextpc|Mux4~0 , inst|if_stage|nextpc|Mux4~0, ppl_cpu2, 1
instance = comp, \inst|prog_cnt|pc[27] , inst|prog_cnt|pc[27], ppl_cpu2, 1
instance = comp, \inst|if_stage|Add0~109 , inst|if_stage|Add0~109, ppl_cpu2, 1
instance = comp, \inst|if_stage|Add0~105 , inst|if_stage|Add0~105, ppl_cpu2, 1
instance = comp, \inst|if_stage|Add0~101 , inst|if_stage|Add0~101, ppl_cpu2, 1
instance = comp, \inst|if_stage|Add0~97 , inst|if_stage|Add0~97, ppl_cpu2, 1
instance = comp, \inst|instruction_reg|dpc4[27] , inst|instruction_reg|dpc4[27], ppl_cpu2, 1
instance = comp, \inst|de_reg|epc4[27] , inst|de_reg|epc4[27], ppl_cpu2, 1
instance = comp, \inst|de_reg|epc4[25] , inst|de_reg|epc4[25], ppl_cpu2, 1
instance = comp, \inst|exe_stage|Add0~109 , inst|exe_stage|Add0~109, ppl_cpu2, 1
instance = comp, \inst|exe_stage|Add0~105 , inst|exe_stage|Add0~105, ppl_cpu2, 1
instance = comp, \inst|exe_stage|Add0~101 , inst|exe_stage|Add0~101, ppl_cpu2, 1
instance = comp, \inst|exe_stage|Add0~97 , inst|exe_stage|Add0~97, ppl_cpu2, 1
instance = comp, \inst|em_reg|mb[27] , inst|em_reg|mb[27], ppl_cpu2, 1
instance = comp, \inst|em_reg|mb[28] , inst|em_reg|mb[28], ppl_cpu2, 1
instance = comp, \inst|em_reg|mb[29] , inst|em_reg|mb[29], ppl_cpu2, 1
instance = comp, \inst|em_reg|mb[30] , inst|em_reg|mb[30], ppl_cpu2, 1
instance = comp, \inst|mem_stage|dmem|dram|altsyncram_component|auto_generated|ram_block1a12 , inst|mem_stage|dmem|dram|altsyncram_component|auto_generated|ram_block1a12, ppl_cpu2, 1
instance = comp, \inst|mem_stage|dmem|mem_io_dataout_mux|y[30]~23 , inst|mem_stage|dmem|mem_io_dataout_mux|y[30]~23, ppl_cpu2, 1
instance = comp, \inst|mw_reg|wmo[30] , inst|mw_reg|wmo[30], ppl_cpu2, 1
instance = comp, \inst|id_stage|Add0~93 , inst|id_stage|Add0~93, ppl_cpu2, 1
instance = comp, \inst|de_reg|epc4[28] , inst|de_reg|epc4[28], ppl_cpu2, 1
instance = comp, \inst|exe_stage|Add0~93 , inst|exe_stage|Add0~93, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux3~10 , inst|id_stage|forward_da|Mux3~10, ppl_cpu2, 1
instance = comp, \inst|mem_stage|dmem|mem_io_dataout_mux|y[28]~25 , inst|mem_stage|dmem|mem_io_dataout_mux|y[28]~25, ppl_cpu2, 1
instance = comp, \inst|mw_reg|walu[28] , inst|mw_reg|walu[28], ppl_cpu2, 1
instance = comp, \inst|mw_reg|wmo[28] , inst|mw_reg|wmo[28], ppl_cpu2, 1
instance = comp, \inst|wb_stage|y[28]~25 , inst|wb_stage|y[28]~25, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[21][28] , inst|id_stage|rf|register[21][28], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[25][28] , inst|id_stage|rf|register[25][28], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[17][28] , inst|id_stage|rf|register[17][28], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[29][28] , inst|id_stage|rf|register[29][28], ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux3~1 , inst|id_stage|forward_da|Mux3~1, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[27][28]~feeder , inst|id_stage|rf|register[27][28]~feeder, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[27][28] , inst|id_stage|rf|register[27][28], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[31][28] , inst|id_stage|rf|register[31][28], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[23][28] , inst|id_stage|rf|register[23][28], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[19][28]~feeder , inst|id_stage|rf|register[19][28]~feeder, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[19][28] , inst|id_stage|rf|register[19][28], ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux3~3 , inst|id_stage|forward_da|Mux3~3, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[30][28] , inst|id_stage|rf|register[30][28], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[26][28] , inst|id_stage|rf|register[26][28], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[18][28] , inst|id_stage|rf|register[18][28], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[22][28] , inst|id_stage|rf|register[22][28], ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux3~2 , inst|id_stage|forward_da|Mux3~2, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[16][28] , inst|id_stage|rf|register[16][28], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[20][28] , inst|id_stage|rf|register[20][28], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[28][28]~feeder , inst|id_stage|rf|register[28][28]~feeder, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[28][28] , inst|id_stage|rf|register[28][28], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[24][28] , inst|id_stage|rf|register[24][28], ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux3~0 , inst|id_stage|forward_da|Mux3~0, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux3~4 , inst|id_stage|forward_da|Mux3~4, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[1][28] , inst|id_stage|rf|register[1][28], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[2][28] , inst|id_stage|rf|register[2][28], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[4][28]~feeder , inst|id_stage|rf|register[4][28]~feeder, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[4][28] , inst|id_stage|rf|register[4][28], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[5][28] , inst|id_stage|rf|register[5][28], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[7][28] , inst|id_stage|rf|register[7][28], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[6][28] , inst|id_stage|rf|register[6][28], ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux3~5 , inst|id_stage|forward_da|Mux3~5, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[3][28] , inst|id_stage|rf|register[3][28], ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux3~6 , inst|id_stage|forward_da|Mux3~6, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[8][28] , inst|id_stage|rf|register[8][28], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[11][28] , inst|id_stage|rf|register[11][28], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[10][28] , inst|id_stage|rf|register[10][28], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[9][28] , inst|id_stage|rf|register[9][28], ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux3~7 , inst|id_stage|forward_da|Mux3~7, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[12][28] , inst|id_stage|rf|register[12][28], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[13][28] , inst|id_stage|rf|register[13][28], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[14][28] , inst|id_stage|rf|register[14][28], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[15][28] , inst|id_stage|rf|register[15][28], ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux3~8 , inst|id_stage|forward_da|Mux3~8, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux3~9 , inst|id_stage|forward_da|Mux3~9, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux3~11 , inst|id_stage|forward_da|Mux3~11, ppl_cpu2, 1
instance = comp, \inst|if_stage|nextpc|Mux3~0 , inst|if_stage|nextpc|Mux3~0, ppl_cpu2, 1
instance = comp, \inst|prog_cnt|pc[28] , inst|prog_cnt|pc[28], ppl_cpu2, 1
instance = comp, \inst|if_stage|Add0~93 , inst|if_stage|Add0~93, ppl_cpu2, 1
instance = comp, \inst|instruction_reg|dpc4[28] , inst|instruction_reg|dpc4[28], ppl_cpu2, 1
instance = comp, \inst|id_stage|Add0~89 , inst|id_stage|Add0~89, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[15][29] , inst|id_stage|rf|register[15][29], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[14][29] , inst|id_stage|rf|register[14][29], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[12][29]~feeder , inst|id_stage|rf|register[12][29]~feeder, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[12][29] , inst|id_stage|rf|register[12][29], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[13][29] , inst|id_stage|rf|register[13][29], ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux2~8 , inst|id_stage|forward_da|Mux2~8, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[20][29]~feeder , inst|id_stage|rf|register[20][29]~feeder, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[20][29] , inst|id_stage|rf|register[20][29], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[16][29] , inst|id_stage|rf|register[16][29], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[28][29] , inst|id_stage|rf|register[28][29], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[24][29] , inst|id_stage|rf|register[24][29], ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux2~0 , inst|id_stage|forward_da|Mux2~0, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[17][29] , inst|id_stage|rf|register[17][29], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[29][29]~DUPLICATE , inst|id_stage|rf|register[29][29]~DUPLICATE, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[21][29] , inst|id_stage|rf|register[21][29], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[25][29] , inst|id_stage|rf|register[25][29], ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux2~1 , inst|id_stage|forward_da|Mux2~1, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[26][29] , inst|id_stage|rf|register[26][29], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[30][29]~feeder , inst|id_stage|rf|register[30][29]~feeder, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[30][29] , inst|id_stage|rf|register[30][29], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[18][29] , inst|id_stage|rf|register[18][29], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[22][29]~feeder , inst|id_stage|rf|register[22][29]~feeder, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[22][29] , inst|id_stage|rf|register[22][29], ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux2~2 , inst|id_stage|forward_da|Mux2~2, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[19][29]~feeder , inst|id_stage|rf|register[19][29]~feeder, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[19][29] , inst|id_stage|rf|register[19][29], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[31][29] , inst|id_stage|rf|register[31][29], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[23][29] , inst|id_stage|rf|register[23][29], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[27][29] , inst|id_stage|rf|register[27][29], ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux2~3 , inst|id_stage|forward_da|Mux2~3, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux2~4 , inst|id_stage|forward_da|Mux2~4, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[11][29] , inst|id_stage|rf|register[11][29], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[8][29] , inst|id_stage|rf|register[8][29], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[10][29] , inst|id_stage|rf|register[10][29], ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux2~7 , inst|id_stage|forward_da|Mux2~7, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[1][29]~DUPLICATE , inst|id_stage|rf|register[1][29]~DUPLICATE, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[2][29] , inst|id_stage|rf|register[2][29], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[3][29]~DUPLICATE , inst|id_stage|rf|register[3][29]~DUPLICATE, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[5][29] , inst|id_stage|rf|register[5][29], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[6][29] , inst|id_stage|rf|register[6][29], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[7][29] , inst|id_stage|rf|register[7][29], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[4][29] , inst|id_stage|rf|register[4][29], ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux2~5 , inst|id_stage|forward_da|Mux2~5, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux2~6 , inst|id_stage|forward_da|Mux2~6, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux2~9 , inst|id_stage|forward_da|Mux2~9, ppl_cpu2, 1
instance = comp, \inst|exe_stage|ealu_value|y[29]~105 , inst|exe_stage|ealu_value|y[29]~105, ppl_cpu2, 1
instance = comp, \inst|de_reg|ea[29] , inst|de_reg|ea[29], ppl_cpu2, 1
instance = comp, \inst|de_reg|ea[28] , inst|de_reg|ea[28], ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|Add0~109 , inst|exe_stage|al_unit|Add0~109, ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|Add0~105 , inst|exe_stage|al_unit|Add0~105, ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|Add0~101 , inst|exe_stage|al_unit|Add0~101, ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|Add0~97 , inst|exe_stage|al_unit|Add0~97, ppl_cpu2, 1
instance = comp, \inst|exe_stage|ealu_value|y[29]~106 , inst|exe_stage|ealu_value|y[29]~106, ppl_cpu2, 1
instance = comp, \inst|exe_stage|ealu_value|y[4]~109 , inst|exe_stage|ealu_value|y[4]~109, ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|ShiftLeft0~68 , inst|exe_stage|al_unit|ShiftLeft0~68, ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|ShiftLeft0~44 , inst|exe_stage|al_unit|ShiftLeft0~44, ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|ShiftLeft0~45 , inst|exe_stage|al_unit|ShiftLeft0~45, ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|ShiftLeft0~76 , inst|exe_stage|al_unit|ShiftLeft0~76, ppl_cpu2, 1
instance = comp, \inst|exe_stage|ealu_value|y[29]~118 , inst|exe_stage|ealu_value|y[29]~118, ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|s~4 , inst|exe_stage|al_unit|s~4, ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|ShiftLeft0~15 , inst|exe_stage|al_unit|ShiftLeft0~15, ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|ShiftRight1~32 , inst|exe_stage|al_unit|ShiftRight1~32, ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|ShiftRight1~33 , inst|exe_stage|al_unit|ShiftRight1~33, ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|ShiftRight1~30 , inst|exe_stage|al_unit|ShiftRight1~30, ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|ShiftLeft0~40 , inst|exe_stage|al_unit|ShiftLeft0~40, ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|ShiftLeft0~29 , inst|exe_stage|al_unit|ShiftLeft0~29, ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|ShiftLeft0~41 , inst|exe_stage|al_unit|ShiftLeft0~41, ppl_cpu2, 1
instance = comp, \inst|exe_stage|ealu_value|y[29]~110 , inst|exe_stage|ealu_value|y[29]~110, ppl_cpu2, 1
instance = comp, \inst|exe_stage|ealu_value|y[29]~119 , inst|exe_stage|ealu_value|y[29]~119, ppl_cpu2, 1
instance = comp, \inst|exe_stage|ealu_value|y[29]~120 , inst|exe_stage|ealu_value|y[29]~120, ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|ShiftRight1~89 , inst|exe_stage|al_unit|ShiftRight1~89, ppl_cpu2, 1
instance = comp, \inst|exe_stage|ealu_value|y[29]~116 , inst|exe_stage|ealu_value|y[29]~116, ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|s~3 , inst|exe_stage|al_unit|s~3, ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|Add1~117 , inst|exe_stage|al_unit|Add1~117, ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|Add1~113 , inst|exe_stage|al_unit|Add1~113, ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|Add1~109 , inst|exe_stage|al_unit|Add1~109, ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|Add1~105 , inst|exe_stage|al_unit|Add1~105, ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|Add1~101 , inst|exe_stage|al_unit|Add1~101, ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|Add1~97 , inst|exe_stage|al_unit|Add1~97, ppl_cpu2, 1
instance = comp, \inst|exe_stage|ealu_value|y[29]~117 , inst|exe_stage|ealu_value|y[29]~117, ppl_cpu2, 1
instance = comp, \inst|exe_stage|ealu_value|y[29]~121 , inst|exe_stage|ealu_value|y[29]~121, ppl_cpu2, 1
instance = comp, \inst|de_reg|epc4[29] , inst|de_reg|epc4[29], ppl_cpu2, 1
instance = comp, \inst|exe_stage|Add0~89 , inst|exe_stage|Add0~89, ppl_cpu2, 1
instance = comp, \inst|exe_stage|ealu_value|y[29]~162 , inst|exe_stage|ealu_value|y[29]~162, ppl_cpu2, 1
instance = comp, \inst|em_reg|malu[29] , inst|em_reg|malu[29], ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux2~10 , inst|id_stage|forward_da|Mux2~10, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux2~11 , inst|id_stage|forward_da|Mux2~11, ppl_cpu2, 1
instance = comp, \inst|if_stage|nextpc|Mux2~0 , inst|if_stage|nextpc|Mux2~0, ppl_cpu2, 1
instance = comp, \inst|prog_cnt|pc[29] , inst|prog_cnt|pc[29], ppl_cpu2, 1
instance = comp, \inst|if_stage|Add0~89 , inst|if_stage|Add0~89, ppl_cpu2, 1
instance = comp, \inst|instruction_reg|dpc4[29] , inst|instruction_reg|dpc4[29], ppl_cpu2, 1
instance = comp, \inst|id_stage|Add0~85 , inst|id_stage|Add0~85, ppl_cpu2, 1
instance = comp, \inst|em_reg|malu[30]~DUPLICATE , inst|em_reg|malu[30]~DUPLICATE, ppl_cpu2, 1
instance = comp, \inst|de_reg|ea[30] , inst|de_reg|ea[30], ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|Add0~93 , inst|exe_stage|al_unit|Add0~93, ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|ShiftLeft0~39 , inst|exe_stage|al_unit|ShiftLeft0~39, ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|s~2 , inst|exe_stage|al_unit|s~2, ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|ShiftLeft0~67 , inst|exe_stage|al_unit|ShiftLeft0~67, ppl_cpu2, 1
instance = comp, \inst|exe_stage|ealu_value|y[30]~112 , inst|exe_stage|ealu_value|y[30]~112, ppl_cpu2, 1
instance = comp, \inst|exe_stage|ealu_value|y[30]~113 , inst|exe_stage|ealu_value|y[30]~113, ppl_cpu2, 1
instance = comp, \inst|exe_stage|ealu_value|y[30]~114 , inst|exe_stage|ealu_value|y[30]~114, ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|ShiftRight1~13 , inst|exe_stage|al_unit|ShiftRight1~13, ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|ShiftRight1~88 , inst|exe_stage|al_unit|ShiftRight1~88, ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|ShiftRight1~10 , inst|exe_stage|al_unit|ShiftRight1~10, ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|ShiftRight0~1 , inst|exe_stage|al_unit|ShiftRight0~1, ppl_cpu2, 1
instance = comp, \inst|exe_stage|ealu_value|y[30]~107 , inst|exe_stage|ealu_value|y[30]~107, ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|s~1 , inst|exe_stage|al_unit|s~1, ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|Add1~93 , inst|exe_stage|al_unit|Add1~93, ppl_cpu2, 1
instance = comp, \inst|exe_stage|ealu_value|y[30]~108 , inst|exe_stage|ealu_value|y[30]~108, ppl_cpu2, 1
instance = comp, \inst|exe_stage|ealu_value|y[30]~115 , inst|exe_stage|ealu_value|y[30]~115, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux1~10 , inst|id_stage|forward_da|Mux1~10, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[8][30] , inst|id_stage|rf|register[8][30], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[10][30] , inst|id_stage|rf|register[10][30], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[11][30] , inst|id_stage|rf|register[11][30], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[9][30]~feeder , inst|id_stage|rf|register[9][30]~feeder, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[9][30] , inst|id_stage|rf|register[9][30], ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux1~7 , inst|id_stage|forward_da|Mux1~7, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[12][30] , inst|id_stage|rf|register[12][30], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[15][30] , inst|id_stage|rf|register[15][30], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[14][30] , inst|id_stage|rf|register[14][30], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[13][30] , inst|id_stage|rf|register[13][30], ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux1~8 , inst|id_stage|forward_da|Mux1~8, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[3][30] , inst|id_stage|rf|register[3][30], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[1][30] , inst|id_stage|rf|register[1][30], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[5][30] , inst|id_stage|rf|register[5][30], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[7][30]~feeder , inst|id_stage|rf|register[7][30]~feeder, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[7][30] , inst|id_stage|rf|register[7][30], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[4][30] , inst|id_stage|rf|register[4][30], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[6][30] , inst|id_stage|rf|register[6][30], ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux1~5 , inst|id_stage|forward_da|Mux1~5, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux1~6 , inst|id_stage|forward_da|Mux1~6, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[23][30] , inst|id_stage|rf|register[23][30], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[27][30]~feeder , inst|id_stage|rf|register[27][30]~feeder, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[27][30] , inst|id_stage|rf|register[27][30], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[31][30] , inst|id_stage|rf|register[31][30], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[19][30]~feeder , inst|id_stage|rf|register[19][30]~feeder, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[19][30] , inst|id_stage|rf|register[19][30], ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux1~3 , inst|id_stage|forward_da|Mux1~3, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[30][30] , inst|id_stage|rf|register[30][30], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[26][30]~feeder , inst|id_stage|rf|register[26][30]~feeder, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[26][30] , inst|id_stage|rf|register[26][30], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[18][30]~feeder , inst|id_stage|rf|register[18][30]~feeder, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[18][30] , inst|id_stage|rf|register[18][30], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[22][30] , inst|id_stage|rf|register[22][30], ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux1~2 , inst|id_stage|forward_da|Mux1~2, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[24][30] , inst|id_stage|rf|register[24][30], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[20][30] , inst|id_stage|rf|register[20][30], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[16][30] , inst|id_stage|rf|register[16][30], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[28][30] , inst|id_stage|rf|register[28][30], ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux1~0 , inst|id_stage|forward_da|Mux1~0, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[29][30] , inst|id_stage|rf|register[29][30], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[21][30]~DUPLICATE , inst|id_stage|rf|register[21][30]~DUPLICATE, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[17][30] , inst|id_stage|rf|register[17][30], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[25][30] , inst|id_stage|rf|register[25][30], ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux1~1 , inst|id_stage|forward_da|Mux1~1, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux1~4 , inst|id_stage|forward_da|Mux1~4, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux1~9 , inst|id_stage|forward_da|Mux1~9, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux1~11 , inst|id_stage|forward_da|Mux1~11, ppl_cpu2, 1
instance = comp, \inst|if_stage|nextpc|Mux1~0 , inst|if_stage|nextpc|Mux1~0, ppl_cpu2, 1
instance = comp, \inst|prog_cnt|pc[30] , inst|prog_cnt|pc[30], ppl_cpu2, 1
instance = comp, \inst|if_stage|Add0~85 , inst|if_stage|Add0~85, ppl_cpu2, 1
instance = comp, \inst|instruction_reg|dpc4[30] , inst|instruction_reg|dpc4[30], ppl_cpu2, 1
instance = comp, \inst|de_reg|epc4[30] , inst|de_reg|epc4[30], ppl_cpu2, 1
instance = comp, \inst|exe_stage|Add0~85 , inst|exe_stage|Add0~85, ppl_cpu2, 1
instance = comp, \inst|exe_stage|ealu_value|y[30]~161 , inst|exe_stage|ealu_value|y[30]~161, ppl_cpu2, 1
instance = comp, \inst|em_reg|malu[30] , inst|em_reg|malu[30], ppl_cpu2, 1
instance = comp, \inst|mw_reg|walu[30] , inst|mw_reg|walu[30], ppl_cpu2, 1
instance = comp, \inst|wb_stage|y[30]~23 , inst|wb_stage|y[30]~23, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[2][30] , inst|id_stage|rf|register[2][30], ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux1~13 , inst|id_stage|forward_db|Mux1~13, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux1~14 , inst|id_stage|forward_db|Mux1~14, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux1~16 , inst|id_stage|forward_db|Mux1~16, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux1~15 , inst|id_stage|forward_db|Mux1~15, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[17][30]~DUPLICATE , inst|id_stage|rf|register[17][30]~DUPLICATE, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[21][30] , inst|id_stage|rf|register[21][30], ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux1~9 , inst|id_stage|forward_db|Mux1~9, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux1~8 , inst|id_stage|forward_db|Mux1~8, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux1~11 , inst|id_stage|forward_db|Mux1~11, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[30][30]~DUPLICATE , inst|id_stage|rf|register[30][30]~DUPLICATE, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux1~10 , inst|id_stage|forward_db|Mux1~10, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux1~12 , inst|id_stage|forward_db|Mux1~12, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux1~17 , inst|id_stage|forward_db|Mux1~17, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux1~18 , inst|id_stage|forward_db|Mux1~18, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux1~19 , inst|id_stage|forward_db|Mux1~19, ppl_cpu2, 1
instance = comp, \inst|de_reg|eb[30] , inst|de_reg|eb[30], ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|ShiftRight1~35 , inst|exe_stage|al_unit|ShiftRight1~35, ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|ShiftRight1~74 , inst|exe_stage|al_unit|ShiftRight1~74, ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|ShiftRight0~8 , inst|exe_stage|al_unit|ShiftRight0~8, ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|ShiftRight0~46 , inst|exe_stage|al_unit|ShiftRight0~46, ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|ShiftRight1~81 , inst|exe_stage|al_unit|ShiftRight1~81, ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|ShiftRight1~91 , inst|exe_stage|al_unit|ShiftRight1~91, ppl_cpu2, 1
instance = comp, \inst|exe_stage|ealu_value|y[27]~127 , inst|exe_stage|ealu_value|y[27]~127, ppl_cpu2, 1
instance = comp, \inst|exe_stage|ealu_value|y[27]~193 , inst|exe_stage|ealu_value|y[27]~193, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux4~11 , inst|id_stage|forward_da|Mux4~11, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[24][27] , inst|id_stage|rf|register[24][27], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[16][27] , inst|id_stage|rf|register[16][27], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[28][27] , inst|id_stage|rf|register[28][27], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[20][27] , inst|id_stage|rf|register[20][27], ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux4~0 , inst|id_stage|forward_da|Mux4~0, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[30][27] , inst|id_stage|rf|register[30][27], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[18][27] , inst|id_stage|rf|register[18][27], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[26][27]~feeder , inst|id_stage|rf|register[26][27]~feeder, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[26][27] , inst|id_stage|rf|register[26][27], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[22][27] , inst|id_stage|rf|register[22][27], ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux4~2 , inst|id_stage|forward_da|Mux4~2, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[17][27] , inst|id_stage|rf|register[17][27], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[21][27]~feeder , inst|id_stage|rf|register[21][27]~feeder, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[21][27] , inst|id_stage|rf|register[21][27], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[25][27] , inst|id_stage|rf|register[25][27], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[29][27] , inst|id_stage|rf|register[29][27], ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux4~1 , inst|id_stage|forward_da|Mux4~1, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[31][27] , inst|id_stage|rf|register[31][27], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[27][27]~feeder , inst|id_stage|rf|register[27][27]~feeder, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[27][27] , inst|id_stage|rf|register[27][27], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[19][27]~feeder , inst|id_stage|rf|register[19][27]~feeder, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[19][27] , inst|id_stage|rf|register[19][27], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[23][27]~DUPLICATE , inst|id_stage|rf|register[23][27]~DUPLICATE, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux4~3 , inst|id_stage|forward_da|Mux4~3, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux4~4 , inst|id_stage|forward_da|Mux4~4, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[3][27] , inst|id_stage|rf|register[3][27], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[2][27] , inst|id_stage|rf|register[2][27], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[1][27]~feeder , inst|id_stage|rf|register[1][27]~feeder, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[1][27] , inst|id_stage|rf|register[1][27], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[6][27]~feeder , inst|id_stage|rf|register[6][27]~feeder, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[6][27] , inst|id_stage|rf|register[6][27], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[7][27]~feeder , inst|id_stage|rf|register[7][27]~feeder, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[7][27] , inst|id_stage|rf|register[7][27], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[4][27] , inst|id_stage|rf|register[4][27], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[5][27]~feeder , inst|id_stage|rf|register[5][27]~feeder, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[5][27] , inst|id_stage|rf|register[5][27], ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux4~5 , inst|id_stage|forward_da|Mux4~5, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux4~6 , inst|id_stage|forward_da|Mux4~6, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[9][27] , inst|id_stage|rf|register[9][27], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[11][27]~DUPLICATE , inst|id_stage|rf|register[11][27]~DUPLICATE, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[10][27] , inst|id_stage|rf|register[10][27], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[8][27] , inst|id_stage|rf|register[8][27], ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux4~7 , inst|id_stage|forward_da|Mux4~7, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[14][27] , inst|id_stage|rf|register[14][27], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[13][27] , inst|id_stage|rf|register[13][27], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[15][27]~DUPLICATE , inst|id_stage|rf|register[15][27]~DUPLICATE, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[12][27] , inst|id_stage|rf|register[12][27], ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux4~8 , inst|id_stage|forward_da|Mux4~8, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux4~9 , inst|id_stage|forward_da|Mux4~9, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux4~10 , inst|id_stage|forward_da|Mux4~10, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux4~12 , inst|id_stage|forward_da|Mux4~12, ppl_cpu2, 1
instance = comp, \inst|de_reg|ea[27] , inst|de_reg|ea[27], ppl_cpu2, 1
instance = comp, \inst|exe_stage|alu_a|y[27]~20 , inst|exe_stage|alu_a|y[27]~20, ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|ShiftLeft0~26 , inst|exe_stage|al_unit|ShiftLeft0~26, ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|ShiftLeft0~60 , inst|exe_stage|al_unit|ShiftLeft0~60, ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|ShiftLeft0~62 , inst|exe_stage|al_unit|ShiftLeft0~62, ppl_cpu2, 1
instance = comp, \inst|exe_stage|ealu_value|y[27]~128 , inst|exe_stage|ealu_value|y[27]~128, ppl_cpu2, 1
instance = comp, \inst|exe_stage|ealu_value|y[27]~129 , inst|exe_stage|ealu_value|y[27]~129, ppl_cpu2, 1
instance = comp, \inst|exe_stage|ealu_value|y[27]~164 , inst|exe_stage|ealu_value|y[27]~164, ppl_cpu2, 1
instance = comp, \inst|em_reg|malu[27] , inst|em_reg|malu[27], ppl_cpu2, 1
instance = comp, \inst|mw_reg|walu[27] , inst|mw_reg|walu[27], ppl_cpu2, 1
instance = comp, \inst|mem_stage|dmem|mem_io_dataout_mux|y[27]~26 , inst|mem_stage|dmem|mem_io_dataout_mux|y[27]~26, ppl_cpu2, 1
instance = comp, \inst|mw_reg|wmo[27] , inst|mw_reg|wmo[27], ppl_cpu2, 1
instance = comp, \inst|wb_stage|y[27]~26 , inst|wb_stage|y[27]~26, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[11][27] , inst|id_stage|rf|register[11][27], ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux4~7 , inst|id_stage|forward_db|Mux4~7, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[15][27] , inst|id_stage|rf|register[15][27], ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux4~8 , inst|id_stage|forward_db|Mux4~8, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux4~5 , inst|id_stage|forward_db|Mux4~5, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux4~6 , inst|id_stage|forward_db|Mux4~6, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux4~2 , inst|id_stage|forward_db|Mux4~2, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[23][27] , inst|id_stage|rf|register[23][27], ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux4~3 , inst|id_stage|forward_db|Mux4~3, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux4~0 , inst|id_stage|forward_db|Mux4~0, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux4~1 , inst|id_stage|forward_db|Mux4~1, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux4~4 , inst|id_stage|forward_db|Mux4~4, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux4~9 , inst|id_stage|forward_db|Mux4~9, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux4~11 , inst|id_stage|forward_db|Mux4~11, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux4~10 , inst|id_stage|forward_db|Mux4~10, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux4~12 , inst|id_stage|forward_db|Mux4~12, ppl_cpu2, 1
instance = comp, \inst|de_reg|eb[27] , inst|de_reg|eb[27], ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|ShiftLeft0~59 , inst|exe_stage|al_unit|ShiftLeft0~59, ppl_cpu2, 1
instance = comp, \inst|exe_stage|ealu_value|y[28]~123 , inst|exe_stage|ealu_value|y[28]~123, ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|ShiftRight1~3 , inst|exe_stage|al_unit|ShiftRight1~3, ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|ShiftRight1~62 , inst|exe_stage|al_unit|ShiftRight1~62, ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|ShiftLeft0~33 , inst|exe_stage|al_unit|ShiftLeft0~33, ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|ShiftLeft0~31 , inst|exe_stage|al_unit|ShiftLeft0~31, ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|ShiftLeft0~18 , inst|exe_stage|al_unit|ShiftLeft0~18, ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|ShiftLeft0~19 , inst|exe_stage|al_unit|ShiftLeft0~19, ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|ShiftLeft0~42 , inst|exe_stage|al_unit|ShiftLeft0~42, ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|s~6 , inst|exe_stage|al_unit|s~6, ppl_cpu2, 1
instance = comp, \inst|exe_stage|ealu_value|y[28]~124 , inst|exe_stage|ealu_value|y[28]~124, ppl_cpu2, 1
instance = comp, \inst|exe_stage|ealu_value|y[28]~125 , inst|exe_stage|ealu_value|y[28]~125, ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|s~5 , inst|exe_stage|al_unit|s~5, ppl_cpu2, 1
instance = comp, \inst|exe_stage|alu_b|y[12]~19 , inst|exe_stage|alu_b|y[12]~19, ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|ShiftRight1~6 , inst|exe_stage|al_unit|ShiftRight1~6, ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|ShiftRight1~68 , inst|exe_stage|al_unit|ShiftRight1~68, ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|ShiftRight1~90 , inst|exe_stage|al_unit|ShiftRight1~90, ppl_cpu2, 1
instance = comp, \inst|exe_stage|ealu_value|y[28]~197 , inst|exe_stage|ealu_value|y[28]~197, ppl_cpu2, 1
instance = comp, \inst|exe_stage|ealu_value|y[28]~122 , inst|exe_stage|ealu_value|y[28]~122, ppl_cpu2, 1
instance = comp, \inst|exe_stage|ealu_value|y[28]~126 , inst|exe_stage|ealu_value|y[28]~126, ppl_cpu2, 1
instance = comp, \inst|exe_stage|ealu_value|y[28]~163 , inst|exe_stage|ealu_value|y[28]~163, ppl_cpu2, 1
instance = comp, \inst|em_reg|malu[28] , inst|em_reg|malu[28], ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux3~10 , inst|id_stage|forward_db|Mux3~10, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux3~3 , inst|id_stage|forward_db|Mux3~3, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux3~1 , inst|id_stage|forward_db|Mux3~1, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux3~0 , inst|id_stage|forward_db|Mux3~0, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux3~2 , inst|id_stage|forward_db|Mux3~2, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux3~4 , inst|id_stage|forward_db|Mux3~4, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux3~8 , inst|id_stage|forward_db|Mux3~8, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux3~7 , inst|id_stage|forward_db|Mux3~7, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux3~5 , inst|id_stage|forward_db|Mux3~5, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux3~6 , inst|id_stage|forward_db|Mux3~6, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux3~9 , inst|id_stage|forward_db|Mux3~9, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux3~11 , inst|id_stage|forward_db|Mux3~11, ppl_cpu2, 1
instance = comp, \inst|de_reg|eb[28] , inst|de_reg|eb[28], ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|ShiftRight1~36 , inst|exe_stage|al_unit|ShiftRight1~36, ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|ShiftRight0~13 , inst|exe_stage|al_unit|ShiftRight0~13, ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|ShiftRight0~14 , inst|exe_stage|al_unit|ShiftRight0~14, ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|ShiftRight1~51 , inst|exe_stage|al_unit|ShiftRight1~51, ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|ShiftRight1~52 , inst|exe_stage|al_unit|ShiftRight1~52, ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|ShiftRight1~50 , inst|exe_stage|al_unit|ShiftRight1~50, ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|ShiftRight1~53 , inst|exe_stage|al_unit|ShiftRight1~53, ppl_cpu2, 1
instance = comp, \inst|exe_stage|ealu_value|y[21]~85 , inst|exe_stage|ealu_value|y[21]~85, ppl_cpu2, 1
instance = comp, \inst|de_reg|ea[20] , inst|de_reg|ea[20], ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux12~12 , inst|id_stage|forward_da|Mux12~12, ppl_cpu2, 1
instance = comp, \inst|exe_stage|alu_a|y[19]~17 , inst|exe_stage|alu_a|y[19]~17, ppl_cpu2, 1
instance = comp, \inst|exe_stage|alu_b|y[19]~22 , inst|exe_stage|alu_b|y[19]~22, ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|ShiftRight1~72 , inst|exe_stage|al_unit|ShiftRight1~72, ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|ShiftRight1~73 , inst|exe_stage|al_unit|ShiftRight1~73, ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|ShiftRight0~19 , inst|exe_stage|al_unit|ShiftRight0~19, ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|ShiftRight1~75 , inst|exe_stage|al_unit|ShiftRight1~75, ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|ShiftRight1~43 , inst|exe_stage|al_unit|ShiftRight1~43, ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|ShiftRight1~76 , inst|exe_stage|al_unit|ShiftRight1~76, ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|ShiftRight0~20 , inst|exe_stage|al_unit|ShiftRight0~20, ppl_cpu2, 1
instance = comp, \inst|exe_stage|ealu_value|y[19]~93 , inst|exe_stage|ealu_value|y[19]~93, ppl_cpu2, 1
instance = comp, \inst|de_reg|ea[16] , inst|de_reg|ea[16], ppl_cpu2, 1
instance = comp, \inst|de_reg|ea[15] , inst|de_reg|ea[15], ppl_cpu2, 1
instance = comp, \inst|de_reg|eimm[15] , inst|de_reg|eimm[15], ppl_cpu2, 1
instance = comp, \inst|de_reg|ea[14] , inst|de_reg|ea[14], ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|Add1~65 , inst|exe_stage|al_unit|Add1~65, ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|Add1~61 , inst|exe_stage|al_unit|Add1~61, ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|Add1~57 , inst|exe_stage|al_unit|Add1~57, ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|Add1~53 , inst|exe_stage|al_unit|Add1~53, ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|Add1~49 , inst|exe_stage|al_unit|Add1~49, ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|Add1~85 , inst|exe_stage|al_unit|Add1~85, ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|Add1~81 , inst|exe_stage|al_unit|Add1~81, ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|Add1~77 , inst|exe_stage|al_unit|Add1~77, ppl_cpu2, 1
instance = comp, \inst|exe_stage|ealu_value|y[19]~209 , inst|exe_stage|ealu_value|y[19]~209, ppl_cpu2, 1
instance = comp, \inst|de_reg|epc4[18] , inst|de_reg|epc4[18], ppl_cpu2, 1
instance = comp, \inst|de_reg|epc4[17] , inst|de_reg|epc4[17], ppl_cpu2, 1
instance = comp, \inst|de_reg|epc4[12] , inst|de_reg|epc4[12], ppl_cpu2, 1
instance = comp, \inst|exe_stage|Add0~25 , inst|exe_stage|Add0~25, ppl_cpu2, 1
instance = comp, \inst|exe_stage|Add0~57 , inst|exe_stage|Add0~57, ppl_cpu2, 1
instance = comp, \inst|exe_stage|Add0~53 , inst|exe_stage|Add0~53, ppl_cpu2, 1
instance = comp, \inst|exe_stage|Add0~49 , inst|exe_stage|Add0~49, ppl_cpu2, 1
instance = comp, \inst|exe_stage|Add0~45 , inst|exe_stage|Add0~45, ppl_cpu2, 1
instance = comp, \inst|exe_stage|Add0~41 , inst|exe_stage|Add0~41, ppl_cpu2, 1
instance = comp, \inst|exe_stage|Add0~77 , inst|exe_stage|Add0~77, ppl_cpu2, 1
instance = comp, \inst|exe_stage|Add0~73 , inst|exe_stage|Add0~73, ppl_cpu2, 1
instance = comp, \inst|exe_stage|Add0~69 , inst|exe_stage|Add0~69, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux12~11 , inst|id_stage|forward_da|Mux12~11, ppl_cpu2, 1
instance = comp, \inst|mem_stage|dmem|mem_io_dataout_mux|y[19]~19 , inst|mem_stage|dmem|mem_io_dataout_mux|y[19]~19, ppl_cpu2, 1
instance = comp, \inst|mw_reg|wmo[19] , inst|mw_reg|wmo[19], ppl_cpu2, 1
instance = comp, \inst|mw_reg|walu[19] , inst|mw_reg|walu[19], ppl_cpu2, 1
instance = comp, \inst|wb_stage|y[19]~19 , inst|wb_stage|y[19]~19, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[1][19] , inst|id_stage|rf|register[1][19], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[2][19] , inst|id_stage|rf|register[2][19], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[3][19] , inst|id_stage|rf|register[3][19], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[5][19]~feeder , inst|id_stage|rf|register[5][19]~feeder, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[5][19] , inst|id_stage|rf|register[5][19], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[6][19] , inst|id_stage|rf|register[6][19], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[4][19] , inst|id_stage|rf|register[4][19], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[7][19] , inst|id_stage|rf|register[7][19], ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux12~5 , inst|id_stage|forward_da|Mux12~5, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux12~6 , inst|id_stage|forward_da|Mux12~6, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[10][19]~feeder , inst|id_stage|rf|register[10][19]~feeder, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[10][19] , inst|id_stage|rf|register[10][19], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[11][19] , inst|id_stage|rf|register[11][19], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[9][19] , inst|id_stage|rf|register[9][19], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[8][19] , inst|id_stage|rf|register[8][19], ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux12~7 , inst|id_stage|forward_da|Mux12~7, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[14][19]~feeder , inst|id_stage|rf|register[14][19]~feeder, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[14][19] , inst|id_stage|rf|register[14][19], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[13][19] , inst|id_stage|rf|register[13][19], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[15][19] , inst|id_stage|rf|register[15][19], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[12][19]~feeder , inst|id_stage|rf|register[12][19]~feeder, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[12][19] , inst|id_stage|rf|register[12][19], ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux12~8 , inst|id_stage|forward_da|Mux12~8, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[24][19] , inst|id_stage|rf|register[24][19], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[16][19]~feeder , inst|id_stage|rf|register[16][19]~feeder, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[16][19] , inst|id_stage|rf|register[16][19], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[20][19] , inst|id_stage|rf|register[20][19], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[28][19] , inst|id_stage|rf|register[28][19], ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux12~0 , inst|id_stage|forward_da|Mux12~0, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[23][19] , inst|id_stage|rf|register[23][19], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[19][19] , inst|id_stage|rf|register[19][19], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[27][19] , inst|id_stage|rf|register[27][19], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[31][19] , inst|id_stage|rf|register[31][19], ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux12~3 , inst|id_stage|forward_da|Mux12~3, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[26][19] , inst|id_stage|rf|register[26][19], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[18][19]~feeder , inst|id_stage|rf|register[18][19]~feeder, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[18][19]~DUPLICATE , inst|id_stage|rf|register[18][19]~DUPLICATE, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[30][19] , inst|id_stage|rf|register[30][19], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[22][19] , inst|id_stage|rf|register[22][19], ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux12~2 , inst|id_stage|forward_da|Mux12~2, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[17][19] , inst|id_stage|rf|register[17][19], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[29][19] , inst|id_stage|rf|register[29][19], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[25][19]~DUPLICATE , inst|id_stage|rf|register[25][19]~DUPLICATE, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[21][19] , inst|id_stage|rf|register[21][19], ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux12~1 , inst|id_stage|forward_da|Mux12~1, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux12~4 , inst|id_stage|forward_da|Mux12~4, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux12~9 , inst|id_stage|forward_da|Mux12~9, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux12~10 , inst|id_stage|forward_da|Mux12~10, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux12~13 , inst|id_stage|forward_da|Mux12~13, ppl_cpu2, 1
instance = comp, \inst|de_reg|ea[19] , inst|de_reg|ea[19], ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|Add1~73 , inst|exe_stage|al_unit|Add1~73, ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|Add1~69 , inst|exe_stage|al_unit|Add1~69, ppl_cpu2, 1
instance = comp, \inst|exe_stage|ealu_value|y[21]~217 , inst|exe_stage|ealu_value|y[21]~217, ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|ShiftLeft0~46 , inst|exe_stage|al_unit|ShiftLeft0~46, ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|ShiftLeft0~49 , inst|exe_stage|al_unit|ShiftLeft0~49, ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|ShiftLeft0~17 , inst|exe_stage|al_unit|ShiftLeft0~17, ppl_cpu2, 1
instance = comp, \inst|exe_stage|ealu_value|y[21]~88 , inst|exe_stage|ealu_value|y[21]~88, ppl_cpu2, 1
instance = comp, \inst|de_reg|ea[10] , inst|de_reg|ea[10], ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|Add0~45 , inst|exe_stage|al_unit|Add0~45, ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|Add0~41 , inst|exe_stage|al_unit|Add0~41, ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|Add0~37 , inst|exe_stage|al_unit|Add0~37, ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|Add0~33 , inst|exe_stage|al_unit|Add0~33, ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|Add0~65 , inst|exe_stage|al_unit|Add0~65, ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|Add0~61 , inst|exe_stage|al_unit|Add0~61, ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|Add0~57 , inst|exe_stage|al_unit|Add0~57, ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|Add0~53 , inst|exe_stage|al_unit|Add0~53, ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|Add0~49 , inst|exe_stage|al_unit|Add0~49, ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|Add0~85 , inst|exe_stage|al_unit|Add0~85, ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|Add0~81 , inst|exe_stage|al_unit|Add0~81, ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|Add0~77 , inst|exe_stage|al_unit|Add0~77, ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|Add0~73 , inst|exe_stage|al_unit|Add0~73, ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|Add0~69 , inst|exe_stage|al_unit|Add0~69, ppl_cpu2, 1
instance = comp, \inst|exe_stage|ealu_value|y[21]~89 , inst|exe_stage|ealu_value|y[21]~89, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux10~11 , inst|id_stage|forward_da|Mux10~11, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux10~10 , inst|id_stage|forward_da|Mux10~10, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux10~13 , inst|id_stage|forward_da|Mux10~13, ppl_cpu2, 1
instance = comp, \inst|de_reg|ea[21] , inst|de_reg|ea[21], ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|Add0~125 , inst|exe_stage|al_unit|Add0~125, ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|Add0~121 , inst|exe_stage|al_unit|Add0~121, ppl_cpu2, 1
instance = comp, \inst|exe_stage|alu_a|y[23]~24 , inst|exe_stage|alu_a|y[23]~24, ppl_cpu2, 1
instance = comp, \inst|exe_stage|ealu_value|y[23]~141 , inst|exe_stage|ealu_value|y[23]~141, ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|ShiftRight1~39 , inst|exe_stage|al_unit|ShiftRight1~39, ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|ShiftRight0~9 , inst|exe_stage|al_unit|ShiftRight0~9, ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|ShiftRight1~40 , inst|exe_stage|al_unit|ShiftRight1~40, ppl_cpu2, 1
instance = comp, \inst|exe_stage|ealu_value|y[23]~139 , inst|exe_stage|ealu_value|y[23]~139, ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|Add1~125 , inst|exe_stage|al_unit|Add1~125, ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|Add1~121 , inst|exe_stage|al_unit|Add1~121, ppl_cpu2, 1
instance = comp, \inst|exe_stage|ealu_value|y[23]~177 , inst|exe_stage|ealu_value|y[23]~177, ppl_cpu2, 1
instance = comp, \inst|exe_stage|ealu_value|y[23]~168 , inst|exe_stage|ealu_value|y[23]~168, ppl_cpu2, 1
instance = comp, \inst|em_reg|malu[23] , inst|em_reg|malu[23], ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux8~12 , inst|id_stage|forward_da|Mux8~12, ppl_cpu2, 1
instance = comp, \inst|mw_reg|walu[23]~feeder , inst|mw_reg|walu[23]~feeder, ppl_cpu2, 1
instance = comp, \inst|mw_reg|walu[23] , inst|mw_reg|walu[23], ppl_cpu2, 1
instance = comp, \inst|mem_stage|dmem|mem_io_dataout_mux|y[23]~30 , inst|mem_stage|dmem|mem_io_dataout_mux|y[23]~30, ppl_cpu2, 1
instance = comp, \inst|mw_reg|wmo[23] , inst|mw_reg|wmo[23], ppl_cpu2, 1
instance = comp, \inst|wb_stage|y[23]~30 , inst|wb_stage|y[23]~30, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[13][23]~feeder , inst|id_stage|rf|register[13][23]~feeder, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[13][23] , inst|id_stage|rf|register[13][23], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[14][23] , inst|id_stage|rf|register[14][23], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[12][23] , inst|id_stage|rf|register[12][23], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[15][23]~DUPLICATE , inst|id_stage|rf|register[15][23]~DUPLICATE, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux8~8 , inst|id_stage|forward_da|Mux8~8, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[27][23] , inst|id_stage|rf|register[27][23], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[23][23] , inst|id_stage|rf|register[23][23], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[19][23]~feeder , inst|id_stage|rf|register[19][23]~feeder, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[19][23] , inst|id_stage|rf|register[19][23], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[31][23] , inst|id_stage|rf|register[31][23], ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux8~3 , inst|id_stage|forward_da|Mux8~3, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[16][23] , inst|id_stage|rf|register[16][23], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[24][23] , inst|id_stage|rf|register[24][23], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[28][23] , inst|id_stage|rf|register[28][23], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[20][23] , inst|id_stage|rf|register[20][23], ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux8~0 , inst|id_stage|forward_da|Mux8~0, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[30][23]~DUPLICATE , inst|id_stage|rf|register[30][23]~DUPLICATE, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[26][23] , inst|id_stage|rf|register[26][23], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[18][23] , inst|id_stage|rf|register[18][23], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[22][23] , inst|id_stage|rf|register[22][23], ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux8~2 , inst|id_stage|forward_da|Mux8~2, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[29][23] , inst|id_stage|rf|register[29][23], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[17][23]~feeder , inst|id_stage|rf|register[17][23]~feeder, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[17][23] , inst|id_stage|rf|register[17][23], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[21][23] , inst|id_stage|rf|register[21][23], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[25][23]~feeder , inst|id_stage|rf|register[25][23]~feeder, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[25][23] , inst|id_stage|rf|register[25][23], ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux8~1 , inst|id_stage|forward_da|Mux8~1, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux8~4 , inst|id_stage|forward_da|Mux8~4, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[11][23] , inst|id_stage|rf|register[11][23], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[8][23]~DUPLICATE , inst|id_stage|rf|register[8][23]~DUPLICATE, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[10][23]~feeder , inst|id_stage|rf|register[10][23]~feeder, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[10][23] , inst|id_stage|rf|register[10][23], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[9][23] , inst|id_stage|rf|register[9][23], ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux8~7 , inst|id_stage|forward_da|Mux8~7, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[2][23]~feeder , inst|id_stage|rf|register[2][23]~feeder, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[2][23] , inst|id_stage|rf|register[2][23], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[3][23] , inst|id_stage|rf|register[3][23], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[7][23] , inst|id_stage|rf|register[7][23], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[4][23] , inst|id_stage|rf|register[4][23], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[5][23]~feeder , inst|id_stage|rf|register[5][23]~feeder, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[5][23] , inst|id_stage|rf|register[5][23], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[6][23] , inst|id_stage|rf|register[6][23], ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux8~5 , inst|id_stage|forward_da|Mux8~5, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[1][23] , inst|id_stage|rf|register[1][23], ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux8~6 , inst|id_stage|forward_da|Mux8~6, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux8~9 , inst|id_stage|forward_da|Mux8~9, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux8~11 , inst|id_stage|forward_da|Mux8~11, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux8~10 , inst|id_stage|forward_da|Mux8~10, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux8~13 , inst|id_stage|forward_da|Mux8~13, ppl_cpu2, 1
instance = comp, \inst|de_reg|ea[23] , inst|de_reg|ea[23], ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|Add0~117 , inst|exe_stage|al_unit|Add0~117, ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|Add0~113 , inst|exe_stage|al_unit|Add0~113, ppl_cpu2, 1
instance = comp, \inst|exe_stage|ealu_value|y[26]~132 , inst|exe_stage|ealu_value|y[26]~132, ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|ShiftRight1~7 , inst|exe_stage|al_unit|ShiftRight1~7, ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|ShiftRight1~12 , inst|exe_stage|al_unit|ShiftRight1~12, ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|ShiftRight0~38 , inst|exe_stage|al_unit|ShiftRight0~38, ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|ShiftRight1~82 , inst|exe_stage|al_unit|ShiftRight1~82, ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|ShiftRight1~83 , inst|exe_stage|al_unit|ShiftRight1~83, ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|ShiftRight1~84 , inst|exe_stage|al_unit|ShiftRight1~84, ppl_cpu2, 1
instance = comp, \inst|exe_stage|ealu_value|y[26]~130 , inst|exe_stage|ealu_value|y[26]~130, ppl_cpu2, 1
instance = comp, \inst|exe_stage|ealu_value|y[26]~189 , inst|exe_stage|ealu_value|y[26]~189, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux5~11 , inst|id_stage|forward_db|Mux5~11, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[9][26] , inst|id_stage|rf|register[9][26], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[10][26] , inst|id_stage|rf|register[10][26], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[11][26] , inst|id_stage|rf|register[11][26], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[8][26] , inst|id_stage|rf|register[8][26], ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux5~7 , inst|id_stage|forward_db|Mux5~7, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[14][26] , inst|id_stage|rf|register[14][26], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[13][26] , inst|id_stage|rf|register[13][26], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[15][26] , inst|id_stage|rf|register[15][26], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[12][26]~feeder , inst|id_stage|rf|register[12][26]~feeder, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[12][26] , inst|id_stage|rf|register[12][26], ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux5~8 , inst|id_stage|forward_db|Mux5~8, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[2][26] , inst|id_stage|rf|register[2][26], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[1][26]~feeder , inst|id_stage|rf|register[1][26]~feeder, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[1][26] , inst|id_stage|rf|register[1][26], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[5][26] , inst|id_stage|rf|register[5][26], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[7][26] , inst|id_stage|rf|register[7][26], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[4][26] , inst|id_stage|rf|register[4][26], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[6][26] , inst|id_stage|rf|register[6][26], ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux5~5 , inst|id_stage|forward_db|Mux5~5, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux5~6 , inst|id_stage|forward_db|Mux5~6, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[23][26] , inst|id_stage|rf|register[23][26], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[19][26] , inst|id_stage|rf|register[19][26], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[31][26] , inst|id_stage|rf|register[31][26], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[27][26] , inst|id_stage|rf|register[27][26], ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux5~3 , inst|id_stage|forward_db|Mux5~3, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[26][26] , inst|id_stage|rf|register[26][26], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[30][26] , inst|id_stage|rf|register[30][26], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[22][26] , inst|id_stage|rf|register[22][26], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[18][26] , inst|id_stage|rf|register[18][26], ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux5~2 , inst|id_stage|forward_db|Mux5~2, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[28][26]~feeder , inst|id_stage|rf|register[28][26]~feeder, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[28][26] , inst|id_stage|rf|register[28][26], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[16][26] , inst|id_stage|rf|register[16][26], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[24][26] , inst|id_stage|rf|register[24][26], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[20][26] , inst|id_stage|rf|register[20][26], ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux5~0 , inst|id_stage|forward_db|Mux5~0, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[29][26] , inst|id_stage|rf|register[29][26], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[21][26] , inst|id_stage|rf|register[21][26], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[25][26]~feeder , inst|id_stage|rf|register[25][26]~feeder, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[25][26] , inst|id_stage|rf|register[25][26], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[17][26] , inst|id_stage|rf|register[17][26], ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux5~1 , inst|id_stage|forward_db|Mux5~1, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux5~4 , inst|id_stage|forward_db|Mux5~4, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux5~9 , inst|id_stage|forward_db|Mux5~9, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux5~10 , inst|id_stage|forward_db|Mux5~10, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux5~12 , inst|id_stage|forward_db|Mux5~12, ppl_cpu2, 1
instance = comp, \inst|de_reg|eb[26] , inst|de_reg|eb[26], ppl_cpu2, 1
instance = comp, \inst|em_reg|mb[26] , inst|em_reg|mb[26], ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux6~10 , inst|id_stage|forward_db|Mux6~10, ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|ShiftLeft0~30 , inst|exe_stage|al_unit|ShiftLeft0~30, ppl_cpu2, 1
instance = comp, \inst|exe_stage|ealu_value|y[25]~134 , inst|exe_stage|ealu_value|y[25]~134, ppl_cpu2, 1
instance = comp, \inst|exe_stage|alu_b|y[25]~26 , inst|exe_stage|alu_b|y[25]~26, ppl_cpu2, 1
instance = comp, \inst|exe_stage|ealu_value|y[25]~135 , inst|exe_stage|ealu_value|y[25]~135, ppl_cpu2, 1
instance = comp, \inst|exe_stage|ealu_value|y[25]~166 , inst|exe_stage|ealu_value|y[25]~166, ppl_cpu2, 1
instance = comp, \inst|em_reg|malu[25] , inst|em_reg|malu[25], ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux6~12 , inst|id_stage|forward_db|Mux6~12, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux6~11 , inst|id_stage|forward_db|Mux6~11, ppl_cpu2, 1
instance = comp, \inst|mem_stage|dmem|mem_io_dataout_mux|y[25]~28 , inst|mem_stage|dmem|mem_io_dataout_mux|y[25]~28, ppl_cpu2, 1
instance = comp, \inst|mw_reg|wmo[25] , inst|mw_reg|wmo[25], ppl_cpu2, 1
instance = comp, \inst|mw_reg|walu[25] , inst|mw_reg|walu[25], ppl_cpu2, 1
instance = comp, \inst|wb_stage|y[25]~28 , inst|wb_stage|y[25]~28, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[3][25]~DUPLICATE , inst|id_stage|rf|register[3][25]~DUPLICATE, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[1][25] , inst|id_stage|rf|register[1][25], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[6][25] , inst|id_stage|rf|register[6][25], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[7][25] , inst|id_stage|rf|register[7][25], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[4][25] , inst|id_stage|rf|register[4][25], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[5][25] , inst|id_stage|rf|register[5][25], ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux6~5 , inst|id_stage|forward_db|Mux6~5, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[2][25] , inst|id_stage|rf|register[2][25], ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux6~6 , inst|id_stage|forward_db|Mux6~6, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[15][25] , inst|id_stage|rf|register[15][25], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[13][25]~feeder , inst|id_stage|rf|register[13][25]~feeder, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[13][25] , inst|id_stage|rf|register[13][25], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[12][25]~feeder , inst|id_stage|rf|register[12][25]~feeder, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[12][25] , inst|id_stage|rf|register[12][25], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[14][25]~feeder , inst|id_stage|rf|register[14][25]~feeder, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[14][25] , inst|id_stage|rf|register[14][25], ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux6~8 , inst|id_stage|forward_db|Mux6~8, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[10][25] , inst|id_stage|rf|register[10][25], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[9][25] , inst|id_stage|rf|register[9][25], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[11][25] , inst|id_stage|rf|register[11][25], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[8][25]~feeder , inst|id_stage|rf|register[8][25]~feeder, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[8][25] , inst|id_stage|rf|register[8][25], ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux6~7 , inst|id_stage|forward_db|Mux6~7, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[20][25]~feeder , inst|id_stage|rf|register[20][25]~feeder, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[20][25] , inst|id_stage|rf|register[20][25], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[16][25] , inst|id_stage|rf|register[16][25], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[28][25] , inst|id_stage|rf|register[28][25], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[24][25] , inst|id_stage|rf|register[24][25], ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux6~0 , inst|id_stage|forward_db|Mux6~0, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[17][25]~feeder , inst|id_stage|rf|register[17][25]~feeder, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[17][25] , inst|id_stage|rf|register[17][25], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[29][25] , inst|id_stage|rf|register[29][25], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[25][25] , inst|id_stage|rf|register[25][25], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[21][25] , inst|id_stage|rf|register[21][25], ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux6~1 , inst|id_stage|forward_db|Mux6~1, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[22][25] , inst|id_stage|rf|register[22][25], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[18][25]~feeder , inst|id_stage|rf|register[18][25]~feeder, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[18][25] , inst|id_stage|rf|register[18][25], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[30][25] , inst|id_stage|rf|register[30][25], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[26][25] , inst|id_stage|rf|register[26][25], ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux6~2 , inst|id_stage|forward_db|Mux6~2, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[19][25] , inst|id_stage|rf|register[19][25], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[27][25]~feeder , inst|id_stage|rf|register[27][25]~feeder, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[27][25] , inst|id_stage|rf|register[27][25], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[31][25] , inst|id_stage|rf|register[31][25], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[23][25] , inst|id_stage|rf|register[23][25], ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux6~3 , inst|id_stage|forward_db|Mux6~3, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux6~4 , inst|id_stage|forward_db|Mux6~4, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux6~9 , inst|id_stage|forward_db|Mux6~9, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux6~13 , inst|id_stage|forward_db|Mux6~13, ppl_cpu2, 1
instance = comp, \inst|de_reg|eb[25] , inst|de_reg|eb[25], ppl_cpu2, 1
instance = comp, \inst|em_reg|mb[25] , inst|em_reg|mb[25], ppl_cpu2, 1
instance = comp, \inst|mem_stage|dmem|mem_io_dataout_mux|y[29]~24 , inst|mem_stage|dmem|mem_io_dataout_mux|y[29]~24, ppl_cpu2, 1
instance = comp, \inst|mw_reg|wmo[29] , inst|mw_reg|wmo[29], ppl_cpu2, 1
instance = comp, \inst|mw_reg|walu[29] , inst|mw_reg|walu[29], ppl_cpu2, 1
instance = comp, \inst|wb_stage|y[29]~24 , inst|wb_stage|y[29]~24, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[9][29] , inst|id_stage|rf|register[9][29], ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux2~7 , inst|id_stage|forward_db|Mux2~7, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux2~3 , inst|id_stage|forward_db|Mux2~3, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[25][29]~DUPLICATE , inst|id_stage|rf|register[25][29]~DUPLICATE, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[29][29] , inst|id_stage|rf|register[29][29], ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux2~1 , inst|id_stage|forward_db|Mux2~1, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux2~2 , inst|id_stage|forward_db|Mux2~2, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux2~0 , inst|id_stage|forward_db|Mux2~0, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux2~4 , inst|id_stage|forward_db|Mux2~4, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux2~8 , inst|id_stage|forward_db|Mux2~8, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[3][29] , inst|id_stage|rf|register[3][29], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[1][29] , inst|id_stage|rf|register[1][29], ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux2~5 , inst|id_stage|forward_db|Mux2~5, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux2~6 , inst|id_stage|forward_db|Mux2~6, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux2~9 , inst|id_stage|forward_db|Mux2~9, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux2~10 , inst|id_stage|forward_db|Mux2~10, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux2~11 , inst|id_stage|forward_db|Mux2~11, ppl_cpu2, 1
instance = comp, \inst|de_reg|eb[29] , inst|de_reg|eb[29], ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|ShiftRight0~11 , inst|exe_stage|al_unit|ShiftRight0~11, ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|ShiftRight0~12 , inst|exe_stage|al_unit|ShiftRight0~12, ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|ShiftRight0~32 , inst|exe_stage|al_unit|ShiftRight0~32, ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|ShiftRight1~79 , inst|exe_stage|al_unit|ShiftRight1~79, ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|ShiftRight1~78 , inst|exe_stage|al_unit|ShiftRight1~78, ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|ShiftRight1~80 , inst|exe_stage|al_unit|ShiftRight1~80, ppl_cpu2, 1
instance = comp, \inst|exe_stage|ealu_value|y[17]~101 , inst|exe_stage|ealu_value|y[17]~101, ppl_cpu2, 1
instance = comp, \inst|exe_stage|ealu_value|y[17]~201 , inst|exe_stage|ealu_value|y[17]~201, ppl_cpu2, 1
instance = comp, \inst|exe_stage|ealu_value|y[17]~102 , inst|exe_stage|ealu_value|y[17]~102, ppl_cpu2, 1
instance = comp, \inst|exe_stage|ealu_value|y[17]~103 , inst|exe_stage|ealu_value|y[17]~103, ppl_cpu2, 1
instance = comp, \inst|exe_stage|ealu_value|y[17]~104 , inst|exe_stage|ealu_value|y[17]~104, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux14~11 , inst|id_stage|forward_da|Mux14~11, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[23][17]~feeder , inst|id_stage|rf|register[23][17]~feeder, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[23][17] , inst|id_stage|rf|register[23][17], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[27][17]~feeder , inst|id_stage|rf|register[27][17]~feeder, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[27][17]~DUPLICATE , inst|id_stage|rf|register[27][17]~DUPLICATE, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[19][17]~feeder , inst|id_stage|rf|register[19][17]~feeder, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[19][17] , inst|id_stage|rf|register[19][17], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[31][17]~feeder , inst|id_stage|rf|register[31][17]~feeder, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[31][17] , inst|id_stage|rf|register[31][17], ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux14~3 , inst|id_stage|forward_da|Mux14~3, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[16][17] , inst|id_stage|rf|register[16][17], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[28][17] , inst|id_stage|rf|register[28][17], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[24][17] , inst|id_stage|rf|register[24][17], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[20][17]~feeder , inst|id_stage|rf|register[20][17]~feeder, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[20][17] , inst|id_stage|rf|register[20][17], ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux14~0 , inst|id_stage|forward_da|Mux14~0, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[30][17] , inst|id_stage|rf|register[30][17], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[22][17] , inst|id_stage|rf|register[22][17], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[18][17] , inst|id_stage|rf|register[18][17], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[26][17] , inst|id_stage|rf|register[26][17], ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux14~2 , inst|id_stage|forward_da|Mux14~2, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[21][17] , inst|id_stage|rf|register[21][17], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[17][17] , inst|id_stage|rf|register[17][17], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[29][17] , inst|id_stage|rf|register[29][17], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[25][17] , inst|id_stage|rf|register[25][17], ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux14~1 , inst|id_stage|forward_da|Mux14~1, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux14~4 , inst|id_stage|forward_da|Mux14~4, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[15][17] , inst|id_stage|rf|register[15][17], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[12][17]~feeder , inst|id_stage|rf|register[12][17]~feeder, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[12][17] , inst|id_stage|rf|register[12][17], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[13][17] , inst|id_stage|rf|register[13][17], ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux14~8 , inst|id_stage|forward_da|Mux14~8, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[11][17] , inst|id_stage|rf|register[11][17], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[10][17] , inst|id_stage|rf|register[10][17], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[9][17] , inst|id_stage|rf|register[9][17], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[8][17]~feeder , inst|id_stage|rf|register[8][17]~feeder, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[8][17] , inst|id_stage|rf|register[8][17], ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux14~7 , inst|id_stage|forward_da|Mux14~7, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[3][17]~feeder , inst|id_stage|rf|register[3][17]~feeder, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[3][17] , inst|id_stage|rf|register[3][17], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[1][17]~feeder , inst|id_stage|rf|register[1][17]~feeder, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[1][17] , inst|id_stage|rf|register[1][17], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[2][17] , inst|id_stage|rf|register[2][17], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[7][17]~feeder , inst|id_stage|rf|register[7][17]~feeder, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[7][17] , inst|id_stage|rf|register[7][17], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[6][17] , inst|id_stage|rf|register[6][17], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[5][17] , inst|id_stage|rf|register[5][17], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[4][17] , inst|id_stage|rf|register[4][17], ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux14~5 , inst|id_stage|forward_da|Mux14~5, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux14~6 , inst|id_stage|forward_da|Mux14~6, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux14~9 , inst|id_stage|forward_da|Mux14~9, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux14~10 , inst|id_stage|forward_da|Mux14~10, ppl_cpu2, 1
instance = comp, \inst|exe_stage|ealu_value|y[17]~159 , inst|exe_stage|ealu_value|y[17]~159, ppl_cpu2, 1
instance = comp, \inst|em_reg|malu[17] , inst|em_reg|malu[17], ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux14~12 , inst|id_stage|forward_da|Mux14~12, ppl_cpu2, 1
instance = comp, \inst|if_stage|nextpc|Mux14~0 , inst|if_stage|nextpc|Mux14~0, ppl_cpu2, 1
instance = comp, \inst|prog_cnt|pc[17] , inst|prog_cnt|pc[17], ppl_cpu2, 1
instance = comp, \inst|instruction_reg|dpc4[17] , inst|instruction_reg|dpc4[17], ppl_cpu2, 1
instance = comp, \inst|id_stage|Add0~73 , inst|id_stage|Add0~73, ppl_cpu2, 1
instance = comp, \inst|if_stage|nextpc|Mux13~0 , inst|if_stage|nextpc|Mux13~0, ppl_cpu2, 1
instance = comp, \inst|prog_cnt|pc[18] , inst|prog_cnt|pc[18], ppl_cpu2, 1
instance = comp, \inst|instruction_reg|dpc4[18] , inst|instruction_reg|dpc4[18], ppl_cpu2, 1
instance = comp, \inst|id_stage|Add0~69 , inst|id_stage|Add0~69, ppl_cpu2, 1
instance = comp, \inst|if_stage|nextpc|Mux12~0 , inst|if_stage|nextpc|Mux12~0, ppl_cpu2, 1
instance = comp, \inst|prog_cnt|pc[19] , inst|prog_cnt|pc[19], ppl_cpu2, 1
instance = comp, \inst|instruction_reg|dpc4[19] , inst|instruction_reg|dpc4[19], ppl_cpu2, 1
instance = comp, \inst|de_reg|epc4[19] , inst|de_reg|epc4[19], ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|ShiftLeft0~20 , inst|exe_stage|al_unit|ShiftLeft0~20, ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|ShiftLeft0~34 , inst|exe_stage|al_unit|ShiftLeft0~34, ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|ShiftLeft0~54 , inst|exe_stage|al_unit|ShiftLeft0~54, ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|ShiftLeft0~53 , inst|exe_stage|al_unit|ShiftLeft0~53, ppl_cpu2, 1
instance = comp, \inst|exe_stage|ealu_value|y[20]~91 , inst|exe_stage|ealu_value|y[20]~91, ppl_cpu2, 1
instance = comp, \inst|exe_stage|alu_a|y[20]~16 , inst|exe_stage|alu_a|y[20]~16, ppl_cpu2, 1
instance = comp, \inst|exe_stage|alu_b|y[20]~21 , inst|exe_stage|alu_b|y[20]~21, ppl_cpu2, 1
instance = comp, \inst|exe_stage|ealu_value|y[20]~92 , inst|exe_stage|ealu_value|y[20]~92, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux11~11 , inst|id_stage|forward_da|Mux11~11, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux11~13 , inst|id_stage|forward_da|Mux11~13, ppl_cpu2, 1
instance = comp, \inst|id_stage|Add0~65 , inst|id_stage|Add0~65, ppl_cpu2, 1
instance = comp, \inst|if_stage|nextpc|Mux11~0 , inst|if_stage|nextpc|Mux11~0, ppl_cpu2, 1
instance = comp, \inst|prog_cnt|pc[20] , inst|prog_cnt|pc[20], ppl_cpu2, 1
instance = comp, \inst|instruction_reg|dpc4[20] , inst|instruction_reg|dpc4[20], ppl_cpu2, 1
instance = comp, \inst|if_stage|nextpc|Mux10~0 , inst|if_stage|nextpc|Mux10~0, ppl_cpu2, 1
instance = comp, \inst|prog_cnt|pc[21] , inst|prog_cnt|pc[21], ppl_cpu2, 1
instance = comp, \inst|instruction_reg|dpc4[21] , inst|instruction_reg|dpc4[21], ppl_cpu2, 1
instance = comp, \inst|de_reg|epc4[21] , inst|de_reg|epc4[21], ppl_cpu2, 1
instance = comp, \inst|exe_stage|ealu_value|y[21]~155 , inst|exe_stage|ealu_value|y[21]~155, ppl_cpu2, 1
instance = comp, \inst|em_reg|malu[21] , inst|em_reg|malu[21], ppl_cpu2, 1
instance = comp, \inst|mw_reg|walu[21] , inst|mw_reg|walu[21], ppl_cpu2, 1
instance = comp, \inst|mem_stage|dmem|mem_io_dataout_mux|y[21]~17 , inst|mem_stage|dmem|mem_io_dataout_mux|y[21]~17, ppl_cpu2, 1
instance = comp, \inst|mw_reg|wmo[21] , inst|mw_reg|wmo[21], ppl_cpu2, 1
instance = comp, \inst|wb_stage|y[21]~17 , inst|wb_stage|y[21]~17, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[1][21] , inst|id_stage|rf|register[1][21], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[4][21] , inst|id_stage|rf|register[4][21], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[7][21]~DUPLICATE , inst|id_stage|rf|register[7][21]~DUPLICATE, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[6][21]~DUPLICATE , inst|id_stage|rf|register[6][21]~DUPLICATE, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux10~5 , inst|id_stage|forward_db|Mux10~5, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux10~6 , inst|id_stage|forward_db|Mux10~6, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux10~8 , inst|id_stage|forward_db|Mux10~8, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux10~2 , inst|id_stage|forward_db|Mux10~2, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux10~3 , inst|id_stage|forward_db|Mux10~3, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux10~0 , inst|id_stage|forward_db|Mux10~0, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux10~1 , inst|id_stage|forward_db|Mux10~1, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux10~4 , inst|id_stage|forward_db|Mux10~4, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux10~7 , inst|id_stage|forward_db|Mux10~7, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux10~9 , inst|id_stage|forward_db|Mux10~9, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux10~12 , inst|id_stage|forward_db|Mux10~12, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux10~11 , inst|id_stage|forward_db|Mux10~11, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux10~10 , inst|id_stage|forward_db|Mux10~10, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux10~13 , inst|id_stage|forward_db|Mux10~13, ppl_cpu2, 1
instance = comp, \inst|de_reg|eb[21] , inst|de_reg|eb[21], ppl_cpu2, 1
instance = comp, \inst|em_reg|mb[21]~DUPLICATE , inst|em_reg|mb[21]~DUPLICATE, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux11~10 , inst|id_stage|forward_db|Mux11~10, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[3][20] , inst|id_stage|rf|register[3][20], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[6][20]~DUPLICATE , inst|id_stage|rf|register[6][20]~DUPLICATE, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[4][20] , inst|id_stage|rf|register[4][20], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[5][20] , inst|id_stage|rf|register[5][20], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[7][20] , inst|id_stage|rf|register[7][20], ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux11~5 , inst|id_stage|forward_db|Mux11~5, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[1][20] , inst|id_stage|rf|register[1][20], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[2][20] , inst|id_stage|rf|register[2][20], ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux11~6 , inst|id_stage|forward_db|Mux11~6, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[29][20] , inst|id_stage|rf|register[29][20], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[17][20] , inst|id_stage|rf|register[17][20], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[25][20] , inst|id_stage|rf|register[25][20], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[21][20] , inst|id_stage|rf|register[21][20], ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux11~1 , inst|id_stage|forward_db|Mux11~1, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[31][20] , inst|id_stage|rf|register[31][20], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[23][20] , inst|id_stage|rf|register[23][20], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[27][20] , inst|id_stage|rf|register[27][20], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[19][20] , inst|id_stage|rf|register[19][20], ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux11~3 , inst|id_stage|forward_db|Mux11~3, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[28][20] , inst|id_stage|rf|register[28][20], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[16][20] , inst|id_stage|rf|register[16][20], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[24][20] , inst|id_stage|rf|register[24][20], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[20][20]~feeder , inst|id_stage|rf|register[20][20]~feeder, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[20][20] , inst|id_stage|rf|register[20][20], ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux11~0 , inst|id_stage|forward_db|Mux11~0, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[22][20] , inst|id_stage|rf|register[22][20], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[26][20] , inst|id_stage|rf|register[26][20], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[18][20] , inst|id_stage|rf|register[18][20], ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux11~2 , inst|id_stage|forward_db|Mux11~2, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux11~4 , inst|id_stage|forward_db|Mux11~4, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[13][20] , inst|id_stage|rf|register[13][20], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[12][20] , inst|id_stage|rf|register[12][20], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[15][20] , inst|id_stage|rf|register[15][20], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[14][20] , inst|id_stage|rf|register[14][20], ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux11~8 , inst|id_stage|forward_db|Mux11~8, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[9][20] , inst|id_stage|rf|register[9][20], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[10][20] , inst|id_stage|rf|register[10][20], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[8][20] , inst|id_stage|rf|register[8][20], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[11][20] , inst|id_stage|rf|register[11][20], ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux11~7 , inst|id_stage|forward_db|Mux11~7, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux11~9 , inst|id_stage|forward_db|Mux11~9, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux11~11 , inst|id_stage|forward_db|Mux11~11, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux11~13 , inst|id_stage|forward_db|Mux11~13, ppl_cpu2, 1
instance = comp, \inst|de_reg|eb[20] , inst|de_reg|eb[20], ppl_cpu2, 1
instance = comp, \inst|em_reg|mb[20] , inst|em_reg|mb[20], ppl_cpu2, 1
instance = comp, \inst|mem_stage|dmem|mem_io_dataout_mux|y[18]~20 , inst|mem_stage|dmem|mem_io_dataout_mux|y[18]~20, ppl_cpu2, 1
instance = comp, \inst|mw_reg|wmo[18] , inst|mw_reg|wmo[18], ppl_cpu2, 1
instance = comp, \inst|wb_stage|y[18]~20 , inst|wb_stage|y[18]~20, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[1][18] , inst|id_stage|rf|register[1][18], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[2][18] , inst|id_stage|rf|register[2][18], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[3][18]~feeder , inst|id_stage|rf|register[3][18]~feeder, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[3][18]~DUPLICATE , inst|id_stage|rf|register[3][18]~DUPLICATE, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[5][18] , inst|id_stage|rf|register[5][18], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[6][18]~feeder , inst|id_stage|rf|register[6][18]~feeder, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[6][18] , inst|id_stage|rf|register[6][18], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[7][18] , inst|id_stage|rf|register[7][18], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[4][18]~feeder , inst|id_stage|rf|register[4][18]~feeder, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[4][18] , inst|id_stage|rf|register[4][18], ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux13~5 , inst|id_stage|forward_da|Mux13~5, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux13~6 , inst|id_stage|forward_da|Mux13~6, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[9][18]~feeder , inst|id_stage|rf|register[9][18]~feeder, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[9][18] , inst|id_stage|rf|register[9][18], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[10][18] , inst|id_stage|rf|register[10][18], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[8][18]~feeder , inst|id_stage|rf|register[8][18]~feeder, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[8][18] , inst|id_stage|rf|register[8][18], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[11][18] , inst|id_stage|rf|register[11][18], ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux13~7 , inst|id_stage|forward_da|Mux13~7, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[13][18] , inst|id_stage|rf|register[13][18], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[15][18] , inst|id_stage|rf|register[15][18], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[14][18] , inst|id_stage|rf|register[14][18], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[12][18] , inst|id_stage|rf|register[12][18], ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux13~8 , inst|id_stage|forward_da|Mux13~8, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[26][18] , inst|id_stage|rf|register[26][18], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[22][18] , inst|id_stage|rf|register[22][18], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[30][18] , inst|id_stage|rf|register[30][18], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[18][18] , inst|id_stage|rf|register[18][18], ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux13~2 , inst|id_stage|forward_da|Mux13~2, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[25][18] , inst|id_stage|rf|register[25][18], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[29][18] , inst|id_stage|rf|register[29][18], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[17][18] , inst|id_stage|rf|register[17][18], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[21][18]~feeder , inst|id_stage|rf|register[21][18]~feeder, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[21][18] , inst|id_stage|rf|register[21][18], ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux13~1 , inst|id_stage|forward_da|Mux13~1, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[16][18] , inst|id_stage|rf|register[16][18], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[20][18]~DUPLICATE , inst|id_stage|rf|register[20][18]~DUPLICATE, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[24][18] , inst|id_stage|rf|register[24][18], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[28][18]~DUPLICATE , inst|id_stage|rf|register[28][18]~DUPLICATE, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux13~0 , inst|id_stage|forward_da|Mux13~0, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[27][18]~feeder , inst|id_stage|rf|register[27][18]~feeder, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[27][18] , inst|id_stage|rf|register[27][18], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[31][18] , inst|id_stage|rf|register[31][18], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[19][18]~feeder , inst|id_stage|rf|register[19][18]~feeder, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[19][18] , inst|id_stage|rf|register[19][18], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[23][18] , inst|id_stage|rf|register[23][18], ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux13~3 , inst|id_stage|forward_da|Mux13~3, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux13~4 , inst|id_stage|forward_da|Mux13~4, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux13~9 , inst|id_stage|forward_da|Mux13~9, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux13~12 , inst|id_stage|forward_da|Mux13~12, ppl_cpu2, 1
instance = comp, \inst|exe_stage|alu_b|y[18]~23 , inst|exe_stage|alu_b|y[18]~23, ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|ShiftRight1~26 , inst|exe_stage|al_unit|ShiftRight1~26, ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|ShiftRight1~21 , inst|exe_stage|al_unit|ShiftRight1~21, ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|ShiftRight1~27 , inst|exe_stage|al_unit|ShiftRight1~27, ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|ShiftRight1~25 , inst|exe_stage|al_unit|ShiftRight1~25, ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|ShiftRight1~28 , inst|exe_stage|al_unit|ShiftRight1~28, ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|ShiftRight1~24 , inst|exe_stage|al_unit|ShiftRight1~24, ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|ShiftRight0~4 , inst|exe_stage|al_unit|ShiftRight0~4, ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|ShiftRight0~5 , inst|exe_stage|al_unit|ShiftRight0~5, ppl_cpu2, 1
instance = comp, \inst|exe_stage|ealu_value|y[18]~97 , inst|exe_stage|ealu_value|y[18]~97, ppl_cpu2, 1
instance = comp, \inst|exe_stage|ealu_value|y[18]~205 , inst|exe_stage|ealu_value|y[18]~205, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux13~11 , inst|id_stage|forward_da|Mux13~11, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux13~10 , inst|id_stage|forward_da|Mux13~10, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux13~13 , inst|id_stage|forward_da|Mux13~13, ppl_cpu2, 1
instance = comp, \inst|de_reg|ea[18] , inst|de_reg|ea[18], ppl_cpu2, 1
instance = comp, \inst|exe_stage|alu_a|y[18]~18 , inst|exe_stage|alu_a|y[18]~18, ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|ShiftLeft0~58 , inst|exe_stage|al_unit|ShiftLeft0~58, ppl_cpu2, 1
instance = comp, \inst|exe_stage|ealu_value|y[18]~98 , inst|exe_stage|ealu_value|y[18]~98, ppl_cpu2, 1
instance = comp, \inst|exe_stage|ealu_value|y[18]~99 , inst|exe_stage|ealu_value|y[18]~99, ppl_cpu2, 1
instance = comp, \inst|exe_stage|ealu_value|y[18]~100 , inst|exe_stage|ealu_value|y[18]~100, ppl_cpu2, 1
instance = comp, \inst|exe_stage|ealu_value|y[18]~158 , inst|exe_stage|ealu_value|y[18]~158, ppl_cpu2, 1
instance = comp, \inst|em_reg|malu[18]~DUPLICATE , inst|em_reg|malu[18]~DUPLICATE, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux13~12 , inst|id_stage|forward_db|Mux13~12, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[3][18] , inst|id_stage|rf|register[3][18], ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux13~5 , inst|id_stage|forward_db|Mux13~5, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux13~6 , inst|id_stage|forward_db|Mux13~6, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux13~3 , inst|id_stage|forward_db|Mux13~3, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux13~2 , inst|id_stage|forward_db|Mux13~2, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[20][18] , inst|id_stage|rf|register[20][18], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[28][18] , inst|id_stage|rf|register[28][18], ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux13~0 , inst|id_stage|forward_db|Mux13~0, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux13~1 , inst|id_stage|forward_db|Mux13~1, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux13~4 , inst|id_stage|forward_db|Mux13~4, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux13~8 , inst|id_stage|forward_db|Mux13~8, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux13~7 , inst|id_stage|forward_db|Mux13~7, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux13~9 , inst|id_stage|forward_db|Mux13~9, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux13~10 , inst|id_stage|forward_db|Mux13~10, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux13~11 , inst|id_stage|forward_db|Mux13~11, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux13~13 , inst|id_stage|forward_db|Mux13~13, ppl_cpu2, 1
instance = comp, \inst|de_reg|eb[18] , inst|de_reg|eb[18], ppl_cpu2, 1
instance = comp, \inst|em_reg|mb[18] , inst|em_reg|mb[18], ppl_cpu2, 1
instance = comp, \inst|mem_stage|dmem|mem_io_dataout_mux|y[17]~21 , inst|mem_stage|dmem|mem_io_dataout_mux|y[17]~21, ppl_cpu2, 1
instance = comp, \inst|mw_reg|wmo[17] , inst|mw_reg|wmo[17], ppl_cpu2, 1
instance = comp, \inst|mw_reg|walu[17] , inst|mw_reg|walu[17], ppl_cpu2, 1
instance = comp, \inst|wb_stage|y[17]~21 , inst|wb_stage|y[17]~21, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[14][17] , inst|id_stage|rf|register[14][17], ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux14~8 , inst|id_stage|forward_db|Mux14~8, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[27][17] , inst|id_stage|rf|register[27][17], ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux14~3 , inst|id_stage|forward_db|Mux14~3, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux14~2 , inst|id_stage|forward_db|Mux14~2, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux14~0 , inst|id_stage|forward_db|Mux14~0, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux14~1 , inst|id_stage|forward_db|Mux14~1, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux14~4 , inst|id_stage|forward_db|Mux14~4, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[4][17]~DUPLICATE , inst|id_stage|rf|register[4][17]~DUPLICATE, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux14~5 , inst|id_stage|forward_db|Mux14~5, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux14~6 , inst|id_stage|forward_db|Mux14~6, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux14~7 , inst|id_stage|forward_db|Mux14~7, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux14~9 , inst|id_stage|forward_db|Mux14~9, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux14~10 , inst|id_stage|forward_db|Mux14~10, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux14~11 , inst|id_stage|forward_db|Mux14~11, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux14~12 , inst|id_stage|forward_db|Mux14~12, ppl_cpu2, 1
instance = comp, \inst|de_reg|eb[17] , inst|de_reg|eb[17], ppl_cpu2, 1
instance = comp, \inst|em_reg|mb[17] , inst|em_reg|mb[17], ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux8~10 , inst|id_stage|forward_db|Mux8~10, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux8~11 , inst|id_stage|forward_db|Mux8~11, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[8][23] , inst|id_stage|rf|register[8][23], ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux8~7 , inst|id_stage|forward_db|Mux8~7, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux8~5 , inst|id_stage|forward_db|Mux8~5, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux8~6 , inst|id_stage|forward_db|Mux8~6, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[15][23] , inst|id_stage|rf|register[15][23], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[14][23]~DUPLICATE , inst|id_stage|rf|register[14][23]~DUPLICATE, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[13][23]~DUPLICATE , inst|id_stage|rf|register[13][23]~DUPLICATE, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux8~8 , inst|id_stage|forward_db|Mux8~8, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux8~3 , inst|id_stage|forward_db|Mux8~3, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux8~0 , inst|id_stage|forward_db|Mux8~0, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[30][23] , inst|id_stage|rf|register[30][23], ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux8~2 , inst|id_stage|forward_db|Mux8~2, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux8~1 , inst|id_stage|forward_db|Mux8~1, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux8~4 , inst|id_stage|forward_db|Mux8~4, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux8~9 , inst|id_stage|forward_db|Mux8~9, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux8~12 , inst|id_stage|forward_db|Mux8~12, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux8~13 , inst|id_stage|forward_db|Mux8~13, ppl_cpu2, 1
instance = comp, \inst|de_reg|eb[23] , inst|de_reg|eb[23], ppl_cpu2, 1
instance = comp, \inst|exe_stage|ealu_value|y[24]~181 , inst|exe_stage|ealu_value|y[24]~181, ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|ShiftLeft0~32 , inst|exe_stage|al_unit|ShiftLeft0~32, ppl_cpu2, 1
instance = comp, \inst|exe_stage|ealu_value|y[24]~137 , inst|exe_stage|ealu_value|y[24]~137, ppl_cpu2, 1
instance = comp, \inst|exe_stage|ealu_value|y[24]~138 , inst|exe_stage|ealu_value|y[24]~138, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux7~11 , inst|id_stage|forward_da|Mux7~11, ppl_cpu2, 1
instance = comp, \inst|exe_stage|ealu_value|y[24]~167 , inst|exe_stage|ealu_value|y[24]~167, ppl_cpu2, 1
instance = comp, \inst|em_reg|malu[24] , inst|em_reg|malu[24], ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux7~12 , inst|id_stage|forward_da|Mux7~12, ppl_cpu2, 1
instance = comp, \inst|mem_stage|dmem|mem_io_dataout_mux|y[24]~29 , inst|mem_stage|dmem|mem_io_dataout_mux|y[24]~29, ppl_cpu2, 1
instance = comp, \inst|mw_reg|wmo[24] , inst|mw_reg|wmo[24], ppl_cpu2, 1
instance = comp, \inst|mw_reg|walu[24] , inst|mw_reg|walu[24], ppl_cpu2, 1
instance = comp, \inst|wb_stage|y[24]~29 , inst|wb_stage|y[24]~29, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[15][24] , inst|id_stage|rf|register[15][24], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[14][24] , inst|id_stage|rf|register[14][24], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[13][24] , inst|id_stage|rf|register[13][24], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[12][24] , inst|id_stage|rf|register[12][24], ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux7~8 , inst|id_stage|forward_da|Mux7~8, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[2][24] , inst|id_stage|rf|register[2][24], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[1][24] , inst|id_stage|rf|register[1][24], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[3][24] , inst|id_stage|rf|register[3][24], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[4][24] , inst|id_stage|rf|register[4][24], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[6][24]~DUPLICATE , inst|id_stage|rf|register[6][24]~DUPLICATE, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[7][24]~DUPLICATE , inst|id_stage|rf|register[7][24]~DUPLICATE, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[5][24] , inst|id_stage|rf|register[5][24], ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux7~5 , inst|id_stage|forward_da|Mux7~5, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux7~6 , inst|id_stage|forward_da|Mux7~6, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[10][24] , inst|id_stage|rf|register[10][24], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[11][24] , inst|id_stage|rf|register[11][24], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[9][24] , inst|id_stage|rf|register[9][24], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[8][24] , inst|id_stage|rf|register[8][24], ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux7~7 , inst|id_stage|forward_da|Mux7~7, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[24][24] , inst|id_stage|rf|register[24][24], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[20][24] , inst|id_stage|rf|register[20][24], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[28][24] , inst|id_stage|rf|register[28][24], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[16][24] , inst|id_stage|rf|register[16][24], ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux7~0 , inst|id_stage|forward_da|Mux7~0, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[21][24] , inst|id_stage|rf|register[21][24], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[29][24] , inst|id_stage|rf|register[29][24], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[25][24] , inst|id_stage|rf|register[25][24], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[17][24] , inst|id_stage|rf|register[17][24], ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux7~1 , inst|id_stage|forward_da|Mux7~1, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[30][24] , inst|id_stage|rf|register[30][24], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[22][24] , inst|id_stage|rf|register[22][24], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[26][24] , inst|id_stage|rf|register[26][24], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[18][24] , inst|id_stage|rf|register[18][24], ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux7~2 , inst|id_stage|forward_da|Mux7~2, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[27][24] , inst|id_stage|rf|register[27][24], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[31][24] , inst|id_stage|rf|register[31][24], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[23][24] , inst|id_stage|rf|register[23][24], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[19][24] , inst|id_stage|rf|register[19][24], ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux7~3 , inst|id_stage|forward_da|Mux7~3, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux7~4 , inst|id_stage|forward_da|Mux7~4, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux7~9 , inst|id_stage|forward_da|Mux7~9, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux7~10 , inst|id_stage|forward_da|Mux7~10, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux7~13 , inst|id_stage|forward_da|Mux7~13, ppl_cpu2, 1
instance = comp, \inst|id_stage|Add0~109 , inst|id_stage|Add0~109, ppl_cpu2, 1
instance = comp, \inst|if_stage|nextpc|Mux7~0 , inst|if_stage|nextpc|Mux7~0, ppl_cpu2, 1
instance = comp, \inst|prog_cnt|pc[24] , inst|prog_cnt|pc[24], ppl_cpu2, 1
instance = comp, \inst|instruction_reg|dpc4[24] , inst|instruction_reg|dpc4[24], ppl_cpu2, 1
instance = comp, \inst|de_reg|epc4[24] , inst|de_reg|epc4[24], ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux7~11 , inst|id_stage|forward_db|Mux7~11, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux7~3 , inst|id_stage|forward_db|Mux7~3, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux7~0 , inst|id_stage|forward_db|Mux7~0, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux7~2 , inst|id_stage|forward_db|Mux7~2, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux7~1 , inst|id_stage|forward_db|Mux7~1, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux7~4 , inst|id_stage|forward_db|Mux7~4, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux7~7 , inst|id_stage|forward_db|Mux7~7, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux7~8 , inst|id_stage|forward_db|Mux7~8, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[7][24] , inst|id_stage|rf|register[7][24], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[6][24] , inst|id_stage|rf|register[6][24], ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux7~5 , inst|id_stage|forward_db|Mux7~5, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux7~6 , inst|id_stage|forward_db|Mux7~6, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux7~9 , inst|id_stage|forward_db|Mux7~9, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux7~12 , inst|id_stage|forward_db|Mux7~12, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux7~10 , inst|id_stage|forward_db|Mux7~10, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux7~13 , inst|id_stage|forward_db|Mux7~13, ppl_cpu2, 1
instance = comp, \inst|de_reg|eb[24] , inst|de_reg|eb[24], ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|ShiftRight1~8 , inst|exe_stage|al_unit|ShiftRight1~8, ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|ShiftRight0~29 , inst|exe_stage|al_unit|ShiftRight0~29, ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|ShiftRight1~71 , inst|exe_stage|al_unit|ShiftRight1~71, ppl_cpu2, 1
instance = comp, \inst|exe_stage|ealu_value|y[8]~37 , inst|exe_stage|ealu_value|y[8]~37, ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|Mux15~6 , inst|exe_stage|al_unit|Mux15~6, ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|Mux15~7 , inst|exe_stage|al_unit|Mux15~7, ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|Mux15~8 , inst|exe_stage|al_unit|Mux15~8, ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|ShiftRight0~42 , inst|exe_stage|al_unit|ShiftRight0~42, ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|Mux15~3 , inst|exe_stage|al_unit|Mux15~3, ppl_cpu2, 1
instance = comp, \inst|de_reg|ealuc[0] , inst|de_reg|ealuc[0], ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|Mux15~2 , inst|exe_stage|al_unit|Mux15~2, ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|ShiftLeft0~35 , inst|exe_stage|al_unit|ShiftLeft0~35, ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|Mux15~4 , inst|exe_stage|al_unit|Mux15~4, ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|Mux15~1 , inst|exe_stage|al_unit|Mux15~1, ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|Mux15~0 , inst|exe_stage|al_unit|Mux15~0, ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|Mux15~9 , inst|exe_stage|al_unit|Mux15~9, ppl_cpu2, 1
instance = comp, \inst|em_reg|malu[16]~DUPLICATE , inst|em_reg|malu[16]~DUPLICATE, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux15~10 , inst|id_stage|forward_da|Mux15~10, ppl_cpu2, 1
instance = comp, \inst|mem_stage|dmem|mem_io_dataout_mux|y[16]~12 , inst|mem_stage|dmem|mem_io_dataout_mux|y[16]~12, ppl_cpu2, 1
instance = comp, \inst|mw_reg|wmo[16] , inst|mw_reg|wmo[16], ppl_cpu2, 1
instance = comp, \inst|mw_reg|walu[16] , inst|mw_reg|walu[16], ppl_cpu2, 1
instance = comp, \inst|wb_stage|y[16]~12 , inst|wb_stage|y[16]~12, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[15][16] , inst|id_stage|rf|register[15][16], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[12][16] , inst|id_stage|rf|register[12][16], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[13][16] , inst|id_stage|rf|register[13][16], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[14][16] , inst|id_stage|rf|register[14][16], ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux15~8 , inst|id_stage|forward_da|Mux15~8, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[2][16] , inst|id_stage|rf|register[2][16], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[3][16] , inst|id_stage|rf|register[3][16], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[7][16] , inst|id_stage|rf|register[7][16], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[4][16]~feeder , inst|id_stage|rf|register[4][16]~feeder, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[4][16] , inst|id_stage|rf|register[4][16], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[5][16] , inst|id_stage|rf|register[5][16], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[6][16]~feeder , inst|id_stage|rf|register[6][16]~feeder, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[6][16] , inst|id_stage|rf|register[6][16], ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux15~5 , inst|id_stage|forward_da|Mux15~5, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[1][16] , inst|id_stage|rf|register[1][16], ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux15~6 , inst|id_stage|forward_da|Mux15~6, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[11][16] , inst|id_stage|rf|register[11][16], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[9][16] , inst|id_stage|rf|register[9][16], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[8][16] , inst|id_stage|rf|register[8][16], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[10][16] , inst|id_stage|rf|register[10][16], ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux15~7 , inst|id_stage|forward_da|Mux15~7, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[21][16] , inst|id_stage|rf|register[21][16], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[29][16] , inst|id_stage|rf|register[29][16], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[25][16] , inst|id_stage|rf|register[25][16], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[17][16]~DUPLICATE , inst|id_stage|rf|register[17][16]~DUPLICATE, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux15~1 , inst|id_stage|forward_da|Mux15~1, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[27][16] , inst|id_stage|rf|register[27][16], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[31][16] , inst|id_stage|rf|register[31][16], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[19][16]~feeder , inst|id_stage|rf|register[19][16]~feeder, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[19][16] , inst|id_stage|rf|register[19][16], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[23][16] , inst|id_stage|rf|register[23][16], ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux15~3 , inst|id_stage|forward_da|Mux15~3, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[20][16]~feeder , inst|id_stage|rf|register[20][16]~feeder, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[20][16] , inst|id_stage|rf|register[20][16], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[28][16] , inst|id_stage|rf|register[28][16], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[24][16] , inst|id_stage|rf|register[24][16], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[16][16] , inst|id_stage|rf|register[16][16], ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux15~0 , inst|id_stage|forward_da|Mux15~0, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[22][16] , inst|id_stage|rf|register[22][16], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[26][16] , inst|id_stage|rf|register[26][16], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[18][16]~feeder , inst|id_stage|rf|register[18][16]~feeder, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[18][16] , inst|id_stage|rf|register[18][16], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[30][16] , inst|id_stage|rf|register[30][16], ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux15~2 , inst|id_stage|forward_da|Mux15~2, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux15~4 , inst|id_stage|forward_da|Mux15~4, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux15~9 , inst|id_stage|forward_da|Mux15~9, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux15~11 , inst|id_stage|forward_da|Mux15~11, ppl_cpu2, 1
instance = comp, \inst|if_stage|nextpc|Mux15~0 , inst|if_stage|nextpc|Mux15~0, ppl_cpu2, 1
instance = comp, \inst|prog_cnt|pc[16] , inst|prog_cnt|pc[16], ppl_cpu2, 1
instance = comp, \inst|instruction_reg|dpc4[16] , inst|instruction_reg|dpc4[16], ppl_cpu2, 1
instance = comp, \inst|de_reg|epc4[16] , inst|de_reg|epc4[16], ppl_cpu2, 1
instance = comp, \inst|exe_stage|ealu_value|y[16]~150 , inst|exe_stage|ealu_value|y[16]~150, ppl_cpu2, 1
instance = comp, \inst|em_reg|malu[16] , inst|em_reg|malu[16], ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux15~10 , inst|id_stage|forward_db|Mux15~10, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[17][16] , inst|id_stage|rf|register[17][16], ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux15~1 , inst|id_stage|forward_db|Mux15~1, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux15~3 , inst|id_stage|forward_db|Mux15~3, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[28][16]~DUPLICATE , inst|id_stage|rf|register[28][16]~DUPLICATE, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux15~0 , inst|id_stage|forward_db|Mux15~0, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux15~2 , inst|id_stage|forward_db|Mux15~2, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux15~4 , inst|id_stage|forward_db|Mux15~4, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux15~8 , inst|id_stage|forward_db|Mux15~8, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux15~7 , inst|id_stage|forward_db|Mux15~7, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux15~5 , inst|id_stage|forward_db|Mux15~5, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[2][16]~DUPLICATE , inst|id_stage|rf|register[2][16]~DUPLICATE, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux15~6 , inst|id_stage|forward_db|Mux15~6, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux15~9 , inst|id_stage|forward_db|Mux15~9, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux15~11 , inst|id_stage|forward_db|Mux15~11, ppl_cpu2, 1
instance = comp, \inst|de_reg|eb[16] , inst|de_reg|eb[16], ppl_cpu2, 1
instance = comp, \inst|em_reg|mb[16] , inst|em_reg|mb[16], ppl_cpu2, 1
instance = comp, \inst|mem_stage|dmem|mem_io_dataout_mux|y[15]~13 , inst|mem_stage|dmem|mem_io_dataout_mux|y[15]~13, ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|Mux16~1 , inst|exe_stage|al_unit|Mux16~1, ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|Mux0~0 , inst|exe_stage|al_unit|Mux0~0, ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|ShiftLeft0~37 , inst|exe_stage|al_unit|ShiftLeft0~37, ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|s~0 , inst|exe_stage|al_unit|s~0, ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|Mux16~2 , inst|exe_stage|al_unit|Mux16~2, ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|Mux16~0 , inst|exe_stage|al_unit|Mux16~0, ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|Mux16~3 , inst|exe_stage|al_unit|Mux16~3, ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|ShiftRight1~44 , inst|exe_stage|al_unit|ShiftRight1~44, ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|ShiftRight1~45 , inst|exe_stage|al_unit|ShiftRight1~45, ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|ShiftRight0~10 , inst|exe_stage|al_unit|ShiftRight0~10, ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|ShiftRight0~43 , inst|exe_stage|al_unit|ShiftRight0~43, ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|Mux16~4 , inst|exe_stage|al_unit|Mux16~4, ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|Mux16~5 , inst|exe_stage|al_unit|Mux16~5, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux16~10 , inst|id_stage|forward_da|Mux16~10, ppl_cpu2, 1
instance = comp, \inst|mw_reg|walu[15] , inst|mw_reg|walu[15], ppl_cpu2, 1
instance = comp, \inst|mw_reg|wmo[15] , inst|mw_reg|wmo[15], ppl_cpu2, 1
instance = comp, \inst|wb_stage|y[15]~13 , inst|wb_stage|y[15]~13, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[14][15] , inst|id_stage|rf|register[14][15], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[12][15] , inst|id_stage|rf|register[12][15], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[15][15] , inst|id_stage|rf|register[15][15], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[13][15] , inst|id_stage|rf|register[13][15], ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux16~8 , inst|id_stage|forward_da|Mux16~8, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[25][15]~DUPLICATE , inst|id_stage|rf|register[25][15]~DUPLICATE, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[17][15] , inst|id_stage|rf|register[17][15], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[21][15] , inst|id_stage|rf|register[21][15], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[29][15] , inst|id_stage|rf|register[29][15], ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux16~1 , inst|id_stage|forward_da|Mux16~1, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[19][15] , inst|id_stage|rf|register[19][15], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[31][15] , inst|id_stage|rf|register[31][15], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[27][15] , inst|id_stage|rf|register[27][15], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[23][15] , inst|id_stage|rf|register[23][15], ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux16~3 , inst|id_stage|forward_da|Mux16~3, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[28][15] , inst|id_stage|rf|register[28][15], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[20][15]~feeder , inst|id_stage|rf|register[20][15]~feeder, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[20][15] , inst|id_stage|rf|register[20][15], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[16][15] , inst|id_stage|rf|register[16][15], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[24][15] , inst|id_stage|rf|register[24][15], ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux16~0 , inst|id_stage|forward_da|Mux16~0, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[18][15] , inst|id_stage|rf|register[18][15], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[26][15]~feeder , inst|id_stage|rf|register[26][15]~feeder, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[26][15] , inst|id_stage|rf|register[26][15], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[22][15] , inst|id_stage|rf|register[22][15], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[30][15] , inst|id_stage|rf|register[30][15], ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux16~2 , inst|id_stage|forward_da|Mux16~2, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux16~4 , inst|id_stage|forward_da|Mux16~4, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[9][15] , inst|id_stage|rf|register[9][15], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[10][15] , inst|id_stage|rf|register[10][15], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[8][15] , inst|id_stage|rf|register[8][15], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[11][15] , inst|id_stage|rf|register[11][15], ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux16~7 , inst|id_stage|forward_da|Mux16~7, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[3][15] , inst|id_stage|rf|register[3][15], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[2][15] , inst|id_stage|rf|register[2][15], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[1][15] , inst|id_stage|rf|register[1][15], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[7][15] , inst|id_stage|rf|register[7][15], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[5][15]~feeder , inst|id_stage|rf|register[5][15]~feeder, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[5][15] , inst|id_stage|rf|register[5][15], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[4][15]~feeder , inst|id_stage|rf|register[4][15]~feeder, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[4][15] , inst|id_stage|rf|register[4][15], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[6][15] , inst|id_stage|rf|register[6][15], ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux16~5 , inst|id_stage|forward_da|Mux16~5, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux16~6 , inst|id_stage|forward_da|Mux16~6, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux16~9 , inst|id_stage|forward_da|Mux16~9, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux16~11 , inst|id_stage|forward_da|Mux16~11, ppl_cpu2, 1
instance = comp, \inst|if_stage|nextpc|Mux16~0 , inst|if_stage|nextpc|Mux16~0, ppl_cpu2, 1
instance = comp, \inst|prog_cnt|pc[15] , inst|prog_cnt|pc[15], ppl_cpu2, 1
instance = comp, \inst|instruction_reg|dpc4[15] , inst|instruction_reg|dpc4[15], ppl_cpu2, 1
instance = comp, \inst|de_reg|epc4[15] , inst|de_reg|epc4[15], ppl_cpu2, 1
instance = comp, \inst|exe_stage|ealu_value|y[15]~151 , inst|exe_stage|ealu_value|y[15]~151, ppl_cpu2, 1
instance = comp, \inst|em_reg|malu[15] , inst|em_reg|malu[15], ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux16~10 , inst|id_stage|forward_db|Mux16~10, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux16~7 , inst|id_stage|forward_db|Mux16~7, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux16~8 , inst|id_stage|forward_db|Mux16~8, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux16~0 , inst|id_stage|forward_db|Mux16~0, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[25][15] , inst|id_stage|rf|register[25][15], ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux16~1 , inst|id_stage|forward_db|Mux16~1, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[19][15]~DUPLICATE , inst|id_stage|rf|register[19][15]~DUPLICATE, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux16~3 , inst|id_stage|forward_db|Mux16~3, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux16~2 , inst|id_stage|forward_db|Mux16~2, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux16~4 , inst|id_stage|forward_db|Mux16~4, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[3][15]~DUPLICATE , inst|id_stage|rf|register[3][15]~DUPLICATE, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux16~5 , inst|id_stage|forward_db|Mux16~5, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux16~6 , inst|id_stage|forward_db|Mux16~6, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux16~9 , inst|id_stage|forward_db|Mux16~9, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux16~11 , inst|id_stage|forward_db|Mux16~11, ppl_cpu2, 1
instance = comp, \inst|de_reg|eb[15] , inst|de_reg|eb[15], ppl_cpu2, 1
instance = comp, \inst|exe_stage|alu_b|y[15]~14 , inst|exe_stage|alu_b|y[15]~14, ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|ShiftLeft0~36 , inst|exe_stage|al_unit|ShiftLeft0~36, ppl_cpu2, 1
instance = comp, \inst|exe_stage|ealu_value|y[19]~94 , inst|exe_stage|ealu_value|y[19]~94, ppl_cpu2, 1
instance = comp, \inst|exe_stage|ealu_value|y[19]~95 , inst|exe_stage|ealu_value|y[19]~95, ppl_cpu2, 1
instance = comp, \inst|exe_stage|ealu_value|y[19]~96 , inst|exe_stage|ealu_value|y[19]~96, ppl_cpu2, 1
instance = comp, \inst|exe_stage|ealu_value|y[19]~157 , inst|exe_stage|ealu_value|y[19]~157, ppl_cpu2, 1
instance = comp, \inst|em_reg|malu[19] , inst|em_reg|malu[19], ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux12~12 , inst|id_stage|forward_db|Mux12~12, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux12~7 , inst|id_stage|forward_db|Mux12~7, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux12~0 , inst|id_stage|forward_db|Mux12~0, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[25][19] , inst|id_stage|rf|register[25][19], ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux12~1 , inst|id_stage|forward_db|Mux12~1, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[27][19]~DUPLICATE , inst|id_stage|rf|register[27][19]~DUPLICATE, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux12~3 , inst|id_stage|forward_db|Mux12~3, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[18][19] , inst|id_stage|rf|register[18][19], ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux12~2 , inst|id_stage|forward_db|Mux12~2, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux12~4 , inst|id_stage|forward_db|Mux12~4, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[3][19]~DUPLICATE , inst|id_stage|rf|register[3][19]~DUPLICATE, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[2][19]~DUPLICATE , inst|id_stage|rf|register[2][19]~DUPLICATE, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[5][19]~DUPLICATE , inst|id_stage|rf|register[5][19]~DUPLICATE, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux12~5 , inst|id_stage|forward_db|Mux12~5, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux12~6 , inst|id_stage|forward_db|Mux12~6, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[13][19]~DUPLICATE , inst|id_stage|rf|register[13][19]~DUPLICATE, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux12~8 , inst|id_stage|forward_db|Mux12~8, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux12~9 , inst|id_stage|forward_db|Mux12~9, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux12~11 , inst|id_stage|forward_db|Mux12~11, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux12~10 , inst|id_stage|forward_db|Mux12~10, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux12~13 , inst|id_stage|forward_db|Mux12~13, ppl_cpu2, 1
instance = comp, \inst|de_reg|eb[19] , inst|de_reg|eb[19], ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|ShiftRight1~22 , inst|exe_stage|al_unit|ShiftRight1~22, ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|ShiftRight1~23 , inst|exe_stage|al_unit|ShiftRight1~23, ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|ShiftRight0~37 , inst|exe_stage|al_unit|ShiftRight0~37, ppl_cpu2, 1
instance = comp, \inst|exe_stage|ealu_value|y[10]~54 , inst|exe_stage|ealu_value|y[10]~54, ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|ShiftRight1~16 , inst|exe_stage|al_unit|ShiftRight1~16, ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|ShiftRight1~17 , inst|exe_stage|al_unit|ShiftRight1~17, ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|ShiftRight1~19 , inst|exe_stage|al_unit|ShiftRight1~19, ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|ShiftRight0~6 , inst|exe_stage|al_unit|ShiftRight0~6, ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|ShiftRight0~7 , inst|exe_stage|al_unit|ShiftRight0~7, ppl_cpu2, 1
instance = comp, \inst|exe_stage|ealu_value|y[10]~55 , inst|exe_stage|ealu_value|y[10]~55, ppl_cpu2, 1
instance = comp, \inst|exe_stage|ealu_value|y[10]~43 , inst|exe_stage|ealu_value|y[10]~43, ppl_cpu2, 1
instance = comp, \inst|exe_stage|alu_a|y[10]~9 , inst|exe_stage|alu_a|y[10]~9, ppl_cpu2, 1
instance = comp, \inst|exe_stage|ealu_value|y[10]~56 , inst|exe_stage|ealu_value|y[10]~56, ppl_cpu2, 1
instance = comp, \inst|exe_stage|ealu_value|y[10]~229 , inst|exe_stage|ealu_value|y[10]~229, ppl_cpu2, 1
instance = comp, \inst|exe_stage|ealu_value|y[10]~42 , inst|exe_stage|ealu_value|y[10]~42, ppl_cpu2, 1
instance = comp, \inst|exe_stage|ealu_value|y[10]~53 , inst|exe_stage|ealu_value|y[10]~53, ppl_cpu2, 1
instance = comp, \inst|exe_stage|ealu_value|y[10]~57 , inst|exe_stage|ealu_value|y[10]~57, ppl_cpu2, 1
instance = comp, \inst|de_reg|eimm[9] , inst|de_reg|eimm[9], ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|Add1~45 , inst|exe_stage|al_unit|Add1~45, ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|Add1~41 , inst|exe_stage|al_unit|Add1~41, ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|Add1~37 , inst|exe_stage|al_unit|Add1~37, ppl_cpu2, 1
instance = comp, \inst|exe_stage|ealu_value|y[10]~52 , inst|exe_stage|ealu_value|y[10]~52, ppl_cpu2, 1
instance = comp, \inst|exe_stage|ealu_value|y[10]~147 , inst|exe_stage|ealu_value|y[10]~147, ppl_cpu2, 1
instance = comp, \inst|em_reg|malu[10] , inst|em_reg|malu[10], ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux21~12 , inst|id_stage|forward_da|Mux21~12, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux21~10 , inst|id_stage|forward_da|Mux21~10, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux21~11 , inst|id_stage|forward_da|Mux21~11, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux21~13 , inst|id_stage|forward_da|Mux21~13, ppl_cpu2, 1
instance = comp, \inst|id_stage|Add0~29 , inst|id_stage|Add0~29, ppl_cpu2, 1
instance = comp, \inst|if_stage|nextpc|Mux21~0 , inst|if_stage|nextpc|Mux21~0, ppl_cpu2, 1
instance = comp, \inst|prog_cnt|pc[10] , inst|prog_cnt|pc[10], ppl_cpu2, 1
instance = comp, \inst|instruction_reg|dpc4[10] , inst|instruction_reg|dpc4[10], ppl_cpu2, 1
instance = comp, \inst|id_stage|Add0~25 , inst|id_stage|Add0~25, ppl_cpu2, 1
instance = comp, \inst|if_stage|nextpc|Mux20~0 , inst|if_stage|nextpc|Mux20~0, ppl_cpu2, 1
instance = comp, \inst|prog_cnt|pc[11] , inst|prog_cnt|pc[11], ppl_cpu2, 1
instance = comp, \inst|instruction_reg|dpc4[11] , inst|instruction_reg|dpc4[11], ppl_cpu2, 1
instance = comp, \inst|de_reg|epc4[11] , inst|de_reg|epc4[11], ppl_cpu2, 1
instance = comp, \inst|exe_stage|ealu_value|y[11]~44 , inst|exe_stage|ealu_value|y[11]~44, ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|ShiftRight0~36 , inst|exe_stage|al_unit|ShiftRight0~36, ppl_cpu2, 1
instance = comp, \inst|exe_stage|ealu_value|y[11]~47 , inst|exe_stage|ealu_value|y[11]~47, ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|Mux31~3 , inst|exe_stage|al_unit|Mux31~3, ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|ShiftRight1~31 , inst|exe_stage|al_unit|ShiftRight1~31, ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|ShiftRight1~34 , inst|exe_stage|al_unit|ShiftRight1~34, ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|ShiftRight0~21 , inst|exe_stage|al_unit|ShiftRight0~21, ppl_cpu2, 1
instance = comp, \inst|exe_stage|ealu_value|y[11]~48 , inst|exe_stage|ealu_value|y[11]~48, ppl_cpu2, 1
instance = comp, \inst|exe_stage|ealu_value|y[11]~49 , inst|exe_stage|ealu_value|y[11]~49, ppl_cpu2, 1
instance = comp, \inst|exe_stage|ealu_value|y[11]~50 , inst|exe_stage|ealu_value|y[11]~50, ppl_cpu2, 1
instance = comp, \inst|exe_stage|ealu_value|y[11]~233 , inst|exe_stage|ealu_value|y[11]~233, ppl_cpu2, 1
instance = comp, \inst|exe_stage|ealu_value|y[11]~51 , inst|exe_stage|ealu_value|y[11]~51, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux20~11 , inst|id_stage|forward_da|Mux20~11, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux20~12 , inst|id_stage|forward_da|Mux20~12, ppl_cpu2, 1
instance = comp, \inst|mem_stage|dmem|mem_io_dataout_mux|y[11]~7 , inst|mem_stage|dmem|mem_io_dataout_mux|y[11]~7, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux20~10 , inst|id_stage|forward_da|Mux20~10, ppl_cpu2, 1
instance = comp, \inst|mw_reg|wmo[11] , inst|mw_reg|wmo[11], ppl_cpu2, 1
instance = comp, \inst|mw_reg|walu[11] , inst|mw_reg|walu[11], ppl_cpu2, 1
instance = comp, \inst|wb_stage|y[11]~7 , inst|wb_stage|y[11]~7, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[11][11]~DUPLICATE , inst|id_stage|rf|register[11][11]~DUPLICATE, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[10][11] , inst|id_stage|rf|register[10][11], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[9][11]~feeder , inst|id_stage|rf|register[9][11]~feeder, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[9][11] , inst|id_stage|rf|register[9][11], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[8][11] , inst|id_stage|rf|register[8][11], ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux20~7 , inst|id_stage|forward_da|Mux20~7, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[23][11] , inst|id_stage|rf|register[23][11], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[31][11] , inst|id_stage|rf|register[31][11], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[19][11] , inst|id_stage|rf|register[19][11], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[27][11]~feeder , inst|id_stage|rf|register[27][11]~feeder, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[27][11] , inst|id_stage|rf|register[27][11], ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux20~3 , inst|id_stage|forward_da|Mux20~3, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[30][11] , inst|id_stage|rf|register[30][11], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[18][11] , inst|id_stage|rf|register[18][11], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[22][11] , inst|id_stage|rf|register[22][11], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[26][11] , inst|id_stage|rf|register[26][11], ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux20~2 , inst|id_stage|forward_da|Mux20~2, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[16][11] , inst|id_stage|rf|register[16][11], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[24][11] , inst|id_stage|rf|register[24][11], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[20][11] , inst|id_stage|rf|register[20][11], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[28][11] , inst|id_stage|rf|register[28][11], ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux20~0 , inst|id_stage|forward_da|Mux20~0, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[21][11] , inst|id_stage|rf|register[21][11], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[25][11] , inst|id_stage|rf|register[25][11], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[17][11] , inst|id_stage|rf|register[17][11], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[29][11] , inst|id_stage|rf|register[29][11], ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux20~1 , inst|id_stage|forward_da|Mux20~1, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux20~4 , inst|id_stage|forward_da|Mux20~4, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[13][11] , inst|id_stage|rf|register[13][11], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[12][11] , inst|id_stage|rf|register[12][11], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[14][11] , inst|id_stage|rf|register[14][11], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[15][11] , inst|id_stage|rf|register[15][11], ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux20~8 , inst|id_stage|forward_da|Mux20~8, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[2][11] , inst|id_stage|rf|register[2][11], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[3][11] , inst|id_stage|rf|register[3][11], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[1][11] , inst|id_stage|rf|register[1][11], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[5][11] , inst|id_stage|rf|register[5][11], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[7][11] , inst|id_stage|rf|register[7][11], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[6][11] , inst|id_stage|rf|register[6][11], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[4][11] , inst|id_stage|rf|register[4][11], ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux20~5 , inst|id_stage|forward_da|Mux20~5, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux20~6 , inst|id_stage|forward_da|Mux20~6, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux20~9 , inst|id_stage|forward_da|Mux20~9, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux20~13 , inst|id_stage|forward_da|Mux20~13, ppl_cpu2, 1
instance = comp, \inst|de_reg|ea[11] , inst|de_reg|ea[11], ppl_cpu2, 1
instance = comp, \inst|exe_stage|alu_a|y[11]~8 , inst|exe_stage|alu_a|y[11]~8, ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|Add1~33 , inst|exe_stage|al_unit|Add1~33, ppl_cpu2, 1
instance = comp, \inst|exe_stage|ealu_value|y[11]~41 , inst|exe_stage|ealu_value|y[11]~41, ppl_cpu2, 1
instance = comp, \inst|exe_stage|ealu_value|y[11]~146 , inst|exe_stage|ealu_value|y[11]~146, ppl_cpu2, 1
instance = comp, \inst|em_reg|malu[11] , inst|em_reg|malu[11], ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux20~12 , inst|id_stage|forward_db|Mux20~12, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux20~10 , inst|id_stage|forward_db|Mux20~10, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux20~11 , inst|id_stage|forward_db|Mux20~11, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux20~0 , inst|id_stage|forward_db|Mux20~0, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[22][11]~DUPLICATE , inst|id_stage|rf|register[22][11]~DUPLICATE, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux20~2 , inst|id_stage|forward_db|Mux20~2, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux20~1 , inst|id_stage|forward_db|Mux20~1, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux20~3 , inst|id_stage|forward_db|Mux20~3, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux20~4 , inst|id_stage|forward_db|Mux20~4, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[11][11] , inst|id_stage|rf|register[11][11], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[8][11]~DUPLICATE , inst|id_stage|rf|register[8][11]~DUPLICATE, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux20~7 , inst|id_stage|forward_db|Mux20~7, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux20~8 , inst|id_stage|forward_db|Mux20~8, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux20~5 , inst|id_stage|forward_db|Mux20~5, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux20~6 , inst|id_stage|forward_db|Mux20~6, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux20~9 , inst|id_stage|forward_db|Mux20~9, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux20~13 , inst|id_stage|forward_db|Mux20~13, ppl_cpu2, 1
instance = comp, \inst|de_reg|eb[11] , inst|de_reg|eb[11], ppl_cpu2, 1
instance = comp, \inst|exe_stage|alu_a|y[12]~14 , inst|exe_stage|alu_a|y[12]~14, ppl_cpu2, 1
instance = comp, \inst|exe_stage|ealu_value|y[12]~78 , inst|exe_stage|ealu_value|y[12]~78, ppl_cpu2, 1
instance = comp, \inst|exe_stage|ealu_value|y[12]~80 , inst|exe_stage|ealu_value|y[12]~80, ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|ShiftRight0~17 , inst|exe_stage|al_unit|ShiftRight0~17, ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|ShiftRight1~70 , inst|exe_stage|al_unit|ShiftRight1~70, ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|ShiftRight0~18 , inst|exe_stage|al_unit|ShiftRight0~18, ppl_cpu2, 1
instance = comp, \inst|exe_stage|ealu_value|y[12]~29 , inst|exe_stage|ealu_value|y[12]~29, ppl_cpu2, 1
instance = comp, \inst|exe_stage|ealu_value|y[12]~79 , inst|exe_stage|ealu_value|y[12]~79, ppl_cpu2, 1
instance = comp, \inst|exe_stage|ealu_value|y[12]~81 , inst|exe_stage|ealu_value|y[12]~81, ppl_cpu2, 1
instance = comp, \inst|exe_stage|ealu_value|y[12]~82 , inst|exe_stage|ealu_value|y[12]~82, ppl_cpu2, 1
instance = comp, \inst|exe_stage|ealu_value|y[12]~154 , inst|exe_stage|ealu_value|y[12]~154, ppl_cpu2, 1
instance = comp, \inst|em_reg|malu[12] , inst|em_reg|malu[12], ppl_cpu2, 1
instance = comp, \inst|mw_reg|walu[12] , inst|mw_reg|walu[12], ppl_cpu2, 1
instance = comp, \inst|wb_stage|y[12]~16 , inst|wb_stage|y[12]~16, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[11][12] , inst|id_stage|rf|register[11][12], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[10][12] , inst|id_stage|rf|register[10][12], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[9][12] , inst|id_stage|rf|register[9][12], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[8][12] , inst|id_stage|rf|register[8][12], ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux19~7 , inst|id_stage|forward_da|Mux19~7, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[15][12] , inst|id_stage|rf|register[15][12], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[12][12]~feeder , inst|id_stage|rf|register[12][12]~feeder, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[12][12] , inst|id_stage|rf|register[12][12], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[14][12] , inst|id_stage|rf|register[14][12], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[13][12] , inst|id_stage|rf|register[13][12], ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux19~8 , inst|id_stage|forward_da|Mux19~8, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[3][12] , inst|id_stage|rf|register[3][12], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[1][12] , inst|id_stage|rf|register[1][12], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[4][12] , inst|id_stage|rf|register[4][12], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[5][12] , inst|id_stage|rf|register[5][12], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[7][12] , inst|id_stage|rf|register[7][12], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[6][12] , inst|id_stage|rf|register[6][12], ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux19~5 , inst|id_stage|forward_da|Mux19~5, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[2][12] , inst|id_stage|rf|register[2][12], ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux19~6 , inst|id_stage|forward_da|Mux19~6, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[16][12] , inst|id_stage|rf|register[16][12], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[24][12] , inst|id_stage|rf|register[24][12], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[28][12] , inst|id_stage|rf|register[28][12], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[20][12]~feeder , inst|id_stage|rf|register[20][12]~feeder, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[20][12] , inst|id_stage|rf|register[20][12], ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux19~0 , inst|id_stage|forward_da|Mux19~0, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[25][12] , inst|id_stage|rf|register[25][12], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[17][12]~DUPLICATE , inst|id_stage|rf|register[17][12]~DUPLICATE, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[29][12] , inst|id_stage|rf|register[29][12], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[21][12] , inst|id_stage|rf|register[21][12], ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux19~1 , inst|id_stage|forward_da|Mux19~1, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[27][12] , inst|id_stage|rf|register[27][12], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[31][12] , inst|id_stage|rf|register[31][12], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[23][12] , inst|id_stage|rf|register[23][12], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[19][12]~feeder , inst|id_stage|rf|register[19][12]~feeder, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[19][12] , inst|id_stage|rf|register[19][12], ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux19~3 , inst|id_stage|forward_da|Mux19~3, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[18][12] , inst|id_stage|rf|register[18][12], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[22][12] , inst|id_stage|rf|register[22][12], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[26][12] , inst|id_stage|rf|register[26][12], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[30][12] , inst|id_stage|rf|register[30][12], ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux19~2 , inst|id_stage|forward_da|Mux19~2, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux19~4 , inst|id_stage|forward_da|Mux19~4, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux19~9 , inst|id_stage|forward_da|Mux19~9, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux19~12 , inst|id_stage|forward_da|Mux19~12, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux19~11 , inst|id_stage|forward_da|Mux19~11, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux19~13 , inst|id_stage|forward_da|Mux19~13, ppl_cpu2, 1
instance = comp, \inst|id_stage|Add0~57 , inst|id_stage|Add0~57, ppl_cpu2, 1
instance = comp, \inst|if_stage|nextpc|Mux19~0 , inst|if_stage|nextpc|Mux19~0, ppl_cpu2, 1
instance = comp, \inst|prog_cnt|pc[12] , inst|prog_cnt|pc[12], ppl_cpu2, 1
instance = comp, \inst|instruction_reg|dpc4[12] , inst|instruction_reg|dpc4[12], ppl_cpu2, 1
instance = comp, \inst|if_stage|nextpc|Mux18~0 , inst|if_stage|nextpc|Mux18~0, ppl_cpu2, 1
instance = comp, \inst|prog_cnt|pc[13] , inst|prog_cnt|pc[13], ppl_cpu2, 1
instance = comp, \inst|instruction_reg|dpc4[13] , inst|instruction_reg|dpc4[13], ppl_cpu2, 1
instance = comp, \inst|de_reg|epc4[13] , inst|de_reg|epc4[13], ppl_cpu2, 1
instance = comp, \inst|exe_stage|ealu_value|y[13]~75 , inst|exe_stage|ealu_value|y[13]~75, ppl_cpu2, 1
instance = comp, \inst|de_reg|eimm[6] , inst|de_reg|eimm[6], ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|ShiftRight1~54 , inst|exe_stage|al_unit|ShiftRight1~54, ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|ShiftRight1~55 , inst|exe_stage|al_unit|ShiftRight1~55, ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|ShiftRight1~56 , inst|exe_stage|al_unit|ShiftRight1~56, ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|ShiftRight0~15 , inst|exe_stage|al_unit|ShiftRight0~15, ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|ShiftRight0~45 , inst|exe_stage|al_unit|ShiftRight0~45, ppl_cpu2, 1
instance = comp, \inst|exe_stage|ealu_value|y[13]~76 , inst|exe_stage|ealu_value|y[13]~76, ppl_cpu2, 1
instance = comp, \inst|exe_stage|ealu_value|y[13]~77 , inst|exe_stage|ealu_value|y[13]~77, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux18~11 , inst|id_stage|forward_da|Mux18~11, ppl_cpu2, 1
instance = comp, \inst|exe_stage|ealu_value|y[13]~153 , inst|exe_stage|ealu_value|y[13]~153, ppl_cpu2, 1
instance = comp, \inst|em_reg|malu[13]~DUPLICATE , inst|em_reg|malu[13]~DUPLICATE, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux18~12 , inst|id_stage|forward_da|Mux18~12, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux18~10 , inst|id_stage|forward_da|Mux18~10, ppl_cpu2, 1
instance = comp, \inst|mw_reg|walu[13] , inst|mw_reg|walu[13], ppl_cpu2, 1
instance = comp, \inst|mem_stage|dmem|mem_io_dataout_mux|y[13]~15 , inst|mem_stage|dmem|mem_io_dataout_mux|y[13]~15, ppl_cpu2, 1
instance = comp, \inst|mw_reg|wmo[13] , inst|mw_reg|wmo[13], ppl_cpu2, 1
instance = comp, \inst|wb_stage|y[13]~15 , inst|wb_stage|y[13]~15, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[14][13] , inst|id_stage|rf|register[14][13], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[12][13] , inst|id_stage|rf|register[12][13], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[15][13]~feeder , inst|id_stage|rf|register[15][13]~feeder, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[15][13] , inst|id_stage|rf|register[15][13], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[13][13] , inst|id_stage|rf|register[13][13], ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux18~8 , inst|id_stage|forward_da|Mux18~8, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[9][13]~feeder , inst|id_stage|rf|register[9][13]~feeder, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[9][13] , inst|id_stage|rf|register[9][13], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[11][13] , inst|id_stage|rf|register[11][13], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[10][13] , inst|id_stage|rf|register[10][13], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[8][13] , inst|id_stage|rf|register[8][13], ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux18~7 , inst|id_stage|forward_da|Mux18~7, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[24][13]~feeder , inst|id_stage|rf|register[24][13]~feeder, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[24][13] , inst|id_stage|rf|register[24][13], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[20][13]~feeder , inst|id_stage|rf|register[20][13]~feeder, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[20][13]~DUPLICATE , inst|id_stage|rf|register[20][13]~DUPLICATE, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[28][13]~feeder , inst|id_stage|rf|register[28][13]~feeder, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[28][13] , inst|id_stage|rf|register[28][13], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[16][13]~feeder , inst|id_stage|rf|register[16][13]~feeder, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[16][13] , inst|id_stage|rf|register[16][13], ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux18~0 , inst|id_stage|forward_da|Mux18~0, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[21][13] , inst|id_stage|rf|register[21][13], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[17][13] , inst|id_stage|rf|register[17][13], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[25][13] , inst|id_stage|rf|register[25][13], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[29][13] , inst|id_stage|rf|register[29][13], ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux18~1 , inst|id_stage|forward_da|Mux18~1, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[27][13] , inst|id_stage|rf|register[27][13], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[23][13] , inst|id_stage|rf|register[23][13], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[19][13] , inst|id_stage|rf|register[19][13], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[31][13] , inst|id_stage|rf|register[31][13], ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux18~3 , inst|id_stage|forward_da|Mux18~3, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[18][13]~feeder , inst|id_stage|rf|register[18][13]~feeder, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[18][13] , inst|id_stage|rf|register[18][13], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[30][13] , inst|id_stage|rf|register[30][13], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[22][13] , inst|id_stage|rf|register[22][13], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[26][13]~feeder , inst|id_stage|rf|register[26][13]~feeder, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[26][13] , inst|id_stage|rf|register[26][13], ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux18~2 , inst|id_stage|forward_da|Mux18~2, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux18~4 , inst|id_stage|forward_da|Mux18~4, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[3][13] , inst|id_stage|rf|register[3][13], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[1][13]~feeder , inst|id_stage|rf|register[1][13]~feeder, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[1][13] , inst|id_stage|rf|register[1][13], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[2][13] , inst|id_stage|rf|register[2][13], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[4][13] , inst|id_stage|rf|register[4][13], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[5][13] , inst|id_stage|rf|register[5][13], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[6][13] , inst|id_stage|rf|register[6][13], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[7][13] , inst|id_stage|rf|register[7][13], ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux18~5 , inst|id_stage|forward_da|Mux18~5, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux18~6 , inst|id_stage|forward_da|Mux18~6, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux18~9 , inst|id_stage|forward_da|Mux18~9, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux18~13 , inst|id_stage|forward_da|Mux18~13, ppl_cpu2, 1
instance = comp, \inst|de_reg|ea[13] , inst|de_reg|ea[13], ppl_cpu2, 1
instance = comp, \inst|exe_stage|alu_a|y[13]~13 , inst|exe_stage|alu_a|y[13]~13, ppl_cpu2, 1
instance = comp, \inst|exe_stage|ealu_value|y[13]~74 , inst|exe_stage|ealu_value|y[13]~74, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux18~11 , inst|id_stage|forward_db|Mux18~11, ppl_cpu2, 1
instance = comp, \inst|em_reg|malu[13] , inst|em_reg|malu[13], ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux18~12 , inst|id_stage|forward_db|Mux18~12, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux18~7 , inst|id_stage|forward_db|Mux18~7, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux18~8 , inst|id_stage|forward_db|Mux18~8, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux18~3 , inst|id_stage|forward_db|Mux18~3, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[20][13] , inst|id_stage|rf|register[20][13], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[28][13]~DUPLICATE , inst|id_stage|rf|register[28][13]~DUPLICATE, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux18~0 , inst|id_stage|forward_db|Mux18~0, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[21][13]~DUPLICATE , inst|id_stage|rf|register[21][13]~DUPLICATE, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[29][13]~DUPLICATE , inst|id_stage|rf|register[29][13]~DUPLICATE, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux18~1 , inst|id_stage|forward_db|Mux18~1, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux18~2 , inst|id_stage|forward_db|Mux18~2, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux18~4 , inst|id_stage|forward_db|Mux18~4, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[3][13]~DUPLICATE , inst|id_stage|rf|register[3][13]~DUPLICATE, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux18~5 , inst|id_stage|forward_db|Mux18~5, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux18~6 , inst|id_stage|forward_db|Mux18~6, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux18~9 , inst|id_stage|forward_db|Mux18~9, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux18~10 , inst|id_stage|forward_db|Mux18~10, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux18~13 , inst|id_stage|forward_db|Mux18~13, ppl_cpu2, 1
instance = comp, \inst|de_reg|eb[13]~DUPLICATE , inst|de_reg|eb[13]~DUPLICATE, ppl_cpu2, 1
instance = comp, \inst|em_reg|mb[13] , inst|em_reg|mb[13], ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux9~18 , inst|id_stage|forward_da|Mux9~18, ppl_cpu2, 1
instance = comp, \inst|exe_stage|alu_b|y[22]~29 , inst|exe_stage|alu_b|y[22]~29, ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|ShiftLeft0~2 , inst|exe_stage|al_unit|ShiftLeft0~2, ppl_cpu2, 1
instance = comp, \inst|exe_stage|ealu_value|y[22]~143 , inst|exe_stage|ealu_value|y[22]~143, ppl_cpu2, 1
instance = comp, \inst|exe_stage|ealu_value|y[22]~144 , inst|exe_stage|ealu_value|y[22]~144, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux9~19 , inst|id_stage|forward_da|Mux9~19, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux9~20 , inst|id_stage|forward_da|Mux9~20, ppl_cpu2, 1
instance = comp, \inst|de_reg|ea[22] , inst|de_reg|ea[22], ppl_cpu2, 1
instance = comp, \inst|exe_stage|alu_a|y[22]~25 , inst|exe_stage|alu_a|y[22]~25, ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|ShiftRight0~0 , inst|exe_stage|al_unit|ShiftRight0~0, ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|ShiftRight0~2 , inst|exe_stage|al_unit|ShiftRight0~2, ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|ShiftRight1~14 , inst|exe_stage|al_unit|ShiftRight1~14, ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|ShiftRight1~11 , inst|exe_stage|al_unit|ShiftRight1~11, ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|ShiftRight1~15 , inst|exe_stage|al_unit|ShiftRight1~15, ppl_cpu2, 1
instance = comp, \inst|exe_stage|ealu_value|y[22]~142 , inst|exe_stage|ealu_value|y[22]~142, ppl_cpu2, 1
instance = comp, \inst|exe_stage|ealu_value|y[22]~173 , inst|exe_stage|ealu_value|y[22]~173, ppl_cpu2, 1
instance = comp, \inst|exe_stage|ealu_value|y[22]~169 , inst|exe_stage|ealu_value|y[22]~169, ppl_cpu2, 1
instance = comp, \inst|em_reg|malu[22] , inst|em_reg|malu[22], ppl_cpu2, 1
instance = comp, \inst|mw_reg|walu[22]~feeder , inst|mw_reg|walu[22]~feeder, ppl_cpu2, 1
instance = comp, \inst|mw_reg|walu[22] , inst|mw_reg|walu[22], ppl_cpu2, 1
instance = comp, \inst|mem_stage|dmem|mem_io_dataout_mux|y[22]~31 , inst|mem_stage|dmem|mem_io_dataout_mux|y[22]~31, ppl_cpu2, 1
instance = comp, \inst|mw_reg|wmo[22] , inst|mw_reg|wmo[22], ppl_cpu2, 1
instance = comp, \inst|wb_stage|y[22]~31 , inst|wb_stage|y[22]~31, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[15][22]~feeder , inst|id_stage|rf|register[15][22]~feeder, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[15][22] , inst|id_stage|rf|register[15][22], ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux9~8 , inst|id_stage|forward_db|Mux9~8, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[7][22]~DUPLICATE , inst|id_stage|rf|register[7][22]~DUPLICATE, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[5][22] , inst|id_stage|rf|register[5][22], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[4][22] , inst|id_stage|rf|register[4][22], ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux9~5 , inst|id_stage|forward_db|Mux9~5, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[2][22]~DUPLICATE , inst|id_stage|rf|register[2][22]~DUPLICATE, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux9~6 , inst|id_stage|forward_db|Mux9~6, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux9~7 , inst|id_stage|forward_db|Mux9~7, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux9~3 , inst|id_stage|forward_db|Mux9~3, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux9~1 , inst|id_stage|forward_db|Mux9~1, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux9~2 , inst|id_stage|forward_db|Mux9~2, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux9~0 , inst|id_stage|forward_db|Mux9~0, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux9~4 , inst|id_stage|forward_db|Mux9~4, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux9~9 , inst|id_stage|forward_db|Mux9~9, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux9~10 , inst|id_stage|forward_db|Mux9~10, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux9~11 , inst|id_stage|forward_db|Mux9~11, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux9~12 , inst|id_stage|forward_db|Mux9~12, ppl_cpu2, 1
instance = comp, \inst|de_reg|eb[22]~DUPLICATE , inst|de_reg|eb[22]~DUPLICATE, ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|ShiftRight1~9 , inst|exe_stage|al_unit|ShiftRight1~9, ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|ShiftRight1~66 , inst|exe_stage|al_unit|ShiftRight1~66, ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|ShiftRight1~67 , inst|exe_stage|al_unit|ShiftRight1~67, ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|ShiftRight1~69 , inst|exe_stage|al_unit|ShiftRight1~69, ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|ShiftRight1~65 , inst|exe_stage|al_unit|ShiftRight1~65, ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|ShiftRight0~16 , inst|exe_stage|al_unit|ShiftRight0~16, ppl_cpu2, 1
instance = comp, \inst|exe_stage|ealu_value|y[20]~90 , inst|exe_stage|ealu_value|y[20]~90, ppl_cpu2, 1
instance = comp, \inst|exe_stage|ealu_value|y[20]~213 , inst|exe_stage|ealu_value|y[20]~213, ppl_cpu2, 1
instance = comp, \inst|exe_stage|ealu_value|y[20]~156 , inst|exe_stage|ealu_value|y[20]~156, ppl_cpu2, 1
instance = comp, \inst|em_reg|malu[20] , inst|em_reg|malu[20], ppl_cpu2, 1
instance = comp, \inst|mw_reg|walu[20] , inst|mw_reg|walu[20], ppl_cpu2, 1
instance = comp, \inst|mem_stage|dmem|mem_io_dataout_mux|y[20]~18 , inst|mem_stage|dmem|mem_io_dataout_mux|y[20]~18, ppl_cpu2, 1
instance = comp, \inst|mw_reg|wmo[20] , inst|mw_reg|wmo[20], ppl_cpu2, 1
instance = comp, \inst|wb_stage|y[20]~18 , inst|wb_stage|y[20]~18, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[30][20] , inst|id_stage|rf|register[30][20], ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux11~2 , inst|id_stage|forward_da|Mux11~2, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[28][20]~DUPLICATE , inst|id_stage|rf|register[28][20]~DUPLICATE, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux11~0 , inst|id_stage|forward_da|Mux11~0, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux11~3 , inst|id_stage|forward_da|Mux11~3, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[29][20]~DUPLICATE , inst|id_stage|rf|register[29][20]~DUPLICATE, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[21][20]~DUPLICATE , inst|id_stage|rf|register[21][20]~DUPLICATE, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux11~1 , inst|id_stage|forward_da|Mux11~1, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux11~4 , inst|id_stage|forward_da|Mux11~4, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux11~8 , inst|id_stage|forward_da|Mux11~8, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[6][20] , inst|id_stage|rf|register[6][20], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[4][20]~DUPLICATE , inst|id_stage|rf|register[4][20]~DUPLICATE, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux11~5 , inst|id_stage|forward_da|Mux11~5, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux11~6 , inst|id_stage|forward_da|Mux11~6, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[11][20]~DUPLICATE , inst|id_stage|rf|register[11][20]~DUPLICATE, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[8][20]~DUPLICATE , inst|id_stage|rf|register[8][20]~DUPLICATE, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux11~7 , inst|id_stage|forward_da|Mux11~7, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux11~9 , inst|id_stage|forward_da|Mux11~9, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux11~14 , inst|id_stage|forward_db|Mux11~14, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux11~14 , inst|id_stage|forward_da|Mux11~14, ppl_cpu2, 1
instance = comp, \inst|id_stage|Equal0~26 , inst|id_stage|Equal0~26, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux10~14 , inst|id_stage|forward_db|Mux10~14, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux10~14 , inst|id_stage|forward_da|Mux10~14, ppl_cpu2, 1
instance = comp, \inst|id_stage|Equal0~27 , inst|id_stage|Equal0~27, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux24~10 , inst|id_stage|forward_da|Mux24~10, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux24~11 , inst|id_stage|forward_da|Mux24~11, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux24~14 , inst|id_stage|forward_da|Mux24~14, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux24~14 , inst|id_stage|forward_db|Mux24~14, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux24~2 , inst|id_stage|forward_da|Mux24~2, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux24~0 , inst|id_stage|forward_da|Mux24~0, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[17][7] , inst|id_stage|rf|register[17][7], ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux24~1 , inst|id_stage|forward_da|Mux24~1, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux24~3 , inst|id_stage|forward_da|Mux24~3, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux24~4 , inst|id_stage|forward_da|Mux24~4, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux24~7 , inst|id_stage|forward_da|Mux24~7, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux24~8 , inst|id_stage|forward_da|Mux24~8, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[3][7]~DUPLICATE , inst|id_stage|rf|register[3][7]~DUPLICATE, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[1][7] , inst|id_stage|rf|register[1][7], ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux24~5 , inst|id_stage|forward_da|Mux24~5, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux24~6 , inst|id_stage|forward_da|Mux24~6, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux24~9 , inst|id_stage|forward_da|Mux24~9, ppl_cpu2, 1
instance = comp, \inst|id_stage|Equal0~25 , inst|id_stage|Equal0~25, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux25~10 , inst|id_stage|forward_da|Mux25~10, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux25~11 , inst|id_stage|forward_da|Mux25~11, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux25~14 , inst|id_stage|forward_da|Mux25~14, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux25~12 , inst|id_stage|forward_db|Mux25~12, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux25~14 , inst|id_stage|forward_db|Mux25~14, ppl_cpu2, 1
instance = comp, \inst|id_stage|Equal0~24 , inst|id_stage|Equal0~24, ppl_cpu2, 1
instance = comp, \inst|id_stage|Equal0~28 , inst|id_stage|Equal0~28, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux2~12 , inst|id_stage|forward_db|Mux2~12, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux2~12 , inst|id_stage|forward_da|Mux2~12, ppl_cpu2, 1
instance = comp, \inst|id_stage|Equal0~17 , inst|id_stage|Equal0~17, ppl_cpu2, 1
instance = comp, \inst|id_stage|Equal0~23 , inst|id_stage|Equal0~23, ppl_cpu2, 1
instance = comp, \inst|mem_stage|dmem|mem_io_dataout_mux|y[31]~22 , inst|mem_stage|dmem|mem_io_dataout_mux|y[31]~22, ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|Mux0~5 , inst|exe_stage|al_unit|Mux0~5, ppl_cpu2, 1
instance = comp, \inst|de_reg|ea[31] , inst|de_reg|ea[31], ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|ShiftLeft0~64 , inst|exe_stage|al_unit|ShiftLeft0~64, ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|ShiftLeft0~65 , inst|exe_stage|al_unit|ShiftLeft0~65, ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|ShiftLeft0~66 , inst|exe_stage|al_unit|ShiftLeft0~66, ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|Mux0~3 , inst|exe_stage|al_unit|Mux0~3, ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|Add1~89 , inst|exe_stage|al_unit|Add1~89, ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|Mux0~2 , inst|exe_stage|al_unit|Mux0~2, ppl_cpu2, 1
instance = comp, \inst|de_reg|ealuc[1] , inst|de_reg|ealuc[1], ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|Add0~89 , inst|exe_stage|al_unit|Add0~89, ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|Mux0~1 , inst|exe_stage|al_unit|Mux0~1, ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|Mux0~4 , inst|exe_stage|al_unit|Mux0~4, ppl_cpu2, 1
instance = comp, \inst|id_stage|Add0~81 , inst|id_stage|Add0~81, ppl_cpu2, 1
instance = comp, \inst|if_stage|nextpc|Mux0~0 , inst|if_stage|nextpc|Mux0~0, ppl_cpu2, 1
instance = comp, \inst|prog_cnt|pc[31] , inst|prog_cnt|pc[31], ppl_cpu2, 1
instance = comp, \inst|if_stage|Add0~81 , inst|if_stage|Add0~81, ppl_cpu2, 1
instance = comp, \inst|instruction_reg|dpc4[31] , inst|instruction_reg|dpc4[31], ppl_cpu2, 1
instance = comp, \inst|de_reg|epc4[31] , inst|de_reg|epc4[31], ppl_cpu2, 1
instance = comp, \inst|exe_stage|Add0~81 , inst|exe_stage|Add0~81, ppl_cpu2, 1
instance = comp, \inst|exe_stage|ealu_value|y[31]~160 , inst|exe_stage|ealu_value|y[31]~160, ppl_cpu2, 1
instance = comp, \inst|em_reg|malu[31]~DUPLICATE , inst|em_reg|malu[31]~DUPLICATE, ppl_cpu2, 1
instance = comp, \inst|mw_reg|walu[31] , inst|mw_reg|walu[31], ppl_cpu2, 1
instance = comp, \inst|mw_reg|wmo[31] , inst|mw_reg|wmo[31], ppl_cpu2, 1
instance = comp, \inst|wb_stage|y[31]~22 , inst|wb_stage|y[31]~22, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[13][31] , inst|id_stage|rf|register[13][31], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[15][31] , inst|id_stage|rf|register[15][31], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[14][31] , inst|id_stage|rf|register[14][31], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[12][31] , inst|id_stage|rf|register[12][31], ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux0~8 , inst|id_stage|forward_da|Mux0~8, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[11][31] , inst|id_stage|rf|register[11][31], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[10][31] , inst|id_stage|rf|register[10][31], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[8][31] , inst|id_stage|rf|register[8][31], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[9][31] , inst|id_stage|rf|register[9][31], ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux0~7 , inst|id_stage|forward_da|Mux0~7, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[20][31] , inst|id_stage|rf|register[20][31], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[28][31] , inst|id_stage|rf|register[28][31], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[16][31] , inst|id_stage|rf|register[16][31], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[24][31] , inst|id_stage|rf|register[24][31], ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux0~0 , inst|id_stage|forward_da|Mux0~0, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[17][31]~feeder , inst|id_stage|rf|register[17][31]~feeder, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[17][31] , inst|id_stage|rf|register[17][31], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[25][31]~feeder , inst|id_stage|rf|register[25][31]~feeder, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[25][31] , inst|id_stage|rf|register[25][31], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[21][31]~feeder , inst|id_stage|rf|register[21][31]~feeder, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[21][31] , inst|id_stage|rf|register[21][31], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[29][31] , inst|id_stage|rf|register[29][31], ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux0~1 , inst|id_stage|forward_da|Mux0~1, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[23][31] , inst|id_stage|rf|register[23][31], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[27][31] , inst|id_stage|rf|register[27][31], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[19][31]~feeder , inst|id_stage|rf|register[19][31]~feeder, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[19][31] , inst|id_stage|rf|register[19][31], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[31][31] , inst|id_stage|rf|register[31][31], ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux0~3 , inst|id_stage|forward_da|Mux0~3, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[18][31]~feeder , inst|id_stage|rf|register[18][31]~feeder, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[18][31] , inst|id_stage|rf|register[18][31], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[22][31] , inst|id_stage|rf|register[22][31], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[30][31] , inst|id_stage|rf|register[30][31], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[26][31] , inst|id_stage|rf|register[26][31], ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux0~2 , inst|id_stage|forward_da|Mux0~2, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux0~4 , inst|id_stage|forward_da|Mux0~4, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[3][31] , inst|id_stage|rf|register[3][31], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[1][31] , inst|id_stage|rf|register[1][31], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[5][31] , inst|id_stage|rf|register[5][31], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[6][31]~feeder , inst|id_stage|rf|register[6][31]~feeder, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[6][31] , inst|id_stage|rf|register[6][31], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[4][31] , inst|id_stage|rf|register[4][31], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[7][31]~feeder , inst|id_stage|rf|register[7][31]~feeder, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[7][31] , inst|id_stage|rf|register[7][31], ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux0~5 , inst|id_stage|forward_da|Mux0~5, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[2][31] , inst|id_stage|rf|register[2][31], ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux0~6 , inst|id_stage|forward_da|Mux0~6, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux0~9 , inst|id_stage|forward_da|Mux0~9, ppl_cpu2, 1
instance = comp, \inst|em_reg|malu[31] , inst|em_reg|malu[31], ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux0~10 , inst|id_stage|forward_da|Mux0~10, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux0~11 , inst|id_stage|forward_da|Mux0~11, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux16~12 , inst|id_stage|forward_db|Mux16~12, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux16~12 , inst|id_stage|forward_da|Mux16~12, ppl_cpu2, 1
instance = comp, \inst|id_stage|Equal0~18 , inst|id_stage|Equal0~18, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux6~7 , inst|id_stage|forward_da|Mux6~7, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux6~3 , inst|id_stage|forward_da|Mux6~3, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux6~0 , inst|id_stage|forward_da|Mux6~0, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux6~2 , inst|id_stage|forward_da|Mux6~2, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux6~1 , inst|id_stage|forward_da|Mux6~1, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux6~4 , inst|id_stage|forward_da|Mux6~4, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[3][25] , inst|id_stage|rf|register[3][25], ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux6~5 , inst|id_stage|forward_da|Mux6~5, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux6~6 , inst|id_stage|forward_da|Mux6~6, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux6~8 , inst|id_stage|forward_da|Mux6~8, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux6~9 , inst|id_stage|forward_da|Mux6~9, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux6~14 , inst|id_stage|forward_db|Mux6~14, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux6~12 , inst|id_stage|forward_da|Mux6~12, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux6~10 , inst|id_stage|forward_da|Mux6~10, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux6~14 , inst|id_stage|forward_da|Mux6~14, ppl_cpu2, 1
instance = comp, \inst|id_stage|Equal0~21 , inst|id_stage|Equal0~21, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux8~14 , inst|id_stage|forward_da|Mux8~14, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux8~14 , inst|id_stage|forward_db|Mux8~14, ppl_cpu2, 1
instance = comp, \inst|id_stage|Equal0~19 , inst|id_stage|Equal0~19, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux7~14 , inst|id_stage|forward_da|Mux7~14, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux7~14 , inst|id_stage|forward_db|Mux7~14, ppl_cpu2, 1
instance = comp, \inst|id_stage|Equal0~20 , inst|id_stage|Equal0~20, ppl_cpu2, 1
instance = comp, \inst|id_stage|Equal0~22 , inst|id_stage|Equal0~22, ppl_cpu2, 1
instance = comp, \inst|id_stage|Equal0~29 , inst|id_stage|Equal0~29, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux30~12 , inst|id_stage|forward_da|Mux30~12, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux30~10 , inst|id_stage|forward_db|Mux30~10, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux30~12 , inst|id_stage|forward_db|Mux30~12, ppl_cpu2, 1
instance = comp, \inst|id_stage|Equal0~1 , inst|id_stage|Equal0~1, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux29~12 , inst|id_stage|forward_db|Mux29~12, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux29~10 , inst|id_stage|forward_db|Mux29~10, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[14][2] , inst|id_stage|rf|register[14][2], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[15][2] , inst|id_stage|rf|register[15][2], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[12][2]~feeder , inst|id_stage|rf|register[12][2]~feeder, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[12][2] , inst|id_stage|rf|register[12][2], ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux29~8 , inst|id_stage|forward_da|Mux29~8, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[3][2] , inst|id_stage|rf|register[3][2], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[2][2]~DUPLICATE , inst|id_stage|rf|register[2][2]~DUPLICATE, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[6][2] , inst|id_stage|rf|register[6][2], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[5][2] , inst|id_stage|rf|register[5][2], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[4][2] , inst|id_stage|rf|register[4][2], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[7][2] , inst|id_stage|rf|register[7][2], ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux29~5 , inst|id_stage|forward_da|Mux29~5, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[1][2] , inst|id_stage|rf|register[1][2], ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux29~6 , inst|id_stage|forward_da|Mux29~6, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[11][2] , inst|id_stage|rf|register[11][2], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[10][2] , inst|id_stage|rf|register[10][2], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[8][2] , inst|id_stage|rf|register[8][2], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[9][2]~feeder , inst|id_stage|rf|register[9][2]~feeder, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[9][2] , inst|id_stage|rf|register[9][2], ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux29~7 , inst|id_stage|forward_da|Mux29~7, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[27][2] , inst|id_stage|rf|register[27][2], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[19][2] , inst|id_stage|rf|register[19][2], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[23][2] , inst|id_stage|rf|register[23][2], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[31][2] , inst|id_stage|rf|register[31][2], ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux29~3 , inst|id_stage|forward_da|Mux29~3, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[25][2] , inst|id_stage|rf|register[25][2], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[17][2] , inst|id_stage|rf|register[17][2], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[29][2] , inst|id_stage|rf|register[29][2], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[21][2]~feeder , inst|id_stage|rf|register[21][2]~feeder, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[21][2] , inst|id_stage|rf|register[21][2], ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux29~1 , inst|id_stage|forward_da|Mux29~1, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[26][2] , inst|id_stage|rf|register[26][2], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[18][2] , inst|id_stage|rf|register[18][2], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[22][2] , inst|id_stage|rf|register[22][2], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[30][2] , inst|id_stage|rf|register[30][2], ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux29~2 , inst|id_stage|forward_da|Mux29~2, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[16][2] , inst|id_stage|rf|register[16][2], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[24][2] , inst|id_stage|rf|register[24][2], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[20][2]~feeder , inst|id_stage|rf|register[20][2]~feeder, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[20][2] , inst|id_stage|rf|register[20][2], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[28][2] , inst|id_stage|rf|register[28][2], ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux29~0 , inst|id_stage|forward_da|Mux29~0, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux29~4 , inst|id_stage|forward_da|Mux29~4, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux29~9 , inst|id_stage|forward_da|Mux29~9, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux29~12 , inst|id_stage|forward_da|Mux29~12, ppl_cpu2, 1
instance = comp, \inst|id_stage|Equal0~0 , inst|id_stage|Equal0~0, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux20~15 , inst|id_stage|forward_da|Mux20~15, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux20~14 , inst|id_stage|forward_db|Mux20~14, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux20~14 , inst|id_stage|forward_da|Mux20~14, ppl_cpu2, 1
instance = comp, \inst|id_stage|Equal0~12 , inst|id_stage|Equal0~12, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux28~10 , inst|id_stage|forward_da|Mux28~10, ppl_cpu2, 1
instance = comp, \inst|id_stage|Equal0~9 , inst|id_stage|Equal0~9, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[9][4] , inst|id_stage|rf|register[9][4], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[11][4] , inst|id_stage|rf|register[11][4], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[10][4] , inst|id_stage|rf|register[10][4], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[8][4] , inst|id_stage|rf|register[8][4], ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux27~7 , inst|id_stage|forward_db|Mux27~7, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[13][4]~DUPLICATE , inst|id_stage|rf|register[13][4]~DUPLICATE, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[15][4]~feeder , inst|id_stage|rf|register[15][4]~feeder, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[15][4] , inst|id_stage|rf|register[15][4], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[14][4] , inst|id_stage|rf|register[14][4], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[12][4]~feeder , inst|id_stage|rf|register[12][4]~feeder, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[12][4] , inst|id_stage|rf|register[12][4], ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux27~8 , inst|id_stage|forward_db|Mux27~8, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[16][4] , inst|id_stage|rf|register[16][4], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[24][4] , inst|id_stage|rf|register[24][4], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[28][4] , inst|id_stage|rf|register[28][4], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[20][4] , inst|id_stage|rf|register[20][4], ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux27~0 , inst|id_stage|forward_db|Mux27~0, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[26][4]~feeder , inst|id_stage|rf|register[26][4]~feeder, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[26][4] , inst|id_stage|rf|register[26][4], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[22][4] , inst|id_stage|rf|register[22][4], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[18][4]~feeder , inst|id_stage|rf|register[18][4]~feeder, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[18][4] , inst|id_stage|rf|register[18][4], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[30][4] , inst|id_stage|rf|register[30][4], ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux27~2 , inst|id_stage|forward_db|Mux27~2, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[23][4] , inst|id_stage|rf|register[23][4], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[27][4] , inst|id_stage|rf|register[27][4], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[19][4] , inst|id_stage|rf|register[19][4], ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux27~3 , inst|id_stage|forward_db|Mux27~3, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[29][4] , inst|id_stage|rf|register[29][4], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[21][4]~feeder , inst|id_stage|rf|register[21][4]~feeder, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[21][4] , inst|id_stage|rf|register[21][4], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[25][4] , inst|id_stage|rf|register[25][4], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[17][4]~DUPLICATE , inst|id_stage|rf|register[17][4]~DUPLICATE, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux27~1 , inst|id_stage|forward_db|Mux27~1, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux27~4 , inst|id_stage|forward_db|Mux27~4, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[2][4]~feeder , inst|id_stage|rf|register[2][4]~feeder, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[2][4] , inst|id_stage|rf|register[2][4], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[1][4]~feeder , inst|id_stage|rf|register[1][4]~feeder, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[1][4] , inst|id_stage|rf|register[1][4], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[3][4] , inst|id_stage|rf|register[3][4], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[5][4] , inst|id_stage|rf|register[5][4], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[7][4] , inst|id_stage|rf|register[7][4], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[4][4] , inst|id_stage|rf|register[4][4], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[6][4]~feeder , inst|id_stage|rf|register[6][4]~feeder, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[6][4] , inst|id_stage|rf|register[6][4], ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux27~5 , inst|id_stage|forward_db|Mux27~5, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux27~6 , inst|id_stage|forward_db|Mux27~6, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux27~9 , inst|id_stage|forward_db|Mux27~9, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux27~12 , inst|id_stage|forward_da|Mux27~12, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux27~10 , inst|id_stage|forward_da|Mux27~10, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux27~14 , inst|id_stage|forward_da|Mux27~14, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux27~10 , inst|id_stage|forward_db|Mux27~10, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux27~14 , inst|id_stage|forward_db|Mux27~14, ppl_cpu2, 1
instance = comp, \inst|id_stage|Equal0~10 , inst|id_stage|Equal0~10, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux13~14 , inst|id_stage|forward_da|Mux13~14, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux13~14 , inst|id_stage|forward_db|Mux13~14, ppl_cpu2, 1
instance = comp, \inst|id_stage|Equal0~13 , inst|id_stage|Equal0~13, ppl_cpu2, 1
instance = comp, \inst|mem_stage|dmem|mem_io_dataout_mux|y[5]~6 , inst|mem_stage|dmem|mem_io_dataout_mux|y[5]~6, ppl_cpu2, 1
instance = comp, \inst|mw_reg|wmo[5] , inst|mw_reg|wmo[5], ppl_cpu2, 1
instance = comp, \inst|mw_reg|walu[5] , inst|mw_reg|walu[5], ppl_cpu2, 1
instance = comp, \inst|wb_stage|y[5]~6 , inst|wb_stage|y[5]~6, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[23][5] , inst|id_stage|rf|register[23][5], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[27][5] , inst|id_stage|rf|register[27][5], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[19][5] , inst|id_stage|rf|register[19][5], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[31][5] , inst|id_stage|rf|register[31][5], ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux26~3 , inst|id_stage|forward_db|Mux26~3, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[18][5] , inst|id_stage|rf|register[18][5], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[26][5]~feeder , inst|id_stage|rf|register[26][5]~feeder, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[26][5] , inst|id_stage|rf|register[26][5], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[22][5] , inst|id_stage|rf|register[22][5], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[30][5] , inst|id_stage|rf|register[30][5], ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux26~2 , inst|id_stage|forward_db|Mux26~2, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[29][5] , inst|id_stage|rf|register[29][5], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[17][5] , inst|id_stage|rf|register[17][5], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[25][5] , inst|id_stage|rf|register[25][5], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[21][5]~feeder , inst|id_stage|rf|register[21][5]~feeder, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[21][5] , inst|id_stage|rf|register[21][5], ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux26~1 , inst|id_stage|forward_db|Mux26~1, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[24][5] , inst|id_stage|rf|register[24][5], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[16][5] , inst|id_stage|rf|register[16][5], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[20][5] , inst|id_stage|rf|register[20][5], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[28][5] , inst|id_stage|rf|register[28][5], ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux26~0 , inst|id_stage|forward_db|Mux26~0, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux26~4 , inst|id_stage|forward_db|Mux26~4, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[14][5] , inst|id_stage|rf|register[14][5], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[12][5] , inst|id_stage|rf|register[12][5], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[13][5] , inst|id_stage|rf|register[13][5], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[15][5] , inst|id_stage|rf|register[15][5], ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux26~8 , inst|id_stage|forward_db|Mux26~8, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[9][5] , inst|id_stage|rf|register[9][5], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[11][5] , inst|id_stage|rf|register[11][5], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[10][5] , inst|id_stage|rf|register[10][5], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[8][5] , inst|id_stage|rf|register[8][5], ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux26~7 , inst|id_stage|forward_db|Mux26~7, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[3][5] , inst|id_stage|rf|register[3][5], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[2][5] , inst|id_stage|rf|register[2][5], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[1][5] , inst|id_stage|rf|register[1][5], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[7][5] , inst|id_stage|rf|register[7][5], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[6][5]~feeder , inst|id_stage|rf|register[6][5]~feeder, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[6][5] , inst|id_stage|rf|register[6][5], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[5][5] , inst|id_stage|rf|register[5][5], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[4][5]~feeder , inst|id_stage|rf|register[4][5]~feeder, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[4][5] , inst|id_stage|rf|register[4][5], ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux26~5 , inst|id_stage|forward_db|Mux26~5, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux26~6 , inst|id_stage|forward_db|Mux26~6, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux26~9 , inst|id_stage|forward_db|Mux26~9, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux26~12 , inst|id_stage|forward_db|Mux26~12, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux26~11 , inst|id_stage|forward_db|Mux26~11, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux26~14 , inst|id_stage|forward_db|Mux26~14, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[14][5]~DUPLICATE , inst|id_stage|rf|register[14][5]~DUPLICATE, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux26~8 , inst|id_stage|forward_da|Mux26~8, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux26~7 , inst|id_stage|forward_da|Mux26~7, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux26~5 , inst|id_stage|forward_da|Mux26~5, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux26~6 , inst|id_stage|forward_da|Mux26~6, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux26~3 , inst|id_stage|forward_da|Mux26~3, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux26~2 , inst|id_stage|forward_da|Mux26~2, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux26~0 , inst|id_stage|forward_da|Mux26~0, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux26~1 , inst|id_stage|forward_da|Mux26~1, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux26~4 , inst|id_stage|forward_da|Mux26~4, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux26~9 , inst|id_stage|forward_da|Mux26~9, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux26~12 , inst|id_stage|forward_da|Mux26~12, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux26~10 , inst|id_stage|forward_da|Mux26~10, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux26~14 , inst|id_stage|forward_da|Mux26~14, ppl_cpu2, 1
instance = comp, \inst|id_stage|Equal0~11 , inst|id_stage|Equal0~11, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux12~14 , inst|id_stage|forward_db|Mux12~14, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux12~14 , inst|id_stage|forward_da|Mux12~14, ppl_cpu2, 1
instance = comp, \inst|id_stage|Equal0~14 , inst|id_stage|Equal0~14, ppl_cpu2, 1
instance = comp, \inst|id_stage|Equal0~15 , inst|id_stage|Equal0~15, ppl_cpu2, 1
instance = comp, \inst|exe_stage|ealu_value|y[10]~172 , inst|exe_stage|ealu_value|y[10]~172, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux21~15 , inst|id_stage|forward_db|Mux21~15, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux21~15 , inst|id_stage|forward_da|Mux21~15, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux21~14 , inst|id_stage|forward_db|Mux21~14, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux21~16 , inst|id_stage|forward_da|Mux21~16, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux21~14 , inst|id_stage|forward_da|Mux21~14, ppl_cpu2, 1
instance = comp, \inst|id_stage|Equal0~5 , inst|id_stage|Equal0~5, ppl_cpu2, 1
instance = comp, \inst|mem_stage|dmem|io_input_regx2|in_reg1[0] , inst|mem_stage|dmem|io_input_regx2|in_reg1[0], ppl_cpu2, 1
instance = comp, \inst|mem_stage|dmem|io_input_regx2|in_reg0[0] , inst|mem_stage|dmem|io_input_regx2|in_reg0[0], ppl_cpu2, 1
instance = comp, \inst|mem_stage|dmem|io_input_regx2|io_input_mux2x32|Selector0~0 , inst|mem_stage|dmem|io_input_regx2|io_input_mux2x32|Selector0~0, ppl_cpu2, 1
instance = comp, \inst|mem_stage|dmem|io_input_regx2|io_input_mux2x32|y[0] , inst|mem_stage|dmem|io_input_regx2|io_input_mux2x32|y[0], ppl_cpu2, 1
instance = comp, \inst|em_reg|malu[0]~DUPLICATE , inst|em_reg|malu[0]~DUPLICATE, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux31~13 , inst|id_stage|forward_db|Mux31~13, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux31~12 , inst|id_stage|forward_db|Mux31~12, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux31~13 , inst|id_stage|forward_da|Mux31~13, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux31~12 , inst|id_stage|forward_da|Mux31~12, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[9][0]~feeder , inst|id_stage|rf|register[9][0]~feeder, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[9][0] , inst|id_stage|rf|register[9][0], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[10][0] , inst|id_stage|rf|register[10][0], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[8][0]~feeder , inst|id_stage|rf|register[8][0]~feeder, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[8][0] , inst|id_stage|rf|register[8][0], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[11][0] , inst|id_stage|rf|register[11][0], ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux31~7 , inst|id_stage|forward_da|Mux31~7, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[14][0] , inst|id_stage|rf|register[14][0], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[13][0]~DUPLICATE , inst|id_stage|rf|register[13][0]~DUPLICATE, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[12][0]~feeder , inst|id_stage|rf|register[12][0]~feeder, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[12][0] , inst|id_stage|rf|register[12][0], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[15][0] , inst|id_stage|rf|register[15][0], ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux31~8 , inst|id_stage|forward_da|Mux31~8, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[17][0]~feeder , inst|id_stage|rf|register[17][0]~feeder, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[17][0] , inst|id_stage|rf|register[17][0], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[29][0] , inst|id_stage|rf|register[29][0], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[25][0] , inst|id_stage|rf|register[25][0], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[21][0] , inst|id_stage|rf|register[21][0], ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux31~1 , inst|id_stage|forward_da|Mux31~1, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[27][0]~feeder , inst|id_stage|rf|register[27][0]~feeder, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[27][0] , inst|id_stage|rf|register[27][0], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[31][0]~DUPLICATE , inst|id_stage|rf|register[31][0]~DUPLICATE, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[19][0] , inst|id_stage|rf|register[19][0], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[23][0] , inst|id_stage|rf|register[23][0], ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux31~3 , inst|id_stage|forward_da|Mux31~3, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[22][0] , inst|id_stage|rf|register[22][0], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[18][0]~feeder , inst|id_stage|rf|register[18][0]~feeder, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[18][0] , inst|id_stage|rf|register[18][0], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[30][0] , inst|id_stage|rf|register[30][0], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[26][0] , inst|id_stage|rf|register[26][0], ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux31~2 , inst|id_stage|forward_da|Mux31~2, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[28][0] , inst|id_stage|rf|register[28][0], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[24][0] , inst|id_stage|rf|register[24][0], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[16][0] , inst|id_stage|rf|register[16][0], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[20][0]~feeder , inst|id_stage|rf|register[20][0]~feeder, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[20][0] , inst|id_stage|rf|register[20][0], ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux31~0 , inst|id_stage|forward_da|Mux31~0, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux31~4 , inst|id_stage|forward_da|Mux31~4, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[1][0] , inst|id_stage|rf|register[1][0], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[3][0]~feeder , inst|id_stage|rf|register[3][0]~feeder, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[3][0] , inst|id_stage|rf|register[3][0], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[5][0] , inst|id_stage|rf|register[5][0], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[7][0]~feeder , inst|id_stage|rf|register[7][0]~feeder, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[7][0] , inst|id_stage|rf|register[7][0], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[6][0]~feeder , inst|id_stage|rf|register[6][0]~feeder, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[6][0]~DUPLICATE , inst|id_stage|rf|register[6][0]~DUPLICATE, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[4][0] , inst|id_stage|rf|register[4][0], ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux31~5 , inst|id_stage|forward_da|Mux31~5, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux31~6 , inst|id_stage|forward_da|Mux31~6, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux31~9 , inst|id_stage|forward_da|Mux31~9, ppl_cpu2, 1
instance = comp, \inst|id_stage|Equal0~2 , inst|id_stage|Equal0~2, ppl_cpu2, 1
instance = comp, \inst|exe_stage|ealu_value|y[9]~171 , inst|exe_stage|ealu_value|y[9]~171, ppl_cpu2, 1
instance = comp, \inst|exe_stage|ealu_value|y[9]~58 , inst|exe_stage|ealu_value|y[9]~58, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux22~16 , inst|id_stage|forward_da|Mux22~16, ppl_cpu2, 1
instance = comp, \inst|exe_stage|ealu_value|y[9]~59 , inst|exe_stage|ealu_value|y[9]~59, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux22~15 , inst|id_stage|forward_da|Mux22~15, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux22~14 , inst|id_stage|forward_da|Mux22~14, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux22~15 , inst|id_stage|forward_db|Mux22~15, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux22~14 , inst|id_stage|forward_db|Mux22~14, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[30][9] , inst|id_stage|rf|register[30][9], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[18][9] , inst|id_stage|rf|register[18][9], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[22][9] , inst|id_stage|rf|register[22][9], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[26][9] , inst|id_stage|rf|register[26][9], ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux22~2 , inst|id_stage|forward_db|Mux22~2, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[19][9]~feeder , inst|id_stage|rf|register[19][9]~feeder, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[19][9] , inst|id_stage|rf|register[19][9], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[27][9] , inst|id_stage|rf|register[27][9], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[31][9] , inst|id_stage|rf|register[31][9], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[23][9]~DUPLICATE , inst|id_stage|rf|register[23][9]~DUPLICATE, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux22~3 , inst|id_stage|forward_db|Mux22~3, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[21][9] , inst|id_stage|rf|register[21][9], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[25][9]~feeder , inst|id_stage|rf|register[25][9]~feeder, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[25][9] , inst|id_stage|rf|register[25][9], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[17][9] , inst|id_stage|rf|register[17][9], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[29][9] , inst|id_stage|rf|register[29][9], ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux22~1 , inst|id_stage|forward_db|Mux22~1, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[16][9]~feeder , inst|id_stage|rf|register[16][9]~feeder, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[16][9] , inst|id_stage|rf|register[16][9], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[24][9]~feeder , inst|id_stage|rf|register[24][9]~feeder, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[24][9] , inst|id_stage|rf|register[24][9], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[28][9]~feeder , inst|id_stage|rf|register[28][9]~feeder, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[28][9]~DUPLICATE , inst|id_stage|rf|register[28][9]~DUPLICATE, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[20][9]~feeder , inst|id_stage|rf|register[20][9]~feeder, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[20][9] , inst|id_stage|rf|register[20][9], ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux22~0 , inst|id_stage|forward_db|Mux22~0, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux22~4 , inst|id_stage|forward_db|Mux22~4, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[2][9]~feeder , inst|id_stage|rf|register[2][9]~feeder, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[2][9] , inst|id_stage|rf|register[2][9], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[3][9] , inst|id_stage|rf|register[3][9], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[4][9]~DUPLICATE , inst|id_stage|rf|register[4][9]~DUPLICATE, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[5][9] , inst|id_stage|rf|register[5][9], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[7][9] , inst|id_stage|rf|register[7][9], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[6][9] , inst|id_stage|rf|register[6][9], ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux22~5 , inst|id_stage|forward_db|Mux22~5, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[1][9] , inst|id_stage|rf|register[1][9], ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux22~6 , inst|id_stage|forward_db|Mux22~6, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[15][9]~feeder , inst|id_stage|rf|register[15][9]~feeder, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[15][9] , inst|id_stage|rf|register[15][9], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[14][9] , inst|id_stage|rf|register[14][9], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[13][9] , inst|id_stage|rf|register[13][9], ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux22~8 , inst|id_stage|forward_db|Mux22~8, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[9][9] , inst|id_stage|rf|register[9][9], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[8][9] , inst|id_stage|rf|register[8][9], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[11][9] , inst|id_stage|rf|register[11][9], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[10][9] , inst|id_stage|rf|register[10][9], ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux22~7 , inst|id_stage|forward_db|Mux22~7, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux22~9 , inst|id_stage|forward_db|Mux22~9, ppl_cpu2, 1
instance = comp, \inst|id_stage|Equal0~4 , inst|id_stage|Equal0~4, ppl_cpu2, 1
instance = comp, \inst|mem_stage|dmem|mem_io_dataout_mux|y[8]~10 , inst|mem_stage|dmem|mem_io_dataout_mux|y[8]~10, ppl_cpu2, 1
instance = comp, \inst|mw_reg|wmo[8] , inst|mw_reg|wmo[8], ppl_cpu2, 1
instance = comp, \inst|mw_reg|walu[8] , inst|mw_reg|walu[8], ppl_cpu2, 1
instance = comp, \inst|wb_stage|y[8]~10 , inst|wb_stage|y[8]~10, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[13][8] , inst|id_stage|rf|register[13][8], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[12][8]~feeder , inst|id_stage|rf|register[12][8]~feeder, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[12][8] , inst|id_stage|rf|register[12][8], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[14][8]~DUPLICATE , inst|id_stage|rf|register[14][8]~DUPLICATE, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[15][8] , inst|id_stage|rf|register[15][8], ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux23~8 , inst|id_stage|forward_da|Mux23~8, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[3][8] , inst|id_stage|rf|register[3][8], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[2][8] , inst|id_stage|rf|register[2][8], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[1][8] , inst|id_stage|rf|register[1][8], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[4][8] , inst|id_stage|rf|register[4][8], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[6][8] , inst|id_stage|rf|register[6][8], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[5][8] , inst|id_stage|rf|register[5][8], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[7][8]~DUPLICATE , inst|id_stage|rf|register[7][8]~DUPLICATE, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux23~5 , inst|id_stage|forward_da|Mux23~5, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux23~6 , inst|id_stage|forward_da|Mux23~6, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[19][8] , inst|id_stage|rf|register[19][8], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[23][8] , inst|id_stage|rf|register[23][8], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[31][8] , inst|id_stage|rf|register[31][8], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[27][8] , inst|id_stage|rf|register[27][8], ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux23~3 , inst|id_stage|forward_da|Mux23~3, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[28][8] , inst|id_stage|rf|register[28][8], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[20][8] , inst|id_stage|rf|register[20][8], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[16][8] , inst|id_stage|rf|register[16][8], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[24][8] , inst|id_stage|rf|register[24][8], ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux23~0 , inst|id_stage|forward_da|Mux23~0, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[21][8]~feeder , inst|id_stage|rf|register[21][8]~feeder, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[21][8] , inst|id_stage|rf|register[21][8], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[17][8]~feeder , inst|id_stage|rf|register[17][8]~feeder, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[17][8] , inst|id_stage|rf|register[17][8], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[29][8] , inst|id_stage|rf|register[29][8], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[25][8] , inst|id_stage|rf|register[25][8], ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux23~1 , inst|id_stage|forward_da|Mux23~1, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[22][8]~DUPLICATE , inst|id_stage|rf|register[22][8]~DUPLICATE, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[30][8] , inst|id_stage|rf|register[30][8], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[18][8]~feeder , inst|id_stage|rf|register[18][8]~feeder, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[18][8] , inst|id_stage|rf|register[18][8], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[26][8] , inst|id_stage|rf|register[26][8], ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux23~2 , inst|id_stage|forward_da|Mux23~2, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux23~4 , inst|id_stage|forward_da|Mux23~4, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[9][8]~feeder , inst|id_stage|rf|register[9][8]~feeder, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[9][8] , inst|id_stage|rf|register[9][8], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[11][8] , inst|id_stage|rf|register[11][8], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[10][8] , inst|id_stage|rf|register[10][8], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[8][8] , inst|id_stage|rf|register[8][8], ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux23~7 , inst|id_stage|forward_da|Mux23~7, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux23~9 , inst|id_stage|forward_da|Mux23~9, ppl_cpu2, 1
instance = comp, \inst|exe_stage|ealu_value|y[8]~65 , inst|exe_stage|ealu_value|y[8]~65, ppl_cpu2, 1
instance = comp, \inst|exe_stage|ealu_value|y[8]~66 , inst|exe_stage|ealu_value|y[8]~66, ppl_cpu2, 1
instance = comp, \inst|exe_stage|ealu_value|y[8]~67 , inst|exe_stage|ealu_value|y[8]~67, ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|ShiftRight1~63 , inst|exe_stage|al_unit|ShiftRight1~63, ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|ShiftRight0~27 , inst|exe_stage|al_unit|ShiftRight0~27, ppl_cpu2, 1
instance = comp, \inst|exe_stage|ealu_value|y[8]~68 , inst|exe_stage|ealu_value|y[8]~68, ppl_cpu2, 1
instance = comp, \inst|exe_stage|ealu_value|y[8]~221 , inst|exe_stage|ealu_value|y[8]~221, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux23~15 , inst|id_stage|forward_da|Mux23~15, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux23~15 , inst|id_stage|forward_db|Mux23~15, ppl_cpu2, 1
instance = comp, \inst|exe_stage|ealu_value|y[8]~170 , inst|exe_stage|ealu_value|y[8]~170, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux23~14 , inst|id_stage|forward_db|Mux23~14, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[7][8] , inst|id_stage|rf|register[7][8], ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux23~5 , inst|id_stage|forward_db|Mux23~5, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux23~6 , inst|id_stage|forward_db|Mux23~6, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux23~7 , inst|id_stage|forward_db|Mux23~7, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[14][8] , inst|id_stage|rf|register[14][8], ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux23~8 , inst|id_stage|forward_db|Mux23~8, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux23~1 , inst|id_stage|forward_db|Mux23~1, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux23~3 , inst|id_stage|forward_db|Mux23~3, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux23~0 , inst|id_stage|forward_db|Mux23~0, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[22][8] , inst|id_stage|rf|register[22][8], ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux23~2 , inst|id_stage|forward_db|Mux23~2, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux23~4 , inst|id_stage|forward_db|Mux23~4, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux23~9 , inst|id_stage|forward_db|Mux23~9, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux23~16 , inst|id_stage|forward_da|Mux23~16, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux23~14 , inst|id_stage|forward_da|Mux23~14, ppl_cpu2, 1
instance = comp, \inst|id_stage|Equal0~3 , inst|id_stage|Equal0~3, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[17][12] , inst|id_stage|rf|register[17][12], ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux19~1 , inst|id_stage|forward_db|Mux19~1, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux19~0 , inst|id_stage|forward_db|Mux19~0, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux19~3 , inst|id_stage|forward_db|Mux19~3, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux19~2 , inst|id_stage|forward_db|Mux19~2, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux19~4 , inst|id_stage|forward_db|Mux19~4, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux19~7 , inst|id_stage|forward_db|Mux19~7, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux19~8 , inst|id_stage|forward_db|Mux19~8, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[6][12]~DUPLICATE , inst|id_stage|rf|register[6][12]~DUPLICATE, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[5][12]~DUPLICATE , inst|id_stage|rf|register[5][12]~DUPLICATE, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux19~5 , inst|id_stage|forward_db|Mux19~5, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux19~6 , inst|id_stage|forward_db|Mux19~6, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux19~9 , inst|id_stage|forward_db|Mux19~9, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux18~15 , inst|id_stage|forward_db|Mux18~15, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux19~12 , inst|id_stage|forward_db|Mux19~12, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux19~14 , inst|id_stage|forward_db|Mux19~14, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux18~15 , inst|id_stage|forward_da|Mux18~15, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux19~14 , inst|id_stage|forward_da|Mux19~14, ppl_cpu2, 1
instance = comp, \inst|id_stage|Equal0~6 , inst|id_stage|Equal0~6, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux18~14 , inst|id_stage|forward_db|Mux18~14, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux18~14 , inst|id_stage|forward_da|Mux18~14, ppl_cpu2, 1
instance = comp, \inst|id_stage|Equal0~7 , inst|id_stage|Equal0~7, ppl_cpu2, 1
instance = comp, \inst|id_stage|Equal0~8 , inst|id_stage|Equal0~8, ppl_cpu2, 1
instance = comp, \inst|id_stage|Equal0~16 , inst|id_stage|Equal0~16, ppl_cpu2, 1
instance = comp, \inst|id_stage|control_unit|pcsource[0]~2 , inst|id_stage|control_unit|pcsource[0]~2, ppl_cpu2, 1
instance = comp, \inst|if_stage|nextpc|Mux23~0 , inst|if_stage|nextpc|Mux23~0, ppl_cpu2, 1
instance = comp, \inst|prog_cnt|pc[8] , inst|prog_cnt|pc[8], ppl_cpu2, 1
instance = comp, \inst|instruction_reg|dpc4[8] , inst|instruction_reg|dpc4[8], ppl_cpu2, 1
instance = comp, \inst|de_reg|epc4[8] , inst|de_reg|epc4[8], ppl_cpu2, 1
instance = comp, \inst|exe_stage|ealu_value|y[8]~69 , inst|exe_stage|ealu_value|y[8]~69, ppl_cpu2, 1
instance = comp, \inst|exe_stage|ealu_value|y[8]~149 , inst|exe_stage|ealu_value|y[8]~149, ppl_cpu2, 1
instance = comp, \inst|em_reg|malu[8] , inst|em_reg|malu[8], ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux23~12 , inst|id_stage|forward_da|Mux23~12, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux23~11 , inst|id_stage|forward_da|Mux23~11, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux23~10 , inst|id_stage|forward_da|Mux23~10, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux23~13 , inst|id_stage|forward_da|Mux23~13, ppl_cpu2, 1
instance = comp, \inst|de_reg|ea[8] , inst|de_reg|ea[8], ppl_cpu2, 1
instance = comp, \inst|exe_stage|alu_a|y[8]~11 , inst|exe_stage|alu_a|y[8]~11, ppl_cpu2, 1
instance = comp, \inst|exe_stage|ealu_value|y[8]~64 , inst|exe_stage|ealu_value|y[8]~64, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux23~11 , inst|id_stage|forward_db|Mux23~11, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux23~12 , inst|id_stage|forward_db|Mux23~12, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux23~10 , inst|id_stage|forward_db|Mux23~10, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux23~13 , inst|id_stage|forward_db|Mux23~13, ppl_cpu2, 1
instance = comp, \inst|de_reg|eb[8] , inst|de_reg|eb[8], ppl_cpu2, 1
instance = comp, \inst|exe_stage|alu_b|y[8]~8 , inst|exe_stage|alu_b|y[8]~8, ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|ShiftRight1~46 , inst|exe_stage|al_unit|ShiftRight1~46, ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|ShiftLeft0~24 , inst|exe_stage|al_unit|ShiftLeft0~24, ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|ShiftRight1~47 , inst|exe_stage|al_unit|ShiftRight1~47, ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|ShiftRight0~34 , inst|exe_stage|al_unit|ShiftRight0~34, ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|ShiftRight0~33 , inst|exe_stage|al_unit|ShiftRight0~33, ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|ShiftRight0~35 , inst|exe_stage|al_unit|ShiftRight0~35, ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|ShiftLeft0~10 , inst|exe_stage|al_unit|ShiftLeft0~10, ppl_cpu2, 1
instance = comp, \inst|exe_stage|ealu_value|y[1]~14 , inst|exe_stage|ealu_value|y[1]~14, ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|ShiftLeft0~23 , inst|exe_stage|al_unit|ShiftLeft0~23, ppl_cpu2, 1
instance = comp, \inst|exe_stage|ealu_value|y[1]~241 , inst|exe_stage|ealu_value|y[1]~241, ppl_cpu2, 1
instance = comp, \inst|exe_stage|ealu_value|y[1]~39 , inst|exe_stage|ealu_value|y[1]~39, ppl_cpu2, 1
instance = comp, \inst|exe_stage|ealu_value|y[1]~40 , inst|exe_stage|ealu_value|y[1]~40, ppl_cpu2, 1
instance = comp, \inst|exe_stage|ealu_value|y[1]~17 , inst|exe_stage|ealu_value|y[1]~17, ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|Add1~130 , inst|exe_stage|al_unit|Add1~130, ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|Add1~25 , inst|exe_stage|al_unit|Add1~25, ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|Add1~29 , inst|exe_stage|al_unit|Add1~29, ppl_cpu2, 1
instance = comp, \inst|exe_stage|ealu_value|y[1]~38 , inst|exe_stage|ealu_value|y[1]~38, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux1~20 , inst|id_stage|forward_db|Mux1~20, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux1~12 , inst|id_stage|forward_da|Mux1~12, ppl_cpu2, 1
instance = comp, \inst|id_stage|Equal0~30 , inst|id_stage|Equal0~30, ppl_cpu2, 1
instance = comp, \inst|id_stage|control_unit|pcsource[0]~4 , inst|id_stage|control_unit|pcsource[0]~4, ppl_cpu2, 1
instance = comp, \inst|id_stage|Equal0~36 , inst|id_stage|Equal0~36, ppl_cpu2, 1
instance = comp, \inst|id_stage|Equal0~37 , inst|id_stage|Equal0~37, ppl_cpu2, 1
instance = comp, \inst|id_stage|Equal0~33 , inst|id_stage|Equal0~33, ppl_cpu2, 1
instance = comp, \inst|id_stage|Equal0~34 , inst|id_stage|Equal0~34, ppl_cpu2, 1
instance = comp, \inst|id_stage|Equal0~35 , inst|id_stage|Equal0~35, ppl_cpu2, 1
instance = comp, \inst|id_stage|Equal0~31 , inst|id_stage|Equal0~31, ppl_cpu2, 1
instance = comp, \inst|id_stage|Equal0~32 , inst|id_stage|Equal0~32, ppl_cpu2, 1
instance = comp, \inst|id_stage|control_unit|pcsource[0]~5 , inst|id_stage|control_unit|pcsource[0]~5, ppl_cpu2, 1
instance = comp, \inst|if_stage|nextpc|Mux30~0 , inst|if_stage|nextpc|Mux30~0, ppl_cpu2, 1
instance = comp, \inst|prog_cnt|pc[1]~0 , inst|prog_cnt|pc[1]~0, ppl_cpu2, 1
instance = comp, \inst|prog_cnt|pc[1] , inst|prog_cnt|pc[1], ppl_cpu2, 1
instance = comp, \inst|instruction_reg|dpc4[1] , inst|instruction_reg|dpc4[1], ppl_cpu2, 1
instance = comp, \inst|de_reg|epc4[1]~feeder , inst|de_reg|epc4[1]~feeder, ppl_cpu2, 1
instance = comp, \inst|de_reg|epc4[1] , inst|de_reg|epc4[1], ppl_cpu2, 1
instance = comp, \inst|exe_stage|ealu_value|y[1]~237 , inst|exe_stage|ealu_value|y[1]~237, ppl_cpu2, 1
instance = comp, \inst|em_reg|malu[1] , inst|em_reg|malu[1], ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux30~10 , inst|id_stage|forward_da|Mux30~10, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux30~11 , inst|id_stage|forward_da|Mux30~11, ppl_cpu2, 1
instance = comp, \inst|de_reg|ea[1] , inst|de_reg|ea[1], ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|Add1~5 , inst|exe_stage|al_unit|Add1~5, ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|Add1~21 , inst|exe_stage|al_unit|Add1~21, ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|Add1~17 , inst|exe_stage|al_unit|Add1~17, ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|Add1~13 , inst|exe_stage|al_unit|Add1~13, ppl_cpu2, 1
instance = comp, \inst|exe_stage|ealu_value|y[5]~23 , inst|exe_stage|ealu_value|y[5]~23, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux26~11 , inst|id_stage|forward_da|Mux26~11, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux26~13 , inst|id_stage|forward_da|Mux26~13, ppl_cpu2, 1
instance = comp, \inst|de_reg|ea[5] , inst|de_reg|ea[5], ppl_cpu2, 1
instance = comp, \inst|exe_stage|ealu_value|y[6]~0 , inst|exe_stage|ealu_value|y[6]~0, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux25~11 , inst|id_stage|forward_db|Mux25~11, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux25~13 , inst|id_stage|forward_db|Mux25~13, ppl_cpu2, 1
instance = comp, \inst|de_reg|eb[6] , inst|de_reg|eb[6], ppl_cpu2, 1
instance = comp, \inst|em_reg|mb[6] , inst|em_reg|mb[6], ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux26~10 , inst|id_stage|forward_db|Mux26~10, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux26~13 , inst|id_stage|forward_db|Mux26~13, ppl_cpu2, 1
instance = comp, \inst|de_reg|eb[5] , inst|de_reg|eb[5], ppl_cpu2, 1
instance = comp, \inst|em_reg|mb[5] , inst|em_reg|mb[5], ppl_cpu2, 1
instance = comp, \inst|mem_stage|dmem|mem_io_dataout_mux|y[3]~2 , inst|mem_stage|dmem|mem_io_dataout_mux|y[3]~2, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux28~10 , inst|id_stage|forward_db|Mux28~10, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux28~11 , inst|id_stage|forward_db|Mux28~11, ppl_cpu2, 1
instance = comp, \inst|de_reg|eb[3] , inst|de_reg|eb[3], ppl_cpu2, 1
instance = comp, \inst|em_reg|mb[3] , inst|em_reg|mb[3], ppl_cpu2, 1
instance = comp, \inst|mem_stage|dmem|mem_io_dataout_mux|y[2]~3 , inst|mem_stage|dmem|mem_io_dataout_mux|y[2]~3, ppl_cpu2, 1
instance = comp, \inst|mw_reg|wmo[2] , inst|mw_reg|wmo[2], ppl_cpu2, 1
instance = comp, \inst|mw_reg|walu[2] , inst|mw_reg|walu[2], ppl_cpu2, 1
instance = comp, \inst|wb_stage|y[2]~3 , inst|wb_stage|y[2]~3, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[13][2] , inst|id_stage|rf|register[13][2], ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux29~8 , inst|id_stage|forward_db|Mux29~8, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux29~1 , inst|id_stage|forward_db|Mux29~1, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux29~3 , inst|id_stage|forward_db|Mux29~3, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux29~2 , inst|id_stage|forward_db|Mux29~2, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux29~0 , inst|id_stage|forward_db|Mux29~0, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux29~4 , inst|id_stage|forward_db|Mux29~4, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux29~7 , inst|id_stage|forward_db|Mux29~7, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[2][2] , inst|id_stage|rf|register[2][2], ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux29~5 , inst|id_stage|forward_db|Mux29~5, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[3][2]~DUPLICATE , inst|id_stage|rf|register[3][2]~DUPLICATE, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux29~6 , inst|id_stage|forward_db|Mux29~6, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux29~9 , inst|id_stage|forward_db|Mux29~9, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux29~11 , inst|id_stage|forward_db|Mux29~11, ppl_cpu2, 1
instance = comp, \inst|de_reg|eb[2] , inst|de_reg|eb[2], ppl_cpu2, 1
instance = comp, \inst|em_reg|mb[2] , inst|em_reg|mb[2], ppl_cpu2, 1
instance = comp, \inst|mem_stage|dmem|mem_io_dataout_mux|y[1]~4 , inst|mem_stage|dmem|mem_io_dataout_mux|y[1]~4, ppl_cpu2, 1
instance = comp, \inst|mw_reg|wmo[1] , inst|mw_reg|wmo[1], ppl_cpu2, 1
instance = comp, \inst|mw_reg|walu[1] , inst|mw_reg|walu[1], ppl_cpu2, 1
instance = comp, \inst|wb_stage|y[1]~4 , inst|wb_stage|y[1]~4, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[13][1] , inst|id_stage|rf|register[13][1], ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux30~8 , inst|id_stage|forward_db|Mux30~8, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux30~5 , inst|id_stage|forward_db|Mux30~5, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux30~6 , inst|id_stage|forward_db|Mux30~6, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux30~7 , inst|id_stage|forward_db|Mux30~7, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux30~1 , inst|id_stage|forward_db|Mux30~1, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux30~0 , inst|id_stage|forward_db|Mux30~0, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux30~3 , inst|id_stage|forward_db|Mux30~3, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux30~2 , inst|id_stage|forward_db|Mux30~2, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux30~4 , inst|id_stage|forward_db|Mux30~4, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux30~9 , inst|id_stage|forward_db|Mux30~9, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux30~11 , inst|id_stage|forward_db|Mux30~11, ppl_cpu2, 1
instance = comp, \inst|de_reg|eb[1] , inst|de_reg|eb[1], ppl_cpu2, 1
instance = comp, \inst|em_reg|mb[1] , inst|em_reg|mb[1], ppl_cpu2, 1
instance = comp, \inst|mem_stage|dmem|mem_io_dataout_mux|y[6]~1 , inst|mem_stage|dmem|mem_io_dataout_mux|y[6]~1, ppl_cpu2, 1
instance = comp, \inst|mw_reg|wmo[6] , inst|mw_reg|wmo[6], ppl_cpu2, 1
instance = comp, \inst|mw_reg|walu[6] , inst|mw_reg|walu[6], ppl_cpu2, 1
instance = comp, \inst|wb_stage|y[6]~1 , inst|wb_stage|y[6]~1, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[14][6] , inst|id_stage|rf|register[14][6], ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux25~8 , inst|id_stage|forward_da|Mux25~8, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux25~2 , inst|id_stage|forward_da|Mux25~2, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[25][6] , inst|id_stage|rf|register[25][6], ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux25~1 , inst|id_stage|forward_da|Mux25~1, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux25~0 , inst|id_stage|forward_da|Mux25~0, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux25~3 , inst|id_stage|forward_da|Mux25~3, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux25~4 , inst|id_stage|forward_da|Mux25~4, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux25~5 , inst|id_stage|forward_da|Mux25~5, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux25~6 , inst|id_stage|forward_da|Mux25~6, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux25~7 , inst|id_stage|forward_da|Mux25~7, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux25~9 , inst|id_stage|forward_da|Mux25~9, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux25~13 , inst|id_stage|forward_da|Mux25~13, ppl_cpu2, 1
instance = comp, \inst|de_reg|ea[6] , inst|de_reg|ea[6], ppl_cpu2, 1
instance = comp, \inst|exe_stage|alu_a|y[6]~0 , inst|exe_stage|alu_a|y[6]~0, ppl_cpu2, 1
instance = comp, \inst|exe_stage|ealu_value|y[4]~5 , inst|exe_stage|ealu_value|y[4]~5, ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|ShiftRight1~0 , inst|exe_stage|al_unit|ShiftRight1~0, ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|ShiftRight1~20 , inst|exe_stage|al_unit|ShiftRight1~20, ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|ShiftRight0~3 , inst|exe_stage|al_unit|ShiftRight0~3, ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|ShiftRight1~5 , inst|exe_stage|al_unit|ShiftRight1~5, ppl_cpu2, 1
instance = comp, \inst|exe_stage|ealu_value|y[6]~3 , inst|exe_stage|ealu_value|y[6]~3, ppl_cpu2, 1
instance = comp, \inst|exe_stage|ealu_value|y[4]~6 , inst|exe_stage|ealu_value|y[4]~6, ppl_cpu2, 1
instance = comp, \inst|exe_stage|ealu_value|y[6]~7 , inst|exe_stage|ealu_value|y[6]~7, ppl_cpu2, 1
instance = comp, \inst|exe_stage|ealu_value|y[6]~8 , inst|exe_stage|ealu_value|y[6]~8, ppl_cpu2, 1
instance = comp, \inst|exe_stage|ealu_value|y[6]~9 , inst|exe_stage|ealu_value|y[6]~9, ppl_cpu2, 1
instance = comp, \inst|em_reg|malu[6] , inst|em_reg|malu[6], ppl_cpu2, 1
instance = comp, \inst|mem_stage|dmem|mem_io_dataout_mux|y[10]~8 , inst|mem_stage|dmem|mem_io_dataout_mux|y[10]~8, ppl_cpu2, 1
instance = comp, \inst|mw_reg|wmo[10]~feeder , inst|mw_reg|wmo[10]~feeder, ppl_cpu2, 1
instance = comp, \inst|mw_reg|wmo[10] , inst|mw_reg|wmo[10], ppl_cpu2, 1
instance = comp, \inst|mw_reg|walu[10] , inst|mw_reg|walu[10], ppl_cpu2, 1
instance = comp, \inst|wb_stage|y[10]~8 , inst|wb_stage|y[10]~8, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[15][10] , inst|id_stage|rf|register[15][10], ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux21~8 , inst|id_stage|forward_db|Mux21~8, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[11][10] , inst|id_stage|rf|register[11][10], ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux21~7 , inst|id_stage|forward_db|Mux21~7, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[6][10] , inst|id_stage|rf|register[6][10], ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux21~5 , inst|id_stage|forward_db|Mux21~5, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux21~6 , inst|id_stage|forward_db|Mux21~6, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux21~1 , inst|id_stage|forward_db|Mux21~1, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux21~3 , inst|id_stage|forward_db|Mux21~3, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux21~0 , inst|id_stage|forward_db|Mux21~0, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux21~2 , inst|id_stage|forward_db|Mux21~2, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux21~4 , inst|id_stage|forward_db|Mux21~4, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux21~9 , inst|id_stage|forward_db|Mux21~9, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux21~12 , inst|id_stage|forward_db|Mux21~12, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux21~11 , inst|id_stage|forward_db|Mux21~11, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux21~10 , inst|id_stage|forward_db|Mux21~10, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux21~13 , inst|id_stage|forward_db|Mux21~13, ppl_cpu2, 1
instance = comp, \inst|de_reg|eb[10]~DUPLICATE , inst|de_reg|eb[10]~DUPLICATE, ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|ShiftRight1~48 , inst|exe_stage|al_unit|ShiftRight1~48, ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|ShiftRight1~49 , inst|exe_stage|al_unit|ShiftRight1~49, ppl_cpu2, 1
instance = comp, \inst|exe_stage|ealu_value|y[5]~24 , inst|exe_stage|ealu_value|y[5]~24, ppl_cpu2, 1
instance = comp, \inst|exe_stage|ealu_value|y[5]~25 , inst|exe_stage|ealu_value|y[5]~25, ppl_cpu2, 1
instance = comp, \inst|exe_stage|ealu_value|y[5]~26 , inst|exe_stage|ealu_value|y[5]~26, ppl_cpu2, 1
instance = comp, \inst|exe_stage|ealu_value|y[5]~27 , inst|exe_stage|ealu_value|y[5]~27, ppl_cpu2, 1
instance = comp, \inst|em_reg|malu[5] , inst|em_reg|malu[5], ppl_cpu2, 1
instance = comp, \inst|mem_stage|dmem|mem_io_dataout_mux|y[4]~5 , inst|mem_stage|dmem|mem_io_dataout_mux|y[4]~5, ppl_cpu2, 1
instance = comp, \inst|mw_reg|wmo[4] , inst|mw_reg|wmo[4], ppl_cpu2, 1
instance = comp, \inst|wb_stage|y[4]~5 , inst|wb_stage|y[4]~5, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[31][4] , inst|id_stage|rf|register[31][4], ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux27~3 , inst|id_stage|forward_da|Mux27~3, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[17][4] , inst|id_stage|rf|register[17][4], ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux27~1 , inst|id_stage|forward_da|Mux27~1, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux27~0 , inst|id_stage|forward_da|Mux27~0, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux27~2 , inst|id_stage|forward_da|Mux27~2, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux27~4 , inst|id_stage|forward_da|Mux27~4, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[4][4]~DUPLICATE , inst|id_stage|rf|register[4][4]~DUPLICATE, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux27~5 , inst|id_stage|forward_da|Mux27~5, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux27~6 , inst|id_stage|forward_da|Mux27~6, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux27~7 , inst|id_stage|forward_da|Mux27~7, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[13][4] , inst|id_stage|rf|register[13][4], ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux27~8 , inst|id_stage|forward_da|Mux27~8, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux27~9 , inst|id_stage|forward_da|Mux27~9, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux27~13 , inst|id_stage|forward_da|Mux27~13, ppl_cpu2, 1
instance = comp, \inst|de_reg|ea[4] , inst|de_reg|ea[4], ppl_cpu2, 1
instance = comp, \inst|exe_stage|alu_a|y[4]~5 , inst|exe_stage|alu_a|y[4]~5, ppl_cpu2, 1
instance = comp, \inst|exe_stage|ealu_value|y[4]~28 , inst|exe_stage|ealu_value|y[4]~28, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux27~11 , inst|id_stage|forward_db|Mux27~11, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux27~13 , inst|id_stage|forward_db|Mux27~13, ppl_cpu2, 1
instance = comp, \inst|de_reg|eb[4] , inst|de_reg|eb[4], ppl_cpu2, 1
instance = comp, \inst|exe_stage|alu_b|y[4]~4 , inst|exe_stage|alu_b|y[4]~4, ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|ShiftRight1~64 , inst|exe_stage|al_unit|ShiftRight1~64, ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|ShiftRight1~60 , inst|exe_stage|al_unit|ShiftRight1~60, ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|ShiftLeft0~21 , inst|exe_stage|al_unit|ShiftLeft0~21, ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|ShiftLeft0~22 , inst|exe_stage|al_unit|ShiftLeft0~22, ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|ShiftRight1~59 , inst|exe_stage|al_unit|ShiftRight1~59, ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|ShiftRight1~61 , inst|exe_stage|al_unit|ShiftRight1~61, ppl_cpu2, 1
instance = comp, \inst|exe_stage|ealu_value|y[4]~30 , inst|exe_stage|ealu_value|y[4]~30, ppl_cpu2, 1
instance = comp, \inst|exe_stage|ealu_value|y[4]~31 , inst|exe_stage|ealu_value|y[4]~31, ppl_cpu2, 1
instance = comp, \inst|exe_stage|ealu_value|y[4]~32 , inst|exe_stage|ealu_value|y[4]~32, ppl_cpu2, 1
instance = comp, \inst|exe_stage|ealu_value|y[4]~33 , inst|exe_stage|ealu_value|y[4]~33, ppl_cpu2, 1
instance = comp, \inst|em_reg|malu[4] , inst|em_reg|malu[4], ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux19~10 , inst|id_stage|forward_db|Mux19~10, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux19~11 , inst|id_stage|forward_db|Mux19~11, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux19~13 , inst|id_stage|forward_db|Mux19~13, ppl_cpu2, 1
instance = comp, \inst|de_reg|eb[12] , inst|de_reg|eb[12], ppl_cpu2, 1
instance = comp, \inst|em_reg|mb[12] , inst|em_reg|mb[12], ppl_cpu2, 1
instance = comp, \inst|mem_stage|dmem|mem_io_dataout_mux|y[14]~14 , inst|mem_stage|dmem|mem_io_dataout_mux|y[14]~14, ppl_cpu2, 1
instance = comp, \inst|mw_reg|wmo[14] , inst|mw_reg|wmo[14], ppl_cpu2, 1
instance = comp, \inst|exe_stage|alu_a|y[14]~12 , inst|exe_stage|alu_a|y[14]~12, ppl_cpu2, 1
instance = comp, \inst|exe_stage|ealu_value|y[14]~71 , inst|exe_stage|ealu_value|y[14]~71, ppl_cpu2, 1
instance = comp, \inst|de_reg|ealuimm , inst|de_reg|ealuimm, ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|ShiftRight0~44 , inst|exe_stage|al_unit|ShiftRight0~44, ppl_cpu2, 1
instance = comp, \inst|exe_stage|ealu_value|y[14]~72 , inst|exe_stage|ealu_value|y[14]~72, ppl_cpu2, 1
instance = comp, \inst|exe_stage|ealu_value|y[14]~73 , inst|exe_stage|ealu_value|y[14]~73, ppl_cpu2, 1
instance = comp, \inst|exe_stage|ealu_value|y[14]~70 , inst|exe_stage|ealu_value|y[14]~70, ppl_cpu2, 1
instance = comp, \inst|exe_stage|ealu_value|y[14]~152 , inst|exe_stage|ealu_value|y[14]~152, ppl_cpu2, 1
instance = comp, \inst|em_reg|malu[14] , inst|em_reg|malu[14], ppl_cpu2, 1
instance = comp, \inst|mw_reg|walu[14] , inst|mw_reg|walu[14], ppl_cpu2, 1
instance = comp, \inst|wb_stage|y[14]~14 , inst|wb_stage|y[14]~14, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[2][14] , inst|id_stage|rf|register[2][14], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[6][14] , inst|id_stage|rf|register[6][14], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[5][14]~feeder , inst|id_stage|rf|register[5][14]~feeder, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[5][14] , inst|id_stage|rf|register[5][14], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[7][14]~feeder , inst|id_stage|rf|register[7][14]~feeder, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[7][14] , inst|id_stage|rf|register[7][14], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[4][14]~feeder , inst|id_stage|rf|register[4][14]~feeder, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[4][14] , inst|id_stage|rf|register[4][14], ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux17~5 , inst|id_stage|forward_da|Mux17~5, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[1][14]~feeder , inst|id_stage|rf|register[1][14]~feeder, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[1][14] , inst|id_stage|rf|register[1][14], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[3][14]~feeder , inst|id_stage|rf|register[3][14]~feeder, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[3][14]~DUPLICATE , inst|id_stage|rf|register[3][14]~DUPLICATE, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux17~6 , inst|id_stage|forward_da|Mux17~6, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[9][14] , inst|id_stage|rf|register[9][14], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[10][14] , inst|id_stage|rf|register[10][14], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[11][14] , inst|id_stage|rf|register[11][14], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[8][14] , inst|id_stage|rf|register[8][14], ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux17~7 , inst|id_stage|forward_da|Mux17~7, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[23][14] , inst|id_stage|rf|register[23][14], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[31][14] , inst|id_stage|rf|register[31][14], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[19][14] , inst|id_stage|rf|register[19][14], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[27][14] , inst|id_stage|rf|register[27][14], ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux17~3 , inst|id_stage|forward_da|Mux17~3, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[22][14] , inst|id_stage|rf|register[22][14], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[30][14] , inst|id_stage|rf|register[30][14], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[26][14] , inst|id_stage|rf|register[26][14], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[18][14] , inst|id_stage|rf|register[18][14], ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux17~2 , inst|id_stage|forward_da|Mux17~2, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[29][14] , inst|id_stage|rf|register[29][14], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[21][14] , inst|id_stage|rf|register[21][14], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[25][14] , inst|id_stage|rf|register[25][14], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[17][14] , inst|id_stage|rf|register[17][14], ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux17~1 , inst|id_stage|forward_da|Mux17~1, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[28][14] , inst|id_stage|rf|register[28][14], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[20][14] , inst|id_stage|rf|register[20][14], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[24][14] , inst|id_stage|rf|register[24][14], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[16][14] , inst|id_stage|rf|register[16][14], ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux17~0 , inst|id_stage|forward_da|Mux17~0, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux17~4 , inst|id_stage|forward_da|Mux17~4, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[13][14]~feeder , inst|id_stage|rf|register[13][14]~feeder, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[13][14] , inst|id_stage|rf|register[13][14], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[14][14]~feeder , inst|id_stage|rf|register[14][14]~feeder, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[14][14] , inst|id_stage|rf|register[14][14], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[12][14] , inst|id_stage|rf|register[12][14], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[15][14]~feeder , inst|id_stage|rf|register[15][14]~feeder, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[15][14] , inst|id_stage|rf|register[15][14], ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux17~8 , inst|id_stage|forward_da|Mux17~8, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux17~9 , inst|id_stage|forward_da|Mux17~9, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux17~11 , inst|id_stage|forward_da|Mux17~11, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux17~10 , inst|id_stage|forward_da|Mux17~10, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux17~12 , inst|id_stage|forward_da|Mux17~12, ppl_cpu2, 1
instance = comp, \inst|if_stage|nextpc|Mux17~0 , inst|if_stage|nextpc|Mux17~0, ppl_cpu2, 1
instance = comp, \inst|prog_cnt|pc[14] , inst|prog_cnt|pc[14], ppl_cpu2, 1
instance = comp, \inst|instruction_reg|dpc4[14] , inst|instruction_reg|dpc4[14], ppl_cpu2, 1
instance = comp, \inst|de_reg|epc4[14] , inst|de_reg|epc4[14], ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux17~11 , inst|id_stage|forward_db|Mux17~11, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux17~5 , inst|id_stage|forward_db|Mux17~5, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[3][14] , inst|id_stage|rf|register[3][14], ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux17~6 , inst|id_stage|forward_db|Mux17~6, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux17~3 , inst|id_stage|forward_db|Mux17~3, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux17~1 , inst|id_stage|forward_db|Mux17~1, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux17~2 , inst|id_stage|forward_db|Mux17~2, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[24][14]~DUPLICATE , inst|id_stage|rf|register[24][14]~DUPLICATE, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux17~0 , inst|id_stage|forward_db|Mux17~0, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux17~4 , inst|id_stage|forward_db|Mux17~4, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux17~7 , inst|id_stage|forward_db|Mux17~7, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux17~8 , inst|id_stage|forward_db|Mux17~8, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux17~9 , inst|id_stage|forward_db|Mux17~9, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux17~10 , inst|id_stage|forward_db|Mux17~10, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux17~12 , inst|id_stage|forward_db|Mux17~12, ppl_cpu2, 1
instance = comp, \inst|de_reg|eb[14] , inst|de_reg|eb[14], ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|ShiftRight1~18 , inst|exe_stage|al_unit|ShiftRight1~18, ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|ShiftRight0~26 , inst|exe_stage|al_unit|ShiftRight0~26, ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|ShiftRight0~24 , inst|exe_stage|al_unit|ShiftRight0~24, ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|ShiftRight0~23 , inst|exe_stage|al_unit|ShiftRight0~23, ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|ShiftRight0~25 , inst|exe_stage|al_unit|ShiftRight0~25, ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|ShiftRight0~22 , inst|exe_stage|al_unit|ShiftRight0~22, ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|ShiftRight0~28 , inst|exe_stage|al_unit|ShiftRight0~28, ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|ShiftRight0~30 , inst|exe_stage|al_unit|ShiftRight0~30, ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|Mux31~8 , inst|exe_stage|al_unit|Mux31~8, ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|Mux31~1 , inst|exe_stage|al_unit|Mux31~1, ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|Mux31~0 , inst|exe_stage|al_unit|Mux31~0, ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|Mux31~2 , inst|exe_stage|al_unit|Mux31~2, ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|Mux31~4 , inst|exe_stage|al_unit|Mux31~4, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux31~10 , inst|id_stage|forward_da|Mux31~10, ppl_cpu2, 1
instance = comp, \inst|mem_stage|dmem|mem_io_dataout_mux|y[0]~0 , inst|mem_stage|dmem|mem_io_dataout_mux|y[0]~0, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux31~11 , inst|id_stage|forward_da|Mux31~11, ppl_cpu2, 1
instance = comp, \inst|if_stage|nextpc|Mux31~0 , inst|if_stage|nextpc|Mux31~0, ppl_cpu2, 1
instance = comp, \inst|prog_cnt|pc[0] , inst|prog_cnt|pc[0], ppl_cpu2, 1
instance = comp, \inst|instruction_reg|dpc4[0] , inst|instruction_reg|dpc4[0], ppl_cpu2, 1
instance = comp, \inst|de_reg|epc4[0] , inst|de_reg|epc4[0], ppl_cpu2, 1
instance = comp, \inst|exe_stage|ealu_value|y[0]~145 , inst|exe_stage|ealu_value|y[0]~145, ppl_cpu2, 1
instance = comp, \inst|em_reg|malu[0] , inst|em_reg|malu[0], ppl_cpu2, 1
instance = comp, \inst|mw_reg|walu[0] , inst|mw_reg|walu[0], ppl_cpu2, 1
instance = comp, \inst|mw_reg|wmo[0] , inst|mw_reg|wmo[0], ppl_cpu2, 1
instance = comp, \inst|wb_stage|y[0]~0 , inst|wb_stage|y[0]~0, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[2][0] , inst|id_stage|rf|register[2][0], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[5][0]~DUPLICATE , inst|id_stage|rf|register[5][0]~DUPLICATE, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[6][0] , inst|id_stage|rf|register[6][0], ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux31~5 , inst|id_stage|forward_db|Mux31~5, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux31~6 , inst|id_stage|forward_db|Mux31~6, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux31~2 , inst|id_stage|forward_db|Mux31~2, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[31][0] , inst|id_stage|rf|register[31][0], ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux31~3 , inst|id_stage|forward_db|Mux31~3, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux31~1 , inst|id_stage|forward_db|Mux31~1, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux31~0 , inst|id_stage|forward_db|Mux31~0, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux31~4 , inst|id_stage|forward_db|Mux31~4, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux31~7 , inst|id_stage|forward_db|Mux31~7, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[13][0] , inst|id_stage|rf|register[13][0], ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux31~8 , inst|id_stage|forward_db|Mux31~8, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux31~9 , inst|id_stage|forward_db|Mux31~9, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux31~10 , inst|id_stage|forward_db|Mux31~10, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux31~11 , inst|id_stage|forward_db|Mux31~11, ppl_cpu2, 1
instance = comp, \inst|de_reg|eb[0] , inst|de_reg|eb[0], ppl_cpu2, 1
instance = comp, \inst|em_reg|mb[0] , inst|em_reg|mb[0], ppl_cpu2, 1
instance = comp, \inst|mem_stage|dmem|mem_io_dataout_mux|y[9]~9 , inst|mem_stage|dmem|mem_io_dataout_mux|y[9]~9, ppl_cpu2, 1
instance = comp, \inst|mw_reg|wmo[9] , inst|mw_reg|wmo[9], ppl_cpu2, 1
instance = comp, \inst|wb_stage|y[9]~9 , inst|wb_stage|y[9]~9, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[12][9] , inst|id_stage|rf|register[12][9], ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux22~8 , inst|id_stage|forward_da|Mux22~8, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux22~2 , inst|id_stage|forward_da|Mux22~2, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[17][9]~DUPLICATE , inst|id_stage|rf|register[17][9]~DUPLICATE, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux22~1 , inst|id_stage|forward_da|Mux22~1, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[31][9]~DUPLICATE , inst|id_stage|rf|register[31][9]~DUPLICATE, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[23][9] , inst|id_stage|rf|register[23][9], ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux22~3 , inst|id_stage|forward_da|Mux22~3, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[28][9] , inst|id_stage|rf|register[28][9], ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux22~0 , inst|id_stage|forward_da|Mux22~0, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux22~4 , inst|id_stage|forward_da|Mux22~4, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[4][9] , inst|id_stage|rf|register[4][9], ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux22~5 , inst|id_stage|forward_da|Mux22~5, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux22~6 , inst|id_stage|forward_da|Mux22~6, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux22~7 , inst|id_stage|forward_da|Mux22~7, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux22~9 , inst|id_stage|forward_da|Mux22~9, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux22~11 , inst|id_stage|forward_da|Mux22~11, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux22~10 , inst|id_stage|forward_da|Mux22~10, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux22~13 , inst|id_stage|forward_da|Mux22~13, ppl_cpu2, 1
instance = comp, \inst|de_reg|ea[9] , inst|de_reg|ea[9], ppl_cpu2, 1
instance = comp, \inst|exe_stage|alu_a|y[9]~10 , inst|exe_stage|alu_a|y[9]~10, ppl_cpu2, 1
instance = comp, \inst|exe_stage|ealu_value|y[9]~61 , inst|exe_stage|ealu_value|y[9]~61, ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|ShiftRight0~39 , inst|exe_stage|al_unit|ShiftRight0~39, ppl_cpu2, 1
instance = comp, \inst|exe_stage|ealu_value|y[9]~60 , inst|exe_stage|ealu_value|y[9]~60, ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|ShiftRight1~85 , inst|exe_stage|al_unit|ShiftRight1~85, ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|ShiftRight1~86 , inst|exe_stage|al_unit|ShiftRight1~86, ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|ShiftRight0~40 , inst|exe_stage|al_unit|ShiftRight0~40, ppl_cpu2, 1
instance = comp, \inst|exe_stage|ealu_value|y[9]~62 , inst|exe_stage|ealu_value|y[9]~62, ppl_cpu2, 1
instance = comp, \inst|exe_stage|ealu_value|y[9]~225 , inst|exe_stage|ealu_value|y[9]~225, ppl_cpu2, 1
instance = comp, \inst|exe_stage|ealu_value|y[9]~63 , inst|exe_stage|ealu_value|y[9]~63, ppl_cpu2, 1
instance = comp, \inst|exe_stage|ealu_value|y[9]~148 , inst|exe_stage|ealu_value|y[9]~148, ppl_cpu2, 1
instance = comp, \inst|em_reg|malu[9] , inst|em_reg|malu[9], ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux22~12 , inst|id_stage|forward_db|Mux22~12, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux22~11 , inst|id_stage|forward_db|Mux22~11, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux22~10 , inst|id_stage|forward_db|Mux22~10, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux22~13 , inst|id_stage|forward_db|Mux22~13, ppl_cpu2, 1
instance = comp, \inst|de_reg|eb[9] , inst|de_reg|eb[9], ppl_cpu2, 1
instance = comp, \inst|exe_stage|alu_b|y[9]~7 , inst|exe_stage|alu_b|y[9]~7, ppl_cpu2, 1
instance = comp, \inst|exe_stage|ealu_value|y[25]~133 , inst|exe_stage|ealu_value|y[25]~133, ppl_cpu2, 1
instance = comp, \inst|exe_stage|ealu_value|y[25]~185 , inst|exe_stage|ealu_value|y[25]~185, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux6~11 , inst|id_stage|forward_da|Mux6~11, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux6~13 , inst|id_stage|forward_da|Mux6~13, ppl_cpu2, 1
instance = comp, \inst|id_stage|Add0~105 , inst|id_stage|Add0~105, ppl_cpu2, 1
instance = comp, \inst|if_stage|nextpc|Mux6~0 , inst|if_stage|nextpc|Mux6~0, ppl_cpu2, 1
instance = comp, \inst|prog_cnt|pc[25] , inst|prog_cnt|pc[25], ppl_cpu2, 1
instance = comp, \inst|instruction_reg|dpc4[25] , inst|instruction_reg|dpc4[25], ppl_cpu2, 1
instance = comp, \inst|if_stage|nextpc|Mux5~0 , inst|if_stage|nextpc|Mux5~0, ppl_cpu2, 1
instance = comp, \inst|prog_cnt|pc[26] , inst|prog_cnt|pc[26], ppl_cpu2, 1
instance = comp, \inst|instruction_reg|dpc4[26] , inst|instruction_reg|dpc4[26], ppl_cpu2, 1
instance = comp, \inst|de_reg|epc4[26] , inst|de_reg|epc4[26], ppl_cpu2, 1
instance = comp, \inst|exe_stage|ealu_value|y[26]~165 , inst|exe_stage|ealu_value|y[26]~165, ppl_cpu2, 1
instance = comp, \inst|em_reg|malu[26] , inst|em_reg|malu[26], ppl_cpu2, 1
instance = comp, \inst|mw_reg|walu[26] , inst|mw_reg|walu[26], ppl_cpu2, 1
instance = comp, \inst|mem_stage|dmem|mem_io_dataout_mux|y[26]~27 , inst|mem_stage|dmem|mem_io_dataout_mux|y[26]~27, ppl_cpu2, 1
instance = comp, \inst|mw_reg|wmo[26] , inst|mw_reg|wmo[26], ppl_cpu2, 1
instance = comp, \inst|wb_stage|y[26]~27 , inst|wb_stage|y[26]~27, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[3][26] , inst|id_stage|rf|register[3][26], ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[6][26]~DUPLICATE , inst|id_stage|rf|register[6][26]~DUPLICATE, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[7][26]~DUPLICATE , inst|id_stage|rf|register[7][26]~DUPLICATE, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux5~5 , inst|id_stage|forward_da|Mux5~5, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux5~6 , inst|id_stage|forward_da|Mux5~6, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux5~8 , inst|id_stage|forward_da|Mux5~8, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux5~7 , inst|id_stage|forward_da|Mux5~7, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux5~3 , inst|id_stage|forward_da|Mux5~3, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[22][26]~DUPLICATE , inst|id_stage|rf|register[22][26]~DUPLICATE, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux5~2 , inst|id_stage|forward_da|Mux5~2, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux5~0 , inst|id_stage|forward_da|Mux5~0, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux5~1 , inst|id_stage|forward_da|Mux5~1, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux5~4 , inst|id_stage|forward_da|Mux5~4, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux5~9 , inst|id_stage|forward_da|Mux5~9, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux5~11 , inst|id_stage|forward_da|Mux5~11, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux5~10 , inst|id_stage|forward_da|Mux5~10, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux5~12 , inst|id_stage|forward_da|Mux5~12, ppl_cpu2, 1
instance = comp, \inst|de_reg|ea[26] , inst|de_reg|ea[26], ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|ShiftLeft0~8 , inst|exe_stage|al_unit|ShiftLeft0~8, ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|ShiftLeft0~6 , inst|exe_stage|al_unit|ShiftLeft0~6, ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|ShiftLeft0~7 , inst|exe_stage|al_unit|ShiftLeft0~7, ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|ShiftLeft0~3 , inst|exe_stage|al_unit|ShiftLeft0~3, ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|ShiftLeft0~4 , inst|exe_stage|al_unit|ShiftLeft0~4, ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|ShiftLeft0~5 , inst|exe_stage|al_unit|ShiftLeft0~5, ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|ShiftLeft0~9 , inst|exe_stage|al_unit|ShiftLeft0~9, ppl_cpu2, 1
instance = comp, \inst|exe_stage|ealu_value|y[1]~12 , inst|exe_stage|ealu_value|y[1]~12, ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|ShiftLeft0~11 , inst|exe_stage|al_unit|ShiftLeft0~11, ppl_cpu2, 1
instance = comp, \inst|exe_stage|ealu_value|y[2]~257 , inst|exe_stage|ealu_value|y[2]~257, ppl_cpu2, 1
instance = comp, \inst|exe_stage|ealu_value|y[2]~11 , inst|exe_stage|ealu_value|y[2]~11, ppl_cpu2, 1
instance = comp, \inst|exe_stage|ealu_value|y[2]~15 , inst|exe_stage|ealu_value|y[2]~15, ppl_cpu2, 1
instance = comp, \inst|exe_stage|ealu_value|y[2]~10 , inst|exe_stage|ealu_value|y[2]~10, ppl_cpu2, 1
instance = comp, \inst|exe_stage|ealu_value|y[2]~253 , inst|exe_stage|ealu_value|y[2]~253, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux29~10 , inst|id_stage|forward_da|Mux29~10, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux29~11 , inst|id_stage|forward_da|Mux29~11, ppl_cpu2, 1
instance = comp, \inst|de_reg|ea[2] , inst|de_reg|ea[2], ppl_cpu2, 1
instance = comp, \inst|exe_stage|alu_a|y[2]~2 , inst|exe_stage|alu_a|y[2]~2, ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|ShiftLeft0~14 , inst|exe_stage|al_unit|ShiftLeft0~14, ppl_cpu2, 1
instance = comp, \inst|exe_stage|al_unit|ShiftRight1~29 , inst|exe_stage|al_unit|ShiftRight1~29, ppl_cpu2, 1
instance = comp, \inst|exe_stage|ealu_value|y[7]~19 , inst|exe_stage|ealu_value|y[7]~19, ppl_cpu2, 1
instance = comp, \inst|exe_stage|ealu_value|y[7]~20 , inst|exe_stage|ealu_value|y[7]~20, ppl_cpu2, 1
instance = comp, \inst|exe_stage|ealu_value|y[7]~21 , inst|exe_stage|ealu_value|y[7]~21, ppl_cpu2, 1
instance = comp, \inst|exe_stage|ealu_value|y[7]~22 , inst|exe_stage|ealu_value|y[7]~22, ppl_cpu2, 1
instance = comp, \inst|em_reg|malu[7] , inst|em_reg|malu[7], ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux24~12 , inst|id_stage|forward_da|Mux24~12, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux24~13 , inst|id_stage|forward_da|Mux24~13, ppl_cpu2, 1
instance = comp, \inst|if_stage|nextpc|Mux24~0 , inst|if_stage|nextpc|Mux24~0, ppl_cpu2, 1
instance = comp, \inst|prog_cnt|pc[7] , inst|prog_cnt|pc[7], ppl_cpu2, 1
instance = comp, \inst|prog_cnt|pc[7]~_wirecell , inst|prog_cnt|pc[7]~_wirecell, ppl_cpu2, 1
instance = comp, \inst|if_stage|nextpc|Mux25~0 , inst|if_stage|nextpc|Mux25~0, ppl_cpu2, 1
instance = comp, \inst|prog_cnt|pc[6] , inst|prog_cnt|pc[6], ppl_cpu2, 1
instance = comp, \inst|prog_cnt|pc[6]~_wirecell , inst|prog_cnt|pc[6]~_wirecell, ppl_cpu2, 1
instance = comp, \inst|if_stage|nextpc|Mux26~0 , inst|if_stage|nextpc|Mux26~0, ppl_cpu2, 1
instance = comp, \inst|prog_cnt|pc[5] , inst|prog_cnt|pc[5], ppl_cpu2, 1
instance = comp, \inst|prog_cnt|pc[5]~_wirecell , inst|prog_cnt|pc[5]~_wirecell, ppl_cpu2, 1
instance = comp, \inst|if_stage|nextpc|Mux27~0 , inst|if_stage|nextpc|Mux27~0, ppl_cpu2, 1
instance = comp, \inst|prog_cnt|pc[4] , inst|prog_cnt|pc[4], ppl_cpu2, 1
instance = comp, \inst|prog_cnt|pc[4]~_wirecell , inst|prog_cnt|pc[4]~_wirecell, ppl_cpu2, 1
instance = comp, \inst|id_stage|control_unit|shift~0 , inst|id_stage|control_unit|shift~0, ppl_cpu2, 1
instance = comp, \inst|de_reg|eshift , inst|de_reg|eshift, ppl_cpu2, 1
instance = comp, \inst|exe_stage|alu_a|y[3]~1 , inst|exe_stage|alu_a|y[3]~1, ppl_cpu2, 1
instance = comp, \inst|exe_stage|ealu_value|y[3]~34 , inst|exe_stage|ealu_value|y[3]~34, ppl_cpu2, 1
instance = comp, \inst|exe_stage|ealu_value|y[3]~35 , inst|exe_stage|ealu_value|y[3]~35, ppl_cpu2, 1
instance = comp, \inst|exe_stage|ealu_value|y[3]~249 , inst|exe_stage|ealu_value|y[3]~249, ppl_cpu2, 1
instance = comp, \inst|exe_stage|ealu_value|y[3]~36 , inst|exe_stage|ealu_value|y[3]~36, ppl_cpu2, 1
instance = comp, \inst|exe_stage|ealu_value|y[3]~245 , inst|exe_stage|ealu_value|y[3]~245, ppl_cpu2, 1
instance = comp, \inst|em_reg|malu[3] , inst|em_reg|malu[3], ppl_cpu2, 1
instance = comp, \inst|mw_reg|walu[3]~feeder , inst|mw_reg|walu[3]~feeder, ppl_cpu2, 1
instance = comp, \inst|mw_reg|walu[3] , inst|mw_reg|walu[3], ppl_cpu2, 1
instance = comp, \inst|mw_reg|wmo[3] , inst|mw_reg|wmo[3], ppl_cpu2, 1
instance = comp, \inst|wb_stage|y[3]~2 , inst|wb_stage|y[3]~2, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[3][3] , inst|id_stage|rf|register[3][3], ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux28~5 , inst|id_stage|forward_da|Mux28~5, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux28~6 , inst|id_stage|forward_da|Mux28~6, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux28~8 , inst|id_stage|forward_da|Mux28~8, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux28~7 , inst|id_stage|forward_da|Mux28~7, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux28~1 , inst|id_stage|forward_da|Mux28~1, ppl_cpu2, 1
instance = comp, \inst|id_stage|rf|register[23][3] , inst|id_stage|rf|register[23][3], ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux28~3 , inst|id_stage|forward_da|Mux28~3, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux28~0 , inst|id_stage|forward_da|Mux28~0, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux28~2 , inst|id_stage|forward_da|Mux28~2, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux28~4 , inst|id_stage|forward_da|Mux28~4, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux28~9 , inst|id_stage|forward_da|Mux28~9, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_da|Mux28~11 , inst|id_stage|forward_da|Mux28~11, ppl_cpu2, 1
instance = comp, \inst|if_stage|nextpc|Mux28~0 , inst|if_stage|nextpc|Mux28~0, ppl_cpu2, 1
instance = comp, \inst|prog_cnt|pc[3] , inst|prog_cnt|pc[3], ppl_cpu2, 1
instance = comp, \inst|prog_cnt|pc[3]~_wirecell , inst|prog_cnt|pc[3]~_wirecell, ppl_cpu2, 1
instance = comp, \inst|id_stage|control_unit|i_jr , inst|id_stage|control_unit|i_jr, ppl_cpu2, 1
instance = comp, \inst|id_stage|control_unit|pcsource[1]~3 , inst|id_stage|control_unit|pcsource[1]~3, ppl_cpu2, 1
instance = comp, \inst|if_stage|nextpc|Mux29~0 , inst|if_stage|nextpc|Mux29~0, ppl_cpu2, 1
instance = comp, \inst|prog_cnt|pc[2] , inst|prog_cnt|pc[2], ppl_cpu2, 1
instance = comp, \inst|prog_cnt|pc[2]~_wirecell , inst|prog_cnt|pc[2]~_wirecell, ppl_cpu2, 1
instance = comp, \inst|id_stage|control_unit|pcsource[0]~0 , inst|id_stage|control_unit|pcsource[0]~0, ppl_cpu2, 1
instance = comp, \inst|id_stage|control_unit|jal~0 , inst|id_stage|control_unit|jal~0, ppl_cpu2, 1
instance = comp, \inst|de_reg|ejal , inst|de_reg|ejal, ppl_cpu2, 1
instance = comp, \inst|id_stage|reg_write_des|y[4]~0 , inst|id_stage|reg_write_des|y[4]~0, ppl_cpu2, 1
instance = comp, \inst|de_reg|ern0[4] , inst|de_reg|ern0[4], ppl_cpu2, 1
instance = comp, \inst|exe_stage|ern[4] , inst|exe_stage|ern[4], ppl_cpu2, 1
instance = comp, \inst|id_stage|control_unit|fwda~3 , inst|id_stage|control_unit|fwda~3, ppl_cpu2, 1
instance = comp, \inst|id_stage|control_unit|fwdb~1 , inst|id_stage|control_unit|fwdb~1, ppl_cpu2, 1
instance = comp, \inst|id_stage|control_unit|fwdb~0 , inst|id_stage|control_unit|fwdb~0, ppl_cpu2, 1
instance = comp, \inst|id_stage|control_unit|fwdb~3 , inst|id_stage|control_unit|fwdb~3, ppl_cpu2, 1
instance = comp, \inst|id_stage|control_unit|wpcir~0 , inst|id_stage|control_unit|wpcir~0, ppl_cpu2, 1
instance = comp, \inst|id_stage|control_unit|sext~1 , inst|id_stage|control_unit|sext~1, ppl_cpu2, 1
instance = comp, \inst|id_stage|control_unit|sext~2 , inst|id_stage|control_unit|sext~2, ppl_cpu2, 1
instance = comp, \inst|de_reg|em2reg , inst|de_reg|em2reg, ppl_cpu2, 1
instance = comp, \inst|id_stage|control_unit|fwdb~2 , inst|id_stage|control_unit|fwdb~2, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux1~5 , inst|id_stage|forward_db|Mux1~5, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux0~10 , inst|id_stage|forward_db|Mux0~10, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux0~5 , inst|id_stage|forward_db|Mux0~5, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux0~6 , inst|id_stage|forward_db|Mux0~6, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux0~8 , inst|id_stage|forward_db|Mux0~8, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux0~7 , inst|id_stage|forward_db|Mux0~7, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux0~3 , inst|id_stage|forward_db|Mux0~3, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux0~1 , inst|id_stage|forward_db|Mux0~1, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux0~0 , inst|id_stage|forward_db|Mux0~0, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux0~2 , inst|id_stage|forward_db|Mux0~2, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux0~4 , inst|id_stage|forward_db|Mux0~4, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux0~9 , inst|id_stage|forward_db|Mux0~9, ppl_cpu2, 1
instance = comp, \inst|id_stage|forward_db|Mux0~11 , inst|id_stage|forward_db|Mux0~11, ppl_cpu2, 1
instance = comp, \inst|de_reg|eb[31] , inst|de_reg|eb[31], ppl_cpu2, 1
instance = comp, \inst|em_reg|mb[31]~feeder , inst|em_reg|mb[31]~feeder, ppl_cpu2, 1
instance = comp, \inst|em_reg|mb[31] , inst|em_reg|mb[31], ppl_cpu2, 1
instance = comp, \inst|mem_stage|dmem|io_output_regx2|Equal0~0 , inst|mem_stage|dmem|io_output_regx2|Equal0~0, ppl_cpu2, 1
instance = comp, \inst|mem_stage|dmem|io_output_regx2|out_port0[31] , inst|mem_stage|dmem|io_output_regx2|out_port0[31], ppl_cpu2, 1
instance = comp, \inst|mem_stage|dmem|io_output_regx2|out_port0[30] , inst|mem_stage|dmem|io_output_regx2|out_port0[30], ppl_cpu2, 1
instance = comp, \inst|mem_stage|dmem|io_output_regx2|out_port0[29] , inst|mem_stage|dmem|io_output_regx2|out_port0[29], ppl_cpu2, 1
instance = comp, \inst|mem_stage|dmem|io_output_regx2|out_port0[28] , inst|mem_stage|dmem|io_output_regx2|out_port0[28], ppl_cpu2, 1
instance = comp, \inst|output_display|Mod2|auto_generated|divider|divider|add_sub_3_result_int[0]~5 , inst|output_display|Mod2|auto_generated|divider|divider|add_sub_3_result_int[0]~5, ppl_cpu2, 1
instance = comp, \inst|output_display|Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~9 , inst|output_display|Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~9, ppl_cpu2, 1
instance = comp, \inst|output_display|Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~13 , inst|output_display|Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~13, ppl_cpu2, 1
instance = comp, \inst|output_display|Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~17 , inst|output_display|Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~17, ppl_cpu2, 1
instance = comp, \inst|output_display|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~1 , inst|output_display|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~1, ppl_cpu2, 1
instance = comp, \inst|output_display|Mod2|auto_generated|divider|divider|StageOut[18]~113 , inst|output_display|Mod2|auto_generated|divider|divider|StageOut[18]~113, ppl_cpu2, 1
instance = comp, \inst|output_display|Mod2|auto_generated|divider|divider|StageOut[18]~112 , inst|output_display|Mod2|auto_generated|divider|divider|StageOut[18]~112, ppl_cpu2, 1
instance = comp, \inst|output_display|Mod2|auto_generated|divider|divider|StageOut[16]~114 , inst|output_display|Mod2|auto_generated|divider|divider|StageOut[16]~114, ppl_cpu2, 1
instance = comp, \inst|output_display|Mod2|auto_generated|divider|divider|StageOut[16]~115 , inst|output_display|Mod2|auto_generated|divider|divider|StageOut[16]~115, ppl_cpu2, 1
instance = comp, \inst|mem_stage|dmem|io_output_regx2|out_port0[27] , inst|mem_stage|dmem|io_output_regx2|out_port0[27], ppl_cpu2, 1
instance = comp, \inst|output_display|Mod2|auto_generated|divider|divider|op_27~14 , inst|output_display|Mod2|auto_generated|divider|divider|op_27~14, ppl_cpu2, 1
instance = comp, \inst|output_display|Mod2|auto_generated|divider|divider|op_27~5 , inst|output_display|Mod2|auto_generated|divider|divider|op_27~5, ppl_cpu2, 1
instance = comp, \inst|output_display|Mod2|auto_generated|divider|divider|op_27~17 , inst|output_display|Mod2|auto_generated|divider|divider|op_27~17, ppl_cpu2, 1
instance = comp, \inst|output_display|Mod2|auto_generated|divider|divider|op_27~21 , inst|output_display|Mod2|auto_generated|divider|divider|op_27~21, ppl_cpu2, 1
instance = comp, \inst|output_display|Mod2|auto_generated|divider|divider|op_27~25 , inst|output_display|Mod2|auto_generated|divider|divider|op_27~25, ppl_cpu2, 1
instance = comp, \inst|output_display|Mod2|auto_generated|divider|divider|op_27~10 , inst|output_display|Mod2|auto_generated|divider|divider|op_27~10, ppl_cpu2, 1
instance = comp, \inst|output_display|Mod2|auto_generated|divider|divider|op_27~1 , inst|output_display|Mod2|auto_generated|divider|divider|op_27~1, ppl_cpu2, 1
instance = comp, \inst|output_display|Mod2|auto_generated|divider|divider|StageOut[16]~108 , inst|output_display|Mod2|auto_generated|divider|divider|StageOut[16]~108, ppl_cpu2, 1
instance = comp, \inst|output_display|Mod2|auto_generated|divider|divider|StageOut[15]~104 , inst|output_display|Mod2|auto_generated|divider|divider|StageOut[15]~104, ppl_cpu2, 1
instance = comp, \inst|mem_stage|dmem|io_output_regx2|out_port0[26] , inst|mem_stage|dmem|io_output_regx2|out_port0[26], ppl_cpu2, 1
instance = comp, \inst|output_display|Mod2|auto_generated|divider|divider|op_28~18 , inst|output_display|Mod2|auto_generated|divider|divider|op_28~18, ppl_cpu2, 1
instance = comp, \inst|output_display|Mod2|auto_generated|divider|divider|op_28~5 , inst|output_display|Mod2|auto_generated|divider|divider|op_28~5, ppl_cpu2, 1
instance = comp, \inst|output_display|Mod2|auto_generated|divider|divider|op_28~9 , inst|output_display|Mod2|auto_generated|divider|divider|op_28~9, ppl_cpu2, 1
instance = comp, \inst|output_display|Mod2|auto_generated|divider|divider|op_28~21 , inst|output_display|Mod2|auto_generated|divider|divider|op_28~21, ppl_cpu2, 1
instance = comp, \inst|output_display|Mod2|auto_generated|divider|divider|op_28~25 , inst|output_display|Mod2|auto_generated|divider|divider|op_28~25, ppl_cpu2, 1
instance = comp, \inst|output_display|Mod2|auto_generated|divider|divider|StageOut[17]~110 , inst|output_display|Mod2|auto_generated|divider|divider|StageOut[17]~110, ppl_cpu2, 1
instance = comp, \inst|output_display|Mod2|auto_generated|divider|divider|StageOut[17]~111 , inst|output_display|Mod2|auto_generated|divider|divider|StageOut[17]~111, ppl_cpu2, 1
instance = comp, \inst|output_display|Mod2|auto_generated|divider|divider|op_28~14 , inst|output_display|Mod2|auto_generated|divider|divider|op_28~14, ppl_cpu2, 1
instance = comp, \inst|output_display|Mod2|auto_generated|divider|divider|op_28~1 , inst|output_display|Mod2|auto_generated|divider|divider|op_28~1, ppl_cpu2, 1
instance = comp, \inst|output_display|Mod2|auto_generated|divider|divider|StageOut[22]~107 , inst|output_display|Mod2|auto_generated|divider|divider|StageOut[22]~107, ppl_cpu2, 1
instance = comp, \inst|output_display|Mod2|auto_generated|divider|divider|StageOut[22]~109 , inst|output_display|Mod2|auto_generated|divider|divider|StageOut[22]~109, ppl_cpu2, 1
instance = comp, \inst|output_display|Mod2|auto_generated|divider|divider|StageOut[21]~105 , inst|output_display|Mod2|auto_generated|divider|divider|StageOut[21]~105, ppl_cpu2, 1
instance = comp, \inst|output_display|Mod2|auto_generated|divider|divider|StageOut[20]~100 , inst|output_display|Mod2|auto_generated|divider|divider|StageOut[20]~100, ppl_cpu2, 1
instance = comp, \inst|mem_stage|dmem|io_output_regx2|out_port0[25]~feeder , inst|mem_stage|dmem|io_output_regx2|out_port0[25]~feeder, ppl_cpu2, 1
instance = comp, \inst|mem_stage|dmem|io_output_regx2|out_port0[25] , inst|mem_stage|dmem|io_output_regx2|out_port0[25], ppl_cpu2, 1
instance = comp, \inst|output_display|Mod2|auto_generated|divider|divider|op_29~22 , inst|output_display|Mod2|auto_generated|divider|divider|op_29~22, ppl_cpu2, 1
instance = comp, \inst|output_display|Mod2|auto_generated|divider|divider|op_29~5 , inst|output_display|Mod2|auto_generated|divider|divider|op_29~5, ppl_cpu2, 1
instance = comp, \inst|output_display|Mod2|auto_generated|divider|divider|op_29~9 , inst|output_display|Mod2|auto_generated|divider|divider|op_29~9, ppl_cpu2, 1
instance = comp, \inst|output_display|Mod2|auto_generated|divider|divider|op_29~13 , inst|output_display|Mod2|auto_generated|divider|divider|op_29~13, ppl_cpu2, 1
instance = comp, \inst|output_display|Mod2|auto_generated|divider|divider|op_29~25 , inst|output_display|Mod2|auto_generated|divider|divider|op_29~25, ppl_cpu2, 1
instance = comp, \inst|output_display|Mod2|auto_generated|divider|divider|op_29~18 , inst|output_display|Mod2|auto_generated|divider|divider|op_29~18, ppl_cpu2, 1
instance = comp, \inst|output_display|Mod2|auto_generated|divider|divider|op_29~1 , inst|output_display|Mod2|auto_generated|divider|divider|op_29~1, ppl_cpu2, 1
instance = comp, \inst|output_display|Mod2|auto_generated|divider|divider|StageOut[32]~99 , inst|output_display|Mod2|auto_generated|divider|divider|StageOut[32]~99, ppl_cpu2, 1
instance = comp, \inst|output_display|Mod2|auto_generated|divider|divider|StageOut[27]~103 , inst|output_display|Mod2|auto_generated|divider|divider|StageOut[27]~103, ppl_cpu2, 1
instance = comp, \inst|output_display|Mod2|auto_generated|divider|divider|StageOut[27]~106 , inst|output_display|Mod2|auto_generated|divider|divider|StageOut[27]~106, ppl_cpu2, 1
instance = comp, \inst|output_display|Mod2|auto_generated|divider|divider|StageOut[26]~101 , inst|output_display|Mod2|auto_generated|divider|divider|StageOut[26]~101, ppl_cpu2, 1
instance = comp, \inst|output_display|Mod2|auto_generated|divider|divider|StageOut[25]~96 , inst|output_display|Mod2|auto_generated|divider|divider|StageOut[25]~96, ppl_cpu2, 1
instance = comp, \inst|mem_stage|dmem|io_output_regx2|out_port0[24] , inst|mem_stage|dmem|io_output_regx2|out_port0[24], ppl_cpu2, 1
instance = comp, \inst|output_display|Mod2|auto_generated|divider|divider|op_30~26 , inst|output_display|Mod2|auto_generated|divider|divider|op_30~26, ppl_cpu2, 1
instance = comp, \inst|output_display|Mod2|auto_generated|divider|divider|op_30~5 , inst|output_display|Mod2|auto_generated|divider|divider|op_30~5, ppl_cpu2, 1
instance = comp, \inst|output_display|Mod2|auto_generated|divider|divider|op_30~9 , inst|output_display|Mod2|auto_generated|divider|divider|op_30~9, ppl_cpu2, 1
instance = comp, \inst|output_display|Mod2|auto_generated|divider|divider|op_30~13 , inst|output_display|Mod2|auto_generated|divider|divider|op_30~13, ppl_cpu2, 1
instance = comp, \inst|output_display|Mod2|auto_generated|divider|divider|op_30~17 , inst|output_display|Mod2|auto_generated|divider|divider|op_30~17, ppl_cpu2, 1
instance = comp, \inst|output_display|Mod2|auto_generated|divider|divider|op_30~22 , inst|output_display|Mod2|auto_generated|divider|divider|op_30~22, ppl_cpu2, 1
instance = comp, \inst|output_display|Mod2|auto_generated|divider|divider|op_30~1 , inst|output_display|Mod2|auto_generated|divider|divider|op_30~1, ppl_cpu2, 1
instance = comp, \inst|output_display|Mod2|auto_generated|divider|divider|StageOut[32]~102 , inst|output_display|Mod2|auto_generated|divider|divider|StageOut[32]~102, ppl_cpu2, 1
instance = comp, \inst|output_display|Mod2|auto_generated|divider|divider|StageOut[31]~97 , inst|output_display|Mod2|auto_generated|divider|divider|StageOut[31]~97, ppl_cpu2, 1
instance = comp, \inst|output_display|Mod2|auto_generated|divider|divider|StageOut[30]~92 , inst|output_display|Mod2|auto_generated|divider|divider|StageOut[30]~92, ppl_cpu2, 1
instance = comp, \inst|mem_stage|dmem|io_output_regx2|out_port0[23] , inst|mem_stage|dmem|io_output_regx2|out_port0[23], ppl_cpu2, 1
instance = comp, \inst|output_display|Mod2|auto_generated|divider|divider|op_31~14 , inst|output_display|Mod2|auto_generated|divider|divider|op_31~14, ppl_cpu2, 1
instance = comp, \inst|output_display|Mod2|auto_generated|divider|divider|op_31~5 , inst|output_display|Mod2|auto_generated|divider|divider|op_31~5, ppl_cpu2, 1
instance = comp, \inst|output_display|Mod2|auto_generated|divider|divider|op_31~17 , inst|output_display|Mod2|auto_generated|divider|divider|op_31~17, ppl_cpu2, 1
instance = comp, \inst|output_display|Mod2|auto_generated|divider|divider|op_31~21 , inst|output_display|Mod2|auto_generated|divider|divider|op_31~21, ppl_cpu2, 1
instance = comp, \inst|output_display|Mod2|auto_generated|divider|divider|op_31~25 , inst|output_display|Mod2|auto_generated|divider|divider|op_31~25, ppl_cpu2, 1
instance = comp, \inst|output_display|Mod2|auto_generated|divider|divider|op_31~10 , inst|output_display|Mod2|auto_generated|divider|divider|op_31~10, ppl_cpu2, 1
instance = comp, \inst|output_display|Mod2|auto_generated|divider|divider|op_31~1 , inst|output_display|Mod2|auto_generated|divider|divider|op_31~1, ppl_cpu2, 1
instance = comp, \inst|output_display|Mod2|auto_generated|divider|divider|StageOut[37]~95 , inst|output_display|Mod2|auto_generated|divider|divider|StageOut[37]~95, ppl_cpu2, 1
instance = comp, \inst|output_display|Mod2|auto_generated|divider|divider|StageOut[37]~98 , inst|output_display|Mod2|auto_generated|divider|divider|StageOut[37]~98, ppl_cpu2, 1
instance = comp, \inst|output_display|Mod2|auto_generated|divider|divider|StageOut[36]~93 , inst|output_display|Mod2|auto_generated|divider|divider|StageOut[36]~93, ppl_cpu2, 1
instance = comp, \inst|output_display|Mod2|auto_generated|divider|divider|StageOut[35]~88 , inst|output_display|Mod2|auto_generated|divider|divider|StageOut[35]~88, ppl_cpu2, 1
instance = comp, \inst|mem_stage|dmem|io_output_regx2|out_port0[22]~feeder , inst|mem_stage|dmem|io_output_regx2|out_port0[22]~feeder, ppl_cpu2, 1
instance = comp, \inst|mem_stage|dmem|io_output_regx2|out_port0[22] , inst|mem_stage|dmem|io_output_regx2|out_port0[22], ppl_cpu2, 1
instance = comp, \inst|output_display|Mod2|auto_generated|divider|divider|op_32~18 , inst|output_display|Mod2|auto_generated|divider|divider|op_32~18, ppl_cpu2, 1
instance = comp, \inst|output_display|Mod2|auto_generated|divider|divider|op_32~5 , inst|output_display|Mod2|auto_generated|divider|divider|op_32~5, ppl_cpu2, 1
instance = comp, \inst|output_display|Mod2|auto_generated|divider|divider|op_32~9 , inst|output_display|Mod2|auto_generated|divider|divider|op_32~9, ppl_cpu2, 1
instance = comp, \inst|output_display|Mod2|auto_generated|divider|divider|op_32~21 , inst|output_display|Mod2|auto_generated|divider|divider|op_32~21, ppl_cpu2, 1
instance = comp, \inst|output_display|Mod2|auto_generated|divider|divider|op_32~25 , inst|output_display|Mod2|auto_generated|divider|divider|op_32~25, ppl_cpu2, 1
instance = comp, \inst|output_display|Mod2|auto_generated|divider|divider|op_32~14 , inst|output_display|Mod2|auto_generated|divider|divider|op_32~14, ppl_cpu2, 1
instance = comp, \inst|output_display|Mod2|auto_generated|divider|divider|op_32~1 , inst|output_display|Mod2|auto_generated|divider|divider|op_32~1, ppl_cpu2, 1
instance = comp, \inst|output_display|Mod2|auto_generated|divider|divider|StageOut[47]~87 , inst|output_display|Mod2|auto_generated|divider|divider|StageOut[47]~87, ppl_cpu2, 1
instance = comp, \inst|output_display|Mod2|auto_generated|divider|divider|StageOut[42]~91 , inst|output_display|Mod2|auto_generated|divider|divider|StageOut[42]~91, ppl_cpu2, 1
instance = comp, \inst|output_display|Mod2|auto_generated|divider|divider|StageOut[42]~94 , inst|output_display|Mod2|auto_generated|divider|divider|StageOut[42]~94, ppl_cpu2, 1
instance = comp, \inst|output_display|Mod2|auto_generated|divider|divider|StageOut[41]~89 , inst|output_display|Mod2|auto_generated|divider|divider|StageOut[41]~89, ppl_cpu2, 1
instance = comp, \inst|output_display|Mod2|auto_generated|divider|divider|StageOut[40]~84 , inst|output_display|Mod2|auto_generated|divider|divider|StageOut[40]~84, ppl_cpu2, 1
instance = comp, \inst|em_reg|mb[21] , inst|em_reg|mb[21], ppl_cpu2, 1
instance = comp, \inst|mem_stage|dmem|io_output_regx2|out_port0[21] , inst|mem_stage|dmem|io_output_regx2|out_port0[21], ppl_cpu2, 1
instance = comp, \inst|output_display|Mod2|auto_generated|divider|divider|op_3~22 , inst|output_display|Mod2|auto_generated|divider|divider|op_3~22, ppl_cpu2, 1
instance = comp, \inst|output_display|Mod2|auto_generated|divider|divider|op_3~5 , inst|output_display|Mod2|auto_generated|divider|divider|op_3~5, ppl_cpu2, 1
instance = comp, \inst|output_display|Mod2|auto_generated|divider|divider|op_3~9 , inst|output_display|Mod2|auto_generated|divider|divider|op_3~9, ppl_cpu2, 1
instance = comp, \inst|output_display|Mod2|auto_generated|divider|divider|op_3~13 , inst|output_display|Mod2|auto_generated|divider|divider|op_3~13, ppl_cpu2, 1
instance = comp, \inst|output_display|Mod2|auto_generated|divider|divider|op_3~25 , inst|output_display|Mod2|auto_generated|divider|divider|op_3~25, ppl_cpu2, 1
instance = comp, \inst|output_display|Mod2|auto_generated|divider|divider|op_3~18 , inst|output_display|Mod2|auto_generated|divider|divider|op_3~18, ppl_cpu2, 1
instance = comp, \inst|output_display|Mod2|auto_generated|divider|divider|op_3~1 , inst|output_display|Mod2|auto_generated|divider|divider|op_3~1, ppl_cpu2, 1
instance = comp, \inst|output_display|Mod2|auto_generated|divider|divider|StageOut[47]~90 , inst|output_display|Mod2|auto_generated|divider|divider|StageOut[47]~90, ppl_cpu2, 1
instance = comp, \inst|output_display|Mod2|auto_generated|divider|divider|StageOut[46]~85 , inst|output_display|Mod2|auto_generated|divider|divider|StageOut[46]~85, ppl_cpu2, 1
instance = comp, \inst|output_display|Mod2|auto_generated|divider|divider|StageOut[45]~80 , inst|output_display|Mod2|auto_generated|divider|divider|StageOut[45]~80, ppl_cpu2, 1
instance = comp, \inst|mem_stage|dmem|io_output_regx2|out_port0[20] , inst|mem_stage|dmem|io_output_regx2|out_port0[20], ppl_cpu2, 1
instance = comp, \inst|output_display|Mod2|auto_generated|divider|divider|op_4~26 , inst|output_display|Mod2|auto_generated|divider|divider|op_4~26, ppl_cpu2, 1
instance = comp, \inst|output_display|Mod2|auto_generated|divider|divider|op_4~5 , inst|output_display|Mod2|auto_generated|divider|divider|op_4~5, ppl_cpu2, 1
instance = comp, \inst|output_display|Mod2|auto_generated|divider|divider|op_4~9 , inst|output_display|Mod2|auto_generated|divider|divider|op_4~9, ppl_cpu2, 1
instance = comp, \inst|output_display|Mod2|auto_generated|divider|divider|op_4~13 , inst|output_display|Mod2|auto_generated|divider|divider|op_4~13, ppl_cpu2, 1
instance = comp, \inst|output_display|Mod2|auto_generated|divider|divider|op_4~17 , inst|output_display|Mod2|auto_generated|divider|divider|op_4~17, ppl_cpu2, 1
instance = comp, \inst|output_display|Mod2|auto_generated|divider|divider|op_4~22 , inst|output_display|Mod2|auto_generated|divider|divider|op_4~22, ppl_cpu2, 1
instance = comp, \inst|output_display|Mod2|auto_generated|divider|divider|op_4~1 , inst|output_display|Mod2|auto_generated|divider|divider|op_4~1, ppl_cpu2, 1
instance = comp, \inst|output_display|Mod2|auto_generated|divider|divider|StageOut[57]~79 , inst|output_display|Mod2|auto_generated|divider|divider|StageOut[57]~79, ppl_cpu2, 1
instance = comp, \inst|output_display|Mod2|auto_generated|divider|divider|StageOut[52]~83 , inst|output_display|Mod2|auto_generated|divider|divider|StageOut[52]~83, ppl_cpu2, 1
instance = comp, \inst|output_display|Mod2|auto_generated|divider|divider|StageOut[52]~86 , inst|output_display|Mod2|auto_generated|divider|divider|StageOut[52]~86, ppl_cpu2, 1
instance = comp, \inst|output_display|Mod2|auto_generated|divider|divider|StageOut[51]~81 , inst|output_display|Mod2|auto_generated|divider|divider|StageOut[51]~81, ppl_cpu2, 1
instance = comp, \inst|output_display|Mod2|auto_generated|divider|divider|StageOut[50]~76 , inst|output_display|Mod2|auto_generated|divider|divider|StageOut[50]~76, ppl_cpu2, 1
instance = comp, \inst|mem_stage|dmem|io_output_regx2|out_port0[19] , inst|mem_stage|dmem|io_output_regx2|out_port0[19], ppl_cpu2, 1
instance = comp, \inst|output_display|Mod2|auto_generated|divider|divider|op_5~14 , inst|output_display|Mod2|auto_generated|divider|divider|op_5~14, ppl_cpu2, 1
instance = comp, \inst|output_display|Mod2|auto_generated|divider|divider|op_5~5 , inst|output_display|Mod2|auto_generated|divider|divider|op_5~5, ppl_cpu2, 1
instance = comp, \inst|output_display|Mod2|auto_generated|divider|divider|op_5~17 , inst|output_display|Mod2|auto_generated|divider|divider|op_5~17, ppl_cpu2, 1
instance = comp, \inst|output_display|Mod2|auto_generated|divider|divider|op_5~21 , inst|output_display|Mod2|auto_generated|divider|divider|op_5~21, ppl_cpu2, 1
instance = comp, \inst|output_display|Mod2|auto_generated|divider|divider|op_5~25 , inst|output_display|Mod2|auto_generated|divider|divider|op_5~25, ppl_cpu2, 1
instance = comp, \inst|output_display|Mod2|auto_generated|divider|divider|op_5~10 , inst|output_display|Mod2|auto_generated|divider|divider|op_5~10, ppl_cpu2, 1
instance = comp, \inst|output_display|Mod2|auto_generated|divider|divider|op_5~1 , inst|output_display|Mod2|auto_generated|divider|divider|op_5~1, ppl_cpu2, 1
instance = comp, \inst|output_display|Mod2|auto_generated|divider|divider|StageOut[57]~82 , inst|output_display|Mod2|auto_generated|divider|divider|StageOut[57]~82, ppl_cpu2, 1
instance = comp, \inst|output_display|Mod2|auto_generated|divider|divider|StageOut[56]~77 , inst|output_display|Mod2|auto_generated|divider|divider|StageOut[56]~77, ppl_cpu2, 1
instance = comp, \inst|output_display|Mod2|auto_generated|divider|divider|StageOut[55]~72 , inst|output_display|Mod2|auto_generated|divider|divider|StageOut[55]~72, ppl_cpu2, 1
instance = comp, \inst|mem_stage|dmem|io_output_regx2|out_port0[18] , inst|mem_stage|dmem|io_output_regx2|out_port0[18], ppl_cpu2, 1
instance = comp, \inst|output_display|Mod2|auto_generated|divider|divider|op_6~18 , inst|output_display|Mod2|auto_generated|divider|divider|op_6~18, ppl_cpu2, 1
instance = comp, \inst|output_display|Mod2|auto_generated|divider|divider|op_6~5 , inst|output_display|Mod2|auto_generated|divider|divider|op_6~5, ppl_cpu2, 1
instance = comp, \inst|output_display|Mod2|auto_generated|divider|divider|op_6~9 , inst|output_display|Mod2|auto_generated|divider|divider|op_6~9, ppl_cpu2, 1
instance = comp, \inst|output_display|Mod2|auto_generated|divider|divider|op_6~21 , inst|output_display|Mod2|auto_generated|divider|divider|op_6~21, ppl_cpu2, 1
instance = comp, \inst|output_display|Mod2|auto_generated|divider|divider|op_6~25 , inst|output_display|Mod2|auto_generated|divider|divider|op_6~25, ppl_cpu2, 1
instance = comp, \inst|output_display|Mod2|auto_generated|divider|divider|op_6~14 , inst|output_display|Mod2|auto_generated|divider|divider|op_6~14, ppl_cpu2, 1
instance = comp, \inst|output_display|Mod2|auto_generated|divider|divider|op_6~1 , inst|output_display|Mod2|auto_generated|divider|divider|op_6~1, ppl_cpu2, 1
instance = comp, \inst|output_display|Mod2|auto_generated|divider|divider|StageOut[67]~71 , inst|output_display|Mod2|auto_generated|divider|divider|StageOut[67]~71, ppl_cpu2, 1
instance = comp, \inst|output_display|Mod2|auto_generated|divider|divider|StageOut[62]~75 , inst|output_display|Mod2|auto_generated|divider|divider|StageOut[62]~75, ppl_cpu2, 1
instance = comp, \inst|output_display|Mod2|auto_generated|divider|divider|StageOut[62]~78 , inst|output_display|Mod2|auto_generated|divider|divider|StageOut[62]~78, ppl_cpu2, 1
instance = comp, \inst|output_display|Mod2|auto_generated|divider|divider|StageOut[61]~73 , inst|output_display|Mod2|auto_generated|divider|divider|StageOut[61]~73, ppl_cpu2, 1
instance = comp, \inst|output_display|Mod2|auto_generated|divider|divider|StageOut[60]~68 , inst|output_display|Mod2|auto_generated|divider|divider|StageOut[60]~68, ppl_cpu2, 1
instance = comp, \inst|mem_stage|dmem|io_output_regx2|out_port0[17] , inst|mem_stage|dmem|io_output_regx2|out_port0[17], ppl_cpu2, 1
instance = comp, \inst|output_display|Mod2|auto_generated|divider|divider|op_7~22 , inst|output_display|Mod2|auto_generated|divider|divider|op_7~22, ppl_cpu2, 1
instance = comp, \inst|output_display|Mod2|auto_generated|divider|divider|op_7~5 , inst|output_display|Mod2|auto_generated|divider|divider|op_7~5, ppl_cpu2, 1
instance = comp, \inst|output_display|Mod2|auto_generated|divider|divider|op_7~9 , inst|output_display|Mod2|auto_generated|divider|divider|op_7~9, ppl_cpu2, 1
instance = comp, \inst|output_display|Mod2|auto_generated|divider|divider|op_7~13 , inst|output_display|Mod2|auto_generated|divider|divider|op_7~13, ppl_cpu2, 1
instance = comp, \inst|output_display|Mod2|auto_generated|divider|divider|op_7~25 , inst|output_display|Mod2|auto_generated|divider|divider|op_7~25, ppl_cpu2, 1
instance = comp, \inst|output_display|Mod2|auto_generated|divider|divider|op_7~18 , inst|output_display|Mod2|auto_generated|divider|divider|op_7~18, ppl_cpu2, 1
instance = comp, \inst|output_display|Mod2|auto_generated|divider|divider|op_7~1 , inst|output_display|Mod2|auto_generated|divider|divider|op_7~1, ppl_cpu2, 1
instance = comp, \inst|output_display|Mod2|auto_generated|divider|divider|StageOut[67]~74 , inst|output_display|Mod2|auto_generated|divider|divider|StageOut[67]~74, ppl_cpu2, 1
instance = comp, \inst|output_display|Mod2|auto_generated|divider|divider|StageOut[66]~69 , inst|output_display|Mod2|auto_generated|divider|divider|StageOut[66]~69, ppl_cpu2, 1
instance = comp, \inst|output_display|Mod2|auto_generated|divider|divider|StageOut[65]~64 , inst|output_display|Mod2|auto_generated|divider|divider|StageOut[65]~64, ppl_cpu2, 1
instance = comp, \inst|mem_stage|dmem|io_output_regx2|out_port0[16] , inst|mem_stage|dmem|io_output_regx2|out_port0[16], ppl_cpu2, 1
instance = comp, \inst|output_display|Mod2|auto_generated|divider|divider|op_8~26 , inst|output_display|Mod2|auto_generated|divider|divider|op_8~26, ppl_cpu2, 1
instance = comp, \inst|output_display|Mod2|auto_generated|divider|divider|op_8~5 , inst|output_display|Mod2|auto_generated|divider|divider|op_8~5, ppl_cpu2, 1
instance = comp, \inst|output_display|Mod2|auto_generated|divider|divider|op_8~9 , inst|output_display|Mod2|auto_generated|divider|divider|op_8~9, ppl_cpu2, 1
instance = comp, \inst|output_display|Mod2|auto_generated|divider|divider|op_8~13 , inst|output_display|Mod2|auto_generated|divider|divider|op_8~13, ppl_cpu2, 1
instance = comp, \inst|output_display|Mod2|auto_generated|divider|divider|op_8~17 , inst|output_display|Mod2|auto_generated|divider|divider|op_8~17, ppl_cpu2, 1
instance = comp, \inst|output_display|Mod2|auto_generated|divider|divider|op_8~22 , inst|output_display|Mod2|auto_generated|divider|divider|op_8~22, ppl_cpu2, 1
instance = comp, \inst|output_display|Mod2|auto_generated|divider|divider|op_8~1 , inst|output_display|Mod2|auto_generated|divider|divider|op_8~1, ppl_cpu2, 1
instance = comp, \inst|output_display|Mod2|auto_generated|divider|divider|StageOut[72]~67 , inst|output_display|Mod2|auto_generated|divider|divider|StageOut[72]~67, ppl_cpu2, 1
instance = comp, \inst|output_display|Mod2|auto_generated|divider|divider|StageOut[72]~70 , inst|output_display|Mod2|auto_generated|divider|divider|StageOut[72]~70, ppl_cpu2, 1
instance = comp, \inst|output_display|Mod2|auto_generated|divider|divider|StageOut[71]~65 , inst|output_display|Mod2|auto_generated|divider|divider|StageOut[71]~65, ppl_cpu2, 1
instance = comp, \inst|output_display|Mod2|auto_generated|divider|divider|StageOut[70]~60 , inst|output_display|Mod2|auto_generated|divider|divider|StageOut[70]~60, ppl_cpu2, 1
instance = comp, \inst|mem_stage|dmem|io_output_regx2|out_port0[15]~feeder , inst|mem_stage|dmem|io_output_regx2|out_port0[15]~feeder, ppl_cpu2, 1
instance = comp, \inst|mem_stage|dmem|io_output_regx2|out_port0[15] , inst|mem_stage|dmem|io_output_regx2|out_port0[15], ppl_cpu2, 1
instance = comp, \inst|output_display|Mod2|auto_generated|divider|divider|op_9~14 , inst|output_display|Mod2|auto_generated|divider|divider|op_9~14, ppl_cpu2, 1
instance = comp, \inst|output_display|Mod2|auto_generated|divider|divider|op_9~5 , inst|output_display|Mod2|auto_generated|divider|divider|op_9~5, ppl_cpu2, 1
instance = comp, \inst|output_display|Mod2|auto_generated|divider|divider|op_9~17 , inst|output_display|Mod2|auto_generated|divider|divider|op_9~17, ppl_cpu2, 1
instance = comp, \inst|output_display|Mod2|auto_generated|divider|divider|op_9~21 , inst|output_display|Mod2|auto_generated|divider|divider|op_9~21, ppl_cpu2, 1
instance = comp, \inst|output_display|Mod2|auto_generated|divider|divider|op_9~25 , inst|output_display|Mod2|auto_generated|divider|divider|op_9~25, ppl_cpu2, 1
instance = comp, \inst|output_display|Mod2|auto_generated|divider|divider|op_9~10 , inst|output_display|Mod2|auto_generated|divider|divider|op_9~10, ppl_cpu2, 1
instance = comp, \inst|output_display|Mod2|auto_generated|divider|divider|op_9~1 , inst|output_display|Mod2|auto_generated|divider|divider|op_9~1, ppl_cpu2, 1
instance = comp, \inst|output_display|Mod2|auto_generated|divider|divider|StageOut[76]~61 , inst|output_display|Mod2|auto_generated|divider|divider|StageOut[76]~61, ppl_cpu2, 1
instance = comp, \inst|output_display|Mod2|auto_generated|divider|divider|StageOut[75]~56 , inst|output_display|Mod2|auto_generated|divider|divider|StageOut[75]~56, ppl_cpu2, 1
instance = comp, \inst|mem_stage|dmem|io_output_regx2|out_port0[14] , inst|mem_stage|dmem|io_output_regx2|out_port0[14], ppl_cpu2, 1
instance = comp, \inst|output_display|Mod2|auto_generated|divider|divider|op_10~18 , inst|output_display|Mod2|auto_generated|divider|divider|op_10~18, ppl_cpu2, 1
instance = comp, \inst|output_display|Mod2|auto_generated|divider|divider|op_10~5 , inst|output_display|Mod2|auto_generated|divider|divider|op_10~5, ppl_cpu2, 1
instance = comp, \inst|output_display|Mod2|auto_generated|divider|divider|op_10~9 , inst|output_display|Mod2|auto_generated|divider|divider|op_10~9, ppl_cpu2, 1
instance = comp, \inst|output_display|Mod2|auto_generated|divider|divider|op_10~21 , inst|output_display|Mod2|auto_generated|divider|divider|op_10~21, ppl_cpu2, 1
instance = comp, \inst|output_display|Mod2|auto_generated|divider|divider|op_10~25 , inst|output_display|Mod2|auto_generated|divider|divider|op_10~25, ppl_cpu2, 1
instance = comp, \inst|output_display|Mod2|auto_generated|divider|divider|StageOut[77]~63 , inst|output_display|Mod2|auto_generated|divider|divider|StageOut[77]~63, ppl_cpu2, 1
instance = comp, \inst|output_display|Mod2|auto_generated|divider|divider|StageOut[77]~66 , inst|output_display|Mod2|auto_generated|divider|divider|StageOut[77]~66, ppl_cpu2, 1
instance = comp, \inst|output_display|Mod2|auto_generated|divider|divider|op_10~14 , inst|output_display|Mod2|auto_generated|divider|divider|op_10~14, ppl_cpu2, 1
instance = comp, \inst|output_display|Mod2|auto_generated|divider|divider|op_10~1 , inst|output_display|Mod2|auto_generated|divider|divider|op_10~1, ppl_cpu2, 1
instance = comp, \inst|output_display|Mod2|auto_generated|divider|divider|StageOut[82]~59 , inst|output_display|Mod2|auto_generated|divider|divider|StageOut[82]~59, ppl_cpu2, 1
instance = comp, \inst|output_display|Mod2|auto_generated|divider|divider|StageOut[82]~62 , inst|output_display|Mod2|auto_generated|divider|divider|StageOut[82]~62, ppl_cpu2, 1
instance = comp, \inst|output_display|Mod2|auto_generated|divider|divider|StageOut[81]~57 , inst|output_display|Mod2|auto_generated|divider|divider|StageOut[81]~57, ppl_cpu2, 1
instance = comp, \inst|output_display|Mod2|auto_generated|divider|divider|StageOut[80]~52 , inst|output_display|Mod2|auto_generated|divider|divider|StageOut[80]~52, ppl_cpu2, 1
instance = comp, \inst|mem_stage|dmem|io_output_regx2|out_port0[13] , inst|mem_stage|dmem|io_output_regx2|out_port0[13], ppl_cpu2, 1
instance = comp, \inst|output_display|Mod2|auto_generated|divider|divider|op_11~22 , inst|output_display|Mod2|auto_generated|divider|divider|op_11~22, ppl_cpu2, 1
instance = comp, \inst|output_display|Mod2|auto_generated|divider|divider|op_11~5 , inst|output_display|Mod2|auto_generated|divider|divider|op_11~5, ppl_cpu2, 1
instance = comp, \inst|output_display|Mod2|auto_generated|divider|divider|op_11~9 , inst|output_display|Mod2|auto_generated|divider|divider|op_11~9, ppl_cpu2, 1
instance = comp, \inst|output_display|Mod2|auto_generated|divider|divider|op_11~13 , inst|output_display|Mod2|auto_generated|divider|divider|op_11~13, ppl_cpu2, 1
instance = comp, \inst|output_display|Mod2|auto_generated|divider|divider|op_11~25 , inst|output_display|Mod2|auto_generated|divider|divider|op_11~25, ppl_cpu2, 1
instance = comp, \inst|output_display|Mod2|auto_generated|divider|divider|op_11~18 , inst|output_display|Mod2|auto_generated|divider|divider|op_11~18, ppl_cpu2, 1
instance = comp, \inst|output_display|Mod2|auto_generated|divider|divider|op_11~1 , inst|output_display|Mod2|auto_generated|divider|divider|op_11~1, ppl_cpu2, 1
instance = comp, \inst|output_display|Mod2|auto_generated|divider|divider|StageOut[86]~53 , inst|output_display|Mod2|auto_generated|divider|divider|StageOut[86]~53, ppl_cpu2, 1
instance = comp, \inst|output_display|Mod2|auto_generated|divider|divider|StageOut[85]~48 , inst|output_display|Mod2|auto_generated|divider|divider|StageOut[85]~48, ppl_cpu2, 1
instance = comp, \inst|mem_stage|dmem|io_output_regx2|out_port0[12]~DUPLICATE , inst|mem_stage|dmem|io_output_regx2|out_port0[12]~DUPLICATE, ppl_cpu2, 1
instance = comp, \inst|output_display|Mod2|auto_generated|divider|divider|op_12~26 , inst|output_display|Mod2|auto_generated|divider|divider|op_12~26, ppl_cpu2, 1
instance = comp, \inst|output_display|Mod2|auto_generated|divider|divider|op_12~5 , inst|output_display|Mod2|auto_generated|divider|divider|op_12~5, ppl_cpu2, 1
instance = comp, \inst|output_display|Mod2|auto_generated|divider|divider|op_12~9 , inst|output_display|Mod2|auto_generated|divider|divider|op_12~9, ppl_cpu2, 1
instance = comp, \inst|output_display|Mod2|auto_generated|divider|divider|op_12~13 , inst|output_display|Mod2|auto_generated|divider|divider|op_12~13, ppl_cpu2, 1
instance = comp, \inst|output_display|Mod2|auto_generated|divider|divider|op_12~17 , inst|output_display|Mod2|auto_generated|divider|divider|op_12~17, ppl_cpu2, 1
instance = comp, \inst|output_display|Mod2|auto_generated|divider|divider|StageOut[87]~55 , inst|output_display|Mod2|auto_generated|divider|divider|StageOut[87]~55, ppl_cpu2, 1
instance = comp, \inst|output_display|Mod2|auto_generated|divider|divider|StageOut[87]~58 , inst|output_display|Mod2|auto_generated|divider|divider|StageOut[87]~58, ppl_cpu2, 1
instance = comp, \inst|output_display|Mod2|auto_generated|divider|divider|op_12~22 , inst|output_display|Mod2|auto_generated|divider|divider|op_12~22, ppl_cpu2, 1
instance = comp, \inst|output_display|Mod2|auto_generated|divider|divider|op_12~1 , inst|output_display|Mod2|auto_generated|divider|divider|op_12~1, ppl_cpu2, 1
instance = comp, \inst|output_display|Mod2|auto_generated|divider|divider|StageOut[92]~51 , inst|output_display|Mod2|auto_generated|divider|divider|StageOut[92]~51, ppl_cpu2, 1
instance = comp, \inst|output_display|Mod2|auto_generated|divider|divider|StageOut[92]~54 , inst|output_display|Mod2|auto_generated|divider|divider|StageOut[92]~54, ppl_cpu2, 1
instance = comp, \inst|output_display|Mod2|auto_generated|divider|divider|StageOut[91]~49 , inst|output_display|Mod2|auto_generated|divider|divider|StageOut[91]~49, ppl_cpu2, 1
instance = comp, \inst|output_display|Mod2|auto_generated|divider|divider|StageOut[90]~44 , inst|output_display|Mod2|auto_generated|divider|divider|StageOut[90]~44, ppl_cpu2, 1
instance = comp, \inst|mem_stage|dmem|io_output_regx2|out_port0[11]~DUPLICATE , inst|mem_stage|dmem|io_output_regx2|out_port0[11]~DUPLICATE, ppl_cpu2, 1
instance = comp, \inst|output_display|Mod2|auto_generated|divider|divider|op_14~14 , inst|output_display|Mod2|auto_generated|divider|divider|op_14~14, ppl_cpu2, 1
instance = comp, \inst|output_display|Mod2|auto_generated|divider|divider|op_14~5 , inst|output_display|Mod2|auto_generated|divider|divider|op_14~5, ppl_cpu2, 1
instance = comp, \inst|output_display|Mod2|auto_generated|divider|divider|op_14~17 , inst|output_display|Mod2|auto_generated|divider|divider|op_14~17, ppl_cpu2, 1
instance = comp, \inst|output_display|Mod2|auto_generated|divider|divider|op_14~21 , inst|output_display|Mod2|auto_generated|divider|divider|op_14~21, ppl_cpu2, 1
instance = comp, \inst|output_display|Mod2|auto_generated|divider|divider|op_14~25 , inst|output_display|Mod2|auto_generated|divider|divider|op_14~25, ppl_cpu2, 1
instance = comp, \inst|output_display|Mod2|auto_generated|divider|divider|op_14~10 , inst|output_display|Mod2|auto_generated|divider|divider|op_14~10, ppl_cpu2, 1
instance = comp, \inst|output_display|Mod2|auto_generated|divider|divider|op_14~1 , inst|output_display|Mod2|auto_generated|divider|divider|op_14~1, ppl_cpu2, 1
instance = comp, \inst|output_display|Mod2|auto_generated|divider|divider|StageOut[97]~47 , inst|output_display|Mod2|auto_generated|divider|divider|StageOut[97]~47, ppl_cpu2, 1
instance = comp, \inst|output_display|Mod2|auto_generated|divider|divider|StageOut[97]~50 , inst|output_display|Mod2|auto_generated|divider|divider|StageOut[97]~50, ppl_cpu2, 1
instance = comp, \inst|output_display|Mod2|auto_generated|divider|divider|StageOut[96]~45 , inst|output_display|Mod2|auto_generated|divider|divider|StageOut[96]~45, ppl_cpu2, 1
instance = comp, \inst|output_display|Mod2|auto_generated|divider|divider|StageOut[95]~40 , inst|output_display|Mod2|auto_generated|divider|divider|StageOut[95]~40, ppl_cpu2, 1
instance = comp, \inst|mem_stage|dmem|io_output_regx2|out_port0[11] , inst|mem_stage|dmem|io_output_regx2|out_port0[11], ppl_cpu2, 1
instance = comp, \inst|mem_stage|dmem|io_output_regx2|out_port0[10] , inst|mem_stage|dmem|io_output_regx2|out_port0[10], ppl_cpu2, 1
instance = comp, \inst|output_display|Mod2|auto_generated|divider|divider|op_15~18 , inst|output_display|Mod2|auto_generated|divider|divider|op_15~18, ppl_cpu2, 1
instance = comp, \inst|output_display|Mod2|auto_generated|divider|divider|op_15~5 , inst|output_display|Mod2|auto_generated|divider|divider|op_15~5, ppl_cpu2, 1
instance = comp, \inst|output_display|Mod2|auto_generated|divider|divider|op_15~9 , inst|output_display|Mod2|auto_generated|divider|divider|op_15~9, ppl_cpu2, 1
instance = comp, \inst|output_display|Mod2|auto_generated|divider|divider|op_15~21 , inst|output_display|Mod2|auto_generated|divider|divider|op_15~21, ppl_cpu2, 1
instance = comp, \inst|output_display|Mod2|auto_generated|divider|divider|op_15~25 , inst|output_display|Mod2|auto_generated|divider|divider|op_15~25, ppl_cpu2, 1
instance = comp, \inst|output_display|Mod2|auto_generated|divider|divider|op_15~14 , inst|output_display|Mod2|auto_generated|divider|divider|op_15~14, ppl_cpu2, 1
instance = comp, \inst|output_display|Mod2|auto_generated|divider|divider|op_15~1 , inst|output_display|Mod2|auto_generated|divider|divider|op_15~1, ppl_cpu2, 1
instance = comp, \inst|output_display|Mod2|auto_generated|divider|divider|StageOut[102]~43 , inst|output_display|Mod2|auto_generated|divider|divider|StageOut[102]~43, ppl_cpu2, 1
instance = comp, \inst|output_display|Mod2|auto_generated|divider|divider|StageOut[102]~46 , inst|output_display|Mod2|auto_generated|divider|divider|StageOut[102]~46, ppl_cpu2, 1
instance = comp, \inst|output_display|Mod2|auto_generated|divider|divider|StageOut[101]~41 , inst|output_display|Mod2|auto_generated|divider|divider|StageOut[101]~41, ppl_cpu2, 1
instance = comp, \inst|output_display|Mod2|auto_generated|divider|divider|StageOut[100]~36 , inst|output_display|Mod2|auto_generated|divider|divider|StageOut[100]~36, ppl_cpu2, 1
instance = comp, \inst|mem_stage|dmem|io_output_regx2|out_port0[9] , inst|mem_stage|dmem|io_output_regx2|out_port0[9], ppl_cpu2, 1
instance = comp, \inst|output_display|Mod2|auto_generated|divider|divider|op_16~22 , inst|output_display|Mod2|auto_generated|divider|divider|op_16~22, ppl_cpu2, 1
instance = comp, \inst|output_display|Mod2|auto_generated|divider|divider|op_16~5 , inst|output_display|Mod2|auto_generated|divider|divider|op_16~5, ppl_cpu2, 1
instance = comp, \inst|output_display|Mod2|auto_generated|divider|divider|op_16~9 , inst|output_display|Mod2|auto_generated|divider|divider|op_16~9, ppl_cpu2, 1
instance = comp, \inst|output_display|Mod2|auto_generated|divider|divider|op_16~13 , inst|output_display|Mod2|auto_generated|divider|divider|op_16~13, ppl_cpu2, 1
instance = comp, \inst|output_display|Mod2|auto_generated|divider|divider|op_16~25 , inst|output_display|Mod2|auto_generated|divider|divider|op_16~25, ppl_cpu2, 1
instance = comp, \inst|output_display|Mod2|auto_generated|divider|divider|op_16~18 , inst|output_display|Mod2|auto_generated|divider|divider|op_16~18, ppl_cpu2, 1
instance = comp, \inst|output_display|Mod2|auto_generated|divider|divider|op_16~1 , inst|output_display|Mod2|auto_generated|divider|divider|op_16~1, ppl_cpu2, 1
instance = comp, \inst|output_display|Mod2|auto_generated|divider|divider|StageOut[105]~32 , inst|output_display|Mod2|auto_generated|divider|divider|StageOut[105]~32, ppl_cpu2, 1
instance = comp, \inst|mem_stage|dmem|io_output_regx2|out_port0[8] , inst|mem_stage|dmem|io_output_regx2|out_port0[8], ppl_cpu2, 1
instance = comp, \inst|output_display|Mod2|auto_generated|divider|divider|op_17~26 , inst|output_display|Mod2|auto_generated|divider|divider|op_17~26, ppl_cpu2, 1
instance = comp, \inst|output_display|Mod2|auto_generated|divider|divider|op_17~5 , inst|output_display|Mod2|auto_generated|divider|divider|op_17~5, ppl_cpu2, 1
instance = comp, \inst|output_display|Mod2|auto_generated|divider|divider|op_17~9 , inst|output_display|Mod2|auto_generated|divider|divider|op_17~9, ppl_cpu2, 1
instance = comp, \inst|output_display|Mod2|auto_generated|divider|divider|op_17~13 , inst|output_display|Mod2|auto_generated|divider|divider|op_17~13, ppl_cpu2, 1
instance = comp, \inst|output_display|Mod2|auto_generated|divider|divider|StageOut[107]~39 , inst|output_display|Mod2|auto_generated|divider|divider|StageOut[107]~39, ppl_cpu2, 1
instance = comp, \inst|output_display|Mod2|auto_generated|divider|divider|StageOut[107]~42 , inst|output_display|Mod2|auto_generated|divider|divider|StageOut[107]~42, ppl_cpu2, 1
instance = comp, \inst|output_display|Mod2|auto_generated|divider|divider|StageOut[106]~37 , inst|output_display|Mod2|auto_generated|divider|divider|StageOut[106]~37, ppl_cpu2, 1
instance = comp, \inst|output_display|Mod2|auto_generated|divider|divider|op_17~17 , inst|output_display|Mod2|auto_generated|divider|divider|op_17~17, ppl_cpu2, 1
instance = comp, \inst|output_display|Mod2|auto_generated|divider|divider|op_17~22 , inst|output_display|Mod2|auto_generated|divider|divider|op_17~22, ppl_cpu2, 1
instance = comp, \inst|output_display|Mod2|auto_generated|divider|divider|op_17~1 , inst|output_display|Mod2|auto_generated|divider|divider|op_17~1, ppl_cpu2, 1
instance = comp, \inst|output_display|Mod2|auto_generated|divider|divider|StageOut[117]~31 , inst|output_display|Mod2|auto_generated|divider|divider|StageOut[117]~31, ppl_cpu2, 1
instance = comp, \inst|output_display|Mod2|auto_generated|divider|divider|StageOut[112]~35 , inst|output_display|Mod2|auto_generated|divider|divider|StageOut[112]~35, ppl_cpu2, 1
instance = comp, \inst|output_display|Mod2|auto_generated|divider|divider|StageOut[112]~38 , inst|output_display|Mod2|auto_generated|divider|divider|StageOut[112]~38, ppl_cpu2, 1
instance = comp, \inst|output_display|Mod2|auto_generated|divider|divider|StageOut[111]~33 , inst|output_display|Mod2|auto_generated|divider|divider|StageOut[111]~33, ppl_cpu2, 1
instance = comp, \inst|output_display|Mod2|auto_generated|divider|divider|StageOut[110]~28 , inst|output_display|Mod2|auto_generated|divider|divider|StageOut[110]~28, ppl_cpu2, 1
instance = comp, \inst|mem_stage|dmem|io_output_regx2|out_port0[7]~feeder , inst|mem_stage|dmem|io_output_regx2|out_port0[7]~feeder, ppl_cpu2, 1
instance = comp, \inst|mem_stage|dmem|io_output_regx2|out_port0[7] , inst|mem_stage|dmem|io_output_regx2|out_port0[7], ppl_cpu2, 1
instance = comp, \inst|output_display|Mod2|auto_generated|divider|divider|op_18~14 , inst|output_display|Mod2|auto_generated|divider|divider|op_18~14, ppl_cpu2, 1
instance = comp, \inst|output_display|Mod2|auto_generated|divider|divider|op_18~5 , inst|output_display|Mod2|auto_generated|divider|divider|op_18~5, ppl_cpu2, 1
instance = comp, \inst|output_display|Mod2|auto_generated|divider|divider|op_18~17 , inst|output_display|Mod2|auto_generated|divider|divider|op_18~17, ppl_cpu2, 1
instance = comp, \inst|output_display|Mod2|auto_generated|divider|divider|op_18~21 , inst|output_display|Mod2|auto_generated|divider|divider|op_18~21, ppl_cpu2, 1
instance = comp, \inst|output_display|Mod2|auto_generated|divider|divider|op_18~25 , inst|output_display|Mod2|auto_generated|divider|divider|op_18~25, ppl_cpu2, 1
instance = comp, \inst|output_display|Mod2|auto_generated|divider|divider|op_18~10 , inst|output_display|Mod2|auto_generated|divider|divider|op_18~10, ppl_cpu2, 1
instance = comp, \inst|output_display|Mod2|auto_generated|divider|divider|op_18~1 , inst|output_display|Mod2|auto_generated|divider|divider|op_18~1, ppl_cpu2, 1
instance = comp, \inst|output_display|Mod2|auto_generated|divider|divider|StageOut[117]~34 , inst|output_display|Mod2|auto_generated|divider|divider|StageOut[117]~34, ppl_cpu2, 1
instance = comp, \inst|output_display|Mod2|auto_generated|divider|divider|StageOut[116]~29 , inst|output_display|Mod2|auto_generated|divider|divider|StageOut[116]~29, ppl_cpu2, 1
instance = comp, \inst|output_display|Mod2|auto_generated|divider|divider|StageOut[115]~24 , inst|output_display|Mod2|auto_generated|divider|divider|StageOut[115]~24, ppl_cpu2, 1
instance = comp, \inst|mem_stage|dmem|io_output_regx2|out_port0[6] , inst|mem_stage|dmem|io_output_regx2|out_port0[6], ppl_cpu2, 1
instance = comp, \inst|output_display|Mod2|auto_generated|divider|divider|op_19~18 , inst|output_display|Mod2|auto_generated|divider|divider|op_19~18, ppl_cpu2, 1
instance = comp, \inst|output_display|Mod2|auto_generated|divider|divider|op_19~5 , inst|output_display|Mod2|auto_generated|divider|divider|op_19~5, ppl_cpu2, 1
instance = comp, \inst|output_display|Mod2|auto_generated|divider|divider|op_19~9 , inst|output_display|Mod2|auto_generated|divider|divider|op_19~9, ppl_cpu2, 1
instance = comp, \inst|output_display|Mod2|auto_generated|divider|divider|op_19~21 , inst|output_display|Mod2|auto_generated|divider|divider|op_19~21, ppl_cpu2, 1
instance = comp, \inst|output_display|Mod2|auto_generated|divider|divider|op_19~25 , inst|output_display|Mod2|auto_generated|divider|divider|op_19~25, ppl_cpu2, 1
instance = comp, \inst|output_display|Mod2|auto_generated|divider|divider|op_19~14 , inst|output_display|Mod2|auto_generated|divider|divider|op_19~14, ppl_cpu2, 1
instance = comp, \inst|output_display|Mod2|auto_generated|divider|divider|op_19~1 , inst|output_display|Mod2|auto_generated|divider|divider|op_19~1, ppl_cpu2, 1
instance = comp, \inst|output_display|Mod2|auto_generated|divider|divider|StageOut[122]~27 , inst|output_display|Mod2|auto_generated|divider|divider|StageOut[122]~27, ppl_cpu2, 1
instance = comp, \inst|output_display|Mod2|auto_generated|divider|divider|StageOut[122]~30 , inst|output_display|Mod2|auto_generated|divider|divider|StageOut[122]~30, ppl_cpu2, 1
instance = comp, \inst|output_display|Mod2|auto_generated|divider|divider|StageOut[121]~25 , inst|output_display|Mod2|auto_generated|divider|divider|StageOut[121]~25, ppl_cpu2, 1
instance = comp, \inst|output_display|Mod2|auto_generated|divider|divider|StageOut[120]~20 , inst|output_display|Mod2|auto_generated|divider|divider|StageOut[120]~20, ppl_cpu2, 1
instance = comp, \inst|mem_stage|dmem|io_output_regx2|out_port0[5]~DUPLICATE , inst|mem_stage|dmem|io_output_regx2|out_port0[5]~DUPLICATE, ppl_cpu2, 1
instance = comp, \inst|output_display|Mod2|auto_generated|divider|divider|op_20~22 , inst|output_display|Mod2|auto_generated|divider|divider|op_20~22, ppl_cpu2, 1
instance = comp, \inst|output_display|Mod2|auto_generated|divider|divider|op_20~5 , inst|output_display|Mod2|auto_generated|divider|divider|op_20~5, ppl_cpu2, 1
instance = comp, \inst|output_display|Mod2|auto_generated|divider|divider|op_20~9 , inst|output_display|Mod2|auto_generated|divider|divider|op_20~9, ppl_cpu2, 1
instance = comp, \inst|output_display|Mod2|auto_generated|divider|divider|op_20~13 , inst|output_display|Mod2|auto_generated|divider|divider|op_20~13, ppl_cpu2, 1
instance = comp, \inst|output_display|Mod2|auto_generated|divider|divider|op_20~25 , inst|output_display|Mod2|auto_generated|divider|divider|op_20~25, ppl_cpu2, 1
instance = comp, \inst|output_display|Mod2|auto_generated|divider|divider|op_20~18 , inst|output_display|Mod2|auto_generated|divider|divider|op_20~18, ppl_cpu2, 1
instance = comp, \inst|output_display|Mod2|auto_generated|divider|divider|op_20~1 , inst|output_display|Mod2|auto_generated|divider|divider|op_20~1, ppl_cpu2, 1
instance = comp, \inst|output_display|Mod2|auto_generated|divider|divider|StageOut[126]~21 , inst|output_display|Mod2|auto_generated|divider|divider|StageOut[126]~21, ppl_cpu2, 1
instance = comp, \inst|output_display|Mod2|auto_generated|divider|divider|StageOut[125]~16 , inst|output_display|Mod2|auto_generated|divider|divider|StageOut[125]~16, ppl_cpu2, 1
instance = comp, \inst|mem_stage|dmem|io_output_regx2|out_port0[4] , inst|mem_stage|dmem|io_output_regx2|out_port0[4], ppl_cpu2, 1
instance = comp, \inst|output_display|Mod2|auto_generated|divider|divider|op_21~26 , inst|output_display|Mod2|auto_generated|divider|divider|op_21~26, ppl_cpu2, 1
instance = comp, \inst|output_display|Mod2|auto_generated|divider|divider|op_21~5 , inst|output_display|Mod2|auto_generated|divider|divider|op_21~5, ppl_cpu2, 1
instance = comp, \inst|output_display|Mod2|auto_generated|divider|divider|op_21~9 , inst|output_display|Mod2|auto_generated|divider|divider|op_21~9, ppl_cpu2, 1
instance = comp, \inst|output_display|Mod2|auto_generated|divider|divider|op_21~13 , inst|output_display|Mod2|auto_generated|divider|divider|op_21~13, ppl_cpu2, 1
instance = comp, \inst|output_display|Mod2|auto_generated|divider|divider|op_21~17 , inst|output_display|Mod2|auto_generated|divider|divider|op_21~17, ppl_cpu2, 1
instance = comp, \inst|output_display|Mod2|auto_generated|divider|divider|StageOut[127]~23 , inst|output_display|Mod2|auto_generated|divider|divider|StageOut[127]~23, ppl_cpu2, 1
instance = comp, \inst|output_display|Mod2|auto_generated|divider|divider|StageOut[127]~26 , inst|output_display|Mod2|auto_generated|divider|divider|StageOut[127]~26, ppl_cpu2, 1
instance = comp, \inst|output_display|Mod2|auto_generated|divider|divider|op_21~22 , inst|output_display|Mod2|auto_generated|divider|divider|op_21~22, ppl_cpu2, 1
instance = comp, \inst|output_display|Mod2|auto_generated|divider|divider|op_21~1 , inst|output_display|Mod2|auto_generated|divider|divider|op_21~1, ppl_cpu2, 1
instance = comp, \inst|output_display|Mod2|auto_generated|divider|divider|StageOut[132]~19 , inst|output_display|Mod2|auto_generated|divider|divider|StageOut[132]~19, ppl_cpu2, 1
instance = comp, \inst|output_display|Mod2|auto_generated|divider|divider|StageOut[132]~22 , inst|output_display|Mod2|auto_generated|divider|divider|StageOut[132]~22, ppl_cpu2, 1
instance = comp, \inst|output_display|Mod2|auto_generated|divider|divider|StageOut[131]~17 , inst|output_display|Mod2|auto_generated|divider|divider|StageOut[131]~17, ppl_cpu2, 1
instance = comp, \inst|output_display|Mod2|auto_generated|divider|divider|StageOut[130]~12 , inst|output_display|Mod2|auto_generated|divider|divider|StageOut[130]~12, ppl_cpu2, 1
instance = comp, \inst|mem_stage|dmem|io_output_regx2|out_port0[3]~DUPLICATE , inst|mem_stage|dmem|io_output_regx2|out_port0[3]~DUPLICATE, ppl_cpu2, 1
instance = comp, \inst|output_display|Mod2|auto_generated|divider|divider|op_22~14 , inst|output_display|Mod2|auto_generated|divider|divider|op_22~14, ppl_cpu2, 1
instance = comp, \inst|output_display|Mod2|auto_generated|divider|divider|op_22~5 , inst|output_display|Mod2|auto_generated|divider|divider|op_22~5, ppl_cpu2, 1
instance = comp, \inst|output_display|Mod2|auto_generated|divider|divider|op_22~17 , inst|output_display|Mod2|auto_generated|divider|divider|op_22~17, ppl_cpu2, 1
instance = comp, \inst|output_display|Mod2|auto_generated|divider|divider|op_22~21 , inst|output_display|Mod2|auto_generated|divider|divider|op_22~21, ppl_cpu2, 1
instance = comp, \inst|output_display|Mod2|auto_generated|divider|divider|op_22~25 , inst|output_display|Mod2|auto_generated|divider|divider|op_22~25, ppl_cpu2, 1
instance = comp, \inst|output_display|Mod2|auto_generated|divider|divider|op_22~10 , inst|output_display|Mod2|auto_generated|divider|divider|op_22~10, ppl_cpu2, 1
instance = comp, \inst|output_display|Mod2|auto_generated|divider|divider|op_22~1 , inst|output_display|Mod2|auto_generated|divider|divider|op_22~1, ppl_cpu2, 1
instance = comp, \inst|output_display|Mod2|auto_generated|divider|divider|StageOut[136]~13 , inst|output_display|Mod2|auto_generated|divider|divider|StageOut[136]~13, ppl_cpu2, 1
instance = comp, \inst|output_display|Mod2|auto_generated|divider|divider|StageOut[135]~8 , inst|output_display|Mod2|auto_generated|divider|divider|StageOut[135]~8, ppl_cpu2, 1
instance = comp, \inst|mem_stage|dmem|io_output_regx2|out_port0[2]~feeder , inst|mem_stage|dmem|io_output_regx2|out_port0[2]~feeder, ppl_cpu2, 1
instance = comp, \inst|mem_stage|dmem|io_output_regx2|out_port0[2] , inst|mem_stage|dmem|io_output_regx2|out_port0[2], ppl_cpu2, 1
instance = comp, \inst|output_display|Mod2|auto_generated|divider|divider|op_23~18 , inst|output_display|Mod2|auto_generated|divider|divider|op_23~18, ppl_cpu2, 1
instance = comp, \inst|output_display|Mod2|auto_generated|divider|divider|op_23~5 , inst|output_display|Mod2|auto_generated|divider|divider|op_23~5, ppl_cpu2, 1
instance = comp, \inst|output_display|Mod2|auto_generated|divider|divider|op_23~9 , inst|output_display|Mod2|auto_generated|divider|divider|op_23~9, ppl_cpu2, 1
instance = comp, \inst|output_display|Mod2|auto_generated|divider|divider|op_23~21 , inst|output_display|Mod2|auto_generated|divider|divider|op_23~21, ppl_cpu2, 1
instance = comp, \inst|output_display|Mod2|auto_generated|divider|divider|op_23~25 , inst|output_display|Mod2|auto_generated|divider|divider|op_23~25, ppl_cpu2, 1
instance = comp, \inst|output_display|Mod2|auto_generated|divider|divider|StageOut[137]~15 , inst|output_display|Mod2|auto_generated|divider|divider|StageOut[137]~15, ppl_cpu2, 1
instance = comp, \inst|output_display|Mod2|auto_generated|divider|divider|StageOut[137]~18 , inst|output_display|Mod2|auto_generated|divider|divider|StageOut[137]~18, ppl_cpu2, 1
instance = comp, \inst|output_display|Mod2|auto_generated|divider|divider|op_23~14 , inst|output_display|Mod2|auto_generated|divider|divider|op_23~14, ppl_cpu2, 1
instance = comp, \inst|output_display|Mod2|auto_generated|divider|divider|op_23~1 , inst|output_display|Mod2|auto_generated|divider|divider|op_23~1, ppl_cpu2, 1
instance = comp, \inst|output_display|Mod2|auto_generated|divider|divider|StageOut[142]~11 , inst|output_display|Mod2|auto_generated|divider|divider|StageOut[142]~11, ppl_cpu2, 1
instance = comp, \inst|output_display|Mod2|auto_generated|divider|divider|StageOut[142]~14 , inst|output_display|Mod2|auto_generated|divider|divider|StageOut[142]~14, ppl_cpu2, 1
instance = comp, \inst|output_display|Mod2|auto_generated|divider|divider|StageOut[141]~9 , inst|output_display|Mod2|auto_generated|divider|divider|StageOut[141]~9, ppl_cpu2, 1
instance = comp, \inst|output_display|Mod2|auto_generated|divider|divider|StageOut[140]~4 , inst|output_display|Mod2|auto_generated|divider|divider|StageOut[140]~4, ppl_cpu2, 1
instance = comp, \inst|mem_stage|dmem|io_output_regx2|out_port0[1] , inst|mem_stage|dmem|io_output_regx2|out_port0[1], ppl_cpu2, 1
instance = comp, \inst|output_display|Mod2|auto_generated|divider|divider|op_25~22 , inst|output_display|Mod2|auto_generated|divider|divider|op_25~22, ppl_cpu2, 1
instance = comp, \inst|output_display|Mod2|auto_generated|divider|divider|op_25~5 , inst|output_display|Mod2|auto_generated|divider|divider|op_25~5, ppl_cpu2, 1
instance = comp, \inst|output_display|Mod2|auto_generated|divider|divider|op_25~9 , inst|output_display|Mod2|auto_generated|divider|divider|op_25~9, ppl_cpu2, 1
instance = comp, \inst|output_display|Mod2|auto_generated|divider|divider|op_25~13 , inst|output_display|Mod2|auto_generated|divider|divider|op_25~13, ppl_cpu2, 1
instance = comp, \inst|output_display|Mod2|auto_generated|divider|divider|op_25~25 , inst|output_display|Mod2|auto_generated|divider|divider|op_25~25, ppl_cpu2, 1
instance = comp, \inst|output_display|Mod2|auto_generated|divider|divider|op_25~18 , inst|output_display|Mod2|auto_generated|divider|divider|op_25~18, ppl_cpu2, 1
instance = comp, \inst|output_display|Mod2|auto_generated|divider|divider|op_25~1 , inst|output_display|Mod2|auto_generated|divider|divider|op_25~1, ppl_cpu2, 1
instance = comp, \inst|output_display|Mod2|auto_generated|divider|divider|StageOut[147]~7 , inst|output_display|Mod2|auto_generated|divider|divider|StageOut[147]~7, ppl_cpu2, 1
instance = comp, \inst|output_display|Mod2|auto_generated|divider|divider|StageOut[147]~10 , inst|output_display|Mod2|auto_generated|divider|divider|StageOut[147]~10, ppl_cpu2, 1
instance = comp, \inst|output_display|Mod2|auto_generated|divider|divider|StageOut[146]~5 , inst|output_display|Mod2|auto_generated|divider|divider|StageOut[146]~5, ppl_cpu2, 1
instance = comp, \inst|output_display|Mod2|auto_generated|divider|divider|StageOut[145]~2 , inst|output_display|Mod2|auto_generated|divider|divider|StageOut[145]~2, ppl_cpu2, 1
instance = comp, \inst|mem_stage|dmem|io_output_regx2|out_port0[0] , inst|mem_stage|dmem|io_output_regx2|out_port0[0], ppl_cpu2, 1
instance = comp, \inst|output_display|Mod2|auto_generated|divider|divider|op_26~26 , inst|output_display|Mod2|auto_generated|divider|divider|op_26~26, ppl_cpu2, 1
instance = comp, \inst|output_display|Mod2|auto_generated|divider|divider|op_26~5 , inst|output_display|Mod2|auto_generated|divider|divider|op_26~5, ppl_cpu2, 1
instance = comp, \inst|output_display|Mod2|auto_generated|divider|divider|op_26~9 , inst|output_display|Mod2|auto_generated|divider|divider|op_26~9, ppl_cpu2, 1
instance = comp, \inst|output_display|Mod2|auto_generated|divider|divider|op_26~13 , inst|output_display|Mod2|auto_generated|divider|divider|op_26~13, ppl_cpu2, 1
instance = comp, \inst|output_display|Mod2|auto_generated|divider|divider|op_26~17 , inst|output_display|Mod2|auto_generated|divider|divider|op_26~17, ppl_cpu2, 1
instance = comp, \inst|output_display|Mod2|auto_generated|divider|divider|op_26~22 , inst|output_display|Mod2|auto_generated|divider|divider|op_26~22, ppl_cpu2, 1
instance = comp, \inst|output_display|Mod2|auto_generated|divider|divider|op_26~1 , inst|output_display|Mod2|auto_generated|divider|divider|op_26~1, ppl_cpu2, 1
instance = comp, \inst|output_display|Mod2|auto_generated|divider|divider|StageOut[158]~6 , inst|output_display|Mod2|auto_generated|divider|divider|StageOut[158]~6, ppl_cpu2, 1
instance = comp, \inst|output_display|Mod2|auto_generated|divider|divider|StageOut[157]~3 , inst|output_display|Mod2|auto_generated|divider|divider|StageOut[157]~3, ppl_cpu2, 1
instance = comp, \inst|output_display|Mod2|auto_generated|divider|divider|StageOut[156]~1 , inst|output_display|Mod2|auto_generated|divider|divider|StageOut[156]~1, ppl_cpu2, 1
instance = comp, \inst|output_display|Mod2|auto_generated|divider|divider|StageOut[155]~0 , inst|output_display|Mod2|auto_generated|divider|divider|StageOut[155]~0, ppl_cpu2, 1
instance = comp, \inst|output_display|LED8_out0_low|WideOr0~0 , inst|output_display|LED8_out0_low|WideOr0~0, ppl_cpu2, 1
instance = comp, \inst|output_display|LED8_out0_low|WideOr1~0 , inst|output_display|LED8_out0_low|WideOr1~0, ppl_cpu2, 1
instance = comp, \inst|output_display|LED8_out0_low|WideOr2~0 , inst|output_display|LED8_out0_low|WideOr2~0, ppl_cpu2, 1
instance = comp, \inst|output_display|LED8_out0_low|WideOr3~0 , inst|output_display|LED8_out0_low|WideOr3~0, ppl_cpu2, 1
instance = comp, \inst|output_display|LED8_out0_low|WideOr4~0 , inst|output_display|LED8_out0_low|WideOr4~0, ppl_cpu2, 1
instance = comp, \inst|output_display|LED8_out0_low|WideOr5~0 , inst|output_display|LED8_out0_low|WideOr5~0, ppl_cpu2, 1
instance = comp, \inst|output_display|LED8_out0_low|WideOr6~0 , inst|output_display|LED8_out0_low|WideOr6~0, ppl_cpu2, 1
instance = comp, \inst|mem_stage|dmem|io_output_regx2|out_port0[31]~DUPLICATE , inst|mem_stage|dmem|io_output_regx2|out_port0[31]~DUPLICATE, ppl_cpu2, 1
instance = comp, \inst|output_display|Div2|auto_generated|divider|divider|add_sub_3_result_int[0]~5 , inst|output_display|Div2|auto_generated|divider|divider|add_sub_3_result_int[0]~5, ppl_cpu2, 1
instance = comp, \inst|output_display|Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~9 , inst|output_display|Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~9, ppl_cpu2, 1
instance = comp, \inst|output_display|Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~13 , inst|output_display|Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~13, ppl_cpu2, 1
instance = comp, \inst|output_display|Div2|auto_generated|divider|divider|add_sub_3_result_int[3]~17 , inst|output_display|Div2|auto_generated|divider|divider|add_sub_3_result_int[3]~17, ppl_cpu2, 1
instance = comp, \inst|output_display|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~1 , inst|output_display|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~1, ppl_cpu2, 1
instance = comp, \inst|output_display|Div2|auto_generated|divider|divider|StageOut[18]~109 , inst|output_display|Div2|auto_generated|divider|divider|StageOut[18]~109, ppl_cpu2, 1
instance = comp, \inst|output_display|Div2|auto_generated|divider|divider|StageOut[18]~108 , inst|output_display|Div2|auto_generated|divider|divider|StageOut[18]~108, ppl_cpu2, 1
instance = comp, \inst|output_display|Div2|auto_generated|divider|divider|StageOut[16]~110 , inst|output_display|Div2|auto_generated|divider|divider|StageOut[16]~110, ppl_cpu2, 1
instance = comp, \inst|output_display|Div2|auto_generated|divider|divider|StageOut[16]~111 , inst|output_display|Div2|auto_generated|divider|divider|StageOut[16]~111, ppl_cpu2, 1
instance = comp, \inst|output_display|Div2|auto_generated|divider|divider|op_27~14 , inst|output_display|Div2|auto_generated|divider|divider|op_27~14, ppl_cpu2, 1
instance = comp, \inst|output_display|Div2|auto_generated|divider|divider|op_27~5 , inst|output_display|Div2|auto_generated|divider|divider|op_27~5, ppl_cpu2, 1
instance = comp, \inst|output_display|Div2|auto_generated|divider|divider|op_27~17 , inst|output_display|Div2|auto_generated|divider|divider|op_27~17, ppl_cpu2, 1
instance = comp, \inst|output_display|Div2|auto_generated|divider|divider|op_27~21 , inst|output_display|Div2|auto_generated|divider|divider|op_27~21, ppl_cpu2, 1
instance = comp, \inst|output_display|Div2|auto_generated|divider|divider|op_27~25 , inst|output_display|Div2|auto_generated|divider|divider|op_27~25, ppl_cpu2, 1
instance = comp, \inst|output_display|Div2|auto_generated|divider|divider|op_27~10 , inst|output_display|Div2|auto_generated|divider|divider|op_27~10, ppl_cpu2, 1
instance = comp, \inst|output_display|Div2|auto_generated|divider|divider|op_27~1 , inst|output_display|Div2|auto_generated|divider|divider|op_27~1, ppl_cpu2, 1
instance = comp, \inst|output_display|Div2|auto_generated|divider|divider|StageOut[17]~106 , inst|output_display|Div2|auto_generated|divider|divider|StageOut[17]~106, ppl_cpu2, 1
instance = comp, \inst|output_display|Div2|auto_generated|divider|divider|StageOut[17]~107 , inst|output_display|Div2|auto_generated|divider|divider|StageOut[17]~107, ppl_cpu2, 1
instance = comp, \inst|output_display|Div2|auto_generated|divider|divider|StageOut[16]~104 , inst|output_display|Div2|auto_generated|divider|divider|StageOut[16]~104, ppl_cpu2, 1
instance = comp, \inst|output_display|Div2|auto_generated|divider|divider|StageOut[15]~100 , inst|output_display|Div2|auto_generated|divider|divider|StageOut[15]~100, ppl_cpu2, 1
instance = comp, \inst|output_display|Div2|auto_generated|divider|divider|op_28~18 , inst|output_display|Div2|auto_generated|divider|divider|op_28~18, ppl_cpu2, 1
instance = comp, \inst|output_display|Div2|auto_generated|divider|divider|op_28~5 , inst|output_display|Div2|auto_generated|divider|divider|op_28~5, ppl_cpu2, 1
instance = comp, \inst|output_display|Div2|auto_generated|divider|divider|op_28~9 , inst|output_display|Div2|auto_generated|divider|divider|op_28~9, ppl_cpu2, 1
instance = comp, \inst|output_display|Div2|auto_generated|divider|divider|op_28~21 , inst|output_display|Div2|auto_generated|divider|divider|op_28~21, ppl_cpu2, 1
instance = comp, \inst|output_display|Div2|auto_generated|divider|divider|op_28~25 , inst|output_display|Div2|auto_generated|divider|divider|op_28~25, ppl_cpu2, 1
instance = comp, \inst|output_display|Div2|auto_generated|divider|divider|op_28~14 , inst|output_display|Div2|auto_generated|divider|divider|op_28~14, ppl_cpu2, 1
instance = comp, \inst|output_display|Div2|auto_generated|divider|divider|op_28~1 , inst|output_display|Div2|auto_generated|divider|divider|op_28~1, ppl_cpu2, 1
instance = comp, \inst|output_display|Div2|auto_generated|divider|divider|StageOut[21]~101 , inst|output_display|Div2|auto_generated|divider|divider|StageOut[21]~101, ppl_cpu2, 1
instance = comp, \inst|output_display|Div2|auto_generated|divider|divider|StageOut[20]~96 , inst|output_display|Div2|auto_generated|divider|divider|StageOut[20]~96, ppl_cpu2, 1
instance = comp, \inst|output_display|Div2|auto_generated|divider|divider|op_29~22 , inst|output_display|Div2|auto_generated|divider|divider|op_29~22, ppl_cpu2, 1
instance = comp, \inst|output_display|Div2|auto_generated|divider|divider|op_29~5 , inst|output_display|Div2|auto_generated|divider|divider|op_29~5, ppl_cpu2, 1
instance = comp, \inst|output_display|Div2|auto_generated|divider|divider|op_29~9 , inst|output_display|Div2|auto_generated|divider|divider|op_29~9, ppl_cpu2, 1
instance = comp, \inst|output_display|Div2|auto_generated|divider|divider|op_29~13 , inst|output_display|Div2|auto_generated|divider|divider|op_29~13, ppl_cpu2, 1
instance = comp, \inst|output_display|Div2|auto_generated|divider|divider|op_29~25 , inst|output_display|Div2|auto_generated|divider|divider|op_29~25, ppl_cpu2, 1
instance = comp, \inst|output_display|Div2|auto_generated|divider|divider|StageOut[22]~103 , inst|output_display|Div2|auto_generated|divider|divider|StageOut[22]~103, ppl_cpu2, 1
instance = comp, \inst|output_display|Div2|auto_generated|divider|divider|StageOut[22]~105 , inst|output_display|Div2|auto_generated|divider|divider|StageOut[22]~105, ppl_cpu2, 1
instance = comp, \inst|output_display|Div2|auto_generated|divider|divider|op_29~18 , inst|output_display|Div2|auto_generated|divider|divider|op_29~18, ppl_cpu2, 1
instance = comp, \inst|output_display|Div2|auto_generated|divider|divider|op_29~1 , inst|output_display|Div2|auto_generated|divider|divider|op_29~1, ppl_cpu2, 1
instance = comp, \inst|output_display|Div2|auto_generated|divider|divider|StageOut[27]~99 , inst|output_display|Div2|auto_generated|divider|divider|StageOut[27]~99, ppl_cpu2, 1
instance = comp, \inst|output_display|Div2|auto_generated|divider|divider|StageOut[27]~102 , inst|output_display|Div2|auto_generated|divider|divider|StageOut[27]~102, ppl_cpu2, 1
instance = comp, \inst|output_display|Div2|auto_generated|divider|divider|StageOut[26]~97 , inst|output_display|Div2|auto_generated|divider|divider|StageOut[26]~97, ppl_cpu2, 1
instance = comp, \inst|output_display|Div2|auto_generated|divider|divider|StageOut[25]~92 , inst|output_display|Div2|auto_generated|divider|divider|StageOut[25]~92, ppl_cpu2, 1
instance = comp, \inst|output_display|Div2|auto_generated|divider|divider|op_30~26 , inst|output_display|Div2|auto_generated|divider|divider|op_30~26, ppl_cpu2, 1
instance = comp, \inst|output_display|Div2|auto_generated|divider|divider|op_30~5 , inst|output_display|Div2|auto_generated|divider|divider|op_30~5, ppl_cpu2, 1
instance = comp, \inst|output_display|Div2|auto_generated|divider|divider|op_30~9 , inst|output_display|Div2|auto_generated|divider|divider|op_30~9, ppl_cpu2, 1
instance = comp, \inst|output_display|Div2|auto_generated|divider|divider|op_30~13 , inst|output_display|Div2|auto_generated|divider|divider|op_30~13, ppl_cpu2, 1
instance = comp, \inst|output_display|Div2|auto_generated|divider|divider|op_30~17 , inst|output_display|Div2|auto_generated|divider|divider|op_30~17, ppl_cpu2, 1
instance = comp, \inst|output_display|Div2|auto_generated|divider|divider|op_30~22 , inst|output_display|Div2|auto_generated|divider|divider|op_30~22, ppl_cpu2, 1
instance = comp, \inst|output_display|Div2|auto_generated|divider|divider|op_30~1 , inst|output_display|Div2|auto_generated|divider|divider|op_30~1, ppl_cpu2, 1
instance = comp, \inst|output_display|Div2|auto_generated|divider|divider|StageOut[32]~95 , inst|output_display|Div2|auto_generated|divider|divider|StageOut[32]~95, ppl_cpu2, 1
instance = comp, \inst|output_display|Div2|auto_generated|divider|divider|StageOut[32]~98 , inst|output_display|Div2|auto_generated|divider|divider|StageOut[32]~98, ppl_cpu2, 1
instance = comp, \inst|output_display|Div2|auto_generated|divider|divider|StageOut[31]~93 , inst|output_display|Div2|auto_generated|divider|divider|StageOut[31]~93, ppl_cpu2, 1
instance = comp, \inst|output_display|Div2|auto_generated|divider|divider|StageOut[30]~88 , inst|output_display|Div2|auto_generated|divider|divider|StageOut[30]~88, ppl_cpu2, 1
instance = comp, \inst|output_display|Div2|auto_generated|divider|divider|op_31~14 , inst|output_display|Div2|auto_generated|divider|divider|op_31~14, ppl_cpu2, 1
instance = comp, \inst|output_display|Div2|auto_generated|divider|divider|op_31~5 , inst|output_display|Div2|auto_generated|divider|divider|op_31~5, ppl_cpu2, 1
instance = comp, \inst|output_display|Div2|auto_generated|divider|divider|op_31~17 , inst|output_display|Div2|auto_generated|divider|divider|op_31~17, ppl_cpu2, 1
instance = comp, \inst|output_display|Div2|auto_generated|divider|divider|op_31~21 , inst|output_display|Div2|auto_generated|divider|divider|op_31~21, ppl_cpu2, 1
instance = comp, \inst|output_display|Div2|auto_generated|divider|divider|op_31~25 , inst|output_display|Div2|auto_generated|divider|divider|op_31~25, ppl_cpu2, 1
instance = comp, \inst|output_display|Div2|auto_generated|divider|divider|op_31~10 , inst|output_display|Div2|auto_generated|divider|divider|op_31~10, ppl_cpu2, 1
instance = comp, \inst|output_display|Div2|auto_generated|divider|divider|op_31~1 , inst|output_display|Div2|auto_generated|divider|divider|op_31~1, ppl_cpu2, 1
instance = comp, \inst|output_display|Div2|auto_generated|divider|divider|StageOut[37]~91 , inst|output_display|Div2|auto_generated|divider|divider|StageOut[37]~91, ppl_cpu2, 1
instance = comp, \inst|output_display|Div2|auto_generated|divider|divider|StageOut[37]~94 , inst|output_display|Div2|auto_generated|divider|divider|StageOut[37]~94, ppl_cpu2, 1
instance = comp, \inst|output_display|Div2|auto_generated|divider|divider|StageOut[36]~89 , inst|output_display|Div2|auto_generated|divider|divider|StageOut[36]~89, ppl_cpu2, 1
instance = comp, \inst|output_display|Div2|auto_generated|divider|divider|StageOut[35]~84 , inst|output_display|Div2|auto_generated|divider|divider|StageOut[35]~84, ppl_cpu2, 1
instance = comp, \inst|output_display|Div2|auto_generated|divider|divider|op_32~18 , inst|output_display|Div2|auto_generated|divider|divider|op_32~18, ppl_cpu2, 1
instance = comp, \inst|output_display|Div2|auto_generated|divider|divider|op_32~5 , inst|output_display|Div2|auto_generated|divider|divider|op_32~5, ppl_cpu2, 1
instance = comp, \inst|output_display|Div2|auto_generated|divider|divider|op_32~9 , inst|output_display|Div2|auto_generated|divider|divider|op_32~9, ppl_cpu2, 1
instance = comp, \inst|output_display|Div2|auto_generated|divider|divider|op_32~21 , inst|output_display|Div2|auto_generated|divider|divider|op_32~21, ppl_cpu2, 1
instance = comp, \inst|output_display|Div2|auto_generated|divider|divider|op_32~25 , inst|output_display|Div2|auto_generated|divider|divider|op_32~25, ppl_cpu2, 1
instance = comp, \inst|output_display|Div2|auto_generated|divider|divider|op_32~14 , inst|output_display|Div2|auto_generated|divider|divider|op_32~14, ppl_cpu2, 1
instance = comp, \inst|output_display|Div2|auto_generated|divider|divider|op_32~1 , inst|output_display|Div2|auto_generated|divider|divider|op_32~1, ppl_cpu2, 1
instance = comp, \inst|output_display|Div2|auto_generated|divider|divider|StageOut[42]~87 , inst|output_display|Div2|auto_generated|divider|divider|StageOut[42]~87, ppl_cpu2, 1
instance = comp, \inst|output_display|Div2|auto_generated|divider|divider|StageOut[42]~90 , inst|output_display|Div2|auto_generated|divider|divider|StageOut[42]~90, ppl_cpu2, 1
instance = comp, \inst|output_display|Div2|auto_generated|divider|divider|StageOut[41]~85 , inst|output_display|Div2|auto_generated|divider|divider|StageOut[41]~85, ppl_cpu2, 1
instance = comp, \inst|output_display|Div2|auto_generated|divider|divider|StageOut[40]~80 , inst|output_display|Div2|auto_generated|divider|divider|StageOut[40]~80, ppl_cpu2, 1
instance = comp, \inst|output_display|Div2|auto_generated|divider|divider|op_3~22 , inst|output_display|Div2|auto_generated|divider|divider|op_3~22, ppl_cpu2, 1
instance = comp, \inst|output_display|Div2|auto_generated|divider|divider|op_3~5 , inst|output_display|Div2|auto_generated|divider|divider|op_3~5, ppl_cpu2, 1
instance = comp, \inst|output_display|Div2|auto_generated|divider|divider|op_3~9 , inst|output_display|Div2|auto_generated|divider|divider|op_3~9, ppl_cpu2, 1
instance = comp, \inst|output_display|Div2|auto_generated|divider|divider|op_3~13 , inst|output_display|Div2|auto_generated|divider|divider|op_3~13, ppl_cpu2, 1
instance = comp, \inst|output_display|Div2|auto_generated|divider|divider|op_3~25 , inst|output_display|Div2|auto_generated|divider|divider|op_3~25, ppl_cpu2, 1
instance = comp, \inst|output_display|Div2|auto_generated|divider|divider|op_3~18 , inst|output_display|Div2|auto_generated|divider|divider|op_3~18, ppl_cpu2, 1
instance = comp, \inst|output_display|Div2|auto_generated|divider|divider|op_3~1 , inst|output_display|Div2|auto_generated|divider|divider|op_3~1, ppl_cpu2, 1
instance = comp, \inst|output_display|Div2|auto_generated|divider|divider|StageOut[47]~83 , inst|output_display|Div2|auto_generated|divider|divider|StageOut[47]~83, ppl_cpu2, 1
instance = comp, \inst|output_display|Div2|auto_generated|divider|divider|StageOut[47]~86 , inst|output_display|Div2|auto_generated|divider|divider|StageOut[47]~86, ppl_cpu2, 1
instance = comp, \inst|output_display|Div2|auto_generated|divider|divider|StageOut[46]~81 , inst|output_display|Div2|auto_generated|divider|divider|StageOut[46]~81, ppl_cpu2, 1
instance = comp, \inst|output_display|Div2|auto_generated|divider|divider|StageOut[45]~76 , inst|output_display|Div2|auto_generated|divider|divider|StageOut[45]~76, ppl_cpu2, 1
instance = comp, \inst|output_display|Div2|auto_generated|divider|divider|op_4~26 , inst|output_display|Div2|auto_generated|divider|divider|op_4~26, ppl_cpu2, 1
instance = comp, \inst|output_display|Div2|auto_generated|divider|divider|op_4~5 , inst|output_display|Div2|auto_generated|divider|divider|op_4~5, ppl_cpu2, 1
instance = comp, \inst|output_display|Div2|auto_generated|divider|divider|op_4~9 , inst|output_display|Div2|auto_generated|divider|divider|op_4~9, ppl_cpu2, 1
instance = comp, \inst|output_display|Div2|auto_generated|divider|divider|op_4~13 , inst|output_display|Div2|auto_generated|divider|divider|op_4~13, ppl_cpu2, 1
instance = comp, \inst|output_display|Div2|auto_generated|divider|divider|op_4~17 , inst|output_display|Div2|auto_generated|divider|divider|op_4~17, ppl_cpu2, 1
instance = comp, \inst|output_display|Div2|auto_generated|divider|divider|op_4~22 , inst|output_display|Div2|auto_generated|divider|divider|op_4~22, ppl_cpu2, 1
instance = comp, \inst|output_display|Div2|auto_generated|divider|divider|op_4~1 , inst|output_display|Div2|auto_generated|divider|divider|op_4~1, ppl_cpu2, 1
instance = comp, \inst|output_display|Div2|auto_generated|divider|divider|StageOut[57]~75 , inst|output_display|Div2|auto_generated|divider|divider|StageOut[57]~75, ppl_cpu2, 1
instance = comp, \inst|output_display|Div2|auto_generated|divider|divider|StageOut[52]~79 , inst|output_display|Div2|auto_generated|divider|divider|StageOut[52]~79, ppl_cpu2, 1
instance = comp, \inst|output_display|Div2|auto_generated|divider|divider|StageOut[52]~82 , inst|output_display|Div2|auto_generated|divider|divider|StageOut[52]~82, ppl_cpu2, 1
instance = comp, \inst|output_display|Div2|auto_generated|divider|divider|StageOut[51]~77 , inst|output_display|Div2|auto_generated|divider|divider|StageOut[51]~77, ppl_cpu2, 1
instance = comp, \inst|output_display|Div2|auto_generated|divider|divider|StageOut[50]~72 , inst|output_display|Div2|auto_generated|divider|divider|StageOut[50]~72, ppl_cpu2, 1
instance = comp, \inst|output_display|Div2|auto_generated|divider|divider|op_5~14 , inst|output_display|Div2|auto_generated|divider|divider|op_5~14, ppl_cpu2, 1
instance = comp, \inst|output_display|Div2|auto_generated|divider|divider|op_5~5 , inst|output_display|Div2|auto_generated|divider|divider|op_5~5, ppl_cpu2, 1
instance = comp, \inst|output_display|Div2|auto_generated|divider|divider|op_5~17 , inst|output_display|Div2|auto_generated|divider|divider|op_5~17, ppl_cpu2, 1
instance = comp, \inst|output_display|Div2|auto_generated|divider|divider|op_5~21 , inst|output_display|Div2|auto_generated|divider|divider|op_5~21, ppl_cpu2, 1
instance = comp, \inst|output_display|Div2|auto_generated|divider|divider|op_5~25 , inst|output_display|Div2|auto_generated|divider|divider|op_5~25, ppl_cpu2, 1
instance = comp, \inst|output_display|Div2|auto_generated|divider|divider|op_5~10 , inst|output_display|Div2|auto_generated|divider|divider|op_5~10, ppl_cpu2, 1
instance = comp, \inst|output_display|Div2|auto_generated|divider|divider|op_5~1 , inst|output_display|Div2|auto_generated|divider|divider|op_5~1, ppl_cpu2, 1
instance = comp, \inst|output_display|Div2|auto_generated|divider|divider|StageOut[57]~78 , inst|output_display|Div2|auto_generated|divider|divider|StageOut[57]~78, ppl_cpu2, 1
instance = comp, \inst|output_display|Div2|auto_generated|divider|divider|StageOut[56]~73 , inst|output_display|Div2|auto_generated|divider|divider|StageOut[56]~73, ppl_cpu2, 1
instance = comp, \inst|output_display|Div2|auto_generated|divider|divider|StageOut[55]~68 , inst|output_display|Div2|auto_generated|divider|divider|StageOut[55]~68, ppl_cpu2, 1
instance = comp, \inst|output_display|Div2|auto_generated|divider|divider|op_6~18 , inst|output_display|Div2|auto_generated|divider|divider|op_6~18, ppl_cpu2, 1
instance = comp, \inst|output_display|Div2|auto_generated|divider|divider|op_6~5 , inst|output_display|Div2|auto_generated|divider|divider|op_6~5, ppl_cpu2, 1
instance = comp, \inst|output_display|Div2|auto_generated|divider|divider|op_6~9 , inst|output_display|Div2|auto_generated|divider|divider|op_6~9, ppl_cpu2, 1
instance = comp, \inst|output_display|Div2|auto_generated|divider|divider|op_6~21 , inst|output_display|Div2|auto_generated|divider|divider|op_6~21, ppl_cpu2, 1
instance = comp, \inst|output_display|Div2|auto_generated|divider|divider|op_6~25 , inst|output_display|Div2|auto_generated|divider|divider|op_6~25, ppl_cpu2, 1
instance = comp, \inst|output_display|Div2|auto_generated|divider|divider|op_6~14 , inst|output_display|Div2|auto_generated|divider|divider|op_6~14, ppl_cpu2, 1
instance = comp, \inst|output_display|Div2|auto_generated|divider|divider|op_6~1 , inst|output_display|Div2|auto_generated|divider|divider|op_6~1, ppl_cpu2, 1
instance = comp, \inst|output_display|Div2|auto_generated|divider|divider|StageOut[67]~67 , inst|output_display|Div2|auto_generated|divider|divider|StageOut[67]~67, ppl_cpu2, 1
instance = comp, \inst|output_display|Div2|auto_generated|divider|divider|StageOut[62]~71 , inst|output_display|Div2|auto_generated|divider|divider|StageOut[62]~71, ppl_cpu2, 1
instance = comp, \inst|output_display|Div2|auto_generated|divider|divider|StageOut[62]~74 , inst|output_display|Div2|auto_generated|divider|divider|StageOut[62]~74, ppl_cpu2, 1
instance = comp, \inst|output_display|Div2|auto_generated|divider|divider|StageOut[61]~69 , inst|output_display|Div2|auto_generated|divider|divider|StageOut[61]~69, ppl_cpu2, 1
instance = comp, \inst|output_display|Div2|auto_generated|divider|divider|StageOut[60]~64 , inst|output_display|Div2|auto_generated|divider|divider|StageOut[60]~64, ppl_cpu2, 1
instance = comp, \inst|output_display|Div2|auto_generated|divider|divider|op_7~22 , inst|output_display|Div2|auto_generated|divider|divider|op_7~22, ppl_cpu2, 1
instance = comp, \inst|output_display|Div2|auto_generated|divider|divider|op_7~5 , inst|output_display|Div2|auto_generated|divider|divider|op_7~5, ppl_cpu2, 1
instance = comp, \inst|output_display|Div2|auto_generated|divider|divider|op_7~9 , inst|output_display|Div2|auto_generated|divider|divider|op_7~9, ppl_cpu2, 1
instance = comp, \inst|output_display|Div2|auto_generated|divider|divider|op_7~13 , inst|output_display|Div2|auto_generated|divider|divider|op_7~13, ppl_cpu2, 1
instance = comp, \inst|output_display|Div2|auto_generated|divider|divider|op_7~25 , inst|output_display|Div2|auto_generated|divider|divider|op_7~25, ppl_cpu2, 1
instance = comp, \inst|output_display|Div2|auto_generated|divider|divider|op_7~18 , inst|output_display|Div2|auto_generated|divider|divider|op_7~18, ppl_cpu2, 1
instance = comp, \inst|output_display|Div2|auto_generated|divider|divider|op_7~1 , inst|output_display|Div2|auto_generated|divider|divider|op_7~1, ppl_cpu2, 1
instance = comp, \inst|output_display|Div2|auto_generated|divider|divider|StageOut[67]~70 , inst|output_display|Div2|auto_generated|divider|divider|StageOut[67]~70, ppl_cpu2, 1
instance = comp, \inst|output_display|Div2|auto_generated|divider|divider|StageOut[66]~65 , inst|output_display|Div2|auto_generated|divider|divider|StageOut[66]~65, ppl_cpu2, 1
instance = comp, \inst|output_display|Div2|auto_generated|divider|divider|StageOut[65]~60 , inst|output_display|Div2|auto_generated|divider|divider|StageOut[65]~60, ppl_cpu2, 1
instance = comp, \inst|output_display|Div2|auto_generated|divider|divider|op_8~26 , inst|output_display|Div2|auto_generated|divider|divider|op_8~26, ppl_cpu2, 1
instance = comp, \inst|output_display|Div2|auto_generated|divider|divider|op_8~5 , inst|output_display|Div2|auto_generated|divider|divider|op_8~5, ppl_cpu2, 1
instance = comp, \inst|output_display|Div2|auto_generated|divider|divider|op_8~9 , inst|output_display|Div2|auto_generated|divider|divider|op_8~9, ppl_cpu2, 1
instance = comp, \inst|output_display|Div2|auto_generated|divider|divider|op_8~13 , inst|output_display|Div2|auto_generated|divider|divider|op_8~13, ppl_cpu2, 1
instance = comp, \inst|output_display|Div2|auto_generated|divider|divider|op_8~17 , inst|output_display|Div2|auto_generated|divider|divider|op_8~17, ppl_cpu2, 1
instance = comp, \inst|output_display|Div2|auto_generated|divider|divider|op_8~22 , inst|output_display|Div2|auto_generated|divider|divider|op_8~22, ppl_cpu2, 1
instance = comp, \inst|output_display|Div2|auto_generated|divider|divider|op_8~1 , inst|output_display|Div2|auto_generated|divider|divider|op_8~1, ppl_cpu2, 1
instance = comp, \inst|output_display|Div2|auto_generated|divider|divider|StageOut[71]~61 , inst|output_display|Div2|auto_generated|divider|divider|StageOut[71]~61, ppl_cpu2, 1
instance = comp, \inst|output_display|Div2|auto_generated|divider|divider|StageOut[70]~56 , inst|output_display|Div2|auto_generated|divider|divider|StageOut[70]~56, ppl_cpu2, 1
instance = comp, \inst|output_display|Div2|auto_generated|divider|divider|op_9~14 , inst|output_display|Div2|auto_generated|divider|divider|op_9~14, ppl_cpu2, 1
instance = comp, \inst|output_display|Div2|auto_generated|divider|divider|op_9~5 , inst|output_display|Div2|auto_generated|divider|divider|op_9~5, ppl_cpu2, 1
instance = comp, \inst|output_display|Div2|auto_generated|divider|divider|op_9~17 , inst|output_display|Div2|auto_generated|divider|divider|op_9~17, ppl_cpu2, 1
instance = comp, \inst|output_display|Div2|auto_generated|divider|divider|op_9~21 , inst|output_display|Div2|auto_generated|divider|divider|op_9~21, ppl_cpu2, 1
instance = comp, \inst|output_display|Div2|auto_generated|divider|divider|op_9~25 , inst|output_display|Div2|auto_generated|divider|divider|op_9~25, ppl_cpu2, 1
instance = comp, \inst|output_display|Div2|auto_generated|divider|divider|StageOut[72]~63 , inst|output_display|Div2|auto_generated|divider|divider|StageOut[72]~63, ppl_cpu2, 1
instance = comp, \inst|output_display|Div2|auto_generated|divider|divider|StageOut[72]~66 , inst|output_display|Div2|auto_generated|divider|divider|StageOut[72]~66, ppl_cpu2, 1
instance = comp, \inst|output_display|Div2|auto_generated|divider|divider|op_9~10 , inst|output_display|Div2|auto_generated|divider|divider|op_9~10, ppl_cpu2, 1
instance = comp, \inst|output_display|Div2|auto_generated|divider|divider|op_9~1 , inst|output_display|Div2|auto_generated|divider|divider|op_9~1, ppl_cpu2, 1
instance = comp, \inst|output_display|Div2|auto_generated|divider|divider|StageOut[77]~59 , inst|output_display|Div2|auto_generated|divider|divider|StageOut[77]~59, ppl_cpu2, 1
instance = comp, \inst|output_display|Div2|auto_generated|divider|divider|StageOut[77]~62 , inst|output_display|Div2|auto_generated|divider|divider|StageOut[77]~62, ppl_cpu2, 1
instance = comp, \inst|output_display|Div2|auto_generated|divider|divider|StageOut[76]~57 , inst|output_display|Div2|auto_generated|divider|divider|StageOut[76]~57, ppl_cpu2, 1
instance = comp, \inst|output_display|Div2|auto_generated|divider|divider|StageOut[75]~52 , inst|output_display|Div2|auto_generated|divider|divider|StageOut[75]~52, ppl_cpu2, 1
instance = comp, \inst|output_display|Div2|auto_generated|divider|divider|op_10~18 , inst|output_display|Div2|auto_generated|divider|divider|op_10~18, ppl_cpu2, 1
instance = comp, \inst|output_display|Div2|auto_generated|divider|divider|op_10~5 , inst|output_display|Div2|auto_generated|divider|divider|op_10~5, ppl_cpu2, 1
instance = comp, \inst|output_display|Div2|auto_generated|divider|divider|op_10~9 , inst|output_display|Div2|auto_generated|divider|divider|op_10~9, ppl_cpu2, 1
instance = comp, \inst|output_display|Div2|auto_generated|divider|divider|op_10~21 , inst|output_display|Div2|auto_generated|divider|divider|op_10~21, ppl_cpu2, 1
instance = comp, \inst|output_display|Div2|auto_generated|divider|divider|op_10~25 , inst|output_display|Div2|auto_generated|divider|divider|op_10~25, ppl_cpu2, 1
instance = comp, \inst|output_display|Div2|auto_generated|divider|divider|op_10~14 , inst|output_display|Div2|auto_generated|divider|divider|op_10~14, ppl_cpu2, 1
instance = comp, \inst|output_display|Div2|auto_generated|divider|divider|op_10~1 , inst|output_display|Div2|auto_generated|divider|divider|op_10~1, ppl_cpu2, 1
instance = comp, \inst|output_display|Div2|auto_generated|divider|divider|StageOut[82]~55 , inst|output_display|Div2|auto_generated|divider|divider|StageOut[82]~55, ppl_cpu2, 1
instance = comp, \inst|output_display|Div2|auto_generated|divider|divider|StageOut[82]~58 , inst|output_display|Div2|auto_generated|divider|divider|StageOut[82]~58, ppl_cpu2, 1
instance = comp, \inst|output_display|Div2|auto_generated|divider|divider|StageOut[81]~53 , inst|output_display|Div2|auto_generated|divider|divider|StageOut[81]~53, ppl_cpu2, 1
instance = comp, \inst|output_display|Div2|auto_generated|divider|divider|StageOut[80]~48 , inst|output_display|Div2|auto_generated|divider|divider|StageOut[80]~48, ppl_cpu2, 1
instance = comp, \inst|output_display|Div2|auto_generated|divider|divider|op_11~22 , inst|output_display|Div2|auto_generated|divider|divider|op_11~22, ppl_cpu2, 1
instance = comp, \inst|output_display|Div2|auto_generated|divider|divider|op_11~5 , inst|output_display|Div2|auto_generated|divider|divider|op_11~5, ppl_cpu2, 1
instance = comp, \inst|output_display|Div2|auto_generated|divider|divider|op_11~9 , inst|output_display|Div2|auto_generated|divider|divider|op_11~9, ppl_cpu2, 1
instance = comp, \inst|output_display|Div2|auto_generated|divider|divider|op_11~13 , inst|output_display|Div2|auto_generated|divider|divider|op_11~13, ppl_cpu2, 1
instance = comp, \inst|output_display|Div2|auto_generated|divider|divider|op_11~25 , inst|output_display|Div2|auto_generated|divider|divider|op_11~25, ppl_cpu2, 1
instance = comp, \inst|output_display|Div2|auto_generated|divider|divider|op_11~18 , inst|output_display|Div2|auto_generated|divider|divider|op_11~18, ppl_cpu2, 1
instance = comp, \inst|output_display|Div2|auto_generated|divider|divider|op_11~1 , inst|output_display|Div2|auto_generated|divider|divider|op_11~1, ppl_cpu2, 1
instance = comp, \inst|output_display|Div2|auto_generated|divider|divider|StageOut[87]~51 , inst|output_display|Div2|auto_generated|divider|divider|StageOut[87]~51, ppl_cpu2, 1
instance = comp, \inst|output_display|Div2|auto_generated|divider|divider|StageOut[87]~54 , inst|output_display|Div2|auto_generated|divider|divider|StageOut[87]~54, ppl_cpu2, 1
instance = comp, \inst|output_display|Div2|auto_generated|divider|divider|StageOut[86]~49 , inst|output_display|Div2|auto_generated|divider|divider|StageOut[86]~49, ppl_cpu2, 1
instance = comp, \inst|output_display|Div2|auto_generated|divider|divider|StageOut[85]~44 , inst|output_display|Div2|auto_generated|divider|divider|StageOut[85]~44, ppl_cpu2, 1
instance = comp, \inst|output_display|Div2|auto_generated|divider|divider|op_12~26 , inst|output_display|Div2|auto_generated|divider|divider|op_12~26, ppl_cpu2, 1
instance = comp, \inst|output_display|Div2|auto_generated|divider|divider|op_12~5 , inst|output_display|Div2|auto_generated|divider|divider|op_12~5, ppl_cpu2, 1
instance = comp, \inst|output_display|Div2|auto_generated|divider|divider|op_12~9 , inst|output_display|Div2|auto_generated|divider|divider|op_12~9, ppl_cpu2, 1
instance = comp, \inst|output_display|Div2|auto_generated|divider|divider|op_12~13 , inst|output_display|Div2|auto_generated|divider|divider|op_12~13, ppl_cpu2, 1
instance = comp, \inst|output_display|Div2|auto_generated|divider|divider|op_12~17 , inst|output_display|Div2|auto_generated|divider|divider|op_12~17, ppl_cpu2, 1
instance = comp, \inst|output_display|Div2|auto_generated|divider|divider|op_12~22 , inst|output_display|Div2|auto_generated|divider|divider|op_12~22, ppl_cpu2, 1
instance = comp, \inst|output_display|Div2|auto_generated|divider|divider|op_12~1 , inst|output_display|Div2|auto_generated|divider|divider|op_12~1, ppl_cpu2, 1
instance = comp, \inst|output_display|Div2|auto_generated|divider|divider|StageOut[91]~45 , inst|output_display|Div2|auto_generated|divider|divider|StageOut[91]~45, ppl_cpu2, 1
instance = comp, \inst|output_display|Div2|auto_generated|divider|divider|StageOut[90]~40 , inst|output_display|Div2|auto_generated|divider|divider|StageOut[90]~40, ppl_cpu2, 1
instance = comp, \inst|mem_stage|dmem|io_output_regx2|out_port0[12] , inst|mem_stage|dmem|io_output_regx2|out_port0[12], ppl_cpu2, 1
instance = comp, \inst|output_display|Div2|auto_generated|divider|divider|op_14~14 , inst|output_display|Div2|auto_generated|divider|divider|op_14~14, ppl_cpu2, 1
instance = comp, \inst|output_display|Div2|auto_generated|divider|divider|op_14~5 , inst|output_display|Div2|auto_generated|divider|divider|op_14~5, ppl_cpu2, 1
instance = comp, \inst|output_display|Div2|auto_generated|divider|divider|op_14~17 , inst|output_display|Div2|auto_generated|divider|divider|op_14~17, ppl_cpu2, 1
instance = comp, \inst|output_display|Div2|auto_generated|divider|divider|op_14~21 , inst|output_display|Div2|auto_generated|divider|divider|op_14~21, ppl_cpu2, 1
instance = comp, \inst|output_display|Div2|auto_generated|divider|divider|op_14~25 , inst|output_display|Div2|auto_generated|divider|divider|op_14~25, ppl_cpu2, 1
instance = comp, \inst|output_display|Div2|auto_generated|divider|divider|StageOut[92]~47 , inst|output_display|Div2|auto_generated|divider|divider|StageOut[92]~47, ppl_cpu2, 1
instance = comp, \inst|output_display|Div2|auto_generated|divider|divider|StageOut[92]~50 , inst|output_display|Div2|auto_generated|divider|divider|StageOut[92]~50, ppl_cpu2, 1
instance = comp, \inst|output_display|Div2|auto_generated|divider|divider|op_14~10 , inst|output_display|Div2|auto_generated|divider|divider|op_14~10, ppl_cpu2, 1
instance = comp, \inst|output_display|Div2|auto_generated|divider|divider|op_14~1 , inst|output_display|Div2|auto_generated|divider|divider|op_14~1, ppl_cpu2, 1
instance = comp, \inst|output_display|Div2|auto_generated|divider|divider|StageOut[97]~43 , inst|output_display|Div2|auto_generated|divider|divider|StageOut[97]~43, ppl_cpu2, 1
instance = comp, \inst|output_display|Div2|auto_generated|divider|divider|StageOut[97]~46 , inst|output_display|Div2|auto_generated|divider|divider|StageOut[97]~46, ppl_cpu2, 1
instance = comp, \inst|output_display|Div2|auto_generated|divider|divider|StageOut[96]~41 , inst|output_display|Div2|auto_generated|divider|divider|StageOut[96]~41, ppl_cpu2, 1
instance = comp, \inst|output_display|Div2|auto_generated|divider|divider|StageOut[95]~36 , inst|output_display|Div2|auto_generated|divider|divider|StageOut[95]~36, ppl_cpu2, 1
instance = comp, \inst|output_display|Div2|auto_generated|divider|divider|op_15~18 , inst|output_display|Div2|auto_generated|divider|divider|op_15~18, ppl_cpu2, 1
instance = comp, \inst|output_display|Div2|auto_generated|divider|divider|op_15~5 , inst|output_display|Div2|auto_generated|divider|divider|op_15~5, ppl_cpu2, 1
instance = comp, \inst|output_display|Div2|auto_generated|divider|divider|op_15~9 , inst|output_display|Div2|auto_generated|divider|divider|op_15~9, ppl_cpu2, 1
instance = comp, \inst|output_display|Div2|auto_generated|divider|divider|op_15~21 , inst|output_display|Div2|auto_generated|divider|divider|op_15~21, ppl_cpu2, 1
instance = comp, \inst|output_display|Div2|auto_generated|divider|divider|op_15~25 , inst|output_display|Div2|auto_generated|divider|divider|op_15~25, ppl_cpu2, 1
instance = comp, \inst|output_display|Div2|auto_generated|divider|divider|op_15~14 , inst|output_display|Div2|auto_generated|divider|divider|op_15~14, ppl_cpu2, 1
instance = comp, \inst|output_display|Div2|auto_generated|divider|divider|op_15~1 , inst|output_display|Div2|auto_generated|divider|divider|op_15~1, ppl_cpu2, 1
instance = comp, \inst|output_display|Div2|auto_generated|divider|divider|StageOut[102]~39 , inst|output_display|Div2|auto_generated|divider|divider|StageOut[102]~39, ppl_cpu2, 1
instance = comp, \inst|output_display|Div2|auto_generated|divider|divider|StageOut[102]~42 , inst|output_display|Div2|auto_generated|divider|divider|StageOut[102]~42, ppl_cpu2, 1
instance = comp, \inst|output_display|Div2|auto_generated|divider|divider|StageOut[101]~37 , inst|output_display|Div2|auto_generated|divider|divider|StageOut[101]~37, ppl_cpu2, 1
instance = comp, \inst|output_display|Div2|auto_generated|divider|divider|StageOut[100]~32 , inst|output_display|Div2|auto_generated|divider|divider|StageOut[100]~32, ppl_cpu2, 1
instance = comp, \inst|output_display|Div2|auto_generated|divider|divider|op_16~22 , inst|output_display|Div2|auto_generated|divider|divider|op_16~22, ppl_cpu2, 1
instance = comp, \inst|output_display|Div2|auto_generated|divider|divider|op_16~5 , inst|output_display|Div2|auto_generated|divider|divider|op_16~5, ppl_cpu2, 1
instance = comp, \inst|output_display|Div2|auto_generated|divider|divider|op_16~9 , inst|output_display|Div2|auto_generated|divider|divider|op_16~9, ppl_cpu2, 1
instance = comp, \inst|output_display|Div2|auto_generated|divider|divider|op_16~13 , inst|output_display|Div2|auto_generated|divider|divider|op_16~13, ppl_cpu2, 1
instance = comp, \inst|output_display|Div2|auto_generated|divider|divider|op_16~25 , inst|output_display|Div2|auto_generated|divider|divider|op_16~25, ppl_cpu2, 1
instance = comp, \inst|output_display|Div2|auto_generated|divider|divider|op_16~18 , inst|output_display|Div2|auto_generated|divider|divider|op_16~18, ppl_cpu2, 1
instance = comp, \inst|output_display|Div2|auto_generated|divider|divider|op_16~1 , inst|output_display|Div2|auto_generated|divider|divider|op_16~1, ppl_cpu2, 1
instance = comp, \inst|output_display|Div2|auto_generated|divider|divider|StageOut[106]~33 , inst|output_display|Div2|auto_generated|divider|divider|StageOut[106]~33, ppl_cpu2, 1
instance = comp, \inst|output_display|Div2|auto_generated|divider|divider|StageOut[105]~28 , inst|output_display|Div2|auto_generated|divider|divider|StageOut[105]~28, ppl_cpu2, 1
instance = comp, \inst|output_display|Div2|auto_generated|divider|divider|op_17~26 , inst|output_display|Div2|auto_generated|divider|divider|op_17~26, ppl_cpu2, 1
instance = comp, \inst|output_display|Div2|auto_generated|divider|divider|op_17~5 , inst|output_display|Div2|auto_generated|divider|divider|op_17~5, ppl_cpu2, 1
instance = comp, \inst|output_display|Div2|auto_generated|divider|divider|op_17~9 , inst|output_display|Div2|auto_generated|divider|divider|op_17~9, ppl_cpu2, 1
instance = comp, \inst|output_display|Div2|auto_generated|divider|divider|op_17~13 , inst|output_display|Div2|auto_generated|divider|divider|op_17~13, ppl_cpu2, 1
instance = comp, \inst|output_display|Div2|auto_generated|divider|divider|op_17~17 , inst|output_display|Div2|auto_generated|divider|divider|op_17~17, ppl_cpu2, 1
instance = comp, \inst|output_display|Div2|auto_generated|divider|divider|StageOut[107]~35 , inst|output_display|Div2|auto_generated|divider|divider|StageOut[107]~35, ppl_cpu2, 1
instance = comp, \inst|output_display|Div2|auto_generated|divider|divider|StageOut[107]~38 , inst|output_display|Div2|auto_generated|divider|divider|StageOut[107]~38, ppl_cpu2, 1
instance = comp, \inst|output_display|Div2|auto_generated|divider|divider|op_17~22 , inst|output_display|Div2|auto_generated|divider|divider|op_17~22, ppl_cpu2, 1
instance = comp, \inst|output_display|Div2|auto_generated|divider|divider|op_17~1 , inst|output_display|Div2|auto_generated|divider|divider|op_17~1, ppl_cpu2, 1
instance = comp, \inst|output_display|Div2|auto_generated|divider|divider|StageOut[112]~31 , inst|output_display|Div2|auto_generated|divider|divider|StageOut[112]~31, ppl_cpu2, 1
instance = comp, \inst|output_display|Div2|auto_generated|divider|divider|StageOut[112]~34 , inst|output_display|Div2|auto_generated|divider|divider|StageOut[112]~34, ppl_cpu2, 1
instance = comp, \inst|output_display|Div2|auto_generated|divider|divider|StageOut[111]~29 , inst|output_display|Div2|auto_generated|divider|divider|StageOut[111]~29, ppl_cpu2, 1
instance = comp, \inst|output_display|Div2|auto_generated|divider|divider|StageOut[110]~24 , inst|output_display|Div2|auto_generated|divider|divider|StageOut[110]~24, ppl_cpu2, 1
instance = comp, \inst|output_display|Div2|auto_generated|divider|divider|op_18~14 , inst|output_display|Div2|auto_generated|divider|divider|op_18~14, ppl_cpu2, 1
instance = comp, \inst|output_display|Div2|auto_generated|divider|divider|op_18~5 , inst|output_display|Div2|auto_generated|divider|divider|op_18~5, ppl_cpu2, 1
instance = comp, \inst|output_display|Div2|auto_generated|divider|divider|op_18~17 , inst|output_display|Div2|auto_generated|divider|divider|op_18~17, ppl_cpu2, 1
instance = comp, \inst|output_display|Div2|auto_generated|divider|divider|op_18~21 , inst|output_display|Div2|auto_generated|divider|divider|op_18~21, ppl_cpu2, 1
instance = comp, \inst|output_display|Div2|auto_generated|divider|divider|op_18~25 , inst|output_display|Div2|auto_generated|divider|divider|op_18~25, ppl_cpu2, 1
instance = comp, \inst|output_display|Div2|auto_generated|divider|divider|op_18~10 , inst|output_display|Div2|auto_generated|divider|divider|op_18~10, ppl_cpu2, 1
instance = comp, \inst|output_display|Div2|auto_generated|divider|divider|op_18~1 , inst|output_display|Div2|auto_generated|divider|divider|op_18~1, ppl_cpu2, 1
instance = comp, \inst|output_display|Div2|auto_generated|divider|divider|StageOut[117]~27 , inst|output_display|Div2|auto_generated|divider|divider|StageOut[117]~27, ppl_cpu2, 1
instance = comp, \inst|output_display|Div2|auto_generated|divider|divider|StageOut[117]~30 , inst|output_display|Div2|auto_generated|divider|divider|StageOut[117]~30, ppl_cpu2, 1
instance = comp, \inst|output_display|Div2|auto_generated|divider|divider|StageOut[116]~25 , inst|output_display|Div2|auto_generated|divider|divider|StageOut[116]~25, ppl_cpu2, 1
instance = comp, \inst|output_display|Div2|auto_generated|divider|divider|StageOut[115]~19 , inst|output_display|Div2|auto_generated|divider|divider|StageOut[115]~19, ppl_cpu2, 1
instance = comp, \inst|output_display|Div2|auto_generated|divider|divider|op_19~18 , inst|output_display|Div2|auto_generated|divider|divider|op_19~18, ppl_cpu2, 1
instance = comp, \inst|output_display|Div2|auto_generated|divider|divider|op_19~5 , inst|output_display|Div2|auto_generated|divider|divider|op_19~5, ppl_cpu2, 1
instance = comp, \inst|output_display|Div2|auto_generated|divider|divider|op_19~9 , inst|output_display|Div2|auto_generated|divider|divider|op_19~9, ppl_cpu2, 1
instance = comp, \inst|output_display|Div2|auto_generated|divider|divider|op_19~21 , inst|output_display|Div2|auto_generated|divider|divider|op_19~21, ppl_cpu2, 1
instance = comp, \inst|output_display|Div2|auto_generated|divider|divider|op_19~25 , inst|output_display|Div2|auto_generated|divider|divider|op_19~25, ppl_cpu2, 1
instance = comp, \inst|output_display|Div2|auto_generated|divider|divider|op_19~14 , inst|output_display|Div2|auto_generated|divider|divider|op_19~14, ppl_cpu2, 1
instance = comp, \inst|output_display|Div2|auto_generated|divider|divider|op_19~1 , inst|output_display|Div2|auto_generated|divider|divider|op_19~1, ppl_cpu2, 1
instance = comp, \inst|output_display|Div2|auto_generated|divider|divider|StageOut[127]~18 , inst|output_display|Div2|auto_generated|divider|divider|StageOut[127]~18, ppl_cpu2, 1
instance = comp, \inst|output_display|Div2|auto_generated|divider|divider|StageOut[122]~23 , inst|output_display|Div2|auto_generated|divider|divider|StageOut[122]~23, ppl_cpu2, 1
instance = comp, \inst|output_display|Div2|auto_generated|divider|divider|StageOut[122]~26 , inst|output_display|Div2|auto_generated|divider|divider|StageOut[122]~26, ppl_cpu2, 1
instance = comp, \inst|output_display|Div2|auto_generated|divider|divider|StageOut[121]~20 , inst|output_display|Div2|auto_generated|divider|divider|StageOut[121]~20, ppl_cpu2, 1
instance = comp, \inst|output_display|Div2|auto_generated|divider|divider|StageOut[120]~13 , inst|output_display|Div2|auto_generated|divider|divider|StageOut[120]~13, ppl_cpu2, 1
instance = comp, \inst|output_display|Div2|auto_generated|divider|divider|op_20~22 , inst|output_display|Div2|auto_generated|divider|divider|op_20~22, ppl_cpu2, 1
instance = comp, \inst|output_display|Div2|auto_generated|divider|divider|op_20~5 , inst|output_display|Div2|auto_generated|divider|divider|op_20~5, ppl_cpu2, 1
instance = comp, \inst|output_display|Div2|auto_generated|divider|divider|op_20~9 , inst|output_display|Div2|auto_generated|divider|divider|op_20~9, ppl_cpu2, 1
instance = comp, \inst|output_display|Div2|auto_generated|divider|divider|op_20~13 , inst|output_display|Div2|auto_generated|divider|divider|op_20~13, ppl_cpu2, 1
instance = comp, \inst|output_display|Div2|auto_generated|divider|divider|op_20~25 , inst|output_display|Div2|auto_generated|divider|divider|op_20~25, ppl_cpu2, 1
instance = comp, \inst|output_display|Div2|auto_generated|divider|divider|op_20~18 , inst|output_display|Div2|auto_generated|divider|divider|op_20~18, ppl_cpu2, 1
instance = comp, \inst|output_display|Div2|auto_generated|divider|divider|op_20~1 , inst|output_display|Div2|auto_generated|divider|divider|op_20~1, ppl_cpu2, 1
instance = comp, \inst|output_display|Div2|auto_generated|divider|divider|StageOut[127]~21 , inst|output_display|Div2|auto_generated|divider|divider|StageOut[127]~21, ppl_cpu2, 1
instance = comp, \inst|output_display|Div2|auto_generated|divider|divider|StageOut[126]~14 , inst|output_display|Div2|auto_generated|divider|divider|StageOut[126]~14, ppl_cpu2, 1
instance = comp, \inst|output_display|Div2|auto_generated|divider|divider|StageOut[125]~9 , inst|output_display|Div2|auto_generated|divider|divider|StageOut[125]~9, ppl_cpu2, 1
instance = comp, \inst|mem_stage|dmem|io_output_regx2|out_port0[5] , inst|mem_stage|dmem|io_output_regx2|out_port0[5], ppl_cpu2, 1
instance = comp, \inst|output_display|Div2|auto_generated|divider|divider|op_21~26 , inst|output_display|Div2|auto_generated|divider|divider|op_21~26, ppl_cpu2, 1
instance = comp, \inst|output_display|Div2|auto_generated|divider|divider|op_21~5 , inst|output_display|Div2|auto_generated|divider|divider|op_21~5, ppl_cpu2, 1
instance = comp, \inst|output_display|Div2|auto_generated|divider|divider|op_21~9 , inst|output_display|Div2|auto_generated|divider|divider|op_21~9, ppl_cpu2, 1
instance = comp, \inst|output_display|Div2|auto_generated|divider|divider|op_21~13 , inst|output_display|Div2|auto_generated|divider|divider|op_21~13, ppl_cpu2, 1
instance = comp, \inst|output_display|Div2|auto_generated|divider|divider|op_21~17 , inst|output_display|Div2|auto_generated|divider|divider|op_21~17, ppl_cpu2, 1
instance = comp, \inst|output_display|Div2|auto_generated|divider|divider|op_21~22 , inst|output_display|Div2|auto_generated|divider|divider|op_21~22, ppl_cpu2, 1
instance = comp, \inst|output_display|Div2|auto_generated|divider|divider|op_21~1 , inst|output_display|Div2|auto_generated|divider|divider|op_21~1, ppl_cpu2, 1
instance = comp, \inst|output_display|Div2|auto_generated|divider|divider|StageOut[137]~8 , inst|output_display|Div2|auto_generated|divider|divider|StageOut[137]~8, ppl_cpu2, 1
instance = comp, \inst|output_display|Div2|auto_generated|divider|divider|StageOut[132]~12 , inst|output_display|Div2|auto_generated|divider|divider|StageOut[132]~12, ppl_cpu2, 1
instance = comp, \inst|output_display|Div2|auto_generated|divider|divider|StageOut[132]~15 , inst|output_display|Div2|auto_generated|divider|divider|StageOut[132]~15, ppl_cpu2, 1
instance = comp, \inst|output_display|Div2|auto_generated|divider|divider|StageOut[131]~10 , inst|output_display|Div2|auto_generated|divider|divider|StageOut[131]~10, ppl_cpu2, 1
instance = comp, \inst|output_display|Div2|auto_generated|divider|divider|StageOut[130]~5 , inst|output_display|Div2|auto_generated|divider|divider|StageOut[130]~5, ppl_cpu2, 1
instance = comp, \inst|output_display|Div2|auto_generated|divider|divider|op_22~26 , inst|output_display|Div2|auto_generated|divider|divider|op_22~26, ppl_cpu2, 1
instance = comp, \inst|output_display|Div2|auto_generated|divider|divider|op_22~21 , inst|output_display|Div2|auto_generated|divider|divider|op_22~21, ppl_cpu2, 1
instance = comp, \inst|output_display|Div2|auto_generated|divider|divider|op_22~9 , inst|output_display|Div2|auto_generated|divider|divider|op_22~9, ppl_cpu2, 1
instance = comp, \inst|output_display|Div2|auto_generated|divider|divider|op_22~13 , inst|output_display|Div2|auto_generated|divider|divider|op_22~13, ppl_cpu2, 1
instance = comp, \inst|output_display|Div2|auto_generated|divider|divider|op_22~17 , inst|output_display|Div2|auto_generated|divider|divider|op_22~17, ppl_cpu2, 1
instance = comp, \inst|output_display|Div2|auto_generated|divider|divider|op_22~6 , inst|output_display|Div2|auto_generated|divider|divider|op_22~6, ppl_cpu2, 1
instance = comp, \inst|output_display|Div2|auto_generated|divider|divider|op_22~1 , inst|output_display|Div2|auto_generated|divider|divider|op_22~1, ppl_cpu2, 1
instance = comp, \inst|output_display|Div2|auto_generated|divider|divider|StageOut[137]~11 , inst|output_display|Div2|auto_generated|divider|divider|StageOut[137]~11, ppl_cpu2, 1
instance = comp, \inst|output_display|Div2|auto_generated|divider|divider|StageOut[136]~6 , inst|output_display|Div2|auto_generated|divider|divider|StageOut[136]~6, ppl_cpu2, 1
instance = comp, \inst|output_display|Div2|auto_generated|divider|divider|StageOut[135]~1 , inst|output_display|Div2|auto_generated|divider|divider|StageOut[135]~1, ppl_cpu2, 1
instance = comp, \inst|output_display|Div2|auto_generated|divider|divider|op_23~26 , inst|output_display|Div2|auto_generated|divider|divider|op_23~26, ppl_cpu2, 1
instance = comp, \inst|output_display|Div2|auto_generated|divider|divider|op_23~21 , inst|output_display|Div2|auto_generated|divider|divider|op_23~21, ppl_cpu2, 1
instance = comp, \inst|output_display|Div2|auto_generated|divider|divider|op_23~17 , inst|output_display|Div2|auto_generated|divider|divider|op_23~17, ppl_cpu2, 1
instance = comp, \inst|output_display|Div2|auto_generated|divider|divider|op_23~9 , inst|output_display|Div2|auto_generated|divider|divider|op_23~9, ppl_cpu2, 1
instance = comp, \inst|output_display|Div2|auto_generated|divider|divider|op_23~13 , inst|output_display|Div2|auto_generated|divider|divider|op_23~13, ppl_cpu2, 1
instance = comp, \inst|output_display|Div2|auto_generated|divider|divider|op_23~6 , inst|output_display|Div2|auto_generated|divider|divider|op_23~6, ppl_cpu2, 1
instance = comp, \inst|output_display|Div2|auto_generated|divider|divider|op_23~1 , inst|output_display|Div2|auto_generated|divider|divider|op_23~1, ppl_cpu2, 1
instance = comp, \inst|output_display|Div2|auto_generated|divider|divider|StageOut[141]~2 , inst|output_display|Div2|auto_generated|divider|divider|StageOut[141]~2, ppl_cpu2, 1
instance = comp, \inst|mem_stage|dmem|io_output_regx2|out_port0[3] , inst|mem_stage|dmem|io_output_regx2|out_port0[3], ppl_cpu2, 1
instance = comp, \inst|output_display|Div2|auto_generated|divider|divider|StageOut[140]~16 , inst|output_display|Div2|auto_generated|divider|divider|StageOut[140]~16, ppl_cpu2, 1
instance = comp, \inst|output_display|Div2|auto_generated|divider|divider|op_25~26 , inst|output_display|Div2|auto_generated|divider|divider|op_25~26, ppl_cpu2, 1
instance = comp, \inst|output_display|Div2|auto_generated|divider|divider|op_25~21 , inst|output_display|Div2|auto_generated|divider|divider|op_25~21, ppl_cpu2, 1
instance = comp, \inst|output_display|Div2|auto_generated|divider|divider|op_25~17 , inst|output_display|Div2|auto_generated|divider|divider|op_25~17, ppl_cpu2, 1
instance = comp, \inst|output_display|Div2|auto_generated|divider|divider|op_25~13 , inst|output_display|Div2|auto_generated|divider|divider|op_25~13, ppl_cpu2, 1
instance = comp, \inst|output_display|Div2|auto_generated|divider|divider|op_25~9 , inst|output_display|Div2|auto_generated|divider|divider|op_25~9, ppl_cpu2, 1
instance = comp, \inst|output_display|Div2|auto_generated|divider|divider|StageOut[142]~4 , inst|output_display|Div2|auto_generated|divider|divider|StageOut[142]~4, ppl_cpu2, 1
instance = comp, \inst|output_display|Div2|auto_generated|divider|divider|StageOut[142]~7 , inst|output_display|Div2|auto_generated|divider|divider|StageOut[142]~7, ppl_cpu2, 1
instance = comp, \inst|output_display|Div2|auto_generated|divider|divider|op_25~6 , inst|output_display|Div2|auto_generated|divider|divider|op_25~6, ppl_cpu2, 1
instance = comp, \inst|output_display|Div2|auto_generated|divider|divider|op_25~1 , inst|output_display|Div2|auto_generated|divider|divider|op_25~1, ppl_cpu2, 1
instance = comp, \inst|output_display|Div2|auto_generated|divider|divider|StageOut[147]~0 , inst|output_display|Div2|auto_generated|divider|divider|StageOut[147]~0, ppl_cpu2, 1
instance = comp, \inst|output_display|Div2|auto_generated|divider|divider|StageOut[147]~3 , inst|output_display|Div2|auto_generated|divider|divider|StageOut[147]~3, ppl_cpu2, 1
instance = comp, \inst|output_display|Div2|auto_generated|divider|divider|StageOut[146]~17 , inst|output_display|Div2|auto_generated|divider|divider|StageOut[146]~17, ppl_cpu2, 1
instance = comp, \inst|output_display|Div2|auto_generated|divider|divider|StageOut[145]~22 , inst|output_display|Div2|auto_generated|divider|divider|StageOut[145]~22, ppl_cpu2, 1
instance = comp, \inst|output_display|Div2|auto_generated|divider|divider|op_26~26 , inst|output_display|Div2|auto_generated|divider|divider|op_26~26, ppl_cpu2, 1
instance = comp, \inst|output_display|Div2|auto_generated|divider|divider|op_26~22 , inst|output_display|Div2|auto_generated|divider|divider|op_26~22, ppl_cpu2, 1
instance = comp, \inst|output_display|Div2|auto_generated|divider|divider|op_26~18 , inst|output_display|Div2|auto_generated|divider|divider|op_26~18, ppl_cpu2, 1
instance = comp, \inst|output_display|Div2|auto_generated|divider|divider|op_26~14 , inst|output_display|Div2|auto_generated|divider|divider|op_26~14, ppl_cpu2, 1
instance = comp, \inst|output_display|Div2|auto_generated|divider|divider|op_26~10 , inst|output_display|Div2|auto_generated|divider|divider|op_26~10, ppl_cpu2, 1
instance = comp, \inst|output_display|Div2|auto_generated|divider|divider|op_26~6 , inst|output_display|Div2|auto_generated|divider|divider|op_26~6, ppl_cpu2, 1
instance = comp, \inst|output_display|Div2|auto_generated|divider|divider|op_26~1 , inst|output_display|Div2|auto_generated|divider|divider|op_26~1, ppl_cpu2, 1
instance = comp, \inst|output_display|LED8_out0_high|WideOr0~0 , inst|output_display|LED8_out0_high|WideOr0~0, ppl_cpu2, 1
instance = comp, \inst|output_display|LED8_out0_high|WideOr1~0 , inst|output_display|LED8_out0_high|WideOr1~0, ppl_cpu2, 1
instance = comp, \inst|output_display|LED8_out0_high|WideOr2~0 , inst|output_display|LED8_out0_high|WideOr2~0, ppl_cpu2, 1
instance = comp, \inst|output_display|LED8_out0_high|WideOr3~0 , inst|output_display|LED8_out0_high|WideOr3~0, ppl_cpu2, 1
instance = comp, \inst|output_display|LED8_out0_high|WideOr4~0 , inst|output_display|LED8_out0_high|WideOr4~0, ppl_cpu2, 1
instance = comp, \inst|output_display|LED8_out0_high|WideOr5~0 , inst|output_display|LED8_out0_high|WideOr5~0, ppl_cpu2, 1
instance = comp, \inst|output_display|LED8_out0_high|WideOr6~0 , inst|output_display|LED8_out0_high|WideOr6~0, ppl_cpu2, 1
instance = comp, \~QUARTUS_CREATED_GND~I , ~QUARTUS_CREATED_GND~I, ppl_cpu2, 1
