<profile>

<section name = "Vivado HLS Report for 'linebuffer_Loop_1_pr'" level="0">
<item name = "Date">Mon Mar 16 18:02:57 2020
</item>
<item name = "Version">2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)</item>
<item name = "Project">conv2d_b2b</item>
<item name = "Solution">hls_target</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">5.60, 3.15, 0.70</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">2073602, 2073602, 2073602, 2073602, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">2073600, 2073600, 2, 1, 1, 2073600, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 68, 53</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, -, -, -</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 90</column>
<column name="Register">-, -, 63, -</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="indvar_flatten_next_fu_80_p2">+, 0, 68, 26, 21, 1</column>
<column name="ap_block_state2_pp0_stage0_iter0">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state3_pp0_stage0_iter1">and, 0, 0, 2, 1, 1</column>
<column name="start_write">and, 0, 0, 2, 1, 1</column>
<column name="exitcond_flatten_fu_74_p2">icmp, 0, 0, 13, 21, 16</column>
<column name="ap_block_pp0_stage0_flag00001001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">21, 4, 1, 4</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">15, 3, 1, 3</column>
<column name="in_axi_stream_V_last_V_blk_n">9, 2, 1, 2</column>
<column name="in_axi_stream_V_value_V_blk_n">9, 2, 1, 2</column>
<column name="in_stream_V_value_V_blk_n">9, 2, 1, 2</column>
<column name="indvar_flatten_reg_63">9, 2, 21, 42</column>
<column name="real_start">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">3, 0, 3, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="exitcond_flatten_reg_90">1, 0, 1, 0</column>
<column name="indvar_flatten_reg_63">21, 0, 21, 0</column>
<column name="real_start_status_reg">1, 0, 1, 0</column>
<column name="start_control_reg">1, 0, 1, 0</column>
<column name="start_once_reg">1, 0, 1, 0</column>
<column name="tmp_value_V_reg_99">32, 0, 32, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, linebuffer_Loop_1_pr, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, linebuffer_Loop_1_pr, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, linebuffer_Loop_1_pr, return value</column>
<column name="start_full_n">in, 1, ap_ctrl_hs, linebuffer_Loop_1_pr, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, linebuffer_Loop_1_pr, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, linebuffer_Loop_1_pr, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, linebuffer_Loop_1_pr, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, linebuffer_Loop_1_pr, return value</column>
<column name="start_out">out, 1, ap_ctrl_hs, linebuffer_Loop_1_pr, return value</column>
<column name="start_write">out, 1, ap_ctrl_hs, linebuffer_Loop_1_pr, return value</column>
<column name="in_axi_stream_V_value_V">in, 32, ap_hs, in_axi_stream_V_value_V, pointer</column>
<column name="in_axi_stream_V_value_V_ap_vld">in, 1, ap_hs, in_axi_stream_V_value_V, pointer</column>
<column name="in_axi_stream_V_value_V_ap_ack">out, 1, ap_hs, in_axi_stream_V_value_V, pointer</column>
<column name="in_axi_stream_V_last_V">in, 1, ap_hs, in_axi_stream_V_last_V, pointer</column>
<column name="in_axi_stream_V_last_V_ap_vld">in, 1, ap_hs, in_axi_stream_V_last_V, pointer</column>
<column name="in_axi_stream_V_last_V_ap_ack">out, 1, ap_hs, in_axi_stream_V_last_V, pointer</column>
<column name="in_stream_V_value_V_din">out, 32, ap_fifo, in_stream_V_value_V, pointer</column>
<column name="in_stream_V_value_V_full_n">in, 1, ap_fifo, in_stream_V_value_V, pointer</column>
<column name="in_stream_V_value_V_write">out, 1, ap_fifo, in_stream_V_value_V, pointer</column>
</table>
</item>
</section>
</profile>
