---
layout: default
title: ‰∫∫Â∑•Êô∫ËÉΩËäØÁâáÔºöËÆæËÆ°‰∏éÂÆûË∑µ
---

## COURSE INFORMATION

- Lecture Location: ÊòåÂπ≥Êñ∞Ê†°Âå∫-212
- Lecture time:	9:00am-11:50amÔºåÂë®‰∏âÔºà1ÔΩû16Âë®Ôºâ
- Instructor: Dr. Bonan Yan ÁáïÂçöÂçó (site: [bonany.cc](https://bonany.cc))
- Teaching Assistant: Èü©Á°ÄÂùá
- Email:	bonanyan AT pku.edu.cn

## AGENDA

| Week | Date                                                      | Lecture                                                                                            | Reference                                                                                                | Assignment |
| ---- | --------------------------------------------------------- | :------------------------------------------------------------------------------------------------- | :------------------------------------------------------------------------------------------------------- | ---------- |
| 1    | 9/11                                                      | Class Introduction [\[slides\]](/assets/lec/Lec1_intro.pdf)                                        | Verilog HDL 2005 Standard [\[doc\]](/assets/lec/IEEE.1364-2005_Verilog2005.pdf)                          |            |
| 2    | 9/18                                                      | Advanced HDL basics & Timing [\[slides\]](/assets/lec/Lec2_verilog.pdf)                            | FSM Templates:[1](/assets/other/mealy_state_machine_v.zip), [2](/assets/other/moore_state_machine_v.zip) |            |
| 3    | 9/25                                                      | Logic Synthesis ([\[slides\]](/assets/lec/Lec3_logicsyn.pdf)) - I                                  |                                                                                                          |            |
| 4    | 10/2                                                      | Happy holidayüòÉ                                                                                   |                                                                                                          |            |
| 5    | 10/9                                                      | Logic Synthesis - II                                                                               |                                                                                                          |            |
| 6    | 10/16                                                     | Data Formats & Circuits ([\[slides\]](/assets/lec/Lec4_arithmetics.pdf)                            |                                                                                                          |            |
| 7    | 10/23                                                     | Data Formats & Circuits (conti.)                                                                   |                                                                                                          |            |
| 8    | 10/30                                                     | Memory   Technologies ([\[slides\]](/assets/lec/Lec5_memory.pdf)                                   |                                                                                                          |            |
| 9    | 11/6                                                      | Memory (conti.)                                                                                    | [assignment,](/assets/assignment/assignment.pdf) due 23:59:00, 12/8/2024                                 |            |
| 10   | 11/13                                                     | CPU Microarchitecture [\[slides\]](/assets/lec/Lec6_cpuArch.pdf)                                   |                                                                                                          |            |
| 11   | 11/20                                                     | Systolic Array [\[slides\]](/assets/lec/Lec7_systolic.pdf)                                         | [Project Guide](/assets/lec/ProjectGuide.pdf)                                                            |            |
| 12   | 11/27(Âá∫Â∑Æ,Êå™Âà∞12Êúà6Êó•‰∏äÂçà9am-12pm)                       | --                                                                                                 |                                                                                                          |            |
| 13   | 12/4                                                      | Two Examples for Programmable AI Chip ([slides](/assets/lec/Lec8_2examples.pdf)) & Discussion Time | [MinimalistCPU](/assets/assignment/MinimalistCPU_v2.tar.gz), [PUMA](/assets/lec/PUMA.pdf)                |            |
| 13   | 12/6                                                      | Progress Report - I & Lab Time                                                                     |                                                                                                          |            |
| 14   | 12/11                                                     | Instrumentalism Intro of Latest Machine Learning & Lab Time ([slides](/assets/lec/Lec8_nn.pdf))                                        |                                                                                                          |            |
| 15   | 12/18                                                     | Latest Hardware Design Languages & Lab Time                                                        |                                                                                                          |            |
| 16   | 12/25                                                     | Final Presentation - Progress Report II (the last lecture)                                         |                                                                                                          |            |
| 19   | Jan 13 11:59:00,2025 (tentative) Final Project Submission | [Final Exam Week] No Lecture                                                                       |                                                                                                          |            |

## USEFUL TOOLS

- [Wavedrom](https://wavedrom.com): waveform drawing tool
- [iVerilog](https://github.com/steveicarus/iverilog): Verilog compilers/simulator
- [GTKWave](https://gtkwave.sourceforge.net): waveform viewer
- [PISLib](https://bonany.gitlab.io/pis/): behavioral models of processing-in-memory and memory


## GRADE BREAKDOWN

- Assignments: 20%
- Presentation: 40%
- Final Paper : 40%
