// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2015.4
// Copyright (C) 2015 Xilinx Inc. All rights reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="ov7670_interface,hls_ip_2015_4,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xc7z020clg484-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=4.011000,HLS_SYN_LAT=0,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=43,HLS_SYN_LUT=118}" *)

module ov7670_interface (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        data_in_V,
        href_V,
        vsync_V,
        data_out_V,
        line_valid_V,
        frame_valid_V
);

parameter    ap_const_logic_1 = 1'b1;
parameter    ap_const_logic_0 = 1'b0;
parameter    ap_ST_st1_fsm_0 = 1'b1;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv1_1 = 1'b1;
parameter    ap_const_lv9_0 = 9'b000000000;
parameter    ap_const_lv1_0 = 1'b0;
parameter    ap_const_lv8_0 = 8'b00000000;
parameter    ap_const_lv9_1E0 = 9'b111100000;
parameter    ap_const_lv32_500 = 32'b10100000000;
parameter    ap_const_lv9_1 = 9'b1;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_true = 1'b1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [7:0] data_in_V;
input  [0:0] href_V;
input  [0:0] vsync_V;
output  [7:0] data_out_V;
output  [0:0] line_valid_V;
output  [0:0] frame_valid_V;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[7:0] data_out_V;
reg[0:0] line_valid_V;
reg[0:0] frame_valid_V;
(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm = 1'b1;
reg    ap_sig_cseq_ST_st1_fsm_0;
reg    ap_sig_bdd_17;
reg   [0:0] first = 1'b1;
reg   [8:0] count_lines = 9'b000000000;
reg   [31:0] count_readings = 32'b00000000000000000000000000000000;
wire   [0:0] vsync_V_read_read_fu_56_p2;
wire   [0:0] first_load_load_fu_101_p1;
wire   [0:0] or_cond_fu_127_p2;
wire   [0:0] or_cond1_fu_139_p2;
wire   [8:0] tmp_4_fu_167_p2;
wire   [0:0] href_V_read_read_fu_62_p2;
wire   [0:0] tmp_3_fu_155_p2;
wire   [31:0] tmp_2_fu_179_p2;
wire   [0:0] tmp_fu_121_p2;
wire   [0:0] p_not_fu_111_p2;
wire   [0:0] tmp_1_fu_133_p2;
reg   [0:0] ap_NS_fsm;
reg    ap_sig_bdd_56;
reg    ap_sig_bdd_71;
reg    ap_sig_bdd_38;
reg    ap_sig_bdd_80;
reg    ap_sig_bdd_88;




always @ (posedge ap_clk) begin : ap_ret_ap_CS_fsm
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_st1_fsm_0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_sig_bdd_38) begin
        if (ap_sig_bdd_71) begin
            count_lines <= tmp_4_fu_167_p2;
        end else if (ap_sig_bdd_56) begin
            count_lines <= ap_const_lv9_0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_sig_bdd_38) begin
        if (ap_sig_bdd_80) begin
            count_readings <= tmp_2_fu_179_p2;
        end else if (ap_sig_bdd_71) begin
            count_readings <= ap_const_lv32_0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == ap_const_logic_0) & (~(ap_const_lv1_0 == vsync_V_read_read_fu_56_p2) | (ap_const_lv1_0 == first_load_load_fu_101_p1)))) begin
        first <= ap_const_lv1_0;
    end
end

always @ (ap_start or ap_sig_cseq_ST_st1_fsm_0) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == ap_const_logic_0))) begin
        ap_done = ap_const_logic_1;
    end else begin
        ap_done = ap_const_logic_0;
    end
end

always @ (ap_start or ap_sig_cseq_ST_st1_fsm_0) begin
    if ((~(ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0))) begin
        ap_idle = ap_const_logic_1;
    end else begin
        ap_idle = ap_const_logic_0;
    end
end

always @ (ap_start or ap_sig_cseq_ST_st1_fsm_0) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == ap_const_logic_0))) begin
        ap_ready = ap_const_logic_1;
    end else begin
        ap_ready = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_17) begin
    if (ap_sig_bdd_17) begin
        ap_sig_cseq_ST_st1_fsm_0 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st1_fsm_0 = ap_const_logic_0;
    end
end

always @ (data_in_V or ap_sig_bdd_38 or ap_sig_bdd_80 or ap_sig_bdd_88) begin
    if (ap_sig_bdd_38) begin
        if (ap_sig_bdd_80) begin
            data_out_V = data_in_V;
        end else if (ap_sig_bdd_88) begin
            data_out_V = ap_const_lv8_0;
        end else begin
            data_out_V = 'bx;
        end
    end else begin
        data_out_V = 'bx;
    end
end

always @ (ap_start or ap_sig_cseq_ST_st1_fsm_0 or vsync_V_read_read_fu_56_p2 or first_load_load_fu_101_p1 or or_cond_fu_127_p2) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == ap_const_logic_0) & ((~(ap_const_lv1_0 == vsync_V_read_read_fu_56_p2) & ~(ap_const_lv1_0 == or_cond_fu_127_p2)) | ((ap_const_lv1_0 == first_load_load_fu_101_p1) & ~(ap_const_lv1_0 == or_cond_fu_127_p2))))) begin
        frame_valid_V = ap_const_lv1_1;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == ap_const_logic_0) & (ap_const_lv1_0 == vsync_V_read_read_fu_56_p2) & ~(ap_const_lv1_0 == first_load_load_fu_101_p1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == ap_const_logic_0) & ((~(ap_const_lv1_0 == vsync_V_read_read_fu_56_p2) & (ap_const_lv1_0 == or_cond_fu_127_p2)) | ((ap_const_lv1_0 == first_load_load_fu_101_p1) & (ap_const_lv1_0 == or_cond_fu_127_p2)))))) begin
        frame_valid_V = ap_const_lv1_0;
    end else begin
        frame_valid_V = 'bx;
    end
end

always @ (ap_start or ap_sig_cseq_ST_st1_fsm_0 or vsync_V_read_read_fu_56_p2 or first_load_load_fu_101_p1 or or_cond_fu_127_p2 or href_V_read_read_fu_62_p2) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == ap_const_logic_0) & ((~(ap_const_lv1_0 == vsync_V_read_read_fu_56_p2) & ~(ap_const_lv1_0 == or_cond_fu_127_p2) & ~(ap_const_lv1_0 == href_V_read_read_fu_62_p2)) | ((ap_const_lv1_0 == first_load_load_fu_101_p1) & ~(ap_const_lv1_0 == or_cond_fu_127_p2) & ~(ap_const_lv1_0 == href_V_read_read_fu_62_p2))))) begin
        line_valid_V = ap_const_lv1_1;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == ap_const_logic_0) & (ap_const_lv1_0 == vsync_V_read_read_fu_56_p2) & ~(ap_const_lv1_0 == first_load_load_fu_101_p1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == ap_const_logic_0) & ((~(ap_const_lv1_0 == vsync_V_read_read_fu_56_p2) & ~(ap_const_lv1_0 == or_cond_fu_127_p2) & (ap_const_lv1_0 == href_V_read_read_fu_62_p2)) | ((ap_const_lv1_0 == first_load_load_fu_101_p1) & ~(ap_const_lv1_0 == or_cond_fu_127_p2) & (ap_const_lv1_0 == href_V_read_read_fu_62_p2)))))) begin
        line_valid_V = ap_const_lv1_0;
    end else begin
        line_valid_V = 'bx;
    end
end
always @ (ap_start or ap_CS_fsm) begin
    case (ap_CS_fsm)
        ap_ST_st1_fsm_0 : 
        begin
            ap_NS_fsm = ap_ST_st1_fsm_0;
        end
        default : 
        begin
            ap_NS_fsm = 'bx;
        end
    endcase
end



always @ (ap_CS_fsm) begin
    ap_sig_bdd_17 = (ap_CS_fsm[ap_const_lv32_0] == ap_const_lv1_1);
end


always @ (ap_start or ap_sig_cseq_ST_st1_fsm_0) begin
    ap_sig_bdd_38 = ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == ap_const_logic_0));
end


always @ (vsync_V_read_read_fu_56_p2 or first_load_load_fu_101_p1 or or_cond_fu_127_p2 or or_cond1_fu_139_p2) begin
    ap_sig_bdd_56 = ((~(ap_const_lv1_0 == vsync_V_read_read_fu_56_p2) & (ap_const_lv1_0 == or_cond_fu_127_p2) & (ap_const_lv1_0 == or_cond1_fu_139_p2)) | ((ap_const_lv1_0 == first_load_load_fu_101_p1) & (ap_const_lv1_0 == or_cond_fu_127_p2) & (ap_const_lv1_0 == or_cond1_fu_139_p2)));
end


always @ (vsync_V_read_read_fu_56_p2 or first_load_load_fu_101_p1 or or_cond_fu_127_p2 or href_V_read_read_fu_62_p2 or tmp_3_fu_155_p2) begin
    ap_sig_bdd_71 = ((~(ap_const_lv1_0 == vsync_V_read_read_fu_56_p2) & ~(ap_const_lv1_0 == or_cond_fu_127_p2) & (ap_const_lv1_0 == href_V_read_read_fu_62_p2) & ~(ap_const_lv1_0 == tmp_3_fu_155_p2)) | ((ap_const_lv1_0 == first_load_load_fu_101_p1) & ~(ap_const_lv1_0 == or_cond_fu_127_p2) & (ap_const_lv1_0 == href_V_read_read_fu_62_p2) & ~(ap_const_lv1_0 == tmp_3_fu_155_p2)));
end


always @ (vsync_V_read_read_fu_56_p2 or first_load_load_fu_101_p1 or or_cond_fu_127_p2 or href_V_read_read_fu_62_p2) begin
    ap_sig_bdd_80 = ((~(ap_const_lv1_0 == vsync_V_read_read_fu_56_p2) & ~(ap_const_lv1_0 == or_cond_fu_127_p2) & ~(ap_const_lv1_0 == href_V_read_read_fu_62_p2)) | ((ap_const_lv1_0 == first_load_load_fu_101_p1) & ~(ap_const_lv1_0 == or_cond_fu_127_p2) & ~(ap_const_lv1_0 == href_V_read_read_fu_62_p2)));
end


always @ (vsync_V_read_read_fu_56_p2 or first_load_load_fu_101_p1) begin
    ap_sig_bdd_88 = ((ap_const_lv1_0 == vsync_V_read_read_fu_56_p2) & ~(ap_const_lv1_0 == first_load_load_fu_101_p1));
end

assign first_load_load_fu_101_p1 = first;

assign href_V_read_read_fu_62_p2 = href_V;

assign or_cond1_fu_139_p2 = (tmp_1_fu_133_p2 & p_not_fu_111_p2);

assign or_cond_fu_127_p2 = (tmp_fu_121_p2 & p_not_fu_111_p2);

assign p_not_fu_111_p2 = (vsync_V ^ ap_const_lv1_1);

assign tmp_1_fu_133_p2 = (count_lines == ap_const_lv9_1E0? 1'b1: 1'b0);

assign tmp_2_fu_179_p2 = (count_readings + ap_const_lv32_1);

assign tmp_3_fu_155_p2 = (count_readings == ap_const_lv32_500? 1'b1: 1'b0);

assign tmp_4_fu_167_p2 = (count_lines + ap_const_lv9_1);

assign tmp_fu_121_p2 = (count_lines < ap_const_lv9_1E0? 1'b1: 1'b0);

assign vsync_V_read_read_fu_56_p2 = vsync_V;


endmodule //ov7670_interface

