// Seed: 4155485500
module module_0 ();
  assign id_1 = 1;
  uwire id_3 = 1;
  assign id_1 = 1;
  tranif1 (id_4 ? id_5 : id_5, 1, 1 == (id_2));
  wire id_6;
  tri1 id_7 = 1;
  wire id_8;
  assign id_1 = id_4 - id_3;
  module_2 modCall_1 (
      id_7,
      id_7,
      id_8,
      id_7,
      id_7
  );
  assign id_7 = 1 == 1;
  always assign id_4 = 1;
endmodule
module module_1 ();
  wire id_2;
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_2 = id_4;
  wire id_6;
endmodule
