{
    "large/arm_core/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "large/arm_core/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "arm_core.blif",
        "max_rss(MiB)": 120.3,
        "exec_time(ms)": 2576.6,
        "techmap_time(ms)": 2129.8,
        "Latch Drivers": 1,
        "Pi": 132,
        "Po": 179,
        "logic element": 26091,
        "latch": 4692,
        "Adder": 390,
        "Memory": 1192,
        "generic logic size": 4,
        "Longest Path": 5726,
        "Average Path": 6,
        "Estimated LUTs": 26791,
        "Total Node": 32366
    },
    "large/bgm/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "large/bgm/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "bgm.blif",
        "max_rss(MiB)": 625.8,
        "exec_time(ms)": 24699.4,
        "techmap_time(ms)": 23293.9,
        "Latch Drivers": 61,
        "Pi": 256,
        "Po": 32,
        "logic element": 108824,
        "latch": 6811,
        "Adder": 2511,
        "Multiplier": 11,
        "generic logic size": 4,
        "Longest Path": 12297,
        "Average Path": 6,
        "Estimated LUTs": 121054,
        "Total Node": 118218
    },
    "large/boundtop/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "large/boundtop/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "boundtop.blif",
        "max_rss(MiB)": 36.4,
        "exec_time(ms)": 515.9,
        "techmap_time(ms)": 416.4,
        "Latch Drivers": 102,
        "Pi": 273,
        "Po": 193,
        "logic element": 5904,
        "latch": 1993,
        "Adder": 200,
        "Memory": 32,
        "generic logic size": 4,
        "Longest Path": 635,
        "Average Path": 6,
        "Estimated LUTs": 6170,
        "Total Node": 8231
    },
    "large/des_area/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "large/des_area/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "des_area.blif",
        "max_rss(MiB)": 27.1,
        "exec_time(ms)": 202.4,
        "techmap_time(ms)": 140,
        "Latch Drivers": 1,
        "Pi": 125,
        "Po": 64,
        "logic element": 5631,
        "latch": 64,
        "generic logic size": 4,
        "Longest Path": 423,
        "Average Path": 7,
        "Estimated LUTs": 6697,
        "Total Node": 5696
    },
    "large/des_perf/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "large/des_perf/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "des_perf.blif",
        "max_rss(MiB)": 216.2,
        "exec_time(ms)": 1758.9,
        "techmap_time(ms)": 1146.1,
        "Latch Drivers": 1,
        "Pi": 121,
        "Po": 64,
        "logic element": 65024,
        "latch": 1984,
        "generic logic size": 4,
        "Longest Path": 197,
        "Average Path": 7,
        "Estimated LUTs": 82048,
        "Total Node": 67009
    },
    "large/iir/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "large/iir/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "iir.blif",
        "max_rss(MiB)": 11.3,
        "exec_time(ms)": 25.5,
        "techmap_time(ms)": 13.2,
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 10,
        "logic element": 35,
        "latch": 8,
        "Adder": 8,
        "generic logic size": 4,
        "Longest Path": 19,
        "Average Path": 4,
        "Estimated LUTs": 37,
        "Total Node": 52
    },
    "large/LargeRam/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "large/LargeRam/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "LargeRam.blif",
        "max_rss(MiB)": 14334.1,
        "exec_time(ms)": 100668.4,
        "techmap_time(ms)": 28838.7,
        "Latch Drivers": 1,
        "Pi": 36,
        "Po": 2,
        "logic element": 2883575,
        "latch": 2,
        "Memory": 524288,
        "generic logic size": 4,
        "Longest Path": 60,
        "Average Path": 5,
        "Estimated LUTs": 2883575,
        "Total Node": 3407866
    },
    "large/LU32PEEng/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "large/LU32PEEng/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "LU32PEEng.blif",
        "max_rss(MiB)": 888.6,
        "exec_time(ms)": 34668.7,
        "techmap_time(ms)": 30735,
        "Latch Drivers": 1,
        "Pi": 113,
        "Po": 102,
        "logic element": 182868,
        "latch": 25893,
        "Adder": 13855,
        "Multiplier": 32,
        "Memory": 5251,
        "generic logic size": 4,
        "Longest Path": 7085,
        "Average Path": 5,
        "Estimated LUTs": 193634,
        "Total Node": 227900
    },
    "large/LU64PEEng/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "large/LU64PEEng/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "LU64PEEng.blif",
        "max_rss(MiB)": 1765.7,
        "exec_time(ms)": 70939.7,
        "techmap_time(ms)": 63245,
        "Latch Drivers": 1,
        "Pi": 113,
        "Po": 102,
        "logic element": 355690,
        "latch": 49581,
        "Adder": 25948,
        "Multiplier": 64,
        "Memory": 10372,
        "generic logic size": 4,
        "Longest Path": 7133,
        "Average Path": 5,
        "Estimated LUTs": 376537,
        "Total Node": 441656
    },
    "large/mac1/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "large/mac1/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "mac1.blif",
        "max_rss(MiB)": 38.3,
        "exec_time(ms)": 474.7,
        "techmap_time(ms)": 368.4,
        "Latch Drivers": 1,
        "Pi": 139,
        "Po": 71,
        "logic element": 9681,
        "latch": 262,
        "Adder": 146,
        "generic logic size": 4,
        "Longest Path": 755,
        "Average Path": 5,
        "Estimated LUTs": 9741,
        "Total Node": 10090
    },
    "large/mac2/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "large/mac2/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "mac2.blif",
        "max_rss(MiB)": 110.4,
        "exec_time(ms)": 1599.7,
        "techmap_time(ms)": 1254,
        "Latch Drivers": 1,
        "Pi": 273,
        "Po": 141,
        "logic element": 34768,
        "latch": 524,
        "Adder": 286,
        "generic logic size": 4,
        "Longest Path": 1489,
        "Average Path": 5,
        "Estimated LUTs": 34892,
        "Total Node": 35579
    },
    "large/mkDelayWorker32B/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "large/mkDelayWorker32B/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "mkDelayWorker32B.blif",
        "max_rss(MiB)": 95.9,
        "exec_time(ms)": 1899,
        "techmap_time(ms)": 1493.3,
        "Latch Drivers": 1,
        "Pi": 510,
        "Po": 553,
        "logic element": 14450,
        "latch": 3645,
        "Adder": 768,
        "Memory": 1336,
        "generic logic size": 4,
        "Longest Path": 353,
        "Average Path": 5,
        "Estimated LUTs": 15216,
        "Total Node": 20200
    },
    "large/mkSMAdapter4B/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "large/mkSMAdapter4B/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "mkSMAdapter4B.blif",
        "max_rss(MiB)": 35.2,
        "exec_time(ms)": 462.1,
        "techmap_time(ms)": 349.9,
        "Latch Drivers": 1,
        "Pi": 192,
        "Po": 205,
        "logic element": 5954,
        "latch": 1054,
        "Adder": 344,
        "Memory": 153,
        "generic logic size": 4,
        "Longest Path": 379,
        "Average Path": 5,
        "Estimated LUTs": 6085,
        "Total Node": 7506
    },
    "large/or1200/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "large/or1200/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "or1200.blif",
        "max_rss(MiB)": 39.6,
        "exec_time(ms)": 599.5,
        "techmap_time(ms)": 460.1,
        "Latch Drivers": 3,
        "Pi": 384,
        "Po": 394,
        "logic element": 7521,
        "latch": 765,
        "Adder": 562,
        "Multiplier": 1,
        "Memory": 64,
        "generic logic size": 4,
        "Longest Path": 1693,
        "Average Path": 6,
        "Estimated LUTs": 7892,
        "Total Node": 8916
    },
    "large/paj_boundtop_hierarchy_no_mem/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "large/paj_boundtop_hierarchy_no_mem/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "paj_boundtop_hierarchy_no_mem.blif",
        "max_rss(MiB)": 36.9,
        "exec_time(ms)": 522.4,
        "techmap_time(ms)": 424.6,
        "Latch Drivers": 101,
        "Pi": 263,
        "Po": 193,
        "logic element": 6286,
        "latch": 1905,
        "Adder": 189,
        "generic logic size": 4,
        "Longest Path": 629,
        "Average Path": 6,
        "Estimated LUTs": 6552,
        "Total Node": 8481
    },
    "large/paj_framebuftop_hierarchy_no_mem/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "large/paj_framebuftop_hierarchy_no_mem/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "paj_framebuftop_hierarchy_no_mem.blif",
        "max_rss(MiB)": 16.9,
        "exec_time(ms)": 93.1,
        "techmap_time(ms)": 54.9,
        "Latch Drivers": 2,
        "Pi": 67,
        "Po": 35,
        "logic element": 1586,
        "latch": 549,
        "Adder": 142,
        "generic logic size": 4,
        "Longest Path": 84,
        "Average Path": 5,
        "Estimated LUTs": 1633,
        "Total Node": 2279
    },
    "large/paj_raygentop_hierarchy_no_mem/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "large/paj_raygentop_hierarchy_no_mem/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "paj_raygentop_hierarchy_no_mem.blif",
        "max_rss(MiB)": 34,
        "exec_time(ms)": 502.9,
        "techmap_time(ms)": 400.6,
        "Latch Drivers": 101,
        "Pi": 238,
        "Po": 305,
        "logic element": 4717,
        "latch": 2146,
        "Adder": 413,
        "Multiplier": 18,
        "generic logic size": 4,
        "Longest Path": 253,
        "Average Path": 5,
        "Estimated LUTs": 4746,
        "Total Node": 7395
    },
    "large/paj_top_hierarchy_no_mem/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "large/paj_top_hierarchy_no_mem/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "paj_top_hierarchy_no_mem.blif",
        "max_rss(MiB)": 181.9,
        "exec_time(ms)": 2573.4,
        "techmap_time(ms)": 1782.6,
        "Latch Drivers": 23,
        "Pi": 204,
        "Po": 130,
        "logic element": 37289,
        "latch": 11574,
        "Adder": 5405,
        "Multiplier": 30,
        "generic logic size": 4,
        "Longest Path": 2409,
        "Average Path": 6,
        "Estimated LUTs": 40411,
        "Total Node": 54321
    },
    "large/raygentop/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "large/raygentop/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "raygentop.blif",
        "max_rss(MiB)": 33.7,
        "exec_time(ms)": 487.4,
        "techmap_time(ms)": 384,
        "Latch Drivers": 101,
        "Pi": 238,
        "Po": 305,
        "logic element": 4498,
        "latch": 2175,
        "Adder": 413,
        "Multiplier": 18,
        "Memory": 21,
        "generic logic size": 4,
        "Longest Path": 252,
        "Average Path": 5,
        "Estimated LUTs": 4527,
        "Total Node": 7226
    },
    "large/spree/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "large/spree/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "spree.blif",
        "max_rss(MiB)": 21.3,
        "exec_time(ms)": 285.1,
        "techmap_time(ms)": 225.1,
        "Latch Drivers": 1,
        "Pi": 44,
        "Po": 32,
        "logic element": 2688,
        "latch": 352,
        "Adder": 62,
        "Multiplier": 1,
        "Memory": 128,
        "generic logic size": 4,
        "Longest Path": 683,
        "Average Path": 5,
        "Estimated LUTs": 2952,
        "Total Node": 3232
    },
    "large/sv_chip0_hierarchy_no_mem/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "large/sv_chip0_hierarchy_no_mem/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "sv_chip0_hierarchy_no_mem.blif",
        "max_rss(MiB)": 84,
        "exec_time(ms)": 936.3,
        "techmap_time(ms)": 618,
        "Latch Drivers": 1,
        "Pi": 168,
        "Po": 198,
        "logic element": 8590,
        "latch": 11621,
        "Adder": 2815,
        "generic logic size": 4,
        "Longest Path": 169,
        "Average Path": 5,
        "Estimated LUTs": 8734,
        "Total Node": 23027
    },
    "large/sv_chip1_hierarchy_no_mem/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "large/sv_chip1_hierarchy_no_mem/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "sv_chip1_hierarchy_no_mem.blif",
        "max_rss(MiB)": 103.5,
        "exec_time(ms)": 1444.5,
        "techmap_time(ms)": 1095.8,
        "Latch Drivers": 1,
        "Pi": 67,
        "Po": 145,
        "logic element": 10497,
        "latch": 11448,
        "Adder": 2356,
        "Multiplier": 152,
        "generic logic size": 4,
        "Longest Path": 197,
        "Average Path": 5,
        "Estimated LUTs": 10500,
        "Total Node": 24454
    },
    "large/sv_chip2_hierarchy_no_mem/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "large/sv_chip2_hierarchy_no_mem/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "sv_chip2_hierarchy_no_mem.blif",
        "max_rss(MiB)": 168,
        "exec_time(ms)": 2336.1,
        "techmap_time(ms)": 1210.2,
        "Latch Drivers": 1,
        "Pi": 148,
        "Po": 182,
        "logic element": 10410,
        "latch": 16281,
        "Adder": 12873,
        "Multiplier": 468,
        "generic logic size": 4,
        "Longest Path": 139,
        "Average Path": 5,
        "Estimated LUTs": 10424,
        "Total Node": 40033
    },
    "large/sv_chip3_hierarchy_no_mem/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "large/sv_chip3_hierarchy_no_mem/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "sv_chip3_hierarchy_no_mem.blif",
        "max_rss(MiB)": 13.8,
        "exec_time(ms)": 76.2,
        "techmap_time(ms)": 50.8,
        "Latch Drivers": 6,
        "Pi": 9,
        "Po": 30,
        "logic element": 1211,
        "latch": 118,
        "Adder": 28,
        "generic logic size": 4,
        "Longest Path": 101,
        "Average Path": 5,
        "Estimated LUTs": 1507,
        "Total Node": 1363
    },
    "DEFAULT": {
        "test_name": "n/a",
        "architecture": "n/a",
        "input_blif": "n/a",
        "exit": 0,
        "leaks": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "techmap_time(ms)": -1,
        "Latch Drivers": 0,
        "Pi": 0,
        "Po": 0,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 0,
        "Average Path": 0,
        "Estimated LUTs": 0,
        "Total Node": 0
    }
}
