// Seed: 1196895899
module module_0 (
    input  tri  id_0,
    output wire id_1,
    output wor  id_2,
    input  wire id_3,
    input  wire id_4
);
  wire id_6;
endmodule
module module_1 (
    input wire id_0,
    output supply1 id_1,
    input wor id_2,
    input uwire id_3,
    output supply1 id_4,
    output wor id_5,
    input tri id_6,
    output tri0 id_7,
    output tri1 id_8,
    input wor id_9,
    output supply1 id_10,
    output tri0 id_11
);
  logic [-1 : (  (  -1  )  )] id_13;
  module_0 modCall_1 (
      id_0,
      id_5,
      id_8,
      id_3,
      id_2
  );
  assign modCall_1.id_2 = 0;
endmodule
