// Seed: 3776989642
module module_0 (
    input wand id_0,
    input supply1 id_1,
    input wand id_2
    , id_4
);
  assign id_4 = id_0;
  module_2 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_4
  );
endmodule
module module_0 (
    input wire id_0,
    input tri0 id_1,
    output tri1 id_2,
    input wor id_3,
    input supply1 id_4,
    input supply0 module_1
);
  assign id_2 = -1;
  logic [1 : -1] id_7;
  ;
  module_0 modCall_1 (
      id_3,
      id_0,
      id_0
  );
  assign modCall_1.id_0 = 0;
  wire id_8;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_4 = id_2;
  assign module_0.id_1 = 0;
endmodule
