{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 05 09:36:27 2018 " "Info: Processing started: Thu Apr 05 09:36:27 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off count_4 -c count_4 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off count_4 -c count_4 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CK " "Info: Assuming node \"CK\" is an undefined clock" {  } { { "count_4.bdf" "" { Schematic "E:/机组实验/count_4/count_4.bdf" { { 168 24 192 184 "CK" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "CK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "CK register register inst inst 360.1 MHz Internal " "Info: Clock \"CK\" Internal fmax is restricted to 360.1 MHz between source register \"inst\" and destination register \"inst\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.777 ns " "Info: fmax restricted to clock pin edge rate 2.777 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.496 ns + Longest register register " "Info: + Longest register to register delay is 1.496 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst 1 REG LCFF_X22_Y1_N9 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y1_N9; Fanout = 3; REG Node = 'inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst } "NODE_NAME" } } { "count_4.bdf" "" { Schematic "E:/机组实验/count_4/count_4.bdf" { { 96 344 424 160 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.452 ns) + CELL(0.370 ns) 0.822 ns x1_2_1:inst8\|inst5~165 2 COMB LCCOMB_X22_Y1_N30 1 " "Info: 2: + IC(0.452 ns) + CELL(0.370 ns) = 0.822 ns; Loc. = LCCOMB_X22_Y1_N30; Fanout = 1; COMB Node = 'x1_2_1:inst8\|inst5~165'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.822 ns" { inst x1_2_1:inst8|inst5~165 } "NODE_NAME" } } { "x1_2_1.bdf" "" { Schematic "E:/机组实验/count_4/x1_2_1.bdf" { { 96 560 624 144 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.360 ns) + CELL(0.206 ns) 1.388 ns x1_2_1:inst8\|inst5~166 3 COMB LCCOMB_X22_Y1_N8 1 " "Info: 3: + IC(0.360 ns) + CELL(0.206 ns) = 1.388 ns; Loc. = LCCOMB_X22_Y1_N8; Fanout = 1; COMB Node = 'x1_2_1:inst8\|inst5~166'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.566 ns" { x1_2_1:inst8|inst5~165 x1_2_1:inst8|inst5~166 } "NODE_NAME" } } { "x1_2_1.bdf" "" { Schematic "E:/机组实验/count_4/x1_2_1.bdf" { { 96 560 624 144 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 1.496 ns inst 4 REG LCFF_X22_Y1_N9 3 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 1.496 ns; Loc. = LCFF_X22_Y1_N9; Fanout = 3; REG Node = 'inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { x1_2_1:inst8|inst5~166 inst } "NODE_NAME" } } { "count_4.bdf" "" { Schematic "E:/机组实验/count_4/count_4.bdf" { { 96 344 424 160 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.684 ns ( 45.72 % ) " "Info: Total cell delay = 0.684 ns ( 45.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.812 ns ( 54.28 % ) " "Info: Total interconnect delay = 0.812 ns ( 54.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.496 ns" { inst x1_2_1:inst8|inst5~165 x1_2_1:inst8|inst5~166 inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.496 ns" { inst {} x1_2_1:inst8|inst5~165 {} x1_2_1:inst8|inst5~166 {} inst {} } { 0.000ns 0.452ns 0.360ns 0.000ns } { 0.000ns 0.370ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CK destination 3.309 ns + Shortest register " "Info: + Shortest clock path from clock \"CK\" to destination register is 3.309 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.974 ns) 0.974 ns CK 1 CLK PIN_77 2 " "Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_77; Fanout = 2; CLK Node = 'CK'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CK } "NODE_NAME" } } { "count_4.bdf" "" { Schematic "E:/机组实验/count_4/count_4.bdf" { { 168 24 192 184 "CK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.669 ns) + CELL(0.666 ns) 3.309 ns inst 2 REG LCFF_X22_Y1_N9 3 " "Info: 2: + IC(1.669 ns) + CELL(0.666 ns) = 3.309 ns; Loc. = LCFF_X22_Y1_N9; Fanout = 3; REG Node = 'inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.335 ns" { CK inst } "NODE_NAME" } } { "count_4.bdf" "" { Schematic "E:/机组实验/count_4/count_4.bdf" { { 96 344 424 160 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.640 ns ( 49.56 % ) " "Info: Total cell delay = 1.640 ns ( 49.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.669 ns ( 50.44 % ) " "Info: Total interconnect delay = 1.669 ns ( 50.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.309 ns" { CK inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.309 ns" { CK {} CK~combout {} inst {} } { 0.000ns 0.000ns 1.669ns } { 0.000ns 0.974ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CK source 3.309 ns - Longest register " "Info: - Longest clock path from clock \"CK\" to source register is 3.309 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.974 ns) 0.974 ns CK 1 CLK PIN_77 2 " "Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_77; Fanout = 2; CLK Node = 'CK'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CK } "NODE_NAME" } } { "count_4.bdf" "" { Schematic "E:/机组实验/count_4/count_4.bdf" { { 168 24 192 184 "CK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.669 ns) + CELL(0.666 ns) 3.309 ns inst 2 REG LCFF_X22_Y1_N9 3 " "Info: 2: + IC(1.669 ns) + CELL(0.666 ns) = 3.309 ns; Loc. = LCFF_X22_Y1_N9; Fanout = 3; REG Node = 'inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.335 ns" { CK inst } "NODE_NAME" } } { "count_4.bdf" "" { Schematic "E:/机组实验/count_4/count_4.bdf" { { 96 344 424 160 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.640 ns ( 49.56 % ) " "Info: Total cell delay = 1.640 ns ( 49.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.669 ns ( 50.44 % ) " "Info: Total interconnect delay = 1.669 ns ( 50.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.309 ns" { CK inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.309 ns" { CK {} CK~combout {} inst {} } { 0.000ns 0.000ns 1.669ns } { 0.000ns 0.974ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.309 ns" { CK inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.309 ns" { CK {} CK~combout {} inst {} } { 0.000ns 0.000ns 1.669ns } { 0.000ns 0.974ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.309 ns" { CK {} CK~combout {} inst {} } { 0.000ns 0.000ns 1.669ns } { 0.000ns 0.974ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "count_4.bdf" "" { Schematic "E:/机组实验/count_4/count_4.bdf" { { 96 344 424 160 "inst" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "count_4.bdf" "" { Schematic "E:/机组实验/count_4/count_4.bdf" { { 96 344 424 160 "inst" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.496 ns" { inst x1_2_1:inst8|inst5~165 x1_2_1:inst8|inst5~166 inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.496 ns" { inst {} x1_2_1:inst8|inst5~165 {} x1_2_1:inst8|inst5~166 {} inst {} } { 0.000ns 0.452ns 0.360ns 0.000ns } { 0.000ns 0.370ns 0.206ns 0.108ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.309 ns" { CK inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.309 ns" { CK {} CK~combout {} inst {} } { 0.000ns 0.000ns 1.669ns } { 0.000ns 0.974ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.309 ns" { CK {} CK~combout {} inst {} } { 0.000ns 0.000ns 1.669ns } { 0.000ns 0.974ns 0.666ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { inst {} } {  } {  } "" } } { "count_4.bdf" "" { Schematic "E:/机组实验/count_4/count_4.bdf" { { 96 344 424 160 "inst" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "inst EN CK 5.034 ns register " "Info: tsu for register \"inst\" (data pin = \"EN\", clock pin = \"CK\") is 5.034 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.383 ns + Longest pin register " "Info: + Longest pin to register delay is 8.383 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.964 ns) 0.964 ns EN 1 PIN PIN_84 2 " "Info: 1: + IC(0.000 ns) + CELL(0.964 ns) = 0.964 ns; Loc. = PIN_84; Fanout = 2; PIN Node = 'EN'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { EN } "NODE_NAME" } } { "count_4.bdf" "" { Schematic "E:/机组实验/count_4/count_4.bdf" { { 512 24 192 528 "EN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.094 ns) + CELL(0.651 ns) 7.709 ns x1_2_1:inst8\|inst5~165 2 COMB LCCOMB_X22_Y1_N30 1 " "Info: 2: + IC(6.094 ns) + CELL(0.651 ns) = 7.709 ns; Loc. = LCCOMB_X22_Y1_N30; Fanout = 1; COMB Node = 'x1_2_1:inst8\|inst5~165'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.745 ns" { EN x1_2_1:inst8|inst5~165 } "NODE_NAME" } } { "x1_2_1.bdf" "" { Schematic "E:/机组实验/count_4/x1_2_1.bdf" { { 96 560 624 144 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.360 ns) + CELL(0.206 ns) 8.275 ns x1_2_1:inst8\|inst5~166 3 COMB LCCOMB_X22_Y1_N8 1 " "Info: 3: + IC(0.360 ns) + CELL(0.206 ns) = 8.275 ns; Loc. = LCCOMB_X22_Y1_N8; Fanout = 1; COMB Node = 'x1_2_1:inst8\|inst5~166'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.566 ns" { x1_2_1:inst8|inst5~165 x1_2_1:inst8|inst5~166 } "NODE_NAME" } } { "x1_2_1.bdf" "" { Schematic "E:/机组实验/count_4/x1_2_1.bdf" { { 96 560 624 144 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 8.383 ns inst 4 REG LCFF_X22_Y1_N9 3 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 8.383 ns; Loc. = LCFF_X22_Y1_N9; Fanout = 3; REG Node = 'inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { x1_2_1:inst8|inst5~166 inst } "NODE_NAME" } } { "count_4.bdf" "" { Schematic "E:/机组实验/count_4/count_4.bdf" { { 96 344 424 160 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.929 ns ( 23.01 % ) " "Info: Total cell delay = 1.929 ns ( 23.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.454 ns ( 76.99 % ) " "Info: Total interconnect delay = 6.454 ns ( 76.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.383 ns" { EN x1_2_1:inst8|inst5~165 x1_2_1:inst8|inst5~166 inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.383 ns" { EN {} EN~combout {} x1_2_1:inst8|inst5~165 {} x1_2_1:inst8|inst5~166 {} inst {} } { 0.000ns 0.000ns 6.094ns 0.360ns 0.000ns } { 0.000ns 0.964ns 0.651ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "count_4.bdf" "" { Schematic "E:/机组实验/count_4/count_4.bdf" { { 96 344 424 160 "inst" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CK destination 3.309 ns - Shortest register " "Info: - Shortest clock path from clock \"CK\" to destination register is 3.309 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.974 ns) 0.974 ns CK 1 CLK PIN_77 2 " "Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_77; Fanout = 2; CLK Node = 'CK'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CK } "NODE_NAME" } } { "count_4.bdf" "" { Schematic "E:/机组实验/count_4/count_4.bdf" { { 168 24 192 184 "CK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.669 ns) + CELL(0.666 ns) 3.309 ns inst 2 REG LCFF_X22_Y1_N9 3 " "Info: 2: + IC(1.669 ns) + CELL(0.666 ns) = 3.309 ns; Loc. = LCFF_X22_Y1_N9; Fanout = 3; REG Node = 'inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.335 ns" { CK inst } "NODE_NAME" } } { "count_4.bdf" "" { Schematic "E:/机组实验/count_4/count_4.bdf" { { 96 344 424 160 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.640 ns ( 49.56 % ) " "Info: Total cell delay = 1.640 ns ( 49.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.669 ns ( 50.44 % ) " "Info: Total interconnect delay = 1.669 ns ( 50.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.309 ns" { CK inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.309 ns" { CK {} CK~combout {} inst {} } { 0.000ns 0.000ns 1.669ns } { 0.000ns 0.974ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.383 ns" { EN x1_2_1:inst8|inst5~165 x1_2_1:inst8|inst5~166 inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.383 ns" { EN {} EN~combout {} x1_2_1:inst8|inst5~165 {} x1_2_1:inst8|inst5~166 {} inst {} } { 0.000ns 0.000ns 6.094ns 0.360ns 0.000ns } { 0.000ns 0.964ns 0.651ns 0.206ns 0.108ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.309 ns" { CK inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.309 ns" { CK {} CK~combout {} inst {} } { 0.000ns 0.000ns 1.669ns } { 0.000ns 0.974ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "CK CN inst6 11.241 ns register " "Info: tco from clock \"CK\" to destination pin \"CN\" through register \"inst6\" is 11.241 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CK source 3.309 ns + Longest register " "Info: + Longest clock path from clock \"CK\" to source register is 3.309 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.974 ns) 0.974 ns CK 1 CLK PIN_77 2 " "Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_77; Fanout = 2; CLK Node = 'CK'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CK } "NODE_NAME" } } { "count_4.bdf" "" { Schematic "E:/机组实验/count_4/count_4.bdf" { { 168 24 192 184 "CK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.669 ns) + CELL(0.666 ns) 3.309 ns inst6 2 REG LCFF_X22_Y1_N27 4 " "Info: 2: + IC(1.669 ns) + CELL(0.666 ns) = 3.309 ns; Loc. = LCFF_X22_Y1_N27; Fanout = 4; REG Node = 'inst6'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.335 ns" { CK inst6 } "NODE_NAME" } } { "count_4.bdf" "" { Schematic "E:/机组实验/count_4/count_4.bdf" { { 96 544 624 160 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.640 ns ( 49.56 % ) " "Info: Total cell delay = 1.640 ns ( 49.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.669 ns ( 50.44 % ) " "Info: Total interconnect delay = 1.669 ns ( 50.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.309 ns" { CK inst6 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.309 ns" { CK {} CK~combout {} inst6 {} } { 0.000ns 0.000ns 1.669ns } { 0.000ns 0.974ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "count_4.bdf" "" { Schematic "E:/机组实验/count_4/count_4.bdf" { { 96 544 624 160 "inst6" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.628 ns + Longest register pin " "Info: + Longest register to pin delay is 7.628 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst6 1 REG LCFF_X22_Y1_N27 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y1_N27; Fanout = 4; REG Node = 'inst6'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst6 } "NODE_NAME" } } { "count_4.bdf" "" { Schematic "E:/机组实验/count_4/count_4.bdf" { { 96 544 624 160 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.771 ns) + CELL(0.651 ns) 1.422 ns inst12 2 COMB LCCOMB_X22_Y1_N4 1 " "Info: 2: + IC(0.771 ns) + CELL(0.651 ns) = 1.422 ns; Loc. = LCCOMB_X22_Y1_N4; Fanout = 1; COMB Node = 'inst12'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.422 ns" { inst6 inst12 } "NODE_NAME" } } { "count_4.bdf" "" { Schematic "E:/机组实验/count_4/count_4.bdf" { { 56 896 960 104 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.110 ns) + CELL(3.096 ns) 7.628 ns CN 3 PIN PIN_34 0 " "Info: 3: + IC(3.110 ns) + CELL(3.096 ns) = 7.628 ns; Loc. = PIN_34; Fanout = 0; PIN Node = 'CN'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.206 ns" { inst12 CN } "NODE_NAME" } } { "count_4.bdf" "" { Schematic "E:/机组实验/count_4/count_4.bdf" { { 72 960 1136 88 "CN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.747 ns ( 49.12 % ) " "Info: Total cell delay = 3.747 ns ( 49.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.881 ns ( 50.88 % ) " "Info: Total interconnect delay = 3.881 ns ( 50.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.628 ns" { inst6 inst12 CN } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.628 ns" { inst6 {} inst12 {} CN {} } { 0.000ns 0.771ns 3.110ns } { 0.000ns 0.651ns 3.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.309 ns" { CK inst6 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.309 ns" { CK {} CK~combout {} inst6 {} } { 0.000ns 0.000ns 1.669ns } { 0.000ns 0.974ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.628 ns" { inst6 inst12 CN } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.628 ns" { inst6 {} inst12 {} CN {} } { 0.000ns 0.771ns 3.110ns } { 0.000ns 0.651ns 3.096ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "inst D1 CK -3.543 ns register " "Info: th for register \"inst\" (data pin = \"D1\", clock pin = \"CK\") is -3.543 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CK destination 3.309 ns + Longest register " "Info: + Longest clock path from clock \"CK\" to destination register is 3.309 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.974 ns) 0.974 ns CK 1 CLK PIN_77 2 " "Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_77; Fanout = 2; CLK Node = 'CK'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CK } "NODE_NAME" } } { "count_4.bdf" "" { Schematic "E:/机组实验/count_4/count_4.bdf" { { 168 24 192 184 "CK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.669 ns) + CELL(0.666 ns) 3.309 ns inst 2 REG LCFF_X22_Y1_N9 3 " "Info: 2: + IC(1.669 ns) + CELL(0.666 ns) = 3.309 ns; Loc. = LCFF_X22_Y1_N9; Fanout = 3; REG Node = 'inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.335 ns" { CK inst } "NODE_NAME" } } { "count_4.bdf" "" { Schematic "E:/机组实验/count_4/count_4.bdf" { { 96 344 424 160 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.640 ns ( 49.56 % ) " "Info: Total cell delay = 1.640 ns ( 49.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.669 ns ( 50.44 % ) " "Info: Total interconnect delay = 1.669 ns ( 50.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.309 ns" { CK inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.309 ns" { CK {} CK~combout {} inst {} } { 0.000ns 0.000ns 1.669ns } { 0.000ns 0.974ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "count_4.bdf" "" { Schematic "E:/机组实验/count_4/count_4.bdf" { { 96 344 424 160 "inst" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.158 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.158 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.974 ns) 0.974 ns D1 1 PIN PIN_82 1 " "Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_82; Fanout = 1; PIN Node = 'D1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { D1 } "NODE_NAME" } } { "count_4.bdf" "" { Schematic "E:/机组实验/count_4/count_4.bdf" { { 552 24 192 568 "D1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.710 ns) + CELL(0.366 ns) 7.050 ns x1_2_1:inst8\|inst5~166 2 COMB LCCOMB_X22_Y1_N8 1 " "Info: 2: + IC(5.710 ns) + CELL(0.366 ns) = 7.050 ns; Loc. = LCCOMB_X22_Y1_N8; Fanout = 1; COMB Node = 'x1_2_1:inst8\|inst5~166'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.076 ns" { D1 x1_2_1:inst8|inst5~166 } "NODE_NAME" } } { "x1_2_1.bdf" "" { Schematic "E:/机组实验/count_4/x1_2_1.bdf" { { 96 560 624 144 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 7.158 ns inst 3 REG LCFF_X22_Y1_N9 3 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 7.158 ns; Loc. = LCFF_X22_Y1_N9; Fanout = 3; REG Node = 'inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { x1_2_1:inst8|inst5~166 inst } "NODE_NAME" } } { "count_4.bdf" "" { Schematic "E:/机组实验/count_4/count_4.bdf" { { 96 344 424 160 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.448 ns ( 20.23 % ) " "Info: Total cell delay = 1.448 ns ( 20.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.710 ns ( 79.77 % ) " "Info: Total interconnect delay = 5.710 ns ( 79.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.158 ns" { D1 x1_2_1:inst8|inst5~166 inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.158 ns" { D1 {} D1~combout {} x1_2_1:inst8|inst5~166 {} inst {} } { 0.000ns 0.000ns 5.710ns 0.000ns } { 0.000ns 0.974ns 0.366ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.309 ns" { CK inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.309 ns" { CK {} CK~combout {} inst {} } { 0.000ns 0.000ns 1.669ns } { 0.000ns 0.974ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.158 ns" { D1 x1_2_1:inst8|inst5~166 inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.158 ns" { D1 {} D1~combout {} x1_2_1:inst8|inst5~166 {} inst {} } { 0.000ns 0.000ns 5.710ns 0.000ns } { 0.000ns 0.974ns 0.366ns 0.108ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "236 " "Info: Peak virtual memory: 236 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 05 09:36:27 2018 " "Info: Processing ended: Thu Apr 05 09:36:27 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
