 
****************************************
Report : area
Design : fpu
Version: M-2016.12-SP1
Date   : Mon Apr 15 22:56:44 2019
****************************************

Information: Updating design information... (UID-85)
Warning: Design 'fpu' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Library(s) Used:

    saed32rvt_ss0p95v25c (File: /mnt/class_data/ecec574-w2019/PDKs/SAED32nm_new/SAED32_EDK/lib/stdcell_rvt/db_ccs/saed32rvt_ss0p95v25c.db)

Number of ports:                        59510
Number of nets:                         98986
Number of cells:                        48030
Number of combinational cells:          32088
Number of sequential cells:             12371
Number of macros/black boxes:               0
Number of buf/inv:                       8758
Number of references:                       9

Combinational area:              84377.587085
Buf/Inv area:                    13807.135288
Noncombinational area:           50128.125284
Macro/Black Box area:                0.000000
Net Interconnect area:           30740.333316

Total cell area:                134505.712370
Total area:                     165246.045686
1
